abort 0x3D9E3B %S16 #Signed
adc_isr_PLL_start_control_flag 0xC5D2 %U32 #Unsigned
AdcRegs.ADCCTL1.all 0x7100 %U16 #Unsigned
AdcRegs.ADCCTL1.bit.ADCBGPWD 0x7100 %B16 #MASK=0x40
AdcRegs.ADCCTL1.bit.ADCBSY 0x7100 %B16 #MASK=0x2000
AdcRegs.ADCCTL1.bit.ADCBSYCHN 0x7100 %B16 #MASK=0x1F00
AdcRegs.ADCCTL1.bit.ADCENABLE 0x7100 %B16 #MASK=0x4000
AdcRegs.ADCCTL1.bit.ADCPWDN 0x7100 %B16 #MASK=0x80
AdcRegs.ADCCTL1.bit.ADCREFPWD 0x7100 %B16 #MASK=0x20
AdcRegs.ADCCTL1.bit.ADCREFSEL 0x7100 %B16 #MASK=0x8
AdcRegs.ADCCTL1.bit.INTPULSEPOS 0x7100 %B16 #MASK=0x4
AdcRegs.ADCCTL1.bit.RESET 0x7100 %B16 #MASK=0x8000
AdcRegs.ADCCTL1.bit.rsvd1 0x7100 %B16 #MASK=0x10
AdcRegs.ADCCTL1.bit.TEMPCONV 0x7100 %B16 #MASK=0x1
AdcRegs.ADCCTL1.bit.VREFLOCONV 0x7100 %B16 #MASK=0x2
AdcRegs.ADCCTL2.all 0x7101 %U16 #Unsigned
AdcRegs.ADCCTL2.bit.ADCNONOVERLAP 0x7101 %B16 #MASK=0x2
AdcRegs.ADCCTL2.bit.CLKDIV2EN 0x7101 %B16 #MASK=0x1
AdcRegs.ADCCTL2.bit.CLKDIV4EN 0x7101 %B16 #MASK=0x4
AdcRegs.ADCCTL2.bit.rsvd1 0x7101 %B16 #MASK=0xFFF8
AdcRegs.ADCINTFLG.all 0x7104 %U16 #Unsigned
AdcRegs.ADCINTFLG.bit.ADCINT1 0x7104 %B16 #MASK=0x1
AdcRegs.ADCINTFLG.bit.ADCINT2 0x7104 %B16 #MASK=0x2
AdcRegs.ADCINTFLG.bit.ADCINT3 0x7104 %B16 #MASK=0x4
AdcRegs.ADCINTFLG.bit.ADCINT4 0x7104 %B16 #MASK=0x8
AdcRegs.ADCINTFLG.bit.ADCINT5 0x7104 %B16 #MASK=0x10
AdcRegs.ADCINTFLG.bit.ADCINT6 0x7104 %B16 #MASK=0x20
AdcRegs.ADCINTFLG.bit.ADCINT7 0x7104 %B16 #MASK=0x40
AdcRegs.ADCINTFLG.bit.ADCINT8 0x7104 %B16 #MASK=0x80
AdcRegs.ADCINTFLG.bit.ADCINT9 0x7104 %B16 #MASK=0x100
AdcRegs.ADCINTFLG.bit.rsvd1 0x7104 %B16 #MASK=0xFE00
AdcRegs.ADCINTFLGCLR.all 0x7105 %U16 #Unsigned
AdcRegs.ADCINTFLGCLR.bit.ADCINT1 0x7105 %B16 #MASK=0x1
AdcRegs.ADCINTFLGCLR.bit.ADCINT2 0x7105 %B16 #MASK=0x2
AdcRegs.ADCINTFLGCLR.bit.ADCINT3 0x7105 %B16 #MASK=0x4
AdcRegs.ADCINTFLGCLR.bit.ADCINT4 0x7105 %B16 #MASK=0x8
AdcRegs.ADCINTFLGCLR.bit.ADCINT5 0x7105 %B16 #MASK=0x10
AdcRegs.ADCINTFLGCLR.bit.ADCINT6 0x7105 %B16 #MASK=0x20
AdcRegs.ADCINTFLGCLR.bit.ADCINT7 0x7105 %B16 #MASK=0x40
AdcRegs.ADCINTFLGCLR.bit.ADCINT8 0x7105 %B16 #MASK=0x80
AdcRegs.ADCINTFLGCLR.bit.ADCINT9 0x7105 %B16 #MASK=0x100
AdcRegs.ADCINTFLGCLR.bit.rsvd1 0x7105 %B16 #MASK=0xFE00
AdcRegs.ADCINTOVF.all 0x7106 %U16 #Unsigned
AdcRegs.ADCINTOVF.bit.ADCINT1 0x7106 %B16 #MASK=0x1
AdcRegs.ADCINTOVF.bit.ADCINT2 0x7106 %B16 #MASK=0x2
AdcRegs.ADCINTOVF.bit.ADCINT3 0x7106 %B16 #MASK=0x4
AdcRegs.ADCINTOVF.bit.ADCINT4 0x7106 %B16 #MASK=0x8
AdcRegs.ADCINTOVF.bit.ADCINT5 0x7106 %B16 #MASK=0x10
AdcRegs.ADCINTOVF.bit.ADCINT6 0x7106 %B16 #MASK=0x20
AdcRegs.ADCINTOVF.bit.ADCINT7 0x7106 %B16 #MASK=0x40
AdcRegs.ADCINTOVF.bit.ADCINT8 0x7106 %B16 #MASK=0x80
AdcRegs.ADCINTOVF.bit.ADCINT9 0x7106 %B16 #MASK=0x100
AdcRegs.ADCINTOVF.bit.rsvd1 0x7106 %B16 #MASK=0xFE00
AdcRegs.ADCINTOVFCLR.all 0x7107 %U16 #Unsigned
AdcRegs.ADCINTOVFCLR.bit.ADCINT1 0x7107 %B16 #MASK=0x1
AdcRegs.ADCINTOVFCLR.bit.ADCINT2 0x7107 %B16 #MASK=0x2
AdcRegs.ADCINTOVFCLR.bit.ADCINT3 0x7107 %B16 #MASK=0x4
AdcRegs.ADCINTOVFCLR.bit.ADCINT4 0x7107 %B16 #MASK=0x8
AdcRegs.ADCINTOVFCLR.bit.ADCINT5 0x7107 %B16 #MASK=0x10
AdcRegs.ADCINTOVFCLR.bit.ADCINT6 0x7107 %B16 #MASK=0x20
AdcRegs.ADCINTOVFCLR.bit.ADCINT7 0x7107 %B16 #MASK=0x40
AdcRegs.ADCINTOVFCLR.bit.ADCINT8 0x7107 %B16 #MASK=0x80
AdcRegs.ADCINTOVFCLR.bit.ADCINT9 0x7107 %B16 #MASK=0x100
AdcRegs.ADCINTOVFCLR.bit.rsvd1 0x7107 %B16 #MASK=0xFE00
AdcRegs.ADCINTSOCSEL1.all 0x7114 %U16 #Unsigned
AdcRegs.ADCINTSOCSEL1.bit.SOC0 0x7114 %B16 #MASK=0x3
AdcRegs.ADCINTSOCSEL1.bit.SOC1 0x7114 %B16 #MASK=0xC
AdcRegs.ADCINTSOCSEL1.bit.SOC2 0x7114 %B16 #MASK=0x30
AdcRegs.ADCINTSOCSEL1.bit.SOC3 0x7114 %B16 #MASK=0xC0
AdcRegs.ADCINTSOCSEL1.bit.SOC4 0x7114 %B16 #MASK=0x300
AdcRegs.ADCINTSOCSEL1.bit.SOC5 0x7114 %B16 #MASK=0xC00
AdcRegs.ADCINTSOCSEL1.bit.SOC6 0x7114 %B16 #MASK=0x3000
AdcRegs.ADCINTSOCSEL1.bit.SOC7 0x7114 %B16 #MASK=0xC000
AdcRegs.ADCINTSOCSEL2.all 0x7115 %U16 #Unsigned
AdcRegs.ADCINTSOCSEL2.bit.SOC10 0x7115 %B16 #MASK=0x30
AdcRegs.ADCINTSOCSEL2.bit.SOC11 0x7115 %B16 #MASK=0xC0
AdcRegs.ADCINTSOCSEL2.bit.SOC12 0x7115 %B16 #MASK=0x300
AdcRegs.ADCINTSOCSEL2.bit.SOC13 0x7115 %B16 #MASK=0xC00
AdcRegs.ADCINTSOCSEL2.bit.SOC14 0x7115 %B16 #MASK=0x3000
AdcRegs.ADCINTSOCSEL2.bit.SOC15 0x7115 %B16 #MASK=0xC000
AdcRegs.ADCINTSOCSEL2.bit.SOC8 0x7115 %B16 #MASK=0x3
AdcRegs.ADCINTSOCSEL2.bit.SOC9 0x7115 %B16 #MASK=0xC
AdcRegs.ADCOFFTRIM.all 0x7141 %U16 #Unsigned
AdcRegs.ADCOFFTRIM.bit.OFFTRIM 0x7141 %B16 #MASK=0x1FF
AdcRegs.ADCOFFTRIM.bit.rsvd1 0x7141 %B16 #MASK=0xFE00
AdcRegs.ADCREFTRIM.all 0x7140 %U16 #Unsigned
AdcRegs.ADCREFTRIM.bit.BG_COARSE_TRIM 0x7140 %B16 #MASK=0x1E0
AdcRegs.ADCREFTRIM.bit.BG_FINE_TRIM 0x7140 %B16 #MASK=0x1F
AdcRegs.ADCREFTRIM.bit.EXTREF_FINE_TRIM 0x7140 %B16 #MASK=0x3E00
AdcRegs.ADCREFTRIM.bit.rsvd1 0x7140 %B16 #MASK=0xC000
AdcRegs.ADCSAMPLEMODE.all 0x7112 %U16 #Unsigned
AdcRegs.ADCSAMPLEMODE.bit.rsvd1 0x7112 %B16 #MASK=0xFF00
AdcRegs.ADCSAMPLEMODE.bit.SIMULEN0 0x7112 %B16 #MASK=0x1
AdcRegs.ADCSAMPLEMODE.bit.SIMULEN10 0x7112 %B16 #MASK=0x20
AdcRegs.ADCSAMPLEMODE.bit.SIMULEN12 0x7112 %B16 #MASK=0x40
AdcRegs.ADCSAMPLEMODE.bit.SIMULEN14 0x7112 %B16 #MASK=0x80
AdcRegs.ADCSAMPLEMODE.bit.SIMULEN2 0x7112 %B16 #MASK=0x2
AdcRegs.ADCSAMPLEMODE.bit.SIMULEN4 0x7112 %B16 #MASK=0x4
AdcRegs.ADCSAMPLEMODE.bit.SIMULEN6 0x7112 %B16 #MASK=0x8
AdcRegs.ADCSAMPLEMODE.bit.SIMULEN8 0x7112 %B16 #MASK=0x10
AdcRegs.ADCSOC0CTL.all 0x7120 %U16 #Unsigned
AdcRegs.ADCSOC0CTL.bit.ACQPS 0x7120 %B16 #MASK=0x3F
AdcRegs.ADCSOC0CTL.bit.CHSEL 0x7120 %B16 #MASK=0x3C0
AdcRegs.ADCSOC0CTL.bit.rsvd1 0x7120 %B16 #MASK=0x400
AdcRegs.ADCSOC0CTL.bit.TRIGSEL 0x7120 %B16 #MASK=0xF800
AdcRegs.ADCSOC10CTL.all 0x712A %U16 #Unsigned
AdcRegs.ADCSOC10CTL.bit.ACQPS 0x712A %B16 #MASK=0x3F
AdcRegs.ADCSOC10CTL.bit.CHSEL 0x712A %B16 #MASK=0x3C0
AdcRegs.ADCSOC10CTL.bit.rsvd1 0x712A %B16 #MASK=0x400
AdcRegs.ADCSOC10CTL.bit.TRIGSEL 0x712A %B16 #MASK=0xF800
AdcRegs.ADCSOC11CTL.all 0x712B %U16 #Unsigned
AdcRegs.ADCSOC11CTL.bit.ACQPS 0x712B %B16 #MASK=0x3F
AdcRegs.ADCSOC11CTL.bit.CHSEL 0x712B %B16 #MASK=0x3C0
AdcRegs.ADCSOC11CTL.bit.rsvd1 0x712B %B16 #MASK=0x400
AdcRegs.ADCSOC11CTL.bit.TRIGSEL 0x712B %B16 #MASK=0xF800
AdcRegs.ADCSOC12CTL.all 0x712C %U16 #Unsigned
AdcRegs.ADCSOC12CTL.bit.ACQPS 0x712C %B16 #MASK=0x3F
AdcRegs.ADCSOC12CTL.bit.CHSEL 0x712C %B16 #MASK=0x3C0
AdcRegs.ADCSOC12CTL.bit.rsvd1 0x712C %B16 #MASK=0x400
AdcRegs.ADCSOC12CTL.bit.TRIGSEL 0x712C %B16 #MASK=0xF800
AdcRegs.ADCSOC13CTL.all 0x712D %U16 #Unsigned
AdcRegs.ADCSOC13CTL.bit.ACQPS 0x712D %B16 #MASK=0x3F
AdcRegs.ADCSOC13CTL.bit.CHSEL 0x712D %B16 #MASK=0x3C0
AdcRegs.ADCSOC13CTL.bit.rsvd1 0x712D %B16 #MASK=0x400
AdcRegs.ADCSOC13CTL.bit.TRIGSEL 0x712D %B16 #MASK=0xF800
AdcRegs.ADCSOC14CTL.all 0x712E %U16 #Unsigned
AdcRegs.ADCSOC14CTL.bit.ACQPS 0x712E %B16 #MASK=0x3F
AdcRegs.ADCSOC14CTL.bit.CHSEL 0x712E %B16 #MASK=0x3C0
AdcRegs.ADCSOC14CTL.bit.rsvd1 0x712E %B16 #MASK=0x400
AdcRegs.ADCSOC14CTL.bit.TRIGSEL 0x712E %B16 #MASK=0xF800
AdcRegs.ADCSOC15CTL.all 0x712F %U16 #Unsigned
AdcRegs.ADCSOC15CTL.bit.ACQPS 0x712F %B16 #MASK=0x3F
AdcRegs.ADCSOC15CTL.bit.CHSEL 0x712F %B16 #MASK=0x3C0
AdcRegs.ADCSOC15CTL.bit.rsvd1 0x712F %B16 #MASK=0x400
AdcRegs.ADCSOC15CTL.bit.TRIGSEL 0x712F %B16 #MASK=0xF800
AdcRegs.ADCSOC1CTL.all 0x7121 %U16 #Unsigned
AdcRegs.ADCSOC1CTL.bit.ACQPS 0x7121 %B16 #MASK=0x3F
AdcRegs.ADCSOC1CTL.bit.CHSEL 0x7121 %B16 #MASK=0x3C0
AdcRegs.ADCSOC1CTL.bit.rsvd1 0x7121 %B16 #MASK=0x400
AdcRegs.ADCSOC1CTL.bit.TRIGSEL 0x7121 %B16 #MASK=0xF800
AdcRegs.ADCSOC2CTL.all 0x7122 %U16 #Unsigned
AdcRegs.ADCSOC2CTL.bit.ACQPS 0x7122 %B16 #MASK=0x3F
AdcRegs.ADCSOC2CTL.bit.CHSEL 0x7122 %B16 #MASK=0x3C0
AdcRegs.ADCSOC2CTL.bit.rsvd1 0x7122 %B16 #MASK=0x400
AdcRegs.ADCSOC2CTL.bit.TRIGSEL 0x7122 %B16 #MASK=0xF800
AdcRegs.ADCSOC3CTL.all 0x7123 %U16 #Unsigned
AdcRegs.ADCSOC3CTL.bit.ACQPS 0x7123 %B16 #MASK=0x3F
AdcRegs.ADCSOC3CTL.bit.CHSEL 0x7123 %B16 #MASK=0x3C0
AdcRegs.ADCSOC3CTL.bit.rsvd1 0x7123 %B16 #MASK=0x400
AdcRegs.ADCSOC3CTL.bit.TRIGSEL 0x7123 %B16 #MASK=0xF800
AdcRegs.ADCSOC4CTL.all 0x7124 %U16 #Unsigned
AdcRegs.ADCSOC4CTL.bit.ACQPS 0x7124 %B16 #MASK=0x3F
AdcRegs.ADCSOC4CTL.bit.CHSEL 0x7124 %B16 #MASK=0x3C0
AdcRegs.ADCSOC4CTL.bit.rsvd1 0x7124 %B16 #MASK=0x400
AdcRegs.ADCSOC4CTL.bit.TRIGSEL 0x7124 %B16 #MASK=0xF800
AdcRegs.ADCSOC5CTL.all 0x7125 %U16 #Unsigned
AdcRegs.ADCSOC5CTL.bit.ACQPS 0x7125 %B16 #MASK=0x3F
AdcRegs.ADCSOC5CTL.bit.CHSEL 0x7125 %B16 #MASK=0x3C0
AdcRegs.ADCSOC5CTL.bit.rsvd1 0x7125 %B16 #MASK=0x400
AdcRegs.ADCSOC5CTL.bit.TRIGSEL 0x7125 %B16 #MASK=0xF800
AdcRegs.ADCSOC6CTL.all 0x7126 %U16 #Unsigned
AdcRegs.ADCSOC6CTL.bit.ACQPS 0x7126 %B16 #MASK=0x3F
AdcRegs.ADCSOC6CTL.bit.CHSEL 0x7126 %B16 #MASK=0x3C0
AdcRegs.ADCSOC6CTL.bit.rsvd1 0x7126 %B16 #MASK=0x400
AdcRegs.ADCSOC6CTL.bit.TRIGSEL 0x7126 %B16 #MASK=0xF800
AdcRegs.ADCSOC7CTL.all 0x7127 %U16 #Unsigned
AdcRegs.ADCSOC7CTL.bit.ACQPS 0x7127 %B16 #MASK=0x3F
AdcRegs.ADCSOC7CTL.bit.CHSEL 0x7127 %B16 #MASK=0x3C0
AdcRegs.ADCSOC7CTL.bit.rsvd1 0x7127 %B16 #MASK=0x400
AdcRegs.ADCSOC7CTL.bit.TRIGSEL 0x7127 %B16 #MASK=0xF800
AdcRegs.ADCSOC8CTL.all 0x7128 %U16 #Unsigned
AdcRegs.ADCSOC8CTL.bit.ACQPS 0x7128 %B16 #MASK=0x3F
AdcRegs.ADCSOC8CTL.bit.CHSEL 0x7128 %B16 #MASK=0x3C0
AdcRegs.ADCSOC8CTL.bit.rsvd1 0x7128 %B16 #MASK=0x400
AdcRegs.ADCSOC8CTL.bit.TRIGSEL 0x7128 %B16 #MASK=0xF800
AdcRegs.ADCSOC9CTL.all 0x7129 %U16 #Unsigned
AdcRegs.ADCSOC9CTL.bit.ACQPS 0x7129 %B16 #MASK=0x3F
AdcRegs.ADCSOC9CTL.bit.CHSEL 0x7129 %B16 #MASK=0x3C0
AdcRegs.ADCSOC9CTL.bit.rsvd1 0x7129 %B16 #MASK=0x400
AdcRegs.ADCSOC9CTL.bit.TRIGSEL 0x7129 %B16 #MASK=0xF800
AdcRegs.ADCSOCFLG1.all 0x7118 %U16 #Unsigned
AdcRegs.ADCSOCFLG1.bit.SOC0 0x7118 %B16 #MASK=0x1
AdcRegs.ADCSOCFLG1.bit.SOC1 0x7118 %B16 #MASK=0x2
AdcRegs.ADCSOCFLG1.bit.SOC10 0x7118 %B16 #MASK=0x400
AdcRegs.ADCSOCFLG1.bit.SOC11 0x7118 %B16 #MASK=0x800
AdcRegs.ADCSOCFLG1.bit.SOC12 0x7118 %B16 #MASK=0x1000
AdcRegs.ADCSOCFLG1.bit.SOC13 0x7118 %B16 #MASK=0x2000
AdcRegs.ADCSOCFLG1.bit.SOC14 0x7118 %B16 #MASK=0x4000
AdcRegs.ADCSOCFLG1.bit.SOC15 0x7118 %B16 #MASK=0x8000
AdcRegs.ADCSOCFLG1.bit.SOC2 0x7118 %B16 #MASK=0x4
AdcRegs.ADCSOCFLG1.bit.SOC3 0x7118 %B16 #MASK=0x8
AdcRegs.ADCSOCFLG1.bit.SOC4 0x7118 %B16 #MASK=0x10
AdcRegs.ADCSOCFLG1.bit.SOC5 0x7118 %B16 #MASK=0x20
AdcRegs.ADCSOCFLG1.bit.SOC6 0x7118 %B16 #MASK=0x40
AdcRegs.ADCSOCFLG1.bit.SOC7 0x7118 %B16 #MASK=0x80
AdcRegs.ADCSOCFLG1.bit.SOC8 0x7118 %B16 #MASK=0x100
AdcRegs.ADCSOCFLG1.bit.SOC9 0x7118 %B16 #MASK=0x200
AdcRegs.ADCSOCFRC1.all 0x711A %U16 #Unsigned
AdcRegs.ADCSOCFRC1.bit.SOC0 0x711A %B16 #MASK=0x1
AdcRegs.ADCSOCFRC1.bit.SOC1 0x711A %B16 #MASK=0x2
AdcRegs.ADCSOCFRC1.bit.SOC10 0x711A %B16 #MASK=0x400
AdcRegs.ADCSOCFRC1.bit.SOC11 0x711A %B16 #MASK=0x800
AdcRegs.ADCSOCFRC1.bit.SOC12 0x711A %B16 #MASK=0x1000
AdcRegs.ADCSOCFRC1.bit.SOC13 0x711A %B16 #MASK=0x2000
AdcRegs.ADCSOCFRC1.bit.SOC14 0x711A %B16 #MASK=0x4000
AdcRegs.ADCSOCFRC1.bit.SOC15 0x711A %B16 #MASK=0x8000
AdcRegs.ADCSOCFRC1.bit.SOC2 0x711A %B16 #MASK=0x4
AdcRegs.ADCSOCFRC1.bit.SOC3 0x711A %B16 #MASK=0x8
AdcRegs.ADCSOCFRC1.bit.SOC4 0x711A %B16 #MASK=0x10
AdcRegs.ADCSOCFRC1.bit.SOC5 0x711A %B16 #MASK=0x20
AdcRegs.ADCSOCFRC1.bit.SOC6 0x711A %B16 #MASK=0x40
AdcRegs.ADCSOCFRC1.bit.SOC7 0x711A %B16 #MASK=0x80
AdcRegs.ADCSOCFRC1.bit.SOC8 0x711A %B16 #MASK=0x100
AdcRegs.ADCSOCFRC1.bit.SOC9 0x711A %B16 #MASK=0x200
AdcRegs.ADCSOCOVF1.all 0x711C %U16 #Unsigned
AdcRegs.ADCSOCOVF1.bit.SOC0 0x711C %B16 #MASK=0x1
AdcRegs.ADCSOCOVF1.bit.SOC1 0x711C %B16 #MASK=0x2
AdcRegs.ADCSOCOVF1.bit.SOC10 0x711C %B16 #MASK=0x400
AdcRegs.ADCSOCOVF1.bit.SOC11 0x711C %B16 #MASK=0x800
AdcRegs.ADCSOCOVF1.bit.SOC12 0x711C %B16 #MASK=0x1000
AdcRegs.ADCSOCOVF1.bit.SOC13 0x711C %B16 #MASK=0x2000
AdcRegs.ADCSOCOVF1.bit.SOC14 0x711C %B16 #MASK=0x4000
AdcRegs.ADCSOCOVF1.bit.SOC15 0x711C %B16 #MASK=0x8000
AdcRegs.ADCSOCOVF1.bit.SOC2 0x711C %B16 #MASK=0x4
AdcRegs.ADCSOCOVF1.bit.SOC3 0x711C %B16 #MASK=0x8
AdcRegs.ADCSOCOVF1.bit.SOC4 0x711C %B16 #MASK=0x10
AdcRegs.ADCSOCOVF1.bit.SOC5 0x711C %B16 #MASK=0x20
AdcRegs.ADCSOCOVF1.bit.SOC6 0x711C %B16 #MASK=0x40
AdcRegs.ADCSOCOVF1.bit.SOC7 0x711C %B16 #MASK=0x80
AdcRegs.ADCSOCOVF1.bit.SOC8 0x711C %B16 #MASK=0x100
AdcRegs.ADCSOCOVF1.bit.SOC9 0x711C %B16 #MASK=0x200
AdcRegs.ADCSOCOVFCLR1.all 0x711E %U16 #Unsigned
AdcRegs.ADCSOCOVFCLR1.bit.SOC0 0x711E %B16 #MASK=0x1
AdcRegs.ADCSOCOVFCLR1.bit.SOC1 0x711E %B16 #MASK=0x2
AdcRegs.ADCSOCOVFCLR1.bit.SOC10 0x711E %B16 #MASK=0x400
AdcRegs.ADCSOCOVFCLR1.bit.SOC11 0x711E %B16 #MASK=0x800
AdcRegs.ADCSOCOVFCLR1.bit.SOC12 0x711E %B16 #MASK=0x1000
AdcRegs.ADCSOCOVFCLR1.bit.SOC13 0x711E %B16 #MASK=0x2000
AdcRegs.ADCSOCOVFCLR1.bit.SOC14 0x711E %B16 #MASK=0x4000
AdcRegs.ADCSOCOVFCLR1.bit.SOC15 0x711E %B16 #MASK=0x8000
AdcRegs.ADCSOCOVFCLR1.bit.SOC2 0x711E %B16 #MASK=0x4
AdcRegs.ADCSOCOVFCLR1.bit.SOC3 0x711E %B16 #MASK=0x8
AdcRegs.ADCSOCOVFCLR1.bit.SOC4 0x711E %B16 #MASK=0x10
AdcRegs.ADCSOCOVFCLR1.bit.SOC5 0x711E %B16 #MASK=0x20
AdcRegs.ADCSOCOVFCLR1.bit.SOC6 0x711E %B16 #MASK=0x40
AdcRegs.ADCSOCOVFCLR1.bit.SOC7 0x711E %B16 #MASK=0x80
AdcRegs.ADCSOCOVFCLR1.bit.SOC8 0x711E %B16 #MASK=0x100
AdcRegs.ADCSOCOVFCLR1.bit.SOC9 0x711E %B16 #MASK=0x200
AdcRegs.COMPHYSTCTL.all 0x714C %U16 #Unsigned
AdcRegs.COMPHYSTCTL.bit.COMP1_HYST_DISABLE 0x714C %B16 #MASK=0x2
AdcRegs.COMPHYSTCTL.bit.COMP2_HYST_DISABLE 0x714C %B16 #MASK=0x40
AdcRegs.COMPHYSTCTL.bit.COMP3_HYST_DISABLE 0x714C %B16 #MASK=0x800
AdcRegs.COMPHYSTCTL.bit.rsvd1 0x714C %B16 #MASK=0x1
AdcRegs.COMPHYSTCTL.bit.rsvd2 0x714C %B16 #MASK=0x3C
AdcRegs.COMPHYSTCTL.bit.rsvd3 0x714C %B16 #MASK=0x780
AdcRegs.COMPHYSTCTL.bit.rsvd4 0x714C %B16 #MASK=0xF000
AdcRegs.INTSEL1N2.all 0x7108 %U16 #Unsigned
AdcRegs.INTSEL1N2.bit.INT1CONT 0x7108 %B16 #MASK=0x40
AdcRegs.INTSEL1N2.bit.INT1E 0x7108 %B16 #MASK=0x20
AdcRegs.INTSEL1N2.bit.INT1SEL 0x7108 %B16 #MASK=0x1F
AdcRegs.INTSEL1N2.bit.INT2CONT 0x7108 %B16 #MASK=0x4000
AdcRegs.INTSEL1N2.bit.INT2E 0x7108 %B16 #MASK=0x2000
AdcRegs.INTSEL1N2.bit.INT2SEL 0x7108 %B16 #MASK=0x1F00
AdcRegs.INTSEL1N2.bit.rsvd1 0x7108 %B16 #MASK=0x80
AdcRegs.INTSEL1N2.bit.rsvd2 0x7108 %B16 #MASK=0x8000
AdcRegs.INTSEL3N4.all 0x7109 %U16 #Unsigned
AdcRegs.INTSEL3N4.bit.INT3CONT 0x7109 %B16 #MASK=0x40
AdcRegs.INTSEL3N4.bit.INT3E 0x7109 %B16 #MASK=0x20
AdcRegs.INTSEL3N4.bit.INT3SEL 0x7109 %B16 #MASK=0x1F
AdcRegs.INTSEL3N4.bit.INT4CONT 0x7109 %B16 #MASK=0x4000
AdcRegs.INTSEL3N4.bit.INT4E 0x7109 %B16 #MASK=0x2000
AdcRegs.INTSEL3N4.bit.INT4SEL 0x7109 %B16 #MASK=0x1F00
AdcRegs.INTSEL3N4.bit.rsvd1 0x7109 %B16 #MASK=0x80
AdcRegs.INTSEL3N4.bit.rsvd2 0x7109 %B16 #MASK=0x8000
AdcRegs.INTSEL5N6.all 0x710A %U16 #Unsigned
AdcRegs.INTSEL5N6.bit.INT5CONT 0x710A %B16 #MASK=0x40
AdcRegs.INTSEL5N6.bit.INT5E 0x710A %B16 #MASK=0x20
AdcRegs.INTSEL5N6.bit.INT5SEL 0x710A %B16 #MASK=0x1F
AdcRegs.INTSEL5N6.bit.INT6CONT 0x710A %B16 #MASK=0x4000
AdcRegs.INTSEL5N6.bit.INT6E 0x710A %B16 #MASK=0x2000
AdcRegs.INTSEL5N6.bit.INT6SEL 0x710A %B16 #MASK=0x1F00
AdcRegs.INTSEL5N6.bit.rsvd1 0x710A %B16 #MASK=0x80
AdcRegs.INTSEL5N6.bit.rsvd2 0x710A %B16 #MASK=0x8000
AdcRegs.INTSEL7N8.all 0x710B %U16 #Unsigned
AdcRegs.INTSEL7N8.bit.INT7CONT 0x710B %B16 #MASK=0x40
AdcRegs.INTSEL7N8.bit.INT7E 0x710B %B16 #MASK=0x20
AdcRegs.INTSEL7N8.bit.INT7SEL 0x710B %B16 #MASK=0x1F
AdcRegs.INTSEL7N8.bit.INT8CONT 0x710B %B16 #MASK=0x4000
AdcRegs.INTSEL7N8.bit.INT8E 0x710B %B16 #MASK=0x2000
AdcRegs.INTSEL7N8.bit.INT8SEL 0x710B %B16 #MASK=0x1F00
AdcRegs.INTSEL7N8.bit.rsvd1 0x710B %B16 #MASK=0x80
AdcRegs.INTSEL7N8.bit.rsvd2 0x710B %B16 #MASK=0x8000
AdcRegs.INTSEL9N10.all 0x710C %U16 #Unsigned
AdcRegs.INTSEL9N10.bit.INT10CONT 0x710C %B16 #MASK=0x4000
AdcRegs.INTSEL9N10.bit.INT10E 0x710C %B16 #MASK=0x2000
AdcRegs.INTSEL9N10.bit.INT10SEL 0x710C %B16 #MASK=0x1F00
AdcRegs.INTSEL9N10.bit.INT9CONT 0x710C %B16 #MASK=0x40
AdcRegs.INTSEL9N10.bit.INT9E 0x710C %B16 #MASK=0x20
AdcRegs.INTSEL9N10.bit.INT9SEL 0x710C %B16 #MASK=0x1F
AdcRegs.INTSEL9N10.bit.rsvd1 0x710C %B16 #MASK=0x80
AdcRegs.INTSEL9N10.bit.rsvd2 0x710C %B16 #MASK=0x8000
AdcRegs.rsvd1 0x7102 %U16 #Unsigned
AdcRegs.rsvd10 0x7119 %U16 #Unsigned
AdcRegs.rsvd11 0x711B %U16 #Unsigned
AdcRegs.rsvd12 0x711D %U16 #Unsigned
AdcRegs.rsvd13 0x711F %U16 #Unsigned
AdcRegs.rsvd14[0] 0x7130 %U16 #Unsigned
AdcRegs.rsvd14[1] 0x7131 %U16 #Unsigned
AdcRegs.rsvd14[10] 0x713A %U16 #Unsigned
AdcRegs.rsvd14[11] 0x713B %U16 #Unsigned
AdcRegs.rsvd14[12] 0x713C %U16 #Unsigned
AdcRegs.rsvd14[13] 0x713D %U16 #Unsigned
AdcRegs.rsvd14[14] 0x713E %U16 #Unsigned
AdcRegs.rsvd14[15] 0x713F %U16 #Unsigned
AdcRegs.rsvd14[2] 0x7132 %U16 #Unsigned
AdcRegs.rsvd14[3] 0x7133 %U16 #Unsigned
AdcRegs.rsvd14[4] 0x7134 %U16 #Unsigned
AdcRegs.rsvd14[5] 0x7135 %U16 #Unsigned
AdcRegs.rsvd14[6] 0x7136 %U16 #Unsigned
AdcRegs.rsvd14[7] 0x7137 %U16 #Unsigned
AdcRegs.rsvd14[8] 0x7138 %U16 #Unsigned
AdcRegs.rsvd14[9] 0x7139 %U16 #Unsigned
AdcRegs.rsvd15[0] 0x7142 %U16 #Unsigned
AdcRegs.rsvd15[1] 0x7143 %U16 #Unsigned
AdcRegs.rsvd15[2] 0x7144 %U16 #Unsigned
AdcRegs.rsvd15[3] 0x7145 %U16 #Unsigned
AdcRegs.rsvd15[4] 0x7146 %U16 #Unsigned
AdcRegs.rsvd15[5] 0x7147 %U16 #Unsigned
AdcRegs.rsvd15[6] 0x7148 %U16 #Unsigned
AdcRegs.rsvd15[7] 0x7149 %U16 #Unsigned
AdcRegs.rsvd15[8] 0x714A %U16 #Unsigned
AdcRegs.rsvd15[9] 0x714B %U16 #Unsigned
AdcRegs.rsvd16[0] 0x714D %U16 #Unsigned
AdcRegs.rsvd16[1] 0x714E %U16 #Unsigned
AdcRegs.rsvd16[2] 0x714F %U16 #Unsigned
AdcRegs.rsvd2 0x7103 %U16 #Unsigned
AdcRegs.rsvd3 0x710D %U16 #Unsigned
AdcRegs.rsvd4 0x710E %U16 #Unsigned
AdcRegs.rsvd5 0x710F %U16 #Unsigned
AdcRegs.rsvd6 0x7111 %U16 #Unsigned
AdcRegs.rsvd7 0x7113 %U16 #Unsigned
AdcRegs.rsvd8 0x7116 %U16 #Unsigned
AdcRegs.rsvd9 0x7117 %U16 #Unsigned
AdcRegs.SOCPRICTL.all 0x7110 %U16 #Unsigned
AdcRegs.SOCPRICTL.bit.ONESHOT 0x7110 %B16 #MASK=0x8000
AdcRegs.SOCPRICTL.bit.RRPOINTER 0x7110 %B16 #MASK=0x7E0
AdcRegs.SOCPRICTL.bit.rsvd1 0x7110 %B16 #MASK=0x7800
AdcRegs.SOCPRICTL.bit.SOCPRIORITY 0x7110 %B16 #MASK=0x1F
AdcResult.ADCRESULT0 0x0B00 %U16 #Unsigned
AdcResult.ADCRESULT1 0x0B01 %U16 #Unsigned
AdcResult.ADCRESULT10 0x0B0A %U16 #Unsigned
AdcResult.ADCRESULT11 0x0B0B %U16 #Unsigned
AdcResult.ADCRESULT12 0x0B0C %U16 #Unsigned
AdcResult.ADCRESULT13 0x0B0D %U16 #Unsigned
AdcResult.ADCRESULT14 0x0B0E %U16 #Unsigned
AdcResult.ADCRESULT15 0x0B0F %U16 #Unsigned
AdcResult.ADCRESULT2 0x0B02 %U16 #Unsigned
AdcResult.ADCRESULT3 0x0B03 %U16 #Unsigned
AdcResult.ADCRESULT4 0x0B04 %U16 #Unsigned
AdcResult.ADCRESULT5 0x0B05 %U16 #Unsigned
AdcResult.ADCRESULT6 0x0B06 %U16 #Unsigned
AdcResult.ADCRESULT7 0x0B07 %U16 #Unsigned
AdcResult.ADCRESULT8 0x0B08 %U16 #Unsigned
AdcResult.ADCRESULT9 0x0B09 %U16 #Unsigned
average 0xC4C2 %FLOAT #Signed
back_ground_counter 0xC7E1 %U16 #Unsigned
bbox[0][0] 0xA040 %S32 #Signed
bbox[0][1] 0xA042 %S32 #Signed
bbox[0][2] 0xA044 %S32 #Signed
bbox[0][3] 0xA046 %S32 #Signed
bbox[0][4] 0xA048 %S32 #Signed
bbox[0][5] 0xA04A %S32 #Signed
bbox[0][6] 0xA04C %S32 #Signed
bbox[0][7] 0xA04E %S32 #Signed
bbox[1][0] 0xA050 %S32 #Signed
bbox[1][1] 0xA052 %S32 #Signed
bbox[1][2] 0xA054 %S32 #Signed
bbox[1][3] 0xA056 %S32 #Signed
bbox[1][4] 0xA058 %S32 #Signed
bbox[1][5] 0xA05A %S32 #Signed
bbox[1][6] 0xA05C %S32 #Signed
bbox[1][7] 0xA05E %S32 #Signed
bbox[10][0] 0xA0E0 %S32 #Signed
bbox[10][1] 0xA0E2 %S32 #Signed
bbox[10][2] 0xA0E4 %S32 #Signed
bbox[10][3] 0xA0E6 %S32 #Signed
bbox[10][4] 0xA0E8 %S32 #Signed
bbox[10][5] 0xA0EA %S32 #Signed
bbox[10][6] 0xA0EC %S32 #Signed
bbox[10][7] 0xA0EE %S32 #Signed
bbox[100][0] 0xA680 %S32 #Signed
bbox[100][1] 0xA682 %S32 #Signed
bbox[100][2] 0xA684 %S32 #Signed
bbox[100][3] 0xA686 %S32 #Signed
bbox[100][4] 0xA688 %S32 #Signed
bbox[100][5] 0xA68A %S32 #Signed
bbox[100][6] 0xA68C %S32 #Signed
bbox[100][7] 0xA68E %S32 #Signed
bbox[101][0] 0xA690 %S32 #Signed
bbox[101][1] 0xA692 %S32 #Signed
bbox[101][2] 0xA694 %S32 #Signed
bbox[101][3] 0xA696 %S32 #Signed
bbox[101][4] 0xA698 %S32 #Signed
bbox[101][5] 0xA69A %S32 #Signed
bbox[101][6] 0xA69C %S32 #Signed
bbox[101][7] 0xA69E %S32 #Signed
bbox[102][0] 0xA6A0 %S32 #Signed
bbox[102][1] 0xA6A2 %S32 #Signed
bbox[102][2] 0xA6A4 %S32 #Signed
bbox[102][3] 0xA6A6 %S32 #Signed
bbox[102][4] 0xA6A8 %S32 #Signed
bbox[102][5] 0xA6AA %S32 #Signed
bbox[102][6] 0xA6AC %S32 #Signed
bbox[102][7] 0xA6AE %S32 #Signed
bbox[103][0] 0xA6B0 %S32 #Signed
bbox[103][1] 0xA6B2 %S32 #Signed
bbox[103][2] 0xA6B4 %S32 #Signed
bbox[103][3] 0xA6B6 %S32 #Signed
bbox[103][4] 0xA6B8 %S32 #Signed
bbox[103][5] 0xA6BA %S32 #Signed
bbox[103][6] 0xA6BC %S32 #Signed
bbox[103][7] 0xA6BE %S32 #Signed
bbox[104][0] 0xA6C0 %S32 #Signed
bbox[104][1] 0xA6C2 %S32 #Signed
bbox[104][2] 0xA6C4 %S32 #Signed
bbox[104][3] 0xA6C6 %S32 #Signed
bbox[104][4] 0xA6C8 %S32 #Signed
bbox[104][5] 0xA6CA %S32 #Signed
bbox[104][6] 0xA6CC %S32 #Signed
bbox[104][7] 0xA6CE %S32 #Signed
bbox[105][0] 0xA6D0 %S32 #Signed
bbox[105][1] 0xA6D2 %S32 #Signed
bbox[105][2] 0xA6D4 %S32 #Signed
bbox[105][3] 0xA6D6 %S32 #Signed
bbox[105][4] 0xA6D8 %S32 #Signed
bbox[105][5] 0xA6DA %S32 #Signed
bbox[105][6] 0xA6DC %S32 #Signed
bbox[105][7] 0xA6DE %S32 #Signed
bbox[106][0] 0xA6E0 %S32 #Signed
bbox[106][1] 0xA6E2 %S32 #Signed
bbox[106][2] 0xA6E4 %S32 #Signed
bbox[106][3] 0xA6E6 %S32 #Signed
bbox[106][4] 0xA6E8 %S32 #Signed
bbox[106][5] 0xA6EA %S32 #Signed
bbox[106][6] 0xA6EC %S32 #Signed
bbox[106][7] 0xA6EE %S32 #Signed
bbox[107][0] 0xA6F0 %S32 #Signed
bbox[107][1] 0xA6F2 %S32 #Signed
bbox[107][2] 0xA6F4 %S32 #Signed
bbox[107][3] 0xA6F6 %S32 #Signed
bbox[107][4] 0xA6F8 %S32 #Signed
bbox[107][5] 0xA6FA %S32 #Signed
bbox[107][6] 0xA6FC %S32 #Signed
bbox[107][7] 0xA6FE %S32 #Signed
bbox[108][0] 0xA700 %S32 #Signed
bbox[108][1] 0xA702 %S32 #Signed
bbox[108][2] 0xA704 %S32 #Signed
bbox[108][3] 0xA706 %S32 #Signed
bbox[108][4] 0xA708 %S32 #Signed
bbox[108][5] 0xA70A %S32 #Signed
bbox[108][6] 0xA70C %S32 #Signed
bbox[108][7] 0xA70E %S32 #Signed
bbox[109][0] 0xA710 %S32 #Signed
bbox[109][1] 0xA712 %S32 #Signed
bbox[109][2] 0xA714 %S32 #Signed
bbox[109][3] 0xA716 %S32 #Signed
bbox[109][4] 0xA718 %S32 #Signed
bbox[109][5] 0xA71A %S32 #Signed
bbox[109][6] 0xA71C %S32 #Signed
bbox[109][7] 0xA71E %S32 #Signed
bbox[11][0] 0xA0F0 %S32 #Signed
bbox[11][1] 0xA0F2 %S32 #Signed
bbox[11][2] 0xA0F4 %S32 #Signed
bbox[11][3] 0xA0F6 %S32 #Signed
bbox[11][4] 0xA0F8 %S32 #Signed
bbox[11][5] 0xA0FA %S32 #Signed
bbox[11][6] 0xA0FC %S32 #Signed
bbox[11][7] 0xA0FE %S32 #Signed
bbox[110][0] 0xA720 %S32 #Signed
bbox[110][1] 0xA722 %S32 #Signed
bbox[110][2] 0xA724 %S32 #Signed
bbox[110][3] 0xA726 %S32 #Signed
bbox[110][4] 0xA728 %S32 #Signed
bbox[110][5] 0xA72A %S32 #Signed
bbox[110][6] 0xA72C %S32 #Signed
bbox[110][7] 0xA72E %S32 #Signed
bbox[111][0] 0xA730 %S32 #Signed
bbox[111][1] 0xA732 %S32 #Signed
bbox[111][2] 0xA734 %S32 #Signed
bbox[111][3] 0xA736 %S32 #Signed
bbox[111][4] 0xA738 %S32 #Signed
bbox[111][5] 0xA73A %S32 #Signed
bbox[111][6] 0xA73C %S32 #Signed
bbox[111][7] 0xA73E %S32 #Signed
bbox[112][0] 0xA740 %S32 #Signed
bbox[112][1] 0xA742 %S32 #Signed
bbox[112][2] 0xA744 %S32 #Signed
bbox[112][3] 0xA746 %S32 #Signed
bbox[112][4] 0xA748 %S32 #Signed
bbox[112][5] 0xA74A %S32 #Signed
bbox[112][6] 0xA74C %S32 #Signed
bbox[112][7] 0xA74E %S32 #Signed
bbox[113][0] 0xA750 %S32 #Signed
bbox[113][1] 0xA752 %S32 #Signed
bbox[113][2] 0xA754 %S32 #Signed
bbox[113][3] 0xA756 %S32 #Signed
bbox[113][4] 0xA758 %S32 #Signed
bbox[113][5] 0xA75A %S32 #Signed
bbox[113][6] 0xA75C %S32 #Signed
bbox[113][7] 0xA75E %S32 #Signed
bbox[114][0] 0xA760 %S32 #Signed
bbox[114][1] 0xA762 %S32 #Signed
bbox[114][2] 0xA764 %S32 #Signed
bbox[114][3] 0xA766 %S32 #Signed
bbox[114][4] 0xA768 %S32 #Signed
bbox[114][5] 0xA76A %S32 #Signed
bbox[114][6] 0xA76C %S32 #Signed
bbox[114][7] 0xA76E %S32 #Signed
bbox[115][0] 0xA770 %S32 #Signed
bbox[115][1] 0xA772 %S32 #Signed
bbox[115][2] 0xA774 %S32 #Signed
bbox[115][3] 0xA776 %S32 #Signed
bbox[115][4] 0xA778 %S32 #Signed
bbox[115][5] 0xA77A %S32 #Signed
bbox[115][6] 0xA77C %S32 #Signed
bbox[115][7] 0xA77E %S32 #Signed
bbox[116][0] 0xA780 %S32 #Signed
bbox[116][1] 0xA782 %S32 #Signed
bbox[116][2] 0xA784 %S32 #Signed
bbox[116][3] 0xA786 %S32 #Signed
bbox[116][4] 0xA788 %S32 #Signed
bbox[116][5] 0xA78A %S32 #Signed
bbox[116][6] 0xA78C %S32 #Signed
bbox[116][7] 0xA78E %S32 #Signed
bbox[117][0] 0xA790 %S32 #Signed
bbox[117][1] 0xA792 %S32 #Signed
bbox[117][2] 0xA794 %S32 #Signed
bbox[117][3] 0xA796 %S32 #Signed
bbox[117][4] 0xA798 %S32 #Signed
bbox[117][5] 0xA79A %S32 #Signed
bbox[117][6] 0xA79C %S32 #Signed
bbox[117][7] 0xA79E %S32 #Signed
bbox[118][0] 0xA7A0 %S32 #Signed
bbox[118][1] 0xA7A2 %S32 #Signed
bbox[118][2] 0xA7A4 %S32 #Signed
bbox[118][3] 0xA7A6 %S32 #Signed
bbox[118][4] 0xA7A8 %S32 #Signed
bbox[118][5] 0xA7AA %S32 #Signed
bbox[118][6] 0xA7AC %S32 #Signed
bbox[118][7] 0xA7AE %S32 #Signed
bbox[119][0] 0xA7B0 %S32 #Signed
bbox[119][1] 0xA7B2 %S32 #Signed
bbox[119][2] 0xA7B4 %S32 #Signed
bbox[119][3] 0xA7B6 %S32 #Signed
bbox[119][4] 0xA7B8 %S32 #Signed
bbox[119][5] 0xA7BA %S32 #Signed
bbox[119][6] 0xA7BC %S32 #Signed
bbox[119][7] 0xA7BE %S32 #Signed
bbox[12][0] 0xA100 %S32 #Signed
bbox[12][1] 0xA102 %S32 #Signed
bbox[12][2] 0xA104 %S32 #Signed
bbox[12][3] 0xA106 %S32 #Signed
bbox[12][4] 0xA108 %S32 #Signed
bbox[12][5] 0xA10A %S32 #Signed
bbox[12][6] 0xA10C %S32 #Signed
bbox[12][7] 0xA10E %S32 #Signed
bbox[120][0] 0xA7C0 %S32 #Signed
bbox[120][1] 0xA7C2 %S32 #Signed
bbox[120][2] 0xA7C4 %S32 #Signed
bbox[120][3] 0xA7C6 %S32 #Signed
bbox[120][4] 0xA7C8 %S32 #Signed
bbox[120][5] 0xA7CA %S32 #Signed
bbox[120][6] 0xA7CC %S32 #Signed
bbox[120][7] 0xA7CE %S32 #Signed
bbox[121][0] 0xA7D0 %S32 #Signed
bbox[121][1] 0xA7D2 %S32 #Signed
bbox[121][2] 0xA7D4 %S32 #Signed
bbox[121][3] 0xA7D6 %S32 #Signed
bbox[121][4] 0xA7D8 %S32 #Signed
bbox[121][5] 0xA7DA %S32 #Signed
bbox[121][6] 0xA7DC %S32 #Signed
bbox[121][7] 0xA7DE %S32 #Signed
bbox[122][0] 0xA7E0 %S32 #Signed
bbox[122][1] 0xA7E2 %S32 #Signed
bbox[122][2] 0xA7E4 %S32 #Signed
bbox[122][3] 0xA7E6 %S32 #Signed
bbox[122][4] 0xA7E8 %S32 #Signed
bbox[122][5] 0xA7EA %S32 #Signed
bbox[122][6] 0xA7EC %S32 #Signed
bbox[122][7] 0xA7EE %S32 #Signed
bbox[123][0] 0xA7F0 %S32 #Signed
bbox[123][1] 0xA7F2 %S32 #Signed
bbox[123][2] 0xA7F4 %S32 #Signed
bbox[123][3] 0xA7F6 %S32 #Signed
bbox[123][4] 0xA7F8 %S32 #Signed
bbox[123][5] 0xA7FA %S32 #Signed
bbox[123][6] 0xA7FC %S32 #Signed
bbox[123][7] 0xA7FE %S32 #Signed
bbox[124][0] 0xA800 %S32 #Signed
bbox[124][1] 0xA802 %S32 #Signed
bbox[124][2] 0xA804 %S32 #Signed
bbox[124][3] 0xA806 %S32 #Signed
bbox[124][4] 0xA808 %S32 #Signed
bbox[124][5] 0xA80A %S32 #Signed
bbox[124][6] 0xA80C %S32 #Signed
bbox[124][7] 0xA80E %S32 #Signed
bbox[125][0] 0xA810 %S32 #Signed
bbox[125][1] 0xA812 %S32 #Signed
bbox[125][2] 0xA814 %S32 #Signed
bbox[125][3] 0xA816 %S32 #Signed
bbox[125][4] 0xA818 %S32 #Signed
bbox[125][5] 0xA81A %S32 #Signed
bbox[125][6] 0xA81C %S32 #Signed
bbox[125][7] 0xA81E %S32 #Signed
bbox[126][0] 0xA820 %S32 #Signed
bbox[126][1] 0xA822 %S32 #Signed
bbox[126][2] 0xA824 %S32 #Signed
bbox[126][3] 0xA826 %S32 #Signed
bbox[126][4] 0xA828 %S32 #Signed
bbox[126][5] 0xA82A %S32 #Signed
bbox[126][6] 0xA82C %S32 #Signed
bbox[126][7] 0xA82E %S32 #Signed
bbox[127][0] 0xA830 %S32 #Signed
bbox[127][1] 0xA832 %S32 #Signed
bbox[127][2] 0xA834 %S32 #Signed
bbox[127][3] 0xA836 %S32 #Signed
bbox[127][4] 0xA838 %S32 #Signed
bbox[127][5] 0xA83A %S32 #Signed
bbox[127][6] 0xA83C %S32 #Signed
bbox[127][7] 0xA83E %S32 #Signed
bbox[128][0] 0xA840 %S32 #Signed
bbox[128][1] 0xA842 %S32 #Signed
bbox[128][2] 0xA844 %S32 #Signed
bbox[128][3] 0xA846 %S32 #Signed
bbox[128][4] 0xA848 %S32 #Signed
bbox[128][5] 0xA84A %S32 #Signed
bbox[128][6] 0xA84C %S32 #Signed
bbox[128][7] 0xA84E %S32 #Signed
bbox[129][0] 0xA850 %S32 #Signed
bbox[129][1] 0xA852 %S32 #Signed
bbox[129][2] 0xA854 %S32 #Signed
bbox[129][3] 0xA856 %S32 #Signed
bbox[129][4] 0xA858 %S32 #Signed
bbox[129][5] 0xA85A %S32 #Signed
bbox[129][6] 0xA85C %S32 #Signed
bbox[129][7] 0xA85E %S32 #Signed
bbox[13][0] 0xA110 %S32 #Signed
bbox[13][1] 0xA112 %S32 #Signed
bbox[13][2] 0xA114 %S32 #Signed
bbox[13][3] 0xA116 %S32 #Signed
bbox[13][4] 0xA118 %S32 #Signed
bbox[13][5] 0xA11A %S32 #Signed
bbox[13][6] 0xA11C %S32 #Signed
bbox[13][7] 0xA11E %S32 #Signed
bbox[130][0] 0xA860 %S32 #Signed
bbox[130][1] 0xA862 %S32 #Signed
bbox[130][2] 0xA864 %S32 #Signed
bbox[130][3] 0xA866 %S32 #Signed
bbox[130][4] 0xA868 %S32 #Signed
bbox[130][5] 0xA86A %S32 #Signed
bbox[130][6] 0xA86C %S32 #Signed
bbox[130][7] 0xA86E %S32 #Signed
bbox[131][0] 0xA870 %S32 #Signed
bbox[131][1] 0xA872 %S32 #Signed
bbox[131][2] 0xA874 %S32 #Signed
bbox[131][3] 0xA876 %S32 #Signed
bbox[131][4] 0xA878 %S32 #Signed
bbox[131][5] 0xA87A %S32 #Signed
bbox[131][6] 0xA87C %S32 #Signed
bbox[131][7] 0xA87E %S32 #Signed
bbox[132][0] 0xA880 %S32 #Signed
bbox[132][1] 0xA882 %S32 #Signed
bbox[132][2] 0xA884 %S32 #Signed
bbox[132][3] 0xA886 %S32 #Signed
bbox[132][4] 0xA888 %S32 #Signed
bbox[132][5] 0xA88A %S32 #Signed
bbox[132][6] 0xA88C %S32 #Signed
bbox[132][7] 0xA88E %S32 #Signed
bbox[133][0] 0xA890 %S32 #Signed
bbox[133][1] 0xA892 %S32 #Signed
bbox[133][2] 0xA894 %S32 #Signed
bbox[133][3] 0xA896 %S32 #Signed
bbox[133][4] 0xA898 %S32 #Signed
bbox[133][5] 0xA89A %S32 #Signed
bbox[133][6] 0xA89C %S32 #Signed
bbox[133][7] 0xA89E %S32 #Signed
bbox[134][0] 0xA8A0 %S32 #Signed
bbox[134][1] 0xA8A2 %S32 #Signed
bbox[134][2] 0xA8A4 %S32 #Signed
bbox[134][3] 0xA8A6 %S32 #Signed
bbox[134][4] 0xA8A8 %S32 #Signed
bbox[134][5] 0xA8AA %S32 #Signed
bbox[134][6] 0xA8AC %S32 #Signed
bbox[134][7] 0xA8AE %S32 #Signed
bbox[135][0] 0xA8B0 %S32 #Signed
bbox[135][1] 0xA8B2 %S32 #Signed
bbox[135][2] 0xA8B4 %S32 #Signed
bbox[135][3] 0xA8B6 %S32 #Signed
bbox[135][4] 0xA8B8 %S32 #Signed
bbox[135][5] 0xA8BA %S32 #Signed
bbox[135][6] 0xA8BC %S32 #Signed
bbox[135][7] 0xA8BE %S32 #Signed
bbox[136][0] 0xA8C0 %S32 #Signed
bbox[136][1] 0xA8C2 %S32 #Signed
bbox[136][2] 0xA8C4 %S32 #Signed
bbox[136][3] 0xA8C6 %S32 #Signed
bbox[136][4] 0xA8C8 %S32 #Signed
bbox[136][5] 0xA8CA %S32 #Signed
bbox[136][6] 0xA8CC %S32 #Signed
bbox[136][7] 0xA8CE %S32 #Signed
bbox[137][0] 0xA8D0 %S32 #Signed
bbox[137][1] 0xA8D2 %S32 #Signed
bbox[137][2] 0xA8D4 %S32 #Signed
bbox[137][3] 0xA8D6 %S32 #Signed
bbox[137][4] 0xA8D8 %S32 #Signed
bbox[137][5] 0xA8DA %S32 #Signed
bbox[137][6] 0xA8DC %S32 #Signed
bbox[137][7] 0xA8DE %S32 #Signed
bbox[138][0] 0xA8E0 %S32 #Signed
bbox[138][1] 0xA8E2 %S32 #Signed
bbox[138][2] 0xA8E4 %S32 #Signed
bbox[138][3] 0xA8E6 %S32 #Signed
bbox[138][4] 0xA8E8 %S32 #Signed
bbox[138][5] 0xA8EA %S32 #Signed
bbox[138][6] 0xA8EC %S32 #Signed
bbox[138][7] 0xA8EE %S32 #Signed
bbox[139][0] 0xA8F0 %S32 #Signed
bbox[139][1] 0xA8F2 %S32 #Signed
bbox[139][2] 0xA8F4 %S32 #Signed
bbox[139][3] 0xA8F6 %S32 #Signed
bbox[139][4] 0xA8F8 %S32 #Signed
bbox[139][5] 0xA8FA %S32 #Signed
bbox[139][6] 0xA8FC %S32 #Signed
bbox[139][7] 0xA8FE %S32 #Signed
bbox[14][0] 0xA120 %S32 #Signed
bbox[14][1] 0xA122 %S32 #Signed
bbox[14][2] 0xA124 %S32 #Signed
bbox[14][3] 0xA126 %S32 #Signed
bbox[14][4] 0xA128 %S32 #Signed
bbox[14][5] 0xA12A %S32 #Signed
bbox[14][6] 0xA12C %S32 #Signed
bbox[14][7] 0xA12E %S32 #Signed
bbox[140][0] 0xA900 %S32 #Signed
bbox[140][1] 0xA902 %S32 #Signed
bbox[140][2] 0xA904 %S32 #Signed
bbox[140][3] 0xA906 %S32 #Signed
bbox[140][4] 0xA908 %S32 #Signed
bbox[140][5] 0xA90A %S32 #Signed
bbox[140][6] 0xA90C %S32 #Signed
bbox[140][7] 0xA90E %S32 #Signed
bbox[141][0] 0xA910 %S32 #Signed
bbox[141][1] 0xA912 %S32 #Signed
bbox[141][2] 0xA914 %S32 #Signed
bbox[141][3] 0xA916 %S32 #Signed
bbox[141][4] 0xA918 %S32 #Signed
bbox[141][5] 0xA91A %S32 #Signed
bbox[141][6] 0xA91C %S32 #Signed
bbox[141][7] 0xA91E %S32 #Signed
bbox[142][0] 0xA920 %S32 #Signed
bbox[142][1] 0xA922 %S32 #Signed
bbox[142][2] 0xA924 %S32 #Signed
bbox[142][3] 0xA926 %S32 #Signed
bbox[142][4] 0xA928 %S32 #Signed
bbox[142][5] 0xA92A %S32 #Signed
bbox[142][6] 0xA92C %S32 #Signed
bbox[142][7] 0xA92E %S32 #Signed
bbox[143][0] 0xA930 %S32 #Signed
bbox[143][1] 0xA932 %S32 #Signed
bbox[143][2] 0xA934 %S32 #Signed
bbox[143][3] 0xA936 %S32 #Signed
bbox[143][4] 0xA938 %S32 #Signed
bbox[143][5] 0xA93A %S32 #Signed
bbox[143][6] 0xA93C %S32 #Signed
bbox[143][7] 0xA93E %S32 #Signed
bbox[144][0] 0xA940 %S32 #Signed
bbox[144][1] 0xA942 %S32 #Signed
bbox[144][2] 0xA944 %S32 #Signed
bbox[144][3] 0xA946 %S32 #Signed
bbox[144][4] 0xA948 %S32 #Signed
bbox[144][5] 0xA94A %S32 #Signed
bbox[144][6] 0xA94C %S32 #Signed
bbox[144][7] 0xA94E %S32 #Signed
bbox[145][0] 0xA950 %S32 #Signed
bbox[145][1] 0xA952 %S32 #Signed
bbox[145][2] 0xA954 %S32 #Signed
bbox[145][3] 0xA956 %S32 #Signed
bbox[145][4] 0xA958 %S32 #Signed
bbox[145][5] 0xA95A %S32 #Signed
bbox[145][6] 0xA95C %S32 #Signed
bbox[145][7] 0xA95E %S32 #Signed
bbox[146][0] 0xA960 %S32 #Signed
bbox[146][1] 0xA962 %S32 #Signed
bbox[146][2] 0xA964 %S32 #Signed
bbox[146][3] 0xA966 %S32 #Signed
bbox[146][4] 0xA968 %S32 #Signed
bbox[146][5] 0xA96A %S32 #Signed
bbox[146][6] 0xA96C %S32 #Signed
bbox[146][7] 0xA96E %S32 #Signed
bbox[147][0] 0xA970 %S32 #Signed
bbox[147][1] 0xA972 %S32 #Signed
bbox[147][2] 0xA974 %S32 #Signed
bbox[147][3] 0xA976 %S32 #Signed
bbox[147][4] 0xA978 %S32 #Signed
bbox[147][5] 0xA97A %S32 #Signed
bbox[147][6] 0xA97C %S32 #Signed
bbox[147][7] 0xA97E %S32 #Signed
bbox[148][0] 0xA980 %S32 #Signed
bbox[148][1] 0xA982 %S32 #Signed
bbox[148][2] 0xA984 %S32 #Signed
bbox[148][3] 0xA986 %S32 #Signed
bbox[148][4] 0xA988 %S32 #Signed
bbox[148][5] 0xA98A %S32 #Signed
bbox[148][6] 0xA98C %S32 #Signed
bbox[148][7] 0xA98E %S32 #Signed
bbox[149][0] 0xA990 %S32 #Signed
bbox[149][1] 0xA992 %S32 #Signed
bbox[149][2] 0xA994 %S32 #Signed
bbox[149][3] 0xA996 %S32 #Signed
bbox[149][4] 0xA998 %S32 #Signed
bbox[149][5] 0xA99A %S32 #Signed
bbox[149][6] 0xA99C %S32 #Signed
bbox[149][7] 0xA99E %S32 #Signed
bbox[15][0] 0xA130 %S32 #Signed
bbox[15][1] 0xA132 %S32 #Signed
bbox[15][2] 0xA134 %S32 #Signed
bbox[15][3] 0xA136 %S32 #Signed
bbox[15][4] 0xA138 %S32 #Signed
bbox[15][5] 0xA13A %S32 #Signed
bbox[15][6] 0xA13C %S32 #Signed
bbox[15][7] 0xA13E %S32 #Signed
bbox[150][0] 0xA9A0 %S32 #Signed
bbox[150][1] 0xA9A2 %S32 #Signed
bbox[150][2] 0xA9A4 %S32 #Signed
bbox[150][3] 0xA9A6 %S32 #Signed
bbox[150][4] 0xA9A8 %S32 #Signed
bbox[150][5] 0xA9AA %S32 #Signed
bbox[150][6] 0xA9AC %S32 #Signed
bbox[150][7] 0xA9AE %S32 #Signed
bbox[151][0] 0xA9B0 %S32 #Signed
bbox[151][1] 0xA9B2 %S32 #Signed
bbox[151][2] 0xA9B4 %S32 #Signed
bbox[151][3] 0xA9B6 %S32 #Signed
bbox[151][4] 0xA9B8 %S32 #Signed
bbox[151][5] 0xA9BA %S32 #Signed
bbox[151][6] 0xA9BC %S32 #Signed
bbox[151][7] 0xA9BE %S32 #Signed
bbox[152][0] 0xA9C0 %S32 #Signed
bbox[152][1] 0xA9C2 %S32 #Signed
bbox[152][2] 0xA9C4 %S32 #Signed
bbox[152][3] 0xA9C6 %S32 #Signed
bbox[152][4] 0xA9C8 %S32 #Signed
bbox[152][5] 0xA9CA %S32 #Signed
bbox[152][6] 0xA9CC %S32 #Signed
bbox[152][7] 0xA9CE %S32 #Signed
bbox[153][0] 0xA9D0 %S32 #Signed
bbox[153][1] 0xA9D2 %S32 #Signed
bbox[153][2] 0xA9D4 %S32 #Signed
bbox[153][3] 0xA9D6 %S32 #Signed
bbox[153][4] 0xA9D8 %S32 #Signed
bbox[153][5] 0xA9DA %S32 #Signed
bbox[153][6] 0xA9DC %S32 #Signed
bbox[153][7] 0xA9DE %S32 #Signed
bbox[154][0] 0xA9E0 %S32 #Signed
bbox[154][1] 0xA9E2 %S32 #Signed
bbox[154][2] 0xA9E4 %S32 #Signed
bbox[154][3] 0xA9E6 %S32 #Signed
bbox[154][4] 0xA9E8 %S32 #Signed
bbox[154][5] 0xA9EA %S32 #Signed
bbox[154][6] 0xA9EC %S32 #Signed
bbox[154][7] 0xA9EE %S32 #Signed
bbox[155][0] 0xA9F0 %S32 #Signed
bbox[155][1] 0xA9F2 %S32 #Signed
bbox[155][2] 0xA9F4 %S32 #Signed
bbox[155][3] 0xA9F6 %S32 #Signed
bbox[155][4] 0xA9F8 %S32 #Signed
bbox[155][5] 0xA9FA %S32 #Signed
bbox[155][6] 0xA9FC %S32 #Signed
bbox[155][7] 0xA9FE %S32 #Signed
bbox[156][0] 0xAA00 %S32 #Signed
bbox[156][1] 0xAA02 %S32 #Signed
bbox[156][2] 0xAA04 %S32 #Signed
bbox[156][3] 0xAA06 %S32 #Signed
bbox[156][4] 0xAA08 %S32 #Signed
bbox[156][5] 0xAA0A %S32 #Signed
bbox[156][6] 0xAA0C %S32 #Signed
bbox[156][7] 0xAA0E %S32 #Signed
bbox[157][0] 0xAA10 %S32 #Signed
bbox[157][1] 0xAA12 %S32 #Signed
bbox[157][2] 0xAA14 %S32 #Signed
bbox[157][3] 0xAA16 %S32 #Signed
bbox[157][4] 0xAA18 %S32 #Signed
bbox[157][5] 0xAA1A %S32 #Signed
bbox[157][6] 0xAA1C %S32 #Signed
bbox[157][7] 0xAA1E %S32 #Signed
bbox[158][0] 0xAA20 %S32 #Signed
bbox[158][1] 0xAA22 %S32 #Signed
bbox[158][2] 0xAA24 %S32 #Signed
bbox[158][3] 0xAA26 %S32 #Signed
bbox[158][4] 0xAA28 %S32 #Signed
bbox[158][5] 0xAA2A %S32 #Signed
bbox[158][6] 0xAA2C %S32 #Signed
bbox[158][7] 0xAA2E %S32 #Signed
bbox[159][0] 0xAA30 %S32 #Signed
bbox[159][1] 0xAA32 %S32 #Signed
bbox[159][2] 0xAA34 %S32 #Signed
bbox[159][3] 0xAA36 %S32 #Signed
bbox[159][4] 0xAA38 %S32 #Signed
bbox[159][5] 0xAA3A %S32 #Signed
bbox[159][6] 0xAA3C %S32 #Signed
bbox[159][7] 0xAA3E %S32 #Signed
bbox[16][0] 0xA140 %S32 #Signed
bbox[16][1] 0xA142 %S32 #Signed
bbox[16][2] 0xA144 %S32 #Signed
bbox[16][3] 0xA146 %S32 #Signed
bbox[16][4] 0xA148 %S32 #Signed
bbox[16][5] 0xA14A %S32 #Signed
bbox[16][6] 0xA14C %S32 #Signed
bbox[16][7] 0xA14E %S32 #Signed
bbox[160][0] 0xAA40 %S32 #Signed
bbox[160][1] 0xAA42 %S32 #Signed
bbox[160][2] 0xAA44 %S32 #Signed
bbox[160][3] 0xAA46 %S32 #Signed
bbox[160][4] 0xAA48 %S32 #Signed
bbox[160][5] 0xAA4A %S32 #Signed
bbox[160][6] 0xAA4C %S32 #Signed
bbox[160][7] 0xAA4E %S32 #Signed
bbox[161][0] 0xAA50 %S32 #Signed
bbox[161][1] 0xAA52 %S32 #Signed
bbox[161][2] 0xAA54 %S32 #Signed
bbox[161][3] 0xAA56 %S32 #Signed
bbox[161][4] 0xAA58 %S32 #Signed
bbox[161][5] 0xAA5A %S32 #Signed
bbox[161][6] 0xAA5C %S32 #Signed
bbox[161][7] 0xAA5E %S32 #Signed
bbox[162][0] 0xAA60 %S32 #Signed
bbox[162][1] 0xAA62 %S32 #Signed
bbox[162][2] 0xAA64 %S32 #Signed
bbox[162][3] 0xAA66 %S32 #Signed
bbox[162][4] 0xAA68 %S32 #Signed
bbox[162][5] 0xAA6A %S32 #Signed
bbox[162][6] 0xAA6C %S32 #Signed
bbox[162][7] 0xAA6E %S32 #Signed
bbox[163][0] 0xAA70 %S32 #Signed
bbox[163][1] 0xAA72 %S32 #Signed
bbox[163][2] 0xAA74 %S32 #Signed
bbox[163][3] 0xAA76 %S32 #Signed
bbox[163][4] 0xAA78 %S32 #Signed
bbox[163][5] 0xAA7A %S32 #Signed
bbox[163][6] 0xAA7C %S32 #Signed
bbox[163][7] 0xAA7E %S32 #Signed
bbox[164][0] 0xAA80 %S32 #Signed
bbox[164][1] 0xAA82 %S32 #Signed
bbox[164][2] 0xAA84 %S32 #Signed
bbox[164][3] 0xAA86 %S32 #Signed
bbox[164][4] 0xAA88 %S32 #Signed
bbox[164][5] 0xAA8A %S32 #Signed
bbox[164][6] 0xAA8C %S32 #Signed
bbox[164][7] 0xAA8E %S32 #Signed
bbox[165][0] 0xAA90 %S32 #Signed
bbox[165][1] 0xAA92 %S32 #Signed
bbox[165][2] 0xAA94 %S32 #Signed
bbox[165][3] 0xAA96 %S32 #Signed
bbox[165][4] 0xAA98 %S32 #Signed
bbox[165][5] 0xAA9A %S32 #Signed
bbox[165][6] 0xAA9C %S32 #Signed
bbox[165][7] 0xAA9E %S32 #Signed
bbox[166][0] 0xAAA0 %S32 #Signed
bbox[166][1] 0xAAA2 %S32 #Signed
bbox[166][2] 0xAAA4 %S32 #Signed
bbox[166][3] 0xAAA6 %S32 #Signed
bbox[166][4] 0xAAA8 %S32 #Signed
bbox[166][5] 0xAAAA %S32 #Signed
bbox[166][6] 0xAAAC %S32 #Signed
bbox[166][7] 0xAAAE %S32 #Signed
bbox[167][0] 0xAAB0 %S32 #Signed
bbox[167][1] 0xAAB2 %S32 #Signed
bbox[167][2] 0xAAB4 %S32 #Signed
bbox[167][3] 0xAAB6 %S32 #Signed
bbox[167][4] 0xAAB8 %S32 #Signed
bbox[167][5] 0xAABA %S32 #Signed
bbox[167][6] 0xAABC %S32 #Signed
bbox[167][7] 0xAABE %S32 #Signed
bbox[168][0] 0xAAC0 %S32 #Signed
bbox[168][1] 0xAAC2 %S32 #Signed
bbox[168][2] 0xAAC4 %S32 #Signed
bbox[168][3] 0xAAC6 %S32 #Signed
bbox[168][4] 0xAAC8 %S32 #Signed
bbox[168][5] 0xAACA %S32 #Signed
bbox[168][6] 0xAACC %S32 #Signed
bbox[168][7] 0xAACE %S32 #Signed
bbox[169][0] 0xAAD0 %S32 #Signed
bbox[169][1] 0xAAD2 %S32 #Signed
bbox[169][2] 0xAAD4 %S32 #Signed
bbox[169][3] 0xAAD6 %S32 #Signed
bbox[169][4] 0xAAD8 %S32 #Signed
bbox[169][5] 0xAADA %S32 #Signed
bbox[169][6] 0xAADC %S32 #Signed
bbox[169][7] 0xAADE %S32 #Signed
bbox[17][0] 0xA150 %S32 #Signed
bbox[17][1] 0xA152 %S32 #Signed
bbox[17][2] 0xA154 %S32 #Signed
bbox[17][3] 0xA156 %S32 #Signed
bbox[17][4] 0xA158 %S32 #Signed
bbox[17][5] 0xA15A %S32 #Signed
bbox[17][6] 0xA15C %S32 #Signed
bbox[17][7] 0xA15E %S32 #Signed
bbox[170][0] 0xAAE0 %S32 #Signed
bbox[170][1] 0xAAE2 %S32 #Signed
bbox[170][2] 0xAAE4 %S32 #Signed
bbox[170][3] 0xAAE6 %S32 #Signed
bbox[170][4] 0xAAE8 %S32 #Signed
bbox[170][5] 0xAAEA %S32 #Signed
bbox[170][6] 0xAAEC %S32 #Signed
bbox[170][7] 0xAAEE %S32 #Signed
bbox[171][0] 0xAAF0 %S32 #Signed
bbox[171][1] 0xAAF2 %S32 #Signed
bbox[171][2] 0xAAF4 %S32 #Signed
bbox[171][3] 0xAAF6 %S32 #Signed
bbox[171][4] 0xAAF8 %S32 #Signed
bbox[171][5] 0xAAFA %S32 #Signed
bbox[171][6] 0xAAFC %S32 #Signed
bbox[171][7] 0xAAFE %S32 #Signed
bbox[172][0] 0xAB00 %S32 #Signed
bbox[172][1] 0xAB02 %S32 #Signed
bbox[172][2] 0xAB04 %S32 #Signed
bbox[172][3] 0xAB06 %S32 #Signed
bbox[172][4] 0xAB08 %S32 #Signed
bbox[172][5] 0xAB0A %S32 #Signed
bbox[172][6] 0xAB0C %S32 #Signed
bbox[172][7] 0xAB0E %S32 #Signed
bbox[173][0] 0xAB10 %S32 #Signed
bbox[173][1] 0xAB12 %S32 #Signed
bbox[173][2] 0xAB14 %S32 #Signed
bbox[173][3] 0xAB16 %S32 #Signed
bbox[173][4] 0xAB18 %S32 #Signed
bbox[173][5] 0xAB1A %S32 #Signed
bbox[173][6] 0xAB1C %S32 #Signed
bbox[173][7] 0xAB1E %S32 #Signed
bbox[174][0] 0xAB20 %S32 #Signed
bbox[174][1] 0xAB22 %S32 #Signed
bbox[174][2] 0xAB24 %S32 #Signed
bbox[174][3] 0xAB26 %S32 #Signed
bbox[174][4] 0xAB28 %S32 #Signed
bbox[174][5] 0xAB2A %S32 #Signed
bbox[174][6] 0xAB2C %S32 #Signed
bbox[174][7] 0xAB2E %S32 #Signed
bbox[175][0] 0xAB30 %S32 #Signed
bbox[175][1] 0xAB32 %S32 #Signed
bbox[175][2] 0xAB34 %S32 #Signed
bbox[175][3] 0xAB36 %S32 #Signed
bbox[175][4] 0xAB38 %S32 #Signed
bbox[175][5] 0xAB3A %S32 #Signed
bbox[175][6] 0xAB3C %S32 #Signed
bbox[175][7] 0xAB3E %S32 #Signed
bbox[176][0] 0xAB40 %S32 #Signed
bbox[176][1] 0xAB42 %S32 #Signed
bbox[176][2] 0xAB44 %S32 #Signed
bbox[176][3] 0xAB46 %S32 #Signed
bbox[176][4] 0xAB48 %S32 #Signed
bbox[176][5] 0xAB4A %S32 #Signed
bbox[176][6] 0xAB4C %S32 #Signed
bbox[176][7] 0xAB4E %S32 #Signed
bbox[177][0] 0xAB50 %S32 #Signed
bbox[177][1] 0xAB52 %S32 #Signed
bbox[177][2] 0xAB54 %S32 #Signed
bbox[177][3] 0xAB56 %S32 #Signed
bbox[177][4] 0xAB58 %S32 #Signed
bbox[177][5] 0xAB5A %S32 #Signed
bbox[177][6] 0xAB5C %S32 #Signed
bbox[177][7] 0xAB5E %S32 #Signed
bbox[178][0] 0xAB60 %S32 #Signed
bbox[178][1] 0xAB62 %S32 #Signed
bbox[178][2] 0xAB64 %S32 #Signed
bbox[178][3] 0xAB66 %S32 #Signed
bbox[178][4] 0xAB68 %S32 #Signed
bbox[178][5] 0xAB6A %S32 #Signed
bbox[178][6] 0xAB6C %S32 #Signed
bbox[178][7] 0xAB6E %S32 #Signed
bbox[179][0] 0xAB70 %S32 #Signed
bbox[179][1] 0xAB72 %S32 #Signed
bbox[179][2] 0xAB74 %S32 #Signed
bbox[179][3] 0xAB76 %S32 #Signed
bbox[179][4] 0xAB78 %S32 #Signed
bbox[179][5] 0xAB7A %S32 #Signed
bbox[179][6] 0xAB7C %S32 #Signed
bbox[179][7] 0xAB7E %S32 #Signed
bbox[18][0] 0xA160 %S32 #Signed
bbox[18][1] 0xA162 %S32 #Signed
bbox[18][2] 0xA164 %S32 #Signed
bbox[18][3] 0xA166 %S32 #Signed
bbox[18][4] 0xA168 %S32 #Signed
bbox[18][5] 0xA16A %S32 #Signed
bbox[18][6] 0xA16C %S32 #Signed
bbox[18][7] 0xA16E %S32 #Signed
bbox[180][0] 0xAB80 %S32 #Signed
bbox[180][1] 0xAB82 %S32 #Signed
bbox[180][2] 0xAB84 %S32 #Signed
bbox[180][3] 0xAB86 %S32 #Signed
bbox[180][4] 0xAB88 %S32 #Signed
bbox[180][5] 0xAB8A %S32 #Signed
bbox[180][6] 0xAB8C %S32 #Signed
bbox[180][7] 0xAB8E %S32 #Signed
bbox[181][0] 0xAB90 %S32 #Signed
bbox[181][1] 0xAB92 %S32 #Signed
bbox[181][2] 0xAB94 %S32 #Signed
bbox[181][3] 0xAB96 %S32 #Signed
bbox[181][4] 0xAB98 %S32 #Signed
bbox[181][5] 0xAB9A %S32 #Signed
bbox[181][6] 0xAB9C %S32 #Signed
bbox[181][7] 0xAB9E %S32 #Signed
bbox[182][0] 0xABA0 %S32 #Signed
bbox[182][1] 0xABA2 %S32 #Signed
bbox[182][2] 0xABA4 %S32 #Signed
bbox[182][3] 0xABA6 %S32 #Signed
bbox[182][4] 0xABA8 %S32 #Signed
bbox[182][5] 0xABAA %S32 #Signed
bbox[182][6] 0xABAC %S32 #Signed
bbox[182][7] 0xABAE %S32 #Signed
bbox[183][0] 0xABB0 %S32 #Signed
bbox[183][1] 0xABB2 %S32 #Signed
bbox[183][2] 0xABB4 %S32 #Signed
bbox[183][3] 0xABB6 %S32 #Signed
bbox[183][4] 0xABB8 %S32 #Signed
bbox[183][5] 0xABBA %S32 #Signed
bbox[183][6] 0xABBC %S32 #Signed
bbox[183][7] 0xABBE %S32 #Signed
bbox[184][0] 0xABC0 %S32 #Signed
bbox[184][1] 0xABC2 %S32 #Signed
bbox[184][2] 0xABC4 %S32 #Signed
bbox[184][3] 0xABC6 %S32 #Signed
bbox[184][4] 0xABC8 %S32 #Signed
bbox[184][5] 0xABCA %S32 #Signed
bbox[184][6] 0xABCC %S32 #Signed
bbox[184][7] 0xABCE %S32 #Signed
bbox[185][0] 0xABD0 %S32 #Signed
bbox[185][1] 0xABD2 %S32 #Signed
bbox[185][2] 0xABD4 %S32 #Signed
bbox[185][3] 0xABD6 %S32 #Signed
bbox[185][4] 0xABD8 %S32 #Signed
bbox[185][5] 0xABDA %S32 #Signed
bbox[185][6] 0xABDC %S32 #Signed
bbox[185][7] 0xABDE %S32 #Signed
bbox[186][0] 0xABE0 %S32 #Signed
bbox[186][1] 0xABE2 %S32 #Signed
bbox[186][2] 0xABE4 %S32 #Signed
bbox[186][3] 0xABE6 %S32 #Signed
bbox[186][4] 0xABE8 %S32 #Signed
bbox[186][5] 0xABEA %S32 #Signed
bbox[186][6] 0xABEC %S32 #Signed
bbox[186][7] 0xABEE %S32 #Signed
bbox[187][0] 0xABF0 %S32 #Signed
bbox[187][1] 0xABF2 %S32 #Signed
bbox[187][2] 0xABF4 %S32 #Signed
bbox[187][3] 0xABF6 %S32 #Signed
bbox[187][4] 0xABF8 %S32 #Signed
bbox[187][5] 0xABFA %S32 #Signed
bbox[187][6] 0xABFC %S32 #Signed
bbox[187][7] 0xABFE %S32 #Signed
bbox[188][0] 0xAC00 %S32 #Signed
bbox[188][1] 0xAC02 %S32 #Signed
bbox[188][2] 0xAC04 %S32 #Signed
bbox[188][3] 0xAC06 %S32 #Signed
bbox[188][4] 0xAC08 %S32 #Signed
bbox[188][5] 0xAC0A %S32 #Signed
bbox[188][6] 0xAC0C %S32 #Signed
bbox[188][7] 0xAC0E %S32 #Signed
bbox[189][0] 0xAC10 %S32 #Signed
bbox[189][1] 0xAC12 %S32 #Signed
bbox[189][2] 0xAC14 %S32 #Signed
bbox[189][3] 0xAC16 %S32 #Signed
bbox[189][4] 0xAC18 %S32 #Signed
bbox[189][5] 0xAC1A %S32 #Signed
bbox[189][6] 0xAC1C %S32 #Signed
bbox[189][7] 0xAC1E %S32 #Signed
bbox[19][0] 0xA170 %S32 #Signed
bbox[19][1] 0xA172 %S32 #Signed
bbox[19][2] 0xA174 %S32 #Signed
bbox[19][3] 0xA176 %S32 #Signed
bbox[19][4] 0xA178 %S32 #Signed
bbox[19][5] 0xA17A %S32 #Signed
bbox[19][6] 0xA17C %S32 #Signed
bbox[19][7] 0xA17E %S32 #Signed
bbox[190][0] 0xAC20 %S32 #Signed
bbox[190][1] 0xAC22 %S32 #Signed
bbox[190][2] 0xAC24 %S32 #Signed
bbox[190][3] 0xAC26 %S32 #Signed
bbox[190][4] 0xAC28 %S32 #Signed
bbox[190][5] 0xAC2A %S32 #Signed
bbox[190][6] 0xAC2C %S32 #Signed
bbox[190][7] 0xAC2E %S32 #Signed
bbox[191][0] 0xAC30 %S32 #Signed
bbox[191][1] 0xAC32 %S32 #Signed
bbox[191][2] 0xAC34 %S32 #Signed
bbox[191][3] 0xAC36 %S32 #Signed
bbox[191][4] 0xAC38 %S32 #Signed
bbox[191][5] 0xAC3A %S32 #Signed
bbox[191][6] 0xAC3C %S32 #Signed
bbox[191][7] 0xAC3E %S32 #Signed
bbox[192][0] 0xAC40 %S32 #Signed
bbox[192][1] 0xAC42 %S32 #Signed
bbox[192][2] 0xAC44 %S32 #Signed
bbox[192][3] 0xAC46 %S32 #Signed
bbox[192][4] 0xAC48 %S32 #Signed
bbox[192][5] 0xAC4A %S32 #Signed
bbox[192][6] 0xAC4C %S32 #Signed
bbox[192][7] 0xAC4E %S32 #Signed
bbox[193][0] 0xAC50 %S32 #Signed
bbox[193][1] 0xAC52 %S32 #Signed
bbox[193][2] 0xAC54 %S32 #Signed
bbox[193][3] 0xAC56 %S32 #Signed
bbox[193][4] 0xAC58 %S32 #Signed
bbox[193][5] 0xAC5A %S32 #Signed
bbox[193][6] 0xAC5C %S32 #Signed
bbox[193][7] 0xAC5E %S32 #Signed
bbox[194][0] 0xAC60 %S32 #Signed
bbox[194][1] 0xAC62 %S32 #Signed
bbox[194][2] 0xAC64 %S32 #Signed
bbox[194][3] 0xAC66 %S32 #Signed
bbox[194][4] 0xAC68 %S32 #Signed
bbox[194][5] 0xAC6A %S32 #Signed
bbox[194][6] 0xAC6C %S32 #Signed
bbox[194][7] 0xAC6E %S32 #Signed
bbox[195][0] 0xAC70 %S32 #Signed
bbox[195][1] 0xAC72 %S32 #Signed
bbox[195][2] 0xAC74 %S32 #Signed
bbox[195][3] 0xAC76 %S32 #Signed
bbox[195][4] 0xAC78 %S32 #Signed
bbox[195][5] 0xAC7A %S32 #Signed
bbox[195][6] 0xAC7C %S32 #Signed
bbox[195][7] 0xAC7E %S32 #Signed
bbox[196][0] 0xAC80 %S32 #Signed
bbox[196][1] 0xAC82 %S32 #Signed
bbox[196][2] 0xAC84 %S32 #Signed
bbox[196][3] 0xAC86 %S32 #Signed
bbox[196][4] 0xAC88 %S32 #Signed
bbox[196][5] 0xAC8A %S32 #Signed
bbox[196][6] 0xAC8C %S32 #Signed
bbox[196][7] 0xAC8E %S32 #Signed
bbox[197][0] 0xAC90 %S32 #Signed
bbox[197][1] 0xAC92 %S32 #Signed
bbox[197][2] 0xAC94 %S32 #Signed
bbox[197][3] 0xAC96 %S32 #Signed
bbox[197][4] 0xAC98 %S32 #Signed
bbox[197][5] 0xAC9A %S32 #Signed
bbox[197][6] 0xAC9C %S32 #Signed
bbox[197][7] 0xAC9E %S32 #Signed
bbox[198][0] 0xACA0 %S32 #Signed
bbox[198][1] 0xACA2 %S32 #Signed
bbox[198][2] 0xACA4 %S32 #Signed
bbox[198][3] 0xACA6 %S32 #Signed
bbox[198][4] 0xACA8 %S32 #Signed
bbox[198][5] 0xACAA %S32 #Signed
bbox[198][6] 0xACAC %S32 #Signed
bbox[198][7] 0xACAE %S32 #Signed
bbox[199][0] 0xACB0 %S32 #Signed
bbox[199][1] 0xACB2 %S32 #Signed
bbox[199][2] 0xACB4 %S32 #Signed
bbox[199][3] 0xACB6 %S32 #Signed
bbox[199][4] 0xACB8 %S32 #Signed
bbox[199][5] 0xACBA %S32 #Signed
bbox[199][6] 0xACBC %S32 #Signed
bbox[199][7] 0xACBE %S32 #Signed
bbox[2][0] 0xA060 %S32 #Signed
bbox[2][1] 0xA062 %S32 #Signed
bbox[2][2] 0xA064 %S32 #Signed
bbox[2][3] 0xA066 %S32 #Signed
bbox[2][4] 0xA068 %S32 #Signed
bbox[2][5] 0xA06A %S32 #Signed
bbox[2][6] 0xA06C %S32 #Signed
bbox[2][7] 0xA06E %S32 #Signed
bbox[20][0] 0xA180 %S32 #Signed
bbox[20][1] 0xA182 %S32 #Signed
bbox[20][2] 0xA184 %S32 #Signed
bbox[20][3] 0xA186 %S32 #Signed
bbox[20][4] 0xA188 %S32 #Signed
bbox[20][5] 0xA18A %S32 #Signed
bbox[20][6] 0xA18C %S32 #Signed
bbox[20][7] 0xA18E %S32 #Signed
bbox[200][0] 0xACC0 %S32 #Signed
bbox[200][1] 0xACC2 %S32 #Signed
bbox[200][2] 0xACC4 %S32 #Signed
bbox[200][3] 0xACC6 %S32 #Signed
bbox[200][4] 0xACC8 %S32 #Signed
bbox[200][5] 0xACCA %S32 #Signed
bbox[200][6] 0xACCC %S32 #Signed
bbox[200][7] 0xACCE %S32 #Signed
bbox[201][0] 0xACD0 %S32 #Signed
bbox[201][1] 0xACD2 %S32 #Signed
bbox[201][2] 0xACD4 %S32 #Signed
bbox[201][3] 0xACD6 %S32 #Signed
bbox[201][4] 0xACD8 %S32 #Signed
bbox[201][5] 0xACDA %S32 #Signed
bbox[201][6] 0xACDC %S32 #Signed
bbox[201][7] 0xACDE %S32 #Signed
bbox[202][0] 0xACE0 %S32 #Signed
bbox[202][1] 0xACE2 %S32 #Signed
bbox[202][2] 0xACE4 %S32 #Signed
bbox[202][3] 0xACE6 %S32 #Signed
bbox[202][4] 0xACE8 %S32 #Signed
bbox[202][5] 0xACEA %S32 #Signed
bbox[202][6] 0xACEC %S32 #Signed
bbox[202][7] 0xACEE %S32 #Signed
bbox[203][0] 0xACF0 %S32 #Signed
bbox[203][1] 0xACF2 %S32 #Signed
bbox[203][2] 0xACF4 %S32 #Signed
bbox[203][3] 0xACF6 %S32 #Signed
bbox[203][4] 0xACF8 %S32 #Signed
bbox[203][5] 0xACFA %S32 #Signed
bbox[203][6] 0xACFC %S32 #Signed
bbox[203][7] 0xACFE %S32 #Signed
bbox[204][0] 0xAD00 %S32 #Signed
bbox[204][1] 0xAD02 %S32 #Signed
bbox[204][2] 0xAD04 %S32 #Signed
bbox[204][3] 0xAD06 %S32 #Signed
bbox[204][4] 0xAD08 %S32 #Signed
bbox[204][5] 0xAD0A %S32 #Signed
bbox[204][6] 0xAD0C %S32 #Signed
bbox[204][7] 0xAD0E %S32 #Signed
bbox[205][0] 0xAD10 %S32 #Signed
bbox[205][1] 0xAD12 %S32 #Signed
bbox[205][2] 0xAD14 %S32 #Signed
bbox[205][3] 0xAD16 %S32 #Signed
bbox[205][4] 0xAD18 %S32 #Signed
bbox[205][5] 0xAD1A %S32 #Signed
bbox[205][6] 0xAD1C %S32 #Signed
bbox[205][7] 0xAD1E %S32 #Signed
bbox[206][0] 0xAD20 %S32 #Signed
bbox[206][1] 0xAD22 %S32 #Signed
bbox[206][2] 0xAD24 %S32 #Signed
bbox[206][3] 0xAD26 %S32 #Signed
bbox[206][4] 0xAD28 %S32 #Signed
bbox[206][5] 0xAD2A %S32 #Signed
bbox[206][6] 0xAD2C %S32 #Signed
bbox[206][7] 0xAD2E %S32 #Signed
bbox[207][0] 0xAD30 %S32 #Signed
bbox[207][1] 0xAD32 %S32 #Signed
bbox[207][2] 0xAD34 %S32 #Signed
bbox[207][3] 0xAD36 %S32 #Signed
bbox[207][4] 0xAD38 %S32 #Signed
bbox[207][5] 0xAD3A %S32 #Signed
bbox[207][6] 0xAD3C %S32 #Signed
bbox[207][7] 0xAD3E %S32 #Signed
bbox[208][0] 0xAD40 %S32 #Signed
bbox[208][1] 0xAD42 %S32 #Signed
bbox[208][2] 0xAD44 %S32 #Signed
bbox[208][3] 0xAD46 %S32 #Signed
bbox[208][4] 0xAD48 %S32 #Signed
bbox[208][5] 0xAD4A %S32 #Signed
bbox[208][6] 0xAD4C %S32 #Signed
bbox[208][7] 0xAD4E %S32 #Signed
bbox[209][0] 0xAD50 %S32 #Signed
bbox[209][1] 0xAD52 %S32 #Signed
bbox[209][2] 0xAD54 %S32 #Signed
bbox[209][3] 0xAD56 %S32 #Signed
bbox[209][4] 0xAD58 %S32 #Signed
bbox[209][5] 0xAD5A %S32 #Signed
bbox[209][6] 0xAD5C %S32 #Signed
bbox[209][7] 0xAD5E %S32 #Signed
bbox[21][0] 0xA190 %S32 #Signed
bbox[21][1] 0xA192 %S32 #Signed
bbox[21][2] 0xA194 %S32 #Signed
bbox[21][3] 0xA196 %S32 #Signed
bbox[21][4] 0xA198 %S32 #Signed
bbox[21][5] 0xA19A %S32 #Signed
bbox[21][6] 0xA19C %S32 #Signed
bbox[21][7] 0xA19E %S32 #Signed
bbox[210][0] 0xAD60 %S32 #Signed
bbox[210][1] 0xAD62 %S32 #Signed
bbox[210][2] 0xAD64 %S32 #Signed
bbox[210][3] 0xAD66 %S32 #Signed
bbox[210][4] 0xAD68 %S32 #Signed
bbox[210][5] 0xAD6A %S32 #Signed
bbox[210][6] 0xAD6C %S32 #Signed
bbox[210][7] 0xAD6E %S32 #Signed
bbox[211][0] 0xAD70 %S32 #Signed
bbox[211][1] 0xAD72 %S32 #Signed
bbox[211][2] 0xAD74 %S32 #Signed
bbox[211][3] 0xAD76 %S32 #Signed
bbox[211][4] 0xAD78 %S32 #Signed
bbox[211][5] 0xAD7A %S32 #Signed
bbox[211][6] 0xAD7C %S32 #Signed
bbox[211][7] 0xAD7E %S32 #Signed
bbox[212][0] 0xAD80 %S32 #Signed
bbox[212][1] 0xAD82 %S32 #Signed
bbox[212][2] 0xAD84 %S32 #Signed
bbox[212][3] 0xAD86 %S32 #Signed
bbox[212][4] 0xAD88 %S32 #Signed
bbox[212][5] 0xAD8A %S32 #Signed
bbox[212][6] 0xAD8C %S32 #Signed
bbox[212][7] 0xAD8E %S32 #Signed
bbox[213][0] 0xAD90 %S32 #Signed
bbox[213][1] 0xAD92 %S32 #Signed
bbox[213][2] 0xAD94 %S32 #Signed
bbox[213][3] 0xAD96 %S32 #Signed
bbox[213][4] 0xAD98 %S32 #Signed
bbox[213][5] 0xAD9A %S32 #Signed
bbox[213][6] 0xAD9C %S32 #Signed
bbox[213][7] 0xAD9E %S32 #Signed
bbox[214][0] 0xADA0 %S32 #Signed
bbox[214][1] 0xADA2 %S32 #Signed
bbox[214][2] 0xADA4 %S32 #Signed
bbox[214][3] 0xADA6 %S32 #Signed
bbox[214][4] 0xADA8 %S32 #Signed
bbox[214][5] 0xADAA %S32 #Signed
bbox[214][6] 0xADAC %S32 #Signed
bbox[214][7] 0xADAE %S32 #Signed
bbox[215][0] 0xADB0 %S32 #Signed
bbox[215][1] 0xADB2 %S32 #Signed
bbox[215][2] 0xADB4 %S32 #Signed
bbox[215][3] 0xADB6 %S32 #Signed
bbox[215][4] 0xADB8 %S32 #Signed
bbox[215][5] 0xADBA %S32 #Signed
bbox[215][6] 0xADBC %S32 #Signed
bbox[215][7] 0xADBE %S32 #Signed
bbox[216][0] 0xADC0 %S32 #Signed
bbox[216][1] 0xADC2 %S32 #Signed
bbox[216][2] 0xADC4 %S32 #Signed
bbox[216][3] 0xADC6 %S32 #Signed
bbox[216][4] 0xADC8 %S32 #Signed
bbox[216][5] 0xADCA %S32 #Signed
bbox[216][6] 0xADCC %S32 #Signed
bbox[216][7] 0xADCE %S32 #Signed
bbox[217][0] 0xADD0 %S32 #Signed
bbox[217][1] 0xADD2 %S32 #Signed
bbox[217][2] 0xADD4 %S32 #Signed
bbox[217][3] 0xADD6 %S32 #Signed
bbox[217][4] 0xADD8 %S32 #Signed
bbox[217][5] 0xADDA %S32 #Signed
bbox[217][6] 0xADDC %S32 #Signed
bbox[217][7] 0xADDE %S32 #Signed
bbox[218][0] 0xADE0 %S32 #Signed
bbox[218][1] 0xADE2 %S32 #Signed
bbox[218][2] 0xADE4 %S32 #Signed
bbox[218][3] 0xADE6 %S32 #Signed
bbox[218][4] 0xADE8 %S32 #Signed
bbox[218][5] 0xADEA %S32 #Signed
bbox[218][6] 0xADEC %S32 #Signed
bbox[218][7] 0xADEE %S32 #Signed
bbox[219][0] 0xADF0 %S32 #Signed
bbox[219][1] 0xADF2 %S32 #Signed
bbox[219][2] 0xADF4 %S32 #Signed
bbox[219][3] 0xADF6 %S32 #Signed
bbox[219][4] 0xADF8 %S32 #Signed
bbox[219][5] 0xADFA %S32 #Signed
bbox[219][6] 0xADFC %S32 #Signed
bbox[219][7] 0xADFE %S32 #Signed
bbox[22][0] 0xA1A0 %S32 #Signed
bbox[22][1] 0xA1A2 %S32 #Signed
bbox[22][2] 0xA1A4 %S32 #Signed
bbox[22][3] 0xA1A6 %S32 #Signed
bbox[22][4] 0xA1A8 %S32 #Signed
bbox[22][5] 0xA1AA %S32 #Signed
bbox[22][6] 0xA1AC %S32 #Signed
bbox[22][7] 0xA1AE %S32 #Signed
bbox[220][0] 0xAE00 %S32 #Signed
bbox[220][1] 0xAE02 %S32 #Signed
bbox[220][2] 0xAE04 %S32 #Signed
bbox[220][3] 0xAE06 %S32 #Signed
bbox[220][4] 0xAE08 %S32 #Signed
bbox[220][5] 0xAE0A %S32 #Signed
bbox[220][6] 0xAE0C %S32 #Signed
bbox[220][7] 0xAE0E %S32 #Signed
bbox[221][0] 0xAE10 %S32 #Signed
bbox[221][1] 0xAE12 %S32 #Signed
bbox[221][2] 0xAE14 %S32 #Signed
bbox[221][3] 0xAE16 %S32 #Signed
bbox[221][4] 0xAE18 %S32 #Signed
bbox[221][5] 0xAE1A %S32 #Signed
bbox[221][6] 0xAE1C %S32 #Signed
bbox[221][7] 0xAE1E %S32 #Signed
bbox[222][0] 0xAE20 %S32 #Signed
bbox[222][1] 0xAE22 %S32 #Signed
bbox[222][2] 0xAE24 %S32 #Signed
bbox[222][3] 0xAE26 %S32 #Signed
bbox[222][4] 0xAE28 %S32 #Signed
bbox[222][5] 0xAE2A %S32 #Signed
bbox[222][6] 0xAE2C %S32 #Signed
bbox[222][7] 0xAE2E %S32 #Signed
bbox[223][0] 0xAE30 %S32 #Signed
bbox[223][1] 0xAE32 %S32 #Signed
bbox[223][2] 0xAE34 %S32 #Signed
bbox[223][3] 0xAE36 %S32 #Signed
bbox[223][4] 0xAE38 %S32 #Signed
bbox[223][5] 0xAE3A %S32 #Signed
bbox[223][6] 0xAE3C %S32 #Signed
bbox[223][7] 0xAE3E %S32 #Signed
bbox[224][0] 0xAE40 %S32 #Signed
bbox[224][1] 0xAE42 %S32 #Signed
bbox[224][2] 0xAE44 %S32 #Signed
bbox[224][3] 0xAE46 %S32 #Signed
bbox[224][4] 0xAE48 %S32 #Signed
bbox[224][5] 0xAE4A %S32 #Signed
bbox[224][6] 0xAE4C %S32 #Signed
bbox[224][7] 0xAE4E %S32 #Signed
bbox[225][0] 0xAE50 %S32 #Signed
bbox[225][1] 0xAE52 %S32 #Signed
bbox[225][2] 0xAE54 %S32 #Signed
bbox[225][3] 0xAE56 %S32 #Signed
bbox[225][4] 0xAE58 %S32 #Signed
bbox[225][5] 0xAE5A %S32 #Signed
bbox[225][6] 0xAE5C %S32 #Signed
bbox[225][7] 0xAE5E %S32 #Signed
bbox[226][0] 0xAE60 %S32 #Signed
bbox[226][1] 0xAE62 %S32 #Signed
bbox[226][2] 0xAE64 %S32 #Signed
bbox[226][3] 0xAE66 %S32 #Signed
bbox[226][4] 0xAE68 %S32 #Signed
bbox[226][5] 0xAE6A %S32 #Signed
bbox[226][6] 0xAE6C %S32 #Signed
bbox[226][7] 0xAE6E %S32 #Signed
bbox[227][0] 0xAE70 %S32 #Signed
bbox[227][1] 0xAE72 %S32 #Signed
bbox[227][2] 0xAE74 %S32 #Signed
bbox[227][3] 0xAE76 %S32 #Signed
bbox[227][4] 0xAE78 %S32 #Signed
bbox[227][5] 0xAE7A %S32 #Signed
bbox[227][6] 0xAE7C %S32 #Signed
bbox[227][7] 0xAE7E %S32 #Signed
bbox[228][0] 0xAE80 %S32 #Signed
bbox[228][1] 0xAE82 %S32 #Signed
bbox[228][2] 0xAE84 %S32 #Signed
bbox[228][3] 0xAE86 %S32 #Signed
bbox[228][4] 0xAE88 %S32 #Signed
bbox[228][5] 0xAE8A %S32 #Signed
bbox[228][6] 0xAE8C %S32 #Signed
bbox[228][7] 0xAE8E %S32 #Signed
bbox[229][0] 0xAE90 %S32 #Signed
bbox[229][1] 0xAE92 %S32 #Signed
bbox[229][2] 0xAE94 %S32 #Signed
bbox[229][3] 0xAE96 %S32 #Signed
bbox[229][4] 0xAE98 %S32 #Signed
bbox[229][5] 0xAE9A %S32 #Signed
bbox[229][6] 0xAE9C %S32 #Signed
bbox[229][7] 0xAE9E %S32 #Signed
bbox[23][0] 0xA1B0 %S32 #Signed
bbox[23][1] 0xA1B2 %S32 #Signed
bbox[23][2] 0xA1B4 %S32 #Signed
bbox[23][3] 0xA1B6 %S32 #Signed
bbox[23][4] 0xA1B8 %S32 #Signed
bbox[23][5] 0xA1BA %S32 #Signed
bbox[23][6] 0xA1BC %S32 #Signed
bbox[23][7] 0xA1BE %S32 #Signed
bbox[230][0] 0xAEA0 %S32 #Signed
bbox[230][1] 0xAEA2 %S32 #Signed
bbox[230][2] 0xAEA4 %S32 #Signed
bbox[230][3] 0xAEA6 %S32 #Signed
bbox[230][4] 0xAEA8 %S32 #Signed
bbox[230][5] 0xAEAA %S32 #Signed
bbox[230][6] 0xAEAC %S32 #Signed
bbox[230][7] 0xAEAE %S32 #Signed
bbox[231][0] 0xAEB0 %S32 #Signed
bbox[231][1] 0xAEB2 %S32 #Signed
bbox[231][2] 0xAEB4 %S32 #Signed
bbox[231][3] 0xAEB6 %S32 #Signed
bbox[231][4] 0xAEB8 %S32 #Signed
bbox[231][5] 0xAEBA %S32 #Signed
bbox[231][6] 0xAEBC %S32 #Signed
bbox[231][7] 0xAEBE %S32 #Signed
bbox[232][0] 0xAEC0 %S32 #Signed
bbox[232][1] 0xAEC2 %S32 #Signed
bbox[232][2] 0xAEC4 %S32 #Signed
bbox[232][3] 0xAEC6 %S32 #Signed
bbox[232][4] 0xAEC8 %S32 #Signed
bbox[232][5] 0xAECA %S32 #Signed
bbox[232][6] 0xAECC %S32 #Signed
bbox[232][7] 0xAECE %S32 #Signed
bbox[233][0] 0xAED0 %S32 #Signed
bbox[233][1] 0xAED2 %S32 #Signed
bbox[233][2] 0xAED4 %S32 #Signed
bbox[233][3] 0xAED6 %S32 #Signed
bbox[233][4] 0xAED8 %S32 #Signed
bbox[233][5] 0xAEDA %S32 #Signed
bbox[233][6] 0xAEDC %S32 #Signed
bbox[233][7] 0xAEDE %S32 #Signed
bbox[234][0] 0xAEE0 %S32 #Signed
bbox[234][1] 0xAEE2 %S32 #Signed
bbox[234][2] 0xAEE4 %S32 #Signed
bbox[234][3] 0xAEE6 %S32 #Signed
bbox[234][4] 0xAEE8 %S32 #Signed
bbox[234][5] 0xAEEA %S32 #Signed
bbox[234][6] 0xAEEC %S32 #Signed
bbox[234][7] 0xAEEE %S32 #Signed
bbox[235][0] 0xAEF0 %S32 #Signed
bbox[235][1] 0xAEF2 %S32 #Signed
bbox[235][2] 0xAEF4 %S32 #Signed
bbox[235][3] 0xAEF6 %S32 #Signed
bbox[235][4] 0xAEF8 %S32 #Signed
bbox[235][5] 0xAEFA %S32 #Signed
bbox[235][6] 0xAEFC %S32 #Signed
bbox[235][7] 0xAEFE %S32 #Signed
bbox[236][0] 0xAF00 %S32 #Signed
bbox[236][1] 0xAF02 %S32 #Signed
bbox[236][2] 0xAF04 %S32 #Signed
bbox[236][3] 0xAF06 %S32 #Signed
bbox[236][4] 0xAF08 %S32 #Signed
bbox[236][5] 0xAF0A %S32 #Signed
bbox[236][6] 0xAF0C %S32 #Signed
bbox[236][7] 0xAF0E %S32 #Signed
bbox[237][0] 0xAF10 %S32 #Signed
bbox[237][1] 0xAF12 %S32 #Signed
bbox[237][2] 0xAF14 %S32 #Signed
bbox[237][3] 0xAF16 %S32 #Signed
bbox[237][4] 0xAF18 %S32 #Signed
bbox[237][5] 0xAF1A %S32 #Signed
bbox[237][6] 0xAF1C %S32 #Signed
bbox[237][7] 0xAF1E %S32 #Signed
bbox[238][0] 0xAF20 %S32 #Signed
bbox[238][1] 0xAF22 %S32 #Signed
bbox[238][2] 0xAF24 %S32 #Signed
bbox[238][3] 0xAF26 %S32 #Signed
bbox[238][4] 0xAF28 %S32 #Signed
bbox[238][5] 0xAF2A %S32 #Signed
bbox[238][6] 0xAF2C %S32 #Signed
bbox[238][7] 0xAF2E %S32 #Signed
bbox[239][0] 0xAF30 %S32 #Signed
bbox[239][1] 0xAF32 %S32 #Signed
bbox[239][2] 0xAF34 %S32 #Signed
bbox[239][3] 0xAF36 %S32 #Signed
bbox[239][4] 0xAF38 %S32 #Signed
bbox[239][5] 0xAF3A %S32 #Signed
bbox[239][6] 0xAF3C %S32 #Signed
bbox[239][7] 0xAF3E %S32 #Signed
bbox[24][0] 0xA1C0 %S32 #Signed
bbox[24][1] 0xA1C2 %S32 #Signed
bbox[24][2] 0xA1C4 %S32 #Signed
bbox[24][3] 0xA1C6 %S32 #Signed
bbox[24][4] 0xA1C8 %S32 #Signed
bbox[24][5] 0xA1CA %S32 #Signed
bbox[24][6] 0xA1CC %S32 #Signed
bbox[24][7] 0xA1CE %S32 #Signed
bbox[240][0] 0xAF40 %S32 #Signed
bbox[240][1] 0xAF42 %S32 #Signed
bbox[240][2] 0xAF44 %S32 #Signed
bbox[240][3] 0xAF46 %S32 #Signed
bbox[240][4] 0xAF48 %S32 #Signed
bbox[240][5] 0xAF4A %S32 #Signed
bbox[240][6] 0xAF4C %S32 #Signed
bbox[240][7] 0xAF4E %S32 #Signed
bbox[241][0] 0xAF50 %S32 #Signed
bbox[241][1] 0xAF52 %S32 #Signed
bbox[241][2] 0xAF54 %S32 #Signed
bbox[241][3] 0xAF56 %S32 #Signed
bbox[241][4] 0xAF58 %S32 #Signed
bbox[241][5] 0xAF5A %S32 #Signed
bbox[241][6] 0xAF5C %S32 #Signed
bbox[241][7] 0xAF5E %S32 #Signed
bbox[242][0] 0xAF60 %S32 #Signed
bbox[242][1] 0xAF62 %S32 #Signed
bbox[242][2] 0xAF64 %S32 #Signed
bbox[242][3] 0xAF66 %S32 #Signed
bbox[242][4] 0xAF68 %S32 #Signed
bbox[242][5] 0xAF6A %S32 #Signed
bbox[242][6] 0xAF6C %S32 #Signed
bbox[242][7] 0xAF6E %S32 #Signed
bbox[243][0] 0xAF70 %S32 #Signed
bbox[243][1] 0xAF72 %S32 #Signed
bbox[243][2] 0xAF74 %S32 #Signed
bbox[243][3] 0xAF76 %S32 #Signed
bbox[243][4] 0xAF78 %S32 #Signed
bbox[243][5] 0xAF7A %S32 #Signed
bbox[243][6] 0xAF7C %S32 #Signed
bbox[243][7] 0xAF7E %S32 #Signed
bbox[244][0] 0xAF80 %S32 #Signed
bbox[244][1] 0xAF82 %S32 #Signed
bbox[244][2] 0xAF84 %S32 #Signed
bbox[244][3] 0xAF86 %S32 #Signed
bbox[244][4] 0xAF88 %S32 #Signed
bbox[244][5] 0xAF8A %S32 #Signed
bbox[244][6] 0xAF8C %S32 #Signed
bbox[244][7] 0xAF8E %S32 #Signed
bbox[245][0] 0xAF90 %S32 #Signed
bbox[245][1] 0xAF92 %S32 #Signed
bbox[245][2] 0xAF94 %S32 #Signed
bbox[245][3] 0xAF96 %S32 #Signed
bbox[245][4] 0xAF98 %S32 #Signed
bbox[245][5] 0xAF9A %S32 #Signed
bbox[245][6] 0xAF9C %S32 #Signed
bbox[245][7] 0xAF9E %S32 #Signed
bbox[246][0] 0xAFA0 %S32 #Signed
bbox[246][1] 0xAFA2 %S32 #Signed
bbox[246][2] 0xAFA4 %S32 #Signed
bbox[246][3] 0xAFA6 %S32 #Signed
bbox[246][4] 0xAFA8 %S32 #Signed
bbox[246][5] 0xAFAA %S32 #Signed
bbox[246][6] 0xAFAC %S32 #Signed
bbox[246][7] 0xAFAE %S32 #Signed
bbox[247][0] 0xAFB0 %S32 #Signed
bbox[247][1] 0xAFB2 %S32 #Signed
bbox[247][2] 0xAFB4 %S32 #Signed
bbox[247][3] 0xAFB6 %S32 #Signed
bbox[247][4] 0xAFB8 %S32 #Signed
bbox[247][5] 0xAFBA %S32 #Signed
bbox[247][6] 0xAFBC %S32 #Signed
bbox[247][7] 0xAFBE %S32 #Signed
bbox[248][0] 0xAFC0 %S32 #Signed
bbox[248][1] 0xAFC2 %S32 #Signed
bbox[248][2] 0xAFC4 %S32 #Signed
bbox[248][3] 0xAFC6 %S32 #Signed
bbox[248][4] 0xAFC8 %S32 #Signed
bbox[248][5] 0xAFCA %S32 #Signed
bbox[248][6] 0xAFCC %S32 #Signed
bbox[248][7] 0xAFCE %S32 #Signed
bbox[249][0] 0xAFD0 %S32 #Signed
bbox[249][1] 0xAFD2 %S32 #Signed
bbox[249][2] 0xAFD4 %S32 #Signed
bbox[249][3] 0xAFD6 %S32 #Signed
bbox[249][4] 0xAFD8 %S32 #Signed
bbox[249][5] 0xAFDA %S32 #Signed
bbox[249][6] 0xAFDC %S32 #Signed
bbox[249][7] 0xAFDE %S32 #Signed
bbox[25][0] 0xA1D0 %S32 #Signed
bbox[25][1] 0xA1D2 %S32 #Signed
bbox[25][2] 0xA1D4 %S32 #Signed
bbox[25][3] 0xA1D6 %S32 #Signed
bbox[25][4] 0xA1D8 %S32 #Signed
bbox[25][5] 0xA1DA %S32 #Signed
bbox[25][6] 0xA1DC %S32 #Signed
bbox[25][7] 0xA1DE %S32 #Signed
bbox[250][0] 0xAFE0 %S32 #Signed
bbox[250][1] 0xAFE2 %S32 #Signed
bbox[250][2] 0xAFE4 %S32 #Signed
bbox[250][3] 0xAFE6 %S32 #Signed
bbox[250][4] 0xAFE8 %S32 #Signed
bbox[250][5] 0xAFEA %S32 #Signed
bbox[250][6] 0xAFEC %S32 #Signed
bbox[250][7] 0xAFEE %S32 #Signed
bbox[251][0] 0xAFF0 %S32 #Signed
bbox[251][1] 0xAFF2 %S32 #Signed
bbox[251][2] 0xAFF4 %S32 #Signed
bbox[251][3] 0xAFF6 %S32 #Signed
bbox[251][4] 0xAFF8 %S32 #Signed
bbox[251][5] 0xAFFA %S32 #Signed
bbox[251][6] 0xAFFC %S32 #Signed
bbox[251][7] 0xAFFE %S32 #Signed
bbox[252][0] 0xB000 %S32 #Signed
bbox[252][1] 0xB002 %S32 #Signed
bbox[252][2] 0xB004 %S32 #Signed
bbox[252][3] 0xB006 %S32 #Signed
bbox[252][4] 0xB008 %S32 #Signed
bbox[252][5] 0xB00A %S32 #Signed
bbox[252][6] 0xB00C %S32 #Signed
bbox[252][7] 0xB00E %S32 #Signed
bbox[253][0] 0xB010 %S32 #Signed
bbox[253][1] 0xB012 %S32 #Signed
bbox[253][2] 0xB014 %S32 #Signed
bbox[253][3] 0xB016 %S32 #Signed
bbox[253][4] 0xB018 %S32 #Signed
bbox[253][5] 0xB01A %S32 #Signed
bbox[253][6] 0xB01C %S32 #Signed
bbox[253][7] 0xB01E %S32 #Signed
bbox[254][0] 0xB020 %S32 #Signed
bbox[254][1] 0xB022 %S32 #Signed
bbox[254][2] 0xB024 %S32 #Signed
bbox[254][3] 0xB026 %S32 #Signed
bbox[254][4] 0xB028 %S32 #Signed
bbox[254][5] 0xB02A %S32 #Signed
bbox[254][6] 0xB02C %S32 #Signed
bbox[254][7] 0xB02E %S32 #Signed
bbox[255][0] 0xB030 %S32 #Signed
bbox[255][1] 0xB032 %S32 #Signed
bbox[255][2] 0xB034 %S32 #Signed
bbox[255][3] 0xB036 %S32 #Signed
bbox[255][4] 0xB038 %S32 #Signed
bbox[255][5] 0xB03A %S32 #Signed
bbox[255][6] 0xB03C %S32 #Signed
bbox[255][7] 0xB03E %S32 #Signed
bbox[256][0] 0xB040 %S32 #Signed
bbox[256][1] 0xB042 %S32 #Signed
bbox[256][2] 0xB044 %S32 #Signed
bbox[256][3] 0xB046 %S32 #Signed
bbox[256][4] 0xB048 %S32 #Signed
bbox[256][5] 0xB04A %S32 #Signed
bbox[256][6] 0xB04C %S32 #Signed
bbox[256][7] 0xB04E %S32 #Signed
bbox[257][0] 0xB050 %S32 #Signed
bbox[257][1] 0xB052 %S32 #Signed
bbox[257][2] 0xB054 %S32 #Signed
bbox[257][3] 0xB056 %S32 #Signed
bbox[257][4] 0xB058 %S32 #Signed
bbox[257][5] 0xB05A %S32 #Signed
bbox[257][6] 0xB05C %S32 #Signed
bbox[257][7] 0xB05E %S32 #Signed
bbox[258][0] 0xB060 %S32 #Signed
bbox[258][1] 0xB062 %S32 #Signed
bbox[258][2] 0xB064 %S32 #Signed
bbox[258][3] 0xB066 %S32 #Signed
bbox[258][4] 0xB068 %S32 #Signed
bbox[258][5] 0xB06A %S32 #Signed
bbox[258][6] 0xB06C %S32 #Signed
bbox[258][7] 0xB06E %S32 #Signed
bbox[259][0] 0xB070 %S32 #Signed
bbox[259][1] 0xB072 %S32 #Signed
bbox[259][2] 0xB074 %S32 #Signed
bbox[259][3] 0xB076 %S32 #Signed
bbox[259][4] 0xB078 %S32 #Signed
bbox[259][5] 0xB07A %S32 #Signed
bbox[259][6] 0xB07C %S32 #Signed
bbox[259][7] 0xB07E %S32 #Signed
bbox[26][0] 0xA1E0 %S32 #Signed
bbox[26][1] 0xA1E2 %S32 #Signed
bbox[26][2] 0xA1E4 %S32 #Signed
bbox[26][3] 0xA1E6 %S32 #Signed
bbox[26][4] 0xA1E8 %S32 #Signed
bbox[26][5] 0xA1EA %S32 #Signed
bbox[26][6] 0xA1EC %S32 #Signed
bbox[26][7] 0xA1EE %S32 #Signed
bbox[260][0] 0xB080 %S32 #Signed
bbox[260][1] 0xB082 %S32 #Signed
bbox[260][2] 0xB084 %S32 #Signed
bbox[260][3] 0xB086 %S32 #Signed
bbox[260][4] 0xB088 %S32 #Signed
bbox[260][5] 0xB08A %S32 #Signed
bbox[260][6] 0xB08C %S32 #Signed
bbox[260][7] 0xB08E %S32 #Signed
bbox[261][0] 0xB090 %S32 #Signed
bbox[261][1] 0xB092 %S32 #Signed
bbox[261][2] 0xB094 %S32 #Signed
bbox[261][3] 0xB096 %S32 #Signed
bbox[261][4] 0xB098 %S32 #Signed
bbox[261][5] 0xB09A %S32 #Signed
bbox[261][6] 0xB09C %S32 #Signed
bbox[261][7] 0xB09E %S32 #Signed
bbox[262][0] 0xB0A0 %S32 #Signed
bbox[262][1] 0xB0A2 %S32 #Signed
bbox[262][2] 0xB0A4 %S32 #Signed
bbox[262][3] 0xB0A6 %S32 #Signed
bbox[262][4] 0xB0A8 %S32 #Signed
bbox[262][5] 0xB0AA %S32 #Signed
bbox[262][6] 0xB0AC %S32 #Signed
bbox[262][7] 0xB0AE %S32 #Signed
bbox[263][0] 0xB0B0 %S32 #Signed
bbox[263][1] 0xB0B2 %S32 #Signed
bbox[263][2] 0xB0B4 %S32 #Signed
bbox[263][3] 0xB0B6 %S32 #Signed
bbox[263][4] 0xB0B8 %S32 #Signed
bbox[263][5] 0xB0BA %S32 #Signed
bbox[263][6] 0xB0BC %S32 #Signed
bbox[263][7] 0xB0BE %S32 #Signed
bbox[264][0] 0xB0C0 %S32 #Signed
bbox[264][1] 0xB0C2 %S32 #Signed
bbox[264][2] 0xB0C4 %S32 #Signed
bbox[264][3] 0xB0C6 %S32 #Signed
bbox[264][4] 0xB0C8 %S32 #Signed
bbox[264][5] 0xB0CA %S32 #Signed
bbox[264][6] 0xB0CC %S32 #Signed
bbox[264][7] 0xB0CE %S32 #Signed
bbox[265][0] 0xB0D0 %S32 #Signed
bbox[265][1] 0xB0D2 %S32 #Signed
bbox[265][2] 0xB0D4 %S32 #Signed
bbox[265][3] 0xB0D6 %S32 #Signed
bbox[265][4] 0xB0D8 %S32 #Signed
bbox[265][5] 0xB0DA %S32 #Signed
bbox[265][6] 0xB0DC %S32 #Signed
bbox[265][7] 0xB0DE %S32 #Signed
bbox[266][0] 0xB0E0 %S32 #Signed
bbox[266][1] 0xB0E2 %S32 #Signed
bbox[266][2] 0xB0E4 %S32 #Signed
bbox[266][3] 0xB0E6 %S32 #Signed
bbox[266][4] 0xB0E8 %S32 #Signed
bbox[266][5] 0xB0EA %S32 #Signed
bbox[266][6] 0xB0EC %S32 #Signed
bbox[266][7] 0xB0EE %S32 #Signed
bbox[267][0] 0xB0F0 %S32 #Signed
bbox[267][1] 0xB0F2 %S32 #Signed
bbox[267][2] 0xB0F4 %S32 #Signed
bbox[267][3] 0xB0F6 %S32 #Signed
bbox[267][4] 0xB0F8 %S32 #Signed
bbox[267][5] 0xB0FA %S32 #Signed
bbox[267][6] 0xB0FC %S32 #Signed
bbox[267][7] 0xB0FE %S32 #Signed
bbox[268][0] 0xB100 %S32 #Signed
bbox[268][1] 0xB102 %S32 #Signed
bbox[268][2] 0xB104 %S32 #Signed
bbox[268][3] 0xB106 %S32 #Signed
bbox[268][4] 0xB108 %S32 #Signed
bbox[268][5] 0xB10A %S32 #Signed
bbox[268][6] 0xB10C %S32 #Signed
bbox[268][7] 0xB10E %S32 #Signed
bbox[269][0] 0xB110 %S32 #Signed
bbox[269][1] 0xB112 %S32 #Signed
bbox[269][2] 0xB114 %S32 #Signed
bbox[269][3] 0xB116 %S32 #Signed
bbox[269][4] 0xB118 %S32 #Signed
bbox[269][5] 0xB11A %S32 #Signed
bbox[269][6] 0xB11C %S32 #Signed
bbox[269][7] 0xB11E %S32 #Signed
bbox[27][0] 0xA1F0 %S32 #Signed
bbox[27][1] 0xA1F2 %S32 #Signed
bbox[27][2] 0xA1F4 %S32 #Signed
bbox[27][3] 0xA1F6 %S32 #Signed
bbox[27][4] 0xA1F8 %S32 #Signed
bbox[27][5] 0xA1FA %S32 #Signed
bbox[27][6] 0xA1FC %S32 #Signed
bbox[27][7] 0xA1FE %S32 #Signed
bbox[270][0] 0xB120 %S32 #Signed
bbox[270][1] 0xB122 %S32 #Signed
bbox[270][2] 0xB124 %S32 #Signed
bbox[270][3] 0xB126 %S32 #Signed
bbox[270][4] 0xB128 %S32 #Signed
bbox[270][5] 0xB12A %S32 #Signed
bbox[270][6] 0xB12C %S32 #Signed
bbox[270][7] 0xB12E %S32 #Signed
bbox[271][0] 0xB130 %S32 #Signed
bbox[271][1] 0xB132 %S32 #Signed
bbox[271][2] 0xB134 %S32 #Signed
bbox[271][3] 0xB136 %S32 #Signed
bbox[271][4] 0xB138 %S32 #Signed
bbox[271][5] 0xB13A %S32 #Signed
bbox[271][6] 0xB13C %S32 #Signed
bbox[271][7] 0xB13E %S32 #Signed
bbox[272][0] 0xB140 %S32 #Signed
bbox[272][1] 0xB142 %S32 #Signed
bbox[272][2] 0xB144 %S32 #Signed
bbox[272][3] 0xB146 %S32 #Signed
bbox[272][4] 0xB148 %S32 #Signed
bbox[272][5] 0xB14A %S32 #Signed
bbox[272][6] 0xB14C %S32 #Signed
bbox[272][7] 0xB14E %S32 #Signed
bbox[273][0] 0xB150 %S32 #Signed
bbox[273][1] 0xB152 %S32 #Signed
bbox[273][2] 0xB154 %S32 #Signed
bbox[273][3] 0xB156 %S32 #Signed
bbox[273][4] 0xB158 %S32 #Signed
bbox[273][5] 0xB15A %S32 #Signed
bbox[273][6] 0xB15C %S32 #Signed
bbox[273][7] 0xB15E %S32 #Signed
bbox[274][0] 0xB160 %S32 #Signed
bbox[274][1] 0xB162 %S32 #Signed
bbox[274][2] 0xB164 %S32 #Signed
bbox[274][3] 0xB166 %S32 #Signed
bbox[274][4] 0xB168 %S32 #Signed
bbox[274][5] 0xB16A %S32 #Signed
bbox[274][6] 0xB16C %S32 #Signed
bbox[274][7] 0xB16E %S32 #Signed
bbox[275][0] 0xB170 %S32 #Signed
bbox[275][1] 0xB172 %S32 #Signed
bbox[275][2] 0xB174 %S32 #Signed
bbox[275][3] 0xB176 %S32 #Signed
bbox[275][4] 0xB178 %S32 #Signed
bbox[275][5] 0xB17A %S32 #Signed
bbox[275][6] 0xB17C %S32 #Signed
bbox[275][7] 0xB17E %S32 #Signed
bbox[276][0] 0xB180 %S32 #Signed
bbox[276][1] 0xB182 %S32 #Signed
bbox[276][2] 0xB184 %S32 #Signed
bbox[276][3] 0xB186 %S32 #Signed
bbox[276][4] 0xB188 %S32 #Signed
bbox[276][5] 0xB18A %S32 #Signed
bbox[276][6] 0xB18C %S32 #Signed
bbox[276][7] 0xB18E %S32 #Signed
bbox[277][0] 0xB190 %S32 #Signed
bbox[277][1] 0xB192 %S32 #Signed
bbox[277][2] 0xB194 %S32 #Signed
bbox[277][3] 0xB196 %S32 #Signed
bbox[277][4] 0xB198 %S32 #Signed
bbox[277][5] 0xB19A %S32 #Signed
bbox[277][6] 0xB19C %S32 #Signed
bbox[277][7] 0xB19E %S32 #Signed
bbox[278][0] 0xB1A0 %S32 #Signed
bbox[278][1] 0xB1A2 %S32 #Signed
bbox[278][2] 0xB1A4 %S32 #Signed
bbox[278][3] 0xB1A6 %S32 #Signed
bbox[278][4] 0xB1A8 %S32 #Signed
bbox[278][5] 0xB1AA %S32 #Signed
bbox[278][6] 0xB1AC %S32 #Signed
bbox[278][7] 0xB1AE %S32 #Signed
bbox[279][0] 0xB1B0 %S32 #Signed
bbox[279][1] 0xB1B2 %S32 #Signed
bbox[279][2] 0xB1B4 %S32 #Signed
bbox[279][3] 0xB1B6 %S32 #Signed
bbox[279][4] 0xB1B8 %S32 #Signed
bbox[279][5] 0xB1BA %S32 #Signed
bbox[279][6] 0xB1BC %S32 #Signed
bbox[279][7] 0xB1BE %S32 #Signed
bbox[28][0] 0xA200 %S32 #Signed
bbox[28][1] 0xA202 %S32 #Signed
bbox[28][2] 0xA204 %S32 #Signed
bbox[28][3] 0xA206 %S32 #Signed
bbox[28][4] 0xA208 %S32 #Signed
bbox[28][5] 0xA20A %S32 #Signed
bbox[28][6] 0xA20C %S32 #Signed
bbox[28][7] 0xA20E %S32 #Signed
bbox[280][0] 0xB1C0 %S32 #Signed
bbox[280][1] 0xB1C2 %S32 #Signed
bbox[280][2] 0xB1C4 %S32 #Signed
bbox[280][3] 0xB1C6 %S32 #Signed
bbox[280][4] 0xB1C8 %S32 #Signed
bbox[280][5] 0xB1CA %S32 #Signed
bbox[280][6] 0xB1CC %S32 #Signed
bbox[280][7] 0xB1CE %S32 #Signed
bbox[281][0] 0xB1D0 %S32 #Signed
bbox[281][1] 0xB1D2 %S32 #Signed
bbox[281][2] 0xB1D4 %S32 #Signed
bbox[281][3] 0xB1D6 %S32 #Signed
bbox[281][4] 0xB1D8 %S32 #Signed
bbox[281][5] 0xB1DA %S32 #Signed
bbox[281][6] 0xB1DC %S32 #Signed
bbox[281][7] 0xB1DE %S32 #Signed
bbox[282][0] 0xB1E0 %S32 #Signed
bbox[282][1] 0xB1E2 %S32 #Signed
bbox[282][2] 0xB1E4 %S32 #Signed
bbox[282][3] 0xB1E6 %S32 #Signed
bbox[282][4] 0xB1E8 %S32 #Signed
bbox[282][5] 0xB1EA %S32 #Signed
bbox[282][6] 0xB1EC %S32 #Signed
bbox[282][7] 0xB1EE %S32 #Signed
bbox[283][0] 0xB1F0 %S32 #Signed
bbox[283][1] 0xB1F2 %S32 #Signed
bbox[283][2] 0xB1F4 %S32 #Signed
bbox[283][3] 0xB1F6 %S32 #Signed
bbox[283][4] 0xB1F8 %S32 #Signed
bbox[283][5] 0xB1FA %S32 #Signed
bbox[283][6] 0xB1FC %S32 #Signed
bbox[283][7] 0xB1FE %S32 #Signed
bbox[284][0] 0xB200 %S32 #Signed
bbox[284][1] 0xB202 %S32 #Signed
bbox[284][2] 0xB204 %S32 #Signed
bbox[284][3] 0xB206 %S32 #Signed
bbox[284][4] 0xB208 %S32 #Signed
bbox[284][5] 0xB20A %S32 #Signed
bbox[284][6] 0xB20C %S32 #Signed
bbox[284][7] 0xB20E %S32 #Signed
bbox[285][0] 0xB210 %S32 #Signed
bbox[285][1] 0xB212 %S32 #Signed
bbox[285][2] 0xB214 %S32 #Signed
bbox[285][3] 0xB216 %S32 #Signed
bbox[285][4] 0xB218 %S32 #Signed
bbox[285][5] 0xB21A %S32 #Signed
bbox[285][6] 0xB21C %S32 #Signed
bbox[285][7] 0xB21E %S32 #Signed
bbox[286][0] 0xB220 %S32 #Signed
bbox[286][1] 0xB222 %S32 #Signed
bbox[286][2] 0xB224 %S32 #Signed
bbox[286][3] 0xB226 %S32 #Signed
bbox[286][4] 0xB228 %S32 #Signed
bbox[286][5] 0xB22A %S32 #Signed
bbox[286][6] 0xB22C %S32 #Signed
bbox[286][7] 0xB22E %S32 #Signed
bbox[287][0] 0xB230 %S32 #Signed
bbox[287][1] 0xB232 %S32 #Signed
bbox[287][2] 0xB234 %S32 #Signed
bbox[287][3] 0xB236 %S32 #Signed
bbox[287][4] 0xB238 %S32 #Signed
bbox[287][5] 0xB23A %S32 #Signed
bbox[287][6] 0xB23C %S32 #Signed
bbox[287][7] 0xB23E %S32 #Signed
bbox[288][0] 0xB240 %S32 #Signed
bbox[288][1] 0xB242 %S32 #Signed
bbox[288][2] 0xB244 %S32 #Signed
bbox[288][3] 0xB246 %S32 #Signed
bbox[288][4] 0xB248 %S32 #Signed
bbox[288][5] 0xB24A %S32 #Signed
bbox[288][6] 0xB24C %S32 #Signed
bbox[288][7] 0xB24E %S32 #Signed
bbox[289][0] 0xB250 %S32 #Signed
bbox[289][1] 0xB252 %S32 #Signed
bbox[289][2] 0xB254 %S32 #Signed
bbox[289][3] 0xB256 %S32 #Signed
bbox[289][4] 0xB258 %S32 #Signed
bbox[289][5] 0xB25A %S32 #Signed
bbox[289][6] 0xB25C %S32 #Signed
bbox[289][7] 0xB25E %S32 #Signed
bbox[29][0] 0xA210 %S32 #Signed
bbox[29][1] 0xA212 %S32 #Signed
bbox[29][2] 0xA214 %S32 #Signed
bbox[29][3] 0xA216 %S32 #Signed
bbox[29][4] 0xA218 %S32 #Signed
bbox[29][5] 0xA21A %S32 #Signed
bbox[29][6] 0xA21C %S32 #Signed
bbox[29][7] 0xA21E %S32 #Signed
bbox[290][0] 0xB260 %S32 #Signed
bbox[290][1] 0xB262 %S32 #Signed
bbox[290][2] 0xB264 %S32 #Signed
bbox[290][3] 0xB266 %S32 #Signed
bbox[290][4] 0xB268 %S32 #Signed
bbox[290][5] 0xB26A %S32 #Signed
bbox[290][6] 0xB26C %S32 #Signed
bbox[290][7] 0xB26E %S32 #Signed
bbox[291][0] 0xB270 %S32 #Signed
bbox[291][1] 0xB272 %S32 #Signed
bbox[291][2] 0xB274 %S32 #Signed
bbox[291][3] 0xB276 %S32 #Signed
bbox[291][4] 0xB278 %S32 #Signed
bbox[291][5] 0xB27A %S32 #Signed
bbox[291][6] 0xB27C %S32 #Signed
bbox[291][7] 0xB27E %S32 #Signed
bbox[292][0] 0xB280 %S32 #Signed
bbox[292][1] 0xB282 %S32 #Signed
bbox[292][2] 0xB284 %S32 #Signed
bbox[292][3] 0xB286 %S32 #Signed
bbox[292][4] 0xB288 %S32 #Signed
bbox[292][5] 0xB28A %S32 #Signed
bbox[292][6] 0xB28C %S32 #Signed
bbox[292][7] 0xB28E %S32 #Signed
bbox[293][0] 0xB290 %S32 #Signed
bbox[293][1] 0xB292 %S32 #Signed
bbox[293][2] 0xB294 %S32 #Signed
bbox[293][3] 0xB296 %S32 #Signed
bbox[293][4] 0xB298 %S32 #Signed
bbox[293][5] 0xB29A %S32 #Signed
bbox[293][6] 0xB29C %S32 #Signed
bbox[293][7] 0xB29E %S32 #Signed
bbox[294][0] 0xB2A0 %S32 #Signed
bbox[294][1] 0xB2A2 %S32 #Signed
bbox[294][2] 0xB2A4 %S32 #Signed
bbox[294][3] 0xB2A6 %S32 #Signed
bbox[294][4] 0xB2A8 %S32 #Signed
bbox[294][5] 0xB2AA %S32 #Signed
bbox[294][6] 0xB2AC %S32 #Signed
bbox[294][7] 0xB2AE %S32 #Signed
bbox[295][0] 0xB2B0 %S32 #Signed
bbox[295][1] 0xB2B2 %S32 #Signed
bbox[295][2] 0xB2B4 %S32 #Signed
bbox[295][3] 0xB2B6 %S32 #Signed
bbox[295][4] 0xB2B8 %S32 #Signed
bbox[295][5] 0xB2BA %S32 #Signed
bbox[295][6] 0xB2BC %S32 #Signed
bbox[295][7] 0xB2BE %S32 #Signed
bbox[296][0] 0xB2C0 %S32 #Signed
bbox[296][1] 0xB2C2 %S32 #Signed
bbox[296][2] 0xB2C4 %S32 #Signed
bbox[296][3] 0xB2C6 %S32 #Signed
bbox[296][4] 0xB2C8 %S32 #Signed
bbox[296][5] 0xB2CA %S32 #Signed
bbox[296][6] 0xB2CC %S32 #Signed
bbox[296][7] 0xB2CE %S32 #Signed
bbox[297][0] 0xB2D0 %S32 #Signed
bbox[297][1] 0xB2D2 %S32 #Signed
bbox[297][2] 0xB2D4 %S32 #Signed
bbox[297][3] 0xB2D6 %S32 #Signed
bbox[297][4] 0xB2D8 %S32 #Signed
bbox[297][5] 0xB2DA %S32 #Signed
bbox[297][6] 0xB2DC %S32 #Signed
bbox[297][7] 0xB2DE %S32 #Signed
bbox[298][0] 0xB2E0 %S32 #Signed
bbox[298][1] 0xB2E2 %S32 #Signed
bbox[298][2] 0xB2E4 %S32 #Signed
bbox[298][3] 0xB2E6 %S32 #Signed
bbox[298][4] 0xB2E8 %S32 #Signed
bbox[298][5] 0xB2EA %S32 #Signed
bbox[298][6] 0xB2EC %S32 #Signed
bbox[298][7] 0xB2EE %S32 #Signed
bbox[299][0] 0xB2F0 %S32 #Signed
bbox[299][1] 0xB2F2 %S32 #Signed
bbox[299][2] 0xB2F4 %S32 #Signed
bbox[299][3] 0xB2F6 %S32 #Signed
bbox[299][4] 0xB2F8 %S32 #Signed
bbox[299][5] 0xB2FA %S32 #Signed
bbox[299][6] 0xB2FC %S32 #Signed
bbox[299][7] 0xB2FE %S32 #Signed
bbox[3][0] 0xA070 %S32 #Signed
bbox[3][1] 0xA072 %S32 #Signed
bbox[3][2] 0xA074 %S32 #Signed
bbox[3][3] 0xA076 %S32 #Signed
bbox[3][4] 0xA078 %S32 #Signed
bbox[3][5] 0xA07A %S32 #Signed
bbox[3][6] 0xA07C %S32 #Signed
bbox[3][7] 0xA07E %S32 #Signed
bbox[30][0] 0xA220 %S32 #Signed
bbox[30][1] 0xA222 %S32 #Signed
bbox[30][2] 0xA224 %S32 #Signed
bbox[30][3] 0xA226 %S32 #Signed
bbox[30][4] 0xA228 %S32 #Signed
bbox[30][5] 0xA22A %S32 #Signed
bbox[30][6] 0xA22C %S32 #Signed
bbox[30][7] 0xA22E %S32 #Signed
bbox[300][0] 0xB300 %S32 #Signed
bbox[300][1] 0xB302 %S32 #Signed
bbox[300][2] 0xB304 %S32 #Signed
bbox[300][3] 0xB306 %S32 #Signed
bbox[300][4] 0xB308 %S32 #Signed
bbox[300][5] 0xB30A %S32 #Signed
bbox[300][6] 0xB30C %S32 #Signed
bbox[300][7] 0xB30E %S32 #Signed
bbox[301][0] 0xB310 %S32 #Signed
bbox[301][1] 0xB312 %S32 #Signed
bbox[301][2] 0xB314 %S32 #Signed
bbox[301][3] 0xB316 %S32 #Signed
bbox[301][4] 0xB318 %S32 #Signed
bbox[301][5] 0xB31A %S32 #Signed
bbox[301][6] 0xB31C %S32 #Signed
bbox[301][7] 0xB31E %S32 #Signed
bbox[302][0] 0xB320 %S32 #Signed
bbox[302][1] 0xB322 %S32 #Signed
bbox[302][2] 0xB324 %S32 #Signed
bbox[302][3] 0xB326 %S32 #Signed
bbox[302][4] 0xB328 %S32 #Signed
bbox[302][5] 0xB32A %S32 #Signed
bbox[302][6] 0xB32C %S32 #Signed
bbox[302][7] 0xB32E %S32 #Signed
bbox[303][0] 0xB330 %S32 #Signed
bbox[303][1] 0xB332 %S32 #Signed
bbox[303][2] 0xB334 %S32 #Signed
bbox[303][3] 0xB336 %S32 #Signed
bbox[303][4] 0xB338 %S32 #Signed
bbox[303][5] 0xB33A %S32 #Signed
bbox[303][6] 0xB33C %S32 #Signed
bbox[303][7] 0xB33E %S32 #Signed
bbox[304][0] 0xB340 %S32 #Signed
bbox[304][1] 0xB342 %S32 #Signed
bbox[304][2] 0xB344 %S32 #Signed
bbox[304][3] 0xB346 %S32 #Signed
bbox[304][4] 0xB348 %S32 #Signed
bbox[304][5] 0xB34A %S32 #Signed
bbox[304][6] 0xB34C %S32 #Signed
bbox[304][7] 0xB34E %S32 #Signed
bbox[305][0] 0xB350 %S32 #Signed
bbox[305][1] 0xB352 %S32 #Signed
bbox[305][2] 0xB354 %S32 #Signed
bbox[305][3] 0xB356 %S32 #Signed
bbox[305][4] 0xB358 %S32 #Signed
bbox[305][5] 0xB35A %S32 #Signed
bbox[305][6] 0xB35C %S32 #Signed
bbox[305][7] 0xB35E %S32 #Signed
bbox[306][0] 0xB360 %S32 #Signed
bbox[306][1] 0xB362 %S32 #Signed
bbox[306][2] 0xB364 %S32 #Signed
bbox[306][3] 0xB366 %S32 #Signed
bbox[306][4] 0xB368 %S32 #Signed
bbox[306][5] 0xB36A %S32 #Signed
bbox[306][6] 0xB36C %S32 #Signed
bbox[306][7] 0xB36E %S32 #Signed
bbox[307][0] 0xB370 %S32 #Signed
bbox[307][1] 0xB372 %S32 #Signed
bbox[307][2] 0xB374 %S32 #Signed
bbox[307][3] 0xB376 %S32 #Signed
bbox[307][4] 0xB378 %S32 #Signed
bbox[307][5] 0xB37A %S32 #Signed
bbox[307][6] 0xB37C %S32 #Signed
bbox[307][7] 0xB37E %S32 #Signed
bbox[308][0] 0xB380 %S32 #Signed
bbox[308][1] 0xB382 %S32 #Signed
bbox[308][2] 0xB384 %S32 #Signed
bbox[308][3] 0xB386 %S32 #Signed
bbox[308][4] 0xB388 %S32 #Signed
bbox[308][5] 0xB38A %S32 #Signed
bbox[308][6] 0xB38C %S32 #Signed
bbox[308][7] 0xB38E %S32 #Signed
bbox[309][0] 0xB390 %S32 #Signed
bbox[309][1] 0xB392 %S32 #Signed
bbox[309][2] 0xB394 %S32 #Signed
bbox[309][3] 0xB396 %S32 #Signed
bbox[309][4] 0xB398 %S32 #Signed
bbox[309][5] 0xB39A %S32 #Signed
bbox[309][6] 0xB39C %S32 #Signed
bbox[309][7] 0xB39E %S32 #Signed
bbox[31][0] 0xA230 %S32 #Signed
bbox[31][1] 0xA232 %S32 #Signed
bbox[31][2] 0xA234 %S32 #Signed
bbox[31][3] 0xA236 %S32 #Signed
bbox[31][4] 0xA238 %S32 #Signed
bbox[31][5] 0xA23A %S32 #Signed
bbox[31][6] 0xA23C %S32 #Signed
bbox[31][7] 0xA23E %S32 #Signed
bbox[310][0] 0xB3A0 %S32 #Signed
bbox[310][1] 0xB3A2 %S32 #Signed
bbox[310][2] 0xB3A4 %S32 #Signed
bbox[310][3] 0xB3A6 %S32 #Signed
bbox[310][4] 0xB3A8 %S32 #Signed
bbox[310][5] 0xB3AA %S32 #Signed
bbox[310][6] 0xB3AC %S32 #Signed
bbox[310][7] 0xB3AE %S32 #Signed
bbox[311][0] 0xB3B0 %S32 #Signed
bbox[311][1] 0xB3B2 %S32 #Signed
bbox[311][2] 0xB3B4 %S32 #Signed
bbox[311][3] 0xB3B6 %S32 #Signed
bbox[311][4] 0xB3B8 %S32 #Signed
bbox[311][5] 0xB3BA %S32 #Signed
bbox[311][6] 0xB3BC %S32 #Signed
bbox[311][7] 0xB3BE %S32 #Signed
bbox[312][0] 0xB3C0 %S32 #Signed
bbox[312][1] 0xB3C2 %S32 #Signed
bbox[312][2] 0xB3C4 %S32 #Signed
bbox[312][3] 0xB3C6 %S32 #Signed
bbox[312][4] 0xB3C8 %S32 #Signed
bbox[312][5] 0xB3CA %S32 #Signed
bbox[312][6] 0xB3CC %S32 #Signed
bbox[312][7] 0xB3CE %S32 #Signed
bbox[313][0] 0xB3D0 %S32 #Signed
bbox[313][1] 0xB3D2 %S32 #Signed
bbox[313][2] 0xB3D4 %S32 #Signed
bbox[313][3] 0xB3D6 %S32 #Signed
bbox[313][4] 0xB3D8 %S32 #Signed
bbox[313][5] 0xB3DA %S32 #Signed
bbox[313][6] 0xB3DC %S32 #Signed
bbox[313][7] 0xB3DE %S32 #Signed
bbox[314][0] 0xB3E0 %S32 #Signed
bbox[314][1] 0xB3E2 %S32 #Signed
bbox[314][2] 0xB3E4 %S32 #Signed
bbox[314][3] 0xB3E6 %S32 #Signed
bbox[314][4] 0xB3E8 %S32 #Signed
bbox[314][5] 0xB3EA %S32 #Signed
bbox[314][6] 0xB3EC %S32 #Signed
bbox[314][7] 0xB3EE %S32 #Signed
bbox[315][0] 0xB3F0 %S32 #Signed
bbox[315][1] 0xB3F2 %S32 #Signed
bbox[315][2] 0xB3F4 %S32 #Signed
bbox[315][3] 0xB3F6 %S32 #Signed
bbox[315][4] 0xB3F8 %S32 #Signed
bbox[315][5] 0xB3FA %S32 #Signed
bbox[315][6] 0xB3FC %S32 #Signed
bbox[315][7] 0xB3FE %S32 #Signed
bbox[316][0] 0xB400 %S32 #Signed
bbox[316][1] 0xB402 %S32 #Signed
bbox[316][2] 0xB404 %S32 #Signed
bbox[316][3] 0xB406 %S32 #Signed
bbox[316][4] 0xB408 %S32 #Signed
bbox[316][5] 0xB40A %S32 #Signed
bbox[316][6] 0xB40C %S32 #Signed
bbox[316][7] 0xB40E %S32 #Signed
bbox[317][0] 0xB410 %S32 #Signed
bbox[317][1] 0xB412 %S32 #Signed
bbox[317][2] 0xB414 %S32 #Signed
bbox[317][3] 0xB416 %S32 #Signed
bbox[317][4] 0xB418 %S32 #Signed
bbox[317][5] 0xB41A %S32 #Signed
bbox[317][6] 0xB41C %S32 #Signed
bbox[317][7] 0xB41E %S32 #Signed
bbox[318][0] 0xB420 %S32 #Signed
bbox[318][1] 0xB422 %S32 #Signed
bbox[318][2] 0xB424 %S32 #Signed
bbox[318][3] 0xB426 %S32 #Signed
bbox[318][4] 0xB428 %S32 #Signed
bbox[318][5] 0xB42A %S32 #Signed
bbox[318][6] 0xB42C %S32 #Signed
bbox[318][7] 0xB42E %S32 #Signed
bbox[319][0] 0xB430 %S32 #Signed
bbox[319][1] 0xB432 %S32 #Signed
bbox[319][2] 0xB434 %S32 #Signed
bbox[319][3] 0xB436 %S32 #Signed
bbox[319][4] 0xB438 %S32 #Signed
bbox[319][5] 0xB43A %S32 #Signed
bbox[319][6] 0xB43C %S32 #Signed
bbox[319][7] 0xB43E %S32 #Signed
bbox[32][0] 0xA240 %S32 #Signed
bbox[32][1] 0xA242 %S32 #Signed
bbox[32][2] 0xA244 %S32 #Signed
bbox[32][3] 0xA246 %S32 #Signed
bbox[32][4] 0xA248 %S32 #Signed
bbox[32][5] 0xA24A %S32 #Signed
bbox[32][6] 0xA24C %S32 #Signed
bbox[32][7] 0xA24E %S32 #Signed
bbox[320][0] 0xB440 %S32 #Signed
bbox[320][1] 0xB442 %S32 #Signed
bbox[320][2] 0xB444 %S32 #Signed
bbox[320][3] 0xB446 %S32 #Signed
bbox[320][4] 0xB448 %S32 #Signed
bbox[320][5] 0xB44A %S32 #Signed
bbox[320][6] 0xB44C %S32 #Signed
bbox[320][7] 0xB44E %S32 #Signed
bbox[321][0] 0xB450 %S32 #Signed
bbox[321][1] 0xB452 %S32 #Signed
bbox[321][2] 0xB454 %S32 #Signed
bbox[321][3] 0xB456 %S32 #Signed
bbox[321][4] 0xB458 %S32 #Signed
bbox[321][5] 0xB45A %S32 #Signed
bbox[321][6] 0xB45C %S32 #Signed
bbox[321][7] 0xB45E %S32 #Signed
bbox[322][0] 0xB460 %S32 #Signed
bbox[322][1] 0xB462 %S32 #Signed
bbox[322][2] 0xB464 %S32 #Signed
bbox[322][3] 0xB466 %S32 #Signed
bbox[322][4] 0xB468 %S32 #Signed
bbox[322][5] 0xB46A %S32 #Signed
bbox[322][6] 0xB46C %S32 #Signed
bbox[322][7] 0xB46E %S32 #Signed
bbox[323][0] 0xB470 %S32 #Signed
bbox[323][1] 0xB472 %S32 #Signed
bbox[323][2] 0xB474 %S32 #Signed
bbox[323][3] 0xB476 %S32 #Signed
bbox[323][4] 0xB478 %S32 #Signed
bbox[323][5] 0xB47A %S32 #Signed
bbox[323][6] 0xB47C %S32 #Signed
bbox[323][7] 0xB47E %S32 #Signed
bbox[324][0] 0xB480 %S32 #Signed
bbox[324][1] 0xB482 %S32 #Signed
bbox[324][2] 0xB484 %S32 #Signed
bbox[324][3] 0xB486 %S32 #Signed
bbox[324][4] 0xB488 %S32 #Signed
bbox[324][5] 0xB48A %S32 #Signed
bbox[324][6] 0xB48C %S32 #Signed
bbox[324][7] 0xB48E %S32 #Signed
bbox[325][0] 0xB490 %S32 #Signed
bbox[325][1] 0xB492 %S32 #Signed
bbox[325][2] 0xB494 %S32 #Signed
bbox[325][3] 0xB496 %S32 #Signed
bbox[325][4] 0xB498 %S32 #Signed
bbox[325][5] 0xB49A %S32 #Signed
bbox[325][6] 0xB49C %S32 #Signed
bbox[325][7] 0xB49E %S32 #Signed
bbox[326][0] 0xB4A0 %S32 #Signed
bbox[326][1] 0xB4A2 %S32 #Signed
bbox[326][2] 0xB4A4 %S32 #Signed
bbox[326][3] 0xB4A6 %S32 #Signed
bbox[326][4] 0xB4A8 %S32 #Signed
bbox[326][5] 0xB4AA %S32 #Signed
bbox[326][6] 0xB4AC %S32 #Signed
bbox[326][7] 0xB4AE %S32 #Signed
bbox[327][0] 0xB4B0 %S32 #Signed
bbox[327][1] 0xB4B2 %S32 #Signed
bbox[327][2] 0xB4B4 %S32 #Signed
bbox[327][3] 0xB4B6 %S32 #Signed
bbox[327][4] 0xB4B8 %S32 #Signed
bbox[327][5] 0xB4BA %S32 #Signed
bbox[327][6] 0xB4BC %S32 #Signed
bbox[327][7] 0xB4BE %S32 #Signed
bbox[328][0] 0xB4C0 %S32 #Signed
bbox[328][1] 0xB4C2 %S32 #Signed
bbox[328][2] 0xB4C4 %S32 #Signed
bbox[328][3] 0xB4C6 %S32 #Signed
bbox[328][4] 0xB4C8 %S32 #Signed
bbox[328][5] 0xB4CA %S32 #Signed
bbox[328][6] 0xB4CC %S32 #Signed
bbox[328][7] 0xB4CE %S32 #Signed
bbox[329][0] 0xB4D0 %S32 #Signed
bbox[329][1] 0xB4D2 %S32 #Signed
bbox[329][2] 0xB4D4 %S32 #Signed
bbox[329][3] 0xB4D6 %S32 #Signed
bbox[329][4] 0xB4D8 %S32 #Signed
bbox[329][5] 0xB4DA %S32 #Signed
bbox[329][6] 0xB4DC %S32 #Signed
bbox[329][7] 0xB4DE %S32 #Signed
bbox[33][0] 0xA250 %S32 #Signed
bbox[33][1] 0xA252 %S32 #Signed
bbox[33][2] 0xA254 %S32 #Signed
bbox[33][3] 0xA256 %S32 #Signed
bbox[33][4] 0xA258 %S32 #Signed
bbox[33][5] 0xA25A %S32 #Signed
bbox[33][6] 0xA25C %S32 #Signed
bbox[33][7] 0xA25E %S32 #Signed
bbox[330][0] 0xB4E0 %S32 #Signed
bbox[330][1] 0xB4E2 %S32 #Signed
bbox[330][2] 0xB4E4 %S32 #Signed
bbox[330][3] 0xB4E6 %S32 #Signed
bbox[330][4] 0xB4E8 %S32 #Signed
bbox[330][5] 0xB4EA %S32 #Signed
bbox[330][6] 0xB4EC %S32 #Signed
bbox[330][7] 0xB4EE %S32 #Signed
bbox[331][0] 0xB4F0 %S32 #Signed
bbox[331][1] 0xB4F2 %S32 #Signed
bbox[331][2] 0xB4F4 %S32 #Signed
bbox[331][3] 0xB4F6 %S32 #Signed
bbox[331][4] 0xB4F8 %S32 #Signed
bbox[331][5] 0xB4FA %S32 #Signed
bbox[331][6] 0xB4FC %S32 #Signed
bbox[331][7] 0xB4FE %S32 #Signed
bbox[332][0] 0xB500 %S32 #Signed
bbox[332][1] 0xB502 %S32 #Signed
bbox[332][2] 0xB504 %S32 #Signed
bbox[332][3] 0xB506 %S32 #Signed
bbox[332][4] 0xB508 %S32 #Signed
bbox[332][5] 0xB50A %S32 #Signed
bbox[332][6] 0xB50C %S32 #Signed
bbox[332][7] 0xB50E %S32 #Signed
bbox[333][0] 0xB510 %S32 #Signed
bbox[333][1] 0xB512 %S32 #Signed
bbox[333][2] 0xB514 %S32 #Signed
bbox[333][3] 0xB516 %S32 #Signed
bbox[333][4] 0xB518 %S32 #Signed
bbox[333][5] 0xB51A %S32 #Signed
bbox[333][6] 0xB51C %S32 #Signed
bbox[333][7] 0xB51E %S32 #Signed
bbox[334][0] 0xB520 %S32 #Signed
bbox[334][1] 0xB522 %S32 #Signed
bbox[334][2] 0xB524 %S32 #Signed
bbox[334][3] 0xB526 %S32 #Signed
bbox[334][4] 0xB528 %S32 #Signed
bbox[334][5] 0xB52A %S32 #Signed
bbox[334][6] 0xB52C %S32 #Signed
bbox[334][7] 0xB52E %S32 #Signed
bbox[335][0] 0xB530 %S32 #Signed
bbox[335][1] 0xB532 %S32 #Signed
bbox[335][2] 0xB534 %S32 #Signed
bbox[335][3] 0xB536 %S32 #Signed
bbox[335][4] 0xB538 %S32 #Signed
bbox[335][5] 0xB53A %S32 #Signed
bbox[335][6] 0xB53C %S32 #Signed
bbox[335][7] 0xB53E %S32 #Signed
bbox[336][0] 0xB540 %S32 #Signed
bbox[336][1] 0xB542 %S32 #Signed
bbox[336][2] 0xB544 %S32 #Signed
bbox[336][3] 0xB546 %S32 #Signed
bbox[336][4] 0xB548 %S32 #Signed
bbox[336][5] 0xB54A %S32 #Signed
bbox[336][6] 0xB54C %S32 #Signed
bbox[336][7] 0xB54E %S32 #Signed
bbox[337][0] 0xB550 %S32 #Signed
bbox[337][1] 0xB552 %S32 #Signed
bbox[337][2] 0xB554 %S32 #Signed
bbox[337][3] 0xB556 %S32 #Signed
bbox[337][4] 0xB558 %S32 #Signed
bbox[337][5] 0xB55A %S32 #Signed
bbox[337][6] 0xB55C %S32 #Signed
bbox[337][7] 0xB55E %S32 #Signed
bbox[338][0] 0xB560 %S32 #Signed
bbox[338][1] 0xB562 %S32 #Signed
bbox[338][2] 0xB564 %S32 #Signed
bbox[338][3] 0xB566 %S32 #Signed
bbox[338][4] 0xB568 %S32 #Signed
bbox[338][5] 0xB56A %S32 #Signed
bbox[338][6] 0xB56C %S32 #Signed
bbox[338][7] 0xB56E %S32 #Signed
bbox[339][0] 0xB570 %S32 #Signed
bbox[339][1] 0xB572 %S32 #Signed
bbox[339][2] 0xB574 %S32 #Signed
bbox[339][3] 0xB576 %S32 #Signed
bbox[339][4] 0xB578 %S32 #Signed
bbox[339][5] 0xB57A %S32 #Signed
bbox[339][6] 0xB57C %S32 #Signed
bbox[339][7] 0xB57E %S32 #Signed
bbox[34][0] 0xA260 %S32 #Signed
bbox[34][1] 0xA262 %S32 #Signed
bbox[34][2] 0xA264 %S32 #Signed
bbox[34][3] 0xA266 %S32 #Signed
bbox[34][4] 0xA268 %S32 #Signed
bbox[34][5] 0xA26A %S32 #Signed
bbox[34][6] 0xA26C %S32 #Signed
bbox[34][7] 0xA26E %S32 #Signed
bbox[340][0] 0xB580 %S32 #Signed
bbox[340][1] 0xB582 %S32 #Signed
bbox[340][2] 0xB584 %S32 #Signed
bbox[340][3] 0xB586 %S32 #Signed
bbox[340][4] 0xB588 %S32 #Signed
bbox[340][5] 0xB58A %S32 #Signed
bbox[340][6] 0xB58C %S32 #Signed
bbox[340][7] 0xB58E %S32 #Signed
bbox[341][0] 0xB590 %S32 #Signed
bbox[341][1] 0xB592 %S32 #Signed
bbox[341][2] 0xB594 %S32 #Signed
bbox[341][3] 0xB596 %S32 #Signed
bbox[341][4] 0xB598 %S32 #Signed
bbox[341][5] 0xB59A %S32 #Signed
bbox[341][6] 0xB59C %S32 #Signed
bbox[341][7] 0xB59E %S32 #Signed
bbox[342][0] 0xB5A0 %S32 #Signed
bbox[342][1] 0xB5A2 %S32 #Signed
bbox[342][2] 0xB5A4 %S32 #Signed
bbox[342][3] 0xB5A6 %S32 #Signed
bbox[342][4] 0xB5A8 %S32 #Signed
bbox[342][5] 0xB5AA %S32 #Signed
bbox[342][6] 0xB5AC %S32 #Signed
bbox[342][7] 0xB5AE %S32 #Signed
bbox[343][0] 0xB5B0 %S32 #Signed
bbox[343][1] 0xB5B2 %S32 #Signed
bbox[343][2] 0xB5B4 %S32 #Signed
bbox[343][3] 0xB5B6 %S32 #Signed
bbox[343][4] 0xB5B8 %S32 #Signed
bbox[343][5] 0xB5BA %S32 #Signed
bbox[343][6] 0xB5BC %S32 #Signed
bbox[343][7] 0xB5BE %S32 #Signed
bbox[344][0] 0xB5C0 %S32 #Signed
bbox[344][1] 0xB5C2 %S32 #Signed
bbox[344][2] 0xB5C4 %S32 #Signed
bbox[344][3] 0xB5C6 %S32 #Signed
bbox[344][4] 0xB5C8 %S32 #Signed
bbox[344][5] 0xB5CA %S32 #Signed
bbox[344][6] 0xB5CC %S32 #Signed
bbox[344][7] 0xB5CE %S32 #Signed
bbox[345][0] 0xB5D0 %S32 #Signed
bbox[345][1] 0xB5D2 %S32 #Signed
bbox[345][2] 0xB5D4 %S32 #Signed
bbox[345][3] 0xB5D6 %S32 #Signed
bbox[345][4] 0xB5D8 %S32 #Signed
bbox[345][5] 0xB5DA %S32 #Signed
bbox[345][6] 0xB5DC %S32 #Signed
bbox[345][7] 0xB5DE %S32 #Signed
bbox[346][0] 0xB5E0 %S32 #Signed
bbox[346][1] 0xB5E2 %S32 #Signed
bbox[346][2] 0xB5E4 %S32 #Signed
bbox[346][3] 0xB5E6 %S32 #Signed
bbox[346][4] 0xB5E8 %S32 #Signed
bbox[346][5] 0xB5EA %S32 #Signed
bbox[346][6] 0xB5EC %S32 #Signed
bbox[346][7] 0xB5EE %S32 #Signed
bbox[347][0] 0xB5F0 %S32 #Signed
bbox[347][1] 0xB5F2 %S32 #Signed
bbox[347][2] 0xB5F4 %S32 #Signed
bbox[347][3] 0xB5F6 %S32 #Signed
bbox[347][4] 0xB5F8 %S32 #Signed
bbox[347][5] 0xB5FA %S32 #Signed
bbox[347][6] 0xB5FC %S32 #Signed
bbox[347][7] 0xB5FE %S32 #Signed
bbox[348][0] 0xB600 %S32 #Signed
bbox[348][1] 0xB602 %S32 #Signed
bbox[348][2] 0xB604 %S32 #Signed
bbox[348][3] 0xB606 %S32 #Signed
bbox[348][4] 0xB608 %S32 #Signed
bbox[348][5] 0xB60A %S32 #Signed
bbox[348][6] 0xB60C %S32 #Signed
bbox[348][7] 0xB60E %S32 #Signed
bbox[349][0] 0xB610 %S32 #Signed
bbox[349][1] 0xB612 %S32 #Signed
bbox[349][2] 0xB614 %S32 #Signed
bbox[349][3] 0xB616 %S32 #Signed
bbox[349][4] 0xB618 %S32 #Signed
bbox[349][5] 0xB61A %S32 #Signed
bbox[349][6] 0xB61C %S32 #Signed
bbox[349][7] 0xB61E %S32 #Signed
bbox[35][0] 0xA270 %S32 #Signed
bbox[35][1] 0xA272 %S32 #Signed
bbox[35][2] 0xA274 %S32 #Signed
bbox[35][3] 0xA276 %S32 #Signed
bbox[35][4] 0xA278 %S32 #Signed
bbox[35][5] 0xA27A %S32 #Signed
bbox[35][6] 0xA27C %S32 #Signed
bbox[35][7] 0xA27E %S32 #Signed
bbox[350][0] 0xB620 %S32 #Signed
bbox[350][1] 0xB622 %S32 #Signed
bbox[350][2] 0xB624 %S32 #Signed
bbox[350][3] 0xB626 %S32 #Signed
bbox[350][4] 0xB628 %S32 #Signed
bbox[350][5] 0xB62A %S32 #Signed
bbox[350][6] 0xB62C %S32 #Signed
bbox[350][7] 0xB62E %S32 #Signed
bbox[351][0] 0xB630 %S32 #Signed
bbox[351][1] 0xB632 %S32 #Signed
bbox[351][2] 0xB634 %S32 #Signed
bbox[351][3] 0xB636 %S32 #Signed
bbox[351][4] 0xB638 %S32 #Signed
bbox[351][5] 0xB63A %S32 #Signed
bbox[351][6] 0xB63C %S32 #Signed
bbox[351][7] 0xB63E %S32 #Signed
bbox[352][0] 0xB640 %S32 #Signed
bbox[352][1] 0xB642 %S32 #Signed
bbox[352][2] 0xB644 %S32 #Signed
bbox[352][3] 0xB646 %S32 #Signed
bbox[352][4] 0xB648 %S32 #Signed
bbox[352][5] 0xB64A %S32 #Signed
bbox[352][6] 0xB64C %S32 #Signed
bbox[352][7] 0xB64E %S32 #Signed
bbox[353][0] 0xB650 %S32 #Signed
bbox[353][1] 0xB652 %S32 #Signed
bbox[353][2] 0xB654 %S32 #Signed
bbox[353][3] 0xB656 %S32 #Signed
bbox[353][4] 0xB658 %S32 #Signed
bbox[353][5] 0xB65A %S32 #Signed
bbox[353][6] 0xB65C %S32 #Signed
bbox[353][7] 0xB65E %S32 #Signed
bbox[354][0] 0xB660 %S32 #Signed
bbox[354][1] 0xB662 %S32 #Signed
bbox[354][2] 0xB664 %S32 #Signed
bbox[354][3] 0xB666 %S32 #Signed
bbox[354][4] 0xB668 %S32 #Signed
bbox[354][5] 0xB66A %S32 #Signed
bbox[354][6] 0xB66C %S32 #Signed
bbox[354][7] 0xB66E %S32 #Signed
bbox[355][0] 0xB670 %S32 #Signed
bbox[355][1] 0xB672 %S32 #Signed
bbox[355][2] 0xB674 %S32 #Signed
bbox[355][3] 0xB676 %S32 #Signed
bbox[355][4] 0xB678 %S32 #Signed
bbox[355][5] 0xB67A %S32 #Signed
bbox[355][6] 0xB67C %S32 #Signed
bbox[355][7] 0xB67E %S32 #Signed
bbox[356][0] 0xB680 %S32 #Signed
bbox[356][1] 0xB682 %S32 #Signed
bbox[356][2] 0xB684 %S32 #Signed
bbox[356][3] 0xB686 %S32 #Signed
bbox[356][4] 0xB688 %S32 #Signed
bbox[356][5] 0xB68A %S32 #Signed
bbox[356][6] 0xB68C %S32 #Signed
bbox[356][7] 0xB68E %S32 #Signed
bbox[357][0] 0xB690 %S32 #Signed
bbox[357][1] 0xB692 %S32 #Signed
bbox[357][2] 0xB694 %S32 #Signed
bbox[357][3] 0xB696 %S32 #Signed
bbox[357][4] 0xB698 %S32 #Signed
bbox[357][5] 0xB69A %S32 #Signed
bbox[357][6] 0xB69C %S32 #Signed
bbox[357][7] 0xB69E %S32 #Signed
bbox[358][0] 0xB6A0 %S32 #Signed
bbox[358][1] 0xB6A2 %S32 #Signed
bbox[358][2] 0xB6A4 %S32 #Signed
bbox[358][3] 0xB6A6 %S32 #Signed
bbox[358][4] 0xB6A8 %S32 #Signed
bbox[358][5] 0xB6AA %S32 #Signed
bbox[358][6] 0xB6AC %S32 #Signed
bbox[358][7] 0xB6AE %S32 #Signed
bbox[359][0] 0xB6B0 %S32 #Signed
bbox[359][1] 0xB6B2 %S32 #Signed
bbox[359][2] 0xB6B4 %S32 #Signed
bbox[359][3] 0xB6B6 %S32 #Signed
bbox[359][4] 0xB6B8 %S32 #Signed
bbox[359][5] 0xB6BA %S32 #Signed
bbox[359][6] 0xB6BC %S32 #Signed
bbox[359][7] 0xB6BE %S32 #Signed
bbox[36][0] 0xA280 %S32 #Signed
bbox[36][1] 0xA282 %S32 #Signed
bbox[36][2] 0xA284 %S32 #Signed
bbox[36][3] 0xA286 %S32 #Signed
bbox[36][4] 0xA288 %S32 #Signed
bbox[36][5] 0xA28A %S32 #Signed
bbox[36][6] 0xA28C %S32 #Signed
bbox[36][7] 0xA28E %S32 #Signed
bbox[360][0] 0xB6C0 %S32 #Signed
bbox[360][1] 0xB6C2 %S32 #Signed
bbox[360][2] 0xB6C4 %S32 #Signed
bbox[360][3] 0xB6C6 %S32 #Signed
bbox[360][4] 0xB6C8 %S32 #Signed
bbox[360][5] 0xB6CA %S32 #Signed
bbox[360][6] 0xB6CC %S32 #Signed
bbox[360][7] 0xB6CE %S32 #Signed
bbox[361][0] 0xB6D0 %S32 #Signed
bbox[361][1] 0xB6D2 %S32 #Signed
bbox[361][2] 0xB6D4 %S32 #Signed
bbox[361][3] 0xB6D6 %S32 #Signed
bbox[361][4] 0xB6D8 %S32 #Signed
bbox[361][5] 0xB6DA %S32 #Signed
bbox[361][6] 0xB6DC %S32 #Signed
bbox[361][7] 0xB6DE %S32 #Signed
bbox[362][0] 0xB6E0 %S32 #Signed
bbox[362][1] 0xB6E2 %S32 #Signed
bbox[362][2] 0xB6E4 %S32 #Signed
bbox[362][3] 0xB6E6 %S32 #Signed
bbox[362][4] 0xB6E8 %S32 #Signed
bbox[362][5] 0xB6EA %S32 #Signed
bbox[362][6] 0xB6EC %S32 #Signed
bbox[362][7] 0xB6EE %S32 #Signed
bbox[363][0] 0xB6F0 %S32 #Signed
bbox[363][1] 0xB6F2 %S32 #Signed
bbox[363][2] 0xB6F4 %S32 #Signed
bbox[363][3] 0xB6F6 %S32 #Signed
bbox[363][4] 0xB6F8 %S32 #Signed
bbox[363][5] 0xB6FA %S32 #Signed
bbox[363][6] 0xB6FC %S32 #Signed
bbox[363][7] 0xB6FE %S32 #Signed
bbox[364][0] 0xB700 %S32 #Signed
bbox[364][1] 0xB702 %S32 #Signed
bbox[364][2] 0xB704 %S32 #Signed
bbox[364][3] 0xB706 %S32 #Signed
bbox[364][4] 0xB708 %S32 #Signed
bbox[364][5] 0xB70A %S32 #Signed
bbox[364][6] 0xB70C %S32 #Signed
bbox[364][7] 0xB70E %S32 #Signed
bbox[365][0] 0xB710 %S32 #Signed
bbox[365][1] 0xB712 %S32 #Signed
bbox[365][2] 0xB714 %S32 #Signed
bbox[365][3] 0xB716 %S32 #Signed
bbox[365][4] 0xB718 %S32 #Signed
bbox[365][5] 0xB71A %S32 #Signed
bbox[365][6] 0xB71C %S32 #Signed
bbox[365][7] 0xB71E %S32 #Signed
bbox[366][0] 0xB720 %S32 #Signed
bbox[366][1] 0xB722 %S32 #Signed
bbox[366][2] 0xB724 %S32 #Signed
bbox[366][3] 0xB726 %S32 #Signed
bbox[366][4] 0xB728 %S32 #Signed
bbox[366][5] 0xB72A %S32 #Signed
bbox[366][6] 0xB72C %S32 #Signed
bbox[366][7] 0xB72E %S32 #Signed
bbox[367][0] 0xB730 %S32 #Signed
bbox[367][1] 0xB732 %S32 #Signed
bbox[367][2] 0xB734 %S32 #Signed
bbox[367][3] 0xB736 %S32 #Signed
bbox[367][4] 0xB738 %S32 #Signed
bbox[367][5] 0xB73A %S32 #Signed
bbox[367][6] 0xB73C %S32 #Signed
bbox[367][7] 0xB73E %S32 #Signed
bbox[368][0] 0xB740 %S32 #Signed
bbox[368][1] 0xB742 %S32 #Signed
bbox[368][2] 0xB744 %S32 #Signed
bbox[368][3] 0xB746 %S32 #Signed
bbox[368][4] 0xB748 %S32 #Signed
bbox[368][5] 0xB74A %S32 #Signed
bbox[368][6] 0xB74C %S32 #Signed
bbox[368][7] 0xB74E %S32 #Signed
bbox[369][0] 0xB750 %S32 #Signed
bbox[369][1] 0xB752 %S32 #Signed
bbox[369][2] 0xB754 %S32 #Signed
bbox[369][3] 0xB756 %S32 #Signed
bbox[369][4] 0xB758 %S32 #Signed
bbox[369][5] 0xB75A %S32 #Signed
bbox[369][6] 0xB75C %S32 #Signed
bbox[369][7] 0xB75E %S32 #Signed
bbox[37][0] 0xA290 %S32 #Signed
bbox[37][1] 0xA292 %S32 #Signed
bbox[37][2] 0xA294 %S32 #Signed
bbox[37][3] 0xA296 %S32 #Signed
bbox[37][4] 0xA298 %S32 #Signed
bbox[37][5] 0xA29A %S32 #Signed
bbox[37][6] 0xA29C %S32 #Signed
bbox[37][7] 0xA29E %S32 #Signed
bbox[370][0] 0xB760 %S32 #Signed
bbox[370][1] 0xB762 %S32 #Signed
bbox[370][2] 0xB764 %S32 #Signed
bbox[370][3] 0xB766 %S32 #Signed
bbox[370][4] 0xB768 %S32 #Signed
bbox[370][5] 0xB76A %S32 #Signed
bbox[370][6] 0xB76C %S32 #Signed
bbox[370][7] 0xB76E %S32 #Signed
bbox[371][0] 0xB770 %S32 #Signed
bbox[371][1] 0xB772 %S32 #Signed
bbox[371][2] 0xB774 %S32 #Signed
bbox[371][3] 0xB776 %S32 #Signed
bbox[371][4] 0xB778 %S32 #Signed
bbox[371][5] 0xB77A %S32 #Signed
bbox[371][6] 0xB77C %S32 #Signed
bbox[371][7] 0xB77E %S32 #Signed
bbox[372][0] 0xB780 %S32 #Signed
bbox[372][1] 0xB782 %S32 #Signed
bbox[372][2] 0xB784 %S32 #Signed
bbox[372][3] 0xB786 %S32 #Signed
bbox[372][4] 0xB788 %S32 #Signed
bbox[372][5] 0xB78A %S32 #Signed
bbox[372][6] 0xB78C %S32 #Signed
bbox[372][7] 0xB78E %S32 #Signed
bbox[373][0] 0xB790 %S32 #Signed
bbox[373][1] 0xB792 %S32 #Signed
bbox[373][2] 0xB794 %S32 #Signed
bbox[373][3] 0xB796 %S32 #Signed
bbox[373][4] 0xB798 %S32 #Signed
bbox[373][5] 0xB79A %S32 #Signed
bbox[373][6] 0xB79C %S32 #Signed
bbox[373][7] 0xB79E %S32 #Signed
bbox[374][0] 0xB7A0 %S32 #Signed
bbox[374][1] 0xB7A2 %S32 #Signed
bbox[374][2] 0xB7A4 %S32 #Signed
bbox[374][3] 0xB7A6 %S32 #Signed
bbox[374][4] 0xB7A8 %S32 #Signed
bbox[374][5] 0xB7AA %S32 #Signed
bbox[374][6] 0xB7AC %S32 #Signed
bbox[374][7] 0xB7AE %S32 #Signed
bbox[375][0] 0xB7B0 %S32 #Signed
bbox[375][1] 0xB7B2 %S32 #Signed
bbox[375][2] 0xB7B4 %S32 #Signed
bbox[375][3] 0xB7B6 %S32 #Signed
bbox[375][4] 0xB7B8 %S32 #Signed
bbox[375][5] 0xB7BA %S32 #Signed
bbox[375][6] 0xB7BC %S32 #Signed
bbox[375][7] 0xB7BE %S32 #Signed
bbox[376][0] 0xB7C0 %S32 #Signed
bbox[376][1] 0xB7C2 %S32 #Signed
bbox[376][2] 0xB7C4 %S32 #Signed
bbox[376][3] 0xB7C6 %S32 #Signed
bbox[376][4] 0xB7C8 %S32 #Signed
bbox[376][5] 0xB7CA %S32 #Signed
bbox[376][6] 0xB7CC %S32 #Signed
bbox[376][7] 0xB7CE %S32 #Signed
bbox[377][0] 0xB7D0 %S32 #Signed
bbox[377][1] 0xB7D2 %S32 #Signed
bbox[377][2] 0xB7D4 %S32 #Signed
bbox[377][3] 0xB7D6 %S32 #Signed
bbox[377][4] 0xB7D8 %S32 #Signed
bbox[377][5] 0xB7DA %S32 #Signed
bbox[377][6] 0xB7DC %S32 #Signed
bbox[377][7] 0xB7DE %S32 #Signed
bbox[378][0] 0xB7E0 %S32 #Signed
bbox[378][1] 0xB7E2 %S32 #Signed
bbox[378][2] 0xB7E4 %S32 #Signed
bbox[378][3] 0xB7E6 %S32 #Signed
bbox[378][4] 0xB7E8 %S32 #Signed
bbox[378][5] 0xB7EA %S32 #Signed
bbox[378][6] 0xB7EC %S32 #Signed
bbox[378][7] 0xB7EE %S32 #Signed
bbox[379][0] 0xB7F0 %S32 #Signed
bbox[379][1] 0xB7F2 %S32 #Signed
bbox[379][2] 0xB7F4 %S32 #Signed
bbox[379][3] 0xB7F6 %S32 #Signed
bbox[379][4] 0xB7F8 %S32 #Signed
bbox[379][5] 0xB7FA %S32 #Signed
bbox[379][6] 0xB7FC %S32 #Signed
bbox[379][7] 0xB7FE %S32 #Signed
bbox[38][0] 0xA2A0 %S32 #Signed
bbox[38][1] 0xA2A2 %S32 #Signed
bbox[38][2] 0xA2A4 %S32 #Signed
bbox[38][3] 0xA2A6 %S32 #Signed
bbox[38][4] 0xA2A8 %S32 #Signed
bbox[38][5] 0xA2AA %S32 #Signed
bbox[38][6] 0xA2AC %S32 #Signed
bbox[38][7] 0xA2AE %S32 #Signed
bbox[380][0] 0xB800 %S32 #Signed
bbox[380][1] 0xB802 %S32 #Signed
bbox[380][2] 0xB804 %S32 #Signed
bbox[380][3] 0xB806 %S32 #Signed
bbox[380][4] 0xB808 %S32 #Signed
bbox[380][5] 0xB80A %S32 #Signed
bbox[380][6] 0xB80C %S32 #Signed
bbox[380][7] 0xB80E %S32 #Signed
bbox[381][0] 0xB810 %S32 #Signed
bbox[381][1] 0xB812 %S32 #Signed
bbox[381][2] 0xB814 %S32 #Signed
bbox[381][3] 0xB816 %S32 #Signed
bbox[381][4] 0xB818 %S32 #Signed
bbox[381][5] 0xB81A %S32 #Signed
bbox[381][6] 0xB81C %S32 #Signed
bbox[381][7] 0xB81E %S32 #Signed
bbox[382][0] 0xB820 %S32 #Signed
bbox[382][1] 0xB822 %S32 #Signed
bbox[382][2] 0xB824 %S32 #Signed
bbox[382][3] 0xB826 %S32 #Signed
bbox[382][4] 0xB828 %S32 #Signed
bbox[382][5] 0xB82A %S32 #Signed
bbox[382][6] 0xB82C %S32 #Signed
bbox[382][7] 0xB82E %S32 #Signed
bbox[383][0] 0xB830 %S32 #Signed
bbox[383][1] 0xB832 %S32 #Signed
bbox[383][2] 0xB834 %S32 #Signed
bbox[383][3] 0xB836 %S32 #Signed
bbox[383][4] 0xB838 %S32 #Signed
bbox[383][5] 0xB83A %S32 #Signed
bbox[383][6] 0xB83C %S32 #Signed
bbox[383][7] 0xB83E %S32 #Signed
bbox[384][0] 0xB840 %S32 #Signed
bbox[384][1] 0xB842 %S32 #Signed
bbox[384][2] 0xB844 %S32 #Signed
bbox[384][3] 0xB846 %S32 #Signed
bbox[384][4] 0xB848 %S32 #Signed
bbox[384][5] 0xB84A %S32 #Signed
bbox[384][6] 0xB84C %S32 #Signed
bbox[384][7] 0xB84E %S32 #Signed
bbox[385][0] 0xB850 %S32 #Signed
bbox[385][1] 0xB852 %S32 #Signed
bbox[385][2] 0xB854 %S32 #Signed
bbox[385][3] 0xB856 %S32 #Signed
bbox[385][4] 0xB858 %S32 #Signed
bbox[385][5] 0xB85A %S32 #Signed
bbox[385][6] 0xB85C %S32 #Signed
bbox[385][7] 0xB85E %S32 #Signed
bbox[386][0] 0xB860 %S32 #Signed
bbox[386][1] 0xB862 %S32 #Signed
bbox[386][2] 0xB864 %S32 #Signed
bbox[386][3] 0xB866 %S32 #Signed
bbox[386][4] 0xB868 %S32 #Signed
bbox[386][5] 0xB86A %S32 #Signed
bbox[386][6] 0xB86C %S32 #Signed
bbox[386][7] 0xB86E %S32 #Signed
bbox[387][0] 0xB870 %S32 #Signed
bbox[387][1] 0xB872 %S32 #Signed
bbox[387][2] 0xB874 %S32 #Signed
bbox[387][3] 0xB876 %S32 #Signed
bbox[387][4] 0xB878 %S32 #Signed
bbox[387][5] 0xB87A %S32 #Signed
bbox[387][6] 0xB87C %S32 #Signed
bbox[387][7] 0xB87E %S32 #Signed
bbox[388][0] 0xB880 %S32 #Signed
bbox[388][1] 0xB882 %S32 #Signed
bbox[388][2] 0xB884 %S32 #Signed
bbox[388][3] 0xB886 %S32 #Signed
bbox[388][4] 0xB888 %S32 #Signed
bbox[388][5] 0xB88A %S32 #Signed
bbox[388][6] 0xB88C %S32 #Signed
bbox[388][7] 0xB88E %S32 #Signed
bbox[389][0] 0xB890 %S32 #Signed
bbox[389][1] 0xB892 %S32 #Signed
bbox[389][2] 0xB894 %S32 #Signed
bbox[389][3] 0xB896 %S32 #Signed
bbox[389][4] 0xB898 %S32 #Signed
bbox[389][5] 0xB89A %S32 #Signed
bbox[389][6] 0xB89C %S32 #Signed
bbox[389][7] 0xB89E %S32 #Signed
bbox[39][0] 0xA2B0 %S32 #Signed
bbox[39][1] 0xA2B2 %S32 #Signed
bbox[39][2] 0xA2B4 %S32 #Signed
bbox[39][3] 0xA2B6 %S32 #Signed
bbox[39][4] 0xA2B8 %S32 #Signed
bbox[39][5] 0xA2BA %S32 #Signed
bbox[39][6] 0xA2BC %S32 #Signed
bbox[39][7] 0xA2BE %S32 #Signed
bbox[390][0] 0xB8A0 %S32 #Signed
bbox[390][1] 0xB8A2 %S32 #Signed
bbox[390][2] 0xB8A4 %S32 #Signed
bbox[390][3] 0xB8A6 %S32 #Signed
bbox[390][4] 0xB8A8 %S32 #Signed
bbox[390][5] 0xB8AA %S32 #Signed
bbox[390][6] 0xB8AC %S32 #Signed
bbox[390][7] 0xB8AE %S32 #Signed
bbox[391][0] 0xB8B0 %S32 #Signed
bbox[391][1] 0xB8B2 %S32 #Signed
bbox[391][2] 0xB8B4 %S32 #Signed
bbox[391][3] 0xB8B6 %S32 #Signed
bbox[391][4] 0xB8B8 %S32 #Signed
bbox[391][5] 0xB8BA %S32 #Signed
bbox[391][6] 0xB8BC %S32 #Signed
bbox[391][7] 0xB8BE %S32 #Signed
bbox[392][0] 0xB8C0 %S32 #Signed
bbox[392][1] 0xB8C2 %S32 #Signed
bbox[392][2] 0xB8C4 %S32 #Signed
bbox[392][3] 0xB8C6 %S32 #Signed
bbox[392][4] 0xB8C8 %S32 #Signed
bbox[392][5] 0xB8CA %S32 #Signed
bbox[392][6] 0xB8CC %S32 #Signed
bbox[392][7] 0xB8CE %S32 #Signed
bbox[393][0] 0xB8D0 %S32 #Signed
bbox[393][1] 0xB8D2 %S32 #Signed
bbox[393][2] 0xB8D4 %S32 #Signed
bbox[393][3] 0xB8D6 %S32 #Signed
bbox[393][4] 0xB8D8 %S32 #Signed
bbox[393][5] 0xB8DA %S32 #Signed
bbox[393][6] 0xB8DC %S32 #Signed
bbox[393][7] 0xB8DE %S32 #Signed
bbox[394][0] 0xB8E0 %S32 #Signed
bbox[394][1] 0xB8E2 %S32 #Signed
bbox[394][2] 0xB8E4 %S32 #Signed
bbox[394][3] 0xB8E6 %S32 #Signed
bbox[394][4] 0xB8E8 %S32 #Signed
bbox[394][5] 0xB8EA %S32 #Signed
bbox[394][6] 0xB8EC %S32 #Signed
bbox[394][7] 0xB8EE %S32 #Signed
bbox[395][0] 0xB8F0 %S32 #Signed
bbox[395][1] 0xB8F2 %S32 #Signed
bbox[395][2] 0xB8F4 %S32 #Signed
bbox[395][3] 0xB8F6 %S32 #Signed
bbox[395][4] 0xB8F8 %S32 #Signed
bbox[395][5] 0xB8FA %S32 #Signed
bbox[395][6] 0xB8FC %S32 #Signed
bbox[395][7] 0xB8FE %S32 #Signed
bbox[396][0] 0xB900 %S32 #Signed
bbox[396][1] 0xB902 %S32 #Signed
bbox[396][2] 0xB904 %S32 #Signed
bbox[396][3] 0xB906 %S32 #Signed
bbox[396][4] 0xB908 %S32 #Signed
bbox[396][5] 0xB90A %S32 #Signed
bbox[396][6] 0xB90C %S32 #Signed
bbox[396][7] 0xB90E %S32 #Signed
bbox[397][0] 0xB910 %S32 #Signed
bbox[397][1] 0xB912 %S32 #Signed
bbox[397][2] 0xB914 %S32 #Signed
bbox[397][3] 0xB916 %S32 #Signed
bbox[397][4] 0xB918 %S32 #Signed
bbox[397][5] 0xB91A %S32 #Signed
bbox[397][6] 0xB91C %S32 #Signed
bbox[397][7] 0xB91E %S32 #Signed
bbox[398][0] 0xB920 %S32 #Signed
bbox[398][1] 0xB922 %S32 #Signed
bbox[398][2] 0xB924 %S32 #Signed
bbox[398][3] 0xB926 %S32 #Signed
bbox[398][4] 0xB928 %S32 #Signed
bbox[398][5] 0xB92A %S32 #Signed
bbox[398][6] 0xB92C %S32 #Signed
bbox[398][7] 0xB92E %S32 #Signed
bbox[399][0] 0xB930 %S32 #Signed
bbox[399][1] 0xB932 %S32 #Signed
bbox[399][2] 0xB934 %S32 #Signed
bbox[399][3] 0xB936 %S32 #Signed
bbox[399][4] 0xB938 %S32 #Signed
bbox[399][5] 0xB93A %S32 #Signed
bbox[399][6] 0xB93C %S32 #Signed
bbox[399][7] 0xB93E %S32 #Signed
bbox[4][0] 0xA080 %S32 #Signed
bbox[4][1] 0xA082 %S32 #Signed
bbox[4][2] 0xA084 %S32 #Signed
bbox[4][3] 0xA086 %S32 #Signed
bbox[4][4] 0xA088 %S32 #Signed
bbox[4][5] 0xA08A %S32 #Signed
bbox[4][6] 0xA08C %S32 #Signed
bbox[4][7] 0xA08E %S32 #Signed
bbox[40][0] 0xA2C0 %S32 #Signed
bbox[40][1] 0xA2C2 %S32 #Signed
bbox[40][2] 0xA2C4 %S32 #Signed
bbox[40][3] 0xA2C6 %S32 #Signed
bbox[40][4] 0xA2C8 %S32 #Signed
bbox[40][5] 0xA2CA %S32 #Signed
bbox[40][6] 0xA2CC %S32 #Signed
bbox[40][7] 0xA2CE %S32 #Signed
bbox[400][0] 0xB940 %S32 #Signed
bbox[400][1] 0xB942 %S32 #Signed
bbox[400][2] 0xB944 %S32 #Signed
bbox[400][3] 0xB946 %S32 #Signed
bbox[400][4] 0xB948 %S32 #Signed
bbox[400][5] 0xB94A %S32 #Signed
bbox[400][6] 0xB94C %S32 #Signed
bbox[400][7] 0xB94E %S32 #Signed
bbox[401][0] 0xB950 %S32 #Signed
bbox[401][1] 0xB952 %S32 #Signed
bbox[401][2] 0xB954 %S32 #Signed
bbox[401][3] 0xB956 %S32 #Signed
bbox[401][4] 0xB958 %S32 #Signed
bbox[401][5] 0xB95A %S32 #Signed
bbox[401][6] 0xB95C %S32 #Signed
bbox[401][7] 0xB95E %S32 #Signed
bbox[402][0] 0xB960 %S32 #Signed
bbox[402][1] 0xB962 %S32 #Signed
bbox[402][2] 0xB964 %S32 #Signed
bbox[402][3] 0xB966 %S32 #Signed
bbox[402][4] 0xB968 %S32 #Signed
bbox[402][5] 0xB96A %S32 #Signed
bbox[402][6] 0xB96C %S32 #Signed
bbox[402][7] 0xB96E %S32 #Signed
bbox[403][0] 0xB970 %S32 #Signed
bbox[403][1] 0xB972 %S32 #Signed
bbox[403][2] 0xB974 %S32 #Signed
bbox[403][3] 0xB976 %S32 #Signed
bbox[403][4] 0xB978 %S32 #Signed
bbox[403][5] 0xB97A %S32 #Signed
bbox[403][6] 0xB97C %S32 #Signed
bbox[403][7] 0xB97E %S32 #Signed
bbox[404][0] 0xB980 %S32 #Signed
bbox[404][1] 0xB982 %S32 #Signed
bbox[404][2] 0xB984 %S32 #Signed
bbox[404][3] 0xB986 %S32 #Signed
bbox[404][4] 0xB988 %S32 #Signed
bbox[404][5] 0xB98A %S32 #Signed
bbox[404][6] 0xB98C %S32 #Signed
bbox[404][7] 0xB98E %S32 #Signed
bbox[405][0] 0xB990 %S32 #Signed
bbox[405][1] 0xB992 %S32 #Signed
bbox[405][2] 0xB994 %S32 #Signed
bbox[405][3] 0xB996 %S32 #Signed
bbox[405][4] 0xB998 %S32 #Signed
bbox[405][5] 0xB99A %S32 #Signed
bbox[405][6] 0xB99C %S32 #Signed
bbox[405][7] 0xB99E %S32 #Signed
bbox[406][0] 0xB9A0 %S32 #Signed
bbox[406][1] 0xB9A2 %S32 #Signed
bbox[406][2] 0xB9A4 %S32 #Signed
bbox[406][3] 0xB9A6 %S32 #Signed
bbox[406][4] 0xB9A8 %S32 #Signed
bbox[406][5] 0xB9AA %S32 #Signed
bbox[406][6] 0xB9AC %S32 #Signed
bbox[406][7] 0xB9AE %S32 #Signed
bbox[407][0] 0xB9B0 %S32 #Signed
bbox[407][1] 0xB9B2 %S32 #Signed
bbox[407][2] 0xB9B4 %S32 #Signed
bbox[407][3] 0xB9B6 %S32 #Signed
bbox[407][4] 0xB9B8 %S32 #Signed
bbox[407][5] 0xB9BA %S32 #Signed
bbox[407][6] 0xB9BC %S32 #Signed
bbox[407][7] 0xB9BE %S32 #Signed
bbox[408][0] 0xB9C0 %S32 #Signed
bbox[408][1] 0xB9C2 %S32 #Signed
bbox[408][2] 0xB9C4 %S32 #Signed
bbox[408][3] 0xB9C6 %S32 #Signed
bbox[408][4] 0xB9C8 %S32 #Signed
bbox[408][5] 0xB9CA %S32 #Signed
bbox[408][6] 0xB9CC %S32 #Signed
bbox[408][7] 0xB9CE %S32 #Signed
bbox[409][0] 0xB9D0 %S32 #Signed
bbox[409][1] 0xB9D2 %S32 #Signed
bbox[409][2] 0xB9D4 %S32 #Signed
bbox[409][3] 0xB9D6 %S32 #Signed
bbox[409][4] 0xB9D8 %S32 #Signed
bbox[409][5] 0xB9DA %S32 #Signed
bbox[409][6] 0xB9DC %S32 #Signed
bbox[409][7] 0xB9DE %S32 #Signed
bbox[41][0] 0xA2D0 %S32 #Signed
bbox[41][1] 0xA2D2 %S32 #Signed
bbox[41][2] 0xA2D4 %S32 #Signed
bbox[41][3] 0xA2D6 %S32 #Signed
bbox[41][4] 0xA2D8 %S32 #Signed
bbox[41][5] 0xA2DA %S32 #Signed
bbox[41][6] 0xA2DC %S32 #Signed
bbox[41][7] 0xA2DE %S32 #Signed
bbox[410][0] 0xB9E0 %S32 #Signed
bbox[410][1] 0xB9E2 %S32 #Signed
bbox[410][2] 0xB9E4 %S32 #Signed
bbox[410][3] 0xB9E6 %S32 #Signed
bbox[410][4] 0xB9E8 %S32 #Signed
bbox[410][5] 0xB9EA %S32 #Signed
bbox[410][6] 0xB9EC %S32 #Signed
bbox[410][7] 0xB9EE %S32 #Signed
bbox[411][0] 0xB9F0 %S32 #Signed
bbox[411][1] 0xB9F2 %S32 #Signed
bbox[411][2] 0xB9F4 %S32 #Signed
bbox[411][3] 0xB9F6 %S32 #Signed
bbox[411][4] 0xB9F8 %S32 #Signed
bbox[411][5] 0xB9FA %S32 #Signed
bbox[411][6] 0xB9FC %S32 #Signed
bbox[411][7] 0xB9FE %S32 #Signed
bbox[412][0] 0xBA00 %S32 #Signed
bbox[412][1] 0xBA02 %S32 #Signed
bbox[412][2] 0xBA04 %S32 #Signed
bbox[412][3] 0xBA06 %S32 #Signed
bbox[412][4] 0xBA08 %S32 #Signed
bbox[412][5] 0xBA0A %S32 #Signed
bbox[412][6] 0xBA0C %S32 #Signed
bbox[412][7] 0xBA0E %S32 #Signed
bbox[413][0] 0xBA10 %S32 #Signed
bbox[413][1] 0xBA12 %S32 #Signed
bbox[413][2] 0xBA14 %S32 #Signed
bbox[413][3] 0xBA16 %S32 #Signed
bbox[413][4] 0xBA18 %S32 #Signed
bbox[413][5] 0xBA1A %S32 #Signed
bbox[413][6] 0xBA1C %S32 #Signed
bbox[413][7] 0xBA1E %S32 #Signed
bbox[414][0] 0xBA20 %S32 #Signed
bbox[414][1] 0xBA22 %S32 #Signed
bbox[414][2] 0xBA24 %S32 #Signed
bbox[414][3] 0xBA26 %S32 #Signed
bbox[414][4] 0xBA28 %S32 #Signed
bbox[414][5] 0xBA2A %S32 #Signed
bbox[414][6] 0xBA2C %S32 #Signed
bbox[414][7] 0xBA2E %S32 #Signed
bbox[415][0] 0xBA30 %S32 #Signed
bbox[415][1] 0xBA32 %S32 #Signed
bbox[415][2] 0xBA34 %S32 #Signed
bbox[415][3] 0xBA36 %S32 #Signed
bbox[415][4] 0xBA38 %S32 #Signed
bbox[415][5] 0xBA3A %S32 #Signed
bbox[415][6] 0xBA3C %S32 #Signed
bbox[415][7] 0xBA3E %S32 #Signed
bbox[416][0] 0xBA40 %S32 #Signed
bbox[416][1] 0xBA42 %S32 #Signed
bbox[416][2] 0xBA44 %S32 #Signed
bbox[416][3] 0xBA46 %S32 #Signed
bbox[416][4] 0xBA48 %S32 #Signed
bbox[416][5] 0xBA4A %S32 #Signed
bbox[416][6] 0xBA4C %S32 #Signed
bbox[416][7] 0xBA4E %S32 #Signed
bbox[417][0] 0xBA50 %S32 #Signed
bbox[417][1] 0xBA52 %S32 #Signed
bbox[417][2] 0xBA54 %S32 #Signed
bbox[417][3] 0xBA56 %S32 #Signed
bbox[417][4] 0xBA58 %S32 #Signed
bbox[417][5] 0xBA5A %S32 #Signed
bbox[417][6] 0xBA5C %S32 #Signed
bbox[417][7] 0xBA5E %S32 #Signed
bbox[418][0] 0xBA60 %S32 #Signed
bbox[418][1] 0xBA62 %S32 #Signed
bbox[418][2] 0xBA64 %S32 #Signed
bbox[418][3] 0xBA66 %S32 #Signed
bbox[418][4] 0xBA68 %S32 #Signed
bbox[418][5] 0xBA6A %S32 #Signed
bbox[418][6] 0xBA6C %S32 #Signed
bbox[418][7] 0xBA6E %S32 #Signed
bbox[419][0] 0xBA70 %S32 #Signed
bbox[419][1] 0xBA72 %S32 #Signed
bbox[419][2] 0xBA74 %S32 #Signed
bbox[419][3] 0xBA76 %S32 #Signed
bbox[419][4] 0xBA78 %S32 #Signed
bbox[419][5] 0xBA7A %S32 #Signed
bbox[419][6] 0xBA7C %S32 #Signed
bbox[419][7] 0xBA7E %S32 #Signed
bbox[42][0] 0xA2E0 %S32 #Signed
bbox[42][1] 0xA2E2 %S32 #Signed
bbox[42][2] 0xA2E4 %S32 #Signed
bbox[42][3] 0xA2E6 %S32 #Signed
bbox[42][4] 0xA2E8 %S32 #Signed
bbox[42][5] 0xA2EA %S32 #Signed
bbox[42][6] 0xA2EC %S32 #Signed
bbox[42][7] 0xA2EE %S32 #Signed
bbox[420][0] 0xBA80 %S32 #Signed
bbox[420][1] 0xBA82 %S32 #Signed
bbox[420][2] 0xBA84 %S32 #Signed
bbox[420][3] 0xBA86 %S32 #Signed
bbox[420][4] 0xBA88 %S32 #Signed
bbox[420][5] 0xBA8A %S32 #Signed
bbox[420][6] 0xBA8C %S32 #Signed
bbox[420][7] 0xBA8E %S32 #Signed
bbox[421][0] 0xBA90 %S32 #Signed
bbox[421][1] 0xBA92 %S32 #Signed
bbox[421][2] 0xBA94 %S32 #Signed
bbox[421][3] 0xBA96 %S32 #Signed
bbox[421][4] 0xBA98 %S32 #Signed
bbox[421][5] 0xBA9A %S32 #Signed
bbox[421][6] 0xBA9C %S32 #Signed
bbox[421][7] 0xBA9E %S32 #Signed
bbox[422][0] 0xBAA0 %S32 #Signed
bbox[422][1] 0xBAA2 %S32 #Signed
bbox[422][2] 0xBAA4 %S32 #Signed
bbox[422][3] 0xBAA6 %S32 #Signed
bbox[422][4] 0xBAA8 %S32 #Signed
bbox[422][5] 0xBAAA %S32 #Signed
bbox[422][6] 0xBAAC %S32 #Signed
bbox[422][7] 0xBAAE %S32 #Signed
bbox[423][0] 0xBAB0 %S32 #Signed
bbox[423][1] 0xBAB2 %S32 #Signed
bbox[423][2] 0xBAB4 %S32 #Signed
bbox[423][3] 0xBAB6 %S32 #Signed
bbox[423][4] 0xBAB8 %S32 #Signed
bbox[423][5] 0xBABA %S32 #Signed
bbox[423][6] 0xBABC %S32 #Signed
bbox[423][7] 0xBABE %S32 #Signed
bbox[424][0] 0xBAC0 %S32 #Signed
bbox[424][1] 0xBAC2 %S32 #Signed
bbox[424][2] 0xBAC4 %S32 #Signed
bbox[424][3] 0xBAC6 %S32 #Signed
bbox[424][4] 0xBAC8 %S32 #Signed
bbox[424][5] 0xBACA %S32 #Signed
bbox[424][6] 0xBACC %S32 #Signed
bbox[424][7] 0xBACE %S32 #Signed
bbox[425][0] 0xBAD0 %S32 #Signed
bbox[425][1] 0xBAD2 %S32 #Signed
bbox[425][2] 0xBAD4 %S32 #Signed
bbox[425][3] 0xBAD6 %S32 #Signed
bbox[425][4] 0xBAD8 %S32 #Signed
bbox[425][5] 0xBADA %S32 #Signed
bbox[425][6] 0xBADC %S32 #Signed
bbox[425][7] 0xBADE %S32 #Signed
bbox[426][0] 0xBAE0 %S32 #Signed
bbox[426][1] 0xBAE2 %S32 #Signed
bbox[426][2] 0xBAE4 %S32 #Signed
bbox[426][3] 0xBAE6 %S32 #Signed
bbox[426][4] 0xBAE8 %S32 #Signed
bbox[426][5] 0xBAEA %S32 #Signed
bbox[426][6] 0xBAEC %S32 #Signed
bbox[426][7] 0xBAEE %S32 #Signed
bbox[427][0] 0xBAF0 %S32 #Signed
bbox[427][1] 0xBAF2 %S32 #Signed
bbox[427][2] 0xBAF4 %S32 #Signed
bbox[427][3] 0xBAF6 %S32 #Signed
bbox[427][4] 0xBAF8 %S32 #Signed
bbox[427][5] 0xBAFA %S32 #Signed
bbox[427][6] 0xBAFC %S32 #Signed
bbox[427][7] 0xBAFE %S32 #Signed
bbox[428][0] 0xBB00 %S32 #Signed
bbox[428][1] 0xBB02 %S32 #Signed
bbox[428][2] 0xBB04 %S32 #Signed
bbox[428][3] 0xBB06 %S32 #Signed
bbox[428][4] 0xBB08 %S32 #Signed
bbox[428][5] 0xBB0A %S32 #Signed
bbox[428][6] 0xBB0C %S32 #Signed
bbox[428][7] 0xBB0E %S32 #Signed
bbox[429][0] 0xBB10 %S32 #Signed
bbox[429][1] 0xBB12 %S32 #Signed
bbox[429][2] 0xBB14 %S32 #Signed
bbox[429][3] 0xBB16 %S32 #Signed
bbox[429][4] 0xBB18 %S32 #Signed
bbox[429][5] 0xBB1A %S32 #Signed
bbox[429][6] 0xBB1C %S32 #Signed
bbox[429][7] 0xBB1E %S32 #Signed
bbox[43][0] 0xA2F0 %S32 #Signed
bbox[43][1] 0xA2F2 %S32 #Signed
bbox[43][2] 0xA2F4 %S32 #Signed
bbox[43][3] 0xA2F6 %S32 #Signed
bbox[43][4] 0xA2F8 %S32 #Signed
bbox[43][5] 0xA2FA %S32 #Signed
bbox[43][6] 0xA2FC %S32 #Signed
bbox[43][7] 0xA2FE %S32 #Signed
bbox[430][0] 0xBB20 %S32 #Signed
bbox[430][1] 0xBB22 %S32 #Signed
bbox[430][2] 0xBB24 %S32 #Signed
bbox[430][3] 0xBB26 %S32 #Signed
bbox[430][4] 0xBB28 %S32 #Signed
bbox[430][5] 0xBB2A %S32 #Signed
bbox[430][6] 0xBB2C %S32 #Signed
bbox[430][7] 0xBB2E %S32 #Signed
bbox[431][0] 0xBB30 %S32 #Signed
bbox[431][1] 0xBB32 %S32 #Signed
bbox[431][2] 0xBB34 %S32 #Signed
bbox[431][3] 0xBB36 %S32 #Signed
bbox[431][4] 0xBB38 %S32 #Signed
bbox[431][5] 0xBB3A %S32 #Signed
bbox[431][6] 0xBB3C %S32 #Signed
bbox[431][7] 0xBB3E %S32 #Signed
bbox[432][0] 0xBB40 %S32 #Signed
bbox[432][1] 0xBB42 %S32 #Signed
bbox[432][2] 0xBB44 %S32 #Signed
bbox[432][3] 0xBB46 %S32 #Signed
bbox[432][4] 0xBB48 %S32 #Signed
bbox[432][5] 0xBB4A %S32 #Signed
bbox[432][6] 0xBB4C %S32 #Signed
bbox[432][7] 0xBB4E %S32 #Signed
bbox[433][0] 0xBB50 %S32 #Signed
bbox[433][1] 0xBB52 %S32 #Signed
bbox[433][2] 0xBB54 %S32 #Signed
bbox[433][3] 0xBB56 %S32 #Signed
bbox[433][4] 0xBB58 %S32 #Signed
bbox[433][5] 0xBB5A %S32 #Signed
bbox[433][6] 0xBB5C %S32 #Signed
bbox[433][7] 0xBB5E %S32 #Signed
bbox[434][0] 0xBB60 %S32 #Signed
bbox[434][1] 0xBB62 %S32 #Signed
bbox[434][2] 0xBB64 %S32 #Signed
bbox[434][3] 0xBB66 %S32 #Signed
bbox[434][4] 0xBB68 %S32 #Signed
bbox[434][5] 0xBB6A %S32 #Signed
bbox[434][6] 0xBB6C %S32 #Signed
bbox[434][7] 0xBB6E %S32 #Signed
bbox[435][0] 0xBB70 %S32 #Signed
bbox[435][1] 0xBB72 %S32 #Signed
bbox[435][2] 0xBB74 %S32 #Signed
bbox[435][3] 0xBB76 %S32 #Signed
bbox[435][4] 0xBB78 %S32 #Signed
bbox[435][5] 0xBB7A %S32 #Signed
bbox[435][6] 0xBB7C %S32 #Signed
bbox[435][7] 0xBB7E %S32 #Signed
bbox[436][0] 0xBB80 %S32 #Signed
bbox[436][1] 0xBB82 %S32 #Signed
bbox[436][2] 0xBB84 %S32 #Signed
bbox[436][3] 0xBB86 %S32 #Signed
bbox[436][4] 0xBB88 %S32 #Signed
bbox[436][5] 0xBB8A %S32 #Signed
bbox[436][6] 0xBB8C %S32 #Signed
bbox[436][7] 0xBB8E %S32 #Signed
bbox[437][0] 0xBB90 %S32 #Signed
bbox[437][1] 0xBB92 %S32 #Signed
bbox[437][2] 0xBB94 %S32 #Signed
bbox[437][3] 0xBB96 %S32 #Signed
bbox[437][4] 0xBB98 %S32 #Signed
bbox[437][5] 0xBB9A %S32 #Signed
bbox[437][6] 0xBB9C %S32 #Signed
bbox[437][7] 0xBB9E %S32 #Signed
bbox[438][0] 0xBBA0 %S32 #Signed
bbox[438][1] 0xBBA2 %S32 #Signed
bbox[438][2] 0xBBA4 %S32 #Signed
bbox[438][3] 0xBBA6 %S32 #Signed
bbox[438][4] 0xBBA8 %S32 #Signed
bbox[438][5] 0xBBAA %S32 #Signed
bbox[438][6] 0xBBAC %S32 #Signed
bbox[438][7] 0xBBAE %S32 #Signed
bbox[439][0] 0xBBB0 %S32 #Signed
bbox[439][1] 0xBBB2 %S32 #Signed
bbox[439][2] 0xBBB4 %S32 #Signed
bbox[439][3] 0xBBB6 %S32 #Signed
bbox[439][4] 0xBBB8 %S32 #Signed
bbox[439][5] 0xBBBA %S32 #Signed
bbox[439][6] 0xBBBC %S32 #Signed
bbox[439][7] 0xBBBE %S32 #Signed
bbox[44][0] 0xA300 %S32 #Signed
bbox[44][1] 0xA302 %S32 #Signed
bbox[44][2] 0xA304 %S32 #Signed
bbox[44][3] 0xA306 %S32 #Signed
bbox[44][4] 0xA308 %S32 #Signed
bbox[44][5] 0xA30A %S32 #Signed
bbox[44][6] 0xA30C %S32 #Signed
bbox[44][7] 0xA30E %S32 #Signed
bbox[440][0] 0xBBC0 %S32 #Signed
bbox[440][1] 0xBBC2 %S32 #Signed
bbox[440][2] 0xBBC4 %S32 #Signed
bbox[440][3] 0xBBC6 %S32 #Signed
bbox[440][4] 0xBBC8 %S32 #Signed
bbox[440][5] 0xBBCA %S32 #Signed
bbox[440][6] 0xBBCC %S32 #Signed
bbox[440][7] 0xBBCE %S32 #Signed
bbox[441][0] 0xBBD0 %S32 #Signed
bbox[441][1] 0xBBD2 %S32 #Signed
bbox[441][2] 0xBBD4 %S32 #Signed
bbox[441][3] 0xBBD6 %S32 #Signed
bbox[441][4] 0xBBD8 %S32 #Signed
bbox[441][5] 0xBBDA %S32 #Signed
bbox[441][6] 0xBBDC %S32 #Signed
bbox[441][7] 0xBBDE %S32 #Signed
bbox[442][0] 0xBBE0 %S32 #Signed
bbox[442][1] 0xBBE2 %S32 #Signed
bbox[442][2] 0xBBE4 %S32 #Signed
bbox[442][3] 0xBBE6 %S32 #Signed
bbox[442][4] 0xBBE8 %S32 #Signed
bbox[442][5] 0xBBEA %S32 #Signed
bbox[442][6] 0xBBEC %S32 #Signed
bbox[442][7] 0xBBEE %S32 #Signed
bbox[443][0] 0xBBF0 %S32 #Signed
bbox[443][1] 0xBBF2 %S32 #Signed
bbox[443][2] 0xBBF4 %S32 #Signed
bbox[443][3] 0xBBF6 %S32 #Signed
bbox[443][4] 0xBBF8 %S32 #Signed
bbox[443][5] 0xBBFA %S32 #Signed
bbox[443][6] 0xBBFC %S32 #Signed
bbox[443][7] 0xBBFE %S32 #Signed
bbox[444][0] 0xBC00 %S32 #Signed
bbox[444][1] 0xBC02 %S32 #Signed
bbox[444][2] 0xBC04 %S32 #Signed
bbox[444][3] 0xBC06 %S32 #Signed
bbox[444][4] 0xBC08 %S32 #Signed
bbox[444][5] 0xBC0A %S32 #Signed
bbox[444][6] 0xBC0C %S32 #Signed
bbox[444][7] 0xBC0E %S32 #Signed
bbox[445][0] 0xBC10 %S32 #Signed
bbox[445][1] 0xBC12 %S32 #Signed
bbox[445][2] 0xBC14 %S32 #Signed
bbox[445][3] 0xBC16 %S32 #Signed
bbox[445][4] 0xBC18 %S32 #Signed
bbox[445][5] 0xBC1A %S32 #Signed
bbox[445][6] 0xBC1C %S32 #Signed
bbox[445][7] 0xBC1E %S32 #Signed
bbox[446][0] 0xBC20 %S32 #Signed
bbox[446][1] 0xBC22 %S32 #Signed
bbox[446][2] 0xBC24 %S32 #Signed
bbox[446][3] 0xBC26 %S32 #Signed
bbox[446][4] 0xBC28 %S32 #Signed
bbox[446][5] 0xBC2A %S32 #Signed
bbox[446][6] 0xBC2C %S32 #Signed
bbox[446][7] 0xBC2E %S32 #Signed
bbox[447][0] 0xBC30 %S32 #Signed
bbox[447][1] 0xBC32 %S32 #Signed
bbox[447][2] 0xBC34 %S32 #Signed
bbox[447][3] 0xBC36 %S32 #Signed
bbox[447][4] 0xBC38 %S32 #Signed
bbox[447][5] 0xBC3A %S32 #Signed
bbox[447][6] 0xBC3C %S32 #Signed
bbox[447][7] 0xBC3E %S32 #Signed
bbox[448][0] 0xBC40 %S32 #Signed
bbox[448][1] 0xBC42 %S32 #Signed
bbox[448][2] 0xBC44 %S32 #Signed
bbox[448][3] 0xBC46 %S32 #Signed
bbox[448][4] 0xBC48 %S32 #Signed
bbox[448][5] 0xBC4A %S32 #Signed
bbox[448][6] 0xBC4C %S32 #Signed
bbox[448][7] 0xBC4E %S32 #Signed
bbox[449][0] 0xBC50 %S32 #Signed
bbox[449][1] 0xBC52 %S32 #Signed
bbox[449][2] 0xBC54 %S32 #Signed
bbox[449][3] 0xBC56 %S32 #Signed
bbox[449][4] 0xBC58 %S32 #Signed
bbox[449][5] 0xBC5A %S32 #Signed
bbox[449][6] 0xBC5C %S32 #Signed
bbox[449][7] 0xBC5E %S32 #Signed
bbox[45][0] 0xA310 %S32 #Signed
bbox[45][1] 0xA312 %S32 #Signed
bbox[45][2] 0xA314 %S32 #Signed
bbox[45][3] 0xA316 %S32 #Signed
bbox[45][4] 0xA318 %S32 #Signed
bbox[45][5] 0xA31A %S32 #Signed
bbox[45][6] 0xA31C %S32 #Signed
bbox[45][7] 0xA31E %S32 #Signed
bbox[450][0] 0xBC60 %S32 #Signed
bbox[450][1] 0xBC62 %S32 #Signed
bbox[450][2] 0xBC64 %S32 #Signed
bbox[450][3] 0xBC66 %S32 #Signed
bbox[450][4] 0xBC68 %S32 #Signed
bbox[450][5] 0xBC6A %S32 #Signed
bbox[450][6] 0xBC6C %S32 #Signed
bbox[450][7] 0xBC6E %S32 #Signed
bbox[451][0] 0xBC70 %S32 #Signed
bbox[451][1] 0xBC72 %S32 #Signed
bbox[451][2] 0xBC74 %S32 #Signed
bbox[451][3] 0xBC76 %S32 #Signed
bbox[451][4] 0xBC78 %S32 #Signed
bbox[451][5] 0xBC7A %S32 #Signed
bbox[451][6] 0xBC7C %S32 #Signed
bbox[451][7] 0xBC7E %S32 #Signed
bbox[452][0] 0xBC80 %S32 #Signed
bbox[452][1] 0xBC82 %S32 #Signed
bbox[452][2] 0xBC84 %S32 #Signed
bbox[452][3] 0xBC86 %S32 #Signed
bbox[452][4] 0xBC88 %S32 #Signed
bbox[452][5] 0xBC8A %S32 #Signed
bbox[452][6] 0xBC8C %S32 #Signed
bbox[452][7] 0xBC8E %S32 #Signed
bbox[453][0] 0xBC90 %S32 #Signed
bbox[453][1] 0xBC92 %S32 #Signed
bbox[453][2] 0xBC94 %S32 #Signed
bbox[453][3] 0xBC96 %S32 #Signed
bbox[453][4] 0xBC98 %S32 #Signed
bbox[453][5] 0xBC9A %S32 #Signed
bbox[453][6] 0xBC9C %S32 #Signed
bbox[453][7] 0xBC9E %S32 #Signed
bbox[454][0] 0xBCA0 %S32 #Signed
bbox[454][1] 0xBCA2 %S32 #Signed
bbox[454][2] 0xBCA4 %S32 #Signed
bbox[454][3] 0xBCA6 %S32 #Signed
bbox[454][4] 0xBCA8 %S32 #Signed
bbox[454][5] 0xBCAA %S32 #Signed
bbox[454][6] 0xBCAC %S32 #Signed
bbox[454][7] 0xBCAE %S32 #Signed
bbox[455][0] 0xBCB0 %S32 #Signed
bbox[455][1] 0xBCB2 %S32 #Signed
bbox[455][2] 0xBCB4 %S32 #Signed
bbox[455][3] 0xBCB6 %S32 #Signed
bbox[455][4] 0xBCB8 %S32 #Signed
bbox[455][5] 0xBCBA %S32 #Signed
bbox[455][6] 0xBCBC %S32 #Signed
bbox[455][7] 0xBCBE %S32 #Signed
bbox[456][0] 0xBCC0 %S32 #Signed
bbox[456][1] 0xBCC2 %S32 #Signed
bbox[456][2] 0xBCC4 %S32 #Signed
bbox[456][3] 0xBCC6 %S32 #Signed
bbox[456][4] 0xBCC8 %S32 #Signed
bbox[456][5] 0xBCCA %S32 #Signed
bbox[456][6] 0xBCCC %S32 #Signed
bbox[456][7] 0xBCCE %S32 #Signed
bbox[457][0] 0xBCD0 %S32 #Signed
bbox[457][1] 0xBCD2 %S32 #Signed
bbox[457][2] 0xBCD4 %S32 #Signed
bbox[457][3] 0xBCD6 %S32 #Signed
bbox[457][4] 0xBCD8 %S32 #Signed
bbox[457][5] 0xBCDA %S32 #Signed
bbox[457][6] 0xBCDC %S32 #Signed
bbox[457][7] 0xBCDE %S32 #Signed
bbox[458][0] 0xBCE0 %S32 #Signed
bbox[458][1] 0xBCE2 %S32 #Signed
bbox[458][2] 0xBCE4 %S32 #Signed
bbox[458][3] 0xBCE6 %S32 #Signed
bbox[458][4] 0xBCE8 %S32 #Signed
bbox[458][5] 0xBCEA %S32 #Signed
bbox[458][6] 0xBCEC %S32 #Signed
bbox[458][7] 0xBCEE %S32 #Signed
bbox[459][0] 0xBCF0 %S32 #Signed
bbox[459][1] 0xBCF2 %S32 #Signed
bbox[459][2] 0xBCF4 %S32 #Signed
bbox[459][3] 0xBCF6 %S32 #Signed
bbox[459][4] 0xBCF8 %S32 #Signed
bbox[459][5] 0xBCFA %S32 #Signed
bbox[459][6] 0xBCFC %S32 #Signed
bbox[459][7] 0xBCFE %S32 #Signed
bbox[46][0] 0xA320 %S32 #Signed
bbox[46][1] 0xA322 %S32 #Signed
bbox[46][2] 0xA324 %S32 #Signed
bbox[46][3] 0xA326 %S32 #Signed
bbox[46][4] 0xA328 %S32 #Signed
bbox[46][5] 0xA32A %S32 #Signed
bbox[46][6] 0xA32C %S32 #Signed
bbox[46][7] 0xA32E %S32 #Signed
bbox[460][0] 0xBD00 %S32 #Signed
bbox[460][1] 0xBD02 %S32 #Signed
bbox[460][2] 0xBD04 %S32 #Signed
bbox[460][3] 0xBD06 %S32 #Signed
bbox[460][4] 0xBD08 %S32 #Signed
bbox[460][5] 0xBD0A %S32 #Signed
bbox[460][6] 0xBD0C %S32 #Signed
bbox[460][7] 0xBD0E %S32 #Signed
bbox[461][0] 0xBD10 %S32 #Signed
bbox[461][1] 0xBD12 %S32 #Signed
bbox[461][2] 0xBD14 %S32 #Signed
bbox[461][3] 0xBD16 %S32 #Signed
bbox[461][4] 0xBD18 %S32 #Signed
bbox[461][5] 0xBD1A %S32 #Signed
bbox[461][6] 0xBD1C %S32 #Signed
bbox[461][7] 0xBD1E %S32 #Signed
bbox[462][0] 0xBD20 %S32 #Signed
bbox[462][1] 0xBD22 %S32 #Signed
bbox[462][2] 0xBD24 %S32 #Signed
bbox[462][3] 0xBD26 %S32 #Signed
bbox[462][4] 0xBD28 %S32 #Signed
bbox[462][5] 0xBD2A %S32 #Signed
bbox[462][6] 0xBD2C %S32 #Signed
bbox[462][7] 0xBD2E %S32 #Signed
bbox[463][0] 0xBD30 %S32 #Signed
bbox[463][1] 0xBD32 %S32 #Signed
bbox[463][2] 0xBD34 %S32 #Signed
bbox[463][3] 0xBD36 %S32 #Signed
bbox[463][4] 0xBD38 %S32 #Signed
bbox[463][5] 0xBD3A %S32 #Signed
bbox[463][6] 0xBD3C %S32 #Signed
bbox[463][7] 0xBD3E %S32 #Signed
bbox[464][0] 0xBD40 %S32 #Signed
bbox[464][1] 0xBD42 %S32 #Signed
bbox[464][2] 0xBD44 %S32 #Signed
bbox[464][3] 0xBD46 %S32 #Signed
bbox[464][4] 0xBD48 %S32 #Signed
bbox[464][5] 0xBD4A %S32 #Signed
bbox[464][6] 0xBD4C %S32 #Signed
bbox[464][7] 0xBD4E %S32 #Signed
bbox[465][0] 0xBD50 %S32 #Signed
bbox[465][1] 0xBD52 %S32 #Signed
bbox[465][2] 0xBD54 %S32 #Signed
bbox[465][3] 0xBD56 %S32 #Signed
bbox[465][4] 0xBD58 %S32 #Signed
bbox[465][5] 0xBD5A %S32 #Signed
bbox[465][6] 0xBD5C %S32 #Signed
bbox[465][7] 0xBD5E %S32 #Signed
bbox[466][0] 0xBD60 %S32 #Signed
bbox[466][1] 0xBD62 %S32 #Signed
bbox[466][2] 0xBD64 %S32 #Signed
bbox[466][3] 0xBD66 %S32 #Signed
bbox[466][4] 0xBD68 %S32 #Signed
bbox[466][5] 0xBD6A %S32 #Signed
bbox[466][6] 0xBD6C %S32 #Signed
bbox[466][7] 0xBD6E %S32 #Signed
bbox[467][0] 0xBD70 %S32 #Signed
bbox[467][1] 0xBD72 %S32 #Signed
bbox[467][2] 0xBD74 %S32 #Signed
bbox[467][3] 0xBD76 %S32 #Signed
bbox[467][4] 0xBD78 %S32 #Signed
bbox[467][5] 0xBD7A %S32 #Signed
bbox[467][6] 0xBD7C %S32 #Signed
bbox[467][7] 0xBD7E %S32 #Signed
bbox[468][0] 0xBD80 %S32 #Signed
bbox[468][1] 0xBD82 %S32 #Signed
bbox[468][2] 0xBD84 %S32 #Signed
bbox[468][3] 0xBD86 %S32 #Signed
bbox[468][4] 0xBD88 %S32 #Signed
bbox[468][5] 0xBD8A %S32 #Signed
bbox[468][6] 0xBD8C %S32 #Signed
bbox[468][7] 0xBD8E %S32 #Signed
bbox[469][0] 0xBD90 %S32 #Signed
bbox[469][1] 0xBD92 %S32 #Signed
bbox[469][2] 0xBD94 %S32 #Signed
bbox[469][3] 0xBD96 %S32 #Signed
bbox[469][4] 0xBD98 %S32 #Signed
bbox[469][5] 0xBD9A %S32 #Signed
bbox[469][6] 0xBD9C %S32 #Signed
bbox[469][7] 0xBD9E %S32 #Signed
bbox[47][0] 0xA330 %S32 #Signed
bbox[47][1] 0xA332 %S32 #Signed
bbox[47][2] 0xA334 %S32 #Signed
bbox[47][3] 0xA336 %S32 #Signed
bbox[47][4] 0xA338 %S32 #Signed
bbox[47][5] 0xA33A %S32 #Signed
bbox[47][6] 0xA33C %S32 #Signed
bbox[47][7] 0xA33E %S32 #Signed
bbox[470][0] 0xBDA0 %S32 #Signed
bbox[470][1] 0xBDA2 %S32 #Signed
bbox[470][2] 0xBDA4 %S32 #Signed
bbox[470][3] 0xBDA6 %S32 #Signed
bbox[470][4] 0xBDA8 %S32 #Signed
bbox[470][5] 0xBDAA %S32 #Signed
bbox[470][6] 0xBDAC %S32 #Signed
bbox[470][7] 0xBDAE %S32 #Signed
bbox[471][0] 0xBDB0 %S32 #Signed
bbox[471][1] 0xBDB2 %S32 #Signed
bbox[471][2] 0xBDB4 %S32 #Signed
bbox[471][3] 0xBDB6 %S32 #Signed
bbox[471][4] 0xBDB8 %S32 #Signed
bbox[471][5] 0xBDBA %S32 #Signed
bbox[471][6] 0xBDBC %S32 #Signed
bbox[471][7] 0xBDBE %S32 #Signed
bbox[472][0] 0xBDC0 %S32 #Signed
bbox[472][1] 0xBDC2 %S32 #Signed
bbox[472][2] 0xBDC4 %S32 #Signed
bbox[472][3] 0xBDC6 %S32 #Signed
bbox[472][4] 0xBDC8 %S32 #Signed
bbox[472][5] 0xBDCA %S32 #Signed
bbox[472][6] 0xBDCC %S32 #Signed
bbox[472][7] 0xBDCE %S32 #Signed
bbox[473][0] 0xBDD0 %S32 #Signed
bbox[473][1] 0xBDD2 %S32 #Signed
bbox[473][2] 0xBDD4 %S32 #Signed
bbox[473][3] 0xBDD6 %S32 #Signed
bbox[473][4] 0xBDD8 %S32 #Signed
bbox[473][5] 0xBDDA %S32 #Signed
bbox[473][6] 0xBDDC %S32 #Signed
bbox[473][7] 0xBDDE %S32 #Signed
bbox[474][0] 0xBDE0 %S32 #Signed
bbox[474][1] 0xBDE2 %S32 #Signed
bbox[474][2] 0xBDE4 %S32 #Signed
bbox[474][3] 0xBDE6 %S32 #Signed
bbox[474][4] 0xBDE8 %S32 #Signed
bbox[474][5] 0xBDEA %S32 #Signed
bbox[474][6] 0xBDEC %S32 #Signed
bbox[474][7] 0xBDEE %S32 #Signed
bbox[475][0] 0xBDF0 %S32 #Signed
bbox[475][1] 0xBDF2 %S32 #Signed
bbox[475][2] 0xBDF4 %S32 #Signed
bbox[475][3] 0xBDF6 %S32 #Signed
bbox[475][4] 0xBDF8 %S32 #Signed
bbox[475][5] 0xBDFA %S32 #Signed
bbox[475][6] 0xBDFC %S32 #Signed
bbox[475][7] 0xBDFE %S32 #Signed
bbox[476][0] 0xBE00 %S32 #Signed
bbox[476][1] 0xBE02 %S32 #Signed
bbox[476][2] 0xBE04 %S32 #Signed
bbox[476][3] 0xBE06 %S32 #Signed
bbox[476][4] 0xBE08 %S32 #Signed
bbox[476][5] 0xBE0A %S32 #Signed
bbox[476][6] 0xBE0C %S32 #Signed
bbox[476][7] 0xBE0E %S32 #Signed
bbox[477][0] 0xBE10 %S32 #Signed
bbox[477][1] 0xBE12 %S32 #Signed
bbox[477][2] 0xBE14 %S32 #Signed
bbox[477][3] 0xBE16 %S32 #Signed
bbox[477][4] 0xBE18 %S32 #Signed
bbox[477][5] 0xBE1A %S32 #Signed
bbox[477][6] 0xBE1C %S32 #Signed
bbox[477][7] 0xBE1E %S32 #Signed
bbox[478][0] 0xBE20 %S32 #Signed
bbox[478][1] 0xBE22 %S32 #Signed
bbox[478][2] 0xBE24 %S32 #Signed
bbox[478][3] 0xBE26 %S32 #Signed
bbox[478][4] 0xBE28 %S32 #Signed
bbox[478][5] 0xBE2A %S32 #Signed
bbox[478][6] 0xBE2C %S32 #Signed
bbox[478][7] 0xBE2E %S32 #Signed
bbox[479][0] 0xBE30 %S32 #Signed
bbox[479][1] 0xBE32 %S32 #Signed
bbox[479][2] 0xBE34 %S32 #Signed
bbox[479][3] 0xBE36 %S32 #Signed
bbox[479][4] 0xBE38 %S32 #Signed
bbox[479][5] 0xBE3A %S32 #Signed
bbox[479][6] 0xBE3C %S32 #Signed
bbox[479][7] 0xBE3E %S32 #Signed
bbox[48][0] 0xA340 %S32 #Signed
bbox[48][1] 0xA342 %S32 #Signed
bbox[48][2] 0xA344 %S32 #Signed
bbox[48][3] 0xA346 %S32 #Signed
bbox[48][4] 0xA348 %S32 #Signed
bbox[48][5] 0xA34A %S32 #Signed
bbox[48][6] 0xA34C %S32 #Signed
bbox[48][7] 0xA34E %S32 #Signed
bbox[480][0] 0xBE40 %S32 #Signed
bbox[480][1] 0xBE42 %S32 #Signed
bbox[480][2] 0xBE44 %S32 #Signed
bbox[480][3] 0xBE46 %S32 #Signed
bbox[480][4] 0xBE48 %S32 #Signed
bbox[480][5] 0xBE4A %S32 #Signed
bbox[480][6] 0xBE4C %S32 #Signed
bbox[480][7] 0xBE4E %S32 #Signed
bbox[481][0] 0xBE50 %S32 #Signed
bbox[481][1] 0xBE52 %S32 #Signed
bbox[481][2] 0xBE54 %S32 #Signed
bbox[481][3] 0xBE56 %S32 #Signed
bbox[481][4] 0xBE58 %S32 #Signed
bbox[481][5] 0xBE5A %S32 #Signed
bbox[481][6] 0xBE5C %S32 #Signed
bbox[481][7] 0xBE5E %S32 #Signed
bbox[482][0] 0xBE60 %S32 #Signed
bbox[482][1] 0xBE62 %S32 #Signed
bbox[482][2] 0xBE64 %S32 #Signed
bbox[482][3] 0xBE66 %S32 #Signed
bbox[482][4] 0xBE68 %S32 #Signed
bbox[482][5] 0xBE6A %S32 #Signed
bbox[482][6] 0xBE6C %S32 #Signed
bbox[482][7] 0xBE6E %S32 #Signed
bbox[483][0] 0xBE70 %S32 #Signed
bbox[483][1] 0xBE72 %S32 #Signed
bbox[483][2] 0xBE74 %S32 #Signed
bbox[483][3] 0xBE76 %S32 #Signed
bbox[483][4] 0xBE78 %S32 #Signed
bbox[483][5] 0xBE7A %S32 #Signed
bbox[483][6] 0xBE7C %S32 #Signed
bbox[483][7] 0xBE7E %S32 #Signed
bbox[484][0] 0xBE80 %S32 #Signed
bbox[484][1] 0xBE82 %S32 #Signed
bbox[484][2] 0xBE84 %S32 #Signed
bbox[484][3] 0xBE86 %S32 #Signed
bbox[484][4] 0xBE88 %S32 #Signed
bbox[484][5] 0xBE8A %S32 #Signed
bbox[484][6] 0xBE8C %S32 #Signed
bbox[484][7] 0xBE8E %S32 #Signed
bbox[485][0] 0xBE90 %S32 #Signed
bbox[485][1] 0xBE92 %S32 #Signed
bbox[485][2] 0xBE94 %S32 #Signed
bbox[485][3] 0xBE96 %S32 #Signed
bbox[485][4] 0xBE98 %S32 #Signed
bbox[485][5] 0xBE9A %S32 #Signed
bbox[485][6] 0xBE9C %S32 #Signed
bbox[485][7] 0xBE9E %S32 #Signed
bbox[486][0] 0xBEA0 %S32 #Signed
bbox[486][1] 0xBEA2 %S32 #Signed
bbox[486][2] 0xBEA4 %S32 #Signed
bbox[486][3] 0xBEA6 %S32 #Signed
bbox[486][4] 0xBEA8 %S32 #Signed
bbox[486][5] 0xBEAA %S32 #Signed
bbox[486][6] 0xBEAC %S32 #Signed
bbox[486][7] 0xBEAE %S32 #Signed
bbox[487][0] 0xBEB0 %S32 #Signed
bbox[487][1] 0xBEB2 %S32 #Signed
bbox[487][2] 0xBEB4 %S32 #Signed
bbox[487][3] 0xBEB6 %S32 #Signed
bbox[487][4] 0xBEB8 %S32 #Signed
bbox[487][5] 0xBEBA %S32 #Signed
bbox[487][6] 0xBEBC %S32 #Signed
bbox[487][7] 0xBEBE %S32 #Signed
bbox[488][0] 0xBEC0 %S32 #Signed
bbox[488][1] 0xBEC2 %S32 #Signed
bbox[488][2] 0xBEC4 %S32 #Signed
bbox[488][3] 0xBEC6 %S32 #Signed
bbox[488][4] 0xBEC8 %S32 #Signed
bbox[488][5] 0xBECA %S32 #Signed
bbox[488][6] 0xBECC %S32 #Signed
bbox[488][7] 0xBECE %S32 #Signed
bbox[489][0] 0xBED0 %S32 #Signed
bbox[489][1] 0xBED2 %S32 #Signed
bbox[489][2] 0xBED4 %S32 #Signed
bbox[489][3] 0xBED6 %S32 #Signed
bbox[489][4] 0xBED8 %S32 #Signed
bbox[489][5] 0xBEDA %S32 #Signed
bbox[489][6] 0xBEDC %S32 #Signed
bbox[489][7] 0xBEDE %S32 #Signed
bbox[49][0] 0xA350 %S32 #Signed
bbox[49][1] 0xA352 %S32 #Signed
bbox[49][2] 0xA354 %S32 #Signed
bbox[49][3] 0xA356 %S32 #Signed
bbox[49][4] 0xA358 %S32 #Signed
bbox[49][5] 0xA35A %S32 #Signed
bbox[49][6] 0xA35C %S32 #Signed
bbox[49][7] 0xA35E %S32 #Signed
bbox[490][0] 0xBEE0 %S32 #Signed
bbox[490][1] 0xBEE2 %S32 #Signed
bbox[490][2] 0xBEE4 %S32 #Signed
bbox[490][3] 0xBEE6 %S32 #Signed
bbox[490][4] 0xBEE8 %S32 #Signed
bbox[490][5] 0xBEEA %S32 #Signed
bbox[490][6] 0xBEEC %S32 #Signed
bbox[490][7] 0xBEEE %S32 #Signed
bbox[491][0] 0xBEF0 %S32 #Signed
bbox[491][1] 0xBEF2 %S32 #Signed
bbox[491][2] 0xBEF4 %S32 #Signed
bbox[491][3] 0xBEF6 %S32 #Signed
bbox[491][4] 0xBEF8 %S32 #Signed
bbox[491][5] 0xBEFA %S32 #Signed
bbox[491][6] 0xBEFC %S32 #Signed
bbox[491][7] 0xBEFE %S32 #Signed
bbox[492][0] 0xBF00 %S32 #Signed
bbox[492][1] 0xBF02 %S32 #Signed
bbox[492][2] 0xBF04 %S32 #Signed
bbox[492][3] 0xBF06 %S32 #Signed
bbox[492][4] 0xBF08 %S32 #Signed
bbox[492][5] 0xBF0A %S32 #Signed
bbox[492][6] 0xBF0C %S32 #Signed
bbox[492][7] 0xBF0E %S32 #Signed
bbox[493][0] 0xBF10 %S32 #Signed
bbox[493][1] 0xBF12 %S32 #Signed
bbox[493][2] 0xBF14 %S32 #Signed
bbox[493][3] 0xBF16 %S32 #Signed
bbox[493][4] 0xBF18 %S32 #Signed
bbox[493][5] 0xBF1A %S32 #Signed
bbox[493][6] 0xBF1C %S32 #Signed
bbox[493][7] 0xBF1E %S32 #Signed
bbox[494][0] 0xBF20 %S32 #Signed
bbox[494][1] 0xBF22 %S32 #Signed
bbox[494][2] 0xBF24 %S32 #Signed
bbox[494][3] 0xBF26 %S32 #Signed
bbox[494][4] 0xBF28 %S32 #Signed
bbox[494][5] 0xBF2A %S32 #Signed
bbox[494][6] 0xBF2C %S32 #Signed
bbox[494][7] 0xBF2E %S32 #Signed
bbox[495][0] 0xBF30 %S32 #Signed
bbox[495][1] 0xBF32 %S32 #Signed
bbox[495][2] 0xBF34 %S32 #Signed
bbox[495][3] 0xBF36 %S32 #Signed
bbox[495][4] 0xBF38 %S32 #Signed
bbox[495][5] 0xBF3A %S32 #Signed
bbox[495][6] 0xBF3C %S32 #Signed
bbox[495][7] 0xBF3E %S32 #Signed
bbox[496][0] 0xBF40 %S32 #Signed
bbox[496][1] 0xBF42 %S32 #Signed
bbox[496][2] 0xBF44 %S32 #Signed
bbox[496][3] 0xBF46 %S32 #Signed
bbox[496][4] 0xBF48 %S32 #Signed
bbox[496][5] 0xBF4A %S32 #Signed
bbox[496][6] 0xBF4C %S32 #Signed
bbox[496][7] 0xBF4E %S32 #Signed
bbox[497][0] 0xBF50 %S32 #Signed
bbox[497][1] 0xBF52 %S32 #Signed
bbox[497][2] 0xBF54 %S32 #Signed
bbox[497][3] 0xBF56 %S32 #Signed
bbox[497][4] 0xBF58 %S32 #Signed
bbox[497][5] 0xBF5A %S32 #Signed
bbox[497][6] 0xBF5C %S32 #Signed
bbox[497][7] 0xBF5E %S32 #Signed
bbox[498][0] 0xBF60 %S32 #Signed
bbox[498][1] 0xBF62 %S32 #Signed
bbox[498][2] 0xBF64 %S32 #Signed
bbox[498][3] 0xBF66 %S32 #Signed
bbox[498][4] 0xBF68 %S32 #Signed
bbox[498][5] 0xBF6A %S32 #Signed
bbox[498][6] 0xBF6C %S32 #Signed
bbox[498][7] 0xBF6E %S32 #Signed
bbox[499][0] 0xBF70 %S32 #Signed
bbox[499][1] 0xBF72 %S32 #Signed
bbox[499][2] 0xBF74 %S32 #Signed
bbox[499][3] 0xBF76 %S32 #Signed
bbox[499][4] 0xBF78 %S32 #Signed
bbox[499][5] 0xBF7A %S32 #Signed
bbox[499][6] 0xBF7C %S32 #Signed
bbox[499][7] 0xBF7E %S32 #Signed
bbox[5][0] 0xA090 %S32 #Signed
bbox[5][1] 0xA092 %S32 #Signed
bbox[5][2] 0xA094 %S32 #Signed
bbox[5][3] 0xA096 %S32 #Signed
bbox[5][4] 0xA098 %S32 #Signed
bbox[5][5] 0xA09A %S32 #Signed
bbox[5][6] 0xA09C %S32 #Signed
bbox[5][7] 0xA09E %S32 #Signed
bbox[50][0] 0xA360 %S32 #Signed
bbox[50][1] 0xA362 %S32 #Signed
bbox[50][2] 0xA364 %S32 #Signed
bbox[50][3] 0xA366 %S32 #Signed
bbox[50][4] 0xA368 %S32 #Signed
bbox[50][5] 0xA36A %S32 #Signed
bbox[50][6] 0xA36C %S32 #Signed
bbox[50][7] 0xA36E %S32 #Signed
bbox[500][0] 0xBF80 %S32 #Signed
bbox[500][1] 0xBF82 %S32 #Signed
bbox[500][2] 0xBF84 %S32 #Signed
bbox[500][3] 0xBF86 %S32 #Signed
bbox[500][4] 0xBF88 %S32 #Signed
bbox[500][5] 0xBF8A %S32 #Signed
bbox[500][6] 0xBF8C %S32 #Signed
bbox[500][7] 0xBF8E %S32 #Signed
bbox[501][0] 0xBF90 %S32 #Signed
bbox[501][1] 0xBF92 %S32 #Signed
bbox[501][2] 0xBF94 %S32 #Signed
bbox[501][3] 0xBF96 %S32 #Signed
bbox[501][4] 0xBF98 %S32 #Signed
bbox[501][5] 0xBF9A %S32 #Signed
bbox[501][6] 0xBF9C %S32 #Signed
bbox[501][7] 0xBF9E %S32 #Signed
bbox[502][0] 0xBFA0 %S32 #Signed
bbox[502][1] 0xBFA2 %S32 #Signed
bbox[502][2] 0xBFA4 %S32 #Signed
bbox[502][3] 0xBFA6 %S32 #Signed
bbox[502][4] 0xBFA8 %S32 #Signed
bbox[502][5] 0xBFAA %S32 #Signed
bbox[502][6] 0xBFAC %S32 #Signed
bbox[502][7] 0xBFAE %S32 #Signed
bbox[503][0] 0xBFB0 %S32 #Signed
bbox[503][1] 0xBFB2 %S32 #Signed
bbox[503][2] 0xBFB4 %S32 #Signed
bbox[503][3] 0xBFB6 %S32 #Signed
bbox[503][4] 0xBFB8 %S32 #Signed
bbox[503][5] 0xBFBA %S32 #Signed
bbox[503][6] 0xBFBC %S32 #Signed
bbox[503][7] 0xBFBE %S32 #Signed
bbox[504][0] 0xBFC0 %S32 #Signed
bbox[504][1] 0xBFC2 %S32 #Signed
bbox[504][2] 0xBFC4 %S32 #Signed
bbox[504][3] 0xBFC6 %S32 #Signed
bbox[504][4] 0xBFC8 %S32 #Signed
bbox[504][5] 0xBFCA %S32 #Signed
bbox[504][6] 0xBFCC %S32 #Signed
bbox[504][7] 0xBFCE %S32 #Signed
bbox[505][0] 0xBFD0 %S32 #Signed
bbox[505][1] 0xBFD2 %S32 #Signed
bbox[505][2] 0xBFD4 %S32 #Signed
bbox[505][3] 0xBFD6 %S32 #Signed
bbox[505][4] 0xBFD8 %S32 #Signed
bbox[505][5] 0xBFDA %S32 #Signed
bbox[505][6] 0xBFDC %S32 #Signed
bbox[505][7] 0xBFDE %S32 #Signed
bbox[506][0] 0xBFE0 %S32 #Signed
bbox[506][1] 0xBFE2 %S32 #Signed
bbox[506][2] 0xBFE4 %S32 #Signed
bbox[506][3] 0xBFE6 %S32 #Signed
bbox[506][4] 0xBFE8 %S32 #Signed
bbox[506][5] 0xBFEA %S32 #Signed
bbox[506][6] 0xBFEC %S32 #Signed
bbox[506][7] 0xBFEE %S32 #Signed
bbox[507][0] 0xBFF0 %S32 #Signed
bbox[507][1] 0xBFF2 %S32 #Signed
bbox[507][2] 0xBFF4 %S32 #Signed
bbox[507][3] 0xBFF6 %S32 #Signed
bbox[507][4] 0xBFF8 %S32 #Signed
bbox[507][5] 0xBFFA %S32 #Signed
bbox[507][6] 0xBFFC %S32 #Signed
bbox[507][7] 0xBFFE %S32 #Signed
bbox[508][0] 0xC000 %S32 #Signed
bbox[508][1] 0xC002 %S32 #Signed
bbox[508][2] 0xC004 %S32 #Signed
bbox[508][3] 0xC006 %S32 #Signed
bbox[508][4] 0xC008 %S32 #Signed
bbox[508][5] 0xC00A %S32 #Signed
bbox[508][6] 0xC00C %S32 #Signed
bbox[508][7] 0xC00E %S32 #Signed
bbox[509][0] 0xC010 %S32 #Signed
bbox[509][1] 0xC012 %S32 #Signed
bbox[509][2] 0xC014 %S32 #Signed
bbox[509][3] 0xC016 %S32 #Signed
bbox[509][4] 0xC018 %S32 #Signed
bbox[509][5] 0xC01A %S32 #Signed
bbox[509][6] 0xC01C %S32 #Signed
bbox[509][7] 0xC01E %S32 #Signed
bbox[51][0] 0xA370 %S32 #Signed
bbox[51][1] 0xA372 %S32 #Signed
bbox[51][2] 0xA374 %S32 #Signed
bbox[51][3] 0xA376 %S32 #Signed
bbox[51][4] 0xA378 %S32 #Signed
bbox[51][5] 0xA37A %S32 #Signed
bbox[51][6] 0xA37C %S32 #Signed
bbox[51][7] 0xA37E %S32 #Signed
bbox[510][0] 0xC020 %S32 #Signed
bbox[510][1] 0xC022 %S32 #Signed
bbox[510][2] 0xC024 %S32 #Signed
bbox[510][3] 0xC026 %S32 #Signed
bbox[510][4] 0xC028 %S32 #Signed
bbox[510][5] 0xC02A %S32 #Signed
bbox[510][6] 0xC02C %S32 #Signed
bbox[510][7] 0xC02E %S32 #Signed
bbox[511][0] 0xC030 %S32 #Signed
bbox[511][1] 0xC032 %S32 #Signed
bbox[511][2] 0xC034 %S32 #Signed
bbox[511][3] 0xC036 %S32 #Signed
bbox[511][4] 0xC038 %S32 #Signed
bbox[511][5] 0xC03A %S32 #Signed
bbox[511][6] 0xC03C %S32 #Signed
bbox[511][7] 0xC03E %S32 #Signed
bbox[52][0] 0xA380 %S32 #Signed
bbox[52][1] 0xA382 %S32 #Signed
bbox[52][2] 0xA384 %S32 #Signed
bbox[52][3] 0xA386 %S32 #Signed
bbox[52][4] 0xA388 %S32 #Signed
bbox[52][5] 0xA38A %S32 #Signed
bbox[52][6] 0xA38C %S32 #Signed
bbox[52][7] 0xA38E %S32 #Signed
bbox[53][0] 0xA390 %S32 #Signed
bbox[53][1] 0xA392 %S32 #Signed
bbox[53][2] 0xA394 %S32 #Signed
bbox[53][3] 0xA396 %S32 #Signed
bbox[53][4] 0xA398 %S32 #Signed
bbox[53][5] 0xA39A %S32 #Signed
bbox[53][6] 0xA39C %S32 #Signed
bbox[53][7] 0xA39E %S32 #Signed
bbox[54][0] 0xA3A0 %S32 #Signed
bbox[54][1] 0xA3A2 %S32 #Signed
bbox[54][2] 0xA3A4 %S32 #Signed
bbox[54][3] 0xA3A6 %S32 #Signed
bbox[54][4] 0xA3A8 %S32 #Signed
bbox[54][5] 0xA3AA %S32 #Signed
bbox[54][6] 0xA3AC %S32 #Signed
bbox[54][7] 0xA3AE %S32 #Signed
bbox[55][0] 0xA3B0 %S32 #Signed
bbox[55][1] 0xA3B2 %S32 #Signed
bbox[55][2] 0xA3B4 %S32 #Signed
bbox[55][3] 0xA3B6 %S32 #Signed
bbox[55][4] 0xA3B8 %S32 #Signed
bbox[55][5] 0xA3BA %S32 #Signed
bbox[55][6] 0xA3BC %S32 #Signed
bbox[55][7] 0xA3BE %S32 #Signed
bbox[56][0] 0xA3C0 %S32 #Signed
bbox[56][1] 0xA3C2 %S32 #Signed
bbox[56][2] 0xA3C4 %S32 #Signed
bbox[56][3] 0xA3C6 %S32 #Signed
bbox[56][4] 0xA3C8 %S32 #Signed
bbox[56][5] 0xA3CA %S32 #Signed
bbox[56][6] 0xA3CC %S32 #Signed
bbox[56][7] 0xA3CE %S32 #Signed
bbox[57][0] 0xA3D0 %S32 #Signed
bbox[57][1] 0xA3D2 %S32 #Signed
bbox[57][2] 0xA3D4 %S32 #Signed
bbox[57][3] 0xA3D6 %S32 #Signed
bbox[57][4] 0xA3D8 %S32 #Signed
bbox[57][5] 0xA3DA %S32 #Signed
bbox[57][6] 0xA3DC %S32 #Signed
bbox[57][7] 0xA3DE %S32 #Signed
bbox[58][0] 0xA3E0 %S32 #Signed
bbox[58][1] 0xA3E2 %S32 #Signed
bbox[58][2] 0xA3E4 %S32 #Signed
bbox[58][3] 0xA3E6 %S32 #Signed
bbox[58][4] 0xA3E8 %S32 #Signed
bbox[58][5] 0xA3EA %S32 #Signed
bbox[58][6] 0xA3EC %S32 #Signed
bbox[58][7] 0xA3EE %S32 #Signed
bbox[59][0] 0xA3F0 %S32 #Signed
bbox[59][1] 0xA3F2 %S32 #Signed
bbox[59][2] 0xA3F4 %S32 #Signed
bbox[59][3] 0xA3F6 %S32 #Signed
bbox[59][4] 0xA3F8 %S32 #Signed
bbox[59][5] 0xA3FA %S32 #Signed
bbox[59][6] 0xA3FC %S32 #Signed
bbox[59][7] 0xA3FE %S32 #Signed
bbox[6][0] 0xA0A0 %S32 #Signed
bbox[6][1] 0xA0A2 %S32 #Signed
bbox[6][2] 0xA0A4 %S32 #Signed
bbox[6][3] 0xA0A6 %S32 #Signed
bbox[6][4] 0xA0A8 %S32 #Signed
bbox[6][5] 0xA0AA %S32 #Signed
bbox[6][6] 0xA0AC %S32 #Signed
bbox[6][7] 0xA0AE %S32 #Signed
bbox[60][0] 0xA400 %S32 #Signed
bbox[60][1] 0xA402 %S32 #Signed
bbox[60][2] 0xA404 %S32 #Signed
bbox[60][3] 0xA406 %S32 #Signed
bbox[60][4] 0xA408 %S32 #Signed
bbox[60][5] 0xA40A %S32 #Signed
bbox[60][6] 0xA40C %S32 #Signed
bbox[60][7] 0xA40E %S32 #Signed
bbox[61][0] 0xA410 %S32 #Signed
bbox[61][1] 0xA412 %S32 #Signed
bbox[61][2] 0xA414 %S32 #Signed
bbox[61][3] 0xA416 %S32 #Signed
bbox[61][4] 0xA418 %S32 #Signed
bbox[61][5] 0xA41A %S32 #Signed
bbox[61][6] 0xA41C %S32 #Signed
bbox[61][7] 0xA41E %S32 #Signed
bbox[62][0] 0xA420 %S32 #Signed
bbox[62][1] 0xA422 %S32 #Signed
bbox[62][2] 0xA424 %S32 #Signed
bbox[62][3] 0xA426 %S32 #Signed
bbox[62][4] 0xA428 %S32 #Signed
bbox[62][5] 0xA42A %S32 #Signed
bbox[62][6] 0xA42C %S32 #Signed
bbox[62][7] 0xA42E %S32 #Signed
bbox[63][0] 0xA430 %S32 #Signed
bbox[63][1] 0xA432 %S32 #Signed
bbox[63][2] 0xA434 %S32 #Signed
bbox[63][3] 0xA436 %S32 #Signed
bbox[63][4] 0xA438 %S32 #Signed
bbox[63][5] 0xA43A %S32 #Signed
bbox[63][6] 0xA43C %S32 #Signed
bbox[63][7] 0xA43E %S32 #Signed
bbox[64][0] 0xA440 %S32 #Signed
bbox[64][1] 0xA442 %S32 #Signed
bbox[64][2] 0xA444 %S32 #Signed
bbox[64][3] 0xA446 %S32 #Signed
bbox[64][4] 0xA448 %S32 #Signed
bbox[64][5] 0xA44A %S32 #Signed
bbox[64][6] 0xA44C %S32 #Signed
bbox[64][7] 0xA44E %S32 #Signed
bbox[65][0] 0xA450 %S32 #Signed
bbox[65][1] 0xA452 %S32 #Signed
bbox[65][2] 0xA454 %S32 #Signed
bbox[65][3] 0xA456 %S32 #Signed
bbox[65][4] 0xA458 %S32 #Signed
bbox[65][5] 0xA45A %S32 #Signed
bbox[65][6] 0xA45C %S32 #Signed
bbox[65][7] 0xA45E %S32 #Signed
bbox[66][0] 0xA460 %S32 #Signed
bbox[66][1] 0xA462 %S32 #Signed
bbox[66][2] 0xA464 %S32 #Signed
bbox[66][3] 0xA466 %S32 #Signed
bbox[66][4] 0xA468 %S32 #Signed
bbox[66][5] 0xA46A %S32 #Signed
bbox[66][6] 0xA46C %S32 #Signed
bbox[66][7] 0xA46E %S32 #Signed
bbox[67][0] 0xA470 %S32 #Signed
bbox[67][1] 0xA472 %S32 #Signed
bbox[67][2] 0xA474 %S32 #Signed
bbox[67][3] 0xA476 %S32 #Signed
bbox[67][4] 0xA478 %S32 #Signed
bbox[67][5] 0xA47A %S32 #Signed
bbox[67][6] 0xA47C %S32 #Signed
bbox[67][7] 0xA47E %S32 #Signed
bbox[68][0] 0xA480 %S32 #Signed
bbox[68][1] 0xA482 %S32 #Signed
bbox[68][2] 0xA484 %S32 #Signed
bbox[68][3] 0xA486 %S32 #Signed
bbox[68][4] 0xA488 %S32 #Signed
bbox[68][5] 0xA48A %S32 #Signed
bbox[68][6] 0xA48C %S32 #Signed
bbox[68][7] 0xA48E %S32 #Signed
bbox[69][0] 0xA490 %S32 #Signed
bbox[69][1] 0xA492 %S32 #Signed
bbox[69][2] 0xA494 %S32 #Signed
bbox[69][3] 0xA496 %S32 #Signed
bbox[69][4] 0xA498 %S32 #Signed
bbox[69][5] 0xA49A %S32 #Signed
bbox[69][6] 0xA49C %S32 #Signed
bbox[69][7] 0xA49E %S32 #Signed
bbox[7][0] 0xA0B0 %S32 #Signed
bbox[7][1] 0xA0B2 %S32 #Signed
bbox[7][2] 0xA0B4 %S32 #Signed
bbox[7][3] 0xA0B6 %S32 #Signed
bbox[7][4] 0xA0B8 %S32 #Signed
bbox[7][5] 0xA0BA %S32 #Signed
bbox[7][6] 0xA0BC %S32 #Signed
bbox[7][7] 0xA0BE %S32 #Signed
bbox[70][0] 0xA4A0 %S32 #Signed
bbox[70][1] 0xA4A2 %S32 #Signed
bbox[70][2] 0xA4A4 %S32 #Signed
bbox[70][3] 0xA4A6 %S32 #Signed
bbox[70][4] 0xA4A8 %S32 #Signed
bbox[70][5] 0xA4AA %S32 #Signed
bbox[70][6] 0xA4AC %S32 #Signed
bbox[70][7] 0xA4AE %S32 #Signed
bbox[71][0] 0xA4B0 %S32 #Signed
bbox[71][1] 0xA4B2 %S32 #Signed
bbox[71][2] 0xA4B4 %S32 #Signed
bbox[71][3] 0xA4B6 %S32 #Signed
bbox[71][4] 0xA4B8 %S32 #Signed
bbox[71][5] 0xA4BA %S32 #Signed
bbox[71][6] 0xA4BC %S32 #Signed
bbox[71][7] 0xA4BE %S32 #Signed
bbox[72][0] 0xA4C0 %S32 #Signed
bbox[72][1] 0xA4C2 %S32 #Signed
bbox[72][2] 0xA4C4 %S32 #Signed
bbox[72][3] 0xA4C6 %S32 #Signed
bbox[72][4] 0xA4C8 %S32 #Signed
bbox[72][5] 0xA4CA %S32 #Signed
bbox[72][6] 0xA4CC %S32 #Signed
bbox[72][7] 0xA4CE %S32 #Signed
bbox[73][0] 0xA4D0 %S32 #Signed
bbox[73][1] 0xA4D2 %S32 #Signed
bbox[73][2] 0xA4D4 %S32 #Signed
bbox[73][3] 0xA4D6 %S32 #Signed
bbox[73][4] 0xA4D8 %S32 #Signed
bbox[73][5] 0xA4DA %S32 #Signed
bbox[73][6] 0xA4DC %S32 #Signed
bbox[73][7] 0xA4DE %S32 #Signed
bbox[74][0] 0xA4E0 %S32 #Signed
bbox[74][1] 0xA4E2 %S32 #Signed
bbox[74][2] 0xA4E4 %S32 #Signed
bbox[74][3] 0xA4E6 %S32 #Signed
bbox[74][4] 0xA4E8 %S32 #Signed
bbox[74][5] 0xA4EA %S32 #Signed
bbox[74][6] 0xA4EC %S32 #Signed
bbox[74][7] 0xA4EE %S32 #Signed
bbox[75][0] 0xA4F0 %S32 #Signed
bbox[75][1] 0xA4F2 %S32 #Signed
bbox[75][2] 0xA4F4 %S32 #Signed
bbox[75][3] 0xA4F6 %S32 #Signed
bbox[75][4] 0xA4F8 %S32 #Signed
bbox[75][5] 0xA4FA %S32 #Signed
bbox[75][6] 0xA4FC %S32 #Signed
bbox[75][7] 0xA4FE %S32 #Signed
bbox[76][0] 0xA500 %S32 #Signed
bbox[76][1] 0xA502 %S32 #Signed
bbox[76][2] 0xA504 %S32 #Signed
bbox[76][3] 0xA506 %S32 #Signed
bbox[76][4] 0xA508 %S32 #Signed
bbox[76][5] 0xA50A %S32 #Signed
bbox[76][6] 0xA50C %S32 #Signed
bbox[76][7] 0xA50E %S32 #Signed
bbox[77][0] 0xA510 %S32 #Signed
bbox[77][1] 0xA512 %S32 #Signed
bbox[77][2] 0xA514 %S32 #Signed
bbox[77][3] 0xA516 %S32 #Signed
bbox[77][4] 0xA518 %S32 #Signed
bbox[77][5] 0xA51A %S32 #Signed
bbox[77][6] 0xA51C %S32 #Signed
bbox[77][7] 0xA51E %S32 #Signed
bbox[78][0] 0xA520 %S32 #Signed
bbox[78][1] 0xA522 %S32 #Signed
bbox[78][2] 0xA524 %S32 #Signed
bbox[78][3] 0xA526 %S32 #Signed
bbox[78][4] 0xA528 %S32 #Signed
bbox[78][5] 0xA52A %S32 #Signed
bbox[78][6] 0xA52C %S32 #Signed
bbox[78][7] 0xA52E %S32 #Signed
bbox[79][0] 0xA530 %S32 #Signed
bbox[79][1] 0xA532 %S32 #Signed
bbox[79][2] 0xA534 %S32 #Signed
bbox[79][3] 0xA536 %S32 #Signed
bbox[79][4] 0xA538 %S32 #Signed
bbox[79][5] 0xA53A %S32 #Signed
bbox[79][6] 0xA53C %S32 #Signed
bbox[79][7] 0xA53E %S32 #Signed
bbox[8][0] 0xA0C0 %S32 #Signed
bbox[8][1] 0xA0C2 %S32 #Signed
bbox[8][2] 0xA0C4 %S32 #Signed
bbox[8][3] 0xA0C6 %S32 #Signed
bbox[8][4] 0xA0C8 %S32 #Signed
bbox[8][5] 0xA0CA %S32 #Signed
bbox[8][6] 0xA0CC %S32 #Signed
bbox[8][7] 0xA0CE %S32 #Signed
bbox[80][0] 0xA540 %S32 #Signed
bbox[80][1] 0xA542 %S32 #Signed
bbox[80][2] 0xA544 %S32 #Signed
bbox[80][3] 0xA546 %S32 #Signed
bbox[80][4] 0xA548 %S32 #Signed
bbox[80][5] 0xA54A %S32 #Signed
bbox[80][6] 0xA54C %S32 #Signed
bbox[80][7] 0xA54E %S32 #Signed
bbox[81][0] 0xA550 %S32 #Signed
bbox[81][1] 0xA552 %S32 #Signed
bbox[81][2] 0xA554 %S32 #Signed
bbox[81][3] 0xA556 %S32 #Signed
bbox[81][4] 0xA558 %S32 #Signed
bbox[81][5] 0xA55A %S32 #Signed
bbox[81][6] 0xA55C %S32 #Signed
bbox[81][7] 0xA55E %S32 #Signed
bbox[82][0] 0xA560 %S32 #Signed
bbox[82][1] 0xA562 %S32 #Signed
bbox[82][2] 0xA564 %S32 #Signed
bbox[82][3] 0xA566 %S32 #Signed
bbox[82][4] 0xA568 %S32 #Signed
bbox[82][5] 0xA56A %S32 #Signed
bbox[82][6] 0xA56C %S32 #Signed
bbox[82][7] 0xA56E %S32 #Signed
bbox[83][0] 0xA570 %S32 #Signed
bbox[83][1] 0xA572 %S32 #Signed
bbox[83][2] 0xA574 %S32 #Signed
bbox[83][3] 0xA576 %S32 #Signed
bbox[83][4] 0xA578 %S32 #Signed
bbox[83][5] 0xA57A %S32 #Signed
bbox[83][6] 0xA57C %S32 #Signed
bbox[83][7] 0xA57E %S32 #Signed
bbox[84][0] 0xA580 %S32 #Signed
bbox[84][1] 0xA582 %S32 #Signed
bbox[84][2] 0xA584 %S32 #Signed
bbox[84][3] 0xA586 %S32 #Signed
bbox[84][4] 0xA588 %S32 #Signed
bbox[84][5] 0xA58A %S32 #Signed
bbox[84][6] 0xA58C %S32 #Signed
bbox[84][7] 0xA58E %S32 #Signed
bbox[85][0] 0xA590 %S32 #Signed
bbox[85][1] 0xA592 %S32 #Signed
bbox[85][2] 0xA594 %S32 #Signed
bbox[85][3] 0xA596 %S32 #Signed
bbox[85][4] 0xA598 %S32 #Signed
bbox[85][5] 0xA59A %S32 #Signed
bbox[85][6] 0xA59C %S32 #Signed
bbox[85][7] 0xA59E %S32 #Signed
bbox[86][0] 0xA5A0 %S32 #Signed
bbox[86][1] 0xA5A2 %S32 #Signed
bbox[86][2] 0xA5A4 %S32 #Signed
bbox[86][3] 0xA5A6 %S32 #Signed
bbox[86][4] 0xA5A8 %S32 #Signed
bbox[86][5] 0xA5AA %S32 #Signed
bbox[86][6] 0xA5AC %S32 #Signed
bbox[86][7] 0xA5AE %S32 #Signed
bbox[87][0] 0xA5B0 %S32 #Signed
bbox[87][1] 0xA5B2 %S32 #Signed
bbox[87][2] 0xA5B4 %S32 #Signed
bbox[87][3] 0xA5B6 %S32 #Signed
bbox[87][4] 0xA5B8 %S32 #Signed
bbox[87][5] 0xA5BA %S32 #Signed
bbox[87][6] 0xA5BC %S32 #Signed
bbox[87][7] 0xA5BE %S32 #Signed
bbox[88][0] 0xA5C0 %S32 #Signed
bbox[88][1] 0xA5C2 %S32 #Signed
bbox[88][2] 0xA5C4 %S32 #Signed
bbox[88][3] 0xA5C6 %S32 #Signed
bbox[88][4] 0xA5C8 %S32 #Signed
bbox[88][5] 0xA5CA %S32 #Signed
bbox[88][6] 0xA5CC %S32 #Signed
bbox[88][7] 0xA5CE %S32 #Signed
bbox[89][0] 0xA5D0 %S32 #Signed
bbox[89][1] 0xA5D2 %S32 #Signed
bbox[89][2] 0xA5D4 %S32 #Signed
bbox[89][3] 0xA5D6 %S32 #Signed
bbox[89][4] 0xA5D8 %S32 #Signed
bbox[89][5] 0xA5DA %S32 #Signed
bbox[89][6] 0xA5DC %S32 #Signed
bbox[89][7] 0xA5DE %S32 #Signed
bbox[9][0] 0xA0D0 %S32 #Signed
bbox[9][1] 0xA0D2 %S32 #Signed
bbox[9][2] 0xA0D4 %S32 #Signed
bbox[9][3] 0xA0D6 %S32 #Signed
bbox[9][4] 0xA0D8 %S32 #Signed
bbox[9][5] 0xA0DA %S32 #Signed
bbox[9][6] 0xA0DC %S32 #Signed
bbox[9][7] 0xA0DE %S32 #Signed
bbox[90][0] 0xA5E0 %S32 #Signed
bbox[90][1] 0xA5E2 %S32 #Signed
bbox[90][2] 0xA5E4 %S32 #Signed
bbox[90][3] 0xA5E6 %S32 #Signed
bbox[90][4] 0xA5E8 %S32 #Signed
bbox[90][5] 0xA5EA %S32 #Signed
bbox[90][6] 0xA5EC %S32 #Signed
bbox[90][7] 0xA5EE %S32 #Signed
bbox[91][0] 0xA5F0 %S32 #Signed
bbox[91][1] 0xA5F2 %S32 #Signed
bbox[91][2] 0xA5F4 %S32 #Signed
bbox[91][3] 0xA5F6 %S32 #Signed
bbox[91][4] 0xA5F8 %S32 #Signed
bbox[91][5] 0xA5FA %S32 #Signed
bbox[91][6] 0xA5FC %S32 #Signed
bbox[91][7] 0xA5FE %S32 #Signed
bbox[92][0] 0xA600 %S32 #Signed
bbox[92][1] 0xA602 %S32 #Signed
bbox[92][2] 0xA604 %S32 #Signed
bbox[92][3] 0xA606 %S32 #Signed
bbox[92][4] 0xA608 %S32 #Signed
bbox[92][5] 0xA60A %S32 #Signed
bbox[92][6] 0xA60C %S32 #Signed
bbox[92][7] 0xA60E %S32 #Signed
bbox[93][0] 0xA610 %S32 #Signed
bbox[93][1] 0xA612 %S32 #Signed
bbox[93][2] 0xA614 %S32 #Signed
bbox[93][3] 0xA616 %S32 #Signed
bbox[93][4] 0xA618 %S32 #Signed
bbox[93][5] 0xA61A %S32 #Signed
bbox[93][6] 0xA61C %S32 #Signed
bbox[93][7] 0xA61E %S32 #Signed
bbox[94][0] 0xA620 %S32 #Signed
bbox[94][1] 0xA622 %S32 #Signed
bbox[94][2] 0xA624 %S32 #Signed
bbox[94][3] 0xA626 %S32 #Signed
bbox[94][4] 0xA628 %S32 #Signed
bbox[94][5] 0xA62A %S32 #Signed
bbox[94][6] 0xA62C %S32 #Signed
bbox[94][7] 0xA62E %S32 #Signed
bbox[95][0] 0xA630 %S32 #Signed
bbox[95][1] 0xA632 %S32 #Signed
bbox[95][2] 0xA634 %S32 #Signed
bbox[95][3] 0xA636 %S32 #Signed
bbox[95][4] 0xA638 %S32 #Signed
bbox[95][5] 0xA63A %S32 #Signed
bbox[95][6] 0xA63C %S32 #Signed
bbox[95][7] 0xA63E %S32 #Signed
bbox[96][0] 0xA640 %S32 #Signed
bbox[96][1] 0xA642 %S32 #Signed
bbox[96][2] 0xA644 %S32 #Signed
bbox[96][3] 0xA646 %S32 #Signed
bbox[96][4] 0xA648 %S32 #Signed
bbox[96][5] 0xA64A %S32 #Signed
bbox[96][6] 0xA64C %S32 #Signed
bbox[96][7] 0xA64E %S32 #Signed
bbox[97][0] 0xA650 %S32 #Signed
bbox[97][1] 0xA652 %S32 #Signed
bbox[97][2] 0xA654 %S32 #Signed
bbox[97][3] 0xA656 %S32 #Signed
bbox[97][4] 0xA658 %S32 #Signed
bbox[97][5] 0xA65A %S32 #Signed
bbox[97][6] 0xA65C %S32 #Signed
bbox[97][7] 0xA65E %S32 #Signed
bbox[98][0] 0xA660 %S32 #Signed
bbox[98][1] 0xA662 %S32 #Signed
bbox[98][2] 0xA664 %S32 #Signed
bbox[98][3] 0xA666 %S32 #Signed
bbox[98][4] 0xA668 %S32 #Signed
bbox[98][5] 0xA66A %S32 #Signed
bbox[98][6] 0xA66C %S32 #Signed
bbox[98][7] 0xA66E %S32 #Signed
bbox[99][0] 0xA670 %S32 #Signed
bbox[99][1] 0xA672 %S32 #Signed
bbox[99][2] 0xA674 %S32 #Signed
bbox[99][3] 0xA676 %S32 #Signed
bbox[99][4] 0xA678 %S32 #Signed
bbox[99][5] 0xA67A %S32 #Signed
bbox[99][6] 0xA67C %S32 #Signed
bbox[99][7] 0xA67E %S32 #Signed
bbx.div 0xA026 %U32 #Unsigned
bbx.end_idx 0xA02D %U16 #Unsigned
bbx.idx 0xA025 %U16 #Unsigned
bbx.pretrigger 0xA021 %U16 #Unsigned
bbx.sample_time 0xA01A %U32 #Unsigned
bbx.sampled_date 0xA016 %U32 #Unsigned
bbx.sampled_time 0xA018 %U32 #Unsigned
bbx.start_idx 0xA01F %U16 #Unsigned
bbx.state 0xA01E %U16 #Unsigned
bbx.tlevel_type 0xA024 %U16 #Unsigned
bbx.tnow 0xA023 %U16 #Unsigned
bbx.trig_ch_val 0xA02A %S32 #Signed
bbx.trig_ch_val_old 0xA028 %S32 #Signed
bbx.trig_delay 0xA02C %U16 #Unsigned
bbx.trig_level 0xA01C %S32 #Signed
bbx.trig_slope 0xA022 %U16 #Unsigned
bbx.trigger_ch 0xA020 %U16 #Unsigned
bbx.val_addr[0] 0xA006 %U32 #Unsigned
bbx.val_addr[1] 0xA008 %U32 #Unsigned
bbx.val_addr[2] 0xA00A %U32 #Unsigned
bbx.val_addr[3] 0xA00C %U32 #Unsigned
bbx.val_addr[4] 0xA00E %U32 #Unsigned
bbx.val_addr[5] 0xA010 %U32 #Unsigned
bbx.val_addr[6] 0xA012 %U32 #Unsigned
bbx.val_addr[7] 0xA014 %U32 #Unsigned
bbx_mem_length 0xA004 %U32 #Unsigned
bbx_mem_type 0xA000 %UCHAR #Unsigned
BuildDate 0xC7B8 %U32 #Unsigned
BuildTime 0xC7BA %U32 #Unsigned
c_date 0xC7F0 %U32 #Unsigned
c_int00 0x3D9D96 %S16 #Signed
c_time 0xC7EC %U32 #Unsigned
caddr 0xC05E %U32 #Unsigned
ccaddr 0xC062 %U32 #Unsigned
ccdat16 0xC043 %U16 #Unsigned
ccdat32 0xC066 %U32 #Unsigned
check_bad_counter 0xC690 %U32 #Unsigned
check_ok_counter 0xC68E %U32 #Unsigned
checks_and_initial_condition_entry_flag 0xC718 %U32 #Unsigned
checks_and_initial_condition_events_flag 0xC70A %U32 #Unsigned
checks_and_initial_condition_exit_flag 0xC706 %U32 #Unsigned
checks_and_initial_condition_grid_not_ok_flag 0xC702 %U32 #Unsigned
checks_and_initial_condition_VDC_ok_flag 0xC708 %U32 #Unsigned
CLA_IT_CNT 0xC7E6 %U32 #Unsigned
Cla1Regs._MAR0 0x142A %U16 #Unsigned
Cla1Regs._MAR1 0x142B %U16 #Unsigned
Cla1Regs._MPC 0x1428 %U16 #Unsigned
Cla1Regs._MR0.f32 0x1430 %FLOAT #Signed
Cla1Regs._MR0.i32 0x1430 %U32 #Unsigned
Cla1Regs._MR1.f32 0x1434 %FLOAT #Signed
Cla1Regs._MR1.i32 0x1434 %U32 #Unsigned
Cla1Regs._MR2.f32 0x1438 %FLOAT #Signed
Cla1Regs._MR2.i32 0x1438 %U32 #Unsigned
Cla1Regs._MR3.f32 0x143C %FLOAT #Signed
Cla1Regs._MR3.i32 0x143C %U32 #Unsigned
Cla1Regs._MSTF.all 0x142E %U32 #Unsigned
Cla1Regs._MSTF.bit.LUF 0x142E %B32 #MASK=0x2
Cla1Regs._MSTF.bit.LVF 0x142E %B32 #MASK=0x1
Cla1Regs._MSTF.bit.MEALLOW 0x142E %B32 #MASK=0x800
Cla1Regs._MSTF.bit.NF 0x142E %B32 #MASK=0x4
Cla1Regs._MSTF.bit.RNDF32 0x142E %B32 #MASK=0x200
Cla1Regs._MSTF.bit.RPCH 0x142E %B32 #MASK=0xFF0000
Cla1Regs._MSTF.bit.RPCL 0x142E %B32 #MASK=0xF000
Cla1Regs._MSTF.bit.rsvd1 0x142E %B32 #MASK=0x30
Cla1Regs._MSTF.bit.rsvd2 0x142E %B32 #MASK=0x180
Cla1Regs._MSTF.bit.rsvd3 0x142E %B32 #MASK=0x400
Cla1Regs._MSTF.bit.rsvd4 0x142E %B32 #MASK=0xFF000000
Cla1Regs._MSTF.bit.TF 0x142E %B32 #MASK=0x40
Cla1Regs._MSTF.bit.ZF 0x142E %B32 #MASK=0x8
Cla1Regs.MCTL.all 0x1410 %U16 #Unsigned
Cla1Regs.MCTL.bit.HARDRESET 0x1410 %B16 #MASK=0x1
Cla1Regs.MCTL.bit.IACKE 0x1410 %B16 #MASK=0x4
Cla1Regs.MCTL.bit.rsvd1 0x1410 %B16 #MASK=0xFFF8
Cla1Regs.MCTL.bit.SOFTRESET 0x1410 %B16 #MASK=0x2
Cla1Regs.MICLR.all 0x1423 %U16 #Unsigned
Cla1Regs.MICLR.bit.INT1 0x1423 %B16 #MASK=0x1
Cla1Regs.MICLR.bit.INT2 0x1423 %B16 #MASK=0x2
Cla1Regs.MICLR.bit.INT3 0x1423 %B16 #MASK=0x4
Cla1Regs.MICLR.bit.INT4 0x1423 %B16 #MASK=0x8
Cla1Regs.MICLR.bit.INT5 0x1423 %B16 #MASK=0x10
Cla1Regs.MICLR.bit.INT6 0x1423 %B16 #MASK=0x20
Cla1Regs.MICLR.bit.INT7 0x1423 %B16 #MASK=0x40
Cla1Regs.MICLR.bit.INT8 0x1423 %B16 #MASK=0x80
Cla1Regs.MICLR.bit.rsvd1 0x1423 %B16 #MASK=0xFF00
Cla1Regs.MICLROVF.all 0x1424 %U16 #Unsigned
Cla1Regs.MICLROVF.bit.INT1 0x1424 %B16 #MASK=0x1
Cla1Regs.MICLROVF.bit.INT2 0x1424 %B16 #MASK=0x2
Cla1Regs.MICLROVF.bit.INT3 0x1424 %B16 #MASK=0x4
Cla1Regs.MICLROVF.bit.INT4 0x1424 %B16 #MASK=0x8
Cla1Regs.MICLROVF.bit.INT5 0x1424 %B16 #MASK=0x10
Cla1Regs.MICLROVF.bit.INT6 0x1424 %B16 #MASK=0x20
Cla1Regs.MICLROVF.bit.INT7 0x1424 %B16 #MASK=0x40
Cla1Regs.MICLROVF.bit.INT8 0x1424 %B16 #MASK=0x80
Cla1Regs.MICLROVF.bit.rsvd1 0x1424 %B16 #MASK=0xFF00
Cla1Regs.MIER.all 0x1425 %U16 #Unsigned
Cla1Regs.MIER.bit.INT1 0x1425 %B16 #MASK=0x1
Cla1Regs.MIER.bit.INT2 0x1425 %B16 #MASK=0x2
Cla1Regs.MIER.bit.INT3 0x1425 %B16 #MASK=0x4
Cla1Regs.MIER.bit.INT4 0x1425 %B16 #MASK=0x8
Cla1Regs.MIER.bit.INT5 0x1425 %B16 #MASK=0x10
Cla1Regs.MIER.bit.INT6 0x1425 %B16 #MASK=0x20
Cla1Regs.MIER.bit.INT7 0x1425 %B16 #MASK=0x40
Cla1Regs.MIER.bit.INT8 0x1425 %B16 #MASK=0x80
Cla1Regs.MIER.bit.rsvd1 0x1425 %B16 #MASK=0xFF00
Cla1Regs.MIFR.all 0x1420 %U16 #Unsigned
Cla1Regs.MIFR.bit.INT1 0x1420 %B16 #MASK=0x1
Cla1Regs.MIFR.bit.INT2 0x1420 %B16 #MASK=0x2
Cla1Regs.MIFR.bit.INT3 0x1420 %B16 #MASK=0x4
Cla1Regs.MIFR.bit.INT4 0x1420 %B16 #MASK=0x8
Cla1Regs.MIFR.bit.INT5 0x1420 %B16 #MASK=0x10
Cla1Regs.MIFR.bit.INT6 0x1420 %B16 #MASK=0x20
Cla1Regs.MIFR.bit.INT7 0x1420 %B16 #MASK=0x40
Cla1Regs.MIFR.bit.INT8 0x1420 %B16 #MASK=0x80
Cla1Regs.MIFR.bit.rsvd1 0x1420 %B16 #MASK=0xFF00
Cla1Regs.MIFRC.all 0x1422 %U16 #Unsigned
Cla1Regs.MIFRC.bit.INT1 0x1422 %B16 #MASK=0x1
Cla1Regs.MIFRC.bit.INT2 0x1422 %B16 #MASK=0x2
Cla1Regs.MIFRC.bit.INT3 0x1422 %B16 #MASK=0x4
Cla1Regs.MIFRC.bit.INT4 0x1422 %B16 #MASK=0x8
Cla1Regs.MIFRC.bit.INT5 0x1422 %B16 #MASK=0x10
Cla1Regs.MIFRC.bit.INT6 0x1422 %B16 #MASK=0x20
Cla1Regs.MIFRC.bit.INT7 0x1422 %B16 #MASK=0x40
Cla1Regs.MIFRC.bit.INT8 0x1422 %B16 #MASK=0x80
Cla1Regs.MIFRC.bit.rsvd1 0x1422 %B16 #MASK=0xFF00
Cla1Regs.MIOVF.all 0x1421 %U16 #Unsigned
Cla1Regs.MIOVF.bit.INT1 0x1421 %B16 #MASK=0x1
Cla1Regs.MIOVF.bit.INT2 0x1421 %B16 #MASK=0x2
Cla1Regs.MIOVF.bit.INT3 0x1421 %B16 #MASK=0x4
Cla1Regs.MIOVF.bit.INT4 0x1421 %B16 #MASK=0x8
Cla1Regs.MIOVF.bit.INT5 0x1421 %B16 #MASK=0x10
Cla1Regs.MIOVF.bit.INT6 0x1421 %B16 #MASK=0x20
Cla1Regs.MIOVF.bit.INT7 0x1421 %B16 #MASK=0x40
Cla1Regs.MIOVF.bit.INT8 0x1421 %B16 #MASK=0x80
Cla1Regs.MIOVF.bit.rsvd1 0x1421 %B16 #MASK=0xFF00
Cla1Regs.MIRUN.all 0x1426 %U16 #Unsigned
Cla1Regs.MIRUN.bit.INT1 0x1426 %B16 #MASK=0x1
Cla1Regs.MIRUN.bit.INT2 0x1426 %B16 #MASK=0x2
Cla1Regs.MIRUN.bit.INT3 0x1426 %B16 #MASK=0x4
Cla1Regs.MIRUN.bit.INT4 0x1426 %B16 #MASK=0x8
Cla1Regs.MIRUN.bit.INT5 0x1426 %B16 #MASK=0x10
Cla1Regs.MIRUN.bit.INT6 0x1426 %B16 #MASK=0x20
Cla1Regs.MIRUN.bit.INT7 0x1426 %B16 #MASK=0x40
Cla1Regs.MIRUN.bit.INT8 0x1426 %B16 #MASK=0x80
Cla1Regs.MIRUN.bit.rsvd1 0x1426 %B16 #MASK=0xFF00
Cla1Regs.MMEMCFG.all 0x1411 %U16 #Unsigned
Cla1Regs.MMEMCFG.bit.PROGE 0x1411 %B16 #MASK=0x1
Cla1Regs.MMEMCFG.bit.RAM0CPUE 0x1411 %B16 #MASK=0x100
Cla1Regs.MMEMCFG.bit.RAM0E 0x1411 %B16 #MASK=0x10
Cla1Regs.MMEMCFG.bit.RAM1CPUE 0x1411 %B16 #MASK=0x200
Cla1Regs.MMEMCFG.bit.RAM1E 0x1411 %B16 #MASK=0x20
Cla1Regs.MMEMCFG.bit.RAM2CPUE 0x1411 %B16 #MASK=0x400
Cla1Regs.MMEMCFG.bit.RAM2E 0x1411 %B16 #MASK=0x40
Cla1Regs.MMEMCFG.bit.rsvd1 0x1411 %B16 #MASK=0xE
Cla1Regs.MMEMCFG.bit.rsvd2 0x1411 %B16 #MASK=0x80
Cla1Regs.MMEMCFG.bit.rsvd3 0x1411 %B16 #MASK=0xF800
Cla1Regs.MPISRCSEL1.all 0x1414 %U32 #Unsigned
Cla1Regs.MPISRCSEL1.bit.PERINT1SEL 0x1414 %B32 #MASK=0xF
Cla1Regs.MPISRCSEL1.bit.PERINT2SEL 0x1414 %B32 #MASK=0xF0
Cla1Regs.MPISRCSEL1.bit.PERINT3SEL 0x1414 %B32 #MASK=0xF00
Cla1Regs.MPISRCSEL1.bit.PERINT4SEL 0x1414 %B32 #MASK=0xF000
Cla1Regs.MPISRCSEL1.bit.PERINT5SEL 0x1414 %B32 #MASK=0xF0000
Cla1Regs.MPISRCSEL1.bit.PERINT6SEL 0x1414 %B32 #MASK=0xF00000
Cla1Regs.MPISRCSEL1.bit.PERINT7SEL 0x1414 %B32 #MASK=0xF000000
Cla1Regs.MPISRCSEL1.bit.PERINT8SEL 0x1414 %B32 #MASK=0xF0000000
Cla1Regs.MVECT1 0x1400 %U16 #Unsigned
Cla1Regs.MVECT2 0x1401 %U16 #Unsigned
Cla1Regs.MVECT3 0x1402 %U16 #Unsigned
Cla1Regs.MVECT4 0x1403 %U16 #Unsigned
Cla1Regs.MVECT5 0x1404 %U16 #Unsigned
Cla1Regs.MVECT6 0x1405 %U16 #Unsigned
Cla1Regs.MVECT7 0x1406 %U16 #Unsigned
Cla1Regs.MVECT8 0x1407 %U16 #Unsigned
Cla1Regs.rsvd1[0] 0x1408 %U16 #Unsigned
Cla1Regs.rsvd1[1] 0x1409 %U16 #Unsigned
Cla1Regs.rsvd1[2] 0x140A %U16 #Unsigned
Cla1Regs.rsvd1[3] 0x140B %U16 #Unsigned
Cla1Regs.rsvd1[4] 0x140C %U16 #Unsigned
Cla1Regs.rsvd1[5] 0x140D %U16 #Unsigned
Cla1Regs.rsvd1[6] 0x140E %U16 #Unsigned
Cla1Regs.rsvd1[7] 0x140F %U16 #Unsigned
Cla1Regs.rsvd10 0x143E %U32 #Unsigned
Cla1Regs.rsvd2[0] 0x1412 %U16 #Unsigned
Cla1Regs.rsvd2[1] 0x1413 %U16 #Unsigned
Cla1Regs.rsvd3[0] 0x1416 %U16 #Unsigned
Cla1Regs.rsvd3[1] 0x1417 %U16 #Unsigned
Cla1Regs.rsvd3[2] 0x1418 %U16 #Unsigned
Cla1Regs.rsvd3[3] 0x1419 %U16 #Unsigned
Cla1Regs.rsvd3[4] 0x141A %U16 #Unsigned
Cla1Regs.rsvd3[5] 0x141B %U16 #Unsigned
Cla1Regs.rsvd3[6] 0x141C %U16 #Unsigned
Cla1Regs.rsvd3[7] 0x141D %U16 #Unsigned
Cla1Regs.rsvd3[8] 0x141E %U16 #Unsigned
Cla1Regs.rsvd3[9] 0x141F %U16 #Unsigned
Cla1Regs.rsvd4 0x1427 %U16 #Unsigned
Cla1Regs.rsvd5 0x1429 %U16 #Unsigned
Cla1Regs.rsvd6[0] 0x142C %U16 #Unsigned
Cla1Regs.rsvd6[1] 0x142D %U16 #Unsigned
Cla1Regs.rsvd7 0x1432 %U32 #Unsigned
Cla1Regs.rsvd8 0x1436 %U32 #Unsigned
Cla1Regs.rsvd9 0x143A %U32 #Unsigned
Cla1ToCpuMsgRAM_cleared 0x8C02 %U32 #Unsigned
clen 0xC052 %UCHAR #Unsigned
code_start 0x3D8000 %S16 #Signed
Comp1Regs.COMPCTL.all 0x6400 %U16 #Unsigned
Comp1Regs.COMPCTL.bit.CMPINV 0x6400 %B16 #MASK=0x4
Comp1Regs.COMPCTL.bit.COMPDACEN 0x6400 %B16 #MASK=0x1
Comp1Regs.COMPCTL.bit.COMPSOURCE 0x6400 %B16 #MASK=0x2
Comp1Regs.COMPCTL.bit.QUALSEL 0x6400 %B16 #MASK=0xF8
Comp1Regs.COMPCTL.bit.rsvd1 0x6400 %B16 #MASK=0xFE00
Comp1Regs.COMPCTL.bit.SYNCSEL 0x6400 %B16 #MASK=0x100
Comp1Regs.COMPSTS.all 0x6402 %U16 #Unsigned
Comp1Regs.COMPSTS.bit.COMPSTS 0x6402 %B16 #MASK=0x1
Comp1Regs.COMPSTS.bit.rsvd1 0x6402 %B16 #MASK=0xFFFE
Comp1Regs.DACCTL.all 0x6404 %U16 #Unsigned
Comp1Regs.DACCTL.bit.DACSOURCE 0x6404 %B16 #MASK=0x1
Comp1Regs.DACCTL.bit.FREE_SOFT 0x6404 %B16 #MASK=0xC000
Comp1Regs.DACCTL.bit.RAMPSOURCE 0x6404 %B16 #MASK=0x1E
Comp1Regs.DACCTL.bit.rsvd1 0x6404 %B16 #MASK=0x3FE0
Comp1Regs.DACVAL.all 0x6406 %U16 #Unsigned
Comp1Regs.DACVAL.bit.DACVAL 0x6406 %B16 #MASK=0x3FF
Comp1Regs.DACVAL.bit.rsvd1 0x6406 %B16 #MASK=0xFC00
Comp1Regs.RAMPDECVAL_ACTIVE 0x640C %U16 #Unsigned
Comp1Regs.RAMPDECVAL_SHDW 0x640E %U16 #Unsigned
Comp1Regs.RAMPMAXREF_ACTIVE 0x6408 %U16 #Unsigned
Comp1Regs.RAMPMAXREF_SHDW 0x640A %U16 #Unsigned
Comp1Regs.RAMPSTS 0x6410 %U16 #Unsigned
Comp1Regs.rsvd1 0x6401 %U16 #Unsigned
Comp1Regs.rsvd2 0x6403 %U16 #Unsigned
Comp1Regs.rsvd3 0x6405 %U16 #Unsigned
Comp1Regs.rsvd4 0x6407 %U16 #Unsigned
Comp1Regs.rsvd5 0x6409 %U16 #Unsigned
Comp1Regs.rsvd6 0x640B %U16 #Unsigned
Comp1Regs.rsvd7 0x640D %U16 #Unsigned
Comp1Regs.rsvd8 0x640F %U16 #Unsigned
Comp1Regs.rsvd9[0] 0x6411 %U16 #Unsigned
Comp1Regs.rsvd9[1] 0x6412 %U16 #Unsigned
Comp1Regs.rsvd9[2] 0x6413 %U16 #Unsigned
Comp2Regs.COMPCTL.all 0x6420 %U16 #Unsigned
Comp2Regs.COMPCTL.bit.CMPINV 0x6420 %B16 #MASK=0x4
Comp2Regs.COMPCTL.bit.COMPDACEN 0x6420 %B16 #MASK=0x1
Comp2Regs.COMPCTL.bit.COMPSOURCE 0x6420 %B16 #MASK=0x2
Comp2Regs.COMPCTL.bit.QUALSEL 0x6420 %B16 #MASK=0xF8
Comp2Regs.COMPCTL.bit.rsvd1 0x6420 %B16 #MASK=0xFE00
Comp2Regs.COMPCTL.bit.SYNCSEL 0x6420 %B16 #MASK=0x100
Comp2Regs.COMPSTS.all 0x6422 %U16 #Unsigned
Comp2Regs.COMPSTS.bit.COMPSTS 0x6422 %B16 #MASK=0x1
Comp2Regs.COMPSTS.bit.rsvd1 0x6422 %B16 #MASK=0xFFFE
Comp2Regs.DACCTL.all 0x6424 %U16 #Unsigned
Comp2Regs.DACCTL.bit.DACSOURCE 0x6424 %B16 #MASK=0x1
Comp2Regs.DACCTL.bit.FREE_SOFT 0x6424 %B16 #MASK=0xC000
Comp2Regs.DACCTL.bit.RAMPSOURCE 0x6424 %B16 #MASK=0x1E
Comp2Regs.DACCTL.bit.rsvd1 0x6424 %B16 #MASK=0x3FE0
Comp2Regs.DACVAL.all 0x6426 %U16 #Unsigned
Comp2Regs.DACVAL.bit.DACVAL 0x6426 %B16 #MASK=0x3FF
Comp2Regs.DACVAL.bit.rsvd1 0x6426 %B16 #MASK=0xFC00
Comp2Regs.RAMPDECVAL_ACTIVE 0x642C %U16 #Unsigned
Comp2Regs.RAMPDECVAL_SHDW 0x642E %U16 #Unsigned
Comp2Regs.RAMPMAXREF_ACTIVE 0x6428 %U16 #Unsigned
Comp2Regs.RAMPMAXREF_SHDW 0x642A %U16 #Unsigned
Comp2Regs.RAMPSTS 0x6430 %U16 #Unsigned
Comp2Regs.rsvd1 0x6421 %U16 #Unsigned
Comp2Regs.rsvd2 0x6423 %U16 #Unsigned
Comp2Regs.rsvd3 0x6425 %U16 #Unsigned
Comp2Regs.rsvd4 0x6427 %U16 #Unsigned
Comp2Regs.rsvd5 0x6429 %U16 #Unsigned
Comp2Regs.rsvd6 0x642B %U16 #Unsigned
Comp2Regs.rsvd7 0x642D %U16 #Unsigned
Comp2Regs.rsvd8 0x642F %U16 #Unsigned
Comp2Regs.rsvd9[0] 0x6431 %U16 #Unsigned
Comp2Regs.rsvd9[1] 0x6432 %U16 #Unsigned
Comp2Regs.rsvd9[2] 0x6433 %U16 #Unsigned
Comp3Regs.COMPCTL.all 0x6440 %U16 #Unsigned
Comp3Regs.COMPCTL.bit.CMPINV 0x6440 %B16 #MASK=0x4
Comp3Regs.COMPCTL.bit.COMPDACEN 0x6440 %B16 #MASK=0x1
Comp3Regs.COMPCTL.bit.COMPSOURCE 0x6440 %B16 #MASK=0x2
Comp3Regs.COMPCTL.bit.QUALSEL 0x6440 %B16 #MASK=0xF8
Comp3Regs.COMPCTL.bit.rsvd1 0x6440 %B16 #MASK=0xFE00
Comp3Regs.COMPCTL.bit.SYNCSEL 0x6440 %B16 #MASK=0x100
Comp3Regs.COMPSTS.all 0x6442 %U16 #Unsigned
Comp3Regs.COMPSTS.bit.COMPSTS 0x6442 %B16 #MASK=0x1
Comp3Regs.COMPSTS.bit.rsvd1 0x6442 %B16 #MASK=0xFFFE
Comp3Regs.DACCTL.all 0x6444 %U16 #Unsigned
Comp3Regs.DACCTL.bit.DACSOURCE 0x6444 %B16 #MASK=0x1
Comp3Regs.DACCTL.bit.FREE_SOFT 0x6444 %B16 #MASK=0xC000
Comp3Regs.DACCTL.bit.RAMPSOURCE 0x6444 %B16 #MASK=0x1E
Comp3Regs.DACCTL.bit.rsvd1 0x6444 %B16 #MASK=0x3FE0
Comp3Regs.DACVAL.all 0x6446 %U16 #Unsigned
Comp3Regs.DACVAL.bit.DACVAL 0x6446 %B16 #MASK=0x3FF
Comp3Regs.DACVAL.bit.rsvd1 0x6446 %B16 #MASK=0xFC00
Comp3Regs.RAMPDECVAL_ACTIVE 0x644C %U16 #Unsigned
Comp3Regs.RAMPDECVAL_SHDW 0x644E %U16 #Unsigned
Comp3Regs.RAMPMAXREF_ACTIVE 0x6448 %U16 #Unsigned
Comp3Regs.RAMPMAXREF_SHDW 0x644A %U16 #Unsigned
Comp3Regs.RAMPSTS 0x6450 %U16 #Unsigned
Comp3Regs.rsvd1 0x6441 %U16 #Unsigned
Comp3Regs.rsvd2 0x6443 %U16 #Unsigned
Comp3Regs.rsvd3 0x6445 %U16 #Unsigned
Comp3Regs.rsvd4 0x6447 %U16 #Unsigned
Comp3Regs.rsvd5 0x6449 %U16 #Unsigned
Comp3Regs.rsvd6 0x644B %U16 #Unsigned
Comp3Regs.rsvd7 0x644D %U16 #Unsigned
Comp3Regs.rsvd8 0x644F %U16 #Unsigned
Comp3Regs.rsvd9[0] 0x6451 %U16 #Unsigned
Comp3Regs.rsvd9[1] 0x6452 %U16 #Unsigned
Comp3Regs.rsvd9[2] 0x6453 %U16 #Unsigned
Consy 0x3DA3DE %U32 #Unsigned
ConversionCount 0xC67E %U32 #Unsigned
cpu_timer_interrupt_running 0xC7DE %U16 #Unsigned
CpuTimer0.CPUFreqInMHz 0xC794 %FLOAT #Signed
CpuTimer0.InterruptCount 0xC792 %U32 #Unsigned
CpuTimer0.PeriodInUSec 0xC796 %FLOAT #Signed
CpuTimer0.RegsAddr 0xC790 %*STRUCT #Unsigned
CpuTimer0Regs.PRD.all 0x0C02 %U32 #Unsigned
CpuTimer0Regs.PRD.half.LSW 0x0C02 %U16 #Unsigned
CpuTimer0Regs.PRD.half.MSW 0x0C03 %U16 #Unsigned
CpuTimer0Regs.rsvd1 0x0C05 %U16 #Unsigned
CpuTimer0Regs.TCR.all 0x0C04 %U16 #Unsigned
CpuTimer0Regs.TCR.bit.FREE 0x0C04 %B16 #MASK=0x800
CpuTimer0Regs.TCR.bit.rsvd1 0x0C04 %B16 #MASK=0xF
CpuTimer0Regs.TCR.bit.rsvd2 0x0C04 %B16 #MASK=0x3C0
CpuTimer0Regs.TCR.bit.rsvd3 0x0C04 %B16 #MASK=0x3000
CpuTimer0Regs.TCR.bit.SOFT 0x0C04 %B16 #MASK=0x400
CpuTimer0Regs.TCR.bit.TIE 0x0C04 %B16 #MASK=0x4000
CpuTimer0Regs.TCR.bit.TIF 0x0C04 %B16 #MASK=0x8000
CpuTimer0Regs.TCR.bit.TRB 0x0C04 %B16 #MASK=0x20
CpuTimer0Regs.TCR.bit.TSS 0x0C04 %B16 #MASK=0x10
CpuTimer0Regs.TIM.all 0x0C00 %U32 #Unsigned
CpuTimer0Regs.TIM.half.LSW 0x0C00 %U16 #Unsigned
CpuTimer0Regs.TIM.half.MSW 0x0C01 %U16 #Unsigned
CpuTimer0Regs.TPR.all 0x0C06 %U16 #Unsigned
CpuTimer0Regs.TPR.bit.PSC 0x0C06 %B16 #MASK=0xFF00
CpuTimer0Regs.TPR.bit.TDDR 0x0C06 %B16 #MASK=0xFF
CpuTimer0Regs.TPRH.all 0x0C07 %U16 #Unsigned
CpuTimer0Regs.TPRH.bit.PSCH 0x0C07 %B16 #MASK=0xFF00
CpuTimer0Regs.TPRH.bit.TDDRH 0x0C07 %B16 #MASK=0xFF
CpuTimer1.CPUFreqInMHz 0xC784 %FLOAT #Signed
CpuTimer1.InterruptCount 0xC782 %U32 #Unsigned
CpuTimer1.PeriodInUSec 0xC786 %FLOAT #Signed
CpuTimer1.RegsAddr 0xC780 %*STRUCT #Unsigned
CpuTimer1Regs.PRD.all 0x0C0A %U32 #Unsigned
CpuTimer1Regs.PRD.half.LSW 0x0C0A %U16 #Unsigned
CpuTimer1Regs.PRD.half.MSW 0x0C0B %U16 #Unsigned
CpuTimer1Regs.rsvd1 0x0C0D %U16 #Unsigned
CpuTimer1Regs.TCR.all 0x0C0C %U16 #Unsigned
CpuTimer1Regs.TCR.bit.FREE 0x0C0C %B16 #MASK=0x800
CpuTimer1Regs.TCR.bit.rsvd1 0x0C0C %B16 #MASK=0xF
CpuTimer1Regs.TCR.bit.rsvd2 0x0C0C %B16 #MASK=0x3C0
CpuTimer1Regs.TCR.bit.rsvd3 0x0C0C %B16 #MASK=0x3000
CpuTimer1Regs.TCR.bit.SOFT 0x0C0C %B16 #MASK=0x400
CpuTimer1Regs.TCR.bit.TIE 0x0C0C %B16 #MASK=0x4000
CpuTimer1Regs.TCR.bit.TIF 0x0C0C %B16 #MASK=0x8000
CpuTimer1Regs.TCR.bit.TRB 0x0C0C %B16 #MASK=0x20
CpuTimer1Regs.TCR.bit.TSS 0x0C0C %B16 #MASK=0x10
CpuTimer1Regs.TIM.all 0x0C08 %U32 #Unsigned
CpuTimer1Regs.TIM.half.LSW 0x0C08 %U16 #Unsigned
CpuTimer1Regs.TIM.half.MSW 0x0C09 %U16 #Unsigned
CpuTimer1Regs.TPR.all 0x0C0E %U16 #Unsigned
CpuTimer1Regs.TPR.bit.PSC 0x0C0E %B16 #MASK=0xFF00
CpuTimer1Regs.TPR.bit.TDDR 0x0C0E %B16 #MASK=0xFF
CpuTimer1Regs.TPRH.all 0x0C0F %U16 #Unsigned
CpuTimer1Regs.TPRH.bit.PSCH 0x0C0F %B16 #MASK=0xFF00
CpuTimer1Regs.TPRH.bit.TDDRH 0x0C0F %B16 #MASK=0xFF
CpuTimer2.CPUFreqInMHz 0xC78C %FLOAT #Signed
CpuTimer2.InterruptCount 0xC78A %U32 #Unsigned
CpuTimer2.PeriodInUSec 0xC78E %FLOAT #Signed
CpuTimer2.RegsAddr 0xC788 %*STRUCT #Unsigned
CpuTimer2Regs.PRD.all 0x0C12 %U32 #Unsigned
CpuTimer2Regs.PRD.half.LSW 0x0C12 %U16 #Unsigned
CpuTimer2Regs.PRD.half.MSW 0x0C13 %U16 #Unsigned
CpuTimer2Regs.rsvd1 0x0C15 %U16 #Unsigned
CpuTimer2Regs.TCR.all 0x0C14 %U16 #Unsigned
CpuTimer2Regs.TCR.bit.FREE 0x0C14 %B16 #MASK=0x800
CpuTimer2Regs.TCR.bit.rsvd1 0x0C14 %B16 #MASK=0xF
CpuTimer2Regs.TCR.bit.rsvd2 0x0C14 %B16 #MASK=0x3C0
CpuTimer2Regs.TCR.bit.rsvd3 0x0C14 %B16 #MASK=0x3000
CpuTimer2Regs.TCR.bit.SOFT 0x0C14 %B16 #MASK=0x400
CpuTimer2Regs.TCR.bit.TIE 0x0C14 %B16 #MASK=0x4000
CpuTimer2Regs.TCR.bit.TIF 0x0C14 %B16 #MASK=0x8000
CpuTimer2Regs.TCR.bit.TRB 0x0C14 %B16 #MASK=0x20
CpuTimer2Regs.TCR.bit.TSS 0x0C14 %B16 #MASK=0x10
CpuTimer2Regs.TIM.all 0x0C10 %U32 #Unsigned
CpuTimer2Regs.TIM.half.LSW 0x0C10 %U16 #Unsigned
CpuTimer2Regs.TIM.half.MSW 0x0C11 %U16 #Unsigned
CpuTimer2Regs.TPR.all 0x0C16 %U16 #Unsigned
CpuTimer2Regs.TPR.bit.PSC 0x0C16 %B16 #MASK=0xFF00
CpuTimer2Regs.TPR.bit.TDDR 0x0C16 %B16 #MASK=0xFF
CpuTimer2Regs.TPRH.all 0x0C17 %U16 #Unsigned
CpuTimer2Regs.TPRH.bit.PSCH 0x0C17 %B16 #MASK=0xFF00
CpuTimer2Regs.TPRH.bit.TDDRH 0x0C17 %B16 #MASK=0xFF
crc_error 0xC046 %U16 #Unsigned
CsmPwl.PSWD0 0x3F7FF8 %U16 #Unsigned
CsmPwl.PSWD1 0x3F7FF9 %U16 #Unsigned
CsmPwl.PSWD2 0x3F7FFA %U16 #Unsigned
CsmPwl.PSWD3 0x3F7FFB %U16 #Unsigned
CsmPwl.PSWD4 0x3F7FFC %U16 #Unsigned
CsmPwl.PSWD5 0x3F7FFD %U16 #Unsigned
CsmPwl.PSWD6 0x3F7FFE %U16 #Unsigned
CsmPwl.PSWD7 0x3F7FFF %U16 #Unsigned
CsmRegs.CSMSCR.all 0x0AEF %U16 #Unsigned
CsmRegs.CSMSCR.bit.FORCESEC 0x0AEF %B16 #MASK=0x8000
CsmRegs.CSMSCR.bit.rsvd1 0x0AEF %B16 #MASK=0x7FFE
CsmRegs.CSMSCR.bit.SECURE 0x0AEF %B16 #MASK=0x1
CsmRegs.KEY0 0x0AE0 %U16 #Unsigned
CsmRegs.KEY1 0x0AE1 %U16 #Unsigned
CsmRegs.KEY2 0x0AE2 %U16 #Unsigned
CsmRegs.KEY3 0x0AE3 %U16 #Unsigned
CsmRegs.KEY4 0x0AE4 %U16 #Unsigned
CsmRegs.KEY5 0x0AE5 %U16 #Unsigned
CsmRegs.KEY6 0x0AE6 %U16 #Unsigned
CsmRegs.KEY7 0x0AE7 %U16 #Unsigned
CsmRegs.rsvd1 0x0AE8 %U16 #Unsigned
CsmRegs.rsvd2 0x0AE9 %U16 #Unsigned
CsmRegs.rsvd3 0x0AEA %U16 #Unsigned
CsmRegs.rsvd4 0x0AEB %U16 #Unsigned
CsmRegs.rsvd5 0x0AEC %U16 #Unsigned
CsmRegs.rsvd6 0x0AED %U16 #Unsigned
CsmRegs.rsvd7 0x0AEE %U16 #Unsigned
current_controller_begin 0xC5D6 %U32 #Unsigned
current_controller_end 0xC5D8 %U32 #Unsigned
current_phase_shift 0xC5CE %FLOAT #Signed
dev_mode 0x3DA3D8 %U16 #Unsigned
DevEmuRegs.CLASSID.all 0x0882 %U16 #Unsigned
DevEmuRegs.CLASSID.bit.CLASSNO 0x0882 %B16 #MASK=0xFF
DevEmuRegs.CLASSID.bit.PARTTYPE 0x0882 %B16 #MASK=0xFF00
DevEmuRegs.DEVICECNF.all 0x0880 %U32 #Unsigned
DevEmuRegs.DEVICECNF.bit.ENPROT 0x0880 %B32 #MASK=0x80000
DevEmuRegs.DEVICECNF.bit.rsvd1 0x0880 %B32 #MASK=0x7
DevEmuRegs.DEVICECNF.bit.rsvd2 0x0880 %B32 #MASK=0x10
DevEmuRegs.DEVICECNF.bit.rsvd3 0x0880 %B32 #MASK=0xFFC0
DevEmuRegs.DEVICECNF.bit.rsvd4 0x0880 %B32 #MASK=0x70000
DevEmuRegs.DEVICECNF.bit.rsvd5 0x0880 %B32 #MASK=0x7F00000
DevEmuRegs.DEVICECNF.bit.rsvd6 0x0880 %B32 #MASK=0x30000000
DevEmuRegs.DEVICECNF.bit.rsvd8 0x0880 %B32 #MASK=0x80000000
DevEmuRegs.DEVICECNF.bit.SYSCLK2DIV2DIS 0x0880 %B32 #MASK=0x40000000
DevEmuRegs.DEVICECNF.bit.TRSTn 0x0880 %B32 #MASK=0x8000000
DevEmuRegs.DEVICECNF.bit.VMAPS 0x0880 %B32 #MASK=0x8
DevEmuRegs.DEVICECNF.bit.XRSn 0x0880 %B32 #MASK=0x20
DevEmuRegs.REVID 0x0883 %U16 #Unsigned
DmaRegs.CH1.BURST_COUNT.all 0x1023 %U16 #Unsigned
DmaRegs.CH1.BURST_COUNT.bit.BURSTCOUNT 0x1023 %B16 #MASK=0x1F
DmaRegs.CH1.BURST_COUNT.bit.rsvd1 0x1023 %B16 #MASK=0xFFE0
DmaRegs.CH1.BURST_SIZE.all 0x1022 %U16 #Unsigned
DmaRegs.CH1.BURST_SIZE.bit.BURSTSIZE 0x1022 %B16 #MASK=0x1F
DmaRegs.CH1.BURST_SIZE.bit.rsvd1 0x1022 %B16 #MASK=0xFFE0
DmaRegs.CH1.CONTROL.all 0x1021 %U16 #Unsigned
DmaRegs.CH1.CONTROL.bit.BURSTSTS 0x1021 %B16 #MASK=0x1000
DmaRegs.CH1.CONTROL.bit.ERRCLR 0x1021 %B16 #MASK=0x80
DmaRegs.CH1.CONTROL.bit.HALT 0x1021 %B16 #MASK=0x2
DmaRegs.CH1.CONTROL.bit.OVRFLG 0x1021 %B16 #MASK=0x4000
DmaRegs.CH1.CONTROL.bit.PERINTCLR 0x1021 %B16 #MASK=0x10
DmaRegs.CH1.CONTROL.bit.PERINTFLG 0x1021 %B16 #MASK=0x100
DmaRegs.CH1.CONTROL.bit.PERINTFRC 0x1021 %B16 #MASK=0x8
DmaRegs.CH1.CONTROL.bit.rsvd1 0x1021 %B16 #MASK=0x8000
DmaRegs.CH1.CONTROL.bit.RUN 0x1021 %B16 #MASK=0x1
DmaRegs.CH1.CONTROL.bit.RUNSTS 0x1021 %B16 #MASK=0x2000
DmaRegs.CH1.CONTROL.bit.SOFTRESET 0x1021 %B16 #MASK=0x4
DmaRegs.CH1.CONTROL.bit.SYNCCLR 0x1021 %B16 #MASK=0x40
DmaRegs.CH1.CONTROL.bit.SYNCERR 0x1021 %B16 #MASK=0x400
DmaRegs.CH1.CONTROL.bit.SYNCFLG 0x1021 %B16 #MASK=0x200
DmaRegs.CH1.CONTROL.bit.SYNCFRC 0x1021 %B16 #MASK=0x20
DmaRegs.CH1.CONTROL.bit.TRANSFERSTS 0x1021 %B16 #MASK=0x800
DmaRegs.CH1.DST_ADDR_ACTIVE 0x103E %U32 #Unsigned
DmaRegs.CH1.DST_ADDR_SHADOW 0x103A %U32 #Unsigned
DmaRegs.CH1.DST_BEG_ADDR_ACTIVE 0x103C %U32 #Unsigned
DmaRegs.CH1.DST_BEG_ADDR_SHADOW 0x1038 %U32 #Unsigned
DmaRegs.CH1.DST_BURST_STEP 0x1025 %S16 #Signed
DmaRegs.CH1.DST_TRANSFER_STEP 0x1029 %S16 #Signed
DmaRegs.CH1.DST_WRAP_COUNT 0x102E %U16 #Unsigned
DmaRegs.CH1.DST_WRAP_SIZE 0x102D %U16 #Unsigned
DmaRegs.CH1.DST_WRAP_STEP 0x102F %S16 #Signed
DmaRegs.CH1.MODE.all 0x1020 %U16 #Unsigned
DmaRegs.CH1.MODE.bit.CHINTE 0x1020 %B16 #MASK=0x8000
DmaRegs.CH1.MODE.bit.CHINTMODE 0x1020 %B16 #MASK=0x200
DmaRegs.CH1.MODE.bit.CONTINUOUS 0x1020 %B16 #MASK=0x800
DmaRegs.CH1.MODE.bit.DATASIZE 0x1020 %B16 #MASK=0x4000
DmaRegs.CH1.MODE.bit.ONESHOT 0x1020 %B16 #MASK=0x400
DmaRegs.CH1.MODE.bit.OVRINTE 0x1020 %B16 #MASK=0x80
DmaRegs.CH1.MODE.bit.PERINTE 0x1020 %B16 #MASK=0x100
DmaRegs.CH1.MODE.bit.PERINTSEL 0x1020 %B16 #MASK=0x1F
DmaRegs.CH1.MODE.bit.rsvd1 0x1020 %B16 #MASK=0x60
DmaRegs.CH1.MODE.bit.SYNCE 0x1020 %B16 #MASK=0x1000
DmaRegs.CH1.MODE.bit.SYNCSEL 0x1020 %B16 #MASK=0x2000
DmaRegs.CH1.SRC_ADDR_ACTIVE 0x1036 %U32 #Unsigned
DmaRegs.CH1.SRC_ADDR_SHADOW 0x1032 %U32 #Unsigned
DmaRegs.CH1.SRC_BEG_ADDR_ACTIVE 0x1034 %U32 #Unsigned
DmaRegs.CH1.SRC_BEG_ADDR_SHADOW 0x1030 %U32 #Unsigned
DmaRegs.CH1.SRC_BURST_STEP 0x1024 %S16 #Signed
DmaRegs.CH1.SRC_TRANSFER_STEP 0x1028 %S16 #Signed
DmaRegs.CH1.SRC_WRAP_COUNT 0x102B %U16 #Unsigned
DmaRegs.CH1.SRC_WRAP_SIZE 0x102A %U16 #Unsigned
DmaRegs.CH1.SRC_WRAP_STEP 0x102C %S16 #Signed
DmaRegs.CH1.TRANSFER_COUNT 0x1027 %U16 #Unsigned
DmaRegs.CH1.TRANSFER_SIZE 0x1026 %U16 #Unsigned
DmaRegs.CH2.BURST_COUNT.all 0x1043 %U16 #Unsigned
DmaRegs.CH2.BURST_COUNT.bit.BURSTCOUNT 0x1043 %B16 #MASK=0x1F
DmaRegs.CH2.BURST_COUNT.bit.rsvd1 0x1043 %B16 #MASK=0xFFE0
DmaRegs.CH2.BURST_SIZE.all 0x1042 %U16 #Unsigned
DmaRegs.CH2.BURST_SIZE.bit.BURSTSIZE 0x1042 %B16 #MASK=0x1F
DmaRegs.CH2.BURST_SIZE.bit.rsvd1 0x1042 %B16 #MASK=0xFFE0
DmaRegs.CH2.CONTROL.all 0x1041 %U16 #Unsigned
DmaRegs.CH2.CONTROL.bit.BURSTSTS 0x1041 %B16 #MASK=0x1000
DmaRegs.CH2.CONTROL.bit.ERRCLR 0x1041 %B16 #MASK=0x80
DmaRegs.CH2.CONTROL.bit.HALT 0x1041 %B16 #MASK=0x2
DmaRegs.CH2.CONTROL.bit.OVRFLG 0x1041 %B16 #MASK=0x4000
DmaRegs.CH2.CONTROL.bit.PERINTCLR 0x1041 %B16 #MASK=0x10
DmaRegs.CH2.CONTROL.bit.PERINTFLG 0x1041 %B16 #MASK=0x100
DmaRegs.CH2.CONTROL.bit.PERINTFRC 0x1041 %B16 #MASK=0x8
DmaRegs.CH2.CONTROL.bit.rsvd1 0x1041 %B16 #MASK=0x8000
DmaRegs.CH2.CONTROL.bit.RUN 0x1041 %B16 #MASK=0x1
DmaRegs.CH2.CONTROL.bit.RUNSTS 0x1041 %B16 #MASK=0x2000
DmaRegs.CH2.CONTROL.bit.SOFTRESET 0x1041 %B16 #MASK=0x4
DmaRegs.CH2.CONTROL.bit.SYNCCLR 0x1041 %B16 #MASK=0x40
DmaRegs.CH2.CONTROL.bit.SYNCERR 0x1041 %B16 #MASK=0x400
DmaRegs.CH2.CONTROL.bit.SYNCFLG 0x1041 %B16 #MASK=0x200
DmaRegs.CH2.CONTROL.bit.SYNCFRC 0x1041 %B16 #MASK=0x20
DmaRegs.CH2.CONTROL.bit.TRANSFERSTS 0x1041 %B16 #MASK=0x800
DmaRegs.CH2.DST_ADDR_ACTIVE 0x105E %U32 #Unsigned
DmaRegs.CH2.DST_ADDR_SHADOW 0x105A %U32 #Unsigned
DmaRegs.CH2.DST_BEG_ADDR_ACTIVE 0x105C %U32 #Unsigned
DmaRegs.CH2.DST_BEG_ADDR_SHADOW 0x1058 %U32 #Unsigned
DmaRegs.CH2.DST_BURST_STEP 0x1045 %S16 #Signed
DmaRegs.CH2.DST_TRANSFER_STEP 0x1049 %S16 #Signed
DmaRegs.CH2.DST_WRAP_COUNT 0x104E %U16 #Unsigned
DmaRegs.CH2.DST_WRAP_SIZE 0x104D %U16 #Unsigned
DmaRegs.CH2.DST_WRAP_STEP 0x104F %S16 #Signed
DmaRegs.CH2.MODE.all 0x1040 %U16 #Unsigned
DmaRegs.CH2.MODE.bit.CHINTE 0x1040 %B16 #MASK=0x8000
DmaRegs.CH2.MODE.bit.CHINTMODE 0x1040 %B16 #MASK=0x200
DmaRegs.CH2.MODE.bit.CONTINUOUS 0x1040 %B16 #MASK=0x800
DmaRegs.CH2.MODE.bit.DATASIZE 0x1040 %B16 #MASK=0x4000
DmaRegs.CH2.MODE.bit.ONESHOT 0x1040 %B16 #MASK=0x400
DmaRegs.CH2.MODE.bit.OVRINTE 0x1040 %B16 #MASK=0x80
DmaRegs.CH2.MODE.bit.PERINTE 0x1040 %B16 #MASK=0x100
DmaRegs.CH2.MODE.bit.PERINTSEL 0x1040 %B16 #MASK=0x1F
DmaRegs.CH2.MODE.bit.rsvd1 0x1040 %B16 #MASK=0x60
DmaRegs.CH2.MODE.bit.SYNCE 0x1040 %B16 #MASK=0x1000
DmaRegs.CH2.MODE.bit.SYNCSEL 0x1040 %B16 #MASK=0x2000
DmaRegs.CH2.SRC_ADDR_ACTIVE 0x1056 %U32 #Unsigned
DmaRegs.CH2.SRC_ADDR_SHADOW 0x1052 %U32 #Unsigned
DmaRegs.CH2.SRC_BEG_ADDR_ACTIVE 0x1054 %U32 #Unsigned
DmaRegs.CH2.SRC_BEG_ADDR_SHADOW 0x1050 %U32 #Unsigned
DmaRegs.CH2.SRC_BURST_STEP 0x1044 %S16 #Signed
DmaRegs.CH2.SRC_TRANSFER_STEP 0x1048 %S16 #Signed
DmaRegs.CH2.SRC_WRAP_COUNT 0x104B %U16 #Unsigned
DmaRegs.CH2.SRC_WRAP_SIZE 0x104A %U16 #Unsigned
DmaRegs.CH2.SRC_WRAP_STEP 0x104C %S16 #Signed
DmaRegs.CH2.TRANSFER_COUNT 0x1047 %U16 #Unsigned
DmaRegs.CH2.TRANSFER_SIZE 0x1046 %U16 #Unsigned
DmaRegs.CH3.BURST_COUNT.all 0x1063 %U16 #Unsigned
DmaRegs.CH3.BURST_COUNT.bit.BURSTCOUNT 0x1063 %B16 #MASK=0x1F
DmaRegs.CH3.BURST_COUNT.bit.rsvd1 0x1063 %B16 #MASK=0xFFE0
DmaRegs.CH3.BURST_SIZE.all 0x1062 %U16 #Unsigned
DmaRegs.CH3.BURST_SIZE.bit.BURSTSIZE 0x1062 %B16 #MASK=0x1F
DmaRegs.CH3.BURST_SIZE.bit.rsvd1 0x1062 %B16 #MASK=0xFFE0
DmaRegs.CH3.CONTROL.all 0x1061 %U16 #Unsigned
DmaRegs.CH3.CONTROL.bit.BURSTSTS 0x1061 %B16 #MASK=0x1000
DmaRegs.CH3.CONTROL.bit.ERRCLR 0x1061 %B16 #MASK=0x80
DmaRegs.CH3.CONTROL.bit.HALT 0x1061 %B16 #MASK=0x2
DmaRegs.CH3.CONTROL.bit.OVRFLG 0x1061 %B16 #MASK=0x4000
DmaRegs.CH3.CONTROL.bit.PERINTCLR 0x1061 %B16 #MASK=0x10
DmaRegs.CH3.CONTROL.bit.PERINTFLG 0x1061 %B16 #MASK=0x100
DmaRegs.CH3.CONTROL.bit.PERINTFRC 0x1061 %B16 #MASK=0x8
DmaRegs.CH3.CONTROL.bit.rsvd1 0x1061 %B16 #MASK=0x8000
DmaRegs.CH3.CONTROL.bit.RUN 0x1061 %B16 #MASK=0x1
DmaRegs.CH3.CONTROL.bit.RUNSTS 0x1061 %B16 #MASK=0x2000
DmaRegs.CH3.CONTROL.bit.SOFTRESET 0x1061 %B16 #MASK=0x4
DmaRegs.CH3.CONTROL.bit.SYNCCLR 0x1061 %B16 #MASK=0x40
DmaRegs.CH3.CONTROL.bit.SYNCERR 0x1061 %B16 #MASK=0x400
DmaRegs.CH3.CONTROL.bit.SYNCFLG 0x1061 %B16 #MASK=0x200
DmaRegs.CH3.CONTROL.bit.SYNCFRC 0x1061 %B16 #MASK=0x20
DmaRegs.CH3.CONTROL.bit.TRANSFERSTS 0x1061 %B16 #MASK=0x800
DmaRegs.CH3.DST_ADDR_ACTIVE 0x107E %U32 #Unsigned
DmaRegs.CH3.DST_ADDR_SHADOW 0x107A %U32 #Unsigned
DmaRegs.CH3.DST_BEG_ADDR_ACTIVE 0x107C %U32 #Unsigned
DmaRegs.CH3.DST_BEG_ADDR_SHADOW 0x1078 %U32 #Unsigned
DmaRegs.CH3.DST_BURST_STEP 0x1065 %S16 #Signed
DmaRegs.CH3.DST_TRANSFER_STEP 0x1069 %S16 #Signed
DmaRegs.CH3.DST_WRAP_COUNT 0x106E %U16 #Unsigned
DmaRegs.CH3.DST_WRAP_SIZE 0x106D %U16 #Unsigned
DmaRegs.CH3.DST_WRAP_STEP 0x106F %S16 #Signed
DmaRegs.CH3.MODE.all 0x1060 %U16 #Unsigned
DmaRegs.CH3.MODE.bit.CHINTE 0x1060 %B16 #MASK=0x8000
DmaRegs.CH3.MODE.bit.CHINTMODE 0x1060 %B16 #MASK=0x200
DmaRegs.CH3.MODE.bit.CONTINUOUS 0x1060 %B16 #MASK=0x800
DmaRegs.CH3.MODE.bit.DATASIZE 0x1060 %B16 #MASK=0x4000
DmaRegs.CH3.MODE.bit.ONESHOT 0x1060 %B16 #MASK=0x400
DmaRegs.CH3.MODE.bit.OVRINTE 0x1060 %B16 #MASK=0x80
DmaRegs.CH3.MODE.bit.PERINTE 0x1060 %B16 #MASK=0x100
DmaRegs.CH3.MODE.bit.PERINTSEL 0x1060 %B16 #MASK=0x1F
DmaRegs.CH3.MODE.bit.rsvd1 0x1060 %B16 #MASK=0x60
DmaRegs.CH3.MODE.bit.SYNCE 0x1060 %B16 #MASK=0x1000
DmaRegs.CH3.MODE.bit.SYNCSEL 0x1060 %B16 #MASK=0x2000
DmaRegs.CH3.SRC_ADDR_ACTIVE 0x1076 %U32 #Unsigned
DmaRegs.CH3.SRC_ADDR_SHADOW 0x1072 %U32 #Unsigned
DmaRegs.CH3.SRC_BEG_ADDR_ACTIVE 0x1074 %U32 #Unsigned
DmaRegs.CH3.SRC_BEG_ADDR_SHADOW 0x1070 %U32 #Unsigned
DmaRegs.CH3.SRC_BURST_STEP 0x1064 %S16 #Signed
DmaRegs.CH3.SRC_TRANSFER_STEP 0x1068 %S16 #Signed
DmaRegs.CH3.SRC_WRAP_COUNT 0x106B %U16 #Unsigned
DmaRegs.CH3.SRC_WRAP_SIZE 0x106A %U16 #Unsigned
DmaRegs.CH3.SRC_WRAP_STEP 0x106C %S16 #Signed
DmaRegs.CH3.TRANSFER_COUNT 0x1067 %U16 #Unsigned
DmaRegs.CH3.TRANSFER_SIZE 0x1066 %U16 #Unsigned
DmaRegs.CH4.BURST_COUNT.all 0x1083 %U16 #Unsigned
DmaRegs.CH4.BURST_COUNT.bit.BURSTCOUNT 0x1083 %B16 #MASK=0x1F
DmaRegs.CH4.BURST_COUNT.bit.rsvd1 0x1083 %B16 #MASK=0xFFE0
DmaRegs.CH4.BURST_SIZE.all 0x1082 %U16 #Unsigned
DmaRegs.CH4.BURST_SIZE.bit.BURSTSIZE 0x1082 %B16 #MASK=0x1F
DmaRegs.CH4.BURST_SIZE.bit.rsvd1 0x1082 %B16 #MASK=0xFFE0
DmaRegs.CH4.CONTROL.all 0x1081 %U16 #Unsigned
DmaRegs.CH4.CONTROL.bit.BURSTSTS 0x1081 %B16 #MASK=0x1000
DmaRegs.CH4.CONTROL.bit.ERRCLR 0x1081 %B16 #MASK=0x80
DmaRegs.CH4.CONTROL.bit.HALT 0x1081 %B16 #MASK=0x2
DmaRegs.CH4.CONTROL.bit.OVRFLG 0x1081 %B16 #MASK=0x4000
DmaRegs.CH4.CONTROL.bit.PERINTCLR 0x1081 %B16 #MASK=0x10
DmaRegs.CH4.CONTROL.bit.PERINTFLG 0x1081 %B16 #MASK=0x100
DmaRegs.CH4.CONTROL.bit.PERINTFRC 0x1081 %B16 #MASK=0x8
DmaRegs.CH4.CONTROL.bit.rsvd1 0x1081 %B16 #MASK=0x8000
DmaRegs.CH4.CONTROL.bit.RUN 0x1081 %B16 #MASK=0x1
DmaRegs.CH4.CONTROL.bit.RUNSTS 0x1081 %B16 #MASK=0x2000
DmaRegs.CH4.CONTROL.bit.SOFTRESET 0x1081 %B16 #MASK=0x4
DmaRegs.CH4.CONTROL.bit.SYNCCLR 0x1081 %B16 #MASK=0x40
DmaRegs.CH4.CONTROL.bit.SYNCERR 0x1081 %B16 #MASK=0x400
DmaRegs.CH4.CONTROL.bit.SYNCFLG 0x1081 %B16 #MASK=0x200
DmaRegs.CH4.CONTROL.bit.SYNCFRC 0x1081 %B16 #MASK=0x20
DmaRegs.CH4.CONTROL.bit.TRANSFERSTS 0x1081 %B16 #MASK=0x800
DmaRegs.CH4.DST_ADDR_ACTIVE 0x109E %U32 #Unsigned
DmaRegs.CH4.DST_ADDR_SHADOW 0x109A %U32 #Unsigned
DmaRegs.CH4.DST_BEG_ADDR_ACTIVE 0x109C %U32 #Unsigned
DmaRegs.CH4.DST_BEG_ADDR_SHADOW 0x1098 %U32 #Unsigned
DmaRegs.CH4.DST_BURST_STEP 0x1085 %S16 #Signed
DmaRegs.CH4.DST_TRANSFER_STEP 0x1089 %S16 #Signed
DmaRegs.CH4.DST_WRAP_COUNT 0x108E %U16 #Unsigned
DmaRegs.CH4.DST_WRAP_SIZE 0x108D %U16 #Unsigned
DmaRegs.CH4.DST_WRAP_STEP 0x108F %S16 #Signed
DmaRegs.CH4.MODE.all 0x1080 %U16 #Unsigned
DmaRegs.CH4.MODE.bit.CHINTE 0x1080 %B16 #MASK=0x8000
DmaRegs.CH4.MODE.bit.CHINTMODE 0x1080 %B16 #MASK=0x200
DmaRegs.CH4.MODE.bit.CONTINUOUS 0x1080 %B16 #MASK=0x800
DmaRegs.CH4.MODE.bit.DATASIZE 0x1080 %B16 #MASK=0x4000
DmaRegs.CH4.MODE.bit.ONESHOT 0x1080 %B16 #MASK=0x400
DmaRegs.CH4.MODE.bit.OVRINTE 0x1080 %B16 #MASK=0x80
DmaRegs.CH4.MODE.bit.PERINTE 0x1080 %B16 #MASK=0x100
DmaRegs.CH4.MODE.bit.PERINTSEL 0x1080 %B16 #MASK=0x1F
DmaRegs.CH4.MODE.bit.rsvd1 0x1080 %B16 #MASK=0x60
DmaRegs.CH4.MODE.bit.SYNCE 0x1080 %B16 #MASK=0x1000
DmaRegs.CH4.MODE.bit.SYNCSEL 0x1080 %B16 #MASK=0x2000
DmaRegs.CH4.SRC_ADDR_ACTIVE 0x1096 %U32 #Unsigned
DmaRegs.CH4.SRC_ADDR_SHADOW 0x1092 %U32 #Unsigned
DmaRegs.CH4.SRC_BEG_ADDR_ACTIVE 0x1094 %U32 #Unsigned
DmaRegs.CH4.SRC_BEG_ADDR_SHADOW 0x1090 %U32 #Unsigned
DmaRegs.CH4.SRC_BURST_STEP 0x1084 %S16 #Signed
DmaRegs.CH4.SRC_TRANSFER_STEP 0x1088 %S16 #Signed
DmaRegs.CH4.SRC_WRAP_COUNT 0x108B %U16 #Unsigned
DmaRegs.CH4.SRC_WRAP_SIZE 0x108A %U16 #Unsigned
DmaRegs.CH4.SRC_WRAP_STEP 0x108C %S16 #Signed
DmaRegs.CH4.TRANSFER_COUNT 0x1087 %U16 #Unsigned
DmaRegs.CH4.TRANSFER_SIZE 0x1086 %U16 #Unsigned
DmaRegs.CH5.BURST_COUNT.all 0x10A3 %U16 #Unsigned
DmaRegs.CH5.BURST_COUNT.bit.BURSTCOUNT 0x10A3 %B16 #MASK=0x1F
DmaRegs.CH5.BURST_COUNT.bit.rsvd1 0x10A3 %B16 #MASK=0xFFE0
DmaRegs.CH5.BURST_SIZE.all 0x10A2 %U16 #Unsigned
DmaRegs.CH5.BURST_SIZE.bit.BURSTSIZE 0x10A2 %B16 #MASK=0x1F
DmaRegs.CH5.BURST_SIZE.bit.rsvd1 0x10A2 %B16 #MASK=0xFFE0
DmaRegs.CH5.CONTROL.all 0x10A1 %U16 #Unsigned
DmaRegs.CH5.CONTROL.bit.BURSTSTS 0x10A1 %B16 #MASK=0x1000
DmaRegs.CH5.CONTROL.bit.ERRCLR 0x10A1 %B16 #MASK=0x80
DmaRegs.CH5.CONTROL.bit.HALT 0x10A1 %B16 #MASK=0x2
DmaRegs.CH5.CONTROL.bit.OVRFLG 0x10A1 %B16 #MASK=0x4000
DmaRegs.CH5.CONTROL.bit.PERINTCLR 0x10A1 %B16 #MASK=0x10
DmaRegs.CH5.CONTROL.bit.PERINTFLG 0x10A1 %B16 #MASK=0x100
DmaRegs.CH5.CONTROL.bit.PERINTFRC 0x10A1 %B16 #MASK=0x8
DmaRegs.CH5.CONTROL.bit.rsvd1 0x10A1 %B16 #MASK=0x8000
DmaRegs.CH5.CONTROL.bit.RUN 0x10A1 %B16 #MASK=0x1
DmaRegs.CH5.CONTROL.bit.RUNSTS 0x10A1 %B16 #MASK=0x2000
DmaRegs.CH5.CONTROL.bit.SOFTRESET 0x10A1 %B16 #MASK=0x4
DmaRegs.CH5.CONTROL.bit.SYNCCLR 0x10A1 %B16 #MASK=0x40
DmaRegs.CH5.CONTROL.bit.SYNCERR 0x10A1 %B16 #MASK=0x400
DmaRegs.CH5.CONTROL.bit.SYNCFLG 0x10A1 %B16 #MASK=0x200
DmaRegs.CH5.CONTROL.bit.SYNCFRC 0x10A1 %B16 #MASK=0x20
DmaRegs.CH5.CONTROL.bit.TRANSFERSTS 0x10A1 %B16 #MASK=0x800
DmaRegs.CH5.DST_ADDR_ACTIVE 0x10BE %U32 #Unsigned
DmaRegs.CH5.DST_ADDR_SHADOW 0x10BA %U32 #Unsigned
DmaRegs.CH5.DST_BEG_ADDR_ACTIVE 0x10BC %U32 #Unsigned
DmaRegs.CH5.DST_BEG_ADDR_SHADOW 0x10B8 %U32 #Unsigned
DmaRegs.CH5.DST_BURST_STEP 0x10A5 %S16 #Signed
DmaRegs.CH5.DST_TRANSFER_STEP 0x10A9 %S16 #Signed
DmaRegs.CH5.DST_WRAP_COUNT 0x10AE %U16 #Unsigned
DmaRegs.CH5.DST_WRAP_SIZE 0x10AD %U16 #Unsigned
DmaRegs.CH5.DST_WRAP_STEP 0x10AF %S16 #Signed
DmaRegs.CH5.MODE.all 0x10A0 %U16 #Unsigned
DmaRegs.CH5.MODE.bit.CHINTE 0x10A0 %B16 #MASK=0x8000
DmaRegs.CH5.MODE.bit.CHINTMODE 0x10A0 %B16 #MASK=0x200
DmaRegs.CH5.MODE.bit.CONTINUOUS 0x10A0 %B16 #MASK=0x800
DmaRegs.CH5.MODE.bit.DATASIZE 0x10A0 %B16 #MASK=0x4000
DmaRegs.CH5.MODE.bit.ONESHOT 0x10A0 %B16 #MASK=0x400
DmaRegs.CH5.MODE.bit.OVRINTE 0x10A0 %B16 #MASK=0x80
DmaRegs.CH5.MODE.bit.PERINTE 0x10A0 %B16 #MASK=0x100
DmaRegs.CH5.MODE.bit.PERINTSEL 0x10A0 %B16 #MASK=0x1F
DmaRegs.CH5.MODE.bit.rsvd1 0x10A0 %B16 #MASK=0x60
DmaRegs.CH5.MODE.bit.SYNCE 0x10A0 %B16 #MASK=0x1000
DmaRegs.CH5.MODE.bit.SYNCSEL 0x10A0 %B16 #MASK=0x2000
DmaRegs.CH5.SRC_ADDR_ACTIVE 0x10B6 %U32 #Unsigned
DmaRegs.CH5.SRC_ADDR_SHADOW 0x10B2 %U32 #Unsigned
DmaRegs.CH5.SRC_BEG_ADDR_ACTIVE 0x10B4 %U32 #Unsigned
DmaRegs.CH5.SRC_BEG_ADDR_SHADOW 0x10B0 %U32 #Unsigned
DmaRegs.CH5.SRC_BURST_STEP 0x10A4 %S16 #Signed
DmaRegs.CH5.SRC_TRANSFER_STEP 0x10A8 %S16 #Signed
DmaRegs.CH5.SRC_WRAP_COUNT 0x10AB %U16 #Unsigned
DmaRegs.CH5.SRC_WRAP_SIZE 0x10AA %U16 #Unsigned
DmaRegs.CH5.SRC_WRAP_STEP 0x10AC %S16 #Signed
DmaRegs.CH5.TRANSFER_COUNT 0x10A7 %U16 #Unsigned
DmaRegs.CH5.TRANSFER_SIZE 0x10A6 %U16 #Unsigned
DmaRegs.CH6.BURST_COUNT.all 0x10C3 %U16 #Unsigned
DmaRegs.CH6.BURST_COUNT.bit.BURSTCOUNT 0x10C3 %B16 #MASK=0x1F
DmaRegs.CH6.BURST_COUNT.bit.rsvd1 0x10C3 %B16 #MASK=0xFFE0
DmaRegs.CH6.BURST_SIZE.all 0x10C2 %U16 #Unsigned
DmaRegs.CH6.BURST_SIZE.bit.BURSTSIZE 0x10C2 %B16 #MASK=0x1F
DmaRegs.CH6.BURST_SIZE.bit.rsvd1 0x10C2 %B16 #MASK=0xFFE0
DmaRegs.CH6.CONTROL.all 0x10C1 %U16 #Unsigned
DmaRegs.CH6.CONTROL.bit.BURSTSTS 0x10C1 %B16 #MASK=0x1000
DmaRegs.CH6.CONTROL.bit.ERRCLR 0x10C1 %B16 #MASK=0x80
DmaRegs.CH6.CONTROL.bit.HALT 0x10C1 %B16 #MASK=0x2
DmaRegs.CH6.CONTROL.bit.OVRFLG 0x10C1 %B16 #MASK=0x4000
DmaRegs.CH6.CONTROL.bit.PERINTCLR 0x10C1 %B16 #MASK=0x10
DmaRegs.CH6.CONTROL.bit.PERINTFLG 0x10C1 %B16 #MASK=0x100
DmaRegs.CH6.CONTROL.bit.PERINTFRC 0x10C1 %B16 #MASK=0x8
DmaRegs.CH6.CONTROL.bit.rsvd1 0x10C1 %B16 #MASK=0x8000
DmaRegs.CH6.CONTROL.bit.RUN 0x10C1 %B16 #MASK=0x1
DmaRegs.CH6.CONTROL.bit.RUNSTS 0x10C1 %B16 #MASK=0x2000
DmaRegs.CH6.CONTROL.bit.SOFTRESET 0x10C1 %B16 #MASK=0x4
DmaRegs.CH6.CONTROL.bit.SYNCCLR 0x10C1 %B16 #MASK=0x40
DmaRegs.CH6.CONTROL.bit.SYNCERR 0x10C1 %B16 #MASK=0x400
DmaRegs.CH6.CONTROL.bit.SYNCFLG 0x10C1 %B16 #MASK=0x200
DmaRegs.CH6.CONTROL.bit.SYNCFRC 0x10C1 %B16 #MASK=0x20
DmaRegs.CH6.CONTROL.bit.TRANSFERSTS 0x10C1 %B16 #MASK=0x800
DmaRegs.CH6.DST_ADDR_ACTIVE 0x10DE %U32 #Unsigned
DmaRegs.CH6.DST_ADDR_SHADOW 0x10DA %U32 #Unsigned
DmaRegs.CH6.DST_BEG_ADDR_ACTIVE 0x10DC %U32 #Unsigned
DmaRegs.CH6.DST_BEG_ADDR_SHADOW 0x10D8 %U32 #Unsigned
DmaRegs.CH6.DST_BURST_STEP 0x10C5 %S16 #Signed
DmaRegs.CH6.DST_TRANSFER_STEP 0x10C9 %S16 #Signed
DmaRegs.CH6.DST_WRAP_COUNT 0x10CE %U16 #Unsigned
DmaRegs.CH6.DST_WRAP_SIZE 0x10CD %U16 #Unsigned
DmaRegs.CH6.DST_WRAP_STEP 0x10CF %S16 #Signed
DmaRegs.CH6.MODE.all 0x10C0 %U16 #Unsigned
DmaRegs.CH6.MODE.bit.CHINTE 0x10C0 %B16 #MASK=0x8000
DmaRegs.CH6.MODE.bit.CHINTMODE 0x10C0 %B16 #MASK=0x200
DmaRegs.CH6.MODE.bit.CONTINUOUS 0x10C0 %B16 #MASK=0x800
DmaRegs.CH6.MODE.bit.DATASIZE 0x10C0 %B16 #MASK=0x4000
DmaRegs.CH6.MODE.bit.ONESHOT 0x10C0 %B16 #MASK=0x400
DmaRegs.CH6.MODE.bit.OVRINTE 0x10C0 %B16 #MASK=0x80
DmaRegs.CH6.MODE.bit.PERINTE 0x10C0 %B16 #MASK=0x100
DmaRegs.CH6.MODE.bit.PERINTSEL 0x10C0 %B16 #MASK=0x1F
DmaRegs.CH6.MODE.bit.rsvd1 0x10C0 %B16 #MASK=0x60
DmaRegs.CH6.MODE.bit.SYNCE 0x10C0 %B16 #MASK=0x1000
DmaRegs.CH6.MODE.bit.SYNCSEL 0x10C0 %B16 #MASK=0x2000
DmaRegs.CH6.SRC_ADDR_ACTIVE 0x10D6 %U32 #Unsigned
DmaRegs.CH6.SRC_ADDR_SHADOW 0x10D2 %U32 #Unsigned
DmaRegs.CH6.SRC_BEG_ADDR_ACTIVE 0x10D4 %U32 #Unsigned
DmaRegs.CH6.SRC_BEG_ADDR_SHADOW 0x10D0 %U32 #Unsigned
DmaRegs.CH6.SRC_BURST_STEP 0x10C4 %S16 #Signed
DmaRegs.CH6.SRC_TRANSFER_STEP 0x10C8 %S16 #Signed
DmaRegs.CH6.SRC_WRAP_COUNT 0x10CB %U16 #Unsigned
DmaRegs.CH6.SRC_WRAP_SIZE 0x10CA %U16 #Unsigned
DmaRegs.CH6.SRC_WRAP_STEP 0x10CC %S16 #Signed
DmaRegs.CH6.TRANSFER_COUNT 0x10C7 %U16 #Unsigned
DmaRegs.CH6.TRANSFER_SIZE 0x10C6 %U16 #Unsigned
DmaRegs.DEBUGCTRL.all 0x1001 %U16 #Unsigned
DmaRegs.DEBUGCTRL.bit.FREE 0x1001 %B16 #MASK=0x8000
DmaRegs.DEBUGCTRL.bit.rsvd1 0x1001 %B16 #MASK=0x7FFF
DmaRegs.DMACTRL.all 0x1000 %U16 #Unsigned
DmaRegs.DMACTRL.bit.HARDRESET 0x1000 %B16 #MASK=0x1
DmaRegs.DMACTRL.bit.PRIORITYRESET 0x1000 %B16 #MASK=0x2
DmaRegs.DMACTRL.bit.rsvd1 0x1000 %B16 #MASK=0xFFFC
DmaRegs.PRIORITYCTRL1.all 0x1004 %U16 #Unsigned
DmaRegs.PRIORITYCTRL1.bit.CH1PRIORITY 0x1004 %B16 #MASK=0x1
DmaRegs.PRIORITYCTRL1.bit.rsvd1 0x1004 %B16 #MASK=0xFFFE
DmaRegs.PRIORITYSTAT.all 0x1006 %U16 #Unsigned
DmaRegs.PRIORITYSTAT.bit.ACTIVESTS 0x1006 %B16 #MASK=0x7
DmaRegs.PRIORITYSTAT.bit.ACTIVESTS_SHADOW 0x1006 %B16 #MASK=0x70
DmaRegs.PRIORITYSTAT.bit.rsvd1 0x1006 %B16 #MASK=0x8
DmaRegs.PRIORITYSTAT.bit.rsvd2 0x1006 %B16 #MASK=0xFF80
DmaRegs.rsvd0 0x1002 %U16 #Unsigned
DmaRegs.rsvd1 0x1003 %U16 #Unsigned
DmaRegs.rsvd2 0x1005 %U16 #Unsigned
DmaRegs.rsvd3[0] 0x1007 %U16 #Unsigned
DmaRegs.rsvd3[1] 0x1008 %U16 #Unsigned
DmaRegs.rsvd3[10] 0x1011 %U16 #Unsigned
DmaRegs.rsvd3[11] 0x1012 %U16 #Unsigned
DmaRegs.rsvd3[12] 0x1013 %U16 #Unsigned
DmaRegs.rsvd3[13] 0x1014 %U16 #Unsigned
DmaRegs.rsvd3[14] 0x1015 %U16 #Unsigned
DmaRegs.rsvd3[15] 0x1016 %U16 #Unsigned
DmaRegs.rsvd3[16] 0x1017 %U16 #Unsigned
DmaRegs.rsvd3[17] 0x1018 %U16 #Unsigned
DmaRegs.rsvd3[18] 0x1019 %U16 #Unsigned
DmaRegs.rsvd3[19] 0x101A %U16 #Unsigned
DmaRegs.rsvd3[2] 0x1009 %U16 #Unsigned
DmaRegs.rsvd3[20] 0x101B %U16 #Unsigned
DmaRegs.rsvd3[21] 0x101C %U16 #Unsigned
DmaRegs.rsvd3[22] 0x101D %U16 #Unsigned
DmaRegs.rsvd3[23] 0x101E %U16 #Unsigned
DmaRegs.rsvd3[24] 0x101F %U16 #Unsigned
DmaRegs.rsvd3[3] 0x100A %U16 #Unsigned
DmaRegs.rsvd3[4] 0x100B %U16 #Unsigned
DmaRegs.rsvd3[5] 0x100C %U16 #Unsigned
DmaRegs.rsvd3[6] 0x100D %U16 #Unsigned
DmaRegs.rsvd3[7] 0x100E %U16 #Unsigned
DmaRegs.rsvd3[8] 0x100F %U16 #Unsigned
DmaRegs.rsvd3[9] 0x1010 %U16 #Unsigned
DSP28x_usDelay 0x10C1C %S16 #Signed
ECanaLAMRegs.LAM0.all 0x6040 %U32 #Unsigned
ECanaLAMRegs.LAM0.bit.LAM_H 0x6040 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM0.bit.LAM_L 0x6040 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM0.bit.LAMI 0x6040 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM0.bit.rsvd1 0x6040 %B32 #MASK=0x60000000
ECanaLAMRegs.LAM1.all 0x6042 %U32 #Unsigned
ECanaLAMRegs.LAM1.bit.LAM_H 0x6042 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM1.bit.LAM_L 0x6042 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM1.bit.LAMI 0x6042 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM1.bit.rsvd1 0x6042 %B32 #MASK=0x60000000
ECanaLAMRegs.LAM10.all 0x6054 %U32 #Unsigned
ECanaLAMRegs.LAM10.bit.LAM_H 0x6054 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM10.bit.LAM_L 0x6054 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM10.bit.LAMI 0x6054 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM10.bit.rsvd1 0x6054 %B32 #MASK=0x60000000
ECanaLAMRegs.LAM11.all 0x6056 %U32 #Unsigned
ECanaLAMRegs.LAM11.bit.LAM_H 0x6056 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM11.bit.LAM_L 0x6056 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM11.bit.LAMI 0x6056 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM11.bit.rsvd1 0x6056 %B32 #MASK=0x60000000
ECanaLAMRegs.LAM12.all 0x6058 %U32 #Unsigned
ECanaLAMRegs.LAM12.bit.LAM_H 0x6058 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM12.bit.LAM_L 0x6058 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM12.bit.LAMI 0x6058 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM12.bit.rsvd1 0x6058 %B32 #MASK=0x60000000
ECanaLAMRegs.LAM13.all 0x605A %U32 #Unsigned
ECanaLAMRegs.LAM13.bit.LAM_H 0x605A %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM13.bit.LAM_L 0x605A %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM13.bit.LAMI 0x605A %B32 #MASK=0x80000000
ECanaLAMRegs.LAM13.bit.rsvd1 0x605A %B32 #MASK=0x60000000
ECanaLAMRegs.LAM14.all 0x605C %U32 #Unsigned
ECanaLAMRegs.LAM14.bit.LAM_H 0x605C %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM14.bit.LAM_L 0x605C %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM14.bit.LAMI 0x605C %B32 #MASK=0x80000000
ECanaLAMRegs.LAM14.bit.rsvd1 0x605C %B32 #MASK=0x60000000
ECanaLAMRegs.LAM15.all 0x605E %U32 #Unsigned
ECanaLAMRegs.LAM15.bit.LAM_H 0x605E %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM15.bit.LAM_L 0x605E %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM15.bit.LAMI 0x605E %B32 #MASK=0x80000000
ECanaLAMRegs.LAM15.bit.rsvd1 0x605E %B32 #MASK=0x60000000
ECanaLAMRegs.LAM16.all 0x6060 %U32 #Unsigned
ECanaLAMRegs.LAM16.bit.LAM_H 0x6060 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM16.bit.LAM_L 0x6060 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM16.bit.LAMI 0x6060 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM16.bit.rsvd1 0x6060 %B32 #MASK=0x60000000
ECanaLAMRegs.LAM17.all 0x6062 %U32 #Unsigned
ECanaLAMRegs.LAM17.bit.LAM_H 0x6062 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM17.bit.LAM_L 0x6062 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM17.bit.LAMI 0x6062 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM17.bit.rsvd1 0x6062 %B32 #MASK=0x60000000
ECanaLAMRegs.LAM18.all 0x6064 %U32 #Unsigned
ECanaLAMRegs.LAM18.bit.LAM_H 0x6064 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM18.bit.LAM_L 0x6064 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM18.bit.LAMI 0x6064 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM18.bit.rsvd1 0x6064 %B32 #MASK=0x60000000
ECanaLAMRegs.LAM19.all 0x6066 %U32 #Unsigned
ECanaLAMRegs.LAM19.bit.LAM_H 0x6066 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM19.bit.LAM_L 0x6066 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM19.bit.LAMI 0x6066 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM19.bit.rsvd1 0x6066 %B32 #MASK=0x60000000
ECanaLAMRegs.LAM2.all 0x6044 %U32 #Unsigned
ECanaLAMRegs.LAM2.bit.LAM_H 0x6044 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM2.bit.LAM_L 0x6044 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM2.bit.LAMI 0x6044 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM2.bit.rsvd1 0x6044 %B32 #MASK=0x60000000
ECanaLAMRegs.LAM20.all 0x6068 %U32 #Unsigned
ECanaLAMRegs.LAM20.bit.LAM_H 0x6068 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM20.bit.LAM_L 0x6068 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM20.bit.LAMI 0x6068 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM20.bit.rsvd1 0x6068 %B32 #MASK=0x60000000
ECanaLAMRegs.LAM21.all 0x606A %U32 #Unsigned
ECanaLAMRegs.LAM21.bit.LAM_H 0x606A %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM21.bit.LAM_L 0x606A %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM21.bit.LAMI 0x606A %B32 #MASK=0x80000000
ECanaLAMRegs.LAM21.bit.rsvd1 0x606A %B32 #MASK=0x60000000
ECanaLAMRegs.LAM22.all 0x606C %U32 #Unsigned
ECanaLAMRegs.LAM22.bit.LAM_H 0x606C %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM22.bit.LAM_L 0x606C %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM22.bit.LAMI 0x606C %B32 #MASK=0x80000000
ECanaLAMRegs.LAM22.bit.rsvd1 0x606C %B32 #MASK=0x60000000
ECanaLAMRegs.LAM23.all 0x606E %U32 #Unsigned
ECanaLAMRegs.LAM23.bit.LAM_H 0x606E %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM23.bit.LAM_L 0x606E %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM23.bit.LAMI 0x606E %B32 #MASK=0x80000000
ECanaLAMRegs.LAM23.bit.rsvd1 0x606E %B32 #MASK=0x60000000
ECanaLAMRegs.LAM24.all 0x6070 %U32 #Unsigned
ECanaLAMRegs.LAM24.bit.LAM_H 0x6070 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM24.bit.LAM_L 0x6070 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM24.bit.LAMI 0x6070 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM24.bit.rsvd1 0x6070 %B32 #MASK=0x60000000
ECanaLAMRegs.LAM25.all 0x6072 %U32 #Unsigned
ECanaLAMRegs.LAM25.bit.LAM_H 0x6072 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM25.bit.LAM_L 0x6072 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM25.bit.LAMI 0x6072 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM25.bit.rsvd1 0x6072 %B32 #MASK=0x60000000
ECanaLAMRegs.LAM26.all 0x6074 %U32 #Unsigned
ECanaLAMRegs.LAM26.bit.LAM_H 0x6074 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM26.bit.LAM_L 0x6074 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM26.bit.LAMI 0x6074 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM26.bit.rsvd1 0x6074 %B32 #MASK=0x60000000
ECanaLAMRegs.LAM27.all 0x6076 %U32 #Unsigned
ECanaLAMRegs.LAM27.bit.LAM_H 0x6076 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM27.bit.LAM_L 0x6076 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM27.bit.LAMI 0x6076 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM27.bit.rsvd1 0x6076 %B32 #MASK=0x60000000
ECanaLAMRegs.LAM28.all 0x6078 %U32 #Unsigned
ECanaLAMRegs.LAM28.bit.LAM_H 0x6078 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM28.bit.LAM_L 0x6078 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM28.bit.LAMI 0x6078 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM28.bit.rsvd1 0x6078 %B32 #MASK=0x60000000
ECanaLAMRegs.LAM29.all 0x607A %U32 #Unsigned
ECanaLAMRegs.LAM29.bit.LAM_H 0x607A %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM29.bit.LAM_L 0x607A %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM29.bit.LAMI 0x607A %B32 #MASK=0x80000000
ECanaLAMRegs.LAM29.bit.rsvd1 0x607A %B32 #MASK=0x60000000
ECanaLAMRegs.LAM3.all 0x6046 %U32 #Unsigned
ECanaLAMRegs.LAM3.bit.LAM_H 0x6046 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM3.bit.LAM_L 0x6046 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM3.bit.LAMI 0x6046 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM3.bit.rsvd1 0x6046 %B32 #MASK=0x60000000
ECanaLAMRegs.LAM30.all 0x607C %U32 #Unsigned
ECanaLAMRegs.LAM30.bit.LAM_H 0x607C %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM30.bit.LAM_L 0x607C %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM30.bit.LAMI 0x607C %B32 #MASK=0x80000000
ECanaLAMRegs.LAM30.bit.rsvd1 0x607C %B32 #MASK=0x60000000
ECanaLAMRegs.LAM31.all 0x607E %U32 #Unsigned
ECanaLAMRegs.LAM31.bit.LAM_H 0x607E %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM31.bit.LAM_L 0x607E %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM31.bit.LAMI 0x607E %B32 #MASK=0x80000000
ECanaLAMRegs.LAM31.bit.rsvd1 0x607E %B32 #MASK=0x60000000
ECanaLAMRegs.LAM4.all 0x6048 %U32 #Unsigned
ECanaLAMRegs.LAM4.bit.LAM_H 0x6048 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM4.bit.LAM_L 0x6048 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM4.bit.LAMI 0x6048 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM4.bit.rsvd1 0x6048 %B32 #MASK=0x60000000
ECanaLAMRegs.LAM5.all 0x604A %U32 #Unsigned
ECanaLAMRegs.LAM5.bit.LAM_H 0x604A %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM5.bit.LAM_L 0x604A %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM5.bit.LAMI 0x604A %B32 #MASK=0x80000000
ECanaLAMRegs.LAM5.bit.rsvd1 0x604A %B32 #MASK=0x60000000
ECanaLAMRegs.LAM6.all 0x604C %U32 #Unsigned
ECanaLAMRegs.LAM6.bit.LAM_H 0x604C %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM6.bit.LAM_L 0x604C %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM6.bit.LAMI 0x604C %B32 #MASK=0x80000000
ECanaLAMRegs.LAM6.bit.rsvd1 0x604C %B32 #MASK=0x60000000
ECanaLAMRegs.LAM7.all 0x604E %U32 #Unsigned
ECanaLAMRegs.LAM7.bit.LAM_H 0x604E %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM7.bit.LAM_L 0x604E %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM7.bit.LAMI 0x604E %B32 #MASK=0x80000000
ECanaLAMRegs.LAM7.bit.rsvd1 0x604E %B32 #MASK=0x60000000
ECanaLAMRegs.LAM8.all 0x6050 %U32 #Unsigned
ECanaLAMRegs.LAM8.bit.LAM_H 0x6050 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM8.bit.LAM_L 0x6050 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM8.bit.LAMI 0x6050 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM8.bit.rsvd1 0x6050 %B32 #MASK=0x60000000
ECanaLAMRegs.LAM9.all 0x6052 %U32 #Unsigned
ECanaLAMRegs.LAM9.bit.LAM_H 0x6052 %B32 #MASK=0x1FFF0000
ECanaLAMRegs.LAM9.bit.LAM_L 0x6052 %B32 #MASK=0xFFFF
ECanaLAMRegs.LAM9.bit.LAMI 0x6052 %B32 #MASK=0x80000000
ECanaLAMRegs.LAM9.bit.rsvd1 0x6052 %B32 #MASK=0x60000000
ECanaMboxes.MBOX0.MDH.all 0x6106 %U32 #Unsigned
ECanaMboxes.MBOX0.MDH.byte.BYTE4 0x6106 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX0.MDH.byte.BYTE5 0x6106 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX0.MDH.byte.BYTE6 0x6106 %B32 #MASK=0xFF00
ECanaMboxes.MBOX0.MDH.byte.BYTE7 0x6106 %B32 #MASK=0xFF
ECanaMboxes.MBOX0.MDH.word.HI_WORD 0x6106 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX0.MDH.word.LOW_WORD 0x6106 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX0.MDL.all 0x6104 %U32 #Unsigned
ECanaMboxes.MBOX0.MDL.byte.BYTE0 0x6104 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX0.MDL.byte.BYTE1 0x6104 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX0.MDL.byte.BYTE2 0x6104 %B32 #MASK=0xFF00
ECanaMboxes.MBOX0.MDL.byte.BYTE3 0x6104 %B32 #MASK=0xFF
ECanaMboxes.MBOX0.MDL.word.HI_WORD 0x6104 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX0.MDL.word.LOW_WORD 0x6104 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX0.MSGCTRL.all 0x6102 %U32 #Unsigned
ECanaMboxes.MBOX0.MSGCTRL.bit.DLC 0x6102 %B32 #MASK=0xF
ECanaMboxes.MBOX0.MSGCTRL.bit.rsvd1 0x6102 %B32 #MASK=0xE0
ECanaMboxes.MBOX0.MSGCTRL.bit.rsvd2 0x6102 %B32 #MASK=0xE000
ECanaMboxes.MBOX0.MSGCTRL.bit.rsvd3 0x6102 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX0.MSGCTRL.bit.RTR 0x6102 %B32 #MASK=0x10
ECanaMboxes.MBOX0.MSGCTRL.bit.TPL 0x6102 %B32 #MASK=0x1F00
ECanaMboxes.MBOX0.MSGID.all 0x6100 %U32 #Unsigned
ECanaMboxes.MBOX0.MSGID.bit.AAM 0x6100 %B32 #MASK=0x20000000
ECanaMboxes.MBOX0.MSGID.bit.AME 0x6100 %B32 #MASK=0x40000000
ECanaMboxes.MBOX0.MSGID.bit.EXTMSGID_H 0x6100 %B32 #MASK=0x30000
ECanaMboxes.MBOX0.MSGID.bit.EXTMSGID_L 0x6100 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX0.MSGID.bit.IDE 0x6100 %B32 #MASK=0x80000000
ECanaMboxes.MBOX0.MSGID.bit.STDMSGID 0x6100 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX1.MDH.all 0x610E %U32 #Unsigned
ECanaMboxes.MBOX1.MDH.byte.BYTE4 0x610E %B32 #MASK=0xFF000000
ECanaMboxes.MBOX1.MDH.byte.BYTE5 0x610E %B32 #MASK=0xFF0000
ECanaMboxes.MBOX1.MDH.byte.BYTE6 0x610E %B32 #MASK=0xFF00
ECanaMboxes.MBOX1.MDH.byte.BYTE7 0x610E %B32 #MASK=0xFF
ECanaMboxes.MBOX1.MDH.word.HI_WORD 0x610E %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX1.MDH.word.LOW_WORD 0x610E %B32 #MASK=0xFFFF
ECanaMboxes.MBOX1.MDL.all 0x610C %U32 #Unsigned
ECanaMboxes.MBOX1.MDL.byte.BYTE0 0x610C %B32 #MASK=0xFF000000
ECanaMboxes.MBOX1.MDL.byte.BYTE1 0x610C %B32 #MASK=0xFF0000
ECanaMboxes.MBOX1.MDL.byte.BYTE2 0x610C %B32 #MASK=0xFF00
ECanaMboxes.MBOX1.MDL.byte.BYTE3 0x610C %B32 #MASK=0xFF
ECanaMboxes.MBOX1.MDL.word.HI_WORD 0x610C %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX1.MDL.word.LOW_WORD 0x610C %B32 #MASK=0xFFFF
ECanaMboxes.MBOX1.MSGCTRL.all 0x610A %U32 #Unsigned
ECanaMboxes.MBOX1.MSGCTRL.bit.DLC 0x610A %B32 #MASK=0xF
ECanaMboxes.MBOX1.MSGCTRL.bit.rsvd1 0x610A %B32 #MASK=0xE0
ECanaMboxes.MBOX1.MSGCTRL.bit.rsvd2 0x610A %B32 #MASK=0xE000
ECanaMboxes.MBOX1.MSGCTRL.bit.rsvd3 0x610A %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX1.MSGCTRL.bit.RTR 0x610A %B32 #MASK=0x10
ECanaMboxes.MBOX1.MSGCTRL.bit.TPL 0x610A %B32 #MASK=0x1F00
ECanaMboxes.MBOX1.MSGID.all 0x6108 %U32 #Unsigned
ECanaMboxes.MBOX1.MSGID.bit.AAM 0x6108 %B32 #MASK=0x20000000
ECanaMboxes.MBOX1.MSGID.bit.AME 0x6108 %B32 #MASK=0x40000000
ECanaMboxes.MBOX1.MSGID.bit.EXTMSGID_H 0x6108 %B32 #MASK=0x30000
ECanaMboxes.MBOX1.MSGID.bit.EXTMSGID_L 0x6108 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX1.MSGID.bit.IDE 0x6108 %B32 #MASK=0x80000000
ECanaMboxes.MBOX1.MSGID.bit.STDMSGID 0x6108 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX10.MDH.all 0x6156 %U32 #Unsigned
ECanaMboxes.MBOX10.MDH.byte.BYTE4 0x6156 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX10.MDH.byte.BYTE5 0x6156 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX10.MDH.byte.BYTE6 0x6156 %B32 #MASK=0xFF00
ECanaMboxes.MBOX10.MDH.byte.BYTE7 0x6156 %B32 #MASK=0xFF
ECanaMboxes.MBOX10.MDH.word.HI_WORD 0x6156 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX10.MDH.word.LOW_WORD 0x6156 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX10.MDL.all 0x6154 %U32 #Unsigned
ECanaMboxes.MBOX10.MDL.byte.BYTE0 0x6154 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX10.MDL.byte.BYTE1 0x6154 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX10.MDL.byte.BYTE2 0x6154 %B32 #MASK=0xFF00
ECanaMboxes.MBOX10.MDL.byte.BYTE3 0x6154 %B32 #MASK=0xFF
ECanaMboxes.MBOX10.MDL.word.HI_WORD 0x6154 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX10.MDL.word.LOW_WORD 0x6154 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX10.MSGCTRL.all 0x6152 %U32 #Unsigned
ECanaMboxes.MBOX10.MSGCTRL.bit.DLC 0x6152 %B32 #MASK=0xF
ECanaMboxes.MBOX10.MSGCTRL.bit.rsvd1 0x6152 %B32 #MASK=0xE0
ECanaMboxes.MBOX10.MSGCTRL.bit.rsvd2 0x6152 %B32 #MASK=0xE000
ECanaMboxes.MBOX10.MSGCTRL.bit.rsvd3 0x6152 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX10.MSGCTRL.bit.RTR 0x6152 %B32 #MASK=0x10
ECanaMboxes.MBOX10.MSGCTRL.bit.TPL 0x6152 %B32 #MASK=0x1F00
ECanaMboxes.MBOX10.MSGID.all 0x6150 %U32 #Unsigned
ECanaMboxes.MBOX10.MSGID.bit.AAM 0x6150 %B32 #MASK=0x20000000
ECanaMboxes.MBOX10.MSGID.bit.AME 0x6150 %B32 #MASK=0x40000000
ECanaMboxes.MBOX10.MSGID.bit.EXTMSGID_H 0x6150 %B32 #MASK=0x30000
ECanaMboxes.MBOX10.MSGID.bit.EXTMSGID_L 0x6150 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX10.MSGID.bit.IDE 0x6150 %B32 #MASK=0x80000000
ECanaMboxes.MBOX10.MSGID.bit.STDMSGID 0x6150 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX11.MDH.all 0x615E %U32 #Unsigned
ECanaMboxes.MBOX11.MDH.byte.BYTE4 0x615E %B32 #MASK=0xFF000000
ECanaMboxes.MBOX11.MDH.byte.BYTE5 0x615E %B32 #MASK=0xFF0000
ECanaMboxes.MBOX11.MDH.byte.BYTE6 0x615E %B32 #MASK=0xFF00
ECanaMboxes.MBOX11.MDH.byte.BYTE7 0x615E %B32 #MASK=0xFF
ECanaMboxes.MBOX11.MDH.word.HI_WORD 0x615E %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX11.MDH.word.LOW_WORD 0x615E %B32 #MASK=0xFFFF
ECanaMboxes.MBOX11.MDL.all 0x615C %U32 #Unsigned
ECanaMboxes.MBOX11.MDL.byte.BYTE0 0x615C %B32 #MASK=0xFF000000
ECanaMboxes.MBOX11.MDL.byte.BYTE1 0x615C %B32 #MASK=0xFF0000
ECanaMboxes.MBOX11.MDL.byte.BYTE2 0x615C %B32 #MASK=0xFF00
ECanaMboxes.MBOX11.MDL.byte.BYTE3 0x615C %B32 #MASK=0xFF
ECanaMboxes.MBOX11.MDL.word.HI_WORD 0x615C %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX11.MDL.word.LOW_WORD 0x615C %B32 #MASK=0xFFFF
ECanaMboxes.MBOX11.MSGCTRL.all 0x615A %U32 #Unsigned
ECanaMboxes.MBOX11.MSGCTRL.bit.DLC 0x615A %B32 #MASK=0xF
ECanaMboxes.MBOX11.MSGCTRL.bit.rsvd1 0x615A %B32 #MASK=0xE0
ECanaMboxes.MBOX11.MSGCTRL.bit.rsvd2 0x615A %B32 #MASK=0xE000
ECanaMboxes.MBOX11.MSGCTRL.bit.rsvd3 0x615A %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX11.MSGCTRL.bit.RTR 0x615A %B32 #MASK=0x10
ECanaMboxes.MBOX11.MSGCTRL.bit.TPL 0x615A %B32 #MASK=0x1F00
ECanaMboxes.MBOX11.MSGID.all 0x6158 %U32 #Unsigned
ECanaMboxes.MBOX11.MSGID.bit.AAM 0x6158 %B32 #MASK=0x20000000
ECanaMboxes.MBOX11.MSGID.bit.AME 0x6158 %B32 #MASK=0x40000000
ECanaMboxes.MBOX11.MSGID.bit.EXTMSGID_H 0x6158 %B32 #MASK=0x30000
ECanaMboxes.MBOX11.MSGID.bit.EXTMSGID_L 0x6158 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX11.MSGID.bit.IDE 0x6158 %B32 #MASK=0x80000000
ECanaMboxes.MBOX11.MSGID.bit.STDMSGID 0x6158 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX12.MDH.all 0x6166 %U32 #Unsigned
ECanaMboxes.MBOX12.MDH.byte.BYTE4 0x6166 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX12.MDH.byte.BYTE5 0x6166 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX12.MDH.byte.BYTE6 0x6166 %B32 #MASK=0xFF00
ECanaMboxes.MBOX12.MDH.byte.BYTE7 0x6166 %B32 #MASK=0xFF
ECanaMboxes.MBOX12.MDH.word.HI_WORD 0x6166 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX12.MDH.word.LOW_WORD 0x6166 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX12.MDL.all 0x6164 %U32 #Unsigned
ECanaMboxes.MBOX12.MDL.byte.BYTE0 0x6164 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX12.MDL.byte.BYTE1 0x6164 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX12.MDL.byte.BYTE2 0x6164 %B32 #MASK=0xFF00
ECanaMboxes.MBOX12.MDL.byte.BYTE3 0x6164 %B32 #MASK=0xFF
ECanaMboxes.MBOX12.MDL.word.HI_WORD 0x6164 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX12.MDL.word.LOW_WORD 0x6164 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX12.MSGCTRL.all 0x6162 %U32 #Unsigned
ECanaMboxes.MBOX12.MSGCTRL.bit.DLC 0x6162 %B32 #MASK=0xF
ECanaMboxes.MBOX12.MSGCTRL.bit.rsvd1 0x6162 %B32 #MASK=0xE0
ECanaMboxes.MBOX12.MSGCTRL.bit.rsvd2 0x6162 %B32 #MASK=0xE000
ECanaMboxes.MBOX12.MSGCTRL.bit.rsvd3 0x6162 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX12.MSGCTRL.bit.RTR 0x6162 %B32 #MASK=0x10
ECanaMboxes.MBOX12.MSGCTRL.bit.TPL 0x6162 %B32 #MASK=0x1F00
ECanaMboxes.MBOX12.MSGID.all 0x6160 %U32 #Unsigned
ECanaMboxes.MBOX12.MSGID.bit.AAM 0x6160 %B32 #MASK=0x20000000
ECanaMboxes.MBOX12.MSGID.bit.AME 0x6160 %B32 #MASK=0x40000000
ECanaMboxes.MBOX12.MSGID.bit.EXTMSGID_H 0x6160 %B32 #MASK=0x30000
ECanaMboxes.MBOX12.MSGID.bit.EXTMSGID_L 0x6160 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX12.MSGID.bit.IDE 0x6160 %B32 #MASK=0x80000000
ECanaMboxes.MBOX12.MSGID.bit.STDMSGID 0x6160 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX13.MDH.all 0x616E %U32 #Unsigned
ECanaMboxes.MBOX13.MDH.byte.BYTE4 0x616E %B32 #MASK=0xFF000000
ECanaMboxes.MBOX13.MDH.byte.BYTE5 0x616E %B32 #MASK=0xFF0000
ECanaMboxes.MBOX13.MDH.byte.BYTE6 0x616E %B32 #MASK=0xFF00
ECanaMboxes.MBOX13.MDH.byte.BYTE7 0x616E %B32 #MASK=0xFF
ECanaMboxes.MBOX13.MDH.word.HI_WORD 0x616E %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX13.MDH.word.LOW_WORD 0x616E %B32 #MASK=0xFFFF
ECanaMboxes.MBOX13.MDL.all 0x616C %U32 #Unsigned
ECanaMboxes.MBOX13.MDL.byte.BYTE0 0x616C %B32 #MASK=0xFF000000
ECanaMboxes.MBOX13.MDL.byte.BYTE1 0x616C %B32 #MASK=0xFF0000
ECanaMboxes.MBOX13.MDL.byte.BYTE2 0x616C %B32 #MASK=0xFF00
ECanaMboxes.MBOX13.MDL.byte.BYTE3 0x616C %B32 #MASK=0xFF
ECanaMboxes.MBOX13.MDL.word.HI_WORD 0x616C %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX13.MDL.word.LOW_WORD 0x616C %B32 #MASK=0xFFFF
ECanaMboxes.MBOX13.MSGCTRL.all 0x616A %U32 #Unsigned
ECanaMboxes.MBOX13.MSGCTRL.bit.DLC 0x616A %B32 #MASK=0xF
ECanaMboxes.MBOX13.MSGCTRL.bit.rsvd1 0x616A %B32 #MASK=0xE0
ECanaMboxes.MBOX13.MSGCTRL.bit.rsvd2 0x616A %B32 #MASK=0xE000
ECanaMboxes.MBOX13.MSGCTRL.bit.rsvd3 0x616A %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX13.MSGCTRL.bit.RTR 0x616A %B32 #MASK=0x10
ECanaMboxes.MBOX13.MSGCTRL.bit.TPL 0x616A %B32 #MASK=0x1F00
ECanaMboxes.MBOX13.MSGID.all 0x6168 %U32 #Unsigned
ECanaMboxes.MBOX13.MSGID.bit.AAM 0x6168 %B32 #MASK=0x20000000
ECanaMboxes.MBOX13.MSGID.bit.AME 0x6168 %B32 #MASK=0x40000000
ECanaMboxes.MBOX13.MSGID.bit.EXTMSGID_H 0x6168 %B32 #MASK=0x30000
ECanaMboxes.MBOX13.MSGID.bit.EXTMSGID_L 0x6168 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX13.MSGID.bit.IDE 0x6168 %B32 #MASK=0x80000000
ECanaMboxes.MBOX13.MSGID.bit.STDMSGID 0x6168 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX14.MDH.all 0x6176 %U32 #Unsigned
ECanaMboxes.MBOX14.MDH.byte.BYTE4 0x6176 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX14.MDH.byte.BYTE5 0x6176 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX14.MDH.byte.BYTE6 0x6176 %B32 #MASK=0xFF00
ECanaMboxes.MBOX14.MDH.byte.BYTE7 0x6176 %B32 #MASK=0xFF
ECanaMboxes.MBOX14.MDH.word.HI_WORD 0x6176 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX14.MDH.word.LOW_WORD 0x6176 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX14.MDL.all 0x6174 %U32 #Unsigned
ECanaMboxes.MBOX14.MDL.byte.BYTE0 0x6174 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX14.MDL.byte.BYTE1 0x6174 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX14.MDL.byte.BYTE2 0x6174 %B32 #MASK=0xFF00
ECanaMboxes.MBOX14.MDL.byte.BYTE3 0x6174 %B32 #MASK=0xFF
ECanaMboxes.MBOX14.MDL.word.HI_WORD 0x6174 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX14.MDL.word.LOW_WORD 0x6174 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX14.MSGCTRL.all 0x6172 %U32 #Unsigned
ECanaMboxes.MBOX14.MSGCTRL.bit.DLC 0x6172 %B32 #MASK=0xF
ECanaMboxes.MBOX14.MSGCTRL.bit.rsvd1 0x6172 %B32 #MASK=0xE0
ECanaMboxes.MBOX14.MSGCTRL.bit.rsvd2 0x6172 %B32 #MASK=0xE000
ECanaMboxes.MBOX14.MSGCTRL.bit.rsvd3 0x6172 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX14.MSGCTRL.bit.RTR 0x6172 %B32 #MASK=0x10
ECanaMboxes.MBOX14.MSGCTRL.bit.TPL 0x6172 %B32 #MASK=0x1F00
ECanaMboxes.MBOX14.MSGID.all 0x6170 %U32 #Unsigned
ECanaMboxes.MBOX14.MSGID.bit.AAM 0x6170 %B32 #MASK=0x20000000
ECanaMboxes.MBOX14.MSGID.bit.AME 0x6170 %B32 #MASK=0x40000000
ECanaMboxes.MBOX14.MSGID.bit.EXTMSGID_H 0x6170 %B32 #MASK=0x30000
ECanaMboxes.MBOX14.MSGID.bit.EXTMSGID_L 0x6170 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX14.MSGID.bit.IDE 0x6170 %B32 #MASK=0x80000000
ECanaMboxes.MBOX14.MSGID.bit.STDMSGID 0x6170 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX15.MDH.all 0x617E %U32 #Unsigned
ECanaMboxes.MBOX15.MDH.byte.BYTE4 0x617E %B32 #MASK=0xFF000000
ECanaMboxes.MBOX15.MDH.byte.BYTE5 0x617E %B32 #MASK=0xFF0000
ECanaMboxes.MBOX15.MDH.byte.BYTE6 0x617E %B32 #MASK=0xFF00
ECanaMboxes.MBOX15.MDH.byte.BYTE7 0x617E %B32 #MASK=0xFF
ECanaMboxes.MBOX15.MDH.word.HI_WORD 0x617E %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX15.MDH.word.LOW_WORD 0x617E %B32 #MASK=0xFFFF
ECanaMboxes.MBOX15.MDL.all 0x617C %U32 #Unsigned
ECanaMboxes.MBOX15.MDL.byte.BYTE0 0x617C %B32 #MASK=0xFF000000
ECanaMboxes.MBOX15.MDL.byte.BYTE1 0x617C %B32 #MASK=0xFF0000
ECanaMboxes.MBOX15.MDL.byte.BYTE2 0x617C %B32 #MASK=0xFF00
ECanaMboxes.MBOX15.MDL.byte.BYTE3 0x617C %B32 #MASK=0xFF
ECanaMboxes.MBOX15.MDL.word.HI_WORD 0x617C %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX15.MDL.word.LOW_WORD 0x617C %B32 #MASK=0xFFFF
ECanaMboxes.MBOX15.MSGCTRL.all 0x617A %U32 #Unsigned
ECanaMboxes.MBOX15.MSGCTRL.bit.DLC 0x617A %B32 #MASK=0xF
ECanaMboxes.MBOX15.MSGCTRL.bit.rsvd1 0x617A %B32 #MASK=0xE0
ECanaMboxes.MBOX15.MSGCTRL.bit.rsvd2 0x617A %B32 #MASK=0xE000
ECanaMboxes.MBOX15.MSGCTRL.bit.rsvd3 0x617A %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX15.MSGCTRL.bit.RTR 0x617A %B32 #MASK=0x10
ECanaMboxes.MBOX15.MSGCTRL.bit.TPL 0x617A %B32 #MASK=0x1F00
ECanaMboxes.MBOX15.MSGID.all 0x6178 %U32 #Unsigned
ECanaMboxes.MBOX15.MSGID.bit.AAM 0x6178 %B32 #MASK=0x20000000
ECanaMboxes.MBOX15.MSGID.bit.AME 0x6178 %B32 #MASK=0x40000000
ECanaMboxes.MBOX15.MSGID.bit.EXTMSGID_H 0x6178 %B32 #MASK=0x30000
ECanaMboxes.MBOX15.MSGID.bit.EXTMSGID_L 0x6178 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX15.MSGID.bit.IDE 0x6178 %B32 #MASK=0x80000000
ECanaMboxes.MBOX15.MSGID.bit.STDMSGID 0x6178 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX16.MDH.all 0x6186 %U32 #Unsigned
ECanaMboxes.MBOX16.MDH.byte.BYTE4 0x6186 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX16.MDH.byte.BYTE5 0x6186 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX16.MDH.byte.BYTE6 0x6186 %B32 #MASK=0xFF00
ECanaMboxes.MBOX16.MDH.byte.BYTE7 0x6186 %B32 #MASK=0xFF
ECanaMboxes.MBOX16.MDH.word.HI_WORD 0x6186 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX16.MDH.word.LOW_WORD 0x6186 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX16.MDL.all 0x6184 %U32 #Unsigned
ECanaMboxes.MBOX16.MDL.byte.BYTE0 0x6184 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX16.MDL.byte.BYTE1 0x6184 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX16.MDL.byte.BYTE2 0x6184 %B32 #MASK=0xFF00
ECanaMboxes.MBOX16.MDL.byte.BYTE3 0x6184 %B32 #MASK=0xFF
ECanaMboxes.MBOX16.MDL.word.HI_WORD 0x6184 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX16.MDL.word.LOW_WORD 0x6184 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX16.MSGCTRL.all 0x6182 %U32 #Unsigned
ECanaMboxes.MBOX16.MSGCTRL.bit.DLC 0x6182 %B32 #MASK=0xF
ECanaMboxes.MBOX16.MSGCTRL.bit.rsvd1 0x6182 %B32 #MASK=0xE0
ECanaMboxes.MBOX16.MSGCTRL.bit.rsvd2 0x6182 %B32 #MASK=0xE000
ECanaMboxes.MBOX16.MSGCTRL.bit.rsvd3 0x6182 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX16.MSGCTRL.bit.RTR 0x6182 %B32 #MASK=0x10
ECanaMboxes.MBOX16.MSGCTRL.bit.TPL 0x6182 %B32 #MASK=0x1F00
ECanaMboxes.MBOX16.MSGID.all 0x6180 %U32 #Unsigned
ECanaMboxes.MBOX16.MSGID.bit.AAM 0x6180 %B32 #MASK=0x20000000
ECanaMboxes.MBOX16.MSGID.bit.AME 0x6180 %B32 #MASK=0x40000000
ECanaMboxes.MBOX16.MSGID.bit.EXTMSGID_H 0x6180 %B32 #MASK=0x30000
ECanaMboxes.MBOX16.MSGID.bit.EXTMSGID_L 0x6180 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX16.MSGID.bit.IDE 0x6180 %B32 #MASK=0x80000000
ECanaMboxes.MBOX16.MSGID.bit.STDMSGID 0x6180 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX17.MDH.all 0x618E %U32 #Unsigned
ECanaMboxes.MBOX17.MDH.byte.BYTE4 0x618E %B32 #MASK=0xFF000000
ECanaMboxes.MBOX17.MDH.byte.BYTE5 0x618E %B32 #MASK=0xFF0000
ECanaMboxes.MBOX17.MDH.byte.BYTE6 0x618E %B32 #MASK=0xFF00
ECanaMboxes.MBOX17.MDH.byte.BYTE7 0x618E %B32 #MASK=0xFF
ECanaMboxes.MBOX17.MDH.word.HI_WORD 0x618E %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX17.MDH.word.LOW_WORD 0x618E %B32 #MASK=0xFFFF
ECanaMboxes.MBOX17.MDL.all 0x618C %U32 #Unsigned
ECanaMboxes.MBOX17.MDL.byte.BYTE0 0x618C %B32 #MASK=0xFF000000
ECanaMboxes.MBOX17.MDL.byte.BYTE1 0x618C %B32 #MASK=0xFF0000
ECanaMboxes.MBOX17.MDL.byte.BYTE2 0x618C %B32 #MASK=0xFF00
ECanaMboxes.MBOX17.MDL.byte.BYTE3 0x618C %B32 #MASK=0xFF
ECanaMboxes.MBOX17.MDL.word.HI_WORD 0x618C %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX17.MDL.word.LOW_WORD 0x618C %B32 #MASK=0xFFFF
ECanaMboxes.MBOX17.MSGCTRL.all 0x618A %U32 #Unsigned
ECanaMboxes.MBOX17.MSGCTRL.bit.DLC 0x618A %B32 #MASK=0xF
ECanaMboxes.MBOX17.MSGCTRL.bit.rsvd1 0x618A %B32 #MASK=0xE0
ECanaMboxes.MBOX17.MSGCTRL.bit.rsvd2 0x618A %B32 #MASK=0xE000
ECanaMboxes.MBOX17.MSGCTRL.bit.rsvd3 0x618A %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX17.MSGCTRL.bit.RTR 0x618A %B32 #MASK=0x10
ECanaMboxes.MBOX17.MSGCTRL.bit.TPL 0x618A %B32 #MASK=0x1F00
ECanaMboxes.MBOX17.MSGID.all 0x6188 %U32 #Unsigned
ECanaMboxes.MBOX17.MSGID.bit.AAM 0x6188 %B32 #MASK=0x20000000
ECanaMboxes.MBOX17.MSGID.bit.AME 0x6188 %B32 #MASK=0x40000000
ECanaMboxes.MBOX17.MSGID.bit.EXTMSGID_H 0x6188 %B32 #MASK=0x30000
ECanaMboxes.MBOX17.MSGID.bit.EXTMSGID_L 0x6188 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX17.MSGID.bit.IDE 0x6188 %B32 #MASK=0x80000000
ECanaMboxes.MBOX17.MSGID.bit.STDMSGID 0x6188 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX18.MDH.all 0x6196 %U32 #Unsigned
ECanaMboxes.MBOX18.MDH.byte.BYTE4 0x6196 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX18.MDH.byte.BYTE5 0x6196 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX18.MDH.byte.BYTE6 0x6196 %B32 #MASK=0xFF00
ECanaMboxes.MBOX18.MDH.byte.BYTE7 0x6196 %B32 #MASK=0xFF
ECanaMboxes.MBOX18.MDH.word.HI_WORD 0x6196 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX18.MDH.word.LOW_WORD 0x6196 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX18.MDL.all 0x6194 %U32 #Unsigned
ECanaMboxes.MBOX18.MDL.byte.BYTE0 0x6194 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX18.MDL.byte.BYTE1 0x6194 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX18.MDL.byte.BYTE2 0x6194 %B32 #MASK=0xFF00
ECanaMboxes.MBOX18.MDL.byte.BYTE3 0x6194 %B32 #MASK=0xFF
ECanaMboxes.MBOX18.MDL.word.HI_WORD 0x6194 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX18.MDL.word.LOW_WORD 0x6194 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX18.MSGCTRL.all 0x6192 %U32 #Unsigned
ECanaMboxes.MBOX18.MSGCTRL.bit.DLC 0x6192 %B32 #MASK=0xF
ECanaMboxes.MBOX18.MSGCTRL.bit.rsvd1 0x6192 %B32 #MASK=0xE0
ECanaMboxes.MBOX18.MSGCTRL.bit.rsvd2 0x6192 %B32 #MASK=0xE000
ECanaMboxes.MBOX18.MSGCTRL.bit.rsvd3 0x6192 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX18.MSGCTRL.bit.RTR 0x6192 %B32 #MASK=0x10
ECanaMboxes.MBOX18.MSGCTRL.bit.TPL 0x6192 %B32 #MASK=0x1F00
ECanaMboxes.MBOX18.MSGID.all 0x6190 %U32 #Unsigned
ECanaMboxes.MBOX18.MSGID.bit.AAM 0x6190 %B32 #MASK=0x20000000
ECanaMboxes.MBOX18.MSGID.bit.AME 0x6190 %B32 #MASK=0x40000000
ECanaMboxes.MBOX18.MSGID.bit.EXTMSGID_H 0x6190 %B32 #MASK=0x30000
ECanaMboxes.MBOX18.MSGID.bit.EXTMSGID_L 0x6190 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX18.MSGID.bit.IDE 0x6190 %B32 #MASK=0x80000000
ECanaMboxes.MBOX18.MSGID.bit.STDMSGID 0x6190 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX19.MDH.all 0x619E %U32 #Unsigned
ECanaMboxes.MBOX19.MDH.byte.BYTE4 0x619E %B32 #MASK=0xFF000000
ECanaMboxes.MBOX19.MDH.byte.BYTE5 0x619E %B32 #MASK=0xFF0000
ECanaMboxes.MBOX19.MDH.byte.BYTE6 0x619E %B32 #MASK=0xFF00
ECanaMboxes.MBOX19.MDH.byte.BYTE7 0x619E %B32 #MASK=0xFF
ECanaMboxes.MBOX19.MDH.word.HI_WORD 0x619E %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX19.MDH.word.LOW_WORD 0x619E %B32 #MASK=0xFFFF
ECanaMboxes.MBOX19.MDL.all 0x619C %U32 #Unsigned
ECanaMboxes.MBOX19.MDL.byte.BYTE0 0x619C %B32 #MASK=0xFF000000
ECanaMboxes.MBOX19.MDL.byte.BYTE1 0x619C %B32 #MASK=0xFF0000
ECanaMboxes.MBOX19.MDL.byte.BYTE2 0x619C %B32 #MASK=0xFF00
ECanaMboxes.MBOX19.MDL.byte.BYTE3 0x619C %B32 #MASK=0xFF
ECanaMboxes.MBOX19.MDL.word.HI_WORD 0x619C %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX19.MDL.word.LOW_WORD 0x619C %B32 #MASK=0xFFFF
ECanaMboxes.MBOX19.MSGCTRL.all 0x619A %U32 #Unsigned
ECanaMboxes.MBOX19.MSGCTRL.bit.DLC 0x619A %B32 #MASK=0xF
ECanaMboxes.MBOX19.MSGCTRL.bit.rsvd1 0x619A %B32 #MASK=0xE0
ECanaMboxes.MBOX19.MSGCTRL.bit.rsvd2 0x619A %B32 #MASK=0xE000
ECanaMboxes.MBOX19.MSGCTRL.bit.rsvd3 0x619A %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX19.MSGCTRL.bit.RTR 0x619A %B32 #MASK=0x10
ECanaMboxes.MBOX19.MSGCTRL.bit.TPL 0x619A %B32 #MASK=0x1F00
ECanaMboxes.MBOX19.MSGID.all 0x6198 %U32 #Unsigned
ECanaMboxes.MBOX19.MSGID.bit.AAM 0x6198 %B32 #MASK=0x20000000
ECanaMboxes.MBOX19.MSGID.bit.AME 0x6198 %B32 #MASK=0x40000000
ECanaMboxes.MBOX19.MSGID.bit.EXTMSGID_H 0x6198 %B32 #MASK=0x30000
ECanaMboxes.MBOX19.MSGID.bit.EXTMSGID_L 0x6198 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX19.MSGID.bit.IDE 0x6198 %B32 #MASK=0x80000000
ECanaMboxes.MBOX19.MSGID.bit.STDMSGID 0x6198 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX2.MDH.all 0x6116 %U32 #Unsigned
ECanaMboxes.MBOX2.MDH.byte.BYTE4 0x6116 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX2.MDH.byte.BYTE5 0x6116 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX2.MDH.byte.BYTE6 0x6116 %B32 #MASK=0xFF00
ECanaMboxes.MBOX2.MDH.byte.BYTE7 0x6116 %B32 #MASK=0xFF
ECanaMboxes.MBOX2.MDH.word.HI_WORD 0x6116 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX2.MDH.word.LOW_WORD 0x6116 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX2.MDL.all 0x6114 %U32 #Unsigned
ECanaMboxes.MBOX2.MDL.byte.BYTE0 0x6114 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX2.MDL.byte.BYTE1 0x6114 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX2.MDL.byte.BYTE2 0x6114 %B32 #MASK=0xFF00
ECanaMboxes.MBOX2.MDL.byte.BYTE3 0x6114 %B32 #MASK=0xFF
ECanaMboxes.MBOX2.MDL.word.HI_WORD 0x6114 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX2.MDL.word.LOW_WORD 0x6114 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX2.MSGCTRL.all 0x6112 %U32 #Unsigned
ECanaMboxes.MBOX2.MSGCTRL.bit.DLC 0x6112 %B32 #MASK=0xF
ECanaMboxes.MBOX2.MSGCTRL.bit.rsvd1 0x6112 %B32 #MASK=0xE0
ECanaMboxes.MBOX2.MSGCTRL.bit.rsvd2 0x6112 %B32 #MASK=0xE000
ECanaMboxes.MBOX2.MSGCTRL.bit.rsvd3 0x6112 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX2.MSGCTRL.bit.RTR 0x6112 %B32 #MASK=0x10
ECanaMboxes.MBOX2.MSGCTRL.bit.TPL 0x6112 %B32 #MASK=0x1F00
ECanaMboxes.MBOX2.MSGID.all 0x6110 %U32 #Unsigned
ECanaMboxes.MBOX2.MSGID.bit.AAM 0x6110 %B32 #MASK=0x20000000
ECanaMboxes.MBOX2.MSGID.bit.AME 0x6110 %B32 #MASK=0x40000000
ECanaMboxes.MBOX2.MSGID.bit.EXTMSGID_H 0x6110 %B32 #MASK=0x30000
ECanaMboxes.MBOX2.MSGID.bit.EXTMSGID_L 0x6110 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX2.MSGID.bit.IDE 0x6110 %B32 #MASK=0x80000000
ECanaMboxes.MBOX2.MSGID.bit.STDMSGID 0x6110 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX20.MDH.all 0x61A6 %U32 #Unsigned
ECanaMboxes.MBOX20.MDH.byte.BYTE4 0x61A6 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX20.MDH.byte.BYTE5 0x61A6 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX20.MDH.byte.BYTE6 0x61A6 %B32 #MASK=0xFF00
ECanaMboxes.MBOX20.MDH.byte.BYTE7 0x61A6 %B32 #MASK=0xFF
ECanaMboxes.MBOX20.MDH.word.HI_WORD 0x61A6 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX20.MDH.word.LOW_WORD 0x61A6 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX20.MDL.all 0x61A4 %U32 #Unsigned
ECanaMboxes.MBOX20.MDL.byte.BYTE0 0x61A4 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX20.MDL.byte.BYTE1 0x61A4 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX20.MDL.byte.BYTE2 0x61A4 %B32 #MASK=0xFF00
ECanaMboxes.MBOX20.MDL.byte.BYTE3 0x61A4 %B32 #MASK=0xFF
ECanaMboxes.MBOX20.MDL.word.HI_WORD 0x61A4 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX20.MDL.word.LOW_WORD 0x61A4 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX20.MSGCTRL.all 0x61A2 %U32 #Unsigned
ECanaMboxes.MBOX20.MSGCTRL.bit.DLC 0x61A2 %B32 #MASK=0xF
ECanaMboxes.MBOX20.MSGCTRL.bit.rsvd1 0x61A2 %B32 #MASK=0xE0
ECanaMboxes.MBOX20.MSGCTRL.bit.rsvd2 0x61A2 %B32 #MASK=0xE000
ECanaMboxes.MBOX20.MSGCTRL.bit.rsvd3 0x61A2 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX20.MSGCTRL.bit.RTR 0x61A2 %B32 #MASK=0x10
ECanaMboxes.MBOX20.MSGCTRL.bit.TPL 0x61A2 %B32 #MASK=0x1F00
ECanaMboxes.MBOX20.MSGID.all 0x61A0 %U32 #Unsigned
ECanaMboxes.MBOX20.MSGID.bit.AAM 0x61A0 %B32 #MASK=0x20000000
ECanaMboxes.MBOX20.MSGID.bit.AME 0x61A0 %B32 #MASK=0x40000000
ECanaMboxes.MBOX20.MSGID.bit.EXTMSGID_H 0x61A0 %B32 #MASK=0x30000
ECanaMboxes.MBOX20.MSGID.bit.EXTMSGID_L 0x61A0 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX20.MSGID.bit.IDE 0x61A0 %B32 #MASK=0x80000000
ECanaMboxes.MBOX20.MSGID.bit.STDMSGID 0x61A0 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX21.MDH.all 0x61AE %U32 #Unsigned
ECanaMboxes.MBOX21.MDH.byte.BYTE4 0x61AE %B32 #MASK=0xFF000000
ECanaMboxes.MBOX21.MDH.byte.BYTE5 0x61AE %B32 #MASK=0xFF0000
ECanaMboxes.MBOX21.MDH.byte.BYTE6 0x61AE %B32 #MASK=0xFF00
ECanaMboxes.MBOX21.MDH.byte.BYTE7 0x61AE %B32 #MASK=0xFF
ECanaMboxes.MBOX21.MDH.word.HI_WORD 0x61AE %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX21.MDH.word.LOW_WORD 0x61AE %B32 #MASK=0xFFFF
ECanaMboxes.MBOX21.MDL.all 0x61AC %U32 #Unsigned
ECanaMboxes.MBOX21.MDL.byte.BYTE0 0x61AC %B32 #MASK=0xFF000000
ECanaMboxes.MBOX21.MDL.byte.BYTE1 0x61AC %B32 #MASK=0xFF0000
ECanaMboxes.MBOX21.MDL.byte.BYTE2 0x61AC %B32 #MASK=0xFF00
ECanaMboxes.MBOX21.MDL.byte.BYTE3 0x61AC %B32 #MASK=0xFF
ECanaMboxes.MBOX21.MDL.word.HI_WORD 0x61AC %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX21.MDL.word.LOW_WORD 0x61AC %B32 #MASK=0xFFFF
ECanaMboxes.MBOX21.MSGCTRL.all 0x61AA %U32 #Unsigned
ECanaMboxes.MBOX21.MSGCTRL.bit.DLC 0x61AA %B32 #MASK=0xF
ECanaMboxes.MBOX21.MSGCTRL.bit.rsvd1 0x61AA %B32 #MASK=0xE0
ECanaMboxes.MBOX21.MSGCTRL.bit.rsvd2 0x61AA %B32 #MASK=0xE000
ECanaMboxes.MBOX21.MSGCTRL.bit.rsvd3 0x61AA %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX21.MSGCTRL.bit.RTR 0x61AA %B32 #MASK=0x10
ECanaMboxes.MBOX21.MSGCTRL.bit.TPL 0x61AA %B32 #MASK=0x1F00
ECanaMboxes.MBOX21.MSGID.all 0x61A8 %U32 #Unsigned
ECanaMboxes.MBOX21.MSGID.bit.AAM 0x61A8 %B32 #MASK=0x20000000
ECanaMboxes.MBOX21.MSGID.bit.AME 0x61A8 %B32 #MASK=0x40000000
ECanaMboxes.MBOX21.MSGID.bit.EXTMSGID_H 0x61A8 %B32 #MASK=0x30000
ECanaMboxes.MBOX21.MSGID.bit.EXTMSGID_L 0x61A8 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX21.MSGID.bit.IDE 0x61A8 %B32 #MASK=0x80000000
ECanaMboxes.MBOX21.MSGID.bit.STDMSGID 0x61A8 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX22.MDH.all 0x61B6 %U32 #Unsigned
ECanaMboxes.MBOX22.MDH.byte.BYTE4 0x61B6 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX22.MDH.byte.BYTE5 0x61B6 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX22.MDH.byte.BYTE6 0x61B6 %B32 #MASK=0xFF00
ECanaMboxes.MBOX22.MDH.byte.BYTE7 0x61B6 %B32 #MASK=0xFF
ECanaMboxes.MBOX22.MDH.word.HI_WORD 0x61B6 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX22.MDH.word.LOW_WORD 0x61B6 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX22.MDL.all 0x61B4 %U32 #Unsigned
ECanaMboxes.MBOX22.MDL.byte.BYTE0 0x61B4 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX22.MDL.byte.BYTE1 0x61B4 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX22.MDL.byte.BYTE2 0x61B4 %B32 #MASK=0xFF00
ECanaMboxes.MBOX22.MDL.byte.BYTE3 0x61B4 %B32 #MASK=0xFF
ECanaMboxes.MBOX22.MDL.word.HI_WORD 0x61B4 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX22.MDL.word.LOW_WORD 0x61B4 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX22.MSGCTRL.all 0x61B2 %U32 #Unsigned
ECanaMboxes.MBOX22.MSGCTRL.bit.DLC 0x61B2 %B32 #MASK=0xF
ECanaMboxes.MBOX22.MSGCTRL.bit.rsvd1 0x61B2 %B32 #MASK=0xE0
ECanaMboxes.MBOX22.MSGCTRL.bit.rsvd2 0x61B2 %B32 #MASK=0xE000
ECanaMboxes.MBOX22.MSGCTRL.bit.rsvd3 0x61B2 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX22.MSGCTRL.bit.RTR 0x61B2 %B32 #MASK=0x10
ECanaMboxes.MBOX22.MSGCTRL.bit.TPL 0x61B2 %B32 #MASK=0x1F00
ECanaMboxes.MBOX22.MSGID.all 0x61B0 %U32 #Unsigned
ECanaMboxes.MBOX22.MSGID.bit.AAM 0x61B0 %B32 #MASK=0x20000000
ECanaMboxes.MBOX22.MSGID.bit.AME 0x61B0 %B32 #MASK=0x40000000
ECanaMboxes.MBOX22.MSGID.bit.EXTMSGID_H 0x61B0 %B32 #MASK=0x30000
ECanaMboxes.MBOX22.MSGID.bit.EXTMSGID_L 0x61B0 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX22.MSGID.bit.IDE 0x61B0 %B32 #MASK=0x80000000
ECanaMboxes.MBOX22.MSGID.bit.STDMSGID 0x61B0 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX23.MDH.all 0x61BE %U32 #Unsigned
ECanaMboxes.MBOX23.MDH.byte.BYTE4 0x61BE %B32 #MASK=0xFF000000
ECanaMboxes.MBOX23.MDH.byte.BYTE5 0x61BE %B32 #MASK=0xFF0000
ECanaMboxes.MBOX23.MDH.byte.BYTE6 0x61BE %B32 #MASK=0xFF00
ECanaMboxes.MBOX23.MDH.byte.BYTE7 0x61BE %B32 #MASK=0xFF
ECanaMboxes.MBOX23.MDH.word.HI_WORD 0x61BE %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX23.MDH.word.LOW_WORD 0x61BE %B32 #MASK=0xFFFF
ECanaMboxes.MBOX23.MDL.all 0x61BC %U32 #Unsigned
ECanaMboxes.MBOX23.MDL.byte.BYTE0 0x61BC %B32 #MASK=0xFF000000
ECanaMboxes.MBOX23.MDL.byte.BYTE1 0x61BC %B32 #MASK=0xFF0000
ECanaMboxes.MBOX23.MDL.byte.BYTE2 0x61BC %B32 #MASK=0xFF00
ECanaMboxes.MBOX23.MDL.byte.BYTE3 0x61BC %B32 #MASK=0xFF
ECanaMboxes.MBOX23.MDL.word.HI_WORD 0x61BC %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX23.MDL.word.LOW_WORD 0x61BC %B32 #MASK=0xFFFF
ECanaMboxes.MBOX23.MSGCTRL.all 0x61BA %U32 #Unsigned
ECanaMboxes.MBOX23.MSGCTRL.bit.DLC 0x61BA %B32 #MASK=0xF
ECanaMboxes.MBOX23.MSGCTRL.bit.rsvd1 0x61BA %B32 #MASK=0xE0
ECanaMboxes.MBOX23.MSGCTRL.bit.rsvd2 0x61BA %B32 #MASK=0xE000
ECanaMboxes.MBOX23.MSGCTRL.bit.rsvd3 0x61BA %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX23.MSGCTRL.bit.RTR 0x61BA %B32 #MASK=0x10
ECanaMboxes.MBOX23.MSGCTRL.bit.TPL 0x61BA %B32 #MASK=0x1F00
ECanaMboxes.MBOX23.MSGID.all 0x61B8 %U32 #Unsigned
ECanaMboxes.MBOX23.MSGID.bit.AAM 0x61B8 %B32 #MASK=0x20000000
ECanaMboxes.MBOX23.MSGID.bit.AME 0x61B8 %B32 #MASK=0x40000000
ECanaMboxes.MBOX23.MSGID.bit.EXTMSGID_H 0x61B8 %B32 #MASK=0x30000
ECanaMboxes.MBOX23.MSGID.bit.EXTMSGID_L 0x61B8 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX23.MSGID.bit.IDE 0x61B8 %B32 #MASK=0x80000000
ECanaMboxes.MBOX23.MSGID.bit.STDMSGID 0x61B8 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX24.MDH.all 0x61C6 %U32 #Unsigned
ECanaMboxes.MBOX24.MDH.byte.BYTE4 0x61C6 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX24.MDH.byte.BYTE5 0x61C6 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX24.MDH.byte.BYTE6 0x61C6 %B32 #MASK=0xFF00
ECanaMboxes.MBOX24.MDH.byte.BYTE7 0x61C6 %B32 #MASK=0xFF
ECanaMboxes.MBOX24.MDH.word.HI_WORD 0x61C6 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX24.MDH.word.LOW_WORD 0x61C6 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX24.MDL.all 0x61C4 %U32 #Unsigned
ECanaMboxes.MBOX24.MDL.byte.BYTE0 0x61C4 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX24.MDL.byte.BYTE1 0x61C4 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX24.MDL.byte.BYTE2 0x61C4 %B32 #MASK=0xFF00
ECanaMboxes.MBOX24.MDL.byte.BYTE3 0x61C4 %B32 #MASK=0xFF
ECanaMboxes.MBOX24.MDL.word.HI_WORD 0x61C4 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX24.MDL.word.LOW_WORD 0x61C4 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX24.MSGCTRL.all 0x61C2 %U32 #Unsigned
ECanaMboxes.MBOX24.MSGCTRL.bit.DLC 0x61C2 %B32 #MASK=0xF
ECanaMboxes.MBOX24.MSGCTRL.bit.rsvd1 0x61C2 %B32 #MASK=0xE0
ECanaMboxes.MBOX24.MSGCTRL.bit.rsvd2 0x61C2 %B32 #MASK=0xE000
ECanaMboxes.MBOX24.MSGCTRL.bit.rsvd3 0x61C2 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX24.MSGCTRL.bit.RTR 0x61C2 %B32 #MASK=0x10
ECanaMboxes.MBOX24.MSGCTRL.bit.TPL 0x61C2 %B32 #MASK=0x1F00
ECanaMboxes.MBOX24.MSGID.all 0x61C0 %U32 #Unsigned
ECanaMboxes.MBOX24.MSGID.bit.AAM 0x61C0 %B32 #MASK=0x20000000
ECanaMboxes.MBOX24.MSGID.bit.AME 0x61C0 %B32 #MASK=0x40000000
ECanaMboxes.MBOX24.MSGID.bit.EXTMSGID_H 0x61C0 %B32 #MASK=0x30000
ECanaMboxes.MBOX24.MSGID.bit.EXTMSGID_L 0x61C0 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX24.MSGID.bit.IDE 0x61C0 %B32 #MASK=0x80000000
ECanaMboxes.MBOX24.MSGID.bit.STDMSGID 0x61C0 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX25.MDH.all 0x61CE %U32 #Unsigned
ECanaMboxes.MBOX25.MDH.byte.BYTE4 0x61CE %B32 #MASK=0xFF000000
ECanaMboxes.MBOX25.MDH.byte.BYTE5 0x61CE %B32 #MASK=0xFF0000
ECanaMboxes.MBOX25.MDH.byte.BYTE6 0x61CE %B32 #MASK=0xFF00
ECanaMboxes.MBOX25.MDH.byte.BYTE7 0x61CE %B32 #MASK=0xFF
ECanaMboxes.MBOX25.MDH.word.HI_WORD 0x61CE %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX25.MDH.word.LOW_WORD 0x61CE %B32 #MASK=0xFFFF
ECanaMboxes.MBOX25.MDL.all 0x61CC %U32 #Unsigned
ECanaMboxes.MBOX25.MDL.byte.BYTE0 0x61CC %B32 #MASK=0xFF000000
ECanaMboxes.MBOX25.MDL.byte.BYTE1 0x61CC %B32 #MASK=0xFF0000
ECanaMboxes.MBOX25.MDL.byte.BYTE2 0x61CC %B32 #MASK=0xFF00
ECanaMboxes.MBOX25.MDL.byte.BYTE3 0x61CC %B32 #MASK=0xFF
ECanaMboxes.MBOX25.MDL.word.HI_WORD 0x61CC %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX25.MDL.word.LOW_WORD 0x61CC %B32 #MASK=0xFFFF
ECanaMboxes.MBOX25.MSGCTRL.all 0x61CA %U32 #Unsigned
ECanaMboxes.MBOX25.MSGCTRL.bit.DLC 0x61CA %B32 #MASK=0xF
ECanaMboxes.MBOX25.MSGCTRL.bit.rsvd1 0x61CA %B32 #MASK=0xE0
ECanaMboxes.MBOX25.MSGCTRL.bit.rsvd2 0x61CA %B32 #MASK=0xE000
ECanaMboxes.MBOX25.MSGCTRL.bit.rsvd3 0x61CA %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX25.MSGCTRL.bit.RTR 0x61CA %B32 #MASK=0x10
ECanaMboxes.MBOX25.MSGCTRL.bit.TPL 0x61CA %B32 #MASK=0x1F00
ECanaMboxes.MBOX25.MSGID.all 0x61C8 %U32 #Unsigned
ECanaMboxes.MBOX25.MSGID.bit.AAM 0x61C8 %B32 #MASK=0x20000000
ECanaMboxes.MBOX25.MSGID.bit.AME 0x61C8 %B32 #MASK=0x40000000
ECanaMboxes.MBOX25.MSGID.bit.EXTMSGID_H 0x61C8 %B32 #MASK=0x30000
ECanaMboxes.MBOX25.MSGID.bit.EXTMSGID_L 0x61C8 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX25.MSGID.bit.IDE 0x61C8 %B32 #MASK=0x80000000
ECanaMboxes.MBOX25.MSGID.bit.STDMSGID 0x61C8 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX26.MDH.all 0x61D6 %U32 #Unsigned
ECanaMboxes.MBOX26.MDH.byte.BYTE4 0x61D6 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX26.MDH.byte.BYTE5 0x61D6 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX26.MDH.byte.BYTE6 0x61D6 %B32 #MASK=0xFF00
ECanaMboxes.MBOX26.MDH.byte.BYTE7 0x61D6 %B32 #MASK=0xFF
ECanaMboxes.MBOX26.MDH.word.HI_WORD 0x61D6 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX26.MDH.word.LOW_WORD 0x61D6 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX26.MDL.all 0x61D4 %U32 #Unsigned
ECanaMboxes.MBOX26.MDL.byte.BYTE0 0x61D4 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX26.MDL.byte.BYTE1 0x61D4 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX26.MDL.byte.BYTE2 0x61D4 %B32 #MASK=0xFF00
ECanaMboxes.MBOX26.MDL.byte.BYTE3 0x61D4 %B32 #MASK=0xFF
ECanaMboxes.MBOX26.MDL.word.HI_WORD 0x61D4 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX26.MDL.word.LOW_WORD 0x61D4 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX26.MSGCTRL.all 0x61D2 %U32 #Unsigned
ECanaMboxes.MBOX26.MSGCTRL.bit.DLC 0x61D2 %B32 #MASK=0xF
ECanaMboxes.MBOX26.MSGCTRL.bit.rsvd1 0x61D2 %B32 #MASK=0xE0
ECanaMboxes.MBOX26.MSGCTRL.bit.rsvd2 0x61D2 %B32 #MASK=0xE000
ECanaMboxes.MBOX26.MSGCTRL.bit.rsvd3 0x61D2 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX26.MSGCTRL.bit.RTR 0x61D2 %B32 #MASK=0x10
ECanaMboxes.MBOX26.MSGCTRL.bit.TPL 0x61D2 %B32 #MASK=0x1F00
ECanaMboxes.MBOX26.MSGID.all 0x61D0 %U32 #Unsigned
ECanaMboxes.MBOX26.MSGID.bit.AAM 0x61D0 %B32 #MASK=0x20000000
ECanaMboxes.MBOX26.MSGID.bit.AME 0x61D0 %B32 #MASK=0x40000000
ECanaMboxes.MBOX26.MSGID.bit.EXTMSGID_H 0x61D0 %B32 #MASK=0x30000
ECanaMboxes.MBOX26.MSGID.bit.EXTMSGID_L 0x61D0 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX26.MSGID.bit.IDE 0x61D0 %B32 #MASK=0x80000000
ECanaMboxes.MBOX26.MSGID.bit.STDMSGID 0x61D0 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX27.MDH.all 0x61DE %U32 #Unsigned
ECanaMboxes.MBOX27.MDH.byte.BYTE4 0x61DE %B32 #MASK=0xFF000000
ECanaMboxes.MBOX27.MDH.byte.BYTE5 0x61DE %B32 #MASK=0xFF0000
ECanaMboxes.MBOX27.MDH.byte.BYTE6 0x61DE %B32 #MASK=0xFF00
ECanaMboxes.MBOX27.MDH.byte.BYTE7 0x61DE %B32 #MASK=0xFF
ECanaMboxes.MBOX27.MDH.word.HI_WORD 0x61DE %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX27.MDH.word.LOW_WORD 0x61DE %B32 #MASK=0xFFFF
ECanaMboxes.MBOX27.MDL.all 0x61DC %U32 #Unsigned
ECanaMboxes.MBOX27.MDL.byte.BYTE0 0x61DC %B32 #MASK=0xFF000000
ECanaMboxes.MBOX27.MDL.byte.BYTE1 0x61DC %B32 #MASK=0xFF0000
ECanaMboxes.MBOX27.MDL.byte.BYTE2 0x61DC %B32 #MASK=0xFF00
ECanaMboxes.MBOX27.MDL.byte.BYTE3 0x61DC %B32 #MASK=0xFF
ECanaMboxes.MBOX27.MDL.word.HI_WORD 0x61DC %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX27.MDL.word.LOW_WORD 0x61DC %B32 #MASK=0xFFFF
ECanaMboxes.MBOX27.MSGCTRL.all 0x61DA %U32 #Unsigned
ECanaMboxes.MBOX27.MSGCTRL.bit.DLC 0x61DA %B32 #MASK=0xF
ECanaMboxes.MBOX27.MSGCTRL.bit.rsvd1 0x61DA %B32 #MASK=0xE0
ECanaMboxes.MBOX27.MSGCTRL.bit.rsvd2 0x61DA %B32 #MASK=0xE000
ECanaMboxes.MBOX27.MSGCTRL.bit.rsvd3 0x61DA %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX27.MSGCTRL.bit.RTR 0x61DA %B32 #MASK=0x10
ECanaMboxes.MBOX27.MSGCTRL.bit.TPL 0x61DA %B32 #MASK=0x1F00
ECanaMboxes.MBOX27.MSGID.all 0x61D8 %U32 #Unsigned
ECanaMboxes.MBOX27.MSGID.bit.AAM 0x61D8 %B32 #MASK=0x20000000
ECanaMboxes.MBOX27.MSGID.bit.AME 0x61D8 %B32 #MASK=0x40000000
ECanaMboxes.MBOX27.MSGID.bit.EXTMSGID_H 0x61D8 %B32 #MASK=0x30000
ECanaMboxes.MBOX27.MSGID.bit.EXTMSGID_L 0x61D8 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX27.MSGID.bit.IDE 0x61D8 %B32 #MASK=0x80000000
ECanaMboxes.MBOX27.MSGID.bit.STDMSGID 0x61D8 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX28.MDH.all 0x61E6 %U32 #Unsigned
ECanaMboxes.MBOX28.MDH.byte.BYTE4 0x61E6 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX28.MDH.byte.BYTE5 0x61E6 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX28.MDH.byte.BYTE6 0x61E6 %B32 #MASK=0xFF00
ECanaMboxes.MBOX28.MDH.byte.BYTE7 0x61E6 %B32 #MASK=0xFF
ECanaMboxes.MBOX28.MDH.word.HI_WORD 0x61E6 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX28.MDH.word.LOW_WORD 0x61E6 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX28.MDL.all 0x61E4 %U32 #Unsigned
ECanaMboxes.MBOX28.MDL.byte.BYTE0 0x61E4 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX28.MDL.byte.BYTE1 0x61E4 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX28.MDL.byte.BYTE2 0x61E4 %B32 #MASK=0xFF00
ECanaMboxes.MBOX28.MDL.byte.BYTE3 0x61E4 %B32 #MASK=0xFF
ECanaMboxes.MBOX28.MDL.word.HI_WORD 0x61E4 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX28.MDL.word.LOW_WORD 0x61E4 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX28.MSGCTRL.all 0x61E2 %U32 #Unsigned
ECanaMboxes.MBOX28.MSGCTRL.bit.DLC 0x61E2 %B32 #MASK=0xF
ECanaMboxes.MBOX28.MSGCTRL.bit.rsvd1 0x61E2 %B32 #MASK=0xE0
ECanaMboxes.MBOX28.MSGCTRL.bit.rsvd2 0x61E2 %B32 #MASK=0xE000
ECanaMboxes.MBOX28.MSGCTRL.bit.rsvd3 0x61E2 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX28.MSGCTRL.bit.RTR 0x61E2 %B32 #MASK=0x10
ECanaMboxes.MBOX28.MSGCTRL.bit.TPL 0x61E2 %B32 #MASK=0x1F00
ECanaMboxes.MBOX28.MSGID.all 0x61E0 %U32 #Unsigned
ECanaMboxes.MBOX28.MSGID.bit.AAM 0x61E0 %B32 #MASK=0x20000000
ECanaMboxes.MBOX28.MSGID.bit.AME 0x61E0 %B32 #MASK=0x40000000
ECanaMboxes.MBOX28.MSGID.bit.EXTMSGID_H 0x61E0 %B32 #MASK=0x30000
ECanaMboxes.MBOX28.MSGID.bit.EXTMSGID_L 0x61E0 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX28.MSGID.bit.IDE 0x61E0 %B32 #MASK=0x80000000
ECanaMboxes.MBOX28.MSGID.bit.STDMSGID 0x61E0 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX29.MDH.all 0x61EE %U32 #Unsigned
ECanaMboxes.MBOX29.MDH.byte.BYTE4 0x61EE %B32 #MASK=0xFF000000
ECanaMboxes.MBOX29.MDH.byte.BYTE5 0x61EE %B32 #MASK=0xFF0000
ECanaMboxes.MBOX29.MDH.byte.BYTE6 0x61EE %B32 #MASK=0xFF00
ECanaMboxes.MBOX29.MDH.byte.BYTE7 0x61EE %B32 #MASK=0xFF
ECanaMboxes.MBOX29.MDH.word.HI_WORD 0x61EE %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX29.MDH.word.LOW_WORD 0x61EE %B32 #MASK=0xFFFF
ECanaMboxes.MBOX29.MDL.all 0x61EC %U32 #Unsigned
ECanaMboxes.MBOX29.MDL.byte.BYTE0 0x61EC %B32 #MASK=0xFF000000
ECanaMboxes.MBOX29.MDL.byte.BYTE1 0x61EC %B32 #MASK=0xFF0000
ECanaMboxes.MBOX29.MDL.byte.BYTE2 0x61EC %B32 #MASK=0xFF00
ECanaMboxes.MBOX29.MDL.byte.BYTE3 0x61EC %B32 #MASK=0xFF
ECanaMboxes.MBOX29.MDL.word.HI_WORD 0x61EC %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX29.MDL.word.LOW_WORD 0x61EC %B32 #MASK=0xFFFF
ECanaMboxes.MBOX29.MSGCTRL.all 0x61EA %U32 #Unsigned
ECanaMboxes.MBOX29.MSGCTRL.bit.DLC 0x61EA %B32 #MASK=0xF
ECanaMboxes.MBOX29.MSGCTRL.bit.rsvd1 0x61EA %B32 #MASK=0xE0
ECanaMboxes.MBOX29.MSGCTRL.bit.rsvd2 0x61EA %B32 #MASK=0xE000
ECanaMboxes.MBOX29.MSGCTRL.bit.rsvd3 0x61EA %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX29.MSGCTRL.bit.RTR 0x61EA %B32 #MASK=0x10
ECanaMboxes.MBOX29.MSGCTRL.bit.TPL 0x61EA %B32 #MASK=0x1F00
ECanaMboxes.MBOX29.MSGID.all 0x61E8 %U32 #Unsigned
ECanaMboxes.MBOX29.MSGID.bit.AAM 0x61E8 %B32 #MASK=0x20000000
ECanaMboxes.MBOX29.MSGID.bit.AME 0x61E8 %B32 #MASK=0x40000000
ECanaMboxes.MBOX29.MSGID.bit.EXTMSGID_H 0x61E8 %B32 #MASK=0x30000
ECanaMboxes.MBOX29.MSGID.bit.EXTMSGID_L 0x61E8 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX29.MSGID.bit.IDE 0x61E8 %B32 #MASK=0x80000000
ECanaMboxes.MBOX29.MSGID.bit.STDMSGID 0x61E8 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX3.MDH.all 0x611E %U32 #Unsigned
ECanaMboxes.MBOX3.MDH.byte.BYTE4 0x611E %B32 #MASK=0xFF000000
ECanaMboxes.MBOX3.MDH.byte.BYTE5 0x611E %B32 #MASK=0xFF0000
ECanaMboxes.MBOX3.MDH.byte.BYTE6 0x611E %B32 #MASK=0xFF00
ECanaMboxes.MBOX3.MDH.byte.BYTE7 0x611E %B32 #MASK=0xFF
ECanaMboxes.MBOX3.MDH.word.HI_WORD 0x611E %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX3.MDH.word.LOW_WORD 0x611E %B32 #MASK=0xFFFF
ECanaMboxes.MBOX3.MDL.all 0x611C %U32 #Unsigned
ECanaMboxes.MBOX3.MDL.byte.BYTE0 0x611C %B32 #MASK=0xFF000000
ECanaMboxes.MBOX3.MDL.byte.BYTE1 0x611C %B32 #MASK=0xFF0000
ECanaMboxes.MBOX3.MDL.byte.BYTE2 0x611C %B32 #MASK=0xFF00
ECanaMboxes.MBOX3.MDL.byte.BYTE3 0x611C %B32 #MASK=0xFF
ECanaMboxes.MBOX3.MDL.word.HI_WORD 0x611C %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX3.MDL.word.LOW_WORD 0x611C %B32 #MASK=0xFFFF
ECanaMboxes.MBOX3.MSGCTRL.all 0x611A %U32 #Unsigned
ECanaMboxes.MBOX3.MSGCTRL.bit.DLC 0x611A %B32 #MASK=0xF
ECanaMboxes.MBOX3.MSGCTRL.bit.rsvd1 0x611A %B32 #MASK=0xE0
ECanaMboxes.MBOX3.MSGCTRL.bit.rsvd2 0x611A %B32 #MASK=0xE000
ECanaMboxes.MBOX3.MSGCTRL.bit.rsvd3 0x611A %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX3.MSGCTRL.bit.RTR 0x611A %B32 #MASK=0x10
ECanaMboxes.MBOX3.MSGCTRL.bit.TPL 0x611A %B32 #MASK=0x1F00
ECanaMboxes.MBOX3.MSGID.all 0x6118 %U32 #Unsigned
ECanaMboxes.MBOX3.MSGID.bit.AAM 0x6118 %B32 #MASK=0x20000000
ECanaMboxes.MBOX3.MSGID.bit.AME 0x6118 %B32 #MASK=0x40000000
ECanaMboxes.MBOX3.MSGID.bit.EXTMSGID_H 0x6118 %B32 #MASK=0x30000
ECanaMboxes.MBOX3.MSGID.bit.EXTMSGID_L 0x6118 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX3.MSGID.bit.IDE 0x6118 %B32 #MASK=0x80000000
ECanaMboxes.MBOX3.MSGID.bit.STDMSGID 0x6118 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX30.MDH.all 0x61F6 %U32 #Unsigned
ECanaMboxes.MBOX30.MDH.byte.BYTE4 0x61F6 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX30.MDH.byte.BYTE5 0x61F6 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX30.MDH.byte.BYTE6 0x61F6 %B32 #MASK=0xFF00
ECanaMboxes.MBOX30.MDH.byte.BYTE7 0x61F6 %B32 #MASK=0xFF
ECanaMboxes.MBOX30.MDH.word.HI_WORD 0x61F6 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX30.MDH.word.LOW_WORD 0x61F6 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX30.MDL.all 0x61F4 %U32 #Unsigned
ECanaMboxes.MBOX30.MDL.byte.BYTE0 0x61F4 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX30.MDL.byte.BYTE1 0x61F4 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX30.MDL.byte.BYTE2 0x61F4 %B32 #MASK=0xFF00
ECanaMboxes.MBOX30.MDL.byte.BYTE3 0x61F4 %B32 #MASK=0xFF
ECanaMboxes.MBOX30.MDL.word.HI_WORD 0x61F4 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX30.MDL.word.LOW_WORD 0x61F4 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX30.MSGCTRL.all 0x61F2 %U32 #Unsigned
ECanaMboxes.MBOX30.MSGCTRL.bit.DLC 0x61F2 %B32 #MASK=0xF
ECanaMboxes.MBOX30.MSGCTRL.bit.rsvd1 0x61F2 %B32 #MASK=0xE0
ECanaMboxes.MBOX30.MSGCTRL.bit.rsvd2 0x61F2 %B32 #MASK=0xE000
ECanaMboxes.MBOX30.MSGCTRL.bit.rsvd3 0x61F2 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX30.MSGCTRL.bit.RTR 0x61F2 %B32 #MASK=0x10
ECanaMboxes.MBOX30.MSGCTRL.bit.TPL 0x61F2 %B32 #MASK=0x1F00
ECanaMboxes.MBOX30.MSGID.all 0x61F0 %U32 #Unsigned
ECanaMboxes.MBOX30.MSGID.bit.AAM 0x61F0 %B32 #MASK=0x20000000
ECanaMboxes.MBOX30.MSGID.bit.AME 0x61F0 %B32 #MASK=0x40000000
ECanaMboxes.MBOX30.MSGID.bit.EXTMSGID_H 0x61F0 %B32 #MASK=0x30000
ECanaMboxes.MBOX30.MSGID.bit.EXTMSGID_L 0x61F0 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX30.MSGID.bit.IDE 0x61F0 %B32 #MASK=0x80000000
ECanaMboxes.MBOX30.MSGID.bit.STDMSGID 0x61F0 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX31.MDH.all 0x61FE %U32 #Unsigned
ECanaMboxes.MBOX31.MDH.byte.BYTE4 0x61FE %B32 #MASK=0xFF000000
ECanaMboxes.MBOX31.MDH.byte.BYTE5 0x61FE %B32 #MASK=0xFF0000
ECanaMboxes.MBOX31.MDH.byte.BYTE6 0x61FE %B32 #MASK=0xFF00
ECanaMboxes.MBOX31.MDH.byte.BYTE7 0x61FE %B32 #MASK=0xFF
ECanaMboxes.MBOX31.MDH.word.HI_WORD 0x61FE %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX31.MDH.word.LOW_WORD 0x61FE %B32 #MASK=0xFFFF
ECanaMboxes.MBOX31.MDL.all 0x61FC %U32 #Unsigned
ECanaMboxes.MBOX31.MDL.byte.BYTE0 0x61FC %B32 #MASK=0xFF000000
ECanaMboxes.MBOX31.MDL.byte.BYTE1 0x61FC %B32 #MASK=0xFF0000
ECanaMboxes.MBOX31.MDL.byte.BYTE2 0x61FC %B32 #MASK=0xFF00
ECanaMboxes.MBOX31.MDL.byte.BYTE3 0x61FC %B32 #MASK=0xFF
ECanaMboxes.MBOX31.MDL.word.HI_WORD 0x61FC %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX31.MDL.word.LOW_WORD 0x61FC %B32 #MASK=0xFFFF
ECanaMboxes.MBOX31.MSGCTRL.all 0x61FA %U32 #Unsigned
ECanaMboxes.MBOX31.MSGCTRL.bit.DLC 0x61FA %B32 #MASK=0xF
ECanaMboxes.MBOX31.MSGCTRL.bit.rsvd1 0x61FA %B32 #MASK=0xE0
ECanaMboxes.MBOX31.MSGCTRL.bit.rsvd2 0x61FA %B32 #MASK=0xE000
ECanaMboxes.MBOX31.MSGCTRL.bit.rsvd3 0x61FA %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX31.MSGCTRL.bit.RTR 0x61FA %B32 #MASK=0x10
ECanaMboxes.MBOX31.MSGCTRL.bit.TPL 0x61FA %B32 #MASK=0x1F00
ECanaMboxes.MBOX31.MSGID.all 0x61F8 %U32 #Unsigned
ECanaMboxes.MBOX31.MSGID.bit.AAM 0x61F8 %B32 #MASK=0x20000000
ECanaMboxes.MBOX31.MSGID.bit.AME 0x61F8 %B32 #MASK=0x40000000
ECanaMboxes.MBOX31.MSGID.bit.EXTMSGID_H 0x61F8 %B32 #MASK=0x30000
ECanaMboxes.MBOX31.MSGID.bit.EXTMSGID_L 0x61F8 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX31.MSGID.bit.IDE 0x61F8 %B32 #MASK=0x80000000
ECanaMboxes.MBOX31.MSGID.bit.STDMSGID 0x61F8 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX4.MDH.all 0x6126 %U32 #Unsigned
ECanaMboxes.MBOX4.MDH.byte.BYTE4 0x6126 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX4.MDH.byte.BYTE5 0x6126 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX4.MDH.byte.BYTE6 0x6126 %B32 #MASK=0xFF00
ECanaMboxes.MBOX4.MDH.byte.BYTE7 0x6126 %B32 #MASK=0xFF
ECanaMboxes.MBOX4.MDH.word.HI_WORD 0x6126 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX4.MDH.word.LOW_WORD 0x6126 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX4.MDL.all 0x6124 %U32 #Unsigned
ECanaMboxes.MBOX4.MDL.byte.BYTE0 0x6124 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX4.MDL.byte.BYTE1 0x6124 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX4.MDL.byte.BYTE2 0x6124 %B32 #MASK=0xFF00
ECanaMboxes.MBOX4.MDL.byte.BYTE3 0x6124 %B32 #MASK=0xFF
ECanaMboxes.MBOX4.MDL.word.HI_WORD 0x6124 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX4.MDL.word.LOW_WORD 0x6124 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX4.MSGCTRL.all 0x6122 %U32 #Unsigned
ECanaMboxes.MBOX4.MSGCTRL.bit.DLC 0x6122 %B32 #MASK=0xF
ECanaMboxes.MBOX4.MSGCTRL.bit.rsvd1 0x6122 %B32 #MASK=0xE0
ECanaMboxes.MBOX4.MSGCTRL.bit.rsvd2 0x6122 %B32 #MASK=0xE000
ECanaMboxes.MBOX4.MSGCTRL.bit.rsvd3 0x6122 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX4.MSGCTRL.bit.RTR 0x6122 %B32 #MASK=0x10
ECanaMboxes.MBOX4.MSGCTRL.bit.TPL 0x6122 %B32 #MASK=0x1F00
ECanaMboxes.MBOX4.MSGID.all 0x6120 %U32 #Unsigned
ECanaMboxes.MBOX4.MSGID.bit.AAM 0x6120 %B32 #MASK=0x20000000
ECanaMboxes.MBOX4.MSGID.bit.AME 0x6120 %B32 #MASK=0x40000000
ECanaMboxes.MBOX4.MSGID.bit.EXTMSGID_H 0x6120 %B32 #MASK=0x30000
ECanaMboxes.MBOX4.MSGID.bit.EXTMSGID_L 0x6120 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX4.MSGID.bit.IDE 0x6120 %B32 #MASK=0x80000000
ECanaMboxes.MBOX4.MSGID.bit.STDMSGID 0x6120 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX5.MDH.all 0x612E %U32 #Unsigned
ECanaMboxes.MBOX5.MDH.byte.BYTE4 0x612E %B32 #MASK=0xFF000000
ECanaMboxes.MBOX5.MDH.byte.BYTE5 0x612E %B32 #MASK=0xFF0000
ECanaMboxes.MBOX5.MDH.byte.BYTE6 0x612E %B32 #MASK=0xFF00
ECanaMboxes.MBOX5.MDH.byte.BYTE7 0x612E %B32 #MASK=0xFF
ECanaMboxes.MBOX5.MDH.word.HI_WORD 0x612E %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX5.MDH.word.LOW_WORD 0x612E %B32 #MASK=0xFFFF
ECanaMboxes.MBOX5.MDL.all 0x612C %U32 #Unsigned
ECanaMboxes.MBOX5.MDL.byte.BYTE0 0x612C %B32 #MASK=0xFF000000
ECanaMboxes.MBOX5.MDL.byte.BYTE1 0x612C %B32 #MASK=0xFF0000
ECanaMboxes.MBOX5.MDL.byte.BYTE2 0x612C %B32 #MASK=0xFF00
ECanaMboxes.MBOX5.MDL.byte.BYTE3 0x612C %B32 #MASK=0xFF
ECanaMboxes.MBOX5.MDL.word.HI_WORD 0x612C %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX5.MDL.word.LOW_WORD 0x612C %B32 #MASK=0xFFFF
ECanaMboxes.MBOX5.MSGCTRL.all 0x612A %U32 #Unsigned
ECanaMboxes.MBOX5.MSGCTRL.bit.DLC 0x612A %B32 #MASK=0xF
ECanaMboxes.MBOX5.MSGCTRL.bit.rsvd1 0x612A %B32 #MASK=0xE0
ECanaMboxes.MBOX5.MSGCTRL.bit.rsvd2 0x612A %B32 #MASK=0xE000
ECanaMboxes.MBOX5.MSGCTRL.bit.rsvd3 0x612A %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX5.MSGCTRL.bit.RTR 0x612A %B32 #MASK=0x10
ECanaMboxes.MBOX5.MSGCTRL.bit.TPL 0x612A %B32 #MASK=0x1F00
ECanaMboxes.MBOX5.MSGID.all 0x6128 %U32 #Unsigned
ECanaMboxes.MBOX5.MSGID.bit.AAM 0x6128 %B32 #MASK=0x20000000
ECanaMboxes.MBOX5.MSGID.bit.AME 0x6128 %B32 #MASK=0x40000000
ECanaMboxes.MBOX5.MSGID.bit.EXTMSGID_H 0x6128 %B32 #MASK=0x30000
ECanaMboxes.MBOX5.MSGID.bit.EXTMSGID_L 0x6128 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX5.MSGID.bit.IDE 0x6128 %B32 #MASK=0x80000000
ECanaMboxes.MBOX5.MSGID.bit.STDMSGID 0x6128 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX6.MDH.all 0x6136 %U32 #Unsigned
ECanaMboxes.MBOX6.MDH.byte.BYTE4 0x6136 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX6.MDH.byte.BYTE5 0x6136 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX6.MDH.byte.BYTE6 0x6136 %B32 #MASK=0xFF00
ECanaMboxes.MBOX6.MDH.byte.BYTE7 0x6136 %B32 #MASK=0xFF
ECanaMboxes.MBOX6.MDH.word.HI_WORD 0x6136 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX6.MDH.word.LOW_WORD 0x6136 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX6.MDL.all 0x6134 %U32 #Unsigned
ECanaMboxes.MBOX6.MDL.byte.BYTE0 0x6134 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX6.MDL.byte.BYTE1 0x6134 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX6.MDL.byte.BYTE2 0x6134 %B32 #MASK=0xFF00
ECanaMboxes.MBOX6.MDL.byte.BYTE3 0x6134 %B32 #MASK=0xFF
ECanaMboxes.MBOX6.MDL.word.HI_WORD 0x6134 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX6.MDL.word.LOW_WORD 0x6134 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX6.MSGCTRL.all 0x6132 %U32 #Unsigned
ECanaMboxes.MBOX6.MSGCTRL.bit.DLC 0x6132 %B32 #MASK=0xF
ECanaMboxes.MBOX6.MSGCTRL.bit.rsvd1 0x6132 %B32 #MASK=0xE0
ECanaMboxes.MBOX6.MSGCTRL.bit.rsvd2 0x6132 %B32 #MASK=0xE000
ECanaMboxes.MBOX6.MSGCTRL.bit.rsvd3 0x6132 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX6.MSGCTRL.bit.RTR 0x6132 %B32 #MASK=0x10
ECanaMboxes.MBOX6.MSGCTRL.bit.TPL 0x6132 %B32 #MASK=0x1F00
ECanaMboxes.MBOX6.MSGID.all 0x6130 %U32 #Unsigned
ECanaMboxes.MBOX6.MSGID.bit.AAM 0x6130 %B32 #MASK=0x20000000
ECanaMboxes.MBOX6.MSGID.bit.AME 0x6130 %B32 #MASK=0x40000000
ECanaMboxes.MBOX6.MSGID.bit.EXTMSGID_H 0x6130 %B32 #MASK=0x30000
ECanaMboxes.MBOX6.MSGID.bit.EXTMSGID_L 0x6130 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX6.MSGID.bit.IDE 0x6130 %B32 #MASK=0x80000000
ECanaMboxes.MBOX6.MSGID.bit.STDMSGID 0x6130 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX7.MDH.all 0x613E %U32 #Unsigned
ECanaMboxes.MBOX7.MDH.byte.BYTE4 0x613E %B32 #MASK=0xFF000000
ECanaMboxes.MBOX7.MDH.byte.BYTE5 0x613E %B32 #MASK=0xFF0000
ECanaMboxes.MBOX7.MDH.byte.BYTE6 0x613E %B32 #MASK=0xFF00
ECanaMboxes.MBOX7.MDH.byte.BYTE7 0x613E %B32 #MASK=0xFF
ECanaMboxes.MBOX7.MDH.word.HI_WORD 0x613E %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX7.MDH.word.LOW_WORD 0x613E %B32 #MASK=0xFFFF
ECanaMboxes.MBOX7.MDL.all 0x613C %U32 #Unsigned
ECanaMboxes.MBOX7.MDL.byte.BYTE0 0x613C %B32 #MASK=0xFF000000
ECanaMboxes.MBOX7.MDL.byte.BYTE1 0x613C %B32 #MASK=0xFF0000
ECanaMboxes.MBOX7.MDL.byte.BYTE2 0x613C %B32 #MASK=0xFF00
ECanaMboxes.MBOX7.MDL.byte.BYTE3 0x613C %B32 #MASK=0xFF
ECanaMboxes.MBOX7.MDL.word.HI_WORD 0x613C %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX7.MDL.word.LOW_WORD 0x613C %B32 #MASK=0xFFFF
ECanaMboxes.MBOX7.MSGCTRL.all 0x613A %U32 #Unsigned
ECanaMboxes.MBOX7.MSGCTRL.bit.DLC 0x613A %B32 #MASK=0xF
ECanaMboxes.MBOX7.MSGCTRL.bit.rsvd1 0x613A %B32 #MASK=0xE0
ECanaMboxes.MBOX7.MSGCTRL.bit.rsvd2 0x613A %B32 #MASK=0xE000
ECanaMboxes.MBOX7.MSGCTRL.bit.rsvd3 0x613A %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX7.MSGCTRL.bit.RTR 0x613A %B32 #MASK=0x10
ECanaMboxes.MBOX7.MSGCTRL.bit.TPL 0x613A %B32 #MASK=0x1F00
ECanaMboxes.MBOX7.MSGID.all 0x6138 %U32 #Unsigned
ECanaMboxes.MBOX7.MSGID.bit.AAM 0x6138 %B32 #MASK=0x20000000
ECanaMboxes.MBOX7.MSGID.bit.AME 0x6138 %B32 #MASK=0x40000000
ECanaMboxes.MBOX7.MSGID.bit.EXTMSGID_H 0x6138 %B32 #MASK=0x30000
ECanaMboxes.MBOX7.MSGID.bit.EXTMSGID_L 0x6138 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX7.MSGID.bit.IDE 0x6138 %B32 #MASK=0x80000000
ECanaMboxes.MBOX7.MSGID.bit.STDMSGID 0x6138 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX8.MDH.all 0x6146 %U32 #Unsigned
ECanaMboxes.MBOX8.MDH.byte.BYTE4 0x6146 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX8.MDH.byte.BYTE5 0x6146 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX8.MDH.byte.BYTE6 0x6146 %B32 #MASK=0xFF00
ECanaMboxes.MBOX8.MDH.byte.BYTE7 0x6146 %B32 #MASK=0xFF
ECanaMboxes.MBOX8.MDH.word.HI_WORD 0x6146 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX8.MDH.word.LOW_WORD 0x6146 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX8.MDL.all 0x6144 %U32 #Unsigned
ECanaMboxes.MBOX8.MDL.byte.BYTE0 0x6144 %B32 #MASK=0xFF000000
ECanaMboxes.MBOX8.MDL.byte.BYTE1 0x6144 %B32 #MASK=0xFF0000
ECanaMboxes.MBOX8.MDL.byte.BYTE2 0x6144 %B32 #MASK=0xFF00
ECanaMboxes.MBOX8.MDL.byte.BYTE3 0x6144 %B32 #MASK=0xFF
ECanaMboxes.MBOX8.MDL.word.HI_WORD 0x6144 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX8.MDL.word.LOW_WORD 0x6144 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX8.MSGCTRL.all 0x6142 %U32 #Unsigned
ECanaMboxes.MBOX8.MSGCTRL.bit.DLC 0x6142 %B32 #MASK=0xF
ECanaMboxes.MBOX8.MSGCTRL.bit.rsvd1 0x6142 %B32 #MASK=0xE0
ECanaMboxes.MBOX8.MSGCTRL.bit.rsvd2 0x6142 %B32 #MASK=0xE000
ECanaMboxes.MBOX8.MSGCTRL.bit.rsvd3 0x6142 %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX8.MSGCTRL.bit.RTR 0x6142 %B32 #MASK=0x10
ECanaMboxes.MBOX8.MSGCTRL.bit.TPL 0x6142 %B32 #MASK=0x1F00
ECanaMboxes.MBOX8.MSGID.all 0x6140 %U32 #Unsigned
ECanaMboxes.MBOX8.MSGID.bit.AAM 0x6140 %B32 #MASK=0x20000000
ECanaMboxes.MBOX8.MSGID.bit.AME 0x6140 %B32 #MASK=0x40000000
ECanaMboxes.MBOX8.MSGID.bit.EXTMSGID_H 0x6140 %B32 #MASK=0x30000
ECanaMboxes.MBOX8.MSGID.bit.EXTMSGID_L 0x6140 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX8.MSGID.bit.IDE 0x6140 %B32 #MASK=0x80000000
ECanaMboxes.MBOX8.MSGID.bit.STDMSGID 0x6140 %B32 #MASK=0x1FFC0000
ECanaMboxes.MBOX9.MDH.all 0x614E %U32 #Unsigned
ECanaMboxes.MBOX9.MDH.byte.BYTE4 0x614E %B32 #MASK=0xFF000000
ECanaMboxes.MBOX9.MDH.byte.BYTE5 0x614E %B32 #MASK=0xFF0000
ECanaMboxes.MBOX9.MDH.byte.BYTE6 0x614E %B32 #MASK=0xFF00
ECanaMboxes.MBOX9.MDH.byte.BYTE7 0x614E %B32 #MASK=0xFF
ECanaMboxes.MBOX9.MDH.word.HI_WORD 0x614E %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX9.MDH.word.LOW_WORD 0x614E %B32 #MASK=0xFFFF
ECanaMboxes.MBOX9.MDL.all 0x614C %U32 #Unsigned
ECanaMboxes.MBOX9.MDL.byte.BYTE0 0x614C %B32 #MASK=0xFF000000
ECanaMboxes.MBOX9.MDL.byte.BYTE1 0x614C %B32 #MASK=0xFF0000
ECanaMboxes.MBOX9.MDL.byte.BYTE2 0x614C %B32 #MASK=0xFF00
ECanaMboxes.MBOX9.MDL.byte.BYTE3 0x614C %B32 #MASK=0xFF
ECanaMboxes.MBOX9.MDL.word.HI_WORD 0x614C %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX9.MDL.word.LOW_WORD 0x614C %B32 #MASK=0xFFFF
ECanaMboxes.MBOX9.MSGCTRL.all 0x614A %U32 #Unsigned
ECanaMboxes.MBOX9.MSGCTRL.bit.DLC 0x614A %B32 #MASK=0xF
ECanaMboxes.MBOX9.MSGCTRL.bit.rsvd1 0x614A %B32 #MASK=0xE0
ECanaMboxes.MBOX9.MSGCTRL.bit.rsvd2 0x614A %B32 #MASK=0xE000
ECanaMboxes.MBOX9.MSGCTRL.bit.rsvd3 0x614A %B32 #MASK=0xFFFF0000
ECanaMboxes.MBOX9.MSGCTRL.bit.RTR 0x614A %B32 #MASK=0x10
ECanaMboxes.MBOX9.MSGCTRL.bit.TPL 0x614A %B32 #MASK=0x1F00
ECanaMboxes.MBOX9.MSGID.all 0x6148 %U32 #Unsigned
ECanaMboxes.MBOX9.MSGID.bit.AAM 0x6148 %B32 #MASK=0x20000000
ECanaMboxes.MBOX9.MSGID.bit.AME 0x6148 %B32 #MASK=0x40000000
ECanaMboxes.MBOX9.MSGID.bit.EXTMSGID_H 0x6148 %B32 #MASK=0x30000
ECanaMboxes.MBOX9.MSGID.bit.EXTMSGID_L 0x6148 %B32 #MASK=0xFFFF
ECanaMboxes.MBOX9.MSGID.bit.IDE 0x6148 %B32 #MASK=0x80000000
ECanaMboxes.MBOX9.MSGID.bit.STDMSGID 0x6148 %B32 #MASK=0x1FFC0000
ECanaMOTORegs.MOTO0 0x60C0 %U32 #Unsigned
ECanaMOTORegs.MOTO1 0x60C2 %U32 #Unsigned
ECanaMOTORegs.MOTO10 0x60D4 %U32 #Unsigned
ECanaMOTORegs.MOTO11 0x60D6 %U32 #Unsigned
ECanaMOTORegs.MOTO12 0x60D8 %U32 #Unsigned
ECanaMOTORegs.MOTO13 0x60DA %U32 #Unsigned
ECanaMOTORegs.MOTO14 0x60DC %U32 #Unsigned
ECanaMOTORegs.MOTO15 0x60DE %U32 #Unsigned
ECanaMOTORegs.MOTO16 0x60E0 %U32 #Unsigned
ECanaMOTORegs.MOTO17 0x60E2 %U32 #Unsigned
ECanaMOTORegs.MOTO18 0x60E4 %U32 #Unsigned
ECanaMOTORegs.MOTO19 0x60E6 %U32 #Unsigned
ECanaMOTORegs.MOTO2 0x60C4 %U32 #Unsigned
ECanaMOTORegs.MOTO20 0x60E8 %U32 #Unsigned
ECanaMOTORegs.MOTO21 0x60EA %U32 #Unsigned
ECanaMOTORegs.MOTO22 0x60EC %U32 #Unsigned
ECanaMOTORegs.MOTO23 0x60EE %U32 #Unsigned
ECanaMOTORegs.MOTO24 0x60F0 %U32 #Unsigned
ECanaMOTORegs.MOTO25 0x60F2 %U32 #Unsigned
ECanaMOTORegs.MOTO26 0x60F4 %U32 #Unsigned
ECanaMOTORegs.MOTO27 0x60F6 %U32 #Unsigned
ECanaMOTORegs.MOTO28 0x60F8 %U32 #Unsigned
ECanaMOTORegs.MOTO29 0x60FA %U32 #Unsigned
ECanaMOTORegs.MOTO3 0x60C6 %U32 #Unsigned
ECanaMOTORegs.MOTO30 0x60FC %U32 #Unsigned
ECanaMOTORegs.MOTO31 0x60FE %U32 #Unsigned
ECanaMOTORegs.MOTO4 0x60C8 %U32 #Unsigned
ECanaMOTORegs.MOTO5 0x60CA %U32 #Unsigned
ECanaMOTORegs.MOTO6 0x60CC %U32 #Unsigned
ECanaMOTORegs.MOTO7 0x60CE %U32 #Unsigned
ECanaMOTORegs.MOTO8 0x60D0 %U32 #Unsigned
ECanaMOTORegs.MOTO9 0x60D2 %U32 #Unsigned
ECanaMOTSRegs.MOTS0 0x6080 %U32 #Unsigned
ECanaMOTSRegs.MOTS1 0x6082 %U32 #Unsigned
ECanaMOTSRegs.MOTS10 0x6094 %U32 #Unsigned
ECanaMOTSRegs.MOTS11 0x6096 %U32 #Unsigned
ECanaMOTSRegs.MOTS12 0x6098 %U32 #Unsigned
ECanaMOTSRegs.MOTS13 0x609A %U32 #Unsigned
ECanaMOTSRegs.MOTS14 0x609C %U32 #Unsigned
ECanaMOTSRegs.MOTS15 0x609E %U32 #Unsigned
ECanaMOTSRegs.MOTS16 0x60A0 %U32 #Unsigned
ECanaMOTSRegs.MOTS17 0x60A2 %U32 #Unsigned
ECanaMOTSRegs.MOTS18 0x60A4 %U32 #Unsigned
ECanaMOTSRegs.MOTS19 0x60A6 %U32 #Unsigned
ECanaMOTSRegs.MOTS2 0x6084 %U32 #Unsigned
ECanaMOTSRegs.MOTS20 0x60A8 %U32 #Unsigned
ECanaMOTSRegs.MOTS21 0x60AA %U32 #Unsigned
ECanaMOTSRegs.MOTS22 0x60AC %U32 #Unsigned
ECanaMOTSRegs.MOTS23 0x60AE %U32 #Unsigned
ECanaMOTSRegs.MOTS24 0x60B0 %U32 #Unsigned
ECanaMOTSRegs.MOTS25 0x60B2 %U32 #Unsigned
ECanaMOTSRegs.MOTS26 0x60B4 %U32 #Unsigned
ECanaMOTSRegs.MOTS27 0x60B6 %U32 #Unsigned
ECanaMOTSRegs.MOTS28 0x60B8 %U32 #Unsigned
ECanaMOTSRegs.MOTS29 0x60BA %U32 #Unsigned
ECanaMOTSRegs.MOTS3 0x6086 %U32 #Unsigned
ECanaMOTSRegs.MOTS30 0x60BC %U32 #Unsigned
ECanaMOTSRegs.MOTS31 0x60BE %U32 #Unsigned
ECanaMOTSRegs.MOTS4 0x6088 %U32 #Unsigned
ECanaMOTSRegs.MOTS5 0x608A %U32 #Unsigned
ECanaMOTSRegs.MOTS6 0x608C %U32 #Unsigned
ECanaMOTSRegs.MOTS7 0x608E %U32 #Unsigned
ECanaMOTSRegs.MOTS8 0x6090 %U32 #Unsigned
ECanaMOTSRegs.MOTS9 0x6092 %U32 #Unsigned
ECanaRegs.CANAA.all 0x600A %U32 #Unsigned
ECanaRegs.CANAA.bit.AA0 0x600A %B32 #MASK=0x1
ECanaRegs.CANAA.bit.AA1 0x600A %B32 #MASK=0x2
ECanaRegs.CANAA.bit.AA10 0x600A %B32 #MASK=0x400
ECanaRegs.CANAA.bit.AA11 0x600A %B32 #MASK=0x800
ECanaRegs.CANAA.bit.AA12 0x600A %B32 #MASK=0x1000
ECanaRegs.CANAA.bit.AA13 0x600A %B32 #MASK=0x2000
ECanaRegs.CANAA.bit.AA14 0x600A %B32 #MASK=0x4000
ECanaRegs.CANAA.bit.AA15 0x600A %B32 #MASK=0x8000
ECanaRegs.CANAA.bit.AA16 0x600A %B32 #MASK=0x10000
ECanaRegs.CANAA.bit.AA17 0x600A %B32 #MASK=0x20000
ECanaRegs.CANAA.bit.AA18 0x600A %B32 #MASK=0x40000
ECanaRegs.CANAA.bit.AA19 0x600A %B32 #MASK=0x80000
ECanaRegs.CANAA.bit.AA2 0x600A %B32 #MASK=0x4
ECanaRegs.CANAA.bit.AA20 0x600A %B32 #MASK=0x100000
ECanaRegs.CANAA.bit.AA21 0x600A %B32 #MASK=0x200000
ECanaRegs.CANAA.bit.AA22 0x600A %B32 #MASK=0x400000
ECanaRegs.CANAA.bit.AA23 0x600A %B32 #MASK=0x800000
ECanaRegs.CANAA.bit.AA24 0x600A %B32 #MASK=0x1000000
ECanaRegs.CANAA.bit.AA25 0x600A %B32 #MASK=0x2000000
ECanaRegs.CANAA.bit.AA26 0x600A %B32 #MASK=0x4000000
ECanaRegs.CANAA.bit.AA27 0x600A %B32 #MASK=0x8000000
ECanaRegs.CANAA.bit.AA28 0x600A %B32 #MASK=0x10000000
ECanaRegs.CANAA.bit.AA29 0x600A %B32 #MASK=0x20000000
ECanaRegs.CANAA.bit.AA3 0x600A %B32 #MASK=0x8
ECanaRegs.CANAA.bit.AA30 0x600A %B32 #MASK=0x40000000
ECanaRegs.CANAA.bit.AA31 0x600A %B32 #MASK=0x80000000
ECanaRegs.CANAA.bit.AA4 0x600A %B32 #MASK=0x10
ECanaRegs.CANAA.bit.AA5 0x600A %B32 #MASK=0x20
ECanaRegs.CANAA.bit.AA6 0x600A %B32 #MASK=0x40
ECanaRegs.CANAA.bit.AA7 0x600A %B32 #MASK=0x80
ECanaRegs.CANAA.bit.AA8 0x600A %B32 #MASK=0x100
ECanaRegs.CANAA.bit.AA9 0x600A %B32 #MASK=0x200
ECanaRegs.CANBTC.all 0x6016 %U32 #Unsigned
ECanaRegs.CANBTC.bit.BRPREG 0x6016 %B32 #MASK=0xFF0000
ECanaRegs.CANBTC.bit.rsvd1 0x6016 %B32 #MASK=0xFC00
ECanaRegs.CANBTC.bit.rsvd2 0x6016 %B32 #MASK=0xFF000000
ECanaRegs.CANBTC.bit.SAM 0x6016 %B32 #MASK=0x80
ECanaRegs.CANBTC.bit.SJWREG 0x6016 %B32 #MASK=0x300
ECanaRegs.CANBTC.bit.TSEG1REG 0x6016 %B32 #MASK=0x78
ECanaRegs.CANBTC.bit.TSEG2REG 0x6016 %B32 #MASK=0x7
ECanaRegs.CANES.all 0x6018 %U32 #Unsigned
ECanaRegs.CANES.bit.ACKE 0x6018 %B32 #MASK=0x80000
ECanaRegs.CANES.bit.BE 0x6018 %B32 #MASK=0x800000
ECanaRegs.CANES.bit.BO 0x6018 %B32 #MASK=0x40000
ECanaRegs.CANES.bit.CCE 0x6018 %B32 #MASK=0x10
ECanaRegs.CANES.bit.CRCE 0x6018 %B32 #MASK=0x200000
ECanaRegs.CANES.bit.EP 0x6018 %B32 #MASK=0x20000
ECanaRegs.CANES.bit.EW 0x6018 %B32 #MASK=0x10000
ECanaRegs.CANES.bit.FE 0x6018 %B32 #MASK=0x1000000
ECanaRegs.CANES.bit.PDA 0x6018 %B32 #MASK=0x8
ECanaRegs.CANES.bit.RM 0x6018 %B32 #MASK=0x2
ECanaRegs.CANES.bit.rsvd1 0x6018 %B32 #MASK=0x4
ECanaRegs.CANES.bit.rsvd2 0x6018 %B32 #MASK=0xFFC0
ECanaRegs.CANES.bit.rsvd3 0x6018 %B32 #MASK=0xFE000000
ECanaRegs.CANES.bit.SA1 0x6018 %B32 #MASK=0x400000
ECanaRegs.CANES.bit.SE 0x6018 %B32 #MASK=0x100000
ECanaRegs.CANES.bit.SMA 0x6018 %B32 #MASK=0x20
ECanaRegs.CANES.bit.TM 0x6018 %B32 #MASK=0x1
ECanaRegs.CANGAM.all 0x6012 %U32 #Unsigned
ECanaRegs.CANGAM.bit.AMI 0x6012 %B32 #MASK=0x80000000
ECanaRegs.CANGAM.bit.GAM150 0x6012 %B32 #MASK=0xFFFF
ECanaRegs.CANGAM.bit.GAM2816 0x6012 %B32 #MASK=0x1FFF0000
ECanaRegs.CANGAM.bit.rsvd 0x6012 %B32 #MASK=0x60000000
ECanaRegs.CANGIF0.all 0x601E %U32 #Unsigned
ECanaRegs.CANGIF0.bit.AAIF0 0x601E %B32 #MASK=0x4000
ECanaRegs.CANGIF0.bit.BOIF0 0x601E %B32 #MASK=0x400
ECanaRegs.CANGIF0.bit.EPIF0 0x601E %B32 #MASK=0x200
ECanaRegs.CANGIF0.bit.GMIF0 0x601E %B32 #MASK=0x8000
ECanaRegs.CANGIF0.bit.MIV0 0x601E %B32 #MASK=0x1F
ECanaRegs.CANGIF0.bit.MTOF0 0x601E %B32 #MASK=0x20000
ECanaRegs.CANGIF0.bit.RMLIF0 0x601E %B32 #MASK=0x800
ECanaRegs.CANGIF0.bit.rsvd1 0x601E %B32 #MASK=0xE0
ECanaRegs.CANGIF0.bit.rsvd2 0x601E %B32 #MASK=0xFFFC0000
ECanaRegs.CANGIF0.bit.TCOF0 0x601E %B32 #MASK=0x10000
ECanaRegs.CANGIF0.bit.WDIF0 0x601E %B32 #MASK=0x2000
ECanaRegs.CANGIF0.bit.WLIF0 0x601E %B32 #MASK=0x100
ECanaRegs.CANGIF0.bit.WUIF0 0x601E %B32 #MASK=0x1000
ECanaRegs.CANGIF1.all 0x6022 %U32 #Unsigned
ECanaRegs.CANGIF1.bit.AAIF1 0x6022 %B32 #MASK=0x4000
ECanaRegs.CANGIF1.bit.BOIF1 0x6022 %B32 #MASK=0x400
ECanaRegs.CANGIF1.bit.EPIF1 0x6022 %B32 #MASK=0x200
ECanaRegs.CANGIF1.bit.GMIF1 0x6022 %B32 #MASK=0x8000
ECanaRegs.CANGIF1.bit.MIV1 0x6022 %B32 #MASK=0x1F
ECanaRegs.CANGIF1.bit.MTOF1 0x6022 %B32 #MASK=0x20000
ECanaRegs.CANGIF1.bit.RMLIF1 0x6022 %B32 #MASK=0x800
ECanaRegs.CANGIF1.bit.rsvd1 0x6022 %B32 #MASK=0xE0
ECanaRegs.CANGIF1.bit.rsvd2 0x6022 %B32 #MASK=0xFFFC0000
ECanaRegs.CANGIF1.bit.TCOF1 0x6022 %B32 #MASK=0x10000
ECanaRegs.CANGIF1.bit.WDIF1 0x6022 %B32 #MASK=0x2000
ECanaRegs.CANGIF1.bit.WLIF1 0x6022 %B32 #MASK=0x100
ECanaRegs.CANGIF1.bit.WUIF1 0x6022 %B32 #MASK=0x1000
ECanaRegs.CANGIM.all 0x6020 %U32 #Unsigned
ECanaRegs.CANGIM.bit.AAIM 0x6020 %B32 #MASK=0x4000
ECanaRegs.CANGIM.bit.BOIM 0x6020 %B32 #MASK=0x400
ECanaRegs.CANGIM.bit.EPIM 0x6020 %B32 #MASK=0x200
ECanaRegs.CANGIM.bit.GIL 0x6020 %B32 #MASK=0x4
ECanaRegs.CANGIM.bit.I0EN 0x6020 %B32 #MASK=0x1
ECanaRegs.CANGIM.bit.I1EN 0x6020 %B32 #MASK=0x2
ECanaRegs.CANGIM.bit.MTOM 0x6020 %B32 #MASK=0x20000
ECanaRegs.CANGIM.bit.RMLIM 0x6020 %B32 #MASK=0x800
ECanaRegs.CANGIM.bit.rsvd1 0x6020 %B32 #MASK=0xF8
ECanaRegs.CANGIM.bit.rsvd2 0x6020 %B32 #MASK=0x8000
ECanaRegs.CANGIM.bit.rsvd3 0x6020 %B32 #MASK=0xFFFC0000
ECanaRegs.CANGIM.bit.TCOM 0x6020 %B32 #MASK=0x10000
ECanaRegs.CANGIM.bit.WDIM 0x6020 %B32 #MASK=0x2000
ECanaRegs.CANGIM.bit.WLIM 0x6020 %B32 #MASK=0x100
ECanaRegs.CANGIM.bit.WUIM 0x6020 %B32 #MASK=0x1000
ECanaRegs.CANMC.all 0x6014 %U32 #Unsigned
ECanaRegs.CANMC.bit.ABO 0x6014 %B32 #MASK=0x80
ECanaRegs.CANMC.bit.CCR 0x6014 %B32 #MASK=0x1000
ECanaRegs.CANMC.bit.CDR 0x6014 %B32 #MASK=0x100
ECanaRegs.CANMC.bit.DBO 0x6014 %B32 #MASK=0x400
ECanaRegs.CANMC.bit.MBCC 0x6014 %B32 #MASK=0x8000
ECanaRegs.CANMC.bit.MBNR 0x6014 %B32 #MASK=0x1F
ECanaRegs.CANMC.bit.PDR 0x6014 %B32 #MASK=0x800
ECanaRegs.CANMC.bit.rsvd 0x6014 %B32 #MASK=0xFFFE0000
ECanaRegs.CANMC.bit.SCB 0x6014 %B32 #MASK=0x2000
ECanaRegs.CANMC.bit.SRES 0x6014 %B32 #MASK=0x20
ECanaRegs.CANMC.bit.STM 0x6014 %B32 #MASK=0x40
ECanaRegs.CANMC.bit.SUSP 0x6014 %B32 #MASK=0x10000
ECanaRegs.CANMC.bit.TCC 0x6014 %B32 #MASK=0x4000
ECanaRegs.CANMC.bit.WUBA 0x6014 %B32 #MASK=0x200
ECanaRegs.CANMD.all 0x6002 %U32 #Unsigned
ECanaRegs.CANMD.bit.MD0 0x6002 %B32 #MASK=0x1
ECanaRegs.CANMD.bit.MD1 0x6002 %B32 #MASK=0x2
ECanaRegs.CANMD.bit.MD10 0x6002 %B32 #MASK=0x400
ECanaRegs.CANMD.bit.MD11 0x6002 %B32 #MASK=0x800
ECanaRegs.CANMD.bit.MD12 0x6002 %B32 #MASK=0x1000
ECanaRegs.CANMD.bit.MD13 0x6002 %B32 #MASK=0x2000
ECanaRegs.CANMD.bit.MD14 0x6002 %B32 #MASK=0x4000
ECanaRegs.CANMD.bit.MD15 0x6002 %B32 #MASK=0x8000
ECanaRegs.CANMD.bit.MD16 0x6002 %B32 #MASK=0x10000
ECanaRegs.CANMD.bit.MD17 0x6002 %B32 #MASK=0x20000
ECanaRegs.CANMD.bit.MD18 0x6002 %B32 #MASK=0x40000
ECanaRegs.CANMD.bit.MD19 0x6002 %B32 #MASK=0x80000
ECanaRegs.CANMD.bit.MD2 0x6002 %B32 #MASK=0x4
ECanaRegs.CANMD.bit.MD20 0x6002 %B32 #MASK=0x100000
ECanaRegs.CANMD.bit.MD21 0x6002 %B32 #MASK=0x200000
ECanaRegs.CANMD.bit.MD22 0x6002 %B32 #MASK=0x400000
ECanaRegs.CANMD.bit.MD23 0x6002 %B32 #MASK=0x800000
ECanaRegs.CANMD.bit.MD24 0x6002 %B32 #MASK=0x1000000
ECanaRegs.CANMD.bit.MD25 0x6002 %B32 #MASK=0x2000000
ECanaRegs.CANMD.bit.MD26 0x6002 %B32 #MASK=0x4000000
ECanaRegs.CANMD.bit.MD27 0x6002 %B32 #MASK=0x8000000
ECanaRegs.CANMD.bit.MD28 0x6002 %B32 #MASK=0x10000000
ECanaRegs.CANMD.bit.MD29 0x6002 %B32 #MASK=0x20000000
ECanaRegs.CANMD.bit.MD3 0x6002 %B32 #MASK=0x8
ECanaRegs.CANMD.bit.MD30 0x6002 %B32 #MASK=0x40000000
ECanaRegs.CANMD.bit.MD31 0x6002 %B32 #MASK=0x80000000
ECanaRegs.CANMD.bit.MD4 0x6002 %B32 #MASK=0x10
ECanaRegs.CANMD.bit.MD5 0x6002 %B32 #MASK=0x20
ECanaRegs.CANMD.bit.MD6 0x6002 %B32 #MASK=0x40
ECanaRegs.CANMD.bit.MD7 0x6002 %B32 #MASK=0x80
ECanaRegs.CANMD.bit.MD8 0x6002 %B32 #MASK=0x100
ECanaRegs.CANMD.bit.MD9 0x6002 %B32 #MASK=0x200
ECanaRegs.CANME.all 0x6000 %U32 #Unsigned
ECanaRegs.CANME.bit.ME0 0x6000 %B32 #MASK=0x1
ECanaRegs.CANME.bit.ME1 0x6000 %B32 #MASK=0x2
ECanaRegs.CANME.bit.ME10 0x6000 %B32 #MASK=0x400
ECanaRegs.CANME.bit.ME11 0x6000 %B32 #MASK=0x800
ECanaRegs.CANME.bit.ME12 0x6000 %B32 #MASK=0x1000
ECanaRegs.CANME.bit.ME13 0x6000 %B32 #MASK=0x2000
ECanaRegs.CANME.bit.ME14 0x6000 %B32 #MASK=0x4000
ECanaRegs.CANME.bit.ME15 0x6000 %B32 #MASK=0x8000
ECanaRegs.CANME.bit.ME16 0x6000 %B32 #MASK=0x10000
ECanaRegs.CANME.bit.ME17 0x6000 %B32 #MASK=0x20000
ECanaRegs.CANME.bit.ME18 0x6000 %B32 #MASK=0x40000
ECanaRegs.CANME.bit.ME19 0x6000 %B32 #MASK=0x80000
ECanaRegs.CANME.bit.ME2 0x6000 %B32 #MASK=0x4
ECanaRegs.CANME.bit.ME20 0x6000 %B32 #MASK=0x100000
ECanaRegs.CANME.bit.ME21 0x6000 %B32 #MASK=0x200000
ECanaRegs.CANME.bit.ME22 0x6000 %B32 #MASK=0x400000
ECanaRegs.CANME.bit.ME23 0x6000 %B32 #MASK=0x800000
ECanaRegs.CANME.bit.ME24 0x6000 %B32 #MASK=0x1000000
ECanaRegs.CANME.bit.ME25 0x6000 %B32 #MASK=0x2000000
ECanaRegs.CANME.bit.ME26 0x6000 %B32 #MASK=0x4000000
ECanaRegs.CANME.bit.ME27 0x6000 %B32 #MASK=0x8000000
ECanaRegs.CANME.bit.ME28 0x6000 %B32 #MASK=0x10000000
ECanaRegs.CANME.bit.ME29 0x6000 %B32 #MASK=0x20000000
ECanaRegs.CANME.bit.ME3 0x6000 %B32 #MASK=0x8
ECanaRegs.CANME.bit.ME30 0x6000 %B32 #MASK=0x40000000
ECanaRegs.CANME.bit.ME31 0x6000 %B32 #MASK=0x80000000
ECanaRegs.CANME.bit.ME4 0x6000 %B32 #MASK=0x10
ECanaRegs.CANME.bit.ME5 0x6000 %B32 #MASK=0x20
ECanaRegs.CANME.bit.ME6 0x6000 %B32 #MASK=0x40
ECanaRegs.CANME.bit.ME7 0x6000 %B32 #MASK=0x80
ECanaRegs.CANME.bit.ME8 0x6000 %B32 #MASK=0x100
ECanaRegs.CANME.bit.ME9 0x6000 %B32 #MASK=0x200
ECanaRegs.CANMIL.all 0x6026 %U32 #Unsigned
ECanaRegs.CANMIL.bit.MIL0 0x6026 %B32 #MASK=0x1
ECanaRegs.CANMIL.bit.MIL1 0x6026 %B32 #MASK=0x2
ECanaRegs.CANMIL.bit.MIL10 0x6026 %B32 #MASK=0x400
ECanaRegs.CANMIL.bit.MIL11 0x6026 %B32 #MASK=0x800
ECanaRegs.CANMIL.bit.MIL12 0x6026 %B32 #MASK=0x1000
ECanaRegs.CANMIL.bit.MIL13 0x6026 %B32 #MASK=0x2000
ECanaRegs.CANMIL.bit.MIL14 0x6026 %B32 #MASK=0x4000
ECanaRegs.CANMIL.bit.MIL15 0x6026 %B32 #MASK=0x8000
ECanaRegs.CANMIL.bit.MIL16 0x6026 %B32 #MASK=0x10000
ECanaRegs.CANMIL.bit.MIL17 0x6026 %B32 #MASK=0x20000
ECanaRegs.CANMIL.bit.MIL18 0x6026 %B32 #MASK=0x40000
ECanaRegs.CANMIL.bit.MIL19 0x6026 %B32 #MASK=0x80000
ECanaRegs.CANMIL.bit.MIL2 0x6026 %B32 #MASK=0x4
ECanaRegs.CANMIL.bit.MIL20 0x6026 %B32 #MASK=0x100000
ECanaRegs.CANMIL.bit.MIL21 0x6026 %B32 #MASK=0x200000
ECanaRegs.CANMIL.bit.MIL22 0x6026 %B32 #MASK=0x400000
ECanaRegs.CANMIL.bit.MIL23 0x6026 %B32 #MASK=0x800000
ECanaRegs.CANMIL.bit.MIL24 0x6026 %B32 #MASK=0x1000000
ECanaRegs.CANMIL.bit.MIL25 0x6026 %B32 #MASK=0x2000000
ECanaRegs.CANMIL.bit.MIL26 0x6026 %B32 #MASK=0x4000000
ECanaRegs.CANMIL.bit.MIL27 0x6026 %B32 #MASK=0x8000000
ECanaRegs.CANMIL.bit.MIL28 0x6026 %B32 #MASK=0x10000000
ECanaRegs.CANMIL.bit.MIL29 0x6026 %B32 #MASK=0x20000000
ECanaRegs.CANMIL.bit.MIL3 0x6026 %B32 #MASK=0x8
ECanaRegs.CANMIL.bit.MIL30 0x6026 %B32 #MASK=0x40000000
ECanaRegs.CANMIL.bit.MIL31 0x6026 %B32 #MASK=0x80000000
ECanaRegs.CANMIL.bit.MIL4 0x6026 %B32 #MASK=0x10
ECanaRegs.CANMIL.bit.MIL5 0x6026 %B32 #MASK=0x20
ECanaRegs.CANMIL.bit.MIL6 0x6026 %B32 #MASK=0x40
ECanaRegs.CANMIL.bit.MIL7 0x6026 %B32 #MASK=0x80
ECanaRegs.CANMIL.bit.MIL8 0x6026 %B32 #MASK=0x100
ECanaRegs.CANMIL.bit.MIL9 0x6026 %B32 #MASK=0x200
ECanaRegs.CANMIM.all 0x6024 %U32 #Unsigned
ECanaRegs.CANMIM.bit.MIM0 0x6024 %B32 #MASK=0x1
ECanaRegs.CANMIM.bit.MIM1 0x6024 %B32 #MASK=0x2
ECanaRegs.CANMIM.bit.MIM10 0x6024 %B32 #MASK=0x400
ECanaRegs.CANMIM.bit.MIM11 0x6024 %B32 #MASK=0x800
ECanaRegs.CANMIM.bit.MIM12 0x6024 %B32 #MASK=0x1000
ECanaRegs.CANMIM.bit.MIM13 0x6024 %B32 #MASK=0x2000
ECanaRegs.CANMIM.bit.MIM14 0x6024 %B32 #MASK=0x4000
ECanaRegs.CANMIM.bit.MIM15 0x6024 %B32 #MASK=0x8000
ECanaRegs.CANMIM.bit.MIM16 0x6024 %B32 #MASK=0x10000
ECanaRegs.CANMIM.bit.MIM17 0x6024 %B32 #MASK=0x20000
ECanaRegs.CANMIM.bit.MIM18 0x6024 %B32 #MASK=0x40000
ECanaRegs.CANMIM.bit.MIM19 0x6024 %B32 #MASK=0x80000
ECanaRegs.CANMIM.bit.MIM2 0x6024 %B32 #MASK=0x4
ECanaRegs.CANMIM.bit.MIM20 0x6024 %B32 #MASK=0x100000
ECanaRegs.CANMIM.bit.MIM21 0x6024 %B32 #MASK=0x200000
ECanaRegs.CANMIM.bit.MIM22 0x6024 %B32 #MASK=0x400000
ECanaRegs.CANMIM.bit.MIM23 0x6024 %B32 #MASK=0x800000
ECanaRegs.CANMIM.bit.MIM24 0x6024 %B32 #MASK=0x1000000
ECanaRegs.CANMIM.bit.MIM25 0x6024 %B32 #MASK=0x2000000
ECanaRegs.CANMIM.bit.MIM26 0x6024 %B32 #MASK=0x4000000
ECanaRegs.CANMIM.bit.MIM27 0x6024 %B32 #MASK=0x8000000
ECanaRegs.CANMIM.bit.MIM28 0x6024 %B32 #MASK=0x10000000
ECanaRegs.CANMIM.bit.MIM29 0x6024 %B32 #MASK=0x20000000
ECanaRegs.CANMIM.bit.MIM3 0x6024 %B32 #MASK=0x8
ECanaRegs.CANMIM.bit.MIM30 0x6024 %B32 #MASK=0x40000000
ECanaRegs.CANMIM.bit.MIM31 0x6024 %B32 #MASK=0x80000000
ECanaRegs.CANMIM.bit.MIM4 0x6024 %B32 #MASK=0x10
ECanaRegs.CANMIM.bit.MIM5 0x6024 %B32 #MASK=0x20
ECanaRegs.CANMIM.bit.MIM6 0x6024 %B32 #MASK=0x40
ECanaRegs.CANMIM.bit.MIM7 0x6024 %B32 #MASK=0x80
ECanaRegs.CANMIM.bit.MIM8 0x6024 %B32 #MASK=0x100
ECanaRegs.CANMIM.bit.MIM9 0x6024 %B32 #MASK=0x200
ECanaRegs.CANOPC.all 0x6028 %U32 #Unsigned
ECanaRegs.CANOPC.bit.OPC0 0x6028 %B32 #MASK=0x1
ECanaRegs.CANOPC.bit.OPC1 0x6028 %B32 #MASK=0x2
ECanaRegs.CANOPC.bit.OPC10 0x6028 %B32 #MASK=0x400
ECanaRegs.CANOPC.bit.OPC11 0x6028 %B32 #MASK=0x800
ECanaRegs.CANOPC.bit.OPC12 0x6028 %B32 #MASK=0x1000
ECanaRegs.CANOPC.bit.OPC13 0x6028 %B32 #MASK=0x2000
ECanaRegs.CANOPC.bit.OPC14 0x6028 %B32 #MASK=0x4000
ECanaRegs.CANOPC.bit.OPC15 0x6028 %B32 #MASK=0x8000
ECanaRegs.CANOPC.bit.OPC16 0x6028 %B32 #MASK=0x10000
ECanaRegs.CANOPC.bit.OPC17 0x6028 %B32 #MASK=0x20000
ECanaRegs.CANOPC.bit.OPC18 0x6028 %B32 #MASK=0x40000
ECanaRegs.CANOPC.bit.OPC19 0x6028 %B32 #MASK=0x80000
ECanaRegs.CANOPC.bit.OPC2 0x6028 %B32 #MASK=0x4
ECanaRegs.CANOPC.bit.OPC20 0x6028 %B32 #MASK=0x100000
ECanaRegs.CANOPC.bit.OPC21 0x6028 %B32 #MASK=0x200000
ECanaRegs.CANOPC.bit.OPC22 0x6028 %B32 #MASK=0x400000
ECanaRegs.CANOPC.bit.OPC23 0x6028 %B32 #MASK=0x800000
ECanaRegs.CANOPC.bit.OPC24 0x6028 %B32 #MASK=0x1000000
ECanaRegs.CANOPC.bit.OPC25 0x6028 %B32 #MASK=0x2000000
ECanaRegs.CANOPC.bit.OPC26 0x6028 %B32 #MASK=0x4000000
ECanaRegs.CANOPC.bit.OPC27 0x6028 %B32 #MASK=0x8000000
ECanaRegs.CANOPC.bit.OPC28 0x6028 %B32 #MASK=0x10000000
ECanaRegs.CANOPC.bit.OPC29 0x6028 %B32 #MASK=0x20000000
ECanaRegs.CANOPC.bit.OPC3 0x6028 %B32 #MASK=0x8
ECanaRegs.CANOPC.bit.OPC30 0x6028 %B32 #MASK=0x40000000
ECanaRegs.CANOPC.bit.OPC31 0x6028 %B32 #MASK=0x80000000
ECanaRegs.CANOPC.bit.OPC4 0x6028 %B32 #MASK=0x10
ECanaRegs.CANOPC.bit.OPC5 0x6028 %B32 #MASK=0x20
ECanaRegs.CANOPC.bit.OPC6 0x6028 %B32 #MASK=0x40
ECanaRegs.CANOPC.bit.OPC7 0x6028 %B32 #MASK=0x80
ECanaRegs.CANOPC.bit.OPC8 0x6028 %B32 #MASK=0x100
ECanaRegs.CANOPC.bit.OPC9 0x6028 %B32 #MASK=0x200
ECanaRegs.CANREC.all 0x601C %U32 #Unsigned
ECanaRegs.CANREC.bit.REC 0x601C %B32 #MASK=0xFF
ECanaRegs.CANREC.bit.rsvd1 0x601C %B32 #MASK=0xFF00
ECanaRegs.CANREC.bit.rsvd2 0x601C %B32 #MASK=0xFFFF0000
ECanaRegs.CANRFP.all 0x6010 %U32 #Unsigned
ECanaRegs.CANRFP.bit.RFP0 0x6010 %B32 #MASK=0x1
ECanaRegs.CANRFP.bit.RFP1 0x6010 %B32 #MASK=0x2
ECanaRegs.CANRFP.bit.RFP10 0x6010 %B32 #MASK=0x400
ECanaRegs.CANRFP.bit.RFP11 0x6010 %B32 #MASK=0x800
ECanaRegs.CANRFP.bit.RFP12 0x6010 %B32 #MASK=0x1000
ECanaRegs.CANRFP.bit.RFP13 0x6010 %B32 #MASK=0x2000
ECanaRegs.CANRFP.bit.RFP14 0x6010 %B32 #MASK=0x4000
ECanaRegs.CANRFP.bit.RFP15 0x6010 %B32 #MASK=0x8000
ECanaRegs.CANRFP.bit.RFP16 0x6010 %B32 #MASK=0x10000
ECanaRegs.CANRFP.bit.RFP17 0x6010 %B32 #MASK=0x20000
ECanaRegs.CANRFP.bit.RFP18 0x6010 %B32 #MASK=0x40000
ECanaRegs.CANRFP.bit.RFP19 0x6010 %B32 #MASK=0x80000
ECanaRegs.CANRFP.bit.RFP2 0x6010 %B32 #MASK=0x4
ECanaRegs.CANRFP.bit.RFP20 0x6010 %B32 #MASK=0x100000
ECanaRegs.CANRFP.bit.RFP21 0x6010 %B32 #MASK=0x200000
ECanaRegs.CANRFP.bit.RFP22 0x6010 %B32 #MASK=0x400000
ECanaRegs.CANRFP.bit.RFP23 0x6010 %B32 #MASK=0x800000
ECanaRegs.CANRFP.bit.RFP24 0x6010 %B32 #MASK=0x1000000
ECanaRegs.CANRFP.bit.RFP25 0x6010 %B32 #MASK=0x2000000
ECanaRegs.CANRFP.bit.RFP26 0x6010 %B32 #MASK=0x4000000
ECanaRegs.CANRFP.bit.RFP27 0x6010 %B32 #MASK=0x8000000
ECanaRegs.CANRFP.bit.RFP28 0x6010 %B32 #MASK=0x10000000
ECanaRegs.CANRFP.bit.RFP29 0x6010 %B32 #MASK=0x20000000
ECanaRegs.CANRFP.bit.RFP3 0x6010 %B32 #MASK=0x8
ECanaRegs.CANRFP.bit.RFP30 0x6010 %B32 #MASK=0x40000000
ECanaRegs.CANRFP.bit.RFP31 0x6010 %B32 #MASK=0x80000000
ECanaRegs.CANRFP.bit.RFP4 0x6010 %B32 #MASK=0x10
ECanaRegs.CANRFP.bit.RFP5 0x6010 %B32 #MASK=0x20
ECanaRegs.CANRFP.bit.RFP6 0x6010 %B32 #MASK=0x40
ECanaRegs.CANRFP.bit.RFP7 0x6010 %B32 #MASK=0x80
ECanaRegs.CANRFP.bit.RFP8 0x6010 %B32 #MASK=0x100
ECanaRegs.CANRFP.bit.RFP9 0x6010 %B32 #MASK=0x200
ECanaRegs.CANRIOC.all 0x602C %U32 #Unsigned
ECanaRegs.CANRIOC.bit.rsvd1 0x602C %B32 #MASK=0x7
ECanaRegs.CANRIOC.bit.rsvd2 0x602C %B32 #MASK=0xFFF0
ECanaRegs.CANRIOC.bit.rsvd3 0x602C %B32 #MASK=0xFFFF0000
ECanaRegs.CANRIOC.bit.RXFUNC 0x602C %B32 #MASK=0x8
ECanaRegs.CANRML.all 0x600E %U32 #Unsigned
ECanaRegs.CANRML.bit.RML0 0x600E %B32 #MASK=0x1
ECanaRegs.CANRML.bit.RML1 0x600E %B32 #MASK=0x2
ECanaRegs.CANRML.bit.RML10 0x600E %B32 #MASK=0x400
ECanaRegs.CANRML.bit.RML11 0x600E %B32 #MASK=0x800
ECanaRegs.CANRML.bit.RML12 0x600E %B32 #MASK=0x1000
ECanaRegs.CANRML.bit.RML13 0x600E %B32 #MASK=0x2000
ECanaRegs.CANRML.bit.RML14 0x600E %B32 #MASK=0x4000
ECanaRegs.CANRML.bit.RML15 0x600E %B32 #MASK=0x8000
ECanaRegs.CANRML.bit.RML16 0x600E %B32 #MASK=0x10000
ECanaRegs.CANRML.bit.RML17 0x600E %B32 #MASK=0x20000
ECanaRegs.CANRML.bit.RML18 0x600E %B32 #MASK=0x40000
ECanaRegs.CANRML.bit.RML19 0x600E %B32 #MASK=0x80000
ECanaRegs.CANRML.bit.RML2 0x600E %B32 #MASK=0x4
ECanaRegs.CANRML.bit.RML20 0x600E %B32 #MASK=0x100000
ECanaRegs.CANRML.bit.RML21 0x600E %B32 #MASK=0x200000
ECanaRegs.CANRML.bit.RML22 0x600E %B32 #MASK=0x400000
ECanaRegs.CANRML.bit.RML23 0x600E %B32 #MASK=0x800000
ECanaRegs.CANRML.bit.RML24 0x600E %B32 #MASK=0x1000000
ECanaRegs.CANRML.bit.RML25 0x600E %B32 #MASK=0x2000000
ECanaRegs.CANRML.bit.RML26 0x600E %B32 #MASK=0x4000000
ECanaRegs.CANRML.bit.RML27 0x600E %B32 #MASK=0x8000000
ECanaRegs.CANRML.bit.RML28 0x600E %B32 #MASK=0x10000000
ECanaRegs.CANRML.bit.RML29 0x600E %B32 #MASK=0x20000000
ECanaRegs.CANRML.bit.RML3 0x600E %B32 #MASK=0x8
ECanaRegs.CANRML.bit.RML30 0x600E %B32 #MASK=0x40000000
ECanaRegs.CANRML.bit.RML31 0x600E %B32 #MASK=0x80000000
ECanaRegs.CANRML.bit.RML4 0x600E %B32 #MASK=0x10
ECanaRegs.CANRML.bit.RML5 0x600E %B32 #MASK=0x20
ECanaRegs.CANRML.bit.RML6 0x600E %B32 #MASK=0x40
ECanaRegs.CANRML.bit.RML7 0x600E %B32 #MASK=0x80
ECanaRegs.CANRML.bit.RML8 0x600E %B32 #MASK=0x100
ECanaRegs.CANRML.bit.RML9 0x600E %B32 #MASK=0x200
ECanaRegs.CANRMP.all 0x600C %U32 #Unsigned
ECanaRegs.CANRMP.bit.RMP0 0x600C %B32 #MASK=0x1
ECanaRegs.CANRMP.bit.RMP1 0x600C %B32 #MASK=0x2
ECanaRegs.CANRMP.bit.RMP10 0x600C %B32 #MASK=0x400
ECanaRegs.CANRMP.bit.RMP11 0x600C %B32 #MASK=0x800
ECanaRegs.CANRMP.bit.RMP12 0x600C %B32 #MASK=0x1000
ECanaRegs.CANRMP.bit.RMP13 0x600C %B32 #MASK=0x2000
ECanaRegs.CANRMP.bit.RMP14 0x600C %B32 #MASK=0x4000
ECanaRegs.CANRMP.bit.RMP15 0x600C %B32 #MASK=0x8000
ECanaRegs.CANRMP.bit.RMP16 0x600C %B32 #MASK=0x10000
ECanaRegs.CANRMP.bit.RMP17 0x600C %B32 #MASK=0x20000
ECanaRegs.CANRMP.bit.RMP18 0x600C %B32 #MASK=0x40000
ECanaRegs.CANRMP.bit.RMP19 0x600C %B32 #MASK=0x80000
ECanaRegs.CANRMP.bit.RMP2 0x600C %B32 #MASK=0x4
ECanaRegs.CANRMP.bit.RMP20 0x600C %B32 #MASK=0x100000
ECanaRegs.CANRMP.bit.RMP21 0x600C %B32 #MASK=0x200000
ECanaRegs.CANRMP.bit.RMP22 0x600C %B32 #MASK=0x400000
ECanaRegs.CANRMP.bit.RMP23 0x600C %B32 #MASK=0x800000
ECanaRegs.CANRMP.bit.RMP24 0x600C %B32 #MASK=0x1000000
ECanaRegs.CANRMP.bit.RMP25 0x600C %B32 #MASK=0x2000000
ECanaRegs.CANRMP.bit.RMP26 0x600C %B32 #MASK=0x4000000
ECanaRegs.CANRMP.bit.RMP27 0x600C %B32 #MASK=0x8000000
ECanaRegs.CANRMP.bit.RMP28 0x600C %B32 #MASK=0x10000000
ECanaRegs.CANRMP.bit.RMP29 0x600C %B32 #MASK=0x20000000
ECanaRegs.CANRMP.bit.RMP3 0x600C %B32 #MASK=0x8
ECanaRegs.CANRMP.bit.RMP30 0x600C %B32 #MASK=0x40000000
ECanaRegs.CANRMP.bit.RMP31 0x600C %B32 #MASK=0x80000000
ECanaRegs.CANRMP.bit.RMP4 0x600C %B32 #MASK=0x10
ECanaRegs.CANRMP.bit.RMP5 0x600C %B32 #MASK=0x20
ECanaRegs.CANRMP.bit.RMP6 0x600C %B32 #MASK=0x40
ECanaRegs.CANRMP.bit.RMP7 0x600C %B32 #MASK=0x80
ECanaRegs.CANRMP.bit.RMP8 0x600C %B32 #MASK=0x100
ECanaRegs.CANRMP.bit.RMP9 0x600C %B32 #MASK=0x200
ECanaRegs.CANTA.all 0x6008 %U32 #Unsigned
ECanaRegs.CANTA.bit.TA0 0x6008 %B32 #MASK=0x1
ECanaRegs.CANTA.bit.TA1 0x6008 %B32 #MASK=0x2
ECanaRegs.CANTA.bit.TA10 0x6008 %B32 #MASK=0x400
ECanaRegs.CANTA.bit.TA11 0x6008 %B32 #MASK=0x800
ECanaRegs.CANTA.bit.TA12 0x6008 %B32 #MASK=0x1000
ECanaRegs.CANTA.bit.TA13 0x6008 %B32 #MASK=0x2000
ECanaRegs.CANTA.bit.TA14 0x6008 %B32 #MASK=0x4000
ECanaRegs.CANTA.bit.TA15 0x6008 %B32 #MASK=0x8000
ECanaRegs.CANTA.bit.TA16 0x6008 %B32 #MASK=0x10000
ECanaRegs.CANTA.bit.TA17 0x6008 %B32 #MASK=0x20000
ECanaRegs.CANTA.bit.TA18 0x6008 %B32 #MASK=0x40000
ECanaRegs.CANTA.bit.TA19 0x6008 %B32 #MASK=0x80000
ECanaRegs.CANTA.bit.TA2 0x6008 %B32 #MASK=0x4
ECanaRegs.CANTA.bit.TA20 0x6008 %B32 #MASK=0x100000
ECanaRegs.CANTA.bit.TA21 0x6008 %B32 #MASK=0x200000
ECanaRegs.CANTA.bit.TA22 0x6008 %B32 #MASK=0x400000
ECanaRegs.CANTA.bit.TA23 0x6008 %B32 #MASK=0x800000
ECanaRegs.CANTA.bit.TA24 0x6008 %B32 #MASK=0x1000000
ECanaRegs.CANTA.bit.TA25 0x6008 %B32 #MASK=0x2000000
ECanaRegs.CANTA.bit.TA26 0x6008 %B32 #MASK=0x4000000
ECanaRegs.CANTA.bit.TA27 0x6008 %B32 #MASK=0x8000000
ECanaRegs.CANTA.bit.TA28 0x6008 %B32 #MASK=0x10000000
ECanaRegs.CANTA.bit.TA29 0x6008 %B32 #MASK=0x20000000
ECanaRegs.CANTA.bit.TA3 0x6008 %B32 #MASK=0x8
ECanaRegs.CANTA.bit.TA30 0x6008 %B32 #MASK=0x40000000
ECanaRegs.CANTA.bit.TA31 0x6008 %B32 #MASK=0x80000000
ECanaRegs.CANTA.bit.TA4 0x6008 %B32 #MASK=0x10
ECanaRegs.CANTA.bit.TA5 0x6008 %B32 #MASK=0x20
ECanaRegs.CANTA.bit.TA6 0x6008 %B32 #MASK=0x40
ECanaRegs.CANTA.bit.TA7 0x6008 %B32 #MASK=0x80
ECanaRegs.CANTA.bit.TA8 0x6008 %B32 #MASK=0x100
ECanaRegs.CANTA.bit.TA9 0x6008 %B32 #MASK=0x200
ECanaRegs.CANTEC.all 0x601A %U32 #Unsigned
ECanaRegs.CANTEC.bit.rsvd1 0x601A %B32 #MASK=0xFF00
ECanaRegs.CANTEC.bit.rsvd2 0x601A %B32 #MASK=0xFFFF0000
ECanaRegs.CANTEC.bit.TEC 0x601A %B32 #MASK=0xFF
ECanaRegs.CANTIOC.all 0x602A %U32 #Unsigned
ECanaRegs.CANTIOC.bit.rsvd1 0x602A %B32 #MASK=0x7
ECanaRegs.CANTIOC.bit.rsvd2 0x602A %B32 #MASK=0xFFF0
ECanaRegs.CANTIOC.bit.rsvd3 0x602A %B32 #MASK=0xFFFF0000
ECanaRegs.CANTIOC.bit.TXFUNC 0x602A %B32 #MASK=0x8
ECanaRegs.CANTOC.all 0x6030 %U32 #Unsigned
ECanaRegs.CANTOC.bit.TOC0 0x6030 %B32 #MASK=0x1
ECanaRegs.CANTOC.bit.TOC1 0x6030 %B32 #MASK=0x2
ECanaRegs.CANTOC.bit.TOC10 0x6030 %B32 #MASK=0x400
ECanaRegs.CANTOC.bit.TOC11 0x6030 %B32 #MASK=0x800
ECanaRegs.CANTOC.bit.TOC12 0x6030 %B32 #MASK=0x1000
ECanaRegs.CANTOC.bit.TOC13 0x6030 %B32 #MASK=0x2000
ECanaRegs.CANTOC.bit.TOC14 0x6030 %B32 #MASK=0x4000
ECanaRegs.CANTOC.bit.TOC15 0x6030 %B32 #MASK=0x8000
ECanaRegs.CANTOC.bit.TOC16 0x6030 %B32 #MASK=0x10000
ECanaRegs.CANTOC.bit.TOC17 0x6030 %B32 #MASK=0x20000
ECanaRegs.CANTOC.bit.TOC18 0x6030 %B32 #MASK=0x40000
ECanaRegs.CANTOC.bit.TOC19 0x6030 %B32 #MASK=0x80000
ECanaRegs.CANTOC.bit.TOC2 0x6030 %B32 #MASK=0x4
ECanaRegs.CANTOC.bit.TOC20 0x6030 %B32 #MASK=0x100000
ECanaRegs.CANTOC.bit.TOC21 0x6030 %B32 #MASK=0x200000
ECanaRegs.CANTOC.bit.TOC22 0x6030 %B32 #MASK=0x400000
ECanaRegs.CANTOC.bit.TOC23 0x6030 %B32 #MASK=0x800000
ECanaRegs.CANTOC.bit.TOC24 0x6030 %B32 #MASK=0x1000000
ECanaRegs.CANTOC.bit.TOC25 0x6030 %B32 #MASK=0x2000000
ECanaRegs.CANTOC.bit.TOC26 0x6030 %B32 #MASK=0x4000000
ECanaRegs.CANTOC.bit.TOC27 0x6030 %B32 #MASK=0x8000000
ECanaRegs.CANTOC.bit.TOC28 0x6030 %B32 #MASK=0x10000000
ECanaRegs.CANTOC.bit.TOC29 0x6030 %B32 #MASK=0x20000000
ECanaRegs.CANTOC.bit.TOC3 0x6030 %B32 #MASK=0x8
ECanaRegs.CANTOC.bit.TOC30 0x6030 %B32 #MASK=0x40000000
ECanaRegs.CANTOC.bit.TOC31 0x6030 %B32 #MASK=0x80000000
ECanaRegs.CANTOC.bit.TOC4 0x6030 %B32 #MASK=0x10
ECanaRegs.CANTOC.bit.TOC5 0x6030 %B32 #MASK=0x20
ECanaRegs.CANTOC.bit.TOC6 0x6030 %B32 #MASK=0x40
ECanaRegs.CANTOC.bit.TOC7 0x6030 %B32 #MASK=0x80
ECanaRegs.CANTOC.bit.TOC8 0x6030 %B32 #MASK=0x100
ECanaRegs.CANTOC.bit.TOC9 0x6030 %B32 #MASK=0x200
ECanaRegs.CANTOS.all 0x6032 %U32 #Unsigned
ECanaRegs.CANTOS.bit.TOS0 0x6032 %B32 #MASK=0x1
ECanaRegs.CANTOS.bit.TOS1 0x6032 %B32 #MASK=0x2
ECanaRegs.CANTOS.bit.TOS10 0x6032 %B32 #MASK=0x400
ECanaRegs.CANTOS.bit.TOS11 0x6032 %B32 #MASK=0x800
ECanaRegs.CANTOS.bit.TOS12 0x6032 %B32 #MASK=0x1000
ECanaRegs.CANTOS.bit.TOS13 0x6032 %B32 #MASK=0x2000
ECanaRegs.CANTOS.bit.TOS14 0x6032 %B32 #MASK=0x4000
ECanaRegs.CANTOS.bit.TOS15 0x6032 %B32 #MASK=0x8000
ECanaRegs.CANTOS.bit.TOS16 0x6032 %B32 #MASK=0x10000
ECanaRegs.CANTOS.bit.TOS17 0x6032 %B32 #MASK=0x20000
ECanaRegs.CANTOS.bit.TOS18 0x6032 %B32 #MASK=0x40000
ECanaRegs.CANTOS.bit.TOS19 0x6032 %B32 #MASK=0x80000
ECanaRegs.CANTOS.bit.TOS2 0x6032 %B32 #MASK=0x4
ECanaRegs.CANTOS.bit.TOS20 0x6032 %B32 #MASK=0x100000
ECanaRegs.CANTOS.bit.TOS21 0x6032 %B32 #MASK=0x200000
ECanaRegs.CANTOS.bit.TOS22 0x6032 %B32 #MASK=0x400000
ECanaRegs.CANTOS.bit.TOS23 0x6032 %B32 #MASK=0x800000
ECanaRegs.CANTOS.bit.TOS24 0x6032 %B32 #MASK=0x1000000
ECanaRegs.CANTOS.bit.TOS25 0x6032 %B32 #MASK=0x2000000
ECanaRegs.CANTOS.bit.TOS26 0x6032 %B32 #MASK=0x4000000
ECanaRegs.CANTOS.bit.TOS27 0x6032 %B32 #MASK=0x8000000
ECanaRegs.CANTOS.bit.TOS28 0x6032 %B32 #MASK=0x10000000
ECanaRegs.CANTOS.bit.TOS29 0x6032 %B32 #MASK=0x20000000
ECanaRegs.CANTOS.bit.TOS3 0x6032 %B32 #MASK=0x8
ECanaRegs.CANTOS.bit.TOS30 0x6032 %B32 #MASK=0x40000000
ECanaRegs.CANTOS.bit.TOS31 0x6032 %B32 #MASK=0x80000000
ECanaRegs.CANTOS.bit.TOS4 0x6032 %B32 #MASK=0x10
ECanaRegs.CANTOS.bit.TOS5 0x6032 %B32 #MASK=0x20
ECanaRegs.CANTOS.bit.TOS6 0x6032 %B32 #MASK=0x40
ECanaRegs.CANTOS.bit.TOS7 0x6032 %B32 #MASK=0x80
ECanaRegs.CANTOS.bit.TOS8 0x6032 %B32 #MASK=0x100
ECanaRegs.CANTOS.bit.TOS9 0x6032 %B32 #MASK=0x200
ECanaRegs.CANTRR.all 0x6006 %U32 #Unsigned
ECanaRegs.CANTRR.bit.TRR0 0x6006 %B32 #MASK=0x1
ECanaRegs.CANTRR.bit.TRR1 0x6006 %B32 #MASK=0x2
ECanaRegs.CANTRR.bit.TRR10 0x6006 %B32 #MASK=0x400
ECanaRegs.CANTRR.bit.TRR11 0x6006 %B32 #MASK=0x800
ECanaRegs.CANTRR.bit.TRR12 0x6006 %B32 #MASK=0x1000
ECanaRegs.CANTRR.bit.TRR13 0x6006 %B32 #MASK=0x2000
ECanaRegs.CANTRR.bit.TRR14 0x6006 %B32 #MASK=0x4000
ECanaRegs.CANTRR.bit.TRR15 0x6006 %B32 #MASK=0x8000
ECanaRegs.CANTRR.bit.TRR16 0x6006 %B32 #MASK=0x10000
ECanaRegs.CANTRR.bit.TRR17 0x6006 %B32 #MASK=0x20000
ECanaRegs.CANTRR.bit.TRR18 0x6006 %B32 #MASK=0x40000
ECanaRegs.CANTRR.bit.TRR19 0x6006 %B32 #MASK=0x80000
ECanaRegs.CANTRR.bit.TRR2 0x6006 %B32 #MASK=0x4
ECanaRegs.CANTRR.bit.TRR20 0x6006 %B32 #MASK=0x100000
ECanaRegs.CANTRR.bit.TRR21 0x6006 %B32 #MASK=0x200000
ECanaRegs.CANTRR.bit.TRR22 0x6006 %B32 #MASK=0x400000
ECanaRegs.CANTRR.bit.TRR23 0x6006 %B32 #MASK=0x800000
ECanaRegs.CANTRR.bit.TRR24 0x6006 %B32 #MASK=0x1000000
ECanaRegs.CANTRR.bit.TRR25 0x6006 %B32 #MASK=0x2000000
ECanaRegs.CANTRR.bit.TRR26 0x6006 %B32 #MASK=0x4000000
ECanaRegs.CANTRR.bit.TRR27 0x6006 %B32 #MASK=0x8000000
ECanaRegs.CANTRR.bit.TRR28 0x6006 %B32 #MASK=0x10000000
ECanaRegs.CANTRR.bit.TRR29 0x6006 %B32 #MASK=0x20000000
ECanaRegs.CANTRR.bit.TRR3 0x6006 %B32 #MASK=0x8
ECanaRegs.CANTRR.bit.TRR30 0x6006 %B32 #MASK=0x40000000
ECanaRegs.CANTRR.bit.TRR31 0x6006 %B32 #MASK=0x80000000
ECanaRegs.CANTRR.bit.TRR4 0x6006 %B32 #MASK=0x10
ECanaRegs.CANTRR.bit.TRR5 0x6006 %B32 #MASK=0x20
ECanaRegs.CANTRR.bit.TRR6 0x6006 %B32 #MASK=0x40
ECanaRegs.CANTRR.bit.TRR7 0x6006 %B32 #MASK=0x80
ECanaRegs.CANTRR.bit.TRR8 0x6006 %B32 #MASK=0x100
ECanaRegs.CANTRR.bit.TRR9 0x6006 %B32 #MASK=0x200
ECanaRegs.CANTRS.all 0x6004 %U32 #Unsigned
ECanaRegs.CANTRS.bit.TRS0 0x6004 %B32 #MASK=0x1
ECanaRegs.CANTRS.bit.TRS1 0x6004 %B32 #MASK=0x2
ECanaRegs.CANTRS.bit.TRS10 0x6004 %B32 #MASK=0x400
ECanaRegs.CANTRS.bit.TRS11 0x6004 %B32 #MASK=0x800
ECanaRegs.CANTRS.bit.TRS12 0x6004 %B32 #MASK=0x1000
ECanaRegs.CANTRS.bit.TRS13 0x6004 %B32 #MASK=0x2000
ECanaRegs.CANTRS.bit.TRS14 0x6004 %B32 #MASK=0x4000
ECanaRegs.CANTRS.bit.TRS15 0x6004 %B32 #MASK=0x8000
ECanaRegs.CANTRS.bit.TRS16 0x6004 %B32 #MASK=0x10000
ECanaRegs.CANTRS.bit.TRS17 0x6004 %B32 #MASK=0x20000
ECanaRegs.CANTRS.bit.TRS18 0x6004 %B32 #MASK=0x40000
ECanaRegs.CANTRS.bit.TRS19 0x6004 %B32 #MASK=0x80000
ECanaRegs.CANTRS.bit.TRS2 0x6004 %B32 #MASK=0x4
ECanaRegs.CANTRS.bit.TRS20 0x6004 %B32 #MASK=0x100000
ECanaRegs.CANTRS.bit.TRS21 0x6004 %B32 #MASK=0x200000
ECanaRegs.CANTRS.bit.TRS22 0x6004 %B32 #MASK=0x400000
ECanaRegs.CANTRS.bit.TRS23 0x6004 %B32 #MASK=0x800000
ECanaRegs.CANTRS.bit.TRS24 0x6004 %B32 #MASK=0x1000000
ECanaRegs.CANTRS.bit.TRS25 0x6004 %B32 #MASK=0x2000000
ECanaRegs.CANTRS.bit.TRS26 0x6004 %B32 #MASK=0x4000000
ECanaRegs.CANTRS.bit.TRS27 0x6004 %B32 #MASK=0x8000000
ECanaRegs.CANTRS.bit.TRS28 0x6004 %B32 #MASK=0x10000000
ECanaRegs.CANTRS.bit.TRS29 0x6004 %B32 #MASK=0x20000000
ECanaRegs.CANTRS.bit.TRS3 0x6004 %B32 #MASK=0x8
ECanaRegs.CANTRS.bit.TRS30 0x6004 %B32 #MASK=0x40000000
ECanaRegs.CANTRS.bit.TRS31 0x6004 %B32 #MASK=0x80000000
ECanaRegs.CANTRS.bit.TRS4 0x6004 %B32 #MASK=0x10
ECanaRegs.CANTRS.bit.TRS5 0x6004 %B32 #MASK=0x20
ECanaRegs.CANTRS.bit.TRS6 0x6004 %B32 #MASK=0x40
ECanaRegs.CANTRS.bit.TRS7 0x6004 %B32 #MASK=0x80
ECanaRegs.CANTRS.bit.TRS8 0x6004 %B32 #MASK=0x100
ECanaRegs.CANTRS.bit.TRS9 0x6004 %B32 #MASK=0x200
ECanaRegs.CANTSC 0x602E %U32 #Unsigned
ECap1Regs.CAP1 0x6A04 %U32 #Unsigned
ECap1Regs.CAP2 0x6A06 %U32 #Unsigned
ECap1Regs.CAP3 0x6A08 %U32 #Unsigned
ECap1Regs.CAP4 0x6A0A %U32 #Unsigned
ECap1Regs.CTRPHS 0x6A02 %U32 #Unsigned
ECap1Regs.ECCLR.all 0x6A18 %U16 #Unsigned
ECap1Regs.ECCLR.bit.CEVT1 0x6A18 %B16 #MASK=0x2
ECap1Regs.ECCLR.bit.CEVT2 0x6A18 %B16 #MASK=0x4
ECap1Regs.ECCLR.bit.CEVT3 0x6A18 %B16 #MASK=0x8
ECap1Regs.ECCLR.bit.CEVT4 0x6A18 %B16 #MASK=0x10
ECap1Regs.ECCLR.bit.CTR_EQ_CMP 0x6A18 %B16 #MASK=0x80
ECap1Regs.ECCLR.bit.CTR_EQ_PRD 0x6A18 %B16 #MASK=0x40
ECap1Regs.ECCLR.bit.CTROVF 0x6A18 %B16 #MASK=0x20
ECap1Regs.ECCLR.bit.INT 0x6A18 %B16 #MASK=0x1
ECap1Regs.ECCLR.bit.rsvd1 0x6A18 %B16 #MASK=0xFF00
ECap1Regs.ECCTL1.all 0x6A14 %U16 #Unsigned
ECap1Regs.ECCTL1.bit.CAP1POL 0x6A14 %B16 #MASK=0x1
ECap1Regs.ECCTL1.bit.CAP2POL 0x6A14 %B16 #MASK=0x4
ECap1Regs.ECCTL1.bit.CAP3POL 0x6A14 %B16 #MASK=0x10
ECap1Regs.ECCTL1.bit.CAP4POL 0x6A14 %B16 #MASK=0x40
ECap1Regs.ECCTL1.bit.CAPLDEN 0x6A14 %B16 #MASK=0x100
ECap1Regs.ECCTL1.bit.CTRRST1 0x6A14 %B16 #MASK=0x2
ECap1Regs.ECCTL1.bit.CTRRST2 0x6A14 %B16 #MASK=0x8
ECap1Regs.ECCTL1.bit.CTRRST3 0x6A14 %B16 #MASK=0x20
ECap1Regs.ECCTL1.bit.CTRRST4 0x6A14 %B16 #MASK=0x80
ECap1Regs.ECCTL1.bit.FREE_SOFT 0x6A14 %B16 #MASK=0xC000
ECap1Regs.ECCTL1.bit.PRESCALE 0x6A14 %B16 #MASK=0x3E00
ECap1Regs.ECCTL2.all 0x6A15 %U16 #Unsigned
ECap1Regs.ECCTL2.bit.APWMPOL 0x6A15 %B16 #MASK=0x400
ECap1Regs.ECCTL2.bit.CAP_APWM 0x6A15 %B16 #MASK=0x200
ECap1Regs.ECCTL2.bit.CONT_ONESHT 0x6A15 %B16 #MASK=0x1
ECap1Regs.ECCTL2.bit.REARM 0x6A15 %B16 #MASK=0x8
ECap1Regs.ECCTL2.bit.rsvd1 0x6A15 %B16 #MASK=0xF800
ECap1Regs.ECCTL2.bit.STOP_WRAP 0x6A15 %B16 #MASK=0x6
ECap1Regs.ECCTL2.bit.SWSYNC 0x6A15 %B16 #MASK=0x100
ECap1Regs.ECCTL2.bit.SYNCI_EN 0x6A15 %B16 #MASK=0x20
ECap1Regs.ECCTL2.bit.SYNCO_SEL 0x6A15 %B16 #MASK=0xC0
ECap1Regs.ECCTL2.bit.TSCTRSTOP 0x6A15 %B16 #MASK=0x10
ECap1Regs.ECEINT.all 0x6A16 %U16 #Unsigned
ECap1Regs.ECEINT.bit.CEVT1 0x6A16 %B16 #MASK=0x2
ECap1Regs.ECEINT.bit.CEVT2 0x6A16 %B16 #MASK=0x4
ECap1Regs.ECEINT.bit.CEVT3 0x6A16 %B16 #MASK=0x8
ECap1Regs.ECEINT.bit.CEVT4 0x6A16 %B16 #MASK=0x10
ECap1Regs.ECEINT.bit.CTR_EQ_CMP 0x6A16 %B16 #MASK=0x80
ECap1Regs.ECEINT.bit.CTR_EQ_PRD 0x6A16 %B16 #MASK=0x40
ECap1Regs.ECEINT.bit.CTROVF 0x6A16 %B16 #MASK=0x20
ECap1Regs.ECEINT.bit.rsvd1 0x6A16 %B16 #MASK=0x1
ECap1Regs.ECEINT.bit.rsvd2 0x6A16 %B16 #MASK=0xFF00
ECap1Regs.ECFLG.all 0x6A17 %U16 #Unsigned
ECap1Regs.ECFLG.bit.CEVT1 0x6A17 %B16 #MASK=0x2
ECap1Regs.ECFLG.bit.CEVT2 0x6A17 %B16 #MASK=0x4
ECap1Regs.ECFLG.bit.CEVT3 0x6A17 %B16 #MASK=0x8
ECap1Regs.ECFLG.bit.CEVT4 0x6A17 %B16 #MASK=0x10
ECap1Regs.ECFLG.bit.CTR_EQ_CMP 0x6A17 %B16 #MASK=0x80
ECap1Regs.ECFLG.bit.CTR_EQ_PRD 0x6A17 %B16 #MASK=0x40
ECap1Regs.ECFLG.bit.CTROVF 0x6A17 %B16 #MASK=0x20
ECap1Regs.ECFLG.bit.INT 0x6A17 %B16 #MASK=0x1
ECap1Regs.ECFLG.bit.rsvd1 0x6A17 %B16 #MASK=0xFF00
ECap1Regs.ECFRC.all 0x6A19 %U16 #Unsigned
ECap1Regs.ECFRC.bit.CEVT1 0x6A19 %B16 #MASK=0x2
ECap1Regs.ECFRC.bit.CEVT2 0x6A19 %B16 #MASK=0x4
ECap1Regs.ECFRC.bit.CEVT3 0x6A19 %B16 #MASK=0x8
ECap1Regs.ECFRC.bit.CEVT4 0x6A19 %B16 #MASK=0x10
ECap1Regs.ECFRC.bit.CTR_EQ_CMP 0x6A19 %B16 #MASK=0x80
ECap1Regs.ECFRC.bit.CTR_EQ_PRD 0x6A19 %B16 #MASK=0x40
ECap1Regs.ECFRC.bit.CTROVF 0x6A19 %B16 #MASK=0x20
ECap1Regs.ECFRC.bit.rsvd1 0x6A19 %B16 #MASK=0x1
ECap1Regs.ECFRC.bit.rsvd2 0x6A19 %B16 #MASK=0xFF00
ECap1Regs.rsvd1[0] 0x6A0C %U16 #Unsigned
ECap1Regs.rsvd1[1] 0x6A0D %U16 #Unsigned
ECap1Regs.rsvd1[2] 0x6A0E %U16 #Unsigned
ECap1Regs.rsvd1[3] 0x6A0F %U16 #Unsigned
ECap1Regs.rsvd1[4] 0x6A10 %U16 #Unsigned
ECap1Regs.rsvd1[5] 0x6A11 %U16 #Unsigned
ECap1Regs.rsvd1[6] 0x6A12 %U16 #Unsigned
ECap1Regs.rsvd1[7] 0x6A13 %U16 #Unsigned
ECap1Regs.rsvd2[0] 0x6A1A %U16 #Unsigned
ECap1Regs.rsvd2[1] 0x6A1B %U16 #Unsigned
ECap1Regs.rsvd2[2] 0x6A1C %U16 #Unsigned
ECap1Regs.rsvd2[3] 0x6A1D %U16 #Unsigned
ECap1Regs.rsvd2[4] 0x6A1E %U16 #Unsigned
ECap1Regs.rsvd2[5] 0x6A1F %U16 #Unsigned
ECap1Regs.TSCTR 0x6A00 %U32 #Unsigned
ECap2Regs.CAP1 0x6A24 %U32 #Unsigned
ECap2Regs.CAP2 0x6A26 %U32 #Unsigned
ECap2Regs.CAP3 0x6A28 %U32 #Unsigned
ECap2Regs.CAP4 0x6A2A %U32 #Unsigned
ECap2Regs.CTRPHS 0x6A22 %U32 #Unsigned
ECap2Regs.ECCLR.all 0x6A38 %U16 #Unsigned
ECap2Regs.ECCLR.bit.CEVT1 0x6A38 %B16 #MASK=0x2
ECap2Regs.ECCLR.bit.CEVT2 0x6A38 %B16 #MASK=0x4
ECap2Regs.ECCLR.bit.CEVT3 0x6A38 %B16 #MASK=0x8
ECap2Regs.ECCLR.bit.CEVT4 0x6A38 %B16 #MASK=0x10
ECap2Regs.ECCLR.bit.CTR_EQ_CMP 0x6A38 %B16 #MASK=0x80
ECap2Regs.ECCLR.bit.CTR_EQ_PRD 0x6A38 %B16 #MASK=0x40
ECap2Regs.ECCLR.bit.CTROVF 0x6A38 %B16 #MASK=0x20
ECap2Regs.ECCLR.bit.INT 0x6A38 %B16 #MASK=0x1
ECap2Regs.ECCLR.bit.rsvd1 0x6A38 %B16 #MASK=0xFF00
ECap2Regs.ECCTL1.all 0x6A34 %U16 #Unsigned
ECap2Regs.ECCTL1.bit.CAP1POL 0x6A34 %B16 #MASK=0x1
ECap2Regs.ECCTL1.bit.CAP2POL 0x6A34 %B16 #MASK=0x4
ECap2Regs.ECCTL1.bit.CAP3POL 0x6A34 %B16 #MASK=0x10
ECap2Regs.ECCTL1.bit.CAP4POL 0x6A34 %B16 #MASK=0x40
ECap2Regs.ECCTL1.bit.CAPLDEN 0x6A34 %B16 #MASK=0x100
ECap2Regs.ECCTL1.bit.CTRRST1 0x6A34 %B16 #MASK=0x2
ECap2Regs.ECCTL1.bit.CTRRST2 0x6A34 %B16 #MASK=0x8
ECap2Regs.ECCTL1.bit.CTRRST3 0x6A34 %B16 #MASK=0x20
ECap2Regs.ECCTL1.bit.CTRRST4 0x6A34 %B16 #MASK=0x80
ECap2Regs.ECCTL1.bit.FREE_SOFT 0x6A34 %B16 #MASK=0xC000
ECap2Regs.ECCTL1.bit.PRESCALE 0x6A34 %B16 #MASK=0x3E00
ECap2Regs.ECCTL2.all 0x6A35 %U16 #Unsigned
ECap2Regs.ECCTL2.bit.APWMPOL 0x6A35 %B16 #MASK=0x400
ECap2Regs.ECCTL2.bit.CAP_APWM 0x6A35 %B16 #MASK=0x200
ECap2Regs.ECCTL2.bit.CONT_ONESHT 0x6A35 %B16 #MASK=0x1
ECap2Regs.ECCTL2.bit.REARM 0x6A35 %B16 #MASK=0x8
ECap2Regs.ECCTL2.bit.rsvd1 0x6A35 %B16 #MASK=0xF800
ECap2Regs.ECCTL2.bit.STOP_WRAP 0x6A35 %B16 #MASK=0x6
ECap2Regs.ECCTL2.bit.SWSYNC 0x6A35 %B16 #MASK=0x100
ECap2Regs.ECCTL2.bit.SYNCI_EN 0x6A35 %B16 #MASK=0x20
ECap2Regs.ECCTL2.bit.SYNCO_SEL 0x6A35 %B16 #MASK=0xC0
ECap2Regs.ECCTL2.bit.TSCTRSTOP 0x6A35 %B16 #MASK=0x10
ECap2Regs.ECEINT.all 0x6A36 %U16 #Unsigned
ECap2Regs.ECEINT.bit.CEVT1 0x6A36 %B16 #MASK=0x2
ECap2Regs.ECEINT.bit.CEVT2 0x6A36 %B16 #MASK=0x4
ECap2Regs.ECEINT.bit.CEVT3 0x6A36 %B16 #MASK=0x8
ECap2Regs.ECEINT.bit.CEVT4 0x6A36 %B16 #MASK=0x10
ECap2Regs.ECEINT.bit.CTR_EQ_CMP 0x6A36 %B16 #MASK=0x80
ECap2Regs.ECEINT.bit.CTR_EQ_PRD 0x6A36 %B16 #MASK=0x40
ECap2Regs.ECEINT.bit.CTROVF 0x6A36 %B16 #MASK=0x20
ECap2Regs.ECEINT.bit.rsvd1 0x6A36 %B16 #MASK=0x1
ECap2Regs.ECEINT.bit.rsvd2 0x6A36 %B16 #MASK=0xFF00
ECap2Regs.ECFLG.all 0x6A37 %U16 #Unsigned
ECap2Regs.ECFLG.bit.CEVT1 0x6A37 %B16 #MASK=0x2
ECap2Regs.ECFLG.bit.CEVT2 0x6A37 %B16 #MASK=0x4
ECap2Regs.ECFLG.bit.CEVT3 0x6A37 %B16 #MASK=0x8
ECap2Regs.ECFLG.bit.CEVT4 0x6A37 %B16 #MASK=0x10
ECap2Regs.ECFLG.bit.CTR_EQ_CMP 0x6A37 %B16 #MASK=0x80
ECap2Regs.ECFLG.bit.CTR_EQ_PRD 0x6A37 %B16 #MASK=0x40
ECap2Regs.ECFLG.bit.CTROVF 0x6A37 %B16 #MASK=0x20
ECap2Regs.ECFLG.bit.INT 0x6A37 %B16 #MASK=0x1
ECap2Regs.ECFLG.bit.rsvd1 0x6A37 %B16 #MASK=0xFF00
ECap2Regs.ECFRC.all 0x6A39 %U16 #Unsigned
ECap2Regs.ECFRC.bit.CEVT1 0x6A39 %B16 #MASK=0x2
ECap2Regs.ECFRC.bit.CEVT2 0x6A39 %B16 #MASK=0x4
ECap2Regs.ECFRC.bit.CEVT3 0x6A39 %B16 #MASK=0x8
ECap2Regs.ECFRC.bit.CEVT4 0x6A39 %B16 #MASK=0x10
ECap2Regs.ECFRC.bit.CTR_EQ_CMP 0x6A39 %B16 #MASK=0x80
ECap2Regs.ECFRC.bit.CTR_EQ_PRD 0x6A39 %B16 #MASK=0x40
ECap2Regs.ECFRC.bit.CTROVF 0x6A39 %B16 #MASK=0x20
ECap2Regs.ECFRC.bit.rsvd1 0x6A39 %B16 #MASK=0x1
ECap2Regs.ECFRC.bit.rsvd2 0x6A39 %B16 #MASK=0xFF00
ECap2Regs.rsvd1[0] 0x6A2C %U16 #Unsigned
ECap2Regs.rsvd1[1] 0x6A2D %U16 #Unsigned
ECap2Regs.rsvd1[2] 0x6A2E %U16 #Unsigned
ECap2Regs.rsvd1[3] 0x6A2F %U16 #Unsigned
ECap2Regs.rsvd1[4] 0x6A30 %U16 #Unsigned
ECap2Regs.rsvd1[5] 0x6A31 %U16 #Unsigned
ECap2Regs.rsvd1[6] 0x6A32 %U16 #Unsigned
ECap2Regs.rsvd1[7] 0x6A33 %U16 #Unsigned
ECap2Regs.rsvd2[0] 0x6A3A %U16 #Unsigned
ECap2Regs.rsvd2[1] 0x6A3B %U16 #Unsigned
ECap2Regs.rsvd2[2] 0x6A3C %U16 #Unsigned
ECap2Regs.rsvd2[3] 0x6A3D %U16 #Unsigned
ECap2Regs.rsvd2[4] 0x6A3E %U16 #Unsigned
ECap2Regs.rsvd2[5] 0x6A3F %U16 #Unsigned
ECap2Regs.TSCTR 0x6A20 %U32 #Unsigned
ECap3Regs.CAP1 0x6A44 %U32 #Unsigned
ECap3Regs.CAP2 0x6A46 %U32 #Unsigned
ECap3Regs.CAP3 0x6A48 %U32 #Unsigned
ECap3Regs.CAP4 0x6A4A %U32 #Unsigned
ECap3Regs.CTRPHS 0x6A42 %U32 #Unsigned
ECap3Regs.ECCLR.all 0x6A58 %U16 #Unsigned
ECap3Regs.ECCLR.bit.CEVT1 0x6A58 %B16 #MASK=0x2
ECap3Regs.ECCLR.bit.CEVT2 0x6A58 %B16 #MASK=0x4
ECap3Regs.ECCLR.bit.CEVT3 0x6A58 %B16 #MASK=0x8
ECap3Regs.ECCLR.bit.CEVT4 0x6A58 %B16 #MASK=0x10
ECap3Regs.ECCLR.bit.CTR_EQ_CMP 0x6A58 %B16 #MASK=0x80
ECap3Regs.ECCLR.bit.CTR_EQ_PRD 0x6A58 %B16 #MASK=0x40
ECap3Regs.ECCLR.bit.CTROVF 0x6A58 %B16 #MASK=0x20
ECap3Regs.ECCLR.bit.INT 0x6A58 %B16 #MASK=0x1
ECap3Regs.ECCLR.bit.rsvd1 0x6A58 %B16 #MASK=0xFF00
ECap3Regs.ECCTL1.all 0x6A54 %U16 #Unsigned
ECap3Regs.ECCTL1.bit.CAP1POL 0x6A54 %B16 #MASK=0x1
ECap3Regs.ECCTL1.bit.CAP2POL 0x6A54 %B16 #MASK=0x4
ECap3Regs.ECCTL1.bit.CAP3POL 0x6A54 %B16 #MASK=0x10
ECap3Regs.ECCTL1.bit.CAP4POL 0x6A54 %B16 #MASK=0x40
ECap3Regs.ECCTL1.bit.CAPLDEN 0x6A54 %B16 #MASK=0x100
ECap3Regs.ECCTL1.bit.CTRRST1 0x6A54 %B16 #MASK=0x2
ECap3Regs.ECCTL1.bit.CTRRST2 0x6A54 %B16 #MASK=0x8
ECap3Regs.ECCTL1.bit.CTRRST3 0x6A54 %B16 #MASK=0x20
ECap3Regs.ECCTL1.bit.CTRRST4 0x6A54 %B16 #MASK=0x80
ECap3Regs.ECCTL1.bit.FREE_SOFT 0x6A54 %B16 #MASK=0xC000
ECap3Regs.ECCTL1.bit.PRESCALE 0x6A54 %B16 #MASK=0x3E00
ECap3Regs.ECCTL2.all 0x6A55 %U16 #Unsigned
ECap3Regs.ECCTL2.bit.APWMPOL 0x6A55 %B16 #MASK=0x400
ECap3Regs.ECCTL2.bit.CAP_APWM 0x6A55 %B16 #MASK=0x200
ECap3Regs.ECCTL2.bit.CONT_ONESHT 0x6A55 %B16 #MASK=0x1
ECap3Regs.ECCTL2.bit.REARM 0x6A55 %B16 #MASK=0x8
ECap3Regs.ECCTL2.bit.rsvd1 0x6A55 %B16 #MASK=0xF800
ECap3Regs.ECCTL2.bit.STOP_WRAP 0x6A55 %B16 #MASK=0x6
ECap3Regs.ECCTL2.bit.SWSYNC 0x6A55 %B16 #MASK=0x100
ECap3Regs.ECCTL2.bit.SYNCI_EN 0x6A55 %B16 #MASK=0x20
ECap3Regs.ECCTL2.bit.SYNCO_SEL 0x6A55 %B16 #MASK=0xC0
ECap3Regs.ECCTL2.bit.TSCTRSTOP 0x6A55 %B16 #MASK=0x10
ECap3Regs.ECEINT.all 0x6A56 %U16 #Unsigned
ECap3Regs.ECEINT.bit.CEVT1 0x6A56 %B16 #MASK=0x2
ECap3Regs.ECEINT.bit.CEVT2 0x6A56 %B16 #MASK=0x4
ECap3Regs.ECEINT.bit.CEVT3 0x6A56 %B16 #MASK=0x8
ECap3Regs.ECEINT.bit.CEVT4 0x6A56 %B16 #MASK=0x10
ECap3Regs.ECEINT.bit.CTR_EQ_CMP 0x6A56 %B16 #MASK=0x80
ECap3Regs.ECEINT.bit.CTR_EQ_PRD 0x6A56 %B16 #MASK=0x40
ECap3Regs.ECEINT.bit.CTROVF 0x6A56 %B16 #MASK=0x20
ECap3Regs.ECEINT.bit.rsvd1 0x6A56 %B16 #MASK=0x1
ECap3Regs.ECEINT.bit.rsvd2 0x6A56 %B16 #MASK=0xFF00
ECap3Regs.ECFLG.all 0x6A57 %U16 #Unsigned
ECap3Regs.ECFLG.bit.CEVT1 0x6A57 %B16 #MASK=0x2
ECap3Regs.ECFLG.bit.CEVT2 0x6A57 %B16 #MASK=0x4
ECap3Regs.ECFLG.bit.CEVT3 0x6A57 %B16 #MASK=0x8
ECap3Regs.ECFLG.bit.CEVT4 0x6A57 %B16 #MASK=0x10
ECap3Regs.ECFLG.bit.CTR_EQ_CMP 0x6A57 %B16 #MASK=0x80
ECap3Regs.ECFLG.bit.CTR_EQ_PRD 0x6A57 %B16 #MASK=0x40
ECap3Regs.ECFLG.bit.CTROVF 0x6A57 %B16 #MASK=0x20
ECap3Regs.ECFLG.bit.INT 0x6A57 %B16 #MASK=0x1
ECap3Regs.ECFLG.bit.rsvd1 0x6A57 %B16 #MASK=0xFF00
ECap3Regs.ECFRC.all 0x6A59 %U16 #Unsigned
ECap3Regs.ECFRC.bit.CEVT1 0x6A59 %B16 #MASK=0x2
ECap3Regs.ECFRC.bit.CEVT2 0x6A59 %B16 #MASK=0x4
ECap3Regs.ECFRC.bit.CEVT3 0x6A59 %B16 #MASK=0x8
ECap3Regs.ECFRC.bit.CEVT4 0x6A59 %B16 #MASK=0x10
ECap3Regs.ECFRC.bit.CTR_EQ_CMP 0x6A59 %B16 #MASK=0x80
ECap3Regs.ECFRC.bit.CTR_EQ_PRD 0x6A59 %B16 #MASK=0x40
ECap3Regs.ECFRC.bit.CTROVF 0x6A59 %B16 #MASK=0x20
ECap3Regs.ECFRC.bit.rsvd1 0x6A59 %B16 #MASK=0x1
ECap3Regs.ECFRC.bit.rsvd2 0x6A59 %B16 #MASK=0xFF00
ECap3Regs.rsvd1[0] 0x6A4C %U16 #Unsigned
ECap3Regs.rsvd1[1] 0x6A4D %U16 #Unsigned
ECap3Regs.rsvd1[2] 0x6A4E %U16 #Unsigned
ECap3Regs.rsvd1[3] 0x6A4F %U16 #Unsigned
ECap3Regs.rsvd1[4] 0x6A50 %U16 #Unsigned
ECap3Regs.rsvd1[5] 0x6A51 %U16 #Unsigned
ECap3Regs.rsvd1[6] 0x6A52 %U16 #Unsigned
ECap3Regs.rsvd1[7] 0x6A53 %U16 #Unsigned
ECap3Regs.rsvd2[0] 0x6A5A %U16 #Unsigned
ECap3Regs.rsvd2[1] 0x6A5B %U16 #Unsigned
ECap3Regs.rsvd2[2] 0x6A5C %U16 #Unsigned
ECap3Regs.rsvd2[3] 0x6A5D %U16 #Unsigned
ECap3Regs.rsvd2[4] 0x6A5E %U16 #Unsigned
ECap3Regs.rsvd2[5] 0x6A5F %U16 #Unsigned
ECap3Regs.TSCTR 0x6A40 %U32 #Unsigned
eh_idx 0xC602 %U32 #Unsigned
eh_push 0xC600 %UCHAR #Unsigned
eh_push_data[0] 0xC604 %UCHAR #Unsigned
eh_push_data[1] 0xC605 %UCHAR #Unsigned
eh_push_data[2] 0xC606 %UCHAR #Unsigned
eh_push_data[3] 0xC607 %UCHAR #Unsigned
eh_push_SM 0xC601 %U16 #Unsigned
EmuBMode 0x0D01 %U16 #Unsigned
EmuKey 0x0D00 %U16 #Unsigned
en_fl_bbx 0x3DA3DC %U16 #Unsigned
EPwm1Regs.AQCSFRC.all 0x680E %U16 #Unsigned
EPwm1Regs.AQCSFRC.bit.CSFA 0x680E %B16 #MASK=0x3
EPwm1Regs.AQCSFRC.bit.CSFB 0x680E %B16 #MASK=0xC
EPwm1Regs.AQCSFRC.bit.rsvd1 0x680E %B16 #MASK=0xFFF0
EPwm1Regs.AQCTLA.all 0x680B %U16 #Unsigned
EPwm1Regs.AQCTLA.bit.CAD 0x680B %B16 #MASK=0xC0
EPwm1Regs.AQCTLA.bit.CAU 0x680B %B16 #MASK=0x30
EPwm1Regs.AQCTLA.bit.CBD 0x680B %B16 #MASK=0xC00
EPwm1Regs.AQCTLA.bit.CBU 0x680B %B16 #MASK=0x300
EPwm1Regs.AQCTLA.bit.PRD 0x680B %B16 #MASK=0xC
EPwm1Regs.AQCTLA.bit.rsvd1 0x680B %B16 #MASK=0xF000
EPwm1Regs.AQCTLA.bit.ZRO 0x680B %B16 #MASK=0x3
EPwm1Regs.AQCTLB.all 0x680C %U16 #Unsigned
EPwm1Regs.AQCTLB.bit.CAD 0x680C %B16 #MASK=0xC0
EPwm1Regs.AQCTLB.bit.CAU 0x680C %B16 #MASK=0x30
EPwm1Regs.AQCTLB.bit.CBD 0x680C %B16 #MASK=0xC00
EPwm1Regs.AQCTLB.bit.CBU 0x680C %B16 #MASK=0x300
EPwm1Regs.AQCTLB.bit.PRD 0x680C %B16 #MASK=0xC
EPwm1Regs.AQCTLB.bit.rsvd1 0x680C %B16 #MASK=0xF000
EPwm1Regs.AQCTLB.bit.ZRO 0x680C %B16 #MASK=0x3
EPwm1Regs.AQSFRC.all 0x680D %U16 #Unsigned
EPwm1Regs.AQSFRC.bit.ACTSFA 0x680D %B16 #MASK=0x3
EPwm1Regs.AQSFRC.bit.ACTSFB 0x680D %B16 #MASK=0x18
EPwm1Regs.AQSFRC.bit.OTSFA 0x680D %B16 #MASK=0x4
EPwm1Regs.AQSFRC.bit.OTSFB 0x680D %B16 #MASK=0x20
EPwm1Regs.AQSFRC.bit.RLDCSF 0x680D %B16 #MASK=0xC0
EPwm1Regs.AQSFRC.bit.rsvd1 0x680D %B16 #MASK=0xFF00
EPwm1Regs.CMPA.all 0x6808 %U32 #Unsigned
EPwm1Regs.CMPA.half.CMPA 0x6809 %U16 #Unsigned
EPwm1Regs.CMPA.half.CMPAHR 0x6808 %U16 #Unsigned
EPwm1Regs.CMPAM.all 0x682C %U32 #Unsigned
EPwm1Regs.CMPAM.half.CMPA 0x682D %U16 #Unsigned
EPwm1Regs.CMPAM.half.CMPAHR 0x682C %U16 #Unsigned
EPwm1Regs.CMPB 0x680A %U16 #Unsigned
EPwm1Regs.CMPCTL.all 0x6807 %U16 #Unsigned
EPwm1Regs.CMPCTL.bit.LOADAMODE 0x6807 %B16 #MASK=0x3
EPwm1Regs.CMPCTL.bit.LOADBMODE 0x6807 %B16 #MASK=0xC
EPwm1Regs.CMPCTL.bit.rsvd1 0x6807 %B16 #MASK=0x20
EPwm1Regs.CMPCTL.bit.rsvd2 0x6807 %B16 #MASK=0x80
EPwm1Regs.CMPCTL.bit.rsvd3 0x6807 %B16 #MASK=0xFC00
EPwm1Regs.CMPCTL.bit.SHDWAFULL 0x6807 %B16 #MASK=0x100
EPwm1Regs.CMPCTL.bit.SHDWAMODE 0x6807 %B16 #MASK=0x10
EPwm1Regs.CMPCTL.bit.SHDWBFULL 0x6807 %B16 #MASK=0x200
EPwm1Regs.CMPCTL.bit.SHDWBMODE 0x6807 %B16 #MASK=0x40
EPwm1Regs.DBCTL.all 0x680F %U16 #Unsigned
EPwm1Regs.DBCTL.bit.HALFCYCLE 0x680F %B16 #MASK=0x8000
EPwm1Regs.DBCTL.bit.IN_MODE 0x680F %B16 #MASK=0x30
EPwm1Regs.DBCTL.bit.OUT_MODE 0x680F %B16 #MASK=0x3
EPwm1Regs.DBCTL.bit.POLSEL 0x680F %B16 #MASK=0xC
EPwm1Regs.DBCTL.bit.rsvd1 0x680F %B16 #MASK=0x7FC0
EPwm1Regs.DBFED 0x6811 %U16 #Unsigned
EPwm1Regs.DBRED 0x6810 %U16 #Unsigned
EPwm1Regs.DCACTL.all 0x6831 %U16 #Unsigned
EPwm1Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x6831 %B16 #MASK=0x2
EPwm1Regs.DCACTL.bit.EVT1SOCE 0x6831 %B16 #MASK=0x4
EPwm1Regs.DCACTL.bit.EVT1SRCSEL 0x6831 %B16 #MASK=0x1
EPwm1Regs.DCACTL.bit.EVT1SYNCE 0x6831 %B16 #MASK=0x8
EPwm1Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x6831 %B16 #MASK=0x200
EPwm1Regs.DCACTL.bit.EVT2SRCSEL 0x6831 %B16 #MASK=0x100
EPwm1Regs.DCACTL.bit.rsvd1 0x6831 %B16 #MASK=0xF0
EPwm1Regs.DCACTL.bit.rsvd2 0x6831 %B16 #MASK=0xFC00
EPwm1Regs.DCBCTL.all 0x6832 %U16 #Unsigned
EPwm1Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x6832 %B16 #MASK=0x2
EPwm1Regs.DCBCTL.bit.EVT1SOCE 0x6832 %B16 #MASK=0x4
EPwm1Regs.DCBCTL.bit.EVT1SRCSEL 0x6832 %B16 #MASK=0x1
EPwm1Regs.DCBCTL.bit.EVT1SYNCE 0x6832 %B16 #MASK=0x8
EPwm1Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x6832 %B16 #MASK=0x200
EPwm1Regs.DCBCTL.bit.EVT2SRCSEL 0x6832 %B16 #MASK=0x100
EPwm1Regs.DCBCTL.bit.rsvd1 0x6832 %B16 #MASK=0xF0
EPwm1Regs.DCBCTL.bit.rsvd2 0x6832 %B16 #MASK=0xFC00
EPwm1Regs.DCCAP 0x6839 %U16 #Unsigned
EPwm1Regs.DCCAPCTL.all 0x6834 %U16 #Unsigned
EPwm1Regs.DCCAPCTL.bit.CAPE 0x6834 %B16 #MASK=0x1
EPwm1Regs.DCCAPCTL.bit.rsvd1 0x6834 %B16 #MASK=0xFFFC
EPwm1Regs.DCCAPCTL.bit.SHDWMODE 0x6834 %B16 #MASK=0x2
EPwm1Regs.DCFCTL.all 0x6833 %U16 #Unsigned
EPwm1Regs.DCFCTL.bit.BLANKE 0x6833 %B16 #MASK=0x4
EPwm1Regs.DCFCTL.bit.BLANKINV 0x6833 %B16 #MASK=0x8
EPwm1Regs.DCFCTL.bit.PULSESEL 0x6833 %B16 #MASK=0x30
EPwm1Regs.DCFCTL.bit.rsvd1 0x6833 %B16 #MASK=0xFFC0
EPwm1Regs.DCFCTL.bit.SRCSEL 0x6833 %B16 #MASK=0x3
EPwm1Regs.DCFOFFSET 0x6835 %U16 #Unsigned
EPwm1Regs.DCFOFFSETCNT 0x6836 %U16 #Unsigned
EPwm1Regs.DCFWINDOW 0x6837 %U16 #Unsigned
EPwm1Regs.DCFWINDOWCNT 0x6838 %U16 #Unsigned
EPwm1Regs.DCTRIPSEL.all 0x6830 %U16 #Unsigned
EPwm1Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x6830 %B16 #MASK=0xF
EPwm1Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x6830 %B16 #MASK=0xF0
EPwm1Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x6830 %B16 #MASK=0xF00
EPwm1Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x6830 %B16 #MASK=0xF000
EPwm1Regs.ETCLR.all 0x681C %U16 #Unsigned
EPwm1Regs.ETCLR.bit.INT 0x681C %B16 #MASK=0x1
EPwm1Regs.ETCLR.bit.rsvd1 0x681C %B16 #MASK=0x2
EPwm1Regs.ETCLR.bit.rsvd2 0x681C %B16 #MASK=0xFFF0
EPwm1Regs.ETCLR.bit.SOCA 0x681C %B16 #MASK=0x4
EPwm1Regs.ETCLR.bit.SOCB 0x681C %B16 #MASK=0x8
EPwm1Regs.ETFLG.all 0x681B %U16 #Unsigned
EPwm1Regs.ETFLG.bit.INT 0x681B %B16 #MASK=0x1
EPwm1Regs.ETFLG.bit.rsvd1 0x681B %B16 #MASK=0x2
EPwm1Regs.ETFLG.bit.rsvd2 0x681B %B16 #MASK=0xFFF0
EPwm1Regs.ETFLG.bit.SOCA 0x681B %B16 #MASK=0x4
EPwm1Regs.ETFLG.bit.SOCB 0x681B %B16 #MASK=0x8
EPwm1Regs.ETFRC.all 0x681D %U16 #Unsigned
EPwm1Regs.ETFRC.bit.INT 0x681D %B16 #MASK=0x1
EPwm1Regs.ETFRC.bit.rsvd1 0x681D %B16 #MASK=0x2
EPwm1Regs.ETFRC.bit.rsvd2 0x681D %B16 #MASK=0xFFF0
EPwm1Regs.ETFRC.bit.SOCA 0x681D %B16 #MASK=0x4
EPwm1Regs.ETFRC.bit.SOCB 0x681D %B16 #MASK=0x8
EPwm1Regs.ETPS.all 0x681A %U16 #Unsigned
EPwm1Regs.ETPS.bit.INTCNT 0x681A %B16 #MASK=0xC
EPwm1Regs.ETPS.bit.INTPRD 0x681A %B16 #MASK=0x3
EPwm1Regs.ETPS.bit.rsvd1 0x681A %B16 #MASK=0xF0
EPwm1Regs.ETPS.bit.SOCACNT 0x681A %B16 #MASK=0xC00
EPwm1Regs.ETPS.bit.SOCAPRD 0x681A %B16 #MASK=0x300
EPwm1Regs.ETPS.bit.SOCBCNT 0x681A %B16 #MASK=0xC000
EPwm1Regs.ETPS.bit.SOCBPRD 0x681A %B16 #MASK=0x3000
EPwm1Regs.ETSEL.all 0x6819 %U16 #Unsigned
EPwm1Regs.ETSEL.bit.INTEN 0x6819 %B16 #MASK=0x8
EPwm1Regs.ETSEL.bit.INTSEL 0x6819 %B16 #MASK=0x7
EPwm1Regs.ETSEL.bit.rsvd1 0x6819 %B16 #MASK=0xF0
EPwm1Regs.ETSEL.bit.SOCAEN 0x6819 %B16 #MASK=0x800
EPwm1Regs.ETSEL.bit.SOCASEL 0x6819 %B16 #MASK=0x700
EPwm1Regs.ETSEL.bit.SOCBEN 0x6819 %B16 #MASK=0x8000
EPwm1Regs.ETSEL.bit.SOCBSEL 0x6819 %B16 #MASK=0x7000
EPwm1Regs.HRCNFG.all 0x6820 %U16 #Unsigned
EPwm1Regs.HRCNFG.bit.AUTOCONV 0x6820 %B16 #MASK=0x40
EPwm1Regs.HRCNFG.bit.CTLMODE 0x6820 %B16 #MASK=0x4
EPwm1Regs.HRCNFG.bit.EDGMODE 0x6820 %B16 #MASK=0x3
EPwm1Regs.HRCNFG.bit.HRLOAD 0x6820 %B16 #MASK=0x18
EPwm1Regs.HRCNFG.bit.rsvd1 0x6820 %B16 #MASK=0xFF00
EPwm1Regs.HRCNFG.bit.SELOUTB 0x6820 %B16 #MASK=0x20
EPwm1Regs.HRCNFG.bit.SWAPAB 0x6820 %B16 #MASK=0x80
EPwm1Regs.HRMSTEP 0x6826 %U16 #Unsigned
EPwm1Regs.HRPCTL.all 0x6828 %U16 #Unsigned
EPwm1Regs.HRPCTL.bit.HRPE 0x6828 %B16 #MASK=0x1
EPwm1Regs.HRPCTL.bit.rsvd1 0x6828 %B16 #MASK=0x2
EPwm1Regs.HRPCTL.bit.rsvd2 0x6828 %B16 #MASK=0xFFF8
EPwm1Regs.HRPCTL.bit.TBPHSHRLOADE 0x6828 %B16 #MASK=0x4
EPwm1Regs.PCCTL.all 0x681E %U16 #Unsigned
EPwm1Regs.PCCTL.bit.CHPDUTY 0x681E %B16 #MASK=0x700
EPwm1Regs.PCCTL.bit.CHPEN 0x681E %B16 #MASK=0x1
EPwm1Regs.PCCTL.bit.CHPFREQ 0x681E %B16 #MASK=0xE0
EPwm1Regs.PCCTL.bit.OSHTWTH 0x681E %B16 #MASK=0x1E
EPwm1Regs.PCCTL.bit.rsvd1 0x681E %B16 #MASK=0xF800
EPwm1Regs.rsvd1 0x681F %U16 #Unsigned
EPwm1Regs.rsvd10[0] 0x683A %U16 #Unsigned
EPwm1Regs.rsvd10[1] 0x683B %U16 #Unsigned
EPwm1Regs.rsvd10[2] 0x683C %U16 #Unsigned
EPwm1Regs.rsvd10[3] 0x683D %U16 #Unsigned
EPwm1Regs.rsvd10[4] 0x683E %U16 #Unsigned
EPwm1Regs.rsvd10[5] 0x683F %U16 #Unsigned
EPwm1Regs.rsvd2 0x6821 %U16 #Unsigned
EPwm1Regs.rsvd3 0x6822 %U16 #Unsigned
EPwm1Regs.rsvd4 0x6823 %U16 #Unsigned
EPwm1Regs.rsvd5 0x6824 %U16 #Unsigned
EPwm1Regs.rsvd6 0x6825 %U16 #Unsigned
EPwm1Regs.rsvd7 0x6827 %U16 #Unsigned
EPwm1Regs.rsvd8 0x6829 %U16 #Unsigned
EPwm1Regs.rsvd9[0] 0x682E %U16 #Unsigned
EPwm1Regs.rsvd9[1] 0x682F %U16 #Unsigned
EPwm1Regs.TBCTL.all 0x6800 %U16 #Unsigned
EPwm1Regs.TBCTL.bit.CLKDIV 0x6800 %B16 #MASK=0x1C00
EPwm1Regs.TBCTL.bit.CTRMODE 0x6800 %B16 #MASK=0x3
EPwm1Regs.TBCTL.bit.FREE_SOFT 0x6800 %B16 #MASK=0xC000
EPwm1Regs.TBCTL.bit.HSPCLKDIV 0x6800 %B16 #MASK=0x380
EPwm1Regs.TBCTL.bit.PHSDIR 0x6800 %B16 #MASK=0x2000
EPwm1Regs.TBCTL.bit.PHSEN 0x6800 %B16 #MASK=0x4
EPwm1Regs.TBCTL.bit.PRDLD 0x6800 %B16 #MASK=0x8
EPwm1Regs.TBCTL.bit.SWFSYNC 0x6800 %B16 #MASK=0x40
EPwm1Regs.TBCTL.bit.SYNCOSEL 0x6800 %B16 #MASK=0x30
EPwm1Regs.TBCTR 0x6804 %U16 #Unsigned
EPwm1Regs.TBPHS.all 0x6802 %U32 #Unsigned
EPwm1Regs.TBPHS.half.TBPHS 0x6803 %U16 #Unsigned
EPwm1Regs.TBPHS.half.TBPHSHR 0x6802 %U16 #Unsigned
EPwm1Regs.TBPRD 0x6805 %U16 #Unsigned
EPwm1Regs.TBPRDHR 0x6806 %U16 #Unsigned
EPwm1Regs.TBPRDM.all 0x682A %U32 #Unsigned
EPwm1Regs.TBPRDM.half.TBPRD 0x682B %U16 #Unsigned
EPwm1Regs.TBPRDM.half.TBPRDHR 0x682A %U16 #Unsigned
EPwm1Regs.TBSTS.all 0x6801 %U16 #Unsigned
EPwm1Regs.TBSTS.bit.CTRDIR 0x6801 %B16 #MASK=0x1
EPwm1Regs.TBSTS.bit.CTRMAX 0x6801 %B16 #MASK=0x4
EPwm1Regs.TBSTS.bit.rsvd1 0x6801 %B16 #MASK=0xFFF8
EPwm1Regs.TBSTS.bit.SYNCI 0x6801 %B16 #MASK=0x2
EPwm1Regs.TZCLR.all 0x6817 %U16 #Unsigned
EPwm1Regs.TZCLR.bit.CBC 0x6817 %B16 #MASK=0x2
EPwm1Regs.TZCLR.bit.DCAEVT1 0x6817 %B16 #MASK=0x8
EPwm1Regs.TZCLR.bit.DCAEVT2 0x6817 %B16 #MASK=0x10
EPwm1Regs.TZCLR.bit.DCBEVT1 0x6817 %B16 #MASK=0x20
EPwm1Regs.TZCLR.bit.DCBEVT2 0x6817 %B16 #MASK=0x40
EPwm1Regs.TZCLR.bit.INT 0x6817 %B16 #MASK=0x1
EPwm1Regs.TZCLR.bit.OST 0x6817 %B16 #MASK=0x4
EPwm1Regs.TZCLR.bit.rsvd1 0x6817 %B16 #MASK=0xFF80
EPwm1Regs.TZCTL.all 0x6814 %U16 #Unsigned
EPwm1Regs.TZCTL.bit.DCAEVT1 0x6814 %B16 #MASK=0x30
EPwm1Regs.TZCTL.bit.DCAEVT2 0x6814 %B16 #MASK=0xC0
EPwm1Regs.TZCTL.bit.DCBEVT1 0x6814 %B16 #MASK=0x300
EPwm1Regs.TZCTL.bit.DCBEVT2 0x6814 %B16 #MASK=0xC00
EPwm1Regs.TZCTL.bit.rsvd1 0x6814 %B16 #MASK=0xF000
EPwm1Regs.TZCTL.bit.TZA 0x6814 %B16 #MASK=0x3
EPwm1Regs.TZCTL.bit.TZB 0x6814 %B16 #MASK=0xC
EPwm1Regs.TZDCSEL.all 0x6813 %U16 #Unsigned
EPwm1Regs.TZDCSEL.bit.DCAEVT1 0x6813 %B16 #MASK=0x7
EPwm1Regs.TZDCSEL.bit.DCAEVT2 0x6813 %B16 #MASK=0x38
EPwm1Regs.TZDCSEL.bit.DCBEVT1 0x6813 %B16 #MASK=0x1C0
EPwm1Regs.TZDCSEL.bit.DCBEVT2 0x6813 %B16 #MASK=0xE00
EPwm1Regs.TZDCSEL.bit.rsvd1 0x6813 %B16 #MASK=0xF000
EPwm1Regs.TZEINT.all 0x6815 %U16 #Unsigned
EPwm1Regs.TZEINT.bit.CBC 0x6815 %B16 #MASK=0x2
EPwm1Regs.TZEINT.bit.DCAEVT1 0x6815 %B16 #MASK=0x8
EPwm1Regs.TZEINT.bit.DCAEVT2 0x6815 %B16 #MASK=0x10
EPwm1Regs.TZEINT.bit.DCBEVT1 0x6815 %B16 #MASK=0x20
EPwm1Regs.TZEINT.bit.DCBEVT2 0x6815 %B16 #MASK=0x40
EPwm1Regs.TZEINT.bit.OST 0x6815 %B16 #MASK=0x4
EPwm1Regs.TZEINT.bit.rsvd1 0x6815 %B16 #MASK=0x1
EPwm1Regs.TZEINT.bit.rsvd2 0x6815 %B16 #MASK=0xFF80
EPwm1Regs.TZFLG.all 0x6816 %U16 #Unsigned
EPwm1Regs.TZFLG.bit.CBC 0x6816 %B16 #MASK=0x2
EPwm1Regs.TZFLG.bit.DCAEVT1 0x6816 %B16 #MASK=0x8
EPwm1Regs.TZFLG.bit.DCAEVT2 0x6816 %B16 #MASK=0x10
EPwm1Regs.TZFLG.bit.DCBEVT1 0x6816 %B16 #MASK=0x20
EPwm1Regs.TZFLG.bit.DCBEVT2 0x6816 %B16 #MASK=0x40
EPwm1Regs.TZFLG.bit.INT 0x6816 %B16 #MASK=0x1
EPwm1Regs.TZFLG.bit.OST 0x6816 %B16 #MASK=0x4
EPwm1Regs.TZFLG.bit.rsvd1 0x6816 %B16 #MASK=0xFF80
EPwm1Regs.TZFRC.all 0x6818 %U16 #Unsigned
EPwm1Regs.TZFRC.bit.CBC 0x6818 %B16 #MASK=0x2
EPwm1Regs.TZFRC.bit.DCAEVT1 0x6818 %B16 #MASK=0x8
EPwm1Regs.TZFRC.bit.DCAEVT2 0x6818 %B16 #MASK=0x10
EPwm1Regs.TZFRC.bit.DCBEVT1 0x6818 %B16 #MASK=0x20
EPwm1Regs.TZFRC.bit.DCBEVT2 0x6818 %B16 #MASK=0x40
EPwm1Regs.TZFRC.bit.OST 0x6818 %B16 #MASK=0x4
EPwm1Regs.TZFRC.bit.rsvd1 0x6818 %B16 #MASK=0x1
EPwm1Regs.TZFRC.bit.rsvd2 0x6818 %B16 #MASK=0xFF80
EPwm1Regs.TZSEL.all 0x6812 %U16 #Unsigned
EPwm1Regs.TZSEL.bit.CBC1 0x6812 %B16 #MASK=0x1
EPwm1Regs.TZSEL.bit.CBC2 0x6812 %B16 #MASK=0x2
EPwm1Regs.TZSEL.bit.CBC3 0x6812 %B16 #MASK=0x4
EPwm1Regs.TZSEL.bit.CBC4 0x6812 %B16 #MASK=0x8
EPwm1Regs.TZSEL.bit.CBC5 0x6812 %B16 #MASK=0x10
EPwm1Regs.TZSEL.bit.CBC6 0x6812 %B16 #MASK=0x20
EPwm1Regs.TZSEL.bit.DCAEVT1 0x6812 %B16 #MASK=0x4000
EPwm1Regs.TZSEL.bit.DCAEVT2 0x6812 %B16 #MASK=0x40
EPwm1Regs.TZSEL.bit.DCBEVT1 0x6812 %B16 #MASK=0x8000
EPwm1Regs.TZSEL.bit.DCBEVT2 0x6812 %B16 #MASK=0x80
EPwm1Regs.TZSEL.bit.OSHT1 0x6812 %B16 #MASK=0x100
EPwm1Regs.TZSEL.bit.OSHT2 0x6812 %B16 #MASK=0x200
EPwm1Regs.TZSEL.bit.OSHT3 0x6812 %B16 #MASK=0x400
EPwm1Regs.TZSEL.bit.OSHT4 0x6812 %B16 #MASK=0x800
EPwm1Regs.TZSEL.bit.OSHT5 0x6812 %B16 #MASK=0x1000
EPwm1Regs.TZSEL.bit.OSHT6 0x6812 %B16 #MASK=0x2000
EPwm2Regs.AQCSFRC.all 0x684E %U16 #Unsigned
EPwm2Regs.AQCSFRC.bit.CSFA 0x684E %B16 #MASK=0x3
EPwm2Regs.AQCSFRC.bit.CSFB 0x684E %B16 #MASK=0xC
EPwm2Regs.AQCSFRC.bit.rsvd1 0x684E %B16 #MASK=0xFFF0
EPwm2Regs.AQCTLA.all 0x684B %U16 #Unsigned
EPwm2Regs.AQCTLA.bit.CAD 0x684B %B16 #MASK=0xC0
EPwm2Regs.AQCTLA.bit.CAU 0x684B %B16 #MASK=0x30
EPwm2Regs.AQCTLA.bit.CBD 0x684B %B16 #MASK=0xC00
EPwm2Regs.AQCTLA.bit.CBU 0x684B %B16 #MASK=0x300
EPwm2Regs.AQCTLA.bit.PRD 0x684B %B16 #MASK=0xC
EPwm2Regs.AQCTLA.bit.rsvd1 0x684B %B16 #MASK=0xF000
EPwm2Regs.AQCTLA.bit.ZRO 0x684B %B16 #MASK=0x3
EPwm2Regs.AQCTLB.all 0x684C %U16 #Unsigned
EPwm2Regs.AQCTLB.bit.CAD 0x684C %B16 #MASK=0xC0
EPwm2Regs.AQCTLB.bit.CAU 0x684C %B16 #MASK=0x30
EPwm2Regs.AQCTLB.bit.CBD 0x684C %B16 #MASK=0xC00
EPwm2Regs.AQCTLB.bit.CBU 0x684C %B16 #MASK=0x300
EPwm2Regs.AQCTLB.bit.PRD 0x684C %B16 #MASK=0xC
EPwm2Regs.AQCTLB.bit.rsvd1 0x684C %B16 #MASK=0xF000
EPwm2Regs.AQCTLB.bit.ZRO 0x684C %B16 #MASK=0x3
EPwm2Regs.AQSFRC.all 0x684D %U16 #Unsigned
EPwm2Regs.AQSFRC.bit.ACTSFA 0x684D %B16 #MASK=0x3
EPwm2Regs.AQSFRC.bit.ACTSFB 0x684D %B16 #MASK=0x18
EPwm2Regs.AQSFRC.bit.OTSFA 0x684D %B16 #MASK=0x4
EPwm2Regs.AQSFRC.bit.OTSFB 0x684D %B16 #MASK=0x20
EPwm2Regs.AQSFRC.bit.RLDCSF 0x684D %B16 #MASK=0xC0
EPwm2Regs.AQSFRC.bit.rsvd1 0x684D %B16 #MASK=0xFF00
EPwm2Regs.CMPA.all 0x6848 %U32 #Unsigned
EPwm2Regs.CMPA.half.CMPA 0x6849 %U16 #Unsigned
EPwm2Regs.CMPA.half.CMPAHR 0x6848 %U16 #Unsigned
EPwm2Regs.CMPAM.all 0x686C %U32 #Unsigned
EPwm2Regs.CMPAM.half.CMPA 0x686D %U16 #Unsigned
EPwm2Regs.CMPAM.half.CMPAHR 0x686C %U16 #Unsigned
EPwm2Regs.CMPB 0x684A %U16 #Unsigned
EPwm2Regs.CMPCTL.all 0x6847 %U16 #Unsigned
EPwm2Regs.CMPCTL.bit.LOADAMODE 0x6847 %B16 #MASK=0x3
EPwm2Regs.CMPCTL.bit.LOADBMODE 0x6847 %B16 #MASK=0xC
EPwm2Regs.CMPCTL.bit.rsvd1 0x6847 %B16 #MASK=0x20
EPwm2Regs.CMPCTL.bit.rsvd2 0x6847 %B16 #MASK=0x80
EPwm2Regs.CMPCTL.bit.rsvd3 0x6847 %B16 #MASK=0xFC00
EPwm2Regs.CMPCTL.bit.SHDWAFULL 0x6847 %B16 #MASK=0x100
EPwm2Regs.CMPCTL.bit.SHDWAMODE 0x6847 %B16 #MASK=0x10
EPwm2Regs.CMPCTL.bit.SHDWBFULL 0x6847 %B16 #MASK=0x200
EPwm2Regs.CMPCTL.bit.SHDWBMODE 0x6847 %B16 #MASK=0x40
EPwm2Regs.DBCTL.all 0x684F %U16 #Unsigned
EPwm2Regs.DBCTL.bit.HALFCYCLE 0x684F %B16 #MASK=0x8000
EPwm2Regs.DBCTL.bit.IN_MODE 0x684F %B16 #MASK=0x30
EPwm2Regs.DBCTL.bit.OUT_MODE 0x684F %B16 #MASK=0x3
EPwm2Regs.DBCTL.bit.POLSEL 0x684F %B16 #MASK=0xC
EPwm2Regs.DBCTL.bit.rsvd1 0x684F %B16 #MASK=0x7FC0
EPwm2Regs.DBFED 0x6851 %U16 #Unsigned
EPwm2Regs.DBRED 0x6850 %U16 #Unsigned
EPwm2Regs.DCACTL.all 0x6871 %U16 #Unsigned
EPwm2Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x6871 %B16 #MASK=0x2
EPwm2Regs.DCACTL.bit.EVT1SOCE 0x6871 %B16 #MASK=0x4
EPwm2Regs.DCACTL.bit.EVT1SRCSEL 0x6871 %B16 #MASK=0x1
EPwm2Regs.DCACTL.bit.EVT1SYNCE 0x6871 %B16 #MASK=0x8
EPwm2Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x6871 %B16 #MASK=0x200
EPwm2Regs.DCACTL.bit.EVT2SRCSEL 0x6871 %B16 #MASK=0x100
EPwm2Regs.DCACTL.bit.rsvd1 0x6871 %B16 #MASK=0xF0
EPwm2Regs.DCACTL.bit.rsvd2 0x6871 %B16 #MASK=0xFC00
EPwm2Regs.DCBCTL.all 0x6872 %U16 #Unsigned
EPwm2Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x6872 %B16 #MASK=0x2
EPwm2Regs.DCBCTL.bit.EVT1SOCE 0x6872 %B16 #MASK=0x4
EPwm2Regs.DCBCTL.bit.EVT1SRCSEL 0x6872 %B16 #MASK=0x1
EPwm2Regs.DCBCTL.bit.EVT1SYNCE 0x6872 %B16 #MASK=0x8
EPwm2Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x6872 %B16 #MASK=0x200
EPwm2Regs.DCBCTL.bit.EVT2SRCSEL 0x6872 %B16 #MASK=0x100
EPwm2Regs.DCBCTL.bit.rsvd1 0x6872 %B16 #MASK=0xF0
EPwm2Regs.DCBCTL.bit.rsvd2 0x6872 %B16 #MASK=0xFC00
EPwm2Regs.DCCAP 0x6879 %U16 #Unsigned
EPwm2Regs.DCCAPCTL.all 0x6874 %U16 #Unsigned
EPwm2Regs.DCCAPCTL.bit.CAPE 0x6874 %B16 #MASK=0x1
EPwm2Regs.DCCAPCTL.bit.rsvd1 0x6874 %B16 #MASK=0xFFFC
EPwm2Regs.DCCAPCTL.bit.SHDWMODE 0x6874 %B16 #MASK=0x2
EPwm2Regs.DCFCTL.all 0x6873 %U16 #Unsigned
EPwm2Regs.DCFCTL.bit.BLANKE 0x6873 %B16 #MASK=0x4
EPwm2Regs.DCFCTL.bit.BLANKINV 0x6873 %B16 #MASK=0x8
EPwm2Regs.DCFCTL.bit.PULSESEL 0x6873 %B16 #MASK=0x30
EPwm2Regs.DCFCTL.bit.rsvd1 0x6873 %B16 #MASK=0xFFC0
EPwm2Regs.DCFCTL.bit.SRCSEL 0x6873 %B16 #MASK=0x3
EPwm2Regs.DCFOFFSET 0x6875 %U16 #Unsigned
EPwm2Regs.DCFOFFSETCNT 0x6876 %U16 #Unsigned
EPwm2Regs.DCFWINDOW 0x6877 %U16 #Unsigned
EPwm2Regs.DCFWINDOWCNT 0x6878 %U16 #Unsigned
EPwm2Regs.DCTRIPSEL.all 0x6870 %U16 #Unsigned
EPwm2Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x6870 %B16 #MASK=0xF
EPwm2Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x6870 %B16 #MASK=0xF0
EPwm2Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x6870 %B16 #MASK=0xF00
EPwm2Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x6870 %B16 #MASK=0xF000
EPwm2Regs.ETCLR.all 0x685C %U16 #Unsigned
EPwm2Regs.ETCLR.bit.INT 0x685C %B16 #MASK=0x1
EPwm2Regs.ETCLR.bit.rsvd1 0x685C %B16 #MASK=0x2
EPwm2Regs.ETCLR.bit.rsvd2 0x685C %B16 #MASK=0xFFF0
EPwm2Regs.ETCLR.bit.SOCA 0x685C %B16 #MASK=0x4
EPwm2Regs.ETCLR.bit.SOCB 0x685C %B16 #MASK=0x8
EPwm2Regs.ETFLG.all 0x685B %U16 #Unsigned
EPwm2Regs.ETFLG.bit.INT 0x685B %B16 #MASK=0x1
EPwm2Regs.ETFLG.bit.rsvd1 0x685B %B16 #MASK=0x2
EPwm2Regs.ETFLG.bit.rsvd2 0x685B %B16 #MASK=0xFFF0
EPwm2Regs.ETFLG.bit.SOCA 0x685B %B16 #MASK=0x4
EPwm2Regs.ETFLG.bit.SOCB 0x685B %B16 #MASK=0x8
EPwm2Regs.ETFRC.all 0x685D %U16 #Unsigned
EPwm2Regs.ETFRC.bit.INT 0x685D %B16 #MASK=0x1
EPwm2Regs.ETFRC.bit.rsvd1 0x685D %B16 #MASK=0x2
EPwm2Regs.ETFRC.bit.rsvd2 0x685D %B16 #MASK=0xFFF0
EPwm2Regs.ETFRC.bit.SOCA 0x685D %B16 #MASK=0x4
EPwm2Regs.ETFRC.bit.SOCB 0x685D %B16 #MASK=0x8
EPwm2Regs.ETPS.all 0x685A %U16 #Unsigned
EPwm2Regs.ETPS.bit.INTCNT 0x685A %B16 #MASK=0xC
EPwm2Regs.ETPS.bit.INTPRD 0x685A %B16 #MASK=0x3
EPwm2Regs.ETPS.bit.rsvd1 0x685A %B16 #MASK=0xF0
EPwm2Regs.ETPS.bit.SOCACNT 0x685A %B16 #MASK=0xC00
EPwm2Regs.ETPS.bit.SOCAPRD 0x685A %B16 #MASK=0x300
EPwm2Regs.ETPS.bit.SOCBCNT 0x685A %B16 #MASK=0xC000
EPwm2Regs.ETPS.bit.SOCBPRD 0x685A %B16 #MASK=0x3000
EPwm2Regs.ETSEL.all 0x6859 %U16 #Unsigned
EPwm2Regs.ETSEL.bit.INTEN 0x6859 %B16 #MASK=0x8
EPwm2Regs.ETSEL.bit.INTSEL 0x6859 %B16 #MASK=0x7
EPwm2Regs.ETSEL.bit.rsvd1 0x6859 %B16 #MASK=0xF0
EPwm2Regs.ETSEL.bit.SOCAEN 0x6859 %B16 #MASK=0x800
EPwm2Regs.ETSEL.bit.SOCASEL 0x6859 %B16 #MASK=0x700
EPwm2Regs.ETSEL.bit.SOCBEN 0x6859 %B16 #MASK=0x8000
EPwm2Regs.ETSEL.bit.SOCBSEL 0x6859 %B16 #MASK=0x7000
EPwm2Regs.HRCNFG.all 0x6860 %U16 #Unsigned
EPwm2Regs.HRCNFG.bit.AUTOCONV 0x6860 %B16 #MASK=0x40
EPwm2Regs.HRCNFG.bit.CTLMODE 0x6860 %B16 #MASK=0x4
EPwm2Regs.HRCNFG.bit.EDGMODE 0x6860 %B16 #MASK=0x3
EPwm2Regs.HRCNFG.bit.HRLOAD 0x6860 %B16 #MASK=0x18
EPwm2Regs.HRCNFG.bit.rsvd1 0x6860 %B16 #MASK=0xFF00
EPwm2Regs.HRCNFG.bit.SELOUTB 0x6860 %B16 #MASK=0x20
EPwm2Regs.HRCNFG.bit.SWAPAB 0x6860 %B16 #MASK=0x80
EPwm2Regs.HRMSTEP 0x6866 %U16 #Unsigned
EPwm2Regs.HRPCTL.all 0x6868 %U16 #Unsigned
EPwm2Regs.HRPCTL.bit.HRPE 0x6868 %B16 #MASK=0x1
EPwm2Regs.HRPCTL.bit.rsvd1 0x6868 %B16 #MASK=0x2
EPwm2Regs.HRPCTL.bit.rsvd2 0x6868 %B16 #MASK=0xFFF8
EPwm2Regs.HRPCTL.bit.TBPHSHRLOADE 0x6868 %B16 #MASK=0x4
EPwm2Regs.PCCTL.all 0x685E %U16 #Unsigned
EPwm2Regs.PCCTL.bit.CHPDUTY 0x685E %B16 #MASK=0x700
EPwm2Regs.PCCTL.bit.CHPEN 0x685E %B16 #MASK=0x1
EPwm2Regs.PCCTL.bit.CHPFREQ 0x685E %B16 #MASK=0xE0
EPwm2Regs.PCCTL.bit.OSHTWTH 0x685E %B16 #MASK=0x1E
EPwm2Regs.PCCTL.bit.rsvd1 0x685E %B16 #MASK=0xF800
EPwm2Regs.rsvd1 0x685F %U16 #Unsigned
EPwm2Regs.rsvd10[0] 0x687A %U16 #Unsigned
EPwm2Regs.rsvd10[1] 0x687B %U16 #Unsigned
EPwm2Regs.rsvd10[2] 0x687C %U16 #Unsigned
EPwm2Regs.rsvd10[3] 0x687D %U16 #Unsigned
EPwm2Regs.rsvd10[4] 0x687E %U16 #Unsigned
EPwm2Regs.rsvd10[5] 0x687F %U16 #Unsigned
EPwm2Regs.rsvd2 0x6861 %U16 #Unsigned
EPwm2Regs.rsvd3 0x6862 %U16 #Unsigned
EPwm2Regs.rsvd4 0x6863 %U16 #Unsigned
EPwm2Regs.rsvd5 0x6864 %U16 #Unsigned
EPwm2Regs.rsvd6 0x6865 %U16 #Unsigned
EPwm2Regs.rsvd7 0x6867 %U16 #Unsigned
EPwm2Regs.rsvd8 0x6869 %U16 #Unsigned
EPwm2Regs.rsvd9[0] 0x686E %U16 #Unsigned
EPwm2Regs.rsvd9[1] 0x686F %U16 #Unsigned
EPwm2Regs.TBCTL.all 0x6840 %U16 #Unsigned
EPwm2Regs.TBCTL.bit.CLKDIV 0x6840 %B16 #MASK=0x1C00
EPwm2Regs.TBCTL.bit.CTRMODE 0x6840 %B16 #MASK=0x3
EPwm2Regs.TBCTL.bit.FREE_SOFT 0x6840 %B16 #MASK=0xC000
EPwm2Regs.TBCTL.bit.HSPCLKDIV 0x6840 %B16 #MASK=0x380
EPwm2Regs.TBCTL.bit.PHSDIR 0x6840 %B16 #MASK=0x2000
EPwm2Regs.TBCTL.bit.PHSEN 0x6840 %B16 #MASK=0x4
EPwm2Regs.TBCTL.bit.PRDLD 0x6840 %B16 #MASK=0x8
EPwm2Regs.TBCTL.bit.SWFSYNC 0x6840 %B16 #MASK=0x40
EPwm2Regs.TBCTL.bit.SYNCOSEL 0x6840 %B16 #MASK=0x30
EPwm2Regs.TBCTR 0x6844 %U16 #Unsigned
EPwm2Regs.TBPHS.all 0x6842 %U32 #Unsigned
EPwm2Regs.TBPHS.half.TBPHS 0x6843 %U16 #Unsigned
EPwm2Regs.TBPHS.half.TBPHSHR 0x6842 %U16 #Unsigned
EPwm2Regs.TBPRD 0x6845 %U16 #Unsigned
EPwm2Regs.TBPRDHR 0x6846 %U16 #Unsigned
EPwm2Regs.TBPRDM.all 0x686A %U32 #Unsigned
EPwm2Regs.TBPRDM.half.TBPRD 0x686B %U16 #Unsigned
EPwm2Regs.TBPRDM.half.TBPRDHR 0x686A %U16 #Unsigned
EPwm2Regs.TBSTS.all 0x6841 %U16 #Unsigned
EPwm2Regs.TBSTS.bit.CTRDIR 0x6841 %B16 #MASK=0x1
EPwm2Regs.TBSTS.bit.CTRMAX 0x6841 %B16 #MASK=0x4
EPwm2Regs.TBSTS.bit.rsvd1 0x6841 %B16 #MASK=0xFFF8
EPwm2Regs.TBSTS.bit.SYNCI 0x6841 %B16 #MASK=0x2
EPwm2Regs.TZCLR.all 0x6857 %U16 #Unsigned
EPwm2Regs.TZCLR.bit.CBC 0x6857 %B16 #MASK=0x2
EPwm2Regs.TZCLR.bit.DCAEVT1 0x6857 %B16 #MASK=0x8
EPwm2Regs.TZCLR.bit.DCAEVT2 0x6857 %B16 #MASK=0x10
EPwm2Regs.TZCLR.bit.DCBEVT1 0x6857 %B16 #MASK=0x20
EPwm2Regs.TZCLR.bit.DCBEVT2 0x6857 %B16 #MASK=0x40
EPwm2Regs.TZCLR.bit.INT 0x6857 %B16 #MASK=0x1
EPwm2Regs.TZCLR.bit.OST 0x6857 %B16 #MASK=0x4
EPwm2Regs.TZCLR.bit.rsvd1 0x6857 %B16 #MASK=0xFF80
EPwm2Regs.TZCTL.all 0x6854 %U16 #Unsigned
EPwm2Regs.TZCTL.bit.DCAEVT1 0x6854 %B16 #MASK=0x30
EPwm2Regs.TZCTL.bit.DCAEVT2 0x6854 %B16 #MASK=0xC0
EPwm2Regs.TZCTL.bit.DCBEVT1 0x6854 %B16 #MASK=0x300
EPwm2Regs.TZCTL.bit.DCBEVT2 0x6854 %B16 #MASK=0xC00
EPwm2Regs.TZCTL.bit.rsvd1 0x6854 %B16 #MASK=0xF000
EPwm2Regs.TZCTL.bit.TZA 0x6854 %B16 #MASK=0x3
EPwm2Regs.TZCTL.bit.TZB 0x6854 %B16 #MASK=0xC
EPwm2Regs.TZDCSEL.all 0x6853 %U16 #Unsigned
EPwm2Regs.TZDCSEL.bit.DCAEVT1 0x6853 %B16 #MASK=0x7
EPwm2Regs.TZDCSEL.bit.DCAEVT2 0x6853 %B16 #MASK=0x38
EPwm2Regs.TZDCSEL.bit.DCBEVT1 0x6853 %B16 #MASK=0x1C0
EPwm2Regs.TZDCSEL.bit.DCBEVT2 0x6853 %B16 #MASK=0xE00
EPwm2Regs.TZDCSEL.bit.rsvd1 0x6853 %B16 #MASK=0xF000
EPwm2Regs.TZEINT.all 0x6855 %U16 #Unsigned
EPwm2Regs.TZEINT.bit.CBC 0x6855 %B16 #MASK=0x2
EPwm2Regs.TZEINT.bit.DCAEVT1 0x6855 %B16 #MASK=0x8
EPwm2Regs.TZEINT.bit.DCAEVT2 0x6855 %B16 #MASK=0x10
EPwm2Regs.TZEINT.bit.DCBEVT1 0x6855 %B16 #MASK=0x20
EPwm2Regs.TZEINT.bit.DCBEVT2 0x6855 %B16 #MASK=0x40
EPwm2Regs.TZEINT.bit.OST 0x6855 %B16 #MASK=0x4
EPwm2Regs.TZEINT.bit.rsvd1 0x6855 %B16 #MASK=0x1
EPwm2Regs.TZEINT.bit.rsvd2 0x6855 %B16 #MASK=0xFF80
EPwm2Regs.TZFLG.all 0x6856 %U16 #Unsigned
EPwm2Regs.TZFLG.bit.CBC 0x6856 %B16 #MASK=0x2
EPwm2Regs.TZFLG.bit.DCAEVT1 0x6856 %B16 #MASK=0x8
EPwm2Regs.TZFLG.bit.DCAEVT2 0x6856 %B16 #MASK=0x10
EPwm2Regs.TZFLG.bit.DCBEVT1 0x6856 %B16 #MASK=0x20
EPwm2Regs.TZFLG.bit.DCBEVT2 0x6856 %B16 #MASK=0x40
EPwm2Regs.TZFLG.bit.INT 0x6856 %B16 #MASK=0x1
EPwm2Regs.TZFLG.bit.OST 0x6856 %B16 #MASK=0x4
EPwm2Regs.TZFLG.bit.rsvd1 0x6856 %B16 #MASK=0xFF80
EPwm2Regs.TZFRC.all 0x6858 %U16 #Unsigned
EPwm2Regs.TZFRC.bit.CBC 0x6858 %B16 #MASK=0x2
EPwm2Regs.TZFRC.bit.DCAEVT1 0x6858 %B16 #MASK=0x8
EPwm2Regs.TZFRC.bit.DCAEVT2 0x6858 %B16 #MASK=0x10
EPwm2Regs.TZFRC.bit.DCBEVT1 0x6858 %B16 #MASK=0x20
EPwm2Regs.TZFRC.bit.DCBEVT2 0x6858 %B16 #MASK=0x40
EPwm2Regs.TZFRC.bit.OST 0x6858 %B16 #MASK=0x4
EPwm2Regs.TZFRC.bit.rsvd1 0x6858 %B16 #MASK=0x1
EPwm2Regs.TZFRC.bit.rsvd2 0x6858 %B16 #MASK=0xFF80
EPwm2Regs.TZSEL.all 0x6852 %U16 #Unsigned
EPwm2Regs.TZSEL.bit.CBC1 0x6852 %B16 #MASK=0x1
EPwm2Regs.TZSEL.bit.CBC2 0x6852 %B16 #MASK=0x2
EPwm2Regs.TZSEL.bit.CBC3 0x6852 %B16 #MASK=0x4
EPwm2Regs.TZSEL.bit.CBC4 0x6852 %B16 #MASK=0x8
EPwm2Regs.TZSEL.bit.CBC5 0x6852 %B16 #MASK=0x10
EPwm2Regs.TZSEL.bit.CBC6 0x6852 %B16 #MASK=0x20
EPwm2Regs.TZSEL.bit.DCAEVT1 0x6852 %B16 #MASK=0x4000
EPwm2Regs.TZSEL.bit.DCAEVT2 0x6852 %B16 #MASK=0x40
EPwm2Regs.TZSEL.bit.DCBEVT1 0x6852 %B16 #MASK=0x8000
EPwm2Regs.TZSEL.bit.DCBEVT2 0x6852 %B16 #MASK=0x80
EPwm2Regs.TZSEL.bit.OSHT1 0x6852 %B16 #MASK=0x100
EPwm2Regs.TZSEL.bit.OSHT2 0x6852 %B16 #MASK=0x200
EPwm2Regs.TZSEL.bit.OSHT3 0x6852 %B16 #MASK=0x400
EPwm2Regs.TZSEL.bit.OSHT4 0x6852 %B16 #MASK=0x800
EPwm2Regs.TZSEL.bit.OSHT5 0x6852 %B16 #MASK=0x1000
EPwm2Regs.TZSEL.bit.OSHT6 0x6852 %B16 #MASK=0x2000
EPwm3Regs.AQCSFRC.all 0x688E %U16 #Unsigned
EPwm3Regs.AQCSFRC.bit.CSFA 0x688E %B16 #MASK=0x3
EPwm3Regs.AQCSFRC.bit.CSFB 0x688E %B16 #MASK=0xC
EPwm3Regs.AQCSFRC.bit.rsvd1 0x688E %B16 #MASK=0xFFF0
EPwm3Regs.AQCTLA.all 0x688B %U16 #Unsigned
EPwm3Regs.AQCTLA.bit.CAD 0x688B %B16 #MASK=0xC0
EPwm3Regs.AQCTLA.bit.CAU 0x688B %B16 #MASK=0x30
EPwm3Regs.AQCTLA.bit.CBD 0x688B %B16 #MASK=0xC00
EPwm3Regs.AQCTLA.bit.CBU 0x688B %B16 #MASK=0x300
EPwm3Regs.AQCTLA.bit.PRD 0x688B %B16 #MASK=0xC
EPwm3Regs.AQCTLA.bit.rsvd1 0x688B %B16 #MASK=0xF000
EPwm3Regs.AQCTLA.bit.ZRO 0x688B %B16 #MASK=0x3
EPwm3Regs.AQCTLB.all 0x688C %U16 #Unsigned
EPwm3Regs.AQCTLB.bit.CAD 0x688C %B16 #MASK=0xC0
EPwm3Regs.AQCTLB.bit.CAU 0x688C %B16 #MASK=0x30
EPwm3Regs.AQCTLB.bit.CBD 0x688C %B16 #MASK=0xC00
EPwm3Regs.AQCTLB.bit.CBU 0x688C %B16 #MASK=0x300
EPwm3Regs.AQCTLB.bit.PRD 0x688C %B16 #MASK=0xC
EPwm3Regs.AQCTLB.bit.rsvd1 0x688C %B16 #MASK=0xF000
EPwm3Regs.AQCTLB.bit.ZRO 0x688C %B16 #MASK=0x3
EPwm3Regs.AQSFRC.all 0x688D %U16 #Unsigned
EPwm3Regs.AQSFRC.bit.ACTSFA 0x688D %B16 #MASK=0x3
EPwm3Regs.AQSFRC.bit.ACTSFB 0x688D %B16 #MASK=0x18
EPwm3Regs.AQSFRC.bit.OTSFA 0x688D %B16 #MASK=0x4
EPwm3Regs.AQSFRC.bit.OTSFB 0x688D %B16 #MASK=0x20
EPwm3Regs.AQSFRC.bit.RLDCSF 0x688D %B16 #MASK=0xC0
EPwm3Regs.AQSFRC.bit.rsvd1 0x688D %B16 #MASK=0xFF00
EPwm3Regs.CMPA.all 0x6888 %U32 #Unsigned
EPwm3Regs.CMPA.half.CMPA 0x6889 %U16 #Unsigned
EPwm3Regs.CMPA.half.CMPAHR 0x6888 %U16 #Unsigned
EPwm3Regs.CMPAM.all 0x68AC %U32 #Unsigned
EPwm3Regs.CMPAM.half.CMPA 0x68AD %U16 #Unsigned
EPwm3Regs.CMPAM.half.CMPAHR 0x68AC %U16 #Unsigned
EPwm3Regs.CMPB 0x688A %U16 #Unsigned
EPwm3Regs.CMPCTL.all 0x6887 %U16 #Unsigned
EPwm3Regs.CMPCTL.bit.LOADAMODE 0x6887 %B16 #MASK=0x3
EPwm3Regs.CMPCTL.bit.LOADBMODE 0x6887 %B16 #MASK=0xC
EPwm3Regs.CMPCTL.bit.rsvd1 0x6887 %B16 #MASK=0x20
EPwm3Regs.CMPCTL.bit.rsvd2 0x6887 %B16 #MASK=0x80
EPwm3Regs.CMPCTL.bit.rsvd3 0x6887 %B16 #MASK=0xFC00
EPwm3Regs.CMPCTL.bit.SHDWAFULL 0x6887 %B16 #MASK=0x100
EPwm3Regs.CMPCTL.bit.SHDWAMODE 0x6887 %B16 #MASK=0x10
EPwm3Regs.CMPCTL.bit.SHDWBFULL 0x6887 %B16 #MASK=0x200
EPwm3Regs.CMPCTL.bit.SHDWBMODE 0x6887 %B16 #MASK=0x40
EPwm3Regs.DBCTL.all 0x688F %U16 #Unsigned
EPwm3Regs.DBCTL.bit.HALFCYCLE 0x688F %B16 #MASK=0x8000
EPwm3Regs.DBCTL.bit.IN_MODE 0x688F %B16 #MASK=0x30
EPwm3Regs.DBCTL.bit.OUT_MODE 0x688F %B16 #MASK=0x3
EPwm3Regs.DBCTL.bit.POLSEL 0x688F %B16 #MASK=0xC
EPwm3Regs.DBCTL.bit.rsvd1 0x688F %B16 #MASK=0x7FC0
EPwm3Regs.DBFED 0x6891 %U16 #Unsigned
EPwm3Regs.DBRED 0x6890 %U16 #Unsigned
EPwm3Regs.DCACTL.all 0x68B1 %U16 #Unsigned
EPwm3Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x68B1 %B16 #MASK=0x2
EPwm3Regs.DCACTL.bit.EVT1SOCE 0x68B1 %B16 #MASK=0x4
EPwm3Regs.DCACTL.bit.EVT1SRCSEL 0x68B1 %B16 #MASK=0x1
EPwm3Regs.DCACTL.bit.EVT1SYNCE 0x68B1 %B16 #MASK=0x8
EPwm3Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x68B1 %B16 #MASK=0x200
EPwm3Regs.DCACTL.bit.EVT2SRCSEL 0x68B1 %B16 #MASK=0x100
EPwm3Regs.DCACTL.bit.rsvd1 0x68B1 %B16 #MASK=0xF0
EPwm3Regs.DCACTL.bit.rsvd2 0x68B1 %B16 #MASK=0xFC00
EPwm3Regs.DCBCTL.all 0x68B2 %U16 #Unsigned
EPwm3Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x68B2 %B16 #MASK=0x2
EPwm3Regs.DCBCTL.bit.EVT1SOCE 0x68B2 %B16 #MASK=0x4
EPwm3Regs.DCBCTL.bit.EVT1SRCSEL 0x68B2 %B16 #MASK=0x1
EPwm3Regs.DCBCTL.bit.EVT1SYNCE 0x68B2 %B16 #MASK=0x8
EPwm3Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x68B2 %B16 #MASK=0x200
EPwm3Regs.DCBCTL.bit.EVT2SRCSEL 0x68B2 %B16 #MASK=0x100
EPwm3Regs.DCBCTL.bit.rsvd1 0x68B2 %B16 #MASK=0xF0
EPwm3Regs.DCBCTL.bit.rsvd2 0x68B2 %B16 #MASK=0xFC00
EPwm3Regs.DCCAP 0x68B9 %U16 #Unsigned
EPwm3Regs.DCCAPCTL.all 0x68B4 %U16 #Unsigned
EPwm3Regs.DCCAPCTL.bit.CAPE 0x68B4 %B16 #MASK=0x1
EPwm3Regs.DCCAPCTL.bit.rsvd1 0x68B4 %B16 #MASK=0xFFFC
EPwm3Regs.DCCAPCTL.bit.SHDWMODE 0x68B4 %B16 #MASK=0x2
EPwm3Regs.DCFCTL.all 0x68B3 %U16 #Unsigned
EPwm3Regs.DCFCTL.bit.BLANKE 0x68B3 %B16 #MASK=0x4
EPwm3Regs.DCFCTL.bit.BLANKINV 0x68B3 %B16 #MASK=0x8
EPwm3Regs.DCFCTL.bit.PULSESEL 0x68B3 %B16 #MASK=0x30
EPwm3Regs.DCFCTL.bit.rsvd1 0x68B3 %B16 #MASK=0xFFC0
EPwm3Regs.DCFCTL.bit.SRCSEL 0x68B3 %B16 #MASK=0x3
EPwm3Regs.DCFOFFSET 0x68B5 %U16 #Unsigned
EPwm3Regs.DCFOFFSETCNT 0x68B6 %U16 #Unsigned
EPwm3Regs.DCFWINDOW 0x68B7 %U16 #Unsigned
EPwm3Regs.DCFWINDOWCNT 0x68B8 %U16 #Unsigned
EPwm3Regs.DCTRIPSEL.all 0x68B0 %U16 #Unsigned
EPwm3Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x68B0 %B16 #MASK=0xF
EPwm3Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x68B0 %B16 #MASK=0xF0
EPwm3Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x68B0 %B16 #MASK=0xF00
EPwm3Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x68B0 %B16 #MASK=0xF000
EPwm3Regs.ETCLR.all 0x689C %U16 #Unsigned
EPwm3Regs.ETCLR.bit.INT 0x689C %B16 #MASK=0x1
EPwm3Regs.ETCLR.bit.rsvd1 0x689C %B16 #MASK=0x2
EPwm3Regs.ETCLR.bit.rsvd2 0x689C %B16 #MASK=0xFFF0
EPwm3Regs.ETCLR.bit.SOCA 0x689C %B16 #MASK=0x4
EPwm3Regs.ETCLR.bit.SOCB 0x689C %B16 #MASK=0x8
EPwm3Regs.ETFLG.all 0x689B %U16 #Unsigned
EPwm3Regs.ETFLG.bit.INT 0x689B %B16 #MASK=0x1
EPwm3Regs.ETFLG.bit.rsvd1 0x689B %B16 #MASK=0x2
EPwm3Regs.ETFLG.bit.rsvd2 0x689B %B16 #MASK=0xFFF0
EPwm3Regs.ETFLG.bit.SOCA 0x689B %B16 #MASK=0x4
EPwm3Regs.ETFLG.bit.SOCB 0x689B %B16 #MASK=0x8
EPwm3Regs.ETFRC.all 0x689D %U16 #Unsigned
EPwm3Regs.ETFRC.bit.INT 0x689D %B16 #MASK=0x1
EPwm3Regs.ETFRC.bit.rsvd1 0x689D %B16 #MASK=0x2
EPwm3Regs.ETFRC.bit.rsvd2 0x689D %B16 #MASK=0xFFF0
EPwm3Regs.ETFRC.bit.SOCA 0x689D %B16 #MASK=0x4
EPwm3Regs.ETFRC.bit.SOCB 0x689D %B16 #MASK=0x8
EPwm3Regs.ETPS.all 0x689A %U16 #Unsigned
EPwm3Regs.ETPS.bit.INTCNT 0x689A %B16 #MASK=0xC
EPwm3Regs.ETPS.bit.INTPRD 0x689A %B16 #MASK=0x3
EPwm3Regs.ETPS.bit.rsvd1 0x689A %B16 #MASK=0xF0
EPwm3Regs.ETPS.bit.SOCACNT 0x689A %B16 #MASK=0xC00
EPwm3Regs.ETPS.bit.SOCAPRD 0x689A %B16 #MASK=0x300
EPwm3Regs.ETPS.bit.SOCBCNT 0x689A %B16 #MASK=0xC000
EPwm3Regs.ETPS.bit.SOCBPRD 0x689A %B16 #MASK=0x3000
EPwm3Regs.ETSEL.all 0x6899 %U16 #Unsigned
EPwm3Regs.ETSEL.bit.INTEN 0x6899 %B16 #MASK=0x8
EPwm3Regs.ETSEL.bit.INTSEL 0x6899 %B16 #MASK=0x7
EPwm3Regs.ETSEL.bit.rsvd1 0x6899 %B16 #MASK=0xF0
EPwm3Regs.ETSEL.bit.SOCAEN 0x6899 %B16 #MASK=0x800
EPwm3Regs.ETSEL.bit.SOCASEL 0x6899 %B16 #MASK=0x700
EPwm3Regs.ETSEL.bit.SOCBEN 0x6899 %B16 #MASK=0x8000
EPwm3Regs.ETSEL.bit.SOCBSEL 0x6899 %B16 #MASK=0x7000
EPwm3Regs.HRCNFG.all 0x68A0 %U16 #Unsigned
EPwm3Regs.HRCNFG.bit.AUTOCONV 0x68A0 %B16 #MASK=0x40
EPwm3Regs.HRCNFG.bit.CTLMODE 0x68A0 %B16 #MASK=0x4
EPwm3Regs.HRCNFG.bit.EDGMODE 0x68A0 %B16 #MASK=0x3
EPwm3Regs.HRCNFG.bit.HRLOAD 0x68A0 %B16 #MASK=0x18
EPwm3Regs.HRCNFG.bit.rsvd1 0x68A0 %B16 #MASK=0xFF00
EPwm3Regs.HRCNFG.bit.SELOUTB 0x68A0 %B16 #MASK=0x20
EPwm3Regs.HRCNFG.bit.SWAPAB 0x68A0 %B16 #MASK=0x80
EPwm3Regs.HRMSTEP 0x68A6 %U16 #Unsigned
EPwm3Regs.HRPCTL.all 0x68A8 %U16 #Unsigned
EPwm3Regs.HRPCTL.bit.HRPE 0x68A8 %B16 #MASK=0x1
EPwm3Regs.HRPCTL.bit.rsvd1 0x68A8 %B16 #MASK=0x2
EPwm3Regs.HRPCTL.bit.rsvd2 0x68A8 %B16 #MASK=0xFFF8
EPwm3Regs.HRPCTL.bit.TBPHSHRLOADE 0x68A8 %B16 #MASK=0x4
EPwm3Regs.PCCTL.all 0x689E %U16 #Unsigned
EPwm3Regs.PCCTL.bit.CHPDUTY 0x689E %B16 #MASK=0x700
EPwm3Regs.PCCTL.bit.CHPEN 0x689E %B16 #MASK=0x1
EPwm3Regs.PCCTL.bit.CHPFREQ 0x689E %B16 #MASK=0xE0
EPwm3Regs.PCCTL.bit.OSHTWTH 0x689E %B16 #MASK=0x1E
EPwm3Regs.PCCTL.bit.rsvd1 0x689E %B16 #MASK=0xF800
EPwm3Regs.rsvd1 0x689F %U16 #Unsigned
EPwm3Regs.rsvd10[0] 0x68BA %U16 #Unsigned
EPwm3Regs.rsvd10[1] 0x68BB %U16 #Unsigned
EPwm3Regs.rsvd10[2] 0x68BC %U16 #Unsigned
EPwm3Regs.rsvd10[3] 0x68BD %U16 #Unsigned
EPwm3Regs.rsvd10[4] 0x68BE %U16 #Unsigned
EPwm3Regs.rsvd10[5] 0x68BF %U16 #Unsigned
EPwm3Regs.rsvd2 0x68A1 %U16 #Unsigned
EPwm3Regs.rsvd3 0x68A2 %U16 #Unsigned
EPwm3Regs.rsvd4 0x68A3 %U16 #Unsigned
EPwm3Regs.rsvd5 0x68A4 %U16 #Unsigned
EPwm3Regs.rsvd6 0x68A5 %U16 #Unsigned
EPwm3Regs.rsvd7 0x68A7 %U16 #Unsigned
EPwm3Regs.rsvd8 0x68A9 %U16 #Unsigned
EPwm3Regs.rsvd9[0] 0x68AE %U16 #Unsigned
EPwm3Regs.rsvd9[1] 0x68AF %U16 #Unsigned
EPwm3Regs.TBCTL.all 0x6880 %U16 #Unsigned
EPwm3Regs.TBCTL.bit.CLKDIV 0x6880 %B16 #MASK=0x1C00
EPwm3Regs.TBCTL.bit.CTRMODE 0x6880 %B16 #MASK=0x3
EPwm3Regs.TBCTL.bit.FREE_SOFT 0x6880 %B16 #MASK=0xC000
EPwm3Regs.TBCTL.bit.HSPCLKDIV 0x6880 %B16 #MASK=0x380
EPwm3Regs.TBCTL.bit.PHSDIR 0x6880 %B16 #MASK=0x2000
EPwm3Regs.TBCTL.bit.PHSEN 0x6880 %B16 #MASK=0x4
EPwm3Regs.TBCTL.bit.PRDLD 0x6880 %B16 #MASK=0x8
EPwm3Regs.TBCTL.bit.SWFSYNC 0x6880 %B16 #MASK=0x40
EPwm3Regs.TBCTL.bit.SYNCOSEL 0x6880 %B16 #MASK=0x30
EPwm3Regs.TBCTR 0x6884 %U16 #Unsigned
EPwm3Regs.TBPHS.all 0x6882 %U32 #Unsigned
EPwm3Regs.TBPHS.half.TBPHS 0x6883 %U16 #Unsigned
EPwm3Regs.TBPHS.half.TBPHSHR 0x6882 %U16 #Unsigned
EPwm3Regs.TBPRD 0x6885 %U16 #Unsigned
EPwm3Regs.TBPRDHR 0x6886 %U16 #Unsigned
EPwm3Regs.TBPRDM.all 0x68AA %U32 #Unsigned
EPwm3Regs.TBPRDM.half.TBPRD 0x68AB %U16 #Unsigned
EPwm3Regs.TBPRDM.half.TBPRDHR 0x68AA %U16 #Unsigned
EPwm3Regs.TBSTS.all 0x6881 %U16 #Unsigned
EPwm3Regs.TBSTS.bit.CTRDIR 0x6881 %B16 #MASK=0x1
EPwm3Regs.TBSTS.bit.CTRMAX 0x6881 %B16 #MASK=0x4
EPwm3Regs.TBSTS.bit.rsvd1 0x6881 %B16 #MASK=0xFFF8
EPwm3Regs.TBSTS.bit.SYNCI 0x6881 %B16 #MASK=0x2
EPwm3Regs.TZCLR.all 0x6897 %U16 #Unsigned
EPwm3Regs.TZCLR.bit.CBC 0x6897 %B16 #MASK=0x2
EPwm3Regs.TZCLR.bit.DCAEVT1 0x6897 %B16 #MASK=0x8
EPwm3Regs.TZCLR.bit.DCAEVT2 0x6897 %B16 #MASK=0x10
EPwm3Regs.TZCLR.bit.DCBEVT1 0x6897 %B16 #MASK=0x20
EPwm3Regs.TZCLR.bit.DCBEVT2 0x6897 %B16 #MASK=0x40
EPwm3Regs.TZCLR.bit.INT 0x6897 %B16 #MASK=0x1
EPwm3Regs.TZCLR.bit.OST 0x6897 %B16 #MASK=0x4
EPwm3Regs.TZCLR.bit.rsvd1 0x6897 %B16 #MASK=0xFF80
EPwm3Regs.TZCTL.all 0x6894 %U16 #Unsigned
EPwm3Regs.TZCTL.bit.DCAEVT1 0x6894 %B16 #MASK=0x30
EPwm3Regs.TZCTL.bit.DCAEVT2 0x6894 %B16 #MASK=0xC0
EPwm3Regs.TZCTL.bit.DCBEVT1 0x6894 %B16 #MASK=0x300
EPwm3Regs.TZCTL.bit.DCBEVT2 0x6894 %B16 #MASK=0xC00
EPwm3Regs.TZCTL.bit.rsvd1 0x6894 %B16 #MASK=0xF000
EPwm3Regs.TZCTL.bit.TZA 0x6894 %B16 #MASK=0x3
EPwm3Regs.TZCTL.bit.TZB 0x6894 %B16 #MASK=0xC
EPwm3Regs.TZDCSEL.all 0x6893 %U16 #Unsigned
EPwm3Regs.TZDCSEL.bit.DCAEVT1 0x6893 %B16 #MASK=0x7
EPwm3Regs.TZDCSEL.bit.DCAEVT2 0x6893 %B16 #MASK=0x38
EPwm3Regs.TZDCSEL.bit.DCBEVT1 0x6893 %B16 #MASK=0x1C0
EPwm3Regs.TZDCSEL.bit.DCBEVT2 0x6893 %B16 #MASK=0xE00
EPwm3Regs.TZDCSEL.bit.rsvd1 0x6893 %B16 #MASK=0xF000
EPwm3Regs.TZEINT.all 0x6895 %U16 #Unsigned
EPwm3Regs.TZEINT.bit.CBC 0x6895 %B16 #MASK=0x2
EPwm3Regs.TZEINT.bit.DCAEVT1 0x6895 %B16 #MASK=0x8
EPwm3Regs.TZEINT.bit.DCAEVT2 0x6895 %B16 #MASK=0x10
EPwm3Regs.TZEINT.bit.DCBEVT1 0x6895 %B16 #MASK=0x20
EPwm3Regs.TZEINT.bit.DCBEVT2 0x6895 %B16 #MASK=0x40
EPwm3Regs.TZEINT.bit.OST 0x6895 %B16 #MASK=0x4
EPwm3Regs.TZEINT.bit.rsvd1 0x6895 %B16 #MASK=0x1
EPwm3Regs.TZEINT.bit.rsvd2 0x6895 %B16 #MASK=0xFF80
EPwm3Regs.TZFLG.all 0x6896 %U16 #Unsigned
EPwm3Regs.TZFLG.bit.CBC 0x6896 %B16 #MASK=0x2
EPwm3Regs.TZFLG.bit.DCAEVT1 0x6896 %B16 #MASK=0x8
EPwm3Regs.TZFLG.bit.DCAEVT2 0x6896 %B16 #MASK=0x10
EPwm3Regs.TZFLG.bit.DCBEVT1 0x6896 %B16 #MASK=0x20
EPwm3Regs.TZFLG.bit.DCBEVT2 0x6896 %B16 #MASK=0x40
EPwm3Regs.TZFLG.bit.INT 0x6896 %B16 #MASK=0x1
EPwm3Regs.TZFLG.bit.OST 0x6896 %B16 #MASK=0x4
EPwm3Regs.TZFLG.bit.rsvd1 0x6896 %B16 #MASK=0xFF80
EPwm3Regs.TZFRC.all 0x6898 %U16 #Unsigned
EPwm3Regs.TZFRC.bit.CBC 0x6898 %B16 #MASK=0x2
EPwm3Regs.TZFRC.bit.DCAEVT1 0x6898 %B16 #MASK=0x8
EPwm3Regs.TZFRC.bit.DCAEVT2 0x6898 %B16 #MASK=0x10
EPwm3Regs.TZFRC.bit.DCBEVT1 0x6898 %B16 #MASK=0x20
EPwm3Regs.TZFRC.bit.DCBEVT2 0x6898 %B16 #MASK=0x40
EPwm3Regs.TZFRC.bit.OST 0x6898 %B16 #MASK=0x4
EPwm3Regs.TZFRC.bit.rsvd1 0x6898 %B16 #MASK=0x1
EPwm3Regs.TZFRC.bit.rsvd2 0x6898 %B16 #MASK=0xFF80
EPwm3Regs.TZSEL.all 0x6892 %U16 #Unsigned
EPwm3Regs.TZSEL.bit.CBC1 0x6892 %B16 #MASK=0x1
EPwm3Regs.TZSEL.bit.CBC2 0x6892 %B16 #MASK=0x2
EPwm3Regs.TZSEL.bit.CBC3 0x6892 %B16 #MASK=0x4
EPwm3Regs.TZSEL.bit.CBC4 0x6892 %B16 #MASK=0x8
EPwm3Regs.TZSEL.bit.CBC5 0x6892 %B16 #MASK=0x10
EPwm3Regs.TZSEL.bit.CBC6 0x6892 %B16 #MASK=0x20
EPwm3Regs.TZSEL.bit.DCAEVT1 0x6892 %B16 #MASK=0x4000
EPwm3Regs.TZSEL.bit.DCAEVT2 0x6892 %B16 #MASK=0x40
EPwm3Regs.TZSEL.bit.DCBEVT1 0x6892 %B16 #MASK=0x8000
EPwm3Regs.TZSEL.bit.DCBEVT2 0x6892 %B16 #MASK=0x80
EPwm3Regs.TZSEL.bit.OSHT1 0x6892 %B16 #MASK=0x100
EPwm3Regs.TZSEL.bit.OSHT2 0x6892 %B16 #MASK=0x200
EPwm3Regs.TZSEL.bit.OSHT3 0x6892 %B16 #MASK=0x400
EPwm3Regs.TZSEL.bit.OSHT4 0x6892 %B16 #MASK=0x800
EPwm3Regs.TZSEL.bit.OSHT5 0x6892 %B16 #MASK=0x1000
EPwm3Regs.TZSEL.bit.OSHT6 0x6892 %B16 #MASK=0x2000
EPwm4Regs.AQCSFRC.all 0x68CE %U16 #Unsigned
EPwm4Regs.AQCSFRC.bit.CSFA 0x68CE %B16 #MASK=0x3
EPwm4Regs.AQCSFRC.bit.CSFB 0x68CE %B16 #MASK=0xC
EPwm4Regs.AQCSFRC.bit.rsvd1 0x68CE %B16 #MASK=0xFFF0
EPwm4Regs.AQCTLA.all 0x68CB %U16 #Unsigned
EPwm4Regs.AQCTLA.bit.CAD 0x68CB %B16 #MASK=0xC0
EPwm4Regs.AQCTLA.bit.CAU 0x68CB %B16 #MASK=0x30
EPwm4Regs.AQCTLA.bit.CBD 0x68CB %B16 #MASK=0xC00
EPwm4Regs.AQCTLA.bit.CBU 0x68CB %B16 #MASK=0x300
EPwm4Regs.AQCTLA.bit.PRD 0x68CB %B16 #MASK=0xC
EPwm4Regs.AQCTLA.bit.rsvd1 0x68CB %B16 #MASK=0xF000
EPwm4Regs.AQCTLA.bit.ZRO 0x68CB %B16 #MASK=0x3
EPwm4Regs.AQCTLB.all 0x68CC %U16 #Unsigned
EPwm4Regs.AQCTLB.bit.CAD 0x68CC %B16 #MASK=0xC0
EPwm4Regs.AQCTLB.bit.CAU 0x68CC %B16 #MASK=0x30
EPwm4Regs.AQCTLB.bit.CBD 0x68CC %B16 #MASK=0xC00
EPwm4Regs.AQCTLB.bit.CBU 0x68CC %B16 #MASK=0x300
EPwm4Regs.AQCTLB.bit.PRD 0x68CC %B16 #MASK=0xC
EPwm4Regs.AQCTLB.bit.rsvd1 0x68CC %B16 #MASK=0xF000
EPwm4Regs.AQCTLB.bit.ZRO 0x68CC %B16 #MASK=0x3
EPwm4Regs.AQSFRC.all 0x68CD %U16 #Unsigned
EPwm4Regs.AQSFRC.bit.ACTSFA 0x68CD %B16 #MASK=0x3
EPwm4Regs.AQSFRC.bit.ACTSFB 0x68CD %B16 #MASK=0x18
EPwm4Regs.AQSFRC.bit.OTSFA 0x68CD %B16 #MASK=0x4
EPwm4Regs.AQSFRC.bit.OTSFB 0x68CD %B16 #MASK=0x20
EPwm4Regs.AQSFRC.bit.RLDCSF 0x68CD %B16 #MASK=0xC0
EPwm4Regs.AQSFRC.bit.rsvd1 0x68CD %B16 #MASK=0xFF00
EPwm4Regs.CMPA.all 0x68C8 %U32 #Unsigned
EPwm4Regs.CMPA.half.CMPA 0x68C9 %U16 #Unsigned
EPwm4Regs.CMPA.half.CMPAHR 0x68C8 %U16 #Unsigned
EPwm4Regs.CMPAM.all 0x68EC %U32 #Unsigned
EPwm4Regs.CMPAM.half.CMPA 0x68ED %U16 #Unsigned
EPwm4Regs.CMPAM.half.CMPAHR 0x68EC %U16 #Unsigned
EPwm4Regs.CMPB 0x68CA %U16 #Unsigned
EPwm4Regs.CMPCTL.all 0x68C7 %U16 #Unsigned
EPwm4Regs.CMPCTL.bit.LOADAMODE 0x68C7 %B16 #MASK=0x3
EPwm4Regs.CMPCTL.bit.LOADBMODE 0x68C7 %B16 #MASK=0xC
EPwm4Regs.CMPCTL.bit.rsvd1 0x68C7 %B16 #MASK=0x20
EPwm4Regs.CMPCTL.bit.rsvd2 0x68C7 %B16 #MASK=0x80
EPwm4Regs.CMPCTL.bit.rsvd3 0x68C7 %B16 #MASK=0xFC00
EPwm4Regs.CMPCTL.bit.SHDWAFULL 0x68C7 %B16 #MASK=0x100
EPwm4Regs.CMPCTL.bit.SHDWAMODE 0x68C7 %B16 #MASK=0x10
EPwm4Regs.CMPCTL.bit.SHDWBFULL 0x68C7 %B16 #MASK=0x200
EPwm4Regs.CMPCTL.bit.SHDWBMODE 0x68C7 %B16 #MASK=0x40
EPwm4Regs.DBCTL.all 0x68CF %U16 #Unsigned
EPwm4Regs.DBCTL.bit.HALFCYCLE 0x68CF %B16 #MASK=0x8000
EPwm4Regs.DBCTL.bit.IN_MODE 0x68CF %B16 #MASK=0x30
EPwm4Regs.DBCTL.bit.OUT_MODE 0x68CF %B16 #MASK=0x3
EPwm4Regs.DBCTL.bit.POLSEL 0x68CF %B16 #MASK=0xC
EPwm4Regs.DBCTL.bit.rsvd1 0x68CF %B16 #MASK=0x7FC0
EPwm4Regs.DBFED 0x68D1 %U16 #Unsigned
EPwm4Regs.DBRED 0x68D0 %U16 #Unsigned
EPwm4Regs.DCACTL.all 0x68F1 %U16 #Unsigned
EPwm4Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x68F1 %B16 #MASK=0x2
EPwm4Regs.DCACTL.bit.EVT1SOCE 0x68F1 %B16 #MASK=0x4
EPwm4Regs.DCACTL.bit.EVT1SRCSEL 0x68F1 %B16 #MASK=0x1
EPwm4Regs.DCACTL.bit.EVT1SYNCE 0x68F1 %B16 #MASK=0x8
EPwm4Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x68F1 %B16 #MASK=0x200
EPwm4Regs.DCACTL.bit.EVT2SRCSEL 0x68F1 %B16 #MASK=0x100
EPwm4Regs.DCACTL.bit.rsvd1 0x68F1 %B16 #MASK=0xF0
EPwm4Regs.DCACTL.bit.rsvd2 0x68F1 %B16 #MASK=0xFC00
EPwm4Regs.DCBCTL.all 0x68F2 %U16 #Unsigned
EPwm4Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x68F2 %B16 #MASK=0x2
EPwm4Regs.DCBCTL.bit.EVT1SOCE 0x68F2 %B16 #MASK=0x4
EPwm4Regs.DCBCTL.bit.EVT1SRCSEL 0x68F2 %B16 #MASK=0x1
EPwm4Regs.DCBCTL.bit.EVT1SYNCE 0x68F2 %B16 #MASK=0x8
EPwm4Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x68F2 %B16 #MASK=0x200
EPwm4Regs.DCBCTL.bit.EVT2SRCSEL 0x68F2 %B16 #MASK=0x100
EPwm4Regs.DCBCTL.bit.rsvd1 0x68F2 %B16 #MASK=0xF0
EPwm4Regs.DCBCTL.bit.rsvd2 0x68F2 %B16 #MASK=0xFC00
EPwm4Regs.DCCAP 0x68F9 %U16 #Unsigned
EPwm4Regs.DCCAPCTL.all 0x68F4 %U16 #Unsigned
EPwm4Regs.DCCAPCTL.bit.CAPE 0x68F4 %B16 #MASK=0x1
EPwm4Regs.DCCAPCTL.bit.rsvd1 0x68F4 %B16 #MASK=0xFFFC
EPwm4Regs.DCCAPCTL.bit.SHDWMODE 0x68F4 %B16 #MASK=0x2
EPwm4Regs.DCFCTL.all 0x68F3 %U16 #Unsigned
EPwm4Regs.DCFCTL.bit.BLANKE 0x68F3 %B16 #MASK=0x4
EPwm4Regs.DCFCTL.bit.BLANKINV 0x68F3 %B16 #MASK=0x8
EPwm4Regs.DCFCTL.bit.PULSESEL 0x68F3 %B16 #MASK=0x30
EPwm4Regs.DCFCTL.bit.rsvd1 0x68F3 %B16 #MASK=0xFFC0
EPwm4Regs.DCFCTL.bit.SRCSEL 0x68F3 %B16 #MASK=0x3
EPwm4Regs.DCFOFFSET 0x68F5 %U16 #Unsigned
EPwm4Regs.DCFOFFSETCNT 0x68F6 %U16 #Unsigned
EPwm4Regs.DCFWINDOW 0x68F7 %U16 #Unsigned
EPwm4Regs.DCFWINDOWCNT 0x68F8 %U16 #Unsigned
EPwm4Regs.DCTRIPSEL.all 0x68F0 %U16 #Unsigned
EPwm4Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x68F0 %B16 #MASK=0xF
EPwm4Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x68F0 %B16 #MASK=0xF0
EPwm4Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x68F0 %B16 #MASK=0xF00
EPwm4Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x68F0 %B16 #MASK=0xF000
EPwm4Regs.ETCLR.all 0x68DC %U16 #Unsigned
EPwm4Regs.ETCLR.bit.INT 0x68DC %B16 #MASK=0x1
EPwm4Regs.ETCLR.bit.rsvd1 0x68DC %B16 #MASK=0x2
EPwm4Regs.ETCLR.bit.rsvd2 0x68DC %B16 #MASK=0xFFF0
EPwm4Regs.ETCLR.bit.SOCA 0x68DC %B16 #MASK=0x4
EPwm4Regs.ETCLR.bit.SOCB 0x68DC %B16 #MASK=0x8
EPwm4Regs.ETFLG.all 0x68DB %U16 #Unsigned
EPwm4Regs.ETFLG.bit.INT 0x68DB %B16 #MASK=0x1
EPwm4Regs.ETFLG.bit.rsvd1 0x68DB %B16 #MASK=0x2
EPwm4Regs.ETFLG.bit.rsvd2 0x68DB %B16 #MASK=0xFFF0
EPwm4Regs.ETFLG.bit.SOCA 0x68DB %B16 #MASK=0x4
EPwm4Regs.ETFLG.bit.SOCB 0x68DB %B16 #MASK=0x8
EPwm4Regs.ETFRC.all 0x68DD %U16 #Unsigned
EPwm4Regs.ETFRC.bit.INT 0x68DD %B16 #MASK=0x1
EPwm4Regs.ETFRC.bit.rsvd1 0x68DD %B16 #MASK=0x2
EPwm4Regs.ETFRC.bit.rsvd2 0x68DD %B16 #MASK=0xFFF0
EPwm4Regs.ETFRC.bit.SOCA 0x68DD %B16 #MASK=0x4
EPwm4Regs.ETFRC.bit.SOCB 0x68DD %B16 #MASK=0x8
EPwm4Regs.ETPS.all 0x68DA %U16 #Unsigned
EPwm4Regs.ETPS.bit.INTCNT 0x68DA %B16 #MASK=0xC
EPwm4Regs.ETPS.bit.INTPRD 0x68DA %B16 #MASK=0x3
EPwm4Regs.ETPS.bit.rsvd1 0x68DA %B16 #MASK=0xF0
EPwm4Regs.ETPS.bit.SOCACNT 0x68DA %B16 #MASK=0xC00
EPwm4Regs.ETPS.bit.SOCAPRD 0x68DA %B16 #MASK=0x300
EPwm4Regs.ETPS.bit.SOCBCNT 0x68DA %B16 #MASK=0xC000
EPwm4Regs.ETPS.bit.SOCBPRD 0x68DA %B16 #MASK=0x3000
EPwm4Regs.ETSEL.all 0x68D9 %U16 #Unsigned
EPwm4Regs.ETSEL.bit.INTEN 0x68D9 %B16 #MASK=0x8
EPwm4Regs.ETSEL.bit.INTSEL 0x68D9 %B16 #MASK=0x7
EPwm4Regs.ETSEL.bit.rsvd1 0x68D9 %B16 #MASK=0xF0
EPwm4Regs.ETSEL.bit.SOCAEN 0x68D9 %B16 #MASK=0x800
EPwm4Regs.ETSEL.bit.SOCASEL 0x68D9 %B16 #MASK=0x700
EPwm4Regs.ETSEL.bit.SOCBEN 0x68D9 %B16 #MASK=0x8000
EPwm4Regs.ETSEL.bit.SOCBSEL 0x68D9 %B16 #MASK=0x7000
EPwm4Regs.HRCNFG.all 0x68E0 %U16 #Unsigned
EPwm4Regs.HRCNFG.bit.AUTOCONV 0x68E0 %B16 #MASK=0x40
EPwm4Regs.HRCNFG.bit.CTLMODE 0x68E0 %B16 #MASK=0x4
EPwm4Regs.HRCNFG.bit.EDGMODE 0x68E0 %B16 #MASK=0x3
EPwm4Regs.HRCNFG.bit.HRLOAD 0x68E0 %B16 #MASK=0x18
EPwm4Regs.HRCNFG.bit.rsvd1 0x68E0 %B16 #MASK=0xFF00
EPwm4Regs.HRCNFG.bit.SELOUTB 0x68E0 %B16 #MASK=0x20
EPwm4Regs.HRCNFG.bit.SWAPAB 0x68E0 %B16 #MASK=0x80
EPwm4Regs.HRMSTEP 0x68E6 %U16 #Unsigned
EPwm4Regs.HRPCTL.all 0x68E8 %U16 #Unsigned
EPwm4Regs.HRPCTL.bit.HRPE 0x68E8 %B16 #MASK=0x1
EPwm4Regs.HRPCTL.bit.rsvd1 0x68E8 %B16 #MASK=0x2
EPwm4Regs.HRPCTL.bit.rsvd2 0x68E8 %B16 #MASK=0xFFF8
EPwm4Regs.HRPCTL.bit.TBPHSHRLOADE 0x68E8 %B16 #MASK=0x4
EPwm4Regs.PCCTL.all 0x68DE %U16 #Unsigned
EPwm4Regs.PCCTL.bit.CHPDUTY 0x68DE %B16 #MASK=0x700
EPwm4Regs.PCCTL.bit.CHPEN 0x68DE %B16 #MASK=0x1
EPwm4Regs.PCCTL.bit.CHPFREQ 0x68DE %B16 #MASK=0xE0
EPwm4Regs.PCCTL.bit.OSHTWTH 0x68DE %B16 #MASK=0x1E
EPwm4Regs.PCCTL.bit.rsvd1 0x68DE %B16 #MASK=0xF800
EPwm4Regs.rsvd1 0x68DF %U16 #Unsigned
EPwm4Regs.rsvd10[0] 0x68FA %U16 #Unsigned
EPwm4Regs.rsvd10[1] 0x68FB %U16 #Unsigned
EPwm4Regs.rsvd10[2] 0x68FC %U16 #Unsigned
EPwm4Regs.rsvd10[3] 0x68FD %U16 #Unsigned
EPwm4Regs.rsvd10[4] 0x68FE %U16 #Unsigned
EPwm4Regs.rsvd10[5] 0x68FF %U16 #Unsigned
EPwm4Regs.rsvd2 0x68E1 %U16 #Unsigned
EPwm4Regs.rsvd3 0x68E2 %U16 #Unsigned
EPwm4Regs.rsvd4 0x68E3 %U16 #Unsigned
EPwm4Regs.rsvd5 0x68E4 %U16 #Unsigned
EPwm4Regs.rsvd6 0x68E5 %U16 #Unsigned
EPwm4Regs.rsvd7 0x68E7 %U16 #Unsigned
EPwm4Regs.rsvd8 0x68E9 %U16 #Unsigned
EPwm4Regs.rsvd9[0] 0x68EE %U16 #Unsigned
EPwm4Regs.rsvd9[1] 0x68EF %U16 #Unsigned
EPwm4Regs.TBCTL.all 0x68C0 %U16 #Unsigned
EPwm4Regs.TBCTL.bit.CLKDIV 0x68C0 %B16 #MASK=0x1C00
EPwm4Regs.TBCTL.bit.CTRMODE 0x68C0 %B16 #MASK=0x3
EPwm4Regs.TBCTL.bit.FREE_SOFT 0x68C0 %B16 #MASK=0xC000
EPwm4Regs.TBCTL.bit.HSPCLKDIV 0x68C0 %B16 #MASK=0x380
EPwm4Regs.TBCTL.bit.PHSDIR 0x68C0 %B16 #MASK=0x2000
EPwm4Regs.TBCTL.bit.PHSEN 0x68C0 %B16 #MASK=0x4
EPwm4Regs.TBCTL.bit.PRDLD 0x68C0 %B16 #MASK=0x8
EPwm4Regs.TBCTL.bit.SWFSYNC 0x68C0 %B16 #MASK=0x40
EPwm4Regs.TBCTL.bit.SYNCOSEL 0x68C0 %B16 #MASK=0x30
EPwm4Regs.TBCTR 0x68C4 %U16 #Unsigned
EPwm4Regs.TBPHS.all 0x68C2 %U32 #Unsigned
EPwm4Regs.TBPHS.half.TBPHS 0x68C3 %U16 #Unsigned
EPwm4Regs.TBPHS.half.TBPHSHR 0x68C2 %U16 #Unsigned
EPwm4Regs.TBPRD 0x68C5 %U16 #Unsigned
EPwm4Regs.TBPRDHR 0x68C6 %U16 #Unsigned
EPwm4Regs.TBPRDM.all 0x68EA %U32 #Unsigned
EPwm4Regs.TBPRDM.half.TBPRD 0x68EB %U16 #Unsigned
EPwm4Regs.TBPRDM.half.TBPRDHR 0x68EA %U16 #Unsigned
EPwm4Regs.TBSTS.all 0x68C1 %U16 #Unsigned
EPwm4Regs.TBSTS.bit.CTRDIR 0x68C1 %B16 #MASK=0x1
EPwm4Regs.TBSTS.bit.CTRMAX 0x68C1 %B16 #MASK=0x4
EPwm4Regs.TBSTS.bit.rsvd1 0x68C1 %B16 #MASK=0xFFF8
EPwm4Regs.TBSTS.bit.SYNCI 0x68C1 %B16 #MASK=0x2
EPwm4Regs.TZCLR.all 0x68D7 %U16 #Unsigned
EPwm4Regs.TZCLR.bit.CBC 0x68D7 %B16 #MASK=0x2
EPwm4Regs.TZCLR.bit.DCAEVT1 0x68D7 %B16 #MASK=0x8
EPwm4Regs.TZCLR.bit.DCAEVT2 0x68D7 %B16 #MASK=0x10
EPwm4Regs.TZCLR.bit.DCBEVT1 0x68D7 %B16 #MASK=0x20
EPwm4Regs.TZCLR.bit.DCBEVT2 0x68D7 %B16 #MASK=0x40
EPwm4Regs.TZCLR.bit.INT 0x68D7 %B16 #MASK=0x1
EPwm4Regs.TZCLR.bit.OST 0x68D7 %B16 #MASK=0x4
EPwm4Regs.TZCLR.bit.rsvd1 0x68D7 %B16 #MASK=0xFF80
EPwm4Regs.TZCTL.all 0x68D4 %U16 #Unsigned
EPwm4Regs.TZCTL.bit.DCAEVT1 0x68D4 %B16 #MASK=0x30
EPwm4Regs.TZCTL.bit.DCAEVT2 0x68D4 %B16 #MASK=0xC0
EPwm4Regs.TZCTL.bit.DCBEVT1 0x68D4 %B16 #MASK=0x300
EPwm4Regs.TZCTL.bit.DCBEVT2 0x68D4 %B16 #MASK=0xC00
EPwm4Regs.TZCTL.bit.rsvd1 0x68D4 %B16 #MASK=0xF000
EPwm4Regs.TZCTL.bit.TZA 0x68D4 %B16 #MASK=0x3
EPwm4Regs.TZCTL.bit.TZB 0x68D4 %B16 #MASK=0xC
EPwm4Regs.TZDCSEL.all 0x68D3 %U16 #Unsigned
EPwm4Regs.TZDCSEL.bit.DCAEVT1 0x68D3 %B16 #MASK=0x7
EPwm4Regs.TZDCSEL.bit.DCAEVT2 0x68D3 %B16 #MASK=0x38
EPwm4Regs.TZDCSEL.bit.DCBEVT1 0x68D3 %B16 #MASK=0x1C0
EPwm4Regs.TZDCSEL.bit.DCBEVT2 0x68D3 %B16 #MASK=0xE00
EPwm4Regs.TZDCSEL.bit.rsvd1 0x68D3 %B16 #MASK=0xF000
EPwm4Regs.TZEINT.all 0x68D5 %U16 #Unsigned
EPwm4Regs.TZEINT.bit.CBC 0x68D5 %B16 #MASK=0x2
EPwm4Regs.TZEINT.bit.DCAEVT1 0x68D5 %B16 #MASK=0x8
EPwm4Regs.TZEINT.bit.DCAEVT2 0x68D5 %B16 #MASK=0x10
EPwm4Regs.TZEINT.bit.DCBEVT1 0x68D5 %B16 #MASK=0x20
EPwm4Regs.TZEINT.bit.DCBEVT2 0x68D5 %B16 #MASK=0x40
EPwm4Regs.TZEINT.bit.OST 0x68D5 %B16 #MASK=0x4
EPwm4Regs.TZEINT.bit.rsvd1 0x68D5 %B16 #MASK=0x1
EPwm4Regs.TZEINT.bit.rsvd2 0x68D5 %B16 #MASK=0xFF80
EPwm4Regs.TZFLG.all 0x68D6 %U16 #Unsigned
EPwm4Regs.TZFLG.bit.CBC 0x68D6 %B16 #MASK=0x2
EPwm4Regs.TZFLG.bit.DCAEVT1 0x68D6 %B16 #MASK=0x8
EPwm4Regs.TZFLG.bit.DCAEVT2 0x68D6 %B16 #MASK=0x10
EPwm4Regs.TZFLG.bit.DCBEVT1 0x68D6 %B16 #MASK=0x20
EPwm4Regs.TZFLG.bit.DCBEVT2 0x68D6 %B16 #MASK=0x40
EPwm4Regs.TZFLG.bit.INT 0x68D6 %B16 #MASK=0x1
EPwm4Regs.TZFLG.bit.OST 0x68D6 %B16 #MASK=0x4
EPwm4Regs.TZFLG.bit.rsvd1 0x68D6 %B16 #MASK=0xFF80
EPwm4Regs.TZFRC.all 0x68D8 %U16 #Unsigned
EPwm4Regs.TZFRC.bit.CBC 0x68D8 %B16 #MASK=0x2
EPwm4Regs.TZFRC.bit.DCAEVT1 0x68D8 %B16 #MASK=0x8
EPwm4Regs.TZFRC.bit.DCAEVT2 0x68D8 %B16 #MASK=0x10
EPwm4Regs.TZFRC.bit.DCBEVT1 0x68D8 %B16 #MASK=0x20
EPwm4Regs.TZFRC.bit.DCBEVT2 0x68D8 %B16 #MASK=0x40
EPwm4Regs.TZFRC.bit.OST 0x68D8 %B16 #MASK=0x4
EPwm4Regs.TZFRC.bit.rsvd1 0x68D8 %B16 #MASK=0x1
EPwm4Regs.TZFRC.bit.rsvd2 0x68D8 %B16 #MASK=0xFF80
EPwm4Regs.TZSEL.all 0x68D2 %U16 #Unsigned
EPwm4Regs.TZSEL.bit.CBC1 0x68D2 %B16 #MASK=0x1
EPwm4Regs.TZSEL.bit.CBC2 0x68D2 %B16 #MASK=0x2
EPwm4Regs.TZSEL.bit.CBC3 0x68D2 %B16 #MASK=0x4
EPwm4Regs.TZSEL.bit.CBC4 0x68D2 %B16 #MASK=0x8
EPwm4Regs.TZSEL.bit.CBC5 0x68D2 %B16 #MASK=0x10
EPwm4Regs.TZSEL.bit.CBC6 0x68D2 %B16 #MASK=0x20
EPwm4Regs.TZSEL.bit.DCAEVT1 0x68D2 %B16 #MASK=0x4000
EPwm4Regs.TZSEL.bit.DCAEVT2 0x68D2 %B16 #MASK=0x40
EPwm4Regs.TZSEL.bit.DCBEVT1 0x68D2 %B16 #MASK=0x8000
EPwm4Regs.TZSEL.bit.DCBEVT2 0x68D2 %B16 #MASK=0x80
EPwm4Regs.TZSEL.bit.OSHT1 0x68D2 %B16 #MASK=0x100
EPwm4Regs.TZSEL.bit.OSHT2 0x68D2 %B16 #MASK=0x200
EPwm4Regs.TZSEL.bit.OSHT3 0x68D2 %B16 #MASK=0x400
EPwm4Regs.TZSEL.bit.OSHT4 0x68D2 %B16 #MASK=0x800
EPwm4Regs.TZSEL.bit.OSHT5 0x68D2 %B16 #MASK=0x1000
EPwm4Regs.TZSEL.bit.OSHT6 0x68D2 %B16 #MASK=0x2000
EPwm5Regs.AQCSFRC.all 0x690E %U16 #Unsigned
EPwm5Regs.AQCSFRC.bit.CSFA 0x690E %B16 #MASK=0x3
EPwm5Regs.AQCSFRC.bit.CSFB 0x690E %B16 #MASK=0xC
EPwm5Regs.AQCSFRC.bit.rsvd1 0x690E %B16 #MASK=0xFFF0
EPwm5Regs.AQCTLA.all 0x690B %U16 #Unsigned
EPwm5Regs.AQCTLA.bit.CAD 0x690B %B16 #MASK=0xC0
EPwm5Regs.AQCTLA.bit.CAU 0x690B %B16 #MASK=0x30
EPwm5Regs.AQCTLA.bit.CBD 0x690B %B16 #MASK=0xC00
EPwm5Regs.AQCTLA.bit.CBU 0x690B %B16 #MASK=0x300
EPwm5Regs.AQCTLA.bit.PRD 0x690B %B16 #MASK=0xC
EPwm5Regs.AQCTLA.bit.rsvd1 0x690B %B16 #MASK=0xF000
EPwm5Regs.AQCTLA.bit.ZRO 0x690B %B16 #MASK=0x3
EPwm5Regs.AQCTLB.all 0x690C %U16 #Unsigned
EPwm5Regs.AQCTLB.bit.CAD 0x690C %B16 #MASK=0xC0
EPwm5Regs.AQCTLB.bit.CAU 0x690C %B16 #MASK=0x30
EPwm5Regs.AQCTLB.bit.CBD 0x690C %B16 #MASK=0xC00
EPwm5Regs.AQCTLB.bit.CBU 0x690C %B16 #MASK=0x300
EPwm5Regs.AQCTLB.bit.PRD 0x690C %B16 #MASK=0xC
EPwm5Regs.AQCTLB.bit.rsvd1 0x690C %B16 #MASK=0xF000
EPwm5Regs.AQCTLB.bit.ZRO 0x690C %B16 #MASK=0x3
EPwm5Regs.AQSFRC.all 0x690D %U16 #Unsigned
EPwm5Regs.AQSFRC.bit.ACTSFA 0x690D %B16 #MASK=0x3
EPwm5Regs.AQSFRC.bit.ACTSFB 0x690D %B16 #MASK=0x18
EPwm5Regs.AQSFRC.bit.OTSFA 0x690D %B16 #MASK=0x4
EPwm5Regs.AQSFRC.bit.OTSFB 0x690D %B16 #MASK=0x20
EPwm5Regs.AQSFRC.bit.RLDCSF 0x690D %B16 #MASK=0xC0
EPwm5Regs.AQSFRC.bit.rsvd1 0x690D %B16 #MASK=0xFF00
EPwm5Regs.CMPA.all 0x6908 %U32 #Unsigned
EPwm5Regs.CMPA.half.CMPA 0x6909 %U16 #Unsigned
EPwm5Regs.CMPA.half.CMPAHR 0x6908 %U16 #Unsigned
EPwm5Regs.CMPAM.all 0x692C %U32 #Unsigned
EPwm5Regs.CMPAM.half.CMPA 0x692D %U16 #Unsigned
EPwm5Regs.CMPAM.half.CMPAHR 0x692C %U16 #Unsigned
EPwm5Regs.CMPB 0x690A %U16 #Unsigned
EPwm5Regs.CMPCTL.all 0x6907 %U16 #Unsigned
EPwm5Regs.CMPCTL.bit.LOADAMODE 0x6907 %B16 #MASK=0x3
EPwm5Regs.CMPCTL.bit.LOADBMODE 0x6907 %B16 #MASK=0xC
EPwm5Regs.CMPCTL.bit.rsvd1 0x6907 %B16 #MASK=0x20
EPwm5Regs.CMPCTL.bit.rsvd2 0x6907 %B16 #MASK=0x80
EPwm5Regs.CMPCTL.bit.rsvd3 0x6907 %B16 #MASK=0xFC00
EPwm5Regs.CMPCTL.bit.SHDWAFULL 0x6907 %B16 #MASK=0x100
EPwm5Regs.CMPCTL.bit.SHDWAMODE 0x6907 %B16 #MASK=0x10
EPwm5Regs.CMPCTL.bit.SHDWBFULL 0x6907 %B16 #MASK=0x200
EPwm5Regs.CMPCTL.bit.SHDWBMODE 0x6907 %B16 #MASK=0x40
EPwm5Regs.DBCTL.all 0x690F %U16 #Unsigned
EPwm5Regs.DBCTL.bit.HALFCYCLE 0x690F %B16 #MASK=0x8000
EPwm5Regs.DBCTL.bit.IN_MODE 0x690F %B16 #MASK=0x30
EPwm5Regs.DBCTL.bit.OUT_MODE 0x690F %B16 #MASK=0x3
EPwm5Regs.DBCTL.bit.POLSEL 0x690F %B16 #MASK=0xC
EPwm5Regs.DBCTL.bit.rsvd1 0x690F %B16 #MASK=0x7FC0
EPwm5Regs.DBFED 0x6911 %U16 #Unsigned
EPwm5Regs.DBRED 0x6910 %U16 #Unsigned
EPwm5Regs.DCACTL.all 0x6931 %U16 #Unsigned
EPwm5Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x6931 %B16 #MASK=0x2
EPwm5Regs.DCACTL.bit.EVT1SOCE 0x6931 %B16 #MASK=0x4
EPwm5Regs.DCACTL.bit.EVT1SRCSEL 0x6931 %B16 #MASK=0x1
EPwm5Regs.DCACTL.bit.EVT1SYNCE 0x6931 %B16 #MASK=0x8
EPwm5Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x6931 %B16 #MASK=0x200
EPwm5Regs.DCACTL.bit.EVT2SRCSEL 0x6931 %B16 #MASK=0x100
EPwm5Regs.DCACTL.bit.rsvd1 0x6931 %B16 #MASK=0xF0
EPwm5Regs.DCACTL.bit.rsvd2 0x6931 %B16 #MASK=0xFC00
EPwm5Regs.DCBCTL.all 0x6932 %U16 #Unsigned
EPwm5Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x6932 %B16 #MASK=0x2
EPwm5Regs.DCBCTL.bit.EVT1SOCE 0x6932 %B16 #MASK=0x4
EPwm5Regs.DCBCTL.bit.EVT1SRCSEL 0x6932 %B16 #MASK=0x1
EPwm5Regs.DCBCTL.bit.EVT1SYNCE 0x6932 %B16 #MASK=0x8
EPwm5Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x6932 %B16 #MASK=0x200
EPwm5Regs.DCBCTL.bit.EVT2SRCSEL 0x6932 %B16 #MASK=0x100
EPwm5Regs.DCBCTL.bit.rsvd1 0x6932 %B16 #MASK=0xF0
EPwm5Regs.DCBCTL.bit.rsvd2 0x6932 %B16 #MASK=0xFC00
EPwm5Regs.DCCAP 0x6939 %U16 #Unsigned
EPwm5Regs.DCCAPCTL.all 0x6934 %U16 #Unsigned
EPwm5Regs.DCCAPCTL.bit.CAPE 0x6934 %B16 #MASK=0x1
EPwm5Regs.DCCAPCTL.bit.rsvd1 0x6934 %B16 #MASK=0xFFFC
EPwm5Regs.DCCAPCTL.bit.SHDWMODE 0x6934 %B16 #MASK=0x2
EPwm5Regs.DCFCTL.all 0x6933 %U16 #Unsigned
EPwm5Regs.DCFCTL.bit.BLANKE 0x6933 %B16 #MASK=0x4
EPwm5Regs.DCFCTL.bit.BLANKINV 0x6933 %B16 #MASK=0x8
EPwm5Regs.DCFCTL.bit.PULSESEL 0x6933 %B16 #MASK=0x30
EPwm5Regs.DCFCTL.bit.rsvd1 0x6933 %B16 #MASK=0xFFC0
EPwm5Regs.DCFCTL.bit.SRCSEL 0x6933 %B16 #MASK=0x3
EPwm5Regs.DCFOFFSET 0x6935 %U16 #Unsigned
EPwm5Regs.DCFOFFSETCNT 0x6936 %U16 #Unsigned
EPwm5Regs.DCFWINDOW 0x6937 %U16 #Unsigned
EPwm5Regs.DCFWINDOWCNT 0x6938 %U16 #Unsigned
EPwm5Regs.DCTRIPSEL.all 0x6930 %U16 #Unsigned
EPwm5Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x6930 %B16 #MASK=0xF
EPwm5Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x6930 %B16 #MASK=0xF0
EPwm5Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x6930 %B16 #MASK=0xF00
EPwm5Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x6930 %B16 #MASK=0xF000
EPwm5Regs.ETCLR.all 0x691C %U16 #Unsigned
EPwm5Regs.ETCLR.bit.INT 0x691C %B16 #MASK=0x1
EPwm5Regs.ETCLR.bit.rsvd1 0x691C %B16 #MASK=0x2
EPwm5Regs.ETCLR.bit.rsvd2 0x691C %B16 #MASK=0xFFF0
EPwm5Regs.ETCLR.bit.SOCA 0x691C %B16 #MASK=0x4
EPwm5Regs.ETCLR.bit.SOCB 0x691C %B16 #MASK=0x8
EPwm5Regs.ETFLG.all 0x691B %U16 #Unsigned
EPwm5Regs.ETFLG.bit.INT 0x691B %B16 #MASK=0x1
EPwm5Regs.ETFLG.bit.rsvd1 0x691B %B16 #MASK=0x2
EPwm5Regs.ETFLG.bit.rsvd2 0x691B %B16 #MASK=0xFFF0
EPwm5Regs.ETFLG.bit.SOCA 0x691B %B16 #MASK=0x4
EPwm5Regs.ETFLG.bit.SOCB 0x691B %B16 #MASK=0x8
EPwm5Regs.ETFRC.all 0x691D %U16 #Unsigned
EPwm5Regs.ETFRC.bit.INT 0x691D %B16 #MASK=0x1
EPwm5Regs.ETFRC.bit.rsvd1 0x691D %B16 #MASK=0x2
EPwm5Regs.ETFRC.bit.rsvd2 0x691D %B16 #MASK=0xFFF0
EPwm5Regs.ETFRC.bit.SOCA 0x691D %B16 #MASK=0x4
EPwm5Regs.ETFRC.bit.SOCB 0x691D %B16 #MASK=0x8
EPwm5Regs.ETPS.all 0x691A %U16 #Unsigned
EPwm5Regs.ETPS.bit.INTCNT 0x691A %B16 #MASK=0xC
EPwm5Regs.ETPS.bit.INTPRD 0x691A %B16 #MASK=0x3
EPwm5Regs.ETPS.bit.rsvd1 0x691A %B16 #MASK=0xF0
EPwm5Regs.ETPS.bit.SOCACNT 0x691A %B16 #MASK=0xC00
EPwm5Regs.ETPS.bit.SOCAPRD 0x691A %B16 #MASK=0x300
EPwm5Regs.ETPS.bit.SOCBCNT 0x691A %B16 #MASK=0xC000
EPwm5Regs.ETPS.bit.SOCBPRD 0x691A %B16 #MASK=0x3000
EPwm5Regs.ETSEL.all 0x6919 %U16 #Unsigned
EPwm5Regs.ETSEL.bit.INTEN 0x6919 %B16 #MASK=0x8
EPwm5Regs.ETSEL.bit.INTSEL 0x6919 %B16 #MASK=0x7
EPwm5Regs.ETSEL.bit.rsvd1 0x6919 %B16 #MASK=0xF0
EPwm5Regs.ETSEL.bit.SOCAEN 0x6919 %B16 #MASK=0x800
EPwm5Regs.ETSEL.bit.SOCASEL 0x6919 %B16 #MASK=0x700
EPwm5Regs.ETSEL.bit.SOCBEN 0x6919 %B16 #MASK=0x8000
EPwm5Regs.ETSEL.bit.SOCBSEL 0x6919 %B16 #MASK=0x7000
EPwm5Regs.HRCNFG.all 0x6920 %U16 #Unsigned
EPwm5Regs.HRCNFG.bit.AUTOCONV 0x6920 %B16 #MASK=0x40
EPwm5Regs.HRCNFG.bit.CTLMODE 0x6920 %B16 #MASK=0x4
EPwm5Regs.HRCNFG.bit.EDGMODE 0x6920 %B16 #MASK=0x3
EPwm5Regs.HRCNFG.bit.HRLOAD 0x6920 %B16 #MASK=0x18
EPwm5Regs.HRCNFG.bit.rsvd1 0x6920 %B16 #MASK=0xFF00
EPwm5Regs.HRCNFG.bit.SELOUTB 0x6920 %B16 #MASK=0x20
EPwm5Regs.HRCNFG.bit.SWAPAB 0x6920 %B16 #MASK=0x80
EPwm5Regs.HRMSTEP 0x6926 %U16 #Unsigned
EPwm5Regs.HRPCTL.all 0x6928 %U16 #Unsigned
EPwm5Regs.HRPCTL.bit.HRPE 0x6928 %B16 #MASK=0x1
EPwm5Regs.HRPCTL.bit.rsvd1 0x6928 %B16 #MASK=0x2
EPwm5Regs.HRPCTL.bit.rsvd2 0x6928 %B16 #MASK=0xFFF8
EPwm5Regs.HRPCTL.bit.TBPHSHRLOADE 0x6928 %B16 #MASK=0x4
EPwm5Regs.PCCTL.all 0x691E %U16 #Unsigned
EPwm5Regs.PCCTL.bit.CHPDUTY 0x691E %B16 #MASK=0x700
EPwm5Regs.PCCTL.bit.CHPEN 0x691E %B16 #MASK=0x1
EPwm5Regs.PCCTL.bit.CHPFREQ 0x691E %B16 #MASK=0xE0
EPwm5Regs.PCCTL.bit.OSHTWTH 0x691E %B16 #MASK=0x1E
EPwm5Regs.PCCTL.bit.rsvd1 0x691E %B16 #MASK=0xF800
EPwm5Regs.rsvd1 0x691F %U16 #Unsigned
EPwm5Regs.rsvd10[0] 0x693A %U16 #Unsigned
EPwm5Regs.rsvd10[1] 0x693B %U16 #Unsigned
EPwm5Regs.rsvd10[2] 0x693C %U16 #Unsigned
EPwm5Regs.rsvd10[3] 0x693D %U16 #Unsigned
EPwm5Regs.rsvd10[4] 0x693E %U16 #Unsigned
EPwm5Regs.rsvd10[5] 0x693F %U16 #Unsigned
EPwm5Regs.rsvd2 0x6921 %U16 #Unsigned
EPwm5Regs.rsvd3 0x6922 %U16 #Unsigned
EPwm5Regs.rsvd4 0x6923 %U16 #Unsigned
EPwm5Regs.rsvd5 0x6924 %U16 #Unsigned
EPwm5Regs.rsvd6 0x6925 %U16 #Unsigned
EPwm5Regs.rsvd7 0x6927 %U16 #Unsigned
EPwm5Regs.rsvd8 0x6929 %U16 #Unsigned
EPwm5Regs.rsvd9[0] 0x692E %U16 #Unsigned
EPwm5Regs.rsvd9[1] 0x692F %U16 #Unsigned
EPwm5Regs.TBCTL.all 0x6900 %U16 #Unsigned
EPwm5Regs.TBCTL.bit.CLKDIV 0x6900 %B16 #MASK=0x1C00
EPwm5Regs.TBCTL.bit.CTRMODE 0x6900 %B16 #MASK=0x3
EPwm5Regs.TBCTL.bit.FREE_SOFT 0x6900 %B16 #MASK=0xC000
EPwm5Regs.TBCTL.bit.HSPCLKDIV 0x6900 %B16 #MASK=0x380
EPwm5Regs.TBCTL.bit.PHSDIR 0x6900 %B16 #MASK=0x2000
EPwm5Regs.TBCTL.bit.PHSEN 0x6900 %B16 #MASK=0x4
EPwm5Regs.TBCTL.bit.PRDLD 0x6900 %B16 #MASK=0x8
EPwm5Regs.TBCTL.bit.SWFSYNC 0x6900 %B16 #MASK=0x40
EPwm5Regs.TBCTL.bit.SYNCOSEL 0x6900 %B16 #MASK=0x30
EPwm5Regs.TBCTR 0x6904 %U16 #Unsigned
EPwm5Regs.TBPHS.all 0x6902 %U32 #Unsigned
EPwm5Regs.TBPHS.half.TBPHS 0x6903 %U16 #Unsigned
EPwm5Regs.TBPHS.half.TBPHSHR 0x6902 %U16 #Unsigned
EPwm5Regs.TBPRD 0x6905 %U16 #Unsigned
EPwm5Regs.TBPRDHR 0x6906 %U16 #Unsigned
EPwm5Regs.TBPRDM.all 0x692A %U32 #Unsigned
EPwm5Regs.TBPRDM.half.TBPRD 0x692B %U16 #Unsigned
EPwm5Regs.TBPRDM.half.TBPRDHR 0x692A %U16 #Unsigned
EPwm5Regs.TBSTS.all 0x6901 %U16 #Unsigned
EPwm5Regs.TBSTS.bit.CTRDIR 0x6901 %B16 #MASK=0x1
EPwm5Regs.TBSTS.bit.CTRMAX 0x6901 %B16 #MASK=0x4
EPwm5Regs.TBSTS.bit.rsvd1 0x6901 %B16 #MASK=0xFFF8
EPwm5Regs.TBSTS.bit.SYNCI 0x6901 %B16 #MASK=0x2
EPwm5Regs.TZCLR.all 0x6917 %U16 #Unsigned
EPwm5Regs.TZCLR.bit.CBC 0x6917 %B16 #MASK=0x2
EPwm5Regs.TZCLR.bit.DCAEVT1 0x6917 %B16 #MASK=0x8
EPwm5Regs.TZCLR.bit.DCAEVT2 0x6917 %B16 #MASK=0x10
EPwm5Regs.TZCLR.bit.DCBEVT1 0x6917 %B16 #MASK=0x20
EPwm5Regs.TZCLR.bit.DCBEVT2 0x6917 %B16 #MASK=0x40
EPwm5Regs.TZCLR.bit.INT 0x6917 %B16 #MASK=0x1
EPwm5Regs.TZCLR.bit.OST 0x6917 %B16 #MASK=0x4
EPwm5Regs.TZCLR.bit.rsvd1 0x6917 %B16 #MASK=0xFF80
EPwm5Regs.TZCTL.all 0x6914 %U16 #Unsigned
EPwm5Regs.TZCTL.bit.DCAEVT1 0x6914 %B16 #MASK=0x30
EPwm5Regs.TZCTL.bit.DCAEVT2 0x6914 %B16 #MASK=0xC0
EPwm5Regs.TZCTL.bit.DCBEVT1 0x6914 %B16 #MASK=0x300
EPwm5Regs.TZCTL.bit.DCBEVT2 0x6914 %B16 #MASK=0xC00
EPwm5Regs.TZCTL.bit.rsvd1 0x6914 %B16 #MASK=0xF000
EPwm5Regs.TZCTL.bit.TZA 0x6914 %B16 #MASK=0x3
EPwm5Regs.TZCTL.bit.TZB 0x6914 %B16 #MASK=0xC
EPwm5Regs.TZDCSEL.all 0x6913 %U16 #Unsigned
EPwm5Regs.TZDCSEL.bit.DCAEVT1 0x6913 %B16 #MASK=0x7
EPwm5Regs.TZDCSEL.bit.DCAEVT2 0x6913 %B16 #MASK=0x38
EPwm5Regs.TZDCSEL.bit.DCBEVT1 0x6913 %B16 #MASK=0x1C0
EPwm5Regs.TZDCSEL.bit.DCBEVT2 0x6913 %B16 #MASK=0xE00
EPwm5Regs.TZDCSEL.bit.rsvd1 0x6913 %B16 #MASK=0xF000
EPwm5Regs.TZEINT.all 0x6915 %U16 #Unsigned
EPwm5Regs.TZEINT.bit.CBC 0x6915 %B16 #MASK=0x2
EPwm5Regs.TZEINT.bit.DCAEVT1 0x6915 %B16 #MASK=0x8
EPwm5Regs.TZEINT.bit.DCAEVT2 0x6915 %B16 #MASK=0x10
EPwm5Regs.TZEINT.bit.DCBEVT1 0x6915 %B16 #MASK=0x20
EPwm5Regs.TZEINT.bit.DCBEVT2 0x6915 %B16 #MASK=0x40
EPwm5Regs.TZEINT.bit.OST 0x6915 %B16 #MASK=0x4
EPwm5Regs.TZEINT.bit.rsvd1 0x6915 %B16 #MASK=0x1
EPwm5Regs.TZEINT.bit.rsvd2 0x6915 %B16 #MASK=0xFF80
EPwm5Regs.TZFLG.all 0x6916 %U16 #Unsigned
EPwm5Regs.TZFLG.bit.CBC 0x6916 %B16 #MASK=0x2
EPwm5Regs.TZFLG.bit.DCAEVT1 0x6916 %B16 #MASK=0x8
EPwm5Regs.TZFLG.bit.DCAEVT2 0x6916 %B16 #MASK=0x10
EPwm5Regs.TZFLG.bit.DCBEVT1 0x6916 %B16 #MASK=0x20
EPwm5Regs.TZFLG.bit.DCBEVT2 0x6916 %B16 #MASK=0x40
EPwm5Regs.TZFLG.bit.INT 0x6916 %B16 #MASK=0x1
EPwm5Regs.TZFLG.bit.OST 0x6916 %B16 #MASK=0x4
EPwm5Regs.TZFLG.bit.rsvd1 0x6916 %B16 #MASK=0xFF80
EPwm5Regs.TZFRC.all 0x6918 %U16 #Unsigned
EPwm5Regs.TZFRC.bit.CBC 0x6918 %B16 #MASK=0x2
EPwm5Regs.TZFRC.bit.DCAEVT1 0x6918 %B16 #MASK=0x8
EPwm5Regs.TZFRC.bit.DCAEVT2 0x6918 %B16 #MASK=0x10
EPwm5Regs.TZFRC.bit.DCBEVT1 0x6918 %B16 #MASK=0x20
EPwm5Regs.TZFRC.bit.DCBEVT2 0x6918 %B16 #MASK=0x40
EPwm5Regs.TZFRC.bit.OST 0x6918 %B16 #MASK=0x4
EPwm5Regs.TZFRC.bit.rsvd1 0x6918 %B16 #MASK=0x1
EPwm5Regs.TZFRC.bit.rsvd2 0x6918 %B16 #MASK=0xFF80
EPwm5Regs.TZSEL.all 0x6912 %U16 #Unsigned
EPwm5Regs.TZSEL.bit.CBC1 0x6912 %B16 #MASK=0x1
EPwm5Regs.TZSEL.bit.CBC2 0x6912 %B16 #MASK=0x2
EPwm5Regs.TZSEL.bit.CBC3 0x6912 %B16 #MASK=0x4
EPwm5Regs.TZSEL.bit.CBC4 0x6912 %B16 #MASK=0x8
EPwm5Regs.TZSEL.bit.CBC5 0x6912 %B16 #MASK=0x10
EPwm5Regs.TZSEL.bit.CBC6 0x6912 %B16 #MASK=0x20
EPwm5Regs.TZSEL.bit.DCAEVT1 0x6912 %B16 #MASK=0x4000
EPwm5Regs.TZSEL.bit.DCAEVT2 0x6912 %B16 #MASK=0x40
EPwm5Regs.TZSEL.bit.DCBEVT1 0x6912 %B16 #MASK=0x8000
EPwm5Regs.TZSEL.bit.DCBEVT2 0x6912 %B16 #MASK=0x80
EPwm5Regs.TZSEL.bit.OSHT1 0x6912 %B16 #MASK=0x100
EPwm5Regs.TZSEL.bit.OSHT2 0x6912 %B16 #MASK=0x200
EPwm5Regs.TZSEL.bit.OSHT3 0x6912 %B16 #MASK=0x400
EPwm5Regs.TZSEL.bit.OSHT4 0x6912 %B16 #MASK=0x800
EPwm5Regs.TZSEL.bit.OSHT5 0x6912 %B16 #MASK=0x1000
EPwm5Regs.TZSEL.bit.OSHT6 0x6912 %B16 #MASK=0x2000
EPwm6Regs.AQCSFRC.all 0x694E %U16 #Unsigned
EPwm6Regs.AQCSFRC.bit.CSFA 0x694E %B16 #MASK=0x3
EPwm6Regs.AQCSFRC.bit.CSFB 0x694E %B16 #MASK=0xC
EPwm6Regs.AQCSFRC.bit.rsvd1 0x694E %B16 #MASK=0xFFF0
EPwm6Regs.AQCTLA.all 0x694B %U16 #Unsigned
EPwm6Regs.AQCTLA.bit.CAD 0x694B %B16 #MASK=0xC0
EPwm6Regs.AQCTLA.bit.CAU 0x694B %B16 #MASK=0x30
EPwm6Regs.AQCTLA.bit.CBD 0x694B %B16 #MASK=0xC00
EPwm6Regs.AQCTLA.bit.CBU 0x694B %B16 #MASK=0x300
EPwm6Regs.AQCTLA.bit.PRD 0x694B %B16 #MASK=0xC
EPwm6Regs.AQCTLA.bit.rsvd1 0x694B %B16 #MASK=0xF000
EPwm6Regs.AQCTLA.bit.ZRO 0x694B %B16 #MASK=0x3
EPwm6Regs.AQCTLB.all 0x694C %U16 #Unsigned
EPwm6Regs.AQCTLB.bit.CAD 0x694C %B16 #MASK=0xC0
EPwm6Regs.AQCTLB.bit.CAU 0x694C %B16 #MASK=0x30
EPwm6Regs.AQCTLB.bit.CBD 0x694C %B16 #MASK=0xC00
EPwm6Regs.AQCTLB.bit.CBU 0x694C %B16 #MASK=0x300
EPwm6Regs.AQCTLB.bit.PRD 0x694C %B16 #MASK=0xC
EPwm6Regs.AQCTLB.bit.rsvd1 0x694C %B16 #MASK=0xF000
EPwm6Regs.AQCTLB.bit.ZRO 0x694C %B16 #MASK=0x3
EPwm6Regs.AQSFRC.all 0x694D %U16 #Unsigned
EPwm6Regs.AQSFRC.bit.ACTSFA 0x694D %B16 #MASK=0x3
EPwm6Regs.AQSFRC.bit.ACTSFB 0x694D %B16 #MASK=0x18
EPwm6Regs.AQSFRC.bit.OTSFA 0x694D %B16 #MASK=0x4
EPwm6Regs.AQSFRC.bit.OTSFB 0x694D %B16 #MASK=0x20
EPwm6Regs.AQSFRC.bit.RLDCSF 0x694D %B16 #MASK=0xC0
EPwm6Regs.AQSFRC.bit.rsvd1 0x694D %B16 #MASK=0xFF00
EPwm6Regs.CMPA.all 0x6948 %U32 #Unsigned
EPwm6Regs.CMPA.half.CMPA 0x6949 %U16 #Unsigned
EPwm6Regs.CMPA.half.CMPAHR 0x6948 %U16 #Unsigned
EPwm6Regs.CMPAM.all 0x696C %U32 #Unsigned
EPwm6Regs.CMPAM.half.CMPA 0x696D %U16 #Unsigned
EPwm6Regs.CMPAM.half.CMPAHR 0x696C %U16 #Unsigned
EPwm6Regs.CMPB 0x694A %U16 #Unsigned
EPwm6Regs.CMPCTL.all 0x6947 %U16 #Unsigned
EPwm6Regs.CMPCTL.bit.LOADAMODE 0x6947 %B16 #MASK=0x3
EPwm6Regs.CMPCTL.bit.LOADBMODE 0x6947 %B16 #MASK=0xC
EPwm6Regs.CMPCTL.bit.rsvd1 0x6947 %B16 #MASK=0x20
EPwm6Regs.CMPCTL.bit.rsvd2 0x6947 %B16 #MASK=0x80
EPwm6Regs.CMPCTL.bit.rsvd3 0x6947 %B16 #MASK=0xFC00
EPwm6Regs.CMPCTL.bit.SHDWAFULL 0x6947 %B16 #MASK=0x100
EPwm6Regs.CMPCTL.bit.SHDWAMODE 0x6947 %B16 #MASK=0x10
EPwm6Regs.CMPCTL.bit.SHDWBFULL 0x6947 %B16 #MASK=0x200
EPwm6Regs.CMPCTL.bit.SHDWBMODE 0x6947 %B16 #MASK=0x40
EPwm6Regs.DBCTL.all 0x694F %U16 #Unsigned
EPwm6Regs.DBCTL.bit.HALFCYCLE 0x694F %B16 #MASK=0x8000
EPwm6Regs.DBCTL.bit.IN_MODE 0x694F %B16 #MASK=0x30
EPwm6Regs.DBCTL.bit.OUT_MODE 0x694F %B16 #MASK=0x3
EPwm6Regs.DBCTL.bit.POLSEL 0x694F %B16 #MASK=0xC
EPwm6Regs.DBCTL.bit.rsvd1 0x694F %B16 #MASK=0x7FC0
EPwm6Regs.DBFED 0x6951 %U16 #Unsigned
EPwm6Regs.DBRED 0x6950 %U16 #Unsigned
EPwm6Regs.DCACTL.all 0x6971 %U16 #Unsigned
EPwm6Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x6971 %B16 #MASK=0x2
EPwm6Regs.DCACTL.bit.EVT1SOCE 0x6971 %B16 #MASK=0x4
EPwm6Regs.DCACTL.bit.EVT1SRCSEL 0x6971 %B16 #MASK=0x1
EPwm6Regs.DCACTL.bit.EVT1SYNCE 0x6971 %B16 #MASK=0x8
EPwm6Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x6971 %B16 #MASK=0x200
EPwm6Regs.DCACTL.bit.EVT2SRCSEL 0x6971 %B16 #MASK=0x100
EPwm6Regs.DCACTL.bit.rsvd1 0x6971 %B16 #MASK=0xF0
EPwm6Regs.DCACTL.bit.rsvd2 0x6971 %B16 #MASK=0xFC00
EPwm6Regs.DCBCTL.all 0x6972 %U16 #Unsigned
EPwm6Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x6972 %B16 #MASK=0x2
EPwm6Regs.DCBCTL.bit.EVT1SOCE 0x6972 %B16 #MASK=0x4
EPwm6Regs.DCBCTL.bit.EVT1SRCSEL 0x6972 %B16 #MASK=0x1
EPwm6Regs.DCBCTL.bit.EVT1SYNCE 0x6972 %B16 #MASK=0x8
EPwm6Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x6972 %B16 #MASK=0x200
EPwm6Regs.DCBCTL.bit.EVT2SRCSEL 0x6972 %B16 #MASK=0x100
EPwm6Regs.DCBCTL.bit.rsvd1 0x6972 %B16 #MASK=0xF0
EPwm6Regs.DCBCTL.bit.rsvd2 0x6972 %B16 #MASK=0xFC00
EPwm6Regs.DCCAP 0x6979 %U16 #Unsigned
EPwm6Regs.DCCAPCTL.all 0x6974 %U16 #Unsigned
EPwm6Regs.DCCAPCTL.bit.CAPE 0x6974 %B16 #MASK=0x1
EPwm6Regs.DCCAPCTL.bit.rsvd1 0x6974 %B16 #MASK=0xFFFC
EPwm6Regs.DCCAPCTL.bit.SHDWMODE 0x6974 %B16 #MASK=0x2
EPwm6Regs.DCFCTL.all 0x6973 %U16 #Unsigned
EPwm6Regs.DCFCTL.bit.BLANKE 0x6973 %B16 #MASK=0x4
EPwm6Regs.DCFCTL.bit.BLANKINV 0x6973 %B16 #MASK=0x8
EPwm6Regs.DCFCTL.bit.PULSESEL 0x6973 %B16 #MASK=0x30
EPwm6Regs.DCFCTL.bit.rsvd1 0x6973 %B16 #MASK=0xFFC0
EPwm6Regs.DCFCTL.bit.SRCSEL 0x6973 %B16 #MASK=0x3
EPwm6Regs.DCFOFFSET 0x6975 %U16 #Unsigned
EPwm6Regs.DCFOFFSETCNT 0x6976 %U16 #Unsigned
EPwm6Regs.DCFWINDOW 0x6977 %U16 #Unsigned
EPwm6Regs.DCFWINDOWCNT 0x6978 %U16 #Unsigned
EPwm6Regs.DCTRIPSEL.all 0x6970 %U16 #Unsigned
EPwm6Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x6970 %B16 #MASK=0xF
EPwm6Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x6970 %B16 #MASK=0xF0
EPwm6Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x6970 %B16 #MASK=0xF00
EPwm6Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x6970 %B16 #MASK=0xF000
EPwm6Regs.ETCLR.all 0x695C %U16 #Unsigned
EPwm6Regs.ETCLR.bit.INT 0x695C %B16 #MASK=0x1
EPwm6Regs.ETCLR.bit.rsvd1 0x695C %B16 #MASK=0x2
EPwm6Regs.ETCLR.bit.rsvd2 0x695C %B16 #MASK=0xFFF0
EPwm6Regs.ETCLR.bit.SOCA 0x695C %B16 #MASK=0x4
EPwm6Regs.ETCLR.bit.SOCB 0x695C %B16 #MASK=0x8
EPwm6Regs.ETFLG.all 0x695B %U16 #Unsigned
EPwm6Regs.ETFLG.bit.INT 0x695B %B16 #MASK=0x1
EPwm6Regs.ETFLG.bit.rsvd1 0x695B %B16 #MASK=0x2
EPwm6Regs.ETFLG.bit.rsvd2 0x695B %B16 #MASK=0xFFF0
EPwm6Regs.ETFLG.bit.SOCA 0x695B %B16 #MASK=0x4
EPwm6Regs.ETFLG.bit.SOCB 0x695B %B16 #MASK=0x8
EPwm6Regs.ETFRC.all 0x695D %U16 #Unsigned
EPwm6Regs.ETFRC.bit.INT 0x695D %B16 #MASK=0x1
EPwm6Regs.ETFRC.bit.rsvd1 0x695D %B16 #MASK=0x2
EPwm6Regs.ETFRC.bit.rsvd2 0x695D %B16 #MASK=0xFFF0
EPwm6Regs.ETFRC.bit.SOCA 0x695D %B16 #MASK=0x4
EPwm6Regs.ETFRC.bit.SOCB 0x695D %B16 #MASK=0x8
EPwm6Regs.ETPS.all 0x695A %U16 #Unsigned
EPwm6Regs.ETPS.bit.INTCNT 0x695A %B16 #MASK=0xC
EPwm6Regs.ETPS.bit.INTPRD 0x695A %B16 #MASK=0x3
EPwm6Regs.ETPS.bit.rsvd1 0x695A %B16 #MASK=0xF0
EPwm6Regs.ETPS.bit.SOCACNT 0x695A %B16 #MASK=0xC00
EPwm6Regs.ETPS.bit.SOCAPRD 0x695A %B16 #MASK=0x300
EPwm6Regs.ETPS.bit.SOCBCNT 0x695A %B16 #MASK=0xC000
EPwm6Regs.ETPS.bit.SOCBPRD 0x695A %B16 #MASK=0x3000
EPwm6Regs.ETSEL.all 0x6959 %U16 #Unsigned
EPwm6Regs.ETSEL.bit.INTEN 0x6959 %B16 #MASK=0x8
EPwm6Regs.ETSEL.bit.INTSEL 0x6959 %B16 #MASK=0x7
EPwm6Regs.ETSEL.bit.rsvd1 0x6959 %B16 #MASK=0xF0
EPwm6Regs.ETSEL.bit.SOCAEN 0x6959 %B16 #MASK=0x800
EPwm6Regs.ETSEL.bit.SOCASEL 0x6959 %B16 #MASK=0x700
EPwm6Regs.ETSEL.bit.SOCBEN 0x6959 %B16 #MASK=0x8000
EPwm6Regs.ETSEL.bit.SOCBSEL 0x6959 %B16 #MASK=0x7000
EPwm6Regs.HRCNFG.all 0x6960 %U16 #Unsigned
EPwm6Regs.HRCNFG.bit.AUTOCONV 0x6960 %B16 #MASK=0x40
EPwm6Regs.HRCNFG.bit.CTLMODE 0x6960 %B16 #MASK=0x4
EPwm6Regs.HRCNFG.bit.EDGMODE 0x6960 %B16 #MASK=0x3
EPwm6Regs.HRCNFG.bit.HRLOAD 0x6960 %B16 #MASK=0x18
EPwm6Regs.HRCNFG.bit.rsvd1 0x6960 %B16 #MASK=0xFF00
EPwm6Regs.HRCNFG.bit.SELOUTB 0x6960 %B16 #MASK=0x20
EPwm6Regs.HRCNFG.bit.SWAPAB 0x6960 %B16 #MASK=0x80
EPwm6Regs.HRMSTEP 0x6966 %U16 #Unsigned
EPwm6Regs.HRPCTL.all 0x6968 %U16 #Unsigned
EPwm6Regs.HRPCTL.bit.HRPE 0x6968 %B16 #MASK=0x1
EPwm6Regs.HRPCTL.bit.rsvd1 0x6968 %B16 #MASK=0x2
EPwm6Regs.HRPCTL.bit.rsvd2 0x6968 %B16 #MASK=0xFFF8
EPwm6Regs.HRPCTL.bit.TBPHSHRLOADE 0x6968 %B16 #MASK=0x4
EPwm6Regs.PCCTL.all 0x695E %U16 #Unsigned
EPwm6Regs.PCCTL.bit.CHPDUTY 0x695E %B16 #MASK=0x700
EPwm6Regs.PCCTL.bit.CHPEN 0x695E %B16 #MASK=0x1
EPwm6Regs.PCCTL.bit.CHPFREQ 0x695E %B16 #MASK=0xE0
EPwm6Regs.PCCTL.bit.OSHTWTH 0x695E %B16 #MASK=0x1E
EPwm6Regs.PCCTL.bit.rsvd1 0x695E %B16 #MASK=0xF800
EPwm6Regs.rsvd1 0x695F %U16 #Unsigned
EPwm6Regs.rsvd10[0] 0x697A %U16 #Unsigned
EPwm6Regs.rsvd10[1] 0x697B %U16 #Unsigned
EPwm6Regs.rsvd10[2] 0x697C %U16 #Unsigned
EPwm6Regs.rsvd10[3] 0x697D %U16 #Unsigned
EPwm6Regs.rsvd10[4] 0x697E %U16 #Unsigned
EPwm6Regs.rsvd10[5] 0x697F %U16 #Unsigned
EPwm6Regs.rsvd2 0x6961 %U16 #Unsigned
EPwm6Regs.rsvd3 0x6962 %U16 #Unsigned
EPwm6Regs.rsvd4 0x6963 %U16 #Unsigned
EPwm6Regs.rsvd5 0x6964 %U16 #Unsigned
EPwm6Regs.rsvd6 0x6965 %U16 #Unsigned
EPwm6Regs.rsvd7 0x6967 %U16 #Unsigned
EPwm6Regs.rsvd8 0x6969 %U16 #Unsigned
EPwm6Regs.rsvd9[0] 0x696E %U16 #Unsigned
EPwm6Regs.rsvd9[1] 0x696F %U16 #Unsigned
EPwm6Regs.TBCTL.all 0x6940 %U16 #Unsigned
EPwm6Regs.TBCTL.bit.CLKDIV 0x6940 %B16 #MASK=0x1C00
EPwm6Regs.TBCTL.bit.CTRMODE 0x6940 %B16 #MASK=0x3
EPwm6Regs.TBCTL.bit.FREE_SOFT 0x6940 %B16 #MASK=0xC000
EPwm6Regs.TBCTL.bit.HSPCLKDIV 0x6940 %B16 #MASK=0x380
EPwm6Regs.TBCTL.bit.PHSDIR 0x6940 %B16 #MASK=0x2000
EPwm6Regs.TBCTL.bit.PHSEN 0x6940 %B16 #MASK=0x4
EPwm6Regs.TBCTL.bit.PRDLD 0x6940 %B16 #MASK=0x8
EPwm6Regs.TBCTL.bit.SWFSYNC 0x6940 %B16 #MASK=0x40
EPwm6Regs.TBCTL.bit.SYNCOSEL 0x6940 %B16 #MASK=0x30
EPwm6Regs.TBCTR 0x6944 %U16 #Unsigned
EPwm6Regs.TBPHS.all 0x6942 %U32 #Unsigned
EPwm6Regs.TBPHS.half.TBPHS 0x6943 %U16 #Unsigned
EPwm6Regs.TBPHS.half.TBPHSHR 0x6942 %U16 #Unsigned
EPwm6Regs.TBPRD 0x6945 %U16 #Unsigned
EPwm6Regs.TBPRDHR 0x6946 %U16 #Unsigned
EPwm6Regs.TBPRDM.all 0x696A %U32 #Unsigned
EPwm6Regs.TBPRDM.half.TBPRD 0x696B %U16 #Unsigned
EPwm6Regs.TBPRDM.half.TBPRDHR 0x696A %U16 #Unsigned
EPwm6Regs.TBSTS.all 0x6941 %U16 #Unsigned
EPwm6Regs.TBSTS.bit.CTRDIR 0x6941 %B16 #MASK=0x1
EPwm6Regs.TBSTS.bit.CTRMAX 0x6941 %B16 #MASK=0x4
EPwm6Regs.TBSTS.bit.rsvd1 0x6941 %B16 #MASK=0xFFF8
EPwm6Regs.TBSTS.bit.SYNCI 0x6941 %B16 #MASK=0x2
EPwm6Regs.TZCLR.all 0x6957 %U16 #Unsigned
EPwm6Regs.TZCLR.bit.CBC 0x6957 %B16 #MASK=0x2
EPwm6Regs.TZCLR.bit.DCAEVT1 0x6957 %B16 #MASK=0x8
EPwm6Regs.TZCLR.bit.DCAEVT2 0x6957 %B16 #MASK=0x10
EPwm6Regs.TZCLR.bit.DCBEVT1 0x6957 %B16 #MASK=0x20
EPwm6Regs.TZCLR.bit.DCBEVT2 0x6957 %B16 #MASK=0x40
EPwm6Regs.TZCLR.bit.INT 0x6957 %B16 #MASK=0x1
EPwm6Regs.TZCLR.bit.OST 0x6957 %B16 #MASK=0x4
EPwm6Regs.TZCLR.bit.rsvd1 0x6957 %B16 #MASK=0xFF80
EPwm6Regs.TZCTL.all 0x6954 %U16 #Unsigned
EPwm6Regs.TZCTL.bit.DCAEVT1 0x6954 %B16 #MASK=0x30
EPwm6Regs.TZCTL.bit.DCAEVT2 0x6954 %B16 #MASK=0xC0
EPwm6Regs.TZCTL.bit.DCBEVT1 0x6954 %B16 #MASK=0x300
EPwm6Regs.TZCTL.bit.DCBEVT2 0x6954 %B16 #MASK=0xC00
EPwm6Regs.TZCTL.bit.rsvd1 0x6954 %B16 #MASK=0xF000
EPwm6Regs.TZCTL.bit.TZA 0x6954 %B16 #MASK=0x3
EPwm6Regs.TZCTL.bit.TZB 0x6954 %B16 #MASK=0xC
EPwm6Regs.TZDCSEL.all 0x6953 %U16 #Unsigned
EPwm6Regs.TZDCSEL.bit.DCAEVT1 0x6953 %B16 #MASK=0x7
EPwm6Regs.TZDCSEL.bit.DCAEVT2 0x6953 %B16 #MASK=0x38
EPwm6Regs.TZDCSEL.bit.DCBEVT1 0x6953 %B16 #MASK=0x1C0
EPwm6Regs.TZDCSEL.bit.DCBEVT2 0x6953 %B16 #MASK=0xE00
EPwm6Regs.TZDCSEL.bit.rsvd1 0x6953 %B16 #MASK=0xF000
EPwm6Regs.TZEINT.all 0x6955 %U16 #Unsigned
EPwm6Regs.TZEINT.bit.CBC 0x6955 %B16 #MASK=0x2
EPwm6Regs.TZEINT.bit.DCAEVT1 0x6955 %B16 #MASK=0x8
EPwm6Regs.TZEINT.bit.DCAEVT2 0x6955 %B16 #MASK=0x10
EPwm6Regs.TZEINT.bit.DCBEVT1 0x6955 %B16 #MASK=0x20
EPwm6Regs.TZEINT.bit.DCBEVT2 0x6955 %B16 #MASK=0x40
EPwm6Regs.TZEINT.bit.OST 0x6955 %B16 #MASK=0x4
EPwm6Regs.TZEINT.bit.rsvd1 0x6955 %B16 #MASK=0x1
EPwm6Regs.TZEINT.bit.rsvd2 0x6955 %B16 #MASK=0xFF80
EPwm6Regs.TZFLG.all 0x6956 %U16 #Unsigned
EPwm6Regs.TZFLG.bit.CBC 0x6956 %B16 #MASK=0x2
EPwm6Regs.TZFLG.bit.DCAEVT1 0x6956 %B16 #MASK=0x8
EPwm6Regs.TZFLG.bit.DCAEVT2 0x6956 %B16 #MASK=0x10
EPwm6Regs.TZFLG.bit.DCBEVT1 0x6956 %B16 #MASK=0x20
EPwm6Regs.TZFLG.bit.DCBEVT2 0x6956 %B16 #MASK=0x40
EPwm6Regs.TZFLG.bit.INT 0x6956 %B16 #MASK=0x1
EPwm6Regs.TZFLG.bit.OST 0x6956 %B16 #MASK=0x4
EPwm6Regs.TZFLG.bit.rsvd1 0x6956 %B16 #MASK=0xFF80
EPwm6Regs.TZFRC.all 0x6958 %U16 #Unsigned
EPwm6Regs.TZFRC.bit.CBC 0x6958 %B16 #MASK=0x2
EPwm6Regs.TZFRC.bit.DCAEVT1 0x6958 %B16 #MASK=0x8
EPwm6Regs.TZFRC.bit.DCAEVT2 0x6958 %B16 #MASK=0x10
EPwm6Regs.TZFRC.bit.DCBEVT1 0x6958 %B16 #MASK=0x20
EPwm6Regs.TZFRC.bit.DCBEVT2 0x6958 %B16 #MASK=0x40
EPwm6Regs.TZFRC.bit.OST 0x6958 %B16 #MASK=0x4
EPwm6Regs.TZFRC.bit.rsvd1 0x6958 %B16 #MASK=0x1
EPwm6Regs.TZFRC.bit.rsvd2 0x6958 %B16 #MASK=0xFF80
EPwm6Regs.TZSEL.all 0x6952 %U16 #Unsigned
EPwm6Regs.TZSEL.bit.CBC1 0x6952 %B16 #MASK=0x1
EPwm6Regs.TZSEL.bit.CBC2 0x6952 %B16 #MASK=0x2
EPwm6Regs.TZSEL.bit.CBC3 0x6952 %B16 #MASK=0x4
EPwm6Regs.TZSEL.bit.CBC4 0x6952 %B16 #MASK=0x8
EPwm6Regs.TZSEL.bit.CBC5 0x6952 %B16 #MASK=0x10
EPwm6Regs.TZSEL.bit.CBC6 0x6952 %B16 #MASK=0x20
EPwm6Regs.TZSEL.bit.DCAEVT1 0x6952 %B16 #MASK=0x4000
EPwm6Regs.TZSEL.bit.DCAEVT2 0x6952 %B16 #MASK=0x40
EPwm6Regs.TZSEL.bit.DCBEVT1 0x6952 %B16 #MASK=0x8000
EPwm6Regs.TZSEL.bit.DCBEVT2 0x6952 %B16 #MASK=0x80
EPwm6Regs.TZSEL.bit.OSHT1 0x6952 %B16 #MASK=0x100
EPwm6Regs.TZSEL.bit.OSHT2 0x6952 %B16 #MASK=0x200
EPwm6Regs.TZSEL.bit.OSHT3 0x6952 %B16 #MASK=0x400
EPwm6Regs.TZSEL.bit.OSHT4 0x6952 %B16 #MASK=0x800
EPwm6Regs.TZSEL.bit.OSHT5 0x6952 %B16 #MASK=0x1000
EPwm6Regs.TZSEL.bit.OSHT6 0x6952 %B16 #MASK=0x2000
EPwm7Regs.AQCSFRC.all 0x698E %U16 #Unsigned
EPwm7Regs.AQCSFRC.bit.CSFA 0x698E %B16 #MASK=0x3
EPwm7Regs.AQCSFRC.bit.CSFB 0x698E %B16 #MASK=0xC
EPwm7Regs.AQCSFRC.bit.rsvd1 0x698E %B16 #MASK=0xFFF0
EPwm7Regs.AQCTLA.all 0x698B %U16 #Unsigned
EPwm7Regs.AQCTLA.bit.CAD 0x698B %B16 #MASK=0xC0
EPwm7Regs.AQCTLA.bit.CAU 0x698B %B16 #MASK=0x30
EPwm7Regs.AQCTLA.bit.CBD 0x698B %B16 #MASK=0xC00
EPwm7Regs.AQCTLA.bit.CBU 0x698B %B16 #MASK=0x300
EPwm7Regs.AQCTLA.bit.PRD 0x698B %B16 #MASK=0xC
EPwm7Regs.AQCTLA.bit.rsvd1 0x698B %B16 #MASK=0xF000
EPwm7Regs.AQCTLA.bit.ZRO 0x698B %B16 #MASK=0x3
EPwm7Regs.AQCTLB.all 0x698C %U16 #Unsigned
EPwm7Regs.AQCTLB.bit.CAD 0x698C %B16 #MASK=0xC0
EPwm7Regs.AQCTLB.bit.CAU 0x698C %B16 #MASK=0x30
EPwm7Regs.AQCTLB.bit.CBD 0x698C %B16 #MASK=0xC00
EPwm7Regs.AQCTLB.bit.CBU 0x698C %B16 #MASK=0x300
EPwm7Regs.AQCTLB.bit.PRD 0x698C %B16 #MASK=0xC
EPwm7Regs.AQCTLB.bit.rsvd1 0x698C %B16 #MASK=0xF000
EPwm7Regs.AQCTLB.bit.ZRO 0x698C %B16 #MASK=0x3
EPwm7Regs.AQSFRC.all 0x698D %U16 #Unsigned
EPwm7Regs.AQSFRC.bit.ACTSFA 0x698D %B16 #MASK=0x3
EPwm7Regs.AQSFRC.bit.ACTSFB 0x698D %B16 #MASK=0x18
EPwm7Regs.AQSFRC.bit.OTSFA 0x698D %B16 #MASK=0x4
EPwm7Regs.AQSFRC.bit.OTSFB 0x698D %B16 #MASK=0x20
EPwm7Regs.AQSFRC.bit.RLDCSF 0x698D %B16 #MASK=0xC0
EPwm7Regs.AQSFRC.bit.rsvd1 0x698D %B16 #MASK=0xFF00
EPwm7Regs.CMPA.all 0x6988 %U32 #Unsigned
EPwm7Regs.CMPA.half.CMPA 0x6989 %U16 #Unsigned
EPwm7Regs.CMPA.half.CMPAHR 0x6988 %U16 #Unsigned
EPwm7Regs.CMPAM.all 0x69AC %U32 #Unsigned
EPwm7Regs.CMPAM.half.CMPA 0x69AD %U16 #Unsigned
EPwm7Regs.CMPAM.half.CMPAHR 0x69AC %U16 #Unsigned
EPwm7Regs.CMPB 0x698A %U16 #Unsigned
EPwm7Regs.CMPCTL.all 0x6987 %U16 #Unsigned
EPwm7Regs.CMPCTL.bit.LOADAMODE 0x6987 %B16 #MASK=0x3
EPwm7Regs.CMPCTL.bit.LOADBMODE 0x6987 %B16 #MASK=0xC
EPwm7Regs.CMPCTL.bit.rsvd1 0x6987 %B16 #MASK=0x20
EPwm7Regs.CMPCTL.bit.rsvd2 0x6987 %B16 #MASK=0x80
EPwm7Regs.CMPCTL.bit.rsvd3 0x6987 %B16 #MASK=0xFC00
EPwm7Regs.CMPCTL.bit.SHDWAFULL 0x6987 %B16 #MASK=0x100
EPwm7Regs.CMPCTL.bit.SHDWAMODE 0x6987 %B16 #MASK=0x10
EPwm7Regs.CMPCTL.bit.SHDWBFULL 0x6987 %B16 #MASK=0x200
EPwm7Regs.CMPCTL.bit.SHDWBMODE 0x6987 %B16 #MASK=0x40
EPwm7Regs.DBCTL.all 0x698F %U16 #Unsigned
EPwm7Regs.DBCTL.bit.HALFCYCLE 0x698F %B16 #MASK=0x8000
EPwm7Regs.DBCTL.bit.IN_MODE 0x698F %B16 #MASK=0x30
EPwm7Regs.DBCTL.bit.OUT_MODE 0x698F %B16 #MASK=0x3
EPwm7Regs.DBCTL.bit.POLSEL 0x698F %B16 #MASK=0xC
EPwm7Regs.DBCTL.bit.rsvd1 0x698F %B16 #MASK=0x7FC0
EPwm7Regs.DBFED 0x6991 %U16 #Unsigned
EPwm7Regs.DBRED 0x6990 %U16 #Unsigned
EPwm7Regs.DCACTL.all 0x69B1 %U16 #Unsigned
EPwm7Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x69B1 %B16 #MASK=0x2
EPwm7Regs.DCACTL.bit.EVT1SOCE 0x69B1 %B16 #MASK=0x4
EPwm7Regs.DCACTL.bit.EVT1SRCSEL 0x69B1 %B16 #MASK=0x1
EPwm7Regs.DCACTL.bit.EVT1SYNCE 0x69B1 %B16 #MASK=0x8
EPwm7Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x69B1 %B16 #MASK=0x200
EPwm7Regs.DCACTL.bit.EVT2SRCSEL 0x69B1 %B16 #MASK=0x100
EPwm7Regs.DCACTL.bit.rsvd1 0x69B1 %B16 #MASK=0xF0
EPwm7Regs.DCACTL.bit.rsvd2 0x69B1 %B16 #MASK=0xFC00
EPwm7Regs.DCBCTL.all 0x69B2 %U16 #Unsigned
EPwm7Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x69B2 %B16 #MASK=0x2
EPwm7Regs.DCBCTL.bit.EVT1SOCE 0x69B2 %B16 #MASK=0x4
EPwm7Regs.DCBCTL.bit.EVT1SRCSEL 0x69B2 %B16 #MASK=0x1
EPwm7Regs.DCBCTL.bit.EVT1SYNCE 0x69B2 %B16 #MASK=0x8
EPwm7Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x69B2 %B16 #MASK=0x200
EPwm7Regs.DCBCTL.bit.EVT2SRCSEL 0x69B2 %B16 #MASK=0x100
EPwm7Regs.DCBCTL.bit.rsvd1 0x69B2 %B16 #MASK=0xF0
EPwm7Regs.DCBCTL.bit.rsvd2 0x69B2 %B16 #MASK=0xFC00
EPwm7Regs.DCCAP 0x69B9 %U16 #Unsigned
EPwm7Regs.DCCAPCTL.all 0x69B4 %U16 #Unsigned
EPwm7Regs.DCCAPCTL.bit.CAPE 0x69B4 %B16 #MASK=0x1
EPwm7Regs.DCCAPCTL.bit.rsvd1 0x69B4 %B16 #MASK=0xFFFC
EPwm7Regs.DCCAPCTL.bit.SHDWMODE 0x69B4 %B16 #MASK=0x2
EPwm7Regs.DCFCTL.all 0x69B3 %U16 #Unsigned
EPwm7Regs.DCFCTL.bit.BLANKE 0x69B3 %B16 #MASK=0x4
EPwm7Regs.DCFCTL.bit.BLANKINV 0x69B3 %B16 #MASK=0x8
EPwm7Regs.DCFCTL.bit.PULSESEL 0x69B3 %B16 #MASK=0x30
EPwm7Regs.DCFCTL.bit.rsvd1 0x69B3 %B16 #MASK=0xFFC0
EPwm7Regs.DCFCTL.bit.SRCSEL 0x69B3 %B16 #MASK=0x3
EPwm7Regs.DCFOFFSET 0x69B5 %U16 #Unsigned
EPwm7Regs.DCFOFFSETCNT 0x69B6 %U16 #Unsigned
EPwm7Regs.DCFWINDOW 0x69B7 %U16 #Unsigned
EPwm7Regs.DCFWINDOWCNT 0x69B8 %U16 #Unsigned
EPwm7Regs.DCTRIPSEL.all 0x69B0 %U16 #Unsigned
EPwm7Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x69B0 %B16 #MASK=0xF
EPwm7Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x69B0 %B16 #MASK=0xF0
EPwm7Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x69B0 %B16 #MASK=0xF00
EPwm7Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x69B0 %B16 #MASK=0xF000
EPwm7Regs.ETCLR.all 0x699C %U16 #Unsigned
EPwm7Regs.ETCLR.bit.INT 0x699C %B16 #MASK=0x1
EPwm7Regs.ETCLR.bit.rsvd1 0x699C %B16 #MASK=0x2
EPwm7Regs.ETCLR.bit.rsvd2 0x699C %B16 #MASK=0xFFF0
EPwm7Regs.ETCLR.bit.SOCA 0x699C %B16 #MASK=0x4
EPwm7Regs.ETCLR.bit.SOCB 0x699C %B16 #MASK=0x8
EPwm7Regs.ETFLG.all 0x699B %U16 #Unsigned
EPwm7Regs.ETFLG.bit.INT 0x699B %B16 #MASK=0x1
EPwm7Regs.ETFLG.bit.rsvd1 0x699B %B16 #MASK=0x2
EPwm7Regs.ETFLG.bit.rsvd2 0x699B %B16 #MASK=0xFFF0
EPwm7Regs.ETFLG.bit.SOCA 0x699B %B16 #MASK=0x4
EPwm7Regs.ETFLG.bit.SOCB 0x699B %B16 #MASK=0x8
EPwm7Regs.ETFRC.all 0x699D %U16 #Unsigned
EPwm7Regs.ETFRC.bit.INT 0x699D %B16 #MASK=0x1
EPwm7Regs.ETFRC.bit.rsvd1 0x699D %B16 #MASK=0x2
EPwm7Regs.ETFRC.bit.rsvd2 0x699D %B16 #MASK=0xFFF0
EPwm7Regs.ETFRC.bit.SOCA 0x699D %B16 #MASK=0x4
EPwm7Regs.ETFRC.bit.SOCB 0x699D %B16 #MASK=0x8
EPwm7Regs.ETPS.all 0x699A %U16 #Unsigned
EPwm7Regs.ETPS.bit.INTCNT 0x699A %B16 #MASK=0xC
EPwm7Regs.ETPS.bit.INTPRD 0x699A %B16 #MASK=0x3
EPwm7Regs.ETPS.bit.rsvd1 0x699A %B16 #MASK=0xF0
EPwm7Regs.ETPS.bit.SOCACNT 0x699A %B16 #MASK=0xC00
EPwm7Regs.ETPS.bit.SOCAPRD 0x699A %B16 #MASK=0x300
EPwm7Regs.ETPS.bit.SOCBCNT 0x699A %B16 #MASK=0xC000
EPwm7Regs.ETPS.bit.SOCBPRD 0x699A %B16 #MASK=0x3000
EPwm7Regs.ETSEL.all 0x6999 %U16 #Unsigned
EPwm7Regs.ETSEL.bit.INTEN 0x6999 %B16 #MASK=0x8
EPwm7Regs.ETSEL.bit.INTSEL 0x6999 %B16 #MASK=0x7
EPwm7Regs.ETSEL.bit.rsvd1 0x6999 %B16 #MASK=0xF0
EPwm7Regs.ETSEL.bit.SOCAEN 0x6999 %B16 #MASK=0x800
EPwm7Regs.ETSEL.bit.SOCASEL 0x6999 %B16 #MASK=0x700
EPwm7Regs.ETSEL.bit.SOCBEN 0x6999 %B16 #MASK=0x8000
EPwm7Regs.ETSEL.bit.SOCBSEL 0x6999 %B16 #MASK=0x7000
EPwm7Regs.HRCNFG.all 0x69A0 %U16 #Unsigned
EPwm7Regs.HRCNFG.bit.AUTOCONV 0x69A0 %B16 #MASK=0x40
EPwm7Regs.HRCNFG.bit.CTLMODE 0x69A0 %B16 #MASK=0x4
EPwm7Regs.HRCNFG.bit.EDGMODE 0x69A0 %B16 #MASK=0x3
EPwm7Regs.HRCNFG.bit.HRLOAD 0x69A0 %B16 #MASK=0x18
EPwm7Regs.HRCNFG.bit.rsvd1 0x69A0 %B16 #MASK=0xFF00
EPwm7Regs.HRCNFG.bit.SELOUTB 0x69A0 %B16 #MASK=0x20
EPwm7Regs.HRCNFG.bit.SWAPAB 0x69A0 %B16 #MASK=0x80
EPwm7Regs.HRMSTEP 0x69A6 %U16 #Unsigned
EPwm7Regs.HRPCTL.all 0x69A8 %U16 #Unsigned
EPwm7Regs.HRPCTL.bit.HRPE 0x69A8 %B16 #MASK=0x1
EPwm7Regs.HRPCTL.bit.rsvd1 0x69A8 %B16 #MASK=0x2
EPwm7Regs.HRPCTL.bit.rsvd2 0x69A8 %B16 #MASK=0xFFF8
EPwm7Regs.HRPCTL.bit.TBPHSHRLOADE 0x69A8 %B16 #MASK=0x4
EPwm7Regs.PCCTL.all 0x699E %U16 #Unsigned
EPwm7Regs.PCCTL.bit.CHPDUTY 0x699E %B16 #MASK=0x700
EPwm7Regs.PCCTL.bit.CHPEN 0x699E %B16 #MASK=0x1
EPwm7Regs.PCCTL.bit.CHPFREQ 0x699E %B16 #MASK=0xE0
EPwm7Regs.PCCTL.bit.OSHTWTH 0x699E %B16 #MASK=0x1E
EPwm7Regs.PCCTL.bit.rsvd1 0x699E %B16 #MASK=0xF800
EPwm7Regs.rsvd1 0x699F %U16 #Unsigned
EPwm7Regs.rsvd10[0] 0x69BA %U16 #Unsigned
EPwm7Regs.rsvd10[1] 0x69BB %U16 #Unsigned
EPwm7Regs.rsvd10[2] 0x69BC %U16 #Unsigned
EPwm7Regs.rsvd10[3] 0x69BD %U16 #Unsigned
EPwm7Regs.rsvd10[4] 0x69BE %U16 #Unsigned
EPwm7Regs.rsvd10[5] 0x69BF %U16 #Unsigned
EPwm7Regs.rsvd2 0x69A1 %U16 #Unsigned
EPwm7Regs.rsvd3 0x69A2 %U16 #Unsigned
EPwm7Regs.rsvd4 0x69A3 %U16 #Unsigned
EPwm7Regs.rsvd5 0x69A4 %U16 #Unsigned
EPwm7Regs.rsvd6 0x69A5 %U16 #Unsigned
EPwm7Regs.rsvd7 0x69A7 %U16 #Unsigned
EPwm7Regs.rsvd8 0x69A9 %U16 #Unsigned
EPwm7Regs.rsvd9[0] 0x69AE %U16 #Unsigned
EPwm7Regs.rsvd9[1] 0x69AF %U16 #Unsigned
EPwm7Regs.TBCTL.all 0x6980 %U16 #Unsigned
EPwm7Regs.TBCTL.bit.CLKDIV 0x6980 %B16 #MASK=0x1C00
EPwm7Regs.TBCTL.bit.CTRMODE 0x6980 %B16 #MASK=0x3
EPwm7Regs.TBCTL.bit.FREE_SOFT 0x6980 %B16 #MASK=0xC000
EPwm7Regs.TBCTL.bit.HSPCLKDIV 0x6980 %B16 #MASK=0x380
EPwm7Regs.TBCTL.bit.PHSDIR 0x6980 %B16 #MASK=0x2000
EPwm7Regs.TBCTL.bit.PHSEN 0x6980 %B16 #MASK=0x4
EPwm7Regs.TBCTL.bit.PRDLD 0x6980 %B16 #MASK=0x8
EPwm7Regs.TBCTL.bit.SWFSYNC 0x6980 %B16 #MASK=0x40
EPwm7Regs.TBCTL.bit.SYNCOSEL 0x6980 %B16 #MASK=0x30
EPwm7Regs.TBCTR 0x6984 %U16 #Unsigned
EPwm7Regs.TBPHS.all 0x6982 %U32 #Unsigned
EPwm7Regs.TBPHS.half.TBPHS 0x6983 %U16 #Unsigned
EPwm7Regs.TBPHS.half.TBPHSHR 0x6982 %U16 #Unsigned
EPwm7Regs.TBPRD 0x6985 %U16 #Unsigned
EPwm7Regs.TBPRDHR 0x6986 %U16 #Unsigned
EPwm7Regs.TBPRDM.all 0x69AA %U32 #Unsigned
EPwm7Regs.TBPRDM.half.TBPRD 0x69AB %U16 #Unsigned
EPwm7Regs.TBPRDM.half.TBPRDHR 0x69AA %U16 #Unsigned
EPwm7Regs.TBSTS.all 0x6981 %U16 #Unsigned
EPwm7Regs.TBSTS.bit.CTRDIR 0x6981 %B16 #MASK=0x1
EPwm7Regs.TBSTS.bit.CTRMAX 0x6981 %B16 #MASK=0x4
EPwm7Regs.TBSTS.bit.rsvd1 0x6981 %B16 #MASK=0xFFF8
EPwm7Regs.TBSTS.bit.SYNCI 0x6981 %B16 #MASK=0x2
EPwm7Regs.TZCLR.all 0x6997 %U16 #Unsigned
EPwm7Regs.TZCLR.bit.CBC 0x6997 %B16 #MASK=0x2
EPwm7Regs.TZCLR.bit.DCAEVT1 0x6997 %B16 #MASK=0x8
EPwm7Regs.TZCLR.bit.DCAEVT2 0x6997 %B16 #MASK=0x10
EPwm7Regs.TZCLR.bit.DCBEVT1 0x6997 %B16 #MASK=0x20
EPwm7Regs.TZCLR.bit.DCBEVT2 0x6997 %B16 #MASK=0x40
EPwm7Regs.TZCLR.bit.INT 0x6997 %B16 #MASK=0x1
EPwm7Regs.TZCLR.bit.OST 0x6997 %B16 #MASK=0x4
EPwm7Regs.TZCLR.bit.rsvd1 0x6997 %B16 #MASK=0xFF80
EPwm7Regs.TZCTL.all 0x6994 %U16 #Unsigned
EPwm7Regs.TZCTL.bit.DCAEVT1 0x6994 %B16 #MASK=0x30
EPwm7Regs.TZCTL.bit.DCAEVT2 0x6994 %B16 #MASK=0xC0
EPwm7Regs.TZCTL.bit.DCBEVT1 0x6994 %B16 #MASK=0x300
EPwm7Regs.TZCTL.bit.DCBEVT2 0x6994 %B16 #MASK=0xC00
EPwm7Regs.TZCTL.bit.rsvd1 0x6994 %B16 #MASK=0xF000
EPwm7Regs.TZCTL.bit.TZA 0x6994 %B16 #MASK=0x3
EPwm7Regs.TZCTL.bit.TZB 0x6994 %B16 #MASK=0xC
EPwm7Regs.TZDCSEL.all 0x6993 %U16 #Unsigned
EPwm7Regs.TZDCSEL.bit.DCAEVT1 0x6993 %B16 #MASK=0x7
EPwm7Regs.TZDCSEL.bit.DCAEVT2 0x6993 %B16 #MASK=0x38
EPwm7Regs.TZDCSEL.bit.DCBEVT1 0x6993 %B16 #MASK=0x1C0
EPwm7Regs.TZDCSEL.bit.DCBEVT2 0x6993 %B16 #MASK=0xE00
EPwm7Regs.TZDCSEL.bit.rsvd1 0x6993 %B16 #MASK=0xF000
EPwm7Regs.TZEINT.all 0x6995 %U16 #Unsigned
EPwm7Regs.TZEINT.bit.CBC 0x6995 %B16 #MASK=0x2
EPwm7Regs.TZEINT.bit.DCAEVT1 0x6995 %B16 #MASK=0x8
EPwm7Regs.TZEINT.bit.DCAEVT2 0x6995 %B16 #MASK=0x10
EPwm7Regs.TZEINT.bit.DCBEVT1 0x6995 %B16 #MASK=0x20
EPwm7Regs.TZEINT.bit.DCBEVT2 0x6995 %B16 #MASK=0x40
EPwm7Regs.TZEINT.bit.OST 0x6995 %B16 #MASK=0x4
EPwm7Regs.TZEINT.bit.rsvd1 0x6995 %B16 #MASK=0x1
EPwm7Regs.TZEINT.bit.rsvd2 0x6995 %B16 #MASK=0xFF80
EPwm7Regs.TZFLG.all 0x6996 %U16 #Unsigned
EPwm7Regs.TZFLG.bit.CBC 0x6996 %B16 #MASK=0x2
EPwm7Regs.TZFLG.bit.DCAEVT1 0x6996 %B16 #MASK=0x8
EPwm7Regs.TZFLG.bit.DCAEVT2 0x6996 %B16 #MASK=0x10
EPwm7Regs.TZFLG.bit.DCBEVT1 0x6996 %B16 #MASK=0x20
EPwm7Regs.TZFLG.bit.DCBEVT2 0x6996 %B16 #MASK=0x40
EPwm7Regs.TZFLG.bit.INT 0x6996 %B16 #MASK=0x1
EPwm7Regs.TZFLG.bit.OST 0x6996 %B16 #MASK=0x4
EPwm7Regs.TZFLG.bit.rsvd1 0x6996 %B16 #MASK=0xFF80
EPwm7Regs.TZFRC.all 0x6998 %U16 #Unsigned
EPwm7Regs.TZFRC.bit.CBC 0x6998 %B16 #MASK=0x2
EPwm7Regs.TZFRC.bit.DCAEVT1 0x6998 %B16 #MASK=0x8
EPwm7Regs.TZFRC.bit.DCAEVT2 0x6998 %B16 #MASK=0x10
EPwm7Regs.TZFRC.bit.DCBEVT1 0x6998 %B16 #MASK=0x20
EPwm7Regs.TZFRC.bit.DCBEVT2 0x6998 %B16 #MASK=0x40
EPwm7Regs.TZFRC.bit.OST 0x6998 %B16 #MASK=0x4
EPwm7Regs.TZFRC.bit.rsvd1 0x6998 %B16 #MASK=0x1
EPwm7Regs.TZFRC.bit.rsvd2 0x6998 %B16 #MASK=0xFF80
EPwm7Regs.TZSEL.all 0x6992 %U16 #Unsigned
EPwm7Regs.TZSEL.bit.CBC1 0x6992 %B16 #MASK=0x1
EPwm7Regs.TZSEL.bit.CBC2 0x6992 %B16 #MASK=0x2
EPwm7Regs.TZSEL.bit.CBC3 0x6992 %B16 #MASK=0x4
EPwm7Regs.TZSEL.bit.CBC4 0x6992 %B16 #MASK=0x8
EPwm7Regs.TZSEL.bit.CBC5 0x6992 %B16 #MASK=0x10
EPwm7Regs.TZSEL.bit.CBC6 0x6992 %B16 #MASK=0x20
EPwm7Regs.TZSEL.bit.DCAEVT1 0x6992 %B16 #MASK=0x4000
EPwm7Regs.TZSEL.bit.DCAEVT2 0x6992 %B16 #MASK=0x40
EPwm7Regs.TZSEL.bit.DCBEVT1 0x6992 %B16 #MASK=0x8000
EPwm7Regs.TZSEL.bit.DCBEVT2 0x6992 %B16 #MASK=0x80
EPwm7Regs.TZSEL.bit.OSHT1 0x6992 %B16 #MASK=0x100
EPwm7Regs.TZSEL.bit.OSHT2 0x6992 %B16 #MASK=0x200
EPwm7Regs.TZSEL.bit.OSHT3 0x6992 %B16 #MASK=0x400
EPwm7Regs.TZSEL.bit.OSHT4 0x6992 %B16 #MASK=0x800
EPwm7Regs.TZSEL.bit.OSHT5 0x6992 %B16 #MASK=0x1000
EPwm7Regs.TZSEL.bit.OSHT6 0x6992 %B16 #MASK=0x2000
EPwm8Regs.AQCSFRC.all 0x69CE %U16 #Unsigned
EPwm8Regs.AQCSFRC.bit.CSFA 0x69CE %B16 #MASK=0x3
EPwm8Regs.AQCSFRC.bit.CSFB 0x69CE %B16 #MASK=0xC
EPwm8Regs.AQCSFRC.bit.rsvd1 0x69CE %B16 #MASK=0xFFF0
EPwm8Regs.AQCTLA.all 0x69CB %U16 #Unsigned
EPwm8Regs.AQCTLA.bit.CAD 0x69CB %B16 #MASK=0xC0
EPwm8Regs.AQCTLA.bit.CAU 0x69CB %B16 #MASK=0x30
EPwm8Regs.AQCTLA.bit.CBD 0x69CB %B16 #MASK=0xC00
EPwm8Regs.AQCTLA.bit.CBU 0x69CB %B16 #MASK=0x300
EPwm8Regs.AQCTLA.bit.PRD 0x69CB %B16 #MASK=0xC
EPwm8Regs.AQCTLA.bit.rsvd1 0x69CB %B16 #MASK=0xF000
EPwm8Regs.AQCTLA.bit.ZRO 0x69CB %B16 #MASK=0x3
EPwm8Regs.AQCTLB.all 0x69CC %U16 #Unsigned
EPwm8Regs.AQCTLB.bit.CAD 0x69CC %B16 #MASK=0xC0
EPwm8Regs.AQCTLB.bit.CAU 0x69CC %B16 #MASK=0x30
EPwm8Regs.AQCTLB.bit.CBD 0x69CC %B16 #MASK=0xC00
EPwm8Regs.AQCTLB.bit.CBU 0x69CC %B16 #MASK=0x300
EPwm8Regs.AQCTLB.bit.PRD 0x69CC %B16 #MASK=0xC
EPwm8Regs.AQCTLB.bit.rsvd1 0x69CC %B16 #MASK=0xF000
EPwm8Regs.AQCTLB.bit.ZRO 0x69CC %B16 #MASK=0x3
EPwm8Regs.AQSFRC.all 0x69CD %U16 #Unsigned
EPwm8Regs.AQSFRC.bit.ACTSFA 0x69CD %B16 #MASK=0x3
EPwm8Regs.AQSFRC.bit.ACTSFB 0x69CD %B16 #MASK=0x18
EPwm8Regs.AQSFRC.bit.OTSFA 0x69CD %B16 #MASK=0x4
EPwm8Regs.AQSFRC.bit.OTSFB 0x69CD %B16 #MASK=0x20
EPwm8Regs.AQSFRC.bit.RLDCSF 0x69CD %B16 #MASK=0xC0
EPwm8Regs.AQSFRC.bit.rsvd1 0x69CD %B16 #MASK=0xFF00
EPwm8Regs.CMPA.all 0x69C8 %U32 #Unsigned
EPwm8Regs.CMPA.half.CMPA 0x69C9 %U16 #Unsigned
EPwm8Regs.CMPA.half.CMPAHR 0x69C8 %U16 #Unsigned
EPwm8Regs.CMPAM.all 0x69EC %U32 #Unsigned
EPwm8Regs.CMPAM.half.CMPA 0x69ED %U16 #Unsigned
EPwm8Regs.CMPAM.half.CMPAHR 0x69EC %U16 #Unsigned
EPwm8Regs.CMPB 0x69CA %U16 #Unsigned
EPwm8Regs.CMPCTL.all 0x69C7 %U16 #Unsigned
EPwm8Regs.CMPCTL.bit.LOADAMODE 0x69C7 %B16 #MASK=0x3
EPwm8Regs.CMPCTL.bit.LOADBMODE 0x69C7 %B16 #MASK=0xC
EPwm8Regs.CMPCTL.bit.rsvd1 0x69C7 %B16 #MASK=0x20
EPwm8Regs.CMPCTL.bit.rsvd2 0x69C7 %B16 #MASK=0x80
EPwm8Regs.CMPCTL.bit.rsvd3 0x69C7 %B16 #MASK=0xFC00
EPwm8Regs.CMPCTL.bit.SHDWAFULL 0x69C7 %B16 #MASK=0x100
EPwm8Regs.CMPCTL.bit.SHDWAMODE 0x69C7 %B16 #MASK=0x10
EPwm8Regs.CMPCTL.bit.SHDWBFULL 0x69C7 %B16 #MASK=0x200
EPwm8Regs.CMPCTL.bit.SHDWBMODE 0x69C7 %B16 #MASK=0x40
EPwm8Regs.DBCTL.all 0x69CF %U16 #Unsigned
EPwm8Regs.DBCTL.bit.HALFCYCLE 0x69CF %B16 #MASK=0x8000
EPwm8Regs.DBCTL.bit.IN_MODE 0x69CF %B16 #MASK=0x30
EPwm8Regs.DBCTL.bit.OUT_MODE 0x69CF %B16 #MASK=0x3
EPwm8Regs.DBCTL.bit.POLSEL 0x69CF %B16 #MASK=0xC
EPwm8Regs.DBCTL.bit.rsvd1 0x69CF %B16 #MASK=0x7FC0
EPwm8Regs.DBFED 0x69D1 %U16 #Unsigned
EPwm8Regs.DBRED 0x69D0 %U16 #Unsigned
EPwm8Regs.DCACTL.all 0x69F1 %U16 #Unsigned
EPwm8Regs.DCACTL.bit.EVT1FRCSYNCSEL 0x69F1 %B16 #MASK=0x2
EPwm8Regs.DCACTL.bit.EVT1SOCE 0x69F1 %B16 #MASK=0x4
EPwm8Regs.DCACTL.bit.EVT1SRCSEL 0x69F1 %B16 #MASK=0x1
EPwm8Regs.DCACTL.bit.EVT1SYNCE 0x69F1 %B16 #MASK=0x8
EPwm8Regs.DCACTL.bit.EVT2FRCSYNCSEL 0x69F1 %B16 #MASK=0x200
EPwm8Regs.DCACTL.bit.EVT2SRCSEL 0x69F1 %B16 #MASK=0x100
EPwm8Regs.DCACTL.bit.rsvd1 0x69F1 %B16 #MASK=0xF0
EPwm8Regs.DCACTL.bit.rsvd2 0x69F1 %B16 #MASK=0xFC00
EPwm8Regs.DCBCTL.all 0x69F2 %U16 #Unsigned
EPwm8Regs.DCBCTL.bit.EVT1FRCSYNCSEL 0x69F2 %B16 #MASK=0x2
EPwm8Regs.DCBCTL.bit.EVT1SOCE 0x69F2 %B16 #MASK=0x4
EPwm8Regs.DCBCTL.bit.EVT1SRCSEL 0x69F2 %B16 #MASK=0x1
EPwm8Regs.DCBCTL.bit.EVT1SYNCE 0x69F2 %B16 #MASK=0x8
EPwm8Regs.DCBCTL.bit.EVT2FRCSYNCSEL 0x69F2 %B16 #MASK=0x200
EPwm8Regs.DCBCTL.bit.EVT2SRCSEL 0x69F2 %B16 #MASK=0x100
EPwm8Regs.DCBCTL.bit.rsvd1 0x69F2 %B16 #MASK=0xF0
EPwm8Regs.DCBCTL.bit.rsvd2 0x69F2 %B16 #MASK=0xFC00
EPwm8Regs.DCCAP 0x69F9 %U16 #Unsigned
EPwm8Regs.DCCAPCTL.all 0x69F4 %U16 #Unsigned
EPwm8Regs.DCCAPCTL.bit.CAPE 0x69F4 %B16 #MASK=0x1
EPwm8Regs.DCCAPCTL.bit.rsvd1 0x69F4 %B16 #MASK=0xFFFC
EPwm8Regs.DCCAPCTL.bit.SHDWMODE 0x69F4 %B16 #MASK=0x2
EPwm8Regs.DCFCTL.all 0x69F3 %U16 #Unsigned
EPwm8Regs.DCFCTL.bit.BLANKE 0x69F3 %B16 #MASK=0x4
EPwm8Regs.DCFCTL.bit.BLANKINV 0x69F3 %B16 #MASK=0x8
EPwm8Regs.DCFCTL.bit.PULSESEL 0x69F3 %B16 #MASK=0x30
EPwm8Regs.DCFCTL.bit.rsvd1 0x69F3 %B16 #MASK=0xFFC0
EPwm8Regs.DCFCTL.bit.SRCSEL 0x69F3 %B16 #MASK=0x3
EPwm8Regs.DCFOFFSET 0x69F5 %U16 #Unsigned
EPwm8Regs.DCFOFFSETCNT 0x69F6 %U16 #Unsigned
EPwm8Regs.DCFWINDOW 0x69F7 %U16 #Unsigned
EPwm8Regs.DCFWINDOWCNT 0x69F8 %U16 #Unsigned
EPwm8Regs.DCTRIPSEL.all 0x69F0 %U16 #Unsigned
EPwm8Regs.DCTRIPSEL.bit.DCAHCOMPSEL 0x69F0 %B16 #MASK=0xF
EPwm8Regs.DCTRIPSEL.bit.DCALCOMPSEL 0x69F0 %B16 #MASK=0xF0
EPwm8Regs.DCTRIPSEL.bit.DCBHCOMPSEL 0x69F0 %B16 #MASK=0xF00
EPwm8Regs.DCTRIPSEL.bit.DCBLCOMPSEL 0x69F0 %B16 #MASK=0xF000
EPwm8Regs.ETCLR.all 0x69DC %U16 #Unsigned
EPwm8Regs.ETCLR.bit.INT 0x69DC %B16 #MASK=0x1
EPwm8Regs.ETCLR.bit.rsvd1 0x69DC %B16 #MASK=0x2
EPwm8Regs.ETCLR.bit.rsvd2 0x69DC %B16 #MASK=0xFFF0
EPwm8Regs.ETCLR.bit.SOCA 0x69DC %B16 #MASK=0x4
EPwm8Regs.ETCLR.bit.SOCB 0x69DC %B16 #MASK=0x8
EPwm8Regs.ETFLG.all 0x69DB %U16 #Unsigned
EPwm8Regs.ETFLG.bit.INT 0x69DB %B16 #MASK=0x1
EPwm8Regs.ETFLG.bit.rsvd1 0x69DB %B16 #MASK=0x2
EPwm8Regs.ETFLG.bit.rsvd2 0x69DB %B16 #MASK=0xFFF0
EPwm8Regs.ETFLG.bit.SOCA 0x69DB %B16 #MASK=0x4
EPwm8Regs.ETFLG.bit.SOCB 0x69DB %B16 #MASK=0x8
EPwm8Regs.ETFRC.all 0x69DD %U16 #Unsigned
EPwm8Regs.ETFRC.bit.INT 0x69DD %B16 #MASK=0x1
EPwm8Regs.ETFRC.bit.rsvd1 0x69DD %B16 #MASK=0x2
EPwm8Regs.ETFRC.bit.rsvd2 0x69DD %B16 #MASK=0xFFF0
EPwm8Regs.ETFRC.bit.SOCA 0x69DD %B16 #MASK=0x4
EPwm8Regs.ETFRC.bit.SOCB 0x69DD %B16 #MASK=0x8
EPwm8Regs.ETPS.all 0x69DA %U16 #Unsigned
EPwm8Regs.ETPS.bit.INTCNT 0x69DA %B16 #MASK=0xC
EPwm8Regs.ETPS.bit.INTPRD 0x69DA %B16 #MASK=0x3
EPwm8Regs.ETPS.bit.rsvd1 0x69DA %B16 #MASK=0xF0
EPwm8Regs.ETPS.bit.SOCACNT 0x69DA %B16 #MASK=0xC00
EPwm8Regs.ETPS.bit.SOCAPRD 0x69DA %B16 #MASK=0x300
EPwm8Regs.ETPS.bit.SOCBCNT 0x69DA %B16 #MASK=0xC000
EPwm8Regs.ETPS.bit.SOCBPRD 0x69DA %B16 #MASK=0x3000
EPwm8Regs.ETSEL.all 0x69D9 %U16 #Unsigned
EPwm8Regs.ETSEL.bit.INTEN 0x69D9 %B16 #MASK=0x8
EPwm8Regs.ETSEL.bit.INTSEL 0x69D9 %B16 #MASK=0x7
EPwm8Regs.ETSEL.bit.rsvd1 0x69D9 %B16 #MASK=0xF0
EPwm8Regs.ETSEL.bit.SOCAEN 0x69D9 %B16 #MASK=0x800
EPwm8Regs.ETSEL.bit.SOCASEL 0x69D9 %B16 #MASK=0x700
EPwm8Regs.ETSEL.bit.SOCBEN 0x69D9 %B16 #MASK=0x8000
EPwm8Regs.ETSEL.bit.SOCBSEL 0x69D9 %B16 #MASK=0x7000
EPwm8Regs.HRCNFG.all 0x69E0 %U16 #Unsigned
EPwm8Regs.HRCNFG.bit.AUTOCONV 0x69E0 %B16 #MASK=0x40
EPwm8Regs.HRCNFG.bit.CTLMODE 0x69E0 %B16 #MASK=0x4
EPwm8Regs.HRCNFG.bit.EDGMODE 0x69E0 %B16 #MASK=0x3
EPwm8Regs.HRCNFG.bit.HRLOAD 0x69E0 %B16 #MASK=0x18
EPwm8Regs.HRCNFG.bit.rsvd1 0x69E0 %B16 #MASK=0xFF00
EPwm8Regs.HRCNFG.bit.SELOUTB 0x69E0 %B16 #MASK=0x20
EPwm8Regs.HRCNFG.bit.SWAPAB 0x69E0 %B16 #MASK=0x80
EPwm8Regs.HRMSTEP 0x69E6 %U16 #Unsigned
EPwm8Regs.HRPCTL.all 0x69E8 %U16 #Unsigned
EPwm8Regs.HRPCTL.bit.HRPE 0x69E8 %B16 #MASK=0x1
EPwm8Regs.HRPCTL.bit.rsvd1 0x69E8 %B16 #MASK=0x2
EPwm8Regs.HRPCTL.bit.rsvd2 0x69E8 %B16 #MASK=0xFFF8
EPwm8Regs.HRPCTL.bit.TBPHSHRLOADE 0x69E8 %B16 #MASK=0x4
EPwm8Regs.PCCTL.all 0x69DE %U16 #Unsigned
EPwm8Regs.PCCTL.bit.CHPDUTY 0x69DE %B16 #MASK=0x700
EPwm8Regs.PCCTL.bit.CHPEN 0x69DE %B16 #MASK=0x1
EPwm8Regs.PCCTL.bit.CHPFREQ 0x69DE %B16 #MASK=0xE0
EPwm8Regs.PCCTL.bit.OSHTWTH 0x69DE %B16 #MASK=0x1E
EPwm8Regs.PCCTL.bit.rsvd1 0x69DE %B16 #MASK=0xF800
EPwm8Regs.rsvd1 0x69DF %U16 #Unsigned
EPwm8Regs.rsvd10[0] 0x69FA %U16 #Unsigned
EPwm8Regs.rsvd10[1] 0x69FB %U16 #Unsigned
EPwm8Regs.rsvd10[2] 0x69FC %U16 #Unsigned
EPwm8Regs.rsvd10[3] 0x69FD %U16 #Unsigned
EPwm8Regs.rsvd10[4] 0x69FE %U16 #Unsigned
EPwm8Regs.rsvd10[5] 0x69FF %U16 #Unsigned
EPwm8Regs.rsvd2 0x69E1 %U16 #Unsigned
EPwm8Regs.rsvd3 0x69E2 %U16 #Unsigned
EPwm8Regs.rsvd4 0x69E3 %U16 #Unsigned
EPwm8Regs.rsvd5 0x69E4 %U16 #Unsigned
EPwm8Regs.rsvd6 0x69E5 %U16 #Unsigned
EPwm8Regs.rsvd7 0x69E7 %U16 #Unsigned
EPwm8Regs.rsvd8 0x69E9 %U16 #Unsigned
EPwm8Regs.rsvd9[0] 0x69EE %U16 #Unsigned
EPwm8Regs.rsvd9[1] 0x69EF %U16 #Unsigned
EPwm8Regs.TBCTL.all 0x69C0 %U16 #Unsigned
EPwm8Regs.TBCTL.bit.CLKDIV 0x69C0 %B16 #MASK=0x1C00
EPwm8Regs.TBCTL.bit.CTRMODE 0x69C0 %B16 #MASK=0x3
EPwm8Regs.TBCTL.bit.FREE_SOFT 0x69C0 %B16 #MASK=0xC000
EPwm8Regs.TBCTL.bit.HSPCLKDIV 0x69C0 %B16 #MASK=0x380
EPwm8Regs.TBCTL.bit.PHSDIR 0x69C0 %B16 #MASK=0x2000
EPwm8Regs.TBCTL.bit.PHSEN 0x69C0 %B16 #MASK=0x4
EPwm8Regs.TBCTL.bit.PRDLD 0x69C0 %B16 #MASK=0x8
EPwm8Regs.TBCTL.bit.SWFSYNC 0x69C0 %B16 #MASK=0x40
EPwm8Regs.TBCTL.bit.SYNCOSEL 0x69C0 %B16 #MASK=0x30
EPwm8Regs.TBCTR 0x69C4 %U16 #Unsigned
EPwm8Regs.TBPHS.all 0x69C2 %U32 #Unsigned
EPwm8Regs.TBPHS.half.TBPHS 0x69C3 %U16 #Unsigned
EPwm8Regs.TBPHS.half.TBPHSHR 0x69C2 %U16 #Unsigned
EPwm8Regs.TBPRD 0x69C5 %U16 #Unsigned
EPwm8Regs.TBPRDHR 0x69C6 %U16 #Unsigned
EPwm8Regs.TBPRDM.all 0x69EA %U32 #Unsigned
EPwm8Regs.TBPRDM.half.TBPRD 0x69EB %U16 #Unsigned
EPwm8Regs.TBPRDM.half.TBPRDHR 0x69EA %U16 #Unsigned
EPwm8Regs.TBSTS.all 0x69C1 %U16 #Unsigned
EPwm8Regs.TBSTS.bit.CTRDIR 0x69C1 %B16 #MASK=0x1
EPwm8Regs.TBSTS.bit.CTRMAX 0x69C1 %B16 #MASK=0x4
EPwm8Regs.TBSTS.bit.rsvd1 0x69C1 %B16 #MASK=0xFFF8
EPwm8Regs.TBSTS.bit.SYNCI 0x69C1 %B16 #MASK=0x2
EPwm8Regs.TZCLR.all 0x69D7 %U16 #Unsigned
EPwm8Regs.TZCLR.bit.CBC 0x69D7 %B16 #MASK=0x2
EPwm8Regs.TZCLR.bit.DCAEVT1 0x69D7 %B16 #MASK=0x8
EPwm8Regs.TZCLR.bit.DCAEVT2 0x69D7 %B16 #MASK=0x10
EPwm8Regs.TZCLR.bit.DCBEVT1 0x69D7 %B16 #MASK=0x20
EPwm8Regs.TZCLR.bit.DCBEVT2 0x69D7 %B16 #MASK=0x40
EPwm8Regs.TZCLR.bit.INT 0x69D7 %B16 #MASK=0x1
EPwm8Regs.TZCLR.bit.OST 0x69D7 %B16 #MASK=0x4
EPwm8Regs.TZCLR.bit.rsvd1 0x69D7 %B16 #MASK=0xFF80
EPwm8Regs.TZCTL.all 0x69D4 %U16 #Unsigned
EPwm8Regs.TZCTL.bit.DCAEVT1 0x69D4 %B16 #MASK=0x30
EPwm8Regs.TZCTL.bit.DCAEVT2 0x69D4 %B16 #MASK=0xC0
EPwm8Regs.TZCTL.bit.DCBEVT1 0x69D4 %B16 #MASK=0x300
EPwm8Regs.TZCTL.bit.DCBEVT2 0x69D4 %B16 #MASK=0xC00
EPwm8Regs.TZCTL.bit.rsvd1 0x69D4 %B16 #MASK=0xF000
EPwm8Regs.TZCTL.bit.TZA 0x69D4 %B16 #MASK=0x3
EPwm8Regs.TZCTL.bit.TZB 0x69D4 %B16 #MASK=0xC
EPwm8Regs.TZDCSEL.all 0x69D3 %U16 #Unsigned
EPwm8Regs.TZDCSEL.bit.DCAEVT1 0x69D3 %B16 #MASK=0x7
EPwm8Regs.TZDCSEL.bit.DCAEVT2 0x69D3 %B16 #MASK=0x38
EPwm8Regs.TZDCSEL.bit.DCBEVT1 0x69D3 %B16 #MASK=0x1C0
EPwm8Regs.TZDCSEL.bit.DCBEVT2 0x69D3 %B16 #MASK=0xE00
EPwm8Regs.TZDCSEL.bit.rsvd1 0x69D3 %B16 #MASK=0xF000
EPwm8Regs.TZEINT.all 0x69D5 %U16 #Unsigned
EPwm8Regs.TZEINT.bit.CBC 0x69D5 %B16 #MASK=0x2
EPwm8Regs.TZEINT.bit.DCAEVT1 0x69D5 %B16 #MASK=0x8
EPwm8Regs.TZEINT.bit.DCAEVT2 0x69D5 %B16 #MASK=0x10
EPwm8Regs.TZEINT.bit.DCBEVT1 0x69D5 %B16 #MASK=0x20
EPwm8Regs.TZEINT.bit.DCBEVT2 0x69D5 %B16 #MASK=0x40
EPwm8Regs.TZEINT.bit.OST 0x69D5 %B16 #MASK=0x4
EPwm8Regs.TZEINT.bit.rsvd1 0x69D5 %B16 #MASK=0x1
EPwm8Regs.TZEINT.bit.rsvd2 0x69D5 %B16 #MASK=0xFF80
EPwm8Regs.TZFLG.all 0x69D6 %U16 #Unsigned
EPwm8Regs.TZFLG.bit.CBC 0x69D6 %B16 #MASK=0x2
EPwm8Regs.TZFLG.bit.DCAEVT1 0x69D6 %B16 #MASK=0x8
EPwm8Regs.TZFLG.bit.DCAEVT2 0x69D6 %B16 #MASK=0x10
EPwm8Regs.TZFLG.bit.DCBEVT1 0x69D6 %B16 #MASK=0x20
EPwm8Regs.TZFLG.bit.DCBEVT2 0x69D6 %B16 #MASK=0x40
EPwm8Regs.TZFLG.bit.INT 0x69D6 %B16 #MASK=0x1
EPwm8Regs.TZFLG.bit.OST 0x69D6 %B16 #MASK=0x4
EPwm8Regs.TZFLG.bit.rsvd1 0x69D6 %B16 #MASK=0xFF80
EPwm8Regs.TZFRC.all 0x69D8 %U16 #Unsigned
EPwm8Regs.TZFRC.bit.CBC 0x69D8 %B16 #MASK=0x2
EPwm8Regs.TZFRC.bit.DCAEVT1 0x69D8 %B16 #MASK=0x8
EPwm8Regs.TZFRC.bit.DCAEVT2 0x69D8 %B16 #MASK=0x10
EPwm8Regs.TZFRC.bit.DCBEVT1 0x69D8 %B16 #MASK=0x20
EPwm8Regs.TZFRC.bit.DCBEVT2 0x69D8 %B16 #MASK=0x40
EPwm8Regs.TZFRC.bit.OST 0x69D8 %B16 #MASK=0x4
EPwm8Regs.TZFRC.bit.rsvd1 0x69D8 %B16 #MASK=0x1
EPwm8Regs.TZFRC.bit.rsvd2 0x69D8 %B16 #MASK=0xFF80
EPwm8Regs.TZSEL.all 0x69D2 %U16 #Unsigned
EPwm8Regs.TZSEL.bit.CBC1 0x69D2 %B16 #MASK=0x1
EPwm8Regs.TZSEL.bit.CBC2 0x69D2 %B16 #MASK=0x2
EPwm8Regs.TZSEL.bit.CBC3 0x69D2 %B16 #MASK=0x4
EPwm8Regs.TZSEL.bit.CBC4 0x69D2 %B16 #MASK=0x8
EPwm8Regs.TZSEL.bit.CBC5 0x69D2 %B16 #MASK=0x10
EPwm8Regs.TZSEL.bit.CBC6 0x69D2 %B16 #MASK=0x20
EPwm8Regs.TZSEL.bit.DCAEVT1 0x69D2 %B16 #MASK=0x4000
EPwm8Regs.TZSEL.bit.DCAEVT2 0x69D2 %B16 #MASK=0x40
EPwm8Regs.TZSEL.bit.DCBEVT1 0x69D2 %B16 #MASK=0x8000
EPwm8Regs.TZSEL.bit.DCBEVT2 0x69D2 %B16 #MASK=0x80
EPwm8Regs.TZSEL.bit.OSHT1 0x69D2 %B16 #MASK=0x100
EPwm8Regs.TZSEL.bit.OSHT2 0x69D2 %B16 #MASK=0x200
EPwm8Regs.TZSEL.bit.OSHT3 0x69D2 %B16 #MASK=0x400
EPwm8Regs.TZSEL.bit.OSHT4 0x69D2 %B16 #MASK=0x800
EPwm8Regs.TZSEL.bit.OSHT5 0x69D2 %B16 #MASK=0x1000
EPwm8Regs.TZSEL.bit.OSHT6 0x69D2 %B16 #MASK=0x2000
EQep1Regs.QCAPCTL.all 0x6B16 %U16 #Unsigned
EQep1Regs.QCAPCTL.bit.CCPS 0x6B16 %B16 #MASK=0x70
EQep1Regs.QCAPCTL.bit.CEN 0x6B16 %B16 #MASK=0x8000
EQep1Regs.QCAPCTL.bit.rsvd1 0x6B16 %B16 #MASK=0x7F80
EQep1Regs.QCAPCTL.bit.UPPS 0x6B16 %B16 #MASK=0xF
EQep1Regs.QCLR.all 0x6B1A %U16 #Unsigned
EQep1Regs.QCLR.bit.IEL 0x6B1A %B16 #MASK=0x400
EQep1Regs.QCLR.bit.INT 0x6B1A %B16 #MASK=0x1
EQep1Regs.QCLR.bit.PCE 0x6B1A %B16 #MASK=0x2
EQep1Regs.QCLR.bit.PCM 0x6B1A %B16 #MASK=0x100
EQep1Regs.QCLR.bit.PCO 0x6B1A %B16 #MASK=0x40
EQep1Regs.QCLR.bit.PCR 0x6B1A %B16 #MASK=0x80
EQep1Regs.QCLR.bit.PCU 0x6B1A %B16 #MASK=0x20
EQep1Regs.QCLR.bit.PHE 0x6B1A %B16 #MASK=0x4
EQep1Regs.QCLR.bit.QDC 0x6B1A %B16 #MASK=0x8
EQep1Regs.QCLR.bit.rsvd1 0x6B1A %B16 #MASK=0xF000
EQep1Regs.QCLR.bit.SEL 0x6B1A %B16 #MASK=0x200
EQep1Regs.QCLR.bit.UTO 0x6B1A %B16 #MASK=0x800
EQep1Regs.QCLR.bit.WTO 0x6B1A %B16 #MASK=0x10
EQep1Regs.QCPRD 0x6B1E %U16 #Unsigned
EQep1Regs.QCPRDLAT 0x6B20 %U16 #Unsigned
EQep1Regs.QCTMR 0x6B1D %U16 #Unsigned
EQep1Regs.QCTMRLAT 0x6B1F %U16 #Unsigned
EQep1Regs.QDECCTL.all 0x6B14 %U16 #Unsigned
EQep1Regs.QDECCTL.bit.IGATE 0x6B14 %B16 #MASK=0x200
EQep1Regs.QDECCTL.bit.QAP 0x6B14 %B16 #MASK=0x100
EQep1Regs.QDECCTL.bit.QBP 0x6B14 %B16 #MASK=0x80
EQep1Regs.QDECCTL.bit.QIP 0x6B14 %B16 #MASK=0x40
EQep1Regs.QDECCTL.bit.QSP 0x6B14 %B16 #MASK=0x20
EQep1Regs.QDECCTL.bit.QSRC 0x6B14 %B16 #MASK=0xC000
EQep1Regs.QDECCTL.bit.rsvd1 0x6B14 %B16 #MASK=0x1F
EQep1Regs.QDECCTL.bit.SOEN 0x6B14 %B16 #MASK=0x2000
EQep1Regs.QDECCTL.bit.SPSEL 0x6B14 %B16 #MASK=0x1000
EQep1Regs.QDECCTL.bit.SWAP 0x6B14 %B16 #MASK=0x400
EQep1Regs.QDECCTL.bit.XCR 0x6B14 %B16 #MASK=0x800
EQep1Regs.QEINT.all 0x6B18 %U16 #Unsigned
EQep1Regs.QEINT.bit.IEL 0x6B18 %B16 #MASK=0x400
EQep1Regs.QEINT.bit.PCE 0x6B18 %B16 #MASK=0x2
EQep1Regs.QEINT.bit.PCM 0x6B18 %B16 #MASK=0x100
EQep1Regs.QEINT.bit.PCO 0x6B18 %B16 #MASK=0x40
EQep1Regs.QEINT.bit.PCR 0x6B18 %B16 #MASK=0x80
EQep1Regs.QEINT.bit.PCU 0x6B18 %B16 #MASK=0x20
EQep1Regs.QEINT.bit.QDC 0x6B18 %B16 #MASK=0x8
EQep1Regs.QEINT.bit.QPE 0x6B18 %B16 #MASK=0x4
EQep1Regs.QEINT.bit.rsvd1 0x6B18 %B16 #MASK=0x1
EQep1Regs.QEINT.bit.rsvd2 0x6B18 %B16 #MASK=0xF000
EQep1Regs.QEINT.bit.SEL 0x6B18 %B16 #MASK=0x200
EQep1Regs.QEINT.bit.UTO 0x6B18 %B16 #MASK=0x800
EQep1Regs.QEINT.bit.WTO 0x6B18 %B16 #MASK=0x10
EQep1Regs.QEPCTL.all 0x6B15 %U16 #Unsigned
EQep1Regs.QEPCTL.bit.FREE_SOFT 0x6B15 %B16 #MASK=0xC000
EQep1Regs.QEPCTL.bit.IEI 0x6B15 %B16 #MASK=0x300
EQep1Regs.QEPCTL.bit.IEL 0x6B15 %B16 #MASK=0x30
EQep1Regs.QEPCTL.bit.PCRM 0x6B15 %B16 #MASK=0x3000
EQep1Regs.QEPCTL.bit.QCLM 0x6B15 %B16 #MASK=0x4
EQep1Regs.QEPCTL.bit.QPEN 0x6B15 %B16 #MASK=0x8
EQep1Regs.QEPCTL.bit.SEI 0x6B15 %B16 #MASK=0xC00
EQep1Regs.QEPCTL.bit.SEL 0x6B15 %B16 #MASK=0x40
EQep1Regs.QEPCTL.bit.SWI 0x6B15 %B16 #MASK=0x80
EQep1Regs.QEPCTL.bit.UTE 0x6B15 %B16 #MASK=0x2
EQep1Regs.QEPCTL.bit.WDE 0x6B15 %B16 #MASK=0x1
EQep1Regs.QEPSTS.all 0x6B1C %U16 #Unsigned
EQep1Regs.QEPSTS.bit.CDEF 0x6B1C %B16 #MASK=0x4
EQep1Regs.QEPSTS.bit.COEF 0x6B1C %B16 #MASK=0x8
EQep1Regs.QEPSTS.bit.FIDF 0x6B1C %B16 #MASK=0x40
EQep1Regs.QEPSTS.bit.FIMF 0x6B1C %B16 #MASK=0x2
EQep1Regs.QEPSTS.bit.PCEF 0x6B1C %B16 #MASK=0x1
EQep1Regs.QEPSTS.bit.QDF 0x6B1C %B16 #MASK=0x20
EQep1Regs.QEPSTS.bit.QDLF 0x6B1C %B16 #MASK=0x10
EQep1Regs.QEPSTS.bit.rsvd1 0x6B1C %B16 #MASK=0xFF00
EQep1Regs.QEPSTS.bit.UPEVNT 0x6B1C %B16 #MASK=0x80
EQep1Regs.QFLG.all 0x6B19 %U16 #Unsigned
EQep1Regs.QFLG.bit.IEL 0x6B19 %B16 #MASK=0x400
EQep1Regs.QFLG.bit.INT 0x6B19 %B16 #MASK=0x1
EQep1Regs.QFLG.bit.PCE 0x6B19 %B16 #MASK=0x2
EQep1Regs.QFLG.bit.PCM 0x6B19 %B16 #MASK=0x100
EQep1Regs.QFLG.bit.PCO 0x6B19 %B16 #MASK=0x40
EQep1Regs.QFLG.bit.PCR 0x6B19 %B16 #MASK=0x80
EQep1Regs.QFLG.bit.PCU 0x6B19 %B16 #MASK=0x20
EQep1Regs.QFLG.bit.PHE 0x6B19 %B16 #MASK=0x4
EQep1Regs.QFLG.bit.QDC 0x6B19 %B16 #MASK=0x8
EQep1Regs.QFLG.bit.rsvd1 0x6B19 %B16 #MASK=0xF000
EQep1Regs.QFLG.bit.SEL 0x6B19 %B16 #MASK=0x200
EQep1Regs.QFLG.bit.UTO 0x6B19 %B16 #MASK=0x800
EQep1Regs.QFLG.bit.WTO 0x6B19 %B16 #MASK=0x10
EQep1Regs.QFRC.all 0x6B1B %U16 #Unsigned
EQep1Regs.QFRC.bit.IEL 0x6B1B %B16 #MASK=0x400
EQep1Regs.QFRC.bit.PCE 0x6B1B %B16 #MASK=0x2
EQep1Regs.QFRC.bit.PCM 0x6B1B %B16 #MASK=0x100
EQep1Regs.QFRC.bit.PCO 0x6B1B %B16 #MASK=0x40
EQep1Regs.QFRC.bit.PCR 0x6B1B %B16 #MASK=0x80
EQep1Regs.QFRC.bit.PCU 0x6B1B %B16 #MASK=0x20
EQep1Regs.QFRC.bit.PHE 0x6B1B %B16 #MASK=0x4
EQep1Regs.QFRC.bit.QDC 0x6B1B %B16 #MASK=0x8
EQep1Regs.QFRC.bit.rsvd1 0x6B1B %B16 #MASK=0x1
EQep1Regs.QFRC.bit.rsvd2 0x6B1B %B16 #MASK=0xF000
EQep1Regs.QFRC.bit.SEL 0x6B1B %B16 #MASK=0x200
EQep1Regs.QFRC.bit.UTO 0x6B1B %B16 #MASK=0x800
EQep1Regs.QFRC.bit.WTO 0x6B1B %B16 #MASK=0x10
EQep1Regs.QPOSCMP 0x6B06 %U32 #Unsigned
EQep1Regs.QPOSCNT 0x6B00 %U32 #Unsigned
EQep1Regs.QPOSCTL.all 0x6B17 %U16 #Unsigned
EQep1Regs.QPOSCTL.bit.PCE 0x6B17 %B16 #MASK=0x1000
EQep1Regs.QPOSCTL.bit.PCLOAD 0x6B17 %B16 #MASK=0x4000
EQep1Regs.QPOSCTL.bit.PCPOL 0x6B17 %B16 #MASK=0x2000
EQep1Regs.QPOSCTL.bit.PCSHDW 0x6B17 %B16 #MASK=0x8000
EQep1Regs.QPOSCTL.bit.PCSPW 0x6B17 %B16 #MASK=0xFFF
EQep1Regs.QPOSILAT 0x6B08 %U32 #Unsigned
EQep1Regs.QPOSINIT 0x6B02 %U32 #Unsigned
EQep1Regs.QPOSLAT 0x6B0C %U32 #Unsigned
EQep1Regs.QPOSMAX 0x6B04 %U32 #Unsigned
EQep1Regs.QPOSSLAT 0x6B0A %U32 #Unsigned
EQep1Regs.QUPRD 0x6B10 %U32 #Unsigned
EQep1Regs.QUTMR 0x6B0E %U32 #Unsigned
EQep1Regs.QWDPRD 0x6B13 %U16 #Unsigned
EQep1Regs.QWDTMR 0x6B12 %U16 #Unsigned
EQep1Regs.rsvd1 0x6B21 %U16 #Unsigned
EQep2Regs.QCAPCTL.all 0x6B56 %U16 #Unsigned
EQep2Regs.QCAPCTL.bit.CCPS 0x6B56 %B16 #MASK=0x70
EQep2Regs.QCAPCTL.bit.CEN 0x6B56 %B16 #MASK=0x8000
EQep2Regs.QCAPCTL.bit.rsvd1 0x6B56 %B16 #MASK=0x7F80
EQep2Regs.QCAPCTL.bit.UPPS 0x6B56 %B16 #MASK=0xF
EQep2Regs.QCLR.all 0x6B5A %U16 #Unsigned
EQep2Regs.QCLR.bit.IEL 0x6B5A %B16 #MASK=0x400
EQep2Regs.QCLR.bit.INT 0x6B5A %B16 #MASK=0x1
EQep2Regs.QCLR.bit.PCE 0x6B5A %B16 #MASK=0x2
EQep2Regs.QCLR.bit.PCM 0x6B5A %B16 #MASK=0x100
EQep2Regs.QCLR.bit.PCO 0x6B5A %B16 #MASK=0x40
EQep2Regs.QCLR.bit.PCR 0x6B5A %B16 #MASK=0x80
EQep2Regs.QCLR.bit.PCU 0x6B5A %B16 #MASK=0x20
EQep2Regs.QCLR.bit.PHE 0x6B5A %B16 #MASK=0x4
EQep2Regs.QCLR.bit.QDC 0x6B5A %B16 #MASK=0x8
EQep2Regs.QCLR.bit.rsvd1 0x6B5A %B16 #MASK=0xF000
EQep2Regs.QCLR.bit.SEL 0x6B5A %B16 #MASK=0x200
EQep2Regs.QCLR.bit.UTO 0x6B5A %B16 #MASK=0x800
EQep2Regs.QCLR.bit.WTO 0x6B5A %B16 #MASK=0x10
EQep2Regs.QCPRD 0x6B5E %U16 #Unsigned
EQep2Regs.QCPRDLAT 0x6B60 %U16 #Unsigned
EQep2Regs.QCTMR 0x6B5D %U16 #Unsigned
EQep2Regs.QCTMRLAT 0x6B5F %U16 #Unsigned
EQep2Regs.QDECCTL.all 0x6B54 %U16 #Unsigned
EQep2Regs.QDECCTL.bit.IGATE 0x6B54 %B16 #MASK=0x200
EQep2Regs.QDECCTL.bit.QAP 0x6B54 %B16 #MASK=0x100
EQep2Regs.QDECCTL.bit.QBP 0x6B54 %B16 #MASK=0x80
EQep2Regs.QDECCTL.bit.QIP 0x6B54 %B16 #MASK=0x40
EQep2Regs.QDECCTL.bit.QSP 0x6B54 %B16 #MASK=0x20
EQep2Regs.QDECCTL.bit.QSRC 0x6B54 %B16 #MASK=0xC000
EQep2Regs.QDECCTL.bit.rsvd1 0x6B54 %B16 #MASK=0x1F
EQep2Regs.QDECCTL.bit.SOEN 0x6B54 %B16 #MASK=0x2000
EQep2Regs.QDECCTL.bit.SPSEL 0x6B54 %B16 #MASK=0x1000
EQep2Regs.QDECCTL.bit.SWAP 0x6B54 %B16 #MASK=0x400
EQep2Regs.QDECCTL.bit.XCR 0x6B54 %B16 #MASK=0x800
EQep2Regs.QEINT.all 0x6B58 %U16 #Unsigned
EQep2Regs.QEINT.bit.IEL 0x6B58 %B16 #MASK=0x400
EQep2Regs.QEINT.bit.PCE 0x6B58 %B16 #MASK=0x2
EQep2Regs.QEINT.bit.PCM 0x6B58 %B16 #MASK=0x100
EQep2Regs.QEINT.bit.PCO 0x6B58 %B16 #MASK=0x40
EQep2Regs.QEINT.bit.PCR 0x6B58 %B16 #MASK=0x80
EQep2Regs.QEINT.bit.PCU 0x6B58 %B16 #MASK=0x20
EQep2Regs.QEINT.bit.QDC 0x6B58 %B16 #MASK=0x8
EQep2Regs.QEINT.bit.QPE 0x6B58 %B16 #MASK=0x4
EQep2Regs.QEINT.bit.rsvd1 0x6B58 %B16 #MASK=0x1
EQep2Regs.QEINT.bit.rsvd2 0x6B58 %B16 #MASK=0xF000
EQep2Regs.QEINT.bit.SEL 0x6B58 %B16 #MASK=0x200
EQep2Regs.QEINT.bit.UTO 0x6B58 %B16 #MASK=0x800
EQep2Regs.QEINT.bit.WTO 0x6B58 %B16 #MASK=0x10
EQep2Regs.QEPCTL.all 0x6B55 %U16 #Unsigned
EQep2Regs.QEPCTL.bit.FREE_SOFT 0x6B55 %B16 #MASK=0xC000
EQep2Regs.QEPCTL.bit.IEI 0x6B55 %B16 #MASK=0x300
EQep2Regs.QEPCTL.bit.IEL 0x6B55 %B16 #MASK=0x30
EQep2Regs.QEPCTL.bit.PCRM 0x6B55 %B16 #MASK=0x3000
EQep2Regs.QEPCTL.bit.QCLM 0x6B55 %B16 #MASK=0x4
EQep2Regs.QEPCTL.bit.QPEN 0x6B55 %B16 #MASK=0x8
EQep2Regs.QEPCTL.bit.SEI 0x6B55 %B16 #MASK=0xC00
EQep2Regs.QEPCTL.bit.SEL 0x6B55 %B16 #MASK=0x40
EQep2Regs.QEPCTL.bit.SWI 0x6B55 %B16 #MASK=0x80
EQep2Regs.QEPCTL.bit.UTE 0x6B55 %B16 #MASK=0x2
EQep2Regs.QEPCTL.bit.WDE 0x6B55 %B16 #MASK=0x1
EQep2Regs.QEPSTS.all 0x6B5C %U16 #Unsigned
EQep2Regs.QEPSTS.bit.CDEF 0x6B5C %B16 #MASK=0x4
EQep2Regs.QEPSTS.bit.COEF 0x6B5C %B16 #MASK=0x8
EQep2Regs.QEPSTS.bit.FIDF 0x6B5C %B16 #MASK=0x40
EQep2Regs.QEPSTS.bit.FIMF 0x6B5C %B16 #MASK=0x2
EQep2Regs.QEPSTS.bit.PCEF 0x6B5C %B16 #MASK=0x1
EQep2Regs.QEPSTS.bit.QDF 0x6B5C %B16 #MASK=0x20
EQep2Regs.QEPSTS.bit.QDLF 0x6B5C %B16 #MASK=0x10
EQep2Regs.QEPSTS.bit.rsvd1 0x6B5C %B16 #MASK=0xFF00
EQep2Regs.QEPSTS.bit.UPEVNT 0x6B5C %B16 #MASK=0x80
EQep2Regs.QFLG.all 0x6B59 %U16 #Unsigned
EQep2Regs.QFLG.bit.IEL 0x6B59 %B16 #MASK=0x400
EQep2Regs.QFLG.bit.INT 0x6B59 %B16 #MASK=0x1
EQep2Regs.QFLG.bit.PCE 0x6B59 %B16 #MASK=0x2
EQep2Regs.QFLG.bit.PCM 0x6B59 %B16 #MASK=0x100
EQep2Regs.QFLG.bit.PCO 0x6B59 %B16 #MASK=0x40
EQep2Regs.QFLG.bit.PCR 0x6B59 %B16 #MASK=0x80
EQep2Regs.QFLG.bit.PCU 0x6B59 %B16 #MASK=0x20
EQep2Regs.QFLG.bit.PHE 0x6B59 %B16 #MASK=0x4
EQep2Regs.QFLG.bit.QDC 0x6B59 %B16 #MASK=0x8
EQep2Regs.QFLG.bit.rsvd1 0x6B59 %B16 #MASK=0xF000
EQep2Regs.QFLG.bit.SEL 0x6B59 %B16 #MASK=0x200
EQep2Regs.QFLG.bit.UTO 0x6B59 %B16 #MASK=0x800
EQep2Regs.QFLG.bit.WTO 0x6B59 %B16 #MASK=0x10
EQep2Regs.QFRC.all 0x6B5B %U16 #Unsigned
EQep2Regs.QFRC.bit.IEL 0x6B5B %B16 #MASK=0x400
EQep2Regs.QFRC.bit.PCE 0x6B5B %B16 #MASK=0x2
EQep2Regs.QFRC.bit.PCM 0x6B5B %B16 #MASK=0x100
EQep2Regs.QFRC.bit.PCO 0x6B5B %B16 #MASK=0x40
EQep2Regs.QFRC.bit.PCR 0x6B5B %B16 #MASK=0x80
EQep2Regs.QFRC.bit.PCU 0x6B5B %B16 #MASK=0x20
EQep2Regs.QFRC.bit.PHE 0x6B5B %B16 #MASK=0x4
EQep2Regs.QFRC.bit.QDC 0x6B5B %B16 #MASK=0x8
EQep2Regs.QFRC.bit.rsvd1 0x6B5B %B16 #MASK=0x1
EQep2Regs.QFRC.bit.rsvd2 0x6B5B %B16 #MASK=0xF000
EQep2Regs.QFRC.bit.SEL 0x6B5B %B16 #MASK=0x200
EQep2Regs.QFRC.bit.UTO 0x6B5B %B16 #MASK=0x800
EQep2Regs.QFRC.bit.WTO 0x6B5B %B16 #MASK=0x10
EQep2Regs.QPOSCMP 0x6B46 %U32 #Unsigned
EQep2Regs.QPOSCNT 0x6B40 %U32 #Unsigned
EQep2Regs.QPOSCTL.all 0x6B57 %U16 #Unsigned
EQep2Regs.QPOSCTL.bit.PCE 0x6B57 %B16 #MASK=0x1000
EQep2Regs.QPOSCTL.bit.PCLOAD 0x6B57 %B16 #MASK=0x4000
EQep2Regs.QPOSCTL.bit.PCPOL 0x6B57 %B16 #MASK=0x2000
EQep2Regs.QPOSCTL.bit.PCSHDW 0x6B57 %B16 #MASK=0x8000
EQep2Regs.QPOSCTL.bit.PCSPW 0x6B57 %B16 #MASK=0xFFF
EQep2Regs.QPOSILAT 0x6B48 %U32 #Unsigned
EQep2Regs.QPOSINIT 0x6B42 %U32 #Unsigned
EQep2Regs.QPOSLAT 0x6B4C %U32 #Unsigned
EQep2Regs.QPOSMAX 0x6B44 %U32 #Unsigned
EQep2Regs.QPOSSLAT 0x6B4A %U32 #Unsigned
EQep2Regs.QUPRD 0x6B50 %U32 #Unsigned
EQep2Regs.QUTMR 0x6B4E %U32 #Unsigned
EQep2Regs.QWDPRD 0x6B53 %U16 #Unsigned
EQep2Regs.QWDTMR 0x6B52 %U16 #Unsigned
EQep2Regs.rsvd1 0x6B61 %U16 #Unsigned
err_hyst[0][0] 0xC640 %U32 #Unsigned
err_hyst[0][1] 0xC642 %U32 #Unsigned
err_hyst[1][0] 0xC644 %U32 #Unsigned
err_hyst[1][1] 0xC646 %U32 #Unsigned
err_hyst[10][0] 0xC668 %U32 #Unsigned
err_hyst[10][1] 0xC66A %U32 #Unsigned
err_hyst[11][0] 0xC66C %U32 #Unsigned
err_hyst[11][1] 0xC66E %U32 #Unsigned
err_hyst[12][0] 0xC670 %U32 #Unsigned
err_hyst[12][1] 0xC672 %U32 #Unsigned
err_hyst[13][0] 0xC674 %U32 #Unsigned
err_hyst[13][1] 0xC676 %U32 #Unsigned
err_hyst[14][0] 0xC678 %U32 #Unsigned
err_hyst[14][1] 0xC67A %U32 #Unsigned
err_hyst[2][0] 0xC648 %U32 #Unsigned
err_hyst[2][1] 0xC64A %U32 #Unsigned
err_hyst[3][0] 0xC64C %U32 #Unsigned
err_hyst[3][1] 0xC64E %U32 #Unsigned
err_hyst[4][0] 0xC650 %U32 #Unsigned
err_hyst[4][1] 0xC652 %U32 #Unsigned
err_hyst[5][0] 0xC654 %U32 #Unsigned
err_hyst[5][1] 0xC656 %U32 #Unsigned
err_hyst[6][0] 0xC658 %U32 #Unsigned
err_hyst[6][1] 0xC65A %U32 #Unsigned
err_hyst[7][0] 0xC65C %U32 #Unsigned
err_hyst[7][1] 0xC65E %U32 #Unsigned
err_hyst[8][0] 0xC660 %U32 #Unsigned
err_hyst[8][1] 0xC662 %U32 #Unsigned
err_hyst[9][0] 0xC664 %U32 #Unsigned
err_hyst[9][1] 0xC666 %U32 #Unsigned
error_code 0xC7DF %U16 #Unsigned
error_descriptor[0].desc_number 0x3DA0D4 %UCHAR #Unsigned
error_descriptor[0].desc_text[0] 0x3DA0D5 %UCHAR #Unsigned
error_descriptor[0].desc_text[1] 0x3DA0D6 %UCHAR #Unsigned
error_descriptor[0].desc_text[10] 0x3DA0DF %UCHAR #Unsigned
error_descriptor[0].desc_text[11] 0x3DA0E0 %UCHAR #Unsigned
error_descriptor[0].desc_text[12] 0x3DA0E1 %UCHAR #Unsigned
error_descriptor[0].desc_text[13] 0x3DA0E2 %UCHAR #Unsigned
error_descriptor[0].desc_text[14] 0x3DA0E3 %UCHAR #Unsigned
error_descriptor[0].desc_text[15] 0x3DA0E4 %UCHAR #Unsigned
error_descriptor[0].desc_text[16] 0x3DA0E5 %UCHAR #Unsigned
error_descriptor[0].desc_text[2] 0x3DA0D7 %UCHAR #Unsigned
error_descriptor[0].desc_text[3] 0x3DA0D8 %UCHAR #Unsigned
error_descriptor[0].desc_text[4] 0x3DA0D9 %UCHAR #Unsigned
error_descriptor[0].desc_text[5] 0x3DA0DA %UCHAR #Unsigned
error_descriptor[0].desc_text[6] 0x3DA0DB %UCHAR #Unsigned
error_descriptor[0].desc_text[7] 0x3DA0DC %UCHAR #Unsigned
error_descriptor[0].desc_text[8] 0x3DA0DD %UCHAR #Unsigned
error_descriptor[0].desc_text[9] 0x3DA0DE %UCHAR #Unsigned
error_descriptor[1].desc_number 0x3DA0E6 %UCHAR #Unsigned
error_descriptor[1].desc_text[0] 0x3DA0E7 %UCHAR #Unsigned
error_descriptor[1].desc_text[1] 0x3DA0E8 %UCHAR #Unsigned
error_descriptor[1].desc_text[10] 0x3DA0F1 %UCHAR #Unsigned
error_descriptor[1].desc_text[11] 0x3DA0F2 %UCHAR #Unsigned
error_descriptor[1].desc_text[12] 0x3DA0F3 %UCHAR #Unsigned
error_descriptor[1].desc_text[13] 0x3DA0F4 %UCHAR #Unsigned
error_descriptor[1].desc_text[14] 0x3DA0F5 %UCHAR #Unsigned
error_descriptor[1].desc_text[15] 0x3DA0F6 %UCHAR #Unsigned
error_descriptor[1].desc_text[16] 0x3DA0F7 %UCHAR #Unsigned
error_descriptor[1].desc_text[2] 0x3DA0E9 %UCHAR #Unsigned
error_descriptor[1].desc_text[3] 0x3DA0EA %UCHAR #Unsigned
error_descriptor[1].desc_text[4] 0x3DA0EB %UCHAR #Unsigned
error_descriptor[1].desc_text[5] 0x3DA0EC %UCHAR #Unsigned
error_descriptor[1].desc_text[6] 0x3DA0ED %UCHAR #Unsigned
error_descriptor[1].desc_text[7] 0x3DA0EE %UCHAR #Unsigned
error_descriptor[1].desc_text[8] 0x3DA0EF %UCHAR #Unsigned
error_descriptor[1].desc_text[9] 0x3DA0F0 %UCHAR #Unsigned
error_descriptor[10].desc_number 0x3DA188 %UCHAR #Unsigned
error_descriptor[10].desc_text[0] 0x3DA189 %UCHAR #Unsigned
error_descriptor[10].desc_text[1] 0x3DA18A %UCHAR #Unsigned
error_descriptor[10].desc_text[10] 0x3DA193 %UCHAR #Unsigned
error_descriptor[10].desc_text[11] 0x3DA194 %UCHAR #Unsigned
error_descriptor[10].desc_text[12] 0x3DA195 %UCHAR #Unsigned
error_descriptor[10].desc_text[13] 0x3DA196 %UCHAR #Unsigned
error_descriptor[10].desc_text[14] 0x3DA197 %UCHAR #Unsigned
error_descriptor[10].desc_text[15] 0x3DA198 %UCHAR #Unsigned
error_descriptor[10].desc_text[16] 0x3DA199 %UCHAR #Unsigned
error_descriptor[10].desc_text[2] 0x3DA18B %UCHAR #Unsigned
error_descriptor[10].desc_text[3] 0x3DA18C %UCHAR #Unsigned
error_descriptor[10].desc_text[4] 0x3DA18D %UCHAR #Unsigned
error_descriptor[10].desc_text[5] 0x3DA18E %UCHAR #Unsigned
error_descriptor[10].desc_text[6] 0x3DA18F %UCHAR #Unsigned
error_descriptor[10].desc_text[7] 0x3DA190 %UCHAR #Unsigned
error_descriptor[10].desc_text[8] 0x3DA191 %UCHAR #Unsigned
error_descriptor[10].desc_text[9] 0x3DA192 %UCHAR #Unsigned
error_descriptor[11].desc_number 0x3DA19A %UCHAR #Unsigned
error_descriptor[11].desc_text[0] 0x3DA19B %UCHAR #Unsigned
error_descriptor[11].desc_text[1] 0x3DA19C %UCHAR #Unsigned
error_descriptor[11].desc_text[10] 0x3DA1A5 %UCHAR #Unsigned
error_descriptor[11].desc_text[11] 0x3DA1A6 %UCHAR #Unsigned
error_descriptor[11].desc_text[12] 0x3DA1A7 %UCHAR #Unsigned
error_descriptor[11].desc_text[13] 0x3DA1A8 %UCHAR #Unsigned
error_descriptor[11].desc_text[14] 0x3DA1A9 %UCHAR #Unsigned
error_descriptor[11].desc_text[15] 0x3DA1AA %UCHAR #Unsigned
error_descriptor[11].desc_text[16] 0x3DA1AB %UCHAR #Unsigned
error_descriptor[11].desc_text[2] 0x3DA19D %UCHAR #Unsigned
error_descriptor[11].desc_text[3] 0x3DA19E %UCHAR #Unsigned
error_descriptor[11].desc_text[4] 0x3DA19F %UCHAR #Unsigned
error_descriptor[11].desc_text[5] 0x3DA1A0 %UCHAR #Unsigned
error_descriptor[11].desc_text[6] 0x3DA1A1 %UCHAR #Unsigned
error_descriptor[11].desc_text[7] 0x3DA1A2 %UCHAR #Unsigned
error_descriptor[11].desc_text[8] 0x3DA1A3 %UCHAR #Unsigned
error_descriptor[11].desc_text[9] 0x3DA1A4 %UCHAR #Unsigned
error_descriptor[12].desc_number 0x3DA1AC %UCHAR #Unsigned
error_descriptor[12].desc_text[0] 0x3DA1AD %UCHAR #Unsigned
error_descriptor[12].desc_text[1] 0x3DA1AE %UCHAR #Unsigned
error_descriptor[12].desc_text[10] 0x3DA1B7 %UCHAR #Unsigned
error_descriptor[12].desc_text[11] 0x3DA1B8 %UCHAR #Unsigned
error_descriptor[12].desc_text[12] 0x3DA1B9 %UCHAR #Unsigned
error_descriptor[12].desc_text[13] 0x3DA1BA %UCHAR #Unsigned
error_descriptor[12].desc_text[14] 0x3DA1BB %UCHAR #Unsigned
error_descriptor[12].desc_text[15] 0x3DA1BC %UCHAR #Unsigned
error_descriptor[12].desc_text[16] 0x3DA1BD %UCHAR #Unsigned
error_descriptor[12].desc_text[2] 0x3DA1AF %UCHAR #Unsigned
error_descriptor[12].desc_text[3] 0x3DA1B0 %UCHAR #Unsigned
error_descriptor[12].desc_text[4] 0x3DA1B1 %UCHAR #Unsigned
error_descriptor[12].desc_text[5] 0x3DA1B2 %UCHAR #Unsigned
error_descriptor[12].desc_text[6] 0x3DA1B3 %UCHAR #Unsigned
error_descriptor[12].desc_text[7] 0x3DA1B4 %UCHAR #Unsigned
error_descriptor[12].desc_text[8] 0x3DA1B5 %UCHAR #Unsigned
error_descriptor[12].desc_text[9] 0x3DA1B6 %UCHAR #Unsigned
error_descriptor[13].desc_number 0x3DA1BE %UCHAR #Unsigned
error_descriptor[13].desc_text[0] 0x3DA1BF %UCHAR #Unsigned
error_descriptor[13].desc_text[1] 0x3DA1C0 %UCHAR #Unsigned
error_descriptor[13].desc_text[10] 0x3DA1C9 %UCHAR #Unsigned
error_descriptor[13].desc_text[11] 0x3DA1CA %UCHAR #Unsigned
error_descriptor[13].desc_text[12] 0x3DA1CB %UCHAR #Unsigned
error_descriptor[13].desc_text[13] 0x3DA1CC %UCHAR #Unsigned
error_descriptor[13].desc_text[14] 0x3DA1CD %UCHAR #Unsigned
error_descriptor[13].desc_text[15] 0x3DA1CE %UCHAR #Unsigned
error_descriptor[13].desc_text[16] 0x3DA1CF %UCHAR #Unsigned
error_descriptor[13].desc_text[2] 0x3DA1C1 %UCHAR #Unsigned
error_descriptor[13].desc_text[3] 0x3DA1C2 %UCHAR #Unsigned
error_descriptor[13].desc_text[4] 0x3DA1C3 %UCHAR #Unsigned
error_descriptor[13].desc_text[5] 0x3DA1C4 %UCHAR #Unsigned
error_descriptor[13].desc_text[6] 0x3DA1C5 %UCHAR #Unsigned
error_descriptor[13].desc_text[7] 0x3DA1C6 %UCHAR #Unsigned
error_descriptor[13].desc_text[8] 0x3DA1C7 %UCHAR #Unsigned
error_descriptor[13].desc_text[9] 0x3DA1C8 %UCHAR #Unsigned
error_descriptor[14].desc_number 0x3DA1D0 %UCHAR #Unsigned
error_descriptor[14].desc_text[0] 0x3DA1D1 %UCHAR #Unsigned
error_descriptor[14].desc_text[1] 0x3DA1D2 %UCHAR #Unsigned
error_descriptor[14].desc_text[10] 0x3DA1DB %UCHAR #Unsigned
error_descriptor[14].desc_text[11] 0x3DA1DC %UCHAR #Unsigned
error_descriptor[14].desc_text[12] 0x3DA1DD %UCHAR #Unsigned
error_descriptor[14].desc_text[13] 0x3DA1DE %UCHAR #Unsigned
error_descriptor[14].desc_text[14] 0x3DA1DF %UCHAR #Unsigned
error_descriptor[14].desc_text[15] 0x3DA1E0 %UCHAR #Unsigned
error_descriptor[14].desc_text[16] 0x3DA1E1 %UCHAR #Unsigned
error_descriptor[14].desc_text[2] 0x3DA1D3 %UCHAR #Unsigned
error_descriptor[14].desc_text[3] 0x3DA1D4 %UCHAR #Unsigned
error_descriptor[14].desc_text[4] 0x3DA1D5 %UCHAR #Unsigned
error_descriptor[14].desc_text[5] 0x3DA1D6 %UCHAR #Unsigned
error_descriptor[14].desc_text[6] 0x3DA1D7 %UCHAR #Unsigned
error_descriptor[14].desc_text[7] 0x3DA1D8 %UCHAR #Unsigned
error_descriptor[14].desc_text[8] 0x3DA1D9 %UCHAR #Unsigned
error_descriptor[14].desc_text[9] 0x3DA1DA %UCHAR #Unsigned
error_descriptor[2].desc_number 0x3DA0F8 %UCHAR #Unsigned
error_descriptor[2].desc_text[0] 0x3DA0F9 %UCHAR #Unsigned
error_descriptor[2].desc_text[1] 0x3DA0FA %UCHAR #Unsigned
error_descriptor[2].desc_text[10] 0x3DA103 %UCHAR #Unsigned
error_descriptor[2].desc_text[11] 0x3DA104 %UCHAR #Unsigned
error_descriptor[2].desc_text[12] 0x3DA105 %UCHAR #Unsigned
error_descriptor[2].desc_text[13] 0x3DA106 %UCHAR #Unsigned
error_descriptor[2].desc_text[14] 0x3DA107 %UCHAR #Unsigned
error_descriptor[2].desc_text[15] 0x3DA108 %UCHAR #Unsigned
error_descriptor[2].desc_text[16] 0x3DA109 %UCHAR #Unsigned
error_descriptor[2].desc_text[2] 0x3DA0FB %UCHAR #Unsigned
error_descriptor[2].desc_text[3] 0x3DA0FC %UCHAR #Unsigned
error_descriptor[2].desc_text[4] 0x3DA0FD %UCHAR #Unsigned
error_descriptor[2].desc_text[5] 0x3DA0FE %UCHAR #Unsigned
error_descriptor[2].desc_text[6] 0x3DA0FF %UCHAR #Unsigned
error_descriptor[2].desc_text[7] 0x3DA100 %UCHAR #Unsigned
error_descriptor[2].desc_text[8] 0x3DA101 %UCHAR #Unsigned
error_descriptor[2].desc_text[9] 0x3DA102 %UCHAR #Unsigned
error_descriptor[3].desc_number 0x3DA10A %UCHAR #Unsigned
error_descriptor[3].desc_text[0] 0x3DA10B %UCHAR #Unsigned
error_descriptor[3].desc_text[1] 0x3DA10C %UCHAR #Unsigned
error_descriptor[3].desc_text[10] 0x3DA115 %UCHAR #Unsigned
error_descriptor[3].desc_text[11] 0x3DA116 %UCHAR #Unsigned
error_descriptor[3].desc_text[12] 0x3DA117 %UCHAR #Unsigned
error_descriptor[3].desc_text[13] 0x3DA118 %UCHAR #Unsigned
error_descriptor[3].desc_text[14] 0x3DA119 %UCHAR #Unsigned
error_descriptor[3].desc_text[15] 0x3DA11A %UCHAR #Unsigned
error_descriptor[3].desc_text[16] 0x3DA11B %UCHAR #Unsigned
error_descriptor[3].desc_text[2] 0x3DA10D %UCHAR #Unsigned
error_descriptor[3].desc_text[3] 0x3DA10E %UCHAR #Unsigned
error_descriptor[3].desc_text[4] 0x3DA10F %UCHAR #Unsigned
error_descriptor[3].desc_text[5] 0x3DA110 %UCHAR #Unsigned
error_descriptor[3].desc_text[6] 0x3DA111 %UCHAR #Unsigned
error_descriptor[3].desc_text[7] 0x3DA112 %UCHAR #Unsigned
error_descriptor[3].desc_text[8] 0x3DA113 %UCHAR #Unsigned
error_descriptor[3].desc_text[9] 0x3DA114 %UCHAR #Unsigned
error_descriptor[4].desc_number 0x3DA11C %UCHAR #Unsigned
error_descriptor[4].desc_text[0] 0x3DA11D %UCHAR #Unsigned
error_descriptor[4].desc_text[1] 0x3DA11E %UCHAR #Unsigned
error_descriptor[4].desc_text[10] 0x3DA127 %UCHAR #Unsigned
error_descriptor[4].desc_text[11] 0x3DA128 %UCHAR #Unsigned
error_descriptor[4].desc_text[12] 0x3DA129 %UCHAR #Unsigned
error_descriptor[4].desc_text[13] 0x3DA12A %UCHAR #Unsigned
error_descriptor[4].desc_text[14] 0x3DA12B %UCHAR #Unsigned
error_descriptor[4].desc_text[15] 0x3DA12C %UCHAR #Unsigned
error_descriptor[4].desc_text[16] 0x3DA12D %UCHAR #Unsigned
error_descriptor[4].desc_text[2] 0x3DA11F %UCHAR #Unsigned
error_descriptor[4].desc_text[3] 0x3DA120 %UCHAR #Unsigned
error_descriptor[4].desc_text[4] 0x3DA121 %UCHAR #Unsigned
error_descriptor[4].desc_text[5] 0x3DA122 %UCHAR #Unsigned
error_descriptor[4].desc_text[6] 0x3DA123 %UCHAR #Unsigned
error_descriptor[4].desc_text[7] 0x3DA124 %UCHAR #Unsigned
error_descriptor[4].desc_text[8] 0x3DA125 %UCHAR #Unsigned
error_descriptor[4].desc_text[9] 0x3DA126 %UCHAR #Unsigned
error_descriptor[5].desc_number 0x3DA12E %UCHAR #Unsigned
error_descriptor[5].desc_text[0] 0x3DA12F %UCHAR #Unsigned
error_descriptor[5].desc_text[1] 0x3DA130 %UCHAR #Unsigned
error_descriptor[5].desc_text[10] 0x3DA139 %UCHAR #Unsigned
error_descriptor[5].desc_text[11] 0x3DA13A %UCHAR #Unsigned
error_descriptor[5].desc_text[12] 0x3DA13B %UCHAR #Unsigned
error_descriptor[5].desc_text[13] 0x3DA13C %UCHAR #Unsigned
error_descriptor[5].desc_text[14] 0x3DA13D %UCHAR #Unsigned
error_descriptor[5].desc_text[15] 0x3DA13E %UCHAR #Unsigned
error_descriptor[5].desc_text[16] 0x3DA13F %UCHAR #Unsigned
error_descriptor[5].desc_text[2] 0x3DA131 %UCHAR #Unsigned
error_descriptor[5].desc_text[3] 0x3DA132 %UCHAR #Unsigned
error_descriptor[5].desc_text[4] 0x3DA133 %UCHAR #Unsigned
error_descriptor[5].desc_text[5] 0x3DA134 %UCHAR #Unsigned
error_descriptor[5].desc_text[6] 0x3DA135 %UCHAR #Unsigned
error_descriptor[5].desc_text[7] 0x3DA136 %UCHAR #Unsigned
error_descriptor[5].desc_text[8] 0x3DA137 %UCHAR #Unsigned
error_descriptor[5].desc_text[9] 0x3DA138 %UCHAR #Unsigned
error_descriptor[6].desc_number 0x3DA140 %UCHAR #Unsigned
error_descriptor[6].desc_text[0] 0x3DA141 %UCHAR #Unsigned
error_descriptor[6].desc_text[1] 0x3DA142 %UCHAR #Unsigned
error_descriptor[6].desc_text[10] 0x3DA14B %UCHAR #Unsigned
error_descriptor[6].desc_text[11] 0x3DA14C %UCHAR #Unsigned
error_descriptor[6].desc_text[12] 0x3DA14D %UCHAR #Unsigned
error_descriptor[6].desc_text[13] 0x3DA14E %UCHAR #Unsigned
error_descriptor[6].desc_text[14] 0x3DA14F %UCHAR #Unsigned
error_descriptor[6].desc_text[15] 0x3DA150 %UCHAR #Unsigned
error_descriptor[6].desc_text[16] 0x3DA151 %UCHAR #Unsigned
error_descriptor[6].desc_text[2] 0x3DA143 %UCHAR #Unsigned
error_descriptor[6].desc_text[3] 0x3DA144 %UCHAR #Unsigned
error_descriptor[6].desc_text[4] 0x3DA145 %UCHAR #Unsigned
error_descriptor[6].desc_text[5] 0x3DA146 %UCHAR #Unsigned
error_descriptor[6].desc_text[6] 0x3DA147 %UCHAR #Unsigned
error_descriptor[6].desc_text[7] 0x3DA148 %UCHAR #Unsigned
error_descriptor[6].desc_text[8] 0x3DA149 %UCHAR #Unsigned
error_descriptor[6].desc_text[9] 0x3DA14A %UCHAR #Unsigned
error_descriptor[7].desc_number 0x3DA152 %UCHAR #Unsigned
error_descriptor[7].desc_text[0] 0x3DA153 %UCHAR #Unsigned
error_descriptor[7].desc_text[1] 0x3DA154 %UCHAR #Unsigned
error_descriptor[7].desc_text[10] 0x3DA15D %UCHAR #Unsigned
error_descriptor[7].desc_text[11] 0x3DA15E %UCHAR #Unsigned
error_descriptor[7].desc_text[12] 0x3DA15F %UCHAR #Unsigned
error_descriptor[7].desc_text[13] 0x3DA160 %UCHAR #Unsigned
error_descriptor[7].desc_text[14] 0x3DA161 %UCHAR #Unsigned
error_descriptor[7].desc_text[15] 0x3DA162 %UCHAR #Unsigned
error_descriptor[7].desc_text[16] 0x3DA163 %UCHAR #Unsigned
error_descriptor[7].desc_text[2] 0x3DA155 %UCHAR #Unsigned
error_descriptor[7].desc_text[3] 0x3DA156 %UCHAR #Unsigned
error_descriptor[7].desc_text[4] 0x3DA157 %UCHAR #Unsigned
error_descriptor[7].desc_text[5] 0x3DA158 %UCHAR #Unsigned
error_descriptor[7].desc_text[6] 0x3DA159 %UCHAR #Unsigned
error_descriptor[7].desc_text[7] 0x3DA15A %UCHAR #Unsigned
error_descriptor[7].desc_text[8] 0x3DA15B %UCHAR #Unsigned
error_descriptor[7].desc_text[9] 0x3DA15C %UCHAR #Unsigned
error_descriptor[8].desc_number 0x3DA164 %UCHAR #Unsigned
error_descriptor[8].desc_text[0] 0x3DA165 %UCHAR #Unsigned
error_descriptor[8].desc_text[1] 0x3DA166 %UCHAR #Unsigned
error_descriptor[8].desc_text[10] 0x3DA16F %UCHAR #Unsigned
error_descriptor[8].desc_text[11] 0x3DA170 %UCHAR #Unsigned
error_descriptor[8].desc_text[12] 0x3DA171 %UCHAR #Unsigned
error_descriptor[8].desc_text[13] 0x3DA172 %UCHAR #Unsigned
error_descriptor[8].desc_text[14] 0x3DA173 %UCHAR #Unsigned
error_descriptor[8].desc_text[15] 0x3DA174 %UCHAR #Unsigned
error_descriptor[8].desc_text[16] 0x3DA175 %UCHAR #Unsigned
error_descriptor[8].desc_text[2] 0x3DA167 %UCHAR #Unsigned
error_descriptor[8].desc_text[3] 0x3DA168 %UCHAR #Unsigned
error_descriptor[8].desc_text[4] 0x3DA169 %UCHAR #Unsigned
error_descriptor[8].desc_text[5] 0x3DA16A %UCHAR #Unsigned
error_descriptor[8].desc_text[6] 0x3DA16B %UCHAR #Unsigned
error_descriptor[8].desc_text[7] 0x3DA16C %UCHAR #Unsigned
error_descriptor[8].desc_text[8] 0x3DA16D %UCHAR #Unsigned
error_descriptor[8].desc_text[9] 0x3DA16E %UCHAR #Unsigned
error_descriptor[9].desc_number 0x3DA176 %UCHAR #Unsigned
error_descriptor[9].desc_text[0] 0x3DA177 %UCHAR #Unsigned
error_descriptor[9].desc_text[1] 0x3DA178 %UCHAR #Unsigned
error_descriptor[9].desc_text[10] 0x3DA181 %UCHAR #Unsigned
error_descriptor[9].desc_text[11] 0x3DA182 %UCHAR #Unsigned
error_descriptor[9].desc_text[12] 0x3DA183 %UCHAR #Unsigned
error_descriptor[9].desc_text[13] 0x3DA184 %UCHAR #Unsigned
error_descriptor[9].desc_text[14] 0x3DA185 %UCHAR #Unsigned
error_descriptor[9].desc_text[15] 0x3DA186 %UCHAR #Unsigned
error_descriptor[9].desc_text[16] 0x3DA187 %UCHAR #Unsigned
error_descriptor[9].desc_text[2] 0x3DA179 %UCHAR #Unsigned
error_descriptor[9].desc_text[3] 0x3DA17A %UCHAR #Unsigned
error_descriptor[9].desc_text[4] 0x3DA17B %UCHAR #Unsigned
error_descriptor[9].desc_text[5] 0x3DA17C %UCHAR #Unsigned
error_descriptor[9].desc_text[6] 0x3DA17D %UCHAR #Unsigned
error_descriptor[9].desc_text[7] 0x3DA17E %UCHAR #Unsigned
error_descriptor[9].desc_text[8] 0x3DA17F %UCHAR #Unsigned
error_descriptor[9].desc_text[9] 0x3DA180 %UCHAR #Unsigned
exit 0x3D9E3D %S16 #Signed
EXIT_flag 0xC714 %U32 #Unsigned
f_samp 0xC7B3 %U16 #Unsigned
FieldWatchError 0xA002 %U32 #Unsigned
Flash_CPUScaleFactor 0x0D04 %U32 #Unsigned
FlashRegs.FACTIVEWAIT.all 0x0A85 %U16 #Unsigned
FlashRegs.FACTIVEWAIT.bit.ACTIVEWAIT 0x0A85 %B16 #MASK=0x1FF
FlashRegs.FACTIVEWAIT.bit.rsvd1 0x0A85 %B16 #MASK=0xFE00
FlashRegs.FBANKWAIT.all 0x0A86 %U16 #Unsigned
FlashRegs.FBANKWAIT.bit.PAGEWAIT 0x0A86 %B16 #MASK=0xF00
FlashRegs.FBANKWAIT.bit.RANDWAIT 0x0A86 %B16 #MASK=0xF
FlashRegs.FBANKWAIT.bit.rsvd1 0x0A86 %B16 #MASK=0xF0
FlashRegs.FBANKWAIT.bit.rsvd2 0x0A86 %B16 #MASK=0xF000
FlashRegs.FOPT.all 0x0A80 %U16 #Unsigned
FlashRegs.FOPT.bit.ENPIPE 0x0A80 %B16 #MASK=0x1
FlashRegs.FOPT.bit.rsvd1 0x0A80 %B16 #MASK=0xFFFE
FlashRegs.FOTPWAIT.all 0x0A87 %U16 #Unsigned
FlashRegs.FOTPWAIT.bit.OTPWAIT 0x0A87 %B16 #MASK=0x1F
FlashRegs.FOTPWAIT.bit.rsvd1 0x0A87 %B16 #MASK=0xFFE0
FlashRegs.FPWR.all 0x0A82 %U16 #Unsigned
FlashRegs.FPWR.bit.PWR 0x0A82 %B16 #MASK=0x3
FlashRegs.FPWR.bit.rsvd1 0x0A82 %B16 #MASK=0xFFFC
FlashRegs.FSTATUS.all 0x0A83 %U16 #Unsigned
FlashRegs.FSTATUS.bit.ACTIVEWAITS 0x0A83 %B16 #MASK=0x8
FlashRegs.FSTATUS.bit.PWRS 0x0A83 %B16 #MASK=0x3
FlashRegs.FSTATUS.bit.rsvd1 0x0A83 %B16 #MASK=0xF0
FlashRegs.FSTATUS.bit.rsvd2 0x0A83 %B16 #MASK=0xFE00
FlashRegs.FSTATUS.bit.STDBYWAITS 0x0A83 %B16 #MASK=0x4
FlashRegs.FSTATUS.bit.V3STAT 0x0A83 %B16 #MASK=0x100
FlashRegs.FSTDBYWAIT.all 0x0A84 %U16 #Unsigned
FlashRegs.FSTDBYWAIT.bit.rsvd1 0x0A84 %B16 #MASK=0xFE00
FlashRegs.FSTDBYWAIT.bit.STDBYWAIT 0x0A84 %B16 #MASK=0x1FF
FlashRegs.rsvd1 0x0A81 %U16 #Unsigned
FPUatan2HalfPITable 0x10502 %S16 #Signed
FPUatan2Table 0x10506 %S16 #Signed
FPUatan2TableEnd 0x1068C %S16 #Signed
FPUcosTable 0x10100 %S16 #Signed
FPUcosTableEnd 0x10502 %S16 #Signed
FPUsinTable 0x10000 %S16 #Signed
FPUsinTableEnd 0x10400 %S16 #Signed
freq_filter 0xC6A0 %FLOAT #Signed
GpioCtrlRegs.AIODIR.all 0x6FBA %U32 #Unsigned
GpioCtrlRegs.AIODIR.bit.AIO10 0x6FBA %B32 #MASK=0x400
GpioCtrlRegs.AIODIR.bit.AIO12 0x6FBA %B32 #MASK=0x1000
GpioCtrlRegs.AIODIR.bit.AIO14 0x6FBA %B32 #MASK=0x4000
GpioCtrlRegs.AIODIR.bit.AIO2 0x6FBA %B32 #MASK=0x4
GpioCtrlRegs.AIODIR.bit.AIO4 0x6FBA %B32 #MASK=0x10
GpioCtrlRegs.AIODIR.bit.AIO6 0x6FBA %B32 #MASK=0x40
GpioCtrlRegs.AIODIR.bit.rsvd1 0x6FBA %B32 #MASK=0x1
GpioCtrlRegs.AIODIR.bit.rsvd10 0x6FBA %B32 #MASK=0x8000
GpioCtrlRegs.AIODIR.bit.rsvd11 0x6FBA %B32 #MASK=0xFFFF0000
GpioCtrlRegs.AIODIR.bit.rsvd2 0x6FBA %B32 #MASK=0x2
GpioCtrlRegs.AIODIR.bit.rsvd3 0x6FBA %B32 #MASK=0x8
GpioCtrlRegs.AIODIR.bit.rsvd4 0x6FBA %B32 #MASK=0x20
GpioCtrlRegs.AIODIR.bit.rsvd5 0x6FBA %B32 #MASK=0x80
GpioCtrlRegs.AIODIR.bit.rsvd6 0x6FBA %B32 #MASK=0x100
GpioCtrlRegs.AIODIR.bit.rsvd7 0x6FBA %B32 #MASK=0x200
GpioCtrlRegs.AIODIR.bit.rsvd8 0x6FBA %B32 #MASK=0x800
GpioCtrlRegs.AIODIR.bit.rsvd9 0x6FBA %B32 #MASK=0x2000
GpioCtrlRegs.AIOMUX1.all 0x6FB6 %U32 #Unsigned
GpioCtrlRegs.AIOMUX1.bit.AIO10 0x6FB6 %B32 #MASK=0x300000
GpioCtrlRegs.AIOMUX1.bit.AIO12 0x6FB6 %B32 #MASK=0x3000000
GpioCtrlRegs.AIOMUX1.bit.AIO14 0x6FB6 %B32 #MASK=0x30000000
GpioCtrlRegs.AIOMUX1.bit.AIO2 0x6FB6 %B32 #MASK=0x30
GpioCtrlRegs.AIOMUX1.bit.AIO4 0x6FB6 %B32 #MASK=0x300
GpioCtrlRegs.AIOMUX1.bit.AIO6 0x6FB6 %B32 #MASK=0x3000
GpioCtrlRegs.AIOMUX1.bit.rsvd1 0x6FB6 %B32 #MASK=0x3
GpioCtrlRegs.AIOMUX1.bit.rsvd10 0x6FB6 %B32 #MASK=0xC0000000
GpioCtrlRegs.AIOMUX1.bit.rsvd2 0x6FB6 %B32 #MASK=0xC
GpioCtrlRegs.AIOMUX1.bit.rsvd3 0x6FB6 %B32 #MASK=0xC0
GpioCtrlRegs.AIOMUX1.bit.rsvd4 0x6FB6 %B32 #MASK=0xC00
GpioCtrlRegs.AIOMUX1.bit.rsvd5 0x6FB6 %B32 #MASK=0xC000
GpioCtrlRegs.AIOMUX1.bit.rsvd6 0x6FB6 %B32 #MASK=0x30000
GpioCtrlRegs.AIOMUX1.bit.rsvd7 0x6FB6 %B32 #MASK=0xC0000
GpioCtrlRegs.AIOMUX1.bit.rsvd8 0x6FB6 %B32 #MASK=0xC00000
GpioCtrlRegs.AIOMUX1.bit.rsvd9 0x6FB6 %B32 #MASK=0xC000000
GpioCtrlRegs.GPACTRL.all 0x6F80 %U32 #Unsigned
GpioCtrlRegs.GPACTRL.bit.QUALPRD0 0x6F80 %B32 #MASK=0xFF
GpioCtrlRegs.GPACTRL.bit.QUALPRD1 0x6F80 %B32 #MASK=0xFF00
GpioCtrlRegs.GPACTRL.bit.QUALPRD2 0x6F80 %B32 #MASK=0xFF0000
GpioCtrlRegs.GPACTRL.bit.QUALPRD3 0x6F80 %B32 #MASK=0xFF000000
GpioCtrlRegs.GPACTRL2.all 0x6F8E %U16 #Unsigned
GpioCtrlRegs.GPACTRL2.bit.rsvd1 0x6F8E %B16 #MASK=0xFFFE
GpioCtrlRegs.GPACTRL2.bit.USB0IOEN 0x6F8E %B16 #MASK=0x1
GpioCtrlRegs.GPADIR.all 0x6F8A %U32 #Unsigned
GpioCtrlRegs.GPADIR.bit.GPIO0 0x6F8A %B32 #MASK=0x1
GpioCtrlRegs.GPADIR.bit.GPIO1 0x6F8A %B32 #MASK=0x2
GpioCtrlRegs.GPADIR.bit.GPIO10 0x6F8A %B32 #MASK=0x400
GpioCtrlRegs.GPADIR.bit.GPIO11 0x6F8A %B32 #MASK=0x800
GpioCtrlRegs.GPADIR.bit.GPIO12 0x6F8A %B32 #MASK=0x1000
GpioCtrlRegs.GPADIR.bit.GPIO13 0x6F8A %B32 #MASK=0x2000
GpioCtrlRegs.GPADIR.bit.GPIO14 0x6F8A %B32 #MASK=0x4000
GpioCtrlRegs.GPADIR.bit.GPIO15 0x6F8A %B32 #MASK=0x8000
GpioCtrlRegs.GPADIR.bit.GPIO16 0x6F8A %B32 #MASK=0x10000
GpioCtrlRegs.GPADIR.bit.GPIO17 0x6F8A %B32 #MASK=0x20000
GpioCtrlRegs.GPADIR.bit.GPIO18 0x6F8A %B32 #MASK=0x40000
GpioCtrlRegs.GPADIR.bit.GPIO19 0x6F8A %B32 #MASK=0x80000
GpioCtrlRegs.GPADIR.bit.GPIO2 0x6F8A %B32 #MASK=0x4
GpioCtrlRegs.GPADIR.bit.GPIO20 0x6F8A %B32 #MASK=0x100000
GpioCtrlRegs.GPADIR.bit.GPIO21 0x6F8A %B32 #MASK=0x200000
GpioCtrlRegs.GPADIR.bit.GPIO22 0x6F8A %B32 #MASK=0x400000
GpioCtrlRegs.GPADIR.bit.GPIO23 0x6F8A %B32 #MASK=0x800000
GpioCtrlRegs.GPADIR.bit.GPIO24 0x6F8A %B32 #MASK=0x1000000
GpioCtrlRegs.GPADIR.bit.GPIO25 0x6F8A %B32 #MASK=0x2000000
GpioCtrlRegs.GPADIR.bit.GPIO26 0x6F8A %B32 #MASK=0x4000000
GpioCtrlRegs.GPADIR.bit.GPIO27 0x6F8A %B32 #MASK=0x8000000
GpioCtrlRegs.GPADIR.bit.GPIO28 0x6F8A %B32 #MASK=0x10000000
GpioCtrlRegs.GPADIR.bit.GPIO29 0x6F8A %B32 #MASK=0x20000000
GpioCtrlRegs.GPADIR.bit.GPIO3 0x6F8A %B32 #MASK=0x8
GpioCtrlRegs.GPADIR.bit.GPIO30 0x6F8A %B32 #MASK=0x40000000
GpioCtrlRegs.GPADIR.bit.GPIO31 0x6F8A %B32 #MASK=0x80000000
GpioCtrlRegs.GPADIR.bit.GPIO4 0x6F8A %B32 #MASK=0x10
GpioCtrlRegs.GPADIR.bit.GPIO5 0x6F8A %B32 #MASK=0x20
GpioCtrlRegs.GPADIR.bit.GPIO6 0x6F8A %B32 #MASK=0x40
GpioCtrlRegs.GPADIR.bit.GPIO7 0x6F8A %B32 #MASK=0x80
GpioCtrlRegs.GPADIR.bit.GPIO8 0x6F8A %B32 #MASK=0x100
GpioCtrlRegs.GPADIR.bit.GPIO9 0x6F8A %B32 #MASK=0x200
GpioCtrlRegs.GPAMUX1.all 0x6F86 %U32 #Unsigned
GpioCtrlRegs.GPAMUX1.bit.GPIO0 0x6F86 %B32 #MASK=0x3
GpioCtrlRegs.GPAMUX1.bit.GPIO1 0x6F86 %B32 #MASK=0xC
GpioCtrlRegs.GPAMUX1.bit.GPIO10 0x6F86 %B32 #MASK=0x300000
GpioCtrlRegs.GPAMUX1.bit.GPIO11 0x6F86 %B32 #MASK=0xC00000
GpioCtrlRegs.GPAMUX1.bit.GPIO12 0x6F86 %B32 #MASK=0x3000000
GpioCtrlRegs.GPAMUX1.bit.GPIO13 0x6F86 %B32 #MASK=0xC000000
GpioCtrlRegs.GPAMUX1.bit.GPIO14 0x6F86 %B32 #MASK=0x30000000
GpioCtrlRegs.GPAMUX1.bit.GPIO15 0x6F86 %B32 #MASK=0xC0000000
GpioCtrlRegs.GPAMUX1.bit.GPIO2 0x6F86 %B32 #MASK=0x30
GpioCtrlRegs.GPAMUX1.bit.GPIO3 0x6F86 %B32 #MASK=0xC0
GpioCtrlRegs.GPAMUX1.bit.GPIO4 0x6F86 %B32 #MASK=0x300
GpioCtrlRegs.GPAMUX1.bit.GPIO5 0x6F86 %B32 #MASK=0xC00
GpioCtrlRegs.GPAMUX1.bit.GPIO6 0x6F86 %B32 #MASK=0x3000
GpioCtrlRegs.GPAMUX1.bit.GPIO7 0x6F86 %B32 #MASK=0xC000
GpioCtrlRegs.GPAMUX1.bit.GPIO8 0x6F86 %B32 #MASK=0x30000
GpioCtrlRegs.GPAMUX1.bit.GPIO9 0x6F86 %B32 #MASK=0xC0000
GpioCtrlRegs.GPAMUX2.all 0x6F88 %U32 #Unsigned
GpioCtrlRegs.GPAMUX2.bit.GPIO16 0x6F88 %B32 #MASK=0x3
GpioCtrlRegs.GPAMUX2.bit.GPIO17 0x6F88 %B32 #MASK=0xC
GpioCtrlRegs.GPAMUX2.bit.GPIO18 0x6F88 %B32 #MASK=0x30
GpioCtrlRegs.GPAMUX2.bit.GPIO19 0x6F88 %B32 #MASK=0xC0
GpioCtrlRegs.GPAMUX2.bit.GPIO20 0x6F88 %B32 #MASK=0x300
GpioCtrlRegs.GPAMUX2.bit.GPIO21 0x6F88 %B32 #MASK=0xC00
GpioCtrlRegs.GPAMUX2.bit.GPIO22 0x6F88 %B32 #MASK=0x3000
GpioCtrlRegs.GPAMUX2.bit.GPIO23 0x6F88 %B32 #MASK=0xC000
GpioCtrlRegs.GPAMUX2.bit.GPIO24 0x6F88 %B32 #MASK=0x30000
GpioCtrlRegs.GPAMUX2.bit.GPIO25 0x6F88 %B32 #MASK=0xC0000
GpioCtrlRegs.GPAMUX2.bit.GPIO26 0x6F88 %B32 #MASK=0x300000
GpioCtrlRegs.GPAMUX2.bit.GPIO27 0x6F88 %B32 #MASK=0xC00000
GpioCtrlRegs.GPAMUX2.bit.GPIO28 0x6F88 %B32 #MASK=0x3000000
GpioCtrlRegs.GPAMUX2.bit.GPIO29 0x6F88 %B32 #MASK=0xC000000
GpioCtrlRegs.GPAMUX2.bit.GPIO30 0x6F88 %B32 #MASK=0x30000000
GpioCtrlRegs.GPAMUX2.bit.GPIO31 0x6F88 %B32 #MASK=0xC0000000
GpioCtrlRegs.GPAPUD.all 0x6F8C %U32 #Unsigned
GpioCtrlRegs.GPAPUD.bit.GPIO0 0x6F8C %B32 #MASK=0x1
GpioCtrlRegs.GPAPUD.bit.GPIO1 0x6F8C %B32 #MASK=0x2
GpioCtrlRegs.GPAPUD.bit.GPIO10 0x6F8C %B32 #MASK=0x400
GpioCtrlRegs.GPAPUD.bit.GPIO11 0x6F8C %B32 #MASK=0x800
GpioCtrlRegs.GPAPUD.bit.GPIO12 0x6F8C %B32 #MASK=0x1000
GpioCtrlRegs.GPAPUD.bit.GPIO13 0x6F8C %B32 #MASK=0x2000
GpioCtrlRegs.GPAPUD.bit.GPIO14 0x6F8C %B32 #MASK=0x4000
GpioCtrlRegs.GPAPUD.bit.GPIO15 0x6F8C %B32 #MASK=0x8000
GpioCtrlRegs.GPAPUD.bit.GPIO16 0x6F8C %B32 #MASK=0x10000
GpioCtrlRegs.GPAPUD.bit.GPIO17 0x6F8C %B32 #MASK=0x20000
GpioCtrlRegs.GPAPUD.bit.GPIO18 0x6F8C %B32 #MASK=0x40000
GpioCtrlRegs.GPAPUD.bit.GPIO19 0x6F8C %B32 #MASK=0x80000
GpioCtrlRegs.GPAPUD.bit.GPIO2 0x6F8C %B32 #MASK=0x4
GpioCtrlRegs.GPAPUD.bit.GPIO20 0x6F8C %B32 #MASK=0x100000
GpioCtrlRegs.GPAPUD.bit.GPIO21 0x6F8C %B32 #MASK=0x200000
GpioCtrlRegs.GPAPUD.bit.GPIO22 0x6F8C %B32 #MASK=0x400000
GpioCtrlRegs.GPAPUD.bit.GPIO23 0x6F8C %B32 #MASK=0x800000
GpioCtrlRegs.GPAPUD.bit.GPIO24 0x6F8C %B32 #MASK=0x1000000
GpioCtrlRegs.GPAPUD.bit.GPIO25 0x6F8C %B32 #MASK=0x2000000
GpioCtrlRegs.GPAPUD.bit.GPIO26 0x6F8C %B32 #MASK=0x4000000
GpioCtrlRegs.GPAPUD.bit.GPIO27 0x6F8C %B32 #MASK=0x8000000
GpioCtrlRegs.GPAPUD.bit.GPIO28 0x6F8C %B32 #MASK=0x10000000
GpioCtrlRegs.GPAPUD.bit.GPIO29 0x6F8C %B32 #MASK=0x20000000
GpioCtrlRegs.GPAPUD.bit.GPIO3 0x6F8C %B32 #MASK=0x8
GpioCtrlRegs.GPAPUD.bit.GPIO30 0x6F8C %B32 #MASK=0x40000000
GpioCtrlRegs.GPAPUD.bit.GPIO31 0x6F8C %B32 #MASK=0x80000000
GpioCtrlRegs.GPAPUD.bit.GPIO4 0x6F8C %B32 #MASK=0x10
GpioCtrlRegs.GPAPUD.bit.GPIO5 0x6F8C %B32 #MASK=0x20
GpioCtrlRegs.GPAPUD.bit.GPIO6 0x6F8C %B32 #MASK=0x40
GpioCtrlRegs.GPAPUD.bit.GPIO7 0x6F8C %B32 #MASK=0x80
GpioCtrlRegs.GPAPUD.bit.GPIO8 0x6F8C %B32 #MASK=0x100
GpioCtrlRegs.GPAPUD.bit.GPIO9 0x6F8C %B32 #MASK=0x200
GpioCtrlRegs.GPAQSEL1.all 0x6F82 %U32 #Unsigned
GpioCtrlRegs.GPAQSEL1.bit.GPIO0 0x6F82 %B32 #MASK=0x3
GpioCtrlRegs.GPAQSEL1.bit.GPIO1 0x6F82 %B32 #MASK=0xC
GpioCtrlRegs.GPAQSEL1.bit.GPIO10 0x6F82 %B32 #MASK=0x300000
GpioCtrlRegs.GPAQSEL1.bit.GPIO11 0x6F82 %B32 #MASK=0xC00000
GpioCtrlRegs.GPAQSEL1.bit.GPIO12 0x6F82 %B32 #MASK=0x3000000
GpioCtrlRegs.GPAQSEL1.bit.GPIO13 0x6F82 %B32 #MASK=0xC000000
GpioCtrlRegs.GPAQSEL1.bit.GPIO14 0x6F82 %B32 #MASK=0x30000000
GpioCtrlRegs.GPAQSEL1.bit.GPIO15 0x6F82 %B32 #MASK=0xC0000000
GpioCtrlRegs.GPAQSEL1.bit.GPIO2 0x6F82 %B32 #MASK=0x30
GpioCtrlRegs.GPAQSEL1.bit.GPIO3 0x6F82 %B32 #MASK=0xC0
GpioCtrlRegs.GPAQSEL1.bit.GPIO4 0x6F82 %B32 #MASK=0x300
GpioCtrlRegs.GPAQSEL1.bit.GPIO5 0x6F82 %B32 #MASK=0xC00
GpioCtrlRegs.GPAQSEL1.bit.GPIO6 0x6F82 %B32 #MASK=0x3000
GpioCtrlRegs.GPAQSEL1.bit.GPIO7 0x6F82 %B32 #MASK=0xC000
GpioCtrlRegs.GPAQSEL1.bit.GPIO8 0x6F82 %B32 #MASK=0x30000
GpioCtrlRegs.GPAQSEL1.bit.GPIO9 0x6F82 %B32 #MASK=0xC0000
GpioCtrlRegs.GPAQSEL2.all 0x6F84 %U32 #Unsigned
GpioCtrlRegs.GPAQSEL2.bit.GPIO16 0x6F84 %B32 #MASK=0x3
GpioCtrlRegs.GPAQSEL2.bit.GPIO17 0x6F84 %B32 #MASK=0xC
GpioCtrlRegs.GPAQSEL2.bit.GPIO18 0x6F84 %B32 #MASK=0x30
GpioCtrlRegs.GPAQSEL2.bit.GPIO19 0x6F84 %B32 #MASK=0xC0
GpioCtrlRegs.GPAQSEL2.bit.GPIO20 0x6F84 %B32 #MASK=0x300
GpioCtrlRegs.GPAQSEL2.bit.GPIO21 0x6F84 %B32 #MASK=0xC00
GpioCtrlRegs.GPAQSEL2.bit.GPIO22 0x6F84 %B32 #MASK=0x3000
GpioCtrlRegs.GPAQSEL2.bit.GPIO23 0x6F84 %B32 #MASK=0xC000
GpioCtrlRegs.GPAQSEL2.bit.GPIO24 0x6F84 %B32 #MASK=0x30000
GpioCtrlRegs.GPAQSEL2.bit.GPIO25 0x6F84 %B32 #MASK=0xC0000
GpioCtrlRegs.GPAQSEL2.bit.GPIO26 0x6F84 %B32 #MASK=0x300000
GpioCtrlRegs.GPAQSEL2.bit.GPIO27 0x6F84 %B32 #MASK=0xC00000
GpioCtrlRegs.GPAQSEL2.bit.GPIO28 0x6F84 %B32 #MASK=0x3000000
GpioCtrlRegs.GPAQSEL2.bit.GPIO29 0x6F84 %B32 #MASK=0xC000000
GpioCtrlRegs.GPAQSEL2.bit.GPIO30 0x6F84 %B32 #MASK=0x30000000
GpioCtrlRegs.GPAQSEL2.bit.GPIO31 0x6F84 %B32 #MASK=0xC0000000
GpioCtrlRegs.GPBCTRL.all 0x6F90 %U32 #Unsigned
GpioCtrlRegs.GPBCTRL.bit.QUALPRD0 0x6F90 %B32 #MASK=0xFF
GpioCtrlRegs.GPBCTRL.bit.QUALPRD1 0x6F90 %B32 #MASK=0xFF00
GpioCtrlRegs.GPBCTRL.bit.QUALPRD2 0x6F90 %B32 #MASK=0xFF0000
GpioCtrlRegs.GPBCTRL.bit.QUALPRD3 0x6F90 %B32 #MASK=0xFF000000
GpioCtrlRegs.GPBDIR.all 0x6F9A %U32 #Unsigned
GpioCtrlRegs.GPBDIR.bit.GPIO32 0x6F9A %B32 #MASK=0x1
GpioCtrlRegs.GPBDIR.bit.GPIO33 0x6F9A %B32 #MASK=0x2
GpioCtrlRegs.GPBDIR.bit.GPIO34 0x6F9A %B32 #MASK=0x4
GpioCtrlRegs.GPBDIR.bit.GPIO35 0x6F9A %B32 #MASK=0x8
GpioCtrlRegs.GPBDIR.bit.GPIO36 0x6F9A %B32 #MASK=0x10
GpioCtrlRegs.GPBDIR.bit.GPIO37 0x6F9A %B32 #MASK=0x20
GpioCtrlRegs.GPBDIR.bit.GPIO38 0x6F9A %B32 #MASK=0x40
GpioCtrlRegs.GPBDIR.bit.GPIO39 0x6F9A %B32 #MASK=0x80
GpioCtrlRegs.GPBDIR.bit.GPIO40 0x6F9A %B32 #MASK=0x100
GpioCtrlRegs.GPBDIR.bit.GPIO41 0x6F9A %B32 #MASK=0x200
GpioCtrlRegs.GPBDIR.bit.GPIO42 0x6F9A %B32 #MASK=0x400
GpioCtrlRegs.GPBDIR.bit.GPIO43 0x6F9A %B32 #MASK=0x800
GpioCtrlRegs.GPBDIR.bit.GPIO44 0x6F9A %B32 #MASK=0x1000
GpioCtrlRegs.GPBDIR.bit.GPIO50 0x6F9A %B32 #MASK=0x40000
GpioCtrlRegs.GPBDIR.bit.GPIO51 0x6F9A %B32 #MASK=0x80000
GpioCtrlRegs.GPBDIR.bit.GPIO52 0x6F9A %B32 #MASK=0x100000
GpioCtrlRegs.GPBDIR.bit.GPIO53 0x6F9A %B32 #MASK=0x200000
GpioCtrlRegs.GPBDIR.bit.GPIO54 0x6F9A %B32 #MASK=0x400000
GpioCtrlRegs.GPBDIR.bit.GPIO55 0x6F9A %B32 #MASK=0x800000
GpioCtrlRegs.GPBDIR.bit.GPIO56 0x6F9A %B32 #MASK=0x1000000
GpioCtrlRegs.GPBDIR.bit.GPIO57 0x6F9A %B32 #MASK=0x2000000
GpioCtrlRegs.GPBDIR.bit.GPIO58 0x6F9A %B32 #MASK=0x4000000
GpioCtrlRegs.GPBDIR.bit.rsvd1 0x6F9A %B32 #MASK=0xE000
GpioCtrlRegs.GPBDIR.bit.rsvd2 0x6F9A %B32 #MASK=0x30000
GpioCtrlRegs.GPBDIR.bit.rsvd3 0x6F9A %B32 #MASK=0xF8000000
GpioCtrlRegs.GPBMUX1.all 0x6F96 %U32 #Unsigned
GpioCtrlRegs.GPBMUX1.bit.GPIO32 0x6F96 %B32 #MASK=0x3
GpioCtrlRegs.GPBMUX1.bit.GPIO33 0x6F96 %B32 #MASK=0xC
GpioCtrlRegs.GPBMUX1.bit.GPIO34 0x6F96 %B32 #MASK=0x30
GpioCtrlRegs.GPBMUX1.bit.GPIO35 0x6F96 %B32 #MASK=0xC0
GpioCtrlRegs.GPBMUX1.bit.GPIO36 0x6F96 %B32 #MASK=0x300
GpioCtrlRegs.GPBMUX1.bit.GPIO37 0x6F96 %B32 #MASK=0xC00
GpioCtrlRegs.GPBMUX1.bit.GPIO38 0x6F96 %B32 #MASK=0x3000
GpioCtrlRegs.GPBMUX1.bit.GPIO39 0x6F96 %B32 #MASK=0xC000
GpioCtrlRegs.GPBMUX1.bit.GPIO40 0x6F96 %B32 #MASK=0x30000
GpioCtrlRegs.GPBMUX1.bit.GPIO41 0x6F96 %B32 #MASK=0xC0000
GpioCtrlRegs.GPBMUX1.bit.GPIO42 0x6F96 %B32 #MASK=0x300000
GpioCtrlRegs.GPBMUX1.bit.GPIO43 0x6F96 %B32 #MASK=0xC00000
GpioCtrlRegs.GPBMUX1.bit.GPIO44 0x6F96 %B32 #MASK=0x3000000
GpioCtrlRegs.GPBMUX1.bit.rsvd1 0x6F96 %B32 #MASK=0xFC000000
GpioCtrlRegs.GPBMUX2.all 0x6F98 %U32 #Unsigned
GpioCtrlRegs.GPBMUX2.bit.GPIO50 0x6F98 %B32 #MASK=0x30
GpioCtrlRegs.GPBMUX2.bit.GPIO51 0x6F98 %B32 #MASK=0xC0
GpioCtrlRegs.GPBMUX2.bit.GPIO52 0x6F98 %B32 #MASK=0x300
GpioCtrlRegs.GPBMUX2.bit.GPIO53 0x6F98 %B32 #MASK=0xC00
GpioCtrlRegs.GPBMUX2.bit.GPIO54 0x6F98 %B32 #MASK=0x3000
GpioCtrlRegs.GPBMUX2.bit.GPIO55 0x6F98 %B32 #MASK=0xC000
GpioCtrlRegs.GPBMUX2.bit.GPIO56 0x6F98 %B32 #MASK=0x30000
GpioCtrlRegs.GPBMUX2.bit.GPIO57 0x6F98 %B32 #MASK=0xC0000
GpioCtrlRegs.GPBMUX2.bit.GPIO58 0x6F98 %B32 #MASK=0x300000
GpioCtrlRegs.GPBMUX2.bit.rsvd1 0x6F98 %B32 #MASK=0xF
GpioCtrlRegs.GPBMUX2.bit.rsvd2 0x6F98 %B32 #MASK=0xFFC00000
GpioCtrlRegs.GPBPUD.all 0x6F9C %U32 #Unsigned
GpioCtrlRegs.GPBPUD.bit.GPIO32 0x6F9C %B32 #MASK=0x1
GpioCtrlRegs.GPBPUD.bit.GPIO33 0x6F9C %B32 #MASK=0x2
GpioCtrlRegs.GPBPUD.bit.GPIO34 0x6F9C %B32 #MASK=0x4
GpioCtrlRegs.GPBPUD.bit.GPIO35 0x6F9C %B32 #MASK=0x8
GpioCtrlRegs.GPBPUD.bit.GPIO36 0x6F9C %B32 #MASK=0x10
GpioCtrlRegs.GPBPUD.bit.GPIO37 0x6F9C %B32 #MASK=0x20
GpioCtrlRegs.GPBPUD.bit.GPIO38 0x6F9C %B32 #MASK=0x40
GpioCtrlRegs.GPBPUD.bit.GPIO39 0x6F9C %B32 #MASK=0x80
GpioCtrlRegs.GPBPUD.bit.GPIO40 0x6F9C %B32 #MASK=0x100
GpioCtrlRegs.GPBPUD.bit.GPIO41 0x6F9C %B32 #MASK=0x200
GpioCtrlRegs.GPBPUD.bit.GPIO42 0x6F9C %B32 #MASK=0x400
GpioCtrlRegs.GPBPUD.bit.GPIO43 0x6F9C %B32 #MASK=0x800
GpioCtrlRegs.GPBPUD.bit.GPIO44 0x6F9C %B32 #MASK=0x1000
GpioCtrlRegs.GPBPUD.bit.GPIO50 0x6F9C %B32 #MASK=0x40000
GpioCtrlRegs.GPBPUD.bit.GPIO51 0x6F9C %B32 #MASK=0x80000
GpioCtrlRegs.GPBPUD.bit.GPIO52 0x6F9C %B32 #MASK=0x100000
GpioCtrlRegs.GPBPUD.bit.GPIO53 0x6F9C %B32 #MASK=0x200000
GpioCtrlRegs.GPBPUD.bit.GPIO54 0x6F9C %B32 #MASK=0x400000
GpioCtrlRegs.GPBPUD.bit.GPIO55 0x6F9C %B32 #MASK=0x800000
GpioCtrlRegs.GPBPUD.bit.GPIO56 0x6F9C %B32 #MASK=0x1000000
GpioCtrlRegs.GPBPUD.bit.GPIO57 0x6F9C %B32 #MASK=0x2000000
GpioCtrlRegs.GPBPUD.bit.GPIO58 0x6F9C %B32 #MASK=0x4000000
GpioCtrlRegs.GPBPUD.bit.rsvd1 0x6F9C %B32 #MASK=0xE000
GpioCtrlRegs.GPBPUD.bit.rsvd2 0x6F9C %B32 #MASK=0x30000
GpioCtrlRegs.GPBPUD.bit.rsvd3 0x6F9C %B32 #MASK=0xF8000000
GpioCtrlRegs.GPBQSEL1.all 0x6F92 %U32 #Unsigned
GpioCtrlRegs.GPBQSEL1.bit.GPIO32 0x6F92 %B32 #MASK=0x3
GpioCtrlRegs.GPBQSEL1.bit.GPIO33 0x6F92 %B32 #MASK=0xC
GpioCtrlRegs.GPBQSEL1.bit.GPIO34 0x6F92 %B32 #MASK=0x30
GpioCtrlRegs.GPBQSEL1.bit.GPIO35 0x6F92 %B32 #MASK=0xC0
GpioCtrlRegs.GPBQSEL1.bit.GPIO36 0x6F92 %B32 #MASK=0x300
GpioCtrlRegs.GPBQSEL1.bit.GPIO37 0x6F92 %B32 #MASK=0xC00
GpioCtrlRegs.GPBQSEL1.bit.GPIO38 0x6F92 %B32 #MASK=0x3000
GpioCtrlRegs.GPBQSEL1.bit.GPIO39 0x6F92 %B32 #MASK=0xC000
GpioCtrlRegs.GPBQSEL1.bit.GPIO40 0x6F92 %B32 #MASK=0x30000
GpioCtrlRegs.GPBQSEL1.bit.GPIO41 0x6F92 %B32 #MASK=0xC0000
GpioCtrlRegs.GPBQSEL1.bit.GPIO42 0x6F92 %B32 #MASK=0x300000
GpioCtrlRegs.GPBQSEL1.bit.GPIO43 0x6F92 %B32 #MASK=0xC00000
GpioCtrlRegs.GPBQSEL1.bit.GPIO44 0x6F92 %B32 #MASK=0x3000000
GpioCtrlRegs.GPBQSEL1.bit.rsvd1 0x6F92 %B32 #MASK=0xFC000000
GpioCtrlRegs.GPBQSEL2.all 0x6F94 %U32 #Unsigned
GpioCtrlRegs.GPBQSEL2.bit.GPIO50 0x6F94 %B32 #MASK=0x30
GpioCtrlRegs.GPBQSEL2.bit.GPIO51 0x6F94 %B32 #MASK=0xC0
GpioCtrlRegs.GPBQSEL2.bit.GPIO52 0x6F94 %B32 #MASK=0x300
GpioCtrlRegs.GPBQSEL2.bit.GPIO53 0x6F94 %B32 #MASK=0xC00
GpioCtrlRegs.GPBQSEL2.bit.GPIO54 0x6F94 %B32 #MASK=0x3000
GpioCtrlRegs.GPBQSEL2.bit.GPIO55 0x6F94 %B32 #MASK=0xC000
GpioCtrlRegs.GPBQSEL2.bit.GPIO56 0x6F94 %B32 #MASK=0x30000
GpioCtrlRegs.GPBQSEL2.bit.GPIO57 0x6F94 %B32 #MASK=0xC0000
GpioCtrlRegs.GPBQSEL2.bit.GPIO58 0x6F94 %B32 #MASK=0x300000
GpioCtrlRegs.GPBQSEL2.bit.rsvd1 0x6F94 %B32 #MASK=0xF
GpioCtrlRegs.GPBQSEL2.bit.rsvd2 0x6F94 %B32 #MASK=0xFFC00000
GpioCtrlRegs.rsvd1 0x6F8F %U16 #Unsigned
GpioCtrlRegs.rsvd2[0] 0x6F9E %U16 #Unsigned
GpioCtrlRegs.rsvd2[1] 0x6F9F %U16 #Unsigned
GpioCtrlRegs.rsvd2[10] 0x6FA8 %U16 #Unsigned
GpioCtrlRegs.rsvd2[11] 0x6FA9 %U16 #Unsigned
GpioCtrlRegs.rsvd2[12] 0x6FAA %U16 #Unsigned
GpioCtrlRegs.rsvd2[13] 0x6FAB %U16 #Unsigned
GpioCtrlRegs.rsvd2[14] 0x6FAC %U16 #Unsigned
GpioCtrlRegs.rsvd2[15] 0x6FAD %U16 #Unsigned
GpioCtrlRegs.rsvd2[16] 0x6FAE %U16 #Unsigned
GpioCtrlRegs.rsvd2[17] 0x6FAF %U16 #Unsigned
GpioCtrlRegs.rsvd2[18] 0x6FB0 %U16 #Unsigned
GpioCtrlRegs.rsvd2[19] 0x6FB1 %U16 #Unsigned
GpioCtrlRegs.rsvd2[2] 0x6FA0 %U16 #Unsigned
GpioCtrlRegs.rsvd2[20] 0x6FB2 %U16 #Unsigned
GpioCtrlRegs.rsvd2[21] 0x6FB3 %U16 #Unsigned
GpioCtrlRegs.rsvd2[22] 0x6FB4 %U16 #Unsigned
GpioCtrlRegs.rsvd2[23] 0x6FB5 %U16 #Unsigned
GpioCtrlRegs.rsvd2[3] 0x6FA1 %U16 #Unsigned
GpioCtrlRegs.rsvd2[4] 0x6FA2 %U16 #Unsigned
GpioCtrlRegs.rsvd2[5] 0x6FA3 %U16 #Unsigned
GpioCtrlRegs.rsvd2[6] 0x6FA4 %U16 #Unsigned
GpioCtrlRegs.rsvd2[7] 0x6FA5 %U16 #Unsigned
GpioCtrlRegs.rsvd2[8] 0x6FA6 %U16 #Unsigned
GpioCtrlRegs.rsvd2[9] 0x6FA7 %U16 #Unsigned
GpioCtrlRegs.rsvd3[0] 0x6FB8 %U16 #Unsigned
GpioCtrlRegs.rsvd3[1] 0x6FB9 %U16 #Unsigned
GpioCtrlRegs.rsvd4[0] 0x6FBC %U16 #Unsigned
GpioCtrlRegs.rsvd4[1] 0x6FBD %U16 #Unsigned
GpioCtrlRegs.rsvd4[2] 0x6FBE %U16 #Unsigned
GpioCtrlRegs.rsvd4[3] 0x6FBF %U16 #Unsigned
GpioDataRegs.AIOCLEAR.all 0x6FDC %U32 #Unsigned
GpioDataRegs.AIOCLEAR.bit.AIO10 0x6FDC %B32 #MASK=0x400
GpioDataRegs.AIOCLEAR.bit.AIO12 0x6FDC %B32 #MASK=0x1000
GpioDataRegs.AIOCLEAR.bit.AIO14 0x6FDC %B32 #MASK=0x4000
GpioDataRegs.AIOCLEAR.bit.AIO2 0x6FDC %B32 #MASK=0x4
GpioDataRegs.AIOCLEAR.bit.AIO4 0x6FDC %B32 #MASK=0x10
GpioDataRegs.AIOCLEAR.bit.AIO6 0x6FDC %B32 #MASK=0x40
GpioDataRegs.AIOCLEAR.bit.rsvd1 0x6FDC %B32 #MASK=0x1
GpioDataRegs.AIOCLEAR.bit.rsvd10 0x6FDC %B32 #MASK=0x8000
GpioDataRegs.AIOCLEAR.bit.rsvd11 0x6FDC %B32 #MASK=0xFFFF0000
GpioDataRegs.AIOCLEAR.bit.rsvd2 0x6FDC %B32 #MASK=0x2
GpioDataRegs.AIOCLEAR.bit.rsvd3 0x6FDC %B32 #MASK=0x8
GpioDataRegs.AIOCLEAR.bit.rsvd4 0x6FDC %B32 #MASK=0x20
GpioDataRegs.AIOCLEAR.bit.rsvd5 0x6FDC %B32 #MASK=0x80
GpioDataRegs.AIOCLEAR.bit.rsvd6 0x6FDC %B32 #MASK=0x100
GpioDataRegs.AIOCLEAR.bit.rsvd7 0x6FDC %B32 #MASK=0x200
GpioDataRegs.AIOCLEAR.bit.rsvd8 0x6FDC %B32 #MASK=0x800
GpioDataRegs.AIOCLEAR.bit.rsvd9 0x6FDC %B32 #MASK=0x2000
GpioDataRegs.AIODAT.all 0x6FD8 %U32 #Unsigned
GpioDataRegs.AIODAT.bit.AIO10 0x6FD8 %B32 #MASK=0x400
GpioDataRegs.AIODAT.bit.AIO12 0x6FD8 %B32 #MASK=0x1000
GpioDataRegs.AIODAT.bit.AIO14 0x6FD8 %B32 #MASK=0x4000
GpioDataRegs.AIODAT.bit.AIO2 0x6FD8 %B32 #MASK=0x4
GpioDataRegs.AIODAT.bit.AIO4 0x6FD8 %B32 #MASK=0x10
GpioDataRegs.AIODAT.bit.AIO6 0x6FD8 %B32 #MASK=0x40
GpioDataRegs.AIODAT.bit.rsvd1 0x6FD8 %B32 #MASK=0x1
GpioDataRegs.AIODAT.bit.rsvd10 0x6FD8 %B32 #MASK=0x8000
GpioDataRegs.AIODAT.bit.rsvd11 0x6FD8 %B32 #MASK=0xFFFF0000
GpioDataRegs.AIODAT.bit.rsvd2 0x6FD8 %B32 #MASK=0x2
GpioDataRegs.AIODAT.bit.rsvd3 0x6FD8 %B32 #MASK=0x8
GpioDataRegs.AIODAT.bit.rsvd4 0x6FD8 %B32 #MASK=0x20
GpioDataRegs.AIODAT.bit.rsvd5 0x6FD8 %B32 #MASK=0x80
GpioDataRegs.AIODAT.bit.rsvd6 0x6FD8 %B32 #MASK=0x100
GpioDataRegs.AIODAT.bit.rsvd7 0x6FD8 %B32 #MASK=0x200
GpioDataRegs.AIODAT.bit.rsvd8 0x6FD8 %B32 #MASK=0x800
GpioDataRegs.AIODAT.bit.rsvd9 0x6FD8 %B32 #MASK=0x2000
GpioDataRegs.AIOSET.all 0x6FDA %U32 #Unsigned
GpioDataRegs.AIOSET.bit.AIO10 0x6FDA %B32 #MASK=0x400
GpioDataRegs.AIOSET.bit.AIO12 0x6FDA %B32 #MASK=0x1000
GpioDataRegs.AIOSET.bit.AIO14 0x6FDA %B32 #MASK=0x4000
GpioDataRegs.AIOSET.bit.AIO2 0x6FDA %B32 #MASK=0x4
GpioDataRegs.AIOSET.bit.AIO4 0x6FDA %B32 #MASK=0x10
GpioDataRegs.AIOSET.bit.AIO6 0x6FDA %B32 #MASK=0x40
GpioDataRegs.AIOSET.bit.rsvd1 0x6FDA %B32 #MASK=0x1
GpioDataRegs.AIOSET.bit.rsvd10 0x6FDA %B32 #MASK=0x8000
GpioDataRegs.AIOSET.bit.rsvd11 0x6FDA %B32 #MASK=0xFFFF0000
GpioDataRegs.AIOSET.bit.rsvd2 0x6FDA %B32 #MASK=0x2
GpioDataRegs.AIOSET.bit.rsvd3 0x6FDA %B32 #MASK=0x8
GpioDataRegs.AIOSET.bit.rsvd4 0x6FDA %B32 #MASK=0x20
GpioDataRegs.AIOSET.bit.rsvd5 0x6FDA %B32 #MASK=0x80
GpioDataRegs.AIOSET.bit.rsvd6 0x6FDA %B32 #MASK=0x100
GpioDataRegs.AIOSET.bit.rsvd7 0x6FDA %B32 #MASK=0x200
GpioDataRegs.AIOSET.bit.rsvd8 0x6FDA %B32 #MASK=0x800
GpioDataRegs.AIOSET.bit.rsvd9 0x6FDA %B32 #MASK=0x2000
GpioDataRegs.AIOTOGGLE.all 0x6FDE %U32 #Unsigned
GpioDataRegs.AIOTOGGLE.bit.AIO10 0x6FDE %B32 #MASK=0x400
GpioDataRegs.AIOTOGGLE.bit.AIO12 0x6FDE %B32 #MASK=0x1000
GpioDataRegs.AIOTOGGLE.bit.AIO14 0x6FDE %B32 #MASK=0x4000
GpioDataRegs.AIOTOGGLE.bit.AIO2 0x6FDE %B32 #MASK=0x4
GpioDataRegs.AIOTOGGLE.bit.AIO4 0x6FDE %B32 #MASK=0x10
GpioDataRegs.AIOTOGGLE.bit.AIO6 0x6FDE %B32 #MASK=0x40
GpioDataRegs.AIOTOGGLE.bit.rsvd1 0x6FDE %B32 #MASK=0x1
GpioDataRegs.AIOTOGGLE.bit.rsvd10 0x6FDE %B32 #MASK=0x8000
GpioDataRegs.AIOTOGGLE.bit.rsvd11 0x6FDE %B32 #MASK=0xFFFF0000
GpioDataRegs.AIOTOGGLE.bit.rsvd2 0x6FDE %B32 #MASK=0x2
GpioDataRegs.AIOTOGGLE.bit.rsvd3 0x6FDE %B32 #MASK=0x8
GpioDataRegs.AIOTOGGLE.bit.rsvd4 0x6FDE %B32 #MASK=0x20
GpioDataRegs.AIOTOGGLE.bit.rsvd5 0x6FDE %B32 #MASK=0x80
GpioDataRegs.AIOTOGGLE.bit.rsvd6 0x6FDE %B32 #MASK=0x100
GpioDataRegs.AIOTOGGLE.bit.rsvd7 0x6FDE %B32 #MASK=0x200
GpioDataRegs.AIOTOGGLE.bit.rsvd8 0x6FDE %B32 #MASK=0x800
GpioDataRegs.AIOTOGGLE.bit.rsvd9 0x6FDE %B32 #MASK=0x2000
GpioDataRegs.GPACLEAR.all 0x6FC4 %U32 #Unsigned
GpioDataRegs.GPACLEAR.bit.GPIO0 0x6FC4 %B32 #MASK=0x1
GpioDataRegs.GPACLEAR.bit.GPIO1 0x6FC4 %B32 #MASK=0x2
GpioDataRegs.GPACLEAR.bit.GPIO10 0x6FC4 %B32 #MASK=0x400
GpioDataRegs.GPACLEAR.bit.GPIO11 0x6FC4 %B32 #MASK=0x800
GpioDataRegs.GPACLEAR.bit.GPIO12 0x6FC4 %B32 #MASK=0x1000
GpioDataRegs.GPACLEAR.bit.GPIO13 0x6FC4 %B32 #MASK=0x2000
GpioDataRegs.GPACLEAR.bit.GPIO14 0x6FC4 %B32 #MASK=0x4000
GpioDataRegs.GPACLEAR.bit.GPIO15 0x6FC4 %B32 #MASK=0x8000
GpioDataRegs.GPACLEAR.bit.GPIO16 0x6FC4 %B32 #MASK=0x10000
GpioDataRegs.GPACLEAR.bit.GPIO17 0x6FC4 %B32 #MASK=0x20000
GpioDataRegs.GPACLEAR.bit.GPIO18 0x6FC4 %B32 #MASK=0x40000
GpioDataRegs.GPACLEAR.bit.GPIO19 0x6FC4 %B32 #MASK=0x80000
GpioDataRegs.GPACLEAR.bit.GPIO2 0x6FC4 %B32 #MASK=0x4
GpioDataRegs.GPACLEAR.bit.GPIO20 0x6FC4 %B32 #MASK=0x100000
GpioDataRegs.GPACLEAR.bit.GPIO21 0x6FC4 %B32 #MASK=0x200000
GpioDataRegs.GPACLEAR.bit.GPIO22 0x6FC4 %B32 #MASK=0x400000
GpioDataRegs.GPACLEAR.bit.GPIO23 0x6FC4 %B32 #MASK=0x800000
GpioDataRegs.GPACLEAR.bit.GPIO24 0x6FC4 %B32 #MASK=0x1000000
GpioDataRegs.GPACLEAR.bit.GPIO25 0x6FC4 %B32 #MASK=0x2000000
GpioDataRegs.GPACLEAR.bit.GPIO26 0x6FC4 %B32 #MASK=0x4000000
GpioDataRegs.GPACLEAR.bit.GPIO27 0x6FC4 %B32 #MASK=0x8000000
GpioDataRegs.GPACLEAR.bit.GPIO28 0x6FC4 %B32 #MASK=0x10000000
GpioDataRegs.GPACLEAR.bit.GPIO29 0x6FC4 %B32 #MASK=0x20000000
GpioDataRegs.GPACLEAR.bit.GPIO3 0x6FC4 %B32 #MASK=0x8
GpioDataRegs.GPACLEAR.bit.GPIO30 0x6FC4 %B32 #MASK=0x40000000
GpioDataRegs.GPACLEAR.bit.GPIO31 0x6FC4 %B32 #MASK=0x80000000
GpioDataRegs.GPACLEAR.bit.GPIO4 0x6FC4 %B32 #MASK=0x10
GpioDataRegs.GPACLEAR.bit.GPIO5 0x6FC4 %B32 #MASK=0x20
GpioDataRegs.GPACLEAR.bit.GPIO6 0x6FC4 %B32 #MASK=0x40
GpioDataRegs.GPACLEAR.bit.GPIO7 0x6FC4 %B32 #MASK=0x80
GpioDataRegs.GPACLEAR.bit.GPIO8 0x6FC4 %B32 #MASK=0x100
GpioDataRegs.GPACLEAR.bit.GPIO9 0x6FC4 %B32 #MASK=0x200
GpioDataRegs.GPADAT.all 0x6FC0 %U32 #Unsigned
GpioDataRegs.GPADAT.bit.GPIO0 0x6FC0 %B32 #MASK=0x1
GpioDataRegs.GPADAT.bit.GPIO1 0x6FC0 %B32 #MASK=0x2
GpioDataRegs.GPADAT.bit.GPIO10 0x6FC0 %B32 #MASK=0x400
GpioDataRegs.GPADAT.bit.GPIO11 0x6FC0 %B32 #MASK=0x800
GpioDataRegs.GPADAT.bit.GPIO12 0x6FC0 %B32 #MASK=0x1000
GpioDataRegs.GPADAT.bit.GPIO13 0x6FC0 %B32 #MASK=0x2000
GpioDataRegs.GPADAT.bit.GPIO14 0x6FC0 %B32 #MASK=0x4000
GpioDataRegs.GPADAT.bit.GPIO15 0x6FC0 %B32 #MASK=0x8000
GpioDataRegs.GPADAT.bit.GPIO16 0x6FC0 %B32 #MASK=0x10000
GpioDataRegs.GPADAT.bit.GPIO17 0x6FC0 %B32 #MASK=0x20000
GpioDataRegs.GPADAT.bit.GPIO18 0x6FC0 %B32 #MASK=0x40000
GpioDataRegs.GPADAT.bit.GPIO19 0x6FC0 %B32 #MASK=0x80000
GpioDataRegs.GPADAT.bit.GPIO2 0x6FC0 %B32 #MASK=0x4
GpioDataRegs.GPADAT.bit.GPIO20 0x6FC0 %B32 #MASK=0x100000
GpioDataRegs.GPADAT.bit.GPIO21 0x6FC0 %B32 #MASK=0x200000
GpioDataRegs.GPADAT.bit.GPIO22 0x6FC0 %B32 #MASK=0x400000
GpioDataRegs.GPADAT.bit.GPIO23 0x6FC0 %B32 #MASK=0x800000
GpioDataRegs.GPADAT.bit.GPIO24 0x6FC0 %B32 #MASK=0x1000000
GpioDataRegs.GPADAT.bit.GPIO25 0x6FC0 %B32 #MASK=0x2000000
GpioDataRegs.GPADAT.bit.GPIO26 0x6FC0 %B32 #MASK=0x4000000
GpioDataRegs.GPADAT.bit.GPIO27 0x6FC0 %B32 #MASK=0x8000000
GpioDataRegs.GPADAT.bit.GPIO28 0x6FC0 %B32 #MASK=0x10000000
GpioDataRegs.GPADAT.bit.GPIO29 0x6FC0 %B32 #MASK=0x20000000
GpioDataRegs.GPADAT.bit.GPIO3 0x6FC0 %B32 #MASK=0x8
GpioDataRegs.GPADAT.bit.GPIO30 0x6FC0 %B32 #MASK=0x40000000
GpioDataRegs.GPADAT.bit.GPIO31 0x6FC0 %B32 #MASK=0x80000000
GpioDataRegs.GPADAT.bit.GPIO4 0x6FC0 %B32 #MASK=0x10
GpioDataRegs.GPADAT.bit.GPIO5 0x6FC0 %B32 #MASK=0x20
GpioDataRegs.GPADAT.bit.GPIO6 0x6FC0 %B32 #MASK=0x40
GpioDataRegs.GPADAT.bit.GPIO7 0x6FC0 %B32 #MASK=0x80
GpioDataRegs.GPADAT.bit.GPIO8 0x6FC0 %B32 #MASK=0x100
GpioDataRegs.GPADAT.bit.GPIO9 0x6FC0 %B32 #MASK=0x200
GpioDataRegs.GPASET.all 0x6FC2 %U32 #Unsigned
GpioDataRegs.GPASET.bit.GPIO0 0x6FC2 %B32 #MASK=0x1
GpioDataRegs.GPASET.bit.GPIO1 0x6FC2 %B32 #MASK=0x2
GpioDataRegs.GPASET.bit.GPIO10 0x6FC2 %B32 #MASK=0x400
GpioDataRegs.GPASET.bit.GPIO11 0x6FC2 %B32 #MASK=0x800
GpioDataRegs.GPASET.bit.GPIO12 0x6FC2 %B32 #MASK=0x1000
GpioDataRegs.GPASET.bit.GPIO13 0x6FC2 %B32 #MASK=0x2000
GpioDataRegs.GPASET.bit.GPIO14 0x6FC2 %B32 #MASK=0x4000
GpioDataRegs.GPASET.bit.GPIO15 0x6FC2 %B32 #MASK=0x8000
GpioDataRegs.GPASET.bit.GPIO16 0x6FC2 %B32 #MASK=0x10000
GpioDataRegs.GPASET.bit.GPIO17 0x6FC2 %B32 #MASK=0x20000
GpioDataRegs.GPASET.bit.GPIO18 0x6FC2 %B32 #MASK=0x40000
GpioDataRegs.GPASET.bit.GPIO19 0x6FC2 %B32 #MASK=0x80000
GpioDataRegs.GPASET.bit.GPIO2 0x6FC2 %B32 #MASK=0x4
GpioDataRegs.GPASET.bit.GPIO20 0x6FC2 %B32 #MASK=0x100000
GpioDataRegs.GPASET.bit.GPIO21 0x6FC2 %B32 #MASK=0x200000
GpioDataRegs.GPASET.bit.GPIO22 0x6FC2 %B32 #MASK=0x400000
GpioDataRegs.GPASET.bit.GPIO23 0x6FC2 %B32 #MASK=0x800000
GpioDataRegs.GPASET.bit.GPIO24 0x6FC2 %B32 #MASK=0x1000000
GpioDataRegs.GPASET.bit.GPIO25 0x6FC2 %B32 #MASK=0x2000000
GpioDataRegs.GPASET.bit.GPIO26 0x6FC2 %B32 #MASK=0x4000000
GpioDataRegs.GPASET.bit.GPIO27 0x6FC2 %B32 #MASK=0x8000000
GpioDataRegs.GPASET.bit.GPIO28 0x6FC2 %B32 #MASK=0x10000000
GpioDataRegs.GPASET.bit.GPIO29 0x6FC2 %B32 #MASK=0x20000000
GpioDataRegs.GPASET.bit.GPIO3 0x6FC2 %B32 #MASK=0x8
GpioDataRegs.GPASET.bit.GPIO30 0x6FC2 %B32 #MASK=0x40000000
GpioDataRegs.GPASET.bit.GPIO31 0x6FC2 %B32 #MASK=0x80000000
GpioDataRegs.GPASET.bit.GPIO4 0x6FC2 %B32 #MASK=0x10
GpioDataRegs.GPASET.bit.GPIO5 0x6FC2 %B32 #MASK=0x20
GpioDataRegs.GPASET.bit.GPIO6 0x6FC2 %B32 #MASK=0x40
GpioDataRegs.GPASET.bit.GPIO7 0x6FC2 %B32 #MASK=0x80
GpioDataRegs.GPASET.bit.GPIO8 0x6FC2 %B32 #MASK=0x100
GpioDataRegs.GPASET.bit.GPIO9 0x6FC2 %B32 #MASK=0x200
GpioDataRegs.GPATOGGLE.all 0x6FC6 %U32 #Unsigned
GpioDataRegs.GPATOGGLE.bit.GPIO0 0x6FC6 %B32 #MASK=0x1
GpioDataRegs.GPATOGGLE.bit.GPIO1 0x6FC6 %B32 #MASK=0x2
GpioDataRegs.GPATOGGLE.bit.GPIO10 0x6FC6 %B32 #MASK=0x400
GpioDataRegs.GPATOGGLE.bit.GPIO11 0x6FC6 %B32 #MASK=0x800
GpioDataRegs.GPATOGGLE.bit.GPIO12 0x6FC6 %B32 #MASK=0x1000
GpioDataRegs.GPATOGGLE.bit.GPIO13 0x6FC6 %B32 #MASK=0x2000
GpioDataRegs.GPATOGGLE.bit.GPIO14 0x6FC6 %B32 #MASK=0x4000
GpioDataRegs.GPATOGGLE.bit.GPIO15 0x6FC6 %B32 #MASK=0x8000
GpioDataRegs.GPATOGGLE.bit.GPIO16 0x6FC6 %B32 #MASK=0x10000
GpioDataRegs.GPATOGGLE.bit.GPIO17 0x6FC6 %B32 #MASK=0x20000
GpioDataRegs.GPATOGGLE.bit.GPIO18 0x6FC6 %B32 #MASK=0x40000
GpioDataRegs.GPATOGGLE.bit.GPIO19 0x6FC6 %B32 #MASK=0x80000
GpioDataRegs.GPATOGGLE.bit.GPIO2 0x6FC6 %B32 #MASK=0x4
GpioDataRegs.GPATOGGLE.bit.GPIO20 0x6FC6 %B32 #MASK=0x100000
GpioDataRegs.GPATOGGLE.bit.GPIO21 0x6FC6 %B32 #MASK=0x200000
GpioDataRegs.GPATOGGLE.bit.GPIO22 0x6FC6 %B32 #MASK=0x400000
GpioDataRegs.GPATOGGLE.bit.GPIO23 0x6FC6 %B32 #MASK=0x800000
GpioDataRegs.GPATOGGLE.bit.GPIO24 0x6FC6 %B32 #MASK=0x1000000
GpioDataRegs.GPATOGGLE.bit.GPIO25 0x6FC6 %B32 #MASK=0x2000000
GpioDataRegs.GPATOGGLE.bit.GPIO26 0x6FC6 %B32 #MASK=0x4000000
GpioDataRegs.GPATOGGLE.bit.GPIO27 0x6FC6 %B32 #MASK=0x8000000
GpioDataRegs.GPATOGGLE.bit.GPIO28 0x6FC6 %B32 #MASK=0x10000000
GpioDataRegs.GPATOGGLE.bit.GPIO29 0x6FC6 %B32 #MASK=0x20000000
GpioDataRegs.GPATOGGLE.bit.GPIO3 0x6FC6 %B32 #MASK=0x8
GpioDataRegs.GPATOGGLE.bit.GPIO30 0x6FC6 %B32 #MASK=0x40000000
GpioDataRegs.GPATOGGLE.bit.GPIO31 0x6FC6 %B32 #MASK=0x80000000
GpioDataRegs.GPATOGGLE.bit.GPIO4 0x6FC6 %B32 #MASK=0x10
GpioDataRegs.GPATOGGLE.bit.GPIO5 0x6FC6 %B32 #MASK=0x20
GpioDataRegs.GPATOGGLE.bit.GPIO6 0x6FC6 %B32 #MASK=0x40
GpioDataRegs.GPATOGGLE.bit.GPIO7 0x6FC6 %B32 #MASK=0x80
GpioDataRegs.GPATOGGLE.bit.GPIO8 0x6FC6 %B32 #MASK=0x100
GpioDataRegs.GPATOGGLE.bit.GPIO9 0x6FC6 %B32 #MASK=0x200
GpioDataRegs.GPBCLEAR.all 0x6FCC %U32 #Unsigned
GpioDataRegs.GPBCLEAR.bit.GPIO32 0x6FCC %B32 #MASK=0x1
GpioDataRegs.GPBCLEAR.bit.GPIO33 0x6FCC %B32 #MASK=0x2
GpioDataRegs.GPBCLEAR.bit.GPIO34 0x6FCC %B32 #MASK=0x4
GpioDataRegs.GPBCLEAR.bit.GPIO35 0x6FCC %B32 #MASK=0x8
GpioDataRegs.GPBCLEAR.bit.GPIO36 0x6FCC %B32 #MASK=0x10
GpioDataRegs.GPBCLEAR.bit.GPIO37 0x6FCC %B32 #MASK=0x20
GpioDataRegs.GPBCLEAR.bit.GPIO38 0x6FCC %B32 #MASK=0x40
GpioDataRegs.GPBCLEAR.bit.GPIO39 0x6FCC %B32 #MASK=0x80
GpioDataRegs.GPBCLEAR.bit.GPIO40 0x6FCC %B32 #MASK=0x100
GpioDataRegs.GPBCLEAR.bit.GPIO41 0x6FCC %B32 #MASK=0x200
GpioDataRegs.GPBCLEAR.bit.GPIO42 0x6FCC %B32 #MASK=0x400
GpioDataRegs.GPBCLEAR.bit.GPIO43 0x6FCC %B32 #MASK=0x800
GpioDataRegs.GPBCLEAR.bit.GPIO44 0x6FCC %B32 #MASK=0x1000
GpioDataRegs.GPBCLEAR.bit.GPIO50 0x6FCC %B32 #MASK=0x40000
GpioDataRegs.GPBCLEAR.bit.GPIO51 0x6FCC %B32 #MASK=0x80000
GpioDataRegs.GPBCLEAR.bit.GPIO52 0x6FCC %B32 #MASK=0x100000
GpioDataRegs.GPBCLEAR.bit.GPIO53 0x6FCC %B32 #MASK=0x200000
GpioDataRegs.GPBCLEAR.bit.GPIO54 0x6FCC %B32 #MASK=0x400000
GpioDataRegs.GPBCLEAR.bit.GPIO55 0x6FCC %B32 #MASK=0x800000
GpioDataRegs.GPBCLEAR.bit.GPIO56 0x6FCC %B32 #MASK=0x1000000
GpioDataRegs.GPBCLEAR.bit.GPIO57 0x6FCC %B32 #MASK=0x2000000
GpioDataRegs.GPBCLEAR.bit.GPIO58 0x6FCC %B32 #MASK=0x4000000
GpioDataRegs.GPBCLEAR.bit.rsvd1 0x6FCC %B32 #MASK=0xE000
GpioDataRegs.GPBCLEAR.bit.rsvd2 0x6FCC %B32 #MASK=0x30000
GpioDataRegs.GPBCLEAR.bit.rsvd3 0x6FCC %B32 #MASK=0xF8000000
GpioDataRegs.GPBDAT.all 0x6FC8 %U32 #Unsigned
GpioDataRegs.GPBDAT.bit.GPIO32 0x6FC8 %B32 #MASK=0x1
GpioDataRegs.GPBDAT.bit.GPIO33 0x6FC8 %B32 #MASK=0x2
GpioDataRegs.GPBDAT.bit.GPIO34 0x6FC8 %B32 #MASK=0x4
GpioDataRegs.GPBDAT.bit.GPIO35 0x6FC8 %B32 #MASK=0x8
GpioDataRegs.GPBDAT.bit.GPIO36 0x6FC8 %B32 #MASK=0x10
GpioDataRegs.GPBDAT.bit.GPIO37 0x6FC8 %B32 #MASK=0x20
GpioDataRegs.GPBDAT.bit.GPIO38 0x6FC8 %B32 #MASK=0x40
GpioDataRegs.GPBDAT.bit.GPIO39 0x6FC8 %B32 #MASK=0x80
GpioDataRegs.GPBDAT.bit.GPIO40 0x6FC8 %B32 #MASK=0x100
GpioDataRegs.GPBDAT.bit.GPIO41 0x6FC8 %B32 #MASK=0x200
GpioDataRegs.GPBDAT.bit.GPIO42 0x6FC8 %B32 #MASK=0x400
GpioDataRegs.GPBDAT.bit.GPIO43 0x6FC8 %B32 #MASK=0x800
GpioDataRegs.GPBDAT.bit.GPIO44 0x6FC8 %B32 #MASK=0x1000
GpioDataRegs.GPBDAT.bit.GPIO50 0x6FC8 %B32 #MASK=0x40000
GpioDataRegs.GPBDAT.bit.GPIO51 0x6FC8 %B32 #MASK=0x80000
GpioDataRegs.GPBDAT.bit.GPIO52 0x6FC8 %B32 #MASK=0x100000
GpioDataRegs.GPBDAT.bit.GPIO53 0x6FC8 %B32 #MASK=0x200000
GpioDataRegs.GPBDAT.bit.GPIO54 0x6FC8 %B32 #MASK=0x400000
GpioDataRegs.GPBDAT.bit.GPIO55 0x6FC8 %B32 #MASK=0x800000
GpioDataRegs.GPBDAT.bit.GPIO56 0x6FC8 %B32 #MASK=0x1000000
GpioDataRegs.GPBDAT.bit.GPIO57 0x6FC8 %B32 #MASK=0x2000000
GpioDataRegs.GPBDAT.bit.GPIO58 0x6FC8 %B32 #MASK=0x4000000
GpioDataRegs.GPBDAT.bit.rsvd1 0x6FC8 %B32 #MASK=0xE000
GpioDataRegs.GPBDAT.bit.rsvd2 0x6FC8 %B32 #MASK=0x30000
GpioDataRegs.GPBDAT.bit.rsvd3 0x6FC8 %B32 #MASK=0xF8000000
GpioDataRegs.GPBSET.all 0x6FCA %U32 #Unsigned
GpioDataRegs.GPBSET.bit.GPIO32 0x6FCA %B32 #MASK=0x1
GpioDataRegs.GPBSET.bit.GPIO33 0x6FCA %B32 #MASK=0x2
GpioDataRegs.GPBSET.bit.GPIO34 0x6FCA %B32 #MASK=0x4
GpioDataRegs.GPBSET.bit.GPIO35 0x6FCA %B32 #MASK=0x8
GpioDataRegs.GPBSET.bit.GPIO36 0x6FCA %B32 #MASK=0x10
GpioDataRegs.GPBSET.bit.GPIO37 0x6FCA %B32 #MASK=0x20
GpioDataRegs.GPBSET.bit.GPIO38 0x6FCA %B32 #MASK=0x40
GpioDataRegs.GPBSET.bit.GPIO39 0x6FCA %B32 #MASK=0x80
GpioDataRegs.GPBSET.bit.GPIO40 0x6FCA %B32 #MASK=0x100
GpioDataRegs.GPBSET.bit.GPIO41 0x6FCA %B32 #MASK=0x200
GpioDataRegs.GPBSET.bit.GPIO42 0x6FCA %B32 #MASK=0x400
GpioDataRegs.GPBSET.bit.GPIO43 0x6FCA %B32 #MASK=0x800
GpioDataRegs.GPBSET.bit.GPIO44 0x6FCA %B32 #MASK=0x1000
GpioDataRegs.GPBSET.bit.GPIO50 0x6FCA %B32 #MASK=0x40000
GpioDataRegs.GPBSET.bit.GPIO51 0x6FCA %B32 #MASK=0x80000
GpioDataRegs.GPBSET.bit.GPIO52 0x6FCA %B32 #MASK=0x100000
GpioDataRegs.GPBSET.bit.GPIO53 0x6FCA %B32 #MASK=0x200000
GpioDataRegs.GPBSET.bit.GPIO54 0x6FCA %B32 #MASK=0x400000
GpioDataRegs.GPBSET.bit.GPIO55 0x6FCA %B32 #MASK=0x800000
GpioDataRegs.GPBSET.bit.GPIO56 0x6FCA %B32 #MASK=0x1000000
GpioDataRegs.GPBSET.bit.GPIO57 0x6FCA %B32 #MASK=0x2000000
GpioDataRegs.GPBSET.bit.GPIO58 0x6FCA %B32 #MASK=0x4000000
GpioDataRegs.GPBSET.bit.rsvd1 0x6FCA %B32 #MASK=0xE000
GpioDataRegs.GPBSET.bit.rsvd2 0x6FCA %B32 #MASK=0x30000
GpioDataRegs.GPBSET.bit.rsvd3 0x6FCA %B32 #MASK=0xF8000000
GpioDataRegs.GPBTOGGLE.all 0x6FCE %U32 #Unsigned
GpioDataRegs.GPBTOGGLE.bit.GPIO32 0x6FCE %B32 #MASK=0x1
GpioDataRegs.GPBTOGGLE.bit.GPIO33 0x6FCE %B32 #MASK=0x2
GpioDataRegs.GPBTOGGLE.bit.GPIO34 0x6FCE %B32 #MASK=0x4
GpioDataRegs.GPBTOGGLE.bit.GPIO35 0x6FCE %B32 #MASK=0x8
GpioDataRegs.GPBTOGGLE.bit.GPIO36 0x6FCE %B32 #MASK=0x10
GpioDataRegs.GPBTOGGLE.bit.GPIO37 0x6FCE %B32 #MASK=0x20
GpioDataRegs.GPBTOGGLE.bit.GPIO38 0x6FCE %B32 #MASK=0x40
GpioDataRegs.GPBTOGGLE.bit.GPIO39 0x6FCE %B32 #MASK=0x80
GpioDataRegs.GPBTOGGLE.bit.GPIO40 0x6FCE %B32 #MASK=0x100
GpioDataRegs.GPBTOGGLE.bit.GPIO41 0x6FCE %B32 #MASK=0x200
GpioDataRegs.GPBTOGGLE.bit.GPIO42 0x6FCE %B32 #MASK=0x400
GpioDataRegs.GPBTOGGLE.bit.GPIO43 0x6FCE %B32 #MASK=0x800
GpioDataRegs.GPBTOGGLE.bit.GPIO44 0x6FCE %B32 #MASK=0x1000
GpioDataRegs.GPBTOGGLE.bit.GPIO50 0x6FCE %B32 #MASK=0x40000
GpioDataRegs.GPBTOGGLE.bit.GPIO51 0x6FCE %B32 #MASK=0x80000
GpioDataRegs.GPBTOGGLE.bit.GPIO52 0x6FCE %B32 #MASK=0x100000
GpioDataRegs.GPBTOGGLE.bit.GPIO53 0x6FCE %B32 #MASK=0x200000
GpioDataRegs.GPBTOGGLE.bit.GPIO54 0x6FCE %B32 #MASK=0x400000
GpioDataRegs.GPBTOGGLE.bit.GPIO55 0x6FCE %B32 #MASK=0x800000
GpioDataRegs.GPBTOGGLE.bit.GPIO56 0x6FCE %B32 #MASK=0x1000000
GpioDataRegs.GPBTOGGLE.bit.GPIO57 0x6FCE %B32 #MASK=0x2000000
GpioDataRegs.GPBTOGGLE.bit.GPIO58 0x6FCE %B32 #MASK=0x4000000
GpioDataRegs.GPBTOGGLE.bit.rsvd1 0x6FCE %B32 #MASK=0xE000
GpioDataRegs.GPBTOGGLE.bit.rsvd2 0x6FCE %B32 #MASK=0x30000
GpioDataRegs.GPBTOGGLE.bit.rsvd3 0x6FCE %B32 #MASK=0xF8000000
GpioDataRegs.rsvd1[0] 0x6FD0 %U16 #Unsigned
GpioDataRegs.rsvd1[1] 0x6FD1 %U16 #Unsigned
GpioDataRegs.rsvd1[2] 0x6FD2 %U16 #Unsigned
GpioDataRegs.rsvd1[3] 0x6FD3 %U16 #Unsigned
GpioDataRegs.rsvd1[4] 0x6FD4 %U16 #Unsigned
GpioDataRegs.rsvd1[5] 0x6FD5 %U16 #Unsigned
GpioDataRegs.rsvd1[6] 0x6FD6 %U16 #Unsigned
GpioDataRegs.rsvd1[7] 0x6FD7 %U16 #Unsigned
GpioIntRegs.GPIOLPMSEL.all 0x6FE8 %U32 #Unsigned
GpioIntRegs.GPIOLPMSEL.bit.GPIO0 0x6FE8 %B32 #MASK=0x1
GpioIntRegs.GPIOLPMSEL.bit.GPIO1 0x6FE8 %B32 #MASK=0x2
GpioIntRegs.GPIOLPMSEL.bit.GPIO10 0x6FE8 %B32 #MASK=0x400
GpioIntRegs.GPIOLPMSEL.bit.GPIO11 0x6FE8 %B32 #MASK=0x800
GpioIntRegs.GPIOLPMSEL.bit.GPIO12 0x6FE8 %B32 #MASK=0x1000
GpioIntRegs.GPIOLPMSEL.bit.GPIO13 0x6FE8 %B32 #MASK=0x2000
GpioIntRegs.GPIOLPMSEL.bit.GPIO14 0x6FE8 %B32 #MASK=0x4000
GpioIntRegs.GPIOLPMSEL.bit.GPIO15 0x6FE8 %B32 #MASK=0x8000
GpioIntRegs.GPIOLPMSEL.bit.GPIO16 0x6FE8 %B32 #MASK=0x10000
GpioIntRegs.GPIOLPMSEL.bit.GPIO17 0x6FE8 %B32 #MASK=0x20000
GpioIntRegs.GPIOLPMSEL.bit.GPIO18 0x6FE8 %B32 #MASK=0x40000
GpioIntRegs.GPIOLPMSEL.bit.GPIO19 0x6FE8 %B32 #MASK=0x80000
GpioIntRegs.GPIOLPMSEL.bit.GPIO2 0x6FE8 %B32 #MASK=0x4
GpioIntRegs.GPIOLPMSEL.bit.GPIO20 0x6FE8 %B32 #MASK=0x100000
GpioIntRegs.GPIOLPMSEL.bit.GPIO21 0x6FE8 %B32 #MASK=0x200000
GpioIntRegs.GPIOLPMSEL.bit.GPIO22 0x6FE8 %B32 #MASK=0x400000
GpioIntRegs.GPIOLPMSEL.bit.GPIO23 0x6FE8 %B32 #MASK=0x800000
GpioIntRegs.GPIOLPMSEL.bit.GPIO24 0x6FE8 %B32 #MASK=0x1000000
GpioIntRegs.GPIOLPMSEL.bit.GPIO25 0x6FE8 %B32 #MASK=0x2000000
GpioIntRegs.GPIOLPMSEL.bit.GPIO26 0x6FE8 %B32 #MASK=0x4000000
GpioIntRegs.GPIOLPMSEL.bit.GPIO27 0x6FE8 %B32 #MASK=0x8000000
GpioIntRegs.GPIOLPMSEL.bit.GPIO28 0x6FE8 %B32 #MASK=0x10000000
GpioIntRegs.GPIOLPMSEL.bit.GPIO29 0x6FE8 %B32 #MASK=0x20000000
GpioIntRegs.GPIOLPMSEL.bit.GPIO3 0x6FE8 %B32 #MASK=0x8
GpioIntRegs.GPIOLPMSEL.bit.GPIO30 0x6FE8 %B32 #MASK=0x40000000
GpioIntRegs.GPIOLPMSEL.bit.GPIO31 0x6FE8 %B32 #MASK=0x80000000
GpioIntRegs.GPIOLPMSEL.bit.GPIO4 0x6FE8 %B32 #MASK=0x10
GpioIntRegs.GPIOLPMSEL.bit.GPIO5 0x6FE8 %B32 #MASK=0x20
GpioIntRegs.GPIOLPMSEL.bit.GPIO6 0x6FE8 %B32 #MASK=0x40
GpioIntRegs.GPIOLPMSEL.bit.GPIO7 0x6FE8 %B32 #MASK=0x80
GpioIntRegs.GPIOLPMSEL.bit.GPIO8 0x6FE8 %B32 #MASK=0x100
GpioIntRegs.GPIOLPMSEL.bit.GPIO9 0x6FE8 %B32 #MASK=0x200
GpioIntRegs.GPIOXINT1SEL.all 0x6FE0 %U16 #Unsigned
GpioIntRegs.GPIOXINT1SEL.bit.GPIOSEL 0x6FE0 %B16 #MASK=0x1F
GpioIntRegs.GPIOXINT1SEL.bit.rsvd1 0x6FE0 %B16 #MASK=0xFFE0
GpioIntRegs.GPIOXINT2SEL.all 0x6FE1 %U16 #Unsigned
GpioIntRegs.GPIOXINT2SEL.bit.GPIOSEL 0x6FE1 %B16 #MASK=0x1F
GpioIntRegs.GPIOXINT2SEL.bit.rsvd1 0x6FE1 %B16 #MASK=0xFFE0
GpioIntRegs.GPIOXINT3SEL.all 0x6FE2 %U16 #Unsigned
GpioIntRegs.GPIOXINT3SEL.bit.GPIOSEL 0x6FE2 %B16 #MASK=0x1F
GpioIntRegs.GPIOXINT3SEL.bit.rsvd1 0x6FE2 %B16 #MASK=0xFFE0
GpioIntRegs.rsvd1[0] 0x6FE3 %U16 #Unsigned
GpioIntRegs.rsvd1[1] 0x6FE4 %U16 #Unsigned
GpioIntRegs.rsvd1[2] 0x6FE5 %U16 #Unsigned
GpioIntRegs.rsvd1[3] 0x6FE6 %U16 #Unsigned
GpioIntRegs.rsvd1[4] 0x6FE7 %U16 #Unsigned
GpioIntRegs.rsvd2[0] 0x6FEA %U16 #Unsigned
GpioIntRegs.rsvd2[1] 0x6FEB %U16 #Unsigned
GpioIntRegs.rsvd2[10] 0x6FF4 %U16 #Unsigned
GpioIntRegs.rsvd2[11] 0x6FF5 %U16 #Unsigned
GpioIntRegs.rsvd2[12] 0x6FF6 %U16 #Unsigned
GpioIntRegs.rsvd2[13] 0x6FF7 %U16 #Unsigned
GpioIntRegs.rsvd2[14] 0x6FF8 %U16 #Unsigned
GpioIntRegs.rsvd2[15] 0x6FF9 %U16 #Unsigned
GpioIntRegs.rsvd2[16] 0x6FFA %U16 #Unsigned
GpioIntRegs.rsvd2[17] 0x6FFB %U16 #Unsigned
GpioIntRegs.rsvd2[18] 0x6FFC %U16 #Unsigned
GpioIntRegs.rsvd2[19] 0x6FFD %U16 #Unsigned
GpioIntRegs.rsvd2[2] 0x6FEC %U16 #Unsigned
GpioIntRegs.rsvd2[20] 0x6FFE %U16 #Unsigned
GpioIntRegs.rsvd2[21] 0x6FFF %U16 #Unsigned
GpioIntRegs.rsvd2[3] 0x6FED %U16 #Unsigned
GpioIntRegs.rsvd2[4] 0x6FEE %U16 #Unsigned
GpioIntRegs.rsvd2[5] 0x6FEF %U16 #Unsigned
GpioIntRegs.rsvd2[6] 0x6FF0 %U16 #Unsigned
GpioIntRegs.rsvd2[7] 0x6FF1 %U16 #Unsigned
GpioIntRegs.rsvd2[8] 0x6FF2 %U16 #Unsigned
GpioIntRegs.rsvd2[9] 0x6FF3 %U16 #Unsigned
grid_not_ok_flag 0xC68A %U32 #Unsigned
Grid_OK 0xC696 %U32 #Unsigned
grid_ok_do_flag 0xC682 %U32 #Unsigned
grid_ok_entry_flag 0xC68C %U32 #Unsigned
grid_ok_exit_flag 0xC680 %U32 #Unsigned
HRCap1Regs.HCCAPCNTFALL0 0x6AD2 %U16 #Unsigned
HRCap1Regs.HCCAPCNTFALL1 0x6ADA %U16 #Unsigned
HRCap1Regs.HCCAPCNTRISE0 0x6AD0 %U16 #Unsigned
HRCap1Regs.HCCAPCNTRISE1 0x6AD8 %U16 #Unsigned
HRCap1Regs.HCCOUNTER 0x6AC4 %U16 #Unsigned
HRCap1Regs.HCCTL.all 0x6AC0 %U16 #Unsigned
HRCap1Regs.HCCTL.bit.FALLINTE 0x6AC0 %B16 #MASK=0x4
HRCap1Regs.HCCTL.bit.HCCAPCLKSEL 0x6AC0 %B16 #MASK=0x100
HRCap1Regs.HCCTL.bit.OVFINTE 0x6AC0 %B16 #MASK=0x8
HRCap1Regs.HCCTL.bit.RISEINTE 0x6AC0 %B16 #MASK=0x2
HRCap1Regs.HCCTL.bit.rsvd1 0x6AC0 %B16 #MASK=0xF0
HRCap1Regs.HCCTL.bit.rsvd2 0x6AC0 %B16 #MASK=0xFE00
HRCap1Regs.HCCTL.bit.SOFTRESET 0x6AC0 %B16 #MASK=0x1
HRCap1Regs.HCICLR.all 0x6AC2 %U16 #Unsigned
HRCap1Regs.HCICLR.bit.COUNTEROVF 0x6AC2 %B16 #MASK=0x8
HRCap1Regs.HCICLR.bit.FALL 0x6AC2 %B16 #MASK=0x4
HRCap1Regs.HCICLR.bit.INT 0x6AC2 %B16 #MASK=0x1
HRCap1Regs.HCICLR.bit.RISE 0x6AC2 %B16 #MASK=0x2
HRCap1Regs.HCICLR.bit.RISEOVF 0x6AC2 %B16 #MASK=0x10
HRCap1Regs.HCICLR.bit.rsvd1 0x6AC2 %B16 #MASK=0xFFE0
HRCap1Regs.HCIFR.all 0x6AC1 %U16 #Unsigned
HRCap1Regs.HCIFR.bit.COUNTEROVF 0x6AC1 %B16 #MASK=0x8
HRCap1Regs.HCIFR.bit.FALL 0x6AC1 %B16 #MASK=0x4
HRCap1Regs.HCIFR.bit.INT 0x6AC1 %B16 #MASK=0x1
HRCap1Regs.HCIFR.bit.RISE 0x6AC1 %B16 #MASK=0x2
HRCap1Regs.HCIFR.bit.RISEOVF 0x6AC1 %B16 #MASK=0x10
HRCap1Regs.HCIFR.bit.rsvd1 0x6AC1 %B16 #MASK=0xFFE0
HRCap1Regs.HCIFRC.all 0x6AC3 %U16 #Unsigned
HRCap1Regs.HCIFRC.bit.COUNTEROVF 0x6AC3 %B16 #MASK=0x8
HRCap1Regs.HCIFRC.bit.FALL 0x6AC3 %B16 #MASK=0x4
HRCap1Regs.HCIFRC.bit.RISE 0x6AC3 %B16 #MASK=0x2
HRCap1Regs.HCIFRC.bit.RISEOVF 0x6AC3 %B16 #MASK=0x10
HRCap1Regs.HCIFRC.bit.rsvd1 0x6AC3 %B16 #MASK=0x1
HRCap1Regs.HCIFRC.bit.rsvd2 0x6AC3 %B16 #MASK=0xFFE0
HRCap1Regs.rsvd1[0] 0x6AC5 %U16 #Unsigned
HRCap1Regs.rsvd1[1] 0x6AC6 %U16 #Unsigned
HRCap1Regs.rsvd1[10] 0x6ACF %U16 #Unsigned
HRCap1Regs.rsvd1[2] 0x6AC7 %U16 #Unsigned
HRCap1Regs.rsvd1[3] 0x6AC8 %U16 #Unsigned
HRCap1Regs.rsvd1[4] 0x6AC9 %U16 #Unsigned
HRCap1Regs.rsvd1[5] 0x6ACA %U16 #Unsigned
HRCap1Regs.rsvd1[6] 0x6ACB %U16 #Unsigned
HRCap1Regs.rsvd1[7] 0x6ACC %U16 #Unsigned
HRCap1Regs.rsvd1[8] 0x6ACD %U16 #Unsigned
HRCap1Regs.rsvd1[9] 0x6ACE %U16 #Unsigned
HRCap1Regs.rsvd10 0x6ADD %U16 #Unsigned
HRCap1Regs.rsvd11 0x6ADE %U16 #Unsigned
HRCap1Regs.rsvd12 0x6ADF %U16 #Unsigned
HRCap1Regs.rsvd2 0x6AD1 %U16 #Unsigned
HRCap1Regs.rsvd3 0x6AD3 %U16 #Unsigned
HRCap1Regs.rsvd4 0x6AD4 %U16 #Unsigned
HRCap1Regs.rsvd5 0x6AD5 %U16 #Unsigned
HRCap1Regs.rsvd6[0] 0x6AD6 %U16 #Unsigned
HRCap1Regs.rsvd6[1] 0x6AD7 %U16 #Unsigned
HRCap1Regs.rsvd7 0x6AD9 %U16 #Unsigned
HRCap1Regs.rsvd8 0x6ADB %U16 #Unsigned
HRCap1Regs.rsvd9 0x6ADC %U16 #Unsigned
HRCap2Regs.HCCAPCNTFALL0 0x6AF2 %U16 #Unsigned
HRCap2Regs.HCCAPCNTFALL1 0x6AFA %U16 #Unsigned
HRCap2Regs.HCCAPCNTRISE0 0x6AF0 %U16 #Unsigned
HRCap2Regs.HCCAPCNTRISE1 0x6AF8 %U16 #Unsigned
HRCap2Regs.HCCOUNTER 0x6AE4 %U16 #Unsigned
HRCap2Regs.HCCTL.all 0x6AE0 %U16 #Unsigned
HRCap2Regs.HCCTL.bit.FALLINTE 0x6AE0 %B16 #MASK=0x4
HRCap2Regs.HCCTL.bit.HCCAPCLKSEL 0x6AE0 %B16 #MASK=0x100
HRCap2Regs.HCCTL.bit.OVFINTE 0x6AE0 %B16 #MASK=0x8
HRCap2Regs.HCCTL.bit.RISEINTE 0x6AE0 %B16 #MASK=0x2
HRCap2Regs.HCCTL.bit.rsvd1 0x6AE0 %B16 #MASK=0xF0
HRCap2Regs.HCCTL.bit.rsvd2 0x6AE0 %B16 #MASK=0xFE00
HRCap2Regs.HCCTL.bit.SOFTRESET 0x6AE0 %B16 #MASK=0x1
HRCap2Regs.HCICLR.all 0x6AE2 %U16 #Unsigned
HRCap2Regs.HCICLR.bit.COUNTEROVF 0x6AE2 %B16 #MASK=0x8
HRCap2Regs.HCICLR.bit.FALL 0x6AE2 %B16 #MASK=0x4
HRCap2Regs.HCICLR.bit.INT 0x6AE2 %B16 #MASK=0x1
HRCap2Regs.HCICLR.bit.RISE 0x6AE2 %B16 #MASK=0x2
HRCap2Regs.HCICLR.bit.RISEOVF 0x6AE2 %B16 #MASK=0x10
HRCap2Regs.HCICLR.bit.rsvd1 0x6AE2 %B16 #MASK=0xFFE0
HRCap2Regs.HCIFR.all 0x6AE1 %U16 #Unsigned
HRCap2Regs.HCIFR.bit.COUNTEROVF 0x6AE1 %B16 #MASK=0x8
HRCap2Regs.HCIFR.bit.FALL 0x6AE1 %B16 #MASK=0x4
HRCap2Regs.HCIFR.bit.INT 0x6AE1 %B16 #MASK=0x1
HRCap2Regs.HCIFR.bit.RISE 0x6AE1 %B16 #MASK=0x2
HRCap2Regs.HCIFR.bit.RISEOVF 0x6AE1 %B16 #MASK=0x10
HRCap2Regs.HCIFR.bit.rsvd1 0x6AE1 %B16 #MASK=0xFFE0
HRCap2Regs.HCIFRC.all 0x6AE3 %U16 #Unsigned
HRCap2Regs.HCIFRC.bit.COUNTEROVF 0x6AE3 %B16 #MASK=0x8
HRCap2Regs.HCIFRC.bit.FALL 0x6AE3 %B16 #MASK=0x4
HRCap2Regs.HCIFRC.bit.RISE 0x6AE3 %B16 #MASK=0x2
HRCap2Regs.HCIFRC.bit.RISEOVF 0x6AE3 %B16 #MASK=0x10
HRCap2Regs.HCIFRC.bit.rsvd1 0x6AE3 %B16 #MASK=0x1
HRCap2Regs.HCIFRC.bit.rsvd2 0x6AE3 %B16 #MASK=0xFFE0
HRCap2Regs.rsvd1[0] 0x6AE5 %U16 #Unsigned
HRCap2Regs.rsvd1[1] 0x6AE6 %U16 #Unsigned
HRCap2Regs.rsvd1[10] 0x6AEF %U16 #Unsigned
HRCap2Regs.rsvd1[2] 0x6AE7 %U16 #Unsigned
HRCap2Regs.rsvd1[3] 0x6AE8 %U16 #Unsigned
HRCap2Regs.rsvd1[4] 0x6AE9 %U16 #Unsigned
HRCap2Regs.rsvd1[5] 0x6AEA %U16 #Unsigned
HRCap2Regs.rsvd1[6] 0x6AEB %U16 #Unsigned
HRCap2Regs.rsvd1[7] 0x6AEC %U16 #Unsigned
HRCap2Regs.rsvd1[8] 0x6AED %U16 #Unsigned
HRCap2Regs.rsvd1[9] 0x6AEE %U16 #Unsigned
HRCap2Regs.rsvd10 0x6AFD %U16 #Unsigned
HRCap2Regs.rsvd11 0x6AFE %U16 #Unsigned
HRCap2Regs.rsvd12 0x6AFF %U16 #Unsigned
HRCap2Regs.rsvd2 0x6AF1 %U16 #Unsigned
HRCap2Regs.rsvd3 0x6AF3 %U16 #Unsigned
HRCap2Regs.rsvd4 0x6AF4 %U16 #Unsigned
HRCap2Regs.rsvd5 0x6AF5 %U16 #Unsigned
HRCap2Regs.rsvd6[0] 0x6AF6 %U16 #Unsigned
HRCap2Regs.rsvd6[1] 0x6AF7 %U16 #Unsigned
HRCap2Regs.rsvd7 0x6AF9 %U16 #Unsigned
HRCap2Regs.rsvd8 0x6AFB %U16 #Unsigned
HRCap2Regs.rsvd9 0x6AFC %U16 #Unsigned
HRCap3Regs.HCCAPCNTFALL0 0x6C92 %U16 #Unsigned
HRCap3Regs.HCCAPCNTFALL1 0x6C9A %U16 #Unsigned
HRCap3Regs.HCCAPCNTRISE0 0x6C90 %U16 #Unsigned
HRCap3Regs.HCCAPCNTRISE1 0x6C98 %U16 #Unsigned
HRCap3Regs.HCCOUNTER 0x6C84 %U16 #Unsigned
HRCap3Regs.HCCTL.all 0x6C80 %U16 #Unsigned
HRCap3Regs.HCCTL.bit.FALLINTE 0x6C80 %B16 #MASK=0x4
HRCap3Regs.HCCTL.bit.HCCAPCLKSEL 0x6C80 %B16 #MASK=0x100
HRCap3Regs.HCCTL.bit.OVFINTE 0x6C80 %B16 #MASK=0x8
HRCap3Regs.HCCTL.bit.RISEINTE 0x6C80 %B16 #MASK=0x2
HRCap3Regs.HCCTL.bit.rsvd1 0x6C80 %B16 #MASK=0xF0
HRCap3Regs.HCCTL.bit.rsvd2 0x6C80 %B16 #MASK=0xFE00
HRCap3Regs.HCCTL.bit.SOFTRESET 0x6C80 %B16 #MASK=0x1
HRCap3Regs.HCICLR.all 0x6C82 %U16 #Unsigned
HRCap3Regs.HCICLR.bit.COUNTEROVF 0x6C82 %B16 #MASK=0x8
HRCap3Regs.HCICLR.bit.FALL 0x6C82 %B16 #MASK=0x4
HRCap3Regs.HCICLR.bit.INT 0x6C82 %B16 #MASK=0x1
HRCap3Regs.HCICLR.bit.RISE 0x6C82 %B16 #MASK=0x2
HRCap3Regs.HCICLR.bit.RISEOVF 0x6C82 %B16 #MASK=0x10
HRCap3Regs.HCICLR.bit.rsvd1 0x6C82 %B16 #MASK=0xFFE0
HRCap3Regs.HCIFR.all 0x6C81 %U16 #Unsigned
HRCap3Regs.HCIFR.bit.COUNTEROVF 0x6C81 %B16 #MASK=0x8
HRCap3Regs.HCIFR.bit.FALL 0x6C81 %B16 #MASK=0x4
HRCap3Regs.HCIFR.bit.INT 0x6C81 %B16 #MASK=0x1
HRCap3Regs.HCIFR.bit.RISE 0x6C81 %B16 #MASK=0x2
HRCap3Regs.HCIFR.bit.RISEOVF 0x6C81 %B16 #MASK=0x10
HRCap3Regs.HCIFR.bit.rsvd1 0x6C81 %B16 #MASK=0xFFE0
HRCap3Regs.HCIFRC.all 0x6C83 %U16 #Unsigned
HRCap3Regs.HCIFRC.bit.COUNTEROVF 0x6C83 %B16 #MASK=0x8
HRCap3Regs.HCIFRC.bit.FALL 0x6C83 %B16 #MASK=0x4
HRCap3Regs.HCIFRC.bit.RISE 0x6C83 %B16 #MASK=0x2
HRCap3Regs.HCIFRC.bit.RISEOVF 0x6C83 %B16 #MASK=0x10
HRCap3Regs.HCIFRC.bit.rsvd1 0x6C83 %B16 #MASK=0x1
HRCap3Regs.HCIFRC.bit.rsvd2 0x6C83 %B16 #MASK=0xFFE0
HRCap3Regs.rsvd1[0] 0x6C85 %U16 #Unsigned
HRCap3Regs.rsvd1[1] 0x6C86 %U16 #Unsigned
HRCap3Regs.rsvd1[10] 0x6C8F %U16 #Unsigned
HRCap3Regs.rsvd1[2] 0x6C87 %U16 #Unsigned
HRCap3Regs.rsvd1[3] 0x6C88 %U16 #Unsigned
HRCap3Regs.rsvd1[4] 0x6C89 %U16 #Unsigned
HRCap3Regs.rsvd1[5] 0x6C8A %U16 #Unsigned
HRCap3Regs.rsvd1[6] 0x6C8B %U16 #Unsigned
HRCap3Regs.rsvd1[7] 0x6C8C %U16 #Unsigned
HRCap3Regs.rsvd1[8] 0x6C8D %U16 #Unsigned
HRCap3Regs.rsvd1[9] 0x6C8E %U16 #Unsigned
HRCap3Regs.rsvd10 0x6C9D %U16 #Unsigned
HRCap3Regs.rsvd11 0x6C9E %U16 #Unsigned
HRCap3Regs.rsvd12 0x6C9F %U16 #Unsigned
HRCap3Regs.rsvd2 0x6C91 %U16 #Unsigned
HRCap3Regs.rsvd3 0x6C93 %U16 #Unsigned
HRCap3Regs.rsvd4 0x6C94 %U16 #Unsigned
HRCap3Regs.rsvd5 0x6C95 %U16 #Unsigned
HRCap3Regs.rsvd6[0] 0x6C96 %U16 #Unsigned
HRCap3Regs.rsvd6[1] 0x6C97 %U16 #Unsigned
HRCap3Regs.rsvd7 0x6C99 %U16 #Unsigned
HRCap3Regs.rsvd8 0x6C9B %U16 #Unsigned
HRCap3Regs.rsvd9 0x6C9C %U16 #Unsigned
HRCap4Regs.HCCAPCNTFALL0 0x6CB2 %U16 #Unsigned
HRCap4Regs.HCCAPCNTFALL1 0x6CBA %U16 #Unsigned
HRCap4Regs.HCCAPCNTRISE0 0x6CB0 %U16 #Unsigned
HRCap4Regs.HCCAPCNTRISE1 0x6CB8 %U16 #Unsigned
HRCap4Regs.HCCOUNTER 0x6CA4 %U16 #Unsigned
HRCap4Regs.HCCTL.all 0x6CA0 %U16 #Unsigned
HRCap4Regs.HCCTL.bit.FALLINTE 0x6CA0 %B16 #MASK=0x4
HRCap4Regs.HCCTL.bit.HCCAPCLKSEL 0x6CA0 %B16 #MASK=0x100
HRCap4Regs.HCCTL.bit.OVFINTE 0x6CA0 %B16 #MASK=0x8
HRCap4Regs.HCCTL.bit.RISEINTE 0x6CA0 %B16 #MASK=0x2
HRCap4Regs.HCCTL.bit.rsvd1 0x6CA0 %B16 #MASK=0xF0
HRCap4Regs.HCCTL.bit.rsvd2 0x6CA0 %B16 #MASK=0xFE00
HRCap4Regs.HCCTL.bit.SOFTRESET 0x6CA0 %B16 #MASK=0x1
HRCap4Regs.HCICLR.all 0x6CA2 %U16 #Unsigned
HRCap4Regs.HCICLR.bit.COUNTEROVF 0x6CA2 %B16 #MASK=0x8
HRCap4Regs.HCICLR.bit.FALL 0x6CA2 %B16 #MASK=0x4
HRCap4Regs.HCICLR.bit.INT 0x6CA2 %B16 #MASK=0x1
HRCap4Regs.HCICLR.bit.RISE 0x6CA2 %B16 #MASK=0x2
HRCap4Regs.HCICLR.bit.RISEOVF 0x6CA2 %B16 #MASK=0x10
HRCap4Regs.HCICLR.bit.rsvd1 0x6CA2 %B16 #MASK=0xFFE0
HRCap4Regs.HCIFR.all 0x6CA1 %U16 #Unsigned
HRCap4Regs.HCIFR.bit.COUNTEROVF 0x6CA1 %B16 #MASK=0x8
HRCap4Regs.HCIFR.bit.FALL 0x6CA1 %B16 #MASK=0x4
HRCap4Regs.HCIFR.bit.INT 0x6CA1 %B16 #MASK=0x1
HRCap4Regs.HCIFR.bit.RISE 0x6CA1 %B16 #MASK=0x2
HRCap4Regs.HCIFR.bit.RISEOVF 0x6CA1 %B16 #MASK=0x10
HRCap4Regs.HCIFR.bit.rsvd1 0x6CA1 %B16 #MASK=0xFFE0
HRCap4Regs.HCIFRC.all 0x6CA3 %U16 #Unsigned
HRCap4Regs.HCIFRC.bit.COUNTEROVF 0x6CA3 %B16 #MASK=0x8
HRCap4Regs.HCIFRC.bit.FALL 0x6CA3 %B16 #MASK=0x4
HRCap4Regs.HCIFRC.bit.RISE 0x6CA3 %B16 #MASK=0x2
HRCap4Regs.HCIFRC.bit.RISEOVF 0x6CA3 %B16 #MASK=0x10
HRCap4Regs.HCIFRC.bit.rsvd1 0x6CA3 %B16 #MASK=0x1
HRCap4Regs.HCIFRC.bit.rsvd2 0x6CA3 %B16 #MASK=0xFFE0
HRCap4Regs.rsvd1[0] 0x6CA5 %U16 #Unsigned
HRCap4Regs.rsvd1[1] 0x6CA6 %U16 #Unsigned
HRCap4Regs.rsvd1[10] 0x6CAF %U16 #Unsigned
HRCap4Regs.rsvd1[2] 0x6CA7 %U16 #Unsigned
HRCap4Regs.rsvd1[3] 0x6CA8 %U16 #Unsigned
HRCap4Regs.rsvd1[4] 0x6CA9 %U16 #Unsigned
HRCap4Regs.rsvd1[5] 0x6CAA %U16 #Unsigned
HRCap4Regs.rsvd1[6] 0x6CAB %U16 #Unsigned
HRCap4Regs.rsvd1[7] 0x6CAC %U16 #Unsigned
HRCap4Regs.rsvd1[8] 0x6CAD %U16 #Unsigned
HRCap4Regs.rsvd1[9] 0x6CAE %U16 #Unsigned
HRCap4Regs.rsvd10 0x6CBD %U16 #Unsigned
HRCap4Regs.rsvd11 0x6CBE %U16 #Unsigned
HRCap4Regs.rsvd12 0x6CBF %U16 #Unsigned
HRCap4Regs.rsvd2 0x6CB1 %U16 #Unsigned
HRCap4Regs.rsvd3 0x6CB3 %U16 #Unsigned
HRCap4Regs.rsvd4 0x6CB4 %U16 #Unsigned
HRCap4Regs.rsvd5 0x6CB5 %U16 #Unsigned
HRCap4Regs.rsvd6[0] 0x6CB6 %U16 #Unsigned
HRCap4Regs.rsvd6[1] 0x6CB7 %U16 #Unsigned
HRCap4Regs.rsvd7 0x6CB9 %U16 #Unsigned
HRCap4Regs.rsvd8 0x6CBB %U16 #Unsigned
HRCap4Regs.rsvd9 0x6CBC %U16 #Unsigned
I2caRegs.I2CCLKH 0x7904 %U16 #Unsigned
I2caRegs.I2CCLKL 0x7903 %U16 #Unsigned
I2caRegs.I2CCNT 0x7905 %U16 #Unsigned
I2caRegs.I2CDRR 0x7906 %U16 #Unsigned
I2caRegs.I2CDXR 0x7908 %U16 #Unsigned
I2caRegs.I2CEMDR.all 0x790B %U16 #Unsigned
I2caRegs.I2CEMDR.bit.BC 0x790B %B16 #MASK=0x1
I2caRegs.I2CEMDR.bit.rsvd1 0x790B %B16 #MASK=0xFFFE
I2caRegs.I2CFFRX.all 0x7921 %U16 #Unsigned
I2caRegs.I2CFFRX.bit.rsvd1 0x7921 %B16 #MASK=0xC000
I2caRegs.I2CFFRX.bit.RXFFIENA 0x7921 %B16 #MASK=0x20
I2caRegs.I2CFFRX.bit.RXFFIL 0x7921 %B16 #MASK=0x1F
I2caRegs.I2CFFRX.bit.RXFFINT 0x7921 %B16 #MASK=0x80
I2caRegs.I2CFFRX.bit.RXFFINTCLR 0x7921 %B16 #MASK=0x40
I2caRegs.I2CFFRX.bit.RXFFRST 0x7921 %B16 #MASK=0x2000
I2caRegs.I2CFFRX.bit.RXFFST 0x7921 %B16 #MASK=0x1F00
I2caRegs.I2CFFTX.all 0x7920 %U16 #Unsigned
I2caRegs.I2CFFTX.bit.I2CFFEN 0x7920 %B16 #MASK=0x4000
I2caRegs.I2CFFTX.bit.rsvd1 0x7920 %B16 #MASK=0x8000
I2caRegs.I2CFFTX.bit.TXFFIENA 0x7920 %B16 #MASK=0x20
I2caRegs.I2CFFTX.bit.TXFFIL 0x7920 %B16 #MASK=0x1F
I2caRegs.I2CFFTX.bit.TXFFINT 0x7920 %B16 #MASK=0x80
I2caRegs.I2CFFTX.bit.TXFFINTCLR 0x7920 %B16 #MASK=0x40
I2caRegs.I2CFFTX.bit.TXFFRST 0x7920 %B16 #MASK=0x2000
I2caRegs.I2CFFTX.bit.TXFFST 0x7920 %B16 #MASK=0x1F00
I2caRegs.I2CIER.all 0x7901 %U16 #Unsigned
I2caRegs.I2CIER.bit.AAS 0x7901 %B16 #MASK=0x40
I2caRegs.I2CIER.bit.ARBL 0x7901 %B16 #MASK=0x1
I2caRegs.I2CIER.bit.ARDY 0x7901 %B16 #MASK=0x4
I2caRegs.I2CIER.bit.NACK 0x7901 %B16 #MASK=0x2
I2caRegs.I2CIER.bit.RRDY 0x7901 %B16 #MASK=0x8
I2caRegs.I2CIER.bit.rsvd1 0x7901 %B16 #MASK=0xFF80
I2caRegs.I2CIER.bit.SCD 0x7901 %B16 #MASK=0x20
I2caRegs.I2CIER.bit.XRDY 0x7901 %B16 #MASK=0x10
I2caRegs.I2CISRC.all 0x790A %U16 #Unsigned
I2caRegs.I2CISRC.bit.INTCODE 0x790A %B16 #MASK=0x7
I2caRegs.I2CISRC.bit.rsvd1 0x790A %B16 #MASK=0xF8
I2caRegs.I2CISRC.bit.rsvd2 0x790A %B16 #MASK=0xF00
I2caRegs.I2CISRC.bit.rsvd3 0x790A %B16 #MASK=0xF000
I2caRegs.I2CMDR.all 0x7909 %U16 #Unsigned
I2caRegs.I2CMDR.bit.BC 0x7909 %B16 #MASK=0x7
I2caRegs.I2CMDR.bit.DLB 0x7909 %B16 #MASK=0x40
I2caRegs.I2CMDR.bit.FDF 0x7909 %B16 #MASK=0x8
I2caRegs.I2CMDR.bit.FREE 0x7909 %B16 #MASK=0x4000
I2caRegs.I2CMDR.bit.IRS 0x7909 %B16 #MASK=0x20
I2caRegs.I2CMDR.bit.MST 0x7909 %B16 #MASK=0x400
I2caRegs.I2CMDR.bit.NACKMOD 0x7909 %B16 #MASK=0x8000
I2caRegs.I2CMDR.bit.RM 0x7909 %B16 #MASK=0x80
I2caRegs.I2CMDR.bit.rsvd1 0x7909 %B16 #MASK=0x1000
I2caRegs.I2CMDR.bit.STB 0x7909 %B16 #MASK=0x10
I2caRegs.I2CMDR.bit.STP 0x7909 %B16 #MASK=0x800
I2caRegs.I2CMDR.bit.STT 0x7909 %B16 #MASK=0x2000
I2caRegs.I2CMDR.bit.TRX 0x7909 %B16 #MASK=0x200
I2caRegs.I2CMDR.bit.XA 0x7909 %B16 #MASK=0x100
I2caRegs.I2COAR 0x7900 %U16 #Unsigned
I2caRegs.I2CPSC.all 0x790C %U16 #Unsigned
I2caRegs.I2CPSC.bit.IPSC 0x790C %B16 #MASK=0xFF
I2caRegs.I2CPSC.bit.rsvd1 0x790C %B16 #MASK=0xFF00
I2caRegs.I2CSAR 0x7907 %U16 #Unsigned
I2caRegs.I2CSTR.all 0x7902 %U16 #Unsigned
I2caRegs.I2CSTR.bit.AAS 0x7902 %B16 #MASK=0x200
I2caRegs.I2CSTR.bit.AD0 0x7902 %B16 #MASK=0x100
I2caRegs.I2CSTR.bit.ARBL 0x7902 %B16 #MASK=0x1
I2caRegs.I2CSTR.bit.ARDY 0x7902 %B16 #MASK=0x4
I2caRegs.I2CSTR.bit.BB 0x7902 %B16 #MASK=0x1000
I2caRegs.I2CSTR.bit.NACK 0x7902 %B16 #MASK=0x2
I2caRegs.I2CSTR.bit.NACKSNT 0x7902 %B16 #MASK=0x2000
I2caRegs.I2CSTR.bit.RRDY 0x7902 %B16 #MASK=0x8
I2caRegs.I2CSTR.bit.RSFULL 0x7902 %B16 #MASK=0x800
I2caRegs.I2CSTR.bit.rsvd1 0x7902 %B16 #MASK=0xC0
I2caRegs.I2CSTR.bit.rsvd2 0x7902 %B16 #MASK=0x8000
I2caRegs.I2CSTR.bit.SCD 0x7902 %B16 #MASK=0x20
I2caRegs.I2CSTR.bit.SDIR 0x7902 %B16 #MASK=0x4000
I2caRegs.I2CSTR.bit.XRDY 0x7902 %B16 #MASK=0x10
I2caRegs.I2CSTR.bit.XSMT 0x7902 %B16 #MASK=0x400
I2caRegs.rsvd1[0] 0x790D %U16 #Unsigned
I2caRegs.rsvd1[1] 0x790E %U16 #Unsigned
I2caRegs.rsvd1[10] 0x7917 %U16 #Unsigned
I2caRegs.rsvd1[11] 0x7918 %U16 #Unsigned
I2caRegs.rsvd1[12] 0x7919 %U16 #Unsigned
I2caRegs.rsvd1[13] 0x791A %U16 #Unsigned
I2caRegs.rsvd1[14] 0x791B %U16 #Unsigned
I2caRegs.rsvd1[15] 0x791C %U16 #Unsigned
I2caRegs.rsvd1[16] 0x791D %U16 #Unsigned
I2caRegs.rsvd1[17] 0x791E %U16 #Unsigned
I2caRegs.rsvd1[18] 0x791F %U16 #Unsigned
I2caRegs.rsvd1[2] 0x790F %U16 #Unsigned
I2caRegs.rsvd1[3] 0x7910 %U16 #Unsigned
I2caRegs.rsvd1[4] 0x7911 %U16 #Unsigned
I2caRegs.rsvd1[5] 0x7912 %U16 #Unsigned
I2caRegs.rsvd1[6] 0x7913 %U16 #Unsigned
I2caRegs.rsvd1[7] 0x7914 %U16 #Unsigned
I2caRegs.rsvd1[8] 0x7915 %U16 #Unsigned
I2caRegs.rsvd1[9] 0x7916 %U16 #Unsigned
Iac 0xC5E2 %FLOAT #Signed
IDC 0xC5DE %FLOAT #Signed
inverter_events_state_table[0] 0xC6AA %*ENUM #Unsigned
inverter_events_state_table[1] 0xC6AC %*ENUM #Unsigned
inverter_events_state_table[2] 0xC6AE %*ENUM #Unsigned
inverter_events_state_table[3] 0xC6B0 %*ENUM #Unsigned
inverter_PLL.check 0xC6BA %U32 #Unsigned
inverter_PLL.count 0xC6B2 %U32 #Unsigned
inverter_PLL.inverter_state 0xC6BE %ENUM #Signed
inverter_PLL.peak_ID 0xC6B6 %FLOAT #Signed
inverter_PLL.PLL_count 0xC6BC %U32 #Unsigned
inverter_PLL.rising_edge 0xC6B4 %U32 #Unsigned
inverter_PLL.theta 0xC6B8 %U32 #Unsigned
inverter_state.inverter_state 0xC700 %ENUM #Signed
inveter_state_table[0][0] 0xC6C0 %ENUM #Signed
inveter_state_table[0][1] 0xC6C2 %ENUM #Signed
inveter_state_table[0][2] 0xC6C4 %ENUM #Signed
inveter_state_table[0][3] 0xC6C6 %ENUM #Signed
inveter_state_table[0][4] 0xC6C8 %ENUM #Signed
inveter_state_table[0][5] 0xC6CA %ENUM #Signed
inveter_state_table[0][6] 0xC6CC %ENUM #Signed
inveter_state_table[1][0] 0xC6CE %ENUM #Signed
inveter_state_table[1][1] 0xC6D0 %ENUM #Signed
inveter_state_table[1][2] 0xC6D2 %ENUM #Signed
inveter_state_table[1][3] 0xC6D4 %ENUM #Signed
inveter_state_table[1][4] 0xC6D6 %ENUM #Signed
inveter_state_table[1][5] 0xC6D8 %ENUM #Signed
inveter_state_table[1][6] 0xC6DA %ENUM #Signed
inveter_state_table[2][0] 0xC6DC %ENUM #Signed
inveter_state_table[2][1] 0xC6DE %ENUM #Signed
inveter_state_table[2][2] 0xC6E0 %ENUM #Signed
inveter_state_table[2][3] 0xC6E2 %ENUM #Signed
inveter_state_table[2][4] 0xC6E4 %ENUM #Signed
inveter_state_table[2][5] 0xC6E6 %ENUM #Signed
inveter_state_table[2][6] 0xC6E8 %ENUM #Signed
inveter_state_table[3][0] 0xC6EA %ENUM #Signed
inveter_state_table[3][1] 0xC6EC %ENUM #Signed
inveter_state_table[3][2] 0xC6EE %ENUM #Signed
inveter_state_table[3][3] 0xC6F0 %ENUM #Signed
inveter_state_table[3][4] 0xC6F2 %ENUM #Signed
inveter_state_table[3][5] 0xC6F4 %ENUM #Signed
inveter_state_table[3][6] 0xC6F6 %ENUM #Signed
len_ehist 0x3DA3E4 %U32 #Unsigned
len_error_descriptor 0xC7B2 %U16 #Unsigned
len_mainsm_descriptor 0xC7B0 %U16 #Unsigned
length_error 0xC045 %U16 #Unsigned
load_defv 0xC7E8 %U16 #Unsigned
mainsm_descriptor[0].desc_number 0x3DA378 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[0] 0x3DA379 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[1] 0x3DA37A %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[10] 0x3DA383 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[11] 0x3DA384 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[12] 0x3DA385 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[13] 0x3DA386 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[14] 0x3DA387 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[15] 0x3DA388 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[16] 0x3DA389 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[2] 0x3DA37B %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[3] 0x3DA37C %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[4] 0x3DA37D %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[5] 0x3DA37E %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[6] 0x3DA37F %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[7] 0x3DA380 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[8] 0x3DA381 %UCHAR #Unsigned
mainsm_descriptor[0].desc_text[9] 0x3DA382 %UCHAR #Unsigned
mainsm_descriptor[1].desc_number 0x3DA38A %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[0] 0x3DA38B %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[1] 0x3DA38C %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[10] 0x3DA395 %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[11] 0x3DA396 %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[12] 0x3DA397 %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[13] 0x3DA398 %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[14] 0x3DA399 %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[15] 0x3DA39A %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[16] 0x3DA39B %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[2] 0x3DA38D %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[3] 0x3DA38E %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[4] 0x3DA38F %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[5] 0x3DA390 %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[6] 0x3DA391 %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[7] 0x3DA392 %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[8] 0x3DA393 %UCHAR #Unsigned
mainsm_descriptor[1].desc_text[9] 0x3DA394 %UCHAR #Unsigned
mainsm_descriptor[2].desc_number 0x3DA39C %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[0] 0x3DA39D %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[1] 0x3DA39E %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[10] 0x3DA3A7 %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[11] 0x3DA3A8 %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[12] 0x3DA3A9 %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[13] 0x3DA3AA %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[14] 0x3DA3AB %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[15] 0x3DA3AC %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[16] 0x3DA3AD %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[2] 0x3DA39F %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[3] 0x3DA3A0 %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[4] 0x3DA3A1 %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[5] 0x3DA3A2 %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[6] 0x3DA3A3 %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[7] 0x3DA3A4 %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[8] 0x3DA3A5 %UCHAR #Unsigned
mainsm_descriptor[2].desc_text[9] 0x3DA3A6 %UCHAR #Unsigned
mainsm_descriptor[3].desc_number 0x3DA3AE %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[0] 0x3DA3AF %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[1] 0x3DA3B0 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[10] 0x3DA3B9 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[11] 0x3DA3BA %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[12] 0x3DA3BB %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[13] 0x3DA3BC %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[14] 0x3DA3BD %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[15] 0x3DA3BE %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[16] 0x3DA3BF %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[2] 0x3DA3B1 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[3] 0x3DA3B2 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[4] 0x3DA3B3 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[5] 0x3DA3B4 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[6] 0x3DA3B5 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[7] 0x3DA3B6 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[8] 0x3DA3B7 %UCHAR #Unsigned
mainsm_descriptor[3].desc_text[9] 0x3DA3B8 %UCHAR #Unsigned
mainsm_descriptor[4].desc_number 0x3DA3C0 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[0] 0x3DA3C1 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[1] 0x3DA3C2 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[10] 0x3DA3CB %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[11] 0x3DA3CC %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[12] 0x3DA3CD %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[13] 0x3DA3CE %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[14] 0x3DA3CF %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[15] 0x3DA3D0 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[16] 0x3DA3D1 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[2] 0x3DA3C3 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[3] 0x3DA3C4 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[4] 0x3DA3C5 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[5] 0x3DA3C6 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[6] 0x3DA3C7 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[7] 0x3DA3C8 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[8] 0x3DA3C9 %UCHAR #Unsigned
mainsm_descriptor[4].desc_text[9] 0x3DA3CA %UCHAR #Unsigned
max_load_defv 0x3DA3D5 %S16 #Signed
max_s_date 0x3DA3E0 %S32 #Signed
max_s_time 0x3DA3E6 %S32 #Signed
max_save_var 0x3DA3D3 %S16 #Signed
max_set_datetm 0x3DA3D4 %S16 #Signed
McbspaRegs.DRR1.all 0x5001 %U16 #Unsigned
McbspaRegs.DRR1.bit.LWHB 0x5001 %B16 #MASK=0xFF00
McbspaRegs.DRR1.bit.LWLB 0x5001 %B16 #MASK=0xFF
McbspaRegs.DRR2.all 0x5000 %U16 #Unsigned
McbspaRegs.DRR2.bit.HWHB 0x5000 %B16 #MASK=0xFF00
McbspaRegs.DRR2.bit.HWLB 0x5000 %B16 #MASK=0xFF
McbspaRegs.DXR1.all 0x5003 %U16 #Unsigned
McbspaRegs.DXR1.bit.LWHB 0x5003 %B16 #MASK=0xFF00
McbspaRegs.DXR1.bit.LWLB 0x5003 %B16 #MASK=0xFF
McbspaRegs.DXR2.all 0x5002 %U16 #Unsigned
McbspaRegs.DXR2.bit.HWHB 0x5002 %B16 #MASK=0xFF00
McbspaRegs.DXR2.bit.HWLB 0x5002 %B16 #MASK=0xFF
McbspaRegs.MCR1.all 0x500D %U16 #Unsigned
McbspaRegs.MCR1.bit.RCBLK 0x500D %B16 #MASK=0x1C
McbspaRegs.MCR1.bit.RMCM 0x500D %B16 #MASK=0x1
McbspaRegs.MCR1.bit.RMCME 0x500D %B16 #MASK=0x200
McbspaRegs.MCR1.bit.RPABLK 0x500D %B16 #MASK=0x60
McbspaRegs.MCR1.bit.RPBBLK 0x500D %B16 #MASK=0x180
McbspaRegs.MCR1.bit.rsvd1 0x500D %B16 #MASK=0x2
McbspaRegs.MCR1.bit.rsvd2 0x500D %B16 #MASK=0xFC00
McbspaRegs.MCR2.all 0x500C %U16 #Unsigned
McbspaRegs.MCR2.bit.rsvd1 0x500C %B16 #MASK=0xFC00
McbspaRegs.MCR2.bit.XCBLK 0x500C %B16 #MASK=0x1C
McbspaRegs.MCR2.bit.XMCM 0x500C %B16 #MASK=0x3
McbspaRegs.MCR2.bit.XMCME 0x500C %B16 #MASK=0x200
McbspaRegs.MCR2.bit.XPABLK 0x500C %B16 #MASK=0x60
McbspaRegs.MCR2.bit.XPBBLK 0x500C %B16 #MASK=0x180
McbspaRegs.MFFINT.all 0x5023 %U16 #Unsigned
McbspaRegs.MFFINT.bit.RINT 0x5023 %B16 #MASK=0x4
McbspaRegs.MFFINT.bit.rsvd1 0x5023 %B16 #MASK=0x2
McbspaRegs.MFFINT.bit.rsvd2 0x5023 %B16 #MASK=0xFFF8
McbspaRegs.MFFINT.bit.XINT 0x5023 %B16 #MASK=0x1
McbspaRegs.PCR.all 0x5012 %U16 #Unsigned
McbspaRegs.PCR.bit.CLKRM 0x5012 %B16 #MASK=0x100
McbspaRegs.PCR.bit.CLKRP 0x5012 %B16 #MASK=0x1
McbspaRegs.PCR.bit.CLKXM 0x5012 %B16 #MASK=0x200
McbspaRegs.PCR.bit.CLKXP 0x5012 %B16 #MASK=0x2
McbspaRegs.PCR.bit.FSRM 0x5012 %B16 #MASK=0x400
McbspaRegs.PCR.bit.FSRP 0x5012 %B16 #MASK=0x4
McbspaRegs.PCR.bit.FSXM 0x5012 %B16 #MASK=0x800
McbspaRegs.PCR.bit.FSXP 0x5012 %B16 #MASK=0x8
McbspaRegs.PCR.bit.rsvd1 0x5012 %B16 #MASK=0x10
McbspaRegs.PCR.bit.rsvd2 0x5012 %B16 #MASK=0x20
McbspaRegs.PCR.bit.rsvd3 0x5012 %B16 #MASK=0x40
McbspaRegs.PCR.bit.rsvd4 0x5012 %B16 #MASK=0xF000
McbspaRegs.PCR.bit.SCLKME 0x5012 %B16 #MASK=0x80
McbspaRegs.RCERA.all 0x500E %U16 #Unsigned
McbspaRegs.RCERA.bit.RCEA0 0x500E %B16 #MASK=0x1
McbspaRegs.RCERA.bit.RCEA1 0x500E %B16 #MASK=0x2
McbspaRegs.RCERA.bit.RCEA10 0x500E %B16 #MASK=0x400
McbspaRegs.RCERA.bit.RCEA11 0x500E %B16 #MASK=0x800
McbspaRegs.RCERA.bit.RCEA12 0x500E %B16 #MASK=0x1000
McbspaRegs.RCERA.bit.RCEA13 0x500E %B16 #MASK=0x2000
McbspaRegs.RCERA.bit.RCEA14 0x500E %B16 #MASK=0x4000
McbspaRegs.RCERA.bit.RCEA15 0x500E %B16 #MASK=0x8000
McbspaRegs.RCERA.bit.RCEA2 0x500E %B16 #MASK=0x4
McbspaRegs.RCERA.bit.RCEA3 0x500E %B16 #MASK=0x8
McbspaRegs.RCERA.bit.RCEA4 0x500E %B16 #MASK=0x10
McbspaRegs.RCERA.bit.RCEA5 0x500E %B16 #MASK=0x20
McbspaRegs.RCERA.bit.RCEA6 0x500E %B16 #MASK=0x40
McbspaRegs.RCERA.bit.RCEA7 0x500E %B16 #MASK=0x80
McbspaRegs.RCERA.bit.RCEA8 0x500E %B16 #MASK=0x100
McbspaRegs.RCERA.bit.RCEA9 0x500E %B16 #MASK=0x200
McbspaRegs.RCERB.all 0x500F %U16 #Unsigned
McbspaRegs.RCERB.bit.RCEB0 0x500F %B16 #MASK=0x1
McbspaRegs.RCERB.bit.RCEB1 0x500F %B16 #MASK=0x2
McbspaRegs.RCERB.bit.RCEB10 0x500F %B16 #MASK=0x400
McbspaRegs.RCERB.bit.RCEB11 0x500F %B16 #MASK=0x800
McbspaRegs.RCERB.bit.RCEB12 0x500F %B16 #MASK=0x1000
McbspaRegs.RCERB.bit.RCEB13 0x500F %B16 #MASK=0x2000
McbspaRegs.RCERB.bit.RCEB14 0x500F %B16 #MASK=0x4000
McbspaRegs.RCERB.bit.RCEB15 0x500F %B16 #MASK=0x8000
McbspaRegs.RCERB.bit.RCEB2 0x500F %B16 #MASK=0x4
McbspaRegs.RCERB.bit.RCEB3 0x500F %B16 #MASK=0x8
McbspaRegs.RCERB.bit.RCEB4 0x500F %B16 #MASK=0x10
McbspaRegs.RCERB.bit.RCEB5 0x500F %B16 #MASK=0x20
McbspaRegs.RCERB.bit.RCEB6 0x500F %B16 #MASK=0x40
McbspaRegs.RCERB.bit.RCEB7 0x500F %B16 #MASK=0x80
McbspaRegs.RCERB.bit.RCEB8 0x500F %B16 #MASK=0x100
McbspaRegs.RCERB.bit.RCEB9 0x500F %B16 #MASK=0x200
McbspaRegs.RCERC.all 0x5013 %U16 #Unsigned
McbspaRegs.RCERC.bit.RCEC0 0x5013 %B16 #MASK=0x1
McbspaRegs.RCERC.bit.RCEC1 0x5013 %B16 #MASK=0x2
McbspaRegs.RCERC.bit.RCEC10 0x5013 %B16 #MASK=0x400
McbspaRegs.RCERC.bit.RCEC11 0x5013 %B16 #MASK=0x800
McbspaRegs.RCERC.bit.RCEC12 0x5013 %B16 #MASK=0x1000
McbspaRegs.RCERC.bit.RCEC13 0x5013 %B16 #MASK=0x2000
McbspaRegs.RCERC.bit.RCEC14 0x5013 %B16 #MASK=0x4000
McbspaRegs.RCERC.bit.RCEC15 0x5013 %B16 #MASK=0x8000
McbspaRegs.RCERC.bit.RCEC2 0x5013 %B16 #MASK=0x4
McbspaRegs.RCERC.bit.RCEC3 0x5013 %B16 #MASK=0x8
McbspaRegs.RCERC.bit.RCEC4 0x5013 %B16 #MASK=0x10
McbspaRegs.RCERC.bit.RCEC5 0x5013 %B16 #MASK=0x20
McbspaRegs.RCERC.bit.RCEC6 0x5013 %B16 #MASK=0x40
McbspaRegs.RCERC.bit.RCEC7 0x5013 %B16 #MASK=0x80
McbspaRegs.RCERC.bit.RCEC8 0x5013 %B16 #MASK=0x100
McbspaRegs.RCERC.bit.RCEC9 0x5013 %B16 #MASK=0x200
McbspaRegs.RCERD.all 0x5014 %U16 #Unsigned
McbspaRegs.RCERD.bit.RCED0 0x5014 %B16 #MASK=0x1
McbspaRegs.RCERD.bit.RCED1 0x5014 %B16 #MASK=0x2
McbspaRegs.RCERD.bit.RCED10 0x5014 %B16 #MASK=0x400
McbspaRegs.RCERD.bit.RCED11 0x5014 %B16 #MASK=0x800
McbspaRegs.RCERD.bit.RCED12 0x5014 %B16 #MASK=0x1000
McbspaRegs.RCERD.bit.RCED13 0x5014 %B16 #MASK=0x2000
McbspaRegs.RCERD.bit.RCED14 0x5014 %B16 #MASK=0x4000
McbspaRegs.RCERD.bit.RCED15 0x5014 %B16 #MASK=0x8000
McbspaRegs.RCERD.bit.RCED2 0x5014 %B16 #MASK=0x4
McbspaRegs.RCERD.bit.RCED3 0x5014 %B16 #MASK=0x8
McbspaRegs.RCERD.bit.RCED4 0x5014 %B16 #MASK=0x10
McbspaRegs.RCERD.bit.RCED5 0x5014 %B16 #MASK=0x20
McbspaRegs.RCERD.bit.RCED6 0x5014 %B16 #MASK=0x40
McbspaRegs.RCERD.bit.RCED7 0x5014 %B16 #MASK=0x80
McbspaRegs.RCERD.bit.RCED8 0x5014 %B16 #MASK=0x100
McbspaRegs.RCERD.bit.RCED9 0x5014 %B16 #MASK=0x200
McbspaRegs.RCERE.all 0x5017 %U16 #Unsigned
McbspaRegs.RCERE.bit.RCEE0 0x5017 %B16 #MASK=0x1
McbspaRegs.RCERE.bit.RCEE1 0x5017 %B16 #MASK=0x2
McbspaRegs.RCERE.bit.RCEE10 0x5017 %B16 #MASK=0x400
McbspaRegs.RCERE.bit.RCEE11 0x5017 %B16 #MASK=0x800
McbspaRegs.RCERE.bit.RCEE12 0x5017 %B16 #MASK=0x1000
McbspaRegs.RCERE.bit.RCEE13 0x5017 %B16 #MASK=0x2000
McbspaRegs.RCERE.bit.RCEE14 0x5017 %B16 #MASK=0x4000
McbspaRegs.RCERE.bit.RCEE15 0x5017 %B16 #MASK=0x8000
McbspaRegs.RCERE.bit.RCEE2 0x5017 %B16 #MASK=0x4
McbspaRegs.RCERE.bit.RCEE3 0x5017 %B16 #MASK=0x8
McbspaRegs.RCERE.bit.RCEE4 0x5017 %B16 #MASK=0x10
McbspaRegs.RCERE.bit.RCEE5 0x5017 %B16 #MASK=0x20
McbspaRegs.RCERE.bit.RCEE6 0x5017 %B16 #MASK=0x40
McbspaRegs.RCERE.bit.RCEE7 0x5017 %B16 #MASK=0x80
McbspaRegs.RCERE.bit.RCEE8 0x5017 %B16 #MASK=0x100
McbspaRegs.RCERE.bit.RCEE9 0x5017 %B16 #MASK=0x200
McbspaRegs.RCERF.all 0x5018 %U16 #Unsigned
McbspaRegs.RCERF.bit.RCEF0 0x5018 %B16 #MASK=0x1
McbspaRegs.RCERF.bit.RCEF1 0x5018 %B16 #MASK=0x2
McbspaRegs.RCERF.bit.RCEF10 0x5018 %B16 #MASK=0x400
McbspaRegs.RCERF.bit.RCEF11 0x5018 %B16 #MASK=0x800
McbspaRegs.RCERF.bit.RCEF12 0x5018 %B16 #MASK=0x1000
McbspaRegs.RCERF.bit.RCEF13 0x5018 %B16 #MASK=0x2000
McbspaRegs.RCERF.bit.RCEF14 0x5018 %B16 #MASK=0x4000
McbspaRegs.RCERF.bit.RCEF15 0x5018 %B16 #MASK=0x8000
McbspaRegs.RCERF.bit.RCEF2 0x5018 %B16 #MASK=0x4
McbspaRegs.RCERF.bit.RCEF3 0x5018 %B16 #MASK=0x8
McbspaRegs.RCERF.bit.RCEF4 0x5018 %B16 #MASK=0x10
McbspaRegs.RCERF.bit.RCEF5 0x5018 %B16 #MASK=0x20
McbspaRegs.RCERF.bit.RCEF6 0x5018 %B16 #MASK=0x40
McbspaRegs.RCERF.bit.RCEF7 0x5018 %B16 #MASK=0x80
McbspaRegs.RCERF.bit.RCEF8 0x5018 %B16 #MASK=0x100
McbspaRegs.RCERF.bit.RCEF9 0x5018 %B16 #MASK=0x200
McbspaRegs.RCERG.all 0x501B %U16 #Unsigned
McbspaRegs.RCERG.bit.RCEG0 0x501B %B16 #MASK=0x1
McbspaRegs.RCERG.bit.RCEG1 0x501B %B16 #MASK=0x2
McbspaRegs.RCERG.bit.RCEG10 0x501B %B16 #MASK=0x400
McbspaRegs.RCERG.bit.RCEG11 0x501B %B16 #MASK=0x800
McbspaRegs.RCERG.bit.RCEG12 0x501B %B16 #MASK=0x1000
McbspaRegs.RCERG.bit.RCEG13 0x501B %B16 #MASK=0x2000
McbspaRegs.RCERG.bit.RCEG14 0x501B %B16 #MASK=0x4000
McbspaRegs.RCERG.bit.RCEG15 0x501B %B16 #MASK=0x8000
McbspaRegs.RCERG.bit.RCEG2 0x501B %B16 #MASK=0x4
McbspaRegs.RCERG.bit.RCEG3 0x501B %B16 #MASK=0x8
McbspaRegs.RCERG.bit.RCEG4 0x501B %B16 #MASK=0x10
McbspaRegs.RCERG.bit.RCEG5 0x501B %B16 #MASK=0x20
McbspaRegs.RCERG.bit.RCEG6 0x501B %B16 #MASK=0x40
McbspaRegs.RCERG.bit.RCEG7 0x501B %B16 #MASK=0x80
McbspaRegs.RCERG.bit.RCEG8 0x501B %B16 #MASK=0x100
McbspaRegs.RCERG.bit.RCEG9 0x501B %B16 #MASK=0x200
McbspaRegs.RCERH.all 0x501C %U16 #Unsigned
McbspaRegs.RCERH.bit.RCEH0 0x501C %B16 #MASK=0x1
McbspaRegs.RCERH.bit.RCEH1 0x501C %B16 #MASK=0x2
McbspaRegs.RCERH.bit.RCEH10 0x501C %B16 #MASK=0x400
McbspaRegs.RCERH.bit.RCEH11 0x501C %B16 #MASK=0x800
McbspaRegs.RCERH.bit.RCEH12 0x501C %B16 #MASK=0x1000
McbspaRegs.RCERH.bit.RCEH13 0x501C %B16 #MASK=0x2000
McbspaRegs.RCERH.bit.RCEH14 0x501C %B16 #MASK=0x4000
McbspaRegs.RCERH.bit.RCEH15 0x501C %B16 #MASK=0x8000
McbspaRegs.RCERH.bit.RCEH2 0x501C %B16 #MASK=0x4
McbspaRegs.RCERH.bit.RCEH3 0x501C %B16 #MASK=0x8
McbspaRegs.RCERH.bit.RCEH4 0x501C %B16 #MASK=0x10
McbspaRegs.RCERH.bit.RCEH5 0x501C %B16 #MASK=0x20
McbspaRegs.RCERH.bit.RCEH6 0x501C %B16 #MASK=0x40
McbspaRegs.RCERH.bit.RCEH7 0x501C %B16 #MASK=0x80
McbspaRegs.RCERH.bit.RCEH8 0x501C %B16 #MASK=0x100
McbspaRegs.RCERH.bit.RCEH9 0x501C %B16 #MASK=0x200
McbspaRegs.RCR1.all 0x5007 %U16 #Unsigned
McbspaRegs.RCR1.bit.RFRLEN1 0x5007 %B16 #MASK=0x7F00
McbspaRegs.RCR1.bit.rsvd1 0x5007 %B16 #MASK=0x1F
McbspaRegs.RCR1.bit.rsvd2 0x5007 %B16 #MASK=0x8000
McbspaRegs.RCR1.bit.RWDLEN1 0x5007 %B16 #MASK=0xE0
McbspaRegs.RCR2.all 0x5006 %U16 #Unsigned
McbspaRegs.RCR2.bit.RCOMPAND 0x5006 %B16 #MASK=0x18
McbspaRegs.RCR2.bit.RDATDLY 0x5006 %B16 #MASK=0x3
McbspaRegs.RCR2.bit.RFIG 0x5006 %B16 #MASK=0x4
McbspaRegs.RCR2.bit.RFRLEN2 0x5006 %B16 #MASK=0x7F00
McbspaRegs.RCR2.bit.RPHASE 0x5006 %B16 #MASK=0x8000
McbspaRegs.RCR2.bit.RWDLEN2 0x5006 %B16 #MASK=0xE0
McbspaRegs.rsvd1[0] 0x501F %U16 #Unsigned
McbspaRegs.rsvd1[1] 0x5020 %U16 #Unsigned
McbspaRegs.rsvd1[2] 0x5021 %U16 #Unsigned
McbspaRegs.rsvd1[3] 0x5022 %U16 #Unsigned
McbspaRegs.SPCR1.all 0x5005 %U16 #Unsigned
McbspaRegs.SPCR1.bit.ABIS 0x5005 %B16 #MASK=0x40
McbspaRegs.SPCR1.bit.CLKSTP 0x5005 %B16 #MASK=0x1800
McbspaRegs.SPCR1.bit.DLB 0x5005 %B16 #MASK=0x8000
McbspaRegs.SPCR1.bit.DXENA 0x5005 %B16 #MASK=0x80
McbspaRegs.SPCR1.bit.RFULL 0x5005 %B16 #MASK=0x4
McbspaRegs.SPCR1.bit.RINTM 0x5005 %B16 #MASK=0x30
McbspaRegs.SPCR1.bit.RJUST 0x5005 %B16 #MASK=0x6000
McbspaRegs.SPCR1.bit.RRDY 0x5005 %B16 #MASK=0x2
McbspaRegs.SPCR1.bit.RRST 0x5005 %B16 #MASK=0x1
McbspaRegs.SPCR1.bit.rsvd1 0x5005 %B16 #MASK=0x700
McbspaRegs.SPCR1.bit.RSYNCERR 0x5005 %B16 #MASK=0x8
McbspaRegs.SPCR2.all 0x5004 %U16 #Unsigned
McbspaRegs.SPCR2.bit.FREE 0x5004 %B16 #MASK=0x200
McbspaRegs.SPCR2.bit.FRST 0x5004 %B16 #MASK=0x80
McbspaRegs.SPCR2.bit.GRST 0x5004 %B16 #MASK=0x40
McbspaRegs.SPCR2.bit.rsvd1 0x5004 %B16 #MASK=0xFC00
McbspaRegs.SPCR2.bit.SOFT 0x5004 %B16 #MASK=0x100
McbspaRegs.SPCR2.bit.XEMPTY 0x5004 %B16 #MASK=0x4
McbspaRegs.SPCR2.bit.XINTM 0x5004 %B16 #MASK=0x30
McbspaRegs.SPCR2.bit.XRDY 0x5004 %B16 #MASK=0x2
McbspaRegs.SPCR2.bit.XRST 0x5004 %B16 #MASK=0x1
McbspaRegs.SPCR2.bit.XSYNCERR 0x5004 %B16 #MASK=0x8
McbspaRegs.SRGR1.all 0x500B %U16 #Unsigned
McbspaRegs.SRGR1.bit.CLKGDV 0x500B %B16 #MASK=0xFF
McbspaRegs.SRGR1.bit.FWID 0x500B %B16 #MASK=0xFF00
McbspaRegs.SRGR2.all 0x500A %U16 #Unsigned
McbspaRegs.SRGR2.bit.CLKSM 0x500A %B16 #MASK=0x2000
McbspaRegs.SRGR2.bit.FPER 0x500A %B16 #MASK=0xFFF
McbspaRegs.SRGR2.bit.FSGM 0x500A %B16 #MASK=0x1000
McbspaRegs.SRGR2.bit.GSYNC 0x500A %B16 #MASK=0x8000
McbspaRegs.SRGR2.bit.rsvd1 0x500A %B16 #MASK=0x4000
McbspaRegs.XCERA.all 0x5010 %U16 #Unsigned
McbspaRegs.XCERA.bit.XCERA0 0x5010 %B16 #MASK=0x1
McbspaRegs.XCERA.bit.XCERA1 0x5010 %B16 #MASK=0x2
McbspaRegs.XCERA.bit.XCERA10 0x5010 %B16 #MASK=0x400
McbspaRegs.XCERA.bit.XCERA11 0x5010 %B16 #MASK=0x800
McbspaRegs.XCERA.bit.XCERA12 0x5010 %B16 #MASK=0x1000
McbspaRegs.XCERA.bit.XCERA13 0x5010 %B16 #MASK=0x2000
McbspaRegs.XCERA.bit.XCERA14 0x5010 %B16 #MASK=0x4000
McbspaRegs.XCERA.bit.XCERA15 0x5010 %B16 #MASK=0x8000
McbspaRegs.XCERA.bit.XCERA2 0x5010 %B16 #MASK=0x4
McbspaRegs.XCERA.bit.XCERA3 0x5010 %B16 #MASK=0x8
McbspaRegs.XCERA.bit.XCERA4 0x5010 %B16 #MASK=0x10
McbspaRegs.XCERA.bit.XCERA5 0x5010 %B16 #MASK=0x20
McbspaRegs.XCERA.bit.XCERA6 0x5010 %B16 #MASK=0x40
McbspaRegs.XCERA.bit.XCERA7 0x5010 %B16 #MASK=0x80
McbspaRegs.XCERA.bit.XCERA8 0x5010 %B16 #MASK=0x100
McbspaRegs.XCERA.bit.XCERA9 0x5010 %B16 #MASK=0x200
McbspaRegs.XCERB.all 0x5011 %U16 #Unsigned
McbspaRegs.XCERB.bit.XCERB0 0x5011 %B16 #MASK=0x1
McbspaRegs.XCERB.bit.XCERB1 0x5011 %B16 #MASK=0x2
McbspaRegs.XCERB.bit.XCERB10 0x5011 %B16 #MASK=0x400
McbspaRegs.XCERB.bit.XCERB11 0x5011 %B16 #MASK=0x800
McbspaRegs.XCERB.bit.XCERB12 0x5011 %B16 #MASK=0x1000
McbspaRegs.XCERB.bit.XCERB13 0x5011 %B16 #MASK=0x2000
McbspaRegs.XCERB.bit.XCERB14 0x5011 %B16 #MASK=0x4000
McbspaRegs.XCERB.bit.XCERB15 0x5011 %B16 #MASK=0x8000
McbspaRegs.XCERB.bit.XCERB2 0x5011 %B16 #MASK=0x4
McbspaRegs.XCERB.bit.XCERB3 0x5011 %B16 #MASK=0x8
McbspaRegs.XCERB.bit.XCERB4 0x5011 %B16 #MASK=0x10
McbspaRegs.XCERB.bit.XCERB5 0x5011 %B16 #MASK=0x20
McbspaRegs.XCERB.bit.XCERB6 0x5011 %B16 #MASK=0x40
McbspaRegs.XCERB.bit.XCERB7 0x5011 %B16 #MASK=0x80
McbspaRegs.XCERB.bit.XCERB8 0x5011 %B16 #MASK=0x100
McbspaRegs.XCERB.bit.XCERB9 0x5011 %B16 #MASK=0x200
McbspaRegs.XCERC.all 0x5015 %U16 #Unsigned
McbspaRegs.XCERC.bit.XCERC0 0x5015 %B16 #MASK=0x1
McbspaRegs.XCERC.bit.XCERC1 0x5015 %B16 #MASK=0x2
McbspaRegs.XCERC.bit.XCERC10 0x5015 %B16 #MASK=0x400
McbspaRegs.XCERC.bit.XCERC11 0x5015 %B16 #MASK=0x800
McbspaRegs.XCERC.bit.XCERC12 0x5015 %B16 #MASK=0x1000
McbspaRegs.XCERC.bit.XCERC13 0x5015 %B16 #MASK=0x2000
McbspaRegs.XCERC.bit.XCERC14 0x5015 %B16 #MASK=0x4000
McbspaRegs.XCERC.bit.XCERC15 0x5015 %B16 #MASK=0x8000
McbspaRegs.XCERC.bit.XCERC2 0x5015 %B16 #MASK=0x4
McbspaRegs.XCERC.bit.XCERC3 0x5015 %B16 #MASK=0x8
McbspaRegs.XCERC.bit.XCERC4 0x5015 %B16 #MASK=0x10
McbspaRegs.XCERC.bit.XCERC5 0x5015 %B16 #MASK=0x20
McbspaRegs.XCERC.bit.XCERC6 0x5015 %B16 #MASK=0x40
McbspaRegs.XCERC.bit.XCERC7 0x5015 %B16 #MASK=0x80
McbspaRegs.XCERC.bit.XCERC8 0x5015 %B16 #MASK=0x100
McbspaRegs.XCERC.bit.XCERC9 0x5015 %B16 #MASK=0x200
McbspaRegs.XCERD.all 0x5016 %U16 #Unsigned
McbspaRegs.XCERD.bit.XCERD0 0x5016 %B16 #MASK=0x1
McbspaRegs.XCERD.bit.XCERD1 0x5016 %B16 #MASK=0x2
McbspaRegs.XCERD.bit.XCERD10 0x5016 %B16 #MASK=0x400
McbspaRegs.XCERD.bit.XCERD11 0x5016 %B16 #MASK=0x800
McbspaRegs.XCERD.bit.XCERD12 0x5016 %B16 #MASK=0x1000
McbspaRegs.XCERD.bit.XCERD13 0x5016 %B16 #MASK=0x2000
McbspaRegs.XCERD.bit.XCERD14 0x5016 %B16 #MASK=0x4000
McbspaRegs.XCERD.bit.XCERD15 0x5016 %B16 #MASK=0x8000
McbspaRegs.XCERD.bit.XCERD2 0x5016 %B16 #MASK=0x4
McbspaRegs.XCERD.bit.XCERD3 0x5016 %B16 #MASK=0x8
McbspaRegs.XCERD.bit.XCERD4 0x5016 %B16 #MASK=0x10
McbspaRegs.XCERD.bit.XCERD5 0x5016 %B16 #MASK=0x20
McbspaRegs.XCERD.bit.XCERD6 0x5016 %B16 #MASK=0x40
McbspaRegs.XCERD.bit.XCERD7 0x5016 %B16 #MASK=0x80
McbspaRegs.XCERD.bit.XCERD8 0x5016 %B16 #MASK=0x100
McbspaRegs.XCERD.bit.XCERD9 0x5016 %B16 #MASK=0x200
McbspaRegs.XCERE.all 0x5019 %U16 #Unsigned
McbspaRegs.XCERE.bit.XCERE0 0x5019 %B16 #MASK=0x1
McbspaRegs.XCERE.bit.XCERE1 0x5019 %B16 #MASK=0x2
McbspaRegs.XCERE.bit.XCERE10 0x5019 %B16 #MASK=0x400
McbspaRegs.XCERE.bit.XCERE11 0x5019 %B16 #MASK=0x800
McbspaRegs.XCERE.bit.XCERE12 0x5019 %B16 #MASK=0x1000
McbspaRegs.XCERE.bit.XCERE13 0x5019 %B16 #MASK=0x2000
McbspaRegs.XCERE.bit.XCERE14 0x5019 %B16 #MASK=0x4000
McbspaRegs.XCERE.bit.XCERE15 0x5019 %B16 #MASK=0x8000
McbspaRegs.XCERE.bit.XCERE2 0x5019 %B16 #MASK=0x4
McbspaRegs.XCERE.bit.XCERE3 0x5019 %B16 #MASK=0x8
McbspaRegs.XCERE.bit.XCERE4 0x5019 %B16 #MASK=0x10
McbspaRegs.XCERE.bit.XCERE5 0x5019 %B16 #MASK=0x20
McbspaRegs.XCERE.bit.XCERE6 0x5019 %B16 #MASK=0x40
McbspaRegs.XCERE.bit.XCERE7 0x5019 %B16 #MASK=0x80
McbspaRegs.XCERE.bit.XCERE8 0x5019 %B16 #MASK=0x100
McbspaRegs.XCERE.bit.XCERE9 0x5019 %B16 #MASK=0x200
McbspaRegs.XCERF.all 0x501A %U16 #Unsigned
McbspaRegs.XCERF.bit.XCERF0 0x501A %B16 #MASK=0x1
McbspaRegs.XCERF.bit.XCERF1 0x501A %B16 #MASK=0x2
McbspaRegs.XCERF.bit.XCERF10 0x501A %B16 #MASK=0x400
McbspaRegs.XCERF.bit.XCERF11 0x501A %B16 #MASK=0x800
McbspaRegs.XCERF.bit.XCERF12 0x501A %B16 #MASK=0x1000
McbspaRegs.XCERF.bit.XCERF13 0x501A %B16 #MASK=0x2000
McbspaRegs.XCERF.bit.XCERF14 0x501A %B16 #MASK=0x4000
McbspaRegs.XCERF.bit.XCERF15 0x501A %B16 #MASK=0x8000
McbspaRegs.XCERF.bit.XCERF2 0x501A %B16 #MASK=0x4
McbspaRegs.XCERF.bit.XCERF3 0x501A %B16 #MASK=0x8
McbspaRegs.XCERF.bit.XCERF4 0x501A %B16 #MASK=0x10
McbspaRegs.XCERF.bit.XCERF5 0x501A %B16 #MASK=0x20
McbspaRegs.XCERF.bit.XCERF6 0x501A %B16 #MASK=0x40
McbspaRegs.XCERF.bit.XCERF7 0x501A %B16 #MASK=0x80
McbspaRegs.XCERF.bit.XCERF8 0x501A %B16 #MASK=0x100
McbspaRegs.XCERF.bit.XCERF9 0x501A %B16 #MASK=0x200
McbspaRegs.XCERG.all 0x501D %U16 #Unsigned
McbspaRegs.XCERG.bit.XCERG0 0x501D %B16 #MASK=0x1
McbspaRegs.XCERG.bit.XCERG1 0x501D %B16 #MASK=0x2
McbspaRegs.XCERG.bit.XCERG10 0x501D %B16 #MASK=0x400
McbspaRegs.XCERG.bit.XCERG11 0x501D %B16 #MASK=0x800
McbspaRegs.XCERG.bit.XCERG12 0x501D %B16 #MASK=0x1000
McbspaRegs.XCERG.bit.XCERG13 0x501D %B16 #MASK=0x2000
McbspaRegs.XCERG.bit.XCERG14 0x501D %B16 #MASK=0x4000
McbspaRegs.XCERG.bit.XCERG15 0x501D %B16 #MASK=0x8000
McbspaRegs.XCERG.bit.XCERG2 0x501D %B16 #MASK=0x4
McbspaRegs.XCERG.bit.XCERG3 0x501D %B16 #MASK=0x8
McbspaRegs.XCERG.bit.XCERG4 0x501D %B16 #MASK=0x10
McbspaRegs.XCERG.bit.XCERG5 0x501D %B16 #MASK=0x20
McbspaRegs.XCERG.bit.XCERG6 0x501D %B16 #MASK=0x40
McbspaRegs.XCERG.bit.XCERG7 0x501D %B16 #MASK=0x80
McbspaRegs.XCERG.bit.XCERG8 0x501D %B16 #MASK=0x100
McbspaRegs.XCERG.bit.XCERG9 0x501D %B16 #MASK=0x200
McbspaRegs.XCERH.all 0x501E %U16 #Unsigned
McbspaRegs.XCERH.bit.XCERH0 0x501E %B16 #MASK=0x1
McbspaRegs.XCERH.bit.XCERH1 0x501E %B16 #MASK=0x2
McbspaRegs.XCERH.bit.XCERH10 0x501E %B16 #MASK=0x400
McbspaRegs.XCERH.bit.XCERH11 0x501E %B16 #MASK=0x800
McbspaRegs.XCERH.bit.XCERH12 0x501E %B16 #MASK=0x1000
McbspaRegs.XCERH.bit.XCERH13 0x501E %B16 #MASK=0x2000
McbspaRegs.XCERH.bit.XCERH14 0x501E %B16 #MASK=0x4000
McbspaRegs.XCERH.bit.XCERH15 0x501E %B16 #MASK=0x8000
McbspaRegs.XCERH.bit.XCERH2 0x501E %B16 #MASK=0x4
McbspaRegs.XCERH.bit.XCERH3 0x501E %B16 #MASK=0x8
McbspaRegs.XCERH.bit.XCERH4 0x501E %B16 #MASK=0x10
McbspaRegs.XCERH.bit.XCERH5 0x501E %B16 #MASK=0x20
McbspaRegs.XCERH.bit.XCERH6 0x501E %B16 #MASK=0x40
McbspaRegs.XCERH.bit.XCERH7 0x501E %B16 #MASK=0x80
McbspaRegs.XCERH.bit.XCERH8 0x501E %B16 #MASK=0x100
McbspaRegs.XCERH.bit.XCERH9 0x501E %B16 #MASK=0x200
McbspaRegs.XCR1.all 0x5009 %U16 #Unsigned
McbspaRegs.XCR1.bit.rsvd1 0x5009 %B16 #MASK=0x1F
McbspaRegs.XCR1.bit.rsvd2 0x5009 %B16 #MASK=0x8000
McbspaRegs.XCR1.bit.XFRLEN1 0x5009 %B16 #MASK=0x7F00
McbspaRegs.XCR1.bit.XWDLEN1 0x5009 %B16 #MASK=0xE0
McbspaRegs.XCR2.all 0x5008 %U16 #Unsigned
McbspaRegs.XCR2.bit.XCOMPAND 0x5008 %B16 #MASK=0x18
McbspaRegs.XCR2.bit.XDATDLY 0x5008 %B16 #MASK=0x3
McbspaRegs.XCR2.bit.XFIG 0x5008 %B16 #MASK=0x4
McbspaRegs.XCR2.bit.XFRLEN2 0x5008 %B16 #MASK=0x7F00
McbspaRegs.XCR2.bit.XPHASE 0x5008 %B16 #MASK=0x8000
McbspaRegs.XCR2.bit.XWDLEN2 0x5008 %B16 #MASK=0xE0
min_load_defv 0x3DA3D6 %S16 #Signed
min_s_date 0x3DA3E2 %S32 #Signed
min_s_time 0x3DA3E8 %S32 #Signed
min_save_var 0x3DA3D7 %S16 #Signed
min_set_datetm 0x3DA3D2 %S16 #Signed
mon_ver 0x3DA3DB %U16 #Unsigned
msg_len 0xC054 %U16 #Unsigned
msg_pos 0xC055 %U16 #Unsigned
NmiIntruptRegs.NMICFG.all 0x7060 %U16 #Unsigned
NmiIntruptRegs.NMICFG.bit.CLOCKFAIL 0x7060 %B16 #MASK=0x2
NmiIntruptRegs.NMICFG.bit.rsvd1 0x7060 %B16 #MASK=0x1
NmiIntruptRegs.NMICFG.bit.rsvd2 0x7060 %B16 #MASK=0xFFFC
NmiIntruptRegs.NMIFLG.all 0x7061 %U16 #Unsigned
NmiIntruptRegs.NMIFLG.bit.CLOCKFAIL 0x7061 %B16 #MASK=0x2
NmiIntruptRegs.NMIFLG.bit.NMIINT 0x7061 %B16 #MASK=0x1
NmiIntruptRegs.NMIFLG.bit.rsvd1 0x7061 %B16 #MASK=0xFFFC
NmiIntruptRegs.NMIFLGCLR.all 0x7062 %U16 #Unsigned
NmiIntruptRegs.NMIFLGCLR.bit.CLOCKFAIL 0x7062 %B16 #MASK=0x2
NmiIntruptRegs.NMIFLGCLR.bit.NMIINT 0x7062 %B16 #MASK=0x1
NmiIntruptRegs.NMIFLGCLR.bit.rsvd1 0x7062 %B16 #MASK=0xFFFC
NmiIntruptRegs.NMIFLGFRC.all 0x7063 %U16 #Unsigned
NmiIntruptRegs.NMIFLGFRC.bit.CLOCKFAIL 0x7063 %B16 #MASK=0x2
NmiIntruptRegs.NMIFLGFRC.bit.rsvd1 0x7063 %B16 #MASK=0x1
NmiIntruptRegs.NMIFLGFRC.bit.rsvd2 0x7063 %B16 #MASK=0xFFFC
NmiIntruptRegs.NMIWDCNT 0x7064 %U16 #Unsigned
NmiIntruptRegs.NMIWDPRD 0x7065 %U16 #Unsigned
NmiIntruptRegs.rsvd1[0] 0x7066 %U16 #Unsigned
NmiIntruptRegs.rsvd1[1] 0x7067 %U16 #Unsigned
NmiIntruptRegs.rsvd1[2] 0x7068 %U16 #Unsigned
NmiIntruptRegs.rsvd1[3] 0x7069 %U16 #Unsigned
NmiIntruptRegs.rsvd1[4] 0x706A %U16 #Unsigned
NmiIntruptRegs.rsvd1[5] 0x706B %U16 #Unsigned
NmiIntruptRegs.rsvd1[6] 0x706C %U16 #Unsigned
NmiIntruptRegs.rsvd1[7] 0x706D %U16 #Unsigned
NmiIntruptRegs.rsvd1[8] 0x706E %U16 #Unsigned
NmiIntruptRegs.rsvd1[9] 0x706F %U16 #Unsigned
noofBBXch 0x3DA3D9 %U16 #Unsigned
not_ready_entry_flag 0xC71A %U32 #Unsigned
NOT_ready_events_flag 0xC70E %U32 #Unsigned
not_ready_grid_ok_flag 0xC716 %U32 #Unsigned
nr_tabs 0x3DA3DA %U16 #Unsigned
PartIdRegs.PARTID.all 0x3D7E80 %U16 #Unsigned
PartIdRegs.PARTID.bit.PARTNO 0x3D7E80 %B16 #MASK=0xFF
PartIdRegs.PARTID.bit.PARTTYPE 0x3D7E80 %B16 #MASK=0xFF00
PieCtrlRegs.PIEACK.all 0x0CE1 %U16 #Unsigned
PieCtrlRegs.PIEACK.bit.ACK1 0x0CE1 %B16 #MASK=0x1
PieCtrlRegs.PIEACK.bit.ACK10 0x0CE1 %B16 #MASK=0x200
PieCtrlRegs.PIEACK.bit.ACK11 0x0CE1 %B16 #MASK=0x400
PieCtrlRegs.PIEACK.bit.ACK12 0x0CE1 %B16 #MASK=0x800
PieCtrlRegs.PIEACK.bit.ACK2 0x0CE1 %B16 #MASK=0x2
PieCtrlRegs.PIEACK.bit.ACK3 0x0CE1 %B16 #MASK=0x4
PieCtrlRegs.PIEACK.bit.ACK4 0x0CE1 %B16 #MASK=0x8
PieCtrlRegs.PIEACK.bit.ACK5 0x0CE1 %B16 #MASK=0x10
PieCtrlRegs.PIEACK.bit.ACK6 0x0CE1 %B16 #MASK=0x20
PieCtrlRegs.PIEACK.bit.ACK7 0x0CE1 %B16 #MASK=0x40
PieCtrlRegs.PIEACK.bit.ACK8 0x0CE1 %B16 #MASK=0x80
PieCtrlRegs.PIEACK.bit.ACK9 0x0CE1 %B16 #MASK=0x100
PieCtrlRegs.PIEACK.bit.rsvd1 0x0CE1 %B16 #MASK=0xF000
PieCtrlRegs.PIECTRL.all 0x0CE0 %U16 #Unsigned
PieCtrlRegs.PIECTRL.bit.ENPIE 0x0CE0 %B16 #MASK=0x1
PieCtrlRegs.PIECTRL.bit.PIEVECT 0x0CE0 %B16 #MASK=0xFFFE
PieCtrlRegs.PIEIER1.all 0x0CE2 %U16 #Unsigned
PieCtrlRegs.PIEIER1.bit.INTx1 0x0CE2 %B16 #MASK=0x1
PieCtrlRegs.PIEIER1.bit.INTx2 0x0CE2 %B16 #MASK=0x2
PieCtrlRegs.PIEIER1.bit.INTx3 0x0CE2 %B16 #MASK=0x4
PieCtrlRegs.PIEIER1.bit.INTx4 0x0CE2 %B16 #MASK=0x8
PieCtrlRegs.PIEIER1.bit.INTx5 0x0CE2 %B16 #MASK=0x10
PieCtrlRegs.PIEIER1.bit.INTx6 0x0CE2 %B16 #MASK=0x20
PieCtrlRegs.PIEIER1.bit.INTx7 0x0CE2 %B16 #MASK=0x40
PieCtrlRegs.PIEIER1.bit.INTx8 0x0CE2 %B16 #MASK=0x80
PieCtrlRegs.PIEIER1.bit.rsvd1 0x0CE2 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER10.all 0x0CF4 %U16 #Unsigned
PieCtrlRegs.PIEIER10.bit.INTx1 0x0CF4 %B16 #MASK=0x1
PieCtrlRegs.PIEIER10.bit.INTx2 0x0CF4 %B16 #MASK=0x2
PieCtrlRegs.PIEIER10.bit.INTx3 0x0CF4 %B16 #MASK=0x4
PieCtrlRegs.PIEIER10.bit.INTx4 0x0CF4 %B16 #MASK=0x8
PieCtrlRegs.PIEIER10.bit.INTx5 0x0CF4 %B16 #MASK=0x10
PieCtrlRegs.PIEIER10.bit.INTx6 0x0CF4 %B16 #MASK=0x20
PieCtrlRegs.PIEIER10.bit.INTx7 0x0CF4 %B16 #MASK=0x40
PieCtrlRegs.PIEIER10.bit.INTx8 0x0CF4 %B16 #MASK=0x80
PieCtrlRegs.PIEIER10.bit.rsvd1 0x0CF4 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER11.all 0x0CF6 %U16 #Unsigned
PieCtrlRegs.PIEIER11.bit.INTx1 0x0CF6 %B16 #MASK=0x1
PieCtrlRegs.PIEIER11.bit.INTx2 0x0CF6 %B16 #MASK=0x2
PieCtrlRegs.PIEIER11.bit.INTx3 0x0CF6 %B16 #MASK=0x4
PieCtrlRegs.PIEIER11.bit.INTx4 0x0CF6 %B16 #MASK=0x8
PieCtrlRegs.PIEIER11.bit.INTx5 0x0CF6 %B16 #MASK=0x10
PieCtrlRegs.PIEIER11.bit.INTx6 0x0CF6 %B16 #MASK=0x20
PieCtrlRegs.PIEIER11.bit.INTx7 0x0CF6 %B16 #MASK=0x40
PieCtrlRegs.PIEIER11.bit.INTx8 0x0CF6 %B16 #MASK=0x80
PieCtrlRegs.PIEIER11.bit.rsvd1 0x0CF6 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER12.all 0x0CF8 %U16 #Unsigned
PieCtrlRegs.PIEIER12.bit.INTx1 0x0CF8 %B16 #MASK=0x1
PieCtrlRegs.PIEIER12.bit.INTx2 0x0CF8 %B16 #MASK=0x2
PieCtrlRegs.PIEIER12.bit.INTx3 0x0CF8 %B16 #MASK=0x4
PieCtrlRegs.PIEIER12.bit.INTx4 0x0CF8 %B16 #MASK=0x8
PieCtrlRegs.PIEIER12.bit.INTx5 0x0CF8 %B16 #MASK=0x10
PieCtrlRegs.PIEIER12.bit.INTx6 0x0CF8 %B16 #MASK=0x20
PieCtrlRegs.PIEIER12.bit.INTx7 0x0CF8 %B16 #MASK=0x40
PieCtrlRegs.PIEIER12.bit.INTx8 0x0CF8 %B16 #MASK=0x80
PieCtrlRegs.PIEIER12.bit.rsvd1 0x0CF8 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER2.all 0x0CE4 %U16 #Unsigned
PieCtrlRegs.PIEIER2.bit.INTx1 0x0CE4 %B16 #MASK=0x1
PieCtrlRegs.PIEIER2.bit.INTx2 0x0CE4 %B16 #MASK=0x2
PieCtrlRegs.PIEIER2.bit.INTx3 0x0CE4 %B16 #MASK=0x4
PieCtrlRegs.PIEIER2.bit.INTx4 0x0CE4 %B16 #MASK=0x8
PieCtrlRegs.PIEIER2.bit.INTx5 0x0CE4 %B16 #MASK=0x10
PieCtrlRegs.PIEIER2.bit.INTx6 0x0CE4 %B16 #MASK=0x20
PieCtrlRegs.PIEIER2.bit.INTx7 0x0CE4 %B16 #MASK=0x40
PieCtrlRegs.PIEIER2.bit.INTx8 0x0CE4 %B16 #MASK=0x80
PieCtrlRegs.PIEIER2.bit.rsvd1 0x0CE4 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER3.all 0x0CE6 %U16 #Unsigned
PieCtrlRegs.PIEIER3.bit.INTx1 0x0CE6 %B16 #MASK=0x1
PieCtrlRegs.PIEIER3.bit.INTx2 0x0CE6 %B16 #MASK=0x2
PieCtrlRegs.PIEIER3.bit.INTx3 0x0CE6 %B16 #MASK=0x4
PieCtrlRegs.PIEIER3.bit.INTx4 0x0CE6 %B16 #MASK=0x8
PieCtrlRegs.PIEIER3.bit.INTx5 0x0CE6 %B16 #MASK=0x10
PieCtrlRegs.PIEIER3.bit.INTx6 0x0CE6 %B16 #MASK=0x20
PieCtrlRegs.PIEIER3.bit.INTx7 0x0CE6 %B16 #MASK=0x40
PieCtrlRegs.PIEIER3.bit.INTx8 0x0CE6 %B16 #MASK=0x80
PieCtrlRegs.PIEIER3.bit.rsvd1 0x0CE6 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER4.all 0x0CE8 %U16 #Unsigned
PieCtrlRegs.PIEIER4.bit.INTx1 0x0CE8 %B16 #MASK=0x1
PieCtrlRegs.PIEIER4.bit.INTx2 0x0CE8 %B16 #MASK=0x2
PieCtrlRegs.PIEIER4.bit.INTx3 0x0CE8 %B16 #MASK=0x4
PieCtrlRegs.PIEIER4.bit.INTx4 0x0CE8 %B16 #MASK=0x8
PieCtrlRegs.PIEIER4.bit.INTx5 0x0CE8 %B16 #MASK=0x10
PieCtrlRegs.PIEIER4.bit.INTx6 0x0CE8 %B16 #MASK=0x20
PieCtrlRegs.PIEIER4.bit.INTx7 0x0CE8 %B16 #MASK=0x40
PieCtrlRegs.PIEIER4.bit.INTx8 0x0CE8 %B16 #MASK=0x80
PieCtrlRegs.PIEIER4.bit.rsvd1 0x0CE8 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER5.all 0x0CEA %U16 #Unsigned
PieCtrlRegs.PIEIER5.bit.INTx1 0x0CEA %B16 #MASK=0x1
PieCtrlRegs.PIEIER5.bit.INTx2 0x0CEA %B16 #MASK=0x2
PieCtrlRegs.PIEIER5.bit.INTx3 0x0CEA %B16 #MASK=0x4
PieCtrlRegs.PIEIER5.bit.INTx4 0x0CEA %B16 #MASK=0x8
PieCtrlRegs.PIEIER5.bit.INTx5 0x0CEA %B16 #MASK=0x10
PieCtrlRegs.PIEIER5.bit.INTx6 0x0CEA %B16 #MASK=0x20
PieCtrlRegs.PIEIER5.bit.INTx7 0x0CEA %B16 #MASK=0x40
PieCtrlRegs.PIEIER5.bit.INTx8 0x0CEA %B16 #MASK=0x80
PieCtrlRegs.PIEIER5.bit.rsvd1 0x0CEA %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER6.all 0x0CEC %U16 #Unsigned
PieCtrlRegs.PIEIER6.bit.INTx1 0x0CEC %B16 #MASK=0x1
PieCtrlRegs.PIEIER6.bit.INTx2 0x0CEC %B16 #MASK=0x2
PieCtrlRegs.PIEIER6.bit.INTx3 0x0CEC %B16 #MASK=0x4
PieCtrlRegs.PIEIER6.bit.INTx4 0x0CEC %B16 #MASK=0x8
PieCtrlRegs.PIEIER6.bit.INTx5 0x0CEC %B16 #MASK=0x10
PieCtrlRegs.PIEIER6.bit.INTx6 0x0CEC %B16 #MASK=0x20
PieCtrlRegs.PIEIER6.bit.INTx7 0x0CEC %B16 #MASK=0x40
PieCtrlRegs.PIEIER6.bit.INTx8 0x0CEC %B16 #MASK=0x80
PieCtrlRegs.PIEIER6.bit.rsvd1 0x0CEC %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER7.all 0x0CEE %U16 #Unsigned
PieCtrlRegs.PIEIER7.bit.INTx1 0x0CEE %B16 #MASK=0x1
PieCtrlRegs.PIEIER7.bit.INTx2 0x0CEE %B16 #MASK=0x2
PieCtrlRegs.PIEIER7.bit.INTx3 0x0CEE %B16 #MASK=0x4
PieCtrlRegs.PIEIER7.bit.INTx4 0x0CEE %B16 #MASK=0x8
PieCtrlRegs.PIEIER7.bit.INTx5 0x0CEE %B16 #MASK=0x10
PieCtrlRegs.PIEIER7.bit.INTx6 0x0CEE %B16 #MASK=0x20
PieCtrlRegs.PIEIER7.bit.INTx7 0x0CEE %B16 #MASK=0x40
PieCtrlRegs.PIEIER7.bit.INTx8 0x0CEE %B16 #MASK=0x80
PieCtrlRegs.PIEIER7.bit.rsvd1 0x0CEE %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER8.all 0x0CF0 %U16 #Unsigned
PieCtrlRegs.PIEIER8.bit.INTx1 0x0CF0 %B16 #MASK=0x1
PieCtrlRegs.PIEIER8.bit.INTx2 0x0CF0 %B16 #MASK=0x2
PieCtrlRegs.PIEIER8.bit.INTx3 0x0CF0 %B16 #MASK=0x4
PieCtrlRegs.PIEIER8.bit.INTx4 0x0CF0 %B16 #MASK=0x8
PieCtrlRegs.PIEIER8.bit.INTx5 0x0CF0 %B16 #MASK=0x10
PieCtrlRegs.PIEIER8.bit.INTx6 0x0CF0 %B16 #MASK=0x20
PieCtrlRegs.PIEIER8.bit.INTx7 0x0CF0 %B16 #MASK=0x40
PieCtrlRegs.PIEIER8.bit.INTx8 0x0CF0 %B16 #MASK=0x80
PieCtrlRegs.PIEIER8.bit.rsvd1 0x0CF0 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIER9.all 0x0CF2 %U16 #Unsigned
PieCtrlRegs.PIEIER9.bit.INTx1 0x0CF2 %B16 #MASK=0x1
PieCtrlRegs.PIEIER9.bit.INTx2 0x0CF2 %B16 #MASK=0x2
PieCtrlRegs.PIEIER9.bit.INTx3 0x0CF2 %B16 #MASK=0x4
PieCtrlRegs.PIEIER9.bit.INTx4 0x0CF2 %B16 #MASK=0x8
PieCtrlRegs.PIEIER9.bit.INTx5 0x0CF2 %B16 #MASK=0x10
PieCtrlRegs.PIEIER9.bit.INTx6 0x0CF2 %B16 #MASK=0x20
PieCtrlRegs.PIEIER9.bit.INTx7 0x0CF2 %B16 #MASK=0x40
PieCtrlRegs.PIEIER9.bit.INTx8 0x0CF2 %B16 #MASK=0x80
PieCtrlRegs.PIEIER9.bit.rsvd1 0x0CF2 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR1.all 0x0CE3 %U16 #Unsigned
PieCtrlRegs.PIEIFR1.bit.INTx1 0x0CE3 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR1.bit.INTx2 0x0CE3 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR1.bit.INTx3 0x0CE3 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR1.bit.INTx4 0x0CE3 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR1.bit.INTx5 0x0CE3 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR1.bit.INTx6 0x0CE3 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR1.bit.INTx7 0x0CE3 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR1.bit.INTx8 0x0CE3 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR1.bit.rsvd1 0x0CE3 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR10.all 0x0CF5 %U16 #Unsigned
PieCtrlRegs.PIEIFR10.bit.INTx1 0x0CF5 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR10.bit.INTx2 0x0CF5 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR10.bit.INTx3 0x0CF5 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR10.bit.INTx4 0x0CF5 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR10.bit.INTx5 0x0CF5 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR10.bit.INTx6 0x0CF5 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR10.bit.INTx7 0x0CF5 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR10.bit.INTx8 0x0CF5 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR10.bit.rsvd1 0x0CF5 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR11.all 0x0CF7 %U16 #Unsigned
PieCtrlRegs.PIEIFR11.bit.INTx1 0x0CF7 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR11.bit.INTx2 0x0CF7 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR11.bit.INTx3 0x0CF7 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR11.bit.INTx4 0x0CF7 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR11.bit.INTx5 0x0CF7 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR11.bit.INTx6 0x0CF7 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR11.bit.INTx7 0x0CF7 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR11.bit.INTx8 0x0CF7 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR11.bit.rsvd1 0x0CF7 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR12.all 0x0CF9 %U16 #Unsigned
PieCtrlRegs.PIEIFR12.bit.INTx1 0x0CF9 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR12.bit.INTx2 0x0CF9 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR12.bit.INTx3 0x0CF9 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR12.bit.INTx4 0x0CF9 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR12.bit.INTx5 0x0CF9 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR12.bit.INTx6 0x0CF9 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR12.bit.INTx7 0x0CF9 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR12.bit.INTx8 0x0CF9 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR12.bit.rsvd1 0x0CF9 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR2.all 0x0CE5 %U16 #Unsigned
PieCtrlRegs.PIEIFR2.bit.INTx1 0x0CE5 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR2.bit.INTx2 0x0CE5 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR2.bit.INTx3 0x0CE5 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR2.bit.INTx4 0x0CE5 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR2.bit.INTx5 0x0CE5 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR2.bit.INTx6 0x0CE5 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR2.bit.INTx7 0x0CE5 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR2.bit.INTx8 0x0CE5 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR2.bit.rsvd1 0x0CE5 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR3.all 0x0CE7 %U16 #Unsigned
PieCtrlRegs.PIEIFR3.bit.INTx1 0x0CE7 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR3.bit.INTx2 0x0CE7 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR3.bit.INTx3 0x0CE7 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR3.bit.INTx4 0x0CE7 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR3.bit.INTx5 0x0CE7 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR3.bit.INTx6 0x0CE7 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR3.bit.INTx7 0x0CE7 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR3.bit.INTx8 0x0CE7 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR3.bit.rsvd1 0x0CE7 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR4.all 0x0CE9 %U16 #Unsigned
PieCtrlRegs.PIEIFR4.bit.INTx1 0x0CE9 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR4.bit.INTx2 0x0CE9 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR4.bit.INTx3 0x0CE9 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR4.bit.INTx4 0x0CE9 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR4.bit.INTx5 0x0CE9 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR4.bit.INTx6 0x0CE9 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR4.bit.INTx7 0x0CE9 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR4.bit.INTx8 0x0CE9 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR4.bit.rsvd1 0x0CE9 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR5.all 0x0CEB %U16 #Unsigned
PieCtrlRegs.PIEIFR5.bit.INTx1 0x0CEB %B16 #MASK=0x1
PieCtrlRegs.PIEIFR5.bit.INTx2 0x0CEB %B16 #MASK=0x2
PieCtrlRegs.PIEIFR5.bit.INTx3 0x0CEB %B16 #MASK=0x4
PieCtrlRegs.PIEIFR5.bit.INTx4 0x0CEB %B16 #MASK=0x8
PieCtrlRegs.PIEIFR5.bit.INTx5 0x0CEB %B16 #MASK=0x10
PieCtrlRegs.PIEIFR5.bit.INTx6 0x0CEB %B16 #MASK=0x20
PieCtrlRegs.PIEIFR5.bit.INTx7 0x0CEB %B16 #MASK=0x40
PieCtrlRegs.PIEIFR5.bit.INTx8 0x0CEB %B16 #MASK=0x80
PieCtrlRegs.PIEIFR5.bit.rsvd1 0x0CEB %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR6.all 0x0CED %U16 #Unsigned
PieCtrlRegs.PIEIFR6.bit.INTx1 0x0CED %B16 #MASK=0x1
PieCtrlRegs.PIEIFR6.bit.INTx2 0x0CED %B16 #MASK=0x2
PieCtrlRegs.PIEIFR6.bit.INTx3 0x0CED %B16 #MASK=0x4
PieCtrlRegs.PIEIFR6.bit.INTx4 0x0CED %B16 #MASK=0x8
PieCtrlRegs.PIEIFR6.bit.INTx5 0x0CED %B16 #MASK=0x10
PieCtrlRegs.PIEIFR6.bit.INTx6 0x0CED %B16 #MASK=0x20
PieCtrlRegs.PIEIFR6.bit.INTx7 0x0CED %B16 #MASK=0x40
PieCtrlRegs.PIEIFR6.bit.INTx8 0x0CED %B16 #MASK=0x80
PieCtrlRegs.PIEIFR6.bit.rsvd1 0x0CED %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR7.all 0x0CEF %U16 #Unsigned
PieCtrlRegs.PIEIFR7.bit.INTx1 0x0CEF %B16 #MASK=0x1
PieCtrlRegs.PIEIFR7.bit.INTx2 0x0CEF %B16 #MASK=0x2
PieCtrlRegs.PIEIFR7.bit.INTx3 0x0CEF %B16 #MASK=0x4
PieCtrlRegs.PIEIFR7.bit.INTx4 0x0CEF %B16 #MASK=0x8
PieCtrlRegs.PIEIFR7.bit.INTx5 0x0CEF %B16 #MASK=0x10
PieCtrlRegs.PIEIFR7.bit.INTx6 0x0CEF %B16 #MASK=0x20
PieCtrlRegs.PIEIFR7.bit.INTx7 0x0CEF %B16 #MASK=0x40
PieCtrlRegs.PIEIFR7.bit.INTx8 0x0CEF %B16 #MASK=0x80
PieCtrlRegs.PIEIFR7.bit.rsvd1 0x0CEF %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR8.all 0x0CF1 %U16 #Unsigned
PieCtrlRegs.PIEIFR8.bit.INTx1 0x0CF1 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR8.bit.INTx2 0x0CF1 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR8.bit.INTx3 0x0CF1 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR8.bit.INTx4 0x0CF1 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR8.bit.INTx5 0x0CF1 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR8.bit.INTx6 0x0CF1 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR8.bit.INTx7 0x0CF1 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR8.bit.INTx8 0x0CF1 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR8.bit.rsvd1 0x0CF1 %B16 #MASK=0xFF00
PieCtrlRegs.PIEIFR9.all 0x0CF3 %U16 #Unsigned
PieCtrlRegs.PIEIFR9.bit.INTx1 0x0CF3 %B16 #MASK=0x1
PieCtrlRegs.PIEIFR9.bit.INTx2 0x0CF3 %B16 #MASK=0x2
PieCtrlRegs.PIEIFR9.bit.INTx3 0x0CF3 %B16 #MASK=0x4
PieCtrlRegs.PIEIFR9.bit.INTx4 0x0CF3 %B16 #MASK=0x8
PieCtrlRegs.PIEIFR9.bit.INTx5 0x0CF3 %B16 #MASK=0x10
PieCtrlRegs.PIEIFR9.bit.INTx6 0x0CF3 %B16 #MASK=0x20
PieCtrlRegs.PIEIFR9.bit.INTx7 0x0CF3 %B16 #MASK=0x40
PieCtrlRegs.PIEIFR9.bit.INTx8 0x0CF3 %B16 #MASK=0x80
PieCtrlRegs.PIEIFR9.bit.rsvd1 0x0CF3 %B16 #MASK=0xFF00
PieVectTable.ADCINT1 0x0D40 %*VOID #Unsigned
PieVectTable.ADCINT2 0x0D42 %*VOID #Unsigned
PieVectTable.ADCINT3 0x0DD4 %*VOID #Unsigned
PieVectTable.ADCINT4 0x0DD6 %*VOID #Unsigned
PieVectTable.ADCINT5 0x0DD8 %*VOID #Unsigned
PieVectTable.ADCINT6 0x0DDA %*VOID #Unsigned
PieVectTable.ADCINT7 0x0DDC %*VOID #Unsigned
PieVectTable.ADCINT8 0x0DDE %*VOID #Unsigned
PieVectTable.ADCINT9 0x0D4A %*VOID #Unsigned
PieVectTable.CLA1_INT1 0x0DE0 %*VOID #Unsigned
PieVectTable.CLA1_INT2 0x0DE2 %*VOID #Unsigned
PieVectTable.CLA1_INT3 0x0DE4 %*VOID #Unsigned
PieVectTable.CLA1_INT4 0x0DE6 %*VOID #Unsigned
PieVectTable.CLA1_INT5 0x0DE8 %*VOID #Unsigned
PieVectTable.CLA1_INT6 0x0DEA %*VOID #Unsigned
PieVectTable.CLA1_INT7 0x0DEC %*VOID #Unsigned
PieVectTable.CLA1_INT8 0x0DEE %*VOID #Unsigned
PieVectTable.DATALOG 0x0D1E %*VOID #Unsigned
PieVectTable.DINTCH1 0x0DA0 %*VOID #Unsigned
PieVectTable.DINTCH2 0x0DA2 %*VOID #Unsigned
PieVectTable.DINTCH3 0x0DA4 %*VOID #Unsigned
PieVectTable.DINTCH4 0x0DA6 %*VOID #Unsigned
PieVectTable.DINTCH5 0x0DA8 %*VOID #Unsigned
PieVectTable.DINTCH6 0x0DAA %*VOID #Unsigned
PieVectTable.ECAN0INTA 0x0DC8 %*VOID #Unsigned
PieVectTable.ECAN1INTA 0x0DCA %*VOID #Unsigned
PieVectTable.ECAP1_INT 0x0D70 %*VOID #Unsigned
PieVectTable.ECAP2_INT 0x0D72 %*VOID #Unsigned
PieVectTable.ECAP3_INT 0x0D74 %*VOID #Unsigned
PieVectTable.EMUINT 0x0D22 %*VOID #Unsigned
PieVectTable.EPWM1_INT 0x0D60 %*VOID #Unsigned
PieVectTable.EPWM1_TZINT 0x0D50 %*VOID #Unsigned
PieVectTable.EPWM2_INT 0x0D62 %*VOID #Unsigned
PieVectTable.EPWM2_TZINT 0x0D52 %*VOID #Unsigned
PieVectTable.EPWM3_INT 0x0D64 %*VOID #Unsigned
PieVectTable.EPWM3_TZINT 0x0D54 %*VOID #Unsigned
PieVectTable.EPWM4_INT 0x0D66 %*VOID #Unsigned
PieVectTable.EPWM4_TZINT 0x0D56 %*VOID #Unsigned
PieVectTable.EPWM5_INT 0x0D68 %*VOID #Unsigned
PieVectTable.EPWM5_TZINT 0x0D58 %*VOID #Unsigned
PieVectTable.EPWM6_INT 0x0D6A %*VOID #Unsigned
PieVectTable.EPWM6_TZINT 0x0D5A %*VOID #Unsigned
PieVectTable.EPWM7_INT 0x0D6C %*VOID #Unsigned
PieVectTable.EPWM7_TZINT 0x0D5C %*VOID #Unsigned
PieVectTable.EPWM8_INT 0x0D6E %*VOID #Unsigned
PieVectTable.EPWM8_TZINT 0x0D5E %*VOID #Unsigned
PieVectTable.EQEP1_INT 0x0D80 %*VOID #Unsigned
PieVectTable.EQEP2_INT 0x0D82 %*VOID #Unsigned
PieVectTable.HRCAP1_INT 0x0D7C %*VOID #Unsigned
PieVectTable.HRCAP2_INT 0x0D7E %*VOID #Unsigned
PieVectTable.HRCAP3_INT 0x0D86 %*VOID #Unsigned
PieVectTable.HRCAP4_INT 0x0D88 %*VOID #Unsigned
PieVectTable.I2CINT1A 0x0DB0 %*VOID #Unsigned
PieVectTable.I2CINT2A 0x0DB2 %*VOID #Unsigned
PieVectTable.ILLEGAL 0x0D26 %*VOID #Unsigned
PieVectTable.LUF 0x0DFE %*VOID #Unsigned
PieVectTable.LVF 0x0DFC %*VOID #Unsigned
PieVectTable.MRINTA 0x0D98 %*VOID #Unsigned
PieVectTable.MXINTA 0x0D9A %*VOID #Unsigned
PieVectTable.NMI 0x0D24 %*VOID #Unsigned
PieVectTable.PIE1_RESERVED 0x0D00 %*VOID #Unsigned
PieVectTable.PIE10_RESERVED 0x0D12 %*VOID #Unsigned
PieVectTable.PIE11_RESERVED 0x0D14 %*VOID #Unsigned
PieVectTable.PIE12_RESERVED 0x0D16 %*VOID #Unsigned
PieVectTable.PIE13_RESERVED 0x0D18 %*VOID #Unsigned
PieVectTable.PIE2_RESERVED 0x0D02 %*VOID #Unsigned
PieVectTable.PIE3_RESERVED 0x0D04 %*VOID #Unsigned
PieVectTable.PIE4_RESERVED 0x0D06 %*VOID #Unsigned
PieVectTable.PIE5_RESERVED 0x0D08 %*VOID #Unsigned
PieVectTable.PIE6_RESERVED 0x0D0A %*VOID #Unsigned
PieVectTable.PIE7_RESERVED 0x0D0C %*VOID #Unsigned
PieVectTable.PIE8_RESERVED 0x0D0E %*VOID #Unsigned
PieVectTable.PIE9_RESERVED 0x0D10 %*VOID #Unsigned
PieVectTable.rsvd1_3 0x0D44 %*VOID #Unsigned
PieVectTable.rsvd10_1 0x0DD0 %*VOID #Unsigned
PieVectTable.rsvd10_2 0x0DD2 %*VOID #Unsigned
PieVectTable.rsvd12_2 0x0DF2 %*VOID #Unsigned
PieVectTable.rsvd12_3 0x0DF4 %*VOID #Unsigned
PieVectTable.rsvd12_4 0x0DF6 %*VOID #Unsigned
PieVectTable.rsvd12_5 0x0DF8 %*VOID #Unsigned
PieVectTable.rsvd12_6 0x0DFA %*VOID #Unsigned
PieVectTable.rsvd4_4 0x0D76 %*VOID #Unsigned
PieVectTable.rsvd4_5 0x0D78 %*VOID #Unsigned
PieVectTable.rsvd4_6 0x0D7A %*VOID #Unsigned
PieVectTable.rsvd5_3 0x0D84 %*VOID #Unsigned
PieVectTable.rsvd5_6 0x0D8A %*VOID #Unsigned
PieVectTable.rsvd5_7 0x0D8C %*VOID #Unsigned
PieVectTable.rsvd6_7 0x0D9C %*VOID #Unsigned
PieVectTable.rsvd6_8 0x0D9E %*VOID #Unsigned
PieVectTable.rsvd7_7 0x0DAC %*VOID #Unsigned
PieVectTable.rsvd7_8 0x0DAE %*VOID #Unsigned
PieVectTable.rsvd8_3 0x0DB4 %*VOID #Unsigned
PieVectTable.rsvd8_4 0x0DB6 %*VOID #Unsigned
PieVectTable.rsvd8_5 0x0DB8 %*VOID #Unsigned
PieVectTable.rsvd8_6 0x0DBA %*VOID #Unsigned
PieVectTable.rsvd8_7 0x0DBC %*VOID #Unsigned
PieVectTable.rsvd8_8 0x0DBE %*VOID #Unsigned
PieVectTable.rsvd9_7 0x0DCC %*VOID #Unsigned
PieVectTable.rsvd9_8 0x0DCE %*VOID #Unsigned
PieVectTable.RTOSINT 0x0D20 %*VOID #Unsigned
PieVectTable.SCIRXINTA 0x0DC0 %*VOID #Unsigned
PieVectTable.SCIRXINTB 0x0DC4 %*VOID #Unsigned
PieVectTable.SCITXINTA 0x0DC2 %*VOID #Unsigned
PieVectTable.SCITXINTB 0x0DC6 %*VOID #Unsigned
PieVectTable.SPIRXINTA 0x0D90 %*VOID #Unsigned
PieVectTable.SPIRXINTB 0x0D94 %*VOID #Unsigned
PieVectTable.SPITXINTA 0x0D92 %*VOID #Unsigned
PieVectTable.SPITXINTB 0x0D96 %*VOID #Unsigned
PieVectTable.TINT0 0x0D4C %*VOID #Unsigned
PieVectTable.TINT1 0x0D1A %*VOID #Unsigned
PieVectTable.TINT2 0x0D1C %*VOID #Unsigned
PieVectTable.USB0_INT 0x0D8E %*VOID #Unsigned
PieVectTable.USER1 0x0D28 %*VOID #Unsigned
PieVectTable.USER10 0x0D3A %*VOID #Unsigned
PieVectTable.USER11 0x0D3C %*VOID #Unsigned
PieVectTable.USER12 0x0D3E %*VOID #Unsigned
PieVectTable.USER2 0x0D2A %*VOID #Unsigned
PieVectTable.USER3 0x0D2C %*VOID #Unsigned
PieVectTable.USER4 0x0D2E %*VOID #Unsigned
PieVectTable.USER5 0x0D30 %*VOID #Unsigned
PieVectTable.USER6 0x0D32 %*VOID #Unsigned
PieVectTable.USER7 0x0D34 %*VOID #Unsigned
PieVectTable.USER8 0x0D36 %*VOID #Unsigned
PieVectTable.USER9 0x0D38 %*VOID #Unsigned
PieVectTable.WAKEINT 0x0D4E %*VOID #Unsigned
PieVectTable.XINT1 0x0D46 %*VOID #Unsigned
PieVectTable.XINT2 0x0D48 %*VOID #Unsigned
PieVectTable.XINT3 0x0DF0 %*VOID #Unsigned
PieVectTableInit.ADCINT1 0x3DA222 %*VOID #Unsigned
PieVectTableInit.ADCINT2 0x3DA224 %*VOID #Unsigned
PieVectTableInit.ADCINT3 0x3DA2B6 %*VOID #Unsigned
PieVectTableInit.ADCINT4 0x3DA2B8 %*VOID #Unsigned
PieVectTableInit.ADCINT5 0x3DA2BA %*VOID #Unsigned
PieVectTableInit.ADCINT6 0x3DA2BC %*VOID #Unsigned
PieVectTableInit.ADCINT7 0x3DA2BE %*VOID #Unsigned
PieVectTableInit.ADCINT8 0x3DA2C0 %*VOID #Unsigned
PieVectTableInit.ADCINT9 0x3DA22C %*VOID #Unsigned
PieVectTableInit.CLA1_INT1 0x3DA2C2 %*VOID #Unsigned
PieVectTableInit.CLA1_INT2 0x3DA2C4 %*VOID #Unsigned
PieVectTableInit.CLA1_INT3 0x3DA2C6 %*VOID #Unsigned
PieVectTableInit.CLA1_INT4 0x3DA2C8 %*VOID #Unsigned
PieVectTableInit.CLA1_INT5 0x3DA2CA %*VOID #Unsigned
PieVectTableInit.CLA1_INT6 0x3DA2CC %*VOID #Unsigned
PieVectTableInit.CLA1_INT7 0x3DA2CE %*VOID #Unsigned
PieVectTableInit.CLA1_INT8 0x3DA2D0 %*VOID #Unsigned
PieVectTableInit.DATALOG 0x3DA200 %*VOID #Unsigned
PieVectTableInit.DINTCH1 0x3DA282 %*VOID #Unsigned
PieVectTableInit.DINTCH2 0x3DA284 %*VOID #Unsigned
PieVectTableInit.DINTCH3 0x3DA286 %*VOID #Unsigned
PieVectTableInit.DINTCH4 0x3DA288 %*VOID #Unsigned
PieVectTableInit.DINTCH5 0x3DA28A %*VOID #Unsigned
PieVectTableInit.DINTCH6 0x3DA28C %*VOID #Unsigned
PieVectTableInit.ECAN0INTA 0x3DA2AA %*VOID #Unsigned
PieVectTableInit.ECAN1INTA 0x3DA2AC %*VOID #Unsigned
PieVectTableInit.ECAP1_INT 0x3DA252 %*VOID #Unsigned
PieVectTableInit.ECAP2_INT 0x3DA254 %*VOID #Unsigned
PieVectTableInit.ECAP3_INT 0x3DA256 %*VOID #Unsigned
PieVectTableInit.EMUINT 0x3DA204 %*VOID #Unsigned
PieVectTableInit.EPWM1_INT 0x3DA242 %*VOID #Unsigned
PieVectTableInit.EPWM1_TZINT 0x3DA232 %*VOID #Unsigned
PieVectTableInit.EPWM2_INT 0x3DA244 %*VOID #Unsigned
PieVectTableInit.EPWM2_TZINT 0x3DA234 %*VOID #Unsigned
PieVectTableInit.EPWM3_INT 0x3DA246 %*VOID #Unsigned
PieVectTableInit.EPWM3_TZINT 0x3DA236 %*VOID #Unsigned
PieVectTableInit.EPWM4_INT 0x3DA248 %*VOID #Unsigned
PieVectTableInit.EPWM4_TZINT 0x3DA238 %*VOID #Unsigned
PieVectTableInit.EPWM5_INT 0x3DA24A %*VOID #Unsigned
PieVectTableInit.EPWM5_TZINT 0x3DA23A %*VOID #Unsigned
PieVectTableInit.EPWM6_INT 0x3DA24C %*VOID #Unsigned
PieVectTableInit.EPWM6_TZINT 0x3DA23C %*VOID #Unsigned
PieVectTableInit.EPWM7_INT 0x3DA24E %*VOID #Unsigned
PieVectTableInit.EPWM7_TZINT 0x3DA23E %*VOID #Unsigned
PieVectTableInit.EPWM8_INT 0x3DA250 %*VOID #Unsigned
PieVectTableInit.EPWM8_TZINT 0x3DA240 %*VOID #Unsigned
PieVectTableInit.EQEP1_INT 0x3DA262 %*VOID #Unsigned
PieVectTableInit.EQEP2_INT 0x3DA264 %*VOID #Unsigned
PieVectTableInit.HRCAP1_INT 0x3DA25E %*VOID #Unsigned
PieVectTableInit.HRCAP2_INT 0x3DA260 %*VOID #Unsigned
PieVectTableInit.HRCAP3_INT 0x3DA268 %*VOID #Unsigned
PieVectTableInit.HRCAP4_INT 0x3DA26A %*VOID #Unsigned
PieVectTableInit.I2CINT1A 0x3DA292 %*VOID #Unsigned
PieVectTableInit.I2CINT2A 0x3DA294 %*VOID #Unsigned
PieVectTableInit.ILLEGAL 0x3DA208 %*VOID #Unsigned
PieVectTableInit.LUF 0x3DA2E0 %*VOID #Unsigned
PieVectTableInit.LVF 0x3DA2DE %*VOID #Unsigned
PieVectTableInit.MRINTA 0x3DA27A %*VOID #Unsigned
PieVectTableInit.MXINTA 0x3DA27C %*VOID #Unsigned
PieVectTableInit.NMI 0x3DA206 %*VOID #Unsigned
PieVectTableInit.PIE1_RESERVED 0x3DA1E2 %*VOID #Unsigned
PieVectTableInit.PIE10_RESERVED 0x3DA1F4 %*VOID #Unsigned
PieVectTableInit.PIE11_RESERVED 0x3DA1F6 %*VOID #Unsigned
PieVectTableInit.PIE12_RESERVED 0x3DA1F8 %*VOID #Unsigned
PieVectTableInit.PIE13_RESERVED 0x3DA1FA %*VOID #Unsigned
PieVectTableInit.PIE2_RESERVED 0x3DA1E4 %*VOID #Unsigned
PieVectTableInit.PIE3_RESERVED 0x3DA1E6 %*VOID #Unsigned
PieVectTableInit.PIE4_RESERVED 0x3DA1E8 %*VOID #Unsigned
PieVectTableInit.PIE5_RESERVED 0x3DA1EA %*VOID #Unsigned
PieVectTableInit.PIE6_RESERVED 0x3DA1EC %*VOID #Unsigned
PieVectTableInit.PIE7_RESERVED 0x3DA1EE %*VOID #Unsigned
PieVectTableInit.PIE8_RESERVED 0x3DA1F0 %*VOID #Unsigned
PieVectTableInit.PIE9_RESERVED 0x3DA1F2 %*VOID #Unsigned
PieVectTableInit.rsvd1_3 0x3DA226 %*VOID #Unsigned
PieVectTableInit.rsvd10_1 0x3DA2B2 %*VOID #Unsigned
PieVectTableInit.rsvd10_2 0x3DA2B4 %*VOID #Unsigned
PieVectTableInit.rsvd12_2 0x3DA2D4 %*VOID #Unsigned
PieVectTableInit.rsvd12_3 0x3DA2D6 %*VOID #Unsigned
PieVectTableInit.rsvd12_4 0x3DA2D8 %*VOID #Unsigned
PieVectTableInit.rsvd12_5 0x3DA2DA %*VOID #Unsigned
PieVectTableInit.rsvd12_6 0x3DA2DC %*VOID #Unsigned
PieVectTableInit.rsvd4_4 0x3DA258 %*VOID #Unsigned
PieVectTableInit.rsvd4_5 0x3DA25A %*VOID #Unsigned
PieVectTableInit.rsvd4_6 0x3DA25C %*VOID #Unsigned
PieVectTableInit.rsvd5_3 0x3DA266 %*VOID #Unsigned
PieVectTableInit.rsvd5_6 0x3DA26C %*VOID #Unsigned
PieVectTableInit.rsvd5_7 0x3DA26E %*VOID #Unsigned
PieVectTableInit.rsvd6_7 0x3DA27E %*VOID #Unsigned
PieVectTableInit.rsvd6_8 0x3DA280 %*VOID #Unsigned
PieVectTableInit.rsvd7_7 0x3DA28E %*VOID #Unsigned
PieVectTableInit.rsvd7_8 0x3DA290 %*VOID #Unsigned
PieVectTableInit.rsvd8_3 0x3DA296 %*VOID #Unsigned
PieVectTableInit.rsvd8_4 0x3DA298 %*VOID #Unsigned
PieVectTableInit.rsvd8_5 0x3DA29A %*VOID #Unsigned
PieVectTableInit.rsvd8_6 0x3DA29C %*VOID #Unsigned
PieVectTableInit.rsvd8_7 0x3DA29E %*VOID #Unsigned
PieVectTableInit.rsvd8_8 0x3DA2A0 %*VOID #Unsigned
PieVectTableInit.rsvd9_7 0x3DA2AE %*VOID #Unsigned
PieVectTableInit.rsvd9_8 0x3DA2B0 %*VOID #Unsigned
PieVectTableInit.RTOSINT 0x3DA202 %*VOID #Unsigned
PieVectTableInit.SCIRXINTA 0x3DA2A2 %*VOID #Unsigned
PieVectTableInit.SCIRXINTB 0x3DA2A6 %*VOID #Unsigned
PieVectTableInit.SCITXINTA 0x3DA2A4 %*VOID #Unsigned
PieVectTableInit.SCITXINTB 0x3DA2A8 %*VOID #Unsigned
PieVectTableInit.SPIRXINTA 0x3DA272 %*VOID #Unsigned
PieVectTableInit.SPIRXINTB 0x3DA276 %*VOID #Unsigned
PieVectTableInit.SPITXINTA 0x3DA274 %*VOID #Unsigned
PieVectTableInit.SPITXINTB 0x3DA278 %*VOID #Unsigned
PieVectTableInit.TINT0 0x3DA22E %*VOID #Unsigned
PieVectTableInit.TINT1 0x3DA1FC %*VOID #Unsigned
PieVectTableInit.TINT2 0x3DA1FE %*VOID #Unsigned
PieVectTableInit.USB0_INT 0x3DA270 %*VOID #Unsigned
PieVectTableInit.USER1 0x3DA20A %*VOID #Unsigned
PieVectTableInit.USER10 0x3DA21C %*VOID #Unsigned
PieVectTableInit.USER11 0x3DA21E %*VOID #Unsigned
PieVectTableInit.USER12 0x3DA220 %*VOID #Unsigned
PieVectTableInit.USER2 0x3DA20C %*VOID #Unsigned
PieVectTableInit.USER3 0x3DA20E %*VOID #Unsigned
PieVectTableInit.USER4 0x3DA210 %*VOID #Unsigned
PieVectTableInit.USER5 0x3DA212 %*VOID #Unsigned
PieVectTableInit.USER6 0x3DA214 %*VOID #Unsigned
PieVectTableInit.USER7 0x3DA216 %*VOID #Unsigned
PieVectTableInit.USER8 0x3DA218 %*VOID #Unsigned
PieVectTableInit.USER9 0x3DA21A %*VOID #Unsigned
PieVectTableInit.WAKEINT 0x3DA230 %*VOID #Unsigned
PieVectTableInit.XINT1 0x3DA228 %*VOID #Unsigned
PieVectTableInit.XINT2 0x3DA22A %*VOID #Unsigned
PieVectTableInit.XINT3 0x3DA2D2 %*VOID #Unsigned
PLL_peak_count_40_flag 0xC6A6 %U32 #Unsigned
PLL_peak_do_flag 0xC69A %U32 #Unsigned
PLL_peak_entry_flag 0xC69C %U32 #Unsigned
PLL_start_check_wait_flag 0xC684 %U32 #Unsigned
PLL_start_do_flag 0xC688 %U32 #Unsigned
PLL_start_entry_flag 0xC69E %U32 #Unsigned
PLL_start_exit_flag 0xC686 %U32 #Unsigned
PLL_theta_do_flag 0xC6A8 %U32 #Unsigned
PLL_theta_entry_flag 0xC6A4 %U32 #Unsigned
PLL_theta_rising_edge_flag 0xC6A2 %U32 #Unsigned
pRaw 0xC058 %*U16 #Unsigned
pTab 0xC056 %*STRUCT #Unsigned
pU16rd 0xC060 %*UCHAR #Unsigned
pull_down_relay_flag 0xC802 %U32 #Unsigned
pull_up_relay_flag 0xC800 %U32 #Unsigned
rRU.W_id 0xC6FA %FLOAT #Signed
rRY.RHO 0xC6F8 %FLOAT #Signed
rtDW.UnitDelay_DSTATE 0xC77C %FLOAT #Signed
rtDW.UnitDelay1_DSTATE 0xC774 %FLOAT #Signed
rtDW.UnitDelay1_DSTATE_n 0xC778 %FLOAT #Signed
rtDW.UnitDelay1_DSTATE_ns 0xC77A %FLOAT #Signed
rtDW.UnitDelay2_DSTATE 0xC776 %FLOAT #Signed
rtDW_boost.I_peak_previous_DSTATE_boost 0xC5F6 %FLOAT #Signed
rtDW_boost.UnitDelay_DSTATE_boost 0xC5F8 %FLOAT #Signed
rtDW_boost.UnitDelay_DSTATE_d_boost 0xC5FA %FLOAT #Signed
rtDW_boost.UnitDelay_DSTATE_h_boost 0xC5FC %FLOAT #Signed
rtDW_boost.UnitDelay1_DSTATE_boost 0xC5FE %FLOAT #Signed
rtDW_buck.I_peak_previous_DSTATE_buck 0xC7A6 %FLOAT #Signed
rtDW_buck.I_peak_previous_DSTATE_f_buck 0xC7A8 %FLOAT #Signed
rtDW_buck.UnitDelay_DSTATE_buck 0xC7AA %FLOAT #Signed
rtDW_buck.UnitDelay_DSTATE_n_buck 0xC7AE %FLOAT #Signed
rtDW_buck.UnitDelay1_DSTATE_buck 0xC7AC %FLOAT #Signed
rtDW_C_C.UnitDelay_DSTATE_C_C 0xC7C6 %FLOAT #Signed
rtDW_C_C.UnitDelay_DSTATE_o_C_C 0xC7C8 %FLOAT #Signed
rtDW_C_C.UnitDelay1_DSTATE_C_C 0xC7CA %FLOAT #Signed
rtDW_V_C.I_peak_previous_DSTATE_V_C 0xC5C8 %FLOAT #Signed
rtDW_V_C.sum 0xC5CC %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[0] 0xC500 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[1] 0xC502 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[10] 0xC514 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[11] 0xC516 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[12] 0xC518 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[13] 0xC51A %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[14] 0xC51C %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[15] 0xC51E %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[16] 0xC520 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[17] 0xC522 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[18] 0xC524 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[19] 0xC526 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[2] 0xC504 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[20] 0xC528 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[21] 0xC52A %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[22] 0xC52C %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[23] 0xC52E %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[24] 0xC530 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[25] 0xC532 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[26] 0xC534 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[27] 0xC536 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[28] 0xC538 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[29] 0xC53A %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[3] 0xC506 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[30] 0xC53C %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[31] 0xC53E %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[32] 0xC540 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[33] 0xC542 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[34] 0xC544 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[35] 0xC546 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[36] 0xC548 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[37] 0xC54A %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[38] 0xC54C %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[39] 0xC54E %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[4] 0xC508 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[40] 0xC550 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[41] 0xC552 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[42] 0xC554 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[43] 0xC556 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[44] 0xC558 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[45] 0xC55A %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[46] 0xC55C %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[47] 0xC55E %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[48] 0xC560 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[49] 0xC562 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[5] 0xC50A %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[50] 0xC564 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[51] 0xC566 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[52] 0xC568 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[53] 0xC56A %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[54] 0xC56C %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[55] 0xC56E %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[56] 0xC570 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[57] 0xC572 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[58] 0xC574 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[59] 0xC576 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[6] 0xC50C %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[60] 0xC578 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[61] 0xC57A %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[62] 0xC57C %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[63] 0xC57E %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[64] 0xC580 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[65] 0xC582 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[66] 0xC584 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[67] 0xC586 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[68] 0xC588 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[69] 0xC58A %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[7] 0xC50E %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[70] 0xC58C %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[71] 0xC58E %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[72] 0xC590 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[73] 0xC592 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[74] 0xC594 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[75] 0xC596 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[76] 0xC598 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[77] 0xC59A %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[78] 0xC59C %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[79] 0xC59E %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[8] 0xC510 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[80] 0xC5A0 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[81] 0xC5A2 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[82] 0xC5A4 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[83] 0xC5A6 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[84] 0xC5A8 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[85] 0xC5AA %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[86] 0xC5AC %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[87] 0xC5AE %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[88] 0xC5B0 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[89] 0xC5B2 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[9] 0xC512 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[90] 0xC5B4 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[91] 0xC5B6 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[92] 0xC5B8 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[93] 0xC5BA %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[94] 0xC5BC %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[95] 0xC5BE %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[96] 0xC5C0 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[97] 0xC5C2 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[98] 0xC5C4 %FLOAT #Signed
rtDW_V_C.TappedDelay_X_V_C[99] 0xC5C6 %FLOAT #Signed
rtDW_V_C.UnitDelay_DSTATE_V_C 0xC5CA %FLOAT #Signed
rtM 0x3DA3F6 %*STRUCT #Unsigned
rtM_boost 0x3DA3F8 %*STRUCT #Unsigned
rtM_buck 0x3DA3FA %*STRUCT #Unsigned
rtM_V_C 0x3DA3FC %*STRUCT #Unsigned
rtU.cosRHO 0xC76A %FLOAT #Signed
rtU.grid_voltage 0xC766 %FLOAT #Signed
rtU.sinRHO 0xC768 %FLOAT #Signed
rtU_boost.IL_boost 0xC5F4 %FLOAT #Signed
rtU_boost.V_op_boost 0xC5F0 %FLOAT #Signed
rtU_boost.Vref_boost 0xC5F2 %FLOAT #Signed
rtU_buck.IL_buck 0xC7A2 %FLOAT #Signed
rtU_buck.V_high_buck 0xC7A4 %FLOAT #Signed
rtU_buck.V_op_buck 0xC79E %FLOAT #Signed
rtU_buck.V_ref_buck 0xC7A0 %FLOAT #Signed
rtU_C_C.cos_value_C_C 0xC7D4 %FLOAT #Signed
rtU_C_C.inductor_current_C_C 0xC7CC %FLOAT #Signed
rtU_C_C.reference_current_C_C 0xC7CE %FLOAT #Signed
rtU_C_C.sin_value_C_C 0xC7D2 %FLOAT #Signed
rtU_C_C.U_DC_C_C 0xC7D0 %FLOAT #Signed
rtU_V_C.V_DC_V_C 0xC4C8 %FLOAT #Signed
rtU_V_C.Vref_V_C 0xC4CA %FLOAT #Signed
rtY.frequency 0xC76C %FLOAT #Signed
rtY.Ugrid_peak 0xC772 %FLOAT #Signed
rtY.UgridID 0xC76E %FLOAT #Signed
rtY.Wid 0xC770 %FLOAT #Signed
rtY_boost.CMP_B_boost 0xC5EC %U32 #Unsigned
rtY_boost.Iref_boost 0xC5EE %FLOAT #Signed
rtY_buck.CMPA_buck 0xC79A %U32 #Unsigned
rtY_buck.Iref_buck 0xC79C %FLOAT #Signed
rtY_C_C.CMP1A_C_C 0xC7C0 %U32 #Unsigned
rtY_C_C.CMP2A_C_C 0xC7C2 %U32 #Unsigned
rtY_C_C.Uinv_C_C 0xC7C4 %FLOAT #Signed
rtY_V_C.I_peak_ref_V_C 0xC4C4 %FLOAT #Signed
s_date 0xC7EE %U32 #Unsigned
s_time 0xC7F2 %U32 #Unsigned
save_var 0xC7EA %U16 #Unsigned
sci_ptr_terminal 0xC77E %*STRUCT #Unsigned
SciaRegs.rsvd1 0x7058 %U16 #Unsigned
SciaRegs.rsvd2 0x705D %U16 #Unsigned
SciaRegs.rsvd3 0x705E %U16 #Unsigned
SciaRegs.SCICCR.all 0x7050 %U16 #Unsigned
SciaRegs.SCICCR.bit.ADDRIDLE_MODE 0x7050 %B16 #MASK=0x8
SciaRegs.SCICCR.bit.LOOPBKENA 0x7050 %B16 #MASK=0x10
SciaRegs.SCICCR.bit.PARITY 0x7050 %B16 #MASK=0x40
SciaRegs.SCICCR.bit.PARITYENA 0x7050 %B16 #MASK=0x20
SciaRegs.SCICCR.bit.rsvd1 0x7050 %B16 #MASK=0xFF00
SciaRegs.SCICCR.bit.SCICHAR 0x7050 %B16 #MASK=0x7
SciaRegs.SCICCR.bit.STOPBITS 0x7050 %B16 #MASK=0x80
SciaRegs.SCICTL1.all 0x7051 %U16 #Unsigned
SciaRegs.SCICTL1.bit.rsvd1 0x7051 %B16 #MASK=0x10
SciaRegs.SCICTL1.bit.rsvd2 0x7051 %B16 #MASK=0xFF80
SciaRegs.SCICTL1.bit.RXENA 0x7051 %B16 #MASK=0x1
SciaRegs.SCICTL1.bit.RXERRINTENA 0x7051 %B16 #MASK=0x40
SciaRegs.SCICTL1.bit.SLEEP 0x7051 %B16 #MASK=0x4
SciaRegs.SCICTL1.bit.SWRESET 0x7051 %B16 #MASK=0x20
SciaRegs.SCICTL1.bit.TXENA 0x7051 %B16 #MASK=0x2
SciaRegs.SCICTL1.bit.TXWAKE 0x7051 %B16 #MASK=0x8
SciaRegs.SCICTL2.all 0x7054 %U16 #Unsigned
SciaRegs.SCICTL2.bit.rsvd1 0x7054 %B16 #MASK=0x3C
SciaRegs.SCICTL2.bit.rsvd2 0x7054 %B16 #MASK=0xFF00
SciaRegs.SCICTL2.bit.RXBKINTENA 0x7054 %B16 #MASK=0x2
SciaRegs.SCICTL2.bit.TXEMPTY 0x7054 %B16 #MASK=0x40
SciaRegs.SCICTL2.bit.TXINTENA 0x7054 %B16 #MASK=0x1
SciaRegs.SCICTL2.bit.TXRDY 0x7054 %B16 #MASK=0x80
SciaRegs.SCIFFCT.all 0x705C %U16 #Unsigned
SciaRegs.SCIFFCT.bit.ABD 0x705C %B16 #MASK=0x8000
SciaRegs.SCIFFCT.bit.ABDCLR 0x705C %B16 #MASK=0x4000
SciaRegs.SCIFFCT.bit.CDC 0x705C %B16 #MASK=0x2000
SciaRegs.SCIFFCT.bit.FFTXDLY 0x705C %B16 #MASK=0xFF
SciaRegs.SCIFFCT.bit.rsvd1 0x705C %B16 #MASK=0x1F00
SciaRegs.SCIFFRX.all 0x705B %U16 #Unsigned
SciaRegs.SCIFFRX.bit.RXFFIENA 0x705B %B16 #MASK=0x20
SciaRegs.SCIFFRX.bit.RXFFIL 0x705B %B16 #MASK=0x1F
SciaRegs.SCIFFRX.bit.RXFFINT 0x705B %B16 #MASK=0x80
SciaRegs.SCIFFRX.bit.RXFFINTCLR 0x705B %B16 #MASK=0x40
SciaRegs.SCIFFRX.bit.RXFFOVF 0x705B %B16 #MASK=0x8000
SciaRegs.SCIFFRX.bit.RXFFOVRCLR 0x705B %B16 #MASK=0x4000
SciaRegs.SCIFFRX.bit.RXFFST 0x705B %B16 #MASK=0x1F00
SciaRegs.SCIFFRX.bit.RXFIFORESET 0x705B %B16 #MASK=0x2000
SciaRegs.SCIFFTX.all 0x705A %U16 #Unsigned
SciaRegs.SCIFFTX.bit.SCIFFENA 0x705A %B16 #MASK=0x4000
SciaRegs.SCIFFTX.bit.SCIRST 0x705A %B16 #MASK=0x8000
SciaRegs.SCIFFTX.bit.TXFFIENA 0x705A %B16 #MASK=0x20
SciaRegs.SCIFFTX.bit.TXFFIL 0x705A %B16 #MASK=0x1F
SciaRegs.SCIFFTX.bit.TXFFINT 0x705A %B16 #MASK=0x80
SciaRegs.SCIFFTX.bit.TXFFINTCLR 0x705A %B16 #MASK=0x40
SciaRegs.SCIFFTX.bit.TXFFST 0x705A %B16 #MASK=0x1F00
SciaRegs.SCIFFTX.bit.TXFIFOXRESET 0x705A %B16 #MASK=0x2000
SciaRegs.SCIHBAUD 0x7052 %U16 #Unsigned
SciaRegs.SCILBAUD 0x7053 %U16 #Unsigned
SciaRegs.SCIPRI.all 0x705F %U16 #Unsigned
SciaRegs.SCIPRI.bit.FREE 0x705F %B16 #MASK=0x8
SciaRegs.SCIPRI.bit.rsvd1 0x705F %B16 #MASK=0x7
SciaRegs.SCIPRI.bit.rsvd2 0x705F %B16 #MASK=0xE0
SciaRegs.SCIPRI.bit.rsvd3 0x705F %B16 #MASK=0xFF00
SciaRegs.SCIPRI.bit.SOFT 0x705F %B16 #MASK=0x10
SciaRegs.SCIRXBUF.all 0x7057 %U16 #Unsigned
SciaRegs.SCIRXBUF.bit.rsvd1 0x7057 %B16 #MASK=0x3F00
SciaRegs.SCIRXBUF.bit.RXDT 0x7057 %B16 #MASK=0xFF
SciaRegs.SCIRXBUF.bit.SCIFFFE 0x7057 %B16 #MASK=0x8000
SciaRegs.SCIRXBUF.bit.SCIFFPE 0x7057 %B16 #MASK=0x4000
SciaRegs.SCIRXEMU 0x7056 %U16 #Unsigned
SciaRegs.SCIRXST.all 0x7055 %U16 #Unsigned
SciaRegs.SCIRXST.bit.BRKDT 0x7055 %B16 #MASK=0x20
SciaRegs.SCIRXST.bit.FE 0x7055 %B16 #MASK=0x10
SciaRegs.SCIRXST.bit.OE 0x7055 %B16 #MASK=0x8
SciaRegs.SCIRXST.bit.PE 0x7055 %B16 #MASK=0x4
SciaRegs.SCIRXST.bit.rsvd1 0x7055 %B16 #MASK=0x1
SciaRegs.SCIRXST.bit.rsvd2 0x7055 %B16 #MASK=0xFF00
SciaRegs.SCIRXST.bit.RXERROR 0x7055 %B16 #MASK=0x80
SciaRegs.SCIRXST.bit.RXRDY 0x7055 %B16 #MASK=0x40
SciaRegs.SCIRXST.bit.RXWAKE 0x7055 %B16 #MASK=0x2
SciaRegs.SCITXBUF 0x7059 %U16 #Unsigned
ScibRegs.rsvd1 0x7758 %U16 #Unsigned
ScibRegs.rsvd2 0x775D %U16 #Unsigned
ScibRegs.rsvd3 0x775E %U16 #Unsigned
ScibRegs.SCICCR.all 0x7750 %U16 #Unsigned
ScibRegs.SCICCR.bit.ADDRIDLE_MODE 0x7750 %B16 #MASK=0x8
ScibRegs.SCICCR.bit.LOOPBKENA 0x7750 %B16 #MASK=0x10
ScibRegs.SCICCR.bit.PARITY 0x7750 %B16 #MASK=0x40
ScibRegs.SCICCR.bit.PARITYENA 0x7750 %B16 #MASK=0x20
ScibRegs.SCICCR.bit.rsvd1 0x7750 %B16 #MASK=0xFF00
ScibRegs.SCICCR.bit.SCICHAR 0x7750 %B16 #MASK=0x7
ScibRegs.SCICCR.bit.STOPBITS 0x7750 %B16 #MASK=0x80
ScibRegs.SCICTL1.all 0x7751 %U16 #Unsigned
ScibRegs.SCICTL1.bit.rsvd1 0x7751 %B16 #MASK=0x10
ScibRegs.SCICTL1.bit.rsvd2 0x7751 %B16 #MASK=0xFF80
ScibRegs.SCICTL1.bit.RXENA 0x7751 %B16 #MASK=0x1
ScibRegs.SCICTL1.bit.RXERRINTENA 0x7751 %B16 #MASK=0x40
ScibRegs.SCICTL1.bit.SLEEP 0x7751 %B16 #MASK=0x4
ScibRegs.SCICTL1.bit.SWRESET 0x7751 %B16 #MASK=0x20
ScibRegs.SCICTL1.bit.TXENA 0x7751 %B16 #MASK=0x2
ScibRegs.SCICTL1.bit.TXWAKE 0x7751 %B16 #MASK=0x8
ScibRegs.SCICTL2.all 0x7754 %U16 #Unsigned
ScibRegs.SCICTL2.bit.rsvd1 0x7754 %B16 #MASK=0x3C
ScibRegs.SCICTL2.bit.rsvd2 0x7754 %B16 #MASK=0xFF00
ScibRegs.SCICTL2.bit.RXBKINTENA 0x7754 %B16 #MASK=0x2
ScibRegs.SCICTL2.bit.TXEMPTY 0x7754 %B16 #MASK=0x40
ScibRegs.SCICTL2.bit.TXINTENA 0x7754 %B16 #MASK=0x1
ScibRegs.SCICTL2.bit.TXRDY 0x7754 %B16 #MASK=0x80
ScibRegs.SCIFFCT.all 0x775C %U16 #Unsigned
ScibRegs.SCIFFCT.bit.ABD 0x775C %B16 #MASK=0x8000
ScibRegs.SCIFFCT.bit.ABDCLR 0x775C %B16 #MASK=0x4000
ScibRegs.SCIFFCT.bit.CDC 0x775C %B16 #MASK=0x2000
ScibRegs.SCIFFCT.bit.FFTXDLY 0x775C %B16 #MASK=0xFF
ScibRegs.SCIFFCT.bit.rsvd1 0x775C %B16 #MASK=0x1F00
ScibRegs.SCIFFRX.all 0x775B %U16 #Unsigned
ScibRegs.SCIFFRX.bit.RXFFIENA 0x775B %B16 #MASK=0x20
ScibRegs.SCIFFRX.bit.RXFFIL 0x775B %B16 #MASK=0x1F
ScibRegs.SCIFFRX.bit.RXFFINT 0x775B %B16 #MASK=0x80
ScibRegs.SCIFFRX.bit.RXFFINTCLR 0x775B %B16 #MASK=0x40
ScibRegs.SCIFFRX.bit.RXFFOVF 0x775B %B16 #MASK=0x8000
ScibRegs.SCIFFRX.bit.RXFFOVRCLR 0x775B %B16 #MASK=0x4000
ScibRegs.SCIFFRX.bit.RXFFST 0x775B %B16 #MASK=0x1F00
ScibRegs.SCIFFRX.bit.RXFIFORESET 0x775B %B16 #MASK=0x2000
ScibRegs.SCIFFTX.all 0x775A %U16 #Unsigned
ScibRegs.SCIFFTX.bit.SCIFFENA 0x775A %B16 #MASK=0x4000
ScibRegs.SCIFFTX.bit.SCIRST 0x775A %B16 #MASK=0x8000
ScibRegs.SCIFFTX.bit.TXFFIENA 0x775A %B16 #MASK=0x20
ScibRegs.SCIFFTX.bit.TXFFIL 0x775A %B16 #MASK=0x1F
ScibRegs.SCIFFTX.bit.TXFFINT 0x775A %B16 #MASK=0x80
ScibRegs.SCIFFTX.bit.TXFFINTCLR 0x775A %B16 #MASK=0x40
ScibRegs.SCIFFTX.bit.TXFFST 0x775A %B16 #MASK=0x1F00
ScibRegs.SCIFFTX.bit.TXFIFOXRESET 0x775A %B16 #MASK=0x2000
ScibRegs.SCIHBAUD 0x7752 %U16 #Unsigned
ScibRegs.SCILBAUD 0x7753 %U16 #Unsigned
ScibRegs.SCIPRI.all 0x775F %U16 #Unsigned
ScibRegs.SCIPRI.bit.FREE 0x775F %B16 #MASK=0x8
ScibRegs.SCIPRI.bit.rsvd1 0x775F %B16 #MASK=0x7
ScibRegs.SCIPRI.bit.rsvd2 0x775F %B16 #MASK=0xE0
ScibRegs.SCIPRI.bit.rsvd3 0x775F %B16 #MASK=0xFF00
ScibRegs.SCIPRI.bit.SOFT 0x775F %B16 #MASK=0x10
ScibRegs.SCIRXBUF.all 0x7757 %U16 #Unsigned
ScibRegs.SCIRXBUF.bit.rsvd1 0x7757 %B16 #MASK=0x3F00
ScibRegs.SCIRXBUF.bit.RXDT 0x7757 %B16 #MASK=0xFF
ScibRegs.SCIRXBUF.bit.SCIFFFE 0x7757 %B16 #MASK=0x8000
ScibRegs.SCIRXBUF.bit.SCIFFPE 0x7757 %B16 #MASK=0x4000
ScibRegs.SCIRXEMU 0x7756 %U16 #Unsigned
ScibRegs.SCIRXST.all 0x7755 %U16 #Unsigned
ScibRegs.SCIRXST.bit.BRKDT 0x7755 %B16 #MASK=0x20
ScibRegs.SCIRXST.bit.FE 0x7755 %B16 #MASK=0x10
ScibRegs.SCIRXST.bit.OE 0x7755 %B16 #MASK=0x8
ScibRegs.SCIRXST.bit.PE 0x7755 %B16 #MASK=0x4
ScibRegs.SCIRXST.bit.rsvd1 0x7755 %B16 #MASK=0x1
ScibRegs.SCIRXST.bit.rsvd2 0x7755 %B16 #MASK=0xFF00
ScibRegs.SCIRXST.bit.RXERROR 0x7755 %B16 #MASK=0x80
ScibRegs.SCIRXST.bit.RXRDY 0x7755 %B16 #MASK=0x40
ScibRegs.SCIRXST.bit.RXWAKE 0x7755 %B16 #MASK=0x2
ScibRegs.SCITXBUF 0x7759 %U16 #Unsigned
serial_nr 0xC7B6 %U32 #Unsigned
set_datetm 0xC7E9 %U16 #Unsigned
sincos 0x10C20 %S16 #Signed
spi_sm 0xC042 %U16 #Unsigned
SpiaRegs.rsvd1 0x7043 %U16 #Unsigned
SpiaRegs.rsvd2 0x7045 %U16 #Unsigned
SpiaRegs.rsvd3[0] 0x704D %U16 #Unsigned
SpiaRegs.rsvd3[1] 0x704E %U16 #Unsigned
SpiaRegs.SPIBRR 0x7044 %U16 #Unsigned
SpiaRegs.SPICCR.all 0x7040 %U16 #Unsigned
SpiaRegs.SPICCR.bit.CLKPOLARITY 0x7040 %B16 #MASK=0x40
SpiaRegs.SPICCR.bit.rsvd1 0x7040 %B16 #MASK=0x20
SpiaRegs.SPICCR.bit.rsvd2 0x7040 %B16 #MASK=0xFF00
SpiaRegs.SPICCR.bit.SPICHAR 0x7040 %B16 #MASK=0xF
SpiaRegs.SPICCR.bit.SPILBK 0x7040 %B16 #MASK=0x10
SpiaRegs.SPICCR.bit.SPISWRESET 0x7040 %B16 #MASK=0x80
SpiaRegs.SPICTL.all 0x7041 %U16 #Unsigned
SpiaRegs.SPICTL.bit.CLK_PHASE 0x7041 %B16 #MASK=0x8
SpiaRegs.SPICTL.bit.MASTER_SLAVE 0x7041 %B16 #MASK=0x4
SpiaRegs.SPICTL.bit.OVERRUNINTENA 0x7041 %B16 #MASK=0x10
SpiaRegs.SPICTL.bit.rsvd1 0x7041 %B16 #MASK=0xFFE0
SpiaRegs.SPICTL.bit.SPIINTENA 0x7041 %B16 #MASK=0x1
SpiaRegs.SPICTL.bit.TALK 0x7041 %B16 #MASK=0x2
SpiaRegs.SPIDAT 0x7049 %U16 #Unsigned
SpiaRegs.SPIFFCT.all 0x704C %U16 #Unsigned
SpiaRegs.SPIFFCT.bit.rsvd1 0x704C %B16 #MASK=0xFF00
SpiaRegs.SPIFFCT.bit.TXDLY 0x704C %B16 #MASK=0xFF
SpiaRegs.SPIFFRX.all 0x704B %U16 #Unsigned
SpiaRegs.SPIFFRX.bit.RXFFIENA 0x704B %B16 #MASK=0x20
SpiaRegs.SPIFFRX.bit.RXFFIL 0x704B %B16 #MASK=0x1F
SpiaRegs.SPIFFRX.bit.RXFFINT 0x704B %B16 #MASK=0x80
SpiaRegs.SPIFFRX.bit.RXFFINTCLR 0x704B %B16 #MASK=0x40
SpiaRegs.SPIFFRX.bit.RXFFOVF 0x704B %B16 #MASK=0x8000
SpiaRegs.SPIFFRX.bit.RXFFOVFCLR 0x704B %B16 #MASK=0x4000
SpiaRegs.SPIFFRX.bit.RXFFST 0x704B %B16 #MASK=0x1F00
SpiaRegs.SPIFFRX.bit.RXFIFORESET 0x704B %B16 #MASK=0x2000
SpiaRegs.SPIFFTX.all 0x704A %U16 #Unsigned
SpiaRegs.SPIFFTX.bit.SPIFFENA 0x704A %B16 #MASK=0x4000
SpiaRegs.SPIFFTX.bit.SPIRST 0x704A %B16 #MASK=0x8000
SpiaRegs.SPIFFTX.bit.TXFFIENA 0x704A %B16 #MASK=0x20
SpiaRegs.SPIFFTX.bit.TXFFIL 0x704A %B16 #MASK=0x1F
SpiaRegs.SPIFFTX.bit.TXFFINT 0x704A %B16 #MASK=0x80
SpiaRegs.SPIFFTX.bit.TXFFINTCLR 0x704A %B16 #MASK=0x40
SpiaRegs.SPIFFTX.bit.TXFFST 0x704A %B16 #MASK=0x1F00
SpiaRegs.SPIFFTX.bit.TXFIFO 0x704A %B16 #MASK=0x2000
SpiaRegs.SPIPRI.all 0x704F %U16 #Unsigned
SpiaRegs.SPIPRI.bit.FREE 0x704F %B16 #MASK=0x10
SpiaRegs.SPIPRI.bit.PRIORITY 0x704F %B16 #MASK=0x40
SpiaRegs.SPIPRI.bit.rsvd1 0x704F %B16 #MASK=0xC
SpiaRegs.SPIPRI.bit.rsvd2 0x704F %B16 #MASK=0xFF80
SpiaRegs.SPIPRI.bit.SOFT 0x704F %B16 #MASK=0x20
SpiaRegs.SPIPRI.bit.STEINV 0x704F %B16 #MASK=0x2
SpiaRegs.SPIPRI.bit.TRIWIRE 0x704F %B16 #MASK=0x1
SpiaRegs.SPIRXBUF 0x7047 %U16 #Unsigned
SpiaRegs.SPIRXEMU 0x7046 %U16 #Unsigned
SpiaRegs.SPISTS.all 0x7042 %U16 #Unsigned
SpiaRegs.SPISTS.bit.BUFFULL_FLAG 0x7042 %B16 #MASK=0x20
SpiaRegs.SPISTS.bit.INT_FLAG 0x7042 %B16 #MASK=0x40
SpiaRegs.SPISTS.bit.OVERRUN_FLAG 0x7042 %B16 #MASK=0x80
SpiaRegs.SPISTS.bit.rsvd1 0x7042 %B16 #MASK=0x1F
SpiaRegs.SPISTS.bit.rsvd2 0x7042 %B16 #MASK=0xFF00
SpiaRegs.SPITXBUF 0x7048 %U16 #Unsigned
SpibRegs.rsvd1 0x7743 %U16 #Unsigned
SpibRegs.rsvd2 0x7745 %U16 #Unsigned
SpibRegs.rsvd3[0] 0x774D %U16 #Unsigned
SpibRegs.rsvd3[1] 0x774E %U16 #Unsigned
SpibRegs.SPIBRR 0x7744 %U16 #Unsigned
SpibRegs.SPICCR.all 0x7740 %U16 #Unsigned
SpibRegs.SPICCR.bit.CLKPOLARITY 0x7740 %B16 #MASK=0x40
SpibRegs.SPICCR.bit.rsvd1 0x7740 %B16 #MASK=0x20
SpibRegs.SPICCR.bit.rsvd2 0x7740 %B16 #MASK=0xFF00
SpibRegs.SPICCR.bit.SPICHAR 0x7740 %B16 #MASK=0xF
SpibRegs.SPICCR.bit.SPILBK 0x7740 %B16 #MASK=0x10
SpibRegs.SPICCR.bit.SPISWRESET 0x7740 %B16 #MASK=0x80
SpibRegs.SPICTL.all 0x7741 %U16 #Unsigned
SpibRegs.SPICTL.bit.CLK_PHASE 0x7741 %B16 #MASK=0x8
SpibRegs.SPICTL.bit.MASTER_SLAVE 0x7741 %B16 #MASK=0x4
SpibRegs.SPICTL.bit.OVERRUNINTENA 0x7741 %B16 #MASK=0x10
SpibRegs.SPICTL.bit.rsvd1 0x7741 %B16 #MASK=0xFFE0
SpibRegs.SPICTL.bit.SPIINTENA 0x7741 %B16 #MASK=0x1
SpibRegs.SPICTL.bit.TALK 0x7741 %B16 #MASK=0x2
SpibRegs.SPIDAT 0x7749 %U16 #Unsigned
SpibRegs.SPIFFCT.all 0x774C %U16 #Unsigned
SpibRegs.SPIFFCT.bit.rsvd1 0x774C %B16 #MASK=0xFF00
SpibRegs.SPIFFCT.bit.TXDLY 0x774C %B16 #MASK=0xFF
SpibRegs.SPIFFRX.all 0x774B %U16 #Unsigned
SpibRegs.SPIFFRX.bit.RXFFIENA 0x774B %B16 #MASK=0x20
SpibRegs.SPIFFRX.bit.RXFFIL 0x774B %B16 #MASK=0x1F
SpibRegs.SPIFFRX.bit.RXFFINT 0x774B %B16 #MASK=0x80
SpibRegs.SPIFFRX.bit.RXFFINTCLR 0x774B %B16 #MASK=0x40
SpibRegs.SPIFFRX.bit.RXFFOVF 0x774B %B16 #MASK=0x8000
SpibRegs.SPIFFRX.bit.RXFFOVFCLR 0x774B %B16 #MASK=0x4000
SpibRegs.SPIFFRX.bit.RXFFST 0x774B %B16 #MASK=0x1F00
SpibRegs.SPIFFRX.bit.RXFIFORESET 0x774B %B16 #MASK=0x2000
SpibRegs.SPIFFTX.all 0x774A %U16 #Unsigned
SpibRegs.SPIFFTX.bit.SPIFFENA 0x774A %B16 #MASK=0x4000
SpibRegs.SPIFFTX.bit.SPIRST 0x774A %B16 #MASK=0x8000
SpibRegs.SPIFFTX.bit.TXFFIENA 0x774A %B16 #MASK=0x20
SpibRegs.SPIFFTX.bit.TXFFIL 0x774A %B16 #MASK=0x1F
SpibRegs.SPIFFTX.bit.TXFFINT 0x774A %B16 #MASK=0x80
SpibRegs.SPIFFTX.bit.TXFFINTCLR 0x774A %B16 #MASK=0x40
SpibRegs.SPIFFTX.bit.TXFFST 0x774A %B16 #MASK=0x1F00
SpibRegs.SPIFFTX.bit.TXFIFO 0x774A %B16 #MASK=0x2000
SpibRegs.SPIPRI.all 0x774F %U16 #Unsigned
SpibRegs.SPIPRI.bit.FREE 0x774F %B16 #MASK=0x10
SpibRegs.SPIPRI.bit.PRIORITY 0x774F %B16 #MASK=0x40
SpibRegs.SPIPRI.bit.rsvd1 0x774F %B16 #MASK=0xC
SpibRegs.SPIPRI.bit.rsvd2 0x774F %B16 #MASK=0xFF80
SpibRegs.SPIPRI.bit.SOFT 0x774F %B16 #MASK=0x20
SpibRegs.SPIPRI.bit.STEINV 0x774F %B16 #MASK=0x2
SpibRegs.SPIPRI.bit.TRIWIRE 0x774F %B16 #MASK=0x1
SpibRegs.SPIRXBUF 0x7747 %U16 #Unsigned
SpibRegs.SPIRXEMU 0x7746 %U16 #Unsigned
SpibRegs.SPISTS.all 0x7742 %U16 #Unsigned
SpibRegs.SPISTS.bit.BUFFULL_FLAG 0x7742 %B16 #MASK=0x20
SpibRegs.SPISTS.bit.INT_FLAG 0x7742 %B16 #MASK=0x40
SpibRegs.SPISTS.bit.OVERRUN_FLAG 0x7742 %B16 #MASK=0x80
SpibRegs.SPISTS.bit.rsvd1 0x7742 %B16 #MASK=0x1F
SpibRegs.SPISTS.bit.rsvd2 0x7742 %B16 #MASK=0xFF00
SpibRegs.SPITXBUF 0x7748 %U16 #Unsigned
start_control_entry_flag 0xC704 %U32 #Unsigned
start_control_events_flag 0xC70C %U32 #Unsigned
start_control_exit_flag 0xC710 %U32 #Unsigned
start_control_grid_not_ok_flag 0xC712 %U32 #Unsigned
start_time 0xC7D7 %U16 #Unsigned
state_machine_timer_1ms 0xC7FA %U32 #Unsigned
state_table_inveter[0][0] 0xC740 %ENUM #Signed
state_table_inveter[0][1] 0xC742 %ENUM #Signed
state_table_inveter[0][2] 0xC744 %ENUM #Signed
state_table_inveter[0][3] 0xC746 %ENUM #Signed
state_table_inveter[0][4] 0xC748 %ENUM #Signed
state_table_inveter[0][5] 0xC74A %ENUM #Signed
state_table_inveter[1][0] 0xC74C %ENUM #Signed
state_table_inveter[1][1] 0xC74E %ENUM #Signed
state_table_inveter[1][2] 0xC750 %ENUM #Signed
state_table_inveter[1][3] 0xC752 %ENUM #Signed
state_table_inveter[1][4] 0xC754 %ENUM #Signed
state_table_inveter[1][5] 0xC756 %ENUM #Signed
state_table_inveter[2][0] 0xC758 %ENUM #Signed
state_table_inveter[2][1] 0xC75A %ENUM #Signed
state_table_inveter[2][2] 0xC75C %ENUM #Signed
state_table_inveter[2][3] 0xC75E %ENUM #Signed
state_table_inveter[2][4] 0xC760 %ENUM #Signed
state_table_inveter[2][5] 0xC762 %ENUM #Signed
state_table_inveter_events[0] 0xC71C %*ENUM #Unsigned
state_table_inveter_events[1] 0xC71E %*ENUM #Unsigned
state_table_inveter_events[2] 0xC720 %*ENUM #Unsigned
sw_timer_100ms 0xC7DB %U16 #Unsigned
sw_timer_100us 0xC7F4 %U32 #Unsigned
sw_timer_10ms 0xC7D8 %U16 #Unsigned
sw_timer_1ms 0xC7E0 %U16 #Unsigned
sw_timer_1s 0xC7D6 %U16 #Unsigned
swt_fifo[0] 0xC080 %UCHAR #Unsigned
swt_fifo[1] 0xC081 %UCHAR #Unsigned
swt_fifo[10] 0xC08A %UCHAR #Unsigned
swt_fifo[11] 0xC08B %UCHAR #Unsigned
swt_fifo[12] 0xC08C %UCHAR #Unsigned
swt_fifo[13] 0xC08D %UCHAR #Unsigned
swt_fifo[14] 0xC08E %UCHAR #Unsigned
swt_fifo[15] 0xC08F %UCHAR #Unsigned
swt_fifo[16] 0xC090 %UCHAR #Unsigned
swt_fifo[17] 0xC091 %UCHAR #Unsigned
swt_fifo[18] 0xC092 %UCHAR #Unsigned
swt_fifo[19] 0xC093 %UCHAR #Unsigned
swt_fifo[2] 0xC082 %UCHAR #Unsigned
swt_fifo[20] 0xC094 %UCHAR #Unsigned
swt_fifo[21] 0xC095 %UCHAR #Unsigned
swt_fifo[22] 0xC096 %UCHAR #Unsigned
swt_fifo[23] 0xC097 %UCHAR #Unsigned
swt_fifo[24] 0xC098 %UCHAR #Unsigned
swt_fifo[25] 0xC099 %UCHAR #Unsigned
swt_fifo[26] 0xC09A %UCHAR #Unsigned
swt_fifo[27] 0xC09B %UCHAR #Unsigned
swt_fifo[28] 0xC09C %UCHAR #Unsigned
swt_fifo[29] 0xC09D %UCHAR #Unsigned
swt_fifo[3] 0xC083 %UCHAR #Unsigned
swt_fifo[30] 0xC09E %UCHAR #Unsigned
swt_fifo[31] 0xC09F %UCHAR #Unsigned
swt_fifo[4] 0xC084 %UCHAR #Unsigned
swt_fifo[5] 0xC085 %UCHAR #Unsigned
swt_fifo[6] 0xC086 %UCHAR #Unsigned
swt_fifo[7] 0xC087 %UCHAR #Unsigned
swt_fifo[8] 0xC088 %UCHAR #Unsigned
swt_fifo[9] 0xC089 %UCHAR #Unsigned
swt_fifo_rd 0xC04F %UCHAR #Unsigned
swt_fifo_wr 0xC047 %UCHAR #Unsigned
SysCtrlRegs.CLKCTL.all 0x7012 %U16 #Unsigned
SysCtrlRegs.CLKCTL.bit.INTOSC1HALTI 0x7012 %B16 #MASK=0x200
SysCtrlRegs.CLKCTL.bit.INTOSC1OFF 0x7012 %B16 #MASK=0x100
SysCtrlRegs.CLKCTL.bit.INTOSC2HALTI 0x7012 %B16 #MASK=0x800
SysCtrlRegs.CLKCTL.bit.INTOSC2OFF 0x7012 %B16 #MASK=0x400
SysCtrlRegs.CLKCTL.bit.NMIRESETSEL 0x7012 %B16 #MASK=0x8000
SysCtrlRegs.CLKCTL.bit.OSCCLKSRC2SEL 0x7012 %B16 #MASK=0x2
SysCtrlRegs.CLKCTL.bit.OSCCLKSRCSEL 0x7012 %B16 #MASK=0x1
SysCtrlRegs.CLKCTL.bit.TMR2CLKPRESCALE 0x7012 %B16 #MASK=0xE0
SysCtrlRegs.CLKCTL.bit.TMR2CLKSRCSEL 0x7012 %B16 #MASK=0x18
SysCtrlRegs.CLKCTL.bit.WDCLKSRCSEL 0x7012 %B16 #MASK=0x4
SysCtrlRegs.CLKCTL.bit.WDHALTI 0x7012 %B16 #MASK=0x1000
SysCtrlRegs.CLKCTL.bit.XCLKINOFF 0x7012 %B16 #MASK=0x2000
SysCtrlRegs.CLKCTL.bit.XTALOSCOFF 0x7012 %B16 #MASK=0x4000
SysCtrlRegs.EPWMCFG.all 0x703A %U16 #Unsigned
SysCtrlRegs.EPWMCFG.bit.CONFIG 0x703A %B16 #MASK=0x1
SysCtrlRegs.EPWMCFG.bit.rsvd1 0x703A %B16 #MASK=0xFFFE
SysCtrlRegs.INTOSC1TRIM.all 0x7014 %U16 #Unsigned
SysCtrlRegs.INTOSC1TRIM.bit.COARSETRIM 0x7014 %B16 #MASK=0xFF
SysCtrlRegs.INTOSC1TRIM.bit.FINETRIM 0x7014 %B16 #MASK=0x7E00
SysCtrlRegs.INTOSC1TRIM.bit.rsvd1 0x7014 %B16 #MASK=0x100
SysCtrlRegs.INTOSC1TRIM.bit.rsvd2 0x7014 %B16 #MASK=0x8000
SysCtrlRegs.INTOSC2TRIM.all 0x7016 %U16 #Unsigned
SysCtrlRegs.INTOSC2TRIM.bit.COARSETRIM 0x7016 %B16 #MASK=0xFF
SysCtrlRegs.INTOSC2TRIM.bit.FINETRIM 0x7016 %B16 #MASK=0x7E00
SysCtrlRegs.INTOSC2TRIM.bit.rsvd1 0x7016 %B16 #MASK=0x100
SysCtrlRegs.INTOSC2TRIM.bit.rsvd2 0x7016 %B16 #MASK=0x8000
SysCtrlRegs.JTAGDEBUG.all 0x702A %U16 #Unsigned
SysCtrlRegs.JTAGDEBUG.bit.JTAGDIS 0x702A %B16 #MASK=0x1
SysCtrlRegs.JTAGDEBUG.bit.rsvd1 0x702A %B16 #MASK=0xFFFE
SysCtrlRegs.LOSPCP.all 0x701B %U16 #Unsigned
SysCtrlRegs.LOSPCP.bit.LSPCLK 0x701B %B16 #MASK=0x7
SysCtrlRegs.LOSPCP.bit.rsvd1 0x701B %B16 #MASK=0xFFF8
SysCtrlRegs.LPMCR0.all 0x701E %U16 #Unsigned
SysCtrlRegs.LPMCR0.bit.LPM 0x701E %B16 #MASK=0x3
SysCtrlRegs.LPMCR0.bit.QUALSTDBY 0x701E %B16 #MASK=0xFC
SysCtrlRegs.LPMCR0.bit.rsvd1 0x701E %B16 #MASK=0x7F00
SysCtrlRegs.LPMCR0.bit.WDINTE 0x701E %B16 #MASK=0x8000
SysCtrlRegs.PCLKCR0.all 0x701C %U16 #Unsigned
SysCtrlRegs.PCLKCR0.bit.ADCENCLK 0x701C %B16 #MASK=0x8
SysCtrlRegs.PCLKCR0.bit.ECANAENCLK 0x701C %B16 #MASK=0x4000
SysCtrlRegs.PCLKCR0.bit.HRPWMENCLK 0x701C %B16 #MASK=0x1
SysCtrlRegs.PCLKCR0.bit.I2CAENCLK 0x701C %B16 #MASK=0x10
SysCtrlRegs.PCLKCR0.bit.MCBSPAENCLK 0x701C %B16 #MASK=0x1000
SysCtrlRegs.PCLKCR0.bit.rsvd1 0x701C %B16 #MASK=0x2
SysCtrlRegs.PCLKCR0.bit.rsvd2 0x701C %B16 #MASK=0x20
SysCtrlRegs.PCLKCR0.bit.rsvd3 0x701C %B16 #MASK=0xC0
SysCtrlRegs.PCLKCR0.bit.rsvd4 0x701C %B16 #MASK=0x2000
SysCtrlRegs.PCLKCR0.bit.rsvd5 0x701C %B16 #MASK=0x8000
SysCtrlRegs.PCLKCR0.bit.SCIAENCLK 0x701C %B16 #MASK=0x400
SysCtrlRegs.PCLKCR0.bit.SCIBENCLK 0x701C %B16 #MASK=0x800
SysCtrlRegs.PCLKCR0.bit.SPIAENCLK 0x701C %B16 #MASK=0x100
SysCtrlRegs.PCLKCR0.bit.SPIBENCLK 0x701C %B16 #MASK=0x200
SysCtrlRegs.PCLKCR0.bit.TBCLKSYNC 0x701C %B16 #MASK=0x4
SysCtrlRegs.PCLKCR1.all 0x701D %U16 #Unsigned
SysCtrlRegs.PCLKCR1.bit.ECAP1ENCLK 0x701D %B16 #MASK=0x100
SysCtrlRegs.PCLKCR1.bit.ECAP2ENCLK 0x701D %B16 #MASK=0x200
SysCtrlRegs.PCLKCR1.bit.ECAP3ENCLK 0x701D %B16 #MASK=0x400
SysCtrlRegs.PCLKCR1.bit.EPWM1ENCLK 0x701D %B16 #MASK=0x1
SysCtrlRegs.PCLKCR1.bit.EPWM2ENCLK 0x701D %B16 #MASK=0x2
SysCtrlRegs.PCLKCR1.bit.EPWM3ENCLK 0x701D %B16 #MASK=0x4
SysCtrlRegs.PCLKCR1.bit.EPWM4ENCLK 0x701D %B16 #MASK=0x8
SysCtrlRegs.PCLKCR1.bit.EPWM5ENCLK 0x701D %B16 #MASK=0x10
SysCtrlRegs.PCLKCR1.bit.EPWM6ENCLK 0x701D %B16 #MASK=0x20
SysCtrlRegs.PCLKCR1.bit.EPWM7ENCLK 0x701D %B16 #MASK=0x40
SysCtrlRegs.PCLKCR1.bit.EPWM8ENCLK 0x701D %B16 #MASK=0x80
SysCtrlRegs.PCLKCR1.bit.EQEP1ENCLK 0x701D %B16 #MASK=0x4000
SysCtrlRegs.PCLKCR1.bit.EQEP2ENCLK 0x701D %B16 #MASK=0x8000
SysCtrlRegs.PCLKCR1.bit.rsvd1 0x701D %B16 #MASK=0x3800
SysCtrlRegs.PCLKCR2.all 0x7019 %U16 #Unsigned
SysCtrlRegs.PCLKCR2.bit.HRCAP1ENCLK 0x7019 %B16 #MASK=0x100
SysCtrlRegs.PCLKCR2.bit.HRCAP2ENCLK 0x7019 %B16 #MASK=0x200
SysCtrlRegs.PCLKCR2.bit.HRCAP3ENCLK 0x7019 %B16 #MASK=0x400
SysCtrlRegs.PCLKCR2.bit.HRCAP4ENCLK 0x7019 %B16 #MASK=0x800
SysCtrlRegs.PCLKCR2.bit.rsvd1 0x7019 %B16 #MASK=0xFF
SysCtrlRegs.PCLKCR2.bit.rsvd2 0x7019 %B16 #MASK=0xF000
SysCtrlRegs.PCLKCR3.all 0x7020 %U16 #Unsigned
SysCtrlRegs.PCLKCR3.bit.CLA1ENCLK 0x7020 %B16 #MASK=0x4000
SysCtrlRegs.PCLKCR3.bit.COMP1ENCLK 0x7020 %B16 #MASK=0x1
SysCtrlRegs.PCLKCR3.bit.COMP2ENCLK 0x7020 %B16 #MASK=0x2
SysCtrlRegs.PCLKCR3.bit.COMP3ENCLK 0x7020 %B16 #MASK=0x4
SysCtrlRegs.PCLKCR3.bit.CPUTIMER0ENCLK 0x7020 %B16 #MASK=0x100
SysCtrlRegs.PCLKCR3.bit.CPUTIMER1ENCLK 0x7020 %B16 #MASK=0x200
SysCtrlRegs.PCLKCR3.bit.CPUTIMER2ENCLK 0x7020 %B16 #MASK=0x400
SysCtrlRegs.PCLKCR3.bit.DMAENCLK 0x7020 %B16 #MASK=0x800
SysCtrlRegs.PCLKCR3.bit.rsvd1 0x7020 %B16 #MASK=0xF8
SysCtrlRegs.PCLKCR3.bit.rsvd2 0x7020 %B16 #MASK=0x1000
SysCtrlRegs.PCLKCR3.bit.rsvd3 0x7020 %B16 #MASK=0x2000
SysCtrlRegs.PCLKCR3.bit.USB0ENCLK 0x7020 %B16 #MASK=0x8000
SysCtrlRegs.PLL2CTL.all 0x7030 %U16 #Unsigned
SysCtrlRegs.PLL2CTL.bit.PLL2CLKSRCSEL 0x7030 %B16 #MASK=0x3
SysCtrlRegs.PLL2CTL.bit.PLL2EN 0x7030 %B16 #MASK=0x4
SysCtrlRegs.PLL2CTL.bit.rsvd1 0x7030 %B16 #MASK=0xFFF8
SysCtrlRegs.PLL2MULT.all 0x7032 %U16 #Unsigned
SysCtrlRegs.PLL2MULT.bit.PLL2MULT 0x7032 %B16 #MASK=0xF
SysCtrlRegs.PLL2MULT.bit.rsvd1 0x7032 %B16 #MASK=0xFFF0
SysCtrlRegs.PLL2STS.all 0x7034 %U16 #Unsigned
SysCtrlRegs.PLL2STS.bit.PLL2LOCKS 0x7034 %B16 #MASK=0x1
SysCtrlRegs.PLL2STS.bit.rsvd1 0x7034 %B16 #MASK=0xFFFE
SysCtrlRegs.PLLCR.all 0x7021 %U16 #Unsigned
SysCtrlRegs.PLLCR.bit.DIV 0x7021 %B16 #MASK=0x1F
SysCtrlRegs.PLLCR.bit.rsvd1 0x7021 %B16 #MASK=0xFFE0
SysCtrlRegs.PLLLOCKPRD 0x7013 %U16 #Unsigned
SysCtrlRegs.PLLSTS.all 0x7011 %U16 #Unsigned
SysCtrlRegs.PLLSTS.bit.DIVSEL 0x7011 %B16 #MASK=0x180
SysCtrlRegs.PLLSTS.bit.MCLKCLR 0x7011 %B16 #MASK=0x10
SysCtrlRegs.PLLSTS.bit.MCLKOFF 0x7011 %B16 #MASK=0x40
SysCtrlRegs.PLLSTS.bit.MCLKSTS 0x7011 %B16 #MASK=0x8
SysCtrlRegs.PLLSTS.bit.NORMRDYE 0x7011 %B16 #MASK=0x8000
SysCtrlRegs.PLLSTS.bit.OSCOFF 0x7011 %B16 #MASK=0x20
SysCtrlRegs.PLLSTS.bit.PLLLOCKS 0x7011 %B16 #MASK=0x1
SysCtrlRegs.PLLSTS.bit.PLLOFF 0x7011 %B16 #MASK=0x4
SysCtrlRegs.PLLSTS.bit.rsvd1 0x7011 %B16 #MASK=0x2
SysCtrlRegs.PLLSTS.bit.rsvd2 0x7011 %B16 #MASK=0x7E00
SysCtrlRegs.rsvd1 0x7015 %U16 #Unsigned
SysCtrlRegs.rsvd10 0x7035 %U16 #Unsigned
SysCtrlRegs.rsvd11[0] 0x7037 %U16 #Unsigned
SysCtrlRegs.rsvd11[1] 0x7038 %U16 #Unsigned
SysCtrlRegs.rsvd11[2] 0x7039 %U16 #Unsigned
SysCtrlRegs.rsvd12[0] 0x703B %U16 #Unsigned
SysCtrlRegs.rsvd12[1] 0x703C %U16 #Unsigned
SysCtrlRegs.rsvd12[2] 0x703D %U16 #Unsigned
SysCtrlRegs.rsvd12[3] 0x703E %U16 #Unsigned
SysCtrlRegs.rsvd12[4] 0x703F %U16 #Unsigned
SysCtrlRegs.rsvd2[0] 0x7017 %U16 #Unsigned
SysCtrlRegs.rsvd2[1] 0x7018 %U16 #Unsigned
SysCtrlRegs.rsvd3 0x701A %U16 #Unsigned
SysCtrlRegs.rsvd4 0x701F %U16 #Unsigned
SysCtrlRegs.rsvd5 0x7024 %U16 #Unsigned
SysCtrlRegs.rsvd6[0] 0x7026 %U16 #Unsigned
SysCtrlRegs.rsvd6[1] 0x7027 %U16 #Unsigned
SysCtrlRegs.rsvd6[2] 0x7028 %U16 #Unsigned
SysCtrlRegs.rsvd7[0] 0x702B %U16 #Unsigned
SysCtrlRegs.rsvd7[1] 0x702C %U16 #Unsigned
SysCtrlRegs.rsvd7[2] 0x702D %U16 #Unsigned
SysCtrlRegs.rsvd7[3] 0x702E %U16 #Unsigned
SysCtrlRegs.rsvd7[4] 0x702F %U16 #Unsigned
SysCtrlRegs.rsvd8 0x7031 %U16 #Unsigned
SysCtrlRegs.rsvd9 0x7033 %U16 #Unsigned
SysCtrlRegs.SCSR 0x7022 %U16 #Unsigned
SysCtrlRegs.SYSCLK2CNTR 0x7036 %U16 #Unsigned
SysCtrlRegs.WDCNTR 0x7023 %U16 #Unsigned
SysCtrlRegs.WDCR 0x7029 %U16 #Unsigned
SysCtrlRegs.WDKEY 0x7025 %U16 #Unsigned
SysCtrlRegs.XCLK.all 0x7010 %U16 #Unsigned
SysCtrlRegs.XCLK.bit.rsvd1 0x7010 %B16 #MASK=0x3C
SysCtrlRegs.XCLK.bit.rsvd2 0x7010 %B16 #MASK=0xFF80
SysCtrlRegs.XCLK.bit.XCLKINSEL 0x7010 %B16 #MASK=0x40
SysCtrlRegs.XCLK.bit.XCLKOUTDIV 0x7010 %B16 #MASK=0x3
SysPwrCtrlRegs.BORCFG.all 0x0985 %U16 #Unsigned
SysPwrCtrlRegs.BORCFG.bit.BORENZ 0x0985 %B16 #MASK=0x1
SysPwrCtrlRegs.BORCFG.bit.rsvd1 0x0985 %B16 #MASK=0xFFFE
SysPwrCtrlRegs.rsvd1[0] 0x0986 %U16 #Unsigned
SysPwrCtrlRegs.rsvd1[1] 0x0987 %U16 #Unsigned
t100ms 0xC7DD %U16 #Unsigned
t10ms 0xC7E2 %U16 #Unsigned
tabptr[0].name[0] 0xC7B4 %UCHAR #Unsigned
tabptr[0].name[1] 0xC7B5 %UCHAR #Unsigned
tabptr[0].name[10] 0xC7BE %UCHAR #Unsigned
tabptr[0].name[11] 0xC7BF %UCHAR #Unsigned
tabptr[0].name[2] 0xC7B6 %UCHAR #Unsigned
tabptr[0].name[3] 0xC7B7 %UCHAR #Unsigned
tabptr[0].name[4] 0xC7B8 %UCHAR #Unsigned
tabptr[0].name[5] 0xC7B9 %UCHAR #Unsigned
tabptr[0].name[6] 0xC7BA %UCHAR #Unsigned
tabptr[0].name[7] 0xC7BB %UCHAR #Unsigned
tabptr[0].name[8] 0xC7BC %UCHAR #Unsigned
tabptr[0].name[9] 0xC7BD %UCHAR #Unsigned
tabptr[0].pmax 0xC7C4 %U32 #Unsigned
tabptr[0].pmin 0xC7C6 %U32 #Unsigned
tabptr[0].ptr 0xC7C2 %U32 #Unsigned
tabptr[0].type 0xC7C1 %U16 #Unsigned
tabptr[0].unit 0xC7C0 %U16 #Unsigned
tabsize[0] 0xC7B1 %U16 #Unsigned
tabtitle[0][0] 0x3DA3EA %UCHAR #Unsigned
tabtitle[0][1] 0x3DA3EB %UCHAR #Unsigned
tabtitle[0][10] 0x3DA3F4 %UCHAR #Unsigned
tabtitle[0][11] 0x3DA3F5 %UCHAR #Unsigned
tabtitle[0][2] 0x3DA3EC %UCHAR #Unsigned
tabtitle[0][3] 0x3DA3ED %UCHAR #Unsigned
tabtitle[0][4] 0x3DA3EE %UCHAR #Unsigned
tabtitle[0][5] 0x3DA3EF %UCHAR #Unsigned
tabtitle[0][6] 0x3DA3F0 %UCHAR #Unsigned
tabtitle[0][7] 0x3DA3F1 %UCHAR #Unsigned
tabtitle[0][8] 0x3DA3F2 %UCHAR #Unsigned
tabtitle[0][9] 0x3DA3F3 %UCHAR #Unsigned
Task1_CNT 0x8000 %U32 #Unsigned
time_1000ms 0xC7DA %U16 #Unsigned
time_100ms 0xC7D9 %U16 #Unsigned
time_10ms 0xC7DC %U16 #Unsigned
tmp16 0xC040 %U16 #Unsigned
tmp32 0xC05C %U32 #Unsigned
tmt_dat 0xC044 %UCHAR #Unsigned
trip_zone_clear_flag 0xC7F6 %U32 #Unsigned
uart_address 0xC041 %UCHAR #Unsigned
uart_bbx_1st_data 0xC05A %U32 #Unsigned
uart_cmd[0] 0xC2C0 %U32 #Unsigned
uart_cmd[1] 0xC2C2 %U32 #Unsigned
uart_cmd[10] 0xC2D4 %U32 #Unsigned
uart_cmd[100] 0xC388 %U32 #Unsigned
uart_cmd[101] 0xC38A %U32 #Unsigned
uart_cmd[102] 0xC38C %U32 #Unsigned
uart_cmd[103] 0xC38E %U32 #Unsigned
uart_cmd[104] 0xC390 %U32 #Unsigned
uart_cmd[105] 0xC392 %U32 #Unsigned
uart_cmd[106] 0xC394 %U32 #Unsigned
uart_cmd[107] 0xC396 %U32 #Unsigned
uart_cmd[108] 0xC398 %U32 #Unsigned
uart_cmd[109] 0xC39A %U32 #Unsigned
uart_cmd[11] 0xC2D6 %U32 #Unsigned
uart_cmd[110] 0xC39C %U32 #Unsigned
uart_cmd[111] 0xC39E %U32 #Unsigned
uart_cmd[112] 0xC3A0 %U32 #Unsigned
uart_cmd[113] 0xC3A2 %U32 #Unsigned
uart_cmd[114] 0xC3A4 %U32 #Unsigned
uart_cmd[115] 0xC3A6 %U32 #Unsigned
uart_cmd[116] 0xC3A8 %U32 #Unsigned
uart_cmd[117] 0xC3AA %U32 #Unsigned
uart_cmd[118] 0xC3AC %U32 #Unsigned
uart_cmd[119] 0xC3AE %U32 #Unsigned
uart_cmd[12] 0xC2D8 %U32 #Unsigned
uart_cmd[120] 0xC3B0 %U32 #Unsigned
uart_cmd[121] 0xC3B2 %U32 #Unsigned
uart_cmd[122] 0xC3B4 %U32 #Unsigned
uart_cmd[123] 0xC3B6 %U32 #Unsigned
uart_cmd[124] 0xC3B8 %U32 #Unsigned
uart_cmd[125] 0xC3BA %U32 #Unsigned
uart_cmd[126] 0xC3BC %U32 #Unsigned
uart_cmd[127] 0xC3BE %U32 #Unsigned
uart_cmd[128] 0xC3C0 %U32 #Unsigned
uart_cmd[129] 0xC3C2 %U32 #Unsigned
uart_cmd[13] 0xC2DA %U32 #Unsigned
uart_cmd[130] 0xC3C4 %U32 #Unsigned
uart_cmd[131] 0xC3C6 %U32 #Unsigned
uart_cmd[132] 0xC3C8 %U32 #Unsigned
uart_cmd[133] 0xC3CA %U32 #Unsigned
uart_cmd[134] 0xC3CC %U32 #Unsigned
uart_cmd[135] 0xC3CE %U32 #Unsigned
uart_cmd[136] 0xC3D0 %U32 #Unsigned
uart_cmd[137] 0xC3D2 %U32 #Unsigned
uart_cmd[138] 0xC3D4 %U32 #Unsigned
uart_cmd[139] 0xC3D6 %U32 #Unsigned
uart_cmd[14] 0xC2DC %U32 #Unsigned
uart_cmd[140] 0xC3D8 %U32 #Unsigned
uart_cmd[141] 0xC3DA %U32 #Unsigned
uart_cmd[142] 0xC3DC %U32 #Unsigned
uart_cmd[143] 0xC3DE %U32 #Unsigned
uart_cmd[144] 0xC3E0 %U32 #Unsigned
uart_cmd[145] 0xC3E2 %U32 #Unsigned
uart_cmd[146] 0xC3E4 %U32 #Unsigned
uart_cmd[147] 0xC3E6 %U32 #Unsigned
uart_cmd[148] 0xC3E8 %U32 #Unsigned
uart_cmd[149] 0xC3EA %U32 #Unsigned
uart_cmd[15] 0xC2DE %U32 #Unsigned
uart_cmd[150] 0xC3EC %U32 #Unsigned
uart_cmd[151] 0xC3EE %U32 #Unsigned
uart_cmd[152] 0xC3F0 %U32 #Unsigned
uart_cmd[153] 0xC3F2 %U32 #Unsigned
uart_cmd[154] 0xC3F4 %U32 #Unsigned
uart_cmd[155] 0xC3F6 %U32 #Unsigned
uart_cmd[156] 0xC3F8 %U32 #Unsigned
uart_cmd[157] 0xC3FA %U32 #Unsigned
uart_cmd[158] 0xC3FC %U32 #Unsigned
uart_cmd[159] 0xC3FE %U32 #Unsigned
uart_cmd[16] 0xC2E0 %U32 #Unsigned
uart_cmd[160] 0xC400 %U32 #Unsigned
uart_cmd[161] 0xC402 %U32 #Unsigned
uart_cmd[162] 0xC404 %U32 #Unsigned
uart_cmd[163] 0xC406 %U32 #Unsigned
uart_cmd[164] 0xC408 %U32 #Unsigned
uart_cmd[165] 0xC40A %U32 #Unsigned
uart_cmd[166] 0xC40C %U32 #Unsigned
uart_cmd[167] 0xC40E %U32 #Unsigned
uart_cmd[168] 0xC410 %U32 #Unsigned
uart_cmd[169] 0xC412 %U32 #Unsigned
uart_cmd[17] 0xC2E2 %U32 #Unsigned
uart_cmd[170] 0xC414 %U32 #Unsigned
uart_cmd[171] 0xC416 %U32 #Unsigned
uart_cmd[172] 0xC418 %U32 #Unsigned
uart_cmd[173] 0xC41A %U32 #Unsigned
uart_cmd[174] 0xC41C %U32 #Unsigned
uart_cmd[175] 0xC41E %U32 #Unsigned
uart_cmd[176] 0xC420 %U32 #Unsigned
uart_cmd[177] 0xC422 %U32 #Unsigned
uart_cmd[178] 0xC424 %U32 #Unsigned
uart_cmd[179] 0xC426 %U32 #Unsigned
uart_cmd[18] 0xC2E4 %U32 #Unsigned
uart_cmd[180] 0xC428 %U32 #Unsigned
uart_cmd[181] 0xC42A %U32 #Unsigned
uart_cmd[182] 0xC42C %U32 #Unsigned
uart_cmd[183] 0xC42E %U32 #Unsigned
uart_cmd[184] 0xC430 %U32 #Unsigned
uart_cmd[185] 0xC432 %U32 #Unsigned
uart_cmd[186] 0xC434 %U32 #Unsigned
uart_cmd[187] 0xC436 %U32 #Unsigned
uart_cmd[188] 0xC438 %U32 #Unsigned
uart_cmd[189] 0xC43A %U32 #Unsigned
uart_cmd[19] 0xC2E6 %U32 #Unsigned
uart_cmd[190] 0xC43C %U32 #Unsigned
uart_cmd[191] 0xC43E %U32 #Unsigned
uart_cmd[192] 0xC440 %U32 #Unsigned
uart_cmd[193] 0xC442 %U32 #Unsigned
uart_cmd[194] 0xC444 %U32 #Unsigned
uart_cmd[195] 0xC446 %U32 #Unsigned
uart_cmd[196] 0xC448 %U32 #Unsigned
uart_cmd[197] 0xC44A %U32 #Unsigned
uart_cmd[198] 0xC44C %U32 #Unsigned
uart_cmd[199] 0xC44E %U32 #Unsigned
uart_cmd[2] 0xC2C4 %U32 #Unsigned
uart_cmd[20] 0xC2E8 %U32 #Unsigned
uart_cmd[200] 0xC450 %U32 #Unsigned
uart_cmd[201] 0xC452 %U32 #Unsigned
uart_cmd[202] 0xC454 %U32 #Unsigned
uart_cmd[203] 0xC456 %U32 #Unsigned
uart_cmd[204] 0xC458 %U32 #Unsigned
uart_cmd[205] 0xC45A %U32 #Unsigned
uart_cmd[206] 0xC45C %U32 #Unsigned
uart_cmd[207] 0xC45E %U32 #Unsigned
uart_cmd[208] 0xC460 %U32 #Unsigned
uart_cmd[209] 0xC462 %U32 #Unsigned
uart_cmd[21] 0xC2EA %U32 #Unsigned
uart_cmd[210] 0xC464 %U32 #Unsigned
uart_cmd[211] 0xC466 %U32 #Unsigned
uart_cmd[212] 0xC468 %U32 #Unsigned
uart_cmd[213] 0xC46A %U32 #Unsigned
uart_cmd[214] 0xC46C %U32 #Unsigned
uart_cmd[215] 0xC46E %U32 #Unsigned
uart_cmd[216] 0xC470 %U32 #Unsigned
uart_cmd[217] 0xC472 %U32 #Unsigned
uart_cmd[218] 0xC474 %U32 #Unsigned
uart_cmd[219] 0xC476 %U32 #Unsigned
uart_cmd[22] 0xC2EC %U32 #Unsigned
uart_cmd[220] 0xC478 %U32 #Unsigned
uart_cmd[221] 0xC47A %U32 #Unsigned
uart_cmd[222] 0xC47C %U32 #Unsigned
uart_cmd[223] 0xC47E %U32 #Unsigned
uart_cmd[224] 0xC480 %U32 #Unsigned
uart_cmd[225] 0xC482 %U32 #Unsigned
uart_cmd[226] 0xC484 %U32 #Unsigned
uart_cmd[227] 0xC486 %U32 #Unsigned
uart_cmd[228] 0xC488 %U32 #Unsigned
uart_cmd[229] 0xC48A %U32 #Unsigned
uart_cmd[23] 0xC2EE %U32 #Unsigned
uart_cmd[230] 0xC48C %U32 #Unsigned
uart_cmd[231] 0xC48E %U32 #Unsigned
uart_cmd[232] 0xC490 %U32 #Unsigned
uart_cmd[233] 0xC492 %U32 #Unsigned
uart_cmd[234] 0xC494 %U32 #Unsigned
uart_cmd[235] 0xC496 %U32 #Unsigned
uart_cmd[236] 0xC498 %U32 #Unsigned
uart_cmd[237] 0xC49A %U32 #Unsigned
uart_cmd[238] 0xC49C %U32 #Unsigned
uart_cmd[239] 0xC49E %U32 #Unsigned
uart_cmd[24] 0xC2F0 %U32 #Unsigned
uart_cmd[240] 0xC4A0 %U32 #Unsigned
uart_cmd[241] 0xC4A2 %U32 #Unsigned
uart_cmd[242] 0xC4A4 %U32 #Unsigned
uart_cmd[243] 0xC4A6 %U32 #Unsigned
uart_cmd[244] 0xC4A8 %U32 #Unsigned
uart_cmd[245] 0xC4AA %U32 #Unsigned
uart_cmd[246] 0xC4AC %U32 #Unsigned
uart_cmd[247] 0xC4AE %U32 #Unsigned
uart_cmd[248] 0xC4B0 %U32 #Unsigned
uart_cmd[249] 0xC4B2 %U32 #Unsigned
uart_cmd[25] 0xC2F2 %U32 #Unsigned
uart_cmd[250] 0xC4B4 %U32 #Unsigned
uart_cmd[251] 0xC4B6 %U32 #Unsigned
uart_cmd[252] 0xC4B8 %U32 #Unsigned
uart_cmd[253] 0xC4BA %U32 #Unsigned
uart_cmd[254] 0xC4BC %U32 #Unsigned
uart_cmd[255] 0xC4BE %U32 #Unsigned
uart_cmd[26] 0xC2F4 %U32 #Unsigned
uart_cmd[27] 0xC2F6 %U32 #Unsigned
uart_cmd[28] 0xC2F8 %U32 #Unsigned
uart_cmd[29] 0xC2FA %U32 #Unsigned
uart_cmd[3] 0xC2C6 %U32 #Unsigned
uart_cmd[30] 0xC2FC %U32 #Unsigned
uart_cmd[31] 0xC2FE %U32 #Unsigned
uart_cmd[32] 0xC300 %U32 #Unsigned
uart_cmd[33] 0xC302 %U32 #Unsigned
uart_cmd[34] 0xC304 %U32 #Unsigned
uart_cmd[35] 0xC306 %U32 #Unsigned
uart_cmd[36] 0xC308 %U32 #Unsigned
uart_cmd[37] 0xC30A %U32 #Unsigned
uart_cmd[38] 0xC30C %U32 #Unsigned
uart_cmd[39] 0xC30E %U32 #Unsigned
uart_cmd[4] 0xC2C8 %U32 #Unsigned
uart_cmd[40] 0xC310 %U32 #Unsigned
uart_cmd[41] 0xC312 %U32 #Unsigned
uart_cmd[42] 0xC314 %U32 #Unsigned
uart_cmd[43] 0xC316 %U32 #Unsigned
uart_cmd[44] 0xC318 %U32 #Unsigned
uart_cmd[45] 0xC31A %U32 #Unsigned
uart_cmd[46] 0xC31C %U32 #Unsigned
uart_cmd[47] 0xC31E %U32 #Unsigned
uart_cmd[48] 0xC320 %U32 #Unsigned
uart_cmd[49] 0xC322 %U32 #Unsigned
uart_cmd[5] 0xC2CA %U32 #Unsigned
uart_cmd[50] 0xC324 %U32 #Unsigned
uart_cmd[51] 0xC326 %U32 #Unsigned
uart_cmd[52] 0xC328 %U32 #Unsigned
uart_cmd[53] 0xC32A %U32 #Unsigned
uart_cmd[54] 0xC32C %U32 #Unsigned
uart_cmd[55] 0xC32E %U32 #Unsigned
uart_cmd[56] 0xC330 %U32 #Unsigned
uart_cmd[57] 0xC332 %U32 #Unsigned
uart_cmd[58] 0xC334 %U32 #Unsigned
uart_cmd[59] 0xC336 %U32 #Unsigned
uart_cmd[6] 0xC2CC %U32 #Unsigned
uart_cmd[60] 0xC338 %U32 #Unsigned
uart_cmd[61] 0xC33A %U32 #Unsigned
uart_cmd[62] 0xC33C %U32 #Unsigned
uart_cmd[63] 0xC33E %U32 #Unsigned
uart_cmd[64] 0xC340 %U32 #Unsigned
uart_cmd[65] 0xC342 %U32 #Unsigned
uart_cmd[66] 0xC344 %U32 #Unsigned
uart_cmd[67] 0xC346 %U32 #Unsigned
uart_cmd[68] 0xC348 %U32 #Unsigned
uart_cmd[69] 0xC34A %U32 #Unsigned
uart_cmd[7] 0xC2CE %U32 #Unsigned
uart_cmd[70] 0xC34C %U32 #Unsigned
uart_cmd[71] 0xC34E %U32 #Unsigned
uart_cmd[72] 0xC350 %U32 #Unsigned
uart_cmd[73] 0xC352 %U32 #Unsigned
uart_cmd[74] 0xC354 %U32 #Unsigned
uart_cmd[75] 0xC356 %U32 #Unsigned
uart_cmd[76] 0xC358 %U32 #Unsigned
uart_cmd[77] 0xC35A %U32 #Unsigned
uart_cmd[78] 0xC35C %U32 #Unsigned
uart_cmd[79] 0xC35E %U32 #Unsigned
uart_cmd[8] 0xC2D0 %U32 #Unsigned
uart_cmd[80] 0xC360 %U32 #Unsigned
uart_cmd[81] 0xC362 %U32 #Unsigned
uart_cmd[82] 0xC364 %U32 #Unsigned
uart_cmd[83] 0xC366 %U32 #Unsigned
uart_cmd[84] 0xC368 %U32 #Unsigned
uart_cmd[85] 0xC36A %U32 #Unsigned
uart_cmd[86] 0xC36C %U32 #Unsigned
uart_cmd[87] 0xC36E %U32 #Unsigned
uart_cmd[88] 0xC370 %U32 #Unsigned
uart_cmd[89] 0xC372 %U32 #Unsigned
uart_cmd[9] 0xC2D2 %U32 #Unsigned
uart_cmd[90] 0xC374 %U32 #Unsigned
uart_cmd[91] 0xC376 %U32 #Unsigned
uart_cmd[92] 0xC378 %U32 #Unsigned
uart_cmd[93] 0xC37A %U32 #Unsigned
uart_cmd[94] 0xC37C %U32 #Unsigned
uart_cmd[95] 0xC37E %U32 #Unsigned
uart_cmd[96] 0xC380 %U32 #Unsigned
uart_cmd[97] 0xC382 %U32 #Unsigned
uart_cmd[98] 0xC384 %U32 #Unsigned
uart_cmd[99] 0xC386 %U32 #Unsigned
uart_crc 0xC048 %U16 #Unsigned
uart_data 0xC04E %U16 #Unsigned
uart_dlewas 0xC049 %U16 #Unsigned
uart_pos 0xC053 %U16 #Unsigned
uart_state 0xC050 %U16 #Unsigned
uart_tcrc 0xC04A %U16 #Unsigned
uart_tmt_addr 0xC064 %U32 #Unsigned
uart_tmt_alen 0xC051 %U16 #Unsigned
uart_tmt_apos 0xC04D %U16 #Unsigned
uart_tmt_len 0xC04B %U16 #Unsigned
uart_tmt_pos 0xC04C %U16 #Unsigned
units[0][0] 0x3DA2E2 %UCHAR #Unsigned
units[0][1] 0x3DA2E3 %UCHAR #Unsigned
units[0][2] 0x3DA2E4 %UCHAR #Unsigned
units[0][3] 0x3DA2E5 %UCHAR #Unsigned
units[0][4] 0x3DA2E6 %UCHAR #Unsigned
units[0][5] 0x3DA2E7 %UCHAR #Unsigned
units[1][0] 0x3DA2E8 %UCHAR #Unsigned
units[1][1] 0x3DA2E9 %UCHAR #Unsigned
units[1][2] 0x3DA2EA %UCHAR #Unsigned
units[1][3] 0x3DA2EB %UCHAR #Unsigned
units[1][4] 0x3DA2EC %UCHAR #Unsigned
units[1][5] 0x3DA2ED %UCHAR #Unsigned
units[10][0] 0x3DA31E %UCHAR #Unsigned
units[10][1] 0x3DA31F %UCHAR #Unsigned
units[10][2] 0x3DA320 %UCHAR #Unsigned
units[10][3] 0x3DA321 %UCHAR #Unsigned
units[10][4] 0x3DA322 %UCHAR #Unsigned
units[10][5] 0x3DA323 %UCHAR #Unsigned
units[11][0] 0x3DA324 %UCHAR #Unsigned
units[11][1] 0x3DA325 %UCHAR #Unsigned
units[11][2] 0x3DA326 %UCHAR #Unsigned
units[11][3] 0x3DA327 %UCHAR #Unsigned
units[11][4] 0x3DA328 %UCHAR #Unsigned
units[11][5] 0x3DA329 %UCHAR #Unsigned
units[12][0] 0x3DA32A %UCHAR #Unsigned
units[12][1] 0x3DA32B %UCHAR #Unsigned
units[12][2] 0x3DA32C %UCHAR #Unsigned
units[12][3] 0x3DA32D %UCHAR #Unsigned
units[12][4] 0x3DA32E %UCHAR #Unsigned
units[12][5] 0x3DA32F %UCHAR #Unsigned
units[13][0] 0x3DA330 %UCHAR #Unsigned
units[13][1] 0x3DA331 %UCHAR #Unsigned
units[13][2] 0x3DA332 %UCHAR #Unsigned
units[13][3] 0x3DA333 %UCHAR #Unsigned
units[13][4] 0x3DA334 %UCHAR #Unsigned
units[13][5] 0x3DA335 %UCHAR #Unsigned
units[14][0] 0x3DA336 %UCHAR #Unsigned
units[14][1] 0x3DA337 %UCHAR #Unsigned
units[14][2] 0x3DA338 %UCHAR #Unsigned
units[14][3] 0x3DA339 %UCHAR #Unsigned
units[14][4] 0x3DA33A %UCHAR #Unsigned
units[14][5] 0x3DA33B %UCHAR #Unsigned
units[15][0] 0x3DA33C %UCHAR #Unsigned
units[15][1] 0x3DA33D %UCHAR #Unsigned
units[15][2] 0x3DA33E %UCHAR #Unsigned
units[15][3] 0x3DA33F %UCHAR #Unsigned
units[15][4] 0x3DA340 %UCHAR #Unsigned
units[15][5] 0x3DA341 %UCHAR #Unsigned
units[16][0] 0x3DA342 %UCHAR #Unsigned
units[16][1] 0x3DA343 %UCHAR #Unsigned
units[16][2] 0x3DA344 %UCHAR #Unsigned
units[16][3] 0x3DA345 %UCHAR #Unsigned
units[16][4] 0x3DA346 %UCHAR #Unsigned
units[16][5] 0x3DA347 %UCHAR #Unsigned
units[17][0] 0x3DA348 %UCHAR #Unsigned
units[17][1] 0x3DA349 %UCHAR #Unsigned
units[17][2] 0x3DA34A %UCHAR #Unsigned
units[17][3] 0x3DA34B %UCHAR #Unsigned
units[17][4] 0x3DA34C %UCHAR #Unsigned
units[17][5] 0x3DA34D %UCHAR #Unsigned
units[18][0] 0x3DA34E %UCHAR #Unsigned
units[18][1] 0x3DA34F %UCHAR #Unsigned
units[18][2] 0x3DA350 %UCHAR #Unsigned
units[18][3] 0x3DA351 %UCHAR #Unsigned
units[18][4] 0x3DA352 %UCHAR #Unsigned
units[18][5] 0x3DA353 %UCHAR #Unsigned
units[19][0] 0x3DA354 %UCHAR #Unsigned
units[19][1] 0x3DA355 %UCHAR #Unsigned
units[19][2] 0x3DA356 %UCHAR #Unsigned
units[19][3] 0x3DA357 %UCHAR #Unsigned
units[19][4] 0x3DA358 %UCHAR #Unsigned
units[19][5] 0x3DA359 %UCHAR #Unsigned
units[2][0] 0x3DA2EE %UCHAR #Unsigned
units[2][1] 0x3DA2EF %UCHAR #Unsigned
units[2][2] 0x3DA2F0 %UCHAR #Unsigned
units[2][3] 0x3DA2F1 %UCHAR #Unsigned
units[2][4] 0x3DA2F2 %UCHAR #Unsigned
units[2][5] 0x3DA2F3 %UCHAR #Unsigned
units[20][0] 0x3DA35A %UCHAR #Unsigned
units[20][1] 0x3DA35B %UCHAR #Unsigned
units[20][2] 0x3DA35C %UCHAR #Unsigned
units[20][3] 0x3DA35D %UCHAR #Unsigned
units[20][4] 0x3DA35E %UCHAR #Unsigned
units[20][5] 0x3DA35F %UCHAR #Unsigned
units[21][0] 0x3DA360 %UCHAR #Unsigned
units[21][1] 0x3DA361 %UCHAR #Unsigned
units[21][2] 0x3DA362 %UCHAR #Unsigned
units[21][3] 0x3DA363 %UCHAR #Unsigned
units[21][4] 0x3DA364 %UCHAR #Unsigned
units[21][5] 0x3DA365 %UCHAR #Unsigned
units[22][0] 0x3DA366 %UCHAR #Unsigned
units[22][1] 0x3DA367 %UCHAR #Unsigned
units[22][2] 0x3DA368 %UCHAR #Unsigned
units[22][3] 0x3DA369 %UCHAR #Unsigned
units[22][4] 0x3DA36A %UCHAR #Unsigned
units[22][5] 0x3DA36B %UCHAR #Unsigned
units[23][0] 0x3DA36C %UCHAR #Unsigned
units[23][1] 0x3DA36D %UCHAR #Unsigned
units[23][2] 0x3DA36E %UCHAR #Unsigned
units[23][3] 0x3DA36F %UCHAR #Unsigned
units[23][4] 0x3DA370 %UCHAR #Unsigned
units[23][5] 0x3DA371 %UCHAR #Unsigned
units[24][0] 0x3DA372 %UCHAR #Unsigned
units[24][1] 0x3DA373 %UCHAR #Unsigned
units[24][2] 0x3DA374 %UCHAR #Unsigned
units[24][3] 0x3DA375 %UCHAR #Unsigned
units[24][4] 0x3DA376 %UCHAR #Unsigned
units[24][5] 0x3DA377 %UCHAR #Unsigned
units[3][0] 0x3DA2F4 %UCHAR #Unsigned
units[3][1] 0x3DA2F5 %UCHAR #Unsigned
units[3][2] 0x3DA2F6 %UCHAR #Unsigned
units[3][3] 0x3DA2F7 %UCHAR #Unsigned
units[3][4] 0x3DA2F8 %UCHAR #Unsigned
units[3][5] 0x3DA2F9 %UCHAR #Unsigned
units[4][0] 0x3DA2FA %UCHAR #Unsigned
units[4][1] 0x3DA2FB %UCHAR #Unsigned
units[4][2] 0x3DA2FC %UCHAR #Unsigned
units[4][3] 0x3DA2FD %UCHAR #Unsigned
units[4][4] 0x3DA2FE %UCHAR #Unsigned
units[4][5] 0x3DA2FF %UCHAR #Unsigned
units[5][0] 0x3DA300 %UCHAR #Unsigned
units[5][1] 0x3DA301 %UCHAR #Unsigned
units[5][2] 0x3DA302 %UCHAR #Unsigned
units[5][3] 0x3DA303 %UCHAR #Unsigned
units[5][4] 0x3DA304 %UCHAR #Unsigned
units[5][5] 0x3DA305 %UCHAR #Unsigned
units[6][0] 0x3DA306 %UCHAR #Unsigned
units[6][1] 0x3DA307 %UCHAR #Unsigned
units[6][2] 0x3DA308 %UCHAR #Unsigned
units[6][3] 0x3DA309 %UCHAR #Unsigned
units[6][4] 0x3DA30A %UCHAR #Unsigned
units[6][5] 0x3DA30B %UCHAR #Unsigned
units[7][0] 0x3DA30C %UCHAR #Unsigned
units[7][1] 0x3DA30D %UCHAR #Unsigned
units[7][2] 0x3DA30E %UCHAR #Unsigned
units[7][3] 0x3DA30F %UCHAR #Unsigned
units[7][4] 0x3DA310 %UCHAR #Unsigned
units[7][5] 0x3DA311 %UCHAR #Unsigned
units[8][0] 0x3DA312 %UCHAR #Unsigned
units[8][1] 0x3DA313 %UCHAR #Unsigned
units[8][2] 0x3DA314 %UCHAR #Unsigned
units[8][3] 0x3DA315 %UCHAR #Unsigned
units[8][4] 0x3DA316 %UCHAR #Unsigned
units[8][5] 0x3DA317 %UCHAR #Unsigned
units[9][0] 0x3DA318 %UCHAR #Unsigned
units[9][1] 0x3DA319 %UCHAR #Unsigned
units[9][2] 0x3DA31A %UCHAR #Unsigned
units[9][3] 0x3DA31B %UCHAR #Unsigned
units[9][4] 0x3DA31C %UCHAR #Unsigned
units[9][5] 0x3DA31D %UCHAR #Unsigned
Usb0Regs.rsvd1[0] 0x4010 %U32 #Unsigned
Usb0Regs.rsvd1[1] 0x4012 %U32 #Unsigned
Usb0Regs.rsvd1[2] 0x4014 %U32 #Unsigned
Usb0Regs.rsvd1[3] 0x4016 %U32 #Unsigned
Usb0Regs.rsvd1[4] 0x4018 %U32 #Unsigned
Usb0Regs.rsvd1[5] 0x401A %U32 #Unsigned
Usb0Regs.rsvd1[6] 0x401C %U32 #Unsigned
Usb0Regs.rsvd1[7] 0x401E %U32 #Unsigned
Usb0Regs.rsvd10[0] 0x4091 %U16 #Unsigned
Usb0Regs.rsvd11[0] 0x4095 %U16 #Unsigned
Usb0Regs.rsvd12[0] 0x4099 %U16 #Unsigned
Usb0Regs.rsvd13[0] 0x409D %U16 #Unsigned
Usb0Regs.rsvd14[0] 0x40A0 %U32 #Unsigned
Usb0Regs.rsvd14[1] 0x40A2 %U32 #Unsigned
Usb0Regs.rsvd14[10] 0x40B4 %U32 #Unsigned
Usb0Regs.rsvd14[11] 0x40B6 %U32 #Unsigned
Usb0Regs.rsvd14[12] 0x40B8 %U32 #Unsigned
Usb0Regs.rsvd14[13] 0x40BA %U32 #Unsigned
Usb0Regs.rsvd14[14] 0x40BC %U32 #Unsigned
Usb0Regs.rsvd14[15] 0x40BE %U32 #Unsigned
Usb0Regs.rsvd14[16] 0x40C0 %U32 #Unsigned
Usb0Regs.rsvd14[17] 0x40C2 %U32 #Unsigned
Usb0Regs.rsvd14[18] 0x40C4 %U32 #Unsigned
Usb0Regs.rsvd14[19] 0x40C6 %U32 #Unsigned
Usb0Regs.rsvd14[2] 0x40A4 %U32 #Unsigned
Usb0Regs.rsvd14[20] 0x40C8 %U32 #Unsigned
Usb0Regs.rsvd14[21] 0x40CA %U32 #Unsigned
Usb0Regs.rsvd14[22] 0x40CC %U32 #Unsigned
Usb0Regs.rsvd14[23] 0x40CE %U32 #Unsigned
Usb0Regs.rsvd14[24] 0x40D0 %U32 #Unsigned
Usb0Regs.rsvd14[25] 0x40D2 %U32 #Unsigned
Usb0Regs.rsvd14[26] 0x40D4 %U32 #Unsigned
Usb0Regs.rsvd14[27] 0x40D6 %U32 #Unsigned
Usb0Regs.rsvd14[28] 0x40D8 %U32 #Unsigned
Usb0Regs.rsvd14[29] 0x40DA %U32 #Unsigned
Usb0Regs.rsvd14[3] 0x40A6 %U32 #Unsigned
Usb0Regs.rsvd14[30] 0x40DC %U32 #Unsigned
Usb0Regs.rsvd14[31] 0x40DE %U32 #Unsigned
Usb0Regs.rsvd14[32] 0x40E0 %U32 #Unsigned
Usb0Regs.rsvd14[33] 0x40E2 %U32 #Unsigned
Usb0Regs.rsvd14[34] 0x40E4 %U32 #Unsigned
Usb0Regs.rsvd14[35] 0x40E6 %U32 #Unsigned
Usb0Regs.rsvd14[36] 0x40E8 %U32 #Unsigned
Usb0Regs.rsvd14[37] 0x40EA %U32 #Unsigned
Usb0Regs.rsvd14[38] 0x40EC %U32 #Unsigned
Usb0Regs.rsvd14[39] 0x40EE %U32 #Unsigned
Usb0Regs.rsvd14[4] 0x40A8 %U32 #Unsigned
Usb0Regs.rsvd14[40] 0x40F0 %U32 #Unsigned
Usb0Regs.rsvd14[41] 0x40F2 %U32 #Unsigned
Usb0Regs.rsvd14[42] 0x40F4 %U32 #Unsigned
Usb0Regs.rsvd14[43] 0x40F6 %U32 #Unsigned
Usb0Regs.rsvd14[44] 0x40F8 %U32 #Unsigned
Usb0Regs.rsvd14[45] 0x40FA %U32 #Unsigned
Usb0Regs.rsvd14[46] 0x40FC %U32 #Unsigned
Usb0Regs.rsvd14[47] 0x40FE %U32 #Unsigned
Usb0Regs.rsvd14[48] 0x4100 %U32 #Unsigned
Usb0Regs.rsvd14[5] 0x40AA %U32 #Unsigned
Usb0Regs.rsvd14[6] 0x40AC %U32 #Unsigned
Usb0Regs.rsvd14[7] 0x40AE %U32 #Unsigned
Usb0Regs.rsvd14[8] 0x40B0 %U32 #Unsigned
Usb0Regs.rsvd14[9] 0x40B2 %U32 #Unsigned
Usb0Regs.rsvd15[0] 0x4104 %U32 #Unsigned
Usb0Regs.rsvd15[1] 0x4106 %U32 #Unsigned
Usb0Regs.rsvd16[0] 0x4109 %U16 #Unsigned
Usb0Regs.rsvd17[0] 0x410C %U32 #Unsigned
Usb0Regs.rsvd17[1] 0x410E %U32 #Unsigned
Usb0Regs.rsvd18 0x411E %U32 #Unsigned
Usb0Regs.rsvd19 0x412E %U32 #Unsigned
Usb0Regs.rsvd2[0] 0x4030 %U32 #Unsigned
Usb0Regs.rsvd2[1] 0x4032 %U32 #Unsigned
Usb0Regs.rsvd2[10] 0x4044 %U32 #Unsigned
Usb0Regs.rsvd2[11] 0x4046 %U32 #Unsigned
Usb0Regs.rsvd2[12] 0x4048 %U32 #Unsigned
Usb0Regs.rsvd2[13] 0x404A %U32 #Unsigned
Usb0Regs.rsvd2[14] 0x404C %U32 #Unsigned
Usb0Regs.rsvd2[15] 0x404E %U32 #Unsigned
Usb0Regs.rsvd2[16] 0x4050 %U32 #Unsigned
Usb0Regs.rsvd2[17] 0x4052 %U32 #Unsigned
Usb0Regs.rsvd2[18] 0x4054 %U32 #Unsigned
Usb0Regs.rsvd2[19] 0x4056 %U32 #Unsigned
Usb0Regs.rsvd2[2] 0x4034 %U32 #Unsigned
Usb0Regs.rsvd2[20] 0x4058 %U32 #Unsigned
Usb0Regs.rsvd2[21] 0x405A %U32 #Unsigned
Usb0Regs.rsvd2[22] 0x405C %U32 #Unsigned
Usb0Regs.rsvd2[23] 0x405E %U32 #Unsigned
Usb0Regs.rsvd2[3] 0x4036 %U32 #Unsigned
Usb0Regs.rsvd2[4] 0x4038 %U32 #Unsigned
Usb0Regs.rsvd2[5] 0x403A %U32 #Unsigned
Usb0Regs.rsvd2[6] 0x403C %U32 #Unsigned
Usb0Regs.rsvd2[7] 0x403E %U32 #Unsigned
Usb0Regs.rsvd2[8] 0x4040 %U32 #Unsigned
Usb0Regs.rsvd2[9] 0x4042 %U32 #Unsigned
Usb0Regs.rsvd20[0] 0x413E %U32 #Unsigned
Usb0Regs.rsvd20[1] 0x4140 %U32 #Unsigned
Usb0Regs.rsvd20[10] 0x4152 %U32 #Unsigned
Usb0Regs.rsvd20[100] 0x4206 %U32 #Unsigned
Usb0Regs.rsvd20[101] 0x4208 %U32 #Unsigned
Usb0Regs.rsvd20[102] 0x420A %U32 #Unsigned
Usb0Regs.rsvd20[103] 0x420C %U32 #Unsigned
Usb0Regs.rsvd20[104] 0x420E %U32 #Unsigned
Usb0Regs.rsvd20[105] 0x4210 %U32 #Unsigned
Usb0Regs.rsvd20[106] 0x4212 %U32 #Unsigned
Usb0Regs.rsvd20[107] 0x4214 %U32 #Unsigned
Usb0Regs.rsvd20[108] 0x4216 %U32 #Unsigned
Usb0Regs.rsvd20[109] 0x4218 %U32 #Unsigned
Usb0Regs.rsvd20[11] 0x4154 %U32 #Unsigned
Usb0Regs.rsvd20[110] 0x421A %U32 #Unsigned
Usb0Regs.rsvd20[111] 0x421C %U32 #Unsigned
Usb0Regs.rsvd20[112] 0x421E %U32 #Unsigned
Usb0Regs.rsvd20[113] 0x4220 %U32 #Unsigned
Usb0Regs.rsvd20[114] 0x4222 %U32 #Unsigned
Usb0Regs.rsvd20[115] 0x4224 %U32 #Unsigned
Usb0Regs.rsvd20[116] 0x4226 %U32 #Unsigned
Usb0Regs.rsvd20[117] 0x4228 %U32 #Unsigned
Usb0Regs.rsvd20[118] 0x422A %U32 #Unsigned
Usb0Regs.rsvd20[119] 0x422C %U32 #Unsigned
Usb0Regs.rsvd20[12] 0x4156 %U32 #Unsigned
Usb0Regs.rsvd20[120] 0x422E %U32 #Unsigned
Usb0Regs.rsvd20[121] 0x4230 %U32 #Unsigned
Usb0Regs.rsvd20[122] 0x4232 %U32 #Unsigned
Usb0Regs.rsvd20[123] 0x4234 %U32 #Unsigned
Usb0Regs.rsvd20[124] 0x4236 %U32 #Unsigned
Usb0Regs.rsvd20[125] 0x4238 %U32 #Unsigned
Usb0Regs.rsvd20[126] 0x423A %U32 #Unsigned
Usb0Regs.rsvd20[127] 0x423C %U32 #Unsigned
Usb0Regs.rsvd20[128] 0x423E %U32 #Unsigned
Usb0Regs.rsvd20[129] 0x4240 %U32 #Unsigned
Usb0Regs.rsvd20[13] 0x4158 %U32 #Unsigned
Usb0Regs.rsvd20[130] 0x4242 %U32 #Unsigned
Usb0Regs.rsvd20[131] 0x4244 %U32 #Unsigned
Usb0Regs.rsvd20[132] 0x4246 %U32 #Unsigned
Usb0Regs.rsvd20[133] 0x4248 %U32 #Unsigned
Usb0Regs.rsvd20[134] 0x424A %U32 #Unsigned
Usb0Regs.rsvd20[135] 0x424C %U32 #Unsigned
Usb0Regs.rsvd20[136] 0x424E %U32 #Unsigned
Usb0Regs.rsvd20[137] 0x4250 %U32 #Unsigned
Usb0Regs.rsvd20[138] 0x4252 %U32 #Unsigned
Usb0Regs.rsvd20[139] 0x4254 %U32 #Unsigned
Usb0Regs.rsvd20[14] 0x415A %U32 #Unsigned
Usb0Regs.rsvd20[140] 0x4256 %U32 #Unsigned
Usb0Regs.rsvd20[141] 0x4258 %U32 #Unsigned
Usb0Regs.rsvd20[142] 0x425A %U32 #Unsigned
Usb0Regs.rsvd20[143] 0x425C %U32 #Unsigned
Usb0Regs.rsvd20[144] 0x425E %U32 #Unsigned
Usb0Regs.rsvd20[145] 0x4260 %U32 #Unsigned
Usb0Regs.rsvd20[146] 0x4262 %U32 #Unsigned
Usb0Regs.rsvd20[147] 0x4264 %U32 #Unsigned
Usb0Regs.rsvd20[148] 0x4266 %U32 #Unsigned
Usb0Regs.rsvd20[149] 0x4268 %U32 #Unsigned
Usb0Regs.rsvd20[15] 0x415C %U32 #Unsigned
Usb0Regs.rsvd20[150] 0x426A %U32 #Unsigned
Usb0Regs.rsvd20[151] 0x426C %U32 #Unsigned
Usb0Regs.rsvd20[152] 0x426E %U32 #Unsigned
Usb0Regs.rsvd20[153] 0x4270 %U32 #Unsigned
Usb0Regs.rsvd20[154] 0x4272 %U32 #Unsigned
Usb0Regs.rsvd20[155] 0x4274 %U32 #Unsigned
Usb0Regs.rsvd20[156] 0x4276 %U32 #Unsigned
Usb0Regs.rsvd20[157] 0x4278 %U32 #Unsigned
Usb0Regs.rsvd20[158] 0x427A %U32 #Unsigned
Usb0Regs.rsvd20[159] 0x427C %U32 #Unsigned
Usb0Regs.rsvd20[16] 0x415E %U32 #Unsigned
Usb0Regs.rsvd20[160] 0x427E %U32 #Unsigned
Usb0Regs.rsvd20[161] 0x4280 %U32 #Unsigned
Usb0Regs.rsvd20[162] 0x4282 %U32 #Unsigned
Usb0Regs.rsvd20[163] 0x4284 %U32 #Unsigned
Usb0Regs.rsvd20[164] 0x4286 %U32 #Unsigned
Usb0Regs.rsvd20[165] 0x4288 %U32 #Unsigned
Usb0Regs.rsvd20[166] 0x428A %U32 #Unsigned
Usb0Regs.rsvd20[167] 0x428C %U32 #Unsigned
Usb0Regs.rsvd20[168] 0x428E %U32 #Unsigned
Usb0Regs.rsvd20[169] 0x4290 %U32 #Unsigned
Usb0Regs.rsvd20[17] 0x4160 %U32 #Unsigned
Usb0Regs.rsvd20[170] 0x4292 %U32 #Unsigned
Usb0Regs.rsvd20[171] 0x4294 %U32 #Unsigned
Usb0Regs.rsvd20[172] 0x4296 %U32 #Unsigned
Usb0Regs.rsvd20[173] 0x4298 %U32 #Unsigned
Usb0Regs.rsvd20[174] 0x429A %U32 #Unsigned
Usb0Regs.rsvd20[175] 0x429C %U32 #Unsigned
Usb0Regs.rsvd20[176] 0x429E %U32 #Unsigned
Usb0Regs.rsvd20[177] 0x42A0 %U32 #Unsigned
Usb0Regs.rsvd20[178] 0x42A2 %U32 #Unsigned
Usb0Regs.rsvd20[179] 0x42A4 %U32 #Unsigned
Usb0Regs.rsvd20[18] 0x4162 %U32 #Unsigned
Usb0Regs.rsvd20[180] 0x42A6 %U32 #Unsigned
Usb0Regs.rsvd20[181] 0x42A8 %U32 #Unsigned
Usb0Regs.rsvd20[182] 0x42AA %U32 #Unsigned
Usb0Regs.rsvd20[183] 0x42AC %U32 #Unsigned
Usb0Regs.rsvd20[184] 0x42AE %U32 #Unsigned
Usb0Regs.rsvd20[185] 0x42B0 %U32 #Unsigned
Usb0Regs.rsvd20[186] 0x42B2 %U32 #Unsigned
Usb0Regs.rsvd20[187] 0x42B4 %U32 #Unsigned
Usb0Regs.rsvd20[188] 0x42B6 %U32 #Unsigned
Usb0Regs.rsvd20[189] 0x42B8 %U32 #Unsigned
Usb0Regs.rsvd20[19] 0x4164 %U32 #Unsigned
Usb0Regs.rsvd20[190] 0x42BA %U32 #Unsigned
Usb0Regs.rsvd20[191] 0x42BC %U32 #Unsigned
Usb0Regs.rsvd20[192] 0x42BE %U32 #Unsigned
Usb0Regs.rsvd20[193] 0x42C0 %U32 #Unsigned
Usb0Regs.rsvd20[194] 0x42C2 %U32 #Unsigned
Usb0Regs.rsvd20[195] 0x42C4 %U32 #Unsigned
Usb0Regs.rsvd20[196] 0x42C6 %U32 #Unsigned
Usb0Regs.rsvd20[197] 0x42C8 %U32 #Unsigned
Usb0Regs.rsvd20[198] 0x42CA %U32 #Unsigned
Usb0Regs.rsvd20[199] 0x42CC %U32 #Unsigned
Usb0Regs.rsvd20[2] 0x4142 %U32 #Unsigned
Usb0Regs.rsvd20[20] 0x4166 %U32 #Unsigned
Usb0Regs.rsvd20[200] 0x42CE %U32 #Unsigned
Usb0Regs.rsvd20[201] 0x42D0 %U32 #Unsigned
Usb0Regs.rsvd20[202] 0x42D2 %U32 #Unsigned
Usb0Regs.rsvd20[203] 0x42D4 %U32 #Unsigned
Usb0Regs.rsvd20[204] 0x42D6 %U32 #Unsigned
Usb0Regs.rsvd20[205] 0x42D8 %U32 #Unsigned
Usb0Regs.rsvd20[206] 0x42DA %U32 #Unsigned
Usb0Regs.rsvd20[207] 0x42DC %U32 #Unsigned
Usb0Regs.rsvd20[208] 0x42DE %U32 #Unsigned
Usb0Regs.rsvd20[209] 0x42E0 %U32 #Unsigned
Usb0Regs.rsvd20[21] 0x4168 %U32 #Unsigned
Usb0Regs.rsvd20[210] 0x42E2 %U32 #Unsigned
Usb0Regs.rsvd20[211] 0x42E4 %U32 #Unsigned
Usb0Regs.rsvd20[212] 0x42E6 %U32 #Unsigned
Usb0Regs.rsvd20[213] 0x42E8 %U32 #Unsigned
Usb0Regs.rsvd20[214] 0x42EA %U32 #Unsigned
Usb0Regs.rsvd20[215] 0x42EC %U32 #Unsigned
Usb0Regs.rsvd20[216] 0x42EE %U32 #Unsigned
Usb0Regs.rsvd20[217] 0x42F0 %U32 #Unsigned
Usb0Regs.rsvd20[218] 0x42F2 %U32 #Unsigned
Usb0Regs.rsvd20[219] 0x42F4 %U32 #Unsigned
Usb0Regs.rsvd20[22] 0x416A %U32 #Unsigned
Usb0Regs.rsvd20[220] 0x42F6 %U32 #Unsigned
Usb0Regs.rsvd20[221] 0x42F8 %U32 #Unsigned
Usb0Regs.rsvd20[222] 0x42FA %U32 #Unsigned
Usb0Regs.rsvd20[223] 0x42FC %U32 #Unsigned
Usb0Regs.rsvd20[224] 0x42FE %U32 #Unsigned
Usb0Regs.rsvd20[225] 0x4300 %U32 #Unsigned
Usb0Regs.rsvd20[226] 0x4302 %U32 #Unsigned
Usb0Regs.rsvd20[23] 0x416C %U32 #Unsigned
Usb0Regs.rsvd20[24] 0x416E %U32 #Unsigned
Usb0Regs.rsvd20[25] 0x4170 %U32 #Unsigned
Usb0Regs.rsvd20[26] 0x4172 %U32 #Unsigned
Usb0Regs.rsvd20[27] 0x4174 %U32 #Unsigned
Usb0Regs.rsvd20[28] 0x4176 %U32 #Unsigned
Usb0Regs.rsvd20[29] 0x4178 %U32 #Unsigned
Usb0Regs.rsvd20[3] 0x4144 %U32 #Unsigned
Usb0Regs.rsvd20[30] 0x417A %U32 #Unsigned
Usb0Regs.rsvd20[31] 0x417C %U32 #Unsigned
Usb0Regs.rsvd20[32] 0x417E %U32 #Unsigned
Usb0Regs.rsvd20[33] 0x4180 %U32 #Unsigned
Usb0Regs.rsvd20[34] 0x4182 %U32 #Unsigned
Usb0Regs.rsvd20[35] 0x4184 %U32 #Unsigned
Usb0Regs.rsvd20[36] 0x4186 %U32 #Unsigned
Usb0Regs.rsvd20[37] 0x4188 %U32 #Unsigned
Usb0Regs.rsvd20[38] 0x418A %U32 #Unsigned
Usb0Regs.rsvd20[39] 0x418C %U32 #Unsigned
Usb0Regs.rsvd20[4] 0x4146 %U32 #Unsigned
Usb0Regs.rsvd20[40] 0x418E %U32 #Unsigned
Usb0Regs.rsvd20[41] 0x4190 %U32 #Unsigned
Usb0Regs.rsvd20[42] 0x4192 %U32 #Unsigned
Usb0Regs.rsvd20[43] 0x4194 %U32 #Unsigned
Usb0Regs.rsvd20[44] 0x4196 %U32 #Unsigned
Usb0Regs.rsvd20[45] 0x4198 %U32 #Unsigned
Usb0Regs.rsvd20[46] 0x419A %U32 #Unsigned
Usb0Regs.rsvd20[47] 0x419C %U32 #Unsigned
Usb0Regs.rsvd20[48] 0x419E %U32 #Unsigned
Usb0Regs.rsvd20[49] 0x41A0 %U32 #Unsigned
Usb0Regs.rsvd20[5] 0x4148 %U32 #Unsigned
Usb0Regs.rsvd20[50] 0x41A2 %U32 #Unsigned
Usb0Regs.rsvd20[51] 0x41A4 %U32 #Unsigned
Usb0Regs.rsvd20[52] 0x41A6 %U32 #Unsigned
Usb0Regs.rsvd20[53] 0x41A8 %U32 #Unsigned
Usb0Regs.rsvd20[54] 0x41AA %U32 #Unsigned
Usb0Regs.rsvd20[55] 0x41AC %U32 #Unsigned
Usb0Regs.rsvd20[56] 0x41AE %U32 #Unsigned
Usb0Regs.rsvd20[57] 0x41B0 %U32 #Unsigned
Usb0Regs.rsvd20[58] 0x41B2 %U32 #Unsigned
Usb0Regs.rsvd20[59] 0x41B4 %U32 #Unsigned
Usb0Regs.rsvd20[6] 0x414A %U32 #Unsigned
Usb0Regs.rsvd20[60] 0x41B6 %U32 #Unsigned
Usb0Regs.rsvd20[61] 0x41B8 %U32 #Unsigned
Usb0Regs.rsvd20[62] 0x41BA %U32 #Unsigned
Usb0Regs.rsvd20[63] 0x41BC %U32 #Unsigned
Usb0Regs.rsvd20[64] 0x41BE %U32 #Unsigned
Usb0Regs.rsvd20[65] 0x41C0 %U32 #Unsigned
Usb0Regs.rsvd20[66] 0x41C2 %U32 #Unsigned
Usb0Regs.rsvd20[67] 0x41C4 %U32 #Unsigned
Usb0Regs.rsvd20[68] 0x41C6 %U32 #Unsigned
Usb0Regs.rsvd20[69] 0x41C8 %U32 #Unsigned
Usb0Regs.rsvd20[7] 0x414C %U32 #Unsigned
Usb0Regs.rsvd20[70] 0x41CA %U32 #Unsigned
Usb0Regs.rsvd20[71] 0x41CC %U32 #Unsigned
Usb0Regs.rsvd20[72] 0x41CE %U32 #Unsigned
Usb0Regs.rsvd20[73] 0x41D0 %U32 #Unsigned
Usb0Regs.rsvd20[74] 0x41D2 %U32 #Unsigned
Usb0Regs.rsvd20[75] 0x41D4 %U32 #Unsigned
Usb0Regs.rsvd20[76] 0x41D6 %U32 #Unsigned
Usb0Regs.rsvd20[77] 0x41D8 %U32 #Unsigned
Usb0Regs.rsvd20[78] 0x41DA %U32 #Unsigned
Usb0Regs.rsvd20[79] 0x41DC %U32 #Unsigned
Usb0Regs.rsvd20[8] 0x414E %U32 #Unsigned
Usb0Regs.rsvd20[80] 0x41DE %U32 #Unsigned
Usb0Regs.rsvd20[81] 0x41E0 %U32 #Unsigned
Usb0Regs.rsvd20[82] 0x41E2 %U32 #Unsigned
Usb0Regs.rsvd20[83] 0x41E4 %U32 #Unsigned
Usb0Regs.rsvd20[84] 0x41E6 %U32 #Unsigned
Usb0Regs.rsvd20[85] 0x41E8 %U32 #Unsigned
Usb0Regs.rsvd20[86] 0x41EA %U32 #Unsigned
Usb0Regs.rsvd20[87] 0x41EC %U32 #Unsigned
Usb0Regs.rsvd20[88] 0x41EE %U32 #Unsigned
Usb0Regs.rsvd20[89] 0x41F0 %U32 #Unsigned
Usb0Regs.rsvd20[9] 0x4150 %U32 #Unsigned
Usb0Regs.rsvd20[90] 0x41F2 %U32 #Unsigned
Usb0Regs.rsvd20[91] 0x41F4 %U32 #Unsigned
Usb0Regs.rsvd20[92] 0x41F6 %U32 #Unsigned
Usb0Regs.rsvd20[93] 0x41F8 %U32 #Unsigned
Usb0Regs.rsvd20[94] 0x41FA %U32 #Unsigned
Usb0Regs.rsvd20[95] 0x41FC %U32 #Unsigned
Usb0Regs.rsvd20[96] 0x41FE %U32 #Unsigned
Usb0Regs.rsvd20[97] 0x4200 %U32 #Unsigned
Usb0Regs.rsvd20[98] 0x4202 %U32 #Unsigned
Usb0Regs.rsvd20[99] 0x4204 %U32 #Unsigned
Usb0Regs.rsvd21 0x4306 %U32 #Unsigned
Usb0Regs.rsvd22 0x430A %U32 #Unsigned
Usb0Regs.rsvd23[0] 0x430E %U32 #Unsigned
Usb0Regs.rsvd23[1] 0x4310 %U32 #Unsigned
Usb0Regs.rsvd23[10] 0x4322 %U32 #Unsigned
Usb0Regs.rsvd23[11] 0x4324 %U32 #Unsigned
Usb0Regs.rsvd23[12] 0x4326 %U32 #Unsigned
Usb0Regs.rsvd23[13] 0x4328 %U32 #Unsigned
Usb0Regs.rsvd23[14] 0x432A %U32 #Unsigned
Usb0Regs.rsvd23[15] 0x432C %U32 #Unsigned
Usb0Regs.rsvd23[16] 0x432E %U32 #Unsigned
Usb0Regs.rsvd23[17] 0x4330 %U32 #Unsigned
Usb0Regs.rsvd23[18] 0x4332 %U32 #Unsigned
Usb0Regs.rsvd23[19] 0x4334 %U32 #Unsigned
Usb0Regs.rsvd23[2] 0x4312 %U32 #Unsigned
Usb0Regs.rsvd23[20] 0x4336 %U32 #Unsigned
Usb0Regs.rsvd23[21] 0x4338 %U32 #Unsigned
Usb0Regs.rsvd23[22] 0x433A %U32 #Unsigned
Usb0Regs.rsvd23[23] 0x433C %U32 #Unsigned
Usb0Regs.rsvd23[24] 0x433E %U32 #Unsigned
Usb0Regs.rsvd23[3] 0x4314 %U32 #Unsigned
Usb0Regs.rsvd23[4] 0x4316 %U32 #Unsigned
Usb0Regs.rsvd23[5] 0x4318 %U32 #Unsigned
Usb0Regs.rsvd23[6] 0x431A %U32 #Unsigned
Usb0Regs.rsvd23[7] 0x431C %U32 #Unsigned
Usb0Regs.rsvd23[8] 0x431E %U32 #Unsigned
Usb0Regs.rsvd23[9] 0x4320 %U32 #Unsigned
Usb0Regs.rsvd24[0] 0x4344 %U32 #Unsigned
Usb0Regs.rsvd24[1] 0x4346 %U32 #Unsigned
Usb0Regs.rsvd24[10] 0x4358 %U32 #Unsigned
Usb0Regs.rsvd24[11] 0x435A %U32 #Unsigned
Usb0Regs.rsvd24[12] 0x435C %U32 #Unsigned
Usb0Regs.rsvd24[13] 0x435E %U32 #Unsigned
Usb0Regs.rsvd24[14] 0x4360 %U32 #Unsigned
Usb0Regs.rsvd24[15] 0x4362 %U32 #Unsigned
Usb0Regs.rsvd24[16] 0x4364 %U32 #Unsigned
Usb0Regs.rsvd24[17] 0x4366 %U32 #Unsigned
Usb0Regs.rsvd24[18] 0x4368 %U32 #Unsigned
Usb0Regs.rsvd24[19] 0x436A %U32 #Unsigned
Usb0Regs.rsvd24[2] 0x4348 %U32 #Unsigned
Usb0Regs.rsvd24[20] 0x436C %U32 #Unsigned
Usb0Regs.rsvd24[21] 0x436E %U32 #Unsigned
Usb0Regs.rsvd24[22] 0x4370 %U32 #Unsigned
Usb0Regs.rsvd24[23] 0x4372 %U32 #Unsigned
Usb0Regs.rsvd24[24] 0x4374 %U32 #Unsigned
Usb0Regs.rsvd24[25] 0x4376 %U32 #Unsigned
Usb0Regs.rsvd24[26] 0x4378 %U32 #Unsigned
Usb0Regs.rsvd24[27] 0x437A %U32 #Unsigned
Usb0Regs.rsvd24[28] 0x437C %U32 #Unsigned
Usb0Regs.rsvd24[29] 0x437E %U32 #Unsigned
Usb0Regs.rsvd24[3] 0x434A %U32 #Unsigned
Usb0Regs.rsvd24[30] 0x4380 %U32 #Unsigned
Usb0Regs.rsvd24[31] 0x4382 %U32 #Unsigned
Usb0Regs.rsvd24[32] 0x4384 %U32 #Unsigned
Usb0Regs.rsvd24[33] 0x4386 %U32 #Unsigned
Usb0Regs.rsvd24[34] 0x4388 %U32 #Unsigned
Usb0Regs.rsvd24[35] 0x438A %U32 #Unsigned
Usb0Regs.rsvd24[36] 0x438C %U32 #Unsigned
Usb0Regs.rsvd24[37] 0x438E %U32 #Unsigned
Usb0Regs.rsvd24[38] 0x4390 %U32 #Unsigned
Usb0Regs.rsvd24[39] 0x4392 %U32 #Unsigned
Usb0Regs.rsvd24[4] 0x434C %U32 #Unsigned
Usb0Regs.rsvd24[40] 0x4394 %U32 #Unsigned
Usb0Regs.rsvd24[41] 0x4396 %U32 #Unsigned
Usb0Regs.rsvd24[42] 0x4398 %U32 #Unsigned
Usb0Regs.rsvd24[43] 0x439A %U32 #Unsigned
Usb0Regs.rsvd24[44] 0x439C %U32 #Unsigned
Usb0Regs.rsvd24[45] 0x439E %U32 #Unsigned
Usb0Regs.rsvd24[46] 0x43A0 %U32 #Unsigned
Usb0Regs.rsvd24[47] 0x43A2 %U32 #Unsigned
Usb0Regs.rsvd24[48] 0x43A4 %U32 #Unsigned
Usb0Regs.rsvd24[49] 0x43A6 %U32 #Unsigned
Usb0Regs.rsvd24[5] 0x434E %U32 #Unsigned
Usb0Regs.rsvd24[50] 0x43A8 %U32 #Unsigned
Usb0Regs.rsvd24[51] 0x43AA %U32 #Unsigned
Usb0Regs.rsvd24[52] 0x43AC %U32 #Unsigned
Usb0Regs.rsvd24[53] 0x43AE %U32 #Unsigned
Usb0Regs.rsvd24[54] 0x43B0 %U32 #Unsigned
Usb0Regs.rsvd24[55] 0x43B2 %U32 #Unsigned
Usb0Regs.rsvd24[56] 0x43B4 %U32 #Unsigned
Usb0Regs.rsvd24[57] 0x43B6 %U32 #Unsigned
Usb0Regs.rsvd24[58] 0x43B8 %U32 #Unsigned
Usb0Regs.rsvd24[59] 0x43BA %U32 #Unsigned
Usb0Regs.rsvd24[6] 0x4350 %U32 #Unsigned
Usb0Regs.rsvd24[60] 0x43BC %U32 #Unsigned
Usb0Regs.rsvd24[61] 0x43BE %U32 #Unsigned
Usb0Regs.rsvd24[62] 0x43C0 %U32 #Unsigned
Usb0Regs.rsvd24[63] 0x43C2 %U32 #Unsigned
Usb0Regs.rsvd24[64] 0x43C4 %U32 #Unsigned
Usb0Regs.rsvd24[65] 0x43C6 %U32 #Unsigned
Usb0Regs.rsvd24[66] 0x43C8 %U32 #Unsigned
Usb0Regs.rsvd24[67] 0x43CA %U32 #Unsigned
Usb0Regs.rsvd24[68] 0x43CC %U32 #Unsigned
Usb0Regs.rsvd24[69] 0x43CE %U32 #Unsigned
Usb0Regs.rsvd24[7] 0x4352 %U32 #Unsigned
Usb0Regs.rsvd24[70] 0x43D0 %U32 #Unsigned
Usb0Regs.rsvd24[71] 0x43D2 %U32 #Unsigned
Usb0Regs.rsvd24[72] 0x43D4 %U32 #Unsigned
Usb0Regs.rsvd24[73] 0x43D6 %U32 #Unsigned
Usb0Regs.rsvd24[74] 0x43D8 %U32 #Unsigned
Usb0Regs.rsvd24[75] 0x43DA %U32 #Unsigned
Usb0Regs.rsvd24[76] 0x43DC %U32 #Unsigned
Usb0Regs.rsvd24[77] 0x43DE %U32 #Unsigned
Usb0Regs.rsvd24[78] 0x43E0 %U32 #Unsigned
Usb0Regs.rsvd24[79] 0x43E2 %U32 #Unsigned
Usb0Regs.rsvd24[8] 0x4354 %U32 #Unsigned
Usb0Regs.rsvd24[80] 0x43E4 %U32 #Unsigned
Usb0Regs.rsvd24[81] 0x43E6 %U32 #Unsigned
Usb0Regs.rsvd24[82] 0x43E8 %U32 #Unsigned
Usb0Regs.rsvd24[83] 0x43EA %U32 #Unsigned
Usb0Regs.rsvd24[84] 0x43EC %U32 #Unsigned
Usb0Regs.rsvd24[85] 0x43EE %U32 #Unsigned
Usb0Regs.rsvd24[86] 0x43F0 %U32 #Unsigned
Usb0Regs.rsvd24[87] 0x43F2 %U32 #Unsigned
Usb0Regs.rsvd24[88] 0x43F4 %U32 #Unsigned
Usb0Regs.rsvd24[89] 0x43F6 %U32 #Unsigned
Usb0Regs.rsvd24[9] 0x4356 %U32 #Unsigned
Usb0Regs.rsvd24[90] 0x43F8 %U32 #Unsigned
Usb0Regs.rsvd24[91] 0x43FA %U32 #Unsigned
Usb0Regs.rsvd24[92] 0x43FC %U32 #Unsigned
Usb0Regs.rsvd24[93] 0x43FE %U32 #Unsigned
Usb0Regs.rsvd25[0] 0x4420 %U32 #Unsigned
Usb0Regs.rsvd25[1] 0x4422 %U32 #Unsigned
Usb0Regs.rsvd25[2] 0x4424 %U32 #Unsigned
Usb0Regs.rsvd25[3] 0x4426 %U32 #Unsigned
Usb0Regs.rsvd25[4] 0x4428 %U32 #Unsigned
Usb0Regs.rsvd25[5] 0x442A %U32 #Unsigned
Usb0Regs.rsvd25[6] 0x442C %U32 #Unsigned
Usb0Regs.rsvd25[7] 0x442E %U32 #Unsigned
Usb0Regs.rsvd26[0] 0x4440 %U32 #Unsigned
Usb0Regs.rsvd26[1] 0x4442 %U32 #Unsigned
Usb0Regs.rsvd3[0] 0x4068 %U32 #Unsigned
Usb0Regs.rsvd3[1] 0x406A %U32 #Unsigned
Usb0Regs.rsvd3[2] 0x406C %U32 #Unsigned
Usb0Regs.rsvd3[3] 0x406E %U32 #Unsigned
Usb0Regs.rsvd3[4] 0x4070 %U32 #Unsigned
Usb0Regs.rsvd3[5] 0x4072 %U32 #Unsigned
Usb0Regs.rsvd3[6] 0x4074 %U32 #Unsigned
Usb0Regs.rsvd3[7] 0x4076 %U32 #Unsigned
Usb0Regs.rsvd3[8] 0x4078 %U32 #Unsigned
Usb0Regs.rsvd4[0] 0x407C %U16 #Unsigned
Usb0Regs.rsvd5[0] 0x407F %U16 #Unsigned
Usb0Regs.rsvd6[0] 0x4081 %U16 #Unsigned
Usb0Regs.rsvd7[0] 0x4084 %U32 #Unsigned
Usb0Regs.rsvd7[1] 0x4086 %U32 #Unsigned
Usb0Regs.rsvd8[0] 0x4089 %U16 #Unsigned
Usb0Regs.rsvd9[0] 0x408D %U16 #Unsigned
Usb0Regs.USBCONTIM.all 0x407A %U16 #Unsigned
Usb0Regs.USBCONTIM.bit.WTCON 0x407A %B16 #MASK=0xF0
Usb0Regs.USBCONTIM.bit.WTID 0x407A %B16 #MASK=0xF
Usb0Regs.USBCOUNT0.all 0x4108 %U16 #Unsigned
Usb0Regs.USBCOUNT0.bit.COUNT 0x4108 %B16 #MASK=0x7F
Usb0Regs.USBCOUNT0.bit.rsvd1 0x4108 %B16 #MASK=0x80
Usb0Regs.USBCSRH0.all 0x4103 %U16 #Unsigned
Usb0Regs.USBCSRH0.bit.DT 0x4103 %B16 #MASK=0x2
Usb0Regs.USBCSRH0.bit.DTWE 0x4103 %B16 #MASK=0x4
Usb0Regs.USBCSRH0.bit.FLUSH 0x4103 %B16 #MASK=0x1
Usb0Regs.USBCSRH0.bit.rsvd1 0x4103 %B16 #MASK=0xF8
Usb0Regs.USBCSRL0.all 0x4102 %U16 #Unsigned
Usb0Regs.USBCSRL0.bit.DATAEND_SETUP 0x4102 %B16 #MASK=0x8
Usb0Regs.USBCSRL0.bit.RXRDY 0x4102 %B16 #MASK=0x1
Usb0Regs.USBCSRL0.bit.RXRDYC_STATUS 0x4102 %B16 #MASK=0x40
Usb0Regs.USBCSRL0.bit.SETEND_ERROR 0x4102 %B16 #MASK=0x10
Usb0Regs.USBCSRL0.bit.SETENDC_NAKTO 0x4102 %B16 #MASK=0x80
Usb0Regs.USBCSRL0.bit.STALL_RQPKT 0x4102 %B16 #MASK=0x20
Usb0Regs.USBCSRL0.bit.STALLED 0x4102 %B16 #MASK=0x4
Usb0Regs.USBCSRL0.bit.TXRDY 0x4102 %B16 #MASK=0x2
Usb0Regs.USBDEVCTL.all 0x4060 %U16 #Unsigned
Usb0Regs.USBDEVCTL.bit.DEV 0x4060 %B16 #MASK=0x80
Usb0Regs.USBDEVCTL.bit.FSDEV 0x4060 %B16 #MASK=0x40
Usb0Regs.USBDEVCTL.bit.HOST 0x4060 %B16 #MASK=0x4
Usb0Regs.USBDEVCTL.bit.HOSTREQ 0x4060 %B16 #MASK=0x2
Usb0Regs.USBDEVCTL.bit.LSDEV 0x4060 %B16 #MASK=0x20
Usb0Regs.USBDEVCTL.bit.SESSION 0x4060 %B16 #MASK=0x1
Usb0Regs.USBDEVCTL.bit.VBUS 0x4060 %B16 #MASK=0x18
Usb0Regs.USBDMASEL.all 0x4450 %U32 #Unsigned
Usb0Regs.USBDMASEL.bit.DMAARX 0x4450 %B32 #MASK=0xF
Usb0Regs.USBDMASEL.bit.DMAATX 0x4450 %B32 #MASK=0xF0
Usb0Regs.USBDMASEL.bit.DMABRX 0x4450 %B32 #MASK=0xF00
Usb0Regs.USBDMASEL.bit.DMABTX 0x4450 %B32 #MASK=0xF000
Usb0Regs.USBDMASEL.bit.DMACRX 0x4450 %B32 #MASK=0xF0000
Usb0Regs.USBDMASEL.bit.DMACTX 0x4450 %B32 #MASK=0xF00000
Usb0Regs.USBDMASEL.bit.rsvd1 0x4450 %B32 #MASK=0xFF000000
Usb0Regs.USBDRIM.all 0x4414 %U32 #Unsigned
Usb0Regs.USBDRIM.bit.RESUME 0x4414 %B32 #MASK=0x1
Usb0Regs.USBDRIM.bit.rsvd1 0x4414 %B32 #MASK=0xFFFE
Usb0Regs.USBDRIM.bit.rsvd2 0x4414 %B32 #MASK=0xFFFF0000
Usb0Regs.USBDRISC.all 0x4418 %U32 #Unsigned
Usb0Regs.USBDRISC.bit.RESUME 0x4418 %B32 #MASK=0x1
Usb0Regs.USBDRISC.bit.rsvd1 0x4418 %B32 #MASK=0xFFFE
Usb0Regs.USBDRISC.bit.rsvd2 0x4418 %B32 #MASK=0xFFFF0000
Usb0Regs.USBDRRIS.all 0x4410 %U32 #Unsigned
Usb0Regs.USBDRRIS.bit.RESUME 0x4410 %B32 #MASK=0x1
Usb0Regs.USBDRRIS.bit.rsvd1 0x4410 %B32 #MASK=0xFFFE
Usb0Regs.USBDRRIS.bit.rsvd2 0x4410 %B32 #MASK=0xFFFF0000
Usb0Regs.USBEPC.all 0x4400 %U32 #Unsigned
Usb0Regs.USBEPC.bit.EPEN 0x4400 %B32 #MASK=0x3
Usb0Regs.USBEPC.bit.EPENDE 0x4400 %B32 #MASK=0x4
Usb0Regs.USBEPC.bit.PFLTACT 0x4400 %B32 #MASK=0x300
Usb0Regs.USBEPC.bit.PFLTAEN 0x4400 %B32 #MASK=0x40
Usb0Regs.USBEPC.bit.PFLTEN 0x4400 %B32 #MASK=0x10
Usb0Regs.USBEPC.bit.PFLTSEN 0x4400 %B32 #MASK=0x20
Usb0Regs.USBEPC.bit.rsvd1 0x4400 %B32 #MASK=0x8
Usb0Regs.USBEPC.bit.rsvd2 0x4400 %B32 #MASK=0x80
Usb0Regs.USBEPC.bit.rsvd3 0x4400 %B32 #MASK=0xFC00
Usb0Regs.USBEPC.bit.rsvd4 0x4400 %B32 #MASK=0xFFFF0000
Usb0Regs.USBEPCIM.all 0x4408 %U32 #Unsigned
Usb0Regs.USBEPCIM.bit.PF 0x4408 %B32 #MASK=0x1
Usb0Regs.USBEPCIM.bit.rsvd1 0x4408 %B32 #MASK=0xFFFE
Usb0Regs.USBEPCIM.bit.rsvd2 0x4408 %B32 #MASK=0xFFFF0000
Usb0Regs.USBEPCISC.all 0x440C %U32 #Unsigned
Usb0Regs.USBEPCISC.bit.PF 0x440C %B32 #MASK=0x1
Usb0Regs.USBEPCISC.bit.rsvd1 0x440C %B32 #MASK=0xFFFE
Usb0Regs.USBEPCISC.bit.rsvd2 0x440C %B32 #MASK=0xFFFF0000
Usb0Regs.USBEPCRIS.all 0x4404 %U32 #Unsigned
Usb0Regs.USBEPCRIS.bit.PF 0x4404 %B32 #MASK=0x1
Usb0Regs.USBEPCRIS.bit.rsvd1 0x4404 %B32 #MASK=0xFFFE
Usb0Regs.USBEPCRIS.bit.rsvd2 0x4404 %B32 #MASK=0xFFFF0000
Usb0Regs.USBEPIDX.all 0x400E %U16 #Unsigned
Usb0Regs.USBEPIDX.bit.EPIDX 0x400E %B16 #MASK=0xF
Usb0Regs.USBEPIDX.bit.rsvd1 0x400E %B16 #MASK=0xF0
Usb0Regs.USBFADDR.all 0x4000 %U16 #Unsigned
Usb0Regs.USBFADDR.bit.FUNCADDR 0x4000 %B16 #MASK=0x7F
Usb0Regs.USBFADDR.bit.rsvd1 0x4000 %B16 #MASK=0x80
Usb0Regs.USBFIFO0 0x4020 %U32 #Unsigned
Usb0Regs.USBFIFO1 0x4024 %U32 #Unsigned
Usb0Regs.USBFIFO2 0x4028 %U32 #Unsigned
Usb0Regs.USBFIFO3 0x402C %U32 #Unsigned
Usb0Regs.USBFRAME.all 0x400C %U32 #Unsigned
Usb0Regs.USBFRAME.bit.FRAME 0x400C %B32 #MASK=0x7FF
Usb0Regs.USBFRAME.bit.rsvd1 0x400C %B32 #MASK=0xF800
Usb0Regs.USBFSEOF 0x407D %U16 #Unsigned
Usb0Regs.USBGPCS.all 0x441C %U32 #Unsigned
Usb0Regs.USBGPCS.bit.DEVMOD 0x441C %B32 #MASK=0x1
Usb0Regs.USBGPCS.bit.DEVMODOTG 0x441C %B32 #MASK=0x2
Usb0Regs.USBGPCS.bit.rsvd1 0x441C %B32 #MASK=0xFFFC
Usb0Regs.USBGPCS.bit.rsvd2 0x441C %B32 #MASK=0xFFFF0000
Usb0Regs.USBIDVIM.all 0x4448 %U32 #Unsigned
Usb0Regs.USBIDVIM.bit.ID 0x4448 %B32 #MASK=0x1
Usb0Regs.USBIDVIM.bit.rsvd1 0x4448 %B32 #MASK=0xFFFE
Usb0Regs.USBIDVIM.bit.rsvd2 0x4448 %B32 #MASK=0xFFFF0000
Usb0Regs.USBIDVISC.all 0x444C %U32 #Unsigned
Usb0Regs.USBIDVISC.bit.ID 0x444C %B32 #MASK=0x1
Usb0Regs.USBIDVISC.bit.rsvd1 0x444C %B32 #MASK=0xFFFE
Usb0Regs.USBIDVISC.bit.rsvd2 0x444C %B32 #MASK=0xFFFF0000
Usb0Regs.USBIDVRIS.all 0x4444 %U32 #Unsigned
Usb0Regs.USBIDVRIS.bit.ID 0x4444 %B32 #MASK=0x1
Usb0Regs.USBIDVRIS.bit.rsvd1 0x4444 %B32 #MASK=0xFFFE
Usb0Regs.USBIDVRIS.bit.rsvd2 0x4444 %B32 #MASK=0xFFFF0000
Usb0Regs.USBIE.all 0x400B %U16 #Unsigned
Usb0Regs.USBIE.bit.DISCON 0x400B %B16 #MASK=0x20
Usb0Regs.USBIE.bit.RESET 0x400B %B16 #MASK=0x4
Usb0Regs.USBIE.bit.RESUME 0x400B %B16 #MASK=0x2
Usb0Regs.USBIE.bit.rsvd1 0x400B %B16 #MASK=0x10
Usb0Regs.USBIE.bit.rsvd2 0x400B %B16 #MASK=0xC0
Usb0Regs.USBIE.bit.SOF 0x400B %B16 #MASK=0x8
Usb0Regs.USBIE.bit.SUSPEND 0x400B %B16 #MASK=0x1
Usb0Regs.USBIS.all 0x400A %U16 #Unsigned
Usb0Regs.USBIS.bit.DISCON 0x400A %B16 #MASK=0x20
Usb0Regs.USBIS.bit.RESET 0x400A %B16 #MASK=0x4
Usb0Regs.USBIS.bit.RESUME 0x400A %B16 #MASK=0x2
Usb0Regs.USBIS.bit.rsvd1 0x400A %B16 #MASK=0x10
Usb0Regs.USBIS.bit.rsvd2 0x400A %B16 #MASK=0xC0
Usb0Regs.USBIS.bit.SOF 0x400A %B16 #MASK=0x8
Usb0Regs.USBIS.bit.SUSPEND 0x400A %B16 #MASK=0x1
Usb0Regs.USBLSEOF 0x407E %U16 #Unsigned
Usb0Regs.USBNAKLMT.all 0x410B %U16 #Unsigned
Usb0Regs.USBNAKLMT.bit.NAKLMT 0x410B %B16 #MASK=0x1F
Usb0Regs.USBNAKLMT.bit.rsvd1 0x410B %B16 #MASK=0xE0
Usb0Regs.USBPOWER.all 0x4001 %U16 #Unsigned
Usb0Regs.USBPOWER.bit.ISOUP 0x4001 %B16 #MASK=0x80
Usb0Regs.USBPOWER.bit.PWRDNPHY 0x4001 %B16 #MASK=0x1
Usb0Regs.USBPOWER.bit.RESET 0x4001 %B16 #MASK=0x8
Usb0Regs.USBPOWER.bit.RESUME 0x4001 %B16 #MASK=0x4
Usb0Regs.USBPOWER.bit.rsvd1 0x4001 %B16 #MASK=0x30
Usb0Regs.USBPOWER.bit.SOFT_CONN 0x4001 %B16 #MASK=0x40
Usb0Regs.USBPOWER.bit.SUSPEND 0x4001 %B16 #MASK=0x2
Usb0Regs.USBRQPKTCOUNT1 0x4304 %U32 #Unsigned
Usb0Regs.USBRQPKTCOUNT2 0x4308 %U32 #Unsigned
Usb0Regs.USBRQPKTCOUNT3 0x430C %U32 #Unsigned
Usb0Regs.USBRXCOUNT1.all 0x4118 %U32 #Unsigned
Usb0Regs.USBRXCOUNT1.bit.COUNT 0x4118 %B32 #MASK=0x1FFF
Usb0Regs.USBRXCOUNT1.bit.rsvd1 0x4118 %B32 #MASK=0xE000
Usb0Regs.USBRXCOUNT2.all 0x4128 %U32 #Unsigned
Usb0Regs.USBRXCOUNT2.bit.COUNT 0x4128 %B32 #MASK=0x1FFF
Usb0Regs.USBRXCOUNT2.bit.rsvd1 0x4128 %B32 #MASK=0xE000
Usb0Regs.USBRXCOUNT3.all 0x4138 %U32 #Unsigned
Usb0Regs.USBRXCOUNT3.bit.COUNT 0x4138 %B32 #MASK=0x1FFF
Usb0Regs.USBRXCOUNT3.bit.rsvd1 0x4138 %B32 #MASK=0xE000
Usb0Regs.USBRXCSRH1.all 0x4117 %U16 #Unsigned
Usb0Regs.USBRXCSRH1.bit.AUTOCL 0x4117 %B16 #MASK=0x80
Usb0Regs.USBRXCSRH1.bit.DISNYETPIDERR 0x4117 %B16 #MASK=0x10
Usb0Regs.USBRXCSRH1.bit.DMAEN 0x4117 %B16 #MASK=0x20
Usb0Regs.USBRXCSRH1.bit.DMAMOD 0x4117 %B16 #MASK=0x8
Usb0Regs.USBRXCSRH1.bit.DT 0x4117 %B16 #MASK=0x2
Usb0Regs.USBRXCSRH1.bit.DTWE 0x4117 %B16 #MASK=0x4
Usb0Regs.USBRXCSRH1.bit.ISOAUTORQ 0x4117 %B16 #MASK=0x40
Usb0Regs.USBRXCSRH1.bit.rsvd1 0x4117 %B16 #MASK=0x1
Usb0Regs.USBRXCSRH2.all 0x4127 %U16 #Unsigned
Usb0Regs.USBRXCSRH2.bit.AUTOCL 0x4127 %B16 #MASK=0x80
Usb0Regs.USBRXCSRH2.bit.DISNYETPIDERR 0x4127 %B16 #MASK=0x10
Usb0Regs.USBRXCSRH2.bit.DMAEN 0x4127 %B16 #MASK=0x20
Usb0Regs.USBRXCSRH2.bit.DMAMOD 0x4127 %B16 #MASK=0x8
Usb0Regs.USBRXCSRH2.bit.DT 0x4127 %B16 #MASK=0x2
Usb0Regs.USBRXCSRH2.bit.DTWE 0x4127 %B16 #MASK=0x4
Usb0Regs.USBRXCSRH2.bit.ISOAUTORQ 0x4127 %B16 #MASK=0x40
Usb0Regs.USBRXCSRH2.bit.rsvd1 0x4127 %B16 #MASK=0x1
Usb0Regs.USBRXCSRH3.all 0x4137 %U16 #Unsigned
Usb0Regs.USBRXCSRH3.bit.AUTOCL 0x4137 %B16 #MASK=0x80
Usb0Regs.USBRXCSRH3.bit.DISNYETPIDERR 0x4137 %B16 #MASK=0x10
Usb0Regs.USBRXCSRH3.bit.DMAEN 0x4137 %B16 #MASK=0x20
Usb0Regs.USBRXCSRH3.bit.DMAMOD 0x4137 %B16 #MASK=0x8
Usb0Regs.USBRXCSRH3.bit.DT 0x4137 %B16 #MASK=0x2
Usb0Regs.USBRXCSRH3.bit.DTWE 0x4137 %B16 #MASK=0x4
Usb0Regs.USBRXCSRH3.bit.ISOAUTORQ 0x4137 %B16 #MASK=0x40
Usb0Regs.USBRXCSRH3.bit.rsvd1 0x4137 %B16 #MASK=0x1
Usb0Regs.USBRXCSRL1.all 0x4116 %U16 #Unsigned
Usb0Regs.USBRXCSRL1.bit.CLRDT 0x4116 %B16 #MASK=0x80
Usb0Regs.USBRXCSRL1.bit.DATAERRNAKTO 0x4116 %B16 #MASK=0x8
Usb0Regs.USBRXCSRL1.bit.FLUSH 0x4116 %B16 #MASK=0x10
Usb0Regs.USBRXCSRL1.bit.FULL 0x4116 %B16 #MASK=0x2
Usb0Regs.USBRXCSRL1.bit.OVERERROR1 0x4116 %B16 #MASK=0x4
Usb0Regs.USBRXCSRL1.bit.RXRDY 0x4116 %B16 #MASK=0x1
Usb0Regs.USBRXCSRL1.bit.STALLED 0x4116 %B16 #MASK=0x40
Usb0Regs.USBRXCSRL1.bit.STALLREQPKT 0x4116 %B16 #MASK=0x20
Usb0Regs.USBRXCSRL2.all 0x4126 %U16 #Unsigned
Usb0Regs.USBRXCSRL2.bit.CLRDT 0x4126 %B16 #MASK=0x80
Usb0Regs.USBRXCSRL2.bit.DATAERRNAKTO 0x4126 %B16 #MASK=0x8
Usb0Regs.USBRXCSRL2.bit.FLUSH 0x4126 %B16 #MASK=0x10
Usb0Regs.USBRXCSRL2.bit.FULL 0x4126 %B16 #MASK=0x2
Usb0Regs.USBRXCSRL2.bit.OVERERROR2 0x4126 %B16 #MASK=0x4
Usb0Regs.USBRXCSRL2.bit.RXRDY 0x4126 %B16 #MASK=0x1
Usb0Regs.USBRXCSRL2.bit.STALLED 0x4126 %B16 #MASK=0x40
Usb0Regs.USBRXCSRL2.bit.STALLREQPKT 0x4126 %B16 #MASK=0x20
Usb0Regs.USBRXCSRL3.all 0x4136 %U16 #Unsigned
Usb0Regs.USBRXCSRL3.bit.CLRDT 0x4136 %B16 #MASK=0x80
Usb0Regs.USBRXCSRL3.bit.DATAERRNAKTO 0x4136 %B16 #MASK=0x8
Usb0Regs.USBRXCSRL3.bit.FLUSH 0x4136 %B16 #MASK=0x10
Usb0Regs.USBRXCSRL3.bit.FULL 0x4136 %B16 #MASK=0x2
Usb0Regs.USBRXCSRL3.bit.OVERERROR3 0x4136 %B16 #MASK=0x4
Usb0Regs.USBRXCSRL3.bit.RXRDY 0x4136 %B16 #MASK=0x1
Usb0Regs.USBRXCSRL3.bit.STALLED 0x4136 %B16 #MASK=0x40
Usb0Regs.USBRXCSRL3.bit.STALLREQPKT 0x4136 %B16 #MASK=0x20
Usb0Regs.USBRXDPKTBUFDIS.all 0x4340 %U32 #Unsigned
Usb0Regs.USBRXDPKTBUFDIS.bit.EP1 0x4340 %B32 #MASK=0x2
Usb0Regs.USBRXDPKTBUFDIS.bit.EP2 0x4340 %B32 #MASK=0x4
Usb0Regs.USBRXDPKTBUFDIS.bit.EP3 0x4340 %B32 #MASK=0x8
Usb0Regs.USBRXDPKTBUFDIS.bit.rsvd1 0x4340 %B32 #MASK=0x1
Usb0Regs.USBRXDPKTBUFDIS.bit.rsvd2 0x4340 %B32 #MASK=0xFFF0
Usb0Regs.USBRXFIFOADD.all 0x4066 %U32 #Unsigned
Usb0Regs.USBRXFIFOADD.bit.ADDR 0x4066 %B32 #MASK=0x1FF
Usb0Regs.USBRXFIFOADD.bit.rsvd1 0x4066 %B32 #MASK=0xFE00
Usb0Regs.USBRXFIFOSZ.all 0x4062 %U16 #Unsigned
Usb0Regs.USBRXFIFOSZ.bit.DPB 0x4062 %B16 #MASK=0x10
Usb0Regs.USBRXFIFOSZ.bit.rsvd1 0x4062 %B16 #MASK=0xE0
Usb0Regs.USBRXFIFOSZ.bit.SIZE 0x4062 %B16 #MASK=0xF
Usb0Regs.USBRXFUNCADDR1.all 0x408C %U16 #Unsigned
Usb0Regs.USBRXFUNCADDR1.bit.ADDR 0x408C %B16 #MASK=0x7F
Usb0Regs.USBRXFUNCADDR1.bit.rsvd1 0x408C %B16 #MASK=0x80
Usb0Regs.USBRXFUNCADDR2.all 0x4094 %U16 #Unsigned
Usb0Regs.USBRXFUNCADDR2.bit.ADDR 0x4094 %B16 #MASK=0x7F
Usb0Regs.USBRXFUNCADDR2.bit.rsvd1 0x4094 %B16 #MASK=0x80
Usb0Regs.USBRXFUNCADDR3.all 0x409C %U16 #Unsigned
Usb0Regs.USBRXFUNCADDR3.bit.ADDR 0x409C %B16 #MASK=0x7F
Usb0Regs.USBRXFUNCADDR3.bit.rsvd1 0x409C %B16 #MASK=0x80
Usb0Regs.USBRXHUBADDR1.all 0x408E %U16 #Unsigned
Usb0Regs.USBRXHUBADDR1.bit.ADDR 0x408E %B16 #MASK=0x7F
Usb0Regs.USBRXHUBADDR1.bit.MULTTRAN 0x408E %B16 #MASK=0x80
Usb0Regs.USBRXHUBADDR2.all 0x4096 %U16 #Unsigned
Usb0Regs.USBRXHUBADDR2.bit.ADDR 0x4096 %B16 #MASK=0x7F
Usb0Regs.USBRXHUBADDR2.bit.MULTTRAN 0x4096 %B16 #MASK=0x80
Usb0Regs.USBRXHUBADDR3.all 0x409E %U16 #Unsigned
Usb0Regs.USBRXHUBADDR3.bit.ADDR 0x409E %B16 #MASK=0x7F
Usb0Regs.USBRXHUBADDR3.bit.MULTTRAN 0x409E %B16 #MASK=0x80
Usb0Regs.USBRXHUBPORT1.all 0x408F %U16 #Unsigned
Usb0Regs.USBRXHUBPORT1.bit.PORT 0x408F %B16 #MASK=0x7F
Usb0Regs.USBRXHUBPORT1.bit.rsvd1 0x408F %B16 #MASK=0x80
Usb0Regs.USBRXHUBPORT2.all 0x4097 %U16 #Unsigned
Usb0Regs.USBRXHUBPORT2.bit.PORT 0x4097 %B16 #MASK=0x7F
Usb0Regs.USBRXHUBPORT2.bit.rsvd1 0x4097 %B16 #MASK=0x80
Usb0Regs.USBRXHUBPORT3.all 0x409F %U16 #Unsigned
Usb0Regs.USBRXHUBPORT3.bit.PORT 0x409F %B16 #MASK=0x7F
Usb0Regs.USBRXHUBPORT3.bit.rsvd1 0x409F %B16 #MASK=0x80
Usb0Regs.USBRXIE.all 0x4008 %U32 #Unsigned
Usb0Regs.USBRXIE.bit.EP1 0x4008 %B32 #MASK=0x2
Usb0Regs.USBRXIE.bit.EP2 0x4008 %B32 #MASK=0x4
Usb0Regs.USBRXIE.bit.EP3 0x4008 %B32 #MASK=0x8
Usb0Regs.USBRXIE.bit.rsvd1 0x4008 %B32 #MASK=0x1
Usb0Regs.USBRXIE.bit.rsvd2 0x4008 %B32 #MASK=0xFFF0
Usb0Regs.USBRXINTERVAL1 0x411D %U16 #Unsigned
Usb0Regs.USBRXINTERVAL2 0x412D %U16 #Unsigned
Usb0Regs.USBRXINTERVAL3 0x413D %U16 #Unsigned
Usb0Regs.USBRXIS.all 0x4004 %U32 #Unsigned
Usb0Regs.USBRXIS.bit.EP1 0x4004 %B32 #MASK=0x2
Usb0Regs.USBRXIS.bit.EP2 0x4004 %B32 #MASK=0x4
Usb0Regs.USBRXIS.bit.EP3 0x4004 %B32 #MASK=0x8
Usb0Regs.USBRXIS.bit.rsvd1 0x4004 %B32 #MASK=0x1
Usb0Regs.USBRXIS.bit.rsvd2 0x4004 %B32 #MASK=0xFFF0
Usb0Regs.USBRXMAXP1.all 0x4114 %U32 #Unsigned
Usb0Regs.USBRXMAXP1.bit.MAXLOAD 0x4114 %B32 #MASK=0x7FF
Usb0Regs.USBRXMAXP1.bit.rsvd1 0x4114 %B32 #MASK=0xF800
Usb0Regs.USBRXMAXP2.all 0x4124 %U32 #Unsigned
Usb0Regs.USBRXMAXP2.bit.MAXLOAD 0x4124 %B32 #MASK=0x7FF
Usb0Regs.USBRXMAXP2.bit.rsvd1 0x4124 %B32 #MASK=0xF800
Usb0Regs.USBRXMAXP3.all 0x4134 %U32 #Unsigned
Usb0Regs.USBRXMAXP3.bit.MAXLOAD 0x4134 %B32 #MASK=0x7FF
Usb0Regs.USBRXMAXP3.bit.rsvd1 0x4134 %B32 #MASK=0xF800
Usb0Regs.USBRXTYPE1.all 0x411C %U16 #Unsigned
Usb0Regs.USBRXTYPE1.bit.PROTO 0x411C %B16 #MASK=0x30
Usb0Regs.USBRXTYPE1.bit.SPEED 0x411C %B16 #MASK=0xC0
Usb0Regs.USBRXTYPE1.bit.TEP 0x411C %B16 #MASK=0xF
Usb0Regs.USBRXTYPE2.all 0x412C %U16 #Unsigned
Usb0Regs.USBRXTYPE2.bit.PROTO 0x412C %B16 #MASK=0x30
Usb0Regs.USBRXTYPE2.bit.SPEED 0x412C %B16 #MASK=0xC0
Usb0Regs.USBRXTYPE2.bit.TEP 0x412C %B16 #MASK=0xF
Usb0Regs.USBRXTYPE3.all 0x413C %U16 #Unsigned
Usb0Regs.USBRXTYPE3.bit.PROTO 0x413C %B16 #MASK=0x30
Usb0Regs.USBRXTYPE3.bit.SPEED 0x413C %B16 #MASK=0xC0
Usb0Regs.USBRXTYPE3.bit.TEP 0x413C %B16 #MASK=0xF
Usb0Regs.USBTEST.all 0x400F %U16 #Unsigned
Usb0Regs.USBTEST.bit.FIFOACC 0x400F %B16 #MASK=0x40
Usb0Regs.USBTEST.bit.FORCEFS 0x400F %B16 #MASK=0x20
Usb0Regs.USBTEST.bit.FORCEH 0x400F %B16 #MASK=0x80
Usb0Regs.USBTEST.bit.rsvd1 0x400F %B16 #MASK=0x1F
Usb0Regs.USBTXCSRH1.all 0x4113 %U16 #Unsigned
Usb0Regs.USBTXCSRH1.bit.AUTOSET 0x4113 %B16 #MASK=0x80
Usb0Regs.USBTXCSRH1.bit.DMAEN 0x4113 %B16 #MASK=0x10
Usb0Regs.USBTXCSRH1.bit.DMAMOD 0x4113 %B16 #MASK=0x4
Usb0Regs.USBTXCSRH1.bit.DT 0x4113 %B16 #MASK=0x1
Usb0Regs.USBTXCSRH1.bit.DTWE 0x4113 %B16 #MASK=0x2
Usb0Regs.USBTXCSRH1.bit.FDT 0x4113 %B16 #MASK=0x8
Usb0Regs.USBTXCSRH1.bit.ISO 0x4113 %B16 #MASK=0x40
Usb0Regs.USBTXCSRH1.bit.MODE 0x4113 %B16 #MASK=0x20
Usb0Regs.USBTXCSRH2.all 0x4123 %U16 #Unsigned
Usb0Regs.USBTXCSRH2.bit.AUTOSET 0x4123 %B16 #MASK=0x80
Usb0Regs.USBTXCSRH2.bit.DMAEN 0x4123 %B16 #MASK=0x10
Usb0Regs.USBTXCSRH2.bit.DMAMOD 0x4123 %B16 #MASK=0x4
Usb0Regs.USBTXCSRH2.bit.DT 0x4123 %B16 #MASK=0x1
Usb0Regs.USBTXCSRH2.bit.DTWE 0x4123 %B16 #MASK=0x2
Usb0Regs.USBTXCSRH2.bit.FDT 0x4123 %B16 #MASK=0x8
Usb0Regs.USBTXCSRH2.bit.ISO 0x4123 %B16 #MASK=0x40
Usb0Regs.USBTXCSRH2.bit.MODE 0x4123 %B16 #MASK=0x20
Usb0Regs.USBTXCSRH3.all 0x4133 %U16 #Unsigned
Usb0Regs.USBTXCSRH3.bit.AUTOSET 0x4133 %B16 #MASK=0x80
Usb0Regs.USBTXCSRH3.bit.DMAEN 0x4133 %B16 #MASK=0x10
Usb0Regs.USBTXCSRH3.bit.DMAMOD 0x4133 %B16 #MASK=0x4
Usb0Regs.USBTXCSRH3.bit.DT 0x4133 %B16 #MASK=0x1
Usb0Regs.USBTXCSRH3.bit.DTWE 0x4133 %B16 #MASK=0x2
Usb0Regs.USBTXCSRH3.bit.FDT 0x4133 %B16 #MASK=0x8
Usb0Regs.USBTXCSRH3.bit.ISO 0x4133 %B16 #MASK=0x40
Usb0Regs.USBTXCSRH3.bit.MODE 0x4133 %B16 #MASK=0x20
Usb0Regs.USBTXCSRL1.all 0x4112 %U16 #Unsigned
Usb0Regs.USBTXCSRL1.bit.CLRDT 0x4112 %B16 #MASK=0x40
Usb0Regs.USBTXCSRL1.bit.FIFONE 0x4112 %B16 #MASK=0x2
Usb0Regs.USBTXCSRL1.bit.FLUSH 0x4112 %B16 #MASK=0x8
Usb0Regs.USBTXCSRL1.bit.NAKTO 0x4112 %B16 #MASK=0x80
Usb0Regs.USBTXCSRL1.bit.STALL_SETUP 0x4112 %B16 #MASK=0x10
Usb0Regs.USBTXCSRL1.bit.STALLED 0x4112 %B16 #MASK=0x20
Usb0Regs.USBTXCSRL1.bit.TXRDY 0x4112 %B16 #MASK=0x1
Usb0Regs.USBTXCSRL1.bit.UNDRN_ERROR1 0x4112 %B16 #MASK=0x4
Usb0Regs.USBTXCSRL2.all 0x4122 %U16 #Unsigned
Usb0Regs.USBTXCSRL2.bit.CLRDT 0x4122 %B16 #MASK=0x40
Usb0Regs.USBTXCSRL2.bit.FIFONE 0x4122 %B16 #MASK=0x2
Usb0Regs.USBTXCSRL2.bit.FLUSH 0x4122 %B16 #MASK=0x8
Usb0Regs.USBTXCSRL2.bit.NAKTO 0x4122 %B16 #MASK=0x80
Usb0Regs.USBTXCSRL2.bit.STALLED 0x4122 %B16 #MASK=0x20
Usb0Regs.USBTXCSRL2.bit.STALLSETUP 0x4122 %B16 #MASK=0x10
Usb0Regs.USBTXCSRL2.bit.TXRDY 0x4122 %B16 #MASK=0x1
Usb0Regs.USBTXCSRL2.bit.UNDRNERROR2 0x4122 %B16 #MASK=0x4
Usb0Regs.USBTXCSRL3.all 0x4132 %U16 #Unsigned
Usb0Regs.USBTXCSRL3.bit.CLRDT 0x4132 %B16 #MASK=0x40
Usb0Regs.USBTXCSRL3.bit.FIFONE 0x4132 %B16 #MASK=0x2
Usb0Regs.USBTXCSRL3.bit.FLUSH 0x4132 %B16 #MASK=0x8
Usb0Regs.USBTXCSRL3.bit.NAKTO 0x4132 %B16 #MASK=0x80
Usb0Regs.USBTXCSRL3.bit.STALLED 0x4132 %B16 #MASK=0x20
Usb0Regs.USBTXCSRL3.bit.STALLSETUP 0x4132 %B16 #MASK=0x10
Usb0Regs.USBTXCSRL3.bit.TXRDY 0x4132 %B16 #MASK=0x1
Usb0Regs.USBTXCSRL3.bit.UNDRNERROR3 0x4132 %B16 #MASK=0x4
Usb0Regs.USBTXDPKTBUFDIS.all 0x4342 %U32 #Unsigned
Usb0Regs.USBTXDPKTBUFDIS.bit.EP1 0x4342 %B32 #MASK=0x2
Usb0Regs.USBTXDPKTBUFDIS.bit.EP2 0x4342 %B32 #MASK=0x4
Usb0Regs.USBTXDPKTBUFDIS.bit.EP3 0x4342 %B32 #MASK=0x8
Usb0Regs.USBTXDPKTBUFDIS.bit.rsvd1 0x4342 %B32 #MASK=0x1
Usb0Regs.USBTXDPKTBUFDIS.bit.rsvd2 0x4342 %B32 #MASK=0xFFF0
Usb0Regs.USBTXFIFOADD.all 0x4064 %U32 #Unsigned
Usb0Regs.USBTXFIFOADD.bit.ADDR 0x4064 %B32 #MASK=0x1FF
Usb0Regs.USBTXFIFOADD.bit.rsvd1 0x4064 %B32 #MASK=0xFE00
Usb0Regs.USBTXFIFOSZ.all 0x4061 %U16 #Unsigned
Usb0Regs.USBTXFIFOSZ.bit.DPB 0x4061 %B16 #MASK=0x10
Usb0Regs.USBTXFIFOSZ.bit.rsvd1 0x4061 %B16 #MASK=0xE0
Usb0Regs.USBTXFIFOSZ.bit.SIZE 0x4061 %B16 #MASK=0xF
Usb0Regs.USBTXFUNCADDR0.all 0x4080 %U16 #Unsigned
Usb0Regs.USBTXFUNCADDR0.bit.ADDR 0x4080 %B16 #MASK=0x7F
Usb0Regs.USBTXFUNCADDR0.bit.rsvd1 0x4080 %B16 #MASK=0x80
Usb0Regs.USBTXFUNCADDR1.all 0x4088 %U16 #Unsigned
Usb0Regs.USBTXFUNCADDR1.bit.ADDR 0x4088 %B16 #MASK=0x7F
Usb0Regs.USBTXFUNCADDR1.bit.rsvd1 0x4088 %B16 #MASK=0x80
Usb0Regs.USBTXFUNCADDR2.all 0x4090 %U16 #Unsigned
Usb0Regs.USBTXFUNCADDR2.bit.ADDR 0x4090 %B16 #MASK=0x7F
Usb0Regs.USBTXFUNCADDR2.bit.rsvd1 0x4090 %B16 #MASK=0x80
Usb0Regs.USBTXFUNCADDR3.all 0x4098 %U16 #Unsigned
Usb0Regs.USBTXFUNCADDR3.bit.ADDR 0x4098 %B16 #MASK=0x7F
Usb0Regs.USBTXFUNCADDR3.bit.rsvd1 0x4098 %B16 #MASK=0x80
Usb0Regs.USBTXHUBADDR0.all 0x4082 %U16 #Unsigned
Usb0Regs.USBTXHUBADDR0.bit.ADDR 0x4082 %B16 #MASK=0x7F
Usb0Regs.USBTXHUBADDR0.bit.MULTTRAN 0x4082 %B16 #MASK=0x80
Usb0Regs.USBTXHUBADDR1.all 0x408A %U16 #Unsigned
Usb0Regs.USBTXHUBADDR1.bit.ADDR 0x408A %B16 #MASK=0x7F
Usb0Regs.USBTXHUBADDR1.bit.MULTTRAN 0x408A %B16 #MASK=0x80
Usb0Regs.USBTXHUBADDR2.all 0x4092 %U16 #Unsigned
Usb0Regs.USBTXHUBADDR2.bit.ADDR 0x4092 %B16 #MASK=0x7F
Usb0Regs.USBTXHUBADDR2.bit.MULTTRAN 0x4092 %B16 #MASK=0x80
Usb0Regs.USBTXHUBADDR3.all 0x409A %U16 #Unsigned
Usb0Regs.USBTXHUBADDR3.bit.ADDR 0x409A %B16 #MASK=0x7F
Usb0Regs.USBTXHUBADDR3.bit.MULTTRAN 0x409A %B16 #MASK=0x80
Usb0Regs.USBTXHUBPORT0.all 0x4083 %U16 #Unsigned
Usb0Regs.USBTXHUBPORT0.bit.PORT 0x4083 %B16 #MASK=0x7F
Usb0Regs.USBTXHUBPORT0.bit.rsvd1 0x4083 %B16 #MASK=0x80
Usb0Regs.USBTXHUBPORT1.all 0x408B %U16 #Unsigned
Usb0Regs.USBTXHUBPORT1.bit.PORT 0x408B %B16 #MASK=0x7F
Usb0Regs.USBTXHUBPORT1.bit.rsvd1 0x408B %B16 #MASK=0x80
Usb0Regs.USBTXHUBPORT2.all 0x4093 %U16 #Unsigned
Usb0Regs.USBTXHUBPORT2.bit.PORT 0x4093 %B16 #MASK=0x7F
Usb0Regs.USBTXHUBPORT2.bit.rsvd1 0x4093 %B16 #MASK=0x80
Usb0Regs.USBTXHUBPORT3.all 0x409B %U16 #Unsigned
Usb0Regs.USBTXHUBPORT3.bit.PORT 0x409B %B16 #MASK=0x7F
Usb0Regs.USBTXHUBPORT3.bit.rsvd1 0x409B %B16 #MASK=0x80
Usb0Regs.USBTXIE.all 0x4006 %U32 #Unsigned
Usb0Regs.USBTXIE.bit.EP0 0x4006 %B32 #MASK=0x1
Usb0Regs.USBTXIE.bit.EP1 0x4006 %B32 #MASK=0x2
Usb0Regs.USBTXIE.bit.EP2 0x4006 %B32 #MASK=0x4
Usb0Regs.USBTXIE.bit.EP3 0x4006 %B32 #MASK=0x8
Usb0Regs.USBTXIE.bit.rsvd2 0x4006 %B32 #MASK=0xFFF0
Usb0Regs.USBTXINTERVAL1 0x411B %U16 #Unsigned
Usb0Regs.USBTXINTERVAL2 0x412B %U16 #Unsigned
Usb0Regs.USBTXINTERVAL3 0x413B %U16 #Unsigned
Usb0Regs.USBTXIS.all 0x4002 %U32 #Unsigned
Usb0Regs.USBTXIS.bit.EP0 0x4002 %B32 #MASK=0x1
Usb0Regs.USBTXIS.bit.EP1 0x4002 %B32 #MASK=0x2
Usb0Regs.USBTXIS.bit.EP2 0x4002 %B32 #MASK=0x4
Usb0Regs.USBTXIS.bit.EP3 0x4002 %B32 #MASK=0x8
Usb0Regs.USBTXIS.bit.rsvd1 0x4002 %B32 #MASK=0xFFF0
Usb0Regs.USBTXMAXP1.all 0x4110 %U32 #Unsigned
Usb0Regs.USBTXMAXP1.bit.MAXLOAD 0x4110 %B32 #MASK=0x7FF
Usb0Regs.USBTXMAXP1.bit.rsvd1 0x4110 %B32 #MASK=0xF800
Usb0Regs.USBTXMAXP2.all 0x4120 %U32 #Unsigned
Usb0Regs.USBTXMAXP2.bit.MAXLOAD 0x4120 %B32 #MASK=0x7FF
Usb0Regs.USBTXMAXP2.bit.rsvd1 0x4120 %B32 #MASK=0xF800
Usb0Regs.USBTXMAXP3.all 0x4130 %U32 #Unsigned
Usb0Regs.USBTXMAXP3.bit.MAXLOAD 0x4130 %B32 #MASK=0x7FF
Usb0Regs.USBTXMAXP3.bit.rsvd1 0x4130 %B32 #MASK=0xF800
Usb0Regs.USBTXTYPE1.all 0x411A %U16 #Unsigned
Usb0Regs.USBTXTYPE1.bit.PROTO 0x411A %B16 #MASK=0x30
Usb0Regs.USBTXTYPE1.bit.SPEED 0x411A %B16 #MASK=0xC0
Usb0Regs.USBTXTYPE1.bit.TEP 0x411A %B16 #MASK=0xF
Usb0Regs.USBTXTYPE2.all 0x412A %U16 #Unsigned
Usb0Regs.USBTXTYPE2.bit.PROTO 0x412A %B16 #MASK=0x30
Usb0Regs.USBTXTYPE2.bit.SPEED 0x412A %B16 #MASK=0xC0
Usb0Regs.USBTXTYPE2.bit.TEP 0x412A %B16 #MASK=0xF
Usb0Regs.USBTXTYPE3.all 0x413A %U16 #Unsigned
Usb0Regs.USBTXTYPE3.bit.PROTO 0x413A %B16 #MASK=0x30
Usb0Regs.USBTXTYPE3.bit.SPEED 0x413A %B16 #MASK=0xC0
Usb0Regs.USBTXTYPE3.bit.TEP 0x413A %B16 #MASK=0xF
Usb0Regs.USBTYPE0.all 0x410A %U16 #Unsigned
Usb0Regs.USBTYPE0.bit.rsvd1 0x410A %B16 #MASK=0x3F
Usb0Regs.USBTYPE0.bit.SPEED 0x410A %B16 #MASK=0xC0
Usb0Regs.USBVDC.all 0x4430 %U32 #Unsigned
Usb0Regs.USBVDC.bit.rsvd1 0x4430 %B32 #MASK=0xFFFE
Usb0Regs.USBVDC.bit.rsvd2 0x4430 %B32 #MASK=0xFFFF0000
Usb0Regs.USBVDC.bit.VBDEN 0x4430 %B32 #MASK=0x1
Usb0Regs.USBVDCIM.all 0x4438 %U32 #Unsigned
Usb0Regs.USBVDCIM.bit.rsvd1 0x4438 %B32 #MASK=0xFFFE
Usb0Regs.USBVDCIM.bit.rsvd2 0x4438 %B32 #MASK=0xFFFF0000
Usb0Regs.USBVDCIM.bit.VD 0x4438 %B32 #MASK=0x1
Usb0Regs.USBVDCISC.all 0x443C %U32 #Unsigned
Usb0Regs.USBVDCISC.bit.rsvd1 0x443C %B32 #MASK=0xFFFE
Usb0Regs.USBVDCISC.bit.rsvd2 0x443C %B32 #MASK=0xFFFF0000
Usb0Regs.USBVDCISC.bit.VD 0x443C %B32 #MASK=0x1
Usb0Regs.USBVDCRIS.all 0x4434 %U32 #Unsigned
Usb0Regs.USBVDCRIS.bit.rsvd1 0x4434 %B32 #MASK=0xFFFE
Usb0Regs.USBVDCRIS.bit.rsvd2 0x4434 %B32 #MASK=0xFFFF0000
Usb0Regs.USBVDCRIS.bit.VD 0x4434 %B32 #MASK=0x1
Usb0Regs.USBVPLEN 0x407B %U16 #Unsigned
V_err 0xC5E4 %FLOAT #Signed
V_err_filter 0xC694 %FLOAT #Signed
V3V3A_for_IAC 0xC5E8 %FLOAT #Signed
V3V3A_for_IDC 0xC5E0 %FLOAT #Signed
VAC 0xC5DA %FLOAT #Signed
vars_misc[0].name[0] 0x3D9F30 %UCHAR #Unsigned
vars_misc[0].name[1] 0x3D9F31 %UCHAR #Unsigned
vars_misc[0].name[10] 0x3D9F3A %UCHAR #Unsigned
vars_misc[0].name[11] 0x3D9F3B %UCHAR #Unsigned
vars_misc[0].name[2] 0x3D9F32 %UCHAR #Unsigned
vars_misc[0].name[3] 0x3D9F33 %UCHAR #Unsigned
vars_misc[0].name[4] 0x3D9F34 %UCHAR #Unsigned
vars_misc[0].name[5] 0x3D9F35 %UCHAR #Unsigned
vars_misc[0].name[6] 0x3D9F36 %UCHAR #Unsigned
vars_misc[0].name[7] 0x3D9F37 %UCHAR #Unsigned
vars_misc[0].name[8] 0x3D9F38 %UCHAR #Unsigned
vars_misc[0].name[9] 0x3D9F39 %UCHAR #Unsigned
vars_misc[0].pmax 0x3D9F40 %U32 #Unsigned
vars_misc[0].pmin 0x3D9F42 %U32 #Unsigned
vars_misc[0].ptr 0x3D9F3E %U32 #Unsigned
vars_misc[0].type 0x3D9F3D %U16 #Unsigned
vars_misc[0].unit 0x3D9F3C %U16 #Unsigned
vars_misc[1].name[0] 0x3D9F44 %UCHAR #Unsigned
vars_misc[1].name[1] 0x3D9F45 %UCHAR #Unsigned
vars_misc[1].name[10] 0x3D9F4E %UCHAR #Unsigned
vars_misc[1].name[11] 0x3D9F4F %UCHAR #Unsigned
vars_misc[1].name[2] 0x3D9F46 %UCHAR #Unsigned
vars_misc[1].name[3] 0x3D9F47 %UCHAR #Unsigned
vars_misc[1].name[4] 0x3D9F48 %UCHAR #Unsigned
vars_misc[1].name[5] 0x3D9F49 %UCHAR #Unsigned
vars_misc[1].name[6] 0x3D9F4A %UCHAR #Unsigned
vars_misc[1].name[7] 0x3D9F4B %UCHAR #Unsigned
vars_misc[1].name[8] 0x3D9F4C %UCHAR #Unsigned
vars_misc[1].name[9] 0x3D9F4D %UCHAR #Unsigned
vars_misc[1].pmax 0x3D9F54 %U32 #Unsigned
vars_misc[1].pmin 0x3D9F56 %U32 #Unsigned
vars_misc[1].ptr 0x3D9F52 %U32 #Unsigned
vars_misc[1].type 0x3D9F51 %U16 #Unsigned
vars_misc[1].unit 0x3D9F50 %U16 #Unsigned
vars_misc[10].name[0] 0x3D9FF8 %UCHAR #Unsigned
vars_misc[10].name[1] 0x3D9FF9 %UCHAR #Unsigned
vars_misc[10].name[10] 0x3DA002 %UCHAR #Unsigned
vars_misc[10].name[11] 0x3DA003 %UCHAR #Unsigned
vars_misc[10].name[2] 0x3D9FFA %UCHAR #Unsigned
vars_misc[10].name[3] 0x3D9FFB %UCHAR #Unsigned
vars_misc[10].name[4] 0x3D9FFC %UCHAR #Unsigned
vars_misc[10].name[5] 0x3D9FFD %UCHAR #Unsigned
vars_misc[10].name[6] 0x3D9FFE %UCHAR #Unsigned
vars_misc[10].name[7] 0x3D9FFF %UCHAR #Unsigned
vars_misc[10].name[8] 0x3DA000 %UCHAR #Unsigned
vars_misc[10].name[9] 0x3DA001 %UCHAR #Unsigned
vars_misc[10].pmax 0x3DA008 %U32 #Unsigned
vars_misc[10].pmin 0x3DA00A %U32 #Unsigned
vars_misc[10].ptr 0x3DA006 %U32 #Unsigned
vars_misc[10].type 0x3DA005 %U16 #Unsigned
vars_misc[10].unit 0x3DA004 %U16 #Unsigned
vars_misc[11].name[0] 0x3DA00C %UCHAR #Unsigned
vars_misc[11].name[1] 0x3DA00D %UCHAR #Unsigned
vars_misc[11].name[10] 0x3DA016 %UCHAR #Unsigned
vars_misc[11].name[11] 0x3DA017 %UCHAR #Unsigned
vars_misc[11].name[2] 0x3DA00E %UCHAR #Unsigned
vars_misc[11].name[3] 0x3DA00F %UCHAR #Unsigned
vars_misc[11].name[4] 0x3DA010 %UCHAR #Unsigned
vars_misc[11].name[5] 0x3DA011 %UCHAR #Unsigned
vars_misc[11].name[6] 0x3DA012 %UCHAR #Unsigned
vars_misc[11].name[7] 0x3DA013 %UCHAR #Unsigned
vars_misc[11].name[8] 0x3DA014 %UCHAR #Unsigned
vars_misc[11].name[9] 0x3DA015 %UCHAR #Unsigned
vars_misc[11].pmax 0x3DA01C %U32 #Unsigned
vars_misc[11].pmin 0x3DA01E %U32 #Unsigned
vars_misc[11].ptr 0x3DA01A %U32 #Unsigned
vars_misc[11].type 0x3DA019 %U16 #Unsigned
vars_misc[11].unit 0x3DA018 %U16 #Unsigned
vars_misc[12].name[0] 0x3DA020 %UCHAR #Unsigned
vars_misc[12].name[1] 0x3DA021 %UCHAR #Unsigned
vars_misc[12].name[10] 0x3DA02A %UCHAR #Unsigned
vars_misc[12].name[11] 0x3DA02B %UCHAR #Unsigned
vars_misc[12].name[2] 0x3DA022 %UCHAR #Unsigned
vars_misc[12].name[3] 0x3DA023 %UCHAR #Unsigned
vars_misc[12].name[4] 0x3DA024 %UCHAR #Unsigned
vars_misc[12].name[5] 0x3DA025 %UCHAR #Unsigned
vars_misc[12].name[6] 0x3DA026 %UCHAR #Unsigned
vars_misc[12].name[7] 0x3DA027 %UCHAR #Unsigned
vars_misc[12].name[8] 0x3DA028 %UCHAR #Unsigned
vars_misc[12].name[9] 0x3DA029 %UCHAR #Unsigned
vars_misc[12].pmax 0x3DA030 %U32 #Unsigned
vars_misc[12].pmin 0x3DA032 %U32 #Unsigned
vars_misc[12].ptr 0x3DA02E %U32 #Unsigned
vars_misc[12].type 0x3DA02D %U16 #Unsigned
vars_misc[12].unit 0x3DA02C %U16 #Unsigned
vars_misc[13].name[0] 0x3DA034 %UCHAR #Unsigned
vars_misc[13].name[1] 0x3DA035 %UCHAR #Unsigned
vars_misc[13].name[10] 0x3DA03E %UCHAR #Unsigned
vars_misc[13].name[11] 0x3DA03F %UCHAR #Unsigned
vars_misc[13].name[2] 0x3DA036 %UCHAR #Unsigned
vars_misc[13].name[3] 0x3DA037 %UCHAR #Unsigned
vars_misc[13].name[4] 0x3DA038 %UCHAR #Unsigned
vars_misc[13].name[5] 0x3DA039 %UCHAR #Unsigned
vars_misc[13].name[6] 0x3DA03A %UCHAR #Unsigned
vars_misc[13].name[7] 0x3DA03B %UCHAR #Unsigned
vars_misc[13].name[8] 0x3DA03C %UCHAR #Unsigned
vars_misc[13].name[9] 0x3DA03D %UCHAR #Unsigned
vars_misc[13].pmax 0x3DA044 %U32 #Unsigned
vars_misc[13].pmin 0x3DA046 %U32 #Unsigned
vars_misc[13].ptr 0x3DA042 %U32 #Unsigned
vars_misc[13].type 0x3DA041 %U16 #Unsigned
vars_misc[13].unit 0x3DA040 %U16 #Unsigned
vars_misc[14].name[0] 0x3DA048 %UCHAR #Unsigned
vars_misc[14].name[1] 0x3DA049 %UCHAR #Unsigned
vars_misc[14].name[10] 0x3DA052 %UCHAR #Unsigned
vars_misc[14].name[11] 0x3DA053 %UCHAR #Unsigned
vars_misc[14].name[2] 0x3DA04A %UCHAR #Unsigned
vars_misc[14].name[3] 0x3DA04B %UCHAR #Unsigned
vars_misc[14].name[4] 0x3DA04C %UCHAR #Unsigned
vars_misc[14].name[5] 0x3DA04D %UCHAR #Unsigned
vars_misc[14].name[6] 0x3DA04E %UCHAR #Unsigned
vars_misc[14].name[7] 0x3DA04F %UCHAR #Unsigned
vars_misc[14].name[8] 0x3DA050 %UCHAR #Unsigned
vars_misc[14].name[9] 0x3DA051 %UCHAR #Unsigned
vars_misc[14].pmax 0x3DA058 %U32 #Unsigned
vars_misc[14].pmin 0x3DA05A %U32 #Unsigned
vars_misc[14].ptr 0x3DA056 %U32 #Unsigned
vars_misc[14].type 0x3DA055 %U16 #Unsigned
vars_misc[14].unit 0x3DA054 %U16 #Unsigned
vars_misc[15].name[0] 0x3DA05C %UCHAR #Unsigned
vars_misc[15].name[1] 0x3DA05D %UCHAR #Unsigned
vars_misc[15].name[10] 0x3DA066 %UCHAR #Unsigned
vars_misc[15].name[11] 0x3DA067 %UCHAR #Unsigned
vars_misc[15].name[2] 0x3DA05E %UCHAR #Unsigned
vars_misc[15].name[3] 0x3DA05F %UCHAR #Unsigned
vars_misc[15].name[4] 0x3DA060 %UCHAR #Unsigned
vars_misc[15].name[5] 0x3DA061 %UCHAR #Unsigned
vars_misc[15].name[6] 0x3DA062 %UCHAR #Unsigned
vars_misc[15].name[7] 0x3DA063 %UCHAR #Unsigned
vars_misc[15].name[8] 0x3DA064 %UCHAR #Unsigned
vars_misc[15].name[9] 0x3DA065 %UCHAR #Unsigned
vars_misc[15].pmax 0x3DA06C %U32 #Unsigned
vars_misc[15].pmin 0x3DA06E %U32 #Unsigned
vars_misc[15].ptr 0x3DA06A %U32 #Unsigned
vars_misc[15].type 0x3DA069 %U16 #Unsigned
vars_misc[15].unit 0x3DA068 %U16 #Unsigned
vars_misc[16].name[0] 0x3DA070 %UCHAR #Unsigned
vars_misc[16].name[1] 0x3DA071 %UCHAR #Unsigned
vars_misc[16].name[10] 0x3DA07A %UCHAR #Unsigned
vars_misc[16].name[11] 0x3DA07B %UCHAR #Unsigned
vars_misc[16].name[2] 0x3DA072 %UCHAR #Unsigned
vars_misc[16].name[3] 0x3DA073 %UCHAR #Unsigned
vars_misc[16].name[4] 0x3DA074 %UCHAR #Unsigned
vars_misc[16].name[5] 0x3DA075 %UCHAR #Unsigned
vars_misc[16].name[6] 0x3DA076 %UCHAR #Unsigned
vars_misc[16].name[7] 0x3DA077 %UCHAR #Unsigned
vars_misc[16].name[8] 0x3DA078 %UCHAR #Unsigned
vars_misc[16].name[9] 0x3DA079 %UCHAR #Unsigned
vars_misc[16].pmax 0x3DA080 %U32 #Unsigned
vars_misc[16].pmin 0x3DA082 %U32 #Unsigned
vars_misc[16].ptr 0x3DA07E %U32 #Unsigned
vars_misc[16].type 0x3DA07D %U16 #Unsigned
vars_misc[16].unit 0x3DA07C %U16 #Unsigned
vars_misc[17].name[0] 0x3DA084 %UCHAR #Unsigned
vars_misc[17].name[1] 0x3DA085 %UCHAR #Unsigned
vars_misc[17].name[10] 0x3DA08E %UCHAR #Unsigned
vars_misc[17].name[11] 0x3DA08F %UCHAR #Unsigned
vars_misc[17].name[2] 0x3DA086 %UCHAR #Unsigned
vars_misc[17].name[3] 0x3DA087 %UCHAR #Unsigned
vars_misc[17].name[4] 0x3DA088 %UCHAR #Unsigned
vars_misc[17].name[5] 0x3DA089 %UCHAR #Unsigned
vars_misc[17].name[6] 0x3DA08A %UCHAR #Unsigned
vars_misc[17].name[7] 0x3DA08B %UCHAR #Unsigned
vars_misc[17].name[8] 0x3DA08C %UCHAR #Unsigned
vars_misc[17].name[9] 0x3DA08D %UCHAR #Unsigned
vars_misc[17].pmax 0x3DA094 %U32 #Unsigned
vars_misc[17].pmin 0x3DA096 %U32 #Unsigned
vars_misc[17].ptr 0x3DA092 %U32 #Unsigned
vars_misc[17].type 0x3DA091 %U16 #Unsigned
vars_misc[17].unit 0x3DA090 %U16 #Unsigned
vars_misc[18].name[0] 0x3DA098 %UCHAR #Unsigned
vars_misc[18].name[1] 0x3DA099 %UCHAR #Unsigned
vars_misc[18].name[10] 0x3DA0A2 %UCHAR #Unsigned
vars_misc[18].name[11] 0x3DA0A3 %UCHAR #Unsigned
vars_misc[18].name[2] 0x3DA09A %UCHAR #Unsigned
vars_misc[18].name[3] 0x3DA09B %UCHAR #Unsigned
vars_misc[18].name[4] 0x3DA09C %UCHAR #Unsigned
vars_misc[18].name[5] 0x3DA09D %UCHAR #Unsigned
vars_misc[18].name[6] 0x3DA09E %UCHAR #Unsigned
vars_misc[18].name[7] 0x3DA09F %UCHAR #Unsigned
vars_misc[18].name[8] 0x3DA0A0 %UCHAR #Unsigned
vars_misc[18].name[9] 0x3DA0A1 %UCHAR #Unsigned
vars_misc[18].pmax 0x3DA0A8 %U32 #Unsigned
vars_misc[18].pmin 0x3DA0AA %U32 #Unsigned
vars_misc[18].ptr 0x3DA0A6 %U32 #Unsigned
vars_misc[18].type 0x3DA0A5 %U16 #Unsigned
vars_misc[18].unit 0x3DA0A4 %U16 #Unsigned
vars_misc[19].name[0] 0x3DA0AC %UCHAR #Unsigned
vars_misc[19].name[1] 0x3DA0AD %UCHAR #Unsigned
vars_misc[19].name[10] 0x3DA0B6 %UCHAR #Unsigned
vars_misc[19].name[11] 0x3DA0B7 %UCHAR #Unsigned
vars_misc[19].name[2] 0x3DA0AE %UCHAR #Unsigned
vars_misc[19].name[3] 0x3DA0AF %UCHAR #Unsigned
vars_misc[19].name[4] 0x3DA0B0 %UCHAR #Unsigned
vars_misc[19].name[5] 0x3DA0B1 %UCHAR #Unsigned
vars_misc[19].name[6] 0x3DA0B2 %UCHAR #Unsigned
vars_misc[19].name[7] 0x3DA0B3 %UCHAR #Unsigned
vars_misc[19].name[8] 0x3DA0B4 %UCHAR #Unsigned
vars_misc[19].name[9] 0x3DA0B5 %UCHAR #Unsigned
vars_misc[19].pmax 0x3DA0BC %U32 #Unsigned
vars_misc[19].pmin 0x3DA0BE %U32 #Unsigned
vars_misc[19].ptr 0x3DA0BA %U32 #Unsigned
vars_misc[19].type 0x3DA0B9 %U16 #Unsigned
vars_misc[19].unit 0x3DA0B8 %U16 #Unsigned
vars_misc[2].name[0] 0x3D9F58 %UCHAR #Unsigned
vars_misc[2].name[1] 0x3D9F59 %UCHAR #Unsigned
vars_misc[2].name[10] 0x3D9F62 %UCHAR #Unsigned
vars_misc[2].name[11] 0x3D9F63 %UCHAR #Unsigned
vars_misc[2].name[2] 0x3D9F5A %UCHAR #Unsigned
vars_misc[2].name[3] 0x3D9F5B %UCHAR #Unsigned
vars_misc[2].name[4] 0x3D9F5C %UCHAR #Unsigned
vars_misc[2].name[5] 0x3D9F5D %UCHAR #Unsigned
vars_misc[2].name[6] 0x3D9F5E %UCHAR #Unsigned
vars_misc[2].name[7] 0x3D9F5F %UCHAR #Unsigned
vars_misc[2].name[8] 0x3D9F60 %UCHAR #Unsigned
vars_misc[2].name[9] 0x3D9F61 %UCHAR #Unsigned
vars_misc[2].pmax 0x3D9F68 %U32 #Unsigned
vars_misc[2].pmin 0x3D9F6A %U32 #Unsigned
vars_misc[2].ptr 0x3D9F66 %U32 #Unsigned
vars_misc[2].type 0x3D9F65 %U16 #Unsigned
vars_misc[2].unit 0x3D9F64 %U16 #Unsigned
vars_misc[20].name[0] 0x3DA0C0 %UCHAR #Unsigned
vars_misc[20].name[1] 0x3DA0C1 %UCHAR #Unsigned
vars_misc[20].name[10] 0x3DA0CA %UCHAR #Unsigned
vars_misc[20].name[11] 0x3DA0CB %UCHAR #Unsigned
vars_misc[20].name[2] 0x3DA0C2 %UCHAR #Unsigned
vars_misc[20].name[3] 0x3DA0C3 %UCHAR #Unsigned
vars_misc[20].name[4] 0x3DA0C4 %UCHAR #Unsigned
vars_misc[20].name[5] 0x3DA0C5 %UCHAR #Unsigned
vars_misc[20].name[6] 0x3DA0C6 %UCHAR #Unsigned
vars_misc[20].name[7] 0x3DA0C7 %UCHAR #Unsigned
vars_misc[20].name[8] 0x3DA0C8 %UCHAR #Unsigned
vars_misc[20].name[9] 0x3DA0C9 %UCHAR #Unsigned
vars_misc[20].pmax 0x3DA0D0 %U32 #Unsigned
vars_misc[20].pmin 0x3DA0D2 %U32 #Unsigned
vars_misc[20].ptr 0x3DA0CE %U32 #Unsigned
vars_misc[20].type 0x3DA0CD %U16 #Unsigned
vars_misc[20].unit 0x3DA0CC %U16 #Unsigned
vars_misc[3].name[0] 0x3D9F6C %UCHAR #Unsigned
vars_misc[3].name[1] 0x3D9F6D %UCHAR #Unsigned
vars_misc[3].name[10] 0x3D9F76 %UCHAR #Unsigned
vars_misc[3].name[11] 0x3D9F77 %UCHAR #Unsigned
vars_misc[3].name[2] 0x3D9F6E %UCHAR #Unsigned
vars_misc[3].name[3] 0x3D9F6F %UCHAR #Unsigned
vars_misc[3].name[4] 0x3D9F70 %UCHAR #Unsigned
vars_misc[3].name[5] 0x3D9F71 %UCHAR #Unsigned
vars_misc[3].name[6] 0x3D9F72 %UCHAR #Unsigned
vars_misc[3].name[7] 0x3D9F73 %UCHAR #Unsigned
vars_misc[3].name[8] 0x3D9F74 %UCHAR #Unsigned
vars_misc[3].name[9] 0x3D9F75 %UCHAR #Unsigned
vars_misc[3].pmax 0x3D9F7C %U32 #Unsigned
vars_misc[3].pmin 0x3D9F7E %U32 #Unsigned
vars_misc[3].ptr 0x3D9F7A %U32 #Unsigned
vars_misc[3].type 0x3D9F79 %U16 #Unsigned
vars_misc[3].unit 0x3D9F78 %U16 #Unsigned
vars_misc[4].name[0] 0x3D9F80 %UCHAR #Unsigned
vars_misc[4].name[1] 0x3D9F81 %UCHAR #Unsigned
vars_misc[4].name[10] 0x3D9F8A %UCHAR #Unsigned
vars_misc[4].name[11] 0x3D9F8B %UCHAR #Unsigned
vars_misc[4].name[2] 0x3D9F82 %UCHAR #Unsigned
vars_misc[4].name[3] 0x3D9F83 %UCHAR #Unsigned
vars_misc[4].name[4] 0x3D9F84 %UCHAR #Unsigned
vars_misc[4].name[5] 0x3D9F85 %UCHAR #Unsigned
vars_misc[4].name[6] 0x3D9F86 %UCHAR #Unsigned
vars_misc[4].name[7] 0x3D9F87 %UCHAR #Unsigned
vars_misc[4].name[8] 0x3D9F88 %UCHAR #Unsigned
vars_misc[4].name[9] 0x3D9F89 %UCHAR #Unsigned
vars_misc[4].pmax 0x3D9F90 %U32 #Unsigned
vars_misc[4].pmin 0x3D9F92 %U32 #Unsigned
vars_misc[4].ptr 0x3D9F8E %U32 #Unsigned
vars_misc[4].type 0x3D9F8D %U16 #Unsigned
vars_misc[4].unit 0x3D9F8C %U16 #Unsigned
vars_misc[5].name[0] 0x3D9F94 %UCHAR #Unsigned
vars_misc[5].name[1] 0x3D9F95 %UCHAR #Unsigned
vars_misc[5].name[10] 0x3D9F9E %UCHAR #Unsigned
vars_misc[5].name[11] 0x3D9F9F %UCHAR #Unsigned
vars_misc[5].name[2] 0x3D9F96 %UCHAR #Unsigned
vars_misc[5].name[3] 0x3D9F97 %UCHAR #Unsigned
vars_misc[5].name[4] 0x3D9F98 %UCHAR #Unsigned
vars_misc[5].name[5] 0x3D9F99 %UCHAR #Unsigned
vars_misc[5].name[6] 0x3D9F9A %UCHAR #Unsigned
vars_misc[5].name[7] 0x3D9F9B %UCHAR #Unsigned
vars_misc[5].name[8] 0x3D9F9C %UCHAR #Unsigned
vars_misc[5].name[9] 0x3D9F9D %UCHAR #Unsigned
vars_misc[5].pmax 0x3D9FA4 %U32 #Unsigned
vars_misc[5].pmin 0x3D9FA6 %U32 #Unsigned
vars_misc[5].ptr 0x3D9FA2 %U32 #Unsigned
vars_misc[5].type 0x3D9FA1 %U16 #Unsigned
vars_misc[5].unit 0x3D9FA0 %U16 #Unsigned
vars_misc[6].name[0] 0x3D9FA8 %UCHAR #Unsigned
vars_misc[6].name[1] 0x3D9FA9 %UCHAR #Unsigned
vars_misc[6].name[10] 0x3D9FB2 %UCHAR #Unsigned
vars_misc[6].name[11] 0x3D9FB3 %UCHAR #Unsigned
vars_misc[6].name[2] 0x3D9FAA %UCHAR #Unsigned
vars_misc[6].name[3] 0x3D9FAB %UCHAR #Unsigned
vars_misc[6].name[4] 0x3D9FAC %UCHAR #Unsigned
vars_misc[6].name[5] 0x3D9FAD %UCHAR #Unsigned
vars_misc[6].name[6] 0x3D9FAE %UCHAR #Unsigned
vars_misc[6].name[7] 0x3D9FAF %UCHAR #Unsigned
vars_misc[6].name[8] 0x3D9FB0 %UCHAR #Unsigned
vars_misc[6].name[9] 0x3D9FB1 %UCHAR #Unsigned
vars_misc[6].pmax 0x3D9FB8 %U32 #Unsigned
vars_misc[6].pmin 0x3D9FBA %U32 #Unsigned
vars_misc[6].ptr 0x3D9FB6 %U32 #Unsigned
vars_misc[6].type 0x3D9FB5 %U16 #Unsigned
vars_misc[6].unit 0x3D9FB4 %U16 #Unsigned
vars_misc[7].name[0] 0x3D9FBC %UCHAR #Unsigned
vars_misc[7].name[1] 0x3D9FBD %UCHAR #Unsigned
vars_misc[7].name[10] 0x3D9FC6 %UCHAR #Unsigned
vars_misc[7].name[11] 0x3D9FC7 %UCHAR #Unsigned
vars_misc[7].name[2] 0x3D9FBE %UCHAR #Unsigned
vars_misc[7].name[3] 0x3D9FBF %UCHAR #Unsigned
vars_misc[7].name[4] 0x3D9FC0 %UCHAR #Unsigned
vars_misc[7].name[5] 0x3D9FC1 %UCHAR #Unsigned
vars_misc[7].name[6] 0x3D9FC2 %UCHAR #Unsigned
vars_misc[7].name[7] 0x3D9FC3 %UCHAR #Unsigned
vars_misc[7].name[8] 0x3D9FC4 %UCHAR #Unsigned
vars_misc[7].name[9] 0x3D9FC5 %UCHAR #Unsigned
vars_misc[7].pmax 0x3D9FCC %U32 #Unsigned
vars_misc[7].pmin 0x3D9FCE %U32 #Unsigned
vars_misc[7].ptr 0x3D9FCA %U32 #Unsigned
vars_misc[7].type 0x3D9FC9 %U16 #Unsigned
vars_misc[7].unit 0x3D9FC8 %U16 #Unsigned
vars_misc[8].name[0] 0x3D9FD0 %UCHAR #Unsigned
vars_misc[8].name[1] 0x3D9FD1 %UCHAR #Unsigned
vars_misc[8].name[10] 0x3D9FDA %UCHAR #Unsigned
vars_misc[8].name[11] 0x3D9FDB %UCHAR #Unsigned
vars_misc[8].name[2] 0x3D9FD2 %UCHAR #Unsigned
vars_misc[8].name[3] 0x3D9FD3 %UCHAR #Unsigned
vars_misc[8].name[4] 0x3D9FD4 %UCHAR #Unsigned
vars_misc[8].name[5] 0x3D9FD5 %UCHAR #Unsigned
vars_misc[8].name[6] 0x3D9FD6 %UCHAR #Unsigned
vars_misc[8].name[7] 0x3D9FD7 %UCHAR #Unsigned
vars_misc[8].name[8] 0x3D9FD8 %UCHAR #Unsigned
vars_misc[8].name[9] 0x3D9FD9 %UCHAR #Unsigned
vars_misc[8].pmax 0x3D9FE0 %U32 #Unsigned
vars_misc[8].pmin 0x3D9FE2 %U32 #Unsigned
vars_misc[8].ptr 0x3D9FDE %U32 #Unsigned
vars_misc[8].type 0x3D9FDD %U16 #Unsigned
vars_misc[8].unit 0x3D9FDC %U16 #Unsigned
vars_misc[9].name[0] 0x3D9FE4 %UCHAR #Unsigned
vars_misc[9].name[1] 0x3D9FE5 %UCHAR #Unsigned
vars_misc[9].name[10] 0x3D9FEE %UCHAR #Unsigned
vars_misc[9].name[11] 0x3D9FEF %UCHAR #Unsigned
vars_misc[9].name[2] 0x3D9FE6 %UCHAR #Unsigned
vars_misc[9].name[3] 0x3D9FE7 %UCHAR #Unsigned
vars_misc[9].name[4] 0x3D9FE8 %UCHAR #Unsigned
vars_misc[9].name[5] 0x3D9FE9 %UCHAR #Unsigned
vars_misc[9].name[6] 0x3D9FEA %UCHAR #Unsigned
vars_misc[9].name[7] 0x3D9FEB %UCHAR #Unsigned
vars_misc[9].name[8] 0x3D9FEC %UCHAR #Unsigned
vars_misc[9].name[9] 0x3D9FED %UCHAR #Unsigned
vars_misc[9].pmax 0x3D9FF4 %U32 #Unsigned
vars_misc[9].pmin 0x3D9FF6 %U32 #Unsigned
vars_misc[9].ptr 0x3D9FF2 %U32 #Unsigned
vars_misc[9].type 0x3D9FF1 %U16 #Unsigned
vars_misc[9].unit 0x3D9FF0 %U16 #Unsigned
VDC 0xC5DC %FLOAT #Signed
VDC_buck 0xC5E6 %FLOAT #Signed
VDC_counter 0xC5D4 %U32 #Unsigned
vpeak_ID 0xC5D0 %FLOAT #Signed
XIntruptRegs.rsvd1[0] 0x7073 %U16 #Unsigned
XIntruptRegs.rsvd1[1] 0x7074 %U16 #Unsigned
XIntruptRegs.rsvd1[2] 0x7075 %U16 #Unsigned
XIntruptRegs.rsvd1[3] 0x7076 %U16 #Unsigned
XIntruptRegs.rsvd1[4] 0x7077 %U16 #Unsigned
XIntruptRegs.rsvd2[0] 0x707B %U16 #Unsigned
XIntruptRegs.rsvd2[1] 0x707C %U16 #Unsigned
XIntruptRegs.rsvd2[2] 0x707D %U16 #Unsigned
XIntruptRegs.rsvd2[3] 0x707E %U16 #Unsigned
XIntruptRegs.rsvd2[4] 0x707F %U16 #Unsigned
XIntruptRegs.XINT1CR.all 0x7070 %U16 #Unsigned
XIntruptRegs.XINT1CR.bit.ENABLE 0x7070 %B16 #MASK=0x1
XIntruptRegs.XINT1CR.bit.POLARITY 0x7070 %B16 #MASK=0xC
XIntruptRegs.XINT1CR.bit.rsvd1 0x7070 %B16 #MASK=0x2
XIntruptRegs.XINT1CR.bit.rsvd2 0x7070 %B16 #MASK=0xFFF0
XIntruptRegs.XINT1CTR 0x7078 %U16 #Unsigned
XIntruptRegs.XINT2CR.all 0x7071 %U16 #Unsigned
XIntruptRegs.XINT2CR.bit.ENABLE 0x7071 %B16 #MASK=0x1
XIntruptRegs.XINT2CR.bit.POLARITY 0x7071 %B16 #MASK=0xC
XIntruptRegs.XINT2CR.bit.rsvd1 0x7071 %B16 #MASK=0x2
XIntruptRegs.XINT2CR.bit.rsvd2 0x7071 %B16 #MASK=0xFFF0
XIntruptRegs.XINT2CTR 0x7079 %U16 #Unsigned
XIntruptRegs.XINT3CR.all 0x7072 %U16 #Unsigned
XIntruptRegs.XINT3CR.bit.ENABLE 0x7072 %B16 #MASK=0x1
XIntruptRegs.XINT3CR.bit.POLARITY 0x7072 %B16 #MASK=0xC
XIntruptRegs.XINT3CR.bit.rsvd1 0x7072 %B16 #MASK=0x2
XIntruptRegs.XINT3CR.bit.rsvd2 0x7072 %B16 #MASK=0xFFF0
XIntruptRegs.XINT3CTR 0x707A %U16 #Unsigned
