Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar  8 14:39:23 2023
| Host         : DESKTOP-VEN7OOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -128.594     -128.594                      1                  176        0.187        0.000                      0                  176       16.667        0.000                       0                    98  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
nolabel_line78/inst/clk_in  {0.000 41.666}     83.333          12.000          
  clk_out_clock_gen_24MHz   {0.000 20.833}     41.666          24.000          
  clkfbout_clock_gen_24MHz  {0.000 41.666}     83.333          12.000          
sys_clk_pin                 {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line78/inst/clk_in                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out_clock_gen_24MHz      -128.594     -128.594                      1                  176        0.187        0.000                      0                  176       20.333        0.000                       0                    94  
  clkfbout_clock_gen_24MHz                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                    clk_out_clock_gen_24MHz                             
(none)                    clkfbout_clock_gen_24MHz                            
(none)                    sys_clk_pin                                         
(none)                                              clk_out_clock_gen_24MHz   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line78/inst/clk_in
  To Clock:  nolabel_line78/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line78/inst/clk_in
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { nolabel_line78/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  nolabel_line78/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  nolabel_line78/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  nolabel_line78/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  nolabel_line78/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  nolabel_line78/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  nolabel_line78/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clock_gen_24MHz
  To Clock:  clk_out_clock_gen_24MHz

Setup :            1  Failing Endpoint ,  Worst Slack     -128.594ns,  Total Violation     -128.594ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -128.594ns  (required time - arrival time)
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            capture_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out_clock_gen_24MHz rise@41.667ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        169.927ns  (logic 52.784ns (31.063%)  route 117.143ns (68.937%))
  Logic Levels:           422  (LUT1=412 LUT2=8 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.784ns = ( 38.882 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.173ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.633    -2.173    lauch_dff/clk_out
    SLICE_X41Y41         FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.717 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           0.176    -1.540    delay/inv_delay_line/genblk1[0].inv_pair_unit/a
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    -1.416 f  delay/inv_delay_line/genblk1[0].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.171    -1.245    delay/inv_delay_line/genblk1[0].inv_pair_unit/trans
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    -1.121 r  delay/inv_delay_line/genblk1[0].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.352    -0.769    delay/inv_delay_line/genblk1[1].inv_pair_unit/a
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.124    -0.645 f  delay/inv_delay_line/genblk1[1].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154    -0.491    delay/inv_delay_line/genblk1[1].inv_pair_unit/trans
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.124    -0.367 r  delay/inv_delay_line/genblk1[1].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.416     0.049    delay/inv_delay_line/genblk1[2].inv_pair_unit/a
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.124     0.173 f  delay/inv_delay_line/genblk1[2].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151     0.324    delay/inv_delay_line/genblk1[2].inv_pair_unit/trans
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.124     0.448 r  delay/inv_delay_line/genblk1[2].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166     0.614    delay/inv_delay_line/genblk1[3].inv_pair_unit/a
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.124     0.738 f  delay/inv_delay_line/genblk1[3].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303     1.041    delay/inv_delay_line/genblk1[3].inv_pair_unit/trans
    SLICE_X40Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.165 r  delay/inv_delay_line/genblk1[3].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183     1.348    delay/inv_delay_line/genblk1[4].inv_pair_unit/a
    SLICE_X40Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.472 f  delay/inv_delay_line/genblk1[4].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302     1.774    delay/inv_delay_line/genblk1[4].inv_pair_unit/trans
    SLICE_X40Y44         LUT1 (Prop_lut1_I0_O)        0.124     1.898 r  delay/inv_delay_line/genblk1[4].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.292     2.190    delay/inv_delay_line/genblk1[5].inv_pair_unit/a
    SLICE_X41Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.314 f  delay/inv_delay_line/genblk1[5].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149     2.463    delay/inv_delay_line/genblk1[5].inv_pair_unit/trans
    SLICE_X41Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.587 r  delay/inv_delay_line/genblk1[5].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.302     2.889    delay/inv_delay_line/genblk1[6].inv_pair_unit/a
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.013 f  delay/inv_delay_line/genblk1[6].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.290     3.303    delay/inv_delay_line/genblk1[6].inv_pair_unit/trans
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.427 r  delay/inv_delay_line/genblk1[6].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164     3.591    delay/inv_delay_line/genblk1[7].inv_pair_unit/a
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.715 f  delay/inv_delay_line/genblk1[7].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.015    delay/inv_delay_line/genblk1[7].inv_pair_unit/trans
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  delay/inv_delay_line/genblk1[7].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173     4.312    delay/inv_delay_line/genblk1[8].inv_pair_unit/a
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.436 f  delay/inv_delay_line/genblk1[8].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.403     4.839    delay/inv_delay_line/genblk1[8].inv_pair_unit/trans
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.963 r  delay/inv_delay_line/genblk1[8].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.292     5.255    delay/inv_delay_line/genblk1[9].inv_pair_unit/a
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.124     5.379 f  delay/inv_delay_line/genblk1[9].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.671    delay/inv_delay_line/genblk1[9].inv_pair_unit/trans
    SLICE_X38Y44         LUT1 (Prop_lut1_I0_O)        0.124     5.795 r  delay/inv_delay_line/genblk1[9].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312     6.107    delay/inv_delay_line/genblk1[10].inv_pair_unit/a
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.231 f  delay/inv_delay_line/genblk1[10].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161     6.392    delay/inv_delay_line/genblk1[10].inv_pair_unit/trans
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.516 r  delay/inv_delay_line/genblk1[10].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312     6.828    delay/inv_delay_line/genblk1[11].inv_pair_unit/a
    SLICE_X37Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.952 f  delay/inv_delay_line/genblk1[11].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303     7.255    delay/inv_delay_line/genblk1[11].inv_pair_unit/trans
    SLICE_X36Y43         LUT1 (Prop_lut1_I0_O)        0.124     7.379 r  delay/inv_delay_line/genblk1[11].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315     7.694    delay/inv_delay_line/genblk1[12].inv_pair_unit/a
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.818 f  delay/inv_delay_line/genblk1[12].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.296     8.115    delay/inv_delay_line/genblk1[12].inv_pair_unit/trans
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.238 r  delay/inv_delay_line/genblk1[12].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.318     8.557    delay/inv_delay_line/genblk1[13].inv_pair_unit/a
    SLICE_X38Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.681 f  delay/inv_delay_line/genblk1[13].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.296     8.977    delay/inv_delay_line/genblk1[13].inv_pair_unit/trans
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.101 r  delay/inv_delay_line/genblk1[13].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.297     9.398    delay/inv_delay_line/genblk1[14].inv_pair_unit/a
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.522 f  delay/inv_delay_line/genblk1[14].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.804    delay/inv_delay_line/genblk1[14].inv_pair_unit/trans
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.928 r  delay/inv_delay_line/genblk1[14].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.323    10.251    delay/inv_delay_line/genblk1[15].inv_pair_unit/a
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.375 f  delay/inv_delay_line/genblk1[15].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161    10.536    delay/inv_delay_line/genblk1[15].inv_pair_unit/trans
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.660 r  delay/inv_delay_line/genblk1[15].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.177    10.837    delay/inv_delay_line/genblk1[16].inv_pair_unit/a
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.961 f  delay/inv_delay_line/genblk1[16].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.313    11.275    delay/inv_delay_line/genblk1[16].inv_pair_unit/trans
    SLICE_X36Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.399 r  delay/inv_delay_line/genblk1[16].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.453    11.852    delay/inv_delay_line/genblk1[17].inv_pair_unit/a
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.976 f  delay/inv_delay_line/genblk1[17].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.130    delay/inv_delay_line/genblk1[17].inv_pair_unit/trans
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.254 r  delay/inv_delay_line/genblk1[17].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.449    12.703    delay/inv_delay_line/genblk1[18].inv_pair_unit/a
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.827 f  delay/inv_delay_line/genblk1[18].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.989    delay/inv_delay_line/genblk1[18].inv_pair_unit/trans
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.113 r  delay/inv_delay_line/genblk1[18].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305    13.418    delay/inv_delay_line/genblk1[19].inv_pair_unit/a
    SLICE_X37Y43         LUT1 (Prop_lut1_I0_O)        0.124    13.542 f  delay/inv_delay_line/genblk1[19].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.693    delay/inv_delay_line/genblk1[19].inv_pair_unit/trans
    SLICE_X37Y43         LUT1 (Prop_lut1_I0_O)        0.124    13.817 r  delay/inv_delay_line/genblk1[19].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166    13.983    delay/inv_delay_line/genblk1[20].inv_pair_unit/a
    SLICE_X37Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.107 f  delay/inv_delay_line/genblk1[20].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.288    14.395    delay/inv_delay_line/genblk1[20].inv_pair_unit/trans
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.519 r  delay/inv_delay_line/genblk1[20].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.497    15.016    delay/inv_delay_line/genblk1[21].inv_pair_unit/a
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.124    15.140 f  delay/inv_delay_line/genblk1[21].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    15.403    delay/inv_delay_line/genblk1[21].inv_pair_unit/trans
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.124    15.527 r  delay/inv_delay_line/genblk1[21].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.306    15.833    delay/inv_delay_line/genblk1[22].inv_pair_unit/a
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    15.957 f  delay/inv_delay_line/genblk1[22].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.106    delay/inv_delay_line/genblk1[22].inv_pair_unit/trans
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.230 r  delay/inv_delay_line/genblk1[22].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.323    16.553    delay/inv_delay_line/genblk1[23].inv_pair_unit/a
    SLICE_X40Y42         LUT1 (Prop_lut1_I0_O)        0.124    16.677 f  delay/inv_delay_line/genblk1[23].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.839    delay/inv_delay_line/genblk1[23].inv_pair_unit/trans
    SLICE_X40Y42         LUT1 (Prop_lut1_I0_O)        0.124    16.963 r  delay/inv_delay_line/genblk1[23].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.319    17.282    delay/inv_delay_line/genblk1[24].inv_pair_unit/a
    SLICE_X40Y40         LUT1 (Prop_lut1_I0_O)        0.124    17.406 f  delay/inv_delay_line/genblk1[24].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.710    delay/inv_delay_line/genblk1[24].inv_pair_unit/trans
    SLICE_X40Y39         LUT1 (Prop_lut1_I0_O)        0.124    17.834 r  delay/inv_delay_line/genblk1[24].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.320    18.154    delay/inv_delay_line/genblk1[25].inv_pair_unit/a
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    18.278 f  delay/inv_delay_line/genblk1[25].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.339    18.616    delay/inv_delay_line/genblk1[25].inv_pair_unit/trans
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.124    18.740 r  delay/inv_delay_line/genblk1[25].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305    19.046    delay/inv_delay_line/genblk1[26].inv_pair_unit/a
    SLICE_X41Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.170 f  delay/inv_delay_line/genblk1[26].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.415    19.585    delay/inv_delay_line/genblk1[26].inv_pair_unit/trans
    SLICE_X40Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.709 r  delay/inv_delay_line/genblk1[26].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305    20.014    delay/inv_delay_line/genblk1[27].inv_pair_unit/a
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124    20.138 f  delay/inv_delay_line/genblk1[27].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.351    20.489    delay/inv_delay_line/genblk1[27].inv_pair_unit/trans
    SLICE_X40Y39         LUT1 (Prop_lut1_I0_O)        0.124    20.613 r  delay/inv_delay_line/genblk1[27].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.330    20.943    delay/inv_delay_line/genblk1[28].inv_pair_unit/a
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.067 f  delay/inv_delay_line/genblk1[28].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.311    21.378    delay/inv_delay_line/genblk1[28].inv_pair_unit/trans
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.502 r  delay/inv_delay_line/genblk1[28].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.298    21.800    delay/inv_delay_line/genblk1[29].inv_pair_unit/a
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.924 f  delay/inv_delay_line/genblk1[29].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    22.187    delay/inv_delay_line/genblk1[29].inv_pair_unit/trans
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124    22.311 r  delay/inv_delay_line/genblk1[29].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.308    22.618    delay/inv_delay_line/genblk1[30].inv_pair_unit/a
    SLICE_X41Y38         LUT1 (Prop_lut1_I0_O)        0.124    22.742 f  delay/inv_delay_line/genblk1[30].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306    23.049    delay/inv_delay_line/genblk1[30].inv_pair_unit/trans
    SLICE_X40Y37         LUT1 (Prop_lut1_I0_O)        0.124    23.173 r  delay/inv_delay_line/genblk1[30].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.448    23.621    delay/inv_delay_line/genblk1[31].inv_pair_unit/a
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.745 f  delay/inv_delay_line/genblk1[31].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.039    delay/inv_delay_line/genblk1[31].inv_pair_unit/trans
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.163 r  delay/inv_delay_line/genblk1[31].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.316    24.479    delay/inv_delay_line/genblk1[32].inv_pair_unit/a
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.603 f  delay/inv_delay_line/genblk1[32].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    25.047    delay/inv_delay_line/genblk1[32].inv_pair_unit/trans
    SLICE_X40Y35         LUT1 (Prop_lut1_I0_O)        0.124    25.171 r  delay/inv_delay_line/genblk1[32].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.174    25.345    delay/inv_delay_line/genblk1[33].inv_pair_unit/a
    SLICE_X40Y35         LUT1 (Prop_lut1_I0_O)        0.124    25.469 f  delay/inv_delay_line/genblk1[33].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.171    25.640    delay/inv_delay_line/genblk1[33].inv_pair_unit/trans
    SLICE_X40Y35         LUT1 (Prop_lut1_I0_O)        0.124    25.764 r  delay/inv_delay_line/genblk1[33].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.419    26.183    delay/inv_delay_line/genblk1[34].inv_pair_unit/a
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    26.307 f  delay/inv_delay_line/genblk1[34].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.294    26.601    delay/inv_delay_line/genblk1[34].inv_pair_unit/trans
    SLICE_X39Y36         LUT1 (Prop_lut1_I0_O)        0.124    26.725 r  delay/inv_delay_line/genblk1[34].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.299    27.024    delay/inv_delay_line/genblk1[35].inv_pair_unit/a
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.124    27.148 f  delay/inv_delay_line/genblk1[35].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.354    27.502    delay/inv_delay_line/genblk1[35].inv_pair_unit/trans
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124    27.626 r  delay/inv_delay_line/genblk1[35].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.308    27.934    delay/inv_delay_line/genblk1[36].inv_pair_unit/a
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.124    28.058 f  delay/inv_delay_line/genblk1[36].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.350    28.407    delay/inv_delay_line/genblk1[36].inv_pair_unit/trans
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124    28.531 r  delay/inv_delay_line/genblk1[36].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.174    28.705    delay/inv_delay_line/genblk1[37].inv_pair_unit/a
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124    28.829 f  delay/inv_delay_line/genblk1[37].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.171    29.000    delay/inv_delay_line/genblk1[37].inv_pair_unit/trans
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124    29.124 r  delay/inv_delay_line/genblk1[37].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.415    29.539    delay/inv_delay_line/genblk1[38].inv_pair_unit/a
    SLICE_X41Y35         LUT1 (Prop_lut1_I0_O)        0.124    29.663 f  delay/inv_delay_line/genblk1[38].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    29.926    delay/inv_delay_line/genblk1[38].inv_pair_unit/trans
    SLICE_X41Y35         LUT1 (Prop_lut1_I0_O)        0.124    30.050 r  delay/inv_delay_line/genblk1[38].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164    30.214    delay/inv_delay_line/genblk1[39].inv_pair_unit/a
    SLICE_X41Y35         LUT1 (Prop_lut1_I0_O)        0.124    30.338 f  delay/inv_delay_line/genblk1[39].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.298    30.636    delay/inv_delay_line/genblk1[39].inv_pair_unit/trans
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    30.760 r  delay/inv_delay_line/genblk1[39].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.311    31.072    delay/inv_delay_line/genblk1[40].inv_pair_unit/a
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    31.196 f  delay/inv_delay_line/genblk1[40].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149    31.345    delay/inv_delay_line/genblk1[40].inv_pair_unit/trans
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    31.469 r  delay/inv_delay_line/genblk1[40].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.167    31.635    delay/inv_delay_line/genblk1[41].inv_pair_unit/a
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    31.759 f  delay/inv_delay_line/genblk1[41].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.347    32.106    delay/inv_delay_line/genblk1[41].inv_pair_unit/trans
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124    32.230 r  delay/inv_delay_line/genblk1[41].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.171    32.401    delay/inv_delay_line/genblk1[42].inv_pair_unit/a
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124    32.525 f  delay/inv_delay_line/genblk1[42].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.290    32.815    delay/inv_delay_line/genblk1[42].inv_pair_unit/trans
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    32.939 r  delay/inv_delay_line/genblk1[42].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164    33.103    delay/inv_delay_line/genblk1[43].inv_pair_unit/a
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    33.227 f  delay/inv_delay_line/genblk1[43].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.283    33.510    delay/inv_delay_line/genblk1[43].inv_pair_unit/trans
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    33.634 r  delay/inv_delay_line/genblk1[43].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.161    33.795    delay/inv_delay_line/genblk1[44].inv_pair_unit/a
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    33.919 f  delay/inv_delay_line/genblk1[44].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295    34.214    delay/inv_delay_line/genblk1[44].inv_pair_unit/trans
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.124    34.338 r  delay/inv_delay_line/genblk1[44].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.276    34.614    delay/inv_delay_line/genblk1[45].inv_pair_unit/a
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.124    34.738 f  delay/inv_delay_line/genblk1[45].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154    34.892    delay/inv_delay_line/genblk1[45].inv_pair_unit/trans
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.124    35.016 r  delay/inv_delay_line/genblk1[45].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.418    35.434    delay/inv_delay_line/genblk1[46].inv_pair_unit/a
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.124    35.558 f  delay/inv_delay_line/genblk1[46].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.292    35.850    delay/inv_delay_line/genblk1[46].inv_pair_unit/trans
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.124    35.974 r  delay/inv_delay_line/genblk1[46].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.161    36.135    delay/inv_delay_line/genblk1[47].inv_pair_unit/a
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.124    36.259 f  delay/inv_delay_line/genblk1[47].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.289    36.548    delay/inv_delay_line/genblk1[47].inv_pair_unit/trans
    SLICE_X41Y38         LUT1 (Prop_lut1_I0_O)        0.124    36.672 r  delay/inv_delay_line/genblk1[47].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164    36.836    delay/inv_delay_line/genblk1[48].inv_pair_unit/a
    SLICE_X41Y38         LUT1 (Prop_lut1_I0_O)        0.124    36.960 f  delay/inv_delay_line/genblk1[48].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291    37.251    delay/inv_delay_line/genblk1[48].inv_pair_unit/trans
    SLICE_X41Y40         LUT1 (Prop_lut1_I0_O)        0.124    37.375 r  delay/inv_delay_line/genblk1[48].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.300    37.675    delay/inv_delay_line/genblk1[49].inv_pair_unit/a
    SLICE_X39Y40         LUT1 (Prop_lut1_I0_O)        0.124    37.799 f  delay/inv_delay_line/genblk1[49].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.568    38.368    delay/inv_delay_line/genblk1[49].inv_pair_unit/trans
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124    38.492 r  delay/inv_delay_line/genblk1[49].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.174    38.665    delay/inv_delay_line/genblk1[50].inv_pair_unit/a
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124    38.789 f  delay/inv_delay_line/genblk1[50].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.331    39.120    delay/inv_delay_line/genblk1[50].inv_pair_unit/trans
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    39.244 r  delay/inv_delay_line/genblk1[50].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.184    39.429    delay/inv_delay_line/genblk1[51].inv_pair_unit/a
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    39.553 f  delay/inv_delay_line/genblk1[51].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.285    39.838    delay/inv_delay_line/genblk1[51].inv_pair_unit/trans
    SLICE_X27Y40         LUT1 (Prop_lut1_I0_O)        0.124    39.962 r  delay/inv_delay_line/genblk1[51].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.162    40.124    delay/inv_delay_line/genblk1[52].inv_pair_unit/a
    SLICE_X27Y40         LUT1 (Prop_lut1_I0_O)        0.124    40.248 f  delay/inv_delay_line/genblk1[52].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.311    40.559    delay/inv_delay_line/genblk1[52].inv_pair_unit/trans
    SLICE_X28Y41         LUT1 (Prop_lut1_I0_O)        0.124    40.683 r  delay/inv_delay_line/genblk1[52].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.175    40.858    delay/inv_delay_line/genblk1[53].inv_pair_unit/a
    SLICE_X28Y41         LUT1 (Prop_lut1_I0_O)        0.124    40.982 f  delay/inv_delay_line/genblk1[53].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.301    41.283    delay/inv_delay_line/genblk1[53].inv_pair_unit/trans
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    41.407 r  delay/inv_delay_line/genblk1[53].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.161    41.568    delay/inv_delay_line/genblk1[54].inv_pair_unit/a
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    41.692 f  delay/inv_delay_line/genblk1[54].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.293    41.984    delay/inv_delay_line/genblk1[54].inv_pair_unit/trans
    SLICE_X29Y38         LUT1 (Prop_lut1_I0_O)        0.124    42.108 r  delay/inv_delay_line/genblk1[54].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.592    42.701    delay/inv_delay_line/genblk1[55].inv_pair_unit/a
    SLICE_X35Y37         LUT1 (Prop_lut1_I0_O)        0.124    42.825 f  delay/inv_delay_line/genblk1[55].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    42.976    delay/inv_delay_line/genblk1[55].inv_pair_unit/trans
    SLICE_X35Y37         LUT1 (Prop_lut1_I0_O)        0.124    43.100 r  delay/inv_delay_line/genblk1[55].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.453    43.553    delay/inv_delay_line/genblk1[56].inv_pair_unit/a
    SLICE_X39Y36         LUT1 (Prop_lut1_I0_O)        0.124    43.677 f  delay/inv_delay_line/genblk1[56].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    43.829    delay/inv_delay_line/genblk1[56].inv_pair_unit/trans
    SLICE_X39Y36         LUT1 (Prop_lut1_I0_O)        0.124    43.953 r  delay/inv_delay_line/genblk1[56].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.168    44.121    delay/inv_delay_line/genblk1[57].inv_pair_unit/a
    SLICE_X39Y36         LUT1 (Prop_lut1_I0_O)        0.124    44.245 f  delay/inv_delay_line/genblk1[57].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.284    44.529    delay/inv_delay_line/genblk1[57].inv_pair_unit/trans
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.124    44.653 r  delay/inv_delay_line/genblk1[57].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.306    44.959    delay/inv_delay_line/genblk1[58].inv_pair_unit/a
    SLICE_X41Y38         LUT1 (Prop_lut1_I0_O)        0.124    45.083 f  delay/inv_delay_line/genblk1[58].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.312    45.395    delay/inv_delay_line/genblk1[58].inv_pair_unit/trans
    SLICE_X40Y39         LUT1 (Prop_lut1_I0_O)        0.124    45.519 r  delay/inv_delay_line/genblk1[58].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312    45.831    delay/inv_delay_line/genblk1[59].inv_pair_unit/a
    SLICE_X40Y40         LUT1 (Prop_lut1_I0_O)        0.124    45.955 f  delay/inv_delay_line/genblk1[59].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    46.117    delay/inv_delay_line/genblk1[59].inv_pair_unit/trans
    SLICE_X40Y40         LUT1 (Prop_lut1_I0_O)        0.124    46.241 r  delay/inv_delay_line/genblk1[59].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183    46.424    delay/inv_delay_line/genblk1[60].inv_pair_unit/a
    SLICE_X40Y40         LUT1 (Prop_lut1_I0_O)        0.124    46.548 f  delay/inv_delay_line/genblk1[60].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.340    46.888    delay/inv_delay_line/genblk1[60].inv_pair_unit/trans
    SLICE_X41Y40         LUT1 (Prop_lut1_I0_O)        0.124    47.012 r  delay/inv_delay_line/genblk1[60].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166    47.178    delay/inv_delay_line/genblk1[61].inv_pair_unit/a
    SLICE_X41Y40         LUT1 (Prop_lut1_I0_O)        0.124    47.302 f  delay/inv_delay_line/genblk1[61].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.304    47.606    delay/inv_delay_line/genblk1[61].inv_pair_unit/trans
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    47.730 r  delay/inv_delay_line/genblk1[61].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.306    48.036    delay/inv_delay_line/genblk1[62].inv_pair_unit/a
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    48.160 f  delay/inv_delay_line/genblk1[62].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.294    48.454    delay/inv_delay_line/genblk1[62].inv_pair_unit/trans
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    48.578 r  delay/inv_delay_line/genblk1[62].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.314    48.892    delay/inv_delay_line/genblk1[63].inv_pair_unit/a
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    49.016 f  delay/inv_delay_line/genblk1[63].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    49.279    delay/inv_delay_line/genblk1[63].inv_pair_unit/trans
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    49.403 r  delay/inv_delay_line/genblk1[63].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.307    49.710    delay/inv_delay_line/genblk1[64].inv_pair_unit/a
    SLICE_X37Y42         LUT1 (Prop_lut1_I0_O)        0.124    49.834 f  delay/inv_delay_line/genblk1[64].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.539    50.373    delay/inv_delay_line/genblk1[64].inv_pair_unit/trans
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    50.497 r  delay/inv_delay_line/genblk1[64].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312    50.810    delay/inv_delay_line/genblk1[65].inv_pair_unit/a
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    50.934 f  delay/inv_delay_line/genblk1[65].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.320    51.254    delay/inv_delay_line/genblk1[65].inv_pair_unit/trans
    SLICE_X30Y41         LUT1 (Prop_lut1_I0_O)        0.124    51.378 r  delay/inv_delay_line/genblk1[65].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183    51.561    delay/inv_delay_line/genblk1[66].inv_pair_unit/a
    SLICE_X30Y41         LUT1 (Prop_lut1_I0_O)        0.124    51.685 f  delay/inv_delay_line/genblk1[66].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.307    51.992    delay/inv_delay_line/genblk1[66].inv_pair_unit/trans
    SLICE_X32Y41         LUT1 (Prop_lut1_I0_O)        0.124    52.116 r  delay/inv_delay_line/genblk1[66].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.457    52.573    delay/inv_delay_line/genblk1[67].inv_pair_unit/a
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    52.697 f  delay/inv_delay_line/genblk1[67].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.165    52.862    delay/inv_delay_line/genblk1[67].inv_pair_unit/trans
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    52.986 r  delay/inv_delay_line/genblk1[67].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305    53.291    delay/inv_delay_line/genblk1[68].inv_pair_unit/a
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    53.415 f  delay/inv_delay_line/genblk1[68].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302    53.717    delay/inv_delay_line/genblk1[68].inv_pair_unit/trans
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124    53.841 r  delay/inv_delay_line/genblk1[68].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.313    54.155    delay/inv_delay_line/genblk1[69].inv_pair_unit/a
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    54.279 f  delay/inv_delay_line/genblk1[69].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    54.542    delay/inv_delay_line/genblk1[69].inv_pair_unit/trans
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    54.666 r  delay/inv_delay_line/genblk1[69].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.308    54.974    delay/inv_delay_line/genblk1[70].inv_pair_unit/a
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124    55.098 f  delay/inv_delay_line/genblk1[70].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    55.250    delay/inv_delay_line/genblk1[70].inv_pair_unit/trans
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124    55.374 r  delay/inv_delay_line/genblk1[70].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.300    55.673    delay/inv_delay_line/genblk1[71].inv_pair_unit/a
    SLICE_X31Y43         LUT1 (Prop_lut1_I0_O)        0.124    55.797 f  delay/inv_delay_line/genblk1[71].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    55.949    delay/inv_delay_line/genblk1[71].inv_pair_unit/trans
    SLICE_X31Y43         LUT1 (Prop_lut1_I0_O)        0.124    56.073 r  delay/inv_delay_line/genblk1[71].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305    56.378    delay/inv_delay_line/genblk1[72].inv_pair_unit/a
    SLICE_X31Y42         LUT1 (Prop_lut1_I0_O)        0.124    56.502 f  delay/inv_delay_line/genblk1[72].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306    56.807    delay/inv_delay_line/genblk1[72].inv_pair_unit/trans
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    56.931 r  delay/inv_delay_line/genblk1[72].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.303    57.234    delay/inv_delay_line/genblk1[73].inv_pair_unit/a
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    57.358 f  delay/inv_delay_line/genblk1[73].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.310    57.669    delay/inv_delay_line/genblk1[73].inv_pair_unit/trans
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.124    57.793 r  delay/inv_delay_line/genblk1[73].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173    57.966    delay/inv_delay_line/genblk1[74].inv_pair_unit/a
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.124    58.090 f  delay/inv_delay_line/genblk1[74].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.165    58.254    delay/inv_delay_line/genblk1[74].inv_pair_unit/trans
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.124    58.378 r  delay/inv_delay_line/genblk1[74].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.314    58.693    delay/inv_delay_line/genblk1[75].inv_pair_unit/a
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    58.817 f  delay/inv_delay_line/genblk1[75].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    59.080    delay/inv_delay_line/genblk1[75].inv_pair_unit/trans
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    59.204 r  delay/inv_delay_line/genblk1[75].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310    59.514    delay/inv_delay_line/genblk1[76].inv_pair_unit/a
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124    59.638 f  delay/inv_delay_line/genblk1[76].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303    59.941    delay/inv_delay_line/genblk1[76].inv_pair_unit/trans
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    60.065 r  delay/inv_delay_line/genblk1[76].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.398    60.463    delay/inv_delay_line/genblk1[77].inv_pair_unit/a
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124    60.587 f  delay/inv_delay_line/genblk1[77].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    60.850    delay/inv_delay_line/genblk1[77].inv_pair_unit/trans
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124    60.974 r  delay/inv_delay_line/genblk1[77].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.167    61.141    delay/inv_delay_line/genblk1[78].inv_pair_unit/a
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124    61.265 f  delay/inv_delay_line/genblk1[78].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.264    61.529    delay/inv_delay_line/genblk1[78].inv_pair_unit/trans
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124    61.653 r  delay/inv_delay_line/genblk1[78].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.308    61.961    delay/inv_delay_line/genblk1[79].inv_pair_unit/a
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124    62.085 f  delay/inv_delay_line/genblk1[79].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.404    62.489    delay/inv_delay_line/genblk1[79].inv_pair_unit/trans
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.124    62.613 r  delay/inv_delay_line/genblk1[79].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164    62.777    delay/inv_delay_line/genblk1[80].inv_pair_unit/a
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.124    62.901 f  delay/inv_delay_line/genblk1[80].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.293    63.194    delay/inv_delay_line/genblk1[80].inv_pair_unit/trans
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124    63.318 r  delay/inv_delay_line/genblk1[80].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.307    63.625    delay/inv_delay_line/genblk1[81].inv_pair_unit/a
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124    63.749 f  delay/inv_delay_line/genblk1[81].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149    63.898    delay/inv_delay_line/genblk1[81].inv_pair_unit/trans
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124    64.022 r  delay/inv_delay_line/genblk1[81].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.169    64.191    delay/inv_delay_line/genblk1[82].inv_pair_unit/a
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124    64.315 f  delay/inv_delay_line/genblk1[82].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.300    64.615    delay/inv_delay_line/genblk1[82].inv_pair_unit/trans
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124    64.739 r  delay/inv_delay_line/genblk1[82].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.307    65.046    delay/inv_delay_line/genblk1[83].inv_pair_unit/a
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124    65.170 f  delay/inv_delay_line/genblk1[83].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    65.321    delay/inv_delay_line/genblk1[83].inv_pair_unit/trans
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124    65.445 r  delay/inv_delay_line/genblk1[83].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305    65.750    delay/inv_delay_line/genblk1[84].inv_pair_unit/a
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    65.874 f  delay/inv_delay_line/genblk1[84].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.584    66.458    delay/inv_delay_line/genblk1[84].inv_pair_unit/trans
    SLICE_X33Y41         LUT1 (Prop_lut1_I0_O)        0.124    66.582 r  delay/inv_delay_line/genblk1[84].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.313    66.895    delay/inv_delay_line/genblk1[85].inv_pair_unit/a
    SLICE_X32Y40         LUT1 (Prop_lut1_I0_O)        0.124    67.019 f  delay/inv_delay_line/genblk1[85].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.293    67.312    delay/inv_delay_line/genblk1[85].inv_pair_unit/trans
    SLICE_X33Y38         LUT1 (Prop_lut1_I0_O)        0.124    67.436 r  delay/inv_delay_line/genblk1[85].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.339    67.775    delay/inv_delay_line/genblk1[86].inv_pair_unit/a
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    67.899 f  delay/inv_delay_line/genblk1[86].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    68.061    delay/inv_delay_line/genblk1[86].inv_pair_unit/trans
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    68.185 r  delay/inv_delay_line/genblk1[86].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.317    68.502    delay/inv_delay_line/genblk1[87].inv_pair_unit/a
    SLICE_X30Y37         LUT1 (Prop_lut1_I0_O)        0.124    68.626 f  delay/inv_delay_line/genblk1[87].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.308    68.934    delay/inv_delay_line/genblk1[87].inv_pair_unit/trans
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    69.058 r  delay/inv_delay_line/genblk1[87].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.302    69.361    delay/inv_delay_line/genblk1[88].inv_pair_unit/a
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    69.485 f  delay/inv_delay_line/genblk1[88].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302    69.787    delay/inv_delay_line/genblk1[88].inv_pair_unit/trans
    SLICE_X30Y38         LUT1 (Prop_lut1_I0_O)        0.124    69.911 r  delay/inv_delay_line/genblk1[88].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.304    70.215    delay/inv_delay_line/genblk1[89].inv_pair_unit/a
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    70.339 f  delay/inv_delay_line/genblk1[89].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    70.601    delay/inv_delay_line/genblk1[89].inv_pair_unit/trans
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    70.725 r  delay/inv_delay_line/genblk1[89].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.316    71.041    delay/inv_delay_line/genblk1[90].inv_pair_unit/a
    SLICE_X30Y38         LUT1 (Prop_lut1_I0_O)        0.124    71.165 f  delay/inv_delay_line/genblk1[90].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.313    71.478    delay/inv_delay_line/genblk1[90].inv_pair_unit/trans
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    71.602 r  delay/inv_delay_line/genblk1[90].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315    71.917    delay/inv_delay_line/genblk1[91].inv_pair_unit/a
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124    72.041 f  delay/inv_delay_line/genblk1[91].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.310    72.352    delay/inv_delay_line/genblk1[91].inv_pair_unit/trans
    SLICE_X32Y40         LUT1 (Prop_lut1_I0_O)        0.124    72.476 r  delay/inv_delay_line/genblk1[91].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.177    72.653    delay/inv_delay_line/genblk1[92].inv_pair_unit/a
    SLICE_X32Y40         LUT1 (Prop_lut1_I0_O)        0.124    72.777 f  delay/inv_delay_line/genblk1[92].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.313    73.090    delay/inv_delay_line/genblk1[92].inv_pair_unit/trans
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.124    73.214 r  delay/inv_delay_line/genblk1[92].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.324    73.538    delay/inv_delay_line/genblk1[93].inv_pair_unit/a
    SLICE_X32Y40         LUT1 (Prop_lut1_I0_O)        0.124    73.662 f  delay/inv_delay_line/genblk1[93].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291    73.953    delay/inv_delay_line/genblk1[93].inv_pair_unit/trans
    SLICE_X33Y40         LUT1 (Prop_lut1_I0_O)        0.124    74.077 r  delay/inv_delay_line/genblk1[93].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305    74.382    delay/inv_delay_line/genblk1[94].inv_pair_unit/a
    SLICE_X33Y41         LUT1 (Prop_lut1_I0_O)        0.124    74.506 f  delay/inv_delay_line/genblk1[94].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149    74.655    delay/inv_delay_line/genblk1[94].inv_pair_unit/trans
    SLICE_X33Y41         LUT1 (Prop_lut1_I0_O)        0.124    74.779 r  delay/inv_delay_line/genblk1[94].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.450    75.229    delay/inv_delay_line/genblk1[95].inv_pair_unit/a
    SLICE_X31Y42         LUT1 (Prop_lut1_I0_O)        0.124    75.353 f  delay/inv_delay_line/genblk1[95].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    75.505    delay/inv_delay_line/genblk1[95].inv_pair_unit/trans
    SLICE_X31Y42         LUT1 (Prop_lut1_I0_O)        0.124    75.629 r  delay/inv_delay_line/genblk1[95].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312    75.940    delay/inv_delay_line/genblk1[96].inv_pair_unit/a
    SLICE_X30Y41         LUT1 (Prop_lut1_I0_O)        0.124    76.064 f  delay/inv_delay_line/genblk1[96].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.165    76.229    delay/inv_delay_line/genblk1[96].inv_pair_unit/trans
    SLICE_X30Y41         LUT1 (Prop_lut1_I0_O)        0.124    76.353 r  delay/inv_delay_line/genblk1[96].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.351    76.704    delay/inv_delay_line/genblk1[97].inv_pair_unit/a
    SLICE_X31Y41         LUT1 (Prop_lut1_I0_O)        0.124    76.828 f  delay/inv_delay_line/genblk1[97].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    76.980    delay/inv_delay_line/genblk1[97].inv_pair_unit/trans
    SLICE_X31Y41         LUT1 (Prop_lut1_I0_O)        0.124    77.104 r  delay/inv_delay_line/genblk1[97].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.539    77.643    delay/inv_delay_line/genblk1[98].inv_pair_unit/a
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.124    77.767 f  delay/inv_delay_line/genblk1[98].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291    78.058    delay/inv_delay_line/genblk1[98].inv_pair_unit/trans
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    78.182 r  delay/inv_delay_line/genblk1[98].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.439    78.621    delay/inv_delay_line/genblk1[99].inv_pair_unit/a
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    78.745 f  delay/inv_delay_line/genblk1[99].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    78.896    delay/inv_delay_line/genblk1[99].inv_pair_unit/trans
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    79.020 r  delay/inv_delay_line/genblk1[99].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.294    79.314    delay/inv_delay_line/genblk1[100].inv_pair_unit/a
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124    79.438 f  delay/inv_delay_line/genblk1[100].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306    79.744    delay/inv_delay_line/genblk1[100].inv_pair_unit/trans
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.124    79.868 r  delay/inv_delay_line/genblk1[100].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.314    80.182    delay/inv_delay_line/genblk1[101].inv_pair_unit/a
    SLICE_X34Y42         LUT1 (Prop_lut1_I0_O)        0.124    80.306 f  delay/inv_delay_line/genblk1[101].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.300    80.606    delay/inv_delay_line/genblk1[101].inv_pair_unit/trans
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124    80.730 r  delay/inv_delay_line/genblk1[101].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.170    80.900    delay/inv_delay_line/genblk1[102].inv_pair_unit/a
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124    81.024 f  delay/inv_delay_line/genblk1[102].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.321    81.344    delay/inv_delay_line/genblk1[102].inv_pair_unit/trans
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124    81.468 r  delay/inv_delay_line/genblk1[102].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.491    81.959    delay/inv_delay_line/genblk1[103].inv_pair_unit/a
    SLICE_X34Y42         LUT1 (Prop_lut1_I0_O)        0.124    82.083 f  delay/inv_delay_line/genblk1[103].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161    82.244    delay/inv_delay_line/genblk1[103].inv_pair_unit/trans
    SLICE_X34Y42         LUT1 (Prop_lut1_I0_O)        0.124    82.368 r  delay/inv_delay_line/genblk1[103].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310    82.679    delay/inv_delay_line/genblk1[104].inv_pair_unit/a
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.124    82.803 f  delay/inv_delay_line/genblk1[104].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161    82.964    delay/inv_delay_line/genblk1[104].inv_pair_unit/trans
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.124    83.088 r  delay/inv_delay_line/genblk1[104].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.307    83.395    delay/inv_delay_line/genblk1[105].inv_pair_unit/a
    SLICE_X36Y43         LUT1 (Prop_lut1_I0_O)        0.124    83.519 f  delay/inv_delay_line/genblk1[105].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291    83.810    delay/inv_delay_line/genblk1[105].inv_pair_unit/trans
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.124    83.934 r  delay/inv_delay_line/genblk1[105].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315    84.249    delay/inv_delay_line/genblk1[106].inv_pair_unit/a
    SLICE_X34Y44         LUT1 (Prop_lut1_I0_O)        0.124    84.373 f  delay/inv_delay_line/genblk1[106].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.440    84.814    delay/inv_delay_line/genblk1[106].inv_pair_unit/trans
    SLICE_X34Y42         LUT1 (Prop_lut1_I0_O)        0.124    84.938 r  delay/inv_delay_line/genblk1[106].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.447    85.385    delay/inv_delay_line/genblk1[107].inv_pair_unit/a
    SLICE_X35Y40         LUT1 (Prop_lut1_I0_O)        0.124    85.509 f  delay/inv_delay_line/genblk1[107].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.464    85.973    delay/inv_delay_line/genblk1[107].inv_pair_unit/trans
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    86.097 r  delay/inv_delay_line/genblk1[107].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312    86.409    delay/inv_delay_line/genblk1[108].inv_pair_unit/a
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.124    86.533 f  delay/inv_delay_line/genblk1[108].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.300    86.832    delay/inv_delay_line/genblk1[108].inv_pair_unit/trans
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    86.956 r  delay/inv_delay_line/genblk1[108].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312    87.269    delay/inv_delay_line/genblk1[109].inv_pair_unit/a
    SLICE_X34Y38         LUT1 (Prop_lut1_I0_O)        0.124    87.393 f  delay/inv_delay_line/genblk1[109].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.158    87.551    delay/inv_delay_line/genblk1[109].inv_pair_unit/trans
    SLICE_X34Y38         LUT1 (Prop_lut1_I0_O)        0.124    87.675 r  delay/inv_delay_line/genblk1[109].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310    87.985    delay/inv_delay_line/genblk1[110].inv_pair_unit/a
    SLICE_X39Y38         LUT1 (Prop_lut1_I0_O)        0.124    88.109 f  delay/inv_delay_line/genblk1[110].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.315    88.424    delay/inv_delay_line/genblk1[110].inv_pair_unit/trans
    SLICE_X34Y38         LUT1 (Prop_lut1_I0_O)        0.124    88.548 r  delay/inv_delay_line/genblk1[110].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.301    88.849    delay/inv_delay_line/genblk1[111].inv_pair_unit/a
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.124    88.973 f  delay/inv_delay_line/genblk1[111].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154    89.127    delay/inv_delay_line/genblk1[111].inv_pair_unit/trans
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.124    89.251 r  delay/inv_delay_line/genblk1[111].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.532    89.783    delay/inv_delay_line/genblk1[112].inv_pair_unit/a
    SLICE_X33Y38         LUT1 (Prop_lut1_I0_O)        0.124    89.907 f  delay/inv_delay_line/genblk1[112].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.264    90.171    delay/inv_delay_line/genblk1[112].inv_pair_unit/trans
    SLICE_X33Y38         LUT1 (Prop_lut1_I0_O)        0.124    90.295 r  delay/inv_delay_line/genblk1[112].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.314    90.609    delay/inv_delay_line/genblk1[113].inv_pair_unit/a
    SLICE_X32Y37         LUT1 (Prop_lut1_I0_O)        0.124    90.733 f  delay/inv_delay_line/genblk1[113].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    90.895    delay/inv_delay_line/genblk1[113].inv_pair_unit/trans
    SLICE_X32Y37         LUT1 (Prop_lut1_I0_O)        0.124    91.019 r  delay/inv_delay_line/genblk1[113].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183    91.202    delay/inv_delay_line/genblk1[114].inv_pair_unit/a
    SLICE_X32Y37         LUT1 (Prop_lut1_I0_O)        0.124    91.326 f  delay/inv_delay_line/genblk1[114].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306    91.632    delay/inv_delay_line/genblk1[114].inv_pair_unit/trans
    SLICE_X32Y38         LUT1 (Prop_lut1_I0_O)        0.124    91.756 r  delay/inv_delay_line/genblk1[114].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.316    92.072    delay/inv_delay_line/genblk1[115].inv_pair_unit/a
    SLICE_X31Y38         LUT1 (Prop_lut1_I0_O)        0.124    92.196 f  delay/inv_delay_line/genblk1[115].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306    92.502    delay/inv_delay_line/genblk1[115].inv_pair_unit/trans
    SLICE_X32Y38         LUT1 (Prop_lut1_I0_O)        0.124    92.626 r  delay/inv_delay_line/genblk1[115].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.174    92.800    delay/inv_delay_line/genblk1[116].inv_pair_unit/a
    SLICE_X32Y38         LUT1 (Prop_lut1_I0_O)        0.124    92.924 f  delay/inv_delay_line/genblk1[116].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.312    93.236    delay/inv_delay_line/genblk1[116].inv_pair_unit/trans
    SLICE_X31Y37         LUT1 (Prop_lut1_I0_O)        0.124    93.360 r  delay/inv_delay_line/genblk1[116].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.316    93.676    delay/inv_delay_line/genblk1[117].inv_pair_unit/a
    SLICE_X30Y38         LUT1 (Prop_lut1_I0_O)        0.124    93.800 f  delay/inv_delay_line/genblk1[117].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.292    94.093    delay/inv_delay_line/genblk1[117].inv_pair_unit/trans
    SLICE_X31Y38         LUT1 (Prop_lut1_I0_O)        0.124    94.217 r  delay/inv_delay_line/genblk1[117].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.161    94.378    delay/inv_delay_line/genblk1[118].inv_pair_unit/a
    SLICE_X31Y38         LUT1 (Prop_lut1_I0_O)        0.124    94.502 f  delay/inv_delay_line/genblk1[118].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295    94.797    delay/inv_delay_line/genblk1[118].inv_pair_unit/trans
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    94.921 r  delay/inv_delay_line/genblk1[118].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.321    95.243    delay/inv_delay_line/genblk1[119].inv_pair_unit/a
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.124    95.367 f  delay/inv_delay_line/genblk1[119].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161    95.528    delay/inv_delay_line/genblk1[119].inv_pair_unit/trans
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.124    95.652 r  delay/inv_delay_line/genblk1[119].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315    95.967    delay/inv_delay_line/genblk1[120].inv_pair_unit/a
    SLICE_X32Y41         LUT1 (Prop_lut1_I0_O)        0.124    96.091 f  delay/inv_delay_line/genblk1[120].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.388    96.479    delay/inv_delay_line/genblk1[120].inv_pair_unit/trans
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124    96.603 r  delay/inv_delay_line/genblk1[120].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.306    96.909    delay/inv_delay_line/genblk1[121].inv_pair_unit/a
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.124    97.033 f  delay/inv_delay_line/genblk1[121].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.300    97.332    delay/inv_delay_line/genblk1[121].inv_pair_unit/trans
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.124    97.456 r  delay/inv_delay_line/genblk1[121].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173    97.630    delay/inv_delay_line/genblk1[122].inv_pair_unit/a
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.124    97.754 f  delay/inv_delay_line/genblk1[122].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291    98.045    delay/inv_delay_line/genblk1[122].inv_pair_unit/trans
    SLICE_X35Y40         LUT1 (Prop_lut1_I0_O)        0.124    98.169 r  delay/inv_delay_line/genblk1[122].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.457    98.626    delay/inv_delay_line/genblk1[123].inv_pair_unit/a
    SLICE_X34Y44         LUT1 (Prop_lut1_I0_O)        0.124    98.750 f  delay/inv_delay_line/genblk1[123].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161    98.911    delay/inv_delay_line/genblk1[123].inv_pair_unit/trans
    SLICE_X34Y44         LUT1 (Prop_lut1_I0_O)        0.124    99.035 r  delay/inv_delay_line/genblk1[123].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.298    99.334    delay/inv_delay_line/genblk1[124].inv_pair_unit/a
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.124    99.458 f  delay/inv_delay_line/genblk1[124].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291    99.749    delay/inv_delay_line/genblk1[124].inv_pair_unit/trans
    SLICE_X34Y44         LUT1 (Prop_lut1_I0_O)        0.124    99.873 r  delay/inv_delay_line/genblk1[124].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.444   100.317    delay/inv_delay_line/genblk1[125].inv_pair_unit/a
    SLICE_X35Y40         LUT1 (Prop_lut1_I0_O)        0.124   100.441 f  delay/inv_delay_line/genblk1[125].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   100.736    delay/inv_delay_line/genblk1[125].inv_pair_unit/trans
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124   100.860 r  delay/inv_delay_line/genblk1[125].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.433   101.292    delay/inv_delay_line/genblk1[126].inv_pair_unit/a
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.124   101.416 f  delay/inv_delay_line/genblk1[126].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   101.712    delay/inv_delay_line/genblk1[126].inv_pair_unit/trans
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124   101.836 r  delay/inv_delay_line/genblk1[126].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.441   102.277    delay/inv_delay_line/genblk1[127].inv_pair_unit/a
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124   102.401 f  delay/inv_delay_line/genblk1[127].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.285   102.686    delay/inv_delay_line/genblk1[127].inv_pair_unit/trans
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124   102.810 r  delay/inv_delay_line/genblk1[127].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.302   103.112    delay/inv_delay_line/genblk1[128].inv_pair_unit/a
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.124   103.236 f  delay/inv_delay_line/genblk1[128].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154   103.390    delay/inv_delay_line/genblk1[128].inv_pair_unit/trans
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.124   103.514 r  delay/inv_delay_line/genblk1[128].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.303   103.817    delay/inv_delay_line/genblk1[129].inv_pair_unit/a
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124   103.941 f  delay/inv_delay_line/genblk1[129].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162   104.103    delay/inv_delay_line/genblk1[129].inv_pair_unit/trans
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124   104.227 r  delay/inv_delay_line/genblk1[129].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.327   104.554    delay/inv_delay_line/genblk1[130].inv_pair_unit/a
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124   104.678 f  delay/inv_delay_line/genblk1[130].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.299   104.977    delay/inv_delay_line/genblk1[130].inv_pair_unit/trans
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124   105.101 r  delay/inv_delay_line/genblk1[130].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   105.274    delay/inv_delay_line/genblk1[131].inv_pair_unit/a
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124   105.398 f  delay/inv_delay_line/genblk1[131].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   105.678    delay/inv_delay_line/genblk1[131].inv_pair_unit/trans
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124   105.802 r  delay/inv_delay_line/genblk1[131].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.174   105.976    delay/inv_delay_line/genblk1[132].inv_pair_unit/a
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124   106.100 f  delay/inv_delay_line/genblk1[132].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.343   106.443    delay/inv_delay_line/genblk1[132].inv_pair_unit/trans
    SLICE_X39Y38         LUT1 (Prop_lut1_I0_O)        0.124   106.567 r  delay/inv_delay_line/genblk1[132].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.331   106.898    delay/inv_delay_line/genblk1[133].inv_pair_unit/a
    SLICE_X37Y39         LUT1 (Prop_lut1_I0_O)        0.124   107.022 f  delay/inv_delay_line/genblk1[133].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.407   107.429    delay/inv_delay_line/genblk1[133].inv_pair_unit/trans
    SLICE_X39Y38         LUT1 (Prop_lut1_I0_O)        0.124   107.553 r  delay/inv_delay_line/genblk1[133].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.167   107.720    delay/inv_delay_line/genblk1[134].inv_pair_unit/a
    SLICE_X39Y38         LUT1 (Prop_lut1_I0_O)        0.124   107.844 f  delay/inv_delay_line/genblk1[134].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   108.139    delay/inv_delay_line/genblk1[134].inv_pair_unit/trans
    SLICE_X40Y38         LUT1 (Prop_lut1_I0_O)        0.124   108.263 r  delay/inv_delay_line/genblk1[134].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183   108.446    delay/inv_delay_line/genblk1[135].inv_pair_unit/a
    SLICE_X40Y38         LUT1 (Prop_lut1_I0_O)        0.124   108.570 f  delay/inv_delay_line/genblk1[135].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   108.852    delay/inv_delay_line/genblk1[135].inv_pair_unit/trans
    SLICE_X40Y38         LUT1 (Prop_lut1_I0_O)        0.124   108.976 r  delay/inv_delay_line/genblk1[135].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.177   109.153    delay/inv_delay_line/genblk1[136].inv_pair_unit/a
    SLICE_X40Y38         LUT1 (Prop_lut1_I0_O)        0.124   109.277 f  delay/inv_delay_line/genblk1[136].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.566   109.843    delay/inv_delay_line/genblk1[136].inv_pair_unit/trans
    SLICE_X34Y37         LUT1 (Prop_lut1_I0_O)        0.124   109.967 r  delay/inv_delay_line/genblk1[136].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.171   110.138    delay/inv_delay_line/genblk1[137].inv_pair_unit/a
    SLICE_X34Y37         LUT1 (Prop_lut1_I0_O)        0.124   110.262 f  delay/inv_delay_line/genblk1[137].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   110.423    delay/inv_delay_line/genblk1[137].inv_pair_unit/trans
    SLICE_X34Y37         LUT1 (Prop_lut1_I0_O)        0.124   110.547 r  delay/inv_delay_line/genblk1[137].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310   110.857    delay/inv_delay_line/genblk1[138].inv_pair_unit/a
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124   110.981 f  delay/inv_delay_line/genblk1[138].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.288   111.270    delay/inv_delay_line/genblk1[138].inv_pair_unit/trans
    SLICE_X35Y37         LUT1 (Prop_lut1_I0_O)        0.124   111.394 r  delay/inv_delay_line/genblk1[138].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.450   111.844    delay/inv_delay_line/genblk1[139].inv_pair_unit/a
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124   111.968 f  delay/inv_delay_line/genblk1[139].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.313   112.281    delay/inv_delay_line/genblk1[139].inv_pair_unit/trans
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124   112.405 r  delay/inv_delay_line/genblk1[139].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315   112.720    delay/inv_delay_line/genblk1[140].inv_pair_unit/a
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124   112.844 f  delay/inv_delay_line/genblk1[140].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   113.005    delay/inv_delay_line/genblk1[140].inv_pair_unit/trans
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124   113.129 r  delay/inv_delay_line/genblk1[140].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.294   113.423    delay/inv_delay_line/genblk1[141].inv_pair_unit/a
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124   113.547 f  delay/inv_delay_line/genblk1[141].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.305   113.852    delay/inv_delay_line/genblk1[141].inv_pair_unit/trans
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124   113.976 r  delay/inv_delay_line/genblk1[141].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310   114.286    delay/inv_delay_line/genblk1[142].inv_pair_unit/a
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124   114.410 f  delay/inv_delay_line/genblk1[142].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.446   114.856    delay/inv_delay_line/genblk1[142].inv_pair_unit/trans
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124   114.980 r  delay/inv_delay_line/genblk1[142].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.294   115.273    delay/inv_delay_line/genblk1[143].inv_pair_unit/a
    SLICE_X37Y39         LUT1 (Prop_lut1_I0_O)        0.124   115.397 f  delay/inv_delay_line/genblk1[143].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   115.549    delay/inv_delay_line/genblk1[143].inv_pair_unit/trans
    SLICE_X37Y39         LUT1 (Prop_lut1_I0_O)        0.124   115.673 r  delay/inv_delay_line/genblk1[143].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166   115.838    delay/inv_delay_line/genblk1[144].inv_pair_unit/a
    SLICE_X37Y39         LUT1 (Prop_lut1_I0_O)        0.124   115.962 f  delay/inv_delay_line/genblk1[144].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303   116.266    delay/inv_delay_line/genblk1[144].inv_pair_unit/trans
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.124   116.390 r  delay/inv_delay_line/genblk1[144].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312   116.702    delay/inv_delay_line/genblk1[145].inv_pair_unit/a
    SLICE_X38Y40         LUT1 (Prop_lut1_I0_O)        0.124   116.826 f  delay/inv_delay_line/genblk1[145].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.158   116.984    delay/inv_delay_line/genblk1[145].inv_pair_unit/trans
    SLICE_X38Y40         LUT1 (Prop_lut1_I0_O)        0.124   117.108 r  delay/inv_delay_line/genblk1[145].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.174   117.282    delay/inv_delay_line/genblk1[146].inv_pair_unit/a
    SLICE_X38Y40         LUT1 (Prop_lut1_I0_O)        0.124   117.406 f  delay/inv_delay_line/genblk1[146].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.338   117.744    delay/inv_delay_line/genblk1[146].inv_pair_unit/trans
    SLICE_X39Y40         LUT1 (Prop_lut1_I0_O)        0.124   117.868 r  delay/inv_delay_line/genblk1[146].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312   118.180    delay/inv_delay_line/genblk1[147].inv_pair_unit/a
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124   118.304 f  delay/inv_delay_line/genblk1[147].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.158   118.462    delay/inv_delay_line/genblk1[147].inv_pair_unit/trans
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124   118.586 r  delay/inv_delay_line/genblk1[147].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.307   118.893    delay/inv_delay_line/genblk1[148].inv_pair_unit/a
    SLICE_X39Y43         LUT1 (Prop_lut1_I0_O)        0.124   119.017 f  delay/inv_delay_line/genblk1[148].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.307   119.324    delay/inv_delay_line/genblk1[148].inv_pair_unit/trans
    SLICE_X37Y42         LUT1 (Prop_lut1_I0_O)        0.124   119.448 r  delay/inv_delay_line/genblk1[148].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305   119.753    delay/inv_delay_line/genblk1[149].inv_pair_unit/a
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124   119.877 f  delay/inv_delay_line/genblk1[149].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.264   120.141    delay/inv_delay_line/genblk1[149].inv_pair_unit/trans
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124   120.265 r  delay/inv_delay_line/genblk1[149].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.363   120.629    delay/inv_delay_line/genblk1[150].inv_pair_unit/a
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124   120.753 f  delay/inv_delay_line/genblk1[150].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303   121.056    delay/inv_delay_line/genblk1[150].inv_pair_unit/trans
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124   121.180 r  delay/inv_delay_line/genblk1[150].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.177   121.356    delay/inv_delay_line/genblk1[151].inv_pair_unit/a
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124   121.480 f  delay/inv_delay_line/genblk1[151].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303   121.784    delay/inv_delay_line/genblk1[151].inv_pair_unit/trans
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124   121.908 r  delay/inv_delay_line/genblk1[151].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.297   122.205    delay/inv_delay_line/genblk1[152].inv_pair_unit/a
    SLICE_X37Y43         LUT1 (Prop_lut1_I0_O)        0.124   122.329 f  delay/inv_delay_line/genblk1[152].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.309   122.639    delay/inv_delay_line/genblk1[152].inv_pair_unit/trans
    SLICE_X38Y43         LUT1 (Prop_lut1_I0_O)        0.124   122.763 r  delay/inv_delay_line/genblk1[152].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.306   123.068    delay/inv_delay_line/genblk1[153].inv_pair_unit/a
    SLICE_X40Y43         LUT1 (Prop_lut1_I0_O)        0.124   123.192 f  delay/inv_delay_line/genblk1[153].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291   123.483    delay/inv_delay_line/genblk1[153].inv_pair_unit/trans
    SLICE_X38Y43         LUT1 (Prop_lut1_I0_O)        0.124   123.607 r  delay/inv_delay_line/genblk1[153].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.171   123.778    delay/inv_delay_line/genblk1[154].inv_pair_unit/a
    SLICE_X38Y43         LUT1 (Prop_lut1_I0_O)        0.124   123.902 f  delay/inv_delay_line/genblk1[154].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   124.064    delay/inv_delay_line/genblk1[154].inv_pair_unit/trans
    SLICE_X38Y43         LUT1 (Prop_lut1_I0_O)        0.124   124.188 r  delay/inv_delay_line/genblk1[154].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.309   124.497    delay/inv_delay_line/genblk1[155].inv_pair_unit/a
    SLICE_X38Y44         LUT1 (Prop_lut1_I0_O)        0.124   124.621 f  delay/inv_delay_line/genblk1[155].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162   124.783    delay/inv_delay_line/genblk1[155].inv_pair_unit/trans
    SLICE_X38Y44         LUT1 (Prop_lut1_I0_O)        0.124   124.907 r  delay/inv_delay_line/genblk1[155].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305   125.211    delay/inv_delay_line/genblk1[156].inv_pair_unit/a
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.124   125.335 f  delay/inv_delay_line/genblk1[156].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   125.630    delay/inv_delay_line/genblk1[156].inv_pair_unit/trans
    SLICE_X39Y43         LUT1 (Prop_lut1_I0_O)        0.124   125.754 r  delay/inv_delay_line/genblk1[156].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.301   126.055    delay/inv_delay_line/genblk1[157].inv_pair_unit/a
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124   126.179 f  delay/inv_delay_line/genblk1[157].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   126.462    delay/inv_delay_line/genblk1[157].inv_pair_unit/trans
    SLICE_X39Y43         LUT1 (Prop_lut1_I0_O)        0.124   126.586 r  delay/inv_delay_line/genblk1[157].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.447   127.032    delay/inv_delay_line/genblk1[158].inv_pair_unit/a
    SLICE_X39Y40         LUT1 (Prop_lut1_I0_O)        0.124   127.156 f  delay/inv_delay_line/genblk1[158].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.300   127.456    delay/inv_delay_line/genblk1[158].inv_pair_unit/trans
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.124   127.580 r  delay/inv_delay_line/genblk1[158].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   127.753    delay/inv_delay_line/genblk1[159].inv_pair_unit/a
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.124   127.877 f  delay/inv_delay_line/genblk1[159].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.287   128.164    delay/inv_delay_line/genblk1[159].inv_pair_unit/trans
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124   128.288 r  delay/inv_delay_line/genblk1[159].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.453   128.741    delay/inv_delay_line/genblk1[160].inv_pair_unit/a
    SLICE_X38Y37         LUT1 (Prop_lut1_I0_O)        0.124   128.865 f  delay/inv_delay_line/genblk1[160].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.158   129.024    delay/inv_delay_line/genblk1[160].inv_pair_unit/trans
    SLICE_X38Y37         LUT1 (Prop_lut1_I0_O)        0.124   129.148 r  delay/inv_delay_line/genblk1[160].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.174   129.322    delay/inv_delay_line/genblk1[161].inv_pair_unit/a
    SLICE_X38Y37         LUT1 (Prop_lut1_I0_O)        0.124   129.446 f  delay/inv_delay_line/genblk1[161].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.287   129.733    delay/inv_delay_line/genblk1[161].inv_pair_unit/trans
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.124   129.857 r  delay/inv_delay_line/genblk1[161].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.297   130.154    delay/inv_delay_line/genblk1[162].inv_pair_unit/a
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124   130.278 f  delay/inv_delay_line/genblk1[162].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.312   130.590    delay/inv_delay_line/genblk1[162].inv_pair_unit/trans
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124   130.714 r  delay/inv_delay_line/genblk1[162].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.311   131.025    delay/inv_delay_line/genblk1[163].inv_pair_unit/a
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124   131.149 f  delay/inv_delay_line/genblk1[163].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   131.444    delay/inv_delay_line/genblk1[163].inv_pair_unit/trans
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124   131.568 r  delay/inv_delay_line/genblk1[163].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312   131.880    delay/inv_delay_line/genblk1[164].inv_pair_unit/a
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124   132.004 f  delay/inv_delay_line/genblk1[164].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.158   132.162    delay/inv_delay_line/genblk1[164].inv_pair_unit/trans
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124   132.286 r  delay/inv_delay_line/genblk1[164].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.326   132.612    delay/inv_delay_line/genblk1[165].inv_pair_unit/a
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124   132.736 f  delay/inv_delay_line/genblk1[165].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.292   133.029    delay/inv_delay_line/genblk1[165].inv_pair_unit/trans
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124   133.153 r  delay/inv_delay_line/genblk1[165].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.332   133.485    delay/inv_delay_line/genblk1[166].inv_pair_unit/a
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124   133.609 f  delay/inv_delay_line/genblk1[166].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162   133.770    delay/inv_delay_line/genblk1[166].inv_pair_unit/trans
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124   133.894 r  delay/inv_delay_line/genblk1[166].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.314   134.208    delay/inv_delay_line/genblk1[167].inv_pair_unit/a
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124   134.332 f  delay/inv_delay_line/genblk1[167].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.299   134.632    delay/inv_delay_line/genblk1[167].inv_pair_unit/trans
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124   134.756 r  delay/inv_delay_line/genblk1[167].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   134.929    delay/inv_delay_line/genblk1[168].inv_pair_unit/a
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124   135.053 f  delay/inv_delay_line/genblk1[168].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.438   135.491    delay/inv_delay_line/genblk1[168].inv_pair_unit/trans
    SLICE_X40Y37         LUT1 (Prop_lut1_I0_O)        0.124   135.615 r  delay/inv_delay_line/genblk1[168].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183   135.798    delay/inv_delay_line/genblk1[169].inv_pair_unit/a
    SLICE_X40Y37         LUT1 (Prop_lut1_I0_O)        0.124   135.922 f  delay/inv_delay_line/genblk1[169].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   136.204    delay/inv_delay_line/genblk1[169].inv_pair_unit/trans
    SLICE_X40Y37         LUT1 (Prop_lut1_I0_O)        0.124   136.328 r  delay/inv_delay_line/genblk1[169].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.307   136.635    delay/inv_delay_line/genblk1[170].inv_pair_unit/a
    SLICE_X41Y35         LUT1 (Prop_lut1_I0_O)        0.124   136.759 f  delay/inv_delay_line/genblk1[170].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302   137.061    delay/inv_delay_line/genblk1[170].inv_pair_unit/trans
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124   137.185 r  delay/inv_delay_line/genblk1[170].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.167   137.352    delay/inv_delay_line/genblk1[171].inv_pair_unit/a
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124   137.476 f  delay/inv_delay_line/genblk1[171].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306   137.782    delay/inv_delay_line/genblk1[171].inv_pair_unit/trans
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.124   137.906 r  delay/inv_delay_line/genblk1[171].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.299   138.205    delay/inv_delay_line/genblk1[172].inv_pair_unit/a
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.124   138.329 f  delay/inv_delay_line/genblk1[172].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   138.490    delay/inv_delay_line/genblk1[172].inv_pair_unit/trans
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.124   138.614 r  delay/inv_delay_line/genblk1[172].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315   138.929    delay/inv_delay_line/genblk1[173].inv_pair_unit/a
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.124   139.053 f  delay/inv_delay_line/genblk1[173].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.171   139.224    delay/inv_delay_line/genblk1[173].inv_pair_unit/trans
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.124   139.348 r  delay/inv_delay_line/genblk1[173].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.352   139.700    delay/inv_delay_line/genblk1[174].inv_pair_unit/a
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124   139.824 f  delay/inv_delay_line/genblk1[174].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.290   140.114    delay/inv_delay_line/genblk1[174].inv_pair_unit/trans
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124   140.238 r  delay/inv_delay_line/genblk1[174].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164   140.401    delay/inv_delay_line/genblk1[175].inv_pair_unit/a
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124   140.525 f  delay/inv_delay_line/genblk1[175].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.296   140.821    delay/inv_delay_line/genblk1[175].inv_pair_unit/trans
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124   140.945 r  delay/inv_delay_line/genblk1[175].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.297   141.242    delay/inv_delay_line/genblk1[176].inv_pair_unit/a
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124   141.366 f  delay/inv_delay_line/genblk1[176].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.293   141.660    delay/inv_delay_line/genblk1[176].inv_pair_unit/trans
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124   141.784 r  delay/inv_delay_line/genblk1[176].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.167   141.950    delay/inv_delay_line/genblk1[177].inv_pair_unit/a
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124   142.074 f  delay/inv_delay_line/genblk1[177].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302   142.377    delay/inv_delay_line/genblk1[177].inv_pair_unit/trans
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.124   142.501 r  delay/inv_delay_line/genblk1[177].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315   142.816    delay/inv_delay_line/genblk1[178].inv_pair_unit/a
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124   142.939 f  delay/inv_delay_line/genblk1[178].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   143.100    delay/inv_delay_line/genblk1[178].inv_pair_unit/trans
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124   143.224 r  delay/inv_delay_line/genblk1[178].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.444   143.669    delay/inv_delay_line/genblk1[179].inv_pair_unit/a
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124   143.793 f  delay/inv_delay_line/genblk1[179].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.158   143.951    delay/inv_delay_line/genblk1[179].inv_pair_unit/trans
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124   144.075 r  delay/inv_delay_line/genblk1[179].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305   144.380    delay/inv_delay_line/genblk1[180].inv_pair_unit/a
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124   144.504 f  delay/inv_delay_line/genblk1[180].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149   144.653    delay/inv_delay_line/genblk1[180].inv_pair_unit/trans
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124   144.777 r  delay/inv_delay_line/genblk1[180].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315   145.092    delay/inv_delay_line/genblk1[181].inv_pair_unit/a
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124   145.216 f  delay/inv_delay_line/genblk1[181].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291   145.507    delay/inv_delay_line/genblk1[181].inv_pair_unit/trans
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124   145.631 r  delay/inv_delay_line/genblk1[181].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.309   145.939    delay/inv_delay_line/genblk1[182].inv_pair_unit/a
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.124   146.063 f  delay/inv_delay_line/genblk1[182].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.158   146.222    delay/inv_delay_line/genblk1[182].inv_pair_unit/trans
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.124   146.346 r  delay/inv_delay_line/genblk1[182].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   146.519    delay/inv_delay_line/genblk1[183].inv_pair_unit/a
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.124   146.643 f  delay/inv_delay_line/genblk1[183].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.526   147.169    delay/inv_delay_line/genblk1[183].inv_pair_unit/trans
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.124   147.293 r  delay/inv_delay_line/genblk1[183].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183   147.476    delay/inv_delay_line/genblk1[184].inv_pair_unit/a
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.124   147.600 f  delay/inv_delay_line/genblk1[184].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306   147.906    delay/inv_delay_line/genblk1[184].inv_pair_unit/trans
    SLICE_X32Y37         LUT1 (Prop_lut1_I0_O)        0.124   148.030 r  delay/inv_delay_line/genblk1[184].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.311   148.341    delay/inv_delay_line/genblk1[185].inv_pair_unit/a
    SLICE_X31Y37         LUT1 (Prop_lut1_I0_O)        0.124   148.465 f  delay/inv_delay_line/genblk1[185].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   148.617    delay/inv_delay_line/genblk1[185].inv_pair_unit/trans
    SLICE_X31Y37         LUT1 (Prop_lut1_I0_O)        0.124   148.741 r  delay/inv_delay_line/genblk1[185].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.302   149.043    delay/inv_delay_line/genblk1[186].inv_pair_unit/a
    SLICE_X31Y36         LUT1 (Prop_lut1_I0_O)        0.124   149.167 f  delay/inv_delay_line/genblk1[186].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   149.318    delay/inv_delay_line/genblk1[186].inv_pair_unit/trans
    SLICE_X31Y36         LUT1 (Prop_lut1_I0_O)        0.124   149.442 r  delay/inv_delay_line/genblk1[186].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166   149.608    delay/inv_delay_line/genblk1[187].inv_pair_unit/a
    SLICE_X31Y36         LUT1 (Prop_lut1_I0_O)        0.124   149.732 f  delay/inv_delay_line/genblk1[187].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.351   150.083    delay/inv_delay_line/genblk1[187].inv_pair_unit/trans
    SLICE_X30Y36         LUT1 (Prop_lut1_I0_O)        0.124   150.207 r  delay/inv_delay_line/genblk1[187].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   150.380    delay/inv_delay_line/genblk1[188].inv_pair_unit/a
    SLICE_X30Y36         LUT1 (Prop_lut1_I0_O)        0.124   150.504 f  delay/inv_delay_line/genblk1[188].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.292   150.796    delay/inv_delay_line/genblk1[188].inv_pair_unit/trans
    SLICE_X31Y35         LUT1 (Prop_lut1_I0_O)        0.124   150.920 r  delay/inv_delay_line/genblk1[188].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166   151.086    delay/inv_delay_line/genblk1[189].inv_pair_unit/a
    SLICE_X31Y35         LUT1 (Prop_lut1_I0_O)        0.124   151.210 f  delay/inv_delay_line/genblk1[189].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.351   151.561    delay/inv_delay_line/genblk1[189].inv_pair_unit/trans
    SLICE_X30Y35         LUT1 (Prop_lut1_I0_O)        0.124   151.685 r  delay/inv_delay_line/genblk1[189].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183   151.868    delay/inv_delay_line/genblk1[190].inv_pair_unit/a
    SLICE_X30Y35         LUT1 (Prop_lut1_I0_O)        0.124   151.992 f  delay/inv_delay_line/genblk1[190].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291   152.283    delay/inv_delay_line/genblk1[190].inv_pair_unit/trans
    SLICE_X31Y35         LUT1 (Prop_lut1_I0_O)        0.124   152.407 r  delay/inv_delay_line/genblk1[190].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.167   152.574    delay/inv_delay_line/genblk1[191].inv_pair_unit/a
    SLICE_X31Y35         LUT1 (Prop_lut1_I0_O)        0.124   152.698 f  delay/inv_delay_line/genblk1[191].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.310   153.008    delay/inv_delay_line/genblk1[191].inv_pair_unit/trans
    SLICE_X32Y35         LUT1 (Prop_lut1_I0_O)        0.124   153.132 r  delay/inv_delay_line/genblk1[191].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183   153.315    delay/inv_delay_line/genblk1[192].inv_pair_unit/a
    SLICE_X32Y35         LUT1 (Prop_lut1_I0_O)        0.124   153.439 f  delay/inv_delay_line/genblk1[192].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302   153.741    delay/inv_delay_line/genblk1[192].inv_pair_unit/trans
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.124   153.865 r  delay/inv_delay_line/genblk1[192].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.177   154.042    delay/inv_delay_line/genblk1[193].inv_pair_unit/a
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.124   154.166 f  delay/inv_delay_line/genblk1[193].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.428   154.593    delay/inv_delay_line/genblk1[193].inv_pair_unit/trans
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.124   154.717 r  delay/inv_delay_line/genblk1[193].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164   154.881    delay/inv_delay_line/genblk1[194].inv_pair_unit/a
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.124   155.005 f  delay/inv_delay_line/genblk1[194].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.293   155.298    delay/inv_delay_line/genblk1[194].inv_pair_unit/trans
    SLICE_X33Y35         LUT1 (Prop_lut1_I0_O)        0.124   155.422 r  delay/inv_delay_line/genblk1[194].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164   155.586    delay/inv_delay_line/genblk1[195].inv_pair_unit/a
    SLICE_X33Y35         LUT1 (Prop_lut1_I0_O)        0.124   155.710 f  delay/inv_delay_line/genblk1[195].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154   155.864    delay/inv_delay_line/genblk1[195].inv_pair_unit/trans
    SLICE_X33Y35         LUT1 (Prop_lut1_I0_O)        0.124   155.988 r  delay/inv_delay_line/genblk1[195].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.416   156.404    delay/inv_delay_line/genblk1[196].inv_pair_unit/a
    SLICE_X33Y34         LUT1 (Prop_lut1_I0_O)        0.124   156.528 f  delay/inv_delay_line/genblk1[196].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154   156.682    delay/inv_delay_line/genblk1[196].inv_pair_unit/trans
    SLICE_X33Y34         LUT1 (Prop_lut1_I0_O)        0.124   156.806 r  delay/inv_delay_line/genblk1[196].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.309   157.115    delay/inv_delay_line/genblk1[197].inv_pair_unit/a
    SLICE_X31Y34         LUT1 (Prop_lut1_I0_O)        0.124   157.239 f  delay/inv_delay_line/genblk1[197].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   157.535    delay/inv_delay_line/genblk1[197].inv_pair_unit/trans
    SLICE_X31Y33         LUT1 (Prop_lut1_I0_O)        0.124   157.659 r  delay/inv_delay_line/genblk1[197].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.321   157.980    delay/inv_delay_line/genblk1[198].inv_pair_unit/a
    SLICE_X32Y33         LUT1 (Prop_lut1_I0_O)        0.124   158.104 f  delay/inv_delay_line/genblk1[198].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   158.265    delay/inv_delay_line/genblk1[198].inv_pair_unit/trans
    SLICE_X32Y33         LUT1 (Prop_lut1_I0_O)        0.124   158.389 r  delay/inv_delay_line/genblk1[198].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.340   158.729    delay/inv_delay_line/genblk1[199].inv_pair_unit/a
    SLICE_X30Y34         LUT1 (Prop_lut1_I0_O)        0.124   158.853 f  delay/inv_delay_line/genblk1[199].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   159.014    delay/inv_delay_line/genblk1[199].inv_pair_unit/trans
    SLICE_X30Y34         LUT1 (Prop_lut1_I0_O)        0.124   159.138 r  delay/inv_delay_line/genblk1[199].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.457   159.595    delay/inv_delay_line/genblk1[200].inv_pair_unit/a
    SLICE_X30Y33         LUT1 (Prop_lut1_I0_O)        0.124   159.719 f  delay/inv_delay_line/genblk1[200].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.171   159.890    delay/inv_delay_line/genblk1[200].inv_pair_unit/trans
    SLICE_X30Y33         LUT1 (Prop_lut1_I0_O)        0.124   160.014 r  delay/inv_delay_line/genblk1[200].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.318   160.333    delay/inv_delay_line/genblk1[201].inv_pair_unit/a
    SLICE_X30Y34         LUT1 (Prop_lut1_I0_O)        0.124   160.457 f  delay/inv_delay_line/genblk1[201].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   160.752    delay/inv_delay_line/genblk1[201].inv_pair_unit/trans
    SLICE_X31Y34         LUT1 (Prop_lut1_I0_O)        0.124   160.876 r  delay/inv_delay_line/genblk1[201].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.313   161.189    delay/inv_delay_line/genblk1[202].inv_pair_unit/a
    SLICE_X33Y34         LUT1 (Prop_lut1_I0_O)        0.124   161.313 f  delay/inv_delay_line/genblk1[202].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.301   161.614    delay/inv_delay_line/genblk1[202].inv_pair_unit/trans
    SLICE_X31Y34         LUT1 (Prop_lut1_I0_O)        0.124   161.738 r  delay/inv_delay_line/genblk1[202].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166   161.904    delay/inv_delay_line/genblk1[203].inv_pair_unit/a
    SLICE_X31Y34         LUT1 (Prop_lut1_I0_O)        0.124   162.028 f  delay/inv_delay_line/genblk1[203].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.296   162.324    delay/inv_delay_line/genblk1[203].inv_pair_unit/trans
    SLICE_X33Y34         LUT1 (Prop_lut1_I0_O)        0.124   162.448 r  delay/inv_delay_line/genblk1[203].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.313   162.760    delay/inv_delay_line/genblk1[204].inv_pair_unit/a
    SLICE_X33Y33         LUT1 (Prop_lut1_I0_O)        0.124   162.884 f  delay/inv_delay_line/genblk1[204].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149   163.033    delay/inv_delay_line/genblk1[204].inv_pair_unit/trans
    SLICE_X33Y33         LUT1 (Prop_lut1_I0_O)        0.124   163.157 r  delay/inv_delay_line/genblk1[204].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.167   163.324    delay/inv_delay_line/genblk1[205].inv_pair_unit/a
    SLICE_X33Y33         LUT1 (Prop_lut1_I0_O)        0.124   163.448 f  delay/inv_delay_line/genblk1[205].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.298   163.746    delay/inv_delay_line/genblk1[205].inv_pair_unit/trans
    SLICE_X31Y33         LUT1 (Prop_lut1_I0_O)        0.124   163.870 r  delay/inv_delay_line/genblk1[205].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164   164.033    delay/nor_delay_line/genblk1[0].nor_pair_unit/a
    SLICE_X31Y33         LUT2 (Prop_lut2_I0_O)        0.124   164.157 f  delay/nor_delay_line/genblk1[0].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.301   164.458    delay/nor_delay_line/genblk1[0].nor_pair_unit/trans
    SLICE_X31Y32         LUT2 (Prop_lut2_I0_O)        0.124   164.582 r  delay/nor_delay_line/genblk1[0].nor_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310   164.892    delay/nor_delay_line/genblk1[1].nor_pair_unit/a
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.124   165.016 f  delay/nor_delay_line/genblk1[1].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149   165.165    delay/nor_delay_line/genblk1[1].nor_pair_unit/trans
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.124   165.289 r  delay/nor_delay_line/genblk1[1].nor_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315   165.604    delay/nor_delay_line/genblk1[2].nor_pair_unit/a
    SLICE_X31Y32         LUT2 (Prop_lut2_I0_O)        0.124   165.728 f  delay/nor_delay_line/genblk1[2].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302   166.030    delay/nor_delay_line/genblk1[2].nor_pair_unit/trans
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.124   166.154 r  delay/nor_delay_line/genblk1[2].nor_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.338   166.493    delay/nor_delay_line/genblk1[3].nor_pair_unit/a
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.124   166.617 f  delay/nor_delay_line/genblk1[3].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   166.778    delay/nor_delay_line/genblk1[3].nor_pair_unit/trans
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.124   166.902 r  delay/nor_delay_line/genblk1[3].nor_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.297   167.199    delay/nor_delay_line/trans[3]
    SLICE_X33Y36         LUT5 (Prop_lut5_I0_O)        0.124   167.323 r  delay/nor_delay_line/q_i_3/O
                         net (fo=2, routed)           0.306   167.629    delay/inv_delay_line/q_reg
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.124   167.753 r  delay/inv_delay_line/q_i_1/O
                         net (fo=1, routed)           0.000   167.753    capture_dff/xor_result
    SLICE_X32Y35         FDRE                                         r  capture_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     41.667    41.667 r  
    M9                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.828    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.766 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.347    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.438 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.444    38.882    capture_dff/clk_out
    SLICE_X32Y35         FDRE                                         r  capture_dff/q_reg/C
                         clock pessimism              0.502    39.385    
                         clock uncertainty           -0.302    39.082    
    SLICE_X32Y35         FDRE (Setup_fdre_C_D)        0.077    39.159    capture_dff/q_reg
  -------------------------------------------------------------------
                         required time                         39.159    
                         arrival time                        -167.754    
  -------------------------------------------------------------------
                         slack                               -128.594    

Slack (MET) :             35.141ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            uart_reader/etu_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out_clock_gen_24MHz rise@41.667ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 1.182ns (20.481%)  route 4.589ns (79.519%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns = ( 38.939 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.617    -2.189    uart_reader/clk_out
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    -1.733 r  uart_reader/etu_cnt_reg[7]/Q
                         net (fo=3, routed)           1.252    -0.481    uart_reader/etu_cnt_reg_n_0_[7]
    SLICE_X38Y27         LUT4 (Prop_lut4_I0_O)        0.152    -0.329 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.642     0.313    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.326     0.639 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.645     1.284    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.408 r  uart_reader/FSM_onehot_state[2]_i_4/O
                         net (fo=10, routed)          0.910     2.318    uart_reader/etu_full__11
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124     2.442 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.141     3.582    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X39Y26         FDRE                                         r  uart_reader/etu_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     41.667    41.667 r  
    M9                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.828    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.766 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.347    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.438 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.501    38.939    uart_reader/clk_out
    SLICE_X39Y26         FDRE                                         r  uart_reader/etu_cnt_reg[1]/C
                         clock pessimism              0.515    39.455    
                         clock uncertainty           -0.302    39.152    
    SLICE_X39Y26         FDRE (Setup_fdre_C_R)       -0.429    38.723    uart_reader/etu_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.723    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                 35.141    

Slack (MET) :             35.141ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            uart_reader/etu_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out_clock_gen_24MHz rise@41.667ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 1.182ns (20.481%)  route 4.589ns (79.519%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns = ( 38.939 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.617    -2.189    uart_reader/clk_out
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    -1.733 r  uart_reader/etu_cnt_reg[7]/Q
                         net (fo=3, routed)           1.252    -0.481    uart_reader/etu_cnt_reg_n_0_[7]
    SLICE_X38Y27         LUT4 (Prop_lut4_I0_O)        0.152    -0.329 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.642     0.313    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.326     0.639 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.645     1.284    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.408 r  uart_reader/FSM_onehot_state[2]_i_4/O
                         net (fo=10, routed)          0.910     2.318    uart_reader/etu_full__11
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124     2.442 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.141     3.582    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X39Y26         FDRE                                         r  uart_reader/etu_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     41.667    41.667 r  
    M9                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.828    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.766 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.347    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.438 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.501    38.939    uart_reader/clk_out
    SLICE_X39Y26         FDRE                                         r  uart_reader/etu_cnt_reg[2]/C
                         clock pessimism              0.515    39.455    
                         clock uncertainty           -0.302    39.152    
    SLICE_X39Y26         FDRE (Setup_fdre_C_R)       -0.429    38.723    uart_reader/etu_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.723    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                 35.141    

Slack (MET) :             35.141ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            uart_reader/etu_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out_clock_gen_24MHz rise@41.667ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 1.182ns (20.481%)  route 4.589ns (79.519%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns = ( 38.939 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.617    -2.189    uart_reader/clk_out
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    -1.733 r  uart_reader/etu_cnt_reg[7]/Q
                         net (fo=3, routed)           1.252    -0.481    uart_reader/etu_cnt_reg_n_0_[7]
    SLICE_X38Y27         LUT4 (Prop_lut4_I0_O)        0.152    -0.329 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.642     0.313    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.326     0.639 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.645     1.284    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.408 r  uart_reader/FSM_onehot_state[2]_i_4/O
                         net (fo=10, routed)          0.910     2.318    uart_reader/etu_full__11
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124     2.442 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.141     3.582    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X39Y26         FDRE                                         r  uart_reader/etu_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     41.667    41.667 r  
    M9                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.828    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.766 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.347    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.438 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.501    38.939    uart_reader/clk_out
    SLICE_X39Y26         FDRE                                         r  uart_reader/etu_cnt_reg[3]/C
                         clock pessimism              0.515    39.455    
                         clock uncertainty           -0.302    39.152    
    SLICE_X39Y26         FDRE (Setup_fdre_C_R)       -0.429    38.723    uart_reader/etu_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.723    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                 35.141    

Slack (MET) :             35.141ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            uart_reader/etu_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out_clock_gen_24MHz rise@41.667ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 1.182ns (20.481%)  route 4.589ns (79.519%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns = ( 38.939 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.617    -2.189    uart_reader/clk_out
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    -1.733 r  uart_reader/etu_cnt_reg[7]/Q
                         net (fo=3, routed)           1.252    -0.481    uart_reader/etu_cnt_reg_n_0_[7]
    SLICE_X38Y27         LUT4 (Prop_lut4_I0_O)        0.152    -0.329 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.642     0.313    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.326     0.639 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.645     1.284    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.408 r  uart_reader/FSM_onehot_state[2]_i_4/O
                         net (fo=10, routed)          0.910     2.318    uart_reader/etu_full__11
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124     2.442 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.141     3.582    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X39Y26         FDRE                                         r  uart_reader/etu_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     41.667    41.667 r  
    M9                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.828    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.766 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.347    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.438 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.501    38.939    uart_reader/clk_out
    SLICE_X39Y26         FDRE                                         r  uart_reader/etu_cnt_reg[4]/C
                         clock pessimism              0.515    39.455    
                         clock uncertainty           -0.302    39.152    
    SLICE_X39Y26         FDRE (Setup_fdre_C_R)       -0.429    38.723    uart_reader/etu_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.723    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                 35.141    

Slack (MET) :             35.268ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            uart_reader/etu_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out_clock_gen_24MHz rise@41.667ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 1.182ns (20.938%)  route 4.463ns (79.062%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 38.940 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.617    -2.189    uart_reader/clk_out
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    -1.733 r  uart_reader/etu_cnt_reg[7]/Q
                         net (fo=3, routed)           1.252    -0.481    uart_reader/etu_cnt_reg_n_0_[7]
    SLICE_X38Y27         LUT4 (Prop_lut4_I0_O)        0.152    -0.329 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.642     0.313    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.326     0.639 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.645     1.284    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.408 r  uart_reader/FSM_onehot_state[2]_i_4/O
                         net (fo=10, routed)          0.910     2.318    uart_reader/etu_full__11
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124     2.442 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.015     3.456    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X38Y27         FDRE                                         r  uart_reader/etu_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     41.667    41.667 r  
    M9                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.828    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.766 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.347    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.438 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.502    38.940    uart_reader/clk_out
    SLICE_X38Y27         FDRE                                         r  uart_reader/etu_cnt_reg[0]/C
                         clock pessimism              0.515    39.456    
                         clock uncertainty           -0.302    39.153    
    SLICE_X38Y27         FDRE (Setup_fdre_C_R)       -0.429    38.724    uart_reader/etu_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.724    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                 35.268    

Slack (MET) :             35.294ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            uart_reader/etu_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out_clock_gen_24MHz rise@41.667ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 1.182ns (20.954%)  route 4.459ns (79.046%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 38.940 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.617    -2.189    uart_reader/clk_out
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    -1.733 r  uart_reader/etu_cnt_reg[7]/Q
                         net (fo=3, routed)           1.252    -0.481    uart_reader/etu_cnt_reg_n_0_[7]
    SLICE_X38Y27         LUT4 (Prop_lut4_I0_O)        0.152    -0.329 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.642     0.313    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.326     0.639 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.645     1.284    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.408 r  uart_reader/FSM_onehot_state[2]_i_4/O
                         net (fo=10, routed)          0.910     2.318    uart_reader/etu_full__11
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124     2.442 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.010     3.452    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     41.667    41.667 r  
    M9                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.828    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.766 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.347    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.438 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.502    38.940    uart_reader/clk_out
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[5]/C
                         clock pessimism              0.537    39.478    
                         clock uncertainty           -0.302    39.175    
    SLICE_X39Y27         FDRE (Setup_fdre_C_R)       -0.429    38.746    uart_reader/etu_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                 35.294    

Slack (MET) :             35.294ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            uart_reader/etu_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out_clock_gen_24MHz rise@41.667ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 1.182ns (20.954%)  route 4.459ns (79.046%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 38.940 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.617    -2.189    uart_reader/clk_out
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    -1.733 r  uart_reader/etu_cnt_reg[7]/Q
                         net (fo=3, routed)           1.252    -0.481    uart_reader/etu_cnt_reg_n_0_[7]
    SLICE_X38Y27         LUT4 (Prop_lut4_I0_O)        0.152    -0.329 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.642     0.313    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.326     0.639 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.645     1.284    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.408 r  uart_reader/FSM_onehot_state[2]_i_4/O
                         net (fo=10, routed)          0.910     2.318    uart_reader/etu_full__11
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124     2.442 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.010     3.452    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     41.667    41.667 r  
    M9                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.828    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.766 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.347    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.438 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.502    38.940    uart_reader/clk_out
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[6]/C
                         clock pessimism              0.537    39.478    
                         clock uncertainty           -0.302    39.175    
    SLICE_X39Y27         FDRE (Setup_fdre_C_R)       -0.429    38.746    uart_reader/etu_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                 35.294    

Slack (MET) :             35.294ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            uart_reader/etu_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out_clock_gen_24MHz rise@41.667ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 1.182ns (20.954%)  route 4.459ns (79.046%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 38.940 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.617    -2.189    uart_reader/clk_out
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    -1.733 r  uart_reader/etu_cnt_reg[7]/Q
                         net (fo=3, routed)           1.252    -0.481    uart_reader/etu_cnt_reg_n_0_[7]
    SLICE_X38Y27         LUT4 (Prop_lut4_I0_O)        0.152    -0.329 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.642     0.313    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.326     0.639 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.645     1.284    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.408 r  uart_reader/FSM_onehot_state[2]_i_4/O
                         net (fo=10, routed)          0.910     2.318    uart_reader/etu_full__11
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124     2.442 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.010     3.452    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     41.667    41.667 r  
    M9                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.828    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.766 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.347    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.438 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.502    38.940    uart_reader/clk_out
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[7]/C
                         clock pessimism              0.537    39.478    
                         clock uncertainty           -0.302    39.175    
    SLICE_X39Y27         FDRE (Setup_fdre_C_R)       -0.429    38.746    uart_reader/etu_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                 35.294    

Slack (MET) :             35.294ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            uart_reader/etu_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out_clock_gen_24MHz rise@41.667ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 1.182ns (20.954%)  route 4.459ns (79.046%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 38.940 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.189ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.617    -2.189    uart_reader/clk_out
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    -1.733 r  uart_reader/etu_cnt_reg[7]/Q
                         net (fo=3, routed)           1.252    -0.481    uart_reader/etu_cnt_reg_n_0_[7]
    SLICE_X38Y27         LUT4 (Prop_lut4_I0_O)        0.152    -0.329 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.642     0.313    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.326     0.639 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.645     1.284    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.408 r  uart_reader/FSM_onehot_state[2]_i_4/O
                         net (fo=10, routed)          0.910     2.318    uart_reader/etu_full__11
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124     2.442 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.010     3.452    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     41.667    41.667 r  
    M9                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    42.828    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.766 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.347    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.438 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.502    38.940    uart_reader/clk_out
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
                         clock pessimism              0.537    39.478    
                         clock uncertainty           -0.302    39.175    
    SLICE_X39Y27         FDRE (Setup_fdre_C_R)       -0.429    38.746    uart_reader/etu_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                 35.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart_reader/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            sel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.778%)  route 0.137ns (49.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.587    -0.736    uart_reader/clk_out
    SLICE_X37Y33         FDRE                                         r  uart_reader/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.595 r  uart_reader/data_out_reg[7]/Q
                         net (fo=5, routed)           0.137    -0.458    rx_data_out[7]
    SLICE_X35Y34         FDRE                                         r  sel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.857    -1.157    clk_24Mhz
    SLICE_X35Y34         FDRE                                         r  sel_reg[7]/C
                         clock pessimism              0.436    -0.721    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.076    -0.645    sel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 delay_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lauch_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.633%)  route 0.137ns (49.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.731    clk_24Mhz
    SLICE_X41Y42         FDRE                                         r  delay_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.590 r  delay_input_reg/Q
                         net (fo=3, routed)           0.137    -0.452    lauch_dff/pio48_OBUF
    SLICE_X41Y41         FDRE                                         r  lauch_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.863    -1.151    lauch_dff/clk_out
    SLICE_X41Y41         FDRE                                         r  lauch_dff/q_reg/C
                         clock pessimism              0.436    -0.715    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.070    -0.645    lauch_dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sel_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            tx_data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.360%)  route 0.117ns (38.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.586    -0.737    clk_24Mhz
    SLICE_X34Y32         FDRE                                         r  sel_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.596 r  sel_reg[11]/Q
                         net (fo=1, routed)           0.117    -0.479    uart_writer/Q[1]
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.045    -0.434 r  uart_writer/tx_data_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.434    uart_writer_n_5
    SLICE_X34Y31         FDRE                                         r  tx_data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.854    -1.160    clk_24Mhz
    SLICE_X34Y31         FDRE                                         r  tx_data_in_reg[3]/C
                         clock pessimism              0.436    -0.724    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.092    -0.632    tx_data_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sel_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            tx_data_in_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.123%)  route 0.136ns (41.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.586    -0.737    clk_24Mhz
    SLICE_X35Y32         FDRE                                         r  sel_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.596 r  sel_reg[10]/Q
                         net (fo=1, routed)           0.136    -0.460    sel_reg_n_0_[10]
    SLICE_X35Y31         LUT2 (Prop_lut2_I0_O)        0.048    -0.412 r  tx_data_in[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.412    tx_data_in[2]_i_1_n_0
    SLICE_X35Y31         FDSE                                         r  tx_data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.854    -1.160    clk_24Mhz
    SLICE_X35Y31         FDSE                                         r  tx_data_in_reg[2]/C
                         clock pessimism              0.436    -0.724    
    SLICE_X35Y31         FDSE (Hold_fdse_C_D)         0.107    -0.617    tx_data_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_writer/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            uart_writer/dout_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.083%)  route 0.158ns (45.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.584    -0.739    uart_writer/clk_out
    SLICE_X37Y30         FDRE                                         r  uart_writer/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.598 r  uart_writer/FSM_sequential_state_reg[0]/Q
                         net (fo=19, routed)          0.158    -0.440    uart_writer/state__0[0]
    SLICE_X36Y30         LUT4 (Prop_lut4_I3_O)        0.045    -0.395 r  uart_writer/dout_i_2/O
                         net (fo=1, routed)           0.000    -0.395    uart_writer/dout_i_2_n_0
    SLICE_X36Y30         FDSE                                         r  uart_writer/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.853    -1.161    uart_writer/clk_out
    SLICE_X36Y30         FDSE                                         r  uart_writer/dout_reg/C
                         clock pessimism              0.435    -0.726    
    SLICE_X36Y30         FDSE (Hold_fdse_C_D)         0.120    -0.606    uart_writer/dout_reg
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uart_reader/data_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            sel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.556%)  route 0.155ns (52.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.587    -0.736    uart_reader/clk_out
    SLICE_X34Y33         FDSE                                         r  uart_reader/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDSE (Prop_fdse_C_Q)         0.141    -0.595 r  uart_reader/data_out_reg[0]/Q
                         net (fo=4, routed)           0.155    -0.439    rx_data_out[0]
    SLICE_X34Y32         FDRE                                         r  sel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.855    -1.159    clk_24Mhz
    SLICE_X34Y32         FDRE                                         r  sel_reg[8]/C
                         clock pessimism              0.436    -0.723    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.070    -0.653    sel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 tx_data_in_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            uart_writer/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.585    -0.738    clk_24Mhz
    SLICE_X35Y31         FDSE                                         r  tx_data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDSE (Prop_fdse_C_Q)         0.141    -0.597 r  tx_data_in_reg[4]/Q
                         net (fo=1, routed)           0.139    -0.458    uart_writer/tx_data_in[4]
    SLICE_X35Y30         LUT3 (Prop_lut3_I2_O)        0.045    -0.413 r  uart_writer/data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.413    uart_writer/data[4]
    SLICE_X35Y30         FDRE                                         r  uart_writer/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.853    -1.161    uart_writer/clk_out
    SLICE_X35Y30         FDRE                                         r  uart_writer/data_reg[4]/C
                         clock pessimism              0.436    -0.725    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.092    -0.633    uart_writer/data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uart_writer/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            uart_writer/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.190ns (56.162%)  route 0.148ns (43.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.584    -0.739    uart_writer/clk_out
    SLICE_X35Y30         FDRE                                         r  uart_writer/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.598 r  uart_writer/data_reg[0]/Q
                         net (fo=2, routed)           0.148    -0.449    uart_writer/data_reg_n_0_[0]
    SLICE_X35Y30         LUT3 (Prop_lut3_I0_O)        0.049    -0.400 r  uart_writer/data[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.400    uart_writer/data[7]
    SLICE_X35Y30         FDRE                                         r  uart_writer/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.853    -1.161    uart_writer/clk_out
    SLICE_X35Y30         FDRE                                         r  uart_writer/data_reg[7]/C
                         clock pessimism              0.422    -0.739    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.107    -0.632    uart_writer/data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart_reader/data_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            sel_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.138%)  route 0.144ns (52.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.587    -0.736    uart_reader/clk_out
    SLICE_X34Y33         FDSE                                         r  uart_reader/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDSE (Prop_fdse_C_Q)         0.128    -0.608 r  uart_reader/data_out_reg[5]/Q
                         net (fo=4, routed)           0.144    -0.464    rx_data_out[5]
    SLICE_X35Y34         FDSE                                         r  sel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.857    -1.157    clk_24Mhz
    SLICE_X35Y34         FDSE                                         r  sel_reg[5]/C
                         clock pessimism              0.436    -0.721    
    SLICE_X35Y34         FDSE (Hold_fdse_C_D)         0.022    -0.699    sel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart_reader/data_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            sel_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.335%)  route 0.177ns (55.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.587    -0.736    uart_reader/clk_out
    SLICE_X34Y33         FDSE                                         r  uart_reader/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDSE (Prop_fdse_C_Q)         0.141    -0.595 r  uart_reader/data_out_reg[2]/Q
                         net (fo=4, routed)           0.177    -0.418    rx_data_out[2]
    SLICE_X35Y32         FDRE                                         r  sel_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.855    -1.159    clk_24Mhz
    SLICE_X35Y32         FDRE                                         r  sel_reg[10]/C
                         clock pessimism              0.436    -0.723    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.070    -0.653    sel_reg[10]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clock_gen_24MHz
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { nolabel_line78/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.666      39.511     BUFGCTRL_X0Y0    nolabel_line78/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.666      40.418     MMCME2_ADV_X0Y0  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X36Y31     FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X36Y31     FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X36Y31     FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         41.666      40.666     SLICE_X37Y31     color_indicator_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X41Y42     delay_input_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X36Y31     en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X34Y34     sel_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X35Y32     sel_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.666      171.694    MMCME2_ADV_X0Y0  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X36Y31     FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X36Y31     FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X36Y31     FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X36Y31     FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X36Y31     FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X36Y31     FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X37Y31     color_indicator_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X37Y31     color_indicator_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y42     delay_input_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y42     delay_input_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X36Y31     FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X36Y31     FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X36Y31     FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X36Y31     FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X36Y31     FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X36Y31     FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X37Y31     color_indicator_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X37Y31     color_indicator_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y42     delay_input_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y42     delay_input_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_gen_24MHz
  To Clock:  clkfbout_clock_gen_24MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_gen_24MHz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { nolabel_line78/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    nolabel_line78/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  nolabel_line78/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  nolabel_line78/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  nolabel_line78/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  nolabel_line78/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clock_gen_24MHz
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        176.514ns  (logic 56.669ns (32.105%)  route 119.845ns (67.895%))
  Logic Levels:           424  (LUT1=412 LUT2=8 LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.633    -2.173    lauch_dff/clk_out
    SLICE_X41Y41         FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.717 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           0.176    -1.540    delay/inv_delay_line/genblk1[0].inv_pair_unit/a
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    -1.416 f  delay/inv_delay_line/genblk1[0].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.171    -1.245    delay/inv_delay_line/genblk1[0].inv_pair_unit/trans
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    -1.121 r  delay/inv_delay_line/genblk1[0].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.352    -0.769    delay/inv_delay_line/genblk1[1].inv_pair_unit/a
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.124    -0.645 f  delay/inv_delay_line/genblk1[1].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154    -0.491    delay/inv_delay_line/genblk1[1].inv_pair_unit/trans
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.124    -0.367 r  delay/inv_delay_line/genblk1[1].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.416     0.049    delay/inv_delay_line/genblk1[2].inv_pair_unit/a
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.124     0.173 f  delay/inv_delay_line/genblk1[2].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151     0.324    delay/inv_delay_line/genblk1[2].inv_pair_unit/trans
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.124     0.448 r  delay/inv_delay_line/genblk1[2].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166     0.614    delay/inv_delay_line/genblk1[3].inv_pair_unit/a
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.124     0.738 f  delay/inv_delay_line/genblk1[3].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303     1.041    delay/inv_delay_line/genblk1[3].inv_pair_unit/trans
    SLICE_X40Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.165 r  delay/inv_delay_line/genblk1[3].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183     1.348    delay/inv_delay_line/genblk1[4].inv_pair_unit/a
    SLICE_X40Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.472 f  delay/inv_delay_line/genblk1[4].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302     1.774    delay/inv_delay_line/genblk1[4].inv_pair_unit/trans
    SLICE_X40Y44         LUT1 (Prop_lut1_I0_O)        0.124     1.898 r  delay/inv_delay_line/genblk1[4].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.292     2.190    delay/inv_delay_line/genblk1[5].inv_pair_unit/a
    SLICE_X41Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.314 f  delay/inv_delay_line/genblk1[5].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149     2.463    delay/inv_delay_line/genblk1[5].inv_pair_unit/trans
    SLICE_X41Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.587 r  delay/inv_delay_line/genblk1[5].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.302     2.889    delay/inv_delay_line/genblk1[6].inv_pair_unit/a
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.013 f  delay/inv_delay_line/genblk1[6].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.290     3.303    delay/inv_delay_line/genblk1[6].inv_pair_unit/trans
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.427 r  delay/inv_delay_line/genblk1[6].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164     3.591    delay/inv_delay_line/genblk1[7].inv_pair_unit/a
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124     3.715 f  delay/inv_delay_line/genblk1[7].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.300     4.015    delay/inv_delay_line/genblk1[7].inv_pair_unit/trans
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  delay/inv_delay_line/genblk1[7].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173     4.312    delay/inv_delay_line/genblk1[8].inv_pair_unit/a
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.436 f  delay/inv_delay_line/genblk1[8].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.403     4.839    delay/inv_delay_line/genblk1[8].inv_pair_unit/trans
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.963 r  delay/inv_delay_line/genblk1[8].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.292     5.255    delay/inv_delay_line/genblk1[9].inv_pair_unit/a
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.124     5.379 f  delay/inv_delay_line/genblk1[9].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.292     5.671    delay/inv_delay_line/genblk1[9].inv_pair_unit/trans
    SLICE_X38Y44         LUT1 (Prop_lut1_I0_O)        0.124     5.795 r  delay/inv_delay_line/genblk1[9].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312     6.107    delay/inv_delay_line/genblk1[10].inv_pair_unit/a
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.231 f  delay/inv_delay_line/genblk1[10].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161     6.392    delay/inv_delay_line/genblk1[10].inv_pair_unit/trans
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.516 r  delay/inv_delay_line/genblk1[10].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312     6.828    delay/inv_delay_line/genblk1[11].inv_pair_unit/a
    SLICE_X37Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.952 f  delay/inv_delay_line/genblk1[11].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303     7.255    delay/inv_delay_line/genblk1[11].inv_pair_unit/trans
    SLICE_X36Y43         LUT1 (Prop_lut1_I0_O)        0.124     7.379 r  delay/inv_delay_line/genblk1[11].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315     7.694    delay/inv_delay_line/genblk1[12].inv_pair_unit/a
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.818 f  delay/inv_delay_line/genblk1[12].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.296     8.115    delay/inv_delay_line/genblk1[12].inv_pair_unit/trans
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.238 r  delay/inv_delay_line/genblk1[12].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.318     8.557    delay/inv_delay_line/genblk1[13].inv_pair_unit/a
    SLICE_X38Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.681 f  delay/inv_delay_line/genblk1[13].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.296     8.977    delay/inv_delay_line/genblk1[13].inv_pair_unit/trans
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.101 r  delay/inv_delay_line/genblk1[13].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.297     9.398    delay/inv_delay_line/genblk1[14].inv_pair_unit/a
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.522 f  delay/inv_delay_line/genblk1[14].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282     9.804    delay/inv_delay_line/genblk1[14].inv_pair_unit/trans
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.124     9.928 r  delay/inv_delay_line/genblk1[14].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.323    10.251    delay/inv_delay_line/genblk1[15].inv_pair_unit/a
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.375 f  delay/inv_delay_line/genblk1[15].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161    10.536    delay/inv_delay_line/genblk1[15].inv_pair_unit/trans
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.660 r  delay/inv_delay_line/genblk1[15].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.177    10.837    delay/inv_delay_line/genblk1[16].inv_pair_unit/a
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.961 f  delay/inv_delay_line/genblk1[16].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.313    11.275    delay/inv_delay_line/genblk1[16].inv_pair_unit/trans
    SLICE_X36Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.399 r  delay/inv_delay_line/genblk1[16].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.453    11.852    delay/inv_delay_line/genblk1[17].inv_pair_unit/a
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.976 f  delay/inv_delay_line/genblk1[17].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.130    delay/inv_delay_line/genblk1[17].inv_pair_unit/trans
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.254 r  delay/inv_delay_line/genblk1[17].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.449    12.703    delay/inv_delay_line/genblk1[18].inv_pair_unit/a
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.827 f  delay/inv_delay_line/genblk1[18].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.989    delay/inv_delay_line/genblk1[18].inv_pair_unit/trans
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    13.113 r  delay/inv_delay_line/genblk1[18].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305    13.418    delay/inv_delay_line/genblk1[19].inv_pair_unit/a
    SLICE_X37Y43         LUT1 (Prop_lut1_I0_O)        0.124    13.542 f  delay/inv_delay_line/genblk1[19].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.693    delay/inv_delay_line/genblk1[19].inv_pair_unit/trans
    SLICE_X37Y43         LUT1 (Prop_lut1_I0_O)        0.124    13.817 r  delay/inv_delay_line/genblk1[19].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166    13.983    delay/inv_delay_line/genblk1[20].inv_pair_unit/a
    SLICE_X37Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.107 f  delay/inv_delay_line/genblk1[20].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.288    14.395    delay/inv_delay_line/genblk1[20].inv_pair_unit/trans
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.519 r  delay/inv_delay_line/genblk1[20].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.497    15.016    delay/inv_delay_line/genblk1[21].inv_pair_unit/a
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.124    15.140 f  delay/inv_delay_line/genblk1[21].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    15.403    delay/inv_delay_line/genblk1[21].inv_pair_unit/trans
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.124    15.527 r  delay/inv_delay_line/genblk1[21].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.306    15.833    delay/inv_delay_line/genblk1[22].inv_pair_unit/a
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    15.957 f  delay/inv_delay_line/genblk1[22].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.106    delay/inv_delay_line/genblk1[22].inv_pair_unit/trans
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    16.230 r  delay/inv_delay_line/genblk1[22].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.323    16.553    delay/inv_delay_line/genblk1[23].inv_pair_unit/a
    SLICE_X40Y42         LUT1 (Prop_lut1_I0_O)        0.124    16.677 f  delay/inv_delay_line/genblk1[23].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.839    delay/inv_delay_line/genblk1[23].inv_pair_unit/trans
    SLICE_X40Y42         LUT1 (Prop_lut1_I0_O)        0.124    16.963 r  delay/inv_delay_line/genblk1[23].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.319    17.282    delay/inv_delay_line/genblk1[24].inv_pair_unit/a
    SLICE_X40Y40         LUT1 (Prop_lut1_I0_O)        0.124    17.406 f  delay/inv_delay_line/genblk1[24].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303    17.710    delay/inv_delay_line/genblk1[24].inv_pair_unit/trans
    SLICE_X40Y39         LUT1 (Prop_lut1_I0_O)        0.124    17.834 r  delay/inv_delay_line/genblk1[24].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.320    18.154    delay/inv_delay_line/genblk1[25].inv_pair_unit/a
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    18.278 f  delay/inv_delay_line/genblk1[25].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.339    18.616    delay/inv_delay_line/genblk1[25].inv_pair_unit/trans
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.124    18.740 r  delay/inv_delay_line/genblk1[25].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305    19.046    delay/inv_delay_line/genblk1[26].inv_pair_unit/a
    SLICE_X41Y40         LUT1 (Prop_lut1_I0_O)        0.124    19.170 f  delay/inv_delay_line/genblk1[26].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.415    19.585    delay/inv_delay_line/genblk1[26].inv_pair_unit/trans
    SLICE_X40Y39         LUT1 (Prop_lut1_I0_O)        0.124    19.709 r  delay/inv_delay_line/genblk1[26].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305    20.014    delay/inv_delay_line/genblk1[27].inv_pair_unit/a
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124    20.138 f  delay/inv_delay_line/genblk1[27].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.351    20.489    delay/inv_delay_line/genblk1[27].inv_pair_unit/trans
    SLICE_X40Y39         LUT1 (Prop_lut1_I0_O)        0.124    20.613 r  delay/inv_delay_line/genblk1[27].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.330    20.943    delay/inv_delay_line/genblk1[28].inv_pair_unit/a
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.067 f  delay/inv_delay_line/genblk1[28].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.311    21.378    delay/inv_delay_line/genblk1[28].inv_pair_unit/trans
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.502 r  delay/inv_delay_line/genblk1[28].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.298    21.800    delay/inv_delay_line/genblk1[29].inv_pair_unit/a
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124    21.924 f  delay/inv_delay_line/genblk1[29].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    22.187    delay/inv_delay_line/genblk1[29].inv_pair_unit/trans
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124    22.311 r  delay/inv_delay_line/genblk1[29].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.308    22.618    delay/inv_delay_line/genblk1[30].inv_pair_unit/a
    SLICE_X41Y38         LUT1 (Prop_lut1_I0_O)        0.124    22.742 f  delay/inv_delay_line/genblk1[30].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306    23.049    delay/inv_delay_line/genblk1[30].inv_pair_unit/trans
    SLICE_X40Y37         LUT1 (Prop_lut1_I0_O)        0.124    23.173 r  delay/inv_delay_line/genblk1[30].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.448    23.621    delay/inv_delay_line/genblk1[31].inv_pair_unit/a
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.124    23.745 f  delay/inv_delay_line/genblk1[31].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.039    delay/inv_delay_line/genblk1[31].inv_pair_unit/trans
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.163 r  delay/inv_delay_line/genblk1[31].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.316    24.479    delay/inv_delay_line/genblk1[32].inv_pair_unit/a
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124    24.603 f  delay/inv_delay_line/genblk1[32].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    25.047    delay/inv_delay_line/genblk1[32].inv_pair_unit/trans
    SLICE_X40Y35         LUT1 (Prop_lut1_I0_O)        0.124    25.171 r  delay/inv_delay_line/genblk1[32].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.174    25.345    delay/inv_delay_line/genblk1[33].inv_pair_unit/a
    SLICE_X40Y35         LUT1 (Prop_lut1_I0_O)        0.124    25.469 f  delay/inv_delay_line/genblk1[33].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.171    25.640    delay/inv_delay_line/genblk1[33].inv_pair_unit/trans
    SLICE_X40Y35         LUT1 (Prop_lut1_I0_O)        0.124    25.764 r  delay/inv_delay_line/genblk1[33].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.419    26.183    delay/inv_delay_line/genblk1[34].inv_pair_unit/a
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124    26.307 f  delay/inv_delay_line/genblk1[34].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.294    26.601    delay/inv_delay_line/genblk1[34].inv_pair_unit/trans
    SLICE_X39Y36         LUT1 (Prop_lut1_I0_O)        0.124    26.725 r  delay/inv_delay_line/genblk1[34].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.299    27.024    delay/inv_delay_line/genblk1[35].inv_pair_unit/a
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.124    27.148 f  delay/inv_delay_line/genblk1[35].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.354    27.502    delay/inv_delay_line/genblk1[35].inv_pair_unit/trans
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124    27.626 r  delay/inv_delay_line/genblk1[35].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.308    27.934    delay/inv_delay_line/genblk1[36].inv_pair_unit/a
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.124    28.058 f  delay/inv_delay_line/genblk1[36].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.350    28.407    delay/inv_delay_line/genblk1[36].inv_pair_unit/trans
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124    28.531 r  delay/inv_delay_line/genblk1[36].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.174    28.705    delay/inv_delay_line/genblk1[37].inv_pair_unit/a
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124    28.829 f  delay/inv_delay_line/genblk1[37].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.171    29.000    delay/inv_delay_line/genblk1[37].inv_pair_unit/trans
    SLICE_X40Y36         LUT1 (Prop_lut1_I0_O)        0.124    29.124 r  delay/inv_delay_line/genblk1[37].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.415    29.539    delay/inv_delay_line/genblk1[38].inv_pair_unit/a
    SLICE_X41Y35         LUT1 (Prop_lut1_I0_O)        0.124    29.663 f  delay/inv_delay_line/genblk1[38].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    29.926    delay/inv_delay_line/genblk1[38].inv_pair_unit/trans
    SLICE_X41Y35         LUT1 (Prop_lut1_I0_O)        0.124    30.050 r  delay/inv_delay_line/genblk1[38].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164    30.214    delay/inv_delay_line/genblk1[39].inv_pair_unit/a
    SLICE_X41Y35         LUT1 (Prop_lut1_I0_O)        0.124    30.338 f  delay/inv_delay_line/genblk1[39].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.298    30.636    delay/inv_delay_line/genblk1[39].inv_pair_unit/trans
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    30.760 r  delay/inv_delay_line/genblk1[39].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.311    31.072    delay/inv_delay_line/genblk1[40].inv_pair_unit/a
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    31.196 f  delay/inv_delay_line/genblk1[40].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149    31.345    delay/inv_delay_line/genblk1[40].inv_pair_unit/trans
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    31.469 r  delay/inv_delay_line/genblk1[40].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.167    31.635    delay/inv_delay_line/genblk1[41].inv_pair_unit/a
    SLICE_X39Y34         LUT1 (Prop_lut1_I0_O)        0.124    31.759 f  delay/inv_delay_line/genblk1[41].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.347    32.106    delay/inv_delay_line/genblk1[41].inv_pair_unit/trans
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124    32.230 r  delay/inv_delay_line/genblk1[41].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.171    32.401    delay/inv_delay_line/genblk1[42].inv_pair_unit/a
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124    32.525 f  delay/inv_delay_line/genblk1[42].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.290    32.815    delay/inv_delay_line/genblk1[42].inv_pair_unit/trans
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    32.939 r  delay/inv_delay_line/genblk1[42].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164    33.103    delay/inv_delay_line/genblk1[43].inv_pair_unit/a
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.124    33.227 f  delay/inv_delay_line/genblk1[43].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.283    33.510    delay/inv_delay_line/genblk1[43].inv_pair_unit/trans
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    33.634 r  delay/inv_delay_line/genblk1[43].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.161    33.795    delay/inv_delay_line/genblk1[44].inv_pair_unit/a
    SLICE_X41Y33         LUT1 (Prop_lut1_I0_O)        0.124    33.919 f  delay/inv_delay_line/genblk1[44].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295    34.214    delay/inv_delay_line/genblk1[44].inv_pair_unit/trans
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.124    34.338 r  delay/inv_delay_line/genblk1[44].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.276    34.614    delay/inv_delay_line/genblk1[45].inv_pair_unit/a
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.124    34.738 f  delay/inv_delay_line/genblk1[45].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154    34.892    delay/inv_delay_line/genblk1[45].inv_pair_unit/trans
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.124    35.016 r  delay/inv_delay_line/genblk1[45].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.418    35.434    delay/inv_delay_line/genblk1[46].inv_pair_unit/a
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.124    35.558 f  delay/inv_delay_line/genblk1[46].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.292    35.850    delay/inv_delay_line/genblk1[46].inv_pair_unit/trans
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.124    35.974 r  delay/inv_delay_line/genblk1[46].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.161    36.135    delay/inv_delay_line/genblk1[47].inv_pair_unit/a
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.124    36.259 f  delay/inv_delay_line/genblk1[47].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.289    36.548    delay/inv_delay_line/genblk1[47].inv_pair_unit/trans
    SLICE_X41Y38         LUT1 (Prop_lut1_I0_O)        0.124    36.672 r  delay/inv_delay_line/genblk1[47].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164    36.836    delay/inv_delay_line/genblk1[48].inv_pair_unit/a
    SLICE_X41Y38         LUT1 (Prop_lut1_I0_O)        0.124    36.960 f  delay/inv_delay_line/genblk1[48].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291    37.251    delay/inv_delay_line/genblk1[48].inv_pair_unit/trans
    SLICE_X41Y40         LUT1 (Prop_lut1_I0_O)        0.124    37.375 r  delay/inv_delay_line/genblk1[48].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.300    37.675    delay/inv_delay_line/genblk1[49].inv_pair_unit/a
    SLICE_X39Y40         LUT1 (Prop_lut1_I0_O)        0.124    37.799 f  delay/inv_delay_line/genblk1[49].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.568    38.368    delay/inv_delay_line/genblk1[49].inv_pair_unit/trans
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124    38.492 r  delay/inv_delay_line/genblk1[49].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.174    38.665    delay/inv_delay_line/genblk1[50].inv_pair_unit/a
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124    38.789 f  delay/inv_delay_line/genblk1[50].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.331    39.120    delay/inv_delay_line/genblk1[50].inv_pair_unit/trans
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    39.244 r  delay/inv_delay_line/genblk1[50].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.184    39.429    delay/inv_delay_line/genblk1[51].inv_pair_unit/a
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.124    39.553 f  delay/inv_delay_line/genblk1[51].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.285    39.838    delay/inv_delay_line/genblk1[51].inv_pair_unit/trans
    SLICE_X27Y40         LUT1 (Prop_lut1_I0_O)        0.124    39.962 r  delay/inv_delay_line/genblk1[51].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.162    40.124    delay/inv_delay_line/genblk1[52].inv_pair_unit/a
    SLICE_X27Y40         LUT1 (Prop_lut1_I0_O)        0.124    40.248 f  delay/inv_delay_line/genblk1[52].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.311    40.559    delay/inv_delay_line/genblk1[52].inv_pair_unit/trans
    SLICE_X28Y41         LUT1 (Prop_lut1_I0_O)        0.124    40.683 r  delay/inv_delay_line/genblk1[52].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.175    40.858    delay/inv_delay_line/genblk1[53].inv_pair_unit/a
    SLICE_X28Y41         LUT1 (Prop_lut1_I0_O)        0.124    40.982 f  delay/inv_delay_line/genblk1[53].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.301    41.283    delay/inv_delay_line/genblk1[53].inv_pair_unit/trans
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    41.407 r  delay/inv_delay_line/genblk1[53].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.161    41.568    delay/inv_delay_line/genblk1[54].inv_pair_unit/a
    SLICE_X29Y40         LUT1 (Prop_lut1_I0_O)        0.124    41.692 f  delay/inv_delay_line/genblk1[54].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.293    41.984    delay/inv_delay_line/genblk1[54].inv_pair_unit/trans
    SLICE_X29Y38         LUT1 (Prop_lut1_I0_O)        0.124    42.108 r  delay/inv_delay_line/genblk1[54].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.592    42.701    delay/inv_delay_line/genblk1[55].inv_pair_unit/a
    SLICE_X35Y37         LUT1 (Prop_lut1_I0_O)        0.124    42.825 f  delay/inv_delay_line/genblk1[55].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    42.976    delay/inv_delay_line/genblk1[55].inv_pair_unit/trans
    SLICE_X35Y37         LUT1 (Prop_lut1_I0_O)        0.124    43.100 r  delay/inv_delay_line/genblk1[55].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.453    43.553    delay/inv_delay_line/genblk1[56].inv_pair_unit/a
    SLICE_X39Y36         LUT1 (Prop_lut1_I0_O)        0.124    43.677 f  delay/inv_delay_line/genblk1[56].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    43.829    delay/inv_delay_line/genblk1[56].inv_pair_unit/trans
    SLICE_X39Y36         LUT1 (Prop_lut1_I0_O)        0.124    43.953 r  delay/inv_delay_line/genblk1[56].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.168    44.121    delay/inv_delay_line/genblk1[57].inv_pair_unit/a
    SLICE_X39Y36         LUT1 (Prop_lut1_I0_O)        0.124    44.245 f  delay/inv_delay_line/genblk1[57].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.284    44.529    delay/inv_delay_line/genblk1[57].inv_pair_unit/trans
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.124    44.653 r  delay/inv_delay_line/genblk1[57].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.306    44.959    delay/inv_delay_line/genblk1[58].inv_pair_unit/a
    SLICE_X41Y38         LUT1 (Prop_lut1_I0_O)        0.124    45.083 f  delay/inv_delay_line/genblk1[58].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.312    45.395    delay/inv_delay_line/genblk1[58].inv_pair_unit/trans
    SLICE_X40Y39         LUT1 (Prop_lut1_I0_O)        0.124    45.519 r  delay/inv_delay_line/genblk1[58].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312    45.831    delay/inv_delay_line/genblk1[59].inv_pair_unit/a
    SLICE_X40Y40         LUT1 (Prop_lut1_I0_O)        0.124    45.955 f  delay/inv_delay_line/genblk1[59].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    46.117    delay/inv_delay_line/genblk1[59].inv_pair_unit/trans
    SLICE_X40Y40         LUT1 (Prop_lut1_I0_O)        0.124    46.241 r  delay/inv_delay_line/genblk1[59].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183    46.424    delay/inv_delay_line/genblk1[60].inv_pair_unit/a
    SLICE_X40Y40         LUT1 (Prop_lut1_I0_O)        0.124    46.548 f  delay/inv_delay_line/genblk1[60].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.340    46.888    delay/inv_delay_line/genblk1[60].inv_pair_unit/trans
    SLICE_X41Y40         LUT1 (Prop_lut1_I0_O)        0.124    47.012 r  delay/inv_delay_line/genblk1[60].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166    47.178    delay/inv_delay_line/genblk1[61].inv_pair_unit/a
    SLICE_X41Y40         LUT1 (Prop_lut1_I0_O)        0.124    47.302 f  delay/inv_delay_line/genblk1[61].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.304    47.606    delay/inv_delay_line/genblk1[61].inv_pair_unit/trans
    SLICE_X39Y41         LUT1 (Prop_lut1_I0_O)        0.124    47.730 r  delay/inv_delay_line/genblk1[61].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.306    48.036    delay/inv_delay_line/genblk1[62].inv_pair_unit/a
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    48.160 f  delay/inv_delay_line/genblk1[62].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.294    48.454    delay/inv_delay_line/genblk1[62].inv_pair_unit/trans
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    48.578 r  delay/inv_delay_line/genblk1[62].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.314    48.892    delay/inv_delay_line/genblk1[63].inv_pair_unit/a
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    49.016 f  delay/inv_delay_line/genblk1[63].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    49.279    delay/inv_delay_line/genblk1[63].inv_pair_unit/trans
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    49.403 r  delay/inv_delay_line/genblk1[63].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.307    49.710    delay/inv_delay_line/genblk1[64].inv_pair_unit/a
    SLICE_X37Y42         LUT1 (Prop_lut1_I0_O)        0.124    49.834 f  delay/inv_delay_line/genblk1[64].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.539    50.373    delay/inv_delay_line/genblk1[64].inv_pair_unit/trans
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    50.497 r  delay/inv_delay_line/genblk1[64].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312    50.810    delay/inv_delay_line/genblk1[65].inv_pair_unit/a
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    50.934 f  delay/inv_delay_line/genblk1[65].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.320    51.254    delay/inv_delay_line/genblk1[65].inv_pair_unit/trans
    SLICE_X30Y41         LUT1 (Prop_lut1_I0_O)        0.124    51.378 r  delay/inv_delay_line/genblk1[65].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183    51.561    delay/inv_delay_line/genblk1[66].inv_pair_unit/a
    SLICE_X30Y41         LUT1 (Prop_lut1_I0_O)        0.124    51.685 f  delay/inv_delay_line/genblk1[66].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.307    51.992    delay/inv_delay_line/genblk1[66].inv_pair_unit/trans
    SLICE_X32Y41         LUT1 (Prop_lut1_I0_O)        0.124    52.116 r  delay/inv_delay_line/genblk1[66].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.457    52.573    delay/inv_delay_line/genblk1[67].inv_pair_unit/a
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    52.697 f  delay/inv_delay_line/genblk1[67].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.165    52.862    delay/inv_delay_line/genblk1[67].inv_pair_unit/trans
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    52.986 r  delay/inv_delay_line/genblk1[67].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305    53.291    delay/inv_delay_line/genblk1[68].inv_pair_unit/a
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    53.415 f  delay/inv_delay_line/genblk1[68].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302    53.717    delay/inv_delay_line/genblk1[68].inv_pair_unit/trans
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124    53.841 r  delay/inv_delay_line/genblk1[68].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.313    54.155    delay/inv_delay_line/genblk1[69].inv_pair_unit/a
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    54.279 f  delay/inv_delay_line/genblk1[69].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    54.542    delay/inv_delay_line/genblk1[69].inv_pair_unit/trans
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.124    54.666 r  delay/inv_delay_line/genblk1[69].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.308    54.974    delay/inv_delay_line/genblk1[70].inv_pair_unit/a
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124    55.098 f  delay/inv_delay_line/genblk1[70].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    55.250    delay/inv_delay_line/genblk1[70].inv_pair_unit/trans
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124    55.374 r  delay/inv_delay_line/genblk1[70].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.300    55.673    delay/inv_delay_line/genblk1[71].inv_pair_unit/a
    SLICE_X31Y43         LUT1 (Prop_lut1_I0_O)        0.124    55.797 f  delay/inv_delay_line/genblk1[71].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    55.949    delay/inv_delay_line/genblk1[71].inv_pair_unit/trans
    SLICE_X31Y43         LUT1 (Prop_lut1_I0_O)        0.124    56.073 r  delay/inv_delay_line/genblk1[71].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305    56.378    delay/inv_delay_line/genblk1[72].inv_pair_unit/a
    SLICE_X31Y42         LUT1 (Prop_lut1_I0_O)        0.124    56.502 f  delay/inv_delay_line/genblk1[72].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306    56.807    delay/inv_delay_line/genblk1[72].inv_pair_unit/trans
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.124    56.931 r  delay/inv_delay_line/genblk1[72].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.303    57.234    delay/inv_delay_line/genblk1[73].inv_pair_unit/a
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    57.358 f  delay/inv_delay_line/genblk1[73].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.310    57.669    delay/inv_delay_line/genblk1[73].inv_pair_unit/trans
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.124    57.793 r  delay/inv_delay_line/genblk1[73].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173    57.966    delay/inv_delay_line/genblk1[74].inv_pair_unit/a
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.124    58.090 f  delay/inv_delay_line/genblk1[74].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.165    58.254    delay/inv_delay_line/genblk1[74].inv_pair_unit/trans
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.124    58.378 r  delay/inv_delay_line/genblk1[74].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.314    58.693    delay/inv_delay_line/genblk1[75].inv_pair_unit/a
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    58.817 f  delay/inv_delay_line/genblk1[75].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    59.080    delay/inv_delay_line/genblk1[75].inv_pair_unit/trans
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.124    59.204 r  delay/inv_delay_line/genblk1[75].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310    59.514    delay/inv_delay_line/genblk1[76].inv_pair_unit/a
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124    59.638 f  delay/inv_delay_line/genblk1[76].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303    59.941    delay/inv_delay_line/genblk1[76].inv_pair_unit/trans
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.124    60.065 r  delay/inv_delay_line/genblk1[76].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.398    60.463    delay/inv_delay_line/genblk1[77].inv_pair_unit/a
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124    60.587 f  delay/inv_delay_line/genblk1[77].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    60.850    delay/inv_delay_line/genblk1[77].inv_pair_unit/trans
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124    60.974 r  delay/inv_delay_line/genblk1[77].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.167    61.141    delay/inv_delay_line/genblk1[78].inv_pair_unit/a
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124    61.265 f  delay/inv_delay_line/genblk1[78].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.264    61.529    delay/inv_delay_line/genblk1[78].inv_pair_unit/trans
    SLICE_X35Y44         LUT1 (Prop_lut1_I0_O)        0.124    61.653 r  delay/inv_delay_line/genblk1[78].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.308    61.961    delay/inv_delay_line/genblk1[79].inv_pair_unit/a
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124    62.085 f  delay/inv_delay_line/genblk1[79].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.404    62.489    delay/inv_delay_line/genblk1[79].inv_pair_unit/trans
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.124    62.613 r  delay/inv_delay_line/genblk1[79].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164    62.777    delay/inv_delay_line/genblk1[80].inv_pair_unit/a
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.124    62.901 f  delay/inv_delay_line/genblk1[80].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.293    63.194    delay/inv_delay_line/genblk1[80].inv_pair_unit/trans
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124    63.318 r  delay/inv_delay_line/genblk1[80].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.307    63.625    delay/inv_delay_line/genblk1[81].inv_pair_unit/a
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124    63.749 f  delay/inv_delay_line/genblk1[81].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149    63.898    delay/inv_delay_line/genblk1[81].inv_pair_unit/trans
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124    64.022 r  delay/inv_delay_line/genblk1[81].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.169    64.191    delay/inv_delay_line/genblk1[82].inv_pair_unit/a
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124    64.315 f  delay/inv_delay_line/genblk1[82].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.300    64.615    delay/inv_delay_line/genblk1[82].inv_pair_unit/trans
    SLICE_X34Y45         LUT1 (Prop_lut1_I0_O)        0.124    64.739 r  delay/inv_delay_line/genblk1[82].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.307    65.046    delay/inv_delay_line/genblk1[83].inv_pair_unit/a
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124    65.170 f  delay/inv_delay_line/genblk1[83].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    65.321    delay/inv_delay_line/genblk1[83].inv_pair_unit/trans
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124    65.445 r  delay/inv_delay_line/genblk1[83].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305    65.750    delay/inv_delay_line/genblk1[84].inv_pair_unit/a
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    65.874 f  delay/inv_delay_line/genblk1[84].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.584    66.458    delay/inv_delay_line/genblk1[84].inv_pair_unit/trans
    SLICE_X33Y41         LUT1 (Prop_lut1_I0_O)        0.124    66.582 r  delay/inv_delay_line/genblk1[84].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.313    66.895    delay/inv_delay_line/genblk1[85].inv_pair_unit/a
    SLICE_X32Y40         LUT1 (Prop_lut1_I0_O)        0.124    67.019 f  delay/inv_delay_line/genblk1[85].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.293    67.312    delay/inv_delay_line/genblk1[85].inv_pair_unit/trans
    SLICE_X33Y38         LUT1 (Prop_lut1_I0_O)        0.124    67.436 r  delay/inv_delay_line/genblk1[85].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.339    67.775    delay/inv_delay_line/genblk1[86].inv_pair_unit/a
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    67.899 f  delay/inv_delay_line/genblk1[86].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    68.061    delay/inv_delay_line/genblk1[86].inv_pair_unit/trans
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    68.185 r  delay/inv_delay_line/genblk1[86].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.317    68.502    delay/inv_delay_line/genblk1[87].inv_pair_unit/a
    SLICE_X30Y37         LUT1 (Prop_lut1_I0_O)        0.124    68.626 f  delay/inv_delay_line/genblk1[87].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.308    68.934    delay/inv_delay_line/genblk1[87].inv_pair_unit/trans
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    69.058 r  delay/inv_delay_line/genblk1[87].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.302    69.361    delay/inv_delay_line/genblk1[88].inv_pair_unit/a
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    69.485 f  delay/inv_delay_line/genblk1[88].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302    69.787    delay/inv_delay_line/genblk1[88].inv_pair_unit/trans
    SLICE_X30Y38         LUT1 (Prop_lut1_I0_O)        0.124    69.911 r  delay/inv_delay_line/genblk1[88].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.304    70.215    delay/inv_delay_line/genblk1[89].inv_pair_unit/a
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    70.339 f  delay/inv_delay_line/genblk1[89].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    70.601    delay/inv_delay_line/genblk1[89].inv_pair_unit/trans
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    70.725 r  delay/inv_delay_line/genblk1[89].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.316    71.041    delay/inv_delay_line/genblk1[90].inv_pair_unit/a
    SLICE_X30Y38         LUT1 (Prop_lut1_I0_O)        0.124    71.165 f  delay/inv_delay_line/genblk1[90].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.313    71.478    delay/inv_delay_line/genblk1[90].inv_pair_unit/trans
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.124    71.602 r  delay/inv_delay_line/genblk1[90].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315    71.917    delay/inv_delay_line/genblk1[91].inv_pair_unit/a
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.124    72.041 f  delay/inv_delay_line/genblk1[91].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.310    72.352    delay/inv_delay_line/genblk1[91].inv_pair_unit/trans
    SLICE_X32Y40         LUT1 (Prop_lut1_I0_O)        0.124    72.476 r  delay/inv_delay_line/genblk1[91].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.177    72.653    delay/inv_delay_line/genblk1[92].inv_pair_unit/a
    SLICE_X32Y40         LUT1 (Prop_lut1_I0_O)        0.124    72.777 f  delay/inv_delay_line/genblk1[92].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.313    73.090    delay/inv_delay_line/genblk1[92].inv_pair_unit/trans
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.124    73.214 r  delay/inv_delay_line/genblk1[92].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.324    73.538    delay/inv_delay_line/genblk1[93].inv_pair_unit/a
    SLICE_X32Y40         LUT1 (Prop_lut1_I0_O)        0.124    73.662 f  delay/inv_delay_line/genblk1[93].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291    73.953    delay/inv_delay_line/genblk1[93].inv_pair_unit/trans
    SLICE_X33Y40         LUT1 (Prop_lut1_I0_O)        0.124    74.077 r  delay/inv_delay_line/genblk1[93].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305    74.382    delay/inv_delay_line/genblk1[94].inv_pair_unit/a
    SLICE_X33Y41         LUT1 (Prop_lut1_I0_O)        0.124    74.506 f  delay/inv_delay_line/genblk1[94].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149    74.655    delay/inv_delay_line/genblk1[94].inv_pair_unit/trans
    SLICE_X33Y41         LUT1 (Prop_lut1_I0_O)        0.124    74.779 r  delay/inv_delay_line/genblk1[94].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.450    75.229    delay/inv_delay_line/genblk1[95].inv_pair_unit/a
    SLICE_X31Y42         LUT1 (Prop_lut1_I0_O)        0.124    75.353 f  delay/inv_delay_line/genblk1[95].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    75.505    delay/inv_delay_line/genblk1[95].inv_pair_unit/trans
    SLICE_X31Y42         LUT1 (Prop_lut1_I0_O)        0.124    75.629 r  delay/inv_delay_line/genblk1[95].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312    75.940    delay/inv_delay_line/genblk1[96].inv_pair_unit/a
    SLICE_X30Y41         LUT1 (Prop_lut1_I0_O)        0.124    76.064 f  delay/inv_delay_line/genblk1[96].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.165    76.229    delay/inv_delay_line/genblk1[96].inv_pair_unit/trans
    SLICE_X30Y41         LUT1 (Prop_lut1_I0_O)        0.124    76.353 r  delay/inv_delay_line/genblk1[96].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.351    76.704    delay/inv_delay_line/genblk1[97].inv_pair_unit/a
    SLICE_X31Y41         LUT1 (Prop_lut1_I0_O)        0.124    76.828 f  delay/inv_delay_line/genblk1[97].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    76.980    delay/inv_delay_line/genblk1[97].inv_pair_unit/trans
    SLICE_X31Y41         LUT1 (Prop_lut1_I0_O)        0.124    77.104 r  delay/inv_delay_line/genblk1[97].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.539    77.643    delay/inv_delay_line/genblk1[98].inv_pair_unit/a
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.124    77.767 f  delay/inv_delay_line/genblk1[98].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291    78.058    delay/inv_delay_line/genblk1[98].inv_pair_unit/trans
    SLICE_X35Y43         LUT1 (Prop_lut1_I0_O)        0.124    78.182 r  delay/inv_delay_line/genblk1[98].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.439    78.621    delay/inv_delay_line/genblk1[99].inv_pair_unit/a
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    78.745 f  delay/inv_delay_line/genblk1[99].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    78.896    delay/inv_delay_line/genblk1[99].inv_pair_unit/trans
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124    79.020 r  delay/inv_delay_line/genblk1[99].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.294    79.314    delay/inv_delay_line/genblk1[100].inv_pair_unit/a
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124    79.438 f  delay/inv_delay_line/genblk1[100].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306    79.744    delay/inv_delay_line/genblk1[100].inv_pair_unit/trans
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.124    79.868 r  delay/inv_delay_line/genblk1[100].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.314    80.182    delay/inv_delay_line/genblk1[101].inv_pair_unit/a
    SLICE_X34Y42         LUT1 (Prop_lut1_I0_O)        0.124    80.306 f  delay/inv_delay_line/genblk1[101].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.300    80.606    delay/inv_delay_line/genblk1[101].inv_pair_unit/trans
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124    80.730 r  delay/inv_delay_line/genblk1[101].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.170    80.900    delay/inv_delay_line/genblk1[102].inv_pair_unit/a
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124    81.024 f  delay/inv_delay_line/genblk1[102].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.321    81.344    delay/inv_delay_line/genblk1[102].inv_pair_unit/trans
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124    81.468 r  delay/inv_delay_line/genblk1[102].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.491    81.959    delay/inv_delay_line/genblk1[103].inv_pair_unit/a
    SLICE_X34Y42         LUT1 (Prop_lut1_I0_O)        0.124    82.083 f  delay/inv_delay_line/genblk1[103].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161    82.244    delay/inv_delay_line/genblk1[103].inv_pair_unit/trans
    SLICE_X34Y42         LUT1 (Prop_lut1_I0_O)        0.124    82.368 r  delay/inv_delay_line/genblk1[103].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310    82.679    delay/inv_delay_line/genblk1[104].inv_pair_unit/a
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.124    82.803 f  delay/inv_delay_line/genblk1[104].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161    82.964    delay/inv_delay_line/genblk1[104].inv_pair_unit/trans
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.124    83.088 r  delay/inv_delay_line/genblk1[104].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.307    83.395    delay/inv_delay_line/genblk1[105].inv_pair_unit/a
    SLICE_X36Y43         LUT1 (Prop_lut1_I0_O)        0.124    83.519 f  delay/inv_delay_line/genblk1[105].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291    83.810    delay/inv_delay_line/genblk1[105].inv_pair_unit/trans
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.124    83.934 r  delay/inv_delay_line/genblk1[105].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315    84.249    delay/inv_delay_line/genblk1[106].inv_pair_unit/a
    SLICE_X34Y44         LUT1 (Prop_lut1_I0_O)        0.124    84.373 f  delay/inv_delay_line/genblk1[106].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.440    84.814    delay/inv_delay_line/genblk1[106].inv_pair_unit/trans
    SLICE_X34Y42         LUT1 (Prop_lut1_I0_O)        0.124    84.938 r  delay/inv_delay_line/genblk1[106].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.447    85.385    delay/inv_delay_line/genblk1[107].inv_pair_unit/a
    SLICE_X35Y40         LUT1 (Prop_lut1_I0_O)        0.124    85.509 f  delay/inv_delay_line/genblk1[107].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.464    85.973    delay/inv_delay_line/genblk1[107].inv_pair_unit/trans
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    86.097 r  delay/inv_delay_line/genblk1[107].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312    86.409    delay/inv_delay_line/genblk1[108].inv_pair_unit/a
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.124    86.533 f  delay/inv_delay_line/genblk1[108].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.300    86.832    delay/inv_delay_line/genblk1[108].inv_pair_unit/trans
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124    86.956 r  delay/inv_delay_line/genblk1[108].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312    87.269    delay/inv_delay_line/genblk1[109].inv_pair_unit/a
    SLICE_X34Y38         LUT1 (Prop_lut1_I0_O)        0.124    87.393 f  delay/inv_delay_line/genblk1[109].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.158    87.551    delay/inv_delay_line/genblk1[109].inv_pair_unit/trans
    SLICE_X34Y38         LUT1 (Prop_lut1_I0_O)        0.124    87.675 r  delay/inv_delay_line/genblk1[109].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310    87.985    delay/inv_delay_line/genblk1[110].inv_pair_unit/a
    SLICE_X39Y38         LUT1 (Prop_lut1_I0_O)        0.124    88.109 f  delay/inv_delay_line/genblk1[110].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.315    88.424    delay/inv_delay_line/genblk1[110].inv_pair_unit/trans
    SLICE_X34Y38         LUT1 (Prop_lut1_I0_O)        0.124    88.548 r  delay/inv_delay_line/genblk1[110].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.301    88.849    delay/inv_delay_line/genblk1[111].inv_pair_unit/a
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.124    88.973 f  delay/inv_delay_line/genblk1[111].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154    89.127    delay/inv_delay_line/genblk1[111].inv_pair_unit/trans
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.124    89.251 r  delay/inv_delay_line/genblk1[111].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.532    89.783    delay/inv_delay_line/genblk1[112].inv_pair_unit/a
    SLICE_X33Y38         LUT1 (Prop_lut1_I0_O)        0.124    89.907 f  delay/inv_delay_line/genblk1[112].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.264    90.171    delay/inv_delay_line/genblk1[112].inv_pair_unit/trans
    SLICE_X33Y38         LUT1 (Prop_lut1_I0_O)        0.124    90.295 r  delay/inv_delay_line/genblk1[112].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.314    90.609    delay/inv_delay_line/genblk1[113].inv_pair_unit/a
    SLICE_X32Y37         LUT1 (Prop_lut1_I0_O)        0.124    90.733 f  delay/inv_delay_line/genblk1[113].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    90.895    delay/inv_delay_line/genblk1[113].inv_pair_unit/trans
    SLICE_X32Y37         LUT1 (Prop_lut1_I0_O)        0.124    91.019 r  delay/inv_delay_line/genblk1[113].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183    91.202    delay/inv_delay_line/genblk1[114].inv_pair_unit/a
    SLICE_X32Y37         LUT1 (Prop_lut1_I0_O)        0.124    91.326 f  delay/inv_delay_line/genblk1[114].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306    91.632    delay/inv_delay_line/genblk1[114].inv_pair_unit/trans
    SLICE_X32Y38         LUT1 (Prop_lut1_I0_O)        0.124    91.756 r  delay/inv_delay_line/genblk1[114].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.316    92.072    delay/inv_delay_line/genblk1[115].inv_pair_unit/a
    SLICE_X31Y38         LUT1 (Prop_lut1_I0_O)        0.124    92.196 f  delay/inv_delay_line/genblk1[115].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306    92.502    delay/inv_delay_line/genblk1[115].inv_pair_unit/trans
    SLICE_X32Y38         LUT1 (Prop_lut1_I0_O)        0.124    92.626 r  delay/inv_delay_line/genblk1[115].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.174    92.800    delay/inv_delay_line/genblk1[116].inv_pair_unit/a
    SLICE_X32Y38         LUT1 (Prop_lut1_I0_O)        0.124    92.924 f  delay/inv_delay_line/genblk1[116].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.312    93.236    delay/inv_delay_line/genblk1[116].inv_pair_unit/trans
    SLICE_X31Y37         LUT1 (Prop_lut1_I0_O)        0.124    93.360 r  delay/inv_delay_line/genblk1[116].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.316    93.676    delay/inv_delay_line/genblk1[117].inv_pair_unit/a
    SLICE_X30Y38         LUT1 (Prop_lut1_I0_O)        0.124    93.800 f  delay/inv_delay_line/genblk1[117].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.292    94.093    delay/inv_delay_line/genblk1[117].inv_pair_unit/trans
    SLICE_X31Y38         LUT1 (Prop_lut1_I0_O)        0.124    94.217 r  delay/inv_delay_line/genblk1[117].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.161    94.378    delay/inv_delay_line/genblk1[118].inv_pair_unit/a
    SLICE_X31Y38         LUT1 (Prop_lut1_I0_O)        0.124    94.502 f  delay/inv_delay_line/genblk1[118].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295    94.797    delay/inv_delay_line/genblk1[118].inv_pair_unit/trans
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124    94.921 r  delay/inv_delay_line/genblk1[118].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.321    95.243    delay/inv_delay_line/genblk1[119].inv_pair_unit/a
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.124    95.367 f  delay/inv_delay_line/genblk1[119].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161    95.528    delay/inv_delay_line/genblk1[119].inv_pair_unit/trans
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.124    95.652 r  delay/inv_delay_line/genblk1[119].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315    95.967    delay/inv_delay_line/genblk1[120].inv_pair_unit/a
    SLICE_X32Y41         LUT1 (Prop_lut1_I0_O)        0.124    96.091 f  delay/inv_delay_line/genblk1[120].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.388    96.479    delay/inv_delay_line/genblk1[120].inv_pair_unit/trans
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124    96.603 r  delay/inv_delay_line/genblk1[120].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.306    96.909    delay/inv_delay_line/genblk1[121].inv_pair_unit/a
    SLICE_X35Y41         LUT1 (Prop_lut1_I0_O)        0.124    97.033 f  delay/inv_delay_line/genblk1[121].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.300    97.332    delay/inv_delay_line/genblk1[121].inv_pair_unit/trans
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.124    97.456 r  delay/inv_delay_line/genblk1[121].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173    97.630    delay/inv_delay_line/genblk1[122].inv_pair_unit/a
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.124    97.754 f  delay/inv_delay_line/genblk1[122].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291    98.045    delay/inv_delay_line/genblk1[122].inv_pair_unit/trans
    SLICE_X35Y40         LUT1 (Prop_lut1_I0_O)        0.124    98.169 r  delay/inv_delay_line/genblk1[122].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.457    98.626    delay/inv_delay_line/genblk1[123].inv_pair_unit/a
    SLICE_X34Y44         LUT1 (Prop_lut1_I0_O)        0.124    98.750 f  delay/inv_delay_line/genblk1[123].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161    98.911    delay/inv_delay_line/genblk1[123].inv_pair_unit/trans
    SLICE_X34Y44         LUT1 (Prop_lut1_I0_O)        0.124    99.035 r  delay/inv_delay_line/genblk1[123].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.298    99.334    delay/inv_delay_line/genblk1[124].inv_pair_unit/a
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.124    99.458 f  delay/inv_delay_line/genblk1[124].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291    99.749    delay/inv_delay_line/genblk1[124].inv_pair_unit/trans
    SLICE_X34Y44         LUT1 (Prop_lut1_I0_O)        0.124    99.873 r  delay/inv_delay_line/genblk1[124].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.444   100.317    delay/inv_delay_line/genblk1[125].inv_pair_unit/a
    SLICE_X35Y40         LUT1 (Prop_lut1_I0_O)        0.124   100.441 f  delay/inv_delay_line/genblk1[125].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   100.736    delay/inv_delay_line/genblk1[125].inv_pair_unit/trans
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124   100.860 r  delay/inv_delay_line/genblk1[125].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.433   101.292    delay/inv_delay_line/genblk1[126].inv_pair_unit/a
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.124   101.416 f  delay/inv_delay_line/genblk1[126].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   101.712    delay/inv_delay_line/genblk1[126].inv_pair_unit/trans
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124   101.836 r  delay/inv_delay_line/genblk1[126].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.441   102.277    delay/inv_delay_line/genblk1[127].inv_pair_unit/a
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124   102.401 f  delay/inv_delay_line/genblk1[127].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.285   102.686    delay/inv_delay_line/genblk1[127].inv_pair_unit/trans
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124   102.810 r  delay/inv_delay_line/genblk1[127].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.302   103.112    delay/inv_delay_line/genblk1[128].inv_pair_unit/a
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.124   103.236 f  delay/inv_delay_line/genblk1[128].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154   103.390    delay/inv_delay_line/genblk1[128].inv_pair_unit/trans
    SLICE_X35Y38         LUT1 (Prop_lut1_I0_O)        0.124   103.514 r  delay/inv_delay_line/genblk1[128].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.303   103.817    delay/inv_delay_line/genblk1[129].inv_pair_unit/a
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124   103.941 f  delay/inv_delay_line/genblk1[129].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162   104.103    delay/inv_delay_line/genblk1[129].inv_pair_unit/trans
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124   104.227 r  delay/inv_delay_line/genblk1[129].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.327   104.554    delay/inv_delay_line/genblk1[130].inv_pair_unit/a
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124   104.678 f  delay/inv_delay_line/genblk1[130].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.299   104.977    delay/inv_delay_line/genblk1[130].inv_pair_unit/trans
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124   105.101 r  delay/inv_delay_line/genblk1[130].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   105.274    delay/inv_delay_line/genblk1[131].inv_pair_unit/a
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124   105.398 f  delay/inv_delay_line/genblk1[131].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   105.678    delay/inv_delay_line/genblk1[131].inv_pair_unit/trans
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124   105.802 r  delay/inv_delay_line/genblk1[131].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.174   105.976    delay/inv_delay_line/genblk1[132].inv_pair_unit/a
    SLICE_X38Y38         LUT1 (Prop_lut1_I0_O)        0.124   106.100 f  delay/inv_delay_line/genblk1[132].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.343   106.443    delay/inv_delay_line/genblk1[132].inv_pair_unit/trans
    SLICE_X39Y38         LUT1 (Prop_lut1_I0_O)        0.124   106.567 r  delay/inv_delay_line/genblk1[132].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.331   106.898    delay/inv_delay_line/genblk1[133].inv_pair_unit/a
    SLICE_X37Y39         LUT1 (Prop_lut1_I0_O)        0.124   107.022 f  delay/inv_delay_line/genblk1[133].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.407   107.429    delay/inv_delay_line/genblk1[133].inv_pair_unit/trans
    SLICE_X39Y38         LUT1 (Prop_lut1_I0_O)        0.124   107.553 r  delay/inv_delay_line/genblk1[133].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.167   107.720    delay/inv_delay_line/genblk1[134].inv_pair_unit/a
    SLICE_X39Y38         LUT1 (Prop_lut1_I0_O)        0.124   107.844 f  delay/inv_delay_line/genblk1[134].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   108.139    delay/inv_delay_line/genblk1[134].inv_pair_unit/trans
    SLICE_X40Y38         LUT1 (Prop_lut1_I0_O)        0.124   108.263 r  delay/inv_delay_line/genblk1[134].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183   108.446    delay/inv_delay_line/genblk1[135].inv_pair_unit/a
    SLICE_X40Y38         LUT1 (Prop_lut1_I0_O)        0.124   108.570 f  delay/inv_delay_line/genblk1[135].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   108.852    delay/inv_delay_line/genblk1[135].inv_pair_unit/trans
    SLICE_X40Y38         LUT1 (Prop_lut1_I0_O)        0.124   108.976 r  delay/inv_delay_line/genblk1[135].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.177   109.153    delay/inv_delay_line/genblk1[136].inv_pair_unit/a
    SLICE_X40Y38         LUT1 (Prop_lut1_I0_O)        0.124   109.277 f  delay/inv_delay_line/genblk1[136].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.566   109.843    delay/inv_delay_line/genblk1[136].inv_pair_unit/trans
    SLICE_X34Y37         LUT1 (Prop_lut1_I0_O)        0.124   109.967 r  delay/inv_delay_line/genblk1[136].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.171   110.138    delay/inv_delay_line/genblk1[137].inv_pair_unit/a
    SLICE_X34Y37         LUT1 (Prop_lut1_I0_O)        0.124   110.262 f  delay/inv_delay_line/genblk1[137].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   110.423    delay/inv_delay_line/genblk1[137].inv_pair_unit/trans
    SLICE_X34Y37         LUT1 (Prop_lut1_I0_O)        0.124   110.547 r  delay/inv_delay_line/genblk1[137].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310   110.857    delay/inv_delay_line/genblk1[138].inv_pair_unit/a
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124   110.981 f  delay/inv_delay_line/genblk1[138].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.288   111.270    delay/inv_delay_line/genblk1[138].inv_pair_unit/trans
    SLICE_X35Y37         LUT1 (Prop_lut1_I0_O)        0.124   111.394 r  delay/inv_delay_line/genblk1[138].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.450   111.844    delay/inv_delay_line/genblk1[139].inv_pair_unit/a
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124   111.968 f  delay/inv_delay_line/genblk1[139].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.313   112.281    delay/inv_delay_line/genblk1[139].inv_pair_unit/trans
    SLICE_X36Y38         LUT1 (Prop_lut1_I0_O)        0.124   112.405 r  delay/inv_delay_line/genblk1[139].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315   112.720    delay/inv_delay_line/genblk1[140].inv_pair_unit/a
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124   112.844 f  delay/inv_delay_line/genblk1[140].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   113.005    delay/inv_delay_line/genblk1[140].inv_pair_unit/trans
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124   113.129 r  delay/inv_delay_line/genblk1[140].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.294   113.423    delay/inv_delay_line/genblk1[141].inv_pair_unit/a
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124   113.547 f  delay/inv_delay_line/genblk1[141].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.305   113.852    delay/inv_delay_line/genblk1[141].inv_pair_unit/trans
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124   113.976 r  delay/inv_delay_line/genblk1[141].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310   114.286    delay/inv_delay_line/genblk1[142].inv_pair_unit/a
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124   114.410 f  delay/inv_delay_line/genblk1[142].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.446   114.856    delay/inv_delay_line/genblk1[142].inv_pair_unit/trans
    SLICE_X34Y39         LUT1 (Prop_lut1_I0_O)        0.124   114.980 r  delay/inv_delay_line/genblk1[142].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.294   115.273    delay/inv_delay_line/genblk1[143].inv_pair_unit/a
    SLICE_X37Y39         LUT1 (Prop_lut1_I0_O)        0.124   115.397 f  delay/inv_delay_line/genblk1[143].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   115.549    delay/inv_delay_line/genblk1[143].inv_pair_unit/trans
    SLICE_X37Y39         LUT1 (Prop_lut1_I0_O)        0.124   115.673 r  delay/inv_delay_line/genblk1[143].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166   115.838    delay/inv_delay_line/genblk1[144].inv_pair_unit/a
    SLICE_X37Y39         LUT1 (Prop_lut1_I0_O)        0.124   115.962 f  delay/inv_delay_line/genblk1[144].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303   116.266    delay/inv_delay_line/genblk1[144].inv_pair_unit/trans
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.124   116.390 r  delay/inv_delay_line/genblk1[144].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312   116.702    delay/inv_delay_line/genblk1[145].inv_pair_unit/a
    SLICE_X38Y40         LUT1 (Prop_lut1_I0_O)        0.124   116.826 f  delay/inv_delay_line/genblk1[145].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.158   116.984    delay/inv_delay_line/genblk1[145].inv_pair_unit/trans
    SLICE_X38Y40         LUT1 (Prop_lut1_I0_O)        0.124   117.108 r  delay/inv_delay_line/genblk1[145].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.174   117.282    delay/inv_delay_line/genblk1[146].inv_pair_unit/a
    SLICE_X38Y40         LUT1 (Prop_lut1_I0_O)        0.124   117.406 f  delay/inv_delay_line/genblk1[146].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.338   117.744    delay/inv_delay_line/genblk1[146].inv_pair_unit/trans
    SLICE_X39Y40         LUT1 (Prop_lut1_I0_O)        0.124   117.868 r  delay/inv_delay_line/genblk1[146].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312   118.180    delay/inv_delay_line/genblk1[147].inv_pair_unit/a
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124   118.304 f  delay/inv_delay_line/genblk1[147].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.158   118.462    delay/inv_delay_line/genblk1[147].inv_pair_unit/trans
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124   118.586 r  delay/inv_delay_line/genblk1[147].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.307   118.893    delay/inv_delay_line/genblk1[148].inv_pair_unit/a
    SLICE_X39Y43         LUT1 (Prop_lut1_I0_O)        0.124   119.017 f  delay/inv_delay_line/genblk1[148].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.307   119.324    delay/inv_delay_line/genblk1[148].inv_pair_unit/trans
    SLICE_X37Y42         LUT1 (Prop_lut1_I0_O)        0.124   119.448 r  delay/inv_delay_line/genblk1[148].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305   119.753    delay/inv_delay_line/genblk1[149].inv_pair_unit/a
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124   119.877 f  delay/inv_delay_line/genblk1[149].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.264   120.141    delay/inv_delay_line/genblk1[149].inv_pair_unit/trans
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124   120.265 r  delay/inv_delay_line/genblk1[149].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.363   120.629    delay/inv_delay_line/genblk1[150].inv_pair_unit/a
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124   120.753 f  delay/inv_delay_line/genblk1[150].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303   121.056    delay/inv_delay_line/genblk1[150].inv_pair_unit/trans
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124   121.180 r  delay/inv_delay_line/genblk1[150].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.177   121.356    delay/inv_delay_line/genblk1[151].inv_pair_unit/a
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.124   121.480 f  delay/inv_delay_line/genblk1[151].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303   121.784    delay/inv_delay_line/genblk1[151].inv_pair_unit/trans
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124   121.908 r  delay/inv_delay_line/genblk1[151].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.297   122.205    delay/inv_delay_line/genblk1[152].inv_pair_unit/a
    SLICE_X37Y43         LUT1 (Prop_lut1_I0_O)        0.124   122.329 f  delay/inv_delay_line/genblk1[152].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.309   122.639    delay/inv_delay_line/genblk1[152].inv_pair_unit/trans
    SLICE_X38Y43         LUT1 (Prop_lut1_I0_O)        0.124   122.763 r  delay/inv_delay_line/genblk1[152].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.306   123.068    delay/inv_delay_line/genblk1[153].inv_pair_unit/a
    SLICE_X40Y43         LUT1 (Prop_lut1_I0_O)        0.124   123.192 f  delay/inv_delay_line/genblk1[153].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291   123.483    delay/inv_delay_line/genblk1[153].inv_pair_unit/trans
    SLICE_X38Y43         LUT1 (Prop_lut1_I0_O)        0.124   123.607 r  delay/inv_delay_line/genblk1[153].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.171   123.778    delay/inv_delay_line/genblk1[154].inv_pair_unit/a
    SLICE_X38Y43         LUT1 (Prop_lut1_I0_O)        0.124   123.902 f  delay/inv_delay_line/genblk1[154].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   124.064    delay/inv_delay_line/genblk1[154].inv_pair_unit/trans
    SLICE_X38Y43         LUT1 (Prop_lut1_I0_O)        0.124   124.188 r  delay/inv_delay_line/genblk1[154].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.309   124.497    delay/inv_delay_line/genblk1[155].inv_pair_unit/a
    SLICE_X38Y44         LUT1 (Prop_lut1_I0_O)        0.124   124.621 f  delay/inv_delay_line/genblk1[155].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162   124.783    delay/inv_delay_line/genblk1[155].inv_pair_unit/trans
    SLICE_X38Y44         LUT1 (Prop_lut1_I0_O)        0.124   124.907 r  delay/inv_delay_line/genblk1[155].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305   125.211    delay/inv_delay_line/genblk1[156].inv_pair_unit/a
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.124   125.335 f  delay/inv_delay_line/genblk1[156].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   125.630    delay/inv_delay_line/genblk1[156].inv_pair_unit/trans
    SLICE_X39Y43         LUT1 (Prop_lut1_I0_O)        0.124   125.754 r  delay/inv_delay_line/genblk1[156].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.301   126.055    delay/inv_delay_line/genblk1[157].inv_pair_unit/a
    SLICE_X41Y43         LUT1 (Prop_lut1_I0_O)        0.124   126.179 f  delay/inv_delay_line/genblk1[157].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   126.462    delay/inv_delay_line/genblk1[157].inv_pair_unit/trans
    SLICE_X39Y43         LUT1 (Prop_lut1_I0_O)        0.124   126.586 r  delay/inv_delay_line/genblk1[157].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.447   127.032    delay/inv_delay_line/genblk1[158].inv_pair_unit/a
    SLICE_X39Y40         LUT1 (Prop_lut1_I0_O)        0.124   127.156 f  delay/inv_delay_line/genblk1[158].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.300   127.456    delay/inv_delay_line/genblk1[158].inv_pair_unit/trans
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.124   127.580 r  delay/inv_delay_line/genblk1[158].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   127.753    delay/inv_delay_line/genblk1[159].inv_pair_unit/a
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.124   127.877 f  delay/inv_delay_line/genblk1[159].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.287   128.164    delay/inv_delay_line/genblk1[159].inv_pair_unit/trans
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124   128.288 r  delay/inv_delay_line/genblk1[159].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.453   128.741    delay/inv_delay_line/genblk1[160].inv_pair_unit/a
    SLICE_X38Y37         LUT1 (Prop_lut1_I0_O)        0.124   128.865 f  delay/inv_delay_line/genblk1[160].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.158   129.024    delay/inv_delay_line/genblk1[160].inv_pair_unit/trans
    SLICE_X38Y37         LUT1 (Prop_lut1_I0_O)        0.124   129.148 r  delay/inv_delay_line/genblk1[160].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.174   129.322    delay/inv_delay_line/genblk1[161].inv_pair_unit/a
    SLICE_X38Y37         LUT1 (Prop_lut1_I0_O)        0.124   129.446 f  delay/inv_delay_line/genblk1[161].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.287   129.733    delay/inv_delay_line/genblk1[161].inv_pair_unit/trans
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.124   129.857 r  delay/inv_delay_line/genblk1[161].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.297   130.154    delay/inv_delay_line/genblk1[162].inv_pair_unit/a
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124   130.278 f  delay/inv_delay_line/genblk1[162].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.312   130.590    delay/inv_delay_line/genblk1[162].inv_pair_unit/trans
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124   130.714 r  delay/inv_delay_line/genblk1[162].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.311   131.025    delay/inv_delay_line/genblk1[163].inv_pair_unit/a
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124   131.149 f  delay/inv_delay_line/genblk1[163].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   131.444    delay/inv_delay_line/genblk1[163].inv_pair_unit/trans
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.124   131.568 r  delay/inv_delay_line/genblk1[163].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312   131.880    delay/inv_delay_line/genblk1[164].inv_pair_unit/a
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124   132.004 f  delay/inv_delay_line/genblk1[164].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.158   132.162    delay/inv_delay_line/genblk1[164].inv_pair_unit/trans
    SLICE_X38Y36         LUT1 (Prop_lut1_I0_O)        0.124   132.286 r  delay/inv_delay_line/genblk1[164].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.326   132.612    delay/inv_delay_line/genblk1[165].inv_pair_unit/a
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124   132.736 f  delay/inv_delay_line/genblk1[165].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.292   133.029    delay/inv_delay_line/genblk1[165].inv_pair_unit/trans
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124   133.153 r  delay/inv_delay_line/genblk1[165].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.332   133.485    delay/inv_delay_line/genblk1[166].inv_pair_unit/a
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124   133.609 f  delay/inv_delay_line/genblk1[166].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162   133.770    delay/inv_delay_line/genblk1[166].inv_pair_unit/trans
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124   133.894 r  delay/inv_delay_line/genblk1[166].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.314   134.208    delay/inv_delay_line/genblk1[167].inv_pair_unit/a
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124   134.332 f  delay/inv_delay_line/genblk1[167].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.299   134.632    delay/inv_delay_line/genblk1[167].inv_pair_unit/trans
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124   134.756 r  delay/inv_delay_line/genblk1[167].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   134.929    delay/inv_delay_line/genblk1[168].inv_pair_unit/a
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.124   135.053 f  delay/inv_delay_line/genblk1[168].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.438   135.491    delay/inv_delay_line/genblk1[168].inv_pair_unit/trans
    SLICE_X40Y37         LUT1 (Prop_lut1_I0_O)        0.124   135.615 r  delay/inv_delay_line/genblk1[168].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183   135.798    delay/inv_delay_line/genblk1[169].inv_pair_unit/a
    SLICE_X40Y37         LUT1 (Prop_lut1_I0_O)        0.124   135.922 f  delay/inv_delay_line/genblk1[169].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   136.204    delay/inv_delay_line/genblk1[169].inv_pair_unit/trans
    SLICE_X40Y37         LUT1 (Prop_lut1_I0_O)        0.124   136.328 r  delay/inv_delay_line/genblk1[169].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.307   136.635    delay/inv_delay_line/genblk1[170].inv_pair_unit/a
    SLICE_X41Y35         LUT1 (Prop_lut1_I0_O)        0.124   136.759 f  delay/inv_delay_line/genblk1[170].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302   137.061    delay/inv_delay_line/genblk1[170].inv_pair_unit/trans
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124   137.185 r  delay/inv_delay_line/genblk1[170].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.167   137.352    delay/inv_delay_line/genblk1[171].inv_pair_unit/a
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124   137.476 f  delay/inv_delay_line/genblk1[171].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306   137.782    delay/inv_delay_line/genblk1[171].inv_pair_unit/trans
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.124   137.906 r  delay/inv_delay_line/genblk1[171].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.299   138.205    delay/inv_delay_line/genblk1[172].inv_pair_unit/a
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.124   138.329 f  delay/inv_delay_line/genblk1[172].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   138.490    delay/inv_delay_line/genblk1[172].inv_pair_unit/trans
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.124   138.614 r  delay/inv_delay_line/genblk1[172].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315   138.929    delay/inv_delay_line/genblk1[173].inv_pair_unit/a
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.124   139.053 f  delay/inv_delay_line/genblk1[173].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.171   139.224    delay/inv_delay_line/genblk1[173].inv_pair_unit/trans
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.124   139.348 r  delay/inv_delay_line/genblk1[173].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.352   139.700    delay/inv_delay_line/genblk1[174].inv_pair_unit/a
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124   139.824 f  delay/inv_delay_line/genblk1[174].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.290   140.114    delay/inv_delay_line/genblk1[174].inv_pair_unit/trans
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124   140.238 r  delay/inv_delay_line/genblk1[174].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164   140.401    delay/inv_delay_line/genblk1[175].inv_pair_unit/a
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124   140.525 f  delay/inv_delay_line/genblk1[175].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.296   140.821    delay/inv_delay_line/genblk1[175].inv_pair_unit/trans
    SLICE_X37Y35         LUT1 (Prop_lut1_I0_O)        0.124   140.945 r  delay/inv_delay_line/genblk1[175].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.297   141.242    delay/inv_delay_line/genblk1[176].inv_pair_unit/a
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124   141.366 f  delay/inv_delay_line/genblk1[176].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.293   141.660    delay/inv_delay_line/genblk1[176].inv_pair_unit/trans
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124   141.784 r  delay/inv_delay_line/genblk1[176].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.167   141.950    delay/inv_delay_line/genblk1[177].inv_pair_unit/a
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.124   142.074 f  delay/inv_delay_line/genblk1[177].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302   142.377    delay/inv_delay_line/genblk1[177].inv_pair_unit/trans
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.124   142.501 r  delay/inv_delay_line/genblk1[177].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315   142.816    delay/inv_delay_line/genblk1[178].inv_pair_unit/a
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124   142.939 f  delay/inv_delay_line/genblk1[178].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   143.100    delay/inv_delay_line/genblk1[178].inv_pair_unit/trans
    SLICE_X36Y36         LUT1 (Prop_lut1_I0_O)        0.124   143.224 r  delay/inv_delay_line/genblk1[178].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.444   143.669    delay/inv_delay_line/genblk1[179].inv_pair_unit/a
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124   143.793 f  delay/inv_delay_line/genblk1[179].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.158   143.951    delay/inv_delay_line/genblk1[179].inv_pair_unit/trans
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124   144.075 r  delay/inv_delay_line/genblk1[179].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305   144.380    delay/inv_delay_line/genblk1[180].inv_pair_unit/a
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124   144.504 f  delay/inv_delay_line/genblk1[180].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149   144.653    delay/inv_delay_line/genblk1[180].inv_pair_unit/trans
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.124   144.777 r  delay/inv_delay_line/genblk1[180].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315   145.092    delay/inv_delay_line/genblk1[181].inv_pair_unit/a
    SLICE_X34Y35         LUT1 (Prop_lut1_I0_O)        0.124   145.216 f  delay/inv_delay_line/genblk1[181].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291   145.507    delay/inv_delay_line/genblk1[181].inv_pair_unit/trans
    SLICE_X35Y35         LUT1 (Prop_lut1_I0_O)        0.124   145.631 r  delay/inv_delay_line/genblk1[181].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.309   145.939    delay/inv_delay_line/genblk1[182].inv_pair_unit/a
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.124   146.063 f  delay/inv_delay_line/genblk1[182].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.158   146.222    delay/inv_delay_line/genblk1[182].inv_pair_unit/trans
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.124   146.346 r  delay/inv_delay_line/genblk1[182].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   146.519    delay/inv_delay_line/genblk1[183].inv_pair_unit/a
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.124   146.643 f  delay/inv_delay_line/genblk1[183].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.526   147.169    delay/inv_delay_line/genblk1[183].inv_pair_unit/trans
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.124   147.293 r  delay/inv_delay_line/genblk1[183].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183   147.476    delay/inv_delay_line/genblk1[184].inv_pair_unit/a
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.124   147.600 f  delay/inv_delay_line/genblk1[184].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306   147.906    delay/inv_delay_line/genblk1[184].inv_pair_unit/trans
    SLICE_X32Y37         LUT1 (Prop_lut1_I0_O)        0.124   148.030 r  delay/inv_delay_line/genblk1[184].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.311   148.341    delay/inv_delay_line/genblk1[185].inv_pair_unit/a
    SLICE_X31Y37         LUT1 (Prop_lut1_I0_O)        0.124   148.465 f  delay/inv_delay_line/genblk1[185].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   148.617    delay/inv_delay_line/genblk1[185].inv_pair_unit/trans
    SLICE_X31Y37         LUT1 (Prop_lut1_I0_O)        0.124   148.741 r  delay/inv_delay_line/genblk1[185].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.302   149.043    delay/inv_delay_line/genblk1[186].inv_pair_unit/a
    SLICE_X31Y36         LUT1 (Prop_lut1_I0_O)        0.124   149.167 f  delay/inv_delay_line/genblk1[186].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   149.318    delay/inv_delay_line/genblk1[186].inv_pair_unit/trans
    SLICE_X31Y36         LUT1 (Prop_lut1_I0_O)        0.124   149.442 r  delay/inv_delay_line/genblk1[186].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166   149.608    delay/inv_delay_line/genblk1[187].inv_pair_unit/a
    SLICE_X31Y36         LUT1 (Prop_lut1_I0_O)        0.124   149.732 f  delay/inv_delay_line/genblk1[187].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.351   150.083    delay/inv_delay_line/genblk1[187].inv_pair_unit/trans
    SLICE_X30Y36         LUT1 (Prop_lut1_I0_O)        0.124   150.207 r  delay/inv_delay_line/genblk1[187].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   150.380    delay/inv_delay_line/genblk1[188].inv_pair_unit/a
    SLICE_X30Y36         LUT1 (Prop_lut1_I0_O)        0.124   150.504 f  delay/inv_delay_line/genblk1[188].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.292   150.796    delay/inv_delay_line/genblk1[188].inv_pair_unit/trans
    SLICE_X31Y35         LUT1 (Prop_lut1_I0_O)        0.124   150.920 r  delay/inv_delay_line/genblk1[188].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166   151.086    delay/inv_delay_line/genblk1[189].inv_pair_unit/a
    SLICE_X31Y35         LUT1 (Prop_lut1_I0_O)        0.124   151.210 f  delay/inv_delay_line/genblk1[189].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.351   151.561    delay/inv_delay_line/genblk1[189].inv_pair_unit/trans
    SLICE_X30Y35         LUT1 (Prop_lut1_I0_O)        0.124   151.685 r  delay/inv_delay_line/genblk1[189].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183   151.868    delay/inv_delay_line/genblk1[190].inv_pair_unit/a
    SLICE_X30Y35         LUT1 (Prop_lut1_I0_O)        0.124   151.992 f  delay/inv_delay_line/genblk1[190].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291   152.283    delay/inv_delay_line/genblk1[190].inv_pair_unit/trans
    SLICE_X31Y35         LUT1 (Prop_lut1_I0_O)        0.124   152.407 r  delay/inv_delay_line/genblk1[190].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.167   152.574    delay/inv_delay_line/genblk1[191].inv_pair_unit/a
    SLICE_X31Y35         LUT1 (Prop_lut1_I0_O)        0.124   152.698 f  delay/inv_delay_line/genblk1[191].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.310   153.008    delay/inv_delay_line/genblk1[191].inv_pair_unit/trans
    SLICE_X32Y35         LUT1 (Prop_lut1_I0_O)        0.124   153.132 r  delay/inv_delay_line/genblk1[191].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183   153.315    delay/inv_delay_line/genblk1[192].inv_pair_unit/a
    SLICE_X32Y35         LUT1 (Prop_lut1_I0_O)        0.124   153.439 f  delay/inv_delay_line/genblk1[192].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302   153.741    delay/inv_delay_line/genblk1[192].inv_pair_unit/trans
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.124   153.865 r  delay/inv_delay_line/genblk1[192].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.177   154.042    delay/inv_delay_line/genblk1[193].inv_pair_unit/a
    SLICE_X32Y36         LUT1 (Prop_lut1_I0_O)        0.124   154.166 f  delay/inv_delay_line/genblk1[193].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.428   154.593    delay/inv_delay_line/genblk1[193].inv_pair_unit/trans
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.124   154.717 r  delay/inv_delay_line/genblk1[193].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164   154.881    delay/inv_delay_line/genblk1[194].inv_pair_unit/a
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.124   155.005 f  delay/inv_delay_line/genblk1[194].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.293   155.298    delay/inv_delay_line/genblk1[194].inv_pair_unit/trans
    SLICE_X33Y35         LUT1 (Prop_lut1_I0_O)        0.124   155.422 r  delay/inv_delay_line/genblk1[194].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164   155.586    delay/inv_delay_line/genblk1[195].inv_pair_unit/a
    SLICE_X33Y35         LUT1 (Prop_lut1_I0_O)        0.124   155.710 f  delay/inv_delay_line/genblk1[195].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154   155.864    delay/inv_delay_line/genblk1[195].inv_pair_unit/trans
    SLICE_X33Y35         LUT1 (Prop_lut1_I0_O)        0.124   155.988 r  delay/inv_delay_line/genblk1[195].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.416   156.404    delay/inv_delay_line/genblk1[196].inv_pair_unit/a
    SLICE_X33Y34         LUT1 (Prop_lut1_I0_O)        0.124   156.528 f  delay/inv_delay_line/genblk1[196].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154   156.682    delay/inv_delay_line/genblk1[196].inv_pair_unit/trans
    SLICE_X33Y34         LUT1 (Prop_lut1_I0_O)        0.124   156.806 r  delay/inv_delay_line/genblk1[196].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.309   157.115    delay/inv_delay_line/genblk1[197].inv_pair_unit/a
    SLICE_X31Y34         LUT1 (Prop_lut1_I0_O)        0.124   157.239 f  delay/inv_delay_line/genblk1[197].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   157.535    delay/inv_delay_line/genblk1[197].inv_pair_unit/trans
    SLICE_X31Y33         LUT1 (Prop_lut1_I0_O)        0.124   157.659 r  delay/inv_delay_line/genblk1[197].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.321   157.980    delay/inv_delay_line/genblk1[198].inv_pair_unit/a
    SLICE_X32Y33         LUT1 (Prop_lut1_I0_O)        0.124   158.104 f  delay/inv_delay_line/genblk1[198].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   158.265    delay/inv_delay_line/genblk1[198].inv_pair_unit/trans
    SLICE_X32Y33         LUT1 (Prop_lut1_I0_O)        0.124   158.389 r  delay/inv_delay_line/genblk1[198].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.340   158.729    delay/inv_delay_line/genblk1[199].inv_pair_unit/a
    SLICE_X30Y34         LUT1 (Prop_lut1_I0_O)        0.124   158.853 f  delay/inv_delay_line/genblk1[199].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   159.014    delay/inv_delay_line/genblk1[199].inv_pair_unit/trans
    SLICE_X30Y34         LUT1 (Prop_lut1_I0_O)        0.124   159.138 r  delay/inv_delay_line/genblk1[199].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.457   159.595    delay/inv_delay_line/genblk1[200].inv_pair_unit/a
    SLICE_X30Y33         LUT1 (Prop_lut1_I0_O)        0.124   159.719 f  delay/inv_delay_line/genblk1[200].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.171   159.890    delay/inv_delay_line/genblk1[200].inv_pair_unit/trans
    SLICE_X30Y33         LUT1 (Prop_lut1_I0_O)        0.124   160.014 r  delay/inv_delay_line/genblk1[200].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.318   160.333    delay/inv_delay_line/genblk1[201].inv_pair_unit/a
    SLICE_X30Y34         LUT1 (Prop_lut1_I0_O)        0.124   160.457 f  delay/inv_delay_line/genblk1[201].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   160.752    delay/inv_delay_line/genblk1[201].inv_pair_unit/trans
    SLICE_X31Y34         LUT1 (Prop_lut1_I0_O)        0.124   160.876 r  delay/inv_delay_line/genblk1[201].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.313   161.189    delay/inv_delay_line/genblk1[202].inv_pair_unit/a
    SLICE_X33Y34         LUT1 (Prop_lut1_I0_O)        0.124   161.313 f  delay/inv_delay_line/genblk1[202].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.301   161.614    delay/inv_delay_line/genblk1[202].inv_pair_unit/trans
    SLICE_X31Y34         LUT1 (Prop_lut1_I0_O)        0.124   161.738 r  delay/inv_delay_line/genblk1[202].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166   161.904    delay/inv_delay_line/genblk1[203].inv_pair_unit/a
    SLICE_X31Y34         LUT1 (Prop_lut1_I0_O)        0.124   162.028 f  delay/inv_delay_line/genblk1[203].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.296   162.324    delay/inv_delay_line/genblk1[203].inv_pair_unit/trans
    SLICE_X33Y34         LUT1 (Prop_lut1_I0_O)        0.124   162.448 r  delay/inv_delay_line/genblk1[203].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.313   162.760    delay/inv_delay_line/genblk1[204].inv_pair_unit/a
    SLICE_X33Y33         LUT1 (Prop_lut1_I0_O)        0.124   162.884 f  delay/inv_delay_line/genblk1[204].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149   163.033    delay/inv_delay_line/genblk1[204].inv_pair_unit/trans
    SLICE_X33Y33         LUT1 (Prop_lut1_I0_O)        0.124   163.157 r  delay/inv_delay_line/genblk1[204].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.167   163.324    delay/inv_delay_line/genblk1[205].inv_pair_unit/a
    SLICE_X33Y33         LUT1 (Prop_lut1_I0_O)        0.124   163.448 f  delay/inv_delay_line/genblk1[205].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.298   163.746    delay/inv_delay_line/genblk1[205].inv_pair_unit/trans
    SLICE_X31Y33         LUT1 (Prop_lut1_I0_O)        0.124   163.870 r  delay/inv_delay_line/genblk1[205].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164   164.033    delay/nor_delay_line/genblk1[0].nor_pair_unit/a
    SLICE_X31Y33         LUT2 (Prop_lut2_I0_O)        0.124   164.157 f  delay/nor_delay_line/genblk1[0].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.301   164.458    delay/nor_delay_line/genblk1[0].nor_pair_unit/trans
    SLICE_X31Y32         LUT2 (Prop_lut2_I0_O)        0.124   164.582 r  delay/nor_delay_line/genblk1[0].nor_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310   164.892    delay/nor_delay_line/genblk1[1].nor_pair_unit/a
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.124   165.016 f  delay/nor_delay_line/genblk1[1].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149   165.165    delay/nor_delay_line/genblk1[1].nor_pair_unit/trans
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.124   165.289 r  delay/nor_delay_line/genblk1[1].nor_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315   165.604    delay/nor_delay_line/genblk1[2].nor_pair_unit/a
    SLICE_X31Y32         LUT2 (Prop_lut2_I0_O)        0.124   165.728 f  delay/nor_delay_line/genblk1[2].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302   166.030    delay/nor_delay_line/genblk1[2].nor_pair_unit/trans
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.124   166.154 r  delay/nor_delay_line/genblk1[2].nor_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.338   166.493    delay/nor_delay_line/genblk1[3].nor_pair_unit/a
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.124   166.617 f  delay/nor_delay_line/genblk1[3].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   166.778    delay/nor_delay_line/genblk1[3].nor_pair_unit/trans
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.124   166.902 r  delay/nor_delay_line/genblk1[3].nor_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.297   167.199    delay/nor_delay_line/trans[3]
    SLICE_X33Y36         LUT5 (Prop_lut5_I0_O)        0.124   167.323 r  delay/nor_delay_line/q_i_3/O
                         net (fo=2, routed)           0.000   167.323    delay/inv_delay_line/q_reg
    SLICE_X33Y36         MUXF7 (Prop_muxf7_I1_O)      0.217   167.540 r  delay/inv_delay_line/pio9_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.000   167.540    delay/inv_delay_line/pio9_OBUF_inst_i_3_n_0
    SLICE_X33Y36         MUXF8 (Prop_muxf8_I1_O)      0.094   167.634 r  delay/inv_delay_line/pio9_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.008   170.642    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.698   174.340 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000   174.340    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.502ns  (logic 4.034ns (53.767%)  route 3.469ns (46.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.620    -2.186    uart_writer/clk_out
    SLICE_X36Y30         FDSE                                         r  uart_writer/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDSE (Prop_fdse_C_Q)         0.518    -1.668 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           3.469     1.801    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516     5.317 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.317    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio16
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.278ns  (logic 4.049ns (55.627%)  route 3.229ns (44.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.563    -2.243    capture_dff/clk_out
    SLICE_X32Y35         FDRE                                         r  capture_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.518    -1.725 r  capture_dff/q_reg/Q
                         net (fo=1, routed)           3.229     1.505    pio16_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.531     5.035 r  pio16_OBUF_inst/O
                         net (fo=0)                   0.000     5.035    pio16
    P14                                                               r  pio16 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.554ns  (logic 3.966ns (60.502%)  route 2.589ns (39.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.633    -2.173    lauch_dff/clk_out
    SLICE_X41Y41         FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.717 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           2.589     0.872    pio1_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.510     4.381 r  pio1_OBUF_inst/O
                         net (fo=0)                   0.000     4.381    pio1
    L1                                                                r  pio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 3.989ns (67.916%)  route 1.884ns (32.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.633    -2.173    clk_24Mhz
    SLICE_X41Y42         FDRE                                         r  delay_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.717 r  delay_input_reg/Q
                         net (fo=3, routed)           1.884     0.167    pio48_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.533     3.700 r  pio48_OBUF_inst/O
                         net (fo=0)                   0.000     3.700    pio48
    A4                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_indicator_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.824ns  (logic 3.985ns (68.433%)  route 1.838ns (31.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.621    -2.185    clk_24Mhz
    SLICE_X37Y31         FDSE                                         r  color_indicator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDSE (Prop_fdse_C_Q)         0.456    -1.729 r  color_indicator_reg/Q
                         net (fo=2, routed)           1.838     0.110    rgb_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.529     3.639 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.639    rgb[2]
    F1                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 color_indicator_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.774ns  (logic 1.371ns (77.312%)  route 0.402ns (22.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.585    -0.738    clk_24Mhz
    SLICE_X37Y31         FDSE                                         r  color_indicator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDSE (Prop_fdse_C_Q)         0.141    -0.597 r  color_indicator_reg/Q
                         net (fo=2, routed)           0.402    -0.194    rgb_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         1.230     1.036 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.036    rgb[2]
    F1                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.374ns (75.823%)  route 0.438ns (24.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.731    clk_24Mhz
    SLICE_X41Y42         FDRE                                         r  delay_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.590 r  delay_input_reg/Q
                         net (fo=3, routed)           0.438    -0.152    pio48_OBUF
    A4                   OBUF (Prop_obuf_I_O)         1.233     1.082 r  pio48_OBUF_inst/O
                         net (fo=0)                   0.000     1.082    pio48
    A4                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.352ns (64.105%)  route 0.757ns (35.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.731    lauch_dff/clk_out
    SLICE_X41Y41         FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.590 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           0.757     0.167    pio1_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.211     1.378 r  pio1_OBUF_inst/O
                         net (fo=0)                   0.000     1.378    pio1
    L1                                                                r  pio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio16
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.395ns (55.223%)  route 1.131ns (44.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.561    -0.762    capture_dff/clk_out
    SLICE_X32Y35         FDRE                                         r  capture_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.598 r  capture_dff/q_reg/Q
                         net (fo=1, routed)           1.131     0.534    pio16_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.231     1.765 r  pio16_OBUF_inst/O
                         net (fo=0)                   0.000     1.765    pio16
    P14                                                               r  pio16 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.381ns (52.237%)  route 1.263ns (47.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.584    -0.739    uart_writer/clk_out
    SLICE_X36Y30         FDSE                                         r  uart_writer/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDSE (Prop_fdse_C_Q)         0.164    -0.575 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           1.263     0.688    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         1.217     1.905 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.905    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.571ns (55.073%)  route 1.282ns (44.927%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.588    -0.735    clk_24Mhz
    SLICE_X35Y34         FDSE                                         r  sel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDSE (Prop_fdse_C_Q)         0.128    -0.607 r  sel_reg[6]/Q
                         net (fo=3, routed)           0.319    -0.288    delay/inv_delay_line/Q[6]
    SLICE_X33Y36         MUXF7 (Prop_muxf7_S_O)       0.146    -0.142 r  delay/inv_delay_line/pio9_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.000    -0.142    delay/inv_delay_line/pio9_OBUF_inst_i_2_n_0
    SLICE_X33Y36         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.119 r  delay/inv_delay_line/pio9_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.963     0.844    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         1.274     2.118 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000     2.118    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_gen_24MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line78/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_gen_24MHz'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            nolabel_line78/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_gen_24MHz fall edge)
                                                     41.667    41.667 f  
    M9                   IBUF                         0.000    41.667 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480    42.147    nolabel_line78/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.052    39.094 f  nolabel_line78/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    39.624    nolabel_line78/inst/clkfbout_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.653 f  nolabel_line78/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    40.466    nolabel_line78/inst/clkfbout_buf_clock_gen_24MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  nolabel_line78/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line78/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_gen_24MHz'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            nolabel_line78/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.121ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    nolabel_line78/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -5.901 r  nolabel_line78/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.319    nolabel_line78/inst/clkfbout_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  nolabel_line78/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -2.779    nolabel_line78/inst/clkfbout_buf_clock_gen_24MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  nolabel_line78/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.199ns  (logic 5.023ns (54.606%)  route 4.176ns (45.394%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    M9                                                0.000    41.660 f  clk (IN)
                         net (fo=0)                   0.000    41.660    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.125 f  clk_IBUF_inst/O
                         net (fo=2, routed)           4.176    47.301    clk_IBUF
    C5                   OBUF (Prop_obuf_I_O)         3.558    50.859 f  pio40_OBUF_inst/O
                         net (fo=0)                   0.000    50.859    pio40
    C5                                                                f  pio40 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.100ns  (logic 1.492ns (48.113%)  route 1.609ns (51.887%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.609     1.842    clk_IBUF
    C5                   OBUF (Prop_obuf_I_O)         1.259     3.100 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000     3.100    pio40
    C5                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clock_gen_24MHz

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.823ns  (logic 2.054ns (30.111%)  route 4.768ns (69.889%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -2.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           3.032     4.485    uart_reader/uart_rx_IBUF
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.637 r  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           1.142     5.779    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.326     6.105 r  uart_reader/FSM_onehot_state[1]_i_2/O
                         net (fo=1, routed)           0.594     6.699    uart_reader/FSM_onehot_state[1]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.823 r  uart_reader/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.823    uart_reader/FSM_onehot_state[1]_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.506    -2.722    uart_reader/clk_out
    SLICE_X36Y32         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.497ns  (logic 1.930ns (29.710%)  route 4.567ns (70.290%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           3.032     4.485    uart_reader/uart_rx_IBUF
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.637 f  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.394     5.031    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326     5.357 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.141     6.497    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X39Y26         FDRE                                         r  uart_reader/etu_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.501    -2.727    uart_reader/clk_out
    SLICE_X39Y26         FDRE                                         r  uart_reader/etu_cnt_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.497ns  (logic 1.930ns (29.710%)  route 4.567ns (70.290%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           3.032     4.485    uart_reader/uart_rx_IBUF
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.637 f  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.394     5.031    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326     5.357 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.141     6.497    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X39Y26         FDRE                                         r  uart_reader/etu_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.501    -2.727    uart_reader/clk_out
    SLICE_X39Y26         FDRE                                         r  uart_reader/etu_cnt_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.497ns  (logic 1.930ns (29.710%)  route 4.567ns (70.290%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           3.032     4.485    uart_reader/uart_rx_IBUF
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.637 f  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.394     5.031    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326     5.357 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.141     6.497    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X39Y26         FDRE                                         r  uart_reader/etu_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.501    -2.727    uart_reader/clk_out
    SLICE_X39Y26         FDRE                                         r  uart_reader/etu_cnt_reg[3]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.497ns  (logic 1.930ns (29.710%)  route 4.567ns (70.290%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.727ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           3.032     4.485    uart_reader/uart_rx_IBUF
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.637 f  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.394     5.031    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326     5.357 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.141     6.497    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X39Y26         FDRE                                         r  uart_reader/etu_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.501    -2.727    uart_reader/clk_out
    SLICE_X39Y26         FDRE                                         r  uart_reader/etu_cnt_reg[4]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.371ns  (logic 1.930ns (30.298%)  route 4.441ns (69.702%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           3.032     4.485    uart_reader/uart_rx_IBUF
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.637 f  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.394     5.031    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326     5.357 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.015     6.371    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X38Y27         FDRE                                         r  uart_reader/etu_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.502    -2.726    uart_reader/clk_out
    SLICE_X38Y27         FDRE                                         r  uart_reader/etu_cnt_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.367ns  (logic 1.930ns (30.319%)  route 4.437ns (69.681%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           3.032     4.485    uart_reader/uart_rx_IBUF
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.637 f  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.394     5.031    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326     5.357 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.010     6.367    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.502    -2.726    uart_reader/clk_out
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[5]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.367ns  (logic 1.930ns (30.319%)  route 4.437ns (69.681%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           3.032     4.485    uart_reader/uart_rx_IBUF
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.637 f  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.394     5.031    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326     5.357 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.010     6.367    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.502    -2.726    uart_reader/clk_out
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[6]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.367ns  (logic 1.930ns (30.319%)  route 4.437ns (69.681%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           3.032     4.485    uart_reader/uart_rx_IBUF
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.637 f  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.394     5.031    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326     5.357 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.010     6.367    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.502    -2.726    uart_reader/clk_out
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[7]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.367ns  (logic 1.930ns (30.319%)  route 4.437ns (69.681%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           3.032     4.485    uart_reader/uart_rx_IBUF
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.152     4.637 f  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.394     5.031    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326     5.357 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          1.010     6.367    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          1.502    -2.726    uart_reader/clk_out
    SLICE_X39Y27         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            delay_input_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.232ns (32.939%)  route 0.472ns (67.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=39, routed)          0.472     0.703    btn_IBUF[0]
    SLICE_X41Y42         FDRE                                         r  delay_input_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.863    -1.151    clk_24Mhz
    SLICE_X41Y42         FDRE                                         r  delay_input_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            sel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.232ns (31.996%)  route 0.492ns (68.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=39, routed)          0.492     0.724    btn_IBUF[0]
    SLICE_X35Y34         FDRE                                         r  sel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.857    -1.157    clk_24Mhz
    SLICE_X35Y34         FDRE                                         r  sel_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            sel_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.232ns (31.996%)  route 0.492ns (68.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=39, routed)          0.492     0.724    btn_IBUF[0]
    SLICE_X35Y34         FDSE                                         r  sel_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.857    -1.157    clk_24Mhz
    SLICE_X35Y34         FDSE                                         r  sel_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            sel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.232ns (31.996%)  route 0.492ns (68.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=39, routed)          0.492     0.724    btn_IBUF[0]
    SLICE_X35Y34         FDRE                                         r  sel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.857    -1.157    clk_24Mhz
    SLICE_X35Y34         FDRE                                         r  sel_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            sel_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.232ns (31.996%)  route 0.492ns (68.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=39, routed)          0.492     0.724    btn_IBUF[0]
    SLICE_X35Y34         FDRE                                         r  sel_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.857    -1.157    clk_24Mhz
    SLICE_X35Y34         FDRE                                         r  sel_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            sel_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.232ns (31.996%)  route 0.492ns (68.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=39, routed)          0.492     0.724    btn_IBUF[0]
    SLICE_X35Y34         FDSE                                         r  sel_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.857    -1.157    clk_24Mhz
    SLICE_X35Y34         FDSE                                         r  sel_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            sel_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.232ns (31.996%)  route 0.492ns (68.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=39, routed)          0.492     0.724    btn_IBUF[0]
    SLICE_X35Y34         FDSE                                         r  sel_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.857    -1.157    clk_24Mhz
    SLICE_X35Y34         FDSE                                         r  sel_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            sel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.232ns (31.996%)  route 0.492ns (68.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=39, routed)          0.492     0.724    btn_IBUF[0]
    SLICE_X35Y34         FDRE                                         r  sel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.857    -1.157    clk_24Mhz
    SLICE_X35Y34         FDRE                                         r  sel_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            sel_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.232ns (31.805%)  route 0.497ns (68.195%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=39, routed)          0.497     0.728    btn_IBUF[0]
    SLICE_X34Y34         FDRE                                         r  sel_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.857    -1.157    clk_24Mhz
    SLICE_X34Y34         FDRE                                         r  sel_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_reader/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.232ns (28.591%)  route 0.578ns (71.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=39, routed)          0.578     0.810    uart_reader/btn_IBUF[0]
    SLICE_X36Y32         FDSE                                         r  uart_reader/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    nolabel_line78/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line78/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line78/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line78/inst/clkout1_buf/O
                         net (fo=92, routed)          0.855    -1.159    uart_reader/clk_out
    SLICE_X36Y32         FDSE                                         r  uart_reader/FSM_onehot_state_reg[0]/C





