m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_VHDL/simulation/modelsim
Efull_adder_vhdl
Z1 w1710371397
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z6 8C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_VHDL/Full_Adder_VHDL.vhd
Z7 FC:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_VHDL/Full_Adder_VHDL.vhd
l0
L6
Vf>S^L0X78RZ0iflLb>YLV2
!s100 Q@]5399AkjVlB<^Z22bah0
Z8 OV;C;10.5b;63
31
Z9 !s110 1710371592
!i10b 1
Z10 !s108 1710371592.000000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_VHDL/Full_Adder_VHDL.vhd|
Z12 !s107 C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_VHDL/Full_Adder_VHDL.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Abehavior
R2
R3
R4
R5
DEx4 work 15 full_adder_vhdl 0 22 f>S^L0X78RZ0iflLb>YLV2
l15
L13
VZ>3S]<fKh^:`g@VI`@JCP2
!s100 C]<>@:AM0SNgEEKXAf^K^2
R8
31
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Efull_adder_vhdl_vhd_tst
Z15 w1710371584
R4
R5
R0
Z16 8C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_VHDL/simulation/modelsim/Full_Adder_VHDL.vht
Z17 FC:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_VHDL/simulation/modelsim/Full_Adder_VHDL.vht
l0
L4
Vl?c@iLQJJGklDEAAMUf0J1
!s100 Rl=B?4HLz9zSJzfj=iioS1
R8
31
R9
!i10b 1
R10
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_VHDL/simulation/modelsim/Full_Adder_VHDL.vht|
Z19 !s107 C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/Full_Adder/Full_Adder_VHDL/simulation/modelsim/Full_Adder_VHDL.vht|
!i113 1
R13
R14
Afull_adder_vhdl_arch
R4
R5
DEx4 work 23 full_adder_vhdl_vhd_tst 0 22 l?c@iLQJJGklDEAAMUf0J1
l23
L7
VnN>nUm4HkAY2H7lDmRhQW1
!s100 0nT5S]358<G5ZTaECW]]70
R8
31
R9
!i10b 1
R10
R18
R19
!i113 1
R13
R14
