{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733357214444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733357214445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 21:06:54 2024 " "Processing started: Wed Dec  4 21:06:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733357214445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357214445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357214445 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733357214904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733357214904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Behavioral " "Found design unit 1: ula-Behavioral" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357223434 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357223434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357223434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-Behavioral " "Found design unit 1: UnidadeControle-Behavioral" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControle.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357223436 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357223436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357223436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.bdf" "" { Schematic "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/computer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357223437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357223437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debug.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "debug.bdf" "" { Schematic "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/debug.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357223439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357223439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.bdf" "" { Schematic "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/display7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357223440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357223440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrolemult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrolemult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleMult-Behavioral " "Found design unit 1: UnidadeControleMult-Behavioral" {  } { { "UnidadeControleMult.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleMult.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357223442 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleMult " "Found entity 1: UnidadeControleMult" {  } { { "UnidadeControleMult.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleMult.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357223442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357223442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrolediv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrolediv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleDiv-Behavioral " "Found design unit 1: UnidadeControleDiv-Behavioral" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357223444 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleDiv " "Found entity 1: UnidadeControleDiv" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733357223444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357223444 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UnidadeControleDiv " "Elaborating entity \"UnidadeControleDiv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733357224067 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "operacao UnidadeControleDiv.vhd(21) " "Verilog HDL or VHDL warning at UnidadeControleDiv.vhd(21): object \"operacao\" assigned a value but never read" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733357224069 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_flag UnidadeControleDiv.vhd(28) " "Verilog HDL or VHDL warning at UnidadeControleDiv.vhd(28): object \"carry_flag\" assigned a value but never read" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733357224070 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "borrow_flag UnidadeControleDiv.vhd(28) " "Verilog HDL or VHDL warning at UnidadeControleDiv.vhd(28): object \"borrow_flag\" assigned a value but never read" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733357224070 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow_flag UnidadeControleDiv.vhd(28) " "Verilog HDL or VHDL warning at UnidadeControleDiv.vhd(28): object \"overflow_flag\" assigned a value but never read" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733357224070 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_enable UnidadeControleDiv.vhd(340) " "VHDL Process Statement warning at UnidadeControleDiv.vhd(340): signal \"ula_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733357224082 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_out UnidadeControleDiv.vhd(341) " "VHDL Process Statement warning at UnidadeControleDiv.vhd(341): signal \"ula_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733357224082 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_write UnidadeControleDiv.vhd(342) " "VHDL Process Statement warning at UnidadeControleDiv.vhd(342): signal \"r_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733357224082 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rAUX UnidadeControleDiv.vhd(343) " "VHDL Process Statement warning at UnidadeControleDiv.vhd(343): signal \"rAUX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733357224083 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp_enable UnidadeControleDiv.vhd(345) " "VHDL Process Statement warning at UnidadeControleDiv.vhd(345): signal \"cmp_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733357224083 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem UnidadeControleDiv.vhd(63) " "VHDL Process Statement warning at UnidadeControleDiv.vhd(63): inferring latch(es) for signal or variable \"mem\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733357224083 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmp_flag UnidadeControleDiv.vhd(63) " "VHDL Process Statement warning at UnidadeControleDiv.vhd(63): inferring latch(es) for signal or variable \"cmp_flag\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733357224084 "|UnidadeControleDiv"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "igual_flag UnidadeControleDiv.vhd(63) " "VHDL Process Statement warning at UnidadeControleDiv.vhd(63): inferring latch(es) for signal or variable \"igual_flag\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733357224085 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "igual_flag UnidadeControleDiv.vhd(63) " "Inferred latch for \"igual_flag\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224089 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmp_flag UnidadeControleDiv.vhd(63) " "Inferred latch for \"cmp_flag\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224089 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[16\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224092 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[16\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224092 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[16\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224092 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[16\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224092 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[16\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224092 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[16\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224093 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[16\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224093 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[16\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224093 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[15\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224093 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[15\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224093 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[15\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224093 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[15\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224093 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[15\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224093 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[15\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224093 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[15\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224093 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[15\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224093 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[14\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224093 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[14\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224093 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[14\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224093 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[14\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224093 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[14\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224093 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[14\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224093 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[14\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224093 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[14\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[13\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[13\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[13\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[13\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[13\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[13\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[13\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[13\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[12\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[12\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[12\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[12\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[12\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[12\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[12\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[12\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[11\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[11\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[11\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224094 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[11\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[11\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[11\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[11\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[11\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[10\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[10\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[10\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[10\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[10\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[10\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[10\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[10\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[9\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[9\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[9\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[9\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[9\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[9\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[9\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[9\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224095 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[8\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[8\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[8\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[8\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[8\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[8\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[8\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[8\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[7\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[7\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[7\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[7\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[7\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[7\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[7\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[7\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[6\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[6\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[6\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[6\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[6\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224096 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[6\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[6\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[6\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[5\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[5\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[5\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[5\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[5\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[5\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[5\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[5\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[4\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[4\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[4\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[4\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[4\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[4\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[4\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[4\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[3\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[3\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224097 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[3\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[3\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[3\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[3\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[3\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[3\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[2\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[2\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[2\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[2\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[2\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[2\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[2\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[2\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[1\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[1\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[1\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[1\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[1\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[1\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[1\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224098 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[1\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224099 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[0\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[0\]\[0\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224099 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[1\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[0\]\[1\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224099 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[2\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[0\]\[2\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224099 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[3\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[0\]\[3\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224099 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[4\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[0\]\[4\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224099 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[5\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[0\]\[5\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224099 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[6\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[0\]\[6\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224099 "|UnidadeControleDiv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[7\] UnidadeControleDiv.vhd(63) " "Inferred latch for \"mem\[0\]\[7\]\" at UnidadeControleDiv.vhd(63)" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224099 "|UnidadeControleDiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula_inst " "Elaborating entity \"ula\" for hierarchy \"ula:ula_inst\"" {  } { { "UnidadeControleDiv.vhd" "ula_inst" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733357224141 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp_enable ula.vhd(63) " "VHDL Process Statement warning at ula.vhd(63): signal \"cmp_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733357224142 "|UnidadeControleDiv|ula:ula_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_enable ula.vhd(88) " "VHDL Process Statement warning at ula.vhd(88): signal \"ula_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733357224142 "|UnidadeControleDiv|ula:ula_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_anterior ula.vhd(92) " "VHDL Process Statement warning at ula.vhd(92): signal \"result_anterior\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733357224142 "|UnidadeControleDiv|ula:ula_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ula.vhd(30) " "VHDL Process Statement warning at ula.vhd(30): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733357224142 "|UnidadeControleDiv|ula:ula_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Carry ula.vhd(30) " "VHDL Process Statement warning at ula.vhd(30): inferring latch(es) for signal or variable \"Carry\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733357224142 "|UnidadeControleDiv|ula:ula_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Overflow ula.vhd(30) " "VHDL Process Statement warning at ula.vhd(30): inferring latch(es) for signal or variable \"Overflow\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733357224142 "|UnidadeControleDiv|ula:ula_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Borrow ula.vhd(30) " "VHDL Process Statement warning at ula.vhd(30): inferring latch(es) for signal or variable \"Borrow\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Neg ula.vhd(30) " "VHDL Process Statement warning at ula.vhd(30): inferring latch(es) for signal or variable \"Neg\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result_anterior ula.vhd(30) " "VHDL Process Statement warning at ula.vhd(30): inferring latch(es) for signal or variable \"result_anterior\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_anterior\[0\] ula.vhd(30) " "Inferred latch for \"result_anterior\[0\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_anterior\[1\] ula.vhd(30) " "Inferred latch for \"result_anterior\[1\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_anterior\[2\] ula.vhd(30) " "Inferred latch for \"result_anterior\[2\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_anterior\[3\] ula.vhd(30) " "Inferred latch for \"result_anterior\[3\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_anterior\[4\] ula.vhd(30) " "Inferred latch for \"result_anterior\[4\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_anterior\[5\] ula.vhd(30) " "Inferred latch for \"result_anterior\[5\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_anterior\[6\] ula.vhd(30) " "Inferred latch for \"result_anterior\[6\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_anterior\[7\] ula.vhd(30) " "Inferred latch for \"result_anterior\[7\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Neg ula.vhd(30) " "Inferred latch for \"Neg\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Borrow ula.vhd(30) " "Inferred latch for \"Borrow\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Overflow ula.vhd(30) " "Inferred latch for \"Overflow\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry ula.vhd(30) " "Inferred latch for \"Carry\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ula.vhd(30) " "Inferred latch for \"result\[0\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ula.vhd(30) " "Inferred latch for \"result\[1\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ula.vhd(30) " "Inferred latch for \"result\[2\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ula.vhd(30) " "Inferred latch for \"result\[3\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ula.vhd(30) " "Inferred latch for \"result\[4\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ula.vhd(30) " "Inferred latch for \"result\[5\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ula.vhd(30) " "Inferred latch for \"result\[6\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ula.vhd(30) " "Inferred latch for \"result\[7\]\" at ula.vhd(30)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357224143 "|UnidadeControleDiv|ula:ula_inst"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula_inst\|result\[0\] " "Latch ula:ula_inst\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733357224771 ""}  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733357224771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula_inst\|result\[1\] " "Latch ula:ula_inst\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733357224771 ""}  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733357224771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula_inst\|result\[2\] " "Latch ula:ula_inst\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733357224771 ""}  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733357224771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula_inst\|result\[3\] " "Latch ula:ula_inst\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733357224771 ""}  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733357224771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula_inst\|result\[4\] " "Latch ula:ula_inst\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733357224771 ""}  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733357224771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula_inst\|result\[5\] " "Latch ula:ula_inst\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733357224771 ""}  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733357224771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula_inst\|result\[6\] " "Latch ula:ula_inst\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733357224771 ""}  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733357224771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula_inst\|result\[7\] " "Latch ula:ula_inst\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733357224771 ""}  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733357224771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ula_inst\|Neg " "Latch ula:ula_inst\|Neg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_code\[3\] " "Ports D and ENA on the latch are fed by the same signal op_code\[3\]" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733357224771 ""}  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/ula.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733357224771 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_r\[0\] reg_r\[0\]~_emulated reg_r\[0\]~1 " "Register \"reg_r\[0\]\" is converted into an equivalent circuit using register \"reg_r\[0\]~_emulated\" and latch \"reg_r\[0\]~1\"" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733357224773 "|UnidadeControleDiv|reg_r[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_r\[1\] reg_r\[1\]~_emulated reg_r\[1\]~5 " "Register \"reg_r\[1\]\" is converted into an equivalent circuit using register \"reg_r\[1\]~_emulated\" and latch \"reg_r\[1\]~5\"" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733357224773 "|UnidadeControleDiv|reg_r[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_r\[2\] reg_r\[2\]~_emulated reg_r\[2\]~9 " "Register \"reg_r\[2\]\" is converted into an equivalent circuit using register \"reg_r\[2\]~_emulated\" and latch \"reg_r\[2\]~9\"" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733357224773 "|UnidadeControleDiv|reg_r[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_r\[3\] reg_r\[3\]~_emulated reg_r\[3\]~13 " "Register \"reg_r\[3\]\" is converted into an equivalent circuit using register \"reg_r\[3\]~_emulated\" and latch \"reg_r\[3\]~13\"" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733357224773 "|UnidadeControleDiv|reg_r[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_r\[4\] reg_r\[4\]~_emulated reg_r\[4\]~17 " "Register \"reg_r\[4\]\" is converted into an equivalent circuit using register \"reg_r\[4\]~_emulated\" and latch \"reg_r\[4\]~17\"" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733357224773 "|UnidadeControleDiv|reg_r[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_r\[5\] reg_r\[5\]~_emulated reg_r\[5\]~21 " "Register \"reg_r\[5\]\" is converted into an equivalent circuit using register \"reg_r\[5\]~_emulated\" and latch \"reg_r\[5\]~21\"" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733357224773 "|UnidadeControleDiv|reg_r[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_r\[6\] reg_r\[6\]~_emulated reg_r\[6\]~25 " "Register \"reg_r\[6\]\" is converted into an equivalent circuit using register \"reg_r\[6\]~_emulated\" and latch \"reg_r\[6\]~25\"" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733357224773 "|UnidadeControleDiv|reg_r[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_r\[7\] reg_r\[7\]~_emulated reg_r\[7\]~29 " "Register \"reg_r\[7\]\" is converted into an equivalent circuit using register \"reg_r\[7\]~_emulated\" and latch \"reg_r\[7\]~29\"" {  } { { "UnidadeControleDiv.vhd" "" { Text "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/UnidadeControleDiv.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1733357224773 "|UnidadeControleDiv|reg_r[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1733357224773 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733357224981 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733357225352 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733357225352 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "287 " "Implemented 287 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733357225403 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733357225403 ""} { "Info" "ICUT_CUT_TM_LCELLS" "268 " "Implemented 268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733357225403 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733357225403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733357225422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 21:07:05 2024 " "Processing ended: Wed Dec  4 21:07:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733357225422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733357225422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733357225422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733357225422 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733357226715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733357226716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 21:07:06 2024 " "Processing started: Wed Dec  4 21:07:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733357226716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733357226716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733357226716 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733357226813 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1733357226814 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1733357226814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733357226948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733357226949 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733357226957 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733357226994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733357226994 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733357227213 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733357227241 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733357227359 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1733357227549 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1733357231333 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 100 global CLKCTRL_G10 " "clk~inputCLKENA0 with 100 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1733357231419 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1733357231419 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733357231419 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733357231423 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733357231423 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733357231424 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733357231425 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733357231425 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733357231426 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1733357231941 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733357231941 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733357231942 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula_inst\|Mux3~0  from: dataa  to: combout " "Cell: ula_inst\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733357231944 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1733357231944 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733357231946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733357231946 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733357231946 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733357231975 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1733357231976 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733357231976 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock " "Node \"clock\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d0 " "Node \"d0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d1 " "Node \"d1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d2 " "Node \"d2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d3 " "Node \"d3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d4 " "Node \"d4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d5 " "Node \"d5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "d6 " "Node \"d6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "espera " "Node \"espera\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "espera" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s0 " "Node \"s0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s1 " "Node \"s1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s2 " "Node \"s2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s3 " "Node \"s3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s4 " "Node \"s4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s5 " "Node \"s5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s6 " "Node \"s6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw0 " "Node \"sw0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw1 " "Node \"sw1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw2 " "Node \"sw2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw3 " "Node \"sw3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw4 " "Node \"sw4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw5 " "Node \"sw5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw6 " "Node \"sw6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw7 " "Node \"sw7\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733357232000 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1733357232000 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733357232001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733357234386 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1733357234514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733357236690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733357238500 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733357239653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733357239654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733357240544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X0_Y11 X10_Y22 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y11 to location X10_Y22" {  } { { "loc" "" { Generic "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y11 to location X10_Y22"} { { 12 { 0 ""} 0 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733357243590 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733357243590 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1733357250984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733357253770 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733357253770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733357253775 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.89 " "Total time spent on timing analysis during the Fitter is 0.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733357255143 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733357255157 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733357255583 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733357255584 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733357255983 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733357257999 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1733357258210 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/5255289/Downloads/Mult-20241204T161219Z-001/Mult/projetoFinal/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733357258274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 32 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6256 " "Peak virtual memory: 6256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733357258748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 21:07:38 2024 " "Processing ended: Wed Dec  4 21:07:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733357258748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733357258748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733357258748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733357258748 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733357259843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733357259844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 21:07:39 2024 " "Processing started: Wed Dec  4 21:07:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733357259844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733357259844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733357259844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733357260565 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733357262837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733357263063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 21:07:43 2024 " "Processing ended: Wed Dec  4 21:07:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733357263063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733357263063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733357263063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733357263063 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733357263762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733357264319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733357264320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 21:07:44 2024 " "Processing started: Wed Dec  4 21:07:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733357264320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733357264320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733357264320 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733357264419 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733357264997 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733357264998 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357265034 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357265034 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1733357265320 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733357265343 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357265343 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733357265344 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name op_code\[0\] op_code\[0\] " "create_clock -period 1.000 -name op_code\[0\] op_code\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733357265344 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name r_write r_write " "create_clock -period 1.000 -name r_write r_write" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733357265344 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733357265344 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula_inst\|Mux3~0  from: datac  to: combout " "Cell: ula_inst\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733357265346 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733357265346 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1733357265347 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733357265347 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733357265348 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733357265354 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733357265380 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733357265380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.426 " "Worst-case setup slack is -7.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.426            -463.677 clk  " "   -7.426            -463.677 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.278             -66.796 op_code\[0\]  " "   -7.278             -66.796 op_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.988             -42.921 r_write  " "   -5.988             -42.921 r_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357265385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.688 " "Worst-case hold slack is -0.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.688              -3.014 clk  " "   -0.688              -3.014 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029              -0.029 op_code\[0\]  " "   -0.029              -0.029 op_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.369               0.000 r_write  " "    1.369               0.000 r_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357265390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.736 " "Worst-case recovery slack is -5.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.736             -45.764 clk  " "   -5.736             -45.764 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357265397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.178 " "Worst-case removal slack is 1.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.178               0.000 clk  " "    1.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357265401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -79.068 clk  " "   -0.538             -79.068 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 r_write  " "    0.166               0.000 r_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 op_code\[0\]  " "    0.208               0.000 op_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357265408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357265408 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733357265421 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733357265456 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733357266326 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula_inst\|Mux3~0  from: datac  to: combout " "Cell: ula_inst\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733357266404 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733357266404 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733357266404 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733357266414 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733357266414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.370 " "Worst-case setup slack is -7.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.370             -67.455 op_code\[0\]  " "   -7.370             -67.455 op_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.119            -446.255 clk  " "   -7.119            -446.255 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.102             -43.497 r_write  " "   -6.102             -43.497 r_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357266420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.925 " "Worst-case hold slack is -0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.925              -5.089 clk  " "   -0.925              -5.089 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.098              -0.098 op_code\[0\]  " "   -0.098              -0.098 op_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.350               0.000 r_write  " "    1.350               0.000 r_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357266427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.466 " "Worst-case recovery slack is -5.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.466             -43.503 clk  " "   -5.466             -43.503 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357266434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.795 " "Worst-case removal slack is 0.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 clk  " "    0.795               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357266440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -79.973 clk  " "   -0.538             -79.973 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 op_code\[0\]  " "    0.178               0.000 op_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 r_write  " "    0.197               0.000 r_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357266447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357266447 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733357266458 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733357266606 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733357267351 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula_inst\|Mux3~0  from: datac  to: combout " "Cell: ula_inst\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733357267412 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733357267412 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733357267413 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733357267415 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733357267415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.888 " "Worst-case setup slack is -3.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.888            -216.816 clk  " "   -3.888            -216.816 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.539             -31.791 op_code\[0\]  " "   -3.539             -31.791 op_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.948             -20.716 r_write  " "   -2.948             -20.716 r_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357267417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.426 " "Worst-case hold slack is -0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.426              -2.555 clk  " "   -0.426              -2.555 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 op_code\[0\]  " "    0.102               0.000 op_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 r_write  " "    0.565               0.000 r_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357267428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.974 " "Worst-case recovery slack is -2.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.974             -23.738 clk  " "   -2.974             -23.738 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357267436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.557 " "Worst-case removal slack is 0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 clk  " "    0.557               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357267447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.094 " "Worst-case minimum pulse width slack is -0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094              -9.078 clk  " "   -0.094              -9.078 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 op_code\[0\]  " "    0.279               0.000 op_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 r_write  " "    0.283               0.000 r_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357267467 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733357267479 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ula_inst\|Mux3~0  from: datac  to: combout " "Cell: ula_inst\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733357267630 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733357267630 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733357267630 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733357267633 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733357267633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.340 " "Worst-case setup slack is -3.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.340            -181.524 clk  " "   -3.340            -181.524 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.294             -29.518 op_code\[0\]  " "   -3.294             -29.518 op_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.759             -19.435 r_write  " "   -2.759             -19.435 r_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357267638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.551 " "Worst-case hold slack is -0.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.551              -3.805 clk  " "   -0.551              -3.805 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 op_code\[0\]  " "    0.089               0.000 op_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 r_write  " "    0.540               0.000 r_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357267647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.511 " "Worst-case recovery slack is -2.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.511             -20.048 clk  " "   -2.511             -20.048 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357267652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.305 " "Worst-case removal slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk  " "    0.305               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357267661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.095 " "Worst-case minimum pulse width slack is -0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095              -9.285 clk  " "   -0.095              -9.285 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 op_code\[0\]  " "    0.304               0.000 op_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 r_write  " "    0.320               0.000 r_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733357267668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733357267668 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733357268905 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733357268905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5099 " "Peak virtual memory: 5099 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733357268965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 21:07:48 2024 " "Processing ended: Wed Dec  4 21:07:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733357268965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733357268965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733357268965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733357268965 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 89 s " "Quartus Prime Full Compilation was successful. 0 errors, 89 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733357269683 ""}
