INFO: [VRFC 10-2263] Analyzing Verilog file "E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/comb_ckt/comb_ckt.sim/sim_1/synth/timing/xsim/TestComb_ckt_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combCkt
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/comb_ckt/comb_ckt.srcs/sim_1/new/TestComb_ckt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestComb_ckt
