Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jan 31 21:06:42 2020
| Host         : DESKTOP-O11CVHU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1031 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8149 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.354        0.000                      0                18095        0.037        0.000                      0                18095        3.000        0.000                       0                  8155  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
clk_virt                {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.354        0.000                      0                18095        0.121        0.000                      0                18095        8.750        0.000                       0                  8151  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.356        0.000                      0                18095        0.121        0.000                      0                18095        8.750        0.000                       0                  8151  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.354        0.000                      0                18095        0.037        0.000                      0                18095  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.354        0.000                      0                18095        0.037        0.000                      0                18095  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.760ns  (logic 5.314ns (28.326%)  route 13.446ns (71.674%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.116    14.371 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[2]_i_2__34/O
                         net (fo=1, routed)           0.440    14.811    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[2]_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.328    15.139 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[2]_i_1__108/O
                         net (fo=2, routed)           0.481    15.619    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[2]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.743 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__2/O
                         net (fo=2, routed)           0.809    16.552    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_1
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.676 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__2/O
                         net (fo=1, routed)           0.643    17.319    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[2]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.150    17.469 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.543    18.012    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_1[0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.084    19.100    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.734    18.366    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.366    
                         arrival time                         -18.012    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.760ns  (logic 5.314ns (28.326%)  route 13.446ns (71.674%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.116    14.371 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[2]_i_2__34/O
                         net (fo=1, routed)           0.440    14.811    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[2]_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.328    15.139 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[2]_i_1__108/O
                         net (fo=2, routed)           0.481    15.619    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[2]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.743 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__2/O
                         net (fo=2, routed)           0.809    16.552    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_1
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.676 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__2/O
                         net (fo=1, routed)           0.643    17.319    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[2]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.150    17.469 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.543    18.012    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_1[0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.084    19.100    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.734    18.366    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.366    
                         arrival time                         -18.012    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.587ns  (logic 5.116ns (27.525%)  route 13.471ns (72.475%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124    14.223 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_2__177/O
                         net (fo=1, routed)           0.448    14.671    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[0]_2
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.795 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[0]_i_1__334/O
                         net (fo=2, routed)           0.164    14.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[0]
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_66/O
                         net (fo=2, routed)           0.688    15.771    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.124    15.895 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_49/O
                         net (fo=1, routed)           0.851    16.746    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[0]
    SLICE_X62Y13         LUT3 (Prop_lut3_I2_O)        0.148    16.894 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.945    17.839    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg_1[0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.736    18.374    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.374    
                         arrival time                         -17.839    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.550ns  (logic 5.116ns (27.580%)  route 13.434ns (72.420%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124    14.223 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_2__177/O
                         net (fo=1, routed)           0.448    14.671    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[0]_2
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.795 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[0]_i_1__334/O
                         net (fo=2, routed)           0.164    14.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[0]
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_66/O
                         net (fo=2, routed)           0.688    15.771    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.124    15.895 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_49/O
                         net (fo=1, routed)           0.851    16.746    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[0]
    SLICE_X62Y13         LUT3 (Prop_lut3_I2_O)        0.148    16.894 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.908    17.802    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg_1[0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.736    18.374    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.374    
                         arrival time                         -17.802    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.719ns  (logic 5.288ns (28.250%)  route 13.431ns (71.750%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.116    14.215 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[1]_i_2__53/O
                         net (fo=1, routed)           0.452    14.667    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[1]_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.328    14.995 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[1]_i_1__113/O
                         net (fo=2, routed)           0.463    15.458    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.582 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__1/O
                         net (fo=2, routed)           0.617    16.200    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.324 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_2__7/O
                         net (fo=1, routed)           0.682    17.006    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[5]
    SLICE_X65Y18         LUT3 (Prop_lut3_I2_O)        0.124    17.130 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.841    17.971    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_1[0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.084    19.146    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -17.971    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.707ns  (logic 5.288ns (28.267%)  route 13.419ns (71.733%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.116    14.215 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[1]_i_2__53/O
                         net (fo=1, routed)           0.452    14.667    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[1]_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.328    14.995 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[1]_i_1__113/O
                         net (fo=2, routed)           0.463    15.458    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.582 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__1/O
                         net (fo=2, routed)           0.617    16.200    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.324 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_2__7/O
                         net (fo=1, routed)           0.682    17.006    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[5]
    SLICE_X65Y18         LUT3 (Prop_lut3_I2_O)        0.124    17.130 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.829    17.959    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_1[0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.084    19.146    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -17.959    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.572ns  (logic 5.092ns (27.417%)  route 13.480ns (72.583%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.124    14.379 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_4__15/O
                         net (fo=1, routed)           0.456    14.835    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[3]_3
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.959 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[3]_i_2__47/O
                         net (fo=2, routed)           0.316    15.275    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[3]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.399 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__3/O
                         net (fo=2, routed)           0.527    15.926    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_2
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.050 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__3/O
                         net (fo=1, routed)           0.667    16.716    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[3]
    SLICE_X63Y16         LUT3 (Prop_lut3_I2_O)        0.124    16.840 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.984    17.824    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.084    19.109    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.577    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -17.824    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.276ns  (logic 5.314ns (29.076%)  route 12.962ns (70.924%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.116    14.371 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[2]_i_2__34/O
                         net (fo=1, routed)           0.440    14.811    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[2]_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.328    15.139 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[2]_i_1__108/O
                         net (fo=2, routed)           0.481    15.619    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[2]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.743 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__2/O
                         net (fo=2, routed)           0.387    16.131    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_1
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.124    16.255 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_2__8/O
                         net (fo=1, routed)           0.573    16.828    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[6]
    SLICE_X63Y16         LUT3 (Prop_lut3_I2_O)        0.150    16.978 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.551    17.528    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg_1[0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.084    19.100    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    18.360    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.360    
                         arrival time                         -17.528    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.453ns  (logic 5.092ns (27.595%)  route 13.361ns (72.405%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.124    14.379 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_4__15/O
                         net (fo=1, routed)           0.456    14.835    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[3]_3
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.959 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[3]_i_2__47/O
                         net (fo=2, routed)           0.316    15.275    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[3]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.399 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__3/O
                         net (fo=2, routed)           0.527    15.926    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_2
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.050 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__3/O
                         net (fo=1, routed)           0.667    16.716    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[3]
    SLICE_X63Y16         LUT3 (Prop_lut3_I2_O)        0.124    16.840 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.865    17.705    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.084    19.109    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.577    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -17.705    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.483ns  (logic 5.288ns (28.610%)  route 13.195ns (71.390%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.116    14.215 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[1]_i_2__53/O
                         net (fo=1, routed)           0.452    14.667    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[1]_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.328    14.995 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[1]_i_1__113/O
                         net (fo=2, routed)           0.463    15.458    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.582 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__1/O
                         net (fo=2, routed)           0.687    16.270    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.394 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__1/O
                         net (fo=1, routed)           0.433    16.827    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[1]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.124    16.951 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__5/O
                         net (fo=2, routed)           0.785    17.735    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg_1[0]
    RAMB18_X2Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.759    18.739    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.235    
                         clock uncertainty           -0.084    19.151    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.619    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                         -17.735    
  -------------------------------------------------------------------
                         slack                                  0.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.630    -0.534    mfp_sys/top/cpu/core/siu/_cdreset/clk_out1
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_18
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.904    -0.769    mfp_sys/top/cpu/core/siu/_siu_coldreset/clk_out1
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/C
                         clock pessimism              0.236    -0.534    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.076    -0.458    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.140%)  route 0.219ns (60.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y4           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]/Q
                         net (fo=33, routed)          0.219    -0.162    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ADDRARDADDR[15]
    RAMB36_X0Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.958    -0.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/clk_out1
    RAMB36_X0Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.284    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/siu/_wmreset/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.632    -0.532    mfp_sys/top/cpu/core/siu/_wmreset/clk_out1
    SLICE_X41Y11         FDRE                                         r  mfp_sys/top/cpu/core/siu/_wmreset/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/siu/_wmreset/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.335    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_3
    SLICE_X41Y11         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.908    -0.765    mfp_sys/top/cpu/core/siu/_siu_softreset/clk_out1
    SLICE_X41Y11         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X41Y11         FDRE (Hold_fdre_C_D)         0.075    -0.457    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.635    -0.529    mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/clk_out1
    SLICE_X33Y12         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.332    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/D[6]
    SLICE_X33Y12         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.908    -0.765    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X33Y12         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.237    -0.529    
    SLICE_X33Y12         FDRE (Hold_fdre_C_D)         0.075    -0.454    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.402%)  route 0.223ns (57.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.629    -0.535    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y23         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep/Q
                         net (fo=17, routed)          0.223    -0.148    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg_0[5]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.943    -0.730    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/clk_out1
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.458    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.275    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.216%)  route 0.228ns (61.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.638    -0.526    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y12          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/Q
                         net (fo=17, routed)          0.228    -0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[2]
    RAMB36_X0Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.953    -0.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.251    -0.469    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.617%)  route 0.230ns (58.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/Q
                         net (fo=22, routed)          0.230    -0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ADDRARDADDR[9]
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.272    -0.444    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.635    -0.529    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/clk_out1
    SLICE_X68Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.053    -0.335    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[7]_6[2]
    SLICE_X69Y2          LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[2]_i_1__127/O
                         net (fo=1, routed)           0.000    -0.290    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[2]
    SLICE_X69Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X69Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.247    -0.516    
    SLICE_X69Y2          FDRE (Hold_fdre_C_D)         0.092    -0.424    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.527%)  route 0.278ns (68.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.408 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.278    -0.130    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A1
    SLICE_X60Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.902    -0.771    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X60Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.251    -0.521    
    SLICE_X60Y13         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.266    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.527%)  route 0.278ns (68.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.408 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.278    -0.130    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A1
    SLICE_X60Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.902    -0.771    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X60Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.251    -0.521    
    SLICE_X60Y13         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.266    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y0      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y1      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.760ns  (logic 5.314ns (28.326%)  route 13.446ns (71.674%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.116    14.371 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[2]_i_2__34/O
                         net (fo=1, routed)           0.440    14.811    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[2]_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.328    15.139 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[2]_i_1__108/O
                         net (fo=2, routed)           0.481    15.619    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[2]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.743 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__2/O
                         net (fo=2, routed)           0.809    16.552    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_1
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.676 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__2/O
                         net (fo=1, routed)           0.643    17.319    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[2]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.150    17.469 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.543    18.012    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_1[0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.082    19.102    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.734    18.368    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.368    
                         arrival time                         -18.012    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.760ns  (logic 5.314ns (28.326%)  route 13.446ns (71.674%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.116    14.371 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[2]_i_2__34/O
                         net (fo=1, routed)           0.440    14.811    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[2]_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.328    15.139 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[2]_i_1__108/O
                         net (fo=2, routed)           0.481    15.619    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[2]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.743 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__2/O
                         net (fo=2, routed)           0.809    16.552    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_1
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.676 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__2/O
                         net (fo=1, routed)           0.643    17.319    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[2]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.150    17.469 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.543    18.012    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_1[0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.082    19.102    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.734    18.368    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.368    
                         arrival time                         -18.012    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.587ns  (logic 5.116ns (27.525%)  route 13.471ns (72.475%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124    14.223 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_2__177/O
                         net (fo=1, routed)           0.448    14.671    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[0]_2
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.795 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[0]_i_1__334/O
                         net (fo=2, routed)           0.164    14.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[0]
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_66/O
                         net (fo=2, routed)           0.688    15.771    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.124    15.895 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_49/O
                         net (fo=1, routed)           0.851    16.746    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[0]
    SLICE_X62Y13         LUT3 (Prop_lut3_I2_O)        0.148    16.894 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.945    17.839    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg_1[0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.082    19.112    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.736    18.376    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.376    
                         arrival time                         -17.839    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.550ns  (logic 5.116ns (27.580%)  route 13.434ns (72.420%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124    14.223 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_2__177/O
                         net (fo=1, routed)           0.448    14.671    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[0]_2
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.795 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[0]_i_1__334/O
                         net (fo=2, routed)           0.164    14.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[0]
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_66/O
                         net (fo=2, routed)           0.688    15.771    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.124    15.895 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_49/O
                         net (fo=1, routed)           0.851    16.746    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[0]
    SLICE_X62Y13         LUT3 (Prop_lut3_I2_O)        0.148    16.894 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.908    17.802    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg_1[0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.082    19.112    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.736    18.376    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.376    
                         arrival time                         -17.802    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.719ns  (logic 5.288ns (28.250%)  route 13.431ns (71.750%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.116    14.215 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[1]_i_2__53/O
                         net (fo=1, routed)           0.452    14.667    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[1]_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.328    14.995 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[1]_i_1__113/O
                         net (fo=2, routed)           0.463    15.458    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.582 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__1/O
                         net (fo=2, routed)           0.617    16.200    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.324 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_2__7/O
                         net (fo=1, routed)           0.682    17.006    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[5]
    SLICE_X65Y18         LUT3 (Prop_lut3_I2_O)        0.124    17.130 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.841    17.971    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_1[0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.082    19.148    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.616    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.616    
                         arrival time                         -17.971    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.707ns  (logic 5.288ns (28.267%)  route 13.419ns (71.733%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.116    14.215 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[1]_i_2__53/O
                         net (fo=1, routed)           0.452    14.667    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[1]_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.328    14.995 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[1]_i_1__113/O
                         net (fo=2, routed)           0.463    15.458    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.582 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__1/O
                         net (fo=2, routed)           0.617    16.200    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.324 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_2__7/O
                         net (fo=1, routed)           0.682    17.006    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[5]
    SLICE_X65Y18         LUT3 (Prop_lut3_I2_O)        0.124    17.130 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.829    17.959    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_1[0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.082    19.148    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.616    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.616    
                         arrival time                         -17.959    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.572ns  (logic 5.092ns (27.417%)  route 13.480ns (72.583%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.124    14.379 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_4__15/O
                         net (fo=1, routed)           0.456    14.835    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[3]_3
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.959 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[3]_i_2__47/O
                         net (fo=2, routed)           0.316    15.275    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[3]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.399 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__3/O
                         net (fo=2, routed)           0.527    15.926    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_2
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.050 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__3/O
                         net (fo=1, routed)           0.667    16.716    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[3]
    SLICE_X63Y16         LUT3 (Prop_lut3_I2_O)        0.124    16.840 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.984    17.824    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.082    19.111    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -17.824    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.276ns  (logic 5.314ns (29.076%)  route 12.962ns (70.924%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.116    14.371 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[2]_i_2__34/O
                         net (fo=1, routed)           0.440    14.811    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[2]_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.328    15.139 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[2]_i_1__108/O
                         net (fo=2, routed)           0.481    15.619    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[2]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.743 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__2/O
                         net (fo=2, routed)           0.387    16.131    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_1
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.124    16.255 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_2__8/O
                         net (fo=1, routed)           0.573    16.828    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[6]
    SLICE_X63Y16         LUT3 (Prop_lut3_I2_O)        0.150    16.978 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.551    17.528    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg_1[0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.082    19.102    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    18.362    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                         -17.528    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.453ns  (logic 5.092ns (27.595%)  route 13.361ns (72.405%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.124    14.379 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_4__15/O
                         net (fo=1, routed)           0.456    14.835    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[3]_3
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.959 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[3]_i_2__47/O
                         net (fo=2, routed)           0.316    15.275    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[3]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.399 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__3/O
                         net (fo=2, routed)           0.527    15.926    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_2
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.050 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__3/O
                         net (fo=1, routed)           0.667    16.716    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[3]
    SLICE_X63Y16         LUT3 (Prop_lut3_I2_O)        0.124    16.840 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.865    17.705    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.082    19.111    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -17.705    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.483ns  (logic 5.288ns (28.610%)  route 13.195ns (71.390%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.116    14.215 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[1]_i_2__53/O
                         net (fo=1, routed)           0.452    14.667    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[1]_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.328    14.995 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[1]_i_1__113/O
                         net (fo=2, routed)           0.463    15.458    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.582 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__1/O
                         net (fo=2, routed)           0.687    16.270    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.394 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__1/O
                         net (fo=1, routed)           0.433    16.827    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[1]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.124    16.951 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__5/O
                         net (fo=2, routed)           0.785    17.735    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg_1[0]
    RAMB18_X2Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.759    18.739    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.235    
                         clock uncertainty           -0.082    19.153    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.621    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.735    
  -------------------------------------------------------------------
                         slack                                  0.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.630    -0.534    mfp_sys/top/cpu/core/siu/_cdreset/clk_out1
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_18
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.904    -0.769    mfp_sys/top/cpu/core/siu/_siu_coldreset/clk_out1
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/C
                         clock pessimism              0.236    -0.534    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.076    -0.458    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.140%)  route 0.219ns (60.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y4           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]/Q
                         net (fo=33, routed)          0.219    -0.162    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ADDRARDADDR[15]
    RAMB36_X0Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.958    -0.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/clk_out1
    RAMB36_X0Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.284    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/siu/_wmreset/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.632    -0.532    mfp_sys/top/cpu/core/siu/_wmreset/clk_out1
    SLICE_X41Y11         FDRE                                         r  mfp_sys/top/cpu/core/siu/_wmreset/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/siu/_wmreset/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.335    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_3
    SLICE_X41Y11         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.908    -0.765    mfp_sys/top/cpu/core/siu/_siu_softreset/clk_out1
    SLICE_X41Y11         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X41Y11         FDRE (Hold_fdre_C_D)         0.075    -0.457    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.635    -0.529    mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/clk_out1
    SLICE_X33Y12         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.332    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/D[6]
    SLICE_X33Y12         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.908    -0.765    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X33Y12         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.237    -0.529    
    SLICE_X33Y12         FDRE (Hold_fdre_C_D)         0.075    -0.454    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.402%)  route 0.223ns (57.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.629    -0.535    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y23         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep/Q
                         net (fo=17, routed)          0.223    -0.148    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg_0[5]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.943    -0.730    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/clk_out1
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.458    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.275    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.216%)  route 0.228ns (61.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.638    -0.526    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y12          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/Q
                         net (fo=17, routed)          0.228    -0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[2]
    RAMB36_X0Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.953    -0.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.251    -0.469    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.617%)  route 0.230ns (58.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/Q
                         net (fo=22, routed)          0.230    -0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ADDRARDADDR[9]
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.272    -0.444    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.635    -0.529    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/clk_out1
    SLICE_X68Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.053    -0.335    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[7]_6[2]
    SLICE_X69Y2          LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[2]_i_1__127/O
                         net (fo=1, routed)           0.000    -0.290    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[2]
    SLICE_X69Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X69Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.247    -0.516    
    SLICE_X69Y2          FDRE (Hold_fdre_C_D)         0.092    -0.424    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.527%)  route 0.278ns (68.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.408 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.278    -0.130    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A1
    SLICE_X60Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.902    -0.771    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X60Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.251    -0.521    
    SLICE_X60Y13         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.266    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.527%)  route 0.278ns (68.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.408 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.278    -0.130    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A1
    SLICE_X60Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.902    -0.771    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X60Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.251    -0.521    
    SLICE_X60Y13         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.266    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y0      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y1      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.760ns  (logic 5.314ns (28.326%)  route 13.446ns (71.674%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.116    14.371 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[2]_i_2__34/O
                         net (fo=1, routed)           0.440    14.811    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[2]_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.328    15.139 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[2]_i_1__108/O
                         net (fo=2, routed)           0.481    15.619    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[2]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.743 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__2/O
                         net (fo=2, routed)           0.809    16.552    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_1
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.676 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__2/O
                         net (fo=1, routed)           0.643    17.319    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[2]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.150    17.469 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.543    18.012    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_1[0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.084    19.100    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.734    18.366    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.366    
                         arrival time                         -18.012    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.760ns  (logic 5.314ns (28.326%)  route 13.446ns (71.674%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.116    14.371 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[2]_i_2__34/O
                         net (fo=1, routed)           0.440    14.811    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[2]_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.328    15.139 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[2]_i_1__108/O
                         net (fo=2, routed)           0.481    15.619    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[2]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.743 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__2/O
                         net (fo=2, routed)           0.809    16.552    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_1
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.676 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__2/O
                         net (fo=1, routed)           0.643    17.319    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[2]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.150    17.469 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.543    18.012    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_1[0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.084    19.100    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.734    18.366    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.366    
                         arrival time                         -18.012    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.587ns  (logic 5.116ns (27.525%)  route 13.471ns (72.475%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124    14.223 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_2__177/O
                         net (fo=1, routed)           0.448    14.671    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[0]_2
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.795 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[0]_i_1__334/O
                         net (fo=2, routed)           0.164    14.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[0]
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_66/O
                         net (fo=2, routed)           0.688    15.771    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.124    15.895 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_49/O
                         net (fo=1, routed)           0.851    16.746    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[0]
    SLICE_X62Y13         LUT3 (Prop_lut3_I2_O)        0.148    16.894 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.945    17.839    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg_1[0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.736    18.374    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.374    
                         arrival time                         -17.839    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.550ns  (logic 5.116ns (27.580%)  route 13.434ns (72.420%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124    14.223 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_2__177/O
                         net (fo=1, routed)           0.448    14.671    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[0]_2
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.795 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[0]_i_1__334/O
                         net (fo=2, routed)           0.164    14.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[0]
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_66/O
                         net (fo=2, routed)           0.688    15.771    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.124    15.895 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_49/O
                         net (fo=1, routed)           0.851    16.746    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[0]
    SLICE_X62Y13         LUT3 (Prop_lut3_I2_O)        0.148    16.894 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.908    17.802    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg_1[0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.736    18.374    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.374    
                         arrival time                         -17.802    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.719ns  (logic 5.288ns (28.250%)  route 13.431ns (71.750%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.116    14.215 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[1]_i_2__53/O
                         net (fo=1, routed)           0.452    14.667    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[1]_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.328    14.995 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[1]_i_1__113/O
                         net (fo=2, routed)           0.463    15.458    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.582 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__1/O
                         net (fo=2, routed)           0.617    16.200    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.324 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_2__7/O
                         net (fo=1, routed)           0.682    17.006    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[5]
    SLICE_X65Y18         LUT3 (Prop_lut3_I2_O)        0.124    17.130 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.841    17.971    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_1[0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.084    19.146    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -17.971    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.707ns  (logic 5.288ns (28.267%)  route 13.419ns (71.733%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.116    14.215 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[1]_i_2__53/O
                         net (fo=1, routed)           0.452    14.667    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[1]_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.328    14.995 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[1]_i_1__113/O
                         net (fo=2, routed)           0.463    15.458    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.582 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__1/O
                         net (fo=2, routed)           0.617    16.200    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.324 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_2__7/O
                         net (fo=1, routed)           0.682    17.006    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[5]
    SLICE_X65Y18         LUT3 (Prop_lut3_I2_O)        0.124    17.130 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.829    17.959    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_1[0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.084    19.146    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -17.959    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.572ns  (logic 5.092ns (27.417%)  route 13.480ns (72.583%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.124    14.379 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_4__15/O
                         net (fo=1, routed)           0.456    14.835    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[3]_3
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.959 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[3]_i_2__47/O
                         net (fo=2, routed)           0.316    15.275    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[3]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.399 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__3/O
                         net (fo=2, routed)           0.527    15.926    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_2
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.050 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__3/O
                         net (fo=1, routed)           0.667    16.716    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[3]
    SLICE_X63Y16         LUT3 (Prop_lut3_I2_O)        0.124    16.840 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.984    17.824    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.084    19.109    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.577    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -17.824    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.276ns  (logic 5.314ns (29.076%)  route 12.962ns (70.924%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.116    14.371 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[2]_i_2__34/O
                         net (fo=1, routed)           0.440    14.811    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[2]_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.328    15.139 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[2]_i_1__108/O
                         net (fo=2, routed)           0.481    15.619    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[2]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.743 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__2/O
                         net (fo=2, routed)           0.387    16.131    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_1
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.124    16.255 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_2__8/O
                         net (fo=1, routed)           0.573    16.828    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[6]
    SLICE_X63Y16         LUT3 (Prop_lut3_I2_O)        0.150    16.978 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.551    17.528    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg_1[0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.084    19.100    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    18.360    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.360    
                         arrival time                         -17.528    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.453ns  (logic 5.092ns (27.595%)  route 13.361ns (72.405%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.124    14.379 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_4__15/O
                         net (fo=1, routed)           0.456    14.835    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[3]_3
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.959 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[3]_i_2__47/O
                         net (fo=2, routed)           0.316    15.275    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[3]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.399 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__3/O
                         net (fo=2, routed)           0.527    15.926    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_2
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.050 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__3/O
                         net (fo=1, routed)           0.667    16.716    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[3]
    SLICE_X63Y16         LUT3 (Prop_lut3_I2_O)        0.124    16.840 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.865    17.705    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.084    19.109    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.577    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -17.705    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.483ns  (logic 5.288ns (28.610%)  route 13.195ns (71.390%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.116    14.215 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[1]_i_2__53/O
                         net (fo=1, routed)           0.452    14.667    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[1]_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.328    14.995 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[1]_i_1__113/O
                         net (fo=2, routed)           0.463    15.458    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.582 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__1/O
                         net (fo=2, routed)           0.687    16.270    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.394 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__1/O
                         net (fo=1, routed)           0.433    16.827    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[1]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.124    16.951 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__5/O
                         net (fo=2, routed)           0.785    17.735    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg_1[0]
    RAMB18_X2Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.759    18.739    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.235    
                         clock uncertainty           -0.084    19.151    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.619    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                         -17.735    
  -------------------------------------------------------------------
                         slack                                  0.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.630    -0.534    mfp_sys/top/cpu/core/siu/_cdreset/clk_out1
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_18
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.904    -0.769    mfp_sys/top/cpu/core/siu/_siu_coldreset/clk_out1
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/C
                         clock pessimism              0.236    -0.534    
                         clock uncertainty            0.084    -0.450    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.076    -0.374    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.140%)  route 0.219ns (60.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y4           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]/Q
                         net (fo=33, routed)          0.219    -0.162    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ADDRARDADDR[15]
    RAMB36_X0Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.958    -0.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/clk_out1
    RAMB36_X0Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.084    -0.381    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.201    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/siu/_wmreset/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.632    -0.532    mfp_sys/top/cpu/core/siu/_wmreset/clk_out1
    SLICE_X41Y11         FDRE                                         r  mfp_sys/top/cpu/core/siu/_wmreset/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/siu/_wmreset/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.335    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_3
    SLICE_X41Y11         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.908    -0.765    mfp_sys/top/cpu/core/siu/_siu_softreset/clk_out1
    SLICE_X41Y11         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.084    -0.448    
    SLICE_X41Y11         FDRE (Hold_fdre_C_D)         0.075    -0.373    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.635    -0.529    mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/clk_out1
    SLICE_X33Y12         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.332    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/D[6]
    SLICE_X33Y12         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.908    -0.765    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X33Y12         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.237    -0.529    
                         clock uncertainty            0.084    -0.445    
    SLICE_X33Y12         FDRE (Hold_fdre_C_D)         0.075    -0.370    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.402%)  route 0.223ns (57.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.629    -0.535    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y23         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep/Q
                         net (fo=17, routed)          0.223    -0.148    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg_0[5]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.943    -0.730    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/clk_out1
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.458    
                         clock uncertainty            0.084    -0.375    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.192    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.216%)  route 0.228ns (61.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.638    -0.526    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y12          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/Q
                         net (fo=17, routed)          0.228    -0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[2]
    RAMB36_X0Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.953    -0.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.251    -0.469    
                         clock uncertainty            0.084    -0.386    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.203    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.617%)  route 0.230ns (58.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/Q
                         net (fo=22, routed)          0.230    -0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ADDRARDADDR[9]
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.272    -0.444    
                         clock uncertainty            0.084    -0.361    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.178    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.635    -0.529    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/clk_out1
    SLICE_X68Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.053    -0.335    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[7]_6[2]
    SLICE_X69Y2          LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[2]_i_1__127/O
                         net (fo=1, routed)           0.000    -0.290    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[2]
    SLICE_X69Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X69Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.247    -0.516    
                         clock uncertainty            0.084    -0.432    
    SLICE_X69Y2          FDRE (Hold_fdre_C_D)         0.092    -0.340    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.527%)  route 0.278ns (68.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.408 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.278    -0.130    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A1
    SLICE_X60Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.902    -0.771    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X60Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.251    -0.521    
                         clock uncertainty            0.084    -0.437    
    SLICE_X60Y13         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.182    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.527%)  route 0.278ns (68.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.408 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.278    -0.130    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A1
    SLICE_X60Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.902    -0.771    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X60Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.251    -0.521    
                         clock uncertainty            0.084    -0.437    
    SLICE_X60Y13         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.182    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.760ns  (logic 5.314ns (28.326%)  route 13.446ns (71.674%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.116    14.371 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[2]_i_2__34/O
                         net (fo=1, routed)           0.440    14.811    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[2]_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.328    15.139 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[2]_i_1__108/O
                         net (fo=2, routed)           0.481    15.619    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[2]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.743 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__2/O
                         net (fo=2, routed)           0.809    16.552    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_1
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.676 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__2/O
                         net (fo=1, routed)           0.643    17.319    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[2]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.150    17.469 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.543    18.012    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_1[0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.084    19.100    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.734    18.366    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.366    
                         arrival time                         -18.012    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.760ns  (logic 5.314ns (28.326%)  route 13.446ns (71.674%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.116    14.371 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[2]_i_2__34/O
                         net (fo=1, routed)           0.440    14.811    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[2]_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.328    15.139 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[2]_i_1__108/O
                         net (fo=2, routed)           0.481    15.619    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[2]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.743 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__2/O
                         net (fo=2, routed)           0.809    16.552    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_1
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.676 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__2/O
                         net (fo=1, routed)           0.643    17.319    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[2]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.150    17.469 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.543    18.012    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_1[0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.084    19.100    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.734    18.366    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.366    
                         arrival time                         -18.012    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.587ns  (logic 5.116ns (27.525%)  route 13.471ns (72.475%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124    14.223 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_2__177/O
                         net (fo=1, routed)           0.448    14.671    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[0]_2
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.795 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[0]_i_1__334/O
                         net (fo=2, routed)           0.164    14.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[0]
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_66/O
                         net (fo=2, routed)           0.688    15.771    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.124    15.895 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_49/O
                         net (fo=1, routed)           0.851    16.746    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[0]
    SLICE_X62Y13         LUT3 (Prop_lut3_I2_O)        0.148    16.894 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.945    17.839    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg_1[0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.736    18.374    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.374    
                         arrival time                         -17.839    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.550ns  (logic 5.116ns (27.580%)  route 13.434ns (72.420%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.124    14.223 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_2__177/O
                         net (fo=1, routed)           0.448    14.671    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[0]_2
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.795 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[0]_i_1__334/O
                         net (fo=2, routed)           0.164    14.959    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[0]
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.083 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_66/O
                         net (fo=2, routed)           0.688    15.771    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.124    15.895 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_49/O
                         net (fo=1, routed)           0.851    16.746    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[0]
    SLICE_X62Y13         LUT3 (Prop_lut3_I2_O)        0.148    16.894 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.908    17.802    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg_1[0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.736    18.374    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.374    
                         arrival time                         -17.802    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.719ns  (logic 5.288ns (28.250%)  route 13.431ns (71.750%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.116    14.215 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[1]_i_2__53/O
                         net (fo=1, routed)           0.452    14.667    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[1]_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.328    14.995 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[1]_i_1__113/O
                         net (fo=2, routed)           0.463    15.458    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.582 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__1/O
                         net (fo=2, routed)           0.617    16.200    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.324 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_2__7/O
                         net (fo=1, routed)           0.682    17.006    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[5]
    SLICE_X65Y18         LUT3 (Prop_lut3_I2_O)        0.124    17.130 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.841    17.971    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_1[0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.084    19.146    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -17.971    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.707ns  (logic 5.288ns (28.267%)  route 13.419ns (71.733%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.116    14.215 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[1]_i_2__53/O
                         net (fo=1, routed)           0.452    14.667    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[1]_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.328    14.995 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[1]_i_1__113/O
                         net (fo=2, routed)           0.463    15.458    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.582 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__1/O
                         net (fo=2, routed)           0.617    16.200    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.324 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_2__7/O
                         net (fo=1, routed)           0.682    17.006    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[5]
    SLICE_X65Y18         LUT3 (Prop_lut3_I2_O)        0.124    17.130 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_1__8/O
                         net (fo=2, routed)           0.829    17.959    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg_1[0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.084    19.146    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -17.959    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.572ns  (logic 5.092ns (27.417%)  route 13.480ns (72.583%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.124    14.379 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_4__15/O
                         net (fo=1, routed)           0.456    14.835    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[3]_3
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.959 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[3]_i_2__47/O
                         net (fo=2, routed)           0.316    15.275    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[3]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.399 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__3/O
                         net (fo=2, routed)           0.527    15.926    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_2
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.050 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__3/O
                         net (fo=1, routed)           0.667    16.716    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[3]
    SLICE_X63Y16         LUT3 (Prop_lut3_I2_O)        0.124    16.840 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.984    17.824    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.084    19.109    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.577    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -17.824    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.276ns  (logic 5.314ns (29.076%)  route 12.962ns (70.924%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.116    14.371 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[2]_i_2__34/O
                         net (fo=1, routed)           0.440    14.811    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[2]_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I5_O)        0.328    15.139 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[2]_i_1__108/O
                         net (fo=2, routed)           0.481    15.619    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[2]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.743 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__2/O
                         net (fo=2, routed)           0.387    16.131    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_1
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.124    16.255 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_2__8/O
                         net (fo=1, routed)           0.573    16.828    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[6]
    SLICE_X63Y16         LUT3 (Prop_lut3_I2_O)        0.150    16.978 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.551    17.528    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg_1[0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.084    19.100    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    18.360    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.360    
                         arrival time                         -17.528    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.453ns  (logic 5.092ns (27.595%)  route 13.361ns (72.405%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.754    14.255    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.124    14.379 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_4__15/O
                         net (fo=1, routed)           0.456    14.835    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[3]_3
    SLICE_X59Y15         LUT6 (Prop_lut6_I5_O)        0.124    14.959 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[3]_i_2__47/O
                         net (fo=2, routed)           0.316    15.275    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[3]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.399 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__3/O
                         net (fo=2, routed)           0.527    15.926    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_2
    SLICE_X63Y16         LUT6 (Prop_lut6_I5_O)        0.124    16.050 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__3/O
                         net (fo=1, routed)           0.667    16.716    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[3]
    SLICE_X63Y16         LUT3 (Prop_lut3_I2_O)        0.124    16.840 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.865    17.705    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.084    19.109    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.577    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -17.705    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.483ns  (logic 5.288ns (28.610%)  route 13.195ns (71.390%))
  Logic Levels:           26  (CARRY4=4 LUT2=3 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X40Y24         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.419    -0.329 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.080     0.752    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/D[0]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.048 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5/O
                         net (fo=1, routed)           0.686     1.734    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_5__5_n_0
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.858 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5/O
                         net (fo=1, routed)           0.000     1.858    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_i_4__5_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.390 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.390    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.504 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/match0_carry__0/CO[3]
                         net (fo=7, routed)           0.952     3.455    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_2
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.124     3.579 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3/O
                         net (fo=22, routed)          0.968     4.548    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[17]_i_4__3_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.672 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13/O
                         net (fo=1, routed)           0.430     5.102    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_2__13_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.226 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[6]_i_1__39/O
                         net (fo=12, routed)          0.834     6.060    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[36]_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.184 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.184    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.716 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.873 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.597     7.470    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.329     7.799 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.307     8.106    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.230 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30/O
                         net (fo=1, routed)           0.151     8.381    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_30_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.505 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_26/O
                         net (fo=2, routed)           0.166     8.671    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]_5
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16/O
                         net (fo=2, routed)           0.419     9.214    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__16_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.338 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__10/O
                         net (fo=1, routed)           0.302     9.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[2]_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.765 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__58/O
                         net (fo=2, routed)           0.667    10.431    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/mmu_dcmode[2]
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.124    10.555 f  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__181/O
                         net (fo=6, routed)           0.621    11.176    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/wt_nwa
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.149    11.325 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_2__180/O
                         net (fo=5, routed)           0.650    11.975    mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q_reg[2]_1
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.332    12.307 r  mfp_sys/top/cpu/core/cpz/_config1w_13_0_/cregister/cregister/q[0]_i_1__356/O
                         net (fo=7, routed)           0.489    12.796    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/wb
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.920 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_3__109/O
                         net (fo=3, routed)           0.457    13.377    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_2
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.124    13.501 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[3]_i_3__22/O
                         net (fo=7, routed)           0.598    14.099    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q_reg[0]_1
    SLICE_X56Y17         LUT4 (Prop_lut4_I0_O)        0.116    14.215 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[1]_i_2__53/O
                         net (fo=1, routed)           0.452    14.667    mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q_reg[1]_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.328    14.995 r  mfp_sys/top/cpu/core/dcc/_lsbe_md_3_0_/q[1]_i_1__113/O
                         net (fo=2, routed)           0.463    15.458    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_18__3[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.582 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_27__1/O
                         net (fo=2, routed)           0.687    16.270    mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.394 r  mfp_sys/top/cpu/core/dcc/_ev_word_1_1_/mem_reg_i_18__1/O
                         net (fo=1, routed)           0.433    16.827    mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/dcc_writemask[1]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.124    16.951 r  mfp_sys/top/cpu/core/dcc/_sb_valid_bits_3_0_/cregister/cregister/mem_reg_i_9__5/O
                         net (fo=2, routed)           0.785    17.735    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg_1[0]
    RAMB18_X2Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        1.759    18.739    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.235    
                         clock uncertainty           -0.084    19.151    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.619    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.619    
                         arrival time                         -17.735    
  -------------------------------------------------------------------
                         slack                                  0.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.630    -0.534    mfp_sys/top/cpu/core/siu/_cdreset/clk_out1
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_18
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.904    -0.769    mfp_sys/top/cpu/core/siu/_siu_coldreset/clk_out1
    SLICE_X41Y15         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/C
                         clock pessimism              0.236    -0.534    
                         clock uncertainty            0.084    -0.450    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.076    -0.374    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.140%)  route 0.219ns (60.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y4           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[17]/Q
                         net (fo=33, routed)          0.219    -0.162    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ADDRARDADDR[15]
    RAMB36_X0Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.958    -0.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/clk_out1
    RAMB36_X0Y0          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.084    -0.381    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.201    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/siu/_wmreset/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.632    -0.532    mfp_sys/top/cpu/core/siu/_wmreset/clk_out1
    SLICE_X41Y11         FDRE                                         r  mfp_sys/top/cpu/core/siu/_wmreset/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  mfp_sys/top/cpu/core/siu/_wmreset/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.335    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_3
    SLICE_X41Y11         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.908    -0.765    mfp_sys/top/cpu/core/siu/_siu_softreset/clk_out1
    SLICE_X41Y11         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.084    -0.448    
    SLICE_X41Y11         FDRE (Hold_fdre_C_D)         0.075    -0.373    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.635    -0.529    mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/clk_out1
    SLICE_X33Y12         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.332    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/D[6]
    SLICE_X33Y12         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.908    -0.765    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X33Y12         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.237    -0.529    
                         clock uncertainty            0.084    -0.445    
    SLICE_X33Y12         FDRE (Hold_fdre_C_D)         0.075    -0.370    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.402%)  route 0.223ns (57.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.629    -0.535    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y23         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[7]_rep/Q
                         net (fo=17, routed)          0.223    -0.148    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg_0[5]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.943    -0.730    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/clk_out1
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.458    
                         clock uncertainty            0.084    -0.375    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.192    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b2/ram_reg
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.216%)  route 0.228ns (61.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.638    -0.526    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y12          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/Q
                         net (fo=17, routed)          0.228    -0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[2]
    RAMB36_X0Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.953    -0.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.251    -0.469    
                         clock uncertainty            0.084    -0.386    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.203    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.617%)  route 0.230ns (58.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[11]/Q
                         net (fo=22, routed)          0.230    -0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ADDRARDADDR[9]
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.272    -0.444    
                         clock uncertainty            0.084    -0.361    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.178    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.635    -0.529    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/clk_out1
    SLICE_X68Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_7_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.053    -0.335    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[7]_6[2]
    SLICE_X69Y2          LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[2]_i_1__127/O
                         net (fo=1, routed)           0.000    -0.290    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[2]
    SLICE_X69Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X69Y2          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.247    -0.516    
                         clock uncertainty            0.084    -0.432    
    SLICE_X69Y2          FDRE (Hold_fdre_C_D)         0.092    -0.340    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.527%)  route 0.278ns (68.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.408 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.278    -0.130    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A1
    SLICE_X60Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.902    -0.771    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X60Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.251    -0.521    
                         clock uncertainty            0.084    -0.437    
    SLICE_X60Y13         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.182    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.527%)  route 0.278ns (68.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.408 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.278    -0.130    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A1
    SLICE_X60Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8149, routed)        0.902    -0.771    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X60Y13         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.251    -0.521    
                         clock uncertainty            0.084    -0.437    
    SLICE_X60Y13         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.182    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.052    





