#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\FPGA\iverilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\FPGA\iverilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\FPGA\iverilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\FPGA\iverilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\FPGA\iverilog\iverilog\lib\ivl\va_math.vpi";
S_00000181df84bb30 .scope module, "tb_mux4_1" "tb_mux4_1" 2 4;
 .timescale -9 -9;
v00000181df756c50_0 .var "clk", 0 0;
v00000181df753a60_0 .var "d0", 1 0;
v00000181df753b00_0 .var "d1", 1 0;
v00000181df753ba0_0 .var "d2", 1 0;
v00000181df753c40_0 .var "d3", 1 0;
v00000181df753ce0_0 .net "mux_out", 1 0, L_00000181df759600;  1 drivers
v00000181df753d80_0 .var "sel", 1 0;
S_00000181df7568e0 .scope module, "m1" "mux4_1" 2 34, 3 3 0, S_00000181df84bb30;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "d0";
    .port_info 1 /INPUT 2 "d1";
    .port_info 2 /INPUT 2 "d2";
    .port_info 3 /INPUT 2 "d3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 2 "mux_out";
L_00000181df759600 .functor BUFZ 2, v00000181df756b10_0, C4<00>, C4<00>, C4<00>;
v00000181df7234f0_0 .net "d0", 1 0, v00000181df753a60_0;  1 drivers
v00000181df723140_0 .net "d1", 1 0, v00000181df753b00_0;  1 drivers
v00000181df84bcc0_0 .net "d2", 1 0, v00000181df753ba0_0;  1 drivers
v00000181df84bd60_0 .net "d3", 1 0, v00000181df753c40_0;  1 drivers
v00000181df756a70_0 .net "mux_out", 1 0, L_00000181df759600;  alias, 1 drivers
v00000181df756b10_0 .var "mux_out_reg", 1 0;
v00000181df756bb0_0 .net "sel", 1 0, v00000181df753d80_0;  1 drivers
E_00000181df7459b0/0 .event anyedge, v00000181df756bb0_0, v00000181df7234f0_0, v00000181df723140_0, v00000181df84bcc0_0;
E_00000181df7459b0/1 .event anyedge, v00000181df84bd60_0;
E_00000181df7459b0 .event/or E_00000181df7459b0/0, E_00000181df7459b0/1;
    .scope S_00000181df7568e0;
T_0 ;
    %wait E_00000181df7459b0;
    %load/vec4 v00000181df756bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %load/vec4 v00000181df7234f0_0;
    %store/vec4 v00000181df756b10_0, 0, 2;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v00000181df7234f0_0;
    %store/vec4 v00000181df756b10_0, 0, 2;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v00000181df723140_0;
    %store/vec4 v00000181df756b10_0, 0, 2;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v00000181df84bcc0_0;
    %store/vec4 v00000181df756b10_0, 0, 2;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v00000181df84bd60_0;
    %store/vec4 v00000181df756b10_0, 0, 2;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000181df84bb30;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000181df756c50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000181df753b00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000181df753ba0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000181df753c40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000181df753a60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000181df753d80_0, 0, 2;
    %end;
    .thread T_1;
    .scope S_00000181df84bb30;
T_2 ;
    %delay 5, 0;
    %load/vec4 v00000181df756c50_0;
    %inv;
    %store/vec4 v00000181df756c50_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000181df84bb30;
T_3 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000181df753b00_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000181df753ba0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000181df753c40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000181df753a60_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000181df753d80_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000181df753d80_0, 0;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000181df753d80_0, 0;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000181df753d80_0, 0;
    %delay 50, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000181df84bb30;
T_4 ;
    %vpi_call 2 45 "$dumpfile", "tb_mux4_1.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000181df84bb30 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_mux4_1.v";
    "././mux4_1.v";
