Analysis & Synthesis report for DE2_70_TOP
Sun Jul 14 10:13:55 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4
 17. Parameter Settings for User Entity Instance: testbench:testbench
 18. Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop
 19. Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpMux:fpMux
 20. Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop
 21. Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub1
 22. Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub2
 23. Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub3
 24. Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub4
 25. Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub5
 26. Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub6
 27. Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub7
 28. Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub8
 29. Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub9
 30. Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_compare:trailing_zeros_limit_comparator
 31. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 32. Parameter Settings for Inferred Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0
 33. altshift_taps Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd"
 35. Port Connectivity Checks: "fpAccmTop:fpAccmTop"
 36. SignalTap II Logic Analyzer Settings
 37. Elapsed Time Per Partition
 38. Connections to In-System Debugging Instance "auto_signaltap_0"
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jul 14 10:13:55 2024            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; DE2_70_TOP                                       ;
; Top-level Entity Name              ; DE2_70_TOP                                       ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 6,189                                            ;
;     Total combinational functions  ; 2,575                                            ;
;     Dedicated logic registers      ; 5,007                                            ;
; Total registers                    ; 5007                                             ;
; Total pins                         ; 530                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 174,628                                          ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; DE2_70_TOP         ; DE2_70_TOP         ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; ip/DE2_70_TOP.v                  ; yes             ; User Verilog HDL File        ; D:/prj/NewAIChip/DE2_70_fpAccm/ip/DE2_70_TOP.v                                 ;         ;
; db/fpadd.v                       ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/fpadd.v                                      ;         ;
; ip/fpMux.v                       ; yes             ; User Verilog HDL File        ; D:/prj/NewAIChip/DE2_70_fpAccm/ip/fpMux.v                                      ;         ;
; ip/fpAddTop.v                    ; yes             ; User Verilog HDL File        ; D:/prj/NewAIChip/DE2_70_fpAccm/ip/fpAddTop.v                                   ;         ;
; ip/fpAccmTop.v                   ; yes             ; User Verilog HDL File        ; D:/prj/NewAIChip/DE2_70_fpAccm/ip/fpAccmTop.v                                  ;         ;
; ip/testbench.v                   ; yes             ; User Verilog HDL File        ; D:/prj/NewAIChip/DE2_70_fpAccm/ip/testbench.v                                  ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf              ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                  ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                 ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc      ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; db/add_sub_ore.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/add_sub_ore.tdf                              ;         ;
; db/add_sub_lre.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/add_sub_lre.tdf                              ;         ;
; db/add_sub_2ji.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/add_sub_2ji.tdf                              ;         ;
; db/add_sub_nqe.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/add_sub_nqe.tdf                              ;         ;
; db/add_sub_o8j.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/add_sub_o8j.tdf                              ;         ;
; db/add_sub_6se.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/add_sub_6se.tdf                              ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf              ;         ;
; comptree.inc                     ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/comptree.inc                 ;         ;
; db/cmpr_aag.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/cmpr_aag.tdf                                 ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_dt14.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/altsyncram_dt14.tdf                          ;         ;
; db/altsyncram_lhq1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/altsyncram_lhq1.tdf                          ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; db/mux_eoc.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/mux_eoc.tdf                                  ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/decode_rqf.tdf                               ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_vdi.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/cntr_vdi.tdf                                 ;         ;
; db/cmpr_dcc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/cmpr_dcc.tdf                                 ;         ;
; db/cntr_v1j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/cntr_v1j.tdf                                 ;         ;
; db/cntr_1ci.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/cntr_1ci.tdf                                 ;         ;
; db/cmpr_9cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/cmpr_9cc.tdf                                 ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/cntr_gui.tdf                                 ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/cmpr_5cc.tdf                                 ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf            ;         ;
; db/shift_taps_ofm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/shift_taps_ofm.tdf                           ;         ;
; db/altsyncram_7461.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/altsyncram_7461.tdf                          ;         ;
; db/add_sub_gvd.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/add_sub_gvd.tdf                              ;         ;
; db/cntr_kkf.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/cntr_kkf.tdf                                 ;         ;
; db/cmpr_6cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/cmpr_6cc.tdf                                 ;         ;
; db/cntr_74h.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/prj/NewAIChip/DE2_70_fpAccm/db/cntr_74h.tdf                                 ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 6,189   ;
;                                             ;         ;
; Total combinational functions               ; 2575    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 1352    ;
;     -- 3 input functions                    ; 853     ;
;     -- <=2 input functions                  ; 370     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 2335    ;
;     -- arithmetic mode                      ; 240     ;
;                                             ;         ;
; Total registers                             ; 5007    ;
;     -- Dedicated logic registers            ; 5007    ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 530     ;
; Total memory bits                           ; 174628  ;
; Embedded Multiplier 9-bit elements          ; 0       ;
; Maximum fan-out node                        ; iCLK_50 ;
; Maximum fan-out                             ; 3192    ;
; Total fan-out                               ; 30347   ;
; Average fan-out                             ; 3.58    ;
+---------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                      ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_70_TOP                                                                                             ; 2575 (2)          ; 5007 (1)     ; 174628      ; 0            ; 0       ; 0         ; 530  ; 0            ; |DE2_70_TOP                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |fpAccmTop:fpAccmTop|                                                                                ; 959 (92)          ; 517 (95)     ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |fpAddTop:fpAddTop|                                                                               ; 731 (0)           ; 324 (7)      ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |fpadd:fpadd|                                                                                  ; 731 (0)           ; 317 (0)      ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|                                 ; 731 (271)         ; 317 (223)    ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component                                                                                                                                                                                                                                                                  ; work         ;
;                |altshift_taps:man_res_is_not_zero_dffe31_rtl_0|                                         ; 9 (0)             ; 6 (0)        ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0                                                                                                                                                                                                                   ; work         ;
;                   |shift_taps_ofm:auto_generated|                                                       ; 9 (2)             ; 6 (3)        ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_ofm:auto_generated                                                                                                                                                                                     ; work         ;
;                      |altsyncram_7461:altsyncram4|                                                      ; 0 (0)             ; 0 (0)        ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4                                                                                                                                                         ; work         ;
;                      |cntr_74h:cntr5|                                                                   ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_ofm:auto_generated|cntr_74h:cntr5                                                                                                                                                                      ; work         ;
;                      |cntr_kkf:cntr1|                                                                   ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_ofm:auto_generated|cntr_kkf:cntr1                                                                                                                                                                      ; work         ;
;                |fpadd_altbarrel_shift_6hb:rbarrel_shift|                                                ; 106 (106)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altbarrel_shift_6hb:rbarrel_shift                                                                                                                                                                                                                          ; work         ;
;                |fpadd_altbarrel_shift_h0e:lbarrel_shift|                                                ; 111 (111)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altbarrel_shift_h0e:lbarrel_shift                                                                                                                                                                                                                          ; work         ;
;                |fpadd_altpriority_encoder_e48:trailing_zeros_cnt|                                       ; 31 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                 ; work         ;
;                   |fpadd_altpriority_encoder_fj8:altpriority_encoder24|                                 ; 14 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_e48:trailing_zeros_cnt|fpadd_altpriority_encoder_fj8:altpriority_encoder24                                                                                                                                                             ; work         ;
;                      |fpadd_altpriority_encoder_vh8:altpriority_encoder26|                              ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_e48:trailing_zeros_cnt|fpadd_altpriority_encoder_fj8:altpriority_encoder24|fpadd_altpriority_encoder_vh8:altpriority_encoder26                                                                                                         ; work         ;
;                         |fpadd_altpriority_encoder_qh8:altpriority_encoder28|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_e48:trailing_zeros_cnt|fpadd_altpriority_encoder_fj8:altpriority_encoder24|fpadd_altpriority_encoder_vh8:altpriority_encoder26|fpadd_altpriority_encoder_qh8:altpriority_encoder28                                                     ; work         ;
;                      |fpadd_altpriority_encoder_vh8:altpriority_encoder27|                              ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_e48:trailing_zeros_cnt|fpadd_altpriority_encoder_fj8:altpriority_encoder24|fpadd_altpriority_encoder_vh8:altpriority_encoder27                                                                                                         ; work         ;
;                         |fpadd_altpriority_encoder_qh8:altpriority_encoder28|                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_e48:trailing_zeros_cnt|fpadd_altpriority_encoder_fj8:altpriority_encoder24|fpadd_altpriority_encoder_vh8:altpriority_encoder27|fpadd_altpriority_encoder_qh8:altpriority_encoder28                                                     ; work         ;
;                         |fpadd_altpriority_encoder_qh8:altpriority_encoder29|                           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_e48:trailing_zeros_cnt|fpadd_altpriority_encoder_fj8:altpriority_encoder24|fpadd_altpriority_encoder_vh8:altpriority_encoder27|fpadd_altpriority_encoder_qh8:altpriority_encoder29                                                     ; work         ;
;                            |fpadd_altpriority_encoder_nh8:altpriority_encoder30|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_e48:trailing_zeros_cnt|fpadd_altpriority_encoder_fj8:altpriority_encoder24|fpadd_altpriority_encoder_vh8:altpriority_encoder27|fpadd_altpriority_encoder_qh8:altpriority_encoder29|fpadd_altpriority_encoder_nh8:altpriority_encoder30 ; work         ;
;                |fpadd_altpriority_encoder_qb6:leading_zeroes_cnt|                                       ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                 ; work         ;
;                |lpm_add_sub:add_sub1|                                                                   ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                             ; work         ;
;                   |add_sub_ore:auto_generated|                                                          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub1|add_sub_ore:auto_generated                                                                                                                                                                                                                  ; work         ;
;                |lpm_add_sub:add_sub2|                                                                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                             ; work         ;
;                   |add_sub_ore:auto_generated|                                                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub2|add_sub_ore:auto_generated                                                                                                                                                                                                                  ; work         ;
;                |lpm_add_sub:add_sub3|                                                                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                             ; work         ;
;                   |add_sub_lre:auto_generated|                                                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub3|add_sub_lre:auto_generated                                                                                                                                                                                                                  ; work         ;
;                |lpm_add_sub:add_sub4|                                                                   ; 55 (0)            ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                             ; work         ;
;                   |add_sub_2ji:auto_generated|                                                          ; 55 (55)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub4|add_sub_2ji:auto_generated                                                                                                                                                                                                                  ; work         ;
;                |lpm_add_sub:add_sub5|                                                                   ; 54 (0)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                             ; work         ;
;                   |add_sub_2ji:auto_generated|                                                          ; 54 (54)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub5|add_sub_2ji:auto_generated                                                                                                                                                                                                                  ; work         ;
;                |lpm_add_sub:add_sub6|                                                                   ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                             ; work         ;
;                   |add_sub_nqe:auto_generated|                                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub6|add_sub_nqe:auto_generated                                                                                                                                                                                                                  ; work         ;
;                |lpm_add_sub:add_sub7|                                                                   ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                             ; work         ;
;                   |add_sub_o8j:auto_generated|                                                          ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub7|add_sub_o8j:auto_generated                                                                                                                                                                                                                  ; work         ;
;                |lpm_add_sub:add_sub8|                                                                   ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                             ; work         ;
;                   |add_sub_6se:auto_generated|                                                          ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub8|add_sub_6se:auto_generated                                                                                                                                                                                                                  ; work         ;
;                |lpm_add_sub:add_sub9|                                                                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                                             ; work         ;
;                   |add_sub_nqe:auto_generated|                                                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub9|add_sub_nqe:auto_generated                                                                                                                                                                                                                  ; work         ;
;                |lpm_compare:trailing_zeros_limit_comparator|                                            ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                      ; work         ;
;                   |cmpr_aag:auto_generated|                                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_aag:auto_generated                                                                                                                                                                                              ; work         ;
;       |fpMux:fpMux|                                                                                     ; 136 (136)         ; 98 (98)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpMux:fpMux                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 120 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 119 (81)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 1374 (1)          ; 4346 (682)   ; 174592      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 1373 (0)          ; 3664 (0)     ; 174592      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 1373 (21)         ; 3664 (1394)  ; 174592      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                   ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                               ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                                                                     ; work         ;
;                |lpm_mux:mux|                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                       ; work         ;
;                   |mux_eoc:auto_generated|                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_eoc:auto_generated                                                                                                                                                                ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 174592      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                  ; work         ;
;                |altsyncram_dt14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 174592      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dt14:auto_generated                                                                                                                                                                                   ; work         ;
;                   |altsyncram_lhq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 174592      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dt14:auto_generated|altsyncram_lhq1:altsyncram1                                                                                                                                                       ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                   ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 75 (75)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                       ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 798 (1)           ; 1721 (1)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                              ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 682 (0)           ; 1705 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 1023 (1023)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                    ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 682 (0)           ; 682 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                          ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 115 (115)         ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 423 (14)          ; 403 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                 ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 11 (0)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                       ; work         ;
;                   |cntr_vdi:auto_generated|                                                             ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vdi:auto_generated                                                                                               ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                ; work         ;
;                   |cntr_v1j:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated                                                                                                                        ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                      ; work         ;
;                   |cntr_1ci:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_1ci:auto_generated                                                                                                              ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                         ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                                                                 ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 341 (341)         ; 341 (341)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                 ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                              ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                            ; work         ;
;    |testbench:testbench|                                                                                ; 120 (120)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_70_TOP|testbench:testbench                                                                                                                                                                                                                                                                                                                                                          ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 3            ; 12           ; 3            ; 12           ; 36     ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dt14:auto_generated|altsyncram_lhq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 512          ; 341          ; 512          ; 341          ; 174592 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                      ;
+--------+---------------+---------+--------------+--------------+---------------------------------------------------------------+-------------------------------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                               ; IP Include File                           ;
+--------+---------------+---------+--------------+--------------+---------------------------------------------------------------+-------------------------------------------+
; Altera ; ALTFP_ADD_SUB ; N/A     ; N/A          ; N/A          ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd ; D:/prj/NewAIChip/DE2_70_fpAccm/db/fpadd.v ;
+--------+---------------+---------+--------------+--------------+---------------------------------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                             ;
+---------------------------------------------+--------------------------------------------------+
; Register name                               ; Reason for Removal                               ;
+---------------------------------------------+--------------------------------------------------+
; fpAccmTop:fpAccmTop|rPipelineData[1..22]    ; Merged with fpAccmTop:fpAccmTop|rPipelineData[0] ;
; testbench:testbench|rDataA[1..22]           ; Merged with testbench:testbench|rDataA[0]        ;
; testbench:testbench|oDataNum[2,4..9,11..15] ; Merged with testbench:testbench|oDataNum[10]     ;
; testbench:testbench|oDataNum[10]            ; Stuck at GND due to stuck port data_in           ;
; testbench:testbench|rState[3]               ; Stuck at GND due to stuck port clock_enable      ;
; testbench:testbench|rDataA[0]               ; Stuck at GND due to stuck port data_in           ;
; fpAccmTop:fpAccmTop|rPipelineData[0]        ; Stuck at GND due to stuck port data_in           ;
; Total Number of Removed Registers = 60      ;                                                  ;
+---------------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                          ;
+-------------------------------+--------------------------------+---------------------------------------------------------------------+
; Register name                 ; Reason for Removal             ; Registers Removed due to This Register                              ;
+-------------------------------+--------------------------------+---------------------------------------------------------------------+
; testbench:testbench|rState[3] ; Stuck at GND                   ; testbench:testbench|rDataA[0], fpAccmTop:fpAccmTop|rPipelineData[0] ;
;                               ; due to stuck port clock_enable ;                                                                     ;
+-------------------------------+--------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5007  ;
; Number of registers using Synchronous Clear  ; 90    ;
; Number of registers using Synchronous Load   ; 109   ;
; Number of registers using Asynchronous Clear ; 2086  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1348  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                              ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; testbench:testbench|rDataA[23]                                                                                                                                                                 ; 5       ;
; testbench:testbench|rDataA[25]                                                                                                                                                                 ; 5       ;
; testbench:testbench|rDataA[26]                                                                                                                                                                 ; 5       ;
; testbench:testbench|rDataA[27]                                                                                                                                                                 ; 5       ;
; testbench:testbench|rDataA[28]                                                                                                                                                                 ; 5       ;
; testbench:testbench|rDataA[29]                                                                                                                                                                 ; 5       ;
; testbench:testbench|oSysRst_n                                                                                                                                                                  ; 418     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_ofm:auto_generated|dffe6 ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                  ; 1       ;
; Total number of inverted registers = 22                                                                                                                                                        ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                          ; Megafunction                                                                                                                                 ; Type       ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_res_is_not_zero_dffe4  ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_res_is_not_zero_dffe3  ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_res_is_not_zero_dffe31 ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|sign_res_dffe4             ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|sign_res_dffe3             ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|sign_dffe31                ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|round_bit_dffe3            ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|round_bit_dffe31           ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|round_bit_dffe21           ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|sticky_bit_dffe3           ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|sticky_bit_dffe31          ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|sticky_bit_dffe21          ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_res_dffe21[0..7]       ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_res_dffe2[0..7]        ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|data_exp_dffe1[0..7]       ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[1]                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[17] ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[23]                                                                                                                           ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[29]                                                                                                                           ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpMux:fpMux|rTmpData[27]                                                                                                                         ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; Yes        ; |DE2_70_TOP|fpAccmTop:fpAccmTop|ofpAccmResult[7]                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[18] ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[4]                                                                                                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |DE2_70_TOP|fpAccmTop:fpAccmTop|rDataNumCnt[9]                                                                                                                                   ;
; 5:1                ; 23 bits   ; 69 LEs        ; 23 LEs               ; 46 LEs                 ; Yes        ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpMux:fpMux|rTmpData[12]                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[23] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[24] ;
; 19:1               ; 4 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |DE2_70_TOP|testbench:testbench|oDataNum[3]                                                                                                                                      ;
; 20:1               ; 3 bits    ; 39 LEs        ; 3 LEs                ; 36 LEs                 ; Yes        ; |DE2_70_TOP|testbench:testbench|rDataA[31]                                                                                                                                       ;
; 20:1               ; 2 bits    ; 26 LEs        ; 8 LEs                ; 18 LEs                 ; Yes        ; |DE2_70_TOP|testbench:testbench|rState[3]                                                                                                                                        ;
; 20:1               ; 8 bits    ; 104 LEs       ; 8 LEs                ; 96 LEs                 ; Yes        ; |DE2_70_TOP|testbench:testbench|rCnt[0]                                                                                                                                          ;
; 20:1               ; 6 bits    ; 78 LEs        ; 6 LEs                ; 72 LEs                 ; Yes        ; |DE2_70_TOP|testbench:testbench|rDataA[29]                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altbarrel_shift_6hb:rbarrel_shift|result[8]        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altbarrel_shift_6hb:rbarrel_shift|result[0]        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE2_70_TOP|fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altbarrel_shift_6hb:rbarrel_shift|result[3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                            ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |DE2_70_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_ofm:auto_generated|altsyncram_7461:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testbench:testbench ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; CLKFREQ        ; 25000000 ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; ADDLATENCY     ; 7     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpMux:fpMux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
; ADDLATENCY     ; 7     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub1 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_ore ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub2 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_ore ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub3 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_lre ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub4 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 28          ; Signed Integer                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                ;
; USE_WYS                ; ON          ; Untyped                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_2ji ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub5 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 28          ; Signed Integer                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                ;
; USE_WYS                ; ON          ; Untyped                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_2ji ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub6 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_nqe ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub7 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                ;
; USE_WYS                ; ON          ; Untyped                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_o8j ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub8 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 26          ; Signed Integer                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_6se ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub9 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_nqe ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                                                                           ;
+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6          ; Signed Integer                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED     ; Untyped                                                                                                                                                        ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                                                                                                        ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                                                                                                        ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                                                                                                             ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER         ; cmpr_aag   ; Untyped                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                                                                 ;
+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 341                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 341                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_node_crc_hiword                             ; 13850                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_node_crc_loword                             ; 218                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 1046                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                      ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                   ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                                                   ;
; WIDTH          ; 12             ; Untyped                                                                                                                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER ; shift_taps_ofm ; Untyped                                                                                                                                                                   ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                     ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                      ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                          ;
; Entity Instance            ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                          ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                          ;
;     -- WIDTH               ; 12                                                                                                                                                         ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpAccmTop:fpAccmTop"                                                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oError        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; oErrInpuGTNum ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 341                 ; 341              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                   ;
+-------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                        ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                       ; Details ;
+-------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|nan       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|nan_flag_dffe5              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|nan       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|nan_flag_dffe5              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|overflow  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|overflow_flag_dffe5         ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|overflow  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|overflow_flag_dffe5         ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|underflow ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|underflow_flag_dffe5        ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|underflow ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|underflow_flag_dffe5        ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|zero      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|zero_flag_n_dffe5~_wirecell ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|zero      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|zero_flag_n_dffe5~_wirecell ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[0]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[0]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[10]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[10]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[11]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[11]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[12]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[12]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[13]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[13]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[14]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[14]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[15]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[15]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[16]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[16]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[17]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[17]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[18]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[18]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[18]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[18]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[19]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[19]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[19]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[19]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[1]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[1]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[20]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[20]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[20]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[20]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[21]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[21]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[21]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[21]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[22]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[22]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[22]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[22]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[23]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[23]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[23]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[23]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[24]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[24]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[24]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[24]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[25]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[25]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[25]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[25]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[26]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[26]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[26]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[26]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[27]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[27]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[27]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[27]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[28]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[28]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[28]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[28]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[29]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[29]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[29]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[29]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[2]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[2]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[30]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[30]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[30]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[30]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[31]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[31]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[31]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[31]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[3]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[3]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[4]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[4]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[5]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[5]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[6]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[6]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[7]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[7]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[8]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[8]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[9]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataA[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[9]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[0]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[0]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[10]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[10]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[11]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[11]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[12]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[12]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[13]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[13]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[14]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[14]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[15]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[15]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[16]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[16]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[17]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[17]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[18]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[18]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[18]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[18]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[19]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[19]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[19]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[19]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[1]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[1]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[20]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[20]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[20]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[20]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[21]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[21]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[21]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[21]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[22]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[22]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[22]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[22]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[23]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[23]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[23]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[23]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[24]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[24]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[24]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[24]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[25]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[25]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[25]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[25]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[26]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[26]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[26]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[26]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[27]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[27]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[27]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[27]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[28]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[28]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[28]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[28]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[29]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[29]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[29]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[29]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[2]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[2]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[30]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[30]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[30]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[30]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[31]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[31]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[31]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[31]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[3]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[3]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[4]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[4]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[5]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[5]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[6]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[6]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[7]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[7]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[8]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[8]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[9]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|iDataB[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[9]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oRegState[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|rDly[0]                                                                                           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oRegState[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|rDly[0]                                                                                           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oRegState[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|rDly[1]                                                                                           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oRegState[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|rDly[1]                                                                                           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oRegState[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|rDly[2]                                                                                           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oRegState[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|rDly[2]                                                                                           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oRegState[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|rDly[3]                                                                                           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oRegState[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|rDly[3]                                                                                           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oRegState[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|rDly[4]                                                                                           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oRegState[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|rDly[4]                                                                                           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oRegState[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|rDly[5]                                                                                           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oRegState[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|rDly[5]                                                                                           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oRegState[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|rDly[6]                                                                                           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oRegState[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|rDly[6]                                                                                           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[0]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[0]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[0]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[0]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[10]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[10]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[10]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[10]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[11]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[11]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[11]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[11]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[12]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[12]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[12]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[12]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[13]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[13]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[13]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[13]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[14]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[14]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[14]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[14]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[15]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[15]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[15]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[15]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[16]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[16]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[16]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[16]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[17]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[17]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[17]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[17]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[18]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[18]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[18]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[18]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[19]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[19]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[19]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[19]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[1]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[1]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[1]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[1]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[20]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[20]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[20]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[20]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[21]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[21]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[21]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[21]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[22]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[22]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[22]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[22]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[23]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[0]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[23]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[0]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[24]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[1]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[24]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[1]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[25]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[2]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[25]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[2]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[26]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[3]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[26]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[3]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[27]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[4]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[27]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[4]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[28]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[5]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[28]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[5]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[29]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[6]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[29]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[6]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[2]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[2]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[2]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[2]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[30]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[7]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[30]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[7]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[31]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|sign_out_dffe5              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[31]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|sign_out_dffe5              ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[3]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[3]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[3]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[3]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[4]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[4]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[4]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[4]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[5]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[5]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[5]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[5]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[6]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[6]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[6]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[6]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[7]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[7]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[7]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[7]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[8]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[8]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[8]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[8]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[9]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[9]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|oSum[9]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[9]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[16]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[16]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[17]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[17]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[18]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[18]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[19]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[19]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[20]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[20]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[21]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[21]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[22]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[22]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[23]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|wData[23]~0                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[23]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|wData[23]~0                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[24]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|wData[24]~1                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[24]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|wData[24]~1                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[25]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|wData[25]~2                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[25]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|wData[25]~2                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[26]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|wData[26]~3                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[26]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|wData[26]~3                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[27]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|wData[27]~4                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[27]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|wData[27]~4                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[28]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|wData[28]~5                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[28]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|wData[28]~5                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[29]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|wData[29]~6                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[29]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|wData[29]~6                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[30]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|wData[30]~7                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[30]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|wData[30]~7                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[31]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|wData[31]~8                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[31]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|wData[31]~8                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataA[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[0]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[0]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[10]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[10]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[11]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[11]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[12]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[12]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[13]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[13]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[14]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[14]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[15]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[15]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[16]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[16]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[16]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[16]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[17]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[17]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[17]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[17]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[18]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[18]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[18]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[18]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[19]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[19]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[19]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[19]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[1]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[1]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[20]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[20]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[20]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[20]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[21]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[21]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[21]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[21]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[22]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[22]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[22]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[22]           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[23]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[0]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[23]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[0]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[24]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[1]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[24]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[1]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[25]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[2]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[25]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[2]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[26]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[3]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[26]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[3]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[27]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[4]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[27]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[4]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[28]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[5]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[28]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[5]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[29]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[6]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[29]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[6]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[2]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[2]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[30]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[7]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[30]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|exp_out_dffe5[7]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[31]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|sign_out_dffe5              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[31]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|sign_out_dffe5              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[3]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[3]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[4]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[4]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[5]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[5]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[6]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[6]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[7]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[7]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[8]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[8]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[9]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDataB[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_out_dffe5[9]            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDvalA                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[23]~0                                                                                            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDvalA                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[23]~0                                                                                            ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDvalB                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|rDly[6]                                                                                           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|iDvalB                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|rDly[6]                                                                                           ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[0]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[0]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[10]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[10]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[11]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[11]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[12]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[12]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[13]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[13]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[14]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[14]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[15]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[15]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[16]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[16]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[16]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[16]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[17]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[17]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[17]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[17]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[18]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[18]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[18]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[18]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[19]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[19]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[19]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[19]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[1]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[1]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[20]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[20]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[20]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[20]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[21]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[21]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[21]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[21]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[22]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[22]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[22]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[22]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[23]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[23]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[23]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[23]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[24]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[24]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[24]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[24]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[25]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[25]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[25]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[25]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[26]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[26]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[26]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[26]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[27]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[27]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[27]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[27]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[28]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[28]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[28]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[28]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[29]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[29]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[29]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[29]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[2]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[2]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[30]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[30]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[30]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[30]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[31]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[31]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[31]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[31]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[3]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[3]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[4]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[4]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[5]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[5]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[6]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[6]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[7]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[7]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[8]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[8]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[9]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataA[9]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[0]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[0]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[10]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[10]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[11]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[11]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[12]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[12]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[13]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[13]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[14]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[14]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[15]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[15]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[16]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[16]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[16]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[16]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[17]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[17]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[17]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[17]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[18]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[18]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[18]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[18]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[19]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[19]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[19]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[19]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[1]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[1]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[20]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[20]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[20]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[20]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[21]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[21]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[21]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[21]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[22]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[22]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[22]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[22]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[23]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[23]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[23]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[23]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[24]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[24]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[24]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[24]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[25]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[25]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[25]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[25]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[26]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[26]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[26]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[26]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[27]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[27]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[27]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[27]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[28]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[28]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[28]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[28]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[29]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[29]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[29]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[29]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[2]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[2]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[30]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[30]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[30]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[30]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[31]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[31]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[31]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[31]                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[3]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[3]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[4]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[4]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[5]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[5]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[6]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[6]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[7]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[7]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[8]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[8]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[9]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|fpMux:fpMux|oDataB[9]                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|iClk                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Clock                                                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|iClk                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Clock                                                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|oDataNum[0]                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|oDataNum[0]                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[10]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[10]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[11]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[11]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[12]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[12]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[13]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[13]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[14]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[14]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[15]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[15]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|oDataNum[1]                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|oDataNum[1]                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|oDataNum[3]                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|oDataNum[3]                                                                                                         ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[7]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[7]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[8]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[8]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[9]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDataNum[9]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|iDval                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|oDval                                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|iDval                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|oDval                                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|iRst_n                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|oSysRst_n~_wirecell                                                                                                 ; N/A     ;
; fpAccmTop:fpAccmTop|iRst_n                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|oSysRst_n~_wirecell                                                                                                 ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[0]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[0]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[10]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[10]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[11]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[11]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[12]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[12]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[13]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[13]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[14]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[14]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[15]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[15]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[16]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[16]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[17]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[17]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[18]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[18]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[19]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[19]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[1]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[1]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[20]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[20]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[21]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[21]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[22]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[22]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[23]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|rDataA[23]~_wirecell                                                                                                ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[23]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|rDataA[23]~_wirecell                                                                                                ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[24]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|rDataA[24]                                                                                                          ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[24]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|rDataA[24]                                                                                                          ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[25]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|rDataA[25]~_wirecell                                                                                                ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[25]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|rDataA[25]~_wirecell                                                                                                ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[26]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|rDataA[26]~_wirecell                                                                                                ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[26]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|rDataA[26]~_wirecell                                                                                                ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[27]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|rDataA[27]~_wirecell                                                                                                ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[27]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|rDataA[27]~_wirecell                                                                                                ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[28]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|rDataA[28]~_wirecell                                                                                                ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[28]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|rDataA[28]~_wirecell                                                                                                ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[29]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|rDataA[29]~_wirecell                                                                                                ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[29]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|rDataA[29]~_wirecell                                                                                                ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[2]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[2]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[30]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|rDataA[30]                                                                                                          ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[30]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|rDataA[30]                                                                                                          ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[31]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|rDataA[31]                                                                                                          ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[31]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; testbench:testbench|rDataA[31]                                                                                                          ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[3]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[3]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[4]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[4]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[5]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[5]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[6]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[6]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[7]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[7]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[8]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[8]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[9]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|ifpData[9]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|oDone                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|oDone                                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|oDone                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|oDone                                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|oDval                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|oDval                                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|oDval                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|oDval                                                                                                               ; N/A     ;
; fpAccmTop:fpAccmTop|oErrInpuGTNum                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|oErrInpuGTNum                                                                                                       ; N/A     ;
; fpAccmTop:fpAccmTop|oErrInpuGTNum                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|oErrInpuGTNum                                                                                                       ; N/A     ;
; fpAccmTop:fpAccmTop|oError                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|oError~0                                                                                                            ; N/A     ;
; fpAccmTop:fpAccmTop|oError                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|oError~0                                                                                                            ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[0]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[0]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[10]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[10]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[10]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[10]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[11]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[11]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[11]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[11]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[12]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[12]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[12]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[12]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[13]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[13]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[13]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[13]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[14]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[14]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[14]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[14]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[15]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[15]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[15]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[15]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[16]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[16]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[16]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[16]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[17]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[17]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[17]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[17]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[18]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[18]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[18]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[18]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[19]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[19]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[19]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[19]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[1]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[1]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[20]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[20]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[20]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[20]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[21]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[21]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[21]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[21]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[22]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[22]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[22]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[22]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[23]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[23]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[23]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[23]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[24]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[24]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[24]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[24]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[25]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[25]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[25]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[25]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[26]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[26]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[26]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[26]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[27]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[27]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[27]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[27]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[28]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[28]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[28]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[28]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[29]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[29]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[29]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[29]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[2]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[2]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[30]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[30]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[30]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[30]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[31]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[31]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[31]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[31]                                                                                                   ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[3]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[3]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[4]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[4]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[5]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[5]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[6]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[6]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[7]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[7]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[8]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[8]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[8]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[8]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[9]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[9]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|ofpAccmResult[9]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|ofpAccmResult[9]                                                                                                    ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[0]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[0]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[10]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[10]                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[10]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[10]                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[11]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[11]                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[11]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[11]                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[12]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[12]                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[12]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[12]                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[13]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[13]                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[13]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[13]                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[14]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[14]                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[14]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[14]                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[15]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[15]                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[15]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[15]                                                                                                     ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[1]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[1]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[1]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[1]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[2]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[2]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[2]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[2]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[3]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[3]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[3]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[3]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[4]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[4]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[4]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[4]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[5]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[5]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[5]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[5]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[6]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[6]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[6]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[6]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[7]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[7]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[7]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[7]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[8]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[8]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[8]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[8]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[9]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[9]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rDataNumCnt[9]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rDataNumCnt[9]                                                                                                      ; N/A     ;
; fpAccmTop:fpAccmTop|rFinal                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rFinal                                                                                                              ; N/A     ;
; fpAccmTop:fpAccmTop|rFinal                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fpAccmTop:fpAccmTop|rFinal                                                                                                              ; N/A     ;
; iCLK_50                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iCLK_50                                                                                                                                 ; N/A     ;
+-------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Jul 14 10:13:29 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70_TOP -c DE2_70_TOP
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file ip/de2_70_top.v
    Info (12023): Found entity 1: DE2_70_TOP
Warning (12136): Clear box output file D:/prj/NewAIChip/DE2_70_fpAccm/ip/fpadd.v is not compatible with the current compile. Used regenerated output file D:/prj/NewAIChip/DE2_70_fpAccm/db/fpadd.v for elaboration
Info (12021): Found 22 design units, including 22 entities, in source file db/fpadd.v
    Info (12023): Found entity 1: fpadd_altbarrel_shift_h0e
    Info (12023): Found entity 2: fpadd_altbarrel_shift_6hb
    Info (12023): Found entity 3: fpadd_altpriority_encoder_3v7
    Info (12023): Found entity 4: fpadd_altpriority_encoder_3e8
    Info (12023): Found entity 5: fpadd_altpriority_encoder_6v7
    Info (12023): Found entity 6: fpadd_altpriority_encoder_6e8
    Info (12023): Found entity 7: fpadd_altpriority_encoder_bv7
    Info (12023): Found entity 8: fpadd_altpriority_encoder_be8
    Info (12023): Found entity 9: fpadd_altpriority_encoder_r08
    Info (12023): Found entity 10: fpadd_altpriority_encoder_rf8
    Info (12023): Found entity 11: fpadd_altpriority_encoder_qb6
    Info (12023): Found entity 12: fpadd_altpriority_encoder_nh8
    Info (12023): Found entity 13: fpadd_altpriority_encoder_qh8
    Info (12023): Found entity 14: fpadd_altpriority_encoder_vh8
    Info (12023): Found entity 15: fpadd_altpriority_encoder_fj8
    Info (12023): Found entity 16: fpadd_altpriority_encoder_n28
    Info (12023): Found entity 17: fpadd_altpriority_encoder_q28
    Info (12023): Found entity 18: fpadd_altpriority_encoder_v28
    Info (12023): Found entity 19: fpadd_altpriority_encoder_f48
    Info (12023): Found entity 20: fpadd_altpriority_encoder_e48
    Info (12023): Found entity 21: fpadd_altfp_add_sub_d4m
    Info (12023): Found entity 22: fpadd
Info (12021): Found 1 design units, including 1 entities, in source file ip/fpmux.v
    Info (12023): Found entity 1: fpMux
Info (12021): Found 1 design units, including 1 entities, in source file ip/fpaddtop.v
    Info (12023): Found entity 1: fpAddTop
Warning (10238): Verilog Module Declaration warning at fpAccmTop.v(18): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "fpAccmTop"
Info (12021): Found 1 design units, including 1 entities, in source file ip/fpaccmtop.v
    Info (12023): Found entity 1: fpAccmTop
Info (12021): Found 1 design units, including 1 entities, in source file ip/testbench.v
    Info (12023): Found entity 1: testbench
Warning (10236): Verilog HDL Implicit Net warning at DE2_70_TOP.v(430): created implicit net for "wRst_n"
Info (12127): Elaborating entity "DE2_70_TOP" for the top level hierarchy
Warning (10034): Output port "oHEX0_D" at DE2_70_TOP.v(248) has no driver
Warning (10034): Output port "oHEX1_D" at DE2_70_TOP.v(250) has no driver
Warning (10034): Output port "oHEX2_D" at DE2_70_TOP.v(252) has no driver
Warning (10034): Output port "oHEX3_D" at DE2_70_TOP.v(254) has no driver
Warning (10034): Output port "oHEX4_D" at DE2_70_TOP.v(256) has no driver
Warning (10034): Output port "oHEX5_D" at DE2_70_TOP.v(258) has no driver
Warning (10034): Output port "oHEX6_D" at DE2_70_TOP.v(260) has no driver
Warning (10034): Output port "oHEX7_D" at DE2_70_TOP.v(262) has no driver
Warning (10034): Output port "oLEDG" at DE2_70_TOP.v(265) has no driver
Warning (10034): Output port "oLEDR" at DE2_70_TOP.v(266) has no driver
Warning (10034): Output port "oDRAM0_A" at DE2_70_TOP.v(277) has no driver
Warning (10034): Output port "oDRAM1_A" at DE2_70_TOP.v(278) has no driver
Warning (10034): Output port "oDRAM0_BA" at DE2_70_TOP.v(291) has no driver
Warning (10034): Output port "oDRAM1_BA" at DE2_70_TOP.v(292) has no driver
Warning (10034): Output port "oFLASH_A" at DE2_70_TOP.v(300) has no driver
Warning (10034): Output port "oSRAM_A" at DE2_70_TOP.v(311) has no driver
Warning (10034): Output port "oSRAM_BE_N" at DE2_70_TOP.v(315) has no driver
Warning (10034): Output port "oOTG_A" at DE2_70_TOP.v(325) has no driver
Warning (10034): Output port "oVGA_R" at DE2_70_TOP.v(364) has no driver
Warning (10034): Output port "oVGA_G" at DE2_70_TOP.v(365) has no driver
Warning (10034): Output port "oVGA_B" at DE2_70_TOP.v(366) has no driver
Warning (10034): Output port "oHEX0_DP" at DE2_70_TOP.v(249) has no driver
Warning (10034): Output port "oHEX1_DP" at DE2_70_TOP.v(251) has no driver
Warning (10034): Output port "oHEX2_DP" at DE2_70_TOP.v(253) has no driver
Warning (10034): Output port "oHEX3_DP" at DE2_70_TOP.v(255) has no driver
Warning (10034): Output port "oHEX4_DP" at DE2_70_TOP.v(257) has no driver
Warning (10034): Output port "oHEX5_DP" at DE2_70_TOP.v(259) has no driver
Warning (10034): Output port "oHEX6_DP" at DE2_70_TOP.v(261) has no driver
Warning (10034): Output port "oHEX7_DP" at DE2_70_TOP.v(263) has no driver
Warning (10034): Output port "oUART_TXD" at DE2_70_TOP.v(268) has no driver
Warning (10034): Output port "oUART_CTS" at DE2_70_TOP.v(270) has no driver
Warning (10034): Output port "oIRDA_TXD" at DE2_70_TOP.v(273) has no driver
Warning (10034): Output port "oDRAM0_LDQM0" at DE2_70_TOP.v(279) has no driver
Warning (10034): Output port "oDRAM1_LDQM0" at DE2_70_TOP.v(280) has no driver
Warning (10034): Output port "oDRAM0_UDQM1" at DE2_70_TOP.v(281) has no driver
Warning (10034): Output port "oDRAM1_UDQM1" at DE2_70_TOP.v(282) has no driver
Warning (10034): Output port "oDRAM0_WE_N" at DE2_70_TOP.v(283) has no driver
Warning (10034): Output port "oDRAM1_WE_N" at DE2_70_TOP.v(284) has no driver
Warning (10034): Output port "oDRAM0_CAS_N" at DE2_70_TOP.v(285) has no driver
Warning (10034): Output port "oDRAM1_CAS_N" at DE2_70_TOP.v(286) has no driver
Warning (10034): Output port "oDRAM0_RAS_N" at DE2_70_TOP.v(287) has no driver
Warning (10034): Output port "oDRAM1_RAS_N" at DE2_70_TOP.v(288) has no driver
Warning (10034): Output port "oDRAM0_CS_N" at DE2_70_TOP.v(289) has no driver
Warning (10034): Output port "oDRAM1_CS_N" at DE2_70_TOP.v(290) has no driver
Warning (10034): Output port "oDRAM0_CLK" at DE2_70_TOP.v(293) has no driver
Warning (10034): Output port "oDRAM1_CLK" at DE2_70_TOP.v(294) has no driver
Warning (10034): Output port "oDRAM0_CKE" at DE2_70_TOP.v(295) has no driver
Warning (10034): Output port "oDRAM1_CKE" at DE2_70_TOP.v(296) has no driver
Warning (10034): Output port "oFLASH_WE_N" at DE2_70_TOP.v(301) has no driver
Warning (10034): Output port "oFLASH_RST_N" at DE2_70_TOP.v(302) has no driver
Warning (10034): Output port "oFLASH_WP_N" at DE2_70_TOP.v(303) has no driver
Warning (10034): Output port "oFLASH_BYTE_N" at DE2_70_TOP.v(305) has no driver
Warning (10034): Output port "oFLASH_OE_N" at DE2_70_TOP.v(306) has no driver
Warning (10034): Output port "oFLASH_CE_N" at DE2_70_TOP.v(307) has no driver
Warning (10034): Output port "oSRAM_ADSC_N" at DE2_70_TOP.v(312) has no driver
Warning (10034): Output port "oSRAM_ADSP_N" at DE2_70_TOP.v(313) has no driver
Warning (10034): Output port "oSRAM_ADV_N" at DE2_70_TOP.v(314) has no driver
Warning (10034): Output port "oSRAM_CE1_N" at DE2_70_TOP.v(316) has no driver
Warning (10034): Output port "oSRAM_CE2" at DE2_70_TOP.v(317) has no driver
Warning (10034): Output port "oSRAM_CE3_N" at DE2_70_TOP.v(318) has no driver
Warning (10034): Output port "oSRAM_CLK" at DE2_70_TOP.v(319) has no driver
Warning (10034): Output port "oSRAM_GW_N" at DE2_70_TOP.v(320) has no driver
Warning (10034): Output port "oSRAM_OE_N" at DE2_70_TOP.v(321) has no driver
Warning (10034): Output port "oSRAM_WE_N" at DE2_70_TOP.v(322) has no driver
Warning (10034): Output port "oOTG_CS_N" at DE2_70_TOP.v(326) has no driver
Warning (10034): Output port "oOTG_OE_N" at DE2_70_TOP.v(327) has no driver
Warning (10034): Output port "oOTG_WE_N" at DE2_70_TOP.v(328) has no driver
Warning (10034): Output port "oOTG_RESET_N" at DE2_70_TOP.v(329) has no driver
Warning (10034): Output port "oOTG_DACK0_N" at DE2_70_TOP.v(336) has no driver
Warning (10034): Output port "oOTG_DACK1_N" at DE2_70_TOP.v(337) has no driver
Warning (10034): Output port "oLCD_ON" at DE2_70_TOP.v(340) has no driver
Warning (10034): Output port "oLCD_BLON" at DE2_70_TOP.v(341) has no driver
Warning (10034): Output port "oLCD_RW" at DE2_70_TOP.v(342) has no driver
Warning (10034): Output port "oLCD_EN" at DE2_70_TOP.v(343) has no driver
Warning (10034): Output port "oLCD_RS" at DE2_70_TOP.v(344) has no driver
Warning (10034): Output port "oSD_CLK" at DE2_70_TOP.v(349) has no driver
Warning (10034): Output port "oI2C_SCLK" at DE2_70_TOP.v(352) has no driver
Warning (10034): Output port "oVGA_CLOCK" at DE2_70_TOP.v(359) has no driver
Warning (10034): Output port "oVGA_HS" at DE2_70_TOP.v(360) has no driver
Warning (10034): Output port "oVGA_VS" at DE2_70_TOP.v(361) has no driver
Warning (10034): Output port "oVGA_BLANK_N" at DE2_70_TOP.v(362) has no driver
Warning (10034): Output port "oVGA_SYNC_N" at DE2_70_TOP.v(363) has no driver
Warning (10034): Output port "oENET_CMD" at DE2_70_TOP.v(369) has no driver
Warning (10034): Output port "oENET_CS_N" at DE2_70_TOP.v(370) has no driver
Warning (10034): Output port "oENET_IOW_N" at DE2_70_TOP.v(371) has no driver
Warning (10034): Output port "oENET_IOR_N" at DE2_70_TOP.v(372) has no driver
Warning (10034): Output port "oENET_RESET_N" at DE2_70_TOP.v(373) has no driver
Warning (10034): Output port "oENET_CLK" at DE2_70_TOP.v(375) has no driver
Warning (10034): Output port "oAUD_DACDAT" at DE2_70_TOP.v(380) has no driver
Warning (10034): Output port "oAUD_XCK" at DE2_70_TOP.v(382) has no driver
Warning (10034): Output port "oTD1_RESET_N" at DE2_70_TOP.v(388) has no driver
Warning (10034): Output port "oTD2_RESET_N" at DE2_70_TOP.v(393) has no driver
Info (12128): Elaborating entity "testbench" for hierarchy "testbench:testbench"
Warning (10230): Verilog HDL assignment warning at testbench.v(56): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at testbench.v(60): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testbench.v(66): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testbench.v(72): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at testbench.v(82): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testbench.v(88): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at testbench.v(99): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testbench.v(102): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at testbench.v(114): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at testbench.v(116): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "fpAccmTop" for hierarchy "fpAccmTop:fpAccmTop"
Warning (10230): Verilog HDL assignment warning at fpAccmTop.v(88): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at fpAccmTop.v(103): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "fpMux" for hierarchy "fpAccmTop:fpAccmTop|fpMux:fpMux"
Info (12128): Elaborating entity "fpAddTop" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop"
Info (12128): Elaborating entity "fpadd" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd"
Info (12128): Elaborating entity "fpadd_altfp_add_sub_d4m" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component"
Info (12128): Elaborating entity "fpadd_altbarrel_shift_h0e" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altbarrel_shift_h0e:lbarrel_shift"
Info (12128): Elaborating entity "fpadd_altbarrel_shift_6hb" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altbarrel_shift_6hb:rbarrel_shift"
Info (12128): Elaborating entity "fpadd_altpriority_encoder_qb6" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_qb6:leading_zeroes_cnt"
Info (12128): Elaborating entity "fpadd_altpriority_encoder_r08" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_qb6:leading_zeroes_cnt|fpadd_altpriority_encoder_r08:altpriority_encoder10"
Info (12128): Elaborating entity "fpadd_altpriority_encoder_bv7" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_qb6:leading_zeroes_cnt|fpadd_altpriority_encoder_r08:altpriority_encoder10|fpadd_altpriority_encoder_bv7:altpriority_encoder12"
Info (12128): Elaborating entity "fpadd_altpriority_encoder_6v7" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_qb6:leading_zeroes_cnt|fpadd_altpriority_encoder_r08:altpriority_encoder10|fpadd_altpriority_encoder_bv7:altpriority_encoder12|fpadd_altpriority_encoder_6v7:altpriority_encoder14"
Info (12128): Elaborating entity "fpadd_altpriority_encoder_3v7" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_qb6:leading_zeroes_cnt|fpadd_altpriority_encoder_r08:altpriority_encoder10|fpadd_altpriority_encoder_bv7:altpriority_encoder12|fpadd_altpriority_encoder_6v7:altpriority_encoder14|fpadd_altpriority_encoder_3v7:altpriority_encoder16"
Info (12128): Elaborating entity "fpadd_altpriority_encoder_3e8" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_qb6:leading_zeroes_cnt|fpadd_altpriority_encoder_r08:altpriority_encoder10|fpadd_altpriority_encoder_bv7:altpriority_encoder12|fpadd_altpriority_encoder_6v7:altpriority_encoder14|fpadd_altpriority_encoder_3e8:altpriority_encoder17"
Info (12128): Elaborating entity "fpadd_altpriority_encoder_6e8" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_qb6:leading_zeroes_cnt|fpadd_altpriority_encoder_r08:altpriority_encoder10|fpadd_altpriority_encoder_bv7:altpriority_encoder12|fpadd_altpriority_encoder_6e8:altpriority_encoder15"
Info (12128): Elaborating entity "fpadd_altpriority_encoder_be8" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_qb6:leading_zeroes_cnt|fpadd_altpriority_encoder_r08:altpriority_encoder10|fpadd_altpriority_encoder_be8:altpriority_encoder13"
Info (12128): Elaborating entity "fpadd_altpriority_encoder_rf8" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_qb6:leading_zeroes_cnt|fpadd_altpriority_encoder_rf8:altpriority_encoder11"
Info (12128): Elaborating entity "fpadd_altpriority_encoder_e48" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_e48:trailing_zeros_cnt"
Info (12128): Elaborating entity "fpadd_altpriority_encoder_fj8" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_e48:trailing_zeros_cnt|fpadd_altpriority_encoder_fj8:altpriority_encoder24"
Info (12128): Elaborating entity "fpadd_altpriority_encoder_vh8" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_e48:trailing_zeros_cnt|fpadd_altpriority_encoder_fj8:altpriority_encoder24|fpadd_altpriority_encoder_vh8:altpriority_encoder26"
Info (12128): Elaborating entity "fpadd_altpriority_encoder_qh8" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_e48:trailing_zeros_cnt|fpadd_altpriority_encoder_fj8:altpriority_encoder24|fpadd_altpriority_encoder_vh8:altpriority_encoder26|fpadd_altpriority_encoder_qh8:altpriority_encoder28"
Info (12128): Elaborating entity "fpadd_altpriority_encoder_nh8" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_e48:trailing_zeros_cnt|fpadd_altpriority_encoder_fj8:altpriority_encoder24|fpadd_altpriority_encoder_vh8:altpriority_encoder26|fpadd_altpriority_encoder_qh8:altpriority_encoder28|fpadd_altpriority_encoder_nh8:altpriority_encoder30"
Info (12128): Elaborating entity "fpadd_altpriority_encoder_f48" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_e48:trailing_zeros_cnt|fpadd_altpriority_encoder_f48:altpriority_encoder25"
Info (12128): Elaborating entity "fpadd_altpriority_encoder_v28" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_e48:trailing_zeros_cnt|fpadd_altpriority_encoder_f48:altpriority_encoder25|fpadd_altpriority_encoder_v28:altpriority_encoder33"
Info (12128): Elaborating entity "fpadd_altpriority_encoder_q28" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_e48:trailing_zeros_cnt|fpadd_altpriority_encoder_f48:altpriority_encoder25|fpadd_altpriority_encoder_v28:altpriority_encoder33|fpadd_altpriority_encoder_q28:altpriority_encoder35"
Info (12128): Elaborating entity "fpadd_altpriority_encoder_n28" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|fpadd_altpriority_encoder_e48:trailing_zeros_cnt|fpadd_altpriority_encoder_f48:altpriority_encoder25|fpadd_altpriority_encoder_v28:altpriority_encoder33|fpadd_altpriority_encoder_q28:altpriority_encoder35|fpadd_altpriority_encoder_n28:altpriority_encoder37"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub1"
Info (12130): Elaborated megafunction instantiation "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub1"
Info (12133): Instantiated megafunction "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub1" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ore.tdf
    Info (12023): Found entity 1: add_sub_ore
Info (12128): Elaborating entity "add_sub_ore" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub1|add_sub_ore:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub3"
Info (12130): Elaborated megafunction instantiation "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub3"
Info (12133): Instantiated megafunction "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub3" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lre.tdf
    Info (12023): Found entity 1: add_sub_lre
Info (12128): Elaborating entity "add_sub_lre" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub3|add_sub_lre:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub4"
Info (12130): Elaborated megafunction instantiation "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub4"
Info (12133): Instantiated megafunction "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub4" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "28"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2ji.tdf
    Info (12023): Found entity 1: add_sub_2ji
Info (12128): Elaborating entity "add_sub_2ji" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub4|add_sub_2ji:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub6"
Info (12130): Elaborated megafunction instantiation "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub6"
Info (12133): Instantiated megafunction "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub6" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nqe.tdf
    Info (12023): Found entity 1: add_sub_nqe
Info (12128): Elaborating entity "add_sub_nqe" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub6|add_sub_nqe:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub7"
Info (12130): Elaborated megafunction instantiation "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub7"
Info (12133): Instantiated megafunction "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub7" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_o8j.tdf
    Info (12023): Found entity 1: add_sub_o8j
Info (12128): Elaborating entity "add_sub_o8j" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub7|add_sub_o8j:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub8"
Info (12130): Elaborated megafunction instantiation "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub8"
Info (12133): Instantiated megafunction "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub8" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "26"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6se.tdf
    Info (12023): Found entity 1: add_sub_6se
Info (12128): Elaborating entity "add_sub_6se" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_add_sub:add_sub8|add_sub_6se:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_compare:trailing_zeros_limit_comparator"
Info (12130): Elaborated megafunction instantiation "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_compare:trailing_zeros_limit_comparator"
Info (12133): Instantiated megafunction "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_compare:trailing_zeros_limit_comparator" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_aag.tdf
    Info (12023): Found entity 1: cmpr_aag
Info (12128): Elaborating entity "cmpr_aag" for hierarchy "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_aag:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dt14.tdf
    Info (12023): Found entity 1: altsyncram_dt14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lhq1.tdf
    Info (12023): Found entity 1: altsyncram_lhq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf
    Info (12023): Found entity 1: mux_eoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vdi.tdf
    Info (12023): Found entity 1: cntr_vdi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_dcc.tdf
    Info (12023): Found entity 1: cmpr_dcc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf
    Info (12023): Found entity 1: cntr_v1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf
    Info (12023): Found entity 1: cntr_1ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|man_res_is_not_zero_dffe31_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 12
Info (12130): Elaborated megafunction instantiation "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0"
Info (12133): Instantiated megafunction "fpAccmTop:fpAccmTop|fpAddTop:fpAddTop|fpadd:fpadd|fpadd_altfp_add_sub_d4m:fpadd_altfp_add_sub_d4m_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ofm.tdf
    Info (12023): Found entity 1: shift_taps_ofm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7461.tdf
    Info (12023): Found entity 1: altsyncram_7461
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf
    Info (12023): Found entity 1: add_sub_gvd
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf
    Info (12023): Found entity 1: cntr_kkf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf
    Info (12023): Found entity 1: cmpr_6cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_74h.tdf
    Info (12023): Found entity 1: cntr_74h
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[10]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[12]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[13]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[14]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[15]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[16]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[17]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[18]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[19]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[20]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[21]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[22]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[23]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[24]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[25]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[26]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[27]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[28]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[29]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[30]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[31]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "DRAM_DQ[16]" has no driver
    Warning (13040): Bidir "DRAM_DQ[17]" has no driver
    Warning (13040): Bidir "DRAM_DQ[18]" has no driver
    Warning (13040): Bidir "DRAM_DQ[19]" has no driver
    Warning (13040): Bidir "DRAM_DQ[20]" has no driver
    Warning (13040): Bidir "DRAM_DQ[21]" has no driver
    Warning (13040): Bidir "DRAM_DQ[22]" has no driver
    Warning (13040): Bidir "DRAM_DQ[23]" has no driver
    Warning (13040): Bidir "DRAM_DQ[24]" has no driver
    Warning (13040): Bidir "DRAM_DQ[25]" has no driver
    Warning (13040): Bidir "DRAM_DQ[26]" has no driver
    Warning (13040): Bidir "DRAM_DQ[27]" has no driver
    Warning (13040): Bidir "DRAM_DQ[28]" has no driver
    Warning (13040): Bidir "DRAM_DQ[29]" has no driver
    Warning (13040): Bidir "DRAM_DQ[30]" has no driver
    Warning (13040): Bidir "DRAM_DQ[31]" has no driver
    Warning (13040): Bidir "FLASH_DQ[0]" has no driver
    Warning (13040): Bidir "FLASH_DQ[1]" has no driver
    Warning (13040): Bidir "FLASH_DQ[2]" has no driver
    Warning (13040): Bidir "FLASH_DQ[3]" has no driver
    Warning (13040): Bidir "FLASH_DQ[4]" has no driver
    Warning (13040): Bidir "FLASH_DQ[5]" has no driver
    Warning (13040): Bidir "FLASH_DQ[6]" has no driver
    Warning (13040): Bidir "FLASH_DQ[7]" has no driver
    Warning (13040): Bidir "FLASH_DQ[8]" has no driver
    Warning (13040): Bidir "FLASH_DQ[9]" has no driver
    Warning (13040): Bidir "FLASH_DQ[10]" has no driver
    Warning (13040): Bidir "FLASH_DQ[11]" has no driver
    Warning (13040): Bidir "FLASH_DQ[12]" has no driver
    Warning (13040): Bidir "FLASH_DQ[13]" has no driver
    Warning (13040): Bidir "FLASH_DQ[14]" has no driver
    Warning (13040): Bidir "FLASH_DQ15_AM1" has no driver
    Warning (13040): Bidir "SRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
    Warning (13040): Bidir "SRAM_DQ[16]" has no driver
    Warning (13040): Bidir "SRAM_DQ[17]" has no driver
    Warning (13040): Bidir "SRAM_DQ[18]" has no driver
    Warning (13040): Bidir "SRAM_DQ[19]" has no driver
    Warning (13040): Bidir "SRAM_DQ[20]" has no driver
    Warning (13040): Bidir "SRAM_DQ[21]" has no driver
    Warning (13040): Bidir "SRAM_DQ[22]" has no driver
    Warning (13040): Bidir "SRAM_DQ[23]" has no driver
    Warning (13040): Bidir "SRAM_DQ[24]" has no driver
    Warning (13040): Bidir "SRAM_DQ[25]" has no driver
    Warning (13040): Bidir "SRAM_DQ[26]" has no driver
    Warning (13040): Bidir "SRAM_DQ[27]" has no driver
    Warning (13040): Bidir "SRAM_DQ[28]" has no driver
    Warning (13040): Bidir "SRAM_DQ[29]" has no driver
    Warning (13040): Bidir "SRAM_DQ[30]" has no driver
    Warning (13040): Bidir "SRAM_DQ[31]" has no driver
    Warning (13040): Bidir "SRAM_DPA[0]" has no driver
    Warning (13040): Bidir "SRAM_DPA[1]" has no driver
    Warning (13040): Bidir "SRAM_DPA[2]" has no driver
    Warning (13040): Bidir "SRAM_DPA[3]" has no driver
    Warning (13040): Bidir "OTG_D[0]" has no driver
    Warning (13040): Bidir "OTG_D[1]" has no driver
    Warning (13040): Bidir "OTG_D[2]" has no driver
    Warning (13040): Bidir "OTG_D[3]" has no driver
    Warning (13040): Bidir "OTG_D[4]" has no driver
    Warning (13040): Bidir "OTG_D[5]" has no driver
    Warning (13040): Bidir "OTG_D[6]" has no driver
    Warning (13040): Bidir "OTG_D[7]" has no driver
    Warning (13040): Bidir "OTG_D[8]" has no driver
    Warning (13040): Bidir "OTG_D[9]" has no driver
    Warning (13040): Bidir "OTG_D[10]" has no driver
    Warning (13040): Bidir "OTG_D[11]" has no driver
    Warning (13040): Bidir "OTG_D[12]" has no driver
    Warning (13040): Bidir "OTG_D[13]" has no driver
    Warning (13040): Bidir "OTG_D[14]" has no driver
    Warning (13040): Bidir "OTG_D[15]" has no driver
    Warning (13040): Bidir "OTG_FSPEED" has no driver
    Warning (13040): Bidir "OTG_LSPEED" has no driver
    Warning (13040): Bidir "LCD_D[0]" has no driver
    Warning (13040): Bidir "LCD_D[1]" has no driver
    Warning (13040): Bidir "LCD_D[2]" has no driver
    Warning (13040): Bidir "LCD_D[3]" has no driver
    Warning (13040): Bidir "LCD_D[4]" has no driver
    Warning (13040): Bidir "LCD_D[5]" has no driver
    Warning (13040): Bidir "LCD_D[6]" has no driver
    Warning (13040): Bidir "LCD_D[7]" has no driver
    Warning (13040): Bidir "SD_DAT" has no driver
    Warning (13040): Bidir "SD_DAT3" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "PS2_KBDAT" has no driver
    Warning (13040): Bidir "PS2_KBCLK" has no driver
    Warning (13040): Bidir "PS2_MSDAT" has no driver
    Warning (13040): Bidir "PS2_MSCLK" has no driver
    Warning (13040): Bidir "ENET_D[0]" has no driver
    Warning (13040): Bidir "ENET_D[1]" has no driver
    Warning (13040): Bidir "ENET_D[2]" has no driver
    Warning (13040): Bidir "ENET_D[3]" has no driver
    Warning (13040): Bidir "ENET_D[4]" has no driver
    Warning (13040): Bidir "ENET_D[5]" has no driver
    Warning (13040): Bidir "ENET_D[6]" has no driver
    Warning (13040): Bidir "ENET_D[7]" has no driver
    Warning (13040): Bidir "ENET_D[8]" has no driver
    Warning (13040): Bidir "ENET_D[9]" has no driver
    Warning (13040): Bidir "ENET_D[10]" has no driver
    Warning (13040): Bidir "ENET_D[11]" has no driver
    Warning (13040): Bidir "ENET_D[12]" has no driver
    Warning (13040): Bidir "ENET_D[13]" has no driver
    Warning (13040): Bidir "ENET_D[14]" has no driver
    Warning (13040): Bidir "ENET_D[15]" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "GPIO_0[1]" has no driver
    Warning (13040): Bidir "GPIO_0[2]" has no driver
    Warning (13040): Bidir "GPIO_0[3]" has no driver
    Warning (13040): Bidir "GPIO_0[4]" has no driver
    Warning (13040): Bidir "GPIO_0[5]" has no driver
    Warning (13040): Bidir "GPIO_0[6]" has no driver
    Warning (13040): Bidir "GPIO_0[7]" has no driver
    Warning (13040): Bidir "GPIO_0[8]" has no driver
    Warning (13040): Bidir "GPIO_0[9]" has no driver
    Warning (13040): Bidir "GPIO_0[10]" has no driver
    Warning (13040): Bidir "GPIO_0[11]" has no driver
    Warning (13040): Bidir "GPIO_0[12]" has no driver
    Warning (13040): Bidir "GPIO_0[13]" has no driver
    Warning (13040): Bidir "GPIO_0[14]" has no driver
    Warning (13040): Bidir "GPIO_0[15]" has no driver
    Warning (13040): Bidir "GPIO_0[16]" has no driver
    Warning (13040): Bidir "GPIO_0[17]" has no driver
    Warning (13040): Bidir "GPIO_0[18]" has no driver
    Warning (13040): Bidir "GPIO_0[19]" has no driver
    Warning (13040): Bidir "GPIO_0[20]" has no driver
    Warning (13040): Bidir "GPIO_0[21]" has no driver
    Warning (13040): Bidir "GPIO_0[22]" has no driver
    Warning (13040): Bidir "GPIO_0[23]" has no driver
    Warning (13040): Bidir "GPIO_0[24]" has no driver
    Warning (13040): Bidir "GPIO_0[25]" has no driver
    Warning (13040): Bidir "GPIO_0[26]" has no driver
    Warning (13040): Bidir "GPIO_0[27]" has no driver
    Warning (13040): Bidir "GPIO_0[28]" has no driver
    Warning (13040): Bidir "GPIO_0[29]" has no driver
    Warning (13040): Bidir "GPIO_0[30]" has no driver
    Warning (13040): Bidir "GPIO_0[31]" has no driver
    Warning (13040): Bidir "GPIO_CLKOUT_N0" has no driver
    Warning (13040): Bidir "GPIO_CLKOUT_P0" has no driver
    Warning (13040): Bidir "GPIO_CLKOUT_N1" has no driver
    Warning (13040): Bidir "GPIO_CLKOUT_P1" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[0]~synth"
    Warning (13010): Node "GPIO_1[0]~synth"
    Warning (13010): Node "GPIO_1[1]~synth"
    Warning (13010): Node "GPIO_1[2]~synth"
    Warning (13010): Node "GPIO_1[3]~synth"
    Warning (13010): Node "GPIO_1[4]~synth"
    Warning (13010): Node "GPIO_1[5]~synth"
    Warning (13010): Node "GPIO_1[6]~synth"
    Warning (13010): Node "GPIO_1[7]~synth"
    Warning (13010): Node "GPIO_1[8]~synth"
    Warning (13010): Node "GPIO_1[9]~synth"
    Warning (13010): Node "GPIO_1[10]~synth"
    Warning (13010): Node "GPIO_1[11]~synth"
    Warning (13010): Node "GPIO_1[12]~synth"
    Warning (13010): Node "GPIO_1[13]~synth"
    Warning (13010): Node "GPIO_1[14]~synth"
    Warning (13010): Node "GPIO_1[15]~synth"
    Warning (13010): Node "GPIO_1[16]~synth"
    Warning (13010): Node "GPIO_1[17]~synth"
    Warning (13010): Node "GPIO_1[18]~synth"
    Warning (13010): Node "GPIO_1[19]~synth"
    Warning (13010): Node "GPIO_1[20]~synth"
    Warning (13010): Node "GPIO_1[21]~synth"
    Warning (13010): Node "GPIO_1[22]~synth"
    Warning (13010): Node "GPIO_1[23]~synth"
    Warning (13010): Node "GPIO_1[24]~synth"
    Warning (13010): Node "GPIO_1[25]~synth"
    Warning (13010): Node "GPIO_1[26]~synth"
    Warning (13010): Node "GPIO_1[27]~synth"
    Warning (13010): Node "GPIO_1[28]~synth"
    Warning (13010): Node "GPIO_1[29]~synth"
    Warning (13010): Node "GPIO_1[30]~synth"
    Warning (13010): Node "GPIO_1[31]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "oHEX0_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX0_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX0_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX0_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX0_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX0_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX0_D[6]" is stuck at GND
    Warning (13410): Pin "oHEX0_DP" is stuck at GND
    Warning (13410): Pin "oHEX1_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX1_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX1_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX1_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX1_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX1_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX1_D[6]" is stuck at GND
    Warning (13410): Pin "oHEX1_DP" is stuck at GND
    Warning (13410): Pin "oHEX2_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX2_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX2_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX2_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX2_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX2_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX2_D[6]" is stuck at GND
    Warning (13410): Pin "oHEX2_DP" is stuck at GND
    Warning (13410): Pin "oHEX3_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX3_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX3_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX3_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX3_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX3_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX3_D[6]" is stuck at GND
    Warning (13410): Pin "oHEX3_DP" is stuck at GND
    Warning (13410): Pin "oHEX4_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX4_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX4_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX4_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX4_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX4_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX4_D[6]" is stuck at GND
    Warning (13410): Pin "oHEX4_DP" is stuck at GND
    Warning (13410): Pin "oHEX5_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX5_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX5_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX5_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX5_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX5_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX5_D[6]" is stuck at GND
    Warning (13410): Pin "oHEX5_DP" is stuck at GND
    Warning (13410): Pin "oHEX6_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX6_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX6_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX6_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX6_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX6_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX6_D[6]" is stuck at GND
    Warning (13410): Pin "oHEX6_DP" is stuck at GND
    Warning (13410): Pin "oHEX7_D[0]" is stuck at GND
    Warning (13410): Pin "oHEX7_D[1]" is stuck at GND
    Warning (13410): Pin "oHEX7_D[2]" is stuck at GND
    Warning (13410): Pin "oHEX7_D[3]" is stuck at GND
    Warning (13410): Pin "oHEX7_D[4]" is stuck at GND
    Warning (13410): Pin "oHEX7_D[5]" is stuck at GND
    Warning (13410): Pin "oHEX7_D[6]" is stuck at GND
    Warning (13410): Pin "oHEX7_DP" is stuck at GND
    Warning (13410): Pin "oLEDG[0]" is stuck at GND
    Warning (13410): Pin "oLEDG[1]" is stuck at GND
    Warning (13410): Pin "oLEDG[2]" is stuck at GND
    Warning (13410): Pin "oLEDG[3]" is stuck at GND
    Warning (13410): Pin "oLEDG[4]" is stuck at GND
    Warning (13410): Pin "oLEDG[5]" is stuck at GND
    Warning (13410): Pin "oLEDG[6]" is stuck at GND
    Warning (13410): Pin "oLEDG[7]" is stuck at GND
    Warning (13410): Pin "oLEDG[8]" is stuck at GND
    Warning (13410): Pin "oLEDR[0]" is stuck at GND
    Warning (13410): Pin "oLEDR[1]" is stuck at GND
    Warning (13410): Pin "oLEDR[2]" is stuck at GND
    Warning (13410): Pin "oLEDR[3]" is stuck at GND
    Warning (13410): Pin "oLEDR[4]" is stuck at GND
    Warning (13410): Pin "oLEDR[5]" is stuck at GND
    Warning (13410): Pin "oLEDR[6]" is stuck at GND
    Warning (13410): Pin "oLEDR[7]" is stuck at GND
    Warning (13410): Pin "oLEDR[8]" is stuck at GND
    Warning (13410): Pin "oLEDR[9]" is stuck at GND
    Warning (13410): Pin "oLEDR[10]" is stuck at GND
    Warning (13410): Pin "oLEDR[11]" is stuck at GND
    Warning (13410): Pin "oLEDR[12]" is stuck at GND
    Warning (13410): Pin "oLEDR[13]" is stuck at GND
    Warning (13410): Pin "oLEDR[14]" is stuck at GND
    Warning (13410): Pin "oLEDR[15]" is stuck at GND
    Warning (13410): Pin "oLEDR[16]" is stuck at GND
    Warning (13410): Pin "oLEDR[17]" is stuck at GND
    Warning (13410): Pin "oUART_TXD" is stuck at GND
    Warning (13410): Pin "oUART_CTS" is stuck at GND
    Warning (13410): Pin "oIRDA_TXD" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[0]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[1]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[2]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[3]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[4]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[5]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[6]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[7]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[8]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[9]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[10]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[11]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[12]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[0]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[1]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[2]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[3]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[4]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[5]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[6]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[7]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[8]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[9]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[10]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[11]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[12]" is stuck at GND
    Warning (13410): Pin "oDRAM0_LDQM0" is stuck at GND
    Warning (13410): Pin "oDRAM1_LDQM0" is stuck at GND
    Warning (13410): Pin "oDRAM0_UDQM1" is stuck at GND
    Warning (13410): Pin "oDRAM1_UDQM1" is stuck at GND
    Warning (13410): Pin "oDRAM0_WE_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_WE_N" is stuck at GND
    Warning (13410): Pin "oDRAM0_CAS_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_CAS_N" is stuck at GND
    Warning (13410): Pin "oDRAM0_RAS_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_RAS_N" is stuck at GND
    Warning (13410): Pin "oDRAM0_CS_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_CS_N" is stuck at GND
    Warning (13410): Pin "oDRAM0_BA[0]" is stuck at GND
    Warning (13410): Pin "oDRAM0_BA[1]" is stuck at GND
    Warning (13410): Pin "oDRAM1_BA[0]" is stuck at GND
    Warning (13410): Pin "oDRAM1_BA[1]" is stuck at GND
    Warning (13410): Pin "oDRAM0_CLK" is stuck at GND
    Warning (13410): Pin "oDRAM1_CLK" is stuck at GND
    Warning (13410): Pin "oDRAM0_CKE" is stuck at GND
    Warning (13410): Pin "oDRAM1_CKE" is stuck at GND
    Warning (13410): Pin "oFLASH_A[0]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[1]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[2]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[3]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[4]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[5]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[6]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[7]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[8]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[9]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[10]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[11]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[12]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[13]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[14]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[15]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[16]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[17]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[18]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[19]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[20]" is stuck at GND
    Warning (13410): Pin "oFLASH_A[21]" is stuck at GND
    Warning (13410): Pin "oFLASH_WE_N" is stuck at GND
    Warning (13410): Pin "oFLASH_RST_N" is stuck at GND
    Warning (13410): Pin "oFLASH_WP_N" is stuck at GND
    Warning (13410): Pin "oFLASH_BYTE_N" is stuck at GND
    Warning (13410): Pin "oFLASH_OE_N" is stuck at GND
    Warning (13410): Pin "oFLASH_CE_N" is stuck at GND
    Warning (13410): Pin "oSRAM_A[0]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[1]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[2]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[3]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[4]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[5]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[6]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[7]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[8]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[9]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[10]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[11]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[12]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[13]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[14]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[15]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[16]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[17]" is stuck at GND
    Warning (13410): Pin "oSRAM_A[18]" is stuck at GND
    Warning (13410): Pin "oSRAM_ADSC_N" is stuck at GND
    Warning (13410): Pin "oSRAM_ADSP_N" is stuck at GND
    Warning (13410): Pin "oSRAM_ADV_N" is stuck at GND
    Warning (13410): Pin "oSRAM_BE_N[0]" is stuck at GND
    Warning (13410): Pin "oSRAM_BE_N[1]" is stuck at GND
    Warning (13410): Pin "oSRAM_BE_N[2]" is stuck at GND
    Warning (13410): Pin "oSRAM_BE_N[3]" is stuck at GND
    Warning (13410): Pin "oSRAM_CE1_N" is stuck at GND
    Warning (13410): Pin "oSRAM_CE2" is stuck at GND
    Warning (13410): Pin "oSRAM_CE3_N" is stuck at GND
    Warning (13410): Pin "oSRAM_CLK" is stuck at GND
    Warning (13410): Pin "oSRAM_GW_N" is stuck at GND
    Warning (13410): Pin "oSRAM_OE_N" is stuck at GND
    Warning (13410): Pin "oSRAM_WE_N" is stuck at GND
    Warning (13410): Pin "oOTG_A[0]" is stuck at GND
    Warning (13410): Pin "oOTG_A[1]" is stuck at GND
    Warning (13410): Pin "oOTG_CS_N" is stuck at GND
    Warning (13410): Pin "oOTG_OE_N" is stuck at GND
    Warning (13410): Pin "oOTG_WE_N" is stuck at GND
    Warning (13410): Pin "oOTG_RESET_N" is stuck at GND
    Warning (13410): Pin "oOTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "oOTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "oLCD_ON" is stuck at GND
    Warning (13410): Pin "oLCD_BLON" is stuck at GND
    Warning (13410): Pin "oLCD_RW" is stuck at GND
    Warning (13410): Pin "oLCD_EN" is stuck at GND
    Warning (13410): Pin "oLCD_RS" is stuck at GND
    Warning (13410): Pin "oSD_CLK" is stuck at GND
    Warning (13410): Pin "oI2C_SCLK" is stuck at GND
    Warning (13410): Pin "oVGA_CLOCK" is stuck at GND
    Warning (13410): Pin "oVGA_HS" is stuck at GND
    Warning (13410): Pin "oVGA_VS" is stuck at GND
    Warning (13410): Pin "oVGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "oVGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "oVGA_R[0]" is stuck at GND
    Warning (13410): Pin "oVGA_R[1]" is stuck at GND
    Warning (13410): Pin "oVGA_R[2]" is stuck at GND
    Warning (13410): Pin "oVGA_R[3]" is stuck at GND
    Warning (13410): Pin "oVGA_R[4]" is stuck at GND
    Warning (13410): Pin "oVGA_R[5]" is stuck at GND
    Warning (13410): Pin "oVGA_R[6]" is stuck at GND
    Warning (13410): Pin "oVGA_R[7]" is stuck at GND
    Warning (13410): Pin "oVGA_R[8]" is stuck at GND
    Warning (13410): Pin "oVGA_R[9]" is stuck at GND
    Warning (13410): Pin "oVGA_G[0]" is stuck at GND
    Warning (13410): Pin "oVGA_G[1]" is stuck at GND
    Warning (13410): Pin "oVGA_G[2]" is stuck at GND
    Warning (13410): Pin "oVGA_G[3]" is stuck at GND
    Warning (13410): Pin "oVGA_G[4]" is stuck at GND
    Warning (13410): Pin "oVGA_G[5]" is stuck at GND
    Warning (13410): Pin "oVGA_G[6]" is stuck at GND
    Warning (13410): Pin "oVGA_G[7]" is stuck at GND
    Warning (13410): Pin "oVGA_G[8]" is stuck at GND
    Warning (13410): Pin "oVGA_G[9]" is stuck at GND
    Warning (13410): Pin "oVGA_B[0]" is stuck at GND
    Warning (13410): Pin "oVGA_B[1]" is stuck at GND
    Warning (13410): Pin "oVGA_B[2]" is stuck at GND
    Warning (13410): Pin "oVGA_B[3]" is stuck at GND
    Warning (13410): Pin "oVGA_B[4]" is stuck at GND
    Warning (13410): Pin "oVGA_B[5]" is stuck at GND
    Warning (13410): Pin "oVGA_B[6]" is stuck at GND
    Warning (13410): Pin "oVGA_B[7]" is stuck at GND
    Warning (13410): Pin "oVGA_B[8]" is stuck at GND
    Warning (13410): Pin "oVGA_B[9]" is stuck at GND
    Warning (13410): Pin "oENET_CMD" is stuck at GND
    Warning (13410): Pin "oENET_CS_N" is stuck at GND
    Warning (13410): Pin "oENET_IOW_N" is stuck at GND
    Warning (13410): Pin "oENET_IOR_N" is stuck at GND
    Warning (13410): Pin "oENET_RESET_N" is stuck at GND
    Warning (13410): Pin "oENET_CLK" is stuck at GND
    Warning (13410): Pin "oAUD_DACDAT" is stuck at GND
    Warning (13410): Pin "oAUD_XCK" is stuck at GND
    Warning (13410): Pin "oTD1_RESET_N" is stuck at GND
    Warning (13410): Pin "oTD2_RESET_N" is stuck at GND
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 683 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 62 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iCLK_28"
    Warning (15610): No output dependent on input pin "iCLK_50_2"
    Warning (15610): No output dependent on input pin "iCLK_50_3"
    Warning (15610): No output dependent on input pin "iCLK_50_4"
    Warning (15610): No output dependent on input pin "iEXT_CLOCK"
    Warning (15610): No output dependent on input pin "iKEY[1]"
    Warning (15610): No output dependent on input pin "iKEY[2]"
    Warning (15610): No output dependent on input pin "iKEY[3]"
    Warning (15610): No output dependent on input pin "iSW[0]"
    Warning (15610): No output dependent on input pin "iSW[1]"
    Warning (15610): No output dependent on input pin "iSW[2]"
    Warning (15610): No output dependent on input pin "iSW[3]"
    Warning (15610): No output dependent on input pin "iSW[4]"
    Warning (15610): No output dependent on input pin "iSW[5]"
    Warning (15610): No output dependent on input pin "iSW[6]"
    Warning (15610): No output dependent on input pin "iSW[7]"
    Warning (15610): No output dependent on input pin "iSW[8]"
    Warning (15610): No output dependent on input pin "iSW[9]"
    Warning (15610): No output dependent on input pin "iSW[10]"
    Warning (15610): No output dependent on input pin "iSW[11]"
    Warning (15610): No output dependent on input pin "iSW[12]"
    Warning (15610): No output dependent on input pin "iSW[13]"
    Warning (15610): No output dependent on input pin "iSW[14]"
    Warning (15610): No output dependent on input pin "iSW[15]"
    Warning (15610): No output dependent on input pin "iSW[16]"
    Warning (15610): No output dependent on input pin "iSW[17]"
    Warning (15610): No output dependent on input pin "iUART_RXD"
    Warning (15610): No output dependent on input pin "iUART_RTS"
    Warning (15610): No output dependent on input pin "iIRDA_RXD"
    Warning (15610): No output dependent on input pin "iFLASH_RY_N"
    Warning (15610): No output dependent on input pin "iOTG_INT0"
    Warning (15610): No output dependent on input pin "iOTG_INT1"
    Warning (15610): No output dependent on input pin "iOTG_DREQ0"
    Warning (15610): No output dependent on input pin "iOTG_DREQ1"
    Warning (15610): No output dependent on input pin "iENET_INT"
    Warning (15610): No output dependent on input pin "iAUD_ADCDAT"
    Warning (15610): No output dependent on input pin "iTD1_CLK27"
    Warning (15610): No output dependent on input pin "iTD1_D[0]"
    Warning (15610): No output dependent on input pin "iTD1_D[1]"
    Warning (15610): No output dependent on input pin "iTD1_D[2]"
    Warning (15610): No output dependent on input pin "iTD1_D[3]"
    Warning (15610): No output dependent on input pin "iTD1_D[4]"
    Warning (15610): No output dependent on input pin "iTD1_D[5]"
    Warning (15610): No output dependent on input pin "iTD1_D[6]"
    Warning (15610): No output dependent on input pin "iTD1_D[7]"
    Warning (15610): No output dependent on input pin "iTD1_HS"
    Warning (15610): No output dependent on input pin "iTD1_VS"
    Warning (15610): No output dependent on input pin "iTD2_CLK27"
    Warning (15610): No output dependent on input pin "iTD2_D[0]"
    Warning (15610): No output dependent on input pin "iTD2_D[1]"
    Warning (15610): No output dependent on input pin "iTD2_D[2]"
    Warning (15610): No output dependent on input pin "iTD2_D[3]"
    Warning (15610): No output dependent on input pin "iTD2_D[4]"
    Warning (15610): No output dependent on input pin "iTD2_D[5]"
    Warning (15610): No output dependent on input pin "iTD2_D[6]"
    Warning (15610): No output dependent on input pin "iTD2_D[7]"
    Warning (15610): No output dependent on input pin "iTD2_HS"
    Warning (15610): No output dependent on input pin "iTD2_VS"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_N0"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_P0"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_N1"
    Warning (15610): No output dependent on input pin "GPIO_CLKIN_P1"
Info (21057): Implemented 7154 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 262 output pins
    Info (21060): Implemented 205 bidirectional pins
    Info (21061): Implemented 6266 logic cells
    Info (21064): Implemented 353 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 676 warnings
    Info: Peak virtual memory: 4745 megabytes
    Info: Processing ended: Sun Jul 14 10:13:55 2024
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:19


