{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691544526535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691544526543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 08 21:28:46 2023 " "Processing started: Tue Aug 08 21:28:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691544526543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544526543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dj_roomba -c dj_roomba " "Command: quartus_map --read_settings_files=on --write_settings_files=off dj_roomba -c dj_roomba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544526544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691544528457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691544528457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9/src/rom_data/rom_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9/src/rom_data/rom_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_data-SYN " "Found design unit 1: rom_data-SYN" {  } { { "../../src/rom_data/rom_data.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/rom_data/rom_data.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544536925 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_data " "Found entity 1: rom_data" {  } { { "../../src/rom_data/rom_data.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/rom_data/rom_data.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544536925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544536925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9/src/rom_instructions/rom_instructions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9/src/rom_instructions/rom_instructions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_instructions-SYN " "Found design unit 1: rom_instructions-SYN" {  } { { "../../src/rom_instructions/rom_instructions.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/rom_instructions/rom_instructions.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544536944 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_instructions " "Found entity 1: rom_instructions" {  } { { "../../src/rom_instructions/rom_instructions.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/rom_instructions/rom_instructions.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544536944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544536944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "../../src/audio_ip/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/audio_ip/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544536967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544536967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "../../src/audio_ip/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/audio_ip/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544536986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544536986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "../../src/audio_ip/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/audio_ip/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544537004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544537004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "../../src/audio_ip/Altera_UP_Clock_Edge.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/audio_ip/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544537023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544537023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "../../src/audio_ip/Altera_UP_I2C.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/audio_ip/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544537041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544537041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "../../src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/audio_ip/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544537061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544537061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "../../src/audio_ip/Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/audio_ip/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544537080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544537080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "../../src/audio_ip/Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/audio_ip/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544537099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544537099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "../../src/audio_ip/Altera_UP_Slow_Clock_Generator.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/audio_ip/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544537118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544537118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9/src/audio_ip/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "../../src/audio_ip/Altera_UP_SYNC_FIFO.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/audio_ip/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544537137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544537137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9/src/audio_ip/audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9/src/audio_ip/audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "../../src/audio_ip/audio_and_video_config.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/audio_ip/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544537157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544537157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9/src/audio_ip/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9/src/audio_ip/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "../../src/audio_ip/audio_codec.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/audio_ip/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544537177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544537177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9/src/audio_ip/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9/src/audio_ip/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../../src/audio_ip/clock_generator.v" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/audio_ip/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544537197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544537197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/rising_edge_synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544537212 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/rising_edge_synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544537212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544537212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/testers/lab9/src/dj_roomba_3000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/hdl_course/hdl/testers/lab9/src/dj_roomba_3000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dj_roomba_3000-beh " "Found design unit 1: dj_roomba_3000-beh" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/dj_roomba_3000.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544537227 ""} { "Info" "ISGN_ENTITY_NAME" "1 dj_roomba_3000 " "Found entity 1: dj_roomba_3000" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/dj_roomba_3000.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691544537227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544537227 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/dj_roomba_3000_tb.vhd " "Can't analyze file -- file ../src/dj_roomba_3000_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1691544537247 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "max_count dj_roomba_3000.vhd(134) " "VHDL error at dj_roomba_3000.vhd(134): object \"max_count\" is used but not declared" {  } { { "../../src/dj_roomba_3000.vhd" "" { Text "C:/projects/HDL_Course/HDL/testers/lab9/src/dj_roomba_3000.vhd" 134 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1691544537248 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691544537450 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 08 21:28:57 2023 " "Processing ended: Tue Aug 08 21:28:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691544537450 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691544537450 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691544537450 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691544537450 ""}
