Release 14.6 - par P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Jun 29 13:35:59 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   dip_sw<0>_IBUF
   dip_sw<1>_IBUF
   dip_sw<2>_IBUF
   dip_sw<3>_IBUF
   sw_c_IBUF


