// Seed: 3996282958
`timescale 1ps / 1ps
module module_0;
  reg   id_0;
  reg   id_1;
  logic id_2;
  always @(id_2 or posedge 1) id_1 <= id_0;
  type_10 id_3 (
      .id_0(~1),
      .id_1(1'h0),
      .id_2(id_2),
      .id_3("")
  );
  assign id_1 = 1'b0;
  logic id_4;
  type_11(
      id_0, id_5, id_0
  );
  logic id_6;
  assign id_2 = id_6;
endmodule
