INFO: [VRFC 10-163] Analyzing VHDL file "/home/alumnos/e338239/die/3312_07_3/P3/P3b_checksum/rtl/chksum.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'chksum'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alumnos/e338239/die/3312_07_3/P3/P3b_checksum/sim/tb_fifo_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alumnos/e338239/die/3312_07_3/P3/P3b_checksum/sim/chksum_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'chksum_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alumnos/e338239/die/3312_07_3/P3/P3b_checksum/sim/chksum_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'chksum_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alumnos/e338239/die/3312_07_3/P3/P3b_checksum/rtl/chksum.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'chksum'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alumnos/e338239/die/3312_07_3/P3/P3b_checksum/sim/chksum_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'chksum_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/f/workspace/die/3312_07_3/P3/P3b_checksum/rtl/chksum.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'chksum'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/f/workspace/die/3312_07_3/P3/P3b_checksum/sim/tb_fifo_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/f/workspace/die/3312_07_3/P3/P3b_checksum/sim/chksum_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'chksum_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/f/workspace/die/3312_07_3/P3/P3b_checksum/rtl/chksum.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'chksum'
