INFO-FLOW: Workspace /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1 opened at Sat Mar 09 22:17:52 CET 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 0.12 sec.
Execute   set_part virtex7 
INFO: [HLS 200-1510] Running: set_part virtex7 
Execute     create_platform virtex7 -board  
DBG:HLSDevice: Trying to load device library: /home/bruno/Documents/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/bruno/Documents/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
Command     create_platform done; 3.92 sec.
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.16 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 4.12 sec.
Execute   create_clock -period 50MHz 
INFO: [HLS 200-1510] Running: create_clock -period 50MHz 
Execute     ap_set_clock -name default -period 20 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.11 seconds; current allocated memory: 751.711 MB.
INFO: [HLS 200-10] Analyzing design file 'mm2_taffo.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling mm2_taffo.c as C
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang mm2_taffo.c -foptimization-record-file=/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/bruno/Documents/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.c.clang.out.log 2> /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.c.clang.err.log 
Command       ap_eval done; 0.51 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
Execute       set_directive_top mm2 -name=mm2 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/clang.out.log 2> /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.33 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c std=gnu99 -target fpga  -directive=/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/.systemc_flag -fix-errors /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.18 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c std=gnu99 -target fpga  -directive=/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/all.directive.json -fix-errors /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c.clang-tidy.loop-label.out.log 2> /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.11 sec.
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.21 sec.
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.14 sec.
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.bc -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c.clang.out.log 2> /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.pp.0.c.clang.err.log 
Command       ap_eval done; 0.29 sec.
WARNING: [HLS 207-5292] unused parameter 'argc' (mm2_taffo.c:80:14)
WARNING: [HLS 207-5292] unused parameter 'argv' (mm2_taffo.c:80:27)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.85 seconds. CPU system time: 0.71 seconds. Elapsed time: 2 seconds; current allocated memory: 753.035 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.g.bc"  
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.g.bc -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.0.bc > /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.26 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.47 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.47 sec.
Execute       run_link_or_opt -opt -out /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mm2 -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mm2 -reflow-float-conversion -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.22 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.22 sec.
Execute       run_link_or_opt -out /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.12 sec.
Execute       run_link_or_opt -opt -out /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mm2 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mm2 -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-1022@%s 'HLS_HOOKS::opt' 
INFO: [HLS 200-1022] Running custom LLVM hook 'HLS_HOOKS::opt'
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=mm2 -mllvm -hls-db-dir -mllvm /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=20 -x ir /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.6.user.bc -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.52 sec.
WARNING: [HLS 207-586] overriding the module target triple with fpga64-xilinx-none
WARNING: [HLS 214-167] The program may have out of bound array access
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.96 seconds. CPU system time: 0.96 seconds. Elapsed time: 6.71 seconds; current allocated memory: 753.492 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 753.492 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mm2 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.0.bc -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 754.281 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.1.bc -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 754.348 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.g.1.bc to /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.o.1.bc -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_2' in function 'mm2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_5' in function 'mm2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_55_2' in function 'mm2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_67_5' in function 'mm2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_3' in function 'mm2' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_70_6' in function 'mm2' completely with a factor of 16.
Command         transform done; 0.14 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'mm2'...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 778.695 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.o.2.bc -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_1' in function 'mm2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_4' in function 'mm2'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' 
Command         transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 794.574 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.55 sec.
Command     elaborate done; 9.28 sec.
Execute     ap_eval exec zip -j /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mm2' ...
Execute       ap_set_top_model mm2 
Execute       get_model_list mm2 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mm2 
Execute       preproc_iomode -model mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 
Execute       preproc_iomode -model mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
Execute       get_model_list mm2 -filter all-wo-channel 
INFO-FLOW: Model list for configure: mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 mm2
INFO-FLOW: Configuring Module : mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 ...
Execute       set_default_model mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
Execute       apply_spec_resource_limit mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
INFO-FLOW: Configuring Module : mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 ...
Execute       set_default_model mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 
Execute       apply_spec_resource_limit mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 
INFO-FLOW: Configuring Module : mm2 ...
Execute       set_default_model mm2 
Execute       apply_spec_resource_limit mm2 
INFO-FLOW: Model list for preprocess: mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 mm2
INFO-FLOW: Preprocessing Module: mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 ...
Execute       set_default_model mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
Execute       cdfg_preprocess -model mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
Execute       rtl_gen_preprocess mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
INFO-FLOW: Preprocessing Module: mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 ...
Execute       set_default_model mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 
Execute       cdfg_preprocess -model mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 
Execute       rtl_gen_preprocess mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 
INFO-FLOW: Preprocessing Module: mm2 ...
Execute       set_default_model mm2 
Execute       cdfg_preprocess -model mm2 
Execute       rtl_gen_preprocess mm2 
INFO-FLOW: Model list for synthesis: mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 mm2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
Execute       schedule -model mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1_VITIS_LOOP_55_2'.
WARNING: [HLS 200-885] The II Violation in module 'mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2' (loop 'VITIS_LOOP_53_1_VITIS_LOOP_55_2'): Unable to schedule bus request operation ('gmem_load_3_req') on port 'gmem' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2' (loop 'VITIS_LOOP_53_1_VITIS_LOOP_55_2'): Unable to schedule bus request operation ('gmem_load_5_req') on port 'gmem' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2' (loop 'VITIS_LOOP_53_1_VITIS_LOOP_55_2'): Unable to schedule bus request operation ('gmem_load_7_req') on port 'gmem' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2' (loop 'VITIS_LOOP_53_1_VITIS_LOOP_55_2'): Unable to schedule bus request operation ('gmem_load_9_req') on port 'gmem' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2' (loop 'VITIS_LOOP_53_1_VITIS_LOOP_55_2'): Unable to schedule bus request operation ('gmem_load_8_req') on port 'gmem' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2' (loop 'VITIS_LOOP_53_1_VITIS_LOOP_55_2'): Unable to schedule bus request operation ('gmem_load_24_req') on port 'gmem' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2' (loop 'VITIS_LOOP_53_1_VITIS_LOOP_55_2'): Unable to schedule bus request operation ('gmem_load_32_req') on port 'gmem' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 42, loop 'VITIS_LOOP_53_1_VITIS_LOOP_55_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.99 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.07 seconds; current allocated memory: 796.129 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.sched.adb -f 
INFO-FLOW: Finish scheduling mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.
Execute       set_default_model mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
Execute       bind -model mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 796.129 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.38 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.bind.adb -f 
INFO-FLOW: Finish binding mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 
Execute       schedule -model mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_4_VITIS_LOOP_67_5'.
WARNING: [HLS 200-880] The II Violation in module 'mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5' (loop 'VITIS_LOOP_65_4_VITIS_LOOP_67_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5' (loop 'VITIS_LOOP_65_4_VITIS_LOOP_67_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5' (loop 'VITIS_LOOP_65_4_VITIS_LOOP_67_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5' (loop 'VITIS_LOOP_65_4_VITIS_LOOP_67_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5' (loop 'VITIS_LOOP_65_4_VITIS_LOOP_67_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5' (loop 'VITIS_LOOP_65_4_VITIS_LOOP_67_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5' (loop 'VITIS_LOOP_65_4_VITIS_LOOP_67_5'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5' (loop 'VITIS_LOOP_65_4_VITIS_LOOP_67_5'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp') on port 'gmem' and bus request operation ('gmem_load_req') on port 'gmem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 32, loop 'VITIS_LOOP_65_4_VITIS_LOOP_67_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.61 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 798.414 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5.sched.adb -f 
INFO-FLOW: Finish scheduling mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5.
Execute       set_default_model mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 
Execute       bind -model mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 798.414 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.35 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5.bind.adb -f 
INFO-FLOW: Finish binding mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm2 
Execute       schedule -model mm2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 798.414 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.sched.adb -f 
INFO-FLOW: Finish scheduling mm2.
Execute       set_default_model mm2 
Execute       bind -model mm2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 798.414 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.6 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.bind.adb -f 
INFO-FLOW: Finish binding mm2.
Execute       get_model_list mm2 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
Execute       rtl_gen_preprocess mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 
Execute       rtl_gen_preprocess mm2 
INFO-FLOW: Model list for RTL generation: mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 mm2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 -top_prefix mm2_ -sub_prefix mm2_ -mg_file /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2' pipeline 'VITIS_LOOP_53_1_VITIS_LOOP_55_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32s_48_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32ns_45_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 801.531 MB.
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 -style xilinx -f -lang vhdl -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/syn/vhdl/mm2_mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
Execute       gen_rtl mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 -style xilinx -f -lang vlog -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/syn/verilog/mm2_mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
Execute       syn_report -csynth -model mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/syn/report/mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.44 sec.
Execute       syn_report -rtlxml -model mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/syn/report/mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2_csynth.xml 
Command       syn_report done; 0.15 sec.
Execute       syn_report -verbosereport -model mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.63 sec.
Execute       db_write -model mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 -f -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.adb 
Command       db_write done; 0.22 sec.
Execute       db_write -model mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 -bindview -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 -p /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 -top_prefix mm2_ -sub_prefix mm2_ -mg_file /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5' pipeline 'VITIS_LOOP_65_4_VITIS_LOOP_67_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32ns_45_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32ns_48_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.73 seconds; current allocated memory: 810.426 MB.
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 -style xilinx -f -lang vhdl -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/syn/vhdl/mm2_mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 
Execute       gen_rtl mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 -style xilinx -f -lang vlog -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/syn/verilog/mm2_mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 
Execute       syn_report -csynth -model mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/syn/report/mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.22 sec.
Execute       syn_report -rtlxml -model mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/syn/report/mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5_csynth.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.4 sec.
Execute       db_write -model mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 -f -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5.adb 
Command       db_write done; 0.17 sec.
Execute       db_write -model mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 -bindview -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 -p /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mm2 -top_prefix  -sub_prefix mm2_ -mg_file /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2/D' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm2/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mm2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C' and 'D' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptoui_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm2'.
INFO: [RTMG 210-278] Implementing memory 'mm2_tmp_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 816.297 MB.
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm2 -istop -style xilinx -f -lang vhdl -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/syn/vhdl/mm2 
Execute       gen_rtl mm2 -istop -style xilinx -f -lang vlog -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/syn/verilog/mm2 
Execute       syn_report -csynth -model mm2 -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/syn/report/mm2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mm2 -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/syn/report/mm2_csynth.xml 
Execute       syn_report -verbosereport -model mm2 -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.57 sec.
Execute       db_write -model mm2 -f -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.adb 
Execute       db_write -model mm2 -bindview -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm2 -p /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2 
Execute       export_constraint_db -f -tool general -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.constraint.tcl 
Execute       syn_report -designview -model mm2 -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.design.xml 
Command       syn_report done; 0.7 sec.
Execute       syn_report -csynthDesign -model mm2 -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model mm2 -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model mm2 -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.protoinst 
Execute       sc_get_clocks mm2 
Execute       sc_get_portdomain mm2 
INFO-FLOW: Model list for RTL component generation: mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 mm2
INFO-FLOW: Handling components in module [mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2] ... 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.compgen.tcl 
INFO-FLOW: Found component mm2_mul_32s_32ns_45_1_1.
INFO-FLOW: Append model mm2_mul_32s_32ns_45_1_1
INFO-FLOW: Found component mm2_mul_32ns_32s_48_1_1.
INFO-FLOW: Append model mm2_mul_32ns_32s_48_1_1
INFO-FLOW: Found component mm2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mm2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5] ... 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5.compgen.tcl 
INFO-FLOW: Found component mm2_mul_32s_32ns_48_1_1.
INFO-FLOW: Append model mm2_mul_32s_32ns_48_1_1
INFO-FLOW: Found component mm2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mm2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm2] ... 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.compgen.tcl 
INFO-FLOW: Found component mm2_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model mm2_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component mm2_fptoui_32ns_32_2_no_dsp_1.
INFO-FLOW: Append model mm2_fptoui_32ns_32_2_no_dsp_1
INFO-FLOW: Found component mm2_tmp_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model mm2_tmp_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component mm2_gmem_m_axi.
INFO-FLOW: Append model mm2_gmem_m_axi
INFO-FLOW: Found component mm2_control_s_axi.
INFO-FLOW: Append model mm2_control_s_axi
INFO-FLOW: Append model mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2
INFO-FLOW: Append model mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5
INFO-FLOW: Append model mm2
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mm2_mul_32s_32ns_45_1_1 mm2_mul_32ns_32s_48_1_1 mm2_flow_control_loop_pipe_sequential_init mm2_mul_32s_32ns_48_1_1 mm2_flow_control_loop_pipe_sequential_init mm2_fmul_32ns_32ns_32_2_max_dsp_1 mm2_fptoui_32ns_32_2_no_dsp_1 mm2_tmp_RAM_1WNR_AUTO_1R1W mm2_gmem_m_axi mm2_control_s_axi mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 mm2
INFO-FLOW: Generating /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model mm2_mul_32s_32ns_45_1_1
INFO-FLOW: To file: write model mm2_mul_32ns_32s_48_1_1
INFO-FLOW: To file: write model mm2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mm2_mul_32s_32ns_48_1_1
INFO-FLOW: To file: write model mm2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mm2_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model mm2_fptoui_32ns_32_2_no_dsp_1
INFO-FLOW: To file: write model mm2_tmp_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model mm2_gmem_m_axi
INFO-FLOW: To file: write model mm2_control_s_axi
INFO-FLOW: To file: write model mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2
INFO-FLOW: To file: write model mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5
INFO-FLOW: To file: write model mm2
INFO-FLOW: Generating /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=20.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/vhdl' dstVlogDir='/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/vlog' tclDir='/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db' modelList='mm2_mul_32s_32ns_45_1_1
mm2_mul_32ns_32s_48_1_1
mm2_flow_control_loop_pipe_sequential_init
mm2_mul_32s_32ns_48_1_1
mm2_flow_control_loop_pipe_sequential_init
mm2_fmul_32ns_32ns_32_2_max_dsp_1
mm2_fptoui_32ns_32_2_no_dsp_1
mm2_tmp_RAM_1WNR_AUTO_1R1W
mm2_gmem_m_axi
mm2_control_s_axi
mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2
mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5
mm2
' expOnly='0'
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.compgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5.compgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.66 seconds; current allocated memory: 819.633 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='mm2_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='mm2_mul_32s_32ns_45_1_1
mm2_mul_32ns_32s_48_1_1
mm2_flow_control_loop_pipe_sequential_init
mm2_mul_32s_32ns_48_1_1
mm2_flow_control_loop_pipe_sequential_init
mm2_fmul_32ns_32ns_32_2_max_dsp_1
mm2_fptoui_32ns_32_2_no_dsp_1
mm2_tmp_RAM_1WNR_AUTO_1R1W
mm2_gmem_m_axi
mm2_control_s_axi
mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2
mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5
mm2
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.compgen.dataonly.tcl 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.compgen.dataonly.tcl 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.rtl_wrap.cfg.tcl 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.compgen.dataonly.tcl 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.constraint.tcl 
Execute       sc_get_clocks mm2 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/impl/misc/mm2_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute       source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/impl/misc/mm2_fptoui_32ns_32_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE mm2 LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE mm2 LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST mm2 MODULE2INSTS {mm2 mm2 mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 grp_mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2_fu_106 mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 grp_mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5_fu_118} INST2MODULE {mm2 mm2 grp_mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2_fu_106 mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 grp_mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5_fu_118 mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5} INSTDATA {mm2 {DEPTH 1 CHILDREN {grp_mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2_fu_106 grp_mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5_fu_118}} grp_mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2_fu_106 {DEPTH 2 CHILDREN {}} grp_mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5_fu_118 {DEPTH 2 CHILDREN {}}} MODULEDATA {mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_91_fu_616_p2 SOURCE {} VARIABLE empty_91 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvar_flatten_next_fu_638_p2 SOURCE {} VARIABLE indvar_flatten_next LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next30_dup393_fu_653_p2 SOURCE {} VARIABLE indvars_iv_next30_dup393 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1116_fu_675_p2 SOURCE {} VARIABLE p_mid1116 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_45_1_1_U1 SOURCE {} VARIABLE mul21_u0_32fixp_0_cast_mid2_v_v LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_96_fu_717_p2 SOURCE {} VARIABLE empty_96 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_45_1_1_U2 SOURCE {} VARIABLE mul21_u0_32fixp_1_cast_mid2_v_v LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_97_fu_733_p2 SOURCE {} VARIABLE empty_97 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_45_1_1_U3 SOURCE {} VARIABLE mul21_u0_32fixp_2_cast_mid2_v_v LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_98_fu_748_p2 SOURCE {} VARIABLE empty_98 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_45_1_1_U4 SOURCE {} VARIABLE mul21_u0_32fixp_3_cast_mid2_v_v LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_99_fu_763_p2 SOURCE {} VARIABLE empty_99 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_45_1_1_U5 SOURCE {} VARIABLE mul21_u0_32fixp_4_cast_mid2_v_v LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_100_fu_778_p2 SOURCE {} VARIABLE empty_100 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_45_1_1_U6 SOURCE {} VARIABLE mul21_u0_32fixp_5_cast_mid2_v_v LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_101_fu_793_p2 SOURCE {} VARIABLE empty_101 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_45_1_1_U7 SOURCE {} VARIABLE mul21_u0_32fixp_6_cast_mid2_v_v LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_102_fu_808_p2 SOURCE {} VARIABLE empty_102 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_45_1_1_U8 SOURCE {} VARIABLE mul21_u0_32fixp_7_cast_mid2_v_v LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_103_fu_823_p2 SOURCE {} VARIABLE empty_103 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_45_1_1_U9 SOURCE {} VARIABLE mul21_u0_32fixp_8_cast_mid2_v_v LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_104_fu_856_p2 SOURCE {} VARIABLE empty_104 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_45_1_1_U10 SOURCE {} VARIABLE mul21_u0_32fixp_9_cast_mid2_v_v LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_105_fu_889_p2 SOURCE {} VARIABLE empty_105 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_45_1_1_U11 SOURCE {} VARIABLE mul21_u0_32fixp_10_cast_mid2_v_v LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_106_fu_922_p2 SOURCE {} VARIABLE empty_106 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_45_1_1_U12 SOURCE {} VARIABLE mul21_u0_32fixp_11_cast_mid2_v_v LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_107_fu_955_p2 SOURCE {} VARIABLE empty_107 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_45_1_1_U13 SOURCE {} VARIABLE mul21_u0_32fixp_12_cast_mid2_v_v LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_108_fu_988_p2 SOURCE {} VARIABLE empty_108 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_45_1_1_U14 SOURCE {} VARIABLE mul21_u0_32fixp_13_cast_mid2_v_v LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_109_fu_1021_p2 SOURCE {} VARIABLE empty_109 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_45_1_1_U15 SOURCE {} VARIABLE mul21_u0_32fixp_14_cast_mid2_v_v LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_110_fu_1036_p2 SOURCE {} VARIABLE empty_110 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_45_1_1_U16 SOURCE {} VARIABLE mul21_u0_32fixp_15_cast_mid2_v_v LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_112_fu_1109_p2 SOURCE {} VARIABLE empty_112 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32s_48_1_1_U17 SOURCE {} VARIABLE empty_113 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_114_fu_1165_p2 SOURCE {} VARIABLE empty_114 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32s_48_1_1_U18 SOURCE {} VARIABLE empty_115 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_116_fu_1221_p2 SOURCE {} VARIABLE empty_116 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32s_48_1_1_U19 SOURCE {} VARIABLE empty_117 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_118_fu_1271_p2 SOURCE {} VARIABLE empty_118 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32s_48_1_1_U20 SOURCE {} VARIABLE empty_119 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_120_fu_1327_p2 SOURCE {} VARIABLE empty_120 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32s_48_1_1_U21 SOURCE {} VARIABLE empty_121 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_122_fu_1383_p2 SOURCE {} VARIABLE empty_122 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32s_48_1_1_U22 SOURCE {} VARIABLE empty_123 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_124_fu_1433_p2 SOURCE {} VARIABLE empty_124 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32s_48_1_1_U23 SOURCE {} VARIABLE empty_125 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_126_fu_1483_p2 SOURCE {} VARIABLE empty_126 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32s_48_1_1_U24 SOURCE {} VARIABLE empty_127 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_128_fu_1539_p2 SOURCE {} VARIABLE empty_128 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32s_48_1_1_U25 SOURCE {} VARIABLE empty_129 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_130_fu_1599_p2 SOURCE {} VARIABLE empty_130 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32s_48_1_1_U26 SOURCE {} VARIABLE empty_131 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_132_fu_1659_p2 SOURCE {} VARIABLE empty_132 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32s_48_1_1_U27 SOURCE {} VARIABLE empty_133 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_134_fu_1719_p2 SOURCE {} VARIABLE empty_134 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32s_48_1_1_U28 SOURCE {} VARIABLE empty_135 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_136_fu_1773_p2 SOURCE {} VARIABLE empty_136 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32s_48_1_1_U29 SOURCE {} VARIABLE empty_137 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_138_fu_1842_p2 SOURCE {} VARIABLE empty_138 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32s_48_1_1_U30 SOURCE {} VARIABLE empty_139 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_140_fu_1896_p2 SOURCE {} VARIABLE empty_140 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32s_48_1_1_U31 SOURCE {} VARIABLE empty_141 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_142_fu_1928_p2 SOURCE {} VARIABLE empty_142 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32s_48_1_1_U32 SOURCE {} VARIABLE empty_143 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp4_fu_1802_p2 SOURCE {} VARIABLE tmp4 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp7_fu_2025_p2 SOURCE {} VARIABLE tmp7 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp10_fu_2080_p2 SOURCE {} VARIABLE tmp10 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp11_fu_2129_p2 SOURCE {} VARIABLE tmp11 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp14_fu_2234_p2 SOURCE {} VARIABLE tmp14 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next26_fu_1984_p2 SOURCE {} VARIABLE indvars_iv_next26 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 96 BRAM 0 URAM 0}} mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvar_flatten_next331_fu_586_p2 SOURCE {} VARIABLE indvar_flatten_next331 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next16_dup414_fu_609_p2 SOURCE {} VARIABLE indvars_iv_next16_dup414 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_57_fu_677_p2 SOURCE {} VARIABLE empty_57 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_45_1_1_U40 SOURCE {} VARIABLE empty_58 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_59_fu_739_p2 SOURCE {} VARIABLE empty_59 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_1_1_U41 SOURCE {} VARIABLE empty_60 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add65_u0_32fixp_0_fu_1217_p2 SOURCE {} VARIABLE add65_u0_32fixp_0 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_61_fu_797_p2 SOURCE {} VARIABLE empty_61 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_1_1_U42 SOURCE {} VARIABLE empty_62 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add65_u0_32fixp_1_fu_1300_p2 SOURCE {} VARIABLE add65_u0_32fixp_1 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_63_fu_855_p2 SOURCE {} VARIABLE empty_63 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_1_1_U43 SOURCE {} VARIABLE empty_64 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add65_u0_32fixp_2_fu_1383_p2 SOURCE {} VARIABLE add65_u0_32fixp_2 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_65_fu_907_p2 SOURCE {} VARIABLE empty_65 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_1_1_U44 SOURCE {} VARIABLE empty_66 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add65_u0_32fixp_3_fu_1466_p2 SOURCE {} VARIABLE add65_u0_32fixp_3 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_67_fu_965_p2 SOURCE {} VARIABLE empty_67 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_1_1_U45 SOURCE {} VARIABLE empty_68 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add65_u0_32fixp_4_fu_1543_p2 SOURCE {} VARIABLE add65_u0_32fixp_4 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_69_fu_1023_p2 SOURCE {} VARIABLE empty_69 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_1_1_U46 SOURCE {} VARIABLE empty_70 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add65_u0_32fixp_5_fu_1684_p2 SOURCE {} VARIABLE add65_u0_32fixp_5 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_71_fu_1075_p2 SOURCE {} VARIABLE empty_71 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_1_1_U47 SOURCE {} VARIABLE empty_72 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add65_u0_32fixp_6_fu_1729_p2 SOURCE {} VARIABLE add65_u0_32fixp_6 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_73_fu_1107_p2 SOURCE {} VARIABLE empty_73 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_1_1_U48 SOURCE {} VARIABLE empty_74 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add65_u0_32fixp_7_fu_1774_p2 SOURCE {} VARIABLE add65_u0_32fixp_7 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_75_fu_1163_p2 SOURCE {} VARIABLE empty_75 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_1_1_U49 SOURCE {} VARIABLE empty_76 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add65_u0_32fixp_8_fu_1819_p2 SOURCE {} VARIABLE add65_u0_32fixp_8 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_77_fu_1246_p2 SOURCE {} VARIABLE empty_77 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_1_1_U50 SOURCE {} VARIABLE empty_78 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add65_u0_32fixp_9_fu_1864_p2 SOURCE {} VARIABLE add65_u0_32fixp_9 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_79_fu_1329_p2 SOURCE {} VARIABLE empty_79 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_1_1_U51 SOURCE {} VARIABLE empty_80 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add65_u0_32fixp_10_fu_1909_p2 SOURCE {} VARIABLE add65_u0_32fixp_10 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_81_fu_1412_p2 SOURCE {} VARIABLE empty_81 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_1_1_U52 SOURCE {} VARIABLE empty_82 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add65_u0_32fixp_11_fu_1954_p2 SOURCE {} VARIABLE add65_u0_32fixp_11 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_83_fu_1489_p2 SOURCE {} VARIABLE empty_83 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_1_1_U53 SOURCE {} VARIABLE empty_84 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add65_u0_32fixp_12_fu_1999_p2 SOURCE {} VARIABLE add65_u0_32fixp_12 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_85_fu_1566_p2 SOURCE {} VARIABLE empty_85 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_1_1_U54 SOURCE {} VARIABLE empty_86 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add65_u0_32fixp_13_fu_2044_p2 SOURCE {} VARIABLE add65_u0_32fixp_13 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_87_fu_1598_p2 SOURCE {} VARIABLE empty_87 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_1_1_U55 SOURCE {} VARIABLE empty_88 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add65_u0_32fixp_14_fu_2089_p2 SOURCE {} VARIABLE add65_u0_32fixp_14 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_89_fu_1630_p2 SOURCE {} VARIABLE empty_89 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_1_1_U56 SOURCE {} VARIABLE empty_90 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add65_u0_32fixp_15_fu_2134_p2 SOURCE {} VARIABLE add65_u0_32fixp_15 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next12_fu_2159_p2 SOURCE {} VARIABLE indvars_iv_next12 LOOP VITIS_LOOP_65_4_VITIS_LOOP_67_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 51 BRAM 0 URAM 0}} mm2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME tmp_U SOURCE {} VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE {} VARIABLE tmp_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U63 SOURCE {} VARIABLE tmp_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 150 BRAM 2 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 825.723 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mm2.
INFO: [VLOG 209-307] Generating Verilog RTL for mm2.
Execute       syn_report -model mm2 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
Command     autosyn done; 9.94 sec.
Command   csynth_design done; 19.28 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.91 seconds. CPU system time: 1.93 seconds. Elapsed time: 19.28 seconds; current allocated memory: 74.109 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.14 sec.
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.19 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.rtl_wrap.cfg.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -gcc-toolchain /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/gcc -foptimization-record-file=/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.c.clang.autosim-tb.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /usr/include/x86_64-linux-gnu -I /home/bruno/Documents/Vitis_HLS/2022.2/include -I include /home/bruno/Desktop/benchmarks/mm2/mm2_taffo.c -o /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/./sim/autowrap/testbench/mm2_taffo.c_pre.c -std=gnu89 -D__DSP48E1__ > /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.c.clang.autosim-tb.out.log 2> /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2_taffo.c.clang.autosim-tb.err.log 
INFO-FLOW: TB processing: /home/bruno/Desktop/benchmarks/mm2/mm2_taffo.c /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/./sim/autowrap/testbench/mm2_taffo.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/./sim/autowrap/testbench/mm2_taffo.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/./sim/autowrap/testbench/mm2_taffo.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     clang_tidy done; 0.11 sec.
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.rtl_wrap.cfg.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.rtl_wrap.cfg.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.rtl_wrap.cfg.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.rtl_wrap.cfg.tcl 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.13 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/.autopilot/db/mm2.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 33.96 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 77.69 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 76.26 seconds. CPU system time: 5.43 seconds. Elapsed time: 77.69 seconds; current allocated memory: 5.875 MB.
Command ap_source done; 111.35 sec.
Execute cleanup_all 
