module top_module ( 
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
    wire o1,o2,o3,o4;
    assign o1=p2a&p2b;
    assign o2=p2c&p2d;
    assign p2y=o1|o2;
    assign o3=p1a&p1b&p1c;
    assign o4=p1d&p1e&p1f;
    assign p1y=o3|o4;


endmodule
