--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf atlys.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "slaves/SYSCLK" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.095ns.
--------------------------------------------------------------------------------
Slack:     -0.095ns SYSCLK
Report:    0.095ns skew fails   0.000ns timing constraint by -0.095ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y16.O              RAMB16_X2Y32.CLKA                1.250  0.069
BUFGMUX_X3Y16.O              RAMB16_X2Y30.CLKA                1.249  0.068
BUFGMUX_X3Y16.O              SLICE_X18Y59.CLK                 1.269  0.088
BUFGMUX_X3Y16.O              SLICE_X18Y60.CLK                 1.271  0.090
BUFGMUX_X3Y16.O              SLICE_X18Y61.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X21Y58.CLK                 1.266  0.085
BUFGMUX_X3Y16.O              SLICE_X22Y58.CLK                 1.266  0.085
BUFGMUX_X3Y16.O              SLICE_X22Y59.CLK                 1.269  0.088
BUFGMUX_X3Y16.O              SLICE_X23Y58.CLK                 1.266  0.085
BUFGMUX_X3Y16.O              SLICE_X23Y59.CLK                 1.269  0.088
BUFGMUX_X3Y16.O              SLICE_X24Y58.CLK                 1.266  0.085
BUFGMUX_X3Y16.O              SLICE_X25Y58.CLK                 1.266  0.085
BUFGMUX_X3Y16.O              SLICE_X26Y58.CLK                 1.266  0.085
BUFGMUX_X3Y16.O              SLICE_X27Y58.CLK                 1.266  0.085
BUFGMUX_X3Y16.O              SLICE_X36Y71.CLK                 1.239  0.058
BUFGMUX_X3Y16.O              SLICE_X31Y61.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X33Y61.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X34Y60.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X35Y59.CLK                 1.248  0.067
BUFGMUX_X3Y16.O              SLICE_X35Y60.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X35Y61.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X36Y60.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X37Y59.CLK                 1.247  0.066
BUFGMUX_X3Y16.O              SLICE_X37Y60.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X38Y60.CLK                 1.249  0.068
BUFGMUX_X3Y16.O              SLICE_X39Y60.CLK                 1.249  0.068
BUFGMUX_X3Y16.O              SLICE_X49Y60.CLK                 1.246  0.065
BUFGMUX_X3Y16.O              SLICE_X49Y61.CLK                 1.248  0.067
BUFGMUX_X3Y16.O              SLICE_X22Y62.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X22Y63.CLK                 1.275  0.094
BUFGMUX_X3Y16.O              SLICE_X30Y63.CLK                 1.254  0.073
BUFGMUX_X3Y16.O              SLICE_X30Y64.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X33Y63.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X34Y63.CLK                 1.254  0.073
BUFGMUX_X3Y16.O              SLICE_X40Y64.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X40Y65.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X40Y66.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X41Y64.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X24Y60.CLK                 1.270  0.089
BUFGMUX_X3Y16.O              SLICE_X24Y61.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X24Y62.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X24Y63.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X24Y64.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X24Y65.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X24Y66.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X24Y67.CLK                 1.270  0.089
BUFGMUX_X3Y16.O              SLICE_X18Y62.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X18Y63.CLK                 1.275  0.094
BUFGMUX_X3Y16.O              SLICE_X19Y57.CLK                 1.263  0.082
BUFGMUX_X3Y16.O              SLICE_X19Y60.CLK                 1.271  0.090
BUFGMUX_X3Y16.O              SLICE_X19Y61.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X19Y62.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X20Y62.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X21Y62.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X23Y62.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X27Y57.CLK                 1.264  0.083
BUFGMUX_X3Y16.O              SLICE_X27Y59.CLK                 1.270  0.089
BUFGMUX_X3Y16.O              SLICE_X20Y58.CLK                 1.266  0.085
BUFGMUX_X3Y16.O              SLICE_X20Y60.CLK                 1.271  0.090
BUFGMUX_X3Y16.O              SLICE_X20Y61.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X21Y60.CLK                 1.271  0.090
BUFGMUX_X3Y16.O              SLICE_X21Y65.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X23Y60.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X30Y55.CLK                 1.240  0.059
BUFGMUX_X3Y16.O              SLICE_X30Y61.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X30Y62.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X31Y55.CLK                 1.240  0.059
BUFGMUX_X3Y16.O              SLICE_X31Y58.CLK                 1.245  0.064
BUFGMUX_X3Y16.O              SLICE_X31Y59.CLK                 1.248  0.067
BUFGMUX_X3Y16.O              SLICE_X31Y60.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X32Y58.CLK                 1.245  0.064
BUFGMUX_X3Y16.O              SLICE_X32Y59.CLK                 1.248  0.067
BUFGMUX_X3Y16.O              SLICE_X33Y58.CLK                 1.245  0.064
BUFGMUX_X3Y16.O              SLICE_X33Y59.CLK                 1.248  0.067
BUFGMUX_X3Y16.O              SLICE_X34Y55.CLK                 1.239  0.058
BUFGMUX_X3Y16.O              SLICE_X34Y58.CLK                 1.245  0.064
BUFGMUX_X3Y16.O              SLICE_X34Y61.CLK                 1.252  0.071
BUFGMUX_X3Y16.O              SLICE_X35Y55.CLK                 1.239  0.058
BUFGMUX_X3Y16.O              SLICE_X35Y58.CLK                 1.245  0.064
BUFGMUX_X3Y16.O              SLICE_X36Y55.CLK                 1.239  0.058
BUFGMUX_X3Y16.O              SLICE_X36Y59.CLK                 1.247  0.066
BUFGMUX_X3Y16.O              SLICE_X41Y68.CLK                 1.247  0.066
BUFGMUX_X3Y16.O              SLICE_X48Y55.CLK                 1.237  0.056
BUFGMUX_X3Y16.O              SLICE_X49Y55.CLK                 1.237  0.056
BUFGMUX_X3Y16.O              SLICE_X22Y60.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X22Y61.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X35Y63.CLK                 1.254  0.073
BUFGMUX_X3Y16.O              SLICE_X36Y61.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X37Y63.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X38Y62.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X40Y61.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X40Y62.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X41Y61.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X41Y62.CLK                 1.251  0.070
BUFGMUX_X3Y16.O              SLICE_X26Y59.CLK                 1.270  0.089
BUFGMUX_X3Y16.O              SLICE_X26Y60.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X26Y61.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X26Y62.CLK                 1.275  0.094
BUFGMUX_X3Y16.O              SLICE_X26Y63.CLK                 1.276  0.095
BUFGMUX_X3Y16.O              SLICE_X26Y64.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X26Y65.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X26Y66.CLK                 1.271  0.090
BUFGMUX_X3Y16.O              SLICE_X21Y63.CLK                 1.275  0.094
BUFGMUX_X3Y16.O              SLICE_X23Y61.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X31Y62.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X32Y60.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X33Y60.CLK                 1.250  0.069
BUFGMUX_X3Y16.O              SLICE_X33Y62.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X34Y62.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X35Y62.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X36Y63.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X37Y62.CLK                 1.253  0.072
BUFGMUX_X3Y16.O              SLICE_X30Y58.CLK                 1.245  0.064
BUFGMUX_X3Y16.O              SLICE_X30Y59.CLK                 1.248  0.067
BUFGMUX_X3Y16.O              SLICE_X20Y63.CLK                 1.275  0.094
BUFGMUX_X3Y16.O              SLICE_X27Y60.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X27Y61.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X27Y62.CLK                 1.275  0.094
BUFGMUX_X3Y16.O              SLICE_X29Y62.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X28Y59.CLK                 1.268  0.087
BUFGMUX_X3Y16.O              SLICE_X28Y62.CLK                 1.273  0.092
BUFGMUX_X3Y16.O              SLICE_X28Y63.CLK                 1.274  0.093
BUFGMUX_X3Y16.O              SLICE_X29Y60.CLK                 1.271  0.090
BUFGMUX_X3Y16.O              SLICE_X29Y61.CLK                 1.272  0.091
BUFGMUX_X3Y16.O              SLICE_X27Y63.CLK                 1.276  0.095
BUFGMUX_X3Y16.O              SLICE_X30Y60.CLK                 1.250  0.069

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc2/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.381ns.
--------------------------------------------------------------------------------
Slack:     -0.381ns hit
Report:    0.381ns skew fails   0.000ns timing constraint by -0.381ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y6.O               SLICE_X36Y71.A5                  1.562  0.381
BUFGMUX_X3Y6.O               SLICE_X46Y61.CLK                 1.248  0.067
BUFGMUX_X3Y6.O               SLICE_X47Y56.CLK                 1.237  0.056
BUFGMUX_X3Y6.O               SLICE_X47Y57.CLK                 1.239  0.058

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc1/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.264ns.
--------------------------------------------------------------------------------
Slack:     -0.264ns hit
Report:    0.264ns skew fails   0.000ns timing constraint by -0.264ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y8.O               SLICE_X41Y68.AX                  1.446  0.264
BUFGMUX_X3Y8.O               SLICE_X46Y52.CLK                 1.245  0.063
BUFGMUX_X3Y8.O               SLICE_X47Y48.CLK                 1.250  0.068
BUFGMUX_X3Y8.O               SLICE_X47Y49.CLK                 1.249  0.067
BUFGMUX_X3Y8.O               SLICE_X47Y55.CLK                 1.238  0.056

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5350 paths analyzed, 1528 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.044ns.
--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000032/shiftregister_89 (SLICE_X26Y18.B3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000032/FSMstate_0 (FF)
  Destination:          myprogrammer/_i000032/shiftregister_89 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.531ns (Levels of Logic = 2)
  Clock Path Skew:      -0.478ns (0.658 - 1.136)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000032/FSMstate_0 to myprogrammer/_i000032/shiftregister_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.CQ      Tcko                  0.408   myprogrammer/_i000032/FSMstate<0>
                                                       myprogrammer/_i000032/FSMstate_0
    SLICE_X16Y16.B5      net (fanout=69)       3.296   myprogrammer/_i000032/FSMstate<0>
    SLICE_X16Y16.BMUX    Tilo                  0.251   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/Mmux__n0329411
    SLICE_X26Y18.B3      net (fanout=33)       1.287   myprogrammer/_i000032/Mmux__n032941
    SLICE_X26Y18.CLK     Tas                   0.289   myprogrammer/_i000032/shiftregister<91>
                                                       myprogrammer/_i000032/Mmux__n0314441
                                                       myprogrammer/_i000032/shiftregister_89
    -------------------------------------------------  ---------------------------
    Total                                      5.531ns (0.948ns logic, 4.583ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/startProgram (FF)
  Destination:          myprogrammer/_i000032/shiftregister_89 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.307ns (Levels of Logic = 2)
  Clock Path Skew:      0.146ns (0.454 - 0.308)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/startProgram to myprogrammer/_i000032/shiftregister_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.BQ      Tcko                  0.391   myprogrammer/startProgram
                                                       myprogrammer/startProgram
    SLICE_X16Y16.B4      net (fanout=4)        2.089   myprogrammer/startProgram
    SLICE_X16Y16.BMUX    Tilo                  0.251   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/Mmux__n0329411
    SLICE_X26Y18.B3      net (fanout=33)       1.287   myprogrammer/_i000032/Mmux__n032941
    SLICE_X26Y18.CLK     Tas                   0.289   myprogrammer/_i000032/shiftregister<91>
                                                       myprogrammer/_i000032/Mmux__n0314441
                                                       myprogrammer/_i000032/shiftregister_89
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (0.931ns logic, 3.376ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000032/FSMstate_2 (FF)
  Destination:          myprogrammer/_i000032/shiftregister_89 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.924ns (Levels of Logic = 2)
  Clock Path Skew:      -0.446ns (0.658 - 1.104)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000032/FSMstate_2 to myprogrammer/_i000032/shiftregister_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.CQ      Tcko                  0.408   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/FSMstate_2
    SLICE_X16Y16.B2      net (fanout=70)       0.689   myprogrammer/_i000032/FSMstate<2>
    SLICE_X16Y16.BMUX    Tilo                  0.251   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/Mmux__n0329411
    SLICE_X26Y18.B3      net (fanout=33)       1.287   myprogrammer/_i000032/Mmux__n032941
    SLICE_X26Y18.CLK     Tas                   0.289   myprogrammer/_i000032/shiftregister<91>
                                                       myprogrammer/_i000032/Mmux__n0314441
                                                       myprogrammer/_i000032/shiftregister_89
    -------------------------------------------------  ---------------------------
    Total                                      2.924ns (0.948ns logic, 1.976ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000032/shiftregister_88 (SLICE_X26Y18.A3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000032/FSMstate_0 (FF)
  Destination:          myprogrammer/_i000032/shiftregister_88 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.471ns (Levels of Logic = 2)
  Clock Path Skew:      -0.478ns (0.658 - 1.136)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000032/FSMstate_0 to myprogrammer/_i000032/shiftregister_88
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.CQ      Tcko                  0.408   myprogrammer/_i000032/FSMstate<0>
                                                       myprogrammer/_i000032/FSMstate_0
    SLICE_X16Y16.B5      net (fanout=69)       3.296   myprogrammer/_i000032/FSMstate<0>
    SLICE_X16Y16.BMUX    Tilo                  0.251   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/Mmux__n0329411
    SLICE_X26Y18.A3      net (fanout=33)       1.227   myprogrammer/_i000032/Mmux__n032941
    SLICE_X26Y18.CLK     Tas                   0.289   myprogrammer/_i000032/shiftregister<91>
                                                       myprogrammer/_i000032/Mmux__n0314551
                                                       myprogrammer/_i000032/shiftregister_88
    -------------------------------------------------  ---------------------------
    Total                                      5.471ns (0.948ns logic, 4.523ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/startProgram (FF)
  Destination:          myprogrammer/_i000032/shiftregister_88 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.247ns (Levels of Logic = 2)
  Clock Path Skew:      0.146ns (0.454 - 0.308)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/startProgram to myprogrammer/_i000032/shiftregister_88
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.BQ      Tcko                  0.391   myprogrammer/startProgram
                                                       myprogrammer/startProgram
    SLICE_X16Y16.B4      net (fanout=4)        2.089   myprogrammer/startProgram
    SLICE_X16Y16.BMUX    Tilo                  0.251   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/Mmux__n0329411
    SLICE_X26Y18.A3      net (fanout=33)       1.227   myprogrammer/_i000032/Mmux__n032941
    SLICE_X26Y18.CLK     Tas                   0.289   myprogrammer/_i000032/shiftregister<91>
                                                       myprogrammer/_i000032/Mmux__n0314551
                                                       myprogrammer/_i000032/shiftregister_88
    -------------------------------------------------  ---------------------------
    Total                                      4.247ns (0.931ns logic, 3.316ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000032/FSMstate_2 (FF)
  Destination:          myprogrammer/_i000032/shiftregister_88 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.864ns (Levels of Logic = 2)
  Clock Path Skew:      -0.446ns (0.658 - 1.104)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000032/FSMstate_2 to myprogrammer/_i000032/shiftregister_88
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.CQ      Tcko                  0.408   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/FSMstate_2
    SLICE_X16Y16.B2      net (fanout=70)       0.689   myprogrammer/_i000032/FSMstate<2>
    SLICE_X16Y16.BMUX    Tilo                  0.251   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/Mmux__n0329411
    SLICE_X26Y18.A3      net (fanout=33)       1.227   myprogrammer/_i000032/Mmux__n032941
    SLICE_X26Y18.CLK     Tas                   0.289   myprogrammer/_i000032/shiftregister<91>
                                                       myprogrammer/_i000032/Mmux__n0314551
                                                       myprogrammer/_i000032/shiftregister_88
    -------------------------------------------------  ---------------------------
    Total                                      2.864ns (0.948ns logic, 1.916ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000032/shiftregister_85 (SLICE_X23Y18.B3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000032/FSMstate_0 (FF)
  Destination:          myprogrammer/_i000032/shiftregister_85 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.215ns (Levels of Logic = 2)
  Clock Path Skew:      -0.658ns (0.478 - 1.136)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000032/FSMstate_0 to myprogrammer/_i000032/shiftregister_85
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.CQ      Tcko                  0.408   myprogrammer/_i000032/FSMstate<0>
                                                       myprogrammer/_i000032/FSMstate_0
    SLICE_X16Y16.B5      net (fanout=69)       3.296   myprogrammer/_i000032/FSMstate<0>
    SLICE_X16Y16.BMUX    Tilo                  0.251   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/Mmux__n0329411
    SLICE_X23Y18.B3      net (fanout=33)       0.938   myprogrammer/_i000032/Mmux__n032941
    SLICE_X23Y18.CLK     Tas                   0.322   myprogrammer/_i000032/shiftregister<87>
                                                       myprogrammer/_i000032/Mmux__n0314881
                                                       myprogrammer/_i000032/shiftregister_85
    -------------------------------------------------  ---------------------------
    Total                                      5.215ns (0.981ns logic, 4.234ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/startProgram (FF)
  Destination:          myprogrammer/_i000032/shiftregister_85 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.991ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.274 - 0.308)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/startProgram to myprogrammer/_i000032/shiftregister_85
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.BQ      Tcko                  0.391   myprogrammer/startProgram
                                                       myprogrammer/startProgram
    SLICE_X16Y16.B4      net (fanout=4)        2.089   myprogrammer/startProgram
    SLICE_X16Y16.BMUX    Tilo                  0.251   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/Mmux__n0329411
    SLICE_X23Y18.B3      net (fanout=33)       0.938   myprogrammer/_i000032/Mmux__n032941
    SLICE_X23Y18.CLK     Tas                   0.322   myprogrammer/_i000032/shiftregister<87>
                                                       myprogrammer/_i000032/Mmux__n0314881
                                                       myprogrammer/_i000032/shiftregister_85
    -------------------------------------------------  ---------------------------
    Total                                      3.991ns (0.964ns logic, 3.027ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/_i000032/FSMstate_2 (FF)
  Destination:          myprogrammer/_i000032/shiftregister_85 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.608ns (Levels of Logic = 2)
  Clock Path Skew:      -0.626ns (0.478 - 1.104)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/_i000032/FSMstate_2 to myprogrammer/_i000032/shiftregister_85
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.CQ      Tcko                  0.408   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/FSMstate_2
    SLICE_X16Y16.B2      net (fanout=70)       0.689   myprogrammer/_i000032/FSMstate<2>
    SLICE_X16Y16.BMUX    Tilo                  0.251   myprogrammer/_i000032/FSMstate<2>
                                                       myprogrammer/_i000032/Mmux__n0329411
    SLICE_X23Y18.B3      net (fanout=33)       0.938   myprogrammer/_i000032/Mmux__n032941
    SLICE_X23Y18.CLK     Tas                   0.322   myprogrammer/_i000032/shiftregister<87>
                                                       myprogrammer/_i000032/Mmux__n0314881
                                                       myprogrammer/_i000032/shiftregister_85
    -------------------------------------------------  ---------------------------
    Total                                      2.608ns (0.981ns logic, 1.627ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg4_7 (SLICE_X40Y14.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_7 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg4_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 0)
  Clock Path Skew:      0.573ns (1.049 - 0.476)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_7 to myprogrammer/UCOMM/u_registerInterface/myReg4_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y12.DQ      Tcko                  0.200   myprogrammer/UCOMM/dataToRegIF<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_7
    SLICE_X40Y14.DX      net (fanout=13)       0.515   myprogrammer/UCOMM/dataToRegIF<7>
    SLICE_X40Y14.CLK     Tckdi       (-Th)    -0.048   myprogrammer/UCOMM/u_registerInterface/myReg4<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg4_7
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.248ns logic, 0.515ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg9_4 (SLICE_X41Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_4 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg9_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.605ns (1.081 - 0.476)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_4 to myprogrammer/UCOMM/u_registerInterface/myReg9_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y12.AQ      Tcko                  0.200   myprogrammer/UCOMM/dataToRegIF<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_4
    SLICE_X41Y13.AX      net (fanout=13)       0.545   myprogrammer/UCOMM/dataToRegIF<4>
    SLICE_X41Y13.CLK     Tckdi       (-Th)    -0.059   myprogrammer/UCOMM/u_registerInterface/myReg9<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg9_4
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.259ns logic, 0.545ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg4_6 (SLICE_X40Y14.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.212ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_6 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg4_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.573ns (1.049 - 0.476)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_6 to myprogrammer/UCOMM/u_registerInterface/myReg4_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y12.CQ      Tcko                  0.200   myprogrammer/UCOMM/dataToRegIF<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_6
    SLICE_X40Y14.CX      net (fanout=13)       0.537   myprogrammer/UCOMM/dataToRegIF<6>
    SLICE_X40Y14.CLK     Tckdi       (-Th)    -0.048   myprogrammer/UCOMM/u_registerInterface/myReg4<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg4_6
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.248ns logic, 0.537ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.626ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_ipb_125_path" TIG;

 59 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X54Y52.DX), 35 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.872ns (data path - clock path skew + uncertainty)
  Source:               slaves/RAM1/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      9.384ns (Levels of Logic = 4)
  Clock Path Skew:      -0.177ns (2.117 - 2.294)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/RAM1/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y71.DQ      Tcko                  0.447   slaves/ipbr[5]_ipb_ack
                                                       slaves/RAM1/ack
    SLICE_X18Y72.C1      net (fanout=2)        1.228   slaves/ipbr[5]_ipb_ack
    SLICE_X18Y72.C       Tilo                  0.204   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X18Y76.C5      net (fanout=8)        0.588   ipb_master_in_ipb_ack
    SLICE_X18Y76.C       Tilo                  0.204   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X18Y76.D5      net (fanout=1)        0.195   ipbus/trans/sm/tx_we1
    SLICE_X18Y76.D       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X23Y77.B2      net (fanout=4)        0.889   ipbus/trans/tx_we
    SLICE_X23Y77.B       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X54Y52.DX      net (fanout=65)       5.031   ipbus/trans_out_we
    SLICE_X54Y52.CLK     Tdick                 0.136   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      9.384ns (1.453ns logic, 7.931ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.757ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave1/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      9.267ns (Levels of Logic = 5)
  Clock Path Skew:      -0.179ns (2.117 - 2.296)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y72.AMUX    Tshcko                0.461   slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave1/ack
    SLICE_X18Y72.D3      net (fanout=2)        0.776   slaves/ipbr[1]_ipb_ack
    SLICE_X18Y72.D       Tilo                  0.203   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X18Y72.C6      net (fanout=1)        0.118   slaves/fabric/N01
    SLICE_X18Y72.C       Tilo                  0.204   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X18Y76.C5      net (fanout=8)        0.588   ipb_master_in_ipb_ack
    SLICE_X18Y76.C       Tilo                  0.204   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X18Y76.D5      net (fanout=1)        0.195   ipbus/trans/sm/tx_we1
    SLICE_X18Y76.D       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X23Y77.B2      net (fanout=4)        0.889   ipbus/trans/tx_we
    SLICE_X23Y77.B       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X54Y52.DX      net (fanout=65)       5.031   ipbus/trans_out_we
    SLICE_X54Y52.CLK     Tdick                 0.136   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      9.267ns (1.670ns logic, 7.597ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.398ns (data path - clock path skew + uncertainty)
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      8.910ns (Levels of Logic = 4)
  Clock Path Skew:      -0.177ns (2.117 - 2.294)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y72.DQ      Tcko                  0.408   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X18Y72.C2      net (fanout=2)        0.793   slaves/ipbr[6]_ipb_ack
    SLICE_X18Y72.C       Tilo                  0.204   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X18Y76.C5      net (fanout=8)        0.588   ipb_master_in_ipb_ack
    SLICE_X18Y76.C       Tilo                  0.204   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we1
    SLICE_X18Y76.D5      net (fanout=1)        0.195   ipbus/trans/sm/tx_we1
    SLICE_X18Y76.D       Tilo                  0.203   ipbus/trans/tx_we
                                                       ipbus/trans/sm/tx_we2
    SLICE_X23Y77.B2      net (fanout=4)        0.889   ipbus/trans/tx_we
    SLICE_X23Y77.B       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X54Y52.DX      net (fanout=65)       5.031   ipbus/trans_out_we
    SLICE_X54Y52.CLK     Tdick                 0.136   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      8.910ns (1.414ns logic, 7.496ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_tx/d_sync (SLICE_X32Y44.DX), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.458ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB5 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      5.934ns (Levels of Logic = 2)
  Clock Path Skew:      -0.213ns (2.096 - 2.309)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB5 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y78.BMUX    Tshcko                0.461   ipbus/trans/iface/state_FSM_FFd2
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB5
    SLICE_X23Y76.D6      net (fanout=1)        0.714   ipbus/trans/iface/state_FSM_FFd1_BRB5
    SLICE_X23Y76.D       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X24Y77.A4      net (fanout=71)       0.509   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X24Y77.A       Tilo                  0.205   ipbus/trans/iface/GND_366_o_rxd[31]_equal_10_o<31>1
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X32Y44.DX      net (fanout=10)       3.650   ipbus/pkt_tx
    SLICE_X32Y44.CLK     Tdick                 0.136   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.934ns (1.061ns logic, 4.873ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.427ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB1 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      5.902ns (Levels of Logic = 2)
  Clock Path Skew:      -0.214ns (2.096 - 2.310)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB1 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y78.CQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd3_BRB1
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X22Y78.C1      net (fanout=1)        0.617   ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X22Y78.C       Tilo                  0.204   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X24Y77.A3      net (fanout=72)       0.699   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X24Y77.A       Tilo                  0.205   ipbus/trans/iface/GND_366_o_rxd[31]_equal_10_o<31>1
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X32Y44.DX      net (fanout=10)       3.650   ipbus/pkt_tx
    SLICE_X32Y44.CLK     Tdick                 0.136   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.902ns (0.936ns logic, 4.966ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.416ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB3 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      5.894ns (Levels of Logic = 2)
  Clock Path Skew:      -0.211ns (2.096 - 2.307)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB3 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y76.DQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X22Y78.C2      net (fanout=1)        0.609   ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X22Y78.C       Tilo                  0.204   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X24Y77.A3      net (fanout=72)       0.699   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X24Y77.A       Tilo                  0.205   ipbus/trans/iface/GND_366_o_rxd[31]_equal_10_o<31>1
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X32Y44.DX      net (fanout=10)       3.650   ipbus/pkt_tx
    SLICE_X32Y44.CLK     Tdick                 0.136   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.894ns (0.936ns logic, 4.958ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_rx/d_sync (SLICE_X29Y53.DX), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.746ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB1 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      4.263ns (Levels of Logic = 2)
  Clock Path Skew:      -0.172ns (2.138 - 2.310)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB1 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y78.CQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd3_BRB1
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X22Y78.C1      net (fanout=1)        0.617   ipbus/trans/iface/state_FSM_FFd3_BRB1
    SLICE_X22Y78.C       Tilo                  0.204   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X23Y77.A2      net (fanout=72)       0.652   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X23Y77.A       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X29Y53.DX      net (fanout=1)        2.077   ipbus/pkt_rx
    SLICE_X29Y53.CLK     Tdick                 0.063   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (0.917ns logic, 3.346ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.735ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB3 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      4.255ns (Levels of Logic = 2)
  Clock Path Skew:      -0.169ns (2.138 - 2.307)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB3 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y76.DQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X22Y78.C2      net (fanout=1)        0.609   ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X22Y78.C       Tilo                  0.204   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X23Y77.A2      net (fanout=72)       0.652   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X23Y77.A       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X29Y53.DX      net (fanout=1)        2.077   ipbus/pkt_rx
    SLICE_X29Y53.CLK     Tdick                 0.063   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (0.917ns logic, 3.338ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.697ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB2 (FF)
  Destination:          ipbus/stretch_rx/d_sync (FF)
  Data Path Delay:      4.215ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (2.138 - 2.309)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB2 to ipbus/stretch_rx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y77.AMUX    Tshcko                0.455   ipbus/trans/iface/GND_366_o_rxd[31]_equal_10_o<31>1
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X22Y78.C4      net (fanout=1)        0.505   ipbus/trans/iface/state_FSM_FFd3_BRB2
    SLICE_X22Y78.C       Tilo                  0.204   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X23Y77.A2      net (fanout=72)       0.652   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X23Y77.A       Tilo                  0.259   ipbus/trans_out_we
                                                       ipbus/trans/iface/pkt_rx1
    SLICE_X29Y53.DX      net (fanout=1)        2.077   ipbus/pkt_rx
    SLICE_X29Y53.CLK     Tdick                 0.063   ipbus/stretch_rx/d_sync
                                                       ipbus/stretch_rx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.215ns (0.981ns logic, 3.234ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_ipb_125_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X13Y86.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.193ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (FF)
  Data Path Delay:      0.565ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.133 - 1.072)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y86.CQ      Tcko                  0.200   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2
    SLICE_X13Y86.AX      net (fanout=1)        0.306   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
    SLICE_X13Y86.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_read_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.565ns (0.259ns logic, 0.306ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X45Y66.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.364ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (FF)
  Data Path Delay:      0.735ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (1.147 - 1.087)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y66.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2
    SLICE_X45Y66.AX      net (fanout=1)        0.478   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
    SLICE_X45Y66.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_write_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.735ns (0.257ns logic, 0.478ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X9Y87.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.752ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/trans/cfg/vec_out_81 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rarp_buf_0 (FF)
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (1.131 - 1.082)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/cfg/vec_out_81 to ipbus/udp_if/clock_crossing_if/rarp_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y80.AQ      Tcko                  0.200   ipbus/cfg<81>
                                                       ipbus/trans/cfg/vec_out_81
    SLICE_X9Y87.DX       net (fanout=3)        0.853   ipbus/cfg<81>
    SLICE_X9Y87.CLK      Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rarp_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rarp_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.259ns logic, 0.853ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_125_ipb_path" TIG;

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram16 (RAMB16_X3Y28.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     9.131ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_30 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram16 (RAM)
  Data Path Delay:      8.665ns (Levels of Logic = 3)
  Clock Path Skew:      -0.155ns (2.112 - 2.267)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_30 to ipbus/udp_if/ipbus_tx_ram/Mram_ram16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y98.CQ      Tcko                  0.391   ipbus/my_ip_addr_udp<31>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_30
    SLICE_X24Y98.A4      net (fanout=4)        1.473   ipbus/my_ip_addr_udp<30>
    SLICE_X24Y98.A       Tilo                  0.205   ipbus/trans/cfg_dout<30>
                                                       ipbus/trans/cfg/dout<30><30>1
    SLICE_X27Y78.A6      net (fanout=1)        1.763   ipbus/trans/cfg_dout<30>
    SLICE_X27Y78.A       Tilo                  0.259   ipbus/trans/sm/rmw_result_20_BRB5
                                                       ipbus/trans/sm/mux101131
    SLICE_X40Y76.B1      net (fanout=1)        1.355   ipbus/trans/tx_data<30>
    SLICE_X40Y76.B       Tilo                  0.205   ipbus/trans/iface/hlen<15>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata241
    RAMB16_X3Y28.DIA0    net (fanout=1)        2.714   ipbus/trans_out_wdata<30>
    RAMB16_X3Y28.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram16
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram16
    -------------------------------------------------  ---------------------------
    Total                                      8.665ns (1.360ns logic, 7.305ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X2Y20.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.916ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_2 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      8.412ns (Levels of Logic = 3)
  Clock Path Skew:      -0.193ns (2.088 - 2.281)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_2 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y94.CQ      Tcko                  0.391   ipbus/my_ip_addr_udp<3>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_2
    SLICE_X20Y82.A3      net (fanout=3)        1.491   ipbus/my_ip_addr_udp<2>
    SLICE_X20Y82.AMUX    Tilo                  0.251   ipbus/trans/cfg_dout<29>
                                                       ipbus/trans/cfg/dout<2><2>1
    SLICE_X18Y78.D1      net (fanout=1)        0.918   ipbus/trans/cfg_dout<2>
    SLICE_X18Y78.D       Tilo                  0.203   ipbus/trans/tx_data<2>
                                                       ipbus/trans/sm/mux101121
    SLICE_X26Y79.B3      net (fanout=1)        0.791   ipbus/trans/tx_data<2>
    SLICE_X26Y79.B       Tilo                  0.203   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata231
    RAMB16_X2Y20.DIA0    net (fanout=1)        3.864   ipbus/trans_out_wdata<2>
    RAMB16_X2Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                      8.412ns (1.348ns logic, 7.064ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram14 (RAMB16_X2Y22.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.888ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_27 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram14 (RAM)
  Data Path Delay:      8.403ns (Levels of Logic = 3)
  Clock Path Skew:      -0.174ns (2.096 - 2.270)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_27 to ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y96.DQ      Tcko                  0.408   ipbus/my_ip_addr_udp<27>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_27
    SLICE_X15Y83.A3      net (fanout=4)        1.181   ipbus/my_ip_addr_udp<27>
    SLICE_X15Y83.A       Tilo                  0.259   ipbus/trans/cfg_dout<27>
                                                       ipbus/trans/cfg/dout<27><27>1
    SLICE_X27Y75.B5      net (fanout=1)        1.345   ipbus/trans/cfg_dout<27>
    SLICE_X27Y75.B       Tilo                  0.259   ipbus/trans/sm/hdr<27>
                                                       ipbus/trans/sm/mux10191
    SLICE_X32Y80.D6      net (fanout=1)        1.005   ipbus/trans/tx_data<27>
    SLICE_X32Y80.D       Tilo                  0.205   ipbus/trans/iface/hlen<11>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata201
    RAMB16_X2Y22.DIA1    net (fanout=1)        3.441   ipbus/trans_out_wdata<27>
    RAMB16_X2Y22.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram14
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram14
    -------------------------------------------------  ---------------------------
    Total                                      8.403ns (1.431ns logic, 6.972ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_125_ipb_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_0 (SLICE_X21Y83.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.244ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/req_send_tff (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/req_send_buf_0 (FF)
  Data Path Delay:      0.616ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.142 - 1.081)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/req_send_tff to ipbus/udp_if/clock_crossing_if/req_send_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y83.DQ      Tcko                  0.200   ipbus/udp_if/clock_crossing_if/req_send_tff
                                                       ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X21Y83.AX      net (fanout=2)        0.357   ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X21Y83.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/req_send_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/req_send_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.259ns logic, 0.357ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_1 (SLICE_X52Y53.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.381ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/tx_ram_selector/write_block.write_i_1 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_1 (FF)
  Data Path Delay:      0.770ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.139 - 1.061)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/tx_ram_selector/write_block.write_i_1 to ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y46.BQ      Tcko                  0.198   ipbus/udp_if/tx_write_buffer_125<2>
                                                       ipbus/udp_if/tx_ram_selector/write_block.write_i_1
    SLICE_X52Y53.BX      net (fanout=25)       0.531   ipbus/udp_if/tx_write_buffer_125<1>
    SLICE_X52Y53.CLK     Tckdi       (-Th)    -0.041   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_1
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.239ns logic, 0.531ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2 (SLICE_X52Y53.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.447ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/tx_ram_selector/write_block.write_i_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2 (FF)
  Data Path Delay:      0.836ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.139 - 1.061)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/tx_ram_selector/write_block.write_i_2 to ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y46.CQ      Tcko                  0.198   ipbus/udp_if/tx_write_buffer_125<2>
                                                       ipbus/udp_if/tx_ram_selector/write_block.write_i_2
    SLICE_X52Y53.CX      net (fanout=36)       0.597   ipbus/udp_if/tx_write_buffer_125<2>
    SLICE_X52Y53.CLK     Tckdi       (-Th)    -0.041   ipbus/udp_if/clock_crossing_if/tx_write_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_2
    -------------------------------------------------  ---------------------------
    Total                                      0.836ns (0.239ns logic, 0.597ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1797 paths analyzed, 1137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.988ns.
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_8 (SLICE_X52Y121.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.941ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y120.AQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD
    SLICE_X35Y118.D2     net (fanout=7)        2.603   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD
    SLICE_X35Y118.D      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv1
    SLICE_X52Y121.CE     net (fanout=3)        2.340   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv
    SLICE_X52Y121.CLK    Tceck                 0.331   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0><10>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_8
    -------------------------------------------------  ---------------------------
    Total                                      5.941ns (0.998ns logic, 4.943ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.644ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.232 - 0.249)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y117.AQ     Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD
    SLICE_X35Y118.D3     net (fanout=7)        2.267   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD
    SLICE_X35Y118.D      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv1
    SLICE_X52Y121.CE     net (fanout=3)        2.340   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv
    SLICE_X52Y121.CLK    Tceck                 0.331   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0><10>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_8
    -------------------------------------------------  ---------------------------
    Total                                      5.644ns (1.037ns logic, 4.607ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.482ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y119.DQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD
    SLICE_X35Y118.D4     net (fanout=5)        2.161   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD
    SLICE_X35Y118.D      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv1
    SLICE_X52Y121.CE     net (fanout=3)        2.340   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv
    SLICE_X52Y121.CLK    Tceck                 0.331   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0><10>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_8
    -------------------------------------------------  ---------------------------
    Total                                      5.482ns (0.981ns logic, 4.501ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10 (SLICE_X52Y121.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.905ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y120.AQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD
    SLICE_X35Y118.D2     net (fanout=7)        2.603   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD
    SLICE_X35Y118.D      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv1
    SLICE_X52Y121.CE     net (fanout=3)        2.340   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv
    SLICE_X52Y121.CLK    Tceck                 0.295   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0><10>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10
    -------------------------------------------------  ---------------------------
    Total                                      5.905ns (0.962ns logic, 4.943ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.608ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.232 - 0.249)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y117.AQ     Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD
    SLICE_X35Y118.D3     net (fanout=7)        2.267   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD
    SLICE_X35Y118.D      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv1
    SLICE_X52Y121.CE     net (fanout=3)        2.340   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv
    SLICE_X52Y121.CLK    Tceck                 0.295   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0><10>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10
    -------------------------------------------------  ---------------------------
    Total                                      5.608ns (1.001ns logic, 4.607ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.446ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y119.DQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD
    SLICE_X35Y118.D4     net (fanout=5)        2.161   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD
    SLICE_X35Y118.D      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv1
    SLICE_X52Y121.CE     net (fanout=3)        2.340   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv
    SLICE_X52Y121.CLK    Tceck                 0.295   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0><10>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10
    -------------------------------------------------  ---------------------------
    Total                                      5.446ns (0.945ns logic, 4.501ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_9 (SLICE_X52Y121.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.886ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y120.AQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD
    SLICE_X35Y118.D2     net (fanout=7)        2.603   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD
    SLICE_X35Y118.D      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv1
    SLICE_X52Y121.CE     net (fanout=3)        2.340   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv
    SLICE_X52Y121.CLK    Tceck                 0.276   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0><10>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_9
    -------------------------------------------------  ---------------------------
    Total                                      5.886ns (0.943ns logic, 4.943ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.589ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.232 - 0.249)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y117.AQ     Tcko                  0.447   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD
    SLICE_X35Y118.D3     net (fanout=7)        2.267   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD
    SLICE_X35Y118.D      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv1
    SLICE_X52Y121.CE     net (fanout=3)        2.340   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv
    SLICE_X52Y121.CLK    Tceck                 0.276   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0><10>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_9
    -------------------------------------------------  ---------------------------
    Total                                      5.589ns (0.982ns logic, 4.607ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.427ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y119.DQ     Tcko                  0.391   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD
    SLICE_X35Y118.D4     net (fanout=5)        2.161   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD
    SLICE_X35Y118.D      Tilo                  0.259   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv1
    SLICE_X52Y121.CE     net (fanout=3)        2.340   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv
    SLICE_X52Y121.CLK    Tceck                 0.276   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0><10>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_9
    -------------------------------------------------  ---------------------------
    Total                                      5.427ns (0.926ns logic, 4.501ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_30 (SLICE_X56Y123.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.039 - 0.034)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y122.DQ     Tcko                  0.234   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y123.CE     net (fanout=15)       0.167   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y123.CLK    Tckce       (-Th)     0.108   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<30>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_30
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.126ns logic, 0.167ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_18 (SLICE_X56Y123.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.039 - 0.034)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y122.DQ     Tcko                  0.234   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y123.CE     net (fanout=15)       0.167   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y123.CLK    Tckce       (-Th)     0.102   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<30>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_18
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (0.132ns logic, 0.167ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29 (SLICE_X56Y123.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.039 - 0.034)
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y122.DQ     Tcko                  0.234   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y123.CE     net (fanout=15)       0.167   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG
    SLICE_X56Y123.CLK    Tckce       (-Th)     0.092   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC<30>
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.142ns logic, 0.167ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: eth/bufg0/I0
  Logical resource: eth/bufg0/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: gmii_rx_clk_IBUFG
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<6>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
  Location pin: SLICE_X34Y109.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<6>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
  Location pin: SLICE_X34Y109.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit1" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit2_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit2" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.930ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y52.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.AQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X46Y52.AX      net (fanout=1)        0.386   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X46Y52.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.544ns logic, 0.386ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X46Y52.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.BQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    SLICE_X46Y52.BX      net (fanout=1)        0.379   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>
    SLICE_X46Y52.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.544ns logic, 0.379ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X46Y52.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.919ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.CQ      Tcko                  0.408   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    SLICE_X46Y52.CX      net (fanout=1)        0.375   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
    SLICE_X46Y52.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.919ns (0.544ns logic, 0.375ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X46Y52.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.CQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    SLICE_X46Y52.CX      net (fanout=1)        0.185   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
    SLICE_X46Y52.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.248ns logic, 0.185ns route)
                                                       (57.3% logic, 42.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X46Y52.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.BQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    SLICE_X46Y52.BX      net (fanout=1)        0.194   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>
    SLICE_X46Y52.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.248ns logic, 0.194ns route)
                                                       (56.1% logic, 43.9% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y52.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y53.AQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X46Y52.AX      net (fanout=1)        0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X46Y52.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.248ns logic, 0.198ns route)
                                                       (55.6% logic, 44.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors)
 Maximum delay is   1.140ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (SLICE_X46Y61.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.BQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    SLICE_X46Y61.B5      net (fanout=1)        0.519   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<1>
    SLICE_X46Y61.CLK     Tas                   0.213   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<1>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.621ns logic, 0.519ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (SLICE_X46Y61.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.BMUX    Tshcko                0.461   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X46Y61.DX      net (fanout=3)        0.385   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X46Y61.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.597ns logic, 0.385ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y61.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.951ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.AQ      Tcko                  0.408   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    SLICE_X46Y61.A5      net (fanout=1)        0.330   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<0>
    SLICE_X46Y61.CLK     Tas                   0.213   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<0>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (0.621ns logic, 0.330ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (SLICE_X46Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.CQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    SLICE_X46Y61.CX      net (fanout=1)        0.185   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
    SLICE_X46Y61.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.248ns logic, 0.185ns route)
                                                       (57.3% logic, 42.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (SLICE_X46Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.BQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X46Y61.BX      net (fanout=3)        0.206   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X46Y61.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.246ns logic, 0.206ns route)
                                                       (54.4% logic, 45.6% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y61.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.AQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    SLICE_X46Y61.A5      net (fanout=1)        0.143   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<0>
    SLICE_X46Y61.CLK     Tah         (-Th)    -0.121   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<0>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.321ns logic, 0.143ns route)
                                                       (69.2% logic, 30.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.601ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_syn (SLICE_X36Y59.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_syn0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_syn (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.601ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_syn0 to slaves/TDCchannels/dc1/TDCcore/hit_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y68.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_syn0
                                                       slaves/TDCchannels/dc1/TDCcore/hit_syn0
    SLICE_X36Y59.AX      net (fanout=1)        1.074   slaves/TDCchannels/dc1/TDCcore/hit_syn0
    SLICE_X36Y59.CLK     Tdick                 0.136   slaves/TDCchannels/dc1/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc1/TDCcore/hit_syn
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (0.527ns logic, 1.074ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (SLICE_X48Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 4.296ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0
    SLICE_X48Y55.AX      net (fanout=1)        1.018   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<0>
    SLICE_X48Y55.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (0.477ns logic, 1.018ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1 (SLICE_X48Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1
    SLICE_X48Y55.BX      net (fanout=1)        1.006   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>
    SLICE_X48Y55.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.477ns logic, 1.006ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0 (SLICE_X48Y55.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y55.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    SLICE_X48Y55.A5      net (fanout=1)        0.175   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<0>
    SLICE_X48Y55.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.329ns logic, 0.175ns route)
                                                       (65.3% logic, 34.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (SLICE_X48Y55.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y55.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    SLICE_X48Y55.B4      net (fanout=1)        0.218   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<1>
    SLICE_X48Y55.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.329ns logic, 0.218ns route)
                                                       (60.1% logic, 39.9% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (SLICE_X49Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y52.AQ      Tcko                  0.200   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    SLICE_X49Y55.AX      net (fanout=1)        0.340   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<0>
    SLICE_X49Y55.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.259ns logic, 0.340ns route)
                                                       (43.2% logic, 56.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.371ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (SLICE_X49Y60.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.371ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 9.375ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y57.CQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3
    SLICE_X49Y60.DX      net (fanout=1)        0.917   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>
    SLICE_X49Y60.CLK     Tdick                 0.063   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (0.454ns logic, 0.917ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0 (SLICE_X49Y60.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.243ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.AMUX    Tshcko                0.455   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    SLICE_X49Y60.A5      net (fanout=1)        0.561   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<0>
    SLICE_X49Y60.CLK     Tas                   0.227   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<0>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.243ns (0.682ns logic, 0.561ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_1 (SLICE_X49Y60.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.234ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1 to slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y56.CQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1
    SLICE_X49Y60.BX      net (fanout=1)        0.780   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>
    SLICE_X49Y60.CLK     Tdick                 0.063   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (0.454ns logic, 0.780ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2 (SLICE_X49Y61.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.DQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    SLICE_X49Y61.CX      net (fanout=1)        0.202   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
    SLICE_X49Y61.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.259ns logic, 0.202ns route)
                                                       (56.2% logic, 43.8% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_2 (SLICE_X49Y60.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y61.CQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    SLICE_X49Y60.C5      net (fanout=1)        0.185   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
    SLICE_X49Y60.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.355ns logic, 0.185ns route)
                                                       (65.7% logic, 34.3% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_syn (SLICE_X36Y71.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_syn0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_syn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.560ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_syn0 to slaves/TDCchannels/dc2/TDCcore/hit_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y71.AMUX    Tshcko                0.238   slaves/TDCchannels/dc2/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X36Y71.AX      net (fanout=1)        0.274   slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X36Y71.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.286ns logic, 0.274ns route)
                                                       (51.1% logic, 48.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO 
TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 66 paths analyzed, 66 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors)
 Maximum delay is   2.152ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave1/ipbus_out_ipb_rdata_0 (SLICE_X27Y64.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/ramManager/handshakeFPGA (FF)
  Destination:          slaves/slave1/ipbus_out_ipb_rdata_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      2.152ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/ramManager/handshakeFPGA to slaves/slave1/ipbus_out_ipb_rdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y63.CMUX    Tshcko                0.461   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/handshakeFPGA
    SLICE_X27Y64.A2      net (fanout=4)        1.369   handshakeleds_1_OBUF
    SLICE_X27Y64.CLK     Tas                   0.322   slaves/ipbr[1]_ipb_rdata<6>
                                                       slaves/slave1/mux1101
                                                       slaves/slave1/ipbus_out_ipb_rdata_0
    -------------------------------------------------  ---------------------------
    Total                                      2.152ns (0.783ns logic, 1.369ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_1 (SLICE_X28Y65.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_1 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.885ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_1 to slaves/slave2/ipbus_out_ipb_rdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y59.BQ      Tcko                  0.447   slaves/hitcount1<3>
                                                       slaves/TDCchannels/dc1/hitCount_1
    SLICE_X28Y65.A3      net (fanout=4)        1.225   slaves/hitcount1<1>
    SLICE_X28Y65.CLK     Tas                   0.213   slaves/ipbr[2]_ipb_rdata<13>
                                                       slaves/slave2/mux11111
                                                       slaves/slave2/ipbus_out_ipb_rdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (0.660ns logic, 1.225ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_11 (SLICE_X28Y65.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/hitCount_11 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_11 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.866ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/hitCount_11 to slaves/slave2/ipbus_out_ipb_rdata_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y61.DQ      Tcko                  0.447   slaves/hitcount1<11>
                                                       slaves/TDCchannels/dc1/hitCount_11
    SLICE_X28Y65.B1      net (fanout=4)        1.078   slaves/hitcount1<11>
    SLICE_X28Y65.CLK     Tas                   0.341   slaves/ipbr[2]_ipb_rdata<13>
                                                       slaves/slave2/mux2112
                                                       slaves/slave2/ipbus_out_ipb_rdata_11
    -------------------------------------------------  ---------------------------
    Total                                      1.866ns (0.788ns logic, 1.078ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_26 (SLICE_X25Y66.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/hitCount_26 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.543ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/hitCount_26 to slaves/slave4/ipbus_out_ipb_rdata_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y66.CQ      Tcko                  0.200   slaves/hitcount2<27>
                                                       slaves/TDCchannels/dc2/hitCount_26
    SLICE_X25Y66.B4      net (fanout=4)        0.128   slaves/hitcount2<26>
    SLICE_X25Y66.CLK     Tah         (-Th)    -0.215   slaves/ipbr[4]_ipb_rdata<31>
                                                       slaves/slave4/mux1811
                                                       slaves/slave4/ipbus_out_ipb_rdata_26
    -------------------------------------------------  ---------------------------
    Total                                      0.543ns (0.415ns logic, 0.128ns route)
                                                       (76.4% logic, 23.6% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_14 (SLICE_X25Y64.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/hitCount_14 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/hitCount_14 to slaves/slave4/ipbus_out_ipb_rdata_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y63.CQ      Tcko                  0.200   slaves/hitcount2<15>
                                                       slaves/TDCchannels/dc2/hitCount_14
    SLICE_X25Y64.D5      net (fanout=4)        0.206   slaves/hitcount2<14>
    SLICE_X25Y64.CLK     Tah         (-Th)    -0.155   slaves/ipbr[4]_ipb_rdata<13>
                                                       slaves/slave4/mux511
                                                       slaves/slave4/ipbus_out_ipb_rdata_14
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.355ns logic, 0.206ns route)
                                                       (63.3% logic, 36.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_9 (SLICE_X25Y64.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/hitCount_9 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.589ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/hitCount_9 to slaves/slave4/ipbus_out_ipb_rdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.BQ      Tcko                  0.200   slaves/hitcount2<11>
                                                       slaves/TDCchannels/dc2/hitCount_9
    SLICE_X25Y64.C4      net (fanout=4)        0.234   slaves/hitcount2<9>
    SLICE_X25Y64.CLK     Tah         (-Th)    -0.155   slaves/ipbr[4]_ipb_rdata<13>
                                                       slaves/slave4/mux31111
                                                       slaves/slave4/ipbus_out_ipb_rdata_9
    -------------------------------------------------  ---------------------------
    Total                                      0.589ns (0.355ns logic, 0.234ns route)
                                                       (60.3% logic, 39.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO 
TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.688ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X35Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y66.AQ      Tcko                  0.408   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X35Y63.A6      net (fanout=2)        0.958   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X35Y63.CLK     Tas                   0.322   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.688ns (0.730ns logic, 0.958ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X34Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.214ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y65.AQ      Tcko                  0.408   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X34Y63.A6      net (fanout=2)        0.517   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X34Y63.CLK     Tas                   0.289   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.214ns (0.697ns logic, 0.517ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X34Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.672ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.672ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y65.AQ      Tcko                  0.200   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X34Y63.A6      net (fanout=2)        0.275   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X34Y63.CLK     Tah         (-Th)    -0.197   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.672ns (0.397ns logic, 0.275ns route)
                                                       (59.1% logic, 40.9% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X35Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.003ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y66.AQ      Tcko                  0.200   slaves/ctrl_reg_PChandshake1<0>
                                                       slaves/slave1/reg_0_0
    SLICE_X35Y63.A6      net (fanout=2)        0.588   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X35Y63.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.003ns (0.415ns logic, 0.588ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" 
TS_sysclk * 1.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49427 paths analyzed, 14976 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.829ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/history_42 (SLICE_X40Y85.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/status_buffer/history_42 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.645ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.454 - 0.487)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/status_buffer/history_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y99.AQ      Tcko                  0.408   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X30Y99.A6      net (fanout=1)        0.559   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X30Y99.A       Tilo                  0.203   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X29Y99.B3      net (fanout=284)      0.722   mac_rx_valid
    SLICE_X29Y99.B       Tilo                  0.259   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X39Y89.C2      net (fanout=534)      2.075   ipbus/udp_if/rx_reset
    SLICE_X39Y89.C       Tilo                  0.259   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X41Y85.A1      net (fanout=7)        1.621   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X41Y85.A       Tilo                  0.259   ipbus/udp_if/status_buffer/history<40>
                                                       ipbus/udp_if/status_buffer/_n02111_1
    SLICE_X40Y85.SR      net (fanout=6)        0.825   ipbus/udp_if/status_buffer/_n02111
    SLICE_X40Y85.CLK     Tsrck                 0.455   ipbus/udp_if/status_buffer/history<44>
                                                       ipbus/udp_if/status_buffer/history_42
    -------------------------------------------------  ---------------------------
    Total                                      7.645ns (1.843ns logic, 5.802ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_42 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.344ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.454 - 0.482)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to ipbus/udp_if/status_buffer/history_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y107.AQ     Tcko                  0.447   mac_rx_last
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X46Y96.A6      net (fanout=2)        0.965   mac_rx_last
    SLICE_X46Y96.A       Tilo                  0.205   ipbus/udp_if/last_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X45Y88.D2      net (fanout=42)       1.379   ipbus/udp_if/my_rx_last
    SLICE_X45Y88.D       Tilo                  0.259   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X39Y89.C5      net (fanout=2)        0.670   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X39Y89.C       Tilo                  0.259   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X41Y85.A1      net (fanout=7)        1.621   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X41Y85.A       Tilo                  0.259   ipbus/udp_if/status_buffer/history<40>
                                                       ipbus/udp_if/status_buffer/_n02111_1
    SLICE_X40Y85.SR      net (fanout=6)        0.825   ipbus/udp_if/status_buffer/_n02111
    SLICE_X40Y85.CLK     Tsrck                 0.455   ipbus/udp_if/status_buffer/history<44>
                                                       ipbus/udp_if/status_buffer/history_42
    -------------------------------------------------  ---------------------------
    Total                                      7.344ns (1.884ns logic, 5.460ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/tx_transactor/req_not_found_BRB5 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_42 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.223ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.454 - 0.509)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/tx_transactor/req_not_found_BRB5 to ipbus/udp_if/status_buffer/history_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.391   ipbus/udp_if/tx_transactor/req_not_found_BRB5
                                                       ipbus/udp_if/tx_transactor/req_not_found_BRB5
    SLICE_X51Y68.D6      net (fanout=1)        0.753   ipbus/udp_if/tx_transactor/req_not_found_BRB5
    SLICE_X51Y68.D       Tilo                  0.259   ipbus/udp_if/rxreq_not_found
                                                       ipbus/udp_if/tx_transactor/resend_pkt_id[15]_INV_345_o1
    SLICE_X39Y89.C4      net (fanout=5)        2.401   ipbus/udp_if/rxreq_not_found
    SLICE_X39Y89.C       Tilo                  0.259   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X41Y85.A1      net (fanout=7)        1.621   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X41Y85.A       Tilo                  0.259   ipbus/udp_if/status_buffer/history<40>
                                                       ipbus/udp_if/status_buffer/_n02111_1
    SLICE_X40Y85.SR      net (fanout=6)        0.825   ipbus/udp_if/status_buffer/_n02111
    SLICE_X40Y85.CLK     Tsrck                 0.455   ipbus/udp_if/status_buffer/history<44>
                                                       ipbus/udp_if/status_buffer/history_42
    -------------------------------------------------  ---------------------------
    Total                                      7.223ns (1.623ns logic, 5.600ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/history_40 (SLICE_X41Y85.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/status_buffer/history_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.636ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.454 - 0.487)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/status_buffer/history_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y99.AQ      Tcko                  0.408   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X30Y99.A6      net (fanout=1)        0.559   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X30Y99.A       Tilo                  0.203   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X29Y99.B3      net (fanout=284)      0.722   mac_rx_valid
    SLICE_X29Y99.B       Tilo                  0.259   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X39Y89.C2      net (fanout=534)      2.075   ipbus/udp_if/rx_reset
    SLICE_X39Y89.C       Tilo                  0.259   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X41Y85.A1      net (fanout=7)        1.621   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X41Y85.A       Tilo                  0.259   ipbus/udp_if/status_buffer/history<40>
                                                       ipbus/udp_if/status_buffer/_n02111_1
    SLICE_X41Y85.SR      net (fanout=6)        0.825   ipbus/udp_if/status_buffer/_n02111
    SLICE_X41Y85.CLK     Tsrck                 0.446   ipbus/udp_if/status_buffer/history<40>
                                                       ipbus/udp_if/status_buffer/history_40
    -------------------------------------------------  ---------------------------
    Total                                      7.636ns (1.834ns logic, 5.802ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.335ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.454 - 0.482)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to ipbus/udp_if/status_buffer/history_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y107.AQ     Tcko                  0.447   mac_rx_last
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X46Y96.A6      net (fanout=2)        0.965   mac_rx_last
    SLICE_X46Y96.A       Tilo                  0.205   ipbus/udp_if/last_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X45Y88.D2      net (fanout=42)       1.379   ipbus/udp_if/my_rx_last
    SLICE_X45Y88.D       Tilo                  0.259   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X39Y89.C5      net (fanout=2)        0.670   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X39Y89.C       Tilo                  0.259   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X41Y85.A1      net (fanout=7)        1.621   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X41Y85.A       Tilo                  0.259   ipbus/udp_if/status_buffer/history<40>
                                                       ipbus/udp_if/status_buffer/_n02111_1
    SLICE_X41Y85.SR      net (fanout=6)        0.825   ipbus/udp_if/status_buffer/_n02111
    SLICE_X41Y85.CLK     Tsrck                 0.446   ipbus/udp_if/status_buffer/history<40>
                                                       ipbus/udp_if/status_buffer/history_40
    -------------------------------------------------  ---------------------------
    Total                                      7.335ns (1.875ns logic, 5.460ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/tx_transactor/req_not_found_BRB5 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.214ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.454 - 0.509)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/tx_transactor/req_not_found_BRB5 to ipbus/udp_if/status_buffer/history_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.391   ipbus/udp_if/tx_transactor/req_not_found_BRB5
                                                       ipbus/udp_if/tx_transactor/req_not_found_BRB5
    SLICE_X51Y68.D6      net (fanout=1)        0.753   ipbus/udp_if/tx_transactor/req_not_found_BRB5
    SLICE_X51Y68.D       Tilo                  0.259   ipbus/udp_if/rxreq_not_found
                                                       ipbus/udp_if/tx_transactor/resend_pkt_id[15]_INV_345_o1
    SLICE_X39Y89.C4      net (fanout=5)        2.401   ipbus/udp_if/rxreq_not_found
    SLICE_X39Y89.C       Tilo                  0.259   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X41Y85.A1      net (fanout=7)        1.621   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X41Y85.A       Tilo                  0.259   ipbus/udp_if/status_buffer/history<40>
                                                       ipbus/udp_if/status_buffer/_n02111_1
    SLICE_X41Y85.SR      net (fanout=6)        0.825   ipbus/udp_if/status_buffer/_n02111
    SLICE_X41Y85.CLK     Tsrck                 0.446   ipbus/udp_if/status_buffer/history<40>
                                                       ipbus/udp_if/status_buffer/history_40
    -------------------------------------------------  ---------------------------
    Total                                      7.214ns (1.614ns logic, 5.600ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/status_buffer/history_41 (SLICE_X40Y85.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/status_buffer/history_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.634ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.454 - 0.487)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/status_buffer/history_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y99.AQ      Tcko                  0.408   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X30Y99.A6      net (fanout=1)        0.559   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X30Y99.A       Tilo                  0.203   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X29Y99.B3      net (fanout=284)      0.722   mac_rx_valid
    SLICE_X29Y99.B       Tilo                  0.259   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X39Y89.C2      net (fanout=534)      2.075   ipbus/udp_if/rx_reset
    SLICE_X39Y89.C       Tilo                  0.259   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X41Y85.A1      net (fanout=7)        1.621   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X41Y85.A       Tilo                  0.259   ipbus/udp_if/status_buffer/history<40>
                                                       ipbus/udp_if/status_buffer/_n02111_1
    SLICE_X40Y85.SR      net (fanout=6)        0.825   ipbus/udp_if/status_buffer/_n02111
    SLICE_X40Y85.CLK     Tsrck                 0.444   ipbus/udp_if/status_buffer/history<44>
                                                       ipbus/udp_if/status_buffer/history_41
    -------------------------------------------------  ---------------------------
    Total                                      7.634ns (1.832ns logic, 5.802ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.333ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.454 - 0.482)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0 to ipbus/udp_if/status_buffer/history_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y107.AQ     Tcko                  0.447   mac_rx_last
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    SLICE_X46Y96.A6      net (fanout=2)        0.965   mac_rx_last
    SLICE_X46Y96.A       Tilo                  0.205   ipbus/udp_if/last_rx_last
                                                       ipbus/udp_if/my_rx_last1
    SLICE_X45Y88.D2      net (fanout=42)       1.379   ipbus/udp_if/my_rx_last
    SLICE_X45Y88.D       Tilo                  0.259   ipbus/udp_if/status_buffer/history_block.event_pending
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X39Y89.C5      net (fanout=2)        0.670   ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o
    SLICE_X39Y89.C       Tilo                  0.259   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X41Y85.A1      net (fanout=7)        1.621   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X41Y85.A       Tilo                  0.259   ipbus/udp_if/status_buffer/history<40>
                                                       ipbus/udp_if/status_buffer/_n02111_1
    SLICE_X40Y85.SR      net (fanout=6)        0.825   ipbus/udp_if/status_buffer/_n02111
    SLICE_X40Y85.CLK     Tsrck                 0.444   ipbus/udp_if/status_buffer/history<44>
                                                       ipbus/udp_if/status_buffer/history_41
    -------------------------------------------------  ---------------------------
    Total                                      7.333ns (1.873ns logic, 5.460ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/tx_transactor/req_not_found_BRB5 (FF)
  Destination:          ipbus/udp_if/status_buffer/history_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.212ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.454 - 0.509)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/tx_transactor/req_not_found_BRB5 to ipbus/udp_if/status_buffer/history_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.391   ipbus/udp_if/tx_transactor/req_not_found_BRB5
                                                       ipbus/udp_if/tx_transactor/req_not_found_BRB5
    SLICE_X51Y68.D6      net (fanout=1)        0.753   ipbus/udp_if/tx_transactor/req_not_found_BRB5
    SLICE_X51Y68.D       Tilo                  0.259   ipbus/udp_if/rxreq_not_found
                                                       ipbus/udp_if/tx_transactor/resend_pkt_id[15]_INV_345_o1
    SLICE_X39Y89.C4      net (fanout=5)        2.401   ipbus/udp_if/rxreq_not_found
    SLICE_X39Y89.C       Tilo                  0.259   ipbus/udp_if/status_buffer/_n0211
                                                       ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_1
    SLICE_X41Y85.A1      net (fanout=7)        1.621   ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141
    SLICE_X41Y85.A       Tilo                  0.259   ipbus/udp_if/status_buffer/history<40>
                                                       ipbus/udp_if/status_buffer/_n02111_1
    SLICE_X40Y85.SR      net (fanout=6)        0.825   ipbus/udp_if/status_buffer/_n02111
    SLICE_X40Y85.CLK     Tsrck                 0.444   ipbus/udp_if/status_buffer/history<44>
                                                       ipbus/udp_if/status_buffer/history_41
    -------------------------------------------------  ---------------------------
    Total                                      7.212ns (1.612ns logic, 5.600ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT (SLICE_X39Y27.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.039 - 0.042)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y30.BQ      Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X39Y27.SR      net (fanout=91)       0.275   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X39Y27.CLK     Tcksr       (-Th)     0.131   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (0.067ns logic, 0.275ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_rx_ram/Mram_ram33 (RAMB16_X2Y50.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/payload/payload_data_sig_4 (FF)
  Destination:          ipbus/udp_if/ipbus_rx_ram/Mram_ram33 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.071 - 0.070)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/payload/payload_data_sig_4 to ipbus/udp_if/ipbus_rx_ram/Mram_ram33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y100.AQ     Tcko                  0.234   ipbus/udp_if/payload_data<7>
                                                       ipbus/udp_if/payload/payload_data_sig_4
    RAMB16_X2Y50.DIA0    net (fanout=5)        0.166   ipbus/udp_if/payload_data<4>
    RAMB16_X2Y50.CLKA    Trckd_DIA   (-Th)     0.053   ipbus/udp_if/ipbus_rx_ram/Mram_ram33
                                                       ipbus/udp_if/ipbus_rx_ram/Mram_ram33
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.181ns logic, 0.166ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT (SLICE_X39Y27.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.039 - 0.042)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y30.BQ      Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X39Y27.SR      net (fanout=91)       0.275   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X39Y27.CLK     Tcksr       (-Th)     0.127   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (0.071ns logic, 0.275ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Location pin: RAMB16_X2Y28.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Location pin: RAMB16_X3Y34.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Location pin: RAMB16_X3Y32.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" 
TS_sysclk * 0.3125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31713 paths analyzed, 3360 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.806ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X2Y20.DIA0), 76 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.716ns (Levels of Logic = 5)
  Clock Path Skew:      -0.055ns (0.542 - 0.597)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y72.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X29Y58.B5      net (fanout=101)      3.078   ipb_master_out_ipb_addr<9>
    SLICE_X29Y58.B       Tilo                  0.259   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata231
    SLICE_X29Y58.C5      net (fanout=2)        0.331   slaves/fabric/Mmux_ipb_out_ipb_rdata23
    SLICE_X29Y58.CMUX    Tilo                  0.313   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata232_SW1
    SLICE_X29Y58.A1      net (fanout=1)        0.603   slaves/fabric/N78
    SLICE_X29Y58.A       Tilo                  0.259   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata233
    SLICE_X18Y78.D3      net (fanout=2)        2.065   ipb_master_in_ipb_rdata<2>
    SLICE_X18Y78.D       Tilo                  0.203   ipbus/trans/tx_data<2>
                                                       ipbus/trans/sm/mux101121
    SLICE_X26Y79.B3      net (fanout=1)        0.791   ipbus/trans/tx_data<2>
    SLICE_X26Y79.B       Tilo                  0.203   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata231
    RAMB16_X2Y20.DIA0    net (fanout=1)        3.864   ipbus/trans_out_wdata<2>
    RAMB16_X2Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     12.716ns (1.984ns logic, 10.732ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.646ns (Levels of Logic = 5)
  Clock Path Skew:      -0.055ns (0.542 - 0.597)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y72.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X29Y58.B5      net (fanout=101)      3.078   ipb_master_out_ipb_addr<9>
    SLICE_X29Y58.B       Tilo                  0.259   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata231
    SLICE_X28Y58.A1      net (fanout=2)        0.618   slaves/fabric/Mmux_ipb_out_ipb_rdata23
    SLICE_X28Y58.A       Tilo                  0.205   slaves/fabric/N79
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata232_SW2
    SLICE_X29Y58.A5      net (fanout=1)        0.354   slaves/fabric/N79
    SLICE_X29Y58.A       Tilo                  0.259   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata233
    SLICE_X18Y78.D3      net (fanout=2)        2.065   ipb_master_in_ipb_rdata<2>
    SLICE_X18Y78.D       Tilo                  0.203   ipbus/trans/tx_data<2>
                                                       ipbus/trans/sm/mux101121
    SLICE_X26Y79.B3      net (fanout=1)        0.791   ipbus/trans/tx_data<2>
    SLICE_X26Y79.B       Tilo                  0.203   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata231
    RAMB16_X2Y20.DIA0    net (fanout=1)        3.864   ipbus/trans_out_wdata<2>
    RAMB16_X2Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     12.646ns (1.876ns logic, 10.770ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.639ns (Levels of Logic = 5)
  Clock Path Skew:      -0.055ns (0.542 - 0.597)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y72.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X29Y58.B5      net (fanout=101)      3.078   ipb_master_out_ipb_addr<9>
    SLICE_X29Y58.B       Tilo                  0.259   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata231
    SLICE_X28Y58.A1      net (fanout=2)        0.618   slaves/fabric/Mmux_ipb_out_ipb_rdata23
    SLICE_X28Y58.AMUX    Tilo                  0.251   slaves/fabric/N79
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata232_SW3
    SLICE_X29Y58.A4      net (fanout=1)        0.301   slaves/fabric/N80
    SLICE_X29Y58.A       Tilo                  0.259   slaves/fabric/N77
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata233
    SLICE_X18Y78.D3      net (fanout=2)        2.065   ipb_master_in_ipb_rdata<2>
    SLICE_X18Y78.D       Tilo                  0.203   ipbus/trans/tx_data<2>
                                                       ipbus/trans/sm/mux101121
    SLICE_X26Y79.B3      net (fanout=1)        0.791   ipbus/trans/tx_data<2>
    SLICE_X26Y79.B       Tilo                  0.203   ipbus/trans/iface/blen<3>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata231
    RAMB16_X2Y20.DIA0    net (fanout=1)        3.864   ipbus/trans_out_wdata<2>
    RAMB16_X2Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    -------------------------------------------------  ---------------------------
    Total                                     12.639ns (1.922ns logic, 10.717ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram16 (RAMB16_X3Y28.DIA0), 76 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_0 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram16 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.312ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.566 - 0.599)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_0 to ipbus/udp_if/ipbus_tx_ram/Mram_ram16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y70.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<3>
                                                       ipbus/trans/sm/addr_0
    SLICE_X24Y98.A1      net (fanout=100)      5.064   ipb_master_out_ipb_addr<0>
    SLICE_X24Y98.A       Tilo                  0.205   ipbus/trans/cfg_dout<30>
                                                       ipbus/trans/cfg/dout<30><30>1
    SLICE_X27Y78.A6      net (fanout=1)        1.763   ipbus/trans/cfg_dout<30>
    SLICE_X27Y78.A       Tilo                  0.259   ipbus/trans/sm/rmw_result_20_BRB5
                                                       ipbus/trans/sm/mux101131
    SLICE_X40Y76.B1      net (fanout=1)        1.355   ipbus/trans/tx_data<30>
    SLICE_X40Y76.B       Tilo                  0.205   ipbus/trans/iface/hlen<15>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata241
    RAMB16_X3Y28.DIA0    net (fanout=1)        2.714   ipbus/trans_out_wdata<30>
    RAMB16_X3Y28.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram16
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram16
    -------------------------------------------------  ---------------------------
    Total                                     12.312ns (1.416ns logic, 10.896ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram16 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      11.159ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.566 - 0.597)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y72.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X22Y66.B3      net (fanout=101)      2.460   ipb_master_out_ipb_addr<8>
    SLICE_X22Y66.B       Tilo                  0.203   slaves/fabric/N82
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata241
    SLICE_X21Y66.A2      net (fanout=2)        0.629   slaves/fabric/Mmux_ipb_out_ipb_rdata24
    SLICE_X21Y66.AMUX    Tilo                  0.313   slaves/fabric/N84
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata242_SW3
    SLICE_X22Y66.A2      net (fanout=1)        0.615   slaves/fabric/N85
    SLICE_X22Y66.A       Tilo                  0.203   slaves/fabric/N82
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata243
    SLICE_X27Y78.A5      net (fanout=2)        1.456   ipb_master_in_ipb_rdata<30>
    SLICE_X27Y78.A       Tilo                  0.259   ipbus/trans/sm/rmw_result_20_BRB5
                                                       ipbus/trans/sm/mux101131
    SLICE_X40Y76.B1      net (fanout=1)        1.355   ipbus/trans/tx_data<30>
    SLICE_X40Y76.B       Tilo                  0.205   ipbus/trans/iface/hlen<15>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata241
    RAMB16_X3Y28.DIA0    net (fanout=1)        2.714   ipbus/trans_out_wdata<30>
    RAMB16_X3Y28.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram16
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram16
    -------------------------------------------------  ---------------------------
    Total                                     11.159ns (1.930ns logic, 9.229ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram16 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      11.148ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.566 - 0.597)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y72.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X22Y66.B4      net (fanout=101)      2.449   ipb_master_out_ipb_addr<9>
    SLICE_X22Y66.B       Tilo                  0.203   slaves/fabric/N82
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata241
    SLICE_X21Y66.A2      net (fanout=2)        0.629   slaves/fabric/Mmux_ipb_out_ipb_rdata24
    SLICE_X21Y66.AMUX    Tilo                  0.313   slaves/fabric/N84
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata242_SW3
    SLICE_X22Y66.A2      net (fanout=1)        0.615   slaves/fabric/N85
    SLICE_X22Y66.A       Tilo                  0.203   slaves/fabric/N82
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata243
    SLICE_X27Y78.A5      net (fanout=2)        1.456   ipb_master_in_ipb_rdata<30>
    SLICE_X27Y78.A       Tilo                  0.259   ipbus/trans/sm/rmw_result_20_BRB5
                                                       ipbus/trans/sm/mux101131
    SLICE_X40Y76.B1      net (fanout=1)        1.355   ipbus/trans/tx_data<30>
    SLICE_X40Y76.B       Tilo                  0.205   ipbus/trans/iface/hlen<15>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata241
    RAMB16_X3Y28.DIA0    net (fanout=1)        2.714   ipbus/trans_out_wdata<30>
    RAMB16_X3Y28.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram16
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram16
    -------------------------------------------------  ---------------------------
    Total                                     11.148ns (1.930ns logic, 9.218ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB16_X3Y24.DIA0), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_0 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.018ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.575 - 0.599)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_0 to ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y70.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<3>
                                                       ipbus/trans/sm/addr_0
    SLICE_X15Y95.D3      net (fanout=100)      4.638   ipb_master_out_ipb_addr<0>
    SLICE_X15Y95.D       Tilo                  0.259   ipbus/trans/cfg_dout<6>
                                                       ipbus/trans/cfg/dout<6><6>1
    SLICE_X24Y76.A2      net (fanout=1)        2.014   ipbus/trans/cfg_dout<6>
    SLICE_X24Y76.A       Tilo                  0.205   ipbus/trans/sm/rmw_result_21_BRB5
                                                       ipbus/trans/sm/mux101181
    SLICE_X35Y76.B5      net (fanout=1)        0.753   ipbus/trans/tx_data<6>
    SLICE_X35Y76.B       Tilo                  0.259   ipbus/trans/iface/blen<7>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata291
    RAMB16_X3Y24.DIA0    net (fanout=1)        3.143   ipbus/trans_out_wdata<6>
    RAMB16_X3Y24.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                     12.018ns (1.470ns logic, 10.548ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.922ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.575 - 0.597)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y72.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X23Y64.A5      net (fanout=101)      2.668   ipb_master_out_ipb_addr<8>
    SLICE_X23Y64.A       Tilo                  0.259   slaves/fabric/Mmux_ipb_out_ipb_rdata28
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata291
    SLICE_X32Y64.CX      net (fanout=1)        0.883   slaves/fabric/Mmux_ipb_out_ipb_rdata29
    SLICE_X32Y64.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<6>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata293
    SLICE_X24Y76.A1      net (fanout=2)        1.842   ipb_master_in_ipb_rdata<6>
    SLICE_X24Y76.A       Tilo                  0.205   ipbus/trans/sm/rmw_result_21_BRB5
                                                       ipbus/trans/sm/mux101181
    SLICE_X35Y76.B5      net (fanout=1)        0.753   ipbus/trans/tx_data<6>
    SLICE_X35Y76.B       Tilo                  0.259   ipbus/trans/iface/blen<7>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata291
    RAMB16_X3Y24.DIA0    net (fanout=1)        3.143   ipbus/trans_out_wdata<6>
    RAMB16_X3Y24.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                     10.922ns (1.633ns logic, 9.289ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.707ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.575 - 0.597)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y72.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X23Y64.A4      net (fanout=101)      2.453   ipb_master_out_ipb_addr<9>
    SLICE_X23Y64.A       Tilo                  0.259   slaves/fabric/Mmux_ipb_out_ipb_rdata28
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata291
    SLICE_X32Y64.CX      net (fanout=1)        0.883   slaves/fabric/Mmux_ipb_out_ipb_rdata29
    SLICE_X32Y64.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<6>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata293
    SLICE_X24Y76.A1      net (fanout=2)        1.842   ipb_master_in_ipb_rdata<6>
    SLICE_X24Y76.A       Tilo                  0.205   ipbus/trans/sm/rmw_result_21_BRB5
                                                       ipbus/trans/sm/mux101181
    SLICE_X35Y76.B5      net (fanout=1)        0.753   ipbus/trans/tx_data<6>
    SLICE_X35Y76.B       Tilo                  0.259   ipbus/trans/iface/blen<7>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata291
    RAMB16_X3Y24.DIA0    net (fanout=1)        3.143   ipbus/trans_out_wdata<6>
    RAMB16_X3Y24.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram4
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                     10.707ns (1.633ns logic, 9.074ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/slave0/ipbus_out_ipb_rdata_7 (SLICE_X24Y69.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave0/reg_0_7 (FF)
  Destination:          slaves/slave0/ipbus_out_ipb_rdata_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave0/reg_0_7 to slaves/slave0/ipbus_out_ipb_rdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y69.CQ      Tcko                  0.198   slaves/slave0/reg_0<8>
                                                       slaves/slave0/reg_0_7
    SLICE_X24Y69.D5      net (fanout=1)        0.062   slaves/slave0/reg_0<7>
    SLICE_X24Y69.CLK     Tah         (-Th)    -0.121   slaves/ipbr[0]_ipb_rdata<6>
                                                       slaves/slave0/mux2911
                                                       slaves/slave0/ipbus_out_ipb_rdata_7
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.319ns logic, 0.062ns route)
                                                       (83.7% logic, 16.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1 (SLICE_X16Y86.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_0 to ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y86.AQ      Tcko                  0.200   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_0
    SLICE_X16Y86.BX      net (fanout=2)        0.140   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<0>
    SLICE_X16Y86.CLK     Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.248ns logic, 0.140ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1 (SLICE_X37Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0 to ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y66.AQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0
    SLICE_X37Y66.BX      net (fanout=2)        0.136   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<0>
    SLICE_X37Y66.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Location pin: RAMB16_X2Y28.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA
  Location pin: RAMB16_X3Y34.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA
  Location pin: RAMB16_X3Y32.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y57.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y49.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.948ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (SLICE_X46Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.370ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    SLICE_X46Y62.AX      net (fanout=4)        0.843   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
    SLICE_X46Y62.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.527ns logic, 0.843ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (SLICE_X46Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.248ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.BMUX    Tshcko                0.461   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X46Y62.CX      net (fanout=3)        0.651   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X46Y62.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (0.597ns logic, 0.651ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (SLICE_X46Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.234ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.BQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X46Y62.BX      net (fanout=3)        0.707   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X46Y62.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (0.527ns logic, 0.707ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y54.B5      net (fanout=3)        0.077   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y54.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.353ns logic, 0.077ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (SLICE_X47Y62.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y62.BQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X47Y62.B5      net (fanout=3)        0.078   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X47Y62.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.353ns logic, 0.078ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (SLICE_X47Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X47Y54.A6      net (fanout=4)        0.034   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X47Y54.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<0>11_INV_0
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0/CK
  Location pin: SLICE_X46Y62.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1/CK
  Location pin: SLICE_X46Y62.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13192 paths analyzed, 1661 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.122ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/triggerCounter_1_BRB0 (SLICE_X30Y58.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_5 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_1_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.969ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.480 - 0.531)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_5 to slaves/TDCchannels/triggerCounter_1_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y60.BQ      Tcko                  0.391   slaves/TDCchannels/hitCount2_tm1<7>
                                                       slaves/TDCchannels/hitCount2_tm1_5
    SLICE_X28Y60.B2      net (fanout=1)        1.607   slaves/TDCchannels/hitCount2_tm1<5>
    SLICE_X28Y60.COUT    Topcyb                0.375   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<1>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount1_tm1<20>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X29Y59.B4      net (fanout=2)        0.775   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X29Y59.B       Tilo                  0.259   slaves/TDCchannels/_n0041
                                                       slaves/TDCchannels/_n0041
    SLICE_X30Y58.SR      net (fanout=3)        0.759   slaves/TDCchannels/_n0041
    SLICE_X30Y58.CLK     Tsrck                 0.442   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_1_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.969ns (1.822ns logic, 3.147ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_1 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_1_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.943ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.480 - 0.532)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_1 to slaves/TDCchannels/triggerCounter_1_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y61.AQ      Tcko                  0.391   slaves/TDCchannels/hitCount2_tm1<22>
                                                       slaves/TDCchannels/hitCount1_tm1_1
    SLICE_X32Y61.A1      net (fanout=1)        1.635   slaves/TDCchannels/hitCount1_tm1<1>
    SLICE_X32Y61.COUT    Topcya                0.395   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X32Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X32Y62.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X32Y63.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X32Y63.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X29Y59.B6      net (fanout=2)        0.701   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X29Y59.B       Tilo                  0.259   slaves/TDCchannels/_n0041
                                                       slaves/TDCchannels/_n0041
    SLICE_X30Y58.SR      net (fanout=3)        0.759   slaves/TDCchannels/_n0041
    SLICE_X30Y58.CLK     Tsrck                 0.442   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_1_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (1.842ns logic, 3.101ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_5 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_1_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.870ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.480 - 0.534)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_5 to slaves/TDCchannels/triggerCounter_1_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y61.BQ      Tcko                  0.391   slaves/TDCchannels/hitCount2_tm1<23>
                                                       slaves/TDCchannels/hitCount1_tm1_5
    SLICE_X32Y61.B2      net (fanout=1)        1.582   slaves/TDCchannels/hitCount1_tm1<5>
    SLICE_X32Y61.COUT    Topcyb                0.375   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<1>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X32Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X32Y62.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X32Y63.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X32Y63.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X29Y59.B6      net (fanout=2)        0.701   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X29Y59.B       Tilo                  0.259   slaves/TDCchannels/_n0041
                                                       slaves/TDCchannels/_n0041
    SLICE_X30Y58.SR      net (fanout=3)        0.759   slaves/TDCchannels/_n0041
    SLICE_X30Y58.CLK     Tsrck                 0.442   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_1_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.870ns (1.822ns logic, 3.048ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/triggerCounter_3_BRB0 (SLICE_X30Y58.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_5 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_3_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.966ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.480 - 0.531)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_5 to slaves/TDCchannels/triggerCounter_3_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y60.BQ      Tcko                  0.391   slaves/TDCchannels/hitCount2_tm1<7>
                                                       slaves/TDCchannels/hitCount2_tm1_5
    SLICE_X28Y60.B2      net (fanout=1)        1.607   slaves/TDCchannels/hitCount2_tm1<5>
    SLICE_X28Y60.COUT    Topcyb                0.375   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<1>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount1_tm1<20>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X29Y59.B4      net (fanout=2)        0.775   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X29Y59.B       Tilo                  0.259   slaves/TDCchannels/_n0041
                                                       slaves/TDCchannels/_n0041
    SLICE_X30Y58.SR      net (fanout=3)        0.759   slaves/TDCchannels/_n0041
    SLICE_X30Y58.CLK     Tsrck                 0.439   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_3_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.966ns (1.819ns logic, 3.147ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_1 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_3_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.940ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.480 - 0.532)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_1 to slaves/TDCchannels/triggerCounter_3_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y61.AQ      Tcko                  0.391   slaves/TDCchannels/hitCount2_tm1<22>
                                                       slaves/TDCchannels/hitCount1_tm1_1
    SLICE_X32Y61.A1      net (fanout=1)        1.635   slaves/TDCchannels/hitCount1_tm1<1>
    SLICE_X32Y61.COUT    Topcya                0.395   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X32Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X32Y62.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X32Y63.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X32Y63.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X29Y59.B6      net (fanout=2)        0.701   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X29Y59.B       Tilo                  0.259   slaves/TDCchannels/_n0041
                                                       slaves/TDCchannels/_n0041
    SLICE_X30Y58.SR      net (fanout=3)        0.759   slaves/TDCchannels/_n0041
    SLICE_X30Y58.CLK     Tsrck                 0.439   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_3_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.940ns (1.839ns logic, 3.101ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_5 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_3_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.867ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.480 - 0.534)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_5 to slaves/TDCchannels/triggerCounter_3_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y61.BQ      Tcko                  0.391   slaves/TDCchannels/hitCount2_tm1<23>
                                                       slaves/TDCchannels/hitCount1_tm1_5
    SLICE_X32Y61.B2      net (fanout=1)        1.582   slaves/TDCchannels/hitCount1_tm1<5>
    SLICE_X32Y61.COUT    Topcyb                0.375   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<1>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X32Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X32Y62.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X32Y63.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X32Y63.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X29Y59.B6      net (fanout=2)        0.701   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X29Y59.B       Tilo                  0.259   slaves/TDCchannels/_n0041
                                                       slaves/TDCchannels/_n0041
    SLICE_X30Y58.SR      net (fanout=3)        0.759   slaves/TDCchannels/_n0041
    SLICE_X30Y58.CLK     Tsrck                 0.439   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_3_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.867ns (1.819ns logic, 3.048ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/triggerCounter_2_BRB0 (SLICE_X30Y58.SR), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_5 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_2_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.958ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.480 - 0.531)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_5 to slaves/TDCchannels/triggerCounter_2_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y60.BQ      Tcko                  0.391   slaves/TDCchannels/hitCount2_tm1<7>
                                                       slaves/TDCchannels/hitCount2_tm1_5
    SLICE_X28Y60.B2      net (fanout=1)        1.607   slaves/TDCchannels/hitCount2_tm1<5>
    SLICE_X28Y60.COUT    Topcyb                0.375   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<1>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y61.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y62.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount1_tm1<20>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X29Y59.B4      net (fanout=2)        0.775   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X29Y59.B       Tilo                  0.259   slaves/TDCchannels/_n0041
                                                       slaves/TDCchannels/_n0041
    SLICE_X30Y58.SR      net (fanout=3)        0.759   slaves/TDCchannels/_n0041
    SLICE_X30Y58.CLK     Tsrck                 0.431   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_2_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.958ns (1.811ns logic, 3.147ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_1 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_2_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.932ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.480 - 0.532)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_1 to slaves/TDCchannels/triggerCounter_2_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y61.AQ      Tcko                  0.391   slaves/TDCchannels/hitCount2_tm1<22>
                                                       slaves/TDCchannels/hitCount1_tm1_1
    SLICE_X32Y61.A1      net (fanout=1)        1.635   slaves/TDCchannels/hitCount1_tm1<1>
    SLICE_X32Y61.COUT    Topcya                0.395   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<0>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X32Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X32Y62.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X32Y63.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X32Y63.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X29Y59.B6      net (fanout=2)        0.701   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X29Y59.B       Tilo                  0.259   slaves/TDCchannels/_n0041
                                                       slaves/TDCchannels/_n0041
    SLICE_X30Y58.SR      net (fanout=3)        0.759   slaves/TDCchannels/_n0041
    SLICE_X30Y58.CLK     Tsrck                 0.431   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_2_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (1.831ns logic, 3.101ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_5 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_2_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.859ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.480 - 0.534)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_5 to slaves/TDCchannels/triggerCounter_2_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y61.BQ      Tcko                  0.391   slaves/TDCchannels/hitCount2_tm1<23>
                                                       slaves/TDCchannels/hitCount1_tm1_5
    SLICE_X32Y61.B2      net (fanout=1)        1.582   slaves/TDCchannels/hitCount1_tm1<5>
    SLICE_X32Y61.COUT    Topcyb                0.375   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<1>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X32Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<3>
    SLICE_X32Y62.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X32Y63.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X32Y63.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X29Y59.B6      net (fanout=2)        0.701   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X29Y59.B       Tilo                  0.259   slaves/TDCchannels/_n0041
                                                       slaves/TDCchannels/_n0041
    SLICE_X30Y58.SR      net (fanout=3)        0.759   slaves/TDCchannels/_n0041
    SLICE_X30Y58.CLK     Tsrck                 0.431   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_2_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (1.811ns logic, 3.048ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd2 (SLICE_X37Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.042 - 0.037)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd1 to slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y59.AMUX    Tshcko                0.244   slaves/TDCchannels/dc2/TDCcore/FSMstate[3]_GND_469_o_AND_374_o
                                                       slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd1
    SLICE_X37Y60.SR      net (fanout=4)        0.142   slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd1
    SLICE_X37Y60.CLK     Tcksr       (-Th)     0.131   slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/TDCcore/FSMstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.255ns (0.113ns logic, 0.142ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM2/Mram_ram (RAMB16_X2Y32.DIA17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/ramManager/SR_15_9 (FF)
  Destination:          slaves/RAM2/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/ramManager/SR_15_9 to slaves/RAM2/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y66.BQ      Tcko                  0.200   slaves/ramData2<19>
                                                       slaves/TDCchannels/dc2/ramManager/SR_15_9
    RAMB16_X2Y32.DIA17   net (fanout=2)        0.129   slaves/ramData2<17>
    RAMB16_X2Y32.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM2/Mram_ram
                                                       slaves/RAM2/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.147ns logic, 0.129ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y30.DIA17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_9 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_9 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.BQ      Tcko                  0.198   slaves/ramData1<19>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_9
    RAMB16_X2Y30.DIA17   net (fanout=2)        0.129   slaves/ramData1<17>
    RAMB16_X2Y30.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.145ns logic, 0.129ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKA
  Logical resource: slaves/RAM2/Mram_ram/CLKA
  Location pin: RAMB16_X2Y32.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKA
  Logical resource: slaves/RAM1/Mram_ram/CLKA
  Location pin: RAMB16_X2Y30.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 3.478ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout2
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" 
TS_GMII_RX_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" TS_GMII_RX_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<0>/CLK0
  Logical resource: eth/rxd_r_0/CLK0
  Location pin: ILOGIC_X27Y67.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<1>/CLK0
  Logical resource: eth/rxd_r_1/CLK0
  Location pin: ILOGIC_X27Y70.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<2>/CLK0
  Logical resource: eth/rxd_r_2/CLK0
  Location pin: ILOGIC_X27Y77.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" 
REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  17.568ns.
--------------------------------------------------------------------------------

Paths for end point gmii_tx_en (H15.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 17.568ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_en (FF)
  Destination:          gmii_tx_en (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.817ns (Levels of Logic = 1)
  Clock Path Delay:     11.460ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp663.IMUX
    DCM_X0Y7.CLKIN       net (fanout=118)      7.521   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X50Y52.CLK     net (fanout=988)      1.244   clk125
    -------------------------------------------------  ---------------------------
    Total                                     11.460ns (1.869ns logic, 9.591ns route)
                                                       (16.3% logic, 83.7% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_en to gmii_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y52.BMUX    Tshcko                0.455   gmii_tx_er_OBUF
                                                       eth/gmii_tx_en
    H15.O                net (fanout=1)        2.981   gmii_tx_en_OBUF
    H15.PAD              Tioop                 2.381   gmii_tx_en
                                                       gmii_tx_en_OBUF
                                                       gmii_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      5.817ns (2.836ns logic, 2.981ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point gmii_tx_er (G18.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 17.431ns (clock path + data path + uncertainty)
  Source:               eth/gmii_tx_er (FF)
  Destination:          gmii_tx_er (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.680ns (Levels of Logic = 1)
  Clock Path Delay:     11.460ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp663.IMUX
    DCM_X0Y7.CLKIN       net (fanout=118)      7.521   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X50Y52.CLK     net (fanout=988)      1.244   clk125
    -------------------------------------------------  ---------------------------
    Total                                     11.460ns (1.869ns logic, 9.591ns route)
                                                       (16.3% logic, 83.7% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_tx_er to gmii_tx_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y52.BQ      Tcko                  0.408   gmii_tx_er_OBUF
                                                       eth/gmii_tx_er
    G18.O                net (fanout=1)        2.891   gmii_tx_er_OBUF
    G18.PAD              Tioop                 2.381   gmii_tx_er
                                                       gmii_tx_er_OBUF
                                                       gmii_tx_er
    -------------------------------------------------  ---------------------------
    Total                                      5.680ns (2.789ns logic, 2.891ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<3> (K13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 16.855ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_3 (FF)
  Destination:          gmii_txd<3> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      5.109ns (Levels of Logic = 1)
  Clock Path Delay:     11.455ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp663.IMUX
    DCM_X0Y7.CLKIN       net (fanout=118)      7.521   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y72.CLK     net (fanout=988)      1.239   clk125
    -------------------------------------------------  ---------------------------
    Total                                     11.455ns (1.869ns logic, 9.586ns route)
                                                       (16.3% logic, 83.7% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_3 to gmii_txd<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y72.AQ      Tcko                  0.408   gmii_txd_3_OBUF
                                                       eth/gmii_txd_3
    K13.O                net (fanout=1)        2.320   gmii_txd_3_OBUF
    K13.PAD              Tioop                 2.381   gmii_txd<3>
                                                       gmii_txd_3_OBUF
                                                       gmii_txd<3>
    -------------------------------------------------  ---------------------------
    Total                                      5.109ns (2.789ns logic, 2.320ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL
        "gmii_gtx_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point gmii_txd<2> (K14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 9.434ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_2 (FF)
  Destination:          gmii_txd<2> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.754ns (Levels of Logic = 1)
  Clock Path Delay:     6.971ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp663.IMUX
    DCM_X0Y7.CLKIN       net (fanout=118)      4.790   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X58Y63.CLK     net (fanout=988)      0.704   clk125
    -------------------------------------------------  ---------------------------
    Total                                      6.971ns (1.152ns logic, 5.819ns route)
                                                       (16.5% logic, 83.5% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_2 to gmii_txd<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y63.DQ      Tcko                  0.200   gmii_txd_2_OBUF
                                                       eth/gmii_txd_2
    K14.O                net (fanout=1)        1.158   gmii_txd_2_OBUF
    K14.PAD              Tioop                 1.396   gmii_txd<2>
                                                       gmii_txd_2_OBUF
                                                       gmii_txd<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.754ns (1.596ns logic, 1.158ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<4> (J13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 9.436ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_4 (FF)
  Destination:          gmii_txd<4> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.757ns (Levels of Logic = 1)
  Clock Path Delay:     6.970ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp663.IMUX
    DCM_X0Y7.CLKIN       net (fanout=118)      4.790   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y66.CLK     net (fanout=988)      0.703   clk125
    -------------------------------------------------  ---------------------------
    Total                                      6.970ns (1.152ns logic, 5.818ns route)
                                                       (16.5% logic, 83.5% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_4 to gmii_txd<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y66.AMUX    Tshcko                0.244   gmii_txd_1_OBUF
                                                       eth/gmii_txd_4
    J13.O                net (fanout=1)        1.117   gmii_txd_4_OBUF
    J13.PAD              Tioop                 1.396   gmii_txd<4>
                                                       gmii_txd_4_OBUF
                                                       gmii_txd<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (1.640ns logic, 1.117ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<1> (H13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 9.468ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_1 (FF)
  Destination:          gmii_txd<1> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.789ns (Levels of Logic = 1)
  Clock Path Delay:     6.970ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp663.IMUX
    DCM_X0Y7.CLKIN       net (fanout=118)      4.790   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X59Y66.CLK     net (fanout=988)      0.703   clk125
    -------------------------------------------------  ---------------------------
    Total                                      6.970ns (1.152ns logic, 5.818ns route)
                                                       (16.5% logic, 83.5% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_1 to gmii_txd<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y66.AQ      Tcko                  0.198   gmii_txd_1_OBUF
                                                       eth/gmii_txd_1
    H13.O                net (fanout=1)        1.195   gmii_txd_1_OBUF
    H13.PAD              Tioop                 1.396   gmii_txd<1>
                                                       gmii_txd_1_OBUF
                                                       gmii_txd<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (1.594ns logic, 1.195ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.687ns.
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          eth/rxd_r_3 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<3> to eth/rxd_r_3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F15.I                   Tiopi                 1.310   gmii_rxd<3>
                                                          gmii_rxd<3>
                                                          gmii_rxd_3_IBUF
                                                          ProtoComp663.IMUX.4
    IODELAY_X27Y115.IDATAIN net (fanout=1)        0.092   gmii_rxd_3_IBUF
    IODELAY_X27Y115.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[3].iodelay
                                                          eth/iodelgen[3].iodelay
    ILOGIC_X27Y115.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<3>
    ILOGIC_X27Y115.CLK0     Tidockd               0.302   eth/rxd_r<3>
                                                          ProtoComp667.D2OFFBYP_SRC.3
                                                          eth/rxd_r_3
    ----------------------------------------------------  ---------------------------
    Total                                         4.281ns (4.182ns logic, 0.099ns route)
                                                          (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp663.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y115.CLK0  net (fanout=10)       1.091   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.281ns logic, 1.338ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          eth/rxd_r_0 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<0> to eth/rxd_r_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G16.I                  Tiopi                 1.310   gmii_rxd<0>
                                                         gmii_rxd<0>
                                                         gmii_rxd_0_IBUF
                                                         ProtoComp663.IMUX.1
    IODELAY_X27Y67.IDATAIN net (fanout=1)        0.092   gmii_rxd_0_IBUF
    IODELAY_X27Y67.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[0].iodelay
                                                         eth/iodelgen[0].iodelay
    ILOGIC_X27Y67.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<0>
    ILOGIC_X27Y67.CLK0     Tidockd               0.302   eth/rxd_r<0>
                                                         ProtoComp667.D2OFFBYP_SRC
                                                         eth/rxd_r_0
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp663.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y67.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          eth/rxd_r_1 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<1> to eth/rxd_r_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H14.I                  Tiopi                 1.310   gmii_rxd<1>
                                                         gmii_rxd<1>
                                                         gmii_rxd_1_IBUF
                                                         ProtoComp663.IMUX.2
    IODELAY_X27Y70.IDATAIN net (fanout=1)        0.092   gmii_rxd_1_IBUF
    IODELAY_X27Y70.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[1].iodelay
                                                         eth/iodelgen[1].iodelay
    ILOGIC_X27Y70.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<1>
    ILOGIC_X27Y70.CLK0     Tidockd               0.302   eth/rxd_r<1>
                                                         ProtoComp667.D2OFFBYP_SRC.1
                                                         eth/rxd_r_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp663.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y70.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          eth/rxd_r_2 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<2> to eth/rxd_r_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E16.I                  Tiopi                 0.763   gmii_rxd<2>
                                                         gmii_rxd<2>
                                                         gmii_rxd_2_IBUF
                                                         ProtoComp663.IMUX.3
    IODELAY_X27Y77.IDATAIN net (fanout=1)        0.090   gmii_rxd_2_IBUF
    IODELAY_X27Y77.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[2].iodelay
                                                         eth/iodelgen[2].iodelay
    ILOGIC_X27Y77.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<2>
    ILOGIC_X27Y77.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<2>
                                                         ProtoComp667.D2OFFBYP_SRC.2
                                                         eth/rxd_r_2
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp663.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y77.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          eth/rxd_r_5 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<5> to eth/rxd_r_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E18.I                  Tiopi                 0.763   gmii_rxd<5>
                                                         gmii_rxd<5>
                                                         gmii_rxd_5_IBUF
                                                         ProtoComp663.IMUX.6
    IODELAY_X27Y76.IDATAIN net (fanout=1)        0.090   gmii_rxd_5_IBUF
    IODELAY_X27Y76.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[5].iodelay
                                                         eth/iodelgen[5].iodelay
    ILOGIC_X27Y76.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<5>
    ILOGIC_X27Y76.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<5>
                                                         ProtoComp667.D2OFFBYP_SRC.5
                                                         eth/rxd_r_5
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp663.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y76.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          eth/rx_er_r (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rx_er to eth/rx_er_r
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F18.I                  Tiopi                 0.763   gmii_rx_er
                                                         gmii_rx_er
                                                         gmii_rx_er_IBUF
                                                         ProtoComp663.IMUX.15
    IODELAY_X27Y72.IDATAIN net (fanout=1)        0.090   gmii_rx_er_IBUF
    IODELAY_X27Y72.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelay_er
                                                         eth/iodelay_er
    ILOGIC_X27Y72.DDLY     net (fanout=1)        0.005   eth/gmii_rx_er_del
    ILOGIC_X27Y72.CLK0     Tiockdd     (-Th)    -0.136   eth/rx_er_r
                                                         ProtoComp667.D2OFFBYP_SRC.8
                                                         eth/rx_er_r
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rx_er_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp663.IMUX.9
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y72.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|      6.044ns|      9.834ns|            0|            0|         5350|        94350|
| TS_clocks_clk_125_i           |      8.000ns|      7.829ns|          N/A|            0|            0|        49427|            0|
| TS_clocks_clk_ipb_i           |     32.000ns|     12.806ns|          N/A|            0|            0|        31713|            0|
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout3                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      2.948ns|          N/A|            0|            0|           18|            0|
| lkout0                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      5.208ns|      5.122ns|          N/A|            0|            0|        13192|            0|
| lkout4                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout2                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_GMII_RX_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_GMII_RX_CLK                 |      8.000ns|      5.988ns|      1.059ns|            0|            0|         1797|            0|
| TS_eth_rx_clk_io              |      8.000ns|      1.059ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.
WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP 
   "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL        
   "gmii_gtx_clk" "RISING"; was not included as part of analysis.  The 
   REFERENCE_PIN keyword is being ignored.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rx_er  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<0> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<1> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<2> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<3> |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<4> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<5> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<6> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<7> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
gmii_tx_en  |        17.568(R)|      SLOW  |        10.194(R)|      FAST  |clk125            |   0.000|
gmii_tx_er  |        17.431(R)|      SLOW  |        10.131(R)|      FAST  |clk125            |   0.000|
gmii_txd<0> |        16.486(R)|      SLOW  |         9.506(R)|      FAST  |clk125            |   0.000|
gmii_txd<1> |        16.384(R)|      SLOW  |         9.468(R)|      FAST  |clk125            |   0.000|
gmii_txd<2> |        16.368(R)|      SLOW  |         9.434(R)|      FAST  |clk125            |   0.000|
gmii_txd<3> |        16.855(R)|      SLOW  |         9.709(R)|      FAST  |clk125            |   0.000|
gmii_txd<4> |        16.342(R)|      SLOW  |         9.436(R)|      FAST  |clk125            |   0.000|
gmii_txd<5> |        16.800(R)|      SLOW  |         9.691(R)|      FAST  |clk125            |   0.000|
gmii_txd<6> |        16.665(R)|      SLOW  |         9.627(R)|      FAST  |clk125            |   0.000|
gmii_txd<7> |        16.750(R)|      SLOW  |         9.661(R)|      FAST  |clk125            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    5.988|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |   12.806|         |    1.474|         |
---------------+---------+---------+---------+---------+

OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 2.076; Ideal Clock Offset To Actual Clock 0.149; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rx_er        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<0>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<1>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<2>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<3>       |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |    0.313|    0.618|       -0.153|
gmii_rxd<4>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<5>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<6>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<7>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.687|         -  |       0.389|         -  |    0.313|    0.611|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";
Bus Skew: 1.226 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
gmii_tx_en                                     |       17.568|      SLOW  |       10.194|      FAST  |         1.226|
gmii_tx_er                                     |       17.431|      SLOW  |       10.131|      FAST  |         1.089|
gmii_txd<0>                                    |       16.486|      SLOW  |        9.506|      FAST  |         0.144|
gmii_txd<1>                                    |       16.384|      SLOW  |        9.468|      FAST  |         0.042|
gmii_txd<2>                                    |       16.368|      SLOW  |        9.434|      FAST  |         0.026|
gmii_txd<3>                                    |       16.855|      SLOW  |        9.709|      FAST  |         0.513|
gmii_txd<4>                                    |       16.342|      SLOW  |        9.436|      FAST  |         0.000|
gmii_txd<5>                                    |       16.800|      SLOW  |        9.691|      FAST  |         0.458|
gmii_txd<6>                                    |       16.665|      SLOW  |        9.627|      FAST  |         0.323|
gmii_txd<7>                                    |       16.750|      SLOW  |        9.661|      FAST  |         0.408|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 5  Score: 1032  (Setup/Max: 1032, Hold: 0)

Constraints cover 101721 paths, 3 nets, and 24405 connections

Design statistics:
   Minimum period:  12.806ns{1}   (Maximum frequency:  78.088MHz)
   Maximum path delay from/to any node:   2.152ns
   Maximum net skew:   0.381ns
   Minimum input required time before clock:   1.687ns
   Maximum output delay after clock:  17.568ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 20 13:24:13 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 557 MB



