Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Dec  1 11:29:06 2025
| Host         : 25STC151L19 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file joystick_main_control_sets_placed.rpt
| Design       : joystick_main
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              17 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+---------------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal    |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------+---------------------------+------------------+----------------+--------------+
|  spi_clk       | ADC/cs_i_1_n_0       | ADC/cs0                   |                1 |              1 |         1.00 |
|  spi_clk       | ADC/mosi_i_1_n_0     |                           |                1 |              1 |         1.00 |
|  spi_clk       | ADC/mosi_i_1_n_0     | ADC/cs0                   |                1 |              5 |         5.00 |
|  spi_clk       |                      |                           |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                      |                           |                2 |              7 |         3.50 |
|  spi_clk       | ADC/adc0[11]_i_1_n_0 |                           |                4 |              8 |         2.00 |
|  spi_clk       | ADC/adc1[11]_i_1_n_0 |                           |                3 |              8 |         2.67 |
|  spi_clk       | ADC/shift_reg        | ADC/shift_reg[13]_i_1_n_0 |                3 |             14 |         4.67 |
+----------------+----------------------+---------------------------+------------------+----------------+--------------+


