$date
	Mon Jan 23 23:09:45 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_8_dff $end
$var wire 8 ! q_e_bar [7:0] $end
$var wire 8 " q_e [7:0] $end
$var reg 1 # clk $end
$var reg 8 $ data [7:0] $end
$var reg 1 % rst $end
$scope module u1 $end
$var wire 1 # clk $end
$var wire 8 & data [7:0] $end
$var wire 8 ' q_e_bar [7:0] $end
$var wire 1 % rst $end
$var reg 8 ( q_e [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
x%
bx $
0#
bx "
bx !
$end
#10
1#
#20
0#
#30
1#
#40
0#
#50
1#
#60
0#
#70
1#
#80
0#
#90
1#
#100
0#
1%
b0 $
b0 &
#110
b11111111 !
b11111111 '
b0 "
b0 (
1#
#120
0#
#130
1#
#140
0#
#150
1#
#160
0#
#170
1#
#180
0#
#190
1#
#200
0#
b10111 $
b10111 &
#210
b11101000 !
b11101000 '
b10111 "
b10111 (
1#
#220
0#
#230
1#
#240
0#
#250
1#
#260
0#
#270
1#
#280
0#
#290
1#
#300
0#
b10 $
b10 &
#310
b11111101 !
b11111101 '
b10 "
b10 (
1#
#320
0#
#330
1#
#340
0#
#350
1#
#360
0#
#370
1#
#380
0#
#390
1#
#400
0#
b1011 $
b1011 &
#410
b11110100 !
b11110100 '
b1011 "
b1011 (
1#
#420
0#
#430
1#
#440
0#
#450
1#
#460
0#
#470
1#
#480
0#
#490
1#
#500
0#
b110010 $
b110010 &
#510
b11001101 !
b11001101 '
b110010 "
b110010 (
1#
#520
0#
#530
1#
#540
0#
#550
1#
#560
0#
#570
1#
#580
0#
#590
1#
#600
0#
b111100 $
b111100 &
#610
b11000011 !
b11000011 '
b111100 "
b111100 (
1#
#620
0#
#630
1#
#640
0#
#650
1#
#660
0#
#670
1#
#680
0#
#690
1#
#700
0#
b1110000 $
b1110000 &
#710
b10001111 !
b10001111 '
b1110000 "
b1110000 (
1#
#720
0#
#730
1#
#740
0#
#750
1#
#760
0#
#770
1#
#780
0#
#790
1#
#800
0#
b1 $
b1 &
#810
b11111110 !
b11111110 '
b1 "
b1 (
1#
#820
0#
#830
1#
#840
0#
#850
1#
#860
0#
#870
1#
#880
0#
#890
1#
#900
0#
#910
1#
#920
0#
#930
1#
#940
0#
#950
1#
#960
0#
#970
1#
#980
0#
#990
1#
#1000
0#
