<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › cm2_44xx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cm2_44xx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP44xx CM2 instance offset macros</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009-2011 Texas Instruments, Inc.</span>
<span class="cm"> * Copyright (C) 2009-2010 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Paul Walmsley (paul@pwsan.com)</span>
<span class="cm"> * Rajendra Nayak (rnayak@ti.com)</span>
<span class="cm"> * Benoit Cousson (b-cousson@ti.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This file is automatically generated from the OMAP hardware databases.</span>
<span class="cm"> * We respectfully ask that any modifications to this file be coordinated</span>
<span class="cm"> * with the public linux-omap@vger.kernel.org mailing list and the</span>
<span class="cm"> * authors above to ensure that the autogeneration scripts are kept</span>
<span class="cm"> * up-to-date with the file contents.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * XXX This file needs to be updated to align on one of &quot;OMAP4&quot;, &quot;OMAP44XX&quot;,</span>
<span class="cm"> *     or &quot;OMAP4430&quot;.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ARCH_ARM_MACH_OMAP2_CM2_44XX_H</span>
<span class="cp">#define __ARCH_ARM_MACH_OMAP2_CM2_44XX_H</span>

<span class="cm">/* CM2 base address */</span>
<span class="cp">#define OMAP4430_CM2_BASE		0x4a008000</span>

<span class="cp">#define OMAP44XX_CM2_REGADDR(inst, reg)				\</span>
<span class="cp">	OMAP2_L4_IO_ADDRESS(OMAP4430_CM2_BASE + (inst) + (reg))</span>

<span class="cm">/* CM2 instances */</span>
<span class="cp">#define OMAP4430_CM2_OCP_SOCKET_INST	0x0000</span>
<span class="cp">#define OMAP4430_CM2_CKGEN_INST		0x0100</span>
<span class="cp">#define OMAP4430_CM2_ALWAYS_ON_INST	0x0600</span>
<span class="cp">#define OMAP4430_CM2_CORE_INST		0x0700</span>
<span class="cp">#define OMAP4430_CM2_IVAHD_INST		0x0f00</span>
<span class="cp">#define OMAP4430_CM2_CAM_INST		0x1000</span>
<span class="cp">#define OMAP4430_CM2_DSS_INST		0x1100</span>
<span class="cp">#define OMAP4430_CM2_GFX_INST		0x1200</span>
<span class="cp">#define OMAP4430_CM2_L3INIT_INST	0x1300</span>
<span class="cp">#define OMAP4430_CM2_L4PER_INST		0x1400</span>
<span class="cp">#define OMAP4430_CM2_CEFUSE_INST	0x1600</span>
<span class="cp">#define OMAP4430_CM2_RESTORE_INST	0x1e00</span>
<span class="cp">#define OMAP4430_CM2_INSTR_INST		0x1f00</span>

<span class="cm">/* CM2 clockdomain register offsets (from instance start) */</span>
<span class="cp">#define OMAP4430_CM2_ALWAYS_ON_ALWON_CDOFFS	0x0000</span>
<span class="cp">#define OMAP4430_CM2_CORE_L3_1_CDOFFS		0x0000</span>
<span class="cp">#define OMAP4430_CM2_CORE_L3_2_CDOFFS		0x0100</span>
<span class="cp">#define OMAP4430_CM2_CORE_DUCATI_CDOFFS		0x0200</span>
<span class="cp">#define OMAP4430_CM2_CORE_SDMA_CDOFFS		0x0300</span>
<span class="cp">#define OMAP4430_CM2_CORE_MEMIF_CDOFFS		0x0400</span>
<span class="cp">#define OMAP4430_CM2_CORE_D2D_CDOFFS		0x0500</span>
<span class="cp">#define OMAP4430_CM2_CORE_L4CFG_CDOFFS		0x0600</span>
<span class="cp">#define OMAP4430_CM2_CORE_L3INSTR_CDOFFS	0x0700</span>
<span class="cp">#define OMAP4430_CM2_IVAHD_IVAHD_CDOFFS		0x0000</span>
<span class="cp">#define OMAP4430_CM2_CAM_CAM_CDOFFS		0x0000</span>
<span class="cp">#define OMAP4430_CM2_DSS_DSS_CDOFFS		0x0000</span>
<span class="cp">#define OMAP4430_CM2_GFX_GFX_CDOFFS		0x0000</span>
<span class="cp">#define OMAP4430_CM2_L3INIT_L3INIT_CDOFFS	0x0000</span>
<span class="cp">#define OMAP4430_CM2_L4PER_L4PER_CDOFFS		0x0000</span>
<span class="cp">#define OMAP4430_CM2_L4PER_L4SEC_CDOFFS		0x0180</span>
<span class="cp">#define OMAP4430_CM2_CEFUSE_CEFUSE_CDOFFS	0x0000</span>

<span class="cm">/* CM2 */</span>

<span class="cm">/* CM2.OCP_SOCKET_CM2 register offsets */</span>
<span class="cp">#define OMAP4_REVISION_CM2_OFFSET			0x0000</span>
<span class="cp">#define OMAP4430_REVISION_CM2				OMAP44XX_CM2_REGADDR(OMAP4430_CM2_OCP_SOCKET_INST, 0x0000)</span>
<span class="cp">#define OMAP4_CM_CM2_PROFILING_CLKCTRL_OFFSET		0x0040</span>
<span class="cp">#define OMAP4430_CM_CM2_PROFILING_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_OCP_SOCKET_INST, 0x0040)</span>

<span class="cm">/* CM2.CKGEN_CM2 register offsets */</span>
<span class="cp">#define OMAP4_CM_CLKSEL_DUCATI_ISS_ROOT_OFFSET		0x0000</span>
<span class="cp">#define OMAP4430_CM_CLKSEL_DUCATI_ISS_ROOT		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0000)</span>
<span class="cp">#define OMAP4_CM_CLKSEL_USB_60MHZ_OFFSET		0x0004</span>
<span class="cp">#define OMAP4430_CM_CLKSEL_USB_60MHZ			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0004)</span>
<span class="cp">#define OMAP4_CM_SCALE_FCLK_OFFSET			0x0008</span>
<span class="cp">#define OMAP4430_CM_SCALE_FCLK				OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0008)</span>
<span class="cp">#define OMAP4_CM_CORE_DVFS_PERF1_OFFSET			0x0010</span>
<span class="cp">#define OMAP4430_CM_CORE_DVFS_PERF1			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0010)</span>
<span class="cp">#define OMAP4_CM_CORE_DVFS_PERF2_OFFSET			0x0014</span>
<span class="cp">#define OMAP4430_CM_CORE_DVFS_PERF2			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0014)</span>
<span class="cp">#define OMAP4_CM_CORE_DVFS_PERF3_OFFSET			0x0018</span>
<span class="cp">#define OMAP4430_CM_CORE_DVFS_PERF3			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0018)</span>
<span class="cp">#define OMAP4_CM_CORE_DVFS_PERF4_OFFSET			0x001c</span>
<span class="cp">#define OMAP4430_CM_CORE_DVFS_PERF4			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x001c)</span>
<span class="cp">#define OMAP4_CM_CORE_DVFS_CURRENT_OFFSET		0x0024</span>
<span class="cp">#define OMAP4430_CM_CORE_DVFS_CURRENT			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0024)</span>
<span class="cp">#define OMAP4_CM_IVA_DVFS_PERF_TESLA_OFFSET		0x0028</span>
<span class="cp">#define OMAP4430_CM_IVA_DVFS_PERF_TESLA			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0028)</span>
<span class="cp">#define OMAP4_CM_IVA_DVFS_PERF_IVAHD_OFFSET		0x002c</span>
<span class="cp">#define OMAP4430_CM_IVA_DVFS_PERF_IVAHD			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x002c)</span>
<span class="cp">#define OMAP4_CM_IVA_DVFS_PERF_ABE_OFFSET		0x0030</span>
<span class="cp">#define OMAP4430_CM_IVA_DVFS_PERF_ABE			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0030)</span>
<span class="cp">#define OMAP4_CM_IVA_DVFS_CURRENT_OFFSET		0x0038</span>
<span class="cp">#define OMAP4430_CM_IVA_DVFS_CURRENT			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0038)</span>
<span class="cp">#define OMAP4_CM_CLKMODE_DPLL_PER_OFFSET		0x0040</span>
<span class="cp">#define OMAP4430_CM_CLKMODE_DPLL_PER			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0040)</span>
<span class="cp">#define OMAP4_CM_IDLEST_DPLL_PER_OFFSET			0x0044</span>
<span class="cp">#define OMAP4430_CM_IDLEST_DPLL_PER			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0044)</span>
<span class="cp">#define OMAP4_CM_AUTOIDLE_DPLL_PER_OFFSET		0x0048</span>
<span class="cp">#define OMAP4430_CM_AUTOIDLE_DPLL_PER			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0048)</span>
<span class="cp">#define OMAP4_CM_CLKSEL_DPLL_PER_OFFSET			0x004c</span>
<span class="cp">#define OMAP4430_CM_CLKSEL_DPLL_PER			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x004c)</span>
<span class="cp">#define OMAP4_CM_DIV_M2_DPLL_PER_OFFSET			0x0050</span>
<span class="cp">#define OMAP4430_CM_DIV_M2_DPLL_PER			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0050)</span>
<span class="cp">#define OMAP4_CM_DIV_M3_DPLL_PER_OFFSET			0x0054</span>
<span class="cp">#define OMAP4430_CM_DIV_M3_DPLL_PER			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0054)</span>
<span class="cp">#define OMAP4_CM_DIV_M4_DPLL_PER_OFFSET			0x0058</span>
<span class="cp">#define OMAP4430_CM_DIV_M4_DPLL_PER			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0058)</span>
<span class="cp">#define OMAP4_CM_DIV_M5_DPLL_PER_OFFSET			0x005c</span>
<span class="cp">#define OMAP4430_CM_DIV_M5_DPLL_PER			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x005c)</span>
<span class="cp">#define OMAP4_CM_DIV_M6_DPLL_PER_OFFSET			0x0060</span>
<span class="cp">#define OMAP4430_CM_DIV_M6_DPLL_PER			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0060)</span>
<span class="cp">#define OMAP4_CM_DIV_M7_DPLL_PER_OFFSET			0x0064</span>
<span class="cp">#define OMAP4430_CM_DIV_M7_DPLL_PER			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0064)</span>
<span class="cp">#define OMAP4_CM_SSC_DELTAMSTEP_DPLL_PER_OFFSET		0x0068</span>
<span class="cp">#define OMAP4430_CM_SSC_DELTAMSTEP_DPLL_PER		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0068)</span>
<span class="cp">#define OMAP4_CM_SSC_MODFREQDIV_DPLL_PER_OFFSET		0x006c</span>
<span class="cp">#define OMAP4430_CM_SSC_MODFREQDIV_DPLL_PER		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x006c)</span>
<span class="cp">#define OMAP4_CM_CLKMODE_DPLL_USB_OFFSET		0x0080</span>
<span class="cp">#define OMAP4430_CM_CLKMODE_DPLL_USB			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0080)</span>
<span class="cp">#define OMAP4_CM_IDLEST_DPLL_USB_OFFSET			0x0084</span>
<span class="cp">#define OMAP4430_CM_IDLEST_DPLL_USB			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0084)</span>
<span class="cp">#define OMAP4_CM_AUTOIDLE_DPLL_USB_OFFSET		0x0088</span>
<span class="cp">#define OMAP4430_CM_AUTOIDLE_DPLL_USB			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0088)</span>
<span class="cp">#define OMAP4_CM_CLKSEL_DPLL_USB_OFFSET			0x008c</span>
<span class="cp">#define OMAP4430_CM_CLKSEL_DPLL_USB			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x008c)</span>
<span class="cp">#define OMAP4_CM_DIV_M2_DPLL_USB_OFFSET			0x0090</span>
<span class="cp">#define OMAP4430_CM_DIV_M2_DPLL_USB			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x0090)</span>
<span class="cp">#define OMAP4_CM_SSC_DELTAMSTEP_DPLL_USB_OFFSET		0x00a8</span>
<span class="cp">#define OMAP4430_CM_SSC_DELTAMSTEP_DPLL_USB		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x00a8)</span>
<span class="cp">#define OMAP4_CM_SSC_MODFREQDIV_DPLL_USB_OFFSET		0x00ac</span>
<span class="cp">#define OMAP4430_CM_SSC_MODFREQDIV_DPLL_USB		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x00ac)</span>
<span class="cp">#define OMAP4_CM_CLKDCOLDO_DPLL_USB_OFFSET		0x00b4</span>
<span class="cp">#define OMAP4430_CM_CLKDCOLDO_DPLL_USB			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x00b4)</span>
<span class="cp">#define OMAP4_CM_CLKMODE_DPLL_UNIPRO_OFFSET		0x00c0</span>
<span class="cp">#define OMAP4430_CM_CLKMODE_DPLL_UNIPRO			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x00c0)</span>
<span class="cp">#define OMAP4_CM_IDLEST_DPLL_UNIPRO_OFFSET		0x00c4</span>
<span class="cp">#define OMAP4430_CM_IDLEST_DPLL_UNIPRO			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x00c4)</span>
<span class="cp">#define OMAP4_CM_AUTOIDLE_DPLL_UNIPRO_OFFSET		0x00c8</span>
<span class="cp">#define OMAP4430_CM_AUTOIDLE_DPLL_UNIPRO		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x00c8)</span>
<span class="cp">#define OMAP4_CM_CLKSEL_DPLL_UNIPRO_OFFSET		0x00cc</span>
<span class="cp">#define OMAP4430_CM_CLKSEL_DPLL_UNIPRO			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x00cc)</span>
<span class="cp">#define OMAP4_CM_DIV_M2_DPLL_UNIPRO_OFFSET		0x00d0</span>
<span class="cp">#define OMAP4430_CM_DIV_M2_DPLL_UNIPRO			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x00d0)</span>
<span class="cp">#define OMAP4_CM_SSC_DELTAMSTEP_DPLL_UNIPRO_OFFSET	0x00e8</span>
<span class="cp">#define OMAP4430_CM_SSC_DELTAMSTEP_DPLL_UNIPRO		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x00e8)</span>
<span class="cp">#define OMAP4_CM_SSC_MODFREQDIV_DPLL_UNIPRO_OFFSET	0x00ec</span>
<span class="cp">#define OMAP4430_CM_SSC_MODFREQDIV_DPLL_UNIPRO		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CKGEN_INST, 0x00ec)</span>

<span class="cm">/* CM2.ALWAYS_ON_CM2 register offsets */</span>
<span class="cp">#define OMAP4_CM_ALWON_CLKSTCTRL_OFFSET			0x0000</span>
<span class="cp">#define OMAP4430_CM_ALWON_CLKSTCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_ALWAYS_ON_INST, 0x0000)</span>
<span class="cp">#define OMAP4_CM_ALWON_MDMINTC_CLKCTRL_OFFSET		0x0020</span>
<span class="cp">#define OMAP4430_CM_ALWON_MDMINTC_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_ALWAYS_ON_INST, 0x0020)</span>
<span class="cp">#define OMAP4_CM_ALWON_SR_MPU_CLKCTRL_OFFSET		0x0028</span>
<span class="cp">#define OMAP4430_CM_ALWON_SR_MPU_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_ALWAYS_ON_INST, 0x0028)</span>
<span class="cp">#define OMAP4_CM_ALWON_SR_IVA_CLKCTRL_OFFSET		0x0030</span>
<span class="cp">#define OMAP4430_CM_ALWON_SR_IVA_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_ALWAYS_ON_INST, 0x0030)</span>
<span class="cp">#define OMAP4_CM_ALWON_SR_CORE_CLKCTRL_OFFSET		0x0038</span>
<span class="cp">#define OMAP4430_CM_ALWON_SR_CORE_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_ALWAYS_ON_INST, 0x0038)</span>
<span class="cp">#define OMAP4_CM_ALWON_USBPHY_CLKCTRL_OFFSET		0x0040</span>
<span class="cp">#define OMAP4430_CM_ALWON_USBPHY_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_ALWAYS_ON_INST, 0x0040)</span>

<span class="cm">/* CM2.CORE_CM2 register offsets */</span>
<span class="cp">#define OMAP4_CM_L3_1_CLKSTCTRL_OFFSET			0x0000</span>
<span class="cp">#define OMAP4430_CM_L3_1_CLKSTCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0000)</span>
<span class="cp">#define OMAP4_CM_L3_1_DYNAMICDEP_OFFSET			0x0008</span>
<span class="cp">#define OMAP4430_CM_L3_1_DYNAMICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0008)</span>
<span class="cp">#define OMAP4_CM_L3_1_L3_1_CLKCTRL_OFFSET		0x0020</span>
<span class="cp">#define OMAP4430_CM_L3_1_L3_1_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0020)</span>
<span class="cp">#define OMAP4_CM_L3_2_CLKSTCTRL_OFFSET			0x0100</span>
<span class="cp">#define OMAP4430_CM_L3_2_CLKSTCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0100)</span>
<span class="cp">#define OMAP4_CM_L3_2_DYNAMICDEP_OFFSET			0x0108</span>
<span class="cp">#define OMAP4430_CM_L3_2_DYNAMICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0108)</span>
<span class="cp">#define OMAP4_CM_L3_2_L3_2_CLKCTRL_OFFSET		0x0120</span>
<span class="cp">#define OMAP4430_CM_L3_2_L3_2_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0120)</span>
<span class="cp">#define OMAP4_CM_L3_2_GPMC_CLKCTRL_OFFSET		0x0128</span>
<span class="cp">#define OMAP4430_CM_L3_2_GPMC_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0128)</span>
<span class="cp">#define OMAP4_CM_L3_2_OCMC_RAM_CLKCTRL_OFFSET		0x0130</span>
<span class="cp">#define OMAP4430_CM_L3_2_OCMC_RAM_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0130)</span>
<span class="cp">#define OMAP4_CM_DUCATI_CLKSTCTRL_OFFSET		0x0200</span>
<span class="cp">#define OMAP4430_CM_DUCATI_CLKSTCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0200)</span>
<span class="cp">#define OMAP4_CM_DUCATI_STATICDEP_OFFSET		0x0204</span>
<span class="cp">#define OMAP4430_CM_DUCATI_STATICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0204)</span>
<span class="cp">#define OMAP4_CM_DUCATI_DYNAMICDEP_OFFSET		0x0208</span>
<span class="cp">#define OMAP4430_CM_DUCATI_DYNAMICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0208)</span>
<span class="cp">#define OMAP4_CM_DUCATI_DUCATI_CLKCTRL_OFFSET		0x0220</span>
<span class="cp">#define OMAP4430_CM_DUCATI_DUCATI_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0220)</span>
<span class="cp">#define OMAP4_CM_SDMA_CLKSTCTRL_OFFSET			0x0300</span>
<span class="cp">#define OMAP4430_CM_SDMA_CLKSTCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0300)</span>
<span class="cp">#define OMAP4_CM_SDMA_STATICDEP_OFFSET			0x0304</span>
<span class="cp">#define OMAP4430_CM_SDMA_STATICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0304)</span>
<span class="cp">#define OMAP4_CM_SDMA_DYNAMICDEP_OFFSET			0x0308</span>
<span class="cp">#define OMAP4430_CM_SDMA_DYNAMICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0308)</span>
<span class="cp">#define OMAP4_CM_SDMA_SDMA_CLKCTRL_OFFSET		0x0320</span>
<span class="cp">#define OMAP4430_CM_SDMA_SDMA_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0320)</span>
<span class="cp">#define OMAP4_CM_MEMIF_CLKSTCTRL_OFFSET			0x0400</span>
<span class="cp">#define OMAP4430_CM_MEMIF_CLKSTCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0400)</span>
<span class="cp">#define OMAP4_CM_MEMIF_DMM_CLKCTRL_OFFSET		0x0420</span>
<span class="cp">#define OMAP4430_CM_MEMIF_DMM_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0420)</span>
<span class="cp">#define OMAP4_CM_MEMIF_EMIF_FW_CLKCTRL_OFFSET		0x0428</span>
<span class="cp">#define OMAP4430_CM_MEMIF_EMIF_FW_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0428)</span>
<span class="cp">#define OMAP4_CM_MEMIF_EMIF_1_CLKCTRL_OFFSET		0x0430</span>
<span class="cp">#define OMAP4430_CM_MEMIF_EMIF_1_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0430)</span>
<span class="cp">#define OMAP4_CM_MEMIF_EMIF_2_CLKCTRL_OFFSET		0x0438</span>
<span class="cp">#define OMAP4430_CM_MEMIF_EMIF_2_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0438)</span>
<span class="cp">#define OMAP4_CM_MEMIF_DLL_CLKCTRL_OFFSET		0x0440</span>
<span class="cp">#define OMAP4430_CM_MEMIF_DLL_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0440)</span>
<span class="cp">#define OMAP4_CM_MEMIF_EMIF_H1_CLKCTRL_OFFSET		0x0450</span>
<span class="cp">#define OMAP4430_CM_MEMIF_EMIF_H1_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0450)</span>
<span class="cp">#define OMAP4_CM_MEMIF_EMIF_H2_CLKCTRL_OFFSET		0x0458</span>
<span class="cp">#define OMAP4430_CM_MEMIF_EMIF_H2_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0458)</span>
<span class="cp">#define OMAP4_CM_MEMIF_DLL_H_CLKCTRL_OFFSET		0x0460</span>
<span class="cp">#define OMAP4430_CM_MEMIF_DLL_H_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0460)</span>
<span class="cp">#define OMAP4_CM_D2D_CLKSTCTRL_OFFSET			0x0500</span>
<span class="cp">#define OMAP4430_CM_D2D_CLKSTCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0500)</span>
<span class="cp">#define OMAP4_CM_D2D_STATICDEP_OFFSET			0x0504</span>
<span class="cp">#define OMAP4430_CM_D2D_STATICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0504)</span>
<span class="cp">#define OMAP4_CM_D2D_DYNAMICDEP_OFFSET			0x0508</span>
<span class="cp">#define OMAP4430_CM_D2D_DYNAMICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0508)</span>
<span class="cp">#define OMAP4_CM_D2D_SAD2D_CLKCTRL_OFFSET		0x0520</span>
<span class="cp">#define OMAP4430_CM_D2D_SAD2D_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0520)</span>
<span class="cp">#define OMAP4_CM_D2D_MODEM_ICR_CLKCTRL_OFFSET		0x0528</span>
<span class="cp">#define OMAP4430_CM_D2D_MODEM_ICR_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0528)</span>
<span class="cp">#define OMAP4_CM_D2D_SAD2D_FW_CLKCTRL_OFFSET		0x0530</span>
<span class="cp">#define OMAP4430_CM_D2D_SAD2D_FW_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0530)</span>
<span class="cp">#define OMAP4_CM_L4CFG_CLKSTCTRL_OFFSET			0x0600</span>
<span class="cp">#define OMAP4430_CM_L4CFG_CLKSTCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0600)</span>
<span class="cp">#define OMAP4_CM_L4CFG_DYNAMICDEP_OFFSET		0x0608</span>
<span class="cp">#define OMAP4430_CM_L4CFG_DYNAMICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0608)</span>
<span class="cp">#define OMAP4_CM_L4CFG_L4_CFG_CLKCTRL_OFFSET		0x0620</span>
<span class="cp">#define OMAP4430_CM_L4CFG_L4_CFG_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0620)</span>
<span class="cp">#define OMAP4_CM_L4CFG_HW_SEM_CLKCTRL_OFFSET		0x0628</span>
<span class="cp">#define OMAP4430_CM_L4CFG_HW_SEM_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0628)</span>
<span class="cp">#define OMAP4_CM_L4CFG_MAILBOX_CLKCTRL_OFFSET		0x0630</span>
<span class="cp">#define OMAP4430_CM_L4CFG_MAILBOX_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0630)</span>
<span class="cp">#define OMAP4_CM_L4CFG_SAR_ROM_CLKCTRL_OFFSET		0x0638</span>
<span class="cp">#define OMAP4430_CM_L4CFG_SAR_ROM_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0638)</span>
<span class="cp">#define OMAP4_CM_L3INSTR_CLKSTCTRL_OFFSET		0x0700</span>
<span class="cp">#define OMAP4430_CM_L3INSTR_CLKSTCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0700)</span>
<span class="cp">#define OMAP4_CM_L3INSTR_L3_3_CLKCTRL_OFFSET		0x0720</span>
<span class="cp">#define OMAP4430_CM_L3INSTR_L3_3_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0720)</span>
<span class="cp">#define OMAP4_CM_L3INSTR_L3_INSTR_CLKCTRL_OFFSET	0x0728</span>
<span class="cp">#define OMAP4430_CM_L3INSTR_L3_INSTR_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0728)</span>
<span class="cp">#define OMAP4_CM_L3INSTR_OCP_WP1_CLKCTRL_OFFSET		0x0740</span>
<span class="cp">#define OMAP4430_CM_L3INSTR_OCP_WP1_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CORE_INST, 0x0740)</span>

<span class="cm">/* CM2.IVAHD_CM2 register offsets */</span>
<span class="cp">#define OMAP4_CM_IVAHD_CLKSTCTRL_OFFSET			0x0000</span>
<span class="cp">#define OMAP4430_CM_IVAHD_CLKSTCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_IVAHD_INST, 0x0000)</span>
<span class="cp">#define OMAP4_CM_IVAHD_STATICDEP_OFFSET			0x0004</span>
<span class="cp">#define OMAP4430_CM_IVAHD_STATICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_IVAHD_INST, 0x0004)</span>
<span class="cp">#define OMAP4_CM_IVAHD_DYNAMICDEP_OFFSET		0x0008</span>
<span class="cp">#define OMAP4430_CM_IVAHD_DYNAMICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_IVAHD_INST, 0x0008)</span>
<span class="cp">#define OMAP4_CM_IVAHD_IVAHD_CLKCTRL_OFFSET		0x0020</span>
<span class="cp">#define OMAP4430_CM_IVAHD_IVAHD_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_IVAHD_INST, 0x0020)</span>
<span class="cp">#define OMAP4_CM_IVAHD_SL2_CLKCTRL_OFFSET		0x0028</span>
<span class="cp">#define OMAP4430_CM_IVAHD_SL2_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_IVAHD_INST, 0x0028)</span>

<span class="cm">/* CM2.CAM_CM2 register offsets */</span>
<span class="cp">#define OMAP4_CM_CAM_CLKSTCTRL_OFFSET			0x0000</span>
<span class="cp">#define OMAP4430_CM_CAM_CLKSTCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CAM_INST, 0x0000)</span>
<span class="cp">#define OMAP4_CM_CAM_STATICDEP_OFFSET			0x0004</span>
<span class="cp">#define OMAP4430_CM_CAM_STATICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CAM_INST, 0x0004)</span>
<span class="cp">#define OMAP4_CM_CAM_DYNAMICDEP_OFFSET			0x0008</span>
<span class="cp">#define OMAP4430_CM_CAM_DYNAMICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CAM_INST, 0x0008)</span>
<span class="cp">#define OMAP4_CM_CAM_ISS_CLKCTRL_OFFSET			0x0020</span>
<span class="cp">#define OMAP4430_CM_CAM_ISS_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CAM_INST, 0x0020)</span>
<span class="cp">#define OMAP4_CM_CAM_FDIF_CLKCTRL_OFFSET		0x0028</span>
<span class="cp">#define OMAP4430_CM_CAM_FDIF_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CAM_INST, 0x0028)</span>

<span class="cm">/* CM2.DSS_CM2 register offsets */</span>
<span class="cp">#define OMAP4_CM_DSS_CLKSTCTRL_OFFSET			0x0000</span>
<span class="cp">#define OMAP4430_CM_DSS_CLKSTCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_DSS_INST, 0x0000)</span>
<span class="cp">#define OMAP4_CM_DSS_STATICDEP_OFFSET			0x0004</span>
<span class="cp">#define OMAP4430_CM_DSS_STATICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_DSS_INST, 0x0004)</span>
<span class="cp">#define OMAP4_CM_DSS_DYNAMICDEP_OFFSET			0x0008</span>
<span class="cp">#define OMAP4430_CM_DSS_DYNAMICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_DSS_INST, 0x0008)</span>
<span class="cp">#define OMAP4_CM_DSS_DSS_CLKCTRL_OFFSET			0x0020</span>
<span class="cp">#define OMAP4430_CM_DSS_DSS_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_DSS_INST, 0x0020)</span>
<span class="cp">#define OMAP4_CM_DSS_DEISS_CLKCTRL_OFFSET		0x0028</span>
<span class="cp">#define OMAP4430_CM_DSS_DEISS_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_DSS_INST, 0x0028)</span>

<span class="cm">/* CM2.GFX_CM2 register offsets */</span>
<span class="cp">#define OMAP4_CM_GFX_CLKSTCTRL_OFFSET			0x0000</span>
<span class="cp">#define OMAP4430_CM_GFX_CLKSTCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_GFX_INST, 0x0000)</span>
<span class="cp">#define OMAP4_CM_GFX_STATICDEP_OFFSET			0x0004</span>
<span class="cp">#define OMAP4430_CM_GFX_STATICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_GFX_INST, 0x0004)</span>
<span class="cp">#define OMAP4_CM_GFX_DYNAMICDEP_OFFSET			0x0008</span>
<span class="cp">#define OMAP4430_CM_GFX_DYNAMICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_GFX_INST, 0x0008)</span>
<span class="cp">#define OMAP4_CM_GFX_GFX_CLKCTRL_OFFSET			0x0020</span>
<span class="cp">#define OMAP4430_CM_GFX_GFX_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_GFX_INST, 0x0020)</span>

<span class="cm">/* CM2.L3INIT_CM2 register offsets */</span>
<span class="cp">#define OMAP4_CM_L3INIT_CLKSTCTRL_OFFSET		0x0000</span>
<span class="cp">#define OMAP4430_CM_L3INIT_CLKSTCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x0000)</span>
<span class="cp">#define OMAP4_CM_L3INIT_STATICDEP_OFFSET		0x0004</span>
<span class="cp">#define OMAP4430_CM_L3INIT_STATICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x0004)</span>
<span class="cp">#define OMAP4_CM_L3INIT_DYNAMICDEP_OFFSET		0x0008</span>
<span class="cp">#define OMAP4430_CM_L3INIT_DYNAMICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x0008)</span>
<span class="cp">#define OMAP4_CM_L3INIT_MMC1_CLKCTRL_OFFSET		0x0028</span>
<span class="cp">#define OMAP4430_CM_L3INIT_MMC1_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x0028)</span>
<span class="cp">#define OMAP4_CM_L3INIT_MMC2_CLKCTRL_OFFSET		0x0030</span>
<span class="cp">#define OMAP4430_CM_L3INIT_MMC2_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x0030)</span>
<span class="cp">#define OMAP4_CM_L3INIT_HSI_CLKCTRL_OFFSET		0x0038</span>
<span class="cp">#define OMAP4430_CM_L3INIT_HSI_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x0038)</span>
<span class="cp">#define OMAP4_CM_L3INIT_UNIPRO1_CLKCTRL_OFFSET		0x0040</span>
<span class="cp">#define OMAP4430_CM_L3INIT_UNIPRO1_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x0040)</span>
<span class="cp">#define OMAP4_CM_L3INIT_USB_HOST_CLKCTRL_OFFSET		0x0058</span>
<span class="cp">#define OMAP4430_CM_L3INIT_USB_HOST_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x0058)</span>
<span class="cp">#define OMAP4_CM_L3INIT_USB_OTG_CLKCTRL_OFFSET		0x0060</span>
<span class="cp">#define OMAP4430_CM_L3INIT_USB_OTG_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x0060)</span>
<span class="cp">#define OMAP4_CM_L3INIT_USB_TLL_CLKCTRL_OFFSET		0x0068</span>
<span class="cp">#define OMAP4430_CM_L3INIT_USB_TLL_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x0068)</span>
<span class="cp">#define OMAP4_CM_L3INIT_P1500_CLKCTRL_OFFSET		0x0078</span>
<span class="cp">#define OMAP4430_CM_L3INIT_P1500_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x0078)</span>
<span class="cp">#define OMAP4_CM_L3INIT_EMAC_CLKCTRL_OFFSET		0x0080</span>
<span class="cp">#define OMAP4430_CM_L3INIT_EMAC_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x0080)</span>
<span class="cp">#define OMAP4_CM_L3INIT_SATA_CLKCTRL_OFFSET		0x0088</span>
<span class="cp">#define OMAP4430_CM_L3INIT_SATA_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x0088)</span>
<span class="cp">#define OMAP4_CM_L3INIT_TPPSS_CLKCTRL_OFFSET		0x0090</span>
<span class="cp">#define OMAP4430_CM_L3INIT_TPPSS_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x0090)</span>
<span class="cp">#define OMAP4_CM_L3INIT_PCIESS_CLKCTRL_OFFSET		0x0098</span>
<span class="cp">#define OMAP4430_CM_L3INIT_PCIESS_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x0098)</span>
<span class="cp">#define OMAP4_CM_L3INIT_CCPTX_CLKCTRL_OFFSET		0x00a8</span>
<span class="cp">#define OMAP4430_CM_L3INIT_CCPTX_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x00a8)</span>
<span class="cp">#define OMAP4_CM_L3INIT_XHPI_CLKCTRL_OFFSET		0x00c0</span>
<span class="cp">#define OMAP4430_CM_L3INIT_XHPI_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x00c0)</span>
<span class="cp">#define OMAP4_CM_L3INIT_MMC6_CLKCTRL_OFFSET		0x00c8</span>
<span class="cp">#define OMAP4430_CM_L3INIT_MMC6_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x00c8)</span>
<span class="cp">#define OMAP4_CM_L3INIT_USB_HOST_FS_CLKCTRL_OFFSET	0x00d0</span>
<span class="cp">#define OMAP4430_CM_L3INIT_USB_HOST_FS_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x00d0)</span>
<span class="cp">#define OMAP4_CM_L3INIT_USBPHYOCP2SCP_CLKCTRL_OFFSET	0x00e0</span>
<span class="cp">#define OMAP4430_CM_L3INIT_USBPHYOCP2SCP_CLKCTRL	OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L3INIT_INST, 0x00e0)</span>

<span class="cm">/* CM2.L4PER_CM2 register offsets */</span>
<span class="cp">#define OMAP4_CM_L4PER_CLKSTCTRL_OFFSET			0x0000</span>
<span class="cp">#define OMAP4430_CM_L4PER_CLKSTCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0000)</span>
<span class="cp">#define OMAP4_CM_L4PER_DYNAMICDEP_OFFSET		0x0008</span>
<span class="cp">#define OMAP4430_CM_L4PER_DYNAMICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0008)</span>
<span class="cp">#define OMAP4_CM_L4PER_ADC_CLKCTRL_OFFSET		0x0020</span>
<span class="cp">#define OMAP4430_CM_L4PER_ADC_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0020)</span>
<span class="cp">#define OMAP4_CM_L4PER_DMTIMER10_CLKCTRL_OFFSET		0x0028</span>
<span class="cp">#define OMAP4430_CM_L4PER_DMTIMER10_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0028)</span>
<span class="cp">#define OMAP4_CM_L4PER_DMTIMER11_CLKCTRL_OFFSET		0x0030</span>
<span class="cp">#define OMAP4430_CM_L4PER_DMTIMER11_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0030)</span>
<span class="cp">#define OMAP4_CM_L4PER_DMTIMER2_CLKCTRL_OFFSET		0x0038</span>
<span class="cp">#define OMAP4430_CM_L4PER_DMTIMER2_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0038)</span>
<span class="cp">#define OMAP4_CM_L4PER_DMTIMER3_CLKCTRL_OFFSET		0x0040</span>
<span class="cp">#define OMAP4430_CM_L4PER_DMTIMER3_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0040)</span>
<span class="cp">#define OMAP4_CM_L4PER_DMTIMER4_CLKCTRL_OFFSET		0x0048</span>
<span class="cp">#define OMAP4430_CM_L4PER_DMTIMER4_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0048)</span>
<span class="cp">#define OMAP4_CM_L4PER_DMTIMER9_CLKCTRL_OFFSET		0x0050</span>
<span class="cp">#define OMAP4430_CM_L4PER_DMTIMER9_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0050)</span>
<span class="cp">#define OMAP4_CM_L4PER_ELM_CLKCTRL_OFFSET		0x0058</span>
<span class="cp">#define OMAP4430_CM_L4PER_ELM_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0058)</span>
<span class="cp">#define OMAP4_CM_L4PER_GPIO2_CLKCTRL_OFFSET		0x0060</span>
<span class="cp">#define OMAP4430_CM_L4PER_GPIO2_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0060)</span>
<span class="cp">#define OMAP4_CM_L4PER_GPIO3_CLKCTRL_OFFSET		0x0068</span>
<span class="cp">#define OMAP4430_CM_L4PER_GPIO3_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0068)</span>
<span class="cp">#define OMAP4_CM_L4PER_GPIO4_CLKCTRL_OFFSET		0x0070</span>
<span class="cp">#define OMAP4430_CM_L4PER_GPIO4_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0070)</span>
<span class="cp">#define OMAP4_CM_L4PER_GPIO5_CLKCTRL_OFFSET		0x0078</span>
<span class="cp">#define OMAP4430_CM_L4PER_GPIO5_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0078)</span>
<span class="cp">#define OMAP4_CM_L4PER_GPIO6_CLKCTRL_OFFSET		0x0080</span>
<span class="cp">#define OMAP4430_CM_L4PER_GPIO6_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0080)</span>
<span class="cp">#define OMAP4_CM_L4PER_HDQ1W_CLKCTRL_OFFSET		0x0088</span>
<span class="cp">#define OMAP4430_CM_L4PER_HDQ1W_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0088)</span>
<span class="cp">#define OMAP4_CM_L4PER_HECC1_CLKCTRL_OFFSET		0x0090</span>
<span class="cp">#define OMAP4430_CM_L4PER_HECC1_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0090)</span>
<span class="cp">#define OMAP4_CM_L4PER_HECC2_CLKCTRL_OFFSET		0x0098</span>
<span class="cp">#define OMAP4430_CM_L4PER_HECC2_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0098)</span>
<span class="cp">#define OMAP4_CM_L4PER_I2C1_CLKCTRL_OFFSET		0x00a0</span>
<span class="cp">#define OMAP4430_CM_L4PER_I2C1_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x00a0)</span>
<span class="cp">#define OMAP4_CM_L4PER_I2C2_CLKCTRL_OFFSET		0x00a8</span>
<span class="cp">#define OMAP4430_CM_L4PER_I2C2_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x00a8)</span>
<span class="cp">#define OMAP4_CM_L4PER_I2C3_CLKCTRL_OFFSET		0x00b0</span>
<span class="cp">#define OMAP4430_CM_L4PER_I2C3_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x00b0)</span>
<span class="cp">#define OMAP4_CM_L4PER_I2C4_CLKCTRL_OFFSET		0x00b8</span>
<span class="cp">#define OMAP4430_CM_L4PER_I2C4_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x00b8)</span>
<span class="cp">#define OMAP4_CM_L4PER_L4PER_CLKCTRL_OFFSET		0x00c0</span>
<span class="cp">#define OMAP4430_CM_L4PER_L4PER_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x00c0)</span>
<span class="cp">#define OMAP4_CM_L4PER_MCASP2_CLKCTRL_OFFSET		0x00d0</span>
<span class="cp">#define OMAP4430_CM_L4PER_MCASP2_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x00d0)</span>
<span class="cp">#define OMAP4_CM_L4PER_MCASP3_CLKCTRL_OFFSET		0x00d8</span>
<span class="cp">#define OMAP4430_CM_L4PER_MCASP3_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x00d8)</span>
<span class="cp">#define OMAP4_CM_L4PER_MCBSP4_CLKCTRL_OFFSET		0x00e0</span>
<span class="cp">#define OMAP4430_CM_L4PER_MCBSP4_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x00e0)</span>
<span class="cp">#define OMAP4_CM_L4PER_MGATE_CLKCTRL_OFFSET		0x00e8</span>
<span class="cp">#define OMAP4430_CM_L4PER_MGATE_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x00e8)</span>
<span class="cp">#define OMAP4_CM_L4PER_MCSPI1_CLKCTRL_OFFSET		0x00f0</span>
<span class="cp">#define OMAP4430_CM_L4PER_MCSPI1_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x00f0)</span>
<span class="cp">#define OMAP4_CM_L4PER_MCSPI2_CLKCTRL_OFFSET		0x00f8</span>
<span class="cp">#define OMAP4430_CM_L4PER_MCSPI2_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x00f8)</span>
<span class="cp">#define OMAP4_CM_L4PER_MCSPI3_CLKCTRL_OFFSET		0x0100</span>
<span class="cp">#define OMAP4430_CM_L4PER_MCSPI3_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0100)</span>
<span class="cp">#define OMAP4_CM_L4PER_MCSPI4_CLKCTRL_OFFSET		0x0108</span>
<span class="cp">#define OMAP4430_CM_L4PER_MCSPI4_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0108)</span>
<span class="cp">#define OMAP4_CM_L4PER_MMCSD3_CLKCTRL_OFFSET		0x0120</span>
<span class="cp">#define OMAP4430_CM_L4PER_MMCSD3_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0120)</span>
<span class="cp">#define OMAP4_CM_L4PER_MMCSD4_CLKCTRL_OFFSET		0x0128</span>
<span class="cp">#define OMAP4430_CM_L4PER_MMCSD4_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0128)</span>
<span class="cp">#define OMAP4_CM_L4PER_MSPROHG_CLKCTRL_OFFSET		0x0130</span>
<span class="cp">#define OMAP4430_CM_L4PER_MSPROHG_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0130)</span>
<span class="cp">#define OMAP4_CM_L4PER_SLIMBUS2_CLKCTRL_OFFSET		0x0138</span>
<span class="cp">#define OMAP4430_CM_L4PER_SLIMBUS2_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0138)</span>
<span class="cp">#define OMAP4_CM_L4PER_UART1_CLKCTRL_OFFSET		0x0140</span>
<span class="cp">#define OMAP4430_CM_L4PER_UART1_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0140)</span>
<span class="cp">#define OMAP4_CM_L4PER_UART2_CLKCTRL_OFFSET		0x0148</span>
<span class="cp">#define OMAP4430_CM_L4PER_UART2_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0148)</span>
<span class="cp">#define OMAP4_CM_L4PER_UART3_CLKCTRL_OFFSET		0x0150</span>
<span class="cp">#define OMAP4430_CM_L4PER_UART3_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0150)</span>
<span class="cp">#define OMAP4_CM_L4PER_UART4_CLKCTRL_OFFSET		0x0158</span>
<span class="cp">#define OMAP4430_CM_L4PER_UART4_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0158)</span>
<span class="cp">#define OMAP4_CM_L4PER_MMCSD5_CLKCTRL_OFFSET		0x0160</span>
<span class="cp">#define OMAP4430_CM_L4PER_MMCSD5_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0160)</span>
<span class="cp">#define OMAP4_CM_L4PER_I2C5_CLKCTRL_OFFSET		0x0168</span>
<span class="cp">#define OMAP4430_CM_L4PER_I2C5_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0168)</span>
<span class="cp">#define OMAP4_CM_L4SEC_CLKSTCTRL_OFFSET			0x0180</span>
<span class="cp">#define OMAP4430_CM_L4SEC_CLKSTCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0180)</span>
<span class="cp">#define OMAP4_CM_L4SEC_STATICDEP_OFFSET			0x0184</span>
<span class="cp">#define OMAP4430_CM_L4SEC_STATICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0184)</span>
<span class="cp">#define OMAP4_CM_L4SEC_DYNAMICDEP_OFFSET		0x0188</span>
<span class="cp">#define OMAP4430_CM_L4SEC_DYNAMICDEP			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x0188)</span>
<span class="cp">#define OMAP4_CM_L4SEC_AES1_CLKCTRL_OFFSET		0x01a0</span>
<span class="cp">#define OMAP4430_CM_L4SEC_AES1_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x01a0)</span>
<span class="cp">#define OMAP4_CM_L4SEC_AES2_CLKCTRL_OFFSET		0x01a8</span>
<span class="cp">#define OMAP4430_CM_L4SEC_AES2_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x01a8)</span>
<span class="cp">#define OMAP4_CM_L4SEC_DES3DES_CLKCTRL_OFFSET		0x01b0</span>
<span class="cp">#define OMAP4430_CM_L4SEC_DES3DES_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x01b0)</span>
<span class="cp">#define OMAP4_CM_L4SEC_PKAEIP29_CLKCTRL_OFFSET		0x01b8</span>
<span class="cp">#define OMAP4430_CM_L4SEC_PKAEIP29_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x01b8)</span>
<span class="cp">#define OMAP4_CM_L4SEC_RNG_CLKCTRL_OFFSET		0x01c0</span>
<span class="cp">#define OMAP4430_CM_L4SEC_RNG_CLKCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x01c0)</span>
<span class="cp">#define OMAP4_CM_L4SEC_SHA2MD51_CLKCTRL_OFFSET		0x01c8</span>
<span class="cp">#define OMAP4430_CM_L4SEC_SHA2MD51_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x01c8)</span>
<span class="cp">#define OMAP4_CM_L4SEC_CRYPTODMA_CLKCTRL_OFFSET		0x01d8</span>
<span class="cp">#define OMAP4430_CM_L4SEC_CRYPTODMA_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_L4PER_INST, 0x01d8)</span>

<span class="cm">/* CM2.CEFUSE_CM2 register offsets */</span>
<span class="cp">#define OMAP4_CM_CEFUSE_CLKSTCTRL_OFFSET		0x0000</span>
<span class="cp">#define OMAP4430_CM_CEFUSE_CLKSTCTRL			OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CEFUSE_INST, 0x0000)</span>
<span class="cp">#define OMAP4_CM_CEFUSE_CEFUSE_CLKCTRL_OFFSET		0x0020</span>
<span class="cp">#define OMAP4430_CM_CEFUSE_CEFUSE_CLKCTRL		OMAP44XX_CM2_REGADDR(OMAP4430_CM2_CEFUSE_INST, 0x0020)</span>

<span class="cm">/* Function prototypes */</span>
<span class="k">extern</span> <span class="n">u32</span> <span class="n">omap4_cm2_read_inst_reg</span><span class="p">(</span><span class="n">s16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">u16</span> <span class="n">idx</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">omap4_cm2_write_inst_reg</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">s16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">u16</span> <span class="n">idx</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u32</span> <span class="n">omap4_cm2_rmw_inst_reg_bits</span><span class="p">(</span><span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bits</span><span class="p">,</span> <span class="n">s16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">s16</span> <span class="n">idx</span><span class="p">);</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
