
*** Running vivado
    with args -log SideServos_SideServos_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SideServos_SideServos_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source SideServos_SideServos_0_0.tcl -notrace
Command: synth_design -top SideServos_SideServos_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13944 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 387.648 ; gain = 99.027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SideServos_SideServos_0_0' [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ip/SideServos_SideServos_0_0/synth/SideServos_SideServos_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'SideServos_v1_0' declared at 'c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/hdl/SideServos_v1_0.vhd:5' bound to instance 'U0' of component 'SideServos_v1_0' [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ip/SideServos_SideServos_0_0/synth/SideServos_SideServos_0_0.vhd:152]
INFO: [Synth 8-638] synthesizing module 'SideServos_v1_0' [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/hdl/SideServos_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'SideServos_v1_0_S00_AXI' declared at 'c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/hdl/SideServos_v1_0_S00_AXI.vhd:5' bound to instance 'SideServos_v1_0_S00_AXI_inst' of component 'SideServos_v1_0_S00_AXI' [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/hdl/SideServos_v1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'SideServos_v1_0_S00_AXI' [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/hdl/SideServos_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'servos' declared at 'c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/src/servos.vhd:6' bound to instance 'SideServos' of component 'servos' [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/hdl/SideServos_v1_0_S00_AXI.vhd:418]
INFO: [Synth 8-638] synthesizing module 'servos' [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/src/servos.vhd:16]
	Parameter originalFreq_Hz bound to: 100000000 - type: integer 
	Parameter desiredFreq_Hz bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'clkFreqDivider' declared at 'c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/src/clkFreqDivider.vhd:13' bound to instance 'uut' of component 'clkFreqDivider' [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/src/servos.vhd:57]
INFO: [Synth 8-638] synthesizing module 'clkFreqDivider' [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/src/clkFreqDivider.vhd:21]
	Parameter originalFreq_Hz bound to: 100000000 - type: integer 
	Parameter desiredFreq_Hz bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkFreqDivider' (1#1) [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/src/clkFreqDivider.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'servos' (2#1) [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/src/servos.vhd:16]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/hdl/SideServos_v1_0_S00_AXI.vhd:237]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/hdl/SideServos_v1_0_S00_AXI.vhd:238]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/hdl/SideServos_v1_0_S00_AXI.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'SideServos_v1_0_S00_AXI' (3#1) [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/hdl/SideServos_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'SideServos_v1_0' (4#1) [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/hdl/SideServos_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'SideServos_SideServos_0_0' (5#1) [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ip/SideServos_SideServos_0_0/synth/SideServos_SideServos_0_0.vhd:84]
WARNING: [Synth 8-3331] design SideServos_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design SideServos_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design SideServos_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design SideServos_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design SideServos_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design SideServos_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 443.516 ; gain = 154.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 443.516 ; gain = 154.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 443.516 ; gain = 154.895
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 786.320 ; gain = 2.883
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 786.320 ; gain = 497.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 786.320 ; gain = 497.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 786.320 ; gain = 497.699
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkSignal" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'right_servo_angle_reg[7:0]' into 'left_servo_angle_reg[7:0]' [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/src/servos.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element right_servo_angle_reg was removed.  [c:/Users/Public/Vivado/SideServos/SideServos.srcs/sources_1/bd/SideServos/ipshared/d5be/src/servos.vhd:101]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 786.320 ; gain = 497.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   6 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkFreqDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module servos 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module SideServos_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/SideServos_v1_0_S00_AXI_inst/SideServos/uut/clkSignal" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP U0/SideServos_v1_0_S00_AXI_inst/SideServos/leftServo2, operation Mode is: (A:0x1816b)*B.
DSP Report: operator U0/SideServos_v1_0_S00_AXI_inst/SideServos/leftServo2 is absorbed into DSP U0/SideServos_v1_0_S00_AXI_inst/SideServos/leftServo2.
DSP Report: Generating DSP U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2, operation Mode is: (A:0x1479b)*B.
DSP Report: operator U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2 is absorbed into DSP U0/SideServos_v1_0_S00_AXI_inst/SideServos/rightServo2.
WARNING: [Synth 8-3331] design SideServos_SideServos_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design SideServos_SideServos_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design SideServos_SideServos_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design SideServos_SideServos_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design SideServos_SideServos_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design SideServos_SideServos_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SideServos_v1_0_S00_AXI_inst/SideServos/left_servo_angle_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/SideServos_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/SideServos_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/SideServos_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SideServos_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/SideServos_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/SideServos_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SideServos_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/SideServos_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module SideServos_SideServos_0_0.
INFO: [Synth 8-3332] Sequential element (U0/SideServos_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module SideServos_SideServos_0_0.
INFO: [Synth 8-3332] Sequential element (U0/SideServos_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module SideServos_SideServos_0_0.
INFO: [Synth 8-3332] Sequential element (U0/SideServos_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module SideServos_SideServos_0_0.
INFO: [Synth 8-3332] Sequential element (U0/SideServos_v1_0_S00_AXI_inst/SideServos/left_servo_angle_reg[7]) is unused and will be removed from module SideServos_SideServos_0_0.
INFO: [Synth 8-3332] Sequential element (U0/SideServos_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module SideServos_SideServos_0_0.
INFO: [Synth 8-3332] Sequential element (U0/SideServos_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module SideServos_SideServos_0_0.
INFO: [Synth 8-3332] Sequential element (U0/SideServos_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module SideServos_SideServos_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 786.320 ; gain = 497.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|servos      | (A:0x1816b)*B | 7      | 17     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|servos      | (A:0x1479b)*B | 7      | 17     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 839.551 ; gain = 550.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 840.500 ; gain = 551.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 865.336 ; gain = 576.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 865.336 ; gain = 576.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 865.336 ; gain = 576.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 865.336 ; gain = 576.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 865.336 ; gain = 576.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 865.336 ; gain = 576.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 865.336 ; gain = 576.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   153|
|2     |DSP48E1 |     2|
|3     |LUT1    |    26|
|4     |LUT2    |   161|
|5     |LUT3    |   204|
|6     |LUT4    |   218|
|7     |LUT5    |   219|
|8     |LUT6    |   149|
|9     |FDCE    |    39|
|10    |FDPE    |     1|
|11    |FDRE    |   202|
|12    |FDSE    |     3|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |  1377|
|2     |  U0                             |SideServos_v1_0         |  1377|
|3     |    SideServos_v1_0_S00_AXI_inst |SideServos_v1_0_S00_AXI |  1377|
|4     |      SideServos                 |servos                  |  1190|
|5     |        uut                      |clkFreqDivider          |    82|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 865.336 ; gain = 576.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 865.336 ; gain = 233.910
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 865.336 ; gain = 576.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 155 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'SideServos_SideServos_0_0' is not ideal for floorplanning, since the cellview 'servos' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 865.336 ; gain = 582.926
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Vivado/SideServos/SideServos.runs/SideServos_SideServos_0_0_synth_1/SideServos_SideServos_0_0.dcp' has been generated.
