#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun 30 08:20:40 2025
# Process ID: 20860
# Current directory: C:/Users/VICTUS/Desktop/FPGAthi/Câu2/bodem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14840 C:\Users\VICTUS\Desktop\FPGAthi\Câu2\bodem\bodem.xpr
# Log file: C:/Users/VICTUS/Desktop/FPGAthi/Câu2/bodem/vivado.log
# Journal file: C:/Users/VICTUS/Desktop/FPGAthi/Câu2/bodem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -part xc7a12ticsg325-1L C:/Users/VICTUS/Desktop/FPGAthi/Câu2/bodem/bodem.xpr
INFO: [Project 1-313] Project file moved from 'D:/FPGA thi/Câu3/bodem' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-573] Overriding 'synth_1' run's part, 'xc7vx485tffg1157-1', with new part: 'xc7a12ticsg325-1L'.
INFO: [Project 1-573] Overriding 'impl_1' run's part, 'xc7vx485tffg1157-1', with new part: 'xc7a12ticsg325-1L'.
INFO: [Project 1-563] Overriding project part, 'xc7vx485tffg1157-1', with new part: 'xc7a12ticsg325-1L'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 30 08:21:45 2025...
