// Seed: 1845479390
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout logic [7:0] id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_10[1] = -1'd0;
endmodule
module module_1 #(
    parameter id_17 = 32'd60,
    parameter id_25 = 32'd26,
    parameter id_5  = 32'd14,
    parameter id_6  = 32'd73
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output tri1 id_24;
  input wire id_23;
  input wire id_22;
  output reg id_21;
  input wire id_20;
  input wire id_19;
  inout tri id_18;
  inout wire _id_17;
  input wire id_16;
  input wire id_15;
  module_0 modCall_1 (
      id_18,
      id_10,
      id_7,
      id_8,
      id_23,
      id_23,
      id_15,
      id_13,
      id_1,
      id_11,
      id_13,
      id_13,
      id_9,
      id_24,
      id_1,
      id_7,
      id_12,
      id_10,
      id_10,
      id_8,
      id_8,
      id_4,
      id_7,
      id_24,
      id_24
  );
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout logic [7:0] id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output uwire id_7;
  inout wire _id_6;
  input wire _id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  localparam id_25 = 1;
  reg id_26, id_27;
  supply1 [id_17 : 1] id_28;
  for (id_29 = {-1 == {id_11[id_6-:-1]{id_14}}, 1}; id_29; id_21 = 1) begin : LABEL_0
    for (id_30 = id_23; 1'b0; id_27 = id_8) begin : LABEL_1
      if (id_25) begin : LABEL_2
        logic id_31;
        defparam id_25.id_25 = 1;
        if (id_25) begin : LABEL_3
          supply0 id_32;
          ;
          assign #(-1'b0) id_28 = -1;
          assign id_32 = (-1);
          assign id_18 = (1 ==? -1'b0);
        end
        assign id_7  = -1'b0;
        assign id_24 = -1 - -1;
        assign id_28 = 1;
        defparam id_25.id_25 = 1 - 1;
      end
    end
  end
  wire id_33;
  assign id_17 = id_6;
  wire id_34;
  wire id_35;
  ;
  wire id_36;
  wire [id_5 : 1 'b0] id_37;
endmodule
