<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>nandpsu: xnandpsu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">nandpsu
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xnandpsu_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">xnandpsu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_nand_psu___config.html">XNandPsu_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_nand_psu___config.html" title="The XNandPsu_Config structure contains configuration information for NAND controller. ">XNandPsu_Config</a> structure contains configuration information for NAND controller.  <a href="struct_x_nand_psu___config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_nand_psu___bbt_desc.html">XNandPsu_BbtDesc</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bad block table descriptor.  <a href="struct_x_nand_psu___bbt_desc.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_nand_psu___bad_block_pattern.html">XNandPsu_BadBlockPattern</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bad block pattern.  <a href="struct_x_nand_psu___bad_block_pattern.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_nand_psu___geometry.html">XNandPsu_Geometry</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_nand_psu___geometry.html" title="The XNandPsu_Geometry structure contains the ONFI geometry information. ">XNandPsu_Geometry</a> structure contains the ONFI geometry information.  <a href="struct_x_nand_psu___geometry.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_nand_psu___features.html">XNandPsu_Features</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_nand_psu___features.html" title="The XNandPsu_Features structure contains the ONFI features information. ">XNandPsu_Features</a> structure contains the ONFI features information.  <a href="struct_x_nand_psu___features.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_nand_psu___ecc_matrix.html">XNandPsu_EccMatrix</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_nand_psu___ecc_matrix.html" title="The XNandPsu_EccMatrix structure contains ECC features information. ">XNandPsu_EccMatrix</a> structure contains ECC features information.  <a href="struct_x_nand_psu___ecc_matrix.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_nand_psu___ecc_cfg.html">XNandPsu_EccCfg</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_nand_psu___ecc_cfg.html" title="The XNandPsu_EccCfg structure contains ECC configuration. ">XNandPsu_EccCfg</a> structure contains ECC configuration.  <a href="struct_x_nand_psu___ecc_cfg.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_nand_psu.html">XNandPsu</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> structure contains the driver instance data.  <a href="struct_x_nand_psu.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1d00cce9eaed03608e36937d80b446ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga1d00cce9eaed03608e36937d80b446ab">XNANDPSU_MAX_TARGETS</a>&#160;&#160;&#160;1U</td></tr>
<tr class="memdesc:ga1d00cce9eaed03608e36937d80b446ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">ce_n0, ce_n1  <a href="group__nandpsu__v1__3.html#ga1d00cce9eaed03608e36937d80b446ab">More...</a><br /></td></tr>
<tr class="separator:ga1d00cce9eaed03608e36937d80b446ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga030f35fc80496f2361cccd92b4362fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga030f35fc80496f2361cccd92b4362fc0">XNANDPSU_MAX_PKT_SIZE</a>&#160;&#160;&#160;0x7FFU</td></tr>
<tr class="memdesc:ga030f35fc80496f2361cccd92b4362fc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max packet size.  <a href="group__nandpsu__v1__3.html#ga030f35fc80496f2361cccd92b4362fc0">More...</a><br /></td></tr>
<tr class="separator:ga030f35fc80496f2361cccd92b4362fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b07414cb64b71cc9d0b2aa22d8e550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gac0b07414cb64b71cc9d0b2aa22d8e550">XNANDPSU_MAX_PKT_COUNT</a>&#160;&#160;&#160;0xFFFU</td></tr>
<tr class="memdesc:gac0b07414cb64b71cc9d0b2aa22d8e550"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max packet count.  <a href="group__nandpsu__v1__3.html#gac0b07414cb64b71cc9d0b2aa22d8e550">More...</a><br /></td></tr>
<tr class="separator:gac0b07414cb64b71cc9d0b2aa22d8e550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abe1ddcbfeb68ca07f9a8e43a735146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga4abe1ddcbfeb68ca07f9a8e43a735146">XNANDPSU_PAGE_SIZE_512</a>&#160;&#160;&#160;512U</td></tr>
<tr class="memdesc:ga4abe1ddcbfeb68ca07f9a8e43a735146"><td class="mdescLeft">&#160;</td><td class="mdescRight">512 bytes page  <a href="group__nandpsu__v1__3.html#ga4abe1ddcbfeb68ca07f9a8e43a735146">More...</a><br /></td></tr>
<tr class="separator:ga4abe1ddcbfeb68ca07f9a8e43a735146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35000ed01e262b18a57410eeee1d7ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaf35000ed01e262b18a57410eeee1d7ad">XNANDPSU_PAGE_SIZE_2K</a>&#160;&#160;&#160;2048U</td></tr>
<tr class="memdesc:gaf35000ed01e262b18a57410eeee1d7ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">2K bytes page  <a href="group__nandpsu__v1__3.html#gaf35000ed01e262b18a57410eeee1d7ad">More...</a><br /></td></tr>
<tr class="separator:gaf35000ed01e262b18a57410eeee1d7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371967b2be339f919b6f41de5fe32560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga371967b2be339f919b6f41de5fe32560">XNANDPSU_PAGE_SIZE_4K</a>&#160;&#160;&#160;4096U</td></tr>
<tr class="memdesc:ga371967b2be339f919b6f41de5fe32560"><td class="mdescLeft">&#160;</td><td class="mdescRight">4K bytes page  <a href="group__nandpsu__v1__3.html#ga371967b2be339f919b6f41de5fe32560">More...</a><br /></td></tr>
<tr class="separator:ga371967b2be339f919b6f41de5fe32560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31915f9c8a6eebd7bf3c2a9f73ea0aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga31915f9c8a6eebd7bf3c2a9f73ea0aa8">XNANDPSU_PAGE_SIZE_8K</a>&#160;&#160;&#160;8192U</td></tr>
<tr class="memdesc:ga31915f9c8a6eebd7bf3c2a9f73ea0aa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">8K bytes page  <a href="group__nandpsu__v1__3.html#ga31915f9c8a6eebd7bf3c2a9f73ea0aa8">More...</a><br /></td></tr>
<tr class="separator:ga31915f9c8a6eebd7bf3c2a9f73ea0aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694bbcd77efd1f02f8c81892128b8326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga694bbcd77efd1f02f8c81892128b8326">XNANDPSU_PAGE_SIZE_16K</a>&#160;&#160;&#160;16384U</td></tr>
<tr class="memdesc:ga694bbcd77efd1f02f8c81892128b8326"><td class="mdescLeft">&#160;</td><td class="mdescRight">16K bytes page  <a href="group__nandpsu__v1__3.html#ga694bbcd77efd1f02f8c81892128b8326">More...</a><br /></td></tr>
<tr class="separator:ga694bbcd77efd1f02f8c81892128b8326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77f959e443ba8be91a9001d2c306d63b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga77f959e443ba8be91a9001d2c306d63b">XNANDPSU_PAGE_SIZE_1K_16BIT</a>&#160;&#160;&#160;1024U</td></tr>
<tr class="memdesc:ga77f959e443ba8be91a9001d2c306d63b"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit 2K bytes page  <a href="group__nandpsu__v1__3.html#ga77f959e443ba8be91a9001d2c306d63b">More...</a><br /></td></tr>
<tr class="separator:ga77f959e443ba8be91a9001d2c306d63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63813d961faa82776631b0c04e690a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga63813d961faa82776631b0c04e690a8a">XNANDPSU_MAX_PAGE_SIZE</a>&#160;&#160;&#160;16384U</td></tr>
<tr class="memdesc:ga63813d961faa82776631b0c04e690a8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max page size supported.  <a href="group__nandpsu__v1__3.html#ga63813d961faa82776631b0c04e690a8a">More...</a><br /></td></tr>
<tr class="separator:ga63813d961faa82776631b0c04e690a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga619f76f21351e27aa851479a26a6c489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga619f76f21351e27aa851479a26a6c489">XNANDPSU_HAMMING</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="memdesc:ga619f76f21351e27aa851479a26a6c489"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hamming Flash.  <a href="group__nandpsu__v1__3.html#ga619f76f21351e27aa851479a26a6c489">More...</a><br /></td></tr>
<tr class="separator:ga619f76f21351e27aa851479a26a6c489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab930920a8bf8a2366cf8e39778adf84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaab930920a8bf8a2366cf8e39778adf84">XNANDPSU_BCH</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="memdesc:gaab930920a8bf8a2366cf8e39778adf84"><td class="mdescLeft">&#160;</td><td class="mdescRight">BCH Flash.  <a href="group__nandpsu__v1__3.html#gaab930920a8bf8a2366cf8e39778adf84">More...</a><br /></td></tr>
<tr class="separator:gaab930920a8bf8a2366cf8e39778adf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc1e2efdc26ce51713091aae6c196cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga3cc1e2efdc26ce51713091aae6c196cb">XNANDPSU_MAX_BLOCKS</a>&#160;&#160;&#160;16384U</td></tr>
<tr class="memdesc:ga3cc1e2efdc26ce51713091aae6c196cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max number of Blocks.  <a href="group__nandpsu__v1__3.html#ga3cc1e2efdc26ce51713091aae6c196cb">More...</a><br /></td></tr>
<tr class="separator:ga3cc1e2efdc26ce51713091aae6c196cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a66b690b59fd716924d174074bb13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga59a66b690b59fd716924d174074bb13a">XNANDPSU_MAX_SPARE_SIZE</a>&#160;&#160;&#160;0x800U</td></tr>
<tr class="memdesc:ga59a66b690b59fd716924d174074bb13a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max spare bytes of a NAND flash page of 16K.  <a href="group__nandpsu__v1__3.html#ga59a66b690b59fd716924d174074bb13a">More...</a><br /></td></tr>
<tr class="separator:ga59a66b690b59fd716924d174074bb13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81badc5b18ca1a15e6842549eaeaaaec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga81badc5b18ca1a15e6842549eaeaaaec">XNandPsu_SetBits</a>(InstancePtr,  RegOffset,  BitMask)</td></tr>
<tr class="memdesc:ga81badc5b18ca1a15e6842549eaeaaaec"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro sets the bitmask in the register.  <a href="group__nandpsu__v1__3.html#ga81badc5b18ca1a15e6842549eaeaaaec">More...</a><br /></td></tr>
<tr class="separator:ga81badc5b18ca1a15e6842549eaeaaaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a7a1715cbf95a1f16b34e6d0041d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gac4a7a1715cbf95a1f16b34e6d0041d2d">XNandPsu_ClrBits</a>(InstancePtr,  RegOffset,  BitMask)</td></tr>
<tr class="memdesc:gac4a7a1715cbf95a1f16b34e6d0041d2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro clears the bitmask in the register.  <a href="group__nandpsu__v1__3.html#gac4a7a1715cbf95a1f16b34e6d0041d2d">More...</a><br /></td></tr>
<tr class="separator:gac4a7a1715cbf95a1f16b34e6d0041d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e32b273f1cd2144727aa99c22c29185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga5e32b273f1cd2144727aa99c22c29185">XNandPsu_ReadModifyWrite</a>(InstancePtr,  RegOffset,  Mask,  Value)</td></tr>
<tr class="memdesc:ga5e32b273f1cd2144727aa99c22c29185"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro clears and updates the bitmask in the register.  <a href="group__nandpsu__v1__3.html#ga5e32b273f1cd2144727aa99c22c29185">More...</a><br /></td></tr>
<tr class="separator:ga5e32b273f1cd2144727aa99c22c29185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e0d12404004b3c5191177cdb122b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa8e0d12404004b3c5191177cdb122b3f">XNandPsu_IntrSigEnable</a>(InstancePtr,  Mask)</td></tr>
<tr class="memdesc:gaa8e0d12404004b3c5191177cdb122b3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro enables bitmask in Interrupt Signal Enable register.  <a href="group__nandpsu__v1__3.html#gaa8e0d12404004b3c5191177cdb122b3f">More...</a><br /></td></tr>
<tr class="separator:gaa8e0d12404004b3c5191177cdb122b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f6ec689766f40ed35cee8b48880dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga27f6ec689766f40ed35cee8b48880dd8">XNandPsu_IntrSigClear</a>(InstancePtr,  Mask)</td></tr>
<tr class="memdesc:ga27f6ec689766f40ed35cee8b48880dd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro clears bitmask in Interrupt Signal Enable register.  <a href="group__nandpsu__v1__3.html#ga27f6ec689766f40ed35cee8b48880dd8">More...</a><br /></td></tr>
<tr class="separator:ga27f6ec689766f40ed35cee8b48880dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c46ed7cc6fd5fe94f1077d02138bd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga66c46ed7cc6fd5fe94f1077d02138bd7">XNandPsu_IntrStsEnable</a>(InstancePtr,  Mask)</td></tr>
<tr class="memdesc:ga66c46ed7cc6fd5fe94f1077d02138bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro enables bitmask in Interrupt Status Enable register.  <a href="group__nandpsu__v1__3.html#ga66c46ed7cc6fd5fe94f1077d02138bd7">More...</a><br /></td></tr>
<tr class="separator:ga66c46ed7cc6fd5fe94f1077d02138bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf541edc53a66ed48f638b75789dce6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaf541edc53a66ed48f638b75789dce6d7">IS_ONFI</a>(Buff)</td></tr>
<tr class="memdesc:gaf541edc53a66ed48f638b75789dce6d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro checks for the ONFI ID.  <a href="group__nandpsu__v1__3.html#gaf541edc53a66ed48f638b75789dce6d7">More...</a><br /></td></tr>
<tr class="separator:gaf541edc53a66ed48f638b75789dce6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gad3bf507eb42aeef24d208ad336af2354"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gad3bf507eb42aeef24d208ad336af2354">XNandPsu_DataInterface</a> { <a class="el" href="group__nandpsu__v1__3.html#ggad3bf507eb42aeef24d208ad336af2354a93958477d9cccb30ca163194cd149129">XNANDPSU_SDR</a> = 0U, 
<a class="el" href="group__nandpsu__v1__3.html#ggad3bf507eb42aeef24d208ad336af2354acc4e25c296abb500483efc1237b5a357">XNANDPSU_NVDDR</a>
 }<tr class="memdesc:gad3bf507eb42aeef24d208ad336af2354"><td class="mdescLeft">&#160;</td><td class="mdescRight">The XNandPsu_DataInterface enum contains flash operating mode.  <a href="group__nandpsu__v1__3.html#gad3bf507eb42aeef24d208ad336af2354">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gad3bf507eb42aeef24d208ad336af2354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9703b0526518be68242c0ed0d6752e57"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga9703b0526518be68242c0ed0d6752e57">XNandPsu_TimingMode</a> <tr class="memdesc:ga9703b0526518be68242c0ed0d6752e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">XNandPsu_TimingMode enum contains timing modes.  <a href="group__nandpsu__v1__3.html#ga9703b0526518be68242c0ed0d6752e57">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga9703b0526518be68242c0ed0d6752e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd5e9dd87632b8d7e505a3453e1b60d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga1cd5e9dd87632b8d7e505a3453e1b60d">XNandPsu_SWMode</a> { <a class="el" href="group__nandpsu__v1__3.html#gga1cd5e9dd87632b8d7e505a3453e1b60da5345cd378efad32554b36da87b3aba80">XNANDPSU_POLLING</a> = 0, 
<a class="el" href="group__nandpsu__v1__3.html#gga1cd5e9dd87632b8d7e505a3453e1b60da9343a1cc4c75a2c071588349d8f40f19">XNANDPSU_INTERRUPT</a>
 }<tr class="memdesc:ga1cd5e9dd87632b8d7e505a3453e1b60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The XNandPsu_SWMode enum contains the driver operating mode.  <a href="group__nandpsu__v1__3.html#ga1cd5e9dd87632b8d7e505a3453e1b60d">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga1cd5e9dd87632b8d7e505a3453e1b60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a6c72f07b7c94b4bc7efc53ac773b0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga39a6c72f07b7c94b4bc7efc53ac773b0">XNandPsu_DmaMode</a> { <a class="el" href="group__nandpsu__v1__3.html#gga39a6c72f07b7c94b4bc7efc53ac773b0a0946609c88db24ae434b1ca54b26104d">XNANDPSU_PIO</a> = 0, 
<a class="el" href="group__nandpsu__v1__3.html#gga39a6c72f07b7c94b4bc7efc53ac773b0a775bc8e520ecc947a1cb2ebd70d147e8">XNANDPSU_SDMA</a>, 
<a class="el" href="group__nandpsu__v1__3.html#gga39a6c72f07b7c94b4bc7efc53ac773b0a05d5497c8b2d7bb983128b08b637094c">XNANDPSU_MDMA</a>
 }<tr class="memdesc:ga39a6c72f07b7c94b4bc7efc53ac773b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The XNandPsu_DmaMode enum contains the controller MDMA mode.  <a href="group__nandpsu__v1__3.html#ga39a6c72f07b7c94b4bc7efc53ac773b0">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga39a6c72f07b7c94b4bc7efc53ac773b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9382565edcb944d473966aac464a58b9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga9382565edcb944d473966aac464a58b9">XNandPsu_EccMode</a> <tr class="memdesc:ga9382565edcb944d473966aac464a58b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The XNandPsu_EccMode enum contains ECC functionality.  <a href="group__nandpsu__v1__3.html#ga9382565edcb944d473966aac464a58b9">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga9382565edcb944d473966aac464a58b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga8268e05a9d1a0339dc2ec672d7dd8c79"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga8268e05a9d1a0339dc2ec672d7dd8c79">XNandPsu_CfgInitialize</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, <a class="el" href="struct_x_nand_psu___config.html">XNandPsu_Config</a> *ConfigPtr, u32 EffectiveAddr)</td></tr>
<tr class="memdesc:ga8268e05a9d1a0339dc2ec672d7dd8c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function initializes a specific <a class="el" href="struct_x_nand_psu.html" title="The XNandPsu structure contains the driver instance data. ">XNandPsu</a> instance.  <a href="group__nandpsu__v1__3.html#ga8268e05a9d1a0339dc2ec672d7dd8c79">More...</a><br /></td></tr>
<tr class="separator:ga8268e05a9d1a0339dc2ec672d7dd8c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb413a5f75317e698fe97ba12fc7d44"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga7fb413a5f75317e698fe97ba12fc7d44">XNandPsu_Erase</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u64 Offset, u64 Length)</td></tr>
<tr class="memdesc:ga7fb413a5f75317e698fe97ba12fc7d44"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function erases the flash.  <a href="group__nandpsu__v1__3.html#ga7fb413a5f75317e698fe97ba12fc7d44">More...</a><br /></td></tr>
<tr class="separator:ga7fb413a5f75317e698fe97ba12fc7d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf276d363e46822efd9ff8ee7b55b906c"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaf276d363e46822efd9ff8ee7b55b906c">XNandPsu_Write</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u64 Offset, u64 Length, u8 *SrcBuf)</td></tr>
<tr class="memdesc:gaf276d363e46822efd9ff8ee7b55b906c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function writes to the flash.  <a href="group__nandpsu__v1__3.html#gaf276d363e46822efd9ff8ee7b55b906c">More...</a><br /></td></tr>
<tr class="separator:gaf276d363e46822efd9ff8ee7b55b906c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e291db556ad9d33fbd06aa6ab79cb6"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gad7e291db556ad9d33fbd06aa6ab79cb6">XNandPsu_Read</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u64 Offset, u64 Length, u8 *DestBuf)</td></tr>
<tr class="memdesc:gad7e291db556ad9d33fbd06aa6ab79cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads from the flash.  <a href="group__nandpsu__v1__3.html#gad7e291db556ad9d33fbd06aa6ab79cb6">More...</a><br /></td></tr>
<tr class="separator:gad7e291db556ad9d33fbd06aa6ab79cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59942044a415eacf3399b77b70fe3a20"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga59942044a415eacf3399b77b70fe3a20">XNandPsu_EraseBlock</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u32 Target, u32 Block)</td></tr>
<tr class="memdesc:ga59942044a415eacf3399b77b70fe3a20"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sends ONFI block erase command to the flash.  <a href="group__nandpsu__v1__3.html#ga59942044a415eacf3399b77b70fe3a20">More...</a><br /></td></tr>
<tr class="separator:ga59942044a415eacf3399b77b70fe3a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4f4816209d1d66b9de152735046b0f"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga7c4f4816209d1d66b9de152735046b0f">XNandPsu_WriteSpareBytes</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u32 Page, u8 *Buf)</td></tr>
<tr class="memdesc:ga7c4f4816209d1d66b9de152735046b0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sends ONFI Program Page command to flash.  <a href="group__nandpsu__v1__3.html#ga7c4f4816209d1d66b9de152735046b0f">More...</a><br /></td></tr>
<tr class="separator:ga7c4f4816209d1d66b9de152735046b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3f550f53d5c1d7ffead626cf0dd7c3"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga1a3f550f53d5c1d7ffead626cf0dd7c3">XNandPsu_ReadSpareBytes</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u32 Page, u8 *Buf)</td></tr>
<tr class="memdesc:ga1a3f550f53d5c1d7ffead626cf0dd7c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads spare bytes from flash.  <a href="group__nandpsu__v1__3.html#ga1a3f550f53d5c1d7ffead626cf0dd7c3">More...</a><br /></td></tr>
<tr class="separator:ga1a3f550f53d5c1d7ffead626cf0dd7c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22080a2813ff692c0b64e0bbd9715f91"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga22080a2813ff692c0b64e0bbd9715f91">XNandPsu_ChangeTimingMode</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, <a class="el" href="group__nandpsu__v1__3.html#gad3bf507eb42aeef24d208ad336af2354">XNandPsu_DataInterface</a> NewIntf, <a class="el" href="group__nandpsu__v1__3.html#ga9703b0526518be68242c0ed0d6752e57">XNandPsu_TimingMode</a> NewMode)</td></tr>
<tr class="memdesc:ga22080a2813ff692c0b64e0bbd9715f91"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function changes the data interface and timing mode.  <a href="group__nandpsu__v1__3.html#ga22080a2813ff692c0b64e0bbd9715f91">More...</a><br /></td></tr>
<tr class="separator:ga22080a2813ff692c0b64e0bbd9715f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6725c5aa761078a438094bad802045e"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa6725c5aa761078a438094bad802045e">XNandPsu_GetFeature</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u32 Target, u8 Feature, u8 *Buf)</td></tr>
<tr class="memdesc:gaa6725c5aa761078a438094bad802045e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sends ONFI Get Feature command to flash.  <a href="group__nandpsu__v1__3.html#gaa6725c5aa761078a438094bad802045e">More...</a><br /></td></tr>
<tr class="separator:gaa6725c5aa761078a438094bad802045e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga785eaf418c8f7e7c3fb6098ba327b720"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga785eaf418c8f7e7c3fb6098ba327b720">XNandPsu_SetFeature</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u32 Target, u8 Feature, u8 *Buf)</td></tr>
<tr class="memdesc:ga785eaf418c8f7e7c3fb6098ba327b720"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sends ONFI Set Feature command to flash.  <a href="group__nandpsu__v1__3.html#ga785eaf418c8f7e7c3fb6098ba327b720">More...</a><br /></td></tr>
<tr class="separator:ga785eaf418c8f7e7c3fb6098ba327b720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834baaa423d26638d10ad7195ba097fa"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga834baaa423d26638d10ad7195ba097fa">XNandPsu_ScanBbt</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga834baaa423d26638d10ad7195ba097fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads the Bad Block Table(BBT) if present in flash.  <a href="group__nandpsu__v1__3.html#ga834baaa423d26638d10ad7195ba097fa">More...</a><br /></td></tr>
<tr class="separator:ga834baaa423d26638d10ad7195ba097fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d3500cacdc26941b76db6a74f8e2b0f"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga8d3500cacdc26941b76db6a74f8e2b0f">XNandPsu_MarkBlockBad</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u32 Block)</td></tr>
<tr class="memdesc:ga8d3500cacdc26941b76db6a74f8e2b0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function marks a block as bad in the RAM based Bad Block Table(BBT).  <a href="group__nandpsu__v1__3.html#ga8d3500cacdc26941b76db6a74f8e2b0f">More...</a><br /></td></tr>
<tr class="separator:ga8d3500cacdc26941b76db6a74f8e2b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37ffc74066c48716b787438f19b70684"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga37ffc74066c48716b787438f19b70684">XNandPsu_EnableDmaMode</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga37ffc74066c48716b787438f19b70684"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables DMA mode of controller operation.  <a href="group__nandpsu__v1__3.html#ga37ffc74066c48716b787438f19b70684">More...</a><br /></td></tr>
<tr class="separator:ga37ffc74066c48716b787438f19b70684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5768fde1d2659e318fc72562300253c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gaa5768fde1d2659e318fc72562300253c">XNandPsu_DisableDmaMode</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:gaa5768fde1d2659e318fc72562300253c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables DMA mode of driver/controller operation.  <a href="group__nandpsu__v1__3.html#gaa5768fde1d2659e318fc72562300253c">More...</a><br /></td></tr>
<tr class="separator:gaa5768fde1d2659e318fc72562300253c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f80ab5f2d18a988eb6f6672fdc99d7e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga0f80ab5f2d18a988eb6f6672fdc99d7e">XNandPsu_EnableEccMode</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga0f80ab5f2d18a988eb6f6672fdc99d7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables ECC mode of driver/controller operation.  <a href="group__nandpsu__v1__3.html#ga0f80ab5f2d18a988eb6f6672fdc99d7e">More...</a><br /></td></tr>
<tr class="separator:ga0f80ab5f2d18a988eb6f6672fdc99d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c8c1204e6c83f910cb4a2b1df423ed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga02c8c1204e6c83f910cb4a2b1df423ed">XNandPsu_DisableEccMode</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga02c8c1204e6c83f910cb4a2b1df423ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables ECC mode of driver/controller operation.  <a href="group__nandpsu__v1__3.html#ga02c8c1204e6c83f910cb4a2b1df423ed">More...</a><br /></td></tr>
<tr class="separator:ga02c8c1204e6c83f910cb4a2b1df423ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb036fc0238a5c54de831574c371450"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#gabfb036fc0238a5c54de831574c371450">XNandPsu_Prepare_Cmd</a> (<a class="el" href="struct_x_nand_psu.html">XNandPsu</a> *InstancePtr, u8 Cmd1, u8 Cmd2, u8 EccState, u8 DmaMode, u8 AddrCycles)</td></tr>
<tr class="memdesc:gabfb036fc0238a5c54de831574c371450"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function prepares command to be written into command register.  <a href="group__nandpsu__v1__3.html#gabfb036fc0238a5c54de831574c371450">More...</a><br /></td></tr>
<tr class="separator:gabfb036fc0238a5c54de831574c371450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6df6679bb2c84faa7bbec9f4e776ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_nand_psu___config.html">XNandPsu_Config</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nandpsu__v1__3.html#ga4d6df6679bb2c84faa7bbec9f4e776ee">XNandPsu_LookupConfig</a> (u16 DevID)</td></tr>
<tr class="memdesc:ga4d6df6679bb2c84faa7bbec9f4e776ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Looks up the controller configuration based on the unique controller ID.  <a href="group__nandpsu__v1__3.html#ga4d6df6679bb2c84faa7bbec9f4e776ee">More...</a><br /></td></tr>
<tr class="separator:ga4d6df6679bb2c84faa7bbec9f4e776ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
