{"email": ["Researchers@Brown", "Ruth_Bahar@brown.edu", "Researchers@Brown"], "image": ["https://vivo.brown.edu/profile-images/407/937/39/rbahar_photo_.jpg", "https://vivo.brown.edu/profile-images/339/9/WATSON^20CIT_3.jpg", "https://vivo.brown.edu/profile-images/317/4/BRU5710_west_overall_rev2.jpg"], "research_blurb": ["R. Iris Bahar received the B.S. and M.S. degrees in computer engineering from the University of Illinois, Urbana-Champaign, and the Ph.D. degree in electrical and computer engineering from the University of Colorado, Boulder. Before entering the Ph.D program at CU-Boulder, she was with Digital Equipment Corporation, responsible for the hardware implementation of their latest processor. In 1996 she joined the Division of Engineering, Brown University, as an Assistant Professor. In 2003 she was promoted to Associate Professor and in 2012 to Full Professor. She is a recipient of the National Science Foundation CAREER award. Her research interests include computer architecture; computer-aided design for synthesis, verification and low-power applications;\u00a0design, test, and reliability issues for nanoscale systems; and most recently, design of robotic systems.\nPublications can be found on ORCID:\u00a0\u00a0\n<a href=\"https://orcid.org/0000-0001-6927-8527\">https://orcid.org/0000-0001-6927-8527</a>\n<h4 class=\"brown-affiliations panel-heading\">Brown Affiliations</h4>\n<ul class=\"brown-affiliations-list\">\n\n<img alt=\"Computer Science logo\" src=\"https://vivo.brown.edu/profile-images/339/9/WATSON^20CIT_3.jpg\" width=\"36\"/>\n<a href=\"https://vivo.brown.edu/display/org-brown-univ-dept21\">Computer Science</a>\n\n<img alt=\"Engineering logo\" src=\"https://vivo.brown.edu/profile-images/317/4/BRU5710_west_overall_rev2.jpg\" width=\"36\"/>\n<a href=\"https://vivo.brown.edu/display/org-brown-univ-dept75\">Engineering</a>\n</ul>\n<h4 class=\"research-areas panel-heading\">Research Areas</h4>\n<div class=\"brown-research-areas-list\" id=\"research-areas-list\">\n<a href=\"https://vivo.brown.edu/search?fq=research_areas|computer+architecture\" id=\"\">\n              computer architecture\n            </a>\n              \u00a0|\u00a0\n            <a href=\"https://vivo.brown.edu/search?fq=research_areas|low+power+design\" id=\"\">\n              low power design\n            </a>\n              \u00a0|\u00a0\n            <a href=\"https://vivo.brown.edu/search?fq=research_areas|reliable+computing\" id=\"\">\n              reliable computing\n            </a>\n              \u00a0|\u00a0\n            <a href=\"https://vivo.brown.edu/search?fq=research_areas|robotics\" id=\"\">\n              robotics\n            </a>\n\n<!-- on the web -->\n<!-- on_the_web.count -->\n<br/><br/>\n <!-- panel -->\n<div class=\"panel panel-default hidden\" id=\"tabPublications\">\n<h3 style=\"padding-bottom: 21px;\">Publications\n      <a class=\"btn btn-default hidden\" href=\"/display/rbahar/viz/coauthor\" id=\"viz_coauthor\" style=\"float:right;\" target=\"_blank\" title=\"Visualize coauthors network\">Visualize it\u00a0\n        <i class=\"glyphicon glyphicon-signal\" style=\"color:rgb(232, 217, 139);\"></i>\n</a>\n</h3>\n<div class=\"panel-body\">\n<div aria-label=\"filter contributor to by\" class=\"btn-group\" role=\"group\">\n<button class=\"btn btn-default active btn-filter-pub\" id=\"btn-for_all\" onclick=\"javascript:publicationsShowAll()\" type=\"button\">View All (101)\n              </button>\n<button class=\"btn btn-default btn-filter-pub \" id=\"btn-for__other\" onclick=\"javascript:publicationsShowOnly('_other')\" type=\"button\"> Other (10)</button>\n<button class=\"btn btn-default btn-filter-pub \" id=\"btn-for__article\" onclick=\"javascript:publicationsShowOnly('_article')\" type=\"button\"> Article (31)</button>\n<button class=\"btn btn-default btn-filter-pub \" id=\"btn-for__conference_paper\" onclick=\"javascript:publicationsShowOnly('_conference_paper')\" type=\"button\"> Conference Paper (60)</button>\n\n<table class=\"table table-hover\">\n<tbody>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__other\">\n<span class=\"listDateTime\">Choe, Jiwon, Moreshet, Tali, Bahar, R. Iris, Herlihy, Maurice</span>\n<i>Attacking memory-hard scrypt with near-data-processing.</i>\n                Proceedings of the International Symposium on Memory Systems  - MEMSYS '19/Proceedings of the International Symposium on Memory Systems  - MEMSYS '19. 2019; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/3357526.3357570\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Nepal, Kumud, Hashemi, Soheil, Tann, Hokchhay, Bahar, R. Iris, Reda, Sherief</span>\n<i>Automated High-Level Generation of Low-Power Approximate Computing Circuits.</i>\n                IEEE Transactions on Emerging Topics in Computing. 2019; 7 (1) : 18-30. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/tetc.2016.2598283\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__other\">\n<span class=\"listDateTime\">Choe, Jiwon, Huang, Amy, Moreshet, Tali, Herlihy, Maurice, Bahar, R. Iris</span>\n<i>Concurrent Data Structures with Near-Data-Processing.</i>\n                The 31st ACM on Symposium on Parallelism in Algorithms and Architectures  - SPAA '19/The 31st ACM on Symposium on Parallelism in Algorithms and Architectures  - SPAA '19. 2019; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/3323165.3323191\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">X. Chen, R. Chen, Z. Sui, Z. Ye, Y. Liu, R. I. Bahar, O. C. Jenkins</span>\n<i>GRIP: Generative Robust Inference and Perception for Semantic Robot Manipulation in Adversarial Environments.</i>\n                2019; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"arXiv:1903.08352v1\" target=\"_blank\">More Info</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Dimitra Papagiannopoulou, Sungseob Whang, Tali Moreshet, R. Iris Bahar</span>\n<i>IgnoreTM: Opportunistically Ignoring Timing Violations for Energy Savings using HTM.</i>\n                2019; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.23919/DATE.2019.8715139\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__other\">\n<span class=\"listDateTime\">Bahar, R. Iris, Karpuzcu, Ulya, Misailovic, Sasa</span>\n<i>Special Session: Does Approximation Make Testing Harder (or Easier)?.</i>\n                2019 IEEE 37th VLSI Test Symposium (VTS)/2019 IEEE 37th VLSI Test Symposium (VTS). 2019; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/vts.2019.8758649\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__other\">\n<span class=\"listDateTime\">Donato, Marco, Bahar, R. Iris, Patterson, William R., Zaslavsky, Alexander</span>\n<i>A Sub-Threshold Noise Transient Simulator Based on Integrated Random Telegraph and Thermal Noise Modeling.</i>\n                IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems/IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2018; 37 (3) : 643-656. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/tcad.2017.2717705\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Dimitra Papagiannopoulou, Tali Moreshet, Andrea Marongiu, Luca Benini, Maurice Herlihy, R. Iris Bahar</span>\n<i>Hardware Transactional Memory Exploration in Coherence-free Many-core Architectures.</i>\n                International journal of parallel programming. 2018; 46 (6) : 1304\u20131328. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1007/s10766-018-0569-7\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Y. Liu, Z. Sui, A. Costantini, Z. Ye, S. Lu, O. C. Jenkins, R. I. Bahar</span>\n<i>Robust Object Estimation using Generative-Discriminative Inference for Secure Robotics Applications.</i>\n                Proceedings of. 2018; : 8 pages. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/https://doi.org/10.1145/3240765.3243493\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__other\">\n<span class=\"listDateTime\">Harris, Christopher B., Bahar, R. Iris</span>\n<i>Towards the Simulation Based Design and Validation of Mobile Robotic Cyber-Physical Systems.</i>\n                Journal of Low Power Electronics/Journal of Low Power Electronics. 2018; 14 (1) : 148-156. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1166/jolpe.2018.1540\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__other\">\n<span class=\"listDateTime\">Harris, Christopher B., Bahar, R. Iris</span>\n<i>A Research Tool for the Power and Performance Analysis of Sensor-Based Mobile Robots.</i>\n                2017 New Generation of CAS (NGCAS)/2017 New Generation of CAS (NGCAS). 2017; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/ngcas.2017.25\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Christopher Picardo, Justin Delva, R. Iris Bahar</span>\n<i>Comprehensive Comparison of Gradient-Based Cross-Spectral Stereo Matching Generated Disparity Maps.</i>\n                2017; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://ieeexplore.ieee.org/document/8052895\" target=\"_blank\">More Info</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__other\">\n<span class=\"listDateTime\">Papagiannopoulou, Dimitra, Marongiu, Andrea, Moreshet, Tali, Herlihy, Maurice, Bahar, R. Iris</span>\n<i>Edge-TM:  Exploiting Transactional Memory for Error Tolerance and Energy Efficiency.</i>\n                ACM Transactions on Embedded Computing Systems/ACM Transactions on Embedded Computing Systems. 2017; 16 (5s) : 1-18. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/3126556\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__other\">\n<span class=\"listDateTime\">Whang, Sungseob, Rachford, Tymani, Papagiannopoulou, Dimitra, Moreshet, Tali, Bahar, R. Iris</span>\n<i>Evaluating critical bits in arithmetic operations due to timing violations.</i>\n                2017 IEEE High Performance Extreme Computing Conference (HPEC)/2017 IEEE High Performance Extreme Computing Conference (HPEC). 2017; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/hpec.2017.8091090\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__other\">\n<span class=\"listDateTime\">Tann, Hokchhay, Hashemi, Soheil, Bahar, R. Iris, Reda, Sherief</span>\n<i>Hardware-Software Codesign of Accurate, Multiplier-free Deep Neural Networks.</i>\n                Proceedings of the 54th Annual Design Automation Conference 2017 on   - DAC '17/Proceedings of the 54th Annual Design Automation Conference 2017 on   - DAC '17. 2017; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/3061639.3062259\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__other\">\n<span class=\"listDateTime\">Hashemi, Soheil, Anthony, Nicholas, Tann, Hokchhay, Bahar, R. Iris, Reda, Sherief</span>\n<i>Understanding the impact of precision quantization on the accuracy and energy of neural networks.</i>\n                Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE), 2017/Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE), 2017. 2017; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.23919/date.2017.7927224\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Donato, Marco, Bahar, R. Iris, Patterson, William, Zaslavsky, Alexander</span>\n<i>A fast simulator for the analysis of sub-threshold thermal noise transients.</i>\n                Proceedings of the 53rd Annual Design Automation Conference on - DAC '16/Proceedings of the 53rd Annual Design Automation Conference on - DAC '16. 2016; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/2897937.2897960\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Hashemi, Soheil, Bahar, R. Iris, Reda, Sherief</span>\n<i>A low-power dynamic divider for approximate applications.</i>\n                Proceedings of the 53rd Annual Design Automation Conference on - DAC '16. 2016; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/2897937.2897965\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Han, Xijing, Donato, Marco, Bahar, R. Iris, Zaslavsky, Alexander, Patterson, William</span>\n<i>Design of Error-Resilient Logic Gates with Reinforcement Using Implications.</i>\n                Proceedings of the 26th edition on Great Lakes Symposium on VLSI - GLSVLSI '16/Proceedings of the 26th edition on Great Lakes Symposium on VLSI - GLSVLSI '16. 2016; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/2902961.2902983\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Ulusel, Onur, Picardo, Christopher, Harris, Christopher B., Reda, Sherief, Bahar, R. Iris</span>\n<i>Hardware acceleration of feature detection and description algorithms on low-power embedded platforms.</i>\n                2016 26th International Conference on Field Programmable Logic and Applications (FPL). 2016; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/fpl.2016.7577310\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Tann, Hokchhay, Hashemi, Soheil, Bahar, R. Iris, Reda, Sherief</span>\n<i>Runtime configurable deep neural networks for energy-accuracy trade-off.</i>\n                Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis - CODES '16. 2016; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/2968456.2968458\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Carle, Thomas, Papagiannopoulou, Dimitra, Moreshet, Tali, Marongiu, Andrea, Herlihy, Maurice, Bahar, R. Iris</span>\n<i>Thrifty-malloc:  A HW/SW Codesign for the Dynamic Management of Hardware Transactional Memory in Embedded Multicore Systems.</i>\n                Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems - CASES '16. 2016; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/2968455.2968513\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Donato, Marco, Bahar, R. Iris, Patterson, William, Zaslavsky, Alexander</span>\n<i>A Simulation Framework for Analyzing Transient Effects Due to Thermal Noise in Sub-Threshold Circuits.</i>\n                Proceedings of the 25th edition on Great Lakes Symposium on VLSI - GLSVLSI '15. 2015; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/2742060.2742066\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Hashemi, Soheil, Bahar, R. Iris, Reda, Sherief</span>\n<i>DRUM: A Dynamic Range Unbiased Multiplier for approximate applications.</i>\n                2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). 2015; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/iccad.2015.7372600\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Papagiannopoulou, Dimitra, Capodanno, Giuseppe, Moreshet, Tali, Herlihy, Maurice, Bahar, R. Iris</span>\n<i>Energy-Efficient and High-Performance Lock Speculation Hardware for Embedded Multicore Systems.</i>\n                ACM Transactions on Embedded Computing Systems. 2015; 14 (3) : 1-27. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/2700097\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Papagiannopoulou, Dimitra, Marongiu, Andrea, Moreshet, Tali, Benini, Luca, Herlihy, Maurice, Bahar, Iris</span>\n<i>Playing with Fire:  Transactional Memory Revisted for Error-Resilient and Energy-Efficient MPSoC Execution.</i>\n                Proceedings of the 25th edition on Great Lakes Symposium on VLSI - GLSVLSI '15. 2015; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/2742060.2742090\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Nepal, Kundan, Alhelaly, Soha, Dworak, Jennifer, Bahar, R. Iris, Manikas, Theodore, Gui, Ping</span>\n<i>Repairing a 3-D Die-Stack Using Available Programmable Logic.</i>\n                IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2015; 34 (5) : 849-861. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/tcad.2015.2399441\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Nepal, Kumud, Li, Yueting, Bahar, R. Iris, Reda, Sherief</span>\n<i>ABACUS: A technique for automated behavioral synthesis of approximate computing circuits.</i>\n                Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE), 2014. 2014; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.7873/date2014.374\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Ulusel, Onur, Nepal, Kumud, Bahar, R. Iris, Reda, Sherief</span>\n<i>Fast Design Exploration for Performance, Power and Accuracy Tradeoffs in FPGA-Based Accelerators.</i>\n                ACM Trans. Reconfigurable Technol. Syst./TRETS. 2014; 7 (1) : 1-22. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/2567661\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Papagiannopoulou, Dimitra, Moreshet, Tali, Marongiu, Andrea, Benini, Luca, Herlihy, Maurice, Iris Bahar, R.</span>\n<i>Speculative synchronization for coherence-free embedded NUMA architectures.</i>\n                2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV). 2014; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/samos.2014.6893200\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Nepal, Kundan, Shen, Xi, Dworak, Jennifer, Manikas, Theodore, Bahar, R. Iris</span>\n<i>Built-in Self-Repair in a 3D die stack using programmable logic.</i>\n                2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS). 2013; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/dft.2013.6653613\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Papagiannopoulou, D., Prasertsom, P., Bahar, I.</span>\n<i>Flexible data allocation for scratch-pad memories to reduce NBTI effects.</i>\n                International Symposium on Quality Electronic Design (ISQED). 2013; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/isqed.2013.6523591\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Papagiannopoulou, Dimitra, Bahar, R. Iris, Moreshet, Tali, Herlihy, Maurice, Marongiu, Andrea, Benini, Luca</span>\n<i>Transparent and energy-efficient speculation on NUMA architectures for embedded MPSoCs.</i>\n                Proceedings of the First International Workshop on Many-core Embedded Systems - MES '13. 2013; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/2489068.2489078\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Donato, Marco, Cremona, Fabio, Jin, Warren, Bahar, R. Iris, Patterson, William, Zaslavsky, Alexander, Mundy, Joseph</span>\n<i>A noise-immune sub-threshold circuit design based on selective use of Schmitt-trigger logic.</i>\n                Proceedings of the great lakes symposium on VLSI - GLSVLSI '12. 2012; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/2206781.2206792\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Nepal, Kumud, Ulusel, Onur, Bahar, R. Iris, Reda, Sherief</span>\n<i>Fast Multi-Objective Algorithmic Design Co-Exploration for FPGA-based Accelerators.</i>\n                2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines. 2012; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/fccm.2012.21\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Le, Roto, Mundy, Joseph L., Bahar, R. Iris</span>\n<i>High Performance Parallel JPEG2000 Streaming Decoder Using GPGPU-CPU Heterogeneous System.</i>\n                2012 IEEE 23rd International Conference on Application-Specific Systems, Architectures and Processors. 2012; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/asap.2012.34\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Ferri, Cesare, Papagiannopoulou, Dimitra, Bahar, R. Iris, Calimera, Andrea</span>\n<i>NBTI-Aware Data Allocation Strategies for Scratchpad Based Embedded Systems.</i>\n                Journal of Electronic Testing. 2012; 28 (3) : 349-363. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1007/s10836-012-5295-2\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Jannaty, Pooya, Sabou, Florian C., Le, Son T., Donato, Marco, Bahar, R. Iris, Patterson, William, Mundy, Joseph, Zaslavsky, Alexander</span>\n<i>Shot-Noise-Induced Failure in Nanoscale Flip-Flops Part II: Failure Rates in 10-nm Ultimate CMOS.</i>\n                IEEE Trans. Electron Devices. 2012; 59 (3) : 807-812. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/ted.2011.2180604\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Jannaty, Pooya, Sabou, Florian C., Le, Son T., Donato, Marco, Donato, R. Iris, Donato, William, Mundy, Joseph, Zaslavsky, Alexander</span>\n<i>Shot-Noise-Induced Failure in Nanoscale Flip-Flops\u2014Part I: Numerical Framework.</i>\n                IEEE Trans. Electron Devices. 2012; 59 (3) : 800-806. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/ted.2011.2177983\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Dworak, Jennifer, Nepal, Kundan, Alves, Nuno, Shi, Yiwen, Imbriglia, Nicholas, Iris Bahar, R.</span>\n<i>Using implications to choose tests through suspect fault identification.</i>\n                ACM Trans. Des. Autom. Electron. Syst.. 2012; 18 (1) : 1-19. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/2390191.2390205\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Le, Roto, Bahar, Iris R., Mundy, Joseph L.</span>\n<i>A novel parallel Tier-1 coder for JPEG2000 using GPUs.</i>\n                2011 IEEE 9th Symposium on Application Specific Processors (SASP). 2011; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/sasp.2011.5941091\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Alves, N., Shi, Y., Imbriglia, N., Dworak, J., Nepal, K., Bahar, R.I.</span>\n<i>Dynamic Test Set Selection Using Implication-Based On-Chip Diagnosis.</i>\n                2011 Sixteenth IEEE European Test Symposium. 2011; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/ets.2011.59\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Alves, N., Shi, Y., Dworak, J., Bahar, R. I., Nepal, K.</span>\n<i>Enhancing online error detection through area-efficient multi-site implications.</i>\n                29th VLSI Test Symposium. 2011; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/vts.2011.5783728\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Jannaty, Pooya, Sabou, Florian Cosmin, Bahar, R. Iris, Mundy, Joseph, Patterson, William R., Zaslavsky, Alexander</span>\n<i>Full Two-Dimensional Markov Chain Analysis of Thermal Soft Errors in Subthreshold Nanoscale CMOS Devices.</i>\n                IEEE Transactions on Device and Materials Reliability. 2011; 11 (1) : 50-59. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/tdmr.2010.2069100\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Ferri, Cesare, Papagiannopoulou, Dimitra, Bahar, R. Iris, Calimera, Andrea</span>\n<i>NBTI-aware data allocation strategies for scratchpad memory based embedded systems.</i>\n                2011 12th Latin American Test Workshop (LATW). 2011; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/latw.2011.5985932\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Ferri, Cesare, Marongiu, Andrea, Lipton, Benjamin, Bahar, R. Iris, Moreshet, Tali, Benini, Luca, Herlihy, Maurice</span>\n<i>SoC-TM.</i>\n                Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis - CODES+ISSS '11. 2011; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/2039370.2039380\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Tadesse, Desta, Bahar, R. Iris, Grodstein, Joel</span>\n<i>Test Vector Generation for Post-Silicon Delay Testing Using SAT-Based Decision Problems.</i>\n                Journal of Electronic Testing. 2011; 27 (2) : 123-136. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1007/s10836-011-5205-z\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Alves, Nuno, Buben, Alison, Nepal, Kundan, Dworak, Jennifer, Bahar, R. Iris</span>\n<i>A Cost Effective Approach for Online Error Detection Using Invariant Relationships.</i>\n                IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2010; 29 (5) : 788-801. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/tcad.2010.2043590\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Calimera, A., Bahar, R.I., Macii, E., Poncino, M.</span>\n<i>Dual- assignment policies in ITD-aware synthesis.</i>\n                Microelectronics Journal. 2010; 41 (9) : 547-553. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1016/j.mejo.2009.12.004\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Ferri, Cesare, Wood, Samantha, Moreshet, Tali, Iris Bahar, R., Herlihy, Maurice</span>\n<i>Embedded-TM: Energy and complexity-effective hardware transactional memory for embedded multicore systems.</i>\n                Journal of Parallel and Distributed Computing. 2010; 70 (10) : 1042-1052. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1016/j.jpdc.2010.02.003\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Ferri, Cesare, Wood, Samantha, Moreshet, Tali, Bahar, Iris, Herlihy, Maurice</span>\n<i>Energy and Throughput Efficient Transactional Memory for Embedded Multicore Systems.</i>\n                Automata, Languages and Programming. 2010; : 50-65. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1007/978-3-642-11515-8_6\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Alves, Nuno, Nepal, Kundan, Dworak, Jennifer, Bahar, R. Iris</span>\n<i>Improving the testability and reliability of sequential circuits with invariant logic.</i>\n                Proceedings of the 20th symposium on Great lakes symposium on VLSI - GLSVLSI '10. 2010; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/1785481.1785513\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Jannaty, Pooya, Sabou, Florian C., Bahar, R. Iris, Mundy, Joseph, Patterson, William R., Zaslavsky, Alexander</span>\n<i>Numerical queue solution of thermal noise-induced soft errors in subthreshold CMOS devices.</i>\n                Proceedings of the 20th symposium on Great lakes symposium on VLSI - GLSVLSI '10. 2010; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/1785481.1785547\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Calimera, Andrea, Bahar, R. Iris, Macii, Enrico, Poncino, Massimo</span>\n<i>Temperature-Insensitive Dual-Vth Synthesis for Nanometer CMOS Technologies Under Inverse Temperature Dependence.</i>\n                IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2010; 18 (11) : 1608-1620. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/tvlsi.2009.2025884\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Jannaty, Pooya, Sabou, Florian C., Gadlage, Matthew, Bahar, R. Iris, Mundy, Joseph, Patterson, William, Reed, Robert A., Weller, Robert A., Schrimpf, Ronald D., Zaslavsky, Alexander</span>\n<i>Two-Dimensional Markov Chain Analysis of Radiation-Induced Soft Errors in Subthreshold Nanoscale CMOS Devices.</i>\n                IEEE Trans. Nucl. Sci.. 2010; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/tns.2010.2068561\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Tadesse, D., Grodstein, J., Bahar, R. I.</span>\n<i>AutoRex: An automated post-silicon clock tuning tool.</i>\n                2009 International Test Conference. 2009; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/test.2009.5355650\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Alves, Nuno, Dworak, Jennifer, Bahar, Iris, Nepal, K.</span>\n<i>Compacting test vector sets via strategic use of implications.</i>\n                Proceedings of the 2009 International Conference on Computer-Aided Design - ICCAD '09. 2009; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/1687399.1687418\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Alves, N., Nepal, K., Dworak, J., Bahar, R.I.</span>\n<i>Detecting errors using multi-cycle invariance information.</i>\n                2009 Design, Automation &amp; Test in Europe Conference &amp; Exhibition. 2009; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/date.2009.5090771\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Ferri, Cesare, Bahar, Ruth Iris, Loghi, Mirko, Poncino, Massimo</span>\n<i>Energy-optimal synchronization primitives for single-chip multi-processors.</i>\n                Proceedings of the 19th ACM Great Lakes symposium on VLSI - GLSVLSI '09. 2009; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/1531542.1531578\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Le, Roto, Reda, Sherief, Bahar, R. Iris</span>\n<i>High-performance, cost-effective heterogeneous 3D FPGA architectures.</i>\n                Proceedings of the 19th ACM Great Lakes symposium on VLSI - GLSVLSI '09. 2009; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/1531542.1531603\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Bahar, R. Iris</span>\n<i>Introduction to special section.</i>\n                JETC. 2009; 5 (2) : 1-1. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/1543438.1543439\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Sabou, F.C., Kazazis, D., Bahar, R.I., Mundy, J., Patterson, W.R., Zaslavsky, A.</span>\n<i>Markov Chain Analysis of Thermally Induced Soft Errors in Subthreshold Nanoscale CMOS Circuits.</i>\n                IEEE Transactions on Device and Materials Reliability. 2009; 9 (3) : 494-504. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/tdmr.2009.2026571\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Reda, Sherief, Si, Aung, Bahar, R. Iris</span>\n<i>Reducing the leakage and timing variability of 2D ICcs using 3D ICs.</i>\n                Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design - ISLPED '09. 2009; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/1594233.1594303\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Ferri, Cesare, Viescas, Amber, Moreshet, Tali, Bahar, R. Iris, Herlihy, Maurice</span>\n<i>Energy efficient synchronization techniques for embedded architectures.</i>\n                Proceedings of the 18th ACM Great Lakes symposium on VLSI - GLSVLSI '08. 2008; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/1366110.1366213\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Calimera, A., Bahar, R. I., Macii, E., Poncino, M.</span>\n<i>Ensuring temperature-insensitivity of dual-Vt designs through ITD-aware synthesis.</i>\n                2008 14th International Workshop on Thermal Inveatigation of ICs and Systems. 2008; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/therminic.2008.4669874\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Tadesse, Desta, Bahar, Iris, Grodstein, Joel</span>\n<i>Fast Measurement of the \"Non-Deterministic Zone\" in Microprocessor Debug Using Maximum Likelihood Estimation.</i>\n                26th IEEE VLSI Test Symposium (vts 2008). 2008; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/vts.2008.18\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Ferri, Cesare, Reda, Sherief, Bahar, R. Iris</span>\n<i>Parametric yield management for 3D ICs.</i>\n                JETC. 2008; 4 (4) : 1-22. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/1412587.1412592\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Calimera, Andrea, Bahar, R. Iris, Macii, Enrico, Poncino, Massimo</span>\n<i>Reducing leakage power by accounting for temperature inversion dependence in dual-Vt synthesized circuits.</i>\n                Proceeding of the thirteenth international symposium on Low power electronics and design - ISLPED '08. 2008; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/1393921.1393978\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Calimera, Andrea, Macii, Enrico, Poncino, Massimo, Bahar, R. Iris</span>\n<i>Temperature-insensitive synthesis using multi-vt libraries.</i>\n                Proceedings of the 18th ACM Great Lakes symposium on VLSI - GLSVLSI '08. 2008; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/1366110.1366116\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Calimera, A., Duraisami, K., Sathanur, A., Sithambaram, P., Bahar, R. I., Macii, A., Macii, E., Poncino, M.</span>\n<i>Thermal-Aware Design Techniques for Nanometer CMOS Circuits.</i>\n                Journal of Low Power Electronics. 2008; 4 (3) : 374-384. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1166/jolpe.2008.190\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Nepal, K., Alves, N., Dworak, J., Bahar, R.I.</span>\n<i>Using Implications for Online Error Detection.</i>\n                2008 IEEE International Test Conference. 2008; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/test.2008.4700614\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Ferri, Cesare, Moreshet, Tali, Bahar, R. Iris, Benini, Luca, Herlihy, Maurice</span>\n<i>A hardware/software framework for supporting transactional memory in a MPSoC environment.</i>\n                ACM SIGARCH Computer Architecture News. 2007; 35 (1) : 47. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/1241601.1241611\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Tadesse, D., Sheffield, D., Lenge, E., Bahar, R.I., Grodstein, J.</span>\n<i>Accurate Timing Analysis using SAT and Pattern-Dependent Delay Models.</i>\n                2007 Design, Automation &amp; Test in Europe Conference &amp; Exhibition. 2007; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/date.2007.364427\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Bahar, R.I., Lau, C., Hammerstrom, D., Marculescu, D., Harlow, J., Orailoglu, A., Joyner, W.H., Pedram, M.</span>\n<i>Architectures for silicon nanoelectronics and beyond.</i>\n                Computer. 2007; 40 (1) : 25-33. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/mc.2007.7\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Nepal, K., Bahar, R. I., Mundy, J., Patterson, W. R., Zaslavsky, A.</span>\n<i>Designing Nanoscale Logic Circuits Based on Markov Random Fields.</i>\n                Journal of Electronic Testing. 2007; 23 (2-3) : 255-266. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1007/s10836-006-0553-9\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Ferri, Cesare, Sherief Reda, None, R. Iris Bahar, None</span>\n<i>Strategies for improving the parametric yield and profits of 3D ICs.</i>\n                2007 IEEE/ACM International Conference on Computer-Aided Design. 2007; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/iccad.2007.4397269\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Nepal, K., Bahar, R. I., Mundy, J., Patterson, W. R., Zaslavsky, A.</span>\n<i>Techniques for Designing Noise-Tolerant Multi-Level Combinational Circuits.</i>\n                2007 Design, Automation &amp; Test in Europe Conference &amp; Exhibition. 2007; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/date.2007.364655\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Li, H., Mundy, J., Patterson, W., Kazazis, D., Zaslavsky, A., Bahar, R. I.</span>\n<i>Thermally-induced soft errors in nanoscale CMOS circuits.</i>\n                2007 IEEE International Symposium on Nanoscale Architectures. 2007; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/nanoarch.2007.4400859\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Stojanovic, V., Iris Bahar, R., Dworak, J., Weiss, R.</span>\n<i>A cost-effective implementation of an ECC-protected instruction queue for out-of-order microprocessors.</i>\n                2006 43rd ACM/IEEE Design Automation Conference. 2006; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/dac.2006.229312\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Nepal, K., Bahar, R.I., Mundy, J., Patterson, W.R., Zaslavsky, A.</span>\n<i>Designing MRF based Error Correcting Circuits for Memory Elements.</i>\n                Proceedings of the Design Automation &amp; Test in Europe Conference. 2006; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/date.2006.244144\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Moreshet, Tali, Bahar, R. Iris, Herlihy, Maurice</span>\n<i>Energy implications of multiprocessor synchronization.</i>\n                Proceedings of the eighteenth annual ACM symposium on Parallelism in algorithms and architectures - SPAA '06. 2006; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/1148109.1148166\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Nepal, K., Bahar, R.I., Mundy, J., Patterson, W.R., Zaslavsky, A.</span>\n<i>MRF Reinforcer: A Probabilistic Element for Space Redundancy in Nanoscale Circuits.</i>\n                IEEE Micro. 2006; 26 (5) : 19-27. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/mm.2006.96\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Nepal, K., Bahar, R. I., Mundy, J., Patterson, W. R., Zaslavsky, A.</span>\n<i>Optimizing noise-immune nanoscale circuits using principles of Markov random fields.</i>\n                Proceedings of the 16th ACM Great Lakes symposium on VLSI - GLSVLSI '06. 2006; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/1127908.1127945\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Hui-Yuan Song, None, Nepal, K., Bahar, R.I., Grodstein, J.</span>\n<i>Timing analysis for full-custom circuits using symbolic DC formulations.</i>\n                IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2006; 25 (9) : 1815-1830. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/tcad.2005.859510\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Bahar, R. Iris</span>\n<i>Trends and Future Directions in Nano Structure Based Computing and Fabrication.</i>\n                2006 International Conference on Computer Design. 2006; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/iccd.2006.4380865\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Nepal, K., Bahar, R.I., Mundy, J., Patterson, W.R., Zaslavsky, A.</span>\n<i>Designing logic circuits for probabilistic computation in the presence of noise.</i>\n                Proceedings. 42nd Design Automation Conference, 2005.. 2005; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/dac.2005.193858\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Moreshet, Tali, Bahar, R. Iris, Herlihy, Maurice</span>\n<i>Energy reduction in multiprocessor systems using transactional memory.</i>\n                Proceedings of the 2005 international symposium on Low power electronics and design - ISLPED '05. 2005; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/1077603.1077683\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Bahar, R.I., Hui-Yuan Song, None, Nepal, K., Grodstein, J.</span>\n<i>Symbolic failure analysis of complex CMOS circuits due to excessive leakage current and charge sharing.</i>\n                IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2005; 24 (4) : 502-515. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/tcad.2005.844105\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Bai, Yu, Bahar, R. Iris</span>\n<i>A low-power in-order/out-of-order issue queue.</i>\n                ACM Trans. Archit. Code Optim.. 2004; 1 (2) : 152-179. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/1011528.1011530\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Moreshet, T., Bahar, R.I.</span>\n<i>Effects of speculation on performance and issue queue design.</i>\n                IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2004; 12 (10) : 1123-1126. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/tvlsi.2004.834226\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Mehta, N., Singer, B., Bahar, R.I., Leuchtenburg, M., Weiss, R.</span>\n<i>Fetch halting on critical load misses.</i>\n                IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.. 2004; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/iccd.2004.1347929\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Yu Bai, None, Bahar, R.I.</span>\n<i>Reducing issue queue power for multimedia applications using a feedback control algorithm.</i>\n                IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.. 2004; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/iccd.2004.1347898\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Nepal, Kundan, Song, Hui-Yuan, Bahar, R. Iris, Grodstein, Joel</span>\n<i>RESTA.</i>\n                Proceedins of the 14th ACM Great Lakes symposium on VLSI - GLSVLSI '04. 2004; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/988952.989050\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Yu Bai, None, Bahar, R.I.</span>\n<i>A dynamically reconfigurable mixed in-order/out-of-order issue queue for power-aware microprocessors.</i>\n                IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings.. 2003; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/isvlsi.2003.1183365\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Moreshet, Tali, Bahar, R. Iris</span>\n<i>Power-aware issue queue design for speculative instructions.</i>\n                Proceedings of the 40th conference on Design automation - DAC '03. 2003; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/775832.775991\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Song, H.-Y., Bohidar, S., Bahar, R.I., Grodstein, J.</span>\n<i>Symbolic failure analysis of custom circuits due to excessive leakage current.</i>\n                Proceedings 21st International Conference on Computer Design. 2003; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/iccd.2003.1240875\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Bahar, R. Iris, Manne, Srilatha</span>\n<i>Power and energy reduction via pipeline balancing.</i>\n                Proceedings of the 28th annual international symposium on Computer architecture - ISCA '01. 2001; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/379240.379265\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Bahar, R. Iris, Lampe, Ernest T., Macii, Enrico</span>\n<i>Power optimization of technology-dependent circuits based on symbolic computation of logic implications.</i>\n                ACM Trans. Des. Autom. Electron. Syst.. 2000; 5 (3) : 267-293. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1145/348019.348028\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Bahar, R.I., Hyunwoo Cho, None, Hachtel, G.D., Macii, E., Somenzi, F.</span>\n<i>Symbolic timing analysis and resynthesis for low power of combinational circuits containing false paths.</i>\n                IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 1997; 16 (10) : 1101-1115. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/43.662674\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__conference_paper\">\n<span class=\"listDateTime\">Bahar, R.I., Frohm, E.A., Gaona, C.M., Hachtel, G.D., Macii, E., Pardo, A., Somenzi, F.</span>\n<i>Algebraic decision diagrams and their applications.</i>\n                Proceedings of 1993 International Conference on Computer Aided Design (ICCAD). 1993; \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/iccad.1993.580054\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n<tr class=\"publicationTableRow\" role=\"listitem\">\n<td class=\"citation-data pub-item pub-type__article\">\n<span class=\"listDateTime\">Badeau, R.W., Bahar, R.I., Bernstein, D., Biro, L.L., Bowhill, W.J., Brown, J.F., Case, M.A., Castelino, R.W., Cooper, E.M., Delaney, M.A., Deverell, D.R., Edmonson, J.H., Ellis, J.J., Fischer, T.C., Fox, T.F., Gowan, M.K., Gronowski, P.E., Herrick, W.V., Jain, A.K., Meyer, J.E., Miner, D.G., Partovi, H., Peng, V., Preston, R.P., Somanathan, C., Stamm, R.L., Thierauf, S.C., Uhler, G.M., Wade, N.D., Wheeler, W.R.</span>\n<i>A 100-MHz macropipelined VAX microprocessor.</i>\n                IEEE J. Solid-State Circuits. 1992; 27 (11) : 1585-1598. \n                <div class=\"no-orphans\">\n<a class=\"pub-item-tag full-text-link\" href=\"https://doi.org/10.1109/4.165340\" target=\"_blank\">Full Text</a>\n\n</td>\n</tr>\n</tbody>\n</table>\n <!-- panel-body -->\n <!-- panel -->\n<!-- on view mode only display the sections if there is data to display -->\n<div class=\"panel panel-default hidden\" id=\"tabResearch\">\n<h3>Research</h3>\n<div class=\"panel-heading\">\n<h4 class=\"panel-title\">Research Overview</h4>\n\n<div class=\"panel-body\">\n<div class=\"property-list\" displaylimit=\"5\" role=\"list\">\n        Iris Bahar's research interests lie broadly in the areas of computer architecture, electronic design automation, and digital circuit design. In particular, she is working on developing new approaches to reduce power dissipation and improve reliability in high-performance processors, including embedded multiprocessors and nanocomputing systems. In addition, she is working on methods to improve the accuracy of timing analyzers used for verifying circuits designs.\u00a0\u00a0Her recent interests have led her to consider robotic system design, and how these systems can benefit from energy-efficient design techniques. \u00a0\n      \n\n<div class=\"panel-heading\">\n<h4 class=\"panel-title\">Research Statement</h4>\n\n<div class=\"panel-body\">\n<div class=\"property-list\" displaylimit=\"5\" role=\"list\">\nThe following is a summary of some of Dr. Bahar's reserch projects:\n<ul>\n<strong><em>Energy Efficient Transactional Memory Techniques for Embedded Architectures</em></strong>\n</ul>\nBecause many embedded devices run on batteries, <em>energy efficiency </em>is perhaps the single most important criterion for evaluating hardware and software effectiveness in embedded devices. In this project, we are developing energy-efficient implementations using transactional memory on an embedded platform.\u00a0 Most recently, we have explored how the transactional memory framework can be used to support error recovery caused by aggressive use of voltage over-scaling.\u00a0 We also explored implementing more effect memory allocation methods that may be used on top of transactional memory.\u00a0This work is being supported by NSF.\u00a0\n\u00a0\n<ul>\n<strong><em>Concurrent Processing-in-Memory Architectures</em></strong>\n</ul>\nA <em>Processing-In-Memory </em>(PIM) architecture consists of one or more simple processors each with its own memory.\u00a0 PIM modules are best viewed as <em>accelerators</em>, providing powerful yet specialized enhancements to existing systems running existing software.\u00a0 This project has the dual aim of adapting highly-concurrent data structures to PIM architectures, and of adapting PIM architectures to the needs of today\u2019s concurrent software.\u00a0\u00a0\n\u00a0\n<ul>\n<strong><em>Modeling Thermal Noise Effects in Nanoscale Circuits and Designing Noise Tolerant Circuits</em></strong>\n</ul>\nElectrical noise will play an increasingly critical role in future nanoscale CMOS circuit operation characterized by lower supply voltages and smaller device sizes. Both of these downscaling approaches reduce the margin of immunity to thermal noise, alpha particle strikes, and threshold voltage variations. This project investigates noise effects in electronic circuits. \u00a0Recently, we have been\u00a0developing new modeling techniques to capture transient noise effects due to thermal and RTS noise.\u00a0\u00a0The project also explores new approaches for noise-immune circuit design. \u00a0\u00a0This work is being supported by NSF.\u00a0\n\u00a0\n<ul>\n<strong><em>Robust Robot Perception</em>\u00a0</strong>\n</ul>\nThe goal of this project is to implement new algorithms in hardware and software to support accurate and energy-efficient robot perception.\u00a0 In particular, perception is a critical capability to enable purposeful goal-directed manipulation for autonomous robots.\u00a0 Object detection and recognition techniques used for robot perception have greatly improved over the past few years.\u00a0 However, these improvements have often come at the expense of significant energy consumption and computational inefficiency.\u00a0 In order to achieve real-time energy-efficient computing for these autonomous robots, we need to rethink not just the perception algorithms themselves, but also how they are implemented in hardware and the computational resources allocated to their execution.\n\u00a0\n<ul>\n<em><strong>Building Design Exploration and Analysis Tool for Vision-based Robotic Systems</strong></em>\n</ul>\nThe goal of this project is to implement a modeling framework for the development of specialized system-on-chip (SoC) modules for lightweight autonomous senor-based robotic systems. Such a tool will be able to guide in the design of architectures for general purpose processors and graphics processors as well as dedicated or reconfigurable hardware modules optimized to meet the specific performance and system requirements of the robotic system. \u00a0 Initial funding for this\u00a0work was provided through a Brown SEED grant.\u00a0\u00a0\n\u00a0\n<ul>\n<strong><em>Techniques for Built-in Self-Repair in 3D Die Stacks Using Programmable Logic</em></strong>\n</ul>\nThree-dimensional stacked integrated circuits (ICs) hold much promise for increasing system performance.\u00a0 However, they are also difficult to test and assemble, leading to yield issues.\u00a0 This project investigates the use of unused resources within the 3D stack to replace defective portions of a die.\u00a0 In particular, we are exploring techniques for error detection, different levels of granularity for replacement, and optimal use of reconfigurable logic to repair the errors.\u00a0 This work has received support from NSF.\n<ul>\n</ul>\n\n\n<div class=\"panel-heading\">\n<h4 class=\"panel-title\">Funded Research</h4>\n\n<div class=\"panel-body\">\n<div class=\"property-list\" displaylimit=\"5\" role=\"list\">\n<strong>Current Grants:</strong>\n<ul>\nNSF grant: \u201cEffects of Small-scale Noise in Ultimate CMOS:\u00a0 Simulation Frameworks, Noise-Immune Circuit Designs, and Experimental Validation,\u201d Principal investigators:\u00a0 R. I. Bahar (PI), A. Zaslavsky, and W. R. Patterson.\u00a0 Amount:\u00a0 $360,000, over 3 years.\n</ul>\n\u00a0\n<strong>Selected Completed Grants:</strong>\n<ul>\nBrown Seed grant \u201cEnabling Autonomous Flight of Drones in Complex, Unpredictable Environments,\u201d Principal investigators: R. I. Bahar (PI), S. Reda, J. Kellner, O. C. Jenkins.\u00a0 Total amount:\u00a0 $80,000 over 12 months.\u00a0\nNSF grant entitled \u201cCollaborative Research:\u00a0 Transparent and Energy-Efficient Speculation on NUMA Architectures for Embedded Multiprocessor Systems,\u201d Principal investigators:\u00a0 R. I. Bahar (PI) and T. Moreshet (Swarthmore).\u00a0 Award amount:\u00a0 $500,000, over 3 years.\u00a0\nNSF grant entitled \u201cAutomatic High-Level Synthesis of Approximate Computing Circuits,\u201d Principal investigators:\u00a0 S. Reda (PI) and R. I. Bahar. Total amount:\u00a0 $449,998 over 3 years.\u00a0\nDTRA/ONR grant entitled \"Design Science for Radiation-Effects Rate Prediction and Development of Error-Immune Circuitry,\" Principal investigators: R. I. Bahar (PI), A. Zaslavsky, J. Mundy, and W. Patterson, R. Schrimpf, R. Weller, R. Reed, M. Alles, B. Bhuva. Award date: March 2010. Award amount: $1,400,000\nARO/ONR/AFOSR equipment grant entitled \"DURIP: An Infrared System for Thermal-Driven Research in Computer Vision\" Principal investigators: S. Reda, R. I. Bahar, and J. Mundy. Award date: March 2009. Award amount: $126,590.\nNSF/SRC grant entitled \"Collaborative Research: Energy-Aware Memory Synchronization for Embedded Mulicore Systems\", Principal investigators: R. I. Bahar (PI), M. Herlihy (co-PI), and T. Moreshet (co-PI, Swarthmore College). Award date: August 2009. Award amount: $376,643.\nNSF grant entitled \"SHF: Small: Collaborative Research: Using Identified Circuit Invariance for Online Error Detection\", Principal investigators: J. Dworak (PI), R. I. Bahar (co-PI), and K. Nepal (co-PI, Bucknell University). Award date: August 2009. Award amount: $476,813.\nDARPA subcontract grant entitled \"Wide Area Video Motion Blur Elimination\" Principal investigators: R. I. Bahar (PI), J. Mundy and S. Reda. Award date: March 2010. Award amount: $180,000\nNational Science Foundation Grant under Nanotechnology Interdisciplinary Research Teams (NIRT) entitled \"NIRT: Fault-tolerant, Probabilistic Computing with Markov Random Field Architectures and CMOS Nanodevices\" Principal investigators: R. I. Bahar, J. Mundy, W. Patterson, and A. Zaslavsky. Award date: September 2005. Award amount: $317,000.\nIntel Corporation grant entitled \"Fast, Accurate Symbolic Timing Analysis for Custom Circuits.\" Principal investigator, R. Iris Bahar. Award date: October 2005. Award amount: $75,000.\nNSF Grant in the area of Nanotechnology Exploratory Research entitled \"NER: Y-Junction Nanotube-based Computer Devices and Architectures\" Principal investigators, R. Iris Bahar, Jie Chen and Joseph Mundy. Award date: July 2003. Award amount: $100,000.\nNSF Grant in the area of Design Automation entitled \"Using Symbolic DC Analysis to Evaluate Complex Custom Circuit Designs.\" Principal investigator, R. I. Bahar. Award date: July 2002. Award amount: $160,000.\nNSF Grant in the area of Computer Systems Architecture entitled \"Combining Hardware and Software Monitoring for Improved Power and Performance Tuning\" Principal investigators, R. I. Bahar and R. Weiss. Award date: August 2003. Award amount: $160,000.\nNSF Grant under Nanotechnology Exploratory Research entitled \"NER: Exploring Nanodevices for Probabilistic Computing Architectures.\" Principal investigators: Alexander Zaslavsky, R. Iris Bahar, Jie Chen and Joseph Mundy. Award date: August 2004. Award amount: $100,000.\nNSF Early Career Development Grant (CAREER) proposal entitled \"(Re)Configurable Architectures for High Performance and Low Power.\" Principal investigator, R. I. Bahar. 6/98\u20135/03. Award amount: $214,000.\nNSF Professional Opportunities for Women in Research and Education (POWRE) award entitled \"Integration of Non-Conventional CMOS Structures into Fully-Automated Synthesis Tools.\" Principal investigator, R. I. Bahar. 9/98\u20135/00. Award amount: $75,000.\nDesign Automation Graduate Scholarship entitled \"Using Implications to Drive Low-Power Optimization of Technology-Dependent Circuits,\" sponsored by the Design Automation Conference. 9/97\u20135/98. Award amount: $12,000.\nRichard B. Salomon Faculty Research Award for project entitled \"Low-Power VLSI: Designs for the Future.\" 9/97\u20135/98. Award amount: $14,500.\nMicrosoft Grant for Teaching and Research. The goal of this grant was to become familiar with Windows-based real-time operating systems by using it for operating a life-like robotic head for speech recognition experiments. Principal investigators, R. I. Bahar and H.\u00a0Silverman. Award date: June 2003. Award amount: $25,000\n</ul>\n\n\n<div class=\"panel-heading\">\n<h4 class=\"panel-title\">Scholarly Work</h4>\n\n<div class=\"panel-body\">\n<div class=\"property-list\" displaylimit=\"5\" role=\"list\">\nSee list of selected publications.\n\n\n\n<div class=\"panel panel-default hidden\" id=\"tabBackground\">", "\n\t\t\t\t\t\u00a9 2017 Brown University |\n\t\t\t\t\tTerms of Use |\n\t\t\t\t\tPowered by VIVO\n"]}