C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/tb_instructions.sv {1 {vlog -work work -sv -stats=none C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/tb_instructions.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_instructions

Top level modules:
	tb_instructions

} {} {}} C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/tb_ALU.sv {1 {vlog -work work -sv -stats=none C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/tb_ALU.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_MIPSALU

Top level modules:
	tb_MIPSALU

} {} {}} C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/ALU.sv {1 {vlog -work work -sv -stats=none C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/ALU.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/ALUControl.sv {1 {vlog -work work -sv -stats=none C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/ALUControl.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALUControl

Top level modules:
	ALUControl

} {} {}} C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/tb_registers.sv {1 {vlog -work work -sv -stats=none C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/tb_registers.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_registers

Top level modules:
	tb_registers

} {} {}} C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/instructions.sv {1 {vlog -work work -sv -stats=none C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/instructions.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module instruction_mem

Top level modules:
	instruction_mem

} {} {}} C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/tb_MIPS.sv {1 {vlog -work work -sv -stats=none C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/tb_MIPS.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_MIPS

Top level modules:
	tb_MIPS

} {} {}} C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/tb_control.sv {1 {vlog -work work -sv -stats=none C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/tb_control.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_control

Top level modules:
	tb_control

} {} {}} C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/tb_ALUControl.sv {1 {vlog -work work -sv -stats=none C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/tb_ALUControl.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_ALUControl

Top level modules:
	tb_ALUControl

} {} {}} C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/registers.sv {1 {vlog -work work -sv -stats=none C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/registers.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register_mem

Top level modules:
	register_mem

} {} {}} C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/control.sv {1 {vlog -work work -sv -stats=none C:/Users/danwo/Documents/School/Senior_Project/repo/MIPS/control.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module control

Top level modules:
	control

} {} {}}
