<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW2A-18" package="PBGA484" speed="8" partNumber="GW2A-LV18PG484C8/I7"/>
    <FileList>
        <File path="D:\gaoyun\ov18k1\ov18k\src\cmos_add.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\cmos_rpll\cmos_rpll.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\ddr3_memory_interface\ddr3_memory_interface.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\ddr_rpll\ddr_rpll.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\dual_ov5640_lcd.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\dvi_tx\dvi_tx.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\fifo_pong\fifo_pong.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\gowin_clkdiv\gowin_clkdiv.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\hdmi_rpll\hdmi_rpll.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\ov5640\OV5640_capture_data.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\ov5640\i2c_dri.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\ov5640\i2c_ov5640_rgb565_cfg.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\ov5640\ov5640_dri.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\ov5640\picture_size.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\syn_code\syn_gen.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\testpattern.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\video_frame_buffer\video_frame_buffer.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\video_frame_buffer_32\video_frame_buffer_32.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\video_frame_buffer_dual\video_frame_buffer_dual.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\video_rpll\video_rpll.v" type="verilog"/>
        <File path="D:\gaoyun\ov18k1\ov18k\src\fifo_pong\fifo_pong.vhd" type="vhdl"/>
        <File path="D:\fpga\Gowin\Gowin_V1.9.8\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v" type="gao"/>
        <File path="D:\fpga\Gowin\Gowin_V1.9.8\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v" type="gao"/>
        <File path="D:\fpga\Gowin\Gowin_V1.9.8\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v" type="gao"/>
        <File path="D:\fpga\Gowin\Gowin_V1.9.8\IDE\data\ipcores\gw_jtag.v" type="gao"/>
        <File path="D:\gaoyun\ov18k1\ov18k\impl\gwsynthesis\RTL_GAO\gw_gao_top.v" type="gao"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="dsp_balance" value="0"/>
        <Option type="include_path" value="D:/fpga/Gowin/Gowin_V1.9.8/IDE/data/ipcores/GAO_LITE"/>
        <Option type="include_path" value="D:/gaoyun/ov18k1/ov18k/impl/gwsynthesis/RTL_GAO"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="D:\gaoyun\ov18k1\ov18k\impl\gwsynthesis\ov18k.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="top_module" value="dual_ov5640_lcd"/>
        <Option type="verilog_language" value="verilog-2001"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
