# Philip Sisa M. works


Forked from [https://github.com/yuri-panchul/systemverilog-homework](https://github.com/yuri-panchul/systemverilog-homework)


## Combinational logic
![](Combinational__PASS.png)

## Sequencial logic
![](Sequencial_PASS.png)

## Finite State Machines
![](fsm_PASS.png)

## Arithmetic & Pipelining
![](Arithmetic_&_pipelining_PASS.png)

## Fifos & CPU 
![](Fifos_and_cpu_PASS.png)



