67b0b4ed259e ("drm/i915: re-disable RC6p on Sandy Bridge")
91cbdb83d3ae ("drm/i915: Track HAS_RPS alongside HAS_RC6 in the device info")
cbecbccaa120 ("drm/i915: Record platform specific ppGTT size in intel_device_info")
37fbbd49054b ("drm/i915: Populate pipe_offsets[] & co. accurately")
b2ae318acdca ("drm/i915: Rename HAS_GMCH")
55277e1f3107 ("drm/i915: Always try to reset the GPU on takeover")
a0f04cc27c50 ("drm/i915: always use INTEL_INFO() to access device info")
ed5eb1b78a88 ("drm/i915/reg: abstract display_mmio_offset access")
0258404f9d38 ("drm/i915: start moving runtime device info to a separate struct")
6faf5916e6be ("drm/i915: Remove HW semaphores for gen7 inter-engine synchronisation")
167bc759e823 ("drm/i915: Restrict PSMI context load w/a to Haswell GT1")
f513ac76530c ("drm/i915/icl: Mind the SFC units when resetting VD or VEBox engines")
57b19d55189b ("drm/i915/icl: Record the valid VDBoxes with SFC capability")
f3ce44a09a15 ("drm/i915: merge gen checks to use range")
cf819eff907a ("drm/i915: replace IS_GEN<N> with IS_GEN(..., N)")
006900087727 ("drm/i915: Rename IS_GEN to IS_GEN_RANGE")
d15f9cdd59ba ("drm/i915/icl: Do not change reserved registers related to PSR2")
517974992593 ("drm/i915: Allocate a common scratch page")
452420d22d5b ("drm/i915: Fuse per-context workaround handling with the common framework")
69bcdecf1af5 ("drm/i915: Move register white-listing to the common workaround framework")
