#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x124e072a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x124e07450 .scope module, "FIFO" "FIFO" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x124e075c0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x124e07600 .param/l "DEPTH" 0 3 4, +C4<00000000000000000000000000001000>;
o0x108020040 .functor BUFZ 1, C4<z>; HiZ drive
v0x124e17cd0_0 .net "clk_in", 0 0, o0x108020040;  0 drivers
v0x124e17d80_0 .var "data_out", 31 0;
o0x1080200a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x124e17e20_0 .net "deq_in", 0 0, o0x1080200a0;  0 drivers
v0x124e17ed0_0 .var "empty_out", 0 0;
o0x108020100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x124e17f60_0 .net "enq_data_in", 31 0, o0x108020100;  0 drivers
o0x108020130 .functor BUFZ 1, C4<z>; HiZ drive
v0x124e18050_0 .net "enq_in", 0 0, o0x108020130;  0 drivers
v0x124e180f0_0 .var "full_out", 0 0;
v0x124e18190 .array "queue", 0 7, 31 0;
v0x124e18230_0 .var "read_ptr", 3 0;
o0x1080201c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x124e18340_0 .net "rst_in", 0 0, o0x1080201c0;  0 drivers
v0x124e183e0 .array "valid", 0 7, 0 0;
v0x124e184f0_0 .var "valid_out", 0 0;
v0x124e18590_0 .var "write_ptr", 3 0;
E_0x124e07680 .event posedge, v0x124e17cd0_0;
v0x124e183e0_0 .array/port v0x124e183e0, 0;
v0x124e183e0_1 .array/port v0x124e183e0, 1;
E_0x124e076c0/0 .event anyedge, v0x124e18230_0, v0x124e18590_0, v0x124e183e0_0, v0x124e183e0_1;
v0x124e183e0_2 .array/port v0x124e183e0, 2;
v0x124e183e0_3 .array/port v0x124e183e0, 3;
v0x124e183e0_4 .array/port v0x124e183e0, 4;
v0x124e183e0_5 .array/port v0x124e183e0, 5;
E_0x124e076c0/1 .event anyedge, v0x124e183e0_2, v0x124e183e0_3, v0x124e183e0_4, v0x124e183e0_5;
v0x124e183e0_6 .array/port v0x124e183e0, 6;
v0x124e183e0_7 .array/port v0x124e183e0, 7;
E_0x124e076c0/2 .event anyedge, v0x124e183e0_6, v0x124e183e0_7;
E_0x124e076c0 .event/or E_0x124e076c0/0, E_0x124e076c0/1, E_0x124e076c0/2;
S_0x124e07a50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 27, 3 27 0, S_0x124e07450;
 .timescale -9 -12;
v0x124e07c10_0 .var/2s "i", 31 0;
S_0x124e07890 .scope module, "checked_tb" "checked_tb" 4 4;
 .timescale -9 -12;
v0x124e1b990_0 .var "clk_in", 0 0;
v0x124e1ba70_0 .net "data_out", 31 0, v0x124e1a9d0_0;  1 drivers
v0x124e1bb00_0 .var "deq_largest_in", 0 0;
v0x124e1bb90_0 .var "deq_smallest_in", 0 0;
v0x124e1bc20_0 .net "empty_out", 0 0, v0x124e1ac80_0;  1 drivers
v0x124e1bcf0_0 .var "enq_data_in", 31 0;
v0x124e1bda0_0 .var "enq_in", 0 0;
v0x124e1be50_0 .var "enq_tag_in", 15 0;
v0x124e1bf00_0 .net "full_out", 0 0, v0x124e1af80_0;  1 drivers
v0x124e1c030_0 .var "rst_in", 0 0;
v0x124e1c0c0_0 .net "size_out", 3 0, v0x124e1b500_0;  1 drivers
v0x124e1c150_0 .net "tag_out", 15 0, v0x124e1b590_0;  1 drivers
v0x124e1c200_0 .net "valid_out", 0 0, v0x124e1b700_0;  1 drivers
S_0x124e18720 .scope module, "Q" "CheckedQueue" 4 22, 5 4 0, S_0x124e07890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_smallest_in";
    .port_info 3 /INPUT 1 "deq_largest_in";
    .port_info 4 /INPUT 32 "enq_data_in";
    .port_info 5 /INPUT 16 "enq_tag_in";
    .port_info 6 /INPUT 1 "enq_in";
    .port_info 7 /OUTPUT 1 "full_out";
    .port_info 8 /OUTPUT 32 "data_out";
    .port_info 9 /OUTPUT 16 "tag_out";
    .port_info 10 /OUTPUT 4 "size_out";
    .port_info 11 /OUTPUT 1 "empty_out";
    .port_info 12 /OUTPUT 1 "valid_out";
P_0x124e188a0 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x124e188e0 .param/l "DEPTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x124e18920 .param/l "TAG_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x124e1a7f0 .array "Q_data", 0 7, 31 0;
v0x124e1a8a0_0 .net "clk_in", 0 0, v0x124e1b990_0;  1 drivers
v0x124e1a940_0 .var "curval", 31 0;
v0x124e1a9d0_0 .var "data_out", 31 0;
v0x124e1aa60_0 .var "deq_in", 0 0;
v0x124e1ab40_0 .net "deq_largest_in", 0 0, v0x124e1bb00_0;  1 drivers
v0x124e1abe0_0 .net "deq_smallest_in", 0 0, v0x124e1bb90_0;  1 drivers
v0x124e1ac80_0 .var "empty_out", 0 0;
v0x124e1ad20_0 .net "enq_data_in", 31 0, v0x124e1bcf0_0;  1 drivers
v0x124e1ae30_0 .net "enq_in", 0 0, v0x124e1bda0_0;  1 drivers
v0x124e1aed0_0 .net "enq_tag_in", 15 0, v0x124e1be50_0;  1 drivers
v0x124e1af80_0 .var "full_out", 0 0;
v0x124e1b020_0 .var "push_lru", 0 0;
v0x124e1b0d0 .array "queue", 0 7, 15 0;
v0x124e1b1e0_0 .var "read_ptr", 3 0;
v0x124e1b2a0_0 .var "rem_lru", 0 0;
v0x124e1b350_0 .net "rst_in", 0 0, v0x124e1c030_0;  1 drivers
v0x124e1b500_0 .var "size_out", 3 0;
v0x124e1b590_0 .var "tag_out", 15 0;
v0x124e1b620 .array "valid", 0 7, 0 0;
v0x124e1b700_0 .var "valid_out", 0 0;
v0x124e1b7a0_0 .net "write_ptr", 3 0, v0x124e19df0_0;  1 drivers
v0x124e1b620_0 .array/port v0x124e1b620, 0;
E_0x124e18cb0/0 .event anyedge, v0x124e1b500_0, v0x124e1abe0_0, v0x124e1ab40_0, v0x124e1b620_0;
v0x124e1b620_1 .array/port v0x124e1b620, 1;
v0x124e1b620_2 .array/port v0x124e1b620, 2;
v0x124e1b620_3 .array/port v0x124e1b620, 3;
v0x124e1b620_4 .array/port v0x124e1b620, 4;
E_0x124e18cb0/1 .event anyedge, v0x124e1b620_1, v0x124e1b620_2, v0x124e1b620_3, v0x124e1b620_4;
v0x124e1b620_5 .array/port v0x124e1b620, 5;
v0x124e1b620_6 .array/port v0x124e1b620, 6;
v0x124e1b620_7 .array/port v0x124e1b620, 7;
v0x124e1b0d0_0 .array/port v0x124e1b0d0, 0;
E_0x124e18cb0/2 .event anyedge, v0x124e1b620_5, v0x124e1b620_6, v0x124e1b620_7, v0x124e1b0d0_0;
v0x124e1b0d0_1 .array/port v0x124e1b0d0, 1;
v0x124e1b0d0_2 .array/port v0x124e1b0d0, 2;
v0x124e1b0d0_3 .array/port v0x124e1b0d0, 3;
v0x124e1b0d0_4 .array/port v0x124e1b0d0, 4;
E_0x124e18cb0/3 .event anyedge, v0x124e1b0d0_1, v0x124e1b0d0_2, v0x124e1b0d0_3, v0x124e1b0d0_4;
v0x124e1b0d0_5 .array/port v0x124e1b0d0, 5;
v0x124e1b0d0_6 .array/port v0x124e1b0d0, 6;
v0x124e1b0d0_7 .array/port v0x124e1b0d0, 7;
E_0x124e18cb0/4 .event anyedge, v0x124e1b0d0_5, v0x124e1b0d0_6, v0x124e1b0d0_7;
E_0x124e18cb0 .event/or E_0x124e18cb0/0, E_0x124e18cb0/1, E_0x124e18cb0/2, E_0x124e18cb0/3, E_0x124e18cb0/4;
S_0x124e18da0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 43, 5 43 0, S_0x124e18720;
 .timescale -9 -12;
v0x124e18f70_0 .var/2s "i", 31 0;
S_0x124e19030 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 51, 5 51 0, S_0x124e18720;
 .timescale -9 -12;
v0x124e19200_0 .var/2s "i", 31 0;
S_0x124e19290 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 5 75, 5 75 0, S_0x124e18720;
 .timescale -9 -12;
v0x124e19420_0 .var/2s "i", 31 0;
S_0x124e194c0 .scope module, "lru_cache" "PQ_FIFO" 5 61, 5 114 0, S_0x124e18720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 4 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 4 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x124e19680 .param/l "DATA_WIDTH" 0 5 114, +C4<000000000000000000000000000000100>;
P_0x124e196c0 .param/l "DEPTH" 0 5 114, +C4<00000000000000000000000000001000>;
v0x124e19d40_0 .net "clk_in", 0 0, v0x124e1b990_0;  alias, 1 drivers
v0x124e19df0_0 .var "data_out", 3 0;
v0x124e19e90_0 .net "deq_in", 0 0, v0x124e1b2a0_0;  1 drivers
v0x124e19f20_0 .var "empty_out", 0 0;
v0x124e19fb0_0 .net "enq_data_in", 3 0, v0x124e1b1e0_0;  1 drivers
v0x124e1a060_0 .net "enq_in", 0 0, v0x124e1b020_0;  1 drivers
v0x124e1a100_0 .var "full_out", 0 0;
v0x124e1a1a0 .array "queue", 0 7, 3 0;
v0x124e1a300_0 .var "read_ptr", 3 0;
v0x124e1a410_0 .net "rst_in", 0 0, v0x124e1c030_0;  alias, 1 drivers
v0x124e1a4b0 .array "valid", 0 7, 0 0;
v0x124e1a5c0_0 .var "valid_out", 0 0;
v0x124e1a660_0 .var "write_ptr", 3 0;
E_0x124e19790 .event posedge, v0x124e19d40_0;
v0x124e1a4b0_0 .array/port v0x124e1a4b0, 0;
v0x124e1a4b0_1 .array/port v0x124e1a4b0, 1;
E_0x124e199e0/0 .event anyedge, v0x124e1a300_0, v0x124e1a660_0, v0x124e1a4b0_0, v0x124e1a4b0_1;
v0x124e1a4b0_2 .array/port v0x124e1a4b0, 2;
v0x124e1a4b0_3 .array/port v0x124e1a4b0, 3;
v0x124e1a4b0_4 .array/port v0x124e1a4b0, 4;
v0x124e1a4b0_5 .array/port v0x124e1a4b0, 5;
E_0x124e199e0/1 .event anyedge, v0x124e1a4b0_2, v0x124e1a4b0_3, v0x124e1a4b0_4, v0x124e1a4b0_5;
v0x124e1a4b0_6 .array/port v0x124e1a4b0, 6;
v0x124e1a4b0_7 .array/port v0x124e1a4b0, 7;
v0x124e1a1a0_0 .array/port v0x124e1a1a0, 0;
v0x124e1a1a0_1 .array/port v0x124e1a1a0, 1;
E_0x124e199e0/2 .event anyedge, v0x124e1a4b0_6, v0x124e1a4b0_7, v0x124e1a1a0_0, v0x124e1a1a0_1;
v0x124e1a1a0_2 .array/port v0x124e1a1a0, 2;
v0x124e1a1a0_3 .array/port v0x124e1a1a0, 3;
v0x124e1a1a0_4 .array/port v0x124e1a1a0, 4;
v0x124e1a1a0_5 .array/port v0x124e1a1a0, 5;
E_0x124e199e0/3 .event anyedge, v0x124e1a1a0_2, v0x124e1a1a0_3, v0x124e1a1a0_4, v0x124e1a1a0_5;
v0x124e1a1a0_6 .array/port v0x124e1a1a0, 6;
v0x124e1a1a0_7 .array/port v0x124e1a1a0, 7;
E_0x124e199e0/4 .event anyedge, v0x124e1a1a0_6, v0x124e1a1a0_7;
E_0x124e199e0 .event/or E_0x124e199e0/0, E_0x124e199e0/1, E_0x124e199e0/2, E_0x124e199e0/3, E_0x124e199e0/4;
S_0x124e19ab0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 5 141, 5 141 0, S_0x124e194c0;
 .timescale -9 -12;
v0x124e19c80_0 .var/2s "i", 31 0;
    .scope S_0x124e07450;
T_0 ;
Ewait_0 .event/or E_0x124e076c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x124e18230_0;
    %load/vec4 v0x124e18590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.0, 4;
    %load/vec4 v0x124e18230_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x124e183e0, 4;
    %nor/r;
    %and;
T_0.0;
    %store/vec4 v0x124e17ed0_0, 0, 1;
    %load/vec4 v0x124e18230_0;
    %load/vec4 v0x124e18590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.1, 4;
    %load/vec4 v0x124e18230_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x124e183e0, 4;
    %and;
T_0.1;
    %store/vec4 v0x124e180f0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x124e07450;
T_1 ;
    %wait E_0x124e07680;
    %load/vec4 v0x124e18340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_1, S_0x124e07a50;
    %jmp t_0;
    .scope S_0x124e07a50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124e07c10_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x124e07c10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x124e07c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e18190, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x124e07c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e183e0, 0, 4;
    %load/vec4 v0x124e07c10_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x124e07c10_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x124e07450;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124e17d80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124e18230_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124e18590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124e184f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x124e17e20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.7, 10;
    %load/vec4 v0x124e17ed0_0;
    %nor/r;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x124e18230_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x124e183e0, 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x124e18230_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x124e18190, 4;
    %assign/vec4 v0x124e17d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124e184f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x124e18230_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e183e0, 0, 4;
    %load/vec4 v0x124e18230_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.8, 8;
    %load/vec4 v0x124e18230_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %assign/vec4 v0x124e18230_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124e184f0_0, 0;
T_1.5 ;
    %load/vec4 v0x124e18050_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.13, 10;
    %load/vec4 v0x124e180f0_0;
    %nor/r;
    %and;
T_1.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0x124e18590_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x124e183e0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x124e17f60_0;
    %load/vec4 v0x124e18590_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e18190, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x124e18590_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e183e0, 0, 4;
    %load/vec4 v0x124e18590_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.14, 8;
    %load/vec4 v0x124e18590_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %assign/vec4 v0x124e18590_0, 0;
T_1.10 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x124e194c0;
T_2 ;
Ewait_1 .event/or E_0x124e199e0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x124e1a300_0;
    %load/vec4 v0x124e1a660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.0, 4;
    %load/vec4 v0x124e1a300_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x124e1a4b0, 4;
    %nor/r;
    %and;
T_2.0;
    %store/vec4 v0x124e19f20_0, 0, 1;
    %load/vec4 v0x124e1a300_0;
    %load/vec4 v0x124e1a660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.1, 4;
    %load/vec4 v0x124e1a300_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x124e1a4b0, 4;
    %and;
T_2.1;
    %store/vec4 v0x124e1a100_0, 0, 1;
    %load/vec4 v0x124e1a300_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x124e1a1a0, 4;
    %store/vec4 v0x124e19df0_0, 0, 4;
    %load/vec4 v0x124e1a300_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x124e1a4b0, 4;
    %store/vec4 v0x124e1a5c0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x124e194c0;
T_3 ;
    %wait E_0x124e19790;
    %load/vec4 v0x124e1a410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_3, S_0x124e19ab0;
    %jmp t_2;
    .scope S_0x124e19ab0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124e19c80_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x124e19c80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x124e19c80_0;
    %pad/s 4;
    %ix/getv/s 3, v0x124e19c80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e1a1a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x124e19c80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e1a4b0, 0, 4;
    %load/vec4 v0x124e19c80_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x124e19c80_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x124e194c0;
t_2 %join;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124e1a300_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124e1a660_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x124e19e90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.7, 10;
    %load/vec4 v0x124e19f20_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x124e1a300_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x124e1a4b0, 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x124e1a300_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e1a4b0, 0, 4;
    %load/vec4 v0x124e1a300_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %load/vec4 v0x124e1a300_0;
    %addi 1, 0, 4;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x124e1a300_0, 0;
T_3.4 ;
    %load/vec4 v0x124e1a060_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.13, 10;
    %load/vec4 v0x124e1a100_0;
    %nor/r;
    %and;
T_3.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x124e1a660_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x124e1a4b0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x124e19fb0_0;
    %load/vec4 v0x124e1a660_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e1a1a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x124e1a660_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e1a4b0, 0, 4;
    %load/vec4 v0x124e1a660_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0x124e1a660_0;
    %addi 1, 0, 4;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %assign/vec4 v0x124e1a660_0, 0;
T_3.10 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x124e18720;
T_4 ;
Ewait_2 .event/or E_0x124e18cb0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x124e1b500_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x124e1ac80_0, 0, 1;
    %load/vec4 v0x124e1b500_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x124e1af80_0, 0, 1;
    %load/vec4 v0x124e1abe0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_4.0, 8;
    %load/vec4 v0x124e1ab40_0;
    %or;
T_4.0;
    %store/vec4 v0x124e1aa60_0, 0, 1;
    %load/vec4 v0x124e1abe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.1, 8;
    %pushi/vec4 4294967295, 0, 32;
    %jmp/1 T_4.2, 8;
T_4.1 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.2, 8;
 ; End of false expr.
    %blend;
T_4.2;
    %store/vec4 v0x124e1a940_0, 0, 32;
    %load/vec4 v0x124e1abe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %fork t_5, S_0x124e18da0;
    %jmp t_4;
    .scope S_0x124e18da0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124e18f70_0, 0, 32;
T_4.5 ;
    %load/vec4 v0x124e18f70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.6, 5;
    %ix/getv/s 4, v0x124e18f70_0;
    %load/vec4a v0x124e1b620, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.9, 9;
    %ix/getv/s 4, v0x124e18f70_0;
    %load/vec4a v0x124e1b0d0, 4;
    %pad/u 32;
    %load/vec4 v0x124e1a940_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %load/vec4 v0x124e18f70_0;
    %pad/s 4;
    %store/vec4 v0x124e1b1e0_0, 0, 4;
    %ix/getv/s 4, v0x124e18f70_0;
    %load/vec4a v0x124e1b0d0, 4;
    %pad/u 32;
    %store/vec4 v0x124e1a940_0, 0, 32;
T_4.7 ;
    %load/vec4 v0x124e18f70_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x124e18f70_0, 0, 32;
    %jmp T_4.5;
T_4.6 ;
    %end;
    .scope S_0x124e18720;
t_4 %join;
    %jmp T_4.4;
T_4.3 ;
    %fork t_7, S_0x124e19030;
    %jmp t_6;
    .scope S_0x124e19030;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124e19200_0, 0, 32;
T_4.10 ;
    %load/vec4 v0x124e19200_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.11, 5;
    %ix/getv/s 4, v0x124e19200_0;
    %load/vec4a v0x124e1b620, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.14, 9;
    %load/vec4 v0x124e1a940_0;
    %ix/getv/s 4, v0x124e19200_0;
    %load/vec4a v0x124e1b0d0, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0x124e19200_0;
    %pad/s 4;
    %store/vec4 v0x124e1b1e0_0, 0, 4;
    %ix/getv/s 4, v0x124e19200_0;
    %load/vec4a v0x124e1b0d0, 4;
    %pad/u 32;
    %store/vec4 v0x124e1a940_0, 0, 32;
T_4.12 ;
    %load/vec4 v0x124e19200_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x124e19200_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
    %end;
    .scope S_0x124e18720;
t_6 %join;
T_4.4 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x124e18720;
T_5 ;
    %wait E_0x124e19790;
    %load/vec4 v0x124e1b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_9, S_0x124e19290;
    %jmp t_8;
    .scope S_0x124e19290;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124e19420_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x124e19420_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x124e19420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e1b0d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x124e19420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e1a7f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x124e19420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e1b620, 0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124e1b1e0_0, 0;
    %load/vec4 v0x124e19420_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x124e19420_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x124e18720;
t_8 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124e1a9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124e1b700_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x124e1b500_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x124e1aa60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.7, 10;
    %load/vec4 v0x124e1ac80_0;
    %nor/r;
    %and;
T_5.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x124e1b1e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x124e1b620, 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x124e1b1e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x124e1a7f0, 4;
    %assign/vec4 v0x124e1a9d0_0, 0;
    %load/vec4 v0x124e1b1e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x124e1b0d0, 4;
    %assign/vec4 v0x124e1b590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124e1b020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124e1b700_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x124e1b1e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e1b620, 0, 4;
    %load/vec4 v0x124e1b1e0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_5.8, 8;
    %load/vec4 v0x124e1b1e0_0;
    %addi 1, 0, 4;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %assign/vec4 v0x124e1b1e0_0, 0;
    %load/vec4 v0x124e1b500_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x124e1b500_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124e1b700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124e1b020_0, 0;
T_5.5 ;
    %load/vec4 v0x124e1ae30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.13, 10;
    %load/vec4 v0x124e1af80_0;
    %nor/r;
    %and;
T_5.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.12, 9;
    %load/vec4 v0x124e1b7a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x124e1b620, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0x124e1b500_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x124e1b500_0, 0;
    %load/vec4 v0x124e1ad20_0;
    %load/vec4 v0x124e1b7a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e1a7f0, 0, 4;
    %load/vec4 v0x124e1aed0_0;
    %load/vec4 v0x124e1b7a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e1b0d0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124e1b2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x124e1b7a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124e1b620, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124e1b2a0_0, 0;
T_5.11 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x124e07890;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x124e1b990_0;
    %nor/r;
    %store/vec4 v0x124e1b990_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x124e07890;
T_7 ;
    %vpi_call/w 4 46 "$dumpfile", "checked_tb.vcd" {0 0 0};
    %vpi_call/w 4 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x124e07890 {0 0 0};
    %vpi_call/w 4 48 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1b990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1c030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bda0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124e1bcf0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x124e1be50_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e1c030_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1c030_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124e1bcf0_0, 0, 32;
    %pushi/vec4 14, 0, 16;
    %store/vec4 v0x124e1be50_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e1bda0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bda0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x124e1bcf0_0, 0, 32;
    %pushi/vec4 35, 0, 16;
    %store/vec4 v0x124e1be50_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e1bda0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bda0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x124e1bcf0_0, 0, 32;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x124e1be50_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e1bda0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bda0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e1bb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x124e1bcf0_0, 0, 32;
    %pushi/vec4 75, 0, 16;
    %store/vec4 v0x124e1be50_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e1bda0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bda0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x124e1bcf0_0, 0, 32;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v0x124e1be50_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e1bda0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bda0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x124e1bcf0_0, 0, 32;
    %pushi/vec4 27, 0, 16;
    %store/vec4 v0x124e1be50_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e1bda0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bda0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e1bb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e1bb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e1bb90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bb90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e1bb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e1bb90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bb90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x124e1bcf0_0, 0, 32;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x124e1be50_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e1bda0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bda0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e1bb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x124e1bcf0_0, 0, 32;
    %pushi/vec4 189, 0, 16;
    %store/vec4 v0x124e1be50_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e1bda0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bda0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x124e1bcf0_0, 0, 32;
    %pushi/vec4 720, 0, 16;
    %store/vec4 v0x124e1be50_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e1bda0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bda0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e1bb90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bb90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124e1bb00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124e1bb00_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 4 160 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 4 161 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "hdl/fifo.sv";
    "sim/checked_tb.sv";
    "hdl/checked.sv";
