
APPS_ENDDEVICE_BLE_DEMO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0001ed58  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0001ed58  0001ed58  0002ed58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20000000  0001ed60  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .lpram        00000000  30000000  30000000  000309c0  2**0
                  CONTENTS
  4 .bss          00001520  200009c0  0001f720  000309c0  2**3
                  ALLOC
  5 .stack        00002000  20001ee0  00020c40  000309c0  2**0
                  ALLOC
  6 .ARM.attributes 00000028  00000000  00000000  000309c0  2**0
                  CONTENTS, READONLY
  7 .comment      0000008c  00000000  00000000  000309e8  2**0
                  CONTENTS, READONLY
  8 .debug_info   0008bca8  00000000  00000000  00030a74  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000d0d2  00000000  00000000  000bc71c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000195b8  00000000  00000000  000c97ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001698  00000000  00000000  000e2da6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001de0  00000000  00000000  000e443e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00031d99  00000000  00000000  000e621e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00033b52  00000000  00000000  00117fb7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000b31dc  00000000  00000000  0014bb09  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00005184  00000000  00000000  001fece8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	e0 3e 00 20 35 48 00 00 31 48 00 00 31 48 00 00     .>. 5H..1H..1H..
	...
      2c:	31 48 00 00 00 00 00 00 00 00 00 00 31 48 00 00     1H..........1H..
      3c:	31 48 00 00 31 48 00 00 31 48 00 00 19 2b 00 00     1H..1H..1H...+..
      4c:	b1 22 00 00 31 48 00 00 31 48 00 00 31 48 00 00     ."..1H..1H..1H..
      5c:	31 48 00 00 a5 2f 00 00 b5 2f 00 00 c5 2f 00 00     1H.../.../.../..
      6c:	d5 2f 00 00 e5 2f 00 00 f5 2f 00 00 31 48 00 00     ./.../.../..1H..
      7c:	31 48 00 00 31 48 00 00 ed 43 00 00 fd 43 00 00     1H..1H...C...C..
      8c:	0d 44 00 00 1d 44 00 00 2d 44 00 00 fd 1f 00 00     .D...D..-D......
      9c:	31 48 00 00 31 48 00 00 31 48 00 00 31 48 00 00     1H..1H..1H..1H..
      ac:	31 48 00 00 00 00 00 00                             1H......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200009c0 	.word	0x200009c0
      d4:	00000000 	.word	0x00000000
      d8:	0001ed60 	.word	0x0001ed60

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200009c4 	.word	0x200009c4
     108:	0001ed60 	.word	0x0001ed60
     10c:	0001ed60 	.word	0x0001ed60
     110:	00000000 	.word	0x00000000

00000114 <ble_app_init>:

/*** ble_app_init ***************************************************************
 \brief      BLE Application Init.
********************************************************************************/
void ble_app_init(void)
{
     114:	b510      	push	{r4, lr}
	printf(ANSI_RESET_COLOR "\r\nTry to initialize BLE device ...\r\n") ;
     116:	4804      	ldr	r0, [pc, #16]	; (128 <ble_app_init+0x14>)
     118:	4b04      	ldr	r3, [pc, #16]	; (12c <ble_app_init+0x18>)
     11a:	4798      	blx	r3
	ble_usart_init() ;
     11c:	4b04      	ldr	r3, [pc, #16]	; (130 <ble_app_init+0x1c>)
     11e:	4798      	blx	r3
	RN487x_Init() ;
     120:	4b04      	ldr	r3, [pc, #16]	; (134 <ble_app_init+0x20>)
     122:	4798      	blx	r3
}
     124:	bd10      	pop	{r4, pc}
     126:	46c0      	nop			; (mov r8, r8)
     128:	0001cb5c 	.word	0x0001cb5c
     12c:	000164c1 	.word	0x000164c1
     130:	00000d41 	.word	0x00000d41
     134:	0000179d 	.word	0x0000179d

00000138 <ble_app_print_menu>:

/*** ble_app_print_menu *********************************************************
 \brief      BLE Application menu printing
********************************************************************************/
void ble_app_print_menu(void)
{
     138:	b570      	push	{r4, r5, r6, lr}
	printf("\r\n") ;
     13a:	4811      	ldr	r0, [pc, #68]	; (180 <ble_app_print_menu+0x48>)
     13c:	4c11      	ldr	r4, [pc, #68]	; (184 <ble_app_print_menu+0x4c>)
     13e:	47a0      	blx	r4
	printf("===============================================\n\r") ;
     140:	4e11      	ldr	r6, [pc, #68]	; (188 <ble_app_print_menu+0x50>)
     142:	0030      	movs	r0, r6
     144:	4d11      	ldr	r5, [pc, #68]	; (18c <ble_app_print_menu+0x54>)
     146:	47a8      	blx	r5
	printf("Menu: select a BLE application from the list\r\n") ;
     148:	4811      	ldr	r0, [pc, #68]	; (190 <ble_app_print_menu+0x58>)
     14a:	47a0      	blx	r4
	printf("===============================================\n\r") ;
     14c:	0030      	movs	r0, r6
     14e:	47a8      	blx	r5
	printf("1) Serial bridge\r\n") ;
     150:	4810      	ldr	r0, [pc, #64]	; (194 <ble_app_print_menu+0x5c>)
     152:	47a0      	blx	r4
	printf("2) Beacon mode - https://www.microchip.com URL\r\n") ;
     154:	4810      	ldr	r0, [pc, #64]	; (198 <ble_app_print_menu+0x60>)
     156:	47a0      	blx	r4
	printf("3) Transparent chat mode\r\n") ;
     158:	4810      	ldr	r0, [pc, #64]	; (19c <ble_app_print_menu+0x64>)
     15a:	47a0      	blx	r4
	printf("4) Scan mode\r\n") ;
     15c:	4810      	ldr	r0, [pc, #64]	; (1a0 <ble_app_print_menu+0x68>)
     15e:	47a0      	blx	r4
	printf("5) Search mode\r\n") ;
     160:	4810      	ldr	r0, [pc, #64]	; (1a4 <ble_app_print_menu+0x6c>)
     162:	47a0      	blx	r4
	printf("6) Search and connect\r\n") ;
     164:	4810      	ldr	r0, [pc, #64]	; (1a8 <ble_app_print_menu+0x70>)
     166:	47a0      	blx	r4
	printf("7) Sleep mode\r\n") ;
     168:	4810      	ldr	r0, [pc, #64]	; (1ac <ble_app_print_menu+0x74>)
     16a:	47a0      	blx	r4
	printf("8) Wake-up\r\n") ;
     16c:	4810      	ldr	r0, [pc, #64]	; (1b0 <ble_app_print_menu+0x78>)
     16e:	47a0      	blx	r4
	printf("9) LoRaWAN provisioning\r\n") ;
     170:	4810      	ldr	r0, [pc, #64]	; (1b4 <ble_app_print_menu+0x7c>)
     172:	47a0      	blx	r4
	printf("-----------------------------------------------\r\n") ;
     174:	4810      	ldr	r0, [pc, #64]	; (1b8 <ble_app_print_menu+0x80>)
     176:	47a0      	blx	r4
	printf(">> ") ;
     178:	4810      	ldr	r0, [pc, #64]	; (1bc <ble_app_print_menu+0x84>)
     17a:	47a8      	blx	r5
}
     17c:	bd70      	pop	{r4, r5, r6, pc}
     17e:	46c0      	nop			; (mov r8, r8)
     180:	0001d740 	.word	0x0001d740
     184:	000164c1 	.word	0x000164c1
     188:	0001cee0 	.word	0x0001cee0
     18c:	000163fd 	.word	0x000163fd
     190:	0001cf14 	.word	0x0001cf14
     194:	0001cf44 	.word	0x0001cf44
     198:	0001cf58 	.word	0x0001cf58
     19c:	0001cf88 	.word	0x0001cf88
     1a0:	0001cfa4 	.word	0x0001cfa4
     1a4:	0001cfb4 	.word	0x0001cfb4
     1a8:	0001cfc4 	.word	0x0001cfc4
     1ac:	0001cfdc 	.word	0x0001cfdc
     1b0:	0001cfec 	.word	0x0001cfec
     1b4:	0001cff8 	.word	0x0001cff8
     1b8:	0001d014 	.word	0x0001d014
     1bc:	0001d048 	.word	0x0001d048

000001c0 <ble_app_serial_bridge>:

/*** ble_app_serial_bridge ******************************************************
 \brief      BLE Serial Bridge Application
********************************************************************************/
void ble_app_serial_bridge(void)
{
     1c0:	b570      	push	{r4, r5, r6, lr}
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     1c2:	4b1a      	ldr	r3, [pc, #104]	; (22c <ble_app_serial_bridge+0x6c>)
     1c4:	4798      	blx	r3
     1c6:	2800      	cmp	r0, #0
     1c8:	d101      	bne.n	1ce <ble_app_serial_bridge+0xe>
     1ca:	4b19      	ldr	r3, [pc, #100]	; (230 <ble_app_serial_bridge+0x70>)
     1cc:	4798      	blx	r3
	if (!RN487x_RebootCmd()) RN487x_HandleComIssue() ;
     1ce:	4b19      	ldr	r3, [pc, #100]	; (234 <ble_app_serial_bridge+0x74>)
     1d0:	4798      	blx	r3
     1d2:	2800      	cmp	r0, #0
     1d4:	d101      	bne.n	1da <ble_app_serial_bridge+0x1a>
     1d6:	4b16      	ldr	r3, [pc, #88]	; (230 <ble_app_serial_bridge+0x70>)
     1d8:	4798      	blx	r3
	
	printf("\r\nStarting BLE Serial Bridge Application...\r\n") ;
     1da:	4817      	ldr	r0, [pc, #92]	; (238 <ble_app_serial_bridge+0x78>)
     1dc:	4c17      	ldr	r4, [pc, #92]	; (23c <ble_app_serial_bridge+0x7c>)
     1de:	47a0      	blx	r4
	printf("Check out RN487x User's Guide documentation on https://www.microchip.com/wwwproducts/en/RN4870 \r\n") ;
     1e0:	4817      	ldr	r0, [pc, #92]	; (240 <ble_app_serial_bridge+0x80>)
     1e2:	47a0      	blx	r4
	printf("Type '$$$' to enter into command mode \r\n") ;
     1e4:	4817      	ldr	r0, [pc, #92]	; (244 <ble_app_serial_bridge+0x84>)
     1e6:	47a0      	blx	r4
	
	// stay in serial bridge app forever
	while(1)
	{
		// verify if there is any character received from the user
		if ((-1) != (rxChar = sio2host_getchar_nowait()))
     1e8:	4e17      	ldr	r6, [pc, #92]	; (248 <ble_app_serial_bridge+0x88>)
		{
			usart_write_wait(&ble_usart_instance, (uint16_t)rxChar) ;
     1ea:	4c18      	ldr	r4, [pc, #96]	; (24c <ble_app_serial_bridge+0x8c>)
     1ec:	e01c      	b.n	228 <ble_app_serial_bridge+0x68>
			//sio2host_putchar(rxChar) ;//echo for testing
		}
	
		// verify if there is any character received from the module
		if (ble_usart_is_rx_ready(&ble_usart_instance))
     1ee:	4817      	ldr	r0, [pc, #92]	; (24c <ble_app_serial_bridge+0x8c>)
     1f0:	4b17      	ldr	r3, [pc, #92]	; (250 <ble_app_serial_bridge+0x90>)
     1f2:	4798      	blx	r3
     1f4:	2800      	cmp	r0, #0
     1f6:	d108      	bne.n	20a <ble_app_serial_bridge+0x4a>
		if ((-1) != (rxChar = sio2host_getchar_nowait()))
     1f8:	47b0      	blx	r6
     1fa:	6028      	str	r0, [r5, #0]
     1fc:	1c43      	adds	r3, r0, #1
     1fe:	d0f6      	beq.n	1ee <ble_app_serial_bridge+0x2e>
			usart_write_wait(&ble_usart_instance, (uint16_t)rxChar) ;
     200:	b281      	uxth	r1, r0
     202:	0020      	movs	r0, r4
     204:	4b13      	ldr	r3, [pc, #76]	; (254 <ble_app_serial_bridge+0x94>)
     206:	4798      	blx	r3
     208:	e7f1      	b.n	1ee <ble_app_serial_bridge+0x2e>
		{
			memset(&ble_appBuffer, 0, sizeof(ble_appBuffer)) ;
     20a:	4d13      	ldr	r5, [pc, #76]	; (258 <ble_app_serial_bridge+0x98>)
     20c:	2264      	movs	r2, #100	; 0x64
     20e:	2100      	movs	r1, #0
     210:	0028      	movs	r0, r5
     212:	4b12      	ldr	r3, [pc, #72]	; (25c <ble_app_serial_bridge+0x9c>)
     214:	4798      	blx	r3
static inline enum status_code usart_serial_read_packet(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
	return usart_read_buffer_wait(module, rx_data, length);
     216:	2264      	movs	r2, #100	; 0x64
     218:	0029      	movs	r1, r5
     21a:	480c      	ldr	r0, [pc, #48]	; (24c <ble_app_serial_bridge+0x8c>)
     21c:	4b10      	ldr	r3, [pc, #64]	; (260 <ble_app_serial_bridge+0xa0>)
     21e:	4798      	blx	r3
			usart_serial_read_packet(&ble_usart_instance, &ble_appBuffer[0], sizeof(ble_appBuffer)) ;
			sio2host_tx(&ble_appBuffer[0], sizeof(ble_appBuffer)) ;
     220:	2164      	movs	r1, #100	; 0x64
     222:	0028      	movs	r0, r5
     224:	4b0f      	ldr	r3, [pc, #60]	; (264 <ble_app_serial_bridge+0xa4>)
     226:	4798      	blx	r3
		if ((-1) != (rxChar = sio2host_getchar_nowait()))
     228:	4d0f      	ldr	r5, [pc, #60]	; (268 <ble_app_serial_bridge+0xa8>)
     22a:	e7e5      	b.n	1f8 <ble_app_serial_bridge+0x38>
     22c:	000017c9 	.word	0x000017c9
     230:	000016c1 	.word	0x000016c1
     234:	00001931 	.word	0x00001931
     238:	0001d25c 	.word	0x0001d25c
     23c:	000164c1 	.word	0x000164c1
     240:	0001d28c 	.word	0x0001d28c
     244:	0001d2f0 	.word	0x0001d2f0
     248:	00004cd9 	.word	0x00004cd9
     24c:	200010e4 	.word	0x200010e4
     250:	00000e39 	.word	0x00000e39
     254:	00003739 	.word	0x00003739
     258:	200009dc 	.word	0x200009dc
     25c:	00016349 	.word	0x00016349
     260:	00003885 	.word	0x00003885
     264:	00004bf9 	.word	0x00004bf9
     268:	20000a40 	.word	0x20000a40

0000026c <ble_app_beacon>:

/*** ble_app_beacon *************************************************************
 \brief      BLE Eddystone URL Beacon Application
********************************************************************************/
void ble_app_beacon(void)
{
     26c:	b530      	push	{r4, r5, lr}
     26e:	b08f      	sub	sp, #60	; 0x3c
	printf("\r\nStarting BLE Eddystone URL Beacon Application...\r\n") ;
     270:	483f      	ldr	r0, [pc, #252]	; (370 <ble_app_beacon+0x104>)
     272:	4b40      	ldr	r3, [pc, #256]	; (374 <ble_app_beacon+0x108>)
     274:	4798      	blx	r3
	
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     276:	4b40      	ldr	r3, [pc, #256]	; (378 <ble_app_beacon+0x10c>)
     278:	4798      	blx	r3
     27a:	2800      	cmp	r0, #0
     27c:	d05d      	beq.n	33a <ble_app_beacon+0xce>
	if (!RN487x_RebootCmd()) RN487x_HandleComIssue() ;
     27e:	4b3f      	ldr	r3, [pc, #252]	; (37c <ble_app_beacon+0x110>)
     280:	4798      	blx	r3
     282:	2800      	cmp	r0, #0
     284:	d05c      	beq.n	340 <ble_app_beacon+0xd4>
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     286:	4b3c      	ldr	r3, [pc, #240]	; (378 <ble_app_beacon+0x10c>)
     288:	4798      	blx	r3
     28a:	2800      	cmp	r0, #0
     28c:	d05b      	beq.n	346 <ble_app_beacon+0xda>
	
	// stop advertising
	RN487x_SendCmd("Y\r\n", 3) ;
     28e:	2103      	movs	r1, #3
     290:	483b      	ldr	r0, [pc, #236]	; (380 <ble_app_beacon+0x114>)
     292:	4b3c      	ldr	r3, [pc, #240]	; (384 <ble_app_beacon+0x118>)
     294:	4798      	blx	r3
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     296:	4b3c      	ldr	r3, [pc, #240]	; (388 <ble_app_beacon+0x11c>)
     298:	4798      	blx	r3
     29a:	2800      	cmp	r0, #0
     29c:	d056      	beq.n	34c <ble_app_beacon+0xe0>
	// set the advertising output power to max. value
	RN487x_SendCmd("SGA,0\r\n", 7) ;
     29e:	2107      	movs	r1, #7
     2a0:	483a      	ldr	r0, [pc, #232]	; (38c <ble_app_beacon+0x120>)
     2a2:	4b38      	ldr	r3, [pc, #224]	; (384 <ble_app_beacon+0x118>)
     2a4:	4798      	blx	r3
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     2a6:	4b38      	ldr	r3, [pc, #224]	; (388 <ble_app_beacon+0x11c>)
     2a8:	4798      	blx	r3
     2aa:	2800      	cmp	r0, #0
     2ac:	d051      	beq.n	352 <ble_app_beacon+0xe6>
	// clear immediate beacon
	RN487x_SendCmd("IB,Z\r\n", 6) ;
     2ae:	2106      	movs	r1, #6
     2b0:	4837      	ldr	r0, [pc, #220]	; (390 <ble_app_beacon+0x124>)
     2b2:	4b34      	ldr	r3, [pc, #208]	; (384 <ble_app_beacon+0x118>)
     2b4:	4798      	blx	r3
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     2b6:	4b34      	ldr	r3, [pc, #208]	; (388 <ble_app_beacon+0x11c>)
     2b8:	4798      	blx	r3
     2ba:	2800      	cmp	r0, #0
     2bc:	d04c      	beq.n	358 <ble_app_beacon+0xec>
	// start immediate beacon
	// check out RN487x User's Guide documentation on https://www.microchip.com/wwwproducts/en/RN4870
	// check out Eddystone frame format on https://github.com/google/eddystone/tree/master/eddystone-url
	RN487x_SendCmd("IB,03,AAFE\r\n", 12) ;
     2be:	210c      	movs	r1, #12
     2c0:	4834      	ldr	r0, [pc, #208]	; (394 <ble_app_beacon+0x128>)
     2c2:	4b30      	ldr	r3, [pc, #192]	; (384 <ble_app_beacon+0x118>)
     2c4:	4798      	blx	r3
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     2c6:	4b30      	ldr	r3, [pc, #192]	; (388 <ble_app_beacon+0x11c>)
     2c8:	4798      	blx	r3
     2ca:	2800      	cmp	r0, #0
     2cc:	d047      	beq.n	35e <ble_app_beacon+0xf2>
	// add the rest of the frame with URI
	const char* url = "microchip.com" ;		// https://www.microchip.com	// up to 17 bytes
	char out_url[30] = {0} ;
     2ce:	221e      	movs	r2, #30
     2d0:	2100      	movs	r1, #0
     2d2:	a806      	add	r0, sp, #24
     2d4:	4b30      	ldr	r3, [pc, #192]	; (398 <ble_app_beacon+0x12c>)
     2d6:	4798      	blx	r3
	char tempCmd[] = "IB,16,AAFE10C501" ;	// Eddystone ID (0xFEAA), URL Frame type (0x10), Tx power ref (0xC5), URL prefix (0x01 for https://www.)
     2d8:	ac01      	add	r4, sp, #4
     2da:	4b30      	ldr	r3, [pc, #192]	; (39c <ble_app_beacon+0x130>)
     2dc:	0022      	movs	r2, r4
     2de:	cb23      	ldmia	r3!, {r0, r1, r5}
     2e0:	c223      	stmia	r2!, {r0, r1, r5}
     2e2:	6819      	ldr	r1, [r3, #0]
     2e4:	6011      	str	r1, [r2, #0]
     2e6:	791b      	ldrb	r3, [r3, #4]
     2e8:	7113      	strb	r3, [r2, #4]
	charArrayToHexArray(&url[0], &out_url[0]) ;
     2ea:	a906      	add	r1, sp, #24
     2ec:	482c      	ldr	r0, [pc, #176]	; (3a0 <ble_app_beacon+0x134>)
     2ee:	4b2d      	ldr	r3, [pc, #180]	; (3a4 <ble_app_beacon+0x138>)
     2f0:	4798      	blx	r3
	strcat(tempCmd, out_url) ;
     2f2:	a906      	add	r1, sp, #24
     2f4:	0020      	movs	r0, r4
     2f6:	4b2c      	ldr	r3, [pc, #176]	; (3a8 <ble_app_beacon+0x13c>)
     2f8:	4798      	blx	r3
	strcat(tempCmd, "\r\n") ;
     2fa:	0020      	movs	r0, r4
     2fc:	4d2b      	ldr	r5, [pc, #172]	; (3ac <ble_app_beacon+0x140>)
     2fe:	47a8      	blx	r5
     300:	1820      	adds	r0, r4, r0
     302:	2203      	movs	r2, #3
     304:	492a      	ldr	r1, [pc, #168]	; (3b0 <ble_app_beacon+0x144>)
     306:	4b2b      	ldr	r3, [pc, #172]	; (3b4 <ble_app_beacon+0x148>)
     308:	4798      	blx	r3
	RN487x_SendCmd(tempCmd, strlen(tempCmd)) ;
     30a:	0020      	movs	r0, r4
     30c:	47a8      	blx	r5
     30e:	b2c1      	uxtb	r1, r0
     310:	0020      	movs	r0, r4
     312:	4b1c      	ldr	r3, [pc, #112]	; (384 <ble_app_beacon+0x118>)
     314:	4798      	blx	r3
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     316:	4b1c      	ldr	r3, [pc, #112]	; (388 <ble_app_beacon+0x11c>)
     318:	4798      	blx	r3
     31a:	2800      	cmp	r0, #0
     31c:	d022      	beq.n	364 <ble_app_beacon+0xf8>
	// back to default data mode
	if (!RN487x_EnterDataMode()) RN487x_HandleComIssue() ;	
     31e:	4b26      	ldr	r3, [pc, #152]	; (3b8 <ble_app_beacon+0x14c>)
     320:	4798      	blx	r3
     322:	2800      	cmp	r0, #0
     324:	d021      	beq.n	36a <ble_app_beacon+0xfe>
	// User interaction message
	printf("\r\n- Open Microchip Bluetooth Data Smartphone App") ;
     326:	4825      	ldr	r0, [pc, #148]	; (3bc <ble_app_beacon+0x150>)
     328:	4c25      	ldr	r4, [pc, #148]	; (3c0 <ble_app_beacon+0x154>)
     32a:	47a0      	blx	r4
	printf("\r\n- Select Beacon Ranging") ;
     32c:	4825      	ldr	r0, [pc, #148]	; (3c4 <ble_app_beacon+0x158>)
     32e:	47a0      	blx	r4
	printf("\r\n- Observe the URL advertised by your beacon\r\n") ;
     330:	4825      	ldr	r0, [pc, #148]	; (3c8 <ble_app_beacon+0x15c>)
     332:	4b10      	ldr	r3, [pc, #64]	; (374 <ble_app_beacon+0x108>)
     334:	4798      	blx	r3
}
     336:	b00f      	add	sp, #60	; 0x3c
     338:	bd30      	pop	{r4, r5, pc}
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     33a:	4b24      	ldr	r3, [pc, #144]	; (3cc <ble_app_beacon+0x160>)
     33c:	4798      	blx	r3
     33e:	e79e      	b.n	27e <ble_app_beacon+0x12>
	if (!RN487x_RebootCmd()) RN487x_HandleComIssue() ;
     340:	4b22      	ldr	r3, [pc, #136]	; (3cc <ble_app_beacon+0x160>)
     342:	4798      	blx	r3
     344:	e79f      	b.n	286 <ble_app_beacon+0x1a>
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     346:	4b21      	ldr	r3, [pc, #132]	; (3cc <ble_app_beacon+0x160>)
     348:	4798      	blx	r3
     34a:	e7a0      	b.n	28e <ble_app_beacon+0x22>
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     34c:	4b1f      	ldr	r3, [pc, #124]	; (3cc <ble_app_beacon+0x160>)
     34e:	4798      	blx	r3
     350:	e7a5      	b.n	29e <ble_app_beacon+0x32>
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     352:	4b1e      	ldr	r3, [pc, #120]	; (3cc <ble_app_beacon+0x160>)
     354:	4798      	blx	r3
     356:	e7aa      	b.n	2ae <ble_app_beacon+0x42>
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     358:	4b1c      	ldr	r3, [pc, #112]	; (3cc <ble_app_beacon+0x160>)
     35a:	4798      	blx	r3
     35c:	e7af      	b.n	2be <ble_app_beacon+0x52>
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     35e:	4b1b      	ldr	r3, [pc, #108]	; (3cc <ble_app_beacon+0x160>)
     360:	4798      	blx	r3
     362:	e7b4      	b.n	2ce <ble_app_beacon+0x62>
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     364:	4b19      	ldr	r3, [pc, #100]	; (3cc <ble_app_beacon+0x160>)
     366:	4798      	blx	r3
     368:	e7d9      	b.n	31e <ble_app_beacon+0xb2>
	if (!RN487x_EnterDataMode()) RN487x_HandleComIssue() ;	
     36a:	4b18      	ldr	r3, [pc, #96]	; (3cc <ble_app_beacon+0x160>)
     36c:	4798      	blx	r3
     36e:	e7da      	b.n	326 <ble_app_beacon+0xba>
     370:	0001ca60 	.word	0x0001ca60
     374:	000164c1 	.word	0x000164c1
     378:	000017c9 	.word	0x000017c9
     37c:	00001931 	.word	0x00001931
     380:	0001ca94 	.word	0x0001ca94
     384:	00001905 	.word	0x00001905
     388:	0000183d 	.word	0x0000183d
     38c:	0001ca98 	.word	0x0001ca98
     390:	0001caa0 	.word	0x0001caa0
     394:	0001caa8 	.word	0x0001caa8
     398:	00016349 	.word	0x00016349
     39c:	0001cb48 	.word	0x0001cb48
     3a0:	0001cab8 	.word	0x0001cab8
     3a4:	000019b1 	.word	0x000019b1
     3a8:	000167bd 	.word	0x000167bd
     3ac:	00016819 	.word	0x00016819
     3b0:	0001caa4 	.word	0x0001caa4
     3b4:	00016225 	.word	0x00016225
     3b8:	000017fd 	.word	0x000017fd
     3bc:	0001cac8 	.word	0x0001cac8
     3c0:	000163fd 	.word	0x000163fd
     3c4:	0001cafc 	.word	0x0001cafc
     3c8:	0001cb18 	.word	0x0001cb18
     3cc:	000016c1 	.word	0x000016c1

000003d0 <ble_app_transparent>:

/*** ble_app_transparent ********************************************************
 \brief      BLE Transparent UART Application
********************************************************************************/
void ble_app_transparent(void)
{
     3d0:	b570      	push	{r4, r5, r6, lr}
	printf("\r\nStarting BLE Transparent UART Application...\r\n") ;
     3d2:	4834      	ldr	r0, [pc, #208]	; (4a4 <ble_app_transparent+0xd4>)
     3d4:	4b34      	ldr	r3, [pc, #208]	; (4a8 <ble_app_transparent+0xd8>)
     3d6:	4798      	blx	r3
	
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     3d8:	4b34      	ldr	r3, [pc, #208]	; (4ac <ble_app_transparent+0xdc>)
     3da:	4798      	blx	r3
     3dc:	2800      	cmp	r0, #0
     3de:	d101      	bne.n	3e4 <ble_app_transparent+0x14>
     3e0:	4b33      	ldr	r3, [pc, #204]	; (4b0 <ble_app_transparent+0xe0>)
     3e2:	4798      	blx	r3
	if (!RN487x_RebootCmd()) RN487x_HandleComIssue() ;
     3e4:	4b33      	ldr	r3, [pc, #204]	; (4b4 <ble_app_transparent+0xe4>)
     3e6:	4798      	blx	r3
     3e8:	2800      	cmp	r0, #0
     3ea:	d101      	bne.n	3f0 <ble_app_transparent+0x20>
     3ec:	4b30      	ldr	r3, [pc, #192]	; (4b0 <ble_app_transparent+0xe0>)
     3ee:	4798      	blx	r3
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     3f0:	4b2e      	ldr	r3, [pc, #184]	; (4ac <ble_app_transparent+0xdc>)
     3f2:	4798      	blx	r3
     3f4:	2800      	cmp	r0, #0
     3f6:	d101      	bne.n	3fc <ble_app_transparent+0x2c>
     3f8:	4b2d      	ldr	r3, [pc, #180]	; (4b0 <ble_app_transparent+0xe0>)
     3fa:	4798      	blx	r3
	
	// set serialized name
	RN487x_SendCmd("S-,SAMR34\r\n", 11) ;
     3fc:	210b      	movs	r1, #11
     3fe:	482e      	ldr	r0, [pc, #184]	; (4b8 <ble_app_transparent+0xe8>)
     400:	4b2e      	ldr	r3, [pc, #184]	; (4bc <ble_app_transparent+0xec>)
     402:	4798      	blx	r3
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     404:	4b2e      	ldr	r3, [pc, #184]	; (4c0 <ble_app_transparent+0xf0>)
     406:	4798      	blx	r3
     408:	2800      	cmp	r0, #0
     40a:	d101      	bne.n	410 <ble_app_transparent+0x40>
     40c:	4b28      	ldr	r3, [pc, #160]	; (4b0 <ble_app_transparent+0xe0>)
     40e:	4798      	blx	r3
	// enable device information profile (0x80) and transparent service (0x40), bitmap = 0x80 | 0x40 = 0xC0
	RN487x_SendCmd("SS,C0\r\n", 7) ;
     410:	2107      	movs	r1, #7
     412:	482c      	ldr	r0, [pc, #176]	; (4c4 <ble_app_transparent+0xf4>)
     414:	4b29      	ldr	r3, [pc, #164]	; (4bc <ble_app_transparent+0xec>)
     416:	4798      	blx	r3
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     418:	4b29      	ldr	r3, [pc, #164]	; (4c0 <ble_app_transparent+0xf0>)
     41a:	4798      	blx	r3
     41c:	2800      	cmp	r0, #0
     41e:	d101      	bne.n	424 <ble_app_transparent+0x54>
     420:	4b23      	ldr	r3, [pc, #140]	; (4b0 <ble_app_transparent+0xe0>)
     422:	4798      	blx	r3
	// reboot device
	if (!RN487x_RebootCmd()) RN487x_HandleComIssue() ;
     424:	4b23      	ldr	r3, [pc, #140]	; (4b4 <ble_app_transparent+0xe4>)
     426:	4798      	blx	r3
     428:	2800      	cmp	r0, #0
     42a:	d101      	bne.n	430 <ble_app_transparent+0x60>
     42c:	4b20      	ldr	r3, [pc, #128]	; (4b0 <ble_app_transparent+0xe0>)
     42e:	4798      	blx	r3
	// User interaction message
	printf("\r\n- Open Microchip SmartData App or BLE Terminal App") ;
     430:	4825      	ldr	r0, [pc, #148]	; (4c8 <ble_app_transparent+0xf8>)
     432:	4c26      	ldr	r4, [pc, #152]	; (4cc <ble_app_transparent+0xfc>)
     434:	47a0      	blx	r4
	printf("\r\n- Initiate a BLE connection from the App with SAMR34_xxxx peripheral device") ;
     436:	4826      	ldr	r0, [pc, #152]	; (4d0 <ble_app_transparent+0x100>)
     438:	47a0      	blx	r4
	printf("\r\n- Make sure to communicate over the Transparent UART Service (49535343-1E4D-4BD9-BA61-23C647249616)") ;
     43a:	4826      	ldr	r0, [pc, #152]	; (4d4 <ble_app_transparent+0x104>)
     43c:	47a0      	blx	r4
	printf("\r\n- Over the chat, exchange text message from one device to the other\r\n") ;
     43e:	4826      	ldr	r0, [pc, #152]	; (4d8 <ble_app_transparent+0x108>)
     440:	4b19      	ldr	r3, [pc, #100]	; (4a8 <ble_app_transparent+0xd8>)
     442:	4798      	blx	r3
	// stay in this app forever
	while(1)
	{
		// verify if there is any character received from the user
		if ((-1) != (rxChar = sio2host_getchar_nowait()))
     444:	4d25      	ldr	r5, [pc, #148]	; (4dc <ble_app_transparent+0x10c>)
		{
			if (RN487x_IsConnected())
     446:	4e26      	ldr	r6, [pc, #152]	; (4e0 <ble_app_transparent+0x110>)
     448:	e025      	b.n	496 <ble_app_transparent+0xc6>
				usart_write_wait(&ble_usart_instance, (uint16_t)rxChar) ;
			}
		}
		
		// verify if there is any character received from the module
		if (ble_usart_is_rx_ready(&ble_usart_instance))
     44a:	4826      	ldr	r0, [pc, #152]	; (4e4 <ble_app_transparent+0x114>)
     44c:	4b26      	ldr	r3, [pc, #152]	; (4e8 <ble_app_transparent+0x118>)
     44e:	4798      	blx	r3
     450:	2800      	cmp	r0, #0
     452:	d10c      	bne.n	46e <ble_app_transparent+0x9e>
		if ((-1) != (rxChar = sio2host_getchar_nowait()))
     454:	47a8      	blx	r5
     456:	6020      	str	r0, [r4, #0]
     458:	1c43      	adds	r3, r0, #1
     45a:	d0f6      	beq.n	44a <ble_app_transparent+0x7a>
			if (RN487x_IsConnected())
     45c:	47b0      	blx	r6
     45e:	2800      	cmp	r0, #0
     460:	d0f3      	beq.n	44a <ble_app_transparent+0x7a>
				usart_write_wait(&ble_usart_instance, (uint16_t)rxChar) ;
     462:	4b22      	ldr	r3, [pc, #136]	; (4ec <ble_app_transparent+0x11c>)
     464:	8819      	ldrh	r1, [r3, #0]
     466:	481f      	ldr	r0, [pc, #124]	; (4e4 <ble_app_transparent+0x114>)
     468:	4b21      	ldr	r3, [pc, #132]	; (4f0 <ble_app_transparent+0x120>)
     46a:	4798      	blx	r3
     46c:	e7ed      	b.n	44a <ble_app_transparent+0x7a>
		{
			memset(&ble_appBuffer, 0, sizeof(ble_appBuffer)) ;
     46e:	4c21      	ldr	r4, [pc, #132]	; (4f4 <ble_app_transparent+0x124>)
     470:	2264      	movs	r2, #100	; 0x64
     472:	2100      	movs	r1, #0
     474:	0020      	movs	r0, r4
     476:	4b20      	ldr	r3, [pc, #128]	; (4f8 <ble_app_transparent+0x128>)
     478:	4798      	blx	r3
     47a:	2264      	movs	r2, #100	; 0x64
     47c:	0021      	movs	r1, r4
     47e:	4819      	ldr	r0, [pc, #100]	; (4e4 <ble_app_transparent+0x114>)
     480:	4b1e      	ldr	r3, [pc, #120]	; (4fc <ble_app_transparent+0x12c>)
     482:	4798      	blx	r3
			usart_serial_read_packet(&ble_usart_instance, &ble_appBuffer[0], sizeof(ble_appBuffer)) ;
			// filter asynchronous status message like %CONNECT, ...
			if (!RN487x_FilterMessage(&ble_appBuffer[0], strlen(ble_appBuffer)))
     484:	0020      	movs	r0, r4
     486:	4b1e      	ldr	r3, [pc, #120]	; (500 <ble_app_transparent+0x130>)
     488:	4798      	blx	r3
     48a:	b2c1      	uxtb	r1, r0
     48c:	0020      	movs	r0, r4
     48e:	4b1d      	ldr	r3, [pc, #116]	; (504 <ble_app_transparent+0x134>)
     490:	4798      	blx	r3
     492:	2800      	cmp	r0, #0
     494:	d001      	beq.n	49a <ble_app_transparent+0xca>
		if ((-1) != (rxChar = sio2host_getchar_nowait()))
     496:	4c15      	ldr	r4, [pc, #84]	; (4ec <ble_app_transparent+0x11c>)
     498:	e7dc      	b.n	454 <ble_app_transparent+0x84>
			{
				printf(ANSI_BRIGHT_BLUE_BG_COLOR ">> %s\r\n" ANSI_RESET_COLOR, ble_appBuffer) ;
     49a:	4916      	ldr	r1, [pc, #88]	; (4f4 <ble_app_transparent+0x124>)
     49c:	481a      	ldr	r0, [pc, #104]	; (508 <ble_app_transparent+0x138>)
     49e:	4b0b      	ldr	r3, [pc, #44]	; (4cc <ble_app_transparent+0xfc>)
     4a0:	4798      	blx	r3
     4a2:	e7f8      	b.n	496 <ble_app_transparent+0xc6>
     4a4:	0001d318 	.word	0x0001d318
     4a8:	000164c1 	.word	0x000164c1
     4ac:	000017c9 	.word	0x000017c9
     4b0:	000016c1 	.word	0x000016c1
     4b4:	00001931 	.word	0x00001931
     4b8:	0001d348 	.word	0x0001d348
     4bc:	00001905 	.word	0x00001905
     4c0:	0000183d 	.word	0x0000183d
     4c4:	0001d354 	.word	0x0001d354
     4c8:	0001d35c 	.word	0x0001d35c
     4cc:	000163fd 	.word	0x000163fd
     4d0:	0001d394 	.word	0x0001d394
     4d4:	0001d3e4 	.word	0x0001d3e4
     4d8:	0001d44c 	.word	0x0001d44c
     4dc:	00004cd9 	.word	0x00004cd9
     4e0:	000016d5 	.word	0x000016d5
     4e4:	200010e4 	.word	0x200010e4
     4e8:	00000e39 	.word	0x00000e39
     4ec:	20000a40 	.word	0x20000a40
     4f0:	00003739 	.word	0x00003739
     4f4:	200009dc 	.word	0x200009dc
     4f8:	00016349 	.word	0x00016349
     4fc:	00003885 	.word	0x00003885
     500:	00016819 	.word	0x00016819
     504:	000018b1 	.word	0x000018b1
     508:	0001d494 	.word	0x0001d494

0000050c <ble_app_scan>:

/*** ble_app_scan ***************************************************************
 \brief      BLE Scan Application
********************************************************************************/
void ble_app_scan(void)
{
     50c:	b570      	push	{r4, r5, r6, lr}
	printf("\r\nStarting BLE Scan Application...\r\n") ;
     50e:	4834      	ldr	r0, [pc, #208]	; (5e0 <ble_app_scan+0xd4>)
     510:	4b34      	ldr	r3, [pc, #208]	; (5e4 <ble_app_scan+0xd8>)
     512:	4798      	blx	r3
	
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     514:	4b34      	ldr	r3, [pc, #208]	; (5e8 <ble_app_scan+0xdc>)
     516:	4798      	blx	r3
     518:	2800      	cmp	r0, #0
     51a:	d101      	bne.n	520 <ble_app_scan+0x14>
     51c:	4b33      	ldr	r3, [pc, #204]	; (5ec <ble_app_scan+0xe0>)
     51e:	4798      	blx	r3
	if (!RN487x_RebootCmd()) RN487x_HandleComIssue() ;
     520:	4b33      	ldr	r3, [pc, #204]	; (5f0 <ble_app_scan+0xe4>)
     522:	4798      	blx	r3
     524:	2800      	cmp	r0, #0
     526:	d101      	bne.n	52c <ble_app_scan+0x20>
     528:	4b30      	ldr	r3, [pc, #192]	; (5ec <ble_app_scan+0xe0>)
     52a:	4798      	blx	r3
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     52c:	4b2e      	ldr	r3, [pc, #184]	; (5e8 <ble_app_scan+0xdc>)
     52e:	4798      	blx	r3
     530:	2800      	cmp	r0, #0
     532:	d101      	bne.n	538 <ble_app_scan+0x2c>
     534:	4b2d      	ldr	r3, [pc, #180]	; (5ec <ble_app_scan+0xe0>)
     536:	4798      	blx	r3
	
	// remove GATT service
	RN487x_SendCmd("SS,00\r\n", 7) ;
     538:	2107      	movs	r1, #7
     53a:	482e      	ldr	r0, [pc, #184]	; (5f4 <ble_app_scan+0xe8>)
     53c:	4b2e      	ldr	r3, [pc, #184]	; (5f8 <ble_app_scan+0xec>)
     53e:	4798      	blx	r3
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     540:	4b2e      	ldr	r3, [pc, #184]	; (5fc <ble_app_scan+0xf0>)
     542:	4798      	blx	r3
     544:	2800      	cmp	r0, #0
     546:	d101      	bne.n	54c <ble_app_scan+0x40>
     548:	4b28      	ldr	r3, [pc, #160]	; (5ec <ble_app_scan+0xe0>)
     54a:	4798      	blx	r3
	// set passive scan (0x0200) and does not filter out duplicate scan results (0x0400), bitmap = 0x0200 | 0x0400 = 0x0600
	RN487x_SendCmd("SR,0600\r\n", 9) ;
     54c:	2109      	movs	r1, #9
     54e:	482c      	ldr	r0, [pc, #176]	; (600 <ble_app_scan+0xf4>)
     550:	4b29      	ldr	r3, [pc, #164]	; (5f8 <ble_app_scan+0xec>)
     552:	4798      	blx	r3
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     554:	4b29      	ldr	r3, [pc, #164]	; (5fc <ble_app_scan+0xf0>)
     556:	4798      	blx	r3
     558:	2800      	cmp	r0, #0
     55a:	d101      	bne.n	560 <ble_app_scan+0x54>
     55c:	4b23      	ldr	r3, [pc, #140]	; (5ec <ble_app_scan+0xe0>)
     55e:	4798      	blx	r3
	// reboot device
	if (!RN487x_RebootCmd()) RN487x_HandleComIssue() ;
     560:	4b23      	ldr	r3, [pc, #140]	; (5f0 <ble_app_scan+0xe4>)
     562:	4798      	blx	r3
     564:	2800      	cmp	r0, #0
     566:	d101      	bne.n	56c <ble_app_scan+0x60>
     568:	4b20      	ldr	r3, [pc, #128]	; (5ec <ble_app_scan+0xe0>)
     56a:	4798      	blx	r3
	// enter into command mode
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     56c:	4b1e      	ldr	r3, [pc, #120]	; (5e8 <ble_app_scan+0xdc>)
     56e:	4798      	blx	r3
     570:	2800      	cmp	r0, #0
     572:	d101      	bne.n	578 <ble_app_scan+0x6c>
     574:	4b1d      	ldr	r3, [pc, #116]	; (5ec <ble_app_scan+0xe0>)
     576:	4798      	blx	r3
	// stop advertising
	RN487x_SendCmd("Y\r\n", 3) ;
     578:	2103      	movs	r1, #3
     57a:	4822      	ldr	r0, [pc, #136]	; (604 <ble_app_scan+0xf8>)
     57c:	4b1e      	ldr	r3, [pc, #120]	; (5f8 <ble_app_scan+0xec>)
     57e:	4798      	blx	r3
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     580:	4b1e      	ldr	r3, [pc, #120]	; (5fc <ble_app_scan+0xf0>)
     582:	4798      	blx	r3
     584:	2800      	cmp	r0, #0
     586:	d101      	bne.n	58c <ble_app_scan+0x80>
     588:	4b18      	ldr	r3, [pc, #96]	; (5ec <ble_app_scan+0xe0>)
     58a:	4798      	blx	r3

	// User interaction message
	printf("\r\n- Initiate a scan with F command") ;
     58c:	481e      	ldr	r0, [pc, #120]	; (608 <ble_app_scan+0xfc>)
     58e:	4c1f      	ldr	r4, [pc, #124]	; (60c <ble_app_scan+0x100>)
     590:	47a0      	blx	r4
	printf("\r\n- Stop the active scan with X command") ;
     592:	481f      	ldr	r0, [pc, #124]	; (610 <ble_app_scan+0x104>)
     594:	47a0      	blx	r4
	printf("\r\n>> ") ;
     596:	481f      	ldr	r0, [pc, #124]	; (614 <ble_app_scan+0x108>)
     598:	47a0      	blx	r4

	while(1)
	{
		// verify if there is any character received from the user
		if ((-1) != (rxChar = sio2host_getchar_nowait()))
     59a:	4e1f      	ldr	r6, [pc, #124]	; (618 <ble_app_scan+0x10c>)
		{
			usart_write_wait(&ble_usart_instance, (uint16_t)rxChar) ;
     59c:	4c1f      	ldr	r4, [pc, #124]	; (61c <ble_app_scan+0x110>)
     59e:	e01c      	b.n	5da <ble_app_scan+0xce>
		}
	
		// verify if there is any character received from the module
		if (ble_usart_is_rx_ready(&ble_usart_instance))
     5a0:	481e      	ldr	r0, [pc, #120]	; (61c <ble_app_scan+0x110>)
     5a2:	4b1f      	ldr	r3, [pc, #124]	; (620 <ble_app_scan+0x114>)
     5a4:	4798      	blx	r3
     5a6:	2800      	cmp	r0, #0
     5a8:	d108      	bne.n	5bc <ble_app_scan+0xb0>
		if ((-1) != (rxChar = sio2host_getchar_nowait()))
     5aa:	47b0      	blx	r6
     5ac:	6028      	str	r0, [r5, #0]
     5ae:	1c43      	adds	r3, r0, #1
     5b0:	d0f6      	beq.n	5a0 <ble_app_scan+0x94>
			usart_write_wait(&ble_usart_instance, (uint16_t)rxChar) ;
     5b2:	b281      	uxth	r1, r0
     5b4:	0020      	movs	r0, r4
     5b6:	4b1b      	ldr	r3, [pc, #108]	; (624 <ble_app_scan+0x118>)
     5b8:	4798      	blx	r3
     5ba:	e7f1      	b.n	5a0 <ble_app_scan+0x94>
		{
			memset(&ble_appBuffer, 0, sizeof(ble_appBuffer)) ;
     5bc:	4d1a      	ldr	r5, [pc, #104]	; (628 <ble_app_scan+0x11c>)
     5be:	2264      	movs	r2, #100	; 0x64
     5c0:	2100      	movs	r1, #0
     5c2:	0028      	movs	r0, r5
     5c4:	4b19      	ldr	r3, [pc, #100]	; (62c <ble_app_scan+0x120>)
     5c6:	4798      	blx	r3
     5c8:	2264      	movs	r2, #100	; 0x64
     5ca:	0029      	movs	r1, r5
     5cc:	4813      	ldr	r0, [pc, #76]	; (61c <ble_app_scan+0x110>)
     5ce:	4b18      	ldr	r3, [pc, #96]	; (630 <ble_app_scan+0x124>)
     5d0:	4798      	blx	r3
			usart_serial_read_packet(&ble_usart_instance, &ble_appBuffer[0], sizeof(ble_appBuffer)) ;
			sio2host_tx(&ble_appBuffer[0], sizeof(ble_appBuffer)) ;
     5d2:	2164      	movs	r1, #100	; 0x64
     5d4:	0028      	movs	r0, r5
     5d6:	4b17      	ldr	r3, [pc, #92]	; (634 <ble_app_scan+0x128>)
     5d8:	4798      	blx	r3
		if ((-1) != (rxChar = sio2host_getchar_nowait()))
     5da:	4d17      	ldr	r5, [pc, #92]	; (638 <ble_app_scan+0x12c>)
     5dc:	e7e5      	b.n	5aa <ble_app_scan+0x9e>
     5de:	46c0      	nop			; (mov r8, r8)
     5e0:	0001d04c 	.word	0x0001d04c
     5e4:	000164c1 	.word	0x000164c1
     5e8:	000017c9 	.word	0x000017c9
     5ec:	000016c1 	.word	0x000016c1
     5f0:	00001931 	.word	0x00001931
     5f4:	0001d070 	.word	0x0001d070
     5f8:	00001905 	.word	0x00001905
     5fc:	0000183d 	.word	0x0000183d
     600:	0001d078 	.word	0x0001d078
     604:	0001ca94 	.word	0x0001ca94
     608:	0001d084 	.word	0x0001d084
     60c:	000163fd 	.word	0x000163fd
     610:	0001d0a8 	.word	0x0001d0a8
     614:	0001d0d0 	.word	0x0001d0d0
     618:	00004cd9 	.word	0x00004cd9
     61c:	200010e4 	.word	0x200010e4
     620:	00000e39 	.word	0x00000e39
     624:	00003739 	.word	0x00003739
     628:	200009dc 	.word	0x200009dc
     62c:	00016349 	.word	0x00016349
     630:	00003885 	.word	0x00003885
     634:	00004bf9 	.word	0x00004bf9
     638:	20000a40 	.word	0x20000a40

0000063c <ble_app_search>:

/*** ble_app_search *************************************************************
 \brief      BLE Search Application
********************************************************************************/
void ble_app_search(bool connect)
{
     63c:	b5f0      	push	{r4, r5, r6, r7, lr}
     63e:	46c6      	mov	lr, r8
     640:	b500      	push	{lr}
     642:	b086      	sub	sp, #24
     644:	4680      	mov	r8, r0
	printf("\r\nStarting BLE Search Application...\r\n") ;
     646:	4867      	ldr	r0, [pc, #412]	; (7e4 <ble_app_search+0x1a8>)
     648:	4b67      	ldr	r3, [pc, #412]	; (7e8 <ble_app_search+0x1ac>)
     64a:	4798      	blx	r3
	
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     64c:	4b67      	ldr	r3, [pc, #412]	; (7ec <ble_app_search+0x1b0>)
     64e:	4798      	blx	r3
     650:	2800      	cmp	r0, #0
     652:	d100      	bne.n	656 <ble_app_search+0x1a>
     654:	e085      	b.n	762 <ble_app_search+0x126>
	if (!RN487x_RebootCmd()) RN487x_HandleComIssue() ;
     656:	4b66      	ldr	r3, [pc, #408]	; (7f0 <ble_app_search+0x1b4>)
     658:	4798      	blx	r3
     65a:	2800      	cmp	r0, #0
     65c:	d100      	bne.n	660 <ble_app_search+0x24>
     65e:	e083      	b.n	768 <ble_app_search+0x12c>
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     660:	4b62      	ldr	r3, [pc, #392]	; (7ec <ble_app_search+0x1b0>)
     662:	4798      	blx	r3
     664:	2800      	cmp	r0, #0
     666:	d100      	bne.n	66a <ble_app_search+0x2e>
     668:	e081      	b.n	76e <ble_app_search+0x132>
	
	// remove GATT service
	RN487x_SendCmd("SS,00\r\n", 7) ;
     66a:	2107      	movs	r1, #7
     66c:	4861      	ldr	r0, [pc, #388]	; (7f4 <ble_app_search+0x1b8>)
     66e:	4b62      	ldr	r3, [pc, #392]	; (7f8 <ble_app_search+0x1bc>)
     670:	4798      	blx	r3
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     672:	4b62      	ldr	r3, [pc, #392]	; (7fc <ble_app_search+0x1c0>)
     674:	4798      	blx	r3
     676:	2800      	cmp	r0, #0
     678:	d07c      	beq.n	774 <ble_app_search+0x138>
	// set passive scan (0x0200) and does not filter out duplicate scan results (0x0400), bitmap = 0x0200 | 0x0400 = 0x0600
	RN487x_SendCmd("SR,0600\r\n", 9) ;
     67a:	2109      	movs	r1, #9
     67c:	4860      	ldr	r0, [pc, #384]	; (800 <ble_app_search+0x1c4>)
     67e:	4b5e      	ldr	r3, [pc, #376]	; (7f8 <ble_app_search+0x1bc>)
     680:	4798      	blx	r3
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     682:	4b5e      	ldr	r3, [pc, #376]	; (7fc <ble_app_search+0x1c0>)
     684:	4798      	blx	r3
     686:	2800      	cmp	r0, #0
     688:	d077      	beq.n	77a <ble_app_search+0x13e>
	// reboot device
	if (!RN487x_RebootCmd()) RN487x_HandleComIssue() ;
     68a:	4b59      	ldr	r3, [pc, #356]	; (7f0 <ble_app_search+0x1b4>)
     68c:	4798      	blx	r3
     68e:	2800      	cmp	r0, #0
     690:	d076      	beq.n	780 <ble_app_search+0x144>
	// enter into command mode
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     692:	4b56      	ldr	r3, [pc, #344]	; (7ec <ble_app_search+0x1b0>)
     694:	4798      	blx	r3
     696:	2800      	cmp	r0, #0
     698:	d075      	beq.n	786 <ble_app_search+0x14a>
	// stop advertising
	RN487x_SendCmd("Y\r\n", 3) ;
     69a:	2103      	movs	r1, #3
     69c:	4859      	ldr	r0, [pc, #356]	; (804 <ble_app_search+0x1c8>)
     69e:	4b56      	ldr	r3, [pc, #344]	; (7f8 <ble_app_search+0x1bc>)
     6a0:	4798      	blx	r3
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     6a2:	4b56      	ldr	r3, [pc, #344]	; (7fc <ble_app_search+0x1c0>)
     6a4:	4798      	blx	r3
     6a6:	2800      	cmp	r0, #0
     6a8:	d070      	beq.n	78c <ble_app_search+0x150>

	// User interaction message
	printf("\r\n- Enter the MAC address of the Bluetooth device you want to search for (BD_ADDR format: 11:22:33:44:55:66)") ;
     6aa:	4857      	ldr	r0, [pc, #348]	; (808 <ble_app_search+0x1cc>)
     6ac:	4c57      	ldr	r4, [pc, #348]	; (80c <ble_app_search+0x1d0>)
     6ae:	47a0      	blx	r4
	printf("\r\n>> ") ;
     6b0:	4857      	ldr	r0, [pc, #348]	; (810 <ble_app_search+0x1d4>)
     6b2:	47a0      	blx	r4
     6b4:	2400      	movs	r4, #0
	uint8_t bdAddr[12] ;//"641CB015C633";
	uint8_t bdAddrExtracted[12] ;	
	uint8_t rxCnt = 0 ;
	while (rxCnt < 12)
	{
		rxChar = sio2host_getchar() ;
     6b6:	4f57      	ldr	r7, [pc, #348]	; (814 <ble_app_search+0x1d8>)
     6b8:	4e57      	ldr	r6, [pc, #348]	; (818 <ble_app_search+0x1dc>)
		if (isHexFormat(rxChar))
     6ba:	4d58      	ldr	r5, [pc, #352]	; (81c <ble_app_search+0x1e0>)
		rxChar = sio2host_getchar() ;
     6bc:	47b8      	blx	r7
     6be:	6030      	str	r0, [r6, #0]
		if (isHexFormat(rxChar))
     6c0:	47a8      	blx	r5
     6c2:	2800      	cmp	r0, #0
     6c4:	d165      	bne.n	792 <ble_app_search+0x156>
	while (rxCnt < 12)
     6c6:	b2e3      	uxtb	r3, r4
     6c8:	2b0b      	cmp	r3, #11
     6ca:	d9f7      	bls.n	6bc <ble_app_search+0x80>
		{
			bdAddr[rxCnt] = convertHexToUpperCase(rxChar) ;
			rxCnt++ ;
		}
	}
	printf("\r\nStart searching for ") ;
     6cc:	4854      	ldr	r0, [pc, #336]	; (820 <ble_app_search+0x1e4>)
     6ce:	4b4f      	ldr	r3, [pc, #316]	; (80c <ble_app_search+0x1d0>)
     6d0:	4798      	blx	r3
	sio2host_tx(&bdAddr[0], sizeof(bdAddr)) ;
     6d2:	210c      	movs	r1, #12
     6d4:	a803      	add	r0, sp, #12
     6d6:	4b53      	ldr	r3, [pc, #332]	; (824 <ble_app_search+0x1e8>)
     6d8:	4798      	blx	r3
	printf("\r\n") ;
     6da:	4853      	ldr	r0, [pc, #332]	; (828 <ble_app_search+0x1ec>)
     6dc:	4b42      	ldr	r3, [pc, #264]	; (7e8 <ble_app_search+0x1ac>)
     6de:	4798      	blx	r3
	// start scanning
	RN487x_SendCmd("F\r\n", 3) ;
     6e0:	2103      	movs	r1, #3
     6e2:	4852      	ldr	r0, [pc, #328]	; (82c <ble_app_search+0x1f0>)
     6e4:	4b44      	ldr	r3, [pc, #272]	; (7f8 <ble_app_search+0x1bc>)
     6e6:	4798      	blx	r3
	while(1)
	{
		// verify if there is any character received from the module
		if (ble_usart_is_rx_ready(&ble_usart_instance))
     6e8:	4c51      	ldr	r4, [pc, #324]	; (830 <ble_app_search+0x1f4>)
		{
			memset(&ble_appBuffer, 0, sizeof(ble_appBuffer)) ;
     6ea:	4d52      	ldr	r5, [pc, #328]	; (834 <ble_app_search+0x1f8>)
			usart_serial_read_packet(&ble_usart_instance, &ble_appBuffer[0], sizeof(ble_appBuffer)) ;
			sio2host_tx(&ble_appBuffer[0], sizeof(ble_appBuffer)) ;

			memset(&bdAddrExtracted, 0, sizeof(bdAddrExtracted)) ;
			memcpy(bdAddrExtracted, &ble_appBuffer[1], sizeof(bdAddrExtracted)) ;
     6ec:	1c6e      	adds	r6, r5, #1
		if (ble_usart_is_rx_ready(&ble_usart_instance))
     6ee:	4f52      	ldr	r7, [pc, #328]	; (838 <ble_app_search+0x1fc>)
     6f0:	0020      	movs	r0, r4
     6f2:	47b8      	blx	r7
     6f4:	2800      	cmp	r0, #0
     6f6:	d0fb      	beq.n	6f0 <ble_app_search+0xb4>
			memset(&ble_appBuffer, 0, sizeof(ble_appBuffer)) ;
     6f8:	2264      	movs	r2, #100	; 0x64
     6fa:	2100      	movs	r1, #0
     6fc:	0028      	movs	r0, r5
     6fe:	4b4f      	ldr	r3, [pc, #316]	; (83c <ble_app_search+0x200>)
     700:	4798      	blx	r3
     702:	2264      	movs	r2, #100	; 0x64
     704:	0029      	movs	r1, r5
     706:	484a      	ldr	r0, [pc, #296]	; (830 <ble_app_search+0x1f4>)
     708:	4b4d      	ldr	r3, [pc, #308]	; (840 <ble_app_search+0x204>)
     70a:	4798      	blx	r3
			sio2host_tx(&ble_appBuffer[0], sizeof(ble_appBuffer)) ;
     70c:	2164      	movs	r1, #100	; 0x64
     70e:	0028      	movs	r0, r5
     710:	4b44      	ldr	r3, [pc, #272]	; (824 <ble_app_search+0x1e8>)
     712:	4798      	blx	r3
			memcpy(bdAddrExtracted, &ble_appBuffer[1], sizeof(bdAddrExtracted)) ;
     714:	220c      	movs	r2, #12
     716:	0031      	movs	r1, r6
     718:	4668      	mov	r0, sp
     71a:	4b4a      	ldr	r3, [pc, #296]	; (844 <ble_app_search+0x208>)
     71c:	4798      	blx	r3
			if (strncmp(bdAddrExtracted, bdAddr, 12) == 0)
     71e:	220c      	movs	r2, #12
     720:	a903      	add	r1, sp, #12
     722:	4668      	mov	r0, sp
     724:	4b48      	ldr	r3, [pc, #288]	; (848 <ble_app_search+0x20c>)
     726:	4798      	blx	r3
     728:	2800      	cmp	r0, #0
     72a:	d1e0      	bne.n	6ee <ble_app_search+0xb2>
			{
				printf(ANSI_BRIGHT_GREEN_FG_COLOR "\r\nDevice %s found !" ANSI_RESET_COLOR, bdAddr) ;
     72c:	a903      	add	r1, sp, #12
     72e:	4847      	ldr	r0, [pc, #284]	; (84c <ble_app_search+0x210>)
     730:	4c36      	ldr	r4, [pc, #216]	; (80c <ble_app_search+0x1d0>)
     732:	47a0      	blx	r4
				printf("\r\nStop scanning.") ;				
     734:	4846      	ldr	r0, [pc, #280]	; (850 <ble_app_search+0x214>)
     736:	47a0      	blx	r4
				// stop scanning
				RN487x_SendCmd("X\r\n", 3) ;
     738:	2103      	movs	r1, #3
     73a:	4846      	ldr	r0, [pc, #280]	; (854 <ble_app_search+0x218>)
     73c:	4b2e      	ldr	r3, [pc, #184]	; (7f8 <ble_app_search+0x1bc>)
     73e:	4798      	blx	r3
				if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     740:	4b2e      	ldr	r3, [pc, #184]	; (7fc <ble_app_search+0x1c0>)
     742:	4798      	blx	r3
     744:	2800      	cmp	r0, #0
     746:	d02e      	beq.n	7a6 <ble_app_search+0x16a>
				if (!connect)
     748:	4643      	mov	r3, r8
     74a:	2b00      	cmp	r3, #0
     74c:	d12e      	bne.n	7ac <ble_app_search+0x170>
				{
					printf("\r\nEnd of Search Application.") ;
     74e:	4842      	ldr	r0, [pc, #264]	; (858 <ble_app_search+0x21c>)
     750:	4b2e      	ldr	r3, [pc, #184]	; (80c <ble_app_search+0x1d0>)
     752:	4798      	blx	r3
					// back to default data mode
					if (!RN487x_EnterDataMode()) RN487x_HandleComIssue() ;
     754:	4b41      	ldr	r3, [pc, #260]	; (85c <ble_app_search+0x220>)
     756:	4798      	blx	r3
     758:	2800      	cmp	r0, #0
     75a:	d13f      	bne.n	7dc <ble_app_search+0x1a0>
     75c:	4b40      	ldr	r3, [pc, #256]	; (860 <ble_app_search+0x224>)
     75e:	4798      	blx	r3
     760:	e03c      	b.n	7dc <ble_app_search+0x1a0>
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     762:	4b3f      	ldr	r3, [pc, #252]	; (860 <ble_app_search+0x224>)
     764:	4798      	blx	r3
     766:	e776      	b.n	656 <ble_app_search+0x1a>
	if (!RN487x_RebootCmd()) RN487x_HandleComIssue() ;
     768:	4b3d      	ldr	r3, [pc, #244]	; (860 <ble_app_search+0x224>)
     76a:	4798      	blx	r3
     76c:	e778      	b.n	660 <ble_app_search+0x24>
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     76e:	4b3c      	ldr	r3, [pc, #240]	; (860 <ble_app_search+0x224>)
     770:	4798      	blx	r3
     772:	e77a      	b.n	66a <ble_app_search+0x2e>
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     774:	4b3a      	ldr	r3, [pc, #232]	; (860 <ble_app_search+0x224>)
     776:	4798      	blx	r3
     778:	e77f      	b.n	67a <ble_app_search+0x3e>
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     77a:	4b39      	ldr	r3, [pc, #228]	; (860 <ble_app_search+0x224>)
     77c:	4798      	blx	r3
     77e:	e784      	b.n	68a <ble_app_search+0x4e>
	if (!RN487x_RebootCmd()) RN487x_HandleComIssue() ;
     780:	4b37      	ldr	r3, [pc, #220]	; (860 <ble_app_search+0x224>)
     782:	4798      	blx	r3
     784:	e785      	b.n	692 <ble_app_search+0x56>
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     786:	4b36      	ldr	r3, [pc, #216]	; (860 <ble_app_search+0x224>)
     788:	4798      	blx	r3
     78a:	e786      	b.n	69a <ble_app_search+0x5e>
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     78c:	4b34      	ldr	r3, [pc, #208]	; (860 <ble_app_search+0x224>)
     78e:	4798      	blx	r3
     790:	e78b      	b.n	6aa <ble_app_search+0x6e>
			bdAddr[rxCnt] = convertHexToUpperCase(rxChar) ;
     792:	4b21      	ldr	r3, [pc, #132]	; (818 <ble_app_search+0x1dc>)
     794:	7818      	ldrb	r0, [r3, #0]
     796:	4b33      	ldr	r3, [pc, #204]	; (864 <ble_app_search+0x228>)
     798:	4798      	blx	r3
     79a:	ab03      	add	r3, sp, #12
     79c:	54e0      	strb	r0, [r4, r3]
     79e:	3401      	adds	r4, #1
	while (rxCnt < 12)
     7a0:	2c0c      	cmp	r4, #12
     7a2:	d18b      	bne.n	6bc <ble_app_search+0x80>
     7a4:	e792      	b.n	6cc <ble_app_search+0x90>
				if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     7a6:	4b2e      	ldr	r3, [pc, #184]	; (860 <ble_app_search+0x224>)
     7a8:	4798      	blx	r3
     7aa:	e7cd      	b.n	748 <ble_app_search+0x10c>
					break ;					
				}
				else
				{
					printf("\r\nTrying to connect to the peer device ...") ;
     7ac:	482e      	ldr	r0, [pc, #184]	; (868 <ble_app_search+0x22c>)
     7ae:	4b17      	ldr	r3, [pc, #92]	; (80c <ble_app_search+0x1d0>)
     7b0:	4798      	blx	r3
					if (!RN487x_Connect(1, &bdAddr))
     7b2:	a903      	add	r1, sp, #12
     7b4:	2001      	movs	r0, #1
     7b6:	4b2d      	ldr	r3, [pc, #180]	; (86c <ble_app_search+0x230>)
     7b8:	4798      	blx	r3
     7ba:	2800      	cmp	r0, #0
     7bc:	d109      	bne.n	7d2 <ble_app_search+0x196>
					{
						printf("\r\nUnable to connect. End of Search Application.") ;
     7be:	482c      	ldr	r0, [pc, #176]	; (870 <ble_app_search+0x234>)
     7c0:	4b12      	ldr	r3, [pc, #72]	; (80c <ble_app_search+0x1d0>)
     7c2:	4798      	blx	r3
						// back to default data mode
						if (!RN487x_EnterDataMode()) RN487x_HandleComIssue() ;
     7c4:	4b25      	ldr	r3, [pc, #148]	; (85c <ble_app_search+0x220>)
     7c6:	4798      	blx	r3
     7c8:	2800      	cmp	r0, #0
     7ca:	d105      	bne.n	7d8 <ble_app_search+0x19c>
     7cc:	4b24      	ldr	r3, [pc, #144]	; (860 <ble_app_search+0x224>)
     7ce:	4798      	blx	r3
     7d0:	e002      	b.n	7d8 <ble_app_search+0x19c>
					}
					else
					{
						printf("Connected to peer device.") ;
     7d2:	4828      	ldr	r0, [pc, #160]	; (874 <ble_app_search+0x238>)
     7d4:	4b0d      	ldr	r3, [pc, #52]	; (80c <ble_app_search+0x1d0>)
     7d6:	4798      	blx	r3
					}
					ble_app_print_menu() ;
     7d8:	4b27      	ldr	r3, [pc, #156]	; (878 <ble_app_search+0x23c>)
     7da:	4798      	blx	r3
					break ;
				}
			}
		}
	}
}
     7dc:	b006      	add	sp, #24
     7de:	bc04      	pop	{r2}
     7e0:	4690      	mov	r8, r2
     7e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     7e4:	0001d0d8 	.word	0x0001d0d8
     7e8:	000164c1 	.word	0x000164c1
     7ec:	000017c9 	.word	0x000017c9
     7f0:	00001931 	.word	0x00001931
     7f4:	0001d070 	.word	0x0001d070
     7f8:	00001905 	.word	0x00001905
     7fc:	0000183d 	.word	0x0000183d
     800:	0001d078 	.word	0x0001d078
     804:	0001ca94 	.word	0x0001ca94
     808:	0001d100 	.word	0x0001d100
     80c:	000163fd 	.word	0x000163fd
     810:	0001d0d0 	.word	0x0001d0d0
     814:	00004cb9 	.word	0x00004cb9
     818:	20000a40 	.word	0x20000a40
     81c:	000019ed 	.word	0x000019ed
     820:	0001d170 	.word	0x0001d170
     824:	00004bf9 	.word	0x00004bf9
     828:	0001d740 	.word	0x0001d740
     82c:	0001d188 	.word	0x0001d188
     830:	200010e4 	.word	0x200010e4
     834:	200009dc 	.word	0x200009dc
     838:	00000e39 	.word	0x00000e39
     83c:	00016349 	.word	0x00016349
     840:	00003885 	.word	0x00003885
     844:	00016225 	.word	0x00016225
     848:	0001687d 	.word	0x0001687d
     84c:	0001d18c 	.word	0x0001d18c
     850:	0001d1ac 	.word	0x0001d1ac
     854:	0001d1c0 	.word	0x0001d1c0
     858:	0001d1c4 	.word	0x0001d1c4
     85c:	000017fd 	.word	0x000017fd
     860:	000016c1 	.word	0x000016c1
     864:	00001a0f 	.word	0x00001a0f
     868:	0001d1e4 	.word	0x0001d1e4
     86c:	00001955 	.word	0x00001955
     870:	0001d210 	.word	0x0001d210
     874:	0001d240 	.word	0x0001d240
     878:	00000139 	.word	0x00000139

0000087c <ble_app_power_down>:

/*** ble_app_power_down *********************************************************
 \brief      BLE Power down mode
********************************************************************************/
void ble_app_power_down(void)
{
     87c:	b510      	push	{r4, lr}
	printf("\r\nPlacing BLE device immediately into dormant power-saving mode") ;
     87e:	4811      	ldr	r0, [pc, #68]	; (8c4 <ble_app_power_down+0x48>)
     880:	4b11      	ldr	r3, [pc, #68]	; (8c8 <ble_app_power_down+0x4c>)
     882:	4798      	blx	r3

	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     884:	4b11      	ldr	r3, [pc, #68]	; (8cc <ble_app_power_down+0x50>)
     886:	4798      	blx	r3
     888:	2800      	cmp	r0, #0
     88a:	d011      	beq.n	8b0 <ble_app_power_down+0x34>
	if (!RN487x_RebootCmd()) RN487x_HandleComIssue() ;
     88c:	4b10      	ldr	r3, [pc, #64]	; (8d0 <ble_app_power_down+0x54>)
     88e:	4798      	blx	r3
     890:	2800      	cmp	r0, #0
     892:	d010      	beq.n	8b6 <ble_app_power_down+0x3a>
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     894:	4b0d      	ldr	r3, [pc, #52]	; (8cc <ble_app_power_down+0x50>)
     896:	4798      	blx	r3
     898:	2800      	cmp	r0, #0
     89a:	d00f      	beq.n	8bc <ble_app_power_down+0x40>
	
	RN487x_SendCmd("O,0\r\n", 5) ;
     89c:	2105      	movs	r1, #5
     89e:	480d      	ldr	r0, [pc, #52]	; (8d4 <ble_app_power_down+0x58>)
     8a0:	4b0d      	ldr	r3, [pc, #52]	; (8d8 <ble_app_power_down+0x5c>)
     8a2:	4798      	blx	r3
	printf("\r\n") ;
     8a4:	480d      	ldr	r0, [pc, #52]	; (8dc <ble_app_power_down+0x60>)
     8a6:	4b0e      	ldr	r3, [pc, #56]	; (8e0 <ble_app_power_down+0x64>)
     8a8:	4798      	blx	r3
	ble_app_print_menu() ;
     8aa:	4b0e      	ldr	r3, [pc, #56]	; (8e4 <ble_app_power_down+0x68>)
     8ac:	4798      	blx	r3
}
     8ae:	bd10      	pop	{r4, pc}
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     8b0:	4b0d      	ldr	r3, [pc, #52]	; (8e8 <ble_app_power_down+0x6c>)
     8b2:	4798      	blx	r3
     8b4:	e7ea      	b.n	88c <ble_app_power_down+0x10>
	if (!RN487x_RebootCmd()) RN487x_HandleComIssue() ;
     8b6:	4b0c      	ldr	r3, [pc, #48]	; (8e8 <ble_app_power_down+0x6c>)
     8b8:	4798      	blx	r3
     8ba:	e7eb      	b.n	894 <ble_app_power_down+0x18>
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     8bc:	4b0a      	ldr	r3, [pc, #40]	; (8e8 <ble_app_power_down+0x6c>)
     8be:	4798      	blx	r3
     8c0:	e7ec      	b.n	89c <ble_app_power_down+0x20>
     8c2:	46c0      	nop			; (mov r8, r8)
     8c4:	0001ce60 	.word	0x0001ce60
     8c8:	000163fd 	.word	0x000163fd
     8cc:	000017c9 	.word	0x000017c9
     8d0:	00001931 	.word	0x00001931
     8d4:	0001cea0 	.word	0x0001cea0
     8d8:	00001905 	.word	0x00001905
     8dc:	0001d740 	.word	0x0001d740
     8e0:	000164c1 	.word	0x000164c1
     8e4:	00000139 	.word	0x00000139
     8e8:	000016c1 	.word	0x000016c1

000008ec <ble_app_power_up>:

/*** ble_app_power_up ***********************************************************
 \brief      BLE Power up mode
********************************************************************************/
void ble_app_power_up(void)
{
     8ec:	b510      	push	{r4, lr}
	printf("\r\nWaking up BLE device from dormant power-saving mode") ;
     8ee:	4805      	ldr	r0, [pc, #20]	; (904 <ble_app_power_up+0x18>)
     8f0:	4b05      	ldr	r3, [pc, #20]	; (908 <ble_app_power_up+0x1c>)
     8f2:	4798      	blx	r3
	RN487x_Init() ;
     8f4:	4b05      	ldr	r3, [pc, #20]	; (90c <ble_app_power_up+0x20>)
     8f6:	4798      	blx	r3
	printf("\r\n") ;
     8f8:	4805      	ldr	r0, [pc, #20]	; (910 <ble_app_power_up+0x24>)
     8fa:	4b06      	ldr	r3, [pc, #24]	; (914 <ble_app_power_up+0x28>)
     8fc:	4798      	blx	r3
	ble_app_print_menu() ;
     8fe:	4b06      	ldr	r3, [pc, #24]	; (918 <ble_app_power_up+0x2c>)
     900:	4798      	blx	r3
}
     902:	bd10      	pop	{r4, pc}
     904:	0001cea8 	.word	0x0001cea8
     908:	000163fd 	.word	0x000163fd
     90c:	0000179d 	.word	0x0000179d
     910:	0001d740 	.word	0x0001d740
     914:	000164c1 	.word	0x000164c1
     918:	00000139 	.word	0x00000139

0000091c <ble_app_debug>:

/*** ble_app_debug **************************************************************
 \brief      Debug message over BLE Transparent UART
********************************************************************************/
void ble_app_debug(const char *str)
{
     91c:	b510      	push	{r4, lr}
     91e:	0004      	movs	r4, r0
	if (RN487x_IsConnected())
     920:	4b06      	ldr	r3, [pc, #24]	; (93c <ble_app_debug+0x20>)
     922:	4798      	blx	r3
     924:	2800      	cmp	r0, #0
     926:	d100      	bne.n	92a <ble_app_debug+0xe>
	{
		usart_write_buffer_wait(&ble_usart_instance, &str[0], strlen(str)) ;
	}
}
     928:	bd10      	pop	{r4, pc}
		usart_write_buffer_wait(&ble_usart_instance, &str[0], strlen(str)) ;
     92a:	0020      	movs	r0, r4
     92c:	4b04      	ldr	r3, [pc, #16]	; (940 <ble_app_debug+0x24>)
     92e:	4798      	blx	r3
     930:	b282      	uxth	r2, r0
     932:	0021      	movs	r1, r4
     934:	4803      	ldr	r0, [pc, #12]	; (944 <ble_app_debug+0x28>)
     936:	4b04      	ldr	r3, [pc, #16]	; (948 <ble_app_debug+0x2c>)
     938:	4798      	blx	r3
}
     93a:	e7f5      	b.n	928 <ble_app_debug+0xc>
     93c:	000016d5 	.word	0x000016d5
     940:	00016819 	.word	0x00016819
     944:	200010e4 	.word	0x200010e4
     948:	000037c9 	.word	0x000037c9

0000094c <ble_app_lorawan_provisioning>:
{
     94c:	b570      	push	{r4, r5, r6, lr}
     94e:	b088      	sub	sp, #32
	printf("\r\nStarting LoRaWAN provisioning over BLE Transparent UART Application...\r\n") ;
     950:	488a      	ldr	r0, [pc, #552]	; (b7c <ble_app_lorawan_provisioning+0x230>)
     952:	4b8b      	ldr	r3, [pc, #556]	; (b80 <ble_app_lorawan_provisioning+0x234>)
     954:	4798      	blx	r3
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     956:	4b8b      	ldr	r3, [pc, #556]	; (b84 <ble_app_lorawan_provisioning+0x238>)
     958:	4798      	blx	r3
     95a:	2800      	cmp	r0, #0
     95c:	d060      	beq.n	a20 <ble_app_lorawan_provisioning+0xd4>
	if (!RN487x_RebootCmd()) RN487x_HandleComIssue() ;
     95e:	4b8a      	ldr	r3, [pc, #552]	; (b88 <ble_app_lorawan_provisioning+0x23c>)
     960:	4798      	blx	r3
     962:	2800      	cmp	r0, #0
     964:	d05f      	beq.n	a26 <ble_app_lorawan_provisioning+0xda>
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     966:	4b87      	ldr	r3, [pc, #540]	; (b84 <ble_app_lorawan_provisioning+0x238>)
     968:	4798      	blx	r3
     96a:	2800      	cmp	r0, #0
     96c:	d05e      	beq.n	a2c <ble_app_lorawan_provisioning+0xe0>
	RN487x_SendCmd("S-,SAMR34\r\n", 11) ;
     96e:	210b      	movs	r1, #11
     970:	4886      	ldr	r0, [pc, #536]	; (b8c <ble_app_lorawan_provisioning+0x240>)
     972:	4b87      	ldr	r3, [pc, #540]	; (b90 <ble_app_lorawan_provisioning+0x244>)
     974:	4798      	blx	r3
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     976:	4b87      	ldr	r3, [pc, #540]	; (b94 <ble_app_lorawan_provisioning+0x248>)
     978:	4798      	blx	r3
     97a:	2800      	cmp	r0, #0
     97c:	d059      	beq.n	a32 <ble_app_lorawan_provisioning+0xe6>
	RN487x_SendCmd("SS,C0\r\n", 7) ;
     97e:	2107      	movs	r1, #7
     980:	4885      	ldr	r0, [pc, #532]	; (b98 <ble_app_lorawan_provisioning+0x24c>)
     982:	4b83      	ldr	r3, [pc, #524]	; (b90 <ble_app_lorawan_provisioning+0x244>)
     984:	4798      	blx	r3
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     986:	4b83      	ldr	r3, [pc, #524]	; (b94 <ble_app_lorawan_provisioning+0x248>)
     988:	4798      	blx	r3
     98a:	2800      	cmp	r0, #0
     98c:	d054      	beq.n	a38 <ble_app_lorawan_provisioning+0xec>
	if (!RN487x_RebootCmd()) RN487x_HandleComIssue() ;
     98e:	4b7e      	ldr	r3, [pc, #504]	; (b88 <ble_app_lorawan_provisioning+0x23c>)
     990:	4798      	blx	r3
     992:	2800      	cmp	r0, #0
     994:	d053      	beq.n	a3e <ble_app_lorawan_provisioning+0xf2>
	printf("\r\n- Open Microchip SmartData App or BLE Terminal App") ;
     996:	4881      	ldr	r0, [pc, #516]	; (b9c <ble_app_lorawan_provisioning+0x250>)
     998:	4c81      	ldr	r4, [pc, #516]	; (ba0 <ble_app_lorawan_provisioning+0x254>)
     99a:	47a0      	blx	r4
	printf("\r\n- Initiate a BLE connection from the App with SAMR34_xxxx peripheral device") ;
     99c:	4881      	ldr	r0, [pc, #516]	; (ba4 <ble_app_lorawan_provisioning+0x258>)
     99e:	47a0      	blx	r4
	printf("\r\n- Make sure to communicate over the Transparent UART Service (49535343-1E4D-4BD9-BA61-23C647249616)") ;
     9a0:	4881      	ldr	r0, [pc, #516]	; (ba8 <ble_app_lorawan_provisioning+0x25c>)
     9a2:	47a0      	blx	r4
	printf("\r\n- Provision your LoRaWAN device from the App using the following command format :") ;
     9a4:	4881      	ldr	r0, [pc, #516]	; (bac <ble_app_lorawan_provisioning+0x260>)
     9a6:	47a0      	blx	r4
	printf("\r\n       mac set otaa <8-Bytes deveui>|<8-Bytes appeui>|<16-Bytes appkey>") ;
     9a8:	4881      	ldr	r0, [pc, #516]	; (bb0 <ble_app_lorawan_provisioning+0x264>)
     9aa:	47a0      	blx	r4
	printf("\r\n  e.g. mac set otaa 000425191801D545|70B3D57EF00044A3|35FBBE0864909A2FB12D6477BC3002F2\r\n") ;
     9ac:	4881      	ldr	r0, [pc, #516]	; (bb4 <ble_app_lorawan_provisioning+0x268>)
     9ae:	4b74      	ldr	r3, [pc, #464]	; (b80 <ble_app_lorawan_provisioning+0x234>)
     9b0:	4798      	blx	r3
		if (ble_usart_is_rx_ready(&ble_usart_instance))
     9b2:	4d81      	ldr	r5, [pc, #516]	; (bb8 <ble_app_lorawan_provisioning+0x26c>)
     9b4:	4c81      	ldr	r4, [pc, #516]	; (bbc <ble_app_lorawan_provisioning+0x270>)
			memset(&ble_appBuffer, 0, sizeof(ble_appBuffer)) ;
     9b6:	4e82      	ldr	r6, [pc, #520]	; (bc0 <ble_app_lorawan_provisioning+0x274>)
		if (ble_usart_is_rx_ready(&ble_usart_instance))
     9b8:	0028      	movs	r0, r5
     9ba:	47a0      	blx	r4
     9bc:	2800      	cmp	r0, #0
     9be:	d0fb      	beq.n	9b8 <ble_app_lorawan_provisioning+0x6c>
			memset(&ble_appBuffer, 0, sizeof(ble_appBuffer)) ;
     9c0:	2264      	movs	r2, #100	; 0x64
     9c2:	2100      	movs	r1, #0
     9c4:	0030      	movs	r0, r6
     9c6:	4b7f      	ldr	r3, [pc, #508]	; (bc4 <ble_app_lorawan_provisioning+0x278>)
     9c8:	4798      	blx	r3
     9ca:	2264      	movs	r2, #100	; 0x64
     9cc:	0031      	movs	r1, r6
     9ce:	487a      	ldr	r0, [pc, #488]	; (bb8 <ble_app_lorawan_provisioning+0x26c>)
     9d0:	4b7d      	ldr	r3, [pc, #500]	; (bc8 <ble_app_lorawan_provisioning+0x27c>)
     9d2:	4798      	blx	r3
			if (!RN487x_FilterMessage(&ble_appBuffer[0], strlen(ble_appBuffer)))
     9d4:	0030      	movs	r0, r6
     9d6:	4b7d      	ldr	r3, [pc, #500]	; (bcc <ble_app_lorawan_provisioning+0x280>)
     9d8:	4798      	blx	r3
     9da:	b2c1      	uxtb	r1, r0
     9dc:	0030      	movs	r0, r6
     9de:	4b7c      	ldr	r3, [pc, #496]	; (bd0 <ble_app_lorawan_provisioning+0x284>)
     9e0:	4798      	blx	r3
     9e2:	2800      	cmp	r0, #0
     9e4:	d1e8      	bne.n	9b8 <ble_app_lorawan_provisioning+0x6c>
				sio2host_tx(&ble_appBuffer[0], sizeof(ble_appBuffer)) ;
     9e6:	4c76      	ldr	r4, [pc, #472]	; (bc0 <ble_app_lorawan_provisioning+0x274>)
     9e8:	2164      	movs	r1, #100	; 0x64
     9ea:	0020      	movs	r0, r4
     9ec:	4b79      	ldr	r3, [pc, #484]	; (bd4 <ble_app_lorawan_provisioning+0x288>)
     9ee:	4798      	blx	r3
				if (strstr(ble_appBuffer, "mac set otaa") == 0)
     9f0:	4979      	ldr	r1, [pc, #484]	; (bd8 <ble_app_lorawan_provisioning+0x28c>)
     9f2:	0020      	movs	r0, r4
     9f4:	4b79      	ldr	r3, [pc, #484]	; (bdc <ble_app_lorawan_provisioning+0x290>)
     9f6:	4798      	blx	r3
     9f8:	2800      	cmp	r0, #0
     9fa:	d023      	beq.n	a44 <ble_app_lorawan_provisioning+0xf8>
				if (strlen(ble_appBuffer) != PROVISIONING_LEN)
     9fc:	4870      	ldr	r0, [pc, #448]	; (bc0 <ble_app_lorawan_provisioning+0x274>)
     9fe:	4b73      	ldr	r3, [pc, #460]	; (bcc <ble_app_lorawan_provisioning+0x280>)
     a00:	4798      	blx	r3
     a02:	284f      	cmp	r0, #79	; 0x4f
     a04:	d125      	bne.n	a52 <ble_app_lorawan_provisioning+0x106>
				if (ble_appBuffer[29] != PROVISIONING_DELIMITER || ble_appBuffer[46] != PROVISIONING_DELIMITER)
     a06:	4b6e      	ldr	r3, [pc, #440]	; (bc0 <ble_app_lorawan_provisioning+0x274>)
     a08:	7f5b      	ldrb	r3, [r3, #29]
     a0a:	2b7c      	cmp	r3, #124	; 0x7c
     a0c:	d128      	bne.n	a60 <ble_app_lorawan_provisioning+0x114>
     a0e:	3b4e      	subs	r3, #78	; 0x4e
     a10:	4a6b      	ldr	r2, [pc, #428]	; (bc0 <ble_app_lorawan_provisioning+0x274>)
     a12:	5cd3      	ldrb	r3, [r2, r3]
     a14:	2b7c      	cmp	r3, #124	; 0x7c
     a16:	d123      	bne.n	a60 <ble_app_lorawan_provisioning+0x114>
     a18:	4c69      	ldr	r4, [pc, #420]	; (bc0 <ble_app_lorawan_provisioning+0x274>)
     a1a:	0020      	movs	r0, r4
     a1c:	2100      	movs	r1, #0
     a1e:	e034      	b.n	a8a <ble_app_lorawan_provisioning+0x13e>
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     a20:	4b6f      	ldr	r3, [pc, #444]	; (be0 <ble_app_lorawan_provisioning+0x294>)
     a22:	4798      	blx	r3
     a24:	e79b      	b.n	95e <ble_app_lorawan_provisioning+0x12>
	if (!RN487x_RebootCmd()) RN487x_HandleComIssue() ;
     a26:	4b6e      	ldr	r3, [pc, #440]	; (be0 <ble_app_lorawan_provisioning+0x294>)
     a28:	4798      	blx	r3
     a2a:	e79c      	b.n	966 <ble_app_lorawan_provisioning+0x1a>
	if (!RN487x_EnterCmdMode()) RN487x_HandleComIssue() ;
     a2c:	4b6c      	ldr	r3, [pc, #432]	; (be0 <ble_app_lorawan_provisioning+0x294>)
     a2e:	4798      	blx	r3
     a30:	e79d      	b.n	96e <ble_app_lorawan_provisioning+0x22>
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     a32:	4b6b      	ldr	r3, [pc, #428]	; (be0 <ble_app_lorawan_provisioning+0x294>)
     a34:	4798      	blx	r3
     a36:	e7a2      	b.n	97e <ble_app_lorawan_provisioning+0x32>
	if (!RN487x_GetDefaultResponse()) RN487x_HandleComIssue() ;
     a38:	4b69      	ldr	r3, [pc, #420]	; (be0 <ble_app_lorawan_provisioning+0x294>)
     a3a:	4798      	blx	r3
     a3c:	e7a7      	b.n	98e <ble_app_lorawan_provisioning+0x42>
	if (!RN487x_RebootCmd()) RN487x_HandleComIssue() ;
     a3e:	4b68      	ldr	r3, [pc, #416]	; (be0 <ble_app_lorawan_provisioning+0x294>)
     a40:	4798      	blx	r3
     a42:	e7a8      	b.n	996 <ble_app_lorawan_provisioning+0x4a>
					printf(ANSI_BRIGHT_RED_FG_COLOR "\r\nWrong command format. Provisioning aborted" ANSI_RESET_COLOR) ;
     a44:	4867      	ldr	r0, [pc, #412]	; (be4 <ble_app_lorawan_provisioning+0x298>)
     a46:	4b56      	ldr	r3, [pc, #344]	; (ba0 <ble_app_lorawan_provisioning+0x254>)
     a48:	4798      	blx	r3
					ble_app_debug("\r\nWrong command format. Provisioning aborted") ;
     a4a:	4867      	ldr	r0, [pc, #412]	; (be8 <ble_app_lorawan_provisioning+0x29c>)
     a4c:	4b67      	ldr	r3, [pc, #412]	; (bec <ble_app_lorawan_provisioning+0x2a0>)
     a4e:	4798      	blx	r3
					break ;
     a50:	e00c      	b.n	a6c <ble_app_lorawan_provisioning+0x120>
					printf(ANSI_BRIGHT_RED_FG_COLOR "\r\nWrong command length. Provisioning aborted" ANSI_RESET_COLOR) ;
     a52:	4867      	ldr	r0, [pc, #412]	; (bf0 <ble_app_lorawan_provisioning+0x2a4>)
     a54:	4b52      	ldr	r3, [pc, #328]	; (ba0 <ble_app_lorawan_provisioning+0x254>)
     a56:	4798      	blx	r3
					ble_app_debug("\r\nWrong command length. Provisioning aborted") ;
     a58:	4866      	ldr	r0, [pc, #408]	; (bf4 <ble_app_lorawan_provisioning+0x2a8>)
     a5a:	4b64      	ldr	r3, [pc, #400]	; (bec <ble_app_lorawan_provisioning+0x2a0>)
     a5c:	4798      	blx	r3
					break ;					
     a5e:	e005      	b.n	a6c <ble_app_lorawan_provisioning+0x120>
					printf(ANSI_BRIGHT_RED_FG_COLOR "\r\nWrong command format. Provisioning aborted" ANSI_RESET_COLOR) ;
     a60:	4860      	ldr	r0, [pc, #384]	; (be4 <ble_app_lorawan_provisioning+0x298>)
     a62:	4b4f      	ldr	r3, [pc, #316]	; (ba0 <ble_app_lorawan_provisioning+0x254>)
     a64:	4798      	blx	r3
					ble_app_debug("\r\nWrong command format. Provisioning aborted") ;
     a66:	4860      	ldr	r0, [pc, #384]	; (be8 <ble_app_lorawan_provisioning+0x29c>)
     a68:	4b60      	ldr	r3, [pc, #384]	; (bec <ble_app_lorawan_provisioning+0x2a0>)
     a6a:	4798      	blx	r3
}
     a6c:	b008      	add	sp, #32
     a6e:	bd70      	pop	{r4, r5, r6, pc}
	// extract the devEui
	start_idx = 13 ;
	for (uint8_t i = 0; i < sizeof(devEuiExtracted); i++)
	{
		idx = start_idx + i * 2 ;
		devEuiExtracted[i] = HEX_PAIR_TO_BYTE(buffer[idx], buffer[idx+1]) ;
     a70:	3b30      	subs	r3, #48	; 0x30
     a72:	011b      	lsls	r3, r3, #4
     a74:	b2db      	uxtb	r3, r3
     a76:	e00f      	b.n	a98 <ble_app_lorawan_provisioning+0x14c>
     a78:	3a30      	subs	r2, #48	; 0x30
     a7a:	b2d2      	uxtb	r2, r2
     a7c:	189b      	adds	r3, r3, r2
     a7e:	466a      	mov	r2, sp
     a80:	548b      	strb	r3, [r1, r2]
     a82:	3101      	adds	r1, #1
     a84:	3002      	adds	r0, #2
	for (uint8_t i = 0; i < sizeof(devEuiExtracted); i++)
     a86:	2908      	cmp	r1, #8
     a88:	d00c      	beq.n	aa4 <ble_app_lorawan_provisioning+0x158>
     a8a:	0002      	movs	r2, r0
		devEuiExtracted[i] = HEX_PAIR_TO_BYTE(buffer[idx], buffer[idx+1]) ;
     a8c:	7b43      	ldrb	r3, [r0, #13]
     a8e:	2b40      	cmp	r3, #64	; 0x40
     a90:	d9ee      	bls.n	a70 <ble_app_lorawan_provisioning+0x124>
     a92:	3b37      	subs	r3, #55	; 0x37
     a94:	011b      	lsls	r3, r3, #4
     a96:	b2db      	uxtb	r3, r3
     a98:	7b92      	ldrb	r2, [r2, #14]
     a9a:	2a40      	cmp	r2, #64	; 0x40
     a9c:	d9ec      	bls.n	a78 <ble_app_lorawan_provisioning+0x12c>
     a9e:	3a37      	subs	r2, #55	; 0x37
     aa0:	b2d2      	uxtb	r2, r2
     aa2:	e7eb      	b.n	a7c <ble_app_lorawan_provisioning+0x130>
		{
			printf(ANSI_BRIGHT_RED_FG_COLOR "\r\nWrong DevEUI format." ANSI_RESET_COLOR) ;
			return false ;
		}
	}
	printf("\r\nDevEUI extracted: ") ;
     aa4:	4854      	ldr	r0, [pc, #336]	; (bf8 <ble_app_lorawan_provisioning+0x2ac>)
     aa6:	4b3e      	ldr	r3, [pc, #248]	; (ba0 <ble_app_lorawan_provisioning+0x254>)
     aa8:	4798      	blx	r3
	print_array(devEuiExtracted, sizeof(devEuiExtracted)) ;
     aaa:	2108      	movs	r1, #8
     aac:	4668      	mov	r0, sp
     aae:	4b53      	ldr	r3, [pc, #332]	; (bfc <ble_app_lorawan_provisioning+0x2b0>)
     ab0:	4798      	blx	r3
     ab2:	2000      	movs	r0, #0
	// extract the appEui
	start_idx = 30 ;
	for (uint8_t i = 0; i < sizeof(appEuiExtracted); i++)
	{
		idx = start_idx + i * 2 ;
		appEuiExtracted[i] = HEX_PAIR_TO_BYTE(buffer[idx], buffer[idx+1]) ;
     ab4:	aa02      	add	r2, sp, #8
     ab6:	e00b      	b.n	ad0 <ble_app_lorawan_provisioning+0x184>
     ab8:	3b30      	subs	r3, #48	; 0x30
     aba:	011b      	lsls	r3, r3, #4
     abc:	b2db      	uxtb	r3, r3
     abe:	e00e      	b.n	ade <ble_app_lorawan_provisioning+0x192>
     ac0:	3930      	subs	r1, #48	; 0x30
     ac2:	b2c9      	uxtb	r1, r1
     ac4:	185b      	adds	r3, r3, r1
     ac6:	5483      	strb	r3, [r0, r2]
     ac8:	3001      	adds	r0, #1
     aca:	3402      	adds	r4, #2
	for (uint8_t i = 0; i < sizeof(appEuiExtracted); i++)
     acc:	2808      	cmp	r0, #8
     ace:	d00c      	beq.n	aea <ble_app_lorawan_provisioning+0x19e>
     ad0:	0021      	movs	r1, r4
		appEuiExtracted[i] = HEX_PAIR_TO_BYTE(buffer[idx], buffer[idx+1]) ;
     ad2:	7fa3      	ldrb	r3, [r4, #30]
     ad4:	2b40      	cmp	r3, #64	; 0x40
     ad6:	d9ef      	bls.n	ab8 <ble_app_lorawan_provisioning+0x16c>
     ad8:	3b37      	subs	r3, #55	; 0x37
     ada:	011b      	lsls	r3, r3, #4
     adc:	b2db      	uxtb	r3, r3
     ade:	7fc9      	ldrb	r1, [r1, #31]
     ae0:	2940      	cmp	r1, #64	; 0x40
     ae2:	d9ed      	bls.n	ac0 <ble_app_lorawan_provisioning+0x174>
     ae4:	3937      	subs	r1, #55	; 0x37
     ae6:	b2c9      	uxtb	r1, r1
     ae8:	e7ec      	b.n	ac4 <ble_app_lorawan_provisioning+0x178>
		{
			printf(ANSI_BRIGHT_RED_FG_COLOR "\r\nWrong AppEUI format." ANSI_RESET_COLOR) ;
			return false ;
		}
	}
	printf("\r\nAppEUI extracted: ") ;
     aea:	4845      	ldr	r0, [pc, #276]	; (c00 <ble_app_lorawan_provisioning+0x2b4>)
     aec:	4b2c      	ldr	r3, [pc, #176]	; (ba0 <ble_app_lorawan_provisioning+0x254>)
     aee:	4798      	blx	r3
	print_array(appEuiExtracted, sizeof(appEuiExtracted)) ;
     af0:	2108      	movs	r1, #8
     af2:	a802      	add	r0, sp, #8
     af4:	4b41      	ldr	r3, [pc, #260]	; (bfc <ble_app_lorawan_provisioning+0x2b0>)
     af6:	4798      	blx	r3
     af8:	4c31      	ldr	r4, [pc, #196]	; (bc0 <ble_app_lorawan_provisioning+0x274>)
     afa:	0021      	movs	r1, r4
     afc:	312f      	adds	r1, #47	; 0x2f
     afe:	a804      	add	r0, sp, #16
     b00:	344f      	adds	r4, #79	; 0x4f
     b02:	e00b      	b.n	b1c <ble_app_lorawan_provisioning+0x1d0>
	// extract the appKey
	start_idx = 47 ;
	for (uint8_t i = 0; i < sizeof(appKeyExtracted); i++)
	{
		idx = start_idx + i * 2 ;
		appKeyExtracted[i] = HEX_PAIR_TO_BYTE(buffer[idx], buffer[idx+1]) ;
     b04:	3b30      	subs	r3, #48	; 0x30
     b06:	011b      	lsls	r3, r3, #4
     b08:	b2db      	uxtb	r3, r3
     b0a:	e00e      	b.n	b2a <ble_app_lorawan_provisioning+0x1de>
     b0c:	3a30      	subs	r2, #48	; 0x30
     b0e:	b2d2      	uxtb	r2, r2
     b10:	189b      	adds	r3, r3, r2
     b12:	7003      	strb	r3, [r0, #0]
     b14:	3102      	adds	r1, #2
     b16:	3001      	adds	r0, #1
	for (uint8_t i = 0; i < sizeof(appKeyExtracted); i++)
     b18:	42a1      	cmp	r1, r4
     b1a:	d00c      	beq.n	b36 <ble_app_lorawan_provisioning+0x1ea>
     b1c:	000a      	movs	r2, r1
		appKeyExtracted[i] = HEX_PAIR_TO_BYTE(buffer[idx], buffer[idx+1]) ;
     b1e:	780b      	ldrb	r3, [r1, #0]
     b20:	2b40      	cmp	r3, #64	; 0x40
     b22:	d9ef      	bls.n	b04 <ble_app_lorawan_provisioning+0x1b8>
     b24:	3b37      	subs	r3, #55	; 0x37
     b26:	011b      	lsls	r3, r3, #4
     b28:	b2db      	uxtb	r3, r3
     b2a:	7852      	ldrb	r2, [r2, #1]
     b2c:	2a40      	cmp	r2, #64	; 0x40
     b2e:	d9ed      	bls.n	b0c <ble_app_lorawan_provisioning+0x1c0>
     b30:	3a37      	subs	r2, #55	; 0x37
     b32:	b2d2      	uxtb	r2, r2
     b34:	e7ec      	b.n	b10 <ble_app_lorawan_provisioning+0x1c4>
		{
			printf(ANSI_BRIGHT_RED_FG_COLOR "\r\nWrong AppKey format." ANSI_RESET_COLOR) ;
			return false ;
		}
	}
	printf("\r\nAppKey extracted: ") ;
     b36:	4833      	ldr	r0, [pc, #204]	; (c04 <ble_app_lorawan_provisioning+0x2b8>)
     b38:	4c19      	ldr	r4, [pc, #100]	; (ba0 <ble_app_lorawan_provisioning+0x254>)
     b3a:	47a0      	blx	r4
	print_array(appKeyExtracted, sizeof(appKeyExtracted)) ;
     b3c:	2110      	movs	r1, #16
     b3e:	a804      	add	r0, sp, #16
     b40:	4b2e      	ldr	r3, [pc, #184]	; (bfc <ble_app_lorawan_provisioning+0x2b0>)
     b42:	4798      	blx	r3
	
	// pass the extracted credentials to the lorawan_app
	lorawan_app_setDevEui(devEuiExtracted, sizeof(devEuiExtracted)) ;
     b44:	2108      	movs	r1, #8
     b46:	4668      	mov	r0, sp
     b48:	4b2f      	ldr	r3, [pc, #188]	; (c08 <ble_app_lorawan_provisioning+0x2bc>)
     b4a:	4798      	blx	r3
	lorawan_app_setAppEui(appEuiExtracted, sizeof(appEuiExtracted)) ;
     b4c:	2108      	movs	r1, #8
     b4e:	a802      	add	r0, sp, #8
     b50:	4b2e      	ldr	r3, [pc, #184]	; (c0c <ble_app_lorawan_provisioning+0x2c0>)
     b52:	4798      	blx	r3
	lorawan_app_setAppKey(appKeyExtracted, sizeof(appKeyExtracted)) ;
     b54:	2110      	movs	r1, #16
     b56:	a804      	add	r0, sp, #16
     b58:	4b2d      	ldr	r3, [pc, #180]	; (c10 <ble_app_lorawan_provisioning+0x2c4>)
     b5a:	4798      	blx	r3
					printf(ANSI_BRIGHT_GREEN_FG_COLOR "\r\nOTAA Keys provisioned successfully over BLE\r\n" ANSI_RESET_COLOR) ;
     b5c:	482d      	ldr	r0, [pc, #180]	; (c14 <ble_app_lorawan_provisioning+0x2c8>)
     b5e:	47a0      	blx	r4
					ble_app_debug("\r\nOTAA Keys provisioned successfully over BLE") ;
     b60:	482d      	ldr	r0, [pc, #180]	; (c18 <ble_app_lorawan_provisioning+0x2cc>)
     b62:	4b22      	ldr	r3, [pc, #136]	; (bec <ble_app_lorawan_provisioning+0x2a0>)
     b64:	4798      	blx	r3
					lorawan_app_configuration(ISM_EU868) ;
     b66:	2000      	movs	r0, #0
     b68:	4b2c      	ldr	r3, [pc, #176]	; (c1c <ble_app_lorawan_provisioning+0x2d0>)
     b6a:	4798      	blx	r3
					lorawan_app_join() ;
     b6c:	4b2c      	ldr	r3, [pc, #176]	; (c20 <ble_app_lorawan_provisioning+0x2d4>)
     b6e:	4798      	blx	r3
						lorawan_app_run_tasks() ;
     b70:	4d2c      	ldr	r5, [pc, #176]	; (c24 <ble_app_lorawan_provisioning+0x2d8>)
						lorawan_app_sleep() ;
     b72:	4c2d      	ldr	r4, [pc, #180]	; (c28 <ble_app_lorawan_provisioning+0x2dc>)
						lorawan_app_run_tasks() ;
     b74:	47a8      	blx	r5
						lorawan_app_sleep() ;
     b76:	47a0      	blx	r4
     b78:	e7fc      	b.n	b74 <ble_app_lorawan_provisioning+0x228>
     b7a:	46c0      	nop			; (mov r8, r8)
     b7c:	0001cb84 	.word	0x0001cb84
     b80:	000164c1 	.word	0x000164c1
     b84:	000017c9 	.word	0x000017c9
     b88:	00001931 	.word	0x00001931
     b8c:	0001d348 	.word	0x0001d348
     b90:	00001905 	.word	0x00001905
     b94:	0000183d 	.word	0x0000183d
     b98:	0001d354 	.word	0x0001d354
     b9c:	0001d35c 	.word	0x0001d35c
     ba0:	000163fd 	.word	0x000163fd
     ba4:	0001d394 	.word	0x0001d394
     ba8:	0001d3e4 	.word	0x0001d3e4
     bac:	0001cbd0 	.word	0x0001cbd0
     bb0:	0001cc24 	.word	0x0001cc24
     bb4:	0001cc70 	.word	0x0001cc70
     bb8:	200010e4 	.word	0x200010e4
     bbc:	00000e39 	.word	0x00000e39
     bc0:	200009dc 	.word	0x200009dc
     bc4:	00016349 	.word	0x00016349
     bc8:	00003885 	.word	0x00003885
     bcc:	00016819 	.word	0x00016819
     bd0:	000018b1 	.word	0x000018b1
     bd4:	00004bf9 	.word	0x00004bf9
     bd8:	0001cccc 	.word	0x0001cccc
     bdc:	00016bd5 	.word	0x00016bd5
     be0:	000016c1 	.word	0x000016c1
     be4:	0001ccdc 	.word	0x0001ccdc
     be8:	0001cd14 	.word	0x0001cd14
     bec:	0000091d 	.word	0x0000091d
     bf0:	0001cd44 	.word	0x0001cd44
     bf4:	0001cd7c 	.word	0x0001cd7c
     bf8:	0001cdac 	.word	0x0001cdac
     bfc:	00001a21 	.word	0x00001a21
     c00:	0001cdc4 	.word	0x0001cdc4
     c04:	0001cddc 	.word	0x0001cddc
     c08:	00001679 	.word	0x00001679
     c0c:	00001691 	.word	0x00001691
     c10:	000016a9 	.word	0x000016a9
     c14:	0001cdf4 	.word	0x0001cdf4
     c18:	0001ce30 	.word	0x0001ce30
     c1c:	000011a1 	.word	0x000011a1
     c20:	00001345 	.word	0x00001345
     c24:	000015e9 	.word	0x000015e9
     c28:	000015f5 	.word	0x000015f5

00000c2c <ble_app_select_application>:
{
     c2c:	b570      	push	{r4, r5, r6, lr}
	ble_app_print_menu() ;	
     c2e:	4b16      	ldr	r3, [pc, #88]	; (c88 <ble_app_select_application+0x5c>)
     c30:	4798      	blx	r3
		if ((-1) != (rxChar = sio2host_getchar_nowait()))
     c32:	4e16      	ldr	r6, [pc, #88]	; (c8c <ble_app_select_application+0x60>)
     c34:	4d16      	ldr	r5, [pc, #88]	; (c90 <ble_app_select_application+0x64>)
			switch (rxChar)
     c36:	4c17      	ldr	r4, [pc, #92]	; (c94 <ble_app_select_application+0x68>)
		if ((-1) != (rxChar = sio2host_getchar_nowait()))
     c38:	47b0      	blx	r6
     c3a:	6028      	str	r0, [r5, #0]
     c3c:	1c43      	adds	r3, r0, #1
     c3e:	d0fb      	beq.n	c38 <ble_app_select_application+0xc>
			switch (rxChar)
     c40:	3831      	subs	r0, #49	; 0x31
     c42:	2808      	cmp	r0, #8
     c44:	d81c      	bhi.n	c80 <ble_app_select_application+0x54>
     c46:	0080      	lsls	r0, r0, #2
     c48:	5823      	ldr	r3, [r4, r0]
     c4a:	469f      	mov	pc, r3
					ble_app_serial_bridge() ;
     c4c:	4b12      	ldr	r3, [pc, #72]	; (c98 <ble_app_select_application+0x6c>)
     c4e:	4798      	blx	r3
					ble_app_beacon() ;
     c50:	4b12      	ldr	r3, [pc, #72]	; (c9c <ble_app_select_application+0x70>)
     c52:	4798      	blx	r3
				break ;
     c54:	e7f0      	b.n	c38 <ble_app_select_application+0xc>
					ble_app_transparent() ;
     c56:	4b12      	ldr	r3, [pc, #72]	; (ca0 <ble_app_select_application+0x74>)
     c58:	4798      	blx	r3
					ble_app_scan() ;
     c5a:	4b12      	ldr	r3, [pc, #72]	; (ca4 <ble_app_select_application+0x78>)
     c5c:	4798      	blx	r3
					ble_app_search(false) ;
     c5e:	2000      	movs	r0, #0
     c60:	4b11      	ldr	r3, [pc, #68]	; (ca8 <ble_app_select_application+0x7c>)
     c62:	4798      	blx	r3
				break ;
     c64:	e7e8      	b.n	c38 <ble_app_select_application+0xc>
					ble_app_search(true) ;
     c66:	2001      	movs	r0, #1
     c68:	4b0f      	ldr	r3, [pc, #60]	; (ca8 <ble_app_select_application+0x7c>)
     c6a:	4798      	blx	r3
				break ;
     c6c:	e7e4      	b.n	c38 <ble_app_select_application+0xc>
					ble_app_power_down() ;
     c6e:	4b0f      	ldr	r3, [pc, #60]	; (cac <ble_app_select_application+0x80>)
     c70:	4798      	blx	r3
				break ;
     c72:	e7e1      	b.n	c38 <ble_app_select_application+0xc>
					ble_app_power_up() ;
     c74:	4b0e      	ldr	r3, [pc, #56]	; (cb0 <ble_app_select_application+0x84>)
     c76:	4798      	blx	r3
				break ;
     c78:	e7de      	b.n	c38 <ble_app_select_application+0xc>
					ble_app_lorawan_provisioning() ;
     c7a:	4b0e      	ldr	r3, [pc, #56]	; (cb4 <ble_app_select_application+0x88>)
     c7c:	4798      	blx	r3
				break ;
     c7e:	e7db      	b.n	c38 <ble_app_select_application+0xc>
					ble_app_print_menu() ;
     c80:	4b01      	ldr	r3, [pc, #4]	; (c88 <ble_app_select_application+0x5c>)
     c82:	4798      	blx	r3
				break ;
     c84:	e7d8      	b.n	c38 <ble_app_select_application+0xc>
     c86:	46c0      	nop			; (mov r8, r8)
     c88:	00000139 	.word	0x00000139
     c8c:	00004cd9 	.word	0x00004cd9
     c90:	20000a40 	.word	0x20000a40
     c94:	0001ca3c 	.word	0x0001ca3c
     c98:	000001c1 	.word	0x000001c1
     c9c:	0000026d 	.word	0x0000026d
     ca0:	000003d1 	.word	0x000003d1
     ca4:	0000050d 	.word	0x0000050d
     ca8:	0000063d 	.word	0x0000063d
     cac:	0000087d 	.word	0x0000087d
     cb0:	000008ed 	.word	0x000008ed
     cb4:	0000094d 	.word	0x0000094d

00000cb8 <ble_app_debug_array>:
{
     cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     cba:	46ce      	mov	lr, r9
     cbc:	4647      	mov	r7, r8
     cbe:	b580      	push	{r7, lr}
     cc0:	0006      	movs	r6, r0
     cc2:	000d      	movs	r5, r1
	memset(&str, 0, sizeof(str)) ;
     cc4:	2214      	movs	r2, #20
     cc6:	2100      	movs	r1, #0
     cc8:	481a      	ldr	r0, [pc, #104]	; (d34 <ble_app_debug_array+0x7c>)
     cca:	4b1b      	ldr	r3, [pc, #108]	; (d38 <ble_app_debug_array+0x80>)
     ccc:	4798      	blx	r3
	for (uint8_t i = 0; i < length; i++)
     cce:	2d00      	cmp	r5, #0
     cd0:	d029      	beq.n	d26 <ble_app_debug_array+0x6e>
     cd2:	0034      	movs	r4, r6
     cd4:	3d01      	subs	r5, #1
     cd6:	b2e8      	uxtb	r0, r5
     cd8:	3001      	adds	r0, #1
     cda:	1830      	adds	r0, r6, r0
     cdc:	2300      	movs	r3, #0
		str[j] = NIBBLE_TO_HEX_CHAR(HIGH_NIBBLE(array[i])) ;
     cde:	4a15      	ldr	r2, [pc, #84]	; (d34 <ble_app_debug_array+0x7c>)
     ce0:	4694      	mov	ip, r2
     ce2:	270f      	movs	r7, #15
		str[j] = NIBBLE_TO_HEX_CHAR(LOW_NIBBLE(array[i])) ;
     ce4:	4691      	mov	r9, r2
     ce6:	e006      	b.n	cf6 <ble_app_debug_array+0x3e>
     ce8:	464a      	mov	r2, r9
     cea:	5455      	strb	r5, [r2, r1]
		j++ ;
     cec:	3302      	adds	r3, #2
     cee:	b2db      	uxtb	r3, r3
     cf0:	3401      	adds	r4, #1
	for (uint8_t i = 0; i < length; i++)
     cf2:	4284      	cmp	r4, r0
     cf4:	d017      	beq.n	d26 <ble_app_debug_array+0x6e>
		str[j] = NIBBLE_TO_HEX_CHAR(HIGH_NIBBLE(array[i])) ;
     cf6:	4698      	mov	r8, r3
     cf8:	0025      	movs	r5, r4
     cfa:	7822      	ldrb	r2, [r4, #0]
     cfc:	0912      	lsrs	r2, r2, #4
     cfe:	0011      	movs	r1, r2
     d00:	3137      	adds	r1, #55	; 0x37
     d02:	2a09      	cmp	r2, #9
     d04:	dc01      	bgt.n	d0a <ble_app_debug_array+0x52>
     d06:	3230      	adds	r2, #48	; 0x30
     d08:	0011      	movs	r1, r2
     d0a:	4662      	mov	r2, ip
     d0c:	4646      	mov	r6, r8
     d0e:	5591      	strb	r1, [r2, r6]
		j++ ;
     d10:	1c59      	adds	r1, r3, #1
		str[j] = NIBBLE_TO_HEX_CHAR(LOW_NIBBLE(array[i])) ;
     d12:	b2c9      	uxtb	r1, r1
     d14:	782a      	ldrb	r2, [r5, #0]
     d16:	403a      	ands	r2, r7
     d18:	0015      	movs	r5, r2
     d1a:	3537      	adds	r5, #55	; 0x37
     d1c:	2a09      	cmp	r2, #9
     d1e:	dce3      	bgt.n	ce8 <ble_app_debug_array+0x30>
     d20:	3230      	adds	r2, #48	; 0x30
     d22:	0015      	movs	r5, r2
     d24:	e7e0      	b.n	ce8 <ble_app_debug_array+0x30>
	ble_app_debug(str) ;
     d26:	4803      	ldr	r0, [pc, #12]	; (d34 <ble_app_debug_array+0x7c>)
     d28:	4b04      	ldr	r3, [pc, #16]	; (d3c <ble_app_debug_array+0x84>)
     d2a:	4798      	blx	r3
}
     d2c:	bc0c      	pop	{r2, r3}
     d2e:	4690      	mov	r8, r2
     d30:	4699      	mov	r9, r3
     d32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     d34:	20000a44 	.word	0x20000a44
     d38:	00016349 	.word	0x00016349
     d3c:	0000091d 	.word	0x0000091d

00000d40 <ble_usart_init>:

/*** ble_usart_init *************************************************************
 \brief      RN487x USART Init.
********************************************************************************/
void ble_usart_init(void)
{
     d40:	b530      	push	{r4, r5, lr}
     d42:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     d44:	2380      	movs	r3, #128	; 0x80
     d46:	05db      	lsls	r3, r3, #23
     d48:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     d4a:	2300      	movs	r3, #0
     d4c:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     d4e:	22ff      	movs	r2, #255	; 0xff
     d50:	4669      	mov	r1, sp
     d52:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
     d54:	2200      	movs	r2, #0
     d56:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     d58:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
     d5a:	2101      	movs	r1, #1
     d5c:	2024      	movs	r0, #36	; 0x24
     d5e:	466c      	mov	r4, sp
     d60:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
     d62:	3001      	adds	r0, #1
     d64:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
     d66:	3125      	adds	r1, #37	; 0x25
     d68:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
     d6a:	3101      	adds	r1, #1
     d6c:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
     d6e:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     d70:	3105      	adds	r1, #5
     d72:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
     d74:	3101      	adds	r1, #1
     d76:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     d78:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     d7a:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     d7c:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     d7e:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     d80:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     d82:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
     d84:	2313      	movs	r3, #19
     d86:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     d88:	7762      	strb	r2, [r4, #29]
	struct usart_config config_usart ;
	usart_get_config_defaults(&config_usart) ;
	config_usart.mux_setting = BLE_SERCOM_MUX_SETTING ;
     d8a:	23c4      	movs	r3, #196	; 0xc4
     d8c:	039b      	lsls	r3, r3, #14
     d8e:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = BLE_SERCOM_PINMUX_PAD0 ;
     d90:	2301      	movs	r3, #1
     d92:	425b      	negs	r3, r3
     d94:	930c      	str	r3, [sp, #48]	; 0x30
	config_usart.pinmux_pad1 = BLE_SERCOM_PINMUX_PAD1 ;
     d96:	930d      	str	r3, [sp, #52]	; 0x34
	config_usart.pinmux_pad2 = BLE_SERCOM_PINMUX_PAD2 ;
     d98:	4b20      	ldr	r3, [pc, #128]	; (e1c <ble_usart_init+0xdc>)
     d9a:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = BLE_SERCOM_PINMUX_PAD3 ;
     d9c:	4b20      	ldr	r3, [pc, #128]	; (e20 <ble_usart_init+0xe0>)
     d9e:	930f      	str	r3, [sp, #60]	; 0x3c
	config_usart.run_in_standby = false ;
	config_usart.baudrate = BLE_USART_BAUDRATE ;
     da0:	23e1      	movs	r3, #225	; 0xe1
     da2:	025b      	lsls	r3, r3, #9
     da4:	9308      	str	r3, [sp, #32]
	
	//m16946 usart needs some time to complete the init. process
	while (usart_init(&ble_usart_instance, BLE_USART, & config_usart) != STATUS_OK) continue ;
     da6:	4d1f      	ldr	r5, [pc, #124]	; (e24 <ble_usart_init+0xe4>)
     da8:	4c1f      	ldr	r4, [pc, #124]	; (e28 <ble_usart_init+0xe8>)
     daa:	466a      	mov	r2, sp
     dac:	491f      	ldr	r1, [pc, #124]	; (e2c <ble_usart_init+0xec>)
     dae:	0028      	movs	r0, r5
     db0:	47a0      	blx	r4
     db2:	2800      	cmp	r0, #0
     db4:	d1f9      	bne.n	daa <ble_usart_init+0x6a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     db6:	4d1b      	ldr	r5, [pc, #108]	; (e24 <ble_usart_init+0xe4>)
     db8:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     dba:	0020      	movs	r0, r4
     dbc:	4b1c      	ldr	r3, [pc, #112]	; (e30 <ble_usart_init+0xf0>)
     dbe:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     dc0:	231f      	movs	r3, #31
     dc2:	4018      	ands	r0, r3
     dc4:	3b1e      	subs	r3, #30
     dc6:	4083      	lsls	r3, r0
     dc8:	4a1a      	ldr	r2, [pc, #104]	; (e34 <ble_usart_init+0xf4>)
     dca:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
     dcc:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     dce:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     dd0:	2b00      	cmp	r3, #0
     dd2:	d1fc      	bne.n	dce <ble_usart_init+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     dd4:	6823      	ldr	r3, [r4, #0]
     dd6:	2202      	movs	r2, #2
     dd8:	4313      	orrs	r3, r2
     dda:	6023      	str	r3, [r4, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     ddc:	4b11      	ldr	r3, [pc, #68]	; (e24 <ble_usart_init+0xe4>)
     dde:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
     de0:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
     de2:	2a00      	cmp	r2, #0
     de4:	d1fc      	bne.n	de0 <ble_usart_init+0xa0>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
     de6:	6859      	ldr	r1, [r3, #4]
     de8:	2280      	movs	r2, #128	; 0x80
     dea:	0252      	lsls	r2, r2, #9
     dec:	430a      	orrs	r2, r1
     dee:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
     df0:	2101      	movs	r1, #1
     df2:	4a0c      	ldr	r2, [pc, #48]	; (e24 <ble_usart_init+0xe4>)
     df4:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
     df6:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
     df8:	2a00      	cmp	r2, #0
     dfa:	d1fc      	bne.n	df6 <ble_usart_init+0xb6>
	return (usart_hw->SYNCBUSY.reg);
     dfc:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
     dfe:	2a00      	cmp	r2, #0
     e00:	d1fc      	bne.n	dfc <ble_usart_init+0xbc>
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
     e02:	6859      	ldr	r1, [r3, #4]
     e04:	2280      	movs	r2, #128	; 0x80
     e06:	0292      	lsls	r2, r2, #10
     e08:	430a      	orrs	r2, r1
     e0a:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
     e0c:	2101      	movs	r1, #1
     e0e:	4a05      	ldr	r2, [pc, #20]	; (e24 <ble_usart_init+0xe4>)
     e10:	7191      	strb	r1, [r2, #6]
	return (usart_hw->SYNCBUSY.reg);
     e12:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
     e14:	2a00      	cmp	r2, #0
     e16:	d1fc      	bne.n	e12 <ble_usart_init+0xd2>
	//	usart_init(&ble_usart_instance, BLE_USART, &config_usart) ;
	
	usart_enable(&ble_usart_instance) ;
	usart_enable_transceiver(&ble_usart_instance,USART_TRANSCEIVER_TX) ;
	usart_enable_transceiver(&ble_usart_instance,USART_TRANSCEIVER_RX) ;
}
     e18:	b011      	add	sp, #68	; 0x44
     e1a:	bd30      	pop	{r4, r5, pc}
     e1c:	00120002 	.word	0x00120002
     e20:	00130002 	.word	0x00130002
     e24:	200010e4 	.word	0x200010e4
     e28:	000033d5 	.word	0x000033d5
     e2c:	42000400 	.word	0x42000400
     e30:	00002f75 	.word	0x00002f75
     e34:	e000e100 	.word	0xe000e100

00000e38 <ble_usart_is_rx_ready>:
/*** ble_usart_is_rx_ready ******************************************************
 \brief      RN487x USART Rx ready check
********************************************************************************/
bool ble_usart_is_rx_ready(struct usart_module *const usart)
{
	return (usart->hw->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC);
     e38:	6803      	ldr	r3, [r0, #0]
     e3a:	7e18      	ldrb	r0, [r3, #24]
     e3c:	0740      	lsls	r0, r0, #29
     e3e:	0fc0      	lsrs	r0, r0, #31
     e40:	4770      	bx	lr
	...

00000e44 <appdata_callback>:
			 Application data
 \param[in]  *appHandle - callback handle
 \param[in]  *appData - callback parameters
********************************************************************************/
static void appdata_callback(void *appHandle, appCbParams_t *appdata)
{
     e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	StackRetStatus_t status = LORAWAN_INVALID_REQUEST;

	if (LORAWAN_EVT_RX_DATA_AVAILABLE == appdata->evt)
     e46:	780b      	ldrb	r3, [r1, #0]
     e48:	2b02      	cmp	r3, #2
     e4a:	d003      	beq.n	e54 <appdata_callback+0x10>
			default:
			printf("UNKNOWN ERROR\n\r");
			break;
		}
	}
	else if(LORAWAN_EVT_TRANSACTION_COMPLETE == appdata->evt)
     e4c:	2b04      	cmp	r3, #4
     e4e:	d100      	bne.n	e52 <appdata_callback+0xe>
     e50:	e096      	b.n	f80 <appdata_callback+0x13c>
			printf("\n\rUNKNOWN ERROR\n\r");
			break;
		}
		printf("\n\r*************************************************\n\r");
	}
}
     e52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		switch(status)
     e54:	7b4b      	ldrb	r3, [r1, #13]
     e56:	2b1e      	cmp	r3, #30
     e58:	d900      	bls.n	e5c <appdata_callback+0x18>
     e5a:	e08d      	b.n	f78 <appdata_callback+0x134>
     e5c:	009b      	lsls	r3, r3, #2
     e5e:	4a89      	ldr	r2, [pc, #548]	; (1084 <appdata_callback+0x240>)
     e60:	58d3      	ldr	r3, [r2, r3]
     e62:	469f      	mov	pc, r3
				uint8_t dataLength = appdata->param.rxData.dataLength ;
     e64:	7b0e      	ldrb	r6, [r1, #12]
				if((dataLength > 0U) && (NULL != pData))
     e66:	2e00      	cmp	r6, #0
     e68:	d01e      	beq.n	ea8 <appdata_callback+0x64>
				uint8_t *pData = appdata->param.rxData.pData ;
     e6a:	688f      	ldr	r7, [r1, #8]
				if((dataLength > 0U) && (NULL != pData))
     e6c:	2f00      	cmp	r7, #0
     e6e:	d01b      	beq.n	ea8 <appdata_callback+0x64>
					printf("*** Received DL Data ***\n\r") ;
     e70:	4885      	ldr	r0, [pc, #532]	; (1088 <appdata_callback+0x244>)
     e72:	4c86      	ldr	r4, [pc, #536]	; (108c <appdata_callback+0x248>)
     e74:	47a0      	blx	r4
					printf("\nFrame Received at port %d\n\r", pData[0]) ;
     e76:	7839      	ldrb	r1, [r7, #0]
     e78:	4885      	ldr	r0, [pc, #532]	; (1090 <appdata_callback+0x24c>)
     e7a:	47a0      	blx	r4
					printf("\nFrame Length - %d\n\r", dataLength) ;
     e7c:	0031      	movs	r1, r6
     e7e:	4885      	ldr	r0, [pc, #532]	; (1094 <appdata_callback+0x250>)
     e80:	47a0      	blx	r4
					printf ("\nPayload: ") ;
     e82:	4885      	ldr	r0, [pc, #532]	; (1098 <appdata_callback+0x254>)
     e84:	47a0      	blx	r4
					for (uint8_t i = 0; i < dataLength - 1; i++)
     e86:	3e01      	subs	r6, #1
     e88:	2e00      	cmp	r6, #0
     e8a:	dd09      	ble.n	ea0 <appdata_callback+0x5c>
     e8c:	2400      	movs	r4, #0
						printf("%0x", pData[i+1]) ;
     e8e:	4d7f      	ldr	r5, [pc, #508]	; (108c <appdata_callback+0x248>)
     e90:	193b      	adds	r3, r7, r4
     e92:	7859      	ldrb	r1, [r3, #1]
     e94:	4881      	ldr	r0, [pc, #516]	; (109c <appdata_callback+0x258>)
     e96:	47a8      	blx	r5
					for (uint8_t i = 0; i < dataLength - 1; i++)
     e98:	3401      	adds	r4, #1
     e9a:	b2e4      	uxtb	r4, r4
     e9c:	42b4      	cmp	r4, r6
     e9e:	dbf7      	blt.n	e90 <appdata_callback+0x4c>
					printf("\r\n*************************\r\n") ;
     ea0:	487f      	ldr	r0, [pc, #508]	; (10a0 <appdata_callback+0x25c>)
     ea2:	4b80      	ldr	r3, [pc, #512]	; (10a4 <appdata_callback+0x260>)
     ea4:	4798      	blx	r3
     ea6:	e7d4      	b.n	e52 <appdata_callback+0xe>
					printf("Received ACK for Confirmed data\r\n") ;
     ea8:	487f      	ldr	r0, [pc, #508]	; (10a8 <appdata_callback+0x264>)
     eaa:	4b7e      	ldr	r3, [pc, #504]	; (10a4 <appdata_callback+0x260>)
     eac:	4798      	blx	r3
     eae:	e7d0      	b.n	e52 <appdata_callback+0xe>
				printf("\n\rRADIO_NO_DATA \n\r");
     eb0:	487e      	ldr	r0, [pc, #504]	; (10ac <appdata_callback+0x268>)
     eb2:	4b76      	ldr	r3, [pc, #472]	; (108c <appdata_callback+0x248>)
     eb4:	4798      	blx	r3
			break;
     eb6:	e7cc      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rRADIO_DATA_SIZE \n\r");
     eb8:	487d      	ldr	r0, [pc, #500]	; (10b0 <appdata_callback+0x26c>)
     eba:	4b74      	ldr	r3, [pc, #464]	; (108c <appdata_callback+0x248>)
     ebc:	4798      	blx	r3
			break;
     ebe:	e7c8      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rRADIO_INVALID_REQ \n\r");
     ec0:	487c      	ldr	r0, [pc, #496]	; (10b4 <appdata_callback+0x270>)
     ec2:	4b72      	ldr	r3, [pc, #456]	; (108c <appdata_callback+0x248>)
     ec4:	4798      	blx	r3
			break;
     ec6:	e7c4      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rRADIO_BUSY \n\r");
     ec8:	487b      	ldr	r0, [pc, #492]	; (10b8 <appdata_callback+0x274>)
     eca:	4b70      	ldr	r3, [pc, #448]	; (108c <appdata_callback+0x248>)
     ecc:	4798      	blx	r3
			break;
     ece:	e7c0      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rRADIO_OUT_OF_RANGE \n\r");
     ed0:	487a      	ldr	r0, [pc, #488]	; (10bc <appdata_callback+0x278>)
     ed2:	4b6e      	ldr	r3, [pc, #440]	; (108c <appdata_callback+0x248>)
     ed4:	4798      	blx	r3
			break;
     ed6:	e7bc      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rRADIO_UNSUPPORTED_ATTR \n\r");
     ed8:	4879      	ldr	r0, [pc, #484]	; (10c0 <appdata_callback+0x27c>)
     eda:	4b6c      	ldr	r3, [pc, #432]	; (108c <appdata_callback+0x248>)
     edc:	4798      	blx	r3
			break;
     ede:	e7b8      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rRADIO_CHANNEL_BUSY \n\r");
     ee0:	4878      	ldr	r0, [pc, #480]	; (10c4 <appdata_callback+0x280>)
     ee2:	4b6a      	ldr	r3, [pc, #424]	; (108c <appdata_callback+0x248>)
     ee4:	4798      	blx	r3
			break;
     ee6:	e7b4      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rNWK_NOT_JOINED \n\r");
     ee8:	4877      	ldr	r0, [pc, #476]	; (10c8 <appdata_callback+0x284>)
     eea:	4b68      	ldr	r3, [pc, #416]	; (108c <appdata_callback+0x248>)
     eec:	4798      	blx	r3
			break;
     eee:	e7b0      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rINVALID_PARAMETER \n\r");
     ef0:	4876      	ldr	r0, [pc, #472]	; (10cc <appdata_callback+0x288>)
     ef2:	4b66      	ldr	r3, [pc, #408]	; (108c <appdata_callback+0x248>)
     ef4:	4798      	blx	r3
			break;
     ef6:	e7ac      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rKEYS_NOT_INITIALIZED \n\r");
     ef8:	4875      	ldr	r0, [pc, #468]	; (10d0 <appdata_callback+0x28c>)
     efa:	4b64      	ldr	r3, [pc, #400]	; (108c <appdata_callback+0x248>)
     efc:	4798      	blx	r3
			break;
     efe:	e7a8      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rSILENT_IMMEDIATELY_ACTIVE\n\r");
     f00:	4874      	ldr	r0, [pc, #464]	; (10d4 <appdata_callback+0x290>)
     f02:	4b62      	ldr	r3, [pc, #392]	; (108c <appdata_callback+0x248>)
     f04:	4798      	blx	r3
			break;
     f06:	e7a4      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rFCNTR_ERROR_REJOIN_NEEDED \n\r");
     f08:	4873      	ldr	r0, [pc, #460]	; (10d8 <appdata_callback+0x294>)
     f0a:	4b60      	ldr	r3, [pc, #384]	; (108c <appdata_callback+0x248>)
     f0c:	4798      	blx	r3
			break;
     f0e:	e7a0      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rINVALID_BUFFER_LENGTH \n\r");
     f10:	4872      	ldr	r0, [pc, #456]	; (10dc <appdata_callback+0x298>)
     f12:	4b5e      	ldr	r3, [pc, #376]	; (108c <appdata_callback+0x248>)
     f14:	4798      	blx	r3
			break;
     f16:	e79c      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rMAC_PAUSED  \n\r");
     f18:	4871      	ldr	r0, [pc, #452]	; (10e0 <appdata_callback+0x29c>)
     f1a:	4b5c      	ldr	r3, [pc, #368]	; (108c <appdata_callback+0x248>)
     f1c:	4798      	blx	r3
			break;
     f1e:	e798      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rNO_CHANNELS_FOUND \n\r");
     f20:	4870      	ldr	r0, [pc, #448]	; (10e4 <appdata_callback+0x2a0>)
     f22:	4b5a      	ldr	r3, [pc, #360]	; (108c <appdata_callback+0x248>)
     f24:	4798      	blx	r3
			break;
     f26:	e794      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rBUSY\n\r");
     f28:	486f      	ldr	r0, [pc, #444]	; (10e8 <appdata_callback+0x2a4>)
     f2a:	4b58      	ldr	r3, [pc, #352]	; (108c <appdata_callback+0x248>)
     f2c:	4798      	blx	r3
			break;
     f2e:	e790      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rNO_ACK \n\r");
     f30:	486e      	ldr	r0, [pc, #440]	; (10ec <appdata_callback+0x2a8>)
     f32:	4b56      	ldr	r3, [pc, #344]	; (108c <appdata_callback+0x248>)
     f34:	4798      	blx	r3
			break;
     f36:	e78c      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rALREADY JOINING IS IN PROGRESS \n\r");
     f38:	486d      	ldr	r0, [pc, #436]	; (10f0 <appdata_callback+0x2ac>)
     f3a:	4b54      	ldr	r3, [pc, #336]	; (108c <appdata_callback+0x248>)
     f3c:	4798      	blx	r3
			break;
     f3e:	e788      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rRESOURCE_UNAVAILABLE \n\r");
     f40:	486c      	ldr	r0, [pc, #432]	; (10f4 <appdata_callback+0x2b0>)
     f42:	4b52      	ldr	r3, [pc, #328]	; (108c <appdata_callback+0x248>)
     f44:	4798      	blx	r3
			break;
     f46:	e784      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rINVALID_REQUEST \n\r");
     f48:	486b      	ldr	r0, [pc, #428]	; (10f8 <appdata_callback+0x2b4>)
     f4a:	4b50      	ldr	r3, [pc, #320]	; (108c <appdata_callback+0x248>)
     f4c:	4798      	blx	r3
			break;
     f4e:	e780      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rFCNTR_ERROR \n\r");
     f50:	486a      	ldr	r0, [pc, #424]	; (10fc <appdata_callback+0x2b8>)
     f52:	4b4e      	ldr	r3, [pc, #312]	; (108c <appdata_callback+0x248>)
     f54:	4798      	blx	r3
			break;
     f56:	e77c      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rMIC_ERROR \n\r");
     f58:	4869      	ldr	r0, [pc, #420]	; (1100 <appdata_callback+0x2bc>)
     f5a:	4b4c      	ldr	r3, [pc, #304]	; (108c <appdata_callback+0x248>)
     f5c:	4798      	blx	r3
			break;
     f5e:	e778      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rINVALID_MTYPE \n\r");
     f60:	4868      	ldr	r0, [pc, #416]	; (1104 <appdata_callback+0x2c0>)
     f62:	4b4a      	ldr	r3, [pc, #296]	; (108c <appdata_callback+0x248>)
     f64:	4798      	blx	r3
			break;
     f66:	e774      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rMCAST_HDR_INVALID \n\r");
     f68:	4867      	ldr	r0, [pc, #412]	; (1108 <appdata_callback+0x2c4>)
     f6a:	4b48      	ldr	r3, [pc, #288]	; (108c <appdata_callback+0x248>)
     f6c:	4798      	blx	r3
			break;
     f6e:	e770      	b.n	e52 <appdata_callback+0xe>
			printf("\n\rINVALID_PACKET \n\r");
     f70:	4866      	ldr	r0, [pc, #408]	; (110c <appdata_callback+0x2c8>)
     f72:	4b46      	ldr	r3, [pc, #280]	; (108c <appdata_callback+0x248>)
     f74:	4798      	blx	r3
			break;
     f76:	e76c      	b.n	e52 <appdata_callback+0xe>
			printf("UNKNOWN ERROR\n\r");
     f78:	4865      	ldr	r0, [pc, #404]	; (1110 <appdata_callback+0x2cc>)
     f7a:	4b44      	ldr	r3, [pc, #272]	; (108c <appdata_callback+0x248>)
     f7c:	4798      	blx	r3
			break;
     f7e:	e768      	b.n	e52 <appdata_callback+0xe>
		switch(status = appdata->param.transCmpl.status)
     f80:	790b      	ldrb	r3, [r1, #4]
     f82:	2b1e      	cmp	r3, #30
     f84:	d879      	bhi.n	107a <appdata_callback+0x236>
     f86:	009b      	lsls	r3, r3, #2
     f88:	4a62      	ldr	r2, [pc, #392]	; (1114 <appdata_callback+0x2d0>)
     f8a:	58d3      	ldr	r3, [r2, r3]
     f8c:	469f      	mov	pc, r3
				printf("Transmission Success\r\n") ;
     f8e:	4862      	ldr	r0, [pc, #392]	; (1118 <appdata_callback+0x2d4>)
     f90:	4b44      	ldr	r3, [pc, #272]	; (10a4 <appdata_callback+0x260>)
     f92:	4798      	blx	r3
				ble_app_debug("\r\nTransmission Success") ;
     f94:	4861      	ldr	r0, [pc, #388]	; (111c <appdata_callback+0x2d8>)
     f96:	4b62      	ldr	r3, [pc, #392]	; (1120 <appdata_callback+0x2dc>)
     f98:	4798      	blx	r3
		printf("\n\r*************************************************\n\r");
     f9a:	4862      	ldr	r0, [pc, #392]	; (1124 <appdata_callback+0x2e0>)
     f9c:	4b3b      	ldr	r3, [pc, #236]	; (108c <appdata_callback+0x248>)
     f9e:	4798      	blx	r3
}
     fa0:	e757      	b.n	e52 <appdata_callback+0xe>
				printf("Transmission Success\r\n");
     fa2:	485d      	ldr	r0, [pc, #372]	; (1118 <appdata_callback+0x2d4>)
     fa4:	4b3f      	ldr	r3, [pc, #252]	; (10a4 <appdata_callback+0x260>)
     fa6:	4798      	blx	r3
			break;
     fa8:	e7f7      	b.n	f9a <appdata_callback+0x156>
				printf("\n\rRADIO_NO_DATA \n\r");
     faa:	4840      	ldr	r0, [pc, #256]	; (10ac <appdata_callback+0x268>)
     fac:	4b37      	ldr	r3, [pc, #220]	; (108c <appdata_callback+0x248>)
     fae:	4798      	blx	r3
			break;
     fb0:	e7f3      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rRADIO_DATA_SIZE \n\r");
     fb2:	483f      	ldr	r0, [pc, #252]	; (10b0 <appdata_callback+0x26c>)
     fb4:	4b35      	ldr	r3, [pc, #212]	; (108c <appdata_callback+0x248>)
     fb6:	4798      	blx	r3
			break;
     fb8:	e7ef      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rRADIO_INVALID_REQ \n\r");
     fba:	483e      	ldr	r0, [pc, #248]	; (10b4 <appdata_callback+0x270>)
     fbc:	4b33      	ldr	r3, [pc, #204]	; (108c <appdata_callback+0x248>)
     fbe:	4798      	blx	r3
			break;
     fc0:	e7eb      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rRADIO_BUSY \n\r");
     fc2:	483d      	ldr	r0, [pc, #244]	; (10b8 <appdata_callback+0x274>)
     fc4:	4b31      	ldr	r3, [pc, #196]	; (108c <appdata_callback+0x248>)
     fc6:	4798      	blx	r3
			break;
     fc8:	e7e7      	b.n	f9a <appdata_callback+0x156>
			printf("\nTx Timeout\n\r");
     fca:	4857      	ldr	r0, [pc, #348]	; (1128 <appdata_callback+0x2e4>)
     fcc:	4b2f      	ldr	r3, [pc, #188]	; (108c <appdata_callback+0x248>)
     fce:	4798      	blx	r3
			break;
     fd0:	e7e3      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rRADIO_OUT_OF_RANGE \n\r");
     fd2:	483a      	ldr	r0, [pc, #232]	; (10bc <appdata_callback+0x278>)
     fd4:	4b2d      	ldr	r3, [pc, #180]	; (108c <appdata_callback+0x248>)
     fd6:	4798      	blx	r3
			break;
     fd8:	e7df      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rRADIO_UNSUPPORTED_ATTR \n\r");
     fda:	4839      	ldr	r0, [pc, #228]	; (10c0 <appdata_callback+0x27c>)
     fdc:	4b2b      	ldr	r3, [pc, #172]	; (108c <appdata_callback+0x248>)
     fde:	4798      	blx	r3
			break;
     fe0:	e7db      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rRADIO_CHANNEL_BUSY \n\r");
     fe2:	4838      	ldr	r0, [pc, #224]	; (10c4 <appdata_callback+0x280>)
     fe4:	4b29      	ldr	r3, [pc, #164]	; (108c <appdata_callback+0x248>)
     fe6:	4798      	blx	r3
			break;
     fe8:	e7d7      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rNWK_NOT_JOINED \n\r");
     fea:	4837      	ldr	r0, [pc, #220]	; (10c8 <appdata_callback+0x284>)
     fec:	4b27      	ldr	r3, [pc, #156]	; (108c <appdata_callback+0x248>)
     fee:	4798      	blx	r3
			break;
     ff0:	e7d3      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rINVALID_PARAMETER \n\r");
     ff2:	4836      	ldr	r0, [pc, #216]	; (10cc <appdata_callback+0x288>)
     ff4:	4b25      	ldr	r3, [pc, #148]	; (108c <appdata_callback+0x248>)
     ff6:	4798      	blx	r3
			break;
     ff8:	e7cf      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rKEYS_NOT_INITIALIZED \n\r");
     ffa:	4835      	ldr	r0, [pc, #212]	; (10d0 <appdata_callback+0x28c>)
     ffc:	4b23      	ldr	r3, [pc, #140]	; (108c <appdata_callback+0x248>)
     ffe:	4798      	blx	r3
			break;
    1000:	e7cb      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rSILENT_IMMEDIATELY_ACTIVE\n\r");
    1002:	4834      	ldr	r0, [pc, #208]	; (10d4 <appdata_callback+0x290>)
    1004:	4b21      	ldr	r3, [pc, #132]	; (108c <appdata_callback+0x248>)
    1006:	4798      	blx	r3
			break;
    1008:	e7c7      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rFCNTR_ERROR_REJOIN_NEEDED \n\r");
    100a:	4833      	ldr	r0, [pc, #204]	; (10d8 <appdata_callback+0x294>)
    100c:	4b1f      	ldr	r3, [pc, #124]	; (108c <appdata_callback+0x248>)
    100e:	4798      	blx	r3
			break;
    1010:	e7c3      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rINVALID_BUFFER_LENGTH \n\r");
    1012:	4832      	ldr	r0, [pc, #200]	; (10dc <appdata_callback+0x298>)
    1014:	4b1d      	ldr	r3, [pc, #116]	; (108c <appdata_callback+0x248>)
    1016:	4798      	blx	r3
			break;
    1018:	e7bf      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rMAC_PAUSED  \n\r");
    101a:	4831      	ldr	r0, [pc, #196]	; (10e0 <appdata_callback+0x29c>)
    101c:	4b1b      	ldr	r3, [pc, #108]	; (108c <appdata_callback+0x248>)
    101e:	4798      	blx	r3
			break;
    1020:	e7bb      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rNO_CHANNELS_FOUND \n\r");
    1022:	4830      	ldr	r0, [pc, #192]	; (10e4 <appdata_callback+0x2a0>)
    1024:	4b19      	ldr	r3, [pc, #100]	; (108c <appdata_callback+0x248>)
    1026:	4798      	blx	r3
			break;
    1028:	e7b7      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rBUSY\n\r");
    102a:	482f      	ldr	r0, [pc, #188]	; (10e8 <appdata_callback+0x2a4>)
    102c:	4b17      	ldr	r3, [pc, #92]	; (108c <appdata_callback+0x248>)
    102e:	4798      	blx	r3
			break;
    1030:	e7b3      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rNO_ACK \n\r");
    1032:	482e      	ldr	r0, [pc, #184]	; (10ec <appdata_callback+0x2a8>)
    1034:	4b15      	ldr	r3, [pc, #84]	; (108c <appdata_callback+0x248>)
    1036:	4798      	blx	r3
			break;
    1038:	e7af      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rALREADY JOINING IS IN PROGRESS \n\r");
    103a:	482d      	ldr	r0, [pc, #180]	; (10f0 <appdata_callback+0x2ac>)
    103c:	4b13      	ldr	r3, [pc, #76]	; (108c <appdata_callback+0x248>)
    103e:	4798      	blx	r3
			break;
    1040:	e7ab      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rRESOURCE_UNAVAILABLE \n\r");
    1042:	482c      	ldr	r0, [pc, #176]	; (10f4 <appdata_callback+0x2b0>)
    1044:	4b11      	ldr	r3, [pc, #68]	; (108c <appdata_callback+0x248>)
    1046:	4798      	blx	r3
			break;
    1048:	e7a7      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rINVALID_REQUEST \n\r");
    104a:	482b      	ldr	r0, [pc, #172]	; (10f8 <appdata_callback+0x2b4>)
    104c:	4b0f      	ldr	r3, [pc, #60]	; (108c <appdata_callback+0x248>)
    104e:	4798      	blx	r3
			break;
    1050:	e7a3      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rFCNTR_ERROR \n\r");
    1052:	482a      	ldr	r0, [pc, #168]	; (10fc <appdata_callback+0x2b8>)
    1054:	4b0d      	ldr	r3, [pc, #52]	; (108c <appdata_callback+0x248>)
    1056:	4798      	blx	r3
			break;
    1058:	e79f      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rMIC_ERROR \n\r");
    105a:	4829      	ldr	r0, [pc, #164]	; (1100 <appdata_callback+0x2bc>)
    105c:	4b0b      	ldr	r3, [pc, #44]	; (108c <appdata_callback+0x248>)
    105e:	4798      	blx	r3
			break;
    1060:	e79b      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rINVALID_MTYPE \n\r");
    1062:	4828      	ldr	r0, [pc, #160]	; (1104 <appdata_callback+0x2c0>)
    1064:	4b09      	ldr	r3, [pc, #36]	; (108c <appdata_callback+0x248>)
    1066:	4798      	blx	r3
			break;
    1068:	e797      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rMCAST_HDR_INVALID \n\r");
    106a:	4827      	ldr	r0, [pc, #156]	; (1108 <appdata_callback+0x2c4>)
    106c:	4b07      	ldr	r3, [pc, #28]	; (108c <appdata_callback+0x248>)
    106e:	4798      	blx	r3
			break;
    1070:	e793      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rINVALID_PACKET \n\r");
    1072:	4826      	ldr	r0, [pc, #152]	; (110c <appdata_callback+0x2c8>)
    1074:	4b05      	ldr	r3, [pc, #20]	; (108c <appdata_callback+0x248>)
    1076:	4798      	blx	r3
			break;
    1078:	e78f      	b.n	f9a <appdata_callback+0x156>
			printf("\n\rUNKNOWN ERROR\n\r");
    107a:	482c      	ldr	r0, [pc, #176]	; (112c <appdata_callback+0x2e8>)
    107c:	4b03      	ldr	r3, [pc, #12]	; (108c <appdata_callback+0x248>)
    107e:	4798      	blx	r3
			break;
    1080:	e78b      	b.n	f9a <appdata_callback+0x156>
    1082:	46c0      	nop			; (mov r8, r8)
    1084:	0001d4a8 	.word	0x0001d4a8
    1088:	0001d5b4 	.word	0x0001d5b4
    108c:	000163fd 	.word	0x000163fd
    1090:	0001d5d0 	.word	0x0001d5d0
    1094:	0001d5f0 	.word	0x0001d5f0
    1098:	0001d608 	.word	0x0001d608
    109c:	0001d614 	.word	0x0001d614
    10a0:	0001d618 	.word	0x0001d618
    10a4:	000164c1 	.word	0x000164c1
    10a8:	0001d638 	.word	0x0001d638
    10ac:	0001d65c 	.word	0x0001d65c
    10b0:	0001d670 	.word	0x0001d670
    10b4:	0001d688 	.word	0x0001d688
    10b8:	0001d6a0 	.word	0x0001d6a0
    10bc:	0001d6b0 	.word	0x0001d6b0
    10c0:	0001d6c8 	.word	0x0001d6c8
    10c4:	0001d6e4 	.word	0x0001d6e4
    10c8:	0001d6fc 	.word	0x0001d6fc
    10cc:	0001d710 	.word	0x0001d710
    10d0:	0001d728 	.word	0x0001d728
    10d4:	0001d744 	.word	0x0001d744
    10d8:	0001d764 	.word	0x0001d764
    10dc:	0001d784 	.word	0x0001d784
    10e0:	0001d7a0 	.word	0x0001d7a0
    10e4:	0001d7b4 	.word	0x0001d7b4
    10e8:	0001d7cc 	.word	0x0001d7cc
    10ec:	0001d7d8 	.word	0x0001d7d8
    10f0:	0001d7e4 	.word	0x0001d7e4
    10f4:	0001d808 	.word	0x0001d808
    10f8:	0001d824 	.word	0x0001d824
    10fc:	0001d83c 	.word	0x0001d83c
    1100:	0001d850 	.word	0x0001d850
    1104:	0001d860 	.word	0x0001d860
    1108:	0001d874 	.word	0x0001d874
    110c:	0001d88c 	.word	0x0001d88c
    1110:	0001d8a0 	.word	0x0001d8a0
    1114:	0001d524 	.word	0x0001d524
    1118:	0001d8b0 	.word	0x0001d8b0
    111c:	0001d8c8 	.word	0x0001d8c8
    1120:	0000091d 	.word	0x0000091d
    1124:	0001d904 	.word	0x0001d904
    1128:	0001d8e0 	.word	0x0001d8e0
    112c:	0001d8f0 	.word	0x0001d8f0

00001130 <appWakeup>:
{
    1130:	b510      	push	{r4, lr}
    1132:	0004      	movs	r4, r0
	HAL_Radio_resources_init() ;
    1134:	4b05      	ldr	r3, [pc, #20]	; (114c <appWakeup+0x1c>)
    1136:	4798      	blx	r3
	sio2host_init() ;
    1138:	4b05      	ldr	r3, [pc, #20]	; (1150 <appWakeup+0x20>)
    113a:	4798      	blx	r3
	printf("\r\nsleep_ok %ld ms\r\n", sleptDuration) ;
    113c:	0021      	movs	r1, r4
    113e:	4805      	ldr	r0, [pc, #20]	; (1154 <appWakeup+0x24>)
    1140:	4b05      	ldr	r3, [pc, #20]	; (1158 <appWakeup+0x28>)
    1142:	4798      	blx	r3
	ble_app_debug(".") ;
    1144:	4805      	ldr	r0, [pc, #20]	; (115c <appWakeup+0x2c>)
    1146:	4b06      	ldr	r3, [pc, #24]	; (1160 <appWakeup+0x30>)
    1148:	4798      	blx	r3
}
    114a:	bd10      	pop	{r4, pc}
    114c:	00004fc1 	.word	0x00004fc1
    1150:	00004a41 	.word	0x00004a41
    1154:	0001d5a0 	.word	0x0001d5a0
    1158:	000163fd 	.word	0x000163fd
    115c:	0001d258 	.word	0x0001d258
    1160:	0000091d 	.word	0x0000091d

00001164 <lorawan_app_init>:
{
    1164:	b510      	push	{r4, lr}
	resource_init() ;
    1166:	4b07      	ldr	r3, [pc, #28]	; (1184 <lorawan_app_init+0x20>)
    1168:	4798      	blx	r3
	HAL_RadioInit() ;
    116a:	4b07      	ldr	r3, [pc, #28]	; (1188 <lorawan_app_init+0x24>)
    116c:	4798      	blx	r3
	AESInit() ;
    116e:	4b07      	ldr	r3, [pc, #28]	; (118c <lorawan_app_init+0x28>)
    1170:	4798      	blx	r3
	SystemTimerInit() ;
    1172:	4b07      	ldr	r3, [pc, #28]	; (1190 <lorawan_app_init+0x2c>)
    1174:	4798      	blx	r3
	SleepTimerInit() ;
    1176:	4b07      	ldr	r3, [pc, #28]	; (1194 <lorawan_app_init+0x30>)
    1178:	4798      	blx	r3
	PDS_Init() ;
    117a:	4b07      	ldr	r3, [pc, #28]	; (1198 <lorawan_app_init+0x34>)
    117c:	4798      	blx	r3
	Stack_Init() ;
    117e:	4b07      	ldr	r3, [pc, #28]	; (119c <lorawan_app_init+0x38>)
    1180:	4798      	blx	r3
}
    1182:	bd10      	pop	{r4, pc}
    1184:	0000b52d 	.word	0x0000b52d
    1188:	00004e09 	.word	0x00004e09
    118c:	0000adb1 	.word	0x0000adb1
    1190:	0000bac9 	.word	0x0000bac9
    1194:	000051f5 	.word	0x000051f5
    1198:	0000ade9 	.word	0x0000ade9
    119c:	0000c115 	.word	0x0000c115

000011a0 <lorawan_app_configuration>:
{
    11a0:	b570      	push	{r4, r5, r6, lr}
    11a2:	b08a      	sub	sp, #40	; 0x28
    11a4:	0004      	movs	r4, r0
	LORAWAN_Init(appdata_callback, joindata_callback) ;
    11a6:	494e      	ldr	r1, [pc, #312]	; (12e0 <lorawan_app_configuration+0x140>)
    11a8:	484e      	ldr	r0, [pc, #312]	; (12e4 <lorawan_app_configuration+0x144>)
    11aa:	4b4f      	ldr	r3, [pc, #316]	; (12e8 <lorawan_app_configuration+0x148>)
    11ac:	4798      	blx	r3
	LORAWAN_Reset(bandSelection) ;
    11ae:	0020      	movs	r0, r4
    11b0:	4b4e      	ldr	r3, [pc, #312]	; (12ec <lorawan_app_configuration+0x14c>)
    11b2:	4798      	blx	r3
	if (bandSelection == ISM_NA915 || bandSelection == ISM_AU915)
    11b4:	1ea3      	subs	r3, r4, #2
    11b6:	2b01      	cmp	r3, #1
    11b8:	d800      	bhi.n	11bc <lorawan_app_configuration+0x1c>
    11ba:	e078      	b.n	12ae <lorawan_app_configuration+0x10e>
	if (bandSelection == ISM_EU868)
    11bc:	2c00      	cmp	r4, #0
    11be:	d103      	bne.n	11c8 <lorawan_app_configuration+0x28>
		datarate = DR5 ;
    11c0:	2205      	movs	r2, #5
    11c2:	2327      	movs	r3, #39	; 0x27
    11c4:	446b      	add	r3, sp
    11c6:	701a      	strb	r2, [r3, #0]
	status = LORAWAN_SetAttr(CURRENT_DATARATE, &datarate) ;
    11c8:	2127      	movs	r1, #39	; 0x27
    11ca:	4469      	add	r1, sp
    11cc:	2007      	movs	r0, #7
    11ce:	4c48      	ldr	r4, [pc, #288]	; (12f0 <lorawan_app_configuration+0x150>)
    11d0:	47a0      	blx	r4
	status = LORAWAN_SetAttr(DEV_EUI, demoDevEui) ;
    11d2:	4948      	ldr	r1, [pc, #288]	; (12f4 <lorawan_app_configuration+0x154>)
    11d4:	2000      	movs	r0, #0
    11d6:	47a0      	blx	r4
	status = LORAWAN_SetAttr(APP_EUI, demoAppEui) ;
    11d8:	4947      	ldr	r1, [pc, #284]	; (12f8 <lorawan_app_configuration+0x158>)
    11da:	2001      	movs	r0, #1
    11dc:	47a0      	blx	r4
	status = LORAWAN_SetAttr(APP_KEY, demoAppKey) ;
    11de:	4947      	ldr	r1, [pc, #284]	; (12fc <lorawan_app_configuration+0x15c>)
    11e0:	2003      	movs	r0, #3
    11e2:	47a0      	blx	r4
	EdClass_t classType = CLASS_A ;
    11e4:	2126      	movs	r1, #38	; 0x26
    11e6:	4469      	add	r1, sp
    11e8:	2301      	movs	r3, #1
    11ea:	700b      	strb	r3, [r1, #0]
	status = LORAWAN_SetAttr(EDCLASS, &classType) ;
    11ec:	2019      	movs	r0, #25
    11ee:	47a0      	blx	r4
	bool adr = false ;
    11f0:	2125      	movs	r1, #37	; 0x25
    11f2:	4469      	add	r1, sp
    11f4:	2500      	movs	r5, #0
    11f6:	700d      	strb	r5, [r1, #0]
	status = LORAWAN_SetAttr(ADR, &adr) ;
    11f8:	2006      	movs	r0, #6
    11fa:	47a0      	blx	r4
	bool joinBackoffEnable = false ;
    11fc:	a909      	add	r1, sp, #36	; 0x24
    11fe:	700d      	strb	r5, [r1, #0]
	LORAWAN_SetAttr(JOIN_BACKOFF_ENABLE, &joinBackoffEnable) ;
    1200:	202e      	movs	r0, #46	; 0x2e
    1202:	47a0      	blx	r4
	uint8_t devEui[8] = {0} ;
    1204:	2208      	movs	r2, #8
    1206:	2100      	movs	r1, #0
    1208:	a801      	add	r0, sp, #4
    120a:	4c3d      	ldr	r4, [pc, #244]	; (1300 <lorawan_app_configuration+0x160>)
    120c:	47a0      	blx	r4
	uint8_t appEui[8] = {0} ;
    120e:	2208      	movs	r2, #8
    1210:	2100      	movs	r1, #0
    1212:	a803      	add	r0, sp, #12
    1214:	47a0      	blx	r4
	uint8_t appKey[16] = {0} ;	
    1216:	2210      	movs	r2, #16
    1218:	2100      	movs	r1, #0
    121a:	a805      	add	r0, sp, #20
    121c:	47a0      	blx	r4
	printf("***************Application Configuration***************\r\n") ;
    121e:	4839      	ldr	r0, [pc, #228]	; (1304 <lorawan_app_configuration+0x164>)
    1220:	4b39      	ldr	r3, [pc, #228]	; (1308 <lorawan_app_configuration+0x168>)
    1222:	4798      	blx	r3
	LORAWAN_GetAttr(ISMBAND, (void*)NULL, &ismBand) ;
    1224:	466b      	mov	r3, sp
    1226:	1c5c      	adds	r4, r3, #1
    1228:	0022      	movs	r2, r4
    122a:	2100      	movs	r1, #0
    122c:	2023      	movs	r0, #35	; 0x23
    122e:	4b37      	ldr	r3, [pc, #220]	; (130c <lorawan_app_configuration+0x16c>)
    1230:	4798      	blx	r3
	if (ismBand == ISM_NA915)
    1232:	7823      	ldrb	r3, [r4, #0]
    1234:	2b02      	cmp	r3, #2
    1236:	d03f      	beq.n	12b8 <lorawan_app_configuration+0x118>
	else if (ismBand == ISM_EU868)
    1238:	2b00      	cmp	r3, #0
    123a:	d045      	beq.n	12c8 <lorawan_app_configuration+0x128>
	LORAWAN_GetAttr(CURRENT_DATARATE, (void*)NULL, &dataRate) ;
    123c:	466b      	mov	r3, sp
    123e:	1c9c      	adds	r4, r3, #2
    1240:	0022      	movs	r2, r4
    1242:	2100      	movs	r1, #0
    1244:	2007      	movs	r0, #7
    1246:	4d31      	ldr	r5, [pc, #196]	; (130c <lorawan_app_configuration+0x16c>)
    1248:	47a8      	blx	r5
	printf("Data Rate: %d\r\n", dataRate) ;
    124a:	7821      	ldrb	r1, [r4, #0]
    124c:	4830      	ldr	r0, [pc, #192]	; (1310 <lorawan_app_configuration+0x170>)
    124e:	4c31      	ldr	r4, [pc, #196]	; (1314 <lorawan_app_configuration+0x174>)
    1250:	47a0      	blx	r4
	LORAWAN_GetAttr(DEV_EUI, (void*)NULL, &devEui) ;
    1252:	aa01      	add	r2, sp, #4
    1254:	2100      	movs	r1, #0
    1256:	2000      	movs	r0, #0
    1258:	47a8      	blx	r5
	printf("DevEui: ") ;
    125a:	482f      	ldr	r0, [pc, #188]	; (1318 <lorawan_app_configuration+0x178>)
    125c:	47a0      	blx	r4
	print_array(devEui, sizeof(devEui)) ;
    125e:	2108      	movs	r1, #8
    1260:	a801      	add	r0, sp, #4
    1262:	4e2e      	ldr	r6, [pc, #184]	; (131c <lorawan_app_configuration+0x17c>)
    1264:	47b0      	blx	r6
	LORAWAN_GetAttr(APP_EUI, (void*)NULL, &appEui) ;
    1266:	aa03      	add	r2, sp, #12
    1268:	2100      	movs	r1, #0
    126a:	2001      	movs	r0, #1
    126c:	47a8      	blx	r5
	printf("AppEui: ") ;
    126e:	482c      	ldr	r0, [pc, #176]	; (1320 <lorawan_app_configuration+0x180>)
    1270:	47a0      	blx	r4
	print_array(appEui, sizeof(appEui)) ;
    1272:	2108      	movs	r1, #8
    1274:	a803      	add	r0, sp, #12
    1276:	47b0      	blx	r6
	LORAWAN_GetAttr(APP_KEY, (void*)NULL, &appKey) ;
    1278:	aa05      	add	r2, sp, #20
    127a:	2100      	movs	r1, #0
    127c:	2003      	movs	r0, #3
    127e:	47a8      	blx	r5
	printf("AppKey: ") ;
    1280:	4828      	ldr	r0, [pc, #160]	; (1324 <lorawan_app_configuration+0x184>)
    1282:	47a0      	blx	r4
	print_array(appKey, sizeof(appKey)) ;		
    1284:	2110      	movs	r1, #16
    1286:	a805      	add	r0, sp, #20
    1288:	47b0      	blx	r6
	LORAWAN_GetAttr(EDCLASS, (void*)NULL, &edClass) ;
    128a:	466b      	mov	r3, sp
    128c:	1cde      	adds	r6, r3, #3
    128e:	0032      	movs	r2, r6
    1290:	2100      	movs	r1, #0
    1292:	2019      	movs	r0, #25
    1294:	47a8      	blx	r5
	printf("DevType: ") ;
    1296:	4824      	ldr	r0, [pc, #144]	; (1328 <lorawan_app_configuration+0x188>)
    1298:	47a0      	blx	r4
    if(edClass == CLASS_A)
    129a:	7833      	ldrb	r3, [r6, #0]
    129c:	2b01      	cmp	r3, #1
    129e:	d017      	beq.n	12d0 <lorawan_app_configuration+0x130>
    else if(edClass == CLASS_C)
    12a0:	2b04      	cmp	r3, #4
    12a2:	d019      	beq.n	12d8 <lorawan_app_configuration+0x138>
	printf("\r\n") ;
    12a4:	4821      	ldr	r0, [pc, #132]	; (132c <lorawan_app_configuration+0x18c>)
    12a6:	4b18      	ldr	r3, [pc, #96]	; (1308 <lorawan_app_configuration+0x168>)
    12a8:	4798      	blx	r3
}
    12aa:	b00a      	add	sp, #40	; 0x28
    12ac:	bd70      	pop	{r4, r5, r6, pc}
		datarate = DR3 ;
    12ae:	2203      	movs	r2, #3
    12b0:	2327      	movs	r3, #39	; 0x27
    12b2:	446b      	add	r3, sp
    12b4:	701a      	strb	r2, [r3, #0]
    12b6:	e781      	b.n	11bc <lorawan_app_configuration+0x1c>
		printf("ISM Band: ISM_NA915\r\n") ;
    12b8:	481d      	ldr	r0, [pc, #116]	; (1330 <lorawan_app_configuration+0x190>)
    12ba:	4b13      	ldr	r3, [pc, #76]	; (1308 <lorawan_app_configuration+0x168>)
    12bc:	4798      	blx	r3
		printf("Sub Band: %d\r\n", SUBBAND) ;
    12be:	2102      	movs	r1, #2
    12c0:	481c      	ldr	r0, [pc, #112]	; (1334 <lorawan_app_configuration+0x194>)
    12c2:	4b14      	ldr	r3, [pc, #80]	; (1314 <lorawan_app_configuration+0x174>)
    12c4:	4798      	blx	r3
    12c6:	e7b9      	b.n	123c <lorawan_app_configuration+0x9c>
		printf("ISM Band: ISM_EU868\r\n") ;
    12c8:	481b      	ldr	r0, [pc, #108]	; (1338 <lorawan_app_configuration+0x198>)
    12ca:	4b0f      	ldr	r3, [pc, #60]	; (1308 <lorawan_app_configuration+0x168>)
    12cc:	4798      	blx	r3
    12ce:	e7b5      	b.n	123c <lorawan_app_configuration+0x9c>
	    printf("CLASS A\r\n");
    12d0:	481a      	ldr	r0, [pc, #104]	; (133c <lorawan_app_configuration+0x19c>)
    12d2:	4b0d      	ldr	r3, [pc, #52]	; (1308 <lorawan_app_configuration+0x168>)
    12d4:	4798      	blx	r3
    12d6:	e7e5      	b.n	12a4 <lorawan_app_configuration+0x104>
	    printf("CLASS C\r\n");
    12d8:	4819      	ldr	r0, [pc, #100]	; (1340 <lorawan_app_configuration+0x1a0>)
    12da:	4b0b      	ldr	r3, [pc, #44]	; (1308 <lorawan_app_configuration+0x168>)
    12dc:	4798      	blx	r3
    12de:	e7e1      	b.n	12a4 <lorawan_app_configuration+0x104>
    12e0:	0000149d 	.word	0x0000149d
    12e4:	00000e45 	.word	0x00000e45
    12e8:	0000cf0d 	.word	0x0000cf0d
    12ec:	000104dd 	.word	0x000104dd
    12f0:	0000fffd 	.word	0x0000fffd
    12f4:	20000a70 	.word	0x20000a70
    12f8:	20000a58 	.word	0x20000a58
    12fc:	20000a60 	.word	0x20000a60
    1300:	00016349 	.word	0x00016349
    1304:	0001d9d8 	.word	0x0001d9d8
    1308:	000164c1 	.word	0x000164c1
    130c:	0000e395 	.word	0x0000e395
    1310:	0001da54 	.word	0x0001da54
    1314:	000163fd 	.word	0x000163fd
    1318:	0001da64 	.word	0x0001da64
    131c:	00001a21 	.word	0x00001a21
    1320:	0001da70 	.word	0x0001da70
    1324:	0001da7c 	.word	0x0001da7c
    1328:	0001da88 	.word	0x0001da88
    132c:	0001d740 	.word	0x0001d740
    1330:	0001da14 	.word	0x0001da14
    1334:	0001da2c 	.word	0x0001da2c
    1338:	0001da3c 	.word	0x0001da3c
    133c:	0001da94 	.word	0x0001da94
    1340:	0001daa0 	.word	0x0001daa0

00001344 <lorawan_app_join>:
{
    1344:	b570      	push	{r4, r5, r6, lr}
	joined = false ;
    1346:	2200      	movs	r2, #0
    1348:	4b0f      	ldr	r3, [pc, #60]	; (1388 <lorawan_app_join+0x44>)
    134a:	701a      	strb	r2, [r3, #0]
	status = LORAWAN_Join(LORAWAN_OTAA) ;
    134c:	2000      	movs	r0, #0
    134e:	4b0f      	ldr	r3, [pc, #60]	; (138c <lorawan_app_join+0x48>)
    1350:	4798      	blx	r3
    1352:	0004      	movs	r4, r0
	printf("\r\n***************Device Activation***************\r\n");
    1354:	480e      	ldr	r0, [pc, #56]	; (1390 <lorawan_app_join+0x4c>)
    1356:	4b0f      	ldr	r3, [pc, #60]	; (1394 <lorawan_app_join+0x50>)
    1358:	4798      	blx	r3
	return false ;	
    135a:	2000      	movs	r0, #0
	if (LORAWAN_SUCCESS == status)
    135c:	2c08      	cmp	r4, #8
    135e:	d000      	beq.n	1362 <lorawan_app_join+0x1e>
}
    1360:	bd70      	pop	{r4, r5, r6, pc}
		ble_app_debug("\r\nJoin Request sent\r\n") ;
    1362:	480d      	ldr	r0, [pc, #52]	; (1398 <lorawan_app_join+0x54>)
    1364:	4c0d      	ldr	r4, [pc, #52]	; (139c <lorawan_app_join+0x58>)
    1366:	47a0      	blx	r4
		ble_app_debug("DevEui: ") ;
    1368:	480d      	ldr	r0, [pc, #52]	; (13a0 <lorawan_app_join+0x5c>)
    136a:	47a0      	blx	r4
		ble_app_debug_array(demoDevEui, sizeof(demoDevEui)) ;
    136c:	2108      	movs	r1, #8
    136e:	480d      	ldr	r0, [pc, #52]	; (13a4 <lorawan_app_join+0x60>)
    1370:	4d0d      	ldr	r5, [pc, #52]	; (13a8 <lorawan_app_join+0x64>)
    1372:	47a8      	blx	r5
		ble_app_debug("\r\nAppEui: ") ;
    1374:	480d      	ldr	r0, [pc, #52]	; (13ac <lorawan_app_join+0x68>)
    1376:	47a0      	blx	r4
		ble_app_debug_array(demoAppEui, sizeof(demoAppEui)) ;
    1378:	2108      	movs	r1, #8
    137a:	480d      	ldr	r0, [pc, #52]	; (13b0 <lorawan_app_join+0x6c>)
    137c:	47a8      	blx	r5
		printf("Join Request sent to the network server...\r\n") ;
    137e:	480d      	ldr	r0, [pc, #52]	; (13b4 <lorawan_app_join+0x70>)
    1380:	4b04      	ldr	r3, [pc, #16]	; (1394 <lorawan_app_join+0x50>)
    1382:	4798      	blx	r3
		return true ;
    1384:	2001      	movs	r0, #1
    1386:	e7eb      	b.n	1360 <lorawan_app_join+0x1c>
    1388:	20000a79 	.word	0x20000a79
    138c:	0000dccd 	.word	0x0000dccd
    1390:	0001daac 	.word	0x0001daac
    1394:	000164c1 	.word	0x000164c1
    1398:	0001dae0 	.word	0x0001dae0
    139c:	0000091d 	.word	0x0000091d
    13a0:	0001da64 	.word	0x0001da64
    13a4:	20000a70 	.word	0x20000a70
    13a8:	00000cb9 	.word	0x00000cb9
    13ac:	0001daf8 	.word	0x0001daf8
    13b0:	20000a58 	.word	0x20000a58
    13b4:	0001db04 	.word	0x0001db04

000013b8 <lorawan_app_transmit>:
{
    13b8:	b510      	push	{r4, lr}
	if (joined)
    13ba:	4c09      	ldr	r4, [pc, #36]	; (13e0 <lorawan_app_transmit+0x28>)
    13bc:	7824      	ldrb	r4, [r4, #0]
    13be:	2c00      	cmp	r4, #0
    13c0:	d100      	bne.n	13c4 <lorawan_app_transmit+0xc>
}
    13c2:	bd10      	pop	{r4, pc}
		lorawanSendReq.buffer = data ;
    13c4:	4c07      	ldr	r4, [pc, #28]	; (13e4 <lorawan_app_transmit+0x2c>)
    13c6:	6062      	str	r2, [r4, #4]
		lorawanSendReq.bufferLength = len ;
    13c8:	7223      	strb	r3, [r4, #8]
		lorawanSendReq.confirmed = type ;	// LORAWAN_UNCNF or LORAWAN_CNF
    13ca:	7020      	strb	r0, [r4, #0]
		lorawanSendReq.port = fport ;		// fport [1-255]
    13cc:	7061      	strb	r1, [r4, #1]
		status = LORAWAN_Send(&lorawanSendReq) ;
    13ce:	0020      	movs	r0, r4
    13d0:	4b05      	ldr	r3, [pc, #20]	; (13e8 <lorawan_app_transmit+0x30>)
    13d2:	4798      	blx	r3
		if (LORAWAN_SUCCESS == status)
    13d4:	2808      	cmp	r0, #8
    13d6:	d1f4      	bne.n	13c2 <lorawan_app_transmit+0xa>
			printf("Uplink message sent\r\n") ;
    13d8:	4804      	ldr	r0, [pc, #16]	; (13ec <lorawan_app_transmit+0x34>)
    13da:	4b05      	ldr	r3, [pc, #20]	; (13f0 <lorawan_app_transmit+0x38>)
    13dc:	4798      	blx	r3
}
    13de:	e7f0      	b.n	13c2 <lorawan_app_transmit+0xa>
    13e0:	20000a79 	.word	0x20000a79
    13e4:	20001118 	.word	0x20001118
    13e8:	0000d085 	.word	0x0000d085
    13ec:	0001db30 	.word	0x0001db30
    13f0:	000164c1 	.word	0x000164c1

000013f4 <send_data>:
	}
}
#endif

static void send_data(void)
{
    13f4:	b570      	push	{r4, r5, r6, lr}
    13f6:	b086      	sub	sp, #24
	float c_val ;
	float f_val ;
	get_temp_sensor_data((uint8_t*)&c_val) ;
    13f8:	a805      	add	r0, sp, #20
    13fa:	4b18      	ldr	r3, [pc, #96]	; (145c <send_data+0x68>)
    13fc:	4798      	blx	r3
	f_val = convert_celsius_to_fahrenheit(c_val) ;
    13fe:	9e05      	ldr	r6, [sp, #20]
	snprintf(lorawanPayload, sizeof(lorawanPayload), "%.1fC/%.1fF", c_val, f_val) ;
    1400:	4c17      	ldr	r4, [pc, #92]	; (1460 <send_data+0x6c>)
********************************************************************************/
static float convert_celsius_to_fahrenheit(float celsius_val)
{
    float fahren_val ;
    /* T(F) = T(C)  9/5 + 32 */
    fahren_val = (((celsius_val * 9)/5) + 32) ;
    1402:	4918      	ldr	r1, [pc, #96]	; (1464 <send_data+0x70>)
    1404:	1c30      	adds	r0, r6, #0
    1406:	4b18      	ldr	r3, [pc, #96]	; (1468 <send_data+0x74>)
    1408:	4798      	blx	r3
    140a:	4918      	ldr	r1, [pc, #96]	; (146c <send_data+0x78>)
    140c:	4b18      	ldr	r3, [pc, #96]	; (1470 <send_data+0x7c>)
    140e:	4798      	blx	r3
    1410:	2184      	movs	r1, #132	; 0x84
    1412:	05c9      	lsls	r1, r1, #23
    1414:	4b17      	ldr	r3, [pc, #92]	; (1474 <send_data+0x80>)
    1416:	4798      	blx	r3
	snprintf(lorawanPayload, sizeof(lorawanPayload), "%.1fC/%.1fF", c_val, f_val) ;
    1418:	4d17      	ldr	r5, [pc, #92]	; (1478 <send_data+0x84>)
    141a:	47a8      	blx	r5
    141c:	9002      	str	r0, [sp, #8]
    141e:	9103      	str	r1, [sp, #12]
    1420:	1c30      	adds	r0, r6, #0
    1422:	47a8      	blx	r5
    1424:	9000      	str	r0, [sp, #0]
    1426:	9101      	str	r1, [sp, #4]
    1428:	4a14      	ldr	r2, [pc, #80]	; (147c <send_data+0x88>)
    142a:	2114      	movs	r1, #20
    142c:	0020      	movs	r0, r4
    142e:	4b14      	ldr	r3, [pc, #80]	; (1480 <send_data+0x8c>)
    1430:	4798      	blx	r3
	printf("\r\nPayload to transmit: %s\r\n", lorawanPayload) ;
    1432:	0021      	movs	r1, r4
    1434:	4813      	ldr	r0, [pc, #76]	; (1484 <send_data+0x90>)
    1436:	4b14      	ldr	r3, [pc, #80]	; (1488 <send_data+0x94>)
    1438:	4798      	blx	r3
	ble_app_debug("\r\nPayload to transmit: ") ;
    143a:	4814      	ldr	r0, [pc, #80]	; (148c <send_data+0x98>)
    143c:	4d14      	ldr	r5, [pc, #80]	; (1490 <send_data+0x9c>)
    143e:	47a8      	blx	r5
	ble_app_debug(lorawanPayload) ;
    1440:	0020      	movs	r0, r4
    1442:	47a8      	blx	r5
	lorawan_app_transmit(LORAWAN_UNCNF, APP_PORT, lorawanPayload, strlen(lorawanPayload)) ;	
    1444:	0020      	movs	r0, r4
    1446:	4b13      	ldr	r3, [pc, #76]	; (1494 <send_data+0xa0>)
    1448:	4798      	blx	r3
    144a:	b2c3      	uxtb	r3, r0
    144c:	0022      	movs	r2, r4
    144e:	2101      	movs	r1, #1
    1450:	2000      	movs	r0, #0
    1452:	4c11      	ldr	r4, [pc, #68]	; (1498 <send_data+0xa4>)
    1454:	47a0      	blx	r4
}
    1456:	b006      	add	sp, #24
    1458:	bd70      	pop	{r4, r5, r6, pc}
    145a:	46c0      	nop			; (mov r8, r8)
    145c:	0000b60d 	.word	0x0000b60d
    1460:	20000a7c 	.word	0x20000a7c
    1464:	41100000 	.word	0x41100000
    1468:	00013795 	.word	0x00013795
    146c:	40a00000 	.word	0x40a00000
    1470:	000133b5 	.word	0x000133b5
    1474:	00013091 	.word	0x00013091
    1478:	00015705 	.word	0x00015705
    147c:	0001db90 	.word	0x0001db90
    1480:	000166f5 	.word	0x000166f5
    1484:	0001db9c 	.word	0x0001db9c
    1488:	000163fd 	.word	0x000163fd
    148c:	0001dbb8 	.word	0x0001dbb8
    1490:	0000091d 	.word	0x0000091d
    1494:	00016819 	.word	0x00016819
    1498:	000013b9 	.word	0x000013b9

0000149c <joindata_callback>:
{
    149c:	b510      	push	{r4, lr}
    149e:	b082      	sub	sp, #8
	if(LORAWAN_SUCCESS == status)
    14a0:	2808      	cmp	r0, #8
    14a2:	d014      	beq.n	14ce <joindata_callback+0x32>
	else if(LORAWAN_NO_CHANNELS_FOUND == status)
    14a4:	2810      	cmp	r0, #16
    14a6:	d02a      	beq.n	14fe <joindata_callback+0x62>
	else if (LORAWAN_MIC_ERROR == status)
    14a8:	2818      	cmp	r0, #24
    14aa:	d02f      	beq.n	150c <joindata_callback+0x70>
	else if (LORAWAN_TX_TIMEOUT == status)
    14ac:	281b      	cmp	r0, #27
    14ae:	d034      	beq.n	151a <joindata_callback+0x7e>
		joined = false ;
    14b0:	2200      	movs	r2, #0
    14b2:	4b20      	ldr	r3, [pc, #128]	; (1534 <joindata_callback+0x98>)
    14b4:	701a      	strb	r2, [r3, #0]
		ble_app_debug("\r\nJoin Denied") ;
    14b6:	4820      	ldr	r0, [pc, #128]	; (1538 <joindata_callback+0x9c>)
    14b8:	4b20      	ldr	r3, [pc, #128]	; (153c <joindata_callback+0xa0>)
    14ba:	4798      	blx	r3
		printf("Join Denied\r\n") ;
    14bc:	4820      	ldr	r0, [pc, #128]	; (1540 <joindata_callback+0xa4>)
    14be:	4b21      	ldr	r3, [pc, #132]	; (1544 <joindata_callback+0xa8>)
    14c0:	4798      	blx	r3
	if (joined == false)
    14c2:	4b1c      	ldr	r3, [pc, #112]	; (1534 <joindata_callback+0x98>)
    14c4:	781b      	ldrb	r3, [r3, #0]
    14c6:	2b00      	cmp	r3, #0
    14c8:	d02e      	beq.n	1528 <joindata_callback+0x8c>
}
    14ca:	b002      	add	sp, #8
    14cc:	bd10      	pop	{r4, pc}
		joined = true ;
    14ce:	2201      	movs	r2, #1
    14d0:	4b18      	ldr	r3, [pc, #96]	; (1534 <joindata_callback+0x98>)
    14d2:	701a      	strb	r2, [r3, #0]
		ble_app_debug("\r\nJoin Successful!") ;
    14d4:	481c      	ldr	r0, [pc, #112]	; (1548 <joindata_callback+0xac>)
    14d6:	4b19      	ldr	r3, [pc, #100]	; (153c <joindata_callback+0xa0>)
    14d8:	4798      	blx	r3
		printf("Join Successful!\r\n") ;
    14da:	481c      	ldr	r0, [pc, #112]	; (154c <joindata_callback+0xb0>)
    14dc:	4b19      	ldr	r3, [pc, #100]	; (1544 <joindata_callback+0xa8>)
    14de:	4798      	blx	r3
		send_data() ;
    14e0:	4b1b      	ldr	r3, [pc, #108]	; (1550 <joindata_callback+0xb4>)
    14e2:	4798      	blx	r3
		SwTimerCreate(&periodicUplinkTimerID) ;
    14e4:	4c1b      	ldr	r4, [pc, #108]	; (1554 <joindata_callback+0xb8>)
    14e6:	0020      	movs	r0, r4
    14e8:	4b1b      	ldr	r3, [pc, #108]	; (1558 <joindata_callback+0xbc>)
    14ea:	4798      	blx	r3
		SwTimerStart(periodicUplinkTimerID, MS_TO_US(PERIODIC_UPLINK_TIMEOUT), SW_TIMEOUT_RELATIVE, (void*)periodicUplink_callback, NULL) ;
    14ec:	7820      	ldrb	r0, [r4, #0]
    14ee:	2300      	movs	r3, #0
    14f0:	9300      	str	r3, [sp, #0]
    14f2:	4b1a      	ldr	r3, [pc, #104]	; (155c <joindata_callback+0xc0>)
    14f4:	2200      	movs	r2, #0
    14f6:	491a      	ldr	r1, [pc, #104]	; (1560 <joindata_callback+0xc4>)
    14f8:	4c1a      	ldr	r4, [pc, #104]	; (1564 <joindata_callback+0xc8>)
    14fa:	47a0      	blx	r4
    14fc:	e7e1      	b.n	14c2 <joindata_callback+0x26>
		joined = false ;
    14fe:	2200      	movs	r2, #0
    1500:	4b0c      	ldr	r3, [pc, #48]	; (1534 <joindata_callback+0x98>)
    1502:	701a      	strb	r2, [r3, #0]
		printf("No Free Channel found\r\n") ;
    1504:	4818      	ldr	r0, [pc, #96]	; (1568 <joindata_callback+0xcc>)
    1506:	4b0f      	ldr	r3, [pc, #60]	; (1544 <joindata_callback+0xa8>)
    1508:	4798      	blx	r3
    150a:	e7da      	b.n	14c2 <joindata_callback+0x26>
		joined = false ;
    150c:	2200      	movs	r2, #0
    150e:	4b09      	ldr	r3, [pc, #36]	; (1534 <joindata_callback+0x98>)
    1510:	701a      	strb	r2, [r3, #0]
		printf("MIC Error\r\n") ;
    1512:	4816      	ldr	r0, [pc, #88]	; (156c <joindata_callback+0xd0>)
    1514:	4b0b      	ldr	r3, [pc, #44]	; (1544 <joindata_callback+0xa8>)
    1516:	4798      	blx	r3
    1518:	e7d3      	b.n	14c2 <joindata_callback+0x26>
		joined = false ;
    151a:	2200      	movs	r2, #0
    151c:	4b05      	ldr	r3, [pc, #20]	; (1534 <joindata_callback+0x98>)
    151e:	701a      	strb	r2, [r3, #0]
		printf("Transmission Timeout\r\n") ;
    1520:	4813      	ldr	r0, [pc, #76]	; (1570 <joindata_callback+0xd4>)
    1522:	4b08      	ldr	r3, [pc, #32]	; (1544 <joindata_callback+0xa8>)
    1524:	4798      	blx	r3
    1526:	e7cc      	b.n	14c2 <joindata_callback+0x26>
		printf("Try to join again ...\r\n") ;
    1528:	4812      	ldr	r0, [pc, #72]	; (1574 <joindata_callback+0xd8>)
    152a:	4b06      	ldr	r3, [pc, #24]	; (1544 <joindata_callback+0xa8>)
    152c:	4798      	blx	r3
		lorawan_app_join() ;
    152e:	4b12      	ldr	r3, [pc, #72]	; (1578 <joindata_callback+0xdc>)
    1530:	4798      	blx	r3
}
    1532:	e7ca      	b.n	14ca <joindata_callback+0x2e>
    1534:	20000a79 	.word	0x20000a79
    1538:	0001d9a0 	.word	0x0001d9a0
    153c:	0000091d 	.word	0x0000091d
    1540:	0001d9b0 	.word	0x0001d9b0
    1544:	000164c1 	.word	0x000164c1
    1548:	0001d93c 	.word	0x0001d93c
    154c:	0001d950 	.word	0x0001d950
    1550:	000013f5 	.word	0x000013f5
    1554:	20000000 	.word	0x20000000
    1558:	0000bb31 	.word	0x0000bb31
    155c:	0000157d 	.word	0x0000157d
    1560:	01c9c380 	.word	0x01c9c380
    1564:	0000bb65 	.word	0x0000bb65
    1568:	0001d964 	.word	0x0001d964
    156c:	0001d97c 	.word	0x0001d97c
    1570:	0001d988 	.word	0x0001d988
    1574:	0001d9c0 	.word	0x0001d9c0
    1578:	00001345 	.word	0x00001345

0000157c <periodicUplink_callback>:
{
    157c:	b510      	push	{r4, lr}
    157e:	b082      	sub	sp, #8
	printf("\r\n[Periodic Uplink Event]\r\n") ;	
    1580:	480d      	ldr	r0, [pc, #52]	; (15b8 <periodicUplink_callback+0x3c>)
    1582:	4b0e      	ldr	r3, [pc, #56]	; (15bc <periodicUplink_callback+0x40>)
    1584:	4798      	blx	r3
	if (joined == true)
    1586:	4b0e      	ldr	r3, [pc, #56]	; (15c0 <periodicUplink_callback+0x44>)
    1588:	781b      	ldrb	r3, [r3, #0]
    158a:	2b00      	cmp	r3, #0
    158c:	d011      	beq.n	15b2 <periodicUplink_callback+0x36>
		send_data() ;
    158e:	4b0d      	ldr	r3, [pc, #52]	; (15c4 <periodicUplink_callback+0x48>)
    1590:	4798      	blx	r3
	if (LORAWAN_SUCCESS != SwTimerStart(periodicUplinkTimerID, MS_TO_US(PERIODIC_UPLINK_TIMEOUT), SW_TIMEOUT_RELATIVE, (void*)periodicUplink_callback, NULL))
    1592:	4b0d      	ldr	r3, [pc, #52]	; (15c8 <periodicUplink_callback+0x4c>)
    1594:	7818      	ldrb	r0, [r3, #0]
    1596:	2300      	movs	r3, #0
    1598:	9300      	str	r3, [sp, #0]
    159a:	4b0c      	ldr	r3, [pc, #48]	; (15cc <periodicUplink_callback+0x50>)
    159c:	2200      	movs	r2, #0
    159e:	490c      	ldr	r1, [pc, #48]	; (15d0 <periodicUplink_callback+0x54>)
    15a0:	4c0c      	ldr	r4, [pc, #48]	; (15d4 <periodicUplink_callback+0x58>)
    15a2:	47a0      	blx	r4
    15a4:	2808      	cmp	r0, #8
    15a6:	d002      	beq.n	15ae <periodicUplink_callback+0x32>
		printf(ANSI_BRIGHT_RED_FG_COLOR "\r\nProblem to restart the timer" ANSI_RESET_COLOR) ;
    15a8:	480b      	ldr	r0, [pc, #44]	; (15d8 <periodicUplink_callback+0x5c>)
    15aa:	4b0c      	ldr	r3, [pc, #48]	; (15dc <periodicUplink_callback+0x60>)
    15ac:	4798      	blx	r3
}
    15ae:	b002      	add	sp, #8
    15b0:	bd10      	pop	{r4, pc}
		lorawan_app_join() ;
    15b2:	4b0b      	ldr	r3, [pc, #44]	; (15e0 <periodicUplink_callback+0x64>)
    15b4:	4798      	blx	r3
    15b6:	e7ec      	b.n	1592 <periodicUplink_callback+0x16>
    15b8:	0001db48 	.word	0x0001db48
    15bc:	000164c1 	.word	0x000164c1
    15c0:	20000a79 	.word	0x20000a79
    15c4:	000013f5 	.word	0x000013f5
    15c8:	20000000 	.word	0x20000000
    15cc:	0000157d 	.word	0x0000157d
    15d0:	01c9c380 	.word	0x01c9c380
    15d4:	0000bb65 	.word	0x0000bb65
    15d8:	0001db64 	.word	0x0001db64
    15dc:	000163fd 	.word	0x000163fd
    15e0:	00001345 	.word	0x00001345

000015e4 <APP_TaskHandler>:
}
    15e4:	2000      	movs	r0, #0
    15e6:	4770      	bx	lr

000015e8 <lorawan_app_run_tasks>:
{
    15e8:	b510      	push	{r4, lr}
	SYSTEM_RunTasks() ;
    15ea:	4b01      	ldr	r3, [pc, #4]	; (15f0 <lorawan_app_run_tasks+0x8>)
    15ec:	4798      	blx	r3
}
    15ee:	bd10      	pop	{r4, pc}
    15f0:	0000c125 	.word	0x0000c125

000015f4 <lorawan_app_sleep>:
{
    15f4:	b510      	push	{r4, lr}
    15f6:	b084      	sub	sp, #16
	sleepReq.sleepTimeMs = DEMO_CONF_DEFAULT_APP_SLEEP_TIME_MS ;
    15f8:	ab01      	add	r3, sp, #4
    15fa:	22fa      	movs	r2, #250	; 0xfa
    15fc:	0092      	lsls	r2, r2, #2
    15fe:	9201      	str	r2, [sp, #4]
	sleepReq.pmmWakeupCallback = appWakeup ;
    1600:	4a14      	ldr	r2, [pc, #80]	; (1654 <lorawan_app_sleep+0x60>)
    1602:	9203      	str	r2, [sp, #12]
	sleepReq.sleep_mode = CONF_PMM_SLEEPMODE_WHEN_IDLE ;
    1604:	2201      	movs	r2, #1
    1606:	711a      	strb	r2, [r3, #4]
		deviceResetsForWakeup = false ;
    1608:	2200      	movs	r2, #0
    160a:	4b13      	ldr	r3, [pc, #76]	; (1658 <lorawan_app_sleep+0x64>)
    160c:	701a      	strb	r2, [r3, #0]
	if (true == LORAWAN_ReadyToSleep(deviceResetsForWakeup))
    160e:	2000      	movs	r0, #0
    1610:	4b12      	ldr	r3, [pc, #72]	; (165c <lorawan_app_sleep+0x68>)
    1612:	4798      	blx	r3
    1614:	2800      	cmp	r0, #0
    1616:	d101      	bne.n	161c <lorawan_app_sleep+0x28>
}
    1618:	b004      	add	sp, #16
    161a:	bd10      	pop	{r4, pc}
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    161c:	2300      	movs	r3, #0
    161e:	466a      	mov	r2, sp
    1620:	7013      	strb	r3, [r2, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    1622:	3301      	adds	r3, #1
    1624:	7053      	strb	r3, [r2, #1]
	pin_conf.powersave  = true ;
    1626:	7093      	strb	r3, [r2, #2]
	port_pin_set_config(PIN_PA04D_SERCOM0_PAD0, &pin_conf) ;
    1628:	4669      	mov	r1, sp
    162a:	2004      	movs	r0, #4
    162c:	4c0c      	ldr	r4, [pc, #48]	; (1660 <lorawan_app_sleep+0x6c>)
    162e:	47a0      	blx	r4
	port_pin_set_config(PIN_PA05D_SERCOM0_PAD1, &pin_conf) ;
    1630:	4669      	mov	r1, sp
    1632:	2005      	movs	r0, #5
    1634:	47a0      	blx	r4
	sio2host_deinit() ;
    1636:	4b0b      	ldr	r3, [pc, #44]	; (1664 <lorawan_app_sleep+0x70>)
    1638:	4798      	blx	r3
	HAL_RadioDeInit() ;
    163a:	4b0b      	ldr	r3, [pc, #44]	; (1668 <lorawan_app_sleep+0x74>)
    163c:	4798      	blx	r3
		if (PMM_SLEEP_REQ_DENIED == PMM_Sleep(&sleepReq))
    163e:	a801      	add	r0, sp, #4
    1640:	4b0a      	ldr	r3, [pc, #40]	; (166c <lorawan_app_sleep+0x78>)
    1642:	4798      	blx	r3
    1644:	2800      	cmp	r0, #0
    1646:	d1e7      	bne.n	1618 <lorawan_app_sleep+0x24>
			HAL_Radio_resources_init() ;
    1648:	4b09      	ldr	r3, [pc, #36]	; (1670 <lorawan_app_sleep+0x7c>)
    164a:	4798      	blx	r3
			sio2host_init() ;
    164c:	4b09      	ldr	r3, [pc, #36]	; (1674 <lorawan_app_sleep+0x80>)
    164e:	4798      	blx	r3
}
    1650:	e7e2      	b.n	1618 <lorawan_app_sleep+0x24>
    1652:	46c0      	nop			; (mov r8, r8)
    1654:	00001131 	.word	0x00001131
    1658:	20000a78 	.word	0x20000a78
    165c:	00010751 	.word	0x00010751
    1660:	0000280d 	.word	0x0000280d
    1664:	00004b8d 	.word	0x00004b8d
    1668:	00004fe5 	.word	0x00004fe5
    166c:	00005359 	.word	0x00005359
    1670:	00004fc1 	.word	0x00004fc1
    1674:	00004a41 	.word	0x00004a41

00001678 <lorawan_app_setDevEui>:
{
    1678:	b510      	push	{r4, lr}
    167a:	000a      	movs	r2, r1
	memcpy(demoDevEui, devEui, devEuiLen) ;
    167c:	0001      	movs	r1, r0
    167e:	4802      	ldr	r0, [pc, #8]	; (1688 <lorawan_app_setDevEui+0x10>)
    1680:	4b02      	ldr	r3, [pc, #8]	; (168c <lorawan_app_setDevEui+0x14>)
    1682:	4798      	blx	r3
}
    1684:	bd10      	pop	{r4, pc}
    1686:	46c0      	nop			; (mov r8, r8)
    1688:	20000a70 	.word	0x20000a70
    168c:	00016225 	.word	0x00016225

00001690 <lorawan_app_setAppEui>:
{
    1690:	b510      	push	{r4, lr}
    1692:	000a      	movs	r2, r1
	memcpy(demoAppEui, appEui, appEuiLen) ;
    1694:	0001      	movs	r1, r0
    1696:	4802      	ldr	r0, [pc, #8]	; (16a0 <lorawan_app_setAppEui+0x10>)
    1698:	4b02      	ldr	r3, [pc, #8]	; (16a4 <lorawan_app_setAppEui+0x14>)
    169a:	4798      	blx	r3
}
    169c:	bd10      	pop	{r4, pc}
    169e:	46c0      	nop			; (mov r8, r8)
    16a0:	20000a58 	.word	0x20000a58
    16a4:	00016225 	.word	0x00016225

000016a8 <lorawan_app_setAppKey>:
{
    16a8:	b510      	push	{r4, lr}
    16aa:	000a      	movs	r2, r1
	memcpy(demoAppKey, appKey, appKeyLen) ;
    16ac:	0001      	movs	r1, r0
    16ae:	4802      	ldr	r0, [pc, #8]	; (16b8 <lorawan_app_setAppKey+0x10>)
    16b0:	4b02      	ldr	r3, [pc, #8]	; (16bc <lorawan_app_setAppKey+0x14>)
    16b2:	4798      	blx	r3
}
    16b4:	bd10      	pop	{r4, pc}
    16b6:	46c0      	nop			; (mov r8, r8)
    16b8:	20000a60 	.word	0x20000a60
    16bc:	00016225 	.word	0x00016225

000016c0 <RN487x_HandleComIssue>:

/*** RN487x_HandleComIssue ******************************************************
 \brief      Communication issue handler
********************************************************************************/
void RN487x_HandleComIssue(void)
{
    16c0:	b510      	push	{r4, lr}
	printf(ANSI_BRIGHT_RED_FG_COLOR "\r\nStay here forever! Something wrong with Host and BLE module interface") ;
    16c2:	4802      	ldr	r0, [pc, #8]	; (16cc <RN487x_HandleComIssue+0xc>)
    16c4:	4b02      	ldr	r3, [pc, #8]	; (16d0 <RN487x_HandleComIssue+0x10>)
    16c6:	4798      	blx	r3
    16c8:	e7fe      	b.n	16c8 <RN487x_HandleComIssue+0x8>
    16ca:	46c0      	nop			; (mov r8, r8)
    16cc:	0001dc1c 	.word	0x0001dc1c
    16d0:	000163fd 	.word	0x000163fd

000016d4 <RN487x_IsConnected>:
/*** RN487x_IsConnected *********************************************************
 \brief      Return true if device is connected
********************************************************************************/
bool RN487x_IsConnected(void)
{
	return isConnected ;
    16d4:	4b01      	ldr	r3, [pc, #4]	; (16dc <RN487x_IsConnected+0x8>)
    16d6:	7818      	ldrb	r0, [r3, #0]
}
    16d8:	4770      	bx	lr
    16da:	46c0      	nop			; (mov r8, r8)
    16dc:	20000a90 	.word	0x20000a90

000016e0 <RN487x_SetResetLine>:

/*** RN487x_SetResetLine ********************************************************
 \brief      Set reset line pin to high/low level
********************************************************************************/
void RN487x_SetResetLine(bool state)
{
    16e0:	b510      	push	{r4, lr}
    16e2:	b082      	sub	sp, #8
    16e4:	0004      	movs	r4, r0
    16e6:	a901      	add	r1, sp, #4
    16e8:	2301      	movs	r3, #1
    16ea:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    16ec:	2200      	movs	r2, #0
    16ee:	708a      	strb	r2, [r1, #2]
	struct port_config pin_conf ;
	port_get_config_defaults(&pin_conf) ;
	pin_conf.direction = PORT_PIN_DIR_OUTPUT ;
    16f0:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(BLE_RESET_LINE, &pin_conf) ;
    16f2:	2008      	movs	r0, #8
    16f4:	4b07      	ldr	r3, [pc, #28]	; (1714 <RN487x_SetResetLine+0x34>)
    16f6:	4798      	blx	r3
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    16f8:	2c00      	cmp	r4, #0
    16fa:	d105      	bne.n	1708 <RN487x_SetResetLine+0x28>
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    16fc:	2280      	movs	r2, #128	; 0x80
    16fe:	0052      	lsls	r2, r2, #1
    1700:	4b05      	ldr	r3, [pc, #20]	; (1718 <RN487x_SetResetLine+0x38>)
    1702:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(BLE_RESET_LINE, state) ;
}
    1704:	b002      	add	sp, #8
    1706:	bd10      	pop	{r4, pc}
		port_base->OUTSET.reg = pin_mask;
    1708:	2280      	movs	r2, #128	; 0x80
    170a:	0052      	lsls	r2, r2, #1
    170c:	4b02      	ldr	r3, [pc, #8]	; (1718 <RN487x_SetResetLine+0x38>)
    170e:	619a      	str	r2, [r3, #24]
    1710:	e7f8      	b.n	1704 <RN487x_SetResetLine+0x24>
    1712:	46c0      	nop			; (mov r8, r8)
    1714:	0000280d 	.word	0x0000280d
    1718:	40002800 	.word	0x40002800

0000171c <RN487x_ResetSequence>:

/*** RN487x_ResetSequence *******************************************************
 \brief      Reset sequence
********************************************************************************/
void RN487x_ResetSequence(void)
{
    171c:	b510      	push	{r4, lr}
#if (RN487x_DEBUG == 1)
	printf("\r\n[RN487x_ResetSequence]") ;
#endif	
	RN487x_SetResetLine(false) ;
    171e:	2000      	movs	r0, #0
    1720:	4c03      	ldr	r4, [pc, #12]	; (1730 <RN487x_ResetSequence+0x14>)
    1722:	47a0      	blx	r4
	RN487x_DelayMs(RN487X_RESET_DELAY_TIME) ;
    1724:	2001      	movs	r0, #1
    1726:	4b03      	ldr	r3, [pc, #12]	; (1734 <RN487x_ResetSequence+0x18>)
    1728:	4798      	blx	r3
	RN487x_SetResetLine(true) ;
    172a:	2001      	movs	r0, #1
    172c:	47a0      	blx	r4
}
    172e:	bd10      	pop	{r4, pc}
    1730:	000016e1 	.word	0x000016e1
    1734:	00001ac5 	.word	0x00001ac5

00001738 <RN487x_GetExpectedResponse>:

/*** RN487x_GetExpectedResponse *************************************************
 \brief      Get expected response back from the device
********************************************************************************/
bool RN487x_GetExpectedResponse(const uint8_t *expectedResp, uint8_t expectedRespLen)
{
    1738:	b5f0      	push	{r4, r5, r6, r7, lr}
    173a:	b083      	sub	sp, #12
    173c:	9001      	str	r0, [sp, #4]
    173e:	4e10      	ldr	r6, [pc, #64]	; (1780 <RN487x_GetExpectedResponse+0x48>)
	printf("\r\n[RN487x_GetExpectedResponse]") ;
#endif
	uint32_t timeout = RN487X_TIMEOUT ;
	while ((timeout > 0) && timeout --)
	{
		if (ble_usart_is_rx_ready(&ble_usart_instance))
    1740:	4d10      	ldr	r5, [pc, #64]	; (1784 <RN487x_GetExpectedResponse+0x4c>)
    1742:	4f11      	ldr	r7, [pc, #68]	; (1788 <RN487x_GetExpectedResponse+0x50>)
    1744:	e002      	b.n	174c <RN487x_GetExpectedResponse+0x14>
    1746:	3e01      	subs	r6, #1
	while ((timeout > 0) && timeout --)
    1748:	2e00      	cmp	r6, #0
    174a:	d016      	beq.n	177a <RN487x_GetExpectedResponse+0x42>
		if (ble_usart_is_rx_ready(&ble_usart_instance))
    174c:	0028      	movs	r0, r5
    174e:	47b8      	blx	r7
    1750:	1e04      	subs	r4, r0, #0
    1752:	d0f8      	beq.n	1746 <RN487x_GetExpectedResponse+0xe>
		{
			memset(&rn487xBuffer, 0, RN487X_BUFFER_SIZE) ;
    1754:	2264      	movs	r2, #100	; 0x64
    1756:	2100      	movs	r1, #0
    1758:	480c      	ldr	r0, [pc, #48]	; (178c <RN487x_GetExpectedResponse+0x54>)
    175a:	4b0d      	ldr	r3, [pc, #52]	; (1790 <RN487x_GetExpectedResponse+0x58>)
    175c:	4798      	blx	r3
    175e:	2264      	movs	r2, #100	; 0x64
    1760:	490a      	ldr	r1, [pc, #40]	; (178c <RN487x_GetExpectedResponse+0x54>)
    1762:	4808      	ldr	r0, [pc, #32]	; (1784 <RN487x_GetExpectedResponse+0x4c>)
    1764:	4b0b      	ldr	r3, [pc, #44]	; (1794 <RN487x_GetExpectedResponse+0x5c>)
    1766:	4798      	blx	r3
#if (RN487x_DEBUG == 1)
			printf("\r\n>> Expected: %s", expectedResp) ;
			printf("\r\n>> Received: ") ;
			sio2host_tx(rn487xBuffer, strlen(rn487xBuffer)) ;
#endif
			if (strstr(rn487xBuffer, expectedResp) != 0)		// strstr finds the first occurrence in a string
    1768:	9901      	ldr	r1, [sp, #4]
    176a:	4808      	ldr	r0, [pc, #32]	; (178c <RN487x_GetExpectedResponse+0x54>)
    176c:	4b0a      	ldr	r3, [pc, #40]	; (1798 <RN487x_GetExpectedResponse+0x60>)
    176e:	4798      	blx	r3
    1770:	2800      	cmp	r0, #0
    1772:	d0e8      	beq.n	1746 <RN487x_GetExpectedResponse+0xe>
				return true ;
			}
		}
	}
	return false ;
}
    1774:	0020      	movs	r0, r4
    1776:	b003      	add	sp, #12
    1778:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return false ;
    177a:	2400      	movs	r4, #0
    177c:	e7fa      	b.n	1774 <RN487x_GetExpectedResponse+0x3c>
    177e:	46c0      	nop			; (mov r8, r8)
    1780:	000fffff 	.word	0x000fffff
    1784:	200010e4 	.word	0x200010e4
    1788:	00000e39 	.word	0x00000e39
    178c:	20000a94 	.word	0x20000a94
    1790:	00016349 	.word	0x00016349
    1794:	00003885 	.word	0x00003885
    1798:	00016bd5 	.word	0x00016bd5

0000179c <RN487x_Init>:
{
    179c:	b510      	push	{r4, lr}
	RN487x_ResetSequence() ;
    179e:	4b06      	ldr	r3, [pc, #24]	; (17b8 <RN487x_Init+0x1c>)
    17a0:	4798      	blx	r3
	if (!RN487x_GetExpectedResponse(REBOOT_MSG, strlen(REBOOT_MSG)))
    17a2:	2108      	movs	r1, #8
    17a4:	4805      	ldr	r0, [pc, #20]	; (17bc <RN487x_Init+0x20>)
    17a6:	4b06      	ldr	r3, [pc, #24]	; (17c0 <RN487x_Init+0x24>)
    17a8:	4798      	blx	r3
    17aa:	2800      	cmp	r0, #0
    17ac:	d001      	beq.n	17b2 <RN487x_Init+0x16>
}
    17ae:	2001      	movs	r0, #1
    17b0:	bd10      	pop	{r4, pc}
		RN487x_HandleComIssue() ;
    17b2:	4b04      	ldr	r3, [pc, #16]	; (17c4 <RN487x_Init+0x28>)
    17b4:	4798      	blx	r3
    17b6:	46c0      	nop			; (mov r8, r8)
    17b8:	0000171d 	.word	0x0000171d
    17bc:	0001dc6c 	.word	0x0001dc6c
    17c0:	00001739 	.word	0x00001739
    17c4:	000016c1 	.word	0x000016c1

000017c8 <RN487x_EnterCmdMode>:
{
    17c8:	b570      	push	{r4, r5, r6, lr}
	RN487x_UartTx('$') ;
    17ca:	4d08      	ldr	r5, [pc, #32]	; (17ec <RN487x_EnterCmdMode+0x24>)
    17cc:	2124      	movs	r1, #36	; 0x24
    17ce:	0028      	movs	r0, r5
    17d0:	4c07      	ldr	r4, [pc, #28]	; (17f0 <RN487x_EnterCmdMode+0x28>)
    17d2:	47a0      	blx	r4
	RN487x_UartTx('$') ;
    17d4:	2124      	movs	r1, #36	; 0x24
    17d6:	0028      	movs	r0, r5
    17d8:	47a0      	blx	r4
	RN487x_UartTx('$') ;
    17da:	2124      	movs	r1, #36	; 0x24
    17dc:	0028      	movs	r0, r5
    17de:	47a0      	blx	r4
	return RN487x_GetExpectedResponse(PROMPT_START, strlen(PROMPT_START)) ;
    17e0:	2105      	movs	r1, #5
    17e2:	4804      	ldr	r0, [pc, #16]	; (17f4 <RN487x_EnterCmdMode+0x2c>)
    17e4:	4b04      	ldr	r3, [pc, #16]	; (17f8 <RN487x_EnterCmdMode+0x30>)
    17e6:	4798      	blx	r3
}
    17e8:	bd70      	pop	{r4, r5, r6, pc}
    17ea:	46c0      	nop			; (mov r8, r8)
    17ec:	200010e4 	.word	0x200010e4
    17f0:	00003739 	.word	0x00003739
    17f4:	0001dbdc 	.word	0x0001dbdc
    17f8:	00001739 	.word	0x00001739

000017fc <RN487x_EnterDataMode>:
{
    17fc:	b570      	push	{r4, r5, r6, lr}
	RN487x_UartTx('-') ;
    17fe:	4d0b      	ldr	r5, [pc, #44]	; (182c <RN487x_EnterDataMode+0x30>)
    1800:	212d      	movs	r1, #45	; 0x2d
    1802:	0028      	movs	r0, r5
    1804:	4c0a      	ldr	r4, [pc, #40]	; (1830 <RN487x_EnterDataMode+0x34>)
    1806:	47a0      	blx	r4
	RN487x_UartTx('-') ;
    1808:	212d      	movs	r1, #45	; 0x2d
    180a:	0028      	movs	r0, r5
    180c:	47a0      	blx	r4
	RN487x_UartTx('-') ;
    180e:	212d      	movs	r1, #45	; 0x2d
    1810:	0028      	movs	r0, r5
    1812:	47a0      	blx	r4
	RN487x_UartTx('\r') ;
    1814:	210d      	movs	r1, #13
    1816:	0028      	movs	r0, r5
    1818:	47a0      	blx	r4
	RN487x_UartTx('\n') ;
    181a:	210a      	movs	r1, #10
    181c:	0028      	movs	r0, r5
    181e:	47a0      	blx	r4
	return RN487x_GetExpectedResponse(PROMPT_END, strlen(PROMPT_END)) ;
    1820:	2105      	movs	r1, #5
    1822:	4804      	ldr	r0, [pc, #16]	; (1834 <RN487x_EnterDataMode+0x38>)
    1824:	4b04      	ldr	r3, [pc, #16]	; (1838 <RN487x_EnterDataMode+0x3c>)
    1826:	4798      	blx	r3
}
    1828:	bd70      	pop	{r4, r5, r6, pc}
    182a:	46c0      	nop			; (mov r8, r8)
    182c:	200010e4 	.word	0x200010e4
    1830:	00003739 	.word	0x00003739
    1834:	0001dbe4 	.word	0x0001dbe4
    1838:	00001739 	.word	0x00001739

0000183c <RN487x_GetDefaultResponse>:

/*** RN487x_GetDefaultResponse **************************************************
 \brief      Get default response (AOK or Err) back from the device
********************************************************************************/
bool RN487x_GetDefaultResponse(void)
{
    183c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    183e:	4f13      	ldr	r7, [pc, #76]	; (188c <RN487x_GetDefaultResponse+0x50>)
	printf("\r\n[RN487x_DefaultResponse]") ;
#endif
	uint32_t timeout = RN487X_TIMEOUT ;
	while ((timeout > 0) && timeout --)
	{
		if (ble_usart_is_rx_ready(&ble_usart_instance))
    1840:	4d13      	ldr	r5, [pc, #76]	; (1890 <RN487x_GetDefaultResponse+0x54>)
    1842:	4e14      	ldr	r6, [pc, #80]	; (1894 <RN487x_GetDefaultResponse+0x58>)
    1844:	e002      	b.n	184c <RN487x_GetDefaultResponse+0x10>
    1846:	3f01      	subs	r7, #1
	while ((timeout > 0) && timeout --)
    1848:	2f00      	cmp	r7, #0
    184a:	d01b      	beq.n	1884 <RN487x_GetDefaultResponse+0x48>
		if (ble_usart_is_rx_ready(&ble_usart_instance))
    184c:	0028      	movs	r0, r5
    184e:	47b0      	blx	r6
    1850:	1e04      	subs	r4, r0, #0
    1852:	d0f8      	beq.n	1846 <RN487x_GetDefaultResponse+0xa>
		{
			memset(&rn487xBuffer, 0, RN487X_BUFFER_SIZE) ;
    1854:	2264      	movs	r2, #100	; 0x64
    1856:	2100      	movs	r1, #0
    1858:	480f      	ldr	r0, [pc, #60]	; (1898 <RN487x_GetDefaultResponse+0x5c>)
    185a:	4b10      	ldr	r3, [pc, #64]	; (189c <RN487x_GetDefaultResponse+0x60>)
    185c:	4798      	blx	r3
    185e:	2264      	movs	r2, #100	; 0x64
    1860:	490d      	ldr	r1, [pc, #52]	; (1898 <RN487x_GetDefaultResponse+0x5c>)
    1862:	480b      	ldr	r0, [pc, #44]	; (1890 <RN487x_GetDefaultResponse+0x54>)
    1864:	4b0e      	ldr	r3, [pc, #56]	; (18a0 <RN487x_GetDefaultResponse+0x64>)
    1866:	4798      	blx	r3
			// but the prompt is not checked
			if (strstr(rn487xBuffer, PROMPT_START) != 0)
			{
				// do nothing
			}
			if (strstr(rn487xBuffer, AOK_RESP) != 0)
    1868:	490e      	ldr	r1, [pc, #56]	; (18a4 <RN487x_GetDefaultResponse+0x68>)
    186a:	480b      	ldr	r0, [pc, #44]	; (1898 <RN487x_GetDefaultResponse+0x5c>)
    186c:	4b0e      	ldr	r3, [pc, #56]	; (18a8 <RN487x_GetDefaultResponse+0x6c>)
    186e:	4798      	blx	r3
    1870:	2800      	cmp	r0, #0
    1872:	d108      	bne.n	1886 <RN487x_GetDefaultResponse+0x4a>
			{
				return true ;
			}
			else if (strstr(rn487xBuffer, ERR_RESP) != 0)
    1874:	490d      	ldr	r1, [pc, #52]	; (18ac <RN487x_GetDefaultResponse+0x70>)
    1876:	4808      	ldr	r0, [pc, #32]	; (1898 <RN487x_GetDefaultResponse+0x5c>)
    1878:	4b0b      	ldr	r3, [pc, #44]	; (18a8 <RN487x_GetDefaultResponse+0x6c>)
    187a:	4798      	blx	r3
    187c:	2800      	cmp	r0, #0
    187e:	d0e2      	beq.n	1846 <RN487x_GetDefaultResponse+0xa>
			{
				return false ;
    1880:	2400      	movs	r4, #0
    1882:	e000      	b.n	1886 <RN487x_GetDefaultResponse+0x4a>
			}
		}
	}
	return false ;
    1884:	2400      	movs	r4, #0
}
    1886:	0020      	movs	r0, r4
    1888:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    188a:	46c0      	nop			; (mov r8, r8)
    188c:	000fffff 	.word	0x000fffff
    1890:	200010e4 	.word	0x200010e4
    1894:	00000e39 	.word	0x00000e39
    1898:	20000a94 	.word	0x20000a94
    189c:	00016349 	.word	0x00016349
    18a0:	00003885 	.word	0x00003885
    18a4:	0001dc0c 	.word	0x0001dc0c
    18a8:	00016bd5 	.word	0x00016bd5
    18ac:	0001dc14 	.word	0x0001dc14

000018b0 <RN487x_FilterMessage>:

/*** RN487x_FilterMessage *******************************************************
 \brief      Return true if it is an asynchronous status message
********************************************************************************/
bool RN487x_FilterMessage(uint8_t *msg, uint8_t msgLen)
{
    18b0:	b570      	push	{r4, r5, r6, lr}
    18b2:	0004      	movs	r4, r0
    18b4:	000d      	movs	r5, r1
	printf("\r\n>> Async. message received: ") ;
	sio2host_tx(msg, msgLen) ;
#endif	
	
	// check for connection status
	if (strstr(msg, STREAM_OPEN_MSG) != 0)
    18b6:	490f      	ldr	r1, [pc, #60]	; (18f4 <RN487x_FilterMessage+0x44>)
    18b8:	4b0f      	ldr	r3, [pc, #60]	; (18f8 <RN487x_FilterMessage+0x48>)
    18ba:	4798      	blx	r3
    18bc:	2800      	cmp	r0, #0
    18be:	d007      	beq.n	18d0 <RN487x_FilterMessage+0x20>
	{
#if (RN487x_DEBUG == 1)
		printf("\r\n>> Connected") ;
#endif
		isConnected = true ;
    18c0:	2201      	movs	r2, #1
    18c2:	4b0e      	ldr	r3, [pc, #56]	; (18fc <RN487x_FilterMessage+0x4c>)
    18c4:	701a      	strb	r2, [r3, #0]
		printf("\r\n>> Disconnected") ;
#endif
		isConnected = false ;
	}
	// filter any status message
	if ((msg[0] == STATUS_MESSAGE_DELIMITER) && (msg[msgLen-1] == STATUS_MESSAGE_DELIMITER))
    18c6:	7823      	ldrb	r3, [r4, #0]
		printf("\r\n>> Message filtered: %s", msg) ;
#endif
		return true ;
	}

	return false ;
    18c8:	2000      	movs	r0, #0
	if ((msg[0] == STATUS_MESSAGE_DELIMITER) && (msg[msgLen-1] == STATUS_MESSAGE_DELIMITER))
    18ca:	2b25      	cmp	r3, #37	; 0x25
    18cc:	d00a      	beq.n	18e4 <RN487x_FilterMessage+0x34>
}
    18ce:	bd70      	pop	{r4, r5, r6, pc}
	else if (strstr(msg, DISCONNECT_MSG) != 0)
    18d0:	490b      	ldr	r1, [pc, #44]	; (1900 <RN487x_FilterMessage+0x50>)
    18d2:	0020      	movs	r0, r4
    18d4:	4b08      	ldr	r3, [pc, #32]	; (18f8 <RN487x_FilterMessage+0x48>)
    18d6:	4798      	blx	r3
    18d8:	2800      	cmp	r0, #0
    18da:	d0f4      	beq.n	18c6 <RN487x_FilterMessage+0x16>
		isConnected = false ;
    18dc:	2200      	movs	r2, #0
    18de:	4b07      	ldr	r3, [pc, #28]	; (18fc <RN487x_FilterMessage+0x4c>)
    18e0:	701a      	strb	r2, [r3, #0]
    18e2:	e7f0      	b.n	18c6 <RN487x_FilterMessage+0x16>
	if ((msg[0] == STATUS_MESSAGE_DELIMITER) && (msg[msgLen-1] == STATUS_MESSAGE_DELIMITER))
    18e4:	1964      	adds	r4, r4, r5
    18e6:	3c01      	subs	r4, #1
    18e8:	7820      	ldrb	r0, [r4, #0]
    18ea:	3825      	subs	r0, #37	; 0x25
    18ec:	4243      	negs	r3, r0
    18ee:	4158      	adcs	r0, r3
    18f0:	b2c0      	uxtb	r0, r0
    18f2:	e7ec      	b.n	18ce <RN487x_FilterMessage+0x1e>
    18f4:	0001dbec 	.word	0x0001dbec
    18f8:	00016bd5 	.word	0x00016bd5
    18fc:	20000a90 	.word	0x20000a90
    1900:	0001dbfc 	.word	0x0001dbfc

00001904 <RN487x_SendCmd>:

/*** RN487x_SendCmd *************************************************************
 \brief      Send command to device
********************************************************************************/
void RN487x_SendCmd(const uint8_t *cmd, uint8_t cmdLen)
{
    1904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if (RN487x_DEBUG == 1)
	printf("\r\n[RN487x_SendCmd] ") ;
	sio2host_tx(cmd, cmdLen) ;
#endif
    uint8_t index = 0 ;
    while (index < cmdLen)
    1906:	2900      	cmp	r1, #0
    1908:	d00c      	beq.n	1924 <RN487x_SendCmd+0x20>
    190a:	0004      	movs	r4, r0
    190c:	3901      	subs	r1, #1
    190e:	b2cd      	uxtb	r5, r1
    1910:	3501      	adds	r5, #1
    1912:	1945      	adds	r5, r0, r5
    {
		RN487x_UartTx(cmd[index]) ;
    1914:	4e04      	ldr	r6, [pc, #16]	; (1928 <RN487x_SendCmd+0x24>)
    1916:	4f05      	ldr	r7, [pc, #20]	; (192c <RN487x_SendCmd+0x28>)
    1918:	7821      	ldrb	r1, [r4, #0]
    191a:	0030      	movs	r0, r6
    191c:	47b8      	blx	r7
    191e:	3401      	adds	r4, #1
    while (index < cmdLen)
    1920:	42ac      	cmp	r4, r5
    1922:	d1f9      	bne.n	1918 <RN487x_SendCmd+0x14>
		index++ ;
    }
}
    1924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1926:	46c0      	nop			; (mov r8, r8)
    1928:	200010e4 	.word	0x200010e4
    192c:	00003739 	.word	0x00003739

00001930 <RN487x_RebootCmd>:

/*** RN487x_RebootCmd ***********************************************************
 \brief      Reboot command
********************************************************************************/
bool RN487x_RebootCmd(void)
{
    1930:	b510      	push	{r4, lr}
	RN487x_SendCmd("R,1\r\n", 5) ;
    1932:	2105      	movs	r1, #5
    1934:	4803      	ldr	r0, [pc, #12]	; (1944 <RN487x_RebootCmd+0x14>)
    1936:	4b04      	ldr	r3, [pc, #16]	; (1948 <RN487x_RebootCmd+0x18>)
    1938:	4798      	blx	r3
	return RN487x_GetExpectedResponse(REBOOT_MSG, strlen(REBOOT_MSG)) ;
    193a:	2108      	movs	r1, #8
    193c:	4803      	ldr	r0, [pc, #12]	; (194c <RN487x_RebootCmd+0x1c>)
    193e:	4b04      	ldr	r3, [pc, #16]	; (1950 <RN487x_RebootCmd+0x20>)
    1940:	4798      	blx	r3
}
    1942:	bd10      	pop	{r4, pc}
    1944:	0001dc78 	.word	0x0001dc78
    1948:	00001905 	.word	0x00001905
    194c:	0001dc6c 	.word	0x0001dc6c
    1950:	00001739 	.word	0x00001739

00001954 <RN487x_Connect>:

/*** RN487x_Connect *************************************************************
 \brief      Connect to a particular peer device
********************************************************************************/
bool RN487x_Connect(uint8_t addrType, char *addr)
{
    1954:	b510      	push	{r4, lr}
	rn487xBuffer[0] = 'C' ;
    1956:	4b12      	ldr	r3, [pc, #72]	; (19a0 <RN487x_Connect+0x4c>)
    1958:	2243      	movs	r2, #67	; 0x43
    195a:	701a      	strb	r2, [r3, #0]
	rn487xBuffer[1] = ',' ;
    195c:	3a17      	subs	r2, #23
    195e:	705a      	strb	r2, [r3, #1]
	if (addrType)
    1960:	2800      	cmp	r0, #0
    1962:	d019      	beq.n	1998 <RN487x_Connect+0x44>
	{
		// private address
		rn487xBuffer[2] = '1' ;
    1964:	3205      	adds	r2, #5
    1966:	709a      	strb	r2, [r3, #2]
	else
	{
		// public address
		rn487xBuffer[2] = '0' ;
	}
	rn487xBuffer[3] = ',' ;
    1968:	222c      	movs	r2, #44	; 0x2c
    196a:	4b0d      	ldr	r3, [pc, #52]	; (19a0 <RN487x_Connect+0x4c>)
    196c:	70da      	strb	r2, [r3, #3]
    196e:	2300      	movs	r3, #0
	for (uint8_t i = 0; i < 12; i++)
	{
		rn487xBuffer[4 + i] = addr[i] ;
    1970:	4c0b      	ldr	r4, [pc, #44]	; (19a0 <RN487x_Connect+0x4c>)
    1972:	5cc8      	ldrb	r0, [r1, r3]
    1974:	18e2      	adds	r2, r4, r3
    1976:	7110      	strb	r0, [r2, #4]
    1978:	3301      	adds	r3, #1
	for (uint8_t i = 0; i < 12; i++)
    197a:	2b0c      	cmp	r3, #12
    197c:	d1f9      	bne.n	1972 <RN487x_Connect+0x1e>
	}
	rn487xBuffer[16] = '\r' ;
    197e:	4808      	ldr	r0, [pc, #32]	; (19a0 <RN487x_Connect+0x4c>)
    1980:	3301      	adds	r3, #1
    1982:	7403      	strb	r3, [r0, #16]
	rn487xBuffer[17] = '\n' ;
    1984:	3b03      	subs	r3, #3
    1986:	7443      	strb	r3, [r0, #17]
    RN487x_SendCmd(rn487xBuffer, 18) ;
    1988:	2112      	movs	r1, #18
    198a:	4b06      	ldr	r3, [pc, #24]	; (19a4 <RN487x_Connect+0x50>)
    198c:	4798      	blx	r3
	return RN487x_GetExpectedResponse(CONNECT_MSG, strlen(CONNECT_MSG)) ;
    198e:	2108      	movs	r1, #8
    1990:	4805      	ldr	r0, [pc, #20]	; (19a8 <RN487x_Connect+0x54>)
    1992:	4b06      	ldr	r3, [pc, #24]	; (19ac <RN487x_Connect+0x58>)
    1994:	4798      	blx	r3
}
    1996:	bd10      	pop	{r4, pc}
		rn487xBuffer[2] = '0' ;
    1998:	2230      	movs	r2, #48	; 0x30
    199a:	4b01      	ldr	r3, [pc, #4]	; (19a0 <RN487x_Connect+0x4c>)
    199c:	709a      	strb	r2, [r3, #2]
    199e:	e7e3      	b.n	1968 <RN487x_Connect+0x14>
    19a0:	20000a94 	.word	0x20000a94
    19a4:	00001905 	.word	0x00001905
    19a8:	0001dbd0 	.word	0x0001dbd0
    19ac:	00001739 	.word	0x00001739

000019b0 <charArrayToHexArray>:
#include <stdio.h>
#include <ctype.h>
#include "utils.h"

void charArrayToHexArray(const char* in, char* out)
{
    19b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    19b2:	46c6      	mov	lr, r8
    19b4:	b500      	push	{lr}
    19b6:	0005      	movs	r5, r0
    19b8:	4688      	mov	r8, r1
	for(uint8_t i = 0; i < strlen(in); i++)
    19ba:	2400      	movs	r4, #0
    19bc:	4e08      	ldr	r6, [pc, #32]	; (19e0 <charArrayToHexArray+0x30>)
	{
		sprintf(out + i * 2, "%02X", in[i]) ;
    19be:	4f09      	ldr	r7, [pc, #36]	; (19e4 <charArrayToHexArray+0x34>)
	for(uint8_t i = 0; i < strlen(in); i++)
    19c0:	e006      	b.n	19d0 <charArrayToHexArray+0x20>
		sprintf(out + i * 2, "%02X", in[i]) ;
    19c2:	5d2a      	ldrb	r2, [r5, r4]
    19c4:	0060      	lsls	r0, r4, #1
    19c6:	4440      	add	r0, r8
    19c8:	4907      	ldr	r1, [pc, #28]	; (19e8 <charArrayToHexArray+0x38>)
    19ca:	47b8      	blx	r7
	for(uint8_t i = 0; i < strlen(in); i++)
    19cc:	3401      	adds	r4, #1
    19ce:	b2e4      	uxtb	r4, r4
    19d0:	0028      	movs	r0, r5
    19d2:	47b0      	blx	r6
    19d4:	4284      	cmp	r4, r0
    19d6:	d3f4      	bcc.n	19c2 <charArrayToHexArray+0x12>
	}	
}
    19d8:	bc04      	pop	{r2}
    19da:	4690      	mov	r8, r2
    19dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    19de:	46c0      	nop			; (mov r8, r8)
    19e0:	00016819 	.word	0x00016819
    19e4:	00016779 	.word	0x00016779
    19e8:	0001dc80 	.word	0x0001dc80

000019ec <isHexFormat>:
	return retValue;
}

bool isHexFormat(uint8_t val)
{
	if (((val >= '0') && (val <= '9')) || ((val >= 'a') && (val <= 'f')) || ((val >= 'A') && (val <= 'F')))
    19ec:	0002      	movs	r2, r0
    19ee:	3a30      	subs	r2, #48	; 0x30
	{
		return true ;
    19f0:	2301      	movs	r3, #1
	if (((val >= '0') && (val <= '9')) || ((val >= 'a') && (val <= 'f')) || ((val >= 'A') && (val <= 'F')))
    19f2:	2a09      	cmp	r2, #9
    19f4:	d909      	bls.n	1a0a <isHexFormat+0x1e>
    19f6:	3a31      	subs	r2, #49	; 0x31
    19f8:	2a05      	cmp	r2, #5
    19fa:	d906      	bls.n	1a0a <isHexFormat+0x1e>
    19fc:	3841      	subs	r0, #65	; 0x41
    19fe:	b2c0      	uxtb	r0, r0
    1a00:	2300      	movs	r3, #0
    1a02:	2205      	movs	r2, #5
    1a04:	4282      	cmp	r2, r0
    1a06:	415b      	adcs	r3, r3
    1a08:	b2db      	uxtb	r3, r3
	}
	return false ;
}
    1a0a:	0018      	movs	r0, r3
    1a0c:	4770      	bx	lr

00001a0e <convertHexToUpperCase>:
}

uint8_t convertHexToUpperCase(uint8_t in)
{
	uint8_t out = in ;
	if (isHexLowerCase(in))
    1a0e:	0002      	movs	r2, r0
    1a10:	3a61      	subs	r2, #97	; 0x61
	uint8_t out = in ;
    1a12:	0003      	movs	r3, r0
	if (isHexLowerCase(in))
    1a14:	2a05      	cmp	r2, #5
    1a16:	d801      	bhi.n	1a1c <convertHexToUpperCase+0xe>
	{
		out = in - 0x20 ;
    1a18:	3820      	subs	r0, #32
    1a1a:	b2c3      	uxtb	r3, r0
	}
	return out ;
}
    1a1c:	0018      	movs	r0, r3
    1a1e:	4770      	bx	lr

00001a20 <print_array>:
 \brief      Function to Print array of characters
 \param[in]  *array  - Pointer of the array to be printed
 \param[in]   length - Length of the array
********************************************************************************/
void print_array (uint8_t *array, uint8_t length)
{
    1a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1a22:	0004      	movs	r4, r0
	for (uint8_t i = 0; i < length; i++)
    1a24:	2900      	cmp	r1, #0
    1a26:	d00b      	beq.n	1a40 <print_array+0x20>
    1a28:	3901      	subs	r1, #1
    1a2a:	b2cd      	uxtb	r5, r1
    1a2c:	3501      	adds	r5, #1
    1a2e:	1945      	adds	r5, r0, r5
	{
		printf("%02x", *array) ;
    1a30:	4e05      	ldr	r6, [pc, #20]	; (1a48 <print_array+0x28>)
    1a32:	4f06      	ldr	r7, [pc, #24]	; (1a4c <print_array+0x2c>)
    1a34:	7821      	ldrb	r1, [r4, #0]
    1a36:	0030      	movs	r0, r6
    1a38:	47b8      	blx	r7
		array++ ;
    1a3a:	3401      	adds	r4, #1
	for (uint8_t i = 0; i < length; i++)
    1a3c:	42ac      	cmp	r4, r5
    1a3e:	d1f9      	bne.n	1a34 <print_array+0x14>
	}
	printf("\r\n") ;
    1a40:	4803      	ldr	r0, [pc, #12]	; (1a50 <print_array+0x30>)
    1a42:	4b04      	ldr	r3, [pc, #16]	; (1a54 <print_array+0x34>)
    1a44:	4798      	blx	r3
    1a46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1a48:	0001dc88 	.word	0x0001dc88
    1a4c:	000163fd 	.word	0x000163fd
    1a50:	0001d740 	.word	0x0001d740
    1a54:	000164c1 	.word	0x000164c1

00001a58 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    1a58:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    1a5a:	2000      	movs	r0, #0
    1a5c:	4b08      	ldr	r3, [pc, #32]	; (1a80 <delay_init+0x28>)
    1a5e:	4798      	blx	r3
    1a60:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    1a62:	4c08      	ldr	r4, [pc, #32]	; (1a84 <delay_init+0x2c>)
    1a64:	21fa      	movs	r1, #250	; 0xfa
    1a66:	0089      	lsls	r1, r1, #2
    1a68:	47a0      	blx	r4
    1a6a:	4b07      	ldr	r3, [pc, #28]	; (1a88 <delay_init+0x30>)
    1a6c:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    1a6e:	4907      	ldr	r1, [pc, #28]	; (1a8c <delay_init+0x34>)
    1a70:	0028      	movs	r0, r5
    1a72:	47a0      	blx	r4
    1a74:	4b06      	ldr	r3, [pc, #24]	; (1a90 <delay_init+0x38>)
    1a76:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    1a78:	2205      	movs	r2, #5
    1a7a:	4b06      	ldr	r3, [pc, #24]	; (1a94 <delay_init+0x3c>)
    1a7c:	601a      	str	r2, [r3, #0]
}
    1a7e:	bd70      	pop	{r4, r5, r6, pc}
    1a80:	0000411d 	.word	0x0000411d
    1a84:	00012aad 	.word	0x00012aad
    1a88:	20000004 	.word	0x20000004
    1a8c:	000f4240 	.word	0x000f4240
    1a90:	20000008 	.word	0x20000008
    1a94:	e000e010 	.word	0xe000e010

00001a98 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    1a98:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    1a9a:	4b08      	ldr	r3, [pc, #32]	; (1abc <delay_cycles_us+0x24>)
    1a9c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    1a9e:	4a08      	ldr	r2, [pc, #32]	; (1ac0 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    1aa0:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1aa2:	2180      	movs	r1, #128	; 0x80
    1aa4:	0249      	lsls	r1, r1, #9
	while (n--) {
    1aa6:	3801      	subs	r0, #1
    1aa8:	d307      	bcc.n	1aba <delay_cycles_us+0x22>
	if (n > 0) {
    1aaa:	2c00      	cmp	r4, #0
    1aac:	d0fb      	beq.n	1aa6 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
    1aae:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    1ab0:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1ab2:	6813      	ldr	r3, [r2, #0]
    1ab4:	420b      	tst	r3, r1
    1ab6:	d0fc      	beq.n	1ab2 <delay_cycles_us+0x1a>
    1ab8:	e7f5      	b.n	1aa6 <delay_cycles_us+0xe>
	}
}
    1aba:	bd30      	pop	{r4, r5, pc}
    1abc:	20000008 	.word	0x20000008
    1ac0:	e000e010 	.word	0xe000e010

00001ac4 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    1ac4:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    1ac6:	4b08      	ldr	r3, [pc, #32]	; (1ae8 <delay_cycles_ms+0x24>)
    1ac8:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
    1aca:	4a08      	ldr	r2, [pc, #32]	; (1aec <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    1acc:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1ace:	2180      	movs	r1, #128	; 0x80
    1ad0:	0249      	lsls	r1, r1, #9
	while (n--) {
    1ad2:	3801      	subs	r0, #1
    1ad4:	d307      	bcc.n	1ae6 <delay_cycles_ms+0x22>
	if (n > 0) {
    1ad6:	2c00      	cmp	r4, #0
    1ad8:	d0fb      	beq.n	1ad2 <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
    1ada:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    1adc:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1ade:	6813      	ldr	r3, [r2, #0]
    1ae0:	420b      	tst	r3, r1
    1ae2:	d0fc      	beq.n	1ade <delay_cycles_ms+0x1a>
    1ae4:	e7f5      	b.n	1ad2 <delay_cycles_ms+0xe>
	}
}
    1ae6:	bd30      	pop	{r4, r5, pc}
    1ae8:	20000004 	.word	0x20000004
    1aec:	e000e010 	.word	0xe000e010

00001af0 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1af0:	4b0c      	ldr	r3, [pc, #48]	; (1b24 <cpu_irq_enter_critical+0x34>)
    1af2:	681b      	ldr	r3, [r3, #0]
    1af4:	2b00      	cmp	r3, #0
    1af6:	d106      	bne.n	1b06 <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    1af8:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    1afc:	2b00      	cmp	r3, #0
    1afe:	d007      	beq.n	1b10 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    1b00:	2200      	movs	r2, #0
    1b02:	4b09      	ldr	r3, [pc, #36]	; (1b28 <cpu_irq_enter_critical+0x38>)
    1b04:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    1b06:	4a07      	ldr	r2, [pc, #28]	; (1b24 <cpu_irq_enter_critical+0x34>)
    1b08:	6813      	ldr	r3, [r2, #0]
    1b0a:	3301      	adds	r3, #1
    1b0c:	6013      	str	r3, [r2, #0]
}
    1b0e:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    1b10:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    1b12:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    1b16:	2200      	movs	r2, #0
    1b18:	4b04      	ldr	r3, [pc, #16]	; (1b2c <cpu_irq_enter_critical+0x3c>)
    1b1a:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    1b1c:	3201      	adds	r2, #1
    1b1e:	4b02      	ldr	r3, [pc, #8]	; (1b28 <cpu_irq_enter_critical+0x38>)
    1b20:	701a      	strb	r2, [r3, #0]
    1b22:	e7f0      	b.n	1b06 <cpu_irq_enter_critical+0x16>
    1b24:	20000af8 	.word	0x20000af8
    1b28:	20000afc 	.word	0x20000afc
    1b2c:	2000000c 	.word	0x2000000c

00001b30 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    1b30:	4b08      	ldr	r3, [pc, #32]	; (1b54 <cpu_irq_leave_critical+0x24>)
    1b32:	681a      	ldr	r2, [r3, #0]
    1b34:	3a01      	subs	r2, #1
    1b36:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1b38:	681b      	ldr	r3, [r3, #0]
    1b3a:	2b00      	cmp	r3, #0
    1b3c:	d109      	bne.n	1b52 <cpu_irq_leave_critical+0x22>
    1b3e:	4b06      	ldr	r3, [pc, #24]	; (1b58 <cpu_irq_leave_critical+0x28>)
    1b40:	781b      	ldrb	r3, [r3, #0]
    1b42:	2b00      	cmp	r3, #0
    1b44:	d005      	beq.n	1b52 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    1b46:	2201      	movs	r2, #1
    1b48:	4b04      	ldr	r3, [pc, #16]	; (1b5c <cpu_irq_leave_critical+0x2c>)
    1b4a:	701a      	strb	r2, [r3, #0]
    1b4c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1b50:	b662      	cpsie	i
	}
}
    1b52:	4770      	bx	lr
    1b54:	20000af8 	.word	0x20000af8
    1b58:	20000afc 	.word	0x20000afc
    1b5c:	2000000c 	.word	0x2000000c

00001b60 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    1b60:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b62:	46c6      	mov	lr, r8
    1b64:	b500      	push	{lr}
    1b66:	b082      	sub	sp, #8
	config->input_pull = PORT_PIN_PULL_UP;
    1b68:	ac01      	add	r4, sp, #4
    1b6a:	2501      	movs	r5, #1
    1b6c:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    1b6e:	2300      	movs	r3, #0
    1b70:	4698      	mov	r8, r3
    1b72:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    1b74:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    1b76:	0021      	movs	r1, r4
    1b78:	2013      	movs	r0, #19
    1b7a:	4e12      	ldr	r6, [pc, #72]	; (1bc4 <system_board_init+0x64>)
    1b7c:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    1b7e:	4f12      	ldr	r7, [pc, #72]	; (1bc8 <system_board_init+0x68>)
    1b80:	2380      	movs	r3, #128	; 0x80
    1b82:	031b      	lsls	r3, r3, #12
    1b84:	61bb      	str	r3, [r7, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
	
	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    1b86:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_1_PIN, &pin_conf);
    1b88:	0021      	movs	r1, r4
    1b8a:	2012      	movs	r0, #18
    1b8c:	47b0      	blx	r6
    1b8e:	2380      	movs	r3, #128	; 0x80
    1b90:	02db      	lsls	r3, r3, #11
    1b92:	61bb      	str	r3, [r7, #24]
	port_pin_set_output_level(LED_1_PIN, LED_1_INACTIVE);
#ifdef RFSWITCH_ENABLE
	/* Configure RFSWITCH as output */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    1b94:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(RF_SWITCH_PIN, &pin_conf);
    1b96:	0021      	movs	r1, r4
    1b98:	200d      	movs	r0, #13
    1b9a:	47b0      	blx	r6
		port_base->OUTCLR.reg = pin_mask;
    1b9c:	2380      	movs	r3, #128	; 0x80
    1b9e:	019b      	lsls	r3, r3, #6
    1ba0:	617b      	str	r3, [r7, #20]
	port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);	
#endif

#ifdef TCXO_ENABLE
	/* Configure TXPO PWR as output */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    1ba2:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(TCXO_PWR_PIN, &pin_conf);
    1ba4:	0021      	movs	r1, r4
    1ba6:	2009      	movs	r0, #9
    1ba8:	47b0      	blx	r6
    1baa:	2380      	movs	r3, #128	; 0x80
    1bac:	009b      	lsls	r3, r3, #2
    1bae:	617b      	str	r3, [r7, #20]
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_INACTIVE);
#endif
	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    1bb0:	4643      	mov	r3, r8
    1bb2:	7023      	strb	r3, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    1bb4:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    1bb6:	0021      	movs	r1, r4
    1bb8:	201c      	movs	r0, #28
    1bba:	47b0      	blx	r6
		
}
    1bbc:	b002      	add	sp, #8
    1bbe:	bc04      	pop	{r2}
    1bc0:	4690      	mov	r8, r2
    1bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1bc4:	0000280d 	.word	0x0000280d
    1bc8:	40002800 	.word	0x40002800

00001bcc <_adc_get_inst_index>:
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    1bcc:	2000      	movs	r0, #0
    1bce:	4770      	bx	lr

00001bd0 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    1bd0:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    1bd2:	2300      	movs	r3, #0
    1bd4:	2200      	movs	r2, #0
    1bd6:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INTREF;
    1bd8:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV2;
    1bda:	7083      	strb	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    1bdc:	70c3      	strb	r3, [r0, #3]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    1bde:	2100      	movs	r1, #0
    1be0:	8303      	strh	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    1be2:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
    1be4:	61c3      	str	r3, [r0, #28]
#if SAMR30 || SAMR34 || SAMR35
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6;
    1be6:	2406      	movs	r4, #6
    1be8:	7104      	strb	r4, [r0, #4]
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN1;
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND;
    1bea:	24c0      	movs	r4, #192	; 0xc0
    1bec:	0164      	lsls	r4, r4, #5
    1bee:	80c4      	strh	r4, [r0, #6]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    1bf0:	7201      	strb	r1, [r0, #8]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    1bf2:	7242      	strb	r2, [r0, #9]
	config->left_adjust                   = false;
    1bf4:	7282      	strb	r2, [r0, #10]
	config->differential_mode             = false;
    1bf6:	72c2      	strb	r2, [r0, #11]
	config->freerunning                   = false;
    1bf8:	7302      	strb	r2, [r0, #12]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    1bfa:	242a      	movs	r4, #42	; 0x2a
    1bfc:	5502      	strb	r2, [r0, r4]
	config->run_in_standby                = false;
    1bfe:	7342      	strb	r2, [r0, #13]
	config->on_demand                     = false;
    1c00:	7382      	strb	r2, [r0, #14]
	config->sampling_time_compensation_enable  = false;
    1c02:	73c2      	strb	r2, [r0, #15]
	config->positive_input_sequence_mask_enable = 0;
    1c04:	6103      	str	r3, [r0, #16]
	config->reference_compensation_enable = false;
    1c06:	7502      	strb	r2, [r0, #20]
	config->correction.correction_enable  = false;
    1c08:	3c06      	subs	r4, #6
    1c0a:	5502      	strb	r2, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    1c0c:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    1c0e:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    1c10:	7541      	strb	r1, [r0, #21]
}
    1c12:	bd10      	pop	{r4, pc}

00001c14 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    1c14:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c16:	46ce      	mov	lr, r9
    1c18:	b500      	push	{lr}
    1c1a:	b098      	sub	sp, #96	; 0x60
    1c1c:	0005      	movs	r5, r0
    1c1e:	000c      	movs	r4, r1
    1c20:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Temporary variable to hold ADC instance number */
	uint8_t instance = _adc_get_inst_index(hw);
    1c22:	0008      	movs	r0, r1
    1c24:	4bb2      	ldr	r3, [pc, #712]	; (1ef0 <adc_init+0x2dc>)
    1c26:	4798      	blx	r3

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    1c28:	602c      	str	r4, [r5, #0]

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
			break;
		case SYSTEM_CLOCK_APB_APBD:
			MCLK->APBDMASK.reg |= mask;
    1c2a:	4ab2      	ldr	r2, [pc, #712]	; (1ef4 <adc_init+0x2e0>)
    1c2c:	6a13      	ldr	r3, [r2, #32]
    1c2e:	2108      	movs	r1, #8
    1c30:	430b      	orrs	r3, r1
    1c32:	6213      	str	r3, [r2, #32]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    1c34:	7822      	ldrb	r2, [r4, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1c36:	2305      	movs	r3, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    1c38:	07d2      	lsls	r2, r2, #31
    1c3a:	d504      	bpl.n	1c46 <adc_init+0x32>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(instance, module_inst, config);
}
    1c3c:	0018      	movs	r0, r3
    1c3e:	b018      	add	sp, #96	; 0x60
    1c40:	bc04      	pop	{r2}
    1c42:	4691      	mov	r9, r2
    1c44:	bdf0      	pop	{r4, r5, r6, r7, pc}
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1c46:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    1c48:	8c13      	ldrh	r3, [r2, #32]
    1c4a:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    1c4c:	2b00      	cmp	r3, #0
    1c4e:	d1fb      	bne.n	1c48 <adc_init+0x34>
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    1c50:	7822      	ldrb	r2, [r4, #0]
		return STATUS_ERR_DENIED;
    1c52:	331c      	adds	r3, #28
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    1c54:	0792      	lsls	r2, r2, #30
    1c56:	d4f1      	bmi.n	1c3c <adc_init+0x28>
	module_inst->reference = config->reference;
    1c58:	7873      	ldrb	r3, [r6, #1]
    1c5a:	712b      	strb	r3, [r5, #4]
	if (module_inst->reference == ADC_REFERENCE_INTREF) {
    1c5c:	2b00      	cmp	r3, #0
    1c5e:	d104      	bne.n	1c6a <adc_init+0x56>
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
			break;
		case SYSTEM_VOLTAGE_REFERENCE_OUTPUT:
			SUPC->VREF.reg |= SUPC_VREF_VREFOE;
    1c60:	4aa5      	ldr	r2, [pc, #660]	; (1ef8 <adc_init+0x2e4>)
    1c62:	69d3      	ldr	r3, [r2, #28]
    1c64:	2104      	movs	r1, #4
    1c66:	430b      	orrs	r3, r1
    1c68:	61d3      	str	r3, [r2, #28]
		module_inst->callback[i] = NULL;
    1c6a:	2300      	movs	r3, #0
    1c6c:	60ab      	str	r3, [r5, #8]
    1c6e:	60eb      	str	r3, [r5, #12]
    1c70:	612b      	str	r3, [r5, #16]
	module_inst->registered_callback_mask = 0;
    1c72:	76ab      	strb	r3, [r5, #26]
	module_inst->enabled_callback_mask = 0;
    1c74:	76eb      	strb	r3, [r5, #27]
	module_inst->remaining_conversions = 0;
    1c76:	832b      	strh	r3, [r5, #24]
	module_inst->job_status = STATUS_OK;
    1c78:	772b      	strb	r3, [r5, #28]
	_adc_instances[instance] = module_inst;
    1c7a:	0080      	lsls	r0, r0, #2
    1c7c:	4b9f      	ldr	r3, [pc, #636]	; (1efc <adc_init+0x2e8>)
    1c7e:	50c5      	str	r5, [r0, r3]
	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    1c80:	232a      	movs	r3, #42	; 0x2a
    1c82:	5cf3      	ldrb	r3, [r6, r3]
    1c84:	2b00      	cmp	r3, #0
    1c86:	d105      	bne.n	1c94 <adc_init+0x80>
    1c88:	7b33      	ldrb	r3, [r6, #12]
    1c8a:	2b00      	cmp	r3, #0
    1c8c:	d102      	bne.n	1c94 <adc_init+0x80>
		module_inst->software_trigger = true;
    1c8e:	3301      	adds	r3, #1
    1c90:	776b      	strb	r3, [r5, #29]
    1c92:	e001      	b.n	1c98 <adc_init+0x84>
		module_inst->software_trigger = false;
    1c94:	2300      	movs	r3, #0
    1c96:	776b      	strb	r3, [r5, #29]
	Adc *const adc_module = module_inst->hw;
    1c98:	682f      	ldr	r7, [r5, #0]
	gclk_chan_conf.source_generator = config->clock_source;
    1c9a:	7833      	ldrb	r3, [r6, #0]
    1c9c:	466a      	mov	r2, sp
    1c9e:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
    1ca0:	4669      	mov	r1, sp
    1ca2:	201e      	movs	r0, #30
    1ca4:	4b96      	ldr	r3, [pc, #600]	; (1f00 <adc_init+0x2ec>)
    1ca6:	4798      	blx	r3
	system_gclk_chan_enable(_adc_gclk_ids[index]);
    1ca8:	201e      	movs	r0, #30
    1caa:	4b96      	ldr	r3, [pc, #600]	; (1f04 <adc_init+0x2f0>)
    1cac:	4798      	blx	r3
	_adc_configure_ain_pin(index, config->positive_input);
    1cae:	7934      	ldrb	r4, [r6, #4]
	const uint32_t pinmapping[] = {
    1cb0:	2258      	movs	r2, #88	; 0x58
    1cb2:	4995      	ldr	r1, [pc, #596]	; (1f08 <adc_init+0x2f4>)
    1cb4:	a802      	add	r0, sp, #8
    1cb6:	4b95      	ldr	r3, [pc, #596]	; (1f0c <adc_init+0x2f8>)
    1cb8:	4798      	blx	r3
	if (pin <= _adc_extchannel_msb[index]) {
    1cba:	2c13      	cmp	r4, #19
    1cbc:	d90b      	bls.n	1cd6 <adc_init+0xc2>
	_adc_configure_ain_pin(index, config->negative_input);
    1cbe:	88f4      	ldrh	r4, [r6, #6]
	const uint32_t pinmapping[] = {
    1cc0:	2258      	movs	r2, #88	; 0x58
    1cc2:	4991      	ldr	r1, [pc, #580]	; (1f08 <adc_init+0x2f4>)
    1cc4:	a802      	add	r0, sp, #8
    1cc6:	4b91      	ldr	r3, [pc, #580]	; (1f0c <adc_init+0x2f8>)
    1cc8:	4798      	blx	r3
	if (pin <= _adc_extchannel_msb[index]) {
    1cca:	2c13      	cmp	r4, #19
    1ccc:	d911      	bls.n	1cf2 <adc_init+0xde>
    1cce:	2400      	movs	r4, #0
	const uint32_t pinmapping[] = {
    1cd0:	4b8e      	ldr	r3, [pc, #568]	; (1f0c <adc_init+0x2f8>)
    1cd2:	4699      	mov	r9, r3
    1cd4:	e01e      	b.n	1d14 <adc_init+0x100>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1cd6:	00a4      	lsls	r4, r4, #2
    1cd8:	ab02      	add	r3, sp, #8
    1cda:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1cdc:	a901      	add	r1, sp, #4
    1cde:	2300      	movs	r3, #0
    1ce0:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1ce2:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1ce4:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1ce6:	3301      	adds	r3, #1
    1ce8:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
    1cea:	b2c0      	uxtb	r0, r0
    1cec:	4b88      	ldr	r3, [pc, #544]	; (1f10 <adc_init+0x2fc>)
    1cee:	4798      	blx	r3
    1cf0:	e7e5      	b.n	1cbe <adc_init+0xaa>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1cf2:	00a4      	lsls	r4, r4, #2
    1cf4:	ab02      	add	r3, sp, #8
    1cf6:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1cf8:	a901      	add	r1, sp, #4
    1cfa:	2300      	movs	r3, #0
    1cfc:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    1cfe:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1d00:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1d02:	3301      	adds	r3, #1
    1d04:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
    1d06:	b2c0      	uxtb	r0, r0
    1d08:	4b81      	ldr	r3, [pc, #516]	; (1f10 <adc_init+0x2fc>)
    1d0a:	4798      	blx	r3
    1d0c:	e7df      	b.n	1cce <adc_init+0xba>
    1d0e:	3401      	adds	r4, #1
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
    1d10:	2c14      	cmp	r4, #20
    1d12:	d018      	beq.n	1d46 <adc_init+0x132>
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    1d14:	2301      	movs	r3, #1
    1d16:	40a3      	lsls	r3, r4
    1d18:	6932      	ldr	r2, [r6, #16]
    1d1a:	421a      	tst	r2, r3
    1d1c:	d0f7      	beq.n	1d0e <adc_init+0xfa>
	const uint32_t pinmapping[] = {
    1d1e:	2258      	movs	r2, #88	; 0x58
    1d20:	4979      	ldr	r1, [pc, #484]	; (1f08 <adc_init+0x2f4>)
    1d22:	a802      	add	r0, sp, #8
    1d24:	47c8      	blx	r9
	if (pin <= _adc_extchannel_msb[index]) {
    1d26:	2c13      	cmp	r4, #19
    1d28:	d8f1      	bhi.n	1d0e <adc_init+0xfa>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1d2a:	00a3      	lsls	r3, r4, #2
    1d2c:	aa02      	add	r2, sp, #8
    1d2e:	5898      	ldr	r0, [r3, r2]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1d30:	a901      	add	r1, sp, #4
    1d32:	2300      	movs	r3, #0
    1d34:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    1d36:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1d38:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1d3a:	3301      	adds	r3, #1
    1d3c:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
    1d3e:	b2c0      	uxtb	r0, r0
    1d40:	4b73      	ldr	r3, [pc, #460]	; (1f10 <adc_init+0x2fc>)
    1d42:	4798      	blx	r3
    1d44:	e7e3      	b.n	1d0e <adc_init+0xfa>
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
    1d46:	7b73      	ldrb	r3, [r6, #13]
    1d48:	019b      	lsls	r3, r3, #6
						    | (config->on_demand << ADC_CTRLA_ONDEMAND_Pos)) ;
    1d4a:	7bb2      	ldrb	r2, [r6, #14]
    1d4c:	01d2      	lsls	r2, r2, #7
    1d4e:	4313      	orrs	r3, r2
    1d50:	b2db      	uxtb	r3, r3
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
    1d52:	703b      	strb	r3, [r7, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos)
    1d54:	7d33      	ldrb	r3, [r6, #20]
    1d56:	01db      	lsls	r3, r3, #7
			| (config->reference);
    1d58:	7872      	ldrb	r2, [r6, #1]
    1d5a:	4313      	orrs	r3, r2
    1d5c:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
    1d5e:	70bb      	strb	r3, [r7, #2]
	switch (config->resolution) {
    1d60:	78f3      	ldrb	r3, [r6, #3]
    1d62:	2b34      	cmp	r3, #52	; 0x34
    1d64:	d900      	bls.n	1d68 <adc_init+0x154>
    1d66:	e140      	b.n	1fea <adc_init+0x3d6>
    1d68:	009b      	lsls	r3, r3, #2
    1d6a:	4a6a      	ldr	r2, [pc, #424]	; (1f14 <adc_init+0x300>)
    1d6c:	58d3      	ldr	r3, [r2, r3]
    1d6e:	469f      	mov	pc, r3
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    1d70:	2204      	movs	r2, #4
		resolution = ADC_RESOLUTION_16BIT;
    1d72:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_4;
    1d74:	2102      	movs	r1, #2
    1d76:	e01a      	b.n	1dae <adc_init+0x19a>
		adjres = config->divide_result;
    1d78:	7a71      	ldrb	r1, [r6, #9]
		accumulate = config->accumulate_samples;
    1d7a:	7a32      	ldrb	r2, [r6, #8]
		resolution = ADC_RESOLUTION_16BIT;
    1d7c:	2010      	movs	r0, #16
    1d7e:	e016      	b.n	1dae <adc_init+0x19a>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    1d80:	2206      	movs	r2, #6
		resolution = ADC_RESOLUTION_16BIT;
    1d82:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_2;
    1d84:	2101      	movs	r1, #1
    1d86:	e012      	b.n	1dae <adc_init+0x19a>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    1d88:	2208      	movs	r2, #8
		resolution = ADC_RESOLUTION_16BIT;
    1d8a:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    1d8c:	2100      	movs	r1, #0
    1d8e:	e00e      	b.n	1dae <adc_init+0x19a>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1d90:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_8BIT;
    1d92:	2030      	movs	r0, #48	; 0x30
	uint8_t adjres = 0;
    1d94:	2100      	movs	r1, #0
    1d96:	e00a      	b.n	1dae <adc_init+0x19a>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1d98:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_10BIT;
    1d9a:	2020      	movs	r0, #32
	uint8_t adjres = 0;
    1d9c:	2100      	movs	r1, #0
    1d9e:	e006      	b.n	1dae <adc_init+0x19a>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1da0:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_12BIT;
    1da2:	2000      	movs	r0, #0
	uint8_t adjres = 0;
    1da4:	2100      	movs	r1, #0
    1da6:	e002      	b.n	1dae <adc_init+0x19a>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    1da8:	2202      	movs	r2, #2
		resolution = ADC_RESOLUTION_16BIT;
    1daa:	2010      	movs	r0, #16
		adjres = ADC_DIVIDE_RESULT_2;
    1dac:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    1dae:	0109      	lsls	r1, r1, #4
    1db0:	2370      	movs	r3, #112	; 0x70
    1db2:	400b      	ands	r3, r1
    1db4:	4313      	orrs	r3, r2
    1db6:	733b      	strb	r3, [r7, #12]
	Adc *const adc_module = module_inst->hw;
    1db8:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
    1dba:	8c13      	ldrh	r3, [r2, #32]
    1dbc:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    1dbe:	2b00      	cmp	r3, #0
    1dc0:	d1fb      	bne.n	1dba <adc_init+0x1a6>
	if (config->sample_length > 63) {
    1dc2:	7d72      	ldrb	r2, [r6, #21]
		return STATUS_ERR_INVALID_ARG;
    1dc4:	3317      	adds	r3, #23
	if (config->sample_length > 63) {
    1dc6:	2a3f      	cmp	r2, #63	; 0x3f
    1dc8:	d900      	bls.n	1dcc <adc_init+0x1b8>
    1dca:	e737      	b.n	1c3c <adc_init+0x28>
				| (config->sampling_time_compensation_enable << ADC_SAMPCTRL_OFFCOMP_Pos);
    1dcc:	7bf3      	ldrb	r3, [r6, #15]
    1dce:	01db      	lsls	r3, r3, #7
    1dd0:	431a      	orrs	r2, r3
    1dd2:	b2d2      	uxtb	r2, r2
		adc_module->SAMPCTRL.reg =
    1dd4:	737a      	strb	r2, [r7, #13]
	Adc *const adc_module = module_inst->hw;
    1dd6:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
    1dd8:	8c13      	ldrh	r3, [r2, #32]
    1dda:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    1ddc:	2b00      	cmp	r3, #0
    1dde:	d1fb      	bne.n	1dd8 <adc_init+0x1c4>
			config->clock_prescaler;
    1de0:	78b3      	ldrb	r3, [r6, #2]
	adc_module->CTRLB.reg =
    1de2:	707b      	strb	r3, [r7, #1]
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
    1de4:	2324      	movs	r3, #36	; 0x24
    1de6:	5cf3      	ldrb	r3, [r6, r3]
    1de8:	00db      	lsls	r3, r3, #3
			(config->freerunning << ADC_CTRLC_FREERUN_Pos) |
    1dea:	7b32      	ldrb	r2, [r6, #12]
    1dec:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
    1dee:	431a      	orrs	r2, r3
			(config->differential_mode << ADC_CTRLC_DIFFMODE_Pos);
    1df0:	7af3      	ldrb	r3, [r6, #11]
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
    1df2:	4313      	orrs	r3, r2
    1df4:	7ab2      	ldrb	r2, [r6, #10]
    1df6:	0052      	lsls	r2, r2, #1
    1df8:	4313      	orrs	r3, r2
    1dfa:	4303      	orrs	r3, r0
	adc_module->CTRLC.reg =
    1dfc:	817b      	strh	r3, [r7, #10]
	Adc *const adc_module = module_inst->hw;
    1dfe:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
    1e00:	8c13      	ldrh	r3, [r2, #32]
    1e02:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    1e04:	2b00      	cmp	r3, #0
    1e06:	d1fb      	bne.n	1e00 <adc_init+0x1ec>
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    1e08:	8b32      	ldrh	r2, [r6, #24]
    1e0a:	2a00      	cmp	r2, #0
    1e0c:	d020      	beq.n	1e50 <adc_init+0x23c>
		switch (resolution) {
    1e0e:	2810      	cmp	r0, #16
    1e10:	d100      	bne.n	1e14 <adc_init+0x200>
    1e12:	e0c9      	b.n	1fa8 <adc_init+0x394>
    1e14:	d800      	bhi.n	1e18 <adc_init+0x204>
    1e16:	e083      	b.n	1f20 <adc_init+0x30c>
    1e18:	2820      	cmp	r0, #32
    1e1a:	d100      	bne.n	1e1e <adc_init+0x20a>
    1e1c:	e0a3      	b.n	1f66 <adc_init+0x352>
    1e1e:	2830      	cmp	r0, #48	; 0x30
    1e20:	d116      	bne.n	1e50 <adc_init+0x23c>
			if (config->differential_mode &&
    1e22:	7af3      	ldrb	r3, [r6, #11]
    1e24:	2b00      	cmp	r3, #0
    1e26:	d00a      	beq.n	1e3e <adc_init+0x22a>
					(config->window.window_lower_value > 127 ||
    1e28:	69f1      	ldr	r1, [r6, #28]
    1e2a:	3180      	adds	r1, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
    1e2c:	2317      	movs	r3, #23
			if (config->differential_mode &&
    1e2e:	29ff      	cmp	r1, #255	; 0xff
    1e30:	d900      	bls.n	1e34 <adc_init+0x220>
    1e32:	e703      	b.n	1c3c <adc_init+0x28>
					config->window.window_lower_value < -128 ||
    1e34:	6a31      	ldr	r1, [r6, #32]
    1e36:	3180      	adds	r1, #128	; 0x80
    1e38:	29ff      	cmp	r1, #255	; 0xff
    1e3a:	d900      	bls.n	1e3e <adc_init+0x22a>
    1e3c:	e6fe      	b.n	1c3c <adc_init+0x28>
				return STATUS_ERR_INVALID_ARG;
    1e3e:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 255 ||
    1e40:	69f1      	ldr	r1, [r6, #28]
    1e42:	29ff      	cmp	r1, #255	; 0xff
    1e44:	dd00      	ble.n	1e48 <adc_init+0x234>
    1e46:	e6f9      	b.n	1c3c <adc_init+0x28>
    1e48:	6a31      	ldr	r1, [r6, #32]
    1e4a:	29ff      	cmp	r1, #255	; 0xff
    1e4c:	dd00      	ble.n	1e50 <adc_init+0x23c>
    1e4e:	e6f5      	b.n	1c3c <adc_init+0x28>
	adc_module->CTRLC.reg |= config->window.window_mode;
    1e50:	897b      	ldrh	r3, [r7, #10]
    1e52:	431a      	orrs	r2, r3
    1e54:	817a      	strh	r2, [r7, #10]
	Adc *const adc_module = module_inst->hw;
    1e56:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
    1e58:	8c13      	ldrh	r3, [r2, #32]
    1e5a:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    1e5c:	2b00      	cmp	r3, #0
    1e5e:	d1fb      	bne.n	1e58 <adc_init+0x244>
	adc_module->WINLT.reg =
    1e60:	8bb3      	ldrh	r3, [r6, #28]
    1e62:	81fb      	strh	r3, [r7, #14]
	Adc *const adc_module = module_inst->hw;
    1e64:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
    1e66:	8c13      	ldrh	r3, [r2, #32]
    1e68:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    1e6a:	2b00      	cmp	r3, #0
    1e6c:	d1fb      	bne.n	1e66 <adc_init+0x252>
	adc_module->WINUT.reg = config->window.window_upper_value <<
    1e6e:	8c33      	ldrh	r3, [r6, #32]
    1e70:	823b      	strh	r3, [r7, #16]
	Adc *const adc_module = module_inst->hw;
    1e72:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
    1e74:	8c13      	ldrh	r3, [r2, #32]
    1e76:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    1e78:	2b00      	cmp	r3, #0
    1e7a:	d1fb      	bne.n	1e74 <adc_init+0x260>
			config->positive_input;
    1e7c:	7933      	ldrb	r3, [r6, #4]
			config->negative_input |
    1e7e:	88f2      	ldrh	r2, [r6, #6]
    1e80:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
    1e82:	813b      	strh	r3, [r7, #8]
	Adc *const adc_module = module_inst->hw;
    1e84:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
    1e86:	8c13      	ldrh	r3, [r2, #32]
    1e88:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    1e8a:	2b00      	cmp	r3, #0
    1e8c:	d1fb      	bne.n	1e86 <adc_init+0x272>
	adc_module->EVCTRL.reg = config->event_action;
    1e8e:	332a      	adds	r3, #42	; 0x2a
    1e90:	5cf3      	ldrb	r3, [r6, r3]
    1e92:	70fb      	strb	r3, [r7, #3]
	adc_module->INTENCLR.reg =
    1e94:	2307      	movs	r3, #7
    1e96:	713b      	strb	r3, [r7, #4]
	if (config->correction.correction_enable){
    1e98:	331d      	adds	r3, #29
    1e9a:	5cf3      	ldrb	r3, [r6, r3]
    1e9c:	2b00      	cmp	r3, #0
    1e9e:	d01b      	beq.n	1ed8 <adc_init+0x2c4>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    1ea0:	8cf2      	ldrh	r2, [r6, #38]	; 0x26
    1ea2:	491d      	ldr	r1, [pc, #116]	; (1f18 <adc_init+0x304>)
			return STATUS_ERR_INVALID_ARG;
    1ea4:	2317      	movs	r3, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    1ea6:	428a      	cmp	r2, r1
    1ea8:	d900      	bls.n	1eac <adc_init+0x298>
    1eaa:	e6c7      	b.n	1c3c <adc_init+0x28>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    1eac:	827a      	strh	r2, [r7, #18]
	Adc *const adc_module = module_inst->hw;
    1eae:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
    1eb0:	8c13      	ldrh	r3, [r2, #32]
    1eb2:	b29b      	uxth	r3, r3
		while (adc_is_syncing(module_inst)) {
    1eb4:	2b00      	cmp	r3, #0
    1eb6:	d1fb      	bne.n	1eb0 <adc_init+0x29c>
		if (config->correction.offset_correction > 2047 ||
    1eb8:	8d31      	ldrh	r1, [r6, #40]	; 0x28
    1eba:	2380      	movs	r3, #128	; 0x80
    1ebc:	011b      	lsls	r3, r3, #4
    1ebe:	18ca      	adds	r2, r1, r3
    1ec0:	4815      	ldr	r0, [pc, #84]	; (1f18 <adc_init+0x304>)
    1ec2:	b292      	uxth	r2, r2
			return STATUS_ERR_INVALID_ARG;
    1ec4:	2317      	movs	r3, #23
		if (config->correction.offset_correction > 2047 ||
    1ec6:	4282      	cmp	r2, r0
    1ec8:	d900      	bls.n	1ecc <adc_init+0x2b8>
    1eca:	e6b7      	b.n	1c3c <adc_init+0x28>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    1ecc:	82b9      	strh	r1, [r7, #20]
	Adc *const adc_module = module_inst->hw;
    1ece:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
    1ed0:	8c13      	ldrh	r3, [r2, #32]
    1ed2:	b29b      	uxth	r3, r3
		while (adc_is_syncing(module_inst)) {
    1ed4:	2b00      	cmp	r3, #0
    1ed6:	d1fb      	bne.n	1ed0 <adc_init+0x2bc>
			ADC_CALIB_BIASREFBUF(
    1ed8:	4b10      	ldr	r3, [pc, #64]	; (1f1c <adc_init+0x308>)
    1eda:	681b      	ldr	r3, [r3, #0]
    1edc:	021a      	lsls	r2, r3, #8
    1ede:	21e0      	movs	r1, #224	; 0xe0
    1ee0:	00c9      	lsls	r1, r1, #3
    1ee2:	400a      	ands	r2, r1
			ADC_CALIB_BIASCOMP(
    1ee4:	069b      	lsls	r3, r3, #26
    1ee6:	0f5b      	lsrs	r3, r3, #29
			) |
    1ee8:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
    1eea:	85bb      	strh	r3, [r7, #44]	; 0x2c
	return STATUS_OK;
    1eec:	2300      	movs	r3, #0
    1eee:	e6a5      	b.n	1c3c <adc_init+0x28>
    1ef0:	00001bcd 	.word	0x00001bcd
    1ef4:	40000400 	.word	0x40000400
    1ef8:	40001400 	.word	0x40001400
    1efc:	20001124 	.word	0x20001124
    1f00:	000041f9 	.word	0x000041f9
    1f04:	00004189 	.word	0x00004189
    1f08:	0001dd64 	.word	0x0001dd64
    1f0c:	00016225 	.word	0x00016225
    1f10:	000042f5 	.word	0x000042f5
    1f14:	0001dc90 	.word	0x0001dc90
    1f18:	00000fff 	.word	0x00000fff
    1f1c:	00806020 	.word	0x00806020
		switch (resolution) {
    1f20:	2800      	cmp	r0, #0
    1f22:	d195      	bne.n	1e50 <adc_init+0x23c>
			if (config->differential_mode &&
    1f24:	7af3      	ldrb	r3, [r6, #11]
    1f26:	2b00      	cmp	r3, #0
    1f28:	d012      	beq.n	1f50 <adc_init+0x33c>
					(config->window.window_lower_value > 2047 ||
    1f2a:	69f3      	ldr	r3, [r6, #28]
    1f2c:	2080      	movs	r0, #128	; 0x80
    1f2e:	0100      	lsls	r0, r0, #4
    1f30:	4684      	mov	ip, r0
    1f32:	4463      	add	r3, ip
    1f34:	0019      	movs	r1, r3
			if (config->differential_mode &&
    1f36:	482e      	ldr	r0, [pc, #184]	; (1ff0 <adc_init+0x3dc>)
				return STATUS_ERR_INVALID_ARG;
    1f38:	2317      	movs	r3, #23
			if (config->differential_mode &&
    1f3a:	4281      	cmp	r1, r0
    1f3c:	d900      	bls.n	1f40 <adc_init+0x32c>
    1f3e:	e67d      	b.n	1c3c <adc_init+0x28>
					config->window.window_lower_value < -2048 ||
    1f40:	6a33      	ldr	r3, [r6, #32]
    1f42:	4463      	add	r3, ip
    1f44:	0019      	movs	r1, r3
    1f46:	482a      	ldr	r0, [pc, #168]	; (1ff0 <adc_init+0x3dc>)
				return STATUS_ERR_INVALID_ARG;
    1f48:	2317      	movs	r3, #23
					config->window.window_lower_value < -2048 ||
    1f4a:	4281      	cmp	r1, r0
    1f4c:	d900      	bls.n	1f50 <adc_init+0x33c>
    1f4e:	e675      	b.n	1c3c <adc_init+0x28>
			} else if (config->window.window_lower_value > 4095 ||
    1f50:	4927      	ldr	r1, [pc, #156]	; (1ff0 <adc_init+0x3dc>)
				return STATUS_ERR_INVALID_ARG;
    1f52:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 4095 ||
    1f54:	69f0      	ldr	r0, [r6, #28]
    1f56:	4288      	cmp	r0, r1
    1f58:	dd00      	ble.n	1f5c <adc_init+0x348>
    1f5a:	e66f      	b.n	1c3c <adc_init+0x28>
    1f5c:	6a30      	ldr	r0, [r6, #32]
    1f5e:	4288      	cmp	r0, r1
    1f60:	dd00      	ble.n	1f64 <adc_init+0x350>
    1f62:	e66b      	b.n	1c3c <adc_init+0x28>
    1f64:	e774      	b.n	1e50 <adc_init+0x23c>
			if (config->differential_mode &&
    1f66:	7af3      	ldrb	r3, [r6, #11]
    1f68:	2b00      	cmp	r3, #0
    1f6a:	d012      	beq.n	1f92 <adc_init+0x37e>
					(config->window.window_lower_value > 511 ||
    1f6c:	69f3      	ldr	r3, [r6, #28]
    1f6e:	2080      	movs	r0, #128	; 0x80
    1f70:	0080      	lsls	r0, r0, #2
    1f72:	4684      	mov	ip, r0
    1f74:	4463      	add	r3, ip
    1f76:	0019      	movs	r1, r3
			if (config->differential_mode &&
    1f78:	481e      	ldr	r0, [pc, #120]	; (1ff4 <adc_init+0x3e0>)
				return STATUS_ERR_INVALID_ARG;
    1f7a:	2317      	movs	r3, #23
			if (config->differential_mode &&
    1f7c:	4281      	cmp	r1, r0
    1f7e:	d900      	bls.n	1f82 <adc_init+0x36e>
    1f80:	e65c      	b.n	1c3c <adc_init+0x28>
					config->window.window_lower_value < -512 ||
    1f82:	6a33      	ldr	r3, [r6, #32]
    1f84:	4463      	add	r3, ip
    1f86:	0019      	movs	r1, r3
    1f88:	481a      	ldr	r0, [pc, #104]	; (1ff4 <adc_init+0x3e0>)
				return STATUS_ERR_INVALID_ARG;
    1f8a:	2317      	movs	r3, #23
					config->window.window_lower_value < -512 ||
    1f8c:	4281      	cmp	r1, r0
    1f8e:	d900      	bls.n	1f92 <adc_init+0x37e>
    1f90:	e654      	b.n	1c3c <adc_init+0x28>
			} else if (config->window.window_lower_value > 1023 ||
    1f92:	4918      	ldr	r1, [pc, #96]	; (1ff4 <adc_init+0x3e0>)
				return STATUS_ERR_INVALID_ARG;
    1f94:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 1023 ||
    1f96:	69f0      	ldr	r0, [r6, #28]
    1f98:	4288      	cmp	r0, r1
    1f9a:	dd00      	ble.n	1f9e <adc_init+0x38a>
    1f9c:	e64e      	b.n	1c3c <adc_init+0x28>
    1f9e:	6a30      	ldr	r0, [r6, #32]
    1fa0:	4288      	cmp	r0, r1
    1fa2:	dd00      	ble.n	1fa6 <adc_init+0x392>
    1fa4:	e64a      	b.n	1c3c <adc_init+0x28>
    1fa6:	e753      	b.n	1e50 <adc_init+0x23c>
			if (config->differential_mode &&
    1fa8:	7af3      	ldrb	r3, [r6, #11]
    1faa:	2b00      	cmp	r3, #0
    1fac:	d012      	beq.n	1fd4 <adc_init+0x3c0>
					(config->window.window_lower_value > 32767 ||
    1fae:	69f3      	ldr	r3, [r6, #28]
    1fb0:	2080      	movs	r0, #128	; 0x80
    1fb2:	0200      	lsls	r0, r0, #8
    1fb4:	4684      	mov	ip, r0
    1fb6:	4463      	add	r3, ip
    1fb8:	0019      	movs	r1, r3
			if (config->differential_mode &&
    1fba:	480f      	ldr	r0, [pc, #60]	; (1ff8 <adc_init+0x3e4>)
				return STATUS_ERR_INVALID_ARG;
    1fbc:	2317      	movs	r3, #23
			if (config->differential_mode &&
    1fbe:	4281      	cmp	r1, r0
    1fc0:	d900      	bls.n	1fc4 <adc_init+0x3b0>
    1fc2:	e63b      	b.n	1c3c <adc_init+0x28>
					config->window.window_lower_value < -32768 ||
    1fc4:	6a33      	ldr	r3, [r6, #32]
    1fc6:	4463      	add	r3, ip
    1fc8:	0019      	movs	r1, r3
    1fca:	480b      	ldr	r0, [pc, #44]	; (1ff8 <adc_init+0x3e4>)
				return STATUS_ERR_INVALID_ARG;
    1fcc:	2317      	movs	r3, #23
					config->window.window_lower_value < -32768 ||
    1fce:	4281      	cmp	r1, r0
    1fd0:	d900      	bls.n	1fd4 <adc_init+0x3c0>
    1fd2:	e633      	b.n	1c3c <adc_init+0x28>
			} else if (config->window.window_lower_value > 65535 ||
    1fd4:	4908      	ldr	r1, [pc, #32]	; (1ff8 <adc_init+0x3e4>)
				return STATUS_ERR_INVALID_ARG;
    1fd6:	2317      	movs	r3, #23
			} else if (config->window.window_lower_value > 65535 ||
    1fd8:	69f0      	ldr	r0, [r6, #28]
    1fda:	4288      	cmp	r0, r1
    1fdc:	dd00      	ble.n	1fe0 <adc_init+0x3cc>
    1fde:	e62d      	b.n	1c3c <adc_init+0x28>
    1fe0:	6a30      	ldr	r0, [r6, #32]
    1fe2:	4288      	cmp	r0, r1
    1fe4:	dd00      	ble.n	1fe8 <adc_init+0x3d4>
    1fe6:	e629      	b.n	1c3c <adc_init+0x28>
    1fe8:	e732      	b.n	1e50 <adc_init+0x23c>
		return STATUS_ERR_INVALID_ARG;
    1fea:	2317      	movs	r3, #23
    1fec:	e626      	b.n	1c3c <adc_init+0x28>
    1fee:	46c0      	nop			; (mov r8, r8)
    1ff0:	00000fff 	.word	0x00000fff
    1ff4:	000003ff 	.word	0x000003ff
    1ff8:	0000ffff 	.word	0x0000ffff

00001ffc <ADC_Handler>:
		}

	MREPEAT(ADC_INST_NUM, _ADC_INTERRUPT_HANDLER, 0)
#else
void ADC_Handler(void)
{
    1ffc:	b570      	push	{r4, r5, r6, lr}
	struct adc_module *module = _adc_instances[instance];
    1ffe:	4b2f      	ldr	r3, [pc, #188]	; (20bc <STACK_SIZE+0xbc>)
    2000:	681c      	ldr	r4, [r3, #0]
	uint32_t flags = module->hw->INTFLAG.reg & module->hw->INTENSET.reg;
    2002:	6823      	ldr	r3, [r4, #0]
    2004:	799a      	ldrb	r2, [r3, #6]
    2006:	795d      	ldrb	r5, [r3, #5]
    2008:	4015      	ands	r5, r2
	if (flags & ADC_INTFLAG_RESRDY) {
    200a:	07ea      	lsls	r2, r5, #31
    200c:	d52a      	bpl.n	2064 <STACK_SIZE+0x64>
		module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    200e:	2201      	movs	r2, #1
    2010:	719a      	strb	r2, [r3, #6]
		*(module->job_buffer++) = module->hw->RESULT.reg;
    2012:	6962      	ldr	r2, [r4, #20]
    2014:	1c93      	adds	r3, r2, #2
    2016:	6163      	str	r3, [r4, #20]
    2018:	6823      	ldr	r3, [r4, #0]
    201a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    201c:	b29b      	uxth	r3, r3
    201e:	8013      	strh	r3, [r2, #0]
		if (--module->remaining_conversions > 0) {
    2020:	8b23      	ldrh	r3, [r4, #24]
    2022:	3b01      	subs	r3, #1
    2024:	b29b      	uxth	r3, r3
    2026:	8323      	strh	r3, [r4, #24]
    2028:	2b00      	cmp	r3, #0
    202a:	d015      	beq.n	2058 <STACK_SIZE+0x58>
			if (module->software_trigger == true
    202c:	7f63      	ldrb	r3, [r4, #29]
    202e:	2b00      	cmp	r3, #0
    2030:	d018      	beq.n	2064 <STACK_SIZE+0x64>
				&& (!(module->hw->SEQSTATUS.reg & ADC_SEQSTATUS_SEQBUSY))) {
    2032:	6822      	ldr	r2, [r4, #0]
    2034:	79d3      	ldrb	r3, [r2, #7]
    2036:	b25b      	sxtb	r3, r3
    2038:	2b00      	cmp	r3, #0
    203a:	db13      	blt.n	2064 <STACK_SIZE+0x64>
    203c:	8c13      	ldrh	r3, [r2, #32]
    203e:	b29b      	uxth	r3, r3
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	while (adc_is_syncing(module_inst)) {
    2040:	2b00      	cmp	r3, #0
    2042:	d1fb      	bne.n	203c <STACK_SIZE+0x3c>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    2044:	7e13      	ldrb	r3, [r2, #24]
    2046:	2102      	movs	r1, #2
    2048:	430b      	orrs	r3, r1
    204a:	7613      	strb	r3, [r2, #24]
	Adc *const adc_module = module_inst->hw;
    204c:	6822      	ldr	r2, [r4, #0]
	if (adc_module->SYNCBUSY.reg) {
    204e:	8c13      	ldrh	r3, [r2, #32]
    2050:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    2052:	2b00      	cmp	r3, #0
    2054:	d1fb      	bne.n	204e <STACK_SIZE+0x4e>
    2056:	e005      	b.n	2064 <STACK_SIZE+0x64>
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    2058:	2301      	movs	r3, #1
    205a:	6822      	ldr	r2, [r4, #0]
    205c:	7113      	strb	r3, [r2, #4]
			if (module->job_status == STATUS_BUSY) {
    205e:	7f23      	ldrb	r3, [r4, #28]
    2060:	2b05      	cmp	r3, #5
    2062:	d016      	beq.n	2092 <STACK_SIZE+0x92>
	if (flags & ADC_INTFLAG_WINMON) {
    2064:	076b      	lsls	r3, r5, #29
    2066:	d508      	bpl.n	207a <STACK_SIZE+0x7a>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    2068:	2304      	movs	r3, #4
    206a:	6822      	ldr	r2, [r4, #0]
    206c:	7193      	strb	r3, [r2, #6]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    206e:	7ee3      	ldrb	r3, [r4, #27]
    2070:	079b      	lsls	r3, r3, #30
    2072:	d502      	bpl.n	207a <STACK_SIZE+0x7a>
    2074:	7ea3      	ldrb	r3, [r4, #26]
    2076:	079b      	lsls	r3, r3, #30
    2078:	d417      	bmi.n	20aa <STACK_SIZE+0xaa>
	if (flags & ADC_INTFLAG_OVERRUN) {
    207a:	07ab      	lsls	r3, r5, #30
    207c:	d508      	bpl.n	2090 <STACK_SIZE+0x90>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    207e:	2302      	movs	r3, #2
    2080:	6822      	ldr	r2, [r4, #0]
    2082:	7193      	strb	r3, [r2, #6]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    2084:	7ee3      	ldrb	r3, [r4, #27]
    2086:	075b      	lsls	r3, r3, #29
    2088:	d502      	bpl.n	2090 <STACK_SIZE+0x90>
    208a:	7ea3      	ldrb	r3, [r4, #26]
    208c:	075b      	lsls	r3, r3, #29
    208e:	d410      	bmi.n	20b2 <STACK_SIZE+0xb2>
	_adc_interrupt_handler(0);
}
    2090:	bd70      	pop	{r4, r5, r6, pc}
				module->job_status = STATUS_OK;
    2092:	2300      	movs	r3, #0
    2094:	7723      	strb	r3, [r4, #28]
				if ((module->enabled_callback_mask &
    2096:	7ee3      	ldrb	r3, [r4, #27]
    2098:	07db      	lsls	r3, r3, #31
    209a:	d5e3      	bpl.n	2064 <STACK_SIZE+0x64>
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
    209c:	7ea3      	ldrb	r3, [r4, #26]
    209e:	07db      	lsls	r3, r3, #31
    20a0:	d5e0      	bpl.n	2064 <STACK_SIZE+0x64>
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    20a2:	0020      	movs	r0, r4
    20a4:	68a3      	ldr	r3, [r4, #8]
    20a6:	4798      	blx	r3
    20a8:	e7dc      	b.n	2064 <STACK_SIZE+0x64>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    20aa:	0020      	movs	r0, r4
    20ac:	68e3      	ldr	r3, [r4, #12]
    20ae:	4798      	blx	r3
    20b0:	e7e3      	b.n	207a <STACK_SIZE+0x7a>
			(module->callback[ADC_CALLBACK_ERROR])(module);
    20b2:	6923      	ldr	r3, [r4, #16]
    20b4:	0020      	movs	r0, r4
    20b6:	4798      	blx	r3
}
    20b8:	e7ea      	b.n	2090 <STACK_SIZE+0x90>
    20ba:	46c0      	nop			; (mov r8, r8)
    20bc:	20001124 	.word	0x20001124

000020c0 <aes_get_config_defaults>:
		struct aes_config *const config)
{

	/* Sanity check arguments */
	Assert(config);
	config->encrypt_mode = AES_ENCRYPTION;
    20c0:	2301      	movs	r3, #1
    20c2:	7003      	strb	r3, [r0, #0]
	config->key_size = AES_KEY_SIZE_128;
    20c4:	2300      	movs	r3, #0
    20c6:	7043      	strb	r3, [r0, #1]
	config->start_mode = AES_MANUAL_START;
    20c8:	7083      	strb	r3, [r0, #2]
	config->opmode= AES_ECB_MODE;
    20ca:	70c3      	strb	r3, [r0, #3]
	config->cfb_size = AES_CFB_SIZE_128;
    20cc:	7103      	strb	r3, [r0, #4]
	config->ctype = AES_COUNTERMEASURE_TYPE_ALL;
    20ce:	220f      	movs	r2, #15
    20d0:	7142      	strb	r2, [r0, #5]
	config->enable_xor_key = false;
    20d2:	7183      	strb	r3, [r0, #6]
	config->enable_key_gen = false;
    20d4:	71c3      	strb	r3, [r0, #7]
	config->lod = false;
    20d6:	7203      	strb	r3, [r0, #8]
}
    20d8:	4770      	bx	lr

000020da <aes_enable>:
 */
void aes_enable(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLA.reg |= AES_CTRLA_ENABLE;
    20da:	6802      	ldr	r2, [r0, #0]
    20dc:	6813      	ldr	r3, [r2, #0]
    20de:	2102      	movs	r1, #2
    20e0:	430b      	orrs	r3, r1
    20e2:	6013      	str	r3, [r2, #0]

}
    20e4:	4770      	bx	lr

000020e6 <aes_disable>:
{
	Assert(module);
	Assert(module->hw);

	/* Disbale interrupt */
	module->hw->INTENCLR.reg = AES_INTENCLR_MASK;
    20e6:	2303      	movs	r3, #3
    20e8:	6802      	ldr	r2, [r0, #0]
    20ea:	7153      	strb	r3, [r2, #5]
	/* Clear interrupt flag */
	module->hw->INTFLAG.reg = AES_INTFLAG_MASK;
    20ec:	6802      	ldr	r2, [r0, #0]
    20ee:	71d3      	strb	r3, [r2, #7]

	module->hw->CTRLA.reg &= (~AES_CTRLA_ENABLE);
    20f0:	6802      	ldr	r2, [r0, #0]
    20f2:	6813      	ldr	r3, [r2, #0]
    20f4:	2102      	movs	r1, #2
    20f6:	438b      	bics	r3, r1
    20f8:	6013      	str	r3, [r2, #0]
}
    20fa:	4770      	bx	lr

000020fc <aes_set_config>:
 */
void aes_set_config(
		struct aes_module *const module,
		Aes *const hw,
		struct aes_config *const config)
{
    20fc:	b570      	push	{r4, r5, r6, lr}
    20fe:	0004      	movs	r4, r0
    2100:	000d      	movs	r5, r1
	/* Validate arguments. */
	Assert(hw);
	Assert(config);
	Assert(module);

	module->opmode = config->opmode;
    2102:	78d3      	ldrb	r3, [r2, #3]
    2104:	7103      	strb	r3, [r0, #4]
	module->hw = hw;
    2106:	6021      	str	r1, [r4, #0]
	module->key_size = config->key_size;
    2108:	7853      	ldrb	r3, [r2, #1]
    210a:	7143      	strb	r3, [r0, #5]
	module->cfb_size = config->cfb_size;
    210c:	7913      	ldrb	r3, [r2, #4]
    210e:	7183      	strb	r3, [r0, #6]

	ul_mode |= (config->encrypt_mode << AES_CTRLA_CIPHER_Pos)
    2110:	7813      	ldrb	r3, [r2, #0]
    2112:	029b      	lsls	r3, r3, #10
			 | (config->start_mode << AES_CTRLA_STARTMODE_Pos)
    2114:	7891      	ldrb	r1, [r2, #2]
    2116:	02c9      	lsls	r1, r1, #11
    2118:	430b      	orrs	r3, r1
			 | (config->key_size << AES_CTRLA_KEYSIZE_Pos)
    211a:	7851      	ldrb	r1, [r2, #1]
    211c:	0209      	lsls	r1, r1, #8
    211e:	430b      	orrs	r3, r1
			 | (config->opmode << AES_CTRLA_AESMODE_Pos)
    2120:	78d1      	ldrb	r1, [r2, #3]
    2122:	0089      	lsls	r1, r1, #2
    2124:	430b      	orrs	r3, r1
			 | (config->cfb_size << AES_CTRLA_CFBS_Pos)
    2126:	7911      	ldrb	r1, [r2, #4]
    2128:	0149      	lsls	r1, r1, #5
    212a:	430b      	orrs	r3, r1
			 | (AES_CTRLA_CTYPE(config->ctype))
			 | (config->enable_xor_key << AES_CTRLA_XORKEY_Pos)
    212c:	7991      	ldrb	r1, [r2, #6]
    212e:	0389      	lsls	r1, r1, #14
			 | (config->enable_key_gen << AES_CTRLA_KEYGEN_Pos)
    2130:	79d0      	ldrb	r0, [r2, #7]
    2132:	0340      	lsls	r0, r0, #13
			 | (config->lod << AES_CTRLA_LOD_Pos);
    2134:	4301      	orrs	r1, r0
    2136:	7a10      	ldrb	r0, [r2, #8]
    2138:	0300      	lsls	r0, r0, #12
    213a:	4301      	orrs	r1, r0
			 | (AES_CTRLA_CTYPE(config->ctype))
    213c:	7952      	ldrb	r2, [r2, #5]
    213e:	0412      	lsls	r2, r2, #16
    2140:	20f0      	movs	r0, #240	; 0xf0
    2142:	0300      	lsls	r0, r0, #12
    2144:	4002      	ands	r2, r0
			 | (config->lod << AES_CTRLA_LOD_Pos);
    2146:	430a      	orrs	r2, r1
    2148:	4313      	orrs	r3, r2
    214a:	001e      	movs	r6, r3
	if (hw->CTRLA.reg & AES_CTRLA_ENABLE) {
    214c:	682b      	ldr	r3, [r5, #0]
    214e:	079b      	lsls	r3, r3, #30
    2150:	d401      	bmi.n	2156 <aes_set_config+0x5a>
		aes_disable(module);
		hw->CTRLA.reg = ul_mode;
		aes_enable(module);
	} else {
		hw->CTRLA.reg = ul_mode;
    2152:	602e      	str	r6, [r5, #0]
	}
}
    2154:	bd70      	pop	{r4, r5, r6, pc}
		aes_disable(module);
    2156:	0020      	movs	r0, r4
    2158:	4b03      	ldr	r3, [pc, #12]	; (2168 <aes_set_config+0x6c>)
    215a:	4798      	blx	r3
		hw->CTRLA.reg = ul_mode;
    215c:	602e      	str	r6, [r5, #0]
		aes_enable(module);
    215e:	0020      	movs	r0, r4
    2160:	4b02      	ldr	r3, [pc, #8]	; (216c <aes_set_config+0x70>)
    2162:	4798      	blx	r3
    2164:	e7f6      	b.n	2154 <aes_set_config+0x58>
    2166:	46c0      	nop			; (mov r8, r8)
    2168:	000020e7 	.word	0x000020e7
    216c:	000020db 	.word	0x000020db

00002170 <aes_init>:
{
    2170:	b570      	push	{r4, r5, r6, lr}
			MCLK->APBCMASK.reg |= mask;
    2172:	4c05      	ldr	r4, [pc, #20]	; (2188 <aes_init+0x18>)
    2174:	69e5      	ldr	r5, [r4, #28]
    2176:	2380      	movs	r3, #128	; 0x80
    2178:	019b      	lsls	r3, r3, #6
    217a:	432b      	orrs	r3, r5
    217c:	61e3      	str	r3, [r4, #28]
	hw->CTRLA.reg = AES_CTRLA_SWRST;
    217e:	2301      	movs	r3, #1
    2180:	600b      	str	r3, [r1, #0]
	aes_set_config(module,hw, config);
    2182:	4b02      	ldr	r3, [pc, #8]	; (218c <aes_init+0x1c>)
    2184:	4798      	blx	r3
}
    2186:	bd70      	pop	{r4, r5, r6, pc}
    2188:	40000400 	.word	0x40000400
    218c:	000020fd 	.word	0x000020fd

00002190 <aes_write_key>:
 * \note The key size depends on the current AES configuration.
 */
void aes_write_key(
		struct aes_module *const module,
		const uint32_t *key)
{
    2190:	b570      	push	{r4, r5, r6, lr}
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(key);

	switch (module->key_size) {
    2192:	7943      	ldrb	r3, [r0, #5]
    2194:	2b01      	cmp	r3, #1
    2196:	d005      	beq.n	21a4 <aes_write_key+0x14>
    2198:	2b00      	cmp	r3, #0
    219a:	d010      	beq.n	21be <aes_write_key+0x2e>
    219c:	2b02      	cmp	r3, #2
    219e:	d10d      	bne.n	21bc <aes_write_key+0x2c>
	case AES_KEY_SIZE_192:
		key_length = 6;
		break;

	case AES_KEY_SIZE_256:
		key_length = 8;
    21a0:	2508      	movs	r5, #8
    21a2:	e000      	b.n	21a6 <aes_write_key+0x16>
		key_length = 6;
    21a4:	2506      	movs	r5, #6
{
    21a6:	2300      	movs	r3, #0
	default:
		break;
	}

	for (i = 0; i < key_length; i++) {
		module->hw->KEYWORD[i].reg = *key;
    21a8:	c910      	ldmia	r1!, {r4}
    21aa:	1c9a      	adds	r2, r3, #2
    21ac:	0092      	lsls	r2, r2, #2
    21ae:	6806      	ldr	r6, [r0, #0]
    21b0:	46b4      	mov	ip, r6
    21b2:	4462      	add	r2, ip
    21b4:	6054      	str	r4, [r2, #4]
	for (i = 0; i < key_length; i++) {
    21b6:	3301      	adds	r3, #1
    21b8:	42ab      	cmp	r3, r5
    21ba:	d3f5      	bcc.n	21a8 <aes_write_key+0x18>
		key++;
	}
}
    21bc:	bd70      	pop	{r4, r5, r6, pc}
		key_length = 4;
    21be:	2504      	movs	r5, #4
    21c0:	e7f1      	b.n	21a6 <aes_write_key+0x16>
	...

000021c4 <aes_write_input_data>:
 * \param[in] input_data_buffer Pointer to an input data buffer
 */
void aes_write_input_data(
		struct aes_module *const module,
		const uint32_t *input_data_buffer)
{
    21c4:	b510      	push	{r4, lr}
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);;
	Assert(input_data_buffer);

	module->hw->DATABUFPTR.reg = 0;
    21c6:	2300      	movs	r3, #0
    21c8:	6802      	ldr	r2, [r0, #0]
    21ca:	7213      	strb	r3, [r2, #8]
	if (module->opmode == AES_CFB_MODE
		&& module->cfb_size == AES_CFB_SIZE_64){
    21cc:	4b0f      	ldr	r3, [pc, #60]	; (220c <aes_write_input_data+0x48>)
    21ce:	6842      	ldr	r2, [r0, #4]
    21d0:	4013      	ands	r3, r2
	if (module->opmode == AES_CFB_MODE
    21d2:	4a0f      	ldr	r2, [pc, #60]	; (2210 <aes_write_input_data+0x4c>)
    21d4:	4293      	cmp	r3, r2
    21d6:	d00a      	beq.n	21ee <aes_write_input_data+0x2a>
		for (i = 0; i < 2; i++) {
			module->hw->INDATA.reg = *input_data_buffer;
			input_data_buffer++;
		}
	} else if (module->opmode == AES_CFB_MODE
    21d8:	7903      	ldrb	r3, [r0, #4]
    21da:	2b03      	cmp	r3, #3
    21dc:	d00e      	beq.n	21fc <aes_write_input_data+0x38>
    21de:	000c      	movs	r4, r1
    21e0:	3410      	adds	r4, #16
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
		module->hw->INDATA.reg = *input_data_buffer;
	} else {
		for (i = 0; i < 4; i++) {
			module->hw->INDATA.reg = *input_data_buffer;
    21e2:	6803      	ldr	r3, [r0, #0]
    21e4:	c904      	ldmia	r1!, {r2}
    21e6:	639a      	str	r2, [r3, #56]	; 0x38
		for (i = 0; i < 4; i++) {
    21e8:	428c      	cmp	r4, r1
    21ea:	d1fa      	bne.n	21e2 <aes_write_input_data+0x1e>
			input_data_buffer++;
		}
	}
}
    21ec:	bd10      	pop	{r4, pc}
			module->hw->INDATA.reg = *input_data_buffer;
    21ee:	6803      	ldr	r3, [r0, #0]
    21f0:	680a      	ldr	r2, [r1, #0]
    21f2:	639a      	str	r2, [r3, #56]	; 0x38
    21f4:	6803      	ldr	r3, [r0, #0]
    21f6:	684a      	ldr	r2, [r1, #4]
    21f8:	639a      	str	r2, [r3, #56]	; 0x38
    21fa:	e7f7      	b.n	21ec <aes_write_input_data+0x28>
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
    21fc:	7983      	ldrb	r3, [r0, #6]
    21fe:	3b02      	subs	r3, #2
    2200:	2b01      	cmp	r3, #1
    2202:	d8ec      	bhi.n	21de <aes_write_input_data+0x1a>
		module->hw->INDATA.reg = *input_data_buffer;
    2204:	6803      	ldr	r3, [r0, #0]
    2206:	680a      	ldr	r2, [r1, #0]
    2208:	639a      	str	r2, [r3, #56]	; 0x38
    220a:	e7ef      	b.n	21ec <aes_write_input_data+0x28>
    220c:	00ff00ff 	.word	0x00ff00ff
    2210:	00010003 	.word	0x00010003

00002214 <aes_read_output_data>:
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(output_data_buffer);

	module->hw->DATABUFPTR.reg = 0;
    2214:	2300      	movs	r3, #0
    2216:	6802      	ldr	r2, [r0, #0]
    2218:	7213      	strb	r3, [r2, #8]
	if (module->opmode == AES_CFB_MODE
		&& module->cfb_size == AES_CFB_SIZE_64){
    221a:	4b10      	ldr	r3, [pc, #64]	; (225c <aes_read_output_data+0x48>)
    221c:	6842      	ldr	r2, [r0, #4]
    221e:	4013      	ands	r3, r2
	if (module->opmode == AES_CFB_MODE
    2220:	4a0f      	ldr	r2, [pc, #60]	; (2260 <aes_read_output_data+0x4c>)
    2222:	4293      	cmp	r3, r2
    2224:	d00a      	beq.n	223c <aes_read_output_data+0x28>
		for (i = 0; i < 2; i++) {
			*output_data_buffer = module->hw->INDATA.reg;
			output_data_buffer++;
		}
	} else if (module->opmode == AES_CFB_MODE
    2226:	7903      	ldrb	r3, [r0, #4]
    2228:	2b03      	cmp	r3, #3
    222a:	d00e      	beq.n	224a <aes_read_output_data+0x36>
    222c:	000a      	movs	r2, r1
    222e:	3210      	adds	r2, #16
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
		*output_data_buffer = module->hw->INDATA.reg;
	} else {
		for (i = 0; i < 4; i++) {
			*output_data_buffer = module->hw->INDATA.reg;
    2230:	6803      	ldr	r3, [r0, #0]
    2232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    2234:	c108      	stmia	r1!, {r3}
		for (i = 0; i < 4; i++) {
    2236:	428a      	cmp	r2, r1
    2238:	d1fa      	bne.n	2230 <aes_read_output_data+0x1c>
			output_data_buffer++;
		}
	}
}
    223a:	4770      	bx	lr
			*output_data_buffer = module->hw->INDATA.reg;
    223c:	6803      	ldr	r3, [r0, #0]
    223e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    2240:	600b      	str	r3, [r1, #0]
    2242:	6803      	ldr	r3, [r0, #0]
    2244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    2246:	604b      	str	r3, [r1, #4]
    2248:	e7f7      	b.n	223a <aes_read_output_data+0x26>
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
    224a:	7983      	ldrb	r3, [r0, #6]
    224c:	3b02      	subs	r3, #2
    224e:	2b01      	cmp	r3, #1
    2250:	d8ec      	bhi.n	222c <aes_read_output_data+0x18>
		*output_data_buffer = module->hw->INDATA.reg;
    2252:	6803      	ldr	r3, [r0, #0]
    2254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    2256:	600b      	str	r3, [r1, #0]
    2258:	e7ef      	b.n	223a <aes_read_output_data+0x26>
    225a:	46c0      	nop			; (mov r8, r8)
    225c:	00ff00ff 	.word	0x00ff00ff
    2260:	00010003 	.word	0x00010003

00002264 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2264:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    2266:	2a00      	cmp	r2, #0
    2268:	d001      	beq.n	226e <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    226a:	0018      	movs	r0, r3
    226c:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
    226e:	008b      	lsls	r3, r1, #2
    2270:	4a06      	ldr	r2, [pc, #24]	; (228c <extint_register_callback+0x28>)
    2272:	589b      	ldr	r3, [r3, r2]
    2274:	2b00      	cmp	r3, #0
    2276:	d003      	beq.n	2280 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
    2278:	4283      	cmp	r3, r0
    227a:	d005      	beq.n	2288 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
    227c:	231d      	movs	r3, #29
    227e:	e7f4      	b.n	226a <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
    2280:	0089      	lsls	r1, r1, #2
    2282:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    2284:	2300      	movs	r3, #0
    2286:	e7f0      	b.n	226a <extint_register_callback+0x6>
		return STATUS_OK;
    2288:	2300      	movs	r3, #0
    228a:	e7ee      	b.n	226a <extint_register_callback+0x6>
    228c:	2000112c 	.word	0x2000112c

00002290 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2290:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    2292:	2900      	cmp	r1, #0
    2294:	d001      	beq.n	229a <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
    2296:	0018      	movs	r0, r3
    2298:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    229a:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    229c:	281f      	cmp	r0, #31
    229e:	d800      	bhi.n	22a2 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
    22a0:	4a02      	ldr	r2, [pc, #8]	; (22ac <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
    22a2:	2301      	movs	r3, #1
    22a4:	4083      	lsls	r3, r0
    22a6:	6113      	str	r3, [r2, #16]
	return STATUS_OK;
    22a8:	2300      	movs	r3, #0
    22aa:	e7f4      	b.n	2296 <extint_chan_enable_callback+0x6>
    22ac:	40002400 	.word	0x40002400

000022b0 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    22b0:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    22b2:	2200      	movs	r2, #0
    22b4:	4b10      	ldr	r3, [pc, #64]	; (22f8 <EIC_Handler+0x48>)
    22b6:	701a      	strb	r2, [r3, #0]
    22b8:	2300      	movs	r3, #0
    22ba:	4910      	ldr	r1, [pc, #64]	; (22fc <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    22bc:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    22be:	4e10      	ldr	r6, [pc, #64]	; (2300 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    22c0:	4c0d      	ldr	r4, [pc, #52]	; (22f8 <EIC_Handler+0x48>)
    22c2:	e00a      	b.n	22da <EIC_Handler+0x2a>
		return eics[eic_index];
    22c4:	490d      	ldr	r1, [pc, #52]	; (22fc <EIC_Handler+0x4c>)
    22c6:	e008      	b.n	22da <EIC_Handler+0x2a>
    22c8:	7823      	ldrb	r3, [r4, #0]
    22ca:	3301      	adds	r3, #1
    22cc:	b2db      	uxtb	r3, r3
    22ce:	7023      	strb	r3, [r4, #0]
    22d0:	2b0f      	cmp	r3, #15
    22d2:	d810      	bhi.n	22f6 <EIC_Handler+0x46>
		return NULL;
    22d4:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    22d6:	2b1f      	cmp	r3, #31
    22d8:	d9f4      	bls.n	22c4 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    22da:	0028      	movs	r0, r5
    22dc:	4018      	ands	r0, r3
    22de:	2201      	movs	r2, #1
    22e0:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    22e2:	6948      	ldr	r0, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
    22e4:	4210      	tst	r0, r2
    22e6:	d0ef      	beq.n	22c8 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    22e8:	614a      	str	r2, [r1, #20]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    22ea:	009b      	lsls	r3, r3, #2
    22ec:	599b      	ldr	r3, [r3, r6]
    22ee:	2b00      	cmp	r3, #0
    22f0:	d0ea      	beq.n	22c8 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    22f2:	4798      	blx	r3
    22f4:	e7e8      	b.n	22c8 <EIC_Handler+0x18>
			}
		}
	}
}
    22f6:	bd70      	pop	{r4, r5, r6, pc}
    22f8:	20001128 	.word	0x20001128
    22fc:	40002400 	.word	0x40002400
    2300:	2000112c 	.word	0x2000112c

00002304 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
    2304:	4a06      	ldr	r2, [pc, #24]	; (2320 <_extint_enable+0x1c>)
    2306:	7813      	ldrb	r3, [r2, #0]
    2308:	2102      	movs	r1, #2
    230a:	430b      	orrs	r3, r1
    230c:	7013      	strb	r3, [r2, #0]
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    230e:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    2310:	6853      	ldr	r3, [r2, #4]
    2312:	4219      	tst	r1, r3
    2314:	d1fc      	bne.n	2310 <_extint_enable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    2316:	6853      	ldr	r3, [r2, #4]
    2318:	4218      	tst	r0, r3
    231a:	d1f9      	bne.n	2310 <_extint_enable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    231c:	4770      	bx	lr
    231e:	46c0      	nop			; (mov r8, r8)
    2320:	40002400 	.word	0x40002400

00002324 <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    2324:	4a06      	ldr	r2, [pc, #24]	; (2340 <_extint_disable+0x1c>)
    2326:	7813      	ldrb	r3, [r2, #0]
    2328:	2102      	movs	r1, #2
    232a:	438b      	bics	r3, r1
    232c:	7013      	strb	r3, [r2, #0]
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    232e:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    2330:	6853      	ldr	r3, [r2, #4]
    2332:	4219      	tst	r1, r3
    2334:	d1fc      	bne.n	2330 <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    2336:	6853      	ldr	r3, [r2, #4]
    2338:	4218      	tst	r0, r3
    233a:	d1f9      	bne.n	2330 <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    233c:	4770      	bx	lr
    233e:	46c0      	nop			; (mov r8, r8)
    2340:	40002400 	.word	0x40002400

00002344 <_system_extint_init>:
{
    2344:	b510      	push	{r4, lr}
			MCLK->APBAMASK.reg |= mask;
    2346:	4a12      	ldr	r2, [pc, #72]	; (2390 <_system_extint_init+0x4c>)
    2348:	6951      	ldr	r1, [r2, #20]
    234a:	2380      	movs	r3, #128	; 0x80
    234c:	009b      	lsls	r3, r3, #2
    234e:	430b      	orrs	r3, r1
    2350:	6153      	str	r3, [r2, #20]
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
    2352:	4a10      	ldr	r2, [pc, #64]	; (2394 <_system_extint_init+0x50>)
    2354:	7813      	ldrb	r3, [r2, #0]
    2356:	2101      	movs	r1, #1
    2358:	430b      	orrs	r3, r1
    235a:	7013      	strb	r3, [r2, #0]
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    235c:	3101      	adds	r1, #1
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    235e:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    2360:	6853      	ldr	r3, [r2, #4]
    2362:	4219      	tst	r1, r3
    2364:	d1fc      	bne.n	2360 <_system_extint_init+0x1c>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    2366:	6853      	ldr	r3, [r2, #4]
    2368:	4218      	tst	r0, r3
    236a:	d1f9      	bne.n	2360 <_system_extint_init+0x1c>
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_ULP32K;
    236c:	4a09      	ldr	r2, [pc, #36]	; (2394 <_system_extint_init+0x50>)
    236e:	7813      	ldrb	r3, [r2, #0]
    2370:	2110      	movs	r1, #16
    2372:	430b      	orrs	r3, r1
    2374:	7013      	strb	r3, [r2, #0]
    2376:	4b08      	ldr	r3, [pc, #32]	; (2398 <_system_extint_init+0x54>)
    2378:	0019      	movs	r1, r3
    237a:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    237c:	2200      	movs	r2, #0
    237e:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    2380:	428b      	cmp	r3, r1
    2382:	d1fc      	bne.n	237e <_system_extint_init+0x3a>
    2384:	2208      	movs	r2, #8
    2386:	4b05      	ldr	r3, [pc, #20]	; (239c <_system_extint_init+0x58>)
    2388:	601a      	str	r2, [r3, #0]
	_extint_enable();
    238a:	4b05      	ldr	r3, [pc, #20]	; (23a0 <_system_extint_init+0x5c>)
    238c:	4798      	blx	r3
}
    238e:	bd10      	pop	{r4, pc}
    2390:	40000400 	.word	0x40000400
    2394:	40002400 	.word	0x40002400
    2398:	2000112c 	.word	0x2000112c
    239c:	e000e100 	.word	0xe000e100
    23a0:	00002305 	.word	0x00002305

000023a4 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    23a4:	2300      	movs	r3, #0
    23a6:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    23a8:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    23aa:	2201      	movs	r2, #1
    23ac:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
    23ae:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    23b0:	3201      	adds	r2, #1
    23b2:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
    23b4:	7243      	strb	r3, [r0, #9]
}
    23b6:	4770      	bx	lr

000023b8 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    23b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    23ba:	b083      	sub	sp, #12
    23bc:	0005      	movs	r5, r0
    23be:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
    23c0:	4b1c      	ldr	r3, [pc, #112]	; (2434 <extint_chan_set_config+0x7c>)
    23c2:	4798      	blx	r3
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    23c4:	a901      	add	r1, sp, #4
    23c6:	2300      	movs	r3, #0
    23c8:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    23ca:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    23cc:	7923      	ldrb	r3, [r4, #4]
    23ce:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    23d0:	7a23      	ldrb	r3, [r4, #8]
    23d2:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    23d4:	7820      	ldrb	r0, [r4, #0]
    23d6:	4b18      	ldr	r3, [pc, #96]	; (2438 <extint_chan_set_config+0x80>)
    23d8:	4798      	blx	r3
		return NULL;
    23da:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    23dc:	2d1f      	cmp	r5, #31
    23de:	d800      	bhi.n	23e2 <extint_chan_set_config+0x2a>
		return eics[eic_index];
    23e0:	4916      	ldr	r1, [pc, #88]	; (243c <extint_chan_set_config+0x84>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    23e2:	2207      	movs	r2, #7
    23e4:	402a      	ands	r2, r5
    23e6:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    23e8:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    23ea:	7aa3      	ldrb	r3, [r4, #10]
    23ec:	2b00      	cmp	r3, #0
    23ee:	d001      	beq.n	23f4 <extint_chan_set_config+0x3c>
    23f0:	2308      	movs	r3, #8
    23f2:	431f      	orrs	r7, r3
    23f4:	08eb      	lsrs	r3, r5, #3
    23f6:	009b      	lsls	r3, r3, #2
    23f8:	18cb      	adds	r3, r1, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    23fa:	69d8      	ldr	r0, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    23fc:	260f      	movs	r6, #15
    23fe:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    2400:	43b0      	bics	r0, r6
			(new_config << config_pos);
    2402:	4097      	lsls	r7, r2
    2404:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    2406:	4302      	orrs	r2, r0
		= (EIC_module->CONFIG[channel / 8].reg &
    2408:	61da      	str	r2, [r3, #28]
#if (SAML22) || (SAML21XXXB) || (SAMC20) || (SAMR30) || (SAMR34) || (SAMR35)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
    240a:	7a63      	ldrb	r3, [r4, #9]
    240c:	2b00      	cmp	r3, #0
    240e:	d10b      	bne.n	2428 <extint_chan_set_config+0x70>
		EIC_module->ASYNCH.reg |= (1UL << channel);
	} else {
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
    2410:	698a      	ldr	r2, [r1, #24]
    2412:	2301      	movs	r3, #1
    2414:	40ab      	lsls	r3, r5
    2416:	43db      	mvns	r3, r3
    2418:	041b      	lsls	r3, r3, #16
    241a:	0c1b      	lsrs	r3, r3, #16
    241c:	4013      	ands	r3, r2
    241e:	618b      	str	r3, [r1, #24]
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
	_extint_enable();
    2420:	4b07      	ldr	r3, [pc, #28]	; (2440 <extint_chan_set_config+0x88>)
    2422:	4798      	blx	r3
}
    2424:	b003      	add	sp, #12
    2426:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->ASYNCH.reg |= (1UL << channel);
    2428:	698a      	ldr	r2, [r1, #24]
    242a:	2301      	movs	r3, #1
    242c:	40ab      	lsls	r3, r5
    242e:	4313      	orrs	r3, r2
    2430:	618b      	str	r3, [r1, #24]
    2432:	e7f5      	b.n	2420 <extint_chan_set_config+0x68>
    2434:	00002325 	.word	0x00002325
    2438:	000042f5 	.word	0x000042f5
    243c:	40002400 	.word	0x40002400
    2440:	00002305 	.word	0x00002305

00002444 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    2444:	b510      	push	{r4, lr}
			MCLK->APBBMASK.reg |= mask;
    2446:	4a1e      	ldr	r2, [pc, #120]	; (24c0 <nvm_set_config+0x7c>)
    2448:	6993      	ldr	r3, [r2, #24]
    244a:	2104      	movs	r1, #4
    244c:	430b      	orrs	r3, r1
    244e:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2450:	4b1c      	ldr	r3, [pc, #112]	; (24c4 <nvm_set_config+0x80>)
    2452:	2220      	movs	r2, #32
    2454:	32ff      	adds	r2, #255	; 0xff
    2456:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    2458:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    245a:	2305      	movs	r3, #5
	if (!nvm_is_ready()) {
    245c:	07d2      	lsls	r2, r2, #31
    245e:	d401      	bmi.n	2464 <nvm_set_config+0x20>
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
}
    2460:	0018      	movs	r0, r3
    2462:	bd10      	pop	{r4, pc}
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    2464:	7803      	ldrb	r3, [r0, #0]
    2466:	021b      	lsls	r3, r3, #8
    2468:	22c0      	movs	r2, #192	; 0xc0
    246a:	0092      	lsls	r2, r2, #2
    246c:	4013      	ands	r3, r2
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    246e:	7841      	ldrb	r1, [r0, #1]
    2470:	01c9      	lsls	r1, r1, #7
    2472:	22ff      	movs	r2, #255	; 0xff
    2474:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    2476:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    2478:	7881      	ldrb	r1, [r0, #2]
    247a:	0049      	lsls	r1, r1, #1
    247c:	221e      	movs	r2, #30
    247e:	400a      	ands	r2, r1
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    2480:	4313      	orrs	r3, r2
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    2482:	78c2      	ldrb	r2, [r0, #3]
    2484:	0492      	lsls	r2, r2, #18
    2486:	2180      	movs	r1, #128	; 0x80
    2488:	02c9      	lsls	r1, r1, #11
    248a:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    248c:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
    248e:	7902      	ldrb	r2, [r0, #4]
    2490:	0412      	lsls	r2, r2, #16
    2492:	21c0      	movs	r1, #192	; 0xc0
    2494:	0289      	lsls	r1, r1, #10
    2496:	400a      	ands	r2, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    2498:	4313      	orrs	r3, r2
	nvm_module->CTRLB.reg =
    249a:	4a0a      	ldr	r2, [pc, #40]	; (24c4 <nvm_set_config+0x80>)
    249c:	6053      	str	r3, [r2, #4]
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    249e:	6893      	ldr	r3, [r2, #8]
    24a0:	035b      	lsls	r3, r3, #13
    24a2:	0f5b      	lsrs	r3, r3, #29
    24a4:	4908      	ldr	r1, [pc, #32]	; (24c8 <nvm_set_config+0x84>)
    24a6:	2408      	movs	r4, #8
    24a8:	409c      	lsls	r4, r3
    24aa:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    24ac:	6893      	ldr	r3, [r2, #8]
    24ae:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    24b0:	7843      	ldrb	r3, [r0, #1]
    24b2:	710b      	strb	r3, [r1, #4]
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    24b4:	8b13      	ldrh	r3, [r2, #24]
    24b6:	05db      	lsls	r3, r3, #23
	return STATUS_OK;
    24b8:	0fdb      	lsrs	r3, r3, #31
    24ba:	011b      	lsls	r3, r3, #4
    24bc:	e7d0      	b.n	2460 <nvm_set_config+0x1c>
    24be:	46c0      	nop			; (mov r8, r8)
    24c0:	40000400 	.word	0x40000400
    24c4:	41004000 	.word	0x41004000
    24c8:	20000b00 	.word	0x20000b00

000024cc <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    24cc:	b530      	push	{r4, r5, lr}
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    24ce:	4a30      	ldr	r2, [pc, #192]	; (2590 <nvm_execute_command+0xc4>)
    24d0:	8814      	ldrh	r4, [r2, #0]
    24d2:	8853      	ldrh	r3, [r2, #2]
    24d4:	4363      	muls	r3, r4
    24d6:	428b      	cmp	r3, r1
    24d8:	d20b      	bcs.n	24f2 <nvm_execute_command+0x26>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    24da:	2280      	movs	r2, #128	; 0x80
    24dc:	0192      	lsls	r2, r2, #6
    24de:	4b2d      	ldr	r3, [pc, #180]	; (2594 <nvm_execute_command+0xc8>)
    24e0:	18cb      	adds	r3, r1, r3
    24e2:	4293      	cmp	r3, r2
    24e4:	d905      	bls.n	24f2 <nvm_execute_command+0x26>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    24e6:	4c2c      	ldr	r4, [pc, #176]	; (2598 <nvm_execute_command+0xcc>)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    24e8:	2318      	movs	r3, #24
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    24ea:	4a2c      	ldr	r2, [pc, #176]	; (259c <nvm_execute_command+0xd0>)
    24ec:	188a      	adds	r2, r1, r2
    24ee:	42a2      	cmp	r2, r4
    24f0:	d80e      	bhi.n	2510 <nvm_execute_command+0x44>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    24f2:	4b2b      	ldr	r3, [pc, #172]	; (25a0 <nvm_execute_command+0xd4>)
    24f4:	685c      	ldr	r4, [r3, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2))))
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
    24f6:	2280      	movs	r2, #128	; 0x80
    24f8:	02d2      	lsls	r2, r2, #11
    24fa:	4322      	orrs	r2, r4
    24fc:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    24fe:	2220      	movs	r2, #32
    2500:	32ff      	adds	r2, #255	; 0xff
    2502:	831a      	strh	r2, [r3, #24]
    2504:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2506:	07db      	lsls	r3, r3, #31
    2508:	d404      	bmi.n	2514 <nvm_execute_command+0x48>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    250a:	4b25      	ldr	r3, [pc, #148]	; (25a0 <nvm_execute_command+0xd4>)
    250c:	605c      	str	r4, [r3, #4]
		return STATUS_BUSY;
    250e:	2305      	movs	r3, #5

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;

	return STATUS_OK;
}
    2510:	0018      	movs	r0, r3
    2512:	bd30      	pop	{r4, r5, pc}
	switch (command) {
    2514:	2845      	cmp	r0, #69	; 0x45
    2516:	d829      	bhi.n	256c <nvm_execute_command+0xa0>
    2518:	0083      	lsls	r3, r0, #2
    251a:	4a22      	ldr	r2, [pc, #136]	; (25a4 <nvm_execute_command+0xd8>)
    251c:	58d3      	ldr	r3, [r2, r3]
    251e:	469f      	mov	pc, r3
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    2520:	4b1f      	ldr	r3, [pc, #124]	; (25a0 <nvm_execute_command+0xd4>)
    2522:	8b1b      	ldrh	r3, [r3, #24]
    2524:	05db      	lsls	r3, r3, #23
    2526:	d503      	bpl.n	2530 <nvm_execute_command+0x64>
				nvm_module->CTRLB.reg = ctrlb_bak;
    2528:	4b1d      	ldr	r3, [pc, #116]	; (25a0 <nvm_execute_command+0xd4>)
    252a:	605c      	str	r4, [r3, #4]
				return STATUS_ERR_IO;
    252c:	2310      	movs	r3, #16
    252e:	e7ef      	b.n	2510 <nvm_execute_command+0x44>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    2530:	0889      	lsrs	r1, r1, #2
    2532:	0049      	lsls	r1, r1, #1
    2534:	4b1a      	ldr	r3, [pc, #104]	; (25a0 <nvm_execute_command+0xd4>)
    2536:	61d9      	str	r1, [r3, #28]
			break;
    2538:	e003      	b.n	2542 <nvm_execute_command+0x76>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    253a:	0889      	lsrs	r1, r1, #2
    253c:	0049      	lsls	r1, r1, #1
    253e:	4b18      	ldr	r3, [pc, #96]	; (25a0 <nvm_execute_command+0xd4>)
    2540:	61d9      	str	r1, [r3, #28]
	if( command == NVM_COMMAND_RWWEE_ERASE_ROW || command == NVM_COMMAND_RWWEE_WRITE_PAGE)
    2542:	23fd      	movs	r3, #253	; 0xfd
    2544:	0005      	movs	r5, r0
    2546:	3d1a      	subs	r5, #26
    2548:	401d      	ands	r5, r3
    254a:	d013      	beq.n	2574 <nvm_execute_command+0xa8>
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    254c:	23a5      	movs	r3, #165	; 0xa5
    254e:	021b      	lsls	r3, r3, #8
    2550:	4318      	orrs	r0, r3
    2552:	4b13      	ldr	r3, [pc, #76]	; (25a0 <nvm_execute_command+0xd4>)
    2554:	8018      	strh	r0, [r3, #0]
    2556:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
    2558:	2201      	movs	r2, #1
    255a:	7d0b      	ldrb	r3, [r1, #20]
    255c:	4213      	tst	r3, r2
    255e:	d0fc      	beq.n	255a <nvm_execute_command+0x8e>
	if( command == NVM_COMMAND_RWWEE_ERASE_ROW || command == NVM_COMMAND_RWWEE_WRITE_PAGE)
    2560:	2d00      	cmp	r5, #0
    2562:	d00f      	beq.n	2584 <nvm_execute_command+0xb8>
	nvm_module->CTRLB.reg = ctrlb_bak;
    2564:	4b0e      	ldr	r3, [pc, #56]	; (25a0 <nvm_execute_command+0xd4>)
    2566:	605c      	str	r4, [r3, #4]
	return STATUS_OK;
    2568:	2300      	movs	r3, #0
    256a:	e7d1      	b.n	2510 <nvm_execute_command+0x44>
			nvm_module->CTRLB.reg = ctrlb_bak;
    256c:	4b0c      	ldr	r3, [pc, #48]	; (25a0 <nvm_execute_command+0xd4>)
    256e:	605c      	str	r4, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    2570:	2317      	movs	r3, #23
    2572:	e7cd      	b.n	2510 <nvm_execute_command+0x44>
		nvm_module->CTRLB.bit.CACHEDIS = 1;
    2574:	4b0a      	ldr	r3, [pc, #40]	; (25a0 <nvm_execute_command+0xd4>)
    2576:	6859      	ldr	r1, [r3, #4]
    2578:	2280      	movs	r2, #128	; 0x80
    257a:	02d2      	lsls	r2, r2, #11
    257c:	430a      	orrs	r2, r1
    257e:	605a      	str	r2, [r3, #4]
		nvm_module->CTRLB.reg;
    2580:	685b      	ldr	r3, [r3, #4]
    2582:	e7e3      	b.n	254c <nvm_execute_command+0x80>
		nvm_module->CTRLB.bit.CACHEDIS = 0;
    2584:	4a06      	ldr	r2, [pc, #24]	; (25a0 <nvm_execute_command+0xd4>)
    2586:	6853      	ldr	r3, [r2, #4]
    2588:	4907      	ldr	r1, [pc, #28]	; (25a8 <nvm_execute_command+0xdc>)
    258a:	400b      	ands	r3, r1
    258c:	6053      	str	r3, [r2, #4]
    258e:	e7e9      	b.n	2564 <nvm_execute_command+0x98>
    2590:	20000b00 	.word	0x20000b00
    2594:	ff7fc000 	.word	0xff7fc000
    2598:	00001fff 	.word	0x00001fff
    259c:	ffc00000 	.word	0xffc00000
    25a0:	41004000 	.word	0x41004000
    25a4:	0001ddbc 	.word	0x0001ddbc
    25a8:	fffbffff 	.word	0xfffbffff

000025ac <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    25ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    25ae:	4b2f      	ldr	r3, [pc, #188]	; (266c <nvm_write_buffer+0xc0>)
    25b0:	881c      	ldrh	r4, [r3, #0]
    25b2:	885b      	ldrh	r3, [r3, #2]
    25b4:	4363      	muls	r3, r4
	if (destination_address >
    25b6:	4283      	cmp	r3, r0
    25b8:	d207      	bcs.n	25ca <nvm_write_buffer+0x1e>
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    25ba:	4e2d      	ldr	r6, [pc, #180]	; (2670 <nvm_write_buffer+0xc4>)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    25bc:	2518      	movs	r5, #24
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    25be:	4b2d      	ldr	r3, [pc, #180]	; (2674 <nvm_write_buffer+0xc8>)
    25c0:	18c3      	adds	r3, r0, r3
    25c2:	42b3      	cmp	r3, r6
    25c4:	d806      	bhi.n	25d4 <nvm_write_buffer+0x28>
		}
		is_rww_eeprom = true;
    25c6:	2601      	movs	r6, #1
    25c8:	e000      	b.n	25cc <nvm_write_buffer+0x20>
	bool is_rww_eeprom = false;
    25ca:	2600      	movs	r6, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    25cc:	1e63      	subs	r3, r4, #1
		return STATUS_ERR_BAD_ADDRESS;
    25ce:	2518      	movs	r5, #24
	if (destination_address & (_nvm_dev.page_size - 1)) {
    25d0:	4218      	tst	r0, r3
    25d2:	d001      	beq.n	25d8 <nvm_write_buffer+0x2c>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    25d4:	0028      	movs	r0, r5
    25d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    25d8:	3d01      	subs	r5, #1
	if (length > _nvm_dev.page_size) {
    25da:	4294      	cmp	r4, r2
    25dc:	d3fa      	bcc.n	25d4 <nvm_write_buffer+0x28>
    25de:	4b26      	ldr	r3, [pc, #152]	; (2678 <nvm_write_buffer+0xcc>)
    25e0:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
    25e2:	3d12      	subs	r5, #18
	if (!nvm_is_ready()) {
    25e4:	07db      	lsls	r3, r3, #31
    25e6:	d5f5      	bpl.n	25d4 <nvm_write_buffer+0x28>
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    25e8:	4c24      	ldr	r4, [pc, #144]	; (267c <nvm_write_buffer+0xd0>)
    25ea:	4b23      	ldr	r3, [pc, #140]	; (2678 <nvm_write_buffer+0xcc>)
    25ec:	801c      	strh	r4, [r3, #0]
    25ee:	001d      	movs	r5, r3
	while (!nvm_is_ready()) {
    25f0:	2401      	movs	r4, #1
    25f2:	7d2b      	ldrb	r3, [r5, #20]
    25f4:	4223      	tst	r3, r4
    25f6:	d0fc      	beq.n	25f2 <nvm_write_buffer+0x46>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    25f8:	2420      	movs	r4, #32
    25fa:	34ff      	adds	r4, #255	; 0xff
    25fc:	4b1e      	ldr	r3, [pc, #120]	; (2678 <nvm_write_buffer+0xcc>)
    25fe:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
    2600:	2a00      	cmp	r2, #0
    2602:	d02c      	beq.n	265e <nvm_write_buffer+0xb2>
    2604:	2301      	movs	r3, #1
    2606:	0005      	movs	r5, r0
    2608:	439d      	bics	r5, r3
    260a:	2300      	movs	r3, #0
		if (i < (length - 1)) {
    260c:	1e54      	subs	r4, r2, #1
    260e:	46a4      	mov	ip, r4
    2610:	e009      	b.n	2626 <nvm_write_buffer+0x7a>
			data |= (buffer[i + 1] << 8);
    2612:	18cf      	adds	r7, r1, r3
    2614:	787f      	ldrb	r7, [r7, #1]
    2616:	023f      	lsls	r7, r7, #8
    2618:	433c      	orrs	r4, r7
		NVM_MEMORY[nvm_address++] = data;
    261a:	802c      	strh	r4, [r5, #0]
	for (uint16_t i = 0; i < length; i += 2) {
    261c:	3302      	adds	r3, #2
    261e:	b29b      	uxth	r3, r3
    2620:	3502      	adds	r5, #2
    2622:	429a      	cmp	r2, r3
    2624:	d904      	bls.n	2630 <nvm_write_buffer+0x84>
		data = buffer[i];
    2626:	5ccc      	ldrb	r4, [r1, r3]
		if (i < (length - 1)) {
    2628:	4563      	cmp	r3, ip
    262a:	dbf2      	blt.n	2612 <nvm_write_buffer+0x66>
		data = buffer[i];
    262c:	b2a4      	uxth	r4, r4
    262e:	e7f4      	b.n	261a <nvm_write_buffer+0x6e>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    2630:	4b0e      	ldr	r3, [pc, #56]	; (266c <nvm_write_buffer+0xc0>)
    2632:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
    2634:	2500      	movs	r5, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    2636:	2b00      	cmp	r3, #0
    2638:	d1cc      	bne.n	25d4 <nvm_write_buffer+0x28>
    263a:	2a3f      	cmp	r2, #63	; 0x3f
    263c:	d8ca      	bhi.n	25d4 <nvm_write_buffer+0x28>
				(nvm_execute_command(NVM_COMMAND_RWWEE_WRITE_PAGE,destination_address, 0)):
    263e:	2e00      	cmp	r6, #0
    2640:	d106      	bne.n	2650 <nvm_write_buffer+0xa4>
    2642:	2200      	movs	r2, #0
    2644:	0001      	movs	r1, r0
    2646:	2004      	movs	r0, #4
    2648:	4b0d      	ldr	r3, [pc, #52]	; (2680 <nvm_write_buffer+0xd4>)
    264a:	4798      	blx	r3
    264c:	0005      	movs	r5, r0
    264e:	e7c1      	b.n	25d4 <nvm_write_buffer+0x28>
    2650:	2200      	movs	r2, #0
    2652:	0001      	movs	r1, r0
    2654:	201c      	movs	r0, #28
    2656:	4b0a      	ldr	r3, [pc, #40]	; (2680 <nvm_write_buffer+0xd4>)
    2658:	4798      	blx	r3
    265a:	0005      	movs	r5, r0
    265c:	e7ba      	b.n	25d4 <nvm_write_buffer+0x28>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    265e:	4b03      	ldr	r3, [pc, #12]	; (266c <nvm_write_buffer+0xc0>)
    2660:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
    2662:	2500      	movs	r5, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    2664:	2b00      	cmp	r3, #0
    2666:	d0ea      	beq.n	263e <nvm_write_buffer+0x92>
    2668:	e7b4      	b.n	25d4 <nvm_write_buffer+0x28>
    266a:	46c0      	nop			; (mov r8, r8)
    266c:	20000b00 	.word	0x20000b00
    2670:	00001fff 	.word	0x00001fff
    2674:	ffc00000 	.word	0xffc00000
    2678:	41004000 	.word	0x41004000
    267c:	ffffa544 	.word	0xffffa544
    2680:	000024cd 	.word	0x000024cd

00002684 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    2684:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    2686:	4b1b      	ldr	r3, [pc, #108]	; (26f4 <nvm_read_buffer+0x70>)
    2688:	881c      	ldrh	r4, [r3, #0]
    268a:	885b      	ldrh	r3, [r3, #2]
    268c:	4363      	muls	r3, r4
	if (source_address >
    268e:	4283      	cmp	r3, r0
    2690:	d205      	bcs.n	269e <nvm_read_buffer+0x1a>
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    2692:	4e19      	ldr	r6, [pc, #100]	; (26f8 <nvm_read_buffer+0x74>)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    2694:	2518      	movs	r5, #24
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    2696:	4b19      	ldr	r3, [pc, #100]	; (26fc <nvm_read_buffer+0x78>)
    2698:	18c3      	adds	r3, r0, r3
    269a:	42b3      	cmp	r3, r6
    269c:	d803      	bhi.n	26a6 <nvm_read_buffer+0x22>
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
    269e:	1e63      	subs	r3, r4, #1
		return STATUS_ERR_BAD_ADDRESS;
    26a0:	2518      	movs	r5, #24
	if (source_address & (_nvm_dev.page_size - 1)) {
    26a2:	4218      	tst	r0, r3
    26a4:	d001      	beq.n	26aa <nvm_read_buffer+0x26>
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
}
    26a6:	0028      	movs	r0, r5
    26a8:	bd70      	pop	{r4, r5, r6, pc}
		return STATUS_ERR_INVALID_ARG;
    26aa:	3d01      	subs	r5, #1
	if (length > _nvm_dev.page_size) {
    26ac:	4294      	cmp	r4, r2
    26ae:	d3fa      	bcc.n	26a6 <nvm_read_buffer+0x22>
    26b0:	4b13      	ldr	r3, [pc, #76]	; (2700 <nvm_read_buffer+0x7c>)
    26b2:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
    26b4:	3d12      	subs	r5, #18
	if (!nvm_is_ready()) {
    26b6:	07db      	lsls	r3, r3, #31
    26b8:	d5f5      	bpl.n	26a6 <nvm_read_buffer+0x22>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    26ba:	2420      	movs	r4, #32
    26bc:	34ff      	adds	r4, #255	; 0xff
    26be:	4b10      	ldr	r3, [pc, #64]	; (2700 <nvm_read_buffer+0x7c>)
    26c0:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
    26c2:	2a00      	cmp	r2, #0
    26c4:	d014      	beq.n	26f0 <nvm_read_buffer+0x6c>
    26c6:	2301      	movs	r3, #1
    26c8:	4398      	bics	r0, r3
    26ca:	2300      	movs	r3, #0
		if (i < (length - 1)) {
    26cc:	1e56      	subs	r6, r2, #1
    26ce:	e004      	b.n	26da <nvm_read_buffer+0x56>
	for (uint16_t i = 0; i < length; i += 2) {
    26d0:	3302      	adds	r3, #2
    26d2:	b29b      	uxth	r3, r3
    26d4:	3002      	adds	r0, #2
    26d6:	429a      	cmp	r2, r3
    26d8:	d908      	bls.n	26ec <nvm_read_buffer+0x68>
		uint16_t data = NVM_MEMORY[page_address++];
    26da:	8804      	ldrh	r4, [r0, #0]
    26dc:	b2a4      	uxth	r4, r4
		buffer[i] = (data & 0xFF);
    26de:	54cc      	strb	r4, [r1, r3]
		if (i < (length - 1)) {
    26e0:	42b3      	cmp	r3, r6
    26e2:	daf5      	bge.n	26d0 <nvm_read_buffer+0x4c>
			buffer[i + 1] = (data >> 8);
    26e4:	18cd      	adds	r5, r1, r3
    26e6:	0a24      	lsrs	r4, r4, #8
    26e8:	706c      	strb	r4, [r5, #1]
    26ea:	e7f1      	b.n	26d0 <nvm_read_buffer+0x4c>
	return STATUS_OK;
    26ec:	2500      	movs	r5, #0
    26ee:	e7da      	b.n	26a6 <nvm_read_buffer+0x22>
    26f0:	2500      	movs	r5, #0
    26f2:	e7d8      	b.n	26a6 <nvm_read_buffer+0x22>
    26f4:	20000b00 	.word	0x20000b00
    26f8:	00001fff 	.word	0x00001fff
    26fc:	ffc00000 	.word	0xffc00000
    2700:	41004000 	.word	0x41004000

00002704 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    2704:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    2706:	4a22      	ldr	r2, [pc, #136]	; (2790 <nvm_erase_row+0x8c>)
    2708:	8813      	ldrh	r3, [r2, #0]
    270a:	8852      	ldrh	r2, [r2, #2]
    270c:	435a      	muls	r2, r3
	if (row_address >
    270e:	4282      	cmp	r2, r0
    2710:	d207      	bcs.n	2722 <nvm_erase_row+0x1e>
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    2712:	4c20      	ldr	r4, [pc, #128]	; (2794 <nvm_erase_row+0x90>)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    2714:	2218      	movs	r2, #24
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    2716:	4920      	ldr	r1, [pc, #128]	; (2798 <nvm_erase_row+0x94>)
    2718:	1841      	adds	r1, r0, r1
    271a:	42a1      	cmp	r1, r4
    271c:	d807      	bhi.n	272e <nvm_erase_row+0x2a>
		}
		is_rww_eeprom = true;
    271e:	2401      	movs	r4, #1
    2720:	e000      	b.n	2724 <nvm_erase_row+0x20>
		bool is_rww_eeprom = false;
    2722:	2400      	movs	r4, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    2724:	009b      	lsls	r3, r3, #2
    2726:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
    2728:	2218      	movs	r2, #24
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    272a:	4218      	tst	r0, r3
    272c:	d001      	beq.n	2732 <nvm_erase_row+0x2e>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
		return STATUS_ABORTED;
	}

	return STATUS_OK;
}
    272e:	0010      	movs	r0, r2
    2730:	bd10      	pop	{r4, pc}
    2732:	4b1a      	ldr	r3, [pc, #104]	; (279c <nvm_erase_row+0x98>)
    2734:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
    2736:	3a13      	subs	r2, #19
	if (!nvm_is_ready()) {
    2738:	07db      	lsls	r3, r3, #31
    273a:	d5f8      	bpl.n	272e <nvm_erase_row+0x2a>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    273c:	4b17      	ldr	r3, [pc, #92]	; (279c <nvm_erase_row+0x98>)
    273e:	2220      	movs	r2, #32
    2740:	32ff      	adds	r2, #255	; 0xff
    2742:	831a      	strh	r2, [r3, #24]
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    2744:	0880      	lsrs	r0, r0, #2
    2746:	0040      	lsls	r0, r0, #1
    2748:	61d8      	str	r0, [r3, #28]
	if (is_rww_eeprom) {
    274a:	2c00      	cmp	r4, #0
    274c:	d01b      	beq.n	2786 <nvm_erase_row+0x82>
		nvm_module->CTRLB.bit.CACHEDIS = 1;
    274e:	6859      	ldr	r1, [r3, #4]
    2750:	2280      	movs	r2, #128	; 0x80
    2752:	02d2      	lsls	r2, r2, #11
    2754:	430a      	orrs	r2, r1
    2756:	605a      	str	r2, [r3, #4]
		nvm_module->CTRLB.reg;
    2758:	685a      	ldr	r2, [r3, #4]
		nvm_module->CTRLA.reg = NVM_COMMAND_RWWEE_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    275a:	4a11      	ldr	r2, [pc, #68]	; (27a0 <nvm_erase_row+0x9c>)
    275c:	801a      	strh	r2, [r3, #0]
    275e:	490f      	ldr	r1, [pc, #60]	; (279c <nvm_erase_row+0x98>)
	while (!nvm_is_ready()) {
    2760:	2201      	movs	r2, #1
    2762:	7d0b      	ldrb	r3, [r1, #20]
    2764:	4213      	tst	r3, r2
    2766:	d0fc      	beq.n	2762 <nvm_erase_row+0x5e>
	if (is_rww_eeprom) {
    2768:	2c00      	cmp	r4, #0
    276a:	d004      	beq.n	2776 <nvm_erase_row+0x72>
		nvm_module->CTRLB.bit.CACHEDIS = 0;
    276c:	4a0b      	ldr	r2, [pc, #44]	; (279c <nvm_erase_row+0x98>)
    276e:	6853      	ldr	r3, [r2, #4]
    2770:	490c      	ldr	r1, [pc, #48]	; (27a4 <nvm_erase_row+0xa0>)
    2772:	400b      	ands	r3, r1
    2774:	6053      	str	r3, [r2, #4]
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    2776:	4b09      	ldr	r3, [pc, #36]	; (279c <nvm_erase_row+0x98>)
    2778:	8b1a      	ldrh	r2, [r3, #24]
    277a:	201c      	movs	r0, #28
    277c:	4002      	ands	r2, r0
	return STATUS_OK;
    277e:	1e50      	subs	r0, r2, #1
    2780:	4182      	sbcs	r2, r0
    2782:	0092      	lsls	r2, r2, #2
    2784:	e7d3      	b.n	272e <nvm_erase_row+0x2a>
		nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    2786:	4a08      	ldr	r2, [pc, #32]	; (27a8 <nvm_erase_row+0xa4>)
    2788:	4b04      	ldr	r3, [pc, #16]	; (279c <nvm_erase_row+0x98>)
    278a:	801a      	strh	r2, [r3, #0]
    278c:	e7e7      	b.n	275e <nvm_erase_row+0x5a>
    278e:	46c0      	nop			; (mov r8, r8)
    2790:	20000b00 	.word	0x20000b00
    2794:	00001fff 	.word	0x00001fff
    2798:	ffc00000 	.word	0xffc00000
    279c:	41004000 	.word	0x41004000
    27a0:	ffffa51a 	.word	0xffffa51a
    27a4:	fffbffff 	.word	0xfffbffff
    27a8:	ffffa502 	.word	0xffffa502

000027ac <nvm_get_parameters>:

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    27ac:	4b15      	ldr	r3, [pc, #84]	; (2804 <nvm_get_parameters+0x58>)
    27ae:	2220      	movs	r2, #32
    27b0:	32ff      	adds	r2, #255	; 0xff
    27b2:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
    27b4:	689b      	ldr	r3, [r3, #8]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
    27b6:	0359      	lsls	r1, r3, #13
    27b8:	0f49      	lsrs	r1, r1, #29
    27ba:	3a18      	subs	r2, #24
    27bc:	3aff      	subs	r2, #255	; 0xff
    27be:	408a      	lsls	r2, r1
	parameters->page_size =
    27c0:	7002      	strb	r2, [r0, #0]

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
    27c2:	8043      	strh	r3, [r0, #2]
			(param_reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;

#ifdef FEATURE_NVM_RWWEE
	/* Mask out rwwee number of pages count */
	parameters->rww_eeprom_number_of_pages =
			(param_reg & NVMCTRL_PARAM_RWWEEP_Msk) >> NVMCTRL_PARAM_RWWEEP_Pos;
    27c4:	0d1b      	lsrs	r3, r3, #20
	parameters->rww_eeprom_number_of_pages =
    27c6:	8183      	strh	r3, [r0, #12]
#endif

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
    27c8:	4b0f      	ldr	r3, [pc, #60]	; (2808 <nvm_get_parameters+0x5c>)
    27ca:	881b      	ldrh	r3, [r3, #0]
	uint16_t eeprom_fuse_value =
    27cc:	065b      	lsls	r3, r3, #25
    27ce:	0f5b      	lsrs	r3, r3, #29
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
    27d0:	2b07      	cmp	r3, #7
    27d2:	d010      	beq.n	27f6 <nvm_get_parameters+0x4a>
		parameters->eeprom_number_of_pages = 0;
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
    27d4:	2206      	movs	r2, #6
    27d6:	1ad2      	subs	r2, r2, r3
    27d8:	2304      	movs	r3, #4
    27da:	4093      	lsls	r3, r2
		parameters->eeprom_number_of_pages =
    27dc:	6043      	str	r3, [r0, #4]
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
    27de:	4b0a      	ldr	r3, [pc, #40]	; (2808 <nvm_get_parameters+0x5c>)
    27e0:	881b      	ldrh	r3, [r3, #0]
	uint16_t boot_fuse_value =
    27e2:	2207      	movs	r2, #7
    27e4:	4013      	ands	r3, r2
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
    27e6:	2b07      	cmp	r3, #7
    27e8:	d008      	beq.n	27fc <nvm_get_parameters+0x50>
		parameters->bootloader_number_of_pages = 0;
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
    27ea:	2207      	movs	r2, #7
    27ec:	1ad2      	subs	r2, r2, r3
    27ee:	2304      	movs	r3, #4
    27f0:	4093      	lsls	r3, r2
		parameters->bootloader_number_of_pages =
    27f2:	6083      	str	r3, [r0, #8]
	}
}
    27f4:	4770      	bx	lr
		parameters->eeprom_number_of_pages = 0;
    27f6:	2300      	movs	r3, #0
    27f8:	6043      	str	r3, [r0, #4]
    27fa:	e7f0      	b.n	27de <nvm_get_parameters+0x32>
		parameters->bootloader_number_of_pages = 0;
    27fc:	2300      	movs	r3, #0
    27fe:	6083      	str	r3, [r0, #8]
    2800:	e7f8      	b.n	27f4 <nvm_get_parameters+0x48>
    2802:	46c0      	nop			; (mov r8, r8)
    2804:	41004000 	.word	0x41004000
    2808:	00804000 	.word	0x00804000

0000280c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    280c:	b500      	push	{lr}
    280e:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2810:	ab01      	add	r3, sp, #4
    2812:	2280      	movs	r2, #128	; 0x80
    2814:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    2816:	780a      	ldrb	r2, [r1, #0]
    2818:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    281a:	784a      	ldrb	r2, [r1, #1]
    281c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    281e:	788a      	ldrb	r2, [r1, #2]
    2820:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    2822:	0019      	movs	r1, r3
    2824:	4b01      	ldr	r3, [pc, #4]	; (282c <port_pin_set_config+0x20>)
    2826:	4798      	blx	r3
}
    2828:	b003      	add	sp, #12
    282a:	bd00      	pop	{pc}
    282c:	000042f5 	.word	0x000042f5

00002830 <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    2830:	6803      	ldr	r3, [r0, #0]

	if (rtc_module->MODE0.SYNCBUSY.reg) {
    2832:	6918      	ldr	r0, [r3, #16]
    2834:	1e43      	subs	r3, r0, #1
    2836:	4198      	sbcs	r0, r3
    2838:	b2c0      	uxtb	r0, r0
		return true;
	}

	return false;
}
    283a:	4770      	bx	lr

0000283c <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
    283c:	b570      	push	{r4, r5, r6, lr}
    283e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    2840:	6806      	ldr	r6, [r0, #0]
    2842:	2204      	movs	r2, #4
    2844:	4b08      	ldr	r3, [pc, #32]	; (2868 <rtc_count_enable+0x2c>)
    2846:	601a      	str	r2, [r3, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
    2848:	4d08      	ldr	r5, [pc, #32]	; (286c <rtc_count_enable+0x30>)
    284a:	0020      	movs	r0, r4
    284c:	47a8      	blx	r5
    284e:	2800      	cmp	r0, #0
    2850:	d1fb      	bne.n	284a <rtc_count_enable+0xe>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
    2852:	8833      	ldrh	r3, [r6, #0]
    2854:	2202      	movs	r2, #2
    2856:	4313      	orrs	r3, r2
    2858:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
    285a:	4d04      	ldr	r5, [pc, #16]	; (286c <rtc_count_enable+0x30>)
    285c:	0020      	movs	r0, r4
    285e:	47a8      	blx	r5
    2860:	2800      	cmp	r0, #0
    2862:	d1fb      	bne.n	285c <rtc_count_enable+0x20>
		/* Wait for synchronization */
	}
}
    2864:	bd70      	pop	{r4, r5, r6, pc}
    2866:	46c0      	nop			; (mov r8, r8)
    2868:	e000e100 	.word	0xe000e100
    286c:	00002831 	.word	0x00002831

00002870 <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
    2870:	b570      	push	{r4, r5, r6, lr}
    2872:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    2874:	6806      	ldr	r6, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2876:	2104      	movs	r1, #4
    2878:	2380      	movs	r3, #128	; 0x80
    287a:	4a0a      	ldr	r2, [pc, #40]	; (28a4 <rtc_count_disable+0x34>)
    287c:	50d1      	str	r1, [r2, r3]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
    287e:	4d0a      	ldr	r5, [pc, #40]	; (28a8 <rtc_count_disable+0x38>)
    2880:	0020      	movs	r0, r4
    2882:	47a8      	blx	r5
    2884:	2800      	cmp	r0, #0
    2886:	d1fb      	bne.n	2880 <rtc_count_disable+0x10>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTENCLR_MASK;
    2888:	4b08      	ldr	r3, [pc, #32]	; (28ac <rtc_count_disable+0x3c>)
    288a:	8133      	strh	r3, [r6, #8]
	/* Clear interrupt flag */
	rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_MASK;
    288c:	81b3      	strh	r3, [r6, #12]

	/* Disable RTC module. */
	rtc_module->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
    288e:	8833      	ldrh	r3, [r6, #0]
    2890:	2202      	movs	r2, #2
    2892:	4393      	bics	r3, r2
    2894:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
    2896:	4d04      	ldr	r5, [pc, #16]	; (28a8 <rtc_count_disable+0x38>)
    2898:	0020      	movs	r0, r4
    289a:	47a8      	blx	r5
    289c:	2800      	cmp	r0, #0
    289e:	d1fb      	bne.n	2898 <rtc_count_disable+0x28>
		/* Wait for synchronization */
	}
}
    28a0:	bd70      	pop	{r4, r5, r6, pc}
    28a2:	46c0      	nop			; (mov r8, r8)
    28a4:	e000e100 	.word	0xe000e100
    28a8:	00002831 	.word	0x00002831
    28ac:	ffff81ff 	.word	0xffff81ff

000028b0 <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
    28b0:	b570      	push	{r4, r5, r6, lr}
    28b2:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    28b4:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
    28b6:	4b0a      	ldr	r3, [pc, #40]	; (28e0 <rtc_count_reset+0x30>)
    28b8:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
    28ba:	2300      	movs	r3, #0
    28bc:	86a3      	strh	r3, [r4, #52]	; 0x34
	module->enabled_callback    = 0;
    28be:	86e3      	strh	r3, [r4, #54]	; 0x36
#endif

	while (rtc_count_is_syncing(module)) {
    28c0:	4d08      	ldr	r5, [pc, #32]	; (28e4 <rtc_count_reset+0x34>)
    28c2:	0020      	movs	r0, r4
    28c4:	47a8      	blx	r5
    28c6:	2800      	cmp	r0, #0
    28c8:	d1fb      	bne.n	28c2 <rtc_count_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_SWRST;
    28ca:	8833      	ldrh	r3, [r6, #0]
    28cc:	2201      	movs	r2, #1
    28ce:	4313      	orrs	r3, r2
    28d0:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
    28d2:	4d04      	ldr	r5, [pc, #16]	; (28e4 <rtc_count_reset+0x34>)
    28d4:	0020      	movs	r0, r4
    28d6:	47a8      	blx	r5
    28d8:	2800      	cmp	r0, #0
    28da:	d1fb      	bne.n	28d4 <rtc_count_reset+0x24>
		/* Wait for synchronization */
	}
}
    28dc:	bd70      	pop	{r4, r5, r6, pc}
    28de:	46c0      	nop			; (mov r8, r8)
    28e0:	00002871 	.word	0x00002871
    28e4:	00002831 	.word	0x00002831

000028e8 <rtc_count_set_count>:
 * \retval STATUS_ERR_INVALID_ARG  If invalid argument(s) were provided
 */
enum status_code rtc_count_set_count(
		struct rtc_module *const module,
		const uint32_t count_value)
{
    28e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    28ea:	0004      	movs	r4, r0
    28ec:	000e      	movs	r6, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    28ee:	6807      	ldr	r7, [r0, #0]

	while (rtc_count_is_syncing(module)) {
    28f0:	4d0c      	ldr	r5, [pc, #48]	; (2924 <rtc_count_set_count+0x3c>)
    28f2:	0020      	movs	r0, r4
    28f4:	47a8      	blx	r5
    28f6:	2800      	cmp	r0, #0
    28f8:	d1fb      	bne.n	28f2 <rtc_count_set_count+0xa>
		/* Wait for synchronization */
	}

	/* Set count according to mode */
	switch(module->mode){
    28fa:	7923      	ldrb	r3, [r4, #4]
    28fc:	2b00      	cmp	r3, #0
    28fe:	d009      	beq.n	2914 <rtc_count_set_count+0x2c>

			break;

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    2900:	2017      	movs	r0, #23
	switch(module->mode){
    2902:	2b01      	cmp	r3, #1
    2904:	d105      	bne.n	2912 <rtc_count_set_count+0x2a>
			rtc_module->MODE0.COUNT.reg = count_value;
    2906:	61be      	str	r6, [r7, #24]
	}

	while (rtc_count_is_syncing(module)) {
    2908:	4d06      	ldr	r5, [pc, #24]	; (2924 <rtc_count_set_count+0x3c>)
    290a:	0020      	movs	r0, r4
    290c:	47a8      	blx	r5
    290e:	2800      	cmp	r0, #0
    2910:	d1fb      	bne.n	290a <rtc_count_set_count+0x22>
		/* Wait for synchronization */
	}
	return STATUS_OK;
}
    2912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(count_value > 0xffff){
    2914:	4b04      	ldr	r3, [pc, #16]	; (2928 <rtc_count_set_count+0x40>)
				return STATUS_ERR_INVALID_ARG;
    2916:	2017      	movs	r0, #23
			if(count_value > 0xffff){
    2918:	429e      	cmp	r6, r3
    291a:	d8fa      	bhi.n	2912 <rtc_count_set_count+0x2a>
			rtc_module->MODE1.COUNT.reg = (uint32_t)count_value;
    291c:	b2b6      	uxth	r6, r6
    291e:	833e      	strh	r6, [r7, #24]
			break;
    2920:	e7f2      	b.n	2908 <rtc_count_set_count+0x20>
    2922:	46c0      	nop			; (mov r8, r8)
    2924:	00002831 	.word	0x00002831
    2928:	0000ffff 	.word	0x0000ffff

0000292c <rtc_count_get_count>:
 * Returns the current count value.
 *
 * \return The current counter value as a 32-bit unsigned integer.
 */
uint32_t rtc_count_get_count(struct rtc_module *const module)
{
    292c:	b570      	push	{r4, r5, r6, lr}
    292e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    2930:	6806      	ldr	r6, [r0, #0]

	/* Initialize return value. */
	uint32_t ret_val;

	while (rtc_count_is_syncing(module)) {
    2932:	4d08      	ldr	r5, [pc, #32]	; (2954 <rtc_count_get_count+0x28>)
    2934:	0020      	movs	r0, r4
    2936:	47a8      	blx	r5
    2938:	2800      	cmp	r0, #0
    293a:	d1fb      	bne.n	2934 <rtc_count_get_count+0x8>
		/* Wait for synchronization */
	}

	/* Read value based on mode. */
	switch (module->mode) {
    293c:	7923      	ldrb	r3, [r4, #4]
    293e:	2b00      	cmp	r3, #0
    2940:	d004      	beq.n	294c <rtc_count_get_count+0x20>
			break;

		default:
			Assert(false);
			/* Counter not initialized. Assume counter value 0.*/
			ret_val = 0;
    2942:	2000      	movs	r0, #0
	switch (module->mode) {
    2944:	2b01      	cmp	r3, #1
    2946:	d100      	bne.n	294a <rtc_count_get_count+0x1e>
			ret_val = rtc_module->MODE0.COUNT.reg;
    2948:	69b0      	ldr	r0, [r6, #24]
			break;
	}

	return ret_val;
}
    294a:	bd70      	pop	{r4, r5, r6, pc}
			ret_val = (uint32_t)rtc_module->MODE1.COUNT.reg;
    294c:	8b30      	ldrh	r0, [r6, #24]
    294e:	b280      	uxth	r0, r0
			break;
    2950:	e7fb      	b.n	294a <rtc_count_get_count+0x1e>
    2952:	46c0      	nop			; (mov r8, r8)
    2954:	00002831 	.word	0x00002831

00002958 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
    2958:	b5f0      	push	{r4, r5, r6, r7, lr}
    295a:	b083      	sub	sp, #12
    295c:	0004      	movs	r4, r0
    295e:	9101      	str	r1, [sp, #4]
    2960:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    2962:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
    2964:	4f13      	ldr	r7, [pc, #76]	; (29b4 <rtc_count_set_compare+0x5c>)
    2966:	0020      	movs	r0, r4
    2968:	47b8      	blx	r7
    296a:	2800      	cmp	r0, #0
    296c:	d1fb      	bne.n	2966 <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
    296e:	7923      	ldrb	r3, [r4, #4]
    2970:	2b00      	cmp	r3, #0
    2972:	d00e      	beq.n	2992 <rtc_count_set_compare+0x3a>
    2974:	2b01      	cmp	r3, #1
    2976:	d119      	bne.n	29ac <rtc_count_set_compare+0x54>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_COMP32_NUM) {
				return STATUS_ERR_INVALID_ARG;
    2978:	3017      	adds	r0, #23
			if ((uint32_t)comp_index > RTC_COMP32_NUM) {
    297a:	2d01      	cmp	r5, #1
    297c:	d817      	bhi.n	29ae <rtc_count_set_compare+0x56>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
    297e:	3508      	adds	r5, #8
    2980:	00ad      	lsls	r5, r5, #2
    2982:	9b01      	ldr	r3, [sp, #4]
    2984:	51ab      	str	r3, [r5, r6]
		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	while (rtc_count_is_syncing(module)) {
    2986:	4d0b      	ldr	r5, [pc, #44]	; (29b4 <rtc_count_set_compare+0x5c>)
    2988:	0020      	movs	r0, r4
    298a:	47a8      	blx	r5
    298c:	2800      	cmp	r0, #0
    298e:	d1fb      	bne.n	2988 <rtc_count_set_compare+0x30>
    2990:	e00d      	b.n	29ae <rtc_count_set_compare+0x56>
				return STATUS_ERR_INVALID_ARG;
    2992:	2017      	movs	r0, #23
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
    2994:	2d02      	cmp	r5, #2
    2996:	d80a      	bhi.n	29ae <rtc_count_set_compare+0x56>
			if (comp_value > 0xffff) {
    2998:	4b07      	ldr	r3, [pc, #28]	; (29b8 <rtc_count_set_compare+0x60>)
    299a:	9a01      	ldr	r2, [sp, #4]
    299c:	429a      	cmp	r2, r3
    299e:	d806      	bhi.n	29ae <rtc_count_set_compare+0x56>
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
    29a0:	466b      	mov	r3, sp
    29a2:	889b      	ldrh	r3, [r3, #4]
    29a4:	3510      	adds	r5, #16
    29a6:	006d      	lsls	r5, r5, #1
    29a8:	53ab      	strh	r3, [r5, r6]
			break;
    29aa:	e7ec      	b.n	2986 <rtc_count_set_compare+0x2e>
			return STATUS_ERR_BAD_FORMAT;
    29ac:	201a      	movs	r0, #26
		/* Wait for synchronization */
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
}
    29ae:	b003      	add	sp, #12
    29b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    29b2:	46c0      	nop			; (mov r8, r8)
    29b4:	00002831 	.word	0x00002831
    29b8:	0000ffff 	.word	0x0000ffff

000029bc <rtc_count_init>:
{
    29bc:	b570      	push	{r4, r5, r6, lr}
    29be:	0004      	movs	r4, r0
    29c0:	0015      	movs	r5, r2
	module->hw = hw;
    29c2:	6001      	str	r1, [r0, #0]
			MCLK->APBAMASK.reg |= mask;
    29c4:	4a1f      	ldr	r2, [pc, #124]	; (2a44 <rtc_count_init+0x88>)
    29c6:	6951      	ldr	r1, [r2, #20]
    29c8:	2380      	movs	r3, #128	; 0x80
    29ca:	005b      	lsls	r3, r3, #1
    29cc:	430b      	orrs	r3, r1
    29ce:	6153      	str	r3, [r2, #20]
	OSC32KCTRL->RTCCTRL.reg = RTC_CLOCK_SOURCE;
    29d0:	2205      	movs	r2, #5
    29d2:	4b1d      	ldr	r3, [pc, #116]	; (2a48 <rtc_count_init+0x8c>)
    29d4:	611a      	str	r2, [r3, #16]
	rtc_count_reset(module);
    29d6:	4b1d      	ldr	r3, [pc, #116]	; (2a4c <rtc_count_init+0x90>)
    29d8:	4798      	blx	r3
	module->mode                = config->mode;
    29da:	78ab      	ldrb	r3, [r5, #2]
    29dc:	7123      	strb	r3, [r4, #4]
	_rtc_instance[0] = module;
    29de:	4b1c      	ldr	r3, [pc, #112]	; (2a50 <rtc_count_init+0x94>)
    29e0:	601c      	str	r4, [r3, #0]
	Rtc *const rtc_module = module->hw;
    29e2:	6822      	ldr	r2, [r4, #0]
				    | (config->enable_read_sync << RTC_MODE0_CTRLA_COUNTSYNC_Pos)
    29e4:	792b      	ldrb	r3, [r5, #4]
    29e6:	03db      	lsls	r3, r3, #15
				    | config->prescaler;
    29e8:	8829      	ldrh	r1, [r5, #0]
    29ea:	430b      	orrs	r3, r1
    29ec:	b29b      	uxth	r3, r3
	rtc_module->MODE0.CTRLA.reg = RTC_MODE0_CTRLA_MODE(0)
    29ee:	8013      	strh	r3, [r2, #0]
	switch (config->mode) {
    29f0:	78ab      	ldrb	r3, [r5, #2]
    29f2:	2b00      	cmp	r3, #0
    29f4:	d013      	beq.n	2a1e <rtc_count_init+0x62>
			return STATUS_ERR_INVALID_ARG;
    29f6:	2017      	movs	r0, #23
	switch (config->mode) {
    29f8:	2b01      	cmp	r3, #1
    29fa:	d10f      	bne.n	2a1c <rtc_count_init+0x60>
			rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_MODE(0);
    29fc:	8813      	ldrh	r3, [r2, #0]
    29fe:	b29b      	uxth	r3, r3
    2a00:	8013      	strh	r3, [r2, #0]
			if (config->clear_on_match) {
    2a02:	78eb      	ldrb	r3, [r5, #3]
    2a04:	2b00      	cmp	r3, #0
    2a06:	d003      	beq.n	2a10 <rtc_count_init+0x54>
				rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_MATCHCLR;
    2a08:	8813      	ldrh	r3, [r2, #0]
    2a0a:	2180      	movs	r1, #128	; 0x80
    2a0c:	430b      	orrs	r3, r1
    2a0e:	8013      	strh	r3, [r2, #0]
				rtc_count_set_compare(module, config->compare_values[i],
    2a10:	68a9      	ldr	r1, [r5, #8]
    2a12:	2200      	movs	r2, #0
    2a14:	0020      	movs	r0, r4
    2a16:	4b0f      	ldr	r3, [pc, #60]	; (2a54 <rtc_count_init+0x98>)
    2a18:	4798      	blx	r3
	return STATUS_OK;
    2a1a:	2000      	movs	r0, #0
}
    2a1c:	bd70      	pop	{r4, r5, r6, pc}
			rtc_module->MODE1.CTRLA.reg |= RTC_MODE1_CTRLA_MODE(1);
    2a1e:	8813      	ldrh	r3, [r2, #0]
    2a20:	2104      	movs	r1, #4
    2a22:	430b      	orrs	r3, r1
    2a24:	8013      	strh	r3, [r2, #0]
			if (config->clear_on_match) {
    2a26:	78eb      	ldrb	r3, [r5, #3]
				return STATUS_ERR_INVALID_ARG;
    2a28:	2017      	movs	r0, #23
			if (config->clear_on_match) {
    2a2a:	2b00      	cmp	r3, #0
    2a2c:	d1f6      	bne.n	2a1c <rtc_count_init+0x60>
				rtc_count_set_compare(module, config->compare_values[i],
    2a2e:	2200      	movs	r2, #0
    2a30:	68a9      	ldr	r1, [r5, #8]
    2a32:	0020      	movs	r0, r4
    2a34:	4e07      	ldr	r6, [pc, #28]	; (2a54 <rtc_count_init+0x98>)
    2a36:	47b0      	blx	r6
    2a38:	68e9      	ldr	r1, [r5, #12]
    2a3a:	2201      	movs	r2, #1
    2a3c:	0020      	movs	r0, r4
    2a3e:	47b0      	blx	r6
	return STATUS_OK;
    2a40:	2000      	movs	r0, #0
    2a42:	e7eb      	b.n	2a1c <rtc_count_init+0x60>
    2a44:	40000400 	.word	0x40000400
    2a48:	40001000 	.word	0x40001000
    2a4c:	000028b1 	.word	0x000028b1
    2a50:	2000116c 	.word	0x2000116c
    2a54:	00002959 	.word	0x00002959

00002a58 <rtc_count_register_callback>:
{

	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW
    2a58:	2a0a      	cmp	r2, #10
    2a5a:	d009      	beq.n	2a70 <rtc_count_register_callback+0x18>
#ifdef FEATURE_RTC_TAMPER_DETECTION
		|| callback_type == RTC_COUNT_CALLBACK_TAMPER
#endif
		|| (callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
    2a5c:	2a07      	cmp	r2, #7
    2a5e:	d907      	bls.n	2a70 <rtc_count_register_callback+0x18>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7)) {
		status = STATUS_OK;
	} else {
		/* Make sure callback type can be registered */
		switch (module->mode) {
    2a60:	7903      	ldrb	r3, [r0, #4]
    2a62:	2b00      	cmp	r3, #0
    2a64:	d010      	beq.n	2a88 <rtc_count_register_callback+0x30>
    2a66:	2b01      	cmp	r3, #1
    2a68:	d112      	bne.n	2a90 <rtc_count_register_callback+0x38>
    2a6a:	3316      	adds	r3, #22
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity for 32-bit mode. */
			if (callback_type > (RTC_COMP32_NUM + RTC_PER_NUM)) {
    2a6c:	2a09      	cmp	r2, #9
    2a6e:	d809      	bhi.n	2a84 <rtc_count_register_callback+0x2c>
		}
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
    2a70:	1c93      	adds	r3, r2, #2
    2a72:	009b      	lsls	r3, r3, #2
    2a74:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
    2a76:	8e83      	ldrh	r3, [r0, #52]	; 0x34
    2a78:	2101      	movs	r1, #1
    2a7a:	4091      	lsls	r1, r2
    2a7c:	430b      	orrs	r3, r1
    2a7e:	b29b      	uxth	r3, r3
    2a80:	8683      	strh	r3, [r0, #52]	; 0x34
    2a82:	2300      	movs	r3, #0
	}

	return status;
}
    2a84:	0018      	movs	r0, r3
    2a86:	4770      	bx	lr
    2a88:	2317      	movs	r3, #23
			if (callback_type > (RTC_NUM_OF_COMP16 + RTC_PER_NUM)) {
    2a8a:	2a0a      	cmp	r2, #10
    2a8c:	d8fa      	bhi.n	2a84 <rtc_count_register_callback+0x2c>
    2a8e:	e7ef      	b.n	2a70 <rtc_count_register_callback+0x18>
			status = STATUS_ERR_INVALID_ARG;
    2a90:	2317      	movs	r3, #23
    2a92:	e7f7      	b.n	2a84 <rtc_count_register_callback+0x2c>

00002a94 <rtc_count_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_count_enable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
    2a94:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    2a96:	6802      	ldr	r2, [r0, #0]

	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
    2a98:	290a      	cmp	r1, #10
    2a9a:	d011      	beq.n	2ac0 <rtc_count_enable_callback+0x2c>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
#ifdef FEATURE_RTC_TAMPER_DETECTION
	} else if (callback_type == RTC_COUNT_CALLBACK_TAMPER) {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_TAMPER;
#endif
	} else if (callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
    2a9c:	2907      	cmp	r1, #7
    2a9e:	d912      	bls.n	2ac6 <rtc_count_enable_callback+0x32>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7) {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);
	}else {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_CMP(1 << (callback_type - RTC_PER_NUM));
    2aa0:	2380      	movs	r3, #128	; 0x80
    2aa2:	005b      	lsls	r3, r3, #1
    2aa4:	000c      	movs	r4, r1
    2aa6:	3c08      	subs	r4, #8
    2aa8:	40a3      	lsls	r3, r4
    2aaa:	24c0      	movs	r4, #192	; 0xc0
    2aac:	00a4      	lsls	r4, r4, #2
    2aae:	4023      	ands	r3, r4
    2ab0:	8153      	strh	r3, [r2, #10]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
    2ab2:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
    2ab4:	2201      	movs	r2, #1
    2ab6:	408a      	lsls	r2, r1
    2ab8:	4313      	orrs	r3, r2
    2aba:	b29b      	uxth	r3, r3
    2abc:	86c3      	strh	r3, [r0, #54]	; 0x36
}
    2abe:	bd10      	pop	{r4, pc}
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
    2ac0:	4b04      	ldr	r3, [pc, #16]	; (2ad4 <rtc_count_enable_callback+0x40>)
    2ac2:	8153      	strh	r3, [r2, #10]
    2ac4:	e7f5      	b.n	2ab2 <rtc_count_enable_callback+0x1e>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);
    2ac6:	2401      	movs	r4, #1
    2ac8:	408c      	lsls	r4, r1
    2aca:	23ff      	movs	r3, #255	; 0xff
    2acc:	4023      	ands	r3, r4
    2ace:	8153      	strh	r3, [r2, #10]
    2ad0:	e7ef      	b.n	2ab2 <rtc_count_enable_callback+0x1e>
    2ad2:	46c0      	nop			; (mov r8, r8)
    2ad4:	ffff8000 	.word	0xffff8000

00002ad8 <rtc_count_disable_callback>:
 * \param[in]     callback_type Callback type to disable
 */
void rtc_count_disable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
    2ad8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    2ada:	6802      	ldr	r2, [r0, #0]

	/* Disable interrupt */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
    2adc:	290a      	cmp	r1, #10
    2ade:	d010      	beq.n	2b02 <rtc_count_disable_callback+0x2a>
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_OVF;
#ifdef FEATURE_RTC_TAMPER_DETECTION
	} else if (callback_type == RTC_COUNT_CALLBACK_TAMPER) {
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_TAMPER;
#endif
	} else if(callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
    2ae0:	2907      	cmp	r1, #7
    2ae2:	d911      	bls.n	2b08 <rtc_count_disable_callback+0x30>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7){
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);;
	}else {
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_CMP(1 << (callback_type - RTC_PER_NUM));
    2ae4:	2380      	movs	r3, #128	; 0x80
    2ae6:	005b      	lsls	r3, r3, #1
    2ae8:	000c      	movs	r4, r1
    2aea:	3c08      	subs	r4, #8
    2aec:	40a3      	lsls	r3, r4
    2aee:	24c0      	movs	r4, #192	; 0xc0
    2af0:	00a4      	lsls	r4, r4, #2
    2af2:	4023      	ands	r3, r4
    2af4:	8113      	strh	r3, [r2, #8]
	}

	/* Mark callback as disabled. */
	module->enabled_callback &= ~(1 << callback_type);
    2af6:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
    2af8:	2201      	movs	r2, #1
    2afa:	408a      	lsls	r2, r1
    2afc:	4393      	bics	r3, r2
    2afe:	86c3      	strh	r3, [r0, #54]	; 0x36
}
    2b00:	bd10      	pop	{r4, pc}
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_OVF;
    2b02:	4b04      	ldr	r3, [pc, #16]	; (2b14 <rtc_count_disable_callback+0x3c>)
    2b04:	8113      	strh	r3, [r2, #8]
    2b06:	e7f6      	b.n	2af6 <rtc_count_disable_callback+0x1e>
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);;
    2b08:	2401      	movs	r4, #1
    2b0a:	408c      	lsls	r4, r1
    2b0c:	23ff      	movs	r3, #255	; 0xff
    2b0e:	4023      	ands	r3, r4
    2b10:	8113      	strh	r3, [r2, #8]
    2b12:	e7f0      	b.n	2af6 <rtc_count_disable_callback+0x1e>
    2b14:	ffff8000 	.word	0xffff8000

00002b18 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    2b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2b1a:	46de      	mov	lr, fp
    2b1c:	4657      	mov	r7, sl
    2b1e:	464e      	mov	r6, r9
    2b20:	4645      	mov	r5, r8
    2b22:	b5e0      	push	{r5, r6, r7, lr}
	struct rtc_module *module = _rtc_instance[instance_index];
    2b24:	4b2b      	ldr	r3, [pc, #172]	; (2bd4 <RTC_Handler+0xbc>)
    2b26:	681b      	ldr	r3, [r3, #0]
    2b28:	469a      	mov	sl, r3
	Rtc *const rtc_module = module->hw;
    2b2a:	681e      	ldr	r6, [r3, #0]
	uint16_t callback_mask = module->enabled_callback;
    2b2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
	callback_mask &= module->registered_callback;
    2b2e:	4652      	mov	r2, sl
    2b30:	8e92      	ldrh	r2, [r2, #52]	; 0x34
    2b32:	401a      	ands	r2, r3
    2b34:	4690      	mov	r8, r2
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
    2b36:	89b2      	ldrh	r2, [r6, #12]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
    2b38:	8973      	ldrh	r3, [r6, #10]
    2b3a:	4013      	ands	r3, r2
	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
    2b3c:	b21a      	sxth	r2, r3
    2b3e:	2a00      	cmp	r2, #0
    2b40:	db08      	blt.n	2b54 <RTC_Handler+0x3c>
    2b42:	27ff      	movs	r7, #255	; 0xff
    2b44:	401f      	ands	r7, r3
	} else if (interrupt_status & RTC_MODE1_INTFLAG_PER(0xff)) {
    2b46:	d02a      	beq.n	2b9e <RTC_Handler+0x86>
    2b48:	2400      	movs	r4, #0
			if ((interrupt_status & RTC_MODE1_INTFLAG_PER(1 << i))
    2b4a:	2301      	movs	r3, #1
    2b4c:	4699      	mov	r9, r3
			rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_PER(1<<i);
    2b4e:	33fe      	adds	r3, #254	; 0xfe
    2b50:	469b      	mov	fp, r3
    2b52:	e014      	b.n	2b7e <RTC_Handler+0x66>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
    2b54:	4643      	mov	r3, r8
    2b56:	055b      	lsls	r3, r3, #21
    2b58:	d407      	bmi.n	2b6a <RTC_Handler+0x52>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
    2b5a:	4b1f      	ldr	r3, [pc, #124]	; (2bd8 <RTC_Handler+0xc0>)
    2b5c:	81b3      	strh	r3, [r6, #12]
	_rtc_interrupt_handler(0);
}
    2b5e:	bc3c      	pop	{r2, r3, r4, r5}
    2b60:	4690      	mov	r8, r2
    2b62:	4699      	mov	r9, r3
    2b64:	46a2      	mov	sl, r4
    2b66:	46ab      	mov	fp, r5
    2b68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
    2b6a:	4653      	mov	r3, sl
    2b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2b6e:	4798      	blx	r3
    2b70:	e7f3      	b.n	2b5a <RTC_Handler+0x42>
			rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_PER(1<<i);
    2b72:	465b      	mov	r3, fp
    2b74:	401d      	ands	r5, r3
    2b76:	81b5      	strh	r5, [r6, #12]
    2b78:	3401      	adds	r4, #1
		for ( i = 0;i < RTC_PER_NUM;i++) {
    2b7a:	2c08      	cmp	r4, #8
    2b7c:	d0ef      	beq.n	2b5e <RTC_Handler+0x46>
			if ((interrupt_status & RTC_MODE1_INTFLAG_PER(1 << i))
    2b7e:	0023      	movs	r3, r4
    2b80:	464d      	mov	r5, r9
    2b82:	40a5      	lsls	r5, r4
    2b84:	422f      	tst	r7, r5
    2b86:	d0f4      	beq.n	2b72 <RTC_Handler+0x5a>
			  && (callback_mask & (1 << i))) {
    2b88:	4642      	mov	r2, r8
    2b8a:	4122      	asrs	r2, r4
    2b8c:	4649      	mov	r1, r9
    2b8e:	4211      	tst	r1, r2
    2b90:	d0ef      	beq.n	2b72 <RTC_Handler+0x5a>
				module->callbacks[i]();
    2b92:	3302      	adds	r3, #2
    2b94:	009b      	lsls	r3, r3, #2
    2b96:	4652      	mov	r2, sl
    2b98:	589b      	ldr	r3, [r3, r2]
    2b9a:	4798      	blx	r3
    2b9c:	e7e9      	b.n	2b72 <RTC_Handler+0x5a>
	}else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
    2b9e:	05da      	lsls	r2, r3, #23
    2ba0:	d50a      	bpl.n	2bb8 <RTC_Handler+0xa0>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
    2ba2:	4643      	mov	r3, r8
    2ba4:	05db      	lsls	r3, r3, #23
    2ba6:	d403      	bmi.n	2bb0 <RTC_Handler+0x98>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
    2ba8:	2380      	movs	r3, #128	; 0x80
    2baa:	005b      	lsls	r3, r3, #1
    2bac:	81b3      	strh	r3, [r6, #12]
    2bae:	e7d6      	b.n	2b5e <RTC_Handler+0x46>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
    2bb0:	4653      	mov	r3, sl
    2bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2bb4:	4798      	blx	r3
    2bb6:	e7f7      	b.n	2ba8 <RTC_Handler+0x90>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
    2bb8:	059b      	lsls	r3, r3, #22
    2bba:	d5d0      	bpl.n	2b5e <RTC_Handler+0x46>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
    2bbc:	4643      	mov	r3, r8
    2bbe:	059b      	lsls	r3, r3, #22
    2bc0:	d403      	bmi.n	2bca <RTC_Handler+0xb2>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
    2bc2:	2380      	movs	r3, #128	; 0x80
    2bc4:	009b      	lsls	r3, r3, #2
    2bc6:	81b3      	strh	r3, [r6, #12]
}
    2bc8:	e7c9      	b.n	2b5e <RTC_Handler+0x46>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
    2bca:	4653      	mov	r3, sl
    2bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2bce:	4798      	blx	r3
    2bd0:	e7f7      	b.n	2bc2 <RTC_Handler+0xaa>
    2bd2:	46c0      	nop			; (mov r8, r8)
    2bd4:	2000116c 	.word	0x2000116c
    2bd8:	ffff8000 	.word	0xffff8000

00002bdc <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    2bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2bde:	46de      	mov	lr, fp
    2be0:	4657      	mov	r7, sl
    2be2:	464e      	mov	r6, r9
    2be4:	4645      	mov	r5, r8
    2be6:	b5e0      	push	{r5, r6, r7, lr}
    2be8:	b087      	sub	sp, #28
    2bea:	4680      	mov	r8, r0
    2bec:	9104      	str	r1, [sp, #16]
    2bee:	0016      	movs	r6, r2
    2bf0:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    2bf2:	2200      	movs	r2, #0
    2bf4:	2300      	movs	r3, #0
    2bf6:	2100      	movs	r1, #0
    2bf8:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    2bfa:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    2bfc:	2001      	movs	r0, #1
    2bfe:	0021      	movs	r1, r4
    2c00:	9600      	str	r6, [sp, #0]
    2c02:	9701      	str	r7, [sp, #4]
    2c04:	465c      	mov	r4, fp
    2c06:	9403      	str	r4, [sp, #12]
    2c08:	4644      	mov	r4, r8
    2c0a:	9405      	str	r4, [sp, #20]
    2c0c:	e013      	b.n	2c36 <long_division+0x5a>
    2c0e:	2420      	movs	r4, #32
    2c10:	1a64      	subs	r4, r4, r1
    2c12:	0005      	movs	r5, r0
    2c14:	40e5      	lsrs	r5, r4
    2c16:	46a8      	mov	r8, r5
    2c18:	e014      	b.n	2c44 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    2c1a:	9c00      	ldr	r4, [sp, #0]
    2c1c:	9d01      	ldr	r5, [sp, #4]
    2c1e:	1b12      	subs	r2, r2, r4
    2c20:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    2c22:	465c      	mov	r4, fp
    2c24:	464d      	mov	r5, r9
    2c26:	432c      	orrs	r4, r5
    2c28:	46a3      	mov	fp, r4
    2c2a:	9c03      	ldr	r4, [sp, #12]
    2c2c:	4645      	mov	r5, r8
    2c2e:	432c      	orrs	r4, r5
    2c30:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    2c32:	3901      	subs	r1, #1
    2c34:	d325      	bcc.n	2c82 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    2c36:	2420      	movs	r4, #32
    2c38:	4264      	negs	r4, r4
    2c3a:	190c      	adds	r4, r1, r4
    2c3c:	d4e7      	bmi.n	2c0e <long_division+0x32>
    2c3e:	0005      	movs	r5, r0
    2c40:	40a5      	lsls	r5, r4
    2c42:	46a8      	mov	r8, r5
    2c44:	0004      	movs	r4, r0
    2c46:	408c      	lsls	r4, r1
    2c48:	46a1      	mov	r9, r4
		r = r << 1;
    2c4a:	1892      	adds	r2, r2, r2
    2c4c:	415b      	adcs	r3, r3
    2c4e:	0014      	movs	r4, r2
    2c50:	001d      	movs	r5, r3
		if (n & bit_shift) {
    2c52:	9e05      	ldr	r6, [sp, #20]
    2c54:	464f      	mov	r7, r9
    2c56:	403e      	ands	r6, r7
    2c58:	46b4      	mov	ip, r6
    2c5a:	9e04      	ldr	r6, [sp, #16]
    2c5c:	4647      	mov	r7, r8
    2c5e:	403e      	ands	r6, r7
    2c60:	46b2      	mov	sl, r6
    2c62:	4666      	mov	r6, ip
    2c64:	4657      	mov	r7, sl
    2c66:	433e      	orrs	r6, r7
    2c68:	d003      	beq.n	2c72 <long_division+0x96>
			r |= 0x01;
    2c6a:	0006      	movs	r6, r0
    2c6c:	4326      	orrs	r6, r4
    2c6e:	0032      	movs	r2, r6
    2c70:	002b      	movs	r3, r5
		if (r >= d) {
    2c72:	9c00      	ldr	r4, [sp, #0]
    2c74:	9d01      	ldr	r5, [sp, #4]
    2c76:	429d      	cmp	r5, r3
    2c78:	d8db      	bhi.n	2c32 <long_division+0x56>
    2c7a:	d1ce      	bne.n	2c1a <long_division+0x3e>
    2c7c:	4294      	cmp	r4, r2
    2c7e:	d8d8      	bhi.n	2c32 <long_division+0x56>
    2c80:	e7cb      	b.n	2c1a <long_division+0x3e>
    2c82:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    2c84:	4658      	mov	r0, fp
    2c86:	0019      	movs	r1, r3
    2c88:	b007      	add	sp, #28
    2c8a:	bc3c      	pop	{r2, r3, r4, r5}
    2c8c:	4690      	mov	r8, r2
    2c8e:	4699      	mov	r9, r3
    2c90:	46a2      	mov	sl, r4
    2c92:	46ab      	mov	fp, r5
    2c94:	bdf0      	pop	{r4, r5, r6, r7, pc}

00002c96 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    2c96:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    2c98:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2c9a:	2340      	movs	r3, #64	; 0x40
    2c9c:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    2c9e:	4281      	cmp	r1, r0
    2ca0:	d202      	bcs.n	2ca8 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    2ca2:	0018      	movs	r0, r3
    2ca4:	bd10      	pop	{r4, pc}
		baud_calculated++;
    2ca6:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    2ca8:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    2caa:	1c63      	adds	r3, r4, #1
    2cac:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    2cae:	4288      	cmp	r0, r1
    2cb0:	d9f9      	bls.n	2ca6 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2cb2:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    2cb4:	2cff      	cmp	r4, #255	; 0xff
    2cb6:	d8f4      	bhi.n	2ca2 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    2cb8:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    2cba:	2300      	movs	r3, #0
    2cbc:	e7f1      	b.n	2ca2 <_sercom_get_sync_baud_val+0xc>
	...

00002cc0 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    2cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2cc2:	b083      	sub	sp, #12
    2cc4:	000f      	movs	r7, r1
    2cc6:	0016      	movs	r6, r2
    2cc8:	aa08      	add	r2, sp, #32
    2cca:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    2ccc:	0004      	movs	r4, r0
    2cce:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2cd0:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    2cd2:	42bc      	cmp	r4, r7
    2cd4:	d902      	bls.n	2cdc <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    2cd6:	0010      	movs	r0, r2
    2cd8:	b003      	add	sp, #12
    2cda:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    2cdc:	2b00      	cmp	r3, #0
    2cde:	d114      	bne.n	2d0a <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    2ce0:	0002      	movs	r2, r0
    2ce2:	0008      	movs	r0, r1
    2ce4:	2100      	movs	r1, #0
    2ce6:	4c19      	ldr	r4, [pc, #100]	; (2d4c <_sercom_get_async_baud_val+0x8c>)
    2ce8:	47a0      	blx	r4
    2cea:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    2cec:	003a      	movs	r2, r7
    2cee:	2300      	movs	r3, #0
    2cf0:	2000      	movs	r0, #0
    2cf2:	4c17      	ldr	r4, [pc, #92]	; (2d50 <_sercom_get_async_baud_val+0x90>)
    2cf4:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    2cf6:	2200      	movs	r2, #0
    2cf8:	2301      	movs	r3, #1
    2cfa:	1a12      	subs	r2, r2, r0
    2cfc:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    2cfe:	0c12      	lsrs	r2, r2, #16
    2d00:	041b      	lsls	r3, r3, #16
    2d02:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    2d04:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    2d06:	2200      	movs	r2, #0
    2d08:	e7e5      	b.n	2cd6 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    2d0a:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    2d0c:	2b01      	cmp	r3, #1
    2d0e:	d1f9      	bne.n	2d04 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    2d10:	000a      	movs	r2, r1
    2d12:	2300      	movs	r3, #0
    2d14:	2100      	movs	r1, #0
    2d16:	4c0d      	ldr	r4, [pc, #52]	; (2d4c <_sercom_get_async_baud_val+0x8c>)
    2d18:	47a0      	blx	r4
    2d1a:	0002      	movs	r2, r0
    2d1c:	000b      	movs	r3, r1
    2d1e:	9200      	str	r2, [sp, #0]
    2d20:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    2d22:	0038      	movs	r0, r7
    2d24:	2100      	movs	r1, #0
    2d26:	4c0a      	ldr	r4, [pc, #40]	; (2d50 <_sercom_get_async_baud_val+0x90>)
    2d28:	47a0      	blx	r4
    2d2a:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    2d2c:	2380      	movs	r3, #128	; 0x80
    2d2e:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2d30:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    2d32:	4298      	cmp	r0, r3
    2d34:	d8cf      	bhi.n	2cd6 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    2d36:	0f79      	lsrs	r1, r7, #29
    2d38:	00f8      	lsls	r0, r7, #3
    2d3a:	9a00      	ldr	r2, [sp, #0]
    2d3c:	9b01      	ldr	r3, [sp, #4]
    2d3e:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    2d40:	00ea      	lsls	r2, r5, #3
    2d42:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    2d44:	b2d2      	uxtb	r2, r2
    2d46:	0352      	lsls	r2, r2, #13
    2d48:	432a      	orrs	r2, r5
    2d4a:	e7db      	b.n	2d04 <_sercom_get_async_baud_val+0x44>
    2d4c:	00012e4d 	.word	0x00012e4d
    2d50:	00002bdd 	.word	0x00002bdd

00002d54 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    2d54:	b510      	push	{r4, lr}
    2d56:	b082      	sub	sp, #8
    2d58:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    2d5a:	4b0e      	ldr	r3, [pc, #56]	; (2d94 <sercom_set_gclk_generator+0x40>)
    2d5c:	781b      	ldrb	r3, [r3, #0]
    2d5e:	2b00      	cmp	r3, #0
    2d60:	d007      	beq.n	2d72 <sercom_set_gclk_generator+0x1e>
    2d62:	2900      	cmp	r1, #0
    2d64:	d105      	bne.n	2d72 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    2d66:	4b0b      	ldr	r3, [pc, #44]	; (2d94 <sercom_set_gclk_generator+0x40>)
    2d68:	785b      	ldrb	r3, [r3, #1]
    2d6a:	4283      	cmp	r3, r0
    2d6c:	d010      	beq.n	2d90 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    2d6e:	201d      	movs	r0, #29
    2d70:	e00c      	b.n	2d8c <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    2d72:	a901      	add	r1, sp, #4
    2d74:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    2d76:	2011      	movs	r0, #17
    2d78:	4b07      	ldr	r3, [pc, #28]	; (2d98 <sercom_set_gclk_generator+0x44>)
    2d7a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    2d7c:	2011      	movs	r0, #17
    2d7e:	4b07      	ldr	r3, [pc, #28]	; (2d9c <sercom_set_gclk_generator+0x48>)
    2d80:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    2d82:	4b04      	ldr	r3, [pc, #16]	; (2d94 <sercom_set_gclk_generator+0x40>)
    2d84:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    2d86:	2201      	movs	r2, #1
    2d88:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    2d8a:	2000      	movs	r0, #0
}
    2d8c:	b002      	add	sp, #8
    2d8e:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    2d90:	2000      	movs	r0, #0
    2d92:	e7fb      	b.n	2d8c <sercom_set_gclk_generator+0x38>
    2d94:	20000b08 	.word	0x20000b08
    2d98:	000041f9 	.word	0x000041f9
    2d9c:	00004189 	.word	0x00004189

00002da0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    2da0:	4b3c      	ldr	r3, [pc, #240]	; (2e94 <_sercom_get_default_pad+0xf4>)
    2da2:	4298      	cmp	r0, r3
    2da4:	d032      	beq.n	2e0c <_sercom_get_default_pad+0x6c>
    2da6:	d90a      	bls.n	2dbe <_sercom_get_default_pad+0x1e>
    2da8:	4b3b      	ldr	r3, [pc, #236]	; (2e98 <_sercom_get_default_pad+0xf8>)
    2daa:	4298      	cmp	r0, r3
    2dac:	d04e      	beq.n	2e4c <_sercom_get_default_pad+0xac>
    2dae:	4b3b      	ldr	r3, [pc, #236]	; (2e9c <_sercom_get_default_pad+0xfc>)
    2db0:	4298      	cmp	r0, r3
    2db2:	d055      	beq.n	2e60 <_sercom_get_default_pad+0xc0>
    2db4:	4b3a      	ldr	r3, [pc, #232]	; (2ea0 <_sercom_get_default_pad+0x100>)
    2db6:	4298      	cmp	r0, r3
    2db8:	d038      	beq.n	2e2c <_sercom_get_default_pad+0x8c>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    2dba:	2000      	movs	r0, #0
}
    2dbc:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    2dbe:	2384      	movs	r3, #132	; 0x84
    2dc0:	05db      	lsls	r3, r3, #23
    2dc2:	4298      	cmp	r0, r3
    2dc4:	d00c      	beq.n	2de0 <_sercom_get_default_pad+0x40>
    2dc6:	4b37      	ldr	r3, [pc, #220]	; (2ea4 <_sercom_get_default_pad+0x104>)
    2dc8:	4298      	cmp	r0, r3
    2dca:	d1f6      	bne.n	2dba <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2dcc:	2901      	cmp	r1, #1
    2dce:	d017      	beq.n	2e00 <_sercom_get_default_pad+0x60>
    2dd0:	2900      	cmp	r1, #0
    2dd2:	d057      	beq.n	2e84 <_sercom_get_default_pad+0xe4>
    2dd4:	2902      	cmp	r1, #2
    2dd6:	d015      	beq.n	2e04 <_sercom_get_default_pad+0x64>
    2dd8:	2903      	cmp	r1, #3
    2dda:	d015      	beq.n	2e08 <_sercom_get_default_pad+0x68>
	return 0;
    2ddc:	2000      	movs	r0, #0
    2dde:	e7ed      	b.n	2dbc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2de0:	2901      	cmp	r1, #1
    2de2:	d007      	beq.n	2df4 <_sercom_get_default_pad+0x54>
    2de4:	2900      	cmp	r1, #0
    2de6:	d04b      	beq.n	2e80 <_sercom_get_default_pad+0xe0>
    2de8:	2902      	cmp	r1, #2
    2dea:	d005      	beq.n	2df8 <_sercom_get_default_pad+0x58>
    2dec:	2903      	cmp	r1, #3
    2dee:	d005      	beq.n	2dfc <_sercom_get_default_pad+0x5c>
	return 0;
    2df0:	2000      	movs	r0, #0
    2df2:	e7e3      	b.n	2dbc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2df4:	482c      	ldr	r0, [pc, #176]	; (2ea8 <_sercom_get_default_pad+0x108>)
    2df6:	e7e1      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2df8:	482c      	ldr	r0, [pc, #176]	; (2eac <_sercom_get_default_pad+0x10c>)
    2dfa:	e7df      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2dfc:	482c      	ldr	r0, [pc, #176]	; (2eb0 <_sercom_get_default_pad+0x110>)
    2dfe:	e7dd      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e00:	482c      	ldr	r0, [pc, #176]	; (2eb4 <_sercom_get_default_pad+0x114>)
    2e02:	e7db      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e04:	482c      	ldr	r0, [pc, #176]	; (2eb8 <_sercom_get_default_pad+0x118>)
    2e06:	e7d9      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e08:	482c      	ldr	r0, [pc, #176]	; (2ebc <_sercom_get_default_pad+0x11c>)
    2e0a:	e7d7      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e0c:	2901      	cmp	r1, #1
    2e0e:	d007      	beq.n	2e20 <_sercom_get_default_pad+0x80>
    2e10:	2900      	cmp	r1, #0
    2e12:	d039      	beq.n	2e88 <_sercom_get_default_pad+0xe8>
    2e14:	2902      	cmp	r1, #2
    2e16:	d005      	beq.n	2e24 <_sercom_get_default_pad+0x84>
    2e18:	2903      	cmp	r1, #3
    2e1a:	d005      	beq.n	2e28 <_sercom_get_default_pad+0x88>
	return 0;
    2e1c:	2000      	movs	r0, #0
    2e1e:	e7cd      	b.n	2dbc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2e20:	4827      	ldr	r0, [pc, #156]	; (2ec0 <_sercom_get_default_pad+0x120>)
    2e22:	e7cb      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e24:	4827      	ldr	r0, [pc, #156]	; (2ec4 <_sercom_get_default_pad+0x124>)
    2e26:	e7c9      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e28:	4827      	ldr	r0, [pc, #156]	; (2ec8 <_sercom_get_default_pad+0x128>)
    2e2a:	e7c7      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e2c:	2901      	cmp	r1, #1
    2e2e:	d007      	beq.n	2e40 <_sercom_get_default_pad+0xa0>
    2e30:	2900      	cmp	r1, #0
    2e32:	d02b      	beq.n	2e8c <_sercom_get_default_pad+0xec>
    2e34:	2902      	cmp	r1, #2
    2e36:	d005      	beq.n	2e44 <_sercom_get_default_pad+0xa4>
    2e38:	2903      	cmp	r1, #3
    2e3a:	d005      	beq.n	2e48 <_sercom_get_default_pad+0xa8>
	return 0;
    2e3c:	2000      	movs	r0, #0
    2e3e:	e7bd      	b.n	2dbc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2e40:	4822      	ldr	r0, [pc, #136]	; (2ecc <_sercom_get_default_pad+0x12c>)
    2e42:	e7bb      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e44:	4822      	ldr	r0, [pc, #136]	; (2ed0 <_sercom_get_default_pad+0x130>)
    2e46:	e7b9      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e48:	4822      	ldr	r0, [pc, #136]	; (2ed4 <_sercom_get_default_pad+0x134>)
    2e4a:	e7b7      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e4c:	2902      	cmp	r1, #2
    2e4e:	d003      	beq.n	2e58 <_sercom_get_default_pad+0xb8>
    2e50:	2903      	cmp	r1, #3
    2e52:	d003      	beq.n	2e5c <_sercom_get_default_pad+0xbc>
    2e54:	2000      	movs	r0, #0
    2e56:	e7b1      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e58:	481f      	ldr	r0, [pc, #124]	; (2ed8 <_sercom_get_default_pad+0x138>)
    2e5a:	e7af      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e5c:	481f      	ldr	r0, [pc, #124]	; (2edc <_sercom_get_default_pad+0x13c>)
    2e5e:	e7ad      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e60:	2901      	cmp	r1, #1
    2e62:	d007      	beq.n	2e74 <_sercom_get_default_pad+0xd4>
    2e64:	2900      	cmp	r1, #0
    2e66:	d013      	beq.n	2e90 <_sercom_get_default_pad+0xf0>
    2e68:	2902      	cmp	r1, #2
    2e6a:	d005      	beq.n	2e78 <_sercom_get_default_pad+0xd8>
    2e6c:	2903      	cmp	r1, #3
    2e6e:	d005      	beq.n	2e7c <_sercom_get_default_pad+0xdc>
	return 0;
    2e70:	2000      	movs	r0, #0
    2e72:	e7a3      	b.n	2dbc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2e74:	481a      	ldr	r0, [pc, #104]	; (2ee0 <_sercom_get_default_pad+0x140>)
    2e76:	e7a1      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e78:	481a      	ldr	r0, [pc, #104]	; (2ee4 <_sercom_get_default_pad+0x144>)
    2e7a:	e79f      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e7c:	481a      	ldr	r0, [pc, #104]	; (2ee8 <_sercom_get_default_pad+0x148>)
    2e7e:	e79d      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e80:	481a      	ldr	r0, [pc, #104]	; (2eec <_sercom_get_default_pad+0x14c>)
    2e82:	e79b      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e84:	2003      	movs	r0, #3
    2e86:	e799      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e88:	4819      	ldr	r0, [pc, #100]	; (2ef0 <_sercom_get_default_pad+0x150>)
    2e8a:	e797      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e8c:	4819      	ldr	r0, [pc, #100]	; (2ef4 <_sercom_get_default_pad+0x154>)
    2e8e:	e795      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e90:	4819      	ldr	r0, [pc, #100]	; (2ef8 <_sercom_get_default_pad+0x158>)
    2e92:	e793      	b.n	2dbc <_sercom_get_default_pad+0x1c>
    2e94:	42000800 	.word	0x42000800
    2e98:	42001000 	.word	0x42001000
    2e9c:	43000400 	.word	0x43000400
    2ea0:	42000c00 	.word	0x42000c00
    2ea4:	42000400 	.word	0x42000400
    2ea8:	00050003 	.word	0x00050003
    2eac:	00060003 	.word	0x00060003
    2eb0:	00070003 	.word	0x00070003
    2eb4:	00010003 	.word	0x00010003
    2eb8:	001e0003 	.word	0x001e0003
    2ebc:	001f0003 	.word	0x001f0003
    2ec0:	00090003 	.word	0x00090003
    2ec4:	000a0003 	.word	0x000a0003
    2ec8:	000b0003 	.word	0x000b0003
    2ecc:	00110003 	.word	0x00110003
    2ed0:	00120003 	.word	0x00120003
    2ed4:	00130003 	.word	0x00130003
    2ed8:	000e0003 	.word	0x000e0003
    2edc:	000f0003 	.word	0x000f0003
    2ee0:	00170003 	.word	0x00170003
    2ee4:	00180003 	.word	0x00180003
    2ee8:	00190003 	.word	0x00190003
    2eec:	00040003 	.word	0x00040003
    2ef0:	00080003 	.word	0x00080003
    2ef4:	00100003 	.word	0x00100003
    2ef8:	00160003 	.word	0x00160003

00002efc <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    2efc:	b530      	push	{r4, r5, lr}
    2efe:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    2f00:	4b0b      	ldr	r3, [pc, #44]	; (2f30 <_sercom_get_sercom_inst_index+0x34>)
    2f02:	466a      	mov	r2, sp
    2f04:	cb32      	ldmia	r3!, {r1, r4, r5}
    2f06:	c232      	stmia	r2!, {r1, r4, r5}
    2f08:	cb32      	ldmia	r3!, {r1, r4, r5}
    2f0a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    2f0c:	9b00      	ldr	r3, [sp, #0]
    2f0e:	4283      	cmp	r3, r0
    2f10:	d00b      	beq.n	2f2a <_sercom_get_sercom_inst_index+0x2e>
    2f12:	2301      	movs	r3, #1
    2f14:	009a      	lsls	r2, r3, #2
    2f16:	4669      	mov	r1, sp
    2f18:	5852      	ldr	r2, [r2, r1]
    2f1a:	4282      	cmp	r2, r0
    2f1c:	d006      	beq.n	2f2c <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2f1e:	3301      	adds	r3, #1
    2f20:	2b06      	cmp	r3, #6
    2f22:	d1f7      	bne.n	2f14 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    2f24:	2000      	movs	r0, #0
}
    2f26:	b007      	add	sp, #28
    2f28:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2f2a:	2300      	movs	r3, #0
			return i;
    2f2c:	b2d8      	uxtb	r0, r3
    2f2e:	e7fa      	b.n	2f26 <_sercom_get_sercom_inst_index+0x2a>
    2f30:	0001ded4 	.word	0x0001ded4

00002f34 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    2f34:	4770      	bx	lr
	...

00002f38 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2f38:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    2f3a:	4b0a      	ldr	r3, [pc, #40]	; (2f64 <_sercom_set_handler+0x2c>)
    2f3c:	781b      	ldrb	r3, [r3, #0]
    2f3e:	2b00      	cmp	r3, #0
    2f40:	d10c      	bne.n	2f5c <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2f42:	4f09      	ldr	r7, [pc, #36]	; (2f68 <_sercom_set_handler+0x30>)
    2f44:	4e09      	ldr	r6, [pc, #36]	; (2f6c <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    2f46:	4d0a      	ldr	r5, [pc, #40]	; (2f70 <_sercom_set_handler+0x38>)
    2f48:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2f4a:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    2f4c:	195a      	adds	r2, r3, r5
    2f4e:	6014      	str	r4, [r2, #0]
    2f50:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2f52:	2b18      	cmp	r3, #24
    2f54:	d1f9      	bne.n	2f4a <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    2f56:	2201      	movs	r2, #1
    2f58:	4b02      	ldr	r3, [pc, #8]	; (2f64 <_sercom_set_handler+0x2c>)
    2f5a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    2f5c:	0080      	lsls	r0, r0, #2
    2f5e:	4b02      	ldr	r3, [pc, #8]	; (2f68 <_sercom_set_handler+0x30>)
    2f60:	50c1      	str	r1, [r0, r3]
}
    2f62:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f64:	20000b0a 	.word	0x20000b0a
    2f68:	20000b0c 	.word	0x20000b0c
    2f6c:	00002f35 	.word	0x00002f35
    2f70:	20001170 	.word	0x20001170

00002f74 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    2f74:	b500      	push	{lr}
    2f76:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    2f78:	2308      	movs	r3, #8
    2f7a:	466a      	mov	r2, sp
    2f7c:	7013      	strb	r3, [r2, #0]
    2f7e:	3301      	adds	r3, #1
    2f80:	7053      	strb	r3, [r2, #1]
    2f82:	3301      	adds	r3, #1
    2f84:	7093      	strb	r3, [r2, #2]
    2f86:	3301      	adds	r3, #1
    2f88:	70d3      	strb	r3, [r2, #3]
    2f8a:	3301      	adds	r3, #1
    2f8c:	7113      	strb	r3, [r2, #4]
    2f8e:	3301      	adds	r3, #1
    2f90:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    2f92:	4b03      	ldr	r3, [pc, #12]	; (2fa0 <_sercom_get_interrupt_vector+0x2c>)
    2f94:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    2f96:	466b      	mov	r3, sp
    2f98:	5618      	ldrsb	r0, [r3, r0]
}
    2f9a:	b003      	add	sp, #12
    2f9c:	bd00      	pop	{pc}
    2f9e:	46c0      	nop			; (mov r8, r8)
    2fa0:	00002efd 	.word	0x00002efd

00002fa4 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    2fa4:	b510      	push	{r4, lr}
    2fa6:	4b02      	ldr	r3, [pc, #8]	; (2fb0 <SERCOM0_Handler+0xc>)
    2fa8:	681b      	ldr	r3, [r3, #0]
    2faa:	2000      	movs	r0, #0
    2fac:	4798      	blx	r3
    2fae:	bd10      	pop	{r4, pc}
    2fb0:	20000b0c 	.word	0x20000b0c

00002fb4 <SERCOM1_Handler>:
    2fb4:	b510      	push	{r4, lr}
    2fb6:	4b02      	ldr	r3, [pc, #8]	; (2fc0 <SERCOM1_Handler+0xc>)
    2fb8:	685b      	ldr	r3, [r3, #4]
    2fba:	2001      	movs	r0, #1
    2fbc:	4798      	blx	r3
    2fbe:	bd10      	pop	{r4, pc}
    2fc0:	20000b0c 	.word	0x20000b0c

00002fc4 <SERCOM2_Handler>:
    2fc4:	b510      	push	{r4, lr}
    2fc6:	4b02      	ldr	r3, [pc, #8]	; (2fd0 <SERCOM2_Handler+0xc>)
    2fc8:	689b      	ldr	r3, [r3, #8]
    2fca:	2002      	movs	r0, #2
    2fcc:	4798      	blx	r3
    2fce:	bd10      	pop	{r4, pc}
    2fd0:	20000b0c 	.word	0x20000b0c

00002fd4 <SERCOM3_Handler>:
    2fd4:	b510      	push	{r4, lr}
    2fd6:	4b02      	ldr	r3, [pc, #8]	; (2fe0 <SERCOM3_Handler+0xc>)
    2fd8:	68db      	ldr	r3, [r3, #12]
    2fda:	2003      	movs	r0, #3
    2fdc:	4798      	blx	r3
    2fde:	bd10      	pop	{r4, pc}
    2fe0:	20000b0c 	.word	0x20000b0c

00002fe4 <SERCOM4_Handler>:
    2fe4:	b510      	push	{r4, lr}
    2fe6:	4b02      	ldr	r3, [pc, #8]	; (2ff0 <SERCOM4_Handler+0xc>)
    2fe8:	691b      	ldr	r3, [r3, #16]
    2fea:	2004      	movs	r0, #4
    2fec:	4798      	blx	r3
    2fee:	bd10      	pop	{r4, pc}
    2ff0:	20000b0c 	.word	0x20000b0c

00002ff4 <SERCOM5_Handler>:
    2ff4:	b510      	push	{r4, lr}
    2ff6:	4b02      	ldr	r3, [pc, #8]	; (3000 <SERCOM5_Handler+0xc>)
    2ff8:	695b      	ldr	r3, [r3, #20]
    2ffa:	2005      	movs	r0, #5
    2ffc:	4798      	blx	r3
    2ffe:	bd10      	pop	{r4, pc}
    3000:	20000b0c 	.word	0x20000b0c

00003004 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    3004:	b5f0      	push	{r4, r5, r6, r7, lr}
    3006:	46d6      	mov	lr, sl
    3008:	464f      	mov	r7, r9
    300a:	4646      	mov	r6, r8
    300c:	b5c0      	push	{r6, r7, lr}
    300e:	b08a      	sub	sp, #40	; 0x28
    3010:	0006      	movs	r6, r0
    3012:	000f      	movs	r7, r1
    3014:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    3016:	6031      	str	r1, [r6, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    3018:	680b      	ldr	r3, [r1, #0]
    301a:	079b      	lsls	r3, r3, #30
    301c:	d40a      	bmi.n	3034 <spi_init+0x30>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    301e:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    3020:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    3022:	07db      	lsls	r3, r3, #31
    3024:	d400      	bmi.n	3028 <spi_init+0x24>
    3026:	e097      	b.n	3158 <spi_init+0x154>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    3028:	b00a      	add	sp, #40	; 0x28
    302a:	bc1c      	pop	{r2, r3, r4}
    302c:	4690      	mov	r8, r2
    302e:	4699      	mov	r9, r3
    3030:	46a2      	mov	sl, r4
    3032:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    3034:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3036:	9305      	str	r3, [sp, #20]
    3038:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    303a:	9306      	str	r3, [sp, #24]
    303c:	6b13      	ldr	r3, [r2, #48]	; 0x30
    303e:	9307      	str	r3, [sp, #28]
    3040:	6b53      	ldr	r3, [r2, #52]	; 0x34
    3042:	9308      	str	r3, [sp, #32]
    3044:	2500      	movs	r5, #0
    3046:	e00a      	b.n	305e <spi_init+0x5a>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    3048:	0038      	movs	r0, r7
    304a:	4b9a      	ldr	r3, [pc, #616]	; (32b4 <spi_init+0x2b0>)
    304c:	4798      	blx	r3
    304e:	e00e      	b.n	306e <spi_init+0x6a>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    3050:	230f      	movs	r3, #15
    3052:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    3054:	4581      	cmp	r9, r0
    3056:	d130      	bne.n	30ba <spi_init+0xb6>
    3058:	3501      	adds	r5, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    305a:	2d04      	cmp	r5, #4
    305c:	d031      	beq.n	30c2 <spi_init+0xbe>
    305e:	b2e9      	uxtb	r1, r5
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3060:	00ab      	lsls	r3, r5, #2
    3062:	aa02      	add	r2, sp, #8
    3064:	200c      	movs	r0, #12
    3066:	1812      	adds	r2, r2, r0
    3068:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
    306a:	2800      	cmp	r0, #0
    306c:	d0ec      	beq.n	3048 <spi_init+0x44>
		if (current_pinmux == PINMUX_UNUSED) {
    306e:	1c43      	adds	r3, r0, #1
    3070:	d0f2      	beq.n	3058 <spi_init+0x54>
		if ((current_pinmux & 0xFFFF) !=
    3072:	0401      	lsls	r1, r0, #16
    3074:	0c0b      	lsrs	r3, r1, #16
    3076:	4699      	mov	r9, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    3078:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    307a:	b2c3      	uxtb	r3, r0
    307c:	469c      	mov	ip, r3
		return NULL;
    307e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3080:	0602      	lsls	r2, r0, #24
    3082:	d405      	bmi.n	3090 <spi_init+0x8c>
		return &(ports[port_index]->Group[group_index]);
    3084:	4663      	mov	r3, ip
    3086:	095b      	lsrs	r3, r3, #5
    3088:	01db      	lsls	r3, r3, #7
    308a:	4a8b      	ldr	r2, [pc, #556]	; (32b8 <spi_init+0x2b4>)
    308c:	4690      	mov	r8, r2
    308e:	4443      	add	r3, r8
	uint32_t pin_index = (gpio_pin % 32);
    3090:	221f      	movs	r2, #31
    3092:	4660      	mov	r0, ip
    3094:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    3096:	1898      	adds	r0, r3, r2
    3098:	3040      	adds	r0, #64	; 0x40
    309a:	7800      	ldrb	r0, [r0, #0]
    309c:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    309e:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    30a0:	4651      	mov	r1, sl
    30a2:	07c9      	lsls	r1, r1, #31
    30a4:	d5d6      	bpl.n	3054 <spi_init+0x50>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    30a6:	0852      	lsrs	r2, r2, #1
    30a8:	189b      	adds	r3, r3, r2
    30aa:	3330      	adds	r3, #48	; 0x30
    30ac:	7818      	ldrb	r0, [r3, #0]
    30ae:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    30b0:	4663      	mov	r3, ip
    30b2:	07db      	lsls	r3, r3, #31
    30b4:	d5cc      	bpl.n	3050 <spi_init+0x4c>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    30b6:	0900      	lsrs	r0, r0, #4
    30b8:	e7cc      	b.n	3054 <spi_init+0x50>
			module->hw = NULL;
    30ba:	2300      	movs	r3, #0
    30bc:	6033      	str	r3, [r6, #0]
			return STATUS_ERR_DENIED;
    30be:	201c      	movs	r0, #28
    30c0:	e7b2      	b.n	3028 <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    30c2:	2011      	movs	r0, #17
    30c4:	4b7d      	ldr	r3, [pc, #500]	; (32bc <spi_init+0x2b8>)
    30c6:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    30c8:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    30ca:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    30cc:	2a01      	cmp	r2, #1
    30ce:	d026      	beq.n	311e <spi_init+0x11a>
	ctrla |= config->mux_setting;
    30d0:	6863      	ldr	r3, [r4, #4]
    30d2:	68a2      	ldr	r2, [r4, #8]
    30d4:	4313      	orrs	r3, r2
    30d6:	68e2      	ldr	r2, [r4, #12]
    30d8:	4313      	orrs	r3, r2
    30da:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    30dc:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
    30de:	7c61      	ldrb	r1, [r4, #17]
    30e0:	2900      	cmp	r1, #0
    30e2:	d001      	beq.n	30e8 <spi_init+0xe4>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    30e4:	2180      	movs	r1, #128	; 0x80
    30e6:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    30e8:	7ca1      	ldrb	r1, [r4, #18]
    30ea:	2900      	cmp	r1, #0
    30ec:	d002      	beq.n	30f4 <spi_init+0xf0>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    30ee:	2180      	movs	r1, #128	; 0x80
    30f0:	0289      	lsls	r1, r1, #10
    30f2:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    30f4:	7ce1      	ldrb	r1, [r4, #19]
    30f6:	2900      	cmp	r1, #0
    30f8:	d002      	beq.n	3100 <spi_init+0xfc>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    30fa:	2180      	movs	r1, #128	; 0x80
    30fc:	0089      	lsls	r1, r1, #2
    30fe:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    3100:	7d21      	ldrb	r1, [r4, #20]
    3102:	2900      	cmp	r1, #0
    3104:	d002      	beq.n	310c <spi_init+0x108>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    3106:	2180      	movs	r1, #128	; 0x80
    3108:	0189      	lsls	r1, r1, #6
    310a:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
    310c:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    310e:	2002      	movs	r0, #2
    3110:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
    3112:	428b      	cmp	r3, r1
    3114:	d017      	beq.n	3146 <spi_init+0x142>
	module->hw = NULL;
    3116:	2300      	movs	r3, #0
    3118:	6033      	str	r3, [r6, #0]
	return STATUS_ERR_DENIED;
    311a:	201c      	movs	r0, #28
    311c:	e784      	b.n	3028 <spi_init+0x24>
		enum status_code error_code = _sercom_get_sync_baud_val(
    311e:	aa04      	add	r2, sp, #16
    3120:	0001      	movs	r1, r0
    3122:	69a0      	ldr	r0, [r4, #24]
    3124:	4b66      	ldr	r3, [pc, #408]	; (32c0 <spi_init+0x2bc>)
    3126:	4798      	blx	r3
    3128:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    312a:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    312c:	2b00      	cmp	r3, #0
    312e:	d000      	beq.n	3132 <spi_init+0x12e>
    3130:	e77a      	b.n	3028 <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    3132:	7b3b      	ldrb	r3, [r7, #12]
    3134:	b2db      	uxtb	r3, r3
    3136:	aa04      	add	r2, sp, #16
    3138:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    313a:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    313c:	429a      	cmp	r2, r3
    313e:	d000      	beq.n	3142 <spi_init+0x13e>
    3140:	e772      	b.n	3028 <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    3142:	350c      	adds	r5, #12
    3144:	e7c4      	b.n	30d0 <spi_init+0xcc>
			spi_module->CTRLB.reg == ctrlb) {
    3146:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    3148:	4293      	cmp	r3, r2
    314a:	d1e4      	bne.n	3116 <spi_init+0x112>
		module->mode           = config->mode;
    314c:	7823      	ldrb	r3, [r4, #0]
    314e:	7173      	strb	r3, [r6, #5]
		module->character_size = config->character_size;
    3150:	7c23      	ldrb	r3, [r4, #16]
    3152:	71b3      	strb	r3, [r6, #6]
		return STATUS_OK;
    3154:	2000      	movs	r0, #0
    3156:	e767      	b.n	3028 <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3158:	0008      	movs	r0, r1
    315a:	4b5a      	ldr	r3, [pc, #360]	; (32c4 <spi_init+0x2c0>)
    315c:	4798      	blx	r3
	if (sercom_index == 5) {
    315e:	2805      	cmp	r0, #5
    3160:	d100      	bne.n	3164 <spi_init+0x160>
    3162:	e09f      	b.n	32a4 <spi_init+0x2a0>
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3164:	0003      	movs	r3, r0
    3166:	3312      	adds	r3, #18
			MCLK->APBCMASK.reg |= mask;
    3168:	4957      	ldr	r1, [pc, #348]	; (32c8 <spi_init+0x2c4>)
    316a:	69cd      	ldr	r5, [r1, #28]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    316c:	2201      	movs	r2, #1
    316e:	4082      	lsls	r2, r0
    3170:	432a      	orrs	r2, r5
    3172:	61ca      	str	r2, [r1, #28]
	gclk_chan_conf.source_generator = config->generator_source;
    3174:	a909      	add	r1, sp, #36	; 0x24
    3176:	2524      	movs	r5, #36	; 0x24
    3178:	5d62      	ldrb	r2, [r4, r5]
    317a:	700a      	strb	r2, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    317c:	b2db      	uxtb	r3, r3
    317e:	9301      	str	r3, [sp, #4]
    3180:	0018      	movs	r0, r3
    3182:	4b52      	ldr	r3, [pc, #328]	; (32cc <spi_init+0x2c8>)
    3184:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3186:	9801      	ldr	r0, [sp, #4]
    3188:	4b51      	ldr	r3, [pc, #324]	; (32d0 <spi_init+0x2cc>)
    318a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    318c:	5d60      	ldrb	r0, [r4, r5]
    318e:	2100      	movs	r1, #0
    3190:	4b50      	ldr	r3, [pc, #320]	; (32d4 <spi_init+0x2d0>)
    3192:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    3194:	7823      	ldrb	r3, [r4, #0]
    3196:	2b01      	cmp	r3, #1
    3198:	d019      	beq.n	31ce <spi_init+0x1ca>
	SercomSpi *const spi_module = &(module->hw->SPI);
    319a:	6833      	ldr	r3, [r6, #0]
    319c:	4698      	mov	r8, r3
	config->mux_position = SYSTEM_PINMUX_GPIO;
    319e:	ab04      	add	r3, sp, #16
    31a0:	2280      	movs	r2, #128	; 0x80
    31a2:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    31a4:	2200      	movs	r2, #0
    31a6:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    31a8:	2101      	movs	r1, #1
    31aa:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    31ac:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    31ae:	7823      	ldrb	r3, [r4, #0]
    31b0:	2b00      	cmp	r3, #0
    31b2:	d101      	bne.n	31b8 <spi_init+0x1b4>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    31b4:	ab04      	add	r3, sp, #16
    31b6:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    31b8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    31ba:	9305      	str	r3, [sp, #20]
    31bc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    31be:	9306      	str	r3, [sp, #24]
    31c0:	6b23      	ldr	r3, [r4, #48]	; 0x30
    31c2:	9307      	str	r3, [sp, #28]
    31c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
    31c6:	9308      	str	r3, [sp, #32]
    31c8:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    31ca:	ad05      	add	r5, sp, #20
    31cc:	e011      	b.n	31f2 <spi_init+0x1ee>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    31ce:	683b      	ldr	r3, [r7, #0]
    31d0:	220c      	movs	r2, #12
    31d2:	4313      	orrs	r3, r2
    31d4:	603b      	str	r3, [r7, #0]
    31d6:	e7e0      	b.n	319a <spi_init+0x196>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    31d8:	4640      	mov	r0, r8
    31da:	4b36      	ldr	r3, [pc, #216]	; (32b4 <spi_init+0x2b0>)
    31dc:	4798      	blx	r3
    31de:	e00d      	b.n	31fc <spi_init+0x1f8>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    31e0:	a904      	add	r1, sp, #16
    31e2:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    31e4:	0c00      	lsrs	r0, r0, #16
    31e6:	b2c0      	uxtb	r0, r0
    31e8:	4b3b      	ldr	r3, [pc, #236]	; (32d8 <spi_init+0x2d4>)
    31ea:	4798      	blx	r3
    31ec:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    31ee:	2f04      	cmp	r7, #4
    31f0:	d007      	beq.n	3202 <spi_init+0x1fe>
    31f2:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    31f4:	00bb      	lsls	r3, r7, #2
    31f6:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    31f8:	2800      	cmp	r0, #0
    31fa:	d0ed      	beq.n	31d8 <spi_init+0x1d4>
		if (current_pinmux != PINMUX_UNUSED) {
    31fc:	1c43      	adds	r3, r0, #1
    31fe:	d1ef      	bne.n	31e0 <spi_init+0x1dc>
    3200:	e7f4      	b.n	31ec <spi_init+0x1e8>
	module->mode             = config->mode;
    3202:	7823      	ldrb	r3, [r4, #0]
    3204:	7173      	strb	r3, [r6, #5]
	module->character_size   = config->character_size;
    3206:	7c23      	ldrb	r3, [r4, #16]
    3208:	71b3      	strb	r3, [r6, #6]
	module->receiver_enabled = config->receiver_enable;
    320a:	7ca3      	ldrb	r3, [r4, #18]
    320c:	71f3      	strb	r3, [r6, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    320e:	7d23      	ldrb	r3, [r4, #20]
    3210:	7233      	strb	r3, [r6, #8]
	uint16_t baud = 0;
    3212:	2200      	movs	r2, #0
    3214:	ab02      	add	r3, sp, #8
    3216:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    3218:	7823      	ldrb	r3, [r4, #0]
    321a:	2b01      	cmp	r3, #1
    321c:	d02a      	beq.n	3274 <spi_init+0x270>
	ctrla |= config->transfer_mode;
    321e:	6863      	ldr	r3, [r4, #4]
    3220:	68a2      	ldr	r2, [r4, #8]
    3222:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    3224:	68e2      	ldr	r2, [r4, #12]
    3226:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    3228:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    322a:	7c62      	ldrb	r2, [r4, #17]
    322c:	2a00      	cmp	r2, #0
    322e:	d103      	bne.n	3238 <spi_init+0x234>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    3230:	4a2a      	ldr	r2, [pc, #168]	; (32dc <spi_init+0x2d8>)
    3232:	7892      	ldrb	r2, [r2, #2]
    3234:	0792      	lsls	r2, r2, #30
    3236:	d501      	bpl.n	323c <spi_init+0x238>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    3238:	2280      	movs	r2, #128	; 0x80
    323a:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    323c:	7ca2      	ldrb	r2, [r4, #18]
    323e:	2a00      	cmp	r2, #0
    3240:	d002      	beq.n	3248 <spi_init+0x244>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    3242:	2280      	movs	r2, #128	; 0x80
    3244:	0292      	lsls	r2, r2, #10
    3246:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    3248:	7ce2      	ldrb	r2, [r4, #19]
    324a:	2a00      	cmp	r2, #0
    324c:	d002      	beq.n	3254 <spi_init+0x250>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    324e:	2280      	movs	r2, #128	; 0x80
    3250:	0092      	lsls	r2, r2, #2
    3252:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    3254:	7d22      	ldrb	r2, [r4, #20]
    3256:	2a00      	cmp	r2, #0
    3258:	d002      	beq.n	3260 <spi_init+0x25c>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    325a:	2280      	movs	r2, #128	; 0x80
    325c:	0192      	lsls	r2, r2, #6
    325e:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    3260:	4642      	mov	r2, r8
    3262:	6812      	ldr	r2, [r2, #0]
    3264:	4313      	orrs	r3, r2
    3266:	4642      	mov	r2, r8
    3268:	6013      	str	r3, [r2, #0]
	spi_module->CTRLB.reg |= ctrlb;
    326a:	6853      	ldr	r3, [r2, #4]
    326c:	430b      	orrs	r3, r1
    326e:	6053      	str	r3, [r2, #4]
	return STATUS_OK;
    3270:	2000      	movs	r0, #0
    3272:	e6d9      	b.n	3028 <spi_init+0x24>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3274:	6830      	ldr	r0, [r6, #0]
    3276:	4b13      	ldr	r3, [pc, #76]	; (32c4 <spi_init+0x2c0>)
    3278:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    327a:	3012      	adds	r0, #18
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    327c:	b2c0      	uxtb	r0, r0
    327e:	4b0f      	ldr	r3, [pc, #60]	; (32bc <spi_init+0x2b8>)
    3280:	4798      	blx	r3
    3282:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    3284:	ab02      	add	r3, sp, #8
    3286:	1d9a      	adds	r2, r3, #6
    3288:	69a0      	ldr	r0, [r4, #24]
    328a:	4b0d      	ldr	r3, [pc, #52]	; (32c0 <spi_init+0x2bc>)
    328c:	4798      	blx	r3
    328e:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    3290:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    3292:	2b00      	cmp	r3, #0
    3294:	d000      	beq.n	3298 <spi_init+0x294>
    3296:	e6c7      	b.n	3028 <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
    3298:	ab02      	add	r3, sp, #8
    329a:	3306      	adds	r3, #6
    329c:	781b      	ldrb	r3, [r3, #0]
    329e:	4642      	mov	r2, r8
    32a0:	7313      	strb	r3, [r2, #12]
    32a2:	e7bc      	b.n	321e <spi_init+0x21a>
			MCLK->APBDMASK.reg |= mask;
    32a4:	4a08      	ldr	r2, [pc, #32]	; (32c8 <spi_init+0x2c4>)
    32a6:	6a13      	ldr	r3, [r2, #32]
    32a8:	2102      	movs	r1, #2
    32aa:	430b      	orrs	r3, r1
    32ac:	6213      	str	r3, [r2, #32]
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    32ae:	2318      	movs	r3, #24
    32b0:	e760      	b.n	3174 <spi_init+0x170>
    32b2:	46c0      	nop			; (mov r8, r8)
    32b4:	00002da1 	.word	0x00002da1
    32b8:	40002800 	.word	0x40002800
    32bc:	0000421d 	.word	0x0000421d
    32c0:	00002c97 	.word	0x00002c97
    32c4:	00002efd 	.word	0x00002efd
    32c8:	40000400 	.word	0x40000400
    32cc:	000041f9 	.word	0x000041f9
    32d0:	00004189 	.word	0x00004189
    32d4:	00002d55 	.word	0x00002d55
    32d8:	000042f5 	.word	0x000042f5
    32dc:	41002000 	.word	0x41002000

000032e0 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    32e0:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    32e2:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    32e4:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    32e6:	2c01      	cmp	r4, #1
    32e8:	d001      	beq.n	32ee <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    32ea:	0018      	movs	r0, r3
    32ec:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    32ee:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    32f0:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    32f2:	2c00      	cmp	r4, #0
    32f4:	d1f9      	bne.n	32ea <spi_select_slave+0xa>
		if (select) {
    32f6:	2a00      	cmp	r2, #0
    32f8:	d058      	beq.n	33ac <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    32fa:	784b      	ldrb	r3, [r1, #1]
    32fc:	2b00      	cmp	r3, #0
    32fe:	d044      	beq.n	338a <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3300:	6803      	ldr	r3, [r0, #0]
    3302:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    3304:	07db      	lsls	r3, r3, #31
    3306:	d410      	bmi.n	332a <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    3308:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    330a:	09d1      	lsrs	r1, r2, #7
		return NULL;
    330c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    330e:	2900      	cmp	r1, #0
    3310:	d104      	bne.n	331c <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    3312:	0953      	lsrs	r3, r2, #5
    3314:	01db      	lsls	r3, r3, #7
    3316:	492e      	ldr	r1, [pc, #184]	; (33d0 <spi_select_slave+0xf0>)
    3318:	468c      	mov	ip, r1
    331a:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    331c:	211f      	movs	r1, #31
    331e:	4011      	ands	r1, r2
    3320:	2201      	movs	r2, #1
    3322:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    3324:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    3326:	2305      	movs	r3, #5
    3328:	e7df      	b.n	32ea <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    332a:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    332c:	09d4      	lsrs	r4, r2, #7
		return NULL;
    332e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3330:	2c00      	cmp	r4, #0
    3332:	d104      	bne.n	333e <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    3334:	0953      	lsrs	r3, r2, #5
    3336:	01db      	lsls	r3, r3, #7
    3338:	4c25      	ldr	r4, [pc, #148]	; (33d0 <spi_select_slave+0xf0>)
    333a:	46a4      	mov	ip, r4
    333c:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    333e:	241f      	movs	r4, #31
    3340:	4014      	ands	r4, r2
    3342:	2201      	movs	r2, #1
    3344:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    3346:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3348:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    334a:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    334c:	07d2      	lsls	r2, r2, #31
    334e:	d501      	bpl.n	3354 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3350:	788a      	ldrb	r2, [r1, #2]
    3352:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    3354:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    3356:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    3358:	2a00      	cmp	r2, #0
    335a:	d1c6      	bne.n	32ea <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    335c:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    335e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3360:	7e13      	ldrb	r3, [r2, #24]
    3362:	420b      	tst	r3, r1
    3364:	d0fc      	beq.n	3360 <spi_select_slave+0x80>
    3366:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    3368:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    336a:	0749      	lsls	r1, r1, #29
    336c:	d5bd      	bpl.n	32ea <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    336e:	8b53      	ldrh	r3, [r2, #26]
    3370:	075b      	lsls	r3, r3, #29
    3372:	d501      	bpl.n	3378 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3374:	2304      	movs	r3, #4
    3376:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3378:	7983      	ldrb	r3, [r0, #6]
    337a:	2b01      	cmp	r3, #1
    337c:	d002      	beq.n	3384 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    337e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3380:	2300      	movs	r3, #0
    3382:	e7b2      	b.n	32ea <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3384:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3386:	2300      	movs	r3, #0
    3388:	e7af      	b.n	32ea <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    338a:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    338c:	09d1      	lsrs	r1, r2, #7
		return NULL;
    338e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3390:	2900      	cmp	r1, #0
    3392:	d104      	bne.n	339e <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    3394:	0953      	lsrs	r3, r2, #5
    3396:	01db      	lsls	r3, r3, #7
    3398:	490d      	ldr	r1, [pc, #52]	; (33d0 <spi_select_slave+0xf0>)
    339a:	468c      	mov	ip, r1
    339c:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    339e:	211f      	movs	r1, #31
    33a0:	4011      	ands	r1, r2
    33a2:	2201      	movs	r2, #1
    33a4:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    33a6:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    33a8:	2300      	movs	r3, #0
    33aa:	e79e      	b.n	32ea <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    33ac:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    33ae:	09d1      	lsrs	r1, r2, #7
		return NULL;
    33b0:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    33b2:	2900      	cmp	r1, #0
    33b4:	d104      	bne.n	33c0 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    33b6:	0953      	lsrs	r3, r2, #5
    33b8:	01db      	lsls	r3, r3, #7
    33ba:	4905      	ldr	r1, [pc, #20]	; (33d0 <spi_select_slave+0xf0>)
    33bc:	468c      	mov	ip, r1
    33be:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    33c0:	211f      	movs	r1, #31
    33c2:	4011      	ands	r1, r2
    33c4:	2201      	movs	r2, #1
    33c6:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    33c8:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    33ca:	2300      	movs	r3, #0
    33cc:	e78d      	b.n	32ea <spi_select_slave+0xa>
    33ce:	46c0      	nop			; (mov r8, r8)
    33d0:	40002800 	.word	0x40002800

000033d4 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    33d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    33d6:	46de      	mov	lr, fp
    33d8:	4657      	mov	r7, sl
    33da:	464e      	mov	r6, r9
    33dc:	4645      	mov	r5, r8
    33de:	b5e0      	push	{r5, r6, r7, lr}
    33e0:	b091      	sub	sp, #68	; 0x44
    33e2:	0005      	movs	r5, r0
    33e4:	000c      	movs	r4, r1
    33e6:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    33e8:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    33ea:	0008      	movs	r0, r1
    33ec:	4bc4      	ldr	r3, [pc, #784]	; (3700 <usart_init+0x32c>)
    33ee:	4798      	blx	r3
    33f0:	0002      	movs	r2, r0
	uint32_t pm_index, gclk_index; 
#if (SAML22) || (SAMC20) 
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
#elif (SAML21) || (SAMR30) || (SAMR34) || (SAMR35)
	if (sercom_index == 5) {
    33f2:	2805      	cmp	r0, #5
    33f4:	d00d      	beq.n	3412 <usart_init+0x3e>
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    33f6:	0007      	movs	r7, r0
    33f8:	3712      	adds	r7, #18
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    33fa:	0003      	movs	r3, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    33fc:	6821      	ldr	r1, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    33fe:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    3400:	07c9      	lsls	r1, r1, #31
    3402:	d509      	bpl.n	3418 <usart_init+0x44>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    3404:	b011      	add	sp, #68	; 0x44
    3406:	bc3c      	pop	{r2, r3, r4, r5}
    3408:	4690      	mov	r8, r2
    340a:	4699      	mov	r9, r3
    340c:	46a2      	mov	sl, r4
    340e:	46ab      	mov	fp, r5
    3410:	bdf0      	pop	{r4, r5, r6, r7, pc}
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    3412:	2718      	movs	r7, #24
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
    3414:	2301      	movs	r3, #1
    3416:	e7f1      	b.n	33fc <usart_init+0x28>
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    3418:	6821      	ldr	r1, [r4, #0]
		return STATUS_ERR_DENIED;
    341a:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    341c:	0789      	lsls	r1, r1, #30
    341e:	d4f1      	bmi.n	3404 <usart_init+0x30>
	if (sercom_index == 5) {
    3420:	2a05      	cmp	r2, #5
    3422:	d049      	beq.n	34b8 <usart_init+0xe4>
			MCLK->APBCMASK.reg |= mask;
    3424:	49b7      	ldr	r1, [pc, #732]	; (3704 <usart_init+0x330>)
    3426:	69c8      	ldr	r0, [r1, #28]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
    3428:	2201      	movs	r2, #1
    342a:	409a      	lsls	r2, r3
    342c:	0013      	movs	r3, r2
    342e:	4303      	orrs	r3, r0
    3430:	61cb      	str	r3, [r1, #28]
	gclk_chan_conf.source_generator = config->generator_source;
    3432:	a90f      	add	r1, sp, #60	; 0x3c
    3434:	232d      	movs	r3, #45	; 0x2d
    3436:	4698      	mov	r8, r3
    3438:	5cf3      	ldrb	r3, [r6, r3]
    343a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    343c:	b2ff      	uxtb	r7, r7
    343e:	0038      	movs	r0, r7
    3440:	4bb1      	ldr	r3, [pc, #708]	; (3708 <usart_init+0x334>)
    3442:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3444:	0038      	movs	r0, r7
    3446:	4bb1      	ldr	r3, [pc, #708]	; (370c <usart_init+0x338>)
    3448:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    344a:	4643      	mov	r3, r8
    344c:	5cf0      	ldrb	r0, [r6, r3]
    344e:	2100      	movs	r1, #0
    3450:	4baf      	ldr	r3, [pc, #700]	; (3710 <usart_init+0x33c>)
    3452:	4798      	blx	r3
	module->character_size = config->character_size;
    3454:	7af3      	ldrb	r3, [r6, #11]
    3456:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    3458:	2324      	movs	r3, #36	; 0x24
    345a:	5cf3      	ldrb	r3, [r6, r3]
    345c:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    345e:	2325      	movs	r3, #37	; 0x25
    3460:	5cf3      	ldrb	r3, [r6, r3]
    3462:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    3464:	7ef3      	ldrb	r3, [r6, #27]
    3466:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    3468:	7f33      	ldrb	r3, [r6, #28]
    346a:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    346c:	682b      	ldr	r3, [r5, #0]
    346e:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3470:	0018      	movs	r0, r3
    3472:	4ba3      	ldr	r3, [pc, #652]	; (3700 <usart_init+0x32c>)
    3474:	4798      	blx	r3
	if (sercom_index == 5) {
    3476:	2805      	cmp	r0, #5
    3478:	d026      	beq.n	34c8 <usart_init+0xf4>
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    347a:	3012      	adds	r0, #18
	uint16_t baud  = 0;
    347c:	2200      	movs	r2, #0
    347e:	230e      	movs	r3, #14
    3480:	a906      	add	r1, sp, #24
    3482:	468c      	mov	ip, r1
    3484:	4463      	add	r3, ip
    3486:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    3488:	8a32      	ldrh	r2, [r6, #16]
    348a:	9202      	str	r2, [sp, #8]
    348c:	2380      	movs	r3, #128	; 0x80
    348e:	01db      	lsls	r3, r3, #7
    3490:	429a      	cmp	r2, r3
    3492:	d100      	bne.n	3496 <usart_init+0xc2>
    3494:	e0a7      	b.n	35e6 <usart_init+0x212>
    3496:	d919      	bls.n	34cc <usart_init+0xf8>
    3498:	23c0      	movs	r3, #192	; 0xc0
    349a:	01db      	lsls	r3, r3, #7
    349c:	9a02      	ldr	r2, [sp, #8]
    349e:	429a      	cmp	r2, r3
    34a0:	d100      	bne.n	34a4 <usart_init+0xd0>
    34a2:	e09b      	b.n	35dc <usart_init+0x208>
    34a4:	2380      	movs	r3, #128	; 0x80
    34a6:	021b      	lsls	r3, r3, #8
    34a8:	429a      	cmp	r2, r3
    34aa:	d000      	beq.n	34ae <usart_init+0xda>
    34ac:	e123      	b.n	36f6 <usart_init+0x322>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    34ae:	2303      	movs	r3, #3
    34b0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    34b2:	2300      	movs	r3, #0
    34b4:	9307      	str	r3, [sp, #28]
    34b6:	e012      	b.n	34de <usart_init+0x10a>
			MCLK->APBDMASK.reg |= mask;
    34b8:	4992      	ldr	r1, [pc, #584]	; (3704 <usart_init+0x330>)
    34ba:	6a08      	ldr	r0, [r1, #32]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
    34bc:	3a04      	subs	r2, #4
    34be:	409a      	lsls	r2, r3
    34c0:	0013      	movs	r3, r2
    34c2:	4303      	orrs	r3, r0
    34c4:	620b      	str	r3, [r1, #32]
    34c6:	e7b4      	b.n	3432 <usart_init+0x5e>
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    34c8:	2018      	movs	r0, #24
    34ca:	e7d7      	b.n	347c <usart_init+0xa8>
	switch (config->sample_rate) {
    34cc:	2380      	movs	r3, #128	; 0x80
    34ce:	019b      	lsls	r3, r3, #6
    34d0:	429a      	cmp	r2, r3
    34d2:	d000      	beq.n	34d6 <usart_init+0x102>
    34d4:	e10f      	b.n	36f6 <usart_init+0x322>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    34d6:	2310      	movs	r3, #16
    34d8:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    34da:	3b0f      	subs	r3, #15
    34dc:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    34de:	6833      	ldr	r3, [r6, #0]
    34e0:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    34e2:	68f3      	ldr	r3, [r6, #12]
    34e4:	469b      	mov	fp, r3
		config->sample_adjustment |
    34e6:	6973      	ldr	r3, [r6, #20]
    34e8:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    34ea:	7e33      	ldrb	r3, [r6, #24]
    34ec:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    34ee:	2326      	movs	r3, #38	; 0x26
    34f0:	5cf3      	ldrb	r3, [r6, r3]
    34f2:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    34f4:	6873      	ldr	r3, [r6, #4]
    34f6:	4699      	mov	r9, r3
	switch (transfer_mode)
    34f8:	2b00      	cmp	r3, #0
    34fa:	d100      	bne.n	34fe <usart_init+0x12a>
    34fc:	e09b      	b.n	3636 <usart_init+0x262>
    34fe:	2380      	movs	r3, #128	; 0x80
    3500:	055b      	lsls	r3, r3, #21
    3502:	4599      	cmp	r9, r3
    3504:	d104      	bne.n	3510 <usart_init+0x13c>
			if (!config->use_external_clock) {
    3506:	2327      	movs	r3, #39	; 0x27
    3508:	5cf3      	ldrb	r3, [r6, r3]
    350a:	2b00      	cmp	r3, #0
    350c:	d100      	bne.n	3510 <usart_init+0x13c>
    350e:	e080      	b.n	3612 <usart_init+0x23e>
	if(config->encoding_format_enable) {
    3510:	7e73      	ldrb	r3, [r6, #25]
    3512:	2b00      	cmp	r3, #0
    3514:	d002      	beq.n	351c <usart_init+0x148>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    3516:	7eb3      	ldrb	r3, [r6, #26]
    3518:	4642      	mov	r2, r8
    351a:	7393      	strb	r3, [r2, #14]
	usart_hw->BAUD.reg = baud;
    351c:	230e      	movs	r3, #14
    351e:	aa06      	add	r2, sp, #24
    3520:	4694      	mov	ip, r2
    3522:	4463      	add	r3, ip
    3524:	881b      	ldrh	r3, [r3, #0]
    3526:	4642      	mov	r2, r8
    3528:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    352a:	9b05      	ldr	r3, [sp, #20]
    352c:	465a      	mov	r2, fp
    352e:	4313      	orrs	r3, r2
    3530:	9a03      	ldr	r2, [sp, #12]
    3532:	4313      	orrs	r3, r2
    3534:	464a      	mov	r2, r9
    3536:	4313      	orrs	r3, r2
    3538:	9f02      	ldr	r7, [sp, #8]
    353a:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    353c:	9b04      	ldr	r3, [sp, #16]
    353e:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    3540:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    3542:	4653      	mov	r3, sl
    3544:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    3546:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    3548:	2327      	movs	r3, #39	; 0x27
    354a:	5cf3      	ldrb	r3, [r6, r3]
    354c:	2b00      	cmp	r3, #0
    354e:	d101      	bne.n	3554 <usart_init+0x180>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    3550:	3304      	adds	r3, #4
    3552:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    3554:	7e73      	ldrb	r3, [r6, #25]
    3556:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    3558:	7f32      	ldrb	r2, [r6, #28]
    355a:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    355c:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    355e:	7f72      	ldrb	r2, [r6, #29]
    3560:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    3562:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    3564:	2224      	movs	r2, #36	; 0x24
    3566:	5cb2      	ldrb	r2, [r6, r2]
    3568:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    356a:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    356c:	2225      	movs	r2, #37	; 0x25
    356e:	5cb2      	ldrb	r2, [r6, r2]
    3570:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    3572:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    3574:	7ab1      	ldrb	r1, [r6, #10]
    3576:	7af2      	ldrb	r2, [r6, #11]
    3578:	4311      	orrs	r1, r2
    357a:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    357c:	8933      	ldrh	r3, [r6, #8]
    357e:	2bff      	cmp	r3, #255	; 0xff
    3580:	d07d      	beq.n	367e <usart_init+0x2aa>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    3582:	2280      	movs	r2, #128	; 0x80
    3584:	0452      	lsls	r2, r2, #17
    3586:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    3588:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    358a:	232c      	movs	r3, #44	; 0x2c
    358c:	5cf3      	ldrb	r3, [r6, r3]
    358e:	2b00      	cmp	r3, #0
    3590:	d103      	bne.n	359a <usart_init+0x1c6>
    3592:	4b60      	ldr	r3, [pc, #384]	; (3714 <usart_init+0x340>)
    3594:	789b      	ldrb	r3, [r3, #2]
    3596:	079b      	lsls	r3, r3, #30
    3598:	d501      	bpl.n	359e <usart_init+0x1ca>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    359a:	2380      	movs	r3, #128	; 0x80
    359c:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    359e:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    35a0:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    35a2:	2b00      	cmp	r3, #0
    35a4:	d1fc      	bne.n	35a0 <usart_init+0x1cc>
	usart_hw->CTRLB.reg = ctrlb;
    35a6:	4643      	mov	r3, r8
    35a8:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    35aa:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    35ac:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    35ae:	2b00      	cmp	r3, #0
    35b0:	d1fc      	bne.n	35ac <usart_init+0x1d8>
	usart_hw->CTRLA.reg = ctrla;
    35b2:	4643      	mov	r3, r8
    35b4:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    35b6:	ab0e      	add	r3, sp, #56	; 0x38
    35b8:	2280      	movs	r2, #128	; 0x80
    35ba:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    35bc:	2200      	movs	r2, #0
    35be:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    35c0:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    35c2:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    35c4:	6b33      	ldr	r3, [r6, #48]	; 0x30
    35c6:	930a      	str	r3, [sp, #40]	; 0x28
    35c8:	6b73      	ldr	r3, [r6, #52]	; 0x34
    35ca:	930b      	str	r3, [sp, #44]	; 0x2c
    35cc:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    35ce:	930c      	str	r3, [sp, #48]	; 0x30
    35d0:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    35d2:	9302      	str	r3, [sp, #8]
    35d4:	930d      	str	r3, [sp, #52]	; 0x34
    35d6:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    35d8:	ae0a      	add	r6, sp, #40	; 0x28
    35da:	e05e      	b.n	369a <usart_init+0x2c6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    35dc:	2308      	movs	r3, #8
    35de:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    35e0:	3b07      	subs	r3, #7
    35e2:	9307      	str	r3, [sp, #28]
    35e4:	e77b      	b.n	34de <usart_init+0x10a>
	ctrla = (uint32_t)config->data_order |
    35e6:	6833      	ldr	r3, [r6, #0]
    35e8:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    35ea:	68f3      	ldr	r3, [r6, #12]
    35ec:	469b      	mov	fp, r3
		config->sample_adjustment |
    35ee:	6973      	ldr	r3, [r6, #20]
    35f0:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    35f2:	7e33      	ldrb	r3, [r6, #24]
    35f4:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    35f6:	2326      	movs	r3, #38	; 0x26
    35f8:	5cf3      	ldrb	r3, [r6, r3]
    35fa:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    35fc:	6873      	ldr	r3, [r6, #4]
    35fe:	4699      	mov	r9, r3
	switch (transfer_mode)
    3600:	2b00      	cmp	r3, #0
    3602:	d014      	beq.n	362e <usart_init+0x25a>
    3604:	2380      	movs	r3, #128	; 0x80
    3606:	055b      	lsls	r3, r3, #21
    3608:	4599      	cmp	r9, r3
    360a:	d100      	bne.n	360e <usart_init+0x23a>
    360c:	e77b      	b.n	3506 <usart_init+0x132>
	enum status_code status_code = STATUS_OK;
    360e:	2000      	movs	r0, #0
    3610:	e020      	b.n	3654 <usart_init+0x280>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    3612:	6a33      	ldr	r3, [r6, #32]
    3614:	001f      	movs	r7, r3
    3616:	b2c0      	uxtb	r0, r0
    3618:	4b3f      	ldr	r3, [pc, #252]	; (3718 <usart_init+0x344>)
    361a:	4798      	blx	r3
    361c:	0001      	movs	r1, r0
    361e:	220e      	movs	r2, #14
    3620:	ab06      	add	r3, sp, #24
    3622:	469c      	mov	ip, r3
    3624:	4462      	add	r2, ip
    3626:	0038      	movs	r0, r7
    3628:	4b3c      	ldr	r3, [pc, #240]	; (371c <usart_init+0x348>)
    362a:	4798      	blx	r3
    362c:	e012      	b.n	3654 <usart_init+0x280>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    362e:	2308      	movs	r3, #8
    3630:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3632:	2300      	movs	r3, #0
    3634:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    3636:	2327      	movs	r3, #39	; 0x27
    3638:	5cf3      	ldrb	r3, [r6, r3]
    363a:	2b00      	cmp	r3, #0
    363c:	d00e      	beq.n	365c <usart_init+0x288>
				status_code =
    363e:	9b06      	ldr	r3, [sp, #24]
    3640:	9300      	str	r3, [sp, #0]
    3642:	9b07      	ldr	r3, [sp, #28]
    3644:	220e      	movs	r2, #14
    3646:	a906      	add	r1, sp, #24
    3648:	468c      	mov	ip, r1
    364a:	4462      	add	r2, ip
    364c:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    364e:	6a30      	ldr	r0, [r6, #32]
    3650:	4f33      	ldr	r7, [pc, #204]	; (3720 <usart_init+0x34c>)
    3652:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    3654:	2800      	cmp	r0, #0
    3656:	d000      	beq.n	365a <usart_init+0x286>
    3658:	e6d4      	b.n	3404 <usart_init+0x30>
    365a:	e759      	b.n	3510 <usart_init+0x13c>
						_sercom_get_async_baud_val(config->baudrate,
    365c:	6a33      	ldr	r3, [r6, #32]
    365e:	001f      	movs	r7, r3
    3660:	b2c0      	uxtb	r0, r0
    3662:	4b2d      	ldr	r3, [pc, #180]	; (3718 <usart_init+0x344>)
    3664:	4798      	blx	r3
    3666:	0001      	movs	r1, r0
				status_code =
    3668:	9b06      	ldr	r3, [sp, #24]
    366a:	9300      	str	r3, [sp, #0]
    366c:	9b07      	ldr	r3, [sp, #28]
    366e:	220e      	movs	r2, #14
    3670:	a806      	add	r0, sp, #24
    3672:	4684      	mov	ip, r0
    3674:	4462      	add	r2, ip
    3676:	0038      	movs	r0, r7
    3678:	4f29      	ldr	r7, [pc, #164]	; (3720 <usart_init+0x34c>)
    367a:	47b8      	blx	r7
    367c:	e7ea      	b.n	3654 <usart_init+0x280>
		if(config->lin_slave_enable) {
    367e:	7ef3      	ldrb	r3, [r6, #27]
    3680:	2b00      	cmp	r3, #0
    3682:	d082      	beq.n	358a <usart_init+0x1b6>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    3684:	2380      	movs	r3, #128	; 0x80
    3686:	04db      	lsls	r3, r3, #19
    3688:	431f      	orrs	r7, r3
    368a:	e77e      	b.n	358a <usart_init+0x1b6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    368c:	0020      	movs	r0, r4
    368e:	4b25      	ldr	r3, [pc, #148]	; (3724 <usart_init+0x350>)
    3690:	4798      	blx	r3
    3692:	e007      	b.n	36a4 <usart_init+0x2d0>
    3694:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    3696:	2f04      	cmp	r7, #4
    3698:	d00d      	beq.n	36b6 <usart_init+0x2e2>
    369a:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    369c:	00bb      	lsls	r3, r7, #2
    369e:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    36a0:	2800      	cmp	r0, #0
    36a2:	d0f3      	beq.n	368c <usart_init+0x2b8>
		if (current_pinmux != PINMUX_UNUSED) {
    36a4:	1c43      	adds	r3, r0, #1
    36a6:	d0f5      	beq.n	3694 <usart_init+0x2c0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    36a8:	a90e      	add	r1, sp, #56	; 0x38
    36aa:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    36ac:	0c00      	lsrs	r0, r0, #16
    36ae:	b2c0      	uxtb	r0, r0
    36b0:	4b1d      	ldr	r3, [pc, #116]	; (3728 <usart_init+0x354>)
    36b2:	4798      	blx	r3
    36b4:	e7ee      	b.n	3694 <usart_init+0x2c0>
		module->callback[i]            = NULL;
    36b6:	2300      	movs	r3, #0
    36b8:	60eb      	str	r3, [r5, #12]
    36ba:	612b      	str	r3, [r5, #16]
    36bc:	616b      	str	r3, [r5, #20]
    36be:	61ab      	str	r3, [r5, #24]
    36c0:	61eb      	str	r3, [r5, #28]
    36c2:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    36c4:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    36c6:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    36c8:	2200      	movs	r2, #0
    36ca:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    36cc:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    36ce:	3330      	adds	r3, #48	; 0x30
    36d0:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    36d2:	3301      	adds	r3, #1
    36d4:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    36d6:	3301      	adds	r3, #1
    36d8:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    36da:	3301      	adds	r3, #1
    36dc:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    36de:	6828      	ldr	r0, [r5, #0]
    36e0:	4b07      	ldr	r3, [pc, #28]	; (3700 <usart_init+0x32c>)
    36e2:	4798      	blx	r3
    36e4:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    36e6:	4911      	ldr	r1, [pc, #68]	; (372c <usart_init+0x358>)
    36e8:	4b11      	ldr	r3, [pc, #68]	; (3730 <usart_init+0x35c>)
    36ea:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    36ec:	00a4      	lsls	r4, r4, #2
    36ee:	4b11      	ldr	r3, [pc, #68]	; (3734 <usart_init+0x360>)
    36f0:	50e5      	str	r5, [r4, r3]
	return status_code;
    36f2:	2000      	movs	r0, #0
    36f4:	e686      	b.n	3404 <usart_init+0x30>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    36f6:	2310      	movs	r3, #16
    36f8:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    36fa:	2300      	movs	r3, #0
    36fc:	9307      	str	r3, [sp, #28]
    36fe:	e6ee      	b.n	34de <usart_init+0x10a>
    3700:	00002efd 	.word	0x00002efd
    3704:	40000400 	.word	0x40000400
    3708:	000041f9 	.word	0x000041f9
    370c:	00004189 	.word	0x00004189
    3710:	00002d55 	.word	0x00002d55
    3714:	41002000 	.word	0x41002000
    3718:	0000421d 	.word	0x0000421d
    371c:	00002c97 	.word	0x00002c97
    3720:	00002cc1 	.word	0x00002cc1
    3724:	00002da1 	.word	0x00002da1
    3728:	000042f5 	.word	0x000042f5
    372c:	0000391d 	.word	0x0000391d
    3730:	00002f39 	.word	0x00002f39
    3734:	20001170 	.word	0x20001170

00003738 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    3738:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    373a:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    373c:	2a00      	cmp	r2, #0
    373e:	d101      	bne.n	3744 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    3740:	0018      	movs	r0, r3
    3742:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    3744:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    3746:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    3748:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    374a:	2a00      	cmp	r2, #0
    374c:	d1f8      	bne.n	3740 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    374e:	6802      	ldr	r2, [r0, #0]
	usart_hw->DATA.reg = tx_data;
    3750:	8511      	strh	r1, [r2, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    3752:	2102      	movs	r1, #2
    3754:	7e13      	ldrb	r3, [r2, #24]
    3756:	420b      	tst	r3, r1
    3758:	d0fc      	beq.n	3754 <usart_write_wait+0x1c>
	return STATUS_OK;
    375a:	2300      	movs	r3, #0
    375c:	e7f0      	b.n	3740 <usart_write_wait+0x8>

0000375e <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    375e:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    3760:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    3762:	2a00      	cmp	r2, #0
    3764:	d101      	bne.n	376a <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    3766:	0018      	movs	r0, r3
    3768:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    376a:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    376c:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    376e:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    3770:	2a00      	cmp	r2, #0
    3772:	d1f8      	bne.n	3766 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    3774:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    3776:	7e10      	ldrb	r0, [r2, #24]
    3778:	0740      	lsls	r0, r0, #29
    377a:	d5f4      	bpl.n	3766 <usart_read_wait+0x8>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    377c:	8b53      	ldrh	r3, [r2, #26]
    377e:	b2db      	uxtb	r3, r3
	if (error_code) {
    3780:	0698      	lsls	r0, r3, #26
    3782:	d01d      	beq.n	37c0 <usart_read_wait+0x62>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    3784:	0798      	lsls	r0, r3, #30
    3786:	d503      	bpl.n	3790 <usart_read_wait+0x32>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    3788:	2302      	movs	r3, #2
    378a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    378c:	3318      	adds	r3, #24
    378e:	e7ea      	b.n	3766 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    3790:	0758      	lsls	r0, r3, #29
    3792:	d503      	bpl.n	379c <usart_read_wait+0x3e>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    3794:	2304      	movs	r3, #4
    3796:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    3798:	331a      	adds	r3, #26
    379a:	e7e4      	b.n	3766 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    379c:	07d8      	lsls	r0, r3, #31
    379e:	d503      	bpl.n	37a8 <usart_read_wait+0x4a>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    37a0:	2301      	movs	r3, #1
    37a2:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    37a4:	3312      	adds	r3, #18
    37a6:	e7de      	b.n	3766 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    37a8:	06d8      	lsls	r0, r3, #27
    37aa:	d503      	bpl.n	37b4 <usart_read_wait+0x56>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    37ac:	2310      	movs	r3, #16
    37ae:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    37b0:	3332      	adds	r3, #50	; 0x32
    37b2:	e7d8      	b.n	3766 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    37b4:	069b      	lsls	r3, r3, #26
    37b6:	d503      	bpl.n	37c0 <usart_read_wait+0x62>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    37b8:	2320      	movs	r3, #32
    37ba:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    37bc:	3321      	adds	r3, #33	; 0x21
    37be:	e7d2      	b.n	3766 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    37c0:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    37c2:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    37c4:	2300      	movs	r3, #0
    37c6:	e7ce      	b.n	3766 <usart_read_wait+0x8>

000037c8 <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    37c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    37ca:	46ce      	mov	lr, r9
    37cc:	4647      	mov	r7, r8
    37ce:	b580      	push	{r7, lr}
    37d0:	b083      	sub	sp, #12
    37d2:	0005      	movs	r5, r0
    37d4:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    37d6:	2017      	movs	r0, #23
	if (length == 0) {
    37d8:	2a00      	cmp	r2, #0
    37da:	d104      	bne.n	37e6 <usart_write_buffer_wait+0x1e>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    37dc:	b003      	add	sp, #12
    37de:	bc0c      	pop	{r2, r3}
    37e0:	4690      	mov	r8, r2
    37e2:	4699      	mov	r9, r3
    37e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->transmitter_enabled)) {
    37e6:	79eb      	ldrb	r3, [r5, #7]
		return STATUS_ERR_DENIED;
    37e8:	3005      	adds	r0, #5
	if (!(module->transmitter_enabled)) {
    37ea:	2b00      	cmp	r3, #0
    37ec:	d0f6      	beq.n	37dc <usart_write_buffer_wait+0x14>
	SercomUsart *const usart_hw = &(module->hw->USART);
    37ee:	682c      	ldr	r4, [r5, #0]
	while (length--) {
    37f0:	3a01      	subs	r2, #1
    37f2:	b293      	uxth	r3, r2
    37f4:	4699      	mov	r9, r3
    37f6:	2600      	movs	r6, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    37f8:	2701      	movs	r7, #1
	while (length--) {
    37fa:	4b20      	ldr	r3, [pc, #128]	; (387c <usart_write_buffer_wait+0xb4>)
    37fc:	4698      	mov	r8, r3
    37fe:	e011      	b.n	3824 <usart_write_buffer_wait+0x5c>
		uint16_t data_to_send = tx_data[tx_pos++];
    3800:	1c73      	adds	r3, r6, #1
    3802:	b29b      	uxth	r3, r3
    3804:	9a01      	ldr	r2, [sp, #4]
    3806:	5d91      	ldrb	r1, [r2, r6]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    3808:	796a      	ldrb	r2, [r5, #5]
    380a:	2a01      	cmp	r2, #1
    380c:	d017      	beq.n	383e <usart_write_buffer_wait+0x76>
		uint16_t data_to_send = tx_data[tx_pos++];
    380e:	b289      	uxth	r1, r1
    3810:	001e      	movs	r6, r3
		usart_write_wait(module, data_to_send);
    3812:	0028      	movs	r0, r5
    3814:	4b1a      	ldr	r3, [pc, #104]	; (3880 <usart_write_buffer_wait+0xb8>)
    3816:	4798      	blx	r3
	while (length--) {
    3818:	464b      	mov	r3, r9
    381a:	3b01      	subs	r3, #1
    381c:	b29b      	uxth	r3, r3
    381e:	4699      	mov	r9, r3
    3820:	4543      	cmp	r3, r8
    3822:	d013      	beq.n	384c <usart_write_buffer_wait+0x84>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    3824:	7e23      	ldrb	r3, [r4, #24]
    3826:	423b      	tst	r3, r7
    3828:	d1ea      	bne.n	3800 <usart_write_buffer_wait+0x38>
    382a:	4b14      	ldr	r3, [pc, #80]	; (387c <usart_write_buffer_wait+0xb4>)
    382c:	7e22      	ldrb	r2, [r4, #24]
    382e:	423a      	tst	r2, r7
    3830:	d1e6      	bne.n	3800 <usart_write_buffer_wait+0x38>
			} else if (i == USART_TIMEOUT) {
    3832:	2b01      	cmp	r3, #1
    3834:	d019      	beq.n	386a <usart_write_buffer_wait+0xa2>
    3836:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    3838:	2b00      	cmp	r3, #0
    383a:	d1f7      	bne.n	382c <usart_write_buffer_wait+0x64>
    383c:	e7e0      	b.n	3800 <usart_write_buffer_wait+0x38>
			data_to_send |= (tx_data[tx_pos++] << 8);
    383e:	3602      	adds	r6, #2
    3840:	b2b6      	uxth	r6, r6
    3842:	9a01      	ldr	r2, [sp, #4]
    3844:	5cd3      	ldrb	r3, [r2, r3]
    3846:	021b      	lsls	r3, r3, #8
    3848:	4319      	orrs	r1, r3
    384a:	e7e2      	b.n	3812 <usart_write_buffer_wait+0x4a>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    384c:	7e23      	ldrb	r3, [r4, #24]
    384e:	079b      	lsls	r3, r3, #30
    3850:	d40d      	bmi.n	386e <usart_write_buffer_wait+0xa6>
    3852:	4b0a      	ldr	r3, [pc, #40]	; (387c <usart_write_buffer_wait+0xb4>)
    3854:	2102      	movs	r1, #2
    3856:	7e22      	ldrb	r2, [r4, #24]
    3858:	420a      	tst	r2, r1
    385a:	d10a      	bne.n	3872 <usart_write_buffer_wait+0xaa>
		} else if (i == USART_TIMEOUT) {
    385c:	2b01      	cmp	r3, #1
    385e:	d00a      	beq.n	3876 <usart_write_buffer_wait+0xae>
    3860:	3b01      	subs	r3, #1
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    3862:	2b00      	cmp	r3, #0
    3864:	d1f7      	bne.n	3856 <usart_write_buffer_wait+0x8e>
	return STATUS_OK;
    3866:	2000      	movs	r0, #0
    3868:	e7b8      	b.n	37dc <usart_write_buffer_wait+0x14>
				return STATUS_ERR_TIMEOUT;
    386a:	2012      	movs	r0, #18
    386c:	e7b6      	b.n	37dc <usart_write_buffer_wait+0x14>
	return STATUS_OK;
    386e:	2000      	movs	r0, #0
    3870:	e7b4      	b.n	37dc <usart_write_buffer_wait+0x14>
    3872:	2000      	movs	r0, #0
    3874:	e7b2      	b.n	37dc <usart_write_buffer_wait+0x14>
			return STATUS_ERR_TIMEOUT;
    3876:	2012      	movs	r0, #18
    3878:	e7b0      	b.n	37dc <usart_write_buffer_wait+0x14>
    387a:	46c0      	nop			; (mov r8, r8)
    387c:	0000ffff 	.word	0x0000ffff
    3880:	00003739 	.word	0x00003739

00003884 <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    3884:	b5f0      	push	{r4, r5, r6, r7, lr}
    3886:	46d6      	mov	lr, sl
    3888:	b500      	push	{lr}
    388a:	b084      	sub	sp, #16
    388c:	0004      	movs	r4, r0
    388e:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    3890:	2017      	movs	r0, #23
	if (length == 0) {
    3892:	2a00      	cmp	r2, #0
    3894:	d103      	bne.n	389e <usart_read_buffer_wait+0x1a>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    3896:	b004      	add	sp, #16
    3898:	bc04      	pop	{r2}
    389a:	4692      	mov	sl, r2
    389c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->receiver_enabled)) {
    389e:	79a3      	ldrb	r3, [r4, #6]
		return STATUS_ERR_DENIED;
    38a0:	3005      	adds	r0, #5
	if (!(module->receiver_enabled)) {
    38a2:	2b00      	cmp	r3, #0
    38a4:	d0f7      	beq.n	3896 <usart_read_buffer_wait+0x12>
	SercomUsart *const usart_hw = &(module->hw->USART);
    38a6:	6826      	ldr	r6, [r4, #0]
	while (length--) {
    38a8:	3a01      	subs	r2, #1
    38aa:	b293      	uxth	r3, r2
    38ac:	469a      	mov	sl, r3
    38ae:	2500      	movs	r5, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    38b0:	2704      	movs	r7, #4
    38b2:	e019      	b.n	38e8 <usart_read_buffer_wait+0x64>
		uint16_t received_data = 0;
    38b4:	2300      	movs	r3, #0
    38b6:	aa02      	add	r2, sp, #8
    38b8:	80d3      	strh	r3, [r2, #6]
		retval = usart_read_wait(module, &received_data);
    38ba:	1d91      	adds	r1, r2, #6
    38bc:	0020      	movs	r0, r4
    38be:	4b15      	ldr	r3, [pc, #84]	; (3914 <usart_read_buffer_wait+0x90>)
    38c0:	4798      	blx	r3
		if (retval != STATUS_OK) {
    38c2:	2800      	cmp	r0, #0
    38c4:	d1e7      	bne.n	3896 <usart_read_buffer_wait+0x12>
		rx_data[rx_pos++] = received_data;
    38c6:	1c69      	adds	r1, r5, #1
    38c8:	b289      	uxth	r1, r1
    38ca:	ab02      	add	r3, sp, #8
    38cc:	88db      	ldrh	r3, [r3, #6]
    38ce:	9a01      	ldr	r2, [sp, #4]
    38d0:	5553      	strb	r3, [r2, r5]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    38d2:	7962      	ldrb	r2, [r4, #5]
    38d4:	2a01      	cmp	r2, #1
    38d6:	d014      	beq.n	3902 <usart_read_buffer_wait+0x7e>
		rx_data[rx_pos++] = received_data;
    38d8:	000d      	movs	r5, r1
	while (length--) {
    38da:	4653      	mov	r3, sl
    38dc:	3b01      	subs	r3, #1
    38de:	b29b      	uxth	r3, r3
    38e0:	469a      	mov	sl, r3
    38e2:	4b0d      	ldr	r3, [pc, #52]	; (3918 <usart_read_buffer_wait+0x94>)
    38e4:	459a      	cmp	sl, r3
    38e6:	d0d6      	beq.n	3896 <usart_read_buffer_wait+0x12>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    38e8:	7e33      	ldrb	r3, [r6, #24]
    38ea:	423b      	tst	r3, r7
    38ec:	d1e2      	bne.n	38b4 <usart_read_buffer_wait+0x30>
    38ee:	4b0a      	ldr	r3, [pc, #40]	; (3918 <usart_read_buffer_wait+0x94>)
    38f0:	7e32      	ldrb	r2, [r6, #24]
    38f2:	423a      	tst	r2, r7
    38f4:	d1de      	bne.n	38b4 <usart_read_buffer_wait+0x30>
			} else if (i == USART_TIMEOUT) {
    38f6:	2b01      	cmp	r3, #1
    38f8:	d009      	beq.n	390e <usart_read_buffer_wait+0x8a>
    38fa:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    38fc:	2b00      	cmp	r3, #0
    38fe:	d1f7      	bne.n	38f0 <usart_read_buffer_wait+0x6c>
    3900:	e7d8      	b.n	38b4 <usart_read_buffer_wait+0x30>
			rx_data[rx_pos++] = (received_data >> 8);
    3902:	3502      	adds	r5, #2
    3904:	b2ad      	uxth	r5, r5
    3906:	0a1b      	lsrs	r3, r3, #8
    3908:	9a01      	ldr	r2, [sp, #4]
    390a:	5453      	strb	r3, [r2, r1]
    390c:	e7e5      	b.n	38da <usart_read_buffer_wait+0x56>
				return STATUS_ERR_TIMEOUT;
    390e:	2012      	movs	r0, #18
    3910:	e7c1      	b.n	3896 <usart_read_buffer_wait+0x12>
    3912:	46c0      	nop			; (mov r8, r8)
    3914:	0000375f 	.word	0x0000375f
    3918:	0000ffff 	.word	0x0000ffff

0000391c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    391c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    391e:	0080      	lsls	r0, r0, #2
    3920:	4b62      	ldr	r3, [pc, #392]	; (3aac <_usart_interrupt_handler+0x190>)
    3922:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    3924:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3926:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    3928:	2b00      	cmp	r3, #0
    392a:	d1fc      	bne.n	3926 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    392c:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    392e:	7da6      	ldrb	r6, [r4, #22]
    3930:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    3932:	2330      	movs	r3, #48	; 0x30
    3934:	5ceb      	ldrb	r3, [r5, r3]
    3936:	2231      	movs	r2, #49	; 0x31
    3938:	5caf      	ldrb	r7, [r5, r2]
    393a:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    393c:	07f3      	lsls	r3, r6, #31
    393e:	d522      	bpl.n	3986 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    3940:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    3942:	b29b      	uxth	r3, r3
    3944:	2b00      	cmp	r3, #0
    3946:	d01c      	beq.n	3982 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    3948:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    394a:	7813      	ldrb	r3, [r2, #0]
    394c:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    394e:	1c51      	adds	r1, r2, #1
    3950:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    3952:	7969      	ldrb	r1, [r5, #5]
    3954:	2901      	cmp	r1, #1
    3956:	d00e      	beq.n	3976 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    3958:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    395a:	05db      	lsls	r3, r3, #23
    395c:	0ddb      	lsrs	r3, r3, #23
    395e:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    3960:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    3962:	3b01      	subs	r3, #1
    3964:	b29b      	uxth	r3, r3
    3966:	85eb      	strh	r3, [r5, #46]	; 0x2e
    3968:	2b00      	cmp	r3, #0
    396a:	d10c      	bne.n	3986 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    396c:	3301      	adds	r3, #1
    396e:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    3970:	3301      	adds	r3, #1
    3972:	75a3      	strb	r3, [r4, #22]
    3974:	e007      	b.n	3986 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    3976:	7851      	ldrb	r1, [r2, #1]
    3978:	0209      	lsls	r1, r1, #8
    397a:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    397c:	3202      	adds	r2, #2
    397e:	62aa      	str	r2, [r5, #40]	; 0x28
    3980:	e7eb      	b.n	395a <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    3982:	2301      	movs	r3, #1
    3984:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    3986:	07b3      	lsls	r3, r6, #30
    3988:	d506      	bpl.n	3998 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    398a:	2302      	movs	r3, #2
    398c:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    398e:	2200      	movs	r2, #0
    3990:	3331      	adds	r3, #49	; 0x31
    3992:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    3994:	07fb      	lsls	r3, r7, #31
    3996:	d41a      	bmi.n	39ce <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    3998:	0773      	lsls	r3, r6, #29
    399a:	d565      	bpl.n	3a68 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    399c:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    399e:	b29b      	uxth	r3, r3
    39a0:	2b00      	cmp	r3, #0
    39a2:	d05f      	beq.n	3a64 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    39a4:	8b63      	ldrh	r3, [r4, #26]
    39a6:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    39a8:	071a      	lsls	r2, r3, #28
    39aa:	d414      	bmi.n	39d6 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    39ac:	223f      	movs	r2, #63	; 0x3f
    39ae:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    39b0:	2b00      	cmp	r3, #0
    39b2:	d034      	beq.n	3a1e <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    39b4:	079a      	lsls	r2, r3, #30
    39b6:	d511      	bpl.n	39dc <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    39b8:	221a      	movs	r2, #26
    39ba:	2332      	movs	r3, #50	; 0x32
    39bc:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    39be:	3b30      	subs	r3, #48	; 0x30
    39c0:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    39c2:	077b      	lsls	r3, r7, #29
    39c4:	d550      	bpl.n	3a68 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    39c6:	0028      	movs	r0, r5
    39c8:	696b      	ldr	r3, [r5, #20]
    39ca:	4798      	blx	r3
    39cc:	e04c      	b.n	3a68 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    39ce:	0028      	movs	r0, r5
    39d0:	68eb      	ldr	r3, [r5, #12]
    39d2:	4798      	blx	r3
    39d4:	e7e0      	b.n	3998 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    39d6:	2237      	movs	r2, #55	; 0x37
    39d8:	4013      	ands	r3, r2
    39da:	e7e9      	b.n	39b0 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    39dc:	075a      	lsls	r2, r3, #29
    39de:	d505      	bpl.n	39ec <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    39e0:	221e      	movs	r2, #30
    39e2:	2332      	movs	r3, #50	; 0x32
    39e4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    39e6:	3b2e      	subs	r3, #46	; 0x2e
    39e8:	8363      	strh	r3, [r4, #26]
    39ea:	e7ea      	b.n	39c2 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    39ec:	07da      	lsls	r2, r3, #31
    39ee:	d505      	bpl.n	39fc <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    39f0:	2213      	movs	r2, #19
    39f2:	2332      	movs	r3, #50	; 0x32
    39f4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    39f6:	3b31      	subs	r3, #49	; 0x31
    39f8:	8363      	strh	r3, [r4, #26]
    39fa:	e7e2      	b.n	39c2 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    39fc:	06da      	lsls	r2, r3, #27
    39fe:	d505      	bpl.n	3a0c <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    3a00:	2242      	movs	r2, #66	; 0x42
    3a02:	2332      	movs	r3, #50	; 0x32
    3a04:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    3a06:	3b22      	subs	r3, #34	; 0x22
    3a08:	8363      	strh	r3, [r4, #26]
    3a0a:	e7da      	b.n	39c2 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    3a0c:	2220      	movs	r2, #32
    3a0e:	421a      	tst	r2, r3
    3a10:	d0d7      	beq.n	39c2 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    3a12:	3221      	adds	r2, #33	; 0x21
    3a14:	2332      	movs	r3, #50	; 0x32
    3a16:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    3a18:	3b12      	subs	r3, #18
    3a1a:	8363      	strh	r3, [r4, #26]
    3a1c:	e7d1      	b.n	39c2 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    3a1e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    3a20:	05db      	lsls	r3, r3, #23
    3a22:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    3a24:	b2da      	uxtb	r2, r3
    3a26:	6a69      	ldr	r1, [r5, #36]	; 0x24
    3a28:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    3a2a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    3a2c:	1c51      	adds	r1, r2, #1
    3a2e:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    3a30:	7969      	ldrb	r1, [r5, #5]
    3a32:	2901      	cmp	r1, #1
    3a34:	d010      	beq.n	3a58 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    3a36:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    3a38:	3b01      	subs	r3, #1
    3a3a:	b29b      	uxth	r3, r3
    3a3c:	85ab      	strh	r3, [r5, #44]	; 0x2c
    3a3e:	2b00      	cmp	r3, #0
    3a40:	d112      	bne.n	3a68 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    3a42:	3304      	adds	r3, #4
    3a44:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    3a46:	2200      	movs	r2, #0
    3a48:	332e      	adds	r3, #46	; 0x2e
    3a4a:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    3a4c:	07bb      	lsls	r3, r7, #30
    3a4e:	d50b      	bpl.n	3a68 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    3a50:	0028      	movs	r0, r5
    3a52:	692b      	ldr	r3, [r5, #16]
    3a54:	4798      	blx	r3
    3a56:	e007      	b.n	3a68 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    3a58:	0a1b      	lsrs	r3, r3, #8
    3a5a:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    3a5c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    3a5e:	3301      	adds	r3, #1
    3a60:	626b      	str	r3, [r5, #36]	; 0x24
    3a62:	e7e8      	b.n	3a36 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    3a64:	2304      	movs	r3, #4
    3a66:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    3a68:	06f3      	lsls	r3, r6, #27
    3a6a:	d504      	bpl.n	3a76 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    3a6c:	2310      	movs	r3, #16
    3a6e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    3a70:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    3a72:	06fb      	lsls	r3, r7, #27
    3a74:	d40e      	bmi.n	3a94 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    3a76:	06b3      	lsls	r3, r6, #26
    3a78:	d504      	bpl.n	3a84 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    3a7a:	2320      	movs	r3, #32
    3a7c:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    3a7e:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    3a80:	073b      	lsls	r3, r7, #28
    3a82:	d40b      	bmi.n	3a9c <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    3a84:	0733      	lsls	r3, r6, #28
    3a86:	d504      	bpl.n	3a92 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    3a88:	2308      	movs	r3, #8
    3a8a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    3a8c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    3a8e:	06bb      	lsls	r3, r7, #26
    3a90:	d408      	bmi.n	3aa4 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    3a92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    3a94:	0028      	movs	r0, r5
    3a96:	69eb      	ldr	r3, [r5, #28]
    3a98:	4798      	blx	r3
    3a9a:	e7ec      	b.n	3a76 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    3a9c:	0028      	movs	r0, r5
    3a9e:	69ab      	ldr	r3, [r5, #24]
    3aa0:	4798      	blx	r3
    3aa2:	e7ef      	b.n	3a84 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    3aa4:	6a2b      	ldr	r3, [r5, #32]
    3aa6:	0028      	movs	r0, r5
    3aa8:	4798      	blx	r3
}
    3aaa:	e7f2      	b.n	3a92 <_usart_interrupt_handler+0x176>
    3aac:	20001170 	.word	0x20001170

00003ab0 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    3ab0:	b510      	push	{r4, lr}
	switch (clock_source) {
    3ab2:	2808      	cmp	r0, #8
    3ab4:	d803      	bhi.n	3abe <system_clock_source_get_hz+0xe>
    3ab6:	0080      	lsls	r0, r0, #2
    3ab8:	4b1c      	ldr	r3, [pc, #112]	; (3b2c <system_clock_source_get_hz+0x7c>)
    3aba:	581b      	ldr	r3, [r3, r0]
    3abc:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    3abe:	2000      	movs	r0, #0
    3ac0:	e032      	b.n	3b28 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    3ac2:	4b1b      	ldr	r3, [pc, #108]	; (3b30 <system_clock_source_get_hz+0x80>)
    3ac4:	6918      	ldr	r0, [r3, #16]
    3ac6:	e02f      	b.n	3b28 <system_clock_source_get_hz+0x78>
		return (OSCCTRL->OSC16MCTRL.bit.FSEL+1)*4000000UL;
    3ac8:	4b1a      	ldr	r3, [pc, #104]	; (3b34 <system_clock_source_get_hz+0x84>)
    3aca:	7d18      	ldrb	r0, [r3, #20]
    3acc:	0700      	lsls	r0, r0, #28
    3ace:	0f80      	lsrs	r0, r0, #30
    3ad0:	1c43      	adds	r3, r0, #1
    3ad2:	4819      	ldr	r0, [pc, #100]	; (3b38 <system_clock_source_get_hz+0x88>)
    3ad4:	4358      	muls	r0, r3
    3ad6:	e027      	b.n	3b28 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    3ad8:	4b15      	ldr	r3, [pc, #84]	; (3b30 <system_clock_source_get_hz+0x80>)
    3ada:	6958      	ldr	r0, [r3, #20]
    3adc:	e024      	b.n	3b28 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
    3ade:	4b14      	ldr	r3, [pc, #80]	; (3b30 <system_clock_source_get_hz+0x80>)
    3ae0:	681b      	ldr	r3, [r3, #0]
			return 0;
    3ae2:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
    3ae4:	079b      	lsls	r3, r3, #30
    3ae6:	d51f      	bpl.n	3b28 <system_clock_source_get_hz+0x78>
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    3ae8:	4912      	ldr	r1, [pc, #72]	; (3b34 <system_clock_source_get_hz+0x84>)
    3aea:	2280      	movs	r2, #128	; 0x80
    3aec:	0052      	lsls	r2, r2, #1
    3aee:	68cb      	ldr	r3, [r1, #12]
    3af0:	4213      	tst	r3, r2
    3af2:	d0fc      	beq.n	3aee <system_clock_source_get_hz+0x3e>
		if (_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_MODE) {
    3af4:	4b0e      	ldr	r3, [pc, #56]	; (3b30 <system_clock_source_get_hz+0x80>)
    3af6:	681b      	ldr	r3, [r3, #0]
    3af8:	075b      	lsls	r3, r3, #29
    3afa:	d401      	bmi.n	3b00 <system_clock_source_get_hz+0x50>
		return 48000000UL;
    3afc:	480f      	ldr	r0, [pc, #60]	; (3b3c <system_clock_source_get_hz+0x8c>)
    3afe:	e013      	b.n	3b28 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    3b00:	2000      	movs	r0, #0
    3b02:	4b0f      	ldr	r3, [pc, #60]	; (3b40 <system_clock_source_get_hz+0x90>)
    3b04:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    3b06:	4b0a      	ldr	r3, [pc, #40]	; (3b30 <system_clock_source_get_hz+0x80>)
    3b08:	689b      	ldr	r3, [r3, #8]
    3b0a:	041b      	lsls	r3, r3, #16
    3b0c:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    3b0e:	4358      	muls	r0, r3
    3b10:	e00a      	b.n	3b28 <system_clock_source_get_hz+0x78>
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    3b12:	2328      	movs	r3, #40	; 0x28
    3b14:	4a07      	ldr	r2, [pc, #28]	; (3b34 <system_clock_source_get_hz+0x84>)
    3b16:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    3b18:	2000      	movs	r0, #0
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    3b1a:	079b      	lsls	r3, r3, #30
    3b1c:	d504      	bpl.n	3b28 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    3b1e:	4b04      	ldr	r3, [pc, #16]	; (3b30 <system_clock_source_get_hz+0x80>)
    3b20:	68d8      	ldr	r0, [r3, #12]
    3b22:	e001      	b.n	3b28 <system_clock_source_get_hz+0x78>
		return 32768UL;
    3b24:	2080      	movs	r0, #128	; 0x80
    3b26:	0200      	lsls	r0, r0, #8
	}
}
    3b28:	bd10      	pop	{r4, pc}
    3b2a:	46c0      	nop			; (mov r8, r8)
    3b2c:	0001deec 	.word	0x0001deec
    3b30:	20000b24 	.word	0x20000b24
    3b34:	40000c00 	.word	0x40000c00
    3b38:	003d0900 	.word	0x003d0900
    3b3c:	02dc6c00 	.word	0x02dc6c00
    3b40:	0000421d 	.word	0x0000421d

00003b44 <system_clock_source_osc16m_set_config>:
 *
 * \param[in] config  OSC16M configuration structure containing the new config
 */
void system_clock_source_osc16m_set_config(
		struct system_clock_source_osc16m_config *const config)
{
    3b44:	b570      	push	{r4, r5, r6, lr}
	OSCCTRL_OSC16MCTRL_Type temp = OSCCTRL->OSC16MCTRL;
    3b46:	4c0b      	ldr	r4, [pc, #44]	; (3b74 <system_clock_source_osc16m_set_config+0x30>)
    3b48:	7d23      	ldrb	r3, [r4, #20]

	/* Use temporary struct to reduce register access */
	temp.bit.FSEL    = config->fsel;
	temp.bit.ONDEMAND = config->on_demand;
    3b4a:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;
    3b4c:	7846      	ldrb	r6, [r0, #1]

	OSCCTRL->OSC16MCTRL = temp;
    3b4e:	7802      	ldrb	r2, [r0, #0]
    3b50:	2103      	movs	r1, #3
    3b52:	4011      	ands	r1, r2
    3b54:	0089      	lsls	r1, r1, #2
    3b56:	220c      	movs	r2, #12
    3b58:	4393      	bics	r3, r2
    3b5a:	430b      	orrs	r3, r1
    3b5c:	3a0b      	subs	r2, #11
    3b5e:	4032      	ands	r2, r6
    3b60:	0192      	lsls	r2, r2, #6
    3b62:	2140      	movs	r1, #64	; 0x40
    3b64:	438b      	bics	r3, r1
    3b66:	4313      	orrs	r3, r2
    3b68:	01ed      	lsls	r5, r5, #7
    3b6a:	227f      	movs	r2, #127	; 0x7f
    3b6c:	4013      	ands	r3, r2
    3b6e:	432b      	orrs	r3, r5
    3b70:	7523      	strb	r3, [r4, #20]
}
    3b72:	bd70      	pop	{r4, r5, r6, pc}
    3b74:	40000c00 	.word	0x40000c00

00003b78 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    3b78:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b7a:	46d6      	mov	lr, sl
    3b7c:	464f      	mov	r7, r9
    3b7e:	4646      	mov	r6, r8
    3b80:	b5c0      	push	{r6, r7, lr}
	OSC32KCTRL_XOSC32K_Type temp = OSC32KCTRL->XOSC32K;
    3b82:	4b20      	ldr	r3, [pc, #128]	; (3c04 <system_clock_source_xosc32k_set_config+0x8c>)
    3b84:	469a      	mov	sl, r3
    3b86:	695b      	ldr	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    3b88:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    3b8a:	7801      	ldrb	r1, [r0, #0]
    3b8c:	424c      	negs	r4, r1
    3b8e:	414c      	adcs	r4, r1
    3b90:	46a1      	mov	r9, r4
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.EN1K = config->enable_1khz_output;
    3b92:	7881      	ldrb	r1, [r0, #2]
    3b94:	468c      	mov	ip, r1
	temp.bit.EN32K = config->enable_32khz_output;
    3b96:	78c1      	ldrb	r1, [r0, #3]
    3b98:	4688      	mov	r8, r1

	temp.bit.ONDEMAND = config->on_demand;
    3b9a:	7a46      	ldrb	r6, [r0, #9]
	temp.bit.RUNSTDBY = config->run_in_standby;
    3b9c:	7a07      	ldrb	r7, [r0, #8]
	temp.bit.WRTLOCK  = config->write_once;
    3b9e:	7a84      	ldrb	r4, [r0, #10]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    3ba0:	6840      	ldr	r0, [r0, #4]
    3ba2:	4919      	ldr	r1, [pc, #100]	; (3c08 <system_clock_source_xosc32k_set_config+0x90>)
    3ba4:	6148      	str	r0, [r1, #20]

	OSC32KCTRL->XOSC32K = temp;
    3ba6:	2101      	movs	r1, #1
    3ba8:	4648      	mov	r0, r9
    3baa:	0080      	lsls	r0, r0, #2
    3bac:	2204      	movs	r2, #4
    3bae:	4393      	bics	r3, r2
    3bb0:	4303      	orrs	r3, r0
    3bb2:	4640      	mov	r0, r8
    3bb4:	4008      	ands	r0, r1
    3bb6:	00c0      	lsls	r0, r0, #3
    3bb8:	3204      	adds	r2, #4
    3bba:	4393      	bics	r3, r2
    3bbc:	4303      	orrs	r3, r0
    3bbe:	4660      	mov	r0, ip
    3bc0:	4008      	ands	r0, r1
    3bc2:	0100      	lsls	r0, r0, #4
    3bc4:	3208      	adds	r2, #8
    3bc6:	4393      	bics	r3, r2
    3bc8:	4303      	orrs	r3, r0
    3bca:	400f      	ands	r7, r1
    3bcc:	01bf      	lsls	r7, r7, #6
    3bce:	2040      	movs	r0, #64	; 0x40
    3bd0:	4383      	bics	r3, r0
    3bd2:	433b      	orrs	r3, r7
    3bd4:	400e      	ands	r6, r1
    3bd6:	01f6      	lsls	r6, r6, #7
    3bd8:	3040      	adds	r0, #64	; 0x40
    3bda:	4383      	bics	r3, r0
    3bdc:	4333      	orrs	r3, r6
    3bde:	3879      	subs	r0, #121	; 0x79
    3be0:	4005      	ands	r5, r0
    3be2:	022d      	lsls	r5, r5, #8
    3be4:	4809      	ldr	r0, [pc, #36]	; (3c0c <system_clock_source_xosc32k_set_config+0x94>)
    3be6:	4003      	ands	r3, r0
    3be8:	432b      	orrs	r3, r5
    3bea:	4021      	ands	r1, r4
    3bec:	0309      	lsls	r1, r1, #12
    3bee:	4808      	ldr	r0, [pc, #32]	; (3c10 <system_clock_source_xosc32k_set_config+0x98>)
    3bf0:	4003      	ands	r3, r0
    3bf2:	430b      	orrs	r3, r1
    3bf4:	4652      	mov	r2, sl
    3bf6:	6153      	str	r3, [r2, #20]
}
    3bf8:	bc1c      	pop	{r2, r3, r4}
    3bfa:	4690      	mov	r8, r2
    3bfc:	4699      	mov	r9, r3
    3bfe:	46a2      	mov	sl, r4
    3c00:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c02:	46c0      	nop			; (mov r8, r8)
    3c04:	40001000 	.word	0x40001000
    3c08:	20000b24 	.word	0x20000b24
    3c0c:	fffff8ff 	.word	0xfffff8ff
    3c10:	ffffefff 	.word	0xffffefff

00003c14 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    3c14:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			OSCCTRL_DFLLVAL_COARSE(config->coarse_value) |
    3c16:	7a83      	ldrb	r3, [r0, #10]
    3c18:	069b      	lsls	r3, r3, #26
    3c1a:	0c1b      	lsrs	r3, r3, #16
			OSCCTRL_DFLLVAL_FINE(config->fine_value);
    3c1c:	8982      	ldrh	r2, [r0, #12]
    3c1e:	0592      	lsls	r2, r2, #22
    3c20:	0d92      	lsrs	r2, r2, #22
			OSCCTRL_DFLLVAL_COARSE(config->coarse_value) |
    3c22:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    3c24:	491a      	ldr	r1, [pc, #104]	; (3c90 <system_clock_source_dfll_set_config+0x7c>)
    3c26:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    3c28:	7a03      	ldrb	r3, [r0, #8]
    3c2a:	7a42      	ldrb	r2, [r0, #9]
    3c2c:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    3c2e:	8882      	ldrh	r2, [r0, #4]
    3c30:	88c4      	ldrh	r4, [r0, #6]
    3c32:	4322      	orrs	r2, r4
    3c34:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << OSCCTRL_DFLLCTRL_ONDEMAND_Pos) |
    3c36:	7842      	ldrb	r2, [r0, #1]
    3c38:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    3c3a:	4313      	orrs	r3, r2
			((uint32_t)config->run_in_stanby << OSCCTRL_DFLLCTRL_RUNSTDBY_Pos);
    3c3c:	7882      	ldrb	r2, [r0, #2]
    3c3e:	0192      	lsls	r2, r2, #6
			((uint32_t)config->on_demand << OSCCTRL_DFLLCTRL_ONDEMAND_Pos) |
    3c40:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    3c42:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    3c44:	7803      	ldrb	r3, [r0, #0]
    3c46:	2b04      	cmp	r3, #4
    3c48:	d011      	beq.n	3c6e <system_clock_source_dfll_set_config+0x5a>
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    3c4a:	2b20      	cmp	r3, #32
    3c4c:	d10e      	bne.n	3c6c <system_clock_source_dfll_set_config+0x58>

		_system_clock_inst.dfll.mul =
				OSCCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    3c4e:	7b83      	ldrb	r3, [r0, #14]
    3c50:	069b      	lsls	r3, r3, #26
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);
    3c52:	8a42      	ldrh	r2, [r0, #18]
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    3c54:	4313      	orrs	r3, r2
    3c56:	8a02      	ldrh	r2, [r0, #16]
    3c58:	0412      	lsls	r2, r2, #16
    3c5a:	490e      	ldr	r1, [pc, #56]	; (3c94 <system_clock_source_dfll_set_config+0x80>)
    3c5c:	400a      	ands	r2, r1
    3c5e:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    3c60:	4a0b      	ldr	r2, [pc, #44]	; (3c90 <system_clock_source_dfll_set_config+0x7c>)
    3c62:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    3c64:	6811      	ldr	r1, [r2, #0]
    3c66:	4b0c      	ldr	r3, [pc, #48]	; (3c98 <system_clock_source_dfll_set_config+0x84>)
    3c68:	430b      	orrs	r3, r1
    3c6a:	6013      	str	r3, [r2, #0]
				OSCCTRL_DFLLCTRL_MODE | OSCCTRL_DFLLCTRL_BPLCKC;
	}
}
    3c6c:	bd10      	pop	{r4, pc}
				OSCCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    3c6e:	7b83      	ldrb	r3, [r0, #14]
    3c70:	069b      	lsls	r3, r3, #26
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);
    3c72:	8a42      	ldrh	r2, [r0, #18]
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    3c74:	4313      	orrs	r3, r2
    3c76:	8a02      	ldrh	r2, [r0, #16]
    3c78:	0412      	lsls	r2, r2, #16
    3c7a:	4906      	ldr	r1, [pc, #24]	; (3c94 <system_clock_source_dfll_set_config+0x80>)
    3c7c:	400a      	ands	r2, r1
    3c7e:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    3c80:	4a03      	ldr	r2, [pc, #12]	; (3c90 <system_clock_source_dfll_set_config+0x7c>)
    3c82:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    3c84:	6813      	ldr	r3, [r2, #0]
    3c86:	2104      	movs	r1, #4
    3c88:	430b      	orrs	r3, r1
    3c8a:	6013      	str	r3, [r2, #0]
    3c8c:	e7ee      	b.n	3c6c <system_clock_source_dfll_set_config+0x58>
    3c8e:	46c0      	nop			; (mov r8, r8)
    3c90:	20000b24 	.word	0x20000b24
    3c94:	03ff0000 	.word	0x03ff0000
    3c98:	00000424 	.word	0x00000424

00003c9c <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    3c9c:	2808      	cmp	r0, #8
    3c9e:	d803      	bhi.n	3ca8 <system_clock_source_enable+0xc>
    3ca0:	0080      	lsls	r0, r0, #2
    3ca2:	4b29      	ldr	r3, [pc, #164]	; (3d48 <system_clock_source_enable+0xac>)
    3ca4:	581b      	ldr	r3, [r3, r0]
    3ca6:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    3ca8:	2017      	movs	r0, #23
    3caa:	e04b      	b.n	3d44 <system_clock_source_enable+0xa8>
		OSCCTRL->OSC16MCTRL.reg |= OSCCTRL_OSC16MCTRL_ENABLE;
    3cac:	4a27      	ldr	r2, [pc, #156]	; (3d4c <system_clock_source_enable+0xb0>)
    3cae:	7d13      	ldrb	r3, [r2, #20]
    3cb0:	2102      	movs	r1, #2
    3cb2:	430b      	orrs	r3, r1
    3cb4:	7513      	strb	r3, [r2, #20]
		return STATUS_OK;
    3cb6:	2000      	movs	r0, #0
    3cb8:	e044      	b.n	3d44 <system_clock_source_enable+0xa8>
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
    3cba:	4a25      	ldr	r2, [pc, #148]	; (3d50 <system_clock_source_enable+0xb4>)
    3cbc:	6993      	ldr	r3, [r2, #24]
    3cbe:	2102      	movs	r1, #2
    3cc0:	430b      	orrs	r3, r1
    3cc2:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    3cc4:	2000      	movs	r0, #0
		break;
    3cc6:	e03d      	b.n	3d44 <system_clock_source_enable+0xa8>
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
    3cc8:	4a20      	ldr	r2, [pc, #128]	; (3d4c <system_clock_source_enable+0xb0>)
    3cca:	8a13      	ldrh	r3, [r2, #16]
    3ccc:	2102      	movs	r1, #2
    3cce:	430b      	orrs	r3, r1
    3cd0:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    3cd2:	2000      	movs	r0, #0
		break;
    3cd4:	e036      	b.n	3d44 <system_clock_source_enable+0xa8>
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
    3cd6:	4a1e      	ldr	r2, [pc, #120]	; (3d50 <system_clock_source_enable+0xb4>)
    3cd8:	6953      	ldr	r3, [r2, #20]
    3cda:	2102      	movs	r1, #2
    3cdc:	430b      	orrs	r3, r1
    3cde:	6153      	str	r3, [r2, #20]
	return STATUS_OK;
    3ce0:	2000      	movs	r0, #0
		break;
    3ce2:	e02f      	b.n	3d44 <system_clock_source_enable+0xa8>
		_system_clock_inst.dfll.control |= OSCCTRL_DFLLCTRL_ENABLE;
    3ce4:	491b      	ldr	r1, [pc, #108]	; (3d54 <system_clock_source_enable+0xb8>)
    3ce6:	680b      	ldr	r3, [r1, #0]
    3ce8:	2202      	movs	r2, #2
    3cea:	4313      	orrs	r3, r2
    3cec:	600b      	str	r3, [r1, #0]
	OSCCTRL->DFLLCTRL.reg = OSCCTRL_DFLLCTRL_ENABLE;
    3cee:	4b17      	ldr	r3, [pc, #92]	; (3d4c <system_clock_source_enable+0xb0>)
    3cf0:	831a      	strh	r2, [r3, #24]
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    3cf2:	0019      	movs	r1, r3
    3cf4:	32fe      	adds	r2, #254	; 0xfe
    3cf6:	68cb      	ldr	r3, [r1, #12]
    3cf8:	4213      	tst	r3, r2
    3cfa:	d0fc      	beq.n	3cf6 <system_clock_source_enable+0x5a>
	OSCCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    3cfc:	4a15      	ldr	r2, [pc, #84]	; (3d54 <system_clock_source_enable+0xb8>)
    3cfe:	6891      	ldr	r1, [r2, #8]
    3d00:	4b12      	ldr	r3, [pc, #72]	; (3d4c <system_clock_source_enable+0xb0>)
    3d02:	6219      	str	r1, [r3, #32]
	OSCCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    3d04:	6852      	ldr	r2, [r2, #4]
    3d06:	61da      	str	r2, [r3, #28]
	OSCCTRL->DFLLCTRL.reg = 0;
    3d08:	2200      	movs	r2, #0
    3d0a:	831a      	strh	r2, [r3, #24]
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    3d0c:	0019      	movs	r1, r3
    3d0e:	3201      	adds	r2, #1
    3d10:	32ff      	adds	r2, #255	; 0xff
    3d12:	68cb      	ldr	r3, [r1, #12]
    3d14:	4213      	tst	r3, r2
    3d16:	d0fc      	beq.n	3d12 <system_clock_source_enable+0x76>
	OSCCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    3d18:	4b0e      	ldr	r3, [pc, #56]	; (3d54 <system_clock_source_enable+0xb8>)
    3d1a:	681b      	ldr	r3, [r3, #0]
    3d1c:	b29b      	uxth	r3, r3
    3d1e:	4a0b      	ldr	r2, [pc, #44]	; (3d4c <system_clock_source_enable+0xb0>)
    3d20:	8313      	strh	r3, [r2, #24]
	return STATUS_OK;
    3d22:	2000      	movs	r0, #0
    3d24:	e00e      	b.n	3d44 <system_clock_source_enable+0xa8>
		OSCCTRL->DPLLCTRLA.reg |= OSCCTRL_DPLLCTRLA_ENABLE;
    3d26:	4909      	ldr	r1, [pc, #36]	; (3d4c <system_clock_source_enable+0xb0>)
    3d28:	2228      	movs	r2, #40	; 0x28
    3d2a:	5c8b      	ldrb	r3, [r1, r2]
    3d2c:	2002      	movs	r0, #2
    3d2e:	4303      	orrs	r3, r0
    3d30:	548b      	strb	r3, [r1, r2]
		while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_ENABLE){
    3d32:	0008      	movs	r0, r1
    3d34:	2138      	movs	r1, #56	; 0x38
    3d36:	3a26      	subs	r2, #38	; 0x26
    3d38:	5c43      	ldrb	r3, [r0, r1]
    3d3a:	4213      	tst	r3, r2
    3d3c:	d1fc      	bne.n	3d38 <system_clock_source_enable+0x9c>
	return STATUS_OK;
    3d3e:	2000      	movs	r0, #0
    3d40:	e000      	b.n	3d44 <system_clock_source_enable+0xa8>
		return STATUS_OK;
    3d42:	2000      	movs	r0, #0
}
    3d44:	4770      	bx	lr
    3d46:	46c0      	nop			; (mov r8, r8)
    3d48:	0001df10 	.word	0x0001df10
    3d4c:	40000c00 	.word	0x40000c00
    3d50:	40001000 	.word	0x40001000
    3d54:	20000b24 	.word	0x20000b24

00003d58 <system_clock_source_disable>:
 *                                 given
 */
enum status_code system_clock_source_disable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    3d58:	2808      	cmp	r0, #8
    3d5a:	d832      	bhi.n	3dc2 <system_clock_source_disable+0x6a>
    3d5c:	0080      	lsls	r0, r0, #2
    3d5e:	4b1a      	ldr	r3, [pc, #104]	; (3dc8 <system_clock_source_disable+0x70>)
    3d60:	581b      	ldr	r3, [r3, r0]
    3d62:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC16M:
		OSCCTRL->OSC16MCTRL.reg &= ~OSCCTRL_OSC16MCTRL_ENABLE;
    3d64:	4a19      	ldr	r2, [pc, #100]	; (3dcc <system_clock_source_disable+0x74>)
    3d66:	7d13      	ldrb	r3, [r2, #20]
    3d68:	2102      	movs	r1, #2
    3d6a:	438b      	bics	r3, r1
    3d6c:	7513      	strb	r3, [r2, #20]
		Assert(false);
		return STATUS_ERR_INVALID_ARG;

	}

	return STATUS_OK;
    3d6e:	2000      	movs	r0, #0
}
    3d70:	4770      	bx	lr
		OSC32KCTRL->OSC32K.reg &= ~OSC32KCTRL_OSC32K_ENABLE;
    3d72:	4a17      	ldr	r2, [pc, #92]	; (3dd0 <system_clock_source_disable+0x78>)
    3d74:	6993      	ldr	r3, [r2, #24]
    3d76:	2102      	movs	r1, #2
    3d78:	438b      	bics	r3, r1
    3d7a:	6193      	str	r3, [r2, #24]
	return STATUS_OK;
    3d7c:	2000      	movs	r0, #0
		break;
    3d7e:	e7f7      	b.n	3d70 <system_clock_source_disable+0x18>
		OSCCTRL->XOSCCTRL.reg &= ~OSCCTRL_XOSCCTRL_ENABLE;
    3d80:	4a12      	ldr	r2, [pc, #72]	; (3dcc <system_clock_source_disable+0x74>)
    3d82:	8a13      	ldrh	r3, [r2, #16]
    3d84:	2102      	movs	r1, #2
    3d86:	438b      	bics	r3, r1
    3d88:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    3d8a:	2000      	movs	r0, #0
		break;
    3d8c:	e7f0      	b.n	3d70 <system_clock_source_disable+0x18>
		OSC32KCTRL->XOSC32K.reg &= ~OSC32KCTRL_XOSC32K_ENABLE;
    3d8e:	4a10      	ldr	r2, [pc, #64]	; (3dd0 <system_clock_source_disable+0x78>)
    3d90:	6953      	ldr	r3, [r2, #20]
    3d92:	2102      	movs	r1, #2
    3d94:	438b      	bics	r3, r1
    3d96:	6153      	str	r3, [r2, #20]
	return STATUS_OK;
    3d98:	2000      	movs	r0, #0
		break;
    3d9a:	e7e9      	b.n	3d70 <system_clock_source_disable+0x18>
		_system_clock_inst.dfll.control &= ~OSCCTRL_DFLLCTRL_ENABLE;
    3d9c:	4b0d      	ldr	r3, [pc, #52]	; (3dd4 <system_clock_source_disable+0x7c>)
    3d9e:	681a      	ldr	r2, [r3, #0]
    3da0:	2102      	movs	r1, #2
    3da2:	438a      	bics	r2, r1
    3da4:	601a      	str	r2, [r3, #0]
		OSCCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    3da6:	681b      	ldr	r3, [r3, #0]
    3da8:	b29b      	uxth	r3, r3
    3daa:	4a08      	ldr	r2, [pc, #32]	; (3dcc <system_clock_source_disable+0x74>)
    3dac:	8313      	strh	r3, [r2, #24]
	return STATUS_OK;
    3dae:	2000      	movs	r0, #0
		break;
    3db0:	e7de      	b.n	3d70 <system_clock_source_disable+0x18>
		OSCCTRL->DPLLCTRLA.reg &= ~OSCCTRL_DPLLCTRLA_ENABLE;
    3db2:	4906      	ldr	r1, [pc, #24]	; (3dcc <system_clock_source_disable+0x74>)
    3db4:	2228      	movs	r2, #40	; 0x28
    3db6:	5c8b      	ldrb	r3, [r1, r2]
    3db8:	2002      	movs	r0, #2
    3dba:	4383      	bics	r3, r0
    3dbc:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    3dbe:	2000      	movs	r0, #0
		break;
    3dc0:	e7d6      	b.n	3d70 <system_clock_source_disable+0x18>
		return STATUS_ERR_INVALID_ARG;
    3dc2:	2017      	movs	r0, #23
    3dc4:	e7d4      	b.n	3d70 <system_clock_source_disable+0x18>
    3dc6:	46c0      	nop			; (mov r8, r8)
    3dc8:	0001df34 	.word	0x0001df34
    3dcc:	40000c00 	.word	0x40000c00
    3dd0:	40001000 	.word	0x40001000
    3dd4:	20000b24 	.word	0x20000b24

00003dd8 <system_clock_init>:
 * \note OSC16M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC16M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    3dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3dda:	46ce      	mov	lr, r9
    3ddc:	4647      	mov	r7, r8
    3dde:	b580      	push	{r7, lr}
    3de0:	b08d      	sub	sp, #52	; 0x34
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	OSCCTRL->INTFLAG.reg = OSCCTRL_INTFLAG_DFLLRDY;
    3de2:	2280      	movs	r2, #128	; 0x80
    3de4:	0052      	lsls	r2, r2, #1
    3de6:	4b76      	ldr	r3, [pc, #472]	; (3fc0 <system_clock_init+0x1e8>)
    3de8:	609a      	str	r2, [r3, #8]
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BOD33RDY | SUPC_INTFLAG_BOD33DET;
    3dea:	3afd      	subs	r2, #253	; 0xfd
    3dec:	4b75      	ldr	r3, [pc, #468]	; (3fc4 <system_clock_init+0x1ec>)
    3dee:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    3df0:	4a75      	ldr	r2, [pc, #468]	; (3fc8 <system_clock_init+0x1f0>)
    3df2:	6853      	ldr	r3, [r2, #4]
    3df4:	211e      	movs	r1, #30
    3df6:	438b      	bics	r3, r1
    3df8:	391a      	subs	r1, #26
    3dfa:	430b      	orrs	r3, r1
    3dfc:	6053      	str	r3, [r2, #4]
 */
static inline enum status_code system_switch_performance_level(
					const enum system_performance_level performance_level)
{

	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    3dfe:	2380      	movs	r3, #128	; 0x80
    3e00:	05db      	lsls	r3, r3, #23
    3e02:	789b      	ldrb	r3, [r3, #2]
    3e04:	2b02      	cmp	r3, #2
    3e06:	d00f      	beq.n	3e28 <system_clock_init+0x50>
		return STATUS_OK;
	}

#if SAML22 || SAML21XXXB || SAMR34J || SAMR35J
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    3e08:	2380      	movs	r3, #128	; 0x80
    3e0a:	05db      	lsls	r3, r3, #23
    3e0c:	789b      	ldrb	r3, [r3, #2]
    3e0e:	b25b      	sxtb	r3, r3
    3e10:	2b00      	cmp	r3, #0
    3e12:	db09      	blt.n	3e28 <system_clock_init+0x50>
		return STATUS_ERR_INVALID_ARG;
	}
#endif

	/* Clear performance level status */
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    3e14:	2380      	movs	r3, #128	; 0x80
    3e16:	05db      	lsls	r3, r3, #23
    3e18:	2201      	movs	r2, #1
    3e1a:	719a      	strb	r2, [r3, #6]

	/* Switch performance level */
	PM->PLCFG.reg = performance_level;
    3e1c:	3201      	adds	r2, #1
    3e1e:	709a      	strb	r2, [r3, #2]

	/* Waiting performance level ready */
	while (!PM->INTFLAG.reg) {
    3e20:	001a      	movs	r2, r3
    3e22:	7993      	ldrb	r3, [r2, #6]
    3e24:	2b00      	cmp	r3, #0
    3e26:	d0fc      	beq.n	3e22 <system_clock_init+0x4a>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    3e28:	a809      	add	r0, sp, #36	; 0x24
    3e2a:	2300      	movs	r3, #0
    3e2c:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    3e2e:	2280      	movs	r2, #128	; 0x80
    3e30:	0212      	lsls	r2, r2, #8
    3e32:	6042      	str	r2, [r0, #4]
	config->enable_1khz_output  = false;
    3e34:	7083      	strb	r3, [r0, #2]
	config->enable_32khz_output = true;
    3e36:	2201      	movs	r2, #1
    3e38:	70c2      	strb	r2, [r0, #3]
	config->run_in_standby      = false;
    3e3a:	7203      	strb	r3, [r0, #8]
	config->write_once          = false;
    3e3c:	7283      	strb	r3, [r0, #10]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    3e3e:	3203      	adds	r2, #3
    3e40:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    3e42:	7243      	strb	r3, [r0, #9]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    3e44:	4b61      	ldr	r3, [pc, #388]	; (3fcc <system_clock_init+0x1f4>)
    3e46:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    3e48:	2005      	movs	r0, #5
    3e4a:	4b61      	ldr	r3, [pc, #388]	; (3fd0 <system_clock_init+0x1f8>)
    3e4c:	4798      	blx	r3
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    3e4e:	4961      	ldr	r1, [pc, #388]	; (3fd4 <system_clock_init+0x1fc>)
    3e50:	2201      	movs	r2, #1
    3e52:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    3e54:	421a      	tst	r2, r3
    3e56:	d0fc      	beq.n	3e52 <system_clock_init+0x7a>
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    3e58:	a901      	add	r1, sp, #4
    3e5a:	2501      	movs	r5, #1
    3e5c:	604d      	str	r5, [r1, #4]
	config->high_when_disabled = false;
    3e5e:	2400      	movs	r4, #0
    3e60:	704c      	strb	r4, [r1, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    3e62:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    3e64:	724c      	strb	r4, [r1, #9]
	gclk_conf.source_clock = SYSTEM_CLOCK_SOURCE_ULP32K;
    3e66:	2303      	movs	r3, #3
    3e68:	700b      	strb	r3, [r1, #0]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk_conf);
    3e6a:	2000      	movs	r0, #0
    3e6c:	4b5a      	ldr	r3, [pc, #360]	; (3fd8 <system_clock_init+0x200>)
    3e6e:	4798      	blx	r3
	system_clock_source_disable(SYSTEM_CLOCK_SOURCE_OSC16M);
    3e70:	2006      	movs	r0, #6
    3e72:	4b5a      	ldr	r3, [pc, #360]	; (3fdc <system_clock_init+0x204>)
    3e74:	4798      	blx	r3
	config->run_in_standby  = false;
    3e76:	466b      	mov	r3, sp
    3e78:	705c      	strb	r4, [r3, #1]
	osc16m_conf.fsel      		= CONF_CLOCK_OSC16M_FREQ_SEL;
    3e7a:	701d      	strb	r5, [r3, #0]
	osc16m_conf.on_demand       = 0;
    3e7c:	709c      	strb	r4, [r3, #2]
	system_clock_source_osc16m_set_config(&osc16m_conf);
    3e7e:	4668      	mov	r0, sp
    3e80:	4b57      	ldr	r3, [pc, #348]	; (3fe0 <system_clock_init+0x208>)
    3e82:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC16M);
    3e84:	2006      	movs	r0, #6
    3e86:	4b52      	ldr	r3, [pc, #328]	; (3fd0 <system_clock_init+0x1f8>)
    3e88:	4798      	blx	r3
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    3e8a:	494d      	ldr	r1, [pc, #308]	; (3fc0 <system_clock_init+0x1e8>)
    3e8c:	2210      	movs	r2, #16
    3e8e:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_OSC16M));
    3e90:	421a      	tst	r2, r3
    3e92:	d0fc      	beq.n	3e8e <system_clock_init+0xb6>
	config->division_factor    = 1;
    3e94:	a901      	add	r1, sp, #4
    3e96:	2301      	movs	r3, #1
    3e98:	604b      	str	r3, [r1, #4]
	config->high_when_disabled = false;
    3e9a:	2400      	movs	r4, #0
    3e9c:	704c      	strb	r4, [r1, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
    3e9e:	3305      	adds	r3, #5
    3ea0:	700b      	strb	r3, [r1, #0]
	config->run_in_standby     = false;
    3ea2:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    3ea4:	724c      	strb	r4, [r1, #9]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk_conf);
    3ea6:	2000      	movs	r0, #0
    3ea8:	4b4b      	ldr	r3, [pc, #300]	; (3fd8 <system_clock_init+0x200>)
    3eaa:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    3eac:	ab04      	add	r3, sp, #16
    3eae:	2200      	movs	r2, #0
    3eb0:	809c      	strh	r4, [r3, #4]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    3eb2:	80dc      	strh	r4, [r3, #6]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    3eb4:	721a      	strb	r2, [r3, #8]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    3eb6:	725a      	strb	r2, [r3, #9]
	config->run_in_stanby   = false;
    3eb8:	709a      	strb	r2, [r3, #2]
	config->fine_value      = 0xff / 4; /* Midpoint */
    3eba:	213f      	movs	r1, #63	; 0x3f
    3ebc:	8199      	strh	r1, [r3, #12]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    3ebe:	393b      	subs	r1, #59	; 0x3b
    3ec0:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    3ec2:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    26 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP5)
    3ec4:	4b47      	ldr	r3, [pc, #284]	; (3fe4 <system_clock_init+0x20c>)
    3ec6:	681b      	ldr	r3, [r3, #0]
    3ec8:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the Calibration value is not correct */
	if (coarse == 0x3f) {
    3eca:	2b3f      	cmp	r3, #63	; 0x3f
    3ecc:	d100      	bne.n	3ed0 <system_clock_init+0xf8>
    3ece:	e074      	b.n	3fba <system_clock_init+0x1e2>
		coarse = 0x1f;
	}

	dfll_conf.coarse_value = coarse;
    3ed0:	a804      	add	r0, sp, #16
    3ed2:	7283      	strb	r3, [r0, #10]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    3ed4:	23b7      	movs	r3, #183	; 0xb7
    3ed6:	00db      	lsls	r3, r3, #3
    3ed8:	8243      	strh	r3, [r0, #18]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    3eda:	2307      	movs	r3, #7
    3edc:	7383      	strb	r3, [r0, #14]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    3ede:	3338      	adds	r3, #56	; 0x38
    3ee0:	8203      	strh	r3, [r0, #16]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    3ee2:	4b41      	ldr	r3, [pc, #260]	; (3fe8 <system_clock_init+0x210>)
    3ee4:	4798      	blx	r3
#endif

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    3ee6:	4b41      	ldr	r3, [pc, #260]	; (3fec <system_clock_init+0x214>)
    3ee8:	4798      	blx	r3
	config->division_factor    = 1;
    3eea:	ac01      	add	r4, sp, #4
    3eec:	2601      	movs	r6, #1
    3eee:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    3ef0:	2500      	movs	r5, #0
    3ef2:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    3ef4:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    3ef6:	2305      	movs	r3, #5
    3ef8:	4699      	mov	r9, r3
    3efa:	7023      	strb	r3, [r4, #0]
    3efc:	7226      	strb	r6, [r4, #8]
    3efe:	0021      	movs	r1, r4
    3f00:	2001      	movs	r0, #1
    3f02:	4b35      	ldr	r3, [pc, #212]	; (3fd8 <system_clock_init+0x200>)
    3f04:	4698      	mov	r8, r3
    3f06:	4798      	blx	r3
    3f08:	2001      	movs	r0, #1
    3f0a:	4f39      	ldr	r7, [pc, #228]	; (3ff0 <system_clock_init+0x218>)
    3f0c:	47b8      	blx	r7
	config->high_when_disabled = false;
    3f0e:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
    3f10:	2306      	movs	r3, #6
    3f12:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    3f14:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    3f16:	7265      	strb	r5, [r4, #9]
    3f18:	464b      	mov	r3, r9
    3f1a:	6063      	str	r3, [r4, #4]
    3f1c:	0021      	movs	r1, r4
    3f1e:	2002      	movs	r0, #2
    3f20:	47c0      	blx	r8
    3f22:	2002      	movs	r0, #2
    3f24:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    3f26:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(OSCCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    3f28:	0021      	movs	r1, r4
    3f2a:	2000      	movs	r0, #0
    3f2c:	4b31      	ldr	r3, [pc, #196]	; (3ff4 <system_clock_init+0x21c>)
    3f2e:	4798      	blx	r3
		system_gclk_chan_enable(OSCCTRL_GCLK_ID_DFLL48);
    3f30:	2000      	movs	r0, #0
    3f32:	4b31      	ldr	r3, [pc, #196]	; (3ff8 <system_clock_init+0x220>)
    3f34:	4798      	blx	r3
#  endif
#endif

	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    3f36:	2007      	movs	r0, #7
    3f38:	4b25      	ldr	r3, [pc, #148]	; (3fd0 <system_clock_init+0x1f8>)
    3f3a:	4798      	blx	r3
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    3f3c:	4920      	ldr	r1, [pc, #128]	; (3fc0 <system_clock_init+0x1e8>)
    3f3e:	22d0      	movs	r2, #208	; 0xd0
    3f40:	0112      	lsls	r2, r2, #4
    3f42:	68cb      	ldr	r3, [r1, #12]
    3f44:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    3f46:	4293      	cmp	r3, r2
    3f48:	d1fb      	bne.n	3f42 <system_clock_init+0x16a>
	MCLK->BUPDIV.reg = MCLK_BUPDIV_BUPDIV(1 << divider);
    3f4a:	4c2c      	ldr	r4, [pc, #176]	; (3ffc <system_clock_init+0x224>)
    3f4c:	2301      	movs	r3, #1
    3f4e:	71a3      	strb	r3, [r4, #6]
	MCLK->LPDIV.reg = MCLK_LPDIV_LPDIV(1 << divider);
    3f50:	7163      	strb	r3, [r4, #5]
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    3f52:	7123      	strb	r3, [r4, #4]
	config->high_when_disabled = false;
    3f54:	a901      	add	r1, sp, #4
    3f56:	2300      	movs	r3, #0
    3f58:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    3f5a:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    3f5c:	724b      	strb	r3, [r1, #9]
	system_main_clock_set_failure_detect(CONF_CLOCK_CPU_CLOCK_FAILURE_DETECT);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    3f5e:	3307      	adds	r3, #7
    3f60:	700b      	strb	r3, [r1, #0]
    3f62:	3b01      	subs	r3, #1
    3f64:	604b      	str	r3, [r1, #4]
    3f66:	2000      	movs	r0, #0
    3f68:	4b1b      	ldr	r3, [pc, #108]	; (3fd8 <system_clock_init+0x200>)
    3f6a:	4798      	blx	r3
    3f6c:	2000      	movs	r0, #0
    3f6e:	4b20      	ldr	r3, [pc, #128]	; (3ff0 <system_clock_init+0x218>)
    3f70:	4798      	blx	r3
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) / MCLK->CPUDIV.reg);
    3f72:	2000      	movs	r0, #0
    3f74:	4b22      	ldr	r3, [pc, #136]	; (4000 <system_clock_init+0x228>)
    3f76:	4798      	blx	r3
    3f78:	7921      	ldrb	r1, [r4, #4]
    3f7a:	b2c9      	uxtb	r1, r1
    3f7c:	4b21      	ldr	r3, [pc, #132]	; (4004 <system_clock_init+0x22c>)
    3f7e:	4798      	blx	r3
#endif

	/* If CPU frequency is less than 12MHz, scale down performance level to PL0 */
	uint32_t cpu_freq = system_cpu_clock_get_hz();
	if (cpu_freq <= 12000000) {
    3f80:	4b21      	ldr	r3, [pc, #132]	; (4008 <system_clock_init+0x230>)
    3f82:	4298      	cmp	r0, r3
    3f84:	d814      	bhi.n	3fb0 <system_clock_init+0x1d8>
	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    3f86:	2380      	movs	r3, #128	; 0x80
    3f88:	05db      	lsls	r3, r3, #23
    3f8a:	789b      	ldrb	r3, [r3, #2]
    3f8c:	2b00      	cmp	r3, #0
    3f8e:	d00f      	beq.n	3fb0 <system_clock_init+0x1d8>
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    3f90:	2380      	movs	r3, #128	; 0x80
    3f92:	05db      	lsls	r3, r3, #23
    3f94:	789b      	ldrb	r3, [r3, #2]
    3f96:	b25b      	sxtb	r3, r3
    3f98:	2b00      	cmp	r3, #0
    3f9a:	db09      	blt.n	3fb0 <system_clock_init+0x1d8>
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    3f9c:	2380      	movs	r3, #128	; 0x80
    3f9e:	05db      	lsls	r3, r3, #23
    3fa0:	2201      	movs	r2, #1
    3fa2:	719a      	strb	r2, [r3, #6]
	PM->PLCFG.reg = performance_level;
    3fa4:	2200      	movs	r2, #0
    3fa6:	709a      	strb	r2, [r3, #2]
	while (!PM->INTFLAG.reg) {
    3fa8:	001a      	movs	r2, r3
    3faa:	7993      	ldrb	r3, [r2, #6]
    3fac:	2b00      	cmp	r3, #0
    3fae:	d0fc      	beq.n	3faa <system_clock_init+0x1d2>
		system_switch_performance_level(SYSTEM_PERFORMANCE_LEVEL_0);
	}
}
    3fb0:	b00d      	add	sp, #52	; 0x34
    3fb2:	bc0c      	pop	{r2, r3}
    3fb4:	4690      	mov	r8, r2
    3fb6:	4699      	mov	r9, r3
    3fb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    3fba:	3b20      	subs	r3, #32
    3fbc:	e788      	b.n	3ed0 <system_clock_init+0xf8>
    3fbe:	46c0      	nop			; (mov r8, r8)
    3fc0:	40000c00 	.word	0x40000c00
    3fc4:	40001400 	.word	0x40001400
    3fc8:	41004000 	.word	0x41004000
    3fcc:	00003b79 	.word	0x00003b79
    3fd0:	00003c9d 	.word	0x00003c9d
    3fd4:	40001000 	.word	0x40001000
    3fd8:	00004031 	.word	0x00004031
    3fdc:	00003d59 	.word	0x00003d59
    3fe0:	00003b45 	.word	0x00003b45
    3fe4:	00806020 	.word	0x00806020
    3fe8:	00003c15 	.word	0x00003c15
    3fec:	0000400d 	.word	0x0000400d
    3ff0:	000040dd 	.word	0x000040dd
    3ff4:	000041f9 	.word	0x000041f9
    3ff8:	00004189 	.word	0x00004189
    3ffc:	40000400 	.word	0x40000400
    4000:	0000411d 	.word	0x0000411d
    4004:	00012aad 	.word	0x00012aad
    4008:	00b71b00 	.word	0x00b71b00

0000400c <system_gclk_init>:
			MCLK->APBAMASK.reg |= mask;
    400c:	4a06      	ldr	r2, [pc, #24]	; (4028 <system_gclk_init+0x1c>)
    400e:	6953      	ldr	r3, [r2, #20]
    4010:	2140      	movs	r1, #64	; 0x40
    4012:	430b      	orrs	r3, r1
    4014:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    4016:	2201      	movs	r2, #1
    4018:	4b04      	ldr	r3, [pc, #16]	; (402c <system_gclk_init+0x20>)
    401a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    401c:	0019      	movs	r1, r3
    401e:	780b      	ldrb	r3, [r1, #0]
    4020:	4213      	tst	r3, r2
    4022:	d1fc      	bne.n	401e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    4024:	4770      	bx	lr
    4026:	46c0      	nop			; (mov r8, r8)
    4028:	40000400 	.word	0x40000400
    402c:	40001800 	.word	0x40001800

00004030 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    4030:	b570      	push	{r4, r5, r6, lr}
    4032:	0004      	movs	r4, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    4034:	780d      	ldrb	r5, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    4036:	784b      	ldrb	r3, [r1, #1]
    4038:	2b00      	cmp	r3, #0
    403a:	d002      	beq.n	4042 <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    403c:	2380      	movs	r3, #128	; 0x80
    403e:	00db      	lsls	r3, r3, #3
    4040:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    4042:	7a4b      	ldrb	r3, [r1, #9]
    4044:	2b00      	cmp	r3, #0
    4046:	d002      	beq.n	404e <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    4048:	2380      	movs	r3, #128	; 0x80
    404a:	011b      	lsls	r3, r3, #4
    404c:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    404e:	6848      	ldr	r0, [r1, #4]
    4050:	2801      	cmp	r0, #1
    4052:	d90f      	bls.n	4074 <system_gclk_gen_set_config+0x44>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    4054:	1e43      	subs	r3, r0, #1
    4056:	4218      	tst	r0, r3
    4058:	d131      	bne.n	40be <system_gclk_gen_set_config+0x8e>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    405a:	2802      	cmp	r0, #2
    405c:	d92d      	bls.n	40ba <system_gclk_gen_set_config+0x8a>
    405e:	2302      	movs	r3, #2
    4060:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    4062:	3201      	adds	r2, #1
						mask <<= 1) {
    4064:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    4066:	4298      	cmp	r0, r3
    4068:	d8fb      	bhi.n	4062 <system_gclk_gen_set_config+0x32>
    406a:	2380      	movs	r3, #128	; 0x80
    406c:	015b      	lsls	r3, r3, #5
    406e:	431d      	orrs	r5, r3
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
    4070:	0412      	lsls	r2, r2, #16
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    4072:	4315      	orrs	r5, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    4074:	7a0b      	ldrb	r3, [r1, #8]
    4076:	2b00      	cmp	r3, #0
    4078:	d002      	beq.n	4080 <system_gclk_gen_set_config+0x50>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    407a:	2380      	movs	r3, #128	; 0x80
    407c:	019b      	lsls	r3, r3, #6
    407e:	431d      	orrs	r5, r3
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    4080:	2604      	movs	r6, #4
    4082:	40a6      	lsls	r6, r4
    4084:	4911      	ldr	r1, [pc, #68]	; (40cc <system_gclk_gen_set_config+0x9c>)
    4086:	4a12      	ldr	r2, [pc, #72]	; (40d0 <system_gclk_gen_set_config+0xa0>)
    4088:	684b      	ldr	r3, [r1, #4]
    408a:	4013      	ands	r3, r2
	}

	while (system_gclk_is_syncing(generator)) {
    408c:	421e      	tst	r6, r3
    408e:	d1fb      	bne.n	4088 <system_gclk_gen_set_config+0x58>
	cpu_irq_enter_critical();
    4090:	4b10      	ldr	r3, [pc, #64]	; (40d4 <system_gclk_gen_set_config+0xa4>)
    4092:	4798      	blx	r3
    4094:	00a4      	lsls	r4, r4, #2
    4096:	4b0d      	ldr	r3, [pc, #52]	; (40cc <system_gclk_gen_set_config+0x9c>)
    4098:	469c      	mov	ip, r3
    409a:	4464      	add	r4, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    409c:	6a22      	ldr	r2, [r4, #32]
    409e:	2380      	movs	r3, #128	; 0x80
    40a0:	005b      	lsls	r3, r3, #1
    40a2:	401a      	ands	r2, r3
    40a4:	432a      	orrs	r2, r5
    40a6:	6222      	str	r2, [r4, #32]
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    40a8:	4661      	mov	r1, ip
    40aa:	4a09      	ldr	r2, [pc, #36]	; (40d0 <system_gclk_gen_set_config+0xa0>)
    40ac:	684b      	ldr	r3, [r1, #4]
    40ae:	4013      	ands	r3, r2

	while (system_gclk_is_syncing(generator)) {
    40b0:	421e      	tst	r6, r3
    40b2:	d1fb      	bne.n	40ac <system_gclk_gen_set_config+0x7c>
	cpu_irq_leave_critical();
    40b4:	4b08      	ldr	r3, [pc, #32]	; (40d8 <system_gclk_gen_set_config+0xa8>)
    40b6:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    40b8:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    40ba:	2200      	movs	r2, #0
    40bc:	e7d5      	b.n	406a <system_gclk_gen_set_config+0x3a>
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;
    40be:	0400      	lsls	r0, r0, #16
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    40c0:	2380      	movs	r3, #128	; 0x80
    40c2:	009b      	lsls	r3, r3, #2
    40c4:	4318      	orrs	r0, r3
    40c6:	4305      	orrs	r5, r0
    40c8:	e7d4      	b.n	4074 <system_gclk_gen_set_config+0x44>
    40ca:	46c0      	nop			; (mov r8, r8)
    40cc:	40001800 	.word	0x40001800
    40d0:	000007fc 	.word	0x000007fc
    40d4:	00001af1 	.word	0x00001af1
    40d8:	00001b31 	.word	0x00001b31

000040dc <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    40dc:	b510      	push	{r4, lr}
    40de:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    40e0:	2204      	movs	r2, #4
    40e2:	4082      	lsls	r2, r0
    40e4:	4809      	ldr	r0, [pc, #36]	; (410c <system_gclk_gen_enable+0x30>)
    40e6:	490a      	ldr	r1, [pc, #40]	; (4110 <system_gclk_gen_enable+0x34>)
    40e8:	6843      	ldr	r3, [r0, #4]
    40ea:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    40ec:	421a      	tst	r2, r3
    40ee:	d1fb      	bne.n	40e8 <system_gclk_gen_enable+0xc>
	cpu_irq_enter_critical();
    40f0:	4b08      	ldr	r3, [pc, #32]	; (4114 <system_gclk_gen_enable+0x38>)
    40f2:	4798      	blx	r3
    40f4:	00a4      	lsls	r4, r4, #2
    40f6:	4b05      	ldr	r3, [pc, #20]	; (410c <system_gclk_gen_enable+0x30>)
    40f8:	469c      	mov	ip, r3
    40fa:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    40fc:	6a22      	ldr	r2, [r4, #32]
    40fe:	2380      	movs	r3, #128	; 0x80
    4100:	005b      	lsls	r3, r3, #1
    4102:	4313      	orrs	r3, r2
    4104:	6223      	str	r3, [r4, #32]
	cpu_irq_leave_critical();
    4106:	4b04      	ldr	r3, [pc, #16]	; (4118 <system_gclk_gen_enable+0x3c>)
    4108:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    410a:	bd10      	pop	{r4, pc}
    410c:	40001800 	.word	0x40001800
    4110:	000007fc 	.word	0x000007fc
    4114:	00001af1 	.word	0x00001af1
    4118:	00001b31 	.word	0x00001b31

0000411c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    411c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    411e:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    4120:	2204      	movs	r2, #4
    4122:	4082      	lsls	r2, r0
    4124:	4812      	ldr	r0, [pc, #72]	; (4170 <system_gclk_gen_get_hz+0x54>)
    4126:	4913      	ldr	r1, [pc, #76]	; (4174 <system_gclk_gen_get_hz+0x58>)
    4128:	6843      	ldr	r3, [r0, #4]
    412a:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    412c:	421a      	tst	r2, r3
    412e:	d1fb      	bne.n	4128 <system_gclk_gen_get_hz+0xc>
	cpu_irq_enter_critical();
    4130:	4b11      	ldr	r3, [pc, #68]	; (4178 <system_gclk_gen_get_hz+0x5c>)
    4132:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    4134:	4f0e      	ldr	r7, [pc, #56]	; (4170 <system_gclk_gen_get_hz+0x54>)
    4136:	3408      	adds	r4, #8
    4138:	00a4      	lsls	r4, r4, #2
    413a:	59e0      	ldr	r0, [r4, r7]
    413c:	0700      	lsls	r0, r0, #28
    413e:	0f00      	lsrs	r0, r0, #28
	uint32_t gen_input_hz = system_clock_source_get_hz(
    4140:	4b0e      	ldr	r3, [pc, #56]	; (417c <system_gclk_gen_get_hz+0x60>)
    4142:	4798      	blx	r3
    4144:	0006      	movs	r6, r0

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    4146:	59e5      	ldr	r5, [r4, r7]
    4148:	04ed      	lsls	r5, r5, #19
    414a:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    414c:	59e4      	ldr	r4, [r4, r7]
    414e:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    4150:	4b0b      	ldr	r3, [pc, #44]	; (4180 <system_gclk_gen_get_hz+0x64>)
    4152:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    4154:	2d00      	cmp	r5, #0
    4156:	d107      	bne.n	4168 <system_gclk_gen_get_hz+0x4c>
    4158:	2c01      	cmp	r4, #1
    415a:	d907      	bls.n	416c <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    415c:	0021      	movs	r1, r4
    415e:	0030      	movs	r0, r6
    4160:	4b08      	ldr	r3, [pc, #32]	; (4184 <system_gclk_gen_get_hz+0x68>)
    4162:	4798      	blx	r3
    4164:	0006      	movs	r6, r0
    4166:	e001      	b.n	416c <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    4168:	3401      	adds	r4, #1
    416a:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    416c:	0030      	movs	r0, r6
    416e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4170:	40001800 	.word	0x40001800
    4174:	000007fc 	.word	0x000007fc
    4178:	00001af1 	.word	0x00001af1
    417c:	00003ab1 	.word	0x00003ab1
    4180:	00001b31 	.word	0x00001b31
    4184:	00012aad 	.word	0x00012aad

00004188 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    4188:	b510      	push	{r4, lr}
    418a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    418c:	4b09      	ldr	r3, [pc, #36]	; (41b4 <system_gclk_chan_enable+0x2c>)
    418e:	4798      	blx	r3
    4190:	00a0      	lsls	r0, r4, #2
    4192:	4b09      	ldr	r3, [pc, #36]	; (41b8 <system_gclk_chan_enable+0x30>)
    4194:	469c      	mov	ip, r3
    4196:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    4198:	2280      	movs	r2, #128	; 0x80
    419a:	5883      	ldr	r3, [r0, r2]
    419c:	2140      	movs	r1, #64	; 0x40
    419e:	430b      	orrs	r3, r1
    41a0:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    41a2:	3140      	adds	r1, #64	; 0x40
    41a4:	3a40      	subs	r2, #64	; 0x40
    41a6:	5843      	ldr	r3, [r0, r1]
    41a8:	421a      	tst	r2, r3
    41aa:	d0fc      	beq.n	41a6 <system_gclk_chan_enable+0x1e>
	cpu_irq_leave_critical();
    41ac:	4b03      	ldr	r3, [pc, #12]	; (41bc <system_gclk_chan_enable+0x34>)
    41ae:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    41b0:	bd10      	pop	{r4, pc}
    41b2:	46c0      	nop			; (mov r8, r8)
    41b4:	00001af1 	.word	0x00001af1
    41b8:	40001800 	.word	0x40001800
    41bc:	00001b31 	.word	0x00001b31

000041c0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    41c0:	b510      	push	{r4, lr}
    41c2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    41c4:	4b09      	ldr	r3, [pc, #36]	; (41ec <system_gclk_chan_disable+0x2c>)
    41c6:	4798      	blx	r3
    41c8:	00a0      	lsls	r0, r4, #2
    41ca:	4b09      	ldr	r3, [pc, #36]	; (41f0 <system_gclk_chan_disable+0x30>)
    41cc:	469c      	mov	ip, r3
    41ce:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    41d0:	2280      	movs	r2, #128	; 0x80
    41d2:	5883      	ldr	r3, [r0, r2]
    41d4:	2140      	movs	r1, #64	; 0x40
    41d6:	438b      	bics	r3, r1
    41d8:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    41da:	3140      	adds	r1, #64	; 0x40
    41dc:	3a40      	subs	r2, #64	; 0x40
    41de:	5843      	ldr	r3, [r0, r1]
    41e0:	421a      	tst	r2, r3
    41e2:	d1fc      	bne.n	41de <system_gclk_chan_disable+0x1e>
	cpu_irq_leave_critical();
    41e4:	4b03      	ldr	r3, [pc, #12]	; (41f4 <system_gclk_chan_disable+0x34>)
    41e6:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    41e8:	bd10      	pop	{r4, pc}
    41ea:	46c0      	nop			; (mov r8, r8)
    41ec:	00001af1 	.word	0x00001af1
    41f0:	40001800 	.word	0x40001800
    41f4:	00001b31 	.word	0x00001b31

000041f8 <system_gclk_chan_set_config>:
{
    41f8:	b570      	push	{r4, r5, r6, lr}
    41fa:	0004      	movs	r4, r0
    41fc:	000d      	movs	r5, r1
	system_gclk_chan_disable(channel);
    41fe:	4b05      	ldr	r3, [pc, #20]	; (4214 <system_gclk_chan_set_config+0x1c>)
    4200:	4798      	blx	r3
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    4202:	782a      	ldrb	r2, [r5, #0]
    4204:	230f      	movs	r3, #15
    4206:	4013      	ands	r3, r2
    4208:	3420      	adds	r4, #32
    420a:	00a4      	lsls	r4, r4, #2
    420c:	4a02      	ldr	r2, [pc, #8]	; (4218 <system_gclk_chan_set_config+0x20>)
    420e:	50a3      	str	r3, [r4, r2]
}
    4210:	bd70      	pop	{r4, r5, r6, pc}
    4212:	46c0      	nop			; (mov r8, r8)
    4214:	000041c1 	.word	0x000041c1
    4218:	40001800 	.word	0x40001800

0000421c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    421c:	b510      	push	{r4, lr}
    421e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    4220:	4b06      	ldr	r3, [pc, #24]	; (423c <system_gclk_chan_get_hz+0x20>)
    4222:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    4224:	3420      	adds	r4, #32
    4226:	00a4      	lsls	r4, r4, #2
    4228:	4b05      	ldr	r3, [pc, #20]	; (4240 <system_gclk_chan_get_hz+0x24>)
    422a:	58e4      	ldr	r4, [r4, r3]
    422c:	0724      	lsls	r4, r4, #28
    422e:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    4230:	4b04      	ldr	r3, [pc, #16]	; (4244 <system_gclk_chan_get_hz+0x28>)
    4232:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    4234:	0020      	movs	r0, r4
    4236:	4b04      	ldr	r3, [pc, #16]	; (4248 <system_gclk_chan_get_hz+0x2c>)
    4238:	4798      	blx	r3
}
    423a:	bd10      	pop	{r4, pc}
    423c:	00001af1 	.word	0x00001af1
    4240:	40001800 	.word	0x40001800
    4244:	00001b31 	.word	0x00001b31
    4248:	0000411d 	.word	0x0000411d

0000424c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    424c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    424e:	78d3      	ldrb	r3, [r2, #3]
    4250:	2b00      	cmp	r3, #0
    4252:	d135      	bne.n	42c0 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    4254:	7813      	ldrb	r3, [r2, #0]
    4256:	2b80      	cmp	r3, #128	; 0x80
    4258:	d029      	beq.n	42ae <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    425a:	061b      	lsls	r3, r3, #24
    425c:	2480      	movs	r4, #128	; 0x80
    425e:	0264      	lsls	r4, r4, #9
    4260:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    4262:	7854      	ldrb	r4, [r2, #1]
    4264:	2502      	movs	r5, #2
    4266:	43ac      	bics	r4, r5
    4268:	d106      	bne.n	4278 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    426a:	7894      	ldrb	r4, [r2, #2]
    426c:	2c00      	cmp	r4, #0
    426e:	d120      	bne.n	42b2 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    4270:	2480      	movs	r4, #128	; 0x80
    4272:	02a4      	lsls	r4, r4, #10
    4274:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    4276:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4278:	7854      	ldrb	r4, [r2, #1]
    427a:	3c01      	subs	r4, #1
    427c:	2c01      	cmp	r4, #1
    427e:	d91c      	bls.n	42ba <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    4280:	040d      	lsls	r5, r1, #16
    4282:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    4284:	24a0      	movs	r4, #160	; 0xa0
    4286:	05e4      	lsls	r4, r4, #23
    4288:	432c      	orrs	r4, r5
    428a:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    428c:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    428e:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    4290:	24d0      	movs	r4, #208	; 0xd0
    4292:	0624      	lsls	r4, r4, #24
    4294:	432c      	orrs	r4, r5
    4296:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4298:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    429a:	78d4      	ldrb	r4, [r2, #3]
    429c:	2c00      	cmp	r4, #0
    429e:	d122      	bne.n	42e6 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    42a0:	035b      	lsls	r3, r3, #13
    42a2:	d51c      	bpl.n	42de <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    42a4:	7893      	ldrb	r3, [r2, #2]
    42a6:	2b01      	cmp	r3, #1
    42a8:	d01e      	beq.n	42e8 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    42aa:	6141      	str	r1, [r0, #20]
    42ac:	e017      	b.n	42de <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    42ae:	2300      	movs	r3, #0
    42b0:	e7d7      	b.n	4262 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    42b2:	24c0      	movs	r4, #192	; 0xc0
    42b4:	02e4      	lsls	r4, r4, #11
    42b6:	4323      	orrs	r3, r4
    42b8:	e7dd      	b.n	4276 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    42ba:	4c0d      	ldr	r4, [pc, #52]	; (42f0 <_system_pinmux_config+0xa4>)
    42bc:	4023      	ands	r3, r4
    42be:	e7df      	b.n	4280 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    42c0:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    42c2:	040c      	lsls	r4, r1, #16
    42c4:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    42c6:	23a0      	movs	r3, #160	; 0xa0
    42c8:	05db      	lsls	r3, r3, #23
    42ca:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    42cc:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    42ce:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    42d0:	23d0      	movs	r3, #208	; 0xd0
    42d2:	061b      	lsls	r3, r3, #24
    42d4:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    42d6:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    42d8:	78d3      	ldrb	r3, [r2, #3]
    42da:	2b00      	cmp	r3, #0
    42dc:	d103      	bne.n	42e6 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    42de:	7853      	ldrb	r3, [r2, #1]
    42e0:	3b01      	subs	r3, #1
    42e2:	2b01      	cmp	r3, #1
    42e4:	d902      	bls.n	42ec <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    42e6:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    42e8:	6181      	str	r1, [r0, #24]
    42ea:	e7f8      	b.n	42de <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    42ec:	6081      	str	r1, [r0, #8]
}
    42ee:	e7fa      	b.n	42e6 <_system_pinmux_config+0x9a>
    42f0:	fffbffff 	.word	0xfffbffff

000042f4 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    42f4:	b510      	push	{r4, lr}
    42f6:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    42f8:	09c1      	lsrs	r1, r0, #7
		return NULL;
    42fa:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    42fc:	2900      	cmp	r1, #0
    42fe:	d104      	bne.n	430a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    4300:	0943      	lsrs	r3, r0, #5
    4302:	01db      	lsls	r3, r3, #7
    4304:	4905      	ldr	r1, [pc, #20]	; (431c <system_pinmux_pin_set_config+0x28>)
    4306:	468c      	mov	ip, r1
    4308:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    430a:	241f      	movs	r4, #31
    430c:	4020      	ands	r0, r4
    430e:	2101      	movs	r1, #1
    4310:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    4312:	0018      	movs	r0, r3
    4314:	4b02      	ldr	r3, [pc, #8]	; (4320 <system_pinmux_pin_set_config+0x2c>)
    4316:	4798      	blx	r3
}
    4318:	bd10      	pop	{r4, pc}
    431a:	46c0      	nop			; (mov r8, r8)
    431c:	40002800 	.word	0x40002800
    4320:	0000424d 	.word	0x0000424d

00004324 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    4324:	4770      	bx	lr
	...

00004328 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    4328:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    432a:	4b05      	ldr	r3, [pc, #20]	; (4340 <system_init+0x18>)
    432c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    432e:	4b05      	ldr	r3, [pc, #20]	; (4344 <system_init+0x1c>)
    4330:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    4332:	4b05      	ldr	r3, [pc, #20]	; (4348 <system_init+0x20>)
    4334:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    4336:	4b05      	ldr	r3, [pc, #20]	; (434c <system_init+0x24>)
    4338:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    433a:	4b05      	ldr	r3, [pc, #20]	; (4350 <system_init+0x28>)
    433c:	4798      	blx	r3
}
    433e:	bd10      	pop	{r4, pc}
    4340:	00003dd9 	.word	0x00003dd9
    4344:	00001b61 	.word	0x00001b61
    4348:	00004325 	.word	0x00004325
    434c:	00002345 	.word	0x00002345
    4350:	00004325 	.word	0x00004325

00004354 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    4354:	1c93      	adds	r3, r2, #2
    4356:	009b      	lsls	r3, r3, #2
    4358:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    435a:	2a02      	cmp	r2, #2
    435c:	d009      	beq.n	4372 <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    435e:	2a03      	cmp	r2, #3
    4360:	d00c      	beq.n	437c <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    4362:	2301      	movs	r3, #1
    4364:	4093      	lsls	r3, r2
    4366:	001a      	movs	r2, r3
    4368:	7e03      	ldrb	r3, [r0, #24]
    436a:	4313      	orrs	r3, r2
    436c:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    436e:	2000      	movs	r0, #0
    4370:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    4372:	7e03      	ldrb	r3, [r0, #24]
    4374:	2210      	movs	r2, #16
    4376:	4313      	orrs	r3, r2
    4378:	7603      	strb	r3, [r0, #24]
    437a:	e7f8      	b.n	436e <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    437c:	7e03      	ldrb	r3, [r0, #24]
    437e:	2220      	movs	r2, #32
    4380:	4313      	orrs	r3, r2
    4382:	7603      	strb	r3, [r0, #24]
    4384:	e7f3      	b.n	436e <tc_register_callback+0x1a>
	...

00004388 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    4388:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    438a:	0080      	lsls	r0, r0, #2
    438c:	4b16      	ldr	r3, [pc, #88]	; (43e8 <_tc_interrupt_handler+0x60>)
    438e:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    4390:	6823      	ldr	r3, [r4, #0]
    4392:	7a9d      	ldrb	r5, [r3, #10]
    4394:	7e22      	ldrb	r2, [r4, #24]
    4396:	7e63      	ldrb	r3, [r4, #25]
    4398:	4013      	ands	r3, r2
    439a:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    439c:	07eb      	lsls	r3, r5, #31
    439e:	d406      	bmi.n	43ae <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    43a0:	07ab      	lsls	r3, r5, #30
    43a2:	d40b      	bmi.n	43bc <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    43a4:	06eb      	lsls	r3, r5, #27
    43a6:	d410      	bmi.n	43ca <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    43a8:	06ab      	lsls	r3, r5, #26
    43aa:	d415      	bmi.n	43d8 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    43ac:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    43ae:	0020      	movs	r0, r4
    43b0:	68a3      	ldr	r3, [r4, #8]
    43b2:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    43b4:	2301      	movs	r3, #1
    43b6:	6822      	ldr	r2, [r4, #0]
    43b8:	7293      	strb	r3, [r2, #10]
    43ba:	e7f1      	b.n	43a0 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    43bc:	0020      	movs	r0, r4
    43be:	68e3      	ldr	r3, [r4, #12]
    43c0:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    43c2:	2302      	movs	r3, #2
    43c4:	6822      	ldr	r2, [r4, #0]
    43c6:	7293      	strb	r3, [r2, #10]
    43c8:	e7ec      	b.n	43a4 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    43ca:	0020      	movs	r0, r4
    43cc:	6923      	ldr	r3, [r4, #16]
    43ce:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    43d0:	2310      	movs	r3, #16
    43d2:	6822      	ldr	r2, [r4, #0]
    43d4:	7293      	strb	r3, [r2, #10]
    43d6:	e7e7      	b.n	43a8 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    43d8:	0020      	movs	r0, r4
    43da:	6963      	ldr	r3, [r4, #20]
    43dc:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    43de:	6823      	ldr	r3, [r4, #0]
    43e0:	2220      	movs	r2, #32
    43e2:	729a      	strb	r2, [r3, #10]
}
    43e4:	e7e2      	b.n	43ac <_tc_interrupt_handler+0x24>
    43e6:	46c0      	nop			; (mov r8, r8)
    43e8:	20001188 	.word	0x20001188

000043ec <TC0_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    43ec:	b510      	push	{r4, lr}
    43ee:	2000      	movs	r0, #0
    43f0:	4b01      	ldr	r3, [pc, #4]	; (43f8 <TC0_Handler+0xc>)
    43f2:	4798      	blx	r3
    43f4:	bd10      	pop	{r4, pc}
    43f6:	46c0      	nop			; (mov r8, r8)
    43f8:	00004389 	.word	0x00004389

000043fc <TC1_Handler>:
    43fc:	b510      	push	{r4, lr}
    43fe:	2001      	movs	r0, #1
    4400:	4b01      	ldr	r3, [pc, #4]	; (4408 <TC1_Handler+0xc>)
    4402:	4798      	blx	r3
    4404:	bd10      	pop	{r4, pc}
    4406:	46c0      	nop			; (mov r8, r8)
    4408:	00004389 	.word	0x00004389

0000440c <TC2_Handler>:
    440c:	b510      	push	{r4, lr}
    440e:	2002      	movs	r0, #2
    4410:	4b01      	ldr	r3, [pc, #4]	; (4418 <TC2_Handler+0xc>)
    4412:	4798      	blx	r3
    4414:	bd10      	pop	{r4, pc}
    4416:	46c0      	nop			; (mov r8, r8)
    4418:	00004389 	.word	0x00004389

0000441c <TC3_Handler>:
    441c:	b510      	push	{r4, lr}
    441e:	2003      	movs	r0, #3
    4420:	4b01      	ldr	r3, [pc, #4]	; (4428 <TC3_Handler+0xc>)
    4422:	4798      	blx	r3
    4424:	bd10      	pop	{r4, pc}
    4426:	46c0      	nop			; (mov r8, r8)
    4428:	00004389 	.word	0x00004389

0000442c <TC4_Handler>:
    442c:	b510      	push	{r4, lr}
    442e:	2004      	movs	r0, #4
    4430:	4b01      	ldr	r3, [pc, #4]	; (4438 <TC4_Handler+0xc>)
    4432:	4798      	blx	r3
    4434:	bd10      	pop	{r4, pc}
    4436:	46c0      	nop			; (mov r8, r8)
    4438:	00004389 	.word	0x00004389

0000443c <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    443c:	b530      	push	{r4, r5, lr}
    443e:	b087      	sub	sp, #28
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    4440:	a901      	add	r1, sp, #4
    4442:	4b0c      	ldr	r3, [pc, #48]	; (4474 <_tc_get_inst_index+0x38>)
    4444:	000a      	movs	r2, r1
    4446:	cb32      	ldmia	r3!, {r1, r4, r5}
    4448:	c232      	stmia	r2!, {r1, r4, r5}
    444a:	cb12      	ldmia	r3!, {r1, r4}
    444c:	c212      	stmia	r2!, {r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    444e:	9b01      	ldr	r3, [sp, #4]
    4450:	4298      	cmp	r0, r3
    4452:	d00b      	beq.n	446c <_tc_get_inst_index+0x30>
    4454:	2301      	movs	r3, #1
    4456:	a901      	add	r1, sp, #4
    4458:	009a      	lsls	r2, r3, #2
    445a:	5852      	ldr	r2, [r2, r1]
    445c:	4282      	cmp	r2, r0
    445e:	d006      	beq.n	446e <_tc_get_inst_index+0x32>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    4460:	3301      	adds	r3, #1
    4462:	2b05      	cmp	r3, #5
    4464:	d1f8      	bne.n	4458 <_tc_get_inst_index+0x1c>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    4466:	2000      	movs	r0, #0
}
    4468:	b007      	add	sp, #28
    446a:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    446c:	2300      	movs	r3, #0
			return i;
    446e:	b2d8      	uxtb	r0, r3
    4470:	e7fa      	b.n	4468 <_tc_get_inst_index+0x2c>
    4472:	46c0      	nop			; (mov r8, r8)
    4474:	0001df80 	.word	0x0001df80

00004478 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    4478:	b5f0      	push	{r4, r5, r6, r7, lr}
    447a:	46c6      	mov	lr, r8
    447c:	b500      	push	{lr}
    447e:	b08e      	sub	sp, #56	; 0x38
    4480:	0004      	movs	r4, r0
    4482:	000d      	movs	r5, r1
    4484:	0016      	movs	r6, r2
	uint32_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    4486:	0008      	movs	r0, r1
    4488:	4bae      	ldr	r3, [pc, #696]	; (4744 <tc_init+0x2cc>)
    448a:	4798      	blx	r3
    448c:	4680      	mov	r8, r0
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC2,
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC3,
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC4};
#elif (SAML21J) || (SAMR34J) || (SAMR35J)
	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = {TC0_GCLK_ID, TC1_GCLK_ID, TC2_GCLK_ID, TC3_GCLK_ID, TC4_GCLK_ID};
    448e:	ab0c      	add	r3, sp, #48	; 0x30
    4490:	221b      	movs	r2, #27
    4492:	701a      	strb	r2, [r3, #0]
    4494:	705a      	strb	r2, [r3, #1]
    4496:	3201      	adds	r2, #1
    4498:	709a      	strb	r2, [r3, #2]
    449a:	70da      	strb	r2, [r3, #3]
    449c:	3201      	adds	r2, #1
    449e:	711a      	strb	r2, [r3, #4]
	/* Array of MCLK APB mask bit position for different TC instances */
	uint32_t inst_mclk_apbmask[] = {SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC0,
    44a0:	a902      	add	r1, sp, #8
    44a2:	4ba9      	ldr	r3, [pc, #676]	; (4748 <tc_init+0x2d0>)
    44a4:	3314      	adds	r3, #20
    44a6:	000a      	movs	r2, r1
    44a8:	cb83      	ldmia	r3!, {r0, r1, r7}
    44aa:	c283      	stmia	r2!, {r0, r1, r7}
    44ac:	cb83      	ldmia	r3!, {r0, r1, r7}
    44ae:	c283      	stmia	r2!, {r0, r1, r7}
    44b0:	cb83      	ldmia	r3!, {r0, r1, r7}
    44b2:	c283      	stmia	r2!, {r0, r1, r7}
    44b4:	681b      	ldr	r3, [r3, #0]
    44b6:	6013      	str	r3, [r2, #0]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    44b8:	2300      	movs	r3, #0
    44ba:	60a3      	str	r3, [r4, #8]
    44bc:	60e3      	str	r3, [r4, #12]
    44be:	6123      	str	r3, [r4, #16]
    44c0:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    44c2:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    44c4:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    44c6:	4643      	mov	r3, r8
    44c8:	009a      	lsls	r2, r3, #2
    44ca:	4ba0      	ldr	r3, [pc, #640]	; (474c <tc_init+0x2d4>)
    44cc:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    44ce:	6025      	str	r5, [r4, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    44d0:	2334      	movs	r3, #52	; 0x34
    44d2:	5cf3      	ldrb	r3, [r6, r3]
    44d4:	76a3      	strb	r3, [r4, #26]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    44d6:	78f3      	ldrb	r3, [r6, #3]
    44d8:	2b08      	cmp	r3, #8
    44da:	d008      	beq.n	44ee <tc_init+0x76>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    44dc:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    44de:	682b      	ldr	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    44e0:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    44e2:	07db      	lsls	r3, r3, #31
    44e4:	d508      	bpl.n	44f8 <tc_init+0x80>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    44e6:	b00e      	add	sp, #56	; 0x38
    44e8:	bc04      	pop	{r2}
    44ea:	4690      	mov	r8, r2
    44ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    44ee:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    44f0:	4642      	mov	r2, r8
    44f2:	07d2      	lsls	r2, r2, #31
    44f4:	d4f7      	bmi.n	44e6 <tc_init+0x6e>
    44f6:	e7f1      	b.n	44dc <tc_init+0x64>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    44f8:	7aeb      	ldrb	r3, [r5, #11]
		return STATUS_ERR_DENIED;
    44fa:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    44fc:	079b      	lsls	r3, r3, #30
    44fe:	d4f2      	bmi.n	44e6 <tc_init+0x6e>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    4500:	682b      	ldr	r3, [r5, #0]
    4502:	079b      	lsls	r3, r3, #30
    4504:	d4ef      	bmi.n	44e6 <tc_init+0x6e>
	if (config->pwm_channel[0].enabled) {
    4506:	7c33      	ldrb	r3, [r6, #16]
    4508:	2b00      	cmp	r3, #0
    450a:	d112      	bne.n	4532 <tc_init+0xba>
	if (config->pwm_channel[1].enabled) {
    450c:	7f33      	ldrb	r3, [r6, #28]
    450e:	2b00      	cmp	r3, #0
    4510:	d11b      	bne.n	454a <tc_init+0xd2>
	system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[instance*2],
    4512:	4643      	mov	r3, r8
    4514:	005a      	lsls	r2, r3, #1
    4516:	a902      	add	r1, sp, #8
    4518:	1c53      	adds	r3, r2, #1
    451a:	009b      	lsls	r3, r3, #2
    451c:	5858      	ldr	r0, [r3, r1]
    451e:	4643      	mov	r3, r8
    4520:	00db      	lsls	r3, r3, #3
    4522:	585b      	ldr	r3, [r3, r1]
	switch (bus) {
    4524:	b2d9      	uxtb	r1, r3
    4526:	2904      	cmp	r1, #4
    4528:	d823      	bhi.n	4572 <tc_init+0xfa>
    452a:	008b      	lsls	r3, r1, #2
    452c:	4988      	ldr	r1, [pc, #544]	; (4750 <tc_init+0x2d8>)
    452e:	58cb      	ldr	r3, [r1, r3]
    4530:	469f      	mov	pc, r3
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    4532:	a901      	add	r1, sp, #4
    4534:	2301      	movs	r3, #1
    4536:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    4538:	2200      	movs	r2, #0
    453a:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    453c:	7e32      	ldrb	r2, [r6, #24]
    453e:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    4540:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    4542:	7d30      	ldrb	r0, [r6, #20]
    4544:	4b83      	ldr	r3, [pc, #524]	; (4754 <tc_init+0x2dc>)
    4546:	4798      	blx	r3
    4548:	e7e0      	b.n	450c <tc_init+0x94>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    454a:	a901      	add	r1, sp, #4
    454c:	2301      	movs	r3, #1
    454e:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    4550:	2200      	movs	r2, #0
    4552:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    4554:	3224      	adds	r2, #36	; 0x24
    4556:	18b2      	adds	r2, r6, r2
    4558:	7812      	ldrb	r2, [r2, #0]
    455a:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    455c:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    455e:	331f      	adds	r3, #31
    4560:	18f3      	adds	r3, r6, r3
    4562:	7818      	ldrb	r0, [r3, #0]
    4564:	4b7b      	ldr	r3, [pc, #492]	; (4754 <tc_init+0x2dc>)
    4566:	4798      	blx	r3
    4568:	e7d3      	b.n	4512 <tc_init+0x9a>
			MCLK->APBAMASK.reg |= mask;
    456a:	497b      	ldr	r1, [pc, #492]	; (4758 <tc_init+0x2e0>)
    456c:	694b      	ldr	r3, [r1, #20]
    456e:	4318      	orrs	r0, r3
    4570:	6148      	str	r0, [r1, #20]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) && (instance+1 < TC_INST_NUM))
    4572:	78f3      	ldrb	r3, [r6, #3]
    4574:	2b08      	cmp	r3, #8
    4576:	d100      	bne.n	457a <tc_init+0x102>
    4578:	e086      	b.n	4688 <tc_init+0x210>
	gclk_chan_config.source_generator = config->clock_source;
    457a:	7833      	ldrb	r3, [r6, #0]
    457c:	466a      	mov	r2, sp
    457e:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    4580:	ab0c      	add	r3, sp, #48	; 0x30
    4582:	4642      	mov	r2, r8
    4584:	5c9f      	ldrb	r7, [r3, r2]
    4586:	4669      	mov	r1, sp
    4588:	0038      	movs	r0, r7
    458a:	4b74      	ldr	r3, [pc, #464]	; (475c <tc_init+0x2e4>)
    458c:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    458e:	0038      	movs	r0, r7
    4590:	4b73      	ldr	r3, [pc, #460]	; (4760 <tc_init+0x2e8>)
    4592:	4798      	blx	r3
			(uint32_t)config->counter_size |
    4594:	78f3      	ldrb	r3, [r6, #3]
    4596:	79f2      	ldrb	r2, [r6, #7]
    4598:	4313      	orrs	r3, r2
			(uint32_t)config->clock_prescaler;
    459a:	88b2      	ldrh	r2, [r6, #4]
	ctrla_tmp =
    459c:	4313      	orrs	r3, r2
		if (config->enable_capture_on_channel[i] == true) {
    459e:	7a72      	ldrb	r2, [r6, #9]
    45a0:	2a00      	cmp	r2, #0
    45a2:	d002      	beq.n	45aa <tc_init+0x132>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    45a4:	2280      	movs	r2, #128	; 0x80
    45a6:	0252      	lsls	r2, r2, #9
    45a8:	4313      	orrs	r3, r2
		if (config->enable_capture_on_channel[i] == true) {
    45aa:	7ab2      	ldrb	r2, [r6, #10]
    45ac:	2a00      	cmp	r2, #0
    45ae:	d002      	beq.n	45b6 <tc_init+0x13e>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    45b0:	2280      	movs	r2, #128	; 0x80
    45b2:	0292      	lsls	r2, r2, #10
    45b4:	4313      	orrs	r3, r2
		if (config->enable_capture_on_IO[i] == true) {
    45b6:	7af2      	ldrb	r2, [r6, #11]
    45b8:	2a00      	cmp	r2, #0
    45ba:	d002      	beq.n	45c2 <tc_init+0x14a>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    45bc:	2280      	movs	r2, #128	; 0x80
    45be:	0352      	lsls	r2, r2, #13
    45c0:	4313      	orrs	r3, r2
		if (config->enable_capture_on_IO[i] == true) {
    45c2:	7b32      	ldrb	r2, [r6, #12]
    45c4:	2a00      	cmp	r2, #0
    45c6:	d002      	beq.n	45ce <tc_init+0x156>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    45c8:	2280      	movs	r2, #128	; 0x80
    45ca:	0392      	lsls	r2, r2, #14
    45cc:	4313      	orrs	r3, r2
	ctrla_tmp |= (config->run_in_standby << TC_CTRLA_RUNSTDBY_Pos)
    45ce:	7871      	ldrb	r1, [r6, #1]
    45d0:	0189      	lsls	r1, r1, #6
				|(config->on_demand << TC_CTRLA_ONDEMAND_Pos);
    45d2:	78b2      	ldrb	r2, [r6, #2]
    45d4:	01d2      	lsls	r2, r2, #7
    45d6:	4311      	orrs	r1, r2
	ctrla_tmp |= (config->run_in_standby << TC_CTRLA_RUNSTDBY_Pos)
    45d8:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    45da:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	return (tc_module->SYNCBUSY.reg);
    45dc:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    45de:	2b00      	cmp	r3, #0
    45e0:	d1fc      	bne.n	45dc <tc_init+0x164>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    45e2:	6029      	str	r1, [r5, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    45e4:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    45e6:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    45e8:	2b00      	cmp	r3, #0
    45ea:	d1fc      	bne.n	45e6 <tc_init+0x16e>
	hw->COUNT8.WAVE.reg = config->wave_generation;
    45ec:	79b3      	ldrb	r3, [r6, #6]
    45ee:	732b      	strb	r3, [r5, #12]
	if (config->oneshot) {
    45f0:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    45f2:	1e4b      	subs	r3, r1, #1
    45f4:	4199      	sbcs	r1, r3
    45f6:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    45f8:	7bb3      	ldrb	r3, [r6, #14]
    45fa:	2b00      	cmp	r3, #0
    45fc:	d001      	beq.n	4602 <tc_init+0x18a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    45fe:	2301      	movs	r3, #1
    4600:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4602:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    4604:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    4606:	2b00      	cmp	r3, #0
    4608:	d1fc      	bne.n	4604 <tc_init+0x18c>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    460a:	33ff      	adds	r3, #255	; 0xff
    460c:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    460e:	2900      	cmp	r1, #0
    4610:	d004      	beq.n	461c <tc_init+0x1a4>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4612:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    4614:	6913      	ldr	r3, [r2, #16]
		while (tc_is_syncing(module_inst)) {
    4616:	2b00      	cmp	r3, #0
    4618:	d1fc      	bne.n	4614 <tc_init+0x19c>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    461a:	7169      	strb	r1, [r5, #5]
	hw->COUNT8.DRVCTRL.reg = config->waveform_invert_output;
    461c:	7a33      	ldrb	r3, [r6, #8]
    461e:	736b      	strb	r3, [r5, #13]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4620:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    4622:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    4624:	2b00      	cmp	r3, #0
    4626:	d1fc      	bne.n	4622 <tc_init+0x1aa>
	switch (module_inst->counter_size) {
    4628:	7923      	ldrb	r3, [r4, #4]
    462a:	2b04      	cmp	r3, #4
    462c:	d059      	beq.n	46e2 <tc_init+0x26a>
    462e:	2b08      	cmp	r3, #8
    4630:	d074      	beq.n	471c <tc_init+0x2a4>
	return STATUS_ERR_INVALID_ARG;
    4632:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    4634:	2b00      	cmp	r3, #0
    4636:	d000      	beq.n	463a <tc_init+0x1c2>
    4638:	e755      	b.n	44e6 <tc_init+0x6e>
    463a:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    463c:	2b00      	cmp	r3, #0
    463e:	d1fc      	bne.n	463a <tc_init+0x1c2>
				= config->counter_16_bit.value;
    4640:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    4642:	82ab      	strh	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4644:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    4646:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    4648:	2b00      	cmp	r3, #0
    464a:	d1fc      	bne.n	4646 <tc_init+0x1ce>
					config->counter_16_bit.compare_capture_channel[0];
    464c:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    464e:	83ab      	strh	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4650:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    4652:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    4654:	2b00      	cmp	r3, #0
    4656:	d1fc      	bne.n	4652 <tc_init+0x1da>
					config->counter_16_bit.compare_capture_channel[1];
    4658:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    465a:	83eb      	strh	r3, [r5, #30]
			return STATUS_OK;
    465c:	2000      	movs	r0, #0
    465e:	e742      	b.n	44e6 <tc_init+0x6e>
			MCLK->APBBMASK.reg |= mask;
    4660:	493d      	ldr	r1, [pc, #244]	; (4758 <tc_init+0x2e0>)
    4662:	698b      	ldr	r3, [r1, #24]
    4664:	4318      	orrs	r0, r3
    4666:	6188      	str	r0, [r1, #24]
    4668:	e783      	b.n	4572 <tc_init+0xfa>
			MCLK->APBCMASK.reg |= mask;
    466a:	493b      	ldr	r1, [pc, #236]	; (4758 <tc_init+0x2e0>)
    466c:	69cb      	ldr	r3, [r1, #28]
    466e:	4318      	orrs	r0, r3
    4670:	61c8      	str	r0, [r1, #28]
    4672:	e77e      	b.n	4572 <tc_init+0xfa>
			MCLK->APBDMASK.reg |= mask;
    4674:	4938      	ldr	r1, [pc, #224]	; (4758 <tc_init+0x2e0>)
    4676:	6a0b      	ldr	r3, [r1, #32]
    4678:	4318      	orrs	r0, r3
    467a:	6208      	str	r0, [r1, #32]
    467c:	e779      	b.n	4572 <tc_init+0xfa>
			MCLK->APBEMASK.reg |= mask;
    467e:	4b36      	ldr	r3, [pc, #216]	; (4758 <tc_init+0x2e0>)
    4680:	6a59      	ldr	r1, [r3, #36]	; 0x24
    4682:	4308      	orrs	r0, r1
    4684:	6258      	str	r0, [r3, #36]	; 0x24
    4686:	e774      	b.n	4572 <tc_init+0xfa>
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) && (instance+1 < TC_INST_NUM))
    4688:	4643      	mov	r3, r8
    468a:	3301      	adds	r3, #1
    468c:	2b04      	cmp	r3, #4
    468e:	dd00      	ble.n	4692 <tc_init+0x21a>
    4690:	e773      	b.n	457a <tc_init+0x102>
		system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[(instance+1)*2],
    4692:	ab02      	add	r3, sp, #8
    4694:	1cd1      	adds	r1, r2, #3
    4696:	0089      	lsls	r1, r1, #2
    4698:	58c9      	ldr	r1, [r1, r3]
    469a:	3202      	adds	r2, #2
    469c:	0092      	lsls	r2, r2, #2
    469e:	58d3      	ldr	r3, [r2, r3]
	switch (bus) {
    46a0:	b2da      	uxtb	r2, r3
    46a2:	2a04      	cmp	r2, #4
    46a4:	d900      	bls.n	46a8 <tc_init+0x230>
    46a6:	e768      	b.n	457a <tc_init+0x102>
    46a8:	0093      	lsls	r3, r2, #2
    46aa:	4a2e      	ldr	r2, [pc, #184]	; (4764 <tc_init+0x2ec>)
    46ac:	58d3      	ldr	r3, [r2, r3]
    46ae:	469f      	mov	pc, r3
			MCLK->APBAMASK.reg |= mask;
    46b0:	4a29      	ldr	r2, [pc, #164]	; (4758 <tc_init+0x2e0>)
    46b2:	6953      	ldr	r3, [r2, #20]
    46b4:	4319      	orrs	r1, r3
    46b6:	6151      	str	r1, [r2, #20]
    46b8:	e75f      	b.n	457a <tc_init+0x102>
			MCLK->APBBMASK.reg |= mask;
    46ba:	4a27      	ldr	r2, [pc, #156]	; (4758 <tc_init+0x2e0>)
    46bc:	6993      	ldr	r3, [r2, #24]
    46be:	4319      	orrs	r1, r3
    46c0:	6191      	str	r1, [r2, #24]
    46c2:	e75a      	b.n	457a <tc_init+0x102>
			MCLK->APBCMASK.reg |= mask;
    46c4:	4a24      	ldr	r2, [pc, #144]	; (4758 <tc_init+0x2e0>)
    46c6:	69d3      	ldr	r3, [r2, #28]
    46c8:	4319      	orrs	r1, r3
    46ca:	61d1      	str	r1, [r2, #28]
    46cc:	e755      	b.n	457a <tc_init+0x102>
			MCLK->APBDMASK.reg |= mask;
    46ce:	4a22      	ldr	r2, [pc, #136]	; (4758 <tc_init+0x2e0>)
    46d0:	6a13      	ldr	r3, [r2, #32]
    46d2:	4319      	orrs	r1, r3
    46d4:	6211      	str	r1, [r2, #32]
    46d6:	e750      	b.n	457a <tc_init+0x102>
			MCLK->APBEMASK.reg |= mask;
    46d8:	4b1f      	ldr	r3, [pc, #124]	; (4758 <tc_init+0x2e0>)
    46da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    46dc:	4311      	orrs	r1, r2
    46de:	6259      	str	r1, [r3, #36]	; 0x24
    46e0:	e74b      	b.n	457a <tc_init+0x102>
    46e2:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    46e4:	2b00      	cmp	r3, #0
    46e6:	d1fc      	bne.n	46e2 <tc_init+0x26a>
					config->counter_8_bit.value;
    46e8:	3328      	adds	r3, #40	; 0x28
    46ea:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    46ec:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    46ee:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    46f0:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    46f2:	2b00      	cmp	r3, #0
    46f4:	d1fc      	bne.n	46f0 <tc_init+0x278>
					config->counter_8_bit.period;
    46f6:	3329      	adds	r3, #41	; 0x29
    46f8:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    46fa:	76eb      	strb	r3, [r5, #27]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    46fc:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    46fe:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    4700:	2b00      	cmp	r3, #0
    4702:	d1fc      	bne.n	46fe <tc_init+0x286>
					config->counter_8_bit.compare_capture_channel[0];
    4704:	332a      	adds	r3, #42	; 0x2a
    4706:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    4708:	772b      	strb	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    470a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    470c:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    470e:	2b00      	cmp	r3, #0
    4710:	d1fc      	bne.n	470c <tc_init+0x294>
					config->counter_8_bit.compare_capture_channel[1];
    4712:	332b      	adds	r3, #43	; 0x2b
    4714:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    4716:	776b      	strb	r3, [r5, #29]
			return STATUS_OK;
    4718:	2000      	movs	r0, #0
    471a:	e6e4      	b.n	44e6 <tc_init+0x6e>
    471c:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    471e:	2b00      	cmp	r3, #0
    4720:	d1fc      	bne.n	471c <tc_init+0x2a4>
				= config->counter_32_bit.value;
    4722:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    4724:	616b      	str	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4726:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    4728:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    472a:	2b00      	cmp	r3, #0
    472c:	d1fc      	bne.n	4728 <tc_init+0x2b0>
			hw->COUNT32.CC[0].reg =
    472e:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    4730:	61eb      	str	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4732:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    4734:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    4736:	2b00      	cmp	r3, #0
    4738:	d1fc      	bne.n	4734 <tc_init+0x2bc>
					config->counter_32_bit.compare_capture_channel[1];
    473a:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    473c:	622b      	str	r3, [r5, #32]
			return STATUS_OK;
    473e:	2000      	movs	r0, #0
    4740:	e6d1      	b.n	44e6 <tc_init+0x6e>
    4742:	46c0      	nop			; (mov r8, r8)
    4744:	0000443d 	.word	0x0000443d
    4748:	0001df80 	.word	0x0001df80
    474c:	20001188 	.word	0x20001188
    4750:	0001df58 	.word	0x0001df58
    4754:	000042f5 	.word	0x000042f5
    4758:	40000400 	.word	0x40000400
    475c:	000041f9 	.word	0x000041f9
    4760:	00004189 	.word	0x00004189
    4764:	0001df6c 	.word	0x0001df6c

00004768 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4768:	6802      	ldr	r2, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    476a:	6913      	ldr	r3, [r2, #16]

	while (tc_is_syncing(module_inst)) {
    476c:	2b00      	cmp	r3, #0
    476e:	d1fc      	bne.n	476a <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
    4770:	7113      	strb	r3, [r2, #4]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4772:	6801      	ldr	r1, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    4774:	690b      	ldr	r3, [r1, #16]

	while (tc_is_syncing(module_inst)) {
    4776:	2b00      	cmp	r3, #0
    4778:	d1fc      	bne.n	4774 <tc_get_count_value+0xc>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_READSYNC_Val);
    477a:	3380      	adds	r3, #128	; 0x80
    477c:	7153      	strb	r3, [r2, #5]

	/* Read synchronization */
	tc_sync_read_count(module_inst);
	
	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    477e:	6802      	ldr	r2, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    4780:	6913      	ldr	r3, [r2, #16]

	while (tc_is_syncing(module_inst)) {
    4782:	2b00      	cmp	r3, #0
    4784:	d1fc      	bne.n	4780 <tc_get_count_value+0x18>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    4786:	7903      	ldrb	r3, [r0, #4]
    4788:	2b04      	cmp	r3, #4
    478a:	d005      	beq.n	4798 <tc_get_count_value+0x30>
    478c:	2b08      	cmp	r3, #8
    478e:	d009      	beq.n	47a4 <tc_get_count_value+0x3c>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    4790:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    4792:	2b00      	cmp	r3, #0
    4794:	d003      	beq.n	479e <tc_get_count_value+0x36>
}
    4796:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    4798:	7d10      	ldrb	r0, [r2, #20]
    479a:	b2c0      	uxtb	r0, r0
    479c:	e7fb      	b.n	4796 <tc_get_count_value+0x2e>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    479e:	8a90      	ldrh	r0, [r2, #20]
    47a0:	b280      	uxth	r0, r0
    47a2:	e7f8      	b.n	4796 <tc_get_count_value+0x2e>
			return tc_module->COUNT32.COUNT.reg;
    47a4:	6950      	ldr	r0, [r2, #20]
    47a6:	e7f6      	b.n	4796 <tc_get_count_value+0x2e>

000047a8 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    47a8:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(compare);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    47aa:	6804      	ldr	r4, [r0, #0]
    47ac:	6923      	ldr	r3, [r4, #16]

	while (tc_is_syncing(module_inst)) {
    47ae:	2b00      	cmp	r3, #0
    47b0:	d1fc      	bne.n	47ac <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    47b2:	7903      	ldrb	r3, [r0, #4]
    47b4:	2b04      	cmp	r3, #4
    47b6:	d006      	beq.n	47c6 <tc_set_compare_value+0x1e>
    47b8:	2b08      	cmp	r3, #8
    47ba:	d028      	beq.n	480e <tc_set_compare_value+0x66>
    47bc:	2b00      	cmp	r3, #0
    47be:	d013      	beq.n	47e8 <tc_set_compare_value+0x40>
				}
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    47c0:	2317      	movs	r3, #23
}
    47c2:	0018      	movs	r0, r3
    47c4:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    47c6:	2317      	movs	r3, #23
			if (channel_index <
    47c8:	2901      	cmp	r1, #1
    47ca:	d8fa      	bhi.n	47c2 <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    47cc:	7e83      	ldrb	r3, [r0, #26]
    47ce:	2b00      	cmp	r3, #0
    47d0:	d005      	beq.n	47de <tc_set_compare_value+0x36>
							(uint8_t)compare;
    47d2:	b2d2      	uxtb	r2, r2
					tc_module->COUNT8.CCBUF[channel_index].reg =
    47d4:	1861      	adds	r1, r4, r1
    47d6:	3130      	adds	r1, #48	; 0x30
    47d8:	700a      	strb	r2, [r1, #0]
				return STATUS_OK;
    47da:	2300      	movs	r3, #0
    47dc:	e7f1      	b.n	47c2 <tc_set_compare_value+0x1a>
							(uint8_t)compare;
    47de:	b2d2      	uxtb	r2, r2
					tc_module->COUNT8.CC[channel_index].reg  =
    47e0:	1864      	adds	r4, r4, r1
    47e2:	7722      	strb	r2, [r4, #28]
				return STATUS_OK;
    47e4:	2300      	movs	r3, #0
    47e6:	e7ec      	b.n	47c2 <tc_set_compare_value+0x1a>
	return STATUS_ERR_INVALID_ARG;
    47e8:	2317      	movs	r3, #23
			if (channel_index <
    47ea:	2901      	cmp	r1, #1
    47ec:	d8e9      	bhi.n	47c2 <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    47ee:	7e83      	ldrb	r3, [r0, #26]
    47f0:	2b00      	cmp	r3, #0
    47f2:	d005      	beq.n	4800 <tc_set_compare_value+0x58>
							(uint16_t)compare;
    47f4:	b292      	uxth	r2, r2
					tc_module->COUNT16.CCBUF[channel_index].reg =
    47f6:	3118      	adds	r1, #24
    47f8:	0049      	lsls	r1, r1, #1
    47fa:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    47fc:	2300      	movs	r3, #0
    47fe:	e7e0      	b.n	47c2 <tc_set_compare_value+0x1a>
							(uint16_t)compare;
    4800:	b292      	uxth	r2, r2
					tc_module->COUNT16.CC[channel_index].reg =
    4802:	310c      	adds	r1, #12
    4804:	0049      	lsls	r1, r1, #1
    4806:	1864      	adds	r4, r4, r1
    4808:	80a2      	strh	r2, [r4, #4]
				return STATUS_OK;
    480a:	2300      	movs	r3, #0
    480c:	e7d9      	b.n	47c2 <tc_set_compare_value+0x1a>
	return STATUS_ERR_INVALID_ARG;
    480e:	2317      	movs	r3, #23
			if (channel_index <
    4810:	2901      	cmp	r1, #1
    4812:	d8d6      	bhi.n	47c2 <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    4814:	7e83      	ldrb	r3, [r0, #26]
    4816:	2b00      	cmp	r3, #0
    4818:	d105      	bne.n	4826 <tc_set_compare_value+0x7e>
					tc_module->COUNT32.CC[channel_index].reg =
    481a:	3106      	adds	r1, #6
    481c:	0089      	lsls	r1, r1, #2
    481e:	1864      	adds	r4, r4, r1
    4820:	6062      	str	r2, [r4, #4]
				return STATUS_OK;
    4822:	2300      	movs	r3, #0
    4824:	e7cd      	b.n	47c2 <tc_set_compare_value+0x1a>
					tc_module->COUNT32.CCBUF[channel_index].reg =
    4826:	310c      	adds	r1, #12
    4828:	0089      	lsls	r1, r1, #2
    482a:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    482c:	2300      	movs	r3, #0
    482e:	e7c8      	b.n	47c2 <tc_set_compare_value+0x1a>

00004830 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    4830:	e7fe      	b.n	4830 <Dummy_Handler>
	...

00004834 <Reset_Handler>:
{
    4834:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
    4836:	4a1a      	ldr	r2, [pc, #104]	; (48a0 <Reset_Handler+0x6c>)
    4838:	4b1a      	ldr	r3, [pc, #104]	; (48a4 <Reset_Handler+0x70>)
    483a:	429a      	cmp	r2, r3
    483c:	d011      	beq.n	4862 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    483e:	001a      	movs	r2, r3
    4840:	4b19      	ldr	r3, [pc, #100]	; (48a8 <Reset_Handler+0x74>)
    4842:	429a      	cmp	r2, r3
    4844:	d20d      	bcs.n	4862 <Reset_Handler+0x2e>
    4846:	4a19      	ldr	r2, [pc, #100]	; (48ac <Reset_Handler+0x78>)
    4848:	3303      	adds	r3, #3
    484a:	1a9b      	subs	r3, r3, r2
    484c:	089b      	lsrs	r3, r3, #2
    484e:	3301      	adds	r3, #1
    4850:	009b      	lsls	r3, r3, #2
    4852:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    4854:	4813      	ldr	r0, [pc, #76]	; (48a4 <Reset_Handler+0x70>)
    4856:	4912      	ldr	r1, [pc, #72]	; (48a0 <Reset_Handler+0x6c>)
    4858:	588c      	ldr	r4, [r1, r2]
    485a:	5084      	str	r4, [r0, r2]
    485c:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    485e:	429a      	cmp	r2, r3
    4860:	d1fa      	bne.n	4858 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    4862:	4a13      	ldr	r2, [pc, #76]	; (48b0 <Reset_Handler+0x7c>)
    4864:	4b13      	ldr	r3, [pc, #76]	; (48b4 <Reset_Handler+0x80>)
    4866:	429a      	cmp	r2, r3
    4868:	d20a      	bcs.n	4880 <Reset_Handler+0x4c>
    486a:	43d3      	mvns	r3, r2
    486c:	4911      	ldr	r1, [pc, #68]	; (48b4 <Reset_Handler+0x80>)
    486e:	185b      	adds	r3, r3, r1
    4870:	2103      	movs	r1, #3
    4872:	438b      	bics	r3, r1
    4874:	3304      	adds	r3, #4
    4876:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    4878:	2100      	movs	r1, #0
    487a:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    487c:	4293      	cmp	r3, r2
    487e:	d1fc      	bne.n	487a <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    4880:	4a0d      	ldr	r2, [pc, #52]	; (48b8 <Reset_Handler+0x84>)
    4882:	21ff      	movs	r1, #255	; 0xff
    4884:	4b0d      	ldr	r3, [pc, #52]	; (48bc <Reset_Handler+0x88>)
    4886:	438b      	bics	r3, r1
    4888:	6093      	str	r3, [r2, #8]
        NVMCTRL->CTRLB.bit.MANW = 1;
    488a:	4a0d      	ldr	r2, [pc, #52]	; (48c0 <Reset_Handler+0x8c>)
    488c:	6853      	ldr	r3, [r2, #4]
    488e:	397f      	subs	r1, #127	; 0x7f
    4890:	430b      	orrs	r3, r1
    4892:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    4894:	4b0b      	ldr	r3, [pc, #44]	; (48c4 <Reset_Handler+0x90>)
    4896:	4798      	blx	r3
        main();
    4898:	4b0b      	ldr	r3, [pc, #44]	; (48c8 <Reset_Handler+0x94>)
    489a:	4798      	blx	r3
    489c:	e7fe      	b.n	489c <Reset_Handler+0x68>
    489e:	46c0      	nop			; (mov r8, r8)
    48a0:	0001ed60 	.word	0x0001ed60
    48a4:	20000000 	.word	0x20000000
    48a8:	200009c0 	.word	0x200009c0
    48ac:	20000004 	.word	0x20000004
    48b0:	200009c0 	.word	0x200009c0
    48b4:	20001ee0 	.word	0x20001ee0
    48b8:	e000ed00 	.word	0xe000ed00
    48bc:	00000000 	.word	0x00000000
    48c0:	41004000 	.word	0x41004000
    48c4:	00015bc9 	.word	0x00015bc9
    48c8:	0000c771 	.word	0x0000c771

000048cc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    48cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    48ce:	46c6      	mov	lr, r8
    48d0:	b500      	push	{lr}
    48d2:	000c      	movs	r4, r1
    48d4:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    48d6:	2800      	cmp	r0, #0
    48d8:	d10f      	bne.n	48fa <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    48da:	2a00      	cmp	r2, #0
    48dc:	dd11      	ble.n	4902 <_read+0x36>
    48de:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    48e0:	4e09      	ldr	r6, [pc, #36]	; (4908 <_read+0x3c>)
    48e2:	4d0a      	ldr	r5, [pc, #40]	; (490c <_read+0x40>)
    48e4:	6830      	ldr	r0, [r6, #0]
    48e6:	0021      	movs	r1, r4
    48e8:	682b      	ldr	r3, [r5, #0]
    48ea:	4798      	blx	r3
		ptr++;
    48ec:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    48ee:	42bc      	cmp	r4, r7
    48f0:	d1f8      	bne.n	48e4 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    48f2:	4640      	mov	r0, r8
    48f4:	bc04      	pop	{r2}
    48f6:	4690      	mov	r8, r2
    48f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    48fa:	2301      	movs	r3, #1
    48fc:	425b      	negs	r3, r3
    48fe:	4698      	mov	r8, r3
    4900:	e7f7      	b.n	48f2 <_read+0x26>
	for (; len > 0; --len) {
    4902:	4680      	mov	r8, r0
    4904:	e7f5      	b.n	48f2 <_read+0x26>
    4906:	46c0      	nop			; (mov r8, r8)
    4908:	200011a4 	.word	0x200011a4
    490c:	2000119c 	.word	0x2000119c

00004910 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    4910:	b5f0      	push	{r4, r5, r6, r7, lr}
    4912:	46c6      	mov	lr, r8
    4914:	b500      	push	{lr}
    4916:	000e      	movs	r6, r1
    4918:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    491a:	3801      	subs	r0, #1
    491c:	2802      	cmp	r0, #2
    491e:	d810      	bhi.n	4942 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    4920:	2a00      	cmp	r2, #0
    4922:	d011      	beq.n	4948 <_write+0x38>
    4924:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    4926:	4b0c      	ldr	r3, [pc, #48]	; (4958 <_write+0x48>)
    4928:	4698      	mov	r8, r3
    492a:	4f0c      	ldr	r7, [pc, #48]	; (495c <_write+0x4c>)
    492c:	4643      	mov	r3, r8
    492e:	6818      	ldr	r0, [r3, #0]
    4930:	5d31      	ldrb	r1, [r6, r4]
    4932:	683b      	ldr	r3, [r7, #0]
    4934:	4798      	blx	r3
    4936:	2800      	cmp	r0, #0
    4938:	db08      	blt.n	494c <_write+0x3c>
			return -1;
		}
		++nChars;
    493a:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    493c:	42a5      	cmp	r5, r4
    493e:	d1f5      	bne.n	492c <_write+0x1c>
    4940:	e006      	b.n	4950 <_write+0x40>
		return -1;
    4942:	2401      	movs	r4, #1
    4944:	4264      	negs	r4, r4
    4946:	e003      	b.n	4950 <_write+0x40>
	for (; len != 0; --len) {
    4948:	0014      	movs	r4, r2
    494a:	e001      	b.n	4950 <_write+0x40>
			return -1;
    494c:	2401      	movs	r4, #1
    494e:	4264      	negs	r4, r4
	}
	return nChars;
}
    4950:	0020      	movs	r0, r4
    4952:	bc04      	pop	{r2}
    4954:	4690      	mov	r8, r2
    4956:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4958:	200011a4 	.word	0x200011a4
    495c:	200011a0 	.word	0x200011a0

00004960 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    4960:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    4962:	4a06      	ldr	r2, [pc, #24]	; (497c <_sbrk+0x1c>)
    4964:	6812      	ldr	r2, [r2, #0]
    4966:	2a00      	cmp	r2, #0
    4968:	d004      	beq.n	4974 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    496a:	4a04      	ldr	r2, [pc, #16]	; (497c <_sbrk+0x1c>)
    496c:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    496e:	18c3      	adds	r3, r0, r3
    4970:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    4972:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    4974:	4902      	ldr	r1, [pc, #8]	; (4980 <_sbrk+0x20>)
    4976:	4a01      	ldr	r2, [pc, #4]	; (497c <_sbrk+0x1c>)
    4978:	6011      	str	r1, [r2, #0]
    497a:	e7f6      	b.n	496a <_sbrk+0xa>
    497c:	20000b3c 	.word	0x20000b3c
    4980:	20003ee0 	.word	0x20003ee0

00004984 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    4984:	2001      	movs	r0, #1
    4986:	4240      	negs	r0, r0
    4988:	4770      	bx	lr

0000498a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    498a:	2380      	movs	r3, #128	; 0x80
    498c:	019b      	lsls	r3, r3, #6
    498e:	604b      	str	r3, [r1, #4]

	return 0;
}
    4990:	2000      	movs	r0, #0
    4992:	4770      	bx	lr

00004994 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    4994:	2001      	movs	r0, #1
    4996:	4770      	bx	lr

00004998 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    4998:	2000      	movs	r0, #0
    499a:	4770      	bx	lr

0000499c <usart_serial_getchar>:
{
    499c:	b570      	push	{r4, r5, r6, lr}
    499e:	b082      	sub	sp, #8
    49a0:	0005      	movs	r5, r0
    49a2:	000e      	movs	r6, r1
	uint16_t temp = 0;
    49a4:	2200      	movs	r2, #0
    49a6:	466b      	mov	r3, sp
    49a8:	80da      	strh	r2, [r3, #6]
	while(STATUS_OK != usart_read_wait(module, &temp));
    49aa:	4c06      	ldr	r4, [pc, #24]	; (49c4 <usart_serial_getchar+0x28>)
    49ac:	466b      	mov	r3, sp
    49ae:	1d99      	adds	r1, r3, #6
    49b0:	0028      	movs	r0, r5
    49b2:	47a0      	blx	r4
    49b4:	2800      	cmp	r0, #0
    49b6:	d1f9      	bne.n	49ac <usart_serial_getchar+0x10>
	*c = temp;
    49b8:	466b      	mov	r3, sp
    49ba:	3306      	adds	r3, #6
    49bc:	881b      	ldrh	r3, [r3, #0]
    49be:	7033      	strb	r3, [r6, #0]
}
    49c0:	b002      	add	sp, #8
    49c2:	bd70      	pop	{r4, r5, r6, pc}
    49c4:	0000375f 	.word	0x0000375f

000049c8 <usart_serial_putchar>:
{
    49c8:	b570      	push	{r4, r5, r6, lr}
    49ca:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    49cc:	b28c      	uxth	r4, r1
    49ce:	4e03      	ldr	r6, [pc, #12]	; (49dc <usart_serial_putchar+0x14>)
    49d0:	0021      	movs	r1, r4
    49d2:	0028      	movs	r0, r5
    49d4:	47b0      	blx	r6
    49d6:	2800      	cmp	r0, #0
    49d8:	d1fa      	bne.n	49d0 <usart_serial_putchar+0x8>
}
    49da:	bd70      	pop	{r4, r5, r6, pc}
    49dc:	00003739 	.word	0x00003739

000049e0 <USART_HOST_ISR_VECT>:
#if SAMD || SAMR21 || SAML21 || SAMR30 || SAMR34 || SAMR35
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    49e0:	b510      	push	{r4, lr}
    49e2:	b082      	sub	sp, #8
	return usart_read_buffer_wait(module, rx_data, length);
    49e4:	466b      	mov	r3, sp
    49e6:	1ddc      	adds	r4, r3, #7
    49e8:	2201      	movs	r2, #1
    49ea:	0021      	movs	r1, r4
    49ec:	480f      	ldr	r0, [pc, #60]	; (4a2c <USART_HOST_ISR_VECT+0x4c>)
    49ee:	4b10      	ldr	r3, [pc, #64]	; (4a30 <USART_HOST_ISR_VECT+0x50>)
    49f0:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
    49f2:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    49f4:	f3bf 8f5f 	dmb	sy
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    49f8:	2200      	movs	r2, #0
    49fa:	4b0e      	ldr	r3, [pc, #56]	; (4a34 <USART_HOST_ISR_VECT+0x54>)
    49fc:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
    49fe:	4b0e      	ldr	r3, [pc, #56]	; (4a38 <USART_HOST_ISR_VECT+0x58>)
    4a00:	781b      	ldrb	r3, [r3, #0]
    4a02:	7821      	ldrb	r1, [r4, #0]
    4a04:	4a0d      	ldr	r2, [pc, #52]	; (4a3c <USART_HOST_ISR_VECT+0x5c>)
    4a06:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    4a08:	2b7f      	cmp	r3, #127	; 0x7f
    4a0a:	d00a      	beq.n	4a22 <USART_HOST_ISR_VECT+0x42>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
    4a0c:	3301      	adds	r3, #1
    4a0e:	4a0a      	ldr	r2, [pc, #40]	; (4a38 <USART_HOST_ISR_VECT+0x58>)
    4a10:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
    4a12:	2201      	movs	r2, #1
    4a14:	4b07      	ldr	r3, [pc, #28]	; (4a34 <USART_HOST_ISR_VECT+0x54>)
    4a16:	701a      	strb	r2, [r3, #0]
    4a18:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4a1c:	b662      	cpsie	i
}
    4a1e:	b002      	add	sp, #8
    4a20:	bd10      	pop	{r4, pc}
		serial_rx_buf_tail = 0x00;
    4a22:	2200      	movs	r2, #0
    4a24:	4b04      	ldr	r3, [pc, #16]	; (4a38 <USART_HOST_ISR_VECT+0x58>)
    4a26:	701a      	strb	r2, [r3, #0]
    4a28:	e7f3      	b.n	4a12 <USART_HOST_ISR_VECT+0x32>
    4a2a:	46c0      	nop			; (mov r8, r8)
    4a2c:	20000b40 	.word	0x20000b40
    4a30:	00003885 	.word	0x00003885
    4a34:	2000000c 	.word	0x2000000c
    4a38:	20000bf5 	.word	0x20000bf5
    4a3c:	20000b74 	.word	0x20000b74

00004a40 <sio2host_init>:
{
    4a40:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a42:	b091      	sub	sp, #68	; 0x44
	config->data_order       = USART_DATAORDER_LSB;
    4a44:	2380      	movs	r3, #128	; 0x80
    4a46:	05db      	lsls	r3, r3, #23
    4a48:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    4a4a:	2300      	movs	r3, #0
    4a4c:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    4a4e:	22ff      	movs	r2, #255	; 0xff
    4a50:	4669      	mov	r1, sp
    4a52:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    4a54:	2200      	movs	r2, #0
    4a56:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    4a58:	72cb      	strb	r3, [r1, #11]
	config->receiver_enable  = true;
    4a5a:	2401      	movs	r4, #1
    4a5c:	2124      	movs	r1, #36	; 0x24
    4a5e:	4668      	mov	r0, sp
    4a60:	5444      	strb	r4, [r0, r1]
	config->transmitter_enable = true;
    4a62:	3101      	adds	r1, #1
    4a64:	5444      	strb	r4, [r0, r1]
	config->clock_polarity_inverted = false;
    4a66:	3101      	adds	r1, #1
    4a68:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    4a6a:	3101      	adds	r1, #1
    4a6c:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    4a6e:	930a      	str	r3, [sp, #40]	; 0x28
	config->run_in_standby   = false;
    4a70:	3105      	adds	r1, #5
    4a72:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    4a74:	3101      	adds	r1, #1
    4a76:	5443      	strb	r3, [r0, r1]
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    4a78:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    4a7a:	8203      	strh	r3, [r0, #16]
	config->lin_slave_enable      = false;
    4a7c:	76c3      	strb	r3, [r0, #27]
	config->immediate_buffer_overflow_notification  = false;
    4a7e:	7602      	strb	r2, [r0, #24]
	config->start_frame_detection_enable            = false;
    4a80:	7702      	strb	r2, [r0, #28]
	config->encoding_format_enable                  = false;
    4a82:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                    = 19;
    4a84:	2313      	movs	r3, #19
    4a86:	7683      	strb	r3, [r0, #26]
	config->collision_detection_enable              = false;
    4a88:	7742      	strb	r2, [r0, #29]
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    4a8a:	2380      	movs	r3, #128	; 0x80
    4a8c:	035b      	lsls	r3, r3, #13
    4a8e:	9303      	str	r3, [sp, #12]
	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    4a90:	4b2f      	ldr	r3, [pc, #188]	; (4b50 <sio2host_init+0x110>)
    4a92:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    4a94:	4b2f      	ldr	r3, [pc, #188]	; (4b54 <sio2host_init+0x114>)
    4a96:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    4a98:	2301      	movs	r3, #1
    4a9a:	425b      	negs	r3, r3
    4a9c:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    4a9e:	930f      	str	r3, [sp, #60]	; 0x3c
	host_uart_config.baudrate    = USART_HOST_BAUDRATE;
    4aa0:	23e1      	movs	r3, #225	; 0xe1
    4aa2:	025b      	lsls	r3, r3, #9
    4aa4:	9308      	str	r3, [sp, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    4aa6:	4d2c      	ldr	r5, [pc, #176]	; (4b58 <sio2host_init+0x118>)
    4aa8:	4b2c      	ldr	r3, [pc, #176]	; (4b5c <sio2host_init+0x11c>)
    4aaa:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    4aac:	4a2c      	ldr	r2, [pc, #176]	; (4b60 <sio2host_init+0x120>)
    4aae:	4b2d      	ldr	r3, [pc, #180]	; (4b64 <sio2host_init+0x124>)
    4ab0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    4ab2:	4a2d      	ldr	r2, [pc, #180]	; (4b68 <sio2host_init+0x128>)
    4ab4:	4b2d      	ldr	r3, [pc, #180]	; (4b6c <sio2host_init+0x12c>)
    4ab6:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    4ab8:	466a      	mov	r2, sp
    4aba:	2184      	movs	r1, #132	; 0x84
    4abc:	05c9      	lsls	r1, r1, #23
    4abe:	0028      	movs	r0, r5
    4ac0:	4b2b      	ldr	r3, [pc, #172]	; (4b70 <sio2host_init+0x130>)
    4ac2:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    4ac4:	4f2b      	ldr	r7, [pc, #172]	; (4b74 <sio2host_init+0x134>)
    4ac6:	683b      	ldr	r3, [r7, #0]
    4ac8:	6898      	ldr	r0, [r3, #8]
    4aca:	2100      	movs	r1, #0
    4acc:	4e2a      	ldr	r6, [pc, #168]	; (4b78 <sio2host_init+0x138>)
    4ace:	47b0      	blx	r6
	setbuf(stdin, NULL);
    4ad0:	683b      	ldr	r3, [r7, #0]
    4ad2:	6858      	ldr	r0, [r3, #4]
    4ad4:	2100      	movs	r1, #0
    4ad6:	47b0      	blx	r6
	SercomUsart *const usart_hw = &(module->hw->USART);
    4ad8:	682e      	ldr	r6, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    4ada:	0030      	movs	r0, r6
    4adc:	4b27      	ldr	r3, [pc, #156]	; (4b7c <sio2host_init+0x13c>)
    4ade:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4ae0:	231f      	movs	r3, #31
    4ae2:	4018      	ands	r0, r3
    4ae4:	4084      	lsls	r4, r0
    4ae6:	4b26      	ldr	r3, [pc, #152]	; (4b80 <sio2host_init+0x140>)
    4ae8:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    4aea:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    4aec:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    4aee:	2b00      	cmp	r3, #0
    4af0:	d1fc      	bne.n	4aec <sio2host_init+0xac>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    4af2:	6833      	ldr	r3, [r6, #0]
    4af4:	2202      	movs	r2, #2
    4af6:	4313      	orrs	r3, r2
    4af8:	6033      	str	r3, [r6, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    4afa:	4b17      	ldr	r3, [pc, #92]	; (4b58 <sio2host_init+0x118>)
    4afc:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    4afe:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    4b00:	2a00      	cmp	r2, #0
    4b02:	d1fc      	bne.n	4afe <sio2host_init+0xbe>
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    4b04:	6859      	ldr	r1, [r3, #4]
    4b06:	2280      	movs	r2, #128	; 0x80
    4b08:	0252      	lsls	r2, r2, #9
    4b0a:	430a      	orrs	r2, r1
    4b0c:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    4b0e:	2101      	movs	r1, #1
    4b10:	4a11      	ldr	r2, [pc, #68]	; (4b58 <sio2host_init+0x118>)
    4b12:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    4b14:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    4b16:	2a00      	cmp	r2, #0
    4b18:	d1fc      	bne.n	4b14 <sio2host_init+0xd4>
	return (usart_hw->SYNCBUSY.reg);
    4b1a:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    4b1c:	2a00      	cmp	r2, #0
    4b1e:	d1fc      	bne.n	4b1a <sio2host_init+0xda>
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    4b20:	6859      	ldr	r1, [r3, #4]
    4b22:	2280      	movs	r2, #128	; 0x80
    4b24:	0292      	lsls	r2, r2, #10
    4b26:	430a      	orrs	r2, r1
    4b28:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    4b2a:	2101      	movs	r1, #1
    4b2c:	4a0a      	ldr	r2, [pc, #40]	; (4b58 <sio2host_init+0x118>)
    4b2e:	7191      	strb	r1, [r2, #6]
	return (usart_hw->SYNCBUSY.reg);
    4b30:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    4b32:	2a00      	cmp	r2, #0
    4b34:	d1fc      	bne.n	4b30 <sio2host_init+0xf0>
	USART_HOST_RX_ISR_ENABLE();
    4b36:	4913      	ldr	r1, [pc, #76]	; (4b84 <sio2host_init+0x144>)
    4b38:	2000      	movs	r0, #0
    4b3a:	4b13      	ldr	r3, [pc, #76]	; (4b88 <sio2host_init+0x148>)
    4b3c:	4798      	blx	r3
    4b3e:	2204      	movs	r2, #4
    4b40:	2384      	movs	r3, #132	; 0x84
    4b42:	05db      	lsls	r3, r3, #23
    4b44:	759a      	strb	r2, [r3, #22]
    4b46:	32fc      	adds	r2, #252	; 0xfc
    4b48:	4b0d      	ldr	r3, [pc, #52]	; (4b80 <sio2host_init+0x140>)
    4b4a:	601a      	str	r2, [r3, #0]
}
    4b4c:	b011      	add	sp, #68	; 0x44
    4b4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4b50:	00040003 	.word	0x00040003
    4b54:	00050003 	.word	0x00050003
    4b58:	20000b40 	.word	0x20000b40
    4b5c:	200011a4 	.word	0x200011a4
    4b60:	000049c9 	.word	0x000049c9
    4b64:	200011a0 	.word	0x200011a0
    4b68:	0000499d 	.word	0x0000499d
    4b6c:	2000119c 	.word	0x2000119c
    4b70:	000033d5 	.word	0x000033d5
    4b74:	20000010 	.word	0x20000010
    4b78:	00016541 	.word	0x00016541
    4b7c:	00002f75 	.word	0x00002f75
    4b80:	e000e100 	.word	0xe000e100
    4b84:	000049e1 	.word	0x000049e1
    4b88:	00002f39 	.word	0x00002f39

00004b8c <sio2host_deinit>:
{
    4b8c:	b570      	push	{r4, r5, r6, lr}
	SercomUsart *const usart_hw = &(module->hw->USART);
    4b8e:	4d15      	ldr	r5, [pc, #84]	; (4be4 <sio2host_deinit+0x58>)
    4b90:	682c      	ldr	r4, [r5, #0]
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    4b92:	0020      	movs	r0, r4
    4b94:	4b14      	ldr	r3, [pc, #80]	; (4be8 <sio2host_deinit+0x5c>)
    4b96:	4798      	blx	r3
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4b98:	231f      	movs	r3, #31
    4b9a:	4018      	ands	r0, r3
    4b9c:	3b1e      	subs	r3, #30
    4b9e:	4083      	lsls	r3, r0
    4ba0:	2280      	movs	r2, #128	; 0x80
    4ba2:	4912      	ldr	r1, [pc, #72]	; (4bec <sio2host_deinit+0x60>)
    4ba4:	508b      	str	r3, [r1, r2]
	SercomUsart *const usart_hw = &(module->hw->USART);
    4ba6:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    4ba8:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    4baa:	2b00      	cmp	r3, #0
    4bac:	d1fc      	bne.n	4ba8 <sio2host_deinit+0x1c>
	usart_hw->CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    4bae:	6823      	ldr	r3, [r4, #0]
    4bb0:	2202      	movs	r2, #2
    4bb2:	4393      	bics	r3, r2
    4bb4:	6023      	str	r3, [r4, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4bb6:	4b0b      	ldr	r3, [pc, #44]	; (4be4 <sio2host_deinit+0x58>)
    4bb8:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    4bba:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    4bbc:	2a00      	cmp	r2, #0
    4bbe:	d1fc      	bne.n	4bba <sio2host_deinit+0x2e>
			module->receiver_enabled = false;
			break;

		case USART_TRANSCEIVER_TX:
			/* Disable TX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_TXEN;
    4bc0:	685a      	ldr	r2, [r3, #4]
    4bc2:	490b      	ldr	r1, [pc, #44]	; (4bf0 <sio2host_deinit+0x64>)
    4bc4:	400a      	ands	r2, r1
    4bc6:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = false;
    4bc8:	2100      	movs	r1, #0
    4bca:	4a06      	ldr	r2, [pc, #24]	; (4be4 <sio2host_deinit+0x58>)
    4bcc:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    4bce:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    4bd0:	2a00      	cmp	r2, #0
    4bd2:	d1fc      	bne.n	4bce <sio2host_deinit+0x42>
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
    4bd4:	685a      	ldr	r2, [r3, #4]
    4bd6:	4907      	ldr	r1, [pc, #28]	; (4bf4 <sio2host_deinit+0x68>)
    4bd8:	400a      	ands	r2, r1
    4bda:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = false;
    4bdc:	2200      	movs	r2, #0
    4bde:	4b01      	ldr	r3, [pc, #4]	; (4be4 <sio2host_deinit+0x58>)
    4be0:	719a      	strb	r2, [r3, #6]
}
    4be2:	bd70      	pop	{r4, r5, r6, pc}
    4be4:	20000b40 	.word	0x20000b40
    4be8:	00002f75 	.word	0x00002f75
    4bec:	e000e100 	.word	0xe000e100
    4bf0:	fffeffff 	.word	0xfffeffff
    4bf4:	fffdffff 	.word	0xfffdffff

00004bf8 <sio2host_tx>:
{
    4bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
    4bfa:	b083      	sub	sp, #12
    4bfc:	0006      	movs	r6, r0
    4bfe:	9101      	str	r1, [sp, #4]
	return usart_write_buffer_wait(module, tx_data, length);
    4c00:	466b      	mov	r3, sp
    4c02:	889d      	ldrh	r5, [r3, #4]
    4c04:	4c05      	ldr	r4, [pc, #20]	; (4c1c <sio2host_tx+0x24>)
    4c06:	4f06      	ldr	r7, [pc, #24]	; (4c20 <sio2host_tx+0x28>)
    4c08:	002a      	movs	r2, r5
    4c0a:	0031      	movs	r1, r6
    4c0c:	0020      	movs	r0, r4
    4c0e:	47b8      	blx	r7
	} while (status != STATUS_OK);
    4c10:	2800      	cmp	r0, #0
    4c12:	d1f9      	bne.n	4c08 <sio2host_tx+0x10>
}
    4c14:	9801      	ldr	r0, [sp, #4]
    4c16:	b003      	add	sp, #12
    4c18:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c1a:	46c0      	nop			; (mov r8, r8)
    4c1c:	20000b40 	.word	0x20000b40
    4c20:	000037c9 	.word	0x000037c9

00004c24 <sio2host_rx>:
{
    4c24:	b570      	push	{r4, r5, r6, lr}
    4c26:	0002      	movs	r2, r0
	if(serial_rx_buf_tail >= serial_rx_buf_head)
    4c28:	4b1f      	ldr	r3, [pc, #124]	; (4ca8 <sio2host_rx+0x84>)
    4c2a:	781c      	ldrb	r4, [r3, #0]
    4c2c:	4b1f      	ldr	r3, [pc, #124]	; (4cac <sio2host_rx+0x88>)
    4c2e:	781b      	ldrb	r3, [r3, #0]
    4c30:	429c      	cmp	r4, r3
    4c32:	d319      	bcc.n	4c68 <sio2host_rx+0x44>
		serial_rx_count = serial_rx_buf_tail - serial_rx_buf_head;
    4c34:	1ae3      	subs	r3, r4, r3
    4c36:	481e      	ldr	r0, [pc, #120]	; (4cb0 <sio2host_rx+0x8c>)
    4c38:	7003      	strb	r3, [r0, #0]
	if (0 == serial_rx_count) {
    4c3a:	4b1d      	ldr	r3, [pc, #116]	; (4cb0 <sio2host_rx+0x8c>)
    4c3c:	7818      	ldrb	r0, [r3, #0]
    4c3e:	2800      	cmp	r0, #0
    4c40:	d031      	beq.n	4ca6 <sio2host_rx+0x82>
	if (SERIAL_RX_BUF_SIZE_HOST <= serial_rx_count) {
    4c42:	b243      	sxtb	r3, r0
    4c44:	2b00      	cmp	r3, #0
    4c46:	db15      	blt.n	4c74 <sio2host_rx+0x50>
    4c48:	1c03      	adds	r3, r0, #0
    4c4a:	4288      	cmp	r0, r1
    4c4c:	d900      	bls.n	4c50 <sio2host_rx+0x2c>
    4c4e:	1c0b      	adds	r3, r1, #0
    4c50:	b2d8      	uxtb	r0, r3
	while (max_length > 0) {
    4c52:	2800      	cmp	r0, #0
    4c54:	d027      	beq.n	4ca6 <sio2host_rx+0x82>
    4c56:	4b15      	ldr	r3, [pc, #84]	; (4cac <sio2host_rx+0x88>)
    4c58:	781b      	ldrb	r3, [r3, #0]
    4c5a:	1e44      	subs	r4, r0, #1
    4c5c:	b2e4      	uxtb	r4, r4
    4c5e:	3401      	adds	r4, #1
    4c60:	1914      	adds	r4, r2, r4
		*data = serial_rx_buf[serial_rx_buf_head];
    4c62:	4d14      	ldr	r5, [pc, #80]	; (4cb4 <sio2host_rx+0x90>)
			serial_rx_buf_head = 0;
    4c64:	2600      	movs	r6, #0
    4c66:	e014      	b.n	4c92 <sio2host_rx+0x6e>
		serial_rx_count = serial_rx_buf_tail + (SERIAL_RX_BUF_SIZE_HOST - serial_rx_buf_head);
    4c68:	0020      	movs	r0, r4
    4c6a:	3880      	subs	r0, #128	; 0x80
    4c6c:	1ac3      	subs	r3, r0, r3
    4c6e:	4810      	ldr	r0, [pc, #64]	; (4cb0 <sio2host_rx+0x8c>)
    4c70:	7003      	strb	r3, [r0, #0]
    4c72:	e7e2      	b.n	4c3a <sio2host_rx+0x16>
		serial_rx_buf_head = serial_rx_buf_tail;
    4c74:	4b0d      	ldr	r3, [pc, #52]	; (4cac <sio2host_rx+0x88>)
    4c76:	701c      	strb	r4, [r3, #0]
		serial_rx_count = SERIAL_RX_BUF_SIZE_HOST;
    4c78:	2080      	movs	r0, #128	; 0x80
    4c7a:	4b0d      	ldr	r3, [pc, #52]	; (4cb0 <sio2host_rx+0x8c>)
    4c7c:	7018      	strb	r0, [r3, #0]
		if (SERIAL_RX_BUF_SIZE_HOST <= max_length) {
    4c7e:	b24b      	sxtb	r3, r1
    4c80:	2b00      	cmp	r3, #0
    4c82:	db01      	blt.n	4c88 <sio2host_rx+0x64>
    4c84:	0008      	movs	r0, r1
    4c86:	e7e4      	b.n	4c52 <sio2host_rx+0x2e>
			max_length = SERIAL_RX_BUF_SIZE_HOST;
    4c88:	2080      	movs	r0, #128	; 0x80
    4c8a:	e7e4      	b.n	4c56 <sio2host_rx+0x32>
			serial_rx_buf_head = 0;
    4c8c:	0033      	movs	r3, r6
	while (max_length > 0) {
    4c8e:	4294      	cmp	r4, r2
    4c90:	d007      	beq.n	4ca2 <sio2host_rx+0x7e>
		*data = serial_rx_buf[serial_rx_buf_head];
    4c92:	5ce9      	ldrb	r1, [r5, r3]
    4c94:	7011      	strb	r1, [r2, #0]
		data++;
    4c96:	3201      	adds	r2, #1
		if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_head) {
    4c98:	2b7f      	cmp	r3, #127	; 0x7f
    4c9a:	d0f7      	beq.n	4c8c <sio2host_rx+0x68>
			serial_rx_buf_head++;
    4c9c:	3301      	adds	r3, #1
    4c9e:	b2db      	uxtb	r3, r3
    4ca0:	e7f5      	b.n	4c8e <sio2host_rx+0x6a>
    4ca2:	4a02      	ldr	r2, [pc, #8]	; (4cac <sio2host_rx+0x88>)
    4ca4:	7013      	strb	r3, [r2, #0]
}
    4ca6:	bd70      	pop	{r4, r5, r6, pc}
    4ca8:	20000bf5 	.word	0x20000bf5
    4cac:	20000bf4 	.word	0x20000bf4
    4cb0:	20000bf6 	.word	0x20000bf6
    4cb4:	20000b74 	.word	0x20000b74

00004cb8 <sio2host_getchar>:
{
    4cb8:	b510      	push	{r4, lr}
    4cba:	b082      	sub	sp, #8
	while (0 == sio2host_rx(&c, 1)) {
    4cbc:	4c05      	ldr	r4, [pc, #20]	; (4cd4 <sio2host_getchar+0x1c>)
    4cbe:	2101      	movs	r1, #1
    4cc0:	466b      	mov	r3, sp
    4cc2:	1dd8      	adds	r0, r3, #7
    4cc4:	47a0      	blx	r4
    4cc6:	2800      	cmp	r0, #0
    4cc8:	d0f9      	beq.n	4cbe <sio2host_getchar+0x6>
	return c;
    4cca:	466b      	mov	r3, sp
    4ccc:	79d8      	ldrb	r0, [r3, #7]
}
    4cce:	b002      	add	sp, #8
    4cd0:	bd10      	pop	{r4, pc}
    4cd2:	46c0      	nop			; (mov r8, r8)
    4cd4:	00004c25 	.word	0x00004c25

00004cd8 <sio2host_getchar_nowait>:
{
    4cd8:	b500      	push	{lr}
    4cda:	b083      	sub	sp, #12
	int back = sio2host_rx(&c, 1);
    4cdc:	2101      	movs	r1, #1
    4cde:	466b      	mov	r3, sp
    4ce0:	1dd8      	adds	r0, r3, #7
    4ce2:	4b05      	ldr	r3, [pc, #20]	; (4cf8 <sio2host_getchar_nowait+0x20>)
    4ce4:	4798      	blx	r3
	if (back >= 1) {
    4ce6:	2800      	cmp	r0, #0
    4ce8:	dd03      	ble.n	4cf2 <sio2host_getchar_nowait+0x1a>
		return c;
    4cea:	466b      	mov	r3, sp
    4cec:	79d8      	ldrb	r0, [r3, #7]
}
    4cee:	b003      	add	sp, #12
    4cf0:	bd00      	pop	{pc}
		return (-1);
    4cf2:	2001      	movs	r0, #1
    4cf4:	4240      	negs	r0, r0
    4cf6:	e7fa      	b.n	4cee <sio2host_getchar_nowait+0x16>
    4cf8:	00004c25 	.word	0x00004c25

00004cfc <HAL_SPISend>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    4cfc:	4b13      	ldr	r3, [pc, #76]	; (4d4c <HAL_SPISend+0x50>)
    4cfe:	681b      	ldr	r3, [r3, #0]
static uint8_t HAL_SPISend(uint8_t data)
{
	uint16_t read_val = 0;
	
	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master));
    4d00:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4d02:	7e1a      	ldrb	r2, [r3, #24]
    4d04:	420a      	tst	r2, r1
    4d06:	d0fc      	beq.n	4d02 <HAL_SPISend+0x6>
    4d08:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4d0a:	07d2      	lsls	r2, r2, #31
    4d0c:	d500      	bpl.n	4d10 <HAL_SPISend+0x14>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4d0e:	6298      	str	r0, [r3, #40]	; 0x28
	spi_write(&master, data);
	while (!spi_is_write_complete(&master));
    4d10:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4d12:	7e1a      	ldrb	r2, [r3, #24]
    4d14:	420a      	tst	r2, r1
    4d16:	d0fc      	beq.n	4d12 <HAL_SPISend+0x16>
	
	while (!spi_is_ready_to_read(&master));
    4d18:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4d1a:	7e1a      	ldrb	r2, [r3, #24]
    4d1c:	420a      	tst	r2, r1
    4d1e:	d0fc      	beq.n	4d1a <HAL_SPISend+0x1e>
    4d20:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t read_val = 0;
    4d22:	2000      	movs	r0, #0
	if (!spi_is_ready_to_read(module)) {
    4d24:	0752      	lsls	r2, r2, #29
    4d26:	d50a      	bpl.n	4d3e <HAL_SPISend+0x42>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4d28:	8b5a      	ldrh	r2, [r3, #26]
    4d2a:	0752      	lsls	r2, r2, #29
    4d2c:	d501      	bpl.n	4d32 <HAL_SPISend+0x36>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4d2e:	2204      	movs	r2, #4
    4d30:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4d32:	4a06      	ldr	r2, [pc, #24]	; (4d4c <HAL_SPISend+0x50>)
    4d34:	7992      	ldrb	r2, [r2, #6]
    4d36:	2a01      	cmp	r2, #1
    4d38:	d003      	beq.n	4d42 <HAL_SPISend+0x46>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4d3a:	6a98      	ldr	r0, [r3, #40]	; 0x28
    4d3c:	b2c0      	uxtb	r0, r0
	spi_read(&master, &read_val);
	
	return ((uint8_t)read_val);
    4d3e:	b2c0      	uxtb	r0, r0
}
    4d40:	4770      	bx	lr
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4d42:	6a98      	ldr	r0, [r3, #40]	; 0x28
    4d44:	05c0      	lsls	r0, r0, #23
    4d46:	0dc0      	lsrs	r0, r0, #23
    4d48:	e7f9      	b.n	4d3e <HAL_SPISend+0x42>
    4d4a:	46c0      	nop			; (mov r8, r8)
    4d4c:	20000c04 	.word	0x20000c04

00004d50 <HAL_ResetPinMakeOutput>:
{
    4d50:	b500      	push	{lr}
    4d52:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    4d54:	a901      	add	r1, sp, #4
    4d56:	2301      	movs	r3, #1
    4d58:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    4d5a:	2200      	movs	r2, #0
    4d5c:	708a      	strb	r2, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    4d5e:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(SX_RF_RESET_PIN,&pin_conf);
    4d60:	202f      	movs	r0, #47	; 0x2f
    4d62:	4b02      	ldr	r3, [pc, #8]	; (4d6c <HAL_ResetPinMakeOutput+0x1c>)
    4d64:	4798      	blx	r3
}
    4d66:	b003      	add	sp, #12
    4d68:	bd00      	pop	{pc}
    4d6a:	46c0      	nop			; (mov r8, r8)
    4d6c:	0000280d 	.word	0x0000280d

00004d70 <HAL_RadioDIO2Callback>:
{
    4d70:	b510      	push	{r4, lr}
  if (interruptHandlerDio2)
    4d72:	4b05      	ldr	r3, [pc, #20]	; (4d88 <HAL_RadioDIO2Callback+0x18>)
    4d74:	681b      	ldr	r3, [r3, #0]
    4d76:	2b00      	cmp	r3, #0
    4d78:	d004      	beq.n	4d84 <HAL_RadioDIO2Callback+0x14>
	PMM_Wakeup();
    4d7a:	4b04      	ldr	r3, [pc, #16]	; (4d8c <HAL_RadioDIO2Callback+0x1c>)
    4d7c:	4798      	blx	r3
    interruptHandlerDio2();
    4d7e:	4b02      	ldr	r3, [pc, #8]	; (4d88 <HAL_RadioDIO2Callback+0x18>)
    4d80:	681b      	ldr	r3, [r3, #0]
    4d82:	4798      	blx	r3
}
    4d84:	bd10      	pop	{r4, pc}
    4d86:	46c0      	nop			; (mov r8, r8)
    4d88:	20000c00 	.word	0x20000c00
    4d8c:	000052d5 	.word	0x000052d5

00004d90 <HAL_RadioDIO1Callback>:
{
    4d90:	b510      	push	{r4, lr}
  if (interruptHandlerDio1)
    4d92:	4b05      	ldr	r3, [pc, #20]	; (4da8 <HAL_RadioDIO1Callback+0x18>)
    4d94:	681b      	ldr	r3, [r3, #0]
    4d96:	2b00      	cmp	r3, #0
    4d98:	d004      	beq.n	4da4 <HAL_RadioDIO1Callback+0x14>
	PMM_Wakeup();
    4d9a:	4b04      	ldr	r3, [pc, #16]	; (4dac <HAL_RadioDIO1Callback+0x1c>)
    4d9c:	4798      	blx	r3
    interruptHandlerDio1();
    4d9e:	4b02      	ldr	r3, [pc, #8]	; (4da8 <HAL_RadioDIO1Callback+0x18>)
    4da0:	681b      	ldr	r3, [r3, #0]
    4da2:	4798      	blx	r3
}
    4da4:	bd10      	pop	{r4, pc}
    4da6:	46c0      	nop			; (mov r8, r8)
    4da8:	20000bfc 	.word	0x20000bfc
    4dac:	000052d5 	.word	0x000052d5

00004db0 <HAL_RadioDIO0Callback>:
{
    4db0:	b510      	push	{r4, lr}
  if (interruptHandlerDio0)
    4db2:	4b05      	ldr	r3, [pc, #20]	; (4dc8 <HAL_RadioDIO0Callback+0x18>)
    4db4:	681b      	ldr	r3, [r3, #0]
    4db6:	2b00      	cmp	r3, #0
    4db8:	d004      	beq.n	4dc4 <HAL_RadioDIO0Callback+0x14>
	PMM_Wakeup();
    4dba:	4b04      	ldr	r3, [pc, #16]	; (4dcc <HAL_RadioDIO0Callback+0x1c>)
    4dbc:	4798      	blx	r3
    interruptHandlerDio0();
    4dbe:	4b02      	ldr	r3, [pc, #8]	; (4dc8 <HAL_RadioDIO0Callback+0x18>)
    4dc0:	681b      	ldr	r3, [r3, #0]
    4dc2:	4798      	blx	r3
}
    4dc4:	bd10      	pop	{r4, pc}
    4dc6:	46c0      	nop			; (mov r8, r8)
    4dc8:	20000bf8 	.word	0x20000bf8
    4dcc:	000052d5 	.word	0x000052d5

00004dd0 <HAL_SPICSAssert>:
{
    4dd0:	b510      	push	{r4, lr}
	spi_select_slave(&master, &slave, true);
    4dd2:	2201      	movs	r2, #1
    4dd4:	4902      	ldr	r1, [pc, #8]	; (4de0 <HAL_SPICSAssert+0x10>)
    4dd6:	4803      	ldr	r0, [pc, #12]	; (4de4 <HAL_SPICSAssert+0x14>)
    4dd8:	4b03      	ldr	r3, [pc, #12]	; (4de8 <HAL_SPICSAssert+0x18>)
    4dda:	4798      	blx	r3
}
    4ddc:	bd10      	pop	{r4, pc}
    4dde:	46c0      	nop			; (mov r8, r8)
    4de0:	200011a8 	.word	0x200011a8
    4de4:	20000c04 	.word	0x20000c04
    4de8:	000032e1 	.word	0x000032e1

00004dec <HAL_SPICSDeassert>:
{
    4dec:	b510      	push	{r4, lr}
	spi_select_slave(&master, &slave, false);
    4dee:	2200      	movs	r2, #0
    4df0:	4902      	ldr	r1, [pc, #8]	; (4dfc <HAL_SPICSDeassert+0x10>)
    4df2:	4803      	ldr	r0, [pc, #12]	; (4e00 <HAL_SPICSDeassert+0x14>)
    4df4:	4b03      	ldr	r3, [pc, #12]	; (4e04 <HAL_SPICSDeassert+0x18>)
    4df6:	4798      	blx	r3
}
    4df8:	bd10      	pop	{r4, pc}
    4dfa:	46c0      	nop			; (mov r8, r8)
    4dfc:	200011a8 	.word	0x200011a8
    4e00:	20000c04 	.word	0x20000c04
    4e04:	000032e1 	.word	0x000032e1

00004e08 <HAL_RadioInit>:
{
    4e08:	b5f0      	push	{r4, r5, r6, r7, lr}
    4e0a:	46d6      	mov	lr, sl
    4e0c:	464f      	mov	r7, r9
    4e0e:	4646      	mov	r6, r8
    4e10:	b5c0      	push	{r6, r7, lr}
    4e12:	b090      	sub	sp, #64	; 0x40
	config->input_pull = PORT_PIN_PULL_UP;
    4e14:	ac01      	add	r4, sp, #4
    4e16:	2601      	movs	r6, #1
    4e18:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    4e1a:	2500      	movs	r5, #0
    4e1c:	70a5      	strb	r5, [r4, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    4e1e:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(SX_RF_SPI_SCK, &pin_conf);
    4e20:	0021      	movs	r1, r4
    4e22:	2052      	movs	r0, #82	; 0x52
    4e24:	4f52      	ldr	r7, [pc, #328]	; (4f70 <HAL_RadioInit+0x168>)
    4e26:	47b8      	blx	r7
	port_pin_set_config(SX_RF_SPI_MOSI, &pin_conf);
    4e28:	0021      	movs	r1, r4
    4e2a:	203e      	movs	r0, #62	; 0x3e
    4e2c:	47b8      	blx	r7
	port_pin_set_config(SX_RF_SPI_CS, &pin_conf);
    4e2e:	0021      	movs	r1, r4
    4e30:	203f      	movs	r0, #63	; 0x3f
    4e32:	47b8      	blx	r7
	port_pin_set_config(SX_RF_RESET_PIN, &pin_conf);
    4e34:	0021      	movs	r1, r4
    4e36:	202f      	movs	r0, #47	; 0x2f
    4e38:	47b8      	blx	r7
		port_base->OUTSET.reg = pin_mask;
    4e3a:	2280      	movs	r2, #128	; 0x80
    4e3c:	02d2      	lsls	r2, r2, #11
    4e3e:	4b4d      	ldr	r3, [pc, #308]	; (4f74 <HAL_RadioInit+0x16c>)
    4e40:	619a      	str	r2, [r3, #24]
    4e42:	4b4d      	ldr	r3, [pc, #308]	; (4f78 <HAL_RadioInit+0x170>)
    4e44:	2280      	movs	r2, #128	; 0x80
    4e46:	05d2      	lsls	r2, r2, #23
    4e48:	619a      	str	r2, [r3, #24]
    4e4a:	2280      	movs	r2, #128	; 0x80
    4e4c:	0612      	lsls	r2, r2, #24
    4e4e:	619a      	str	r2, [r3, #24]
    4e50:	2280      	movs	r2, #128	; 0x80
    4e52:	0212      	lsls	r2, r2, #8
    4e54:	619a      	str	r2, [r3, #24]
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    4e56:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(SX_RF_SPI_MISO, &pin_conf);
    4e58:	0021      	movs	r1, r4
    4e5a:	2053      	movs	r0, #83	; 0x53
    4e5c:	47b8      	blx	r7
	extint_chan_get_config_defaults(&config_extint_chan);
    4e5e:	ac02      	add	r4, sp, #8
    4e60:	0020      	movs	r0, r4
    4e62:	4b46      	ldr	r3, [pc, #280]	; (4f7c <HAL_RadioInit+0x174>)
    4e64:	4798      	blx	r3
	config_extint_chan.gpio_pin           = DIO0_EIC_PIN;
    4e66:	2330      	movs	r3, #48	; 0x30
    4e68:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO0_EIC_MUX;
    4e6a:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    4e6c:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    4e6e:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO0_EIC_LINE, &config_extint_chan);
    4e70:	0021      	movs	r1, r4
    4e72:	2000      	movs	r0, #0
    4e74:	4b42      	ldr	r3, [pc, #264]	; (4f80 <HAL_RadioInit+0x178>)
    4e76:	469a      	mov	sl, r3
    4e78:	4798      	blx	r3
	extint_register_callback(HAL_RadioDIO0Callback,DIO0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    4e7a:	2200      	movs	r2, #0
    4e7c:	2100      	movs	r1, #0
    4e7e:	4841      	ldr	r0, [pc, #260]	; (4f84 <HAL_RadioInit+0x17c>)
    4e80:	4b41      	ldr	r3, [pc, #260]	; (4f88 <HAL_RadioInit+0x180>)
    4e82:	4699      	mov	r9, r3
    4e84:	4798      	blx	r3
	extint_chan_enable_callback(DIO0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    4e86:	2100      	movs	r1, #0
    4e88:	2000      	movs	r0, #0
    4e8a:	4b40      	ldr	r3, [pc, #256]	; (4f8c <HAL_RadioInit+0x184>)
    4e8c:	4698      	mov	r8, r3
    4e8e:	4798      	blx	r3
	config_extint_chan.gpio_pin           = DIO1_EIC_PIN;
    4e90:	230b      	movs	r3, #11
    4e92:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO1_EIC_MUX;
    4e94:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    4e96:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    4e98:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO1_EIC_LINE, &config_extint_chan);
    4e9a:	0021      	movs	r1, r4
    4e9c:	200b      	movs	r0, #11
    4e9e:	47d0      	blx	sl
	extint_register_callback(HAL_RadioDIO1Callback,DIO1_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    4ea0:	2200      	movs	r2, #0
    4ea2:	210b      	movs	r1, #11
    4ea4:	483a      	ldr	r0, [pc, #232]	; (4f90 <HAL_RadioInit+0x188>)
    4ea6:	47c8      	blx	r9
	extint_chan_enable_callback(DIO1_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    4ea8:	2100      	movs	r1, #0
    4eaa:	200b      	movs	r0, #11
    4eac:	47c0      	blx	r8
	config_extint_chan.gpio_pin           = DIO2_EIC_PIN;
    4eae:	230c      	movs	r3, #12
    4eb0:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO2_EIC_MUX;
    4eb2:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    4eb4:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    4eb6:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO2_EIC_LINE, &config_extint_chan);
    4eb8:	0021      	movs	r1, r4
    4eba:	200c      	movs	r0, #12
    4ebc:	47d0      	blx	sl
	extint_register_callback(HAL_RadioDIO2Callback,DIO2_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    4ebe:	2200      	movs	r2, #0
    4ec0:	210c      	movs	r1, #12
    4ec2:	4834      	ldr	r0, [pc, #208]	; (4f94 <HAL_RadioInit+0x18c>)
    4ec4:	47c8      	blx	r9
	extint_chan_enable_callback(DIO2_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    4ec6:	2100      	movs	r1, #0
    4ec8:	200c      	movs	r0, #12
    4eca:	47c0      	blx	r8
	slave->ss_pin          = config->ss_pin;
    4ecc:	4b32      	ldr	r3, [pc, #200]	; (4f98 <HAL_RadioInit+0x190>)
    4ece:	4698      	mov	r8, r3
    4ed0:	233f      	movs	r3, #63	; 0x3f
    4ed2:	4642      	mov	r2, r8
    4ed4:	7013      	strb	r3, [r2, #0]
	slave->address_enabled = config->address_enabled;
    4ed6:	7055      	strb	r5, [r2, #1]
	slave->address         = config->address;
    4ed8:	7095      	strb	r5, [r2, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    4eda:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    4edc:	70a5      	strb	r5, [r4, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    4ede:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    4ee0:	0021      	movs	r1, r4
    4ee2:	203f      	movs	r0, #63	; 0x3f
    4ee4:	47b8      	blx	r7
	port_pin_set_output_level(slave->ss_pin, true);
    4ee6:	4643      	mov	r3, r8
    4ee8:	781a      	ldrb	r2, [r3, #0]
	if (port_index < PORT_INST_NUM) {
    4eea:	09d1      	lsrs	r1, r2, #7
		return NULL;
    4eec:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    4eee:	2900      	cmp	r1, #0
    4ef0:	d104      	bne.n	4efc <HAL_RadioInit+0xf4>
		return &(ports[port_index]->Group[group_index]);
    4ef2:	0953      	lsrs	r3, r2, #5
    4ef4:	01db      	lsls	r3, r3, #7
    4ef6:	4929      	ldr	r1, [pc, #164]	; (4f9c <HAL_RadioInit+0x194>)
    4ef8:	468c      	mov	ip, r1
    4efa:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4efc:	211f      	movs	r1, #31
    4efe:	4011      	ands	r1, r2
    4f00:	2201      	movs	r2, #1
    4f02:	0010      	movs	r0, r2
    4f04:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    4f06:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    4f08:	ac02      	add	r4, sp, #8
    4f0a:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    4f0c:	2300      	movs	r3, #0
    4f0e:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    4f10:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    4f12:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    4f14:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    4f16:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    4f18:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    4f1a:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    4f1c:	3223      	adds	r2, #35	; 0x23
    4f1e:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    4f20:	3a18      	subs	r2, #24
    4f22:	2100      	movs	r1, #0
    4f24:	a808      	add	r0, sp, #32
    4f26:	4b1e      	ldr	r3, [pc, #120]	; (4fa0 <HAL_RadioInit+0x198>)
    4f28:	4798      	blx	r3
	config_spi_master.mode_specific.master.baudrate = SX_RF_SPI_BAUDRATE;
    4f2a:	4b1e      	ldr	r3, [pc, #120]	; (4fa4 <HAL_RadioInit+0x19c>)
    4f2c:	61a3      	str	r3, [r4, #24]
	config_spi_master.mux_setting = SX_RF_SPI_SERCOM_MUX_SETTING;
    4f2e:	2380      	movs	r3, #128	; 0x80
    4f30:	025b      	lsls	r3, r3, #9
    4f32:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = SX_RF_SPI_SERCOM_PINMUX_PAD0;
    4f34:	4b1c      	ldr	r3, [pc, #112]	; (4fa8 <HAL_RadioInit+0x1a0>)
    4f36:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = PINMUX_UNUSED;
    4f38:	2301      	movs	r3, #1
    4f3a:	425b      	negs	r3, r3
    4f3c:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = SX_RF_SPI_SERCOM_PINMUX_PAD2;
    4f3e:	4b1b      	ldr	r3, [pc, #108]	; (4fac <HAL_RadioInit+0x1a4>)
    4f40:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = SX_RF_SPI_SERCOM_PINMUX_PAD3;
    4f42:	4b1b      	ldr	r3, [pc, #108]	; (4fb0 <HAL_RadioInit+0x1a8>)
    4f44:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, SX_RF_SPI, &config_spi_master);	
    4f46:	4d1b      	ldr	r5, [pc, #108]	; (4fb4 <HAL_RadioInit+0x1ac>)
    4f48:	0022      	movs	r2, r4
    4f4a:	491b      	ldr	r1, [pc, #108]	; (4fb8 <HAL_RadioInit+0x1b0>)
    4f4c:	0028      	movs	r0, r5
    4f4e:	4b1b      	ldr	r3, [pc, #108]	; (4fbc <HAL_RadioInit+0x1b4>)
    4f50:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4f52:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    4f54:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    4f56:	2b00      	cmp	r3, #0
    4f58:	d1fc      	bne.n	4f54 <HAL_RadioInit+0x14c>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    4f5a:	6813      	ldr	r3, [r2, #0]
    4f5c:	2102      	movs	r1, #2
    4f5e:	430b      	orrs	r3, r1
    4f60:	6013      	str	r3, [r2, #0]
}
    4f62:	b010      	add	sp, #64	; 0x40
    4f64:	bc1c      	pop	{r2, r3, r4}
    4f66:	4690      	mov	r8, r2
    4f68:	4699      	mov	r9, r3
    4f6a:	46a2      	mov	sl, r4
    4f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4f6e:	46c0      	nop			; (mov r8, r8)
    4f70:	0000280d 	.word	0x0000280d
    4f74:	40002900 	.word	0x40002900
    4f78:	40002880 	.word	0x40002880
    4f7c:	000023a5 	.word	0x000023a5
    4f80:	000023b9 	.word	0x000023b9
    4f84:	00004db1 	.word	0x00004db1
    4f88:	00002265 	.word	0x00002265
    4f8c:	00002291 	.word	0x00002291
    4f90:	00004d91 	.word	0x00004d91
    4f94:	00004d71 	.word	0x00004d71
    4f98:	200011a8 	.word	0x200011a8
    4f9c:	40002800 	.word	0x40002800
    4fa0:	00016349 	.word	0x00016349
    4fa4:	001e8480 	.word	0x001e8480
    4fa8:	00530005 	.word	0x00530005
    4fac:	003e0005 	.word	0x003e0005
    4fb0:	00520005 	.word	0x00520005
    4fb4:	20000c04 	.word	0x20000c04
    4fb8:	42001000 	.word	0x42001000
    4fbc:	00003005 	.word	0x00003005

00004fc0 <HAL_Radio_resources_init>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    4fc0:	4b07      	ldr	r3, [pc, #28]	; (4fe0 <HAL_Radio_resources_init+0x20>)
    4fc2:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    4fc4:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    4fc6:	2b00      	cmp	r3, #0
    4fc8:	d1fc      	bne.n	4fc4 <HAL_Radio_resources_init+0x4>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    4fca:	6813      	ldr	r3, [r2, #0]
    4fcc:	2102      	movs	r1, #2
    4fce:	430b      	orrs	r3, r1
    4fd0:	6013      	str	r3, [r2, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    4fd2:	4b03      	ldr	r3, [pc, #12]	; (4fe0 <HAL_Radio_resources_init+0x20>)
    4fd4:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    4fd6:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(&master)) {
    4fd8:	2b00      	cmp	r3, #0
    4fda:	d1fc      	bne.n	4fd6 <HAL_Radio_resources_init+0x16>
}
    4fdc:	4770      	bx	lr
    4fde:	46c0      	nop			; (mov r8, r8)
    4fe0:	20000c04 	.word	0x20000c04

00004fe4 <HAL_RadioDeInit>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    4fe4:	4b06      	ldr	r3, [pc, #24]	; (5000 <HAL_RadioDeInit+0x1c>)
    4fe6:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    4fe8:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    4fea:	2b00      	cmp	r3, #0
    4fec:	d1fc      	bne.n	4fe8 <HAL_RadioDeInit+0x4>
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
    4fee:	338f      	adds	r3, #143	; 0x8f
    4ff0:	7513      	strb	r3, [r2, #20]
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
    4ff2:	7613      	strb	r3, [r2, #24]
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    4ff4:	6813      	ldr	r3, [r2, #0]
    4ff6:	2102      	movs	r1, #2
    4ff8:	438b      	bics	r3, r1
    4ffa:	6013      	str	r3, [r2, #0]
}
    4ffc:	4770      	bx	lr
    4ffe:	46c0      	nop			; (mov r8, r8)
    5000:	20000c04 	.word	0x20000c04

00005004 <RADIO_Reset>:
{
    5004:	b570      	push	{r4, r5, r6, lr}
    5006:	b082      	sub	sp, #8
	HAL_ResetPinMakeOutput();
    5008:	4c0a      	ldr	r4, [pc, #40]	; (5034 <RADIO_Reset+0x30>)
    500a:	47a0      	blx	r4
		port_base->OUTCLR.reg = pin_mask;
    500c:	4d0a      	ldr	r5, [pc, #40]	; (5038 <RADIO_Reset+0x34>)
    500e:	2680      	movs	r6, #128	; 0x80
    5010:	0236      	lsls	r6, r6, #8
    5012:	616e      	str	r6, [r5, #20]
	SystemBlockingWaitMs(1);
    5014:	2001      	movs	r0, #1
    5016:	4b09      	ldr	r3, [pc, #36]	; (503c <RADIO_Reset+0x38>)
    5018:	4798      	blx	r3
	config->direction  = PORT_PIN_DIR_INPUT;
    501a:	a901      	add	r1, sp, #4
    501c:	2300      	movs	r3, #0
    501e:	700b      	strb	r3, [r1, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    5020:	2201      	movs	r2, #1
    5022:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    5024:	708b      	strb	r3, [r1, #2]
	port_pin_set_config(SX_RF_RESET_PIN,&pin_conf);
    5026:	202f      	movs	r0, #47	; 0x2f
    5028:	4b05      	ldr	r3, [pc, #20]	; (5040 <RADIO_Reset+0x3c>)
    502a:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    502c:	61ae      	str	r6, [r5, #24]
	HAL_ResetPinMakeOutput();
    502e:	47a0      	blx	r4
}
    5030:	b002      	add	sp, #8
    5032:	bd70      	pop	{r4, r5, r6, pc}
    5034:	00004d51 	.word	0x00004d51
    5038:	40002880 	.word	0x40002880
    503c:	000052a1 	.word	0x000052a1
    5040:	0000280d 	.word	0x0000280d

00005044 <RADIO_RegisterWrite>:
{
    5044:	b570      	push	{r4, r5, r6, lr}
    5046:	0004      	movs	r4, r0
    5048:	000d      	movs	r5, r1
	HAL_SPICSAssert();
    504a:	4b05      	ldr	r3, [pc, #20]	; (5060 <RADIO_RegisterWrite+0x1c>)
    504c:	4798      	blx	r3
	HAL_SPISend(REG_WRITE_CMD | reg);
    504e:	2080      	movs	r0, #128	; 0x80
    5050:	4320      	orrs	r0, r4
    5052:	4c04      	ldr	r4, [pc, #16]	; (5064 <RADIO_RegisterWrite+0x20>)
    5054:	47a0      	blx	r4
	HAL_SPISend(value);
    5056:	0028      	movs	r0, r5
    5058:	47a0      	blx	r4
	HAL_SPICSDeassert();
    505a:	4b03      	ldr	r3, [pc, #12]	; (5068 <RADIO_RegisterWrite+0x24>)
    505c:	4798      	blx	r3
}
    505e:	bd70      	pop	{r4, r5, r6, pc}
    5060:	00004dd1 	.word	0x00004dd1
    5064:	00004cfd 	.word	0x00004cfd
    5068:	00004ded 	.word	0x00004ded

0000506c <RADIO_RegisterRead>:
{
    506c:	b510      	push	{r4, lr}
    506e:	0004      	movs	r4, r0
	HAL_SPICSAssert();
    5070:	4b06      	ldr	r3, [pc, #24]	; (508c <RADIO_RegisterRead+0x20>)
    5072:	4798      	blx	r3
	HAL_SPISend(reg);
    5074:	207f      	movs	r0, #127	; 0x7f
    5076:	4020      	ands	r0, r4
    5078:	4c05      	ldr	r4, [pc, #20]	; (5090 <RADIO_RegisterRead+0x24>)
    507a:	47a0      	blx	r4
	readValue = HAL_SPISend(0xFF);
    507c:	20ff      	movs	r0, #255	; 0xff
    507e:	47a0      	blx	r4
    5080:	0004      	movs	r4, r0
	HAL_SPICSDeassert();
    5082:	4b04      	ldr	r3, [pc, #16]	; (5094 <RADIO_RegisterRead+0x28>)
    5084:	4798      	blx	r3
}
    5086:	0020      	movs	r0, r4
    5088:	bd10      	pop	{r4, pc}
    508a:	46c0      	nop			; (mov r8, r8)
    508c:	00004dd1 	.word	0x00004dd1
    5090:	00004cfd 	.word	0x00004cfd
    5094:	00004ded 	.word	0x00004ded

00005098 <RADIO_FrameWrite>:
{
    5098:	b570      	push	{r4, r5, r6, lr}
    509a:	0004      	movs	r4, r0
    509c:	000e      	movs	r6, r1
    509e:	0015      	movs	r5, r2
    HAL_SPICSAssert();
    50a0:	4b0a      	ldr	r3, [pc, #40]	; (50cc <RADIO_FrameWrite+0x34>)
    50a2:	4798      	blx	r3
    HAL_SPISend(REG_WRITE_CMD | offset);
    50a4:	2080      	movs	r0, #128	; 0x80
    50a6:	4320      	orrs	r0, r4
    50a8:	4b09      	ldr	r3, [pc, #36]	; (50d0 <RADIO_FrameWrite+0x38>)
    50aa:	4798      	blx	r3
    for (uint8_t i = 0; i < bufferLen; i++)
    50ac:	2d00      	cmp	r5, #0
    50ae:	d00a      	beq.n	50c6 <RADIO_FrameWrite+0x2e>
    50b0:	0034      	movs	r4, r6
    50b2:	3d01      	subs	r5, #1
    50b4:	b2ed      	uxtb	r5, r5
    50b6:	3501      	adds	r5, #1
    50b8:	1975      	adds	r5, r6, r5
	    HAL_SPISend(buffer[i]);
    50ba:	4e05      	ldr	r6, [pc, #20]	; (50d0 <RADIO_FrameWrite+0x38>)
    50bc:	7820      	ldrb	r0, [r4, #0]
    50be:	47b0      	blx	r6
    50c0:	3401      	adds	r4, #1
    for (uint8_t i = 0; i < bufferLen; i++)
    50c2:	42ac      	cmp	r4, r5
    50c4:	d1fa      	bne.n	50bc <RADIO_FrameWrite+0x24>
    HAL_SPICSDeassert();
    50c6:	4b03      	ldr	r3, [pc, #12]	; (50d4 <RADIO_FrameWrite+0x3c>)
    50c8:	4798      	blx	r3
}
    50ca:	bd70      	pop	{r4, r5, r6, pc}
    50cc:	00004dd1 	.word	0x00004dd1
    50d0:	00004cfd 	.word	0x00004cfd
    50d4:	00004ded 	.word	0x00004ded

000050d8 <RADIO_FrameRead>:
{
    50d8:	b570      	push	{r4, r5, r6, lr}
    50da:	0004      	movs	r4, r0
    50dc:	000e      	movs	r6, r1
    50de:	0015      	movs	r5, r2
    HAL_SPICSAssert();
    50e0:	4b0a      	ldr	r3, [pc, #40]	; (510c <RADIO_FrameRead+0x34>)
    50e2:	4798      	blx	r3
    HAL_SPISend(offset);
    50e4:	0020      	movs	r0, r4
    50e6:	4b0a      	ldr	r3, [pc, #40]	; (5110 <RADIO_FrameRead+0x38>)
    50e8:	4798      	blx	r3
    for (uint8_t i = 0; i < bufferLen; i++)
    50ea:	2d00      	cmp	r5, #0
    50ec:	d00b      	beq.n	5106 <RADIO_FrameRead+0x2e>
    50ee:	0034      	movs	r4, r6
    50f0:	3d01      	subs	r5, #1
    50f2:	b2ed      	uxtb	r5, r5
    50f4:	3501      	adds	r5, #1
    50f6:	1975      	adds	r5, r6, r5
	    buffer[i] = HAL_SPISend(0xFF);
    50f8:	4e05      	ldr	r6, [pc, #20]	; (5110 <RADIO_FrameRead+0x38>)
    50fa:	20ff      	movs	r0, #255	; 0xff
    50fc:	47b0      	blx	r6
    50fe:	7020      	strb	r0, [r4, #0]
    5100:	3401      	adds	r4, #1
    for (uint8_t i = 0; i < bufferLen; i++)
    5102:	42ac      	cmp	r4, r5
    5104:	d1f9      	bne.n	50fa <RADIO_FrameRead+0x22>
    HAL_SPICSDeassert();
    5106:	4b03      	ldr	r3, [pc, #12]	; (5114 <RADIO_FrameRead+0x3c>)
    5108:	4798      	blx	r3
}
    510a:	bd70      	pop	{r4, r5, r6, pc}
    510c:	00004dd1 	.word	0x00004dd1
    5110:	00004cfd 	.word	0x00004cfd
    5114:	00004ded 	.word	0x00004ded

00005118 <HAL_RegisterDioInterruptHandler>:
 * \param[in] dioPin  - DIO pin
 * \param[in] handler - function to be called upon given DIO interrupt
 */
void HAL_RegisterDioInterruptHandler(uint8_t dioPin, DioInterruptHandler_t handler)
{
  switch (dioPin)
    5118:	2802      	cmp	r0, #2
    511a:	d007      	beq.n	512c <HAL_RegisterDioInterruptHandler+0x14>
    511c:	2804      	cmp	r0, #4
    511e:	d008      	beq.n	5132 <HAL_RegisterDioInterruptHandler+0x1a>
    5120:	2801      	cmp	r0, #1
    5122:	d000      	beq.n	5126 <HAL_RegisterDioInterruptHandler+0xe>
#endif

    default:
      break;
  }
}
    5124:	4770      	bx	lr
      interruptHandlerDio0 = handler;
    5126:	4b04      	ldr	r3, [pc, #16]	; (5138 <HAL_RegisterDioInterruptHandler+0x20>)
    5128:	6019      	str	r1, [r3, #0]
      break;
    512a:	e7fb      	b.n	5124 <HAL_RegisterDioInterruptHandler+0xc>
      interruptHandlerDio1 = handler;
    512c:	4b03      	ldr	r3, [pc, #12]	; (513c <HAL_RegisterDioInterruptHandler+0x24>)
    512e:	6019      	str	r1, [r3, #0]
      break;
    5130:	e7f8      	b.n	5124 <HAL_RegisterDioInterruptHandler+0xc>
      interruptHandlerDio2 = handler;
    5132:	4b03      	ldr	r3, [pc, #12]	; (5140 <HAL_RegisterDioInterruptHandler+0x28>)
    5134:	6019      	str	r1, [r3, #0]
}
    5136:	e7f5      	b.n	5124 <HAL_RegisterDioInterruptHandler+0xc>
    5138:	20000bf8 	.word	0x20000bf8
    513c:	20000bfc 	.word	0x20000bfc
    5140:	20000c00 	.word	0x20000c00

00005144 <HAL_EnableRFCtrl>:

void HAL_EnableRFCtrl(RFCtrl1_t RFCtrl1, RFCtrl2_t RFCtrl2)
{
	/* In standard SAMR34_XPRO, Only RFO_HF and PA_BOOST needs to be controlled by a GPIO pin */
#ifdef RFSWITCH_ENABLE
   if ((RFCtrl1 == RFO_HF) || (RFCtrl2 == RX))
    5144:	2801      	cmp	r0, #1
    5146:	d00a      	beq.n	515e <HAL_EnableRFCtrl+0x1a>
    5148:	2900      	cmp	r1, #0
    514a:	d008      	beq.n	515e <HAL_EnableRFCtrl+0x1a>
   {
		port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_ACTIVE);		
   }
   else if ((RFCtrl1 == PA_BOOST) && (RFCtrl2 == TX))
    514c:	2802      	cmp	r0, #2
    514e:	d10a      	bne.n	5166 <HAL_EnableRFCtrl+0x22>
    5150:	2901      	cmp	r1, #1
    5152:	d108      	bne.n	5166 <HAL_EnableRFCtrl+0x22>
		port_base->OUTCLR.reg = pin_mask;
    5154:	2280      	movs	r2, #128	; 0x80
    5156:	0192      	lsls	r2, r2, #6
    5158:	4b03      	ldr	r3, [pc, #12]	; (5168 <HAL_EnableRFCtrl+0x24>)
    515a:	615a      	str	r2, [r3, #20]
   {
	   port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);
   }
#endif	
}
    515c:	e003      	b.n	5166 <HAL_EnableRFCtrl+0x22>
		port_base->OUTSET.reg = pin_mask;
    515e:	2280      	movs	r2, #128	; 0x80
    5160:	0192      	lsls	r2, r2, #6
    5162:	4b01      	ldr	r3, [pc, #4]	; (5168 <HAL_EnableRFCtrl+0x24>)
    5164:	619a      	str	r2, [r3, #24]
    5166:	4770      	bx	lr
    5168:	40002800 	.word	0x40002800

0000516c <HAL_DisableRFCtrl>:

void HAL_DisableRFCtrl(RFCtrl1_t RFCtrl1, RFCtrl2_t RFCtrl2)
{
	/* In standard SAMR34_XPRO, Only RFO_HF and PA_BOOST needs to be controlled by a GPIO pin */
#ifdef RFSWITCH_ENABLE
	if ((RFCtrl1 == RFO_HF) || (RFCtrl2 == RX))
    516c:	2801      	cmp	r0, #1
    516e:	d001      	beq.n	5174 <HAL_DisableRFCtrl+0x8>
    5170:	2900      	cmp	r1, #0
    5172:	d103      	bne.n	517c <HAL_DisableRFCtrl+0x10>
		port_base->OUTCLR.reg = pin_mask;
    5174:	2280      	movs	r2, #128	; 0x80
    5176:	0192      	lsls	r2, r2, #6
    5178:	4b01      	ldr	r3, [pc, #4]	; (5180 <HAL_DisableRFCtrl+0x14>)
    517a:	615a      	str	r2, [r3, #20]
	{
		port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);	
	}
#endif	
}
    517c:	4770      	bx	lr
    517e:	46c0      	nop			; (mov r8, r8)
    5180:	40002800 	.word	0x40002800

00005184 <HAL_GetRadioClkStabilizationDelay>:
 * \param[out] Time value in ms
 */
uint8_t HAL_GetRadioClkStabilizationDelay(void)
{
	return RADIO_CLK_STABILITATION_DELAY;
}
    5184:	2002      	movs	r0, #2
    5186:	4770      	bx	lr

00005188 <HAL_GetRadioClkSrc>:
 * \param[out] Type of clock source TCXO or XTAL
 */
RadioClockSources_t HAL_GetRadioClkSrc(void)
{
	return RADIO_CLK_SRC;
}
    5188:	2000      	movs	r0, #0
    518a:	4770      	bx	lr

0000518c <HAL_TCXOPowerOn>:
 *
 * \param[in] None
 * \param[out] None
 */
void HAL_TCXOPowerOn(void)
{
    518c:	b510      	push	{r4, lr}
		port_base->OUTSET.reg = pin_mask;
    518e:	2280      	movs	r2, #128	; 0x80
    5190:	0092      	lsls	r2, r2, #2
    5192:	4b03      	ldr	r3, [pc, #12]	; (51a0 <HAL_TCXOPowerOn+0x14>)
    5194:	619a      	str	r2, [r3, #24]
#ifdef TCXO_ENABLE
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_ACTIVE);
	delay_ms(RADIO_CLK_STABILITATION_DELAY);
    5196:	2002      	movs	r0, #2
    5198:	4b02      	ldr	r3, [pc, #8]	; (51a4 <HAL_TCXOPowerOn+0x18>)
    519a:	4798      	blx	r3
#endif
}
    519c:	bd10      	pop	{r4, pc}
    519e:	46c0      	nop			; (mov r8, r8)
    51a0:	40002800 	.word	0x40002800
    51a4:	00001ac5 	.word	0x00001ac5

000051a8 <HAL_TCXOPowerOff>:
		port_base->OUTCLR.reg = pin_mask;
    51a8:	2280      	movs	r2, #128	; 0x80
    51aa:	0092      	lsls	r2, r2, #2
    51ac:	4b01      	ldr	r3, [pc, #4]	; (51b4 <HAL_TCXOPowerOff+0xc>)
    51ae:	615a      	str	r2, [r3, #20]
#ifdef TCXO_ENABLE
#ifndef TCXO_ALWAYS_ON
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_INACTIVE);
#endif
#endif
}
    51b0:	4770      	bx	lr
    51b2:	46c0      	nop			; (mov r8, r8)
    51b4:	40002800 	.word	0x40002800

000051b8 <HAL_Sleep>:
 *
 * \param[in] mode - sleep mode
 */
void HAL_Sleep(HAL_SleepMode_t mode)
{
	switch (mode)
    51b8:	2801      	cmp	r0, #1
    51ba:	d002      	beq.n	51c2 <HAL_Sleep+0xa>
    51bc:	2802      	cmp	r0, #2
    51be:	d00c      	beq.n	51da <HAL_Sleep+0x22>
		{
			/* other sleep modes are not implemented currently */
			break;
		}
	}
}
    51c0:	4770      	bx	lr
	PM->SLEEPCFG.reg = sleep_mode;
    51c2:	2204      	movs	r2, #4
    51c4:	2380      	movs	r3, #128	; 0x80
    51c6:	05db      	lsls	r3, r3, #23
    51c8:	705a      	strb	r2, [r3, #1]
	while(PM->SLEEPCFG.reg != sleep_mode) ;
    51ca:	001a      	movs	r2, r3
    51cc:	7853      	ldrb	r3, [r2, #1]
    51ce:	2b04      	cmp	r3, #4
    51d0:	d1fc      	bne.n	51cc <HAL_Sleep+0x14>
  __ASM volatile ("dsb 0xF":::"memory");
    51d2:	f3bf 8f4f 	dsb	sy
	__WFI();
    51d6:	bf30      	wfi
    51d8:	e7f2      	b.n	51c0 <HAL_Sleep+0x8>
	PM->SLEEPCFG.reg = sleep_mode;
    51da:	2205      	movs	r2, #5
    51dc:	2380      	movs	r3, #128	; 0x80
    51de:	05db      	lsls	r3, r3, #23
    51e0:	705a      	strb	r2, [r3, #1]
	while(PM->SLEEPCFG.reg != sleep_mode) ;
    51e2:	001a      	movs	r2, r3
    51e4:	7853      	ldrb	r3, [r2, #1]
    51e6:	2b05      	cmp	r3, #5
    51e8:	d1fc      	bne.n	51e4 <HAL_Sleep+0x2c>
    51ea:	f3bf 8f4f 	dsb	sy
	__WFI();
    51ee:	bf30      	wfi
    51f0:	e7e6      	b.n	51c0 <HAL_Sleep+0x8>
	...

000051f4 <SleepTimerInit>:
/************************************** IMPLEMENTATION************************/
/**
* \brief Initializes the sleep timer module
*/
void SleepTimerInit(void)
{
    51f4:	b510      	push	{r4, lr}
    51f6:	b084      	sub	sp, #16
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
    51f8:	2201      	movs	r2, #1
    51fa:	466b      	mov	r3, sp
    51fc:	709a      	strb	r2, [r3, #2]
	config->clear_on_match      = false;
    51fe:	2300      	movs	r3, #0
    5200:	4669      	mov	r1, sp
    5202:	70cb      	strb	r3, [r1, #3]

#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
#endif
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	config->enable_read_sync    = true;
    5204:	710a      	strb	r2, [r1, #4]
	struct rtc_count_config rtc_config;
	rtc_count_get_config_defaults(&rtc_config);
	
	rtc_config.prescaler = RTC_COUNT_PRESCALER_OFF;
    5206:	466a      	mov	r2, sp
    5208:	800b      	strh	r3, [r1, #0]
	rtc_config.enable_read_sync = true;
	rtc_config.compare_values[0] = COMPARE_COUNT_MAX_VALUE;
    520a:	3b01      	subs	r3, #1
    520c:	9302      	str	r3, [sp, #8]
	rtc_config.compare_values[1] = COMPARE_COUNT_MAX_VALUE;
    520e:	9303      	str	r3, [sp, #12]
	rtc_count_init(&rtc, RTC, &rtc_config);
    5210:	4c04      	ldr	r4, [pc, #16]	; (5224 <SleepTimerInit+0x30>)
    5212:	4905      	ldr	r1, [pc, #20]	; (5228 <SleepTimerInit+0x34>)
    5214:	0020      	movs	r0, r4
    5216:	4b05      	ldr	r3, [pc, #20]	; (522c <SleepTimerInit+0x38>)
    5218:	4798      	blx	r3
	rtc_count_enable(&rtc);
    521a:	0020      	movs	r0, r4
    521c:	4b04      	ldr	r3, [pc, #16]	; (5230 <SleepTimerInit+0x3c>)
    521e:	4798      	blx	r3
}
    5220:	b004      	add	sp, #16
    5222:	bd10      	pop	{r4, pc}
    5224:	200011ac 	.word	0x200011ac
    5228:	40002000 	.word	0x40002000
    522c:	000029bd 	.word	0x000029bd
    5230:	0000283d 	.word	0x0000283d

00005234 <SleepTimerGetElapsedTime>:
/**
* \brief Calculate the Elapsed Time from the previous call of this function
* \retval Elapsed time in ticks
*/
uint32_t SleepTimerGetElapsedTime(void)
{
    5234:	b510      	push	{r4, lr}
	return rtc_count_get_count(&rtc);
    5236:	4802      	ldr	r0, [pc, #8]	; (5240 <SleepTimerGetElapsedTime+0xc>)
    5238:	4b02      	ldr	r3, [pc, #8]	; (5244 <SleepTimerGetElapsedTime+0x10>)
    523a:	4798      	blx	r3
}
    523c:	bd10      	pop	{r4, pc}
    523e:	46c0      	nop			; (mov r8, r8)
    5240:	200011ac 	.word	0x200011ac
    5244:	0000292d 	.word	0x0000292d

00005248 <SleepTimerStart>:

/**
* \brief Initializes the sleep timer
*/
void SleepTimerStart(uint32_t sleepTicks, void (*cb)(void))
{
    5248:	b570      	push	{r4, r5, r6, lr}
    524a:	0005      	movs	r5, r0
    524c:	000e      	movs	r6, r1
	rtc_count_set_count(&rtc, 0);
    524e:	4c0a      	ldr	r4, [pc, #40]	; (5278 <SleepTimerStart+0x30>)
    5250:	2100      	movs	r1, #0
    5252:	0020      	movs	r0, r4
    5254:	4b09      	ldr	r3, [pc, #36]	; (527c <SleepTimerStart+0x34>)
    5256:	4798      	blx	r3
	rtc_count_register_callback(&rtc, cb, RTC_COUNT_CALLBACK_COMPARE_0);
    5258:	2208      	movs	r2, #8
    525a:	0031      	movs	r1, r6
    525c:	0020      	movs	r0, r4
    525e:	4b08      	ldr	r3, [pc, #32]	; (5280 <SleepTimerStart+0x38>)
    5260:	4798      	blx	r3
	rtc_count_set_compare(&rtc, sleepTicks, RTC_COUNT_COMPARE_0);
    5262:	2200      	movs	r2, #0
    5264:	0029      	movs	r1, r5
    5266:	0020      	movs	r0, r4
    5268:	4b06      	ldr	r3, [pc, #24]	; (5284 <SleepTimerStart+0x3c>)
    526a:	4798      	blx	r3
	rtc_count_enable_callback(&rtc, RTC_COUNT_CALLBACK_COMPARE_0);
    526c:	2108      	movs	r1, #8
    526e:	0020      	movs	r0, r4
    5270:	4b05      	ldr	r3, [pc, #20]	; (5288 <SleepTimerStart+0x40>)
    5272:	4798      	blx	r3
}
    5274:	bd70      	pop	{r4, r5, r6, pc}
    5276:	46c0      	nop			; (mov r8, r8)
    5278:	200011ac 	.word	0x200011ac
    527c:	000028e9 	.word	0x000028e9
    5280:	00002a59 	.word	0x00002a59
    5284:	00002959 	.word	0x00002959
    5288:	00002a95 	.word	0x00002a95

0000528c <SleepTimerStop>:

/**
* \brief Stop the sleep timer
*/
void SleepTimerStop(void)
{
    528c:	b510      	push	{r4, lr}
	rtc_count_disable_callback(&rtc, RTC_COUNT_CALLBACK_COMPARE_0);
    528e:	2108      	movs	r1, #8
    5290:	4801      	ldr	r0, [pc, #4]	; (5298 <SleepTimerStop+0xc>)
    5292:	4b02      	ldr	r3, [pc, #8]	; (529c <SleepTimerStop+0x10>)
    5294:	4798      	blx	r3
}
    5296:	bd10      	pop	{r4, pc}
    5298:	200011ac 	.word	0x200011ac
    529c:	00002ad9 	.word	0x00002ad9

000052a0 <SystemBlockingWaitMs>:
 * waiting with the MCU in sleep.
 * Find out how long it takes the MCU to go to and wake up from sleep to see if
 * it makes sense to go to sleep at all 
 */
void SystemBlockingWaitMs(uint32_t ms)
{
    52a0:	b510      	push	{r4, lr}
#ifndef UT
    delay_ms(ms);
    52a2:	2800      	cmp	r0, #0
    52a4:	d103      	bne.n	52ae <SystemBlockingWaitMs+0xe>
    52a6:	2001      	movs	r0, #1
    52a8:	4b02      	ldr	r3, [pc, #8]	; (52b4 <SystemBlockingWaitMs+0x14>)
    52aa:	4798      	blx	r3
#endif
}
    52ac:	bd10      	pop	{r4, pc}
    delay_ms(ms);
    52ae:	4b02      	ldr	r3, [pc, #8]	; (52b8 <SystemBlockingWaitMs+0x18>)
    52b0:	4798      	blx	r3
    52b2:	e7fb      	b.n	52ac <SystemBlockingWaitMs+0xc>
    52b4:	00001a99 	.word	0x00001a99
    52b8:	00001ac5 	.word	0x00001ac5

000052bc <system_enter_critical_section>:
{

}

void system_enter_critical_section(void)
{
    52bc:	b510      	push	{r4, lr}
	cpu_irq_enter_critical();
    52be:	4b01      	ldr	r3, [pc, #4]	; (52c4 <system_enter_critical_section+0x8>)
    52c0:	4798      	blx	r3
#ifndef UT
	system_interrupt_enter_critical_section();
#endif
}
    52c2:	bd10      	pop	{r4, pc}
    52c4:	00001af1 	.word	0x00001af1

000052c8 <system_leave_critical_section>:

void system_leave_critical_section(void)
{
    52c8:	b510      	push	{r4, lr}
	cpu_irq_leave_critical();
    52ca:	4b01      	ldr	r3, [pc, #4]	; (52d0 <system_leave_critical_section+0x8>)
    52cc:	4798      	blx	r3
#ifndef UT
	system_interrupt_leave_critical_section();
#endif
}
    52ce:	bd10      	pop	{r4, pc}
    52d0:	00001b31 	.word	0x00001b31

000052d4 <PMM_Wakeup>:

/**
* \brief Wakeup from sleep
*/
void PMM_Wakeup(void)
{
    52d4:	b570      	push	{r4, r5, r6, lr}
    uint64_t sleptTimeUs = 0;

    if (PMM_STATE_SLEEP == pmmState)
    52d6:	4b16      	ldr	r3, [pc, #88]	; (5330 <PMM_Wakeup+0x5c>)
    52d8:	781b      	ldrb	r3, [r3, #0]
    52da:	2b01      	cmp	r3, #1
    52dc:	d000      	beq.n	52e0 <PMM_Wakeup+0xc>
        {
            sleepReq->pmmWakeupCallback(US_TO_MS(sleptTimeUs));
            sleepReq = NULL;
        }
    }
}
    52de:	bd70      	pop	{r4, r5, r6, pc}
		pmmState = PMM_STATE_ACTIVE;
    52e0:	2200      	movs	r2, #0
    52e2:	4b13      	ldr	r3, [pc, #76]	; (5330 <PMM_Wakeup+0x5c>)
    52e4:	701a      	strb	r2, [r3, #0]
        sleptTimeUs = SLEEP_TICKS_TO_US(SleepTimerGetElapsedTime());
    52e6:	4b13      	ldr	r3, [pc, #76]	; (5334 <PMM_Wakeup+0x60>)
    52e8:	4798      	blx	r3
    52ea:	4b13      	ldr	r3, [pc, #76]	; (5338 <PMM_Wakeup+0x64>)
    52ec:	4798      	blx	r3
    52ee:	4913      	ldr	r1, [pc, #76]	; (533c <PMM_Wakeup+0x68>)
    52f0:	4b13      	ldr	r3, [pc, #76]	; (5340 <PMM_Wakeup+0x6c>)
    52f2:	4798      	blx	r3
    52f4:	4b13      	ldr	r3, [pc, #76]	; (5344 <PMM_Wakeup+0x70>)
    52f6:	4798      	blx	r3
    52f8:	0004      	movs	r4, r0
    52fa:	000d      	movs	r5, r1
        SleepTimerStop();
    52fc:	4b12      	ldr	r3, [pc, #72]	; (5348 <PMM_Wakeup+0x74>)
    52fe:	4798      	blx	r3
        SystemTimerSync(sleptTimeUs);
    5300:	0020      	movs	r0, r4
    5302:	0029      	movs	r1, r5
    5304:	4b11      	ldr	r3, [pc, #68]	; (534c <PMM_Wakeup+0x78>)
    5306:	4798      	blx	r3
        if (sleepReq && sleepReq->pmmWakeupCallback)
    5308:	4b11      	ldr	r3, [pc, #68]	; (5350 <PMM_Wakeup+0x7c>)
    530a:	681b      	ldr	r3, [r3, #0]
    530c:	2b00      	cmp	r3, #0
    530e:	d0e6      	beq.n	52de <PMM_Wakeup+0xa>
    5310:	689e      	ldr	r6, [r3, #8]
    5312:	2e00      	cmp	r6, #0
    5314:	d0e3      	beq.n	52de <PMM_Wakeup+0xa>
            sleepReq->pmmWakeupCallback(US_TO_MS(sleptTimeUs));
    5316:	22fa      	movs	r2, #250	; 0xfa
    5318:	0092      	lsls	r2, r2, #2
    531a:	2300      	movs	r3, #0
    531c:	0020      	movs	r0, r4
    531e:	0029      	movs	r1, r5
    5320:	4c0c      	ldr	r4, [pc, #48]	; (5354 <PMM_Wakeup+0x80>)
    5322:	47a0      	blx	r4
    5324:	47b0      	blx	r6
            sleepReq = NULL;
    5326:	2200      	movs	r2, #0
    5328:	4b09      	ldr	r3, [pc, #36]	; (5350 <PMM_Wakeup+0x7c>)
    532a:	601a      	str	r2, [r3, #0]
}
    532c:	e7d7      	b.n	52de <PMM_Wakeup+0xa>
    532e:	46c0      	nop			; (mov r8, r8)
    5330:	20000c10 	.word	0x20000c10
    5334:	00005235 	.word	0x00005235
    5338:	00013ded 	.word	0x00013ded
    533c:	41f423d7 	.word	0x41f423d7
    5340:	00013795 	.word	0x00013795
    5344:	00012ed1 	.word	0x00012ed1
    5348:	0000528d 	.word	0x0000528d
    534c:	0000c04d 	.word	0x0000c04d
    5350:	20000c14 	.word	0x20000c14
    5354:	00012e0d 	.word	0x00012e0d

00005358 <PMM_Sleep>:
{
    5358:	b570      	push	{r4, r5, r6, lr}
    535a:	1e05      	subs	r5, r0, #0
    if ( req && (PMM_STATE_ACTIVE == pmmState) )
    535c:	d059      	beq.n	5412 <PMM_Sleep+0xba>
    535e:	4b33      	ldr	r3, [pc, #204]	; (542c <PMM_Sleep+0xd4>)
    5360:	781b      	ldrb	r3, [r3, #0]
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    5362:	2000      	movs	r0, #0
    if ( req && (PMM_STATE_ACTIVE == pmmState) )
    5364:	2b00      	cmp	r3, #0
    5366:	d000      	beq.n	536a <PMM_Sleep+0x12>
}
    5368:	bd70      	pop	{r4, r5, r6, pc}
        canSleep = SYSTEM_ReadyToSleep();
    536a:	4b31      	ldr	r3, [pc, #196]	; (5430 <PMM_Sleep+0xd8>)
    536c:	4798      	blx	r3
    536e:	1e04      	subs	r4, r0, #0
        canSleep = canSleep && validateSleepDuration( req->sleepTimeMs );
    5370:	d051      	beq.n	5416 <PMM_Sleep+0xbe>
        (PMM_SLEEPTIME_MAX_MS >= durationMs) && \
    5372:	682b      	ldr	r3, [r5, #0]
    5374:	4a2f      	ldr	r2, [pc, #188]	; (5434 <PMM_Sleep+0xdc>)
    5376:	4694      	mov	ip, r2
    5378:	4463      	add	r3, ip
        canSleep = canSleep && validateSleepDuration( req->sleepTimeMs );
    537a:	2400      	movs	r4, #0
    537c:	4a2e      	ldr	r2, [pc, #184]	; (5438 <PMM_Sleep+0xe0>)
    537e:	429a      	cmp	r2, r3
    5380:	4164      	adcs	r4, r4
    5382:	b2e4      	uxtb	r4, r4
        if ( SLEEP_MODE_BACKUP == req->sleep_mode )
    5384:	792a      	ldrb	r2, [r5, #4]
    5386:	2a02      	cmp	r2, #2
    5388:	d01e      	beq.n	53c8 <PMM_Sleep+0x70>
        else if ( SLEEP_MODE_STANDBY == req->sleep_mode )
    538a:	2a01      	cmp	r2, #1
    538c:	d029      	beq.n	53e2 <PMM_Sleep+0x8a>
    uint32_t sysSleepTime = ~0u; /* 0xffFFffFF is invalid */
    538e:	2601      	movs	r6, #1
    5390:	4276      	negs	r6, r6
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    5392:	2000      	movs	r0, #0
        if ( canSleep )
    5394:	2c00      	cmp	r4, #0
    5396:	d0e7      	beq.n	5368 <PMM_Sleep+0x10>
            SystemTimerSuspend();
    5398:	4b28      	ldr	r3, [pc, #160]	; (543c <PMM_Sleep+0xe4>)
    539a:	4798      	blx	r3
            SleepTimerStart( MS_TO_SLEEP_TICKS( sysSleepTime - PMM_WAKEUPTIME_MS ), PMM_Wakeup );
    539c:	0030      	movs	r0, r6
    539e:	380a      	subs	r0, #10
    53a0:	4b27      	ldr	r3, [pc, #156]	; (5440 <PMM_Sleep+0xe8>)
    53a2:	4798      	blx	r3
    53a4:	4927      	ldr	r1, [pc, #156]	; (5444 <PMM_Sleep+0xec>)
    53a6:	4b28      	ldr	r3, [pc, #160]	; (5448 <PMM_Sleep+0xf0>)
    53a8:	4798      	blx	r3
    53aa:	4b28      	ldr	r3, [pc, #160]	; (544c <PMM_Sleep+0xf4>)
    53ac:	4798      	blx	r3
    53ae:	4928      	ldr	r1, [pc, #160]	; (5450 <PMM_Sleep+0xf8>)
    53b0:	4b28      	ldr	r3, [pc, #160]	; (5454 <PMM_Sleep+0xfc>)
    53b2:	4798      	blx	r3
            pmmState = PMM_STATE_SLEEP;
    53b4:	2201      	movs	r2, #1
    53b6:	4b1d      	ldr	r3, [pc, #116]	; (542c <PMM_Sleep+0xd4>)
    53b8:	701a      	strb	r2, [r3, #0]
            sleepReq = req;
    53ba:	4b27      	ldr	r3, [pc, #156]	; (5458 <PMM_Sleep+0x100>)
    53bc:	601d      	str	r5, [r3, #0]
            HAL_Sleep(req->sleep_mode);
    53be:	7928      	ldrb	r0, [r5, #4]
    53c0:	4b26      	ldr	r3, [pc, #152]	; (545c <PMM_Sleep+0x104>)
    53c2:	4798      	blx	r3
            status = PMM_SLEEP_REQ_PROCESSED;
    53c4:	2001      	movs	r0, #1
    53c6:	e7cf      	b.n	5368 <PMM_Sleep+0x10>
            canSleep = canSleep && ( SWTIMER_INVALID_TIMEOUT == SwTimerNextExpiryDuration() );
    53c8:	4a1b      	ldr	r2, [pc, #108]	; (5438 <PMM_Sleep+0xe0>)
    53ca:	2400      	movs	r4, #0
    53cc:	4293      	cmp	r3, r2
    53ce:	d806      	bhi.n	53de <PMM_Sleep+0x86>
    53d0:	4b23      	ldr	r3, [pc, #140]	; (5460 <PMM_Sleep+0x108>)
    53d2:	4798      	blx	r3
    53d4:	3001      	adds	r0, #1
    53d6:	4244      	negs	r4, r0
    53d8:	4144      	adcs	r4, r0
    53da:	e000      	b.n	53de <PMM_Sleep+0x86>
    53dc:	2400      	movs	r4, #0
            sysSleepTime = req->sleepTimeMs;
    53de:	682e      	ldr	r6, [r5, #0]
    53e0:	e7d7      	b.n	5392 <PMM_Sleep+0x3a>
            sysSleepTime = SwTimerNextExpiryDuration();
    53e2:	4b1f      	ldr	r3, [pc, #124]	; (5460 <PMM_Sleep+0x108>)
    53e4:	4798      	blx	r3
            sysSleepTime = (SWTIMER_INVALID_TIMEOUT == sysSleepTime) ? PMM_SLEEPTIME_MAX_MS : US_TO_MS( sysSleepTime );
    53e6:	1c43      	adds	r3, r0, #1
    53e8:	d01c      	beq.n	5424 <PMM_Sleep+0xcc>
    53ea:	21fa      	movs	r1, #250	; 0xfa
    53ec:	0089      	lsls	r1, r1, #2
    53ee:	4b1d      	ldr	r3, [pc, #116]	; (5464 <PMM_Sleep+0x10c>)
    53f0:	4798      	blx	r3
    53f2:	0003      	movs	r3, r0
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    53f4:	2000      	movs	r0, #0
            canSleep = canSleep && validateSleepDuration( sysSleepTime );
    53f6:	2c00      	cmp	r4, #0
    53f8:	d0b6      	beq.n	5368 <PMM_Sleep+0x10>
            if ( canSleep && (req->sleepTimeMs < sysSleepTime) )
    53fa:	490f      	ldr	r1, [pc, #60]	; (5438 <PMM_Sleep+0xe0>)
    53fc:	4a0d      	ldr	r2, [pc, #52]	; (5434 <PMM_Sleep+0xdc>)
    53fe:	189a      	adds	r2, r3, r2
    5400:	428a      	cmp	r2, r1
    5402:	d8b1      	bhi.n	5368 <PMM_Sleep+0x10>
    5404:	682e      	ldr	r6, [r5, #0]
    5406:	429e      	cmp	r6, r3
    5408:	d9c6      	bls.n	5398 <PMM_Sleep+0x40>
    540a:	001e      	movs	r6, r3
    540c:	e7c4      	b.n	5398 <PMM_Sleep+0x40>
            sysSleepTime = (SWTIMER_INVALID_TIMEOUT == sysSleepTime) ? PMM_SLEEPTIME_MAX_MS : US_TO_MS( sysSleepTime );
    540e:	4b16      	ldr	r3, [pc, #88]	; (5468 <PMM_Sleep+0x110>)
    5410:	e7f8      	b.n	5404 <PMM_Sleep+0xac>
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    5412:	2000      	movs	r0, #0
    5414:	e7a8      	b.n	5368 <PMM_Sleep+0x10>
        if ( SLEEP_MODE_BACKUP == req->sleep_mode )
    5416:	792b      	ldrb	r3, [r5, #4]
    5418:	2b02      	cmp	r3, #2
    541a:	d0df      	beq.n	53dc <PMM_Sleep+0x84>
        else if ( SLEEP_MODE_STANDBY == req->sleep_mode )
    541c:	2b01      	cmp	r3, #1
    541e:	d0e0      	beq.n	53e2 <PMM_Sleep+0x8a>
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    5420:	2000      	movs	r0, #0
    return status;
    5422:	e7a1      	b.n	5368 <PMM_Sleep+0x10>
            canSleep = canSleep && validateSleepDuration( sysSleepTime );
    5424:	2c00      	cmp	r4, #0
    5426:	d1f2      	bne.n	540e <PMM_Sleep+0xb6>
            sysSleepTime = (SWTIMER_INVALID_TIMEOUT == sysSleepTime) ? PMM_SLEEPTIME_MAX_MS : US_TO_MS( sysSleepTime );
    5428:	4e0f      	ldr	r6, [pc, #60]	; (5468 <PMM_Sleep+0x110>)
    542a:	e7b2      	b.n	5392 <PMM_Sleep+0x3a>
    542c:	20000c10 	.word	0x20000c10
    5430:	0000c1b5 	.word	0x0000c1b5
    5434:	fffffc18 	.word	0xfffffc18
    5438:	07cebbc8 	.word	0x07cebbc8
    543c:	0000c019 	.word	0x0000c019
    5440:	00013ded 	.word	0x00013ded
    5444:	42031375 	.word	0x42031375
    5448:	00013795 	.word	0x00013795
    544c:	00012ea1 	.word	0x00012ea1
    5450:	000052d5 	.word	0x000052d5
    5454:	00005249 	.word	0x00005249
    5458:	20000c14 	.word	0x20000c14
    545c:	000051b9 	.word	0x000051b9
    5460:	0000bd55 	.word	0x0000bd55
    5464:	00012aad 	.word	0x00012aad
    5468:	07cebfb0 	.word	0x07cebfb0

0000546c <LorawanReg_AS_Pds_Cb>:
}
#if (ENABLE_PDS == 1)
void LorawanReg_AS_Pds_Cb(void)
{
	; // nothing to do
}
    546c:	4770      	bx	lr
	...

00005470 <LORAReg_InitAS>:
{
    5470:	b570      	push	{r4, r5, r6, lr}
    5472:	b086      	sub	sp, #24
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_AS;
    5474:	4b8e      	ldr	r3, [pc, #568]	; (56b0 <LORAReg_InitAS+0x240>)
    5476:	2103      	movs	r1, #3
    5478:	2226      	movs	r2, #38	; 0x26
    547a:	5499      	strb	r1, [r3, r2]
	RegParams.maxChannels = MAX_CHANNELS_AS;
    547c:	2410      	movs	r4, #16
    547e:	3204      	adds	r2, #4
    5480:	549c      	strb	r4, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_AS;
    5482:	3a29      	subs	r2, #41	; 0x29
    5484:	3126      	adds	r1, #38	; 0x26
    5486:	545a      	strb	r2, [r3, r1]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_AS;
    5488:	3902      	subs	r1, #2
    548a:	545a      	strb	r2, [r3, r1]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    548c:	001a      	movs	r2, r3
    548e:	3283      	adds	r2, #131	; 0x83
    5490:	2100      	movs	r1, #0
    5492:	711a      	strb	r2, [r3, #4]
    5494:	0a15      	lsrs	r5, r2, #8
    5496:	715d      	strb	r5, [r3, #5]
    5498:	0c15      	lsrs	r5, r2, #16
    549a:	719d      	strb	r5, [r3, #6]
    549c:	0e12      	lsrs	r2, r2, #24
    549e:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    54a0:	001a      	movs	r2, r3
    54a2:	3243      	adds	r2, #67	; 0x43
    54a4:	701a      	strb	r2, [r3, #0]
    54a6:	0a15      	lsrs	r5, r2, #8
    54a8:	705d      	strb	r5, [r3, #1]
    54aa:	0c15      	lsrs	r5, r2, #16
    54ac:	709d      	strb	r5, [r3, #2]
    54ae:	0e12      	lsrs	r2, r2, #24
    54b0:	70da      	strb	r2, [r3, #3]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    54b2:	001a      	movs	r2, r3
    54b4:	32a3      	adds	r2, #163	; 0xa3
    54b6:	721a      	strb	r2, [r3, #8]
    54b8:	0a15      	lsrs	r5, r2, #8
    54ba:	725d      	strb	r5, [r3, #9]
    54bc:	0c15      	lsrs	r5, r2, #16
    54be:	729d      	strb	r5, [r3, #10]
    54c0:	0e12      	lsrs	r2, r2, #24
    54c2:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    54c4:	001a      	movs	r2, r3
    54c6:	3264      	adds	r2, #100	; 0x64
    54c8:	32ff      	adds	r2, #255	; 0xff
    54ca:	741a      	strb	r2, [r3, #16]
    54cc:	0a15      	lsrs	r5, r2, #8
    54ce:	745d      	strb	r5, [r3, #17]
    54d0:	0c15      	lsrs	r5, r2, #16
    54d2:	749d      	strb	r5, [r3, #18]
    54d4:	0e12      	lsrs	r2, r2, #24
    54d6:	74da      	strb	r2, [r3, #19]
	RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    54d8:	001a      	movs	r2, r3
    54da:	3234      	adds	r2, #52	; 0x34
    54dc:	751a      	strb	r2, [r3, #20]
    54de:	0a15      	lsrs	r5, r2, #8
    54e0:	755d      	strb	r5, [r3, #21]
    54e2:	0c15      	lsrs	r5, r2, #16
    54e4:	759d      	strb	r5, [r3, #22]
    54e6:	0e12      	lsrs	r2, r2, #24
    54e8:	75da      	strb	r2, [r3, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    54ea:	001a      	movs	r2, r3
    54ec:	323d      	adds	r2, #61	; 0x3d
    54ee:	761a      	strb	r2, [r3, #24]
    54f0:	0a15      	lsrs	r5, r2, #8
    54f2:	765d      	strb	r5, [r3, #25]
    54f4:	0c15      	lsrs	r5, r2, #16
    54f6:	769d      	strb	r5, [r3, #26]
    54f8:	0e12      	lsrs	r2, r2, #24
    54fa:	76da      	strb	r2, [r3, #27]
	RegParams.pSubBandParams = &RegParams.cmnParams.paramsType2.SubBands[0];
    54fc:	001a      	movs	r2, r3
    54fe:	32c4      	adds	r2, #196	; 0xc4
    5500:	32ff      	adds	r2, #255	; 0xff
    5502:	731a      	strb	r2, [r3, #12]
    5504:	0a15      	lsrs	r5, r2, #8
    5506:	735d      	strb	r5, [r3, #13]
    5508:	0c15      	lsrs	r5, r2, #16
    550a:	739d      	strb	r5, [r3, #14]
    550c:	0e12      	lsrs	r2, r2, #24
    550e:	73da      	strb	r2, [r3, #15]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_AS;
    5510:	2202      	movs	r2, #2
    5512:	2522      	movs	r5, #34	; 0x22
    5514:	555a      	strb	r2, [r3, r5]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_AS;
    5516:	3501      	adds	r5, #1
    5518:	555a      	strb	r2, [r3, r5]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_AS;	
    551a:	2500      	movs	r5, #0
    551c:	771d      	strb	r5, [r3, #28]
    551e:	3d16      	subs	r5, #22
    5520:	775d      	strb	r5, [r3, #29]
    5522:	351c      	adds	r5, #28
    5524:	779d      	strb	r5, [r3, #30]
    5526:	3531      	adds	r5, #49	; 0x31
    5528:	77dd      	strb	r5, [r3, #31]
	RegParams.MinNewChIndex = NEW_CHANNEL_INDEX_AS;
    552a:	3d16      	subs	r5, #22
    552c:	555a      	strb	r2, [r3, r5]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_AS;
    552e:	2632      	movs	r6, #50	; 0x32
    5530:	3d01      	subs	r5, #1
    5532:	555e      	strb	r6, [r3, r5]
	RegParams.minDataRate = MAC_DATARATE_MIN_AS;
    5534:	3d19      	subs	r5, #25
    5536:	3e0e      	subs	r6, #14
    5538:	559d      	strb	r5, [r3, r6]
	RegParams.maxDataRate = MAC_DATARATE_MAX_AS;
    553a:	3601      	adds	r6, #1
    553c:	5599      	strb	r1, [r3, r6]
	RegParams.Rx1DrOffset = 7;
    553e:	3607      	adds	r6, #7
    5540:	559d      	strb	r5, [r3, r6]
	RegParams.maxTxPwrIndx = MAX_TX_PWR_INDEX_AS;
    5542:	3601      	adds	r6, #1
    5544:	559d      	strb	r5, [r3, r6]
	RegParams.maxTxPwr = DEFAULT_EIRP_AS;
    5546:	3521      	adds	r5, #33	; 0x21
    5548:	555c      	strb	r4, [r3, r5]
	RegParams.cmnParams.paramsType2.minNonDefChId = 2;
    554a:	34b1      	adds	r4, #177	; 0xb1
    554c:	34ff      	adds	r4, #255	; 0xff
    554e:	551a      	strb	r2, [r3, r4]
	RegParams.pDutyCycleTimer->timerId = regTimerId[0];
    5550:	4a58      	ldr	r2, [pc, #352]	; (56b4 <LORAReg_InitAS+0x244>)
    5552:	7815      	ldrb	r5, [r2, #0]
    5554:	2468      	movs	r4, #104	; 0x68
    5556:	34ff      	adds	r4, #255	; 0xff
    5558:	551d      	strb	r5, [r3, r4]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[1];
    555a:	7855      	ldrb	r5, [r2, #1]
    555c:	3c2b      	subs	r4, #43	; 0x2b
    555e:	3cff      	subs	r4, #255	; 0xff
    5560:	551d      	strb	r5, [r3, r4]
    RegParams.pJoinDutyCycleTimer->timerId = regTimerId[2];
    5562:	7894      	ldrb	r4, [r2, #2]
    5564:	223c      	movs	r2, #60	; 0x3c
    5566:	549c      	strb	r4, [r3, r2]
	RegParams.pJoinDutyCycleTimer->remainingtime = 0;
    5568:	2400      	movs	r4, #0
    556a:	3a04      	subs	r2, #4
    556c:	549c      	strb	r4, [r3, r2]
    556e:	3201      	adds	r2, #1
    5570:	549c      	strb	r4, [r3, r2]
    5572:	3201      	adds	r2, #1
    5574:	549c      	strb	r4, [r3, r2]
    5576:	3201      	adds	r2, #1
    5578:	549c      	strb	r4, [r3, r2]
	RegParams.joinbccount =0;
    557a:	3207      	adds	r2, #7
    557c:	5499      	strb	r1, [r3, r2]
	RegParams.joinDutyCycleTimeout =0;
    557e:	001a      	movs	r2, r3
    5580:	323e      	adds	r2, #62	; 0x3e
    5582:	7011      	strb	r1, [r2, #0]
    5584:	7051      	strb	r1, [r2, #1]
    5586:	7091      	strb	r1, [r2, #2]
    5588:	70d1      	strb	r1, [r2, #3]
	RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime = 1;
    558a:	31c3      	adds	r1, #195	; 0xc3
    558c:	31ff      	adds	r1, #255	; 0xff
    558e:	5c5a      	ldrb	r2, [r3, r1]
    5590:	2401      	movs	r4, #1
    5592:	4322      	orrs	r2, r4
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime = 1;
    5594:	2402      	movs	r4, #2
    5596:	4322      	orrs	r2, r4
    5598:	545a      	strb	r2, [r3, r1]
	RegParams.band = ismBand;
    559a:	222e      	movs	r2, #46	; 0x2e
    559c:	5498      	strb	r0, [r3, r2]
	if(ismBand >= ISM_BRN923 && ismBand <= ISM_VTM923)
    559e:	3806      	subs	r0, #6
		result =  LORAWAN_INVALID_PARAMETER;
    55a0:	240a      	movs	r4, #10
	if(ismBand >= ISM_BRN923 && ismBand <= ISM_VTM923)
    55a2:	2808      	cmp	r0, #8
    55a4:	d91a      	bls.n	55dc <LORAReg_InitAS+0x16c>
	if(!initialized)
    55a6:	4b44      	ldr	r3, [pc, #272]	; (56b8 <LORAReg_InitAS+0x248>)
    55a8:	781b      	ldrb	r3, [r3, #0]
    55aa:	2b00      	cmp	r3, #0
    55ac:	d102      	bne.n	55b4 <LORAReg_InitAS+0x144>
		initialized = true;
    55ae:	2201      	movs	r2, #1
    55b0:	4b41      	ldr	r3, [pc, #260]	; (56b8 <LORAReg_InitAS+0x248>)
    55b2:	701a      	strb	r2, [r3, #0]
    LORAREG_InitGetAttrFnPtrsAS();	
    55b4:	4b41      	ldr	r3, [pc, #260]	; (56bc <LORAReg_InitAS+0x24c>)
    55b6:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsAS();
    55b8:	4b41      	ldr	r3, [pc, #260]	; (56c0 <LORAReg_InitAS+0x250>)
    55ba:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsAS();
    55bc:	4b41      	ldr	r3, [pc, #260]	; (56c4 <LORAReg_InitAS+0x254>)
    55be:	4798      	blx	r3
	PDS_STORE(RegParams.regParamItems.band_item_id);
    55c0:	4b3b      	ldr	r3, [pc, #236]	; (56b0 <LORAReg_InitAS+0x240>)
    55c2:	4a41      	ldr	r2, [pc, #260]	; (56c8 <LORAReg_InitAS+0x258>)
    55c4:	5c9a      	ldrb	r2, [r3, r2]
    55c6:	4941      	ldr	r1, [pc, #260]	; (56cc <LORAReg_InitAS+0x25c>)
    55c8:	5c58      	ldrb	r0, [r3, r1]
    55ca:	0200      	lsls	r0, r0, #8
    55cc:	4310      	orrs	r0, r2
    55ce:	b2c1      	uxtb	r1, r0
    55d0:	0a00      	lsrs	r0, r0, #8
    55d2:	4b3f      	ldr	r3, [pc, #252]	; (56d0 <LORAReg_InitAS+0x260>)
    55d4:	4798      	blx	r3
}
    55d6:	0020      	movs	r0, r4
    55d8:	b006      	add	sp, #24
    55da:	bd70      	pop	{r4, r5, r6, pc}
	memcpy (RegParams.pChParams, DefaultChannels923, sizeof(DefaultChannels923));
    55dc:	001c      	movs	r4, r3
    55de:	0018      	movs	r0, r3
    55e0:	3083      	adds	r0, #131	; 0x83
    55e2:	3a2a      	subs	r2, #42	; 0x2a
    55e4:	493b      	ldr	r1, [pc, #236]	; (56d4 <LORAReg_InitAS+0x264>)
    55e6:	4d3c      	ldr	r5, [pc, #240]	; (56d8 <LORAReg_InitAS+0x268>)
    55e8:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels923, sizeof(AdvChannels923));
    55ea:	0020      	movs	r0, r4
    55ec:	30a3      	adds	r0, #163	; 0xa3
    55ee:	2218      	movs	r2, #24
    55f0:	493a      	ldr	r1, [pc, #232]	; (56dc <LORAReg_InitAS+0x26c>)
    55f2:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParams923, sizeof(SubBandParams923) );
    55f4:	0020      	movs	r0, r4
    55f6:	30c4      	adds	r0, #196	; 0xc4
    55f8:	30ff      	adds	r0, #255	; 0xff
    55fa:	220c      	movs	r2, #12
    55fc:	4938      	ldr	r1, [pc, #224]	; (56e0 <LORAReg_InitAS+0x270>)
    55fe:	47a8      	blx	r5
	memcpy(RegParams.cmnParams.paramsType2.subBandDutyCycle,SubBandDutyCycle923,sizeof(SubBandDutyCycle923));
    5600:	0020      	movs	r0, r4
    5602:	30ae      	adds	r0, #174	; 0xae
    5604:	30ff      	adds	r0, #255	; 0xff
    5606:	2202      	movs	r2, #2
    5608:	4936      	ldr	r1, [pc, #216]	; (56e4 <LORAReg_InitAS+0x274>)
    560a:	47a8      	blx	r5
    560c:	2302      	movs	r3, #2
		RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    560e:	4828      	ldr	r0, [pc, #160]	; (56b0 <LORAReg_InitAS+0x240>)
    5610:	25ff      	movs	r5, #255	; 0xff
	for (i = 2; i < RegParams.maxChannels; i++)
    5612:	242a      	movs	r4, #42	; 0x2a
		RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    5614:	7902      	ldrb	r2, [r0, #4]
    5616:	7941      	ldrb	r1, [r0, #5]
    5618:	0209      	lsls	r1, r1, #8
    561a:	4311      	orrs	r1, r2
    561c:	7982      	ldrb	r2, [r0, #6]
    561e:	0412      	lsls	r2, r2, #16
    5620:	4311      	orrs	r1, r2
    5622:	79c2      	ldrb	r2, [r0, #7]
    5624:	0612      	lsls	r2, r2, #24
    5626:	430a      	orrs	r2, r1
    5628:	0059      	lsls	r1, r3, #1
    562a:	188a      	adds	r2, r1, r2
    562c:	7055      	strb	r5, [r2, #1]
	for (i = 2; i < RegParams.maxChannels; i++)
    562e:	3301      	adds	r3, #1
    5630:	b2db      	uxtb	r3, r3
    5632:	5702      	ldrsb	r2, [r0, r4]
    5634:	4293      	cmp	r3, r2
    5636:	dbed      	blt.n	5614 <LORAReg_InitAS+0x1a4>
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = DEFAULT_EIRP_AS;
    5638:	4c1d      	ldr	r4, [pc, #116]	; (56b0 <LORAReg_InitAS+0x240>)
    563a:	2210      	movs	r2, #16
    563c:	23c2      	movs	r3, #194	; 0xc2
    563e:	33ff      	adds	r3, #255	; 0xff
    5640:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsAS, sizeof(DefaultDrParamsAS) );
    5642:	7820      	ldrb	r0, [r4, #0]
    5644:	7863      	ldrb	r3, [r4, #1]
    5646:	021b      	lsls	r3, r3, #8
    5648:	4303      	orrs	r3, r0
    564a:	78a0      	ldrb	r0, [r4, #2]
    564c:	0400      	lsls	r0, r0, #16
    564e:	4303      	orrs	r3, r0
    5650:	78e0      	ldrb	r0, [r4, #3]
    5652:	0600      	lsls	r0, r0, #24
    5654:	4318      	orrs	r0, r3
    5656:	3230      	adds	r2, #48	; 0x30
    5658:	4923      	ldr	r1, [pc, #140]	; (56e8 <LORAReg_InitAS+0x278>)
    565a:	4b1f      	ldr	r3, [pc, #124]	; (56d8 <LORAReg_InitAS+0x268>)
    565c:	4798      	blx	r3
		RegParams.regParamItems.fileid = PDS_FILE_REG_AS_05_IDX;
    565e:	2304      	movs	r3, #4
    5660:	2104      	movs	r1, #4
    5662:	4a22      	ldr	r2, [pc, #136]	; (56ec <LORAReg_InitAS+0x27c>)
    5664:	54a1      	strb	r1, [r4, r2]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_AS_CH_PARAM_1;
    5666:	2100      	movs	r1, #0
    5668:	4a21      	ldr	r2, [pc, #132]	; (56f0 <LORAReg_InitAS+0x280>)
    566a:	54a1      	strb	r1, [r4, r2]
    566c:	18a2      	adds	r2, r4, r2
    566e:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_AS_CH_PARAM_2;
    5670:	3101      	adds	r1, #1
    5672:	2284      	movs	r2, #132	; 0x84
    5674:	0092      	lsls	r2, r2, #2
    5676:	54a1      	strb	r1, [r4, r2]
    5678:	18a2      	adds	r2, r4, r2
    567a:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.band_item_id = PDS_REG_AS_BAND;
    567c:	3101      	adds	r1, #1
    567e:	4a12      	ldr	r2, [pc, #72]	; (56c8 <LORAReg_InitAS+0x258>)
    5680:	54a1      	strb	r1, [r4, r2]
    5682:	18a2      	adds	r2, r4, r2
    5684:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.lastUsedSB = 0;
    5686:	2200      	movs	r2, #0
    5688:	2383      	movs	r3, #131	; 0x83
    568a:	009b      	lsls	r3, r3, #2
    568c:	54e2      	strb	r2, [r4, r3]
    568e:	469c      	mov	ip, r3
    5690:	4464      	add	r4, ip
    5692:	2300      	movs	r3, #0
    5694:	7063      	strb	r3, [r4, #1]
		filemarks.fileMarkListAddr = aRegAsPdsOps;
    5696:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_AS_MAX_VALUE & 0x00FF);
    5698:	3203      	adds	r2, #3
    569a:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_AS_Pds_Cb;
    569c:	4a15      	ldr	r2, [pc, #84]	; (56f4 <LORAReg_InitAS+0x284>)
		PDS_RegFile(PDS_FILE_REG_AS_05_IDX,filemarks);
    569e:	9200      	str	r2, [sp, #0]
    56a0:	4915      	ldr	r1, [pc, #84]	; (56f8 <LORAReg_InitAS+0x288>)
    56a2:	9a03      	ldr	r2, [sp, #12]
    56a4:	4b15      	ldr	r3, [pc, #84]	; (56fc <LORAReg_InitAS+0x28c>)
    56a6:	2004      	movs	r0, #4
    56a8:	4c15      	ldr	r4, [pc, #84]	; (5700 <LORAReg_InitAS+0x290>)
    56aa:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    56ac:	2408      	movs	r4, #8
    56ae:	e77a      	b.n	55a6 <LORAReg_InitAS+0x136>
    56b0:	20001408 	.word	0x20001408
    56b4:	20001404 	.word	0x20001404
    56b8:	20000c18 	.word	0x20000c18
    56bc:	00009bc9 	.word	0x00009bc9
    56c0:	0000a2f9 	.word	0x0000a2f9
    56c4:	0000a5cd 	.word	0x0000a5cd
    56c8:	00000212 	.word	0x00000212
    56cc:	00000213 	.word	0x00000213
    56d0:	0000ae01 	.word	0x0000ae01
    56d4:	0001dfd4 	.word	0x0001dfd4
    56d8:	00016225 	.word	0x00016225
    56dc:	0001dfbc 	.word	0x0001dfbc
    56e0:	0001e01c 	.word	0x0001e01c
    56e4:	0001e018 	.word	0x0001e018
    56e8:	0001dfd8 	.word	0x0001dfd8
    56ec:	0000020b 	.word	0x0000020b
    56f0:	0000020e 	.word	0x0000020e
    56f4:	0000546d 	.word	0x0000546d
    56f8:	200011e4 	.word	0x200011e4
    56fc:	0001e028 	.word	0x0001e028
    5700:	0000ae65 	.word	0x0000ae65

00005704 <LorawanReg_AU_Pds_Cb>:
}
#if (ENABLE_PDS == 1)
void LorawanReg_AU_Pds_Cb(void)
{
	
}
    5704:	4770      	bx	lr
	...

00005708 <LORAReg_InitAU>:
{
    5708:	b5f0      	push	{r4, r5, r6, r7, lr}
    570a:	46de      	mov	lr, fp
    570c:	4657      	mov	r7, sl
    570e:	464e      	mov	r6, r9
    5710:	4645      	mov	r5, r8
    5712:	b5e0      	push	{r5, r6, r7, lr}
    5714:	b087      	sub	sp, #28
    5716:	4683      	mov	fp, r0
    RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_AU;
    5718:	4c83      	ldr	r4, [pc, #524]	; (5928 <LORAReg_InitAU+0x220>)
    571a:	2103      	movs	r1, #3
    571c:	2326      	movs	r3, #38	; 0x26
    571e:	54e1      	strb	r1, [r4, r3]
	RegParams.maxChannels = MAX_CHANNELS_AU_NA;
    5720:	3145      	adds	r1, #69	; 0x45
    5722:	3304      	adds	r3, #4
    5724:	54e1      	strb	r1, [r4, r3]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_AU;
    5726:	3941      	subs	r1, #65	; 0x41
    5728:	3b03      	subs	r3, #3
    572a:	54e1      	strb	r1, [r4, r3]
	RegParams.pChParams = &RegParams.cmnParams.paramsType1.chParams[0];
    572c:	0020      	movs	r0, r4
    572e:	30b3      	adds	r0, #179	; 0xb3
    5730:	2600      	movs	r6, #0
    5732:	7120      	strb	r0, [r4, #4]
    5734:	0a03      	lsrs	r3, r0, #8
    5736:	7163      	strb	r3, [r4, #5]
    5738:	0c03      	lsrs	r3, r0, #16
    573a:	71a3      	strb	r3, [r4, #6]
    573c:	0e03      	lsrs	r3, r0, #24
    573e:	71e3      	strb	r3, [r4, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType1.DRParams[0];
    5740:	2343      	movs	r3, #67	; 0x43
    5742:	4698      	mov	r8, r3
    5744:	44a0      	add	r8, r4
    5746:	4643      	mov	r3, r8
    5748:	7023      	strb	r3, [r4, #0]
    574a:	4643      	mov	r3, r8
    574c:	0a1b      	lsrs	r3, r3, #8
    574e:	7063      	strb	r3, [r4, #1]
    5750:	4643      	mov	r3, r8
    5752:	0c1b      	lsrs	r3, r3, #16
    5754:	70a3      	strb	r3, [r4, #2]
    5756:	4643      	mov	r3, r8
    5758:	0e1b      	lsrs	r3, r3, #24
    575a:	70e3      	strb	r3, [r4, #3]
	RegParams.MinNewChIndex = 0xFF;
    575c:	2321      	movs	r3, #33	; 0x21
    575e:	31f8      	adds	r1, #248	; 0xf8
    5760:	54e1      	strb	r1, [r4, r3]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_AU;
    5762:	2508      	movs	r5, #8
    5764:	2708      	movs	r7, #8
    5766:	3301      	adds	r3, #1
    5768:	54e5      	strb	r5, [r4, r3]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_AU;
    576a:	3301      	adds	r3, #1
    576c:	54e5      	strb	r5, [r4, r3]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_AU;
    576e:	3b83      	subs	r3, #131	; 0x83
    5770:	469c      	mov	ip, r3
    5772:	7723      	strb	r3, [r4, #28]
    5774:	2370      	movs	r3, #112	; 0x70
    5776:	7763      	strb	r3, [r4, #29]
    5778:	77a7      	strb	r7, [r4, #30]
    577a:	3b39      	subs	r3, #57	; 0x39
    577c:	77e3      	strb	r3, [r4, #31]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_AU;
    577e:	39c7      	subs	r1, #199	; 0xc7
    5780:	3b17      	subs	r3, #23
    5782:	54e1      	strb	r1, [r4, r3]
	RegParams.minDataRate = MAC_DATARATE_MIN_AU;
    5784:	2224      	movs	r2, #36	; 0x24
    5786:	3b1a      	subs	r3, #26
    5788:	54a3      	strb	r3, [r4, r2]
	RegParams.maxDataRate = MAC_DATARATE_MAX_AU;
    578a:	3201      	adds	r2, #1
    578c:	54a6      	strb	r6, [r4, r2]
	RegParams.cmnParams.paramsType1.Max_125khzChan = MAX_CHANNELS_BANDWIDTH_125_AU_NA;
    578e:	321b      	adds	r2, #27
    5790:	4692      	mov	sl, r2
    5792:	2254      	movs	r2, #84	; 0x54
    5794:	32ff      	adds	r2, #255	; 0xff
    5796:	4653      	mov	r3, sl
    5798:	54a3      	strb	r3, [r4, r2]
	RegParams.cmnParams.paramsType1.Max_500khzChan = MAX_CHANNELS_BANDWIDTH_500_AU_NA;
    579a:	23aa      	movs	r3, #170	; 0xaa
    579c:	005b      	lsls	r3, r3, #1
    579e:	54e5      	strb	r5, [r4, r3]
	RegParams.cmnParams.paramsType1.minTxDR = DR0;
    57a0:	2350      	movs	r3, #80	; 0x50
    57a2:	33ff      	adds	r3, #255	; 0xff
    57a4:	54e6      	strb	r6, [r4, r3]
	RegParams.cmnParams.paramsType1.maxTxDR = DR6;
    57a6:	3301      	adds	r3, #1
    57a8:	3a4e      	subs	r2, #78	; 0x4e
    57aa:	3aff      	subs	r2, #255	; 0xff
    57ac:	54e2      	strb	r2, [r4, r3]
	RegParams.cmnParams.paramsType1.minRxDR = DR8;
    57ae:	2352      	movs	r3, #82	; 0x52
    57b0:	33ff      	adds	r3, #255	; 0xff
    57b2:	54e5      	strb	r5, [r4, r3]
	RegParams.cmnParams.paramsType1.maxRxDR = DR13;
    57b4:	3b45      	subs	r3, #69	; 0x45
    57b6:	3bff      	subs	r3, #255	; 0xff
    57b8:	4699      	mov	r9, r3
    57ba:	3346      	adds	r3, #70	; 0x46
    57bc:	33ff      	adds	r3, #255	; 0xff
    57be:	464a      	mov	r2, r9
    57c0:	54e2      	strb	r2, [r4, r3]
	RegParams.cmnParams.paramsType1.RxParamWindowOffset1 = 8;
    57c2:	2356      	movs	r3, #86	; 0x56
    57c4:	33ff      	adds	r3, #255	; 0xff
    57c6:	54e5      	strb	r5, [r4, r3]
	RegParams.cmnParams.paramsType1.UpStreamCh0Freq = UPSTREAM_CH0_AU;
    57c8:	2300      	movs	r3, #0
    57ca:	4699      	mov	r9, r3
    57cc:	2344      	movs	r3, #68	; 0x44
    57ce:	33ff      	adds	r3, #255	; 0xff
    57d0:	464a      	mov	r2, r9
    57d2:	54e2      	strb	r2, [r4, r3]
    57d4:	0023      	movs	r3, r4
    57d6:	3344      	adds	r3, #68	; 0x44
    57d8:	33ff      	adds	r3, #255	; 0xff
    57da:	2228      	movs	r2, #40	; 0x28
    57dc:	4252      	negs	r2, r2
    57de:	705a      	strb	r2, [r3, #1]
    57e0:	2274      	movs	r2, #116	; 0x74
    57e2:	4252      	negs	r2, r2
    57e4:	709a      	strb	r2, [r3, #2]
    57e6:	2236      	movs	r2, #54	; 0x36
    57e8:	70da      	strb	r2, [r3, #3]
	RegParams.cmnParams.paramsType1.UpStreamCh64Freq = UPSTREAM_CH64_AU;
    57ea:	2360      	movs	r3, #96	; 0x60
    57ec:	4699      	mov	r9, r3
    57ee:	2348      	movs	r3, #72	; 0x48
    57f0:	33ff      	adds	r3, #255	; 0xff
    57f2:	464a      	mov	r2, r9
    57f4:	54e2      	strb	r2, [r4, r3]
    57f6:	0023      	movs	r3, r4
    57f8:	3348      	adds	r3, #72	; 0x48
    57fa:	33ff      	adds	r3, #255	; 0xff
    57fc:	227a      	movs	r2, #122	; 0x7a
    57fe:	4252      	negs	r2, r2
    5800:	705a      	strb	r2, [r3, #1]
    5802:	2269      	movs	r2, #105	; 0x69
    5804:	4252      	negs	r2, r2
    5806:	709a      	strb	r2, [r3, #2]
    5808:	2236      	movs	r2, #54	; 0x36
    580a:	70da      	strb	r2, [r3, #3]
	RegParams.cmnParams.paramsType1.DownStreamCh0Freq = DOWNSTREAM_CH0_AU;
    580c:	234c      	movs	r3, #76	; 0x4c
    580e:	33ff      	adds	r3, #255	; 0xff
    5810:	4662      	mov	r2, ip
    5812:	54e2      	strb	r2, [r4, r3]
    5814:	0023      	movs	r3, r4
    5816:	334c      	adds	r3, #76	; 0x4c
    5818:	33ff      	adds	r3, #255	; 0xff
    581a:	2270      	movs	r2, #112	; 0x70
    581c:	705a      	strb	r2, [r3, #1]
    581e:	709f      	strb	r7, [r3, #2]
    5820:	2237      	movs	r2, #55	; 0x37
    5822:	70da      	strb	r2, [r3, #3]
    RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    5824:	0023      	movs	r3, r4
    5826:	3334      	adds	r3, #52	; 0x34
    5828:	7523      	strb	r3, [r4, #20]
    582a:	0a1a      	lsrs	r2, r3, #8
    582c:	7562      	strb	r2, [r4, #21]
    582e:	0c1a      	lsrs	r2, r3, #16
    5830:	75a2      	strb	r2, [r4, #22]
    5832:	0e1b      	lsrs	r3, r3, #24
    5834:	75e3      	strb	r3, [r4, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    5836:	0023      	movs	r3, r4
    5838:	333d      	adds	r3, #61	; 0x3d
    583a:	7623      	strb	r3, [r4, #24]
    583c:	0a1a      	lsrs	r2, r3, #8
    583e:	7662      	strb	r2, [r4, #25]
    5840:	0c1a      	lsrs	r2, r3, #16
    5842:	76a2      	strb	r2, [r4, #26]
    5844:	0e1b      	lsrs	r3, r3, #24
    5846:	76e3      	strb	r3, [r4, #27]
    RegParams.Rx1DrOffset = 5;
    5848:	2305      	movs	r3, #5
    584a:	469c      	mov	ip, r3
    584c:	3327      	adds	r3, #39	; 0x27
    584e:	4662      	mov	r2, ip
    5850:	54e2      	strb	r2, [r4, r3]
	RegParams.maxTxPwrIndx = 10;
    5852:	3b22      	subs	r3, #34	; 0x22
    5854:	469c      	mov	ip, r3
    5856:	3323      	adds	r3, #35	; 0x23
    5858:	4662      	mov	r2, ip
    585a:	54e2      	strb	r2, [r4, r3]
	RegParams.maxTxPwr = DEFAULT_EIRP_AU;
    585c:	3b0f      	subs	r3, #15
    585e:	469c      	mov	ip, r3
    5860:	330a      	adds	r3, #10
    5862:	4662      	mov	r2, ip
    5864:	54e2      	strb	r2, [r4, r3]
	RegParams.cmnParams.paramsType1.lastUsedSB = 0;
    5866:	2358      	movs	r3, #88	; 0x58
    5868:	33ff      	adds	r3, #255	; 0xff
    586a:	54e6      	strb	r6, [r4, r3]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[0];	
    586c:	4b2f      	ldr	r3, [pc, #188]	; (592c <LORAReg_InitAU+0x224>)
    586e:	469a      	mov	sl, r3
    5870:	781a      	ldrb	r2, [r3, #0]
    5872:	4691      	mov	r9, r2
    5874:	223d      	movs	r2, #61	; 0x3d
    5876:	464b      	mov	r3, r9
    5878:	54a3      	strb	r3, [r4, r2]
	RegParams.pJoinDutyCycleTimer->timerId = regTimerId[1];
    587a:	4653      	mov	r3, sl
    587c:	785b      	ldrb	r3, [r3, #1]
    587e:	469c      	mov	ip, r3
    5880:	233c      	movs	r3, #60	; 0x3c
    5882:	4662      	mov	r2, ip
    5884:	54e2      	strb	r2, [r4, r3]
	RegParams.pJoinDutyCycleTimer->remainingtime = 0;
    5886:	2300      	movs	r3, #0
    5888:	5463      	strb	r3, [r4, r1]
    588a:	2100      	movs	r1, #0
    588c:	3339      	adds	r3, #57	; 0x39
    588e:	54e1      	strb	r1, [r4, r3]
    5890:	3301      	adds	r3, #1
    5892:	54e1      	strb	r1, [r4, r3]
    5894:	3301      	adds	r3, #1
    5896:	54e1      	strb	r1, [r4, r3]
	RegParams.joinbccount =0;
    5898:	3307      	adds	r3, #7
    589a:	54e6      	strb	r6, [r4, r3]
	RegParams.joinDutyCycleTimeout =0;
    589c:	0023      	movs	r3, r4
    589e:	333e      	adds	r3, #62	; 0x3e
    58a0:	7019      	strb	r1, [r3, #0]
    58a2:	7059      	strb	r1, [r3, #1]
    58a4:	7099      	strb	r1, [r3, #2]
    58a6:	70d9      	strb	r1, [r3, #3]
	RegParams.band = ismBand;
    58a8:	232e      	movs	r3, #46	; 0x2e
    58aa:	465a      	mov	r2, fp
    58ac:	54e2      	strb	r2, [r4, r3]
	memcpy (RegParams.pChParams, DefaultChannels915AU, sizeof(DefaultChannels915AU) );
    58ae:	2290      	movs	r2, #144	; 0x90
    58b0:	491f      	ldr	r1, [pc, #124]	; (5930 <LORAReg_InitAU+0x228>)
    58b2:	4b20      	ldr	r3, [pc, #128]	; (5934 <LORAReg_InitAU+0x22c>)
    58b4:	4699      	mov	r9, r3
    58b6:	4798      	blx	r3
	memcpy (RegParams.pDrParams, DefaultDrParamsAU, sizeof(DefaultDrParamsAU) );
    58b8:	2270      	movs	r2, #112	; 0x70
    58ba:	491f      	ldr	r1, [pc, #124]	; (5938 <LORAReg_InitAU+0x230>)
    58bc:	4640      	mov	r0, r8
    58be:	47c8      	blx	r9
	RegParams.cmnParams.paramsType1.alternativeChannel = 0;
    58c0:	23ab      	movs	r3, #171	; 0xab
    58c2:	005b      	lsls	r3, r3, #1
    58c4:	54e6      	strb	r6, [r4, r3]
	RegParams.regParamItems.fileid = PDS_FILE_REG_AU_09_IDX;
    58c6:	4b1d      	ldr	r3, [pc, #116]	; (593c <LORAReg_InitAU+0x234>)
    58c8:	54e5      	strb	r5, [r4, r3]
	RegParams.regParamItems.ch_param_1_item_id = PDS_REG_AU_CH_PARAM;
    58ca:	2200      	movs	r2, #0
    58cc:	4b1c      	ldr	r3, [pc, #112]	; (5940 <LORAReg_InitAU+0x238>)
    58ce:	54e2      	strb	r2, [r4, r3]
    58d0:	18e3      	adds	r3, r4, r3
    58d2:	705f      	strb	r7, [r3, #1]
	RegParams.regParamItems.ch_param_2_item_id = 0;
    58d4:	2384      	movs	r3, #132	; 0x84
    58d6:	009b      	lsls	r3, r3, #2
    58d8:	54e2      	strb	r2, [r4, r3]
    58da:	18e3      	adds	r3, r4, r3
    58dc:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.band_item_id = 0;
    58de:	4b19      	ldr	r3, [pc, #100]	; (5944 <LORAReg_InitAU+0x23c>)
    58e0:	54e2      	strb	r2, [r4, r3]
    58e2:	18e3      	adds	r3, r4, r3
    58e4:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.lastUsedSB = PDS_REG_AU_LAST_USED_SB;
    58e6:	3201      	adds	r2, #1
    58e8:	2383      	movs	r3, #131	; 0x83
    58ea:	009b      	lsls	r3, r3, #2
    58ec:	54e2      	strb	r2, [r4, r3]
    58ee:	469c      	mov	ip, r3
    58f0:	4464      	add	r4, ip
    58f2:	7067      	strb	r7, [r4, #1]
	filemarks.fileMarkListAddr = aRegAuPdsOps;
    58f4:	ab02      	add	r3, sp, #8
	filemarks.numItems =  (uint8_t)(PDS_REG_AU_MAX_VALUE & 0x00FF);
    58f6:	3201      	adds	r2, #1
    58f8:	711a      	strb	r2, [r3, #4]
	filemarks.fIDcb = LorawanReg_AU_Pds_Cb;
    58fa:	4a13      	ldr	r2, [pc, #76]	; (5948 <LORAReg_InitAU+0x240>)
	PDS_RegFile(PDS_FILE_REG_AU_09_IDX,filemarks);
    58fc:	9200      	str	r2, [sp, #0]
    58fe:	4913      	ldr	r1, [pc, #76]	; (594c <LORAReg_InitAU+0x244>)
    5900:	9a03      	ldr	r2, [sp, #12]
    5902:	4b13      	ldr	r3, [pc, #76]	; (5950 <LORAReg_InitAU+0x248>)
    5904:	2008      	movs	r0, #8
    5906:	4c13      	ldr	r4, [pc, #76]	; (5954 <LORAReg_InitAU+0x24c>)
    5908:	47a0      	blx	r4
    LORAREG_InitGetAttrFnPtrsAU();
    590a:	4b13      	ldr	r3, [pc, #76]	; (5958 <LORAReg_InitAU+0x250>)
    590c:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsAU();
    590e:	4b13      	ldr	r3, [pc, #76]	; (595c <LORAReg_InitAU+0x254>)
    5910:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsAU();
    5912:	4b13      	ldr	r3, [pc, #76]	; (5960 <LORAReg_InitAU+0x258>)
    5914:	4798      	blx	r3
}
    5916:	2008      	movs	r0, #8
    5918:	b007      	add	sp, #28
    591a:	bc3c      	pop	{r2, r3, r4, r5}
    591c:	4690      	mov	r8, r2
    591e:	4699      	mov	r9, r3
    5920:	46a2      	mov	sl, r4
    5922:	46ab      	mov	fp, r5
    5924:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5926:	46c0      	nop			; (mov r8, r8)
    5928:	20001408 	.word	0x20001408
    592c:	20001404 	.word	0x20001404
    5930:	0001e040 	.word	0x0001e040
    5934:	00016225 	.word	0x00016225
    5938:	0001e0d0 	.word	0x0001e0d0
    593c:	0000020b 	.word	0x0000020b
    5940:	0000020e 	.word	0x0000020e
    5944:	00000212 	.word	0x00000212
    5948:	00005705 	.word	0x00005705
    594c:	200011e8 	.word	0x200011e8
    5950:	0001e140 	.word	0x0001e140
    5954:	0000ae65 	.word	0x0000ae65
    5958:	00009d11 	.word	0x00009d11
    595c:	0000a365 	.word	0x0000a365
    5960:	0000a641 	.word	0x0000a641

00005964 <LorawanReg_EU868_Pds_Cb>:

#if (ENABLE_PDS == 1)
void LorawanReg_EU868_Pds_Cb(void)
{
	
}
    5964:	4770      	bx	lr
	...

00005968 <LORAReg_InitEU>:
{
    5968:	b5f0      	push	{r4, r5, r6, r7, lr}
    596a:	b08b      	sub	sp, #44	; 0x2c
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_EU;
    596c:	4ba2      	ldr	r3, [pc, #648]	; (5bf8 <LORAReg_InitEU+0x290>)
    596e:	2103      	movs	r1, #3
    5970:	2226      	movs	r2, #38	; 0x26
    5972:	5499      	strb	r1, [r3, r2]
	RegParams.maxChannels = MAX_CHANNELS_T2;
    5974:	2510      	movs	r5, #16
    5976:	3204      	adds	r2, #4
    5978:	549d      	strb	r5, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_EU;
    597a:	2406      	movs	r4, #6
    597c:	3a01      	subs	r2, #1
    597e:	549c      	strb	r4, [r3, r2]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_EU;
    5980:	3c05      	subs	r4, #5
    5982:	3a02      	subs	r2, #2
    5984:	549c      	strb	r4, [r3, r2]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    5986:	001a      	movs	r2, r3
    5988:	3283      	adds	r2, #131	; 0x83
    598a:	2400      	movs	r4, #0
    598c:	711a      	strb	r2, [r3, #4]
    598e:	0a16      	lsrs	r6, r2, #8
    5990:	715e      	strb	r6, [r3, #5]
    5992:	0c16      	lsrs	r6, r2, #16
    5994:	719e      	strb	r6, [r3, #6]
    5996:	0e12      	lsrs	r2, r2, #24
    5998:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    599a:	001a      	movs	r2, r3
    599c:	3243      	adds	r2, #67	; 0x43
    599e:	701a      	strb	r2, [r3, #0]
    59a0:	0a16      	lsrs	r6, r2, #8
    59a2:	705e      	strb	r6, [r3, #1]
    59a4:	0c16      	lsrs	r6, r2, #16
    59a6:	709e      	strb	r6, [r3, #2]
    59a8:	0e12      	lsrs	r2, r2, #24
    59aa:	70da      	strb	r2, [r3, #3]
	RegParams.pSubBandParams = &RegParams.cmnParams.paramsType2.SubBands[0];
    59ac:	001a      	movs	r2, r3
    59ae:	32c4      	adds	r2, #196	; 0xc4
    59b0:	32ff      	adds	r2, #255	; 0xff
    59b2:	731a      	strb	r2, [r3, #12]
    59b4:	0a16      	lsrs	r6, r2, #8
    59b6:	735e      	strb	r6, [r3, #13]
    59b8:	0c16      	lsrs	r6, r2, #16
    59ba:	739e      	strb	r6, [r3, #14]
    59bc:	0e12      	lsrs	r2, r2, #24
    59be:	73da      	strb	r2, [r3, #15]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    59c0:	001a      	movs	r2, r3
    59c2:	32a3      	adds	r2, #163	; 0xa3
    59c4:	721a      	strb	r2, [r3, #8]
    59c6:	0a16      	lsrs	r6, r2, #8
    59c8:	725e      	strb	r6, [r3, #9]
    59ca:	0c16      	lsrs	r6, r2, #16
    59cc:	729e      	strb	r6, [r3, #10]
    59ce:	0e12      	lsrs	r2, r2, #24
    59d0:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    59d2:	001a      	movs	r2, r3
    59d4:	3264      	adds	r2, #100	; 0x64
    59d6:	32ff      	adds	r2, #255	; 0xff
    59d8:	741a      	strb	r2, [r3, #16]
    59da:	0a16      	lsrs	r6, r2, #8
    59dc:	745e      	strb	r6, [r3, #17]
    59de:	0c16      	lsrs	r6, r2, #16
    59e0:	749e      	strb	r6, [r3, #18]
    59e2:	0e12      	lsrs	r2, r2, #24
    59e4:	74da      	strb	r2, [r3, #19]
    RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    59e6:	001a      	movs	r2, r3
    59e8:	3234      	adds	r2, #52	; 0x34
    59ea:	751a      	strb	r2, [r3, #20]
    59ec:	0a16      	lsrs	r6, r2, #8
    59ee:	755e      	strb	r6, [r3, #21]
    59f0:	0c16      	lsrs	r6, r2, #16
    59f2:	759e      	strb	r6, [r3, #22]
    59f4:	0e12      	lsrs	r2, r2, #24
    59f6:	75da      	strb	r2, [r3, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    59f8:	001a      	movs	r2, r3
    59fa:	323d      	adds	r2, #61	; 0x3d
    59fc:	761a      	strb	r2, [r3, #24]
    59fe:	0a16      	lsrs	r6, r2, #8
    5a00:	765e      	strb	r6, [r3, #25]
    5a02:	0c16      	lsrs	r6, r2, #16
    5a04:	769e      	strb	r6, [r3, #26]
    5a06:	0e12      	lsrs	r2, r2, #24
    5a08:	76da      	strb	r2, [r3, #27]
	RegParams.MinNewChIndex = 3;
    5a0a:	2221      	movs	r2, #33	; 0x21
    5a0c:	5499      	strb	r1, [r3, r2]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_EU;
    5a0e:	2622      	movs	r6, #34	; 0x22
    5a10:	3a01      	subs	r2, #1
    5a12:	549e      	strb	r6, [r3, r2]
	RegParams.minDataRate = MAC_DATARATE_MIN_EU;
    5a14:	3a19      	subs	r2, #25
    5a16:	3602      	adds	r6, #2
    5a18:	559a      	strb	r2, [r3, r6]
	RegParams.maxDataRate = MAC_DATARATE_MAX_EU;
    5a1a:	3601      	adds	r6, #1
    5a1c:	559c      	strb	r4, [r3, r6]
	RegParams.Rx1DrOffset = 5;
    5a1e:	2705      	movs	r7, #5
    5a20:	3607      	adds	r6, #7
    5a22:	559f      	strb	r7, [r3, r6]
	RegParams.maxTxPwrIndx = 7;
    5a24:	3601      	adds	r6, #1
    5a26:	559a      	strb	r2, [r3, r6]
	RegParams.cmnParams.paramsType2.minNonDefChId = 3;
    5a28:	32ba      	adds	r2, #186	; 0xba
    5a2a:	32ff      	adds	r2, #255	; 0xff
    5a2c:	5499      	strb	r1, [r3, r2]
	RegParams.maxTxPwr = DEFAULT_EIRP_EU;
    5a2e:	3a99      	subs	r2, #153	; 0x99
    5a30:	3aff      	subs	r2, #255	; 0xff
    5a32:	549d      	strb	r5, [r3, r2]
	RegParams.pDutyCycleTimer->timerId = regTimerId[0];
    5a34:	4a71      	ldr	r2, [pc, #452]	; (5bfc <LORAReg_InitEU+0x294>)
    5a36:	7815      	ldrb	r5, [r2, #0]
    5a38:	2168      	movs	r1, #104	; 0x68
    5a3a:	31ff      	adds	r1, #255	; 0xff
    5a3c:	545d      	strb	r5, [r3, r1]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[1];
    5a3e:	7855      	ldrb	r5, [r2, #1]
    5a40:	392b      	subs	r1, #43	; 0x2b
    5a42:	39ff      	subs	r1, #255	; 0xff
    5a44:	545d      	strb	r5, [r3, r1]
    RegParams.pJoinDutyCycleTimer->timerId = regTimerId[2];
    5a46:	7891      	ldrb	r1, [r2, #2]
    5a48:	223c      	movs	r2, #60	; 0x3c
    5a4a:	5499      	strb	r1, [r3, r2]
	RegParams.pJoinDutyCycleTimer->remainingtime =0;
    5a4c:	2100      	movs	r1, #0
    5a4e:	3a04      	subs	r2, #4
    5a50:	5499      	strb	r1, [r3, r2]
    5a52:	3201      	adds	r2, #1
    5a54:	5499      	strb	r1, [r3, r2]
    5a56:	3201      	adds	r2, #1
    5a58:	5499      	strb	r1, [r3, r2]
    5a5a:	3201      	adds	r2, #1
    5a5c:	5499      	strb	r1, [r3, r2]
	RegParams.joinbccount =0;
    5a5e:	3207      	adds	r2, #7
    5a60:	549c      	strb	r4, [r3, r2]
	RegParams.joinDutyCycleTimeout =0;
    5a62:	001a      	movs	r2, r3
    5a64:	323e      	adds	r2, #62	; 0x3e
    5a66:	7011      	strb	r1, [r2, #0]
    5a68:	7051      	strb	r1, [r2, #1]
    5a6a:	7091      	strb	r1, [r2, #2]
    5a6c:	70d1      	strb	r1, [r2, #3]
	RegParams.band = ismBand;
    5a6e:	222e      	movs	r2, #46	; 0x2e
    5a70:	5498      	strb	r0, [r3, r2]
	if(ismBand == ISM_EU868)
    5a72:	2800      	cmp	r0, #0
    5a74:	d006      	beq.n	5a84 <LORAReg_InitEU+0x11c>
		return UNSUPPORTED_BAND;
    5a76:	23c6      	movs	r3, #198	; 0xc6
	else if(ismBand == ISM_EU433)
    5a78:	2801      	cmp	r0, #1
    5a7a:	d100      	bne.n	5a7e <LORAReg_InitEU+0x116>
    5a7c:	e084      	b.n	5b88 <LORAReg_InitEU+0x220>
}
    5a7e:	0018      	movs	r0, r3
    5a80:	b00b      	add	sp, #44	; 0x2c
    5a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    memcpy (RegParams.pChParams, DefaultChannels868, sizeof(DefaultChannels868) );
    5a84:	001c      	movs	r4, r3
    5a86:	0018      	movs	r0, r3
    5a88:	3083      	adds	r0, #131	; 0x83
    5a8a:	3a28      	subs	r2, #40	; 0x28
    5a8c:	495c      	ldr	r1, [pc, #368]	; (5c00 <LORAReg_InitEU+0x298>)
    5a8e:	4d5d      	ldr	r5, [pc, #372]	; (5c04 <LORAReg_InitEU+0x29c>)
    5a90:	47a8      	blx	r5
    memcpy (RegParams.pOtherChParams, AdvChannels868, sizeof(AdvChannels868) );	
    5a92:	0020      	movs	r0, r4
    5a94:	30a3      	adds	r0, #163	; 0xa3
    5a96:	2224      	movs	r2, #36	; 0x24
    5a98:	495b      	ldr	r1, [pc, #364]	; (5c08 <LORAReg_InitEU+0x2a0>)
    5a9a:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParams868, sizeof(SubBandParams868) );
    5a9c:	0020      	movs	r0, r4
    5a9e:	30c4      	adds	r0, #196	; 0xc4
    5aa0:	30ff      	adds	r0, #255	; 0xff
    5aa2:	2248      	movs	r2, #72	; 0x48
    5aa4:	4959      	ldr	r1, [pc, #356]	; (5c0c <LORAReg_InitEU+0x2a4>)
    5aa6:	47a8      	blx	r5
	memcpy(RegParams.cmnParams.paramsType2.subBandDutyCycle,SubBandDutyCycle868,sizeof(SubBandDutyCycle868));
    5aa8:	0020      	movs	r0, r4
    5aaa:	30ae      	adds	r0, #174	; 0xae
    5aac:	30ff      	adds	r0, #255	; 0xff
    5aae:	220c      	movs	r2, #12
    5ab0:	4957      	ldr	r1, [pc, #348]	; (5c10 <LORAReg_InitEU+0x2a8>)
    5ab2:	47a8      	blx	r5
    5ab4:	2303      	movs	r3, #3
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;		
    5ab6:	4850      	ldr	r0, [pc, #320]	; (5bf8 <LORAReg_InitEU+0x290>)
    5ab8:	25ff      	movs	r5, #255	; 0xff
    for (i = 3; i < RegParams.maxChannels; i++)
    5aba:	242a      	movs	r4, #42	; 0x2a
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;		
    5abc:	7902      	ldrb	r2, [r0, #4]
    5abe:	7941      	ldrb	r1, [r0, #5]
    5ac0:	0209      	lsls	r1, r1, #8
    5ac2:	4311      	orrs	r1, r2
    5ac4:	7982      	ldrb	r2, [r0, #6]
    5ac6:	0412      	lsls	r2, r2, #16
    5ac8:	4311      	orrs	r1, r2
    5aca:	79c2      	ldrb	r2, [r0, #7]
    5acc:	0612      	lsls	r2, r2, #24
    5ace:	430a      	orrs	r2, r1
    5ad0:	0059      	lsls	r1, r3, #1
    5ad2:	188a      	adds	r2, r1, r2
    5ad4:	7055      	strb	r5, [r2, #1]
    for (i = 3; i < RegParams.maxChannels; i++)
    5ad6:	3301      	adds	r3, #1
    5ad8:	b2db      	uxtb	r3, r3
    5ada:	5702      	ldrsb	r2, [r0, r4]
    5adc:	4293      	cmp	r3, r2
    5ade:	dbed      	blt.n	5abc <LORAReg_InitEU+0x154>
		RegParams.DefRx1DataRate = MAC_868_RX1_WINDOW_DATARATE;
    5ae0:	4b45      	ldr	r3, [pc, #276]	; (5bf8 <LORAReg_InitEU+0x290>)
    5ae2:	2200      	movs	r2, #0
    5ae4:	2122      	movs	r1, #34	; 0x22
    5ae6:	545a      	strb	r2, [r3, r1]
		RegParams.DefRx2DataRate = MAC_868_RX2_WINDOW_DATARATE;
    5ae8:	3101      	adds	r1, #1
    5aea:	545a      	strb	r2, [r3, r1]
		RegParams.DefRx2Freq = MAC_868_RX2_WINDOW_FREQ;
    5aec:	3208      	adds	r2, #8
    5aee:	771a      	strb	r2, [r3, #28]
    5af0:	3a22      	subs	r2, #34	; 0x22
    5af2:	775a      	strb	r2, [r3, #29]
    5af4:	3a13      	subs	r2, #19
    5af6:	779a      	strb	r2, [r3, #30]
    5af8:	3260      	adds	r2, #96	; 0x60
    5afa:	77da      	strb	r2, [r3, #31]
		RegParams.regParamItems.fileid = PDS_FILE_REG_EU868_04_IDX;
    5afc:	3920      	subs	r1, #32
    5afe:	4a45      	ldr	r2, [pc, #276]	; (5c14 <LORAReg_InitEU+0x2ac>)
    5b00:	5499      	strb	r1, [r3, r2]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_EU868_CH_PARAM_1;
    5b02:	2100      	movs	r1, #0
    5b04:	4a44      	ldr	r2, [pc, #272]	; (5c18 <LORAReg_InitEU+0x2b0>)
    5b06:	5499      	strb	r1, [r3, r2]
    5b08:	189a      	adds	r2, r3, r2
    5b0a:	2103      	movs	r1, #3
    5b0c:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_EU868_CH_PARAM_2;
    5b0e:	2100      	movs	r1, #0
    5b10:	2284      	movs	r2, #132	; 0x84
    5b12:	0092      	lsls	r2, r2, #2
    5b14:	5499      	strb	r1, [r3, r2]
    5b16:	189a      	adds	r2, r3, r2
    5b18:	310b      	adds	r1, #11
    5b1a:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.band_item_id = 0;
    5b1c:	2100      	movs	r1, #0
    5b1e:	4a3f      	ldr	r2, [pc, #252]	; (5c1c <LORAReg_InitEU+0x2b4>)
    5b20:	5499      	strb	r1, [r3, r2]
    5b22:	189a      	adds	r2, r3, r2
    5b24:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.lastUsedSB = 0;
    5b26:	2283      	movs	r2, #131	; 0x83
    5b28:	0092      	lsls	r2, r2, #2
    5b2a:	5499      	strb	r1, [r3, r2]
    5b2c:	4694      	mov	ip, r2
    5b2e:	4463      	add	r3, ip
    5b30:	2200      	movs	r2, #0
    5b32:	705a      	strb	r2, [r3, #1]
		filemarks_fid1.fileMarkListAddr = aRegEu868Fid1PdsOps;
    5b34:	ab02      	add	r3, sp, #8
		filemarks_fid1.numItems =  (uint8_t)(PDS_REG_EU868_FID1_MAX_VALUE & 0x00FF);
    5b36:	2601      	movs	r6, #1
    5b38:	711e      	strb	r6, [r3, #4]
		filemarks_fid1.fIDcb = LorawanReg_EU868_Pds_Cb;
    5b3a:	4d39      	ldr	r5, [pc, #228]	; (5c20 <LORAReg_InitEU+0x2b8>)
		PDS_RegFile(PDS_FILE_REG_EU868_04_IDX,filemarks_fid1);
    5b3c:	9500      	str	r5, [sp, #0]
    5b3e:	4939      	ldr	r1, [pc, #228]	; (5c24 <LORAReg_InitEU+0x2bc>)
    5b40:	9a03      	ldr	r2, [sp, #12]
    5b42:	4b39      	ldr	r3, [pc, #228]	; (5c28 <LORAReg_InitEU+0x2c0>)
    5b44:	2003      	movs	r0, #3
    5b46:	4c39      	ldr	r4, [pc, #228]	; (5c2c <LORAReg_InitEU+0x2c4>)
    5b48:	47a0      	blx	r4
		filemarks_fid2.fileMarkListAddr = aRegEu868Fid2PdsOps;
    5b4a:	ab06      	add	r3, sp, #24
		filemarks_fid2.numItems =  (uint8_t)(PDS_REG_EU868_FID2_MAX_VALUE & 0x00FF);
    5b4c:	711e      	strb	r6, [r3, #4]
		PDS_RegFile(PDS_FILE_REG_EU868_12_IDX,filemarks_fid2);
    5b4e:	9500      	str	r5, [sp, #0]
    5b50:	4937      	ldr	r1, [pc, #220]	; (5c30 <LORAReg_InitEU+0x2c8>)
    5b52:	9a07      	ldr	r2, [sp, #28]
    5b54:	4b37      	ldr	r3, [pc, #220]	; (5c34 <LORAReg_InitEU+0x2cc>)
    5b56:	200b      	movs	r0, #11
    5b58:	47a0      	blx	r4
	memcpy (RegParams.pDrParams, DefaultDrparamsEU, sizeof(DefaultDrparamsEU) );
    5b5a:	4a27      	ldr	r2, [pc, #156]	; (5bf8 <LORAReg_InitEU+0x290>)
    5b5c:	7810      	ldrb	r0, [r2, #0]
    5b5e:	7853      	ldrb	r3, [r2, #1]
    5b60:	021b      	lsls	r3, r3, #8
    5b62:	4303      	orrs	r3, r0
    5b64:	7890      	ldrb	r0, [r2, #2]
    5b66:	0400      	lsls	r0, r0, #16
    5b68:	4303      	orrs	r3, r0
    5b6a:	78d0      	ldrb	r0, [r2, #3]
    5b6c:	0600      	lsls	r0, r0, #24
    5b6e:	4318      	orrs	r0, r3
    5b70:	2240      	movs	r2, #64	; 0x40
    5b72:	4931      	ldr	r1, [pc, #196]	; (5c38 <LORAReg_InitEU+0x2d0>)
    5b74:	4b23      	ldr	r3, [pc, #140]	; (5c04 <LORAReg_InitEU+0x29c>)
    5b76:	4798      	blx	r3
    LORAREG_InitGetAttrFnPtrsEU();
    5b78:	4b30      	ldr	r3, [pc, #192]	; (5c3c <LORAReg_InitEU+0x2d4>)
    5b7a:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsEU();
    5b7c:	4b30      	ldr	r3, [pc, #192]	; (5c40 <LORAReg_InitEU+0x2d8>)
    5b7e:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsEU();
    5b80:	4b30      	ldr	r3, [pc, #192]	; (5c44 <LORAReg_InitEU+0x2dc>)
    5b82:	4798      	blx	r3
	return status;
    5b84:	2308      	movs	r3, #8
    5b86:	e77a      	b.n	5a7e <LORAReg_InitEU+0x116>
    memcpy (RegParams.pChParams, DefaultChannels433, sizeof(DefaultChannels433) );
    5b88:	4c1b      	ldr	r4, [pc, #108]	; (5bf8 <LORAReg_InitEU+0x290>)
    5b8a:	0020      	movs	r0, r4
    5b8c:	3083      	adds	r0, #131	; 0x83
    5b8e:	2206      	movs	r2, #6
    5b90:	492d      	ldr	r1, [pc, #180]	; (5c48 <LORAReg_InitEU+0x2e0>)
    5b92:	4d1c      	ldr	r5, [pc, #112]	; (5c04 <LORAReg_InitEU+0x29c>)
    5b94:	47a8      	blx	r5
    memcpy (RegParams.pOtherChParams, AdvChannels433, sizeof(AdvChannels433) );
    5b96:	0020      	movs	r0, r4
    5b98:	30a3      	adds	r0, #163	; 0xa3
    5b9a:	2224      	movs	r2, #36	; 0x24
    5b9c:	492b      	ldr	r1, [pc, #172]	; (5c4c <LORAReg_InitEU+0x2e4>)
    5b9e:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParams433, sizeof(SubBandParams433) );	
    5ba0:	0020      	movs	r0, r4
    5ba2:	30c4      	adds	r0, #196	; 0xc4
    5ba4:	30ff      	adds	r0, #255	; 0xff
    5ba6:	220c      	movs	r2, #12
    5ba8:	4929      	ldr	r1, [pc, #164]	; (5c50 <LORAReg_InitEU+0x2e8>)
    5baa:	47a8      	blx	r5
    5bac:	2303      	movs	r3, #3
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    5bae:	4812      	ldr	r0, [pc, #72]	; (5bf8 <LORAReg_InitEU+0x290>)
    5bb0:	25ff      	movs	r5, #255	; 0xff
    for (i = 3; i < RegParams.maxChannels; i++)
    5bb2:	242a      	movs	r4, #42	; 0x2a
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    5bb4:	7902      	ldrb	r2, [r0, #4]
    5bb6:	7941      	ldrb	r1, [r0, #5]
    5bb8:	0209      	lsls	r1, r1, #8
    5bba:	4311      	orrs	r1, r2
    5bbc:	7982      	ldrb	r2, [r0, #6]
    5bbe:	0412      	lsls	r2, r2, #16
    5bc0:	4311      	orrs	r1, r2
    5bc2:	79c2      	ldrb	r2, [r0, #7]
    5bc4:	0612      	lsls	r2, r2, #24
    5bc6:	430a      	orrs	r2, r1
    5bc8:	0059      	lsls	r1, r3, #1
    5bca:	188a      	adds	r2, r1, r2
    5bcc:	7055      	strb	r5, [r2, #1]
    for (i = 3; i < RegParams.maxChannels; i++)
    5bce:	3301      	adds	r3, #1
    5bd0:	b2db      	uxtb	r3, r3
    5bd2:	5702      	ldrsb	r2, [r0, r4]
    5bd4:	4293      	cmp	r3, r2
    5bd6:	dbed      	blt.n	5bb4 <LORAReg_InitEU+0x24c>
		RegParams.DefRx1DataRate = MAC_433_RX1_WINDOW_DATARATE;
    5bd8:	4b07      	ldr	r3, [pc, #28]	; (5bf8 <LORAReg_InitEU+0x290>)
    5bda:	2105      	movs	r1, #5
    5bdc:	2222      	movs	r2, #34	; 0x22
    5bde:	5499      	strb	r1, [r3, r2]
		RegParams.DefRx2DataRate = MAC_433_RX2_WINDOW_DATARATE;
    5be0:	2100      	movs	r1, #0
    5be2:	3201      	adds	r2, #1
    5be4:	5499      	strb	r1, [r3, r2]
		RegParams.DefRx2Freq = MAC_433_RX2_WINDOW_FREQ;
    5be6:	3a93      	subs	r2, #147	; 0x93
    5be8:	771a      	strb	r2, [r3, #28]
    5bea:	3241      	adds	r2, #65	; 0x41
    5bec:	775a      	strb	r2, [r3, #29]
    5bee:	3a02      	subs	r2, #2
    5bf0:	779a      	strb	r2, [r3, #30]
    5bf2:	324a      	adds	r2, #74	; 0x4a
    5bf4:	77da      	strb	r2, [r3, #31]
    5bf6:	e7b0      	b.n	5b5a <LORAReg_InitEU+0x1f2>
    5bf8:	20001408 	.word	0x20001408
    5bfc:	20001404 	.word	0x20001404
    5c00:	0001e1a0 	.word	0x0001e1a0
    5c04:	00016225 	.word	0x00016225
    5c08:	0001e174 	.word	0x0001e174
    5c0c:	0001e200 	.word	0x0001e200
    5c10:	0001e1e8 	.word	0x0001e1e8
    5c14:	0000020b 	.word	0x0000020b
    5c18:	0000020e 	.word	0x0000020e
    5c1c:	00000212 	.word	0x00000212
    5c20:	00005965 	.word	0x00005965
    5c24:	200011ec 	.word	0x200011ec
    5c28:	0001e248 	.word	0x0001e248
    5c2c:	0000ae65 	.word	0x0000ae65
    5c30:	200011f0 	.word	0x200011f0
    5c34:	0001e250 	.word	0x0001e250
    5c38:	0001e1a8 	.word	0x0001e1a8
    5c3c:	00009a81 	.word	0x00009a81
    5c40:	0000a291 	.word	0x0000a291
    5c44:	0000a561 	.word	0x0000a561
    5c48:	0001e198 	.word	0x0001e198
    5c4c:	0001e150 	.word	0x0001e150
    5c50:	0001e1f4 	.word	0x0001e1f4

00005c54 <LorawanReg_IND_Pds_Cb>:
#if (ENABLE_PDS == 1)
/* PDS Callback function */
void LorawanReg_IND_Pds_Cb(void)
{
	
}
    5c54:	4770      	bx	lr
	...

00005c58 <LORAReg_InitIN>:
{
    5c58:	b530      	push	{r4, r5, lr}
    5c5a:	b087      	sub	sp, #28
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_IN;
    5c5c:	4b72      	ldr	r3, [pc, #456]	; (5e28 <LORAReg_InitIN+0x1d0>)
    5c5e:	2403      	movs	r4, #3
    5c60:	2226      	movs	r2, #38	; 0x26
    5c62:	549c      	strb	r4, [r3, r2]
	RegParams.maxChannels = MAX_CHANNELS_IN;
    5c64:	2110      	movs	r1, #16
    5c66:	3204      	adds	r2, #4
    5c68:	5499      	strb	r1, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_IN;
    5c6a:	3a29      	subs	r2, #41	; 0x29
    5c6c:	3119      	adds	r1, #25
    5c6e:	545a      	strb	r2, [r3, r1]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_IN;
    5c70:	3902      	subs	r1, #2
    5c72:	545a      	strb	r2, [r3, r1]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    5c74:	001a      	movs	r2, r3
    5c76:	3283      	adds	r2, #131	; 0x83
    5c78:	2100      	movs	r1, #0
    5c7a:	711a      	strb	r2, [r3, #4]
    5c7c:	0a15      	lsrs	r5, r2, #8
    5c7e:	715d      	strb	r5, [r3, #5]
    5c80:	0c15      	lsrs	r5, r2, #16
    5c82:	719d      	strb	r5, [r3, #6]
    5c84:	0e12      	lsrs	r2, r2, #24
    5c86:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    5c88:	001a      	movs	r2, r3
    5c8a:	3243      	adds	r2, #67	; 0x43
    5c8c:	701a      	strb	r2, [r3, #0]
    5c8e:	0a15      	lsrs	r5, r2, #8
    5c90:	705d      	strb	r5, [r3, #1]
    5c92:	0c15      	lsrs	r5, r2, #16
    5c94:	709d      	strb	r5, [r3, #2]
    5c96:	0e12      	lsrs	r2, r2, #24
    5c98:	70da      	strb	r2, [r3, #3]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    5c9a:	001a      	movs	r2, r3
    5c9c:	32a3      	adds	r2, #163	; 0xa3
    5c9e:	721a      	strb	r2, [r3, #8]
    5ca0:	0a15      	lsrs	r5, r2, #8
    5ca2:	725d      	strb	r5, [r3, #9]
    5ca4:	0c15      	lsrs	r5, r2, #16
    5ca6:	729d      	strb	r5, [r3, #10]
    5ca8:	0e12      	lsrs	r2, r2, #24
    5caa:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    5cac:	001a      	movs	r2, r3
    5cae:	3264      	adds	r2, #100	; 0x64
    5cb0:	32ff      	adds	r2, #255	; 0xff
    5cb2:	741a      	strb	r2, [r3, #16]
    5cb4:	0a15      	lsrs	r5, r2, #8
    5cb6:	745d      	strb	r5, [r3, #17]
    5cb8:	0c15      	lsrs	r5, r2, #16
    5cba:	749d      	strb	r5, [r3, #18]
    5cbc:	0e12      	lsrs	r2, r2, #24
    5cbe:	74da      	strb	r2, [r3, #19]
    RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    5cc0:	001a      	movs	r2, r3
    5cc2:	3234      	adds	r2, #52	; 0x34
    5cc4:	751a      	strb	r2, [r3, #20]
    5cc6:	0a15      	lsrs	r5, r2, #8
    5cc8:	755d      	strb	r5, [r3, #21]
    5cca:	0c15      	lsrs	r5, r2, #16
    5ccc:	759d      	strb	r5, [r3, #22]
    5cce:	0e12      	lsrs	r2, r2, #24
    5cd0:	75da      	strb	r2, [r3, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    5cd2:	001a      	movs	r2, r3
    5cd4:	323d      	adds	r2, #61	; 0x3d
    5cd6:	761a      	strb	r2, [r3, #24]
    5cd8:	0a15      	lsrs	r5, r2, #8
    5cda:	765d      	strb	r5, [r3, #25]
    5cdc:	0c15      	lsrs	r5, r2, #16
    5cde:	769d      	strb	r5, [r3, #26]
    5ce0:	0e12      	lsrs	r2, r2, #24
    5ce2:	76da      	strb	r2, [r3, #27]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_IN;
    5ce4:	2222      	movs	r2, #34	; 0x22
    5ce6:	5499      	strb	r1, [r3, r2]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_IN;
    5ce8:	2502      	movs	r5, #2
    5cea:	3201      	adds	r2, #1
    5cec:	549d      	strb	r5, [r3, r2]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_IN;	
    5cee:	3a33      	subs	r2, #51	; 0x33
    5cf0:	771a      	strb	r2, [r3, #28]
    5cf2:	3a70      	subs	r2, #112	; 0x70
    5cf4:	775a      	strb	r2, [r3, #29]
    5cf6:	3226      	adds	r2, #38	; 0x26
    5cf8:	779a      	strb	r2, [r3, #30]
    5cfa:	328d      	adds	r2, #141	; 0x8d
    5cfc:	77da      	strb	r2, [r3, #31]
	RegParams.MinNewChIndex = MIN_CHANNEL_INDEX_IN;
    5cfe:	3a12      	subs	r2, #18
    5d00:	549c      	strb	r4, [r3, r2]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_IN;
    5d02:	352e      	adds	r5, #46	; 0x2e
    5d04:	3a01      	subs	r2, #1
    5d06:	549d      	strb	r5, [r3, r2]
	RegParams.minDataRate = MAC_DATARATE_MIN_IN;
    5d08:	3a19      	subs	r2, #25
    5d0a:	3d0c      	subs	r5, #12
    5d0c:	555a      	strb	r2, [r3, r5]
	RegParams.maxDataRate = MAC_DATARATE_MAX_IN;
    5d0e:	3501      	adds	r5, #1
    5d10:	5559      	strb	r1, [r3, r5]
	RegParams.cmnParams.paramsType2.minNonDefChId = 3;
    5d12:	359c      	adds	r5, #156	; 0x9c
    5d14:	35ff      	adds	r5, #255	; 0xff
    5d16:	555c      	strb	r4, [r3, r5]
	RegParams.Rx1DrOffset = 7;
    5d18:	3429      	adds	r4, #41	; 0x29
    5d1a:	551a      	strb	r2, [r3, r4]
	RegParams.maxTxPwrIndx = 10;
    5d1c:	3c22      	subs	r4, #34	; 0x22
    5d1e:	3226      	adds	r2, #38	; 0x26
    5d20:	549c      	strb	r4, [r3, r2]
	RegParams.maxTxPwr = DEFAULT_EIRP_IN;
    5d22:	3414      	adds	r4, #20
    5d24:	3a05      	subs	r2, #5
    5d26:	549c      	strb	r4, [r3, r2]
	RegParams.pJoinDutyCycleTimer->timerId = regTimerId[0];
    5d28:	4a40      	ldr	r2, [pc, #256]	; (5e2c <LORAReg_InitIN+0x1d4>)
    5d2a:	7815      	ldrb	r5, [r2, #0]
    5d2c:	341e      	adds	r4, #30
    5d2e:	551d      	strb	r5, [r3, r4]
	RegParams.pJoinDutyCycleTimer->remainingtime = 0;
    5d30:	2500      	movs	r5, #0
    5d32:	3c04      	subs	r4, #4
    5d34:	551d      	strb	r5, [r3, r4]
    5d36:	3401      	adds	r4, #1
    5d38:	551d      	strb	r5, [r3, r4]
    5d3a:	3401      	adds	r4, #1
    5d3c:	551d      	strb	r5, [r3, r4]
    5d3e:	3401      	adds	r4, #1
    5d40:	551d      	strb	r5, [r3, r4]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[1];
    5d42:	7854      	ldrb	r4, [r2, #1]
    5d44:	223d      	movs	r2, #61	; 0x3d
    5d46:	549c      	strb	r4, [r3, r2]
	RegParams.joinbccount =0;
    5d48:	3205      	adds	r2, #5
    5d4a:	5499      	strb	r1, [r3, r2]
	RegParams.joinDutyCycleTimeout =0;
    5d4c:	001a      	movs	r2, r3
    5d4e:	323e      	adds	r2, #62	; 0x3e
    5d50:	7011      	strb	r1, [r2, #0]
    5d52:	7051      	strb	r1, [r2, #1]
    5d54:	7091      	strb	r1, [r2, #2]
    5d56:	70d1      	strb	r1, [r2, #3]
	RegParams.band = ismBand;
    5d58:	222e      	movs	r2, #46	; 0x2e
    5d5a:	5498      	strb	r0, [r3, r2]
		result = LORAWAN_INVALID_PARAMETER;
    5d5c:	240a      	movs	r4, #10
	if(ismBand == ISM_IND865)
    5d5e:	280f      	cmp	r0, #15
    5d60:	d008      	beq.n	5d74 <LORAReg_InitIN+0x11c>
    LORAREG_InitGetAttrFnPtrsIN();
    5d62:	4b33      	ldr	r3, [pc, #204]	; (5e30 <LORAReg_InitIN+0x1d8>)
    5d64:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsIN();
    5d66:	4b33      	ldr	r3, [pc, #204]	; (5e34 <LORAReg_InitIN+0x1dc>)
    5d68:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsIN();
    5d6a:	4b33      	ldr	r3, [pc, #204]	; (5e38 <LORAReg_InitIN+0x1e0>)
    5d6c:	4798      	blx	r3
}
    5d6e:	0020      	movs	r0, r4
    5d70:	b007      	add	sp, #28
    5d72:	bd30      	pop	{r4, r5, pc}
    memcpy (RegParams.pChParams, DefaultChannels865, sizeof(DefaultChannels865) );
    5d74:	001c      	movs	r4, r3
    5d76:	0018      	movs	r0, r3
    5d78:	3083      	adds	r0, #131	; 0x83
    5d7a:	3a28      	subs	r2, #40	; 0x28
    5d7c:	492f      	ldr	r1, [pc, #188]	; (5e3c <LORAReg_InitIN+0x1e4>)
    5d7e:	4d30      	ldr	r5, [pc, #192]	; (5e40 <LORAReg_InitIN+0x1e8>)
    5d80:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels865, sizeof(AdvChannels865) );
    5d82:	0020      	movs	r0, r4
    5d84:	30a3      	adds	r0, #163	; 0xa3
    5d86:	2224      	movs	r2, #36	; 0x24
    5d88:	492e      	ldr	r1, [pc, #184]	; (5e44 <LORAReg_InitIN+0x1ec>)
    5d8a:	47a8      	blx	r5
    5d8c:	2006      	movs	r0, #6
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    5d8e:	4926      	ldr	r1, [pc, #152]	; (5e28 <LORAReg_InitIN+0x1d0>)
    5d90:	24ff      	movs	r4, #255	; 0xff
    5d92:	790b      	ldrb	r3, [r1, #4]
    5d94:	794a      	ldrb	r2, [r1, #5]
    5d96:	0212      	lsls	r2, r2, #8
    5d98:	431a      	orrs	r2, r3
    5d9a:	798b      	ldrb	r3, [r1, #6]
    5d9c:	041b      	lsls	r3, r3, #16
    5d9e:	431a      	orrs	r2, r3
    5da0:	79cb      	ldrb	r3, [r1, #7]
    5da2:	061b      	lsls	r3, r3, #24
    5da4:	4313      	orrs	r3, r2
    5da6:	181b      	adds	r3, r3, r0
    5da8:	705c      	strb	r4, [r3, #1]
    5daa:	3002      	adds	r0, #2
    for (i = MIN_CHANNEL_INDEX_IN; i < MAX_CHANNELS_IN; i++)
    5dac:	2820      	cmp	r0, #32
    5dae:	d1f0      	bne.n	5d92 <LORAReg_InitIN+0x13a>
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = DEFAULT_EIRP_IN;
    5db0:	4c1d      	ldr	r4, [pc, #116]	; (5e28 <LORAReg_InitIN+0x1d0>)
    5db2:	221e      	movs	r2, #30
    5db4:	23c2      	movs	r3, #194	; 0xc2
    5db6:	33ff      	adds	r3, #255	; 0xff
    5db8:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsIN, sizeof(DefaultDrParamsIN) );
    5dba:	7820      	ldrb	r0, [r4, #0]
    5dbc:	7863      	ldrb	r3, [r4, #1]
    5dbe:	021b      	lsls	r3, r3, #8
    5dc0:	4303      	orrs	r3, r0
    5dc2:	78a0      	ldrb	r0, [r4, #2]
    5dc4:	0400      	lsls	r0, r0, #16
    5dc6:	4303      	orrs	r3, r0
    5dc8:	78e0      	ldrb	r0, [r4, #3]
    5dca:	0600      	lsls	r0, r0, #24
    5dcc:	4318      	orrs	r0, r3
    5dce:	3222      	adds	r2, #34	; 0x22
    5dd0:	491d      	ldr	r1, [pc, #116]	; (5e48 <LORAReg_InitIN+0x1f0>)
    5dd2:	4b1b      	ldr	r3, [pc, #108]	; (5e40 <LORAReg_InitIN+0x1e8>)
    5dd4:	4798      	blx	r3
		RegParams.regParamItems.fileid = PDS_FILE_REG_IND_07_IDX;
    5dd6:	2306      	movs	r3, #6
    5dd8:	2106      	movs	r1, #6
    5dda:	4a1c      	ldr	r2, [pc, #112]	; (5e4c <LORAReg_InitIN+0x1f4>)
    5ddc:	54a1      	strb	r1, [r4, r2]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_IND_CH_PARAM_1;
    5dde:	2100      	movs	r1, #0
    5de0:	4a1b      	ldr	r2, [pc, #108]	; (5e50 <LORAReg_InitIN+0x1f8>)
    5de2:	54a1      	strb	r1, [r4, r2]
    5de4:	18a2      	adds	r2, r4, r2
    5de6:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_IND_CH_PARAM_2;
    5de8:	3101      	adds	r1, #1
    5dea:	2284      	movs	r2, #132	; 0x84
    5dec:	0092      	lsls	r2, r2, #2
    5dee:	54a1      	strb	r1, [r4, r2]
    5df0:	18a2      	adds	r2, r4, r2
    5df2:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.band_item_id = 0;
    5df4:	2200      	movs	r2, #0
    5df6:	4b17      	ldr	r3, [pc, #92]	; (5e54 <LORAReg_InitIN+0x1fc>)
    5df8:	54e2      	strb	r2, [r4, r3]
    5dfa:	18e3      	adds	r3, r4, r3
    5dfc:	705a      	strb	r2, [r3, #1]
		RegParams.regParamItems.lastUsedSB = 0;
    5dfe:	2383      	movs	r3, #131	; 0x83
    5e00:	009b      	lsls	r3, r3, #2
    5e02:	54e2      	strb	r2, [r4, r3]
    5e04:	469c      	mov	ip, r3
    5e06:	4464      	add	r4, ip
    5e08:	2300      	movs	r3, #0
    5e0a:	7063      	strb	r3, [r4, #1]
		filemarks.fileMarkListAddr = aRegIndPdsOps;
    5e0c:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_IND_MAX_VALUE & 0x00FF);
    5e0e:	3202      	adds	r2, #2
    5e10:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_IND_Pds_Cb;
    5e12:	4a11      	ldr	r2, [pc, #68]	; (5e58 <LORAReg_InitIN+0x200>)
		PDS_RegFile(PDS_FILE_REG_IND_07_IDX,filemarks);
    5e14:	9200      	str	r2, [sp, #0]
    5e16:	4911      	ldr	r1, [pc, #68]	; (5e5c <LORAReg_InitIN+0x204>)
    5e18:	9a03      	ldr	r2, [sp, #12]
    5e1a:	4b11      	ldr	r3, [pc, #68]	; (5e60 <LORAReg_InitIN+0x208>)
    5e1c:	2006      	movs	r0, #6
    5e1e:	4c11      	ldr	r4, [pc, #68]	; (5e64 <LORAReg_InitIN+0x20c>)
    5e20:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5e22:	2408      	movs	r4, #8
    5e24:	e79d      	b.n	5d62 <LORAReg_InitIN+0x10a>
    5e26:	46c0      	nop			; (mov r8, r8)
    5e28:	20001408 	.word	0x20001408
    5e2c:	20001404 	.word	0x20001404
    5e30:	00009e4d 	.word	0x00009e4d
    5e34:	0000a3d1 	.word	0x0000a3d1
    5e38:	0000a695 	.word	0x0000a695
    5e3c:	0001e27c 	.word	0x0001e27c
    5e40:	00016225 	.word	0x00016225
    5e44:	0001e258 	.word	0x0001e258
    5e48:	0001e284 	.word	0x0001e284
    5e4c:	0000020b 	.word	0x0000020b
    5e50:	0000020e 	.word	0x0000020e
    5e54:	00000212 	.word	0x00000212
    5e58:	00005c55 	.word	0x00005c55
    5e5c:	200011f4 	.word	0x200011f4
    5e60:	0001e2c4 	.word	0x0001e2c4
    5e64:	0000ae65 	.word	0x0000ae65

00005e68 <LorawanReg_JPN_Pds_Cb>:
#if (ENABLE_PDS == 1)
/* PDS Callback function */
void LorawanReg_JPN_Pds_Cb(void)
{

}
    5e68:	4770      	bx	lr
	...

00005e6c <LORAReg_InitJP>:
{
    5e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e6e:	46c6      	mov	lr, r8
    5e70:	b500      	push	{lr}
    5e72:	b086      	sub	sp, #24
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_JP;
    5e74:	4b97      	ldr	r3, [pc, #604]	; (60d4 <LORAReg_InitJP+0x268>)
    5e76:	2103      	movs	r1, #3
    5e78:	2226      	movs	r2, #38	; 0x26
    5e7a:	5499      	strb	r1, [r3, r2]
	RegParams.maxChannels = MAX_CHANNELS_JP;
    5e7c:	2510      	movs	r5, #16
    5e7e:	3204      	adds	r2, #4
    5e80:	549d      	strb	r5, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_JP;
    5e82:	3901      	subs	r1, #1
    5e84:	3a01      	subs	r2, #1
    5e86:	5499      	strb	r1, [r3, r2]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_JP;
    5e88:	2401      	movs	r4, #1
    5e8a:	3a02      	subs	r2, #2
    5e8c:	549c      	strb	r4, [r3, r2]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    5e8e:	001a      	movs	r2, r3
    5e90:	3283      	adds	r2, #131	; 0x83
    5e92:	2400      	movs	r4, #0
    5e94:	46a0      	mov	r8, r4
    5e96:	711a      	strb	r2, [r3, #4]
    5e98:	0a16      	lsrs	r6, r2, #8
    5e9a:	715e      	strb	r6, [r3, #5]
    5e9c:	0c16      	lsrs	r6, r2, #16
    5e9e:	719e      	strb	r6, [r3, #6]
    5ea0:	0e12      	lsrs	r2, r2, #24
    5ea2:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    5ea4:	001a      	movs	r2, r3
    5ea6:	3243      	adds	r2, #67	; 0x43
    5ea8:	701a      	strb	r2, [r3, #0]
    5eaa:	0a16      	lsrs	r6, r2, #8
    5eac:	705e      	strb	r6, [r3, #1]
    5eae:	0c16      	lsrs	r6, r2, #16
    5eb0:	709e      	strb	r6, [r3, #2]
    5eb2:	0e12      	lsrs	r2, r2, #24
    5eb4:	70da      	strb	r2, [r3, #3]
	RegParams.pSubBandParams = &RegParams.cmnParams.paramsType2.SubBands[0];
    5eb6:	001a      	movs	r2, r3
    5eb8:	32c4      	adds	r2, #196	; 0xc4
    5eba:	32ff      	adds	r2, #255	; 0xff
    5ebc:	731a      	strb	r2, [r3, #12]
    5ebe:	0a16      	lsrs	r6, r2, #8
    5ec0:	735e      	strb	r6, [r3, #13]
    5ec2:	0c16      	lsrs	r6, r2, #16
    5ec4:	739e      	strb	r6, [r3, #14]
    5ec6:	0e12      	lsrs	r2, r2, #24
    5ec8:	73da      	strb	r2, [r3, #15]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    5eca:	001a      	movs	r2, r3
    5ecc:	32a3      	adds	r2, #163	; 0xa3
    5ece:	721a      	strb	r2, [r3, #8]
    5ed0:	0a16      	lsrs	r6, r2, #8
    5ed2:	725e      	strb	r6, [r3, #9]
    5ed4:	0c16      	lsrs	r6, r2, #16
    5ed6:	729e      	strb	r6, [r3, #10]
    5ed8:	0e12      	lsrs	r2, r2, #24
    5eda:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    5edc:	001a      	movs	r2, r3
    5ede:	3264      	adds	r2, #100	; 0x64
    5ee0:	32ff      	adds	r2, #255	; 0xff
    5ee2:	741a      	strb	r2, [r3, #16]
    5ee4:	0a16      	lsrs	r6, r2, #8
    5ee6:	745e      	strb	r6, [r3, #17]
    5ee8:	0c16      	lsrs	r6, r2, #16
    5eea:	749e      	strb	r6, [r3, #18]
    5eec:	0e12      	lsrs	r2, r2, #24
    5eee:	74da      	strb	r2, [r3, #19]
    RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    5ef0:	001a      	movs	r2, r3
    5ef2:	3234      	adds	r2, #52	; 0x34
    5ef4:	751a      	strb	r2, [r3, #20]
    5ef6:	0a16      	lsrs	r6, r2, #8
    5ef8:	755e      	strb	r6, [r3, #21]
    5efa:	0c16      	lsrs	r6, r2, #16
    5efc:	759e      	strb	r6, [r3, #22]
    5efe:	0e12      	lsrs	r2, r2, #24
    5f00:	75da      	strb	r2, [r3, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    5f02:	001a      	movs	r2, r3
    5f04:	323d      	adds	r2, #61	; 0x3d
    5f06:	761a      	strb	r2, [r3, #24]
    5f08:	0a16      	lsrs	r6, r2, #8
    5f0a:	765e      	strb	r6, [r3, #25]
    5f0c:	0c16      	lsrs	r6, r2, #16
    5f0e:	769e      	strb	r6, [r3, #26]
    5f10:	0e12      	lsrs	r2, r2, #24
    5f12:	76da      	strb	r2, [r3, #27]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_JP;
    5f14:	2222      	movs	r2, #34	; 0x22
    5f16:	5499      	strb	r1, [r3, r2]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_JP;
    5f18:	3201      	adds	r2, #1
    5f1a:	5499      	strb	r1, [r3, r2]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_JP;	
    5f1c:	2200      	movs	r2, #0
    5f1e:	771a      	strb	r2, [r3, #28]
    5f20:	3a16      	subs	r2, #22
    5f22:	775a      	strb	r2, [r3, #29]
    5f24:	321c      	adds	r2, #28
    5f26:	779a      	strb	r2, [r3, #30]
    5f28:	3231      	adds	r2, #49	; 0x31
    5f2a:	77da      	strb	r2, [r3, #31]
	RegParams.MinNewChIndex = MIN_CHANNEL_INDEX_JP;
    5f2c:	3a16      	subs	r2, #22
    5f2e:	5499      	strb	r1, [r3, r2]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_JP;
    5f30:	2634      	movs	r6, #52	; 0x34
    5f32:	3a01      	subs	r2, #1
    5f34:	549e      	strb	r6, [r3, r2]
	RegParams.minDataRate = MAC_DATARATE_MIN_JP;
    5f36:	3a19      	subs	r2, #25
    5f38:	3e10      	subs	r6, #16
    5f3a:	559a      	strb	r2, [r3, r6]
	RegParams.maxDataRate = MAC_DATARATE_MAX_JP;
    5f3c:	3601      	adds	r6, #1
    5f3e:	559c      	strb	r4, [r3, r6]
	RegParams.cmnParams.paramsType2.LBTScanPeriod = LBT_SCAN_PERIOD_JP;
    5f40:	3e20      	subs	r6, #32
    5f42:	27be      	movs	r7, #190	; 0xbe
    5f44:	37ff      	adds	r7, #255	; 0xff
    5f46:	55de      	strb	r6, [r3, r7]
	RegParams.cmnParams.paramsType2.LBTSignalThreshold = LBT_SIGNAL_THRESHOLD_JP;
    5f48:	3f0e      	subs	r7, #14
    5f4a:	3fff      	subs	r7, #255	; 0xff
    5f4c:	46bc      	mov	ip, r7
    5f4e:	370f      	adds	r7, #15
    5f50:	37ff      	adds	r7, #255	; 0xff
    5f52:	4664      	mov	r4, ip
    5f54:	55dc      	strb	r4, [r3, r7]
	RegParams.cmnParams.paramsType2.LBT_RSSISamplesCount = LBT_RSSI_SAMPLES_COUNT_JP;
    5f56:	27c0      	movs	r7, #192	; 0xc0
    5f58:	37ff      	adds	r7, #255	; 0xff
    5f5a:	55de      	strb	r6, [r3, r7]
	RegParams.cmnParams.paramsType2.minNonDefChId = 2;
    5f5c:	36bc      	adds	r6, #188	; 0xbc
    5f5e:	36ff      	adds	r6, #255	; 0xff
    5f60:	5599      	strb	r1, [r3, r6]
	RegParams.Rx1DrOffset = 7;
    5f62:	312a      	adds	r1, #42	; 0x2a
    5f64:	545a      	strb	r2, [r3, r1]
	RegParams.maxTxPwrIndx = 7;
    5f66:	3101      	adds	r1, #1
    5f68:	545a      	strb	r2, [r3, r1]
	RegParams.maxTxPwr = DEFAULT_EIRP_JP;
    5f6a:	3221      	adds	r2, #33	; 0x21
    5f6c:	549d      	strb	r5, [r3, r2]
	RegParams.cmnParams.paramsType2.LBTTimer.timerId = regTimerId[0];
    5f6e:	4a5a      	ldr	r2, [pc, #360]	; (60d8 <LORAReg_InitJP+0x26c>)
    5f70:	7815      	ldrb	r5, [r2, #0]
    5f72:	3180      	adds	r1, #128	; 0x80
    5f74:	31ff      	adds	r1, #255	; 0xff
    5f76:	545d      	strb	r5, [r3, r1]
	RegParams.pDutyCycleTimer->timerId = regTimerId[1];
    5f78:	7855      	ldrb	r5, [r2, #1]
    5f7a:	2168      	movs	r1, #104	; 0x68
    5f7c:	31ff      	adds	r1, #255	; 0xff
    5f7e:	545d      	strb	r5, [r3, r1]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[2];
    5f80:	7895      	ldrb	r5, [r2, #2]
    5f82:	392b      	subs	r1, #43	; 0x2b
    5f84:	39ff      	subs	r1, #255	; 0xff
    5f86:	545d      	strb	r5, [r3, r1]
    RegParams.pJoinDutyCycleTimer->timerId = regTimerId[3];
    5f88:	78d1      	ldrb	r1, [r2, #3]
    5f8a:	223c      	movs	r2, #60	; 0x3c
    5f8c:	5499      	strb	r1, [r3, r2]
	RegParams.pJoinDutyCycleTimer->remainingtime =0;
    5f8e:	2100      	movs	r1, #0
    5f90:	3a04      	subs	r2, #4
    5f92:	5499      	strb	r1, [r3, r2]
    5f94:	3201      	adds	r2, #1
    5f96:	5499      	strb	r1, [r3, r2]
    5f98:	3201      	adds	r2, #1
    5f9a:	5499      	strb	r1, [r3, r2]
    5f9c:	3201      	adds	r2, #1
    5f9e:	5499      	strb	r1, [r3, r2]
	RegParams.joinbccount =0;
    5fa0:	3207      	adds	r2, #7
    5fa2:	4641      	mov	r1, r8
    5fa4:	5499      	strb	r1, [r3, r2]
	RegParams.joinDutyCycleTimeout =0;
    5fa6:	001a      	movs	r2, r3
    5fa8:	323e      	adds	r2, #62	; 0x3e
    5faa:	2100      	movs	r1, #0
    5fac:	7011      	strb	r1, [r2, #0]
    5fae:	7051      	strb	r1, [r2, #1]
    5fb0:	7091      	strb	r1, [r2, #2]
    5fb2:	70d1      	strb	r1, [r2, #3]
	RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime = 1;
    5fb4:	31c3      	adds	r1, #195	; 0xc3
    5fb6:	31ff      	adds	r1, #255	; 0xff
    5fb8:	5c5a      	ldrb	r2, [r3, r1]
    5fba:	2401      	movs	r4, #1
    5fbc:	4322      	orrs	r2, r4
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime = 1;
    5fbe:	2402      	movs	r4, #2
    5fc0:	4322      	orrs	r2, r4
    5fc2:	545a      	strb	r2, [r3, r1]
	RegParams.band = ismBand;
    5fc4:	222e      	movs	r2, #46	; 0x2e
    5fc6:	5498      	strb	r0, [r3, r2]
		result = LORAWAN_INVALID_PARAMETER;
    5fc8:	240a      	movs	r4, #10
	if(ismBand == ISM_JPN923)
    5fca:	2805      	cmp	r0, #5
    5fcc:	d00a      	beq.n	5fe4 <LORAReg_InitJP+0x178>
    LORAREG_InitGetAttrFnPtrsJP();
    5fce:	4b43      	ldr	r3, [pc, #268]	; (60dc <LORAReg_InitJP+0x270>)
    5fd0:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsJP();
    5fd2:	4b43      	ldr	r3, [pc, #268]	; (60e0 <LORAReg_InitJP+0x274>)
    5fd4:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsJP();
    5fd6:	4b43      	ldr	r3, [pc, #268]	; (60e4 <LORAReg_InitJP+0x278>)
    5fd8:	4798      	blx	r3
}
    5fda:	0020      	movs	r0, r4
    5fdc:	b006      	add	sp, #24
    5fde:	bc04      	pop	{r2}
    5fe0:	4690      	mov	r8, r2
    5fe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    memcpy (RegParams.pChParams, DefaultChannels923JP, sizeof(DefaultChannels923JP) );
    5fe4:	001c      	movs	r4, r3
    5fe6:	0018      	movs	r0, r3
    5fe8:	3083      	adds	r0, #131	; 0x83
    5fea:	3a2a      	subs	r2, #42	; 0x2a
    5fec:	493e      	ldr	r1, [pc, #248]	; (60e8 <LORAReg_InitJP+0x27c>)
    5fee:	4d3f      	ldr	r5, [pc, #252]	; (60ec <LORAReg_InitJP+0x280>)
    5ff0:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels923JP, sizeof(AdvChannels923JP) );
    5ff2:	0020      	movs	r0, r4
    5ff4:	30a3      	adds	r0, #163	; 0xa3
    5ff6:	2218      	movs	r2, #24
    5ff8:	493d      	ldr	r1, [pc, #244]	; (60f0 <LORAReg_InitJP+0x284>)
    5ffa:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParamsJP923, sizeof(SubBandParamsJP923) );
    5ffc:	0020      	movs	r0, r4
    5ffe:	30c4      	adds	r0, #196	; 0xc4
    6000:	30ff      	adds	r0, #255	; 0xff
    6002:	2218      	movs	r2, #24
    6004:	493b      	ldr	r1, [pc, #236]	; (60f4 <LORAReg_InitJP+0x288>)
    6006:	47a8      	blx	r5
	memcpy (RegParams.cmnParams.paramsType2.subBandDutyCycle,SubBandDutyCycleJP923,sizeof(SubBandDutyCycleJP923));
    6008:	0020      	movs	r0, r4
    600a:	30ae      	adds	r0, #174	; 0xae
    600c:	30ff      	adds	r0, #255	; 0xff
    600e:	2204      	movs	r2, #4
    6010:	4939      	ldr	r1, [pc, #228]	; (60f8 <LORAReg_InitJP+0x28c>)
    6012:	47a8      	blx	r5
    6014:	2302      	movs	r3, #2
    6016:	2202      	movs	r2, #2
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    6018:	492e      	ldr	r1, [pc, #184]	; (60d4 <LORAReg_InitJP+0x268>)
    601a:	3fc0      	subs	r7, #192	; 0xc0
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    601c:	2500      	movs	r5, #0
    for (i = 2; i < RegParams.maxChannels; i++)
    601e:	3e97      	subs	r6, #151	; 0x97
    6020:	3eff      	subs	r6, #255	; 0xff
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    6022:	7908      	ldrb	r0, [r1, #4]
    6024:	794c      	ldrb	r4, [r1, #5]
    6026:	0224      	lsls	r4, r4, #8
    6028:	4304      	orrs	r4, r0
    602a:	7988      	ldrb	r0, [r1, #6]
    602c:	0400      	lsls	r0, r0, #16
    602e:	4304      	orrs	r4, r0
    6030:	79c8      	ldrb	r0, [r1, #7]
    6032:	0600      	lsls	r0, r0, #24
    6034:	4320      	orrs	r0, r4
    6036:	0054      	lsls	r4, r2, #1
    6038:	1820      	adds	r0, r4, r0
    603a:	7047      	strb	r7, [r0, #1]
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    603c:	3358      	adds	r3, #88	; 0x58
    603e:	009b      	lsls	r3, r3, #2
    6040:	18cb      	adds	r3, r1, r3
    6042:	721d      	strb	r5, [r3, #8]
    6044:	725d      	strb	r5, [r3, #9]
    6046:	729d      	strb	r5, [r3, #10]
    6048:	72dd      	strb	r5, [r3, #11]
    for (i = 2; i < RegParams.maxChannels; i++)
    604a:	3201      	adds	r2, #1
    604c:	b2d2      	uxtb	r2, r2
    604e:	0013      	movs	r3, r2
    6050:	5788      	ldrsb	r0, [r1, r6]
    6052:	4282      	cmp	r2, r0
    6054:	dbe5      	blt.n	6022 <LORAReg_InitJP+0x1b6>
	RegParams.lastUsedChannelIndex = UINT8_MAX;
    6056:	4c1f      	ldr	r4, [pc, #124]	; (60d4 <LORAReg_InitJP+0x268>)
    6058:	22ff      	movs	r2, #255	; 0xff
    605a:	232f      	movs	r3, #47	; 0x2f
    605c:	54e2      	strb	r2, [r4, r3]
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = DEFAULT_EIRP_JP;//MAX_EIRP_JP;
    605e:	3aef      	subs	r2, #239	; 0xef
    6060:	23c2      	movs	r3, #194	; 0xc2
    6062:	33ff      	adds	r3, #255	; 0xff
    6064:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsJP, sizeof(DefaultDrParamsJP) );
    6066:	7820      	ldrb	r0, [r4, #0]
    6068:	7863      	ldrb	r3, [r4, #1]
    606a:	021b      	lsls	r3, r3, #8
    606c:	4303      	orrs	r3, r0
    606e:	78a0      	ldrb	r0, [r4, #2]
    6070:	0400      	lsls	r0, r0, #16
    6072:	4303      	orrs	r3, r0
    6074:	78e0      	ldrb	r0, [r4, #3]
    6076:	0600      	lsls	r0, r0, #24
    6078:	4318      	orrs	r0, r3
    607a:	3230      	adds	r2, #48	; 0x30
    607c:	491f      	ldr	r1, [pc, #124]	; (60fc <LORAReg_InitJP+0x290>)
    607e:	4b1b      	ldr	r3, [pc, #108]	; (60ec <LORAReg_InitJP+0x280>)
    6080:	4798      	blx	r3
		RegParams.regParamItems.fileid = PDS_FILE_REG_JPN_08_IDX;
    6082:	2307      	movs	r3, #7
    6084:	2107      	movs	r1, #7
    6086:	4a1e      	ldr	r2, [pc, #120]	; (6100 <LORAReg_InitJP+0x294>)
    6088:	54a1      	strb	r1, [r4, r2]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_JPN_CH_PARAM_1;
    608a:	2100      	movs	r1, #0
    608c:	4a1d      	ldr	r2, [pc, #116]	; (6104 <LORAReg_InitJP+0x298>)
    608e:	54a1      	strb	r1, [r4, r2]
    6090:	18a2      	adds	r2, r4, r2
    6092:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_JPN_CH_PARAM_2;
    6094:	3101      	adds	r1, #1
    6096:	2284      	movs	r2, #132	; 0x84
    6098:	0092      	lsls	r2, r2, #2
    609a:	54a1      	strb	r1, [r4, r2]
    609c:	18a2      	adds	r2, r4, r2
    609e:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.band_item_id = 0;
    60a0:	2200      	movs	r2, #0
    60a2:	4b19      	ldr	r3, [pc, #100]	; (6108 <LORAReg_InitJP+0x29c>)
    60a4:	54e2      	strb	r2, [r4, r3]
    60a6:	18e3      	adds	r3, r4, r3
    60a8:	705a      	strb	r2, [r3, #1]
		RegParams.regParamItems.lastUsedSB = 0;
    60aa:	2383      	movs	r3, #131	; 0x83
    60ac:	009b      	lsls	r3, r3, #2
    60ae:	54e2      	strb	r2, [r4, r3]
    60b0:	469c      	mov	ip, r3
    60b2:	4464      	add	r4, ip
    60b4:	2300      	movs	r3, #0
    60b6:	7063      	strb	r3, [r4, #1]
		filemarks.fileMarkListAddr = aRegJpnFid1PdsOps;
    60b8:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_JPN_FID1_MAX_VALUE & 0x00FF);
    60ba:	3202      	adds	r2, #2
    60bc:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_JPN_Pds_Cb;
    60be:	4a13      	ldr	r2, [pc, #76]	; (610c <LORAReg_InitJP+0x2a0>)
		PDS_RegFile(PDS_FILE_REG_JPN_08_IDX,filemarks);
    60c0:	9200      	str	r2, [sp, #0]
    60c2:	4913      	ldr	r1, [pc, #76]	; (6110 <LORAReg_InitJP+0x2a4>)
    60c4:	9a03      	ldr	r2, [sp, #12]
    60c6:	4b13      	ldr	r3, [pc, #76]	; (6114 <LORAReg_InitJP+0x2a8>)
    60c8:	2007      	movs	r0, #7
    60ca:	4c13      	ldr	r4, [pc, #76]	; (6118 <LORAReg_InitJP+0x2ac>)
    60cc:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    60ce:	2408      	movs	r4, #8
    60d0:	e77d      	b.n	5fce <LORAReg_InitJP+0x162>
    60d2:	46c0      	nop			; (mov r8, r8)
    60d4:	20001408 	.word	0x20001408
    60d8:	20001404 	.word	0x20001404
    60dc:	00009f81 	.word	0x00009f81
    60e0:	0000a439 	.word	0x0000a439
    60e4:	0000a6f9 	.word	0x0000a6f9
    60e8:	0001e2ec 	.word	0x0001e2ec
    60ec:	00016225 	.word	0x00016225
    60f0:	0001e2d4 	.word	0x0001e2d4
    60f4:	0001e334 	.word	0x0001e334
    60f8:	0001e330 	.word	0x0001e330
    60fc:	0001e2f0 	.word	0x0001e2f0
    6100:	0000020b 	.word	0x0000020b
    6104:	0000020e 	.word	0x0000020e
    6108:	00000212 	.word	0x00000212
    610c:	00005e69 	.word	0x00005e69
    6110:	200011f8 	.word	0x200011f8
    6114:	0001e34c 	.word	0x0001e34c
    6118:	0000ae65 	.word	0x0000ae65

0000611c <LorawanReg_KR_Pds_Cb>:
#if (ENABLE_PDS == 1)
/* PDS Callback */
void LorawanReg_KR_Pds_Cb(void)
{

}
    611c:	4770      	bx	lr
	...

00006120 <LORAReg_InitKR>:
{
    6120:	b5f0      	push	{r4, r5, r6, r7, lr}
    6122:	46de      	mov	lr, fp
    6124:	4657      	mov	r7, sl
    6126:	464e      	mov	r6, r9
    6128:	4645      	mov	r5, r8
    612a:	b5e0      	push	{r5, r6, r7, lr}
    612c:	b087      	sub	sp, #28
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_KR;
    612e:	4ba9      	ldr	r3, [pc, #676]	; (63d4 <LORAReg_InitKR+0x2b4>)
    6130:	2403      	movs	r4, #3
    6132:	2226      	movs	r2, #38	; 0x26
    6134:	549c      	strb	r4, [r3, r2]
	RegParams.maxChannels = MAX_CHANNELS_KR;
    6136:	2110      	movs	r1, #16
    6138:	3204      	adds	r2, #4
    613a:	5499      	strb	r1, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_KR;
    613c:	3a29      	subs	r2, #41	; 0x29
    613e:	3119      	adds	r1, #25
    6140:	545a      	strb	r2, [r3, r1]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_KR;
    6142:	3902      	subs	r1, #2
    6144:	545a      	strb	r2, [r3, r1]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    6146:	001a      	movs	r2, r3
    6148:	3283      	adds	r2, #131	; 0x83
    614a:	2100      	movs	r1, #0
    614c:	711a      	strb	r2, [r3, #4]
    614e:	0a15      	lsrs	r5, r2, #8
    6150:	715d      	strb	r5, [r3, #5]
    6152:	0c15      	lsrs	r5, r2, #16
    6154:	719d      	strb	r5, [r3, #6]
    6156:	0e12      	lsrs	r2, r2, #24
    6158:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    615a:	001a      	movs	r2, r3
    615c:	3243      	adds	r2, #67	; 0x43
    615e:	701a      	strb	r2, [r3, #0]
    6160:	0a15      	lsrs	r5, r2, #8
    6162:	705d      	strb	r5, [r3, #1]
    6164:	0c15      	lsrs	r5, r2, #16
    6166:	709d      	strb	r5, [r3, #2]
    6168:	0e12      	lsrs	r2, r2, #24
    616a:	70da      	strb	r2, [r3, #3]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    616c:	001a      	movs	r2, r3
    616e:	32a3      	adds	r2, #163	; 0xa3
    6170:	721a      	strb	r2, [r3, #8]
    6172:	0a15      	lsrs	r5, r2, #8
    6174:	725d      	strb	r5, [r3, #9]
    6176:	0c15      	lsrs	r5, r2, #16
    6178:	729d      	strb	r5, [r3, #10]
    617a:	0e12      	lsrs	r2, r2, #24
    617c:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    617e:	001a      	movs	r2, r3
    6180:	3264      	adds	r2, #100	; 0x64
    6182:	32ff      	adds	r2, #255	; 0xff
    6184:	741a      	strb	r2, [r3, #16]
    6186:	0a15      	lsrs	r5, r2, #8
    6188:	745d      	strb	r5, [r3, #17]
    618a:	0c15      	lsrs	r5, r2, #16
    618c:	749d      	strb	r5, [r3, #18]
    618e:	0e12      	lsrs	r2, r2, #24
    6190:	74da      	strb	r2, [r3, #19]
    RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    6192:	001a      	movs	r2, r3
    6194:	3234      	adds	r2, #52	; 0x34
    6196:	751a      	strb	r2, [r3, #20]
    6198:	0a15      	lsrs	r5, r2, #8
    619a:	755d      	strb	r5, [r3, #21]
    619c:	0c15      	lsrs	r5, r2, #16
    619e:	759d      	strb	r5, [r3, #22]
    61a0:	0e12      	lsrs	r2, r2, #24
    61a2:	75da      	strb	r2, [r3, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    61a4:	001a      	movs	r2, r3
    61a6:	323d      	adds	r2, #61	; 0x3d
    61a8:	761a      	strb	r2, [r3, #24]
    61aa:	0a15      	lsrs	r5, r2, #8
    61ac:	765d      	strb	r5, [r3, #25]
    61ae:	0c15      	lsrs	r5, r2, #16
    61b0:	769d      	strb	r5, [r3, #26]
    61b2:	0e12      	lsrs	r2, r2, #24
    61b4:	76da      	strb	r2, [r3, #27]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_KR;
    61b6:	2222      	movs	r2, #34	; 0x22
    61b8:	5499      	strb	r1, [r3, r2]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_KR;
    61ba:	3201      	adds	r2, #1
    61bc:	5499      	strb	r1, [r3, r2]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_KR;	
    61be:	3a43      	subs	r2, #67	; 0x43
    61c0:	771a      	strb	r2, [r3, #28]
    61c2:	3233      	adds	r2, #51	; 0x33
    61c4:	775a      	strb	r2, [r3, #29]
    61c6:	3a20      	subs	r2, #32
    61c8:	779a      	strb	r2, [r3, #30]
    61ca:	3243      	adds	r2, #67	; 0x43
    61cc:	77da      	strb	r2, [r3, #31]
	RegParams.MinNewChIndex = MIN_CHANNEL_INDEX_KR;
    61ce:	3a15      	subs	r2, #21
    61d0:	549c      	strb	r4, [r3, r2]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_KR;
    61d2:	2534      	movs	r5, #52	; 0x34
    61d4:	3a01      	subs	r2, #1
    61d6:	549d      	strb	r5, [r3, r2]
	RegParams.minDataRate = MAC_DATARATE_MIN_KR;
    61d8:	3a1b      	subs	r2, #27
    61da:	3d10      	subs	r5, #16
    61dc:	555a      	strb	r2, [r3, r5]
	RegParams.maxDataRate = MAC_DATARATE_MAX_KR;
    61de:	3501      	adds	r5, #1
    61e0:	5559      	strb	r1, [r3, r5]
	RegParams.cmnParams.paramsType2.LBTScanPeriod = LBT_SCAN_PERIOD_KR;
    61e2:	3d1b      	subs	r5, #27
    61e4:	26be      	movs	r6, #190	; 0xbe
    61e6:	36ff      	adds	r6, #255	; 0xff
    61e8:	559d      	strb	r5, [r3, r6]
	RegParams.cmnParams.paramsType2.LBTSignalThreshold = LBT_SIGNAL_THRESHOLD_KR;
    61ea:	27bf      	movs	r7, #191	; 0xbf
    61ec:	3601      	adds	r6, #1
    61ee:	559f      	strb	r7, [r3, r6]
	RegParams.cmnParams.paramsType2.LBT_RSSISamplesCount = LBT_RSSI_SAMPLES_COUNT_KR;
    61f0:	26c0      	movs	r6, #192	; 0xc0
    61f2:	36ff      	adds	r6, #255	; 0xff
    61f4:	559d      	strb	r5, [r3, r6]
	RegParams.cmnParams.paramsType2.minNonDefChId = 3;
    61f6:	35b7      	adds	r5, #183	; 0xb7
    61f8:	35ff      	adds	r5, #255	; 0xff
    61fa:	555c      	strb	r4, [r3, r5]
	RegParams.Rx1DrOffset = 5;
    61fc:	3429      	adds	r4, #41	; 0x29
    61fe:	551a      	strb	r2, [r3, r4]
	RegParams.maxTxPwrIndx = 7;
    6200:	3c25      	subs	r4, #37	; 0x25
    6202:	3228      	adds	r2, #40	; 0x28
    6204:	549c      	strb	r4, [r3, r2]
	RegParams.maxTxPwr = DEFAULT_EIRP_KR_HF;
    6206:	3407      	adds	r4, #7
    6208:	3a05      	subs	r2, #5
    620a:	549c      	strb	r4, [r3, r2]
	RegParams.cmnParams.paramsType2.LBTTimer.timerId = regTimerId[0];
    620c:	4a72      	ldr	r2, [pc, #456]	; (63d8 <LORAReg_InitKR+0x2b8>)
    620e:	7815      	ldrb	r5, [r2, #0]
    6210:	349f      	adds	r4, #159	; 0x9f
    6212:	34ff      	adds	r4, #255	; 0xff
    6214:	551d      	strb	r5, [r3, r4]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[1];
    6216:	7855      	ldrb	r5, [r2, #1]
    6218:	3c70      	subs	r4, #112	; 0x70
    621a:	3cff      	subs	r4, #255	; 0xff
    621c:	551d      	strb	r5, [r3, r4]
    RegParams.pJoinDutyCycleTimer->timerId = regTimerId[2];
    621e:	7894      	ldrb	r4, [r2, #2]
    6220:	223c      	movs	r2, #60	; 0x3c
    6222:	549c      	strb	r4, [r3, r2]
	RegParams.pJoinDutyCycleTimer->remainingtime =0;
    6224:	2400      	movs	r4, #0
    6226:	3a04      	subs	r2, #4
    6228:	549c      	strb	r4, [r3, r2]
    622a:	3201      	adds	r2, #1
    622c:	549c      	strb	r4, [r3, r2]
    622e:	3201      	adds	r2, #1
    6230:	549c      	strb	r4, [r3, r2]
    6232:	3201      	adds	r2, #1
    6234:	549c      	strb	r4, [r3, r2]
	RegParams.joinbccount =0;
    6236:	3207      	adds	r2, #7
    6238:	5499      	strb	r1, [r3, r2]
	RegParams.joinDutyCycleTimeout =0;
    623a:	001a      	movs	r2, r3
    623c:	323e      	adds	r2, #62	; 0x3e
    623e:	7011      	strb	r1, [r2, #0]
    6240:	7051      	strb	r1, [r2, #1]
    6242:	7091      	strb	r1, [r2, #2]
    6244:	70d1      	strb	r1, [r2, #3]
	RegParams.band = ismBand;
    6246:	222e      	movs	r2, #46	; 0x2e
    6248:	5498      	strb	r0, [r3, r2]
		result = UNSUPPORTED_BAND;
    624a:	34c6      	adds	r4, #198	; 0xc6
	if(ismBand == ISM_KR920)
    624c:	2804      	cmp	r0, #4
    624e:	d00d      	beq.n	626c <LORAReg_InitKR+0x14c>
    LORAREG_InitGetAttrFnPtrsKR();
    6250:	4b62      	ldr	r3, [pc, #392]	; (63dc <LORAReg_InitKR+0x2bc>)
    6252:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsKR();
    6254:	4b62      	ldr	r3, [pc, #392]	; (63e0 <LORAReg_InitKR+0x2c0>)
    6256:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsKR();
    6258:	4b62      	ldr	r3, [pc, #392]	; (63e4 <LORAReg_InitKR+0x2c4>)
    625a:	4798      	blx	r3
}
    625c:	0020      	movs	r0, r4
    625e:	b007      	add	sp, #28
    6260:	bc3c      	pop	{r2, r3, r4, r5}
    6262:	4690      	mov	r8, r2
    6264:	4699      	mov	r9, r3
    6266:	46a2      	mov	sl, r4
    6268:	46ab      	mov	fp, r5
    626a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    memcpy (RegParams.pChParams, DefaultChannels920KR, sizeof(DefaultChannels920KR) );
    626c:	001c      	movs	r4, r3
    626e:	0018      	movs	r0, r3
    6270:	3083      	adds	r0, #131	; 0x83
    6272:	3a28      	subs	r2, #40	; 0x28
    6274:	495c      	ldr	r1, [pc, #368]	; (63e8 <LORAReg_InitKR+0x2c8>)
    6276:	4d5d      	ldr	r5, [pc, #372]	; (63ec <LORAReg_InitKR+0x2cc>)
    6278:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels920KR, sizeof(AdvChannels920KR) );
    627a:	0020      	movs	r0, r4
    627c:	30a3      	adds	r0, #163	; 0xa3
    627e:	2224      	movs	r2, #36	; 0x24
    6280:	495b      	ldr	r1, [pc, #364]	; (63f0 <LORAReg_InitKR+0x2d0>)
    6282:	47a8      	blx	r5
    6284:	2103      	movs	r1, #3
    6286:	2003      	movs	r0, #3
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    6288:	4b52      	ldr	r3, [pc, #328]	; (63d4 <LORAReg_InitKR+0x2b4>)
    628a:	22ff      	movs	r2, #255	; 0xff
    628c:	4692      	mov	sl, r2
		RegParams.pChParams[i].status = DISABLED;
    628e:	2400      	movs	r4, #0
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = UINT8_MAX;
    6290:	22c2      	movs	r2, #194	; 0xc2
    6292:	32ff      	adds	r2, #255	; 0xff
    6294:	4694      	mov	ip, r2
    6296:	4657      	mov	r7, sl
    for (i = 3; i < RegParams.maxChannels; i++)
    6298:	3a98      	subs	r2, #152	; 0x98
    629a:	3aff      	subs	r2, #255	; 0xff
    629c:	4693      	mov	fp, r2
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    629e:	0042      	lsls	r2, r0, #1
    62a0:	791e      	ldrb	r6, [r3, #4]
    62a2:	46b0      	mov	r8, r6
    62a4:	795e      	ldrb	r6, [r3, #5]
    62a6:	0236      	lsls	r6, r6, #8
    62a8:	46b1      	mov	r9, r6
    62aa:	4646      	mov	r6, r8
    62ac:	464d      	mov	r5, r9
    62ae:	432e      	orrs	r6, r5
    62b0:	799d      	ldrb	r5, [r3, #6]
    62b2:	042d      	lsls	r5, r5, #16
    62b4:	432e      	orrs	r6, r5
    62b6:	79dd      	ldrb	r5, [r3, #7]
    62b8:	062d      	lsls	r5, r5, #24
    62ba:	432e      	orrs	r6, r5
    62bc:	46b0      	mov	r8, r6
    62be:	4490      	add	r8, r2
    62c0:	4645      	mov	r5, r8
    62c2:	4656      	mov	r6, sl
    62c4:	706e      	strb	r6, [r5, #1]
		RegParams.pChParams[i].status = DISABLED;
    62c6:	791d      	ldrb	r5, [r3, #4]
    62c8:	46a8      	mov	r8, r5
    62ca:	795d      	ldrb	r5, [r3, #5]
    62cc:	022d      	lsls	r5, r5, #8
    62ce:	4646      	mov	r6, r8
    62d0:	432e      	orrs	r6, r5
    62d2:	799d      	ldrb	r5, [r3, #6]
    62d4:	042d      	lsls	r5, r5, #16
    62d6:	432e      	orrs	r6, r5
    62d8:	79dd      	ldrb	r5, [r3, #7]
    62da:	062d      	lsls	r5, r5, #24
    62dc:	432e      	orrs	r6, r5
    62de:	54b4      	strb	r4, [r6, r2]
		RegParams.pOtherChParams[i].joinRequestChannel = DISABLED;
    62e0:	7a1d      	ldrb	r5, [r3, #8]
    62e2:	46a8      	mov	r8, r5
    62e4:	7a5d      	ldrb	r5, [r3, #9]
    62e6:	022d      	lsls	r5, r5, #8
    62e8:	4646      	mov	r6, r8
    62ea:	432e      	orrs	r6, r5
    62ec:	7a9d      	ldrb	r5, [r3, #10]
    62ee:	042d      	lsls	r5, r5, #16
    62f0:	432e      	orrs	r6, r5
    62f2:	7add      	ldrb	r5, [r3, #11]
    62f4:	062d      	lsls	r5, r5, #24
    62f6:	432e      	orrs	r6, r5
    62f8:	46b0      	mov	r8, r6
    62fa:	1812      	adds	r2, r2, r0
    62fc:	0092      	lsls	r2, r2, #2
    62fe:	4442      	add	r2, r8
    6300:	7254      	strb	r4, [r2, #9]
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = UINT8_MAX;
    6302:	4662      	mov	r2, ip
    6304:	549f      	strb	r7, [r3, r2]
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    6306:	000a      	movs	r2, r1
    6308:	3258      	adds	r2, #88	; 0x58
    630a:	0092      	lsls	r2, r2, #2
    630c:	189a      	adds	r2, r3, r2
    630e:	7214      	strb	r4, [r2, #8]
    6310:	7254      	strb	r4, [r2, #9]
    6312:	7294      	strb	r4, [r2, #10]
    6314:	72d4      	strb	r4, [r2, #11]
    for (i = 3; i < RegParams.maxChannels; i++)
    6316:	3001      	adds	r0, #1
    6318:	b2c0      	uxtb	r0, r0
    631a:	0001      	movs	r1, r0
    631c:	465a      	mov	r2, fp
    631e:	569a      	ldrsb	r2, [r3, r2]
    6320:	4290      	cmp	r0, r2
    6322:	dbbc      	blt.n	629e <LORAReg_InitKR+0x17e>
	RegParams.lastUsedChannelIndex = UINT8_MAX;
    6324:	4c2b      	ldr	r4, [pc, #172]	; (63d4 <LORAReg_InitKR+0x2b4>)
    6326:	22ff      	movs	r2, #255	; 0xff
    6328:	232f      	movs	r3, #47	; 0x2f
    632a:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsKR, sizeof(DefaultDrParamsKR) );
    632c:	7820      	ldrb	r0, [r4, #0]
    632e:	7863      	ldrb	r3, [r4, #1]
    6330:	021b      	lsls	r3, r3, #8
    6332:	4303      	orrs	r3, r0
    6334:	78a0      	ldrb	r0, [r4, #2]
    6336:	0400      	lsls	r0, r0, #16
    6338:	4303      	orrs	r3, r0
    633a:	78e0      	ldrb	r0, [r4, #3]
    633c:	0600      	lsls	r0, r0, #24
    633e:	4318      	orrs	r0, r3
    6340:	3acf      	subs	r2, #207	; 0xcf
    6342:	492c      	ldr	r1, [pc, #176]	; (63f4 <LORAReg_InitKR+0x2d4>)
    6344:	4b29      	ldr	r3, [pc, #164]	; (63ec <LORAReg_InitKR+0x2cc>)
    6346:	4798      	blx	r3
		for(int8_t dataRate = 0; dataRate < RegParams.maxDataRate; dataRate++)
    6348:	2325      	movs	r3, #37	; 0x25
    634a:	5ce3      	ldrb	r3, [r4, r3]
    634c:	2b00      	cmp	r3, #0
    634e:	dd18      	ble.n	6382 <LORAReg_InitKR+0x262>
			RegParams.pDrParams[dataRate].modulation = MODULATION_LORA;
    6350:	4a20      	ldr	r2, [pc, #128]	; (63d4 <LORAReg_InitKR+0x2b4>)
    6352:	7811      	ldrb	r1, [r2, #0]
    6354:	7853      	ldrb	r3, [r2, #1]
    6356:	021b      	lsls	r3, r3, #8
    6358:	430b      	orrs	r3, r1
    635a:	7891      	ldrb	r1, [r2, #2]
    635c:	0409      	lsls	r1, r1, #16
    635e:	430b      	orrs	r3, r1
    6360:	78d1      	ldrb	r1, [r2, #3]
    6362:	0609      	lsls	r1, r1, #24
    6364:	4319      	orrs	r1, r3
    6366:	2300      	movs	r3, #0
    6368:	2601      	movs	r6, #1
			RegParams.pDrParams[dataRate].bandwidth = BW_125KHZ;
    636a:	2507      	movs	r5, #7
		for(int8_t dataRate = 0; dataRate < RegParams.maxDataRate; dataRate++)
    636c:	0014      	movs	r4, r2
    636e:	2025      	movs	r0, #37	; 0x25
			RegParams.pDrParams[dataRate].modulation = MODULATION_LORA;
    6370:	00da      	lsls	r2, r3, #3
    6372:	188a      	adds	r2, r1, r2
    6374:	71d6      	strb	r6, [r2, #7]
			RegParams.pDrParams[dataRate].bandwidth = BW_125KHZ;
    6376:	7195      	strb	r5, [r2, #6]
    6378:	3301      	adds	r3, #1
    637a:	b25b      	sxtb	r3, r3
		for(int8_t dataRate = 0; dataRate < RegParams.maxDataRate; dataRate++)
    637c:	5c22      	ldrb	r2, [r4, r0]
    637e:	4293      	cmp	r3, r2
    6380:	dbf6      	blt.n	6370 <LORAReg_InitKR+0x250>
		RegParams.regParamItems.fileid = PDS_FILE_REG_KR_06_IDX;
    6382:	4b14      	ldr	r3, [pc, #80]	; (63d4 <LORAReg_InitKR+0x2b4>)
    6384:	2205      	movs	r2, #5
    6386:	2005      	movs	r0, #5
    6388:	491b      	ldr	r1, [pc, #108]	; (63f8 <LORAReg_InitKR+0x2d8>)
    638a:	5458      	strb	r0, [r3, r1]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_KR_CH_PARAM_1;
    638c:	2000      	movs	r0, #0
    638e:	491b      	ldr	r1, [pc, #108]	; (63fc <LORAReg_InitKR+0x2dc>)
    6390:	5458      	strb	r0, [r3, r1]
    6392:	1859      	adds	r1, r3, r1
    6394:	704a      	strb	r2, [r1, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_KR_CH_PARAM_2;
    6396:	3001      	adds	r0, #1
    6398:	2184      	movs	r1, #132	; 0x84
    639a:	0089      	lsls	r1, r1, #2
    639c:	5458      	strb	r0, [r3, r1]
    639e:	1859      	adds	r1, r3, r1
    63a0:	704a      	strb	r2, [r1, #1]
		RegParams.regParamItems.band_item_id = 0;
    63a2:	2100      	movs	r1, #0
    63a4:	4a16      	ldr	r2, [pc, #88]	; (6400 <LORAReg_InitKR+0x2e0>)
    63a6:	5499      	strb	r1, [r3, r2]
    63a8:	189a      	adds	r2, r3, r2
    63aa:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.lastUsedSB = 0;
    63ac:	2283      	movs	r2, #131	; 0x83
    63ae:	0092      	lsls	r2, r2, #2
    63b0:	5499      	strb	r1, [r3, r2]
    63b2:	4694      	mov	ip, r2
    63b4:	4463      	add	r3, ip
    63b6:	2200      	movs	r2, #0
    63b8:	705a      	strb	r2, [r3, #1]
		filemarks.fileMarkListAddr = aRegKrFid1PdsOps;
    63ba:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_KR_FID1_MAX_VALUE & 0x00FF);
    63bc:	3202      	adds	r2, #2
    63be:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_KR_Pds_Cb;
    63c0:	4a10      	ldr	r2, [pc, #64]	; (6404 <LORAReg_InitKR+0x2e4>)
		PDS_RegFile(PDS_FILE_REG_KR_06_IDX,filemarks);
    63c2:	9200      	str	r2, [sp, #0]
    63c4:	4910      	ldr	r1, [pc, #64]	; (6408 <LORAReg_InitKR+0x2e8>)
    63c6:	9a03      	ldr	r2, [sp, #12]
    63c8:	4b10      	ldr	r3, [pc, #64]	; (640c <LORAReg_InitKR+0x2ec>)
    63ca:	3004      	adds	r0, #4
    63cc:	4c10      	ldr	r4, [pc, #64]	; (6410 <LORAReg_InitKR+0x2f0>)
    63ce:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    63d0:	2408      	movs	r4, #8
    63d2:	e73d      	b.n	6250 <LORAReg_InitKR+0x130>
    63d4:	20001408 	.word	0x20001408
    63d8:	20001404 	.word	0x20001404
    63dc:	0000a0dd 	.word	0x0000a0dd
    63e0:	0000a4a5 	.word	0x0000a4a5
    63e4:	0000a779 	.word	0x0000a779
    63e8:	0001e380 	.word	0x0001e380
    63ec:	00016225 	.word	0x00016225
    63f0:	0001e35c 	.word	0x0001e35c
    63f4:	0001e388 	.word	0x0001e388
    63f8:	0000020b 	.word	0x0000020b
    63fc:	0000020e 	.word	0x0000020e
    6400:	00000212 	.word	0x00000212
    6404:	0000611d 	.word	0x0000611d
    6408:	200011fc 	.word	0x200011fc
    640c:	0001e3b8 	.word	0x0001e3b8
    6410:	0000ae65 	.word	0x0000ae65

00006414 <LorawanReg_NA_Pds_Cb>:

#if (ENABLE_PDS == 1)
void LorawanReg_NA_Pds_Cb(void)
{
	
}
    6414:	4770      	bx	lr
	...

00006418 <LORAReg_InitNA>:
{
    6418:	b5f0      	push	{r4, r5, r6, r7, lr}
    641a:	46de      	mov	lr, fp
    641c:	4657      	mov	r7, sl
    641e:	464e      	mov	r6, r9
    6420:	4645      	mov	r5, r8
    6422:	b5e0      	push	{r5, r6, r7, lr}
    6424:	b089      	sub	sp, #36	; 0x24
    6426:	9003      	str	r0, [sp, #12]
    RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_NA;
    6428:	4c7d      	ldr	r4, [pc, #500]	; (6620 <LORAReg_InitNA+0x208>)
    642a:	2702      	movs	r7, #2
    642c:	2302      	movs	r3, #2
    642e:	469b      	mov	fp, r3
    6430:	2326      	movs	r3, #38	; 0x26
    6432:	54e7      	strb	r7, [r4, r3]
	RegParams.maxChannels = MAX_CHANNELS_T1;
    6434:	2248      	movs	r2, #72	; 0x48
    6436:	3304      	adds	r3, #4
    6438:	54e2      	strb	r2, [r4, r3]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_NA;
    643a:	3a41      	subs	r2, #65	; 0x41
    643c:	3b03      	subs	r3, #3
    643e:	54e2      	strb	r2, [r4, r3]
	RegParams.maxTxPwr = DEFAULT_EIRP_NA;
    6440:	3217      	adds	r2, #23
    6442:	3301      	adds	r3, #1
    6444:	54e2      	strb	r2, [r4, r3]
	RegParams.pChParams = &RegParams.cmnParams.paramsType1.chParams[0];
    6446:	0023      	movs	r3, r4
    6448:	33b3      	adds	r3, #179	; 0xb3
    644a:	0018      	movs	r0, r3
    644c:	2500      	movs	r5, #0
    644e:	7123      	strb	r3, [r4, #4]
    6450:	0a1b      	lsrs	r3, r3, #8
    6452:	7163      	strb	r3, [r4, #5]
    6454:	0c03      	lsrs	r3, r0, #16
    6456:	71a3      	strb	r3, [r4, #6]
    6458:	0e03      	lsrs	r3, r0, #24
    645a:	71e3      	strb	r3, [r4, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType1.DRParams[0];
    645c:	0026      	movs	r6, r4
    645e:	3643      	adds	r6, #67	; 0x43
    6460:	7026      	strb	r6, [r4, #0]
    6462:	0a33      	lsrs	r3, r6, #8
    6464:	7063      	strb	r3, [r4, #1]
    6466:	0c33      	lsrs	r3, r6, #16
    6468:	70a3      	strb	r3, [r4, #2]
    646a:	0e33      	lsrs	r3, r6, #24
    646c:	70e3      	strb	r3, [r4, #3]
	RegParams.MinNewChIndex = 0xFF;
    646e:	2321      	movs	r3, #33	; 0x21
    6470:	32e1      	adds	r2, #225	; 0xe1
    6472:	54e2      	strb	r2, [r4, r3]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_NA;
    6474:	3add      	subs	r2, #221	; 0xdd
    6476:	3b17      	subs	r3, #23
    6478:	54a3      	strb	r3, [r4, r2]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_NA;
    647a:	3a1a      	subs	r2, #26
    647c:	2108      	movs	r1, #8
    647e:	468c      	mov	ip, r1
    6480:	2123      	movs	r1, #35	; 0x23
    6482:	5462      	strb	r2, [r4, r1]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_NA;
    6484:	3983      	subs	r1, #131	; 0x83
    6486:	4688      	mov	r8, r1
    6488:	7721      	strb	r1, [r4, #28]
    648a:	2170      	movs	r1, #112	; 0x70
    648c:	7761      	strb	r1, [r4, #29]
    648e:	4661      	mov	r1, ip
    6490:	77a1      	strb	r1, [r4, #30]
    6492:	2137      	movs	r1, #55	; 0x37
    6494:	77e1      	strb	r1, [r4, #31]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_NA;
    6496:	3917      	subs	r1, #23
    6498:	2338      	movs	r3, #56	; 0x38
    649a:	5463      	strb	r3, [r4, r1]
	RegParams.minDataRate = MAC_DATARATE_MIN_NA;
    649c:	391c      	subs	r1, #28
    649e:	4689      	mov	r9, r1
    64a0:	3120      	adds	r1, #32
    64a2:	464b      	mov	r3, r9
    64a4:	5463      	strb	r3, [r4, r1]
	RegParams.maxDataRate = MAC_DATARATE_MAX_NA;
    64a6:	2325      	movs	r3, #37	; 0x25
    64a8:	54e5      	strb	r5, [r4, r3]
	RegParams.cmnParams.paramsType1.Max_125khzChan = MAX_CHANNELS_BANDWIDTH_125_AU_NA;
    64aa:	2354      	movs	r3, #84	; 0x54
    64ac:	33ff      	adds	r3, #255	; 0xff
    64ae:	311c      	adds	r1, #28
    64b0:	54e1      	strb	r1, [r4, r3]
	RegParams.cmnParams.paramsType1.Max_500khzChan = MAX_CHANNELS_BANDWIDTH_500_AU_NA;
    64b2:	3301      	adds	r3, #1
    64b4:	54e2      	strb	r2, [r4, r3]
	RegParams.cmnParams.paramsType1.minTxDR = DR0;
    64b6:	2350      	movs	r3, #80	; 0x50
    64b8:	33ff      	adds	r3, #255	; 0xff
    64ba:	54e5      	strb	r5, [r4, r3]
	RegParams.cmnParams.paramsType1.maxTxDR = DR4;
    64bc:	3301      	adds	r3, #1
    64be:	4649      	mov	r1, r9
    64c0:	54e1      	strb	r1, [r4, r3]
	RegParams.cmnParams.paramsType1.minRxDR = DR8;
    64c2:	2352      	movs	r3, #82	; 0x52
    64c4:	33ff      	adds	r3, #255	; 0xff
    64c6:	54e2      	strb	r2, [r4, r3]
	RegParams.cmnParams.paramsType1.maxRxDR = DR13;
    64c8:	3b45      	subs	r3, #69	; 0x45
    64ca:	3bff      	subs	r3, #255	; 0xff
    64cc:	324b      	adds	r2, #75	; 0x4b
    64ce:	32ff      	adds	r2, #255	; 0xff
    64d0:	54a3      	strb	r3, [r4, r2]
	RegParams.cmnParams.paramsType1.RxParamWindowOffset1 = 10;
    64d2:	2256      	movs	r2, #86	; 0x56
    64d4:	32ff      	adds	r2, #255	; 0xff
    64d6:	230a      	movs	r3, #10
    64d8:	54a3      	strb	r3, [r4, r2]
	RegParams.pJoinDutyCycleTimer = &RegParams.joinDutyCycleTimer;
    64da:	0022      	movs	r2, r4
    64dc:	3234      	adds	r2, #52	; 0x34
    64de:	7522      	strb	r2, [r4, #20]
    64e0:	0a13      	lsrs	r3, r2, #8
    64e2:	7563      	strb	r3, [r4, #21]
    64e4:	0c13      	lsrs	r3, r2, #16
    64e6:	75a3      	strb	r3, [r4, #22]
    64e8:	0e12      	lsrs	r2, r2, #24
    64ea:	75e2      	strb	r2, [r4, #23]
	RegParams.pJoinBackoffTimer = &RegParams.joinBackoffTimer;
    64ec:	0022      	movs	r2, r4
    64ee:	323d      	adds	r2, #61	; 0x3d
    64f0:	7622      	strb	r2, [r4, #24]
    64f2:	0a13      	lsrs	r3, r2, #8
    64f4:	7663      	strb	r3, [r4, #25]
    64f6:	0c13      	lsrs	r3, r2, #16
    64f8:	76a3      	strb	r3, [r4, #26]
    64fa:	0e12      	lsrs	r2, r2, #24
    64fc:	76e2      	strb	r2, [r4, #27]
	RegParams.cmnParams.paramsType1.UpStreamCh0Freq = UPSTREAM_CH0_NA;
    64fe:	2360      	movs	r3, #96	; 0x60
    6500:	2244      	movs	r2, #68	; 0x44
    6502:	32ff      	adds	r2, #255	; 0xff
    6504:	54a3      	strb	r3, [r4, r2]
    6506:	0022      	movs	r2, r4
    6508:	3244      	adds	r2, #68	; 0x44
    650a:	32ff      	adds	r2, #255	; 0xff
    650c:	2301      	movs	r3, #1
    650e:	7053      	strb	r3, [r2, #1]
    6510:	2338      	movs	r3, #56	; 0x38
    6512:	425b      	negs	r3, r3
    6514:	7093      	strb	r3, [r2, #2]
    6516:	2335      	movs	r3, #53	; 0x35
    6518:	70d3      	strb	r3, [r2, #3]
	RegParams.cmnParams.paramsType1.UpStreamCh64Freq = UPSTREAM_CH64_NA;
    651a:	2340      	movs	r3, #64	; 0x40
    651c:	425b      	negs	r3, r3
    651e:	2248      	movs	r2, #72	; 0x48
    6520:	32ff      	adds	r2, #255	; 0xff
    6522:	54a3      	strb	r3, [r4, r2]
    6524:	0022      	movs	r2, r4
    6526:	3248      	adds	r2, #72	; 0x48
    6528:	32ff      	adds	r2, #255	; 0xff
    652a:	2351      	movs	r3, #81	; 0x51
    652c:	425b      	negs	r3, r3
    652e:	7053      	strb	r3, [r2, #1]
    6530:	232e      	movs	r3, #46	; 0x2e
    6532:	425b      	negs	r3, r3
    6534:	7093      	strb	r3, [r2, #2]
    6536:	2335      	movs	r3, #53	; 0x35
    6538:	70d3      	strb	r3, [r2, #3]
	RegParams.cmnParams.paramsType1.DownStreamCh0Freq = DOWNSTREAM_CH0_NA;
    653a:	224c      	movs	r2, #76	; 0x4c
    653c:	32ff      	adds	r2, #255	; 0xff
    653e:	4643      	mov	r3, r8
    6540:	54a3      	strb	r3, [r4, r2]
    6542:	0022      	movs	r2, r4
    6544:	324c      	adds	r2, #76	; 0x4c
    6546:	32ff      	adds	r2, #255	; 0xff
    6548:	2370      	movs	r3, #112	; 0x70
    654a:	7053      	strb	r3, [r2, #1]
    654c:	4663      	mov	r3, ip
    654e:	7093      	strb	r3, [r2, #2]
    6550:	2337      	movs	r3, #55	; 0x37
    6552:	70d3      	strb	r3, [r2, #3]
	RegParams.Rx1DrOffset = 3;
    6554:	2303      	movs	r3, #3
    6556:	222c      	movs	r2, #44	; 0x2c
    6558:	54a3      	strb	r3, [r4, r2]
	RegParams.maxTxPwrIndx = 10;
    655a:	3201      	adds	r2, #1
    655c:	230a      	movs	r3, #10
    655e:	54a3      	strb	r3, [r4, r2]
	RegParams.cmnParams.paramsType1.lastUsedSB = 0;
    6560:	2358      	movs	r3, #88	; 0x58
    6562:	33ff      	adds	r3, #255	; 0xff
    6564:	54e5      	strb	r5, [r4, r3]
	RegParams.pJoinBackoffTimer->timerId = regTimerId[0];
    6566:	4b2f      	ldr	r3, [pc, #188]	; (6624 <LORAReg_InitNA+0x20c>)
    6568:	781a      	ldrb	r2, [r3, #0]
    656a:	4694      	mov	ip, r2
    656c:	223d      	movs	r2, #61	; 0x3d
    656e:	4661      	mov	r1, ip
    6570:	54a1      	strb	r1, [r4, r2]
	RegParams.pJoinDutyCycleTimer->timerId = regTimerId[1];
    6572:	785a      	ldrb	r2, [r3, #1]
    6574:	233c      	movs	r3, #60	; 0x3c
    6576:	54e2      	strb	r2, [r4, r3]
	RegParams.pJoinDutyCycleTimer->remainingtime =0;
    6578:	2300      	movs	r3, #0
    657a:	2238      	movs	r2, #56	; 0x38
    657c:	54a3      	strb	r3, [r4, r2]
    657e:	2200      	movs	r2, #0
    6580:	3339      	adds	r3, #57	; 0x39
    6582:	54e2      	strb	r2, [r4, r3]
    6584:	3301      	adds	r3, #1
    6586:	54e2      	strb	r2, [r4, r3]
    6588:	3301      	adds	r3, #1
    658a:	54e2      	strb	r2, [r4, r3]
	RegParams.joinbccount =0;
    658c:	3307      	adds	r3, #7
    658e:	54e5      	strb	r5, [r4, r3]
	RegParams.joinDutyCycleTimeout =0;
    6590:	0023      	movs	r3, r4
    6592:	333e      	adds	r3, #62	; 0x3e
    6594:	701a      	strb	r2, [r3, #0]
    6596:	705a      	strb	r2, [r3, #1]
    6598:	709a      	strb	r2, [r3, #2]
    659a:	70da      	strb	r2, [r3, #3]
	RegParams.band = ismBand;
    659c:	232e      	movs	r3, #46	; 0x2e
    659e:	466a      	mov	r2, sp
    65a0:	7b12      	ldrb	r2, [r2, #12]
    65a2:	54e2      	strb	r2, [r4, r3]
	memcpy (RegParams.pChParams, DefaultChannels915, sizeof(DefaultChannels915) );
    65a4:	2290      	movs	r2, #144	; 0x90
    65a6:	4920      	ldr	r1, [pc, #128]	; (6628 <LORAReg_InitNA+0x210>)
    65a8:	4b20      	ldr	r3, [pc, #128]	; (662c <LORAReg_InitNA+0x214>)
    65aa:	4698      	mov	r8, r3
    65ac:	4798      	blx	r3
	memcpy (RegParams.pDrParams, DefaultDrParamsNA, sizeof(DefaultDrParamsNA) );
    65ae:	2270      	movs	r2, #112	; 0x70
    65b0:	491f      	ldr	r1, [pc, #124]	; (6630 <LORAReg_InitNA+0x218>)
    65b2:	0030      	movs	r0, r6
    65b4:	47c0      	blx	r8
	RegParams.cmnParams.paramsType1.alternativeChannel = 0;
    65b6:	23ab      	movs	r3, #171	; 0xab
    65b8:	005b      	lsls	r3, r3, #1
    65ba:	54e5      	strb	r5, [r4, r3]
	RegParams.regParamItems.fileid = PDS_FILE_REG_NA_03_IDX;
    65bc:	4b1d      	ldr	r3, [pc, #116]	; (6634 <LORAReg_InitNA+0x21c>)
    65be:	54e7      	strb	r7, [r4, r3]
	RegParams.regParamItems.ch_param_1_item_id = PDS_REG_NA_CH_PARAM;
    65c0:	2200      	movs	r2, #0
    65c2:	4b1d      	ldr	r3, [pc, #116]	; (6638 <LORAReg_InitNA+0x220>)
    65c4:	54e2      	strb	r2, [r4, r3]
    65c6:	18e3      	adds	r3, r4, r3
    65c8:	465a      	mov	r2, fp
    65ca:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.ch_param_2_item_id = 0;
    65cc:	2200      	movs	r2, #0
    65ce:	2384      	movs	r3, #132	; 0x84
    65d0:	009b      	lsls	r3, r3, #2
    65d2:	54e2      	strb	r2, [r4, r3]
    65d4:	18e3      	adds	r3, r4, r3
    65d6:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.band_item_id = 0;
    65d8:	4b18      	ldr	r3, [pc, #96]	; (663c <LORAReg_InitNA+0x224>)
    65da:	54e2      	strb	r2, [r4, r3]
    65dc:	18e3      	adds	r3, r4, r3
    65de:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.lastUsedSB = PDS_REG_NA_LAST_USED_SB;
    65e0:	2383      	movs	r3, #131	; 0x83
    65e2:	009b      	lsls	r3, r3, #2
    65e4:	2201      	movs	r2, #1
    65e6:	54e2      	strb	r2, [r4, r3]
    65e8:	469c      	mov	ip, r3
    65ea:	4464      	add	r4, ip
    65ec:	465b      	mov	r3, fp
    65ee:	7063      	strb	r3, [r4, #1]
	filemarks.fileMarkListAddr = aRegNaPdsOps;
    65f0:	ab04      	add	r3, sp, #16
	filemarks.numItems =  (uint8_t)(PDS_REG_NA_MAX_VALUE & 0x00FF);
    65f2:	711f      	strb	r7, [r3, #4]
	filemarks.fIDcb = LorawanReg_NA_Pds_Cb;
    65f4:	4a12      	ldr	r2, [pc, #72]	; (6640 <LORAReg_InitNA+0x228>)
	PDS_RegFile(PDS_FILE_REG_NA_03_IDX,filemarks);
    65f6:	9200      	str	r2, [sp, #0]
    65f8:	4912      	ldr	r1, [pc, #72]	; (6644 <LORAReg_InitNA+0x22c>)
    65fa:	9a05      	ldr	r2, [sp, #20]
    65fc:	4b12      	ldr	r3, [pc, #72]	; (6648 <LORAReg_InitNA+0x230>)
    65fe:	2002      	movs	r0, #2
    6600:	4c12      	ldr	r4, [pc, #72]	; (664c <LORAReg_InitNA+0x234>)
    6602:	47a0      	blx	r4
    LORAREG_InitGetAttrFnPtrsNA();
    6604:	4b12      	ldr	r3, [pc, #72]	; (6650 <LORAReg_InitNA+0x238>)
    6606:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsNA();
    6608:	4b12      	ldr	r3, [pc, #72]	; (6654 <LORAReg_InitNA+0x23c>)
    660a:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsNA();
    660c:	4b12      	ldr	r3, [pc, #72]	; (6658 <LORAReg_InitNA+0x240>)
    660e:	4798      	blx	r3
}
    6610:	2008      	movs	r0, #8
    6612:	b009      	add	sp, #36	; 0x24
    6614:	bc3c      	pop	{r2, r3, r4, r5}
    6616:	4690      	mov	r8, r2
    6618:	4699      	mov	r9, r3
    661a:	46a2      	mov	sl, r4
    661c:	46ab      	mov	fp, r5
    661e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6620:	20001408 	.word	0x20001408
    6624:	20001404 	.word	0x20001404
    6628:	0001e3c8 	.word	0x0001e3c8
    662c:	00016225 	.word	0x00016225
    6630:	0001e458 	.word	0x0001e458
    6634:	0000020b 	.word	0x0000020b
    6638:	0000020e 	.word	0x0000020e
    663c:	00000212 	.word	0x00000212
    6640:	00006415 	.word	0x00006415
    6644:	20001200 	.word	0x20001200
    6648:	0001e4c8 	.word	0x0001e4c8
    664c:	0000ae65 	.word	0x0000ae65
    6650:	00009945 	.word	0x00009945
    6654:	0000a225 	.word	0x0000a225
    6658:	0000a50d 	.word	0x0000a50d

0000665c <InValidGetAttr>:
/****************************** FUNCTIONS *************************************/

StackRetStatus_t InValidGetAttr(LorawanRegionalAttributes_t attr, void * attrInput, void * attrOutput)
{
	return LORAWAN_INVALID_REQUEST;
}
    665c:	2015      	movs	r0, #21
    665e:	4770      	bx	lr

00006660 <InValidAttr>:

StackRetStatus_t InValidAttr(LorawanRegionalAttributes_t attr, void * attrInput)
{
	return LORAWAN_INVALID_REQUEST;
}
    6660:	2015      	movs	r0, #21
    6662:	4770      	bx	lr

00006664 <LORAREG_GetAttr_MaxChannel>:
#endif


static StackRetStatus_t LORAREG_GetAttr_MaxChannel(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.maxChannels;
    6664:	232a      	movs	r3, #42	; 0x2a
    6666:	4902      	ldr	r1, [pc, #8]	; (6670 <LORAREG_GetAttr_MaxChannel+0xc>)
    6668:	5ccb      	ldrb	r3, [r1, r3]
    666a:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    666c:	2008      	movs	r0, #8
    666e:	4770      	bx	lr
    6670:	20001408 	.word	0x20001408

00006674 <LORAREG_GetAttr_MinNewChIndex>:


static StackRetStatus_t LORAREG_GetAttr_MinNewChIndex(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	*(uint8_t *)attrOutput = (uint8_t)RegParams.MinNewChIndex;
    6674:	4905      	ldr	r1, [pc, #20]	; (668c <LORAREG_GetAttr_MinNewChIndex+0x18>)
    6676:	2321      	movs	r3, #33	; 0x21
    6678:	5cc8      	ldrb	r0, [r1, r3]
    667a:	7010      	strb	r0, [r2, #0]
	if(RegParams.MinNewChIndex == 0xFF)
    667c:	5ccb      	ldrb	r3, [r1, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    667e:	2008      	movs	r0, #8
	if(RegParams.MinNewChIndex == 0xFF)
    6680:	2bff      	cmp	r3, #255	; 0xff
    6682:	d000      	beq.n	6686 <LORAREG_GetAttr_MinNewChIndex+0x12>
	{
		result = LORAWAN_INVALID_PARAMETER;
	}
	
	return result;
}
    6684:	4770      	bx	lr
		result = LORAWAN_INVALID_PARAMETER;
    6686:	3002      	adds	r0, #2
    6688:	e7fc      	b.n	6684 <LORAREG_GetAttr_MinNewChIndex+0x10>
    668a:	46c0      	nop			; (mov r8, r8)
    668c:	20001408 	.word	0x20001408

00006690 <LORAREG_GetAttr_DefRx1DataRate>:
}
#endif

static StackRetStatus_t LORAREG_GetAttr_DefRx1DataRate(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.DefRx1DataRate;
    6690:	2322      	movs	r3, #34	; 0x22
    6692:	4902      	ldr	r1, [pc, #8]	; (669c <LORAREG_GetAttr_DefRx1DataRate+0xc>)
    6694:	5ccb      	ldrb	r3, [r1, r3]
    6696:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    6698:	2008      	movs	r0, #8
    669a:	4770      	bx	lr
    669c:	20001408 	.word	0x20001408

000066a0 <LORAREG_GetAttr_DefRx2DataRate>:

static StackRetStatus_t LORAREG_GetAttr_DefRx2DataRate(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.DefRx2DataRate;
    66a0:	2323      	movs	r3, #35	; 0x23
    66a2:	4902      	ldr	r1, [pc, #8]	; (66ac <LORAREG_GetAttr_DefRx2DataRate+0xc>)
    66a4:	5ccb      	ldrb	r3, [r1, r3]
    66a6:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    66a8:	2008      	movs	r0, #8
    66aa:	4770      	bx	lr
    66ac:	20001408 	.word	0x20001408

000066b0 <LORAREG_GetAttr_RegFeatures>:
	return LORAWAN_SUCCESS;
}

static StackRetStatus_t LORAREG_GetAttr_RegFeatures(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint32_t *)attrOutput = RegParams.FeaturesSupport;
    66b0:	2320      	movs	r3, #32
    66b2:	4902      	ldr	r1, [pc, #8]	; (66bc <LORAREG_GetAttr_RegFeatures+0xc>)
    66b4:	5ccb      	ldrb	r3, [r1, r3]
    66b6:	6013      	str	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    66b8:	2008      	movs	r0, #8
    66ba:	4770      	bx	lr
    66bc:	20001408 	.word	0x20001408

000066c0 <LORAREG_GetAttr_DataRange>:

static StackRetStatus_t LORAREG_GetAttr_DataRange(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
    66c0:	b530      	push	{r4, r5, lr}
    66c2:	b083      	sub	sp, #12
    66c4:	0015      	movs	r5, r2
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint8_t  channelId;
	ValChId_t valChid;
	valChid.channelIndex = *(uint8_t *)attrInput;
    66c6:	780c      	ldrb	r4, [r1, #0]
    66c8:	a901      	add	r1, sp, #4
    66ca:	700c      	strb	r4, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    66cc:	2301      	movs	r3, #1
    66ce:	704b      	strb	r3, [r1, #1]
	channelId = *(uint8_t *)attrInput;
	if (pValidateAttr[CHANNEL_ID](CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    66d0:	4b0d      	ldr	r3, [pc, #52]	; (6708 <LORAREG_GetAttr_DataRange+0x48>)
    66d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    66d4:	2015      	movs	r0, #21
    66d6:	4798      	blx	r3
    66d8:	2808      	cmp	r0, #8
    66da:	d004      	beq.n	66e6 <LORAREG_GetAttr_DataRange+0x26>
	{
	    *(uint8_t *)attrOutput = RegParams.pChParams[channelId].dataRange.value;
	}
	else
	{
		*(uint8_t *)attrOutput = 0xFF;
    66dc:	23ff      	movs	r3, #255	; 0xff
    66de:	702b      	strb	r3, [r5, #0]
	    result = LORAWAN_INVALID_PARAMETER;
    66e0:	200a      	movs	r0, #10
	}
	return result;
}
    66e2:	b003      	add	sp, #12
    66e4:	bd30      	pop	{r4, r5, pc}
	    *(uint8_t *)attrOutput = RegParams.pChParams[channelId].dataRange.value;
    66e6:	4909      	ldr	r1, [pc, #36]	; (670c <LORAREG_GetAttr_DataRange+0x4c>)
    66e8:	790b      	ldrb	r3, [r1, #4]
    66ea:	794a      	ldrb	r2, [r1, #5]
    66ec:	0212      	lsls	r2, r2, #8
    66ee:	4313      	orrs	r3, r2
    66f0:	798a      	ldrb	r2, [r1, #6]
    66f2:	0412      	lsls	r2, r2, #16
    66f4:	431a      	orrs	r2, r3
    66f6:	79cb      	ldrb	r3, [r1, #7]
    66f8:	061b      	lsls	r3, r3, #24
    66fa:	431a      	orrs	r2, r3
    66fc:	0063      	lsls	r3, r4, #1
    66fe:	189b      	adds	r3, r3, r2
    6700:	785b      	ldrb	r3, [r3, #1]
    6702:	702b      	strb	r3, [r5, #0]
    6704:	e7ed      	b.n	66e2 <LORAREG_GetAttr_DataRange+0x22>
    6706:	46c0      	nop			; (mov r8, r8)
    6708:	20000e04 	.word	0x20000e04
    670c:	20001408 	.word	0x20001408

00006710 <LORAREG_GetAttr_ChIdStatus>:
}
#endif


static StackRetStatus_t LORAREG_GetAttr_ChIdStatus(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
    6710:	b530      	push	{r4, r5, lr}
    6712:	b083      	sub	sp, #12
    6714:	0015      	movs	r5, r2
	StackRetStatus_t result = LORAWAN_SUCCESS;
	ValChId_t val_chid;
	uint8_t  channelId;
	channelId = *(uint8_t *)attrInput;
    6716:	780c      	ldrb	r4, [r1, #0]
	val_chid.channelIndex = *(uint8_t *)attrInput;
    6718:	a901      	add	r1, sp, #4
    671a:	700c      	strb	r4, [r1, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    671c:	2301      	movs	r3, #1
    671e:	704b      	strb	r3, [r1, #1]
	
	if (pValidateAttr[CHANNEL_ID](CHANNEL_ID, &val_chid) == LORAWAN_SUCCESS)
    6720:	4b0c      	ldr	r3, [pc, #48]	; (6754 <LORAREG_GetAttr_ChIdStatus+0x44>)
    6722:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    6724:	2015      	movs	r0, #21
    6726:	4798      	blx	r3
    6728:	2808      	cmp	r0, #8
    672a:	d004      	beq.n	6736 <LORAREG_GetAttr_ChIdStatus+0x26>
	{
		*(uint8_t *)attrOutput = RegParams.pChParams[channelId].status;
	}
	else
	{
		*(uint8_t *)attrOutput = DISABLED;
    672c:	2300      	movs	r3, #0
    672e:	702b      	strb	r3, [r5, #0]
		result = LORAWAN_INVALID_PARAMETER;
    6730:	200a      	movs	r0, #10
	}
	return result;
}
    6732:	b003      	add	sp, #12
    6734:	bd30      	pop	{r4, r5, pc}
		*(uint8_t *)attrOutput = RegParams.pChParams[channelId].status;
    6736:	4908      	ldr	r1, [pc, #32]	; (6758 <LORAREG_GetAttr_ChIdStatus+0x48>)
    6738:	790a      	ldrb	r2, [r1, #4]
    673a:	794b      	ldrb	r3, [r1, #5]
    673c:	021b      	lsls	r3, r3, #8
    673e:	4313      	orrs	r3, r2
    6740:	798a      	ldrb	r2, [r1, #6]
    6742:	0412      	lsls	r2, r2, #16
    6744:	4313      	orrs	r3, r2
    6746:	79ca      	ldrb	r2, [r1, #7]
    6748:	0612      	lsls	r2, r2, #24
    674a:	431a      	orrs	r2, r3
    674c:	0064      	lsls	r4, r4, #1
    674e:	5ca3      	ldrb	r3, [r4, r2]
    6750:	702b      	strb	r3, [r5, #0]
    6752:	e7ee      	b.n	6732 <LORAREG_GetAttr_ChIdStatus+0x22>
    6754:	20000e04 	.word	0x20000e04
    6758:	20001408 	.word	0x20001408

0000675c <LORAREG_GetAttr_DutyCycleT1>:

#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t LORAREG_GetAttr_DutyCycleT1(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = UINT16_MAX;
    675c:	2301      	movs	r3, #1
    675e:	425b      	negs	r3, r3
    6760:	8013      	strh	r3, [r2, #0]
	return LORAWAN_INVALID_PARAMETER;
}
    6762:	200a      	movs	r0, #10
    6764:	4770      	bx	lr

00006766 <LORAREG_GetAttr_MinDutyCycleTimer>:
#endif

#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t LORAREG_GetAttr_MinDutyCycleTimer(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint32_t *)attrOutput = UINT32_MAX;
    6766:	2301      	movs	r3, #1
    6768:	425b      	negs	r3, r3
    676a:	6013      	str	r3, [r2, #0]
	return LORAWAN_INVALID_PARAMETER;
}
    676c:	200a      	movs	r0, #10
    676e:	4770      	bx	lr

00006770 <LORAREG_GetAttr_MacRecvDelay1>:
#endif

static StackRetStatus_t LORAREG_GetAttr_MacRecvDelay1(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = RECEIVE_DELAY1;
    6770:	23fa      	movs	r3, #250	; 0xfa
    6772:	009b      	lsls	r3, r3, #2
    6774:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    6776:	2008      	movs	r0, #8
    6778:	4770      	bx	lr

0000677a <LORAREG_GetAttr_MacRecvDelay2>:

static StackRetStatus_t LORAREG_GetAttr_MacRecvDelay2(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = RECEIVE_DELAY2;
    677a:	23fa      	movs	r3, #250	; 0xfa
    677c:	00db      	lsls	r3, r3, #3
    677e:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    6780:	2008      	movs	r0, #8
    6782:	4770      	bx	lr

00006784 <LORAREG_GetAttr_MacJoinAcptDelay1>:

static StackRetStatus_t LORAREG_GetAttr_MacJoinAcptDelay1(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = JOIN_ACCEPT_DELAY1;
    6784:	4b01      	ldr	r3, [pc, #4]	; (678c <LORAREG_GetAttr_MacJoinAcptDelay1+0x8>)
    6786:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    6788:	2008      	movs	r0, #8
    678a:	4770      	bx	lr
    678c:	00001388 	.word	0x00001388

00006790 <LORAREG_GetAttr_MacJoinAcptDelay2>:

static StackRetStatus_t LORAREG_GetAttr_MacJoinAcptDelay2(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = JOIN_ACCEPT_DELAY2;
    6790:	4b01      	ldr	r3, [pc, #4]	; (6798 <LORAREG_GetAttr_MacJoinAcptDelay2+0x8>)
    6792:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    6794:	2008      	movs	r0, #8
    6796:	4770      	bx	lr
    6798:	00001770 	.word	0x00001770

0000679c <LORAREG_GetAttr_MacAckTimeout>:

static StackRetStatus_t LORAREG_GetAttr_MacAckTimeout(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = ACK_TIMEOUT;
    679c:	23fa      	movs	r3, #250	; 0xfa
    679e:	00db      	lsls	r3, r3, #3
    67a0:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    67a2:	2008      	movs	r0, #8
    67a4:	4770      	bx	lr

000067a6 <LORAREG_GetAttr_MacAdrAckDelay>:

static StackRetStatus_t LORAREG_GetAttr_MacAdrAckDelay(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = ADR_ACK_DELAY;
    67a6:	2320      	movs	r3, #32
    67a8:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    67aa:	2008      	movs	r0, #8
    67ac:	4770      	bx	lr

000067ae <LORAREG_GetAttr_MacAdrAckLimit>:

static StackRetStatus_t LORAREG_GetAttr_MacAdrAckLimit(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = ADR_ACK_LIMIT;
    67ae:	2340      	movs	r3, #64	; 0x40
    67b0:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    67b2:	2008      	movs	r0, #8
    67b4:	4770      	bx	lr

000067b6 <LORAREG_GetAttr_MacMaxFcntGap>:

static StackRetStatus_t LORAREG_GetAttr_MacMaxFcntGap(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = MAX_FCNT_GAP;
    67b6:	2380      	movs	r3, #128	; 0x80
    67b8:	01db      	lsls	r3, r3, #7
    67ba:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    67bc:	2008      	movs	r0, #8
    67be:	4770      	bx	lr

000067c0 <LORAREG_GetAttr_RegDefTxPwr>:

static StackRetStatus_t LORAREG_GetAttr_RegDefTxPwr(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.MacTxPower;
    67c0:	2327      	movs	r3, #39	; 0x27
    67c2:	4902      	ldr	r1, [pc, #8]	; (67cc <LORAREG_GetAttr_RegDefTxPwr+0xc>)
    67c4:	5ccb      	ldrb	r3, [r1, r3]
    67c6:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    67c8:	2008      	movs	r0, #8
    67ca:	4770      	bx	lr
    67cc:	20001408 	.word	0x20001408

000067d0 <LORAREG_GetAttr_RegDefTxDR>:

static StackRetStatus_t LORAREG_GetAttr_RegDefTxDR(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.TxCurDataRate;
    67d0:	2326      	movs	r3, #38	; 0x26
    67d2:	4902      	ldr	r1, [pc, #8]	; (67dc <LORAREG_GetAttr_RegDefTxDR+0xc>)
    67d4:	5ccb      	ldrb	r3, [r1, r3]
    67d6:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    67d8:	2008      	movs	r0, #8
    67da:	4770      	bx	lr
    67dc:	20001408 	.word	0x20001408

000067e0 <LORAREG_GetAttr_CurChIndx>:

static StackRetStatus_t LORAREG_GetAttr_CurChIndx(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.lastUsedChannelIndex;
    67e0:	232f      	movs	r3, #47	; 0x2f
    67e2:	4902      	ldr	r1, [pc, #8]	; (67ec <LORAREG_GetAttr_CurChIndx+0xc>)
    67e4:	5ccb      	ldrb	r3, [r1, r3]
    67e6:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    67e8:	2008      	movs	r0, #8
    67ea:	4770      	bx	lr
    67ec:	20001408 	.word	0x20001408

000067f0 <LORAREG_GetAttr_DefLBTParams>:
static StackRetStatus_t LORAREG_GetAttr_DefLBTParams(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	LorawanLBTParams_t* lorawanLBTParams;
	lorawanLBTParams = (LorawanLBTParams_t *)attrOutput;
			
	lorawanLBTParams->lbtNumOfSamples	= RegParams.cmnParams.paramsType2.LBT_RSSISamplesCount;
    67f0:	4b09      	ldr	r3, [pc, #36]	; (6818 <LORAREG_GetAttr_DefLBTParams+0x28>)
    67f2:	21c0      	movs	r1, #192	; 0xc0
    67f4:	31ff      	adds	r1, #255	; 0xff
    67f6:	5c59      	ldrb	r1, [r3, r1]
    67f8:	7191      	strb	r1, [r2, #6]
	lorawanLBTParams->lbtScanPeriod		= RegParams.cmnParams.paramsType2.LBTScanPeriod;
    67fa:	21be      	movs	r1, #190	; 0xbe
    67fc:	31ff      	adds	r1, #255	; 0xff
    67fe:	5c59      	ldrb	r1, [r3, r1]
    6800:	8011      	strh	r1, [r2, #0]
	lorawanLBTParams->lbtThreshold		= RegParams.cmnParams.paramsType2.LBTSignalThreshold;
    6802:	21df      	movs	r1, #223	; 0xdf
    6804:	0049      	lsls	r1, r1, #1
    6806:	565b      	ldrsb	r3, [r3, r1]
    6808:	8053      	strh	r3, [r2, #2]
	lorawanLBTParams->lbtTransmitOn		= LBT_ENABLE;
    680a:	2301      	movs	r3, #1
    680c:	71d3      	strb	r3, [r2, #7]
	lorawanLBTParams->maxRetryChannels	= LBT_MAX_RETRY_CHANNELS;
    680e:	3304      	adds	r3, #4
    6810:	8093      	strh	r3, [r2, #4]
	return 0;
}
    6812:	2000      	movs	r0, #0
    6814:	4770      	bx	lr
    6816:	46c0      	nop			; (mov r8, r8)
    6818:	20001408 	.word	0x20001408

0000681c <LORAREG_GetAttr_FreqT1>:
{
    681c:	b530      	push	{r4, r5, lr}
	channelId = *(uint8_t *)attrInput;
    681e:	780b      	ldrb	r3, [r1, #0]
	if(channelId > RegParams.maxChannels)
    6820:	212a      	movs	r1, #42	; 0x2a
    6822:	4820      	ldr	r0, [pc, #128]	; (68a4 <LORAREG_GetAttr_FreqT1+0x88>)
    6824:	5641      	ldrsb	r1, [r0, r1]
		return LORAWAN_INVALID_PARAMETER;
    6826:	200a      	movs	r0, #10
	if(channelId > RegParams.maxChannels)
    6828:	428b      	cmp	r3, r1
    682a:	dc39      	bgt.n	68a0 <LORAREG_GetAttr_FreqT1+0x84>
	if (channelId < RegParams.cmnParams.paramsType1.Max_125khzChan)
    682c:	2054      	movs	r0, #84	; 0x54
    682e:	30ff      	adds	r0, #255	; 0xff
    6830:	4c1c      	ldr	r4, [pc, #112]	; (68a4 <LORAREG_GetAttr_FreqT1+0x88>)
    6832:	5c24      	ldrb	r4, [r4, r0]
    6834:	42a3      	cmp	r3, r4
    6836:	d31c      	bcc.n	6872 <LORAREG_GetAttr_FreqT1+0x56>
		result = LORAWAN_INVALID_PARAMETER;
    6838:	200a      	movs	r0, #10
	else if ( (channelId < RegParams.maxChannels) && (channelId >= RegParams.cmnParams.paramsType1.Max_125khzChan) )
    683a:	428b      	cmp	r3, r1
    683c:	da30      	bge.n	68a0 <LORAREG_GetAttr_FreqT1+0x84>
static uint32_t GenerateFrequency2 (uint8_t channelIndex)
{
    uint32_t channelFrequency;

    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
	                   FREQ_1600KHZ * (channelIndex - RegParams.cmnParams.paramsType1.Max_125khzChan);
    683e:	1b1b      	subs	r3, r3, r4
    6840:	4919      	ldr	r1, [pc, #100]	; (68a8 <LORAREG_GetAttr_FreqT1+0x8c>)
    6842:	434b      	muls	r3, r1
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
    6844:	4c17      	ldr	r4, [pc, #92]	; (68a4 <LORAREG_GetAttr_FreqT1+0x88>)
    6846:	2148      	movs	r1, #72	; 0x48
    6848:	31ff      	adds	r1, #255	; 0xff
    684a:	5c61      	ldrb	r1, [r4, r1]
    684c:	303f      	adds	r0, #63	; 0x3f
    684e:	30ff      	adds	r0, #255	; 0xff
    6850:	5c20      	ldrb	r0, [r4, r0]
    6852:	0200      	lsls	r0, r0, #8
    6854:	4301      	orrs	r1, r0
    6856:	204a      	movs	r0, #74	; 0x4a
    6858:	30ff      	adds	r0, #255	; 0xff
    685a:	5c20      	ldrb	r0, [r4, r0]
    685c:	0400      	lsls	r0, r0, #16
    685e:	4308      	orrs	r0, r1
    6860:	21a5      	movs	r1, #165	; 0xa5
    6862:	0049      	lsls	r1, r1, #1
    6864:	5c61      	ldrb	r1, [r4, r1]
    6866:	0609      	lsls	r1, r1, #24
    6868:	4301      	orrs	r1, r0
    686a:	1859      	adds	r1, r3, r1
		*(uint32_t *)attrOutput = GenerateFrequency2 (channelId);
    686c:	6011      	str	r1, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    686e:	2008      	movs	r0, #8
		*(uint32_t *)attrOutput = GenerateFrequency2 (channelId);
    6870:	e016      	b.n	68a0 <LORAREG_GetAttr_FreqT1+0x84>
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh0Freq + FREQ_200KHZ * channelIndex;
    6872:	4c0c      	ldr	r4, [pc, #48]	; (68a4 <LORAREG_GetAttr_FreqT1+0x88>)
    6874:	2144      	movs	r1, #68	; 0x44
    6876:	31ff      	adds	r1, #255	; 0xff
    6878:	5c61      	ldrb	r1, [r4, r1]
    687a:	380f      	subs	r0, #15
    687c:	5c20      	ldrb	r0, [r4, r0]
    687e:	0200      	lsls	r0, r0, #8
    6880:	4308      	orrs	r0, r1
    6882:	2146      	movs	r1, #70	; 0x46
    6884:	31ff      	adds	r1, #255	; 0xff
    6886:	5c61      	ldrb	r1, [r4, r1]
    6888:	0409      	lsls	r1, r1, #16
    688a:	4308      	orrs	r0, r1
    688c:	21a3      	movs	r1, #163	; 0xa3
    688e:	0049      	lsls	r1, r1, #1
    6890:	5c61      	ldrb	r1, [r4, r1]
    6892:	0609      	lsls	r1, r1, #24
    6894:	4301      	orrs	r1, r0
    6896:	4805      	ldr	r0, [pc, #20]	; (68ac <LORAREG_GetAttr_FreqT1+0x90>)
    6898:	4343      	muls	r3, r0
    689a:	18cb      	adds	r3, r1, r3
		*(uint32_t *)attrOutput = GenerateFrequency1 (channelId);
    689c:	6013      	str	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    689e:	2008      	movs	r0, #8
}
    68a0:	bd30      	pop	{r4, r5, pc}
    68a2:	46c0      	nop			; (mov r8, r8)
    68a4:	20001408 	.word	0x20001408
    68a8:	00186a00 	.word	0x00186a00
    68ac:	00030d40 	.word	0x00030d40

000068b0 <ValidateDataRateTxT1>:
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;

	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    68b0:	780a      	ldrb	r2, [r1, #0]
    68b2:	23a8      	movs	r3, #168	; 0xa8
    68b4:	005b      	lsls	r3, r3, #1
    68b6:	4903      	ldr	r1, [pc, #12]	; (68c4 <ValidateDataRateTxT1+0x14>)
    68b8:	5ccb      	ldrb	r3, [r1, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    68ba:	2008      	movs	r0, #8
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    68bc:	429a      	cmp	r2, r3
    68be:	d900      	bls.n	68c2 <ValidateDataRateTxT1+0x12>
	{
		result = LORAWAN_INVALID_PARAMETER;
    68c0:	3002      	adds	r0, #2
	}
	
	return result;
}
    68c2:	4770      	bx	lr
    68c4:	20001408 	.word	0x20001408

000068c8 <ValidateDataRateTxT2>:
#if (AS_BAND == 1 || JPN_BAND == 1)
static StackRetStatus_t ValidateDataRateTxT2(LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;
    68c8:	780b      	ldrb	r3, [r1, #0]
	
	if(dataRate > RegParams.minDataRate ||
    68ca:	2224      	movs	r2, #36	; 0x24
    68cc:	4908      	ldr	r1, [pc, #32]	; (68f0 <ValidateDataRateTxT2+0x28>)
    68ce:	5c8a      	ldrb	r2, [r1, r2]
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
	{
		result = LORAWAN_INVALID_PARAMETER;
    68d0:	200a      	movs	r0, #10
	if(dataRate > RegParams.minDataRate ||
    68d2:	429a      	cmp	r2, r3
    68d4:	d30a      	bcc.n	68ec <ValidateDataRateTxT2+0x24>
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    68d6:	22e1      	movs	r2, #225	; 0xe1
    68d8:	0052      	lsls	r2, r2, #1
    68da:	5c8a      	ldrb	r2, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    68dc:	3802      	subs	r0, #2
	if(dataRate > RegParams.minDataRate ||
    68de:	07d2      	lsls	r2, r2, #31
    68e0:	d504      	bpl.n	68ec <ValidateDataRateTxT2+0x24>
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    68e2:	2222      	movs	r2, #34	; 0x22
    68e4:	5c8a      	ldrb	r2, [r1, r2]
    68e6:	429a      	cmp	r2, r3
    68e8:	d900      	bls.n	68ec <ValidateDataRateTxT2+0x24>
		result = LORAWAN_INVALID_PARAMETER;
    68ea:	3002      	adds	r0, #2
	}
	
	return result;
}
    68ec:	4770      	bx	lr
    68ee:	46c0      	nop			; (mov r8, r8)
    68f0:	20001408 	.word	0x20001408

000068f4 <ValidateDataRateRxT1>:
#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateDataRateRxT1 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;
    68f4:	780b      	ldrb	r3, [r1, #0]

	if((dataRate > RegParams.cmnParams.paramsType1.maxRxDR) || (dataRate < RegParams.cmnParams.paramsType1.minRxDR) )
    68f6:	22a9      	movs	r2, #169	; 0xa9
    68f8:	0052      	lsls	r2, r2, #1
    68fa:	4906      	ldr	r1, [pc, #24]	; (6914 <ValidateDataRateRxT1+0x20>)
    68fc:	5c8a      	ldrb	r2, [r1, r2]
	{
		result = LORAWAN_INVALID_PARAMETER;
    68fe:	200a      	movs	r0, #10
	if((dataRate > RegParams.cmnParams.paramsType1.maxRxDR) || (dataRate < RegParams.cmnParams.paramsType1.minRxDR) )
    6900:	429a      	cmp	r2, r3
    6902:	d306      	bcc.n	6912 <ValidateDataRateRxT1+0x1e>
    6904:	2252      	movs	r2, #82	; 0x52
    6906:	32ff      	adds	r2, #255	; 0xff
    6908:	5c8a      	ldrb	r2, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    690a:	3802      	subs	r0, #2
	if((dataRate > RegParams.cmnParams.paramsType1.maxRxDR) || (dataRate < RegParams.cmnParams.paramsType1.minRxDR) )
    690c:	429a      	cmp	r2, r3
    690e:	d900      	bls.n	6912 <ValidateDataRateRxT1+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    6910:	3002      	adds	r0, #2
	}
	return result;
}
    6912:	4770      	bx	lr
    6914:	20001408 	.word	0x20001408

00006918 <ValidateDataRateRxT2>:
#if (AS_BAND == 1 || JPN_BAND == 1)
static StackRetStatus_t ValidateDataRateRxT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;
    6918:	780b      	ldrb	r3, [r1, #0]

    if(dataRate > RegParams.minDataRate || (
    691a:	2224      	movs	r2, #36	; 0x24
    691c:	4908      	ldr	r1, [pc, #32]	; (6940 <ValidateDataRateRxT2+0x28>)
    691e:	5c8a      	ldrb	r2, [r1, r2]
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
	{
		result = LORAWAN_INVALID_PARAMETER;
    6920:	200a      	movs	r0, #10
    if(dataRate > RegParams.minDataRate || (
    6922:	429a      	cmp	r2, r3
    6924:	d30a      	bcc.n	693c <ValidateDataRateRxT2+0x24>
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    6926:	22e1      	movs	r2, #225	; 0xe1
    6928:	0052      	lsls	r2, r2, #1
    692a:	5c8a      	ldrb	r2, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    692c:	3802      	subs	r0, #2
    if(dataRate > RegParams.minDataRate || (
    692e:	0792      	lsls	r2, r2, #30
    6930:	d504      	bpl.n	693c <ValidateDataRateRxT2+0x24>
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    6932:	2222      	movs	r2, #34	; 0x22
    6934:	5c8a      	ldrb	r2, [r1, r2]
    6936:	429a      	cmp	r2, r3
    6938:	d900      	bls.n	693c <ValidateDataRateRxT2+0x24>
		result = LORAWAN_INVALID_PARAMETER;
    693a:	3002      	adds	r0, #2
	}

	return result;
}
    693c:	4770      	bx	lr
    693e:	46c0      	nop			; (mov r8, r8)
    6940:	20001408 	.word	0x20001408

00006944 <ValidateChannelId>:
{
    StackRetStatus_t result = LORAWAN_SUCCESS;
	
    uint8_t channelId = *(uint8_t *)attrInput;
	
    if (channelId >= RegParams.maxChannels)
    6944:	780a      	ldrb	r2, [r1, #0]
    6946:	232a      	movs	r3, #42	; 0x2a
    6948:	4903      	ldr	r1, [pc, #12]	; (6958 <ValidateChannelId+0x14>)
    694a:	56cb      	ldrsb	r3, [r1, r3]
    StackRetStatus_t result = LORAWAN_SUCCESS;
    694c:	2008      	movs	r0, #8
    if (channelId >= RegParams.maxChannels)
    694e:	429a      	cmp	r2, r3
    6950:	db00      	blt.n	6954 <ValidateChannelId+0x10>
    {
        result = LORAWAN_INVALID_PARAMETER ;
    6952:	3002      	adds	r0, #2
    }
	
    return result;
}
    6954:	4770      	bx	lr
    6956:	46c0      	nop			; (mov r8, r8)
    6958:	20001408 	.word	0x20001408

0000695c <ValidateChannelIdT2>:
static StackRetStatus_t ValidateChannelIdT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
	ValChId_t val_chid;
	
	memcpy(&val_chid,attrInput,sizeof(ValChId_t));
    695c:	780b      	ldrb	r3, [r1, #0]
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    695e:	222a      	movs	r2, #42	; 0x2a
    6960:	4808      	ldr	r0, [pc, #32]	; (6984 <ValidateChannelIdT2+0x28>)
    6962:	5682      	ldrsb	r2, [r0, r2]
	 val_chid.channelIndex < RegParams.cmnParams.paramsType2.minNonDefChId))
	 {
		 retVal = LORAWAN_INVALID_PARAMETER;
    6964:	200a      	movs	r0, #10
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    6966:	4293      	cmp	r3, r2
    6968:	da0a      	bge.n	6980 <ValidateChannelIdT2+0x24>
    696a:	784a      	ldrb	r2, [r1, #1]
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    696c:	3802      	subs	r0, #2
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    696e:	2a00      	cmp	r2, #0
    6970:	d106      	bne.n	6980 <ValidateChannelIdT2+0x24>
	 val_chid.channelIndex < RegParams.cmnParams.paramsType2.minNonDefChId))
    6972:	32c1      	adds	r2, #193	; 0xc1
    6974:	32ff      	adds	r2, #255	; 0xff
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    6976:	4903      	ldr	r1, [pc, #12]	; (6984 <ValidateChannelIdT2+0x28>)
    6978:	5c8a      	ldrb	r2, [r1, r2]
    697a:	429a      	cmp	r2, r3
    697c:	d900      	bls.n	6980 <ValidateChannelIdT2+0x24>
		 retVal = LORAWAN_INVALID_PARAMETER;
    697e:	3002      	adds	r0, #2
	 }
	 return retVal;
}
    6980:	4770      	bx	lr
    6982:	46c0      	nop			; (mov r8, r8)
    6984:	20001408 	.word	0x20001408

00006988 <LORAREG_GetAttr_DutyCycleT2>:
{
    6988:	b530      	push	{r4, r5, lr}
    698a:	b083      	sub	sp, #12
    698c:	0014      	movs	r4, r2
	valChid.channelIndex = *(uint8_t *)attrInput;
    698e:	780d      	ldrb	r5, [r1, #0]
    6990:	a901      	add	r1, sp, #4
    6992:	700d      	strb	r5, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    6994:	2301      	movs	r3, #1
    6996:	704b      	strb	r3, [r1, #1]
    if (ValidateChannelIdT2(CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    6998:	2015      	movs	r0, #21
    699a:	4b0b      	ldr	r3, [pc, #44]	; (69c8 <LORAREG_GetAttr_DutyCycleT2+0x40>)
    699c:	4798      	blx	r3
    699e:	2808      	cmp	r0, #8
    69a0:	d002      	beq.n	69a8 <LORAREG_GetAttr_DutyCycleT2+0x20>
	    result = LORAWAN_INVALID_PARAMETER;
    69a2:	200a      	movs	r0, #10
}
    69a4:	b003      	add	sp, #12
    69a6:	bd30      	pop	{r4, r5, pc}
	    *(uint16_t *)attrOutput = RegParams.cmnParams.paramsType2.subBandDutyCycle[subBandId];
    69a8:	4a08      	ldr	r2, [pc, #32]	; (69cc <LORAREG_GetAttr_DutyCycleT2+0x44>)
	    subBandId = RegParams.cmnParams.paramsType2.othChParams[channelId].subBandId;
    69aa:	006b      	lsls	r3, r5, #1
    69ac:	195b      	adds	r3, r3, r5
    69ae:	009b      	lsls	r3, r3, #2
    69b0:	18d3      	adds	r3, r2, r3
    69b2:	33ab      	adds	r3, #171	; 0xab
	    *(uint16_t *)attrOutput = RegParams.cmnParams.paramsType2.subBandDutyCycle[subBandId];
    69b4:	781b      	ldrb	r3, [r3, #0]
    69b6:	33d4      	adds	r3, #212	; 0xd4
    69b8:	005b      	lsls	r3, r3, #1
    69ba:	18d2      	adds	r2, r2, r3
    69bc:	7951      	ldrb	r1, [r2, #5]
    69be:	7993      	ldrb	r3, [r2, #6]
    69c0:	021b      	lsls	r3, r3, #8
    69c2:	430b      	orrs	r3, r1
    69c4:	8023      	strh	r3, [r4, #0]
    69c6:	e7ed      	b.n	69a4 <LORAREG_GetAttr_DutyCycleT2+0x1c>
    69c8:	0000695d 	.word	0x0000695d
    69cc:	20001408 	.word	0x20001408

000069d0 <LORAREG_GetAttr_MinMaxDr>:
{
    69d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    69d2:	4694      	mov	ip, r2
{
	uint8_t i;
	
	// after updating the data range of a channel we need to check if the minimum dataRange has changed or not.
	// The user cannot set the current data rate outside the range of the data range
	uint8_t minDataRate = RegParams.minDataRate;
    69d4:	4b1b      	ldr	r3, [pc, #108]	; (6a44 <LORAREG_GetAttr_MinMaxDr+0x74>)
    69d6:	2124      	movs	r1, #36	; 0x24
    69d8:	5c5c      	ldrb	r4, [r3, r1]
	uint8_t maxDataRate = RegParams.maxDataRate;
    69da:	3101      	adds	r1, #1
    69dc:	5c5f      	ldrb	r7, [r3, r1]

	for (i = 0; i < RegParams.maxChannels; i++)
    69de:	3105      	adds	r1, #5
    69e0:	565e      	ldrsb	r6, [r3, r1]
    69e2:	2e00      	cmp	r6, #0
    69e4:	dd28      	ble.n	6a38 <LORAREG_GetAttr_MinMaxDr+0x68>
	{
		if ( (RegParams.pChParams[i].dataRange.min < minDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    69e6:	0019      	movs	r1, r3
    69e8:	791d      	ldrb	r5, [r3, #4]
    69ea:	795b      	ldrb	r3, [r3, #5]
    69ec:	021b      	lsls	r3, r3, #8
    69ee:	432b      	orrs	r3, r5
    69f0:	798d      	ldrb	r5, [r1, #6]
    69f2:	042d      	lsls	r5, r5, #16
    69f4:	432b      	orrs	r3, r5
    69f6:	79cd      	ldrb	r5, [r1, #7]
    69f8:	062d      	lsls	r5, r5, #24
    69fa:	431d      	orrs	r5, r3
    69fc:	2100      	movs	r1, #0
    69fe:	e00b      	b.n	6a18 <LORAREG_GetAttr_MinMaxDr+0x48>
		{
			minDataRate = RegParams.pChParams[i].dataRange.min;
		}
		if ( (RegParams.pChParams[i].dataRange.max > maxDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    6a00:	7843      	ldrb	r3, [r0, #1]
    6a02:	091b      	lsrs	r3, r3, #4
    6a04:	42bb      	cmp	r3, r7
    6a06:	dd03      	ble.n	6a10 <LORAREG_GetAttr_MinMaxDr+0x40>
    6a08:	7800      	ldrb	r0, [r0, #0]
    6a0a:	2800      	cmp	r0, #0
    6a0c:	d000      	beq.n	6a10 <LORAREG_GetAttr_MinMaxDr+0x40>
		{
			maxDataRate = RegParams.pChParams[i].dataRange.max;
    6a0e:	001f      	movs	r7, r3
	for (i = 0; i < RegParams.maxChannels; i++)
    6a10:	3101      	adds	r1, #1
    6a12:	b2c9      	uxtb	r1, r1
    6a14:	42b1      	cmp	r1, r6
    6a16:	da0f      	bge.n	6a38 <LORAREG_GetAttr_MinMaxDr+0x68>
		if ( (RegParams.pChParams[i].dataRange.min < minDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    6a18:	0048      	lsls	r0, r1, #1
    6a1a:	1828      	adds	r0, r5, r0
    6a1c:	7843      	ldrb	r3, [r0, #1]
    6a1e:	071b      	lsls	r3, r3, #28
    6a20:	0f1b      	lsrs	r3, r3, #28
    6a22:	42a3      	cmp	r3, r4
    6a24:	daec      	bge.n	6a00 <LORAREG_GetAttr_MinMaxDr+0x30>
    6a26:	7802      	ldrb	r2, [r0, #0]
    6a28:	2a00      	cmp	r2, #0
    6a2a:	d0f1      	beq.n	6a10 <LORAREG_GetAttr_MinMaxDr+0x40>
			minDataRate = RegParams.pChParams[i].dataRange.min;
    6a2c:	001c      	movs	r4, r3
		if ( (RegParams.pChParams[i].dataRange.max > maxDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    6a2e:	7843      	ldrb	r3, [r0, #1]
    6a30:	091b      	lsrs	r3, r3, #4
    6a32:	42bb      	cmp	r3, r7
    6a34:	dceb      	bgt.n	6a0e <LORAREG_GetAttr_MinMaxDr+0x3e>
    6a36:	e7eb      	b.n	6a10 <LORAREG_GetAttr_MinMaxDr+0x40>
	memcpy(attrOutput,&minmaxDr,sizeof(MinMaxDr_t));
    6a38:	4663      	mov	r3, ip
    6a3a:	701c      	strb	r4, [r3, #0]
    6a3c:	705f      	strb	r7, [r3, #1]
}
    6a3e:	2008      	movs	r0, #8
    6a40:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6a42:	46c0      	nop			; (mov r8, r8)
    6a44:	20001408 	.word	0x20001408

00006a48 <ValidateChannelMaskCntl>:
#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateChannelMaskCntl (LorawanRegionalAttributes_t attr, void *attrInput)
{
    StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t channelMaskCntl = *(uint8_t *)attrInput;
    6a48:	780b      	ldrb	r3, [r1, #0]

    // 5 is RFU for channel mask for US
    if ((channelMaskCntl == 5) || (channelMaskCntl > 7))
    6a4a:	2b05      	cmp	r3, #5
    6a4c:	d004      	beq.n	6a58 <ValidateChannelMaskCntl+0x10>
    StackRetStatus_t result = LORAWAN_SUCCESS;
    6a4e:	2008      	movs	r0, #8
    if ((channelMaskCntl == 5) || (channelMaskCntl > 7))
    6a50:	2b07      	cmp	r3, #7
    6a52:	d900      	bls.n	6a56 <ValidateChannelMaskCntl+0xe>
    {
        result = LORAWAN_INVALID_PARAMETER;
    6a54:	3002      	adds	r0, #2
    }

    return result;
}
    6a56:	4770      	bx	lr
        result = LORAWAN_INVALID_PARAMETER;
    6a58:	200a      	movs	r0, #10
    6a5a:	e7fc      	b.n	6a56 <ValidateChannelMaskCntl+0xe>

00006a5c <ValidateTxPower>:
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint8_t txPowerNew = *(uint8_t *)attrInput;
	
	//if ((txPowerNew < 5) || (txPowerNew > 10) || (txPowerNew == 6))
	if (txPowerNew > RegParams.maxTxPwrIndx)
    6a5c:	780a      	ldrb	r2, [r1, #0]
    6a5e:	232d      	movs	r3, #45	; 0x2d
    6a60:	4903      	ldr	r1, [pc, #12]	; (6a70 <ValidateTxPower+0x14>)
    6a62:	56cb      	ldrsb	r3, [r1, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6a64:	2008      	movs	r0, #8
	if (txPowerNew > RegParams.maxTxPwrIndx)
    6a66:	429a      	cmp	r2, r3
    6a68:	dd00      	ble.n	6a6c <ValidateTxPower+0x10>
	{
		result = LORAWAN_INVALID_PARAMETER;
    6a6a:	3002      	adds	r0, #2
	}

	return result;
}
    6a6c:	4770      	bx	lr
    6a6e:	46c0      	nop			; (mov r8, r8)
    6a70:	20001408 	.word	0x20001408

00006a74 <ValidateChannelMask>:
 */
#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateChannelMask (LorawanRegionalAttributes_t attr, void *attrInput)
{
	return LORAWAN_SUCCESS;	
}
    6a74:	2008      	movs	r0, #8
    6a76:	4770      	bx	lr

00006a78 <ValidateChannelMaskT2>:
#endif

#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t ValidateChannelMaskT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
    6a78:	b530      	push	{r4, r5, lr}
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
	
	uint16_t channelMask = * (uint16_t *)attrInput;
    6a7a:	8809      	ldrh	r1, [r1, #0]
	
	if(channelMask != 0x0000U)
    6a7c:	2900      	cmp	r1, #0
    6a7e:	d020      	beq.n	6ac2 <ValidateChannelMaskT2+0x4a>
	{
		for(uint8_t i = 0; i< RegParams.maxChannels;i++)
    6a80:	232a      	movs	r3, #42	; 0x2a
    6a82:	4a11      	ldr	r2, [pc, #68]	; (6ac8 <ValidateChannelMaskT2+0x50>)
    6a84:	56d0      	ldrsb	r0, [r2, r3]
    6a86:	2800      	cmp	r0, #0
    6a88:	dd1b      	ble.n	6ac2 <ValidateChannelMaskT2+0x4a>
		{
			if(((channelMask && BIT0) == BIT0) && ((RegParams.pOtherChParams[i].parametersDefined & (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)) != (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)))
    6a8a:	7a14      	ldrb	r4, [r2, #8]
    6a8c:	7a53      	ldrb	r3, [r2, #9]
    6a8e:	021b      	lsls	r3, r3, #8
    6a90:	4323      	orrs	r3, r4
    6a92:	7a94      	ldrb	r4, [r2, #10]
    6a94:	0424      	lsls	r4, r4, #16
    6a96:	4323      	orrs	r3, r4
    6a98:	7ad4      	ldrb	r4, [r2, #11]
    6a9a:	0624      	lsls	r4, r4, #24
    6a9c:	431c      	orrs	r4, r3
    6a9e:	2300      	movs	r3, #0
    6aa0:	2503      	movs	r5, #3
    6aa2:	e004      	b.n	6aae <ValidateChannelMaskT2+0x36>
				retVal = LORAWAN_INVALID_PARAMETER;
				break;
			}
			else
			{
				channelMask = channelMask >> SHIFT1;
    6aa4:	0849      	lsrs	r1, r1, #1
		for(uint8_t i = 0; i< RegParams.maxChannels;i++)
    6aa6:	3301      	adds	r3, #1
    6aa8:	b2db      	uxtb	r3, r3
    6aaa:	4283      	cmp	r3, r0
    6aac:	da09      	bge.n	6ac2 <ValidateChannelMaskT2+0x4a>
			if(((channelMask && BIT0) == BIT0) && ((RegParams.pOtherChParams[i].parametersDefined & (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)) != (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)))
    6aae:	2900      	cmp	r1, #0
    6ab0:	d0f8      	beq.n	6aa4 <ValidateChannelMaskT2+0x2c>
    6ab2:	005a      	lsls	r2, r3, #1
    6ab4:	18d2      	adds	r2, r2, r3
    6ab6:	0092      	lsls	r2, r2, #2
    6ab8:	18a2      	adds	r2, r4, r2
    6aba:	7ad2      	ldrb	r2, [r2, #11]
    6abc:	402a      	ands	r2, r5
    6abe:	2a03      	cmp	r2, #3
    6ac0:	d0f0      	beq.n	6aa4 <ValidateChannelMaskT2+0x2c>
		////ChMask can be set to 0 if ChMaskCtrl is set to 6
		return retVal = LORAWAN_SUCCESS;
	}
	
	return retVal;
}
    6ac2:	2008      	movs	r0, #8
    6ac4:	bd30      	pop	{r4, r5, pc}
    6ac6:	46c0      	nop			; (mov r8, r8)
    6ac8:	20001408 	.word	0x20001408

00006acc <ValidateChannelMaskCntlT2>:
#endif

#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t ValidateChannelMaskCntlT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	uint8_t channelMaskCntl = * (uint16_t *)attrInput;
    6acc:	780b      	ldrb	r3, [r1, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6ace:	2008      	movs	r0, #8
	
    if ( (channelMaskCntl != 0) && (channelMaskCntl != 6) )
    6ad0:	2b00      	cmp	r3, #0
    6ad2:	d002      	beq.n	6ada <ValidateChannelMaskCntlT2+0xe>
    6ad4:	2b06      	cmp	r3, #6
    6ad6:	d001      	beq.n	6adc <ValidateChannelMaskCntlT2+0x10>
    {
	    result = LORAWAN_INVALID_PARAMETER;
    6ad8:	3002      	adds	r0, #2
    }
	return result;
}
    6ada:	4770      	bx	lr
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6adc:	2008      	movs	r0, #8
    6ade:	e7fc      	b.n	6ada <ValidateChannelMaskCntlT2+0xe>

00006ae0 <ValidateChMaskChCntlT2>:
{
    6ae0:	b510      	push	{r4, lr}
    6ae2:	b082      	sub	sp, #8
	ValChMaskCntl_t chMaskchCntl = * (ValChMaskCntl_t *)attrInput;
    6ae4:	ac01      	add	r4, sp, #4
    6ae6:	2204      	movs	r2, #4
    6ae8:	0020      	movs	r0, r4
    6aea:	4b0f      	ldr	r3, [pc, #60]	; (6b28 <ValidateChMaskChCntlT2+0x48>)
    6aec:	4798      	blx	r3
    if ( chMaskchCntl.chnlMask || chMaskchCntl.chnlMaskCntl )
    6aee:	8863      	ldrh	r3, [r4, #2]
    6af0:	2b00      	cmp	r3, #0
    6af2:	d104      	bne.n	6afe <ValidateChMaskChCntlT2+0x1e>
    6af4:	ab01      	add	r3, sp, #4
    6af6:	781a      	ldrb	r2, [r3, #0]
		return LORAWAN_INVALID_PARAMETER;
    6af8:	230a      	movs	r3, #10
    if ( chMaskchCntl.chnlMask || chMaskchCntl.chnlMaskCntl )
    6afa:	2a00      	cmp	r2, #0
    6afc:	d007      	beq.n	6b0e <ValidateChMaskChCntlT2+0x2e>
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    6afe:	466b      	mov	r3, sp
    6b00:	1d99      	adds	r1, r3, #6
    6b02:	201a      	movs	r0, #26
    6b04:	4b09      	ldr	r3, [pc, #36]	; (6b2c <ValidateChMaskChCntlT2+0x4c>)
    6b06:	4798      	blx	r3
			return LORAWAN_INVALID_PARAMETER;
    6b08:	230a      	movs	r3, #10
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    6b0a:	2808      	cmp	r0, #8
    6b0c:	d002      	beq.n	6b14 <ValidateChMaskChCntlT2+0x34>
}
    6b0e:	0018      	movs	r0, r3
    6b10:	b002      	add	sp, #8
    6b12:	bd10      	pop	{r4, pc}
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    6b14:	a901      	add	r1, sp, #4
    6b16:	3013      	adds	r0, #19
    6b18:	4b05      	ldr	r3, [pc, #20]	; (6b30 <ValidateChMaskChCntlT2+0x50>)
    6b1a:	4798      	blx	r3
    6b1c:	0003      	movs	r3, r0
    6b1e:	2808      	cmp	r0, #8
    6b20:	d0f5      	beq.n	6b0e <ValidateChMaskChCntlT2+0x2e>
			return LORAWAN_INVALID_PARAMETER;
    6b22:	230a      	movs	r3, #10
    6b24:	e7f3      	b.n	6b0e <ValidateChMaskChCntlT2+0x2e>
    6b26:	46c0      	nop			; (mov r8, r8)
    6b28:	00016225 	.word	0x00016225
    6b2c:	00006a79 	.word	0x00006a79
    6b30:	00006acd 	.word	0x00006acd

00006b34 <ValidateDataRate>:
{
    StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;

    if ( dataRate > RegParams.minDataRate )
    6b34:	780a      	ldrb	r2, [r1, #0]
    6b36:	2324      	movs	r3, #36	; 0x24
    6b38:	4903      	ldr	r1, [pc, #12]	; (6b48 <ValidateDataRate+0x14>)
    6b3a:	5ccb      	ldrb	r3, [r1, r3]
    StackRetStatus_t result = LORAWAN_SUCCESS;
    6b3c:	2008      	movs	r0, #8
    if ( dataRate > RegParams.minDataRate )
    6b3e:	429a      	cmp	r2, r3
    6b40:	d900      	bls.n	6b44 <ValidateDataRate+0x10>
    {
        result = LORAWAN_INVALID_PARAMETER;
    6b42:	3002      	adds	r0, #2
    }

    return result;
}
    6b44:	4770      	bx	lr
    6b46:	46c0      	nop			; (mov r8, r8)
    6b48:	20001408 	.word	0x20001408

00006b4c <ValidateSupportedDr>:
#endif

static StackRetStatus_t ValidateSupportedDr (LorawanRegionalAttributes_t attr, void *attrInput)
{
    6b4c:	b570      	push	{r4, r5, r6, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
	uint8_t  dataRate;
	dataRate = *(uint8_t *)attrInput;
    6b4e:	780d      	ldrb	r5, [r1, #0]
	
	for(uint8_t i = 0; i <RegParams.maxChannels; i++)
    6b50:	232a      	movs	r3, #42	; 0x2a
    6b52:	4a14      	ldr	r2, [pc, #80]	; (6ba4 <ValidateSupportedDr+0x58>)
    6b54:	56d4      	ldrsb	r4, [r2, r3]
    6b56:	2c00      	cmp	r4, #0
    6b58:	dd22      	ble.n	6ba0 <ValidateSupportedDr+0x54>
	{
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    6b5a:	7910      	ldrb	r0, [r2, #4]
    6b5c:	7953      	ldrb	r3, [r2, #5]
    6b5e:	021b      	lsls	r3, r3, #8
    6b60:	4303      	orrs	r3, r0
    6b62:	7990      	ldrb	r0, [r2, #6]
    6b64:	0400      	lsls	r0, r0, #16
    6b66:	4303      	orrs	r3, r0
    6b68:	79d0      	ldrb	r0, [r2, #7]
    6b6a:	0600      	lsls	r0, r0, #24
    6b6c:	4318      	orrs	r0, r3
    6b6e:	2300      	movs	r3, #0
    6b70:	002e      	movs	r6, r5
    6b72:	e003      	b.n	6b7c <ValidateSupportedDr+0x30>
	for(uint8_t i = 0; i <RegParams.maxChannels; i++)
    6b74:	3301      	adds	r3, #1
    6b76:	b2db      	uxtb	r3, r3
    6b78:	42a3      	cmp	r3, r4
    6b7a:	da0f      	bge.n	6b9c <ValidateSupportedDr+0x50>
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    6b7c:	005a      	lsls	r2, r3, #1
    6b7e:	1882      	adds	r2, r0, r2
    6b80:	7811      	ldrb	r1, [r2, #0]
    6b82:	2900      	cmp	r1, #0
    6b84:	d0f6      	beq.n	6b74 <ValidateSupportedDr+0x28>
    6b86:	7851      	ldrb	r1, [r2, #1]
    6b88:	0709      	lsls	r1, r1, #28
    6b8a:	0f09      	lsrs	r1, r1, #28
    6b8c:	428d      	cmp	r5, r1
    6b8e:	dbf1      	blt.n	6b74 <ValidateSupportedDr+0x28>
		   dataRate <= RegParams.pChParams[i].dataRange.max)
    6b90:	7852      	ldrb	r2, [r2, #1]
    6b92:	0912      	lsrs	r2, r2, #4
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    6b94:	4296      	cmp	r6, r2
    6b96:	dced      	bgt.n	6b74 <ValidateSupportedDr+0x28>
		{
			result = LORAWAN_SUCCESS;
    6b98:	2008      	movs	r0, #8
    6b9a:	e000      	b.n	6b9e <ValidateSupportedDr+0x52>
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    6b9c:	200a      	movs	r0, #10
			break;
		}
	}
	return result;	
}
    6b9e:	bd70      	pop	{r4, r5, r6, pc}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    6ba0:	200a      	movs	r0, #10
    6ba2:	e7fc      	b.n	6b9e <ValidateSupportedDr+0x52>
    6ba4:	20001408 	.word	0x20001408

00006ba8 <ValidateRxFreqT1>:

#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateRxFreqT1 (LorawanRegionalAttributes_t attr, void *attrInput)
{
    6ba8:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint32_t FreqNew = *(uint32_t *)attrInput;
	
	if(FreqNew < FREQ_923300KHZ || FreqNew > FREQ_927500KHZ || (FreqNew - FREQ_923300KHZ) % FREQ_600KHZ != 0)
    6baa:	6808      	ldr	r0, [r1, #0]
    6bac:	4b07      	ldr	r3, [pc, #28]	; (6bcc <ValidateRxFreqT1+0x24>)
    6bae:	469c      	mov	ip, r3
    6bb0:	4460      	add	r0, ip
    6bb2:	4a07      	ldr	r2, [pc, #28]	; (6bd0 <ValidateRxFreqT1+0x28>)
	{
		result = LORAWAN_INVALID_PARAMETER;
    6bb4:	230a      	movs	r3, #10
	if(FreqNew < FREQ_923300KHZ || FreqNew > FREQ_927500KHZ || (FreqNew - FREQ_923300KHZ) % FREQ_600KHZ != 0)
    6bb6:	4290      	cmp	r0, r2
    6bb8:	d806      	bhi.n	6bc8 <ValidateRxFreqT1+0x20>
    6bba:	4906      	ldr	r1, [pc, #24]	; (6bd4 <ValidateRxFreqT1+0x2c>)
    6bbc:	4b06      	ldr	r3, [pc, #24]	; (6bd8 <ValidateRxFreqT1+0x30>)
    6bbe:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6bc0:	2308      	movs	r3, #8
	if(FreqNew < FREQ_923300KHZ || FreqNew > FREQ_927500KHZ || (FreqNew - FREQ_923300KHZ) % FREQ_600KHZ != 0)
    6bc2:	2900      	cmp	r1, #0
    6bc4:	d000      	beq.n	6bc8 <ValidateRxFreqT1+0x20>
		result = LORAWAN_INVALID_PARAMETER;
    6bc6:	3302      	adds	r3, #2
	}
	return result;
}
    6bc8:	0018      	movs	r0, r3
    6bca:	bd10      	pop	{r4, pc}
    6bcc:	c8f78f60 	.word	0xc8f78f60
    6bd0:	00401640 	.word	0x00401640
    6bd4:	000927c0 	.word	0x000927c0
    6bd8:	00012bb9 	.word	0x00012bb9

00006bdc <ValidateRx1DataRateOffset>:
{
	StackRetStatus_t retVal = LORAWAN_INVALID_PARAMETER;
	
	uint8_t rx1DrOffset = *(uint8_t *)attrInput;
	
	if(rx1DrOffset <= RegParams.Rx1DrOffset)
    6bdc:	780a      	ldrb	r2, [r1, #0]
    6bde:	232c      	movs	r3, #44	; 0x2c
    6be0:	4903      	ldr	r1, [pc, #12]	; (6bf0 <ValidateRx1DataRateOffset+0x14>)
    6be2:	56cb      	ldrsb	r3, [r1, r3]
	StackRetStatus_t retVal = LORAWAN_INVALID_PARAMETER;
    6be4:	200a      	movs	r0, #10
	if(rx1DrOffset <= RegParams.Rx1DrOffset)
    6be6:	429a      	cmp	r2, r3
    6be8:	dc00      	bgt.n	6bec <ValidateRx1DataRateOffset+0x10>
	{
		retVal = LORAWAN_SUCCESS;
    6bea:	3802      	subs	r0, #2
	}
	
	return retVal;
}
    6bec:	4770      	bx	lr
    6bee:	46c0      	nop			; (mov r8, r8)
    6bf0:	20001408 	.word	0x20001408

00006bf4 <getSubBandId>:
}
#endif

#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static uint8_t getSubBandId(uint32_t frequency)
{
    6bf4:	b530      	push	{r4, r5, lr}
    6bf6:	0004      	movs	r4, r0
	uint8_t subBandId = 0xFF;
#if (EU_BAND == 1)	|| (JPN_BAND == 1)
	for(uint8_t i = 0; i < RegParams.maxSubBands; i++)
    6bf8:	2329      	movs	r3, #41	; 0x29
    6bfa:	4a19      	ldr	r2, [pc, #100]	; (6c60 <getSubBandId+0x6c>)
    6bfc:	5cd5      	ldrb	r5, [r2, r3]
    6bfe:	2d00      	cmp	r5, #0
    6c00:	d02c      	beq.n	6c5c <getSubBandId+0x68>
	{
		if(frequency >= RegParams.pSubBandParams[i].freqMin && frequency <= RegParams.pSubBandParams[i].freqMax)
    6c02:	0011      	movs	r1, r2
    6c04:	7b13      	ldrb	r3, [r2, #12]
    6c06:	7b52      	ldrb	r2, [r2, #13]
    6c08:	0212      	lsls	r2, r2, #8
    6c0a:	431a      	orrs	r2, r3
    6c0c:	7b8b      	ldrb	r3, [r1, #14]
    6c0e:	041b      	lsls	r3, r3, #16
    6c10:	431a      	orrs	r2, r3
    6c12:	7bcb      	ldrb	r3, [r1, #15]
    6c14:	061b      	lsls	r3, r3, #24
    6c16:	4313      	orrs	r3, r2
    6c18:	2000      	movs	r0, #0
    6c1a:	e004      	b.n	6c26 <getSubBandId+0x32>
	for(uint8_t i = 0; i < RegParams.maxSubBands; i++)
    6c1c:	3001      	adds	r0, #1
    6c1e:	b2c0      	uxtb	r0, r0
    6c20:	330c      	adds	r3, #12
    6c22:	42a8      	cmp	r0, r5
    6c24:	d018      	beq.n	6c58 <getSubBandId+0x64>
		if(frequency >= RegParams.pSubBandParams[i].freqMin && frequency <= RegParams.pSubBandParams[i].freqMax)
    6c26:	781a      	ldrb	r2, [r3, #0]
    6c28:	7859      	ldrb	r1, [r3, #1]
    6c2a:	0209      	lsls	r1, r1, #8
    6c2c:	4311      	orrs	r1, r2
    6c2e:	789a      	ldrb	r2, [r3, #2]
    6c30:	0412      	lsls	r2, r2, #16
    6c32:	4311      	orrs	r1, r2
    6c34:	78da      	ldrb	r2, [r3, #3]
    6c36:	0612      	lsls	r2, r2, #24
    6c38:	430a      	orrs	r2, r1
    6c3a:	42a2      	cmp	r2, r4
    6c3c:	d8ee      	bhi.n	6c1c <getSubBandId+0x28>
    6c3e:	791a      	ldrb	r2, [r3, #4]
    6c40:	7959      	ldrb	r1, [r3, #5]
    6c42:	0209      	lsls	r1, r1, #8
    6c44:	4311      	orrs	r1, r2
    6c46:	799a      	ldrb	r2, [r3, #6]
    6c48:	0412      	lsls	r2, r2, #16
    6c4a:	4311      	orrs	r1, r2
    6c4c:	79da      	ldrb	r2, [r3, #7]
    6c4e:	0612      	lsls	r2, r2, #24
    6c50:	430a      	orrs	r2, r1
    6c52:	4294      	cmp	r4, r2
    6c54:	d8e2      	bhi.n	6c1c <getSubBandId+0x28>
    6c56:	e000      	b.n	6c5a <getSubBandId+0x66>
	uint8_t subBandId = 0xFF;
    6c58:	20ff      	movs	r0, #255	; 0xff
#elif (AS_BAND == 1)
	// whole ASIA 923 spectrum is one band
	subBandId = 0;
#endif
	return subBandId;
}
    6c5a:	bd30      	pop	{r4, r5, pc}
	uint8_t subBandId = 0xFF;
    6c5c:	20ff      	movs	r0, #255	; 0xff
    6c5e:	e7fc      	b.n	6c5a <getSubBandId+0x66>
    6c60:	20001408 	.word	0x20001408

00006c64 <ValidateFreq>:
{
    6c64:	b510      	push	{r4, lr}
    if(getSubBandId(frequencyNew) == 0xFF)
    6c66:	6808      	ldr	r0, [r1, #0]
    6c68:	4b04      	ldr	r3, [pc, #16]	; (6c7c <ValidateFreq+0x18>)
    6c6a:	4798      	blx	r3
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    6c6c:	2308      	movs	r3, #8
    if(getSubBandId(frequencyNew) == 0xFF)
    6c6e:	28ff      	cmp	r0, #255	; 0xff
    6c70:	d001      	beq.n	6c76 <ValidateFreq+0x12>
}
    6c72:	0018      	movs	r0, r3
    6c74:	bd10      	pop	{r4, pc}
		retVal = LORAWAN_INVALID_PARAMETER;
    6c76:	3302      	adds	r3, #2
    6c78:	e7fb      	b.n	6c72 <ValidateFreq+0xe>
    6c7a:	46c0      	nop			; (mov r8, r8)
    6c7c:	00006bf5 	.word	0x00006bf5

00006c80 <ValidateFrequencyAS>:
 */
#if (AS_BAND == 1)
static StackRetStatus_t ValidateFrequencyAS (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint32_t frequencyNew = * (uint32_t *)attrInput;
    6c80:	680b      	ldr	r3, [r1, #0]

    /*Bands Supporting Freq 923-925MHz*/
    if(RegParams.band == ISM_BRN923 || RegParams.band == ISM_CMB923 || RegParams.band == ISM_INS923 || RegParams.band == ISM_LAOS923)
    6c82:	222e      	movs	r2, #46	; 0x2e
    6c84:	4919      	ldr	r1, [pc, #100]	; (6cec <ValidateFrequencyAS+0x6c>)
    6c86:	5c8a      	ldrb	r2, [r1, r2]
    6c88:	1f91      	subs	r1, r2, #6
    6c8a:	2903      	cmp	r1, #3
    6c8c:	d808      	bhi.n	6ca0 <ValidateFrequencyAS+0x20>
	{
		if ( (frequencyNew < FREQ_923000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    6c8e:	4a18      	ldr	r2, [pc, #96]	; (6cf0 <ValidateFrequencyAS+0x70>)
    6c90:	4694      	mov	ip, r2
    6c92:	4463      	add	r3, ip
    6c94:	4a17      	ldr	r2, [pc, #92]	; (6cf4 <ValidateFrequencyAS+0x74>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6c96:	2008      	movs	r0, #8
		if ( (frequencyNew < FREQ_923000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    6c98:	4293      	cmp	r3, r2
    6c9a:	d900      	bls.n	6c9e <ValidateFrequencyAS+0x1e>
		{
			result = LORAWAN_INVALID_PARAMETER;
    6c9c:	3002      	adds	r0, #2
	else
	{
		result = LORAWAN_INVALID_PARAMETER;
	}
	return result;
}
    6c9e:	4770      	bx	lr
	else if(RegParams.band == ISM_NZ923)
    6ca0:	2a0a      	cmp	r2, #10
    6ca2:	d011      	beq.n	6cc8 <ValidateFrequencyAS+0x48>
	else if(RegParams.band == ISM_SP923 || RegParams.band == ISM_THAI923 || RegParams.band == ISM_VTM923)
    6ca4:	2a0b      	cmp	r2, #11
    6ca6:	d018      	beq.n	6cda <ValidateFrequencyAS+0x5a>
    6ca8:	0011      	movs	r1, r2
    6caa:	390d      	subs	r1, #13
    6cac:	2901      	cmp	r1, #1
    6cae:	d914      	bls.n	6cda <ValidateFrequencyAS+0x5a>
		result = LORAWAN_INVALID_PARAMETER;
    6cb0:	200a      	movs	r0, #10
	else if(RegParams.band == ISM_TWN923)
    6cb2:	2a0c      	cmp	r2, #12
    6cb4:	d1f3      	bne.n	6c9e <ValidateFrequencyAS+0x1e>
		if ( (frequencyNew < FREQ_922000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    6cb6:	4a10      	ldr	r2, [pc, #64]	; (6cf8 <ValidateFrequencyAS+0x78>)
    6cb8:	4694      	mov	ip, r2
    6cba:	4463      	add	r3, ip
    6cbc:	4a0f      	ldr	r2, [pc, #60]	; (6cfc <ValidateFrequencyAS+0x7c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6cbe:	3802      	subs	r0, #2
		if ( (frequencyNew < FREQ_922000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    6cc0:	4293      	cmp	r3, r2
    6cc2:	d9ec      	bls.n	6c9e <ValidateFrequencyAS+0x1e>
			result = LORAWAN_INVALID_PARAMETER;
    6cc4:	3002      	adds	r0, #2
    6cc6:	e7ea      	b.n	6c9e <ValidateFrequencyAS+0x1e>
		if ( (frequencyNew < FREQ_915000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    6cc8:	4a0d      	ldr	r2, [pc, #52]	; (6d00 <ValidateFrequencyAS+0x80>)
    6cca:	4694      	mov	ip, r2
    6ccc:	4463      	add	r3, ip
    6cce:	4a0d      	ldr	r2, [pc, #52]	; (6d04 <ValidateFrequencyAS+0x84>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6cd0:	2008      	movs	r0, #8
		if ( (frequencyNew < FREQ_915000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    6cd2:	4293      	cmp	r3, r2
    6cd4:	d9e3      	bls.n	6c9e <ValidateFrequencyAS+0x1e>
			result = LORAWAN_INVALID_PARAMETER;
    6cd6:	3002      	adds	r0, #2
    6cd8:	e7e1      	b.n	6c9e <ValidateFrequencyAS+0x1e>
		if ( (frequencyNew < FREQ_920000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    6cda:	4a0b      	ldr	r2, [pc, #44]	; (6d08 <ValidateFrequencyAS+0x88>)
    6cdc:	4694      	mov	ip, r2
    6cde:	4463      	add	r3, ip
    6ce0:	4a0a      	ldr	r2, [pc, #40]	; (6d0c <ValidateFrequencyAS+0x8c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6ce2:	2008      	movs	r0, #8
		if ( (frequencyNew < FREQ_920000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    6ce4:	4293      	cmp	r3, r2
    6ce6:	d9da      	bls.n	6c9e <ValidateFrequencyAS+0x1e>
			result = LORAWAN_INVALID_PARAMETER;
    6ce8:	3002      	adds	r0, #2
    6cea:	e7d8      	b.n	6c9e <ValidateFrequencyAS+0x1e>
    6cec:	20001408 	.word	0x20001408
    6cf0:	c8fc2340 	.word	0xc8fc2340
    6cf4:	001e8480 	.word	0x001e8480
    6cf8:	c90b6580 	.word	0xc90b6580
    6cfc:	005b8d80 	.word	0x005b8d80
    6d00:	c9763540 	.word	0xc9763540
    6d04:	00c65d40 	.word	0x00c65d40
    6d08:	c929ea00 	.word	0xc929ea00
    6d0c:	004c4b40 	.word	0x004c4b40

00006d10 <setTxParams>:
}
#endif

#if ( AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t setTxParams(LorawanRegionalAttributes_t attr, void *attrInput)
{
    6d10:	b5f0      	push	{r4, r5, r6, r7, lr}
	TxParams_t updateTxParams;

	memcpy(&updateTxParams,attrInput,sizeof(TxParams_t));
    6d12:	780d      	ldrb	r5, [r1, #0]
    6d14:	7849      	ldrb	r1, [r1, #1]
    6d16:	084a      	lsrs	r2, r1, #1
	
	RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime = updateTxParams.uplinkDwellTime;
    6d18:	4809      	ldr	r0, [pc, #36]	; (6d40 <setTxParams+0x30>)
    6d1a:	24e1      	movs	r4, #225	; 0xe1
    6d1c:	0064      	lsls	r4, r4, #1
    6d1e:	2601      	movs	r6, #1
    6d20:	4031      	ands	r1, r6
    6d22:	5d03      	ldrb	r3, [r0, r4]
    6d24:	2701      	movs	r7, #1
    6d26:	43bb      	bics	r3, r7
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime = updateTxParams.downlinkDwellTime;
    6d28:	4032      	ands	r2, r6
    6d2a:	0052      	lsls	r2, r2, #1
    6d2c:	430b      	orrs	r3, r1
    6d2e:	2102      	movs	r1, #2
    6d30:	438b      	bics	r3, r1
    6d32:	4313      	orrs	r3, r2
    6d34:	5503      	strb	r3, [r0, r4]
	RegParams.maxTxPwr = updateTxParams.maxEIRP;
    6d36:	2328      	movs	r3, #40	; 0x28
    6d38:	54c5      	strb	r5, [r0, r3]
	
	return LORAWAN_SUCCESS;
}
    6d3a:	2008      	movs	r0, #8
    6d3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6d3e:	46c0      	nop			; (mov r8, r8)
    6d40:	20001408 	.word	0x20001408

00006d44 <setChlistDefaultState>:
	return status;
}
#endif
#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t setChlistDefaultState(LorawanRegionalAttributes_t attr, void *attrInput)
{
    6d44:	b5f0      	push	{r4, r5, r6, r7, lr}
	StackRetStatus_t status = LORAWAN_SUCCESS;
	/* Traverse the entire channel list and disable the all the Channel status except Default channels */
	for (uint8_t i = 0; i <= RegParams.maxChannels; i++)
    6d46:	232a      	movs	r3, #42	; 0x2a
    6d48:	4a17      	ldr	r2, [pc, #92]	; (6da8 <setChlistDefaultState+0x64>)
    6d4a:	5cd3      	ldrb	r3, [r2, r3]
    6d4c:	2b7f      	cmp	r3, #127	; 0x7f
    6d4e:	d829      	bhi.n	6da4 <setChlistDefaultState+0x60>
    6d50:	2200      	movs	r2, #0
	{
		if(RegParams.pOtherChParams[i].joinRequestChannel != true)
    6d52:	4815      	ldr	r0, [pc, #84]	; (6da8 <setChlistDefaultState+0x64>)
		{
			RegParams.pChParams[i].status = DISABLED;
    6d54:	0004      	movs	r4, r0
    6d56:	2700      	movs	r7, #0
	for (uint8_t i = 0; i <= RegParams.maxChannels; i++)
    6d58:	0006      	movs	r6, r0
    6d5a:	252a      	movs	r5, #42	; 0x2a
    6d5c:	e004      	b.n	6d68 <setChlistDefaultState+0x24>
    6d5e:	3201      	adds	r2, #1
    6d60:	b2d2      	uxtb	r2, r2
    6d62:	5773      	ldrsb	r3, [r6, r5]
    6d64:	429a      	cmp	r2, r3
    6d66:	dc1d      	bgt.n	6da4 <setChlistDefaultState+0x60>
		if(RegParams.pOtherChParams[i].joinRequestChannel != true)
    6d68:	7a03      	ldrb	r3, [r0, #8]
    6d6a:	7a41      	ldrb	r1, [r0, #9]
    6d6c:	0209      	lsls	r1, r1, #8
    6d6e:	430b      	orrs	r3, r1
    6d70:	7a81      	ldrb	r1, [r0, #10]
    6d72:	0409      	lsls	r1, r1, #16
    6d74:	4319      	orrs	r1, r3
    6d76:	7ac3      	ldrb	r3, [r0, #11]
    6d78:	061b      	lsls	r3, r3, #24
    6d7a:	4319      	orrs	r1, r3
    6d7c:	0053      	lsls	r3, r2, #1
    6d7e:	189b      	adds	r3, r3, r2
    6d80:	009b      	lsls	r3, r3, #2
    6d82:	185b      	adds	r3, r3, r1
    6d84:	7a5b      	ldrb	r3, [r3, #9]
    6d86:	2b00      	cmp	r3, #0
    6d88:	d1e9      	bne.n	6d5e <setChlistDefaultState+0x1a>
			RegParams.pChParams[i].status = DISABLED;
    6d8a:	7923      	ldrb	r3, [r4, #4]
    6d8c:	7961      	ldrb	r1, [r4, #5]
    6d8e:	0209      	lsls	r1, r1, #8
    6d90:	4319      	orrs	r1, r3
    6d92:	79a3      	ldrb	r3, [r4, #6]
    6d94:	041b      	lsls	r3, r3, #16
    6d96:	4319      	orrs	r1, r3
    6d98:	79e3      	ldrb	r3, [r4, #7]
    6d9a:	061b      	lsls	r3, r3, #24
    6d9c:	430b      	orrs	r3, r1
    6d9e:	0051      	lsls	r1, r2, #1
    6da0:	54cf      	strb	r7, [r1, r3]
    6da2:	e7dc      	b.n	6d5e <setChlistDefaultState+0x1a>
		}
	}
	return status;
}
    6da4:	2008      	movs	r0, #8
    6da6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6da8:	20001408 	.word	0x20001408

00006dac <SearchAvailableChannel1>:
{
    6dac:	b5f0      	push	{r4, r5, r6, r7, lr}
    6dae:	46de      	mov	lr, fp
    6db0:	4657      	mov	r7, sl
    6db2:	464e      	mov	r6, r9
    6db4:	4645      	mov	r5, r8
    6db6:	b5e0      	push	{r5, r6, r7, lr}
    6db8:	b0af      	sub	sp, #188	; 0xbc
    6dba:	000d      	movs	r5, r1
    6dbc:	0017      	movs	r7, r2
    6dbe:	9309      	str	r3, [sp, #36]	; 0x24
	memset(ChList, 0, (MAX_CHANNELS_BANDWIDTH_125_AU_NA + MAX_CHANNELS_BANDWIDTH_500_AU_NA) * 2);  
    6dc0:	2290      	movs	r2, #144	; 0x90
    6dc2:	2100      	movs	r1, #0
    6dc4:	a80a      	add	r0, sp, #40	; 0x28
    6dc6:	4b77      	ldr	r3, [pc, #476]	; (6fa4 <SearchAvailableChannel1+0x1f8>)
    6dc8:	4798      	blx	r3
	if(transmissionType == false)
    6dca:	2d00      	cmp	r5, #0
    6dcc:	d01a      	beq.n	6e04 <SearchAvailableChannel1+0x58>
					((!transmissionType) &&((RegParams.pChParams[i + j].status == ENABLED) && ((i+j) != RegParams.lastUsedChannelIndex))
    6dce:	4b76      	ldr	r3, [pc, #472]	; (6fa8 <SearchAvailableChannel1+0x1fc>)
    6dd0:	222f      	movs	r2, #47	; 0x2f
    6dd2:	5c9a      	ldrb	r2, [r3, r2]
    6dd4:	4693      	mov	fp, r2
					((((i+j) < MAX_CHANNELS_BANDWIDTH_125_AU_NA) && (RegParams.cmnParams.paramsType1.lastUsedSB == k))
    6dd6:	2258      	movs	r2, #88	; 0x58
    6dd8:	32ff      	adds	r2, #255	; 0xff
    6dda:	5c9a      	ldrb	r2, [r3, r2]
    6ddc:	9207      	str	r2, [sp, #28]
					(RegParams.cmnParams.paramsType1.lastUsedSB == ((i + j) - MAX_CHANNELS_BANDWIDTH_125_AU_NA))))
    6dde:	9208      	str	r2, [sp, #32]
					((!transmissionType) &&((RegParams.pChParams[i + j].status == ENABLED) && ((i+j) != RegParams.lastUsedChannelIndex))
    6de0:	7919      	ldrb	r1, [r3, #4]
    6de2:	795a      	ldrb	r2, [r3, #5]
    6de4:	0212      	lsls	r2, r2, #8
    6de6:	4311      	orrs	r1, r2
    6de8:	799a      	ldrb	r2, [r3, #6]
    6dea:	0412      	lsls	r2, r2, #16
    6dec:	430a      	orrs	r2, r1
    6dee:	79db      	ldrb	r3, [r3, #7]
    6df0:	061b      	lsls	r3, r3, #24
    6df2:	4313      	orrs	r3, r2
    6df4:	9302      	str	r3, [sp, #8]
					(RegParams.cmnParams.paramsType1.lastUsedSB == ((i + j) - MAX_CHANNELS_BANDWIDTH_125_AU_NA))))
    6df6:	9303      	str	r3, [sp, #12]
    6df8:	2100      	movs	r1, #0
    6dfa:	2600      	movs	r6, #0
				if (((transmissionType) && (currDr >= RegParams.pChParams[i + j].dataRange.min) && (currDr <= RegParams.pChParams[i + j].dataRange.max) 
    6dfc:	46b9      	mov	r9, r7
    6dfe:	46bc      	mov	ip, r7
    6e00:	0037      	movs	r7, r6
    6e02:	e03a      	b.n	6e7a <SearchAvailableChannel1+0xce>
		if(RegParams.FeaturesSupport & JOIN_BACKOFF_SUPPORT)
    6e04:	2320      	movs	r3, #32
    6e06:	4a68      	ldr	r2, [pc, #416]	; (6fa8 <SearchAvailableChannel1+0x1fc>)
    6e08:	5cd3      	ldrb	r3, [r2, r3]
    6e0a:	069b      	lsls	r3, r3, #26
    6e0c:	d5df      	bpl.n	6dce <SearchAvailableChannel1+0x22>
			if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId)) 
    6e0e:	0011      	movs	r1, r2
    6e10:	7d13      	ldrb	r3, [r2, #20]
    6e12:	7d52      	ldrb	r2, [r2, #21]
    6e14:	0212      	lsls	r2, r2, #8
    6e16:	431a      	orrs	r2, r3
    6e18:	7d8b      	ldrb	r3, [r1, #22]
    6e1a:	041b      	lsls	r3, r3, #16
    6e1c:	431a      	orrs	r2, r3
    6e1e:	7dcb      	ldrb	r3, [r1, #23]
    6e20:	061b      	lsls	r3, r3, #24
    6e22:	4313      	orrs	r3, r2
    6e24:	7a18      	ldrb	r0, [r3, #8]
    6e26:	4b61      	ldr	r3, [pc, #388]	; (6fac <SearchAvailableChannel1+0x200>)
    6e28:	4798      	blx	r3
    6e2a:	0003      	movs	r3, r0
					return LORAWAN_NO_CHANNELS_FOUND;
    6e2c:	2010      	movs	r0, #16
			if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId)) 
    6e2e:	2b00      	cmp	r3, #0
    6e30:	d0cd      	beq.n	6dce <SearchAvailableChannel1+0x22>
    6e32:	e053      	b.n	6edc <SearchAvailableChannel1+0x130>
					((!transmissionType) &&((RegParams.pChParams[i + j].status == ENABLED) && ((i+j) != RegParams.lastUsedChannelIndex))
    6e34:	7806      	ldrb	r6, [r0, #0]
    6e36:	2e00      	cmp	r6, #0
    6e38:	d100      	bne.n	6e3c <SearchAvailableChannel1+0x90>
    6e3a:	e088      	b.n	6f4e <SearchAvailableChannel1+0x1a2>
    6e3c:	001e      	movs	r6, r3
    6e3e:	459b      	cmp	fp, r3
    6e40:	d100      	bne.n	6e44 <SearchAvailableChannel1+0x98>
    6e42:	e084      	b.n	6f4e <SearchAvailableChannel1+0x1a2>
					&&
    6e44:	2b3f      	cmp	r3, #63	; 0x3f
    6e46:	dc02      	bgt.n	6e4e <SearchAvailableChannel1+0xa2>
					((((i+j) < MAX_CHANNELS_BANDWIDTH_125_AU_NA) && (RegParams.cmnParams.paramsType1.lastUsedSB == k))
    6e48:	9f07      	ldr	r7, [sp, #28]
    6e4a:	4547      	cmp	r7, r8
    6e4c:	d06c      	beq.n	6f28 <SearchAvailableChannel1+0x17c>
					|| 
    6e4e:	2e40      	cmp	r6, #64	; 0x40
    6e50:	dc00      	bgt.n	6e54 <SearchAvailableChannel1+0xa8>
    6e52:	e07c      	b.n	6f4e <SearchAvailableChannel1+0x1a2>
					(((i+j) > MAX_CHANNELS_BANDWIDTH_125_AU_NA) && 
    6e54:	001e      	movs	r6, r3
    6e56:	3e40      	subs	r6, #64	; 0x40
    6e58:	9f08      	ldr	r7, [sp, #32]
    6e5a:	42b7      	cmp	r7, r6
    6e5c:	d000      	beq.n	6e60 <SearchAvailableChannel1+0xb4>
    6e5e:	e076      	b.n	6f4e <SearchAvailableChannel1+0x1a2>
    6e60:	e08d      	b.n	6f7e <SearchAvailableChannel1+0x1d2>
    6e62:	9f01      	ldr	r7, [sp, #4]
    6e64:	9b00      	ldr	r3, [sp, #0]
    6e66:	469c      	mov	ip, r3
    6e68:	9b02      	ldr	r3, [sp, #8]
    6e6a:	3310      	adds	r3, #16
    6e6c:	9302      	str	r3, [sp, #8]
    6e6e:	9b03      	ldr	r3, [sp, #12]
    6e70:	3310      	adds	r3, #16
    6e72:	9303      	str	r3, [sp, #12]
    6e74:	9904      	ldr	r1, [sp, #16]
	for (i = 0, k = 0; i < (MAX_CHANNELS_BANDWIDTH_125_AU_NA + MAX_CHANNELS_BANDWIDTH_500_AU_NA); i += 8, k++)
    6e76:	2909      	cmp	r1, #9
    6e78:	d00e      	beq.n	6e98 <SearchAvailableChannel1+0xec>
    6e7a:	00cb      	lsls	r3, r1, #3
    6e7c:	1c4a      	adds	r2, r1, #1
    6e7e:	9204      	str	r2, [sp, #16]
    6e80:	001c      	movs	r4, r3
    6e82:	3408      	adds	r4, #8
{
    6e84:	9803      	ldr	r0, [sp, #12]
    6e86:	9a02      	ldr	r2, [sp, #8]
								ChList[num][1] = k + 1;    
    6e88:	1c4e      	adds	r6, r1, #1
					((((i+j) < MAX_CHANNELS_BANDWIDTH_125_AU_NA) && (RegParams.cmnParams.paramsType1.lastUsedSB == k))
    6e8a:	b2c9      	uxtb	r1, r1
    6e8c:	9701      	str	r7, [sp, #4]
    6e8e:	9605      	str	r6, [sp, #20]
    6e90:	4688      	mov	r8, r1
    6e92:	4661      	mov	r1, ip
    6e94:	9100      	str	r1, [sp, #0]
    6e96:	e060      	b.n	6f5a <SearchAvailableChannel1+0x1ae>
    6e98:	1e3e      	subs	r6, r7, #0
    6e9a:	4667      	mov	r7, ip
	if(0 != num)
    6e9c:	d125      	bne.n	6eea <SearchAvailableChannel1+0x13e>
		if ((RegParams.pChParams[RegParams.lastUsedChannelIndex].status == ENABLED) &&
    6e9e:	4942      	ldr	r1, [pc, #264]	; (6fa8 <SearchAvailableChannel1+0x1fc>)
    6ea0:	232f      	movs	r3, #47	; 0x2f
    6ea2:	5ccc      	ldrb	r4, [r1, r3]
    6ea4:	790b      	ldrb	r3, [r1, #4]
    6ea6:	794a      	ldrb	r2, [r1, #5]
    6ea8:	0212      	lsls	r2, r2, #8
    6eaa:	431a      	orrs	r2, r3
    6eac:	798b      	ldrb	r3, [r1, #6]
    6eae:	041b      	lsls	r3, r3, #16
    6eb0:	431a      	orrs	r2, r3
    6eb2:	79cb      	ldrb	r3, [r1, #7]
    6eb4:	061b      	lsls	r3, r3, #24
    6eb6:	4313      	orrs	r3, r2
    6eb8:	0062      	lsls	r2, r4, #1
    6eba:	189b      	adds	r3, r3, r2
    6ebc:	781a      	ldrb	r2, [r3, #0]
			result = LORAWAN_NO_CHANNELS_FOUND;
    6ebe:	2010      	movs	r0, #16
		if ((RegParams.pChParams[RegParams.lastUsedChannelIndex].status == ENABLED) &&
    6ec0:	2a00      	cmp	r2, #0
    6ec2:	d00b      	beq.n	6edc <SearchAvailableChannel1+0x130>
		(currDr >= RegParams.pChParams[RegParams.lastUsedChannelIndex].dataRange.min) &&
    6ec4:	785a      	ldrb	r2, [r3, #1]
    6ec6:	0712      	lsls	r2, r2, #28
    6ec8:	0f12      	lsrs	r2, r2, #28
		if ((RegParams.pChParams[RegParams.lastUsedChannelIndex].status == ENABLED) &&
    6eca:	4297      	cmp	r7, r2
    6ecc:	db06      	blt.n	6edc <SearchAvailableChannel1+0x130>
		(currDr <= RegParams.pChParams[RegParams.lastUsedChannelIndex].dataRange.max))
    6ece:	785b      	ldrb	r3, [r3, #1]
    6ed0:	091b      	lsrs	r3, r3, #4
		(currDr >= RegParams.pChParams[RegParams.lastUsedChannelIndex].dataRange.min) &&
    6ed2:	429f      	cmp	r7, r3
    6ed4:	dc02      	bgt.n	6edc <SearchAvailableChannel1+0x130>
			*channelIndex = RegParams.lastUsedChannelIndex;
    6ed6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6ed8:	701c      	strb	r4, [r3, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6eda:	3808      	subs	r0, #8
}
    6edc:	b02f      	add	sp, #188	; 0xbc
    6ede:	bc3c      	pop	{r2, r3, r4, r5}
    6ee0:	4690      	mov	r8, r2
    6ee2:	4699      	mov	r9, r3
    6ee4:	46a2      	mov	sl, r4
    6ee6:	46ab      	mov	fp, r5
    6ee8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		randomNumber = rand() % num;
    6eea:	4b31      	ldr	r3, [pc, #196]	; (6fb0 <SearchAvailableChannel1+0x204>)
    6eec:	4798      	blx	r3
    6eee:	0031      	movs	r1, r6
    6ef0:	4b30      	ldr	r3, [pc, #192]	; (6fb4 <SearchAvailableChannel1+0x208>)
    6ef2:	4798      	blx	r3
    6ef4:	23ff      	movs	r3, #255	; 0xff
    6ef6:	400b      	ands	r3, r1
		*channelIndex = ChList[randomNumber][0];
    6ef8:	005b      	lsls	r3, r3, #1
    6efa:	aa0a      	add	r2, sp, #40	; 0x28
    6efc:	5c9a      	ldrb	r2, [r3, r2]
    6efe:	9909      	ldr	r1, [sp, #36]	; 0x24
    6f00:	700a      	strb	r2, [r1, #0]
		RegParams.cmnParams.paramsType1.lastUsedSB = ChList[randomNumber][1];
    6f02:	aa0a      	add	r2, sp, #40	; 0x28
    6f04:	4694      	mov	ip, r2
    6f06:	4463      	add	r3, ip
    6f08:	785b      	ldrb	r3, [r3, #1]
		if(RegParams.cmnParams.paramsType1.lastUsedSB >= MAX_SUBBANDS)
    6f0a:	2b07      	cmp	r3, #7
    6f0c:	d805      	bhi.n	6f1a <SearchAvailableChannel1+0x16e>
		RegParams.cmnParams.paramsType1.lastUsedSB = ChList[randomNumber][1];
    6f0e:	2258      	movs	r2, #88	; 0x58
    6f10:	32ff      	adds	r2, #255	; 0xff
    6f12:	4925      	ldr	r1, [pc, #148]	; (6fa8 <SearchAvailableChannel1+0x1fc>)
    6f14:	548b      	strb	r3, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6f16:	2008      	movs	r0, #8
    6f18:	e7e0      	b.n	6edc <SearchAvailableChannel1+0x130>
				RegParams.cmnParams.paramsType1.lastUsedSB = 0;
    6f1a:	2100      	movs	r1, #0
    6f1c:	2358      	movs	r3, #88	; 0x58
    6f1e:	33ff      	adds	r3, #255	; 0xff
    6f20:	4a21      	ldr	r2, [pc, #132]	; (6fa8 <SearchAvailableChannel1+0x1fc>)
    6f22:	54d1      	strb	r1, [r2, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6f24:	2008      	movs	r0, #8
    6f26:	e7d9      	b.n	6edc <SearchAvailableChannel1+0x130>
						ChList[num][0] = i+j;
    6f28:	9901      	ldr	r1, [sp, #4]
    6f2a:	9106      	str	r1, [sp, #24]
    6f2c:	0049      	lsls	r1, r1, #1
    6f2e:	468c      	mov	ip, r1
    6f30:	a90a      	add	r1, sp, #40	; 0x28
    6f32:	4666      	mov	r6, ip
    6f34:	5473      	strb	r3, [r6, r1]
								ChList[num][1] = k + 1;    
    6f36:	9906      	ldr	r1, [sp, #24]
    6f38:	004e      	lsls	r6, r1, #1
    6f3a:	a90a      	add	r1, sp, #40	; 0x28
    6f3c:	468c      	mov	ip, r1
    6f3e:	4466      	add	r6, ip
    6f40:	4669      	mov	r1, sp
    6f42:	7d09      	ldrb	r1, [r1, #20]
    6f44:	7071      	strb	r1, [r6, #1]
						num++;
    6f46:	9f01      	ldr	r7, [sp, #4]
    6f48:	3701      	adds	r7, #1
    6f4a:	b2f9      	uxtb	r1, r7
    6f4c:	9101      	str	r1, [sp, #4]
    6f4e:	3202      	adds	r2, #2
    6f50:	3002      	adds	r0, #2
    6f52:	3301      	adds	r3, #1
			for (j = 0; j < NO_OF_CH_IN_SUBBAND; j++)
    6f54:	42a3      	cmp	r3, r4
    6f56:	d100      	bne.n	6f5a <SearchAvailableChannel1+0x1ae>
    6f58:	e783      	b.n	6e62 <SearchAvailableChannel1+0xb6>
				if (((transmissionType) && (currDr >= RegParams.pChParams[i + j].dataRange.min) && (currDr <= RegParams.pChParams[i + j].dataRange.max) 
    6f5a:	2d00      	cmp	r5, #0
    6f5c:	d100      	bne.n	6f60 <SearchAvailableChannel1+0x1b4>
    6f5e:	e769      	b.n	6e34 <SearchAvailableChannel1+0x88>
    6f60:	7856      	ldrb	r6, [r2, #1]
    6f62:	0736      	lsls	r6, r6, #28
    6f64:	0f36      	lsrs	r6, r6, #28
    6f66:	9f00      	ldr	r7, [sp, #0]
    6f68:	42b7      	cmp	r7, r6
    6f6a:	dbf0      	blt.n	6f4e <SearchAvailableChannel1+0x1a2>
    6f6c:	7856      	ldrb	r6, [r2, #1]
    6f6e:	0936      	lsrs	r6, r6, #4
    6f70:	45b1      	cmp	r9, r6
    6f72:	dcec      	bgt.n	6f4e <SearchAvailableChannel1+0x1a2>
					&& ((RegParams.pChParams[i + j].status == ENABLED) && ((i+j) != RegParams.lastUsedChannelIndex))) 
    6f74:	7816      	ldrb	r6, [r2, #0]
    6f76:	2e00      	cmp	r6, #0
    6f78:	d0e9      	beq.n	6f4e <SearchAvailableChannel1+0x1a2>
    6f7a:	459b      	cmp	fp, r3
    6f7c:	d0e7      	beq.n	6f4e <SearchAvailableChannel1+0x1a2>
						ChList[num][0] = i+j;
    6f7e:	9901      	ldr	r1, [sp, #4]
    6f80:	9106      	str	r1, [sp, #24]
    6f82:	b2de      	uxtb	r6, r3
    6f84:	46b4      	mov	ip, r6
    6f86:	004e      	lsls	r6, r1, #1
    6f88:	af0a      	add	r7, sp, #40	; 0x28
    6f8a:	4661      	mov	r1, ip
    6f8c:	55f1      	strb	r1, [r6, r7]
						if((i+j) >= MAX_CHANNELS_BANDWIDTH_125_AU_NA)
    6f8e:	2b3f      	cmp	r3, #63	; 0x3f
    6f90:	ddd1      	ble.n	6f36 <SearchAvailableChannel1+0x18a>
								ChList[num][1] = ((i + j) - MAX_CHANNELS_BANDWIDTH_125_AU_NA + 1);
    6f92:	46ba      	mov	sl, r7
    6f94:	4456      	add	r6, sl
    6f96:	213f      	movs	r1, #63	; 0x3f
    6f98:	4249      	negs	r1, r1
    6f9a:	468a      	mov	sl, r1
    6f9c:	44d4      	add	ip, sl
    6f9e:	4661      	mov	r1, ip
    6fa0:	7071      	strb	r1, [r6, #1]
    6fa2:	e7d0      	b.n	6f46 <SearchAvailableChannel1+0x19a>
    6fa4:	00016349 	.word	0x00016349
    6fa8:	20001408 	.word	0x20001408
    6fac:	0000bcfd 	.word	0x0000bcfd
    6fb0:	000164e9 	.word	0x000164e9
    6fb4:	00012d8d 	.word	0x00012d8d

00006fb8 <LORAREG_GetAttr_FreeChannel1>:
{
    6fb8:	b570      	push	{r4, r5, r6, lr}
	memcpy(&newFreeChannelReq,(NewFreeChannelReq_t *)attrInput,sizeof(NewFreeChannelReq_t));
    6fba:	784c      	ldrb	r4, [r1, #1]
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    6fbc:	202a      	movs	r0, #42	; 0x2a
    6fbe:	4d07      	ldr	r5, [pc, #28]	; (6fdc <LORAREG_GetAttr_FreeChannel1+0x24>)
    6fc0:	562d      	ldrsb	r5, [r5, r0]
		return LORAWAN_INVALID_PARAMETER;
    6fc2:	3820      	subs	r0, #32
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    6fc4:	42ac      	cmp	r4, r5
    6fc6:	dd00      	ble.n	6fca <LORAREG_GetAttr_FreeChannel1+0x12>
}
    6fc8:	bd70      	pop	{r4, r5, r6, pc}
		result = SearchAvailableChannel1(newFreeChannelReq.maxChannels,newFreeChannelReq.transmissionType,newFreeChannelReq.currDr,(uint8_t*)attrOutput);
    6fca:	7888      	ldrb	r0, [r1, #2]
    6fcc:	7809      	ldrb	r1, [r1, #0]
    6fce:	0013      	movs	r3, r2
    6fd0:	0002      	movs	r2, r0
    6fd2:	0020      	movs	r0, r4
    6fd4:	4c02      	ldr	r4, [pc, #8]	; (6fe0 <LORAREG_GetAttr_FreeChannel1+0x28>)
    6fd6:	47a0      	blx	r4
	return result;
    6fd8:	e7f6      	b.n	6fc8 <LORAREG_GetAttr_FreeChannel1+0x10>
    6fda:	46c0      	nop			; (mov r8, r8)
    6fdc:	20001408 	.word	0x20001408
    6fe0:	00006dad 	.word	0x00006dad

00006fe4 <setEnableAllChs>:
{
    6fe4:	b570      	push	{r4, r5, r6, lr}
    6fe6:	2000      	movs	r0, #0
		RegParams.pChParams[i].status = ENABLED;	
    6fe8:	4915      	ldr	r1, [pc, #84]	; (7040 <setEnableAllChs+0x5c>)
    6fea:	2401      	movs	r4, #1
    6fec:	790b      	ldrb	r3, [r1, #4]
    6fee:	794a      	ldrb	r2, [r1, #5]
    6ff0:	0212      	lsls	r2, r2, #8
    6ff2:	431a      	orrs	r2, r3
    6ff4:	798b      	ldrb	r3, [r1, #6]
    6ff6:	041b      	lsls	r3, r3, #16
    6ff8:	431a      	orrs	r2, r3
    6ffa:	79cb      	ldrb	r3, [r1, #7]
    6ffc:	061b      	lsls	r3, r3, #24
    6ffe:	4313      	orrs	r3, r2
    7000:	541c      	strb	r4, [r3, r0]
    7002:	3002      	adds	r0, #2
	for(uint8_t i = 0; i < (NO_OF_CH_IN_SUBBAND * (MAX_SUBBANDS + 1)); i++)
    7004:	2890      	cmp	r0, #144	; 0x90
    7006:	d1f1      	bne.n	6fec <setEnableAllChs+0x8>
	RegParams.cmnParams.paramsType1.lastUsedSB = 0;
    7008:	4c0d      	ldr	r4, [pc, #52]	; (7040 <setEnableAllChs+0x5c>)
    700a:	2200      	movs	r2, #0
    700c:	2358      	movs	r3, #88	; 0x58
    700e:	33ff      	adds	r3, #255	; 0xff
    7010:	54e2      	strb	r2, [r4, r3]
	PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    7012:	4b0c      	ldr	r3, [pc, #48]	; (7044 <setEnableAllChs+0x60>)
    7014:	5ce3      	ldrb	r3, [r4, r3]
    7016:	4a0c      	ldr	r2, [pc, #48]	; (7048 <setEnableAllChs+0x64>)
    7018:	5ca0      	ldrb	r0, [r4, r2]
    701a:	0200      	lsls	r0, r0, #8
    701c:	4318      	orrs	r0, r3
    701e:	b2c1      	uxtb	r1, r0
    7020:	0a00      	lsrs	r0, r0, #8
    7022:	4d0a      	ldr	r5, [pc, #40]	; (704c <setEnableAllChs+0x68>)
    7024:	47a8      	blx	r5
	PDS_STORE(RegParams.regParamItems.lastUsedSB);
    7026:	2383      	movs	r3, #131	; 0x83
    7028:	009b      	lsls	r3, r3, #2
    702a:	5ce3      	ldrb	r3, [r4, r3]
    702c:	4a08      	ldr	r2, [pc, #32]	; (7050 <setEnableAllChs+0x6c>)
    702e:	5ca0      	ldrb	r0, [r4, r2]
    7030:	0200      	lsls	r0, r0, #8
    7032:	4318      	orrs	r0, r3
    7034:	b2c1      	uxtb	r1, r0
    7036:	0a00      	lsrs	r0, r0, #8
    7038:	47a8      	blx	r5
}
    703a:	2008      	movs	r0, #8
    703c:	bd70      	pop	{r4, r5, r6, pc}
    703e:	46c0      	nop			; (mov r8, r8)
    7040:	20001408 	.word	0x20001408
    7044:	0000020e 	.word	0x0000020e
    7048:	0000020f 	.word	0x0000020f
    704c:	0000ae01 	.word	0x0000ae01
    7050:	0000020d 	.word	0x0000020d

00007054 <setJoinSuccess>:
{
    7054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(RegParams.cmnParams.paramsType1.lastUsedSB == 0)
    7056:	2358      	movs	r3, #88	; 0x58
    7058:	33ff      	adds	r3, #255	; 0xff
    705a:	4a1a      	ldr	r2, [pc, #104]	; (70c4 <setJoinSuccess+0x70>)
    705c:	5cd7      	ldrb	r7, [r2, r3]
    705e:	2f00      	cmp	r7, #0
    7060:	d100      	bne.n	7064 <setJoinSuccess+0x10>
		lastUsedSB = 8;
    7062:	3708      	adds	r7, #8
		if(((i < MAX_CHANNELS_BANDWIDTH_125_AU_NA) && ((i < ((lastUsedSB - 1) * NO_OF_CH_IN_SUBBAND)) 
    7064:	1e7c      	subs	r4, r7, #1
    7066:	00e4      	lsls	r4, r4, #3
			|| (i >= (((lastUsedSB - 1) * NO_OF_CH_IN_SUBBAND) + 8) )))
    7068:	0026      	movs	r6, r4
    706a:	3608      	adds	r6, #8
    706c:	2300      	movs	r3, #0
			RegParams.pChParams[i].status = DISABLED;	
    706e:	4815      	ldr	r0, [pc, #84]	; (70c4 <setJoinSuccess+0x70>)
    7070:	2500      	movs	r5, #0
			|| ((i >= MAX_CHANNELS_BANDWIDTH_125_AU_NA) && (i != lastUsedSB + MAX_CHANNELS_BANDWIDTH_125_AU_NA - 1)))
    7072:	373f      	adds	r7, #63	; 0x3f
    7074:	e010      	b.n	7098 <setJoinSuccess+0x44>
    7076:	429f      	cmp	r7, r3
    7078:	d00b      	beq.n	7092 <setJoinSuccess+0x3e>
			RegParams.pChParams[i].status = DISABLED;	
    707a:	7902      	ldrb	r2, [r0, #4]
    707c:	7941      	ldrb	r1, [r0, #5]
    707e:	0209      	lsls	r1, r1, #8
    7080:	4311      	orrs	r1, r2
    7082:	7982      	ldrb	r2, [r0, #6]
    7084:	0412      	lsls	r2, r2, #16
    7086:	4311      	orrs	r1, r2
    7088:	79c2      	ldrb	r2, [r0, #7]
    708a:	0612      	lsls	r2, r2, #24
    708c:	430a      	orrs	r2, r1
    708e:	0059      	lsls	r1, r3, #1
    7090:	548d      	strb	r5, [r1, r2]
    7092:	3301      	adds	r3, #1
	for(uint8_t i = 0; i < (NO_OF_CH_IN_SUBBAND * (MAX_SUBBANDS + 1)); i++)
    7094:	2b48      	cmp	r3, #72	; 0x48
    7096:	d007      	beq.n	70a8 <setJoinSuccess+0x54>
		if(((i < MAX_CHANNELS_BANDWIDTH_125_AU_NA) && ((i < ((lastUsedSB - 1) * NO_OF_CH_IN_SUBBAND)) 
    7098:	b2da      	uxtb	r2, r3
    709a:	2a3f      	cmp	r2, #63	; 0x3f
    709c:	d8eb      	bhi.n	7076 <setJoinSuccess+0x22>
    709e:	429c      	cmp	r4, r3
    70a0:	dceb      	bgt.n	707a <setJoinSuccess+0x26>
			|| (i >= (((lastUsedSB - 1) * NO_OF_CH_IN_SUBBAND) + 8) )))
    70a2:	429e      	cmp	r6, r3
    70a4:	dde9      	ble.n	707a <setJoinSuccess+0x26>
    70a6:	e7f4      	b.n	7092 <setJoinSuccess+0x3e>
	PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    70a8:	4b06      	ldr	r3, [pc, #24]	; (70c4 <setJoinSuccess+0x70>)
    70aa:	4a07      	ldr	r2, [pc, #28]	; (70c8 <setJoinSuccess+0x74>)
    70ac:	5c9a      	ldrb	r2, [r3, r2]
    70ae:	4907      	ldr	r1, [pc, #28]	; (70cc <setJoinSuccess+0x78>)
    70b0:	5c58      	ldrb	r0, [r3, r1]
    70b2:	0200      	lsls	r0, r0, #8
    70b4:	4310      	orrs	r0, r2
    70b6:	b2c1      	uxtb	r1, r0
    70b8:	0a00      	lsrs	r0, r0, #8
    70ba:	4b05      	ldr	r3, [pc, #20]	; (70d0 <setJoinSuccess+0x7c>)
    70bc:	4798      	blx	r3
}
    70be:	2008      	movs	r0, #8
    70c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    70c2:	46c0      	nop			; (mov r8, r8)
    70c4:	20001408 	.word	0x20001408
    70c8:	0000020e 	.word	0x0000020e
    70cc:	0000020f 	.word	0x0000020f
    70d0:	0000ae01 	.word	0x0000ae01

000070d4 <UpdateChannelIdStatus>:
{
    70d4:	b510      	push	{r4, lr}
	if(chid < RegParams.maxChannels || ((((1 << RegParams.band) & (ISM_NAAUBAND)) == 0) && chid >= RegParams.cmnParams.paramsType2.minNonDefChId))
    70d6:	232a      	movs	r3, #42	; 0x2a
    70d8:	4a13      	ldr	r2, [pc, #76]	; (7128 <UpdateChannelIdStatus+0x54>)
    70da:	56d3      	ldrsb	r3, [r2, r3]
    70dc:	4298      	cmp	r0, r3
    70de:	db0b      	blt.n	70f8 <UpdateChannelIdStatus+0x24>
    70e0:	232e      	movs	r3, #46	; 0x2e
    70e2:	5cd2      	ldrb	r2, [r2, r3]
    70e4:	3b22      	subs	r3, #34	; 0x22
    70e6:	4113      	asrs	r3, r2
    70e8:	07db      	lsls	r3, r3, #31
    70ea:	d41c      	bmi.n	7126 <UpdateChannelIdStatus+0x52>
    70ec:	23e0      	movs	r3, #224	; 0xe0
    70ee:	005b      	lsls	r3, r3, #1
    70f0:	4a0d      	ldr	r2, [pc, #52]	; (7128 <UpdateChannelIdStatus+0x54>)
    70f2:	5cd3      	ldrb	r3, [r2, r3]
    70f4:	4283      	cmp	r3, r0
    70f6:	d816      	bhi.n	7126 <UpdateChannelIdStatus+0x52>
		RegParams.pChParams[chid].status = statusNew;
    70f8:	4b0b      	ldr	r3, [pc, #44]	; (7128 <UpdateChannelIdStatus+0x54>)
    70fa:	791a      	ldrb	r2, [r3, #4]
    70fc:	795c      	ldrb	r4, [r3, #5]
    70fe:	0224      	lsls	r4, r4, #8
    7100:	4314      	orrs	r4, r2
    7102:	799a      	ldrb	r2, [r3, #6]
    7104:	0412      	lsls	r2, r2, #16
    7106:	4314      	orrs	r4, r2
    7108:	79da      	ldrb	r2, [r3, #7]
    710a:	0612      	lsls	r2, r2, #24
    710c:	4322      	orrs	r2, r4
    710e:	0040      	lsls	r0, r0, #1
    7110:	5481      	strb	r1, [r0, r2]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    7112:	4a06      	ldr	r2, [pc, #24]	; (712c <UpdateChannelIdStatus+0x58>)
    7114:	5c9a      	ldrb	r2, [r3, r2]
    7116:	4906      	ldr	r1, [pc, #24]	; (7130 <UpdateChannelIdStatus+0x5c>)
    7118:	5c58      	ldrb	r0, [r3, r1]
    711a:	0200      	lsls	r0, r0, #8
    711c:	4310      	orrs	r0, r2
    711e:	b2c1      	uxtb	r1, r0
    7120:	0a00      	lsrs	r0, r0, #8
    7122:	4b04      	ldr	r3, [pc, #16]	; (7134 <UpdateChannelIdStatus+0x60>)
    7124:	4798      	blx	r3
}
    7126:	bd10      	pop	{r4, pc}
    7128:	20001408 	.word	0x20001408
    712c:	0000020e 	.word	0x0000020e
    7130:	0000020f 	.word	0x0000020f
    7134:	0000ae01 	.word	0x0000ae01

00007138 <EnableChannels2>:
{
    7138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    713a:	46ce      	mov	lr, r9
    713c:	4647      	mov	r7, r8
    713e:	b580      	push	{r7, lr}
    7140:	0004      	movs	r4, r0
    7142:	000f      	movs	r7, r1
    7144:	0015      	movs	r5, r2
	for(i = startIndx; i <= endIndx; i++)
    7146:	4288      	cmp	r0, r1
    7148:	d812      	bhi.n	7170 <EnableChannels2+0x38>
		if((chMask & (0x0001)) == 0x0001)
    714a:	2601      	movs	r6, #1
			UpdateChannelIdStatus(i, ENABLED);
    714c:	4b0a      	ldr	r3, [pc, #40]	; (7178 <EnableChannels2+0x40>)
    714e:	4699      	mov	r9, r3
			UpdateChannelIdStatus(i, DISABLED);
    7150:	4698      	mov	r8, r3
    7152:	e007      	b.n	7164 <EnableChannels2+0x2c>
    7154:	2100      	movs	r1, #0
    7156:	0020      	movs	r0, r4
    7158:	47c0      	blx	r8
		chMask = chMask >> SHIFT1;
    715a:	086d      	lsrs	r5, r5, #1
	for(i = startIndx; i <= endIndx; i++)
    715c:	3401      	adds	r4, #1
    715e:	b2e4      	uxtb	r4, r4
    7160:	42a7      	cmp	r7, r4
    7162:	d305      	bcc.n	7170 <EnableChannels2+0x38>
		if((chMask & (0x0001)) == 0x0001)
    7164:	422e      	tst	r6, r5
    7166:	d0f5      	beq.n	7154 <EnableChannels2+0x1c>
			UpdateChannelIdStatus(i, ENABLED);
    7168:	0031      	movs	r1, r6
    716a:	0020      	movs	r0, r4
    716c:	47c8      	blx	r9
    716e:	e7f4      	b.n	715a <EnableChannels2+0x22>
}
    7170:	bc0c      	pop	{r2, r3}
    7172:	4690      	mov	r8, r2
    7174:	4699      	mov	r9, r3
    7176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7178:	000070d5 	.word	0x000070d5

0000717c <UpdateChannelIdStatusT2>:
{
    717c:	b570      	push	{r4, r5, r6, lr}
    717e:	000c      	movs	r4, r1
	if(chid < RegParams.maxChannels && chid >= RegParams.cmnParams.paramsType2.minNonDefChId &&
    7180:	232a      	movs	r3, #42	; 0x2a
    7182:	4a3f      	ldr	r2, [pc, #252]	; (7280 <UpdateChannelIdStatusT2+0x104>)
    7184:	56d3      	ldrsb	r3, [r2, r3]
    7186:	4298      	cmp	r0, r3
    7188:	da17      	bge.n	71ba <UpdateChannelIdStatusT2+0x3e>
    718a:	23e0      	movs	r3, #224	; 0xe0
    718c:	005b      	lsls	r3, r3, #1
    718e:	5cd3      	ldrb	r3, [r2, r3]
    7190:	4283      	cmp	r3, r0
    7192:	d812      	bhi.n	71ba <UpdateChannelIdStatusT2+0x3e>
	   (RegParams.pOtherChParams[chid].parametersDefined & (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)) == (FREQUENCY_DEFINED | DATA_RANGE_DEFINED))
    7194:	0045      	lsls	r5, r0, #1
    7196:	182d      	adds	r5, r5, r0
    7198:	00ad      	lsls	r5, r5, #2
    719a:	0011      	movs	r1, r2
    719c:	7a13      	ldrb	r3, [r2, #8]
    719e:	7a52      	ldrb	r2, [r2, #9]
    71a0:	0212      	lsls	r2, r2, #8
    71a2:	431a      	orrs	r2, r3
    71a4:	7a8b      	ldrb	r3, [r1, #10]
    71a6:	041b      	lsls	r3, r3, #16
    71a8:	431a      	orrs	r2, r3
    71aa:	7acb      	ldrb	r3, [r1, #11]
    71ac:	061b      	lsls	r3, r3, #24
    71ae:	4313      	orrs	r3, r2
    71b0:	195b      	adds	r3, r3, r5
	if(chid < RegParams.maxChannels && chid >= RegParams.cmnParams.paramsType2.minNonDefChId &&
    71b2:	7adb      	ldrb	r3, [r3, #11]
    71b4:	43db      	mvns	r3, r3
    71b6:	079b      	lsls	r3, r3, #30
    71b8:	d000      	beq.n	71bc <UpdateChannelIdStatusT2+0x40>
}
    71ba:	bd70      	pop	{r4, r5, r6, pc}
		RegParams.pChParams[chid].status = statusNew;
    71bc:	000e      	movs	r6, r1
    71be:	790b      	ldrb	r3, [r1, #4]
    71c0:	794a      	ldrb	r2, [r1, #5]
    71c2:	0212      	lsls	r2, r2, #8
    71c4:	431a      	orrs	r2, r3
    71c6:	798b      	ldrb	r3, [r1, #6]
    71c8:	041b      	lsls	r3, r3, #16
    71ca:	431a      	orrs	r2, r3
    71cc:	79cb      	ldrb	r3, [r1, #7]
    71ce:	061b      	lsls	r3, r3, #24
    71d0:	4313      	orrs	r3, r2
    71d2:	0040      	lsls	r0, r0, #1
    71d4:	54c4      	strb	r4, [r0, r3]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    71d6:	4b2b      	ldr	r3, [pc, #172]	; (7284 <UpdateChannelIdStatusT2+0x108>)
    71d8:	5ccb      	ldrb	r3, [r1, r3]
    71da:	4a2b      	ldr	r2, [pc, #172]	; (7288 <UpdateChannelIdStatusT2+0x10c>)
    71dc:	5c88      	ldrb	r0, [r1, r2]
    71de:	0200      	lsls	r0, r0, #8
    71e0:	4318      	orrs	r0, r3
    71e2:	b2c1      	uxtb	r1, r0
    71e4:	0a00      	lsrs	r0, r0, #8
    71e6:	4b29      	ldr	r3, [pc, #164]	; (728c <UpdateChannelIdStatusT2+0x110>)
    71e8:	4798      	blx	r3
		if(((1 << RegParams.band) & (ISM_EUBAND)) != 0 && statusNew == DISABLED)
    71ea:	232e      	movs	r3, #46	; 0x2e
    71ec:	5cf2      	ldrb	r2, [r6, r3]
    71ee:	3b2b      	subs	r3, #43	; 0x2b
    71f0:	4113      	asrs	r3, r2
    71f2:	07db      	lsls	r3, r3, #31
    71f4:	d5e1      	bpl.n	71ba <UpdateChannelIdStatusT2+0x3e>
    71f6:	2c00      	cmp	r4, #0
    71f8:	d1df      	bne.n	71ba <UpdateChannelIdStatusT2+0x3e>
			subBandId = RegParams.pOtherChParams[chid].subBandId;
    71fa:	4b21      	ldr	r3, [pc, #132]	; (7280 <UpdateChannelIdStatusT2+0x104>)
    71fc:	7a18      	ldrb	r0, [r3, #8]
    71fe:	7a5a      	ldrb	r2, [r3, #9]
    7200:	0212      	lsls	r2, r2, #8
    7202:	4302      	orrs	r2, r0
    7204:	7a98      	ldrb	r0, [r3, #10]
    7206:	0400      	lsls	r0, r0, #16
    7208:	4302      	orrs	r2, r0
    720a:	7ad8      	ldrb	r0, [r3, #11]
    720c:	0600      	lsls	r0, r0, #24
    720e:	4310      	orrs	r0, r2
    7210:	1945      	adds	r5, r0, r5
    7212:	7a2d      	ldrb	r5, [r5, #8]
			for(uint8_t i = 0; i < RegParams.maxChannels; i++)
    7214:	222a      	movs	r2, #42	; 0x2a
    7216:	569c      	ldrsb	r4, [r3, r2]
    7218:	2c00      	cmp	r4, #0
    721a:	dd1c      	ble.n	7256 <UpdateChannelIdStatusT2+0xda>
				if(RegParams.pChParams[i].status == ENABLED &&
    721c:	001a      	movs	r2, r3
    721e:	7919      	ldrb	r1, [r3, #4]
    7220:	795b      	ldrb	r3, [r3, #5]
    7222:	021b      	lsls	r3, r3, #8
    7224:	430b      	orrs	r3, r1
    7226:	7991      	ldrb	r1, [r2, #6]
    7228:	0409      	lsls	r1, r1, #16
    722a:	430b      	orrs	r3, r1
    722c:	79d1      	ldrb	r1, [r2, #7]
    722e:	0609      	lsls	r1, r1, #24
    7230:	4319      	orrs	r1, r3
    7232:	2300      	movs	r3, #0
    7234:	e003      	b.n	723e <UpdateChannelIdStatusT2+0xc2>
			for(uint8_t i = 0; i < RegParams.maxChannels; i++)
    7236:	3301      	adds	r3, #1
    7238:	b2db      	uxtb	r3, r3
    723a:	42a3      	cmp	r3, r4
    723c:	da0b      	bge.n	7256 <UpdateChannelIdStatusT2+0xda>
				if(RegParams.pChParams[i].status == ENABLED &&
    723e:	005a      	lsls	r2, r3, #1
    7240:	5c52      	ldrb	r2, [r2, r1]
    7242:	2a00      	cmp	r2, #0
    7244:	d0f7      	beq.n	7236 <UpdateChannelIdStatusT2+0xba>
				 subBandId == RegParams.pOtherChParams[i].subBandId)
    7246:	005a      	lsls	r2, r3, #1
    7248:	18d2      	adds	r2, r2, r3
    724a:	0092      	lsls	r2, r2, #2
    724c:	1882      	adds	r2, r0, r2
				if(RegParams.pChParams[i].status == ENABLED &&
    724e:	7a12      	ldrb	r2, [r2, #8]
    7250:	42aa      	cmp	r2, r5
    7252:	d1f0      	bne.n	7236 <UpdateChannelIdStatusT2+0xba>
    7254:	e7b1      	b.n	71ba <UpdateChannelIdStatusT2+0x3e>
			RegParams.pSubBandParams[subBandId].subBandTimeout = 0;
    7256:	490a      	ldr	r1, [pc, #40]	; (7280 <UpdateChannelIdStatusT2+0x104>)
    7258:	7b0a      	ldrb	r2, [r1, #12]
    725a:	7b4b      	ldrb	r3, [r1, #13]
    725c:	021b      	lsls	r3, r3, #8
    725e:	4313      	orrs	r3, r2
    7260:	7b8a      	ldrb	r2, [r1, #14]
    7262:	0412      	lsls	r2, r2, #16
    7264:	4313      	orrs	r3, r2
    7266:	7bca      	ldrb	r2, [r1, #15]
    7268:	0612      	lsls	r2, r2, #24
    726a:	431a      	orrs	r2, r3
    726c:	006b      	lsls	r3, r5, #1
    726e:	195d      	adds	r5, r3, r5
    7270:	00ad      	lsls	r5, r5, #2
    7272:	18ad      	adds	r5, r5, r2
    7274:	2300      	movs	r3, #0
    7276:	722b      	strb	r3, [r5, #8]
    7278:	726b      	strb	r3, [r5, #9]
    727a:	72ab      	strb	r3, [r5, #10]
    727c:	72eb      	strb	r3, [r5, #11]
    727e:	e79c      	b.n	71ba <UpdateChannelIdStatusT2+0x3e>
    7280:	20001408 	.word	0x20001408
    7284:	0000020e 	.word	0x0000020e
    7288:	0000020f 	.word	0x0000020f
    728c:	0000ae01 	.word	0x0000ae01

00007290 <setChannelIdStatusT2>:
{
    7290:	b570      	push	{r4, r5, r6, lr}
    7292:	b082      	sub	sp, #8
	memcpy(&updateChid,attrInput,sizeof(UpdateChId_t));
    7294:	780d      	ldrb	r5, [r1, #0]
    7296:	784e      	ldrb	r6, [r1, #1]
	valChid.channelIndex = updateChid.channelIndex;
    7298:	a901      	add	r1, sp, #4
    729a:	700d      	strb	r5, [r1, #0]
	valChid.allowedForDefaultChannels = /*WITHOUT_DEFAULT_CHANNELS*/ALL_CHANNELS;
    729c:	2301      	movs	r3, #1
    729e:	704b      	strb	r3, [r1, #1]
	if(ValidateChannelIdT2(CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    72a0:	2015      	movs	r0, #21
    72a2:	4b0c      	ldr	r3, [pc, #48]	; (72d4 <setChannelIdStatusT2+0x44>)
    72a4:	4798      	blx	r3
    72a6:	0004      	movs	r4, r0
    72a8:	2808      	cmp	r0, #8
    72aa:	d003      	beq.n	72b4 <setChannelIdStatusT2+0x24>
		retVal = LORAWAN_INVALID_PARAMETER;
    72ac:	240a      	movs	r4, #10
}
    72ae:	0020      	movs	r0, r4
    72b0:	b002      	add	sp, #8
    72b2:	bd70      	pop	{r4, r5, r6, pc}
		if(RegParams.band ==  ISM_IND865)
    72b4:	232e      	movs	r3, #46	; 0x2e
    72b6:	4a08      	ldr	r2, [pc, #32]	; (72d8 <setChannelIdStatusT2+0x48>)
    72b8:	5cd3      	ldrb	r3, [r2, r3]
    72ba:	2b0f      	cmp	r3, #15
    72bc:	d004      	beq.n	72c8 <setChannelIdStatusT2+0x38>
		    UpdateChannelIdStatusT2(updateChid.channelIndex,updateChid.statusNew);
    72be:	0031      	movs	r1, r6
    72c0:	0028      	movs	r0, r5
    72c2:	4b06      	ldr	r3, [pc, #24]	; (72dc <setChannelIdStatusT2+0x4c>)
    72c4:	4798      	blx	r3
    72c6:	e7f2      	b.n	72ae <setChannelIdStatusT2+0x1e>
			UpdateChannelIdStatus(updateChid.channelIndex,updateChid.statusNew);
    72c8:	0031      	movs	r1, r6
    72ca:	0028      	movs	r0, r5
    72cc:	4b04      	ldr	r3, [pc, #16]	; (72e0 <setChannelIdStatusT2+0x50>)
    72ce:	4798      	blx	r3
    72d0:	e7ed      	b.n	72ae <setChannelIdStatusT2+0x1e>
    72d2:	46c0      	nop			; (mov r8, r8)
    72d4:	0000695d 	.word	0x0000695d
    72d8:	20001408 	.word	0x20001408
    72dc:	0000717d 	.word	0x0000717d
    72e0:	000070d5 	.word	0x000070d5

000072e4 <UpdateChannelIdStatusT4>:
{
    72e4:	b570      	push	{r4, r5, r6, lr}
    72e6:	0004      	movs	r4, r0
    72e8:	000d      	movs	r5, r1
	RegParams.pChParams[chid].status = statusNew;
    72ea:	4923      	ldr	r1, [pc, #140]	; (7378 <UpdateChannelIdStatusT4+0x94>)
    72ec:	790b      	ldrb	r3, [r1, #4]
    72ee:	794a      	ldrb	r2, [r1, #5]
    72f0:	0212      	lsls	r2, r2, #8
    72f2:	431a      	orrs	r2, r3
    72f4:	798b      	ldrb	r3, [r1, #6]
    72f6:	041b      	lsls	r3, r3, #16
    72f8:	431a      	orrs	r2, r3
    72fa:	79cb      	ldrb	r3, [r1, #7]
    72fc:	061b      	lsls	r3, r3, #24
    72fe:	4313      	orrs	r3, r2
    7300:	0042      	lsls	r2, r0, #1
    7302:	54d5      	strb	r5, [r2, r3]
	PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    7304:	4b1d      	ldr	r3, [pc, #116]	; (737c <UpdateChannelIdStatusT4+0x98>)
    7306:	5ccb      	ldrb	r3, [r1, r3]
    7308:	4a1d      	ldr	r2, [pc, #116]	; (7380 <UpdateChannelIdStatusT4+0x9c>)
    730a:	5c88      	ldrb	r0, [r1, r2]
    730c:	0200      	lsls	r0, r0, #8
    730e:	4318      	orrs	r0, r3
    7310:	b2c1      	uxtb	r1, r0
    7312:	0a00      	lsrs	r0, r0, #8
    7314:	4b1b      	ldr	r3, [pc, #108]	; (7384 <UpdateChannelIdStatusT4+0xa0>)
    7316:	4798      	blx	r3
	if(statusNew == ENABLED)
    7318:	2d00      	cmp	r5, #0
    731a:	d029      	beq.n	7370 <UpdateChannelIdStatusT4+0x8c>
		if(RegParams.pOtherChParams[chid].ulfrequency < FREQ_922100KHZ)
    731c:	4a16      	ldr	r2, [pc, #88]	; (7378 <UpdateChannelIdStatusT4+0x94>)
    731e:	7a10      	ldrb	r0, [r2, #8]
    7320:	7a53      	ldrb	r3, [r2, #9]
    7322:	021b      	lsls	r3, r3, #8
    7324:	4303      	orrs	r3, r0
    7326:	7a90      	ldrb	r0, [r2, #10]
    7328:	0400      	lsls	r0, r0, #16
    732a:	4303      	orrs	r3, r0
    732c:	7ad0      	ldrb	r0, [r2, #11]
    732e:	0600      	lsls	r0, r0, #24
    7330:	4318      	orrs	r0, r3
    7332:	0063      	lsls	r3, r4, #1
    7334:	191c      	adds	r4, r3, r4
    7336:	00a4      	lsls	r4, r4, #2
    7338:	1900      	adds	r0, r0, r4
    733a:	7803      	ldrb	r3, [r0, #0]
    733c:	7842      	ldrb	r2, [r0, #1]
    733e:	0212      	lsls	r2, r2, #8
    7340:	431a      	orrs	r2, r3
    7342:	7883      	ldrb	r3, [r0, #2]
    7344:	041b      	lsls	r3, r3, #16
    7346:	431a      	orrs	r2, r3
    7348:	78c3      	ldrb	r3, [r0, #3]
    734a:	061b      	lsls	r3, r3, #24
    734c:	4313      	orrs	r3, r2
    734e:	4a0e      	ldr	r2, [pc, #56]	; (7388 <UpdateChannelIdStatusT4+0xa4>)
    7350:	4293      	cmp	r3, r2
    7352:	d80e      	bhi.n	7372 <UpdateChannelIdStatusT4+0x8e>
			RegParams.pOtherChParams[chid].maxEIRP = DEFAULT_EIRP_KR_LF;
    7354:	230a      	movs	r3, #10
    7356:	7283      	strb	r3, [r0, #10]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    7358:	4b07      	ldr	r3, [pc, #28]	; (7378 <UpdateChannelIdStatusT4+0x94>)
    735a:	2284      	movs	r2, #132	; 0x84
    735c:	0092      	lsls	r2, r2, #2
    735e:	5c9a      	ldrb	r2, [r3, r2]
    7360:	490a      	ldr	r1, [pc, #40]	; (738c <UpdateChannelIdStatusT4+0xa8>)
    7362:	5c58      	ldrb	r0, [r3, r1]
    7364:	0200      	lsls	r0, r0, #8
    7366:	4310      	orrs	r0, r2
    7368:	b2c1      	uxtb	r1, r0
    736a:	0a00      	lsrs	r0, r0, #8
    736c:	4b05      	ldr	r3, [pc, #20]	; (7384 <UpdateChannelIdStatusT4+0xa0>)
    736e:	4798      	blx	r3
}
    7370:	bd70      	pop	{r4, r5, r6, pc}
			RegParams.pOtherChParams[chid].maxEIRP = DEFAULT_EIRP_KR_HF;
    7372:	230e      	movs	r3, #14
    7374:	7283      	strb	r3, [r0, #10]
    7376:	e7ef      	b.n	7358 <UpdateChannelIdStatusT4+0x74>
    7378:	20001408 	.word	0x20001408
    737c:	0000020e 	.word	0x0000020e
    7380:	0000020f 	.word	0x0000020f
    7384:	0000ae01 	.word	0x0000ae01
    7388:	36f6211f 	.word	0x36f6211f
    738c:	00000211 	.word	0x00000211

00007390 <UpdateChannelIdStatusT3>:
{
    7390:	b570      	push	{r4, r5, r6, lr}
    7392:	0005      	movs	r5, r0
	RegParams.pChParams[chid].status = statusNew;
    7394:	4c17      	ldr	r4, [pc, #92]	; (73f4 <UpdateChannelIdStatusT3+0x64>)
    7396:	7923      	ldrb	r3, [r4, #4]
    7398:	7962      	ldrb	r2, [r4, #5]
    739a:	0212      	lsls	r2, r2, #8
    739c:	431a      	orrs	r2, r3
    739e:	79a3      	ldrb	r3, [r4, #6]
    73a0:	041b      	lsls	r3, r3, #16
    73a2:	431a      	orrs	r2, r3
    73a4:	79e3      	ldrb	r3, [r4, #7]
    73a6:	061b      	lsls	r3, r3, #24
    73a8:	4313      	orrs	r3, r2
    73aa:	0042      	lsls	r2, r0, #1
    73ac:	54d1      	strb	r1, [r2, r3]
	PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    73ae:	4b12      	ldr	r3, [pc, #72]	; (73f8 <UpdateChannelIdStatusT3+0x68>)
    73b0:	5ce3      	ldrb	r3, [r4, r3]
    73b2:	4a12      	ldr	r2, [pc, #72]	; (73fc <UpdateChannelIdStatusT3+0x6c>)
    73b4:	5ca0      	ldrb	r0, [r4, r2]
    73b6:	0200      	lsls	r0, r0, #8
    73b8:	4318      	orrs	r0, r3
    73ba:	b2c1      	uxtb	r1, r0
    73bc:	0a00      	lsrs	r0, r0, #8
    73be:	4e10      	ldr	r6, [pc, #64]	; (7400 <UpdateChannelIdStatusT3+0x70>)
    73c0:	47b0      	blx	r6
	PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    73c2:	2384      	movs	r3, #132	; 0x84
    73c4:	009b      	lsls	r3, r3, #2
    73c6:	5ce3      	ldrb	r3, [r4, r3]
    73c8:	4a0e      	ldr	r2, [pc, #56]	; (7404 <UpdateChannelIdStatusT3+0x74>)
    73ca:	5ca0      	ldrb	r0, [r4, r2]
    73cc:	0200      	lsls	r0, r0, #8
    73ce:	4318      	orrs	r0, r3
    73d0:	b2c1      	uxtb	r1, r0
    73d2:	0a00      	lsrs	r0, r0, #8
    73d4:	47b0      	blx	r6
	if( RegParams.band == ISM_JPN923)
    73d6:	232e      	movs	r3, #46	; 0x2e
    73d8:	5ce3      	ldrb	r3, [r4, r3]
    73da:	2b05      	cmp	r3, #5
    73dc:	d000      	beq.n	73e0 <UpdateChannelIdStatusT3+0x50>
}
    73de:	bd70      	pop	{r4, r5, r6, pc}
		RegParams.cmnParams.paramsType2.channelTimer[chid] = 0;
    73e0:	3558      	adds	r5, #88	; 0x58
    73e2:	00ad      	lsls	r5, r5, #2
    73e4:	4b03      	ldr	r3, [pc, #12]	; (73f4 <UpdateChannelIdStatusT3+0x64>)
    73e6:	195d      	adds	r5, r3, r5
    73e8:	2300      	movs	r3, #0
    73ea:	722b      	strb	r3, [r5, #8]
    73ec:	726b      	strb	r3, [r5, #9]
    73ee:	72ab      	strb	r3, [r5, #10]
    73f0:	72eb      	strb	r3, [r5, #11]
}
    73f2:	e7f4      	b.n	73de <UpdateChannelIdStatusT3+0x4e>
    73f4:	20001408 	.word	0x20001408
    73f8:	0000020e 	.word	0x0000020e
    73fc:	0000020f 	.word	0x0000020f
    7400:	0000ae01 	.word	0x0000ae01
    7404:	00000211 	.word	0x00000211

00007408 <setChannelIdStatusT3>:
{
    7408:	b570      	push	{r4, r5, r6, lr}
    740a:	b082      	sub	sp, #8
	memcpy(&updateChid,attrInput,sizeof(UpdateChId_t));
    740c:	780d      	ldrb	r5, [r1, #0]
    740e:	784e      	ldrb	r6, [r1, #1]
	valChid.channelIndex = updateChid.channelIndex;
    7410:	a901      	add	r1, sp, #4
    7412:	700d      	strb	r5, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    7414:	2301      	movs	r3, #1
    7416:	704b      	strb	r3, [r1, #1]
	if(ValidateChannelIdT2(CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    7418:	2015      	movs	r0, #21
    741a:	4b0c      	ldr	r3, [pc, #48]	; (744c <setChannelIdStatusT3+0x44>)
    741c:	4798      	blx	r3
    741e:	0004      	movs	r4, r0
    7420:	2808      	cmp	r0, #8
    7422:	d003      	beq.n	742c <setChannelIdStatusT3+0x24>
		retVal = LORAWAN_INVALID_PARAMETER;
    7424:	240a      	movs	r4, #10
}
    7426:	0020      	movs	r0, r4
    7428:	b002      	add	sp, #8
    742a:	bd70      	pop	{r4, r5, r6, pc}
		if( RegParams.band == ISM_KR920)
    742c:	232e      	movs	r3, #46	; 0x2e
    742e:	4a08      	ldr	r2, [pc, #32]	; (7450 <setChannelIdStatusT3+0x48>)
    7430:	5cd3      	ldrb	r3, [r2, r3]
    7432:	2b04      	cmp	r3, #4
    7434:	d004      	beq.n	7440 <setChannelIdStatusT3+0x38>
		    UpdateChannelIdStatusT3(updateChid.channelIndex,updateChid.statusNew);
    7436:	0031      	movs	r1, r6
    7438:	0028      	movs	r0, r5
    743a:	4b06      	ldr	r3, [pc, #24]	; (7454 <setChannelIdStatusT3+0x4c>)
    743c:	4798      	blx	r3
    743e:	e7f2      	b.n	7426 <setChannelIdStatusT3+0x1e>
			UpdateChannelIdStatusT4(updateChid.channelIndex,updateChid.statusNew);
    7440:	0031      	movs	r1, r6
    7442:	0028      	movs	r0, r5
    7444:	4b04      	ldr	r3, [pc, #16]	; (7458 <setChannelIdStatusT3+0x50>)
    7446:	4798      	blx	r3
    7448:	e7ed      	b.n	7426 <setChannelIdStatusT3+0x1e>
    744a:	46c0      	nop			; (mov r8, r8)
    744c:	0000695d 	.word	0x0000695d
    7450:	20001408 	.word	0x20001408
    7454:	00007391 	.word	0x00007391
    7458:	000072e5 	.word	0x000072e5

0000745c <LORAREG_GetAttr_JoinDutyCycleRemainingTime>:
{
    745c:	b530      	push	{r4, r5, lr}
    745e:	b083      	sub	sp, #12
    7460:	0014      	movs	r4, r2
	uint32_t timeremaining =0;
    7462:	2300      	movs	r3, #0
    7464:	9301      	str	r3, [sp, #4]
	if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    7466:	4920      	ldr	r1, [pc, #128]	; (74e8 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x8c>)
    7468:	7d0b      	ldrb	r3, [r1, #20]
    746a:	7d4a      	ldrb	r2, [r1, #21]
    746c:	0212      	lsls	r2, r2, #8
    746e:	431a      	orrs	r2, r3
    7470:	7d8b      	ldrb	r3, [r1, #22]
    7472:	041b      	lsls	r3, r3, #16
    7474:	431a      	orrs	r2, r3
    7476:	7dcb      	ldrb	r3, [r1, #23]
    7478:	061b      	lsls	r3, r3, #24
    747a:	4313      	orrs	r3, r2
    747c:	7a18      	ldrb	r0, [r3, #8]
    747e:	4b1b      	ldr	r3, [pc, #108]	; (74ec <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x90>)
    7480:	4798      	blx	r3
    7482:	2800      	cmp	r0, #0
    7484:	d107      	bne.n	7496 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x3a>
	memcpy(attrOutput,&timeremaining,sizeof(uint32_t));
    7486:	2204      	movs	r2, #4
    7488:	a901      	add	r1, sp, #4
    748a:	0020      	movs	r0, r4
    748c:	4b18      	ldr	r3, [pc, #96]	; (74f0 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x94>)
    748e:	4798      	blx	r3
}
    7490:	2008      	movs	r0, #8
    7492:	b003      	add	sp, #12
    7494:	bd30      	pop	{r4, r5, pc}
		timeremaining = US_TO_MS(SwTimerReadValue (RegParams.pJoinDutyCycleTimer->timerId));
    7496:	4d14      	ldr	r5, [pc, #80]	; (74e8 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x8c>)
    7498:	7d2b      	ldrb	r3, [r5, #20]
    749a:	7d6a      	ldrb	r2, [r5, #21]
    749c:	0212      	lsls	r2, r2, #8
    749e:	431a      	orrs	r2, r3
    74a0:	7dab      	ldrb	r3, [r5, #22]
    74a2:	041b      	lsls	r3, r3, #16
    74a4:	431a      	orrs	r2, r3
    74a6:	7deb      	ldrb	r3, [r5, #23]
    74a8:	061b      	lsls	r3, r3, #24
    74aa:	4313      	orrs	r3, r2
    74ac:	7a18      	ldrb	r0, [r3, #8]
    74ae:	4b11      	ldr	r3, [pc, #68]	; (74f4 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x98>)
    74b0:	4798      	blx	r3
		timeremaining = timeremaining + RegParams.pJoinDutyCycleTimer->remainingtime;
    74b2:	7d2b      	ldrb	r3, [r5, #20]
    74b4:	7d6a      	ldrb	r2, [r5, #21]
    74b6:	0212      	lsls	r2, r2, #8
    74b8:	431a      	orrs	r2, r3
    74ba:	7dab      	ldrb	r3, [r5, #22]
    74bc:	041b      	lsls	r3, r3, #16
    74be:	431a      	orrs	r2, r3
    74c0:	7deb      	ldrb	r3, [r5, #23]
    74c2:	061b      	lsls	r3, r3, #24
    74c4:	4313      	orrs	r3, r2
    74c6:	791d      	ldrb	r5, [r3, #4]
    74c8:	795a      	ldrb	r2, [r3, #5]
    74ca:	0212      	lsls	r2, r2, #8
    74cc:	432a      	orrs	r2, r5
    74ce:	799d      	ldrb	r5, [r3, #6]
    74d0:	042d      	lsls	r5, r5, #16
    74d2:	432a      	orrs	r2, r5
    74d4:	79dd      	ldrb	r5, [r3, #7]
    74d6:	062d      	lsls	r5, r5, #24
    74d8:	4315      	orrs	r5, r2
		timeremaining = US_TO_MS(SwTimerReadValue (RegParams.pJoinDutyCycleTimer->timerId));
    74da:	21fa      	movs	r1, #250	; 0xfa
    74dc:	0089      	lsls	r1, r1, #2
    74de:	4b06      	ldr	r3, [pc, #24]	; (74f8 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x9c>)
    74e0:	4798      	blx	r3
		timeremaining = timeremaining + RegParams.pJoinDutyCycleTimer->remainingtime;
    74e2:	182d      	adds	r5, r5, r0
    74e4:	9501      	str	r5, [sp, #4]
    74e6:	e7ce      	b.n	7486 <LORAREG_GetAttr_JoinDutyCycleRemainingTime+0x2a>
    74e8:	20001408 	.word	0x20001408
    74ec:	0000bcfd 	.word	0x0000bcfd
    74f0:	00016225 	.word	0x00016225
    74f4:	0000bd11 	.word	0x0000bd11
    74f8:	00012aad 	.word	0x00012aad

000074fc <LORAREG_GetAttr_Rx1WindowparamsType1>:
{
    74fc:	b510      	push	{r4, lr}
    74fe:	b082      	sub	sp, #8
    7500:	0010      	movs	r0, r2
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    7502:	784c      	ldrb	r4, [r1, #1]
    7504:	788b      	ldrb	r3, [r1, #2]
	if(rx1WindowParamReq->joining)
    7506:	780a      	ldrb	r2, [r1, #0]
    7508:	2a00      	cmp	r2, #0
    750a:	d007      	beq.n	751c <LORAREG_GetAttr_Rx1WindowparamsType1+0x20>
		if (RegParams.lastUsedChannelIndex <= MAX_CHANNELS_BANDWIDTH_125_AU_NA) 
    750c:	232f      	movs	r3, #47	; 0x2f
    750e:	4a23      	ldr	r2, [pc, #140]	; (759c <LORAREG_GetAttr_Rx1WindowparamsType1+0xa0>)
    7510:	5cd3      	ldrb	r3, [r2, r3]
    7512:	2b40      	cmp	r3, #64	; 0x40
    7514:	d819      	bhi.n	754a <LORAREG_GetAttr_Rx1WindowparamsType1+0x4e>
			rx1WindowParamReq->currDr = RegParams.cmnParams.paramsType1.minTxDR;
    7516:	2350      	movs	r3, #80	; 0x50
    7518:	33ff      	adds	r3, #255	; 0xff
    751a:	5cd3      	ldrb	r3, [r2, r3]
		            RegParams.cmnParams.paramsType1.RxParamWindowOffset1 - rx1WindowParamReq->drOffset;
    751c:	491f      	ldr	r1, [pc, #124]	; (759c <LORAREG_GetAttr_Rx1WindowparamsType1+0xa0>)
    751e:	2256      	movs	r2, #86	; 0x56
    7520:	32ff      	adds	r2, #255	; 0xff
    7522:	5c8a      	ldrb	r2, [r1, r2]
    7524:	1b12      	subs	r2, r2, r4
    7526:	189b      	adds	r3, r3, r2
    7528:	b2db      	uxtb	r3, r3
	rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr + 
    752a:	466a      	mov	r2, sp
    752c:	7113      	strb	r3, [r2, #4]
	if(rx1WindowParams->rx1Dr > RegParams.cmnParams.paramsType1.maxRxDR)
    752e:	22a9      	movs	r2, #169	; 0xa9
    7530:	0052      	lsls	r2, r2, #1
    7532:	5c8a      	ldrb	r2, [r1, r2]
    7534:	4293      	cmp	r3, r2
    7536:	d80d      	bhi.n	7554 <LORAREG_GetAttr_Rx1WindowparamsType1+0x58>
	else if(rx1WindowParams->rx1Dr < RegParams.cmnParams.paramsType1.minRxDR)
    7538:	2252      	movs	r2, #82	; 0x52
    753a:	32ff      	adds	r2, #255	; 0xff
    753c:	4917      	ldr	r1, [pc, #92]	; (759c <LORAREG_GetAttr_Rx1WindowparamsType1+0xa0>)
    753e:	5c8a      	ldrb	r2, [r1, r2]
    7540:	4293      	cmp	r3, r2
    7542:	d209      	bcs.n	7558 <LORAREG_GetAttr_Rx1WindowparamsType1+0x5c>
		rx1WindowParams->rx1Dr = RegParams.cmnParams.paramsType1.minRxDR;
    7544:	466b      	mov	r3, sp
    7546:	711a      	strb	r2, [r3, #4]
    7548:	e006      	b.n	7558 <LORAREG_GetAttr_Rx1WindowparamsType1+0x5c>
			rx1WindowParamReq->currDr = RegParams.cmnParams.paramsType1.maxTxDR;
    754a:	23a8      	movs	r3, #168	; 0xa8
    754c:	005b      	lsls	r3, r3, #1
    754e:	4a13      	ldr	r2, [pc, #76]	; (759c <LORAREG_GetAttr_Rx1WindowparamsType1+0xa0>)
    7550:	5cd3      	ldrb	r3, [r2, r3]
    7552:	e7e3      	b.n	751c <LORAREG_GetAttr_Rx1WindowparamsType1+0x20>
		rx1WindowParams->rx1Dr = RegParams.cmnParams.paramsType1.maxRxDR;
    7554:	466b      	mov	r3, sp
    7556:	711a      	strb	r2, [r3, #4]
	rx1WindowParams->rx1Freq = GenerateFrequencyReception(RegParams.lastUsedChannelIndex % 8);
    7558:	4910      	ldr	r1, [pc, #64]	; (759c <LORAREG_GetAttr_Rx1WindowparamsType1+0xa0>)
    755a:	232f      	movs	r3, #47	; 0x2f
    755c:	5ccc      	ldrb	r4, [r1, r3]
	channelFrequency = RegParams.cmnParams.paramsType1.DownStreamCh0Freq + FREQ_600KHZ * channelIndex;
    755e:	3b28      	subs	r3, #40	; 0x28
    7560:	4023      	ands	r3, r4
    7562:	4c0f      	ldr	r4, [pc, #60]	; (75a0 <LORAREG_GetAttr_Rx1WindowparamsType1+0xa4>)
    7564:	435c      	muls	r4, r3
    7566:	234c      	movs	r3, #76	; 0x4c
    7568:	33ff      	adds	r3, #255	; 0xff
    756a:	5ccb      	ldrb	r3, [r1, r3]
    756c:	22a6      	movs	r2, #166	; 0xa6
    756e:	0052      	lsls	r2, r2, #1
    7570:	5c8a      	ldrb	r2, [r1, r2]
    7572:	0212      	lsls	r2, r2, #8
    7574:	4313      	orrs	r3, r2
    7576:	224e      	movs	r2, #78	; 0x4e
    7578:	32ff      	adds	r2, #255	; 0xff
    757a:	5c8a      	ldrb	r2, [r1, r2]
    757c:	0412      	lsls	r2, r2, #16
    757e:	431a      	orrs	r2, r3
    7580:	23a7      	movs	r3, #167	; 0xa7
    7582:	005b      	lsls	r3, r3, #1
    7584:	5ccb      	ldrb	r3, [r1, r3]
    7586:	061b      	lsls	r3, r3, #24
    7588:	4313      	orrs	r3, r2
    758a:	18e3      	adds	r3, r4, r3
	rx1WindowParams->rx1Freq = GenerateFrequencyReception(RegParams.lastUsedChannelIndex % 8);
    758c:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    758e:	2208      	movs	r2, #8
    7590:	4669      	mov	r1, sp
    7592:	4b04      	ldr	r3, [pc, #16]	; (75a4 <LORAREG_GetAttr_Rx1WindowparamsType1+0xa8>)
    7594:	4798      	blx	r3
}
    7596:	2008      	movs	r0, #8
    7598:	b002      	add	sp, #8
    759a:	bd10      	pop	{r4, pc}
    759c:	20001408 	.word	0x20001408
    75a0:	000927c0 	.word	0x000927c0
    75a4:	00016225 	.word	0x00016225

000075a8 <LORAREG_GetAttr_DRangeChBandT1>:
{
    75a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    75aa:	46c6      	mov	lr, r8
    75ac:	b500      	push	{lr}
    75ae:	b084      	sub	sp, #16
    75b0:	9201      	str	r2, [sp, #4]
	memcpy(&bandDrReq,(BandDrReq_t *)attrInput,sizeof(BandDrReq_t));
    75b2:	2204      	movs	r2, #4
    75b4:	a803      	add	r0, sp, #12
    75b6:	4b43      	ldr	r3, [pc, #268]	; (76c4 <LORAREG_GetAttr_DRangeChBandT1+0x11c>)
    75b8:	4798      	blx	r3
	if(ValidateChannelMaskCntl(CHANNEL_MASK_CNTL, (void *)&bandDrReq.chnlMaskCntl)	!= LORAWAN_SUCCESS)
    75ba:	a903      	add	r1, sp, #12
    75bc:	201b      	movs	r0, #27
    75be:	4b42      	ldr	r3, [pc, #264]	; (76c8 <LORAREG_GetAttr_DRangeChBandT1+0x120>)
    75c0:	4798      	blx	r3
    75c2:	2808      	cmp	r0, #8
    75c4:	d004      	beq.n	75d0 <LORAREG_GetAttr_DRangeChBandT1+0x28>
		result = LORAWAN_INVALID_PARAMETER;
    75c6:	200a      	movs	r0, #10
}
    75c8:	b004      	add	sp, #16
    75ca:	bc04      	pop	{r2}
    75cc:	4690      	mov	r8, r2
    75ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
		chBandDr = getChBandDrT1(bandDrReq.chnlMaskCntl,bandDrReq.chnlMask);
    75d0:	aa03      	add	r2, sp, #12
    75d2:	7813      	ldrb	r3, [r2, #0]
    75d4:	8857      	ldrh	r7, [r2, #2]
	if( RegParams.band == ISM_AU915)
    75d6:	222e      	movs	r2, #46	; 0x2e
    75d8:	493c      	ldr	r1, [pc, #240]	; (76cc <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    75da:	5c89      	ldrb	r1, [r1, r2]
		auxMinDataRate = DR6;
    75dc:	3903      	subs	r1, #3
    75de:	1e4a      	subs	r2, r1, #1
    75e0:	4191      	sbcs	r1, r2
    75e2:	3106      	adds	r1, #6
	switch (chMaskCntl)
    75e4:	2b07      	cmp	r3, #7
    75e6:	d869      	bhi.n	76bc <LORAREG_GetAttr_DRangeChBandT1+0x114>
    75e8:	009a      	lsls	r2, r3, #2
    75ea:	4d39      	ldr	r5, [pc, #228]	; (76d0 <LORAREG_GetAttr_DRangeChBandT1+0x128>)
    75ec:	58aa      	ldr	r2, [r5, r2]
    75ee:	4697      	mov	pc, r2
			startingIndex = chMaskCntl << SHIFT4;
    75f0:	011b      	lsls	r3, r3, #4
    75f2:	b2db      	uxtb	r3, r3
			endingIndex = startingIndex + 16;
    75f4:	001a      	movs	r2, r3
    75f6:	3210      	adds	r2, #16
    75f8:	b2d2      	uxtb	r2, r2
    75fa:	4690      	mov	r8, r2
			for (i = startingIndex; i < endingIndex; i++)
    75fc:	4293      	cmp	r3, r2
    75fe:	d25f      	bcs.n	76c0 <LORAREG_GetAttr_DRangeChBandT1+0x118>
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    7600:	4e32      	ldr	r6, [pc, #200]	; (76cc <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    7602:	7935      	ldrb	r5, [r6, #4]
    7604:	7972      	ldrb	r2, [r6, #5]
    7606:	0212      	lsls	r2, r2, #8
    7608:	4315      	orrs	r5, r2
    760a:	79b2      	ldrb	r2, [r6, #6]
    760c:	0412      	lsls	r2, r2, #16
    760e:	432a      	orrs	r2, r5
    7610:	79f5      	ldrb	r5, [r6, #7]
    7612:	062d      	lsls	r5, r5, #24
    7614:	4315      	orrs	r5, r2
    7616:	46ac      	mov	ip, r5
    7618:	2500      	movs	r5, #0
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    761a:	2401      	movs	r4, #1
    761c:	e00c      	b.n	7638 <LORAREG_GetAttr_DRangeChBandT1+0x90>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    761e:	0011      	movs	r1, r2
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    7620:	7872      	ldrb	r2, [r6, #1]
    7622:	0912      	lsrs	r2, r2, #4
    7624:	42aa      	cmp	r2, r5
    7626:	dd02      	ble.n	762e <LORAREG_GetAttr_DRangeChBandT1+0x86>
    7628:	423c      	tst	r4, r7
    762a:	d011      	beq.n	7650 <LORAREG_GetAttr_DRangeChBandT1+0xa8>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    762c:	0015      	movs	r5, r2
				auxChannelMask = auxChannelMask >> SHIFT1;
    762e:	087f      	lsrs	r7, r7, #1
			for (i = startingIndex; i < endingIndex; i++)
    7630:	3301      	adds	r3, #1
    7632:	b2db      	uxtb	r3, r3
    7634:	4598      	cmp	r8, r3
    7636:	d013      	beq.n	7660 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    7638:	005e      	lsls	r6, r3, #1
    763a:	4466      	add	r6, ip
    763c:	7872      	ldrb	r2, [r6, #1]
    763e:	0712      	lsls	r2, r2, #28
    7640:	0f12      	lsrs	r2, r2, #28
    7642:	428a      	cmp	r2, r1
    7644:	daec      	bge.n	7620 <LORAREG_GetAttr_DRangeChBandT1+0x78>
    7646:	423c      	tst	r4, r7
    7648:	d1e9      	bne.n	761e <LORAREG_GetAttr_DRangeChBandT1+0x76>
    764a:	2f00      	cmp	r7, #0
    764c:	d1ef      	bne.n	762e <LORAREG_GetAttr_DRangeChBandT1+0x86>
    764e:	e7e6      	b.n	761e <LORAREG_GetAttr_DRangeChBandT1+0x76>
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    7650:	2f00      	cmp	r7, #0
    7652:	d0eb      	beq.n	762c <LORAREG_GetAttr_DRangeChBandT1+0x84>
    7654:	e7eb      	b.n	762e <LORAREG_GetAttr_DRangeChBandT1+0x86>
			auxMinDataRate = RegParams.cmnParams.paramsType1.maxTxDR;
    7656:	23a8      	movs	r3, #168	; 0xa8
    7658:	005b      	lsls	r3, r3, #1
    765a:	4a1c      	ldr	r2, [pc, #112]	; (76cc <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    765c:	5cd1      	ldrb	r1, [r2, r3]
			auxMaxDataRate = RegParams.cmnParams.paramsType1.maxTxDR;
    765e:	000d      	movs	r5, r1
    7660:	012d      	lsls	r5, r5, #4
    7662:	230f      	movs	r3, #15
    7664:	4019      	ands	r1, r3
    7666:	430d      	orrs	r5, r1
		memcpy(attrOutput,&chBandDr,sizeof(DataRange_t));
    7668:	9b01      	ldr	r3, [sp, #4]
    766a:	701d      	strb	r5, [r3, #0]
    766c:	e7ac      	b.n	75c8 <LORAREG_GetAttr_DRangeChBandT1+0x20>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    766e:	4d17      	ldr	r5, [pc, #92]	; (76cc <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    7670:	792b      	ldrb	r3, [r5, #4]
    7672:	796a      	ldrb	r2, [r5, #5]
    7674:	0212      	lsls	r2, r2, #8
    7676:	431a      	orrs	r2, r3
    7678:	79ab      	ldrb	r3, [r5, #6]
    767a:	041b      	lsls	r3, r3, #16
    767c:	431a      	orrs	r2, r3
    767e:	79eb      	ldrb	r3, [r5, #7]
    7680:	061b      	lsls	r3, r3, #24
    7682:	4313      	orrs	r3, r2
    7684:	001a      	movs	r2, r3
    7686:	3380      	adds	r3, #128	; 0x80
    7688:	001c      	movs	r4, r3
    768a:	2500      	movs	r5, #0
    768c:	e002      	b.n	7694 <LORAREG_GetAttr_DRangeChBandT1+0xec>
    768e:	3202      	adds	r2, #2
			for (i = 0; i < 64; i++)
    7690:	42a2      	cmp	r2, r4
    7692:	d00c      	beq.n	76ae <LORAREG_GetAttr_DRangeChBandT1+0x106>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    7694:	0016      	movs	r6, r2
    7696:	7853      	ldrb	r3, [r2, #1]
    7698:	071b      	lsls	r3, r3, #28
    769a:	0f1b      	lsrs	r3, r3, #28
    769c:	428b      	cmp	r3, r1
    769e:	da00      	bge.n	76a2 <LORAREG_GetAttr_DRangeChBandT1+0xfa>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    76a0:	0019      	movs	r1, r3
				if (RegParams.pChParams[i].dataRange.max > auxMaxDataRate)
    76a2:	7873      	ldrb	r3, [r6, #1]
    76a4:	091b      	lsrs	r3, r3, #4
    76a6:	42ab      	cmp	r3, r5
    76a8:	ddf1      	ble.n	768e <LORAREG_GetAttr_DRangeChBandT1+0xe6>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    76aa:	001d      	movs	r5, r3
    76ac:	e7ef      	b.n	768e <LORAREG_GetAttr_DRangeChBandT1+0xe6>
			if (channelMask != 0)    // if there is at least one channel enabled with DR4
    76ae:	2f00      	cmp	r7, #0
    76b0:	d0d6      	beq.n	7660 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
				auxMaxDataRate = RegParams.cmnParams.paramsType1.maxTxDR;
    76b2:	23a8      	movs	r3, #168	; 0xa8
    76b4:	005b      	lsls	r3, r3, #1
    76b6:	4a05      	ldr	r2, [pc, #20]	; (76cc <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    76b8:	5cd5      	ldrb	r5, [r2, r3]
    76ba:	e7d1      	b.n	7660 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
	uint8_t auxMinDataRate = DR7, auxMaxDataRate = DR0, i;
    76bc:	2500      	movs	r5, #0
    76be:	e7cf      	b.n	7660 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
    76c0:	2500      	movs	r5, #0
    76c2:	e7cd      	b.n	7660 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
    76c4:	00016225 	.word	0x00016225
    76c8:	00006a49 	.word	0x00006a49
    76cc:	20001408 	.word	0x20001408
    76d0:	0001e4d8 	.word	0x0001e4d8

000076d4 <LORAREG_GetAttr_DefRx2Freq>:
{
    76d4:	b510      	push	{r4, lr}
    76d6:	0010      	movs	r0, r2
	memcpy(attrOutput,&RegParams.DefRx2Freq,sizeof(uint32_t));
    76d8:	2204      	movs	r2, #4
    76da:	4902      	ldr	r1, [pc, #8]	; (76e4 <LORAREG_GetAttr_DefRx2Freq+0x10>)
    76dc:	4b02      	ldr	r3, [pc, #8]	; (76e8 <LORAREG_GetAttr_DefRx2Freq+0x14>)
    76de:	4798      	blx	r3
}
    76e0:	2008      	movs	r0, #8
    76e2:	bd10      	pop	{r4, pc}
    76e4:	20001424 	.word	0x20001424
    76e8:	00016225 	.word	0x00016225

000076ec <LORAREG_GetAttr_DlFrequency>:
{
    76ec:	b510      	push	{r4, lr}
    76ee:	0013      	movs	r3, r2
	channelId = *(uint8_t *)attrInput;
    76f0:	780a      	ldrb	r2, [r1, #0]
	if (channelId > RegParams.maxChannels)
    76f2:	212a      	movs	r1, #42	; 0x2a
    76f4:	480d      	ldr	r0, [pc, #52]	; (772c <LORAREG_GetAttr_DlFrequency+0x40>)
    76f6:	5641      	ldrsb	r1, [r0, r1]
		result = LORAWAN_INVALID_PARAMETER;
    76f8:	200a      	movs	r0, #10
	if (channelId > RegParams.maxChannels)
    76fa:	428a      	cmp	r2, r1
    76fc:	dd00      	ble.n	7700 <LORAREG_GetAttr_DlFrequency+0x14>
}
    76fe:	bd10      	pop	{r4, pc}
		memcpy(attrOutput,&(RegParams.pOtherChParams[channelId].rx1Frequency),sizeof(uint32_t));
    7700:	4c0a      	ldr	r4, [pc, #40]	; (772c <LORAREG_GetAttr_DlFrequency+0x40>)
    7702:	7a21      	ldrb	r1, [r4, #8]
    7704:	7a60      	ldrb	r0, [r4, #9]
    7706:	0200      	lsls	r0, r0, #8
    7708:	4308      	orrs	r0, r1
    770a:	7aa1      	ldrb	r1, [r4, #10]
    770c:	0409      	lsls	r1, r1, #16
    770e:	4308      	orrs	r0, r1
    7710:	7ae1      	ldrb	r1, [r4, #11]
    7712:	0609      	lsls	r1, r1, #24
    7714:	4301      	orrs	r1, r0
    7716:	0050      	lsls	r0, r2, #1
    7718:	1882      	adds	r2, r0, r2
    771a:	0092      	lsls	r2, r2, #2
    771c:	1889      	adds	r1, r1, r2
    771e:	3104      	adds	r1, #4
    7720:	2204      	movs	r2, #4
    7722:	0018      	movs	r0, r3
    7724:	4b02      	ldr	r3, [pc, #8]	; (7730 <LORAREG_GetAttr_DlFrequency+0x44>)
    7726:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    7728:	2008      	movs	r0, #8
    772a:	e7e8      	b.n	76fe <LORAREG_GetAttr_DlFrequency+0x12>
    772c:	20001408 	.word	0x20001408
    7730:	00016225 	.word	0x00016225

00007734 <LORAREG_GetAttr_DutyCycleTimer>:
{
    7734:	b5f0      	push	{r4, r5, r6, r7, lr}
    7736:	46d6      	mov	lr, sl
    7738:	464f      	mov	r7, r9
    773a:	4646      	mov	r6, r8
    773c:	b5c0      	push	{r6, r7, lr}
    773e:	b084      	sub	sp, #16
    7740:	9200      	str	r2, [sp, #0]
    currentDataRate = *(uint8_t *)attrInput;
    7742:	780b      	ldrb	r3, [r1, #0]
    7744:	469c      	mov	ip, r3
    for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    7746:	232a      	movs	r3, #42	; 0x2a
    7748:	4a5b      	ldr	r2, [pc, #364]	; (78b8 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    774a:	56d6      	ldrsb	r6, [r2, r3]
    774c:	2e00      	cmp	r6, #0
    774e:	dd66      	ble.n	781e <LORAREG_GetAttr_DutyCycleTimer+0xea>
	    if ( (RegParams.pChParams[i].status == ENABLED) )
    7750:	0013      	movs	r3, r2
    7752:	7910      	ldrb	r0, [r2, #4]
    7754:	7952      	ldrb	r2, [r2, #5]
    7756:	0212      	lsls	r2, r2, #8
    7758:	4302      	orrs	r2, r0
    775a:	7998      	ldrb	r0, [r3, #6]
    775c:	0400      	lsls	r0, r0, #16
    775e:	4302      	orrs	r2, r0
    7760:	79d8      	ldrb	r0, [r3, #7]
    7762:	0600      	lsls	r0, r0, #24
    7764:	4310      	orrs	r0, r2
		    if((RegParams.pSubBandParams[bandId].subBandTimeout != 0) && 
    7766:	7b1f      	ldrb	r7, [r3, #12]
    7768:	7b5a      	ldrb	r2, [r3, #13]
    776a:	0212      	lsls	r2, r2, #8
    776c:	433a      	orrs	r2, r7
    776e:	7b9f      	ldrb	r7, [r3, #14]
    7770:	043f      	lsls	r7, r7, #16
    7772:	433a      	orrs	r2, r7
    7774:	7bdf      	ldrb	r7, [r3, #15]
    7776:	063f      	lsls	r7, r7, #24
    7778:	4317      	orrs	r7, r2
    777a:	2500      	movs	r5, #0
    777c:	2300      	movs	r3, #0
    777e:	2201      	movs	r2, #1
    7780:	4252      	negs	r2, r2
    7782:	4691      	mov	r9, r2
		    bandId = RegParams.cmnParams.paramsType2.othChParams[i].subBandId;
    7784:	4a4c      	ldr	r2, [pc, #304]	; (78b8 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    7786:	4690      	mov	r8, r2
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    7788:	4662      	mov	r2, ip
    778a:	9201      	str	r2, [sp, #4]
    778c:	e004      	b.n	7798 <LORAREG_GetAttr_DutyCycleTimer+0x64>
    for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    778e:	3301      	adds	r3, #1
    7790:	b2db      	uxtb	r3, r3
    7792:	001d      	movs	r5, r3
    7794:	42b3      	cmp	r3, r6
    7796:	da27      	bge.n	77e8 <LORAREG_GetAttr_DutyCycleTimer+0xb4>
	    if ( (RegParams.pChParams[i].status == ENABLED) )
    7798:	0059      	lsls	r1, r3, #1
    779a:	1841      	adds	r1, r0, r1
    779c:	780a      	ldrb	r2, [r1, #0]
    779e:	2a00      	cmp	r2, #0
    77a0:	d0f5      	beq.n	778e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
		    bandId = RegParams.cmnParams.paramsType2.othChParams[i].subBandId;
    77a2:	006a      	lsls	r2, r5, #1
    77a4:	1952      	adds	r2, r2, r5
    77a6:	0092      	lsls	r2, r2, #2
    77a8:	4442      	add	r2, r8
    77aa:	32ab      	adds	r2, #171	; 0xab
		    if((RegParams.pSubBandParams[bandId].subBandTimeout != 0) && 
    77ac:	7815      	ldrb	r5, [r2, #0]
    77ae:	006a      	lsls	r2, r5, #1
    77b0:	1952      	adds	r2, r2, r5
    77b2:	0092      	lsls	r2, r2, #2
    77b4:	18ba      	adds	r2, r7, r2
    77b6:	7a15      	ldrb	r5, [r2, #8]
    77b8:	7a54      	ldrb	r4, [r2, #9]
    77ba:	0224      	lsls	r4, r4, #8
    77bc:	4325      	orrs	r5, r4
    77be:	7a94      	ldrb	r4, [r2, #10]
    77c0:	0424      	lsls	r4, r4, #16
    77c2:	4325      	orrs	r5, r4
    77c4:	7ad2      	ldrb	r2, [r2, #11]
    77c6:	0612      	lsls	r2, r2, #24
    77c8:	432a      	orrs	r2, r5
    77ca:	d0e0      	beq.n	778e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
    77cc:	454a      	cmp	r2, r9
    77ce:	d8de      	bhi.n	778e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    77d0:	784d      	ldrb	r5, [r1, #1]
    77d2:	072d      	lsls	r5, r5, #28
    77d4:	0f2d      	lsrs	r5, r5, #28
			   (RegParams.pSubBandParams[bandId].subBandTimeout <= minimSubBandTimer) && 
    77d6:	45ac      	cmp	ip, r5
    77d8:	dbd9      	blt.n	778e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
			   (currentDataRate <= RegParams.pChParams[i].dataRange.max) )
    77da:	7849      	ldrb	r1, [r1, #1]
    77dc:	0909      	lsrs	r1, r1, #4
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    77de:	9c01      	ldr	r4, [sp, #4]
    77e0:	428c      	cmp	r4, r1
    77e2:	dcd4      	bgt.n	778e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
			    minimSubBandTimer = RegParams.pSubBandParams[bandId].subBandTimeout;
    77e4:	4691      	mov	r9, r2
    77e6:	e7d2      	b.n	778e <LORAREG_GetAttr_DutyCycleTimer+0x5a>
    if((UINT32_MAX != minimSubBandTimer) && (minimSubBandTimer >= RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout))
    77e8:	464b      	mov	r3, r9
    77ea:	3301      	adds	r3, #1
    77ec:	d017      	beq.n	781e <LORAREG_GetAttr_DutyCycleTimer+0xea>
    77ee:	4932      	ldr	r1, [pc, #200]	; (78b8 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    77f0:	23ba      	movs	r3, #186	; 0xba
    77f2:	33ff      	adds	r3, #255	; 0xff
    77f4:	5ccb      	ldrb	r3, [r1, r3]
    77f6:	22dd      	movs	r2, #221	; 0xdd
    77f8:	0052      	lsls	r2, r2, #1
    77fa:	5c8a      	ldrb	r2, [r1, r2]
    77fc:	0212      	lsls	r2, r2, #8
    77fe:	431a      	orrs	r2, r3
    7800:	23bc      	movs	r3, #188	; 0xbc
    7802:	33ff      	adds	r3, #255	; 0xff
    7804:	5ccb      	ldrb	r3, [r1, r3]
    7806:	041b      	lsls	r3, r3, #16
    7808:	431a      	orrs	r2, r3
    780a:	23de      	movs	r3, #222	; 0xde
    780c:	005b      	lsls	r3, r3, #1
    780e:	5ccb      	ldrb	r3, [r1, r3]
    7810:	061b      	lsls	r3, r3, #24
    7812:	4313      	orrs	r3, r2
    7814:	4599      	cmp	r9, r3
    7816:	d302      	bcc.n	781e <LORAREG_GetAttr_DutyCycleTimer+0xea>
	    minDutyCycleTimer = minimSubBandTimer;
    7818:	464b      	mov	r3, r9
    781a:	9303      	str	r3, [sp, #12]
    781c:	e013      	b.n	7846 <LORAREG_GetAttr_DutyCycleTimer+0x112>
	    minDutyCycleTimer = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout;
    781e:	4926      	ldr	r1, [pc, #152]	; (78b8 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    7820:	23ba      	movs	r3, #186	; 0xba
    7822:	33ff      	adds	r3, #255	; 0xff
    7824:	5ccb      	ldrb	r3, [r1, r3]
    7826:	22dd      	movs	r2, #221	; 0xdd
    7828:	0052      	lsls	r2, r2, #1
    782a:	5c8a      	ldrb	r2, [r1, r2]
    782c:	0212      	lsls	r2, r2, #8
    782e:	431a      	orrs	r2, r3
    7830:	23bc      	movs	r3, #188	; 0xbc
    7832:	33ff      	adds	r3, #255	; 0xff
    7834:	5ccb      	ldrb	r3, [r1, r3]
    7836:	041b      	lsls	r3, r3, #16
    7838:	431a      	orrs	r2, r3
    783a:	23de      	movs	r3, #222	; 0xde
    783c:	005b      	lsls	r3, r3, #1
    783e:	5ccb      	ldrb	r3, [r1, r3]
    7840:	061b      	lsls	r3, r3, #24
    7842:	4313      	orrs	r3, r2
    7844:	9303      	str	r3, [sp, #12]
    ticks = SwTimerReadValue (RegParams.pDutyCycleTimer->timerId);
    7846:	491c      	ldr	r1, [pc, #112]	; (78b8 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    7848:	7c0b      	ldrb	r3, [r1, #16]
    784a:	7c4a      	ldrb	r2, [r1, #17]
    784c:	0212      	lsls	r2, r2, #8
    784e:	431a      	orrs	r2, r3
    7850:	7c8b      	ldrb	r3, [r1, #18]
    7852:	041b      	lsls	r3, r3, #16
    7854:	431a      	orrs	r2, r3
    7856:	7ccb      	ldrb	r3, [r1, #19]
    7858:	061b      	lsls	r3, r3, #24
    785a:	4313      	orrs	r3, r2
    785c:	7918      	ldrb	r0, [r3, #4]
    785e:	4b17      	ldr	r3, [pc, #92]	; (78bc <LORAREG_GetAttr_DutyCycleTimer+0x188>)
    7860:	4798      	blx	r3
	if( minDutyCycleTimer != 0)
    7862:	9e03      	ldr	r6, [sp, #12]
    7864:	2e00      	cmp	r6, #0
    7866:	d01b      	beq.n	78a0 <LORAREG_GetAttr_DutyCycleTimer+0x16c>
    delta = RegParams.pDutyCycleTimer->lastTimerValue - US_TO_MS(ticks);
    7868:	4913      	ldr	r1, [pc, #76]	; (78b8 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    786a:	7c0b      	ldrb	r3, [r1, #16]
    786c:	7c4a      	ldrb	r2, [r1, #17]
    786e:	0212      	lsls	r2, r2, #8
    7870:	431a      	orrs	r2, r3
    7872:	7c8b      	ldrb	r3, [r1, #18]
    7874:	041b      	lsls	r3, r3, #16
    7876:	431a      	orrs	r2, r3
    7878:	7ccb      	ldrb	r3, [r1, #19]
    787a:	061b      	lsls	r3, r3, #24
    787c:	4313      	orrs	r3, r2
    787e:	781d      	ldrb	r5, [r3, #0]
    7880:	785a      	ldrb	r2, [r3, #1]
    7882:	0212      	lsls	r2, r2, #8
    7884:	432a      	orrs	r2, r5
    7886:	789d      	ldrb	r5, [r3, #2]
    7888:	042d      	lsls	r5, r5, #16
    788a:	432a      	orrs	r2, r5
    788c:	78dd      	ldrb	r5, [r3, #3]
    788e:	062d      	lsls	r5, r5, #24
    7890:	4315      	orrs	r5, r2
    7892:	21fa      	movs	r1, #250	; 0xfa
    7894:	0089      	lsls	r1, r1, #2
    7896:	4b0a      	ldr	r3, [pc, #40]	; (78c0 <LORAREG_GetAttr_DutyCycleTimer+0x18c>)
    7898:	4798      	blx	r3
    789a:	1a2d      	subs	r5, r5, r0
		minDutyCycleTimer = minDutyCycleTimer - delta; //Logically delta will not be greater than minDcTimer
    789c:	1b75      	subs	r5, r6, r5
    789e:	9503      	str	r5, [sp, #12]
    memcpy(attrOutput,&minDutyCycleTimer,sizeof(uint32_t));
    78a0:	2204      	movs	r2, #4
    78a2:	a903      	add	r1, sp, #12
    78a4:	9800      	ldr	r0, [sp, #0]
    78a6:	4b07      	ldr	r3, [pc, #28]	; (78c4 <LORAREG_GetAttr_DutyCycleTimer+0x190>)
    78a8:	4798      	blx	r3
}
    78aa:	2008      	movs	r0, #8
    78ac:	b004      	add	sp, #16
    78ae:	bc1c      	pop	{r2, r3, r4}
    78b0:	4690      	mov	r8, r2
    78b2:	4699      	mov	r9, r3
    78b4:	46a2      	mov	sl, r4
    78b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    78b8:	20001408 	.word	0x20001408
    78bc:	0000bd11 	.word	0x0000bd11
    78c0:	00012aad 	.word	0x00012aad
    78c4:	00016225 	.word	0x00016225

000078c8 <LORAREG_GetAttr_Rx1WindowparamsType2>:
{
    78c8:	b500      	push	{lr}
    78ca:	b083      	sub	sp, #12
    78cc:	0010      	movs	r0, r2
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    78ce:	784a      	ldrb	r2, [r1, #1]
    78d0:	788b      	ldrb	r3, [r1, #2]
    if (rx1WindowParamReq->currDr >= rx1WindowParamReq->drOffset)
    78d2:	429a      	cmp	r2, r3
    78d4:	d925      	bls.n	7922 <LORAREG_GetAttr_Rx1WindowparamsType2+0x5a>
        rx1WindowParams->rx1Dr = DR0;
    78d6:	2300      	movs	r3, #0
    78d8:	466a      	mov	r2, sp
    78da:	7113      	strb	r3, [r2, #4]
	rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;			
    78dc:	4913      	ldr	r1, [pc, #76]	; (792c <LORAREG_GetAttr_Rx1WindowparamsType2+0x64>)
    78de:	7a0b      	ldrb	r3, [r1, #8]
    78e0:	7a4a      	ldrb	r2, [r1, #9]
    78e2:	0212      	lsls	r2, r2, #8
    78e4:	4313      	orrs	r3, r2
    78e6:	7a8a      	ldrb	r2, [r1, #10]
    78e8:	0412      	lsls	r2, r2, #16
    78ea:	431a      	orrs	r2, r3
    78ec:	7acb      	ldrb	r3, [r1, #11]
    78ee:	061b      	lsls	r3, r3, #24
    78f0:	431a      	orrs	r2, r3
    78f2:	232f      	movs	r3, #47	; 0x2f
    78f4:	5cc9      	ldrb	r1, [r1, r3]
    78f6:	004b      	lsls	r3, r1, #1
    78f8:	185b      	adds	r3, r3, r1
    78fa:	009b      	lsls	r3, r3, #2
    78fc:	189b      	adds	r3, r3, r2
    78fe:	7919      	ldrb	r1, [r3, #4]
    7900:	795a      	ldrb	r2, [r3, #5]
    7902:	0212      	lsls	r2, r2, #8
    7904:	4311      	orrs	r1, r2
    7906:	799a      	ldrb	r2, [r3, #6]
    7908:	0412      	lsls	r2, r2, #16
    790a:	430a      	orrs	r2, r1
    790c:	79db      	ldrb	r3, [r3, #7]
    790e:	061b      	lsls	r3, r3, #24
    7910:	4313      	orrs	r3, r2
    7912:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    7914:	2208      	movs	r2, #8
    7916:	4669      	mov	r1, sp
    7918:	4b05      	ldr	r3, [pc, #20]	; (7930 <LORAREG_GetAttr_Rx1WindowparamsType2+0x68>)
    791a:	4798      	blx	r3
}
    791c:	2008      	movs	r0, #8
    791e:	b003      	add	sp, #12
    7920:	bd00      	pop	{pc}
        rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - rx1WindowParamReq->drOffset;
    7922:	1a9b      	subs	r3, r3, r2
    7924:	466a      	mov	r2, sp
    7926:	7113      	strb	r3, [r2, #4]
    7928:	e7d8      	b.n	78dc <LORAREG_GetAttr_Rx1WindowparamsType2+0x14>
    792a:	46c0      	nop			; (mov r8, r8)
    792c:	20001408 	.word	0x20001408
    7930:	00016225 	.word	0x00016225

00007934 <LORAREG_GetAttr_DRangeChBandT2>:
{
    7934:	b5f0      	push	{r4, r5, r6, r7, lr}
    7936:	46c6      	mov	lr, r8
    7938:	b500      	push	{lr}
    793a:	b082      	sub	sp, #8
    793c:	4690      	mov	r8, r2
	memcpy(&bandDrReq,(BandDrReq_t *)attrInput,sizeof(BandDrReq_t));
    793e:	ad01      	add	r5, sp, #4
    7940:	2204      	movs	r2, #4
    7942:	0028      	movs	r0, r5
    7944:	4b38      	ldr	r3, [pc, #224]	; (7a28 <LORAREG_GetAttr_DRangeChBandT2+0xf4>)
    7946:	4798      	blx	r3
	switch (chMaskCntl)
    7948:	782b      	ldrb	r3, [r5, #0]
    794a:	2b00      	cmp	r3, #0
    794c:	d017      	beq.n	797e <LORAREG_GetAttr_DRangeChBandT2+0x4a>
    794e:	2b06      	cmp	r3, #6
    7950:	d159      	bne.n	7a06 <LORAREG_GetAttr_DRangeChBandT2+0xd2>
			for (i = 0; i < RegParams.maxChannels; i++)
    7952:	3324      	adds	r3, #36	; 0x24
    7954:	4a35      	ldr	r2, [pc, #212]	; (7a2c <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    7956:	56d7      	ldrsb	r7, [r2, r3]
    7958:	2000      	movs	r0, #0
    795a:	2507      	movs	r5, #7
    795c:	2f00      	cmp	r7, #0
    795e:	dd54      	ble.n	7a0a <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    7960:	4a32      	ldr	r2, [pc, #200]	; (7a2c <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    7962:	7916      	ldrb	r6, [r2, #4]
    7964:	7953      	ldrb	r3, [r2, #5]
    7966:	021b      	lsls	r3, r3, #8
    7968:	4333      	orrs	r3, r6
    796a:	7996      	ldrb	r6, [r2, #6]
    796c:	0436      	lsls	r6, r6, #16
    796e:	4333      	orrs	r3, r6
    7970:	79d6      	ldrb	r6, [r2, #7]
    7972:	0636      	lsls	r6, r6, #24
    7974:	431e      	orrs	r6, r3
    7976:	2000      	movs	r0, #0
    7978:	2507      	movs	r5, #7
    797a:	2200      	movs	r2, #0
    797c:	e035      	b.n	79ea <LORAREG_GetAttr_DRangeChBandT2+0xb6>
			for (i = 0; i < RegParams.maxChannels; i++)
    797e:	232a      	movs	r3, #42	; 0x2a
    7980:	4a2a      	ldr	r2, [pc, #168]	; (7a2c <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    7982:	56d3      	ldrsb	r3, [r2, r3]
    7984:	469c      	mov	ip, r3
    7986:	2b00      	cmp	r3, #0
    7988:	dd4a      	ble.n	7a20 <LORAREG_GetAttr_DRangeChBandT2+0xec>
		chBandDr = getChBandDrT2(bandDrReq.chnlMaskCntl,bandDrReq.chnlMask);
    798a:	ab01      	add	r3, sp, #4
    798c:	885e      	ldrh	r6, [r3, #2]
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    798e:	7917      	ldrb	r7, [r2, #4]
    7990:	7953      	ldrb	r3, [r2, #5]
    7992:	021b      	lsls	r3, r3, #8
    7994:	433b      	orrs	r3, r7
    7996:	7997      	ldrb	r7, [r2, #6]
    7998:	043f      	lsls	r7, r7, #16
    799a:	433b      	orrs	r3, r7
    799c:	79d7      	ldrb	r7, [r2, #7]
    799e:	063f      	lsls	r7, r7, #24
    79a0:	431f      	orrs	r7, r3
    79a2:	2000      	movs	r0, #0
    79a4:	2507      	movs	r5, #7
    79a6:	2200      	movs	r2, #0
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    79a8:	2401      	movs	r4, #1
    79aa:	e00b      	b.n	79c4 <LORAREG_GetAttr_DRangeChBandT2+0x90>
    79ac:	784b      	ldrb	r3, [r1, #1]
    79ae:	091b      	lsrs	r3, r3, #4
    79b0:	4283      	cmp	r3, r0
    79b2:	dd02      	ble.n	79ba <LORAREG_GetAttr_DRangeChBandT2+0x86>
    79b4:	4234      	tst	r4, r6
    79b6:	d000      	beq.n	79ba <LORAREG_GetAttr_DRangeChBandT2+0x86>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    79b8:	0018      	movs	r0, r3
				auxChannelMask = auxChannelMask >> SHIFT1;
    79ba:	0876      	lsrs	r6, r6, #1
			for (i = 0; i < RegParams.maxChannels; i++)
    79bc:	3201      	adds	r2, #1
    79be:	b2d2      	uxtb	r2, r2
    79c0:	4562      	cmp	r2, ip
    79c2:	da22      	bge.n	7a0a <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    79c4:	0051      	lsls	r1, r2, #1
    79c6:	1879      	adds	r1, r7, r1
    79c8:	784b      	ldrb	r3, [r1, #1]
    79ca:	071b      	lsls	r3, r3, #28
    79cc:	0f1b      	lsrs	r3, r3, #28
    79ce:	42ab      	cmp	r3, r5
    79d0:	daec      	bge.n	79ac <LORAREG_GetAttr_DRangeChBandT2+0x78>
    79d2:	4234      	tst	r4, r6
    79d4:	d0f1      	beq.n	79ba <LORAREG_GetAttr_DRangeChBandT2+0x86>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    79d6:	001d      	movs	r5, r3
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    79d8:	784b      	ldrb	r3, [r1, #1]
    79da:	091b      	lsrs	r3, r3, #4
    79dc:	4298      	cmp	r0, r3
    79de:	dbeb      	blt.n	79b8 <LORAREG_GetAttr_DRangeChBandT2+0x84>
    79e0:	e7eb      	b.n	79ba <LORAREG_GetAttr_DRangeChBandT2+0x86>
			for (i = 0; i < RegParams.maxChannels; i++)
    79e2:	3201      	adds	r2, #1
    79e4:	b2d2      	uxtb	r2, r2
    79e6:	42ba      	cmp	r2, r7
    79e8:	da0f      	bge.n	7a0a <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    79ea:	0051      	lsls	r1, r2, #1
    79ec:	1871      	adds	r1, r6, r1
    79ee:	784b      	ldrb	r3, [r1, #1]
    79f0:	071b      	lsls	r3, r3, #28
    79f2:	0f1b      	lsrs	r3, r3, #28
    79f4:	42ab      	cmp	r3, r5
    79f6:	da00      	bge.n	79fa <LORAREG_GetAttr_DRangeChBandT2+0xc6>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    79f8:	001d      	movs	r5, r3
				if (RegParams.pChParams[i].dataRange.max > auxMaxDataRate)
    79fa:	784b      	ldrb	r3, [r1, #1]
    79fc:	091b      	lsrs	r3, r3, #4
    79fe:	4283      	cmp	r3, r0
    7a00:	ddef      	ble.n	79e2 <LORAREG_GetAttr_DRangeChBandT2+0xae>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    7a02:	0018      	movs	r0, r3
    7a04:	e7ed      	b.n	79e2 <LORAREG_GetAttr_DRangeChBandT2+0xae>
			auxMaxDataRate = 0xFF;
    7a06:	20ff      	movs	r0, #255	; 0xff
			auxMinDataRate = 0xFF;
    7a08:	25ff      	movs	r5, #255	; 0xff
    7a0a:	0100      	lsls	r0, r0, #4
    7a0c:	230f      	movs	r3, #15
    7a0e:	401d      	ands	r5, r3
    7a10:	4328      	orrs	r0, r5
		memcpy(attrOutput,&chBandDr,sizeof(DataRange_t));
    7a12:	4643      	mov	r3, r8
    7a14:	7018      	strb	r0, [r3, #0]
}
    7a16:	2008      	movs	r0, #8
    7a18:	b002      	add	sp, #8
    7a1a:	bc04      	pop	{r2}
    7a1c:	4690      	mov	r8, r2
    7a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			for (i = 0; i < RegParams.maxChannels; i++)
    7a20:	2000      	movs	r0, #0
    7a22:	2507      	movs	r5, #7
    7a24:	e7f1      	b.n	7a0a <LORAREG_GetAttr_DRangeChBandT2+0xd6>
    7a26:	46c0      	nop			; (mov r8, r8)
    7a28:	00016225 	.word	0x00016225
    7a2c:	20001408 	.word	0x20001408

00007a30 <LORAREG_GetAttr_FreqT2>:
{
    7a30:	b510      	push	{r4, lr}
    7a32:	0014      	movs	r4, r2
	channelId = *(uint8_t *)attrInput;
    7a34:	780b      	ldrb	r3, [r1, #0]
	if(channelId > RegParams.maxChannels)
    7a36:	222a      	movs	r2, #42	; 0x2a
    7a38:	490d      	ldr	r1, [pc, #52]	; (7a70 <LORAREG_GetAttr_FreqT2+0x40>)
    7a3a:	568a      	ldrsb	r2, [r1, r2]
		return LORAWAN_INVALID_PARAMETER;
    7a3c:	200a      	movs	r0, #10
	if(channelId > RegParams.maxChannels)
    7a3e:	4293      	cmp	r3, r2
    7a40:	dd00      	ble.n	7a44 <LORAREG_GetAttr_FreqT2+0x14>
}
    7a42:	bd10      	pop	{r4, pc}
		memcpy(attrOutput,(&RegParams.pOtherChParams[channelId].ulfrequency),sizeof(uint32_t));
    7a44:	0008      	movs	r0, r1
    7a46:	7a09      	ldrb	r1, [r1, #8]
    7a48:	7a42      	ldrb	r2, [r0, #9]
    7a4a:	0212      	lsls	r2, r2, #8
    7a4c:	430a      	orrs	r2, r1
    7a4e:	7a81      	ldrb	r1, [r0, #10]
    7a50:	0409      	lsls	r1, r1, #16
    7a52:	430a      	orrs	r2, r1
    7a54:	7ac1      	ldrb	r1, [r0, #11]
    7a56:	0609      	lsls	r1, r1, #24
    7a58:	4311      	orrs	r1, r2
    7a5a:	005a      	lsls	r2, r3, #1
    7a5c:	18d3      	adds	r3, r2, r3
    7a5e:	009b      	lsls	r3, r3, #2
    7a60:	18c9      	adds	r1, r1, r3
    7a62:	2204      	movs	r2, #4
    7a64:	0020      	movs	r0, r4
    7a66:	4b03      	ldr	r3, [pc, #12]	; (7a74 <LORAREG_GetAttr_FreqT2+0x44>)
    7a68:	4798      	blx	r3
	return result;
    7a6a:	2008      	movs	r0, #8
    7a6c:	e7e9      	b.n	7a42 <LORAREG_GetAttr_FreqT2+0x12>
    7a6e:	46c0      	nop			; (mov r8, r8)
    7a70:	20001408 	.word	0x20001408
    7a74:	00016225 	.word	0x00016225

00007a78 <LORAREG_GetAttr_Rx1WindowparamsType4>:
{
    7a78:	b510      	push	{r4, lr}
    7a7a:	b082      	sub	sp, #8
    7a7c:	0010      	movs	r0, r2
	if((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923)) != 0) &&  rx1WindowParamReq->joining)
    7a7e:	232e      	movs	r3, #46	; 0x2e
    7a80:	4a37      	ldr	r2, [pc, #220]	; (7b60 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    7a82:	5cd2      	ldrb	r2, [r2, r3]
    7a84:	4b37      	ldr	r3, [pc, #220]	; (7b64 <LORAREG_GetAttr_Rx1WindowparamsType4+0xec>)
    7a86:	4113      	asrs	r3, r2
    7a88:	07db      	lsls	r3, r3, #31
    7a8a:	d502      	bpl.n	7a92 <LORAREG_GetAttr_Rx1WindowparamsType4+0x1a>
    7a8c:	780b      	ldrb	r3, [r1, #0]
    7a8e:	2b00      	cmp	r3, #0
    7a90:	d116      	bne.n	7ac0 <LORAREG_GetAttr_Rx1WindowparamsType4+0x48>
	if(RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1)
    7a92:	23e1      	movs	r3, #225	; 0xe1
    7a94:	005b      	lsls	r3, r3, #1
    7a96:	4a32      	ldr	r2, [pc, #200]	; (7b60 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    7a98:	5cd4      	ldrb	r4, [r2, r3]
		minDR = DR2;
    7a9a:	3bc1      	subs	r3, #193	; 0xc1
    7a9c:	3bff      	subs	r3, #255	; 0xff
    7a9e:	401c      	ands	r4, r3
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    7aa0:	784b      	ldrb	r3, [r1, #1]
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    7aa2:	2b05      	cmp	r3, #5
    7aa4:	d92c      	bls.n	7b00 <LORAREG_GetAttr_Rx1WindowparamsType4+0x88>
    7aa6:	2205      	movs	r2, #5
    7aa8:	1ad3      	subs	r3, r2, r3
    7aaa:	b25b      	sxtb	r3, r3
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    7aac:	788a      	ldrb	r2, [r1, #2]
	if (rx1WindowParamReq->currDr >= effectiveDROffset)
    7aae:	429a      	cmp	r2, r3
    7ab0:	db31      	blt.n	7b16 <LORAREG_GetAttr_Rx1WindowparamsType4+0x9e>
		rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    7ab2:	1ad3      	subs	r3, r2, r3
    7ab4:	b2db      	uxtb	r3, r3
		if(rx1WindowParams->rx1Dr < minDR)
    7ab6:	42a3      	cmp	r3, r4
    7ab8:	d224      	bcs.n	7b04 <LORAREG_GetAttr_Rx1WindowparamsType4+0x8c>
			rx1WindowParams->rx1Dr = minDR;
    7aba:	466b      	mov	r3, sp
    7abc:	711c      	strb	r4, [r3, #4]
    7abe:	e02c      	b.n	7b1a <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
		rx1WindowParams->rx1Dr = DR2;
    7ac0:	2302      	movs	r3, #2
    7ac2:	466a      	mov	r2, sp
    7ac4:	7113      	strb	r3, [r2, #4]
		rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;
    7ac6:	4926      	ldr	r1, [pc, #152]	; (7b60 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    7ac8:	7a0b      	ldrb	r3, [r1, #8]
    7aca:	7a4a      	ldrb	r2, [r1, #9]
    7acc:	0212      	lsls	r2, r2, #8
    7ace:	4313      	orrs	r3, r2
    7ad0:	7a8a      	ldrb	r2, [r1, #10]
    7ad2:	0412      	lsls	r2, r2, #16
    7ad4:	431a      	orrs	r2, r3
    7ad6:	7acb      	ldrb	r3, [r1, #11]
    7ad8:	061b      	lsls	r3, r3, #24
    7ada:	431a      	orrs	r2, r3
    7adc:	232f      	movs	r3, #47	; 0x2f
    7ade:	5cc9      	ldrb	r1, [r1, r3]
    7ae0:	004b      	lsls	r3, r1, #1
    7ae2:	185b      	adds	r3, r3, r1
    7ae4:	009b      	lsls	r3, r3, #2
    7ae6:	189b      	adds	r3, r3, r2
    7ae8:	7919      	ldrb	r1, [r3, #4]
    7aea:	795a      	ldrb	r2, [r3, #5]
    7aec:	0212      	lsls	r2, r2, #8
    7aee:	4311      	orrs	r1, r2
    7af0:	799a      	ldrb	r2, [r3, #6]
    7af2:	0412      	lsls	r2, r2, #16
    7af4:	430a      	orrs	r2, r1
    7af6:	79db      	ldrb	r3, [r3, #7]
    7af8:	061b      	lsls	r3, r3, #24
    7afa:	4313      	orrs	r3, r2
    7afc:	9300      	str	r3, [sp, #0]
    7afe:	e028      	b.n	7b52 <LORAREG_GetAttr_Rx1WindowparamsType4+0xda>
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    7b00:	b25b      	sxtb	r3, r3
    7b02:	e7d3      	b.n	7aac <LORAREG_GetAttr_Rx1WindowparamsType4+0x34>
		else if(rx1WindowParams->rx1Dr > maxDR)
    7b04:	2b05      	cmp	r3, #5
    7b06:	d802      	bhi.n	7b0e <LORAREG_GetAttr_Rx1WindowparamsType4+0x96>
		rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    7b08:	466a      	mov	r2, sp
    7b0a:	7113      	strb	r3, [r2, #4]
    7b0c:	e005      	b.n	7b1a <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
			rx1WindowParams->rx1Dr = maxDR;
    7b0e:	2305      	movs	r3, #5
    7b10:	466a      	mov	r2, sp
    7b12:	7113      	strb	r3, [r2, #4]
    7b14:	e001      	b.n	7b1a <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
		rx1WindowParams->rx1Dr = minDR;
    7b16:	466b      	mov	r3, sp
    7b18:	711c      	strb	r4, [r3, #4]
	rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;
    7b1a:	4911      	ldr	r1, [pc, #68]	; (7b60 <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    7b1c:	7a0b      	ldrb	r3, [r1, #8]
    7b1e:	7a4a      	ldrb	r2, [r1, #9]
    7b20:	0212      	lsls	r2, r2, #8
    7b22:	4313      	orrs	r3, r2
    7b24:	7a8a      	ldrb	r2, [r1, #10]
    7b26:	0412      	lsls	r2, r2, #16
    7b28:	431a      	orrs	r2, r3
    7b2a:	7acb      	ldrb	r3, [r1, #11]
    7b2c:	061b      	lsls	r3, r3, #24
    7b2e:	431a      	orrs	r2, r3
    7b30:	232f      	movs	r3, #47	; 0x2f
    7b32:	5cc9      	ldrb	r1, [r1, r3]
    7b34:	004b      	lsls	r3, r1, #1
    7b36:	185b      	adds	r3, r3, r1
    7b38:	009b      	lsls	r3, r3, #2
    7b3a:	189b      	adds	r3, r3, r2
    7b3c:	7919      	ldrb	r1, [r3, #4]
    7b3e:	795a      	ldrb	r2, [r3, #5]
    7b40:	0212      	lsls	r2, r2, #8
    7b42:	4311      	orrs	r1, r2
    7b44:	799a      	ldrb	r2, [r3, #6]
    7b46:	0412      	lsls	r2, r2, #16
    7b48:	430a      	orrs	r2, r1
    7b4a:	79db      	ldrb	r3, [r3, #7]
    7b4c:	061b      	lsls	r3, r3, #24
    7b4e:	4313      	orrs	r3, r2
    7b50:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    7b52:	2208      	movs	r2, #8
    7b54:	4669      	mov	r1, sp
    7b56:	4b04      	ldr	r3, [pc, #16]	; (7b68 <LORAREG_GetAttr_Rx1WindowparamsType4+0xf0>)
    7b58:	4798      	blx	r3
}
    7b5a:	2008      	movs	r0, #8
    7b5c:	b002      	add	sp, #8
    7b5e:	bd10      	pop	{r4, pc}
    7b60:	20001408 	.word	0x20001408
    7b64:	00007fe0 	.word	0x00007fe0
    7b68:	00016225 	.word	0x00016225

00007b6c <LORAREG_GetAttr_FreqT3>:
{
    7b6c:	b510      	push	{r4, lr}
    7b6e:	0014      	movs	r4, r2
	channelId = *(uint8_t *)attrInput;
    7b70:	780b      	ldrb	r3, [r1, #0]
	if(channelId > RegParams.maxChannels) 
    7b72:	222a      	movs	r2, #42	; 0x2a
    7b74:	490d      	ldr	r1, [pc, #52]	; (7bac <LORAREG_GetAttr_FreqT3+0x40>)
    7b76:	568a      	ldrsb	r2, [r1, r2]
		result = LORAWAN_INVALID_PARAMETER;
    7b78:	200a      	movs	r0, #10
	if(channelId > RegParams.maxChannels) 
    7b7a:	4293      	cmp	r3, r2
    7b7c:	dd00      	ble.n	7b80 <LORAREG_GetAttr_FreqT3+0x14>
}
    7b7e:	bd10      	pop	{r4, pc}
		memcpy(attrOutput,(&RegParams.pOtherChParams[channelId].ulfrequency),sizeof(uint32_t));
    7b80:	0008      	movs	r0, r1
    7b82:	7a09      	ldrb	r1, [r1, #8]
    7b84:	7a42      	ldrb	r2, [r0, #9]
    7b86:	0212      	lsls	r2, r2, #8
    7b88:	430a      	orrs	r2, r1
    7b8a:	7a81      	ldrb	r1, [r0, #10]
    7b8c:	0409      	lsls	r1, r1, #16
    7b8e:	430a      	orrs	r2, r1
    7b90:	7ac1      	ldrb	r1, [r0, #11]
    7b92:	0609      	lsls	r1, r1, #24
    7b94:	4311      	orrs	r1, r2
    7b96:	005a      	lsls	r2, r3, #1
    7b98:	18d3      	adds	r3, r2, r3
    7b9a:	009b      	lsls	r3, r3, #2
    7b9c:	18c9      	adds	r1, r1, r3
    7b9e:	2204      	movs	r2, #4
    7ba0:	0020      	movs	r0, r4
    7ba2:	4b03      	ldr	r3, [pc, #12]	; (7bb0 <LORAREG_GetAttr_FreqT3+0x44>)
    7ba4:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    7ba6:	2008      	movs	r0, #8
    7ba8:	e7e9      	b.n	7b7e <LORAREG_GetAttr_FreqT3+0x12>
    7baa:	46c0      	nop			; (mov r8, r8)
    7bac:	20001408 	.word	0x20001408
    7bb0:	00016225 	.word	0x00016225

00007bb4 <LORAREG_GetAttr_Rx1WindowparamsType3>:
{
    7bb4:	b500      	push	{lr}
    7bb6:	b083      	sub	sp, #12
    7bb8:	0010      	movs	r0, r2
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    7bba:	784b      	ldrb	r3, [r1, #1]
    7bbc:	788a      	ldrb	r2, [r1, #2]
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    7bbe:	2b05      	cmp	r3, #5
    7bc0:	d90b      	bls.n	7bda <LORAREG_GetAttr_Rx1WindowparamsType3+0x26>
    7bc2:	2105      	movs	r1, #5
    7bc4:	1acb      	subs	r3, r1, r3
    7bc6:	b25b      	sxtb	r3, r3
    if (rx1WindowParamReq->currDr >= effectiveDROffset)
    7bc8:	429a      	cmp	r2, r3
    7bca:	db0c      	blt.n	7be6 <LORAREG_GetAttr_Rx1WindowparamsType3+0x32>
        rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    7bcc:	1ad3      	subs	r3, r2, r3
    7bce:	b2db      	uxtb	r3, r3
		else if(rx1WindowParams->rx1Dr > maxDR)
    7bd0:	2b05      	cmp	r3, #5
    7bd2:	d804      	bhi.n	7bde <LORAREG_GetAttr_Rx1WindowparamsType3+0x2a>
        rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    7bd4:	466a      	mov	r2, sp
    7bd6:	7113      	strb	r3, [r2, #4]
    7bd8:	e008      	b.n	7bec <LORAREG_GetAttr_Rx1WindowparamsType3+0x38>
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    7bda:	b25b      	sxtb	r3, r3
    7bdc:	e7f4      	b.n	7bc8 <LORAREG_GetAttr_Rx1WindowparamsType3+0x14>
			rx1WindowParams->rx1Dr = maxDR;
    7bde:	2305      	movs	r3, #5
    7be0:	466a      	mov	r2, sp
    7be2:	7113      	strb	r3, [r2, #4]
    7be4:	e002      	b.n	7bec <LORAREG_GetAttr_Rx1WindowparamsType3+0x38>
        rx1WindowParams->rx1Dr = minDR;
    7be6:	2300      	movs	r3, #0
    7be8:	466a      	mov	r2, sp
    7bea:	7113      	strb	r3, [r2, #4]
	rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;			
    7bec:	4911      	ldr	r1, [pc, #68]	; (7c34 <LORAREG_GetAttr_Rx1WindowparamsType3+0x80>)
    7bee:	7a0b      	ldrb	r3, [r1, #8]
    7bf0:	7a4a      	ldrb	r2, [r1, #9]
    7bf2:	0212      	lsls	r2, r2, #8
    7bf4:	4313      	orrs	r3, r2
    7bf6:	7a8a      	ldrb	r2, [r1, #10]
    7bf8:	0412      	lsls	r2, r2, #16
    7bfa:	431a      	orrs	r2, r3
    7bfc:	7acb      	ldrb	r3, [r1, #11]
    7bfe:	061b      	lsls	r3, r3, #24
    7c00:	431a      	orrs	r2, r3
    7c02:	232f      	movs	r3, #47	; 0x2f
    7c04:	5cc9      	ldrb	r1, [r1, r3]
    7c06:	004b      	lsls	r3, r1, #1
    7c08:	185b      	adds	r3, r3, r1
    7c0a:	009b      	lsls	r3, r3, #2
    7c0c:	189b      	adds	r3, r3, r2
    7c0e:	7919      	ldrb	r1, [r3, #4]
    7c10:	795a      	ldrb	r2, [r3, #5]
    7c12:	0212      	lsls	r2, r2, #8
    7c14:	4311      	orrs	r1, r2
    7c16:	799a      	ldrb	r2, [r3, #6]
    7c18:	0412      	lsls	r2, r2, #16
    7c1a:	430a      	orrs	r2, r1
    7c1c:	79db      	ldrb	r3, [r3, #7]
    7c1e:	061b      	lsls	r3, r3, #24
    7c20:	4313      	orrs	r3, r2
    7c22:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    7c24:	2208      	movs	r2, #8
    7c26:	4669      	mov	r1, sp
    7c28:	4b03      	ldr	r3, [pc, #12]	; (7c38 <LORAREG_GetAttr_Rx1WindowparamsType3+0x84>)
    7c2a:	4798      	blx	r3
}
    7c2c:	2008      	movs	r0, #8
    7c2e:	b003      	add	sp, #12
    7c30:	bd00      	pop	{pc}
    7c32:	46c0      	nop			; (mov r8, r8)
    7c34:	20001408 	.word	0x20001408
    7c38:	00016225 	.word	0x00016225

00007c3c <LORAREG_GetAttr_minLBTChPauseTimer>:
{
    7c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    7c3e:	46de      	mov	lr, fp
    7c40:	4657      	mov	r7, sl
    7c42:	464e      	mov	r6, r9
    7c44:	4645      	mov	r5, r8
    7c46:	b5e0      	push	{r5, r6, r7, lr}
    7c48:	b085      	sub	sp, #20
    7c4a:	9200      	str	r2, [sp, #0]
	uint32_t minim = UINT32_MAX;
    7c4c:	2301      	movs	r3, #1
    7c4e:	425b      	negs	r3, r3
    7c50:	9303      	str	r3, [sp, #12]
	currentDataRate = *(uint8_t *)attrInput;
    7c52:	780b      	ldrb	r3, [r1, #0]
    7c54:	4699      	mov	r9, r3
	for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    7c56:	232a      	movs	r3, #42	; 0x2a
    7c58:	4a2a      	ldr	r2, [pc, #168]	; (7d04 <LORAREG_GetAttr_minLBTChPauseTimer+0xc8>)
    7c5a:	56d7      	ldrsb	r7, [r2, r3]
    7c5c:	2f00      	cmp	r7, #0
    7c5e:	dd40      	ble.n	7ce2 <LORAREG_GetAttr_minLBTChPauseTimer+0xa6>
		if ( (RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) 
    7c60:	7916      	ldrb	r6, [r2, #4]
    7c62:	7953      	ldrb	r3, [r2, #5]
    7c64:	021b      	lsls	r3, r3, #8
    7c66:	4333      	orrs	r3, r6
    7c68:	7996      	ldrb	r6, [r2, #6]
    7c6a:	0436      	lsls	r6, r6, #16
    7c6c:	4333      	orrs	r3, r6
    7c6e:	79d6      	ldrb	r6, [r2, #7]
    7c70:	0636      	lsls	r6, r6, #24
    7c72:	431e      	orrs	r6, r3
    7c74:	2300      	movs	r3, #0
    7c76:	469a      	mov	sl, r3
    7c78:	3b01      	subs	r3, #1
    7c7a:	4698      	mov	r8, r3
    7c7c:	2300      	movs	r3, #0
    7c7e:	2100      	movs	r1, #0
    7c80:	4694      	mov	ip, r2
			 && (currentDataRate >= RegParams.pChParams[i].dataRange.min) 
    7c82:	464a      	mov	r2, r9
    7c84:	9201      	str	r2, [sp, #4]
    7c86:	46c3      	mov	fp, r8
    7c88:	e004      	b.n	7c94 <LORAREG_GetAttr_minLBTChPauseTimer+0x58>
	for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    7c8a:	3101      	adds	r1, #1
    7c8c:	b2c9      	uxtb	r1, r1
    7c8e:	000b      	movs	r3, r1
    7c90:	42b9      	cmp	r1, r7
    7c92:	da23      	bge.n	7cdc <LORAREG_GetAttr_minLBTChPauseTimer+0xa0>
		if ( (RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) 
    7c94:	004a      	lsls	r2, r1, #1
    7c96:	18b2      	adds	r2, r6, r2
    7c98:	7814      	ldrb	r4, [r2, #0]
    7c9a:	2c00      	cmp	r4, #0
    7c9c:	d0f5      	beq.n	7c8a <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    7c9e:	3358      	adds	r3, #88	; 0x58
    7ca0:	009b      	lsls	r3, r3, #2
    7ca2:	4463      	add	r3, ip
    7ca4:	7a18      	ldrb	r0, [r3, #8]
    7ca6:	4680      	mov	r8, r0
    7ca8:	7a58      	ldrb	r0, [r3, #9]
    7caa:	0200      	lsls	r0, r0, #8
    7cac:	4645      	mov	r5, r8
    7cae:	4305      	orrs	r5, r0
    7cb0:	7a98      	ldrb	r0, [r3, #10]
    7cb2:	0400      	lsls	r0, r0, #16
    7cb4:	4328      	orrs	r0, r5
    7cb6:	7adb      	ldrb	r3, [r3, #11]
    7cb8:	061b      	lsls	r3, r3, #24
    7cba:	4303      	orrs	r3, r0
    7cbc:	d0e5      	beq.n	7c8a <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
		     && (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) 
    7cbe:	459b      	cmp	fp, r3
    7cc0:	d3e3      	bcc.n	7c8a <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
			 && (currentDataRate >= RegParams.pChParams[i].dataRange.min) 
    7cc2:	7850      	ldrb	r0, [r2, #1]
    7cc4:	0700      	lsls	r0, r0, #28
    7cc6:	0f00      	lsrs	r0, r0, #28
    7cc8:	4581      	cmp	r9, r0
    7cca:	dbde      	blt.n	7c8a <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
			 && (currentDataRate <= RegParams.pChParams[i].dataRange.max) )
    7ccc:	7852      	ldrb	r2, [r2, #1]
    7cce:	0912      	lsrs	r2, r2, #4
    7cd0:	9801      	ldr	r0, [sp, #4]
    7cd2:	4290      	cmp	r0, r2
    7cd4:	dcd9      	bgt.n	7c8a <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    7cd6:	46a2      	mov	sl, r4
			minim = RegParams.cmnParams.paramsType2.channelTimer[i];
    7cd8:	469b      	mov	fp, r3
    7cda:	e7d6      	b.n	7c8a <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    7cdc:	4653      	mov	r3, sl
    7cde:	2b00      	cmp	r3, #0
    7ce0:	d10c      	bne.n	7cfc <LORAREG_GetAttr_minLBTChPauseTimer+0xc0>
	memcpy(attrOutput,&minim,sizeof(uint32_t));
    7ce2:	2204      	movs	r2, #4
    7ce4:	a903      	add	r1, sp, #12
    7ce6:	9800      	ldr	r0, [sp, #0]
    7ce8:	4b07      	ldr	r3, [pc, #28]	; (7d08 <LORAREG_GetAttr_minLBTChPauseTimer+0xcc>)
    7cea:	4798      	blx	r3
}
    7cec:	2008      	movs	r0, #8
    7cee:	b005      	add	sp, #20
    7cf0:	bc3c      	pop	{r2, r3, r4, r5}
    7cf2:	4690      	mov	r8, r2
    7cf4:	4699      	mov	r9, r3
    7cf6:	46a2      	mov	sl, r4
    7cf8:	46ab      	mov	fp, r5
    7cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7cfc:	465b      	mov	r3, fp
    7cfe:	9303      	str	r3, [sp, #12]
    7d00:	e7ef      	b.n	7ce2 <LORAREG_GetAttr_minLBTChPauseTimer+0xa6>
    7d02:	46c0      	nop			; (mov r8, r8)
    7d04:	20001408 	.word	0x20001408
    7d08:	00016225 	.word	0x00016225

00007d0c <ValidateTxFreqT2>:
{
    7d0c:	b500      	push	{lr}
    7d0e:	b083      	sub	sp, #12
	memcpy(&val_freqTx,attrInput,sizeof(ValUpdateFreqTx_t));
    7d10:	2208      	movs	r2, #8
    7d12:	4668      	mov	r0, sp
    7d14:	4b04      	ldr	r3, [pc, #16]	; (7d28 <ValidateTxFreqT2+0x1c>)
    7d16:	4798      	blx	r3
	retVal = pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,(void *)&val_freqTx.frequencyNew);
    7d18:	4b04      	ldr	r3, [pc, #16]	; (7d2c <ValidateTxFreqT2+0x20>)
    7d1a:	685b      	ldr	r3, [r3, #4]
    7d1c:	4669      	mov	r1, sp
    7d1e:	2001      	movs	r0, #1
    7d20:	4798      	blx	r3
}
    7d22:	b003      	add	sp, #12
    7d24:	bd00      	pop	{pc}
    7d26:	46c0      	nop			; (mov r8, r8)
    7d28:	00016225 	.word	0x00016225
    7d2c:	20000e04 	.word	0x20000e04

00007d30 <ValidateFreqIN>:
{
    7d30:	b500      	push	{lr}
    7d32:	b083      	sub	sp, #12
	memcpy(&newFreq,attrInput,sizeof(uint32_t));
    7d34:	2204      	movs	r2, #4
    7d36:	a801      	add	r0, sp, #4
    7d38:	4b06      	ldr	r3, [pc, #24]	; (7d54 <ValidateFreqIN+0x24>)
    7d3a:	4798      	blx	r3
	if(newFreq > FREQ_867000KHZ || newFreq < FREQ_865000KHZ)
    7d3c:	9b01      	ldr	r3, [sp, #4]
    7d3e:	4a06      	ldr	r2, [pc, #24]	; (7d58 <ValidateFreqIN+0x28>)
    7d40:	4694      	mov	ip, r2
    7d42:	4463      	add	r3, ip
    7d44:	4a05      	ldr	r2, [pc, #20]	; (7d5c <ValidateFreqIN+0x2c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    7d46:	2008      	movs	r0, #8
	if(newFreq > FREQ_867000KHZ || newFreq < FREQ_865000KHZ)
    7d48:	4293      	cmp	r3, r2
    7d4a:	d900      	bls.n	7d4e <ValidateFreqIN+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    7d4c:	3002      	adds	r0, #2
}
    7d4e:	b003      	add	sp, #12
    7d50:	bd00      	pop	{pc}
    7d52:	46c0      	nop			; (mov r8, r8)
    7d54:	00016225 	.word	0x00016225
    7d58:	cc7125c0 	.word	0xcc7125c0
    7d5c:	001e8480 	.word	0x001e8480

00007d60 <ValidateFreqJP>:
{
    7d60:	b500      	push	{lr}
    7d62:	b083      	sub	sp, #12
	memcpy(&newFreq,attrInput,sizeof(uint32_t));
    7d64:	2204      	movs	r2, #4
    7d66:	a801      	add	r0, sp, #4
    7d68:	4b06      	ldr	r3, [pc, #24]	; (7d84 <ValidateFreqJP+0x24>)
    7d6a:	4798      	blx	r3
	if(newFreq > FREQ_928000KHZ || newFreq < FREQ_920000KHZ)
    7d6c:	9b01      	ldr	r3, [sp, #4]
    7d6e:	4a06      	ldr	r2, [pc, #24]	; (7d88 <ValidateFreqJP+0x28>)
    7d70:	4694      	mov	ip, r2
    7d72:	4463      	add	r3, ip
    7d74:	4a05      	ldr	r2, [pc, #20]	; (7d8c <ValidateFreqJP+0x2c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    7d76:	2008      	movs	r0, #8
	if(newFreq > FREQ_928000KHZ || newFreq < FREQ_920000KHZ)
    7d78:	4293      	cmp	r3, r2
    7d7a:	d900      	bls.n	7d7e <ValidateFreqJP+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    7d7c:	3002      	adds	r0, #2
}
    7d7e:	b003      	add	sp, #12
    7d80:	bd00      	pop	{pc}
    7d82:	46c0      	nop			; (mov r8, r8)
    7d84:	00016225 	.word	0x00016225
    7d88:	c929ea00 	.word	0xc929ea00
    7d8c:	007a1200 	.word	0x007a1200

00007d90 <ValidateFreqKR>:
{
    7d90:	b500      	push	{lr}
    7d92:	b083      	sub	sp, #12
	memcpy(&freqNew,attrInput,sizeof(uint32_t));
    7d94:	2204      	movs	r2, #4
    7d96:	a801      	add	r0, sp, #4
    7d98:	4b0a      	ldr	r3, [pc, #40]	; (7dc4 <ValidateFreqKR+0x34>)
    7d9a:	4798      	blx	r3
		if(freq == freqNew)
    7d9c:	9a01      	ldr	r2, [sp, #4]
    7d9e:	4b0a      	ldr	r3, [pc, #40]	; (7dc8 <ValidateFreqKR+0x38>)
    7da0:	429a      	cmp	r2, r3
    7da2:	d00b      	beq.n	7dbc <ValidateFreqKR+0x2c>
    7da4:	4b09      	ldr	r3, [pc, #36]	; (7dcc <ValidateFreqKR+0x3c>)
	for(freq = FREQ_920900KHZ; freq <= FREQ_923300KHZ; freq += freqwidth)
    7da6:	490a      	ldr	r1, [pc, #40]	; (7dd0 <ValidateFreqKR+0x40>)
		if(freq == freqNew)
    7da8:	429a      	cmp	r2, r3
    7daa:	d009      	beq.n	7dc0 <ValidateFreqKR+0x30>
	for(freq = FREQ_920900KHZ; freq <= FREQ_923300KHZ; freq += freqwidth)
    7dac:	4809      	ldr	r0, [pc, #36]	; (7dd4 <ValidateFreqKR+0x44>)
    7dae:	4684      	mov	ip, r0
    7db0:	4463      	add	r3, ip
    7db2:	428b      	cmp	r3, r1
    7db4:	d1f8      	bne.n	7da8 <ValidateFreqKR+0x18>
    StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    7db6:	200a      	movs	r0, #10
}
    7db8:	b003      	add	sp, #12
    7dba:	bd00      	pop	{pc}
			result = LORAWAN_SUCCESS;
    7dbc:	2008      	movs	r0, #8
    7dbe:	e7fb      	b.n	7db8 <ValidateFreqKR+0x28>
    7dc0:	2008      	movs	r0, #8
    7dc2:	e7f9      	b.n	7db8 <ValidateFreqKR+0x28>
    7dc4:	00016225 	.word	0x00016225
    7dc8:	36e3d1a0 	.word	0x36e3d1a0
    7dcc:	36e6dee0 	.word	0x36e6dee0
    7dd0:	370b7de0 	.word	0x370b7de0
    7dd4:	00030d40 	.word	0x00030d40

00007dd8 <setNewChannelsT1>:
{
    7dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
    7dda:	b083      	sub	sp, #12
	memcpy(&updateNewCh,attrInput,sizeof(UpdateNewCh_t));
    7ddc:	ac01      	add	r4, sp, #4
    7dde:	2204      	movs	r2, #4
    7de0:	0020      	movs	r0, r4
    7de2:	4b1f      	ldr	r3, [pc, #124]	; (7e60 <setNewChannelsT1+0x88>)
    7de4:	4798      	blx	r3
	chMask = updateNewCh.channelMask;
    7de6:	8827      	ldrh	r7, [r4, #0]
	chMaskCtrl = updateNewCh.channelMaskCntl;
    7de8:	78a6      	ldrb	r6, [r4, #2]
    7dea:	466b      	mov	r3, sp
    7dec:	1cd9      	adds	r1, r3, #3
    7dee:	700e      	strb	r6, [r1, #0]
	if(ValidateChannelMaskCntl(CHANNEL_MASK_CNTL, &chMaskCtrl) == LORAWAN_SUCCESS)
    7df0:	201b      	movs	r0, #27
    7df2:	4b1c      	ldr	r3, [pc, #112]	; (7e64 <setNewChannelsT1+0x8c>)
    7df4:	4798      	blx	r3
    7df6:	0005      	movs	r5, r0
    7df8:	2808      	cmp	r0, #8
    7dfa:	d003      	beq.n	7e04 <setNewChannelsT1+0x2c>
		retVal = LORAWAN_INVALID_PARAMETER;
    7dfc:	250a      	movs	r5, #10
}
    7dfe:	0028      	movs	r0, r5
    7e00:	b003      	add	sp, #12
    7e02:	bdf0      	pop	{r4, r5, r6, r7, pc}
		switch(chMaskCtrl)
    7e04:	2e06      	cmp	r6, #6
    7e06:	d01c      	beq.n	7e42 <setNewChannelsT1+0x6a>
    7e08:	d80a      	bhi.n	7e20 <setNewChannelsT1+0x48>
    7e0a:	2e04      	cmp	r6, #4
    7e0c:	d8f7      	bhi.n	7dfe <setNewChannelsT1+0x26>
		channel = chMaskCtrl << SHIFT4;
    7e0e:	0136      	lsls	r6, r6, #4
    7e10:	b2f0      	uxtb	r0, r6
				EnableChannels2(channel, channel + 15, chMask);
    7e12:	0001      	movs	r1, r0
    7e14:	310f      	adds	r1, #15
    7e16:	b2c9      	uxtb	r1, r1
    7e18:	003a      	movs	r2, r7
    7e1a:	4b13      	ldr	r3, [pc, #76]	; (7e68 <setNewChannelsT1+0x90>)
    7e1c:	4798      	blx	r3
				break;
    7e1e:	e7ee      	b.n	7dfe <setNewChannelsT1+0x26>
		switch(chMaskCtrl)
    7e20:	2400      	movs	r4, #0
    7e22:	2e07      	cmp	r6, #7
    7e24:	d1eb      	bne.n	7dfe <setNewChannelsT1+0x26>
					UpdateChannelIdStatus(i, DISABLED);
    7e26:	4e11      	ldr	r6, [pc, #68]	; (7e6c <setNewChannelsT1+0x94>)
    7e28:	2100      	movs	r1, #0
    7e2a:	0020      	movs	r0, r4
    7e2c:	47b0      	blx	r6
				for(i = 0; i< 63; i++)
    7e2e:	3401      	adds	r4, #1
    7e30:	b2e4      	uxtb	r4, r4
    7e32:	2c3f      	cmp	r4, #63	; 0x3f
    7e34:	d1f8      	bne.n	7e28 <setNewChannelsT1+0x50>
				EnableChannels2(64, 71, chMask);
    7e36:	003a      	movs	r2, r7
    7e38:	2147      	movs	r1, #71	; 0x47
    7e3a:	2040      	movs	r0, #64	; 0x40
    7e3c:	4b0a      	ldr	r3, [pc, #40]	; (7e68 <setNewChannelsT1+0x90>)
    7e3e:	4798      	blx	r3
				break;
    7e40:	e7dd      	b.n	7dfe <setNewChannelsT1+0x26>
		switch(chMaskCtrl)
    7e42:	2400      	movs	r4, #0
					UpdateChannelIdStatus(i, ENABLED);
    7e44:	4e09      	ldr	r6, [pc, #36]	; (7e6c <setNewChannelsT1+0x94>)
    7e46:	2101      	movs	r1, #1
    7e48:	0020      	movs	r0, r4
    7e4a:	47b0      	blx	r6
				for(i = 0; i < 63; i++)
    7e4c:	3401      	adds	r4, #1
    7e4e:	b2e4      	uxtb	r4, r4
    7e50:	2c3f      	cmp	r4, #63	; 0x3f
    7e52:	d1f8      	bne.n	7e46 <setNewChannelsT1+0x6e>
				EnableChannels2(64, 71, chMask);
    7e54:	003a      	movs	r2, r7
    7e56:	2147      	movs	r1, #71	; 0x47
    7e58:	2040      	movs	r0, #64	; 0x40
    7e5a:	4b03      	ldr	r3, [pc, #12]	; (7e68 <setNewChannelsT1+0x90>)
    7e5c:	4798      	blx	r3
			    break;
    7e5e:	e7ce      	b.n	7dfe <setNewChannelsT1+0x26>
    7e60:	00016225 	.word	0x00016225
    7e64:	00006a49 	.word	0x00006a49
    7e68:	00007139 	.word	0x00007139
    7e6c:	000070d5 	.word	0x000070d5

00007e70 <setDlFrequency>:
{
    7e70:	b530      	push	{r4, r5, lr}
    7e72:	b085      	sub	sp, #20
	memcpy(&updateDlFreq,attrInput,sizeof(ValUpdateFreqTx_t));
    7e74:	ac02      	add	r4, sp, #8
    7e76:	2208      	movs	r2, #8
    7e78:	0020      	movs	r0, r4
    7e7a:	4b20      	ldr	r3, [pc, #128]	; (7efc <setDlFrequency+0x8c>)
    7e7c:	4798      	blx	r3
	Chid.channelIndex = updateDlFreq.channelIndex;
    7e7e:	ab01      	add	r3, sp, #4
    7e80:	7922      	ldrb	r2, [r4, #4]
    7e82:	701a      	strb	r2, [r3, #0]
		Chid.allowedForDefaultChannels = ALL_CHANNELS;
    7e84:	2201      	movs	r2, #1
    7e86:	705a      	strb	r2, [r3, #1]
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    7e88:	4b1d      	ldr	r3, [pc, #116]	; (7f00 <setDlFrequency+0x90>)
    7e8a:	685b      	ldr	r3, [r3, #4]
    7e8c:	0021      	movs	r1, r4
    7e8e:	2001      	movs	r0, #1
    7e90:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    7e92:	240a      	movs	r4, #10
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    7e94:	2808      	cmp	r0, #8
    7e96:	d002      	beq.n	7e9e <setDlFrequency+0x2e>
}
    7e98:	0020      	movs	r0, r4
    7e9a:	b005      	add	sp, #20
    7e9c:	bd30      	pop	{r4, r5, pc}
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    7e9e:	a901      	add	r1, sp, #4
    7ea0:	300d      	adds	r0, #13
    7ea2:	4b18      	ldr	r3, [pc, #96]	; (7f04 <setDlFrequency+0x94>)
    7ea4:	4798      	blx	r3
    7ea6:	0004      	movs	r4, r0
    7ea8:	2808      	cmp	r0, #8
    7eaa:	d001      	beq.n	7eb0 <setDlFrequency+0x40>
		result = LORAWAN_INVALID_PARAMETER;
    7eac:	240a      	movs	r4, #10
    7eae:	e7f3      	b.n	7e98 <setDlFrequency+0x28>
		RegParams.pOtherChParams[updateDlFreq.channelIndex].rx1Frequency = updateDlFreq.frequencyNew;
    7eb0:	4a15      	ldr	r2, [pc, #84]	; (7f08 <setDlFrequency+0x98>)
    7eb2:	7a13      	ldrb	r3, [r2, #8]
    7eb4:	7a50      	ldrb	r0, [r2, #9]
    7eb6:	0200      	lsls	r0, r0, #8
    7eb8:	4303      	orrs	r3, r0
    7eba:	7a90      	ldrb	r0, [r2, #10]
    7ebc:	0400      	lsls	r0, r0, #16
    7ebe:	4318      	orrs	r0, r3
    7ec0:	7ad3      	ldrb	r3, [r2, #11]
    7ec2:	061b      	lsls	r3, r3, #24
    7ec4:	4318      	orrs	r0, r3
    7ec6:	a902      	add	r1, sp, #8
    7ec8:	790d      	ldrb	r5, [r1, #4]
    7eca:	006b      	lsls	r3, r5, #1
    7ecc:	195b      	adds	r3, r3, r5
    7ece:	009b      	lsls	r3, r3, #2
    7ed0:	181b      	adds	r3, r3, r0
    7ed2:	7808      	ldrb	r0, [r1, #0]
    7ed4:	7118      	strb	r0, [r3, #4]
    7ed6:	7848      	ldrb	r0, [r1, #1]
    7ed8:	7158      	strb	r0, [r3, #5]
    7eda:	7888      	ldrb	r0, [r1, #2]
    7edc:	7198      	strb	r0, [r3, #6]
    7ede:	78c9      	ldrb	r1, [r1, #3]
    7ee0:	71d9      	strb	r1, [r3, #7]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    7ee2:	2384      	movs	r3, #132	; 0x84
    7ee4:	009b      	lsls	r3, r3, #2
    7ee6:	5cd3      	ldrb	r3, [r2, r3]
    7ee8:	4908      	ldr	r1, [pc, #32]	; (7f0c <setDlFrequency+0x9c>)
    7eea:	5c50      	ldrb	r0, [r2, r1]
    7eec:	0200      	lsls	r0, r0, #8
    7eee:	4318      	orrs	r0, r3
    7ef0:	b2c1      	uxtb	r1, r0
    7ef2:	0a00      	lsrs	r0, r0, #8
    7ef4:	4b06      	ldr	r3, [pc, #24]	; (7f10 <setDlFrequency+0xa0>)
    7ef6:	4798      	blx	r3
    7ef8:	e7ce      	b.n	7e98 <setDlFrequency+0x28>
    7efa:	46c0      	nop			; (mov r8, r8)
    7efc:	00016225 	.word	0x00016225
    7f00:	20000e04 	.word	0x20000e04
    7f04:	0000695d 	.word	0x0000695d
    7f08:	20001408 	.word	0x20001408
    7f0c:	00000211 	.word	0x00000211
    7f10:	0000ae01 	.word	0x0000ae01

00007f14 <setFrequency>:
{
    7f14:	b570      	push	{r4, r5, r6, lr}
    7f16:	b084      	sub	sp, #16
	memcpy(&updateTxFreq,attrInput,sizeof(ValUpdateFreqTx_t));
    7f18:	ac02      	add	r4, sp, #8
    7f1a:	2208      	movs	r2, #8
    7f1c:	0020      	movs	r0, r4
    7f1e:	4b3f      	ldr	r3, [pc, #252]	; (801c <setFrequency+0x108>)
    7f20:	4798      	blx	r3
	valChid.channelIndex = updateTxFreq.channelIndex;
    7f22:	ab01      	add	r3, sp, #4
    7f24:	7922      	ldrb	r2, [r4, #4]
    7f26:	701a      	strb	r2, [r3, #0]
	valChid.allowedForDefaultChannels = WITHOUT_DEFAULT_CHANNELS;
    7f28:	2200      	movs	r2, #0
    7f2a:	705a      	strb	r2, [r3, #1]
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    7f2c:	4b3c      	ldr	r3, [pc, #240]	; (8020 <setFrequency+0x10c>)
    7f2e:	685b      	ldr	r3, [r3, #4]
    7f30:	0021      	movs	r1, r4
    7f32:	2001      	movs	r0, #1
    7f34:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    7f36:	240a      	movs	r4, #10
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    7f38:	2808      	cmp	r0, #8
    7f3a:	d002      	beq.n	7f42 <setFrequency+0x2e>
}
    7f3c:	0020      	movs	r0, r4
    7f3e:	b004      	add	sp, #16
    7f40:	bd70      	pop	{r4, r5, r6, pc}
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    7f42:	a901      	add	r1, sp, #4
    7f44:	300d      	adds	r0, #13
    7f46:	4b37      	ldr	r3, [pc, #220]	; (8024 <setFrequency+0x110>)
    7f48:	4798      	blx	r3
    7f4a:	0004      	movs	r4, r0
    7f4c:	2808      	cmp	r0, #8
    7f4e:	d001      	beq.n	7f54 <setFrequency+0x40>
		result = LORAWAN_INVALID_PARAMETER;
    7f50:	240a      	movs	r4, #10
    7f52:	e7f3      	b.n	7f3c <setFrequency+0x28>
		uint8_t chIndx = updateTxFreq.channelIndex;
    7f54:	ab02      	add	r3, sp, #8
    7f56:	791d      	ldrb	r5, [r3, #4]
		if((((1 << RegParams.band) & ((ISM_EUBAND) | (1 << ISM_JPN923))) != 0))
    7f58:	232e      	movs	r3, #46	; 0x2e
    7f5a:	4a33      	ldr	r2, [pc, #204]	; (8028 <setFrequency+0x114>)
    7f5c:	5cd2      	ldrb	r2, [r2, r3]
    7f5e:	3b0b      	subs	r3, #11
    7f60:	4113      	asrs	r3, r2
    7f62:	07db      	lsls	r3, r3, #31
    7f64:	d445      	bmi.n	7ff2 <setFrequency+0xde>
		RegParams.pOtherChParams[chIndx].ulfrequency = updateTxFreq.frequencyNew;
    7f66:	006a      	lsls	r2, r5, #1
    7f68:	1952      	adds	r2, r2, r5
    7f6a:	0090      	lsls	r0, r2, #2
    7f6c:	a902      	add	r1, sp, #8
    7f6e:	9d02      	ldr	r5, [sp, #8]
    7f70:	4b2d      	ldr	r3, [pc, #180]	; (8028 <setFrequency+0x114>)
    7f72:	7a1a      	ldrb	r2, [r3, #8]
    7f74:	7a5e      	ldrb	r6, [r3, #9]
    7f76:	0236      	lsls	r6, r6, #8
    7f78:	4316      	orrs	r6, r2
    7f7a:	7a9a      	ldrb	r2, [r3, #10]
    7f7c:	0412      	lsls	r2, r2, #16
    7f7e:	4316      	orrs	r6, r2
    7f80:	7ada      	ldrb	r2, [r3, #11]
    7f82:	0612      	lsls	r2, r2, #24
    7f84:	4332      	orrs	r2, r6
    7f86:	5415      	strb	r5, [r2, r0]
    7f88:	0a2e      	lsrs	r6, r5, #8
    7f8a:	1812      	adds	r2, r2, r0
    7f8c:	7056      	strb	r6, [r2, #1]
    7f8e:	0c2e      	lsrs	r6, r5, #16
    7f90:	7096      	strb	r6, [r2, #2]
    7f92:	0e2d      	lsrs	r5, r5, #24
    7f94:	70d5      	strb	r5, [r2, #3]
		RegParams.pOtherChParams[chIndx].rx1Frequency = updateTxFreq.frequencyNew;
    7f96:	7a1a      	ldrb	r2, [r3, #8]
    7f98:	7a5d      	ldrb	r5, [r3, #9]
    7f9a:	022d      	lsls	r5, r5, #8
    7f9c:	4315      	orrs	r5, r2
    7f9e:	7a9a      	ldrb	r2, [r3, #10]
    7fa0:	0412      	lsls	r2, r2, #16
    7fa2:	4315      	orrs	r5, r2
    7fa4:	7ada      	ldrb	r2, [r3, #11]
    7fa6:	0612      	lsls	r2, r2, #24
    7fa8:	432a      	orrs	r2, r5
    7faa:	1812      	adds	r2, r2, r0
    7fac:	780d      	ldrb	r5, [r1, #0]
    7fae:	7115      	strb	r5, [r2, #4]
    7fb0:	784d      	ldrb	r5, [r1, #1]
    7fb2:	7155      	strb	r5, [r2, #5]
    7fb4:	788d      	ldrb	r5, [r1, #2]
    7fb6:	7195      	strb	r5, [r2, #6]
    7fb8:	78c9      	ldrb	r1, [r1, #3]
    7fba:	71d1      	strb	r1, [r2, #7]
		RegParams.pOtherChParams[chIndx].parametersDefined |= FREQUENCY_DEFINED;
    7fbc:	7a1a      	ldrb	r2, [r3, #8]
    7fbe:	7a59      	ldrb	r1, [r3, #9]
    7fc0:	0209      	lsls	r1, r1, #8
    7fc2:	4311      	orrs	r1, r2
    7fc4:	7a9a      	ldrb	r2, [r3, #10]
    7fc6:	0412      	lsls	r2, r2, #16
    7fc8:	4311      	orrs	r1, r2
    7fca:	7ada      	ldrb	r2, [r3, #11]
    7fcc:	0612      	lsls	r2, r2, #24
    7fce:	430a      	orrs	r2, r1
    7fd0:	1812      	adds	r2, r2, r0
    7fd2:	7ad1      	ldrb	r1, [r2, #11]
    7fd4:	2001      	movs	r0, #1
    7fd6:	4301      	orrs	r1, r0
    7fd8:	72d1      	strb	r1, [r2, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    7fda:	2284      	movs	r2, #132	; 0x84
    7fdc:	0092      	lsls	r2, r2, #2
    7fde:	5c9a      	ldrb	r2, [r3, r2]
    7fe0:	4912      	ldr	r1, [pc, #72]	; (802c <setFrequency+0x118>)
    7fe2:	5c58      	ldrb	r0, [r3, r1]
    7fe4:	0200      	lsls	r0, r0, #8
    7fe6:	4310      	orrs	r0, r2
    7fe8:	b2c1      	uxtb	r1, r0
    7fea:	0a00      	lsrs	r0, r0, #8
    7fec:	4b10      	ldr	r3, [pc, #64]	; (8030 <setFrequency+0x11c>)
    7fee:	4798      	blx	r3
    7ff0:	e7a4      	b.n	7f3c <setFrequency+0x28>
		    RegParams.pOtherChParams[chIndx].subBandId = getSubBandId(updateTxFreq.frequencyNew);
    7ff2:	4a0d      	ldr	r2, [pc, #52]	; (8028 <setFrequency+0x114>)
    7ff4:	7a16      	ldrb	r6, [r2, #8]
    7ff6:	7a53      	ldrb	r3, [r2, #9]
    7ff8:	021b      	lsls	r3, r3, #8
    7ffa:	4333      	orrs	r3, r6
    7ffc:	7a96      	ldrb	r6, [r2, #10]
    7ffe:	0436      	lsls	r6, r6, #16
    8000:	4333      	orrs	r3, r6
    8002:	7ad6      	ldrb	r6, [r2, #11]
    8004:	0636      	lsls	r6, r6, #24
    8006:	431e      	orrs	r6, r3
    8008:	006b      	lsls	r3, r5, #1
    800a:	195b      	adds	r3, r3, r5
    800c:	009b      	lsls	r3, r3, #2
    800e:	18f6      	adds	r6, r6, r3
    8010:	9802      	ldr	r0, [sp, #8]
    8012:	4b08      	ldr	r3, [pc, #32]	; (8034 <setFrequency+0x120>)
    8014:	4798      	blx	r3
    8016:	7230      	strb	r0, [r6, #8]
    8018:	e7a5      	b.n	7f66 <setFrequency+0x52>
    801a:	46c0      	nop			; (mov r8, r8)
    801c:	00016225 	.word	0x00016225
    8020:	20000e04 	.word	0x20000e04
    8024:	0000695d 	.word	0x0000695d
    8028:	20001408 	.word	0x20001408
    802c:	00000211 	.word	0x00000211
    8030:	0000ae01 	.word	0x0000ae01
    8034:	00006bf5 	.word	0x00006bf5

00008038 <setDutyCycle>:
{
    8038:	b570      	push	{r4, r5, r6, lr}
    803a:	b082      	sub	sp, #8
    memcpy(&updateDCycle,attrInput,sizeof(UpdateDutyCycle_t));
    803c:	ac01      	add	r4, sp, #4
    803e:	2204      	movs	r2, #4
    8040:	0020      	movs	r0, r4
    8042:	4b2d      	ldr	r3, [pc, #180]	; (80f8 <setDutyCycle+0xc0>)
    8044:	4798      	blx	r3
	val_chid.channelIndex = updateDCycle.channelIndex;
    8046:	78a5      	ldrb	r5, [r4, #2]
    8048:	466b      	mov	r3, sp
    804a:	701d      	strb	r5, [r3, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    804c:	2301      	movs	r3, #1
    804e:	466a      	mov	r2, sp
    8050:	7053      	strb	r3, [r2, #1]
	if(ValidateChannelIdT2(CHANNEL_ID, &val_chid) == LORAWAN_SUCCESS)
    8052:	4669      	mov	r1, sp
    8054:	2015      	movs	r0, #21
    8056:	4b29      	ldr	r3, [pc, #164]	; (80fc <setDutyCycle+0xc4>)
    8058:	4798      	blx	r3
    805a:	0004      	movs	r4, r0
    805c:	2808      	cmp	r0, #8
    805e:	d003      	beq.n	8068 <setDutyCycle+0x30>
		result = LORAWAN_INVALID_PARAMETER;
    8060:	240a      	movs	r4, #10
}
    8062:	0020      	movs	r0, r4
    8064:	b002      	add	sp, #8
    8066:	bd70      	pop	{r4, r5, r6, pc}
		bandId = RegParams.pOtherChParams[updateDCycle.channelIndex].subBandId;
    8068:	0069      	lsls	r1, r5, #1
    806a:	1949      	adds	r1, r1, r5
    806c:	0089      	lsls	r1, r1, #2
    806e:	4b24      	ldr	r3, [pc, #144]	; (8100 <setDutyCycle+0xc8>)
    8070:	7a1a      	ldrb	r2, [r3, #8]
    8072:	7a58      	ldrb	r0, [r3, #9]
    8074:	0200      	lsls	r0, r0, #8
    8076:	4310      	orrs	r0, r2
    8078:	7a9a      	ldrb	r2, [r3, #10]
    807a:	0412      	lsls	r2, r2, #16
    807c:	4310      	orrs	r0, r2
    807e:	7ada      	ldrb	r2, [r3, #11]
    8080:	0612      	lsls	r2, r2, #24
    8082:	4302      	orrs	r2, r0
    8084:	1852      	adds	r2, r2, r1
    8086:	7a15      	ldrb	r5, [r2, #8]
		RegParams.cmnParams.paramsType2.subBandDutyCycle[bandId] = updateDCycle.dutyCycleNew;
    8088:	0028      	movs	r0, r5
    808a:	30d4      	adds	r0, #212	; 0xd4
    808c:	0040      	lsls	r0, r0, #1
    808e:	aa01      	add	r2, sp, #4
    8090:	1818      	adds	r0, r3, r0
    8092:	7816      	ldrb	r6, [r2, #0]
    8094:	7146      	strb	r6, [r0, #5]
    8096:	7852      	ldrb	r2, [r2, #1]
    8098:	7182      	strb	r2, [r0, #6]
		RegParams.pSubBandParams[bandId].subBandTimeout = 0;
    809a:	7b18      	ldrb	r0, [r3, #12]
    809c:	7b5a      	ldrb	r2, [r3, #13]
    809e:	0212      	lsls	r2, r2, #8
    80a0:	4302      	orrs	r2, r0
    80a2:	7b98      	ldrb	r0, [r3, #14]
    80a4:	0400      	lsls	r0, r0, #16
    80a6:	4302      	orrs	r2, r0
    80a8:	7bd8      	ldrb	r0, [r3, #15]
    80aa:	0600      	lsls	r0, r0, #24
    80ac:	4310      	orrs	r0, r2
    80ae:	006a      	lsls	r2, r5, #1
    80b0:	1952      	adds	r2, r2, r5
    80b2:	0092      	lsls	r2, r2, #2
    80b4:	1812      	adds	r2, r2, r0
    80b6:	2000      	movs	r0, #0
    80b8:	7210      	strb	r0, [r2, #8]
    80ba:	7250      	strb	r0, [r2, #9]
    80bc:	7290      	strb	r0, [r2, #10]
    80be:	72d0      	strb	r0, [r2, #11]
		RegParams.pOtherChParams[updateDCycle.channelIndex].parametersDefined |= DUTY_CYCLE_DEFINED;
    80c0:	7a1d      	ldrb	r5, [r3, #8]
    80c2:	7a5a      	ldrb	r2, [r3, #9]
    80c4:	0212      	lsls	r2, r2, #8
    80c6:	432a      	orrs	r2, r5
    80c8:	7a9d      	ldrb	r5, [r3, #10]
    80ca:	042d      	lsls	r5, r5, #16
    80cc:	432a      	orrs	r2, r5
    80ce:	7add      	ldrb	r5, [r3, #11]
    80d0:	062d      	lsls	r5, r5, #24
    80d2:	4315      	orrs	r5, r2
    80d4:	186d      	adds	r5, r5, r1
    80d6:	7aea      	ldrb	r2, [r5, #11]
    80d8:	2104      	movs	r1, #4
    80da:	430a      	orrs	r2, r1
    80dc:	72ea      	strb	r2, [r5, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    80de:	2284      	movs	r2, #132	; 0x84
    80e0:	0092      	lsls	r2, r2, #2
    80e2:	5c9a      	ldrb	r2, [r3, r2]
    80e4:	4907      	ldr	r1, [pc, #28]	; (8104 <setDutyCycle+0xcc>)
    80e6:	5c58      	ldrb	r0, [r3, r1]
    80e8:	0200      	lsls	r0, r0, #8
    80ea:	4310      	orrs	r0, r2
    80ec:	b2c1      	uxtb	r1, r0
    80ee:	0a00      	lsrs	r0, r0, #8
    80f0:	4b05      	ldr	r3, [pc, #20]	; (8108 <setDutyCycle+0xd0>)
    80f2:	4798      	blx	r3
    80f4:	e7b5      	b.n	8062 <setDutyCycle+0x2a>
    80f6:	46c0      	nop			; (mov r8, r8)
    80f8:	00016225 	.word	0x00016225
    80fc:	0000695d 	.word	0x0000695d
    8100:	20001408 	.word	0x20001408
    8104:	00000211 	.word	0x00000211
    8108:	0000ae01 	.word	0x0000ae01

0000810c <SearchAvailableChannel2>:
{
    810c:	b5f0      	push	{r4, r5, r6, r7, lr}
    810e:	46de      	mov	lr, fp
    8110:	4657      	mov	r7, sl
    8112:	464e      	mov	r6, r9
    8114:	4645      	mov	r5, r8
    8116:	b5e0      	push	{r5, r6, r7, lr}
    8118:	b087      	sub	sp, #28
    811a:	af00      	add	r7, sp, #0
    811c:	0004      	movs	r4, r0
    811e:	4688      	mov	r8, r1
    8120:	60f9      	str	r1, [r7, #12]
    8122:	0015      	movs	r5, r2
    8124:	607b      	str	r3, [r7, #4]
	uint8_t ChList[maxChannels];
    8126:	1dc3      	adds	r3, r0, #7
    8128:	08db      	lsrs	r3, r3, #3
    812a:	00db      	lsls	r3, r3, #3
    812c:	466a      	mov	r2, sp
    812e:	1ad3      	subs	r3, r2, r3
    8130:	469d      	mov	sp, r3
    8132:	613b      	str	r3, [r7, #16]
	memset(ChList, 0, sizeof(ChList));
    8134:	0002      	movs	r2, r0
    8136:	2100      	movs	r1, #0
    8138:	4668      	mov	r0, sp
    813a:	4b5c      	ldr	r3, [pc, #368]	; (82ac <SearchAvailableChannel2+0x1a0>)
    813c:	4798      	blx	r3
	bool bandWithoutDutyCycle = (((1 << RegParams.band) & (ISM_EUBAND | ISM_ASBAND | (1 << ISM_JPN923))) == 0);
    813e:	232e      	movs	r3, #46	; 0x2e
    8140:	4a5b      	ldr	r2, [pc, #364]	; (82b0 <SearchAvailableChannel2+0x1a4>)
    8142:	5cd6      	ldrb	r6, [r2, r3]
    if(transmissionType == false)
    8144:	4643      	mov	r3, r8
    8146:	2b00      	cmp	r3, #0
    8148:	d148      	bne.n	81dc <SearchAvailableChannel2+0xd0>
	    if(RegParams.FeaturesSupport & JOIN_BACKOFF_SUPPORT)
    814a:	3320      	adds	r3, #32
    814c:	5cd3      	ldrb	r3, [r2, r3]
    814e:	069b      	lsls	r3, r3, #26
    8150:	d431      	bmi.n	81b6 <SearchAvailableChannel2+0xaa>
		result = LORAWAN_NO_CHANNELS_FOUND;
    8152:	2010      	movs	r0, #16
	for (i = 0; i < maxChannels; i++)
    8154:	2c00      	cmp	r4, #0
    8156:	d100      	bne.n	815a <SearchAvailableChannel2+0x4e>
    8158:	e093      	b.n	8282 <SearchAvailableChannel2+0x176>
	bool bandWithoutDutyCycle = (((1 << RegParams.band) & (ISM_EUBAND | ISM_ASBAND | (1 << ISM_JPN923))) == 0);
    815a:	4b56      	ldr	r3, [pc, #344]	; (82b4 <SearchAvailableChannel2+0x1a8>)
    815c:	4133      	asrs	r3, r6
    815e:	2201      	movs	r2, #1
    8160:	401a      	ands	r2, r3
    8162:	4690      	mov	r8, r2
				(bandWithoutDutyCycle || RegParams.pSubBandParams[RegParams.pOtherChParams[i].subBandId].subBandTimeout == 0))
    8164:	4b52      	ldr	r3, [pc, #328]	; (82b0 <SearchAvailableChannel2+0x1a4>)
    8166:	7b19      	ldrb	r1, [r3, #12]
    8168:	7b5a      	ldrb	r2, [r3, #13]
    816a:	0212      	lsls	r2, r2, #8
    816c:	4311      	orrs	r1, r2
    816e:	7b9a      	ldrb	r2, [r3, #14]
    8170:	0412      	lsls	r2, r2, #16
    8172:	430a      	orrs	r2, r1
    8174:	7bd9      	ldrb	r1, [r3, #15]
    8176:	0609      	lsls	r1, r1, #24
    8178:	4311      	orrs	r1, r2
    817a:	468c      	mov	ip, r1
    817c:	7a18      	ldrb	r0, [r3, #8]
    817e:	7a5a      	ldrb	r2, [r3, #9]
    8180:	0212      	lsls	r2, r2, #8
    8182:	4302      	orrs	r2, r0
    8184:	7a98      	ldrb	r0, [r3, #10]
    8186:	0400      	lsls	r0, r0, #16
    8188:	4302      	orrs	r2, r0
    818a:	7ad8      	ldrb	r0, [r3, #11]
    818c:	0600      	lsls	r0, r0, #24
    818e:	4310      	orrs	r0, r2
			if ((RegParams.pChParams[i].status == ENABLED) &&
    8190:	791a      	ldrb	r2, [r3, #4]
    8192:	7959      	ldrb	r1, [r3, #5]
    8194:	0209      	lsls	r1, r1, #8
    8196:	4311      	orrs	r1, r2
    8198:	799a      	ldrb	r2, [r3, #6]
    819a:	0412      	lsls	r2, r2, #16
    819c:	4311      	orrs	r1, r2
    819e:	79da      	ldrb	r2, [r3, #7]
    81a0:	0612      	lsls	r2, r2, #24
    81a2:	430a      	orrs	r2, r1
    81a4:	0006      	movs	r6, r0
    81a6:	3608      	adds	r6, #8
    81a8:	3009      	adds	r0, #9
				(bandWithoutDutyCycle || RegParams.pSubBandParams[RegParams.pOtherChParams[i].subBandId].subBandTimeout == 0))
    81aa:	2300      	movs	r3, #0
    81ac:	617b      	str	r3, [r7, #20]
				(currDr >= RegParams.pChParams[i].dataRange.min) &&
    81ae:	46aa      	mov	sl, r5
    81b0:	46a9      	mov	r9, r5
    81b2:	0025      	movs	r5, r4
    81b4:	e036      	b.n	8224 <SearchAvailableChannel2+0x118>
		    if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId)) //check timerrunning
    81b6:	0011      	movs	r1, r2
    81b8:	7d13      	ldrb	r3, [r2, #20]
    81ba:	7d52      	ldrb	r2, [r2, #21]
    81bc:	0212      	lsls	r2, r2, #8
    81be:	431a      	orrs	r2, r3
    81c0:	7d8b      	ldrb	r3, [r1, #22]
    81c2:	041b      	lsls	r3, r3, #16
    81c4:	431a      	orrs	r2, r3
    81c6:	7dcb      	ldrb	r3, [r1, #23]
    81c8:	061b      	lsls	r3, r3, #24
    81ca:	4313      	orrs	r3, r2
    81cc:	7a18      	ldrb	r0, [r3, #8]
    81ce:	4b3a      	ldr	r3, [pc, #232]	; (82b8 <SearchAvailableChannel2+0x1ac>)
    81d0:	4798      	blx	r3
    81d2:	0003      	movs	r3, r0
			    return LORAWAN_NO_CHANNELS_FOUND;
    81d4:	2010      	movs	r0, #16
		    if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId)) //check timerrunning
    81d6:	2b00      	cmp	r3, #0
    81d8:	d0bb      	beq.n	8152 <SearchAvailableChannel2+0x46>
    81da:	e052      	b.n	8282 <SearchAvailableChannel2+0x176>
	    if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout)
    81dc:	4934      	ldr	r1, [pc, #208]	; (82b0 <SearchAvailableChannel2+0x1a4>)
    81de:	23ba      	movs	r3, #186	; 0xba
    81e0:	33ff      	adds	r3, #255	; 0xff
    81e2:	5ccb      	ldrb	r3, [r1, r3]
    81e4:	22dd      	movs	r2, #221	; 0xdd
    81e6:	0052      	lsls	r2, r2, #1
    81e8:	5c8a      	ldrb	r2, [r1, r2]
    81ea:	0212      	lsls	r2, r2, #8
    81ec:	431a      	orrs	r2, r3
    81ee:	23bc      	movs	r3, #188	; 0xbc
    81f0:	33ff      	adds	r3, #255	; 0xff
    81f2:	5ccb      	ldrb	r3, [r1, r3]
    81f4:	041b      	lsls	r3, r3, #16
    81f6:	431a      	orrs	r2, r3
    81f8:	23de      	movs	r3, #222	; 0xde
    81fa:	005b      	lsls	r3, r3, #1
    81fc:	5ccb      	ldrb	r3, [r1, r3]
    81fe:	061b      	lsls	r3, r3, #24
    8200:	4313      	orrs	r3, r2
		    return LORAWAN_NO_CHANNELS_FOUND;
    8202:	2010      	movs	r0, #16
	    if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout)
    8204:	2b00      	cmp	r3, #0
    8206:	d0a4      	beq.n	8152 <SearchAvailableChannel2+0x46>
    8208:	e03b      	b.n	8282 <SearchAvailableChannel2+0x176>
					ChList[num] = i;
    820a:	693c      	ldr	r4, [r7, #16]
    820c:	6979      	ldr	r1, [r7, #20]
    820e:	5463      	strb	r3, [r4, r1]
					num++;
    8210:	3101      	adds	r1, #1
    8212:	b2c9      	uxtb	r1, r1
    8214:	6179      	str	r1, [r7, #20]
	for (i = 0; i < maxChannels; i++)
    8216:	3301      	adds	r3, #1
    8218:	b2db      	uxtb	r3, r3
    821a:	3202      	adds	r2, #2
    821c:	360c      	adds	r6, #12
    821e:	300c      	adds	r0, #12
    8220:	429d      	cmp	r5, r3
    8222:	d02a      	beq.n	827a <SearchAvailableChannel2+0x16e>
			if ((RegParams.pChParams[i].status == ENABLED) &&
    8224:	7811      	ldrb	r1, [r2, #0]
    8226:	2900      	cmp	r1, #0
    8228:	d0f5      	beq.n	8216 <SearchAvailableChannel2+0x10a>
				(currDr >= RegParams.pChParams[i].dataRange.min) &&
    822a:	7851      	ldrb	r1, [r2, #1]
    822c:	0709      	lsls	r1, r1, #28
    822e:	0f09      	lsrs	r1, r1, #28
			if ((RegParams.pChParams[i].status == ENABLED) &&
    8230:	4589      	cmp	r9, r1
    8232:	dbf0      	blt.n	8216 <SearchAvailableChannel2+0x10a>
				(currDr <= RegParams.pChParams[i].dataRange.max)&&
    8234:	7851      	ldrb	r1, [r2, #1]
    8236:	0909      	lsrs	r1, r1, #4
				(currDr >= RegParams.pChParams[i].dataRange.min) &&
    8238:	458a      	cmp	sl, r1
    823a:	dcec      	bgt.n	8216 <SearchAvailableChannel2+0x10a>
				(currDr <= RegParams.pChParams[i].dataRange.max)&&
    823c:	4641      	mov	r1, r8
    823e:	2900      	cmp	r1, #0
    8240:	d014      	beq.n	826c <SearchAvailableChannel2+0x160>
				(bandWithoutDutyCycle || RegParams.pSubBandParams[RegParams.pOtherChParams[i].subBandId].subBandTimeout == 0))
    8242:	7834      	ldrb	r4, [r6, #0]
    8244:	0061      	lsls	r1, r4, #1
    8246:	1909      	adds	r1, r1, r4
    8248:	0089      	lsls	r1, r1, #2
    824a:	4461      	add	r1, ip
    824c:	7a0c      	ldrb	r4, [r1, #8]
    824e:	46a3      	mov	fp, r4
    8250:	60b9      	str	r1, [r7, #8]
    8252:	7a4c      	ldrb	r4, [r1, #9]
    8254:	0224      	lsls	r4, r4, #8
    8256:	4659      	mov	r1, fp
    8258:	430c      	orrs	r4, r1
    825a:	68b9      	ldr	r1, [r7, #8]
    825c:	7a89      	ldrb	r1, [r1, #10]
    825e:	0409      	lsls	r1, r1, #16
    8260:	430c      	orrs	r4, r1
    8262:	68b9      	ldr	r1, [r7, #8]
    8264:	7ac9      	ldrb	r1, [r1, #11]
    8266:	0609      	lsls	r1, r1, #24
    8268:	4321      	orrs	r1, r4
    826a:	d1d4      	bne.n	8216 <SearchAvailableChannel2+0x10a>
				if(((transmissionType == 0)  && (RegParams.pOtherChParams[i].joinRequestChannel == 1)) || (transmissionType != 0)) 
    826c:	68f9      	ldr	r1, [r7, #12]
    826e:	2900      	cmp	r1, #0
    8270:	d1cb      	bne.n	820a <SearchAvailableChannel2+0xfe>
    8272:	7801      	ldrb	r1, [r0, #0]
    8274:	2900      	cmp	r1, #0
    8276:	d0ce      	beq.n	8216 <SearchAvailableChannel2+0x10a>
    8278:	e7c7      	b.n	820a <SearchAvailableChannel2+0xfe>
		result = LORAWAN_NO_CHANNELS_FOUND;
    827a:	2010      	movs	r0, #16
	if(0 != num)
    827c:	697c      	ldr	r4, [r7, #20]
    827e:	2c00      	cmp	r4, #0
    8280:	d107      	bne.n	8292 <SearchAvailableChannel2+0x186>
}
    8282:	46bd      	mov	sp, r7
    8284:	b007      	add	sp, #28
    8286:	bc3c      	pop	{r2, r3, r4, r5}
    8288:	4690      	mov	r8, r2
    828a:	4699      	mov	r9, r3
    828c:	46a2      	mov	sl, r4
    828e:	46ab      	mov	fp, r5
    8290:	bdf0      	pop	{r4, r5, r6, r7, pc}
		randomNumber = rand() % num;
    8292:	4b0a      	ldr	r3, [pc, #40]	; (82bc <SearchAvailableChannel2+0x1b0>)
    8294:	4798      	blx	r3
    8296:	0021      	movs	r1, r4
    8298:	4b09      	ldr	r3, [pc, #36]	; (82c0 <SearchAvailableChannel2+0x1b4>)
    829a:	4798      	blx	r3
		*channelIndex = ChList[randomNumber];
    829c:	23ff      	movs	r3, #255	; 0xff
    829e:	4019      	ands	r1, r3
    82a0:	693b      	ldr	r3, [r7, #16]
    82a2:	5c5b      	ldrb	r3, [r3, r1]
    82a4:	687a      	ldr	r2, [r7, #4]
    82a6:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    82a8:	2008      	movs	r0, #8
    82aa:	e7ea      	b.n	8282 <SearchAvailableChannel2+0x176>
    82ac:	00016349 	.word	0x00016349
    82b0:	20001408 	.word	0x20001408
    82b4:	00007fe3 	.word	0x00007fe3
    82b8:	0000bcfd 	.word	0x0000bcfd
    82bc:	000164e9 	.word	0x000164e9
    82c0:	00012d8d 	.word	0x00012d8d

000082c4 <LORAREG_GetAttr_FreeChannel2>:
{
    82c4:	b570      	push	{r4, r5, r6, lr}
	memcpy(&newFreeChannelReq,(NewFreeChannelReq_t *)attrInput,sizeof(NewFreeChannelReq_t));
    82c6:	784c      	ldrb	r4, [r1, #1]
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    82c8:	202a      	movs	r0, #42	; 0x2a
    82ca:	4d07      	ldr	r5, [pc, #28]	; (82e8 <LORAREG_GetAttr_FreeChannel2+0x24>)
    82cc:	562d      	ldrsb	r5, [r5, r0]
		return LORAWAN_INVALID_PARAMETER;
    82ce:	3820      	subs	r0, #32
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    82d0:	42ac      	cmp	r4, r5
    82d2:	dd00      	ble.n	82d6 <LORAREG_GetAttr_FreeChannel2+0x12>
}
    82d4:	bd70      	pop	{r4, r5, r6, pc}
		result = SearchAvailableChannel2(newFreeChannelReq.maxChannels,newFreeChannelReq.transmissionType,newFreeChannelReq.currDr,(uint8_t*)attrOutput);
    82d6:	7888      	ldrb	r0, [r1, #2]
    82d8:	7809      	ldrb	r1, [r1, #0]
    82da:	0013      	movs	r3, r2
    82dc:	0002      	movs	r2, r0
    82de:	0020      	movs	r0, r4
    82e0:	4c02      	ldr	r4, [pc, #8]	; (82ec <LORAREG_GetAttr_FreeChannel2+0x28>)
    82e2:	47a0      	blx	r4
	return result;
    82e4:	e7f6      	b.n	82d4 <LORAREG_GetAttr_FreeChannel2+0x10>
    82e6:	46c0      	nop			; (mov r8, r8)
    82e8:	20001408 	.word	0x20001408
    82ec:	0000810d 	.word	0x0000810d

000082f0 <setJoinBackoffCntl>:
{   
    82f0:	b500      	push	{lr}
    82f2:	b083      	sub	sp, #12
	memcpy(&joinbackoffcntl,attrInput,sizeof(bool));
    82f4:	780b      	ldrb	r3, [r1, #0]
    82f6:	466a      	mov	r2, sp
    82f8:	71d3      	strb	r3, [r2, #7]
	if(joinbackoffcntl == false)
    82fa:	2b00      	cmp	r3, #0
    82fc:	d145      	bne.n	838a <setJoinBackoffCntl+0x9a>
		if(RegParams.FeaturesSupport & JOIN_BACKOFF_SUPPORT)
    82fe:	3320      	adds	r3, #32
    8300:	4a26      	ldr	r2, [pc, #152]	; (839c <setJoinBackoffCntl+0xac>)
    8302:	5cd3      	ldrb	r3, [r2, r3]
    8304:	069a      	lsls	r2, r3, #26
    8306:	d546      	bpl.n	8396 <setJoinBackoffCntl+0xa6>
			RegParams.FeaturesSupport &= ~JOIN_BACKOFF_SUPPORT;
    8308:	4924      	ldr	r1, [pc, #144]	; (839c <setJoinBackoffCntl+0xac>)
    830a:	2220      	movs	r2, #32
    830c:	4393      	bics	r3, r2
    830e:	548b      	strb	r3, [r1, r2]
			if (SwTimerIsRunning(RegParams.pJoinBackoffTimer->timerId))
    8310:	7e0b      	ldrb	r3, [r1, #24]
    8312:	7e4a      	ldrb	r2, [r1, #25]
    8314:	0212      	lsls	r2, r2, #8
    8316:	431a      	orrs	r2, r3
    8318:	7e8b      	ldrb	r3, [r1, #26]
    831a:	041b      	lsls	r3, r3, #16
    831c:	431a      	orrs	r2, r3
    831e:	7ecb      	ldrb	r3, [r1, #27]
    8320:	061b      	lsls	r3, r3, #24
    8322:	4313      	orrs	r3, r2
    8324:	7818      	ldrb	r0, [r3, #0]
    8326:	4b1e      	ldr	r3, [pc, #120]	; (83a0 <setJoinBackoffCntl+0xb0>)
    8328:	4798      	blx	r3
    832a:	2800      	cmp	r0, #0
    832c:	d11e      	bne.n	836c <setJoinBackoffCntl+0x7c>
			if (SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    832e:	491b      	ldr	r1, [pc, #108]	; (839c <setJoinBackoffCntl+0xac>)
    8330:	7d0b      	ldrb	r3, [r1, #20]
    8332:	7d4a      	ldrb	r2, [r1, #21]
    8334:	0212      	lsls	r2, r2, #8
    8336:	431a      	orrs	r2, r3
    8338:	7d8b      	ldrb	r3, [r1, #22]
    833a:	041b      	lsls	r3, r3, #16
    833c:	431a      	orrs	r2, r3
    833e:	7dcb      	ldrb	r3, [r1, #23]
    8340:	061b      	lsls	r3, r3, #24
    8342:	4313      	orrs	r3, r2
    8344:	7a18      	ldrb	r0, [r3, #8]
    8346:	4b16      	ldr	r3, [pc, #88]	; (83a0 <setJoinBackoffCntl+0xb0>)
    8348:	4798      	blx	r3
    834a:	2800      	cmp	r0, #0
    834c:	d023      	beq.n	8396 <setJoinBackoffCntl+0xa6>
				SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    834e:	4913      	ldr	r1, [pc, #76]	; (839c <setJoinBackoffCntl+0xac>)
    8350:	7d0b      	ldrb	r3, [r1, #20]
    8352:	7d4a      	ldrb	r2, [r1, #21]
    8354:	0212      	lsls	r2, r2, #8
    8356:	431a      	orrs	r2, r3
    8358:	7d8b      	ldrb	r3, [r1, #22]
    835a:	041b      	lsls	r3, r3, #16
    835c:	431a      	orrs	r2, r3
    835e:	7dcb      	ldrb	r3, [r1, #23]
    8360:	061b      	lsls	r3, r3, #24
    8362:	4313      	orrs	r3, r2
    8364:	7a18      	ldrb	r0, [r3, #8]
    8366:	4b0f      	ldr	r3, [pc, #60]	; (83a4 <setJoinBackoffCntl+0xb4>)
    8368:	4798      	blx	r3
    836a:	e014      	b.n	8396 <setJoinBackoffCntl+0xa6>
				SwTimerStop(RegParams.pJoinBackoffTimer->timerId);
    836c:	490b      	ldr	r1, [pc, #44]	; (839c <setJoinBackoffCntl+0xac>)
    836e:	7e0b      	ldrb	r3, [r1, #24]
    8370:	7e4a      	ldrb	r2, [r1, #25]
    8372:	0212      	lsls	r2, r2, #8
    8374:	431a      	orrs	r2, r3
    8376:	7e8b      	ldrb	r3, [r1, #26]
    8378:	041b      	lsls	r3, r3, #16
    837a:	431a      	orrs	r2, r3
    837c:	7ecb      	ldrb	r3, [r1, #27]
    837e:	061b      	lsls	r3, r3, #24
    8380:	4313      	orrs	r3, r2
    8382:	7818      	ldrb	r0, [r3, #0]
    8384:	4b07      	ldr	r3, [pc, #28]	; (83a4 <setJoinBackoffCntl+0xb4>)
    8386:	4798      	blx	r3
    8388:	e7d1      	b.n	832e <setJoinBackoffCntl+0x3e>
		RegParams.FeaturesSupport |= JOIN_BACKOFF_SUPPORT;
    838a:	4904      	ldr	r1, [pc, #16]	; (839c <setJoinBackoffCntl+0xac>)
    838c:	2220      	movs	r2, #32
    838e:	5c8b      	ldrb	r3, [r1, r2]
    8390:	2020      	movs	r0, #32
    8392:	4303      	orrs	r3, r0
    8394:	548b      	strb	r3, [r1, r2]
}
    8396:	2008      	movs	r0, #8
    8398:	b003      	add	sp, #12
    839a:	bd00      	pop	{pc}
    839c:	20001408 	.word	0x20001408
    83a0:	0000bcfd 	.word	0x0000bcfd
    83a4:	0000be71 	.word	0x0000be71

000083a8 <setJoinBackOffTimer>:
{
    83a8:	b510      	push	{r4, lr}
    83aa:	b084      	sub	sp, #16
	memcpy(&startJoinBackOffTimer,attrInput,sizeof(bool));
    83ac:	780b      	ldrb	r3, [r1, #0]
    83ae:	220f      	movs	r2, #15
    83b0:	446a      	add	r2, sp
    83b2:	7013      	strb	r3, [r2, #0]
	if(startJoinBackOffTimer == true)
    83b4:	2b00      	cmp	r3, #0
    83b6:	d113      	bne.n	83e0 <setJoinBackOffTimer+0x38>
		SwTimerStop(RegParams.pJoinBackoffTimer->timerId);
    83b8:	4c13      	ldr	r4, [pc, #76]	; (8408 <setJoinBackOffTimer+0x60>)
    83ba:	7e23      	ldrb	r3, [r4, #24]
    83bc:	7e62      	ldrb	r2, [r4, #25]
    83be:	0212      	lsls	r2, r2, #8
    83c0:	431a      	orrs	r2, r3
    83c2:	7ea3      	ldrb	r3, [r4, #26]
    83c4:	041b      	lsls	r3, r3, #16
    83c6:	431a      	orrs	r2, r3
    83c8:	7ee3      	ldrb	r3, [r4, #27]
    83ca:	061b      	lsls	r3, r3, #24
    83cc:	4313      	orrs	r3, r2
    83ce:	7818      	ldrb	r0, [r3, #0]
    83d0:	4b0e      	ldr	r3, [pc, #56]	; (840c <setJoinBackOffTimer+0x64>)
    83d2:	4798      	blx	r3
		RegParams.joinbccount = 0;
    83d4:	2200      	movs	r2, #0
    83d6:	2342      	movs	r3, #66	; 0x42
    83d8:	54e2      	strb	r2, [r4, r3]
}
    83da:	2008      	movs	r0, #8
    83dc:	b004      	add	sp, #16
    83de:	bd10      	pop	{r4, pc}
		SwTimerStart (RegParams.pJoinBackoffTimer->timerId, MS_TO_US(BACKOFF_BASE_TIME_IN_MS), SW_TIMEOUT_RELATIVE, (void *)JoinBackoffCallback, NULL);
    83e0:	4909      	ldr	r1, [pc, #36]	; (8408 <setJoinBackOffTimer+0x60>)
    83e2:	7e0b      	ldrb	r3, [r1, #24]
    83e4:	7e4a      	ldrb	r2, [r1, #25]
    83e6:	0212      	lsls	r2, r2, #8
    83e8:	431a      	orrs	r2, r3
    83ea:	7e8b      	ldrb	r3, [r1, #26]
    83ec:	041b      	lsls	r3, r3, #16
    83ee:	431a      	orrs	r2, r3
    83f0:	7ecb      	ldrb	r3, [r1, #27]
    83f2:	061b      	lsls	r3, r3, #24
    83f4:	4313      	orrs	r3, r2
    83f6:	7818      	ldrb	r0, [r3, #0]
    83f8:	2300      	movs	r3, #0
    83fa:	9300      	str	r3, [sp, #0]
    83fc:	4b04      	ldr	r3, [pc, #16]	; (8410 <setJoinBackOffTimer+0x68>)
    83fe:	2200      	movs	r2, #0
    8400:	4904      	ldr	r1, [pc, #16]	; (8414 <setJoinBackOffTimer+0x6c>)
    8402:	4c05      	ldr	r4, [pc, #20]	; (8418 <setJoinBackOffTimer+0x70>)
    8404:	47a0      	blx	r4
    8406:	e7e8      	b.n	83da <setJoinBackOffTimer+0x32>
    8408:	20001408 	.word	0x20001408
    840c:	0000be71 	.word	0x0000be71
    8410:	00009029 	.word	0x00009029
    8414:	6b49d200 	.word	0x6b49d200
    8418:	0000bb65 	.word	0x0000bb65

0000841c <setJoinDutyCycleTimer>:
{
    841c:	b530      	push	{r4, r5, lr}
    841e:	b085      	sub	sp, #20
	memcpy(&UpdateJoinDutyCycleTimer,attrInput,sizeof(UpdateJoinDutyCycleTimer_t));
    8420:	ac02      	add	r4, sp, #8
    8422:	2208      	movs	r2, #8
    8424:	0020      	movs	r0, r4
    8426:	4b93      	ldr	r3, [pc, #588]	; (8674 <setJoinDutyCycleTimer+0x258>)
    8428:	4798      	blx	r3
	if(UpdateJoinDutyCycleTimer.startJoinDutyCycleTimer == true)
    842a:	7923      	ldrb	r3, [r4, #4]
    842c:	2b00      	cmp	r3, #0
    842e:	d100      	bne.n	8432 <setJoinDutyCycleTimer+0x16>
    8430:	e0f8      	b.n	8624 <setJoinDutyCycleTimer+0x208>
			if(RegParams.joinbccount < AGGREGATEDTIME_1HR)
    8432:	2342      	movs	r3, #66	; 0x42
    8434:	4a90      	ldr	r2, [pc, #576]	; (8678 <setJoinDutyCycleTimer+0x25c>)
    8436:	5cd3      	ldrb	r3, [r2, r3]
    8438:	2b01      	cmp	r3, #1
    843a:	d800      	bhi.n	843e <setJoinDutyCycleTimer+0x22>
    843c:	e081      	b.n	8542 <setJoinDutyCycleTimer+0x126>
			else if (RegParams.joinbccount < AGGREGATEDTIME_10HR)
    843e:	2b13      	cmp	r3, #19
    8440:	d900      	bls.n	8444 <setJoinDutyCycleTimer+0x28>
    8442:	e08d      	b.n	8560 <setJoinDutyCycleTimer+0x144>
				RegParams.joinDutyCycleTimeout = (uint32_t)UpdateJoinDutyCycleTimer.joinreqTimeonAir * (JOIN_BACKOFF_PRESCALAR_10HR - 1);
    8444:	4b8d      	ldr	r3, [pc, #564]	; (867c <setJoinDutyCycleTimer+0x260>)
    8446:	9a02      	ldr	r2, [sp, #8]
    8448:	4353      	muls	r3, r2
    844a:	4a8b      	ldr	r2, [pc, #556]	; (8678 <setJoinDutyCycleTimer+0x25c>)
    844c:	323e      	adds	r2, #62	; 0x3e
    844e:	7013      	strb	r3, [r2, #0]
    8450:	0a19      	lsrs	r1, r3, #8
    8452:	7051      	strb	r1, [r2, #1]
    8454:	0c19      	lsrs	r1, r3, #16
    8456:	7091      	strb	r1, [r2, #2]
    8458:	0e1b      	lsrs	r3, r3, #24
    845a:	70d3      	strb	r3, [r2, #3]
		if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    845c:	4986      	ldr	r1, [pc, #536]	; (8678 <setJoinDutyCycleTimer+0x25c>)
    845e:	7d0b      	ldrb	r3, [r1, #20]
    8460:	7d4a      	ldrb	r2, [r1, #21]
    8462:	0212      	lsls	r2, r2, #8
    8464:	431a      	orrs	r2, r3
    8466:	7d8b      	ldrb	r3, [r1, #22]
    8468:	041b      	lsls	r3, r3, #16
    846a:	431a      	orrs	r2, r3
    846c:	7dcb      	ldrb	r3, [r1, #23]
    846e:	061b      	lsls	r3, r3, #24
    8470:	4313      	orrs	r3, r2
    8472:	7a18      	ldrb	r0, [r3, #8]
    8474:	4b82      	ldr	r3, [pc, #520]	; (8680 <setJoinDutyCycleTimer+0x264>)
    8476:	4798      	blx	r3
	uint32_t delta = 0,ticks;
    8478:	2400      	movs	r4, #0
		if(SwTimerIsRunning(RegParams.pJoinDutyCycleTimer->timerId))
    847a:	2800      	cmp	r0, #0
    847c:	d17d      	bne.n	857a <setJoinDutyCycleTimer+0x15e>
		if(RegParams.joinDutyCycleTimeout != 0)
    847e:	4b7e      	ldr	r3, [pc, #504]	; (8678 <setJoinDutyCycleTimer+0x25c>)
    8480:	213e      	movs	r1, #62	; 0x3e
    8482:	5c59      	ldrb	r1, [r3, r1]
    8484:	203f      	movs	r0, #63	; 0x3f
    8486:	5c18      	ldrb	r0, [r3, r0]
    8488:	0200      	lsls	r0, r0, #8
    848a:	4308      	orrs	r0, r1
    848c:	2140      	movs	r1, #64	; 0x40
    848e:	5c59      	ldrb	r1, [r3, r1]
    8490:	0409      	lsls	r1, r1, #16
    8492:	4308      	orrs	r0, r1
    8494:	2141      	movs	r1, #65	; 0x41
    8496:	5c59      	ldrb	r1, [r3, r1]
    8498:	0609      	lsls	r1, r1, #24
    849a:	4301      	orrs	r1, r0
    849c:	d100      	bne.n	84a0 <setJoinDutyCycleTimer+0x84>
    849e:	e0e5      	b.n	866c <setJoinDutyCycleTimer+0x250>
			if(RegParams.joinDutyCycleTimeout > delta)
    84a0:	428c      	cmp	r4, r1
    84a2:	d300      	bcc.n	84a6 <setJoinDutyCycleTimer+0x8a>
    84a4:	e0b6      	b.n	8614 <setJoinDutyCycleTimer+0x1f8>
				RegParams.joinDutyCycleTimeout = RegParams.joinDutyCycleTimeout - delta;
    84a6:	1b09      	subs	r1, r1, r4
    84a8:	333e      	adds	r3, #62	; 0x3e
    84aa:	7019      	strb	r1, [r3, #0]
    84ac:	0a0a      	lsrs	r2, r1, #8
    84ae:	705a      	strb	r2, [r3, #1]
    84b0:	0c0a      	lsrs	r2, r1, #16
    84b2:	709a      	strb	r2, [r3, #2]
    84b4:	0e0a      	lsrs	r2, r1, #24
    84b6:	70da      	strb	r2, [r3, #3]
				if(RegParams.joinDutyCycleTimeout > US_TO_MS(SWTIMER_MAX_TIMEOUT))
    84b8:	4b72      	ldr	r3, [pc, #456]	; (8684 <setJoinDutyCycleTimer+0x268>)
    84ba:	4299      	cmp	r1, r3
    84bc:	d800      	bhi.n	84c0 <setJoinDutyCycleTimer+0xa4>
    84be:	e093      	b.n	85e8 <setJoinDutyCycleTimer+0x1cc>
					RegParams.pJoinDutyCycleTimer->remainingtime =RegParams.joinDutyCycleTimeout - (US_TO_MS(SWTIMER_MAX_TIMEOUT)) ;
    84c0:	4c6d      	ldr	r4, [pc, #436]	; (8678 <setJoinDutyCycleTimer+0x25c>)
    84c2:	7d23      	ldrb	r3, [r4, #20]
    84c4:	7d62      	ldrb	r2, [r4, #21]
    84c6:	0212      	lsls	r2, r2, #8
    84c8:	431a      	orrs	r2, r3
    84ca:	7da3      	ldrb	r3, [r4, #22]
    84cc:	041b      	lsls	r3, r3, #16
    84ce:	431a      	orrs	r2, r3
    84d0:	7de3      	ldrb	r3, [r4, #23]
    84d2:	061b      	lsls	r3, r3, #24
    84d4:	4313      	orrs	r3, r2
    84d6:	4a6c      	ldr	r2, [pc, #432]	; (8688 <setJoinDutyCycleTimer+0x26c>)
    84d8:	4694      	mov	ip, r2
    84da:	4461      	add	r1, ip
    84dc:	7119      	strb	r1, [r3, #4]
    84de:	0a0a      	lsrs	r2, r1, #8
    84e0:	715a      	strb	r2, [r3, #5]
    84e2:	0c0a      	lsrs	r2, r1, #16
    84e4:	719a      	strb	r2, [r3, #6]
    84e6:	0e09      	lsrs	r1, r1, #24
    84e8:	71d9      	strb	r1, [r3, #7]
					SwTimerStart(RegParams.pJoinDutyCycleTimer->timerId, SWTIMER_MAX_TIMEOUT, SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    84ea:	7d23      	ldrb	r3, [r4, #20]
    84ec:	7d62      	ldrb	r2, [r4, #21]
    84ee:	0212      	lsls	r2, r2, #8
    84f0:	431a      	orrs	r2, r3
    84f2:	7da3      	ldrb	r3, [r4, #22]
    84f4:	041b      	lsls	r3, r3, #16
    84f6:	431a      	orrs	r2, r3
    84f8:	7de3      	ldrb	r3, [r4, #23]
    84fa:	061b      	lsls	r3, r3, #24
    84fc:	4313      	orrs	r3, r2
    84fe:	7a18      	ldrb	r0, [r3, #8]
    8500:	2300      	movs	r3, #0
    8502:	9300      	str	r3, [sp, #0]
    8504:	4b61      	ldr	r3, [pc, #388]	; (868c <setJoinDutyCycleTimer+0x270>)
    8506:	2200      	movs	r2, #0
    8508:	4961      	ldr	r1, [pc, #388]	; (8690 <setJoinDutyCycleTimer+0x274>)
    850a:	4d62      	ldr	r5, [pc, #392]	; (8694 <setJoinDutyCycleTimer+0x278>)
    850c:	47a8      	blx	r5
					RegParams.joinDutyCycleTimeout = RegParams.joinDutyCycleTimeout - (US_TO_MS(SWTIMER_MAX_TIMEOUT));
    850e:	233e      	movs	r3, #62	; 0x3e
    8510:	5ce3      	ldrb	r3, [r4, r3]
    8512:	223f      	movs	r2, #63	; 0x3f
    8514:	5ca2      	ldrb	r2, [r4, r2]
    8516:	0212      	lsls	r2, r2, #8
    8518:	431a      	orrs	r2, r3
    851a:	2340      	movs	r3, #64	; 0x40
    851c:	5ce3      	ldrb	r3, [r4, r3]
    851e:	041b      	lsls	r3, r3, #16
    8520:	431a      	orrs	r2, r3
    8522:	2341      	movs	r3, #65	; 0x41
    8524:	5ce3      	ldrb	r3, [r4, r3]
    8526:	061b      	lsls	r3, r3, #24
    8528:	4313      	orrs	r3, r2
    852a:	4a57      	ldr	r2, [pc, #348]	; (8688 <setJoinDutyCycleTimer+0x26c>)
    852c:	4694      	mov	ip, r2
    852e:	4463      	add	r3, ip
    8530:	343e      	adds	r4, #62	; 0x3e
    8532:	7023      	strb	r3, [r4, #0]
    8534:	0a1a      	lsrs	r2, r3, #8
    8536:	7062      	strb	r2, [r4, #1]
    8538:	0c1a      	lsrs	r2, r3, #16
    853a:	70a2      	strb	r2, [r4, #2]
    853c:	0e1b      	lsrs	r3, r3, #24
    853e:	70e3      	strb	r3, [r4, #3]
    8540:	e094      	b.n	866c <setJoinDutyCycleTimer+0x250>
				RegParams.joinDutyCycleTimeout = (uint32_t)UpdateJoinDutyCycleTimer.joinreqTimeonAir * (JOIN_BACKOFF_PRESCALAR_1HR - 1);
    8542:	9a02      	ldr	r2, [sp, #8]
    8544:	0053      	lsls	r3, r2, #1
    8546:	189b      	adds	r3, r3, r2
    8548:	015a      	lsls	r2, r3, #5
    854a:	189b      	adds	r3, r3, r2
    854c:	4a4a      	ldr	r2, [pc, #296]	; (8678 <setJoinDutyCycleTimer+0x25c>)
    854e:	323e      	adds	r2, #62	; 0x3e
    8550:	7013      	strb	r3, [r2, #0]
    8552:	0a19      	lsrs	r1, r3, #8
    8554:	7051      	strb	r1, [r2, #1]
    8556:	0c19      	lsrs	r1, r3, #16
    8558:	7091      	strb	r1, [r2, #2]
    855a:	0e1b      	lsrs	r3, r3, #24
    855c:	70d3      	strb	r3, [r2, #3]
    855e:	e77d      	b.n	845c <setJoinDutyCycleTimer+0x40>
				RegParams.joinDutyCycleTimeout = (uint32_t)UpdateJoinDutyCycleTimer.joinreqTimeonAir * (JOIN_BACKOFF_PRESCALAR_24HR - 1);
    8560:	4b4d      	ldr	r3, [pc, #308]	; (8698 <setJoinDutyCycleTimer+0x27c>)
    8562:	9a02      	ldr	r2, [sp, #8]
    8564:	4353      	muls	r3, r2
    8566:	4a44      	ldr	r2, [pc, #272]	; (8678 <setJoinDutyCycleTimer+0x25c>)
    8568:	323e      	adds	r2, #62	; 0x3e
    856a:	7013      	strb	r3, [r2, #0]
    856c:	0a19      	lsrs	r1, r3, #8
    856e:	7051      	strb	r1, [r2, #1]
    8570:	0c19      	lsrs	r1, r3, #16
    8572:	7091      	strb	r1, [r2, #2]
    8574:	0e1b      	lsrs	r3, r3, #24
    8576:	70d3      	strb	r3, [r2, #3]
    8578:	e770      	b.n	845c <setJoinDutyCycleTimer+0x40>
			ticks = SwTimerReadValue(RegParams.pJoinDutyCycleTimer->timerId);
    857a:	4c3f      	ldr	r4, [pc, #252]	; (8678 <setJoinDutyCycleTimer+0x25c>)
    857c:	7d23      	ldrb	r3, [r4, #20]
    857e:	7d62      	ldrb	r2, [r4, #21]
    8580:	0212      	lsls	r2, r2, #8
    8582:	431a      	orrs	r2, r3
    8584:	7da3      	ldrb	r3, [r4, #22]
    8586:	041b      	lsls	r3, r3, #16
    8588:	431a      	orrs	r2, r3
    858a:	7de3      	ldrb	r3, [r4, #23]
    858c:	061b      	lsls	r3, r3, #24
    858e:	4313      	orrs	r3, r2
    8590:	7a18      	ldrb	r0, [r3, #8]
    8592:	4b42      	ldr	r3, [pc, #264]	; (869c <setJoinDutyCycleTimer+0x280>)
    8594:	4798      	blx	r3
    8596:	0005      	movs	r5, r0
			SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    8598:	7d23      	ldrb	r3, [r4, #20]
    859a:	7d62      	ldrb	r2, [r4, #21]
    859c:	0212      	lsls	r2, r2, #8
    859e:	431a      	orrs	r2, r3
    85a0:	7da3      	ldrb	r3, [r4, #22]
    85a2:	041b      	lsls	r3, r3, #16
    85a4:	431a      	orrs	r2, r3
    85a6:	7de3      	ldrb	r3, [r4, #23]
    85a8:	061b      	lsls	r3, r3, #24
    85aa:	4313      	orrs	r3, r2
    85ac:	7a18      	ldrb	r0, [r3, #8]
    85ae:	4b3c      	ldr	r3, [pc, #240]	; (86a0 <setJoinDutyCycleTimer+0x284>)
    85b0:	4798      	blx	r3
			delta = RegParams.pJoinDutyCycleTimer->lastTimerInterval- US_TO_MS(ticks);
    85b2:	7d23      	ldrb	r3, [r4, #20]
    85b4:	7d62      	ldrb	r2, [r4, #21]
    85b6:	0212      	lsls	r2, r2, #8
    85b8:	431a      	orrs	r2, r3
    85ba:	7da3      	ldrb	r3, [r4, #22]
    85bc:	041b      	lsls	r3, r3, #16
    85be:	431a      	orrs	r2, r3
    85c0:	7de3      	ldrb	r3, [r4, #23]
    85c2:	061b      	lsls	r3, r3, #24
    85c4:	4313      	orrs	r3, r2
    85c6:	781a      	ldrb	r2, [r3, #0]
    85c8:	785c      	ldrb	r4, [r3, #1]
    85ca:	0224      	lsls	r4, r4, #8
    85cc:	4322      	orrs	r2, r4
    85ce:	789c      	ldrb	r4, [r3, #2]
    85d0:	0424      	lsls	r4, r4, #16
    85d2:	4314      	orrs	r4, r2
    85d4:	78da      	ldrb	r2, [r3, #3]
    85d6:	0612      	lsls	r2, r2, #24
    85d8:	4314      	orrs	r4, r2
    85da:	21fa      	movs	r1, #250	; 0xfa
    85dc:	0089      	lsls	r1, r1, #2
    85de:	0028      	movs	r0, r5
    85e0:	4b30      	ldr	r3, [pc, #192]	; (86a4 <setJoinDutyCycleTimer+0x288>)
    85e2:	4798      	blx	r3
    85e4:	1a24      	subs	r4, r4, r0
    85e6:	e74a      	b.n	847e <setJoinDutyCycleTimer+0x62>
				SwTimerStart (RegParams.pJoinDutyCycleTimer->timerId, MS_TO_US(RegParams.joinDutyCycleTimeout), SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    85e8:	20fa      	movs	r0, #250	; 0xfa
    85ea:	0080      	lsls	r0, r0, #2
    85ec:	4341      	muls	r1, r0
    85ee:	4c22      	ldr	r4, [pc, #136]	; (8678 <setJoinDutyCycleTimer+0x25c>)
    85f0:	7d23      	ldrb	r3, [r4, #20]
    85f2:	7d62      	ldrb	r2, [r4, #21]
    85f4:	0212      	lsls	r2, r2, #8
    85f6:	431a      	orrs	r2, r3
    85f8:	7da3      	ldrb	r3, [r4, #22]
    85fa:	041b      	lsls	r3, r3, #16
    85fc:	431a      	orrs	r2, r3
    85fe:	7de3      	ldrb	r3, [r4, #23]
    8600:	061b      	lsls	r3, r3, #24
    8602:	4313      	orrs	r3, r2
    8604:	7a18      	ldrb	r0, [r3, #8]
    8606:	2300      	movs	r3, #0
    8608:	9300      	str	r3, [sp, #0]
    860a:	4b20      	ldr	r3, [pc, #128]	; (868c <setJoinDutyCycleTimer+0x270>)
    860c:	2200      	movs	r2, #0
    860e:	4c21      	ldr	r4, [pc, #132]	; (8694 <setJoinDutyCycleTimer+0x278>)
    8610:	47a0      	blx	r4
    8612:	e02b      	b.n	866c <setJoinDutyCycleTimer+0x250>
				RegParams.joinDutyCycleTimeout = 0;
    8614:	4b18      	ldr	r3, [pc, #96]	; (8678 <setJoinDutyCycleTimer+0x25c>)
    8616:	333e      	adds	r3, #62	; 0x3e
    8618:	2200      	movs	r2, #0
    861a:	701a      	strb	r2, [r3, #0]
    861c:	705a      	strb	r2, [r3, #1]
    861e:	709a      	strb	r2, [r3, #2]
    8620:	70da      	strb	r2, [r3, #3]
    8622:	e023      	b.n	866c <setJoinDutyCycleTimer+0x250>
		SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    8624:	4c14      	ldr	r4, [pc, #80]	; (8678 <setJoinDutyCycleTimer+0x25c>)
    8626:	7d23      	ldrb	r3, [r4, #20]
    8628:	7d62      	ldrb	r2, [r4, #21]
    862a:	0212      	lsls	r2, r2, #8
    862c:	431a      	orrs	r2, r3
    862e:	7da3      	ldrb	r3, [r4, #22]
    8630:	041b      	lsls	r3, r3, #16
    8632:	431a      	orrs	r2, r3
    8634:	7de3      	ldrb	r3, [r4, #23]
    8636:	061b      	lsls	r3, r3, #24
    8638:	4313      	orrs	r3, r2
    863a:	7a18      	ldrb	r0, [r3, #8]
    863c:	4b18      	ldr	r3, [pc, #96]	; (86a0 <setJoinDutyCycleTimer+0x284>)
    863e:	4798      	blx	r3
		RegParams.joinDutyCycleTimeout = 0;
    8640:	0023      	movs	r3, r4
    8642:	333e      	adds	r3, #62	; 0x3e
    8644:	2200      	movs	r2, #0
    8646:	701a      	strb	r2, [r3, #0]
    8648:	705a      	strb	r2, [r3, #1]
    864a:	709a      	strb	r2, [r3, #2]
    864c:	70da      	strb	r2, [r3, #3]
		RegParams.pJoinDutyCycleTimer->remainingtime =0;
    864e:	7d23      	ldrb	r3, [r4, #20]
    8650:	7d62      	ldrb	r2, [r4, #21]
    8652:	0212      	lsls	r2, r2, #8
    8654:	431a      	orrs	r2, r3
    8656:	7da3      	ldrb	r3, [r4, #22]
    8658:	041b      	lsls	r3, r3, #16
    865a:	431a      	orrs	r2, r3
    865c:	7de3      	ldrb	r3, [r4, #23]
    865e:	061b      	lsls	r3, r3, #24
    8660:	4313      	orrs	r3, r2
    8662:	2200      	movs	r2, #0
    8664:	711a      	strb	r2, [r3, #4]
    8666:	715a      	strb	r2, [r3, #5]
    8668:	719a      	strb	r2, [r3, #6]
    866a:	71da      	strb	r2, [r3, #7]
}
    866c:	2008      	movs	r0, #8
    866e:	b005      	add	sp, #20
    8670:	bd30      	pop	{r4, r5, pc}
    8672:	46c0      	nop			; (mov r8, r8)
    8674:	00016225 	.word	0x00016225
    8678:	20001408 	.word	0x20001408
    867c:	000003e7 	.word	0x000003e7
    8680:	0000bcfd 	.word	0x0000bcfd
    8684:	0020c49b 	.word	0x0020c49b
    8688:	ffdf3b65 	.word	0xffdf3b65
    868c:	00008f4d 	.word	0x00008f4d
    8690:	7fffffff 	.word	0x7fffffff
    8694:	0000bb65 	.word	0x0000bb65
    8698:	0000270f 	.word	0x0000270f
    869c:	0000bd11 	.word	0x0000bd11
    86a0:	0000be71 	.word	0x0000be71
    86a4:	00012aad 	.word	0x00012aad

000086a8 <setDutyCycleTimer>:
{
    86a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    86aa:	46de      	mov	lr, fp
    86ac:	4657      	mov	r7, sl
    86ae:	464e      	mov	r6, r9
    86b0:	4645      	mov	r5, r8
    86b2:	b5e0      	push	{r5, r6, r7, lr}
    86b4:	b087      	sub	sp, #28
	memcpy(&updateDCTimer,attrInput,sizeof(UpdateDutyCycleTimer_t));
    86b6:	2206      	movs	r2, #6
    86b8:	a804      	add	r0, sp, #16
    86ba:	4bc9      	ldr	r3, [pc, #804]	; (89e0 <setDutyCycleTimer+0x338>)
    86bc:	4798      	blx	r3
    bandId = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].subBandId;
    86be:	49c9      	ldr	r1, [pc, #804]	; (89e4 <setDutyCycleTimer+0x33c>)
    86c0:	7a0b      	ldrb	r3, [r1, #8]
    86c2:	7a4a      	ldrb	r2, [r1, #9]
    86c4:	0212      	lsls	r2, r2, #8
    86c6:	4313      	orrs	r3, r2
    86c8:	7a8a      	ldrb	r2, [r1, #10]
    86ca:	0412      	lsls	r2, r2, #16
    86cc:	431a      	orrs	r2, r3
    86ce:	7acb      	ldrb	r3, [r1, #11]
    86d0:	061b      	lsls	r3, r3, #24
    86d2:	431a      	orrs	r2, r3
    86d4:	232f      	movs	r3, #47	; 0x2f
    86d6:	5cc9      	ldrb	r1, [r1, r3]
    86d8:	004b      	lsls	r3, r1, #1
    86da:	185b      	adds	r3, r3, r1
    86dc:	009b      	lsls	r3, r3, #2
    86de:	189b      	adds	r3, r3, r2
    86e0:	7a1e      	ldrb	r6, [r3, #8]
	if (bandId == 0 && RegParams.band == ISM_JPN923)
    86e2:	2e00      	cmp	r6, #0
    86e4:	d105      	bne.n	86f2 <setDutyCycleTimer+0x4a>
    86e6:	232e      	movs	r3, #46	; 0x2e
    86e8:	4abe      	ldr	r2, [pc, #760]	; (89e4 <setDutyCycleTimer+0x33c>)
    86ea:	5cd3      	ldrb	r3, [r2, r3]
    86ec:	2b05      	cmp	r3, #5
    86ee:	d100      	bne.n	86f2 <setDutyCycleTimer+0x4a>
    86f0:	e162      	b.n	89b8 <setDutyCycleTimer+0x310>
	if(updateDCTimer.joining != 1)
    86f2:	ab04      	add	r3, sp, #16
    86f4:	791b      	ldrb	r3, [r3, #4]
    86f6:	2b00      	cmp	r3, #0
    86f8:	d16a      	bne.n	87d0 <setDutyCycleTimer+0x128>
		RegParams.pSubBandParams[bandId].subBandTimeout = ((uint32_t)updateDCTimer.timeOnAir * ((uint32_t)RegParams.cmnParams.paramsType2.subBandDutyCycle[bandId] - 1));
    86fa:	a904      	add	r1, sp, #16
    86fc:	880a      	ldrh	r2, [r1, #0]
    86fe:	48b9      	ldr	r0, [pc, #740]	; (89e4 <setDutyCycleTimer+0x33c>)
    8700:	7b07      	ldrb	r7, [r0, #12]
    8702:	7b43      	ldrb	r3, [r0, #13]
    8704:	021b      	lsls	r3, r3, #8
    8706:	433b      	orrs	r3, r7
    8708:	7b87      	ldrb	r7, [r0, #14]
    870a:	043f      	lsls	r7, r7, #16
    870c:	431f      	orrs	r7, r3
    870e:	7bc4      	ldrb	r4, [r0, #15]
    8710:	0624      	lsls	r4, r4, #24
    8712:	4327      	orrs	r7, r4
    8714:	0074      	lsls	r4, r6, #1
    8716:	19a4      	adds	r4, r4, r6
    8718:	00a4      	lsls	r4, r4, #2
    871a:	0035      	movs	r5, r6
    871c:	35d4      	adds	r5, #212	; 0xd4
    871e:	006d      	lsls	r5, r5, #1
    8720:	1945      	adds	r5, r0, r5
    8722:	796b      	ldrb	r3, [r5, #5]
    8724:	469c      	mov	ip, r3
    8726:	79ab      	ldrb	r3, [r5, #6]
    8728:	021b      	lsls	r3, r3, #8
    872a:	4665      	mov	r5, ip
    872c:	432b      	orrs	r3, r5
    872e:	3b01      	subs	r3, #1
    8730:	4353      	muls	r3, r2
    8732:	19e4      	adds	r4, r4, r7
    8734:	7223      	strb	r3, [r4, #8]
    8736:	0a1d      	lsrs	r5, r3, #8
    8738:	7265      	strb	r5, [r4, #9]
    873a:	0c1d      	lsrs	r5, r3, #16
    873c:	72a5      	strb	r5, [r4, #10]
    873e:	0e1b      	lsrs	r3, r3, #24
    8740:	72e3      	strb	r3, [r4, #11]
		RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = (uint32_t)updateDCTimer.timeOnAir * ((uint32_t) updateDCTimer.aggDutyCycle - 1);
    8742:	884b      	ldrh	r3, [r1, #2]
    8744:	3b01      	subs	r3, #1
    8746:	435a      	muls	r2, r3
    8748:	23ba      	movs	r3, #186	; 0xba
    874a:	33ff      	adds	r3, #255	; 0xff
    874c:	54c2      	strb	r2, [r0, r3]
    874e:	0a11      	lsrs	r1, r2, #8
    8750:	18c0      	adds	r0, r0, r3
    8752:	7041      	strb	r1, [r0, #1]
    8754:	0c11      	lsrs	r1, r2, #16
    8756:	7081      	strb	r1, [r0, #2]
    8758:	0e12      	lsrs	r2, r2, #24
    875a:	70c2      	strb	r2, [r0, #3]
	if(SwTimerIsRunning(RegParams.pDutyCycleTimer->timerId))
    875c:	49a1      	ldr	r1, [pc, #644]	; (89e4 <setDutyCycleTimer+0x33c>)
    875e:	7c0b      	ldrb	r3, [r1, #16]
    8760:	7c4a      	ldrb	r2, [r1, #17]
    8762:	0212      	lsls	r2, r2, #8
    8764:	431a      	orrs	r2, r3
    8766:	7c8b      	ldrb	r3, [r1, #18]
    8768:	041b      	lsls	r3, r3, #16
    876a:	431a      	orrs	r2, r3
    876c:	7ccb      	ldrb	r3, [r1, #19]
    876e:	061b      	lsls	r3, r3, #24
    8770:	4313      	orrs	r3, r2
    8772:	7918      	ldrb	r0, [r3, #4]
    8774:	4b9c      	ldr	r3, [pc, #624]	; (89e8 <setDutyCycleTimer+0x340>)
    8776:	4798      	blx	r3
    uint32_t delta = 0, minimSubBandTimer = UINT32_MAX, ticks,nextTimer;
    8778:	2300      	movs	r3, #0
    877a:	4699      	mov	r9, r3
	if(SwTimerIsRunning(RegParams.pDutyCycleTimer->timerId))
    877c:	2800      	cmp	r0, #0
    877e:	d136      	bne.n	87ee <setDutyCycleTimer+0x146>
	minimSubBandTimer = RegParams.pSubBandParams[bandId].subBandTimeout;
    8780:	4a98      	ldr	r2, [pc, #608]	; (89e4 <setDutyCycleTimer+0x33c>)
    8782:	7b13      	ldrb	r3, [r2, #12]
    8784:	7b51      	ldrb	r1, [r2, #13]
    8786:	0209      	lsls	r1, r1, #8
    8788:	430b      	orrs	r3, r1
    878a:	7b91      	ldrb	r1, [r2, #14]
    878c:	0409      	lsls	r1, r1, #16
    878e:	4319      	orrs	r1, r3
    8790:	7bd3      	ldrb	r3, [r2, #15]
    8792:	061b      	lsls	r3, r3, #24
    8794:	4319      	orrs	r1, r3
    8796:	0073      	lsls	r3, r6, #1
    8798:	199b      	adds	r3, r3, r6
    879a:	009b      	lsls	r3, r3, #2
    879c:	185b      	adds	r3, r3, r1
    879e:	7a18      	ldrb	r0, [r3, #8]
    87a0:	7a59      	ldrb	r1, [r3, #9]
    87a2:	0209      	lsls	r1, r1, #8
    87a4:	4301      	orrs	r1, r0
    87a6:	7a98      	ldrb	r0, [r3, #10]
    87a8:	0400      	lsls	r0, r0, #16
    87aa:	4301      	orrs	r1, r0
    87ac:	7ad8      	ldrb	r0, [r3, #11]
    87ae:	0600      	lsls	r0, r0, #24
    87b0:	4308      	orrs	r0, r1
    87b2:	9003      	str	r0, [sp, #12]
	for(i = 0; i < RegParams.maxSubBands; i++)
    87b4:	2329      	movs	r3, #41	; 0x29
    87b6:	5cd3      	ldrb	r3, [r2, r3]
    87b8:	2b00      	cmp	r3, #0
    87ba:	d100      	bne.n	87be <setDutyCycleTimer+0x116>
    87bc:	e09c      	b.n	88f8 <setDutyCycleTimer+0x250>
    87be:	2200      	movs	r2, #0
		if((i != bandId) && (RegParams.pSubBandParams[i].subBandTimeout != 0))
    87c0:	4d88      	ldr	r5, [pc, #544]	; (89e4 <setDutyCycleTimer+0x33c>)
			if(RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer && RegParams.pSubBandParams[i].subBandTimeout != 0)
    87c2:	002f      	movs	r7, r5
				RegParams.pSubBandParams[i].subBandTimeout = 0;
    87c4:	2300      	movs	r3, #0
    87c6:	469a      	mov	sl, r3
	for(i = 0; i < RegParams.maxSubBands; i++)
    87c8:	46a8      	mov	r8, r5
    87ca:	2329      	movs	r3, #41	; 0x29
    87cc:	469c      	mov	ip, r3
    87ce:	e051      	b.n	8874 <setDutyCycleTimer+0x1cc>
		RegParams.joinDutyCycleTimeout = (uint32_t)updateDCTimer.timeOnAir * ((uint32_t) updateDCTimer.aggDutyCycle - 1);
    87d0:	a904      	add	r1, sp, #16
    87d2:	884a      	ldrh	r2, [r1, #2]
    87d4:	3a01      	subs	r2, #1
    87d6:	880b      	ldrh	r3, [r1, #0]
    87d8:	4353      	muls	r3, r2
    87da:	4a82      	ldr	r2, [pc, #520]	; (89e4 <setDutyCycleTimer+0x33c>)
    87dc:	323e      	adds	r2, #62	; 0x3e
    87de:	7013      	strb	r3, [r2, #0]
    87e0:	0a19      	lsrs	r1, r3, #8
    87e2:	7051      	strb	r1, [r2, #1]
    87e4:	0c19      	lsrs	r1, r3, #16
    87e6:	7091      	strb	r1, [r2, #2]
    87e8:	0e1b      	lsrs	r3, r3, #24
    87ea:	70d3      	strb	r3, [r2, #3]
    87ec:	e7b6      	b.n	875c <setDutyCycleTimer+0xb4>
		SwTimerStop(RegParams.pDutyCycleTimer->timerId);
    87ee:	4c7d      	ldr	r4, [pc, #500]	; (89e4 <setDutyCycleTimer+0x33c>)
    87f0:	7c23      	ldrb	r3, [r4, #16]
    87f2:	7c62      	ldrb	r2, [r4, #17]
    87f4:	0212      	lsls	r2, r2, #8
    87f6:	431a      	orrs	r2, r3
    87f8:	7ca3      	ldrb	r3, [r4, #18]
    87fa:	041b      	lsls	r3, r3, #16
    87fc:	431a      	orrs	r2, r3
    87fe:	7ce3      	ldrb	r3, [r4, #19]
    8800:	061b      	lsls	r3, r3, #24
    8802:	4313      	orrs	r3, r2
    8804:	7918      	ldrb	r0, [r3, #4]
    8806:	4b79      	ldr	r3, [pc, #484]	; (89ec <setDutyCycleTimer+0x344>)
    8808:	4798      	blx	r3
		ticks = SwTimerReadValue(RegParams.pDutyCycleTimer->timerId);
    880a:	7c23      	ldrb	r3, [r4, #16]
    880c:	7c62      	ldrb	r2, [r4, #17]
    880e:	0212      	lsls	r2, r2, #8
    8810:	431a      	orrs	r2, r3
    8812:	7ca3      	ldrb	r3, [r4, #18]
    8814:	041b      	lsls	r3, r3, #16
    8816:	431a      	orrs	r2, r3
    8818:	7ce3      	ldrb	r3, [r4, #19]
    881a:	061b      	lsls	r3, r3, #24
    881c:	4313      	orrs	r3, r2
    881e:	7918      	ldrb	r0, [r3, #4]
    8820:	4b73      	ldr	r3, [pc, #460]	; (89f0 <setDutyCycleTimer+0x348>)
    8822:	4798      	blx	r3
		delta = RegParams.pDutyCycleTimer->lastTimerValue - US_TO_MS(ticks);
    8824:	7c23      	ldrb	r3, [r4, #16]
    8826:	7c62      	ldrb	r2, [r4, #17]
    8828:	0212      	lsls	r2, r2, #8
    882a:	431a      	orrs	r2, r3
    882c:	7ca3      	ldrb	r3, [r4, #18]
    882e:	041b      	lsls	r3, r3, #16
    8830:	431a      	orrs	r2, r3
    8832:	7ce3      	ldrb	r3, [r4, #19]
    8834:	061b      	lsls	r3, r3, #24
    8836:	4313      	orrs	r3, r2
    8838:	781c      	ldrb	r4, [r3, #0]
    883a:	785a      	ldrb	r2, [r3, #1]
    883c:	0212      	lsls	r2, r2, #8
    883e:	4322      	orrs	r2, r4
    8840:	789c      	ldrb	r4, [r3, #2]
    8842:	0424      	lsls	r4, r4, #16
    8844:	4322      	orrs	r2, r4
    8846:	78dc      	ldrb	r4, [r3, #3]
    8848:	0624      	lsls	r4, r4, #24
    884a:	4314      	orrs	r4, r2
    884c:	21fa      	movs	r1, #250	; 0xfa
    884e:	0089      	lsls	r1, r1, #2
    8850:	4b68      	ldr	r3, [pc, #416]	; (89f4 <setDutyCycleTimer+0x34c>)
    8852:	4798      	blx	r3
    8854:	1a23      	subs	r3, r4, r0
    8856:	4699      	mov	r9, r3
    8858:	e792      	b.n	8780 <setDutyCycleTimer+0xd8>
				RegParams.pSubBandParams[i].subBandTimeout = 0;
    885a:	4651      	mov	r1, sl
    885c:	7219      	strb	r1, [r3, #8]
    885e:	7259      	strb	r1, [r3, #9]
    8860:	7299      	strb	r1, [r3, #10]
    8862:	72d9      	strb	r1, [r3, #11]
    8864:	e02c      	b.n	88c0 <setDutyCycleTimer+0x218>
	for(i = 0; i < RegParams.maxSubBands; i++)
    8866:	3201      	adds	r2, #1
    8868:	b2d2      	uxtb	r2, r2
    886a:	4643      	mov	r3, r8
    886c:	4661      	mov	r1, ip
    886e:	5c5b      	ldrb	r3, [r3, r1]
    8870:	4293      	cmp	r3, r2
    8872:	d941      	bls.n	88f8 <setDutyCycleTimer+0x250>
		if((i != bandId) && (RegParams.pSubBandParams[i].subBandTimeout != 0))
    8874:	4296      	cmp	r6, r2
    8876:	d0f6      	beq.n	8866 <setDutyCycleTimer+0x1be>
    8878:	0054      	lsls	r4, r2, #1
    887a:	18a4      	adds	r4, r4, r2
    887c:	00a4      	lsls	r4, r4, #2
    887e:	7b2b      	ldrb	r3, [r5, #12]
    8880:	7b69      	ldrb	r1, [r5, #13]
    8882:	0209      	lsls	r1, r1, #8
    8884:	4319      	orrs	r1, r3
    8886:	7bab      	ldrb	r3, [r5, #14]
    8888:	041b      	lsls	r3, r3, #16
    888a:	4319      	orrs	r1, r3
    888c:	7beb      	ldrb	r3, [r5, #15]
    888e:	061b      	lsls	r3, r3, #24
    8890:	430b      	orrs	r3, r1
    8892:	191b      	adds	r3, r3, r4
    8894:	7a18      	ldrb	r0, [r3, #8]
    8896:	7a59      	ldrb	r1, [r3, #9]
    8898:	0209      	lsls	r1, r1, #8
    889a:	4301      	orrs	r1, r0
    889c:	7a98      	ldrb	r0, [r3, #10]
    889e:	0400      	lsls	r0, r0, #16
    88a0:	4308      	orrs	r0, r1
    88a2:	7ad9      	ldrb	r1, [r3, #11]
    88a4:	0609      	lsls	r1, r1, #24
    88a6:	4301      	orrs	r1, r0
    88a8:	d0dd      	beq.n	8866 <setDutyCycleTimer+0x1be>
			if(RegParams.pSubBandParams[i].subBandTimeout > delta)
    88aa:	4589      	cmp	r9, r1
    88ac:	d2d5      	bcs.n	885a <setDutyCycleTimer+0x1b2>
				          RegParams.pSubBandParams[i].subBandTimeout - delta;
    88ae:	4648      	mov	r0, r9
    88b0:	1a09      	subs	r1, r1, r0
				RegParams.pSubBandParams[i].subBandTimeout = 
    88b2:	7219      	strb	r1, [r3, #8]
    88b4:	0a08      	lsrs	r0, r1, #8
    88b6:	7258      	strb	r0, [r3, #9]
    88b8:	0c08      	lsrs	r0, r1, #16
    88ba:	7298      	strb	r0, [r3, #10]
    88bc:	0e09      	lsrs	r1, r1, #24
    88be:	72d9      	strb	r1, [r3, #11]
			if(RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer && RegParams.pSubBandParams[i].subBandTimeout != 0)
    88c0:	7b3b      	ldrb	r3, [r7, #12]
    88c2:	7b79      	ldrb	r1, [r7, #13]
    88c4:	0209      	lsls	r1, r1, #8
    88c6:	4319      	orrs	r1, r3
    88c8:	7bbb      	ldrb	r3, [r7, #14]
    88ca:	041b      	lsls	r3, r3, #16
    88cc:	4319      	orrs	r1, r3
    88ce:	7bfb      	ldrb	r3, [r7, #15]
    88d0:	061b      	lsls	r3, r3, #24
    88d2:	430b      	orrs	r3, r1
    88d4:	191c      	adds	r4, r3, r4
    88d6:	7a23      	ldrb	r3, [r4, #8]
    88d8:	7a61      	ldrb	r1, [r4, #9]
    88da:	0209      	lsls	r1, r1, #8
    88dc:	4319      	orrs	r1, r3
    88de:	7aa3      	ldrb	r3, [r4, #10]
    88e0:	041b      	lsls	r3, r3, #16
    88e2:	4319      	orrs	r1, r3
    88e4:	7ae3      	ldrb	r3, [r4, #11]
    88e6:	061b      	lsls	r3, r3, #24
    88e8:	430b      	orrs	r3, r1
    88ea:	9903      	ldr	r1, [sp, #12]
    88ec:	428b      	cmp	r3, r1
    88ee:	d8ba      	bhi.n	8866 <setDutyCycleTimer+0x1be>
    88f0:	2b00      	cmp	r3, #0
    88f2:	d0b8      	beq.n	8866 <setDutyCycleTimer+0x1be>
				minimSubBandTimer = RegParams.pSubBandParams[i].subBandTimeout;
    88f4:	9303      	str	r3, [sp, #12]
    88f6:	e7b6      	b.n	8866 <setDutyCycleTimer+0x1be>
	if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout != 0)
    88f8:	493a      	ldr	r1, [pc, #232]	; (89e4 <setDutyCycleTimer+0x33c>)
    88fa:	23ba      	movs	r3, #186	; 0xba
    88fc:	33ff      	adds	r3, #255	; 0xff
    88fe:	5ccb      	ldrb	r3, [r1, r3]
    8900:	22dd      	movs	r2, #221	; 0xdd
    8902:	0052      	lsls	r2, r2, #1
    8904:	5c8a      	ldrb	r2, [r1, r2]
    8906:	0212      	lsls	r2, r2, #8
    8908:	431a      	orrs	r2, r3
    890a:	23bc      	movs	r3, #188	; 0xbc
    890c:	33ff      	adds	r3, #255	; 0xff
    890e:	5ccb      	ldrb	r3, [r1, r3]
    8910:	041b      	lsls	r3, r3, #16
    8912:	431a      	orrs	r2, r3
    8914:	23de      	movs	r3, #222	; 0xde
    8916:	005b      	lsls	r3, r3, #1
    8918:	5ccb      	ldrb	r3, [r1, r3]
    891a:	061b      	lsls	r3, r3, #24
    891c:	4313      	orrs	r3, r2
    891e:	d00f      	beq.n	8940 <setDutyCycleTimer+0x298>
		if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout > delta)
    8920:	4599      	cmp	r9, r3
    8922:	d251      	bcs.n	89c8 <setDutyCycleTimer+0x320>
			RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout - delta;
    8924:	000a      	movs	r2, r1
    8926:	4649      	mov	r1, r9
    8928:	1a5b      	subs	r3, r3, r1
    892a:	21ba      	movs	r1, #186	; 0xba
    892c:	31ff      	adds	r1, #255	; 0xff
    892e:	5453      	strb	r3, [r2, r1]
    8930:	0a19      	lsrs	r1, r3, #8
    8932:	32ba      	adds	r2, #186	; 0xba
    8934:	32ff      	adds	r2, #255	; 0xff
    8936:	7051      	strb	r1, [r2, #1]
    8938:	0c19      	lsrs	r1, r3, #16
    893a:	7091      	strb	r1, [r2, #2]
    893c:	0e1b      	lsrs	r3, r3, #24
    893e:	70d3      	strb	r3, [r2, #3]
		if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout >= minimSubBandTimer)
    8940:	4a28      	ldr	r2, [pc, #160]	; (89e4 <setDutyCycleTimer+0x33c>)
    8942:	23ba      	movs	r3, #186	; 0xba
    8944:	33ff      	adds	r3, #255	; 0xff
    8946:	5cd1      	ldrb	r1, [r2, r3]
    8948:	3301      	adds	r3, #1
    894a:	5cd3      	ldrb	r3, [r2, r3]
    894c:	021b      	lsls	r3, r3, #8
    894e:	430b      	orrs	r3, r1
    8950:	21bc      	movs	r1, #188	; 0xbc
    8952:	31ff      	adds	r1, #255	; 0xff
    8954:	5c51      	ldrb	r1, [r2, r1]
    8956:	0409      	lsls	r1, r1, #16
    8958:	430b      	orrs	r3, r1
    895a:	21de      	movs	r1, #222	; 0xde
    895c:	0049      	lsls	r1, r1, #1
    895e:	5c51      	ldrb	r1, [r2, r1]
    8960:	0609      	lsls	r1, r1, #24
    8962:	4319      	orrs	r1, r3
    8964:	9a03      	ldr	r2, [sp, #12]
    8966:	4291      	cmp	r1, r2
    8968:	d200      	bcs.n	896c <setDutyCycleTimer+0x2c4>
    896a:	0011      	movs	r1, r2
		RegParams.pDutyCycleTimer->lastTimerValue = nextTimer;
    896c:	4b1d      	ldr	r3, [pc, #116]	; (89e4 <setDutyCycleTimer+0x33c>)
    896e:	7c1a      	ldrb	r2, [r3, #16]
    8970:	7c58      	ldrb	r0, [r3, #17]
    8972:	0200      	lsls	r0, r0, #8
    8974:	4310      	orrs	r0, r2
    8976:	7c9a      	ldrb	r2, [r3, #18]
    8978:	0412      	lsls	r2, r2, #16
    897a:	4310      	orrs	r0, r2
    897c:	7cda      	ldrb	r2, [r3, #19]
    897e:	0612      	lsls	r2, r2, #24
    8980:	4302      	orrs	r2, r0
    8982:	7011      	strb	r1, [r2, #0]
    8984:	0a08      	lsrs	r0, r1, #8
    8986:	7050      	strb	r0, [r2, #1]
    8988:	0c08      	lsrs	r0, r1, #16
    898a:	7090      	strb	r0, [r2, #2]
    898c:	0e08      	lsrs	r0, r1, #24
    898e:	70d0      	strb	r0, [r2, #3]
		SwTimerStart (RegParams.pDutyCycleTimer->timerId, MS_TO_US(nextTimer), SW_TIMEOUT_RELATIVE, (void *)DutyCycleCallback, NULL);
    8990:	22fa      	movs	r2, #250	; 0xfa
    8992:	0092      	lsls	r2, r2, #2
    8994:	4351      	muls	r1, r2
    8996:	7c18      	ldrb	r0, [r3, #16]
    8998:	7c5a      	ldrb	r2, [r3, #17]
    899a:	0212      	lsls	r2, r2, #8
    899c:	4310      	orrs	r0, r2
    899e:	7c9a      	ldrb	r2, [r3, #18]
    89a0:	0412      	lsls	r2, r2, #16
    89a2:	4302      	orrs	r2, r0
    89a4:	7cdb      	ldrb	r3, [r3, #19]
    89a6:	061b      	lsls	r3, r3, #24
    89a8:	4313      	orrs	r3, r2
    89aa:	7918      	ldrb	r0, [r3, #4]
    89ac:	2300      	movs	r3, #0
    89ae:	9300      	str	r3, [sp, #0]
    89b0:	4b11      	ldr	r3, [pc, #68]	; (89f8 <setDutyCycleTimer+0x350>)
    89b2:	2200      	movs	r2, #0
    89b4:	4c11      	ldr	r4, [pc, #68]	; (89fc <setDutyCycleTimer+0x354>)
    89b6:	47a0      	blx	r4
}
    89b8:	2008      	movs	r0, #8
    89ba:	b007      	add	sp, #28
    89bc:	bc3c      	pop	{r2, r3, r4, r5}
    89be:	4690      	mov	r8, r2
    89c0:	4699      	mov	r9, r3
    89c2:	46a2      	mov	sl, r4
    89c4:	46ab      	mov	fp, r5
    89c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = 0;
    89c8:	4b06      	ldr	r3, [pc, #24]	; (89e4 <setDutyCycleTimer+0x33c>)
    89ca:	2100      	movs	r1, #0
    89cc:	22ba      	movs	r2, #186	; 0xba
    89ce:	32ff      	adds	r2, #255	; 0xff
    89d0:	5499      	strb	r1, [r3, r2]
    89d2:	189b      	adds	r3, r3, r2
    89d4:	2200      	movs	r2, #0
    89d6:	705a      	strb	r2, [r3, #1]
    89d8:	709a      	strb	r2, [r3, #2]
    89da:	70da      	strb	r2, [r3, #3]
    89dc:	e7b0      	b.n	8940 <setDutyCycleTimer+0x298>
    89de:	46c0      	nop			; (mov r8, r8)
    89e0:	00016225 	.word	0x00016225
    89e4:	20001408 	.word	0x20001408
    89e8:	0000bcfd 	.word	0x0000bcfd
    89ec:	0000be71 	.word	0x0000be71
    89f0:	0000bd11 	.word	0x0000bd11
    89f4:	00012aad 	.word	0x00012aad
    89f8:	00008a01 	.word	0x00008a01
    89fc:	0000bb65 	.word	0x0000bb65

00008a00 <DutyCycleCallback>:
{
    8a00:	b5f0      	push	{r4, r5, r6, r7, lr}
    8a02:	46de      	mov	lr, fp
    8a04:	4657      	mov	r7, sl
    8a06:	464e      	mov	r6, r9
    8a08:	4645      	mov	r5, r8
    8a0a:	b5e0      	push	{r5, r6, r7, lr}
    8a0c:	b087      	sub	sp, #28
	uint32_t DutyCycleTimeout = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout;
    8a0e:	4980      	ldr	r1, [pc, #512]	; (8c10 <DutyCycleCallback+0x210>)
    8a10:	23ba      	movs	r3, #186	; 0xba
    8a12:	33ff      	adds	r3, #255	; 0xff
    8a14:	5cca      	ldrb	r2, [r1, r3]
    8a16:	3301      	adds	r3, #1
    8a18:	5ccb      	ldrb	r3, [r1, r3]
    8a1a:	021b      	lsls	r3, r3, #8
    8a1c:	431a      	orrs	r2, r3
    8a1e:	23bc      	movs	r3, #188	; 0xbc
    8a20:	33ff      	adds	r3, #255	; 0xff
    8a22:	5ccb      	ldrb	r3, [r1, r3]
    8a24:	041b      	lsls	r3, r3, #16
    8a26:	4313      	orrs	r3, r2
    8a28:	22de      	movs	r2, #222	; 0xde
    8a2a:	0052      	lsls	r2, r2, #1
    8a2c:	5c8a      	ldrb	r2, [r1, r2]
    8a2e:	0612      	lsls	r2, r2, #24
    8a30:	431a      	orrs	r2, r3
    8a32:	9205      	str	r2, [sp, #20]
    for (i=0; i < RegParams.maxSubBands; i++)
    8a34:	2329      	movs	r3, #41	; 0x29
    8a36:	5ccb      	ldrb	r3, [r1, r3]
    8a38:	2b00      	cmp	r3, #0
    8a3a:	d100      	bne.n	8a3e <DutyCycleCallback+0x3e>
    8a3c:	e0df      	b.n	8bfe <DutyCycleCallback+0x1fe>
    8a3e:	2600      	movs	r6, #0
    8a40:	2300      	movs	r3, #0
    8a42:	9304      	str	r3, [sp, #16]
    8a44:	3b01      	subs	r3, #1
    8a46:	9303      	str	r3, [sp, #12]
        if (( RegParams.pSubBandParams[i].subBandTimeout != 0 ))
    8a48:	000f      	movs	r7, r1
            if ( RegParams.pSubBandParams[i].subBandTimeout > RegParams.pDutyCycleTimer->lastTimerValue )
    8a4a:	4688      	mov	r8, r1
            if ( (RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer) && (RegParams.pSubBandParams[i].subBandTimeout != 0) )
    8a4c:	468c      	mov	ip, r1
                RegParams.pSubBandParams[i].subBandTimeout = 0;
    8a4e:	2300      	movs	r3, #0
    8a50:	469b      	mov	fp, r3
    for (i=0; i < RegParams.maxSubBands; i++)
    8a52:	468a      	mov	sl, r1
    8a54:	2329      	movs	r3, #41	; 0x29
    8a56:	4699      	mov	r9, r3
    8a58:	e00c      	b.n	8a74 <DutyCycleCallback+0x74>
                RegParams.pSubBandParams[i].subBandTimeout = 0;
    8a5a:	465a      	mov	r2, fp
    8a5c:	721a      	strb	r2, [r3, #8]
    8a5e:	725a      	strb	r2, [r3, #9]
    8a60:	729a      	strb	r2, [r3, #10]
    8a62:	72da      	strb	r2, [r3, #11]
    8a64:	e03f      	b.n	8ae6 <DutyCycleCallback+0xe6>
    for (i=0; i < RegParams.maxSubBands; i++)
    8a66:	3601      	adds	r6, #1
    8a68:	b2f6      	uxtb	r6, r6
    8a6a:	4653      	mov	r3, sl
    8a6c:	464a      	mov	r2, r9
    8a6e:	5c9b      	ldrb	r3, [r3, r2]
    8a70:	42b3      	cmp	r3, r6
    8a72:	d95a      	bls.n	8b2a <DutyCycleCallback+0x12a>
        if (( RegParams.pSubBandParams[i].subBandTimeout != 0 ))
    8a74:	0071      	lsls	r1, r6, #1
    8a76:	1989      	adds	r1, r1, r6
    8a78:	0089      	lsls	r1, r1, #2
    8a7a:	7b3b      	ldrb	r3, [r7, #12]
    8a7c:	7b7a      	ldrb	r2, [r7, #13]
    8a7e:	0212      	lsls	r2, r2, #8
    8a80:	431a      	orrs	r2, r3
    8a82:	7bbb      	ldrb	r3, [r7, #14]
    8a84:	041b      	lsls	r3, r3, #16
    8a86:	431a      	orrs	r2, r3
    8a88:	7bfb      	ldrb	r3, [r7, #15]
    8a8a:	061b      	lsls	r3, r3, #24
    8a8c:	4313      	orrs	r3, r2
    8a8e:	185b      	adds	r3, r3, r1
    8a90:	7a1a      	ldrb	r2, [r3, #8]
    8a92:	7a58      	ldrb	r0, [r3, #9]
    8a94:	0200      	lsls	r0, r0, #8
    8a96:	4310      	orrs	r0, r2
    8a98:	7a9a      	ldrb	r2, [r3, #10]
    8a9a:	0412      	lsls	r2, r2, #16
    8a9c:	4310      	orrs	r0, r2
    8a9e:	7ada      	ldrb	r2, [r3, #11]
    8aa0:	0612      	lsls	r2, r2, #24
    8aa2:	4302      	orrs	r2, r0
    8aa4:	d0df      	beq.n	8a66 <DutyCycleCallback+0x66>
            if ( RegParams.pSubBandParams[i].subBandTimeout > RegParams.pDutyCycleTimer->lastTimerValue )
    8aa6:	4640      	mov	r0, r8
    8aa8:	7c05      	ldrb	r5, [r0, #16]
    8aaa:	7c44      	ldrb	r4, [r0, #17]
    8aac:	0224      	lsls	r4, r4, #8
    8aae:	4325      	orrs	r5, r4
    8ab0:	7c80      	ldrb	r0, [r0, #18]
    8ab2:	0400      	lsls	r0, r0, #16
    8ab4:	4305      	orrs	r5, r0
    8ab6:	4640      	mov	r0, r8
    8ab8:	7cc0      	ldrb	r0, [r0, #19]
    8aba:	0600      	lsls	r0, r0, #24
    8abc:	4328      	orrs	r0, r5
    8abe:	7804      	ldrb	r4, [r0, #0]
    8ac0:	7845      	ldrb	r5, [r0, #1]
    8ac2:	022d      	lsls	r5, r5, #8
    8ac4:	4325      	orrs	r5, r4
    8ac6:	7884      	ldrb	r4, [r0, #2]
    8ac8:	0424      	lsls	r4, r4, #16
    8aca:	4325      	orrs	r5, r4
    8acc:	78c4      	ldrb	r4, [r0, #3]
    8ace:	0624      	lsls	r4, r4, #24
    8ad0:	432c      	orrs	r4, r5
    8ad2:	42a2      	cmp	r2, r4
    8ad4:	d9c1      	bls.n	8a5a <DutyCycleCallback+0x5a>
                RegParams.pSubBandParams[i].subBandTimeout = RegParams.pSubBandParams[i].subBandTimeout - RegParams.pDutyCycleTimer->lastTimerValue;
    8ad6:	1b12      	subs	r2, r2, r4
    8ad8:	721a      	strb	r2, [r3, #8]
    8ada:	0a10      	lsrs	r0, r2, #8
    8adc:	7258      	strb	r0, [r3, #9]
    8ade:	0c10      	lsrs	r0, r2, #16
    8ae0:	7298      	strb	r0, [r3, #10]
    8ae2:	0e12      	lsrs	r2, r2, #24
    8ae4:	72da      	strb	r2, [r3, #11]
            if ( (RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer) && (RegParams.pSubBandParams[i].subBandTimeout != 0) )
    8ae6:	4663      	mov	r3, ip
    8ae8:	7b1b      	ldrb	r3, [r3, #12]
    8aea:	4662      	mov	r2, ip
    8aec:	7b52      	ldrb	r2, [r2, #13]
    8aee:	0212      	lsls	r2, r2, #8
    8af0:	431a      	orrs	r2, r3
    8af2:	4663      	mov	r3, ip
    8af4:	7b9b      	ldrb	r3, [r3, #14]
    8af6:	041b      	lsls	r3, r3, #16
    8af8:	431a      	orrs	r2, r3
    8afa:	4663      	mov	r3, ip
    8afc:	7bdb      	ldrb	r3, [r3, #15]
    8afe:	061b      	lsls	r3, r3, #24
    8b00:	4313      	orrs	r3, r2
    8b02:	1859      	adds	r1, r3, r1
    8b04:	7a0b      	ldrb	r3, [r1, #8]
    8b06:	7a4a      	ldrb	r2, [r1, #9]
    8b08:	0212      	lsls	r2, r2, #8
    8b0a:	431a      	orrs	r2, r3
    8b0c:	7a8b      	ldrb	r3, [r1, #10]
    8b0e:	041b      	lsls	r3, r3, #16
    8b10:	431a      	orrs	r2, r3
    8b12:	7acb      	ldrb	r3, [r1, #11]
    8b14:	061b      	lsls	r3, r3, #24
    8b16:	4313      	orrs	r3, r2
    8b18:	9a03      	ldr	r2, [sp, #12]
    8b1a:	4293      	cmp	r3, r2
    8b1c:	d8a3      	bhi.n	8a66 <DutyCycleCallback+0x66>
    8b1e:	2b00      	cmp	r3, #0
    8b20:	d0a1      	beq.n	8a66 <DutyCycleCallback+0x66>
                minimSubBandTimer  = RegParams.pSubBandParams[i].subBandTimeout;
    8b22:	9303      	str	r3, [sp, #12]
                found = 1;
    8b24:	2301      	movs	r3, #1
    8b26:	9304      	str	r3, [sp, #16]
    8b28:	e79d      	b.n	8a66 <DutyCycleCallback+0x66>
    if (( DutyCycleTimeout != 0 ))
    8b2a:	9b05      	ldr	r3, [sp, #20]
    8b2c:	2b00      	cmp	r3, #0
    8b2e:	d031      	beq.n	8b94 <DutyCycleCallback+0x194>
	    if (DutyCycleTimeout > RegParams.pDutyCycleTimer->lastTimerValue)
    8b30:	4937      	ldr	r1, [pc, #220]	; (8c10 <DutyCycleCallback+0x210>)
    8b32:	7c0b      	ldrb	r3, [r1, #16]
    8b34:	7c4a      	ldrb	r2, [r1, #17]
    8b36:	0212      	lsls	r2, r2, #8
    8b38:	431a      	orrs	r2, r3
    8b3a:	7c8b      	ldrb	r3, [r1, #18]
    8b3c:	041b      	lsls	r3, r3, #16
    8b3e:	431a      	orrs	r2, r3
    8b40:	7ccb      	ldrb	r3, [r1, #19]
    8b42:	061b      	lsls	r3, r3, #24
    8b44:	4313      	orrs	r3, r2
    8b46:	7819      	ldrb	r1, [r3, #0]
    8b48:	785a      	ldrb	r2, [r3, #1]
    8b4a:	0212      	lsls	r2, r2, #8
    8b4c:	430a      	orrs	r2, r1
    8b4e:	7899      	ldrb	r1, [r3, #2]
    8b50:	0409      	lsls	r1, r1, #16
    8b52:	430a      	orrs	r2, r1
    8b54:	78d9      	ldrb	r1, [r3, #3]
    8b56:	0609      	lsls	r1, r1, #24
    8b58:	4311      	orrs	r1, r2
    8b5a:	9a05      	ldr	r2, [sp, #20]
    8b5c:	428a      	cmp	r2, r1
    8b5e:	d90f      	bls.n	8b80 <DutyCycleCallback+0x180>
		    RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = DutyCycleTimeout - RegParams.pDutyCycleTimer->lastTimerValue;
    8b60:	1a51      	subs	r1, r2, r1
    8b62:	4b2b      	ldr	r3, [pc, #172]	; (8c10 <DutyCycleCallback+0x210>)
    8b64:	22ba      	movs	r2, #186	; 0xba
    8b66:	32ff      	adds	r2, #255	; 0xff
    8b68:	5499      	strb	r1, [r3, r2]
    8b6a:	0a0a      	lsrs	r2, r1, #8
    8b6c:	33ba      	adds	r3, #186	; 0xba
    8b6e:	33ff      	adds	r3, #255	; 0xff
    8b70:	705a      	strb	r2, [r3, #1]
    8b72:	0c0a      	lsrs	r2, r1, #16
    8b74:	709a      	strb	r2, [r3, #2]
    8b76:	0e0a      	lsrs	r2, r1, #24
    8b78:	70da      	strb	r2, [r3, #3]
		if(DutyCycleTimeout)
    8b7a:	2900      	cmp	r1, #0
    8b7c:	d10e      	bne.n	8b9c <DutyCycleCallback+0x19c>
    8b7e:	e009      	b.n	8b94 <DutyCycleCallback+0x194>
		    RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = 0;
    8b80:	4b23      	ldr	r3, [pc, #140]	; (8c10 <DutyCycleCallback+0x210>)
    8b82:	2100      	movs	r1, #0
    8b84:	22ba      	movs	r2, #186	; 0xba
    8b86:	32ff      	adds	r2, #255	; 0xff
    8b88:	5499      	strb	r1, [r3, r2]
    8b8a:	189b      	adds	r3, r3, r2
    8b8c:	2200      	movs	r2, #0
    8b8e:	705a      	strb	r2, [r3, #1]
    8b90:	709a      	strb	r2, [r3, #2]
    8b92:	70da      	strb	r2, [r3, #3]
    if ( found == 1 )
    8b94:	9b04      	ldr	r3, [sp, #16]
    8b96:	2b00      	cmp	r3, #0
    8b98:	d02a      	beq.n	8bf0 <DutyCycleCallback+0x1f0>
    8b9a:	2100      	movs	r1, #0
    8b9c:	9a03      	ldr	r2, [sp, #12]
    8b9e:	4291      	cmp	r1, r2
    8ba0:	d200      	bcs.n	8ba4 <DutyCycleCallback+0x1a4>
    8ba2:	0011      	movs	r1, r2
        RegParams.pDutyCycleTimer->lastTimerValue = nextTimer;
    8ba4:	4b1a      	ldr	r3, [pc, #104]	; (8c10 <DutyCycleCallback+0x210>)
    8ba6:	7c1a      	ldrb	r2, [r3, #16]
    8ba8:	7c58      	ldrb	r0, [r3, #17]
    8baa:	0200      	lsls	r0, r0, #8
    8bac:	4310      	orrs	r0, r2
    8bae:	7c9a      	ldrb	r2, [r3, #18]
    8bb0:	0412      	lsls	r2, r2, #16
    8bb2:	4310      	orrs	r0, r2
    8bb4:	7cda      	ldrb	r2, [r3, #19]
    8bb6:	0612      	lsls	r2, r2, #24
    8bb8:	4302      	orrs	r2, r0
    8bba:	7011      	strb	r1, [r2, #0]
    8bbc:	0a08      	lsrs	r0, r1, #8
    8bbe:	7050      	strb	r0, [r2, #1]
    8bc0:	0c08      	lsrs	r0, r1, #16
    8bc2:	7090      	strb	r0, [r2, #2]
    8bc4:	0e08      	lsrs	r0, r1, #24
    8bc6:	70d0      	strb	r0, [r2, #3]
		SwTimerStart (RegParams.pDutyCycleTimer->timerId, MS_TO_US(nextTimer), SW_TIMEOUT_RELATIVE, (void *)DutyCycleCallback, NULL);
    8bc8:	22fa      	movs	r2, #250	; 0xfa
    8bca:	0092      	lsls	r2, r2, #2
    8bcc:	4351      	muls	r1, r2
    8bce:	7c18      	ldrb	r0, [r3, #16]
    8bd0:	7c5a      	ldrb	r2, [r3, #17]
    8bd2:	0212      	lsls	r2, r2, #8
    8bd4:	4310      	orrs	r0, r2
    8bd6:	7c9a      	ldrb	r2, [r3, #18]
    8bd8:	0412      	lsls	r2, r2, #16
    8bda:	4302      	orrs	r2, r0
    8bdc:	7cdb      	ldrb	r3, [r3, #19]
    8bde:	061b      	lsls	r3, r3, #24
    8be0:	4313      	orrs	r3, r2
    8be2:	7918      	ldrb	r0, [r3, #4]
    8be4:	2300      	movs	r3, #0
    8be6:	9300      	str	r3, [sp, #0]
    8be8:	4b0a      	ldr	r3, [pc, #40]	; (8c14 <DutyCycleCallback+0x214>)
    8bea:	2200      	movs	r2, #0
    8bec:	4c0a      	ldr	r4, [pc, #40]	; (8c18 <DutyCycleCallback+0x218>)
    8bee:	47a0      	blx	r4
}
    8bf0:	b007      	add	sp, #28
    8bf2:	bc3c      	pop	{r2, r3, r4, r5}
    8bf4:	4690      	mov	r8, r2
    8bf6:	4699      	mov	r9, r3
    8bf8:	46a2      	mov	sl, r4
    8bfa:	46ab      	mov	fp, r5
    8bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (( DutyCycleTimeout != 0 ))
    8bfe:	9b05      	ldr	r3, [sp, #20]
    8c00:	2b00      	cmp	r3, #0
    8c02:	d0f5      	beq.n	8bf0 <DutyCycleCallback+0x1f0>
    bool found = 0;
    8c04:	2300      	movs	r3, #0
    8c06:	9304      	str	r3, [sp, #16]
    uint32_t minimSubBandTimer = UINT32_MAX;
    8c08:	3b01      	subs	r3, #1
    8c0a:	9303      	str	r3, [sp, #12]
    8c0c:	e790      	b.n	8b30 <DutyCycleCallback+0x130>
    8c0e:	46c0      	nop			; (mov r8, r8)
    8c10:	20001408 	.word	0x20001408
    8c14:	00008a01 	.word	0x00008a01
    8c18:	0000bb65 	.word	0x0000bb65

00008c1c <setLBTTimer>:
{
    8c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    8c1e:	46de      	mov	lr, fp
    8c20:	4657      	mov	r7, sl
    8c22:	464e      	mov	r6, r9
    8c24:	4645      	mov	r5, r8
    8c26:	b5e0      	push	{r5, r6, r7, lr}
    8c28:	b085      	sub	sp, #20
    i = RegParams.lastUsedChannelIndex;
    8c2a:	4a70      	ldr	r2, [pc, #448]	; (8dec <setLBTTimer+0x1d0>)
    8c2c:	232f      	movs	r3, #47	; 0x2f
	RegParams.cmnParams.paramsType2.channelTimer[i] = LBT_TRANSMIT_CHANNEL_PAUSE_DURATION;
    8c2e:	5cd4      	ldrb	r4, [r2, r3]
    8c30:	0023      	movs	r3, r4
    8c32:	3358      	adds	r3, #88	; 0x58
    8c34:	009b      	lsls	r3, r3, #2
    8c36:	18d3      	adds	r3, r2, r3
    8c38:	2132      	movs	r1, #50	; 0x32
    8c3a:	7219      	strb	r1, [r3, #8]
    8c3c:	2100      	movs	r1, #0
    8c3e:	7259      	strb	r1, [r3, #9]
    8c40:	7299      	strb	r1, [r3, #10]
    8c42:	72d9      	strb	r1, [r3, #11]
	if(SwTimerIsRunning(pLBTTimer->timerId))
    8c44:	23d6      	movs	r3, #214	; 0xd6
    8c46:	005b      	lsls	r3, r3, #1
    8c48:	5cd0      	ldrb	r0, [r2, r3]
    8c4a:	4b69      	ldr	r3, [pc, #420]	; (8df0 <setLBTTimer+0x1d4>)
    8c4c:	4798      	blx	r3
    8c4e:	2800      	cmp	r0, #0
    8c50:	d12f      	bne.n	8cb2 <setLBTTimer+0x96>
		minim = RegParams.cmnParams.paramsType2.channelTimer[i];
    8c52:	4866      	ldr	r0, [pc, #408]	; (8dec <setLBTTimer+0x1d0>)
    8c54:	0023      	movs	r3, r4
    8c56:	3358      	adds	r3, #88	; 0x58
    8c58:	009b      	lsls	r3, r3, #2
    8c5a:	18c3      	adds	r3, r0, r3
    8c5c:	7a19      	ldrb	r1, [r3, #8]
    8c5e:	7a5a      	ldrb	r2, [r3, #9]
    8c60:	0212      	lsls	r2, r2, #8
    8c62:	4311      	orrs	r1, r2
    8c64:	7a9a      	ldrb	r2, [r3, #10]
    8c66:	0412      	lsls	r2, r2, #16
    8c68:	430a      	orrs	r2, r1
    8c6a:	7ad9      	ldrb	r1, [r3, #11]
    8c6c:	0609      	lsls	r1, r1, #24
    8c6e:	4311      	orrs	r1, r2
    8c70:	4689      	mov	r9, r1
	for(i = 0; i < RegParams.maxChannels; i++)
    8c72:	232a      	movs	r3, #42	; 0x2a
    8c74:	56c3      	ldrsb	r3, [r0, r3]
    8c76:	4698      	mov	r8, r3
    8c78:	2b00      	cmp	r3, #0
    8c7a:	dc00      	bgt.n	8c7e <setLBTTimer+0x62>
    8c7c:	e08b      	b.n	8d96 <setLBTTimer+0x17a>
    uint32_t delta = 0, minim = UINT32_MAX, ticks;
    8c7e:	2300      	movs	r3, #0
    8c80:	469a      	mov	sl, r3
		found = 1;
    8c82:	3301      	adds	r3, #1
    8c84:	9303      	str	r3, [sp, #12]
		if(i != RegParams.lastUsedChannelIndex)
    8c86:	4a59      	ldr	r2, [pc, #356]	; (8dec <setLBTTimer+0x1d0>)
    8c88:	232f      	movs	r3, #47	; 0x2f
    8c8a:	5cd0      	ldrb	r0, [r2, r3]
			if((RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    8c8c:	7911      	ldrb	r1, [r2, #4]
    8c8e:	7953      	ldrb	r3, [r2, #5]
    8c90:	021b      	lsls	r3, r3, #8
    8c92:	430b      	orrs	r3, r1
    8c94:	7991      	ldrb	r1, [r2, #6]
    8c96:	0409      	lsls	r1, r1, #16
    8c98:	430b      	orrs	r3, r1
    8c9a:	79d1      	ldrb	r1, [r2, #7]
    8c9c:	0609      	lsls	r1, r1, #24
    8c9e:	4319      	orrs	r1, r3
    8ca0:	2600      	movs	r6, #0
    8ca2:	2200      	movs	r2, #0
					RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    8ca4:	2300      	movs	r3, #0
    8ca6:	469c      	mov	ip, r3
					RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - delta;
    8ca8:	4653      	mov	r3, sl
    8caa:	9302      	str	r3, [sp, #8]
    8cac:	468b      	mov	fp, r1
    8cae:	4645      	mov	r5, r8
    8cb0:	e03b      	b.n	8d2a <setLBTTimer+0x10e>
		SwTimerStop(pLBTTimer->timerId);
    8cb2:	4c4e      	ldr	r4, [pc, #312]	; (8dec <setLBTTimer+0x1d0>)
    8cb4:	25d6      	movs	r5, #214	; 0xd6
    8cb6:	006d      	lsls	r5, r5, #1
    8cb8:	5d60      	ldrb	r0, [r4, r5]
    8cba:	4b4e      	ldr	r3, [pc, #312]	; (8df4 <setLBTTimer+0x1d8>)
    8cbc:	4798      	blx	r3
		ticks = SwTimerReadValue(pLBTTimer->timerId);
    8cbe:	5d60      	ldrb	r0, [r4, r5]
    8cc0:	4b4d      	ldr	r3, [pc, #308]	; (8df8 <setLBTTimer+0x1dc>)
    8cc2:	4798      	blx	r3
	for(i = 0; i < RegParams.maxChannels; i++)
    8cc4:	232a      	movs	r3, #42	; 0x2a
    8cc6:	56e3      	ldrsb	r3, [r4, r3]
    8cc8:	4698      	mov	r8, r3
    8cca:	2b00      	cmp	r3, #0
    8ccc:	dd66      	ble.n	8d9c <setLBTTimer+0x180>
		delta = pLBTTimer->lastTimerValue - US_TO_MS(ticks);
    8cce:	4a47      	ldr	r2, [pc, #284]	; (8dec <setLBTTimer+0x1d0>)
    8cd0:	23d4      	movs	r3, #212	; 0xd4
    8cd2:	005b      	lsls	r3, r3, #1
    8cd4:	5cd4      	ldrb	r4, [r2, r3]
    8cd6:	23aa      	movs	r3, #170	; 0xaa
    8cd8:	33ff      	adds	r3, #255	; 0xff
    8cda:	5cd3      	ldrb	r3, [r2, r3]
    8cdc:	021b      	lsls	r3, r3, #8
    8cde:	4323      	orrs	r3, r4
    8ce0:	21d5      	movs	r1, #213	; 0xd5
    8ce2:	0049      	lsls	r1, r1, #1
    8ce4:	5c54      	ldrb	r4, [r2, r1]
    8ce6:	0424      	lsls	r4, r4, #16
    8ce8:	4323      	orrs	r3, r4
    8cea:	21ac      	movs	r1, #172	; 0xac
    8cec:	31ff      	adds	r1, #255	; 0xff
    8cee:	5c54      	ldrb	r4, [r2, r1]
    8cf0:	0624      	lsls	r4, r4, #24
    8cf2:	431c      	orrs	r4, r3
    8cf4:	21fa      	movs	r1, #250	; 0xfa
    8cf6:	0089      	lsls	r1, r1, #2
    8cf8:	4b40      	ldr	r3, [pc, #256]	; (8dfc <setLBTTimer+0x1e0>)
    8cfa:	4798      	blx	r3
    8cfc:	1a23      	subs	r3, r4, r0
    8cfe:	469a      	mov	sl, r3
    uint32_t delta = 0, minim = UINT32_MAX, ticks;
    8d00:	2301      	movs	r3, #1
    8d02:	425b      	negs	r3, r3
    8d04:	4699      	mov	r9, r3
    bool found = 0;
    8d06:	2300      	movs	r3, #0
    8d08:	9303      	str	r3, [sp, #12]
    8d0a:	e7bc      	b.n	8c86 <setLBTTimer+0x6a>
					RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    8d0c:	3658      	adds	r6, #88	; 0x58
    8d0e:	00b6      	lsls	r6, r6, #2
    8d10:	4b36      	ldr	r3, [pc, #216]	; (8dec <setLBTTimer+0x1d0>)
    8d12:	4698      	mov	r8, r3
    8d14:	4446      	add	r6, r8
    8d16:	4663      	mov	r3, ip
    8d18:	7233      	strb	r3, [r6, #8]
    8d1a:	7273      	strb	r3, [r6, #9]
    8d1c:	72b3      	strb	r3, [r6, #10]
    8d1e:	72f3      	strb	r3, [r6, #11]
	for(i = 0; i < RegParams.maxChannels; i++)
    8d20:	3201      	adds	r2, #1
    8d22:	b2d2      	uxtb	r2, r2
    8d24:	0016      	movs	r6, r2
    8d26:	42aa      	cmp	r2, r5
    8d28:	da32      	bge.n	8d90 <setLBTTimer+0x174>
		if(i != RegParams.lastUsedChannelIndex)
    8d2a:	4290      	cmp	r0, r2
    8d2c:	d0f8      	beq.n	8d20 <setLBTTimer+0x104>
			if((RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    8d2e:	0053      	lsls	r3, r2, #1
    8d30:	4659      	mov	r1, fp
    8d32:	5c5c      	ldrb	r4, [r3, r1]
    8d34:	2c00      	cmp	r4, #0
    8d36:	d0f3      	beq.n	8d20 <setLBTTimer+0x104>
    8d38:	0033      	movs	r3, r6
    8d3a:	3358      	adds	r3, #88	; 0x58
    8d3c:	009b      	lsls	r3, r3, #2
    8d3e:	4f2b      	ldr	r7, [pc, #172]	; (8dec <setLBTTimer+0x1d0>)
    8d40:	46b8      	mov	r8, r7
    8d42:	4443      	add	r3, r8
    8d44:	7a1f      	ldrb	r7, [r3, #8]
    8d46:	46ba      	mov	sl, r7
    8d48:	7a5f      	ldrb	r7, [r3, #9]
    8d4a:	023f      	lsls	r7, r7, #8
    8d4c:	46b8      	mov	r8, r7
    8d4e:	4657      	mov	r7, sl
    8d50:	4641      	mov	r1, r8
    8d52:	430f      	orrs	r7, r1
    8d54:	7a99      	ldrb	r1, [r3, #10]
    8d56:	0409      	lsls	r1, r1, #16
    8d58:	430f      	orrs	r7, r1
    8d5a:	7adb      	ldrb	r3, [r3, #11]
    8d5c:	061b      	lsls	r3, r3, #24
    8d5e:	433b      	orrs	r3, r7
    8d60:	d0de      	beq.n	8d20 <setLBTTimer+0x104>
				if(RegParams.cmnParams.paramsType2.channelTimer[i] > delta)
    8d62:	9f02      	ldr	r7, [sp, #8]
    8d64:	42bb      	cmp	r3, r7
    8d66:	d9d1      	bls.n	8d0c <setLBTTimer+0xf0>
					RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - delta;
    8d68:	1bdb      	subs	r3, r3, r7
    8d6a:	3658      	adds	r6, #88	; 0x58
    8d6c:	00b6      	lsls	r6, r6, #2
    8d6e:	491f      	ldr	r1, [pc, #124]	; (8dec <setLBTTimer+0x1d0>)
    8d70:	4688      	mov	r8, r1
    8d72:	4446      	add	r6, r8
    8d74:	7233      	strb	r3, [r6, #8]
    8d76:	0a19      	lsrs	r1, r3, #8
    8d78:	7271      	strb	r1, [r6, #9]
    8d7a:	0c19      	lsrs	r1, r3, #16
    8d7c:	72b1      	strb	r1, [r6, #10]
    8d7e:	0e19      	lsrs	r1, r3, #24
    8d80:	72f1      	strb	r1, [r6, #11]
				if((RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    8d82:	454b      	cmp	r3, r9
    8d84:	d8cc      	bhi.n	8d20 <setLBTTimer+0x104>
    8d86:	2b00      	cmp	r3, #0
    8d88:	d0ca      	beq.n	8d20 <setLBTTimer+0x104>
    8d8a:	4699      	mov	r9, r3
					found = 1;
    8d8c:	9403      	str	r4, [sp, #12]
    8d8e:	e7c7      	b.n	8d20 <setLBTTimer+0x104>
	if((found == 1) && minim)
    8d90:	9b03      	ldr	r3, [sp, #12]
    8d92:	2b00      	cmp	r3, #0
    8d94:	d002      	beq.n	8d9c <setLBTTimer+0x180>
    8d96:	464b      	mov	r3, r9
    8d98:	2b00      	cmp	r3, #0
    8d9a:	d107      	bne.n	8dac <setLBTTimer+0x190>
}
    8d9c:	2008      	movs	r0, #8
    8d9e:	b005      	add	sp, #20
    8da0:	bc3c      	pop	{r2, r3, r4, r5}
    8da2:	4690      	mov	r8, r2
    8da4:	4699      	mov	r9, r3
    8da6:	46a2      	mov	sl, r4
    8da8:	46ab      	mov	fp, r5
    8daa:	bdf0      	pop	{r4, r5, r6, r7, pc}
		pLBTTimer->lastTimerValue = minim;
    8dac:	4b0f      	ldr	r3, [pc, #60]	; (8dec <setLBTTimer+0x1d0>)
    8dae:	22d4      	movs	r2, #212	; 0xd4
    8db0:	0052      	lsls	r2, r2, #1
    8db2:	4649      	mov	r1, r9
    8db4:	5499      	strb	r1, [r3, r2]
    8db6:	464a      	mov	r2, r9
    8db8:	0a11      	lsrs	r1, r2, #8
    8dba:	001a      	movs	r2, r3
    8dbc:	32a9      	adds	r2, #169	; 0xa9
    8dbe:	32ff      	adds	r2, #255	; 0xff
    8dc0:	7051      	strb	r1, [r2, #1]
    8dc2:	4649      	mov	r1, r9
    8dc4:	0c09      	lsrs	r1, r1, #16
    8dc6:	7091      	strb	r1, [r2, #2]
    8dc8:	4649      	mov	r1, r9
    8dca:	0e09      	lsrs	r1, r1, #24
    8dcc:	70d1      	strb	r1, [r2, #3]
		SwTimerStart (pLBTTimer->timerId, MS_TO_US(minim), SW_TIMEOUT_RELATIVE, (void *)LBTChannelPauseCallback, NULL);
    8dce:	21fa      	movs	r1, #250	; 0xfa
    8dd0:	0089      	lsls	r1, r1, #2
    8dd2:	464a      	mov	r2, r9
    8dd4:	4351      	muls	r1, r2
    8dd6:	22d6      	movs	r2, #214	; 0xd6
    8dd8:	0052      	lsls	r2, r2, #1
    8dda:	5c98      	ldrb	r0, [r3, r2]
    8ddc:	2300      	movs	r3, #0
    8dde:	9300      	str	r3, [sp, #0]
    8de0:	4b07      	ldr	r3, [pc, #28]	; (8e00 <setLBTTimer+0x1e4>)
    8de2:	2200      	movs	r2, #0
    8de4:	4c07      	ldr	r4, [pc, #28]	; (8e04 <setLBTTimer+0x1e8>)
    8de6:	47a0      	blx	r4
    8de8:	e7d8      	b.n	8d9c <setLBTTimer+0x180>
    8dea:	46c0      	nop			; (mov r8, r8)
    8dec:	20001408 	.word	0x20001408
    8df0:	0000bcfd 	.word	0x0000bcfd
    8df4:	0000be71 	.word	0x0000be71
    8df8:	0000bd11 	.word	0x0000bd11
    8dfc:	00012aad 	.word	0x00012aad
    8e00:	00008e09 	.word	0x00008e09
    8e04:	0000bb65 	.word	0x0000bb65

00008e08 <LBTChannelPauseCallback>:
{
    8e08:	b5f0      	push	{r4, r5, r6, r7, lr}
    8e0a:	46de      	mov	lr, fp
    8e0c:	4657      	mov	r7, sl
    8e0e:	464e      	mov	r6, r9
    8e10:	4645      	mov	r5, r8
    8e12:	b5e0      	push	{r5, r6, r7, lr}
    8e14:	b085      	sub	sp, #20
    for (i=0; i < RegParams.maxChannels; i++)
    8e16:	232a      	movs	r3, #42	; 0x2a
    8e18:	4a49      	ldr	r2, [pc, #292]	; (8f40 <LBTChannelPauseCallback+0x138>)
    8e1a:	56d6      	ldrsb	r6, [r2, r3]
    8e1c:	2e00      	cmp	r6, #0
    8e1e:	dd68      	ble.n	8ef2 <LBTChannelPauseCallback+0xea>
        if ((RegParams.pChParams[i].status == ENABLED) && ( RegParams.cmnParams.paramsType2.channelTimer[i] != 0 ))
    8e20:	0013      	movs	r3, r2
    8e22:	7915      	ldrb	r5, [r2, #4]
    8e24:	7952      	ldrb	r2, [r2, #5]
    8e26:	0212      	lsls	r2, r2, #8
    8e28:	432a      	orrs	r2, r5
    8e2a:	799d      	ldrb	r5, [r3, #6]
    8e2c:	042d      	lsls	r5, r5, #16
    8e2e:	432a      	orrs	r2, r5
    8e30:	79dd      	ldrb	r5, [r3, #7]
    8e32:	062d      	lsls	r5, r5, #24
    8e34:	4315      	orrs	r5, r2
            if ( RegParams.cmnParams.paramsType2.channelTimer[i] > pLBTTimer->lastTimerValue)
    8e36:	22d4      	movs	r2, #212	; 0xd4
    8e38:	0052      	lsls	r2, r2, #1
    8e3a:	5c9f      	ldrb	r7, [r3, r2]
    8e3c:	22aa      	movs	r2, #170	; 0xaa
    8e3e:	32ff      	adds	r2, #255	; 0xff
    8e40:	5c9a      	ldrb	r2, [r3, r2]
    8e42:	0212      	lsls	r2, r2, #8
    8e44:	433a      	orrs	r2, r7
    8e46:	21d5      	movs	r1, #213	; 0xd5
    8e48:	0049      	lsls	r1, r1, #1
    8e4a:	5c5f      	ldrb	r7, [r3, r1]
    8e4c:	043f      	lsls	r7, r7, #16
    8e4e:	433a      	orrs	r2, r7
    8e50:	21ac      	movs	r1, #172	; 0xac
    8e52:	31ff      	adds	r1, #255	; 0xff
    8e54:	5c5f      	ldrb	r7, [r3, r1]
    8e56:	063f      	lsls	r7, r7, #24
    8e58:	4317      	orrs	r7, r2
    8e5a:	9703      	str	r7, [sp, #12]
    8e5c:	2000      	movs	r0, #0
    8e5e:	2300      	movs	r3, #0
    8e60:	2200      	movs	r2, #0
    8e62:	4691      	mov	r9, r2
    8e64:	3a01      	subs	r2, #1
    8e66:	4690      	mov	r8, r2
                RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    8e68:	2200      	movs	r2, #0
    8e6a:	4694      	mov	ip, r2
    8e6c:	e00e      	b.n	8e8c <LBTChannelPauseCallback+0x84>
    8e6e:	3058      	adds	r0, #88	; 0x58
    8e70:	0080      	lsls	r0, r0, #2
    8e72:	4a33      	ldr	r2, [pc, #204]	; (8f40 <LBTChannelPauseCallback+0x138>)
    8e74:	4692      	mov	sl, r2
    8e76:	4450      	add	r0, sl
    8e78:	4662      	mov	r2, ip
    8e7a:	7202      	strb	r2, [r0, #8]
    8e7c:	7242      	strb	r2, [r0, #9]
    8e7e:	7282      	strb	r2, [r0, #10]
    8e80:	72c2      	strb	r2, [r0, #11]
    for (i=0; i < RegParams.maxChannels; i++)
    8e82:	3301      	adds	r3, #1
    8e84:	b2db      	uxtb	r3, r3
    8e86:	0018      	movs	r0, r3
    8e88:	42b3      	cmp	r3, r6
    8e8a:	da2f      	bge.n	8eec <LBTChannelPauseCallback+0xe4>
        if ((RegParams.pChParams[i].status == ENABLED) && ( RegParams.cmnParams.paramsType2.channelTimer[i] != 0 ))
    8e8c:	005a      	lsls	r2, r3, #1
    8e8e:	5d54      	ldrb	r4, [r2, r5]
    8e90:	2c00      	cmp	r4, #0
    8e92:	d0f6      	beq.n	8e82 <LBTChannelPauseCallback+0x7a>
    8e94:	0002      	movs	r2, r0
    8e96:	3258      	adds	r2, #88	; 0x58
    8e98:	0092      	lsls	r2, r2, #2
    8e9a:	4929      	ldr	r1, [pc, #164]	; (8f40 <LBTChannelPauseCallback+0x138>)
    8e9c:	468a      	mov	sl, r1
    8e9e:	4452      	add	r2, sl
    8ea0:	7a17      	ldrb	r7, [r2, #8]
    8ea2:	46bb      	mov	fp, r7
    8ea4:	7a57      	ldrb	r7, [r2, #9]
    8ea6:	023f      	lsls	r7, r7, #8
    8ea8:	46ba      	mov	sl, r7
    8eaa:	465f      	mov	r7, fp
    8eac:	4651      	mov	r1, sl
    8eae:	430f      	orrs	r7, r1
    8eb0:	7a91      	ldrb	r1, [r2, #10]
    8eb2:	0409      	lsls	r1, r1, #16
    8eb4:	430f      	orrs	r7, r1
    8eb6:	7ad2      	ldrb	r2, [r2, #11]
    8eb8:	0612      	lsls	r2, r2, #24
    8eba:	433a      	orrs	r2, r7
    8ebc:	d0e1      	beq.n	8e82 <LBTChannelPauseCallback+0x7a>
            if ( RegParams.cmnParams.paramsType2.channelTimer[i] > pLBTTimer->lastTimerValue)
    8ebe:	9f03      	ldr	r7, [sp, #12]
    8ec0:	42ba      	cmp	r2, r7
    8ec2:	d9d4      	bls.n	8e6e <LBTChannelPauseCallback+0x66>
                RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - pLBTTimer->lastTimerValue;
    8ec4:	1bd2      	subs	r2, r2, r7
    8ec6:	3058      	adds	r0, #88	; 0x58
    8ec8:	0080      	lsls	r0, r0, #2
    8eca:	491d      	ldr	r1, [pc, #116]	; (8f40 <LBTChannelPauseCallback+0x138>)
    8ecc:	468a      	mov	sl, r1
    8ece:	4450      	add	r0, sl
    8ed0:	7202      	strb	r2, [r0, #8]
    8ed2:	0a11      	lsrs	r1, r2, #8
    8ed4:	7241      	strb	r1, [r0, #9]
    8ed6:	0c11      	lsrs	r1, r2, #16
    8ed8:	7281      	strb	r1, [r0, #10]
    8eda:	0e11      	lsrs	r1, r2, #24
    8edc:	72c1      	strb	r1, [r0, #11]
            if ( (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) )
    8ede:	4542      	cmp	r2, r8
    8ee0:	d8cf      	bhi.n	8e82 <LBTChannelPauseCallback+0x7a>
    8ee2:	2a00      	cmp	r2, #0
    8ee4:	d0cd      	beq.n	8e82 <LBTChannelPauseCallback+0x7a>
                found = 1;
    8ee6:	46a1      	mov	r9, r4
            if ( (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) )
    8ee8:	4690      	mov	r8, r2
    8eea:	e7ca      	b.n	8e82 <LBTChannelPauseCallback+0x7a>
    if ( found == 1 )
    8eec:	464b      	mov	r3, r9
    8eee:	2b00      	cmp	r3, #0
    8ef0:	d106      	bne.n	8f00 <LBTChannelPauseCallback+0xf8>
}
    8ef2:	b005      	add	sp, #20
    8ef4:	bc3c      	pop	{r2, r3, r4, r5}
    8ef6:	4690      	mov	r8, r2
    8ef8:	4699      	mov	r9, r3
    8efa:	46a2      	mov	sl, r4
    8efc:	46ab      	mov	fp, r5
    8efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pLBTTimer->lastTimerValue = minim;
    8f00:	4b0f      	ldr	r3, [pc, #60]	; (8f40 <LBTChannelPauseCallback+0x138>)
    8f02:	22d4      	movs	r2, #212	; 0xd4
    8f04:	0052      	lsls	r2, r2, #1
    8f06:	4641      	mov	r1, r8
    8f08:	5499      	strb	r1, [r3, r2]
    8f0a:	4642      	mov	r2, r8
    8f0c:	0a11      	lsrs	r1, r2, #8
    8f0e:	001a      	movs	r2, r3
    8f10:	32a9      	adds	r2, #169	; 0xa9
    8f12:	32ff      	adds	r2, #255	; 0xff
    8f14:	7051      	strb	r1, [r2, #1]
    8f16:	4641      	mov	r1, r8
    8f18:	0c09      	lsrs	r1, r1, #16
    8f1a:	7091      	strb	r1, [r2, #2]
    8f1c:	4641      	mov	r1, r8
    8f1e:	0e09      	lsrs	r1, r1, #24
    8f20:	70d1      	strb	r1, [r2, #3]
        SwTimerStart (pLBTTimer->timerId, MS_TO_US(minim), SW_TIMEOUT_RELATIVE, (void *)LBTChannelPauseCallback, NULL);
    8f22:	21fa      	movs	r1, #250	; 0xfa
    8f24:	0089      	lsls	r1, r1, #2
    8f26:	4642      	mov	r2, r8
    8f28:	4351      	muls	r1, r2
    8f2a:	22d6      	movs	r2, #214	; 0xd6
    8f2c:	0052      	lsls	r2, r2, #1
    8f2e:	5c98      	ldrb	r0, [r3, r2]
    8f30:	2300      	movs	r3, #0
    8f32:	9300      	str	r3, [sp, #0]
    8f34:	4b03      	ldr	r3, [pc, #12]	; (8f44 <LBTChannelPauseCallback+0x13c>)
    8f36:	2200      	movs	r2, #0
    8f38:	4c03      	ldr	r4, [pc, #12]	; (8f48 <LBTChannelPauseCallback+0x140>)
    8f3a:	47a0      	blx	r4
}
    8f3c:	e7d9      	b.n	8ef2 <LBTChannelPauseCallback+0xea>
    8f3e:	46c0      	nop			; (mov r8, r8)
    8f40:	20001408 	.word	0x20001408
    8f44:	00008e09 	.word	0x00008e09
    8f48:	0000bb65 	.word	0x0000bb65

00008f4c <JoinDutyCycleCallback>:
{   
    8f4c:	b510      	push	{r4, lr}
    8f4e:	b082      	sub	sp, #8
	if(RegParams.pJoinDutyCycleTimer->remainingtime!=0)
    8f50:	492e      	ldr	r1, [pc, #184]	; (900c <JoinDutyCycleCallback+0xc0>)
    8f52:	7d0b      	ldrb	r3, [r1, #20]
    8f54:	7d4a      	ldrb	r2, [r1, #21]
    8f56:	0212      	lsls	r2, r2, #8
    8f58:	431a      	orrs	r2, r3
    8f5a:	7d8b      	ldrb	r3, [r1, #22]
    8f5c:	041b      	lsls	r3, r3, #16
    8f5e:	431a      	orrs	r2, r3
    8f60:	7dcb      	ldrb	r3, [r1, #23]
    8f62:	061b      	lsls	r3, r3, #24
    8f64:	4313      	orrs	r3, r2
    8f66:	7919      	ldrb	r1, [r3, #4]
    8f68:	795a      	ldrb	r2, [r3, #5]
    8f6a:	0212      	lsls	r2, r2, #8
    8f6c:	430a      	orrs	r2, r1
    8f6e:	7999      	ldrb	r1, [r3, #6]
    8f70:	0409      	lsls	r1, r1, #16
    8f72:	430a      	orrs	r2, r1
    8f74:	79d9      	ldrb	r1, [r3, #7]
    8f76:	0609      	lsls	r1, r1, #24
    8f78:	4311      	orrs	r1, r2
    8f7a:	d03c      	beq.n	8ff6 <JoinDutyCycleCallback+0xaa>
		if(RegParams.pJoinDutyCycleTimer->remainingtime>US_TO_MS(SWTIMER_MAX_TIMEOUT))
    8f7c:	4a24      	ldr	r2, [pc, #144]	; (9010 <JoinDutyCycleCallback+0xc4>)
    8f7e:	4291      	cmp	r1, r2
    8f80:	d91e      	bls.n	8fc0 <JoinDutyCycleCallback+0x74>
			RegParams.pJoinDutyCycleTimer->remainingtime = RegParams.pJoinDutyCycleTimer->remainingtime-(US_TO_MS(SWTIMER_MAX_TIMEOUT));
    8f82:	4a24      	ldr	r2, [pc, #144]	; (9014 <JoinDutyCycleCallback+0xc8>)
    8f84:	4694      	mov	ip, r2
    8f86:	4461      	add	r1, ip
    8f88:	7119      	strb	r1, [r3, #4]
    8f8a:	0a0a      	lsrs	r2, r1, #8
    8f8c:	715a      	strb	r2, [r3, #5]
    8f8e:	0c0a      	lsrs	r2, r1, #16
    8f90:	719a      	strb	r2, [r3, #6]
    8f92:	0e09      	lsrs	r1, r1, #24
    8f94:	71d9      	strb	r1, [r3, #7]
			SwTimerStart(RegParams.pJoinDutyCycleTimer->timerId, SWTIMER_MAX_TIMEOUT, SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    8f96:	491d      	ldr	r1, [pc, #116]	; (900c <JoinDutyCycleCallback+0xc0>)
    8f98:	7d0b      	ldrb	r3, [r1, #20]
    8f9a:	7d4a      	ldrb	r2, [r1, #21]
    8f9c:	0212      	lsls	r2, r2, #8
    8f9e:	431a      	orrs	r2, r3
    8fa0:	7d8b      	ldrb	r3, [r1, #22]
    8fa2:	041b      	lsls	r3, r3, #16
    8fa4:	431a      	orrs	r2, r3
    8fa6:	7dcb      	ldrb	r3, [r1, #23]
    8fa8:	061b      	lsls	r3, r3, #24
    8faa:	4313      	orrs	r3, r2
    8fac:	7a18      	ldrb	r0, [r3, #8]
    8fae:	2300      	movs	r3, #0
    8fb0:	9300      	str	r3, [sp, #0]
    8fb2:	4b19      	ldr	r3, [pc, #100]	; (9018 <JoinDutyCycleCallback+0xcc>)
    8fb4:	2200      	movs	r2, #0
    8fb6:	4919      	ldr	r1, [pc, #100]	; (901c <JoinDutyCycleCallback+0xd0>)
    8fb8:	4c19      	ldr	r4, [pc, #100]	; (9020 <JoinDutyCycleCallback+0xd4>)
    8fba:	47a0      	blx	r4
}
    8fbc:	b002      	add	sp, #8
    8fbe:	bd10      	pop	{r4, pc}
			SwTimerStart(RegParams.pJoinDutyCycleTimer->timerId, MS_TO_US(RegParams.pJoinDutyCycleTimer->remainingtime), SW_TIMEOUT_RELATIVE, (void *)JoinDutyCycleCallback, NULL);
    8fc0:	22fa      	movs	r2, #250	; 0xfa
    8fc2:	0092      	lsls	r2, r2, #2
    8fc4:	4351      	muls	r1, r2
    8fc6:	7a18      	ldrb	r0, [r3, #8]
    8fc8:	2300      	movs	r3, #0
    8fca:	9300      	str	r3, [sp, #0]
    8fcc:	4b12      	ldr	r3, [pc, #72]	; (9018 <JoinDutyCycleCallback+0xcc>)
    8fce:	2200      	movs	r2, #0
    8fd0:	4c13      	ldr	r4, [pc, #76]	; (9020 <JoinDutyCycleCallback+0xd4>)
    8fd2:	47a0      	blx	r4
			RegParams.pJoinDutyCycleTimer->remainingtime =0;
    8fd4:	490d      	ldr	r1, [pc, #52]	; (900c <JoinDutyCycleCallback+0xc0>)
    8fd6:	7d0b      	ldrb	r3, [r1, #20]
    8fd8:	7d4a      	ldrb	r2, [r1, #21]
    8fda:	0212      	lsls	r2, r2, #8
    8fdc:	431a      	orrs	r2, r3
    8fde:	7d8b      	ldrb	r3, [r1, #22]
    8fe0:	041b      	lsls	r3, r3, #16
    8fe2:	431a      	orrs	r2, r3
    8fe4:	7dcb      	ldrb	r3, [r1, #23]
    8fe6:	061b      	lsls	r3, r3, #24
    8fe8:	4313      	orrs	r3, r2
    8fea:	2200      	movs	r2, #0
    8fec:	711a      	strb	r2, [r3, #4]
    8fee:	715a      	strb	r2, [r3, #5]
    8ff0:	719a      	strb	r2, [r3, #6]
    8ff2:	71da      	strb	r2, [r3, #7]
    8ff4:	e7e2      	b.n	8fbc <JoinDutyCycleCallback+0x70>
	SwTimerStop(RegParams.pJoinDutyCycleTimer->timerId);
    8ff6:	7a18      	ldrb	r0, [r3, #8]
    8ff8:	4b0a      	ldr	r3, [pc, #40]	; (9024 <JoinDutyCycleCallback+0xd8>)
    8ffa:	4798      	blx	r3
	RegParams.joinDutyCycleTimeout = 0;
    8ffc:	4b03      	ldr	r3, [pc, #12]	; (900c <JoinDutyCycleCallback+0xc0>)
    8ffe:	333e      	adds	r3, #62	; 0x3e
    9000:	2200      	movs	r2, #0
    9002:	701a      	strb	r2, [r3, #0]
    9004:	705a      	strb	r2, [r3, #1]
    9006:	709a      	strb	r2, [r3, #2]
    9008:	70da      	strb	r2, [r3, #3]
}
    900a:	e7d7      	b.n	8fbc <JoinDutyCycleCallback+0x70>
    900c:	20001408 	.word	0x20001408
    9010:	0020c49b 	.word	0x0020c49b
    9014:	ffdf3b65 	.word	0xffdf3b65
    9018:	00008f4d 	.word	0x00008f4d
    901c:	7fffffff 	.word	0x7fffffff
    9020:	0000bb65 	.word	0x0000bb65
    9024:	0000be71 	.word	0x0000be71

00009028 <JoinBackoffCallback>:
{
    9028:	b510      	push	{r4, lr}
    902a:	b082      	sub	sp, #8
	RegParams.joinbccount ++;
    902c:	4b0c      	ldr	r3, [pc, #48]	; (9060 <JoinBackoffCallback+0x38>)
    902e:	2142      	movs	r1, #66	; 0x42
    9030:	5c5a      	ldrb	r2, [r3, r1]
    9032:	3201      	adds	r2, #1
    9034:	545a      	strb	r2, [r3, r1]
	SwTimerStart (RegParams.pJoinBackoffTimer->timerId, MS_TO_US(BACKOFF_BASE_TIME_IN_MS), SW_TIMEOUT_RELATIVE, (void *)JoinBackoffCallback, NULL);
    9036:	7e19      	ldrb	r1, [r3, #24]
    9038:	7e5a      	ldrb	r2, [r3, #25]
    903a:	0212      	lsls	r2, r2, #8
    903c:	4311      	orrs	r1, r2
    903e:	7e9a      	ldrb	r2, [r3, #26]
    9040:	0412      	lsls	r2, r2, #16
    9042:	430a      	orrs	r2, r1
    9044:	7edb      	ldrb	r3, [r3, #27]
    9046:	061b      	lsls	r3, r3, #24
    9048:	4313      	orrs	r3, r2
    904a:	7818      	ldrb	r0, [r3, #0]
    904c:	2300      	movs	r3, #0
    904e:	9300      	str	r3, [sp, #0]
    9050:	4b04      	ldr	r3, [pc, #16]	; (9064 <JoinBackoffCallback+0x3c>)
    9052:	2200      	movs	r2, #0
    9054:	4904      	ldr	r1, [pc, #16]	; (9068 <JoinBackoffCallback+0x40>)
    9056:	4c05      	ldr	r4, [pc, #20]	; (906c <JoinBackoffCallback+0x44>)
    9058:	47a0      	blx	r4
}
    905a:	b002      	add	sp, #8
    905c:	bd10      	pop	{r4, pc}
    905e:	46c0      	nop			; (mov r8, r8)
    9060:	20001408 	.word	0x20001408
    9064:	00009029 	.word	0x00009029
    9068:	6b49d200 	.word	0x6b49d200
    906c:	0000bb65 	.word	0x0000bb65

00009070 <ValidateDataRangeT2>:
	memcpy(&val_drange,attrInput,sizeof(ValUpdateDrange_t));
    9070:	784a      	ldrb	r2, [r1, #1]
	dataRateMin = val_drange.dataRangeNew & LAST_NIBBLE;
    9072:	230f      	movs	r3, #15
    9074:	4013      	ands	r3, r2
    if ( dataRate > RegParams.minDataRate )
    9076:	2124      	movs	r1, #36	; 0x24
    9078:	4807      	ldr	r0, [pc, #28]	; (9098 <ValidateDataRangeT2+0x28>)
    907a:	5c41      	ldrb	r1, [r0, r1]
		retVal = LORAWAN_INVALID_PARAMETER;
    907c:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    907e:	428b      	cmp	r3, r1
    9080:	d900      	bls.n	9084 <ValidateDataRangeT2+0x14>
}
    9082:	4770      	bx	lr
	dataRateMax = (val_drange.dataRangeNew & FIRST_NIBBLE) >> SHIFT4;
    9084:	0912      	lsrs	r2, r2, #4
		retVal = LORAWAN_INVALID_PARAMETER;
    9086:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    9088:	428a      	cmp	r2, r1
    908a:	d8fa      	bhi.n	9082 <ValidateDataRangeT2+0x12>
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    908c:	3802      	subs	r0, #2
	   || (dataRateMax < dataRateMin) )
    908e:	4293      	cmp	r3, r2
    9090:	d9f7      	bls.n	9082 <ValidateDataRangeT2+0x12>
		retVal = LORAWAN_INVALID_PARAMETER;
    9092:	3002      	adds	r0, #2
	return retVal;
    9094:	e7f5      	b.n	9082 <ValidateDataRangeT2+0x12>
    9096:	46c0      	nop			; (mov r8, r8)
    9098:	20001408 	.word	0x20001408

0000909c <setDataRangeT2>:
{
    909c:	b5f0      	push	{r4, r5, r6, r7, lr}
    909e:	46c6      	mov	lr, r8
    90a0:	b500      	push	{lr}
    90a2:	b082      	sub	sp, #8
	memcpy((void *)&update_dr,attrInput,sizeof(ValUpdateDrange_t));
    90a4:	780d      	ldrb	r5, [r1, #0]
    90a6:	784e      	ldrb	r6, [r1, #1]
	val_chid.channelIndex = update_dr.channelIndex;
    90a8:	ab01      	add	r3, sp, #4
    90aa:	701d      	strb	r5, [r3, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    90ac:	2201      	movs	r2, #1
    90ae:	705a      	strb	r2, [r3, #1]
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    90b0:	2012      	movs	r0, #18
    90b2:	4b24      	ldr	r3, [pc, #144]	; (9144 <setDataRangeT2+0xa8>)
    90b4:	4798      	blx	r3
		retVal = LORAWAN_INVALID_PARAMETER;
    90b6:	240a      	movs	r4, #10
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    90b8:	2808      	cmp	r0, #8
    90ba:	d004      	beq.n	90c6 <setDataRangeT2+0x2a>
}
    90bc:	0020      	movs	r0, r4
    90be:	b002      	add	sp, #8
    90c0:	bc04      	pop	{r2}
    90c2:	4690      	mov	r8, r2
    90c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    90c6:	a901      	add	r1, sp, #4
    90c8:	300d      	adds	r0, #13
    90ca:	4b1f      	ldr	r3, [pc, #124]	; (9148 <setDataRangeT2+0xac>)
    90cc:	4798      	blx	r3
    90ce:	0004      	movs	r4, r0
    90d0:	2808      	cmp	r0, #8
    90d2:	d001      	beq.n	90d8 <setDataRangeT2+0x3c>
		retVal = LORAWAN_INVALID_PARAMETER;
    90d4:	240a      	movs	r4, #10
    90d6:	e7f1      	b.n	90bc <setDataRangeT2+0x20>
		RegParams.pChParams[update_dr.channelIndex].dataRange.value = update_dr.dataRangeNew;
    90d8:	4f1c      	ldr	r7, [pc, #112]	; (914c <setDataRangeT2+0xb0>)
    90da:	793b      	ldrb	r3, [r7, #4]
    90dc:	797a      	ldrb	r2, [r7, #5]
    90de:	0212      	lsls	r2, r2, #8
    90e0:	431a      	orrs	r2, r3
    90e2:	79bb      	ldrb	r3, [r7, #6]
    90e4:	041b      	lsls	r3, r3, #16
    90e6:	431a      	orrs	r2, r3
    90e8:	79fb      	ldrb	r3, [r7, #7]
    90ea:	061b      	lsls	r3, r3, #24
    90ec:	4313      	orrs	r3, r2
    90ee:	006a      	lsls	r2, r5, #1
    90f0:	4690      	mov	r8, r2
    90f2:	4443      	add	r3, r8
    90f4:	705e      	strb	r6, [r3, #1]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    90f6:	4b16      	ldr	r3, [pc, #88]	; (9150 <setDataRangeT2+0xb4>)
    90f8:	5cfb      	ldrb	r3, [r7, r3]
    90fa:	4a16      	ldr	r2, [pc, #88]	; (9154 <setDataRangeT2+0xb8>)
    90fc:	5cb8      	ldrb	r0, [r7, r2]
    90fe:	0200      	lsls	r0, r0, #8
    9100:	4318      	orrs	r0, r3
    9102:	b2c1      	uxtb	r1, r0
    9104:	0a00      	lsrs	r0, r0, #8
    9106:	4e14      	ldr	r6, [pc, #80]	; (9158 <setDataRangeT2+0xbc>)
    9108:	47b0      	blx	r6
		RegParams.pOtherChParams[update_dr.channelIndex].parametersDefined |= DATA_RANGE_DEFINED;
    910a:	7a3b      	ldrb	r3, [r7, #8]
    910c:	7a7a      	ldrb	r2, [r7, #9]
    910e:	0212      	lsls	r2, r2, #8
    9110:	431a      	orrs	r2, r3
    9112:	7abb      	ldrb	r3, [r7, #10]
    9114:	041b      	lsls	r3, r3, #16
    9116:	431a      	orrs	r2, r3
    9118:	7afb      	ldrb	r3, [r7, #11]
    911a:	061b      	lsls	r3, r3, #24
    911c:	4313      	orrs	r3, r2
    911e:	4445      	add	r5, r8
    9120:	00ad      	lsls	r5, r5, #2
    9122:	195d      	adds	r5, r3, r5
    9124:	7aeb      	ldrb	r3, [r5, #11]
    9126:	2202      	movs	r2, #2
    9128:	4313      	orrs	r3, r2
    912a:	72eb      	strb	r3, [r5, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    912c:	2384      	movs	r3, #132	; 0x84
    912e:	009b      	lsls	r3, r3, #2
    9130:	5cfb      	ldrb	r3, [r7, r3]
    9132:	4a0a      	ldr	r2, [pc, #40]	; (915c <setDataRangeT2+0xc0>)
    9134:	5cb8      	ldrb	r0, [r7, r2]
    9136:	0200      	lsls	r0, r0, #8
    9138:	4318      	orrs	r0, r3
    913a:	b2c1      	uxtb	r1, r0
    913c:	0a00      	lsrs	r0, r0, #8
    913e:	47b0      	blx	r6
    9140:	e7bc      	b.n	90bc <setDataRangeT2+0x20>
    9142:	46c0      	nop			; (mov r8, r8)
    9144:	00009071 	.word	0x00009071
    9148:	0000695d 	.word	0x0000695d
    914c:	20001408 	.word	0x20001408
    9150:	0000020e 	.word	0x0000020e
    9154:	0000020f 	.word	0x0000020f
    9158:	0000ae01 	.word	0x0000ae01
    915c:	00000211 	.word	0x00000211

00009160 <LORAREG_GetAttr_MaxPayloadT3>:
{
    9160:	b530      	push	{r4, r5, lr}
	dataRate = *(uint8_t *)attrInput;
    9162:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    9164:	2124      	movs	r1, #36	; 0x24
    9166:	4816      	ldr	r0, [pc, #88]	; (91c0 <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    9168:	5c41      	ldrb	r1, [r0, r1]
		result =  LORAWAN_INVALID_PARAMETER;
    916a:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    916c:	4299      	cmp	r1, r3
    916e:	d215      	bcs.n	919c <LORAREG_GetAttr_MaxPayloadT3+0x3c>
	if(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1)
    9170:	21e1      	movs	r1, #225	; 0xe1
    9172:	0049      	lsls	r1, r1, #1
    9174:	4c12      	ldr	r4, [pc, #72]	; (91c0 <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    9176:	5c61      	ldrb	r1, [r4, r1]
    9178:	07c9      	lsls	r1, r1, #31
    917a:	d411      	bmi.n	91a0 <LORAREG_GetAttr_MaxPayloadT3+0x40>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt0;
    917c:	4d10      	ldr	r5, [pc, #64]	; (91c0 <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    917e:	7829      	ldrb	r1, [r5, #0]
    9180:	786c      	ldrb	r4, [r5, #1]
    9182:	0224      	lsls	r4, r4, #8
    9184:	430c      	orrs	r4, r1
    9186:	78a9      	ldrb	r1, [r5, #2]
    9188:	0409      	lsls	r1, r1, #16
    918a:	430c      	orrs	r4, r1
    918c:	78e9      	ldrb	r1, [r5, #3]
    918e:	0609      	lsls	r1, r1, #24
    9190:	4321      	orrs	r1, r4
    9192:	00db      	lsls	r3, r3, #3
    9194:	185b      	adds	r3, r3, r1
    9196:	789b      	ldrb	r3, [r3, #2]
    9198:	7013      	strb	r3, [r2, #0]
}
    919a:	bd30      	pop	{r4, r5, pc}
	StackRetStatus_t result = LORAWAN_SUCCESS;
    919c:	3802      	subs	r0, #2
    919e:	e7e7      	b.n	9170 <LORAREG_GetAttr_MaxPayloadT3+0x10>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt1;
    91a0:	0025      	movs	r5, r4
    91a2:	7821      	ldrb	r1, [r4, #0]
    91a4:	7864      	ldrb	r4, [r4, #1]
    91a6:	0224      	lsls	r4, r4, #8
    91a8:	430c      	orrs	r4, r1
    91aa:	78a9      	ldrb	r1, [r5, #2]
    91ac:	0409      	lsls	r1, r1, #16
    91ae:	430c      	orrs	r4, r1
    91b0:	78e9      	ldrb	r1, [r5, #3]
    91b2:	0609      	lsls	r1, r1, #24
    91b4:	4321      	orrs	r1, r4
    91b6:	00db      	lsls	r3, r3, #3
    91b8:	1859      	adds	r1, r3, r1
    91ba:	78cb      	ldrb	r3, [r1, #3]
    91bc:	7013      	strb	r3, [r2, #0]
    91be:	e7ec      	b.n	919a <LORAREG_GetAttr_MaxPayloadT3+0x3a>
    91c0:	20001408 	.word	0x20001408

000091c4 <LORAREG_GetAttr_RxWindowSizeT2>:
{
    91c4:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    91c6:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    91c8:	2124      	movs	r1, #36	; 0x24
    91ca:	480d      	ldr	r0, [pc, #52]	; (9200 <LORAREG_GetAttr_RxWindowSizeT2+0x3c>)
    91cc:	5c41      	ldrb	r1, [r0, r1]
		return LORAWAN_INVALID_PARAMETER;
    91ce:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    91d0:	4299      	cmp	r1, r3
    91d2:	d200      	bcs.n	91d6 <LORAREG_GetAttr_RxWindowSizeT2+0x12>
}
    91d4:	bd10      	pop	{r4, pc}
		*(uint16_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowSize;
    91d6:	4c0a      	ldr	r4, [pc, #40]	; (9200 <LORAREG_GetAttr_RxWindowSizeT2+0x3c>)
    91d8:	7821      	ldrb	r1, [r4, #0]
    91da:	7860      	ldrb	r0, [r4, #1]
    91dc:	0200      	lsls	r0, r0, #8
    91de:	4308      	orrs	r0, r1
    91e0:	78a1      	ldrb	r1, [r4, #2]
    91e2:	0409      	lsls	r1, r1, #16
    91e4:	4308      	orrs	r0, r1
    91e6:	78e1      	ldrb	r1, [r4, #3]
    91e8:	0609      	lsls	r1, r1, #24
    91ea:	4301      	orrs	r1, r0
    91ec:	00db      	lsls	r3, r3, #3
    91ee:	5c58      	ldrb	r0, [r3, r1]
    91f0:	185b      	adds	r3, r3, r1
    91f2:	785b      	ldrb	r3, [r3, #1]
    91f4:	021b      	lsls	r3, r3, #8
    91f6:	4303      	orrs	r3, r0
    91f8:	8013      	strh	r3, [r2, #0]
	return result;
    91fa:	2008      	movs	r0, #8
    91fc:	e7ea      	b.n	91d4 <LORAREG_GetAttr_RxWindowSizeT2+0x10>
    91fe:	46c0      	nop			; (mov r8, r8)
    9200:	20001408 	.word	0x20001408

00009204 <LORAREG_GetAttr_RxWindowOffsetT2>:
{
    9204:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    9206:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    9208:	2124      	movs	r1, #36	; 0x24
    920a:	480c      	ldr	r0, [pc, #48]	; (923c <LORAREG_GetAttr_RxWindowOffsetT2+0x38>)
    920c:	5c41      	ldrb	r1, [r0, r1]
		return LORAWAN_INVALID_PARAMETER;
    920e:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    9210:	4299      	cmp	r1, r3
    9212:	d200      	bcs.n	9216 <LORAREG_GetAttr_RxWindowOffsetT2+0x12>
}
    9214:	bd10      	pop	{r4, pc}
		*(int8_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowOffset;
    9216:	4c09      	ldr	r4, [pc, #36]	; (923c <LORAREG_GetAttr_RxWindowOffsetT2+0x38>)
    9218:	7821      	ldrb	r1, [r4, #0]
    921a:	7860      	ldrb	r0, [r4, #1]
    921c:	0200      	lsls	r0, r0, #8
    921e:	4308      	orrs	r0, r1
    9220:	78a1      	ldrb	r1, [r4, #2]
    9222:	0409      	lsls	r1, r1, #16
    9224:	4308      	orrs	r0, r1
    9226:	78e1      	ldrb	r1, [r4, #3]
    9228:	0609      	lsls	r1, r1, #24
    922a:	4301      	orrs	r1, r0
    922c:	00db      	lsls	r3, r3, #3
    922e:	185b      	adds	r3, r3, r1
    9230:	791b      	ldrb	r3, [r3, #4]
    9232:	b25b      	sxtb	r3, r3
    9234:	7013      	strb	r3, [r2, #0]
	return result;
    9236:	2008      	movs	r0, #8
    9238:	e7ec      	b.n	9214 <LORAREG_GetAttr_RxWindowOffsetT2+0x10>
    923a:	46c0      	nop			; (mov r8, r8)
    923c:	20001408 	.word	0x20001408

00009240 <LORAREG_GetAttr_MaxPayloadT2>:
{
    9240:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    9242:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    9244:	2124      	movs	r1, #36	; 0x24
    9246:	480b      	ldr	r0, [pc, #44]	; (9274 <LORAREG_GetAttr_MaxPayloadT2+0x34>)
    9248:	5c41      	ldrb	r1, [r0, r1]
		result =  LORAWAN_INVALID_PARAMETER;
    924a:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    924c:	4299      	cmp	r1, r3
    924e:	d200      	bcs.n	9252 <LORAREG_GetAttr_MaxPayloadT2+0x12>
}
    9250:	bd10      	pop	{r4, pc}
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt0;
    9252:	4c08      	ldr	r4, [pc, #32]	; (9274 <LORAREG_GetAttr_MaxPayloadT2+0x34>)
    9254:	7821      	ldrb	r1, [r4, #0]
    9256:	7860      	ldrb	r0, [r4, #1]
    9258:	0200      	lsls	r0, r0, #8
    925a:	4308      	orrs	r0, r1
    925c:	78a1      	ldrb	r1, [r4, #2]
    925e:	0409      	lsls	r1, r1, #16
    9260:	4308      	orrs	r0, r1
    9262:	78e1      	ldrb	r1, [r4, #3]
    9264:	0609      	lsls	r1, r1, #24
    9266:	4301      	orrs	r1, r0
    9268:	00db      	lsls	r3, r3, #3
    926a:	185b      	adds	r3, r3, r1
    926c:	789b      	ldrb	r3, [r3, #2]
    926e:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    9270:	2008      	movs	r0, #8
	return result;
    9272:	e7ed      	b.n	9250 <LORAREG_GetAttr_MaxPayloadT2+0x10>
    9274:	20001408 	.word	0x20001408

00009278 <LORAREG_GetAttr_ModulationAttrT2>:
{
    9278:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    927a:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    927c:	2124      	movs	r1, #36	; 0x24
    927e:	480b      	ldr	r0, [pc, #44]	; (92ac <LORAREG_GetAttr_ModulationAttrT2+0x34>)
    9280:	5c41      	ldrb	r1, [r0, r1]
		result = LORAWAN_INVALID_PARAMETER;
    9282:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    9284:	4299      	cmp	r1, r3
    9286:	d200      	bcs.n	928a <LORAREG_GetAttr_ModulationAttrT2+0x12>
}
    9288:	bd10      	pop	{r4, pc}
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].modulation;
    928a:	4c08      	ldr	r4, [pc, #32]	; (92ac <LORAREG_GetAttr_ModulationAttrT2+0x34>)
    928c:	7821      	ldrb	r1, [r4, #0]
    928e:	7860      	ldrb	r0, [r4, #1]
    9290:	0200      	lsls	r0, r0, #8
    9292:	4308      	orrs	r0, r1
    9294:	78a1      	ldrb	r1, [r4, #2]
    9296:	0409      	lsls	r1, r1, #16
    9298:	4308      	orrs	r0, r1
    929a:	78e1      	ldrb	r1, [r4, #3]
    929c:	0609      	lsls	r1, r1, #24
    929e:	4301      	orrs	r1, r0
    92a0:	00db      	lsls	r3, r3, #3
    92a2:	185b      	adds	r3, r3, r1
    92a4:	79db      	ldrb	r3, [r3, #7]
    92a6:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    92a8:	2008      	movs	r0, #8
	return result;
    92aa:	e7ed      	b.n	9288 <LORAREG_GetAttr_ModulationAttrT2+0x10>
    92ac:	20001408 	.word	0x20001408

000092b0 <LORAREG_GetAttr_BandwidthAttrT2>:
{
    92b0:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    92b2:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    92b4:	2124      	movs	r1, #36	; 0x24
    92b6:	480b      	ldr	r0, [pc, #44]	; (92e4 <LORAREG_GetAttr_BandwidthAttrT2+0x34>)
    92b8:	5c41      	ldrb	r1, [r0, r1]
		result = LORAWAN_INVALID_PARAMETER;
    92ba:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    92bc:	4299      	cmp	r1, r3
    92be:	d200      	bcs.n	92c2 <LORAREG_GetAttr_BandwidthAttrT2+0x12>
}
    92c0:	bd10      	pop	{r4, pc}
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].bandwidth;
    92c2:	4c08      	ldr	r4, [pc, #32]	; (92e4 <LORAREG_GetAttr_BandwidthAttrT2+0x34>)
    92c4:	7821      	ldrb	r1, [r4, #0]
    92c6:	7860      	ldrb	r0, [r4, #1]
    92c8:	0200      	lsls	r0, r0, #8
    92ca:	4308      	orrs	r0, r1
    92cc:	78a1      	ldrb	r1, [r4, #2]
    92ce:	0409      	lsls	r1, r1, #16
    92d0:	4308      	orrs	r0, r1
    92d2:	78e1      	ldrb	r1, [r4, #3]
    92d4:	0609      	lsls	r1, r1, #24
    92d6:	4301      	orrs	r1, r0
    92d8:	00db      	lsls	r3, r3, #3
    92da:	185b      	adds	r3, r3, r1
    92dc:	799b      	ldrb	r3, [r3, #6]
    92de:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    92e0:	2008      	movs	r0, #8
	return result;
    92e2:	e7ed      	b.n	92c0 <LORAREG_GetAttr_BandwidthAttrT2+0x10>
    92e4:	20001408 	.word	0x20001408

000092e8 <LORAREG_GetAttr_SpreadFactorT2>:
{
    92e8:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    92ea:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    92ec:	2124      	movs	r1, #36	; 0x24
    92ee:	480b      	ldr	r0, [pc, #44]	; (931c <LORAREG_GetAttr_SpreadFactorT2+0x34>)
    92f0:	5c41      	ldrb	r1, [r0, r1]
		result =  LORAWAN_INVALID_PARAMETER;
    92f2:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    92f4:	4299      	cmp	r1, r3
    92f6:	d200      	bcs.n	92fa <LORAREG_GetAttr_SpreadFactorT2+0x12>
}
    92f8:	bd10      	pop	{r4, pc}
		*(RadioDataRate_t *)attrOutput = RegParams.pDrParams[dataRate].spreadingFactor;
    92fa:	4c08      	ldr	r4, [pc, #32]	; (931c <LORAREG_GetAttr_SpreadFactorT2+0x34>)
    92fc:	7821      	ldrb	r1, [r4, #0]
    92fe:	7860      	ldrb	r0, [r4, #1]
    9300:	0200      	lsls	r0, r0, #8
    9302:	4308      	orrs	r0, r1
    9304:	78a1      	ldrb	r1, [r4, #2]
    9306:	0409      	lsls	r1, r1, #16
    9308:	4308      	orrs	r0, r1
    930a:	78e1      	ldrb	r1, [r4, #3]
    930c:	0609      	lsls	r1, r1, #24
    930e:	4301      	orrs	r1, r0
    9310:	00db      	lsls	r3, r3, #3
    9312:	185b      	adds	r3, r3, r1
    9314:	795b      	ldrb	r3, [r3, #5]
    9316:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    9318:	2008      	movs	r0, #8
	return result;
    931a:	e7ed      	b.n	92f8 <LORAREG_GetAttr_SpreadFactorT2+0x10>
    931c:	20001408 	.word	0x20001408

00009320 <ValidateChMaskChCntl>:
{
    9320:	b510      	push	{r4, lr}
    9322:	b082      	sub	sp, #8
	ValChMaskCntl_t chMaskchCntl = * (ValChMaskCntl_t *)attrInput;
    9324:	ac01      	add	r4, sp, #4
    9326:	2204      	movs	r2, #4
    9328:	0020      	movs	r0, r4
    932a:	4b09      	ldr	r3, [pc, #36]	; (9350 <ValidateChMaskChCntl+0x30>)
    932c:	4798      	blx	r3
    if(chMaskchCntl.chnlMask == 0 && chMaskchCntl.chnlMaskCntl == 7)
    932e:	8863      	ldrh	r3, [r4, #2]
    9330:	2b00      	cmp	r3, #0
    9332:	d104      	bne.n	933e <ValidateChMaskChCntl+0x1e>
    9334:	ab01      	add	r3, sp, #4
    9336:	781b      	ldrb	r3, [r3, #0]
        result = LORAWAN_INVALID_PARAMETER;
    9338:	200a      	movs	r0, #10
    if(chMaskchCntl.chnlMask == 0 && chMaskchCntl.chnlMaskCntl == 7)
    933a:	2b07      	cmp	r3, #7
    933c:	d006      	beq.n	934c <ValidateChMaskChCntl+0x2c>
		result = ((ValidateChannelMask(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) | (ValidateChannelMaskCntl(CHANNEL_MASK_CNTL,  (void *)&chMaskchCntl.chnlMaskCntl)));
    933e:	a901      	add	r1, sp, #4
    9340:	201b      	movs	r0, #27
    9342:	4b04      	ldr	r3, [pc, #16]	; (9354 <ValidateChMaskChCntl+0x34>)
    9344:	4798      	blx	r3
    9346:	2308      	movs	r3, #8
    9348:	4318      	orrs	r0, r3
    934a:	b2c0      	uxtb	r0, r0
}
    934c:	b002      	add	sp, #8
    934e:	bd10      	pop	{r4, pc}
    9350:	00016225 	.word	0x00016225
    9354:	00006a49 	.word	0x00006a49

00009358 <LORAREG_GetAttr_NewTxChConfigT2>:
{
    9358:	b5f0      	push	{r4, r5, r6, r7, lr}
    935a:	b083      	sub	sp, #12
    935c:	0015      	movs	r5, r2
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    935e:	788c      	ldrb	r4, [r1, #2]
    if ( dataRate > RegParams.minDataRate )
    9360:	2324      	movs	r3, #36	; 0x24
    9362:	4a2e      	ldr	r2, [pc, #184]	; (941c <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    9364:	5cd3      	ldrb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    9366:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    9368:	42a3      	cmp	r3, r4
    936a:	d205      	bcs.n	9378 <LORAREG_GetAttr_NewTxChConfigT2+0x20>
}
    936c:	b003      	add	sp, #12
    936e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923))) != 0) && (transmissionType == 0))
    9370:	2900      	cmp	r1, #0
    9372:	d10f      	bne.n	9394 <LORAREG_GetAttr_NewTxChConfigT2+0x3c>
		currDr = DR2;
    9374:	2402      	movs	r4, #2
    9376:	e00d      	b.n	9394 <LORAREG_GetAttr_NewTxChConfigT2+0x3c>
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    9378:	784e      	ldrb	r6, [r1, #1]
	if (txPowerNew > RegParams.maxTxPwrIndx)
    937a:	232d      	movs	r3, #45	; 0x2d
    937c:	4a27      	ldr	r2, [pc, #156]	; (941c <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    937e:	56d3      	ldrsb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    9380:	200a      	movs	r0, #10
	if (txPowerNew > RegParams.maxTxPwrIndx)
    9382:	429e      	cmp	r6, r3
    9384:	dcf2      	bgt.n	936c <LORAREG_GetAttr_NewTxChConfigT2+0x14>
		result = GetTxChannelConfig2(newTxChannelReq.transmissionType,newTxChannelReq.txPwr,newTxChannelReq.currDr,(radioConfig_t*)attrOutput);
    9386:	7809      	ldrb	r1, [r1, #0]
	if(((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923))) != 0) && (transmissionType == 0))
    9388:	232e      	movs	r3, #46	; 0x2e
    938a:	5cd2      	ldrb	r2, [r2, r3]
    938c:	4b24      	ldr	r3, [pc, #144]	; (9420 <LORAREG_GetAttr_NewTxChConfigT2+0xc8>)
    938e:	4113      	asrs	r3, r2
    9390:	07db      	lsls	r3, r3, #31
    9392:	d4ed      	bmi.n	9370 <LORAREG_GetAttr_NewTxChConfigT2+0x18>
	result = SearchAvailableChannel2 (RegParams.maxChannels, transmissionType,currDr, &channelIndex);
    9394:	232a      	movs	r3, #42	; 0x2a
    9396:	4a21      	ldr	r2, [pc, #132]	; (941c <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    9398:	5cd0      	ldrb	r0, [r2, r3]
    939a:	466b      	mov	r3, sp
    939c:	3307      	adds	r3, #7
    939e:	0022      	movs	r2, r4
    93a0:	4f20      	ldr	r7, [pc, #128]	; (9424 <LORAREG_GetAttr_NewTxChConfigT2+0xcc>)
    93a2:	47b8      	blx	r7
	if (result == LORAWAN_SUCCESS)
    93a4:	2808      	cmp	r0, #8
    93a6:	d1e1      	bne.n	936c <LORAREG_GetAttr_NewTxChConfigT2+0x14>
		RegParams.lastUsedChannelIndex = channelIndex;
    93a8:	466b      	mov	r3, sp
    93aa:	79df      	ldrb	r7, [r3, #7]
    93ac:	4b1b      	ldr	r3, [pc, #108]	; (941c <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    93ae:	222f      	movs	r2, #47	; 0x2f
    93b0:	549f      	strb	r7, [r3, r2]
		radioConfig->frequency = RegParams.pOtherChParams[channelIndex].ulfrequency;
    93b2:	7a19      	ldrb	r1, [r3, #8]
    93b4:	7a5a      	ldrb	r2, [r3, #9]
    93b6:	0212      	lsls	r2, r2, #8
    93b8:	430a      	orrs	r2, r1
    93ba:	7a99      	ldrb	r1, [r3, #10]
    93bc:	0409      	lsls	r1, r1, #16
    93be:	430a      	orrs	r2, r1
    93c0:	7ad9      	ldrb	r1, [r3, #11]
    93c2:	0609      	lsls	r1, r1, #24
    93c4:	4311      	orrs	r1, r2
    93c6:	007a      	lsls	r2, r7, #1
    93c8:	19d2      	adds	r2, r2, r7
    93ca:	0092      	lsls	r2, r2, #2
    93cc:	5c57      	ldrb	r7, [r2, r1]
    93ce:	1852      	adds	r2, r2, r1
    93d0:	7851      	ldrb	r1, [r2, #1]
    93d2:	0209      	lsls	r1, r1, #8
    93d4:	430f      	orrs	r7, r1
    93d6:	7891      	ldrb	r1, [r2, #2]
    93d8:	0409      	lsls	r1, r1, #16
    93da:	4339      	orrs	r1, r7
    93dc:	78d2      	ldrb	r2, [r2, #3]
    93de:	0612      	lsls	r2, r2, #24
    93e0:	430a      	orrs	r2, r1
    93e2:	602a      	str	r2, [r5, #0]
		radioConfig->txPower = RegParams.maxTxPwr - 2 *txPwrIndx;
    93e4:	0076      	lsls	r6, r6, #1
    93e6:	2228      	movs	r2, #40	; 0x28
    93e8:	5c9a      	ldrb	r2, [r3, r2]
    93ea:	1b96      	subs	r6, r2, r6
    93ec:	722e      	strb	r6, [r5, #8]
		radioConfig->freq_hop_period = DISABLED ;
    93ee:	2200      	movs	r2, #0
    93f0:	80aa      	strh	r2, [r5, #4]
		radioConfig->modulation = RegParams.pDrParams[currDr].modulation;
    93f2:	7819      	ldrb	r1, [r3, #0]
    93f4:	785a      	ldrb	r2, [r3, #1]
    93f6:	0212      	lsls	r2, r2, #8
    93f8:	4311      	orrs	r1, r2
    93fa:	789a      	ldrb	r2, [r3, #2]
    93fc:	0412      	lsls	r2, r2, #16
    93fe:	430a      	orrs	r2, r1
    9400:	78db      	ldrb	r3, [r3, #3]
    9402:	061b      	lsls	r3, r3, #24
    9404:	4313      	orrs	r3, r2
    9406:	00e4      	lsls	r4, r4, #3
    9408:	191c      	adds	r4, r3, r4
    940a:	79e3      	ldrb	r3, [r4, #7]
    940c:	726b      	strb	r3, [r5, #9]
		radioConfig->bandwidth = RegParams.pDrParams[currDr].bandwidth;
    940e:	79a3      	ldrb	r3, [r4, #6]
    9410:	72ab      	strb	r3, [r5, #10]
		radioConfig->sf = RegParams.pDrParams[currDr].spreadingFactor;
    9412:	7963      	ldrb	r3, [r4, #5]
    9414:	72eb      	strb	r3, [r5, #11]
		radioConfig->ecrConfig.override = false;
    9416:	2300      	movs	r3, #0
    9418:	71eb      	strb	r3, [r5, #7]
    941a:	e7a7      	b.n	936c <LORAREG_GetAttr_NewTxChConfigT2+0x14>
    941c:	20001408 	.word	0x20001408
    9420:	00007fe0 	.word	0x00007fe0
    9424:	0000810d 	.word	0x0000810d

00009428 <setChannelIdStatus>:
{
    9428:	b510      	push	{r4, lr}
    uint8_t channelId = *(uint8_t *)attrInput;
    942a:	7808      	ldrb	r0, [r1, #0]
    if (channelId >= RegParams.maxChannels)
    942c:	232a      	movs	r3, #42	; 0x2a
    942e:	4a05      	ldr	r2, [pc, #20]	; (9444 <setChannelIdStatus+0x1c>)
    9430:	56d3      	ldrsb	r3, [r2, r3]
    9432:	4298      	cmp	r0, r3
    9434:	db01      	blt.n	943a <setChannelIdStatus+0x12>
		retVal = LORAWAN_INVALID_PARAMETER;
    9436:	200a      	movs	r0, #10
}
    9438:	bd10      	pop	{r4, pc}
		UpdateChannelIdStatus(updateChid.channelIndex,updateChid.statusNew);
    943a:	7849      	ldrb	r1, [r1, #1]
    943c:	4b02      	ldr	r3, [pc, #8]	; (9448 <setChannelIdStatus+0x20>)
    943e:	4798      	blx	r3
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    9440:	2008      	movs	r0, #8
	return retVal;
    9442:	e7f9      	b.n	9438 <setChannelIdStatus+0x10>
    9444:	20001408 	.word	0x20001408
    9448:	000070d5 	.word	0x000070d5

0000944c <ValidateDataRange>:
{
    944c:	b530      	push	{r4, r5, lr}
	uint8_t maxTxDR = RegParams.cmnParams.paramsType1.maxTxDR;
    944e:	23a8      	movs	r3, #168	; 0xa8
    9450:	005b      	lsls	r3, r3, #1
    9452:	4a17      	ldr	r2, [pc, #92]	; (94b0 <ValidateDataRange+0x64>)
    9454:	5cd3      	ldrb	r3, [r2, r3]
	memcpy(&val_drange,attrInput,sizeof(ValUpdateDrange_t));
    9456:	784a      	ldrb	r2, [r1, #1]
	dataRateMax = (val_drange.dataRangeNew & FIRST_NIBBLE) >> SHIFT4;
    9458:	0914      	lsrs	r4, r2, #4
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    945a:	200a      	movs	r0, #10
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    945c:	42a3      	cmp	r3, r4
    945e:	d213      	bcs.n	9488 <ValidateDataRange+0x3c>
}
    9460:	bd30      	pop	{r4, r5, pc}
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMin != maxTxDR)) ||
    9462:	202a      	movs	r0, #42	; 0x2a
    9464:	4d12      	ldr	r5, [pc, #72]	; (94b0 <ValidateDataRange+0x64>)
    9466:	562d      	ldrsb	r5, [r5, r0]
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    9468:	3822      	subs	r0, #34	; 0x22
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMin != maxTxDR)) ||
    946a:	42a9      	cmp	r1, r5
    946c:	daf8      	bge.n	9460 <ValidateDataRange+0x14>
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    946e:	3002      	adds	r0, #2
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMin != maxTxDR)) ||
    9470:	4293      	cmp	r3, r2
    9472:	d1f5      	bne.n	9460 <ValidateDataRange+0x14>
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMax != maxTxDR)))
    9474:	42a3      	cmp	r3, r4
    9476:	d005      	beq.n	9484 <ValidateDataRange+0x38>
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    9478:	200a      	movs	r0, #10
	return retVal;
    947a:	e7f1      	b.n	9460 <ValidateDataRange+0x14>
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    947c:	200a      	movs	r0, #10
    947e:	e7ef      	b.n	9460 <ValidateDataRange+0x14>
    9480:	200a      	movs	r0, #10
    9482:	e7ed      	b.n	9460 <ValidateDataRange+0x14>
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    9484:	2008      	movs	r0, #8
    9486:	e7eb      	b.n	9460 <ValidateDataRange+0x14>
	dataRateMin = val_drange.dataRangeNew & LAST_NIBBLE;
    9488:	200f      	movs	r0, #15
    948a:	4002      	ands	r2, r0
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    948c:	3805      	subs	r0, #5
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    948e:	4293      	cmp	r3, r2
    9490:	d3e6      	bcc.n	9460 <ValidateDataRange+0x14>
	if((ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMax) != LORAWAN_SUCCESS ) || (ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMin) != LORAWAN_SUCCESS ) || dataRateMax < dataRateMin || 
    9492:	42a2      	cmp	r2, r4
    9494:	d8e4      	bhi.n	9460 <ValidateDataRange+0x14>
	memcpy(&val_drange,attrInput,sizeof(ValUpdateDrange_t));
    9496:	7809      	ldrb	r1, [r1, #0]
	   ((chId < RegParams.cmnParams.paramsType1.Max_125khzChan) && ((dataRateMin == maxTxDR) || (dataRateMax == maxTxDR))) || 
    9498:	2054      	movs	r0, #84	; 0x54
    949a:	30ff      	adds	r0, #255	; 0xff
	if((ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMax) != LORAWAN_SUCCESS ) || (ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMin) != LORAWAN_SUCCESS ) || dataRateMax < dataRateMin || 
    949c:	4d04      	ldr	r5, [pc, #16]	; (94b0 <ValidateDataRange+0x64>)
    949e:	5c28      	ldrb	r0, [r5, r0]
    94a0:	4288      	cmp	r0, r1
    94a2:	d9de      	bls.n	9462 <ValidateDataRange+0x16>
	   ((chId < RegParams.cmnParams.paramsType1.Max_125khzChan) && ((dataRateMin == maxTxDR) || (dataRateMax == maxTxDR))) || 
    94a4:	4293      	cmp	r3, r2
    94a6:	d0e9      	beq.n	947c <ValidateDataRange+0x30>
    94a8:	42a3      	cmp	r3, r4
    94aa:	d0e9      	beq.n	9480 <ValidateDataRange+0x34>
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    94ac:	2008      	movs	r0, #8
    94ae:	e7d7      	b.n	9460 <ValidateDataRange+0x14>
    94b0:	20001408 	.word	0x20001408

000094b4 <setDataRange>:
{
    94b4:	b570      	push	{r4, r5, r6, lr}
    94b6:	000d      	movs	r5, r1
	if((ValidateDataRange(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelId(CHANNEL_ID, &update_dr.channelIndex) != LORAWAN_SUCCESS))
    94b8:	2012      	movs	r0, #18
    94ba:	4b15      	ldr	r3, [pc, #84]	; (9510 <setDataRange+0x5c>)
    94bc:	4798      	blx	r3
    94be:	0004      	movs	r4, r0
    94c0:	2808      	cmp	r0, #8
    94c2:	d002      	beq.n	94ca <setDataRange+0x16>
		retVal = LORAWAN_INVALID_PARAMETER;
    94c4:	240a      	movs	r4, #10
}
    94c6:	0020      	movs	r0, r4
    94c8:	bd70      	pop	{r4, r5, r6, pc}
	memcpy((void *)&update_dr,attrInput,sizeof(ValUpdateDrange_t));
    94ca:	782b      	ldrb	r3, [r5, #0]
    if (channelId >= RegParams.maxChannels)
    94cc:	222a      	movs	r2, #42	; 0x2a
    94ce:	4911      	ldr	r1, [pc, #68]	; (9514 <setDataRange+0x60>)
    94d0:	568a      	ldrsb	r2, [r1, r2]
    94d2:	4293      	cmp	r3, r2
    94d4:	db01      	blt.n	94da <setDataRange+0x26>
		retVal = LORAWAN_INVALID_PARAMETER;
    94d6:	3402      	adds	r4, #2
    94d8:	e7f5      	b.n	94c6 <setDataRange+0x12>
	memcpy((void *)&update_dr,attrInput,sizeof(ValUpdateDrange_t));
    94da:	786d      	ldrb	r5, [r5, #1]
		RegParams.pChParams[update_dr.channelIndex].dataRange.value = update_dr.dataRangeNew;
    94dc:	4a0d      	ldr	r2, [pc, #52]	; (9514 <setDataRange+0x60>)
    94de:	7911      	ldrb	r1, [r2, #4]
    94e0:	7950      	ldrb	r0, [r2, #5]
    94e2:	0200      	lsls	r0, r0, #8
    94e4:	4308      	orrs	r0, r1
    94e6:	7991      	ldrb	r1, [r2, #6]
    94e8:	0409      	lsls	r1, r1, #16
    94ea:	4308      	orrs	r0, r1
    94ec:	79d1      	ldrb	r1, [r2, #7]
    94ee:	0609      	lsls	r1, r1, #24
    94f0:	4301      	orrs	r1, r0
    94f2:	005b      	lsls	r3, r3, #1
    94f4:	185b      	adds	r3, r3, r1
    94f6:	705d      	strb	r5, [r3, #1]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    94f8:	4b07      	ldr	r3, [pc, #28]	; (9518 <setDataRange+0x64>)
    94fa:	5cd3      	ldrb	r3, [r2, r3]
    94fc:	4907      	ldr	r1, [pc, #28]	; (951c <setDataRange+0x68>)
    94fe:	5c50      	ldrb	r0, [r2, r1]
    9500:	0200      	lsls	r0, r0, #8
    9502:	4318      	orrs	r0, r3
    9504:	b2c1      	uxtb	r1, r0
    9506:	0a00      	lsrs	r0, r0, #8
    9508:	4b05      	ldr	r3, [pc, #20]	; (9520 <setDataRange+0x6c>)
    950a:	4798      	blx	r3
	return retVal;
    950c:	e7db      	b.n	94c6 <setDataRange+0x12>
    950e:	46c0      	nop			; (mov r8, r8)
    9510:	0000944d 	.word	0x0000944d
    9514:	20001408 	.word	0x20001408
    9518:	0000020e 	.word	0x0000020e
    951c:	0000020f 	.word	0x0000020f
    9520:	0000ae01 	.word	0x0000ae01

00009524 <LORAREG_GetAttr_RxWindowSizeT1>:
{
    9524:	b570      	push	{r4, r5, r6, lr}
    9526:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    9528:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    952a:	23a8      	movs	r3, #168	; 0xa8
    952c:	005b      	lsls	r3, r3, #1
    952e:	4a0f      	ldr	r2, [pc, #60]	; (956c <LORAREG_GetAttr_RxWindowSizeT1+0x48>)
    9530:	5cd3      	ldrb	r3, [r2, r3]
    9532:	42a3      	cmp	r3, r4
    9534:	d205      	bcs.n	9542 <LORAREG_GetAttr_RxWindowSizeT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    9536:	200f      	movs	r0, #15
    9538:	4b0d      	ldr	r3, [pc, #52]	; (9570 <LORAREG_GetAttr_RxWindowSizeT1+0x4c>)
    953a:	4798      	blx	r3
		return LORAWAN_INVALID_PARAMETER;
    953c:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    953e:	2808      	cmp	r0, #8
    9540:	d112      	bne.n	9568 <LORAREG_GetAttr_RxWindowSizeT1+0x44>
	    *(uint16_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowSize;	
    9542:	490a      	ldr	r1, [pc, #40]	; (956c <LORAREG_GetAttr_RxWindowSizeT1+0x48>)
    9544:	780b      	ldrb	r3, [r1, #0]
    9546:	784a      	ldrb	r2, [r1, #1]
    9548:	0212      	lsls	r2, r2, #8
    954a:	431a      	orrs	r2, r3
    954c:	788b      	ldrb	r3, [r1, #2]
    954e:	041b      	lsls	r3, r3, #16
    9550:	431a      	orrs	r2, r3
    9552:	78cb      	ldrb	r3, [r1, #3]
    9554:	061b      	lsls	r3, r3, #24
    9556:	4313      	orrs	r3, r2
    9558:	00e4      	lsls	r4, r4, #3
    955a:	5ce2      	ldrb	r2, [r4, r3]
    955c:	18e4      	adds	r4, r4, r3
    955e:	7863      	ldrb	r3, [r4, #1]
    9560:	021b      	lsls	r3, r3, #8
    9562:	4313      	orrs	r3, r2
    9564:	802b      	strh	r3, [r5, #0]
	return result;
    9566:	2308      	movs	r3, #8
}
    9568:	0018      	movs	r0, r3
    956a:	bd70      	pop	{r4, r5, r6, pc}
    956c:	20001408 	.word	0x20001408
    9570:	000068f5 	.word	0x000068f5

00009574 <LORAREG_GetAttr_RxWindowOffsetT1>:
{
    9574:	b570      	push	{r4, r5, r6, lr}
    9576:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    9578:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    957a:	23a8      	movs	r3, #168	; 0xa8
    957c:	005b      	lsls	r3, r3, #1
    957e:	4a0e      	ldr	r2, [pc, #56]	; (95b8 <LORAREG_GetAttr_RxWindowOffsetT1+0x44>)
    9580:	5cd3      	ldrb	r3, [r2, r3]
    9582:	42a3      	cmp	r3, r4
    9584:	d205      	bcs.n	9592 <LORAREG_GetAttr_RxWindowOffsetT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    9586:	200f      	movs	r0, #15
    9588:	4b0c      	ldr	r3, [pc, #48]	; (95bc <LORAREG_GetAttr_RxWindowOffsetT1+0x48>)
    958a:	4798      	blx	r3
		return LORAWAN_INVALID_PARAMETER;
    958c:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    958e:	2808      	cmp	r0, #8
    9590:	d110      	bne.n	95b4 <LORAREG_GetAttr_RxWindowOffsetT1+0x40>
		*(int8_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowOffset;
    9592:	4909      	ldr	r1, [pc, #36]	; (95b8 <LORAREG_GetAttr_RxWindowOffsetT1+0x44>)
    9594:	780b      	ldrb	r3, [r1, #0]
    9596:	784a      	ldrb	r2, [r1, #1]
    9598:	0212      	lsls	r2, r2, #8
    959a:	431a      	orrs	r2, r3
    959c:	788b      	ldrb	r3, [r1, #2]
    959e:	041b      	lsls	r3, r3, #16
    95a0:	431a      	orrs	r2, r3
    95a2:	78cb      	ldrb	r3, [r1, #3]
    95a4:	061b      	lsls	r3, r3, #24
    95a6:	4313      	orrs	r3, r2
    95a8:	00e4      	lsls	r4, r4, #3
    95aa:	18e3      	adds	r3, r4, r3
    95ac:	791b      	ldrb	r3, [r3, #4]
    95ae:	b25b      	sxtb	r3, r3
    95b0:	702b      	strb	r3, [r5, #0]
	return result;
    95b2:	2308      	movs	r3, #8
}
    95b4:	0018      	movs	r0, r3
    95b6:	bd70      	pop	{r4, r5, r6, pc}
    95b8:	20001408 	.word	0x20001408
    95bc:	000068f5 	.word	0x000068f5

000095c0 <LORAREG_GetAttr_MaxPayloadT1>:
{
    95c0:	b570      	push	{r4, r5, r6, lr}
    95c2:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    95c4:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    95c6:	23a8      	movs	r3, #168	; 0xa8
    95c8:	005b      	lsls	r3, r3, #1
    95ca:	4a0e      	ldr	r2, [pc, #56]	; (9604 <LORAREG_GetAttr_MaxPayloadT1+0x44>)
    95cc:	5cd3      	ldrb	r3, [r2, r3]
    95ce:	42a3      	cmp	r3, r4
    95d0:	d205      	bcs.n	95de <LORAREG_GetAttr_MaxPayloadT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    95d2:	200f      	movs	r0, #15
    95d4:	4b0c      	ldr	r3, [pc, #48]	; (9608 <LORAREG_GetAttr_MaxPayloadT1+0x48>)
    95d6:	4798      	blx	r3
		result =  LORAWAN_INVALID_PARAMETER;
    95d8:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    95da:	2808      	cmp	r0, #8
    95dc:	d10f      	bne.n	95fe <LORAREG_GetAttr_MaxPayloadT1+0x3e>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt0;
    95de:	4909      	ldr	r1, [pc, #36]	; (9604 <LORAREG_GetAttr_MaxPayloadT1+0x44>)
    95e0:	780b      	ldrb	r3, [r1, #0]
    95e2:	784a      	ldrb	r2, [r1, #1]
    95e4:	0212      	lsls	r2, r2, #8
    95e6:	431a      	orrs	r2, r3
    95e8:	788b      	ldrb	r3, [r1, #2]
    95ea:	041b      	lsls	r3, r3, #16
    95ec:	431a      	orrs	r2, r3
    95ee:	78cb      	ldrb	r3, [r1, #3]
    95f0:	061b      	lsls	r3, r3, #24
    95f2:	4313      	orrs	r3, r2
    95f4:	00e4      	lsls	r4, r4, #3
    95f6:	18e3      	adds	r3, r4, r3
    95f8:	789b      	ldrb	r3, [r3, #2]
    95fa:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    95fc:	2308      	movs	r3, #8
}
    95fe:	0018      	movs	r0, r3
    9600:	bd70      	pop	{r4, r5, r6, pc}
    9602:	46c0      	nop			; (mov r8, r8)
    9604:	20001408 	.word	0x20001408
    9608:	000068f5 	.word	0x000068f5

0000960c <LORAREG_GetAttr_ModulationAttrT1>:
{
    960c:	b570      	push	{r4, r5, r6, lr}
    960e:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    9610:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    9612:	23a8      	movs	r3, #168	; 0xa8
    9614:	005b      	lsls	r3, r3, #1
    9616:	4a0e      	ldr	r2, [pc, #56]	; (9650 <LORAREG_GetAttr_ModulationAttrT1+0x44>)
    9618:	5cd3      	ldrb	r3, [r2, r3]
    961a:	42a3      	cmp	r3, r4
    961c:	d205      	bcs.n	962a <LORAREG_GetAttr_ModulationAttrT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    961e:	200f      	movs	r0, #15
    9620:	4b0c      	ldr	r3, [pc, #48]	; (9654 <LORAREG_GetAttr_ModulationAttrT1+0x48>)
    9622:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    9624:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    9626:	2808      	cmp	r0, #8
    9628:	d10f      	bne.n	964a <LORAREG_GetAttr_ModulationAttrT1+0x3e>
	    *(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].modulation;
    962a:	4909      	ldr	r1, [pc, #36]	; (9650 <LORAREG_GetAttr_ModulationAttrT1+0x44>)
    962c:	780b      	ldrb	r3, [r1, #0]
    962e:	784a      	ldrb	r2, [r1, #1]
    9630:	0212      	lsls	r2, r2, #8
    9632:	431a      	orrs	r2, r3
    9634:	788b      	ldrb	r3, [r1, #2]
    9636:	041b      	lsls	r3, r3, #16
    9638:	431a      	orrs	r2, r3
    963a:	78cb      	ldrb	r3, [r1, #3]
    963c:	061b      	lsls	r3, r3, #24
    963e:	4313      	orrs	r3, r2
    9640:	00e4      	lsls	r4, r4, #3
    9642:	18e3      	adds	r3, r4, r3
    9644:	79db      	ldrb	r3, [r3, #7]
    9646:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    9648:	2308      	movs	r3, #8
}
    964a:	0018      	movs	r0, r3
    964c:	bd70      	pop	{r4, r5, r6, pc}
    964e:	46c0      	nop			; (mov r8, r8)
    9650:	20001408 	.word	0x20001408
    9654:	000068f5 	.word	0x000068f5

00009658 <LORAREG_GetAttr_BandwidthAttrT1>:
{
    9658:	b570      	push	{r4, r5, r6, lr}
    965a:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    965c:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    965e:	23a8      	movs	r3, #168	; 0xa8
    9660:	005b      	lsls	r3, r3, #1
    9662:	4a0e      	ldr	r2, [pc, #56]	; (969c <LORAREG_GetAttr_BandwidthAttrT1+0x44>)
    9664:	5cd3      	ldrb	r3, [r2, r3]
    9666:	42a3      	cmp	r3, r4
    9668:	d205      	bcs.n	9676 <LORAREG_GetAttr_BandwidthAttrT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    966a:	200f      	movs	r0, #15
    966c:	4b0c      	ldr	r3, [pc, #48]	; (96a0 <LORAREG_GetAttr_BandwidthAttrT1+0x48>)
    966e:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    9670:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    9672:	2808      	cmp	r0, #8
    9674:	d10f      	bne.n	9696 <LORAREG_GetAttr_BandwidthAttrT1+0x3e>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].bandwidth;
    9676:	4909      	ldr	r1, [pc, #36]	; (969c <LORAREG_GetAttr_BandwidthAttrT1+0x44>)
    9678:	780b      	ldrb	r3, [r1, #0]
    967a:	784a      	ldrb	r2, [r1, #1]
    967c:	0212      	lsls	r2, r2, #8
    967e:	431a      	orrs	r2, r3
    9680:	788b      	ldrb	r3, [r1, #2]
    9682:	041b      	lsls	r3, r3, #16
    9684:	431a      	orrs	r2, r3
    9686:	78cb      	ldrb	r3, [r1, #3]
    9688:	061b      	lsls	r3, r3, #24
    968a:	4313      	orrs	r3, r2
    968c:	00e4      	lsls	r4, r4, #3
    968e:	18e3      	adds	r3, r4, r3
    9690:	799b      	ldrb	r3, [r3, #6]
    9692:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    9694:	2308      	movs	r3, #8
}
    9696:	0018      	movs	r0, r3
    9698:	bd70      	pop	{r4, r5, r6, pc}
    969a:	46c0      	nop			; (mov r8, r8)
    969c:	20001408 	.word	0x20001408
    96a0:	000068f5 	.word	0x000068f5

000096a4 <LORAREG_GetAttr_SpreadFactorT1>:
{
    96a4:	b570      	push	{r4, r5, r6, lr}
    96a6:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    96a8:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    96aa:	23a8      	movs	r3, #168	; 0xa8
    96ac:	005b      	lsls	r3, r3, #1
    96ae:	4a0e      	ldr	r2, [pc, #56]	; (96e8 <LORAREG_GetAttr_SpreadFactorT1+0x44>)
    96b0:	5cd3      	ldrb	r3, [r2, r3]
    96b2:	42a3      	cmp	r3, r4
    96b4:	d205      	bcs.n	96c2 <LORAREG_GetAttr_SpreadFactorT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    96b6:	200f      	movs	r0, #15
    96b8:	4b0c      	ldr	r3, [pc, #48]	; (96ec <LORAREG_GetAttr_SpreadFactorT1+0x48>)
    96ba:	4798      	blx	r3
		result =  LORAWAN_INVALID_PARAMETER;
    96bc:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    96be:	2808      	cmp	r0, #8
    96c0:	d10f      	bne.n	96e2 <LORAREG_GetAttr_SpreadFactorT1+0x3e>
		*(RadioDataRate_t *)attrOutput = RegParams.pDrParams[dataRate].spreadingFactor;
    96c2:	4909      	ldr	r1, [pc, #36]	; (96e8 <LORAREG_GetAttr_SpreadFactorT1+0x44>)
    96c4:	780b      	ldrb	r3, [r1, #0]
    96c6:	784a      	ldrb	r2, [r1, #1]
    96c8:	0212      	lsls	r2, r2, #8
    96ca:	431a      	orrs	r2, r3
    96cc:	788b      	ldrb	r3, [r1, #2]
    96ce:	041b      	lsls	r3, r3, #16
    96d0:	431a      	orrs	r2, r3
    96d2:	78cb      	ldrb	r3, [r1, #3]
    96d4:	061b      	lsls	r3, r3, #24
    96d6:	4313      	orrs	r3, r2
    96d8:	00e4      	lsls	r4, r4, #3
    96da:	18e3      	adds	r3, r4, r3
    96dc:	795b      	ldrb	r3, [r3, #5]
    96de:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    96e0:	2308      	movs	r3, #8
}
    96e2:	0018      	movs	r0, r3
    96e4:	bd70      	pop	{r4, r5, r6, pc}
    96e6:	46c0      	nop			; (mov r8, r8)
    96e8:	20001408 	.word	0x20001408
    96ec:	000068f5 	.word	0x000068f5

000096f0 <ValidateTxFreqT1>:
{
    96f0:	b530      	push	{r4, r5, lr}
    96f2:	b083      	sub	sp, #12
	memcpy(&val_freqTx,attrInput,sizeof(ValUpdateFreqTx_t));
    96f4:	2208      	movs	r2, #8
    96f6:	4668      	mov	r0, sp
    96f8:	4b20      	ldr	r3, [pc, #128]	; (977c <ValidateTxFreqT1+0x8c>)
    96fa:	4798      	blx	r3
	if(ChIndex > RegParams.maxChannels)
    96fc:	466b      	mov	r3, sp
    96fe:	7919      	ldrb	r1, [r3, #4]
    9700:	232a      	movs	r3, #42	; 0x2a
    9702:	4a1f      	ldr	r2, [pc, #124]	; (9780 <ValidateTxFreqT1+0x90>)
    9704:	56d3      	ldrsb	r3, [r2, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    9706:	2008      	movs	r0, #8
	if(ChIndex > RegParams.maxChannels)
    9708:	4299      	cmp	r1, r3
    970a:	dd00      	ble.n	970e <ValidateTxFreqT1+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    970c:	3002      	adds	r0, #2
	if(val_freqTx.frequencyNew != GenerateFrequency1(ChIndex) && 
    970e:	9c00      	ldr	r4, [sp, #0]
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh0Freq + FREQ_200KHZ * channelIndex;
    9710:	4d1b      	ldr	r5, [pc, #108]	; (9780 <ValidateTxFreqT1+0x90>)
    9712:	2344      	movs	r3, #68	; 0x44
    9714:	33ff      	adds	r3, #255	; 0xff
    9716:	5ceb      	ldrb	r3, [r5, r3]
    9718:	22a2      	movs	r2, #162	; 0xa2
    971a:	0052      	lsls	r2, r2, #1
    971c:	5caa      	ldrb	r2, [r5, r2]
    971e:	0212      	lsls	r2, r2, #8
    9720:	431a      	orrs	r2, r3
    9722:	2346      	movs	r3, #70	; 0x46
    9724:	33ff      	adds	r3, #255	; 0xff
    9726:	5ceb      	ldrb	r3, [r5, r3]
    9728:	041b      	lsls	r3, r3, #16
    972a:	431a      	orrs	r2, r3
    972c:	23a3      	movs	r3, #163	; 0xa3
    972e:	005b      	lsls	r3, r3, #1
    9730:	5ceb      	ldrb	r3, [r5, r3]
    9732:	061b      	lsls	r3, r3, #24
    9734:	4313      	orrs	r3, r2
    9736:	4a13      	ldr	r2, [pc, #76]	; (9784 <ValidateTxFreqT1+0x94>)
    9738:	434a      	muls	r2, r1
    973a:	189b      	adds	r3, r3, r2
	if(val_freqTx.frequencyNew != GenerateFrequency1(ChIndex) && 
    973c:	429c      	cmp	r4, r3
    973e:	d01b      	beq.n	9778 <ValidateTxFreqT1+0x88>
	                   FREQ_1600KHZ * (channelIndex - RegParams.cmnParams.paramsType1.Max_125khzChan);
    9740:	2354      	movs	r3, #84	; 0x54
    9742:	33ff      	adds	r3, #255	; 0xff
    9744:	5ceb      	ldrb	r3, [r5, r3]
    9746:	1ac9      	subs	r1, r1, r3
    9748:	4b0f      	ldr	r3, [pc, #60]	; (9788 <ValidateTxFreqT1+0x98>)
    974a:	4359      	muls	r1, r3
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
    974c:	2348      	movs	r3, #72	; 0x48
    974e:	33ff      	adds	r3, #255	; 0xff
    9750:	5ceb      	ldrb	r3, [r5, r3]
    9752:	22a4      	movs	r2, #164	; 0xa4
    9754:	0052      	lsls	r2, r2, #1
    9756:	5caa      	ldrb	r2, [r5, r2]
    9758:	0212      	lsls	r2, r2, #8
    975a:	4313      	orrs	r3, r2
    975c:	224a      	movs	r2, #74	; 0x4a
    975e:	32ff      	adds	r2, #255	; 0xff
    9760:	5caa      	ldrb	r2, [r5, r2]
    9762:	0412      	lsls	r2, r2, #16
    9764:	431a      	orrs	r2, r3
    9766:	23a5      	movs	r3, #165	; 0xa5
    9768:	005b      	lsls	r3, r3, #1
    976a:	5ceb      	ldrb	r3, [r5, r3]
    976c:	061b      	lsls	r3, r3, #24
    976e:	4313      	orrs	r3, r2
    9770:	18cb      	adds	r3, r1, r3
	if(val_freqTx.frequencyNew != GenerateFrequency1(ChIndex) && 
    9772:	429c      	cmp	r4, r3
    9774:	d000      	beq.n	9778 <ValidateTxFreqT1+0x88>
		result = LORAWAN_INVALID_PARAMETER;
    9776:	200a      	movs	r0, #10
}
    9778:	b003      	add	sp, #12
    977a:	bd30      	pop	{r4, r5, pc}
    977c:	00016225 	.word	0x00016225
    9780:	20001408 	.word	0x20001408
    9784:	00030d40 	.word	0x00030d40
    9788:	00186a00 	.word	0x00186a00

0000978c <LORAREG_GetAttr_NewTxChConfigT1>:
{
    978c:	b5f0      	push	{r4, r5, r6, r7, lr}
    978e:	46ce      	mov	lr, r9
    9790:	4647      	mov	r7, r8
    9792:	b580      	push	{r7, lr}
    9794:	b083      	sub	sp, #12
    9796:	0016      	movs	r6, r2
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    9798:	788d      	ldrb	r5, [r1, #2]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    979a:	23a8      	movs	r3, #168	; 0xa8
    979c:	005b      	lsls	r3, r3, #1
    979e:	4a63      	ldr	r2, [pc, #396]	; (992c <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    97a0:	5cd3      	ldrb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    97a2:	240a      	movs	r4, #10
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    97a4:	42ab      	cmp	r3, r5
    97a6:	d300      	bcc.n	97aa <LORAREG_GetAttr_NewTxChConfigT1+0x1e>
    97a8:	e09a      	b.n	98e0 <LORAREG_GetAttr_NewTxChConfigT1+0x154>
}
    97aa:	0020      	movs	r0, r4
    97ac:	b003      	add	sp, #12
    97ae:	bc0c      	pop	{r2, r3}
    97b0:	4690      	mov	r8, r2
    97b2:	4699      	mov	r9, r3
    97b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		result = SearchAvailableChannel1 (RegParams.maxChannels, transmissionType,currDr, &channelIndex);
    97b6:	4b5d      	ldr	r3, [pc, #372]	; (992c <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    97b8:	4699      	mov	r9, r3
    97ba:	232a      	movs	r3, #42	; 0x2a
    97bc:	464a      	mov	r2, r9
    97be:	5cd0      	ldrb	r0, [r2, r3]
    97c0:	466b      	mov	r3, sp
    97c2:	3307      	adds	r3, #7
    97c4:	002a      	movs	r2, r5
    97c6:	2101      	movs	r1, #1
    97c8:	4c59      	ldr	r4, [pc, #356]	; (9930 <LORAREG_GetAttr_NewTxChConfigT1+0x1a4>)
    97ca:	47a0      	blx	r4
    97cc:	0004      	movs	r4, r0
		radioConfig->sf = RegParams.pDrParams[currDr].spreadingFactor;
    97ce:	464b      	mov	r3, r9
    97d0:	781b      	ldrb	r3, [r3, #0]
    97d2:	464a      	mov	r2, r9
    97d4:	7852      	ldrb	r2, [r2, #1]
    97d6:	0212      	lsls	r2, r2, #8
    97d8:	431a      	orrs	r2, r3
    97da:	464b      	mov	r3, r9
    97dc:	789b      	ldrb	r3, [r3, #2]
    97de:	041b      	lsls	r3, r3, #16
    97e0:	431a      	orrs	r2, r3
    97e2:	464b      	mov	r3, r9
    97e4:	78db      	ldrb	r3, [r3, #3]
    97e6:	061b      	lsls	r3, r3, #24
    97e8:	4313      	orrs	r3, r2
    97ea:	00ed      	lsls	r5, r5, #3
    97ec:	18eb      	adds	r3, r5, r3
    97ee:	795b      	ldrb	r3, [r3, #5]
    97f0:	72f3      	strb	r3, [r6, #11]
	if (result == LORAWAN_SUCCESS)
    97f2:	2c08      	cmp	r4, #8
    97f4:	d1d9      	bne.n	97aa <LORAREG_GetAttr_NewTxChConfigT1+0x1e>
	uint8_t txPower = RegParams.maxTxPwr - 2 * txPwrIndx;
    97f6:	007f      	lsls	r7, r7, #1
    97f8:	4643      	mov	r3, r8
    97fa:	1bdb      	subs	r3, r3, r7
    97fc:	b2db      	uxtb	r3, r3
		if (channelIndex < RegParams.cmnParams.paramsType1.Max_125khzChan)
    97fe:	466a      	mov	r2, sp
    9800:	3207      	adds	r2, #7
    9802:	7812      	ldrb	r2, [r2, #0]
    9804:	2154      	movs	r1, #84	; 0x54
    9806:	31ff      	adds	r1, #255	; 0xff
    9808:	4848      	ldr	r0, [pc, #288]	; (992c <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    980a:	5c41      	ldrb	r1, [r0, r1]
    980c:	4291      	cmp	r1, r2
    980e:	d93c      	bls.n	988a <LORAREG_GetAttr_NewTxChConfigT1+0xfe>
			radioConfig->bandwidth = BW_125KHZ;
    9810:	2107      	movs	r1, #7
    9812:	72b1      	strb	r1, [r6, #10]
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh0Freq + FREQ_200KHZ * channelIndex;
    9814:	2144      	movs	r1, #68	; 0x44
    9816:	31ff      	adds	r1, #255	; 0xff
    9818:	5c41      	ldrb	r1, [r0, r1]
    981a:	25a2      	movs	r5, #162	; 0xa2
    981c:	006d      	lsls	r5, r5, #1
    981e:	5d45      	ldrb	r5, [r0, r5]
    9820:	022d      	lsls	r5, r5, #8
    9822:	430d      	orrs	r5, r1
    9824:	2146      	movs	r1, #70	; 0x46
    9826:	31ff      	adds	r1, #255	; 0xff
    9828:	5c41      	ldrb	r1, [r0, r1]
    982a:	0409      	lsls	r1, r1, #16
    982c:	430d      	orrs	r5, r1
    982e:	21a3      	movs	r1, #163	; 0xa3
    9830:	0049      	lsls	r1, r1, #1
    9832:	5c41      	ldrb	r1, [r0, r1]
    9834:	0609      	lsls	r1, r1, #24
    9836:	4329      	orrs	r1, r5
    9838:	4d3e      	ldr	r5, [pc, #248]	; (9934 <LORAREG_GetAttr_NewTxChConfigT1+0x1a8>)
    983a:	436a      	muls	r2, r5
    983c:	188a      	adds	r2, r1, r2
			radioConfig->frequency = GenerateFrequency1 (channelIndex);
    983e:	6032      	str	r2, [r6, #0]
			radioConfig->txPower = txPower;
    9840:	7233      	strb	r3, [r6, #8]
			if(RegParams.band == ISM_NA915)
    9842:	232e      	movs	r3, #46	; 0x2e
    9844:	5cc3      	ldrb	r3, [r0, r3]
    9846:	2b02      	cmp	r3, #2
    9848:	d01b      	beq.n	9882 <LORAREG_GetAttr_NewTxChConfigT1+0xf6>
		radioConfig->freq_hop_period = DISABLED;
    984a:	2300      	movs	r3, #0
    984c:	80b3      	strh	r3, [r6, #4]
		radioConfig->modulation = MODULATION_LORA;
    984e:	3301      	adds	r3, #1
    9850:	7273      	strb	r3, [r6, #9]
		RegParams.lastUsedChannelIndex = channelIndex;
    9852:	466b      	mov	r3, sp
    9854:	79d9      	ldrb	r1, [r3, #7]
    9856:	232f      	movs	r3, #47	; 0x2f
    9858:	4a34      	ldr	r2, [pc, #208]	; (992c <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    985a:	54d1      	strb	r1, [r2, r3]
    985c:	e7a5      	b.n	97aa <LORAREG_GetAttr_NewTxChConfigT1+0x1e>
				radioConfig->sf = SF_10;
    985e:	3308      	adds	r3, #8
    9860:	72f3      	strb	r3, [r6, #11]
    9862:	e001      	b.n	9868 <LORAREG_GetAttr_NewTxChConfigT1+0xdc>
			radioConfig->sf = SF_8;
    9864:	2308      	movs	r3, #8
    9866:	72f3      	strb	r3, [r6, #11]
		PDS_STORE(RegParams.regParamItems.lastUsedSB);
    9868:	4b30      	ldr	r3, [pc, #192]	; (992c <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    986a:	2283      	movs	r2, #131	; 0x83
    986c:	0092      	lsls	r2, r2, #2
    986e:	5c9a      	ldrb	r2, [r3, r2]
    9870:	4931      	ldr	r1, [pc, #196]	; (9938 <LORAREG_GetAttr_NewTxChConfigT1+0x1ac>)
    9872:	5c58      	ldrb	r0, [r3, r1]
    9874:	0200      	lsls	r0, r0, #8
    9876:	4310      	orrs	r0, r2
    9878:	b2c1      	uxtb	r1, r0
    987a:	0a00      	lsrs	r0, r0, #8
    987c:	4b2f      	ldr	r3, [pc, #188]	; (993c <LORAREG_GetAttr_NewTxChConfigT1+0x1b0>)
    987e:	4798      	blx	r3
    9880:	e7b7      	b.n	97f2 <LORAREG_GetAttr_NewTxChConfigT1+0x66>
    			radioConfig->ecrConfig.override = true;
    9882:	3b01      	subs	r3, #1
    9884:	71f3      	strb	r3, [r6, #7]
			    radioConfig->ecrConfig.ecr = CR_4_5;	 
    9886:	71b3      	strb	r3, [r6, #6]
    9888:	e7df      	b.n	984a <LORAREG_GetAttr_NewTxChConfigT1+0xbe>
			radioConfig->bandwidth = BW_500KHZ;
    988a:	2109      	movs	r1, #9
    988c:	72b1      	strb	r1, [r6, #10]
	                   FREQ_1600KHZ * (channelIndex - RegParams.cmnParams.paramsType1.Max_125khzChan);
    988e:	4927      	ldr	r1, [pc, #156]	; (992c <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    9890:	2054      	movs	r0, #84	; 0x54
    9892:	30ff      	adds	r0, #255	; 0xff
    9894:	5c08      	ldrb	r0, [r1, r0]
    9896:	1a12      	subs	r2, r2, r0
    9898:	4829      	ldr	r0, [pc, #164]	; (9940 <LORAREG_GetAttr_NewTxChConfigT1+0x1b4>)
    989a:	4342      	muls	r2, r0
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
    989c:	2048      	movs	r0, #72	; 0x48
    989e:	30ff      	adds	r0, #255	; 0xff
    98a0:	5c08      	ldrb	r0, [r1, r0]
    98a2:	25a4      	movs	r5, #164	; 0xa4
    98a4:	006d      	lsls	r5, r5, #1
    98a6:	5d4d      	ldrb	r5, [r1, r5]
    98a8:	022d      	lsls	r5, r5, #8
    98aa:	4305      	orrs	r5, r0
    98ac:	204a      	movs	r0, #74	; 0x4a
    98ae:	30ff      	adds	r0, #255	; 0xff
    98b0:	5c08      	ldrb	r0, [r1, r0]
    98b2:	0400      	lsls	r0, r0, #16
    98b4:	4305      	orrs	r5, r0
    98b6:	20a5      	movs	r0, #165	; 0xa5
    98b8:	0040      	lsls	r0, r0, #1
    98ba:	5c08      	ldrb	r0, [r1, r0]
    98bc:	0600      	lsls	r0, r0, #24
    98be:	4328      	orrs	r0, r5
    98c0:	1812      	adds	r2, r2, r0
			radioConfig->frequency = GenerateFrequency2 (channelIndex);
    98c2:	6032      	str	r2, [r6, #0]
			if( RegParams.band == ISM_NA915)
    98c4:	222e      	movs	r2, #46	; 0x2e
    98c6:	5c8a      	ldrb	r2, [r1, r2]
    98c8:	2a02      	cmp	r2, #2
    98ca:	d003      	beq.n	98d4 <LORAREG_GetAttr_NewTxChConfigT1+0x148>
			if (txPower <= 26)
    98cc:	2b1a      	cmp	r3, #26
    98ce:	d804      	bhi.n	98da <LORAREG_GetAttr_NewTxChConfigT1+0x14e>
				radioConfig->txPower = txPower;
    98d0:	7233      	strb	r3, [r6, #8]
    98d2:	e7ba      	b.n	984a <LORAREG_GetAttr_NewTxChConfigT1+0xbe>
			    radioConfig->ecrConfig.override = false;
    98d4:	2200      	movs	r2, #0
    98d6:	71f2      	strb	r2, [r6, #7]
    98d8:	e7f8      	b.n	98cc <LORAREG_GetAttr_NewTxChConfigT1+0x140>
				radioConfig->txPower = 26;
    98da:	231a      	movs	r3, #26
    98dc:	7233      	strb	r3, [r6, #8]
    98de:	e7b4      	b.n	984a <LORAREG_GetAttr_NewTxChConfigT1+0xbe>
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    98e0:	784f      	ldrb	r7, [r1, #1]
	if (txPowerNew > RegParams.maxTxPwrIndx)
    98e2:	232d      	movs	r3, #45	; 0x2d
    98e4:	4a11      	ldr	r2, [pc, #68]	; (992c <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    98e6:	56d3      	ldrsb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    98e8:	240a      	movs	r4, #10
	if (txPowerNew > RegParams.maxTxPwrIndx)
    98ea:	429f      	cmp	r7, r3
    98ec:	dd00      	ble.n	98f0 <LORAREG_GetAttr_NewTxChConfigT1+0x164>
    98ee:	e75c      	b.n	97aa <LORAREG_GetAttr_NewTxChConfigT1+0x1e>
	uint8_t txPower = RegParams.maxTxPwr - 2 * txPwrIndx;
    98f0:	2328      	movs	r3, #40	; 0x28
    98f2:	5cd3      	ldrb	r3, [r2, r3]
    98f4:	4698      	mov	r8, r3
	if (transmissionType == 1) // data message (not join request), it should search in all
    98f6:	780b      	ldrb	r3, [r1, #0]
    98f8:	2b00      	cmp	r3, #0
    98fa:	d000      	beq.n	98fe <LORAREG_GetAttr_NewTxChConfigT1+0x172>
    98fc:	e75b      	b.n	97b6 <LORAREG_GetAttr_NewTxChConfigT1+0x2a>
		result = SearchAvailableChannel1 (RegParams.cmnParams.paramsType1.Max_125khzChan, transmissionType,DR0, &channelIndex);
    98fe:	466b      	mov	r3, sp
    9900:	1ddd      	adds	r5, r3, #7
    9902:	2354      	movs	r3, #84	; 0x54
    9904:	33ff      	adds	r3, #255	; 0xff
    9906:	4a09      	ldr	r2, [pc, #36]	; (992c <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    9908:	5cd0      	ldrb	r0, [r2, r3]
    990a:	002b      	movs	r3, r5
    990c:	2200      	movs	r2, #0
    990e:	2100      	movs	r1, #0
    9910:	4c07      	ldr	r4, [pc, #28]	; (9930 <LORAREG_GetAttr_NewTxChConfigT1+0x1a4>)
    9912:	47a0      	blx	r4
    9914:	0004      	movs	r4, r0
		if(channelIndex < MAX_CHANNELS_BANDWIDTH_125_AU_NA)
    9916:	782b      	ldrb	r3, [r5, #0]
    9918:	2b3f      	cmp	r3, #63	; 0x3f
    991a:	d8a3      	bhi.n	9864 <LORAREG_GetAttr_NewTxChConfigT1+0xd8>
			if( RegParams.band == ISM_NA915)
    991c:	232e      	movs	r3, #46	; 0x2e
    991e:	4a03      	ldr	r2, [pc, #12]	; (992c <LORAREG_GetAttr_NewTxChConfigT1+0x1a0>)
    9920:	5cd3      	ldrb	r3, [r2, r3]
    9922:	2b02      	cmp	r3, #2
    9924:	d09b      	beq.n	985e <LORAREG_GetAttr_NewTxChConfigT1+0xd2>
				radioConfig->sf = SF_12;
    9926:	230c      	movs	r3, #12
    9928:	72f3      	strb	r3, [r6, #11]
    992a:	e79d      	b.n	9868 <LORAREG_GetAttr_NewTxChConfigT1+0xdc>
    992c:	20001408 	.word	0x20001408
    9930:	00006dad 	.word	0x00006dad
    9934:	00030d40 	.word	0x00030d40
    9938:	0000020d 	.word	0x0000020d
    993c:	0000ae01 	.word	0x0000ae01
    9940:	00186a00 	.word	0x00186a00

00009944 <LORAREG_InitGetAttrFnPtrsNA>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT1;
    9944:	4b2b      	ldr	r3, [pc, #172]	; (99f4 <LORAREG_InitGetAttrFnPtrsNA+0xb0>)
    9946:	4a2c      	ldr	r2, [pc, #176]	; (99f8 <LORAREG_InitGetAttrFnPtrsNA+0xb4>)
    9948:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT1;
    994a:	4a2c      	ldr	r2, [pc, #176]	; (99fc <LORAREG_InitGetAttrFnPtrsNA+0xb8>)
    994c:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT1;
    994e:	4a2c      	ldr	r2, [pc, #176]	; (9a00 <LORAREG_InitGetAttrFnPtrsNA+0xbc>)
    9950:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT1;
    9952:	4a2c      	ldr	r2, [pc, #176]	; (9a04 <LORAREG_InitGetAttrFnPtrsNA+0xc0>)
    9954:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    9956:	4a2c      	ldr	r2, [pc, #176]	; (9a08 <LORAREG_InitGetAttrFnPtrsNA+0xc4>)
    9958:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    995a:	4a2c      	ldr	r2, [pc, #176]	; (9a0c <LORAREG_InitGetAttrFnPtrsNA+0xc8>)
    995c:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    995e:	4a2c      	ldr	r2, [pc, #176]	; (9a10 <LORAREG_InitGetAttrFnPtrsNA+0xcc>)
    9960:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    9962:	4a2c      	ldr	r2, [pc, #176]	; (9a14 <LORAREG_InitGetAttrFnPtrsNA+0xd0>)
    9964:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    9966:	4a2c      	ldr	r2, [pc, #176]	; (9a18 <LORAREG_InitGetAttrFnPtrsNA+0xd4>)
    9968:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    996a:	4a2c      	ldr	r2, [pc, #176]	; (9a1c <LORAREG_InitGetAttrFnPtrsNA+0xd8>)
    996c:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    996e:	4a2c      	ldr	r2, [pc, #176]	; (9a20 <LORAREG_InitGetAttrFnPtrsNA+0xdc>)
    9970:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT1;
    9972:	4a2c      	ldr	r2, [pc, #176]	; (9a24 <LORAREG_InitGetAttrFnPtrsNA+0xe0>)
    9974:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    9976:	4a2c      	ldr	r2, [pc, #176]	; (9a28 <LORAREG_InitGetAttrFnPtrsNA+0xe4>)
    9978:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    997a:	4a2c      	ldr	r2, [pc, #176]	; (9a2c <LORAREG_InitGetAttrFnPtrsNA+0xe8>)
    997c:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType1;
    997e:	4a2c      	ldr	r2, [pc, #176]	; (9a30 <LORAREG_InitGetAttrFnPtrsNA+0xec>)
    9980:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    9982:	492c      	ldr	r1, [pc, #176]	; (9a34 <LORAREG_InitGetAttrFnPtrsNA+0xf0>)
    9984:	2280      	movs	r2, #128	; 0x80
    9986:	5099      	str	r1, [r3, r2]
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT1;
    9988:	4a2b      	ldr	r2, [pc, #172]	; (9a38 <LORAREG_InitGetAttrFnPtrsNA+0xf4>)
    998a:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT1;
    998c:	492b      	ldr	r1, [pc, #172]	; (9a3c <LORAREG_InitGetAttrFnPtrsNA+0xf8>)
    998e:	228c      	movs	r2, #140	; 0x8c
    9990:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT1;
    9992:	492b      	ldr	r1, [pc, #172]	; (9a40 <LORAREG_InitGetAttrFnPtrsNA+0xfc>)
    9994:	3204      	adds	r2, #4
    9996:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT1;
    9998:	492a      	ldr	r1, [pc, #168]	; (9a44 <LORAREG_InitGetAttrFnPtrsNA+0x100>)
    999a:	3204      	adds	r2, #4
    999c:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_MinDutyCycleTimer;
    999e:	492a      	ldr	r1, [pc, #168]	; (9a48 <LORAREG_InitGetAttrFnPtrsNA+0x104>)
    99a0:	3204      	adds	r2, #4
    99a2:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    99a4:	4929      	ldr	r1, [pc, #164]	; (9a4c <LORAREG_InitGetAttrFnPtrsNA+0x108>)
    99a6:	3204      	adds	r2, #4
    99a8:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    99aa:	4929      	ldr	r1, [pc, #164]	; (9a50 <LORAREG_InitGetAttrFnPtrsNA+0x10c>)
    99ac:	3204      	adds	r2, #4
    99ae:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    99b0:	4928      	ldr	r1, [pc, #160]	; (9a54 <LORAREG_InitGetAttrFnPtrsNA+0x110>)
    99b2:	3204      	adds	r2, #4
    99b4:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    99b6:	4928      	ldr	r1, [pc, #160]	; (9a58 <LORAREG_InitGetAttrFnPtrsNA+0x114>)
    99b8:	3204      	adds	r2, #4
    99ba:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    99bc:	4927      	ldr	r1, [pc, #156]	; (9a5c <LORAREG_InitGetAttrFnPtrsNA+0x118>)
    99be:	3204      	adds	r2, #4
    99c0:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    99c2:	4927      	ldr	r1, [pc, #156]	; (9a60 <LORAREG_InitGetAttrFnPtrsNA+0x11c>)
    99c4:	3204      	adds	r2, #4
    99c6:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    99c8:	4926      	ldr	r1, [pc, #152]	; (9a64 <LORAREG_InitGetAttrFnPtrsNA+0x120>)
    99ca:	3204      	adds	r2, #4
    99cc:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    99ce:	4926      	ldr	r1, [pc, #152]	; (9a68 <LORAREG_InitGetAttrFnPtrsNA+0x124>)
    99d0:	3204      	adds	r2, #4
    99d2:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT1;
    99d4:	4925      	ldr	r1, [pc, #148]	; (9a6c <LORAREG_InitGetAttrFnPtrsNA+0x128>)
    99d6:	3204      	adds	r2, #4
    99d8:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel1;
    99da:	4925      	ldr	r1, [pc, #148]	; (9a70 <LORAREG_InitGetAttrFnPtrsNA+0x12c>)
    99dc:	3204      	adds	r2, #4
    99de:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    99e0:	4924      	ldr	r1, [pc, #144]	; (9a74 <LORAREG_InitGetAttrFnPtrsNA+0x130>)
    99e2:	3204      	adds	r2, #4
    99e4:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    99e6:	4924      	ldr	r1, [pc, #144]	; (9a78 <LORAREG_InitGetAttrFnPtrsNA+0x134>)
    99e8:	3214      	adds	r2, #20
    99ea:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    99ec:	4923      	ldr	r1, [pc, #140]	; (9a7c <LORAREG_InitGetAttrFnPtrsNA+0x138>)
    99ee:	3204      	adds	r2, #4
    99f0:	5099      	str	r1, [r3, r2]
}
    99f2:	4770      	bx	lr
    99f4:	20000c1c 	.word	0x20000c1c
    99f8:	0000681d 	.word	0x0000681d
    99fc:	00009525 	.word	0x00009525
    9a00:	00009575 	.word	0x00009575
    9a04:	000095c1 	.word	0x000095c1
    9a08:	00006665 	.word	0x00006665
    9a0c:	00006675 	.word	0x00006675
    9a10:	00006691 	.word	0x00006691
    9a14:	000066a1 	.word	0x000066a1
    9a18:	000076d5 	.word	0x000076d5
    9a1c:	000066b1 	.word	0x000066b1
    9a20:	000066c1 	.word	0x000066c1
    9a24:	000075a9 	.word	0x000075a9
    9a28:	000069d1 	.word	0x000069d1
    9a2c:	00006711 	.word	0x00006711
    9a30:	000074fd 	.word	0x000074fd
    9a34:	0000745d 	.word	0x0000745d
    9a38:	0000675d 	.word	0x0000675d
    9a3c:	0000960d 	.word	0x0000960d
    9a40:	00009659 	.word	0x00009659
    9a44:	000096a5 	.word	0x000096a5
    9a48:	00006767 	.word	0x00006767
    9a4c:	00006771 	.word	0x00006771
    9a50:	0000677b 	.word	0x0000677b
    9a54:	00006785 	.word	0x00006785
    9a58:	00006791 	.word	0x00006791
    9a5c:	0000679d 	.word	0x0000679d
    9a60:	000067a7 	.word	0x000067a7
    9a64:	000067af 	.word	0x000067af
    9a68:	000067b7 	.word	0x000067b7
    9a6c:	0000978d 	.word	0x0000978d
    9a70:	00006fb9 	.word	0x00006fb9
    9a74:	000067e1 	.word	0x000067e1
    9a78:	000067c1 	.word	0x000067c1
    9a7c:	000067d1 	.word	0x000067d1

00009a80 <LORAREG_InitGetAttrFnPtrsEU>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT2;
    9a80:	4b2d      	ldr	r3, [pc, #180]	; (9b38 <LORAREG_InitGetAttrFnPtrsEU+0xb8>)
    9a82:	4a2e      	ldr	r2, [pc, #184]	; (9b3c <LORAREG_InitGetAttrFnPtrsEU+0xbc>)
    9a84:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    9a86:	4a2e      	ldr	r2, [pc, #184]	; (9b40 <LORAREG_InitGetAttrFnPtrsEU+0xc0>)
    9a88:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    9a8a:	4a2e      	ldr	r2, [pc, #184]	; (9b44 <LORAREG_InitGetAttrFnPtrsEU+0xc4>)
    9a8c:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT2;
    9a8e:	4a2e      	ldr	r2, [pc, #184]	; (9b48 <LORAREG_InitGetAttrFnPtrsEU+0xc8>)
    9a90:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    9a92:	4a2e      	ldr	r2, [pc, #184]	; (9b4c <LORAREG_InitGetAttrFnPtrsEU+0xcc>)
    9a94:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    9a96:	4a2e      	ldr	r2, [pc, #184]	; (9b50 <LORAREG_InitGetAttrFnPtrsEU+0xd0>)
    9a98:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    9a9a:	4a2e      	ldr	r2, [pc, #184]	; (9b54 <LORAREG_InitGetAttrFnPtrsEU+0xd4>)
    9a9c:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    9a9e:	4a2e      	ldr	r2, [pc, #184]	; (9b58 <LORAREG_InitGetAttrFnPtrsEU+0xd8>)
    9aa0:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    9aa2:	4a2e      	ldr	r2, [pc, #184]	; (9b5c <LORAREG_InitGetAttrFnPtrsEU+0xdc>)
    9aa4:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    9aa6:	4a2e      	ldr	r2, [pc, #184]	; (9b60 <LORAREG_InitGetAttrFnPtrsEU+0xe0>)
    9aa8:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    9aaa:	4a2e      	ldr	r2, [pc, #184]	; (9b64 <LORAREG_InitGetAttrFnPtrsEU+0xe4>)
    9aac:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    9aae:	4a2e      	ldr	r2, [pc, #184]	; (9b68 <LORAREG_InitGetAttrFnPtrsEU+0xe8>)
    9ab0:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    9ab2:	4a2e      	ldr	r2, [pc, #184]	; (9b6c <LORAREG_InitGetAttrFnPtrsEU+0xec>)
    9ab4:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    9ab6:	4a2e      	ldr	r2, [pc, #184]	; (9b70 <LORAREG_InitGetAttrFnPtrsEU+0xf0>)
    9ab8:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType2;
    9aba:	4a2e      	ldr	r2, [pc, #184]	; (9b74 <LORAREG_InitGetAttrFnPtrsEU+0xf4>)
    9abc:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]= LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    9abe:	492e      	ldr	r1, [pc, #184]	; (9b78 <LORAREG_InitGetAttrFnPtrsEU+0xf8>)
    9ac0:	2280      	movs	r2, #128	; 0x80
    9ac2:	5099      	str	r1, [r3, r2]
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT2;
    9ac4:	4a2d      	ldr	r2, [pc, #180]	; (9b7c <LORAREG_InitGetAttrFnPtrsEU+0xfc>)
    9ac6:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    9ac8:	492d      	ldr	r1, [pc, #180]	; (9b80 <LORAREG_InitGetAttrFnPtrsEU+0x100>)
    9aca:	228c      	movs	r2, #140	; 0x8c
    9acc:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    9ace:	492d      	ldr	r1, [pc, #180]	; (9b84 <LORAREG_InitGetAttrFnPtrsEU+0x104>)
    9ad0:	3204      	adds	r2, #4
    9ad2:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    9ad4:	492c      	ldr	r1, [pc, #176]	; (9b88 <LORAREG_InitGetAttrFnPtrsEU+0x108>)
    9ad6:	3204      	adds	r2, #4
    9ad8:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_DutyCycleTimer;
    9ada:	492c      	ldr	r1, [pc, #176]	; (9b8c <LORAREG_InitGetAttrFnPtrsEU+0x10c>)
    9adc:	3204      	adds	r2, #4
    9ade:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    9ae0:	492b      	ldr	r1, [pc, #172]	; (9b90 <LORAREG_InitGetAttrFnPtrsEU+0x110>)
    9ae2:	3204      	adds	r2, #4
    9ae4:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    9ae6:	492b      	ldr	r1, [pc, #172]	; (9b94 <LORAREG_InitGetAttrFnPtrsEU+0x114>)
    9ae8:	3204      	adds	r2, #4
    9aea:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    9aec:	492a      	ldr	r1, [pc, #168]	; (9b98 <LORAREG_InitGetAttrFnPtrsEU+0x118>)
    9aee:	3204      	adds	r2, #4
    9af0:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    9af2:	492a      	ldr	r1, [pc, #168]	; (9b9c <LORAREG_InitGetAttrFnPtrsEU+0x11c>)
    9af4:	3204      	adds	r2, #4
    9af6:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    9af8:	4929      	ldr	r1, [pc, #164]	; (9ba0 <LORAREG_InitGetAttrFnPtrsEU+0x120>)
    9afa:	3204      	adds	r2, #4
    9afc:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    9afe:	4929      	ldr	r1, [pc, #164]	; (9ba4 <LORAREG_InitGetAttrFnPtrsEU+0x124>)
    9b00:	3204      	adds	r2, #4
    9b02:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    9b04:	4928      	ldr	r1, [pc, #160]	; (9ba8 <LORAREG_InitGetAttrFnPtrsEU+0x128>)
    9b06:	3204      	adds	r2, #4
    9b08:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    9b0a:	4928      	ldr	r1, [pc, #160]	; (9bac <LORAREG_InitGetAttrFnPtrsEU+0x12c>)
    9b0c:	3204      	adds	r2, #4
    9b0e:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    9b10:	4927      	ldr	r1, [pc, #156]	; (9bb0 <LORAREG_InitGetAttrFnPtrsEU+0x130>)
    9b12:	3204      	adds	r2, #4
    9b14:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    9b16:	4927      	ldr	r1, [pc, #156]	; (9bb4 <LORAREG_InitGetAttrFnPtrsEU+0x134>)
    9b18:	3204      	adds	r2, #4
    9b1a:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    9b1c:	4926      	ldr	r1, [pc, #152]	; (9bb8 <LORAREG_InitGetAttrFnPtrsEU+0x138>)
    9b1e:	3204      	adds	r2, #4
    9b20:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    9b22:	4926      	ldr	r1, [pc, #152]	; (9bbc <LORAREG_InitGetAttrFnPtrsEU+0x13c>)
    9b24:	320c      	adds	r2, #12
    9b26:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    9b28:	4925      	ldr	r1, [pc, #148]	; (9bc0 <LORAREG_InitGetAttrFnPtrsEU+0x140>)
    9b2a:	3208      	adds	r2, #8
    9b2c:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    9b2e:	4925      	ldr	r1, [pc, #148]	; (9bc4 <LORAREG_InitGetAttrFnPtrsEU+0x144>)
    9b30:	3204      	adds	r2, #4
    9b32:	5099      	str	r1, [r3, r2]
}
    9b34:	4770      	bx	lr
    9b36:	46c0      	nop			; (mov r8, r8)
    9b38:	20000c1c 	.word	0x20000c1c
    9b3c:	00007a31 	.word	0x00007a31
    9b40:	000091c5 	.word	0x000091c5
    9b44:	00009205 	.word	0x00009205
    9b48:	00009241 	.word	0x00009241
    9b4c:	00006665 	.word	0x00006665
    9b50:	00006675 	.word	0x00006675
    9b54:	00006691 	.word	0x00006691
    9b58:	000066a1 	.word	0x000066a1
    9b5c:	000076d5 	.word	0x000076d5
    9b60:	000066b1 	.word	0x000066b1
    9b64:	000066c1 	.word	0x000066c1
    9b68:	00007935 	.word	0x00007935
    9b6c:	000069d1 	.word	0x000069d1
    9b70:	00006711 	.word	0x00006711
    9b74:	000078c9 	.word	0x000078c9
    9b78:	0000745d 	.word	0x0000745d
    9b7c:	00006989 	.word	0x00006989
    9b80:	00009279 	.word	0x00009279
    9b84:	000092b1 	.word	0x000092b1
    9b88:	000092e9 	.word	0x000092e9
    9b8c:	00007735 	.word	0x00007735
    9b90:	00006771 	.word	0x00006771
    9b94:	0000677b 	.word	0x0000677b
    9b98:	00006785 	.word	0x00006785
    9b9c:	00006791 	.word	0x00006791
    9ba0:	0000679d 	.word	0x0000679d
    9ba4:	000067a7 	.word	0x000067a7
    9ba8:	000067af 	.word	0x000067af
    9bac:	000067b7 	.word	0x000067b7
    9bb0:	00009359 	.word	0x00009359
    9bb4:	000082c5 	.word	0x000082c5
    9bb8:	000067e1 	.word	0x000067e1
    9bbc:	000076ed 	.word	0x000076ed
    9bc0:	000067c1 	.word	0x000067c1
    9bc4:	000067d1 	.word	0x000067d1

00009bc8 <LORAREG_InitGetAttrFnPtrsAS>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT3;
    9bc8:	4b2d      	ldr	r3, [pc, #180]	; (9c80 <LORAREG_InitGetAttrFnPtrsAS+0xb8>)
    9bca:	4a2e      	ldr	r2, [pc, #184]	; (9c84 <LORAREG_InitGetAttrFnPtrsAS+0xbc>)
    9bcc:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    9bce:	4a2e      	ldr	r2, [pc, #184]	; (9c88 <LORAREG_InitGetAttrFnPtrsAS+0xc0>)
    9bd0:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    9bd2:	4a2e      	ldr	r2, [pc, #184]	; (9c8c <LORAREG_InitGetAttrFnPtrsAS+0xc4>)
    9bd4:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT3;
    9bd6:	4a2e      	ldr	r2, [pc, #184]	; (9c90 <LORAREG_InitGetAttrFnPtrsAS+0xc8>)
    9bd8:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    9bda:	4a2e      	ldr	r2, [pc, #184]	; (9c94 <LORAREG_InitGetAttrFnPtrsAS+0xcc>)
    9bdc:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    9bde:	4a2e      	ldr	r2, [pc, #184]	; (9c98 <LORAREG_InitGetAttrFnPtrsAS+0xd0>)
    9be0:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    9be2:	4a2e      	ldr	r2, [pc, #184]	; (9c9c <LORAREG_InitGetAttrFnPtrsAS+0xd4>)
    9be4:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    9be6:	4a2e      	ldr	r2, [pc, #184]	; (9ca0 <LORAREG_InitGetAttrFnPtrsAS+0xd8>)
    9be8:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    9bea:	4a2e      	ldr	r2, [pc, #184]	; (9ca4 <LORAREG_InitGetAttrFnPtrsAS+0xdc>)
    9bec:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    9bee:	4a2e      	ldr	r2, [pc, #184]	; (9ca8 <LORAREG_InitGetAttrFnPtrsAS+0xe0>)
    9bf0:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    9bf2:	4a2e      	ldr	r2, [pc, #184]	; (9cac <LORAREG_InitGetAttrFnPtrsAS+0xe4>)
    9bf4:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    9bf6:	4a2e      	ldr	r2, [pc, #184]	; (9cb0 <LORAREG_InitGetAttrFnPtrsAS+0xe8>)
    9bf8:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    9bfa:	4a2e      	ldr	r2, [pc, #184]	; (9cb4 <LORAREG_InitGetAttrFnPtrsAS+0xec>)
    9bfc:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    9bfe:	4a2e      	ldr	r2, [pc, #184]	; (9cb8 <LORAREG_InitGetAttrFnPtrsAS+0xf0>)
    9c00:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType4;
    9c02:	4a2e      	ldr	r2, [pc, #184]	; (9cbc <LORAREG_InitGetAttrFnPtrsAS+0xf4>)
    9c04:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]= LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    9c06:	492e      	ldr	r1, [pc, #184]	; (9cc0 <LORAREG_InitGetAttrFnPtrsAS+0xf8>)
    9c08:	2280      	movs	r2, #128	; 0x80
    9c0a:	5099      	str	r1, [r3, r2]
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    9c0c:	492d      	ldr	r1, [pc, #180]	; (9cc4 <LORAREG_InitGetAttrFnPtrsAS+0xfc>)
    9c0e:	320c      	adds	r2, #12
    9c10:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    9c12:	492d      	ldr	r1, [pc, #180]	; (9cc8 <LORAREG_InitGetAttrFnPtrsAS+0x100>)
    9c14:	3204      	adds	r2, #4
    9c16:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    9c18:	492c      	ldr	r1, [pc, #176]	; (9ccc <LORAREG_InitGetAttrFnPtrsAS+0x104>)
    9c1a:	3204      	adds	r2, #4
    9c1c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    9c1e:	492c      	ldr	r1, [pc, #176]	; (9cd0 <LORAREG_InitGetAttrFnPtrsAS+0x108>)
    9c20:	3208      	adds	r2, #8
    9c22:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    9c24:	492b      	ldr	r1, [pc, #172]	; (9cd4 <LORAREG_InitGetAttrFnPtrsAS+0x10c>)
    9c26:	3204      	adds	r2, #4
    9c28:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    9c2a:	492b      	ldr	r1, [pc, #172]	; (9cd8 <LORAREG_InitGetAttrFnPtrsAS+0x110>)
    9c2c:	3204      	adds	r2, #4
    9c2e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    9c30:	492a      	ldr	r1, [pc, #168]	; (9cdc <LORAREG_InitGetAttrFnPtrsAS+0x114>)
    9c32:	3204      	adds	r2, #4
    9c34:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    9c36:	492a      	ldr	r1, [pc, #168]	; (9ce0 <LORAREG_InitGetAttrFnPtrsAS+0x118>)
    9c38:	3204      	adds	r2, #4
    9c3a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    9c3c:	4929      	ldr	r1, [pc, #164]	; (9ce4 <LORAREG_InitGetAttrFnPtrsAS+0x11c>)
    9c3e:	3204      	adds	r2, #4
    9c40:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    9c42:	4929      	ldr	r1, [pc, #164]	; (9ce8 <LORAREG_InitGetAttrFnPtrsAS+0x120>)
    9c44:	3204      	adds	r2, #4
    9c46:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    9c48:	4928      	ldr	r1, [pc, #160]	; (9cec <LORAREG_InitGetAttrFnPtrsAS+0x124>)
    9c4a:	3204      	adds	r2, #4
    9c4c:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    9c4e:	4928      	ldr	r1, [pc, #160]	; (9cf0 <LORAREG_InitGetAttrFnPtrsAS+0x128>)
    9c50:	3204      	adds	r2, #4
    9c52:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    9c54:	4927      	ldr	r1, [pc, #156]	; (9cf4 <LORAREG_InitGetAttrFnPtrsAS+0x12c>)
    9c56:	3204      	adds	r2, #4
    9c58:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    9c5a:	4927      	ldr	r1, [pc, #156]	; (9cf8 <LORAREG_InitGetAttrFnPtrsAS+0x130>)
    9c5c:	3204      	adds	r2, #4
    9c5e:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    9c60:	4926      	ldr	r1, [pc, #152]	; (9cfc <LORAREG_InitGetAttrFnPtrsAS+0x134>)
    9c62:	320c      	adds	r2, #12
    9c64:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    9c66:	4926      	ldr	r1, [pc, #152]	; (9d00 <LORAREG_InitGetAttrFnPtrsAS+0x138>)
    9c68:	3208      	adds	r2, #8
    9c6a:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    9c6c:	4925      	ldr	r1, [pc, #148]	; (9d04 <LORAREG_InitGetAttrFnPtrsAS+0x13c>)
    9c6e:	3204      	adds	r2, #4
    9c70:	5099      	str	r1, [r3, r2]
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT2;
    9c72:	4a25      	ldr	r2, [pc, #148]	; (9d08 <LORAREG_InitGetAttrFnPtrsAS+0x140>)
    9c74:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[MIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_DutyCycleTimer;
    9c76:	4925      	ldr	r1, [pc, #148]	; (9d0c <LORAREG_InitGetAttrFnPtrsAS+0x144>)
    9c78:	2298      	movs	r2, #152	; 0x98
    9c7a:	5099      	str	r1, [r3, r2]
}
    9c7c:	4770      	bx	lr
    9c7e:	46c0      	nop			; (mov r8, r8)
    9c80:	20000c1c 	.word	0x20000c1c
    9c84:	00007b6d 	.word	0x00007b6d
    9c88:	000091c5 	.word	0x000091c5
    9c8c:	00009205 	.word	0x00009205
    9c90:	00009161 	.word	0x00009161
    9c94:	00006665 	.word	0x00006665
    9c98:	00006675 	.word	0x00006675
    9c9c:	00006691 	.word	0x00006691
    9ca0:	000066a1 	.word	0x000066a1
    9ca4:	000076d5 	.word	0x000076d5
    9ca8:	000066b1 	.word	0x000066b1
    9cac:	000066c1 	.word	0x000066c1
    9cb0:	00007935 	.word	0x00007935
    9cb4:	000069d1 	.word	0x000069d1
    9cb8:	00006711 	.word	0x00006711
    9cbc:	00007a79 	.word	0x00007a79
    9cc0:	0000745d 	.word	0x0000745d
    9cc4:	00009279 	.word	0x00009279
    9cc8:	000092b1 	.word	0x000092b1
    9ccc:	000092e9 	.word	0x000092e9
    9cd0:	00006771 	.word	0x00006771
    9cd4:	0000677b 	.word	0x0000677b
    9cd8:	00006785 	.word	0x00006785
    9cdc:	00006791 	.word	0x00006791
    9ce0:	0000679d 	.word	0x0000679d
    9ce4:	000067a7 	.word	0x000067a7
    9ce8:	000067af 	.word	0x000067af
    9cec:	000067b7 	.word	0x000067b7
    9cf0:	00009359 	.word	0x00009359
    9cf4:	000082c5 	.word	0x000082c5
    9cf8:	000067e1 	.word	0x000067e1
    9cfc:	000076ed 	.word	0x000076ed
    9d00:	000067c1 	.word	0x000067c1
    9d04:	000067d1 	.word	0x000067d1
    9d08:	00006989 	.word	0x00006989
    9d0c:	00007735 	.word	0x00007735

00009d10 <LORAREG_InitGetAttrFnPtrsAU>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT1;
    9d10:	4b2b      	ldr	r3, [pc, #172]	; (9dc0 <LORAREG_InitGetAttrFnPtrsAU+0xb0>)
    9d12:	4a2c      	ldr	r2, [pc, #176]	; (9dc4 <LORAREG_InitGetAttrFnPtrsAU+0xb4>)
    9d14:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT1;
    9d16:	4a2c      	ldr	r2, [pc, #176]	; (9dc8 <LORAREG_InitGetAttrFnPtrsAU+0xb8>)
    9d18:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT1;
    9d1a:	4a2c      	ldr	r2, [pc, #176]	; (9dcc <LORAREG_InitGetAttrFnPtrsAU+0xbc>)
    9d1c:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT1;
    9d1e:	4a2c      	ldr	r2, [pc, #176]	; (9dd0 <LORAREG_InitGetAttrFnPtrsAU+0xc0>)
    9d20:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    9d22:	4a2c      	ldr	r2, [pc, #176]	; (9dd4 <LORAREG_InitGetAttrFnPtrsAU+0xc4>)
    9d24:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    9d26:	4a2c      	ldr	r2, [pc, #176]	; (9dd8 <LORAREG_InitGetAttrFnPtrsAU+0xc8>)
    9d28:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    9d2a:	4a2c      	ldr	r2, [pc, #176]	; (9ddc <LORAREG_InitGetAttrFnPtrsAU+0xcc>)
    9d2c:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    9d2e:	4a2c      	ldr	r2, [pc, #176]	; (9de0 <LORAREG_InitGetAttrFnPtrsAU+0xd0>)
    9d30:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    9d32:	4a2c      	ldr	r2, [pc, #176]	; (9de4 <LORAREG_InitGetAttrFnPtrsAU+0xd4>)
    9d34:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    9d36:	4a2c      	ldr	r2, [pc, #176]	; (9de8 <LORAREG_InitGetAttrFnPtrsAU+0xd8>)
    9d38:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    9d3a:	4a2c      	ldr	r2, [pc, #176]	; (9dec <LORAREG_InitGetAttrFnPtrsAU+0xdc>)
    9d3c:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT1;
    9d3e:	4a2c      	ldr	r2, [pc, #176]	; (9df0 <LORAREG_InitGetAttrFnPtrsAU+0xe0>)
    9d40:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    9d42:	4a2c      	ldr	r2, [pc, #176]	; (9df4 <LORAREG_InitGetAttrFnPtrsAU+0xe4>)
    9d44:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    9d46:	4a2c      	ldr	r2, [pc, #176]	; (9df8 <LORAREG_InitGetAttrFnPtrsAU+0xe8>)
    9d48:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType1;
    9d4a:	4a2c      	ldr	r2, [pc, #176]	; (9dfc <LORAREG_InitGetAttrFnPtrsAU+0xec>)
    9d4c:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]= LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    9d4e:	492c      	ldr	r1, [pc, #176]	; (9e00 <LORAREG_InitGetAttrFnPtrsAU+0xf0>)
    9d50:	2280      	movs	r2, #128	; 0x80
    9d52:	5099      	str	r1, [r3, r2]
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT1;
    9d54:	4a2b      	ldr	r2, [pc, #172]	; (9e04 <LORAREG_InitGetAttrFnPtrsAU+0xf4>)
    9d56:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[DUTY_CYCLE_TIMER] = LORAREG_GetAttr_MinDutyCycleTimer;	
    9d58:	4a2b      	ldr	r2, [pc, #172]	; (9e08 <LORAREG_InitGetAttrFnPtrsAU+0xf8>)
    9d5a:	67da      	str	r2, [r3, #124]	; 0x7c
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT1;
    9d5c:	492b      	ldr	r1, [pc, #172]	; (9e0c <LORAREG_InitGetAttrFnPtrsAU+0xfc>)
    9d5e:	228c      	movs	r2, #140	; 0x8c
    9d60:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT1;
    9d62:	492b      	ldr	r1, [pc, #172]	; (9e10 <LORAREG_InitGetAttrFnPtrsAU+0x100>)
    9d64:	3204      	adds	r2, #4
    9d66:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT1;
    9d68:	492a      	ldr	r1, [pc, #168]	; (9e14 <LORAREG_InitGetAttrFnPtrsAU+0x104>)
    9d6a:	3204      	adds	r2, #4
    9d6c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    9d6e:	492a      	ldr	r1, [pc, #168]	; (9e18 <LORAREG_InitGetAttrFnPtrsAU+0x108>)
    9d70:	3208      	adds	r2, #8
    9d72:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    9d74:	4929      	ldr	r1, [pc, #164]	; (9e1c <LORAREG_InitGetAttrFnPtrsAU+0x10c>)
    9d76:	3204      	adds	r2, #4
    9d78:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    9d7a:	4929      	ldr	r1, [pc, #164]	; (9e20 <LORAREG_InitGetAttrFnPtrsAU+0x110>)
    9d7c:	3204      	adds	r2, #4
    9d7e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    9d80:	4928      	ldr	r1, [pc, #160]	; (9e24 <LORAREG_InitGetAttrFnPtrsAU+0x114>)
    9d82:	3204      	adds	r2, #4
    9d84:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    9d86:	4928      	ldr	r1, [pc, #160]	; (9e28 <LORAREG_InitGetAttrFnPtrsAU+0x118>)
    9d88:	3204      	adds	r2, #4
    9d8a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    9d8c:	4927      	ldr	r1, [pc, #156]	; (9e2c <LORAREG_InitGetAttrFnPtrsAU+0x11c>)
    9d8e:	3204      	adds	r2, #4
    9d90:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    9d92:	4927      	ldr	r1, [pc, #156]	; (9e30 <LORAREG_InitGetAttrFnPtrsAU+0x120>)
    9d94:	3204      	adds	r2, #4
    9d96:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    9d98:	4926      	ldr	r1, [pc, #152]	; (9e34 <LORAREG_InitGetAttrFnPtrsAU+0x124>)
    9d9a:	3204      	adds	r2, #4
    9d9c:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT1;
    9d9e:	4926      	ldr	r1, [pc, #152]	; (9e38 <LORAREG_InitGetAttrFnPtrsAU+0x128>)
    9da0:	3204      	adds	r2, #4
    9da2:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel1;
    9da4:	4925      	ldr	r1, [pc, #148]	; (9e3c <LORAREG_InitGetAttrFnPtrsAU+0x12c>)
    9da6:	3204      	adds	r2, #4
    9da8:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    9daa:	4925      	ldr	r1, [pc, #148]	; (9e40 <LORAREG_InitGetAttrFnPtrsAU+0x130>)
    9dac:	3204      	adds	r2, #4
    9dae:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    9db0:	4924      	ldr	r1, [pc, #144]	; (9e44 <LORAREG_InitGetAttrFnPtrsAU+0x134>)
    9db2:	3214      	adds	r2, #20
    9db4:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    9db6:	4924      	ldr	r1, [pc, #144]	; (9e48 <LORAREG_InitGetAttrFnPtrsAU+0x138>)
    9db8:	3204      	adds	r2, #4
    9dba:	5099      	str	r1, [r3, r2]
}
    9dbc:	4770      	bx	lr
    9dbe:	46c0      	nop			; (mov r8, r8)
    9dc0:	20000c1c 	.word	0x20000c1c
    9dc4:	0000681d 	.word	0x0000681d
    9dc8:	00009525 	.word	0x00009525
    9dcc:	00009575 	.word	0x00009575
    9dd0:	000095c1 	.word	0x000095c1
    9dd4:	00006665 	.word	0x00006665
    9dd8:	00006675 	.word	0x00006675
    9ddc:	00006691 	.word	0x00006691
    9de0:	000066a1 	.word	0x000066a1
    9de4:	000076d5 	.word	0x000076d5
    9de8:	000066b1 	.word	0x000066b1
    9dec:	000066c1 	.word	0x000066c1
    9df0:	000075a9 	.word	0x000075a9
    9df4:	000069d1 	.word	0x000069d1
    9df8:	00006711 	.word	0x00006711
    9dfc:	000074fd 	.word	0x000074fd
    9e00:	0000745d 	.word	0x0000745d
    9e04:	0000675d 	.word	0x0000675d
    9e08:	00006767 	.word	0x00006767
    9e0c:	0000960d 	.word	0x0000960d
    9e10:	00009659 	.word	0x00009659
    9e14:	000096a5 	.word	0x000096a5
    9e18:	00006771 	.word	0x00006771
    9e1c:	0000677b 	.word	0x0000677b
    9e20:	00006785 	.word	0x00006785
    9e24:	00006791 	.word	0x00006791
    9e28:	0000679d 	.word	0x0000679d
    9e2c:	000067a7 	.word	0x000067a7
    9e30:	000067af 	.word	0x000067af
    9e34:	000067b7 	.word	0x000067b7
    9e38:	0000978d 	.word	0x0000978d
    9e3c:	00006fb9 	.word	0x00006fb9
    9e40:	000067e1 	.word	0x000067e1
    9e44:	000067c1 	.word	0x000067c1
    9e48:	000067d1 	.word	0x000067d1

00009e4c <LORAREG_InitGetAttrFnPtrsIN>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT2;
    9e4c:	4b2a      	ldr	r3, [pc, #168]	; (9ef8 <LORAREG_InitGetAttrFnPtrsIN+0xac>)
    9e4e:	4a2b      	ldr	r2, [pc, #172]	; (9efc <LORAREG_InitGetAttrFnPtrsIN+0xb0>)
    9e50:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    9e52:	4a2b      	ldr	r2, [pc, #172]	; (9f00 <LORAREG_InitGetAttrFnPtrsIN+0xb4>)
    9e54:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    9e56:	4a2b      	ldr	r2, [pc, #172]	; (9f04 <LORAREG_InitGetAttrFnPtrsIN+0xb8>)
    9e58:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT2;
    9e5a:	4a2b      	ldr	r2, [pc, #172]	; (9f08 <LORAREG_InitGetAttrFnPtrsIN+0xbc>)
    9e5c:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    9e5e:	4a2b      	ldr	r2, [pc, #172]	; (9f0c <LORAREG_InitGetAttrFnPtrsIN+0xc0>)
    9e60:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    9e62:	4a2b      	ldr	r2, [pc, #172]	; (9f10 <LORAREG_InitGetAttrFnPtrsIN+0xc4>)
    9e64:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    9e66:	4a2b      	ldr	r2, [pc, #172]	; (9f14 <LORAREG_InitGetAttrFnPtrsIN+0xc8>)
    9e68:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    9e6a:	4a2b      	ldr	r2, [pc, #172]	; (9f18 <LORAREG_InitGetAttrFnPtrsIN+0xcc>)
    9e6c:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    9e6e:	4a2b      	ldr	r2, [pc, #172]	; (9f1c <LORAREG_InitGetAttrFnPtrsIN+0xd0>)
    9e70:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    9e72:	4a2b      	ldr	r2, [pc, #172]	; (9f20 <LORAREG_InitGetAttrFnPtrsIN+0xd4>)
    9e74:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    9e76:	4a2b      	ldr	r2, [pc, #172]	; (9f24 <LORAREG_InitGetAttrFnPtrsIN+0xd8>)
    9e78:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    9e7a:	4a2b      	ldr	r2, [pc, #172]	; (9f28 <LORAREG_InitGetAttrFnPtrsIN+0xdc>)
    9e7c:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    9e7e:	4a2b      	ldr	r2, [pc, #172]	; (9f2c <LORAREG_InitGetAttrFnPtrsIN+0xe0>)
    9e80:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    9e82:	4a2b      	ldr	r2, [pc, #172]	; (9f30 <LORAREG_InitGetAttrFnPtrsIN+0xe4>)
    9e84:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType3;
    9e86:	4a2b      	ldr	r2, [pc, #172]	; (9f34 <LORAREG_InitGetAttrFnPtrsIN+0xe8>)
    9e88:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]= LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    9e8a:	492b      	ldr	r1, [pc, #172]	; (9f38 <LORAREG_InitGetAttrFnPtrsIN+0xec>)
    9e8c:	2280      	movs	r2, #128	; 0x80
    9e8e:	5099      	str	r1, [r3, r2]
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    9e90:	492a      	ldr	r1, [pc, #168]	; (9f3c <LORAREG_InitGetAttrFnPtrsIN+0xf0>)
    9e92:	320c      	adds	r2, #12
    9e94:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    9e96:	492a      	ldr	r1, [pc, #168]	; (9f40 <LORAREG_InitGetAttrFnPtrsIN+0xf4>)
    9e98:	3204      	adds	r2, #4
    9e9a:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    9e9c:	4929      	ldr	r1, [pc, #164]	; (9f44 <LORAREG_InitGetAttrFnPtrsIN+0xf8>)
    9e9e:	3204      	adds	r2, #4
    9ea0:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    9ea2:	4929      	ldr	r1, [pc, #164]	; (9f48 <LORAREG_InitGetAttrFnPtrsIN+0xfc>)
    9ea4:	3208      	adds	r2, #8
    9ea6:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    9ea8:	4928      	ldr	r1, [pc, #160]	; (9f4c <LORAREG_InitGetAttrFnPtrsIN+0x100>)
    9eaa:	3204      	adds	r2, #4
    9eac:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    9eae:	4928      	ldr	r1, [pc, #160]	; (9f50 <LORAREG_InitGetAttrFnPtrsIN+0x104>)
    9eb0:	3204      	adds	r2, #4
    9eb2:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    9eb4:	4927      	ldr	r1, [pc, #156]	; (9f54 <LORAREG_InitGetAttrFnPtrsIN+0x108>)
    9eb6:	3204      	adds	r2, #4
    9eb8:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    9eba:	4927      	ldr	r1, [pc, #156]	; (9f58 <LORAREG_InitGetAttrFnPtrsIN+0x10c>)
    9ebc:	3204      	adds	r2, #4
    9ebe:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    9ec0:	4926      	ldr	r1, [pc, #152]	; (9f5c <LORAREG_InitGetAttrFnPtrsIN+0x110>)
    9ec2:	3204      	adds	r2, #4
    9ec4:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    9ec6:	4926      	ldr	r1, [pc, #152]	; (9f60 <LORAREG_InitGetAttrFnPtrsIN+0x114>)
    9ec8:	3204      	adds	r2, #4
    9eca:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    9ecc:	4925      	ldr	r1, [pc, #148]	; (9f64 <LORAREG_InitGetAttrFnPtrsIN+0x118>)
    9ece:	3204      	adds	r2, #4
    9ed0:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    9ed2:	4925      	ldr	r1, [pc, #148]	; (9f68 <LORAREG_InitGetAttrFnPtrsIN+0x11c>)
    9ed4:	3204      	adds	r2, #4
    9ed6:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    9ed8:	4924      	ldr	r1, [pc, #144]	; (9f6c <LORAREG_InitGetAttrFnPtrsIN+0x120>)
    9eda:	3204      	adds	r2, #4
    9edc:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    9ede:	4924      	ldr	r1, [pc, #144]	; (9f70 <LORAREG_InitGetAttrFnPtrsIN+0x124>)
    9ee0:	3204      	adds	r2, #4
    9ee2:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    9ee4:	4923      	ldr	r1, [pc, #140]	; (9f74 <LORAREG_InitGetAttrFnPtrsIN+0x128>)
    9ee6:	320c      	adds	r2, #12
    9ee8:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    9eea:	4923      	ldr	r1, [pc, #140]	; (9f78 <LORAREG_InitGetAttrFnPtrsIN+0x12c>)
    9eec:	3208      	adds	r2, #8
    9eee:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    9ef0:	4922      	ldr	r1, [pc, #136]	; (9f7c <LORAREG_InitGetAttrFnPtrsIN+0x130>)
    9ef2:	3204      	adds	r2, #4
    9ef4:	5099      	str	r1, [r3, r2]
}
    9ef6:	4770      	bx	lr
    9ef8:	20000c1c 	.word	0x20000c1c
    9efc:	00007a31 	.word	0x00007a31
    9f00:	000091c5 	.word	0x000091c5
    9f04:	00009205 	.word	0x00009205
    9f08:	00009241 	.word	0x00009241
    9f0c:	00006665 	.word	0x00006665
    9f10:	00006675 	.word	0x00006675
    9f14:	00006691 	.word	0x00006691
    9f18:	000066a1 	.word	0x000066a1
    9f1c:	000076d5 	.word	0x000076d5
    9f20:	000066b1 	.word	0x000066b1
    9f24:	000066c1 	.word	0x000066c1
    9f28:	00007935 	.word	0x00007935
    9f2c:	000069d1 	.word	0x000069d1
    9f30:	00006711 	.word	0x00006711
    9f34:	00007bb5 	.word	0x00007bb5
    9f38:	0000745d 	.word	0x0000745d
    9f3c:	00009279 	.word	0x00009279
    9f40:	000092b1 	.word	0x000092b1
    9f44:	000092e9 	.word	0x000092e9
    9f48:	00006771 	.word	0x00006771
    9f4c:	0000677b 	.word	0x0000677b
    9f50:	00006785 	.word	0x00006785
    9f54:	00006791 	.word	0x00006791
    9f58:	0000679d 	.word	0x0000679d
    9f5c:	000067a7 	.word	0x000067a7
    9f60:	000067af 	.word	0x000067af
    9f64:	000067b7 	.word	0x000067b7
    9f68:	00009359 	.word	0x00009359
    9f6c:	000082c5 	.word	0x000082c5
    9f70:	000067e1 	.word	0x000067e1
    9f74:	000076ed 	.word	0x000076ed
    9f78:	000067c1 	.word	0x000067c1
    9f7c:	000067d1 	.word	0x000067d1

00009f80 <LORAREG_InitGetAttrFnPtrsJP>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT3;
    9f80:	4b30      	ldr	r3, [pc, #192]	; (a044 <LORAREG_InitGetAttrFnPtrsJP+0xc4>)
    9f82:	4a31      	ldr	r2, [pc, #196]	; (a048 <LORAREG_InitGetAttrFnPtrsJP+0xc8>)
    9f84:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    9f86:	4a31      	ldr	r2, [pc, #196]	; (a04c <LORAREG_InitGetAttrFnPtrsJP+0xcc>)
    9f88:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    9f8a:	4a31      	ldr	r2, [pc, #196]	; (a050 <LORAREG_InitGetAttrFnPtrsJP+0xd0>)
    9f8c:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT3;
    9f8e:	4a31      	ldr	r2, [pc, #196]	; (a054 <LORAREG_InitGetAttrFnPtrsJP+0xd4>)
    9f90:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    9f92:	4a31      	ldr	r2, [pc, #196]	; (a058 <LORAREG_InitGetAttrFnPtrsJP+0xd8>)
    9f94:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    9f96:	4a31      	ldr	r2, [pc, #196]	; (a05c <LORAREG_InitGetAttrFnPtrsJP+0xdc>)
    9f98:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    9f9a:	4a31      	ldr	r2, [pc, #196]	; (a060 <LORAREG_InitGetAttrFnPtrsJP+0xe0>)
    9f9c:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    9f9e:	4a31      	ldr	r2, [pc, #196]	; (a064 <LORAREG_InitGetAttrFnPtrsJP+0xe4>)
    9fa0:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    9fa2:	4a31      	ldr	r2, [pc, #196]	; (a068 <LORAREG_InitGetAttrFnPtrsJP+0xe8>)
    9fa4:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    9fa6:	4a31      	ldr	r2, [pc, #196]	; (a06c <LORAREG_InitGetAttrFnPtrsJP+0xec>)
    9fa8:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    9faa:	4a31      	ldr	r2, [pc, #196]	; (a070 <LORAREG_InitGetAttrFnPtrsJP+0xf0>)
    9fac:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    9fae:	4a31      	ldr	r2, [pc, #196]	; (a074 <LORAREG_InitGetAttrFnPtrsJP+0xf4>)
    9fb0:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    9fb2:	4a31      	ldr	r2, [pc, #196]	; (a078 <LORAREG_InitGetAttrFnPtrsJP+0xf8>)
    9fb4:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    9fb6:	4a31      	ldr	r2, [pc, #196]	; (a07c <LORAREG_InitGetAttrFnPtrsJP+0xfc>)
    9fb8:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType4;
    9fba:	4a31      	ldr	r2, [pc, #196]	; (a080 <LORAREG_InitGetAttrFnPtrsJP+0x100>)
    9fbc:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]= LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    9fbe:	4931      	ldr	r1, [pc, #196]	; (a084 <LORAREG_InitGetAttrFnPtrsJP+0x104>)
    9fc0:	2280      	movs	r2, #128	; 0x80
    9fc2:	5099      	str	r1, [r3, r2]
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    9fc4:	4930      	ldr	r1, [pc, #192]	; (a088 <LORAREG_InitGetAttrFnPtrsJP+0x108>)
    9fc6:	320c      	adds	r2, #12
    9fc8:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    9fca:	4930      	ldr	r1, [pc, #192]	; (a08c <LORAREG_InitGetAttrFnPtrsJP+0x10c>)
    9fcc:	3204      	adds	r2, #4
    9fce:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    9fd0:	492f      	ldr	r1, [pc, #188]	; (a090 <LORAREG_InitGetAttrFnPtrsJP+0x110>)
    9fd2:	3204      	adds	r2, #4
    9fd4:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    9fd6:	492f      	ldr	r1, [pc, #188]	; (a094 <LORAREG_InitGetAttrFnPtrsJP+0x114>)
    9fd8:	3208      	adds	r2, #8
    9fda:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    9fdc:	492e      	ldr	r1, [pc, #184]	; (a098 <LORAREG_InitGetAttrFnPtrsJP+0x118>)
    9fde:	3204      	adds	r2, #4
    9fe0:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    9fe2:	492e      	ldr	r1, [pc, #184]	; (a09c <LORAREG_InitGetAttrFnPtrsJP+0x11c>)
    9fe4:	3204      	adds	r2, #4
    9fe6:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    9fe8:	492d      	ldr	r1, [pc, #180]	; (a0a0 <LORAREG_InitGetAttrFnPtrsJP+0x120>)
    9fea:	3204      	adds	r2, #4
    9fec:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    9fee:	492d      	ldr	r1, [pc, #180]	; (a0a4 <LORAREG_InitGetAttrFnPtrsJP+0x124>)
    9ff0:	3204      	adds	r2, #4
    9ff2:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    9ff4:	492c      	ldr	r1, [pc, #176]	; (a0a8 <LORAREG_InitGetAttrFnPtrsJP+0x128>)
    9ff6:	3204      	adds	r2, #4
    9ff8:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    9ffa:	492c      	ldr	r1, [pc, #176]	; (a0ac <LORAREG_InitGetAttrFnPtrsJP+0x12c>)
    9ffc:	3204      	adds	r2, #4
    9ffe:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    a000:	492b      	ldr	r1, [pc, #172]	; (a0b0 <LORAREG_InitGetAttrFnPtrsJP+0x130>)
    a002:	3204      	adds	r2, #4
    a004:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    a006:	492b      	ldr	r1, [pc, #172]	; (a0b4 <LORAREG_InitGetAttrFnPtrsJP+0x134>)
    a008:	3204      	adds	r2, #4
    a00a:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    a00c:	492a      	ldr	r1, [pc, #168]	; (a0b8 <LORAREG_InitGetAttrFnPtrsJP+0x138>)
    a00e:	3204      	adds	r2, #4
    a010:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    a012:	492a      	ldr	r1, [pc, #168]	; (a0bc <LORAREG_InitGetAttrFnPtrsJP+0x13c>)
    a014:	3204      	adds	r2, #4
    a016:	5099      	str	r1, [r3, r2]
    pGetAttr[DEFAULT_LBT_PARAMS] = LORAREG_GetAttr_DefLBTParams;
    a018:	4929      	ldr	r1, [pc, #164]	; (a0c0 <LORAREG_InitGetAttrFnPtrsJP+0x140>)
    a01a:	3204      	adds	r2, #4
    a01c:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_LBT_CHANNEL_PAUSE_TIMER] = LORAREG_GetAttr_minLBTChPauseTimer;
    a01e:	4929      	ldr	r1, [pc, #164]	; (a0c4 <LORAREG_InitGetAttrFnPtrsJP+0x144>)
    a020:	3204      	adds	r2, #4
    a022:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    a024:	4928      	ldr	r1, [pc, #160]	; (a0c8 <LORAREG_InitGetAttrFnPtrsJP+0x148>)
    a026:	3204      	adds	r2, #4
    a028:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    a02a:	4928      	ldr	r1, [pc, #160]	; (a0cc <LORAREG_InitGetAttrFnPtrsJP+0x14c>)
    a02c:	3208      	adds	r2, #8
    a02e:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    a030:	4927      	ldr	r1, [pc, #156]	; (a0d0 <LORAREG_InitGetAttrFnPtrsJP+0x150>)
    a032:	3204      	adds	r2, #4
    a034:	5099      	str	r1, [r3, r2]
	pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT2;
    a036:	4a27      	ldr	r2, [pc, #156]	; (a0d4 <LORAREG_InitGetAttrFnPtrsJP+0x154>)
    a038:	679a      	str	r2, [r3, #120]	; 0x78
	pGetAttr[MIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_DutyCycleTimer;
    a03a:	4927      	ldr	r1, [pc, #156]	; (a0d8 <LORAREG_InitGetAttrFnPtrsJP+0x158>)
    a03c:	2298      	movs	r2, #152	; 0x98
    a03e:	5099      	str	r1, [r3, r2]
}
    a040:	4770      	bx	lr
    a042:	46c0      	nop			; (mov r8, r8)
    a044:	20000c1c 	.word	0x20000c1c
    a048:	00007b6d 	.word	0x00007b6d
    a04c:	000091c5 	.word	0x000091c5
    a050:	00009205 	.word	0x00009205
    a054:	00009161 	.word	0x00009161
    a058:	00006665 	.word	0x00006665
    a05c:	00006675 	.word	0x00006675
    a060:	00006691 	.word	0x00006691
    a064:	000066a1 	.word	0x000066a1
    a068:	000076d5 	.word	0x000076d5
    a06c:	000066b1 	.word	0x000066b1
    a070:	000066c1 	.word	0x000066c1
    a074:	00007935 	.word	0x00007935
    a078:	000069d1 	.word	0x000069d1
    a07c:	00006711 	.word	0x00006711
    a080:	00007a79 	.word	0x00007a79
    a084:	0000745d 	.word	0x0000745d
    a088:	00009279 	.word	0x00009279
    a08c:	000092b1 	.word	0x000092b1
    a090:	000092e9 	.word	0x000092e9
    a094:	00006771 	.word	0x00006771
    a098:	0000677b 	.word	0x0000677b
    a09c:	00006785 	.word	0x00006785
    a0a0:	00006791 	.word	0x00006791
    a0a4:	0000679d 	.word	0x0000679d
    a0a8:	000067a7 	.word	0x000067a7
    a0ac:	000067af 	.word	0x000067af
    a0b0:	000067b7 	.word	0x000067b7
    a0b4:	00009359 	.word	0x00009359
    a0b8:	000082c5 	.word	0x000082c5
    a0bc:	000067e1 	.word	0x000067e1
    a0c0:	000067f1 	.word	0x000067f1
    a0c4:	00007c3d 	.word	0x00007c3d
    a0c8:	000076ed 	.word	0x000076ed
    a0cc:	000067c1 	.word	0x000067c1
    a0d0:	000067d1 	.word	0x000067d1
    a0d4:	00006989 	.word	0x00006989
    a0d8:	00007735 	.word	0x00007735

0000a0dc <LORAREG_InitGetAttrFnPtrsKR>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT2;
    a0dc:	4b2d      	ldr	r3, [pc, #180]	; (a194 <LORAREG_InitGetAttrFnPtrsKR+0xb8>)
    a0de:	4a2e      	ldr	r2, [pc, #184]	; (a198 <LORAREG_InitGetAttrFnPtrsKR+0xbc>)
    a0e0:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    a0e2:	4a2e      	ldr	r2, [pc, #184]	; (a19c <LORAREG_InitGetAttrFnPtrsKR+0xc0>)
    a0e4:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    a0e6:	4a2e      	ldr	r2, [pc, #184]	; (a1a0 <LORAREG_InitGetAttrFnPtrsKR+0xc4>)
    a0e8:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT2;
    a0ea:	4a2e      	ldr	r2, [pc, #184]	; (a1a4 <LORAREG_InitGetAttrFnPtrsKR+0xc8>)
    a0ec:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    a0ee:	4a2e      	ldr	r2, [pc, #184]	; (a1a8 <LORAREG_InitGetAttrFnPtrsKR+0xcc>)
    a0f0:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    a0f2:	4a2e      	ldr	r2, [pc, #184]	; (a1ac <LORAREG_InitGetAttrFnPtrsKR+0xd0>)
    a0f4:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    a0f6:	4a2e      	ldr	r2, [pc, #184]	; (a1b0 <LORAREG_InitGetAttrFnPtrsKR+0xd4>)
    a0f8:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    a0fa:	4a2e      	ldr	r2, [pc, #184]	; (a1b4 <LORAREG_InitGetAttrFnPtrsKR+0xd8>)
    a0fc:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    a0fe:	4a2e      	ldr	r2, [pc, #184]	; (a1b8 <LORAREG_InitGetAttrFnPtrsKR+0xdc>)
    a100:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    a102:	4a2e      	ldr	r2, [pc, #184]	; (a1bc <LORAREG_InitGetAttrFnPtrsKR+0xe0>)
    a104:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    a106:	4a2e      	ldr	r2, [pc, #184]	; (a1c0 <LORAREG_InitGetAttrFnPtrsKR+0xe4>)
    a108:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    a10a:	4a2e      	ldr	r2, [pc, #184]	; (a1c4 <LORAREG_InitGetAttrFnPtrsKR+0xe8>)
    a10c:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    a10e:	4a2e      	ldr	r2, [pc, #184]	; (a1c8 <LORAREG_InitGetAttrFnPtrsKR+0xec>)
    a110:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    a112:	4a2e      	ldr	r2, [pc, #184]	; (a1cc <LORAREG_InitGetAttrFnPtrsKR+0xf0>)
    a114:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType2;
    a116:	4a2e      	ldr	r2, [pc, #184]	; (a1d0 <LORAREG_InitGetAttrFnPtrsKR+0xf4>)
    a118:	665a      	str	r2, [r3, #100]	; 0x64
	pGetAttr[JOIN_DUTY_CYCLE_TIMER]=LORAREG_GetAttr_JoinDutyCycleRemainingTime;
    a11a:	492e      	ldr	r1, [pc, #184]	; (a1d4 <LORAREG_InitGetAttrFnPtrsKR+0xf8>)
    a11c:	2280      	movs	r2, #128	; 0x80
    a11e:	5099      	str	r1, [r3, r2]
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    a120:	492d      	ldr	r1, [pc, #180]	; (a1d8 <LORAREG_InitGetAttrFnPtrsKR+0xfc>)
    a122:	320c      	adds	r2, #12
    a124:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    a126:	492d      	ldr	r1, [pc, #180]	; (a1dc <LORAREG_InitGetAttrFnPtrsKR+0x100>)
    a128:	3204      	adds	r2, #4
    a12a:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    a12c:	492c      	ldr	r1, [pc, #176]	; (a1e0 <LORAREG_InitGetAttrFnPtrsKR+0x104>)
    a12e:	3204      	adds	r2, #4
    a130:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    a132:	492c      	ldr	r1, [pc, #176]	; (a1e4 <LORAREG_InitGetAttrFnPtrsKR+0x108>)
    a134:	3208      	adds	r2, #8
    a136:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    a138:	492b      	ldr	r1, [pc, #172]	; (a1e8 <LORAREG_InitGetAttrFnPtrsKR+0x10c>)
    a13a:	3204      	adds	r2, #4
    a13c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    a13e:	492b      	ldr	r1, [pc, #172]	; (a1ec <LORAREG_InitGetAttrFnPtrsKR+0x110>)
    a140:	3204      	adds	r2, #4
    a142:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    a144:	492a      	ldr	r1, [pc, #168]	; (a1f0 <LORAREG_InitGetAttrFnPtrsKR+0x114>)
    a146:	3204      	adds	r2, #4
    a148:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    a14a:	492a      	ldr	r1, [pc, #168]	; (a1f4 <LORAREG_InitGetAttrFnPtrsKR+0x118>)
    a14c:	3204      	adds	r2, #4
    a14e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    a150:	4929      	ldr	r1, [pc, #164]	; (a1f8 <LORAREG_InitGetAttrFnPtrsKR+0x11c>)
    a152:	3204      	adds	r2, #4
    a154:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    a156:	4929      	ldr	r1, [pc, #164]	; (a1fc <LORAREG_InitGetAttrFnPtrsKR+0x120>)
    a158:	3204      	adds	r2, #4
    a15a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    a15c:	4928      	ldr	r1, [pc, #160]	; (a200 <LORAREG_InitGetAttrFnPtrsKR+0x124>)
    a15e:	3204      	adds	r2, #4
    a160:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    a162:	4928      	ldr	r1, [pc, #160]	; (a204 <LORAREG_InitGetAttrFnPtrsKR+0x128>)
    a164:	3204      	adds	r2, #4
    a166:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    a168:	4927      	ldr	r1, [pc, #156]	; (a208 <LORAREG_InitGetAttrFnPtrsKR+0x12c>)
    a16a:	3204      	adds	r2, #4
    a16c:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    a16e:	4927      	ldr	r1, [pc, #156]	; (a20c <LORAREG_InitGetAttrFnPtrsKR+0x130>)
    a170:	3204      	adds	r2, #4
    a172:	5099      	str	r1, [r3, r2]
    pGetAttr[DEFAULT_LBT_PARAMS] = LORAREG_GetAttr_DefLBTParams;
    a174:	4926      	ldr	r1, [pc, #152]	; (a210 <LORAREG_InitGetAttrFnPtrsKR+0x134>)
    a176:	3204      	adds	r2, #4
    a178:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_LBT_CHANNEL_PAUSE_TIMER] = LORAREG_GetAttr_minLBTChPauseTimer;
    a17a:	4926      	ldr	r1, [pc, #152]	; (a214 <LORAREG_InitGetAttrFnPtrsKR+0x138>)
    a17c:	3204      	adds	r2, #4
    a17e:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    a180:	4925      	ldr	r1, [pc, #148]	; (a218 <LORAREG_InitGetAttrFnPtrsKR+0x13c>)
    a182:	3204      	adds	r2, #4
    a184:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    a186:	4925      	ldr	r1, [pc, #148]	; (a21c <LORAREG_InitGetAttrFnPtrsKR+0x140>)
    a188:	3208      	adds	r2, #8
    a18a:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    a18c:	4924      	ldr	r1, [pc, #144]	; (a220 <LORAREG_InitGetAttrFnPtrsKR+0x144>)
    a18e:	3204      	adds	r2, #4
    a190:	5099      	str	r1, [r3, r2]
}
    a192:	4770      	bx	lr
    a194:	20000c1c 	.word	0x20000c1c
    a198:	00007a31 	.word	0x00007a31
    a19c:	000091c5 	.word	0x000091c5
    a1a0:	00009205 	.word	0x00009205
    a1a4:	00009241 	.word	0x00009241
    a1a8:	00006665 	.word	0x00006665
    a1ac:	00006675 	.word	0x00006675
    a1b0:	00006691 	.word	0x00006691
    a1b4:	000066a1 	.word	0x000066a1
    a1b8:	000076d5 	.word	0x000076d5
    a1bc:	000066b1 	.word	0x000066b1
    a1c0:	000066c1 	.word	0x000066c1
    a1c4:	00007935 	.word	0x00007935
    a1c8:	000069d1 	.word	0x000069d1
    a1cc:	00006711 	.word	0x00006711
    a1d0:	000078c9 	.word	0x000078c9
    a1d4:	0000745d 	.word	0x0000745d
    a1d8:	00009279 	.word	0x00009279
    a1dc:	000092b1 	.word	0x000092b1
    a1e0:	000092e9 	.word	0x000092e9
    a1e4:	00006771 	.word	0x00006771
    a1e8:	0000677b 	.word	0x0000677b
    a1ec:	00006785 	.word	0x00006785
    a1f0:	00006791 	.word	0x00006791
    a1f4:	0000679d 	.word	0x0000679d
    a1f8:	000067a7 	.word	0x000067a7
    a1fc:	000067af 	.word	0x000067af
    a200:	000067b7 	.word	0x000067b7
    a204:	00009359 	.word	0x00009359
    a208:	000082c5 	.word	0x000082c5
    a20c:	000067e1 	.word	0x000067e1
    a210:	000067f1 	.word	0x000067f1
    a214:	00007c3d 	.word	0x00007c3d
    a218:	000076ed 	.word	0x000076ed
    a21c:	000067c1 	.word	0x000067c1
    a220:	000067d1 	.word	0x000067d1

0000a224 <LORAREG_InitValidateAttrFnPtrsNA>:
    pValidateAttr[RX_FREQUENCY] = ValidateRxFreqT1;
    a224:	4b0d      	ldr	r3, [pc, #52]	; (a25c <LORAREG_InitValidateAttrFnPtrsNA+0x38>)
    a226:	4a0e      	ldr	r2, [pc, #56]	; (a260 <LORAREG_InitValidateAttrFnPtrsNA+0x3c>)
    a228:	605a      	str	r2, [r3, #4]
    pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT1;
    a22a:	4a0e      	ldr	r2, [pc, #56]	; (a264 <LORAREG_InitValidateAttrFnPtrsNA+0x40>)
    a22c:	609a      	str	r2, [r3, #8]
    pValidateAttr[RX_DATARATE] = ValidateDataRateRxT1;
    a22e:	4a0e      	ldr	r2, [pc, #56]	; (a268 <LORAREG_InitValidateAttrFnPtrsNA+0x44>)
    a230:	63da      	str	r2, [r3, #60]	; 0x3c
    pValidateAttr[TX_DATARATE] = ValidateDataRateTxT1;
    a232:	490e      	ldr	r1, [pc, #56]	; (a26c <LORAREG_InitValidateAttrFnPtrsNA+0x48>)
    a234:	6419      	str	r1, [r3, #64]	; 0x40
    pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    a236:	490e      	ldr	r1, [pc, #56]	; (a270 <LORAREG_InitValidateAttrFnPtrsNA+0x4c>)
    a238:	6459      	str	r1, [r3, #68]	; 0x44
    pValidateAttr[DATA_RANGE] = ValidateDataRange;
    a23a:	490e      	ldr	r1, [pc, #56]	; (a274 <LORAREG_InitValidateAttrFnPtrsNA+0x50>)
    a23c:	6499      	str	r1, [r3, #72]	; 0x48
    pValidateAttr[CHANNEL_ID] = ValidateChannelId;
    a23e:	490e      	ldr	r1, [pc, #56]	; (a278 <LORAREG_InitValidateAttrFnPtrsNA+0x54>)
    a240:	6559      	str	r1, [r3, #84]	; 0x54
    pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT1;
    a242:	65da      	str	r2, [r3, #92]	; 0x5c
    pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    a244:	4a0d      	ldr	r2, [pc, #52]	; (a27c <LORAREG_InitValidateAttrFnPtrsNA+0x58>)
    a246:	661a      	str	r2, [r3, #96]	; 0x60
    pValidateAttr[CHANNEL_MASK] = ValidateChannelMask;
    a248:	4a0d      	ldr	r2, [pc, #52]	; (a280 <LORAREG_InitValidateAttrFnPtrsNA+0x5c>)
    a24a:	669a      	str	r2, [r3, #104]	; 0x68
    pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntl;
    a24c:	4a0d      	ldr	r2, [pc, #52]	; (a284 <LORAREG_InitValidateAttrFnPtrsNA+0x60>)
    a24e:	66da      	str	r2, [r3, #108]	; 0x6c
    pValidateAttr[TX_PWR] = ValidateTxPower;
    a250:	4a0d      	ldr	r2, [pc, #52]	; (a288 <LORAREG_InitValidateAttrFnPtrsNA+0x64>)
    a252:	675a      	str	r2, [r3, #116]	; 0x74
    pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntl;
    a254:	490d      	ldr	r1, [pc, #52]	; (a28c <LORAREG_InitValidateAttrFnPtrsNA+0x68>)
    a256:	22e0      	movs	r2, #224	; 0xe0
    a258:	5099      	str	r1, [r3, r2]
}
    a25a:	4770      	bx	lr
    a25c:	20000e04 	.word	0x20000e04
    a260:	00006ba9 	.word	0x00006ba9
    a264:	000096f1 	.word	0x000096f1
    a268:	000068f5 	.word	0x000068f5
    a26c:	000068b1 	.word	0x000068b1
    a270:	00006b4d 	.word	0x00006b4d
    a274:	0000944d 	.word	0x0000944d
    a278:	00006945 	.word	0x00006945
    a27c:	00006bdd 	.word	0x00006bdd
    a280:	00006a75 	.word	0x00006a75
    a284:	00006a49 	.word	0x00006a49
    a288:	00006a5d 	.word	0x00006a5d
    a28c:	00009321 	.word	0x00009321

0000a290 <LORAREG_InitValidateAttrFnPtrsEU>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreq;
    a290:	4b0d      	ldr	r3, [pc, #52]	; (a2c8 <LORAREG_InitValidateAttrFnPtrsEU+0x38>)
    a292:	4a0e      	ldr	r2, [pc, #56]	; (a2cc <LORAREG_InitValidateAttrFnPtrsEU+0x3c>)
    a294:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    a296:	4a0e      	ldr	r2, [pc, #56]	; (a2d0 <LORAREG_InitValidateAttrFnPtrsEU+0x40>)
    a298:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRate;
    a29a:	4a0e      	ldr	r2, [pc, #56]	; (a2d4 <LORAREG_InitValidateAttrFnPtrsEU+0x44>)
    a29c:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRate;
    a29e:	641a      	str	r2, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    a2a0:	490d      	ldr	r1, [pc, #52]	; (a2d8 <LORAREG_InitValidateAttrFnPtrsEU+0x48>)
    a2a2:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    a2a4:	490d      	ldr	r1, [pc, #52]	; (a2dc <LORAREG_InitValidateAttrFnPtrsEU+0x4c>)
    a2a6:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    a2a8:	490d      	ldr	r1, [pc, #52]	; (a2e0 <LORAREG_InitValidateAttrFnPtrsEU+0x50>)
    a2aa:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRate;
    a2ac:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    a2ae:	4a0d      	ldr	r2, [pc, #52]	; (a2e4 <LORAREG_InitValidateAttrFnPtrsEU+0x54>)
    a2b0:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    a2b2:	4a0d      	ldr	r2, [pc, #52]	; (a2e8 <LORAREG_InitValidateAttrFnPtrsEU+0x58>)
    a2b4:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    a2b6:	4a0d      	ldr	r2, [pc, #52]	; (a2ec <LORAREG_InitValidateAttrFnPtrsEU+0x5c>)
    a2b8:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    a2ba:	4a0d      	ldr	r2, [pc, #52]	; (a2f0 <LORAREG_InitValidateAttrFnPtrsEU+0x60>)
    a2bc:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    a2be:	490d      	ldr	r1, [pc, #52]	; (a2f4 <LORAREG_InitValidateAttrFnPtrsEU+0x64>)
    a2c0:	22e0      	movs	r2, #224	; 0xe0
    a2c2:	5099      	str	r1, [r3, r2]
}
    a2c4:	4770      	bx	lr
    a2c6:	46c0      	nop			; (mov r8, r8)
    a2c8:	20000e04 	.word	0x20000e04
    a2cc:	00006c65 	.word	0x00006c65
    a2d0:	00007d0d 	.word	0x00007d0d
    a2d4:	00006b35 	.word	0x00006b35
    a2d8:	00006b4d 	.word	0x00006b4d
    a2dc:	00009071 	.word	0x00009071
    a2e0:	0000695d 	.word	0x0000695d
    a2e4:	00006bdd 	.word	0x00006bdd
    a2e8:	00006a79 	.word	0x00006a79
    a2ec:	00006acd 	.word	0x00006acd
    a2f0:	00006a5d 	.word	0x00006a5d
    a2f4:	00006ae1 	.word	0x00006ae1

0000a2f8 <LORAREG_InitValidateAttrFnPtrsAS>:
	pValidateAttr[RX_FREQUENCY] = ValidateFrequencyAS;
    a2f8:	4b0d      	ldr	r3, [pc, #52]	; (a330 <LORAREG_InitValidateAttrFnPtrsAS+0x38>)
    a2fa:	4a0e      	ldr	r2, [pc, #56]	; (a334 <LORAREG_InitValidateAttrFnPtrsAS+0x3c>)
    a2fc:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    a2fe:	4a0e      	ldr	r2, [pc, #56]	; (a338 <LORAREG_InitValidateAttrFnPtrsAS+0x40>)
    a300:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRateRxT2;
    a302:	4a0e      	ldr	r2, [pc, #56]	; (a33c <LORAREG_InitValidateAttrFnPtrsAS+0x44>)
    a304:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRateTxT2;
    a306:	490e      	ldr	r1, [pc, #56]	; (a340 <LORAREG_InitValidateAttrFnPtrsAS+0x48>)
    a308:	6419      	str	r1, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    a30a:	490e      	ldr	r1, [pc, #56]	; (a344 <LORAREG_InitValidateAttrFnPtrsAS+0x4c>)
    a30c:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    a30e:	490e      	ldr	r1, [pc, #56]	; (a348 <LORAREG_InitValidateAttrFnPtrsAS+0x50>)
    a310:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    a312:	490e      	ldr	r1, [pc, #56]	; (a34c <LORAREG_InitValidateAttrFnPtrsAS+0x54>)
    a314:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT2;
    a316:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    a318:	4a0d      	ldr	r2, [pc, #52]	; (a350 <LORAREG_InitValidateAttrFnPtrsAS+0x58>)
    a31a:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    a31c:	4a0d      	ldr	r2, [pc, #52]	; (a354 <LORAREG_InitValidateAttrFnPtrsAS+0x5c>)
    a31e:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    a320:	4a0d      	ldr	r2, [pc, #52]	; (a358 <LORAREG_InitValidateAttrFnPtrsAS+0x60>)
    a322:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    a324:	4a0d      	ldr	r2, [pc, #52]	; (a35c <LORAREG_InitValidateAttrFnPtrsAS+0x64>)
    a326:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    a328:	490d      	ldr	r1, [pc, #52]	; (a360 <LORAREG_InitValidateAttrFnPtrsAS+0x68>)
    a32a:	22e0      	movs	r2, #224	; 0xe0
    a32c:	5099      	str	r1, [r3, r2]
}
    a32e:	4770      	bx	lr
    a330:	20000e04 	.word	0x20000e04
    a334:	00006c81 	.word	0x00006c81
    a338:	00007d0d 	.word	0x00007d0d
    a33c:	00006919 	.word	0x00006919
    a340:	000068c9 	.word	0x000068c9
    a344:	00006b4d 	.word	0x00006b4d
    a348:	00009071 	.word	0x00009071
    a34c:	0000695d 	.word	0x0000695d
    a350:	00006bdd 	.word	0x00006bdd
    a354:	00006a79 	.word	0x00006a79
    a358:	00006acd 	.word	0x00006acd
    a35c:	00006a5d 	.word	0x00006a5d
    a360:	00006ae1 	.word	0x00006ae1

0000a364 <LORAREG_InitValidateAttrFnPtrsAU>:
	pValidateAttr[RX_FREQUENCY] = ValidateRxFreqT1;
    a364:	4b0d      	ldr	r3, [pc, #52]	; (a39c <LORAREG_InitValidateAttrFnPtrsAU+0x38>)
    a366:	4a0e      	ldr	r2, [pc, #56]	; (a3a0 <LORAREG_InitValidateAttrFnPtrsAU+0x3c>)
    a368:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT1;
    a36a:	4a0e      	ldr	r2, [pc, #56]	; (a3a4 <LORAREG_InitValidateAttrFnPtrsAU+0x40>)
    a36c:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRateRxT1;
    a36e:	4a0e      	ldr	r2, [pc, #56]	; (a3a8 <LORAREG_InitValidateAttrFnPtrsAU+0x44>)
    a370:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRateTxT1;
    a372:	490e      	ldr	r1, [pc, #56]	; (a3ac <LORAREG_InitValidateAttrFnPtrsAU+0x48>)
    a374:	6419      	str	r1, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    a376:	490e      	ldr	r1, [pc, #56]	; (a3b0 <LORAREG_InitValidateAttrFnPtrsAU+0x4c>)
    a378:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRange;
    a37a:	490e      	ldr	r1, [pc, #56]	; (a3b4 <LORAREG_InitValidateAttrFnPtrsAU+0x50>)
    a37c:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelId;
    a37e:	490e      	ldr	r1, [pc, #56]	; (a3b8 <LORAREG_InitValidateAttrFnPtrsAU+0x54>)
    a380:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT1;
    a382:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    a384:	4a0d      	ldr	r2, [pc, #52]	; (a3bc <LORAREG_InitValidateAttrFnPtrsAU+0x58>)
    a386:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMask;
    a388:	4a0d      	ldr	r2, [pc, #52]	; (a3c0 <LORAREG_InitValidateAttrFnPtrsAU+0x5c>)
    a38a:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntl;
    a38c:	4a0d      	ldr	r2, [pc, #52]	; (a3c4 <LORAREG_InitValidateAttrFnPtrsAU+0x60>)
    a38e:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    a390:	4a0d      	ldr	r2, [pc, #52]	; (a3c8 <LORAREG_InitValidateAttrFnPtrsAU+0x64>)
    a392:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntl;
    a394:	490d      	ldr	r1, [pc, #52]	; (a3cc <LORAREG_InitValidateAttrFnPtrsAU+0x68>)
    a396:	22e0      	movs	r2, #224	; 0xe0
    a398:	5099      	str	r1, [r3, r2]
}
    a39a:	4770      	bx	lr
    a39c:	20000e04 	.word	0x20000e04
    a3a0:	00006ba9 	.word	0x00006ba9
    a3a4:	000096f1 	.word	0x000096f1
    a3a8:	000068f5 	.word	0x000068f5
    a3ac:	000068b1 	.word	0x000068b1
    a3b0:	00006b4d 	.word	0x00006b4d
    a3b4:	0000944d 	.word	0x0000944d
    a3b8:	00006945 	.word	0x00006945
    a3bc:	00006bdd 	.word	0x00006bdd
    a3c0:	00006a75 	.word	0x00006a75
    a3c4:	00006a49 	.word	0x00006a49
    a3c8:	00006a5d 	.word	0x00006a5d
    a3cc:	00009321 	.word	0x00009321

0000a3d0 <LORAREG_InitValidateAttrFnPtrsIN>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreqIN;
    a3d0:	4b0d      	ldr	r3, [pc, #52]	; (a408 <LORAREG_InitValidateAttrFnPtrsIN+0x38>)
    a3d2:	4a0e      	ldr	r2, [pc, #56]	; (a40c <LORAREG_InitValidateAttrFnPtrsIN+0x3c>)
    a3d4:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    a3d6:	4a0e      	ldr	r2, [pc, #56]	; (a410 <LORAREG_InitValidateAttrFnPtrsIN+0x40>)
    a3d8:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRate;
    a3da:	4a0e      	ldr	r2, [pc, #56]	; (a414 <LORAREG_InitValidateAttrFnPtrsIN+0x44>)
    a3dc:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRate;
    a3de:	641a      	str	r2, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    a3e0:	490d      	ldr	r1, [pc, #52]	; (a418 <LORAREG_InitValidateAttrFnPtrsIN+0x48>)
    a3e2:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    a3e4:	490d      	ldr	r1, [pc, #52]	; (a41c <LORAREG_InitValidateAttrFnPtrsIN+0x4c>)
    a3e6:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    a3e8:	490d      	ldr	r1, [pc, #52]	; (a420 <LORAREG_InitValidateAttrFnPtrsIN+0x50>)
    a3ea:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRate;
    a3ec:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    a3ee:	4a0d      	ldr	r2, [pc, #52]	; (a424 <LORAREG_InitValidateAttrFnPtrsIN+0x54>)
    a3f0:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    a3f2:	4a0d      	ldr	r2, [pc, #52]	; (a428 <LORAREG_InitValidateAttrFnPtrsIN+0x58>)
    a3f4:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    a3f6:	4a0d      	ldr	r2, [pc, #52]	; (a42c <LORAREG_InitValidateAttrFnPtrsIN+0x5c>)
    a3f8:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    a3fa:	4a0d      	ldr	r2, [pc, #52]	; (a430 <LORAREG_InitValidateAttrFnPtrsIN+0x60>)
    a3fc:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    a3fe:	490d      	ldr	r1, [pc, #52]	; (a434 <LORAREG_InitValidateAttrFnPtrsIN+0x64>)
    a400:	22e0      	movs	r2, #224	; 0xe0
    a402:	5099      	str	r1, [r3, r2]
}
    a404:	4770      	bx	lr
    a406:	46c0      	nop			; (mov r8, r8)
    a408:	20000e04 	.word	0x20000e04
    a40c:	00007d31 	.word	0x00007d31
    a410:	00007d0d 	.word	0x00007d0d
    a414:	00006b35 	.word	0x00006b35
    a418:	00006b4d 	.word	0x00006b4d
    a41c:	00009071 	.word	0x00009071
    a420:	0000695d 	.word	0x0000695d
    a424:	00006bdd 	.word	0x00006bdd
    a428:	00006a79 	.word	0x00006a79
    a42c:	00006acd 	.word	0x00006acd
    a430:	00006a5d 	.word	0x00006a5d
    a434:	00006ae1 	.word	0x00006ae1

0000a438 <LORAREG_InitValidateAttrFnPtrsJP>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreqJP;
    a438:	4b0d      	ldr	r3, [pc, #52]	; (a470 <LORAREG_InitValidateAttrFnPtrsJP+0x38>)
    a43a:	4a0e      	ldr	r2, [pc, #56]	; (a474 <LORAREG_InitValidateAttrFnPtrsJP+0x3c>)
    a43c:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    a43e:	4a0e      	ldr	r2, [pc, #56]	; (a478 <LORAREG_InitValidateAttrFnPtrsJP+0x40>)
    a440:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRateRxT2;
    a442:	4a0e      	ldr	r2, [pc, #56]	; (a47c <LORAREG_InitValidateAttrFnPtrsJP+0x44>)
    a444:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRateTxT2;
    a446:	490e      	ldr	r1, [pc, #56]	; (a480 <LORAREG_InitValidateAttrFnPtrsJP+0x48>)
    a448:	6419      	str	r1, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    a44a:	490e      	ldr	r1, [pc, #56]	; (a484 <LORAREG_InitValidateAttrFnPtrsJP+0x4c>)
    a44c:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    a44e:	490e      	ldr	r1, [pc, #56]	; (a488 <LORAREG_InitValidateAttrFnPtrsJP+0x50>)
    a450:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    a452:	490e      	ldr	r1, [pc, #56]	; (a48c <LORAREG_InitValidateAttrFnPtrsJP+0x54>)
    a454:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT2;
    a456:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    a458:	4a0d      	ldr	r2, [pc, #52]	; (a490 <LORAREG_InitValidateAttrFnPtrsJP+0x58>)
    a45a:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    a45c:	4a0d      	ldr	r2, [pc, #52]	; (a494 <LORAREG_InitValidateAttrFnPtrsJP+0x5c>)
    a45e:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    a460:	4a0d      	ldr	r2, [pc, #52]	; (a498 <LORAREG_InitValidateAttrFnPtrsJP+0x60>)
    a462:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    a464:	4a0d      	ldr	r2, [pc, #52]	; (a49c <LORAREG_InitValidateAttrFnPtrsJP+0x64>)
    a466:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    a468:	490d      	ldr	r1, [pc, #52]	; (a4a0 <LORAREG_InitValidateAttrFnPtrsJP+0x68>)
    a46a:	22e0      	movs	r2, #224	; 0xe0
    a46c:	5099      	str	r1, [r3, r2]
}
    a46e:	4770      	bx	lr
    a470:	20000e04 	.word	0x20000e04
    a474:	00007d61 	.word	0x00007d61
    a478:	00007d0d 	.word	0x00007d0d
    a47c:	00006919 	.word	0x00006919
    a480:	000068c9 	.word	0x000068c9
    a484:	00006b4d 	.word	0x00006b4d
    a488:	00009071 	.word	0x00009071
    a48c:	0000695d 	.word	0x0000695d
    a490:	00006bdd 	.word	0x00006bdd
    a494:	00006a79 	.word	0x00006a79
    a498:	00006acd 	.word	0x00006acd
    a49c:	00006a5d 	.word	0x00006a5d
    a4a0:	00006ae1 	.word	0x00006ae1

0000a4a4 <LORAREG_InitValidateAttrFnPtrsKR>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreqKR;
    a4a4:	4b0d      	ldr	r3, [pc, #52]	; (a4dc <LORAREG_InitValidateAttrFnPtrsKR+0x38>)
    a4a6:	4a0e      	ldr	r2, [pc, #56]	; (a4e0 <LORAREG_InitValidateAttrFnPtrsKR+0x3c>)
    a4a8:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    a4aa:	4a0e      	ldr	r2, [pc, #56]	; (a4e4 <LORAREG_InitValidateAttrFnPtrsKR+0x40>)
    a4ac:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRate;
    a4ae:	4a0e      	ldr	r2, [pc, #56]	; (a4e8 <LORAREG_InitValidateAttrFnPtrsKR+0x44>)
    a4b0:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRate;
    a4b2:	641a      	str	r2, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    a4b4:	490d      	ldr	r1, [pc, #52]	; (a4ec <LORAREG_InitValidateAttrFnPtrsKR+0x48>)
    a4b6:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    a4b8:	490d      	ldr	r1, [pc, #52]	; (a4f0 <LORAREG_InitValidateAttrFnPtrsKR+0x4c>)
    a4ba:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    a4bc:	490d      	ldr	r1, [pc, #52]	; (a4f4 <LORAREG_InitValidateAttrFnPtrsKR+0x50>)
    a4be:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRate;
    a4c0:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    a4c2:	4a0d      	ldr	r2, [pc, #52]	; (a4f8 <LORAREG_InitValidateAttrFnPtrsKR+0x54>)
    a4c4:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    a4c6:	4a0d      	ldr	r2, [pc, #52]	; (a4fc <LORAREG_InitValidateAttrFnPtrsKR+0x58>)
    a4c8:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    a4ca:	4a0d      	ldr	r2, [pc, #52]	; (a500 <LORAREG_InitValidateAttrFnPtrsKR+0x5c>)
    a4cc:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    a4ce:	4a0d      	ldr	r2, [pc, #52]	; (a504 <LORAREG_InitValidateAttrFnPtrsKR+0x60>)
    a4d0:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    a4d2:	490d      	ldr	r1, [pc, #52]	; (a508 <LORAREG_InitValidateAttrFnPtrsKR+0x64>)
    a4d4:	22e0      	movs	r2, #224	; 0xe0
    a4d6:	5099      	str	r1, [r3, r2]
}
    a4d8:	4770      	bx	lr
    a4da:	46c0      	nop			; (mov r8, r8)
    a4dc:	20000e04 	.word	0x20000e04
    a4e0:	00007d91 	.word	0x00007d91
    a4e4:	00007d0d 	.word	0x00007d0d
    a4e8:	00006b35 	.word	0x00006b35
    a4ec:	00006b4d 	.word	0x00006b4d
    a4f0:	00009071 	.word	0x00009071
    a4f4:	0000695d 	.word	0x0000695d
    a4f8:	00006bdd 	.word	0x00006bdd
    a4fc:	00006a79 	.word	0x00006a79
    a500:	00006acd 	.word	0x00006acd
    a504:	00006a5d 	.word	0x00006a5d
    a508:	00006ae1 	.word	0x00006ae1

0000a50c <LORAREG_InitSetAttrFnPtrsNA>:
	pSetAttr[DATA_RANGE] = setDataRange;
    a50c:	4b0b      	ldr	r3, [pc, #44]	; (a53c <LORAREG_InitSetAttrFnPtrsNA+0x30>)
    a50e:	4a0c      	ldr	r2, [pc, #48]	; (a540 <LORAREG_InitSetAttrFnPtrsNA+0x34>)
    a510:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatus;
    a512:	4a0c      	ldr	r2, [pc, #48]	; (a544 <LORAREG_InitSetAttrFnPtrsNA+0x38>)
    a514:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[NEW_CHANNELS] = setNewChannelsT1;
    a516:	4a0c      	ldr	r2, [pc, #48]	; (a548 <LORAREG_InitSetAttrFnPtrsNA+0x3c>)
    a518:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[REG_JOIN_SUCCESS] = setJoinSuccess;
    a51a:	490c      	ldr	r1, [pc, #48]	; (a54c <LORAREG_InitSetAttrFnPtrsNA+0x40>)
    a51c:	22e8      	movs	r2, #232	; 0xe8
    a51e:	5099      	str	r1, [r3, r2]
	pSetAttr[REG_JOIN_ENABLE_ALL] = setEnableAllChs;
    a520:	490b      	ldr	r1, [pc, #44]	; (a550 <LORAREG_InitSetAttrFnPtrsNA+0x44>)
    a522:	3204      	adds	r2, #4
    a524:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_DUTY_CYCLE_TIMER] = setJoinDutyCycleTimer;
    a526:	490b      	ldr	r1, [pc, #44]	; (a554 <LORAREG_InitSetAttrFnPtrsNA+0x48>)
    a528:	3a6c      	subs	r2, #108	; 0x6c
    a52a:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    a52c:	490a      	ldr	r1, [pc, #40]	; (a558 <LORAREG_InitSetAttrFnPtrsNA+0x4c>)
    a52e:	3204      	adds	r2, #4
    a530:	5099      	str	r1, [r3, r2]
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    a532:	490a      	ldr	r1, [pc, #40]	; (a55c <LORAREG_InitSetAttrFnPtrsNA+0x50>)
    a534:	3260      	adds	r2, #96	; 0x60
    a536:	5099      	str	r1, [r3, r2]
}
    a538:	4770      	bx	lr
    a53a:	46c0      	nop			; (mov r8, r8)
    a53c:	20000d10 	.word	0x20000d10
    a540:	000094b5 	.word	0x000094b5
    a544:	00009429 	.word	0x00009429
    a548:	00007dd9 	.word	0x00007dd9
    a54c:	00007055 	.word	0x00007055
    a550:	00006fe5 	.word	0x00006fe5
    a554:	0000841d 	.word	0x0000841d
    a558:	000083a9 	.word	0x000083a9
    a55c:	000082f1 	.word	0x000082f1

0000a560 <LORAREG_InitSetAttrFnPtrsEU>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    a560:	4b0e      	ldr	r3, [pc, #56]	; (a59c <LORAREG_InitSetAttrFnPtrsEU+0x3c>)
    a562:	4a0f      	ldr	r2, [pc, #60]	; (a5a0 <LORAREG_InitSetAttrFnPtrsEU+0x40>)
    a564:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT2;
    a566:	4a0f      	ldr	r2, [pc, #60]	; (a5a4 <LORAREG_InitSetAttrFnPtrsEU+0x44>)
    a568:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[DUTY_CYCLE] = setDutyCycle;
    a56a:	4a0f      	ldr	r2, [pc, #60]	; (a5a8 <LORAREG_InitSetAttrFnPtrsEU+0x48>)
    a56c:	679a      	str	r2, [r3, #120]	; 0x78
	pSetAttr[DUTY_CYCLE_TIMER] = setDutyCycleTimer;
    a56e:	4a0f      	ldr	r2, [pc, #60]	; (a5ac <LORAREG_InitSetAttrFnPtrsEU+0x4c>)
    a570:	67da      	str	r2, [r3, #124]	; 0x7c
	pSetAttr[FREQUENCY] = setFrequency;
    a572:	4a0f      	ldr	r2, [pc, #60]	; (a5b0 <LORAREG_InitSetAttrFnPtrsEU+0x50>)
    a574:	601a      	str	r2, [r3, #0]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    a576:	4a0f      	ldr	r2, [pc, #60]	; (a5b4 <LORAREG_InitSetAttrFnPtrsEU+0x54>)
    a578:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[JOIN_DUTY_CYCLE_TIMER]= setJoinDutyCycleTimer;
    a57a:	490f      	ldr	r1, [pc, #60]	; (a5b8 <LORAREG_InitSetAttrFnPtrsEU+0x58>)
    a57c:	2280      	movs	r2, #128	; 0x80
    a57e:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    a580:	490e      	ldr	r1, [pc, #56]	; (a5bc <LORAREG_InitSetAttrFnPtrsEU+0x5c>)
    a582:	3204      	adds	r2, #4
    a584:	5099      	str	r1, [r3, r2]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    a586:	490e      	ldr	r1, [pc, #56]	; (a5c0 <LORAREG_InitSetAttrFnPtrsEU+0x60>)
    a588:	324c      	adds	r2, #76	; 0x4c
    a58a:	5099      	str	r1, [r3, r2]
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    a58c:	490d      	ldr	r1, [pc, #52]	; (a5c4 <LORAREG_InitSetAttrFnPtrsEU+0x64>)
    a58e:	3214      	adds	r2, #20
    a590:	5099      	str	r1, [r3, r2]
	pSetAttr[CHLIST_DEFAULTS] = setChlistDefaultState;
    a592:	490d      	ldr	r1, [pc, #52]	; (a5c8 <LORAREG_InitSetAttrFnPtrsEU+0x68>)
    a594:	320c      	adds	r2, #12
    a596:	5099      	str	r1, [r3, r2]
}
    a598:	4770      	bx	lr
    a59a:	46c0      	nop			; (mov r8, r8)
    a59c:	20000d10 	.word	0x20000d10
    a5a0:	0000909d 	.word	0x0000909d
    a5a4:	00007291 	.word	0x00007291
    a5a8:	00008039 	.word	0x00008039
    a5ac:	000086a9 	.word	0x000086a9
    a5b0:	00007f15 	.word	0x00007f15
    a5b4:	0000a821 	.word	0x0000a821
    a5b8:	0000841d 	.word	0x0000841d
    a5bc:	000083a9 	.word	0x000083a9
    a5c0:	00007e71 	.word	0x00007e71
    a5c4:	000082f1 	.word	0x000082f1
    a5c8:	00006d45 	.word	0x00006d45

0000a5cc <LORAREG_InitSetAttrFnPtrsAS>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    a5cc:	4b0f      	ldr	r3, [pc, #60]	; (a60c <LORAREG_InitSetAttrFnPtrsAS+0x40>)
    a5ce:	4a10      	ldr	r2, [pc, #64]	; (a610 <LORAREG_InitSetAttrFnPtrsAS+0x44>)
    a5d0:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT3;
    a5d2:	4a10      	ldr	r2, [pc, #64]	; (a614 <LORAREG_InitSetAttrFnPtrsAS+0x48>)
    a5d4:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[FREQUENCY] = setFrequency;
    a5d6:	4a10      	ldr	r2, [pc, #64]	; (a618 <LORAREG_InitSetAttrFnPtrsAS+0x4c>)
    a5d8:	601a      	str	r2, [r3, #0]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    a5da:	4910      	ldr	r1, [pc, #64]	; (a61c <LORAREG_InitSetAttrFnPtrsAS+0x50>)
    a5dc:	22d0      	movs	r2, #208	; 0xd0
    a5de:	5099      	str	r1, [r3, r2]
    pSetAttr[NEW_CHANNELS] = setNewChannel;
    a5e0:	4a0f      	ldr	r2, [pc, #60]	; (a620 <LORAREG_InitSetAttrFnPtrsAS+0x54>)
    a5e2:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[JOIN_DUTY_CYCLE_TIMER] = setJoinDutyCycleTimer;
    a5e4:	490f      	ldr	r1, [pc, #60]	; (a624 <LORAREG_InitSetAttrFnPtrsAS+0x58>)
    a5e6:	2280      	movs	r2, #128	; 0x80
    a5e8:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    a5ea:	490f      	ldr	r1, [pc, #60]	; (a628 <LORAREG_InitSetAttrFnPtrsAS+0x5c>)
    a5ec:	3204      	adds	r2, #4
    a5ee:	5099      	str	r1, [r3, r2]
	pSetAttr[TX_PARAMS] = setTxParams;
    a5f0:	490e      	ldr	r1, [pc, #56]	; (a62c <LORAREG_InitSetAttrFnPtrsAS+0x60>)
    a5f2:	3250      	adds	r2, #80	; 0x50
    a5f4:	5099      	str	r1, [r3, r2]
	pSetAttr[DUTY_CYCLE] = setDutyCycle;
    a5f6:	4a0e      	ldr	r2, [pc, #56]	; (a630 <LORAREG_InitSetAttrFnPtrsAS+0x64>)
    a5f8:	679a      	str	r2, [r3, #120]	; 0x78
	pSetAttr[DUTY_CYCLE_TIMER] = setDutyCycleTimer;
    a5fa:	4a0e      	ldr	r2, [pc, #56]	; (a634 <LORAREG_InitSetAttrFnPtrsAS+0x68>)
    a5fc:	67da      	str	r2, [r3, #124]	; 0x7c
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    a5fe:	490e      	ldr	r1, [pc, #56]	; (a638 <LORAREG_InitSetAttrFnPtrsAS+0x6c>)
    a600:	22e4      	movs	r2, #228	; 0xe4
    a602:	5099      	str	r1, [r3, r2]
	pSetAttr[CHLIST_DEFAULTS] = setChlistDefaultState;
    a604:	490d      	ldr	r1, [pc, #52]	; (a63c <LORAREG_InitSetAttrFnPtrsAS+0x70>)
    a606:	320c      	adds	r2, #12
    a608:	5099      	str	r1, [r3, r2]
}
    a60a:	4770      	bx	lr
    a60c:	20000d10 	.word	0x20000d10
    a610:	0000909d 	.word	0x0000909d
    a614:	00007409 	.word	0x00007409
    a618:	00007f15 	.word	0x00007f15
    a61c:	00007e71 	.word	0x00007e71
    a620:	0000a821 	.word	0x0000a821
    a624:	0000841d 	.word	0x0000841d
    a628:	000083a9 	.word	0x000083a9
    a62c:	00006d11 	.word	0x00006d11
    a630:	00008039 	.word	0x00008039
    a634:	000086a9 	.word	0x000086a9
    a638:	000082f1 	.word	0x000082f1
    a63c:	00006d45 	.word	0x00006d45

0000a640 <LORAREG_InitSetAttrFnPtrsAU>:
	pSetAttr[DATA_RANGE] = setDataRange;
    a640:	4b0b      	ldr	r3, [pc, #44]	; (a670 <LORAREG_InitSetAttrFnPtrsAU+0x30>)
    a642:	4a0c      	ldr	r2, [pc, #48]	; (a674 <LORAREG_InitSetAttrFnPtrsAU+0x34>)
    a644:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatus;
    a646:	4a0c      	ldr	r2, [pc, #48]	; (a678 <LORAREG_InitSetAttrFnPtrsAU+0x38>)
    a648:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[NEW_CHANNELS] = setNewChannelsT1;
    a64a:	4a0c      	ldr	r2, [pc, #48]	; (a67c <LORAREG_InitSetAttrFnPtrsAU+0x3c>)
    a64c:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[REG_JOIN_SUCCESS] = setJoinSuccess;
    a64e:	490c      	ldr	r1, [pc, #48]	; (a680 <LORAREG_InitSetAttrFnPtrsAU+0x40>)
    a650:	22e8      	movs	r2, #232	; 0xe8
    a652:	5099      	str	r1, [r3, r2]
	pSetAttr[REG_JOIN_ENABLE_ALL] = setEnableAllChs;
    a654:	490b      	ldr	r1, [pc, #44]	; (a684 <LORAREG_InitSetAttrFnPtrsAU+0x44>)
    a656:	3204      	adds	r2, #4
    a658:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_DUTY_CYCLE_TIMER]= setJoinDutyCycleTimer;
    a65a:	490b      	ldr	r1, [pc, #44]	; (a688 <LORAREG_InitSetAttrFnPtrsAU+0x48>)
    a65c:	3a6c      	subs	r2, #108	; 0x6c
    a65e:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    a660:	490a      	ldr	r1, [pc, #40]	; (a68c <LORAREG_InitSetAttrFnPtrsAU+0x4c>)
    a662:	3204      	adds	r2, #4
    a664:	5099      	str	r1, [r3, r2]
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    a666:	490a      	ldr	r1, [pc, #40]	; (a690 <LORAREG_InitSetAttrFnPtrsAU+0x50>)
    a668:	3260      	adds	r2, #96	; 0x60
    a66a:	5099      	str	r1, [r3, r2]
}
    a66c:	4770      	bx	lr
    a66e:	46c0      	nop			; (mov r8, r8)
    a670:	20000d10 	.word	0x20000d10
    a674:	000094b5 	.word	0x000094b5
    a678:	00009429 	.word	0x00009429
    a67c:	00007dd9 	.word	0x00007dd9
    a680:	00007055 	.word	0x00007055
    a684:	00006fe5 	.word	0x00006fe5
    a688:	0000841d 	.word	0x0000841d
    a68c:	000083a9 	.word	0x000083a9
    a690:	000082f1 	.word	0x000082f1

0000a694 <LORAREG_InitSetAttrFnPtrsIN>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    a694:	4b0d      	ldr	r3, [pc, #52]	; (a6cc <LORAREG_InitSetAttrFnPtrsIN+0x38>)
    a696:	4a0e      	ldr	r2, [pc, #56]	; (a6d0 <LORAREG_InitSetAttrFnPtrsIN+0x3c>)
    a698:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT2;
    a69a:	4a0e      	ldr	r2, [pc, #56]	; (a6d4 <LORAREG_InitSetAttrFnPtrsIN+0x40>)
    a69c:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[FREQUENCY] = setFrequency;
    a69e:	4a0e      	ldr	r2, [pc, #56]	; (a6d8 <LORAREG_InitSetAttrFnPtrsIN+0x44>)
    a6a0:	601a      	str	r2, [r3, #0]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    a6a2:	4a0e      	ldr	r2, [pc, #56]	; (a6dc <LORAREG_InitSetAttrFnPtrsIN+0x48>)
    a6a4:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[JOIN_DUTY_CYCLE_TIMER]= setJoinDutyCycleTimer;
    a6a6:	490e      	ldr	r1, [pc, #56]	; (a6e0 <LORAREG_InitSetAttrFnPtrsIN+0x4c>)
    a6a8:	2280      	movs	r2, #128	; 0x80
    a6aa:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    a6ac:	490d      	ldr	r1, [pc, #52]	; (a6e4 <LORAREG_InitSetAttrFnPtrsIN+0x50>)
    a6ae:	3204      	adds	r2, #4
    a6b0:	5099      	str	r1, [r3, r2]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    a6b2:	490d      	ldr	r1, [pc, #52]	; (a6e8 <LORAREG_InitSetAttrFnPtrsIN+0x54>)
    a6b4:	324c      	adds	r2, #76	; 0x4c
    a6b6:	5099      	str	r1, [r3, r2]
	pSetAttr[TX_PARAMS] = setTxParams;
    a6b8:	490c      	ldr	r1, [pc, #48]	; (a6ec <LORAREG_InitSetAttrFnPtrsIN+0x58>)
    a6ba:	3204      	adds	r2, #4
    a6bc:	5099      	str	r1, [r3, r2]
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    a6be:	490c      	ldr	r1, [pc, #48]	; (a6f0 <LORAREG_InitSetAttrFnPtrsIN+0x5c>)
    a6c0:	3210      	adds	r2, #16
    a6c2:	5099      	str	r1, [r3, r2]
	pSetAttr[CHLIST_DEFAULTS] = setChlistDefaultState;
    a6c4:	490b      	ldr	r1, [pc, #44]	; (a6f4 <LORAREG_InitSetAttrFnPtrsIN+0x60>)
    a6c6:	320c      	adds	r2, #12
    a6c8:	5099      	str	r1, [r3, r2]
}
    a6ca:	4770      	bx	lr
    a6cc:	20000d10 	.word	0x20000d10
    a6d0:	0000909d 	.word	0x0000909d
    a6d4:	00007291 	.word	0x00007291
    a6d8:	00007f15 	.word	0x00007f15
    a6dc:	0000a821 	.word	0x0000a821
    a6e0:	0000841d 	.word	0x0000841d
    a6e4:	000083a9 	.word	0x000083a9
    a6e8:	00007e71 	.word	0x00007e71
    a6ec:	00006d11 	.word	0x00006d11
    a6f0:	000082f1 	.word	0x000082f1
    a6f4:	00006d45 	.word	0x00006d45

0000a6f8 <LORAREG_InitSetAttrFnPtrsJP>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    a6f8:	4b11      	ldr	r3, [pc, #68]	; (a740 <LORAREG_InitSetAttrFnPtrsJP+0x48>)
    a6fa:	4a12      	ldr	r2, [pc, #72]	; (a744 <LORAREG_InitSetAttrFnPtrsJP+0x4c>)
    a6fc:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT3;
    a6fe:	4a12      	ldr	r2, [pc, #72]	; (a748 <LORAREG_InitSetAttrFnPtrsJP+0x50>)
    a700:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[LBT_TIMER] = setLBTTimer;
    a702:	4912      	ldr	r1, [pc, #72]	; (a74c <LORAREG_InitSetAttrFnPtrsJP+0x54>)
    a704:	2288      	movs	r2, #136	; 0x88
    a706:	5099      	str	r1, [r3, r2]
	pSetAttr[FREQUENCY] = setFrequency;
    a708:	4a11      	ldr	r2, [pc, #68]	; (a750 <LORAREG_InitSetAttrFnPtrsJP+0x58>)
    a70a:	601a      	str	r2, [r3, #0]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    a70c:	4911      	ldr	r1, [pc, #68]	; (a754 <LORAREG_InitSetAttrFnPtrsJP+0x5c>)
    a70e:	22d0      	movs	r2, #208	; 0xd0
    a710:	5099      	str	r1, [r3, r2]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    a712:	4a11      	ldr	r2, [pc, #68]	; (a758 <LORAREG_InitSetAttrFnPtrsJP+0x60>)
    a714:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[JOIN_DUTY_CYCLE_TIMER]= setJoinDutyCycleTimer;
    a716:	4911      	ldr	r1, [pc, #68]	; (a75c <LORAREG_InitSetAttrFnPtrsJP+0x64>)
    a718:	2280      	movs	r2, #128	; 0x80
    a71a:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    a71c:	4910      	ldr	r1, [pc, #64]	; (a760 <LORAREG_InitSetAttrFnPtrsJP+0x68>)
    a71e:	3204      	adds	r2, #4
    a720:	5099      	str	r1, [r3, r2]
	pSetAttr[TX_PARAMS] = setTxParams;
    a722:	4910      	ldr	r1, [pc, #64]	; (a764 <LORAREG_InitSetAttrFnPtrsJP+0x6c>)
    a724:	3250      	adds	r2, #80	; 0x50
    a726:	5099      	str	r1, [r3, r2]
	pSetAttr[DUTY_CYCLE] = setDutyCycle;
    a728:	4a0f      	ldr	r2, [pc, #60]	; (a768 <LORAREG_InitSetAttrFnPtrsJP+0x70>)
    a72a:	679a      	str	r2, [r3, #120]	; 0x78
	pSetAttr[DUTY_CYCLE_TIMER] = setDutyCycleTimer;
    a72c:	4a0f      	ldr	r2, [pc, #60]	; (a76c <LORAREG_InitSetAttrFnPtrsJP+0x74>)
    a72e:	67da      	str	r2, [r3, #124]	; 0x7c
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    a730:	490f      	ldr	r1, [pc, #60]	; (a770 <LORAREG_InitSetAttrFnPtrsJP+0x78>)
    a732:	22e4      	movs	r2, #228	; 0xe4
    a734:	5099      	str	r1, [r3, r2]
	pSetAttr[CHLIST_DEFAULTS] = setChlistDefaultState;
    a736:	490f      	ldr	r1, [pc, #60]	; (a774 <LORAREG_InitSetAttrFnPtrsJP+0x7c>)
    a738:	320c      	adds	r2, #12
    a73a:	5099      	str	r1, [r3, r2]
}
    a73c:	4770      	bx	lr
    a73e:	46c0      	nop			; (mov r8, r8)
    a740:	20000d10 	.word	0x20000d10
    a744:	0000909d 	.word	0x0000909d
    a748:	00007409 	.word	0x00007409
    a74c:	00008c1d 	.word	0x00008c1d
    a750:	00007f15 	.word	0x00007f15
    a754:	00007e71 	.word	0x00007e71
    a758:	0000a821 	.word	0x0000a821
    a75c:	0000841d 	.word	0x0000841d
    a760:	000083a9 	.word	0x000083a9
    a764:	00006d11 	.word	0x00006d11
    a768:	00008039 	.word	0x00008039
    a76c:	000086a9 	.word	0x000086a9
    a770:	000082f1 	.word	0x000082f1
    a774:	00006d45 	.word	0x00006d45

0000a778 <LORAREG_InitSetAttrFnPtrsKR>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    a778:	4b0f      	ldr	r3, [pc, #60]	; (a7b8 <LORAREG_InitSetAttrFnPtrsKR+0x40>)
    a77a:	4a10      	ldr	r2, [pc, #64]	; (a7bc <LORAREG_InitSetAttrFnPtrsKR+0x44>)
    a77c:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT3;
    a77e:	4a10      	ldr	r2, [pc, #64]	; (a7c0 <LORAREG_InitSetAttrFnPtrsKR+0x48>)
    a780:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[LBT_TIMER] = setLBTTimer;
    a782:	4910      	ldr	r1, [pc, #64]	; (a7c4 <LORAREG_InitSetAttrFnPtrsKR+0x4c>)
    a784:	2288      	movs	r2, #136	; 0x88
    a786:	5099      	str	r1, [r3, r2]
	pSetAttr[FREQUENCY] = setFrequency;
    a788:	4a0f      	ldr	r2, [pc, #60]	; (a7c8 <LORAREG_InitSetAttrFnPtrsKR+0x50>)
    a78a:	601a      	str	r2, [r3, #0]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    a78c:	490f      	ldr	r1, [pc, #60]	; (a7cc <LORAREG_InitSetAttrFnPtrsKR+0x54>)
    a78e:	22d0      	movs	r2, #208	; 0xd0
    a790:	5099      	str	r1, [r3, r2]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    a792:	4a0f      	ldr	r2, [pc, #60]	; (a7d0 <LORAREG_InitSetAttrFnPtrsKR+0x58>)
    a794:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[JOIN_DUTY_CYCLE_TIMER]= setJoinDutyCycleTimer;
    a796:	490f      	ldr	r1, [pc, #60]	; (a7d4 <LORAREG_InitSetAttrFnPtrsKR+0x5c>)
    a798:	2280      	movs	r2, #128	; 0x80
    a79a:	5099      	str	r1, [r3, r2]
	pSetAttr[JOIN_BACK_OFF_TIMER] = setJoinBackOffTimer;
    a79c:	490e      	ldr	r1, [pc, #56]	; (a7d8 <LORAREG_InitSetAttrFnPtrsKR+0x60>)
    a79e:	3204      	adds	r2, #4
    a7a0:	5099      	str	r1, [r3, r2]
	pSetAttr[TX_PARAMS] = setTxParams;
    a7a2:	490e      	ldr	r1, [pc, #56]	; (a7dc <LORAREG_InitSetAttrFnPtrsKR+0x64>)
    a7a4:	3250      	adds	r2, #80	; 0x50
    a7a6:	5099      	str	r1, [r3, r2]
	pSetAttr[JOINBACKOFF_CNTL] = setJoinBackoffCntl;
    a7a8:	490d      	ldr	r1, [pc, #52]	; (a7e0 <LORAREG_InitSetAttrFnPtrsKR+0x68>)
    a7aa:	3210      	adds	r2, #16
    a7ac:	5099      	str	r1, [r3, r2]
	pSetAttr[CHLIST_DEFAULTS] = setChlistDefaultState;
    a7ae:	490d      	ldr	r1, [pc, #52]	; (a7e4 <LORAREG_InitSetAttrFnPtrsKR+0x6c>)
    a7b0:	320c      	adds	r2, #12
    a7b2:	5099      	str	r1, [r3, r2]
}
    a7b4:	4770      	bx	lr
    a7b6:	46c0      	nop			; (mov r8, r8)
    a7b8:	20000d10 	.word	0x20000d10
    a7bc:	0000909d 	.word	0x0000909d
    a7c0:	00007409 	.word	0x00007409
    a7c4:	00008c1d 	.word	0x00008c1d
    a7c8:	00007f15 	.word	0x00007f15
    a7cc:	00007e71 	.word	0x00007e71
    a7d0:	0000a821 	.word	0x0000a821
    a7d4:	0000841d 	.word	0x0000841d
    a7d8:	000083a9 	.word	0x000083a9
    a7dc:	00006d11 	.word	0x00006d11
    a7e0:	000082f1 	.word	0x000082f1
    a7e4:	00006d45 	.word	0x00006d45

0000a7e8 <LORAREG_GetAttr>:
{
    a7e8:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    a7ea:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    a7ec:	283c      	cmp	r0, #60	; 0x3c
    a7ee:	d901      	bls.n	a7f4 <LORAREG_GetAttr+0xc>
}
    a7f0:	0018      	movs	r0, r3
    a7f2:	bd10      	pop	{r4, pc}
	    result = pGetAttr[attrType](attrType, attrInput,attrOutput);	
    a7f4:	0084      	lsls	r4, r0, #2
    a7f6:	4b02      	ldr	r3, [pc, #8]	; (a800 <LORAREG_GetAttr+0x18>)
    a7f8:	58e3      	ldr	r3, [r4, r3]
    a7fa:	4798      	blx	r3
    a7fc:	0003      	movs	r3, r0
    a7fe:	e7f7      	b.n	a7f0 <LORAREG_GetAttr+0x8>
    a800:	20000c1c 	.word	0x20000c1c

0000a804 <LORAREG_ValidateAttr>:
{
    a804:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    a806:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    a808:	283c      	cmp	r0, #60	; 0x3c
    a80a:	d901      	bls.n	a810 <LORAREG_ValidateAttr+0xc>
}
    a80c:	0018      	movs	r0, r3
    a80e:	bd10      	pop	{r4, pc}
	    result = pValidateAttr[attrType](attrType, attrInput);		
    a810:	0082      	lsls	r2, r0, #2
    a812:	4b02      	ldr	r3, [pc, #8]	; (a81c <LORAREG_ValidateAttr+0x18>)
    a814:	58d3      	ldr	r3, [r2, r3]
    a816:	4798      	blx	r3
    a818:	0003      	movs	r3, r0
    a81a:	e7f7      	b.n	a80c <LORAREG_ValidateAttr+0x8>
    a81c:	20000e04 	.word	0x20000e04

0000a820 <setNewChannel>:
{
    a820:	b5f0      	push	{r4, r5, r6, r7, lr}
    a822:	46d6      	mov	lr, sl
    a824:	464f      	mov	r7, r9
    a826:	b580      	push	{r7, lr}
    a828:	b085      	sub	sp, #20
	if(((ISM_ASBAND) & (1 << RegParams.band)) != 0 || ((ISM_JPN923) == RegParams.band))
    a82a:	232e      	movs	r3, #46	; 0x2e
    a82c:	4a30      	ldr	r2, [pc, #192]	; (a8f0 <setNewChannel+0xd0>)
    a82e:	5cd2      	ldrb	r2, [r2, r3]
    a830:	4b30      	ldr	r3, [pc, #192]	; (a8f4 <setNewChannel+0xd4>)
    a832:	4113      	asrs	r3, r2
    a834:	07db      	lsls	r3, r3, #31
    a836:	d407      	bmi.n	a848 <setNewChannel+0x28>
    a838:	2a05      	cmp	r2, #5
    a83a:	d020      	beq.n	a87e <setNewChannel+0x5e>
	else if( ISM_KR920 == RegParams.band)
    a83c:	2a04      	cmp	r2, #4
    a83e:	d020      	beq.n	a882 <setNewChannel+0x62>
	else if( ISM_IND865 == RegParams.band)
    a840:	2a0f      	cmp	r2, #15
    a842:	d020      	beq.n	a886 <setNewChannel+0x66>
		pUpdateChidStatus = UpdateChannelIdStatusT2;
    a844:	4e2c      	ldr	r6, [pc, #176]	; (a8f8 <setNewChannel+0xd8>)
    a846:	e000      	b.n	a84a <setNewChannel+0x2a>
		pUpdateChidStatus = UpdateChannelIdStatusT3;
    a848:	4e2c      	ldr	r6, [pc, #176]	; (a8fc <setNewChannel+0xdc>)
	memcpy(&newCh, attrInput,sizeof(UpdateNewCh_t));
    a84a:	ac03      	add	r4, sp, #12
    a84c:	2204      	movs	r2, #4
    a84e:	0020      	movs	r0, r4
    a850:	4b2b      	ldr	r3, [pc, #172]	; (a900 <setNewChannel+0xe0>)
    a852:	4798      	blx	r3
	valchMaskCntl.chnlMask = newCh.channelMask;
    a854:	8823      	ldrh	r3, [r4, #0]
    a856:	aa02      	add	r2, sp, #8
    a858:	8053      	strh	r3, [r2, #2]
	valchMaskCntl.chnlMaskCntl = newCh.channelMaskCntl;
    a85a:	78a4      	ldrb	r4, [r4, #2]
    a85c:	7014      	strb	r4, [r2, #0]
	if(LORAREG_ValidateAttr(CHMASK_CHCNTL,&valchMaskCntl) != LORAWAN_SUCCESS)
    a85e:	0011      	movs	r1, r2
    a860:	2038      	movs	r0, #56	; 0x38
    a862:	4b28      	ldr	r3, [pc, #160]	; (a904 <setNewChannel+0xe4>)
    a864:	4798      	blx	r3
    a866:	0003      	movs	r3, r0
    a868:	9001      	str	r0, [sp, #4]
    a86a:	2808      	cmp	r0, #8
    a86c:	d00d      	beq.n	a88a <setNewChannel+0x6a>
		result = LORAWAN_INVALID_PARAMETER;
    a86e:	230a      	movs	r3, #10
    a870:	9301      	str	r3, [sp, #4]
}
    a872:	9801      	ldr	r0, [sp, #4]
    a874:	b005      	add	sp, #20
    a876:	bc0c      	pop	{r2, r3}
    a878:	4691      	mov	r9, r2
    a87a:	469a      	mov	sl, r3
    a87c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		pUpdateChidStatus = UpdateChannelIdStatusT3;
    a87e:	4e1f      	ldr	r6, [pc, #124]	; (a8fc <setNewChannel+0xdc>)
    a880:	e7e3      	b.n	a84a <setNewChannel+0x2a>
		pUpdateChidStatus = UpdateChannelIdStatusT4;
    a882:	4e21      	ldr	r6, [pc, #132]	; (a908 <setNewChannel+0xe8>)
    a884:	e7e1      	b.n	a84a <setNewChannel+0x2a>
		pUpdateChidStatus = UpdateChannelIdStatus;
    a886:	4e21      	ldr	r6, [pc, #132]	; (a90c <setNewChannel+0xec>)
    a888:	e7df      	b.n	a84a <setNewChannel+0x2a>
		if(newCh.channelMaskCntl == 6)
    a88a:	2c06      	cmp	r4, #6
    a88c:	d00b      	beq.n	a8a6 <setNewChannel+0x86>
		else if(newCh.channelMaskCntl == 0)
    a88e:	2c00      	cmp	r4, #0
    a890:	d1ef      	bne.n	a872 <setNewChannel+0x52>
			for(i = 0; i < RegParams.maxChannels; i++)
    a892:	232a      	movs	r3, #42	; 0x2a
    a894:	4a16      	ldr	r2, [pc, #88]	; (a8f0 <setNewChannel+0xd0>)
    a896:	56d3      	ldrsb	r3, [r2, r3]
    a898:	2b00      	cmp	r3, #0
    a89a:	ddea      	ble.n	a872 <setNewChannel+0x52>
				if((newCh.channelMask & BIT0) == BIT0)
    a89c:	af03      	add	r7, sp, #12
    a89e:	2301      	movs	r3, #1
    a8a0:	4699      	mov	r9, r3
			for(i = 0; i < RegParams.maxChannels; i++)
    a8a2:	4692      	mov	sl, r2
    a8a4:	e01c      	b.n	a8e0 <setNewChannel+0xc0>
			for(i = 0; i < RegParams.maxChannels; i++)
    a8a6:	3322      	adds	r3, #34	; 0x22
    a8a8:	4a11      	ldr	r2, [pc, #68]	; (a8f0 <setNewChannel+0xd0>)
    a8aa:	56d3      	ldrsb	r3, [r2, r3]
    a8ac:	2b00      	cmp	r3, #0
    a8ae:	dde0      	ble.n	a872 <setNewChannel+0x52>
    a8b0:	2400      	movs	r4, #0
    a8b2:	0017      	movs	r7, r2
    a8b4:	252a      	movs	r5, #42	; 0x2a
				pUpdateChidStatus(i,ENABLED);
    a8b6:	2101      	movs	r1, #1
    a8b8:	0020      	movs	r0, r4
    a8ba:	47b0      	blx	r6
			for(i = 0; i < RegParams.maxChannels; i++)
    a8bc:	3401      	adds	r4, #1
    a8be:	b2e4      	uxtb	r4, r4
    a8c0:	577b      	ldrsb	r3, [r7, r5]
    a8c2:	429c      	cmp	r4, r3
    a8c4:	dbf7      	blt.n	a8b6 <setNewChannel+0x96>
    a8c6:	e7d4      	b.n	a872 <setNewChannel+0x52>
					pUpdateChidStatus(i,DISABLED);
    a8c8:	2100      	movs	r1, #0
    a8ca:	0020      	movs	r0, r4
    a8cc:	47b0      	blx	r6
				newCh.channelMask = newCh.channelMask >> SHIFT1;
    a8ce:	086d      	lsrs	r5, r5, #1
    a8d0:	803d      	strh	r5, [r7, #0]
			for(i = 0; i < RegParams.maxChannels; i++)
    a8d2:	3401      	adds	r4, #1
    a8d4:	b2e4      	uxtb	r4, r4
    a8d6:	232a      	movs	r3, #42	; 0x2a
    a8d8:	4652      	mov	r2, sl
    a8da:	56d3      	ldrsb	r3, [r2, r3]
    a8dc:	429c      	cmp	r4, r3
    a8de:	dac8      	bge.n	a872 <setNewChannel+0x52>
				if((newCh.channelMask & BIT0) == BIT0)
    a8e0:	883d      	ldrh	r5, [r7, #0]
    a8e2:	464b      	mov	r3, r9
    a8e4:	422b      	tst	r3, r5
    a8e6:	d0ef      	beq.n	a8c8 <setNewChannel+0xa8>
					pUpdateChidStatus(i, ENABLED);
    a8e8:	4649      	mov	r1, r9
    a8ea:	0020      	movs	r0, r4
    a8ec:	47b0      	blx	r6
    a8ee:	e7ee      	b.n	a8ce <setNewChannel+0xae>
    a8f0:	20001408 	.word	0x20001408
    a8f4:	00007fc0 	.word	0x00007fc0
    a8f8:	0000717d 	.word	0x0000717d
    a8fc:	00007391 	.word	0x00007391
    a900:	00016225 	.word	0x00016225
    a904:	0000a805 	.word	0x0000a805
    a908:	000072e5 	.word	0x000072e5
    a90c:	000070d5 	.word	0x000070d5

0000a910 <LORAREG_SetAttr>:
{
    a910:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    a912:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    a914:	283c      	cmp	r0, #60	; 0x3c
    a916:	d901      	bls.n	a91c <LORAREG_SetAttr+0xc>
}
    a918:	0018      	movs	r0, r3
    a91a:	bd10      	pop	{r4, pc}
	    result = pSetAttr[attrType](attrType, attrInput);		
    a91c:	0082      	lsls	r2, r0, #2
    a91e:	4b02      	ldr	r3, [pc, #8]	; (a928 <LORAREG_SetAttr+0x18>)
    a920:	58d3      	ldr	r3, [r2, r3]
    a922:	4798      	blx	r3
    a924:	0003      	movs	r3, r0
    a926:	e7f7      	b.n	a918 <LORAREG_SetAttr+0x8>
    a928:	20000d10 	.word	0x20000d10

0000a92c <CreateAllRegSoftwareTimers>:
{
    a92c:	b510      	push	{r4, lr}
			status = SwTimerCreate(&regTimerId[i]);
    a92e:	4809      	ldr	r0, [pc, #36]	; (a954 <CreateAllRegSoftwareTimers+0x28>)
    a930:	4b09      	ldr	r3, [pc, #36]	; (a958 <CreateAllRegSoftwareTimers+0x2c>)
    a932:	4798      	blx	r3
		if(LORAWAN_SUCCESS == status)
    a934:	2808      	cmp	r0, #8
    a936:	d10c      	bne.n	a952 <CreateAllRegSoftwareTimers+0x26>
			status = SwTimerCreate(&regTimerId[i]);
    a938:	4808      	ldr	r0, [pc, #32]	; (a95c <CreateAllRegSoftwareTimers+0x30>)
    a93a:	4b07      	ldr	r3, [pc, #28]	; (a958 <CreateAllRegSoftwareTimers+0x2c>)
    a93c:	4798      	blx	r3
		if(LORAWAN_SUCCESS == status)
    a93e:	2808      	cmp	r0, #8
    a940:	d107      	bne.n	a952 <CreateAllRegSoftwareTimers+0x26>
			status = SwTimerCreate(&regTimerId[i]);
    a942:	4807      	ldr	r0, [pc, #28]	; (a960 <CreateAllRegSoftwareTimers+0x34>)
    a944:	4b04      	ldr	r3, [pc, #16]	; (a958 <CreateAllRegSoftwareTimers+0x2c>)
    a946:	4798      	blx	r3
		if(LORAWAN_SUCCESS == status)
    a948:	2808      	cmp	r0, #8
    a94a:	d102      	bne.n	a952 <CreateAllRegSoftwareTimers+0x26>
			status = SwTimerCreate(&regTimerId[i]);
    a94c:	4805      	ldr	r0, [pc, #20]	; (a964 <CreateAllRegSoftwareTimers+0x38>)
    a94e:	4b02      	ldr	r3, [pc, #8]	; (a958 <CreateAllRegSoftwareTimers+0x2c>)
    a950:	4798      	blx	r3
}
    a952:	bd10      	pop	{r4, pc}
    a954:	20001404 	.word	0x20001404
    a958:	0000bb31 	.word	0x0000bb31
    a95c:	20001405 	.word	0x20001405
    a960:	20001406 	.word	0x20001406
    a964:	20001407 	.word	0x20001407

0000a968 <StopAllRegSoftwareTimers>:
{
    a968:	b570      	push	{r4, r5, r6, lr}
    a96a:	2400      	movs	r4, #0
		SwTimerStop(regTimerId[i]);
    a96c:	4e03      	ldr	r6, [pc, #12]	; (a97c <StopAllRegSoftwareTimers+0x14>)
    a96e:	4d04      	ldr	r5, [pc, #16]	; (a980 <StopAllRegSoftwareTimers+0x18>)
    a970:	5d30      	ldrb	r0, [r6, r4]
    a972:	47a8      	blx	r5
    a974:	3401      	adds	r4, #1
	for (uint8_t i=0; i< REG_PARAMS_TIMERS_COUNT; i++)
    a976:	2c04      	cmp	r4, #4
    a978:	d1fa      	bne.n	a970 <StopAllRegSoftwareTimers+0x8>
}
    a97a:	bd70      	pop	{r4, r5, r6, pc}
    a97c:	20001404 	.word	0x20001404
    a980:	0000be71 	.word	0x0000be71

0000a984 <LORAREG_Init>:
{	
    a984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a986:	0007      	movs	r7, r0
	if(!initialized)
    a988:	4b24      	ldr	r3, [pc, #144]	; (aa1c <LORAREG_Init+0x98>)
    a98a:	781b      	ldrb	r3, [r3, #0]
    a98c:	2b00      	cmp	r3, #0
    a98e:	d109      	bne.n	a9a4 <LORAREG_Init+0x20>
		if (LORAWAN_SUCCESS == CreateAllRegSoftwareTimers())
    a990:	4b23      	ldr	r3, [pc, #140]	; (aa20 <LORAREG_Init+0x9c>)
    a992:	4798      	blx	r3
    a994:	2808      	cmp	r0, #8
    a996:	d001      	beq.n	a99c <LORAREG_Init+0x18>
			result = LORAWAN_RESOURCE_UNAVAILABLE;
    a998:	2014      	movs	r0, #20
    a99a:	e006      	b.n	a9aa <LORAREG_Init+0x26>
			initialized = true;
    a99c:	2201      	movs	r2, #1
    a99e:	4b1f      	ldr	r3, [pc, #124]	; (aa1c <LORAREG_Init+0x98>)
    a9a0:	701a      	strb	r2, [r3, #0]
    a9a2:	e002      	b.n	a9aa <LORAREG_Init+0x26>
		StopAllRegSoftwareTimers();	
    a9a4:	4b1f      	ldr	r3, [pc, #124]	; (aa24 <LORAREG_Init+0xa0>)
    a9a6:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    a9a8:	2008      	movs	r0, #8
    a9aa:	2300      	movs	r3, #0
		pGetAttr[i] = InValidGetAttr;
    a9ac:	4e1e      	ldr	r6, [pc, #120]	; (aa28 <LORAREG_Init+0xa4>)
    a9ae:	4d1f      	ldr	r5, [pc, #124]	; (aa2c <LORAREG_Init+0xa8>)
		pValidateAttr[i] = InValidAttr;
    a9b0:	4c1f      	ldr	r4, [pc, #124]	; (aa30 <LORAREG_Init+0xac>)
    a9b2:	4a20      	ldr	r2, [pc, #128]	; (aa34 <LORAREG_Init+0xb0>)
		pSetAttr[i] = InValidAttr;
    a9b4:	4920      	ldr	r1, [pc, #128]	; (aa38 <LORAREG_Init+0xb4>)
		pGetAttr[i] = InValidGetAttr;
    a9b6:	519d      	str	r5, [r3, r6]
		pValidateAttr[i] = InValidAttr;
    a9b8:	511a      	str	r2, [r3, r4]
		pSetAttr[i] = InValidAttr;
    a9ba:	505a      	str	r2, [r3, r1]
    a9bc:	3304      	adds	r3, #4
	for(int i = 0; i < REG_NUM_ATTRIBUTES; i++)
    a9be:	2bf4      	cmp	r3, #244	; 0xf4
    a9c0:	d1f9      	bne.n	a9b6 <LORAREG_Init+0x32>
	if(ismBand == ISM_NA915)
    a9c2:	2f02      	cmp	r7, #2
    a9c4:	d00d      	beq.n	a9e2 <LORAREG_Init+0x5e>
	else if(ismBand == ISM_EU868 || ismBand == ISM_EU433)
    a9c6:	2f01      	cmp	r7, #1
    a9c8:	d90f      	bls.n	a9ea <LORAREG_Init+0x66>
	else if(ismBand >= ISM_BRN923 && ismBand <= ISM_VTM923)
    a9ca:	1fbb      	subs	r3, r7, #6
    a9cc:	2b08      	cmp	r3, #8
    a9ce:	d910      	bls.n	a9f2 <LORAREG_Init+0x6e>
	else if(ismBand == ISM_AU915)
    a9d0:	2f03      	cmp	r7, #3
    a9d2:	d012      	beq.n	a9fa <LORAREG_Init+0x76>
	else if(ismBand == ISM_IND865)
    a9d4:	2f0f      	cmp	r7, #15
    a9d6:	d014      	beq.n	aa02 <LORAREG_Init+0x7e>
	else if(ismBand == ISM_JPN923)
    a9d8:	2f05      	cmp	r7, #5
    a9da:	d016      	beq.n	aa0a <LORAREG_Init+0x86>
	else if(ismBand == ISM_KR920)
    a9dc:	2f04      	cmp	r7, #4
    a9de:	d018      	beq.n	aa12 <LORAREG_Init+0x8e>
}
    a9e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	    result = LORAReg_InitNA(ismBand);
    a9e2:	2002      	movs	r0, #2
    a9e4:	4b15      	ldr	r3, [pc, #84]	; (aa3c <LORAREG_Init+0xb8>)
    a9e6:	4798      	blx	r3
    a9e8:	e7fa      	b.n	a9e0 <LORAREG_Init+0x5c>
	    result = LORAReg_InitEU(ismBand);		
    a9ea:	0038      	movs	r0, r7
    a9ec:	4b14      	ldr	r3, [pc, #80]	; (aa40 <LORAREG_Init+0xbc>)
    a9ee:	4798      	blx	r3
    a9f0:	e7f6      	b.n	a9e0 <LORAREG_Init+0x5c>
		result = LORAReg_InitAS(ismBand);
    a9f2:	0038      	movs	r0, r7
    a9f4:	4b13      	ldr	r3, [pc, #76]	; (aa44 <LORAREG_Init+0xc0>)
    a9f6:	4798      	blx	r3
    a9f8:	e7f2      	b.n	a9e0 <LORAREG_Init+0x5c>
		result = LORAReg_InitAU(ismBand);
    a9fa:	2003      	movs	r0, #3
    a9fc:	4b12      	ldr	r3, [pc, #72]	; (aa48 <LORAREG_Init+0xc4>)
    a9fe:	4798      	blx	r3
    aa00:	e7ee      	b.n	a9e0 <LORAREG_Init+0x5c>
		result = LORAReg_InitIN(ismBand);
    aa02:	200f      	movs	r0, #15
    aa04:	4b11      	ldr	r3, [pc, #68]	; (aa4c <LORAREG_Init+0xc8>)
    aa06:	4798      	blx	r3
    aa08:	e7ea      	b.n	a9e0 <LORAREG_Init+0x5c>
		result = LORAReg_InitJP(ismBand);
    aa0a:	2005      	movs	r0, #5
    aa0c:	4b10      	ldr	r3, [pc, #64]	; (aa50 <LORAREG_Init+0xcc>)
    aa0e:	4798      	blx	r3
    aa10:	e7e6      	b.n	a9e0 <LORAREG_Init+0x5c>
		result = LORAReg_InitKR(ismBand);
    aa12:	2004      	movs	r0, #4
    aa14:	4b0f      	ldr	r3, [pc, #60]	; (aa54 <LORAREG_Init+0xd0>)
    aa16:	4798      	blx	r3
    aa18:	e7e2      	b.n	a9e0 <LORAREG_Init+0x5c>
    aa1a:	46c0      	nop			; (mov r8, r8)
    aa1c:	20000c19 	.word	0x20000c19
    aa20:	0000a92d 	.word	0x0000a92d
    aa24:	0000a969 	.word	0x0000a969
    aa28:	20000c1c 	.word	0x20000c1c
    aa2c:	0000665d 	.word	0x0000665d
    aa30:	20000e04 	.word	0x20000e04
    aa34:	00006661 	.word	0x00006661
    aa38:	20000d10 	.word	0x20000d10
    aa3c:	00006419 	.word	0x00006419
    aa40:	00005969 	.word	0x00005969
    aa44:	00005471 	.word	0x00005471
    aa48:	00005709 	.word	0x00005709
    aa4c:	00005c59 	.word	0x00005c59
    aa50:	00005e6d 	.word	0x00005e6d
    aa54:	00006121 	.word	0x00006121

0000aa58 <LORAREG_SupportedBands>:
	*bands = value;
    aa58:	2301      	movs	r3, #1
    aa5a:	425b      	negs	r3, r3
    aa5c:	8003      	strh	r3, [r0, #0]
}
    aa5e:	2008      	movs	r0, #8
    aa60:	4770      	bx	lr
	...

0000aa64 <LORAREG_UnInit>:
{
    aa64:	b510      	push	{r4, lr}
	StopAllRegSoftwareTimers();
    aa66:	4b0d      	ldr	r3, [pc, #52]	; (aa9c <LORAREG_UnInit+0x38>)
    aa68:	4798      	blx	r3
	if(RegParams.regParamItems.fileid)
    aa6a:	4b0d      	ldr	r3, [pc, #52]	; (aaa0 <LORAREG_UnInit+0x3c>)
    aa6c:	4a0d      	ldr	r2, [pc, #52]	; (aaa4 <LORAREG_UnInit+0x40>)
    aa6e:	5cd0      	ldrb	r0, [r2, r3]
    aa70:	2800      	cmp	r0, #0
    aa72:	d107      	bne.n	aa84 <LORAREG_UnInit+0x20>
	memset(&RegParams,0,sizeof(RegParams_t));
    aa74:	2285      	movs	r2, #133	; 0x85
    aa76:	0092      	lsls	r2, r2, #2
    aa78:	2100      	movs	r1, #0
    aa7a:	480a      	ldr	r0, [pc, #40]	; (aaa4 <LORAREG_UnInit+0x40>)
    aa7c:	4b0a      	ldr	r3, [pc, #40]	; (aaa8 <LORAREG_UnInit+0x44>)
    aa7e:	4798      	blx	r3
}
    aa80:	200a      	movs	r0, #10
    aa82:	bd10      	pop	{r4, pc}
	    PDS_UnRegFile(RegParams.regParamItems.fileid);
    aa84:	4b09      	ldr	r3, [pc, #36]	; (aaac <LORAREG_UnInit+0x48>)
    aa86:	4798      	blx	r3
		if(RegParams.band == ISM_EU868)
    aa88:	232e      	movs	r3, #46	; 0x2e
    aa8a:	4a06      	ldr	r2, [pc, #24]	; (aaa4 <LORAREG_UnInit+0x40>)
    aa8c:	5cd3      	ldrb	r3, [r2, r3]
    aa8e:	2b00      	cmp	r3, #0
    aa90:	d1f0      	bne.n	aa74 <LORAREG_UnInit+0x10>
			PDS_UnRegFile(PDS_FILE_REG_EU868_12_IDX);
    aa92:	200b      	movs	r0, #11
    aa94:	4b05      	ldr	r3, [pc, #20]	; (aaac <LORAREG_UnInit+0x48>)
    aa96:	4798      	blx	r3
    aa98:	e7ec      	b.n	aa74 <LORAREG_UnInit+0x10>
    aa9a:	46c0      	nop			; (mov r8, r8)
    aa9c:	0000a969 	.word	0x0000a969
    aaa0:	0000020b 	.word	0x0000020b
    aaa4:	20001408 	.word	0x20001408
    aaa8:	00016349 	.word	0x00016349
    aaac:	0000aea5 	.word	0x0000aea5

0000aab0 <sal_FillSubKey>:
		}
	}
}

static void sal_FillSubKey( uint8_t *source, uint8_t *key, uint8_t size)
{
    aab0:	b530      	push	{r4, r5, lr}
	uint8_t i = 0;
	uint8_t carry = 0;

	i=size;

	while(i--)
    aab2:	1e53      	subs	r3, r2, #1
    aab4:	b2db      	uxtb	r3, r3
    aab6:	2a00      	cmp	r2, #0
    aab8:	d00b      	beq.n	aad2 <sal_FillSubKey+0x22>
    aaba:	2400      	movs	r4, #0
	{
		key[i] = (source[i] << 1) | carry;
    aabc:	18c5      	adds	r5, r0, r3
    aabe:	782a      	ldrb	r2, [r5, #0]
    aac0:	0052      	lsls	r2, r2, #1
    aac2:	4322      	orrs	r2, r4
    aac4:	54ca      	strb	r2, [r1, r3]
		carry = !!(source[i] & 0x80);
    aac6:	782c      	ldrb	r4, [r5, #0]
    aac8:	09e4      	lsrs	r4, r4, #7
	while(i--)
    aaca:	3b01      	subs	r3, #1
    aacc:	b2db      	uxtb	r3, r3
    aace:	2bff      	cmp	r3, #255	; 0xff
    aad0:	d1f4      	bne.n	aabc <sal_FillSubKey+0xc>
	}
}
    aad2:	bd30      	pop	{r4, r5, pc}

0000aad4 <SAL_AESEncode>:
{
    aad4:	b510      	push	{r4, lr}
    aad6:	b084      	sub	sp, #16
    aad8:	0004      	movs	r4, r0
    aada:	0011      	movs	r1, r2
	memcpy(useKey, key, sizeof(useKey));
    aadc:	2210      	movs	r2, #16
    aade:	4668      	mov	r0, sp
    aae0:	4b04      	ldr	r3, [pc, #16]	; (aaf4 <SAL_AESEncode+0x20>)
    aae2:	4798      	blx	r3
	AESEncode(buffer, useKey);
    aae4:	4669      	mov	r1, sp
    aae6:	0020      	movs	r0, r4
    aae8:	4b03      	ldr	r3, [pc, #12]	; (aaf8 <SAL_AESEncode+0x24>)
    aaea:	4798      	blx	r3
}
    aaec:	2000      	movs	r0, #0
    aaee:	b004      	add	sp, #16
    aaf0:	bd10      	pop	{r4, pc}
    aaf2:	46c0      	nop			; (mov r8, r8)
    aaf4:	00016225 	.word	0x00016225
    aaf8:	0000acd5 	.word	0x0000acd5

0000aafc <SAL_DeriveSessionKey>:
{
    aafc:	b510      	push	{r4, lr}
	sal_status = SAL_AESEncode(block, src_key, key);
    aafe:	4b01      	ldr	r3, [pc, #4]	; (ab04 <SAL_DeriveSessionKey+0x8>)
    ab00:	4798      	blx	r3
}
    ab02:	bd10      	pop	{r4, pc}
    ab04:	0000aad5 	.word	0x0000aad5

0000ab08 <SAL_Read>:
}
    ab08:	2000      	movs	r0, #0
    ab0a:	4770      	bx	lr

0000ab0c <SAL_AESCmac>:
{
    ab0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    ab0e:	46d6      	mov	lr, sl
    ab10:	464f      	mov	r7, r9
    ab12:	4646      	mov	r6, r8
    ab14:	b5c0      	push	{r6, r7, lr}
    ab16:	b0a4      	sub	sp, #144	; 0x90
    ab18:	9001      	str	r0, [sp, #4]
    ab1a:	000f      	movs	r7, r1
    ab1c:	9102      	str	r1, [sp, #8]
    ab1e:	9203      	str	r2, [sp, #12]
    ab20:	469a      	mov	sl, r3
    ab22:	ab2c      	add	r3, sp, #176	; 0xb0
    ab24:	781c      	ldrb	r4, [r3, #0]
	uint8_t const_Rb[16] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    ab26:	ae08      	add	r6, sp, #32
    ab28:	2210      	movs	r2, #16
    ab2a:	2100      	movs	r1, #0
    ab2c:	0030      	movs	r0, r6
    ab2e:	4d65      	ldr	r5, [pc, #404]	; (acc4 <SAL_AESCmac+0x1b8>)
    ab30:	47a8      	blx	r5
    ab32:	2387      	movs	r3, #135	; 0x87
    ab34:	73f3      	strb	r3, [r6, #15]
	memset(l, 0, sizeof(l));
    ab36:	2210      	movs	r2, #16
    ab38:	2100      	movs	r1, #0
    ab3a:	a804      	add	r0, sp, #16
    ab3c:	47a8      	blx	r5
	SAL_AESEncode(l, key_type, key);
    ab3e:	9a01      	ldr	r2, [sp, #4]
    ab40:	0039      	movs	r1, r7
    ab42:	a804      	add	r0, sp, #16
    ab44:	4b60      	ldr	r3, [pc, #384]	; (acc8 <SAL_AESCmac+0x1bc>)
    ab46:	4798      	blx	r3
	if ( (l[0] & 0x80) == 0x00 )  // MSB( bufferLocal[0] ) is '0'
    ab48:	ab04      	add	r3, sp, #16
    ab4a:	781b      	ldrb	r3, [r3, #0]
    ab4c:	2b7f      	cmp	r3, #127	; 0x7f
    ab4e:	d82e      	bhi.n	abae <SAL_AESCmac+0xa2>
		sal_FillSubKey( l, k1, (sizeof(l) ) );
    ab50:	2210      	movs	r2, #16
    ab52:	a920      	add	r1, sp, #128	; 0x80
    ab54:	a804      	add	r0, sp, #16
    ab56:	4b5d      	ldr	r3, [pc, #372]	; (accc <SAL_AESCmac+0x1c0>)
    ab58:	4798      	blx	r3
	if ( (k1[0] & 0x80) == 0x00 )   // MSB( k1[0] ) is '0'
    ab5a:	ab20      	add	r3, sp, #128	; 0x80
    ab5c:	781b      	ldrb	r3, [r3, #0]
    ab5e:	2b7f      	cmp	r3, #127	; 0x7f
    ab60:	d835      	bhi.n	abce <SAL_AESCmac+0xc2>
		sal_FillSubKey( k1, k2, (sizeof(l)) );
    ab62:	2210      	movs	r2, #16
    ab64:	a91c      	add	r1, sp, #112	; 0x70
    ab66:	a820      	add	r0, sp, #128	; 0x80
    ab68:	4b58      	ldr	r3, [pc, #352]	; (accc <SAL_AESCmac+0x1c0>)
    ab6a:	4798      	blx	r3
	n = (size + 15) >> 4;
    ab6c:	0023      	movs	r3, r4
    ab6e:	330f      	adds	r3, #15
    ab70:	111d      	asrs	r5, r3, #4
    ab72:	b2ea      	uxtb	r2, r5
    ab74:	4690      	mov	r8, r2
	if (n == 0)
    ab76:	2a00      	cmp	r2, #0
    ab78:	d039      	beq.n	abee <SAL_AESCmac+0xe2>
	if ( flag == 1 )
    ab7a:	0722      	lsls	r2, r4, #28
    ab7c:	d139      	bne.n	abf2 <SAL_AESCmac+0xe6>
		for (i=((n-1) << 4); i<(n << 4); i++)
    ab7e:	4642      	mov	r2, r8
    ab80:	3a01      	subs	r2, #1
    ab82:	0112      	lsls	r2, r2, #4
    ab84:	b2d6      	uxtb	r6, r2
    ab86:	27ff      	movs	r7, #255	; 0xff
    ab88:	013f      	lsls	r7, r7, #4
    ab8a:	401f      	ands	r7, r3
    ab8c:	42be      	cmp	r6, r7
    ab8e:	da54      	bge.n	ac3a <SAL_AESCmac+0x12e>
    ab90:	0033      	movs	r3, r6
			mLast[j] = input[i] ^ k1[j];
    ab92:	a910      	add	r1, sp, #64	; 0x40
    ab94:	aa20      	add	r2, sp, #128	; 0x80
    ab96:	1b98      	subs	r0, r3, r6
    ab98:	b2c0      	uxtb	r0, r0
    ab9a:	4654      	mov	r4, sl
    ab9c:	5ce4      	ldrb	r4, [r4, r3]
    ab9e:	5c15      	ldrb	r5, [r2, r0]
    aba0:	406c      	eors	r4, r5
    aba2:	540c      	strb	r4, [r1, r0]
		for (i=((n-1) << 4); i<(n << 4); i++)
    aba4:	3301      	adds	r3, #1
    aba6:	b2db      	uxtb	r3, r3
    aba8:	42bb      	cmp	r3, r7
    abaa:	dbf4      	blt.n	ab96 <SAL_AESCmac+0x8a>
    abac:	e045      	b.n	ac3a <SAL_AESCmac+0x12e>
		sal_FillSubKey( l, k1, (sizeof(l) ) );
    abae:	2210      	movs	r2, #16
    abb0:	a920      	add	r1, sp, #128	; 0x80
    abb2:	a804      	add	r0, sp, #16
    abb4:	4b45      	ldr	r3, [pc, #276]	; (accc <SAL_AESCmac+0x1c0>)
    abb6:	4798      	blx	r3
    abb8:	2300      	movs	r3, #0
			k1[i] ^= const_Rb[i];
    abba:	aa20      	add	r2, sp, #128	; 0x80
    abbc:	a908      	add	r1, sp, #32
    abbe:	5c98      	ldrb	r0, [r3, r2]
    abc0:	5c5d      	ldrb	r5, [r3, r1]
    abc2:	4068      	eors	r0, r5
    abc4:	5498      	strb	r0, [r3, r2]
    abc6:	3301      	adds	r3, #1
		for (i=0; i<sizeof(l); i++)
    abc8:	2b10      	cmp	r3, #16
    abca:	d1f8      	bne.n	abbe <SAL_AESCmac+0xb2>
    abcc:	e7c5      	b.n	ab5a <SAL_AESCmac+0x4e>
		sal_FillSubKey( k1, k2, (sizeof(l) ) );
    abce:	2210      	movs	r2, #16
    abd0:	a91c      	add	r1, sp, #112	; 0x70
    abd2:	a820      	add	r0, sp, #128	; 0x80
    abd4:	4b3d      	ldr	r3, [pc, #244]	; (accc <SAL_AESCmac+0x1c0>)
    abd6:	4798      	blx	r3
    abd8:	2300      	movs	r3, #0
			k2[i] = k2[i] ^ const_Rb[i];
    abda:	aa1c      	add	r2, sp, #112	; 0x70
    abdc:	a908      	add	r1, sp, #32
    abde:	5c98      	ldrb	r0, [r3, r2]
    abe0:	5c5d      	ldrb	r5, [r3, r1]
    abe2:	4068      	eors	r0, r5
    abe4:	5498      	strb	r0, [r3, r2]
    abe6:	3301      	adds	r3, #1
		for (i=0; i<sizeof(l); i++)
    abe8:	2b10      	cmp	r3, #16
    abea:	d1f8      	bne.n	abde <SAL_AESCmac+0xd2>
    abec:	e7be      	b.n	ab6c <SAL_AESCmac+0x60>
		n = 1;
    abee:	2301      	movs	r3, #1
    abf0:	4698      	mov	r8, r3
		ptr = &input[size - (size%16)];
    abf2:	230f      	movs	r3, #15
    abf4:	0020      	movs	r0, r4
    abf6:	4398      	bics	r0, r3
    abf8:	2300      	movs	r3, #0
			if ( i < (size%16) )
    abfa:	220f      	movs	r2, #15
    abfc:	4014      	ands	r4, r2
					padded[i] = 0x00;
    abfe:	a90c      	add	r1, sp, #48	; 0x30
    ac00:	2700      	movs	r7, #0
					padded[i] = 0x80;
    ac02:	2680      	movs	r6, #128	; 0x80
				padded[i] = ptr[i];
    ac04:	4450      	add	r0, sl
    ac06:	e005      	b.n	ac14 <SAL_AESCmac+0x108>
				if ( i == (size%16) )
    ac08:	4294      	cmp	r4, r2
    ac0a:	d009      	beq.n	ac20 <SAL_AESCmac+0x114>
					padded[i] = 0x00;
    ac0c:	545f      	strb	r7, [r3, r1]
    ac0e:	3301      	adds	r3, #1
		for (i=0; i<16; i++)
    ac10:	2b10      	cmp	r3, #16
    ac12:	d007      	beq.n	ac24 <SAL_AESCmac+0x118>
    ac14:	b2da      	uxtb	r2, r3
			if ( i < (size%16) )
    ac16:	4294      	cmp	r4, r2
    ac18:	d9f6      	bls.n	ac08 <SAL_AESCmac+0xfc>
				padded[i] = ptr[i];
    ac1a:	5cc2      	ldrb	r2, [r0, r3]
    ac1c:	545a      	strb	r2, [r3, r1]
    ac1e:	e7f6      	b.n	ac0e <SAL_AESCmac+0x102>
					padded[i] = 0x80;
    ac20:	545e      	strb	r6, [r3, r1]
    ac22:	e7f4      	b.n	ac0e <SAL_AESCmac+0x102>
    ac24:	2300      	movs	r3, #0
			mLast[i] = padded[i] ^ k2[i];
    ac26:	a810      	add	r0, sp, #64	; 0x40
    ac28:	a90c      	add	r1, sp, #48	; 0x30
    ac2a:	aa1c      	add	r2, sp, #112	; 0x70
    ac2c:	5c5c      	ldrb	r4, [r3, r1]
    ac2e:	5c9d      	ldrb	r5, [r3, r2]
    ac30:	406c      	eors	r4, r5
    ac32:	541c      	strb	r4, [r3, r0]
    ac34:	3301      	adds	r3, #1
		for (i=0; i<sizeof(mLast); i++)
    ac36:	2b10      	cmp	r3, #16
    ac38:	d1f8      	bne.n	ac2c <SAL_AESCmac+0x120>
	memset(x, 0, sizeof(x));
    ac3a:	2210      	movs	r2, #16
    ac3c:	2100      	movs	r1, #0
    ac3e:	a818      	add	r0, sp, #96	; 0x60
    ac40:	4b20      	ldr	r3, [pc, #128]	; (acc4 <SAL_AESCmac+0x1b8>)
    ac42:	4798      	blx	r3
	for (i=0; i<(n-1); i++)
    ac44:	2301      	movs	r3, #1
    ac46:	425b      	negs	r3, r3
    ac48:	4443      	add	r3, r8
    ac4a:	4699      	mov	r9, r3
    ac4c:	2000      	movs	r0, #0
    ac4e:	2700      	movs	r7, #0
    ac50:	2b00      	cmp	r3, #0
    ac52:	dd1a      	ble.n	ac8a <SAL_AESCmac+0x17e>
			y[j] = x[j] ^ input[(i << 4)+j];
    ac54:	ad14      	add	r5, sp, #80	; 0x50
    ac56:	ac18      	add	r4, sp, #96	; 0x60
		memcpy(x, y, sizeof(y));
    ac58:	4e1d      	ldr	r6, [pc, #116]	; (acd0 <SAL_AESCmac+0x1c4>)
			y[j] = x[j] ^ input[(i << 4)+j];
    ac5a:	0100      	lsls	r0, r0, #4
    ac5c:	2300      	movs	r3, #0
    ac5e:	4450      	add	r0, sl
    ac60:	5cc2      	ldrb	r2, [r0, r3]
    ac62:	5d19      	ldrb	r1, [r3, r4]
    ac64:	404a      	eors	r2, r1
    ac66:	555a      	strb	r2, [r3, r5]
    ac68:	3301      	adds	r3, #1
		for (j=0; j<16; j++)
    ac6a:	2b10      	cmp	r3, #16
    ac6c:	d1f8      	bne.n	ac60 <SAL_AESCmac+0x154>
		memcpy(x, y, sizeof(y));
    ac6e:	2210      	movs	r2, #16
    ac70:	0029      	movs	r1, r5
    ac72:	0020      	movs	r0, r4
    ac74:	47b0      	blx	r6
		SAL_AESEncode(x, key_type, key);
    ac76:	9a01      	ldr	r2, [sp, #4]
    ac78:	9902      	ldr	r1, [sp, #8]
    ac7a:	0020      	movs	r0, r4
    ac7c:	4b12      	ldr	r3, [pc, #72]	; (acc8 <SAL_AESCmac+0x1bc>)
    ac7e:	4798      	blx	r3
	for (i=0; i<(n-1); i++)
    ac80:	3701      	adds	r7, #1
    ac82:	b2ff      	uxtb	r7, r7
    ac84:	0038      	movs	r0, r7
    ac86:	454f      	cmp	r7, r9
    ac88:	dbe7      	blt.n	ac5a <SAL_AESCmac+0x14e>
    ac8a:	2300      	movs	r3, #0
		y[i] = x[i] ^ mLast[i];
    ac8c:	ac14      	add	r4, sp, #80	; 0x50
    ac8e:	a818      	add	r0, sp, #96	; 0x60
    ac90:	a910      	add	r1, sp, #64	; 0x40
    ac92:	5c1a      	ldrb	r2, [r3, r0]
    ac94:	5c5d      	ldrb	r5, [r3, r1]
    ac96:	406a      	eors	r2, r5
    ac98:	551a      	strb	r2, [r3, r4]
    ac9a:	3301      	adds	r3, #1
	for (i=0; i<sizeof(x); i++)
    ac9c:	2b10      	cmp	r3, #16
    ac9e:	d1f8      	bne.n	ac92 <SAL_AESCmac+0x186>
	SAL_AESEncode(y, key_type, key);
    aca0:	9a01      	ldr	r2, [sp, #4]
    aca2:	9902      	ldr	r1, [sp, #8]
    aca4:	a814      	add	r0, sp, #80	; 0x50
    aca6:	4b08      	ldr	r3, [pc, #32]	; (acc8 <SAL_AESCmac+0x1bc>)
    aca8:	4798      	blx	r3
	memcpy(output, y, sizeof(y));
    acaa:	2210      	movs	r2, #16
    acac:	a914      	add	r1, sp, #80	; 0x50
    acae:	9803      	ldr	r0, [sp, #12]
    acb0:	4b07      	ldr	r3, [pc, #28]	; (acd0 <SAL_AESCmac+0x1c4>)
    acb2:	4798      	blx	r3
}
    acb4:	2000      	movs	r0, #0
    acb6:	b024      	add	sp, #144	; 0x90
    acb8:	bc1c      	pop	{r2, r3, r4}
    acba:	4690      	mov	r8, r2
    acbc:	4699      	mov	r9, r3
    acbe:	46a2      	mov	sl, r4
    acc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    acc2:	46c0      	nop			; (mov r8, r8)
    acc4:	00016349 	.word	0x00016349
    acc8:	0000aad5 	.word	0x0000aad5
    accc:	0000aab1 	.word	0x0000aab1
    acd0:	00016225 	.word	0x00016225

0000acd4 <AESEncode>:
 * \brief Encrypts the given block of data
 * \param[in,out] block Block of input data to be encrypted
 * \param[in] key Cryptographic key to be used in AES encryption
 */
void AESEncode(unsigned char* block, unsigned char* masterKey)
{
    acd4:	b5f0      	push	{r4, r5, r6, r7, lr}
    acd6:	b083      	sub	sp, #12
    acd8:	0004      	movs	r4, r0
    acda:	000e      	movs	r6, r1
#ifndef UT	
	
	/* Configure the AES. */
	g_aes_cfg.encrypt_mode = AES_ENCRYPTION;
    acdc:	4a2b      	ldr	r2, [pc, #172]	; (ad8c <AESEncode+0xb8>)
    acde:	2101      	movs	r1, #1
    ace0:	7011      	strb	r1, [r2, #0]
	g_aes_cfg.key_size = AES_KEY_SIZE_128;
    ace2:	2300      	movs	r3, #0
    ace4:	7053      	strb	r3, [r2, #1]
	g_aes_cfg.start_mode = AES_AUTO_START;
    ace6:	7091      	strb	r1, [r2, #2]
	g_aes_cfg.opmode = AES_ECB_MODE;
    ace8:	70d3      	strb	r3, [r2, #3]
	g_aes_cfg.cfb_size = AES_CFB_SIZE_128;
    acea:	7113      	strb	r3, [r2, #4]
	g_aes_cfg.lod = false;
    acec:	7213      	strb	r3, [r2, #8]
	aes_set_config(&aes_instance,AES, &g_aes_cfg);
    acee:	4928      	ldr	r1, [pc, #160]	; (ad90 <AESEncode+0xbc>)
    acf0:	4828      	ldr	r0, [pc, #160]	; (ad94 <AESEncode+0xc0>)
    acf2:	4b29      	ldr	r3, [pc, #164]	; (ad98 <AESEncode+0xc4>)
    acf4:	4798      	blx	r3
    acf6:	2100      	movs	r1, #0
		uint8_t u8[4];
	}long_addr;
	uint8_t index;
	for (index = 0; index < 4; index++)
	{
		long_addr.u8[index] = *data++;
    acf8:	ad01      	add	r5, sp, #4
	
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
	{
		io_data[i] = convert_byte_array_to_32_bit(masterKey+(i*(sizeof(uint32_t))));
    acfa:	4f28      	ldr	r7, [pc, #160]	; (ad9c <AESEncode+0xc8>)
    acfc:	1870      	adds	r0, r6, r1
    acfe:	2300      	movs	r3, #0
    ad00:	5cc2      	ldrb	r2, [r0, r3]
    ad02:	555a      	strb	r2, [r3, r5]
    ad04:	3301      	adds	r3, #1
	for (index = 0; index < 4; index++)
    ad06:	2b04      	cmp	r3, #4
    ad08:	d1fa      	bne.n	ad00 <AESEncode+0x2c>
    ad0a:	9b01      	ldr	r3, [sp, #4]
    ad0c:	51cb      	str	r3, [r1, r7]
    ad0e:	3104      	adds	r1, #4
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
    ad10:	2910      	cmp	r1, #16
    ad12:	d1f3      	bne.n	acfc <AESEncode+0x28>
	}
	
	/* Set the cryptographic key. */
	aes_write_key(&aes_instance, io_data);
    ad14:	4d1f      	ldr	r5, [pc, #124]	; (ad94 <AESEncode+0xc0>)
    ad16:	4921      	ldr	r1, [pc, #132]	; (ad9c <AESEncode+0xc8>)
    ad18:	0028      	movs	r0, r5
    ad1a:	4b21      	ldr	r3, [pc, #132]	; (ada0 <AESEncode+0xcc>)
    ad1c:	4798      	blx	r3
 */
static inline void aes_set_new_message(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLB.reg |= AES_CTRLB_NEWMSG;
    ad1e:	682a      	ldr	r2, [r5, #0]
    ad20:	7913      	ldrb	r3, [r2, #4]
    ad22:	2102      	movs	r1, #2
    ad24:	430b      	orrs	r3, r1
    ad26:	7113      	strb	r3, [r2, #4]
    ad28:	2100      	movs	r1, #0
		long_addr.u8[index] = *data++;
    ad2a:	ad01      	add	r5, sp, #4
	
	aes_set_new_message(&aes_instance);
	
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
	{
		io_data[i] = convert_byte_array_to_32_bit(block+(i*(sizeof(uint32_t))));			
    ad2c:	4e1b      	ldr	r6, [pc, #108]	; (ad9c <AESEncode+0xc8>)
    ad2e:	1860      	adds	r0, r4, r1
    ad30:	2300      	movs	r3, #0
    ad32:	5cc2      	ldrb	r2, [r0, r3]
    ad34:	555a      	strb	r2, [r3, r5]
    ad36:	3301      	adds	r3, #1
	for (index = 0; index < 4; index++)
    ad38:	2b04      	cmp	r3, #4
    ad3a:	d1fa      	bne.n	ad32 <AESEncode+0x5e>
    ad3c:	9b01      	ldr	r3, [sp, #4]
    ad3e:	518b      	str	r3, [r1, r6]
    ad40:	3104      	adds	r1, #4
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
    ad42:	2910      	cmp	r1, #16
    ad44:	d1f3      	bne.n	ad2e <AESEncode+0x5a>
	}
		
	/* Write the data to be ciphered to the input data registers. */
	aes_write_input_data(&aes_instance, io_data);
    ad46:	4d13      	ldr	r5, [pc, #76]	; (ad94 <AESEncode+0xc0>)
    ad48:	4914      	ldr	r1, [pc, #80]	; (ad9c <AESEncode+0xc8>)
    ad4a:	0028      	movs	r0, r5
    ad4c:	4b15      	ldr	r3, [pc, #84]	; (ada4 <AESEncode+0xd0>)
    ad4e:	4798      	blx	r3
 */
static inline void aes_clear_new_message(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLB.reg &= ~AES_CTRLB_NEWMSG;
    ad50:	682d      	ldr	r5, [r5, #0]
    ad52:	792b      	ldrb	r3, [r5, #4]
    ad54:	2202      	movs	r2, #2
    ad56:	4393      	bics	r3, r2
    ad58:	712b      	strb	r3, [r5, #4]
	Assert(module->hw);

	uint32_t int_flags = module->hw->INTFLAG.reg;
	uint32_t status_flags = 0;

	if (int_flags & AES_INTFLAG_ENCCMP) {
    ad5a:	2101      	movs	r1, #1
		status_flags |= AES_ENCRYPTION_COMPLETE;
	}

	if (int_flags & AES_INTFLAG_GFMCMP) {
    ad5c:	2002      	movs	r0, #2
    ad5e:	e001      	b.n	ad64 <AESEncode+0x90>
	aes_clear_new_message(&aes_instance);
	/* Wait for the end of the encryption process. */
	while (!(aes_get_status(&aes_instance) & AES_ENCRYPTION_COMPLETE)) {
    ad60:	4211      	tst	r1, r2
    ad62:	d107      	bne.n	ad74 <AESEncode+0xa0>
	uint32_t int_flags = module->hw->INTFLAG.reg;
    ad64:	79eb      	ldrb	r3, [r5, #7]
    ad66:	b2db      	uxtb	r3, r3
	if (int_flags & AES_INTFLAG_ENCCMP) {
    ad68:	000a      	movs	r2, r1
    ad6a:	401a      	ands	r2, r3
	if (int_flags & AES_INTFLAG_GFMCMP) {
    ad6c:	4218      	tst	r0, r3
    ad6e:	d0f7      	beq.n	ad60 <AESEncode+0x8c>
		status_flags |= AES_GF_MULTI_COMPLETE;
    ad70:	4302      	orrs	r2, r0
    ad72:	e7f5      	b.n	ad60 <AESEncode+0x8c>
	}
	aes_read_output_data(&aes_instance,io_data);
    ad74:	4d09      	ldr	r5, [pc, #36]	; (ad9c <AESEncode+0xc8>)
    ad76:	0029      	movs	r1, r5
    ad78:	4806      	ldr	r0, [pc, #24]	; (ad94 <AESEncode+0xc0>)
    ad7a:	4b0b      	ldr	r3, [pc, #44]	; (ada8 <AESEncode+0xd4>)
    ad7c:	4798      	blx	r3
	
	memcpy(block,io_data,BLOCKSIZE);
    ad7e:	2210      	movs	r2, #16
    ad80:	0029      	movs	r1, r5
    ad82:	0020      	movs	r0, r4
    ad84:	4b09      	ldr	r3, [pc, #36]	; (adac <AESEncode+0xd8>)
    ad86:	4798      	blx	r3
#endif	
}
    ad88:	b003      	add	sp, #12
    ad8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ad8c:	2000161c 	.word	0x2000161c
    ad90:	42003400 	.word	0x42003400
    ad94:	20001628 	.word	0x20001628
    ad98:	000020fd 	.word	0x000020fd
    ad9c:	20000ef8 	.word	0x20000ef8
    ada0:	00002191 	.word	0x00002191
    ada4:	000021c5 	.word	0x000021c5
    ada8:	00002215 	.word	0x00002215
    adac:	00016225 	.word	0x00016225

0000adb0 <AESInit>:

/**
 * \brief Initializes the AES Engine.
 */
void AESInit(void)
{
    adb0:	b570      	push	{r4, r5, r6, lr}
#ifndef UT	
	//! [setup_config]
	aes_get_config_defaults(&g_aes_cfg);
    adb2:	4d07      	ldr	r5, [pc, #28]	; (add0 <AESInit+0x20>)
    adb4:	0028      	movs	r0, r5
    adb6:	4b07      	ldr	r3, [pc, #28]	; (add4 <AESInit+0x24>)
    adb8:	4798      	blx	r3
	//! [setup_config]

	//! [setup_config_defaults]
	aes_init(&aes_instance,AES, &g_aes_cfg);
    adba:	4c07      	ldr	r4, [pc, #28]	; (add8 <AESInit+0x28>)
    adbc:	002a      	movs	r2, r5
    adbe:	4907      	ldr	r1, [pc, #28]	; (addc <AESInit+0x2c>)
    adc0:	0020      	movs	r0, r4
    adc2:	4b07      	ldr	r3, [pc, #28]	; (ade0 <AESInit+0x30>)
    adc4:	4798      	blx	r3
	//! [setup_config_defaults]
	//! [module_enable]
	aes_enable(&aes_instance);
    adc6:	0020      	movs	r0, r4
    adc8:	4b06      	ldr	r3, [pc, #24]	; (ade4 <AESInit+0x34>)
    adca:	4798      	blx	r3
#endif	
}
    adcc:	bd70      	pop	{r4, r5, r6, pc}
    adce:	46c0      	nop			; (mov r8, r8)
    add0:	2000161c 	.word	0x2000161c
    add4:	000020c1 	.word	0x000020c1
    add8:	20001628 	.word	0x20001628
    addc:	42003400 	.word	0x42003400
    ade0:	00002171 	.word	0x00002171
    ade4:	000020db 	.word	0x000020db

0000ade8 <PDS_Init>:

\param[in] none
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_Init(void)
{
    ade8:	b510      	push	{r4, lr}
#if (ENABLE_PDS == 1)	
	PdsStatus_t status = pdsWlInit();
    adea:	4b03      	ldr	r3, [pc, #12]	; (adf8 <PDS_Init+0x10>)
    adec:	4798      	blx	r3
	pdsUnInitFlag = false;
    adee:	2200      	movs	r2, #0
    adf0:	4b02      	ldr	r3, [pc, #8]	; (adfc <PDS_Init+0x14>)
    adf2:	701a      	strb	r2, [r3, #0]
	return status;
#else
	return PDS_OK;
#endif
}
    adf4:	bd10      	pop	{r4, pc}
    adf6:	46c0      	nop			; (mov r8, r8)
    adf8:	0000b365 	.word	0x0000b365
    adfc:	20000f08 	.word	0x20000f08

0000ae00 <PDS_Store>:
\param[in] pdsFileItemIdx - The file id to register file to PDS.
\param[in] item - The item id of the item in PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_Store(PdsFileItemIdx_t pdsFileItemIdx, uint8_t item)
{
    ae00:	b510      	push	{r4, lr}
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    ae02:	4b14      	ldr	r3, [pc, #80]	; (ae54 <PDS_Store+0x54>)
    ae04:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    ae06:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    ae08:	2a00      	cmp	r2, #0
    ae0a:	d106      	bne.n	ae1a <PDS_Store+0x1a>
	{
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    ae0c:	0102      	lsls	r2, r0, #4
    ae0e:	4b12      	ldr	r3, [pc, #72]	; (ae58 <PDS_Store+0x58>)
    ae10:	189b      	adds	r3, r3, r2
    ae12:	791a      	ldrb	r2, [r3, #4]
				status = PDS_INVLIAD_FILE_IDX;
			}
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    ae14:	2305      	movs	r3, #5
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    ae16:	2a00      	cmp	r2, #0
    ae18:	d101      	bne.n	ae1e <PDS_Store+0x1e>
		}
	}
#endif	
	return status; 
}
    ae1a:	0018      	movs	r0, r3
    ae1c:	bd10      	pop	{r4, pc}
				(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    ae1e:	0103      	lsls	r3, r0, #4
    ae20:	4a0d      	ldr	r2, [pc, #52]	; (ae58 <PDS_Store+0x58>)
    ae22:	589c      	ldr	r4, [r3, r2]
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    ae24:	2c00      	cmp	r4, #0
    ae26:	d011      	beq.n	ae4c <PDS_Store+0x4c>
				(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
    ae28:	001a      	movs	r2, r3
    ae2a:	4b0b      	ldr	r3, [pc, #44]	; (ae58 <PDS_Store+0x58>)
    ae2c:	189b      	adds	r3, r3, r2
				(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    ae2e:	689b      	ldr	r3, [r3, #8]
    ae30:	2b00      	cmp	r3, #0
    ae32:	d00d      	beq.n	ae50 <PDS_Store+0x50>
				status = PDS_INVLIAD_FILE_IDX;
    ae34:	2305      	movs	r3, #5
			if (PDS_MAX_FILE_IDX > pdsFileItemIdx)
    ae36:	280c      	cmp	r0, #12
    ae38:	d8ef      	bhi.n	ae1a <PDS_Store+0x1a>
				*((fileMarks[pdsFileItemIdx].fileMarkListAddr) + item) = PDS_OP_STORE;
    ae3a:	3b04      	subs	r3, #4
    ae3c:	5463      	strb	r3, [r4, r1]
				isFileSet[pdsFileItemIdx] = true;
    ae3e:	4a07      	ldr	r2, [pc, #28]	; (ae5c <PDS_Store+0x5c>)
    ae40:	5413      	strb	r3, [r2, r0]
				pdsPostTask(PDS_STORE_DELETE_TASK_ID);
    ae42:	2001      	movs	r0, #1
    ae44:	4b06      	ldr	r3, [pc, #24]	; (ae60 <PDS_Store+0x60>)
    ae46:	4798      	blx	r3
	PdsStatus_t status = PDS_OK;
    ae48:	2300      	movs	r3, #0
    ae4a:	e7e6      	b.n	ae1a <PDS_Store+0x1a>
			status = PDS_INVLIAD_FILE_IDX;
    ae4c:	2305      	movs	r3, #5
    ae4e:	e7e4      	b.n	ae1a <PDS_Store+0x1a>
    ae50:	2305      	movs	r3, #5
    ae52:	e7e2      	b.n	ae1a <PDS_Store+0x1a>
    ae54:	20000f08 	.word	0x20000f08
    ae58:	20001640 	.word	0x20001640
    ae5c:	20001630 	.word	0x20001630
    ae60:	0000b03d 	.word	0x0000b03d

0000ae64 <PDS_RegFile>:

\param[in] argFileId - The file id to register file to PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_RegFile(PdsFileItemIdx_t argFileId, PdsFileMarks_t argFileMarks)
{
    ae64:	b084      	sub	sp, #16
    ae66:	b510      	push	{r4, lr}
    ae68:	9103      	str	r1, [sp, #12]
    ae6a:	9204      	str	r2, [sp, #16]
    ae6c:	9305      	str	r3, [sp, #20]
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    ae6e:	4b0b      	ldr	r3, [pc, #44]	; (ae9c <PDS_RegFile+0x38>)
    ae70:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    ae72:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    ae74:	2a00      	cmp	r2, #0
    ae76:	d102      	bne.n	ae7e <PDS_RegFile+0x1a>
		{
			memcpy(&fileMarks[argFileId], &argFileMarks, sizeof(PdsFileMarks_t));
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    ae78:	3305      	adds	r3, #5
		if (PDS_MAX_FILE_IDX > argFileId)
    ae7a:	280c      	cmp	r0, #12
    ae7c:	d904      	bls.n	ae88 <PDS_RegFile+0x24>
		}
	}
#endif	
	return status;
}
    ae7e:	0018      	movs	r0, r3
    ae80:	bc10      	pop	{r4}
    ae82:	bc08      	pop	{r3}
    ae84:	b004      	add	sp, #16
    ae86:	4718      	bx	r3
			memcpy(&fileMarks[argFileId], &argFileMarks, sizeof(PdsFileMarks_t));
    ae88:	0100      	lsls	r0, r0, #4
    ae8a:	aa03      	add	r2, sp, #12
    ae8c:	4b04      	ldr	r3, [pc, #16]	; (aea0 <PDS_RegFile+0x3c>)
    ae8e:	1818      	adds	r0, r3, r0
    ae90:	ca1a      	ldmia	r2!, {r1, r3, r4}
    ae92:	c01a      	stmia	r0!, {r1, r3, r4}
    ae94:	6813      	ldr	r3, [r2, #0]
    ae96:	6003      	str	r3, [r0, #0]
	PdsStatus_t status = PDS_OK;
    ae98:	2300      	movs	r3, #0
    ae9a:	e7f0      	b.n	ae7e <PDS_RegFile+0x1a>
    ae9c:	20000f08 	.word	0x20000f08
    aea0:	20001640 	.word	0x20001640

0000aea4 <PDS_UnRegFile>:

\param[in] argFileId - The file id to register file to PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_UnRegFile(PdsFileItemIdx_t argFileId)
{
    aea4:	b510      	push	{r4, lr}
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    aea6:	4b09      	ldr	r3, [pc, #36]	; (aecc <PDS_UnRegFile+0x28>)
    aea8:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    aeaa:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    aeac:	2a00      	cmp	r2, #0
    aeae:	d102      	bne.n	aeb6 <PDS_UnRegFile+0x12>
		{
			memset(&fileMarks[argFileId], 0, sizeof(PdsFileMarks_t));
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    aeb0:	3305      	adds	r3, #5
		if (PDS_MAX_FILE_IDX > argFileId)
    aeb2:	280c      	cmp	r0, #12
    aeb4:	d901      	bls.n	aeba <PDS_UnRegFile+0x16>
		}
	}
#endif
	return status;
}
    aeb6:	0018      	movs	r0, r3
    aeb8:	bd10      	pop	{r4, pc}
			memset(&fileMarks[argFileId], 0, sizeof(PdsFileMarks_t));
    aeba:	0100      	lsls	r0, r0, #4
    aebc:	4b04      	ldr	r3, [pc, #16]	; (aed0 <PDS_UnRegFile+0x2c>)
    aebe:	18c0      	adds	r0, r0, r3
    aec0:	3210      	adds	r2, #16
    aec2:	2100      	movs	r1, #0
    aec4:	4b03      	ldr	r3, [pc, #12]	; (aed4 <PDS_UnRegFile+0x30>)
    aec6:	4798      	blx	r3
	PdsStatus_t status = PDS_OK;
    aec8:	2300      	movs	r3, #0
    aeca:	e7f4      	b.n	aeb6 <PDS_UnRegFile+0x12>
    aecc:	20000f08 	.word	0x20000f08
    aed0:	20001640 	.word	0x20001640
    aed4:	00016349 	.word	0x00016349

0000aed8 <pdsNvmInit>:

\param[in] none
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t pdsNvmInit(void)
{
    aed8:	b500      	push	{lr}
    aeda:	b085      	sub	sp, #20
	PdsStatus_t status = PDS_OK;
	status_code_t statusCode;
	struct nvm_parameters parameters;

	nvm_get_parameters(&parameters);
    aedc:	4668      	mov	r0, sp
    aede:	4b0b      	ldr	r3, [pc, #44]	; (af0c <pdsNvmInit+0x34>)
    aee0:	4798      	blx	r3
	
	statusCode = nvm_init(INT_FLASH);
    aee2:	2000      	movs	r0, #0
    aee4:	4b0a      	ldr	r3, [pc, #40]	; (af10 <pdsNvmInit+0x38>)
    aee6:	4798      	blx	r3
	if (STATUS_OK != (status_code_genare_t) statusCode)
	{
		return PDS_ERROR;
    aee8:	2302      	movs	r3, #2
	if (STATUS_OK != (status_code_genare_t) statusCode)
    aeea:	2800      	cmp	r0, #0
    aeec:	d002      	beq.n	aef4 <pdsNvmInit+0x1c>
	{
		return PDS_NOT_ENOUGH_MEMORY;
	}
	
	return status;
}
    aeee:	0018      	movs	r0, r3
    aef0:	b005      	add	sp, #20
    aef2:	bd00      	pop	{pc}
	if (EEPROM_SIZE > ( (parameters.rww_eeprom_number_of_pages/NVMCTRL_ROW_PAGES) * NVMCTRL_ROW_SIZE) )
    aef4:	466b      	mov	r3, sp
    aef6:	899a      	ldrh	r2, [r3, #12]
    aef8:	0892      	lsrs	r2, r2, #2
    aefa:	0212      	lsls	r2, r2, #8
    aefc:	4905      	ldr	r1, [pc, #20]	; (af14 <pdsNvmInit+0x3c>)
	return status;
    aefe:	0fd3      	lsrs	r3, r2, #31
    af00:	17c8      	asrs	r0, r1, #31
    af02:	4291      	cmp	r1, r2
    af04:	4143      	adcs	r3, r0
    af06:	009b      	lsls	r3, r3, #2
    af08:	e7f1      	b.n	aeee <pdsNvmInit+0x16>
    af0a:	46c0      	nop			; (mov r8, r8)
    af0c:	000027ad 	.word	0x000027ad
    af10:	0000c739 	.word	0x0000c739
    af14:	00001fff 	.word	0x00001fff

0000af18 <pdsNvmRead>:
\param[in] 	buffer - The buffer containing data to be read.
\param[in] 	size - The size of the data in the buffer.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t pdsNvmRead(uint16_t rowId, PdsMem_t *buffer, uint16_t size)
{
    af18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    af1a:	000c      	movs	r4, r1
\param[out] uint16_t - The calculated 16 bit CRC.
******************************************************************************/
static uint32_t nvmLogicalRowToPhysicalAddr(uint16_t logicalRow)
{
	//return (NVMCTRL_RWW_EEPROM_ADDR + (NVMCTRL_ROW_SIZE * logicalRow)); // PRVN
	 return (PDS_FLASH_START_ADDRESS + (NVMCTRL_ROW_SIZE * logicalRow));
    af1c:	2380      	movs	r3, #128	; 0x80
    af1e:	01db      	lsls	r3, r3, #7
    af20:	469c      	mov	ip, r3
    af22:	4460      	add	r0, ip
    af24:	0205      	lsls	r5, r0, #8
	if (EEPROM_ROW_SIZE == size)
    af26:	2380      	movs	r3, #128	; 0x80
    af28:	005b      	lsls	r3, r3, #1
    af2a:	429a      	cmp	r2, r3
    af2c:	d00e      	beq.n	af4c <pdsNvmRead+0x34>
		size += sizeof(PdsNvmHeader_t);
    af2e:	3204      	adds	r2, #4
    af30:	b296      	uxth	r6, r2
			statusCode = nvm_read(INT_FLASH, addr, (uint8_t *const)buffer, size);
    af32:	4f1e      	ldr	r7, [pc, #120]	; (afac <pdsNvmRead+0x94>)
    af34:	0033      	movs	r3, r6
    af36:	0022      	movs	r2, r4
    af38:	0029      	movs	r1, r5
    af3a:	2000      	movs	r0, #0
    af3c:	47b8      	blx	r7
    af3e:	b2c3      	uxtb	r3, r0
		} while (statusCode == STATUS_BUSY);		
    af40:	2b05      	cmp	r3, #5
    af42:	d0f7      	beq.n	af34 <pdsNvmRead+0x1c>
		return PDS_ERROR;
    af44:	2002      	movs	r0, #2
	if (STATUS_OK != statusCode)
    af46:	2b00      	cmp	r3, #0
    af48:	d00b      	beq.n	af62 <pdsNvmRead+0x4a>
}
    af4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			statusCode = nvm_read(INT_FLASH, addr, (uint8_t *const)buffer, size);
    af4c:	001e      	movs	r6, r3
    af4e:	4f17      	ldr	r7, [pc, #92]	; (afac <pdsNvmRead+0x94>)
    af50:	0033      	movs	r3, r6
    af52:	0022      	movs	r2, r4
    af54:	0029      	movs	r1, r5
    af56:	2000      	movs	r0, #0
    af58:	47b8      	blx	r7
    af5a:	b2c3      	uxtb	r3, r0
		} while (statusCode == STATUS_BUSY);
    af5c:	2b05      	cmp	r3, #5
    af5e:	d0f7      	beq.n	af50 <pdsNvmRead+0x38>
    af60:	e7f0      	b.n	af44 <pdsNvmRead+0x2c>
	crc = buffer->NVM_Struct.pdsNvmHeader.crc;
    af62:	7823      	ldrb	r3, [r4, #0]
    af64:	7860      	ldrb	r0, [r4, #1]
    af66:	0200      	lsls	r0, r0, #8
    af68:	4318      	orrs	r0, r3
	if (crc != calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)&(buffer->NVM_Struct.pdsNvmData))) 
    af6a:	78a6      	ldrb	r6, [r4, #2]
    af6c:	3404      	adds	r4, #4
  for (uint16_t i = 0; i < length; i++)
    af6e:	2e00      	cmp	r6, #0
    af70:	d017      	beq.n	afa2 <pdsNvmRead+0x8a>
    af72:	0025      	movs	r5, r4
    af74:	3e01      	subs	r6, #1
    af76:	b2b6      	uxth	r6, r6
    af78:	3601      	adds	r6, #1
    af7a:	19a4      	adds	r4, r4, r6
    af7c:	2600      	movs	r6, #0
  byte ^= initValue & 0xffU;
    af7e:	782b      	ldrb	r3, [r5, #0]
    af80:	4073      	eors	r3, r6
    af82:	b2d9      	uxtb	r1, r3
  byte ^= byte << 4U;
    af84:	010b      	lsls	r3, r1, #4
    af86:	404b      	eors	r3, r1
    af88:	b2db      	uxtb	r3, r3
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    af8a:	b29a      	uxth	r2, r3
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    af8c:	091b      	lsrs	r3, r3, #4
    af8e:	00d1      	lsls	r1, r2, #3
    af90:	404b      	eors	r3, r1
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    af92:	0212      	lsls	r2, r2, #8
    af94:	0a36      	lsrs	r6, r6, #8
    af96:	4332      	orrs	r2, r6
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    af98:	4053      	eors	r3, r2
    af9a:	b29e      	uxth	r6, r3
    af9c:	3501      	adds	r5, #1
  for (uint16_t i = 0; i < length; i++)
    af9e:	42a5      	cmp	r5, r4
    afa0:	d1ed      	bne.n	af7e <pdsNvmRead+0x66>
	if (crc != calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)&(buffer->NVM_Struct.pdsNvmData))) 
    afa2:	1b80      	subs	r0, r0, r6
    afa4:	1e46      	subs	r6, r0, #1
    afa6:	41b0      	sbcs	r0, r6
		return PDS_ERROR;
    afa8:	b2c0      	uxtb	r0, r0
    afaa:	e7ce      	b.n	af4a <pdsNvmRead+0x32>
    afac:	0000c5c9 	.word	0x0000c5c9

0000afb0 <pdsNvmWrite>:
{
    afb0:	b5f0      	push	{r4, r5, r6, r7, lr}
    afb2:	46c6      	mov	lr, r8
    afb4:	b500      	push	{lr}
    afb6:	4680      	mov	r8, r0
    afb8:	000c      	movs	r4, r1
	buffer->NVM_Struct.pdsNvmHeader.version = PDS_NVM_VERSION;
    afba:	2301      	movs	r3, #1
    afbc:	70cb      	strb	r3, [r1, #3]
	buffer->NVM_Struct.pdsNvmHeader.size = size;
    afbe:	708a      	strb	r2, [r1, #2]
    afc0:	27ff      	movs	r7, #255	; 0xff
    afc2:	4017      	ands	r7, r2
	buffer->NVM_Struct.pdsNvmHeader.crc = calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)(&(buffer->NVM_Struct.pdsNvmData)));
    afc4:	1d0e      	adds	r6, r1, #4
  for (uint16_t i = 0; i < length; i++)
    afc6:	2f00      	cmp	r7, #0
    afc8:	d017      	beq.n	affa <pdsNvmWrite+0x4a>
    afca:	0030      	movs	r0, r6
    afcc:	3f01      	subs	r7, #1
    afce:	b2bf      	uxth	r7, r7
    afd0:	3701      	adds	r7, #1
    afd2:	19f6      	adds	r6, r6, r7
    afd4:	2700      	movs	r7, #0
  byte ^= initValue & 0xffU;
    afd6:	7803      	ldrb	r3, [r0, #0]
    afd8:	407b      	eors	r3, r7
    afda:	b2d9      	uxtb	r1, r3
  byte ^= byte << 4U;
    afdc:	010b      	lsls	r3, r1, #4
    afde:	404b      	eors	r3, r1
    afe0:	b2db      	uxtb	r3, r3
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    afe2:	b299      	uxth	r1, r3
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    afe4:	091b      	lsrs	r3, r3, #4
    afe6:	00cd      	lsls	r5, r1, #3
    afe8:	406b      	eors	r3, r5
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    afea:	0209      	lsls	r1, r1, #8
    afec:	0a3f      	lsrs	r7, r7, #8
    afee:	4339      	orrs	r1, r7
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    aff0:	404b      	eors	r3, r1
    aff2:	b29f      	uxth	r7, r3
    aff4:	3001      	adds	r0, #1
  for (uint16_t i = 0; i < length; i++)
    aff6:	42b0      	cmp	r0, r6
    aff8:	d1ed      	bne.n	afd6 <pdsNvmWrite+0x26>
	buffer->NVM_Struct.pdsNvmHeader.crc = calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)(&(buffer->NVM_Struct.pdsNvmData)));
    affa:	7027      	strb	r7, [r4, #0]
    affc:	0a3f      	lsrs	r7, r7, #8
    affe:	7067      	strb	r7, [r4, #1]
	size += sizeof(PdsNvmHeader_t);
    b000:	3204      	adds	r2, #4
    b002:	b296      	uxth	r6, r2
	 return (PDS_FLASH_START_ADDRESS + (NVMCTRL_ROW_SIZE * logicalRow));
    b004:	2180      	movs	r1, #128	; 0x80
    b006:	01c9      	lsls	r1, r1, #7
    b008:	4441      	add	r1, r8
    b00a:	0209      	lsls	r1, r1, #8
	statusCode = nvm_write(INT_FLASH, addr, (uint8_t *const)buffer, size);
    b00c:	0033      	movs	r3, r6
    b00e:	0022      	movs	r2, r4
    b010:	2000      	movs	r0, #0
    b012:	4f08      	ldr	r7, [pc, #32]	; (b034 <pdsNvmWrite+0x84>)
    b014:	47b8      	blx	r7
		return PDS_ERROR;
    b016:	2302      	movs	r3, #2
	if (STATUS_OK != (status_code_genare_t) statusCode)
    b018:	2800      	cmp	r0, #0
    b01a:	d003      	beq.n	b024 <pdsNvmWrite+0x74>
}
    b01c:	0018      	movs	r0, r3
    b01e:	bc04      	pop	{r2}
    b020:	4690      	mov	r8, r2
    b022:	bdf0      	pop	{r4, r5, r6, r7, pc}
	status = pdsNvmRead(rowId, (PdsMem_t *const)buffer, size);
    b024:	0032      	movs	r2, r6
    b026:	0021      	movs	r1, r4
    b028:	4640      	mov	r0, r8
    b02a:	4b03      	ldr	r3, [pc, #12]	; (b038 <pdsNvmWrite+0x88>)
    b02c:	4798      	blx	r3
    b02e:	0003      	movs	r3, r0
	return status;
    b030:	e7f4      	b.n	b01c <pdsNvmWrite+0x6c>
    b032:	46c0      	nop			; (mov r8, r8)
    b034:	0000c625 	.word	0x0000c625
    b038:	0000af19 	.word	0x0000af19

0000b03c <pdsPostTask>:
\brief Set task for PDS task manager.

\param[in] id - a single value from the type PdsTaskIds_t
******************************************************************************/
void pdsPostTask(PdsTaskIds_t id)
{
    b03c:	b510      	push	{r4, lr}
    b03e:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    b040:	4b05      	ldr	r3, [pc, #20]	; (b058 <pdsPostTask+0x1c>)
    b042:	4798      	blx	r3
    pdsTaskFlags |= id;
    b044:	4b05      	ldr	r3, [pc, #20]	; (b05c <pdsPostTask+0x20>)
    b046:	7818      	ldrb	r0, [r3, #0]
    b048:	4320      	orrs	r0, r4
    b04a:	7018      	strb	r0, [r3, #0]
    ATOMIC_SECTION_EXIT
    b04c:	4b04      	ldr	r3, [pc, #16]	; (b060 <pdsPostTask+0x24>)
    b04e:	4798      	blx	r3

    /* Also post a PDS task to the system */
    SYSTEM_PostTask(PDS_TASK_ID);
    b050:	2008      	movs	r0, #8
    b052:	4b04      	ldr	r3, [pc, #16]	; (b064 <pdsPostTask+0x28>)
    b054:	4798      	blx	r3
}
    b056:	bd10      	pop	{r4, pc}
    b058:	000052bd 	.word	0x000052bd
    b05c:	20000f09 	.word	0x20000f09
    b060:	000052c9 	.word	0x000052c9
    b064:	0000c191 	.word	0x0000c191

0000b068 <pdsStoreDeleteHandler>:
		initiate store/delete operation.

\param[out] status - The return status of the function's operation.
******************************************************************************/
static SYSTEM_TaskStatus_t pdsStoreDeleteHandler(void)
{
    b068:	b5f0      	push	{r4, r5, r6, r7, lr}
    b06a:	46de      	mov	lr, fp
    b06c:	4657      	mov	r7, sl
    b06e:	464e      	mov	r6, r9
    b070:	4645      	mov	r5, r8
    b072:	b5e0      	push	{r5, r6, r7, lr}
    b074:	b0c5      	sub	sp, #276	; 0x114
	PdsStatus_t status = SYSTEM_TASK_SUCCESS;

	PdsFileItemIdx_t fileId = PDS_FILE_MAC_01_IDX;
	PdsMem_t buffer;

	memset(&buffer, 0, sizeof(PdsMem_t));
    b076:	2280      	movs	r2, #128	; 0x80
    b078:	0052      	lsls	r2, r2, #1
    b07a:	2100      	movs	r1, #0
    b07c:	a804      	add	r0, sp, #16
    b07e:	4b54      	ldr	r3, [pc, #336]	; (b1d0 <pdsStoreDeleteHandler+0x168>)
    b080:	4798      	blx	r3
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
	{
		if (true == isFileSet[fileId])
    b082:	4b54      	ldr	r3, [pc, #336]	; (b1d4 <pdsStoreDeleteHandler+0x16c>)
    b084:	781b      	ldrb	r3, [r3, #0]
    b086:	2b00      	cmp	r3, #0
    b088:	d112      	bne.n	b0b0 <pdsStoreDeleteHandler+0x48>
    b08a:	2401      	movs	r4, #1
    b08c:	4a51      	ldr	r2, [pc, #324]	; (b1d4 <pdsStoreDeleteHandler+0x16c>)
    b08e:	9400      	str	r4, [sp, #0]
    b090:	5d13      	ldrb	r3, [r2, r4]
    b092:	2b00      	cmp	r3, #0
    b094:	d10f      	bne.n	b0b6 <pdsStoreDeleteHandler+0x4e>
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    b096:	3401      	adds	r4, #1
    b098:	b2e4      	uxtb	r4, r4
    b09a:	2c0c      	cmp	r4, #12
    b09c:	d9f7      	bls.n	b08e <pdsStoreDeleteHandler+0x26>
	PdsStatus_t status = SYSTEM_TASK_SUCCESS;
    b09e:	2500      	movs	r5, #0
			break;
		}
	}

	return status;
}
    b0a0:	0028      	movs	r0, r5
    b0a2:	b045      	add	sp, #276	; 0x114
    b0a4:	bc3c      	pop	{r2, r3, r4, r5}
    b0a6:	4690      	mov	r8, r2
    b0a8:	4699      	mov	r9, r3
    b0aa:	46a2      	mov	sl, r4
    b0ac:	46ab      	mov	fp, r5
    b0ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (true == isFileSet[fileId])
    b0b0:	2300      	movs	r3, #0
    b0b2:	9300      	str	r3, [sp, #0]
	PdsFileItemIdx_t fileId = PDS_FILE_MAC_01_IDX;
    b0b4:	2400      	movs	r4, #0
	uint8_t *ptr;
	ItemMap_t itemInfo;
	ItemHeader_t itemHeader;
	uint16_t size;

	memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + (fileMarks[pdsFileItemIdx].numItems - 1)), sizeof(ItemMap_t));
    b0b6:	9b00      	ldr	r3, [sp, #0]
    b0b8:	011a      	lsls	r2, r3, #4
    b0ba:	4b47      	ldr	r3, [pc, #284]	; (b1d8 <pdsStoreDeleteHandler+0x170>)
    b0bc:	189b      	adds	r3, r3, r2
    b0be:	7919      	ldrb	r1, [r3, #4]
    b0c0:	4a46      	ldr	r2, [pc, #280]	; (b1dc <pdsStoreDeleteHandler+0x174>)
    b0c2:	4694      	mov	ip, r2
    b0c4:	4461      	add	r1, ip
    b0c6:	00c9      	lsls	r1, r1, #3
    b0c8:	689b      	ldr	r3, [r3, #8]
    b0ca:	1859      	adds	r1, r3, r1
    b0cc:	2208      	movs	r2, #8
    b0ce:	a802      	add	r0, sp, #8
    b0d0:	4b43      	ldr	r3, [pc, #268]	; (b1e0 <pdsStoreDeleteHandler+0x178>)
    b0d2:	4798      	blx	r3
	size = itemInfo.itemOffset + itemInfo.size + sizeof(ItemHeader_t);
    b0d4:	ab02      	add	r3, sp, #8
    b0d6:	79da      	ldrb	r2, [r3, #7]
    b0d8:	799b      	ldrb	r3, [r3, #6]
    b0da:	18d2      	adds	r2, r2, r3
	status = pdsWlRead(pdsFileItemIdx, (PdsMem_t *)buffer, size);
    b0dc:	3205      	adds	r2, #5
    b0de:	a904      	add	r1, sp, #16
    b0e0:	0020      	movs	r0, r4
    b0e2:	4b40      	ldr	r3, [pc, #256]	; (b1e4 <pdsStoreDeleteHandler+0x17c>)
    b0e4:	4798      	blx	r3
    b0e6:	1e05      	subs	r5, r0, #0

	if ((PDS_OK != status) && (PDS_NOT_FOUND != status))
    b0e8:	d111      	bne.n	b10e <pdsStoreDeleteHandler+0xa6>
	}

	itemHeader.magic = PDS_MAGIC;
	itemHeader.version = PDS_FILES_VERSION;

	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    b0ea:	9b00      	ldr	r3, [sp, #0]
    b0ec:	011a      	lsls	r2, r3, #4
    b0ee:	4b3a      	ldr	r3, [pc, #232]	; (b1d8 <pdsStoreDeleteHandler+0x170>)
    b0f0:	189b      	adds	r3, r3, r2
    b0f2:	791b      	ldrb	r3, [r3, #4]
    b0f4:	2500      	movs	r5, #0
    b0f6:	2b00      	cmp	r3, #0
    b0f8:	d04a      	beq.n	b190 <pdsStoreDeleteHandler+0x128>
	{

		memcpy((void *)&itemInfo, (fileMarks[pdsFileItemIdx].itemListAddr) + itemIdx, sizeof(ItemMap_t));
    b0fa:	4b37      	ldr	r3, [pc, #220]	; (b1d8 <pdsStoreDeleteHandler+0x170>)
    b0fc:	4699      	mov	r9, r3
    b0fe:	9b00      	ldr	r3, [sp, #0]
    b100:	011e      	lsls	r6, r3, #4
    b102:	46b3      	mov	fp, r6
    b104:	44cb      	add	fp, r9
    b106:	4b36      	ldr	r3, [pc, #216]	; (b1e0 <pdsStoreDeleteHandler+0x178>)
    b108:	469a      	mov	sl, r3
	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    b10a:	465f      	mov	r7, fp
    b10c:	e01b      	b.n	b146 <pdsStoreDeleteHandler+0xde>
	if ((PDS_OK != status) && (PDS_NOT_FOUND != status))
    b10e:	2803      	cmp	r0, #3
    b110:	d144      	bne.n	b19c <pdsStoreDeleteHandler+0x134>
    b112:	e7ea      	b.n	b0ea <pdsStoreDeleteHandler+0x82>
		ptr = (uint8_t *)(&(((PdsMem_t *)(buffer))->NVM_Struct.pdsNvmData.WL_Struct.pdsWlData));
		ptr += itemInfo.itemOffset;

		if (PDS_OP_STORE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
		{
			*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_NONE;
    b114:	2100      	movs	r1, #0
    b116:	7019      	strb	r1, [r3, #0]
			itemHeader.size = itemInfo.size;
    b118:	ab02      	add	r3, sp, #8
    b11a:	799a      	ldrb	r2, [r3, #6]
			itemHeader.itemId = itemInfo.itemId;
    b11c:	795b      	ldrb	r3, [r3, #5]
    b11e:	4698      	mov	r8, r3
			itemHeader.delete = false;
			memcpy((void *)(ptr), (void *)&itemHeader, sizeof(ItemHeader_t));
    b120:	23a5      	movs	r3, #165	; 0xa5
    b122:	7003      	strb	r3, [r0, #0]
    b124:	2301      	movs	r3, #1
    b126:	7043      	strb	r3, [r0, #1]
    b128:	7082      	strb	r2, [r0, #2]
    b12a:	4643      	mov	r3, r8
    b12c:	70c3      	strb	r3, [r0, #3]
    b12e:	7101      	strb	r1, [r0, #4]
			ptr += sizeof(ItemHeader_t);
    b130:	3005      	adds	r0, #5
			memcpy((void *)(ptr), (void *)itemInfo.ramAddress, itemInfo.size);
    b132:	9b02      	ldr	r3, [sp, #8]
    b134:	9301      	str	r3, [sp, #4]
    b136:	0019      	movs	r1, r3
    b138:	4b29      	ldr	r3, [pc, #164]	; (b1e0 <pdsStoreDeleteHandler+0x178>)
    b13a:	4798      	blx	r3
	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    b13c:	3501      	adds	r5, #1
    b13e:	b2ed      	uxtb	r5, r5
    b140:	793b      	ldrb	r3, [r7, #4]
    b142:	42ab      	cmp	r3, r5
    b144:	d924      	bls.n	b190 <pdsStoreDeleteHandler+0x128>
		memcpy((void *)&itemInfo, (fileMarks[pdsFileItemIdx].itemListAddr) + itemIdx, sizeof(ItemMap_t));
    b146:	00e9      	lsls	r1, r5, #3
    b148:	465b      	mov	r3, fp
    b14a:	689b      	ldr	r3, [r3, #8]
    b14c:	469c      	mov	ip, r3
    b14e:	4461      	add	r1, ip
    b150:	2208      	movs	r2, #8
    b152:	a802      	add	r0, sp, #8
    b154:	47d0      	blx	sl
		ptr += itemInfo.itemOffset;
    b156:	ab02      	add	r3, sp, #8
    b158:	79d8      	ldrb	r0, [r3, #7]
    b15a:	2315      	movs	r3, #21
    b15c:	aa02      	add	r2, sp, #8
    b15e:	4694      	mov	ip, r2
    b160:	4463      	add	r3, ip
    b162:	469c      	mov	ip, r3
    b164:	4460      	add	r0, ip
		if (PDS_OP_STORE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
    b166:	464b      	mov	r3, r9
    b168:	58f3      	ldr	r3, [r6, r3]
    b16a:	195b      	adds	r3, r3, r5
    b16c:	781a      	ldrb	r2, [r3, #0]
    b16e:	2a01      	cmp	r2, #1
    b170:	d0d0      	beq.n	b114 <pdsStoreDeleteHandler+0xac>
		}
		else if (PDS_OP_DELETE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
    b172:	2a02      	cmp	r2, #2
    b174:	d1e2      	bne.n	b13c <pdsStoreDeleteHandler+0xd4>
		{
			*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_NONE;
    b176:	2200      	movs	r2, #0
    b178:	701a      	strb	r2, [r3, #0]
			itemHeader.size = itemInfo.size;
    b17a:	ab02      	add	r3, sp, #8
    b17c:	7999      	ldrb	r1, [r3, #6]
			itemHeader.itemId = itemInfo.itemId;
    b17e:	795a      	ldrb	r2, [r3, #5]
			itemHeader.delete = true;
			memcpy((void *)(ptr), (void *)&itemHeader, sizeof(ItemHeader_t));
    b180:	23a5      	movs	r3, #165	; 0xa5
    b182:	7003      	strb	r3, [r0, #0]
    b184:	3ba4      	subs	r3, #164	; 0xa4
    b186:	7043      	strb	r3, [r0, #1]
    b188:	7081      	strb	r1, [r0, #2]
    b18a:	70c2      	strb	r2, [r0, #3]
    b18c:	7103      	strb	r3, [r0, #4]
    b18e:	e7d5      	b.n	b13c <pdsStoreDeleteHandler+0xd4>
		}
	}

	memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + fileMarks[pdsFileItemIdx].numItems), sizeof(ItemMap_t));
	size = itemInfo.itemOffset + itemInfo.size + sizeof(ItemHeader_t);
	status = pdsWlWrite(pdsFileItemIdx, (PdsMem_t *)buffer, PDS_WL_DATA_SIZE);
    b190:	22f3      	movs	r2, #243	; 0xf3
    b192:	a904      	add	r1, sp, #16
    b194:	0020      	movs	r0, r4
    b196:	4b14      	ldr	r3, [pc, #80]	; (b1e8 <pdsStoreDeleteHandler+0x180>)
    b198:	4798      	blx	r3
    b19a:	0005      	movs	r5, r0
			isFileSet[fileId] = false;
    b19c:	2200      	movs	r2, #0
    b19e:	4b0d      	ldr	r3, [pc, #52]	; (b1d4 <pdsStoreDeleteHandler+0x16c>)
    b1a0:	9900      	ldr	r1, [sp, #0]
    b1a2:	545a      	strb	r2, [r3, r1]
			fileId++;
    b1a4:	3401      	adds	r4, #1
    b1a6:	b2e3      	uxtb	r3, r4
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    b1a8:	2b0c      	cmp	r3, #12
    b1aa:	d900      	bls.n	b1ae <pdsStoreDeleteHandler+0x146>
    b1ac:	e778      	b.n	b0a0 <pdsStoreDeleteHandler+0x38>
		if (isFileSet[fileId])
    b1ae:	4a09      	ldr	r2, [pc, #36]	; (b1d4 <pdsStoreDeleteHandler+0x16c>)
    b1b0:	5cd2      	ldrb	r2, [r2, r3]
    b1b2:	2a00      	cmp	r2, #0
    b1b4:	d108      	bne.n	b1c8 <pdsStoreDeleteHandler+0x160>
    b1b6:	4907      	ldr	r1, [pc, #28]	; (b1d4 <pdsStoreDeleteHandler+0x16c>)
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    b1b8:	3301      	adds	r3, #1
    b1ba:	b2db      	uxtb	r3, r3
    b1bc:	2b0c      	cmp	r3, #12
    b1be:	d900      	bls.n	b1c2 <pdsStoreDeleteHandler+0x15a>
    b1c0:	e76e      	b.n	b0a0 <pdsStoreDeleteHandler+0x38>
		if (isFileSet[fileId])
    b1c2:	5cca      	ldrb	r2, [r1, r3]
    b1c4:	2a00      	cmp	r2, #0
    b1c6:	d0f7      	beq.n	b1b8 <pdsStoreDeleteHandler+0x150>
			pdsPostTask(PDS_STORE_DELETE_TASK_ID);
    b1c8:	2001      	movs	r0, #1
    b1ca:	4b08      	ldr	r3, [pc, #32]	; (b1ec <pdsStoreDeleteHandler+0x184>)
    b1cc:	4798      	blx	r3
			break;
    b1ce:	e767      	b.n	b0a0 <pdsStoreDeleteHandler+0x38>
    b1d0:	00016349 	.word	0x00016349
    b1d4:	20001630 	.word	0x20001630
    b1d8:	20001640 	.word	0x20001640
    b1dc:	1fffffff 	.word	0x1fffffff
    b1e0:	00016225 	.word	0x00016225
    b1e4:	0000b501 	.word	0x0000b501
    b1e8:	0000b411 	.word	0x0000b411
    b1ec:	0000b03d 	.word	0x0000b03d

0000b1f0 <PDS_TaskHandler>:
{
    b1f0:	b510      	push	{r4, lr}
    if (pdsTaskFlags)
    b1f2:	4b0e      	ldr	r3, [pc, #56]	; (b22c <PDS_TaskHandler+0x3c>)
    b1f4:	781b      	ldrb	r3, [r3, #0]
    b1f6:	2b00      	cmp	r3, #0
    b1f8:	d003      	beq.n	b202 <PDS_TaskHandler+0x12>
            if ((1 << taskId) & (pdsTaskFlags))
    b1fa:	4b0c      	ldr	r3, [pc, #48]	; (b22c <PDS_TaskHandler+0x3c>)
    b1fc:	781b      	ldrb	r3, [r3, #0]
    b1fe:	07db      	lsls	r3, r3, #31
    b200:	d401      	bmi.n	b206 <PDS_TaskHandler+0x16>
}
    b202:	2000      	movs	r0, #0
    b204:	bd10      	pop	{r4, pc}
                ATOMIC_SECTION_ENTER
    b206:	4b0a      	ldr	r3, [pc, #40]	; (b230 <PDS_TaskHandler+0x40>)
    b208:	4798      	blx	r3
                pdsTaskFlags &= ~(1 << taskId);
    b20a:	4c08      	ldr	r4, [pc, #32]	; (b22c <PDS_TaskHandler+0x3c>)
    b20c:	7823      	ldrb	r3, [r4, #0]
    b20e:	2201      	movs	r2, #1
    b210:	4393      	bics	r3, r2
    b212:	7023      	strb	r3, [r4, #0]
                ATOMIC_SECTION_EXIT
    b214:	4b07      	ldr	r3, [pc, #28]	; (b234 <PDS_TaskHandler+0x44>)
    b216:	4798      	blx	r3
                pdsTaskHandlers[taskId]();
    b218:	4b07      	ldr	r3, [pc, #28]	; (b238 <PDS_TaskHandler+0x48>)
    b21a:	4798      	blx	r3
				if (pdsTaskFlags)
    b21c:	7823      	ldrb	r3, [r4, #0]
    b21e:	2b00      	cmp	r3, #0
    b220:	d0ef      	beq.n	b202 <PDS_TaskHandler+0x12>
                    SYSTEM_PostTask(PDS_TASK_ID);
    b222:	2008      	movs	r0, #8
    b224:	4b05      	ldr	r3, [pc, #20]	; (b23c <PDS_TaskHandler+0x4c>)
    b226:	4798      	blx	r3
    b228:	e7eb      	b.n	b202 <PDS_TaskHandler+0x12>
    b22a:	46c0      	nop			; (mov r8, r8)
    b22c:	20000f09 	.word	0x20000f09
    b230:	000052bd 	.word	0x000052bd
    b234:	000052c9 	.word	0x000052c9
    b238:	0000b069 	.word	0x0000b069
    b23c:	0000c191 	.word	0x0000c191

0000b240 <pdsUpdateRowMap>:
		in the row map.

\param[in] - return none
******************************************************************************/
static void pdsUpdateRowMap()
{
    b240:	b5f0      	push	{r4, r5, r6, r7, lr}
    b242:	4e12      	ldr	r6, [pc, #72]	; (b28c <pdsUpdateRowMap+0x4c>)
    b244:	0037      	movs	r7, r6
    b246:	371a      	adds	r7, #26
	uint16_t rowIdx = USHRT_MAX;
    for(uint16_t memId = 0, rowIdxLocal = 0 ; memId < PDS_MAX_FILE_IDX; memId++)
    {
		
        // make all the previous indexes of the max_counter_row_idx invalid by writing 0xFF
		if(USHRT_MAX != fileMap[memId].maxCounterRowIdx)
    b248:	4d11      	ldr	r5, [pc, #68]	; (b290 <pdsUpdateRowMap+0x50>)
		{
			rowIdx = rowMap[fileMap[memId].maxCounterRowIdx].previousIdx;
    b24a:	4b12      	ldr	r3, [pc, #72]	; (b294 <pdsUpdateRowMap+0x54>)
    b24c:	469c      	mov	ip, r3
			rowMap[fileMap[memId].maxCounterRowIdx].previousIdx = USHRT_MAX;
    b24e:	2101      	movs	r1, #1
    b250:	4249      	negs	r1, r1
			while(rowIdx != USHRT_MAX)
			{
				rowIdxLocal = rowMap[rowIdx].previousIdx;
    b252:	0018      	movs	r0, r3
    b254:	e002      	b.n	b25c <pdsUpdateRowMap+0x1c>
    b256:	3602      	adds	r6, #2
    for(uint16_t memId = 0, rowIdxLocal = 0 ; memId < PDS_MAX_FILE_IDX; memId++)
    b258:	42be      	cmp	r6, r7
    b25a:	d015      	beq.n	b288 <pdsUpdateRowMap+0x48>
		if(USHRT_MAX != fileMap[memId].maxCounterRowIdx)
    b25c:	8833      	ldrh	r3, [r6, #0]
    b25e:	42ab      	cmp	r3, r5
    b260:	d0f9      	beq.n	b256 <pdsUpdateRowMap+0x16>
			rowIdx = rowMap[fileMap[memId].maxCounterRowIdx].previousIdx;
    b262:	00db      	lsls	r3, r3, #3
    b264:	4463      	add	r3, ip
    b266:	001a      	movs	r2, r3
    b268:	88db      	ldrh	r3, [r3, #6]
			rowMap[fileMap[memId].maxCounterRowIdx].previousIdx = USHRT_MAX;
    b26a:	80d1      	strh	r1, [r2, #6]
			while(rowIdx != USHRT_MAX)
    b26c:	42ab      	cmp	r3, r5
    b26e:	d0f2      	beq.n	b256 <pdsUpdateRowMap+0x16>
				rowIdxLocal = rowMap[rowIdx].previousIdx;
    b270:	001a      	movs	r2, r3
    b272:	00db      	lsls	r3, r3, #3
    b274:	18c3      	adds	r3, r0, r3
    b276:	88db      	ldrh	r3, [r3, #6]
				rowMap[rowIdx].previousIdx = USHRT_MAX;
    b278:	00d2      	lsls	r2, r2, #3
    b27a:	1884      	adds	r4, r0, r2
    b27c:	80e1      	strh	r1, [r4, #6]
				rowMap[rowIdx].counter = UINT_MAX;
    b27e:	5011      	str	r1, [r2, r0]
				rowMap[rowIdx].memId = USHRT_MAX;
    b280:	80a1      	strh	r1, [r4, #4]
			while(rowIdx != USHRT_MAX)
    b282:	42ab      	cmp	r3, r5
    b284:	d1f4      	bne.n	b270 <pdsUpdateRowMap+0x30>
    b286:	e7e6      	b.n	b256 <pdsUpdateRowMap+0x16>
				rowIdx = rowIdxLocal;
			}
		}
    }
}
    b288:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b28a:	46c0      	nop			; (mov r8, r8)
    b28c:	20000f0c 	.word	0x20000f0c
    b290:	0000ffff 	.word	0x0000ffff
    b294:	20000f28 	.word	0x20000f28

0000b298 <pdsUpdateFileMap>:
\brief Updates the file map so that it points to the latest row index for a file id.

\param[out] - returns none
******************************************************************************/
static void pdsUpdateFileMap(UpdateFileMap_t *updateFileMap)
{
    b298:	b5f0      	push	{r4, r5, r6, r7, lr}
    b29a:	46c6      	mov	lr, r8
    b29c:	b500      	push	{lr}
    b29e:	b082      	sub	sp, #8
    b2a0:	4684      	mov	ip, r0
    uint16_t *presentRowIdx;
    uint16_t *previousRowIdx;
    uint16_t *lastRowIdx;
    uint16_t prevTemp;
    if(USHRT_MAX == fileMap[updateFileMap->memId].maxCounterRowIdx)
    b2a2:	8881      	ldrh	r1, [r0, #4]
    b2a4:	004a      	lsls	r2, r1, #1
    b2a6:	4b2c      	ldr	r3, [pc, #176]	; (b358 <pdsUpdateFileMap+0xc0>)
    b2a8:	5ad3      	ldrh	r3, [r2, r3]
    b2aa:	4a2c      	ldr	r2, [pc, #176]	; (b35c <pdsUpdateFileMap+0xc4>)
    b2ac:	4293      	cmp	r3, r2
    b2ae:	d02c      	beq.n	b30a <pdsUpdateFileMap+0x72>
    {   
		/* If there is no entry in filemap update current rowidx as maxcounteridx*/
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;

    }
    else if(rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].counter < rowMap[updateFileMap->rowIdx].counter)
    b2b0:	4a2b      	ldr	r2, [pc, #172]	; (b360 <pdsUpdateFileMap+0xc8>)
    b2b2:	00d8      	lsls	r0, r3, #3
    b2b4:	5880      	ldr	r0, [r0, r2]
    b2b6:	4664      	mov	r4, ip
    b2b8:	88e4      	ldrh	r4, [r4, #6]
    b2ba:	46a0      	mov	r8, r4
    b2bc:	00e4      	lsls	r4, r4, #3
    b2be:	58a6      	ldr	r6, [r4, r2]
    b2c0:	42b0      	cmp	r0, r6
    b2c2:	d327      	bcc.n	b314 <pdsUpdateFileMap+0x7c>
		// update the max counter rowIdx of the memId as previous_idx in the present row
        rowMap[updateFileMap->rowIdx].previousIdx = fileMap[updateFileMap->memId].maxCounterRowIdx;
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;

    }
	else if (rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].counter == rowMap[updateFileMap->rowIdx].counter)
    b2c4:	d02f      	beq.n	b326 <pdsUpdateFileMap+0x8e>

		return;
	}
    else
    {
        previousRowIdx = &rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].previousIdx;
    b2c6:	4a26      	ldr	r2, [pc, #152]	; (b360 <pdsUpdateFileMap+0xc8>)
    b2c8:	00dd      	lsls	r5, r3, #3
    b2ca:	3506      	adds	r5, #6
    b2cc:	1950      	adds	r0, r2, r5
    b2ce:	9001      	str	r0, [sp, #4]
    b2d0:	00db      	lsls	r3, r3, #3
    b2d2:	18d3      	adds	r3, r2, r3
    b2d4:	88da      	ldrh	r2, [r3, #6]
        presentRowIdx = &updateFileMap->rowIdx;
        lastRowIdx = &fileMap[updateFileMap->memId].maxCounterRowIdx;
		do
		{
			if (USHRT_MAX == *previousRowIdx)
    b2d6:	4b21      	ldr	r3, [pc, #132]	; (b35c <pdsUpdateFileMap+0xc4>)
    b2d8:	429a      	cmp	r2, r3
    b2da:	d028      	beq.n	b32e <pdsUpdateFileMap+0x96>
			{
				*previousRowIdx = *presentRowIdx;
				break;
			}
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    b2dc:	0013      	movs	r3, r2
    b2de:	00d0      	lsls	r0, r2, #3
    b2e0:	4c1f      	ldr	r4, [pc, #124]	; (b360 <pdsUpdateFileMap+0xc8>)
    b2e2:	5900      	ldr	r0, [r0, r4]
    b2e4:	4286      	cmp	r6, r0
    b2e6:	d226      	bcs.n	b336 <pdsUpdateFileMap+0x9e>
			{
				lastRowIdx = previousRowIdx;
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    b2e8:	4c1d      	ldr	r4, [pc, #116]	; (b360 <pdsUpdateFileMap+0xc8>)
			if (USHRT_MAX == *previousRowIdx)
    b2ea:	4f1c      	ldr	r7, [pc, #112]	; (b35c <pdsUpdateFileMap+0xc4>)
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    b2ec:	0020      	movs	r0, r4
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    b2ee:	00db      	lsls	r3, r3, #3
    b2f0:	1d99      	adds	r1, r3, #6
    b2f2:	1861      	adds	r1, r4, r1
    b2f4:	18e3      	adds	r3, r4, r3
    b2f6:	88da      	ldrh	r2, [r3, #6]
			if (USHRT_MAX == *previousRowIdx)
    b2f8:	42ba      	cmp	r2, r7
    b2fa:	d019      	beq.n	b330 <pdsUpdateFileMap+0x98>
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    b2fc:	0013      	movs	r3, r2
    b2fe:	00d5      	lsls	r5, r2, #3
    b300:	582d      	ldr	r5, [r5, r0]
    b302:	42ae      	cmp	r6, r5
    b304:	d21b      	bcs.n	b33e <pdsUpdateFileMap+0xa6>
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    b306:	9101      	str	r1, [sp, #4]
    b308:	e7f1      	b.n	b2ee <pdsUpdateFileMap+0x56>
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;
    b30a:	88c2      	ldrh	r2, [r0, #6]
    b30c:	0049      	lsls	r1, r1, #1
    b30e:	4b12      	ldr	r3, [pc, #72]	; (b358 <pdsUpdateFileMap+0xc0>)
    b310:	52ca      	strh	r2, [r1, r3]
    b312:	e008      	b.n	b326 <pdsUpdateFileMap+0x8e>
        rowMap[updateFileMap->rowIdx].previousIdx = fileMap[updateFileMap->memId].maxCounterRowIdx;
    b314:	4a12      	ldr	r2, [pc, #72]	; (b360 <pdsUpdateFileMap+0xc8>)
    b316:	1912      	adds	r2, r2, r4
    b318:	80d3      	strh	r3, [r2, #6]
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;
    b31a:	4663      	mov	r3, ip
    b31c:	88d9      	ldrh	r1, [r3, #6]
    b31e:	889b      	ldrh	r3, [r3, #4]
    b320:	005b      	lsls	r3, r3, #1
    b322:	4a0d      	ldr	r2, [pc, #52]	; (b358 <pdsUpdateFileMap+0xc0>)
    b324:	5299      	strh	r1, [r3, r2]
				break;
			}
		} while(true);

    }
}
    b326:	b002      	add	sp, #8
    b328:	bc04      	pop	{r2}
    b32a:	4690      	mov	r8, r2
    b32c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        previousRowIdx = &rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].previousIdx;
    b32e:	9901      	ldr	r1, [sp, #4]
				*previousRowIdx = *presentRowIdx;
    b330:	4643      	mov	r3, r8
    b332:	800b      	strh	r3, [r1, #0]
				break;
    b334:	e7f7      	b.n	b326 <pdsUpdateFileMap+0x8e>
        lastRowIdx = &fileMap[updateFileMap->memId].maxCounterRowIdx;
    b336:	0049      	lsls	r1, r1, #1
    b338:	4d07      	ldr	r5, [pc, #28]	; (b358 <pdsUpdateFileMap+0xc0>)
    b33a:	186b      	adds	r3, r5, r1
    b33c:	9301      	str	r3, [sp, #4]
				rowMap[*lastRowIdx].previousIdx = *presentRowIdx;
    b33e:	4908      	ldr	r1, [pc, #32]	; (b360 <pdsUpdateFileMap+0xc8>)
    b340:	9b01      	ldr	r3, [sp, #4]
    b342:	881b      	ldrh	r3, [r3, #0]
    b344:	00db      	lsls	r3, r3, #3
    b346:	18cb      	adds	r3, r1, r3
    b348:	4640      	mov	r0, r8
    b34a:	80d8      	strh	r0, [r3, #6]
				rowMap[*presentRowIdx].previousIdx = prevTemp;
    b34c:	4663      	mov	r3, ip
    b34e:	88db      	ldrh	r3, [r3, #6]
    b350:	00db      	lsls	r3, r3, #3
    b352:	18c9      	adds	r1, r1, r3
    b354:	80ca      	strh	r2, [r1, #6]
				break;
    b356:	e7e6      	b.n	b326 <pdsUpdateFileMap+0x8e>
    b358:	20000f0c 	.word	0x20000f0c
    b35c:	0000ffff 	.word	0x0000ffff
    b360:	20000f28 	.word	0x20000f28

0000b364 <pdsWlInit>:
{
    b364:	b5f0      	push	{r4, r5, r6, r7, lr}
    b366:	46c6      	mov	lr, r8
    b368:	b500      	push	{lr}
    b36a:	b0c4      	sub	sp, #272	; 0x110
	PdsStatus_t status = pdsNvmInit();
    b36c:	4b21      	ldr	r3, [pc, #132]	; (b3f4 <pdsWlInit+0x90>)
    b36e:	4798      	blx	r3
    b370:	9001      	str	r0, [sp, #4]
	if (PDS_OK != status)
    b372:	2800      	cmp	r0, #0
    b374:	d004      	beq.n	b380 <pdsWlInit+0x1c>
}
    b376:	9801      	ldr	r0, [sp, #4]
    b378:	b044      	add	sp, #272	; 0x110
    b37a:	bc04      	pop	{r2}
    b37c:	4690      	mov	r8, r2
    b37e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	memset(&rowMap, UCHAR_MAX, EEPROM_NUM_ROWS * sizeof(RowMap_t));
    b380:	2680      	movs	r6, #128	; 0x80
    b382:	0076      	lsls	r6, r6, #1
    b384:	4d1c      	ldr	r5, [pc, #112]	; (b3f8 <pdsWlInit+0x94>)
    b386:	0032      	movs	r2, r6
    b388:	21ff      	movs	r1, #255	; 0xff
    b38a:	0028      	movs	r0, r5
    b38c:	4c1b      	ldr	r4, [pc, #108]	; (b3fc <pdsWlInit+0x98>)
    b38e:	47a0      	blx	r4
    memset(&fileMap, UCHAR_MAX, PDS_MAX_FILE_IDX * sizeof(FileMap_t));
    b390:	221a      	movs	r2, #26
    b392:	21ff      	movs	r1, #255	; 0xff
    b394:	481a      	ldr	r0, [pc, #104]	; (b400 <pdsWlInit+0x9c>)
    b396:	47a0      	blx	r4
	memset(&buffer, 0, sizeof(PdsMem_t));
    b398:	0032      	movs	r2, r6
    b39a:	2100      	movs	r1, #0
    b39c:	a804      	add	r0, sp, #16
    b39e:	47a0      	blx	r4
    b3a0:	2400      	movs	r4, #0
		status = pdsNvmRead(rowIdx, &buffer, EEPROM_ROW_SIZE);
    b3a2:	4e18      	ldr	r6, [pc, #96]	; (b404 <pdsWlInit+0xa0>)
            pdsUpdateFileMap(&updateFileMap);
    b3a4:	4b18      	ldr	r3, [pc, #96]	; (b408 <pdsWlInit+0xa4>)
    b3a6:	4698      	mov	r8, r3
    b3a8:	e003      	b.n	b3b2 <pdsWlInit+0x4e>
    b3aa:	3401      	adds	r4, #1
    b3ac:	3508      	adds	r5, #8
    for(uint8_t rowIdx = 0; rowIdx< EEPROM_NUM_ROWS; rowIdx++)
    b3ae:	2c20      	cmp	r4, #32
    b3b0:	d01d      	beq.n	b3ee <pdsWlInit+0x8a>
		status = pdsNvmRead(rowIdx, &buffer, EEPROM_ROW_SIZE);
    b3b2:	b2a7      	uxth	r7, r4
    b3b4:	2280      	movs	r2, #128	; 0x80
    b3b6:	0052      	lsls	r2, r2, #1
    b3b8:	a904      	add	r1, sp, #16
    b3ba:	0038      	movs	r0, r7
    b3bc:	47b0      	blx	r6
		if (PDS_OK == status)
    b3be:	2800      	cmp	r0, #0
    b3c0:	d1f3      	bne.n	b3aa <pdsWlInit+0x46>
			rowMap[rowIdx].counter = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter;
    b3c2:	a904      	add	r1, sp, #16
    b3c4:	9b06      	ldr	r3, [sp, #24]
    b3c6:	0a1b      	lsrs	r3, r3, #8
    b3c8:	7b0a      	ldrb	r2, [r1, #12]
    b3ca:	0612      	lsls	r2, r2, #24
    b3cc:	431a      	orrs	r2, r3
    b3ce:	602a      	str	r2, [r5, #0]
            rowMap[rowIdx].memId = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId;
    b3d0:	79c8      	ldrb	r0, [r1, #7]
    b3d2:	7a0b      	ldrb	r3, [r1, #8]
    b3d4:	021b      	lsls	r3, r3, #8
    b3d6:	4303      	orrs	r3, r0
    b3d8:	80ab      	strh	r3, [r5, #4]
            rowMap[rowIdx].previousIdx = USHRT_MAX;
    b3da:	2101      	movs	r1, #1
    b3dc:	4249      	negs	r1, r1
    b3de:	80e9      	strh	r1, [r5, #6]
            updateFileMap.counter = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter;
    b3e0:	9202      	str	r2, [sp, #8]
            updateFileMap.memId = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId;
    b3e2:	aa02      	add	r2, sp, #8
    b3e4:	8093      	strh	r3, [r2, #4]
            updateFileMap.rowIdx = rowIdx;
    b3e6:	80d7      	strh	r7, [r2, #6]
            pdsUpdateFileMap(&updateFileMap);
    b3e8:	0010      	movs	r0, r2
    b3ea:	47c0      	blx	r8
    b3ec:	e7dd      	b.n	b3aa <pdsWlInit+0x46>
    pdsUpdateRowMap();
    b3ee:	4b07      	ldr	r3, [pc, #28]	; (b40c <pdsWlInit+0xa8>)
    b3f0:	4798      	blx	r3
	return PDS_OK;
    b3f2:	e7c0      	b.n	b376 <pdsWlInit+0x12>
    b3f4:	0000aed9 	.word	0x0000aed9
    b3f8:	20000f28 	.word	0x20000f28
    b3fc:	00016349 	.word	0x00016349
    b400:	20000f0c 	.word	0x20000f0c
    b404:	0000af19 	.word	0x0000af19
    b408:	0000b299 	.word	0x0000b299
    b40c:	0000b241 	.word	0x0000b241

0000b410 <pdsWlWrite>:
{
    b410:	b5f0      	push	{r4, r5, r6, r7, lr}
    b412:	46ce      	mov	lr, r9
    b414:	4647      	mov	r7, r8
    b416:	b580      	push	{r7, lr}
    b418:	b083      	sub	sp, #12
    b41a:	0005      	movs	r5, r0
    b41c:	000f      	movs	r7, r1
    b41e:	4690      	mov	r8, r2
    b420:	4e32      	ldr	r6, [pc, #200]	; (b4ec <pdsWlWrite+0xdc>)
    b422:	0033      	movs	r3, r6
******************************************************************************/
static uint16_t pdsReturnFreeRowIdx(void)
{
    uint8_t rowIdx;
    bool found = 0;
    for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    b424:	2400      	movs	r4, #0
    {
        if( (UINT_MAX == rowMap[rowIdx].counter) &&
    b426:	4832      	ldr	r0, [pc, #200]	; (b4f0 <pdsWlWrite+0xe0>)
    b428:	e004      	b.n	b434 <pdsWlWrite+0x24>
    for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    b42a:	3401      	adds	r4, #1
    b42c:	b2e4      	uxtb	r4, r4
    b42e:	3308      	adds	r3, #8
    b430:	2c20      	cmp	r4, #32
    b432:	d055      	beq.n	b4e0 <pdsWlWrite+0xd0>
        if( (UINT_MAX == rowMap[rowIdx].counter) &&
    b434:	6819      	ldr	r1, [r3, #0]
    b436:	3101      	adds	r1, #1
    b438:	d1f7      	bne.n	b42a <pdsWlWrite+0x1a>
    b43a:	88d9      	ldrh	r1, [r3, #6]
    b43c:	4281      	cmp	r1, r0
    b43e:	d1f4      	bne.n	b42a <pdsWlWrite+0x1a>
            (USHRT_MAX == rowMap[rowIdx].previousIdx) &&
    b440:	889a      	ldrh	r2, [r3, #4]
    b442:	4282      	cmp	r2, r0
    b444:	d1f1      	bne.n	b42a <pdsWlWrite+0x1a>
            {
                break;
            }
        }
    }
	return rowIdx;
    b446:	b2a3      	uxth	r3, r4
    b448:	4699      	mov	r9, r3
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter++;
    b44a:	7a7e      	ldrb	r6, [r7, #9]
    b44c:	7abb      	ldrb	r3, [r7, #10]
    b44e:	021b      	lsls	r3, r3, #8
    b450:	4333      	orrs	r3, r6
    b452:	7afe      	ldrb	r6, [r7, #11]
    b454:	0436      	lsls	r6, r6, #16
    b456:	4333      	orrs	r3, r6
    b458:	7b3e      	ldrb	r6, [r7, #12]
    b45a:	0636      	lsls	r6, r6, #24
    b45c:	431e      	orrs	r6, r3
    b45e:	3601      	adds	r6, #1
    b460:	727e      	strb	r6, [r7, #9]
    b462:	0a32      	lsrs	r2, r6, #8
    b464:	72ba      	strb	r2, [r7, #10]
    b466:	0c32      	lsrs	r2, r6, #16
    b468:	72fa      	strb	r2, [r7, #11]
    b46a:	0e32      	lsrs	r2, r6, #24
    b46c:	733a      	strb	r2, [r7, #12]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId = pdsFileItemIdx;
    b46e:	b2ad      	uxth	r5, r5
    b470:	71fd      	strb	r5, [r7, #7]
    b472:	2200      	movs	r2, #0
    b474:	723a      	strb	r2, [r7, #8]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.magicNo = PDS_MAGIC;
    b476:	23a5      	movs	r3, #165	; 0xa5
    b478:	713b      	strb	r3, [r7, #4]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.version = PDS_WL_VERSION;
    b47a:	3ba4      	subs	r3, #164	; 0xa4
    b47c:	717b      	strb	r3, [r7, #5]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.size = size;
    b47e:	4643      	mov	r3, r8
    b480:	71bb      	strb	r3, [r7, #6]
	size += sizeof(PdsWlHeader_t);
    b482:	4642      	mov	r2, r8
    b484:	3209      	adds	r2, #9
	status = pdsNvmWrite(rowIdx, buffer, size);
    b486:	b292      	uxth	r2, r2
    b488:	0039      	movs	r1, r7
    b48a:	4648      	mov	r0, r9
    b48c:	4b19      	ldr	r3, [pc, #100]	; (b4f4 <pdsWlWrite+0xe4>)
    b48e:	4798      	blx	r3
    b490:	1e07      	subs	r7, r0, #0
	if (PDS_OK == status)
    b492:	d014      	beq.n	b4be <pdsWlWrite+0xae>
}
    b494:	0038      	movs	r0, r7
    b496:	b003      	add	sp, #12
    b498:	bc0c      	pop	{r2, r3}
    b49a:	4690      	mov	r8, r2
    b49c:	4699      	mov	r9, r3
    b49e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    b4a0:	3401      	adds	r4, #1
    b4a2:	b2e4      	uxtb	r4, r4
    b4a4:	3608      	adds	r6, #8
    b4a6:	2c20      	cmp	r4, #32
    b4a8:	d0cd      	beq.n	b446 <pdsWlWrite+0x36>
            if( (UINT_MAX == rowMap[rowIdx].counter) &&
    b4aa:	6832      	ldr	r2, [r6, #0]
    b4ac:	3201      	adds	r2, #1
    b4ae:	d1f7      	bne.n	b4a0 <pdsWlWrite+0x90>
    b4b0:	88f2      	ldrh	r2, [r6, #6]
    b4b2:	428a      	cmp	r2, r1
    b4b4:	d1f4      	bne.n	b4a0 <pdsWlWrite+0x90>
                (USHRT_MAX == rowMap[rowIdx].previousIdx) &&
    b4b6:	88b3      	ldrh	r3, [r6, #4]
    b4b8:	428b      	cmp	r3, r1
    b4ba:	d1f1      	bne.n	b4a0 <pdsWlWrite+0x90>
    b4bc:	e7c3      	b.n	b446 <pdsWlWrite+0x36>
		rowMap[rowIdx].counter = counter;
    b4be:	4b0b      	ldr	r3, [pc, #44]	; (b4ec <pdsWlWrite+0xdc>)
    b4c0:	00e4      	lsls	r4, r4, #3
    b4c2:	50e6      	str	r6, [r4, r3]
		rowMap[rowIdx].memId = pdsFileItemIdx;
    b4c4:	191c      	adds	r4, r3, r4
    b4c6:	80a5      	strh	r5, [r4, #4]
		rowMap[rowIdx].previousIdx = USHRT_MAX;
    b4c8:	2301      	movs	r3, #1
    b4ca:	425b      	negs	r3, r3
    b4cc:	80e3      	strh	r3, [r4, #6]
		updateFileMap.counter = rowMap[rowIdx].counter;
    b4ce:	9600      	str	r6, [sp, #0]
		updateFileMap.memId = rowMap[rowIdx].memId;
    b4d0:	466b      	mov	r3, sp
    b4d2:	809d      	strh	r5, [r3, #4]
		updateFileMap.rowIdx = rowIdx;
    b4d4:	464a      	mov	r2, r9
    b4d6:	80da      	strh	r2, [r3, #6]
		pdsUpdateFileMap(&updateFileMap);
    b4d8:	4668      	mov	r0, sp
    b4da:	4b07      	ldr	r3, [pc, #28]	; (b4f8 <pdsWlWrite+0xe8>)
    b4dc:	4798      	blx	r3
	return status;
    b4de:	e7d9      	b.n	b494 <pdsWlWrite+0x84>
        pdsUpdateRowMap();
    b4e0:	4b06      	ldr	r3, [pc, #24]	; (b4fc <pdsWlWrite+0xec>)
    b4e2:	4798      	blx	r3
        for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    b4e4:	2400      	movs	r4, #0
            if( (UINT_MAX == rowMap[rowIdx].counter) &&
    b4e6:	4902      	ldr	r1, [pc, #8]	; (b4f0 <pdsWlWrite+0xe0>)
    b4e8:	e7df      	b.n	b4aa <pdsWlWrite+0x9a>
    b4ea:	46c0      	nop			; (mov r8, r8)
    b4ec:	20000f28 	.word	0x20000f28
    b4f0:	0000ffff 	.word	0x0000ffff
    b4f4:	0000afb1 	.word	0x0000afb1
    b4f8:	0000b299 	.word	0x0000b299
    b4fc:	0000b241 	.word	0x0000b241

0000b500 <pdsWlRead>:
{
    b500:	b510      	push	{r4, lr}
	uint16_t rowIdx = fileMap[pdsFileItemIdx].maxCounterRowIdx;
    b502:	0040      	lsls	r0, r0, #1
    b504:	4b06      	ldr	r3, [pc, #24]	; (b520 <pdsWlRead+0x20>)
    b506:	5ac3      	ldrh	r3, [r0, r3]
	if (USHRT_MAX == rowIdx)
    b508:	4c06      	ldr	r4, [pc, #24]	; (b524 <pdsWlRead+0x24>)
		return PDS_NOT_FOUND;
    b50a:	2003      	movs	r0, #3
	if (USHRT_MAX == rowIdx)
    b50c:	42a3      	cmp	r3, r4
    b50e:	d100      	bne.n	b512 <pdsWlRead+0x12>
}
    b510:	bd10      	pop	{r4, pc}
	size += sizeof(PdsWlHeader_t);
    b512:	3209      	adds	r2, #9
	status = pdsNvmRead(rowIdx, buffer, size);
    b514:	b292      	uxth	r2, r2
    b516:	0018      	movs	r0, r3
    b518:	4b03      	ldr	r3, [pc, #12]	; (b528 <pdsWlRead+0x28>)
    b51a:	4798      	blx	r3
	return status;
    b51c:	e7f8      	b.n	b510 <pdsWlRead+0x10>
    b51e:	46c0      	nop			; (mov r8, r8)
    b520:	20000f0c 	.word	0x20000f0c
    b524:	0000ffff 	.word	0x0000ffff
    b528:	0000af19 	.word	0x0000af19

0000b52c <resource_init>:
}
/*********************************************************************//**
 \brief      Function to initialize different resources
*************************************************************************/
void resource_init(void)
{
    b52c:	b510      	push	{r4, lr}
    temp_sensor_init();
    b52e:	4b01      	ldr	r3, [pc, #4]	; (b534 <resource_init+0x8>)
    b530:	4798      	blx	r3
    //LED_init();
}
    b532:	bd10      	pop	{r4, pc}
    b534:	0000b57d 	.word	0x0000b57d

0000b538 <convert_dec_to_frac>:
*               This function converts the decimal value into fractional
*               and return the fractional value for temperature calculation
* \param[out]   Fraction value of Decimal
*/
static float convert_dec_to_frac(uint8_t val)
{
    b538:	b510      	push	{r4, lr}
	if (val < 10)
    b53a:	2809      	cmp	r0, #9
    b53c:	d907      	bls.n	b54e <convert_dec_to_frac+0x16>
	{
		return ((float)val/10.0);
	}
	
	else if (val <100)
    b53e:	2863      	cmp	r0, #99	; 0x63
    b540:	d90b      	bls.n	b55a <convert_dec_to_frac+0x22>
		return ((float)val/100.0);
	}
	
	else
	{
		return ((float)val/1000.0);
    b542:	4b09      	ldr	r3, [pc, #36]	; (b568 <convert_dec_to_frac+0x30>)
    b544:	4798      	blx	r3
    b546:	4909      	ldr	r1, [pc, #36]	; (b56c <convert_dec_to_frac+0x34>)
    b548:	4b09      	ldr	r3, [pc, #36]	; (b570 <convert_dec_to_frac+0x38>)
    b54a:	4798      	blx	r3
    b54c:	e004      	b.n	b558 <convert_dec_to_frac+0x20>
		return ((float)val/10.0);
    b54e:	4b06      	ldr	r3, [pc, #24]	; (b568 <convert_dec_to_frac+0x30>)
    b550:	4798      	blx	r3
    b552:	4908      	ldr	r1, [pc, #32]	; (b574 <convert_dec_to_frac+0x3c>)
    b554:	4b06      	ldr	r3, [pc, #24]	; (b570 <convert_dec_to_frac+0x38>)
    b556:	4798      	blx	r3
	}
}
    b558:	bd10      	pop	{r4, pc}
		return ((float)val/100.0);
    b55a:	4b03      	ldr	r3, [pc, #12]	; (b568 <convert_dec_to_frac+0x30>)
    b55c:	4798      	blx	r3
    b55e:	4906      	ldr	r1, [pc, #24]	; (b578 <convert_dec_to_frac+0x40>)
    b560:	4b03      	ldr	r3, [pc, #12]	; (b570 <convert_dec_to_frac+0x38>)
    b562:	4798      	blx	r3
    b564:	e7f8      	b.n	b558 <convert_dec_to_frac+0x20>
    b566:	46c0      	nop			; (mov r8, r8)
    b568:	00013ded 	.word	0x00013ded
    b56c:	447a0000 	.word	0x447a0000
    b570:	000133b5 	.word	0x000133b5
    b574:	41200000 	.word	0x41200000
    b578:	42c80000 	.word	0x42c80000

0000b57c <temp_sensor_init>:
{
    b57c:	b5f0      	push	{r4, r5, r6, r7, lr}
    b57e:	b08d      	sub	sp, #52	; 0x34
	adc_get_config_defaults(&conf_adc);
    b580:	ac01      	add	r4, sp, #4
    b582:	0020      	movs	r0, r4
    b584:	4b1b      	ldr	r3, [pc, #108]	; (b5f4 <temp_sensor_init+0x78>)
    b586:	4798      	blx	r3
	conf_adc.clock_source = GCLK_GENERATOR_2;
    b588:	2602      	movs	r6, #2
    b58a:	7026      	strb	r6, [r4, #0]
	conf_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV2;
    b58c:	2300      	movs	r3, #0
    b58e:	70a3      	strb	r3, [r4, #2]
	conf_adc.reference = ADC_REFCTRL_REFSEL_INTREF;
    b590:	7063      	strb	r3, [r4, #1]
	conf_adc.positive_input = ADC_POSITIVE_INPUT_TEMP;
    b592:	3318      	adds	r3, #24
    b594:	7123      	strb	r3, [r4, #4]
	conf_adc.negative_input = ADC_NEGATIVE_INPUT_GND;
    b596:	23c0      	movs	r3, #192	; 0xc0
    b598:	015b      	lsls	r3, r3, #5
    b59a:	80e3      	strh	r3, [r4, #6]
	conf_adc.sample_length = ADC_TEMP_SAMPLE_LENGTH;
    b59c:	233f      	movs	r3, #63	; 0x3f
    b59e:	7563      	strb	r3, [r4, #21]
	adc_init(&adc_instance, ADC, &conf_adc);
    b5a0:	4f15      	ldr	r7, [pc, #84]	; (b5f8 <temp_sensor_init+0x7c>)
    b5a2:	4d16      	ldr	r5, [pc, #88]	; (b5fc <temp_sensor_init+0x80>)
    b5a4:	0022      	movs	r2, r4
    b5a6:	0039      	movs	r1, r7
    b5a8:	0028      	movs	r0, r5
    b5aa:	4b15      	ldr	r3, [pc, #84]	; (b600 <temp_sensor_init+0x84>)
    b5ac:	4798      	blx	r3
	ADC->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(2) | ADC_AVGCTRL_SAMPLENUM_4;
    b5ae:	2322      	movs	r3, #34	; 0x22
    b5b0:	733b      	strb	r3, [r7, #12]
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
    b5b2:	4b14      	ldr	r3, [pc, #80]	; (b604 <temp_sensor_init+0x88>)
    b5b4:	69da      	ldr	r2, [r3, #28]
    b5b6:	4332      	orrs	r2, r6
    b5b8:	61da      	str	r2, [r3, #28]
			SUPC->VREF.reg &= ~SUPC_VREF_VREFOE;
    b5ba:	69da      	ldr	r2, [r3, #28]
    b5bc:	2104      	movs	r1, #4
    b5be:	438a      	bics	r2, r1
    b5c0:	61da      	str	r2, [r3, #28]
	Adc *const adc_module = module_inst->hw;
    b5c2:	682a      	ldr	r2, [r5, #0]
    b5c4:	8c13      	ldrh	r3, [r2, #32]
    b5c6:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    b5c8:	2b00      	cmp	r3, #0
    b5ca:	d1fb      	bne.n	b5c4 <temp_sensor_init+0x48>
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    b5cc:	2180      	movs	r1, #128	; 0x80
    b5ce:	03c9      	lsls	r1, r1, #15
    b5d0:	4b0d      	ldr	r3, [pc, #52]	; (b608 <temp_sensor_init+0x8c>)
    b5d2:	6019      	str	r1, [r3, #0]
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    b5d4:	2307      	movs	r3, #7
    b5d6:	7113      	strb	r3, [r2, #4]
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    b5d8:	7193      	strb	r3, [r2, #6]
	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    b5da:	7813      	ldrb	r3, [r2, #0]
    b5dc:	2102      	movs	r1, #2
    b5de:	430b      	orrs	r3, r1
    b5e0:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
    b5e2:	4b06      	ldr	r3, [pc, #24]	; (b5fc <temp_sensor_init+0x80>)
    b5e4:	681a      	ldr	r2, [r3, #0]
	if (adc_module->SYNCBUSY.reg) {
    b5e6:	8c13      	ldrh	r3, [r2, #32]
    b5e8:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    b5ea:	2b00      	cmp	r3, #0
    b5ec:	d1fb      	bne.n	b5e6 <temp_sensor_init+0x6a>
}
    b5ee:	b00d      	add	sp, #52	; 0x34
    b5f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b5f2:	46c0      	nop			; (mov r8, r8)
    b5f4:	00001bd1 	.word	0x00001bd1
    b5f8:	43000c00 	.word	0x43000c00
    b5fc:	20001710 	.word	0x20001710
    b600:	00001c15 	.word	0x00001c15
    b604:	40001400 	.word	0x40001400
    b608:	e000e100 	.word	0xe000e100

0000b60c <get_temp_sensor_data>:
	
	return fine_temp;
}

void get_temp_sensor_data(uint8_t *data)
{
    b60c:	b5f0      	push	{r4, r5, r6, r7, lr}
    b60e:	46de      	mov	lr, fp
    b610:	4657      	mov	r7, sl
    b612:	464e      	mov	r6, r9
    b614:	4645      	mov	r5, r8
    b616:	b5e0      	push	{r5, r6, r7, lr}
    b618:	b08f      	sub	sp, #60	; 0x3c
    b61a:	9008      	str	r0, [sp, #32]
	val1 = *temp_log_row_ptr;
    b61c:	4b7a      	ldr	r3, [pc, #488]	; (b808 <get_temp_sensor_data+0x1fc>)
    b61e:	681b      	ldr	r3, [r3, #0]
    b620:	930b      	str	r3, [sp, #44]	; 0x2c
	val2 = *temp_log_row_ptr;
    b622:	4b7a      	ldr	r3, [pc, #488]	; (b80c <get_temp_sensor_data+0x200>)
    b624:	681b      	ldr	r3, [r3, #0]
    b626:	930c      	str	r3, [sp, #48]	; 0x30
	room_temp_val_int = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_INT_Msk) >> FUSES_ROOM_TEMP_VAL_INT_Pos);
    b628:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
	room_temp_val_dec = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_DEC_Msk) >> FUSES_ROOM_TEMP_VAL_DEC_Pos);
    b62a:	980b      	ldr	r0, [sp, #44]	; 0x2c
	hot_temp_val_int = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_INT_Msk) >> FUSES_HOT_TEMP_VAL_INT_Pos);
    b62c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b62e:	4698      	mov	r8, r3
	hot_temp_val_dec = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_DEC_Msk) >> FUSES_HOT_TEMP_VAL_DEC_Pos);
    b630:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b632:	4699      	mov	r9, r3
	room_int1v_val = (int8_t)((val1 & FUSES_ROOM_INT1V_VAL_Msk) >> FUSES_ROOM_INT1V_VAL_Pos);
    b634:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
	hot_int1v_val = (int8_t)((val2 & FUSES_HOT_INT1V_VAL_Msk) >> FUSES_HOT_INT1V_VAL_Pos);
    b636:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    b638:	9303      	str	r3, [sp, #12]
	ADCR = (uint16_t)((val2 & FUSES_ROOM_ADC_VAL_Msk) >> FUSES_ROOM_ADC_VAL_Pos);
    b63a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    b63c:	9204      	str	r2, [sp, #16]
	ADCH = (uint16_t)((val2 & FUSES_HOT_ADC_VAL_Msk) >> FUSES_HOT_ADC_VAL_Pos);
    b63e:	990c      	ldr	r1, [sp, #48]	; 0x30
    b640:	9105      	str	r1, [sp, #20]
	room_temp_val_dec = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_DEC_Msk) >> FUSES_ROOM_TEMP_VAL_DEC_Pos);
    b642:	0a00      	lsrs	r0, r0, #8
    b644:	260f      	movs	r6, #15
	tempR = room_temp_val_int + convert_dec_to_frac(room_temp_val_dec);
    b646:	4030      	ands	r0, r6
    b648:	4d71      	ldr	r5, [pc, #452]	; (b810 <get_temp_sensor_data+0x204>)
    b64a:	46ab      	mov	fp, r5
    b64c:	47a8      	blx	r5
    b64e:	9001      	str	r0, [sp, #4]
    b650:	25ff      	movs	r5, #255	; 0xff
    b652:	402c      	ands	r4, r5
    b654:	0020      	movs	r0, r4
    b656:	4c6f      	ldr	r4, [pc, #444]	; (b814 <get_temp_sensor_data+0x208>)
    b658:	47a0      	blx	r4
    b65a:	4a6f      	ldr	r2, [pc, #444]	; (b818 <get_temp_sensor_data+0x20c>)
    b65c:	4692      	mov	sl, r2
    b65e:	9901      	ldr	r1, [sp, #4]
    b660:	4790      	blx	r2
    b662:	9001      	str	r0, [sp, #4]
    b664:	4b6d      	ldr	r3, [pc, #436]	; (b81c <get_temp_sensor_data+0x210>)
    b666:	6018      	str	r0, [r3, #0]
	hot_temp_val_dec = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_DEC_Msk) >> FUSES_HOT_TEMP_VAL_DEC_Pos);
    b668:	4648      	mov	r0, r9
    b66a:	0d00      	lsrs	r0, r0, #20
	tempH = hot_temp_val_int + convert_dec_to_frac(hot_temp_val_dec);
    b66c:	4030      	ands	r0, r6
    b66e:	47d8      	blx	fp
    b670:	1c06      	adds	r6, r0, #0
	hot_temp_val_int = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_INT_Msk) >> FUSES_HOT_TEMP_VAL_INT_Pos);
    b672:	4640      	mov	r0, r8
    b674:	0b00      	lsrs	r0, r0, #12
	tempH = hot_temp_val_int + convert_dec_to_frac(hot_temp_val_dec);
    b676:	4028      	ands	r0, r5
    b678:	47a0      	blx	r4
    b67a:	1c31      	adds	r1, r6, #0
    b67c:	47d0      	blx	sl
    b67e:	9006      	str	r0, [sp, #24]
    b680:	4b67      	ldr	r3, [pc, #412]	; (b820 <get_temp_sensor_data+0x214>)
    b682:	6018      	str	r0, [r3, #0]
	INT1VR = 1 - ((float)room_int1v_val/INT1V_DIVIDER_1000);
    b684:	1638      	asrs	r0, r7, #24
    b686:	47a0      	blx	r4
    b688:	4d66      	ldr	r5, [pc, #408]	; (b824 <get_temp_sensor_data+0x218>)
    b68a:	46a9      	mov	r9, r5
    b68c:	47a8      	blx	r5
    b68e:	4d66      	ldr	r5, [pc, #408]	; (b828 <get_temp_sensor_data+0x21c>)
    b690:	2200      	movs	r2, #0
    b692:	4b66      	ldr	r3, [pc, #408]	; (b82c <get_temp_sensor_data+0x220>)
    b694:	47a8      	blx	r5
    b696:	0002      	movs	r2, r0
    b698:	000b      	movs	r3, r1
    b69a:	4f65      	ldr	r7, [pc, #404]	; (b830 <get_temp_sensor_data+0x224>)
    b69c:	2000      	movs	r0, #0
    b69e:	4965      	ldr	r1, [pc, #404]	; (b834 <get_temp_sensor_data+0x228>)
    b6a0:	47b8      	blx	r7
    b6a2:	4e65      	ldr	r6, [pc, #404]	; (b838 <get_temp_sensor_data+0x22c>)
    b6a4:	47b0      	blx	r6
    b6a6:	4b65      	ldr	r3, [pc, #404]	; (b83c <get_temp_sensor_data+0x230>)
    b6a8:	9002      	str	r0, [sp, #8]
    b6aa:	6018      	str	r0, [r3, #0]
	INT1VH = 1 - ((float)hot_int1v_val/INT1V_DIVIDER_1000);
    b6ac:	466b      	mov	r3, sp
    b6ae:	200c      	movs	r0, #12
    b6b0:	5618      	ldrsb	r0, [r3, r0]
    b6b2:	47a0      	blx	r4
    b6b4:	47c8      	blx	r9
    b6b6:	2200      	movs	r2, #0
    b6b8:	4b5c      	ldr	r3, [pc, #368]	; (b82c <get_temp_sensor_data+0x220>)
    b6ba:	47a8      	blx	r5
    b6bc:	0002      	movs	r2, r0
    b6be:	000b      	movs	r3, r1
    b6c0:	2000      	movs	r0, #0
    b6c2:	495c      	ldr	r1, [pc, #368]	; (b834 <get_temp_sensor_data+0x228>)
    b6c4:	47b8      	blx	r7
    b6c6:	47b0      	blx	r6
    b6c8:	1c05      	adds	r5, r0, #0
    b6ca:	9007      	str	r0, [sp, #28]
    b6cc:	4b5c      	ldr	r3, [pc, #368]	; (b840 <get_temp_sensor_data+0x234>)
    b6ce:	6018      	str	r0, [r3, #0]
	ADCR = (uint16_t)((val2 & FUSES_ROOM_ADC_VAL_Msk) >> FUSES_ROOM_ADC_VAL_Pos);
    b6d0:	9b04      	ldr	r3, [sp, #16]
    b6d2:	0318      	lsls	r0, r3, #12
	VADCR = ((float)ADCR * INT1VR)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    b6d4:	0d00      	lsrs	r0, r0, #20
    b6d6:	4e5b      	ldr	r6, [pc, #364]	; (b844 <get_temp_sensor_data+0x238>)
    b6d8:	47b0      	blx	r6
    b6da:	4c5b      	ldr	r4, [pc, #364]	; (b848 <get_temp_sensor_data+0x23c>)
    b6dc:	9902      	ldr	r1, [sp, #8]
    b6de:	47a0      	blx	r4
    b6e0:	4f5a      	ldr	r7, [pc, #360]	; (b84c <get_temp_sensor_data+0x240>)
    b6e2:	495b      	ldr	r1, [pc, #364]	; (b850 <get_temp_sensor_data+0x244>)
    b6e4:	47b8      	blx	r7
    b6e6:	9003      	str	r0, [sp, #12]
    b6e8:	4b5a      	ldr	r3, [pc, #360]	; (b854 <get_temp_sensor_data+0x248>)
    b6ea:	6018      	str	r0, [r3, #0]
	VADCH = ((float)ADCH * INT1VH)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    b6ec:	9905      	ldr	r1, [sp, #20]
    b6ee:	0d08      	lsrs	r0, r1, #20
    b6f0:	47b0      	blx	r6
    b6f2:	1c29      	adds	r1, r5, #0
    b6f4:	47a0      	blx	r4
    b6f6:	4956      	ldr	r1, [pc, #344]	; (b850 <get_temp_sensor_data+0x244>)
    b6f8:	47b8      	blx	r7
    b6fa:	1c07      	adds	r7, r0, #0
    b6fc:	4b56      	ldr	r3, [pc, #344]	; (b858 <get_temp_sensor_data+0x24c>)
    b6fe:	6018      	str	r0, [r3, #0]
	Adc *const adc_module = module_inst->hw;
    b700:	4b56      	ldr	r3, [pc, #344]	; (b85c <get_temp_sensor_data+0x250>)
    b702:	6818      	ldr	r0, [r3, #0]
    b704:	8c03      	ldrh	r3, [r0, #32]
    b706:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    b708:	2b00      	cmp	r3, #0
    b70a:	d1fb      	bne.n	b704 <get_temp_sensor_data+0xf8>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    b70c:	7e03      	ldrb	r3, [r0, #24]
    b70e:	2202      	movs	r2, #2
    b710:	4313      	orrs	r3, r2
    b712:	7603      	strb	r3, [r0, #24]
    b714:	8c03      	ldrh	r3, [r0, #32]
    b716:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    b718:	2b00      	cmp	r3, #0
    b71a:	d1fb      	bne.n	b714 <get_temp_sensor_data+0x108>
	if (int_flags & ADC_INTFLAG_RESRDY) {
    b71c:	2101      	movs	r1, #1
	if (int_flags & ADC_INTFLAG_WINMON) {
    b71e:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
    b720:	2402      	movs	r4, #2
    b722:	e001      	b.n	b728 <get_temp_sensor_data+0x11c>
	while((adc_get_status(&adc_instance) & ADC_STATUS_RESULT_READY) != 1);
    b724:	4211      	tst	r1, r2
    b726:	d10a      	bne.n	b73e <get_temp_sensor_data+0x132>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    b728:	7983      	ldrb	r3, [r0, #6]
    b72a:	b2db      	uxtb	r3, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
    b72c:	000a      	movs	r2, r1
    b72e:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_WINMON) {
    b730:	421e      	tst	r6, r3
    b732:	d000      	beq.n	b736 <get_temp_sensor_data+0x12a>
		status_flags |= ADC_STATUS_WINDOW;
    b734:	4322      	orrs	r2, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    b736:	421c      	tst	r4, r3
    b738:	d0f4      	beq.n	b724 <get_temp_sensor_data+0x118>
		status_flags |= ADC_STATUS_OVERRUN;
    b73a:	4332      	orrs	r2, r6
    b73c:	e7f2      	b.n	b724 <get_temp_sensor_data+0x118>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    b73e:	7982      	ldrb	r2, [r0, #6]
    b740:	b2d2      	uxtb	r2, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
    b742:	2301      	movs	r3, #1
    b744:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_WINMON) {
    b746:	0751      	lsls	r1, r2, #29
    b748:	d501      	bpl.n	b74e <get_temp_sensor_data+0x142>
		status_flags |= ADC_STATUS_WINDOW;
    b74a:	2102      	movs	r1, #2
    b74c:	430b      	orrs	r3, r1
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    b74e:	0792      	lsls	r2, r2, #30
    b750:	d501      	bpl.n	b756 <get_temp_sensor_data+0x14a>
		status_flags |= ADC_STATUS_OVERRUN;
    b752:	2204      	movs	r2, #4
    b754:	4313      	orrs	r3, r2
	uint16_t adc_result = 0;
    b756:	2200      	movs	r2, #0
	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    b758:	07db      	lsls	r3, r3, #31
    b75a:	d441      	bmi.n	b7e0 <get_temp_sensor_data+0x1d4>
	VADC = ((float)raw_code * INT1V_VALUE_FLOAT)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    b75c:	0010      	movs	r0, r2
    b75e:	4b39      	ldr	r3, [pc, #228]	; (b844 <get_temp_sensor_data+0x238>)
    b760:	4798      	blx	r3
    b762:	9004      	str	r0, [sp, #16]
	coarse_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADC - VADCR));
    b764:	4e3e      	ldr	r6, [pc, #248]	; (b860 <get_temp_sensor_data+0x254>)
    b766:	9901      	ldr	r1, [sp, #4]
    b768:	9806      	ldr	r0, [sp, #24]
    b76a:	47b0      	blx	r6
    b76c:	9005      	str	r0, [sp, #20]
    b76e:	9d03      	ldr	r5, [sp, #12]
    b770:	1c29      	adds	r1, r5, #0
    b772:	1c38      	adds	r0, r7, #0
    b774:	47b0      	blx	r6
    b776:	1c01      	adds	r1, r0, #0
    b778:	4c34      	ldr	r4, [pc, #208]	; (b84c <get_temp_sensor_data+0x240>)
    b77a:	9805      	ldr	r0, [sp, #20]
    b77c:	47a0      	blx	r4
    b77e:	9006      	str	r0, [sp, #24]
	VADC = ((float)raw_code * INT1V_VALUE_FLOAT)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    b780:	4933      	ldr	r1, [pc, #204]	; (b850 <get_temp_sensor_data+0x244>)
    b782:	9804      	ldr	r0, [sp, #16]
    b784:	47a0      	blx	r4
	coarse_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADC - VADCR));
    b786:	9503      	str	r5, [sp, #12]
    b788:	1c29      	adds	r1, r5, #0
    b78a:	47b0      	blx	r6
    b78c:	4f2e      	ldr	r7, [pc, #184]	; (b848 <get_temp_sensor_data+0x23c>)
    b78e:	9906      	ldr	r1, [sp, #24]
    b790:	47b8      	blx	r7
    b792:	4d21      	ldr	r5, [pc, #132]	; (b818 <get_temp_sensor_data+0x20c>)
    b794:	9901      	ldr	r1, [sp, #4]
    b796:	47a8      	blx	r5
	INT1VM = INT1VR + (((INT1VH - INT1VR) * (coarse_temp - tempR))/(tempH - tempR));
    b798:	9901      	ldr	r1, [sp, #4]
    b79a:	47b0      	blx	r6
    b79c:	9009      	str	r0, [sp, #36]	; 0x24
    b79e:	9902      	ldr	r1, [sp, #8]
    b7a0:	9807      	ldr	r0, [sp, #28]
    b7a2:	47b0      	blx	r6
    b7a4:	1c01      	adds	r1, r0, #0
    b7a6:	9809      	ldr	r0, [sp, #36]	; 0x24
    b7a8:	47b8      	blx	r7
    b7aa:	9905      	ldr	r1, [sp, #20]
    b7ac:	47a0      	blx	r4
    b7ae:	9902      	ldr	r1, [sp, #8]
    b7b0:	47a8      	blx	r5
	VADCM = ((float)raw_code * INT1VM)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    b7b2:	9904      	ldr	r1, [sp, #16]
    b7b4:	47b8      	blx	r7
    b7b6:	4926      	ldr	r1, [pc, #152]	; (b850 <get_temp_sensor_data+0x244>)
    b7b8:	47a0      	blx	r4
	fine_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADCM - VADCR));
    b7ba:	9903      	ldr	r1, [sp, #12]
    b7bc:	47b0      	blx	r6
    b7be:	9906      	ldr	r1, [sp, #24]
    b7c0:	47b8      	blx	r7
    b7c2:	9901      	ldr	r1, [sp, #4]
    b7c4:	47a8      	blx	r5
	float local_temp = 0;
	local_temp = temp_sensor_value(0);
    b7c6:	900d      	str	r0, [sp, #52]	; 0x34
	memcpy(data,(uint8_t *)&local_temp,sizeof(local_temp));	
    b7c8:	2204      	movs	r2, #4
    b7ca:	a90d      	add	r1, sp, #52	; 0x34
    b7cc:	9808      	ldr	r0, [sp, #32]
    b7ce:	4b25      	ldr	r3, [pc, #148]	; (b864 <get_temp_sensor_data+0x258>)
    b7d0:	4798      	blx	r3
}
    b7d2:	b00f      	add	sp, #60	; 0x3c
    b7d4:	bc3c      	pop	{r2, r3, r4, r5}
    b7d6:	4690      	mov	r8, r2
    b7d8:	4699      	mov	r9, r3
    b7da:	46a2      	mov	sl, r4
    b7dc:	46ab      	mov	fp, r5
    b7de:	bdf0      	pop	{r4, r5, r6, r7, pc}
	*result = adc_module->RESULT.reg;
    b7e0:	8c82      	ldrh	r2, [r0, #36]	; 0x24
    b7e2:	b292      	uxth	r2, r2
	adc_module->INTFLAG.reg = int_flags;
    b7e4:	2301      	movs	r3, #1
    b7e6:	7183      	strb	r3, [r0, #6]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    b7e8:	7981      	ldrb	r1, [r0, #6]
    b7ea:	b2c9      	uxtb	r1, r1
	if (int_flags & ADC_INTFLAG_RESRDY) {
    b7ec:	400b      	ands	r3, r1
	if (int_flags & ADC_INTFLAG_WINMON) {
    b7ee:	074c      	lsls	r4, r1, #29
    b7f0:	d501      	bpl.n	b7f6 <get_temp_sensor_data+0x1ea>
		status_flags |= ADC_STATUS_WINDOW;
    b7f2:	2402      	movs	r4, #2
    b7f4:	4323      	orrs	r3, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    b7f6:	0789      	lsls	r1, r1, #30
    b7f8:	d501      	bpl.n	b7fe <get_temp_sensor_data+0x1f2>
		status_flags |= ADC_STATUS_OVERRUN;
    b7fa:	2104      	movs	r1, #4
    b7fc:	430b      	orrs	r3, r1
	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    b7fe:	075b      	lsls	r3, r3, #29
    b800:	d5ac      	bpl.n	b75c <get_temp_sensor_data+0x150>
	adc_module->INTFLAG.reg = int_flags;
    b802:	2302      	movs	r3, #2
    b804:	7183      	strb	r3, [r0, #6]
    b806:	e7a9      	b.n	b75c <get_temp_sensor_data+0x150>
    b808:	00806030 	.word	0x00806030
    b80c:	00806034 	.word	0x00806034
    b810:	0000b539 	.word	0x0000b539
    b814:	00013d4d 	.word	0x00013d4d
    b818:	00013091 	.word	0x00013091
    b81c:	2000103c 	.word	0x2000103c
    b820:	20001038 	.word	0x20001038
    b824:	00015705 	.word	0x00015705
    b828:	00014499 	.word	0x00014499
    b82c:	408f4000 	.word	0x408f4000
    b830:	00015001 	.word	0x00015001
    b834:	3ff00000 	.word	0x3ff00000
    b838:	000157a9 	.word	0x000157a9
    b83c:	2000102c 	.word	0x2000102c
    b840:	20001028 	.word	0x20001028
    b844:	00013ded 	.word	0x00013ded
    b848:	00013795 	.word	0x00013795
    b84c:	000133b5 	.word	0x000133b5
    b850:	457ff000 	.word	0x457ff000
    b854:	20001034 	.word	0x20001034
    b858:	20001030 	.word	0x20001030
    b85c:	20001710 	.word	0x20001710
    b860:	000139d5 	.word	0x000139d5
    b864:	00016225 	.word	0x00016225

0000b868 <hwTimerExpiryCallback>:
    swtimerProcessOverflow();
}

/* ISR to handle CC0 interrupt from TC0 */
static void hwTimerExpiryCallback(void)
{
    b868:	b510      	push	{r4, lr}
    if (0 < runningTimers)
    b86a:	4b06      	ldr	r3, [pc, #24]	; (b884 <hwTimerExpiryCallback+0x1c>)
    b86c:	781b      	ldrb	r3, [r3, #0]
    b86e:	2b00      	cmp	r3, #0
    b870:	d100      	bne.n	b874 <hwTimerExpiryCallback+0xc>
    {
        isTimerTriggered = true;
        SYSTEM_PostTask(TIMER_TASK_ID);
    }
}
    b872:	bd10      	pop	{r4, pc}
        isTimerTriggered = true;
    b874:	2201      	movs	r2, #1
    b876:	4b04      	ldr	r3, [pc, #16]	; (b888 <hwTimerExpiryCallback+0x20>)
    b878:	701a      	strb	r2, [r3, #0]
        SYSTEM_PostTask(TIMER_TASK_ID);
    b87a:	2001      	movs	r0, #1
    b87c:	4b03      	ldr	r3, [pc, #12]	; (b88c <hwTimerExpiryCallback+0x24>)
    b87e:	4798      	blx	r3
}
    b880:	e7f7      	b.n	b872 <hwTimerExpiryCallback+0xa>
    b882:	46c0      	nop			; (mov r8, r8)
    b884:	20001050 	.word	0x20001050
    b888:	200018c2 	.word	0x200018c2
    b88c:	0000c191 	.word	0x0000c191

0000b890 <hwTimerOverflowCallback>:
{
    b890:	b510      	push	{r4, lr}
    b892:	b082      	sub	sp, #8
    uint16_t temp = sysTime;
    b894:	4924      	ldr	r1, [pc, #144]	; (b928 <hwTimerOverflowCallback+0x98>)
    b896:	880a      	ldrh	r2, [r1, #0]
    b898:	b292      	uxth	r2, r2
    if (++sysTime < temp)
    b89a:	880b      	ldrh	r3, [r1, #0]
    b89c:	3301      	adds	r3, #1
    b89e:	b29b      	uxth	r3, r3
    b8a0:	800b      	strh	r3, [r1, #0]
    b8a2:	429a      	cmp	r2, r3
    b8a4:	d903      	bls.n	b8ae <hwTimerOverflowCallback+0x1e>
        sysTimeOvf++;
    b8a6:	4a21      	ldr	r2, [pc, #132]	; (b92c <hwTimerOverflowCallback+0x9c>)
    b8a8:	6813      	ldr	r3, [r2, #0]
    b8aa:	3301      	adds	r3, #1
    b8ac:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    b8ae:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    b8b2:	425a      	negs	r2, r3
    b8b4:	4153      	adcs	r3, r2
    b8b6:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    b8b8:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    b8ba:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    b8be:	2200      	movs	r2, #0
    b8c0:	4b1b      	ldr	r3, [pc, #108]	; (b930 <hwTimerOverflowCallback+0xa0>)
    b8c2:	701a      	strb	r2, [r3, #0]
	return flags;
    b8c4:	9c01      	ldr	r4, [sp, #4]
{
    uint32_t tmo32;
    uint16_t tmoHigh16, tmoLow16;
    uint8_t flags = cpu_irq_save();

    if (SWTIMER_INVALID != runningTimerQueueHead && !swTimers[runningTimerQueueHead].loaded)
    b8c6:	4b1b      	ldr	r3, [pc, #108]	; (b934 <hwTimerOverflowCallback+0xa4>)
    b8c8:	681b      	ldr	r3, [r3, #0]
    b8ca:	2bff      	cmp	r3, #255	; 0xff
    b8cc:	d00d      	beq.n	b8ea <hwTimerOverflowCallback+0x5a>
    b8ce:	0119      	lsls	r1, r3, #4
    b8d0:	4a19      	ldr	r2, [pc, #100]	; (b938 <hwTimerOverflowCallback+0xa8>)
    b8d2:	1852      	adds	r2, r2, r1
    b8d4:	7b52      	ldrb	r2, [r2, #13]
    b8d6:	2a00      	cmp	r2, #0
    b8d8:	d107      	bne.n	b8ea <hwTimerOverflowCallback+0x5a>
    {
        tmo32 = swTimers[runningTimerQueueHead].absoluteExpiryTime;
    b8da:	4a17      	ldr	r2, [pc, #92]	; (b938 <hwTimerOverflowCallback+0xa8>)
    b8dc:	5888      	ldr	r0, [r1, r2]
        tmoHigh16 = (uint16_t)(tmo32 >> SWTIMER_SYSTIME_SHIFTMASK);

        if (tmoHigh16 == sysTime)
    b8de:	4b12      	ldr	r3, [pc, #72]	; (b928 <hwTimerOverflowCallback+0x98>)
    b8e0:	881b      	ldrh	r3, [r3, #0]
    b8e2:	b29b      	uxth	r3, r3
    b8e4:	0c02      	lsrs	r2, r0, #16
    b8e6:	429a      	cmp	r2, r3
    b8e8:	d00a      	beq.n	b900 <hwTimerOverflowCallback+0x70>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    b8ea:	23ff      	movs	r3, #255	; 0xff
    b8ec:	4223      	tst	r3, r4
    b8ee:	d005      	beq.n	b8fc <hwTimerOverflowCallback+0x6c>
		cpu_irq_enable();
    b8f0:	2201      	movs	r2, #1
    b8f2:	4b0f      	ldr	r3, [pc, #60]	; (b930 <hwTimerOverflowCallback+0xa0>)
    b8f4:	701a      	strb	r2, [r3, #0]
    b8f6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    b8fa:	b662      	cpsie	i
}
    b8fc:	b002      	add	sp, #8
    b8fe:	bd10      	pop	{r4, pc}
        {
            tmoLow16 = (uint16_t)(tmo32 & SWTIMER_HWTIME_MASK);
    b900:	b280      	uxth	r0, r0
            if (SWTIMER_MIN_TIMEOUT < tmoLow16)
    b902:	28ff      	cmp	r0, #255	; 0xff
    b904:	d909      	bls.n	b91a <hwTimerOverflowCallback+0x8a>
            {
                common_tc_delay(tmoLow16);
    b906:	4b0d      	ldr	r3, [pc, #52]	; (b93c <hwTimerOverflowCallback+0xac>)
    b908:	4798      	blx	r3
                swTimers[runningTimerQueueHead].loaded = true;
    b90a:	4b0a      	ldr	r3, [pc, #40]	; (b934 <hwTimerOverflowCallback+0xa4>)
    b90c:	681a      	ldr	r2, [r3, #0]
    b90e:	0112      	lsls	r2, r2, #4
    b910:	4b09      	ldr	r3, [pc, #36]	; (b938 <hwTimerOverflowCallback+0xa8>)
    b912:	189b      	adds	r3, r3, r2
    b914:	2201      	movs	r2, #1
    b916:	735a      	strb	r2, [r3, #13]
    b918:	e7e7      	b.n	b8ea <hwTimerOverflowCallback+0x5a>
            }
            else
            {
                isTimerTriggered = true;
    b91a:	2201      	movs	r2, #1
    b91c:	4b08      	ldr	r3, [pc, #32]	; (b940 <hwTimerOverflowCallback+0xb0>)
    b91e:	701a      	strb	r2, [r3, #0]
                SYSTEM_PostTask(TIMER_TASK_ID);
    b920:	2001      	movs	r0, #1
    b922:	4b08      	ldr	r3, [pc, #32]	; (b944 <hwTimerOverflowCallback+0xb4>)
    b924:	4798      	blx	r3
    b926:	e7e0      	b.n	b8ea <hwTimerOverflowCallback+0x5a>
    b928:	200018c0 	.word	0x200018c0
    b92c:	200018c4 	.word	0x200018c4
    b930:	2000000c 	.word	0x2000000c
    b934:	2000104c 	.word	0x2000104c
    b938:	20001730 	.word	0x20001730
    b93c:	0000c869 	.word	0x0000c869
    b940:	200018c2 	.word	0x200018c2
    b944:	0000c191 	.word	0x0000c191

0000b948 <loadHwTimer>:
{
    b948:	b570      	push	{r4, r5, r6, lr}
    b94a:	0004      	movs	r4, r0
    if (SWTIMER_INVALID != timerId)
    b94c:	28ff      	cmp	r0, #255	; 0xff
    b94e:	d030      	beq.n	b9b2 <loadHwTimer+0x6a>
    time |= ((uint64_t) sysTimeOvf) << 32;
    b950:	4b19      	ldr	r3, [pc, #100]	; (b9b8 <loadHwTimer+0x70>)
    b952:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    b954:	4b19      	ldr	r3, [pc, #100]	; (b9bc <loadHwTimer+0x74>)
    b956:	881d      	ldrh	r5, [r3, #0]
    b958:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    b95a:	4b19      	ldr	r3, [pc, #100]	; (b9c0 <loadHwTimer+0x78>)
    b95c:	4798      	blx	r3
        uint32_t expiryTime = swTimers[timerId].absoluteExpiryTime;
    b95e:	0123      	lsls	r3, r4, #4
    time |= (uint64_t) common_tc_read_count();
    b960:	4328      	orrs	r0, r5
    return ((t2 - t1) < INT32_MAX);
    b962:	4a18      	ldr	r2, [pc, #96]	; (b9c4 <loadHwTimer+0x7c>)
    b964:	589b      	ldr	r3, [r3, r2]
    b966:	1a18      	subs	r0, r3, r0
        if (swtimerCompareTime(now, expiryTime))
    b968:	4b17      	ldr	r3, [pc, #92]	; (b9c8 <loadHwTimer+0x80>)
    b96a:	4298      	cmp	r0, r3
    b96c:	d81a      	bhi.n	b9a4 <loadHwTimer+0x5c>
            if (!swTimers[timerId].loaded)
    b96e:	0122      	lsls	r2, r4, #4
    b970:	4b14      	ldr	r3, [pc, #80]	; (b9c4 <loadHwTimer+0x7c>)
    b972:	189b      	adds	r3, r3, r2
    b974:	7b5b      	ldrb	r3, [r3, #13]
    b976:	2b00      	cmp	r3, #0
    b978:	d11d      	bne.n	b9b6 <loadHwTimer+0x6e>
                if (SWTIMER_MIN_TIMEOUT >= timeDiff)
    b97a:	28ff      	cmp	r0, #255	; 0xff
    b97c:	d90b      	bls.n	b996 <loadHwTimer+0x4e>
                else  if ((uint32_t)TIMER_PERIOD >= timeDiff)
    b97e:	4b13      	ldr	r3, [pc, #76]	; (b9cc <loadHwTimer+0x84>)
    b980:	4298      	cmp	r0, r3
    b982:	d818      	bhi.n	b9b6 <loadHwTimer+0x6e>
                    common_tc_delay((uint16_t)timeDiff);
    b984:	b280      	uxth	r0, r0
    b986:	4b12      	ldr	r3, [pc, #72]	; (b9d0 <loadHwTimer+0x88>)
    b988:	4798      	blx	r3
                    swTimers[timerId].loaded = true;
    b98a:	0124      	lsls	r4, r4, #4
    b98c:	4b0d      	ldr	r3, [pc, #52]	; (b9c4 <loadHwTimer+0x7c>)
    b98e:	191c      	adds	r4, r3, r4
    b990:	2301      	movs	r3, #1
    b992:	7363      	strb	r3, [r4, #13]
    b994:	e00f      	b.n	b9b6 <loadHwTimer+0x6e>
                    isTimerTriggered = true;
    b996:	2201      	movs	r2, #1
    b998:	4b0e      	ldr	r3, [pc, #56]	; (b9d4 <loadHwTimer+0x8c>)
    b99a:	701a      	strb	r2, [r3, #0]
                    SYSTEM_PostTask(TIMER_TASK_ID);
    b99c:	2001      	movs	r0, #1
    b99e:	4b0e      	ldr	r3, [pc, #56]	; (b9d8 <loadHwTimer+0x90>)
    b9a0:	4798      	blx	r3
    b9a2:	e008      	b.n	b9b6 <loadHwTimer+0x6e>
            isTimerTriggered = true;
    b9a4:	2201      	movs	r2, #1
    b9a6:	4b0b      	ldr	r3, [pc, #44]	; (b9d4 <loadHwTimer+0x8c>)
    b9a8:	701a      	strb	r2, [r3, #0]
            SYSTEM_PostTask(TIMER_TASK_ID);
    b9aa:	2001      	movs	r0, #1
    b9ac:	4b0a      	ldr	r3, [pc, #40]	; (b9d8 <loadHwTimer+0x90>)
    b9ae:	4798      	blx	r3
    b9b0:	e001      	b.n	b9b6 <loadHwTimer+0x6e>
        common_tc_compare_stop();
    b9b2:	4b0a      	ldr	r3, [pc, #40]	; (b9dc <loadHwTimer+0x94>)
    b9b4:	4798      	blx	r3
}
    b9b6:	bd70      	pop	{r4, r5, r6, pc}
    b9b8:	200018c4 	.word	0x200018c4
    b9bc:	200018c0 	.word	0x200018c0
    b9c0:	0000c7c1 	.word	0x0000c7c1
    b9c4:	20001730 	.word	0x20001730
    b9c8:	7ffffffe 	.word	0x7ffffffe
    b9cc:	0000ffff 	.word	0x0000ffff
    b9d0:	0000c869 	.word	0x0000c869
    b9d4:	200018c2 	.word	0x200018c2
    b9d8:	0000c191 	.word	0x0000c191
    b9dc:	0000c80d 	.word	0x0000c80d

0000b9e0 <swtimerInternalHandler>:

/**************************************************************************//**
\brief Internal handler for the timer trigger
******************************************************************************/
static void swtimerInternalHandler(void)
{
    b9e0:	b510      	push	{r4, lr}
    if (isTimerTriggered)
    b9e2:	4b1d      	ldr	r3, [pc, #116]	; (ba58 <swtimerInternalHandler+0x78>)
    b9e4:	781b      	ldrb	r3, [r3, #0]
    b9e6:	2b00      	cmp	r3, #0
    b9e8:	d027      	beq.n	ba3a <swtimerInternalHandler+0x5a>
    {
        isTimerTriggered = false;
    b9ea:	2200      	movs	r2, #0
    b9ec:	4b1a      	ldr	r3, [pc, #104]	; (ba58 <swtimerInternalHandler+0x78>)
    b9ee:	701a      	strb	r2, [r3, #0]

        if (0 < runningTimers)
    b9f0:	4b1a      	ldr	r3, [pc, #104]	; (ba5c <swtimerInternalHandler+0x7c>)
    b9f2:	781b      	ldrb	r3, [r3, #0]
    b9f4:	2b00      	cmp	r3, #0
    b9f6:	d020      	beq.n	ba3a <swtimerInternalHandler+0x5a>
        { /* Holds the number of running timers */
            if ((expiredTimerQueueHead == SWTIMER_INVALID) && \
    b9f8:	4b19      	ldr	r3, [pc, #100]	; (ba60 <swtimerInternalHandler+0x80>)
    b9fa:	681b      	ldr	r3, [r3, #0]
    b9fc:	2bff      	cmp	r3, #255	; 0xff
    b9fe:	d01d      	beq.n	ba3c <swtimerInternalHandler+0x5c>
                expiredTimerQueueHead = runningTimerQueueHead;
                expiredTimerQueueTail = runningTimerQueueHead;
            }
            else
            { /* there were already some timers expired before this one */
                swTimers[expiredTimerQueueTail].nextTimer = runningTimerQueueHead;
    ba00:	4b18      	ldr	r3, [pc, #96]	; (ba64 <swtimerInternalHandler+0x84>)
    ba02:	6818      	ldr	r0, [r3, #0]
    ba04:	4918      	ldr	r1, [pc, #96]	; (ba68 <swtimerInternalHandler+0x88>)
    ba06:	680b      	ldr	r3, [r1, #0]
    ba08:	011a      	lsls	r2, r3, #4
    ba0a:	4b18      	ldr	r3, [pc, #96]	; (ba6c <swtimerInternalHandler+0x8c>)
    ba0c:	189b      	adds	r3, r3, r2
    ba0e:	7318      	strb	r0, [r3, #12]
                expiredTimerQueueTail = runningTimerQueueHead;
    ba10:	6008      	str	r0, [r1, #0]
            }

            runningTimerQueueHead = swTimers[runningTimerQueueHead].nextTimer;
    ba12:	4a16      	ldr	r2, [pc, #88]	; (ba6c <swtimerInternalHandler+0x8c>)
    ba14:	4913      	ldr	r1, [pc, #76]	; (ba64 <swtimerInternalHandler+0x84>)
    ba16:	680b      	ldr	r3, [r1, #0]
    ba18:	011b      	lsls	r3, r3, #4
    ba1a:	18d3      	adds	r3, r2, r3
    ba1c:	7b18      	ldrb	r0, [r3, #12]
    ba1e:	6008      	str	r0, [r1, #0]

            swTimers[expiredTimerQueueTail].nextTimer = SWTIMER_INVALID;
    ba20:	4b11      	ldr	r3, [pc, #68]	; (ba68 <swtimerInternalHandler+0x88>)
    ba22:	681b      	ldr	r3, [r3, #0]
    ba24:	011b      	lsls	r3, r3, #4
    ba26:	18d2      	adds	r2, r2, r3
    ba28:	23ff      	movs	r3, #255	; 0xff
    ba2a:	7313      	strb	r3, [r2, #12]

            if ((--runningTimers) > 0)
    ba2c:	4a0b      	ldr	r2, [pc, #44]	; (ba5c <swtimerInternalHandler+0x7c>)
    ba2e:	7813      	ldrb	r3, [r2, #0]
    ba30:	3b01      	subs	r3, #1
    ba32:	b2db      	uxtb	r3, r3
    ba34:	7013      	strb	r3, [r2, #0]
    ba36:	2b00      	cmp	r3, #0
    ba38:	d10b      	bne.n	ba52 <swtimerInternalHandler+0x72>
            { /* keep the ball rolling! load the next head timer from the queue */
                loadHwTimer(runningTimerQueueHead);
            }
        }
    }
}
    ba3a:	bd10      	pop	{r4, pc}
                (expiredTimerQueueTail == SWTIMER_INVALID))
    ba3c:	4b0a      	ldr	r3, [pc, #40]	; (ba68 <swtimerInternalHandler+0x88>)
            if ((expiredTimerQueueHead == SWTIMER_INVALID) && \
    ba3e:	681b      	ldr	r3, [r3, #0]
    ba40:	2bff      	cmp	r3, #255	; 0xff
    ba42:	d1dd      	bne.n	ba00 <swtimerInternalHandler+0x20>
                expiredTimerQueueHead = runningTimerQueueHead;
    ba44:	4b07      	ldr	r3, [pc, #28]	; (ba64 <swtimerInternalHandler+0x84>)
    ba46:	681b      	ldr	r3, [r3, #0]
    ba48:	4a05      	ldr	r2, [pc, #20]	; (ba60 <swtimerInternalHandler+0x80>)
    ba4a:	6013      	str	r3, [r2, #0]
                expiredTimerQueueTail = runningTimerQueueHead;
    ba4c:	4a06      	ldr	r2, [pc, #24]	; (ba68 <swtimerInternalHandler+0x88>)
    ba4e:	6013      	str	r3, [r2, #0]
    ba50:	e7df      	b.n	ba12 <swtimerInternalHandler+0x32>
                loadHwTimer(runningTimerQueueHead);
    ba52:	4b07      	ldr	r3, [pc, #28]	; (ba70 <swtimerInternalHandler+0x90>)
    ba54:	4798      	blx	r3
}
    ba56:	e7f0      	b.n	ba3a <swtimerInternalHandler+0x5a>
    ba58:	200018c2 	.word	0x200018c2
    ba5c:	20001050 	.word	0x20001050
    ba60:	20001044 	.word	0x20001044
    ba64:	2000104c 	.word	0x2000104c
    ba68:	20001048 	.word	0x20001048
    ba6c:	20001730 	.word	0x20001730
    ba70:	0000b949 	.word	0x0000b949

0000ba74 <SwTimerReset>:
    /*
    * Initialize the timer resources like timer arrays queues, timer registers
    */
    uint8_t index;

    runningTimers = 0u;
    ba74:	2300      	movs	r3, #0
    ba76:	4a0d      	ldr	r2, [pc, #52]	; (baac <SwTimerReset+0x38>)
    ba78:	7013      	strb	r3, [r2, #0]
    isTimerTriggered = false;
    ba7a:	4a0d      	ldr	r2, [pc, #52]	; (bab0 <SwTimerReset+0x3c>)
    ba7c:	7013      	strb	r3, [r2, #0]

    runningTimerQueueHead = SWTIMER_INVALID;
    ba7e:	33ff      	adds	r3, #255	; 0xff
    ba80:	4a0c      	ldr	r2, [pc, #48]	; (bab4 <SwTimerReset+0x40>)
    ba82:	6013      	str	r3, [r2, #0]
    expiredTimerQueueHead = SWTIMER_INVALID;
    ba84:	4a0c      	ldr	r2, [pc, #48]	; (bab8 <SwTimerReset+0x44>)
    ba86:	6013      	str	r3, [r2, #0]
    expiredTimerQueueTail = SWTIMER_INVALID;
    ba88:	4a0c      	ldr	r2, [pc, #48]	; (babc <SwTimerReset+0x48>)
    ba8a:	6013      	str	r3, [r2, #0]
    ba8c:	4b0c      	ldr	r3, [pc, #48]	; (bac0 <SwTimerReset+0x4c>)
    ba8e:	0018      	movs	r0, r3
    ba90:	3091      	adds	r0, #145	; 0x91
    ba92:	30ff      	adds	r0, #255	; 0xff

    for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++)
    {
        swTimers[index].nextTimer = SWTIMER_INVALID;
    ba94:	21ff      	movs	r1, #255	; 0xff
        swTimers[index].timerCb = NULL;
    ba96:	2200      	movs	r2, #0
        swTimers[index].nextTimer = SWTIMER_INVALID;
    ba98:	7219      	strb	r1, [r3, #8]
        swTimers[index].timerCb = NULL;
    ba9a:	601a      	str	r2, [r3, #0]
    ba9c:	3310      	adds	r3, #16
    for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++)
    ba9e:	4283      	cmp	r3, r0
    baa0:	d1fa      	bne.n	ba98 <SwTimerReset+0x24>
    }

    allocatedTimerId = 0u;
    baa2:	2200      	movs	r2, #0
    baa4:	4b07      	ldr	r3, [pc, #28]	; (bac4 <SwTimerReset+0x50>)
    baa6:	701a      	strb	r2, [r3, #0]
}
    baa8:	4770      	bx	lr
    baaa:	46c0      	nop			; (mov r8, r8)
    baac:	20001050 	.word	0x20001050
    bab0:	200018c2 	.word	0x200018c2
    bab4:	2000104c 	.word	0x2000104c
    bab8:	20001044 	.word	0x20001044
    babc:	20001048 	.word	0x20001048
    bac0:	20001734 	.word	0x20001734
    bac4:	20001040 	.word	0x20001040

0000bac8 <SystemTimerInit>:

/**************************************************************************//**
\brief Initializes the Software Timer module
******************************************************************************/
void SystemTimerInit(void)
{
    bac8:	b510      	push	{r4, lr}
    SwTimerReset();
    baca:	4b08      	ldr	r3, [pc, #32]	; (baec <SystemTimerInit+0x24>)
    bacc:	4798      	blx	r3

    /* initialize system time parameters */
    sysTimeOvf = sysTime = 0u;
    bace:	2300      	movs	r3, #0
    bad0:	4a07      	ldr	r2, [pc, #28]	; (baf0 <SystemTimerInit+0x28>)
    bad2:	8013      	strh	r3, [r2, #0]
    bad4:	4a07      	ldr	r2, [pc, #28]	; (baf4 <SystemTimerInit+0x2c>)
    bad6:	6013      	str	r3, [r2, #0]

    common_tc_init();
    bad8:	4b07      	ldr	r3, [pc, #28]	; (baf8 <SystemTimerInit+0x30>)
    bada:	4798      	blx	r3
    set_common_tc_overflow_callback(hwTimerOverflowCallback);
    badc:	4807      	ldr	r0, [pc, #28]	; (bafc <SystemTimerInit+0x34>)
    bade:	4b08      	ldr	r3, [pc, #32]	; (bb00 <SystemTimerInit+0x38>)
    bae0:	4798      	blx	r3
    set_common_tc_expiry_callback(hwTimerExpiryCallback);
    bae2:	4808      	ldr	r0, [pc, #32]	; (bb04 <SystemTimerInit+0x3c>)
    bae4:	4b08      	ldr	r3, [pc, #32]	; (bb08 <SystemTimerInit+0x40>)
    bae6:	4798      	blx	r3
}
    bae8:	bd10      	pop	{r4, pc}
    baea:	46c0      	nop			; (mov r8, r8)
    baec:	0000ba75 	.word	0x0000ba75
    baf0:	200018c0 	.word	0x200018c0
    baf4:	200018c4 	.word	0x200018c4
    baf8:	0000c8d5 	.word	0x0000c8d5
    bafc:	0000b891 	.word	0x0000b891
    bb00:	0000c959 	.word	0x0000c959
    bb04:	0000b869 	.word	0x0000b869
    bb08:	0000c965 	.word	0x0000c965

0000bb0c <SwTimerGetTime>:
/**************************************************************************//**
\brief Get current system time.
\return Returns current system time in microseconds
******************************************************************************/
uint64_t SwTimerGetTime(void)
{
    bb0c:	b570      	push	{r4, r5, r6, lr}
    time |= ((uint64_t) sysTimeOvf) << 32;
    bb0e:	4b05      	ldr	r3, [pc, #20]	; (bb24 <SwTimerGetTime+0x18>)
    bb10:	681c      	ldr	r4, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    bb12:	4b05      	ldr	r3, [pc, #20]	; (bb28 <SwTimerGetTime+0x1c>)
    bb14:	881d      	ldrh	r5, [r3, #0]
    bb16:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    bb18:	4b04      	ldr	r3, [pc, #16]	; (bb2c <SwTimerGetTime+0x20>)
    bb1a:	4798      	blx	r3
    bb1c:	4328      	orrs	r0, r5
    return gettime();
}
    bb1e:	0021      	movs	r1, r4
    bb20:	bd70      	pop	{r4, r5, r6, pc}
    bb22:	46c0      	nop			; (mov r8, r8)
    bb24:	200018c4 	.word	0x200018c4
    bb28:	200018c0 	.word	0x200018c0
    bb2c:	0000c7c1 	.word	0x0000c7c1

0000bb30 <SwTimerCreate>:

\return LORAWAN_SUCCESS if new timerId is allocated
        LORAWAN_RESOURCE_UNAVAILABLE if there is no more timerId to allocate
******************************************************************************/
StackRetStatus_t SwTimerCreate(uint8_t *timerId)
{
    bb30:	b510      	push	{r4, lr}
    bb32:	0004      	movs	r4, r0
    StackRetStatus_t retVal = LORAWAN_SUCCESS;

    if (allocatedTimerId < TOTAL_NUMBER_OF_SW_TIMERS)
    bb34:	4b08      	ldr	r3, [pc, #32]	; (bb58 <SwTimerCreate+0x28>)
    bb36:	781b      	ldrb	r3, [r3, #0]
        * If you reach this spot it means the TOTAL_NUMBER_OF_SW_TIMERS
        * is #defined to a lower value than the number of timers that have
        * been SwTimerCreate()
        */
        SYS_ASSERT_FATAL(ASSERT_HAL_TIMERID_EXHAUSTED);
        retVal = LORAWAN_RESOURCE_UNAVAILABLE;
    bb38:	2014      	movs	r0, #20
    if (allocatedTimerId < TOTAL_NUMBER_OF_SW_TIMERS)
    bb3a:	2b18      	cmp	r3, #24
    bb3c:	d900      	bls.n	bb40 <SwTimerCreate+0x10>
    }

    return retVal;
}
    bb3e:	bd10      	pop	{r4, pc}
        ATOMIC_SECTION_ENTER
    bb40:	4b06      	ldr	r3, [pc, #24]	; (bb5c <SwTimerCreate+0x2c>)
    bb42:	4798      	blx	r3
        *timerId = allocatedTimerId;
    bb44:	4a04      	ldr	r2, [pc, #16]	; (bb58 <SwTimerCreate+0x28>)
    bb46:	7813      	ldrb	r3, [r2, #0]
    bb48:	7023      	strb	r3, [r4, #0]
        allocatedTimerId++;
    bb4a:	3301      	adds	r3, #1
    bb4c:	7013      	strb	r3, [r2, #0]
        ATOMIC_SECTION_EXIT
    bb4e:	4b04      	ldr	r3, [pc, #16]	; (bb60 <SwTimerCreate+0x30>)
    bb50:	4798      	blx	r3
    StackRetStatus_t retVal = LORAWAN_SUCCESS;
    bb52:	2008      	movs	r0, #8
    bb54:	e7f3      	b.n	bb3e <SwTimerCreate+0xe>
    bb56:	46c0      	nop			; (mov r8, r8)
    bb58:	20001040 	.word	0x20001040
    bb5c:	000052bd 	.word	0x000052bd
    bb60:	000052c9 	.word	0x000052c9

0000bb64 <SwTimerStart>:
        LORAWAN_INVALID_REQUEST if \timerId is already running
        LORAWAN_SUCCESS if \timerId is successfully queued for running
******************************************************************************/
StackRetStatus_t SwTimerStart(uint8_t timerId, uint32_t timerCount,
    SwTimeoutType_t timeoutType, void *timerCb, void *paramCb)
{
    bb64:	b5f0      	push	{r4, r5, r6, r7, lr}
    bb66:	46d6      	mov	lr, sl
    bb68:	464f      	mov	r7, r9
    bb6a:	4646      	mov	r6, r8
    bb6c:	b5c0      	push	{r6, r7, lr}
    bb6e:	b084      	sub	sp, #16
    bb70:	0007      	movs	r7, r0
    bb72:	000d      	movs	r5, r1
    bb74:	0016      	movs	r6, r2
    bb76:	001c      	movs	r4, r3
    uint32_t pointInTime;

    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId || NULL == timerCb)
    {
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_START_FAILURE);
        return LORAWAN_INVALID_PARAMETER;
    bb78:	200a      	movs	r0, #10
    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId || NULL == timerCb)
    bb7a:	2f18      	cmp	r7, #24
    bb7c:	d809      	bhi.n	bb92 <SwTimerStart+0x2e>
    bb7e:	2b00      	cmp	r3, #0
    bb80:	d100      	bne.n	bb84 <SwTimerStart+0x20>
    bb82:	e08c      	b.n	bc9e <SwTimerStart+0x13a>
    }

    if (NULL != swTimers[timerId].timerCb)
    bb84:	013a      	lsls	r2, r7, #4
    bb86:	4b52      	ldr	r3, [pc, #328]	; (bcd0 <SwTimerStart+0x16c>)
    bb88:	189b      	adds	r3, r3, r2
    bb8a:	685b      	ldr	r3, [r3, #4]
        /*
        * Timer is already running if the callback function of the
        * corresponding timer index in the timer array is not NULL.
        */
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_START_FAILURE);
        return LORAWAN_INVALID_REQUEST;
    bb8c:	300b      	adds	r0, #11
    if (NULL != swTimers[timerId].timerCb)
    bb8e:	2b00      	cmp	r3, #0
    bb90:	d005      	beq.n	bb9e <SwTimerStart+0x3a>
        }
    }

    swtimerStartAbsoluteTimer(timerId, pointInTime, timerCb, paramCb);
    return LORAWAN_SUCCESS;
}
    bb92:	b004      	add	sp, #16
    bb94:	bc1c      	pop	{r2, r3, r4}
    bb96:	4690      	mov	r8, r2
    bb98:	4699      	mov	r9, r3
    bb9a:	46a2      	mov	sl, r4
    bb9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    time |= ((uint64_t) sysTimeOvf) << 32;
    bb9e:	4b4d      	ldr	r3, [pc, #308]	; (bcd4 <SwTimerStart+0x170>)
    bba0:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    bba2:	4b4d      	ldr	r3, [pc, #308]	; (bcd8 <SwTimerStart+0x174>)
    bba4:	8818      	ldrh	r0, [r3, #0]
    bba6:	0403      	lsls	r3, r0, #16
    bba8:	4698      	mov	r8, r3
    time |= (uint64_t) common_tc_read_count();
    bbaa:	4b4c      	ldr	r3, [pc, #304]	; (bcdc <SwTimerStart+0x178>)
    bbac:	4798      	blx	r3
    bbae:	4643      	mov	r3, r8
    bbb0:	4303      	orrs	r3, r0
    switch (timeoutType)
    bbb2:	2e00      	cmp	r6, #0
    bbb4:	d003      	beq.n	bbbe <SwTimerStart+0x5a>
    bbb6:	2e01      	cmp	r6, #1
    bbb8:	d038      	beq.n	bc2c <SwTimerStart+0xc8>
            return LORAWAN_INVALID_PARAMETER;
    bbba:	200a      	movs	r0, #10
    bbbc:	e7e9      	b.n	bb92 <SwTimerStart+0x2e>
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    bbbe:	4948      	ldr	r1, [pc, #288]	; (bce0 <SwTimerStart+0x17c>)
                return LORAWAN_INVALID_PARAMETER;
    bbc0:	200a      	movs	r0, #10
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    bbc2:	002a      	movs	r2, r5
    bbc4:	3aff      	subs	r2, #255	; 0xff
            pointInTime = ADD_TIME(timerCount, now);
    bbc6:	18ed      	adds	r5, r5, r3
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    bbc8:	428a      	cmp	r2, r1
    bbca:	d8e2      	bhi.n	bb92 <SwTimerStart+0x2e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    bbcc:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    bbd0:	425a      	negs	r2, r3
    bbd2:	4153      	adcs	r3, r2
    bbd4:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
    bbd6:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    bbd8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    bbdc:	2600      	movs	r6, #0
    bbde:	4b41      	ldr	r3, [pc, #260]	; (bce4 <SwTimerStart+0x180>)
    bbe0:	701e      	strb	r6, [r3, #0]
	return flags;
    bbe2:	9b03      	ldr	r3, [sp, #12]
    bbe4:	4699      	mov	r9, r3
    swtimerInternalHandler();
    bbe6:	4b40      	ldr	r3, [pc, #256]	; (bce8 <SwTimerStart+0x184>)
    bbe8:	4798      	blx	r3
    swTimers[timerId].absoluteExpiryTime = pointInTime;
    bbea:	4b39      	ldr	r3, [pc, #228]	; (bcd0 <SwTimerStart+0x16c>)
    bbec:	013a      	lsls	r2, r7, #4
    bbee:	50d5      	str	r5, [r2, r3]
    swTimers[timerId].timerCb = (void (*)(void*))handlerCb;
    bbf0:	189b      	adds	r3, r3, r2
    bbf2:	605c      	str	r4, [r3, #4]
    swTimers[timerId].paramCb = parameter;
    bbf4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    bbf6:	609a      	str	r2, [r3, #8]
    swTimers[timerId].loaded = false;
    bbf8:	735e      	strb	r6, [r3, #13]
    runningTimers++;
    bbfa:	4a3c      	ldr	r2, [pc, #240]	; (bcec <SwTimerStart+0x188>)
    bbfc:	7813      	ldrb	r3, [r2, #0]
    bbfe:	3301      	adds	r3, #1
    bc00:	b2db      	uxtb	r3, r3
    bc02:	7013      	strb	r3, [r2, #0]
    if (SWTIMER_INVALID == runningTimerQueueHead)
    bc04:	4b3a      	ldr	r3, [pc, #232]	; (bcf0 <SwTimerStart+0x18c>)
    bc06:	681b      	ldr	r3, [r3, #0]
    bc08:	469a      	mov	sl, r3
    bc0a:	2bff      	cmp	r3, #255	; 0xff
    bc0c:	d016      	beq.n	bc3c <SwTimerStart+0xd8>
        uint8_t currIndex = runningTimerQueueHead;
    bc0e:	466a      	mov	r2, sp
    bc10:	7013      	strb	r3, [r2, #0]
    bc12:	7812      	ldrb	r2, [r2, #0]
        for (index = 0; index < runningTimers; index++)
    bc14:	4b35      	ldr	r3, [pc, #212]	; (bcec <SwTimerStart+0x188>)
    bc16:	781b      	ldrb	r3, [r3, #0]
    bc18:	2b00      	cmp	r3, #0
    bc1a:	d042      	beq.n	bca2 <SwTimerStart+0x13e>
    bc1c:	9200      	str	r2, [sp, #0]
    bc1e:	2300      	movs	r3, #0
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    bc20:	492b      	ldr	r1, [pc, #172]	; (bcd0 <SwTimerStart+0x16c>)
    bc22:	4688      	mov	r8, r1
    bc24:	4833      	ldr	r0, [pc, #204]	; (bcf4 <SwTimerStart+0x190>)
                    currIndex = swTimers[currIndex].nextTimer;
    bc26:	468c      	mov	ip, r1
        for (index = 0; index < runningTimers; index++)
    bc28:	4c30      	ldr	r4, [pc, #192]	; (bcec <SwTimerStart+0x188>)
    bc2a:	e02a      	b.n	bc82 <SwTimerStart+0x11e>
            if ((timeout > SWTIMER_MAX_TIMEOUT) || \
    bc2c:	0028      	movs	r0, r5
    bc2e:	38ff      	subs	r0, #255	; 0xff
    bc30:	1ac3      	subs	r3, r0, r3
    bc32:	4a2b      	ldr	r2, [pc, #172]	; (bce0 <SwTimerStart+0x17c>)
                return LORAWAN_INVALID_PARAMETER;
    bc34:	200a      	movs	r0, #10
            if ((timeout > SWTIMER_MAX_TIMEOUT) || \
    bc36:	4293      	cmp	r3, r2
    bc38:	d9c8      	bls.n	bbcc <SwTimerStart+0x68>
    bc3a:	e7aa      	b.n	bb92 <SwTimerStart+0x2e>
        runningTimerQueueHead = timerId;
    bc3c:	4b2c      	ldr	r3, [pc, #176]	; (bcf0 <SwTimerStart+0x18c>)
    bc3e:	601f      	str	r7, [r3, #0]
        loadHwTimer(runningTimerQueueHead);
    bc40:	0038      	movs	r0, r7
    bc42:	4b2d      	ldr	r3, [pc, #180]	; (bcf8 <SwTimerStart+0x194>)
    bc44:	4798      	blx	r3
    bc46:	e036      	b.n	bcb6 <SwTimerStart+0x152>
                    swTimers[timerId].nextTimer = currIndex;
    bc48:	4b21      	ldr	r3, [pc, #132]	; (bcd0 <SwTimerStart+0x16c>)
    bc4a:	013c      	lsls	r4, r7, #4
    bc4c:	191c      	adds	r4, r3, r4
    bc4e:	7322      	strb	r2, [r4, #12]
                    swTimers[currIndex].loaded = false;
    bc50:	9901      	ldr	r1, [sp, #4]
    bc52:	0109      	lsls	r1, r1, #4
    bc54:	1859      	adds	r1, r3, r1
    bc56:	2300      	movs	r3, #0
    bc58:	734b      	strb	r3, [r1, #13]
                    if (runningTimerQueueHead == currIndex)
    bc5a:	4592      	cmp	sl, r2
    bc5c:	d005      	beq.n	bc6a <SwTimerStart+0x106>
                        swTimers[prevIndex].nextTimer = timerId;
    bc5e:	9b00      	ldr	r3, [sp, #0]
    bc60:	0118      	lsls	r0, r3, #4
    bc62:	4b1b      	ldr	r3, [pc, #108]	; (bcd0 <SwTimerStart+0x16c>)
    bc64:	1818      	adds	r0, r3, r0
    bc66:	7307      	strb	r7, [r0, #12]
    bc68:	e025      	b.n	bcb6 <SwTimerStart+0x152>
                        runningTimerQueueHead = timerId;
    bc6a:	4b21      	ldr	r3, [pc, #132]	; (bcf0 <SwTimerStart+0x18c>)
    bc6c:	601f      	str	r7, [r3, #0]
                        loadHwTimer(runningTimerQueueHead);
    bc6e:	0038      	movs	r0, r7
    bc70:	4b21      	ldr	r3, [pc, #132]	; (bcf8 <SwTimerStart+0x194>)
    bc72:	4798      	blx	r3
    bc74:	e01f      	b.n	bcb6 <SwTimerStart+0x152>
        for (index = 0; index < runningTimers; index++)
    bc76:	3301      	adds	r3, #1
    bc78:	b2db      	uxtb	r3, r3
    bc7a:	7821      	ldrb	r1, [r4, #0]
    bc7c:	b2c9      	uxtb	r1, r1
    bc7e:	428b      	cmp	r3, r1
    bc80:	d210      	bcs.n	bca4 <SwTimerStart+0x140>
            if (SWTIMER_INVALID != currIndex)
    bc82:	2aff      	cmp	r2, #255	; 0xff
    bc84:	d0f7      	beq.n	bc76 <SwTimerStart+0x112>
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    bc86:	9201      	str	r2, [sp, #4]
    bc88:	0111      	lsls	r1, r2, #4
    return ((t2 - t1) < INT32_MAX);
    bc8a:	4646      	mov	r6, r8
    bc8c:	5989      	ldr	r1, [r1, r6]
    bc8e:	1a69      	subs	r1, r5, r1
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    bc90:	4281      	cmp	r1, r0
    bc92:	d8d9      	bhi.n	bc48 <SwTimerStart+0xe4>
                    currIndex = swTimers[currIndex].nextTimer;
    bc94:	0111      	lsls	r1, r2, #4
    bc96:	4461      	add	r1, ip
    bc98:	9200      	str	r2, [sp, #0]
    bc9a:	7b0a      	ldrb	r2, [r1, #12]
    bc9c:	e7eb      	b.n	bc76 <SwTimerStart+0x112>
        return LORAWAN_INVALID_PARAMETER;
    bc9e:	200a      	movs	r0, #10
    bca0:	e777      	b.n	bb92 <SwTimerStart+0x2e>
        uint8_t prevIndex = runningTimerQueueHead;
    bca2:	9200      	str	r2, [sp, #0]
            swTimers[prevIndex].nextTimer = timerId;
    bca4:	4b0a      	ldr	r3, [pc, #40]	; (bcd0 <SwTimerStart+0x16c>)
    bca6:	9a00      	ldr	r2, [sp, #0]
    bca8:	0110      	lsls	r0, r2, #4
    bcaa:	1818      	adds	r0, r3, r0
    bcac:	7307      	strb	r7, [r0, #12]
            swTimers[timerId].nextTimer = SWTIMER_INVALID;
    bcae:	013f      	lsls	r7, r7, #4
    bcb0:	19df      	adds	r7, r3, r7
    bcb2:	23ff      	movs	r3, #255	; 0xff
    bcb4:	733b      	strb	r3, [r7, #12]
	if (cpu_irq_is_enabled_flags(flags))
    bcb6:	23ff      	movs	r3, #255	; 0xff
    return LORAWAN_SUCCESS;
    bcb8:	2008      	movs	r0, #8
    bcba:	464a      	mov	r2, r9
    bcbc:	4213      	tst	r3, r2
    bcbe:	d100      	bne.n	bcc2 <SwTimerStart+0x15e>
    bcc0:	e767      	b.n	bb92 <SwTimerStart+0x2e>
		cpu_irq_enable();
    bcc2:	2201      	movs	r2, #1
    bcc4:	4b07      	ldr	r3, [pc, #28]	; (bce4 <SwTimerStart+0x180>)
    bcc6:	701a      	strb	r2, [r3, #0]
    bcc8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    bccc:	b662      	cpsie	i
    bcce:	e760      	b.n	bb92 <SwTimerStart+0x2e>
    bcd0:	20001730 	.word	0x20001730
    bcd4:	200018c4 	.word	0x200018c4
    bcd8:	200018c0 	.word	0x200018c0
    bcdc:	0000c7c1 	.word	0x0000c7c1
    bce0:	7fffff00 	.word	0x7fffff00
    bce4:	2000000c 	.word	0x2000000c
    bce8:	0000b9e1 	.word	0x0000b9e1
    bcec:	20001050 	.word	0x20001050
    bcf0:	2000104c 	.word	0x2000104c
    bcf4:	7ffffffe 	.word	0x7ffffffe
    bcf8:	0000b949 	.word	0x0000b949

0000bcfc <SwTimerIsRunning>:
\param[in] timerId Timer ID to be checked for running
\return True if the timer is running else False
******************************************************************************/
bool SwTimerIsRunning(uint8_t timerId)
{
    if (NULL == swTimers[timerId].timerCb)
    bcfc:	0103      	lsls	r3, r0, #4
    bcfe:	4803      	ldr	r0, [pc, #12]	; (bd0c <SwTimerIsRunning+0x10>)
    bd00:	18c0      	adds	r0, r0, r3
    bd02:	6840      	ldr	r0, [r0, #4]
    bd04:	1e43      	subs	r3, r0, #1
    bd06:	4198      	sbcs	r0, r3
    bd08:	b2c0      	uxtb	r0, r0
    {
        return false;
    }

    return true;
}
    bd0a:	4770      	bx	lr
    bd0c:	20001730 	.word	0x20001730

0000bd10 <SwTimerReadValue>:
\brief Returns the remaining timeout for the given timerId
\param[in] timerId Timer ID to get the remaining time
\return Remaining time until expiry in microseconds
******************************************************************************/
uint32_t SwTimerReadValue(uint8_t timerId)
{
    bd10:	b570      	push	{r4, r5, r6, lr}
    uint32_t remainingTime = 0u;
    uint32_t timerExpiryTime = 0u;
    uint32_t currentSysTime = 0u;
    
    if ( NULL != swTimers[timerId].timerCb )
    bd12:	0102      	lsls	r2, r0, #4
    bd14:	4b0b      	ldr	r3, [pc, #44]	; (bd44 <SwTimerReadValue+0x34>)
    bd16:	189b      	adds	r3, r3, r2
    bd18:	685b      	ldr	r3, [r3, #4]
    bd1a:	2b00      	cmp	r3, #0
    bd1c:	d010      	beq.n	bd40 <SwTimerReadValue+0x30>
    {
	    timerExpiryTime = swTimers[timerId].absoluteExpiryTime;
    bd1e:	4b09      	ldr	r3, [pc, #36]	; (bd44 <SwTimerReadValue+0x34>)
    bd20:	58d4      	ldr	r4, [r2, r3]
    time |= ((uint64_t) sysTimeOvf) << 32;
    bd22:	4b09      	ldr	r3, [pc, #36]	; (bd48 <SwTimerReadValue+0x38>)
    bd24:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    bd26:	4b09      	ldr	r3, [pc, #36]	; (bd4c <SwTimerReadValue+0x3c>)
    bd28:	881d      	ldrh	r5, [r3, #0]
    bd2a:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    bd2c:	4b08      	ldr	r3, [pc, #32]	; (bd50 <SwTimerReadValue+0x40>)
    bd2e:	4798      	blx	r3
    bd30:	4328      	orrs	r0, r5
	    currentSysTime = (uint32_t) gettime();

	    if ( currentSysTime <= timerExpiryTime )
    bd32:	4284      	cmp	r4, r0
    bd34:	d202      	bcs.n	bd3c <SwTimerReadValue+0x2c>
	    {
		    remainingTime = timerExpiryTime - currentSysTime;
	    }
	    else if ( currentSysTime > timerExpiryTime )
	    {
		    remainingTime = (UINT32_MAX - currentSysTime) + timerExpiryTime;
    bd36:	3c01      	subs	r4, #1
    bd38:	1a20      	subs	r0, r4, r0
	    }
    }
    
    return remainingTime;
}
    bd3a:	bd70      	pop	{r4, r5, r6, pc}
		    remainingTime = timerExpiryTime - currentSysTime;
    bd3c:	1a20      	subs	r0, r4, r0
    bd3e:	e7fc      	b.n	bd3a <SwTimerReadValue+0x2a>
    uint32_t remainingTime = 0u;
    bd40:	2000      	movs	r0, #0
    return remainingTime;
    bd42:	e7fa      	b.n	bd3a <SwTimerReadValue+0x2a>
    bd44:	20001730 	.word	0x20001730
    bd48:	200018c4 	.word	0x200018c4
    bd4c:	200018c0 	.word	0x200018c0
    bd50:	0000c7c1 	.word	0x0000c7c1

0000bd54 <SwTimerNextExpiryDuration>:
/**************************************************************************//**
\brief Returns the duration until the next timer expiry
\return Returns the duration until the next timeout in microseconds
******************************************************************************/
uint32_t SwTimerNextExpiryDuration(void)
{
    bd54:	b510      	push	{r4, lr}
    uint32_t duration = SWTIMER_INVALID_TIMEOUT;

    if (SWTIMER_INVALID != runningTimerQueueHead)
    bd56:	4b05      	ldr	r3, [pc, #20]	; (bd6c <SwTimerNextExpiryDuration+0x18>)
    bd58:	6818      	ldr	r0, [r3, #0]
    bd5a:	28ff      	cmp	r0, #255	; 0xff
    bd5c:	d102      	bne.n	bd64 <SwTimerNextExpiryDuration+0x10>
    uint32_t duration = SWTIMER_INVALID_TIMEOUT;
    bd5e:	2001      	movs	r0, #1
    bd60:	4240      	negs	r0, r0
    {
        duration = SwTimerReadValue(runningTimerQueueHead);
    }

    return duration;
}
    bd62:	bd10      	pop	{r4, pc}
        duration = SwTimerReadValue(runningTimerQueueHead);
    bd64:	b2c0      	uxtb	r0, r0
    bd66:	4b02      	ldr	r3, [pc, #8]	; (bd70 <SwTimerNextExpiryDuration+0x1c>)
    bd68:	4798      	blx	r3
    bd6a:	e7fa      	b.n	bd62 <SwTimerNextExpiryDuration+0xe>
    bd6c:	2000104c 	.word	0x2000104c
    bd70:	0000bd11 	.word	0x0000bd11

0000bd74 <SwTimersExecute>:

/**************************************************************************//**
\brief Handles Queues and Callbacks for Expired Timers
******************************************************************************/
void SwTimersExecute(void)
{
    bd74:	b5f0      	push	{r4, r5, r6, r7, lr}
    bd76:	46de      	mov	lr, fp
    bd78:	4657      	mov	r7, sl
    bd7a:	464e      	mov	r6, r9
    bd7c:	4645      	mov	r5, r8
    bd7e:	b5e0      	push	{r5, r6, r7, lr}
    bd80:	b083      	sub	sp, #12
    time |= ((uint64_t) sysTimeOvf) << 32;
    bd82:	4b2f      	ldr	r3, [pc, #188]	; (be40 <SwTimersExecute+0xcc>)
    bd84:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    bd86:	4b2f      	ldr	r3, [pc, #188]	; (be44 <SwTimersExecute+0xd0>)
    bd88:	881b      	ldrh	r3, [r3, #0]
    time |= (uint64_t) common_tc_read_count();
    bd8a:	4b2f      	ldr	r3, [pc, #188]	; (be48 <SwTimersExecute+0xd4>)
    bd8c:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    bd8e:	f3ef 8210 	mrs	r2, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    bd92:	4253      	negs	r3, r2
    bd94:	4153      	adcs	r3, r2
    bd96:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    bd98:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    bd9a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    bd9e:	2200      	movs	r2, #0
    bda0:	4b2a      	ldr	r3, [pc, #168]	; (be4c <SwTimersExecute+0xd8>)
    bda2:	701a      	strb	r2, [r3, #0]
	return flags;
    bda4:	9c00      	ldr	r4, [sp, #0]
    uint64_t now = gettime();

    uint8_t flags = cpu_irq_save();
    swtimerInternalHandler();
    bda6:	4b2a      	ldr	r3, [pc, #168]	; (be50 <SwTimersExecute+0xdc>)
    bda8:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    bdaa:	23ff      	movs	r3, #255	; 0xff
    bdac:	4223      	tst	r3, r4
    bdae:	d005      	beq.n	bdbc <SwTimersExecute+0x48>
		cpu_irq_enable();
    bdb0:	2201      	movs	r2, #1
    bdb2:	4b26      	ldr	r3, [pc, #152]	; (be4c <SwTimersExecute+0xd8>)
    bdb4:	701a      	strb	r2, [r3, #0]
    bdb6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    bdba:	b662      	cpsie	i
	cpu_irq_disable();
    bdbc:	4b23      	ldr	r3, [pc, #140]	; (be4c <SwTimersExecute+0xd8>)
    bdbe:	469a      	mov	sl, r3
        /* Expired timer if any will be processed here */
        while (SWTIMER_INVALID != expiredTimerQueueHead)
        {
            flags = cpu_irq_save();

            nextExpiredTimer = swTimers[expiredTimerQueueHead].nextTimer;
    bdc0:	4c24      	ldr	r4, [pc, #144]	; (be54 <SwTimersExecute+0xe0>)
    bdc2:	4b25      	ldr	r3, [pc, #148]	; (be58 <SwTimersExecute+0xe4>)
    bdc4:	4699      	mov	r9, r3
    bdc6:	2200      	movs	r2, #0

            /*
            * The expired timer's structure elements are updated
            * and the timer is taken out of expired timer queue
            */
            swTimers[expiredTimerQueueHead].nextTimer = SWTIMER_INVALID;
    bdc8:	20ff      	movs	r0, #255	; 0xff
            */
            expiredTimerQueueHead = nextExpiredTimer;

            if (SWTIMER_INVALID == expiredTimerQueueHead)
            {
                expiredTimerQueueTail = SWTIMER_INVALID;
    bdca:	4b24      	ldr	r3, [pc, #144]	; (be5c <SwTimersExecute+0xe8>)
    bdcc:	4698      	mov	r8, r3
		cpu_irq_enable();
    bdce:	4b1f      	ldr	r3, [pc, #124]	; (be4c <SwTimersExecute+0xd8>)
    bdd0:	469c      	mov	ip, r3
    bdd2:	e004      	b.n	bdde <SwTimersExecute+0x6a>
    bdd4:	4643      	mov	r3, r8
    bdd6:	6018      	str	r0, [r3, #0]
    bdd8:	e01e      	b.n	be18 <SwTimersExecute+0xa4>
            }

            cpu_irq_restore(flags);

            if (NULL != callback)
    bdda:	2e00      	cmp	r6, #0
    bddc:	d125      	bne.n	be2a <SwTimersExecute+0xb6>
        while (SWTIMER_INVALID != expiredTimerQueueHead)
    bdde:	4b1d      	ldr	r3, [pc, #116]	; (be54 <SwTimersExecute+0xe0>)
    bde0:	681b      	ldr	r3, [r3, #0]
    bde2:	2bff      	cmp	r3, #255	; 0xff
    bde4:	d024      	beq.n	be30 <SwTimersExecute+0xbc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    bde6:	f3ef 8110 	mrs	r1, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    bdea:	424b      	negs	r3, r1
    bdec:	414b      	adcs	r3, r1
    bdee:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    bdf0:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    bdf2:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    bdf6:	4653      	mov	r3, sl
    bdf8:	701a      	strb	r2, [r3, #0]
	return flags;
    bdfa:	9f01      	ldr	r7, [sp, #4]
            nextExpiredTimer = swTimers[expiredTimerQueueHead].nextTimer;
    bdfc:	6823      	ldr	r3, [r4, #0]
    bdfe:	011b      	lsls	r3, r3, #4
    be00:	444b      	add	r3, r9
    be02:	7b19      	ldrb	r1, [r3, #12]
            callback = (SwTimerCallbackFunc_t)swTimers[expiredTimerQueueHead].timerCb;
    be04:	685e      	ldr	r6, [r3, #4]
            cbParam = swTimers[expiredTimerQueueHead].paramCb;
    be06:	689d      	ldr	r5, [r3, #8]
    be08:	46ab      	mov	fp, r5
            swTimers[expiredTimerQueueHead].nextTimer = SWTIMER_INVALID;
    be0a:	7318      	strb	r0, [r3, #12]
            swTimers[expiredTimerQueueHead].timerCb = NULL;
    be0c:	605a      	str	r2, [r3, #4]
            swTimers[expiredTimerQueueHead].paramCb = NULL;
    be0e:	609a      	str	r2, [r3, #8]
            swTimers[expiredTimerQueueHead].loaded = false;
    be10:	735a      	strb	r2, [r3, #13]
            expiredTimerQueueHead = nextExpiredTimer;
    be12:	6021      	str	r1, [r4, #0]
            if (SWTIMER_INVALID == expiredTimerQueueHead)
    be14:	29ff      	cmp	r1, #255	; 0xff
    be16:	d0dd      	beq.n	bdd4 <SwTimersExecute+0x60>
	if (cpu_irq_is_enabled_flags(flags))
    be18:	4238      	tst	r0, r7
    be1a:	d0de      	beq.n	bdda <SwTimersExecute+0x66>
		cpu_irq_enable();
    be1c:	2301      	movs	r3, #1
    be1e:	4661      	mov	r1, ip
    be20:	700b      	strb	r3, [r1, #0]
    be22:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    be26:	b662      	cpsie	i
    be28:	e7d7      	b.n	bdda <SwTimersExecute+0x66>
            {
                /* Callback function is called */
                callback(cbParam);
    be2a:	4658      	mov	r0, fp
    be2c:	47b0      	blx	r6
    be2e:	e7ca      	b.n	bdc6 <SwTimersExecute+0x52>
                (void)now;
            }
        }
    }
}
    be30:	b003      	add	sp, #12
    be32:	bc3c      	pop	{r2, r3, r4, r5}
    be34:	4690      	mov	r8, r2
    be36:	4699      	mov	r9, r3
    be38:	46a2      	mov	sl, r4
    be3a:	46ab      	mov	fp, r5
    be3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    be3e:	46c0      	nop			; (mov r8, r8)
    be40:	200018c4 	.word	0x200018c4
    be44:	200018c0 	.word	0x200018c0
    be48:	0000c7c1 	.word	0x0000c7c1
    be4c:	2000000c 	.word	0x2000000c
    be50:	0000b9e1 	.word	0x0000b9e1
    be54:	20001044 	.word	0x20001044
    be58:	20001730 	.word	0x20001730
    be5c:	20001048 	.word	0x20001048

0000be60 <TIMER_TaskHandler>:
{
    be60:	b510      	push	{r4, lr}
    SwTimersExecute();
    be62:	4b02      	ldr	r3, [pc, #8]	; (be6c <TIMER_TaskHandler+0xc>)
    be64:	4798      	blx	r3
}
    be66:	2000      	movs	r0, #0
    be68:	bd10      	pop	{r4, pc}
    be6a:	46c0      	nop			; (mov r8, r8)
    be6c:	0000bd75 	.word	0x0000bd75

0000be70 <SwTimerStop>:
        LORAWAN_INVALID_PARAMETER if timerId is not valid
        LORAWAN_INVALID_REQUEST if timerId was not started before
        LORAWAN_SUCCESS if it is successfully stopped
******************************************************************************/
StackRetStatus_t SwTimerStop(uint8_t timerId)
{
    be70:	b570      	push	{r4, r5, r6, lr}
    be72:	b082      	sub	sp, #8
    be74:	0004      	movs	r4, r0
    uint8_t prevIndex;

    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId)
    {
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_STOP_FAILURE);
        return LORAWAN_INVALID_PARAMETER;
    be76:	200a      	movs	r0, #10
    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId)
    be78:	2c18      	cmp	r4, #24
    be7a:	d901      	bls.n	be80 <SwTimerStop+0x10>
        return LORAWAN_SUCCESS;
    }

    SYS_ASSERT_INFO(ASSERT_HAL_TIMER_STOP_FAILURE);
    return LORAWAN_INVALID_REQUEST;
}
    be7c:	b002      	add	sp, #8
    be7e:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    be80:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    be84:	425a      	negs	r2, r3
    be86:	4153      	adcs	r3, r2
    be88:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    be8a:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    be8c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    be90:	2200      	movs	r2, #0
    be92:	4b47      	ldr	r3, [pc, #284]	; (bfb0 <SwTimerStop+0x140>)
    be94:	701a      	strb	r2, [r3, #0]
	return flags;
    be96:	9d01      	ldr	r5, [sp, #4]
    swtimerInternalHandler();
    be98:	4b46      	ldr	r3, [pc, #280]	; (bfb4 <SwTimerStop+0x144>)
    be9a:	4798      	blx	r3
    if (runningTimers > 0)
    be9c:	4b46      	ldr	r3, [pc, #280]	; (bfb8 <SwTimerStop+0x148>)
    be9e:	781b      	ldrb	r3, [r3, #0]
    bea0:	2b00      	cmp	r3, #0
    bea2:	d040      	beq.n	bf26 <SwTimerStop+0xb6>
        uint8_t timer_count = runningTimers;
    bea4:	4b44      	ldr	r3, [pc, #272]	; (bfb8 <SwTimerStop+0x148>)
    bea6:	781b      	ldrb	r3, [r3, #0]
    bea8:	b2db      	uxtb	r3, r3
        prevIndex = currIndex = runningTimerQueueHead;
    beaa:	4a44      	ldr	r2, [pc, #272]	; (bfbc <SwTimerStop+0x14c>)
    beac:	6816      	ldr	r6, [r2, #0]
    beae:	b2f1      	uxtb	r1, r6
        while (timer_count > 0)
    beb0:	2b00      	cmp	r3, #0
    beb2:	d038      	beq.n	bf26 <SwTimerStop+0xb6>
            if (timerId == currIndex)
    beb4:	428c      	cmp	r4, r1
    beb6:	d00b      	beq.n	bed0 <SwTimerStop+0x60>
                currIndex = swTimers[currIndex].nextTimer;
    beb8:	4841      	ldr	r0, [pc, #260]	; (bfc0 <SwTimerStop+0x150>)
    beba:	010a      	lsls	r2, r1, #4
    bebc:	1882      	adds	r2, r0, r2
    bebe:	7b12      	ldrb	r2, [r2, #12]
            timer_count--;
    bec0:	3b01      	subs	r3, #1
    bec2:	b2db      	uxtb	r3, r3
        while (timer_count > 0)
    bec4:	2b00      	cmp	r3, #0
    bec6:	d02e      	beq.n	bf26 <SwTimerStop+0xb6>
            if (timerId == currIndex)
    bec8:	4294      	cmp	r4, r2
    beca:	d001      	beq.n	bed0 <SwTimerStop+0x60>
                currIndex = swTimers[currIndex].nextTimer;
    becc:	0011      	movs	r1, r2
    bece:	e7f4      	b.n	beba <SwTimerStop+0x4a>
                if (timerId == runningTimerQueueHead)
    bed0:	42a6      	cmp	r6, r4
    bed2:	d01d      	beq.n	bf10 <SwTimerStop+0xa0>
                    swTimers[prevIndex].nextTimer = swTimers[timerId].nextTimer;
    bed4:	4b3a      	ldr	r3, [pc, #232]	; (bfc0 <SwTimerStop+0x150>)
    bed6:	0122      	lsls	r2, r4, #4
    bed8:	189a      	adds	r2, r3, r2
    beda:	7b12      	ldrb	r2, [r2, #12]
    bedc:	0109      	lsls	r1, r1, #4
    bede:	1859      	adds	r1, r3, r1
    bee0:	730a      	strb	r2, [r1, #12]
                swTimers[timerId].nextTimer  = SWTIMER_INVALID;
    bee2:	0122      	lsls	r2, r4, #4
    bee4:	4b36      	ldr	r3, [pc, #216]	; (bfc0 <SwTimerStop+0x150>)
    bee6:	189b      	adds	r3, r3, r2
    bee8:	22ff      	movs	r2, #255	; 0xff
    beea:	731a      	strb	r2, [r3, #12]
            runningTimers--;
    beec:	4a32      	ldr	r2, [pc, #200]	; (bfb8 <SwTimerStop+0x148>)
    beee:	7813      	ldrb	r3, [r2, #0]
    bef0:	3b01      	subs	r3, #1
    bef2:	b2db      	uxtb	r3, r3
    bef4:	7013      	strb	r3, [r2, #0]
        swTimers[timerId].timerCb = NULL;
    bef6:	0124      	lsls	r4, r4, #4
    bef8:	4b31      	ldr	r3, [pc, #196]	; (bfc0 <SwTimerStop+0x150>)
    befa:	191c      	adds	r4, r3, r4
    befc:	2300      	movs	r3, #0
    befe:	6063      	str	r3, [r4, #4]
        swTimers[timerId].paramCb = NULL;
    bf00:	60a3      	str	r3, [r4, #8]
        swTimers[timerId].loaded = false;
    bf02:	7363      	strb	r3, [r4, #13]
	if (cpu_irq_is_enabled_flags(flags))
    bf04:	33ff      	adds	r3, #255	; 0xff
        return LORAWAN_SUCCESS;
    bf06:	2008      	movs	r0, #8
    bf08:	422b      	tst	r3, r5
    bf0a:	d0b7      	beq.n	be7c <SwTimerStop+0xc>
    bf0c:	2301      	movs	r3, #1
    bf0e:	e040      	b.n	bf92 <SwTimerStop+0x122>
                    common_tc_compare_stop();
    bf10:	4b2c      	ldr	r3, [pc, #176]	; (bfc4 <SwTimerStop+0x154>)
    bf12:	4798      	blx	r3
                    runningTimerQueueHead = swTimers[timerId].nextTimer;
    bf14:	0122      	lsls	r2, r4, #4
    bf16:	4b2a      	ldr	r3, [pc, #168]	; (bfc0 <SwTimerStop+0x150>)
    bf18:	189b      	adds	r3, r3, r2
    bf1a:	7b18      	ldrb	r0, [r3, #12]
    bf1c:	4b27      	ldr	r3, [pc, #156]	; (bfbc <SwTimerStop+0x14c>)
    bf1e:	6018      	str	r0, [r3, #0]
                    loadHwTimer(runningTimerQueueHead);
    bf20:	4b29      	ldr	r3, [pc, #164]	; (bfc8 <SwTimerStop+0x158>)
    bf22:	4798      	blx	r3
    bf24:	e7dd      	b.n	bee2 <SwTimerStop+0x72>
        prevIndex = currIndex = expiredTimerQueueHead;
    bf26:	4b29      	ldr	r3, [pc, #164]	; (bfcc <SwTimerStop+0x15c>)
    bf28:	6818      	ldr	r0, [r3, #0]
    bf2a:	b2c2      	uxtb	r2, r0
        while (SWTIMER_INVALID != currIndex)
    bf2c:	2aff      	cmp	r2, #255	; 0xff
    bf2e:	d02c      	beq.n	bf8a <SwTimerStop+0x11a>
            if (timerId == currIndex)
    bf30:	4294      	cmp	r4, r2
    bf32:	d009      	beq.n	bf48 <SwTimerStop+0xd8>
                currIndex = swTimers[currIndex].nextTimer;
    bf34:	4922      	ldr	r1, [pc, #136]	; (bfc0 <SwTimerStop+0x150>)
    bf36:	0113      	lsls	r3, r2, #4
    bf38:	18cb      	adds	r3, r1, r3
    bf3a:	7b1b      	ldrb	r3, [r3, #12]
        while (SWTIMER_INVALID != currIndex)
    bf3c:	2bff      	cmp	r3, #255	; 0xff
    bf3e:	d024      	beq.n	bf8a <SwTimerStop+0x11a>
            if (timerId == currIndex)
    bf40:	429c      	cmp	r4, r3
    bf42:	d001      	beq.n	bf48 <SwTimerStop+0xd8>
                currIndex = swTimers[currIndex].nextTimer;
    bf44:	001a      	movs	r2, r3
    bf46:	e7f6      	b.n	bf36 <SwTimerStop+0xc6>
                if (timerId == expiredTimerQueueHead)
    bf48:	42a0      	cmp	r0, r4
    bf4a:	d00d      	beq.n	bf68 <SwTimerStop+0xf8>
                    swTimers[prevIndex].nextTimer = swTimers[timerId].nextTimer;
    bf4c:	4b1c      	ldr	r3, [pc, #112]	; (bfc0 <SwTimerStop+0x150>)
    bf4e:	0121      	lsls	r1, r4, #4
    bf50:	1859      	adds	r1, r3, r1
    bf52:	7b09      	ldrb	r1, [r1, #12]
    bf54:	0110      	lsls	r0, r2, #4
    bf56:	181b      	adds	r3, r3, r0
    bf58:	7319      	strb	r1, [r3, #12]
                    if (timerId == expiredTimerQueueTail)
    bf5a:	4b1d      	ldr	r3, [pc, #116]	; (bfd0 <SwTimerStop+0x160>)
    bf5c:	681b      	ldr	r3, [r3, #0]
    bf5e:	429c      	cmp	r4, r3
    bf60:	d1c9      	bne.n	bef6 <SwTimerStop+0x86>
                        expiredTimerQueueTail = prevIndex;
    bf62:	4b1b      	ldr	r3, [pc, #108]	; (bfd0 <SwTimerStop+0x160>)
    bf64:	601a      	str	r2, [r3, #0]
    bf66:	e7c6      	b.n	bef6 <SwTimerStop+0x86>
                    if (expiredTimerQueueHead == expiredTimerQueueTail)
    bf68:	4b19      	ldr	r3, [pc, #100]	; (bfd0 <SwTimerStop+0x160>)
    bf6a:	681b      	ldr	r3, [r3, #0]
    bf6c:	4298      	cmp	r0, r3
    bf6e:	d006      	beq.n	bf7e <SwTimerStop+0x10e>
                        expiredTimerQueueHead = swTimers[expiredTimerQueueHead].nextTimer;
    bf70:	0100      	lsls	r0, r0, #4
    bf72:	4b13      	ldr	r3, [pc, #76]	; (bfc0 <SwTimerStop+0x150>)
    bf74:	1818      	adds	r0, r3, r0
    bf76:	7b02      	ldrb	r2, [r0, #12]
    bf78:	4b14      	ldr	r3, [pc, #80]	; (bfcc <SwTimerStop+0x15c>)
    bf7a:	601a      	str	r2, [r3, #0]
    bf7c:	e7bb      	b.n	bef6 <SwTimerStop+0x86>
                        expiredTimerQueueHead = expiredTimerQueueTail = SWTIMER_INVALID;
    bf7e:	23ff      	movs	r3, #255	; 0xff
    bf80:	4a13      	ldr	r2, [pc, #76]	; (bfd0 <SwTimerStop+0x160>)
    bf82:	6013      	str	r3, [r2, #0]
    bf84:	4a11      	ldr	r2, [pc, #68]	; (bfcc <SwTimerStop+0x15c>)
    bf86:	6013      	str	r3, [r2, #0]
    bf88:	e7b5      	b.n	bef6 <SwTimerStop+0x86>
    bf8a:	23ff      	movs	r3, #255	; 0xff
    bf8c:	422b      	tst	r3, r5
    bf8e:	d00a      	beq.n	bfa6 <SwTimerStop+0x136>
    bf90:	2300      	movs	r3, #0
		cpu_irq_enable();
    bf92:	2101      	movs	r1, #1
    bf94:	4a06      	ldr	r2, [pc, #24]	; (bfb0 <SwTimerStop+0x140>)
    bf96:	7011      	strb	r1, [r2, #0]
    bf98:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    bf9c:	b662      	cpsie	i
    if (timerStopReqStatus)
    bf9e:	2b00      	cmp	r3, #0
    bfa0:	d103      	bne.n	bfaa <SwTimerStop+0x13a>
    return LORAWAN_INVALID_REQUEST;
    bfa2:	2015      	movs	r0, #21
    bfa4:	e76a      	b.n	be7c <SwTimerStop+0xc>
    bfa6:	2015      	movs	r0, #21
    bfa8:	e768      	b.n	be7c <SwTimerStop+0xc>
        return LORAWAN_SUCCESS;
    bfaa:	2008      	movs	r0, #8
    bfac:	e766      	b.n	be7c <SwTimerStop+0xc>
    bfae:	46c0      	nop			; (mov r8, r8)
    bfb0:	2000000c 	.word	0x2000000c
    bfb4:	0000b9e1 	.word	0x0000b9e1
    bfb8:	20001050 	.word	0x20001050
    bfbc:	2000104c 	.word	0x2000104c
    bfc0:	20001730 	.word	0x20001730
    bfc4:	0000c80d 	.word	0x0000c80d
    bfc8:	0000b949 	.word	0x0000b949
    bfcc:	20001044 	.word	0x20001044
    bfd0:	20001048 	.word	0x20001048

0000bfd4 <SwTimerRunRemainingTime>:
{
    bfd4:	b5f0      	push	{r4, r5, r6, r7, lr}
    bfd6:	b083      	sub	sp, #12
    bfd8:	0005      	movs	r5, r0
    void * timerCb = (void*)(swTimers[runningTimerQueueHead].timerCb);
    bfda:	4b0b      	ldr	r3, [pc, #44]	; (c008 <SwTimerRunRemainingTime+0x34>)
    bfdc:	681c      	ldr	r4, [r3, #0]
    bfde:	0122      	lsls	r2, r4, #4
    bfe0:	4b0a      	ldr	r3, [pc, #40]	; (c00c <SwTimerRunRemainingTime+0x38>)
    bfe2:	189b      	adds	r3, r3, r2
    bfe4:	685e      	ldr	r6, [r3, #4]
    void *paramCb = swTimers[runningTimerQueueHead].paramCb;
    bfe6:	689f      	ldr	r7, [r3, #8]
    uint8_t timerId = runningTimerQueueHead;
    bfe8:	b2e4      	uxtb	r4, r4
    if (LORAWAN_SUCCESS == SwTimerStop(runningTimerQueueHead))
    bfea:	0020      	movs	r0, r4
    bfec:	4b08      	ldr	r3, [pc, #32]	; (c010 <SwTimerRunRemainingTime+0x3c>)
    bfee:	4798      	blx	r3
    bff0:	2808      	cmp	r0, #8
    bff2:	d001      	beq.n	bff8 <SwTimerRunRemainingTime+0x24>
}
    bff4:	b003      	add	sp, #12
    bff6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        SwTimerStart(timerId, offset, SW_TIMEOUT_RELATIVE, timerCb, paramCb);
    bff8:	9700      	str	r7, [sp, #0]
    bffa:	0033      	movs	r3, r6
    bffc:	2200      	movs	r2, #0
    bffe:	0029      	movs	r1, r5
    c000:	0020      	movs	r0, r4
    c002:	4c04      	ldr	r4, [pc, #16]	; (c014 <SwTimerRunRemainingTime+0x40>)
    c004:	47a0      	blx	r4
}
    c006:	e7f5      	b.n	bff4 <SwTimerRunRemainingTime+0x20>
    c008:	2000104c 	.word	0x2000104c
    c00c:	20001730 	.word	0x20001730
    c010:	0000be71 	.word	0x0000be71
    c014:	0000bb65 	.word	0x0000bb65

0000c018 <SystemTimerSuspend>:

/**************************************************************************//**
\brief Suspends the software timer
******************************************************************************/
void SystemTimerSuspend(void)
{
    c018:	b570      	push	{r4, r5, r6, lr}
    time |= ((uint64_t) sysTimeOvf) << 32;
    c01a:	4b07      	ldr	r3, [pc, #28]	; (c038 <SystemTimerSuspend+0x20>)
    c01c:	681c      	ldr	r4, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    c01e:	4b07      	ldr	r3, [pc, #28]	; (c03c <SystemTimerSuspend+0x24>)
    c020:	881d      	ldrh	r5, [r3, #0]
    c022:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    c024:	4b06      	ldr	r3, [pc, #24]	; (c040 <SystemTimerSuspend+0x28>)
    c026:	4798      	blx	r3
    sysTimeLastKnown = gettime();
    c028:	4b06      	ldr	r3, [pc, #24]	; (c044 <SystemTimerSuspend+0x2c>)
    time |= (uint64_t) common_tc_read_count();
    c02a:	4328      	orrs	r0, r5
    c02c:	6018      	str	r0, [r3, #0]
    c02e:	605c      	str	r4, [r3, #4]
    common_tc_stop();
    c030:	4b05      	ldr	r3, [pc, #20]	; (c048 <SystemTimerSuspend+0x30>)
    c032:	4798      	blx	r3
}
    c034:	bd70      	pop	{r4, r5, r6, pc}
    c036:	46c0      	nop			; (mov r8, r8)
    c038:	200018c4 	.word	0x200018c4
    c03c:	200018c0 	.word	0x200018c0
    c040:	0000c7c1 	.word	0x0000c7c1
    c044:	20001058 	.word	0x20001058
    c048:	0000c84d 	.word	0x0000c84d

0000c04c <SystemTimerSync>:
/**************************************************************************//**
\brief Resumes the software timer by offseting it with given time
\param[in] timeToSync Amount of duration to offset from known system time
******************************************************************************/
void SystemTimerSync(uint64_t timeToSync)
{
    c04c:	b570      	push	{r4, r5, r6, lr}
    uint8_t timerId;
    uint16_t adjustOffset;

    sysTimeLastKnown += timeToSync;
    c04e:	4b22      	ldr	r3, [pc, #136]	; (c0d8 <SystemTimerSync+0x8c>)
    c050:	681c      	ldr	r4, [r3, #0]
    c052:	685d      	ldr	r5, [r3, #4]
    c054:	1900      	adds	r0, r0, r4
    c056:	4169      	adcs	r1, r5
    c058:	6018      	str	r0, [r3, #0]
    c05a:	6059      	str	r1, [r3, #4]

    /* 1. Update system time */
    sysTimeOvf = (uint32_t) (sysTimeLastKnown >> 32);
    c05c:	4b1f      	ldr	r3, [pc, #124]	; (c0dc <SystemTimerSync+0x90>)
    c05e:	6019      	str	r1, [r3, #0]
    sysTime = (uint16_t) ((sysTimeLastKnown >> SWTIMER_SYSTIME_SHIFTMASK) & 0xffff);
    c060:	0c02      	lsrs	r2, r0, #16
    c062:	4b1f      	ldr	r3, [pc, #124]	; (c0e0 <SystemTimerSync+0x94>)
    c064:	801a      	strh	r2, [r3, #0]

    /* 2. Adjust expiration of running timers */
    adjustOffset = (uint16_t) sysTimeLastKnown;
    c066:	b280      	uxth	r0, r0
    timerId = runningTimerQueueHead;
    c068:	4b1e      	ldr	r3, [pc, #120]	; (c0e4 <SystemTimerSync+0x98>)
    c06a:	781b      	ldrb	r3, [r3, #0]
    for (uint8_t index = 0; index < runningTimers; index++)
    c06c:	4a1e      	ldr	r2, [pc, #120]	; (c0e8 <SystemTimerSync+0x9c>)
    c06e:	7812      	ldrb	r2, [r2, #0]
    c070:	2a00      	cmp	r2, #0
    c072:	d012      	beq.n	c09a <SystemTimerSync+0x4e>
    c074:	2200      	movs	r2, #0
    {
        if (SWTIMER_INVALID != timerId)
        {
            swTimers[timerId].absoluteExpiryTime -= adjustOffset;
    c076:	4c1d      	ldr	r4, [pc, #116]	; (c0ec <SystemTimerSync+0xa0>)
    for (uint8_t index = 0; index < runningTimers; index++)
    c078:	4d1b      	ldr	r5, [pc, #108]	; (c0e8 <SystemTimerSync+0x9c>)
    c07a:	e005      	b.n	c088 <SystemTimerSync+0x3c>
    c07c:	3201      	adds	r2, #1
    c07e:	b2d2      	uxtb	r2, r2
    c080:	7829      	ldrb	r1, [r5, #0]
    c082:	b2c9      	uxtb	r1, r1
    c084:	4291      	cmp	r1, r2
    c086:	d908      	bls.n	c09a <SystemTimerSync+0x4e>
        if (SWTIMER_INVALID != timerId)
    c088:	2bff      	cmp	r3, #255	; 0xff
    c08a:	d0f7      	beq.n	c07c <SystemTimerSync+0x30>
            swTimers[timerId].absoluteExpiryTime -= adjustOffset;
    c08c:	011b      	lsls	r3, r3, #4
    c08e:	5919      	ldr	r1, [r3, r4]
    c090:	1a09      	subs	r1, r1, r0
    c092:	5119      	str	r1, [r3, r4]
            timerId = swTimers[timerId].nextTimer;
    c094:	18e3      	adds	r3, r4, r3
    c096:	7b1b      	ldrb	r3, [r3, #12]
    c098:	e7f0      	b.n	c07c <SystemTimerSync+0x30>
        }
    }

    /* 3. Start hardware timer */
    common_tc_init();
    c09a:	4b15      	ldr	r3, [pc, #84]	; (c0f0 <SystemTimerSync+0xa4>)
    c09c:	4798      	blx	r3
    set_common_tc_overflow_callback(hwTimerOverflowCallback);
    c09e:	4815      	ldr	r0, [pc, #84]	; (c0f4 <SystemTimerSync+0xa8>)
    c0a0:	4b15      	ldr	r3, [pc, #84]	; (c0f8 <SystemTimerSync+0xac>)
    c0a2:	4798      	blx	r3
    set_common_tc_expiry_callback(hwTimerExpiryCallback);
    c0a4:	4815      	ldr	r0, [pc, #84]	; (c0fc <SystemTimerSync+0xb0>)
    c0a6:	4b16      	ldr	r3, [pc, #88]	; (c100 <SystemTimerSync+0xb4>)
    c0a8:	4798      	blx	r3

    /* 4. Resume timer queue operations */
    if (runningTimers && (SWTIMER_INVALID != runningTimerQueueHead))
    c0aa:	4b0f      	ldr	r3, [pc, #60]	; (c0e8 <SystemTimerSync+0x9c>)
    c0ac:	781b      	ldrb	r3, [r3, #0]
    c0ae:	2b00      	cmp	r3, #0
    c0b0:	d009      	beq.n	c0c6 <SystemTimerSync+0x7a>
    c0b2:	4b0c      	ldr	r3, [pc, #48]	; (c0e4 <SystemTimerSync+0x98>)
    c0b4:	681b      	ldr	r3, [r3, #0]
    c0b6:	2bff      	cmp	r3, #255	; 0xff
    c0b8:	d005      	beq.n	c0c6 <SystemTimerSync+0x7a>
    {
        uint32_t remainingTime = SwTimerNextExpiryDuration();
    c0ba:	4b12      	ldr	r3, [pc, #72]	; (c104 <SystemTimerSync+0xb8>)
    c0bc:	4798      	blx	r3

        if (SWTIMER_MIN_TIMEOUT > remainingTime)
    c0be:	28fe      	cmp	r0, #254	; 0xfe
    c0c0:	d902      	bls.n	c0c8 <SystemTimerSync+0x7c>
        else
        {
            /*
            * There is some time left in head timer, so restart it.
            */
            SwTimerRunRemainingTime(remainingTime);
    c0c2:	4b11      	ldr	r3, [pc, #68]	; (c108 <SystemTimerSync+0xbc>)
    c0c4:	4798      	blx	r3
        }
    }
}
    c0c6:	bd70      	pop	{r4, r5, r6, pc}
            isTimerTriggered = true;
    c0c8:	2201      	movs	r2, #1
    c0ca:	4b10      	ldr	r3, [pc, #64]	; (c10c <SystemTimerSync+0xc0>)
    c0cc:	701a      	strb	r2, [r3, #0]
            SYSTEM_PostTask(TIMER_TASK_ID);
    c0ce:	2001      	movs	r0, #1
    c0d0:	4b0f      	ldr	r3, [pc, #60]	; (c110 <SystemTimerSync+0xc4>)
    c0d2:	4798      	blx	r3
    c0d4:	e7f7      	b.n	c0c6 <SystemTimerSync+0x7a>
    c0d6:	46c0      	nop			; (mov r8, r8)
    c0d8:	20001058 	.word	0x20001058
    c0dc:	200018c4 	.word	0x200018c4
    c0e0:	200018c0 	.word	0x200018c0
    c0e4:	2000104c 	.word	0x2000104c
    c0e8:	20001050 	.word	0x20001050
    c0ec:	20001730 	.word	0x20001730
    c0f0:	0000c8d5 	.word	0x0000c8d5
    c0f4:	0000b891 	.word	0x0000b891
    c0f8:	0000c959 	.word	0x0000c959
    c0fc:	0000b869 	.word	0x0000b869
    c100:	0000c965 	.word	0x0000c965
    c104:	0000bd55 	.word	0x0000bd55
    c108:	0000bfd5 	.word	0x0000bfd5
    c10c:	200018c2 	.word	0x200018c2
    c110:	0000c191 	.word	0x0000c191

0000c114 <Stack_Init>:
/**************************************************************************//**
\brief Initializes the system. This is the first stack function to be called
       by the application in the main() function.
******************************************************************************/
void Stack_Init(void)
{
    c114:	b510      	push	{r4, lr}
	
	/* LORAWAN_Init() should have been called form here, 
	   but parser application has a round-about way to call it now */
 
	/* Post application task to initiate the execution from there */
	SYSTEM_PostTask(APP_TASK_ID);
    c116:	2010      	movs	r0, #16
    c118:	4b01      	ldr	r3, [pc, #4]	; (c120 <Stack_Init+0xc>)
    c11a:	4798      	blx	r3
}
    c11c:	bd10      	pop	{r4, pc}
    c11e:	46c0      	nop			; (mov r8, r8)
    c120:	0000c191 	.word	0x0000c191

0000c124 <SYSTEM_RunTasks>:
/************************************************************************/
/*********************************************************************//**
\brief System tasks execution entry point
*************************************************************************/
void SYSTEM_RunTasks(void)
{
    c124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if ((1 << SYSTEM_TASK_ID_COUNT) > sysTaskFlag)
    c126:	4b16      	ldr	r3, [pc, #88]	; (c180 <SYSTEM_RunTasks+0x5c>)
    c128:	881b      	ldrh	r3, [r3, #0]
    c12a:	b29b      	uxth	r3, r3
    c12c:	2b1f      	cmp	r3, #31
    c12e:	d922      	bls.n	c176 <SYSTEM_RunTasks+0x52>
    c130:	e7fe      	b.n	c130 <SYSTEM_RunTasks+0xc>
    { /* Only valid task bits are set */
        while (sysTaskFlag)
        { /* One or more task are pending to execute */
            for (uint16_t taskId = 0; taskId < SYSTEM_TASK_ID_COUNT; taskId++)
            {
                if ((1 << taskId) & sysTaskFlag)
    c132:	2500      	movs	r5, #0
                    /*
                    * Reset the task bit since it is to be executed now.
                    * It is done inside atomic section to avoid any interrupt context
                    * corrupting the bits.
                    */
                    ATOMIC_SECTION_ENTER
    c134:	4b13      	ldr	r3, [pc, #76]	; (c184 <SYSTEM_RunTasks+0x60>)
    c136:	4798      	blx	r3
                    sysTaskFlag &= ~(1 << taskId);
    c138:	4911      	ldr	r1, [pc, #68]	; (c180 <SYSTEM_RunTasks+0x5c>)
    c13a:	880b      	ldrh	r3, [r1, #0]
    c13c:	2201      	movs	r2, #1
    c13e:	40aa      	lsls	r2, r5
    c140:	4393      	bics	r3, r2
    c142:	800b      	strh	r3, [r1, #0]
                    ATOMIC_SECTION_EXIT
    c144:	4b10      	ldr	r3, [pc, #64]	; (c188 <SYSTEM_RunTasks+0x64>)
    c146:	4798      	blx	r3

                    /* Return value is not used now, can be used later */
                    taskHandlers[taskId]();
    c148:	00ad      	lsls	r5, r5, #2
    c14a:	4b10      	ldr	r3, [pc, #64]	; (c18c <SYSTEM_RunTasks+0x68>)
    c14c:	58eb      	ldr	r3, [r5, r3]
    c14e:	4798      	blx	r3
                if ((1 << taskId) & sysTaskFlag)
    c150:	2101      	movs	r1, #1
        while (sysTaskFlag)
    c152:	883b      	ldrh	r3, [r7, #0]
    c154:	b29b      	uxth	r3, r3
    c156:	2b00      	cmp	r3, #0
    c158:	d011      	beq.n	c17e <SYSTEM_RunTasks+0x5a>
                if ((1 << taskId) & sysTaskFlag)
    c15a:	8823      	ldrh	r3, [r4, #0]
    c15c:	420b      	tst	r3, r1
    c15e:	d1e8      	bne.n	c132 <SYSTEM_RunTasks+0xe>
    c160:	2201      	movs	r2, #1
    c162:	8833      	ldrh	r3, [r6, #0]
    c164:	b29b      	uxth	r3, r3
    c166:	0015      	movs	r5, r2
    c168:	4113      	asrs	r3, r2
    c16a:	4219      	tst	r1, r3
    c16c:	d1e2      	bne.n	c134 <SYSTEM_RunTasks+0x10>
    c16e:	3201      	adds	r2, #1
            for (uint16_t taskId = 0; taskId < SYSTEM_TASK_ID_COUNT; taskId++)
    c170:	2a05      	cmp	r2, #5
    c172:	d1f6      	bne.n	c162 <SYSTEM_RunTasks+0x3e>
    c174:	e7ed      	b.n	c152 <SYSTEM_RunTasks+0x2e>
        while (sysTaskFlag)
    c176:	4f02      	ldr	r7, [pc, #8]	; (c180 <SYSTEM_RunTasks+0x5c>)
                if ((1 << taskId) & sysTaskFlag)
    c178:	003c      	movs	r4, r7
    c17a:	003e      	movs	r6, r7
    c17c:	e7e8      	b.n	c150 <SYSTEM_RunTasks+0x2c>
        * Can happen only due to corruption, so halt
        * TODO : replace this with assert implementation
        */
        while(1);
    }
}
    c17e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c180:	20001060 	.word	0x20001060
    c184:	000052bd 	.word	0x000052bd
    c188:	000052c9 	.word	0x000052c9
    c18c:	0001e4f8 	.word	0x0001e4f8

0000c190 <SYSTEM_PostTask>:

\param[in] task - ID of the posted task.
*************************************************************************/

void SYSTEM_PostTask(SYSTEM_Task_t task)
{
    c190:	b510      	push	{r4, lr}
    c192:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    c194:	4b04      	ldr	r3, [pc, #16]	; (c1a8 <SYSTEM_PostTask+0x18>)
    c196:	4798      	blx	r3
    sysTaskFlag |= task;
    c198:	4b04      	ldr	r3, [pc, #16]	; (c1ac <SYSTEM_PostTask+0x1c>)
    c19a:	8818      	ldrh	r0, [r3, #0]
    c19c:	4320      	orrs	r0, r4
    c19e:	8018      	strh	r0, [r3, #0]
    ATOMIC_SECTION_EXIT
    c1a0:	4b03      	ldr	r3, [pc, #12]	; (c1b0 <SYSTEM_PostTask+0x20>)
    c1a2:	4798      	blx	r3
}
    c1a4:	bd10      	pop	{r4, pc}
    c1a6:	46c0      	nop			; (mov r8, r8)
    c1a8:	000052bd 	.word	0x000052bd
    c1ac:	20001060 	.word	0x20001060
    c1b0:	000052c9 	.word	0x000052c9

0000c1b4 <SYSTEM_ReadyToSleep>:

\return 'true' if the system is ready, 'false' otherwise
*************************************************************************/
bool SYSTEM_ReadyToSleep(void)
{
    return !(sysTaskFlag & 0xffff);
    c1b4:	4b03      	ldr	r3, [pc, #12]	; (c1c4 <SYSTEM_ReadyToSleep+0x10>)
    c1b6:	8818      	ldrh	r0, [r3, #0]
    c1b8:	b280      	uxth	r0, r0
    c1ba:	4243      	negs	r3, r0
    c1bc:	4158      	adcs	r0, r3
    c1be:	b2c0      	uxtb	r0, r0
}
    c1c0:	4770      	bx	lr
    c1c2:	46c0      	nop			; (mov r8, r8)
    c1c4:	20001060 	.word	0x20001060

0000c1c8 <Radio_WriteMode>:
\param newModulation	- Sets the modulation.
\param blocking			- Sets if its blocking call or not.
\return					- none.
*************************************************************************/
void Radio_WriteMode(RadioMode_t newMode, RadioModulation_t newModulation, uint8_t blocking)
{
    c1c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    c1ca:	46d6      	mov	lr, sl
    c1cc:	464f      	mov	r7, r9
    c1ce:	b580      	push	{r7, lr}
    c1d0:	b083      	sub	sp, #12
    c1d2:	9201      	str	r2, [sp, #4]
    uint8_t opMode;
    uint8_t dioMapping;
    RadioModulation_t currentModulation;
    RadioMode_t currentMode;

    if ((MODULATION_FSK == newModulation) &&
    c1d4:	2900      	cmp	r1, #0
    c1d6:	d102      	bne.n	c1de <Radio_WriteMode+0x16>
    c1d8:	1f83      	subs	r3, r0, #6
    c1da:	2b01      	cmp	r3, #1
    c1dc:	d92a      	bls.n	c234 <Radio_WriteMode+0x6c>
        // Unavailable modes for FSK. Just return.
        return;
    }

    // Sanity enforcement on parameters
    newMode &= 0x07;
    c1de:	2307      	movs	r3, #7
    c1e0:	4699      	mov	r9, r3
    c1e2:	001c      	movs	r4, r3
    c1e4:	4004      	ands	r4, r0
    newModulation &= 0x01;
    c1e6:	2601      	movs	r6, #1
    c1e8:	400e      	ands	r6, r1

    opMode = RADIO_RegisterRead(REG_OPMODE);
    c1ea:	2001      	movs	r0, #1
    c1ec:	4b2b      	ldr	r3, [pc, #172]	; (c29c <Radio_WriteMode+0xd4>)
    c1ee:	4798      	blx	r3
    c1f0:	0005      	movs	r5, r0
    c1f2:	0007      	movs	r7, r0

    if ((opMode & 0x80) != 0)
    c1f4:	b243      	sxtb	r3, r0
    c1f6:	469a      	mov	sl, r3
    else
    {
        currentModulation = MODULATION_FSK;
    }

    currentMode = opMode & 0x07;
    c1f8:	464b      	mov	r3, r9
    c1fa:	4003      	ands	r3, r0

    // If we need to change modulation, we need to do this in sleep mode.
    // Otherwise, we can go straight to changing the current mode to newMode.
    if (newModulation != currentModulation)
    c1fc:	4652      	mov	r2, sl
    c1fe:	0fd2      	lsrs	r2, r2, #31
    c200:	4296      	cmp	r6, r2
    c202:	d00a      	beq.n	c21a <Radio_WriteMode+0x52>
    {
        // Go to sleep
        if (MODE_SLEEP != currentMode)
    c204:	2b00      	cmp	r3, #0
    c206:	d11a      	bne.n	c23e <Radio_WriteMode+0x76>
            // Clear mode bits, effectively going to sleep
            RADIO_RegisterWrite(REG_OPMODE, opMode & (~0x07));
            currentMode = MODE_SLEEP;
        }
        // Change modulation
        if (MODULATION_FSK == newModulation)
    c208:	2e00      	cmp	r6, #0
    c20a:	d11e      	bne.n	c24a <Radio_WriteMode+0x82>
        {
            // Clear MSB and sleep bits to make it stay in sleep
            opMode = opMode & (~0x87);
    c20c:	2778      	movs	r7, #120	; 0x78
    c20e:	402f      	ands	r7, r5
        else
        {
            // LoRa mode. Set MSB and clear sleep bits to make it stay in sleep
            opMode = 0x80 | (opMode & (~0x87));
        }
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    c210:	0039      	movs	r1, r7
    c212:	2001      	movs	r0, #1
    c214:	4b22      	ldr	r3, [pc, #136]	; (c2a0 <Radio_WriteMode+0xd8>)
    c216:	4798      	blx	r3
    c218:	2300      	movs	r3, #0

    // From here on currentModulation is no longer current, we will use
    // newModulation instead as it reflects the chip configuration.
    // opMode reflects the actual configuration of the chip.

    if (newMode != currentMode)
    c21a:	42a3      	cmp	r3, r4
    c21c:	d00a      	beq.n	c234 <Radio_WriteMode+0x6c>
    {
        // If we need to block until the mode switch is ready, configure the
        // DIO5 pin to relay this information.
        if ((MODE_SLEEP != newMode) && (1 == blocking))
    c21e:	2c00      	cmp	r4, #0
    c220:	d030      	beq.n	c284 <Radio_WriteMode+0xbc>
    c222:	9b01      	ldr	r3, [sp, #4]
    c224:	2b01      	cmp	r3, #1
    c226:	d016      	beq.n	c256 <Radio_WriteMode+0x8e>
            }
            RADIO_RegisterWrite(REG_DIOMAPPING2, dioMapping);
        }

        // Do the actual mode switch.
        opMode &= ~0x07;                // Clear old mode bits
    c228:	21f8      	movs	r1, #248	; 0xf8
    c22a:	4039      	ands	r1, r7
        opMode |= newMode;              // Set new mode bits
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    c22c:	4321      	orrs	r1, r4
    c22e:	2001      	movs	r0, #1
    c230:	4b1b      	ldr	r3, [pc, #108]	; (c2a0 <Radio_WriteMode+0xd8>)
    c232:	4798      	blx	r3
                SystemBlockingWaitMs(1);
            }
        }
    }
#endif
}
    c234:	b003      	add	sp, #12
    c236:	bc0c      	pop	{r2, r3}
    c238:	4691      	mov	r9, r2
    c23a:	469a      	mov	sl, r3
    c23c:	bdf0      	pop	{r4, r5, r6, r7, pc}
            RADIO_RegisterWrite(REG_OPMODE, opMode & (~0x07));
    c23e:	21f8      	movs	r1, #248	; 0xf8
    c240:	4001      	ands	r1, r0
    c242:	2001      	movs	r0, #1
    c244:	4b16      	ldr	r3, [pc, #88]	; (c2a0 <Radio_WriteMode+0xd8>)
    c246:	4798      	blx	r3
    c248:	e7de      	b.n	c208 <Radio_WriteMode+0x40>
            opMode = 0x80 | (opMode & (~0x87));
    c24a:	2778      	movs	r7, #120	; 0x78
    c24c:	4653      	mov	r3, sl
    c24e:	401f      	ands	r7, r3
    c250:	2180      	movs	r1, #128	; 0x80
    c252:	430f      	orrs	r7, r1
    c254:	e7dc      	b.n	c210 <Radio_WriteMode+0x48>
            dioMapping = RADIO_RegisterRead(REG_DIOMAPPING2);
    c256:	2041      	movs	r0, #65	; 0x41
    c258:	4b10      	ldr	r3, [pc, #64]	; (c29c <Radio_WriteMode+0xd4>)
    c25a:	4798      	blx	r3
            if (MODULATION_FSK == newModulation)
    c25c:	2e00      	cmp	r6, #0
    c25e:	d10e      	bne.n	c27e <Radio_WriteMode+0xb6>
                dioMapping |= 0x30;     // DIO5 = 11 means ModeReady in FSK mode
    c260:	2130      	movs	r1, #48	; 0x30
    c262:	4301      	orrs	r1, r0
    c264:	b2c9      	uxtb	r1, r1
            RADIO_RegisterWrite(REG_DIOMAPPING2, dioMapping);
    c266:	2041      	movs	r0, #65	; 0x41
    c268:	4d0d      	ldr	r5, [pc, #52]	; (c2a0 <Radio_WriteMode+0xd8>)
    c26a:	47a8      	blx	r5
        opMode &= ~0x07;                // Clear old mode bits
    c26c:	21f8      	movs	r1, #248	; 0xf8
    c26e:	4039      	ands	r1, r7
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    c270:	4321      	orrs	r1, r4
    c272:	2001      	movs	r0, #1
    c274:	47a8      	blx	r5
			   delay_ms(1);
    c276:	2001      	movs	r0, #1
    c278:	4b0a      	ldr	r3, [pc, #40]	; (c2a4 <Radio_WriteMode+0xdc>)
    c27a:	4798      	blx	r3
    c27c:	e7da      	b.n	c234 <Radio_WriteMode+0x6c>
                dioMapping &= ~0x30;    // DIO5 = 00 means ModeReady in LoRa mode
    c27e:	21cf      	movs	r1, #207	; 0xcf
    c280:	4001      	ands	r1, r0
    c282:	e7f0      	b.n	c266 <Radio_WriteMode+0x9e>
        opMode &= ~0x07;                // Clear old mode bits
    c284:	21f8      	movs	r1, #248	; 0xf8
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    c286:	4039      	ands	r1, r7
    c288:	2001      	movs	r0, #1
    c28a:	4b05      	ldr	r3, [pc, #20]	; (c2a0 <Radio_WriteMode+0xd8>)
    c28c:	4798      	blx	r3
        if (1 == blocking)
    c28e:	9b01      	ldr	r3, [sp, #4]
    c290:	2b01      	cmp	r3, #1
    c292:	d1cf      	bne.n	c234 <Radio_WriteMode+0x6c>
                SystemBlockingWaitMs(1);
    c294:	2001      	movs	r0, #1
    c296:	4b04      	ldr	r3, [pc, #16]	; (c2a8 <Radio_WriteMode+0xe0>)
    c298:	4798      	blx	r3
    c29a:	e7cb      	b.n	c234 <Radio_WriteMode+0x6c>
    c29c:	0000506d 	.word	0x0000506d
    c2a0:	00005045 	.word	0x00005045
    c2a4:	00001ac5 	.word	0x00001ac5
    c2a8:	000052a1 	.word	0x000052a1

0000c2ac <RADIO_FHSSChangeChannel>:

\param		- none	
\return		- none.
*************************************************************************/
void RADIO_FHSSChangeChannel(void)
{
    c2ac:	b500      	push	{lr}
    c2ae:	b083      	sub	sp, #12
    uint32_t freq;
    RADIO_RegisterRead(REG_LORA_IRQFLAGS);
    c2b0:	2012      	movs	r0, #18
    c2b2:	4b0d      	ldr	r3, [pc, #52]	; (c2e8 <RADIO_FHSSChangeChannel+0x3c>)
    c2b4:	4798      	blx	r3

    if (radioConfiguration.frequencyHopPeriod)
    c2b6:	4b0d      	ldr	r3, [pc, #52]	; (c2ec <RADIO_FHSSChangeChannel+0x40>)
    c2b8:	8adb      	ldrh	r3, [r3, #22]
    c2ba:	2b00      	cmp	r3, #0
    c2bc:	d007      	beq.n	c2ce <RADIO_FHSSChangeChannel+0x22>
    {
        if ((radioConfiguration.radioCallback) &&
    c2be:	4b0b      	ldr	r3, [pc, #44]	; (c2ec <RADIO_FHSSChangeChannel+0x40>)
    c2c0:	691b      	ldr	r3, [r3, #16]
    c2c2:	2b00      	cmp	r3, #0
    c2c4:	d003      	beq.n	c2ce <RADIO_FHSSChangeChannel+0x22>
            (1 == radioCallbackMask.BitMask.radioFhssfreqCallback))
    c2c6:	4a0a      	ldr	r2, [pc, #40]	; (c2f0 <RADIO_FHSSChangeChannel+0x44>)
    c2c8:	7812      	ldrb	r2, [r2, #0]
        if ((radioConfiguration.radioCallback) &&
    c2ca:	0692      	lsls	r2, r2, #26
    c2cc:	d405      	bmi.n	c2da <RADIO_FHSSChangeChannel+0x2e>
            Radio_WriteFrequency(freq);
        }
    }

    // Clear FHSSChangeChannel interrupt
    RADIO_RegisterWrite(REG_LORA_IRQFLAGS, 1 << SHIFT1);
    c2ce:	2102      	movs	r1, #2
    c2d0:	2012      	movs	r0, #18
    c2d2:	4b08      	ldr	r3, [pc, #32]	; (c2f4 <RADIO_FHSSChangeChannel+0x48>)
    c2d4:	4798      	blx	r3
}
    c2d6:	b003      	add	sp, #12
    c2d8:	bd00      	pop	{pc}
            radioConfiguration.radioCallback(RADIO_FHSS_NEXT_FREQ_CALLBACK, (void *)&freq);
    c2da:	a901      	add	r1, sp, #4
    c2dc:	2020      	movs	r0, #32
    c2de:	4798      	blx	r3
            Radio_WriteFrequency(freq);
    c2e0:	9801      	ldr	r0, [sp, #4]
    c2e2:	4b05      	ldr	r3, [pc, #20]	; (c2f8 <RADIO_FHSSChangeChannel+0x4c>)
    c2e4:	4798      	blx	r3
    c2e6:	e7f2      	b.n	c2ce <RADIO_FHSSChangeChannel+0x22>
    c2e8:	0000506d 	.word	0x0000506d
    c2ec:	200018c8 	.word	0x200018c8
    c2f0:	20001eb6 	.word	0x20001eb6
    c2f4:	00005045 	.word	0x00005045
    c2f8:	00011305 	.word	0x00011305

0000c2fc <RADIO_ReadRandom>:

\param		- none	
\return		- returns the random number generated.
*************************************************************************/
uint16_t RADIO_ReadRandom(void)
{
    c2fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint16_t retVal;
    retVal = 0;
	
	// Turn on the RF switch.
	Radio_EnableRfControl(RADIO_RFCTRL_RX); 
    c2fe:	2000      	movs	r0, #0
    c300:	4b1a      	ldr	r3, [pc, #104]	; (c36c <RADIO_ReadRandom+0x70>)
    c302:	4798      	blx	r3
	// Enabling Radio Clock
	Radio_SetClockInput();
    c304:	4b1a      	ldr	r3, [pc, #104]	; (c370 <RADIO_ReadRandom+0x74>)
    c306:	4798      	blx	r3
	
    // Mask all interrupts, do many measurements of RSSI
    Radio_WriteMode(MODE_SLEEP, MODULATION_LORA, 1);
    c308:	2201      	movs	r2, #1
    c30a:	2101      	movs	r1, #1
    c30c:	2000      	movs	r0, #0
    c30e:	4c19      	ldr	r4, [pc, #100]	; (c374 <RADIO_ReadRandom+0x78>)
    c310:	47a0      	blx	r4
    RADIO_RegisterWrite(REG_LORA_IRQFLAGSMASK, 0xFF);
    c312:	21ff      	movs	r1, #255	; 0xff
    c314:	2011      	movs	r0, #17
    c316:	4b18      	ldr	r3, [pc, #96]	; (c378 <RADIO_ReadRandom+0x7c>)
    c318:	4798      	blx	r3
    Radio_WriteMode(MODE_RXCONT, MODULATION_LORA, 1);
    c31a:	2201      	movs	r2, #1
    c31c:	2101      	movs	r1, #1
    c31e:	2005      	movs	r0, #5
    c320:	47a0      	blx	r4
    c322:	2410      	movs	r4, #16
    retVal = 0;
    c324:	2500      	movs	r5, #0
    for (i = 0; i < 16; i++)
    {
        SystemBlockingWaitMs(1);
    c326:	4f15      	ldr	r7, [pc, #84]	; (c37c <RADIO_ReadRandom+0x80>)
        retVal <<= SHIFT1;
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    c328:	4e15      	ldr	r6, [pc, #84]	; (c380 <RADIO_ReadRandom+0x84>)
        SystemBlockingWaitMs(1);
    c32a:	2001      	movs	r0, #1
    c32c:	47b8      	blx	r7
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    c32e:	202c      	movs	r0, #44	; 0x2c
    c330:	47b0      	blx	r6
    c332:	2301      	movs	r3, #1
    c334:	4018      	ands	r0, r3
        retVal <<= SHIFT1;
    c336:	006d      	lsls	r5, r5, #1
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    c338:	4305      	orrs	r5, r0
    c33a:	b2ad      	uxth	r5, r5
    c33c:	3c01      	subs	r4, #1
    c33e:	b2e4      	uxtb	r4, r4
    for (i = 0; i < 16; i++)
    c340:	2c00      	cmp	r4, #0
    c342:	d1f2      	bne.n	c32a <RADIO_ReadRandom+0x2e>
    }
	
	// Turning off the RF switch now.
	Radio_DisableRfControl(RADIO_RFCTRL_RX);
    c344:	2000      	movs	r0, #0
    c346:	4b0f      	ldr	r3, [pc, #60]	; (c384 <RADIO_ReadRandom+0x88>)
    c348:	4798      	blx	r3
	
    // Return radio to sleep
    Radio_WriteMode(MODE_SLEEP, MODULATION_LORA, 1);
    c34a:	2201      	movs	r2, #1
    c34c:	2101      	movs	r1, #1
    c34e:	2000      	movs	r0, #0
    c350:	4b08      	ldr	r3, [pc, #32]	; (c374 <RADIO_ReadRandom+0x78>)
    c352:	4798      	blx	r3
    // Clear interrupts in case any have been generated
    RADIO_RegisterWrite(REG_LORA_IRQFLAGS, 0xFF);
    c354:	21ff      	movs	r1, #255	; 0xff
    c356:	2012      	movs	r0, #18
    c358:	4c07      	ldr	r4, [pc, #28]	; (c378 <RADIO_ReadRandom+0x7c>)
    c35a:	47a0      	blx	r4
    // Unmask all interrupts
    RADIO_RegisterWrite(REG_LORA_IRQFLAGSMASK, 0x00);
    c35c:	2100      	movs	r1, #0
    c35e:	2011      	movs	r0, #17
    c360:	47a0      	blx	r4
	// Disabling Radio Clock save power
	Radio_ResetClockInput();
    c362:	4b09      	ldr	r3, [pc, #36]	; (c388 <RADIO_ReadRandom+0x8c>)
    c364:	4798      	blx	r3
	
    return retVal;
}
    c366:	0028      	movs	r0, r5
    c368:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c36a:	46c0      	nop			; (mov r8, r8)
    c36c:	00011bc1 	.word	0x00011bc1
    c370:	00012071 	.word	0x00012071
    c374:	0000c1c9 	.word	0x0000c1c9
    c378:	00005045 	.word	0x00005045
    c37c:	000052a1 	.word	0x000052a1
    c380:	0000506d 	.word	0x0000506d
    c384:	00011ce9 	.word	0x00011ce9
    c388:	000120a5 	.word	0x000120a5

0000c38c <Radio_ReadFSKRssi>:

\param rssi	- The RSSI measured in the channel.
\return		- ERR_NONE. Other types are not used now.
*************************************************************************/
RadioError_t Radio_ReadFSKRssi(int16_t *rssi)
{	
    c38c:	b510      	push	{r4, lr}
    c38e:	0004      	movs	r4, r0
#ifdef UT
	*rssi = testRssi;
#else // UT
	*rssi = -(RADIO_RegisterRead(REG_FSK_RSSIVALUE) >> 1);
    c390:	2011      	movs	r0, #17
    c392:	4b04      	ldr	r3, [pc, #16]	; (c3a4 <Radio_ReadFSKRssi+0x18>)
    c394:	4798      	blx	r3
    c396:	0840      	lsrs	r0, r0, #1
    c398:	b2c0      	uxtb	r0, r0
    c39a:	4240      	negs	r0, r0
    c39c:	8020      	strh	r0, [r4, #0]
#endif // UT
	
	return ERR_NONE;
}
    c39e:	2000      	movs	r0, #0
    c3a0:	bd10      	pop	{r4, pc}
    c3a2:	46c0      	nop			; (mov r8, r8)
    c3a4:	0000506d 	.word	0x0000506d

0000c3a8 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    c3a8:	b510      	push	{r4, lr}
	tmr_cca_callback();
    c3aa:	4b01      	ldr	r3, [pc, #4]	; (c3b0 <tc_cca_callback+0x8>)
    c3ac:	4798      	blx	r3
}
    c3ae:	bd10      	pop	{r4, pc}
    c3b0:	0000c93d 	.word	0x0000c93d

0000c3b4 <tc_ovf_callback>:
{
    c3b4:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    c3b6:	4b01      	ldr	r3, [pc, #4]	; (c3bc <tc_ovf_callback+0x8>)
    c3b8:	4798      	blx	r3
}
    c3ba:	bd10      	pop	{r4, pc}
    c3bc:	0000c8f5 	.word	0x0000c8f5

0000c3c0 <tmr_read_count>:
{
    c3c0:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    c3c2:	4802      	ldr	r0, [pc, #8]	; (c3cc <tmr_read_count+0xc>)
    c3c4:	4b02      	ldr	r3, [pc, #8]	; (c3d0 <tmr_read_count+0x10>)
    c3c6:	4798      	blx	r3
    c3c8:	b280      	uxth	r0, r0
}
    c3ca:	bd10      	pop	{r4, pc}
    c3cc:	2000195c 	.word	0x2000195c
    c3d0:	00004769 	.word	0x00004769

0000c3d4 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    c3d4:	4b03      	ldr	r3, [pc, #12]	; (c3e4 <tmr_disable_cc_interrupt+0x10>)
    c3d6:	2110      	movs	r1, #16
    c3d8:	681a      	ldr	r2, [r3, #0]
    c3da:	7211      	strb	r1, [r2, #8]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    c3dc:	7e5a      	ldrb	r2, [r3, #25]
    c3de:	438a      	bics	r2, r1
    c3e0:	765a      	strb	r2, [r3, #25]
}
    c3e2:	4770      	bx	lr
    c3e4:	2000195c 	.word	0x2000195c

0000c3e8 <tmr_enable_cc_interrupt>:
{
    c3e8:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    c3ea:	4c0b      	ldr	r4, [pc, #44]	; (c418 <tmr_enable_cc_interrupt+0x30>)
	if (status_flags & TC_STATUS_COUNT_OVERFLOW) {
		int_flags |= TC_INTFLAG_OVF;
	}

	/* Clear interrupt flag */
	tc_module->INTFLAG.reg = int_flags;
    c3ec:	2510      	movs	r5, #16
    c3ee:	6823      	ldr	r3, [r4, #0]
    c3f0:	729d      	strb	r5, [r3, #10]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    c3f2:	0018      	movs	r0, r3
    c3f4:	4b09      	ldr	r3, [pc, #36]	; (c41c <tmr_enable_cc_interrupt+0x34>)
    c3f6:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    c3f8:	4b09      	ldr	r3, [pc, #36]	; (c420 <tmr_enable_cc_interrupt+0x38>)
    c3fa:	5c1b      	ldrb	r3, [r3, r0]
    c3fc:	221f      	movs	r2, #31
    c3fe:	401a      	ands	r2, r3
    c400:	2301      	movs	r3, #1
    c402:	4093      	lsls	r3, r2
    c404:	4a07      	ldr	r2, [pc, #28]	; (c424 <tmr_enable_cc_interrupt+0x3c>)
    c406:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    c408:	7e63      	ldrb	r3, [r4, #25]
    c40a:	2210      	movs	r2, #16
    c40c:	4313      	orrs	r3, r2
    c40e:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    c410:	6823      	ldr	r3, [r4, #0]
    c412:	725d      	strb	r5, [r3, #9]
}
    c414:	bd70      	pop	{r4, r5, r6, pc}
    c416:	46c0      	nop			; (mov r8, r8)
    c418:	2000195c 	.word	0x2000195c
    c41c:	0000443d 	.word	0x0000443d
    c420:	0001e50c 	.word	0x0001e50c
    c424:	e000e100 	.word	0xe000e100

0000c428 <tmr_disable_ovf_interrupt>:
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(2);
		module->enable_callback_mask &= ~TC_INTFLAG_MC(2);
	}
	else {
		module->hw->COUNT8.INTENCLR.reg = (1 << callback_type);
    c428:	4b03      	ldr	r3, [pc, #12]	; (c438 <tmr_disable_ovf_interrupt+0x10>)
    c42a:	2101      	movs	r1, #1
    c42c:	681a      	ldr	r2, [r3, #0]
    c42e:	7211      	strb	r1, [r2, #8]
		module->enable_callback_mask &= ~(1 << callback_type);
    c430:	7e5a      	ldrb	r2, [r3, #25]
    c432:	438a      	bics	r2, r1
    c434:	765a      	strb	r2, [r3, #25]
}
    c436:	4770      	bx	lr
    c438:	2000195c 	.word	0x2000195c

0000c43c <tmr_stop>:
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    c43c:	4b06      	ldr	r3, [pc, #24]	; (c458 <tmr_stop+0x1c>)
    c43e:	681a      	ldr	r2, [r3, #0]
	return (tc_module->SYNCBUSY.reg);
    c440:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    c442:	2b00      	cmp	r3, #0
    c444:	d1fc      	bne.n	c440 <tmr_stop+0x4>
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
    c446:	3333      	adds	r3, #51	; 0x33
    c448:	7213      	strb	r3, [r2, #8]
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;
    c44a:	7293      	strb	r3, [r2, #10]
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
    c44c:	6813      	ldr	r3, [r2, #0]
    c44e:	2102      	movs	r1, #2
    c450:	438b      	bics	r3, r1
    c452:	6013      	str	r3, [r2, #0]
}
    c454:	4770      	bx	lr
    c456:	46c0      	nop			; (mov r8, r8)
    c458:	2000195c 	.word	0x2000195c

0000c45c <tmr_write_cmpreg>:
{
    c45c:	b510      	push	{r4, lr}
    c45e:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    c460:	2100      	movs	r1, #0
    c462:	4802      	ldr	r0, [pc, #8]	; (c46c <tmr_write_cmpreg+0x10>)
    c464:	4b02      	ldr	r3, [pc, #8]	; (c470 <tmr_write_cmpreg+0x14>)
    c466:	4798      	blx	r3
}
    c468:	bd10      	pop	{r4, pc}
    c46a:	46c0      	nop			; (mov r8, r8)
    c46c:	2000195c 	.word	0x2000195c
    c470:	000047a9 	.word	0x000047a9

0000c474 <save_cpu_interrupt>:
{
    c474:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    c476:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    c47a:	425a      	negs	r2, r3
    c47c:	4153      	adcs	r3, r2
    c47e:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    c480:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
    c482:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    c486:	2200      	movs	r2, #0
    c488:	4b02      	ldr	r3, [pc, #8]	; (c494 <save_cpu_interrupt+0x20>)
    c48a:	701a      	strb	r2, [r3, #0]
	return flags;
    c48c:	9801      	ldr	r0, [sp, #4]
	return cpu_irq_save();
    c48e:	b2c0      	uxtb	r0, r0
}
    c490:	b002      	add	sp, #8
    c492:	4770      	bx	lr
    c494:	2000000c 	.word	0x2000000c

0000c498 <restore_cpu_interrupt>:
	if (cpu_irq_is_enabled_flags(flags))
    c498:	2800      	cmp	r0, #0
    c49a:	d005      	beq.n	c4a8 <restore_cpu_interrupt+0x10>
		cpu_irq_enable();
    c49c:	2201      	movs	r2, #1
    c49e:	4b03      	ldr	r3, [pc, #12]	; (c4ac <restore_cpu_interrupt+0x14>)
    c4a0:	701a      	strb	r2, [r3, #0]
    c4a2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    c4a6:	b662      	cpsie	i
}
    c4a8:	4770      	bx	lr
    c4aa:	46c0      	nop			; (mov r8, r8)
    c4ac:	2000000c 	.word	0x2000000c

0000c4b0 <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    c4b0:	b570      	push	{r4, r5, r6, lr}
	config->clock_source               = GCLK_GENERATOR_0;
    c4b2:	4a33      	ldr	r2, [pc, #204]	; (c580 <tmr_init+0xd0>)
    c4b4:	2100      	movs	r1, #0
    c4b6:	2300      	movs	r3, #0
    c4b8:	7011      	strb	r1, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    c4ba:	70d1      	strb	r1, [r2, #3]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    c4bc:	2000      	movs	r0, #0
    c4be:	8091      	strh	r1, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    c4c0:	7190      	strb	r0, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    c4c2:	71d3      	strb	r3, [r2, #7]
	config->run_in_standby             = false;
    c4c4:	7053      	strb	r3, [r2, #1]
	config->on_demand                  = false;
    c4c6:	7093      	strb	r3, [r2, #2]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    c4c8:	7213      	strb	r3, [r2, #8]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    c4ca:	7253      	strb	r3, [r2, #9]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    c4cc:	7293      	strb	r3, [r2, #10]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    c4ce:	72d3      	strb	r3, [r2, #11]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    c4d0:	7313      	strb	r3, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    c4d2:	7393      	strb	r3, [r2, #14]
	config->oneshot                    = false;
    c4d4:	7353      	strb	r3, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    c4d6:	7413      	strb	r3, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    c4d8:	6151      	str	r1, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    c4da:	6191      	str	r1, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    c4dc:	7713      	strb	r3, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    c4de:	6211      	str	r1, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    c4e0:	6251      	str	r1, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    c4e2:	8511      	strh	r1, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    c4e4:	8591      	strh	r1, [r2, #44]	; 0x2c
	config->double_buffering_enabled = false;
    c4e6:	2334      	movs	r3, #52	; 0x34
    c4e8:	54d0      	strb	r0, [r2, r3]
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    c4ea:	3b35      	subs	r3, #53	; 0x35
    c4ec:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    c4ee:	4c25      	ldr	r4, [pc, #148]	; (c584 <tmr_init+0xd4>)
    c4f0:	4925      	ldr	r1, [pc, #148]	; (c588 <tmr_init+0xd8>)
    c4f2:	0020      	movs	r0, r4
    c4f4:	4b25      	ldr	r3, [pc, #148]	; (c58c <tmr_init+0xdc>)
    c4f6:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    c4f8:	2200      	movs	r2, #0
    c4fa:	4925      	ldr	r1, [pc, #148]	; (c590 <tmr_init+0xe0>)
    c4fc:	0020      	movs	r0, r4
    c4fe:	4d25      	ldr	r5, [pc, #148]	; (c594 <tmr_init+0xe4>)
    c500:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    c502:	2202      	movs	r2, #2
    c504:	4924      	ldr	r1, [pc, #144]	; (c598 <tmr_init+0xe8>)
    c506:	0020      	movs	r0, r4
    c508:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    c50a:	6820      	ldr	r0, [r4, #0]
    c50c:	4b23      	ldr	r3, [pc, #140]	; (c59c <tmr_init+0xec>)
    c50e:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    c510:	4b23      	ldr	r3, [pc, #140]	; (c5a0 <tmr_init+0xf0>)
    c512:	5c1a      	ldrb	r2, [r3, r0]
    c514:	231f      	movs	r3, #31
    c516:	4013      	ands	r3, r2
    c518:	2101      	movs	r1, #1
    c51a:	000a      	movs	r2, r1
    c51c:	409a      	lsls	r2, r3
    c51e:	4b21      	ldr	r3, [pc, #132]	; (c5a4 <tmr_init+0xf4>)
    c520:	601a      	str	r2, [r3, #0]
		module->enable_callback_mask |= (1 << callback_type);
    c522:	7e63      	ldrb	r3, [r4, #25]
    c524:	2201      	movs	r2, #1
    c526:	4313      	orrs	r3, r2
    c528:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    c52a:	6822      	ldr	r2, [r4, #0]
    c52c:	7251      	strb	r1, [r2, #9]
	return (tc_module->SYNCBUSY.reg);
    c52e:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    c530:	2b00      	cmp	r3, #0
    c532:	d1fc      	bne.n	c52e <tmr_init+0x7e>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    c534:	6813      	ldr	r3, [r2, #0]
    c536:	2102      	movs	r1, #2
    c538:	430b      	orrs	r3, r1
    c53a:	6013      	str	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;	
    c53c:	2000      	movs	r0, #0
    c53e:	4b1a      	ldr	r3, [pc, #104]	; (c5a8 <tmr_init+0xf8>)
    c540:	4798      	blx	r3
    c542:	4d1a      	ldr	r5, [pc, #104]	; (c5ac <tmr_init+0xfc>)
    c544:	47a8      	blx	r5
    c546:	491a      	ldr	r1, [pc, #104]	; (c5b0 <tmr_init+0x100>)
    c548:	4b1a      	ldr	r3, [pc, #104]	; (c5b4 <tmr_init+0x104>)
    c54a:	4798      	blx	r3
    c54c:	1c04      	adds	r4, r0, #0
	#endif
	
	if ((timer_multiplier - (uint32_t)timer_multiplier) >= 0.5f)
    c54e:	4b1a      	ldr	r3, [pc, #104]	; (c5b8 <tmr_init+0x108>)
    c550:	4798      	blx	r3
    c552:	47a8      	blx	r5
    c554:	1c01      	adds	r1, r0, #0
    c556:	1c20      	adds	r0, r4, #0
    c558:	4b18      	ldr	r3, [pc, #96]	; (c5bc <tmr_init+0x10c>)
    c55a:	4798      	blx	r3
    c55c:	21fc      	movs	r1, #252	; 0xfc
    c55e:	0589      	lsls	r1, r1, #22
    c560:	4b17      	ldr	r3, [pc, #92]	; (c5c0 <tmr_init+0x110>)
    c562:	4798      	blx	r3
    c564:	2800      	cmp	r0, #0
    c566:	d005      	beq.n	c574 <tmr_init+0xc4>
	{
		timer_multiplier += 1.0f;
    c568:	21fe      	movs	r1, #254	; 0xfe
    c56a:	0589      	lsls	r1, r1, #22
    c56c:	1c20      	adds	r0, r4, #0
    c56e:	4b15      	ldr	r3, [pc, #84]	; (c5c4 <tmr_init+0x114>)
    c570:	4798      	blx	r3
    c572:	1c04      	adds	r4, r0, #0
	}
	
	return (uint8_t) timer_multiplier;
    c574:	1c20      	adds	r0, r4, #0
    c576:	4b10      	ldr	r3, [pc, #64]	; (c5b8 <tmr_init+0x108>)
    c578:	4798      	blx	r3
    c57a:	b2c0      	uxtb	r0, r0
}
    c57c:	bd70      	pop	{r4, r5, r6, pc}
    c57e:	46c0      	nop			; (mov r8, r8)
    c580:	20001924 	.word	0x20001924
    c584:	2000195c 	.word	0x2000195c
    c588:	42002000 	.word	0x42002000
    c58c:	00004479 	.word	0x00004479
    c590:	0000c3b5 	.word	0x0000c3b5
    c594:	00004355 	.word	0x00004355
    c598:	0000c3a9 	.word	0x0000c3a9
    c59c:	0000443d 	.word	0x0000443d
    c5a0:	0001e50c 	.word	0x0001e50c
    c5a4:	e000e100 	.word	0xe000e100
    c5a8:	0000411d 	.word	0x0000411d
    c5ac:	00013ded 	.word	0x00013ded
    c5b0:	49742400 	.word	0x49742400
    c5b4:	000133b5 	.word	0x000133b5
    c5b8:	00012ea1 	.word	0x00012ea1
    c5bc:	000139d5 	.word	0x000139d5
    c5c0:	00012df9 	.word	0x00012df9
    c5c4:	00013091 	.word	0x00013091

0000c5c8 <nvm_read>:
 * \internal Pointer to the NVM MEMORY region start address
 */
#define NVM_MEMORY        ((volatile uint16_t *)FLASH_ADDR)
status_code_t nvm_read(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    c5c8:	b570      	push	{r4, r5, r6, lr}

status_code_t nvm_sam0_read(mem_type_t mem, uint32_t address,
		uint8_t *const buffer,
		uint32_t len)
{
	switch (mem) {
    c5ca:	2800      	cmp	r0, #0
    c5cc:	d122      	bne.n	c614 <nvm_read+0x4c>
    c5ce:	4814      	ldr	r0, [pc, #80]	; (c620 <nvm_read+0x58>)
    c5d0:	7d04      	ldrb	r4, [r0, #20]
    {
		/* Get a pointer to the module hardware instance */
		Nvmctrl *const nvm_module = NVMCTRL;
		/* Check if the module is busy */
		if (!nvm_is_ready()) {
			return STATUS_BUSY;
    c5d2:	2005      	movs	r0, #5
		if (!nvm_is_ready()) {
    c5d4:	07e4      	lsls	r4, r4, #31
    c5d6:	d400      	bmi.n	c5da <nvm_read+0x12>
}
    c5d8:	bd70      	pop	{r4, r5, r6, pc}
		}

		/* Clear error flags */
		nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    c5da:	2420      	movs	r4, #32
    c5dc:	34ff      	adds	r4, #255	; 0xff
    c5de:	4810      	ldr	r0, [pc, #64]	; (c620 <nvm_read+0x58>)
    c5e0:	8304      	strh	r4, [r0, #24]
		uint32_t page_address = address / 2;

		/* NVM _must_ be accessed as a series of 16-bit words, perform
		 * manual copy
		 * to ensure alignment */
		for (uint16_t i = 0; i < len; i += 2) {
    c5e2:	2b00      	cmp	r3, #0
    c5e4:	d019      	beq.n	c61a <nvm_read+0x52>
    c5e6:	2001      	movs	r0, #1
    c5e8:	4381      	bics	r1, r0
    c5ea:	2000      	movs	r0, #0
    c5ec:	2500      	movs	r5, #0
			buffer[i] = (data & 0xFF);

			/* If we are not at the end of a read request with an
			 * odd byte count,
			 * store the next byte of data as well */
			if (i < (len - 1)) {
    c5ee:	1e5e      	subs	r6, r3, #1
    c5f0:	e005      	b.n	c5fe <nvm_read+0x36>
		for (uint16_t i = 0; i < len; i += 2) {
    c5f2:	3002      	adds	r0, #2
    c5f4:	b280      	uxth	r0, r0
    c5f6:	0005      	movs	r5, r0
    c5f8:	3102      	adds	r1, #2
    c5fa:	4283      	cmp	r3, r0
    c5fc:	d908      	bls.n	c610 <nvm_read+0x48>
			uint16_t data = NVM_MEMORY[page_address++];
    c5fe:	880c      	ldrh	r4, [r1, #0]
    c600:	b2a4      	uxth	r4, r4
			buffer[i] = (data & 0xFF);
    c602:	5554      	strb	r4, [r2, r5]
			if (i < (len - 1)) {
    c604:	42ae      	cmp	r6, r5
    c606:	d9f4      	bls.n	c5f2 <nvm_read+0x2a>
				buffer[i + 1] = (data >> 8);
    c608:	1955      	adds	r5, r2, r5
    c60a:	0a24      	lsrs	r4, r4, #8
    c60c:	706c      	strb	r4, [r5, #1]
    c60e:	e7f0      	b.n	c5f2 <nvm_read+0x2a>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    c610:	2000      	movs	r0, #0
    c612:	e7e1      	b.n	c5d8 <nvm_read+0x10>
		return ERR_INVALID_ARG;
    c614:	2008      	movs	r0, #8
    c616:	4240      	negs	r0, r0
    c618:	e7de      	b.n	c5d8 <nvm_read+0x10>
	return STATUS_OK;
    c61a:	2000      	movs	r0, #0
    c61c:	e7dc      	b.n	c5d8 <nvm_read+0x10>
    c61e:	46c0      	nop			; (mov r8, r8)
    c620:	41004000 	.word	0x41004000

0000c624 <nvm_write>:
	return error_code;
}

status_code_t nvm_write(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    c624:	b5f0      	push	{r4, r5, r6, r7, lr}
    c626:	46de      	mov	lr, fp
    c628:	4657      	mov	r7, sl
    c62a:	464e      	mov	r6, r9
    c62c:	4645      	mov	r5, r8
    c62e:	b5e0      	push	{r5, r6, r7, lr}
    c630:	b0c5      	sub	sp, #276	; 0x114
	switch (mem) {
    c632:	2800      	cmp	r0, #0
    c634:	d168      	bne.n	c708 <nvm_write+0xe4>
	case INT_FLASH:

		if (STATUS_OK != nvm_memcpy(address, buffer, len, true))
    c636:	b29b      	uxth	r3, r3
    c638:	469a      	mov	sl, r3
	volatile uint8_t *dest_add = (uint8_t *)destination_address;
    c63a:	4688      	mov	r8, r1
	uint32_t row_start_address
    c63c:	23ff      	movs	r3, #255	; 0xff
    c63e:	4399      	bics	r1, r3
    c640:	9100      	str	r1, [sp, #0]
	while (length) {
    c642:	4653      	mov	r3, sl
    c644:	2b00      	cmp	r3, #0
    c646:	d06b      	beq.n	c720 <nvm_write+0xfc>
    c648:	ab04      	add	r3, sp, #16
    c64a:	1a5b      	subs	r3, r3, r1
    c64c:	9302      	str	r3, [sp, #8]
				error_code = nvm_read_buffer(
    c64e:	4e35      	ldr	r6, [pc, #212]	; (c724 <nvm_write+0x100>)
				error_code = nvm_erase_row(row_start_address);
    c650:	4b35      	ldr	r3, [pc, #212]	; (c728 <nvm_write+0x104>)
    c652:	469b      	mov	fp, r3
    c654:	9203      	str	r2, [sp, #12]
    c656:	e03a      	b.n	c6ce <nvm_write+0xaa>
				(FLASH_PAGE_SIZE * NVMCTRL_ROW_PAGES); i++) {
    c658:	3301      	adds	r3, #1
		for (i = row_start_address;
    c65a:	42bb      	cmp	r3, r7
    c65c:	d20e      	bcs.n	c67c <nvm_write+0x58>
			if (length && ((uint8_t *)i == dest_add)) {
    c65e:	2a00      	cmp	r2, #0
    c660:	d0fa      	beq.n	c658 <nvm_write+0x34>
    c662:	4299      	cmp	r1, r3
    c664:	d1f8      	bne.n	c658 <nvm_write+0x34>
				row_buffer[i - row_start_address] = *src_buf++;
    c666:	9d03      	ldr	r5, [sp, #12]
    c668:	7828      	ldrb	r0, [r5, #0]
    c66a:	9c02      	ldr	r4, [sp, #8]
    c66c:	54e0      	strb	r0, [r4, r3]
				dest_add++;
    c66e:	3101      	adds	r1, #1
				length--;
    c670:	3a01      	subs	r2, #1
    c672:	b292      	uxth	r2, r2
				row_buffer[i - row_start_address] = *src_buf++;
    c674:	0028      	movs	r0, r5
    c676:	3001      	adds	r0, #1
    c678:	9003      	str	r0, [sp, #12]
    c67a:	e7ed      	b.n	c658 <nvm_write+0x34>
    c67c:	4692      	mov	sl, r2
    c67e:	4688      	mov	r8, r1
    c680:	9c01      	ldr	r4, [sp, #4]
	cpu_irq_enter_critical();
    c682:	4b2a      	ldr	r3, [pc, #168]	; (c72c <nvm_write+0x108>)
    c684:	4798      	blx	r3
				error_code = nvm_erase_row(row_start_address);
    c686:	9800      	ldr	r0, [sp, #0]
    c688:	47d8      	blx	fp
			} while (error_code == STATUS_BUSY);
    c68a:	2805      	cmp	r0, #5
    c68c:	d0fb      	beq.n	c686 <nvm_write+0x62>
			if (error_code != STATUS_OK) {
    c68e:	2800      	cmp	r0, #0
    c690:	d13d      	bne.n	c70e <nvm_write+0xea>
    c692:	9d00      	ldr	r5, [sp, #0]
				error_code = nvm_write_buffer(
    c694:	4f26      	ldr	r7, [pc, #152]	; (c730 <nvm_write+0x10c>)
    c696:	9401      	str	r4, [sp, #4]
    c698:	9b00      	ldr	r3, [sp, #0]
    c69a:	1aec      	subs	r4, r5, r3
    c69c:	ab04      	add	r3, sp, #16
    c69e:	469c      	mov	ip, r3
    c6a0:	4464      	add	r4, ip
    c6a2:	2240      	movs	r2, #64	; 0x40
    c6a4:	0021      	movs	r1, r4
    c6a6:	0028      	movs	r0, r5
    c6a8:	47b8      	blx	r7
			} while (error_code == STATUS_BUSY);
    c6aa:	2805      	cmp	r0, #5
    c6ac:	d0f9      	beq.n	c6a2 <nvm_write+0x7e>
			if (error_code != STATUS_OK) {
    c6ae:	2800      	cmp	r0, #0
    c6b0:	d12d      	bne.n	c70e <nvm_write+0xea>
    c6b2:	3540      	adds	r5, #64	; 0x40
		for (i = 0; i < NVMCTRL_ROW_PAGES; i++) {
    c6b4:	9b01      	ldr	r3, [sp, #4]
    c6b6:	42ab      	cmp	r3, r5
    c6b8:	d1ee      	bne.n	c698 <nvm_write+0x74>
	cpu_irq_leave_critical();
    c6ba:	4b1e      	ldr	r3, [pc, #120]	; (c734 <nvm_write+0x110>)
    c6bc:	4798      	blx	r3
    c6be:	9b02      	ldr	r3, [sp, #8]
    c6c0:	3b01      	subs	r3, #1
    c6c2:	3bff      	subs	r3, #255	; 0xff
    c6c4:	9302      	str	r3, [sp, #8]
    c6c6:	9500      	str	r5, [sp, #0]
	while (length) {
    c6c8:	4653      	mov	r3, sl
    c6ca:	2b00      	cmp	r3, #0
    c6cc:	d028      	beq.n	c720 <nvm_write+0xfc>
    c6ce:	9b00      	ldr	r3, [sp, #0]
    c6d0:	1c5f      	adds	r7, r3, #1
    c6d2:	37ff      	adds	r7, #255	; 0xff
{
    c6d4:	001c      	movs	r4, r3
    c6d6:	46b9      	mov	r9, r7
    c6d8:	001f      	movs	r7, r3
    c6da:	1be5      	subs	r5, r4, r7
    c6dc:	ab04      	add	r3, sp, #16
    c6de:	469c      	mov	ip, r3
    c6e0:	4465      	add	r5, ip
				error_code = nvm_read_buffer(
    c6e2:	2240      	movs	r2, #64	; 0x40
    c6e4:	0029      	movs	r1, r5
    c6e6:	0020      	movs	r0, r4
    c6e8:	47b0      	blx	r6
			} while (error_code == STATUS_BUSY);
    c6ea:	2805      	cmp	r0, #5
    c6ec:	d0f9      	beq.n	c6e2 <nvm_write+0xbe>
			if (error_code != STATUS_OK) {
    c6ee:	2800      	cmp	r0, #0
    c6f0:	d10d      	bne.n	c70e <nvm_write+0xea>
    c6f2:	3440      	adds	r4, #64	; 0x40
		for (i = 0; i < NVMCTRL_ROW_PAGES; i++) {
    c6f4:	454c      	cmp	r4, r9
    c6f6:	d1f0      	bne.n	c6da <nvm_write+0xb6>
    c6f8:	464f      	mov	r7, r9
		for (i = row_start_address;
    c6fa:	9b00      	ldr	r3, [sp, #0]
    c6fc:	429f      	cmp	r7, r3
    c6fe:	d9c0      	bls.n	c682 <nvm_write+0x5e>
    c700:	4652      	mov	r2, sl
    c702:	4641      	mov	r1, r8
    c704:	9401      	str	r4, [sp, #4]
    c706:	e7aa      	b.n	c65e <nvm_write+0x3a>
			return ERR_INVALID_ARG;
		}
		break;

	default:
		return ERR_INVALID_ARG;
    c708:	2008      	movs	r0, #8
    c70a:	4240      	negs	r0, r0
    c70c:	e001      	b.n	c712 <nvm_write+0xee>
			return ERR_INVALID_ARG;
    c70e:	2008      	movs	r0, #8
    c710:	4240      	negs	r0, r0
	}

	return STATUS_OK;
}
    c712:	b045      	add	sp, #276	; 0x114
    c714:	bc3c      	pop	{r2, r3, r4, r5}
    c716:	4690      	mov	r8, r2
    c718:	4699      	mov	r9, r3
    c71a:	46a2      	mov	sl, r4
    c71c:	46ab      	mov	fp, r5
    c71e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return STATUS_OK;
    c720:	2000      	movs	r0, #0
    c722:	e7f6      	b.n	c712 <nvm_write+0xee>
    c724:	00002685 	.word	0x00002685
    c728:	00002705 	.word	0x00002705
    c72c:	00001af1 	.word	0x00001af1
    c730:	000025ad 	.word	0x000025ad
    c734:	00001b31 	.word	0x00001b31

0000c738 <nvm_init>:

status_code_t nvm_init(mem_type_t mem)
{
    c738:	b500      	push	{lr}
    c73a:	b083      	sub	sp, #12
	if (INT_FLASH == mem) {
    c73c:	2800      	cmp	r0, #0
    c73e:	d110      	bne.n	c762 <nvm_init+0x2a>
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    c740:	2300      	movs	r3, #0
    c742:	466a      	mov	r2, sp
    c744:	7013      	strb	r3, [r2, #0]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    c746:	4a08      	ldr	r2, [pc, #32]	; (c768 <nvm_init+0x30>)
    c748:	6852      	ldr	r2, [r2, #4]
	config->disable_cache     = false;
    c74a:	466a      	mov	r2, sp
    c74c:	70d3      	strb	r3, [r2, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    c74e:	7113      	strb	r3, [r2, #4]
		struct nvm_config config;
		/* Get the default configuration */
		nvm_get_config_defaults(&config);

		/* Enable automatic page write mode */
		config.manual_page_write = false;
    c750:	7053      	strb	r3, [r2, #1]

		/* Set wait state to 1 */
		config.wait_states = 2;
    c752:	3302      	adds	r3, #2
    c754:	7093      	strb	r3, [r2, #2]

		/* Set the NVM configuration */
		nvm_set_config(&config);
    c756:	4668      	mov	r0, sp
    c758:	4b04      	ldr	r3, [pc, #16]	; (c76c <nvm_init+0x34>)
    c75a:	4798      	blx	r3

		return STATUS_OK;
    c75c:	2000      	movs	r0, #0
	}

	return ERR_INVALID_ARG;
}
    c75e:	b003      	add	sp, #12
    c760:	bd00      	pop	{pc}
	return ERR_INVALID_ARG;
    c762:	2008      	movs	r0, #8
    c764:	4240      	negs	r0, r0
    c766:	e7fa      	b.n	c75e <nvm_init+0x26>
    c768:	41004000 	.word	0x41004000
    c76c:	00002445 	.word	0x00002445

0000c770 <main>:
#include "sio2host.h"
#include "lorawan_app.h"
#include "ble_app.h"

int main(void)
{
    c770:	b510      	push	{r4, lr}
	system_init() ;
    c772:	4b0b      	ldr	r3, [pc, #44]	; (c7a0 <main+0x30>)
    c774:	4798      	blx	r3
	delay_init() ;
    c776:	4b0b      	ldr	r3, [pc, #44]	; (c7a4 <main+0x34>)
    c778:	4798      	blx	r3
	delay_ms(5) ;
    c77a:	2005      	movs	r0, #5
    c77c:	4b0a      	ldr	r3, [pc, #40]	; (c7a8 <main+0x38>)
    c77e:	4798      	blx	r3
	Enable_global_interrupt() ;
    c780:	2201      	movs	r2, #1
    c782:	4b0a      	ldr	r3, [pc, #40]	; (c7ac <main+0x3c>)
    c784:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
    c786:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    c78a:	b662      	cpsie	i
	sio2host_init() ;
    c78c:	4b08      	ldr	r3, [pc, #32]	; (c7b0 <main+0x40>)
    c78e:	4798      	blx	r3
	
	lorawan_app_init() ;
    c790:	4b08      	ldr	r3, [pc, #32]	; (c7b4 <main+0x44>)
    c792:	4798      	blx	r3
	ble_app_init() ;
    c794:	4b08      	ldr	r3, [pc, #32]	; (c7b8 <main+0x48>)
    c796:	4798      	blx	r3
	ble_app_select_application() ;
    c798:	4b08      	ldr	r3, [pc, #32]	; (c7bc <main+0x4c>)
    c79a:	4798      	blx	r3
    c79c:	e7fe      	b.n	c79c <main+0x2c>
    c79e:	46c0      	nop			; (mov r8, r8)
    c7a0:	00004329 	.word	0x00004329
    c7a4:	00001a59 	.word	0x00001a59
    c7a8:	00001ac5 	.word	0x00001ac5
    c7ac:	2000000c 	.word	0x2000000c
    c7b0:	00004a41 	.word	0x00004a41
    c7b4:	00001165 	.word	0x00001165
    c7b8:	00000115 	.word	0x00000115
    c7bc:	00000c2d 	.word	0x00000c2d

0000c7c0 <common_tc_read_count>:
    c7c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c7c2:	4b0d      	ldr	r3, [pc, #52]	; (c7f8 <common_tc_read_count+0x38>)
    c7c4:	4798      	blx	r3
    c7c6:	4b0d      	ldr	r3, [pc, #52]	; (c7fc <common_tc_read_count+0x3c>)
    c7c8:	781b      	ldrb	r3, [r3, #0]
    c7ca:	2b00      	cmp	r3, #0
    c7cc:	d00e      	beq.n	c7ec <common_tc_read_count+0x2c>
    c7ce:	4b0c      	ldr	r3, [pc, #48]	; (c800 <common_tc_read_count+0x40>)
    c7d0:	781d      	ldrb	r5, [r3, #0]
    c7d2:	4b0a      	ldr	r3, [pc, #40]	; (c7fc <common_tc_read_count+0x3c>)
    c7d4:	781f      	ldrb	r7, [r3, #0]
    c7d6:	4c0b      	ldr	r4, [pc, #44]	; (c804 <common_tc_read_count+0x44>)
    c7d8:	1c29      	adds	r1, r5, #0
    c7da:	47a0      	blx	r4
    c7dc:	1c06      	adds	r6, r0, #0
    c7de:	480a      	ldr	r0, [pc, #40]	; (c808 <common_tc_read_count+0x48>)
    c7e0:	1c29      	adds	r1, r5, #0
    c7e2:	47a0      	blx	r4
    c7e4:	4378      	muls	r0, r7
    c7e6:	1830      	adds	r0, r6, r0
    c7e8:	b280      	uxth	r0, r0
    c7ea:	e004      	b.n	c7f6 <common_tc_read_count+0x36>
    c7ec:	4b04      	ldr	r3, [pc, #16]	; (c800 <common_tc_read_count+0x40>)
    c7ee:	7819      	ldrb	r1, [r3, #0]
    c7f0:	4b04      	ldr	r3, [pc, #16]	; (c804 <common_tc_read_count+0x44>)
    c7f2:	4798      	blx	r3
    c7f4:	b280      	uxth	r0, r0
    c7f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c7f8:	0000c3c1 	.word	0x0000c3c1
    c7fc:	20001064 	.word	0x20001064
    c800:	20001978 	.word	0x20001978
    c804:	00012bc1 	.word	0x00012bc1
    c808:	0000ffff 	.word	0x0000ffff

0000c80c <common_tc_compare_stop>:
    c80c:	b508      	push	{r3, lr}
    c80e:	4b05      	ldr	r3, [pc, #20]	; (c824 <common_tc_compare_stop+0x18>)
    c810:	4798      	blx	r3
    c812:	4b05      	ldr	r3, [pc, #20]	; (c828 <common_tc_compare_stop+0x1c>)
    c814:	4798      	blx	r3
    c816:	4b05      	ldr	r3, [pc, #20]	; (c82c <common_tc_compare_stop+0x20>)
    c818:	2200      	movs	r2, #0
    c81a:	605a      	str	r2, [r3, #4]
    c81c:	811a      	strh	r2, [r3, #8]
    c81e:	4b04      	ldr	r3, [pc, #16]	; (c830 <common_tc_compare_stop+0x24>)
    c820:	4798      	blx	r3
    c822:	bd08      	pop	{r3, pc}
    c824:	0000c3d5 	.word	0x0000c3d5
    c828:	0000c475 	.word	0x0000c475
    c82c:	20001064 	.word	0x20001064
    c830:	0000c499 	.word	0x0000c499

0000c834 <common_tc_overflow_stop>:
    c834:	b508      	push	{r3, lr}
    c836:	4b03      	ldr	r3, [pc, #12]	; (c844 <common_tc_overflow_stop+0x10>)
    c838:	4798      	blx	r3
    c83a:	2200      	movs	r2, #0
    c83c:	4b02      	ldr	r3, [pc, #8]	; (c848 <common_tc_overflow_stop+0x14>)
    c83e:	701a      	strb	r2, [r3, #0]
    c840:	bd08      	pop	{r3, pc}
    c842:	46c0      	nop			; (mov r8, r8)
    c844:	0000c429 	.word	0x0000c429
    c848:	20001064 	.word	0x20001064

0000c84c <common_tc_stop>:
    c84c:	b508      	push	{r3, lr}
    c84e:	4b03      	ldr	r3, [pc, #12]	; (c85c <common_tc_stop+0x10>)
    c850:	4798      	blx	r3
    c852:	4b03      	ldr	r3, [pc, #12]	; (c860 <common_tc_stop+0x14>)
    c854:	4798      	blx	r3
    c856:	4b03      	ldr	r3, [pc, #12]	; (c864 <common_tc_stop+0x18>)
    c858:	4798      	blx	r3
    c85a:	bd08      	pop	{r3, pc}
    c85c:	0000c80d 	.word	0x0000c80d
    c860:	0000c835 	.word	0x0000c835
    c864:	0000c43d 	.word	0x0000c43d

0000c868 <common_tc_delay>:
    c868:	b510      	push	{r4, lr}
    c86a:	1c04      	adds	r4, r0, #0
    c86c:	4b13      	ldr	r3, [pc, #76]	; (c8bc <common_tc_delay+0x54>)
    c86e:	4798      	blx	r3
    c870:	4b13      	ldr	r3, [pc, #76]	; (c8c0 <common_tc_delay+0x58>)
    c872:	781a      	ldrb	r2, [r3, #0]
    c874:	4362      	muls	r2, r4
    c876:	1881      	adds	r1, r0, r2
    c878:	4b12      	ldr	r3, [pc, #72]	; (c8c4 <common_tc_delay+0x5c>)
    c87a:	6059      	str	r1, [r3, #4]
    c87c:	6859      	ldr	r1, [r3, #4]
    c87e:	0c09      	lsrs	r1, r1, #16
    c880:	6059      	str	r1, [r3, #4]
    c882:	685b      	ldr	r3, [r3, #4]
    c884:	2b00      	cmp	r3, #0
    c886:	d007      	beq.n	c898 <common_tc_delay+0x30>
    c888:	4b0e      	ldr	r3, [pc, #56]	; (c8c4 <common_tc_delay+0x5c>)
    c88a:	6859      	ldr	r1, [r3, #4]
    c88c:	3201      	adds	r2, #1
    c88e:	1880      	adds	r0, r0, r2
    c890:	8118      	strh	r0, [r3, #8]
    c892:	4b0d      	ldr	r3, [pc, #52]	; (c8c8 <common_tc_delay+0x60>)
    c894:	4798      	blx	r3
    c896:	e004      	b.n	c8a2 <common_tc_delay+0x3a>
    c898:	1882      	adds	r2, r0, r2
    c89a:	4b0a      	ldr	r3, [pc, #40]	; (c8c4 <common_tc_delay+0x5c>)
    c89c:	811a      	strh	r2, [r3, #8]
    c89e:	4b0b      	ldr	r3, [pc, #44]	; (c8cc <common_tc_delay+0x64>)
    c8a0:	4798      	blx	r3
    c8a2:	4b08      	ldr	r3, [pc, #32]	; (c8c4 <common_tc_delay+0x5c>)
    c8a4:	891b      	ldrh	r3, [r3, #8]
    c8a6:	2b63      	cmp	r3, #99	; 0x63
    c8a8:	d802      	bhi.n	c8b0 <common_tc_delay+0x48>
    c8aa:	3364      	adds	r3, #100	; 0x64
    c8ac:	4a05      	ldr	r2, [pc, #20]	; (c8c4 <common_tc_delay+0x5c>)
    c8ae:	8113      	strh	r3, [r2, #8]
    c8b0:	4b04      	ldr	r3, [pc, #16]	; (c8c4 <common_tc_delay+0x5c>)
    c8b2:	8918      	ldrh	r0, [r3, #8]
    c8b4:	4b06      	ldr	r3, [pc, #24]	; (c8d0 <common_tc_delay+0x68>)
    c8b6:	4798      	blx	r3
    c8b8:	bd10      	pop	{r4, pc}
    c8ba:	46c0      	nop			; (mov r8, r8)
    c8bc:	0000c3c1 	.word	0x0000c3c1
    c8c0:	20001978 	.word	0x20001978
    c8c4:	20001064 	.word	0x20001064
    c8c8:	0000c3d5 	.word	0x0000c3d5
    c8cc:	0000c3e9 	.word	0x0000c3e9
    c8d0:	0000c45d 	.word	0x0000c45d

0000c8d4 <common_tc_init>:
    c8d4:	b508      	push	{r3, lr}
    c8d6:	2200      	movs	r2, #0
    c8d8:	4b03      	ldr	r3, [pc, #12]	; (c8e8 <common_tc_init+0x14>)
    c8da:	701a      	strb	r2, [r3, #0]
    c8dc:	4b03      	ldr	r3, [pc, #12]	; (c8ec <common_tc_init+0x18>)
    c8de:	4798      	blx	r3
    c8e0:	4b03      	ldr	r3, [pc, #12]	; (c8f0 <common_tc_init+0x1c>)
    c8e2:	7018      	strb	r0, [r3, #0]
    c8e4:	bd08      	pop	{r3, pc}
    c8e6:	46c0      	nop			; (mov r8, r8)
    c8e8:	20001064 	.word	0x20001064
    c8ec:	0000c4b1 	.word	0x0000c4b1
    c8f0:	20001978 	.word	0x20001978

0000c8f4 <tmr_ovf_callback>:
    c8f4:	b508      	push	{r3, lr}
    c8f6:	4b0e      	ldr	r3, [pc, #56]	; (c930 <tmr_ovf_callback+0x3c>)
    c8f8:	685b      	ldr	r3, [r3, #4]
    c8fa:	2b00      	cmp	r3, #0
    c8fc:	d007      	beq.n	c90e <tmr_ovf_callback+0x1a>
    c8fe:	4a0c      	ldr	r2, [pc, #48]	; (c930 <tmr_ovf_callback+0x3c>)
    c900:	6853      	ldr	r3, [r2, #4]
    c902:	3b01      	subs	r3, #1
    c904:	6053      	str	r3, [r2, #4]
    c906:	2b00      	cmp	r3, #0
    c908:	d101      	bne.n	c90e <tmr_ovf_callback+0x1a>
    c90a:	4b0a      	ldr	r3, [pc, #40]	; (c934 <tmr_ovf_callback+0x40>)
    c90c:	4798      	blx	r3
    c90e:	4a08      	ldr	r2, [pc, #32]	; (c930 <tmr_ovf_callback+0x3c>)
    c910:	7813      	ldrb	r3, [r2, #0]
    c912:	3301      	adds	r3, #1
    c914:	b2db      	uxtb	r3, r3
    c916:	7013      	strb	r3, [r2, #0]
    c918:	4a07      	ldr	r2, [pc, #28]	; (c938 <tmr_ovf_callback+0x44>)
    c91a:	7812      	ldrb	r2, [r2, #0]
    c91c:	429a      	cmp	r2, r3
    c91e:	d806      	bhi.n	c92e <tmr_ovf_callback+0x3a>
    c920:	4b03      	ldr	r3, [pc, #12]	; (c930 <tmr_ovf_callback+0x3c>)
    c922:	2200      	movs	r2, #0
    c924:	701a      	strb	r2, [r3, #0]
    c926:	68db      	ldr	r3, [r3, #12]
    c928:	2b00      	cmp	r3, #0
    c92a:	d000      	beq.n	c92e <tmr_ovf_callback+0x3a>
    c92c:	4798      	blx	r3
    c92e:	bd08      	pop	{r3, pc}
    c930:	20001064 	.word	0x20001064
    c934:	0000c3e9 	.word	0x0000c3e9
    c938:	20001978 	.word	0x20001978

0000c93c <tmr_cca_callback>:
    c93c:	b508      	push	{r3, lr}
    c93e:	4b04      	ldr	r3, [pc, #16]	; (c950 <tmr_cca_callback+0x14>)
    c940:	4798      	blx	r3
    c942:	4b04      	ldr	r3, [pc, #16]	; (c954 <tmr_cca_callback+0x18>)
    c944:	691b      	ldr	r3, [r3, #16]
    c946:	2b00      	cmp	r3, #0
    c948:	d000      	beq.n	c94c <tmr_cca_callback+0x10>
    c94a:	4798      	blx	r3
    c94c:	bd08      	pop	{r3, pc}
    c94e:	46c0      	nop			; (mov r8, r8)
    c950:	0000c3d5 	.word	0x0000c3d5
    c954:	20001064 	.word	0x20001064

0000c958 <set_common_tc_overflow_callback>:
    c958:	4b01      	ldr	r3, [pc, #4]	; (c960 <set_common_tc_overflow_callback+0x8>)
    c95a:	60d8      	str	r0, [r3, #12]
    c95c:	4770      	bx	lr
    c95e:	46c0      	nop			; (mov r8, r8)
    c960:	20001064 	.word	0x20001064

0000c964 <set_common_tc_expiry_callback>:
    c964:	4b01      	ldr	r3, [pc, #4]	; (c96c <set_common_tc_expiry_callback+0x8>)
    c966:	6118      	str	r0, [r3, #16]
    c968:	4770      	bx	lr
    c96a:	46c0      	nop			; (mov r8, r8)
    c96c:	20001064 	.word	0x20001064

0000c970 <MacClearCommands>:
    c970:	490e      	ldr	r1, [pc, #56]	; (c9ac <MacClearCommands+0x3c>)
    c972:	b570      	push	{r4, r5, r6, lr}
    c974:	000b      	movs	r3, r1
    c976:	33d8      	adds	r3, #216	; 0xd8
    c978:	7818      	ldrb	r0, [r3, #0]
    c97a:	2303      	movs	r3, #3
    c97c:	25a4      	movs	r5, #164	; 0xa4
    c97e:	4343      	muls	r3, r0
    c980:	2401      	movs	r4, #1
    c982:	20ff      	movs	r0, #255	; 0xff
    c984:	3391      	adds	r3, #145	; 0x91
    c986:	4a0a      	ldr	r2, [pc, #40]	; (c9b0 <MacClearCommands+0x40>)
    c988:	185b      	adds	r3, r3, r1
    c98a:	00ed      	lsls	r5, r5, #3
    c98c:	429a      	cmp	r2, r3
    c98e:	d100      	bne.n	c992 <MacClearCommands+0x22>
    c990:	bd70      	pop	{r4, r5, r6, pc}
    c992:	7811      	ldrb	r1, [r2, #0]
    c994:	29ff      	cmp	r1, #255	; 0xff
    c996:	d006      	beq.n	c9a6 <MacClearCommands+0x36>
    c998:	290a      	cmp	r1, #10
    c99a:	d803      	bhi.n	c9a4 <MacClearCommands+0x34>
    c99c:	0026      	movs	r6, r4
    c99e:	408e      	lsls	r6, r1
    c9a0:	422e      	tst	r6, r5
    c9a2:	d100      	bne.n	c9a6 <MacClearCommands+0x36>
    c9a4:	7010      	strb	r0, [r2, #0]
    c9a6:	3203      	adds	r2, #3
    c9a8:	e7f0      	b.n	c98c <MacClearCommands+0x1c>
    c9aa:	46c0      	nop			; (mov r8, r8)
    c9ac:	20001aa4 	.word	0x20001aa4
    c9b0:	20001b35 	.word	0x20001b35

0000c9b4 <CountfOptsLength>:
    c9b4:	2200      	movs	r2, #0
    c9b6:	490d      	ldr	r1, [pc, #52]	; (c9ec <CountfOptsLength+0x38>)
    c9b8:	b570      	push	{r4, r5, r6, lr}
    c9ba:	000b      	movs	r3, r1
    c9bc:	0010      	movs	r0, r2
    c9be:	2503      	movs	r5, #3
    c9c0:	33d8      	adds	r3, #216	; 0xd8
    c9c2:	781c      	ldrb	r4, [r3, #0]
    c9c4:	4e0a      	ldr	r6, [pc, #40]	; (c9f0 <CountfOptsLength+0x3c>)
    c9c6:	b2d3      	uxtb	r3, r2
    c9c8:	429c      	cmp	r4, r3
    c9ca:	d800      	bhi.n	c9ce <CountfOptsLength+0x1a>
    c9cc:	bd70      	pop	{r4, r5, r6, pc}
    c9ce:	002b      	movs	r3, r5
    c9d0:	4353      	muls	r3, r2
    c9d2:	3391      	adds	r3, #145	; 0x91
    c9d4:	5ccb      	ldrb	r3, [r1, r3]
    c9d6:	2bff      	cmp	r3, #255	; 0xff
    c9d8:	d006      	beq.n	c9e8 <CountfOptsLength+0x34>
    c9da:	18f3      	adds	r3, r6, r3
    c9dc:	3b02      	subs	r3, #2
    c9de:	781b      	ldrb	r3, [r3, #0]
    c9e0:	18c3      	adds	r3, r0, r3
    c9e2:	2b0f      	cmp	r3, #15
    c9e4:	dcf2      	bgt.n	c9cc <CountfOptsLength+0x18>
    c9e6:	b2d8      	uxtb	r0, r3
    c9e8:	3201      	adds	r2, #1
    c9ea:	e7ec      	b.n	c9c6 <CountfOptsLength+0x12>
    c9ec:	20001aa4 	.word	0x20001aa4
    c9f0:	0001e515 	.word	0x0001e515

0000c9f4 <StopAllSoftwareTimers>:
    c9f4:	b570      	push	{r4, r5, r6, lr}
    c9f6:	4c17      	ldr	r4, [pc, #92]	; (ca54 <StopAllSoftwareTimers+0x60>)
    c9f8:	4d17      	ldr	r5, [pc, #92]	; (ca58 <StopAllSoftwareTimers+0x64>)
    c9fa:	0023      	movs	r3, r4
    c9fc:	33e2      	adds	r3, #226	; 0xe2
    c9fe:	7818      	ldrb	r0, [r3, #0]
    ca00:	47a8      	blx	r5
    ca02:	0023      	movs	r3, r4
    ca04:	33e3      	adds	r3, #227	; 0xe3
    ca06:	7818      	ldrb	r0, [r3, #0]
    ca08:	47a8      	blx	r5
    ca0a:	0023      	movs	r3, r4
    ca0c:	33e7      	adds	r3, #231	; 0xe7
    ca0e:	7818      	ldrb	r0, [r3, #0]
    ca10:	47a8      	blx	r5
    ca12:	0023      	movs	r3, r4
    ca14:	33e4      	adds	r3, #228	; 0xe4
    ca16:	7818      	ldrb	r0, [r3, #0]
    ca18:	47a8      	blx	r5
    ca1a:	0023      	movs	r3, r4
    ca1c:	33e5      	adds	r3, #229	; 0xe5
    ca1e:	7818      	ldrb	r0, [r3, #0]
    ca20:	47a8      	blx	r5
    ca22:	0023      	movs	r3, r4
    ca24:	33e8      	adds	r3, #232	; 0xe8
    ca26:	7818      	ldrb	r0, [r3, #0]
    ca28:	47a8      	blx	r5
    ca2a:	0023      	movs	r3, r4
    ca2c:	33e6      	adds	r3, #230	; 0xe6
    ca2e:	7818      	ldrb	r0, [r3, #0]
    ca30:	47a8      	blx	r5
    ca32:	0023      	movs	r3, r4
    ca34:	33e9      	adds	r3, #233	; 0xe9
    ca36:	7818      	ldrb	r0, [r3, #0]
    ca38:	47a8      	blx	r5
    ca3a:	0023      	movs	r3, r4
    ca3c:	33f2      	adds	r3, #242	; 0xf2
    ca3e:	7818      	ldrb	r0, [r3, #0]
    ca40:	47a8      	blx	r5
    ca42:	0023      	movs	r3, r4
    ca44:	33f3      	adds	r3, #243	; 0xf3
    ca46:	7818      	ldrb	r0, [r3, #0]
    ca48:	34ff      	adds	r4, #255	; 0xff
    ca4a:	47a8      	blx	r5
    ca4c:	7f60      	ldrb	r0, [r4, #29]
    ca4e:	47a8      	blx	r5
    ca50:	bd70      	pop	{r4, r5, r6, pc}
    ca52:	46c0      	nop			; (mov r8, r8)
    ca54:	20001aa4 	.word	0x20001aa4
    ca58:	0000be71 	.word	0x0000be71

0000ca5c <LorawanGetMaxPayloadSize>:
    ca5c:	b513      	push	{r0, r1, r4, lr}
    ca5e:	466b      	mov	r3, sp
    ca60:	1ddc      	adds	r4, r3, #7
    ca62:	2300      	movs	r3, #0
    ca64:	0022      	movs	r2, r4
    ca66:	7023      	strb	r3, [r4, #0]
    ca68:	4902      	ldr	r1, [pc, #8]	; (ca74 <LorawanGetMaxPayloadSize+0x18>)
    ca6a:	4b03      	ldr	r3, [pc, #12]	; (ca78 <LorawanGetMaxPayloadSize+0x1c>)
    ca6c:	2005      	movs	r0, #5
    ca6e:	4798      	blx	r3
    ca70:	7820      	ldrb	r0, [r4, #0]
    ca72:	bd16      	pop	{r1, r2, r4, pc}
    ca74:	20001b83 	.word	0x20001b83
    ca78:	0000a7e9 	.word	0x0000a7e9

0000ca7c <UpdateReceiveDelays>:
    ca7c:	23fa      	movs	r3, #250	; 0xfa
    ca7e:	b570      	push	{r4, r5, r6, lr}
    ca80:	009b      	lsls	r3, r3, #2
    ca82:	4c0b      	ldr	r4, [pc, #44]	; (cab0 <UpdateReceiveDelays+0x34>)
    ca84:	2800      	cmp	r0, #0
    ca86:	d000      	beq.n	ca8a <UpdateReceiveDelays+0xe>
    ca88:	4343      	muls	r3, r0
    ca8a:	0022      	movs	r2, r4
    ca8c:	4d09      	ldr	r5, [pc, #36]	; (cab4 <UpdateReceiveDelays+0x38>)
    ca8e:	32c8      	adds	r2, #200	; 0xc8
    ca90:	210c      	movs	r1, #12
    ca92:	2000      	movs	r0, #0
    ca94:	8013      	strh	r3, [r2, #0]
    ca96:	47a8      	blx	r5
    ca98:	0023      	movs	r3, r4
    ca9a:	22fa      	movs	r2, #250	; 0xfa
    ca9c:	33c8      	adds	r3, #200	; 0xc8
    ca9e:	881b      	ldrh	r3, [r3, #0]
    caa0:	0092      	lsls	r2, r2, #2
    caa2:	189b      	adds	r3, r3, r2
    caa4:	34ca      	adds	r4, #202	; 0xca
    caa6:	210d      	movs	r1, #13
    caa8:	2000      	movs	r0, #0
    caaa:	8023      	strh	r3, [r4, #0]
    caac:	47a8      	blx	r5
    caae:	bd70      	pop	{r4, r5, r6, pc}
    cab0:	20001aa4 	.word	0x20001aa4
    cab4:	0000ae01 	.word	0x0000ae01

0000cab8 <IncludeMacCommandsResponse>:
    cab8:	b5f0      	push	{r4, r5, r6, r7, lr}
    caba:	0005      	movs	r5, r0
    cabc:	2600      	movs	r6, #0
    cabe:	b087      	sub	sp, #28
    cac0:	880c      	ldrh	r4, [r1, #0]
    cac2:	9101      	str	r1, [sp, #4]
    cac4:	9203      	str	r2, [sp, #12]
    cac6:	4a67      	ldr	r2, [pc, #412]	; (cc64 <IncludeMacCommandsResponse+0x1ac>)
    cac8:	0013      	movs	r3, r2
    caca:	33d8      	adds	r3, #216	; 0xd8
    cacc:	781b      	ldrb	r3, [r3, #0]
    cace:	42b3      	cmp	r3, r6
    cad0:	d913      	bls.n	cafa <IncludeMacCommandsResponse+0x42>
    cad2:	9b03      	ldr	r3, [sp, #12]
    cad4:	2b00      	cmp	r3, #0
    cad6:	d019      	beq.n	cb0c <IncludeMacCommandsResponse+0x54>
    cad8:	2303      	movs	r3, #3
    cada:	4373      	muls	r3, r6
    cadc:	18d3      	adds	r3, r2, r3
    cade:	3391      	adds	r3, #145	; 0x91
    cae0:	7818      	ldrb	r0, [r3, #0]
    cae2:	28ff      	cmp	r0, #255	; 0xff
    cae4:	d012      	beq.n	cb0c <IncludeMacCommandsResponse+0x54>
    cae6:	9b01      	ldr	r3, [sp, #4]
    cae8:	8819      	ldrh	r1, [r3, #0]
    caea:	4b5f      	ldr	r3, [pc, #380]	; (cc68 <IncludeMacCommandsResponse+0x1b0>)
    caec:	1a61      	subs	r1, r4, r1
    caee:	181b      	adds	r3, r3, r0
    caf0:	3b02      	subs	r3, #2
    caf2:	781b      	ldrb	r3, [r3, #0]
    caf4:	18cb      	adds	r3, r1, r3
    caf6:	2b0f      	cmp	r3, #15
    caf8:	dd08      	ble.n	cb0c <IncludeMacCommandsResponse+0x54>
    cafa:	2207      	movs	r2, #7
    cafc:	2100      	movs	r1, #0
    cafe:	4b5b      	ldr	r3, [pc, #364]	; (cc6c <IncludeMacCommandsResponse+0x1b4>)
    cb00:	485b      	ldr	r0, [pc, #364]	; (cc70 <IncludeMacCommandsResponse+0x1b8>)
    cb02:	4798      	blx	r3
    cb04:	9b01      	ldr	r3, [sp, #4]
    cb06:	801c      	strh	r4, [r3, #0]
    cb08:	b007      	add	sp, #28
    cb0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cb0c:	2303      	movs	r3, #3
    cb0e:	4373      	muls	r3, r6
    cb10:	18d3      	adds	r3, r2, r3
    cb12:	3391      	adds	r3, #145	; 0x91
    cb14:	7819      	ldrb	r1, [r3, #0]
    cb16:	1e88      	subs	r0, r1, #2
    cb18:	2808      	cmp	r0, #8
    cb1a:	d862      	bhi.n	cbe2 <IncludeMacCommandsResponse+0x12a>
    cb1c:	1c63      	adds	r3, r4, #1
    cb1e:	f005 ffb1 	bl	12a84 <__gnu_thumb1_case_uqi>
    cb22:	0594      	.short	0x0594
    cb24:	6646269e 	.word	0x6646269e
    cb28:	7b9e      	.short	0x7b9e
    cb2a:	7f          	.byte	0x7f
    cb2b:	00          	.byte	0x00
    cb2c:	2203      	movs	r2, #3
    cb2e:	20d8      	movs	r0, #216	; 0xd8
    cb30:	552a      	strb	r2, [r5, r4]
    cb32:	2200      	movs	r2, #0
    cb34:	b29b      	uxth	r3, r3
    cb36:	18eb      	adds	r3, r5, r3
    cb38:	4f4a      	ldr	r7, [pc, #296]	; (cc64 <IncludeMacCommandsResponse+0x1ac>)
    cb3a:	701a      	strb	r2, [r3, #0]
    cb3c:	30ff      	adds	r0, #255	; 0xff
    cb3e:	5c39      	ldrb	r1, [r7, r0]
    cb40:	3201      	adds	r2, #1
    cb42:	4011      	ands	r1, r2
    cb44:	466a      	mov	r2, sp
    cb46:	9102      	str	r1, [sp, #8]
    cb48:	7a12      	ldrb	r2, [r2, #8]
    cb4a:	701a      	strb	r2, [r3, #0]
    cb4c:	5c3a      	ldrb	r2, [r7, r0]
    cb4e:	4694      	mov	ip, r2
    cb50:	2202      	movs	r2, #2
    cb52:	4661      	mov	r1, ip
    cb54:	4211      	tst	r1, r2
    cb56:	d002      	beq.n	cb5e <IncludeMacCommandsResponse+0xa6>
    cb58:	9902      	ldr	r1, [sp, #8]
    cb5a:	430a      	orrs	r2, r1
    cb5c:	701a      	strb	r2, [r3, #0]
    cb5e:	2204      	movs	r2, #4
    cb60:	5c39      	ldrb	r1, [r7, r0]
    cb62:	4211      	tst	r1, r2
    cb64:	d06e      	beq.n	cc44 <IncludeMacCommandsResponse+0x18c>
    cb66:	7819      	ldrb	r1, [r3, #0]
    cb68:	430a      	orrs	r2, r1
    cb6a:	701a      	strb	r2, [r3, #0]
    cb6c:	e06a      	b.n	cc44 <IncludeMacCommandsResponse+0x18c>
    cb6e:	2205      	movs	r2, #5
    cb70:	2103      	movs	r1, #3
    cb72:	552a      	strb	r2, [r5, r4]
    cb74:	2200      	movs	r2, #0
    cb76:	b29b      	uxth	r3, r3
    cb78:	4371      	muls	r1, r6
    cb7a:	18eb      	adds	r3, r5, r3
    cb7c:	701a      	strb	r2, [r3, #0]
    cb7e:	4a39      	ldr	r2, [pc, #228]	; (cc64 <IncludeMacCommandsResponse+0x1ac>)
    cb80:	1851      	adds	r1, r2, r1
    cb82:	3190      	adds	r1, #144	; 0x90
    cb84:	7888      	ldrb	r0, [r1, #2]
    cb86:	0700      	lsls	r0, r0, #28
    cb88:	0fc0      	lsrs	r0, r0, #31
    cb8a:	7018      	strb	r0, [r3, #0]
    cb8c:	7889      	ldrb	r1, [r1, #2]
    cb8e:	b2c7      	uxtb	r7, r0
    cb90:	06c9      	lsls	r1, r1, #27
    cb92:	d502      	bpl.n	cb9a <IncludeMacCommandsResponse+0xe2>
    cb94:	2102      	movs	r1, #2
    cb96:	4339      	orrs	r1, r7
    cb98:	7019      	strb	r1, [r3, #0]
    cb9a:	2103      	movs	r1, #3
    cb9c:	4371      	muls	r1, r6
    cb9e:	1852      	adds	r2, r2, r1
    cba0:	3290      	adds	r2, #144	; 0x90
    cba2:	7892      	ldrb	r2, [r2, #2]
    cba4:	0692      	lsls	r2, r2, #26
    cba6:	d54d      	bpl.n	cc44 <IncludeMacCommandsResponse+0x18c>
    cba8:	7819      	ldrb	r1, [r3, #0]
    cbaa:	2204      	movs	r2, #4
    cbac:	e7dc      	b.n	cb68 <IncludeMacCommandsResponse+0xb0>
    cbae:	ab04      	add	r3, sp, #16
    cbb0:	1ddf      	adds	r7, r3, #7
    cbb2:	0039      	movs	r1, r7
    cbb4:	4b2f      	ldr	r3, [pc, #188]	; (cc74 <IncludeMacCommandsResponse+0x1bc>)
    cbb6:	200e      	movs	r0, #14
    cbb8:	4798      	blx	r3
    cbba:	2306      	movs	r3, #6
    cbbc:	4a29      	ldr	r2, [pc, #164]	; (cc64 <IncludeMacCommandsResponse+0x1ac>)
    cbbe:	552b      	strb	r3, [r5, r4]
    cbc0:	32e0      	adds	r2, #224	; 0xe0
    cbc2:	7811      	ldrb	r1, [r2, #0]
    cbc4:	1c62      	adds	r2, r4, #1
    cbc6:	b292      	uxth	r2, r2
    cbc8:	54a9      	strb	r1, [r5, r2]
    cbca:	783a      	ldrb	r2, [r7, #0]
    cbcc:	1ca3      	adds	r3, r4, #2
    cbce:	0011      	movs	r1, r2
    cbd0:	3120      	adds	r1, #32
    cbd2:	3403      	adds	r4, #3
    cbd4:	b2c9      	uxtb	r1, r1
    cbd6:	b29b      	uxth	r3, r3
    cbd8:	b2a4      	uxth	r4, r4
    cbda:	293f      	cmp	r1, #63	; 0x3f
    cbdc:	d904      	bls.n	cbe8 <IncludeMacCommandsResponse+0x130>
    cbde:	2220      	movs	r2, #32
    cbe0:	54ea      	strb	r2, [r5, r3]
    cbe2:	3601      	adds	r6, #1
    cbe4:	b2f6      	uxtb	r6, r6
    cbe6:	e76e      	b.n	cac6 <IncludeMacCommandsResponse+0xe>
    cbe8:	213f      	movs	r1, #63	; 0x3f
    cbea:	400a      	ands	r2, r1
    cbec:	e7f8      	b.n	cbe0 <IncludeMacCommandsResponse+0x128>
    cbee:	2207      	movs	r2, #7
    cbf0:	2103      	movs	r1, #3
    cbf2:	552a      	strb	r2, [r5, r4]
    cbf4:	2200      	movs	r2, #0
    cbf6:	4371      	muls	r1, r6
    cbf8:	b29b      	uxth	r3, r3
    cbfa:	18eb      	adds	r3, r5, r3
    cbfc:	701a      	strb	r2, [r3, #0]
    cbfe:	4a19      	ldr	r2, [pc, #100]	; (cc64 <IncludeMacCommandsResponse+0x1ac>)
    cc00:	1852      	adds	r2, r2, r1
    cc02:	3290      	adds	r2, #144	; 0x90
    cc04:	7891      	ldrb	r1, [r2, #2]
    cc06:	09c9      	lsrs	r1, r1, #7
    cc08:	7019      	strb	r1, [r3, #0]
    cc0a:	7892      	ldrb	r2, [r2, #2]
    cc0c:	b2c8      	uxtb	r0, r1
    cc0e:	0652      	lsls	r2, r2, #25
    cc10:	d518      	bpl.n	cc44 <IncludeMacCommandsResponse+0x18c>
    cc12:	2202      	movs	r2, #2
    cc14:	4302      	orrs	r2, r0
    cc16:	e7a8      	b.n	cb6a <IncludeMacCommandsResponse+0xb2>
    cc18:	2209      	movs	r2, #9
    cc1a:	552a      	strb	r2, [r5, r4]
    cc1c:	b29c      	uxth	r4, r3
    cc1e:	e7e0      	b.n	cbe2 <IncludeMacCommandsResponse+0x12a>
    cc20:	220a      	movs	r2, #10
    cc22:	2103      	movs	r1, #3
    cc24:	552a      	strb	r2, [r5, r4]
    cc26:	2200      	movs	r2, #0
    cc28:	4371      	muls	r1, r6
    cc2a:	b29b      	uxth	r3, r3
    cc2c:	18eb      	adds	r3, r5, r3
    cc2e:	701a      	strb	r2, [r3, #0]
    cc30:	4a0c      	ldr	r2, [pc, #48]	; (cc64 <IncludeMacCommandsResponse+0x1ac>)
    cc32:	1852      	adds	r2, r2, r1
    cc34:	3290      	adds	r2, #144	; 0x90
    cc36:	7891      	ldrb	r1, [r2, #2]
    cc38:	09c9      	lsrs	r1, r1, #7
    cc3a:	7019      	strb	r1, [r3, #0]
    cc3c:	78d2      	ldrb	r2, [r2, #3]
    cc3e:	b2c8      	uxtb	r0, r1
    cc40:	07d2      	lsls	r2, r2, #31
    cc42:	d4e6      	bmi.n	cc12 <IncludeMacCommandsResponse+0x15a>
    cc44:	3402      	adds	r4, #2
    cc46:	b2a4      	uxth	r4, r4
    cc48:	e7cb      	b.n	cbe2 <IncludeMacCommandsResponse+0x12a>
    cc4a:	0013      	movs	r3, r2
    cc4c:	21ff      	movs	r1, #255	; 0xff
    cc4e:	33dd      	adds	r3, #221	; 0xdd
    cc50:	7019      	strb	r1, [r3, #0]
    cc52:	2300      	movs	r3, #0
    cc54:	32de      	adds	r2, #222	; 0xde
    cc56:	7013      	strb	r3, [r2, #0]
    cc58:	1c63      	adds	r3, r4, #1
    cc5a:	2202      	movs	r2, #2
    cc5c:	e7dd      	b.n	cc1a <IncludeMacCommandsResponse+0x162>
    cc5e:	5529      	strb	r1, [r5, r4]
    cc60:	e7dc      	b.n	cc1c <IncludeMacCommandsResponse+0x164>
    cc62:	46c0      	nop			; (mov r8, r8)
    cc64:	20001aa4 	.word	0x20001aa4
    cc68:	0001e515 	.word	0x0001e515
    cc6c:	00016349 	.word	0x00016349
    cc70:	20001c7b 	.word	0x20001c7b
    cc74:	00010fa1 	.word	0x00010fa1

0000cc78 <UpdateJoinSuccessState>:
    cc78:	b5f0      	push	{r4, r5, r6, r7, lr}
    cc7a:	4c35      	ldr	r4, [pc, #212]	; (cd50 <UpdateJoinSuccessState+0xd8>)
    cc7c:	2104      	movs	r1, #4
    cc7e:	0022      	movs	r2, r4
    cc80:	328c      	adds	r2, #140	; 0x8c
    cc82:	7813      	ldrb	r3, [r2, #0]
    cc84:	2001      	movs	r0, #1
    cc86:	438b      	bics	r3, r1
    cc88:	7013      	strb	r3, [r2, #0]
    cc8a:	0022      	movs	r2, r4
    cc8c:	2500      	movs	r5, #0
    cc8e:	327c      	adds	r2, #124	; 0x7c
    cc90:	7813      	ldrb	r3, [r2, #0]
    cc92:	b087      	sub	sp, #28
    cc94:	4303      	orrs	r3, r0
    cc96:	3107      	adds	r1, #7
    cc98:	4f2e      	ldr	r7, [pc, #184]	; (cd54 <UpdateJoinSuccessState+0xdc>)
    cc9a:	7013      	strb	r3, [r2, #0]
    cc9c:	47b8      	blx	r7
    cc9e:	1d23      	adds	r3, r4, #4
    cca0:	2116      	movs	r1, #22
    cca2:	0028      	movs	r0, r5
    cca4:	67dd      	str	r5, [r3, #124]	; 0x7c
    cca6:	47b8      	blx	r7
    cca8:	0023      	movs	r3, r4
    ccaa:	2020      	movs	r0, #32
    ccac:	33ff      	adds	r3, #255	; 0xff
    ccae:	7c5b      	ldrb	r3, [r3, #17]
    ccb0:	4e29      	ldr	r6, [pc, #164]	; (cd58 <UpdateJoinSuccessState+0xe0>)
    ccb2:	4203      	tst	r3, r0
    ccb4:	d014      	beq.n	cce0 <UpdateJoinSuccessState+0x68>
    ccb6:	0023      	movs	r3, r4
    ccb8:	337b      	adds	r3, #123	; 0x7b
    ccba:	701d      	strb	r5, [r3, #0]
    ccbc:	0023      	movs	r3, r4
    ccbe:	a904      	add	r1, sp, #16
    ccc0:	336f      	adds	r3, #111	; 0x6f
    ccc2:	710d      	strb	r5, [r1, #4]
    ccc4:	701d      	strb	r5, [r3, #0]
    ccc6:	705d      	strb	r5, [r3, #1]
    ccc8:	709d      	strb	r5, [r3, #2]
    ccca:	70dd      	strb	r5, [r3, #3]
    cccc:	711d      	strb	r5, [r3, #4]
    ccce:	715d      	strb	r5, [r3, #5]
    ccd0:	719d      	strb	r5, [r3, #6]
    ccd2:	71dd      	strb	r5, [r3, #7]
    ccd4:	47b0      	blx	r6
    ccd6:	210f      	movs	r1, #15
    ccd8:	2021      	movs	r0, #33	; 0x21
    ccda:	4469      	add	r1, sp
    ccdc:	700d      	strb	r5, [r1, #0]
    ccde:	47b0      	blx	r6
    cce0:	0023      	movs	r3, r4
    cce2:	2500      	movs	r5, #0
    cce4:	3308      	adds	r3, #8
    cce6:	210a      	movs	r1, #10
    cce8:	2001      	movs	r0, #1
    ccea:	67dd      	str	r5, [r3, #124]	; 0x7c
    ccec:	47b8      	blx	r7
    ccee:	0023      	movs	r3, r4
    ccf0:	33c2      	adds	r3, #194	; 0xc2
    ccf2:	801d      	strh	r5, [r3, #0]
    ccf4:	0022      	movs	r2, r4
    ccf6:	0023      	movs	r3, r4
    ccf8:	210e      	movs	r1, #14
    ccfa:	327c      	adds	r2, #124	; 0x7c
    ccfc:	33ed      	adds	r3, #237	; 0xed
    ccfe:	701d      	strb	r5, [r3, #0]
    cd00:	7813      	ldrb	r3, [r2, #0]
    cd02:	203a      	movs	r0, #58	; 0x3a
    cd04:	438b      	bics	r3, r1
    cd06:	0029      	movs	r1, r5
    cd08:	7013      	strb	r3, [r2, #0]
    cd0a:	47b0      	blx	r6
    cd0c:	0023      	movs	r3, r4
    cd0e:	337d      	adds	r3, #125	; 0x7d
    cd10:	781b      	ldrb	r3, [r3, #0]
    cd12:	079b      	lsls	r3, r3, #30
    cd14:	d50c      	bpl.n	cd30 <UpdateJoinSuccessState+0xb8>
    cd16:	0023      	movs	r3, r4
    cd18:	21fa      	movs	r1, #250	; 0xfa
    cd1a:	3388      	adds	r3, #136	; 0x88
    cd1c:	681b      	ldr	r3, [r3, #0]
    cd1e:	34e7      	adds	r4, #231	; 0xe7
    cd20:	0089      	lsls	r1, r1, #2
    cd22:	7820      	ldrb	r0, [r4, #0]
    cd24:	4359      	muls	r1, r3
    cd26:	9500      	str	r5, [sp, #0]
    cd28:	4b0c      	ldr	r3, [pc, #48]	; (cd5c <UpdateJoinSuccessState+0xe4>)
    cd2a:	002a      	movs	r2, r5
    cd2c:	4c0c      	ldr	r4, [pc, #48]	; (cd60 <UpdateJoinSuccessState+0xe8>)
    cd2e:	47a0      	blx	r4
    cd30:	490c      	ldr	r1, [pc, #48]	; (cd64 <UpdateJoinSuccessState+0xec>)
    cd32:	794a      	ldrb	r2, [r1, #5]
    cd34:	790b      	ldrb	r3, [r1, #4]
    cd36:	0212      	lsls	r2, r2, #8
    cd38:	431a      	orrs	r2, r3
    cd3a:	798b      	ldrb	r3, [r1, #6]
    cd3c:	041b      	lsls	r3, r3, #16
    cd3e:	431a      	orrs	r2, r3
    cd40:	79cb      	ldrb	r3, [r1, #7]
    cd42:	061b      	lsls	r3, r3, #24
    cd44:	4313      	orrs	r3, r2
    cd46:	d001      	beq.n	cd4c <UpdateJoinSuccessState+0xd4>
    cd48:	2008      	movs	r0, #8
    cd4a:	4798      	blx	r3
    cd4c:	b007      	add	sp, #28
    cd4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cd50:	20001aa4 	.word	0x20001aa4
    cd54:	0000ae01 	.word	0x0000ae01
    cd58:	0000a911 	.word	0x0000a911
    cd5c:	0000cea5 	.word	0x0000cea5
    cd60:	0000bb65 	.word	0x0000bb65
    cd64:	20001d9c 	.word	0x20001d9c

0000cd68 <PrepareSessionKeys>:
    cd68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cd6a:	0004      	movs	r4, r0
    cd6c:	2603      	movs	r6, #3
    cd6e:	000d      	movs	r5, r1
    cd70:	0017      	movs	r7, r2
    cd72:	4b09      	ldr	r3, [pc, #36]	; (cd98 <PrepareSessionKeys+0x30>)
    cd74:	2210      	movs	r2, #16
    cd76:	2100      	movs	r1, #0
    cd78:	4798      	blx	r3
    cd7a:	0032      	movs	r2, r6
    cd7c:	0029      	movs	r1, r5
    cd7e:	1c60      	adds	r0, r4, #1
    cd80:	4d06      	ldr	r5, [pc, #24]	; (cd9c <PrepareSessionKeys+0x34>)
    cd82:	47a8      	blx	r5
    cd84:	0032      	movs	r2, r6
    cd86:	0039      	movs	r1, r7
    cd88:	1d20      	adds	r0, r4, #4
    cd8a:	47a8      	blx	r5
    cd8c:	1de0      	adds	r0, r4, #7
    cd8e:	2202      	movs	r2, #2
    cd90:	4903      	ldr	r1, [pc, #12]	; (cda0 <PrepareSessionKeys+0x38>)
    cd92:	47a8      	blx	r5
    cd94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    cd96:	46c0      	nop			; (mov r8, r8)
    cd98:	00016349 	.word	0x00016349
    cd9c:	00016225 	.word	0x00016225
    cda0:	20001b68 	.word	0x20001b68

0000cda4 <AssembleEncryptionBlock>:
    cda4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    cda6:	001e      	movs	r6, r3
    cda8:	4c0b      	ldr	r4, [pc, #44]	; (cdd8 <AssembleEncryptionBlock+0x34>)
    cdaa:	0017      	movs	r7, r2
    cdac:	4b0b      	ldr	r3, [pc, #44]	; (cddc <AssembleEncryptionBlock+0x38>)
    cdae:	0005      	movs	r5, r0
    cdb0:	9101      	str	r1, [sp, #4]
    cdb2:	2210      	movs	r2, #16
    cdb4:	2100      	movs	r1, #0
    cdb6:	0020      	movs	r0, r4
    cdb8:	4798      	blx	r3
    cdba:	7026      	strb	r6, [r4, #0]
    cdbc:	2604      	movs	r6, #4
    cdbe:	7165      	strb	r5, [r4, #5]
    cdc0:	0032      	movs	r2, r6
    cdc2:	4d07      	ldr	r5, [pc, #28]	; (cde0 <AssembleEncryptionBlock+0x3c>)
    cdc4:	a908      	add	r1, sp, #32
    cdc6:	1da0      	adds	r0, r4, #6
    cdc8:	47a8      	blx	r5
    cdca:	0020      	movs	r0, r4
    cdcc:	0032      	movs	r2, r6
    cdce:	a901      	add	r1, sp, #4
    cdd0:	300a      	adds	r0, #10
    cdd2:	47a8      	blx	r5
    cdd4:	73e7      	strb	r7, [r4, #15]
    cdd6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    cdd8:	20001078 	.word	0x20001078
    cddc:	00016349 	.word	0x00016349
    cde0:	00016225 	.word	0x00016225

0000cde4 <ConfigureRadio>:
    cde4:	b537      	push	{r0, r1, r2, r4, r5, lr}
    cde6:	0001      	movs	r1, r0
    cde8:	0005      	movs	r5, r0
    cdea:	4c11      	ldr	r4, [pc, #68]	; (ce30 <ConfigureRadio+0x4c>)
    cdec:	3109      	adds	r1, #9
    cdee:	2009      	movs	r0, #9
    cdf0:	47a0      	blx	r4
    cdf2:	0029      	movs	r1, r5
    cdf4:	2001      	movs	r0, #1
    cdf6:	47a0      	blx	r4
    cdf8:	1d29      	adds	r1, r5, #4
    cdfa:	200a      	movs	r0, #10
    cdfc:	47a0      	blx	r4
    cdfe:	7a6b      	ldrb	r3, [r5, #9]
    ce00:	2b01      	cmp	r3, #1
    ce02:	d10b      	bne.n	ce1c <ConfigureRadio+0x38>
    ce04:	0029      	movs	r1, r5
    ce06:	2016      	movs	r0, #22
    ce08:	310b      	adds	r1, #11
    ce0a:	47a0      	blx	r4
    ce0c:	0029      	movs	r1, r5
    ce0e:	2007      	movs	r0, #7
    ce10:	310a      	adds	r1, #10
    ce12:	47a0      	blx	r4
    ce14:	2000      	movs	r0, #0
    ce16:	4907      	ldr	r1, [pc, #28]	; (ce34 <ConfigureRadio+0x50>)
    ce18:	47a0      	blx	r4
    ce1a:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    ce1c:	466b      	mov	r3, sp
    ce1e:	1dd9      	adds	r1, r3, #7
    ce20:	2303      	movs	r3, #3
    ce22:	2013      	movs	r0, #19
    ce24:	700b      	strb	r3, [r1, #0]
    ce26:	47a0      	blx	r4
    ce28:	4903      	ldr	r1, [pc, #12]	; (ce38 <ConfigureRadio+0x54>)
    ce2a:	2012      	movs	r0, #18
    ce2c:	e7f4      	b.n	ce18 <ConfigureRadio+0x34>
    ce2e:	46c0      	nop			; (mov r8, r8)
    ce30:	00011091 	.word	0x00011091
    ce34:	20001b9b 	.word	0x20001b9b
    ce38:	0001e512 	.word	0x0001e512

0000ce3c <StopReceiveWindow2Timer>:
    ce3c:	b510      	push	{r4, lr}
    ce3e:	4c0b      	ldr	r4, [pc, #44]	; (ce6c <StopReceiveWindow2Timer+0x30>)
    ce40:	0022      	movs	r2, r4
    ce42:	32f4      	adds	r2, #244	; 0xf4
    ce44:	7812      	ldrb	r2, [r2, #0]
    ce46:	2a01      	cmp	r2, #1
    ce48:	d10e      	bne.n	ce68 <StopReceiveWindow2Timer+0x2c>
    ce4a:	0021      	movs	r1, r4
    ce4c:	200e      	movs	r0, #14
    ce4e:	317c      	adds	r1, #124	; 0x7c
    ce50:	780a      	ldrb	r2, [r1, #0]
    ce52:	34e5      	adds	r4, #229	; 0xe5
    ce54:	4382      	bics	r2, r0
    ce56:	700a      	strb	r2, [r1, #0]
    ce58:	7820      	ldrb	r0, [r4, #0]
    ce5a:	4b05      	ldr	r3, [pc, #20]	; (ce70 <StopReceiveWindow2Timer+0x34>)
    ce5c:	4798      	blx	r3
    ce5e:	2800      	cmp	r0, #0
    ce60:	d002      	beq.n	ce68 <StopReceiveWindow2Timer+0x2c>
    ce62:	7820      	ldrb	r0, [r4, #0]
    ce64:	4b03      	ldr	r3, [pc, #12]	; (ce74 <StopReceiveWindow2Timer+0x38>)
    ce66:	4798      	blx	r3
    ce68:	bd10      	pop	{r4, pc}
    ce6a:	46c0      	nop			; (mov r8, r8)
    ce6c:	20001aa4 	.word	0x20001aa4
    ce70:	0000bcfd 	.word	0x0000bcfd
    ce74:	0000be71 	.word	0x0000be71

0000ce78 <LorawanLinkCheckCallback.part.1>:
    ce78:	4b07      	ldr	r3, [pc, #28]	; (ce98 <LorawanLinkCheckCallback.part.1+0x20>)
    ce7a:	b513      	push	{r0, r1, r4, lr}
    ce7c:	001a      	movs	r2, r3
    ce7e:	21fa      	movs	r1, #250	; 0xfa
    ce80:	3288      	adds	r2, #136	; 0x88
    ce82:	6812      	ldr	r2, [r2, #0]
    ce84:	0089      	lsls	r1, r1, #2
    ce86:	4351      	muls	r1, r2
    ce88:	2200      	movs	r2, #0
    ce8a:	33e7      	adds	r3, #231	; 0xe7
    ce8c:	7818      	ldrb	r0, [r3, #0]
    ce8e:	4c03      	ldr	r4, [pc, #12]	; (ce9c <LorawanLinkCheckCallback.part.1+0x24>)
    ce90:	9200      	str	r2, [sp, #0]
    ce92:	4b03      	ldr	r3, [pc, #12]	; (cea0 <LorawanLinkCheckCallback.part.1+0x28>)
    ce94:	47a0      	blx	r4
    ce96:	bd13      	pop	{r0, r1, r4, pc}
    ce98:	20001aa4 	.word	0x20001aa4
    ce9c:	0000bb65 	.word	0x0000bb65
    cea0:	0000cea5 	.word	0x0000cea5

0000cea4 <LorawanLinkCheckCallback>:
    cea4:	4b17      	ldr	r3, [pc, #92]	; (cf04 <LorawanLinkCheckCallback+0x60>)
    cea6:	20a0      	movs	r0, #160	; 0xa0
    cea8:	001a      	movs	r2, r3
    ceaa:	2180      	movs	r1, #128	; 0x80
    ceac:	b510      	push	{r4, lr}
    ceae:	327c      	adds	r2, #124	; 0x7c
    ceb0:	8812      	ldrh	r2, [r2, #0]
    ceb2:	0080      	lsls	r0, r0, #2
    ceb4:	0089      	lsls	r1, r1, #2
    ceb6:	4002      	ands	r2, r0
    ceb8:	428a      	cmp	r2, r1
    ceba:	d11c      	bne.n	cef6 <LorawanLinkCheckCallback+0x52>
    cebc:	001a      	movs	r2, r3
    cebe:	32d8      	adds	r2, #216	; 0xd8
    cec0:	7810      	ldrb	r0, [r2, #0]
    cec2:	2403      	movs	r4, #3
    cec4:	2200      	movs	r2, #0
    cec6:	b2d1      	uxtb	r1, r2
    cec8:	4281      	cmp	r1, r0
    ceca:	d30d      	bcc.n	cee8 <LorawanLinkCheckCallback+0x44>
    cecc:	d113      	bne.n	cef6 <LorawanLinkCheckCallback+0x52>
    cece:	2203      	movs	r2, #3
    ced0:	434a      	muls	r2, r1
    ced2:	2102      	movs	r1, #2
    ced4:	189a      	adds	r2, r3, r2
    ced6:	3291      	adds	r2, #145	; 0x91
    ced8:	7011      	strb	r1, [r2, #0]
    ceda:	280f      	cmp	r0, #15
    cedc:	d80b      	bhi.n	cef6 <LorawanLinkCheckCallback+0x52>
    cede:	001a      	movs	r2, r3
    cee0:	3001      	adds	r0, #1
    cee2:	32d8      	adds	r2, #216	; 0xd8
    cee4:	7010      	strb	r0, [r2, #0]
    cee6:	e006      	b.n	cef6 <LorawanLinkCheckCallback+0x52>
    cee8:	0021      	movs	r1, r4
    ceea:	3201      	adds	r2, #1
    ceec:	4351      	muls	r1, r2
    ceee:	318e      	adds	r1, #142	; 0x8e
    cef0:	5c59      	ldrb	r1, [r3, r1]
    cef2:	2902      	cmp	r1, #2
    cef4:	d1e7      	bne.n	cec6 <LorawanLinkCheckCallback+0x22>
    cef6:	337d      	adds	r3, #125	; 0x7d
    cef8:	781b      	ldrb	r3, [r3, #0]
    cefa:	079b      	lsls	r3, r3, #30
    cefc:	d501      	bpl.n	cf02 <LorawanLinkCheckCallback+0x5e>
    cefe:	4b02      	ldr	r3, [pc, #8]	; (cf08 <LorawanLinkCheckCallback+0x64>)
    cf00:	4798      	blx	r3
    cf02:	bd10      	pop	{r4, pc}
    cf04:	20001aa4 	.word	0x20001aa4
    cf08:	0000ce79 	.word	0x0000ce79

0000cf0c <LORAWAN_Init>:
    cf0c:	2270      	movs	r2, #112	; 0x70
    cf0e:	b5f0      	push	{r4, r5, r6, r7, lr}
    cf10:	4b3e      	ldr	r3, [pc, #248]	; (d00c <LORAWAN_Init+0x100>)
    cf12:	b087      	sub	sp, #28
    cf14:	781b      	ldrb	r3, [r3, #0]
    cf16:	0005      	movs	r5, r0
    cf18:	011b      	lsls	r3, r3, #4
    cf1a:	4013      	ands	r3, r2
    cf1c:	4a3c      	ldr	r2, [pc, #240]	; (d010 <LORAWAN_Init+0x104>)
    cf1e:	000e      	movs	r6, r1
    cf20:	7812      	ldrb	r2, [r2, #0]
    cf22:	0912      	lsrs	r2, r2, #4
    cf24:	4313      	orrs	r3, r2
    cf26:	2b1f      	cmp	r3, #31
    cf28:	d000      	beq.n	cf2c <LORAWAN_Init+0x20>
    cf2a:	e7fe      	b.n	cf2a <LORAWAN_Init+0x1e>
    cf2c:	4f39      	ldr	r7, [pc, #228]	; (d014 <LORAWAN_Init+0x108>)
    cf2e:	003b      	movs	r3, r7
    cf30:	33ef      	adds	r3, #239	; 0xef
    cf32:	781b      	ldrb	r3, [r3, #0]
    cf34:	2b00      	cmp	r3, #0
    cf36:	d166      	bne.n	d006 <LORAWAN_Init+0xfa>
    cf38:	4837      	ldr	r0, [pc, #220]	; (d018 <LORAWAN_Init+0x10c>)
    cf3a:	4c38      	ldr	r4, [pc, #224]	; (d01c <LORAWAN_Init+0x110>)
    cf3c:	47a0      	blx	r4
    cf3e:	2808      	cmp	r0, #8
    cf40:	d034      	beq.n	cfac <LORAWAN_Init+0xa0>
    cf42:	4b37      	ldr	r3, [pc, #220]	; (d020 <LORAWAN_Init+0x114>)
    cf44:	4798      	blx	r3
    cf46:	37ef      	adds	r7, #239	; 0xef
    cf48:	783b      	ldrb	r3, [r7, #0]
    cf4a:	2b00      	cmp	r3, #0
    cf4c:	d018      	beq.n	cf80 <LORAWAN_Init+0x74>
    cf4e:	4b35      	ldr	r3, [pc, #212]	; (d024 <LORAWAN_Init+0x118>)
    cf50:	0a2a      	lsrs	r2, r5, #8
    cf52:	705a      	strb	r2, [r3, #1]
    cf54:	0c2a      	lsrs	r2, r5, #16
    cf56:	709a      	strb	r2, [r3, #2]
    cf58:	0a32      	lsrs	r2, r6, #8
    cf5a:	701d      	strb	r5, [r3, #0]
    cf5c:	711e      	strb	r6, [r3, #4]
    cf5e:	715a      	strb	r2, [r3, #5]
    cf60:	0e2d      	lsrs	r5, r5, #24
    cf62:	0c32      	lsrs	r2, r6, #16
    cf64:	0e36      	lsrs	r6, r6, #24
    cf66:	719a      	strb	r2, [r3, #6]
    cf68:	70dd      	strb	r5, [r3, #3]
    cf6a:	71de      	strb	r6, [r3, #7]
    cf6c:	4b2e      	ldr	r3, [pc, #184]	; (d028 <LORAWAN_Init+0x11c>)
    cf6e:	4798      	blx	r3
    cf70:	492e      	ldr	r1, [pc, #184]	; (d02c <LORAWAN_Init+0x120>)
    cf72:	4b2f      	ldr	r3, [pc, #188]	; (d030 <LORAWAN_Init+0x124>)
    cf74:	201a      	movs	r0, #26
    cf76:	4798      	blx	r3
    cf78:	4b2e      	ldr	r3, [pc, #184]	; (d034 <LORAWAN_Init+0x128>)
    cf7a:	4798      	blx	r3
    cf7c:	4b2e      	ldr	r3, [pc, #184]	; (d038 <LORAWAN_Init+0x12c>)
    cf7e:	4798      	blx	r3
    cf80:	2317      	movs	r3, #23
    cf82:	ac02      	add	r4, sp, #8
    cf84:	7123      	strb	r3, [r4, #4]
    cf86:	4b2d      	ldr	r3, [pc, #180]	; (d03c <LORAWAN_Init+0x130>)
    cf88:	9a03      	ldr	r2, [sp, #12]
    cf8a:	9300      	str	r3, [sp, #0]
    cf8c:	4d2c      	ldr	r5, [pc, #176]	; (d040 <LORAWAN_Init+0x134>)
    cf8e:	492d      	ldr	r1, [pc, #180]	; (d044 <LORAWAN_Init+0x138>)
    cf90:	4b2d      	ldr	r3, [pc, #180]	; (d048 <LORAWAN_Init+0x13c>)
    cf92:	2000      	movs	r0, #0
    cf94:	47a8      	blx	r5
    cf96:	230f      	movs	r3, #15
    cf98:	7123      	strb	r3, [r4, #4]
    cf9a:	4b2c      	ldr	r3, [pc, #176]	; (d04c <LORAWAN_Init+0x140>)
    cf9c:	492c      	ldr	r1, [pc, #176]	; (d050 <LORAWAN_Init+0x144>)
    cf9e:	9300      	str	r3, [sp, #0]
    cfa0:	6862      	ldr	r2, [r4, #4]
    cfa2:	4b2c      	ldr	r3, [pc, #176]	; (d054 <LORAWAN_Init+0x148>)
    cfa4:	2001      	movs	r0, #1
    cfa6:	47a8      	blx	r5
    cfa8:	b007      	add	sp, #28
    cfaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cfac:	482a      	ldr	r0, [pc, #168]	; (d058 <LORAWAN_Init+0x14c>)
    cfae:	47a0      	blx	r4
    cfb0:	2808      	cmp	r0, #8
    cfb2:	d1c6      	bne.n	cf42 <LORAWAN_Init+0x36>
    cfb4:	4829      	ldr	r0, [pc, #164]	; (d05c <LORAWAN_Init+0x150>)
    cfb6:	47a0      	blx	r4
    cfb8:	2808      	cmp	r0, #8
    cfba:	d1c2      	bne.n	cf42 <LORAWAN_Init+0x36>
    cfbc:	4828      	ldr	r0, [pc, #160]	; (d060 <LORAWAN_Init+0x154>)
    cfbe:	47a0      	blx	r4
    cfc0:	2808      	cmp	r0, #8
    cfc2:	d1be      	bne.n	cf42 <LORAWAN_Init+0x36>
    cfc4:	4827      	ldr	r0, [pc, #156]	; (d064 <LORAWAN_Init+0x158>)
    cfc6:	47a0      	blx	r4
    cfc8:	2808      	cmp	r0, #8
    cfca:	d1ba      	bne.n	cf42 <LORAWAN_Init+0x36>
    cfcc:	4826      	ldr	r0, [pc, #152]	; (d068 <LORAWAN_Init+0x15c>)
    cfce:	47a0      	blx	r4
    cfd0:	2808      	cmp	r0, #8
    cfd2:	d1b6      	bne.n	cf42 <LORAWAN_Init+0x36>
    cfd4:	4825      	ldr	r0, [pc, #148]	; (d06c <LORAWAN_Init+0x160>)
    cfd6:	47a0      	blx	r4
    cfd8:	2808      	cmp	r0, #8
    cfda:	d1b2      	bne.n	cf42 <LORAWAN_Init+0x36>
    cfdc:	4824      	ldr	r0, [pc, #144]	; (d070 <LORAWAN_Init+0x164>)
    cfde:	47a0      	blx	r4
    cfe0:	2808      	cmp	r0, #8
    cfe2:	d1ae      	bne.n	cf42 <LORAWAN_Init+0x36>
    cfe4:	4823      	ldr	r0, [pc, #140]	; (d074 <LORAWAN_Init+0x168>)
    cfe6:	47a0      	blx	r4
    cfe8:	2808      	cmp	r0, #8
    cfea:	d1aa      	bne.n	cf42 <LORAWAN_Init+0x36>
    cfec:	4822      	ldr	r0, [pc, #136]	; (d078 <LORAWAN_Init+0x16c>)
    cfee:	47a0      	blx	r4
    cff0:	2808      	cmp	r0, #8
    cff2:	d1a6      	bne.n	cf42 <LORAWAN_Init+0x36>
    cff4:	4821      	ldr	r0, [pc, #132]	; (d07c <LORAWAN_Init+0x170>)
    cff6:	47a0      	blx	r4
    cff8:	2808      	cmp	r0, #8
    cffa:	d1a2      	bne.n	cf42 <LORAWAN_Init+0x36>
    cffc:	003b      	movs	r3, r7
    cffe:	2201      	movs	r2, #1
    d000:	33ef      	adds	r3, #239	; 0xef
    d002:	701a      	strb	r2, [r3, #0]
    d004:	e79f      	b.n	cf46 <LORAWAN_Init+0x3a>
    d006:	4b1e      	ldr	r3, [pc, #120]	; (d080 <LORAWAN_Init+0x174>)
    d008:	4798      	blx	r3
    d00a:	e79c      	b.n	cf46 <LORAWAN_Init+0x3a>
    d00c:	41003fe8 	.word	0x41003fe8
    d010:	41003fe4 	.word	0x41003fe4
    d014:	20001aa4 	.word	0x20001aa4
    d018:	20001b86 	.word	0x20001b86
    d01c:	0000bb31 	.word	0x0000bb31
    d020:	0000ba75 	.word	0x0000ba75
    d024:	20001d9c 	.word	0x20001d9c
    d028:	000112ad 	.word	0x000112ad
    d02c:	0000ebb1 	.word	0x0000ebb1
    d030:	00011091 	.word	0x00011091
    d034:	0000c2fd 	.word	0x0000c2fd
    d038:	000164d5 	.word	0x000164d5
    d03c:	00010c61 	.word	0x00010c61
    d040:	0000ae65 	.word	0x0000ae65
    d044:	20001a8b 	.word	0x20001a8b
    d048:	0001e530 	.word	0x0001e530
    d04c:	00010c65 	.word	0x00010c65
    d050:	2000197c 	.word	0x2000197c
    d054:	0001e5e8 	.word	0x0001e5e8
    d058:	20001b87 	.word	0x20001b87
    d05c:	20001b88 	.word	0x20001b88
    d060:	20001b89 	.word	0x20001b89
    d064:	20001b8b 	.word	0x20001b8b
    d068:	20001b8c 	.word	0x20001b8c
    d06c:	20001b8a 	.word	0x20001b8a
    d070:	20001b8d 	.word	0x20001b8d
    d074:	20001b96 	.word	0x20001b96
    d078:	20001b97 	.word	0x20001b97
    d07c:	20001bc0 	.word	0x20001bc0
    d080:	0000c9f5 	.word	0x0000c9f5

0000d084 <LORAWAN_Send>:
    d084:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    d086:	4c37      	ldr	r4, [pc, #220]	; (d164 <LORAWAN_Send+0xe0>)
    d088:	0006      	movs	r6, r0
    d08a:	0023      	movs	r3, r4
    d08c:	337c      	adds	r3, #124	; 0x7c
    d08e:	781b      	ldrb	r3, [r3, #0]
    d090:	250f      	movs	r5, #15
    d092:	b25a      	sxtb	r2, r3
    d094:	2a00      	cmp	r2, #0
    d096:	db0b      	blt.n	d0b0 <LORAWAN_Send+0x2c>
    d098:	3d03      	subs	r5, #3
    d09a:	065a      	lsls	r2, r3, #25
    d09c:	d408      	bmi.n	d0b0 <LORAWAN_Send+0x2c>
    d09e:	3d03      	subs	r5, #3
    d0a0:	07db      	lsls	r3, r3, #31
    d0a2:	d505      	bpl.n	d0b0 <LORAWAN_Send+0x2c>
    d0a4:	23ea      	movs	r3, #234	; 0xea
    d0a6:	005b      	lsls	r3, r3, #1
    d0a8:	5ce7      	ldrb	r7, [r4, r3]
    d0aa:	2f00      	cmp	r7, #0
    d0ac:	d102      	bne.n	d0b4 <LORAWAN_Send+0x30>
    d0ae:	2511      	movs	r5, #17
    d0b0:	0028      	movs	r0, r5
    d0b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    d0b4:	2800      	cmp	r0, #0
    d0b6:	d10e      	bne.n	d0d6 <LORAWAN_Send+0x52>
    d0b8:	2700      	movs	r7, #0
    d0ba:	1d23      	adds	r3, r4, #4
    d0bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    d0be:	3301      	adds	r3, #1
    d0c0:	d123      	bne.n	d10a <LORAWAN_Send+0x86>
    d0c2:	2001      	movs	r0, #1
    d0c4:	347c      	adds	r4, #124	; 0x7c
    d0c6:	78a3      	ldrb	r3, [r4, #2]
    d0c8:	210b      	movs	r1, #11
    d0ca:	4303      	orrs	r3, r0
    d0cc:	70a3      	strb	r3, [r4, #2]
    d0ce:	4b26      	ldr	r3, [pc, #152]	; (d168 <LORAWAN_Send+0xe4>)
    d0d0:	4798      	blx	r3
    d0d2:	250d      	movs	r5, #13
    d0d4:	e7ec      	b.n	d0b0 <LORAWAN_Send+0x2c>
    d0d6:	7843      	ldrb	r3, [r0, #1]
    d0d8:	7a02      	ldrb	r2, [r0, #8]
    d0da:	3b01      	subs	r3, #1
    d0dc:	b2db      	uxtb	r3, r3
    d0de:	9201      	str	r2, [sp, #4]
    d0e0:	2bdf      	cmp	r3, #223	; 0xdf
    d0e2:	d902      	bls.n	d0ea <LORAWAN_Send+0x66>
    d0e4:	250a      	movs	r5, #10
    d0e6:	2a00      	cmp	r2, #0
    d0e8:	d1e2      	bne.n	d0b0 <LORAWAN_Send+0x2c>
    d0ea:	4b20      	ldr	r3, [pc, #128]	; (d16c <LORAWAN_Send+0xe8>)
    d0ec:	4798      	blx	r3
    d0ee:	4684      	mov	ip, r0
    d0f0:	9b01      	ldr	r3, [sp, #4]
    d0f2:	9000      	str	r0, [sp, #0]
    d0f4:	4463      	add	r3, ip
    d0f6:	001d      	movs	r5, r3
    d0f8:	4b1d      	ldr	r3, [pc, #116]	; (d170 <LORAWAN_Send+0xec>)
    d0fa:	4798      	blx	r3
    d0fc:	4285      	cmp	r5, r0
    d0fe:	dddb      	ble.n	d0b8 <LORAWAN_Send+0x34>
    d100:	9b00      	ldr	r3, [sp, #0]
    d102:	250e      	movs	r5, #14
    d104:	2b00      	cmp	r3, #0
    d106:	d0d3      	beq.n	d0b0 <LORAWAN_Send+0x2c>
    d108:	e7d7      	b.n	d0ba <LORAWAN_Send+0x36>
    d10a:	0023      	movs	r3, r4
    d10c:	33f4      	adds	r3, #244	; 0xf4
    d10e:	781b      	ldrb	r3, [r3, #0]
    d110:	2b04      	cmp	r3, #4
    d112:	d01d      	beq.n	d150 <LORAWAN_Send+0xcc>
    d114:	0023      	movs	r3, r4
    d116:	33f4      	adds	r3, #244	; 0xf4
    d118:	781b      	ldrb	r3, [r3, #0]
    d11a:	2b01      	cmp	r3, #1
    d11c:	d105      	bne.n	d12a <LORAWAN_Send+0xa6>
    d11e:	0023      	movs	r3, r4
    d120:	337c      	adds	r3, #124	; 0x7c
    d122:	781a      	ldrb	r2, [r3, #0]
    d124:	230e      	movs	r3, #14
    d126:	421a      	tst	r2, r3
    d128:	d1c1      	bne.n	d0ae <LORAWAN_Send+0x2a>
    d12a:	0023      	movs	r3, r4
    d12c:	33fc      	adds	r3, #252	; 0xfc
    d12e:	2f00      	cmp	r7, #0
    d130:	d113      	bne.n	d15a <LORAWAN_Send+0xd6>
    d132:	2508      	movs	r5, #8
    d134:	601e      	str	r6, [r3, #0]
    d136:	23ea      	movs	r3, #234	; 0xea
    d138:	2200      	movs	r2, #0
    d13a:	005b      	lsls	r3, r3, #1
    d13c:	54e2      	strb	r2, [r4, r3]
    d13e:	2001      	movs	r0, #1
    d140:	4b0c      	ldr	r3, [pc, #48]	; (d174 <LORAWAN_Send+0xf0>)
    d142:	4798      	blx	r3
    d144:	2320      	movs	r3, #32
    d146:	348c      	adds	r4, #140	; 0x8c
    d148:	7822      	ldrb	r2, [r4, #0]
    d14a:	4313      	orrs	r3, r2
    d14c:	7023      	strb	r3, [r4, #0]
    d14e:	e7af      	b.n	d0b0 <LORAWAN_Send+0x2c>
    d150:	4b09      	ldr	r3, [pc, #36]	; (d178 <LORAWAN_Send+0xf4>)
    d152:	4798      	blx	r3
    d154:	2808      	cmp	r0, #8
    d156:	d1aa      	bne.n	d0ae <LORAWAN_Send+0x2a>
    d158:	e7dc      	b.n	d114 <LORAWAN_Send+0x90>
    d15a:	2200      	movs	r2, #0
    d15c:	2511      	movs	r5, #17
    d15e:	601a      	str	r2, [r3, #0]
    d160:	e7e9      	b.n	d136 <LORAWAN_Send+0xb2>
    d162:	46c0      	nop			; (mov r8, r8)
    d164:	20001aa4 	.word	0x20001aa4
    d168:	0000ae01 	.word	0x0000ae01
    d16c:	0000c9b5 	.word	0x0000c9b5
    d170:	0000ca5d 	.word	0x0000ca5d
    d174:	00010f1d 	.word	0x00010f1d
    d178:	0001078d 	.word	0x0001078d

0000d17c <AutomaticReplyCallback>:
    d17c:	b510      	push	{r4, lr}
    d17e:	4c0d      	ldr	r4, [pc, #52]	; (d1b4 <AutomaticReplyCallback+0x38>)
    d180:	0023      	movs	r3, r4
    d182:	33f4      	adds	r3, #244	; 0xf4
    d184:	781b      	ldrb	r3, [r3, #0]
    d186:	2b01      	cmp	r3, #1
    d188:	d10e      	bne.n	d1a8 <AutomaticReplyCallback+0x2c>
    d18a:	0022      	movs	r2, r4
    d18c:	210e      	movs	r1, #14
    d18e:	327c      	adds	r2, #124	; 0x7c
    d190:	7813      	ldrb	r3, [r2, #0]
    d192:	438b      	bics	r3, r1
    d194:	7013      	strb	r3, [r2, #0]
    d196:	4b08      	ldr	r3, [pc, #32]	; (d1b8 <AutomaticReplyCallback+0x3c>)
    d198:	2000      	movs	r0, #0
    d19a:	4798      	blx	r3
    d19c:	2208      	movs	r2, #8
    d19e:	348c      	adds	r4, #140	; 0x8c
    d1a0:	7823      	ldrb	r3, [r4, #0]
    d1a2:	4393      	bics	r3, r2
    d1a4:	7023      	strb	r3, [r4, #0]
    d1a6:	bd10      	pop	{r4, pc}
    d1a8:	2b04      	cmp	r3, #4
    d1aa:	d1f4      	bne.n	d196 <AutomaticReplyCallback+0x1a>
    d1ac:	4b03      	ldr	r3, [pc, #12]	; (d1bc <AutomaticReplyCallback+0x40>)
    d1ae:	4798      	blx	r3
    d1b0:	e7f1      	b.n	d196 <AutomaticReplyCallback+0x1a>
    d1b2:	46c0      	nop			; (mov r8, r8)
    d1b4:	20001aa4 	.word	0x20001aa4
    d1b8:	0000d085 	.word	0x0000d085
    d1bc:	000119c5 	.word	0x000119c5

0000d1c0 <LorawanLinkCheckConfigure>:
    d1c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d1c2:	23fa      	movs	r3, #250	; 0xfa
    d1c4:	4c21      	ldr	r4, [pc, #132]	; (d24c <LorawanLinkCheckConfigure+0x8c>)
    d1c6:	009b      	lsls	r3, r3, #2
    d1c8:	0022      	movs	r2, r4
    d1ca:	0025      	movs	r5, r4
    d1cc:	4343      	muls	r3, r0
    d1ce:	3288      	adds	r2, #136	; 0x88
    d1d0:	0006      	movs	r6, r0
    d1d2:	2102      	movs	r1, #2
    d1d4:	2000      	movs	r0, #0
    d1d6:	4f1e      	ldr	r7, [pc, #120]	; (d250 <LorawanLinkCheckConfigure+0x90>)
    d1d8:	6013      	str	r3, [r2, #0]
    d1da:	357c      	adds	r5, #124	; 0x7c
    d1dc:	47b8      	blx	r7
    d1de:	2e00      	cmp	r6, #0
    d1e0:	d127      	bne.n	d232 <LorawanLinkCheckConfigure+0x72>
    d1e2:	0023      	movs	r3, r4
    d1e4:	33e7      	adds	r3, #231	; 0xe7
    d1e6:	7818      	ldrb	r0, [r3, #0]
    d1e8:	4b1a      	ldr	r3, [pc, #104]	; (d254 <LorawanLinkCheckConfigure+0x94>)
    d1ea:	4798      	blx	r3
    d1ec:	2202      	movs	r2, #2
    d1ee:	786b      	ldrb	r3, [r5, #1]
    d1f0:	210b      	movs	r1, #11
    d1f2:	4393      	bics	r3, r2
    d1f4:	706b      	strb	r3, [r5, #1]
    d1f6:	2001      	movs	r0, #1
    d1f8:	47b8      	blx	r7
    d1fa:	0023      	movs	r3, r4
    d1fc:	2701      	movs	r7, #1
    d1fe:	33d8      	adds	r3, #216	; 0xd8
    d200:	781b      	ldrb	r3, [r3, #0]
    d202:	0030      	movs	r0, r6
    d204:	0032      	movs	r2, r6
    d206:	36ff      	adds	r6, #255	; 0xff
    d208:	429a      	cmp	r2, r3
    d20a:	d304      	bcc.n	d216 <LorawanLinkCheckConfigure+0x56>
    d20c:	2800      	cmp	r0, #0
    d20e:	d001      	beq.n	d214 <LorawanLinkCheckConfigure+0x54>
    d210:	34d8      	adds	r4, #216	; 0xd8
    d212:	7023      	strb	r3, [r4, #0]
    d214:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d216:	2103      	movs	r1, #3
    d218:	4351      	muls	r1, r2
    d21a:	1861      	adds	r1, r4, r1
    d21c:	3191      	adds	r1, #145	; 0x91
    d21e:	780d      	ldrb	r5, [r1, #0]
    d220:	2d02      	cmp	r5, #2
    d222:	d103      	bne.n	d22c <LorawanLinkCheckConfigure+0x6c>
    d224:	0038      	movs	r0, r7
    d226:	3b01      	subs	r3, #1
    d228:	700e      	strb	r6, [r1, #0]
    d22a:	b2db      	uxtb	r3, r3
    d22c:	3201      	adds	r2, #1
    d22e:	b2d2      	uxtb	r2, r2
    d230:	e7ea      	b.n	d208 <LorawanLinkCheckConfigure+0x48>
    d232:	2302      	movs	r3, #2
    d234:	786a      	ldrb	r2, [r5, #1]
    d236:	210b      	movs	r1, #11
    d238:	4313      	orrs	r3, r2
    d23a:	706b      	strb	r3, [r5, #1]
    d23c:	2001      	movs	r0, #1
    d23e:	47b8      	blx	r7
    d240:	782b      	ldrb	r3, [r5, #0]
    d242:	07db      	lsls	r3, r3, #31
    d244:	d5e6      	bpl.n	d214 <LorawanLinkCheckConfigure+0x54>
    d246:	4b04      	ldr	r3, [pc, #16]	; (d258 <LorawanLinkCheckConfigure+0x98>)
    d248:	4798      	blx	r3
    d24a:	e7e3      	b.n	d214 <LorawanLinkCheckConfigure+0x54>
    d24c:	20001aa4 	.word	0x20001aa4
    d250:	0000ae01 	.word	0x0000ae01
    d254:	0000be71 	.word	0x0000be71
    d258:	0000ce79 	.word	0x0000ce79

0000d25c <UpdateCurrentDataRate>:
    d25c:	b510      	push	{r4, lr}
    d25e:	4b04      	ldr	r3, [pc, #16]	; (d270 <UpdateCurrentDataRate+0x14>)
    d260:	210c      	movs	r1, #12
    d262:	33df      	adds	r3, #223	; 0xdf
    d264:	7018      	strb	r0, [r3, #0]
    d266:	2001      	movs	r0, #1
    d268:	4b02      	ldr	r3, [pc, #8]	; (d274 <UpdateCurrentDataRate+0x18>)
    d26a:	4798      	blx	r3
    d26c:	bd10      	pop	{r4, pc}
    d26e:	46c0      	nop			; (mov r8, r8)
    d270:	20001aa4 	.word	0x20001aa4
    d274:	0000ae01 	.word	0x0000ae01

0000d278 <UpdateDLSettings>:
    d278:	b573      	push	{r0, r1, r4, r5, r6, lr}
    d27a:	466b      	mov	r3, sp
    d27c:	1dde      	adds	r6, r3, #7
    d27e:	1d9c      	adds	r4, r3, #6
    d280:	71d8      	strb	r0, [r3, #7]
    d282:	7021      	strb	r1, [r4, #0]
    d284:	2017      	movs	r0, #23
    d286:	0031      	movs	r1, r6
    d288:	4d0c      	ldr	r5, [pc, #48]	; (d2bc <UpdateDLSettings+0x44>)
    d28a:	47a8      	blx	r5
    d28c:	2808      	cmp	r0, #8
    d28e:	d107      	bne.n	d2a0 <UpdateDLSettings+0x28>
    d290:	4b0b      	ldr	r3, [pc, #44]	; (d2c0 <UpdateDLSettings+0x48>)
    d292:	7832      	ldrb	r2, [r6, #0]
    d294:	336e      	adds	r3, #110	; 0x6e
    d296:	701a      	strb	r2, [r3, #0]
    d298:	2100      	movs	r1, #0
    d29a:	3807      	subs	r0, #7
    d29c:	4b09      	ldr	r3, [pc, #36]	; (d2c4 <UpdateDLSettings+0x4c>)
    d29e:	4798      	blx	r3
    d2a0:	0021      	movs	r1, r4
    d2a2:	2018      	movs	r0, #24
    d2a4:	47a8      	blx	r5
    d2a6:	2808      	cmp	r0, #8
    d2a8:	d107      	bne.n	d2ba <UpdateDLSettings+0x42>
    d2aa:	2101      	movs	r1, #1
    d2ac:	4b04      	ldr	r3, [pc, #16]	; (d2c0 <UpdateDLSettings+0x48>)
    d2ae:	7822      	ldrb	r2, [r4, #0]
    d2b0:	33ee      	adds	r3, #238	; 0xee
    d2b2:	701a      	strb	r2, [r3, #0]
    d2b4:	0008      	movs	r0, r1
    d2b6:	4b03      	ldr	r3, [pc, #12]	; (d2c4 <UpdateDLSettings+0x4c>)
    d2b8:	4798      	blx	r3
    d2ba:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    d2bc:	0000a805 	.word	0x0000a805
    d2c0:	20001aa4 	.word	0x20001aa4
    d2c4:	0000ae01 	.word	0x0000ae01

0000d2c8 <UpdateTxPower>:
    d2c8:	b510      	push	{r4, lr}
    d2ca:	4b04      	ldr	r3, [pc, #16]	; (d2dc <UpdateTxPower+0x14>)
    d2cc:	210a      	movs	r1, #10
    d2ce:	33e1      	adds	r3, #225	; 0xe1
    d2d0:	7018      	strb	r0, [r3, #0]
    d2d2:	2000      	movs	r0, #0
    d2d4:	4b02      	ldr	r3, [pc, #8]	; (d2e0 <UpdateTxPower+0x18>)
    d2d6:	4798      	blx	r3
    d2d8:	bd10      	pop	{r4, pc}
    d2da:	46c0      	nop			; (mov r8, r8)
    d2dc:	20001aa4 	.word	0x20001aa4
    d2e0:	0000ae01 	.word	0x0000ae01

0000d2e4 <UpdateRetransmissionAckTimeoutState>:
    d2e4:	4b10      	ldr	r3, [pc, #64]	; (d328 <UpdateRetransmissionAckTimeoutState+0x44>)
    d2e6:	b513      	push	{r0, r1, r4, lr}
    d2e8:	001a      	movs	r2, r3
    d2ea:	32f4      	adds	r2, #244	; 0xf4
    d2ec:	7812      	ldrb	r2, [r2, #0]
    d2ee:	2a01      	cmp	r2, #1
    d2f0:	d108      	bne.n	d304 <UpdateRetransmissionAckTimeoutState+0x20>
    d2f2:	0018      	movs	r0, r3
    d2f4:	210e      	movs	r1, #14
    d2f6:	307c      	adds	r0, #124	; 0x7c
    d2f8:	7802      	ldrb	r2, [r0, #0]
    d2fa:	438a      	bics	r2, r1
    d2fc:	0011      	movs	r1, r2
    d2fe:	220c      	movs	r2, #12
    d300:	430a      	orrs	r2, r1
    d302:	7002      	strb	r2, [r0, #0]
    d304:	001a      	movs	r2, r3
    d306:	32d2      	adds	r2, #210	; 0xd2
    d308:	8811      	ldrh	r1, [r2, #0]
    d30a:	22e0      	movs	r2, #224	; 0xe0
    d30c:	32ff      	adds	r2, #255	; 0xff
    d30e:	5c9a      	ldrb	r2, [r3, r2]
    d310:	33e8      	adds	r3, #232	; 0xe8
    d312:	1a8a      	subs	r2, r1, r2
    d314:	21fa      	movs	r1, #250	; 0xfa
    d316:	0089      	lsls	r1, r1, #2
    d318:	4351      	muls	r1, r2
    d31a:	2200      	movs	r2, #0
    d31c:	7818      	ldrb	r0, [r3, #0]
    d31e:	4c03      	ldr	r4, [pc, #12]	; (d32c <UpdateRetransmissionAckTimeoutState+0x48>)
    d320:	9200      	str	r2, [sp, #0]
    d322:	4b03      	ldr	r3, [pc, #12]	; (d330 <UpdateRetransmissionAckTimeoutState+0x4c>)
    d324:	47a0      	blx	r4
    d326:	bd13      	pop	{r0, r1, r4, pc}
    d328:	20001aa4 	.word	0x20001aa4
    d32c:	0000bb65 	.word	0x0000bb65
    d330:	0000ed05 	.word	0x0000ed05

0000d334 <UpdateReceiveWindow2Parameters>:
    d334:	4b06      	ldr	r3, [pc, #24]	; (d350 <UpdateReceiveWindow2Parameters+0x1c>)
    d336:	b510      	push	{r4, lr}
    d338:	001a      	movs	r2, r3
    d33a:	336a      	adds	r3, #106	; 0x6a
    d33c:	8018      	strh	r0, [r3, #0]
    d33e:	326e      	adds	r2, #110	; 0x6e
    d340:	0c00      	lsrs	r0, r0, #16
    d342:	8058      	strh	r0, [r3, #2]
    d344:	7011      	strb	r1, [r2, #0]
    d346:	2001      	movs	r0, #1
    d348:	2100      	movs	r1, #0
    d34a:	4b02      	ldr	r3, [pc, #8]	; (d354 <UpdateReceiveWindow2Parameters+0x20>)
    d34c:	4798      	blx	r3
    d34e:	bd10      	pop	{r4, pc}
    d350:	20001aa4 	.word	0x20001aa4
    d354:	0000ae01 	.word	0x0000ae01

0000d358 <ResetParametersForConfirmedTransmission>:
    d358:	4b0a      	ldr	r3, [pc, #40]	; (d384 <ResetParametersForConfirmedTransmission+0x2c>)
    d35a:	001a      	movs	r2, r3
    d35c:	32f4      	adds	r2, #244	; 0xf4
    d35e:	7812      	ldrb	r2, [r2, #0]
    d360:	2a01      	cmp	r2, #1
    d362:	d105      	bne.n	d370 <ResetParametersForConfirmedTransmission+0x18>
    d364:	0019      	movs	r1, r3
    d366:	200e      	movs	r0, #14
    d368:	317c      	adds	r1, #124	; 0x7c
    d36a:	780a      	ldrb	r2, [r1, #0]
    d36c:	4382      	bics	r2, r0
    d36e:	700a      	strb	r2, [r1, #0]
    d370:	001a      	movs	r2, r3
    d372:	2100      	movs	r1, #0
    d374:	338c      	adds	r3, #140	; 0x8c
    d376:	32dc      	adds	r2, #220	; 0xdc
    d378:	7011      	strb	r1, [r2, #0]
    d37a:	781a      	ldrb	r2, [r3, #0]
    d37c:	3101      	adds	r1, #1
    d37e:	438a      	bics	r2, r1
    d380:	701a      	strb	r2, [r3, #0]
    d382:	4770      	bx	lr
    d384:	20001aa4 	.word	0x20001aa4

0000d388 <ResetParametersForUnconfirmedTransmission>:
    d388:	4b07      	ldr	r3, [pc, #28]	; (d3a8 <ResetParametersForUnconfirmedTransmission+0x20>)
    d38a:	001a      	movs	r2, r3
    d38c:	32f4      	adds	r2, #244	; 0xf4
    d38e:	7812      	ldrb	r2, [r2, #0]
    d390:	2a01      	cmp	r2, #1
    d392:	d105      	bne.n	d3a0 <ResetParametersForUnconfirmedTransmission+0x18>
    d394:	0019      	movs	r1, r3
    d396:	200e      	movs	r0, #14
    d398:	317c      	adds	r1, #124	; 0x7c
    d39a:	780a      	ldrb	r2, [r1, #0]
    d39c:	4382      	bics	r2, r0
    d39e:	700a      	strb	r2, [r1, #0]
    d3a0:	2200      	movs	r2, #0
    d3a2:	33db      	adds	r3, #219	; 0xdb
    d3a4:	701a      	strb	r2, [r3, #0]
    d3a6:	4770      	bx	lr
    d3a8:	20001aa4 	.word	0x20001aa4

0000d3ac <SetJoinFailState>:
    d3ac:	b570      	push	{r4, r5, r6, lr}
    d3ae:	4c15      	ldr	r4, [pc, #84]	; (d404 <SetJoinFailState+0x58>)
    d3b0:	2604      	movs	r6, #4
    d3b2:	0025      	movs	r5, r4
    d3b4:	358c      	adds	r5, #140	; 0x8c
    d3b6:	782a      	ldrb	r2, [r5, #0]
    d3b8:	0021      	movs	r1, r4
    d3ba:	43b2      	bics	r2, r6
    d3bc:	702a      	strb	r2, [r5, #0]
    d3be:	22f0      	movs	r2, #240	; 0xf0
    d3c0:	317c      	adds	r1, #124	; 0x7c
    d3c2:	780b      	ldrb	r3, [r1, #0]
    d3c4:	4013      	ands	r3, r2
    d3c6:	700b      	strb	r3, [r1, #0]
    d3c8:	0023      	movs	r3, r4
    d3ca:	33ff      	adds	r3, #255	; 0xff
    d3cc:	7c5b      	ldrb	r3, [r3, #17]
    d3ce:	069b      	lsls	r3, r3, #26
    d3d0:	d503      	bpl.n	d3da <SetJoinFailState+0x2e>
    d3d2:	0023      	movs	r3, r4
    d3d4:	2200      	movs	r2, #0
    d3d6:	337b      	adds	r3, #123	; 0x7b
    d3d8:	701a      	strb	r2, [r3, #0]
    d3da:	490b      	ldr	r1, [pc, #44]	; (d408 <SetJoinFailState+0x5c>)
    d3dc:	794a      	ldrb	r2, [r1, #5]
    d3de:	790b      	ldrb	r3, [r1, #4]
    d3e0:	0212      	lsls	r2, r2, #8
    d3e2:	431a      	orrs	r2, r3
    d3e4:	798b      	ldrb	r3, [r1, #6]
    d3e6:	041b      	lsls	r3, r3, #16
    d3e8:	431a      	orrs	r2, r3
    d3ea:	79cb      	ldrb	r3, [r1, #7]
    d3ec:	061b      	lsls	r3, r3, #24
    d3ee:	4313      	orrs	r3, r2
    d3f0:	d000      	beq.n	d3f4 <SetJoinFailState+0x48>
    d3f2:	4798      	blx	r3
    d3f4:	2300      	movs	r3, #0
    d3f6:	34f0      	adds	r4, #240	; 0xf0
    d3f8:	7023      	strb	r3, [r4, #0]
    d3fa:	210b      	movs	r1, #11
    d3fc:	4b03      	ldr	r3, [pc, #12]	; (d40c <SetJoinFailState+0x60>)
    d3fe:	2001      	movs	r0, #1
    d400:	4798      	blx	r3
    d402:	bd70      	pop	{r4, r5, r6, pc}
    d404:	20001aa4 	.word	0x20001aa4
    d408:	20001d9c 	.word	0x20001d9c
    d40c:	0000ae01 	.word	0x0000ae01

0000d410 <ExecuteRxParamSetupReq>:
    d410:	b5f0      	push	{r4, r5, r6, r7, lr}
    d412:	b085      	sub	sp, #20
    d414:	7805      	ldrb	r5, [r0, #0]
    d416:	0004      	movs	r4, r0
    d418:	1c41      	adds	r1, r0, #1
    d41a:	2204      	movs	r2, #4
    d41c:	4b36      	ldr	r3, [pc, #216]	; (d4f8 <ExecuteRxParamSetupReq+0xe8>)
    d41e:	a803      	add	r0, sp, #12
    d420:	4798      	blx	r3
    d422:	2264      	movs	r2, #100	; 0x64
    d424:	9b03      	ldr	r3, [sp, #12]
    d426:	a903      	add	r1, sp, #12
    d428:	021b      	lsls	r3, r3, #8
    d42a:	0a1b      	lsrs	r3, r3, #8
    d42c:	4353      	muls	r3, r2
    d42e:	9303      	str	r3, [sp, #12]
    d430:	1d23      	adds	r3, r4, #4
    d432:	9301      	str	r3, [sp, #4]
    d434:	072b      	lsls	r3, r5, #28
    d436:	0f1b      	lsrs	r3, r3, #28
    d438:	b2da      	uxtb	r2, r3
    d43a:	9200      	str	r2, [sp, #0]
    d43c:	aa02      	add	r2, sp, #8
    d43e:	1c96      	adds	r6, r2, #2
    d440:	066d      	lsls	r5, r5, #25
    d442:	7033      	strb	r3, [r6, #0]
    d444:	1cd7      	adds	r7, r2, #3
    d446:	0f6d      	lsrs	r5, r5, #29
    d448:	2001      	movs	r0, #1
    d44a:	4b2c      	ldr	r3, [pc, #176]	; (d4fc <ExecuteRxParamSetupReq+0xec>)
    d44c:	703d      	strb	r5, [r7, #0]
    d44e:	4798      	blx	r3
    d450:	4c2b      	ldr	r4, [pc, #172]	; (d500 <ExecuteRxParamSetupReq+0xf0>)
    d452:	2808      	cmp	r0, #8
    d454:	d109      	bne.n	d46a <ExecuteRxParamSetupReq+0x5a>
    d456:	0023      	movs	r3, r4
    d458:	33d8      	adds	r3, #216	; 0xd8
    d45a:	781a      	ldrb	r2, [r3, #0]
    d45c:	2303      	movs	r3, #3
    d45e:	4353      	muls	r3, r2
    d460:	18e3      	adds	r3, r4, r3
    d462:	3390      	adds	r3, #144	; 0x90
    d464:	789a      	ldrb	r2, [r3, #2]
    d466:	4310      	orrs	r0, r2
    d468:	7098      	strb	r0, [r3, #2]
    d46a:	0031      	movs	r1, r6
    d46c:	200f      	movs	r0, #15
    d46e:	4e23      	ldr	r6, [pc, #140]	; (d4fc <ExecuteRxParamSetupReq+0xec>)
    d470:	47b0      	blx	r6
    d472:	2808      	cmp	r0, #8
    d474:	d10a      	bne.n	d48c <ExecuteRxParamSetupReq+0x7c>
    d476:	0023      	movs	r3, r4
    d478:	33d8      	adds	r3, #216	; 0xd8
    d47a:	781a      	ldrb	r2, [r3, #0]
    d47c:	2303      	movs	r3, #3
    d47e:	4353      	muls	r3, r2
    d480:	2210      	movs	r2, #16
    d482:	18e3      	adds	r3, r4, r3
    d484:	3390      	adds	r3, #144	; 0x90
    d486:	7899      	ldrb	r1, [r3, #2]
    d488:	430a      	orrs	r2, r1
    d48a:	709a      	strb	r2, [r3, #2]
    d48c:	0039      	movs	r1, r7
    d48e:	2018      	movs	r0, #24
    d490:	47b0      	blx	r6
    d492:	2808      	cmp	r0, #8
    d494:	d10a      	bne.n	d4ac <ExecuteRxParamSetupReq+0x9c>
    d496:	0023      	movs	r3, r4
    d498:	33d8      	adds	r3, #216	; 0xd8
    d49a:	781a      	ldrb	r2, [r3, #0]
    d49c:	2303      	movs	r3, #3
    d49e:	4353      	muls	r3, r2
    d4a0:	2220      	movs	r2, #32
    d4a2:	18e3      	adds	r3, r4, r3
    d4a4:	3390      	adds	r3, #144	; 0x90
    d4a6:	7899      	ldrb	r1, [r3, #2]
    d4a8:	430a      	orrs	r2, r1
    d4aa:	709a      	strb	r2, [r3, #2]
    d4ac:	0023      	movs	r3, r4
    d4ae:	33d8      	adds	r3, #216	; 0xd8
    d4b0:	781a      	ldrb	r2, [r3, #0]
    d4b2:	2303      	movs	r3, #3
    d4b4:	4353      	muls	r3, r2
    d4b6:	18e3      	adds	r3, r4, r3
    d4b8:	3390      	adds	r3, #144	; 0x90
    d4ba:	789e      	ldrb	r6, [r3, #2]
    d4bc:	06f3      	lsls	r3, r6, #27
    d4be:	d518      	bpl.n	d4f2 <ExecuteRxParamSetupReq+0xe2>
    d4c0:	0733      	lsls	r3, r6, #28
    d4c2:	d516      	bpl.n	d4f2 <ExecuteRxParamSetupReq+0xe2>
    d4c4:	06b6      	lsls	r6, r6, #26
    d4c6:	0ff6      	lsrs	r6, r6, #31
    d4c8:	2e01      	cmp	r6, #1
    d4ca:	d112      	bne.n	d4f2 <ExecuteRxParamSetupReq+0xe2>
    d4cc:	0023      	movs	r3, r4
    d4ce:	33ee      	adds	r3, #238	; 0xee
    d4d0:	701d      	strb	r5, [r3, #0]
    d4d2:	0031      	movs	r1, r6
    d4d4:	0030      	movs	r0, r6
    d4d6:	4d0b      	ldr	r5, [pc, #44]	; (d504 <ExecuteRxParamSetupReq+0xf4>)
    d4d8:	47a8      	blx	r5
    d4da:	9900      	ldr	r1, [sp, #0]
    d4dc:	9803      	ldr	r0, [sp, #12]
    d4de:	4b0a      	ldr	r3, [pc, #40]	; (d508 <ExecuteRxParamSetupReq+0xf8>)
    d4e0:	4798      	blx	r3
    d4e2:	2340      	movs	r3, #64	; 0x40
    d4e4:	347c      	adds	r4, #124	; 0x7c
    d4e6:	7862      	ldrb	r2, [r4, #1]
    d4e8:	210b      	movs	r1, #11
    d4ea:	4313      	orrs	r3, r2
    d4ec:	7063      	strb	r3, [r4, #1]
    d4ee:	0030      	movs	r0, r6
    d4f0:	47a8      	blx	r5
    d4f2:	9801      	ldr	r0, [sp, #4]
    d4f4:	b005      	add	sp, #20
    d4f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d4f8:	00016225 	.word	0x00016225
    d4fc:	0000a805 	.word	0x0000a805
    d500:	20001aa4 	.word	0x20001aa4
    d504:	0000ae01 	.word	0x0000ae01
    d508:	0000d335 	.word	0x0000d335

0000d50c <ExecuteDutyCycle>:
    d50c:	b570      	push	{r4, r5, r6, lr}
    d50e:	7803      	ldrb	r3, [r0, #0]
    d510:	1c46      	adds	r6, r0, #1
    d512:	2b0f      	cmp	r3, #15
    d514:	d80f      	bhi.n	d536 <ExecuteDutyCycle+0x2a>
    d516:	4c09      	ldr	r4, [pc, #36]	; (d53c <ExecuteDutyCycle+0x30>)
    d518:	210b      	movs	r1, #11
    d51a:	0022      	movs	r2, r4
    d51c:	2000      	movs	r0, #0
    d51e:	3290      	adds	r2, #144	; 0x90
    d520:	4d07      	ldr	r5, [pc, #28]	; (d540 <ExecuteDutyCycle+0x34>)
    d522:	7013      	strb	r3, [r2, #0]
    d524:	47a8      	blx	r5
    d526:	2320      	movs	r3, #32
    d528:	347c      	adds	r4, #124	; 0x7c
    d52a:	7862      	ldrb	r2, [r4, #1]
    d52c:	210b      	movs	r1, #11
    d52e:	4313      	orrs	r3, r2
    d530:	7063      	strb	r3, [r4, #1]
    d532:	2001      	movs	r0, #1
    d534:	47a8      	blx	r5
    d536:	0030      	movs	r0, r6
    d538:	bd70      	pop	{r4, r5, r6, pc}
    d53a:	46c0      	nop			; (mov r8, r8)
    d53c:	20001aa4 	.word	0x20001aa4
    d540:	0000ae01 	.word	0x0000ae01

0000d544 <ExecuteDlChannel>:
    d544:	b5f0      	push	{r4, r5, r6, r7, lr}
    d546:	b089      	sub	sp, #36	; 0x24
    d548:	7805      	ldrb	r5, [r0, #0]
    d54a:	ab02      	add	r3, sp, #8
    d54c:	1c41      	adds	r1, r0, #1
    d54e:	0007      	movs	r7, r0
    d550:	719d      	strb	r5, [r3, #6]
    d552:	1d9e      	adds	r6, r3, #6
    d554:	2204      	movs	r2, #4
    d556:	4b23      	ldr	r3, [pc, #140]	; (d5e4 <ExecuteDlChannel+0xa0>)
    d558:	a805      	add	r0, sp, #20
    d55a:	4798      	blx	r3
    d55c:	9b05      	ldr	r3, [sp, #20]
    d55e:	a904      	add	r1, sp, #16
    d560:	021c      	lsls	r4, r3, #8
    d562:	2364      	movs	r3, #100	; 0x64
    d564:	0a24      	lsrs	r4, r4, #8
    d566:	435c      	muls	r4, r3
    d568:	1d3b      	adds	r3, r7, #4
    d56a:	9301      	str	r3, [sp, #4]
    d56c:	2301      	movs	r3, #1
    d56e:	2015      	movs	r0, #21
    d570:	704b      	strb	r3, [r1, #1]
    d572:	4b1d      	ldr	r3, [pc, #116]	; (d5e8 <ExecuteDlChannel+0xa4>)
    d574:	9405      	str	r4, [sp, #20]
    d576:	700d      	strb	r5, [r1, #0]
    d578:	4798      	blx	r3
    d57a:	2808      	cmp	r0, #8
    d57c:	d12f      	bne.n	d5de <ExecuteDlChannel+0x9a>
    d57e:	ab02      	add	r3, sp, #8
    d580:	1ddd      	adds	r5, r3, #7
    d582:	2300      	movs	r3, #0
    d584:	702b      	strb	r3, [r5, #0]
    d586:	7833      	ldrb	r3, [r6, #0]
    d588:	af06      	add	r7, sp, #24
    d58a:	713b      	strb	r3, [r7, #4]
    d58c:	002a      	movs	r2, r5
    d58e:	0031      	movs	r1, r6
    d590:	300e      	adds	r0, #14
    d592:	4b16      	ldr	r3, [pc, #88]	; (d5ec <ExecuteDlChannel+0xa8>)
    d594:	9406      	str	r4, [sp, #24]
    d596:	4798      	blx	r3
    d598:	280a      	cmp	r0, #10
    d59a:	d00d      	beq.n	d5b8 <ExecuteDlChannel+0x74>
    d59c:	782a      	ldrb	r2, [r5, #0]
    d59e:	2a01      	cmp	r2, #1
    d5a0:	d10a      	bne.n	d5b8 <ExecuteDlChannel+0x74>
    d5a2:	4b13      	ldr	r3, [pc, #76]	; (d5f0 <ExecuteDlChannel+0xac>)
    d5a4:	0019      	movs	r1, r3
    d5a6:	31d8      	adds	r1, #216	; 0xd8
    d5a8:	7808      	ldrb	r0, [r1, #0]
    d5aa:	2103      	movs	r1, #3
    d5ac:	4341      	muls	r1, r0
    d5ae:	185b      	adds	r3, r3, r1
    d5b0:	3390      	adds	r3, #144	; 0x90
    d5b2:	78d9      	ldrb	r1, [r3, #3]
    d5b4:	430a      	orrs	r2, r1
    d5b6:	70da      	strb	r2, [r3, #3]
    d5b8:	0039      	movs	r1, r7
    d5ba:	2034      	movs	r0, #52	; 0x34
    d5bc:	4b0d      	ldr	r3, [pc, #52]	; (d5f4 <ExecuteDlChannel+0xb0>)
    d5be:	4798      	blx	r3
    d5c0:	2808      	cmp	r0, #8
    d5c2:	d10c      	bne.n	d5de <ExecuteDlChannel+0x9a>
    d5c4:	4b0a      	ldr	r3, [pc, #40]	; (d5f0 <ExecuteDlChannel+0xac>)
    d5c6:	001a      	movs	r2, r3
    d5c8:	32d8      	adds	r2, #216	; 0xd8
    d5ca:	7811      	ldrb	r1, [r2, #0]
    d5cc:	2203      	movs	r2, #3
    d5ce:	434a      	muls	r2, r1
    d5d0:	189b      	adds	r3, r3, r2
    d5d2:	2280      	movs	r2, #128	; 0x80
    d5d4:	3390      	adds	r3, #144	; 0x90
    d5d6:	7899      	ldrb	r1, [r3, #2]
    d5d8:	4252      	negs	r2, r2
    d5da:	430a      	orrs	r2, r1
    d5dc:	709a      	strb	r2, [r3, #2]
    d5de:	9801      	ldr	r0, [sp, #4]
    d5e0:	b009      	add	sp, #36	; 0x24
    d5e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d5e4:	00016225 	.word	0x00016225
    d5e8:	0000a805 	.word	0x0000a805
    d5ec:	0000a7e9 	.word	0x0000a7e9
    d5f0:	20001aa4 	.word	0x20001aa4
    d5f4:	0000a911 	.word	0x0000a911

0000d5f8 <ExecuteTxParamSetup>:
    d5f8:	220f      	movs	r2, #15
    d5fa:	b513      	push	{r0, r1, r4, lr}
    d5fc:	7803      	ldrb	r3, [r0, #0]
    d5fe:	4c0f      	ldr	r4, [pc, #60]	; (d63c <ExecuteTxParamSetup+0x44>)
    d600:	401a      	ands	r2, r3
    d602:	5ca2      	ldrb	r2, [r4, r2]
    d604:	2401      	movs	r4, #1
    d606:	a901      	add	r1, sp, #4
    d608:	700a      	strb	r2, [r1, #0]
    d60a:	111a      	asrs	r2, r3, #4
    d60c:	115b      	asrs	r3, r3, #5
    d60e:	4023      	ands	r3, r4
    d610:	40a3      	lsls	r3, r4
    d612:	4022      	ands	r2, r4
    d614:	4313      	orrs	r3, r2
    d616:	704b      	strb	r3, [r1, #1]
    d618:	1904      	adds	r4, r0, r4
    d61a:	4b09      	ldr	r3, [pc, #36]	; (d640 <ExecuteTxParamSetup+0x48>)
    d61c:	2035      	movs	r0, #53	; 0x35
    d61e:	4798      	blx	r3
    d620:	2808      	cmp	r0, #8
    d622:	d009      	beq.n	d638 <ExecuteTxParamSetup+0x40>
    d624:	4b07      	ldr	r3, [pc, #28]	; (d644 <ExecuteTxParamSetup+0x4c>)
    d626:	001a      	movs	r2, r3
    d628:	32d8      	adds	r2, #216	; 0xd8
    d62a:	7811      	ldrb	r1, [r2, #0]
    d62c:	2203      	movs	r2, #3
    d62e:	434a      	muls	r2, r1
    d630:	189b      	adds	r3, r3, r2
    d632:	22ff      	movs	r2, #255	; 0xff
    d634:	3391      	adds	r3, #145	; 0x91
    d636:	701a      	strb	r2, [r3, #0]
    d638:	0020      	movs	r0, r4
    d63a:	bd16      	pop	{r1, r2, r4, pc}
    d63c:	0001e51e 	.word	0x0001e51e
    d640:	0000a911 	.word	0x0000a911
    d644:	20001aa4 	.word	0x20001aa4

0000d648 <ExecuteLinkAdr>:
    d648:	220f      	movs	r2, #15
    d64a:	b5f0      	push	{r4, r5, r6, r7, lr}
    d64c:	0005      	movs	r5, r0
    d64e:	7803      	ldrb	r3, [r0, #0]
    d650:	b089      	sub	sp, #36	; 0x24
    d652:	401a      	ands	r2, r3
    d654:	a905      	add	r1, sp, #20
    d656:	700a      	strb	r2, [r1, #0]
    d658:	24d8      	movs	r4, #216	; 0xd8
    d65a:	aa04      	add	r2, sp, #16
    d65c:	1d96      	adds	r6, r2, #6
    d65e:	091b      	lsrs	r3, r3, #4
    d660:	7153      	strb	r3, [r2, #5]
    d662:	1c41      	adds	r1, r0, #1
    d664:	2202      	movs	r2, #2
    d666:	0030      	movs	r0, r6
    d668:	4b38      	ldr	r3, [pc, #224]	; (d74c <ExecuteLinkAdr+0x104>)
    d66a:	4798      	blx	r3
    d66c:	2201      	movs	r2, #1
    d66e:	1d2b      	adds	r3, r5, #4
    d670:	9303      	str	r3, [sp, #12]
    d672:	78eb      	ldrb	r3, [r5, #3]
    d674:	4f36      	ldr	r7, [pc, #216]	; (d750 <ExecuteLinkAdr+0x108>)
    d676:	065b      	lsls	r3, r3, #25
    d678:	0f5b      	lsrs	r3, r3, #29
    d67a:	34ff      	adds	r4, #255	; 0xff
    d67c:	9300      	str	r3, [sp, #0]
    d67e:	5d3b      	ldrb	r3, [r7, r4]
    d680:	a906      	add	r1, sp, #24
    d682:	4393      	bics	r3, r2
    d684:	1892      	adds	r2, r2, r2
    d686:	4393      	bics	r3, r2
    d688:	3202      	adds	r2, #2
    d68a:	4393      	bics	r3, r2
    d68c:	553b      	strb	r3, [r7, r4]
    d68e:	466b      	mov	r3, sp
    d690:	781b      	ldrb	r3, [r3, #0]
    d692:	8836      	ldrh	r6, [r6, #0]
    d694:	700b      	strb	r3, [r1, #0]
    d696:	2038      	movs	r0, #56	; 0x38
    d698:	4b2e      	ldr	r3, [pc, #184]	; (d754 <ExecuteLinkAdr+0x10c>)
    d69a:	804e      	strh	r6, [r1, #2]
    d69c:	4798      	blx	r3
    d69e:	2808      	cmp	r0, #8
    d6a0:	d116      	bne.n	d6d0 <ExecuteLinkAdr+0x88>
    d6a2:	466b      	mov	r3, sp
    d6a4:	781b      	ldrb	r3, [r3, #0]
    d6a6:	a907      	add	r1, sp, #28
    d6a8:	708b      	strb	r3, [r1, #2]
    d6aa:	3014      	adds	r0, #20
    d6ac:	4b2a      	ldr	r3, [pc, #168]	; (d758 <ExecuteLinkAdr+0x110>)
    d6ae:	800e      	strh	r6, [r1, #0]
    d6b0:	4798      	blx	r3
    d6b2:	2201      	movs	r2, #1
    d6b4:	5d3b      	ldrb	r3, [r7, r4]
    d6b6:	2010      	movs	r0, #16
    d6b8:	4313      	orrs	r3, r2
    d6ba:	553b      	strb	r3, [r7, r4]
    d6bc:	ab04      	add	r3, sp, #16
    d6be:	1d59      	adds	r1, r3, #5
    d6c0:	4b24      	ldr	r3, [pc, #144]	; (d754 <ExecuteLinkAdr+0x10c>)
    d6c2:	4798      	blx	r3
    d6c4:	2808      	cmp	r0, #8
    d6c6:	d103      	bne.n	d6d0 <ExecuteLinkAdr+0x88>
    d6c8:	2202      	movs	r2, #2
    d6ca:	5d3b      	ldrb	r3, [r7, r4]
    d6cc:	4313      	orrs	r3, r2
    d6ce:	553b      	strb	r3, [r7, r4]
    d6d0:	af05      	add	r7, sp, #20
    d6d2:	4b20      	ldr	r3, [pc, #128]	; (d754 <ExecuteLinkAdr+0x10c>)
    d6d4:	0039      	movs	r1, r7
    d6d6:	201d      	movs	r0, #29
    d6d8:	4798      	blx	r3
    d6da:	4b1d      	ldr	r3, [pc, #116]	; (d750 <ExecuteLinkAdr+0x108>)
    d6dc:	2808      	cmp	r0, #8
    d6de:	d103      	bne.n	d6e8 <ExecuteLinkAdr+0xa0>
    d6e0:	2204      	movs	r2, #4
    d6e2:	5d19      	ldrb	r1, [r3, r4]
    d6e4:	430a      	orrs	r2, r1
    d6e6:	551a      	strb	r2, [r3, r4]
    d6e8:	2207      	movs	r2, #7
    d6ea:	5d19      	ldrb	r1, [r3, r4]
    d6ec:	4011      	ands	r1, r2
    d6ee:	4291      	cmp	r1, r2
    d6f0:	d122      	bne.n	d738 <ExecuteLinkAdr+0xf0>
    d6f2:	22dc      	movs	r2, #220	; 0xdc
    d6f4:	32ff      	adds	r2, #255	; 0xff
    d6f6:	549e      	strb	r6, [r3, r2]
    d6f8:	001a      	movs	r2, r3
    d6fa:	32dc      	adds	r2, #220	; 0xdc
    d6fc:	32ff      	adds	r2, #255	; 0xff
    d6fe:	0a36      	lsrs	r6, r6, #8
    d700:	7056      	strb	r6, [r2, #1]
    d702:	aa04      	add	r2, sp, #16
    d704:	7950      	ldrb	r0, [r2, #5]
    d706:	22ec      	movs	r2, #236	; 0xec
    d708:	0052      	lsls	r2, r2, #1
    d70a:	5498      	strb	r0, [r3, r2]
    d70c:	20de      	movs	r0, #222	; 0xde
    d70e:	2470      	movs	r4, #112	; 0x70
    d710:	78ea      	ldrb	r2, [r5, #3]
    d712:	30ff      	adds	r0, #255	; 0xff
    d714:	0912      	lsrs	r2, r2, #4
    d716:	400a      	ands	r2, r1
    d718:	5c19      	ldrb	r1, [r3, r0]
    d71a:	0112      	lsls	r2, r2, #4
    d71c:	43a1      	bics	r1, r4
    d71e:	430a      	orrs	r2, r1
    d720:	541a      	strb	r2, [r3, r0]
    d722:	78e9      	ldrb	r1, [r5, #3]
    d724:	3c61      	subs	r4, #97	; 0x61
    d726:	b2d2      	uxtb	r2, r2
    d728:	4021      	ands	r1, r4
    d72a:	43a2      	bics	r2, r4
    d72c:	430a      	orrs	r2, r1
    d72e:	541a      	strb	r2, [r3, r0]
    d730:	22da      	movs	r2, #218	; 0xda
    d732:	7839      	ldrb	r1, [r7, #0]
    d734:	32ff      	adds	r2, #255	; 0xff
    d736:	5499      	strb	r1, [r3, r2]
    d738:	22ed      	movs	r2, #237	; 0xed
    d73a:	4905      	ldr	r1, [pc, #20]	; (d750 <ExecuteLinkAdr+0x108>)
    d73c:	0052      	lsls	r2, r2, #1
    d73e:	5c8b      	ldrb	r3, [r1, r2]
    d740:	9803      	ldr	r0, [sp, #12]
    d742:	3301      	adds	r3, #1
    d744:	548b      	strb	r3, [r1, r2]
    d746:	b009      	add	sp, #36	; 0x24
    d748:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d74a:	46c0      	nop			; (mov r8, r8)
    d74c:	00016225 	.word	0x00016225
    d750:	20001aa4 	.word	0x20001aa4
    d754:	0000a805 	.word	0x0000a805
    d758:	0000a911 	.word	0x0000a911

0000d75c <PrepareJoinRequestFrame>:
    d75c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    d75e:	2210      	movs	r2, #16
    d760:	4d23      	ldr	r5, [pc, #140]	; (d7f0 <PrepareJoinRequestFrame+0x94>)
    d762:	4b24      	ldr	r3, [pc, #144]	; (d7f4 <PrepareJoinRequestFrame+0x98>)
    d764:	32ff      	adds	r2, #255	; 0xff
    d766:	2100      	movs	r1, #0
    d768:	0028      	movs	r0, r5
    d76a:	4798      	blx	r3
    d76c:	2300      	movs	r3, #0
    d76e:	702b      	strb	r3, [r5, #0]
    d770:	23e2      	movs	r3, #226	; 0xe2
    d772:	4c21      	ldr	r4, [pc, #132]	; (d7f8 <PrepareJoinRequestFrame+0x9c>)
    d774:	33ff      	adds	r3, #255	; 0xff
    d776:	5ce3      	ldrb	r3, [r4, r3]
    d778:	2b00      	cmp	r3, #0
    d77a:	d006      	beq.n	d78a <PrepareJoinRequestFrame+0x2e>
    d77c:	491f      	ldr	r1, [pc, #124]	; (d7fc <PrepareJoinRequestFrame+0xa0>)
    d77e:	2006      	movs	r0, #6
    d780:	4e1f      	ldr	r6, [pc, #124]	; (d800 <PrepareJoinRequestFrame+0xa4>)
    d782:	47b0      	blx	r6
    d784:	491f      	ldr	r1, [pc, #124]	; (d804 <PrepareJoinRequestFrame+0xa8>)
    d786:	2007      	movs	r0, #7
    d788:	47b0      	blx	r6
    d78a:	2300      	movs	r3, #0
    d78c:	205c      	movs	r0, #92	; 0x5c
    d78e:	1ac1      	subs	r1, r0, r3
    d790:	5c61      	ldrb	r1, [r4, r1]
    d792:	18ea      	adds	r2, r5, r3
    d794:	3301      	adds	r3, #1
    d796:	7051      	strb	r1, [r2, #1]
    d798:	2b08      	cmp	r3, #8
    d79a:	d1f8      	bne.n	d78e <PrepareJoinRequestFrame+0x32>
    d79c:	2300      	movs	r3, #0
    d79e:	2064      	movs	r0, #100	; 0x64
    d7a0:	1ac1      	subs	r1, r0, r3
    d7a2:	5c61      	ldrb	r1, [r4, r1]
    d7a4:	18ea      	adds	r2, r5, r3
    d7a6:	3301      	adds	r3, #1
    d7a8:	7251      	strb	r1, [r2, #9]
    d7aa:	2b08      	cmp	r3, #8
    d7ac:	d1f8      	bne.n	d7a0 <PrepareJoinRequestFrame+0x44>
    d7ae:	4b16      	ldr	r3, [pc, #88]	; (d808 <PrepareJoinRequestFrame+0xac>)
    d7b0:	4798      	blx	r3
    d7b2:	4b16      	ldr	r3, [pc, #88]	; (d80c <PrepareJoinRequestFrame+0xb0>)
    d7b4:	4916      	ldr	r1, [pc, #88]	; (d810 <PrepareJoinRequestFrame+0xb4>)
    d7b6:	4798      	blx	r3
    d7b8:	34c4      	adds	r4, #196	; 0xc4
    d7ba:	8021      	strh	r1, [r4, #0]
    d7bc:	2202      	movs	r2, #2
    d7be:	0021      	movs	r1, r4
    d7c0:	4814      	ldr	r0, [pc, #80]	; (d814 <PrepareJoinRequestFrame+0xb8>)
    d7c2:	4c15      	ldr	r4, [pc, #84]	; (d818 <PrepareJoinRequestFrame+0xbc>)
    d7c4:	47a0      	blx	r4
    d7c6:	2313      	movs	r3, #19
    d7c8:	4e14      	ldr	r6, [pc, #80]	; (d81c <PrepareJoinRequestFrame+0xc0>)
    d7ca:	9300      	str	r3, [sp, #0]
    d7cc:	0032      	movs	r2, r6
    d7ce:	002b      	movs	r3, r5
    d7d0:	2100      	movs	r1, #0
    d7d2:	4d13      	ldr	r5, [pc, #76]	; (d820 <PrepareJoinRequestFrame+0xc4>)
    d7d4:	4813      	ldr	r0, [pc, #76]	; (d824 <PrepareJoinRequestFrame+0xc8>)
    d7d6:	47a8      	blx	r5
    d7d8:	0031      	movs	r1, r6
    d7da:	2204      	movs	r2, #4
    d7dc:	a803      	add	r0, sp, #12
    d7de:	47a0      	blx	r4
    d7e0:	2204      	movs	r2, #4
    d7e2:	a903      	add	r1, sp, #12
    d7e4:	4810      	ldr	r0, [pc, #64]	; (d828 <PrepareJoinRequestFrame+0xcc>)
    d7e6:	47a0      	blx	r4
    d7e8:	2017      	movs	r0, #23
    d7ea:	b004      	add	sp, #16
    d7ec:	bd70      	pop	{r4, r5, r6, pc}
    d7ee:	46c0      	nop			; (mov r8, r8)
    d7f0:	20001c89 	.word	0x20001c89
    d7f4:	00016349 	.word	0x00016349
    d7f8:	20001aa4 	.word	0x20001aa4
    d7fc:	20001af9 	.word	0x20001af9
    d800:	0000ab09 	.word	0x0000ab09
    d804:	20001b01 	.word	0x20001b01
    d808:	000164e9 	.word	0x000164e9
    d80c:	00012d8d 	.word	0x00012d8d
    d810:	0000ffff 	.word	0x0000ffff
    d814:	20001c9a 	.word	0x20001c9a
    d818:	00016225 	.word	0x00016225
    d81c:	20001078 	.word	0x20001078
    d820:	0000ab0d 	.word	0x0000ab0d
    d824:	20001ae9 	.word	0x20001ae9
    d828:	20001c9c 	.word	0x20001c9c

0000d82c <ConfigureRadioRx>:
    d82c:	b5f0      	push	{r4, r5, r6, r7, lr}
    d82e:	b087      	sub	sp, #28
    d830:	466b      	mov	r3, sp
    d832:	2600      	movs	r6, #0
    d834:	1ddc      	adds	r4, r3, #7
    d836:	71d8      	strb	r0, [r3, #7]
    d838:	729e      	strb	r6, [r3, #10]
    d83a:	466a      	mov	r2, sp
    d83c:	2301      	movs	r3, #1
    d83e:	72d3      	strb	r3, [r2, #11]
    d840:	2215      	movs	r2, #21
    d842:	ad03      	add	r5, sp, #12
    d844:	4f11      	ldr	r7, [pc, #68]	; (d88c <ConfigureRadioRx+0x60>)
    d846:	9100      	str	r1, [sp, #0]
    d848:	446a      	add	r2, sp
    d84a:	0021      	movs	r1, r4
    d84c:	2023      	movs	r0, #35	; 0x23
    d84e:	80ae      	strh	r6, [r5, #4]
    d850:	47b8      	blx	r7
    d852:	2216      	movs	r2, #22
    d854:	0021      	movs	r1, r4
    d856:	446a      	add	r2, sp
    d858:	2024      	movs	r0, #36	; 0x24
    d85a:	47b8      	blx	r7
    d85c:	2217      	movs	r2, #23
    d85e:	0021      	movs	r1, r4
    d860:	446a      	add	r2, sp
    d862:	2025      	movs	r0, #37	; 0x25
    d864:	47b8      	blx	r7
    d866:	9b00      	ldr	r3, [sp, #0]
    d868:	0028      	movs	r0, r5
    d86a:	9303      	str	r3, [sp, #12]
    d86c:	4b08      	ldr	r3, [pc, #32]	; (d890 <ConfigureRadioRx+0x64>)
    d86e:	80ae      	strh	r6, [r5, #4]
    d870:	4798      	blx	r3
    d872:	230a      	movs	r3, #10
    d874:	446b      	add	r3, sp
    d876:	0019      	movs	r1, r3
    d878:	4c06      	ldr	r4, [pc, #24]	; (d894 <ConfigureRadioRx+0x68>)
    d87a:	2014      	movs	r0, #20
    d87c:	47a0      	blx	r4
    d87e:	230b      	movs	r3, #11
    d880:	446b      	add	r3, sp
    d882:	0019      	movs	r1, r3
    d884:	2006      	movs	r0, #6
    d886:	47a0      	blx	r4
    d888:	b007      	add	sp, #28
    d88a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d88c:	0000a7e9 	.word	0x0000a7e9
    d890:	0000cde5 	.word	0x0000cde5
    d894:	00011091 	.word	0x00011091

0000d898 <LorawanReceiveWindow1Callback>:
    d898:	b537      	push	{r0, r1, r2, r4, r5, lr}
    d89a:	4c18      	ldr	r4, [pc, #96]	; (d8fc <LorawanReceiveWindow1Callback+0x64>)
    d89c:	0023      	movs	r3, r4
    d89e:	337c      	adds	r3, #124	; 0x7c
    d8a0:	781b      	ldrb	r3, [r3, #0]
    d8a2:	b25a      	sxtb	r2, r3
    d8a4:	2a00      	cmp	r2, #0
    d8a6:	db28      	blt.n	d8fa <LorawanReceiveWindow1Callback+0x62>
    d8a8:	0022      	movs	r2, r4
    d8aa:	32f4      	adds	r2, #244	; 0xf4
    d8ac:	7812      	ldrb	r2, [r2, #0]
    d8ae:	2a04      	cmp	r2, #4
    d8b0:	d103      	bne.n	d8ba <LorawanReceiveWindow1Callback+0x22>
    d8b2:	07db      	lsls	r3, r3, #31
    d8b4:	d501      	bpl.n	d8ba <LorawanReceiveWindow1Callback+0x22>
    d8b6:	4b12      	ldr	r3, [pc, #72]	; (d900 <LorawanReceiveWindow1Callback+0x68>)
    d8b8:	4798      	blx	r3
    d8ba:	0021      	movs	r1, r4
    d8bc:	220e      	movs	r2, #14
    d8be:	317c      	adds	r1, #124	; 0x7c
    d8c0:	780b      	ldrb	r3, [r1, #0]
    d8c2:	ad01      	add	r5, sp, #4
    d8c4:	4393      	bics	r3, r2
    d8c6:	001a      	movs	r2, r3
    d8c8:	2306      	movs	r3, #6
    d8ca:	4313      	orrs	r3, r2
    d8cc:	0022      	movs	r2, r4
    d8ce:	700b      	strb	r3, [r1, #0]
    d8d0:	3268      	adds	r2, #104	; 0x68
    d8d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
    d8d4:	7811      	ldrb	r1, [r2, #0]
    d8d6:	0a1b      	lsrs	r3, r3, #8
    d8d8:	3469      	adds	r4, #105	; 0x69
    d8da:	0609      	lsls	r1, r1, #24
    d8dc:	4319      	orrs	r1, r3
    d8de:	7820      	ldrb	r0, [r4, #0]
    d8e0:	4b08      	ldr	r3, [pc, #32]	; (d904 <LorawanReceiveWindow1Callback+0x6c>)
    d8e2:	4798      	blx	r3
    d8e4:	2300      	movs	r3, #0
    d8e6:	702b      	strb	r3, [r5, #0]
    d8e8:	466b      	mov	r3, sp
    d8ea:	0021      	movs	r1, r4
    d8ec:	1d9a      	adds	r2, r3, #6
    d8ee:	2003      	movs	r0, #3
    d8f0:	4b05      	ldr	r3, [pc, #20]	; (d908 <LorawanReceiveWindow1Callback+0x70>)
    d8f2:	4798      	blx	r3
    d8f4:	0028      	movs	r0, r5
    d8f6:	4b05      	ldr	r3, [pc, #20]	; (d90c <LorawanReceiveWindow1Callback+0x74>)
    d8f8:	4798      	blx	r3
    d8fa:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    d8fc:	20001aa4 	.word	0x20001aa4
    d900:	000107c5 	.word	0x000107c5
    d904:	0000d82d 	.word	0x0000d82d
    d908:	0000a7e9 	.word	0x0000a7e9
    d90c:	000122b5 	.word	0x000122b5

0000d910 <ConfigureRadioTx>:
    d910:	b5f0      	push	{r4, r5, r6, r7, lr}
    d912:	2517      	movs	r5, #23
    d914:	2300      	movs	r3, #0
    d916:	2616      	movs	r6, #22
    d918:	2701      	movs	r7, #1
    d91a:	b087      	sub	sp, #28
    d91c:	ac01      	add	r4, sp, #4
    d91e:	446d      	add	r5, sp
    d920:	9001      	str	r0, [sp, #4]
    d922:	702b      	strb	r3, [r5, #0]
    d924:	0020      	movs	r0, r4
    d926:	4b10      	ldr	r3, [pc, #64]	; (d968 <ConfigureRadioTx+0x58>)
    d928:	446e      	add	r6, sp
    d92a:	9102      	str	r1, [sp, #8]
    d92c:	9203      	str	r2, [sp, #12]
    d92e:	7037      	strb	r7, [r6, #0]
    d930:	4798      	blx	r3
    d932:	79e3      	ldrb	r3, [r4, #7]
    d934:	4c0d      	ldr	r4, [pc, #52]	; (d96c <ConfigureRadioTx+0x5c>)
    d936:	2b00      	cmp	r3, #0
    d938:	d00b      	beq.n	d952 <ConfigureRadioTx+0x42>
    d93a:	23eb      	movs	r3, #235	; 0xeb
    d93c:	4a0c      	ldr	r2, [pc, #48]	; (d970 <ConfigureRadioTx+0x60>)
    d93e:	005b      	lsls	r3, r3, #1
    d940:	54d7      	strb	r7, [r2, r3]
    d942:	490c      	ldr	r1, [pc, #48]	; (d974 <ConfigureRadioTx+0x64>)
    d944:	200b      	movs	r0, #11
    d946:	4b0c      	ldr	r3, [pc, #48]	; (d978 <ConfigureRadioTx+0x68>)
    d948:	4798      	blx	r3
    d94a:	210a      	movs	r1, #10
    d94c:	200b      	movs	r0, #11
    d94e:	4469      	add	r1, sp
    d950:	47a0      	blx	r4
    d952:	a903      	add	r1, sp, #12
    d954:	2004      	movs	r0, #4
    d956:	47a0      	blx	r4
    d958:	0031      	movs	r1, r6
    d95a:	2014      	movs	r0, #20
    d95c:	47a0      	blx	r4
    d95e:	0029      	movs	r1, r5
    d960:	2006      	movs	r0, #6
    d962:	47a0      	blx	r4
    d964:	b007      	add	sp, #28
    d966:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d968:	0000cde5 	.word	0x0000cde5
    d96c:	00011091 	.word	0x00011091
    d970:	20001aa4 	.word	0x20001aa4
    d974:	20001c79 	.word	0x20001c79
    d978:	00010fa1 	.word	0x00010fa1

0000d97c <LorawanGetChAndInitiateRadioTransmit>:
    d97c:	2301      	movs	r3, #1
    d97e:	b530      	push	{r4, r5, lr}
    d980:	4c46      	ldr	r4, [pc, #280]	; (da9c <LorawanGetChAndInitiateRadioTransmit+0x120>)
    d982:	b089      	sub	sp, #36	; 0x24
    d984:	a902      	add	r1, sp, #8
    d986:	700b      	strb	r3, [r1, #0]
    d988:	0023      	movs	r3, r4
    d98a:	33e1      	adds	r3, #225	; 0xe1
    d98c:	781b      	ldrb	r3, [r3, #0]
    d98e:	704b      	strb	r3, [r1, #1]
    d990:	0023      	movs	r3, r4
    d992:	33df      	adds	r3, #223	; 0xdf
    d994:	781b      	ldrb	r3, [r3, #0]
    d996:	708b      	strb	r3, [r1, #2]
    d998:	0023      	movs	r3, r4
    d99a:	33f4      	adds	r3, #244	; 0xf4
    d99c:	781b      	ldrb	r3, [r3, #0]
    d99e:	2b01      	cmp	r3, #1
    d9a0:	d108      	bne.n	d9b4 <LorawanGetChAndInitiateRadioTransmit+0x38>
    d9a2:	0020      	movs	r0, r4
    d9a4:	220e      	movs	r2, #14
    d9a6:	307c      	adds	r0, #124	; 0x7c
    d9a8:	7803      	ldrb	r3, [r0, #0]
    d9aa:	4393      	bics	r3, r2
    d9ac:	001a      	movs	r2, r3
    d9ae:	230c      	movs	r3, #12
    d9b0:	4313      	orrs	r3, r2
    d9b2:	7003      	strb	r3, [r0, #0]
    d9b4:	aa05      	add	r2, sp, #20
    d9b6:	202f      	movs	r0, #47	; 0x2f
    d9b8:	4d39      	ldr	r5, [pc, #228]	; (daa0 <LorawanGetChAndInitiateRadioTransmit+0x124>)
    d9ba:	47a8      	blx	r5
    d9bc:	0023      	movs	r3, r4
    d9be:	2808      	cmp	r0, #8
    d9c0:	d132      	bne.n	da28 <LorawanGetChAndInitiateRadioTransmit+0xac>
    d9c2:	33f4      	adds	r3, #244	; 0xf4
    d9c4:	781b      	ldrb	r3, [r3, #0]
    d9c6:	ad03      	add	r5, sp, #12
    d9c8:	2b04      	cmp	r3, #4
    d9ca:	d104      	bne.n	d9d6 <LorawanGetChAndInitiateRadioTransmit+0x5a>
    d9cc:	3b03      	subs	r3, #3
    d9ce:	702b      	strb	r3, [r5, #0]
    d9d0:	0028      	movs	r0, r5
    d9d2:	4b34      	ldr	r3, [pc, #208]	; (daa4 <LorawanGetChAndInitiateRadioTransmit+0x128>)
    d9d4:	4798      	blx	r3
    d9d6:	9805      	ldr	r0, [sp, #20]
    d9d8:	4b33      	ldr	r3, [pc, #204]	; (daa8 <LorawanGetChAndInitiateRadioTransmit+0x12c>)
    d9da:	9906      	ldr	r1, [sp, #24]
    d9dc:	9a07      	ldr	r2, [sp, #28]
    d9de:	4798      	blx	r3
    d9e0:	0023      	movs	r3, r4
    d9e2:	33c6      	adds	r3, #198	; 0xc6
    d9e4:	881b      	ldrh	r3, [r3, #0]
    d9e6:	0028      	movs	r0, r5
    d9e8:	702b      	strb	r3, [r5, #0]
    d9ea:	4b30      	ldr	r3, [pc, #192]	; (daac <LorawanGetChAndInitiateRadioTransmit+0x130>)
    d9ec:	606b      	str	r3, [r5, #4]
    d9ee:	4b30      	ldr	r3, [pc, #192]	; (dab0 <LorawanGetChAndInitiateRadioTransmit+0x134>)
    d9f0:	4798      	blx	r3
    d9f2:	2800      	cmp	r0, #0
    d9f4:	d109      	bne.n	da0a <LorawanGetChAndInitiateRadioTransmit+0x8e>
    d9f6:	220e      	movs	r2, #14
    d9f8:	347c      	adds	r4, #124	; 0x7c
    d9fa:	7823      	ldrb	r3, [r4, #0]
    d9fc:	4393      	bics	r3, r2
    d9fe:	001a      	movs	r2, r3
    da00:	2302      	movs	r3, #2
    da02:	4313      	orrs	r3, r2
    da04:	7023      	strb	r3, [r4, #0]
    da06:	b009      	add	sp, #36	; 0x24
    da08:	bd30      	pop	{r4, r5, pc}
    da0a:	23e0      	movs	r3, #224	; 0xe0
    da0c:	2200      	movs	r2, #0
    da0e:	33ff      	adds	r3, #255	; 0xff
    da10:	5ce3      	ldrb	r3, [r4, r3]
    da12:	4928      	ldr	r1, [pc, #160]	; (dab4 <LorawanGetChAndInitiateRadioTransmit+0x138>)
    da14:	34f3      	adds	r4, #243	; 0xf3
    da16:	4359      	muls	r1, r3
    da18:	4b27      	ldr	r3, [pc, #156]	; (dab8 <LorawanGetChAndInitiateRadioTransmit+0x13c>)
    da1a:	7820      	ldrb	r0, [r4, #0]
    da1c:	18c9      	adds	r1, r1, r3
    da1e:	4b27      	ldr	r3, [pc, #156]	; (dabc <LorawanGetChAndInitiateRadioTransmit+0x140>)
    da20:	9200      	str	r2, [sp, #0]
    da22:	4c27      	ldr	r4, [pc, #156]	; (dac0 <LorawanGetChAndInitiateRadioTransmit+0x144>)
    da24:	47a0      	blx	r4
    da26:	e7ee      	b.n	da06 <LorawanGetChAndInitiateRadioTransmit+0x8a>
    da28:	33ff      	adds	r3, #255	; 0xff
    da2a:	7c5b      	ldrb	r3, [r3, #17]
    da2c:	079a      	lsls	r2, r3, #30
    da2e:	d516      	bpl.n	da5e <LorawanGetChAndInitiateRadioTransmit+0xe2>
    da30:	aa03      	add	r2, sp, #12
    da32:	4924      	ldr	r1, [pc, #144]	; (dac4 <LorawanGetChAndInitiateRadioTransmit+0x148>)
    da34:	2026      	movs	r0, #38	; 0x26
    da36:	47a8      	blx	r5
    da38:	9b03      	ldr	r3, [sp, #12]
    da3a:	1c5a      	adds	r2, r3, #1
    da3c:	d001      	beq.n	da42 <LorawanGetChAndInitiateRadioTransmit+0xc6>
    da3e:	3314      	adds	r3, #20
    da40:	9303      	str	r3, [sp, #12]
    da42:	23e0      	movs	r3, #224	; 0xe0
    da44:	21fa      	movs	r1, #250	; 0xfa
    da46:	33ff      	adds	r3, #255	; 0xff
    da48:	5ce3      	ldrb	r3, [r4, r3]
    da4a:	9a03      	ldr	r2, [sp, #12]
    da4c:	0089      	lsls	r1, r1, #2
    da4e:	1ad3      	subs	r3, r2, r3
    da50:	2200      	movs	r2, #0
    da52:	4359      	muls	r1, r3
    da54:	34e9      	adds	r4, #233	; 0xe9
    da56:	7820      	ldrb	r0, [r4, #0]
    da58:	9200      	str	r2, [sp, #0]
    da5a:	4b1b      	ldr	r3, [pc, #108]	; (dac8 <LorawanGetChAndInitiateRadioTransmit+0x14c>)
    da5c:	e7e1      	b.n	da22 <LorawanGetChAndInitiateRadioTransmit+0xa6>
    da5e:	075b      	lsls	r3, r3, #29
    da60:	d508      	bpl.n	da74 <LorawanGetChAndInitiateRadioTransmit+0xf8>
    da62:	aa03      	add	r2, sp, #12
    da64:	4917      	ldr	r1, [pc, #92]	; (dac4 <LorawanGetChAndInitiateRadioTransmit+0x148>)
    da66:	2033      	movs	r0, #51	; 0x33
    da68:	47a8      	blx	r5
    da6a:	9b03      	ldr	r3, [sp, #12]
    da6c:	1c5a      	adds	r2, r3, #1
    da6e:	d0e8      	beq.n	da42 <LorawanGetChAndInitiateRadioTransmit+0xc6>
    da70:	3301      	adds	r3, #1
    da72:	e7e5      	b.n	da40 <LorawanGetChAndInitiateRadioTransmit+0xc4>
    da74:	0023      	movs	r3, r4
    da76:	2201      	movs	r2, #1
    da78:	338c      	adds	r3, #140	; 0x8c
    da7a:	781b      	ldrb	r3, [r3, #0]
    da7c:	401a      	ands	r2, r3
    da7e:	d109      	bne.n	da94 <LorawanGetChAndInitiateRadioTransmit+0x118>
    da80:	23e0      	movs	r3, #224	; 0xe0
    da82:	33ff      	adds	r3, #255	; 0xff
    da84:	5ce3      	ldrb	r3, [r4, r3]
    da86:	490b      	ldr	r1, [pc, #44]	; (dab4 <LorawanGetChAndInitiateRadioTransmit+0x138>)
    da88:	34e9      	adds	r4, #233	; 0xe9
    da8a:	4359      	muls	r1, r3
    da8c:	4b0a      	ldr	r3, [pc, #40]	; (dab8 <LorawanGetChAndInitiateRadioTransmit+0x13c>)
    da8e:	7820      	ldrb	r0, [r4, #0]
    da90:	18c9      	adds	r1, r1, r3
    da92:	e7e1      	b.n	da58 <LorawanGetChAndInitiateRadioTransmit+0xdc>
    da94:	4b0d      	ldr	r3, [pc, #52]	; (dacc <LorawanGetChAndInitiateRadioTransmit+0x150>)
    da96:	4798      	blx	r3
    da98:	e7b5      	b.n	da06 <LorawanGetChAndInitiateRadioTransmit+0x8a>
    da9a:	46c0      	nop			; (mov r8, r8)
    da9c:	20001aa4 	.word	0x20001aa4
    daa0:	0000a7e9 	.word	0x0000a7e9
    daa4:	000122b5 	.word	0x000122b5
    daa8:	0000d911 	.word	0x0000d911
    daac:	20001c99 	.word	0x20001c99
    dab0:	000119e1 	.word	0x000119e1
    dab4:	fffffc18 	.word	0xfffffc18
    dab8:	001e8480 	.word	0x001e8480
    dabc:	0000dad1 	.word	0x0000dad1
    dac0:	0000bb65 	.word	0x0000bb65
    dac4:	20001b83 	.word	0x20001b83
    dac8:	0000db85 	.word	0x0000db85
    dacc:	0000d2e5 	.word	0x0000d2e5

0000dad0 <TransmissionErrorCallback>:
    dad0:	b530      	push	{r4, r5, lr}
    dad2:	4c22      	ldr	r4, [pc, #136]	; (db5c <TransmissionErrorCallback+0x8c>)
    dad4:	2501      	movs	r5, #1
    dad6:	0023      	movs	r3, r4
    dad8:	b08b      	sub	sp, #44	; 0x2c
    dada:	a903      	add	r1, sp, #12
    dadc:	700d      	strb	r5, [r1, #0]
    dade:	33e1      	adds	r3, #225	; 0xe1
    dae0:	781b      	ldrb	r3, [r3, #0]
    dae2:	aa07      	add	r2, sp, #28
    dae4:	704b      	strb	r3, [r1, #1]
    dae6:	0023      	movs	r3, r4
    dae8:	33df      	adds	r3, #223	; 0xdf
    daea:	781b      	ldrb	r3, [r3, #0]
    daec:	202f      	movs	r0, #47	; 0x2f
    daee:	708b      	strb	r3, [r1, #2]
    daf0:	4b1b      	ldr	r3, [pc, #108]	; (db60 <TransmissionErrorCallback+0x90>)
    daf2:	4798      	blx	r3
    daf4:	2808      	cmp	r0, #8
    daf6:	d121      	bne.n	db3c <TransmissionErrorCallback+0x6c>
    daf8:	a804      	add	r0, sp, #16
    dafa:	4b1a      	ldr	r3, [pc, #104]	; (db64 <TransmissionErrorCallback+0x94>)
    dafc:	7005      	strb	r5, [r0, #0]
    dafe:	4798      	blx	r3
    db00:	9807      	ldr	r0, [sp, #28]
    db02:	4b19      	ldr	r3, [pc, #100]	; (db68 <TransmissionErrorCallback+0x98>)
    db04:	9908      	ldr	r1, [sp, #32]
    db06:	9a09      	ldr	r2, [sp, #36]	; 0x24
    db08:	4798      	blx	r3
    db0a:	0023      	movs	r3, r4
    db0c:	33c6      	adds	r3, #198	; 0xc6
    db0e:	881b      	ldrh	r3, [r3, #0]
    db10:	a805      	add	r0, sp, #20
    db12:	7003      	strb	r3, [r0, #0]
    db14:	4b15      	ldr	r3, [pc, #84]	; (db6c <TransmissionErrorCallback+0x9c>)
    db16:	6043      	str	r3, [r0, #4]
    db18:	4b15      	ldr	r3, [pc, #84]	; (db70 <TransmissionErrorCallback+0xa0>)
    db1a:	4798      	blx	r3
    db1c:	2800      	cmp	r0, #0
    db1e:	d01b      	beq.n	db58 <TransmissionErrorCallback+0x88>
    db20:	0023      	movs	r3, r4
    db22:	33f4      	adds	r3, #244	; 0xf4
    db24:	781b      	ldrb	r3, [r3, #0]
    db26:	42ab      	cmp	r3, r5
    db28:	d108      	bne.n	db3c <TransmissionErrorCallback+0x6c>
    db2a:	0021      	movs	r1, r4
    db2c:	220e      	movs	r2, #14
    db2e:	317c      	adds	r1, #124	; 0x7c
    db30:	780b      	ldrb	r3, [r1, #0]
    db32:	4393      	bics	r3, r2
    db34:	001a      	movs	r2, r3
    db36:	230c      	movs	r3, #12
    db38:	4313      	orrs	r3, r2
    db3a:	700b      	strb	r3, [r1, #0]
    db3c:	23e0      	movs	r3, #224	; 0xe0
    db3e:	2200      	movs	r2, #0
    db40:	33ff      	adds	r3, #255	; 0xff
    db42:	5ce3      	ldrb	r3, [r4, r3]
    db44:	490b      	ldr	r1, [pc, #44]	; (db74 <TransmissionErrorCallback+0xa4>)
    db46:	34f3      	adds	r4, #243	; 0xf3
    db48:	4359      	muls	r1, r3
    db4a:	4b0b      	ldr	r3, [pc, #44]	; (db78 <TransmissionErrorCallback+0xa8>)
    db4c:	7820      	ldrb	r0, [r4, #0]
    db4e:	18c9      	adds	r1, r1, r3
    db50:	9200      	str	r2, [sp, #0]
    db52:	4b0a      	ldr	r3, [pc, #40]	; (db7c <TransmissionErrorCallback+0xac>)
    db54:	4c0a      	ldr	r4, [pc, #40]	; (db80 <TransmissionErrorCallback+0xb0>)
    db56:	47a0      	blx	r4
    db58:	b00b      	add	sp, #44	; 0x2c
    db5a:	bd30      	pop	{r4, r5, pc}
    db5c:	20001aa4 	.word	0x20001aa4
    db60:	0000a7e9 	.word	0x0000a7e9
    db64:	000122b5 	.word	0x000122b5
    db68:	0000d911 	.word	0x0000d911
    db6c:	20001c99 	.word	0x20001c99
    db70:	000119e1 	.word	0x000119e1
    db74:	fffffc18 	.word	0xfffffc18
    db78:	001e8480 	.word	0x001e8480
    db7c:	0000dad1 	.word	0x0000dad1
    db80:	0000bb65 	.word	0x0000bb65

0000db84 <UnconfirmedTransmissionCallback>:
    db84:	b5f0      	push	{r4, r5, r6, r7, lr}
    db86:	4c38      	ldr	r4, [pc, #224]	; (dc68 <UnconfirmedTransmissionCallback+0xe4>)
    db88:	b08b      	sub	sp, #44	; 0x2c
    db8a:	0023      	movs	r3, r4
    db8c:	33c6      	adds	r3, #198	; 0xc6
    db8e:	881b      	ldrh	r3, [r3, #0]
    db90:	af05      	add	r7, sp, #20
    db92:	703b      	strb	r3, [r7, #0]
    db94:	4b35      	ldr	r3, [pc, #212]	; (dc6c <UnconfirmedTransmissionCallback+0xe8>)
    db96:	a903      	add	r1, sp, #12
    db98:	9306      	str	r3, [sp, #24]
    db9a:	2301      	movs	r3, #1
    db9c:	700b      	strb	r3, [r1, #0]
    db9e:	0023      	movs	r3, r4
    dba0:	0026      	movs	r6, r4
    dba2:	33e1      	adds	r3, #225	; 0xe1
    dba4:	781b      	ldrb	r3, [r3, #0]
    dba6:	36df      	adds	r6, #223	; 0xdf
    dba8:	704b      	strb	r3, [r1, #1]
    dbaa:	7833      	ldrb	r3, [r6, #0]
    dbac:	aa07      	add	r2, sp, #28
    dbae:	202f      	movs	r0, #47	; 0x2f
    dbb0:	4d2f      	ldr	r5, [pc, #188]	; (dc70 <UnconfirmedTransmissionCallback+0xec>)
    dbb2:	708b      	strb	r3, [r1, #2]
    dbb4:	47a8      	blx	r5
    dbb6:	2808      	cmp	r0, #8
    dbb8:	d12c      	bne.n	dc14 <UnconfirmedTransmissionCallback+0x90>
    dbba:	2301      	movs	r3, #1
    dbbc:	a804      	add	r0, sp, #16
    dbbe:	7003      	strb	r3, [r0, #0]
    dbc0:	4b2c      	ldr	r3, [pc, #176]	; (dc74 <UnconfirmedTransmissionCallback+0xf0>)
    dbc2:	4798      	blx	r3
    dbc4:	9807      	ldr	r0, [sp, #28]
    dbc6:	4b2c      	ldr	r3, [pc, #176]	; (dc78 <UnconfirmedTransmissionCallback+0xf4>)
    dbc8:	9908      	ldr	r1, [sp, #32]
    dbca:	9a09      	ldr	r2, [sp, #36]	; 0x24
    dbcc:	4798      	blx	r3
    dbce:	0038      	movs	r0, r7
    dbd0:	4b2a      	ldr	r3, [pc, #168]	; (dc7c <UnconfirmedTransmissionCallback+0xf8>)
    dbd2:	4798      	blx	r3
    dbd4:	2800      	cmp	r0, #0
    dbd6:	d01b      	beq.n	dc10 <UnconfirmedTransmissionCallback+0x8c>
    dbd8:	0023      	movs	r3, r4
    dbda:	33f4      	adds	r3, #244	; 0xf4
    dbdc:	781b      	ldrb	r3, [r3, #0]
    dbde:	2b01      	cmp	r3, #1
    dbe0:	d108      	bne.n	dbf4 <UnconfirmedTransmissionCallback+0x70>
    dbe2:	0021      	movs	r1, r4
    dbe4:	220e      	movs	r2, #14
    dbe6:	317c      	adds	r1, #124	; 0x7c
    dbe8:	780b      	ldrb	r3, [r1, #0]
    dbea:	4393      	bics	r3, r2
    dbec:	001a      	movs	r2, r3
    dbee:	230c      	movs	r3, #12
    dbf0:	4313      	orrs	r3, r2
    dbf2:	700b      	strb	r3, [r1, #0]
    dbf4:	23e0      	movs	r3, #224	; 0xe0
    dbf6:	2200      	movs	r2, #0
    dbf8:	33ff      	adds	r3, #255	; 0xff
    dbfa:	5ce3      	ldrb	r3, [r4, r3]
    dbfc:	4920      	ldr	r1, [pc, #128]	; (dc80 <UnconfirmedTransmissionCallback+0xfc>)
    dbfe:	34f3      	adds	r4, #243	; 0xf3
    dc00:	4359      	muls	r1, r3
    dc02:	4b20      	ldr	r3, [pc, #128]	; (dc84 <UnconfirmedTransmissionCallback+0x100>)
    dc04:	7820      	ldrb	r0, [r4, #0]
    dc06:	18c9      	adds	r1, r1, r3
    dc08:	4b1f      	ldr	r3, [pc, #124]	; (dc88 <UnconfirmedTransmissionCallback+0x104>)
    dc0a:	9200      	str	r2, [sp, #0]
    dc0c:	4c1f      	ldr	r4, [pc, #124]	; (dc8c <UnconfirmedTransmissionCallback+0x108>)
    dc0e:	47a0      	blx	r4
    dc10:	b00b      	add	sp, #44	; 0x2c
    dc12:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dc14:	23fa      	movs	r3, #250	; 0xfa
    dc16:	00db      	lsls	r3, r3, #3
    dc18:	9304      	str	r3, [sp, #16]
    dc1a:	0023      	movs	r3, r4
    dc1c:	33ff      	adds	r3, #255	; 0xff
    dc1e:	7c5b      	ldrb	r3, [r3, #17]
    dc20:	079a      	lsls	r2, r3, #30
    dc22:	d516      	bpl.n	dc52 <UnconfirmedTransmissionCallback+0xce>
    dc24:	aa04      	add	r2, sp, #16
    dc26:	0031      	movs	r1, r6
    dc28:	2026      	movs	r0, #38	; 0x26
    dc2a:	47a8      	blx	r5
    dc2c:	9b04      	ldr	r3, [sp, #16]
    dc2e:	1c5a      	adds	r2, r3, #1
    dc30:	d001      	beq.n	dc36 <UnconfirmedTransmissionCallback+0xb2>
    dc32:	3314      	adds	r3, #20
    dc34:	9304      	str	r3, [sp, #16]
    dc36:	23e0      	movs	r3, #224	; 0xe0
    dc38:	33ff      	adds	r3, #255	; 0xff
    dc3a:	5ce3      	ldrb	r3, [r4, r3]
    dc3c:	9a04      	ldr	r2, [sp, #16]
    dc3e:	21fa      	movs	r1, #250	; 0xfa
    dc40:	1ad3      	subs	r3, r2, r3
    dc42:	2200      	movs	r2, #0
    dc44:	0089      	lsls	r1, r1, #2
    dc46:	34e9      	adds	r4, #233	; 0xe9
    dc48:	4359      	muls	r1, r3
    dc4a:	7820      	ldrb	r0, [r4, #0]
    dc4c:	4b10      	ldr	r3, [pc, #64]	; (dc90 <UnconfirmedTransmissionCallback+0x10c>)
    dc4e:	9200      	str	r2, [sp, #0]
    dc50:	e7dc      	b.n	dc0c <UnconfirmedTransmissionCallback+0x88>
    dc52:	075b      	lsls	r3, r3, #29
    dc54:	d5ef      	bpl.n	dc36 <UnconfirmedTransmissionCallback+0xb2>
    dc56:	aa04      	add	r2, sp, #16
    dc58:	0031      	movs	r1, r6
    dc5a:	2033      	movs	r0, #51	; 0x33
    dc5c:	47a8      	blx	r5
    dc5e:	9b04      	ldr	r3, [sp, #16]
    dc60:	1c5a      	adds	r2, r3, #1
    dc62:	d0e8      	beq.n	dc36 <UnconfirmedTransmissionCallback+0xb2>
    dc64:	3301      	adds	r3, #1
    dc66:	e7e5      	b.n	dc34 <UnconfirmedTransmissionCallback+0xb0>
    dc68:	20001aa4 	.word	0x20001aa4
    dc6c:	20001c99 	.word	0x20001c99
    dc70:	0000a7e9 	.word	0x0000a7e9
    dc74:	000122b5 	.word	0x000122b5
    dc78:	0000d911 	.word	0x0000d911
    dc7c:	000119e1 	.word	0x000119e1
    dc80:	fffffc18 	.word	0xfffffc18
    dc84:	001e8480 	.word	0x001e8480
    dc88:	0000dad1 	.word	0x0000dad1
    dc8c:	0000bb65 	.word	0x0000bb65
    dc90:	0000db85 	.word	0x0000db85

0000dc94 <UpdateJoinInProgress>:
    dc94:	b570      	push	{r4, r5, r6, lr}
    dc96:	2504      	movs	r5, #4
    dc98:	4c0a      	ldr	r4, [pc, #40]	; (dcc4 <UpdateJoinInProgress+0x30>)
    dc9a:	0002      	movs	r2, r0
    dc9c:	0021      	movs	r1, r4
    dc9e:	348c      	adds	r4, #140	; 0x8c
    dca0:	7826      	ldrb	r6, [r4, #0]
    dca2:	2001      	movs	r0, #1
    dca4:	4335      	orrs	r5, r6
    dca6:	7025      	strb	r5, [r4, #0]
    dca8:	2407      	movs	r4, #7
    dcaa:	4022      	ands	r2, r4
    dcac:	4082      	lsls	r2, r0
    dcae:	317c      	adds	r1, #124	; 0x7c
    dcb0:	780b      	ldrb	r3, [r1, #0]
    dcb2:	1924      	adds	r4, r4, r4
    dcb4:	4383      	bics	r3, r0
    dcb6:	43a3      	bics	r3, r4
    dcb8:	4313      	orrs	r3, r2
    dcba:	700b      	strb	r3, [r1, #0]
    dcbc:	210b      	movs	r1, #11
    dcbe:	4b02      	ldr	r3, [pc, #8]	; (dcc8 <UpdateJoinInProgress+0x34>)
    dcc0:	4798      	blx	r3
    dcc2:	bd70      	pop	{r4, r5, r6, pc}
    dcc4:	20001aa4 	.word	0x20001aa4
    dcc8:	0000ae01 	.word	0x0000ae01

0000dccc <LORAWAN_Join>:
    dccc:	b573      	push	{r0, r1, r4, r5, r6, lr}
    dcce:	4c33      	ldr	r4, [pc, #204]	; (dd9c <LORAWAN_Join+0xd0>)
    dcd0:	0006      	movs	r6, r0
    dcd2:	0023      	movs	r3, r4
    dcd4:	337c      	adds	r3, #124	; 0x7c
    dcd6:	781b      	ldrb	r3, [r3, #0]
    dcd8:	200f      	movs	r0, #15
    dcda:	b25a      	sxtb	r2, r3
    dcdc:	2a00      	cmp	r2, #0
    dcde:	db4b      	blt.n	dd78 <LORAWAN_Join+0xac>
    dce0:	3803      	subs	r0, #3
    dce2:	065b      	lsls	r3, r3, #25
    dce4:	d448      	bmi.n	dd78 <LORAWAN_Join+0xac>
    dce6:	0023      	movs	r3, r4
    dce8:	338c      	adds	r3, #140	; 0x8c
    dcea:	781b      	ldrb	r3, [r3, #0]
    dcec:	3007      	adds	r0, #7
    dcee:	075b      	lsls	r3, r3, #29
    dcf0:	d442      	bmi.n	dd78 <LORAWAN_Join+0xac>
    dcf2:	0023      	movs	r3, r4
    dcf4:	33f4      	adds	r3, #244	; 0xf4
    dcf6:	781b      	ldrb	r3, [r3, #0]
    dcf8:	2b04      	cmp	r3, #4
    dcfa:	d038      	beq.n	dd6e <LORAWAN_Join+0xa2>
    dcfc:	0023      	movs	r3, r4
    dcfe:	33f4      	adds	r3, #244	; 0xf4
    dd00:	781b      	ldrb	r3, [r3, #0]
    dd02:	2b01      	cmp	r3, #1
    dd04:	d105      	bne.n	dd12 <LORAWAN_Join+0x46>
    dd06:	0023      	movs	r3, r4
    dd08:	337c      	adds	r3, #124	; 0x7c
    dd0a:	781a      	ldrb	r2, [r3, #0]
    dd0c:	230e      	movs	r3, #14
    dd0e:	421a      	tst	r2, r3
    dd10:	d131      	bne.n	dd76 <LORAWAN_Join+0xaa>
    dd12:	2102      	movs	r1, #2
    dd14:	2001      	movs	r0, #1
    dd16:	4d22      	ldr	r5, [pc, #136]	; (dda0 <LORAWAN_Join+0xd4>)
    dd18:	7026      	strb	r6, [r4, #0]
    dd1a:	47a8      	blx	r5
    dd1c:	0023      	movs	r3, r4
    dd1e:	33d6      	adds	r3, #214	; 0xd6
    dd20:	781b      	ldrb	r3, [r3, #0]
    dd22:	2e00      	cmp	r6, #0
    dd24:	d129      	bne.n	dd7a <LORAWAN_Join+0xae>
    dd26:	200b      	movs	r0, #11
    dd28:	4003      	ands	r3, r0
    dd2a:	4283      	cmp	r3, r0
    dd2c:	d004      	beq.n	dd38 <LORAWAN_Join+0x6c>
    dd2e:	23e2      	movs	r3, #226	; 0xe2
    dd30:	33ff      	adds	r3, #255	; 0xff
    dd32:	5ce3      	ldrb	r3, [r4, r3]
    dd34:	2b00      	cmp	r3, #0
    dd36:	d01f      	beq.n	dd78 <LORAWAN_Join+0xac>
    dd38:	0023      	movs	r3, r4
    dd3a:	337c      	adds	r3, #124	; 0x7c
    dd3c:	781b      	ldrb	r3, [r3, #0]
    dd3e:	07db      	lsls	r3, r3, #31
    dd40:	d503      	bpl.n	dd4a <LORAWAN_Join+0x7e>
    dd42:	2100      	movs	r1, #0
    dd44:	203b      	movs	r0, #59	; 0x3b
    dd46:	4b17      	ldr	r3, [pc, #92]	; (dda4 <LORAWAN_Join+0xd8>)
    dd48:	4798      	blx	r3
    dd4a:	0022      	movs	r2, r4
    dd4c:	2001      	movs	r0, #1
    dd4e:	327c      	adds	r2, #124	; 0x7c
    dd50:	7813      	ldrb	r3, [r2, #0]
    dd52:	348c      	adds	r4, #140	; 0x8c
    dd54:	4383      	bics	r3, r0
    dd56:	7013      	strb	r3, [r2, #0]
    dd58:	2304      	movs	r3, #4
    dd5a:	7822      	ldrb	r2, [r4, #0]
    dd5c:	210b      	movs	r1, #11
    dd5e:	4313      	orrs	r3, r2
    dd60:	7023      	strb	r3, [r4, #0]
    dd62:	47a8      	blx	r5
    dd64:	2000      	movs	r0, #0
    dd66:	4b10      	ldr	r3, [pc, #64]	; (dda8 <LORAWAN_Join+0xdc>)
    dd68:	4798      	blx	r3
    dd6a:	2008      	movs	r0, #8
    dd6c:	e004      	b.n	dd78 <LORAWAN_Join+0xac>
    dd6e:	4b0f      	ldr	r3, [pc, #60]	; (ddac <LORAWAN_Join+0xe0>)
    dd70:	4798      	blx	r3
    dd72:	2808      	cmp	r0, #8
    dd74:	d0c2      	beq.n	dcfc <LORAWAN_Join+0x30>
    dd76:	2011      	movs	r0, #17
    dd78:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    dd7a:	2234      	movs	r2, #52	; 0x34
    dd7c:	200b      	movs	r0, #11
    dd7e:	4013      	ands	r3, r2
    dd80:	4293      	cmp	r3, r2
    dd82:	d1f9      	bne.n	dd78 <LORAWAN_Join+0xac>
    dd84:	3804      	subs	r0, #4
    dd86:	4b0a      	ldr	r3, [pc, #40]	; (ddb0 <LORAWAN_Join+0xe4>)
    dd88:	4798      	blx	r3
    dd8a:	2200      	movs	r2, #0
    dd8c:	34f2      	adds	r4, #242	; 0xf2
    dd8e:	7820      	ldrb	r0, [r4, #0]
    dd90:	4b08      	ldr	r3, [pc, #32]	; (ddb4 <LORAWAN_Join+0xe8>)
    dd92:	9200      	str	r2, [sp, #0]
    dd94:	4908      	ldr	r1, [pc, #32]	; (ddb8 <LORAWAN_Join+0xec>)
    dd96:	4c09      	ldr	r4, [pc, #36]	; (ddbc <LORAWAN_Join+0xf0>)
    dd98:	47a0      	blx	r4
    dd9a:	e7e6      	b.n	dd6a <LORAWAN_Join+0x9e>
    dd9c:	20001aa4 	.word	0x20001aa4
    dda0:	0000ae01 	.word	0x0000ae01
    dda4:	0000a911 	.word	0x0000a911
    dda8:	00010f1d 	.word	0x00010f1d
    ddac:	0001078d 	.word	0x0001078d
    ddb0:	0000dc95 	.word	0x0000dc95
    ddb4:	0000cc79 	.word	0x0000cc79
    ddb8:	0000c350 	.word	0x0000c350
    ddbc:	0000bb65 	.word	0x0000bb65

0000ddc0 <EncryptFRMPayload>:
    ddc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    ddc2:	0007      	movs	r7, r0
    ddc4:	2401      	movs	r4, #1
    ddc6:	b089      	sub	sp, #36	; 0x24
    ddc8:	9306      	str	r3, [sp, #24]
    ddca:	ab10      	add	r3, sp, #64	; 0x40
    ddcc:	781d      	ldrb	r5, [r3, #0]
    ddce:	090b      	lsrs	r3, r1, #4
    ddd0:	9104      	str	r1, [sp, #16]
    ddd2:	9205      	str	r2, [sp, #20]
    ddd4:	9303      	str	r3, [sp, #12]
    ddd6:	9b03      	ldr	r3, [sp, #12]
    ddd8:	429c      	cmp	r4, r3
    ddda:	d907      	bls.n	ddec <EncryptFRMPayload+0x2c>
    dddc:	260f      	movs	r6, #15
    ddde:	9b04      	ldr	r3, [sp, #16]
    dde0:	4033      	ands	r3, r6
    dde2:	1e1e      	subs	r6, r3, #0
    dde4:	d126      	bne.n	de34 <EncryptFRMPayload+0x74>
    dde6:	2000      	movs	r0, #0
    dde8:	b009      	add	sp, #36	; 0x24
    ddea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ddec:	9b12      	ldr	r3, [sp, #72]	; 0x48
    ddee:	0022      	movs	r2, r4
    ddf0:	9300      	str	r3, [sp, #0]
    ddf2:	9906      	ldr	r1, [sp, #24]
    ddf4:	2301      	movs	r3, #1
    ddf6:	9805      	ldr	r0, [sp, #20]
    ddf8:	4e1e      	ldr	r6, [pc, #120]	; (de74 <EncryptFRMPayload+0xb4>)
    ddfa:	47b0      	blx	r6
    ddfc:	4e1e      	ldr	r6, [pc, #120]	; (de78 <EncryptFRMPayload+0xb8>)
    ddfe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    de00:	2101      	movs	r1, #1
    de02:	0030      	movs	r0, r6
    de04:	4b1d      	ldr	r3, [pc, #116]	; (de7c <EncryptFRMPayload+0xbc>)
    de06:	4798      	blx	r3
    de08:	2800      	cmp	r0, #0
    de0a:	d1ed      	bne.n	dde8 <EncryptFRMPayload+0x28>
    de0c:	1e63      	subs	r3, r4, #1
    de0e:	011b      	lsls	r3, r3, #4
    de10:	18fb      	adds	r3, r7, r3
    de12:	9307      	str	r3, [sp, #28]
    de14:	9b07      	ldr	r3, [sp, #28]
    de16:	182a      	adds	r2, r5, r0
    de18:	5c19      	ldrb	r1, [r3, r0]
    de1a:	5d83      	ldrb	r3, [r0, r6]
    de1c:	b2d2      	uxtb	r2, r2
    de1e:	4059      	eors	r1, r3
    de20:	9b11      	ldr	r3, [sp, #68]	; 0x44
    de22:	3001      	adds	r0, #1
    de24:	5499      	strb	r1, [r3, r2]
    de26:	2810      	cmp	r0, #16
    de28:	d1f4      	bne.n	de14 <EncryptFRMPayload+0x54>
    de2a:	3510      	adds	r5, #16
    de2c:	3401      	adds	r4, #1
    de2e:	b2ed      	uxtb	r5, r5
    de30:	b2e4      	uxtb	r4, r4
    de32:	e7d0      	b.n	ddd6 <EncryptFRMPayload+0x16>
    de34:	9b12      	ldr	r3, [sp, #72]	; 0x48
    de36:	0022      	movs	r2, r4
    de38:	9300      	str	r3, [sp, #0]
    de3a:	9906      	ldr	r1, [sp, #24]
    de3c:	2301      	movs	r3, #1
    de3e:	9805      	ldr	r0, [sp, #20]
    de40:	4c0c      	ldr	r4, [pc, #48]	; (de74 <EncryptFRMPayload+0xb4>)
    de42:	47a0      	blx	r4
    de44:	4c0c      	ldr	r4, [pc, #48]	; (de78 <EncryptFRMPayload+0xb8>)
    de46:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    de48:	2101      	movs	r1, #1
    de4a:	0020      	movs	r0, r4
    de4c:	4b0b      	ldr	r3, [pc, #44]	; (de7c <EncryptFRMPayload+0xbc>)
    de4e:	4798      	blx	r3
    de50:	2800      	cmp	r0, #0
    de52:	d1c9      	bne.n	dde8 <EncryptFRMPayload+0x28>
    de54:	9b03      	ldr	r3, [sp, #12]
    de56:	011b      	lsls	r3, r3, #4
    de58:	18fb      	adds	r3, r7, r3
    de5a:	5d07      	ldrb	r7, [r0, r4]
    de5c:	5c19      	ldrb	r1, [r3, r0]
    de5e:	182a      	adds	r2, r5, r0
    de60:	4079      	eors	r1, r7
    de62:	9f11      	ldr	r7, [sp, #68]	; 0x44
    de64:	b2d2      	uxtb	r2, r2
    de66:	3001      	adds	r0, #1
    de68:	54b9      	strb	r1, [r7, r2]
    de6a:	b2c2      	uxtb	r2, r0
    de6c:	4296      	cmp	r6, r2
    de6e:	d8f4      	bhi.n	de5a <EncryptFRMPayload+0x9a>
    de70:	e7b9      	b.n	dde6 <EncryptFRMPayload+0x26>
    de72:	46c0      	nop			; (mov r8, r8)
    de74:	0000cda5 	.word	0x0000cda5
    de78:	20001078 	.word	0x20001078
    de7c:	0000aad5 	.word	0x0000aad5

0000de80 <UpdateTransactionCompleteCbParams>:
    de80:	23ea      	movs	r3, #234	; 0xea
    de82:	2201      	movs	r2, #1
    de84:	b570      	push	{r4, r5, r6, lr}
    de86:	0001      	movs	r1, r0
    de88:	4c14      	ldr	r4, [pc, #80]	; (dedc <UpdateTransactionCompleteCbParams+0x5c>)
    de8a:	4815      	ldr	r0, [pc, #84]	; (dee0 <UpdateTransactionCompleteCbParams+0x60>)
    de8c:	005b      	lsls	r3, r3, #1
    de8e:	54e2      	strb	r2, [r4, r3]
    de90:	7842      	ldrb	r2, [r0, #1]
    de92:	7803      	ldrb	r3, [r0, #0]
    de94:	0212      	lsls	r2, r2, #8
    de96:	431a      	orrs	r2, r3
    de98:	7883      	ldrb	r3, [r0, #2]
    de9a:	041b      	lsls	r3, r3, #16
    de9c:	431a      	orrs	r2, r3
    de9e:	78c3      	ldrb	r3, [r0, #3]
    dea0:	061b      	lsls	r3, r3, #24
    dea2:	4313      	orrs	r3, r2
    dea4:	d010      	beq.n	dec8 <UpdateTransactionCompleteCbParams+0x48>
    dea6:	0022      	movs	r2, r4
    dea8:	2504      	movs	r5, #4
    deaa:	32f8      	adds	r2, #248	; 0xf8
    deac:	6812      	ldr	r2, [r2, #0]
    deae:	422a      	tst	r2, r5
    deb0:	d00a      	beq.n	dec8 <UpdateTransactionCompleteCbParams+0x48>
    deb2:	0022      	movs	r2, r4
    deb4:	32fc      	adds	r2, #252	; 0xfc
    deb6:	6810      	ldr	r0, [r2, #0]
    deb8:	2800      	cmp	r0, #0
    deba:	d005      	beq.n	dec8 <UpdateTransactionCompleteCbParams+0x48>
    debc:	0022      	movs	r2, r4
    debe:	32ff      	adds	r2, #255	; 0xff
    dec0:	7151      	strb	r1, [r2, #5]
    dec2:	7055      	strb	r5, [r2, #1]
    dec4:	4907      	ldr	r1, [pc, #28]	; (dee4 <UpdateTransactionCompleteCbParams+0x64>)
    dec6:	4798      	blx	r3
    dec8:	23ea      	movs	r3, #234	; 0xea
    deca:	005b      	lsls	r3, r3, #1
    decc:	5ce3      	ldrb	r3, [r4, r3]
    dece:	2b00      	cmp	r3, #0
    ded0:	d002      	beq.n	ded8 <UpdateTransactionCompleteCbParams+0x58>
    ded2:	2300      	movs	r3, #0
    ded4:	34fc      	adds	r4, #252	; 0xfc
    ded6:	6023      	str	r3, [r4, #0]
    ded8:	bd70      	pop	{r4, r5, r6, pc}
    deda:	46c0      	nop			; (mov r8, r8)
    dedc:	20001aa4 	.word	0x20001aa4
    dee0:	20001d9c 	.word	0x20001d9c
    dee4:	20001ba4 	.word	0x20001ba4

0000dee8 <AssemblePacket>:
    dee8:	b5f0      	push	{r4, r5, r6, r7, lr}
    deea:	2710      	movs	r7, #16
    deec:	b08d      	sub	sp, #52	; 0x34
    deee:	9306      	str	r3, [sp, #24]
    def0:	ab04      	add	r3, sp, #16
    def2:	839f      	strh	r7, [r3, #28]
    def4:	231e      	movs	r3, #30
    def6:	9208      	str	r2, [sp, #32]
    def8:	aa04      	add	r2, sp, #16
    defa:	189b      	adds	r3, r3, r2
    defc:	2500      	movs	r5, #0
    defe:	2210      	movs	r2, #16
    df00:	ac0a      	add	r4, sp, #40	; 0x28
    df02:	9007      	str	r0, [sp, #28]
    df04:	9109      	str	r1, [sp, #36]	; 0x24
    df06:	32ff      	adds	r2, #255	; 0xff
    df08:	0029      	movs	r1, r5
    df0a:	4eb5      	ldr	r6, [pc, #724]	; (e1e0 <AssemblePacket+0x2f8>)
    df0c:	7025      	strb	r5, [r4, #0]
    df0e:	48b5      	ldr	r0, [pc, #724]	; (e1e4 <AssemblePacket+0x2fc>)
    df10:	801d      	strh	r5, [r3, #0]
    df12:	47b0      	blx	r6
    df14:	003a      	movs	r2, r7
    df16:	0029      	movs	r1, r5
    df18:	48b3      	ldr	r0, [pc, #716]	; (e1e8 <AssemblePacket+0x300>)
    df1a:	47b0      	blx	r6
    df1c:	221f      	movs	r2, #31
    df1e:	7823      	ldrb	r3, [r4, #0]
    df20:	9907      	ldr	r1, [sp, #28]
    df22:	4013      	ands	r3, r2
    df24:	42a9      	cmp	r1, r5
    df26:	d043      	beq.n	dfb0 <AssemblePacket+0xc8>
    df28:	3a9f      	subs	r2, #159	; 0x9f
    df2a:	4313      	orrs	r3, r2
    df2c:	7023      	strb	r3, [r4, #0]
    df2e:	4baf      	ldr	r3, [pc, #700]	; (e1ec <AssemblePacket+0x304>)
    df30:	3281      	adds	r2, #129	; 0x81
    df32:	338c      	adds	r3, #140	; 0x8c
    df34:	7819      	ldrb	r1, [r3, #0]
    df36:	430a      	orrs	r2, r1
    df38:	701a      	strb	r2, [r3, #0]
    df3a:	22e0      	movs	r2, #224	; 0xe0
    df3c:	7823      	ldrb	r3, [r4, #0]
    df3e:	48a9      	ldr	r0, [pc, #676]	; (e1e4 <AssemblePacket+0x2fc>)
    df40:	4013      	ands	r3, r2
    df42:	7023      	strb	r3, [r4, #0]
    df44:	4ca9      	ldr	r4, [pc, #676]	; (e1ec <AssemblePacket+0x304>)
    df46:	7403      	strb	r3, [r0, #16]
    df48:	3adc      	subs	r2, #220	; 0xdc
    df4a:	4ba9      	ldr	r3, [pc, #676]	; (e1f0 <AssemblePacket+0x308>)
    df4c:	3011      	adds	r0, #17
    df4e:	1c61      	adds	r1, r4, #1
    df50:	4798      	blx	r3
    df52:	2315      	movs	r3, #21
    df54:	aa04      	add	r2, sp, #16
    df56:	8393      	strh	r3, [r2, #28]
    df58:	0023      	movs	r3, r4
    df5a:	337c      	adds	r3, #124	; 0x7c
    df5c:	781b      	ldrb	r3, [r3, #0]
    df5e:	2700      	movs	r7, #0
    df60:	069b      	lsls	r3, r3, #26
    df62:	d400      	bmi.n	df66 <AssemblePacket+0x7e>
    df64:	e0fd      	b.n	e162 <AssemblePacket+0x27a>
    df66:	0023      	movs	r3, r4
    df68:	33df      	adds	r3, #223	; 0xdf
    df6a:	781a      	ldrb	r2, [r3, #0]
    df6c:	23ea      	movs	r3, #234	; 0xea
    df6e:	469c      	mov	ip, r3
    df70:	44a4      	add	ip, r4
    df72:	4663      	mov	r3, ip
    df74:	781d      	ldrb	r5, [r3, #0]
    df76:	42aa      	cmp	r2, r5
    df78:	d200      	bcs.n	df7c <AssemblePacket+0x94>
    df7a:	e0f2      	b.n	e162 <AssemblePacket+0x27a>
    df7c:	0021      	movs	r1, r4
    df7e:	0026      	movs	r6, r4
    df80:	4b9c      	ldr	r3, [pc, #624]	; (e1f4 <AssemblePacket+0x30c>)
    df82:	31c2      	adds	r1, #194	; 0xc2
    df84:	7818      	ldrb	r0, [r3, #0]
    df86:	880b      	ldrh	r3, [r1, #0]
    df88:	36d4      	adds	r6, #212	; 0xd4
    df8a:	3301      	adds	r3, #1
    df8c:	b29b      	uxth	r3, r3
    df8e:	800b      	strh	r3, [r1, #0]
    df90:	7836      	ldrb	r6, [r6, #0]
    df92:	42b3      	cmp	r3, r6
    df94:	d110      	bne.n	dfb8 <AssemblePacket+0xd0>
    df96:	0023      	movs	r3, r4
    df98:	33ed      	adds	r3, #237	; 0xed
    df9a:	701f      	strb	r7, [r3, #0]
    df9c:	2380      	movs	r3, #128	; 0x80
    df9e:	2040      	movs	r0, #64	; 0x40
    dfa0:	348c      	adds	r4, #140	; 0x8c
    dfa2:	425b      	negs	r3, r3
    dfa4:	7822      	ldrb	r2, [r4, #0]
    dfa6:	4318      	orrs	r0, r3
    dfa8:	3390      	adds	r3, #144	; 0x90
    dfaa:	4313      	orrs	r3, r2
    dfac:	7023      	strb	r3, [r4, #0]
    dfae:	e02f      	b.n	e010 <AssemblePacket+0x128>
    dfb0:	2240      	movs	r2, #64	; 0x40
    dfb2:	4313      	orrs	r3, r2
    dfb4:	7023      	strb	r3, [r4, #0]
    dfb6:	e7c0      	b.n	df3a <AssemblePacket+0x52>
    dfb8:	42b3      	cmp	r3, r6
    dfba:	d929      	bls.n	e010 <AssemblePacket+0x128>
    dfbc:	42aa      	cmp	r2, r5
    dfbe:	d100      	bne.n	dfc2 <AssemblePacket+0xda>
    dfc0:	e0c9      	b.n	e156 <AssemblePacket+0x26e>
    dfc2:	0021      	movs	r1, r4
    dfc4:	0020      	movs	r0, r4
    dfc6:	31ed      	adds	r1, #237	; 0xed
    dfc8:	780b      	ldrb	r3, [r1, #0]
    dfca:	30d5      	adds	r0, #213	; 0xd5
    dfcc:	3301      	adds	r3, #1
    dfce:	b2db      	uxtb	r3, r3
    dfd0:	700b      	strb	r3, [r1, #0]
    dfd2:	7800      	ldrb	r0, [r0, #0]
    dfd4:	3801      	subs	r0, #1
    dfd6:	4283      	cmp	r3, r0
    dfd8:	dbe0      	blt.n	df9c <AssemblePacket+0xb4>
    dfda:	700f      	strb	r7, [r1, #0]
    dfdc:	42aa      	cmp	r2, r5
    dfde:	d90d      	bls.n	dffc <AssemblePacket+0x114>
    dfe0:	231b      	movs	r3, #27
    dfe2:	4666      	mov	r6, ip
    dfe4:	a904      	add	r1, sp, #16
    dfe6:	3a01      	subs	r2, #1
    dfe8:	185b      	adds	r3, r3, r1
    dfea:	701a      	strb	r2, [r3, #0]
    dfec:	251b      	movs	r5, #27
    dfee:	ab04      	add	r3, sp, #16
    dff0:	18ed      	adds	r5, r5, r3
    dff2:	7832      	ldrb	r2, [r6, #0]
    dff4:	782b      	ldrb	r3, [r5, #0]
    dff6:	429a      	cmp	r2, r3
    dff8:	d800      	bhi.n	dffc <AssemblePacket+0x114>
    dffa:	e098      	b.n	e12e <AssemblePacket+0x246>
    dffc:	2380      	movs	r3, #128	; 0x80
    dffe:	2040      	movs	r0, #64	; 0x40
    e000:	2210      	movs	r2, #16
    e002:	425b      	negs	r3, r3
    e004:	4318      	orrs	r0, r3
    e006:	4b79      	ldr	r3, [pc, #484]	; (e1ec <AssemblePacket+0x304>)
    e008:	338c      	adds	r3, #140	; 0x8c
    e00a:	7819      	ldrb	r1, [r3, #0]
    e00c:	430a      	orrs	r2, r1
    e00e:	701a      	strb	r2, [r3, #0]
    e010:	4d76      	ldr	r5, [pc, #472]	; (e1ec <AssemblePacket+0x304>)
    e012:	2102      	movs	r1, #2
    e014:	002a      	movs	r2, r5
    e016:	328c      	adds	r2, #140	; 0x8c
    e018:	7813      	ldrb	r3, [r2, #0]
    e01a:	420b      	tst	r3, r1
    e01c:	d003      	beq.n	e026 <AssemblePacket+0x13e>
    e01e:	2420      	movs	r4, #32
    e020:	438b      	bics	r3, r1
    e022:	4320      	orrs	r0, r4
    e024:	7013      	strb	r3, [r2, #0]
    e026:	2310      	movs	r3, #16
    e028:	0004      	movs	r4, r0
    e02a:	439c      	bics	r4, r3
    e02c:	002b      	movs	r3, r5
    e02e:	33d8      	adds	r3, #216	; 0xd8
    e030:	781b      	ldrb	r3, [r3, #0]
    e032:	9307      	str	r3, [sp, #28]
    e034:	2b00      	cmp	r3, #0
    e036:	d003      	beq.n	e040 <AssemblePacket+0x158>
    e038:	9b06      	ldr	r3, [sp, #24]
    e03a:	2b00      	cmp	r3, #0
    e03c:	d000      	beq.n	e040 <AssemblePacket+0x158>
    e03e:	e092      	b.n	e166 <AssemblePacket+0x27e>
    e040:	230f      	movs	r3, #15
    e042:	439c      	bics	r4, r3
    e044:	0020      	movs	r0, r4
    e046:	ac0b      	add	r4, sp, #44	; 0x2c
    e048:	8826      	ldrh	r6, [r4, #0]
    e04a:	4f66      	ldr	r7, [pc, #408]	; (e1e4 <AssemblePacket+0x2fc>)
    e04c:	4b68      	ldr	r3, [pc, #416]	; (e1f0 <AssemblePacket+0x308>)
    e04e:	55b8      	strb	r0, [r7, r6]
    e050:	1c70      	adds	r0, r6, #1
    e052:	b280      	uxth	r0, r0
    e054:	19c0      	adds	r0, r0, r7
    e056:	2202      	movs	r2, #2
    e058:	4967      	ldr	r1, [pc, #412]	; (e1f8 <AssemblePacket+0x310>)
    e05a:	4798      	blx	r3
    e05c:	9b07      	ldr	r3, [sp, #28]
    e05e:	3603      	adds	r6, #3
    e060:	8026      	strh	r6, [r4, #0]
    e062:	2b00      	cmp	r3, #0
    e064:	d100      	bne.n	e068 <AssemblePacket+0x180>
    e066:	e087      	b.n	e178 <AssemblePacket+0x290>
    e068:	9b06      	ldr	r3, [sp, #24]
    e06a:	2b00      	cmp	r3, #0
    e06c:	d004      	beq.n	e078 <AssemblePacket+0x190>
    e06e:	2201      	movs	r2, #1
    e070:	0021      	movs	r1, r4
    e072:	0038      	movs	r0, r7
    e074:	4b61      	ldr	r3, [pc, #388]	; (e1fc <AssemblePacket+0x314>)
    e076:	4798      	blx	r3
    e078:	466a      	mov	r2, sp
    e07a:	2124      	movs	r1, #36	; 0x24
    e07c:	1852      	adds	r2, r2, r1
    e07e:	8823      	ldrh	r3, [r4, #0]
    e080:	7812      	ldrb	r2, [r2, #0]
    e082:	1c5e      	adds	r6, r3, #1
    e084:	54fa      	strb	r2, [r7, r3]
    e086:	9b06      	ldr	r3, [sp, #24]
    e088:	b2b6      	uxth	r6, r6
    e08a:	8026      	strh	r6, [r4, #0]
    e08c:	2b00      	cmp	r3, #0
    e08e:	d100      	bne.n	e092 <AssemblePacket+0x1aa>
    e090:	e076      	b.n	e180 <AssemblePacket+0x298>
    e092:	001a      	movs	r2, r3
    e094:	19b8      	adds	r0, r7, r6
    e096:	9908      	ldr	r1, [sp, #32]
    e098:	4b55      	ldr	r3, [pc, #340]	; (e1f0 <AssemblePacket+0x308>)
    e09a:	4798      	blx	r3
    e09c:	466b      	mov	r3, sp
    e09e:	7e19      	ldrb	r1, [r3, #24]
    e0a0:	682b      	ldr	r3, [r5, #0]
    e0a2:	b2f6      	uxtb	r6, r6
    e0a4:	0a18      	lsrs	r0, r3, #8
    e0a6:	792b      	ldrb	r3, [r5, #4]
    e0a8:	1d2a      	adds	r2, r5, #4
    e0aa:	061b      	lsls	r3, r3, #24
    e0ac:	4303      	orrs	r3, r0
    e0ae:	9304      	str	r3, [sp, #16]
    e0b0:	2301      	movs	r3, #1
    e0b2:	9301      	str	r3, [sp, #4]
    e0b4:	4b52      	ldr	r3, [pc, #328]	; (e200 <AssemblePacket+0x318>)
    e0b6:	9703      	str	r7, [sp, #12]
    e0b8:	9602      	str	r6, [sp, #8]
    e0ba:	9300      	str	r3, [sp, #0]
    e0bc:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
    e0be:	9808      	ldr	r0, [sp, #32]
    e0c0:	2200      	movs	r2, #0
    e0c2:	4c50      	ldr	r4, [pc, #320]	; (e204 <AssemblePacket+0x31c>)
    e0c4:	47a0      	blx	r4
    e0c6:	2800      	cmp	r0, #0
    e0c8:	d002      	beq.n	e0d0 <AssemblePacket+0x1e8>
    e0ca:	2020      	movs	r0, #32
    e0cc:	4b4e      	ldr	r3, [pc, #312]	; (e208 <AssemblePacket+0x320>)
    e0ce:	4798      	blx	r3
    e0d0:	aa0b      	add	r2, sp, #44	; 0x2c
    e0d2:	8813      	ldrh	r3, [r2, #0]
    e0d4:	9906      	ldr	r1, [sp, #24]
    e0d6:	18cb      	adds	r3, r1, r3
    e0d8:	8013      	strh	r3, [r2, #0]
    e0da:	4c44      	ldr	r4, [pc, #272]	; (e1ec <AssemblePacket+0x304>)
    e0dc:	ae0b      	add	r6, sp, #44	; 0x2c
    e0de:	6823      	ldr	r3, [r4, #0]
    e0e0:	8832      	ldrh	r2, [r6, #0]
    e0e2:	0a18      	lsrs	r0, r3, #8
    e0e4:	7923      	ldrb	r3, [r4, #4]
    e0e6:	1d21      	adds	r1, r4, #4
    e0e8:	061b      	lsls	r3, r3, #24
    e0ea:	4303      	orrs	r3, r0
    e0ec:	9300      	str	r3, [sp, #0]
    e0ee:	3a10      	subs	r2, #16
    e0f0:	b2d2      	uxtb	r2, r2
    e0f2:	2349      	movs	r3, #73	; 0x49
    e0f4:	6fc9      	ldr	r1, [r1, #124]	; 0x7c
    e0f6:	2000      	movs	r0, #0
    e0f8:	4d44      	ldr	r5, [pc, #272]	; (e20c <AssemblePacket+0x324>)
    e0fa:	47a8      	blx	r5
    e0fc:	4f39      	ldr	r7, [pc, #228]	; (e1e4 <AssemblePacket+0x2fc>)
    e0fe:	2210      	movs	r2, #16
    e100:	4939      	ldr	r1, [pc, #228]	; (e1e8 <AssemblePacket+0x300>)
    e102:	0038      	movs	r0, r7
    e104:	4b3a      	ldr	r3, [pc, #232]	; (e1f0 <AssemblePacket+0x308>)
    e106:	4798      	blx	r3
    e108:	7833      	ldrb	r3, [r6, #0]
    e10a:	4a37      	ldr	r2, [pc, #220]	; (e1e8 <AssemblePacket+0x300>)
    e10c:	9300      	str	r3, [sp, #0]
    e10e:	2102      	movs	r1, #2
    e110:	003b      	movs	r3, r7
    e112:	4d3f      	ldr	r5, [pc, #252]	; (e210 <AssemblePacket+0x328>)
    e114:	483f      	ldr	r0, [pc, #252]	; (e214 <AssemblePacket+0x32c>)
    e116:	47a8      	blx	r5
    e118:	8836      	ldrh	r6, [r6, #0]
    e11a:	2204      	movs	r2, #4
    e11c:	19f0      	adds	r0, r6, r7
    e11e:	4932      	ldr	r1, [pc, #200]	; (e1e8 <AssemblePacket+0x300>)
    e120:	4b33      	ldr	r3, [pc, #204]	; (e1f0 <AssemblePacket+0x308>)
    e122:	4798      	blx	r3
    e124:	3e0c      	subs	r6, #12
    e126:	34c6      	adds	r4, #198	; 0xc6
    e128:	8026      	strh	r6, [r4, #0]
    e12a:	b00d      	add	sp, #52	; 0x34
    e12c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e12e:	0029      	movs	r1, r5
    e130:	2010      	movs	r0, #16
    e132:	4f39      	ldr	r7, [pc, #228]	; (e218 <AssemblePacket+0x330>)
    e134:	47b8      	blx	r7
    e136:	2808      	cmp	r0, #8
    e138:	d000      	beq.n	e13c <AssemblePacket+0x254>
    e13a:	e75f      	b.n	dffc <AssemblePacket+0x114>
    e13c:	0029      	movs	r1, r5
    e13e:	3009      	adds	r0, #9
    e140:	47b8      	blx	r7
    e142:	782b      	ldrb	r3, [r5, #0]
    e144:	2808      	cmp	r0, #8
    e146:	d047      	beq.n	e1d8 <AssemblePacket+0x2f0>
    e148:	7832      	ldrb	r2, [r6, #0]
    e14a:	429a      	cmp	r2, r3
    e14c:	d300      	bcc.n	e150 <AssemblePacket+0x268>
    e14e:	e74d      	b.n	dfec <AssemblePacket+0x104>
    e150:	3b01      	subs	r3, #1
    e152:	702b      	strb	r3, [r5, #0]
    e154:	e74a      	b.n	dfec <AssemblePacket+0x104>
    e156:	800f      	strh	r7, [r1, #0]
    e158:	2210      	movs	r2, #16
    e15a:	348c      	adds	r4, #140	; 0x8c
    e15c:	7823      	ldrb	r3, [r4, #0]
    e15e:	4393      	bics	r3, r2
    e160:	e724      	b.n	dfac <AssemblePacket+0xc4>
    e162:	2000      	movs	r0, #0
    e164:	e7f8      	b.n	e158 <AssemblePacket+0x270>
    e166:	4b2d      	ldr	r3, [pc, #180]	; (e21c <AssemblePacket+0x334>)
    e168:	4798      	blx	r3
    e16a:	220f      	movs	r2, #15
    e16c:	0003      	movs	r3, r0
    e16e:	0020      	movs	r0, r4
    e170:	4013      	ands	r3, r2
    e172:	4390      	bics	r0, r2
    e174:	4318      	orrs	r0, r3
    e176:	e766      	b.n	e046 <AssemblePacket+0x15e>
    e178:	9b06      	ldr	r3, [sp, #24]
    e17a:	2b00      	cmp	r3, #0
    e17c:	d000      	beq.n	e180 <AssemblePacket+0x298>
    e17e:	e77b      	b.n	e078 <AssemblePacket+0x190>
    e180:	4d1a      	ldr	r5, [pc, #104]	; (e1ec <AssemblePacket+0x304>)
    e182:	002b      	movs	r3, r5
    e184:	33d8      	adds	r3, #216	; 0xd8
    e186:	781b      	ldrb	r3, [r3, #0]
    e188:	2b00      	cmp	r3, #0
    e18a:	d0a6      	beq.n	e0da <AssemblePacket+0x1f2>
    e18c:	261e      	movs	r6, #30
    e18e:	ab04      	add	r3, sp, #16
    e190:	18f6      	adds	r6, r6, r3
    e192:	2200      	movs	r2, #0
    e194:	0031      	movs	r1, r6
    e196:	4822      	ldr	r0, [pc, #136]	; (e220 <AssemblePacket+0x338>)
    e198:	4b18      	ldr	r3, [pc, #96]	; (e1fc <AssemblePacket+0x314>)
    e19a:	4798      	blx	r3
    e19c:	682b      	ldr	r3, [r5, #0]
    e19e:	7831      	ldrb	r1, [r6, #0]
    e1a0:	0a18      	lsrs	r0, r3, #8
    e1a2:	792b      	ldrb	r3, [r5, #4]
    e1a4:	9703      	str	r7, [sp, #12]
    e1a6:	061b      	lsls	r3, r3, #24
    e1a8:	4303      	orrs	r3, r0
    e1aa:	9304      	str	r3, [sp, #16]
    e1ac:	7823      	ldrb	r3, [r4, #0]
    e1ae:	1d2a      	adds	r2, r5, #4
    e1b0:	9302      	str	r3, [sp, #8]
    e1b2:	2302      	movs	r3, #2
    e1b4:	9301      	str	r3, [sp, #4]
    e1b6:	4b17      	ldr	r3, [pc, #92]	; (e214 <AssemblePacket+0x32c>)
    e1b8:	4819      	ldr	r0, [pc, #100]	; (e220 <AssemblePacket+0x338>)
    e1ba:	9300      	str	r3, [sp, #0]
    e1bc:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
    e1be:	4d11      	ldr	r5, [pc, #68]	; (e204 <AssemblePacket+0x31c>)
    e1c0:	2200      	movs	r2, #0
    e1c2:	47a8      	blx	r5
    e1c4:	2800      	cmp	r0, #0
    e1c6:	d002      	beq.n	e1ce <AssemblePacket+0x2e6>
    e1c8:	2020      	movs	r0, #32
    e1ca:	4b0f      	ldr	r3, [pc, #60]	; (e208 <AssemblePacket+0x320>)
    e1cc:	4798      	blx	r3
    e1ce:	8823      	ldrh	r3, [r4, #0]
    e1d0:	8832      	ldrh	r2, [r6, #0]
    e1d2:	189b      	adds	r3, r3, r2
    e1d4:	8023      	strh	r3, [r4, #0]
    e1d6:	e780      	b.n	e0da <AssemblePacket+0x1f2>
    e1d8:	34df      	adds	r4, #223	; 0xdf
    e1da:	7023      	strb	r3, [r4, #0]
    e1dc:	e70e      	b.n	dffc <AssemblePacket+0x114>
    e1de:	46c0      	nop			; (mov r8, r8)
    e1e0:	00016349 	.word	0x00016349
    e1e4:	20001c89 	.word	0x20001c89
    e1e8:	20001078 	.word	0x20001078
    e1ec:	20001aa4 	.word	0x20001aa4
    e1f0:	00016225 	.word	0x00016225
    e1f4:	0001e511 	.word	0x0001e511
    e1f8:	20001b24 	.word	0x20001b24
    e1fc:	0000cab9 	.word	0x0000cab9
    e200:	20001ad9 	.word	0x20001ad9
    e204:	0000ddc1 	.word	0x0000ddc1
    e208:	0000de81 	.word	0x0000de81
    e20c:	0000cda5 	.word	0x0000cda5
    e210:	0000ab0d 	.word	0x0000ab0d
    e214:	20001ac9 	.word	0x20001ac9
    e218:	0000a805 	.word	0x0000a805
    e21c:	0000c9b5 	.word	0x0000c9b5
    e220:	20001da4 	.word	0x20001da4

0000e224 <UpdateRxDataAvailableCbParams>:
    e224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e226:	4e0f      	ldr	r6, [pc, #60]	; (e264 <UpdateRxDataAvailableCbParams+0x40>)
    e228:	7874      	ldrb	r4, [r6, #1]
    e22a:	7835      	ldrb	r5, [r6, #0]
    e22c:	0224      	lsls	r4, r4, #8
    e22e:	432c      	orrs	r4, r5
    e230:	78b5      	ldrb	r5, [r6, #2]
    e232:	042d      	lsls	r5, r5, #16
    e234:	432c      	orrs	r4, r5
    e236:	78f5      	ldrb	r5, [r6, #3]
    e238:	062d      	lsls	r5, r5, #24
    e23a:	4325      	orrs	r5, r4
    e23c:	d011      	beq.n	e262 <UpdateRxDataAvailableCbParams+0x3e>
    e23e:	4c0a      	ldr	r4, [pc, #40]	; (e268 <UpdateRxDataAvailableCbParams+0x44>)
    e240:	2702      	movs	r7, #2
    e242:	0026      	movs	r6, r4
    e244:	36f8      	adds	r6, #248	; 0xf8
    e246:	6836      	ldr	r6, [r6, #0]
    e248:	423e      	tst	r6, r7
    e24a:	d00a      	beq.n	e262 <UpdateRxDataAvailableCbParams+0x3e>
    e24c:	0026      	movs	r6, r4
    e24e:	34fc      	adds	r4, #252	; 0xfc
    e250:	36ff      	adds	r6, #255	; 0xff
    e252:	60a0      	str	r0, [r4, #8]
    e254:	60e1      	str	r1, [r4, #12]
    e256:	7077      	strb	r7, [r6, #1]
    e258:	7372      	strb	r2, [r6, #13]
    e25a:	73b3      	strb	r3, [r6, #14]
    e25c:	4903      	ldr	r1, [pc, #12]	; (e26c <UpdateRxDataAvailableCbParams+0x48>)
    e25e:	6820      	ldr	r0, [r4, #0]
    e260:	47a8      	blx	r5
    e262:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e264:	20001d9c 	.word	0x20001d9c
    e268:	20001aa4 	.word	0x20001aa4
    e26c:	20001ba4 	.word	0x20001ba4

0000e270 <LorawanNotifyAppOnRxdone>:
    e270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e272:	4c25      	ldr	r4, [pc, #148]	; (e308 <LorawanNotifyAppOnRxdone+0x98>)
    e274:	0007      	movs	r7, r0
    e276:	0023      	movs	r3, r4
    e278:	33f4      	adds	r3, #244	; 0xf4
    e27a:	781b      	ldrb	r3, [r3, #0]
    e27c:	000d      	movs	r5, r1
    e27e:	0016      	movs	r6, r2
    e280:	2b01      	cmp	r3, #1
    e282:	d136      	bne.n	e2f2 <LorawanNotifyAppOnRxdone+0x82>
    e284:	0022      	movs	r2, r4
    e286:	210e      	movs	r1, #14
    e288:	327c      	adds	r2, #124	; 0x7c
    e28a:	7813      	ldrb	r3, [r2, #0]
    e28c:	438b      	bics	r3, r1
    e28e:	7013      	strb	r3, [r2, #0]
    e290:	491e      	ldr	r1, [pc, #120]	; (e30c <LorawanNotifyAppOnRxdone+0x9c>)
    e292:	784a      	ldrb	r2, [r1, #1]
    e294:	780b      	ldrb	r3, [r1, #0]
    e296:	0212      	lsls	r2, r2, #8
    e298:	431a      	orrs	r2, r3
    e29a:	788b      	ldrb	r3, [r1, #2]
    e29c:	041b      	lsls	r3, r3, #16
    e29e:	431a      	orrs	r2, r3
    e2a0:	78cb      	ldrb	r3, [r1, #3]
    e2a2:	061b      	lsls	r3, r3, #24
    e2a4:	4313      	orrs	r3, r2
    e2a6:	d023      	beq.n	e2f0 <LorawanNotifyAppOnRxdone+0x80>
    e2a8:	0022      	movs	r2, r4
    e2aa:	2120      	movs	r1, #32
    e2ac:	328c      	adds	r2, #140	; 0x8c
    e2ae:	7813      	ldrb	r3, [r2, #0]
    e2b0:	438b      	bics	r3, r1
    e2b2:	7013      	strb	r3, [r2, #0]
    e2b4:	0023      	movs	r3, r4
    e2b6:	33f4      	adds	r3, #244	; 0xf4
    e2b8:	781b      	ldrb	r3, [r3, #0]
    e2ba:	7878      	ldrb	r0, [r7, #1]
    e2bc:	469c      	mov	ip, r3
    e2be:	78fa      	ldrb	r2, [r7, #3]
    e2c0:	78b9      	ldrb	r1, [r7, #2]
    e2c2:	793b      	ldrb	r3, [r7, #4]
    e2c4:	4667      	mov	r7, ip
    e2c6:	0209      	lsls	r1, r1, #8
    e2c8:	4301      	orrs	r1, r0
    e2ca:	0410      	lsls	r0, r2, #16
    e2cc:	4308      	orrs	r0, r1
    e2ce:	061b      	lsls	r3, r3, #24
    e2d0:	4318      	orrs	r0, r3
    e2d2:	0032      	movs	r2, r6
    e2d4:	2308      	movs	r3, #8
    e2d6:	0029      	movs	r1, r5
    e2d8:	2f04      	cmp	r7, #4
    e2da:	d112      	bne.n	e302 <LorawanNotifyAppOnRxdone+0x92>
    e2dc:	4d0c      	ldr	r5, [pc, #48]	; (e310 <LorawanNotifyAppOnRxdone+0xa0>)
    e2de:	47a8      	blx	r5
    e2e0:	23ea      	movs	r3, #234	; 0xea
    e2e2:	005b      	lsls	r3, r3, #1
    e2e4:	5ce3      	ldrb	r3, [r4, r3]
    e2e6:	2b00      	cmp	r3, #0
    e2e8:	d102      	bne.n	e2f0 <LorawanNotifyAppOnRxdone+0x80>
    e2ea:	2008      	movs	r0, #8
    e2ec:	4b09      	ldr	r3, [pc, #36]	; (e314 <LorawanNotifyAppOnRxdone+0xa4>)
    e2ee:	4798      	blx	r3
    e2f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e2f2:	2b04      	cmp	r3, #4
    e2f4:	d1cc      	bne.n	e290 <LorawanNotifyAppOnRxdone+0x20>
    e2f6:	0023      	movs	r3, r4
    e2f8:	33e8      	adds	r3, #232	; 0xe8
    e2fa:	7818      	ldrb	r0, [r3, #0]
    e2fc:	4b06      	ldr	r3, [pc, #24]	; (e318 <LorawanNotifyAppOnRxdone+0xa8>)
    e2fe:	4798      	blx	r3
    e300:	e7c6      	b.n	e290 <LorawanNotifyAppOnRxdone+0x20>
    e302:	4d06      	ldr	r5, [pc, #24]	; (e31c <LorawanNotifyAppOnRxdone+0xac>)
    e304:	47a8      	blx	r5
    e306:	e7eb      	b.n	e2e0 <LorawanNotifyAppOnRxdone+0x70>
    e308:	20001aa4 	.word	0x20001aa4
    e30c:	20001d9c 	.word	0x20001d9c
    e310:	000108f5 	.word	0x000108f5
    e314:	0000de81 	.word	0x0000de81
    e318:	0000be71 	.word	0x0000be71
    e31c:	0000e225 	.word	0x0000e225

0000e320 <LorawanSetReceiveWindow2Parameters>:
    e320:	b537      	push	{r0, r1, r2, r4, r5, lr}
    e322:	466b      	mov	r3, sp
    e324:	1cdd      	adds	r5, r3, #3
    e326:	9001      	str	r0, [sp, #4]
    e328:	7029      	strb	r1, [r5, #0]
    e32a:	2001      	movs	r0, #1
    e32c:	a901      	add	r1, sp, #4
    e32e:	4c09      	ldr	r4, [pc, #36]	; (e354 <LorawanSetReceiveWindow2Parameters+0x34>)
    e330:	47a0      	blx	r4
    e332:	2808      	cmp	r0, #8
    e334:	d002      	beq.n	e33c <LorawanSetReceiveWindow2Parameters+0x1c>
    e336:	240a      	movs	r4, #10
    e338:	0020      	movs	r0, r4
    e33a:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    e33c:	0029      	movs	r1, r5
    e33e:	200f      	movs	r0, #15
    e340:	47a0      	blx	r4
    e342:	0004      	movs	r4, r0
    e344:	2808      	cmp	r0, #8
    e346:	d1f6      	bne.n	e336 <LorawanSetReceiveWindow2Parameters+0x16>
    e348:	7829      	ldrb	r1, [r5, #0]
    e34a:	9801      	ldr	r0, [sp, #4]
    e34c:	4b02      	ldr	r3, [pc, #8]	; (e358 <LorawanSetReceiveWindow2Parameters+0x38>)
    e34e:	4798      	blx	r3
    e350:	e7f2      	b.n	e338 <LorawanSetReceiveWindow2Parameters+0x18>
    e352:	46c0      	nop			; (mov r8, r8)
    e354:	0000a805 	.word	0x0000a805
    e358:	0000d335 	.word	0x0000d335

0000e35c <LorawanSetFrequency>:
    e35c:	b507      	push	{r0, r1, r2, lr}
    e35e:	466b      	mov	r3, sp
    e360:	9100      	str	r1, [sp, #0]
    e362:	7118      	strb	r0, [r3, #4]
    e364:	4669      	mov	r1, sp
    e366:	2000      	movs	r0, #0
    e368:	4b01      	ldr	r3, [pc, #4]	; (e370 <LorawanSetFrequency+0x14>)
    e36a:	4798      	blx	r3
    e36c:	bd0e      	pop	{r1, r2, r3, pc}
    e36e:	46c0      	nop			; (mov r8, r8)
    e370:	0000a911 	.word	0x0000a911

0000e374 <LorawanGetReceiveWindow2Parameters>:
    e374:	4a06      	ldr	r2, [pc, #24]	; (e390 <LorawanGetReceiveWindow2Parameters+0x1c>)
    e376:	0013      	movs	r3, r2
    e378:	336e      	adds	r3, #110	; 0x6e
    e37a:	781b      	ldrb	r3, [r3, #0]
    e37c:	7103      	strb	r3, [r0, #4]
    e37e:	0013      	movs	r3, r2
    e380:	326c      	adds	r2, #108	; 0x6c
    e382:	336a      	adds	r3, #106	; 0x6a
    e384:	8819      	ldrh	r1, [r3, #0]
    e386:	8813      	ldrh	r3, [r2, #0]
    e388:	041b      	lsls	r3, r3, #16
    e38a:	430b      	orrs	r3, r1
    e38c:	6003      	str	r3, [r0, #0]
    e38e:	4770      	bx	lr
    e390:	20001aa4 	.word	0x20001aa4

0000e394 <LORAWAN_GetAttr>:
    e394:	b530      	push	{r4, r5, lr}
    e396:	000b      	movs	r3, r1
    e398:	b085      	sub	sp, #20
    e39a:	0014      	movs	r4, r2
    e39c:	2838      	cmp	r0, #56	; 0x38
    e39e:	d83a      	bhi.n	e416 <LORAWAN_GetAttr+0x82>
    e3a0:	f004 fb7a 	bl	12a98 <__gnu_thumb1_case_uhi>
    e3a4:	005b003c 	.word	0x005b003c
    e3a8:	006f005f 	.word	0x006f005f
    e3ac:	006b0067 	.word	0x006b0067
    e3b0:	00780073 	.word	0x00780073
    e3b4:	007f007c 	.word	0x007f007c
    e3b8:	00860082 	.word	0x00860082
    e3bc:	00910089 	.word	0x00910089
    e3c0:	00970094 	.word	0x00970094
    e3c4:	009f009c 	.word	0x009f009c
    e3c8:	00a500a2 	.word	0x00a500a2
    e3cc:	00d100a8 	.word	0x00d100a8
    e3d0:	00ab00ae 	.word	0x00ab00ae
    e3d4:	00d800de 	.word	0x00d800de
    e3d8:	00c700cc 	.word	0x00c700cc
    e3dc:	003900c0 	.word	0x003900c0
    e3e0:	00ba008e 	.word	0x00ba008e
    e3e4:	00b700be 	.word	0x00b700be
    e3e8:	00d500b4 	.word	0x00d500b4
    e3ec:	004200db 	.word	0x004200db
    e3f0:	00440042 	.word	0x00440042
    e3f4:	010f00e7 	.word	0x010f00e7
    e3f8:	00f90106 	.word	0x00f90106
    e3fc:	0039011c 	.word	0x0039011c
    e400:	012a0152 	.word	0x012a0152
    e404:	0133012e 	.word	0x0133012e
    e408:	013d0138 	.word	0x013d0138
    e40c:	01440141 	.word	0x01440141
    e410:	014f0147 	.word	0x014f0147
    e414:	0156      	.short	0x0156
    e416:	200a      	movs	r0, #10
    e418:	b005      	add	sp, #20
    e41a:	bd30      	pop	{r4, r5, pc}
    e41c:	2208      	movs	r2, #8
    e41e:	498f      	ldr	r1, [pc, #572]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e420:	315d      	adds	r1, #93	; 0x5d
    e422:	0020      	movs	r0, r4
    e424:	4b8e      	ldr	r3, [pc, #568]	; (e660 <LORAWAN_GetAttr+0x2cc>)
    e426:	4798      	blx	r3
    e428:	2008      	movs	r0, #8
    e42a:	e7f5      	b.n	e418 <LORAWAN_GetAttr+0x84>
    e42c:	4669      	mov	r1, sp
    e42e:	4b8d      	ldr	r3, [pc, #564]	; (e664 <LORAWAN_GetAttr+0x2d0>)
    e430:	201d      	movs	r0, #29
    e432:	4798      	blx	r3
    e434:	4b89      	ldr	r3, [pc, #548]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e436:	a902      	add	r1, sp, #8
    e438:	33fe      	adds	r3, #254	; 0xfe
    e43a:	8adb      	ldrh	r3, [r3, #22]
    e43c:	2208      	movs	r2, #8
    e43e:	808b      	strh	r3, [r1, #4]
    e440:	466b      	mov	r3, sp
    e442:	791b      	ldrb	r3, [r3, #4]
    e444:	718b      	strb	r3, [r1, #6]
    e446:	466b      	mov	r3, sp
    e448:	881b      	ldrh	r3, [r3, #0]
    e44a:	800b      	strh	r3, [r1, #0]
    e44c:	466b      	mov	r3, sp
    e44e:	885b      	ldrh	r3, [r3, #2]
    e450:	804b      	strh	r3, [r1, #2]
    e452:	466b      	mov	r3, sp
    e454:	795b      	ldrb	r3, [r3, #5]
    e456:	71cb      	strb	r3, [r1, #7]
    e458:	e7e3      	b.n	e422 <LORAWAN_GetAttr+0x8e>
    e45a:	4980      	ldr	r1, [pc, #512]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e45c:	2208      	movs	r2, #8
    e45e:	3155      	adds	r1, #85	; 0x55
    e460:	e7df      	b.n	e422 <LORAWAN_GetAttr+0x8e>
    e462:	4b7e      	ldr	r3, [pc, #504]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e464:	681a      	ldr	r2, [r3, #0]
    e466:	791b      	ldrb	r3, [r3, #4]
    e468:	0a12      	lsrs	r2, r2, #8
    e46a:	061b      	lsls	r3, r3, #24
    e46c:	4313      	orrs	r3, r2
    e46e:	6023      	str	r3, [r4, #0]
    e470:	e7da      	b.n	e428 <LORAWAN_GetAttr+0x94>
    e472:	497a      	ldr	r1, [pc, #488]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e474:	2210      	movs	r2, #16
    e476:	3105      	adds	r1, #5
    e478:	e7d3      	b.n	e422 <LORAWAN_GetAttr+0x8e>
    e47a:	4978      	ldr	r1, [pc, #480]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e47c:	2210      	movs	r2, #16
    e47e:	3115      	adds	r1, #21
    e480:	e7cf      	b.n	e422 <LORAWAN_GetAttr+0x8e>
    e482:	4976      	ldr	r1, [pc, #472]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e484:	2210      	movs	r2, #16
    e486:	3145      	adds	r1, #69	; 0x45
    e488:	e7cb      	b.n	e422 <LORAWAN_GetAttr+0x8e>
    e48a:	4b74      	ldr	r3, [pc, #464]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e48c:	337c      	adds	r3, #124	; 0x7c
    e48e:	781b      	ldrb	r3, [r3, #0]
    e490:	069b      	lsls	r3, r3, #26
    e492:	e039      	b.n	e508 <LORAWAN_GetAttr+0x174>
    e494:	4b71      	ldr	r3, [pc, #452]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e496:	33df      	adds	r3, #223	; 0xdf
    e498:	781b      	ldrb	r3, [r3, #0]
    e49a:	e01d      	b.n	e4d8 <LORAWAN_GetAttr+0x144>
    e49c:	4b6f      	ldr	r3, [pc, #444]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e49e:	33e1      	adds	r3, #225	; 0xe1
    e4a0:	e7fa      	b.n	e498 <LORAWAN_GetAttr+0x104>
    e4a2:	4b6e      	ldr	r3, [pc, #440]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e4a4:	33f7      	adds	r3, #247	; 0xf7
    e4a6:	e7f7      	b.n	e498 <LORAWAN_GetAttr+0x104>
    e4a8:	4b6c      	ldr	r3, [pc, #432]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e4aa:	3304      	adds	r3, #4
    e4ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    e4ae:	e7de      	b.n	e46e <LORAWAN_GetAttr+0xda>
    e4b0:	4b6a      	ldr	r3, [pc, #424]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e4b2:	3308      	adds	r3, #8
    e4b4:	e7fa      	b.n	e4ac <LORAWAN_GetAttr+0x118>
    e4b6:	4b69      	ldr	r3, [pc, #420]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e4b8:	33c8      	adds	r3, #200	; 0xc8
    e4ba:	881b      	ldrh	r3, [r3, #0]
    e4bc:	8023      	strh	r3, [r4, #0]
    e4be:	e7b3      	b.n	e428 <LORAWAN_GetAttr+0x94>
    e4c0:	4b66      	ldr	r3, [pc, #408]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e4c2:	33ca      	adds	r3, #202	; 0xca
    e4c4:	e7f9      	b.n	e4ba <LORAWAN_GetAttr+0x126>
    e4c6:	4b65      	ldr	r3, [pc, #404]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e4c8:	33cc      	adds	r3, #204	; 0xcc
    e4ca:	e7f6      	b.n	e4ba <LORAWAN_GetAttr+0x126>
    e4cc:	4b63      	ldr	r3, [pc, #396]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e4ce:	33ce      	adds	r3, #206	; 0xce
    e4d0:	e7f3      	b.n	e4ba <LORAWAN_GetAttr+0x126>
    e4d2:	4b62      	ldr	r3, [pc, #392]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e4d4:	33d0      	adds	r3, #208	; 0xd0
    e4d6:	881b      	ldrh	r3, [r3, #0]
    e4d8:	7023      	strb	r3, [r4, #0]
    e4da:	e7a5      	b.n	e428 <LORAWAN_GetAttr+0x94>
    e4dc:	4b5f      	ldr	r3, [pc, #380]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e4de:	33d4      	adds	r3, #212	; 0xd4
    e4e0:	e7da      	b.n	e498 <LORAWAN_GetAttr+0x104>
    e4e2:	4b5e      	ldr	r3, [pc, #376]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e4e4:	33d5      	adds	r3, #213	; 0xd5
    e4e6:	e7d7      	b.n	e498 <LORAWAN_GetAttr+0x104>
    e4e8:	4b5c      	ldr	r3, [pc, #368]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e4ea:	33d2      	adds	r3, #210	; 0xd2
    e4ec:	e7e5      	b.n	e4ba <LORAWAN_GetAttr+0x126>
    e4ee:	4b5b      	ldr	r3, [pc, #364]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e4f0:	33da      	adds	r3, #218	; 0xda
    e4f2:	e7d1      	b.n	e498 <LORAWAN_GetAttr+0x104>
    e4f4:	4b59      	ldr	r3, [pc, #356]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e4f6:	33d9      	adds	r3, #217	; 0xd9
    e4f8:	e7ce      	b.n	e498 <LORAWAN_GetAttr+0x104>
    e4fa:	4b58      	ldr	r3, [pc, #352]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e4fc:	33e0      	adds	r3, #224	; 0xe0
    e4fe:	e7cb      	b.n	e498 <LORAWAN_GetAttr+0x104>
    e500:	4b56      	ldr	r3, [pc, #344]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e502:	337c      	adds	r3, #124	; 0x7c
    e504:	781b      	ldrb	r3, [r3, #0]
    e506:	06db      	lsls	r3, r3, #27
    e508:	0fdb      	lsrs	r3, r3, #31
    e50a:	e7e5      	b.n	e4d8 <LORAWAN_GetAttr+0x144>
    e50c:	4b53      	ldr	r3, [pc, #332]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e50e:	33de      	adds	r3, #222	; 0xde
    e510:	e7c2      	b.n	e498 <LORAWAN_GetAttr+0x104>
    e512:	4b52      	ldr	r3, [pc, #328]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e514:	33dd      	adds	r3, #221	; 0xdd
    e516:	e7bf      	b.n	e498 <LORAWAN_GetAttr+0x104>
    e518:	4b50      	ldr	r3, [pc, #320]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e51a:	3390      	adds	r3, #144	; 0x90
    e51c:	781b      	ldrb	r3, [r3, #0]
    e51e:	e7cd      	b.n	e4bc <LORAWAN_GetAttr+0x128>
    e520:	4b4e      	ldr	r3, [pc, #312]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e522:	e7c3      	b.n	e4ac <LORAWAN_GetAttr+0x118>
    e524:	2016      	movs	r0, #22
    e526:	781b      	ldrb	r3, [r3, #0]
    e528:	a902      	add	r1, sp, #8
    e52a:	700b      	strb	r3, [r1, #0]
    e52c:	4b4e      	ldr	r3, [pc, #312]	; (e668 <LORAWAN_GetAttr+0x2d4>)
    e52e:	4798      	blx	r3
    e530:	e77a      	b.n	e428 <LORAWAN_GetAttr+0x94>
    e532:	781b      	ldrb	r3, [r3, #0]
    e534:	a902      	add	r1, sp, #8
    e536:	700b      	strb	r3, [r1, #0]
    e538:	2012      	movs	r0, #18
    e53a:	e7f7      	b.n	e52c <LORAWAN_GetAttr+0x198>
    e53c:	781b      	ldrb	r3, [r3, #0]
    e53e:	a902      	add	r1, sp, #8
    e540:	700b      	strb	r3, [r1, #0]
    e542:	2000      	movs	r0, #0
    e544:	e7f2      	b.n	e52c <LORAWAN_GetAttr+0x198>
    e546:	0010      	movs	r0, r2
    e548:	4b48      	ldr	r3, [pc, #288]	; (e66c <LORAWAN_GetAttr+0x2d8>)
    e54a:	4798      	blx	r3
    e54c:	e76c      	b.n	e428 <LORAWAN_GetAttr+0x94>
    e54e:	4b43      	ldr	r3, [pc, #268]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e550:	33f6      	adds	r3, #246	; 0xf6
    e552:	e7a1      	b.n	e498 <LORAWAN_GetAttr+0x104>
    e554:	4b41      	ldr	r3, [pc, #260]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e556:	33f4      	adds	r3, #244	; 0xf4
    e558:	e79e      	b.n	e498 <LORAWAN_GetAttr+0x104>
    e55a:	4b40      	ldr	r3, [pc, #256]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e55c:	33f5      	adds	r3, #245	; 0xf5
    e55e:	e79b      	b.n	e498 <LORAWAN_GetAttr+0x104>
    e560:	21fa      	movs	r1, #250	; 0xfa
    e562:	4b3e      	ldr	r3, [pc, #248]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e564:	0089      	lsls	r1, r1, #2
    e566:	3388      	adds	r3, #136	; 0x88
    e568:	6818      	ldr	r0, [r3, #0]
    e56a:	4b41      	ldr	r3, [pc, #260]	; (e670 <LORAWAN_GetAttr+0x2dc>)
    e56c:	4798      	blx	r3
    e56e:	8020      	strh	r0, [r4, #0]
    e570:	e75a      	b.n	e428 <LORAWAN_GetAttr+0x94>
    e572:	780a      	ldrb	r2, [r1, #0]
    e574:	200a      	movs	r0, #10
    e576:	2a03      	cmp	r2, #3
    e578:	d900      	bls.n	e57c <LORAWAN_GetAttr+0x1e8>
    e57a:	e74d      	b.n	e418 <LORAWAN_GetAttr+0x84>
    e57c:	2322      	movs	r3, #34	; 0x22
    e57e:	4937      	ldr	r1, [pc, #220]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e580:	33ff      	adds	r3, #255	; 0xff
    e582:	5cc9      	ldrb	r1, [r1, r3]
    e584:	3b21      	subs	r3, #33	; 0x21
    e586:	3bff      	subs	r3, #255	; 0xff
    e588:	4093      	lsls	r3, r2
    e58a:	400b      	ands	r3, r1
    e58c:	1e5a      	subs	r2, r3, #1
    e58e:	4193      	sbcs	r3, r2
    e590:	7023      	strb	r3, [r4, #0]
    e592:	3802      	subs	r0, #2
    e594:	e740      	b.n	e418 <LORAWAN_GetAttr+0x84>
    e596:	780b      	ldrb	r3, [r1, #0]
    e598:	200a      	movs	r0, #10
    e59a:	2b03      	cmp	r3, #3
    e59c:	d900      	bls.n	e5a0 <LORAWAN_GetAttr+0x20c>
    e59e:	e73b      	b.n	e418 <LORAWAN_GetAttr+0x84>
    e5a0:	212c      	movs	r1, #44	; 0x2c
    e5a2:	4359      	muls	r1, r3
    e5a4:	3139      	adds	r1, #57	; 0x39
    e5a6:	4b2d      	ldr	r3, [pc, #180]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e5a8:	31ff      	adds	r1, #255	; 0xff
    e5aa:	18c9      	adds	r1, r1, r3
    e5ac:	2210      	movs	r2, #16
    e5ae:	e738      	b.n	e422 <LORAWAN_GetAttr+0x8e>
    e5b0:	780b      	ldrb	r3, [r1, #0]
    e5b2:	200a      	movs	r0, #10
    e5b4:	2b03      	cmp	r3, #3
    e5b6:	d900      	bls.n	e5ba <LORAWAN_GetAttr+0x226>
    e5b8:	e72e      	b.n	e418 <LORAWAN_GetAttr+0x84>
    e5ba:	212c      	movs	r1, #44	; 0x2c
    e5bc:	4359      	muls	r1, r3
    e5be:	3129      	adds	r1, #41	; 0x29
    e5c0:	e7f1      	b.n	e5a6 <LORAWAN_GetAttr+0x212>
    e5c2:	780b      	ldrb	r3, [r1, #0]
    e5c4:	200a      	movs	r0, #10
    e5c6:	2b03      	cmp	r3, #3
    e5c8:	d900      	bls.n	e5cc <LORAWAN_GetAttr+0x238>
    e5ca:	e725      	b.n	e418 <LORAWAN_GetAttr+0x84>
    e5cc:	212c      	movs	r1, #44	; 0x2c
    e5ce:	4359      	muls	r1, r3
    e5d0:	4b22      	ldr	r3, [pc, #136]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e5d2:	3125      	adds	r1, #37	; 0x25
    e5d4:	31ff      	adds	r1, #255	; 0xff
    e5d6:	18c9      	adds	r1, r1, r3
    e5d8:	2204      	movs	r2, #4
    e5da:	e722      	b.n	e422 <LORAWAN_GetAttr+0x8e>
    e5dc:	780a      	ldrb	r2, [r1, #0]
    e5de:	200a      	movs	r0, #10
    e5e0:	2a03      	cmp	r2, #3
    e5e2:	d900      	bls.n	e5e6 <LORAWAN_GetAttr+0x252>
    e5e4:	e718      	b.n	e418 <LORAWAN_GetAttr+0x84>
    e5e6:	232c      	movs	r3, #44	; 0x2c
    e5e8:	435a      	muls	r2, r3
    e5ea:	4b1c      	ldr	r3, [pc, #112]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e5ec:	189b      	adds	r3, r3, r2
    e5ee:	3349      	adds	r3, #73	; 0x49
    e5f0:	33ff      	adds	r3, #255	; 0xff
    e5f2:	881b      	ldrh	r3, [r3, #0]
    e5f4:	8023      	strh	r3, [r4, #0]
    e5f6:	e7cc      	b.n	e592 <LORAWAN_GetAttr+0x1fe>
    e5f8:	0010      	movs	r0, r2
    e5fa:	4b1e      	ldr	r3, [pc, #120]	; (e674 <LORAWAN_GetAttr+0x2e0>)
    e5fc:	4798      	blx	r3
    e5fe:	e70b      	b.n	e418 <LORAWAN_GetAttr+0x84>
    e600:	0011      	movs	r1, r2
    e602:	4b18      	ldr	r3, [pc, #96]	; (e664 <LORAWAN_GetAttr+0x2d0>)
    e604:	201f      	movs	r0, #31
    e606:	4798      	blx	r3
    e608:	e70e      	b.n	e428 <LORAWAN_GetAttr+0x94>
    e60a:	4b14      	ldr	r3, [pc, #80]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e60c:	338c      	adds	r3, #140	; 0x8c
    e60e:	781b      	ldrb	r3, [r3, #0]
    e610:	071b      	lsls	r3, r3, #28
    e612:	e779      	b.n	e508 <LORAWAN_GetAttr+0x174>
    e614:	4b11      	ldr	r3, [pc, #68]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e616:	338c      	adds	r3, #140	; 0x8c
    e618:	781b      	ldrb	r3, [r3, #0]
    e61a:	07db      	lsls	r3, r3, #31
    e61c:	e774      	b.n	e508 <LORAWAN_GetAttr+0x174>
    e61e:	2031      	movs	r0, #49	; 0x31
    e620:	4b11      	ldr	r3, [pc, #68]	; (e668 <LORAWAN_GetAttr+0x2d4>)
    e622:	4798      	blx	r3
    e624:	e6f8      	b.n	e418 <LORAWAN_GetAttr+0x84>
    e626:	4914      	ldr	r1, [pc, #80]	; (e678 <LORAWAN_GetAttr+0x2e4>)
    e628:	2026      	movs	r0, #38	; 0x26
    e62a:	e7f9      	b.n	e620 <LORAWAN_GetAttr+0x28c>
    e62c:	4b0b      	ldr	r3, [pc, #44]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e62e:	33dc      	adds	r3, #220	; 0xdc
    e630:	e732      	b.n	e498 <LORAWAN_GetAttr+0x104>
    e632:	4b12      	ldr	r3, [pc, #72]	; (e67c <LORAWAN_GetAttr+0x2e8>)
    e634:	4798      	blx	r3
    e636:	4b12      	ldr	r3, [pc, #72]	; (e680 <LORAWAN_GetAttr+0x2ec>)
    e638:	0005      	movs	r5, r0
    e63a:	4798      	blx	r3
    e63c:	1b40      	subs	r0, r0, r5
    e63e:	7020      	strb	r0, [r4, #0]
    e640:	e6f2      	b.n	e428 <LORAWAN_GetAttr+0x94>
    e642:	2100      	movs	r1, #0
    e644:	2020      	movs	r0, #32
    e646:	e7eb      	b.n	e620 <LORAWAN_GetAttr+0x28c>
    e648:	4b04      	ldr	r3, [pc, #16]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e64a:	33ff      	adds	r3, #255	; 0xff
    e64c:	7c5b      	ldrb	r3, [r3, #17]
    e64e:	e71f      	b.n	e490 <LORAWAN_GetAttr+0xfc>
    e650:	23f0      	movs	r3, #240	; 0xf0
    e652:	4a02      	ldr	r2, [pc, #8]	; (e65c <LORAWAN_GetAttr+0x2c8>)
    e654:	005b      	lsls	r3, r3, #1
    e656:	5cd3      	ldrb	r3, [r2, r3]
    e658:	e73e      	b.n	e4d8 <LORAWAN_GetAttr+0x144>
    e65a:	46c0      	nop			; (mov r8, r8)
    e65c:	20001aa4 	.word	0x20001aa4
    e660:	00016225 	.word	0x00016225
    e664:	00010fa1 	.word	0x00010fa1
    e668:	0000a7e9 	.word	0x0000a7e9
    e66c:	0000e375 	.word	0x0000e375
    e670:	00012aad 	.word	0x00012aad
    e674:	0000aa59 	.word	0x0000aa59
    e678:	20001b83 	.word	0x20001b83
    e67c:	0000c9b5 	.word	0x0000c9b5
    e680:	0000ca5d 	.word	0x0000ca5d

0000e684 <LORAWAN_TxDone>:
    e684:	b5f0      	push	{r4, r5, r6, r7, lr}
    e686:	6843      	ldr	r3, [r0, #4]
    e688:	b08f      	sub	sp, #60	; 0x3c
    e68a:	ad07      	add	r5, sp, #28
    e68c:	7804      	ldrb	r4, [r0, #0]
    e68e:	9302      	str	r3, [sp, #8]
    e690:	2100      	movs	r1, #0
    e692:	4b84      	ldr	r3, [pc, #528]	; (e8a4 <LORAWAN_TxDone+0x220>)
    e694:	002a      	movs	r2, r5
    e696:	2027      	movs	r0, #39	; 0x27
    e698:	4798      	blx	r3
    e69a:	4f83      	ldr	r7, [pc, #524]	; (e8a8 <LORAWAN_TxDone+0x224>)
    e69c:	0039      	movs	r1, r7
    e69e:	317c      	adds	r1, #124	; 0x7c
    e6a0:	780b      	ldrb	r3, [r1, #0]
    e6a2:	2b7f      	cmp	r3, #127	; 0x7f
    e6a4:	d900      	bls.n	e6a8 <LORAWAN_TxDone+0x24>
    e6a6:	e24a      	b.n	eb3e <LORAWAN_TxDone+0x4ba>
    e6a8:	4a80      	ldr	r2, [pc, #512]	; (e8ac <LORAWAN_TxDone+0x228>)
    e6aa:	7810      	ldrb	r0, [r2, #0]
    e6ac:	2804      	cmp	r0, #4
    e6ae:	d10b      	bne.n	e6c8 <LORAWAN_TxDone+0x44>
    e6b0:	220e      	movs	r2, #14
    e6b2:	4393      	bics	r3, r2
    e6b4:	700b      	strb	r3, [r1, #0]
    e6b6:	3017      	adds	r0, #23
    e6b8:	07db      	lsls	r3, r3, #31
    e6ba:	d500      	bpl.n	e6be <LORAWAN_TxDone+0x3a>
    e6bc:	e0b2      	b.n	e824 <LORAWAN_TxDone+0x1a0>
    e6be:	201b      	movs	r0, #27
    e6c0:	4b7b      	ldr	r3, [pc, #492]	; (e8b0 <LORAWAN_TxDone+0x22c>)
    e6c2:	4798      	blx	r3
    e6c4:	b00f      	add	sp, #60	; 0x3c
    e6c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e6c8:	7813      	ldrb	r3, [r2, #0]
    e6ca:	2b02      	cmp	r3, #2
    e6cc:	d1fa      	bne.n	e6c4 <LORAWAN_TxDone+0x40>
    e6ce:	33d5      	adds	r3, #213	; 0xd5
    e6d0:	33ff      	adds	r3, #255	; 0xff
    e6d2:	5cfa      	ldrb	r2, [r7, r3]
    e6d4:	2a00      	cmp	r2, #0
    e6d6:	d005      	beq.n	e6e4 <LORAWAN_TxDone+0x60>
    e6d8:	2200      	movs	r2, #0
    e6da:	4976      	ldr	r1, [pc, #472]	; (e8b4 <LORAWAN_TxDone+0x230>)
    e6dc:	54fa      	strb	r2, [r7, r3]
    e6de:	200b      	movs	r0, #11
    e6e0:	4b75      	ldr	r3, [pc, #468]	; (e8b8 <LORAWAN_TxDone+0x234>)
    e6e2:	4798      	blx	r3
    e6e4:	2c07      	cmp	r4, #7
    e6e6:	d000      	beq.n	e6ea <LORAWAN_TxDone+0x66>
    e6e8:	e0a0      	b.n	e82c <LORAWAN_TxDone+0x1a8>
    e6ea:	79eb      	ldrb	r3, [r5, #7]
    e6ec:	2b00      	cmp	r3, #0
    e6ee:	d0e9      	beq.n	e6c4 <LORAWAN_TxDone+0x40>
    e6f0:	003b      	movs	r3, r7
    e6f2:	338c      	adds	r3, #140	; 0x8c
    e6f4:	7818      	ldrb	r0, [r3, #0]
    e6f6:	003e      	movs	r6, r7
    e6f8:	2304      	movs	r3, #4
    e6fa:	36fe      	adds	r6, #254	; 0xfe
    e6fc:	4018      	ands	r0, r3
    e6fe:	4d6f      	ldr	r5, [pc, #444]	; (e8bc <LORAWAN_TxDone+0x238>)
    e700:	d005      	beq.n	e70e <LORAWAN_TxDone+0x8a>
    e702:	2000      	movs	r0, #0
    e704:	2109      	movs	r1, #9
    e706:	82b0      	strh	r0, [r6, #20]
    e708:	47a8      	blx	r5
    e70a:	0020      	movs	r0, r4
    e70c:	e7d8      	b.n	e6c0 <LORAWAN_TxDone+0x3c>
    e70e:	8ab3      	ldrh	r3, [r6, #20]
    e710:	2109      	movs	r1, #9
    e712:	3301      	adds	r3, #1
    e714:	82b3      	strh	r3, [r6, #20]
    e716:	47a8      	blx	r5
    e718:	8af3      	ldrh	r3, [r6, #22]
    e71a:	4a69      	ldr	r2, [pc, #420]	; (e8c0 <LORAWAN_TxDone+0x23c>)
    e71c:	4293      	cmp	r3, r2
    e71e:	d002      	beq.n	e726 <LORAWAN_TxDone+0xa2>
    e720:	8ab2      	ldrh	r2, [r6, #20]
    e722:	429a      	cmp	r2, r3
    e724:	d266      	bcs.n	e7f4 <LORAWAN_TxDone+0x170>
    e726:	23ef      	movs	r3, #239	; 0xef
    e728:	005b      	lsls	r3, r3, #1
    e72a:	5cfb      	ldrb	r3, [r7, r3]
    e72c:	2b00      	cmp	r3, #0
    e72e:	d061      	beq.n	e7f4 <LORAWAN_TxDone+0x170>
    e730:	2601      	movs	r6, #1
    e732:	003b      	movs	r3, r7
    e734:	a905      	add	r1, sp, #20
    e736:	700e      	strb	r6, [r1, #0]
    e738:	33e1      	adds	r3, #225	; 0xe1
    e73a:	781b      	ldrb	r3, [r3, #0]
    e73c:	aa0b      	add	r2, sp, #44	; 0x2c
    e73e:	704b      	strb	r3, [r1, #1]
    e740:	003b      	movs	r3, r7
    e742:	33df      	adds	r3, #223	; 0xdf
    e744:	781b      	ldrb	r3, [r3, #0]
    e746:	202f      	movs	r0, #47	; 0x2f
    e748:	708b      	strb	r3, [r1, #2]
    e74a:	4b5e      	ldr	r3, [pc, #376]	; (e8c4 <LORAWAN_TxDone+0x240>)
    e74c:	4798      	blx	r3
    e74e:	2808      	cmp	r0, #8
    e750:	d135      	bne.n	e7be <LORAWAN_TxDone+0x13a>
    e752:	a806      	add	r0, sp, #24
    e754:	4b5c      	ldr	r3, [pc, #368]	; (e8c8 <LORAWAN_TxDone+0x244>)
    e756:	7006      	strb	r6, [r0, #0]
    e758:	4798      	blx	r3
    e75a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    e75c:	990c      	ldr	r1, [sp, #48]	; 0x30
    e75e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    e760:	4b5a      	ldr	r3, [pc, #360]	; (e8cc <LORAWAN_TxDone+0x248>)
    e762:	4798      	blx	r3
    e764:	003b      	movs	r3, r7
    e766:	33c6      	adds	r3, #198	; 0xc6
    e768:	881b      	ldrh	r3, [r3, #0]
    e76a:	a809      	add	r0, sp, #36	; 0x24
    e76c:	7003      	strb	r3, [r0, #0]
    e76e:	4b58      	ldr	r3, [pc, #352]	; (e8d0 <LORAWAN_TxDone+0x24c>)
    e770:	6043      	str	r3, [r0, #4]
    e772:	4b58      	ldr	r3, [pc, #352]	; (e8d4 <LORAWAN_TxDone+0x250>)
    e774:	4798      	blx	r3
    e776:	1e04      	subs	r4, r0, #0
    e778:	d108      	bne.n	e78c <LORAWAN_TxDone+0x108>
    e77a:	220e      	movs	r2, #14
    e77c:	377c      	adds	r7, #124	; 0x7c
    e77e:	783b      	ldrb	r3, [r7, #0]
    e780:	4393      	bics	r3, r2
    e782:	001a      	movs	r2, r3
    e784:	2302      	movs	r3, #2
    e786:	4313      	orrs	r3, r2
    e788:	703b      	strb	r3, [r7, #0]
    e78a:	e79b      	b.n	e6c4 <LORAWAN_TxDone+0x40>
    e78c:	003b      	movs	r3, r7
    e78e:	338c      	adds	r3, #140	; 0x8c
    e790:	7818      	ldrb	r0, [r3, #0]
    e792:	003b      	movs	r3, r7
    e794:	4030      	ands	r0, r6
    e796:	33fe      	adds	r3, #254	; 0xfe
    e798:	4e4f      	ldr	r6, [pc, #316]	; (e8d8 <LORAWAN_TxDone+0x254>)
    e79a:	4f50      	ldr	r7, [pc, #320]	; (e8dc <LORAWAN_TxDone+0x258>)
    e79c:	2800      	cmp	r0, #0
    e79e:	d009      	beq.n	e7b4 <LORAWAN_TxDone+0x130>
    e7a0:	2000      	movs	r0, #0
    e7a2:	2109      	movs	r1, #9
    e7a4:	8298      	strh	r0, [r3, #20]
    e7a6:	47a8      	blx	r5
    e7a8:	4b4d      	ldr	r3, [pc, #308]	; (e8e0 <LORAWAN_TxDone+0x25c>)
    e7aa:	4798      	blx	r3
    e7ac:	47b8      	blx	r7
    e7ae:	0020      	movs	r0, r4
    e7b0:	47b0      	blx	r6
    e7b2:	e787      	b.n	e6c4 <LORAWAN_TxDone+0x40>
    e7b4:	2109      	movs	r1, #9
    e7b6:	8298      	strh	r0, [r3, #20]
    e7b8:	47a8      	blx	r5
    e7ba:	4b4a      	ldr	r3, [pc, #296]	; (e8e4 <LORAWAN_TxDone+0x260>)
    e7bc:	e7f5      	b.n	e7aa <LORAWAN_TxDone+0x126>
    e7be:	003b      	movs	r3, r7
    e7c0:	338c      	adds	r3, #140	; 0x8c
    e7c2:	7818      	ldrb	r0, [r3, #0]
    e7c4:	003b      	movs	r3, r7
    e7c6:	4006      	ands	r6, r0
    e7c8:	4c43      	ldr	r4, [pc, #268]	; (e8d8 <LORAWAN_TxDone+0x254>)
    e7ca:	33fe      	adds	r3, #254	; 0xfe
    e7cc:	4f43      	ldr	r7, [pc, #268]	; (e8dc <LORAWAN_TxDone+0x258>)
    e7ce:	2e00      	cmp	r6, #0
    e7d0:	d00a      	beq.n	e7e8 <LORAWAN_TxDone+0x164>
    e7d2:	2600      	movs	r6, #0
    e7d4:	2109      	movs	r1, #9
    e7d6:	0030      	movs	r0, r6
    e7d8:	829e      	strh	r6, [r3, #20]
    e7da:	47a8      	blx	r5
    e7dc:	4b40      	ldr	r3, [pc, #256]	; (e8e0 <LORAWAN_TxDone+0x25c>)
    e7de:	4798      	blx	r3
    e7e0:	47b8      	blx	r7
    e7e2:	0030      	movs	r0, r6
    e7e4:	47a0      	blx	r4
    e7e6:	e76d      	b.n	e6c4 <LORAWAN_TxDone+0x40>
    e7e8:	2109      	movs	r1, #9
    e7ea:	0030      	movs	r0, r6
    e7ec:	829e      	strh	r6, [r3, #20]
    e7ee:	47a8      	blx	r5
    e7f0:	4b3c      	ldr	r3, [pc, #240]	; (e8e4 <LORAWAN_TxDone+0x260>)
    e7f2:	e7f4      	b.n	e7de <LORAWAN_TxDone+0x15a>
    e7f4:	003b      	movs	r3, r7
    e7f6:	2000      	movs	r0, #0
    e7f8:	33fe      	adds	r3, #254	; 0xfe
    e7fa:	2109      	movs	r1, #9
    e7fc:	8298      	strh	r0, [r3, #20]
    e7fe:	47a8      	blx	r5
    e800:	003a      	movs	r2, r7
    e802:	210e      	movs	r1, #14
    e804:	327c      	adds	r2, #124	; 0x7c
    e806:	7813      	ldrb	r3, [r2, #0]
    e808:	378c      	adds	r7, #140	; 0x8c
    e80a:	438b      	bics	r3, r1
    e80c:	7013      	strb	r3, [r2, #0]
    e80e:	2220      	movs	r2, #32
    e810:	783b      	ldrb	r3, [r7, #0]
    e812:	4c32      	ldr	r4, [pc, #200]	; (e8dc <LORAWAN_TxDone+0x258>)
    e814:	4393      	bics	r3, r2
    e816:	703b      	strb	r3, [r7, #0]
    e818:	07db      	lsls	r3, r3, #31
    e81a:	d505      	bpl.n	e828 <LORAWAN_TxDone+0x1a4>
    e81c:	4b30      	ldr	r3, [pc, #192]	; (e8e0 <LORAWAN_TxDone+0x25c>)
    e81e:	4798      	blx	r3
    e820:	47a0      	blx	r4
    e822:	2007      	movs	r0, #7
    e824:	4b2c      	ldr	r3, [pc, #176]	; (e8d8 <LORAWAN_TxDone+0x254>)
    e826:	e74c      	b.n	e6c2 <LORAWAN_TxDone+0x3e>
    e828:	4b2e      	ldr	r3, [pc, #184]	; (e8e4 <LORAWAN_TxDone+0x260>)
    e82a:	e7f8      	b.n	e81e <LORAWAN_TxDone+0x19a>
    e82c:	2c00      	cmp	r4, #0
    e82e:	d000      	beq.n	e832 <LORAWAN_TxDone+0x1ae>
    e830:	e748      	b.n	e6c4 <LORAWAN_TxDone+0x40>
    e832:	003b      	movs	r3, r7
    e834:	33fc      	adds	r3, #252	; 0xfc
    e836:	681d      	ldr	r5, [r3, #0]
    e838:	003b      	movs	r3, r7
    e83a:	33fe      	adds	r3, #254	; 0xfe
    e83c:	829c      	strh	r4, [r3, #20]
    e83e:	0020      	movs	r0, r4
    e840:	2109      	movs	r1, #9
    e842:	4c1e      	ldr	r4, [pc, #120]	; (e8bc <LORAWAN_TxDone+0x238>)
    e844:	47a0      	blx	r4
    e846:	003b      	movs	r3, r7
    e848:	003e      	movs	r6, r7
    e84a:	33db      	adds	r3, #219	; 0xdb
    e84c:	781b      	ldrb	r3, [r3, #0]
    e84e:	367c      	adds	r6, #124	; 0x7c
    e850:	2b00      	cmp	r3, #0
    e852:	d149      	bne.n	e8e8 <LORAWAN_TxDone+0x264>
    e854:	003a      	movs	r2, r7
    e856:	32dc      	adds	r2, #220	; 0xdc
    e858:	7812      	ldrb	r2, [r2, #0]
    e85a:	2a00      	cmp	r2, #0
    e85c:	d144      	bne.n	e8e8 <LORAWAN_TxDone+0x264>
    e85e:	7832      	ldrb	r2, [r6, #0]
    e860:	3301      	adds	r3, #1
    e862:	421a      	tst	r2, r3
    e864:	d04f      	beq.n	e906 <LORAWAN_TxDone+0x282>
    e866:	1d39      	adds	r1, r7, #4
    e868:	6fca      	ldr	r2, [r1, #124]	; 0x7c
    e86a:	18d2      	adds	r2, r2, r3
    e86c:	67ca      	str	r2, [r1, #124]	; 0x7c
    e86e:	21f0      	movs	r1, #240	; 0xf0
    e870:	0049      	lsls	r1, r1, #1
    e872:	5c79      	ldrb	r1, [r7, r1]
    e874:	2900      	cmp	r1, #0
    e876:	d003      	beq.n	e880 <LORAWAN_TxDone+0x1fc>
    e878:	408b      	lsls	r3, r1
    e87a:	3b01      	subs	r3, #1
    e87c:	421a      	tst	r2, r3
    e87e:	d102      	bne.n	e886 <LORAWAN_TxDone+0x202>
    e880:	2116      	movs	r1, #22
    e882:	2000      	movs	r0, #0
    e884:	47a0      	blx	r4
    e886:	782b      	ldrb	r3, [r5, #0]
    e888:	003a      	movs	r2, r7
    e88a:	2b01      	cmp	r3, #1
    e88c:	d106      	bne.n	e89c <LORAWAN_TxDone+0x218>
    e88e:	328c      	adds	r2, #140	; 0x8c
    e890:	7811      	ldrb	r1, [r2, #0]
    e892:	430b      	orrs	r3, r1
    e894:	7013      	strb	r3, [r2, #0]
    e896:	003a      	movs	r2, r7
    e898:	32dc      	adds	r2, #220	; 0xdc
    e89a:	e000      	b.n	e89e <LORAWAN_TxDone+0x21a>
    e89c:	32db      	adds	r2, #219	; 0xdb
    e89e:	7813      	ldrb	r3, [r2, #0]
    e8a0:	3301      	adds	r3, #1
    e8a2:	e02f      	b.n	e904 <LORAWAN_TxDone+0x280>
    e8a4:	0000e395 	.word	0x0000e395
    e8a8:	20001aa4 	.word	0x20001aa4
    e8ac:	20001c88 	.word	0x20001c88
    e8b0:	0000d3ad 	.word	0x0000d3ad
    e8b4:	20001c79 	.word	0x20001c79
    e8b8:	00011091 	.word	0x00011091
    e8bc:	0000ae01 	.word	0x0000ae01
    e8c0:	0000ffff 	.word	0x0000ffff
    e8c4:	0000a7e9 	.word	0x0000a7e9
    e8c8:	000122b5 	.word	0x000122b5
    e8cc:	0000d911 	.word	0x0000d911
    e8d0:	20001c99 	.word	0x20001c99
    e8d4:	000119e1 	.word	0x000119e1
    e8d8:	0000de81 	.word	0x0000de81
    e8dc:	0000c971 	.word	0x0000c971
    e8e0:	0000d359 	.word	0x0000d359
    e8e4:	0000d389 	.word	0x0000d389
    e8e8:	003a      	movs	r2, r7
    e8ea:	327c      	adds	r2, #124	; 0x7c
    e8ec:	7811      	ldrb	r1, [r2, #0]
    e8ee:	2201      	movs	r2, #1
    e8f0:	4211      	tst	r1, r2
    e8f2:	d008      	beq.n	e906 <LORAWAN_TxDone+0x282>
    e8f4:	0039      	movs	r1, r7
    e8f6:	318c      	adds	r1, #140	; 0x8c
    e8f8:	7809      	ldrb	r1, [r1, #0]
    e8fa:	4211      	tst	r1, r2
    e8fc:	d1cb      	bne.n	e896 <LORAWAN_TxDone+0x212>
    e8fe:	189b      	adds	r3, r3, r2
    e900:	003a      	movs	r2, r7
    e902:	32db      	adds	r2, #219	; 0xdb
    e904:	7013      	strb	r3, [r2, #0]
    e906:	003b      	movs	r3, r7
    e908:	2200      	movs	r2, #0
    e90a:	33f0      	adds	r3, #240	; 0xf0
    e90c:	701a      	strb	r2, [r3, #0]
    e90e:	003a      	movs	r2, r7
    e910:	210e      	movs	r1, #14
    e912:	2504      	movs	r5, #4
    e914:	327c      	adds	r2, #124	; 0x7c
    e916:	7813      	ldrb	r3, [r2, #0]
    e918:	003e      	movs	r6, r7
    e91a:	438b      	bics	r3, r1
    e91c:	432b      	orrs	r3, r5
    e91e:	7013      	strb	r3, [r2, #0]
    e920:	003b      	movs	r3, r7
    e922:	33df      	adds	r3, #223	; 0xdf
    e924:	781b      	ldrb	r3, [r3, #0]
    e926:	a906      	add	r1, sp, #24
    e928:	708b      	strb	r3, [r1, #2]
    e92a:	003b      	movs	r3, r7
    e92c:	33ee      	adds	r3, #238	; 0xee
    e92e:	781b      	ldrb	r3, [r3, #0]
    e930:	368c      	adds	r6, #140	; 0x8c
    e932:	704b      	strb	r3, [r1, #1]
    e934:	7833      	ldrb	r3, [r6, #0]
    e936:	ac09      	add	r4, sp, #36	; 0x24
    e938:	075b      	lsls	r3, r3, #29
    e93a:	0fdb      	lsrs	r3, r3, #31
    e93c:	700b      	strb	r3, [r1, #0]
    e93e:	0022      	movs	r2, r4
    e940:	4b8f      	ldr	r3, [pc, #572]	; (eb80 <LORAWAN_TxDone+0x4fc>)
    e942:	2019      	movs	r0, #25
    e944:	4798      	blx	r3
    e946:	7833      	ldrb	r3, [r6, #0]
    e948:	422b      	tst	r3, r5
    e94a:	d100      	bne.n	e94e <LORAWAN_TxDone+0x2ca>
    e94c:	e0bd      	b.n	eaca <LORAWAN_TxDone+0x446>
    e94e:	2300      	movs	r3, #0
    e950:	ae0b      	add	r6, sp, #44	; 0x2c
    e952:	7033      	strb	r3, [r6, #0]
    e954:	0032      	movs	r2, r6
    e956:	2100      	movs	r1, #0
    e958:	2009      	movs	r0, #9
    e95a:	4b89      	ldr	r3, [pc, #548]	; (eb80 <LORAWAN_TxDone+0x4fc>)
    e95c:	4798      	blx	r3
    e95e:	0031      	movs	r1, r6
    e960:	aa05      	add	r2, sp, #20
    e962:	0028      	movs	r0, r5
    e964:	4b86      	ldr	r3, [pc, #536]	; (eb80 <LORAWAN_TxDone+0x4fc>)
    e966:	4798      	blx	r3
    e968:	0039      	movs	r1, r7
    e96a:	7923      	ldrb	r3, [r4, #4]
    e96c:	3169      	adds	r1, #105	; 0x69
    e96e:	700b      	strb	r3, [r1, #0]
    e970:	003b      	movs	r3, r7
    e972:	260b      	movs	r6, #11
    e974:	7822      	ldrb	r2, [r4, #0]
    e976:	3365      	adds	r3, #101	; 0x65
    e978:	701a      	strb	r2, [r3, #0]
    e97a:	7862      	ldrb	r2, [r4, #1]
    e97c:	2004      	movs	r0, #4
    e97e:	705a      	strb	r2, [r3, #1]
    e980:	78a2      	ldrb	r2, [r4, #2]
    e982:	2500      	movs	r5, #0
    e984:	709a      	strb	r2, [r3, #2]
    e986:	78e2      	ldrb	r2, [r4, #3]
    e988:	70da      	strb	r2, [r3, #3]
    e98a:	ab02      	add	r3, sp, #8
    e98c:	18f6      	adds	r6, r6, r3
    e98e:	0032      	movs	r2, r6
    e990:	4b7b      	ldr	r3, [pc, #492]	; (eb80 <LORAWAN_TxDone+0x4fc>)
    e992:	4798      	blx	r3
    e994:	003b      	movs	r3, r7
    e996:	338c      	adds	r3, #140	; 0x8c
    e998:	781c      	ldrb	r4, [r3, #0]
    e99a:	2304      	movs	r3, #4
    e99c:	401c      	ands	r4, r3
    e99e:	2300      	movs	r3, #0
    e9a0:	003a      	movs	r2, r7
    e9a2:	56f3      	ldrsb	r3, [r6, r3]
    e9a4:	42ac      	cmp	r4, r5
    e9a6:	d100      	bne.n	e9aa <LORAWAN_TxDone+0x326>
    e9a8:	e092      	b.n	ead0 <LORAWAN_TxDone+0x44c>
    e9aa:	2100      	movs	r1, #0
    e9ac:	32ce      	adds	r2, #206	; 0xce
    e9ae:	8816      	ldrh	r6, [r2, #0]
    e9b0:	aa05      	add	r2, sp, #20
    e9b2:	5651      	ldrsb	r1, [r2, r1]
    e9b4:	4c73      	ldr	r4, [pc, #460]	; (eb84 <LORAWAN_TxDone+0x500>)
    e9b6:	1872      	adds	r2, r6, r1
    e9b8:	9203      	str	r2, [sp, #12]
    e9ba:	003a      	movs	r2, r7
    e9bc:	32cc      	adds	r2, #204	; 0xcc
    e9be:	8811      	ldrh	r1, [r2, #0]
    e9c0:	26fa      	movs	r6, #250	; 0xfa
    e9c2:	18c9      	adds	r1, r1, r3
    e9c4:	23e0      	movs	r3, #224	; 0xe0
    e9c6:	33ff      	adds	r3, #255	; 0xff
    e9c8:	5cfb      	ldrb	r3, [r7, r3]
    e9ca:	00b6      	lsls	r6, r6, #2
    e9cc:	1ac9      	subs	r1, r1, r3
    e9ce:	003b      	movs	r3, r7
    e9d0:	33e2      	adds	r3, #226	; 0xe2
    e9d2:	7818      	ldrb	r0, [r3, #0]
    e9d4:	4371      	muls	r1, r6
    e9d6:	4b6c      	ldr	r3, [pc, #432]	; (eb88 <LORAWAN_TxDone+0x504>)
    e9d8:	002a      	movs	r2, r5
    e9da:	9500      	str	r5, [sp, #0]
    e9dc:	47a0      	blx	r4
    e9de:	23e0      	movs	r3, #224	; 0xe0
    e9e0:	33ff      	adds	r3, #255	; 0xff
    e9e2:	5cf9      	ldrb	r1, [r7, r3]
    e9e4:	9b03      	ldr	r3, [sp, #12]
    e9e6:	002a      	movs	r2, r5
    e9e8:	1a59      	subs	r1, r3, r1
    e9ea:	003b      	movs	r3, r7
    e9ec:	33e3      	adds	r3, #227	; 0xe3
    e9ee:	7818      	ldrb	r0, [r3, #0]
    e9f0:	4371      	muls	r1, r6
    e9f2:	4b66      	ldr	r3, [pc, #408]	; (eb8c <LORAWAN_TxDone+0x508>)
    e9f4:	9500      	str	r5, [sp, #0]
    e9f6:	47a0      	blx	r4
    e9f8:	003b      	movs	r3, r7
    e9fa:	33ff      	adds	r3, #255	; 0xff
    e9fc:	7c5b      	ldrb	r3, [r3, #17]
    e9fe:	069b      	lsls	r3, r3, #26
    ea00:	d549      	bpl.n	ea96 <LORAWAN_TxDone+0x412>
    ea02:	466a      	mov	r2, sp
    ea04:	003b      	movs	r3, r7
    ea06:	7a12      	ldrb	r2, [r2, #8]
    ea08:	3377      	adds	r3, #119	; 0x77
    ea0a:	701a      	strb	r2, [r3, #0]
    ea0c:	9a02      	ldr	r2, [sp, #8]
    ea0e:	ad0b      	add	r5, sp, #44	; 0x2c
    ea10:	0a12      	lsrs	r2, r2, #8
    ea12:	705a      	strb	r2, [r3, #1]
    ea14:	9a02      	ldr	r2, [sp, #8]
    ea16:	0c12      	lsrs	r2, r2, #16
    ea18:	709a      	strb	r2, [r3, #2]
    ea1a:	9a02      	ldr	r2, [sp, #8]
    ea1c:	0e12      	lsrs	r2, r2, #24
    ea1e:	70da      	strb	r2, [r3, #3]
    ea20:	003b      	movs	r3, r7
    ea22:	337b      	adds	r3, #123	; 0x7b
    ea24:	781b      	ldrb	r3, [r3, #0]
    ea26:	2b00      	cmp	r3, #0
    ea28:	d027      	beq.n	ea7a <LORAWAN_TxDone+0x3f6>
    ea2a:	003c      	movs	r4, r7
    ea2c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    ea2e:	346f      	adds	r4, #111	; 0x6f
    ea30:	0216      	lsls	r6, r2, #8
    ea32:	003a      	movs	r2, r7
    ea34:	7823      	ldrb	r3, [r4, #0]
    ea36:	3273      	adds	r2, #115	; 0x73
    ea38:	4333      	orrs	r3, r6
    ea3a:	6f7e      	ldr	r6, [r7, #116]	; 0x74
    ea3c:	7812      	ldrb	r2, [r2, #0]
    ea3e:	0236      	lsls	r6, r6, #8
    ea40:	4316      	orrs	r6, r2
    ea42:	431e      	orrs	r6, r3
    ea44:	d119      	bne.n	ea7a <LORAWAN_TxDone+0x3f6>
    ea46:	2301      	movs	r3, #1
    ea48:	0029      	movs	r1, r5
    ea4a:	702b      	strb	r3, [r5, #0]
    ea4c:	2021      	movs	r0, #33	; 0x21
    ea4e:	4b50      	ldr	r3, [pc, #320]	; (eb90 <LORAWAN_TxDone+0x50c>)
    ea50:	4798      	blx	r3
    ea52:	4b50      	ldr	r3, [pc, #320]	; (eb94 <LORAWAN_TxDone+0x510>)
    ea54:	4798      	blx	r3
    ea56:	0033      	movs	r3, r6
    ea58:	9a02      	ldr	r2, [sp, #8]
    ea5a:	1a80      	subs	r0, r0, r2
    ea5c:	4199      	sbcs	r1, r3
    ea5e:	0a03      	lsrs	r3, r0, #8
    ea60:	7063      	strb	r3, [r4, #1]
    ea62:	0c03      	lsrs	r3, r0, #16
    ea64:	70a3      	strb	r3, [r4, #2]
    ea66:	0e03      	lsrs	r3, r0, #24
    ea68:	70e3      	strb	r3, [r4, #3]
    ea6a:	0a0b      	lsrs	r3, r1, #8
    ea6c:	7163      	strb	r3, [r4, #5]
    ea6e:	0c0b      	lsrs	r3, r1, #16
    ea70:	71a3      	strb	r3, [r4, #6]
    ea72:	0e0b      	lsrs	r3, r1, #24
    ea74:	7020      	strb	r0, [r4, #0]
    ea76:	7121      	strb	r1, [r4, #4]
    ea78:	71e3      	strb	r3, [r4, #7]
    ea7a:	4a47      	ldr	r2, [pc, #284]	; (eb98 <LORAWAN_TxDone+0x514>)
    ea7c:	2020      	movs	r0, #32
    ea7e:	0013      	movs	r3, r2
    ea80:	3377      	adds	r3, #119	; 0x77
    ea82:	7819      	ldrb	r1, [r3, #0]
    ea84:	6f93      	ldr	r3, [r2, #120]	; 0x78
    ea86:	021b      	lsls	r3, r3, #8
    ea88:	430b      	orrs	r3, r1
    ea8a:	930b      	str	r3, [sp, #44]	; 0x2c
    ea8c:	2301      	movs	r3, #1
    ea8e:	0029      	movs	r1, r5
    ea90:	712b      	strb	r3, [r5, #4]
    ea92:	4b3f      	ldr	r3, [pc, #252]	; (eb90 <LORAWAN_TxDone+0x50c>)
    ea94:	4798      	blx	r3
    ea96:	4b40      	ldr	r3, [pc, #256]	; (eb98 <LORAWAN_TxDone+0x514>)
    ea98:	2102      	movs	r1, #2
    ea9a:	001a      	movs	r2, r3
    ea9c:	32ff      	adds	r2, #255	; 0xff
    ea9e:	7c52      	ldrb	r2, [r2, #17]
    eaa0:	4011      	ands	r1, r2
    eaa2:	d047      	beq.n	eb34 <LORAWAN_TxDone+0x4b0>
    eaa4:	466a      	mov	r2, sp
    eaa6:	8912      	ldrh	r2, [r2, #8]
    eaa8:	a90b      	add	r1, sp, #44	; 0x2c
    eaaa:	800a      	strh	r2, [r1, #0]
    eaac:	001a      	movs	r2, r3
    eaae:	328c      	adds	r2, #140	; 0x8c
    eab0:	7812      	ldrb	r2, [r2, #0]
    eab2:	3390      	adds	r3, #144	; 0x90
    eab4:	0752      	lsls	r2, r2, #29
    eab6:	0fd2      	lsrs	r2, r2, #31
    eab8:	710a      	strb	r2, [r1, #4]
    eaba:	781a      	ldrb	r2, [r3, #0]
    eabc:	2301      	movs	r3, #1
    eabe:	4093      	lsls	r3, r2
    eac0:	201f      	movs	r0, #31
    eac2:	804b      	strh	r3, [r1, #2]
    eac4:	4b32      	ldr	r3, [pc, #200]	; (eb90 <LORAWAN_TxDone+0x50c>)
    eac6:	4798      	blx	r3
    eac8:	e5fc      	b.n	e6c4 <LORAWAN_TxDone+0x40>
    eaca:	aa05      	add	r2, sp, #20
    eacc:	4933      	ldr	r1, [pc, #204]	; (eb9c <LORAWAN_TxDone+0x518>)
    eace:	e748      	b.n	e962 <LORAWAN_TxDone+0x2de>
    ead0:	32c8      	adds	r2, #200	; 0xc8
    ead2:	8811      	ldrh	r1, [r2, #0]
    ead4:	25fa      	movs	r5, #250	; 0xfa
    ead6:	18c9      	adds	r1, r1, r3
    ead8:	23e0      	movs	r3, #224	; 0xe0
    eada:	33ff      	adds	r3, #255	; 0xff
    eadc:	5cfb      	ldrb	r3, [r7, r3]
    eade:	00ad      	lsls	r5, r5, #2
    eae0:	1ac9      	subs	r1, r1, r3
    eae2:	003b      	movs	r3, r7
    eae4:	33e4      	adds	r3, #228	; 0xe4
    eae6:	7818      	ldrb	r0, [r3, #0]
    eae8:	4369      	muls	r1, r5
    eaea:	4b27      	ldr	r3, [pc, #156]	; (eb88 <LORAWAN_TxDone+0x504>)
    eaec:	9400      	str	r4, [sp, #0]
    eaee:	0022      	movs	r2, r4
    eaf0:	4e24      	ldr	r6, [pc, #144]	; (eb84 <LORAWAN_TxDone+0x500>)
    eaf2:	47b0      	blx	r6
    eaf4:	003b      	movs	r3, r7
    eaf6:	33f4      	adds	r3, #244	; 0xf4
    eaf8:	781b      	ldrb	r3, [r3, #0]
    eafa:	2b04      	cmp	r3, #4
    eafc:	d105      	bne.n	eb0a <LORAWAN_TxDone+0x486>
    eafe:	2000      	movs	r0, #0
    eb00:	ab05      	add	r3, sp, #20
    eb02:	5618      	ldrsb	r0, [r3, r0]
    eb04:	4b26      	ldr	r3, [pc, #152]	; (eba0 <LORAWAN_TxDone+0x51c>)
    eb06:	4798      	blx	r3
    eb08:	e7c5      	b.n	ea96 <LORAWAN_TxDone+0x412>
    eb0a:	2b01      	cmp	r3, #1
    eb0c:	d1c3      	bne.n	ea96 <LORAWAN_TxDone+0x412>
    eb0e:	003b      	movs	r3, r7
    eb10:	33ca      	adds	r3, #202	; 0xca
    eb12:	8819      	ldrh	r1, [r3, #0]
    eb14:	ab05      	add	r3, sp, #20
    eb16:	781b      	ldrb	r3, [r3, #0]
    eb18:	0022      	movs	r2, r4
    eb1a:	b25b      	sxtb	r3, r3
    eb1c:	18c9      	adds	r1, r1, r3
    eb1e:	23e0      	movs	r3, #224	; 0xe0
    eb20:	33ff      	adds	r3, #255	; 0xff
    eb22:	5cfb      	ldrb	r3, [r7, r3]
    eb24:	37e5      	adds	r7, #229	; 0xe5
    eb26:	1ac9      	subs	r1, r1, r3
    eb28:	7838      	ldrb	r0, [r7, #0]
    eb2a:	4369      	muls	r1, r5
    eb2c:	9400      	str	r4, [sp, #0]
    eb2e:	4b17      	ldr	r3, [pc, #92]	; (eb8c <LORAWAN_TxDone+0x508>)
    eb30:	47b0      	blx	r6
    eb32:	e7b0      	b.n	ea96 <LORAWAN_TxDone+0x412>
    eb34:	0753      	lsls	r3, r2, #29
    eb36:	d400      	bmi.n	eb3a <LORAWAN_TxDone+0x4b6>
    eb38:	e5c4      	b.n	e6c4 <LORAWAN_TxDone+0x40>
    eb3a:	2022      	movs	r0, #34	; 0x22
    eb3c:	e7c2      	b.n	eac4 <LORAWAN_TxDone+0x440>
    eb3e:	4919      	ldr	r1, [pc, #100]	; (eba4 <LORAWAN_TxDone+0x520>)
    eb40:	784a      	ldrb	r2, [r1, #1]
    eb42:	780b      	ldrb	r3, [r1, #0]
    eb44:	0212      	lsls	r2, r2, #8
    eb46:	431a      	orrs	r2, r3
    eb48:	788b      	ldrb	r3, [r1, #2]
    eb4a:	041b      	lsls	r3, r3, #16
    eb4c:	431a      	orrs	r2, r3
    eb4e:	78cb      	ldrb	r3, [r1, #3]
    eb50:	061b      	lsls	r3, r3, #24
    eb52:	4313      	orrs	r3, r2
    eb54:	d100      	bne.n	eb58 <LORAWAN_TxDone+0x4d4>
    eb56:	e5b5      	b.n	e6c4 <LORAWAN_TxDone+0x40>
    eb58:	4a13      	ldr	r2, [pc, #76]	; (eba8 <LORAWAN_TxDone+0x524>)
    eb5a:	7811      	ldrb	r1, [r2, #0]
    eb5c:	221c      	movs	r2, #28
    eb5e:	2904      	cmp	r1, #4
    eb60:	d003      	beq.n	eb6a <LORAWAN_TxDone+0x4e6>
    eb62:	2200      	movs	r2, #0
    eb64:	2c07      	cmp	r4, #7
    eb66:	d100      	bne.n	eb6a <LORAWAN_TxDone+0x4e6>
    eb68:	0022      	movs	r2, r4
    eb6a:	0039      	movs	r1, r7
    eb6c:	2004      	movs	r0, #4
    eb6e:	31ff      	adds	r1, #255	; 0xff
    eb70:	37fc      	adds	r7, #252	; 0xfc
    eb72:	7048      	strb	r0, [r1, #1]
    eb74:	714a      	strb	r2, [r1, #5]
    eb76:	6838      	ldr	r0, [r7, #0]
    eb78:	490c      	ldr	r1, [pc, #48]	; (ebac <LORAWAN_TxDone+0x528>)
    eb7a:	4798      	blx	r3
    eb7c:	e5a2      	b.n	e6c4 <LORAWAN_TxDone+0x40>
    eb7e:	46c0      	nop			; (mov r8, r8)
    eb80:	0000a7e9 	.word	0x0000a7e9
    eb84:	0000bb65 	.word	0x0000bb65
    eb88:	0000d899 	.word	0x0000d899
    eb8c:	0000eee5 	.word	0x0000eee5
    eb90:	0000a911 	.word	0x0000a911
    eb94:	0000bb0d 	.word	0x0000bb0d
    eb98:	20001aa4 	.word	0x20001aa4
    eb9c:	20001b12 	.word	0x20001b12
    eba0:	00010845 	.word	0x00010845
    eba4:	20001d9c 	.word	0x20001d9c
    eba8:	20001c88 	.word	0x20001c88
    ebac:	20001ba4 	.word	0x20001ba4

0000ebb0 <radioCallback>:
    ebb0:	4b10      	ldr	r3, [pc, #64]	; (ebf4 <radioCallback+0x44>)
    ebb2:	b510      	push	{r4, lr}
    ebb4:	7018      	strb	r0, [r3, #0]
    ebb6:	3801      	subs	r0, #1
    ebb8:	b2c0      	uxtb	r0, r0
    ebba:	000c      	movs	r4, r1
    ebbc:	281f      	cmp	r0, #31
    ebbe:	d809      	bhi.n	ebd4 <radioCallback+0x24>
    ebc0:	2301      	movs	r3, #1
    ebc2:	4083      	lsls	r3, r0
    ebc4:	4a0c      	ldr	r2, [pc, #48]	; (ebf8 <radioCallback+0x48>)
    ebc6:	4213      	tst	r3, r2
    ebc8:	d109      	bne.n	ebde <radioCallback+0x2e>
    ebca:	220a      	movs	r2, #10
    ebcc:	4213      	tst	r3, r2
    ebce:	d102      	bne.n	ebd6 <radioCallback+0x26>
    ebd0:	2b00      	cmp	r3, #0
    ebd2:	db08      	blt.n	ebe6 <radioCallback+0x36>
    ebd4:	bd10      	pop	{r4, pc}
    ebd6:	0008      	movs	r0, r1
    ebd8:	4b08      	ldr	r3, [pc, #32]	; (ebfc <radioCallback+0x4c>)
    ebda:	4798      	blx	r3
    ebdc:	e7fa      	b.n	ebd4 <radioCallback+0x24>
    ebde:	2002      	movs	r0, #2
    ebe0:	4b07      	ldr	r3, [pc, #28]	; (ec00 <radioCallback+0x50>)
    ebe2:	4798      	blx	r3
    ebe4:	e7f6      	b.n	ebd4 <radioCallback+0x24>
    ebe6:	4b07      	ldr	r3, [pc, #28]	; (ec04 <radioCallback+0x54>)
    ebe8:	681b      	ldr	r3, [r3, #0]
    ebea:	2b00      	cmp	r3, #0
    ebec:	d0f2      	beq.n	ebd4 <radioCallback+0x24>
    ebee:	4798      	blx	r3
    ebf0:	6020      	str	r0, [r4, #0]
    ebf2:	e7ef      	b.n	ebd4 <radioCallback+0x24>
    ebf4:	20001c88 	.word	0x20001c88
    ebf8:	00008081 	.word	0x00008081
    ebfc:	0000e685 	.word	0x0000e685
    ec00:	00010f1d 	.word	0x00010f1d
    ec04:	20001d98 	.word	0x20001d98

0000ec08 <LorawanCheckAndDoRetryOnTimeout>:
    ec08:	b513      	push	{r0, r1, r4, lr}
    ec0a:	4c34      	ldr	r4, [pc, #208]	; (ecdc <LorawanCheckAndDoRetryOnTimeout+0xd4>)
    ec0c:	0023      	movs	r3, r4
    ec0e:	338c      	adds	r3, #140	; 0x8c
    ec10:	781b      	ldrb	r3, [r3, #0]
    ec12:	0022      	movs	r2, r4
    ec14:	07db      	lsls	r3, r3, #31
    ec16:	d54d      	bpl.n	ecb4 <LorawanCheckAndDoRetryOnTimeout+0xac>
    ec18:	0023      	movs	r3, r4
    ec1a:	32dc      	adds	r2, #220	; 0xdc
    ec1c:	33da      	adds	r3, #218	; 0xda
    ec1e:	7812      	ldrb	r2, [r2, #0]
    ec20:	781b      	ldrb	r3, [r3, #0]
    ec22:	429a      	cmp	r2, r3
    ec24:	d838      	bhi.n	ec98 <LorawanCheckAndDoRetryOnTimeout+0x90>
    ec26:	23ef      	movs	r3, #239	; 0xef
    ec28:	005b      	lsls	r3, r3, #1
    ec2a:	5ce3      	ldrb	r3, [r4, r3]
    ec2c:	2b00      	cmp	r3, #0
    ec2e:	d033      	beq.n	ec98 <LorawanCheckAndDoRetryOnTimeout+0x90>
    ec30:	0023      	movs	r3, r4
    ec32:	33f4      	adds	r3, #244	; 0xf4
    ec34:	781b      	ldrb	r3, [r3, #0]
    ec36:	2b01      	cmp	r3, #1
    ec38:	d11a      	bne.n	ec70 <LorawanCheckAndDoRetryOnTimeout+0x68>
    ec3a:	0021      	movs	r1, r4
    ec3c:	220e      	movs	r2, #14
    ec3e:	317c      	adds	r1, #124	; 0x7c
    ec40:	780b      	ldrb	r3, [r1, #0]
    ec42:	4393      	bics	r3, r2
    ec44:	001a      	movs	r2, r3
    ec46:	230c      	movs	r3, #12
    ec48:	4313      	orrs	r3, r2
    ec4a:	700b      	strb	r3, [r1, #0]
    ec4c:	0023      	movs	r3, r4
    ec4e:	33d2      	adds	r3, #210	; 0xd2
    ec50:	8819      	ldrh	r1, [r3, #0]
    ec52:	23e0      	movs	r3, #224	; 0xe0
    ec54:	33ff      	adds	r3, #255	; 0xff
    ec56:	5ce3      	ldrb	r3, [r4, r3]
    ec58:	2200      	movs	r2, #0
    ec5a:	1acb      	subs	r3, r1, r3
    ec5c:	21fa      	movs	r1, #250	; 0xfa
    ec5e:	34e8      	adds	r4, #232	; 0xe8
    ec60:	0089      	lsls	r1, r1, #2
    ec62:	7820      	ldrb	r0, [r4, #0]
    ec64:	4359      	muls	r1, r3
    ec66:	9200      	str	r2, [sp, #0]
    ec68:	4b1d      	ldr	r3, [pc, #116]	; (ece0 <LorawanCheckAndDoRetryOnTimeout+0xd8>)
    ec6a:	4c1e      	ldr	r4, [pc, #120]	; (ece4 <LorawanCheckAndDoRetryOnTimeout+0xdc>)
    ec6c:	47a0      	blx	r4
    ec6e:	bd13      	pop	{r0, r1, r4, pc}
    ec70:	2b04      	cmp	r3, #4
    ec72:	d1fc      	bne.n	ec6e <LorawanCheckAndDoRetryOnTimeout+0x66>
    ec74:	4b1c      	ldr	r3, [pc, #112]	; (ece8 <LorawanCheckAndDoRetryOnTimeout+0xe0>)
    ec76:	4798      	blx	r3
    ec78:	34c6      	adds	r4, #198	; 0xc6
    ec7a:	300d      	adds	r0, #13
    ec7c:	8823      	ldrh	r3, [r4, #0]
    ec7e:	b280      	uxth	r0, r0
    ec80:	4283      	cmp	r3, r0
    ec82:	d802      	bhi.n	ec8a <LorawanCheckAndDoRetryOnTimeout+0x82>
    ec84:	4b19      	ldr	r3, [pc, #100]	; (ecec <LorawanCheckAndDoRetryOnTimeout+0xe4>)
    ec86:	4798      	blx	r3
    ec88:	e7f1      	b.n	ec6e <LorawanCheckAndDoRetryOnTimeout+0x66>
    ec8a:	200e      	movs	r0, #14
    ec8c:	4b18      	ldr	r3, [pc, #96]	; (ecf0 <LorawanCheckAndDoRetryOnTimeout+0xe8>)
    ec8e:	4798      	blx	r3
    ec90:	4b18      	ldr	r3, [pc, #96]	; (ecf4 <LorawanCheckAndDoRetryOnTimeout+0xec>)
    ec92:	4798      	blx	r3
    ec94:	4b18      	ldr	r3, [pc, #96]	; (ecf8 <LorawanCheckAndDoRetryOnTimeout+0xf0>)
    ec96:	e7f6      	b.n	ec86 <LorawanCheckAndDoRetryOnTimeout+0x7e>
    ec98:	2012      	movs	r0, #18
    ec9a:	4b15      	ldr	r3, [pc, #84]	; (ecf0 <LorawanCheckAndDoRetryOnTimeout+0xe8>)
    ec9c:	4798      	blx	r3
    ec9e:	4b15      	ldr	r3, [pc, #84]	; (ecf4 <LorawanCheckAndDoRetryOnTimeout+0xec>)
    eca0:	4798      	blx	r3
    eca2:	34f4      	adds	r4, #244	; 0xf4
    eca4:	4b14      	ldr	r3, [pc, #80]	; (ecf8 <LorawanCheckAndDoRetryOnTimeout+0xf0>)
    eca6:	4798      	blx	r3
    eca8:	7823      	ldrb	r3, [r4, #0]
    ecaa:	2b04      	cmp	r3, #4
    ecac:	d1df      	bne.n	ec6e <LorawanCheckAndDoRetryOnTimeout+0x66>
    ecae:	4b13      	ldr	r3, [pc, #76]	; (ecfc <LorawanCheckAndDoRetryOnTimeout+0xf4>)
    ecb0:	4798      	blx	r3
    ecb2:	e7dc      	b.n	ec6e <LorawanCheckAndDoRetryOnTimeout+0x66>
    ecb4:	0023      	movs	r3, r4
    ecb6:	32db      	adds	r2, #219	; 0xdb
    ecb8:	33d9      	adds	r3, #217	; 0xd9
    ecba:	7812      	ldrb	r2, [r2, #0]
    ecbc:	781b      	ldrb	r3, [r3, #0]
    ecbe:	429a      	cmp	r2, r3
    ecc0:	d804      	bhi.n	eccc <LorawanCheckAndDoRetryOnTimeout+0xc4>
    ecc2:	23ef      	movs	r3, #239	; 0xef
    ecc4:	005b      	lsls	r3, r3, #1
    ecc6:	5ce3      	ldrb	r3, [r4, r3]
    ecc8:	2b00      	cmp	r3, #0
    ecca:	d1db      	bne.n	ec84 <LorawanCheckAndDoRetryOnTimeout+0x7c>
    eccc:	4b0c      	ldr	r3, [pc, #48]	; (ed00 <LorawanCheckAndDoRetryOnTimeout+0xf8>)
    ecce:	4798      	blx	r3
    ecd0:	4b09      	ldr	r3, [pc, #36]	; (ecf8 <LorawanCheckAndDoRetryOnTimeout+0xf0>)
    ecd2:	4798      	blx	r3
    ecd4:	2008      	movs	r0, #8
    ecd6:	4b06      	ldr	r3, [pc, #24]	; (ecf0 <LorawanCheckAndDoRetryOnTimeout+0xe8>)
    ecd8:	4798      	blx	r3
    ecda:	e7c8      	b.n	ec6e <LorawanCheckAndDoRetryOnTimeout+0x66>
    ecdc:	20001aa4 	.word	0x20001aa4
    ece0:	0000ed05 	.word	0x0000ed05
    ece4:	0000bb65 	.word	0x0000bb65
    ece8:	0000ca5d 	.word	0x0000ca5d
    ecec:	0000d97d 	.word	0x0000d97d
    ecf0:	0000de81 	.word	0x0000de81
    ecf4:	0000d359 	.word	0x0000d359
    ecf8:	0000c971 	.word	0x0000c971
    ecfc:	000119c5 	.word	0x000119c5
    ed00:	0000d389 	.word	0x0000d389

0000ed04 <AckRetransmissionCallback>:
    ed04:	b510      	push	{r4, lr}
    ed06:	4c1c      	ldr	r4, [pc, #112]	; (ed78 <AckRetransmissionCallback+0x74>)
    ed08:	0023      	movs	r3, r4
    ed0a:	337c      	adds	r3, #124	; 0x7c
    ed0c:	781b      	ldrb	r3, [r3, #0]
    ed0e:	2b7f      	cmp	r3, #127	; 0x7f
    ed10:	d82e      	bhi.n	ed70 <AckRetransmissionCallback+0x6c>
    ed12:	0023      	movs	r3, r4
    ed14:	33f4      	adds	r3, #244	; 0xf4
    ed16:	781b      	ldrb	r3, [r3, #0]
    ed18:	2b04      	cmp	r3, #4
    ed1a:	d102      	bne.n	ed22 <AckRetransmissionCallback+0x1e>
    ed1c:	4b17      	ldr	r3, [pc, #92]	; (ed7c <AckRetransmissionCallback+0x78>)
    ed1e:	4798      	blx	r3
    ed20:	e01f      	b.n	ed62 <AckRetransmissionCallback+0x5e>
    ed22:	2b01      	cmp	r3, #1
    ed24:	d11d      	bne.n	ed62 <AckRetransmissionCallback+0x5e>
    ed26:	0022      	movs	r2, r4
    ed28:	0023      	movs	r3, r4
    ed2a:	32dc      	adds	r2, #220	; 0xdc
    ed2c:	33da      	adds	r3, #218	; 0xda
    ed2e:	7812      	ldrb	r2, [r2, #0]
    ed30:	781b      	ldrb	r3, [r3, #0]
    ed32:	429a      	cmp	r2, r3
    ed34:	d816      	bhi.n	ed64 <AckRetransmissionCallback+0x60>
    ed36:	23ef      	movs	r3, #239	; 0xef
    ed38:	005b      	lsls	r3, r3, #1
    ed3a:	5ce3      	ldrb	r3, [r4, r3]
    ed3c:	2b00      	cmp	r3, #0
    ed3e:	d011      	beq.n	ed64 <AckRetransmissionCallback+0x60>
    ed40:	4b0f      	ldr	r3, [pc, #60]	; (ed80 <AckRetransmissionCallback+0x7c>)
    ed42:	4798      	blx	r3
    ed44:	34c6      	adds	r4, #198	; 0xc6
    ed46:	300d      	adds	r0, #13
    ed48:	8823      	ldrh	r3, [r4, #0]
    ed4a:	b280      	uxth	r0, r0
    ed4c:	4283      	cmp	r3, r0
    ed4e:	d801      	bhi.n	ed54 <AckRetransmissionCallback+0x50>
    ed50:	4b0c      	ldr	r3, [pc, #48]	; (ed84 <AckRetransmissionCallback+0x80>)
    ed52:	e7e4      	b.n	ed1e <AckRetransmissionCallback+0x1a>
    ed54:	4b0c      	ldr	r3, [pc, #48]	; (ed88 <AckRetransmissionCallback+0x84>)
    ed56:	4798      	blx	r3
    ed58:	4b0c      	ldr	r3, [pc, #48]	; (ed8c <AckRetransmissionCallback+0x88>)
    ed5a:	4798      	blx	r3
    ed5c:	200e      	movs	r0, #14
    ed5e:	4b0c      	ldr	r3, [pc, #48]	; (ed90 <AckRetransmissionCallback+0x8c>)
    ed60:	4798      	blx	r3
    ed62:	bd10      	pop	{r4, pc}
    ed64:	4b08      	ldr	r3, [pc, #32]	; (ed88 <AckRetransmissionCallback+0x84>)
    ed66:	4798      	blx	r3
    ed68:	4b08      	ldr	r3, [pc, #32]	; (ed8c <AckRetransmissionCallback+0x88>)
    ed6a:	4798      	blx	r3
    ed6c:	2012      	movs	r0, #18
    ed6e:	e7f6      	b.n	ed5e <AckRetransmissionCallback+0x5a>
    ed70:	4b05      	ldr	r3, [pc, #20]	; (ed88 <AckRetransmissionCallback+0x84>)
    ed72:	4798      	blx	r3
    ed74:	4b05      	ldr	r3, [pc, #20]	; (ed8c <AckRetransmissionCallback+0x88>)
    ed76:	e7d2      	b.n	ed1e <AckRetransmissionCallback+0x1a>
    ed78:	20001aa4 	.word	0x20001aa4
    ed7c:	0000ec09 	.word	0x0000ec09
    ed80:	0000ca5d 	.word	0x0000ca5d
    ed84:	0000d97d 	.word	0x0000d97d
    ed88:	0000d359 	.word	0x0000d359
    ed8c:	0000c971 	.word	0x0000c971
    ed90:	0000de81 	.word	0x0000de81

0000ed94 <LORAWAN_RxTimeout>:
    ed94:	4b22      	ldr	r3, [pc, #136]	; (ee20 <LORAWAN_RxTimeout+0x8c>)
    ed96:	b510      	push	{r4, lr}
    ed98:	001a      	movs	r2, r3
    ed9a:	327c      	adds	r2, #124	; 0x7c
    ed9c:	7812      	ldrb	r2, [r2, #0]
    ed9e:	b251      	sxtb	r1, r2
    eda0:	2900      	cmp	r1, #0
    eda2:	db23      	blt.n	edec <LORAWAN_RxTimeout+0x58>
    eda4:	0019      	movs	r1, r3
    eda6:	31f4      	adds	r1, #244	; 0xf4
    eda8:	7809      	ldrb	r1, [r1, #0]
    edaa:	2904      	cmp	r1, #4
    edac:	d104      	bne.n	edb8 <LORAWAN_RxTimeout+0x24>
    edae:	07d1      	lsls	r1, r2, #31
    edb0:	d502      	bpl.n	edb8 <LORAWAN_RxTimeout+0x24>
    edb2:	4b1c      	ldr	r3, [pc, #112]	; (ee24 <LORAWAN_RxTimeout+0x90>)
    edb4:	4798      	blx	r3
    edb6:	bd10      	pop	{r4, pc}
    edb8:	210e      	movs	r1, #14
    edba:	0010      	movs	r0, r2
    edbc:	4008      	ands	r0, r1
    edbe:	2806      	cmp	r0, #6
    edc0:	d107      	bne.n	edd2 <LORAWAN_RxTimeout+0x3e>
    edc2:	337c      	adds	r3, #124	; 0x7c
    edc4:	781a      	ldrb	r2, [r3, #0]
    edc6:	438a      	bics	r2, r1
    edc8:	0011      	movs	r1, r2
    edca:	2208      	movs	r2, #8
    edcc:	430a      	orrs	r2, r1
    edce:	701a      	strb	r2, [r3, #0]
    edd0:	e7f1      	b.n	edb6 <LORAWAN_RxTimeout+0x22>
    edd2:	2004      	movs	r0, #4
    edd4:	338c      	adds	r3, #140	; 0x8c
    edd6:	781b      	ldrb	r3, [r3, #0]
    edd8:	4203      	tst	r3, r0
    edda:	d002      	beq.n	ede2 <LORAWAN_RxTimeout+0x4e>
    eddc:	4b12      	ldr	r3, [pc, #72]	; (ee28 <LORAWAN_RxTimeout+0x94>)
    edde:	4798      	blx	r3
    ede0:	e7e9      	b.n	edb6 <LORAWAN_RxTimeout+0x22>
    ede2:	07d3      	lsls	r3, r2, #31
    ede4:	d5e7      	bpl.n	edb6 <LORAWAN_RxTimeout+0x22>
    ede6:	4b11      	ldr	r3, [pc, #68]	; (ee2c <LORAWAN_RxTimeout+0x98>)
    ede8:	4798      	blx	r3
    edea:	e7e4      	b.n	edb6 <LORAWAN_RxTimeout+0x22>
    edec:	4810      	ldr	r0, [pc, #64]	; (ee30 <LORAWAN_RxTimeout+0x9c>)
    edee:	7841      	ldrb	r1, [r0, #1]
    edf0:	7802      	ldrb	r2, [r0, #0]
    edf2:	0209      	lsls	r1, r1, #8
    edf4:	4311      	orrs	r1, r2
    edf6:	7882      	ldrb	r2, [r0, #2]
    edf8:	0412      	lsls	r2, r2, #16
    edfa:	4311      	orrs	r1, r2
    edfc:	78c2      	ldrb	r2, [r0, #3]
    edfe:	0612      	lsls	r2, r2, #24
    ee00:	430a      	orrs	r2, r1
    ee02:	d0d8      	beq.n	edb6 <LORAWAN_RxTimeout+0x22>
    ee04:	21ea      	movs	r1, #234	; 0xea
    ee06:	2001      	movs	r0, #1
    ee08:	0049      	lsls	r1, r1, #1
    ee0a:	5458      	strb	r0, [r3, r1]
    ee0c:	0019      	movs	r1, r3
    ee0e:	2404      	movs	r4, #4
    ee10:	31ff      	adds	r1, #255	; 0xff
    ee12:	33fc      	adds	r3, #252	; 0xfc
    ee14:	704c      	strb	r4, [r1, #1]
    ee16:	7148      	strb	r0, [r1, #5]
    ee18:	4906      	ldr	r1, [pc, #24]	; (ee34 <LORAWAN_RxTimeout+0xa0>)
    ee1a:	6818      	ldr	r0, [r3, #0]
    ee1c:	4790      	blx	r2
    ee1e:	e7ca      	b.n	edb6 <LORAWAN_RxTimeout+0x22>
    ee20:	20001aa4 	.word	0x20001aa4
    ee24:	000108c9 	.word	0x000108c9
    ee28:	0000d3ad 	.word	0x0000d3ad
    ee2c:	0000ec09 	.word	0x0000ec09
    ee30:	20001d9c 	.word	0x20001d9c
    ee34:	20001ba4 	.word	0x20001ba4

0000ee38 <LorawanConfigureRadioForRX2>:
    ee38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    ee3a:	466b      	mov	r3, sp
    ee3c:	4c21      	ldr	r4, [pc, #132]	; (eec4 <LorawanConfigureRadioForRX2+0x8c>)
    ee3e:	1cdd      	adds	r5, r3, #3
    ee40:	0023      	movs	r3, r4
    ee42:	2100      	movs	r1, #0
    ee44:	338c      	adds	r3, #140	; 0x8c
    ee46:	781b      	ldrb	r3, [r3, #0]
    ee48:	0007      	movs	r7, r0
    ee4a:	7029      	strb	r1, [r5, #0]
    ee4c:	075b      	lsls	r3, r3, #29
    ee4e:	d52c      	bpl.n	eeaa <LorawanConfigureRadioForRX2+0x72>
    ee50:	002a      	movs	r2, r5
    ee52:	2009      	movs	r0, #9
    ee54:	4b1c      	ldr	r3, [pc, #112]	; (eec8 <LorawanConfigureRadioForRX2+0x90>)
    ee56:	4798      	blx	r3
    ee58:	0022      	movs	r2, r4
    ee5a:	0023      	movs	r3, r4
    ee5c:	326c      	adds	r2, #108	; 0x6c
    ee5e:	8811      	ldrh	r1, [r2, #0]
    ee60:	336a      	adds	r3, #106	; 0x6a
    ee62:	881b      	ldrh	r3, [r3, #0]
    ee64:	0409      	lsls	r1, r1, #16
    ee66:	4319      	orrs	r1, r3
    ee68:	7828      	ldrb	r0, [r5, #0]
    ee6a:	4b18      	ldr	r3, [pc, #96]	; (eecc <LorawanConfigureRadioForRX2+0x94>)
    ee6c:	4798      	blx	r3
    ee6e:	2300      	movs	r3, #0
    ee70:	0022      	movs	r2, r4
    ee72:	ae01      	add	r6, sp, #4
    ee74:	7033      	strb	r3, [r6, #0]
    ee76:	32f4      	adds	r2, #244	; 0xf4
    ee78:	7812      	ldrb	r2, [r2, #0]
    ee7a:	2a04      	cmp	r2, #4
    ee7c:	d11a      	bne.n	eeb4 <LorawanConfigureRadioForRX2+0x7c>
    ee7e:	347c      	adds	r4, #124	; 0x7c
    ee80:	7822      	ldrb	r2, [r4, #0]
    ee82:	07d2      	lsls	r2, r2, #31
    ee84:	d516      	bpl.n	eeb4 <LorawanConfigureRadioForRX2+0x7c>
    ee86:	8073      	strh	r3, [r6, #2]
    ee88:	0030      	movs	r0, r6
    ee8a:	4b11      	ldr	r3, [pc, #68]	; (eed0 <LorawanConfigureRadioForRX2+0x98>)
    ee8c:	4798      	blx	r3
    ee8e:	1e04      	subs	r4, r0, #0
    ee90:	d00a      	beq.n	eea8 <LorawanConfigureRadioForRX2+0x70>
    ee92:	4b10      	ldr	r3, [pc, #64]	; (eed4 <LorawanConfigureRadioForRX2+0x9c>)
    ee94:	4798      	blx	r3
    ee96:	4b10      	ldr	r3, [pc, #64]	; (eed8 <LorawanConfigureRadioForRX2+0xa0>)
    ee98:	4798      	blx	r3
    ee9a:	4b10      	ldr	r3, [pc, #64]	; (eedc <LorawanConfigureRadioForRX2+0xa4>)
    ee9c:	4798      	blx	r3
    ee9e:	2f00      	cmp	r7, #0
    eea0:	d002      	beq.n	eea8 <LorawanConfigureRadioForRX2+0x70>
    eea2:	0020      	movs	r0, r4
    eea4:	4b0e      	ldr	r3, [pc, #56]	; (eee0 <LorawanConfigureRadioForRX2+0xa8>)
    eea6:	4798      	blx	r3
    eea8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    eeaa:	0023      	movs	r3, r4
    eeac:	336e      	adds	r3, #110	; 0x6e
    eeae:	781b      	ldrb	r3, [r3, #0]
    eeb0:	702b      	strb	r3, [r5, #0]
    eeb2:	e7d1      	b.n	ee58 <LorawanConfigureRadioForRX2+0x20>
    eeb4:	466b      	mov	r3, sp
    eeb6:	0029      	movs	r1, r5
    eeb8:	1d9a      	adds	r2, r3, #6
    eeba:	2003      	movs	r0, #3
    eebc:	4b02      	ldr	r3, [pc, #8]	; (eec8 <LorawanConfigureRadioForRX2+0x90>)
    eebe:	4798      	blx	r3
    eec0:	e7e2      	b.n	ee88 <LorawanConfigureRadioForRX2+0x50>
    eec2:	46c0      	nop			; (mov r8, r8)
    eec4:	20001aa4 	.word	0x20001aa4
    eec8:	0000a7e9 	.word	0x0000a7e9
    eecc:	0000d82d 	.word	0x0000d82d
    eed0:	000122b5 	.word	0x000122b5
    eed4:	0000d359 	.word	0x0000d359
    eed8:	0000d389 	.word	0x0000d389
    eedc:	0000c971 	.word	0x0000c971
    eee0:	0000de81 	.word	0x0000de81

0000eee4 <LorawanReceiveWindow2Callback>:
    eee4:	b570      	push	{r4, r5, r6, lr}
    eee6:	4c16      	ldr	r4, [pc, #88]	; (ef40 <LorawanReceiveWindow2Callback+0x5c>)
    eee8:	0025      	movs	r5, r4
    eeea:	357c      	adds	r5, #124	; 0x7c
    eeec:	782b      	ldrb	r3, [r5, #0]
    eeee:	2b7f      	cmp	r3, #127	; 0x7f
    eef0:	d811      	bhi.n	ef16 <LorawanReceiveWindow2Callback+0x32>
    eef2:	4b14      	ldr	r3, [pc, #80]	; (ef44 <LorawanReceiveWindow2Callback+0x60>)
    eef4:	4798      	blx	r3
    eef6:	2801      	cmp	r0, #1
    eef8:	d109      	bne.n	ef0e <LorawanReceiveWindow2Callback+0x2a>
    eefa:	220e      	movs	r2, #14
    eefc:	782b      	ldrb	r3, [r5, #0]
    eefe:	4393      	bics	r3, r2
    ef00:	001a      	movs	r2, r3
    ef02:	230a      	movs	r3, #10
    ef04:	4313      	orrs	r3, r2
    ef06:	702b      	strb	r3, [r5, #0]
    ef08:	4b0f      	ldr	r3, [pc, #60]	; (ef48 <LorawanReceiveWindow2Callback+0x64>)
    ef0a:	4798      	blx	r3
    ef0c:	bd70      	pop	{r4, r5, r6, pc}
    ef0e:	2301      	movs	r3, #1
    ef10:	34f0      	adds	r4, #240	; 0xf0
    ef12:	7023      	strb	r3, [r4, #0]
    ef14:	e7fa      	b.n	ef0c <LorawanReceiveWindow2Callback+0x28>
    ef16:	2104      	movs	r1, #4
    ef18:	348c      	adds	r4, #140	; 0x8c
    ef1a:	7822      	ldrb	r2, [r4, #0]
    ef1c:	420a      	tst	r2, r1
    ef1e:	d007      	beq.n	ef30 <LorawanReceiveWindow2Callback+0x4c>
    ef20:	2001      	movs	r0, #1
    ef22:	4383      	bics	r3, r0
    ef24:	438a      	bics	r2, r1
    ef26:	702b      	strb	r3, [r5, #0]
    ef28:	3107      	adds	r1, #7
    ef2a:	4b08      	ldr	r3, [pc, #32]	; (ef4c <LorawanReceiveWindow2Callback+0x68>)
    ef2c:	7022      	strb	r2, [r4, #0]
    ef2e:	4798      	blx	r3
    ef30:	4b07      	ldr	r3, [pc, #28]	; (ef50 <LorawanReceiveWindow2Callback+0x6c>)
    ef32:	4798      	blx	r3
    ef34:	4b07      	ldr	r3, [pc, #28]	; (ef54 <LorawanReceiveWindow2Callback+0x70>)
    ef36:	4798      	blx	r3
    ef38:	4b07      	ldr	r3, [pc, #28]	; (ef58 <LorawanReceiveWindow2Callback+0x74>)
    ef3a:	4798      	blx	r3
    ef3c:	e7e6      	b.n	ef0c <LorawanReceiveWindow2Callback+0x28>
    ef3e:	46c0      	nop			; (mov r8, r8)
    ef40:	20001aa4 	.word	0x20001aa4
    ef44:	000119c5 	.word	0x000119c5
    ef48:	0000ee39 	.word	0x0000ee39
    ef4c:	0000ae01 	.word	0x0000ae01
    ef50:	0000d389 	.word	0x0000d389
    ef54:	0000d359 	.word	0x0000d359
    ef58:	0000c971 	.word	0x0000c971

0000ef5c <SetReceptionNotOkState>:
    ef5c:	22ea      	movs	r2, #234	; 0xea
    ef5e:	2101      	movs	r1, #1
    ef60:	4b19      	ldr	r3, [pc, #100]	; (efc8 <SetReceptionNotOkState+0x6c>)
    ef62:	0052      	lsls	r2, r2, #1
    ef64:	b510      	push	{r4, lr}
    ef66:	5499      	strb	r1, [r3, r2]
    ef68:	001a      	movs	r2, r3
    ef6a:	0019      	movs	r1, r3
    ef6c:	32f4      	adds	r2, #244	; 0xf4
    ef6e:	7812      	ldrb	r2, [r2, #0]
    ef70:	317c      	adds	r1, #124	; 0x7c
    ef72:	200e      	movs	r0, #14
    ef74:	2a01      	cmp	r2, #1
    ef76:	d11d      	bne.n	efb4 <SetReceptionNotOkState+0x58>
    ef78:	780a      	ldrb	r2, [r1, #0]
    ef7a:	4002      	ands	r2, r0
    ef7c:	2a0a      	cmp	r2, #10
    ef7e:	d006      	beq.n	ef8e <SetReceptionNotOkState+0x32>
    ef80:	2a06      	cmp	r2, #6
    ef82:	d113      	bne.n	efac <SetReceptionNotOkState+0x50>
    ef84:	001a      	movs	r2, r3
    ef86:	32f0      	adds	r2, #240	; 0xf0
    ef88:	7812      	ldrb	r2, [r2, #0]
    ef8a:	2a00      	cmp	r2, #0
    ef8c:	d00e      	beq.n	efac <SetReceptionNotOkState+0x50>
    ef8e:	0019      	movs	r1, r3
    ef90:	2001      	movs	r0, #1
    ef92:	318c      	adds	r1, #140	; 0x8c
    ef94:	780a      	ldrb	r2, [r1, #0]
    ef96:	240e      	movs	r4, #14
    ef98:	4382      	bics	r2, r0
    ef9a:	700a      	strb	r2, [r1, #0]
    ef9c:	001a      	movs	r2, r3
    ef9e:	327c      	adds	r2, #124	; 0x7c
    efa0:	7811      	ldrb	r1, [r2, #0]
    efa2:	43a1      	bics	r1, r4
    efa4:	7011      	strb	r1, [r2, #0]
    efa6:	7851      	ldrb	r1, [r2, #1]
    efa8:	4381      	bics	r1, r0
    efaa:	7051      	strb	r1, [r2, #1]
    efac:	2200      	movs	r2, #0
    efae:	33f0      	adds	r3, #240	; 0xf0
    efb0:	701a      	strb	r2, [r3, #0]
    efb2:	bd10      	pop	{r4, pc}
    efb4:	230a      	movs	r3, #10
    efb6:	780a      	ldrb	r2, [r1, #0]
    efb8:	4382      	bics	r2, r0
    efba:	4313      	orrs	r3, r2
    efbc:	700b      	strb	r3, [r1, #0]
    efbe:	2000      	movs	r0, #0
    efc0:	4b02      	ldr	r3, [pc, #8]	; (efcc <SetReceptionNotOkState+0x70>)
    efc2:	4798      	blx	r3
    efc4:	e7f5      	b.n	efb2 <SetReceptionNotOkState+0x56>
    efc6:	46c0      	nop			; (mov r8, r8)
    efc8:	20001aa4 	.word	0x20001aa4
    efcc:	0000ee39 	.word	0x0000ee39

0000efd0 <UpdateCurrentDataRateAfterDataRangeChanges>:
    efd0:	4b09      	ldr	r3, [pc, #36]	; (eff8 <UpdateCurrentDataRateAfterDataRangeChanges+0x28>)
    efd2:	001a      	movs	r2, r3
    efd4:	32eb      	adds	r2, #235	; 0xeb
    efd6:	7811      	ldrb	r1, [r2, #0]
    efd8:	001a      	movs	r2, r3
    efda:	32df      	adds	r2, #223	; 0xdf
    efdc:	7810      	ldrb	r0, [r2, #0]
    efde:	4288      	cmp	r0, r1
    efe0:	d900      	bls.n	efe4 <UpdateCurrentDataRateAfterDataRangeChanges+0x14>
    efe2:	7011      	strb	r1, [r2, #0]
    efe4:	001a      	movs	r2, r3
    efe6:	33df      	adds	r3, #223	; 0xdf
    efe8:	32ea      	adds	r2, #234	; 0xea
    efea:	7812      	ldrb	r2, [r2, #0]
    efec:	7819      	ldrb	r1, [r3, #0]
    efee:	4291      	cmp	r1, r2
    eff0:	d200      	bcs.n	eff4 <UpdateCurrentDataRateAfterDataRangeChanges+0x24>
    eff2:	701a      	strb	r2, [r3, #0]
    eff4:	4770      	bx	lr
    eff6:	46c0      	nop			; (mov r8, r8)
    eff8:	20001aa4 	.word	0x20001aa4

0000effc <ExecuteNewChannel>:
    effc:	b5f0      	push	{r4, r5, r6, r7, lr}
    effe:	b08d      	sub	sp, #52	; 0x34
    f000:	7807      	ldrb	r7, [r0, #0]
    f002:	ab02      	add	r3, sp, #8
    f004:	0006      	movs	r6, r0
    f006:	71df      	strb	r7, [r3, #7]
    f008:	1c41      	adds	r1, r0, #1
    f00a:	4b59      	ldr	r3, [pc, #356]	; (f170 <ExecuteNewChannel+0x174>)
    f00c:	2204      	movs	r2, #4
    f00e:	a808      	add	r0, sp, #32
    f010:	4798      	blx	r3
    f012:	9b08      	ldr	r3, [sp, #32]
    f014:	4c57      	ldr	r4, [pc, #348]	; (f174 <ExecuteNewChannel+0x178>)
    f016:	021d      	lsls	r5, r3, #8
    f018:	2364      	movs	r3, #100	; 0x64
    f01a:	0a2d      	lsrs	r5, r5, #8
    f01c:	435d      	muls	r5, r3
    f01e:	1d73      	adds	r3, r6, #5
    f020:	9301      	str	r3, [sp, #4]
    f022:	0023      	movs	r3, r4
    f024:	9508      	str	r5, [sp, #32]
    f026:	33f6      	adds	r3, #246	; 0xf6
    f028:	781b      	ldrb	r3, [r3, #0]
    f02a:	3b02      	subs	r3, #2
    f02c:	2b01      	cmp	r3, #1
    f02e:	d800      	bhi.n	f032 <ExecuteNewChannel+0x36>
    f030:	e092      	b.n	f158 <ExecuteNewChannel+0x15c>
    f032:	7933      	ldrb	r3, [r6, #4]
    f034:	a904      	add	r1, sp, #16
    f036:	9300      	str	r3, [sp, #0]
    f038:	2300      	movs	r3, #0
    f03a:	2015      	movs	r0, #21
    f03c:	4e4e      	ldr	r6, [pc, #312]	; (f178 <ExecuteNewChannel+0x17c>)
    f03e:	700f      	strb	r7, [r1, #0]
    f040:	704b      	strb	r3, [r1, #1]
    f042:	47b0      	blx	r6
    f044:	2808      	cmp	r0, #8
    f046:	d12b      	bne.n	f0a0 <ExecuteNewChannel+0xa4>
    f048:	466a      	mov	r2, sp
    f04a:	ab02      	add	r3, sp, #8
    f04c:	79db      	ldrb	r3, [r3, #7]
    f04e:	7812      	ldrb	r2, [r2, #0]
    f050:	af06      	add	r7, sp, #24
    f052:	a90a      	add	r1, sp, #40	; 0x28
    f054:	3806      	subs	r0, #6
    f056:	703b      	strb	r3, [r7, #0]
    f058:	707a      	strb	r2, [r7, #1]
    f05a:	710b      	strb	r3, [r1, #4]
    f05c:	950a      	str	r5, [sp, #40]	; 0x28
    f05e:	47b0      	blx	r6
    f060:	2808      	cmp	r0, #8
    f062:	d001      	beq.n	f068 <ExecuteNewChannel+0x6c>
    f064:	2d00      	cmp	r5, #0
    f066:	d10b      	bne.n	f080 <ExecuteNewChannel+0x84>
    f068:	0023      	movs	r3, r4
    f06a:	33d8      	adds	r3, #216	; 0xd8
    f06c:	781a      	ldrb	r2, [r3, #0]
    f06e:	2303      	movs	r3, #3
    f070:	4353      	muls	r3, r2
    f072:	2280      	movs	r2, #128	; 0x80
    f074:	18e3      	adds	r3, r4, r3
    f076:	3390      	adds	r3, #144	; 0x90
    f078:	7899      	ldrb	r1, [r3, #2]
    f07a:	4252      	negs	r2, r2
    f07c:	430a      	orrs	r2, r1
    f07e:	709a      	strb	r2, [r3, #2]
    f080:	0039      	movs	r1, r7
    f082:	2012      	movs	r0, #18
    f084:	47b0      	blx	r6
    f086:	2808      	cmp	r0, #8
    f088:	d10a      	bne.n	f0a0 <ExecuteNewChannel+0xa4>
    f08a:	0023      	movs	r3, r4
    f08c:	33d8      	adds	r3, #216	; 0xd8
    f08e:	781a      	ldrb	r2, [r3, #0]
    f090:	2303      	movs	r3, #3
    f092:	4353      	muls	r3, r2
    f094:	2240      	movs	r2, #64	; 0x40
    f096:	18e3      	adds	r3, r4, r3
    f098:	3390      	adds	r3, #144	; 0x90
    f09a:	7899      	ldrb	r1, [r3, #2]
    f09c:	430a      	orrs	r2, r1
    f09e:	709a      	strb	r2, [r3, #2]
    f0a0:	0023      	movs	r3, r4
    f0a2:	33d8      	adds	r3, #216	; 0xd8
    f0a4:	781a      	ldrb	r2, [r3, #0]
    f0a6:	2303      	movs	r3, #3
    f0a8:	4353      	muls	r3, r2
    f0aa:	18e3      	adds	r3, r4, r3
    f0ac:	3390      	adds	r3, #144	; 0x90
    f0ae:	789b      	ldrb	r3, [r3, #2]
    f0b0:	09da      	lsrs	r2, r3, #7
    f0b2:	2a01      	cmp	r2, #1
    f0b4:	d150      	bne.n	f158 <ExecuteNewChannel+0x15c>
    f0b6:	065b      	lsls	r3, r3, #25
    f0b8:	d54e      	bpl.n	f158 <ExecuteNewChannel+0x15c>
    f0ba:	4e30      	ldr	r6, [pc, #192]	; (f17c <ExecuteNewChannel+0x180>)
    f0bc:	2d00      	cmp	r5, #0
    f0be:	d04e      	beq.n	f15e <ExecuteNewChannel+0x162>
    f0c0:	a906      	add	r1, sp, #24
    f0c2:	2012      	movs	r0, #18
    f0c4:	47b0      	blx	r6
    f0c6:	ad07      	add	r5, sp, #28
    f0c8:	a90a      	add	r1, sp, #40	; 0x28
    f0ca:	2000      	movs	r0, #0
    f0cc:	47b0      	blx	r6
    f0ce:	002a      	movs	r2, r5
    f0d0:	2100      	movs	r1, #0
    f0d2:	2014      	movs	r0, #20
    f0d4:	4f2a      	ldr	r7, [pc, #168]	; (f180 <ExecuteNewChannel+0x184>)
    f0d6:	47b8      	blx	r7
    f0d8:	0023      	movs	r3, r4
    f0da:	782a      	ldrb	r2, [r5, #0]
    f0dc:	33ea      	adds	r3, #234	; 0xea
    f0de:	701a      	strb	r2, [r3, #0]
    f0e0:	0023      	movs	r3, r4
    f0e2:	786a      	ldrb	r2, [r5, #1]
    f0e4:	33eb      	adds	r3, #235	; 0xeb
    f0e6:	701a      	strb	r2, [r3, #0]
    f0e8:	34ff      	adds	r4, #255	; 0xff
    f0ea:	4b26      	ldr	r3, [pc, #152]	; (f184 <ExecuteNewChannel+0x188>)
    f0ec:	4798      	blx	r3
    f0ee:	7c63      	ldrb	r3, [r4, #17]
    f0f0:	079b      	lsls	r3, r3, #30
    f0f2:	d50e      	bpl.n	f112 <ExecuteNewChannel+0x116>
    f0f4:	2416      	movs	r4, #22
    f0f6:	ab02      	add	r3, sp, #8
    f0f8:	18e4      	adds	r4, r4, r3
    f0fa:	1dd9      	adds	r1, r3, #7
    f0fc:	0022      	movs	r2, r4
    f0fe:	201e      	movs	r0, #30
    f100:	47b8      	blx	r7
    f102:	ab02      	add	r3, sp, #8
    f104:	79db      	ldrb	r3, [r3, #7]
    f106:	a909      	add	r1, sp, #36	; 0x24
    f108:	708b      	strb	r3, [r1, #2]
    f10a:	8823      	ldrh	r3, [r4, #0]
    f10c:	201e      	movs	r0, #30
    f10e:	800b      	strh	r3, [r1, #0]
    f110:	47b0      	blx	r6
    f112:	ab02      	add	r3, sp, #8
    f114:	79db      	ldrb	r3, [r3, #7]
    f116:	a905      	add	r1, sp, #20
    f118:	700b      	strb	r3, [r1, #0]
    f11a:	2301      	movs	r3, #1
    f11c:	2016      	movs	r0, #22
    f11e:	704b      	strb	r3, [r1, #1]
    f120:	4b16      	ldr	r3, [pc, #88]	; (f17c <ExecuteNewChannel+0x180>)
    f122:	4798      	blx	r3
    f124:	ad09      	add	r5, sp, #36	; 0x24
    f126:	2100      	movs	r1, #0
    f128:	002a      	movs	r2, r5
    f12a:	4b15      	ldr	r3, [pc, #84]	; (f180 <ExecuteNewChannel+0x184>)
    f12c:	2014      	movs	r0, #20
    f12e:	4798      	blx	r3
    f130:	4c10      	ldr	r4, [pc, #64]	; (f174 <ExecuteNewChannel+0x178>)
    f132:	782a      	ldrb	r2, [r5, #0]
    f134:	0023      	movs	r3, r4
    f136:	33ea      	adds	r3, #234	; 0xea
    f138:	701a      	strb	r2, [r3, #0]
    f13a:	0023      	movs	r3, r4
    f13c:	786a      	ldrb	r2, [r5, #1]
    f13e:	33eb      	adds	r3, #235	; 0xeb
    f140:	701a      	strb	r2, [r3, #0]
    f142:	4b10      	ldr	r3, [pc, #64]	; (f184 <ExecuteNewChannel+0x188>)
    f144:	4798      	blx	r3
    f146:	2304      	movs	r3, #4
    f148:	347c      	adds	r4, #124	; 0x7c
    f14a:	7862      	ldrb	r2, [r4, #1]
    f14c:	210b      	movs	r1, #11
    f14e:	4313      	orrs	r3, r2
    f150:	7063      	strb	r3, [r4, #1]
    f152:	2001      	movs	r0, #1
    f154:	4b0c      	ldr	r3, [pc, #48]	; (f188 <ExecuteNewChannel+0x18c>)
    f156:	4798      	blx	r3
    f158:	9801      	ldr	r0, [sp, #4]
    f15a:	b00d      	add	sp, #52	; 0x34
    f15c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f15e:	ab02      	add	r3, sp, #8
    f160:	79db      	ldrb	r3, [r3, #7]
    f162:	a905      	add	r1, sp, #20
    f164:	2016      	movs	r0, #22
    f166:	700b      	strb	r3, [r1, #0]
    f168:	704d      	strb	r5, [r1, #1]
    f16a:	47b0      	blx	r6
    f16c:	e7da      	b.n	f124 <ExecuteNewChannel+0x128>
    f16e:	46c0      	nop			; (mov r8, r8)
    f170:	00016225 	.word	0x00016225
    f174:	20001aa4 	.word	0x20001aa4
    f178:	0000a805 	.word	0x0000a805
    f17c:	0000a911 	.word	0x0000a911
    f180:	0000a7e9 	.word	0x0000a7e9
    f184:	0000efd1 	.word	0x0000efd1
    f188:	0000ae01 	.word	0x0000ae01

0000f18c <MacExecuteCommands>:
    f18c:	2300      	movs	r3, #0
    f18e:	b5f0      	push	{r4, r5, r6, r7, lr}
    f190:	0007      	movs	r7, r0
    f192:	2501      	movs	r5, #1
    f194:	b087      	sub	sp, #28
    f196:	9002      	str	r0, [sp, #8]
    f198:	9103      	str	r1, [sp, #12]
    f19a:	9300      	str	r3, [sp, #0]
    f19c:	9b02      	ldr	r3, [sp, #8]
    f19e:	9a03      	ldr	r2, [sp, #12]
    f1a0:	4e63      	ldr	r6, [pc, #396]	; (f330 <MacExecuteCommands+0x1a4>)
    f1a2:	1898      	adds	r0, r3, r2
    f1a4:	4287      	cmp	r7, r0
    f1a6:	d353      	bcc.n	f250 <MacExecuteCommands+0xc4>
    f1a8:	23ed      	movs	r3, #237	; 0xed
    f1aa:	005b      	lsls	r3, r3, #1
    f1ac:	5cf3      	ldrb	r3, [r6, r3]
    f1ae:	2b00      	cmp	r3, #0
    f1b0:	d000      	beq.n	f1b4 <MacExecuteCommands+0x28>
    f1b2:	e072      	b.n	f29a <MacExecuteCommands+0x10e>
    f1b4:	0038      	movs	r0, r7
    f1b6:	b007      	add	sp, #28
    f1b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f1ba:	0033      	movs	r3, r6
    f1bc:	787a      	ldrb	r2, [r7, #1]
    f1be:	33dd      	adds	r3, #221	; 0xdd
    f1c0:	701a      	strb	r2, [r3, #0]
    f1c2:	0033      	movs	r3, r6
    f1c4:	78ba      	ldrb	r2, [r7, #2]
    f1c6:	33de      	adds	r3, #222	; 0xde
    f1c8:	701a      	strb	r2, [r3, #0]
    f1ca:	2203      	movs	r2, #3
    f1cc:	9b01      	ldr	r3, [sp, #4]
    f1ce:	1cfc      	adds	r4, r7, #3
    f1d0:	4353      	muls	r3, r2
    f1d2:	18f3      	adds	r3, r6, r3
    f1d4:	3391      	adds	r3, #145	; 0x91
    f1d6:	32fc      	adds	r2, #252	; 0xfc
    f1d8:	701a      	strb	r2, [r3, #0]
    f1da:	0032      	movs	r2, r6
    f1dc:	2103      	movs	r1, #3
    f1de:	32d8      	adds	r2, #216	; 0xd8
    f1e0:	7813      	ldrb	r3, [r2, #0]
    f1e2:	4359      	muls	r1, r3
    f1e4:	1876      	adds	r6, r6, r1
    f1e6:	3691      	adds	r6, #145	; 0x91
    f1e8:	7831      	ldrb	r1, [r6, #0]
    f1ea:	29ff      	cmp	r1, #255	; 0xff
    f1ec:	d003      	beq.n	f1f6 <MacExecuteCommands+0x6a>
    f1ee:	2b0f      	cmp	r3, #15
    f1f0:	d801      	bhi.n	f1f6 <MacExecuteCommands+0x6a>
    f1f2:	3301      	adds	r3, #1
    f1f4:	7013      	strb	r3, [r2, #0]
    f1f6:	0027      	movs	r7, r4
    f1f8:	e7d0      	b.n	f19c <MacExecuteCommands+0x10>
    f1fa:	0020      	movs	r0, r4
    f1fc:	4b4d      	ldr	r3, [pc, #308]	; (f334 <MacExecuteCommands+0x1a8>)
    f1fe:	4798      	blx	r3
    f200:	0004      	movs	r4, r0
    f202:	e7ea      	b.n	f1da <MacExecuteCommands+0x4e>
    f204:	0020      	movs	r0, r4
    f206:	4b4c      	ldr	r3, [pc, #304]	; (f338 <MacExecuteCommands+0x1ac>)
    f208:	e7f9      	b.n	f1fe <MacExecuteCommands+0x72>
    f20a:	0020      	movs	r0, r4
    f20c:	4b4b      	ldr	r3, [pc, #300]	; (f33c <MacExecuteCommands+0x1b0>)
    f20e:	e7f6      	b.n	f1fe <MacExecuteCommands+0x72>
    f210:	0020      	movs	r0, r4
    f212:	4b4b      	ldr	r3, [pc, #300]	; (f340 <MacExecuteCommands+0x1b4>)
    f214:	e7f3      	b.n	f1fe <MacExecuteCommands+0x72>
    f216:	230f      	movs	r3, #15
    f218:	7878      	ldrb	r0, [r7, #1]
    f21a:	1cbc      	adds	r4, r7, #2
    f21c:	4018      	ands	r0, r3
    f21e:	4b49      	ldr	r3, [pc, #292]	; (f344 <MacExecuteCommands+0x1b8>)
    f220:	4798      	blx	r3
    f222:	0032      	movs	r2, r6
    f224:	2380      	movs	r3, #128	; 0x80
    f226:	327c      	adds	r2, #124	; 0x7c
    f228:	7851      	ldrb	r1, [r2, #1]
    f22a:	425b      	negs	r3, r3
    f22c:	430b      	orrs	r3, r1
    f22e:	7053      	strb	r3, [r2, #1]
    f230:	210b      	movs	r1, #11
    f232:	0028      	movs	r0, r5
    f234:	4b44      	ldr	r3, [pc, #272]	; (f348 <MacExecuteCommands+0x1bc>)
    f236:	4798      	blx	r3
    f238:	e7cf      	b.n	f1da <MacExecuteCommands+0x4e>
    f23a:	0020      	movs	r0, r4
    f23c:	4b43      	ldr	r3, [pc, #268]	; (f34c <MacExecuteCommands+0x1c0>)
    f23e:	e7de      	b.n	f1fe <MacExecuteCommands+0x72>
    f240:	0020      	movs	r0, r4
    f242:	4b43      	ldr	r3, [pc, #268]	; (f350 <MacExecuteCommands+0x1c4>)
    f244:	e7db      	b.n	f1fe <MacExecuteCommands+0x72>
    f246:	22ff      	movs	r2, #255	; 0xff
    f248:	0004      	movs	r4, r0
    f24a:	701a      	strb	r2, [r3, #0]
    f24c:	9500      	str	r5, [sp, #0]
    f24e:	e7c4      	b.n	f1da <MacExecuteCommands+0x4e>
    f250:	9b00      	ldr	r3, [sp, #0]
    f252:	2b00      	cmp	r3, #0
    f254:	d1a8      	bne.n	f1a8 <MacExecuteCommands+0x1c>
    f256:	0033      	movs	r3, r6
    f258:	33d8      	adds	r3, #216	; 0xd8
    f25a:	781b      	ldrb	r3, [r3, #0]
    f25c:	2401      	movs	r4, #1
    f25e:	9301      	str	r3, [sp, #4]
    f260:	2303      	movs	r3, #3
    f262:	9a01      	ldr	r2, [sp, #4]
    f264:	4353      	muls	r3, r2
    f266:	18f3      	adds	r3, r6, r3
    f268:	0019      	movs	r1, r3
    f26a:	3190      	adds	r1, #144	; 0x90
    f26c:	788a      	ldrb	r2, [r1, #2]
    f26e:	3391      	adds	r3, #145	; 0x91
    f270:	43aa      	bics	r2, r5
    f272:	4022      	ands	r2, r4
    f274:	708a      	strb	r2, [r1, #2]
    f276:	78ca      	ldrb	r2, [r1, #3]
    f278:	193c      	adds	r4, r7, r4
    f27a:	43aa      	bics	r2, r5
    f27c:	70ca      	strb	r2, [r1, #3]
    f27e:	783a      	ldrb	r2, [r7, #0]
    f280:	701a      	strb	r2, [r3, #0]
    f282:	783a      	ldrb	r2, [r7, #0]
    f284:	3a02      	subs	r2, #2
    f286:	2a08      	cmp	r2, #8
    f288:	d8dd      	bhi.n	f246 <MacExecuteCommands+0xba>
    f28a:	0010      	movs	r0, r2
    f28c:	f003 fbf0 	bl	12a70 <__gnu_thumb1_case_sqi>
    f290:	bdbab595 	.word	0xbdbab595
    f294:	d5c3c0a5 	.word	0xd5c3c0a5
    f298:	d8          	.byte	0xd8
    f299:	00          	.byte	0x00
    f29a:	23d8      	movs	r3, #216	; 0xd8
    f29c:	33ff      	adds	r3, #255	; 0xff
    f29e:	5cf3      	ldrb	r3, [r6, r3]
    f2a0:	43db      	mvns	r3, r3
    f2a2:	075b      	lsls	r3, r3, #29
    f2a4:	d000      	beq.n	f2a8 <MacExecuteCommands+0x11c>
    f2a6:	e785      	b.n	f1b4 <MacExecuteCommands+0x28>
    f2a8:	23de      	movs	r3, #222	; 0xde
    f2aa:	33ff      	adds	r3, #255	; 0xff
    f2ac:	5cf4      	ldrb	r4, [r6, r3]
    f2ae:	ad05      	add	r5, sp, #20
    f2b0:	0724      	lsls	r4, r4, #28
    f2b2:	0f24      	lsrs	r4, r4, #28
    f2b4:	b2e3      	uxtb	r3, r4
    f2b6:	9300      	str	r3, [sp, #0]
    f2b8:	23da      	movs	r3, #218	; 0xda
    f2ba:	33ff      	adds	r3, #255	; 0xff
    f2bc:	5cf3      	ldrb	r3, [r6, r3]
    f2be:	2100      	movs	r1, #0
    f2c0:	9301      	str	r3, [sp, #4]
    f2c2:	23ec      	movs	r3, #236	; 0xec
    f2c4:	005b      	lsls	r3, r3, #1
    f2c6:	5cf3      	ldrb	r3, [r6, r3]
    f2c8:	002a      	movs	r2, r5
    f2ca:	9302      	str	r3, [sp, #8]
    f2cc:	2014      	movs	r0, #20
    f2ce:	4b21      	ldr	r3, [pc, #132]	; (f354 <MacExecuteCommands+0x1c8>)
    f2d0:	4798      	blx	r3
    f2d2:	0033      	movs	r3, r6
    f2d4:	782a      	ldrb	r2, [r5, #0]
    f2d6:	33ea      	adds	r3, #234	; 0xea
    f2d8:	701a      	strb	r2, [r3, #0]
    f2da:	0033      	movs	r3, r6
    f2dc:	786a      	ldrb	r2, [r5, #1]
    f2de:	33eb      	adds	r3, #235	; 0xeb
    f2e0:	701a      	strb	r2, [r3, #0]
    f2e2:	4b1d      	ldr	r3, [pc, #116]	; (f358 <MacExecuteCommands+0x1cc>)
    f2e4:	4798      	blx	r3
    f2e6:	9801      	ldr	r0, [sp, #4]
    f2e8:	4b1c      	ldr	r3, [pc, #112]	; (f35c <MacExecuteCommands+0x1d0>)
    f2ea:	4798      	blx	r3
    f2ec:	0032      	movs	r2, r6
    f2ee:	2308      	movs	r3, #8
    f2f0:	327c      	adds	r2, #124	; 0x7c
    f2f2:	7851      	ldrb	r1, [r2, #1]
    f2f4:	430b      	orrs	r3, r1
    f2f6:	7053      	strb	r3, [r2, #1]
    f2f8:	9802      	ldr	r0, [sp, #8]
    f2fa:	4b19      	ldr	r3, [pc, #100]	; (f360 <MacExecuteCommands+0x1d4>)
    f2fc:	4798      	blx	r3
    f2fe:	0033      	movs	r3, r6
    f300:	b2e2      	uxtb	r2, r4
    f302:	33d9      	adds	r3, #217	; 0xd9
    f304:	2a00      	cmp	r2, #0
    f306:	d10e      	bne.n	f326 <MacExecuteCommands+0x19a>
    f308:	701c      	strb	r4, [r3, #0]
    f30a:	2114      	movs	r1, #20
    f30c:	4c0e      	ldr	r4, [pc, #56]	; (f348 <MacExecuteCommands+0x1bc>)
    f30e:	2000      	movs	r0, #0
    f310:	47a0      	blx	r4
    f312:	2210      	movs	r2, #16
    f314:	4b06      	ldr	r3, [pc, #24]	; (f330 <MacExecuteCommands+0x1a4>)
    f316:	2001      	movs	r0, #1
    f318:	337c      	adds	r3, #124	; 0x7c
    f31a:	7859      	ldrb	r1, [r3, #1]
    f31c:	430a      	orrs	r2, r1
    f31e:	705a      	strb	r2, [r3, #1]
    f320:	210b      	movs	r1, #11
    f322:	47a0      	blx	r4
    f324:	e746      	b.n	f1b4 <MacExecuteCommands+0x28>
    f326:	9a00      	ldr	r2, [sp, #0]
    f328:	3a01      	subs	r2, #1
    f32a:	701a      	strb	r2, [r3, #0]
    f32c:	e7ed      	b.n	f30a <MacExecuteCommands+0x17e>
    f32e:	46c0      	nop			; (mov r8, r8)
    f330:	20001aa4 	.word	0x20001aa4
    f334:	0000d649 	.word	0x0000d649
    f338:	0000d50d 	.word	0x0000d50d
    f33c:	0000d411 	.word	0x0000d411
    f340:	0000effd 	.word	0x0000effd
    f344:	0000ca7d 	.word	0x0000ca7d
    f348:	0000ae01 	.word	0x0000ae01
    f34c:	0000d5f9 	.word	0x0000d5f9
    f350:	0000d545 	.word	0x0000d545
    f354:	0000a7e9 	.word	0x0000a7e9
    f358:	0000efd1 	.word	0x0000efd1
    f35c:	0000d2c9 	.word	0x0000d2c9
    f360:	0000d25d 	.word	0x0000d25d

0000f364 <LorawanSetDataRange>:
    f364:	2201      	movs	r2, #1
    f366:	b530      	push	{r4, r5, lr}
    f368:	b085      	sub	sp, #20
    f36a:	ab01      	add	r3, sp, #4
    f36c:	ac02      	add	r4, sp, #8
    f36e:	7018      	strb	r0, [r3, #0]
    f370:	7020      	strb	r0, [r4, #0]
    f372:	7061      	strb	r1, [r4, #1]
    f374:	2015      	movs	r0, #21
    f376:	0019      	movs	r1, r3
    f378:	4d11      	ldr	r5, [pc, #68]	; (f3c0 <LorawanSetDataRange+0x5c>)
    f37a:	705a      	strb	r2, [r3, #1]
    f37c:	47a8      	blx	r5
    f37e:	2808      	cmp	r0, #8
    f380:	d003      	beq.n	f38a <LorawanSetDataRange+0x26>
    f382:	250a      	movs	r5, #10
    f384:	0028      	movs	r0, r5
    f386:	b005      	add	sp, #20
    f388:	bd30      	pop	{r4, r5, pc}
    f38a:	0021      	movs	r1, r4
    f38c:	2012      	movs	r0, #18
    f38e:	47a8      	blx	r5
    f390:	0005      	movs	r5, r0
    f392:	2808      	cmp	r0, #8
    f394:	d1f5      	bne.n	f382 <LorawanSetDataRange+0x1e>
    f396:	0021      	movs	r1, r4
    f398:	4b0a      	ldr	r3, [pc, #40]	; (f3c4 <LorawanSetDataRange+0x60>)
    f39a:	ac03      	add	r4, sp, #12
    f39c:	2012      	movs	r0, #18
    f39e:	4798      	blx	r3
    f3a0:	0022      	movs	r2, r4
    f3a2:	2100      	movs	r1, #0
    f3a4:	4b08      	ldr	r3, [pc, #32]	; (f3c8 <LorawanSetDataRange+0x64>)
    f3a6:	2014      	movs	r0, #20
    f3a8:	4798      	blx	r3
    f3aa:	4b08      	ldr	r3, [pc, #32]	; (f3cc <LorawanSetDataRange+0x68>)
    f3ac:	7821      	ldrb	r1, [r4, #0]
    f3ae:	001a      	movs	r2, r3
    f3b0:	32ea      	adds	r2, #234	; 0xea
    f3b2:	7011      	strb	r1, [r2, #0]
    f3b4:	7862      	ldrb	r2, [r4, #1]
    f3b6:	33eb      	adds	r3, #235	; 0xeb
    f3b8:	701a      	strb	r2, [r3, #0]
    f3ba:	4b05      	ldr	r3, [pc, #20]	; (f3d0 <LorawanSetDataRange+0x6c>)
    f3bc:	4798      	blx	r3
    f3be:	e7e1      	b.n	f384 <LorawanSetDataRange+0x20>
    f3c0:	0000a805 	.word	0x0000a805
    f3c4:	0000a911 	.word	0x0000a911
    f3c8:	0000a7e9 	.word	0x0000a7e9
    f3cc:	20001aa4 	.word	0x20001aa4
    f3d0:	0000efd1 	.word	0x0000efd1

0000f3d4 <LorawanSetChannelIdStatus>:
    f3d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
    f3d6:	466b      	mov	r3, sp
    f3d8:	7018      	strb	r0, [r3, #0]
    f3da:	7059      	strb	r1, [r3, #1]
    f3dc:	2016      	movs	r0, #22
    f3de:	4669      	mov	r1, sp
    f3e0:	4b0c      	ldr	r3, [pc, #48]	; (f414 <LorawanSetChannelIdStatus+0x40>)
    f3e2:	4798      	blx	r3
    f3e4:	0004      	movs	r4, r0
    f3e6:	2808      	cmp	r0, #8
    f3e8:	d111      	bne.n	f40e <LorawanSetChannelIdStatus+0x3a>
    f3ea:	ad01      	add	r5, sp, #4
    f3ec:	002a      	movs	r2, r5
    f3ee:	2100      	movs	r1, #0
    f3f0:	4b09      	ldr	r3, [pc, #36]	; (f418 <LorawanSetChannelIdStatus+0x44>)
    f3f2:	2014      	movs	r0, #20
    f3f4:	4798      	blx	r3
    f3f6:	4b09      	ldr	r3, [pc, #36]	; (f41c <LorawanSetChannelIdStatus+0x48>)
    f3f8:	7829      	ldrb	r1, [r5, #0]
    f3fa:	001a      	movs	r2, r3
    f3fc:	32ea      	adds	r2, #234	; 0xea
    f3fe:	7011      	strb	r1, [r2, #0]
    f400:	786a      	ldrb	r2, [r5, #1]
    f402:	33eb      	adds	r3, #235	; 0xeb
    f404:	701a      	strb	r2, [r3, #0]
    f406:	4b06      	ldr	r3, [pc, #24]	; (f420 <LorawanSetChannelIdStatus+0x4c>)
    f408:	4798      	blx	r3
    f40a:	0020      	movs	r0, r4
    f40c:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    f40e:	240a      	movs	r4, #10
    f410:	e7fb      	b.n	f40a <LorawanSetChannelIdStatus+0x36>
    f412:	46c0      	nop			; (mov r8, r8)
    f414:	0000a911 	.word	0x0000a911
    f418:	0000a7e9 	.word	0x0000a7e9
    f41c:	20001aa4 	.word	0x20001aa4
    f420:	0000efd1 	.word	0x0000efd1

0000f424 <LORAWAN_RxDone>:
    f424:	b5f0      	push	{r4, r5, r6, r7, lr}
    f426:	4bc5      	ldr	r3, [pc, #788]	; (f73c <LORAWAN_RxDone+0x318>)
    f428:	b093      	sub	sp, #76	; 0x4c
    f42a:	781b      	ldrb	r3, [r3, #0]
    f42c:	0007      	movs	r7, r0
    f42e:	b25a      	sxtb	r2, r3
    f430:	9107      	str	r1, [sp, #28]
    f432:	4cc3      	ldr	r4, [pc, #780]	; (f740 <LORAWAN_RxDone+0x31c>)
    f434:	2a00      	cmp	r2, #0
    f436:	da01      	bge.n	f43c <LORAWAN_RxDone+0x18>
    f438:	f000 fd72 	bl	ff20 <LORAWAN_RxDone+0xafc>
    f43c:	7801      	ldrb	r1, [r0, #0]
    f43e:	221f      	movs	r2, #31
    f440:	0008      	movs	r0, r1
    f442:	4390      	bics	r0, r2
    f444:	0002      	movs	r2, r0
    f446:	2820      	cmp	r0, #32
    f448:	d000      	beq.n	f44c <LORAWAN_RxDone+0x28>
    f44a:	e1ad      	b.n	f7a8 <LORAWAN_RxDone+0x384>
    f44c:	7822      	ldrb	r2, [r4, #0]
    f44e:	2a00      	cmp	r2, #0
    f450:	d001      	beq.n	f456 <LORAWAN_RxDone+0x32>
    f452:	f000 fd51 	bl	fef8 <LORAWAN_RxDone+0xad4>
    f456:	0022      	movs	r2, r4
    f458:	328c      	adds	r2, #140	; 0x8c
    f45a:	7812      	ldrb	r2, [r2, #0]
    f45c:	0752      	lsls	r2, r2, #29
    f45e:	d401      	bmi.n	f464 <LORAWAN_RxDone+0x40>
    f460:	f000 fd4a 	bl	fef8 <LORAWAN_RxDone+0xad4>
    f464:	9b07      	ldr	r3, [sp, #28]
    f466:	3b01      	subs	r3, #1
    f468:	b2db      	uxtb	r3, r3
    f46a:	9306      	str	r3, [sp, #24]
    f46c:	4bb5      	ldr	r3, [pc, #724]	; (f744 <LORAWAN_RxDone+0x320>)
    f46e:	469c      	mov	ip, r3
    f470:	9b06      	ldr	r3, [sp, #24]
    f472:	2b00      	cmp	r3, #0
    f474:	d12c      	bne.n	f4d0 <LORAWAN_RxDone+0xac>
    f476:	9b07      	ldr	r3, [sp, #28]
    f478:	4660      	mov	r0, ip
    f47a:	1f1d      	subs	r5, r3, #4
    f47c:	b2eb      	uxtb	r3, r5
    f47e:	9300      	str	r3, [sp, #0]
    f480:	4ab1      	ldr	r2, [pc, #708]	; (f748 <LORAWAN_RxDone+0x324>)
    f482:	003b      	movs	r3, r7
    f484:	9906      	ldr	r1, [sp, #24]
    f486:	4eb1      	ldr	r6, [pc, #708]	; (f74c <LORAWAN_RxDone+0x328>)
    f488:	47b0      	blx	r6
    f48a:	2204      	movs	r2, #4
    f48c:	49ae      	ldr	r1, [pc, #696]	; (f748 <LORAWAN_RxDone+0x324>)
    f48e:	4bb0      	ldr	r3, [pc, #704]	; (f750 <LORAWAN_RxDone+0x32c>)
    f490:	a810      	add	r0, sp, #64	; 0x40
    f492:	4798      	blx	r3
    f494:	9e10      	ldr	r6, [sp, #64]	; 0x40
    f496:	1979      	adds	r1, r7, r5
    f498:	2204      	movs	r2, #4
    f49a:	4bad      	ldr	r3, [pc, #692]	; (f750 <LORAWAN_RxDone+0x32c>)
    f49c:	a810      	add	r0, sp, #64	; 0x40
    f49e:	960d      	str	r6, [sp, #52]	; 0x34
    f4a0:	4798      	blx	r3
    f4a2:	9a10      	ldr	r2, [sp, #64]	; 0x40
    f4a4:	4ba6      	ldr	r3, [pc, #664]	; (f740 <LORAWAN_RxDone+0x31c>)
    f4a6:	210e      	movs	r1, #14
    f4a8:	42b2      	cmp	r2, r6
    f4aa:	d029      	beq.n	f500 <LORAWAN_RxDone+0xdc>
    f4ac:	001a      	movs	r2, r3
    f4ae:	327c      	adds	r2, #124	; 0x7c
    f4b0:	7812      	ldrb	r2, [r2, #0]
    f4b2:	400a      	ands	r2, r1
    f4b4:	2a0a      	cmp	r2, #10
    f4b6:	d005      	beq.n	f4c4 <LORAWAN_RxDone+0xa0>
    f4b8:	2a06      	cmp	r2, #6
    f4ba:	d106      	bne.n	f4ca <LORAWAN_RxDone+0xa6>
    f4bc:	33f0      	adds	r3, #240	; 0xf0
    f4be:	781b      	ldrb	r3, [r3, #0]
    f4c0:	2b00      	cmp	r3, #0
    f4c2:	d002      	beq.n	f4ca <LORAWAN_RxDone+0xa6>
    f4c4:	2018      	movs	r0, #24
    f4c6:	4ba3      	ldr	r3, [pc, #652]	; (f754 <LORAWAN_RxDone+0x330>)
    f4c8:	4798      	blx	r3
    f4ca:	4ba3      	ldr	r3, [pc, #652]	; (f758 <LORAWAN_RxDone+0x334>)
    f4cc:	4798      	blx	r3
    f4ce:	e1f5      	b.n	f8bc <LORAWAN_RxDone+0x498>
    f4d0:	9b07      	ldr	r3, [sp, #28]
    f4d2:	9a06      	ldr	r2, [sp, #24]
    f4d4:	2100      	movs	r1, #0
    f4d6:	1a98      	subs	r0, r3, r2
    f4d8:	1838      	adds	r0, r7, r0
    f4da:	4662      	mov	r2, ip
    f4dc:	4b9f      	ldr	r3, [pc, #636]	; (f75c <LORAWAN_RxDone+0x338>)
    f4de:	4798      	blx	r3
    f4e0:	2800      	cmp	r0, #0
    f4e2:	d006      	beq.n	f4f2 <LORAWAN_RxDone+0xce>
    f4e4:	4b9b      	ldr	r3, [pc, #620]	; (f754 <LORAWAN_RxDone+0x330>)
    f4e6:	4798      	blx	r3
    f4e8:	4b9b      	ldr	r3, [pc, #620]	; (f758 <LORAWAN_RxDone+0x334>)
    f4ea:	4798      	blx	r3
    f4ec:	201f      	movs	r0, #31
    f4ee:	b013      	add	sp, #76	; 0x4c
    f4f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f4f2:	9b06      	ldr	r3, [sp, #24]
    f4f4:	2b10      	cmp	r3, #16
    f4f6:	d901      	bls.n	f4fc <LORAWAN_RxDone+0xd8>
    f4f8:	3b10      	subs	r3, #16
    f4fa:	e7b5      	b.n	f468 <LORAWAN_RxDone+0x44>
    f4fc:	9006      	str	r0, [sp, #24]
    f4fe:	e7b5      	b.n	f46c <LORAWAN_RxDone+0x48>
    f500:	001a      	movs	r2, r3
    f502:	327c      	adds	r2, #124	; 0x7c
    f504:	7812      	ldrb	r2, [r2, #0]
    f506:	400a      	ands	r2, r1
    f508:	2a06      	cmp	r2, #6
    f50a:	d103      	bne.n	f514 <LORAWAN_RxDone+0xf0>
    f50c:	33e3      	adds	r3, #227	; 0xe3
    f50e:	7818      	ldrb	r0, [r3, #0]
    f510:	4b93      	ldr	r3, [pc, #588]	; (f760 <LORAWAN_RxDone+0x33c>)
    f512:	4798      	blx	r3
    f514:	7a3a      	ldrb	r2, [r7, #8]
    f516:	79fb      	ldrb	r3, [r7, #7]
    f518:	0212      	lsls	r2, r2, #8
    f51a:	431a      	orrs	r2, r3
    f51c:	7a7b      	ldrb	r3, [r7, #9]
    f51e:	2001      	movs	r0, #1
    f520:	041b      	lsls	r3, r3, #16
    f522:	431a      	orrs	r2, r3
    f524:	7abb      	ldrb	r3, [r7, #10]
    f526:	061b      	lsls	r3, r3, #24
    f528:	4313      	orrs	r3, r2
    f52a:	0a19      	lsrs	r1, r3, #8
    f52c:	7063      	strb	r3, [r4, #1]
    f52e:	70a1      	strb	r1, [r4, #2]
    f530:	0c19      	lsrs	r1, r3, #16
    f532:	0e1b      	lsrs	r3, r3, #24
    f534:	70e1      	strb	r1, [r4, #3]
    f536:	7123      	strb	r3, [r4, #4]
    f538:	240f      	movs	r4, #15
    f53a:	2103      	movs	r1, #3
    f53c:	4b89      	ldr	r3, [pc, #548]	; (f764 <LORAWAN_RxDone+0x340>)
    f53e:	4798      	blx	r3
    f540:	7b38      	ldrb	r0, [r7, #12]
    f542:	4b89      	ldr	r3, [pc, #548]	; (f768 <LORAWAN_RxDone+0x344>)
    f544:	4020      	ands	r0, r4
    f546:	4798      	blx	r3
    f548:	7af8      	ldrb	r0, [r7, #11]
    f54a:	4b88      	ldr	r3, [pc, #544]	; (f76c <LORAWAN_RxDone+0x348>)
    f54c:	0641      	lsls	r1, r0, #25
    f54e:	0700      	lsls	r0, r0, #28
    f550:	0f49      	lsrs	r1, r1, #29
    f552:	0f00      	lsrs	r0, r0, #28
    f554:	4798      	blx	r3
    f556:	4b86      	ldr	r3, [pc, #536]	; (f770 <LORAWAN_RxDone+0x34c>)
    f558:	2100      	movs	r1, #0
    f55a:	203c      	movs	r0, #60	; 0x3c
    f55c:	4798      	blx	r3
    f55e:	9b07      	ldr	r3, [sp, #28]
    f560:	2b21      	cmp	r3, #33	; 0x21
    f562:	d000      	beq.n	f566 <LORAWAN_RxDone+0x142>
    f564:	e08c      	b.n	f680 <LORAWAN_RxDone+0x25c>
    f566:	251a      	movs	r5, #26
    f568:	ab04      	add	r3, sp, #16
    f56a:	18ed      	adds	r5, r5, r3
    f56c:	002a      	movs	r2, r5
    f56e:	4b81      	ldr	r3, [pc, #516]	; (f774 <LORAWAN_RxDone+0x350>)
    f570:	4981      	ldr	r1, [pc, #516]	; (f778 <LORAWAN_RxDone+0x354>)
    f572:	2007      	movs	r0, #7
    f574:	4798      	blx	r3
    f576:	782b      	ldrb	r3, [r5, #0]
    f578:	2bff      	cmp	r3, #255	; 0xff
    f57a:	d100      	bne.n	f57e <LORAWAN_RxDone+0x15a>
    f57c:	e080      	b.n	f680 <LORAWAN_RxDone+0x25c>
    f57e:	2350      	movs	r3, #80	; 0x50
    f580:	43a3      	bics	r3, r4
    f582:	9308      	str	r3, [sp, #32]
    f584:	003b      	movs	r3, r7
    f586:	330d      	adds	r3, #13
    f588:	9307      	str	r3, [sp, #28]
    f58a:	2600      	movs	r6, #0
    f58c:	2203      	movs	r2, #3
    f58e:	9907      	ldr	r1, [sp, #28]
    f590:	4b6f      	ldr	r3, [pc, #444]	; (f750 <LORAWAN_RxDone+0x32c>)
    f592:	a80e      	add	r0, sp, #56	; 0x38
    f594:	960e      	str	r6, [sp, #56]	; 0x38
    f596:	4798      	blx	r3
    f598:	2364      	movs	r3, #100	; 0x64
    f59a:	990e      	ldr	r1, [sp, #56]	; 0x38
    f59c:	aa04      	add	r2, sp, #16
    f59e:	4359      	muls	r1, r3
    f5a0:	3b4a      	subs	r3, #74	; 0x4a
    f5a2:	189b      	adds	r3, r3, r2
    f5a4:	7818      	ldrb	r0, [r3, #0]
    f5a6:	9b06      	ldr	r3, [sp, #24]
    f5a8:	910e      	str	r1, [sp, #56]	; 0x38
    f5aa:	1818      	adds	r0, r3, r0
    f5ac:	b2c0      	uxtb	r0, r0
    f5ae:	76d0      	strb	r0, [r2, #27]
    f5b0:	42b1      	cmp	r1, r6
    f5b2:	d100      	bne.n	f5b6 <LORAWAN_RxDone+0x192>
    f5b4:	e0a8      	b.n	f708 <LORAWAN_RxDone+0x2e4>
    f5b6:	466b      	mov	r3, sp
    f5b8:	2220      	movs	r2, #32
    f5ba:	189b      	adds	r3, r3, r2
    f5bc:	781b      	ldrb	r3, [r3, #0]
    f5be:	ad10      	add	r5, sp, #64	; 0x40
    f5c0:	ac0b      	add	r4, sp, #44	; 0x2c
    f5c2:	7128      	strb	r0, [r5, #4]
    f5c4:	9110      	str	r1, [sp, #64]	; 0x40
    f5c6:	7020      	strb	r0, [r4, #0]
    f5c8:	7063      	strb	r3, [r4, #1]
    f5ca:	0029      	movs	r1, r5
    f5cc:	2002      	movs	r0, #2
    f5ce:	4b6b      	ldr	r3, [pc, #428]	; (f77c <LORAWAN_RxDone+0x358>)
    f5d0:	4798      	blx	r3
    f5d2:	2808      	cmp	r0, #8
    f5d4:	d140      	bne.n	f658 <LORAWAN_RxDone+0x234>
    f5d6:	0029      	movs	r1, r5
    f5d8:	0030      	movs	r0, r6
    f5da:	4b65      	ldr	r3, [pc, #404]	; (f770 <LORAWAN_RxDone+0x34c>)
    f5dc:	4798      	blx	r3
    f5de:	ad0c      	add	r5, sp, #48	; 0x30
    f5e0:	0021      	movs	r1, r4
    f5e2:	4b63      	ldr	r3, [pc, #396]	; (f770 <LORAWAN_RxDone+0x34c>)
    f5e4:	2012      	movs	r0, #18
    f5e6:	4798      	blx	r3
    f5e8:	0031      	movs	r1, r6
    f5ea:	002a      	movs	r2, r5
    f5ec:	4e61      	ldr	r6, [pc, #388]	; (f774 <LORAWAN_RxDone+0x350>)
    f5ee:	2014      	movs	r0, #20
    f5f0:	47b0      	blx	r6
    f5f2:	4c53      	ldr	r4, [pc, #332]	; (f740 <LORAWAN_RxDone+0x31c>)
    f5f4:	782a      	ldrb	r2, [r5, #0]
    f5f6:	0023      	movs	r3, r4
    f5f8:	33ea      	adds	r3, #234	; 0xea
    f5fa:	701a      	strb	r2, [r3, #0]
    f5fc:	0023      	movs	r3, r4
    f5fe:	786a      	ldrb	r2, [r5, #1]
    f600:	2522      	movs	r5, #34	; 0x22
    f602:	33eb      	adds	r3, #235	; 0xeb
    f604:	701a      	strb	r2, [r3, #0]
    f606:	4b5e      	ldr	r3, [pc, #376]	; (f780 <LORAWAN_RxDone+0x35c>)
    f608:	4798      	blx	r3
    f60a:	ab04      	add	r3, sp, #16
    f60c:	18ed      	adds	r5, r5, r3
    f60e:	231b      	movs	r3, #27
    f610:	a904      	add	r1, sp, #16
    f612:	185b      	adds	r3, r3, r1
    f614:	0019      	movs	r1, r3
    f616:	002a      	movs	r2, r5
    f618:	201e      	movs	r0, #30
    f61a:	47b0      	blx	r6
    f61c:	0023      	movs	r3, r4
    f61e:	33ff      	adds	r3, #255	; 0xff
    f620:	7c5b      	ldrb	r3, [r3, #17]
    f622:	079b      	lsls	r3, r3, #30
    f624:	d508      	bpl.n	f638 <LORAWAN_RxDone+0x214>
    f626:	ab04      	add	r3, sp, #16
    f628:	7edb      	ldrb	r3, [r3, #27]
    f62a:	a90f      	add	r1, sp, #60	; 0x3c
    f62c:	708b      	strb	r3, [r1, #2]
    f62e:	882b      	ldrh	r3, [r5, #0]
    f630:	201e      	movs	r0, #30
    f632:	800b      	strh	r3, [r1, #0]
    f634:	4b4e      	ldr	r3, [pc, #312]	; (f770 <LORAWAN_RxDone+0x34c>)
    f636:	4798      	blx	r3
    f638:	231b      	movs	r3, #27
    f63a:	aa04      	add	r2, sp, #16
    f63c:	189b      	adds	r3, r3, r2
    f63e:	7818      	ldrb	r0, [r3, #0]
    f640:	2101      	movs	r1, #1
    f642:	4b50      	ldr	r3, [pc, #320]	; (f784 <LORAWAN_RxDone+0x360>)
    f644:	4798      	blx	r3
    f646:	2204      	movs	r2, #4
    f648:	347c      	adds	r4, #124	; 0x7c
    f64a:	7863      	ldrb	r3, [r4, #1]
    f64c:	210b      	movs	r1, #11
    f64e:	4313      	orrs	r3, r2
    f650:	7063      	strb	r3, [r4, #1]
    f652:	2001      	movs	r0, #1
    f654:	4b43      	ldr	r3, [pc, #268]	; (f764 <LORAWAN_RxDone+0x340>)
    f656:	4798      	blx	r3
    f658:	9b06      	ldr	r3, [sp, #24]
    f65a:	3301      	adds	r3, #1
    f65c:	b2db      	uxtb	r3, r3
    f65e:	9306      	str	r3, [sp, #24]
    f660:	9b07      	ldr	r3, [sp, #28]
    f662:	3303      	adds	r3, #3
    f664:	9307      	str	r3, [sp, #28]
    f666:	9b06      	ldr	r3, [sp, #24]
    f668:	2b05      	cmp	r3, #5
    f66a:	d18e      	bne.n	f58a <LORAWAN_RxDone+0x166>
    f66c:	2204      	movs	r2, #4
    f66e:	4b34      	ldr	r3, [pc, #208]	; (f740 <LORAWAN_RxDone+0x31c>)
    f670:	2001      	movs	r0, #1
    f672:	337c      	adds	r3, #124	; 0x7c
    f674:	7859      	ldrb	r1, [r3, #1]
    f676:	430a      	orrs	r2, r1
    f678:	705a      	strb	r2, [r3, #1]
    f67a:	210b      	movs	r1, #11
    f67c:	4b39      	ldr	r3, [pc, #228]	; (f764 <LORAWAN_RxDone+0x340>)
    f67e:	4798      	blx	r3
    f680:	4d41      	ldr	r5, [pc, #260]	; (f788 <LORAWAN_RxDone+0x364>)
    f682:	1c7e      	adds	r6, r7, #1
    f684:	3704      	adds	r7, #4
    f686:	0028      	movs	r0, r5
    f688:	003a      	movs	r2, r7
    f68a:	0031      	movs	r1, r6
    f68c:	4b3f      	ldr	r3, [pc, #252]	; (f78c <LORAWAN_RxDone+0x368>)
    f68e:	4798      	blx	r3
    f690:	2302      	movs	r3, #2
    f692:	4c2b      	ldr	r4, [pc, #172]	; (f740 <LORAWAN_RxDone+0x31c>)
    f694:	0028      	movs	r0, r5
    f696:	7563      	strb	r3, [r4, #21]
    f698:	4a2a      	ldr	r2, [pc, #168]	; (f744 <LORAWAN_RxDone+0x320>)
    f69a:	3b01      	subs	r3, #1
    f69c:	2100      	movs	r1, #0
    f69e:	4d3c      	ldr	r5, [pc, #240]	; (f790 <LORAWAN_RxDone+0x36c>)
    f6a0:	47a8      	blx	r5
    f6a2:	2800      	cmp	r0, #0
    f6a4:	d003      	beq.n	f6ae <LORAWAN_RxDone+0x28a>
    f6a6:	4b2b      	ldr	r3, [pc, #172]	; (f754 <LORAWAN_RxDone+0x330>)
    f6a8:	4798      	blx	r3
    f6aa:	4b2b      	ldr	r3, [pc, #172]	; (f758 <LORAWAN_RxDone+0x334>)
    f6ac:	4798      	blx	r3
    f6ae:	2105      	movs	r1, #5
    f6b0:	4b2c      	ldr	r3, [pc, #176]	; (f764 <LORAWAN_RxDone+0x340>)
    f6b2:	2001      	movs	r0, #1
    f6b4:	4798      	blx	r3
    f6b6:	4d37      	ldr	r5, [pc, #220]	; (f794 <LORAWAN_RxDone+0x370>)
    f6b8:	003a      	movs	r2, r7
    f6ba:	0028      	movs	r0, r5
    f6bc:	0031      	movs	r1, r6
    f6be:	4b33      	ldr	r3, [pc, #204]	; (f78c <LORAWAN_RxDone+0x368>)
    f6c0:	4798      	blx	r3
    f6c2:	2301      	movs	r3, #1
    f6c4:	0028      	movs	r0, r5
    f6c6:	7163      	strb	r3, [r4, #5]
    f6c8:	4a1e      	ldr	r2, [pc, #120]	; (f744 <LORAWAN_RxDone+0x320>)
    f6ca:	18db      	adds	r3, r3, r3
    f6cc:	2100      	movs	r1, #0
    f6ce:	4d30      	ldr	r5, [pc, #192]	; (f790 <LORAWAN_RxDone+0x36c>)
    f6d0:	47a8      	blx	r5
    f6d2:	2800      	cmp	r0, #0
    f6d4:	d003      	beq.n	f6de <LORAWAN_RxDone+0x2ba>
    f6d6:	4b1f      	ldr	r3, [pc, #124]	; (f754 <LORAWAN_RxDone+0x330>)
    f6d8:	4798      	blx	r3
    f6da:	4b1f      	ldr	r3, [pc, #124]	; (f758 <LORAWAN_RxDone+0x334>)
    f6dc:	4798      	blx	r3
    f6de:	4b21      	ldr	r3, [pc, #132]	; (f764 <LORAWAN_RxDone+0x340>)
    f6e0:	2104      	movs	r1, #4
    f6e2:	2001      	movs	r0, #1
    f6e4:	4798      	blx	r3
    f6e6:	23e2      	movs	r3, #226	; 0xe2
    f6e8:	33ff      	adds	r3, #255	; 0xff
    f6ea:	5ce3      	ldrb	r3, [r4, r3]
    f6ec:	2b00      	cmp	r3, #0
    f6ee:	d017      	beq.n	f720 <LORAWAN_RxDone+0x2fc>
    f6f0:	4929      	ldr	r1, [pc, #164]	; (f798 <LORAWAN_RxDone+0x374>)
    f6f2:	2002      	movs	r0, #2
    f6f4:	4c29      	ldr	r4, [pc, #164]	; (f79c <LORAWAN_RxDone+0x378>)
    f6f6:	47a0      	blx	r4
    f6f8:	2800      	cmp	r0, #0
    f6fa:	d008      	beq.n	f70e <LORAWAN_RxDone+0x2ea>
    f6fc:	4b15      	ldr	r3, [pc, #84]	; (f754 <LORAWAN_RxDone+0x330>)
    f6fe:	4798      	blx	r3
    f700:	4b15      	ldr	r3, [pc, #84]	; (f758 <LORAWAN_RxDone+0x334>)
    f702:	4798      	blx	r3
    f704:	2023      	movs	r0, #35	; 0x23
    f706:	e6f2      	b.n	f4ee <LORAWAN_RxDone+0xca>
    f708:	4b1e      	ldr	r3, [pc, #120]	; (f784 <LORAWAN_RxDone+0x360>)
    f70a:	4798      	blx	r3
    f70c:	e7a4      	b.n	f658 <LORAWAN_RxDone+0x234>
    f70e:	4924      	ldr	r1, [pc, #144]	; (f7a0 <LORAWAN_RxDone+0x37c>)
    f710:	2001      	movs	r0, #1
    f712:	47a0      	blx	r4
    f714:	2800      	cmp	r0, #0
    f716:	d1f1      	bne.n	f6fc <LORAWAN_RxDone+0x2d8>
    f718:	4b22      	ldr	r3, [pc, #136]	; (f7a4 <LORAWAN_RxDone+0x380>)
    f71a:	4798      	blx	r3
    f71c:	2008      	movs	r0, #8
    f71e:	e6e6      	b.n	f4ee <LORAWAN_RxDone+0xca>
    f720:	0020      	movs	r0, r4
    f722:	0021      	movs	r1, r4
    f724:	2210      	movs	r2, #16
    f726:	3115      	adds	r1, #21
    f728:	4d09      	ldr	r5, [pc, #36]	; (f750 <LORAWAN_RxDone+0x32c>)
    f72a:	3035      	adds	r0, #53	; 0x35
    f72c:	47a8      	blx	r5
    f72e:	0020      	movs	r0, r4
    f730:	1d61      	adds	r1, r4, #5
    f732:	2210      	movs	r2, #16
    f734:	3025      	adds	r0, #37	; 0x25
    f736:	47a8      	blx	r5
    f738:	e7ee      	b.n	f718 <LORAWAN_RxDone+0x2f4>
    f73a:	46c0      	nop			; (mov r8, r8)
    f73c:	20001b20 	.word	0x20001b20
    f740:	20001aa4 	.word	0x20001aa4
    f744:	20001ae9 	.word	0x20001ae9
    f748:	20001078 	.word	0x20001078
    f74c:	0000ab0d 	.word	0x0000ab0d
    f750:	00016225 	.word	0x00016225
    f754:	0000d3ad 	.word	0x0000d3ad
    f758:	0000ef5d 	.word	0x0000ef5d
    f75c:	0000aad5 	.word	0x0000aad5
    f760:	0000be71 	.word	0x0000be71
    f764:	0000ae01 	.word	0x0000ae01
    f768:	0000ca7d 	.word	0x0000ca7d
    f76c:	0000d279 	.word	0x0000d279
    f770:	0000a911 	.word	0x0000a911
    f774:	0000a7e9 	.word	0x0000a7e9
    f778:	20001b83 	.word	0x20001b83
    f77c:	0000a805 	.word	0x0000a805
    f780:	0000efd1 	.word	0x0000efd1
    f784:	0000f3d5 	.word	0x0000f3d5
    f788:	20001ab9 	.word	0x20001ab9
    f78c:	0000cd69 	.word	0x0000cd69
    f790:	0000aafd 	.word	0x0000aafd
    f794:	20001aa9 	.word	0x20001aa9
    f798:	20001ac9 	.word	0x20001ac9
    f79c:	0000ab09 	.word	0x0000ab09
    f7a0:	20001ad9 	.word	0x20001ad9
    f7a4:	0000cc79 	.word	0x0000cc79
    f7a8:	20bf      	movs	r0, #191	; 0xbf
    f7aa:	3a60      	subs	r2, #96	; 0x60
    f7ac:	4002      	ands	r2, r0
    f7ae:	d000      	beq.n	f7b2 <LORAWAN_RxDone+0x38e>
    f7b0:	e3a2      	b.n	fef8 <LORAWAN_RxDone+0xad4>
    f7b2:	38be      	subs	r0, #190	; 0xbe
    f7b4:	4203      	tst	r3, r0
    f7b6:	d100      	bne.n	f7ba <LORAWAN_RxDone+0x396>
    f7b8:	e39e      	b.n	fef8 <LORAWAN_RxDone+0xad4>
    f7ba:	6823      	ldr	r3, [r4, #0]
    f7bc:	0a18      	lsrs	r0, r3, #8
    f7be:	7923      	ldrb	r3, [r4, #4]
    f7c0:	061b      	lsls	r3, r3, #24
    f7c2:	4303      	orrs	r3, r0
    f7c4:	0020      	movs	r0, r4
    f7c6:	30d8      	adds	r0, #216	; 0xd8
    f7c8:	7002      	strb	r2, [r0, #0]
    f7ca:	78bd      	ldrb	r5, [r7, #2]
    f7cc:	787e      	ldrb	r6, [r7, #1]
    f7ce:	022d      	lsls	r5, r5, #8
    f7d0:	432e      	orrs	r6, r5
    f7d2:	78fd      	ldrb	r5, [r7, #3]
    f7d4:	7938      	ldrb	r0, [r7, #4]
    f7d6:	042d      	lsls	r5, r5, #16
    f7d8:	4335      	orrs	r5, r6
    f7da:	0600      	lsls	r0, r0, #24
    f7dc:	4305      	orrs	r5, r0
    f7de:	42ab      	cmp	r3, r5
    f7e0:	d07b      	beq.n	f8da <LORAWAN_RxDone+0x4b6>
    f7e2:	2522      	movs	r5, #34	; 0x22
    f7e4:	ab04      	add	r3, sp, #16
    f7e6:	18ed      	adds	r5, r5, r3
    f7e8:	7a3a      	ldrb	r2, [r7, #8]
    f7ea:	0949      	lsrs	r1, r1, #5
    f7ec:	002b      	movs	r3, r5
    f7ee:	0038      	movs	r0, r7
    f7f0:	4e97      	ldr	r6, [pc, #604]	; (fa50 <LORAWAN_RxDone+0x62c>)
    f7f2:	47b0      	blx	r6
    f7f4:	2808      	cmp	r0, #8
    f7f6:	d159      	bne.n	f8ac <LORAWAN_RxDone+0x488>
    f7f8:	232c      	movs	r3, #44	; 0x2c
    f7fa:	782a      	ldrb	r2, [r5, #0]
    f7fc:	4353      	muls	r3, r2
    f7fe:	001a      	movs	r2, r3
    f800:	3229      	adds	r2, #41	; 0x29
    f802:	32ff      	adds	r2, #255	; 0xff
    f804:	1912      	adds	r2, r2, r4
    f806:	18e4      	adds	r4, r4, r3
    f808:	2301      	movs	r3, #1
    f80a:	34fc      	adds	r4, #252	; 0xfc
    f80c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    f80e:	9206      	str	r2, [sp, #24]
    f810:	9308      	str	r3, [sp, #32]
    f812:	4c90      	ldr	r4, [pc, #576]	; (fa54 <LORAWAN_RxDone+0x630>)
    f814:	0021      	movs	r1, r4
    f816:	0020      	movs	r0, r4
    f818:	3108      	adds	r1, #8
    f81a:	6fcb      	ldr	r3, [r1, #124]	; 0x7c
    f81c:	3084      	adds	r0, #132	; 0x84
    f81e:	9309      	str	r3, [sp, #36]	; 0x24
    f820:	79fb      	ldrb	r3, [r7, #7]
    f822:	79ba      	ldrb	r2, [r7, #6]
    f824:	021b      	lsls	r3, r3, #8
    f826:	4313      	orrs	r3, r2
    f828:	8802      	ldrh	r2, [r0, #0]
    f82a:	4293      	cmp	r3, r2
    f82c:	d37a      	bcc.n	f924 <LORAWAN_RxDone+0x500>
    f82e:	0026      	movs	r6, r4
    f830:	36d0      	adds	r6, #208	; 0xd0
    f832:	8836      	ldrh	r6, [r6, #0]
    f834:	1a9a      	subs	r2, r3, r2
    f836:	42b2      	cmp	r2, r6
    f838:	dd53      	ble.n	f8e2 <LORAWAN_RxDone+0x4be>
    f83a:	0022      	movs	r2, r4
    f83c:	2101      	movs	r1, #1
    f83e:	328c      	adds	r2, #140	; 0x8c
    f840:	7813      	ldrb	r3, [r2, #0]
    f842:	438b      	bics	r3, r1
    f844:	7013      	strb	r3, [r2, #0]
    f846:	0023      	movs	r3, r4
    f848:	33f4      	adds	r3, #244	; 0xf4
    f84a:	781b      	ldrb	r3, [r3, #0]
    f84c:	428b      	cmp	r3, r1
    f84e:	d108      	bne.n	f862 <LORAWAN_RxDone+0x43e>
    f850:	0023      	movs	r3, r4
    f852:	220e      	movs	r2, #14
    f854:	337c      	adds	r3, #124	; 0x7c
    f856:	781b      	ldrb	r3, [r3, #0]
    f858:	4013      	ands	r3, r2
    f85a:	2b06      	cmp	r3, #6
    f85c:	d101      	bne.n	f862 <LORAWAN_RxDone+0x43e>
    f85e:	4b7e      	ldr	r3, [pc, #504]	; (fa58 <LORAWAN_RxDone+0x634>)
    f860:	4798      	blx	r3
    f862:	497e      	ldr	r1, [pc, #504]	; (fa5c <LORAWAN_RxDone+0x638>)
    f864:	784a      	ldrb	r2, [r1, #1]
    f866:	780b      	ldrb	r3, [r1, #0]
    f868:	0212      	lsls	r2, r2, #8
    f86a:	431a      	orrs	r2, r3
    f86c:	788b      	ldrb	r3, [r1, #2]
    f86e:	041b      	lsls	r3, r3, #16
    f870:	431a      	orrs	r2, r3
    f872:	78cb      	ldrb	r3, [r1, #3]
    f874:	061b      	lsls	r3, r3, #24
    f876:	4313      	orrs	r3, r2
    f878:	d008      	beq.n	f88c <LORAWAN_RxDone+0x468>
    f87a:	0022      	movs	r2, r4
    f87c:	2120      	movs	r1, #32
    f87e:	328c      	adds	r2, #140	; 0x8c
    f880:	7813      	ldrb	r3, [r2, #0]
    f882:	2017      	movs	r0, #23
    f884:	438b      	bics	r3, r1
    f886:	7013      	strb	r3, [r2, #0]
    f888:	4b75      	ldr	r3, [pc, #468]	; (fa60 <LORAWAN_RxDone+0x63c>)
    f88a:	4798      	blx	r3
    f88c:	2501      	movs	r5, #1
    f88e:	347c      	adds	r4, #124	; 0x7c
    f890:	7863      	ldrb	r3, [r4, #1]
    f892:	43ab      	bics	r3, r5
    f894:	7063      	strb	r3, [r4, #1]
    f896:	78a3      	ldrb	r3, [r4, #2]
    f898:	432b      	orrs	r3, r5
    f89a:	70a3      	strb	r3, [r4, #2]
    f89c:	4b71      	ldr	r3, [pc, #452]	; (fa64 <LORAWAN_RxDone+0x640>)
    f89e:	4798      	blx	r3
    f8a0:	210b      	movs	r1, #11
    f8a2:	0028      	movs	r0, r5
    f8a4:	4b70      	ldr	r3, [pc, #448]	; (fa68 <LORAWAN_RxDone+0x644>)
    f8a6:	4798      	blx	r3
    f8a8:	200d      	movs	r0, #13
    f8aa:	e620      	b.n	f4ee <LORAWAN_RxDone+0xca>
    f8ac:	220e      	movs	r2, #14
    f8ae:	4b6f      	ldr	r3, [pc, #444]	; (fa6c <LORAWAN_RxDone+0x648>)
    f8b0:	781b      	ldrb	r3, [r3, #0]
    f8b2:	4013      	ands	r3, r2
    f8b4:	2b0a      	cmp	r3, #10
    f8b6:	d008      	beq.n	f8ca <LORAWAN_RxDone+0x4a6>
    f8b8:	2b06      	cmp	r3, #6
    f8ba:	d001      	beq.n	f8c0 <LORAWAN_RxDone+0x49c>
    f8bc:	200a      	movs	r0, #10
    f8be:	e616      	b.n	f4ee <LORAWAN_RxDone+0xca>
    f8c0:	0023      	movs	r3, r4
    f8c2:	33f0      	adds	r3, #240	; 0xf0
    f8c4:	781b      	ldrb	r3, [r3, #0]
    f8c6:	2b00      	cmp	r3, #0
    f8c8:	d0f8      	beq.n	f8bc <LORAWAN_RxDone+0x498>
    f8ca:	2220      	movs	r2, #32
    f8cc:	201e      	movs	r0, #30
    f8ce:	348c      	adds	r4, #140	; 0x8c
    f8d0:	7823      	ldrb	r3, [r4, #0]
    f8d2:	4393      	bics	r3, r2
    f8d4:	7023      	strb	r3, [r4, #0]
    f8d6:	4b62      	ldr	r3, [pc, #392]	; (fa60 <LORAWAN_RxDone+0x63c>)
    f8d8:	e5f6      	b.n	f4c8 <LORAWAN_RxDone+0xa4>
    f8da:	4b65      	ldr	r3, [pc, #404]	; (fa70 <LORAWAN_RxDone+0x64c>)
    f8dc:	9208      	str	r2, [sp, #32]
    f8de:	9306      	str	r3, [sp, #24]
    f8e0:	e797      	b.n	f812 <LORAWAN_RxDone+0x3ee>
    f8e2:	8003      	strh	r3, [r0, #0]
    f8e4:	23f0      	movs	r3, #240	; 0xf0
    f8e6:	005b      	lsls	r3, r3, #1
    f8e8:	5ce2      	ldrb	r2, [r4, r3]
    f8ea:	2a00      	cmp	r2, #0
    f8ec:	d113      	bne.n	f916 <LORAWAN_RxDone+0x4f2>
    f8ee:	210a      	movs	r1, #10
    f8f0:	2001      	movs	r0, #1
    f8f2:	4b5d      	ldr	r3, [pc, #372]	; (fa68 <LORAWAN_RxDone+0x644>)
    f8f4:	4798      	blx	r3
    f8f6:	4b57      	ldr	r3, [pc, #348]	; (fa54 <LORAWAN_RxDone+0x630>)
    f8f8:	001a      	movs	r2, r3
    f8fa:	3208      	adds	r2, #8
    f8fc:	6fd1      	ldr	r1, [r2, #124]	; 0x7c
    f8fe:	1c4a      	adds	r2, r1, #1
    f900:	d13f      	bne.n	f982 <LORAWAN_RxDone+0x55e>
    f902:	2401      	movs	r4, #1
    f904:	337c      	adds	r3, #124	; 0x7c
    f906:	789a      	ldrb	r2, [r3, #2]
    f908:	4322      	orrs	r2, r4
    f90a:	709a      	strb	r2, [r3, #2]
    f90c:	4b55      	ldr	r3, [pc, #340]	; (fa64 <LORAWAN_RxDone+0x640>)
    f90e:	4798      	blx	r3
    f910:	210b      	movs	r1, #11
    f912:	0020      	movs	r0, r4
    f914:	e7c6      	b.n	f8a4 <LORAWAN_RxDone+0x480>
    f916:	2301      	movs	r3, #1
    f918:	4093      	lsls	r3, r2
    f91a:	6fca      	ldr	r2, [r1, #124]	; 0x7c
    f91c:	3b01      	subs	r3, #1
    f91e:	421a      	tst	r2, r3
    f920:	d0e5      	beq.n	f8ee <LORAWAN_RxDone+0x4ca>
    f922:	e7e8      	b.n	f8f6 <LORAWAN_RxDone+0x4d2>
    f924:	4e53      	ldr	r6, [pc, #332]	; (fa74 <LORAWAN_RxDone+0x650>)
    f926:	1a9a      	subs	r2, r3, r2
    f928:	1992      	adds	r2, r2, r6
    f92a:	4e53      	ldr	r6, [pc, #332]	; (fa78 <LORAWAN_RxDone+0x654>)
    f92c:	42b2      	cmp	r2, r6
    f92e:	dc06      	bgt.n	f93e <LORAWAN_RxDone+0x51a>
    f930:	0022      	movs	r2, r4
    f932:	8003      	strh	r3, [r0, #0]
    f934:	3286      	adds	r2, #134	; 0x86
    f936:	8813      	ldrh	r3, [r2, #0]
    f938:	3301      	adds	r3, #1
    f93a:	8013      	strh	r3, [r2, #0]
    f93c:	e7d2      	b.n	f8e4 <LORAWAN_RxDone+0x4c0>
    f93e:	0023      	movs	r3, r4
    f940:	33f4      	adds	r3, #244	; 0xf4
    f942:	781b      	ldrb	r3, [r3, #0]
    f944:	2b01      	cmp	r3, #1
    f946:	d108      	bne.n	f95a <LORAWAN_RxDone+0x536>
    f948:	0023      	movs	r3, r4
    f94a:	220e      	movs	r2, #14
    f94c:	337c      	adds	r3, #124	; 0x7c
    f94e:	781b      	ldrb	r3, [r3, #0]
    f950:	4013      	ands	r3, r2
    f952:	2b06      	cmp	r3, #6
    f954:	d101      	bne.n	f95a <LORAWAN_RxDone+0x536>
    f956:	4b40      	ldr	r3, [pc, #256]	; (fa58 <LORAWAN_RxDone+0x634>)
    f958:	4798      	blx	r3
    f95a:	4940      	ldr	r1, [pc, #256]	; (fa5c <LORAWAN_RxDone+0x638>)
    f95c:	784a      	ldrb	r2, [r1, #1]
    f95e:	780b      	ldrb	r3, [r1, #0]
    f960:	0212      	lsls	r2, r2, #8
    f962:	431a      	orrs	r2, r3
    f964:	788b      	ldrb	r3, [r1, #2]
    f966:	041b      	lsls	r3, r3, #16
    f968:	431a      	orrs	r2, r3
    f96a:	78cb      	ldrb	r3, [r1, #3]
    f96c:	061b      	lsls	r3, r3, #24
    f96e:	4313      	orrs	r3, r2
    f970:	d100      	bne.n	f974 <LORAWAN_RxDone+0x550>
    f972:	e5aa      	b.n	f4ca <LORAWAN_RxDone+0xa6>
    f974:	2220      	movs	r2, #32
    f976:	348c      	adds	r4, #140	; 0x8c
    f978:	7823      	ldrb	r3, [r4, #0]
    f97a:	2017      	movs	r0, #23
    f97c:	4393      	bics	r3, r2
    f97e:	7023      	strb	r3, [r4, #0]
    f980:	e7a9      	b.n	f8d6 <LORAWAN_RxDone+0x4b2>
    f982:	9b07      	ldr	r3, [sp, #28]
    f984:	9500      	str	r5, [sp, #0]
    f986:	1f1e      	subs	r6, r3, #4
    f988:	b2f2      	uxtb	r2, r6
    f98a:	2349      	movs	r3, #73	; 0x49
    f98c:	2001      	movs	r0, #1
    f98e:	4c3b      	ldr	r4, [pc, #236]	; (fa7c <LORAWAN_RxDone+0x658>)
    f990:	47a0      	blx	r4
    f992:	4d3b      	ldr	r5, [pc, #236]	; (fa80 <LORAWAN_RxDone+0x65c>)
    f994:	4c3b      	ldr	r4, [pc, #236]	; (fa84 <LORAWAN_RxDone+0x660>)
    f996:	2210      	movs	r2, #16
    f998:	0021      	movs	r1, r4
    f99a:	4b3b      	ldr	r3, [pc, #236]	; (fa88 <LORAWAN_RxDone+0x664>)
    f99c:	0028      	movs	r0, r5
    f99e:	4798      	blx	r3
    f9a0:	0032      	movs	r2, r6
    f9a2:	4b39      	ldr	r3, [pc, #228]	; (fa88 <LORAWAN_RxDone+0x664>)
    f9a4:	0039      	movs	r1, r7
    f9a6:	4839      	ldr	r0, [pc, #228]	; (fa8c <LORAWAN_RxDone+0x668>)
    f9a8:	4798      	blx	r3
    f9aa:	9b07      	ldr	r3, [sp, #28]
    f9ac:	9a08      	ldr	r2, [sp, #32]
    f9ae:	330c      	adds	r3, #12
    f9b0:	b2db      	uxtb	r3, r3
    f9b2:	9300      	str	r3, [sp, #0]
    f9b4:	002b      	movs	r3, r5
    f9b6:	2a00      	cmp	r2, #0
    f9b8:	d038      	beq.n	fa2c <LORAWAN_RxDone+0x608>
    f9ba:	0022      	movs	r2, r4
    f9bc:	2104      	movs	r1, #4
    f9be:	4c34      	ldr	r4, [pc, #208]	; (fa90 <LORAWAN_RxDone+0x66c>)
    f9c0:	9806      	ldr	r0, [sp, #24]
    f9c2:	47a0      	blx	r4
    f9c4:	2204      	movs	r2, #4
    f9c6:	492f      	ldr	r1, [pc, #188]	; (fa84 <LORAWAN_RxDone+0x660>)
    f9c8:	4c2f      	ldr	r4, [pc, #188]	; (fa88 <LORAWAN_RxDone+0x664>)
    f9ca:	a80d      	add	r0, sp, #52	; 0x34
    f9cc:	47a0      	blx	r4
    f9ce:	2204      	movs	r2, #4
    f9d0:	19b9      	adds	r1, r7, r6
    f9d2:	a810      	add	r0, sp, #64	; 0x40
    f9d4:	47a0      	blx	r4
    f9d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    f9d8:	9a10      	ldr	r2, [sp, #64]	; 0x40
    f9da:	4293      	cmp	r3, r2
    f9dc:	d029      	beq.n	fa32 <LORAWAN_RxDone+0x60e>
    f9de:	4c1d      	ldr	r4, [pc, #116]	; (fa54 <LORAWAN_RxDone+0x630>)
    f9e0:	0023      	movs	r3, r4
    f9e2:	33f4      	adds	r3, #244	; 0xf4
    f9e4:	781b      	ldrb	r3, [r3, #0]
    f9e6:	2b01      	cmp	r3, #1
    f9e8:	d108      	bne.n	f9fc <LORAWAN_RxDone+0x5d8>
    f9ea:	0023      	movs	r3, r4
    f9ec:	220e      	movs	r2, #14
    f9ee:	337c      	adds	r3, #124	; 0x7c
    f9f0:	781b      	ldrb	r3, [r3, #0]
    f9f2:	4013      	ands	r3, r2
    f9f4:	2b06      	cmp	r3, #6
    f9f6:	d101      	bne.n	f9fc <LORAWAN_RxDone+0x5d8>
    f9f8:	4b17      	ldr	r3, [pc, #92]	; (fa58 <LORAWAN_RxDone+0x634>)
    f9fa:	4798      	blx	r3
    f9fc:	4917      	ldr	r1, [pc, #92]	; (fa5c <LORAWAN_RxDone+0x638>)
    f9fe:	784a      	ldrb	r2, [r1, #1]
    fa00:	780b      	ldrb	r3, [r1, #0]
    fa02:	0212      	lsls	r2, r2, #8
    fa04:	431a      	orrs	r2, r3
    fa06:	788b      	ldrb	r3, [r1, #2]
    fa08:	041b      	lsls	r3, r3, #16
    fa0a:	431a      	orrs	r2, r3
    fa0c:	78cb      	ldrb	r3, [r1, #3]
    fa0e:	061b      	lsls	r3, r3, #24
    fa10:	4313      	orrs	r3, r2
    fa12:	d100      	bne.n	fa16 <LORAWAN_RxDone+0x5f2>
    fa14:	e559      	b.n	f4ca <LORAWAN_RxDone+0xa6>
    fa16:	0022      	movs	r2, r4
    fa18:	2120      	movs	r1, #32
    fa1a:	328c      	adds	r2, #140	; 0x8c
    fa1c:	7813      	ldrb	r3, [r2, #0]
    fa1e:	3408      	adds	r4, #8
    fa20:	438b      	bics	r3, r1
    fa22:	7013      	strb	r3, [r2, #0]
    fa24:	9b09      	ldr	r3, [sp, #36]	; 0x24
    fa26:	2018      	movs	r0, #24
    fa28:	67e3      	str	r3, [r4, #124]	; 0x7c
    fa2a:	e754      	b.n	f8d6 <LORAWAN_RxDone+0x4b2>
    fa2c:	0022      	movs	r2, r4
    fa2e:	2102      	movs	r1, #2
    fa30:	e7c5      	b.n	f9be <LORAWAN_RxDone+0x59a>
    fa32:	9b08      	ldr	r3, [sp, #32]
    fa34:	2b00      	cmp	r3, #0
    fa36:	d02f      	beq.n	fa98 <LORAWAN_RxDone+0x674>
    fa38:	2322      	movs	r3, #34	; 0x22
    fa3a:	aa04      	add	r2, sp, #16
    fa3c:	189b      	adds	r3, r3, r2
    fa3e:	781b      	ldrb	r3, [r3, #0]
    fa40:	003a      	movs	r2, r7
    fa42:	9907      	ldr	r1, [sp, #28]
    fa44:	0038      	movs	r0, r7
    fa46:	4c13      	ldr	r4, [pc, #76]	; (fa94 <LORAWAN_RxDone+0x670>)
    fa48:	47a0      	blx	r4
    fa4a:	2001      	movs	r0, #1
    fa4c:	e54f      	b.n	f4ee <LORAWAN_RxDone+0xca>
    fa4e:	46c0      	nop			; (mov r8, r8)
    fa50:	000109f1 	.word	0x000109f1
    fa54:	20001aa4 	.word	0x20001aa4
    fa58:	0000ce3d 	.word	0x0000ce3d
    fa5c:	20001d9c 	.word	0x20001d9c
    fa60:	0000de81 	.word	0x0000de81
    fa64:	0000ef5d 	.word	0x0000ef5d
    fa68:	0000ae01 	.word	0x0000ae01
    fa6c:	20001b20 	.word	0x20001b20
    fa70:	20001ac9 	.word	0x20001ac9
    fa74:	0000ffff 	.word	0x0000ffff
    fa78:	00003fff 	.word	0x00003fff
    fa7c:	0000cda5 	.word	0x0000cda5
    fa80:	20001da4 	.word	0x20001da4
    fa84:	20001078 	.word	0x20001078
    fa88:	00016225 	.word	0x00016225
    fa8c:	20001db4 	.word	0x20001db4
    fa90:	0000ab0d 	.word	0x0000ab0d
    fa94:	00010a65 	.word	0x00010a65
    fa98:	4cd7      	ldr	r4, [pc, #860]	; (fdf8 <LORAWAN_RxDone+0x9d4>)
    fa9a:	466a      	mov	r2, sp
    fa9c:	2120      	movs	r1, #32
    fa9e:	0023      	movs	r3, r4
    faa0:	1852      	adds	r2, r2, r1
    faa2:	7812      	ldrb	r2, [r2, #0]
    faa4:	33db      	adds	r3, #219	; 0xdb
    faa6:	701a      	strb	r2, [r3, #0]
    faa8:	797b      	ldrb	r3, [r7, #5]
    faaa:	2b7f      	cmp	r3, #127	; 0x7f
    faac:	d909      	bls.n	fac2 <LORAWAN_RxDone+0x69e>
    faae:	0022      	movs	r2, r4
    fab0:	2320      	movs	r3, #32
    fab2:	327c      	adds	r2, #124	; 0x7c
    fab4:	7811      	ldrb	r1, [r2, #0]
    fab6:	2001      	movs	r0, #1
    fab8:	430b      	orrs	r3, r1
    faba:	7013      	strb	r3, [r2, #0]
    fabc:	210b      	movs	r1, #11
    fabe:	4bcf      	ldr	r3, [pc, #828]	; (fdfc <LORAWAN_RxDone+0x9d8>)
    fac0:	4798      	blx	r3
    fac2:	797b      	ldrb	r3, [r7, #5]
    fac4:	06db      	lsls	r3, r3, #27
    fac6:	d505      	bpl.n	fad4 <LORAWAN_RxDone+0x6b0>
    fac8:	0022      	movs	r2, r4
    faca:	2308      	movs	r3, #8
    facc:	328c      	adds	r2, #140	; 0x8c
    face:	7811      	ldrb	r1, [r2, #0]
    fad0:	430b      	orrs	r3, r1
    fad2:	7013      	strb	r3, [r2, #0]
    fad4:	797b      	ldrb	r3, [r7, #5]
    fad6:	065b      	lsls	r3, r3, #25
    fad8:	d505      	bpl.n	fae6 <LORAWAN_RxDone+0x6c2>
    fada:	0022      	movs	r2, r4
    fadc:	2310      	movs	r3, #16
    fade:	328c      	adds	r2, #140	; 0x8c
    fae0:	7811      	ldrb	r1, [r2, #0]
    fae2:	430b      	orrs	r3, r1
    fae4:	7013      	strb	r3, [r2, #0]
    fae6:	221f      	movs	r2, #31
    fae8:	783b      	ldrb	r3, [r7, #0]
    faea:	4393      	bics	r3, r2
    faec:	2ba0      	cmp	r3, #160	; 0xa0
    faee:	d105      	bne.n	fafc <LORAWAN_RxDone+0x6d8>
    faf0:	0022      	movs	r2, r4
    faf2:	328c      	adds	r2, #140	; 0x8c
    faf4:	7811      	ldrb	r1, [r2, #0]
    faf6:	3b9e      	subs	r3, #158	; 0x9e
    faf8:	430b      	orrs	r3, r1
    fafa:	7013      	strb	r3, [r2, #0]
    fafc:	7979      	ldrb	r1, [r7, #5]
    fafe:	070b      	lsls	r3, r1, #28
    fb00:	d100      	bne.n	fb04 <LORAWAN_RxDone+0x6e0>
    fb02:	e0da      	b.n	fcba <LORAWAN_RxDone+0x896>
    fb04:	0709      	lsls	r1, r1, #28
    fb06:	0f09      	lsrs	r1, r1, #28
    fb08:	187b      	adds	r3, r7, r1
    fb0a:	7a1b      	ldrb	r3, [r3, #8]
    fb0c:	2b00      	cmp	r3, #0
    fb0e:	d100      	bne.n	fb12 <LORAWAN_RxDone+0x6ee>
    fb10:	e0aa      	b.n	fc68 <LORAWAN_RxDone+0x844>
    fb12:	0038      	movs	r0, r7
    fb14:	4bba      	ldr	r3, [pc, #744]	; (fe00 <LORAWAN_RxDone+0x9dc>)
    fb16:	3008      	adds	r0, #8
    fb18:	4798      	blx	r3
    fb1a:	2301      	movs	r3, #1
    fb1c:	0006      	movs	r6, r0
    fb1e:	9308      	str	r3, [sp, #32]
    fb20:	7978      	ldrb	r0, [r7, #5]
    fb22:	9907      	ldr	r1, [sp, #28]
    fb24:	0702      	lsls	r2, r0, #28
    fb26:	0f12      	lsrs	r2, r2, #28
    fb28:	0013      	movs	r3, r2
    fb2a:	330c      	adds	r3, #12
    fb2c:	4299      	cmp	r1, r3
    fb2e:	d100      	bne.n	fb32 <LORAWAN_RxDone+0x70e>
    fb30:	e0fa      	b.n	fd28 <LORAWAN_RxDone+0x904>
    fb32:	7833      	ldrb	r3, [r6, #0]
    fb34:	1a89      	subs	r1, r1, r2
    fb36:	b2c9      	uxtb	r1, r1
    fb38:	9309      	str	r3, [sp, #36]	; 0x24
    fb3a:	000b      	movs	r3, r1
    fb3c:	3219      	adds	r2, #25
    fb3e:	3b0c      	subs	r3, #12
    fb40:	4694      	mov	ip, r2
    fb42:	9a09      	ldr	r2, [sp, #36]	; 0x24
    fb44:	b2db      	uxtb	r3, r3
    fb46:	9306      	str	r3, [sp, #24]
    fb48:	1c75      	adds	r5, r6, #1
    fb4a:	4bab      	ldr	r3, [pc, #684]	; (fdf8 <LORAWAN_RxDone+0x9d4>)
    fb4c:	2a00      	cmp	r2, #0
    fb4e:	d100      	bne.n	fb52 <LORAWAN_RxDone+0x72e>
    fb50:	e0b6      	b.n	fcc0 <LORAWAN_RxDone+0x89c>
    fb52:	681a      	ldr	r2, [r3, #0]
    fb54:	0018      	movs	r0, r3
    fb56:	791b      	ldrb	r3, [r3, #4]
    fb58:	0a14      	lsrs	r4, r2, #8
    fb5a:	061b      	lsls	r3, r3, #24
    fb5c:	4323      	orrs	r3, r4
    fb5e:	9304      	str	r3, [sp, #16]
    fb60:	4ba8      	ldr	r3, [pc, #672]	; (fe04 <LORAWAN_RxDone+0x9e0>)
    fb62:	2201      	movs	r2, #1
    fb64:	9303      	str	r3, [sp, #12]
    fb66:	4663      	mov	r3, ip
    fb68:	9302      	str	r3, [sp, #8]
    fb6a:	4ba7      	ldr	r3, [pc, #668]	; (fe08 <LORAWAN_RxDone+0x9e4>)
    fb6c:	3008      	adds	r0, #8
    fb6e:	390d      	subs	r1, #13
    fb70:	9201      	str	r2, [sp, #4]
    fb72:	9300      	str	r3, [sp, #0]
    fb74:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
    fb76:	b2c9      	uxtb	r1, r1
    fb78:	0028      	movs	r0, r5
    fb7a:	4ca4      	ldr	r4, [pc, #656]	; (fe0c <LORAWAN_RxDone+0x9e8>)
    fb7c:	47a0      	blx	r4
    fb7e:	2800      	cmp	r0, #0
    fb80:	d004      	beq.n	fb8c <LORAWAN_RxDone+0x768>
    fb82:	4ba3      	ldr	r3, [pc, #652]	; (fe10 <LORAWAN_RxDone+0x9ec>)
    fb84:	4798      	blx	r3
    fb86:	201f      	movs	r0, #31
    fb88:	4ba2      	ldr	r3, [pc, #648]	; (fe14 <LORAWAN_RxDone+0x9f0>)
    fb8a:	4798      	blx	r3
    fb8c:	4c9a      	ldr	r4, [pc, #616]	; (fdf8 <LORAWAN_RxDone+0x9d4>)
    fb8e:	2300      	movs	r3, #0
    fb90:	0022      	movs	r2, r4
    fb92:	32c2      	adds	r2, #194	; 0xc2
    fb94:	8013      	strh	r3, [r2, #0]
    fb96:	0022      	movs	r2, r4
    fb98:	32ed      	adds	r2, #237	; 0xed
    fb9a:	7013      	strb	r3, [r2, #0]
    fb9c:	0022      	movs	r2, r4
    fb9e:	2110      	movs	r1, #16
    fba0:	328c      	adds	r2, #140	; 0x8c
    fba2:	7813      	ldrb	r3, [r2, #0]
    fba4:	438b      	bics	r3, r1
    fba6:	7013      	strb	r3, [r2, #0]
    fba8:	0023      	movs	r3, r4
    fbaa:	2201      	movs	r2, #1
    fbac:	337c      	adds	r3, #124	; 0x7c
    fbae:	7859      	ldrb	r1, [r3, #1]
    fbb0:	430a      	orrs	r2, r1
    fbb2:	705a      	strb	r2, [r3, #1]
    fbb4:	220e      	movs	r2, #14
    fbb6:	781b      	ldrb	r3, [r3, #0]
    fbb8:	4013      	ands	r3, r2
    fbba:	2b06      	cmp	r3, #6
    fbbc:	d109      	bne.n	fbd2 <LORAWAN_RxDone+0x7ae>
    fbbe:	0023      	movs	r3, r4
    fbc0:	33f4      	adds	r3, #244	; 0xf4
    fbc2:	781b      	ldrb	r3, [r3, #0]
    fbc4:	2b01      	cmp	r3, #1
    fbc6:	d104      	bne.n	fbd2 <LORAWAN_RxDone+0x7ae>
    fbc8:	0023      	movs	r3, r4
    fbca:	33e5      	adds	r3, #229	; 0xe5
    fbcc:	7818      	ldrb	r0, [r3, #0]
    fbce:	4b92      	ldr	r3, [pc, #584]	; (fe18 <LORAWAN_RxDone+0x9f4>)
    fbd0:	4798      	blx	r3
    fbd2:	0025      	movs	r5, r4
    fbd4:	2201      	movs	r2, #1
    fbd6:	358c      	adds	r5, #140	; 0x8c
    fbd8:	782b      	ldrb	r3, [r5, #0]
    fbda:	4213      	tst	r3, r2
    fbdc:	d100      	bne.n	fbe0 <LORAWAN_RxDone+0x7bc>
    fbde:	e0e5      	b.n	fdac <LORAWAN_RxDone+0x988>
    fbe0:	797b      	ldrb	r3, [r7, #5]
    fbe2:	321f      	adds	r2, #31
    fbe4:	4213      	tst	r3, r2
    fbe6:	d100      	bne.n	fbea <LORAWAN_RxDone+0x7c6>
    fbe8:	e0c6      	b.n	fd78 <LORAWAN_RxDone+0x954>
    fbea:	4b8c      	ldr	r3, [pc, #560]	; (fe1c <LORAWAN_RxDone+0x9f8>)
    fbec:	4798      	blx	r3
    fbee:	0023      	movs	r3, r4
    fbf0:	2101      	movs	r1, #1
    fbf2:	337c      	adds	r3, #124	; 0x7c
    fbf4:	785a      	ldrb	r2, [r3, #1]
    fbf6:	438a      	bics	r2, r1
    fbf8:	705a      	strb	r2, [r3, #1]
    fbfa:	9a09      	ldr	r2, [sp, #36]	; 0x24
    fbfc:	2a00      	cmp	r2, #0
    fbfe:	d100      	bne.n	fc02 <LORAWAN_RxDone+0x7de>
    fc00:	e09a      	b.n	fd38 <LORAWAN_RxDone+0x914>
    fc02:	9a06      	ldr	r2, [sp, #24]
    fc04:	0031      	movs	r1, r6
    fc06:	0038      	movs	r0, r7
    fc08:	4b85      	ldr	r3, [pc, #532]	; (fe20 <LORAWAN_RxDone+0x9fc>)
    fc0a:	4798      	blx	r3
    fc0c:	4b85      	ldr	r3, [pc, #532]	; (fe24 <LORAWAN_RxDone+0xa00>)
    fc0e:	4d7a      	ldr	r5, [pc, #488]	; (fdf8 <LORAWAN_RxDone+0x9d4>)
    fc10:	781b      	ldrb	r3, [r3, #0]
    fc12:	06db      	lsls	r3, r3, #27
    fc14:	d400      	bmi.n	fc18 <LORAWAN_RxDone+0x7f4>
    fc16:	e166      	b.n	fee6 <LORAWAN_RxDone+0xac2>
    fc18:	2220      	movs	r2, #32
    fc1a:	4b83      	ldr	r3, [pc, #524]	; (fe28 <LORAWAN_RxDone+0xa04>)
    fc1c:	781b      	ldrb	r3, [r3, #0]
    fc1e:	401a      	ands	r2, r3
    fc20:	9206      	str	r2, [sp, #24]
    fc22:	d000      	beq.n	fc26 <LORAWAN_RxDone+0x802>
    fc24:	e15f      	b.n	fee6 <LORAWAN_RxDone+0xac2>
    fc26:	320a      	adds	r2, #10
    fc28:	4213      	tst	r3, r2
    fc2a:	d100      	bne.n	fc2e <LORAWAN_RxDone+0x80a>
    fc2c:	e15b      	b.n	fee6 <LORAWAN_RxDone+0xac2>
    fc2e:	002b      	movs	r3, r5
    fc30:	33ec      	adds	r3, #236	; 0xec
    fc32:	781b      	ldrb	r3, [r3, #0]
    fc34:	a90f      	add	r1, sp, #60	; 0x3c
    fc36:	704b      	strb	r3, [r1, #1]
    fc38:	002e      	movs	r6, r5
    fc3a:	2301      	movs	r3, #1
    fc3c:	36df      	adds	r6, #223	; 0xdf
    fc3e:	700b      	strb	r3, [r1, #0]
    fc40:	7833      	ldrb	r3, [r6, #0]
    fc42:	aa0e      	add	r2, sp, #56	; 0x38
    fc44:	2030      	movs	r0, #48	; 0x30
    fc46:	4f79      	ldr	r7, [pc, #484]	; (fe2c <LORAWAN_RxDone+0xa08>)
    fc48:	708b      	strb	r3, [r1, #2]
    fc4a:	47b8      	blx	r7
    fc4c:	9007      	str	r0, [sp, #28]
    fc4e:	2808      	cmp	r0, #8
    fc50:	d000      	beq.n	fc54 <LORAWAN_RxDone+0x830>
    fc52:	e0ff      	b.n	fe54 <LORAWAN_RxDone+0xa30>
    fc54:	4b76      	ldr	r3, [pc, #472]	; (fe30 <LORAWAN_RxDone+0xa0c>)
    fc56:	9806      	ldr	r0, [sp, #24]
    fc58:	4798      	blx	r3
    fc5a:	4b73      	ldr	r3, [pc, #460]	; (fe28 <LORAWAN_RxDone+0xa04>)
    fc5c:	9a07      	ldr	r2, [sp, #28]
    fc5e:	781b      	ldrb	r3, [r3, #0]
    fc60:	4393      	bics	r3, r2
    fc62:	4a71      	ldr	r2, [pc, #452]	; (fe28 <LORAWAN_RxDone+0xa04>)
    fc64:	7013      	strb	r3, [r2, #0]
    fc66:	e6f0      	b.n	fa4a <LORAWAN_RxDone+0x626>
    fc68:	0023      	movs	r3, r4
    fc6a:	33f4      	adds	r3, #244	; 0xf4
    fc6c:	781b      	ldrb	r3, [r3, #0]
    fc6e:	2b01      	cmp	r3, #1
    fc70:	d108      	bne.n	fc84 <LORAWAN_RxDone+0x860>
    fc72:	0023      	movs	r3, r4
    fc74:	220e      	movs	r2, #14
    fc76:	337c      	adds	r3, #124	; 0x7c
    fc78:	781b      	ldrb	r3, [r3, #0]
    fc7a:	4013      	ands	r3, r2
    fc7c:	2b06      	cmp	r3, #6
    fc7e:	d101      	bne.n	fc84 <LORAWAN_RxDone+0x860>
    fc80:	4b6c      	ldr	r3, [pc, #432]	; (fe34 <LORAWAN_RxDone+0xa10>)
    fc82:	4798      	blx	r3
    fc84:	496c      	ldr	r1, [pc, #432]	; (fe38 <LORAWAN_RxDone+0xa14>)
    fc86:	784a      	ldrb	r2, [r1, #1]
    fc88:	780b      	ldrb	r3, [r1, #0]
    fc8a:	0212      	lsls	r2, r2, #8
    fc8c:	431a      	orrs	r2, r3
    fc8e:	788b      	ldrb	r3, [r1, #2]
    fc90:	041b      	lsls	r3, r3, #16
    fc92:	431a      	orrs	r2, r3
    fc94:	78cb      	ldrb	r3, [r1, #3]
    fc96:	061b      	lsls	r3, r3, #24
    fc98:	4313      	orrs	r3, r2
    fc9a:	d008      	beq.n	fcae <LORAWAN_RxDone+0x88a>
    fc9c:	0022      	movs	r2, r4
    fc9e:	2120      	movs	r1, #32
    fca0:	328c      	adds	r2, #140	; 0x8c
    fca2:	7813      	ldrb	r3, [r2, #0]
    fca4:	201e      	movs	r0, #30
    fca6:	438b      	bics	r3, r1
    fca8:	7013      	strb	r3, [r2, #0]
    fcaa:	4b5a      	ldr	r3, [pc, #360]	; (fe14 <LORAWAN_RxDone+0x9f0>)
    fcac:	4798      	blx	r3
    fcae:	2300      	movs	r3, #0
    fcb0:	34d8      	adds	r4, #216	; 0xd8
    fcb2:	7023      	strb	r3, [r4, #0]
    fcb4:	4b56      	ldr	r3, [pc, #344]	; (fe10 <LORAWAN_RxDone+0x9ec>)
    fcb6:	4798      	blx	r3
    fcb8:	e6c7      	b.n	fa4a <LORAWAN_RxDone+0x626>
    fcba:	003e      	movs	r6, r7
    fcbc:	3608      	adds	r6, #8
    fcbe:	e72f      	b.n	fb20 <LORAWAN_RxDone+0x6fc>
    fcc0:	9a06      	ldr	r2, [sp, #24]
    fcc2:	2a00      	cmp	r2, #0
    fcc4:	d034      	beq.n	fd30 <LORAWAN_RxDone+0x90c>
    fcc6:	0702      	lsls	r2, r0, #28
    fcc8:	d128      	bne.n	fd1c <LORAWAN_RxDone+0x8f8>
    fcca:	390d      	subs	r1, #13
    fccc:	681a      	ldr	r2, [r3, #0]
    fcce:	b2cc      	uxtb	r4, r1
    fcd0:	0019      	movs	r1, r3
    fcd2:	791b      	ldrb	r3, [r3, #4]
    fcd4:	0a10      	lsrs	r0, r2, #8
    fcd6:	061b      	lsls	r3, r3, #24
    fcd8:	4303      	orrs	r3, r0
    fcda:	9304      	str	r3, [sp, #16]
    fcdc:	4b49      	ldr	r3, [pc, #292]	; (fe04 <LORAWAN_RxDone+0x9e0>)
    fcde:	3108      	adds	r1, #8
    fce0:	9303      	str	r3, [sp, #12]
    fce2:	4663      	mov	r3, ip
    fce4:	9302      	str	r3, [sp, #8]
    fce6:	2302      	movs	r3, #2
    fce8:	9301      	str	r3, [sp, #4]
    fcea:	4b54      	ldr	r3, [pc, #336]	; (fe3c <LORAWAN_RxDone+0xa18>)
    fcec:	2201      	movs	r2, #1
    fcee:	9300      	str	r3, [sp, #0]
    fcf0:	6fcb      	ldr	r3, [r1, #124]	; 0x7c
    fcf2:	0028      	movs	r0, r5
    fcf4:	0021      	movs	r1, r4
    fcf6:	4e45      	ldr	r6, [pc, #276]	; (fe0c <LORAWAN_RxDone+0x9e8>)
    fcf8:	47b0      	blx	r6
    fcfa:	2800      	cmp	r0, #0
    fcfc:	d004      	beq.n	fd08 <LORAWAN_RxDone+0x8e4>
    fcfe:	4b44      	ldr	r3, [pc, #272]	; (fe10 <LORAWAN_RxDone+0x9ec>)
    fd00:	4798      	blx	r3
    fd02:	201f      	movs	r0, #31
    fd04:	4b43      	ldr	r3, [pc, #268]	; (fe14 <LORAWAN_RxDone+0x9f0>)
    fd06:	4798      	blx	r3
    fd08:	4b3d      	ldr	r3, [pc, #244]	; (fe00 <LORAWAN_RxDone+0x9dc>)
    fd0a:	0021      	movs	r1, r4
    fd0c:	0028      	movs	r0, r5
    fd0e:	4798      	blx	r3
    fd10:	2300      	movs	r3, #0
    fd12:	9306      	str	r3, [sp, #24]
    fd14:	3301      	adds	r3, #1
    fd16:	9308      	str	r3, [sp, #32]
    fd18:	2600      	movs	r6, #0
    fd1a:	e737      	b.n	fb8c <LORAWAN_RxDone+0x768>
    fd1c:	001a      	movs	r2, r3
    fd1e:	32f4      	adds	r2, #244	; 0xf4
    fd20:	7812      	ldrb	r2, [r2, #0]
    fd22:	2a01      	cmp	r2, #1
    fd24:	d1ae      	bne.n	fc84 <LORAWAN_RxDone+0x860>
    fd26:	e7a5      	b.n	fc74 <LORAWAN_RxDone+0x850>
    fd28:	2600      	movs	r6, #0
    fd2a:	9609      	str	r6, [sp, #36]	; 0x24
    fd2c:	9606      	str	r6, [sp, #24]
    fd2e:	e72d      	b.n	fb8c <LORAWAN_RxDone+0x768>
    fd30:	9b06      	ldr	r3, [sp, #24]
    fd32:	9309      	str	r3, [sp, #36]	; 0x24
    fd34:	001e      	movs	r6, r3
    fd36:	e729      	b.n	fb8c <LORAWAN_RxDone+0x768>
    fd38:	2120      	movs	r1, #32
    fd3a:	782a      	ldrb	r2, [r5, #0]
    fd3c:	438a      	bics	r2, r1
    fd3e:	702a      	strb	r2, [r5, #0]
    fd40:	0022      	movs	r2, r4
    fd42:	32f4      	adds	r2, #244	; 0xf4
    fd44:	7812      	ldrb	r2, [r2, #0]
    fd46:	2a01      	cmp	r2, #1
    fd48:	d10e      	bne.n	fd68 <LORAWAN_RxDone+0x944>
    fd4a:	781a      	ldrb	r2, [r3, #0]
    fd4c:	3912      	subs	r1, #18
    fd4e:	438a      	bics	r2, r1
    fd50:	701a      	strb	r2, [r3, #0]
    fd52:	23ea      	movs	r3, #234	; 0xea
    fd54:	4a28      	ldr	r2, [pc, #160]	; (fdf8 <LORAWAN_RxDone+0x9d4>)
    fd56:	005b      	lsls	r3, r3, #1
    fd58:	5cd3      	ldrb	r3, [r2, r3]
    fd5a:	2b00      	cmp	r3, #0
    fd5c:	d000      	beq.n	fd60 <LORAWAN_RxDone+0x93c>
    fd5e:	e755      	b.n	fc0c <LORAWAN_RxDone+0x7e8>
    fd60:	2008      	movs	r0, #8
    fd62:	4b2c      	ldr	r3, [pc, #176]	; (fe14 <LORAWAN_RxDone+0x9f0>)
    fd64:	4798      	blx	r3
    fd66:	e751      	b.n	fc0c <LORAWAN_RxDone+0x7e8>
    fd68:	2a04      	cmp	r2, #4
    fd6a:	d1f2      	bne.n	fd52 <LORAWAN_RxDone+0x92e>
    fd6c:	0023      	movs	r3, r4
    fd6e:	33e8      	adds	r3, #232	; 0xe8
    fd70:	7818      	ldrb	r0, [r3, #0]
    fd72:	4b29      	ldr	r3, [pc, #164]	; (fe18 <LORAWAN_RxDone+0x9f4>)
    fd74:	4798      	blx	r3
    fd76:	e7ec      	b.n	fd52 <LORAWAN_RxDone+0x92e>
    fd78:	9b08      	ldr	r3, [sp, #32]
    fd7a:	2b00      	cmp	r3, #0
    fd7c:	d013      	beq.n	fda6 <LORAWAN_RxDone+0x982>
    fd7e:	0023      	movs	r3, r4
    fd80:	33f4      	adds	r3, #244	; 0xf4
    fd82:	781e      	ldrb	r6, [r3, #0]
    fd84:	2e01      	cmp	r6, #1
    fd86:	d10e      	bne.n	fda6 <LORAWAN_RxDone+0x982>
    fd88:	4b24      	ldr	r3, [pc, #144]	; (fe1c <LORAWAN_RxDone+0x9f8>)
    fd8a:	4798      	blx	r3
    fd8c:	0022      	movs	r2, r4
    fd8e:	327c      	adds	r2, #124	; 0x7c
    fd90:	7853      	ldrb	r3, [r2, #1]
    fd92:	43b3      	bics	r3, r6
    fd94:	7053      	strb	r3, [r2, #1]
    fd96:	2220      	movs	r2, #32
    fd98:	782b      	ldrb	r3, [r5, #0]
    fd9a:	4393      	bics	r3, r2
    fd9c:	702b      	strb	r3, [r5, #0]
    fd9e:	23ea      	movs	r3, #234	; 0xea
    fda0:	005b      	lsls	r3, r3, #1
    fda2:	5ce3      	ldrb	r3, [r4, r3]
    fda4:	e7d9      	b.n	fd5a <LORAWAN_RxDone+0x936>
    fda6:	4b26      	ldr	r3, [pc, #152]	; (fe40 <LORAWAN_RxDone+0xa1c>)
    fda8:	4798      	blx	r3
    fdaa:	e72f      	b.n	fc0c <LORAWAN_RxDone+0x7e8>
    fdac:	9a09      	ldr	r2, [sp, #36]	; 0x24
    fdae:	2a00      	cmp	r2, #0
    fdb0:	d00b      	beq.n	fdca <LORAWAN_RxDone+0x9a6>
    fdb2:	9a06      	ldr	r2, [sp, #24]
    fdb4:	0031      	movs	r1, r6
    fdb6:	0038      	movs	r0, r7
    fdb8:	4b19      	ldr	r3, [pc, #100]	; (fe20 <LORAWAN_RxDone+0x9fc>)
    fdba:	4798      	blx	r3
    fdbc:	0022      	movs	r2, r4
    fdbe:	2101      	movs	r1, #1
    fdc0:	327c      	adds	r2, #124	; 0x7c
    fdc2:	7853      	ldrb	r3, [r2, #1]
    fdc4:	438b      	bics	r3, r1
    fdc6:	7053      	strb	r3, [r2, #1]
    fdc8:	e720      	b.n	fc0c <LORAWAN_RxDone+0x7e8>
    fdca:	2220      	movs	r2, #32
    fdcc:	4393      	bics	r3, r2
    fdce:	702b      	strb	r3, [r5, #0]
    fdd0:	0023      	movs	r3, r4
    fdd2:	33f4      	adds	r3, #244	; 0xf4
    fdd4:	781b      	ldrb	r3, [r3, #0]
    fdd6:	2b01      	cmp	r3, #1
    fdd8:	d134      	bne.n	fe44 <LORAWAN_RxDone+0xa20>
    fdda:	0022      	movs	r2, r4
    fddc:	210e      	movs	r1, #14
    fdde:	327c      	adds	r2, #124	; 0x7c
    fde0:	7813      	ldrb	r3, [r2, #0]
    fde2:	438b      	bics	r3, r1
    fde4:	7013      	strb	r3, [r2, #0]
    fde6:	23ea      	movs	r3, #234	; 0xea
    fde8:	005b      	lsls	r3, r3, #1
    fdea:	5ce3      	ldrb	r3, [r4, r3]
    fdec:	2b00      	cmp	r3, #0
    fdee:	d1e5      	bne.n	fdbc <LORAWAN_RxDone+0x998>
    fdf0:	2008      	movs	r0, #8
    fdf2:	4b08      	ldr	r3, [pc, #32]	; (fe14 <LORAWAN_RxDone+0x9f0>)
    fdf4:	4798      	blx	r3
    fdf6:	e7e1      	b.n	fdbc <LORAWAN_RxDone+0x998>
    fdf8:	20001aa4 	.word	0x20001aa4
    fdfc:	0000ae01 	.word	0x0000ae01
    fe00:	0000f18d 	.word	0x0000f18d
    fe04:	20001da4 	.word	0x20001da4
    fe08:	20001ad9 	.word	0x20001ad9
    fe0c:	0000ddc1 	.word	0x0000ddc1
    fe10:	0000ef5d 	.word	0x0000ef5d
    fe14:	0000de81 	.word	0x0000de81
    fe18:	0000be71 	.word	0x0000be71
    fe1c:	0000d359 	.word	0x0000d359
    fe20:	0000e271 	.word	0x0000e271
    fe24:	20001b20 	.word	0x20001b20
    fe28:	20001b30 	.word	0x20001b30
    fe2c:	0000a7e9 	.word	0x0000a7e9
    fe30:	0000d085 	.word	0x0000d085
    fe34:	0000ce3d 	.word	0x0000ce3d
    fe38:	20001d9c 	.word	0x20001d9c
    fe3c:	20001ac9 	.word	0x20001ac9
    fe40:	0000d2e5 	.word	0x0000d2e5
    fe44:	2b04      	cmp	r3, #4
    fe46:	d1ce      	bne.n	fde6 <LORAWAN_RxDone+0x9c2>
    fe48:	0023      	movs	r3, r4
    fe4a:	33e8      	adds	r3, #232	; 0xe8
    fe4c:	7818      	ldrb	r0, [r3, #0]
    fe4e:	4b43      	ldr	r3, [pc, #268]	; (ff5c <LORAWAN_RxDone+0xb38>)
    fe50:	4798      	blx	r3
    fe52:	e7c8      	b.n	fde6 <LORAWAN_RxDone+0x9c2>
    fe54:	35ff      	adds	r5, #255	; 0xff
    fe56:	7c6b      	ldrb	r3, [r5, #17]
    fe58:	079a      	lsls	r2, r3, #30
    fe5a:	d521      	bpl.n	fea0 <LORAWAN_RxDone+0xa7c>
    fe5c:	aa10      	add	r2, sp, #64	; 0x40
    fe5e:	0031      	movs	r1, r6
    fe60:	2026      	movs	r0, #38	; 0x26
    fe62:	47b8      	blx	r7
    fe64:	9b10      	ldr	r3, [sp, #64]	; 0x40
    fe66:	1c5a      	adds	r2, r3, #1
    fe68:	d001      	beq.n	fe6e <LORAWAN_RxDone+0xa4a>
    fe6a:	3314      	adds	r3, #20
    fe6c:	9310      	str	r3, [sp, #64]	; 0x40
    fe6e:	0021      	movs	r1, r4
    fe70:	220e      	movs	r2, #14
    fe72:	317c      	adds	r1, #124	; 0x7c
    fe74:	780b      	ldrb	r3, [r1, #0]
    fe76:	4393      	bics	r3, r2
    fe78:	001a      	movs	r2, r3
    fe7a:	230c      	movs	r3, #12
    fe7c:	4313      	orrs	r3, r2
    fe7e:	700b      	strb	r3, [r1, #0]
    fe80:	23e0      	movs	r3, #224	; 0xe0
    fe82:	33ff      	adds	r3, #255	; 0xff
    fe84:	5ce3      	ldrb	r3, [r4, r3]
    fe86:	9a10      	ldr	r2, [sp, #64]	; 0x40
    fe88:	21fa      	movs	r1, #250	; 0xfa
    fe8a:	1ad3      	subs	r3, r2, r3
    fe8c:	2200      	movs	r2, #0
    fe8e:	0089      	lsls	r1, r1, #2
    fe90:	4359      	muls	r1, r3
    fe92:	34e6      	adds	r4, #230	; 0xe6
    fe94:	4b32      	ldr	r3, [pc, #200]	; (ff60 <LORAWAN_RxDone+0xb3c>)
    fe96:	7820      	ldrb	r0, [r4, #0]
    fe98:	9200      	str	r2, [sp, #0]
    fe9a:	4c32      	ldr	r4, [pc, #200]	; (ff64 <LORAWAN_RxDone+0xb40>)
    fe9c:	47a0      	blx	r4
    fe9e:	e5d4      	b.n	fa4a <LORAWAN_RxDone+0x626>
    fea0:	075b      	lsls	r3, r3, #29
    fea2:	d400      	bmi.n	fea6 <LORAWAN_RxDone+0xa82>
    fea4:	e5d1      	b.n	fa4a <LORAWAN_RxDone+0x626>
    fea6:	aa10      	add	r2, sp, #64	; 0x40
    fea8:	0031      	movs	r1, r6
    feaa:	2033      	movs	r0, #51	; 0x33
    feac:	47b8      	blx	r7
    feae:	220e      	movs	r2, #14
    feb0:	4b2d      	ldr	r3, [pc, #180]	; (ff68 <LORAWAN_RxDone+0xb44>)
    feb2:	781b      	ldrb	r3, [r3, #0]
    feb4:	4393      	bics	r3, r2
    feb6:	001a      	movs	r2, r3
    feb8:	230c      	movs	r3, #12
    feba:	4313      	orrs	r3, r2
    febc:	4a2a      	ldr	r2, [pc, #168]	; (ff68 <LORAWAN_RxDone+0xb44>)
    febe:	7013      	strb	r3, [r2, #0]
    fec0:	9b10      	ldr	r3, [sp, #64]	; 0x40
    fec2:	1c5a      	adds	r2, r3, #1
    fec4:	d001      	beq.n	feca <LORAWAN_RxDone+0xaa6>
    fec6:	3301      	adds	r3, #1
    fec8:	9310      	str	r3, [sp, #64]	; 0x40
    feca:	23e0      	movs	r3, #224	; 0xe0
    fecc:	33ff      	adds	r3, #255	; 0xff
    fece:	5ce3      	ldrb	r3, [r4, r3]
    fed0:	9a10      	ldr	r2, [sp, #64]	; 0x40
    fed2:	21fa      	movs	r1, #250	; 0xfa
    fed4:	1ad3      	subs	r3, r2, r3
    fed6:	2200      	movs	r2, #0
    fed8:	0089      	lsls	r1, r1, #2
    feda:	34e9      	adds	r4, #233	; 0xe9
    fedc:	4359      	muls	r1, r3
    fede:	7820      	ldrb	r0, [r4, #0]
    fee0:	4b22      	ldr	r3, [pc, #136]	; (ff6c <LORAWAN_RxDone+0xb48>)
    fee2:	9200      	str	r2, [sp, #0]
    fee4:	e7d9      	b.n	fe9a <LORAWAN_RxDone+0xa76>
    fee6:	35f4      	adds	r5, #244	; 0xf4
    fee8:	782b      	ldrb	r3, [r5, #0]
    feea:	2b04      	cmp	r3, #4
    feec:	d000      	beq.n	fef0 <LORAWAN_RxDone+0xacc>
    feee:	e5ac      	b.n	fa4a <LORAWAN_RxDone+0x626>
    fef0:	0038      	movs	r0, r7
    fef2:	4b1f      	ldr	r3, [pc, #124]	; (ff70 <LORAWAN_RxDone+0xb4c>)
    fef4:	4798      	blx	r3
    fef6:	e5a8      	b.n	fa4a <LORAWAN_RxDone+0x626>
    fef8:	220e      	movs	r2, #14
    fefa:	4013      	ands	r3, r2
    fefc:	2b0a      	cmp	r3, #10
    fefe:	d008      	beq.n	ff12 <LORAWAN_RxDone+0xaee>
    ff00:	2b06      	cmp	r3, #6
    ff02:	d000      	beq.n	ff06 <LORAWAN_RxDone+0xae2>
    ff04:	e4da      	b.n	f8bc <LORAWAN_RxDone+0x498>
    ff06:	0023      	movs	r3, r4
    ff08:	33f0      	adds	r3, #240	; 0xf0
    ff0a:	781b      	ldrb	r3, [r3, #0]
    ff0c:	2b00      	cmp	r3, #0
    ff0e:	d100      	bne.n	ff12 <LORAWAN_RxDone+0xaee>
    ff10:	e4d4      	b.n	f8bc <LORAWAN_RxDone+0x498>
    ff12:	2220      	movs	r2, #32
    ff14:	348c      	adds	r4, #140	; 0x8c
    ff16:	7823      	ldrb	r3, [r4, #0]
    ff18:	2019      	movs	r0, #25
    ff1a:	4393      	bics	r3, r2
    ff1c:	7023      	strb	r3, [r4, #0]
    ff1e:	e4da      	b.n	f8d6 <LORAWAN_RxDone+0x4b2>
    ff20:	4914      	ldr	r1, [pc, #80]	; (ff74 <LORAWAN_RxDone+0xb50>)
    ff22:	784a      	ldrb	r2, [r1, #1]
    ff24:	780b      	ldrb	r3, [r1, #0]
    ff26:	0212      	lsls	r2, r2, #8
    ff28:	431a      	orrs	r2, r3
    ff2a:	788b      	ldrb	r3, [r1, #2]
    ff2c:	041b      	lsls	r3, r3, #16
    ff2e:	431a      	orrs	r2, r3
    ff30:	78cb      	ldrb	r3, [r1, #3]
    ff32:	061b      	lsls	r3, r3, #24
    ff34:	4313      	orrs	r3, r2
    ff36:	d100      	bne.n	ff3a <LORAWAN_RxDone+0xb16>
    ff38:	e587      	b.n	fa4a <LORAWAN_RxDone+0x626>
    ff3a:	4b0f      	ldr	r3, [pc, #60]	; (ff78 <LORAWAN_RxDone+0xb54>)
    ff3c:	4c0f      	ldr	r4, [pc, #60]	; (ff7c <LORAWAN_RxDone+0xb58>)
    ff3e:	781b      	ldrb	r3, [r3, #0]
    ff40:	2b10      	cmp	r3, #16
    ff42:	d105      	bne.n	ff50 <LORAWAN_RxDone+0xb2c>
    ff44:	0001      	movs	r1, r0
    ff46:	2000      	movs	r0, #0
    ff48:	9a07      	ldr	r2, [sp, #28]
    ff4a:	3b0c      	subs	r3, #12
    ff4c:	47a0      	blx	r4
    ff4e:	e57c      	b.n	fa4a <LORAWAN_RxDone+0x626>
    ff50:	2300      	movs	r3, #0
    ff52:	0001      	movs	r1, r0
    ff54:	9a07      	ldr	r2, [sp, #28]
    ff56:	0018      	movs	r0, r3
    ff58:	e7f8      	b.n	ff4c <LORAWAN_RxDone+0xb28>
    ff5a:	46c0      	nop			; (mov r8, r8)
    ff5c:	0000be71 	.word	0x0000be71
    ff60:	0000d17d 	.word	0x0000d17d
    ff64:	0000bb65 	.word	0x0000bb65
    ff68:	20001b20 	.word	0x20001b20
    ff6c:	0000db85 	.word	0x0000db85
    ff70:	000107d9 	.word	0x000107d9
    ff74:	20001d9c 	.word	0x20001d9c
    ff78:	20001c88 	.word	0x20001c88
    ff7c:	0000e225 	.word	0x0000e225

0000ff80 <LorawanSetEdClass>:
    ff80:	23ea      	movs	r3, #234	; 0xea
    ff82:	b537      	push	{r0, r1, r2, r4, r5, lr}
    ff84:	4d19      	ldr	r5, [pc, #100]	; (ffec <LorawanSetEdClass+0x6c>)
    ff86:	005b      	lsls	r3, r3, #1
    ff88:	5ceb      	ldrb	r3, [r5, r3]
    ff8a:	0004      	movs	r4, r0
    ff8c:	2011      	movs	r0, #17
    ff8e:	2b00      	cmp	r3, #0
    ff90:	d013      	beq.n	ffba <LorawanSetEdClass+0x3a>
    ff92:	002b      	movs	r3, r5
    ff94:	33f5      	adds	r3, #245	; 0xf5
    ff96:	781b      	ldrb	r3, [r3, #0]
    ff98:	3807      	subs	r0, #7
    ff9a:	4223      	tst	r3, r4
    ff9c:	d00d      	beq.n	ffba <LorawanSetEdClass+0x3a>
    ff9e:	002b      	movs	r3, r5
    ffa0:	33f4      	adds	r3, #244	; 0xf4
    ffa2:	7819      	ldrb	r1, [r3, #0]
    ffa4:	428c      	cmp	r4, r1
    ffa6:	d007      	beq.n	ffb8 <LorawanSetEdClass+0x38>
    ffa8:	2901      	cmp	r1, #1
    ffaa:	d107      	bne.n	ffbc <LorawanSetEdClass+0x3c>
    ffac:	2c04      	cmp	r4, #4
    ffae:	d104      	bne.n	ffba <LorawanSetEdClass+0x3a>
    ffb0:	701c      	strb	r4, [r3, #0]
    ffb2:	2000      	movs	r0, #0
    ffb4:	4b0e      	ldr	r3, [pc, #56]	; (fff0 <LorawanSetEdClass+0x70>)
    ffb6:	4798      	blx	r3
    ffb8:	2008      	movs	r0, #8
    ffba:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    ffbc:	2904      	cmp	r1, #4
    ffbe:	d1fc      	bne.n	ffba <LorawanSetEdClass+0x3a>
    ffc0:	2c01      	cmp	r4, #1
    ffc2:	d1fa      	bne.n	ffba <LorawanSetEdClass+0x3a>
    ffc4:	701c      	strb	r4, [r3, #0]
    ffc6:	0021      	movs	r1, r4
    ffc8:	4b09      	ldr	r3, [pc, #36]	; (fff0 <LorawanSetEdClass+0x70>)
    ffca:	2000      	movs	r0, #0
    ffcc:	4798      	blx	r3
    ffce:	002a      	movs	r2, r5
    ffd0:	210e      	movs	r1, #14
    ffd2:	327c      	adds	r2, #124	; 0x7c
    ffd4:	7813      	ldrb	r3, [r2, #0]
    ffd6:	a801      	add	r0, sp, #4
    ffd8:	438b      	bics	r3, r1
    ffda:	7013      	strb	r3, [r2, #0]
    ffdc:	35ff      	adds	r5, #255	; 0xff
    ffde:	4b05      	ldr	r3, [pc, #20]	; (fff4 <LorawanSetEdClass+0x74>)
    ffe0:	7004      	strb	r4, [r0, #0]
    ffe2:	4798      	blx	r3
    ffe4:	7f68      	ldrb	r0, [r5, #29]
    ffe6:	4b04      	ldr	r3, [pc, #16]	; (fff8 <LorawanSetEdClass+0x78>)
    ffe8:	4798      	blx	r3
    ffea:	e7e5      	b.n	ffb8 <LorawanSetEdClass+0x38>
    ffec:	20001aa4 	.word	0x20001aa4
    fff0:	0000ae01 	.word	0x0000ae01
    fff4:	000122b5 	.word	0x000122b5
    fff8:	0000be71 	.word	0x0000be71

0000fffc <LORAWAN_SetAttr>:
    fffc:	23ea      	movs	r3, #234	; 0xea
    fffe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   10000:	4cbf      	ldr	r4, [pc, #764]	; (10300 <LORAWAN_SetAttr+0x304>)
   10002:	005b      	lsls	r3, r3, #1
   10004:	5ce3      	ldrb	r3, [r4, r3]
   10006:	000d      	movs	r5, r1
   10008:	2611      	movs	r6, #17
   1000a:	2b00      	cmp	r3, #0
   1000c:	d100      	bne.n	10010 <LORAWAN_SetAttr+0x14>
   1000e:	e113      	b.n	10238 <LORAWAN_SetAttr+0x23c>
   10010:	2839      	cmp	r0, #57	; 0x39
   10012:	d86b      	bhi.n	100ec <LORAWAN_SetAttr+0xf0>
   10014:	f002 fd40 	bl	12a98 <__gnu_thumb1_case_uhi>
   10018:	0086003a 	.word	0x0086003a
   1001c:	00ef00a5 	.word	0x00ef00a5
   10020:	00d900b8 	.word	0x00d900b8
   10024:	01280112 	.word	0x01280112
   10028:	015a0148 	.word	0x015a0148
   1002c:	016b0160 	.word	0x016b0160
   10030:	0197017e 	.word	0x0197017e
   10034:	01a1019c 	.word	0x01a1019c
   10038:	01ab01a6 	.word	0x01ab01a6
   1003c:	01b501b0 	.word	0x01b501b0
   10040:	01dc01ba 	.word	0x01dc01ba
   10044:	01be01c1 	.word	0x01be01c1
   10048:	01e101e5 	.word	0x01e101e5
   1004c:	01d301d7 	.word	0x01d301d7
   10050:	006a01cd 	.word	0x006a01cd
   10054:	018f006a 	.word	0x018f006a
   10058:	006a006a 	.word	0x006a006a
   1005c:	006a006a 	.word	0x006a006a
   10060:	006a006a 	.word	0x006a006a
   10064:	005901e9 	.word	0x005901e9
   10068:	01fa01ec 	.word	0x01fa01ec
   1006c:	01f101f6 	.word	0x01f101f6
   10070:	01fe006a 	.word	0x01fe006a
   10074:	006a021e 	.word	0x006a021e
   10078:	006a006a 	.word	0x006a006a
   1007c:	006a006a 	.word	0x006a006a
   10080:	006a006a 	.word	0x006a006a
   10084:	006a006a 	.word	0x006a006a
   10088:	023f0235 	.word	0x023f0235
   1008c:	260a      	movs	r6, #10
   1008e:	2900      	cmp	r1, #0
   10090:	d100      	bne.n	10094 <LORAWAN_SetAttr+0x98>
   10092:	e0d1      	b.n	10238 <LORAWAN_SetAttr+0x23c>
   10094:	0020      	movs	r0, r4
   10096:	2208      	movs	r2, #8
   10098:	4b9a      	ldr	r3, [pc, #616]	; (10304 <LORAWAN_SetAttr+0x308>)
   1009a:	305d      	adds	r0, #93	; 0x5d
   1009c:	4798      	blx	r3
   1009e:	2108      	movs	r1, #8
   100a0:	4e99      	ldr	r6, [pc, #612]	; (10308 <LORAWAN_SetAttr+0x30c>)
   100a2:	2001      	movs	r0, #1
   100a4:	47b0      	blx	r6
   100a6:	0022      	movs	r2, r4
   100a8:	2501      	movs	r5, #1
   100aa:	32d6      	adds	r2, #214	; 0xd6
   100ac:	7813      	ldrb	r3, [r2, #0]
   100ae:	2109      	movs	r1, #9
   100b0:	432b      	orrs	r3, r5
   100b2:	347c      	adds	r4, #124	; 0x7c
   100b4:	0028      	movs	r0, r5
   100b6:	7013      	strb	r3, [r2, #0]
   100b8:	47b0      	blx	r6
   100ba:	7823      	ldrb	r3, [r4, #0]
   100bc:	210b      	movs	r1, #11
   100be:	43ab      	bics	r3, r5
   100c0:	0028      	movs	r0, r5
   100c2:	7023      	strb	r3, [r4, #0]
   100c4:	47b0      	blx	r6
   100c6:	2608      	movs	r6, #8
   100c8:	e0b6      	b.n	10238 <LORAWAN_SetAttr+0x23c>
   100ca:	0023      	movs	r3, r4
   100cc:	33ff      	adds	r3, #255	; 0xff
   100ce:	7c5b      	ldrb	r3, [r3, #17]
   100d0:	260a      	movs	r6, #10
   100d2:	075b      	lsls	r3, r3, #29
   100d4:	d400      	bmi.n	100d8 <LORAWAN_SetAttr+0xdc>
   100d6:	e0af      	b.n	10238 <LORAWAN_SetAttr+0x23c>
   100d8:	79ca      	ldrb	r2, [r1, #7]
   100da:	4b8c      	ldr	r3, [pc, #560]	; (1030c <LORAWAN_SetAttr+0x310>)
   100dc:	2a00      	cmp	r2, #0
   100de:	d10e      	bne.n	100fe <LORAWAN_SetAttr+0x102>
   100e0:	4669      	mov	r1, sp
   100e2:	201d      	movs	r0, #29
   100e4:	714a      	strb	r2, [r1, #5]
   100e6:	4798      	blx	r3
   100e8:	2800      	cmp	r0, #0
   100ea:	d001      	beq.n	100f0 <LORAWAN_SetAttr+0xf4>
   100ec:	260a      	movs	r6, #10
   100ee:	e0a3      	b.n	10238 <LORAWAN_SetAttr+0x23c>
   100f0:	2109      	movs	r1, #9
   100f2:	34fe      	adds	r4, #254	; 0xfe
   100f4:	82e0      	strh	r0, [r4, #22]
   100f6:	82a0      	strh	r0, [r4, #20]
   100f8:	4b83      	ldr	r3, [pc, #524]	; (10308 <LORAWAN_SetAttr+0x30c>)
   100fa:	4798      	blx	r3
   100fc:	e7e3      	b.n	100c6 <LORAWAN_SetAttr+0xca>
   100fe:	2002      	movs	r0, #2
   10100:	5e2a      	ldrsh	r2, [r5, r0]
   10102:	88ae      	ldrh	r6, [r5, #4]
   10104:	79a8      	ldrb	r0, [r5, #6]
   10106:	466d      	mov	r5, sp
   10108:	806a      	strh	r2, [r5, #2]
   1010a:	2201      	movs	r2, #1
   1010c:	8809      	ldrh	r1, [r1, #0]
   1010e:	7128      	strb	r0, [r5, #4]
   10110:	8029      	strh	r1, [r5, #0]
   10112:	201d      	movs	r0, #29
   10114:	4669      	mov	r1, sp
   10116:	716a      	strb	r2, [r5, #5]
   10118:	4798      	blx	r3
   1011a:	2800      	cmp	r0, #0
   1011c:	d1e6      	bne.n	100ec <LORAWAN_SetAttr+0xf0>
   1011e:	34fe      	adds	r4, #254	; 0xfe
   10120:	82e6      	strh	r6, [r4, #22]
   10122:	e7d0      	b.n	100c6 <LORAWAN_SetAttr+0xca>
   10124:	260a      	movs	r6, #10
   10126:	2900      	cmp	r1, #0
   10128:	d100      	bne.n	1012c <LORAWAN_SetAttr+0x130>
   1012a:	e085      	b.n	10238 <LORAWAN_SetAttr+0x23c>
   1012c:	0020      	movs	r0, r4
   1012e:	2208      	movs	r2, #8
   10130:	4b74      	ldr	r3, [pc, #464]	; (10304 <LORAWAN_SetAttr+0x308>)
   10132:	3055      	adds	r0, #85	; 0x55
   10134:	4798      	blx	r3
   10136:	2107      	movs	r1, #7
   10138:	4d73      	ldr	r5, [pc, #460]	; (10308 <LORAWAN_SetAttr+0x30c>)
   1013a:	2001      	movs	r0, #1
   1013c:	47a8      	blx	r5
   1013e:	0022      	movs	r2, r4
   10140:	2302      	movs	r3, #2
   10142:	32d6      	adds	r2, #214	; 0xd6
   10144:	7811      	ldrb	r1, [r2, #0]
   10146:	2001      	movs	r0, #1
   10148:	430b      	orrs	r3, r1
   1014a:	2109      	movs	r1, #9
   1014c:	7013      	strb	r3, [r2, #0]
   1014e:	47a8      	blx	r5
   10150:	2001      	movs	r0, #1
   10152:	347c      	adds	r4, #124	; 0x7c
   10154:	7823      	ldrb	r3, [r4, #0]
   10156:	210b      	movs	r1, #11
   10158:	4383      	bics	r3, r0
   1015a:	7023      	strb	r3, [r4, #0]
   1015c:	47a8      	blx	r5
   1015e:	3e02      	subs	r6, #2
   10160:	e06a      	b.n	10238 <LORAWAN_SetAttr+0x23c>
   10162:	680b      	ldr	r3, [r1, #0]
   10164:	2001      	movs	r0, #1
   10166:	0a19      	lsrs	r1, r3, #8
   10168:	70a1      	strb	r1, [r4, #2]
   1016a:	0c19      	lsrs	r1, r3, #16
   1016c:	7063      	strb	r3, [r4, #1]
   1016e:	70e1      	strb	r1, [r4, #3]
   10170:	0e1b      	lsrs	r3, r3, #24
   10172:	2103      	movs	r1, #3
   10174:	4d64      	ldr	r5, [pc, #400]	; (10308 <LORAWAN_SetAttr+0x30c>)
   10176:	7123      	strb	r3, [r4, #4]
   10178:	47a8      	blx	r5
   1017a:	0022      	movs	r2, r4
   1017c:	2304      	movs	r3, #4
   1017e:	32d6      	adds	r2, #214	; 0xd6
   10180:	7811      	ldrb	r1, [r2, #0]
   10182:	430b      	orrs	r3, r1
   10184:	7013      	strb	r3, [r2, #0]
   10186:	e015      	b.n	101b4 <LORAWAN_SetAttr+0x1b8>
   10188:	260a      	movs	r6, #10
   1018a:	2900      	cmp	r1, #0
   1018c:	d054      	beq.n	10238 <LORAWAN_SetAttr+0x23c>
   1018e:	3606      	adds	r6, #6
   10190:	0032      	movs	r2, r6
   10192:	4f5c      	ldr	r7, [pc, #368]	; (10304 <LORAWAN_SetAttr+0x308>)
   10194:	1d60      	adds	r0, r4, #5
   10196:	47b8      	blx	r7
   10198:	0020      	movs	r0, r4
   1019a:	0032      	movs	r2, r6
   1019c:	0029      	movs	r1, r5
   1019e:	3025      	adds	r0, #37	; 0x25
   101a0:	47b8      	blx	r7
   101a2:	2104      	movs	r1, #4
   101a4:	2001      	movs	r0, #1
   101a6:	4d58      	ldr	r5, [pc, #352]	; (10308 <LORAWAN_SetAttr+0x30c>)
   101a8:	47a8      	blx	r5
   101aa:	0023      	movs	r3, r4
   101ac:	33d6      	adds	r3, #214	; 0xd6
   101ae:	781a      	ldrb	r2, [r3, #0]
   101b0:	4316      	orrs	r6, r2
   101b2:	701e      	strb	r6, [r3, #0]
   101b4:	2109      	movs	r1, #9
   101b6:	2001      	movs	r0, #1
   101b8:	47a8      	blx	r5
   101ba:	2001      	movs	r0, #1
   101bc:	210b      	movs	r1, #11
   101be:	347c      	adds	r4, #124	; 0x7c
   101c0:	7823      	ldrb	r3, [r4, #0]
   101c2:	4383      	bics	r3, r0
   101c4:	7023      	strb	r3, [r4, #0]
   101c6:	47a8      	blx	r5
   101c8:	e77d      	b.n	100c6 <LORAWAN_SetAttr+0xca>
   101ca:	260a      	movs	r6, #10
   101cc:	2900      	cmp	r1, #0
   101ce:	d033      	beq.n	10238 <LORAWAN_SetAttr+0x23c>
   101d0:	0020      	movs	r0, r4
   101d2:	2210      	movs	r2, #16
   101d4:	4e4b      	ldr	r6, [pc, #300]	; (10304 <LORAWAN_SetAttr+0x308>)
   101d6:	3015      	adds	r0, #21
   101d8:	47b0      	blx	r6
   101da:	0020      	movs	r0, r4
   101dc:	2210      	movs	r2, #16
   101de:	0029      	movs	r1, r5
   101e0:	3035      	adds	r0, #53	; 0x35
   101e2:	47b0      	blx	r6
   101e4:	2105      	movs	r1, #5
   101e6:	2001      	movs	r0, #1
   101e8:	4d47      	ldr	r5, [pc, #284]	; (10308 <LORAWAN_SetAttr+0x30c>)
   101ea:	47a8      	blx	r5
   101ec:	0022      	movs	r2, r4
   101ee:	32d6      	adds	r2, #214	; 0xd6
   101f0:	7811      	ldrb	r1, [r2, #0]
   101f2:	2320      	movs	r3, #32
   101f4:	e7c5      	b.n	10182 <LORAWAN_SetAttr+0x186>
   101f6:	260a      	movs	r6, #10
   101f8:	2900      	cmp	r1, #0
   101fa:	d01d      	beq.n	10238 <LORAWAN_SetAttr+0x23c>
   101fc:	23e2      	movs	r3, #226	; 0xe2
   101fe:	33ff      	adds	r3, #255	; 0xff
   10200:	5ce3      	ldrb	r3, [r4, r3]
   10202:	3e02      	subs	r6, #2
   10204:	2b00      	cmp	r3, #0
   10206:	d117      	bne.n	10238 <LORAWAN_SetAttr+0x23c>
   10208:	0020      	movs	r0, r4
   1020a:	2210      	movs	r2, #16
   1020c:	4b3d      	ldr	r3, [pc, #244]	; (10304 <LORAWAN_SetAttr+0x308>)
   1020e:	3045      	adds	r0, #69	; 0x45
   10210:	4798      	blx	r3
   10212:	2106      	movs	r1, #6
   10214:	4d3c      	ldr	r5, [pc, #240]	; (10308 <LORAWAN_SetAttr+0x30c>)
   10216:	2001      	movs	r0, #1
   10218:	47a8      	blx	r5
   1021a:	0022      	movs	r2, r4
   1021c:	32d6      	adds	r2, #214	; 0xd6
   1021e:	7813      	ldrb	r3, [r2, #0]
   10220:	2109      	movs	r1, #9
   10222:	4333      	orrs	r3, r6
   10224:	2001      	movs	r0, #1
   10226:	7013      	strb	r3, [r2, #0]
   10228:	47a8      	blx	r5
   1022a:	2001      	movs	r0, #1
   1022c:	347c      	adds	r4, #124	; 0x7c
   1022e:	7823      	ldrb	r3, [r4, #0]
   10230:	210b      	movs	r1, #11
   10232:	4383      	bics	r3, r0
   10234:	7023      	strb	r3, [r4, #0]
   10236:	47a8      	blx	r5
   10238:	0030      	movs	r0, r6
   1023a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   1023c:	780b      	ldrb	r3, [r1, #0]
   1023e:	2001      	movs	r0, #1
   10240:	0021      	movs	r1, r4
   10242:	2520      	movs	r5, #32
   10244:	317c      	adds	r1, #124	; 0x7c
   10246:	4003      	ands	r3, r0
   10248:	015a      	lsls	r2, r3, #5
   1024a:	780b      	ldrb	r3, [r1, #0]
   1024c:	43ab      	bics	r3, r5
   1024e:	4313      	orrs	r3, r2
   10250:	700b      	strb	r3, [r1, #0]
   10252:	0023      	movs	r3, r4
   10254:	2200      	movs	r2, #0
   10256:	33c2      	adds	r3, #194	; 0xc2
   10258:	348c      	adds	r4, #140	; 0x8c
   1025a:	801a      	strh	r2, [r3, #0]
   1025c:	7823      	ldrb	r3, [r4, #0]
   1025e:	3210      	adds	r2, #16
   10260:	4393      	bics	r3, r2
   10262:	7023      	strb	r3, [r4, #0]
   10264:	210b      	movs	r1, #11
   10266:	e747      	b.n	100f8 <LORAWAN_SetAttr+0xfc>
   10268:	466a      	mov	r2, sp
   1026a:	780b      	ldrb	r3, [r1, #0]
   1026c:	7013      	strb	r3, [r2, #0]
   1026e:	0022      	movs	r2, r4
   10270:	32ea      	adds	r2, #234	; 0xea
   10272:	7812      	ldrb	r2, [r2, #0]
   10274:	429a      	cmp	r2, r3
   10276:	d900      	bls.n	1027a <LORAWAN_SetAttr+0x27e>
   10278:	e738      	b.n	100ec <LORAWAN_SetAttr+0xf0>
   1027a:	0022      	movs	r2, r4
   1027c:	32eb      	adds	r2, #235	; 0xeb
   1027e:	7812      	ldrb	r2, [r2, #0]
   10280:	429a      	cmp	r2, r3
   10282:	d200      	bcs.n	10286 <LORAWAN_SetAttr+0x28a>
   10284:	e732      	b.n	100ec <LORAWAN_SetAttr+0xf0>
   10286:	4669      	mov	r1, sp
   10288:	2010      	movs	r0, #16
   1028a:	4b21      	ldr	r3, [pc, #132]	; (10310 <LORAWAN_SetAttr+0x314>)
   1028c:	4798      	blx	r3
   1028e:	0006      	movs	r6, r0
   10290:	2808      	cmp	r0, #8
   10292:	d000      	beq.n	10296 <LORAWAN_SetAttr+0x29a>
   10294:	e72a      	b.n	100ec <LORAWAN_SetAttr+0xf0>
   10296:	466b      	mov	r3, sp
   10298:	210c      	movs	r1, #12
   1029a:	2001      	movs	r0, #1
   1029c:	781b      	ldrb	r3, [r3, #0]
   1029e:	34df      	adds	r4, #223	; 0xdf
   102a0:	7023      	strb	r3, [r4, #0]
   102a2:	4b19      	ldr	r3, [pc, #100]	; (10308 <LORAWAN_SetAttr+0x30c>)
   102a4:	4798      	blx	r3
   102a6:	e7c7      	b.n	10238 <LORAWAN_SetAttr+0x23c>
   102a8:	466a      	mov	r2, sp
   102aa:	780b      	ldrb	r3, [r1, #0]
   102ac:	201d      	movs	r0, #29
   102ae:	7013      	strb	r3, [r2, #0]
   102b0:	4669      	mov	r1, sp
   102b2:	4b17      	ldr	r3, [pc, #92]	; (10310 <LORAWAN_SetAttr+0x314>)
   102b4:	4798      	blx	r3
   102b6:	0006      	movs	r6, r0
   102b8:	2808      	cmp	r0, #8
   102ba:	d000      	beq.n	102be <LORAWAN_SetAttr+0x2c2>
   102bc:	e716      	b.n	100ec <LORAWAN_SetAttr+0xf0>
   102be:	466b      	mov	r3, sp
   102c0:	781b      	ldrb	r3, [r3, #0]
   102c2:	34e1      	adds	r4, #225	; 0xe1
   102c4:	7023      	strb	r3, [r4, #0]
   102c6:	210a      	movs	r1, #10
   102c8:	2000      	movs	r0, #0
   102ca:	e7ea      	b.n	102a2 <LORAWAN_SetAttr+0x2a6>
   102cc:	780b      	ldrb	r3, [r1, #0]
   102ce:	2103      	movs	r1, #3
   102d0:	34f7      	adds	r4, #247	; 0xf7
   102d2:	7023      	strb	r3, [r4, #0]
   102d4:	2000      	movs	r0, #0
   102d6:	e70f      	b.n	100f8 <LORAWAN_SetAttr+0xfc>
   102d8:	680b      	ldr	r3, [r1, #0]
   102da:	260a      	movs	r6, #10
   102dc:	1c5a      	adds	r2, r3, #1
   102de:	d0ab      	beq.n	10238 <LORAWAN_SetAttr+0x23c>
   102e0:	2116      	movs	r1, #22
   102e2:	2000      	movs	r0, #0
   102e4:	3404      	adds	r4, #4
   102e6:	67e3      	str	r3, [r4, #124]	; 0x7c
   102e8:	4b07      	ldr	r3, [pc, #28]	; (10308 <LORAWAN_SetAttr+0x30c>)
   102ea:	4798      	blx	r3
   102ec:	e737      	b.n	1015e <LORAWAN_SetAttr+0x162>
   102ee:	680b      	ldr	r3, [r1, #0]
   102f0:	260a      	movs	r6, #10
   102f2:	1c5a      	adds	r2, r3, #1
   102f4:	d0a0      	beq.n	10238 <LORAWAN_SetAttr+0x23c>
   102f6:	0031      	movs	r1, r6
   102f8:	3408      	adds	r4, #8
   102fa:	67e3      	str	r3, [r4, #124]	; 0x7c
   102fc:	2001      	movs	r0, #1
   102fe:	e7f3      	b.n	102e8 <LORAWAN_SetAttr+0x2ec>
   10300:	20001aa4 	.word	0x20001aa4
   10304:	00016225 	.word	0x00016225
   10308:	0000ae01 	.word	0x0000ae01
   1030c:	00011091 	.word	0x00011091
   10310:	0000a805 	.word	0x0000a805
   10314:	0026      	movs	r6, r4
   10316:	880b      	ldrh	r3, [r1, #0]
   10318:	36c8      	adds	r6, #200	; 0xc8
   1031a:	210c      	movs	r1, #12
   1031c:	2000      	movs	r0, #0
   1031e:	4d60      	ldr	r5, [pc, #384]	; (104a0 <LORAWAN_SetAttr+0x4a4>)
   10320:	8033      	strh	r3, [r6, #0]
   10322:	47a8      	blx	r5
   10324:	22fa      	movs	r2, #250	; 0xfa
   10326:	8833      	ldrh	r3, [r6, #0]
   10328:	0092      	lsls	r2, r2, #2
   1032a:	189b      	adds	r3, r3, r2
   1032c:	34ca      	adds	r4, #202	; 0xca
   1032e:	8023      	strh	r3, [r4, #0]
   10330:	210d      	movs	r1, #13
   10332:	2000      	movs	r0, #0
   10334:	e747      	b.n	101c6 <LORAWAN_SetAttr+0x1ca>
   10336:	780b      	ldrb	r3, [r1, #0]
   10338:	260a      	movs	r6, #10
   1033a:	2b0f      	cmp	r3, #15
   1033c:	d900      	bls.n	10340 <LORAWAN_SetAttr+0x344>
   1033e:	e77b      	b.n	10238 <LORAWAN_SetAttr+0x23c>
   10340:	3490      	adds	r4, #144	; 0x90
   10342:	7023      	strb	r3, [r4, #0]
   10344:	e70b      	b.n	1015e <LORAWAN_SetAttr+0x162>
   10346:	880b      	ldrh	r3, [r1, #0]
   10348:	34cc      	adds	r4, #204	; 0xcc
   1034a:	8023      	strh	r3, [r4, #0]
   1034c:	210e      	movs	r1, #14
   1034e:	e7c1      	b.n	102d4 <LORAWAN_SetAttr+0x2d8>
   10350:	880b      	ldrh	r3, [r1, #0]
   10352:	34ce      	adds	r4, #206	; 0xce
   10354:	8023      	strh	r3, [r4, #0]
   10356:	210f      	movs	r1, #15
   10358:	e7bc      	b.n	102d4 <LORAWAN_SetAttr+0x2d8>
   1035a:	880b      	ldrh	r3, [r1, #0]
   1035c:	34d0      	adds	r4, #208	; 0xd0
   1035e:	8023      	strh	r3, [r4, #0]
   10360:	2110      	movs	r1, #16
   10362:	e7b7      	b.n	102d4 <LORAWAN_SetAttr+0x2d8>
   10364:	780b      	ldrb	r3, [r1, #0]
   10366:	34d4      	adds	r4, #212	; 0xd4
   10368:	7023      	strb	r3, [r4, #0]
   1036a:	2112      	movs	r1, #18
   1036c:	e7b2      	b.n	102d4 <LORAWAN_SetAttr+0x2d8>
   1036e:	780b      	ldrb	r3, [r1, #0]
   10370:	34d5      	adds	r4, #213	; 0xd5
   10372:	7023      	strb	r3, [r4, #0]
   10374:	2113      	movs	r1, #19
   10376:	e7ad      	b.n	102d4 <LORAWAN_SetAttr+0x2d8>
   10378:	880b      	ldrh	r3, [r1, #0]
   1037a:	34d2      	adds	r4, #210	; 0xd2
   1037c:	8023      	strh	r3, [r4, #0]
   1037e:	2111      	movs	r1, #17
   10380:	e7a8      	b.n	102d4 <LORAWAN_SetAttr+0x2d8>
   10382:	780b      	ldrb	r3, [r1, #0]
   10384:	34da      	adds	r4, #218	; 0xda
   10386:	7023      	strb	r3, [r4, #0]
   10388:	2115      	movs	r1, #21
   1038a:	e7a3      	b.n	102d4 <LORAWAN_SetAttr+0x2d8>
   1038c:	780b      	ldrb	r3, [r1, #0]
   1038e:	34d9      	adds	r4, #217	; 0xd9
   10390:	7023      	strb	r3, [r4, #0]
   10392:	e698      	b.n	100c6 <LORAWAN_SetAttr+0xca>
   10394:	780b      	ldrb	r3, [r1, #0]
   10396:	34e0      	adds	r4, #224	; 0xe0
   10398:	e7fa      	b.n	10390 <LORAWAN_SetAttr+0x394>
   1039a:	2001      	movs	r0, #1
   1039c:	780b      	ldrb	r3, [r1, #0]
   1039e:	2110      	movs	r1, #16
   103a0:	347c      	adds	r4, #124	; 0x7c
   103a2:	4003      	ands	r3, r0
   103a4:	011a      	lsls	r2, r3, #4
   103a6:	7823      	ldrb	r3, [r4, #0]
   103a8:	438b      	bics	r3, r1
   103aa:	4313      	orrs	r3, r2
   103ac:	7023      	strb	r3, [r4, #0]
   103ae:	3905      	subs	r1, #5
   103b0:	e6a2      	b.n	100f8 <LORAWAN_SetAttr+0xfc>
   103b2:	7909      	ldrb	r1, [r1, #4]
   103b4:	7828      	ldrb	r0, [r5, #0]
   103b6:	4b3b      	ldr	r3, [pc, #236]	; (104a4 <LORAWAN_SetAttr+0x4a8>)
   103b8:	4798      	blx	r3
   103ba:	0006      	movs	r6, r0
   103bc:	e73c      	b.n	10238 <LORAWAN_SetAttr+0x23c>
   103be:	7909      	ldrb	r1, [r1, #4]
   103c0:	7828      	ldrb	r0, [r5, #0]
   103c2:	4b39      	ldr	r3, [pc, #228]	; (104a8 <LORAWAN_SetAttr+0x4ac>)
   103c4:	e7f8      	b.n	103b8 <LORAWAN_SetAttr+0x3bc>
   103c6:	7808      	ldrb	r0, [r1, #0]
   103c8:	4b38      	ldr	r3, [pc, #224]	; (104ac <LORAWAN_SetAttr+0x4b0>)
   103ca:	6849      	ldr	r1, [r1, #4]
   103cc:	4798      	blx	r3
   103ce:	e7f4      	b.n	103ba <LORAWAN_SetAttr+0x3be>
   103d0:	7909      	ldrb	r1, [r1, #4]
   103d2:	6828      	ldr	r0, [r5, #0]
   103d4:	4b36      	ldr	r3, [pc, #216]	; (104b0 <LORAWAN_SetAttr+0x4b4>)
   103d6:	4798      	blx	r3
   103d8:	e7ef      	b.n	103ba <LORAWAN_SetAttr+0x3be>
   103da:	7808      	ldrb	r0, [r1, #0]
   103dc:	4b35      	ldr	r3, [pc, #212]	; (104b4 <LORAWAN_SetAttr+0x4b8>)
   103de:	4798      	blx	r3
   103e0:	e7eb      	b.n	103ba <LORAWAN_SetAttr+0x3be>
   103e2:	8808      	ldrh	r0, [r1, #0]
   103e4:	4b34      	ldr	r3, [pc, #208]	; (104b8 <LORAWAN_SetAttr+0x4bc>)
   103e6:	4798      	blx	r3
   103e8:	e66d      	b.n	100c6 <LORAWAN_SetAttr+0xca>
   103ea:	4b34      	ldr	r3, [pc, #208]	; (104bc <LORAWAN_SetAttr+0x4c0>)
   103ec:	6019      	str	r1, [r3, #0]
   103ee:	e67d      	b.n	100ec <LORAWAN_SetAttr+0xf0>
   103f0:	7809      	ldrb	r1, [r1, #0]
   103f2:	7868      	ldrb	r0, [r5, #1]
   103f4:	4b32      	ldr	r3, [pc, #200]	; (104c0 <LORAWAN_SetAttr+0x4c4>)
   103f6:	4798      	blx	r3
   103f8:	e7df      	b.n	103ba <LORAWAN_SetAttr+0x3be>
   103fa:	7809      	ldrb	r1, [r1, #0]
   103fc:	4b31      	ldr	r3, [pc, #196]	; (104c4 <LORAWAN_SetAttr+0x4c8>)
   103fe:	1c68      	adds	r0, r5, #1
   10400:	4798      	blx	r3
   10402:	e7da      	b.n	103ba <LORAWAN_SetAttr+0x3be>
   10404:	7809      	ldrb	r1, [r1, #0]
   10406:	1c68      	adds	r0, r5, #1
   10408:	4b2f      	ldr	r3, [pc, #188]	; (104c8 <LORAWAN_SetAttr+0x4cc>)
   1040a:	e7f9      	b.n	10400 <LORAWAN_SetAttr+0x404>
   1040c:	7809      	ldrb	r1, [r1, #0]
   1040e:	6868      	ldr	r0, [r5, #4]
   10410:	4b2e      	ldr	r3, [pc, #184]	; (104cc <LORAWAN_SetAttr+0x4d0>)
   10412:	e7f5      	b.n	10400 <LORAWAN_SetAttr+0x404>
   10414:	2300      	movs	r3, #0
   10416:	466a      	mov	r2, sp
   10418:	7809      	ldrb	r1, [r1, #0]
   1041a:	7013      	strb	r3, [r2, #0]
   1041c:	4299      	cmp	r1, r3
   1041e:	d014      	beq.n	1044a <LORAWAN_SetAttr+0x44e>
   10420:	0022      	movs	r2, r4
   10422:	2102      	movs	r1, #2
   10424:	32ff      	adds	r2, #255	; 0xff
   10426:	7c53      	ldrb	r3, [r2, #17]
   10428:	420b      	tst	r3, r1
   1042a:	d001      	beq.n	10430 <LORAWAN_SetAttr+0x434>
   1042c:	438b      	bics	r3, r1
   1042e:	7453      	strb	r3, [r2, #17]
   10430:	2220      	movs	r2, #32
   10432:	34ff      	adds	r4, #255	; 0xff
   10434:	7c63      	ldrb	r3, [r4, #17]
   10436:	4213      	tst	r3, r2
   10438:	d100      	bne.n	1043c <LORAWAN_SetAttr+0x440>
   1043a:	e644      	b.n	100c6 <LORAWAN_SetAttr+0xca>
   1043c:	4393      	bics	r3, r2
   1043e:	7463      	strb	r3, [r4, #17]
   10440:	4669      	mov	r1, sp
   10442:	4b23      	ldr	r3, [pc, #140]	; (104d0 <LORAWAN_SetAttr+0x4d4>)
   10444:	2039      	movs	r0, #57	; 0x39
   10446:	4798      	blx	r3
   10448:	e63d      	b.n	100c6 <LORAWAN_SetAttr+0xca>
   1044a:	4a22      	ldr	r2, [pc, #136]	; (104d4 <LORAWAN_SetAttr+0x4d8>)
   1044c:	4b22      	ldr	r3, [pc, #136]	; (104d8 <LORAWAN_SetAttr+0x4dc>)
   1044e:	200e      	movs	r0, #14
   10450:	4798      	blx	r3
   10452:	e638      	b.n	100c6 <LORAWAN_SetAttr+0xca>
   10454:	466b      	mov	r3, sp
   10456:	780a      	ldrb	r2, [r1, #0]
   10458:	34ff      	adds	r4, #255	; 0xff
   1045a:	701a      	strb	r2, [r3, #0]
   1045c:	2320      	movs	r3, #32
   1045e:	2a00      	cmp	r2, #0
   10460:	d007      	beq.n	10472 <LORAWAN_SetAttr+0x476>
   10462:	7c62      	ldrb	r2, [r4, #17]
   10464:	4313      	orrs	r3, r2
   10466:	7463      	strb	r3, [r4, #17]
   10468:	4669      	mov	r1, sp
   1046a:	4b19      	ldr	r3, [pc, #100]	; (104d0 <LORAWAN_SetAttr+0x4d4>)
   1046c:	2039      	movs	r0, #57	; 0x39
   1046e:	4798      	blx	r3
   10470:	e7a3      	b.n	103ba <LORAWAN_SetAttr+0x3be>
   10472:	7c62      	ldrb	r2, [r4, #17]
   10474:	260a      	movs	r6, #10
   10476:	421a      	tst	r2, r3
   10478:	d100      	bne.n	1047c <LORAWAN_SetAttr+0x480>
   1047a:	e6dd      	b.n	10238 <LORAWAN_SetAttr+0x23c>
   1047c:	439a      	bics	r2, r3
   1047e:	7462      	strb	r2, [r4, #17]
   10480:	e7f2      	b.n	10468 <LORAWAN_SetAttr+0x46c>
   10482:	780b      	ldrb	r3, [r1, #0]
   10484:	260a      	movs	r6, #10
   10486:	2b08      	cmp	r3, #8
   10488:	d900      	bls.n	1048c <LORAWAN_SetAttr+0x490>
   1048a:	e6d5      	b.n	10238 <LORAWAN_SetAttr+0x23c>
   1048c:	22f0      	movs	r2, #240	; 0xf0
   1048e:	0052      	lsls	r2, r2, #1
   10490:	54a3      	strb	r3, [r4, r2]
   10492:	210d      	movs	r1, #13
   10494:	e732      	b.n	102fc <LORAWAN_SetAttr+0x300>
   10496:	23e2      	movs	r3, #226	; 0xe2
   10498:	780a      	ldrb	r2, [r1, #0]
   1049a:	33ff      	adds	r3, #255	; 0xff
   1049c:	54e2      	strb	r2, [r4, r3]
   1049e:	e612      	b.n	100c6 <LORAWAN_SetAttr+0xca>
   104a0:	0000ae01 	.word	0x0000ae01
   104a4:	0000f3d5 	.word	0x0000f3d5
   104a8:	0000f365 	.word	0x0000f365
   104ac:	0000e35d 	.word	0x0000e35d
   104b0:	0000e321 	.word	0x0000e321
   104b4:	0000ff81 	.word	0x0000ff81
   104b8:	0000d1c1 	.word	0x0000d1c1
   104bc:	20001d98 	.word	0x20001d98
   104c0:	00010979 	.word	0x00010979
   104c4:	00010bb9 	.word	0x00010bb9
   104c8:	00010c0d 	.word	0x00010c0d
   104cc:	00010b69 	.word	0x00010b69
   104d0:	0000a911 	.word	0x0000a911
   104d4:	20001bb4 	.word	0x20001bb4
   104d8:	0000a7e9 	.word	0x0000a7e9

000104dc <LORAWAN_Reset>:
   104dc:	b5f0      	push	{r4, r5, r6, r7, lr}
   104de:	b087      	sub	sp, #28
   104e0:	ab02      	add	r3, sp, #8
   104e2:	1ddd      	adds	r5, r3, #7
   104e4:	23ff      	movs	r3, #255	; 0xff
   104e6:	4c80      	ldr	r4, [pc, #512]	; (106e8 <LORAWAN_Reset+0x20c>)
   104e8:	702b      	strb	r3, [r5, #0]
   104ea:	0023      	movs	r3, r4
   104ec:	9001      	str	r0, [sp, #4]
   104ee:	33ef      	adds	r3, #239	; 0xef
   104f0:	781b      	ldrb	r3, [r3, #0]
   104f2:	2b00      	cmp	r3, #0
   104f4:	d001      	beq.n	104fa <LORAWAN_Reset+0x1e>
   104f6:	4b7d      	ldr	r3, [pc, #500]	; (106ec <LORAWAN_Reset+0x210>)
   104f8:	4798      	blx	r3
   104fa:	002a      	movs	r2, r5
   104fc:	4b7c      	ldr	r3, [pc, #496]	; (106f0 <LORAWAN_Reset+0x214>)
   104fe:	2100      	movs	r1, #0
   10500:	2023      	movs	r0, #35	; 0x23
   10502:	4798      	blx	r3
   10504:	782b      	ldrb	r3, [r5, #0]
   10506:	9a01      	ldr	r2, [sp, #4]
   10508:	4293      	cmp	r3, r2
   1050a:	d001      	beq.n	10510 <LORAWAN_Reset+0x34>
   1050c:	4b79      	ldr	r3, [pc, #484]	; (106f4 <LORAWAN_Reset+0x218>)
   1050e:	4798      	blx	r3
   10510:	0021      	movs	r1, r4
   10512:	2334      	movs	r3, #52	; 0x34
   10514:	31f7      	adds	r1, #247	; 0xf7
   10516:	700b      	strb	r3, [r1, #0]
   10518:	2000      	movs	r0, #0
   1051a:	4b77      	ldr	r3, [pc, #476]	; (106f8 <LORAWAN_Reset+0x21c>)
   1051c:	4798      	blx	r3
   1051e:	0023      	movs	r3, r4
   10520:	2201      	movs	r2, #1
   10522:	33f4      	adds	r3, #244	; 0xf4
   10524:	701a      	strb	r2, [r3, #0]
   10526:	0023      	movs	r3, r4
   10528:	2205      	movs	r2, #5
   1052a:	33f5      	adds	r3, #245	; 0xf5
   1052c:	701a      	strb	r2, [r3, #0]
   1052e:	0023      	movs	r3, r4
   10530:	32fa      	adds	r2, #250	; 0xfa
   10532:	33dd      	adds	r3, #221	; 0xdd
   10534:	701a      	strb	r2, [r3, #0]
   10536:	0023      	movs	r3, r4
   10538:	2500      	movs	r5, #0
   1053a:	33de      	adds	r3, #222	; 0xde
   1053c:	701d      	strb	r5, [r3, #0]
   1053e:	0023      	movs	r3, r4
   10540:	33c6      	adds	r3, #198	; 0xc6
   10542:	801d      	strh	r5, [r3, #0]
   10544:	0023      	movs	r3, r4
   10546:	3308      	adds	r3, #8
   10548:	67dd      	str	r5, [r3, #124]	; 0x7c
   1054a:	1d23      	adds	r3, r4, #4
   1054c:	67dd      	str	r5, [r3, #124]	; 0x7c
   1054e:	0023      	movs	r3, r4
   10550:	33c4      	adds	r3, #196	; 0xc4
   10552:	801d      	strh	r5, [r3, #0]
   10554:	0023      	movs	r3, r4
   10556:	3390      	adds	r3, #144	; 0x90
   10558:	701d      	strb	r5, [r3, #0]
   1055a:	0023      	movs	r3, r4
   1055c:	33c2      	adds	r3, #194	; 0xc2
   1055e:	801d      	strh	r5, [r3, #0]
   10560:	0023      	movs	r3, r4
   10562:	33ed      	adds	r3, #237	; 0xed
   10564:	701d      	strb	r5, [r3, #0]
   10566:	0023      	movs	r3, r4
   10568:	33ee      	adds	r3, #238	; 0xee
   1056a:	701d      	strb	r5, [r3, #0]
   1056c:	0023      	movs	r3, r4
   1056e:	3af9      	subs	r2, #249	; 0xf9
   10570:	33f8      	adds	r3, #248	; 0xf8
   10572:	601a      	str	r2, [r3, #0]
   10574:	0023      	movs	r3, r4
   10576:	33fc      	adds	r3, #252	; 0xfc
   10578:	601d      	str	r5, [r3, #0]
   1057a:	0023      	movs	r3, r4
   1057c:	33fe      	adds	r3, #254	; 0xfe
   1057e:	829d      	strh	r5, [r3, #20]
   10580:	82dd      	strh	r5, [r3, #22]
   10582:	320a      	adds	r2, #10
   10584:	0029      	movs	r1, r5
   10586:	4b5d      	ldr	r3, [pc, #372]	; (106fc <LORAWAN_Reset+0x220>)
   10588:	485d      	ldr	r0, [pc, #372]	; (10700 <LORAWAN_Reset+0x224>)
   1058a:	4798      	blx	r3
   1058c:	23ea      	movs	r3, #234	; 0xea
   1058e:	2201      	movs	r2, #1
   10590:	2607      	movs	r6, #7
   10592:	005b      	lsls	r3, r3, #1
   10594:	54e2      	strb	r2, [r4, r3]
   10596:	0029      	movs	r1, r5
   10598:	0032      	movs	r2, r6
   1059a:	4b58      	ldr	r3, [pc, #352]	; (106fc <LORAWAN_Reset+0x220>)
   1059c:	4859      	ldr	r0, [pc, #356]	; (10704 <LORAWAN_Reset+0x228>)
   1059e:	4798      	blx	r3
   105a0:	23f0      	movs	r3, #240	; 0xf0
   105a2:	2201      	movs	r2, #1
   105a4:	005b      	lsls	r3, r3, #1
   105a6:	54e2      	strb	r2, [r4, r3]
   105a8:	0023      	movs	r3, r4
   105aa:	338c      	adds	r3, #140	; 0x8c
   105ac:	801d      	strh	r5, [r3, #0]
   105ae:	0023      	movs	r3, r4
   105b0:	33da      	adds	r3, #218	; 0xda
   105b2:	701e      	strb	r6, [r3, #0]
   105b4:	0023      	movs	r3, r4
   105b6:	33d9      	adds	r3, #217	; 0xd9
   105b8:	701d      	strb	r5, [r3, #0]
   105ba:	0023      	movs	r3, r4
   105bc:	33dc      	adds	r3, #220	; 0xdc
   105be:	701d      	strb	r5, [r3, #0]
   105c0:	0023      	movs	r3, r4
   105c2:	33db      	adds	r3, #219	; 0xdb
   105c4:	701d      	strb	r5, [r3, #0]
   105c6:	9801      	ldr	r0, [sp, #4]
   105c8:	4b4f      	ldr	r3, [pc, #316]	; (10708 <LORAWAN_Reset+0x22c>)
   105ca:	67e5      	str	r5, [r4, #124]	; 0x7c
   105cc:	4798      	blx	r3
   105ce:	0007      	movs	r7, r0
   105d0:	2808      	cmp	r0, #8
   105d2:	d000      	beq.n	105d6 <LORAWAN_Reset+0xfa>
   105d4:	e086      	b.n	106e4 <LORAWAN_Reset+0x208>
   105d6:	4e4d      	ldr	r6, [pc, #308]	; (1070c <LORAWAN_Reset+0x230>)
   105d8:	4a4d      	ldr	r2, [pc, #308]	; (10710 <LORAWAN_Reset+0x234>)
   105da:	0029      	movs	r1, r5
   105dc:	47b0      	blx	r6
   105de:	4a4d      	ldr	r2, [pc, #308]	; (10714 <LORAWAN_Reset+0x238>)
   105e0:	0029      	movs	r1, r5
   105e2:	200e      	movs	r0, #14
   105e4:	47b0      	blx	r6
   105e6:	0023      	movs	r3, r4
   105e8:	4a4b      	ldr	r2, [pc, #300]	; (10718 <LORAWAN_Reset+0x23c>)
   105ea:	33e0      	adds	r3, #224	; 0xe0
   105ec:	0029      	movs	r1, r5
   105ee:	2006      	movs	r0, #6
   105f0:	701d      	strb	r5, [r3, #0]
   105f2:	47b0      	blx	r6
   105f4:	4b49      	ldr	r3, [pc, #292]	; (1071c <LORAWAN_Reset+0x240>)
   105f6:	4798      	blx	r3
   105f8:	466a      	mov	r2, sp
   105fa:	0023      	movs	r3, r4
   105fc:	7912      	ldrb	r2, [r2, #4]
   105fe:	33f6      	adds	r3, #246	; 0xf6
   10600:	701a      	strb	r2, [r3, #0]
   10602:	0029      	movs	r1, r5
   10604:	4b46      	ldr	r3, [pc, #280]	; (10720 <LORAWAN_Reset+0x244>)
   10606:	0028      	movs	r0, r5
   10608:	4798      	blx	r3
   1060a:	2210      	movs	r2, #16
   1060c:	34ff      	adds	r4, #255	; 0xff
   1060e:	7c63      	ldrb	r3, [r4, #17]
   10610:	4213      	tst	r3, r2
   10612:	d006      	beq.n	10622 <LORAWAN_Reset+0x146>
   10614:	ab02      	add	r3, sp, #8
   10616:	1d99      	adds	r1, r3, #6
   10618:	2301      	movs	r3, #1
   1061a:	0038      	movs	r0, r7
   1061c:	700b      	strb	r3, [r1, #0]
   1061e:	4b36      	ldr	r3, [pc, #216]	; (106f8 <LORAWAN_Reset+0x21c>)
   10620:	4798      	blx	r3
   10622:	4b40      	ldr	r3, [pc, #256]	; (10724 <LORAWAN_Reset+0x248>)
   10624:	4940      	ldr	r1, [pc, #256]	; (10728 <LORAWAN_Reset+0x24c>)
   10626:	201e      	movs	r0, #30
   10628:	4798      	blx	r3
   1062a:	4c2f      	ldr	r4, [pc, #188]	; (106e8 <LORAWAN_Reset+0x20c>)
   1062c:	0023      	movs	r3, r4
   1062e:	33ff      	adds	r3, #255	; 0xff
   10630:	7c5b      	ldrb	r3, [r3, #17]
   10632:	075b      	lsls	r3, r3, #29
   10634:	d507      	bpl.n	10646 <LORAWAN_Reset+0x16a>
   10636:	2100      	movs	r1, #0
   10638:	aa04      	add	r2, sp, #16
   1063a:	2032      	movs	r0, #50	; 0x32
   1063c:	47b0      	blx	r6
   1063e:	a904      	add	r1, sp, #16
   10640:	2027      	movs	r0, #39	; 0x27
   10642:	4b3a      	ldr	r3, [pc, #232]	; (1072c <LORAWAN_Reset+0x250>)
   10644:	4798      	blx	r3
   10646:	4a3a      	ldr	r2, [pc, #232]	; (10730 <LORAWAN_Reset+0x254>)
   10648:	2100      	movs	r1, #0
   1064a:	2009      	movs	r0, #9
   1064c:	47b0      	blx	r6
   1064e:	4a39      	ldr	r2, [pc, #228]	; (10734 <LORAWAN_Reset+0x258>)
   10650:	2100      	movs	r1, #0
   10652:	200a      	movs	r0, #10
   10654:	47b0      	blx	r6
   10656:	4a38      	ldr	r2, [pc, #224]	; (10738 <LORAWAN_Reset+0x25c>)
   10658:	2100      	movs	r1, #0
   1065a:	2036      	movs	r0, #54	; 0x36
   1065c:	47b0      	blx	r6
   1065e:	ad04      	add	r5, sp, #16
   10660:	4a36      	ldr	r2, [pc, #216]	; (1073c <LORAWAN_Reset+0x260>)
   10662:	2100      	movs	r1, #0
   10664:	2037      	movs	r0, #55	; 0x37
   10666:	47b0      	blx	r6
   10668:	002a      	movs	r2, r5
   1066a:	2100      	movs	r1, #0
   1066c:	2014      	movs	r0, #20
   1066e:	47b0      	blx	r6
   10670:	0023      	movs	r3, r4
   10672:	782a      	ldrb	r2, [r5, #0]
   10674:	33ea      	adds	r3, #234	; 0xea
   10676:	701a      	strb	r2, [r3, #0]
   10678:	0023      	movs	r3, r4
   1067a:	786a      	ldrb	r2, [r5, #1]
   1067c:	33eb      	adds	r3, #235	; 0xeb
   1067e:	701a      	strb	r2, [r3, #0]
   10680:	0023      	movs	r3, r4
   10682:	2500      	movs	r5, #0
   10684:	33d6      	adds	r3, #214	; 0xd6
   10686:	801d      	strh	r5, [r3, #0]
   10688:	2265      	movs	r2, #101	; 0x65
   1068a:	0029      	movs	r1, r5
   1068c:	0020      	movs	r0, r4
   1068e:	4b1b      	ldr	r3, [pc, #108]	; (106fc <LORAWAN_Reset+0x220>)
   10690:	4798      	blx	r3
   10692:	0023      	movs	r3, r4
   10694:	22fa      	movs	r2, #250	; 0xfa
   10696:	33c8      	adds	r3, #200	; 0xc8
   10698:	0092      	lsls	r2, r2, #2
   1069a:	801a      	strh	r2, [r3, #0]
   1069c:	0022      	movs	r2, r4
   1069e:	23fa      	movs	r3, #250	; 0xfa
   106a0:	32ca      	adds	r2, #202	; 0xca
   106a2:	00db      	lsls	r3, r3, #3
   106a4:	8013      	strh	r3, [r2, #0]
   106a6:	0022      	movs	r2, r4
   106a8:	4925      	ldr	r1, [pc, #148]	; (10740 <LORAWAN_Reset+0x264>)
   106aa:	32cc      	adds	r2, #204	; 0xcc
   106ac:	8011      	strh	r1, [r2, #0]
   106ae:	0022      	movs	r2, r4
   106b0:	4924      	ldr	r1, [pc, #144]	; (10744 <LORAWAN_Reset+0x268>)
   106b2:	32ce      	adds	r2, #206	; 0xce
   106b4:	8011      	strh	r1, [r2, #0]
   106b6:	0022      	movs	r2, r4
   106b8:	32d2      	adds	r2, #210	; 0xd2
   106ba:	8013      	strh	r3, [r2, #0]
   106bc:	0023      	movs	r3, r4
   106be:	2220      	movs	r2, #32
   106c0:	33d5      	adds	r3, #213	; 0xd5
   106c2:	701a      	strb	r2, [r3, #0]
   106c4:	0023      	movs	r3, r4
   106c6:	1892      	adds	r2, r2, r2
   106c8:	33d4      	adds	r3, #212	; 0xd4
   106ca:	701a      	strb	r2, [r3, #0]
   106cc:	2380      	movs	r3, #128	; 0x80
   106ce:	34d0      	adds	r4, #208	; 0xd0
   106d0:	01db      	lsls	r3, r3, #7
   106d2:	8023      	strh	r3, [r4, #0]
   106d4:	0028      	movs	r0, r5
   106d6:	4b1c      	ldr	r3, [pc, #112]	; (10748 <LORAWAN_Reset+0x26c>)
   106d8:	4798      	blx	r3
   106da:	4b1c      	ldr	r3, [pc, #112]	; (1074c <LORAWAN_Reset+0x270>)
   106dc:	4798      	blx	r3
   106de:	0038      	movs	r0, r7
   106e0:	b007      	add	sp, #28
   106e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   106e4:	270a      	movs	r7, #10
   106e6:	e7fa      	b.n	106de <LORAWAN_Reset+0x202>
   106e8:	20001aa4 	.word	0x20001aa4
   106ec:	0000c9f5 	.word	0x0000c9f5
   106f0:	0000e395 	.word	0x0000e395
   106f4:	0000aa65 	.word	0x0000aa65
   106f8:	00011091 	.word	0x00011091
   106fc:	00016349 	.word	0x00016349
   10700:	20001ba4 	.word	0x20001ba4
   10704:	20001c7b 	.word	0x20001c7b
   10708:	0000a985 	.word	0x0000a985
   1070c:	0000a7e9 	.word	0x0000a7e9
   10710:	20001b0d 	.word	0x20001b0d
   10714:	20001bb4 	.word	0x20001bb4
   10718:	20001b90 	.word	0x20001b90
   1071c:	000112ad 	.word	0x000112ad
   10720:	0000ae01 	.word	0x0000ae01
   10724:	00010fa1 	.word	0x00010fa1
   10728:	20001c83 	.word	0x20001c83
   1072c:	0000fffd 	.word	0x0000fffd
   10730:	20001b12 	.word	0x20001b12
   10734:	20001b0e 	.word	0x20001b0e
   10738:	20001b85 	.word	0x20001b85
   1073c:	20001b83 	.word	0x20001b83
   10740:	00001388 	.word	0x00001388
   10744:	00001770 	.word	0x00001770
   10748:	0000d1c1 	.word	0x0000d1c1
   1074c:	00010929 	.word	0x00010929

00010750 <LORAWAN_ReadyToSleep>:
   10750:	4b08      	ldr	r3, [pc, #32]	; (10774 <LORAWAN_ReadyToSleep+0x24>)
   10752:	001a      	movs	r2, r3
   10754:	32f4      	adds	r2, #244	; 0xf4
   10756:	7812      	ldrb	r2, [r2, #0]
   10758:	2a01      	cmp	r2, #1
   1075a:	d002      	beq.n	10762 <LORAWAN_ReadyToSleep+0x12>
   1075c:	2000      	movs	r0, #0
   1075e:	2a04      	cmp	r2, #4
   10760:	d106      	bne.n	10770 <LORAWAN_ReadyToSleep+0x20>
   10762:	337c      	adds	r3, #124	; 0x7c
   10764:	7818      	ldrb	r0, [r3, #0]
   10766:	230e      	movs	r3, #14
   10768:	4018      	ands	r0, r3
   1076a:	4243      	negs	r3, r0
   1076c:	4158      	adcs	r0, r3
   1076e:	b2c0      	uxtb	r0, r0
   10770:	4770      	bx	lr
   10772:	46c0      	nop			; (mov r8, r8)
   10774:	20001aa4 	.word	0x20001aa4

00010778 <LorawanClasscUlAckTimerCallback>:
   10778:	2102      	movs	r1, #2
   1077a:	4b03      	ldr	r3, [pc, #12]	; (10788 <LorawanClasscUlAckTimerCallback+0x10>)
   1077c:	338c      	adds	r3, #140	; 0x8c
   1077e:	781a      	ldrb	r2, [r3, #0]
   10780:	438a      	bics	r2, r1
   10782:	701a      	strb	r2, [r3, #0]
   10784:	4770      	bx	lr
   10786:	46c0      	nop			; (mov r8, r8)
   10788:	20001aa4 	.word	0x20001aa4

0001078c <LorawanClasscValidateSend>:
   1078c:	23ea      	movs	r3, #234	; 0xea
   1078e:	b510      	push	{r4, lr}
   10790:	4c0a      	ldr	r4, [pc, #40]	; (107bc <LorawanClasscValidateSend+0x30>)
   10792:	005b      	lsls	r3, r3, #1
   10794:	5ce3      	ldrb	r3, [r4, r3]
   10796:	2b00      	cmp	r3, #0
   10798:	d008      	beq.n	107ac <LorawanClasscValidateSend+0x20>
   1079a:	220e      	movs	r2, #14
   1079c:	347c      	adds	r4, #124	; 0x7c
   1079e:	7823      	ldrb	r3, [r4, #0]
   107a0:	2008      	movs	r0, #8
   107a2:	4013      	ands	r3, r2
   107a4:	2b02      	cmp	r3, #2
   107a6:	d100      	bne.n	107aa <LorawanClasscValidateSend+0x1e>
   107a8:	2011      	movs	r0, #17
   107aa:	bd10      	pop	{r4, pc}
   107ac:	0023      	movs	r3, r4
   107ae:	33ff      	adds	r3, #255	; 0xff
   107b0:	7f58      	ldrb	r0, [r3, #29]
   107b2:	4b03      	ldr	r3, [pc, #12]	; (107c0 <LorawanClasscValidateSend+0x34>)
   107b4:	4798      	blx	r3
   107b6:	2800      	cmp	r0, #0
   107b8:	d1ef      	bne.n	1079a <LorawanClasscValidateSend+0xe>
   107ba:	e7f5      	b.n	107a8 <LorawanClasscValidateSend+0x1c>
   107bc:	20001aa4 	.word	0x20001aa4
   107c0:	0000bcfd 	.word	0x0000bcfd

000107c4 <LorawanClasscReceiveWindow1Callback>:
   107c4:	2301      	movs	r3, #1
   107c6:	b507      	push	{r0, r1, r2, lr}
   107c8:	a801      	add	r0, sp, #4
   107ca:	7003      	strb	r3, [r0, #0]
   107cc:	4b01      	ldr	r3, [pc, #4]	; (107d4 <LorawanClasscReceiveWindow1Callback+0x10>)
   107ce:	4798      	blx	r3
   107d0:	bd07      	pop	{r0, r1, r2, pc}
   107d2:	46c0      	nop			; (mov r8, r8)
   107d4:	000122b5 	.word	0x000122b5

000107d8 <LorawanClasscRxDone>:
   107d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
   107da:	221f      	movs	r2, #31
   107dc:	7803      	ldrb	r3, [r0, #0]
   107de:	4c13      	ldr	r4, [pc, #76]	; (1082c <LorawanClasscRxDone+0x54>)
   107e0:	4393      	bics	r3, r2
   107e2:	2ba0      	cmp	r3, #160	; 0xa0
   107e4:	d10c      	bne.n	10800 <LorawanClasscRxDone+0x28>
   107e6:	0025      	movs	r5, r4
   107e8:	35ff      	adds	r5, #255	; 0xff
   107ea:	7f68      	ldrb	r0, [r5, #29]
   107ec:	4b10      	ldr	r3, [pc, #64]	; (10830 <LorawanClasscRxDone+0x58>)
   107ee:	4798      	blx	r3
   107f0:	1e02      	subs	r2, r0, #0
   107f2:	d014      	beq.n	1081e <LorawanClasscRxDone+0x46>
   107f4:	0022      	movs	r2, r4
   107f6:	2102      	movs	r1, #2
   107f8:	328c      	adds	r2, #140	; 0x8c
   107fa:	7813      	ldrb	r3, [r2, #0]
   107fc:	438b      	bics	r3, r1
   107fe:	7013      	strb	r3, [r2, #0]
   10800:	347c      	adds	r4, #124	; 0x7c
   10802:	7823      	ldrb	r3, [r4, #0]
   10804:	220e      	movs	r2, #14
   10806:	0019      	movs	r1, r3
   10808:	4011      	ands	r1, r2
   1080a:	2906      	cmp	r1, #6
   1080c:	d103      	bne.n	10816 <LorawanClasscRxDone+0x3e>
   1080e:	4393      	bics	r3, r2
   10810:	3a04      	subs	r2, #4
   10812:	4313      	orrs	r3, r2
   10814:	7023      	strb	r3, [r4, #0]
   10816:	2000      	movs	r0, #0
   10818:	4b06      	ldr	r3, [pc, #24]	; (10834 <LorawanClasscRxDone+0x5c>)
   1081a:	4798      	blx	r3
   1081c:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
   1081e:	7f68      	ldrb	r0, [r5, #29]
   10820:	4b05      	ldr	r3, [pc, #20]	; (10838 <LorawanClasscRxDone+0x60>)
   10822:	9200      	str	r2, [sp, #0]
   10824:	4905      	ldr	r1, [pc, #20]	; (1083c <LorawanClasscRxDone+0x64>)
   10826:	4d06      	ldr	r5, [pc, #24]	; (10840 <LorawanClasscRxDone+0x68>)
   10828:	47a8      	blx	r5
   1082a:	e7e9      	b.n	10800 <LorawanClasscRxDone+0x28>
   1082c:	20001aa4 	.word	0x20001aa4
   10830:	0000bcfd 	.word	0x0000bcfd
   10834:	0000ee39 	.word	0x0000ee39
   10838:	00010779 	.word	0x00010779
   1083c:	001e8480 	.word	0x001e8480
   10840:	0000bb65 	.word	0x0000bb65

00010844 <LorawanClasscTxDone>:
   10844:	b537      	push	{r0, r1, r2, r4, r5, lr}
   10846:	4c1b      	ldr	r4, [pc, #108]	; (108b4 <LorawanClasscTxDone+0x70>)
   10848:	0023      	movs	r3, r4
   1084a:	33ca      	adds	r3, #202	; 0xca
   1084c:	881d      	ldrh	r5, [r3, #0]
   1084e:	0023      	movs	r3, r4
   10850:	338c      	adds	r3, #140	; 0x8c
   10852:	781b      	ldrb	r3, [r3, #0]
   10854:	07db      	lsls	r3, r3, #31
   10856:	d525      	bpl.n	108a4 <LorawanClasscTxDone+0x60>
   10858:	0023      	movs	r3, r4
   1085a:	0022      	movs	r2, r4
   1085c:	33da      	adds	r3, #218	; 0xda
   1085e:	781b      	ldrb	r3, [r3, #0]
   10860:	32dc      	adds	r2, #220	; 0xdc
   10862:	3301      	adds	r3, #1
   10864:	7812      	ldrb	r2, [r2, #0]
   10866:	4293      	cmp	r3, r2
   10868:	db07      	blt.n	1087a <LorawanClasscTxDone+0x36>
   1086a:	23ef      	movs	r3, #239	; 0xef
   1086c:	005b      	lsls	r3, r3, #1
   1086e:	5ce3      	ldrb	r3, [r4, r3]
   10870:	2b00      	cmp	r3, #0
   10872:	d002      	beq.n	1087a <LorawanClasscTxDone+0x36>
   10874:	23fa      	movs	r3, #250	; 0xfa
   10876:	00db      	lsls	r3, r3, #3
   10878:	18ed      	adds	r5, r5, r3
   1087a:	0023      	movs	r3, r4
   1087c:	33ff      	adds	r3, #255	; 0xff
   1087e:	1945      	adds	r5, r0, r5
   10880:	7f58      	ldrb	r0, [r3, #29]
   10882:	4b0d      	ldr	r3, [pc, #52]	; (108b8 <LorawanClasscTxDone+0x74>)
   10884:	4798      	blx	r3
   10886:	34e8      	adds	r4, #232	; 0xe8
   10888:	21fa      	movs	r1, #250	; 0xfa
   1088a:	7820      	ldrb	r0, [r4, #0]
   1088c:	2400      	movs	r4, #0
   1088e:	0089      	lsls	r1, r1, #2
   10890:	4369      	muls	r1, r5
   10892:	0022      	movs	r2, r4
   10894:	4d09      	ldr	r5, [pc, #36]	; (108bc <LorawanClasscTxDone+0x78>)
   10896:	9400      	str	r4, [sp, #0]
   10898:	4b09      	ldr	r3, [pc, #36]	; (108c0 <LorawanClasscTxDone+0x7c>)
   1089a:	47a8      	blx	r5
   1089c:	0020      	movs	r0, r4
   1089e:	4b09      	ldr	r3, [pc, #36]	; (108c4 <LorawanClasscTxDone+0x80>)
   108a0:	4798      	blx	r3
   108a2:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
   108a4:	0023      	movs	r3, r4
   108a6:	0022      	movs	r2, r4
   108a8:	33d9      	adds	r3, #217	; 0xd9
   108aa:	781b      	ldrb	r3, [r3, #0]
   108ac:	32db      	adds	r2, #219	; 0xdb
   108ae:	3301      	adds	r3, #1
   108b0:	e7d8      	b.n	10864 <LorawanClasscTxDone+0x20>
   108b2:	46c0      	nop			; (mov r8, r8)
   108b4:	20001aa4 	.word	0x20001aa4
   108b8:	0000be71 	.word	0x0000be71
   108bc:	0000bb65 	.word	0x0000bb65
   108c0:	0000ed05 	.word	0x0000ed05
   108c4:	0000ee39 	.word	0x0000ee39

000108c8 <LorawanClasscRxTimeout>:
   108c8:	b510      	push	{r4, lr}
   108ca:	4b08      	ldr	r3, [pc, #32]	; (108ec <LorawanClasscRxTimeout+0x24>)
   108cc:	210e      	movs	r1, #14
   108ce:	337c      	adds	r3, #124	; 0x7c
   108d0:	781a      	ldrb	r2, [r3, #0]
   108d2:	0010      	movs	r0, r2
   108d4:	4008      	ands	r0, r1
   108d6:	2806      	cmp	r0, #6
   108d8:	d106      	bne.n	108e8 <LorawanClasscRxTimeout+0x20>
   108da:	438a      	bics	r2, r1
   108dc:	3904      	subs	r1, #4
   108de:	430a      	orrs	r2, r1
   108e0:	701a      	strb	r2, [r3, #0]
   108e2:	2000      	movs	r0, #0
   108e4:	4b02      	ldr	r3, [pc, #8]	; (108f0 <LorawanClasscRxTimeout+0x28>)
   108e6:	4798      	blx	r3
   108e8:	bd10      	pop	{r4, pc}
   108ea:	46c0      	nop			; (mov r8, r8)
   108ec:	20001aa4 	.word	0x20001aa4
   108f0:	0000ee39 	.word	0x0000ee39

000108f4 <LorawanClasscNotifyAppOnReceive>:
   108f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   108f6:	001f      	movs	r7, r3
   108f8:	4b08      	ldr	r3, [pc, #32]	; (1091c <LorawanClasscNotifyAppOnReceive+0x28>)
   108fa:	0004      	movs	r4, r0
   108fc:	33ff      	adds	r3, #255	; 0xff
   108fe:	7f58      	ldrb	r0, [r3, #29]
   10900:	4b07      	ldr	r3, [pc, #28]	; (10920 <LorawanClasscNotifyAppOnReceive+0x2c>)
   10902:	000d      	movs	r5, r1
   10904:	0016      	movs	r6, r2
   10906:	4798      	blx	r3
   10908:	2800      	cmp	r0, #0
   1090a:	d105      	bne.n	10918 <LorawanClasscNotifyAppOnReceive+0x24>
   1090c:	0020      	movs	r0, r4
   1090e:	003b      	movs	r3, r7
   10910:	0032      	movs	r2, r6
   10912:	0029      	movs	r1, r5
   10914:	4c03      	ldr	r4, [pc, #12]	; (10924 <LorawanClasscNotifyAppOnReceive+0x30>)
   10916:	47a0      	blx	r4
   10918:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1091a:	46c0      	nop			; (mov r8, r8)
   1091c:	20001aa4 	.word	0x20001aa4
   10920:	0000bcfd 	.word	0x0000bcfd
   10924:	0000e225 	.word	0x0000e225

00010928 <LorawanMcastInit>:
   10928:	2290      	movs	r2, #144	; 0x90
   1092a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1092c:	2500      	movs	r5, #0
   1092e:	4b0e      	ldr	r3, [pc, #56]	; (10968 <LorawanMcastInit+0x40>)
   10930:	0052      	lsls	r2, r2, #1
   10932:	549d      	strb	r5, [r3, r2]
   10934:	2222      	movs	r2, #34	; 0x22
   10936:	2701      	movs	r7, #1
   10938:	32ff      	adds	r2, #255	; 0xff
   1093a:	4c0c      	ldr	r4, [pc, #48]	; (1096c <LorawanMcastInit+0x44>)
   1093c:	549d      	strb	r5, [r3, r2]
   1093e:	427f      	negs	r7, r7
   10940:	0023      	movs	r3, r4
   10942:	3b14      	subs	r3, #20
   10944:	601f      	str	r7, [r3, #0]
   10946:	2210      	movs	r2, #16
   10948:	2100      	movs	r1, #0
   1094a:	0020      	movs	r0, r4
   1094c:	4e08      	ldr	r6, [pc, #32]	; (10970 <LorawanMcastInit+0x48>)
   1094e:	47b0      	blx	r6
   10950:	0020      	movs	r0, r4
   10952:	2210      	movs	r2, #16
   10954:	3810      	subs	r0, #16
   10956:	2100      	movs	r1, #0
   10958:	47b0      	blx	r6
   1095a:	4b06      	ldr	r3, [pc, #24]	; (10974 <LorawanMcastInit+0x4c>)
   1095c:	6125      	str	r5, [r4, #16]
   1095e:	342c      	adds	r4, #44	; 0x2c
   10960:	429c      	cmp	r4, r3
   10962:	d1ed      	bne.n	10940 <LorawanMcastInit+0x18>
   10964:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10966:	46c0      	nop			; (mov r8, r8)
   10968:	20001aa4 	.word	0x20001aa4
   1096c:	20001bdc 	.word	0x20001bdc
   10970:	00016349 	.word	0x00016349
   10974:	20001c8c 	.word	0x20001c8c

00010978 <LorawanMcastEnable>:
   10978:	0002      	movs	r2, r0
   1097a:	b530      	push	{r4, r5, lr}
   1097c:	200a      	movs	r0, #10
   1097e:	2903      	cmp	r1, #3
   10980:	d823      	bhi.n	109ca <LorawanMcastEnable+0x52>
   10982:	4b1a      	ldr	r3, [pc, #104]	; (109ec <LorawanMcastEnable+0x74>)
   10984:	2a00      	cmp	r2, #0
   10986:	d021      	beq.n	109cc <LorawanMcastEnable+0x54>
   10988:	222c      	movs	r2, #44	; 0x2c
   1098a:	434a      	muls	r2, r1
   1098c:	189a      	adds	r2, r3, r2
   1098e:	3249      	adds	r2, #73	; 0x49
   10990:	32ff      	adds	r2, #255	; 0xff
   10992:	7912      	ldrb	r2, [r2, #4]
   10994:	0754      	lsls	r4, r2, #29
   10996:	d513      	bpl.n	109c0 <LorawanMcastEnable+0x48>
   10998:	0794      	lsls	r4, r2, #30
   1099a:	d511      	bpl.n	109c0 <LorawanMcastEnable+0x48>
   1099c:	07d2      	lsls	r2, r2, #31
   1099e:	0fd2      	lsrs	r2, r2, #31
   109a0:	2a01      	cmp	r2, #1
   109a2:	d10d      	bne.n	109c0 <LorawanMcastEnable+0x48>
   109a4:	001c      	movs	r4, r3
   109a6:	34f4      	adds	r4, #244	; 0xf4
   109a8:	7825      	ldrb	r5, [r4, #0]
   109aa:	2406      	movs	r4, #6
   109ac:	4225      	tst	r5, r4
   109ae:	d007      	beq.n	109c0 <LorawanMcastEnable+0x48>
   109b0:	2022      	movs	r0, #34	; 0x22
   109b2:	408a      	lsls	r2, r1
   109b4:	30ff      	adds	r0, #255	; 0xff
   109b6:	5c19      	ldrb	r1, [r3, r0]
   109b8:	430a      	orrs	r2, r1
   109ba:	541a      	strb	r2, [r3, r0]
   109bc:	381a      	subs	r0, #26
   109be:	38ff      	subs	r0, #255	; 0xff
   109c0:	2190      	movs	r1, #144	; 0x90
   109c2:	0049      	lsls	r1, r1, #1
   109c4:	5c5a      	ldrb	r2, [r3, r1]
   109c6:	3201      	adds	r2, #1
   109c8:	545a      	strb	r2, [r3, r1]
   109ca:	bd30      	pop	{r4, r5, pc}
   109cc:	2201      	movs	r2, #1
   109ce:	408a      	lsls	r2, r1
   109d0:	2022      	movs	r0, #34	; 0x22
   109d2:	0011      	movs	r1, r2
   109d4:	30ff      	adds	r0, #255	; 0xff
   109d6:	5c1a      	ldrb	r2, [r3, r0]
   109d8:	438a      	bics	r2, r1
   109da:	2190      	movs	r1, #144	; 0x90
   109dc:	541a      	strb	r2, [r3, r0]
   109de:	0049      	lsls	r1, r1, #1
   109e0:	5c5a      	ldrb	r2, [r3, r1]
   109e2:	381a      	subs	r0, #26
   109e4:	3a01      	subs	r2, #1
   109e6:	545a      	strb	r2, [r3, r1]
   109e8:	38ff      	subs	r0, #255	; 0xff
   109ea:	e7ee      	b.n	109ca <LorawanMcastEnable+0x52>
   109ec:	20001aa4 	.word	0x20001aa4

000109f0 <LorawanMcastValidateHdr>:
   109f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   109f2:	469c      	mov	ip, r3
   109f4:	2400      	movs	r4, #0
   109f6:	230a      	movs	r3, #10
   109f8:	4f18      	ldr	r7, [pc, #96]	; (10a5c <LorawanMcastValidateHdr+0x6c>)
   109fa:	b2e5      	uxtb	r5, r4
   109fc:	9501      	str	r5, [sp, #4]
   109fe:	2522      	movs	r5, #34	; 0x22
   10a00:	35ff      	adds	r5, #255	; 0xff
   10a02:	5d7d      	ldrb	r5, [r7, r5]
   10a04:	2601      	movs	r6, #1
   10a06:	4125      	asrs	r5, r4
   10a08:	4235      	tst	r5, r6
   10a0a:	d022      	beq.n	10a52 <LorawanMcastValidateHdr+0x62>
   10a0c:	7886      	ldrb	r6, [r0, #2]
   10a0e:	7845      	ldrb	r5, [r0, #1]
   10a10:	0236      	lsls	r6, r6, #8
   10a12:	432e      	orrs	r6, r5
   10a14:	78c5      	ldrb	r5, [r0, #3]
   10a16:	042d      	lsls	r5, r5, #16
   10a18:	432e      	orrs	r6, r5
   10a1a:	7905      	ldrb	r5, [r0, #4]
   10a1c:	062d      	lsls	r5, r5, #24
   10a1e:	4335      	orrs	r5, r6
   10a20:	262c      	movs	r6, #44	; 0x2c
   10a22:	4366      	muls	r6, r4
   10a24:	3625      	adds	r6, #37	; 0x25
   10a26:	36ff      	adds	r6, #255	; 0xff
   10a28:	59be      	ldr	r6, [r7, r6]
   10a2a:	42b5      	cmp	r5, r6
   10a2c:	d111      	bne.n	10a52 <LorawanMcastValidateHdr+0x62>
   10a2e:	4d0c      	ldr	r5, [pc, #48]	; (10a60 <LorawanMcastValidateHdr+0x70>)
   10a30:	782e      	ldrb	r6, [r5, #0]
   10a32:	2506      	movs	r5, #6
   10a34:	422e      	tst	r6, r5
   10a36:	d00c      	beq.n	10a52 <LorawanMcastValidateHdr+0x62>
   10a38:	2a00      	cmp	r2, #0
   10a3a:	d00a      	beq.n	10a52 <LorawanMcastValidateHdr+0x62>
   10a3c:	7946      	ldrb	r6, [r0, #5]
   10a3e:	3569      	adds	r5, #105	; 0x69
   10a40:	422e      	tst	r6, r5
   10a42:	d106      	bne.n	10a52 <LorawanMcastValidateHdr+0x62>
   10a44:	2903      	cmp	r1, #3
   10a46:	d104      	bne.n	10a52 <LorawanMcastValidateHdr+0x62>
   10a48:	466d      	mov	r5, sp
   10a4a:	4663      	mov	r3, ip
   10a4c:	792d      	ldrb	r5, [r5, #4]
   10a4e:	701d      	strb	r5, [r3, #0]
   10a50:	2308      	movs	r3, #8
   10a52:	3401      	adds	r4, #1
   10a54:	2c04      	cmp	r4, #4
   10a56:	d1d0      	bne.n	109fa <LorawanMcastValidateHdr+0xa>
   10a58:	0018      	movs	r0, r3
   10a5a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   10a5c:	20001aa4 	.word	0x20001aa4
   10a60:	20001b98 	.word	0x20001b98

00010a64 <LorawanMcastProcessPkt>:
   10a64:	b5f0      	push	{r4, r5, r6, r7, lr}
   10a66:	b08b      	sub	sp, #44	; 0x2c
   10a68:	9007      	str	r0, [sp, #28]
   10a6a:	000c      	movs	r4, r1
   10a6c:	0015      	movs	r5, r2
   10a6e:	7991      	ldrb	r1, [r2, #6]
   10a70:	79d2      	ldrb	r2, [r2, #7]
   10a72:	4e35      	ldr	r6, [pc, #212]	; (10b48 <LorawanMcastProcessPkt+0xe4>)
   10a74:	0212      	lsls	r2, r2, #8
   10a76:	430a      	orrs	r2, r1
   10a78:	212c      	movs	r1, #44	; 0x2c
   10a7a:	4359      	muls	r1, r3
   10a7c:	1873      	adds	r3, r6, r1
   10a7e:	9309      	str	r3, [sp, #36]	; 0x24
   10a80:	3349      	adds	r3, #73	; 0x49
   10a82:	33ff      	adds	r3, #255	; 0xff
   10a84:	9108      	str	r1, [sp, #32]
   10a86:	8819      	ldrh	r1, [r3, #0]
   10a88:	270a      	movs	r7, #10
   10a8a:	4291      	cmp	r1, r2
   10a8c:	d845      	bhi.n	10b1a <LorawanMcastProcessPkt+0xb6>
   10a8e:	801a      	strh	r2, [r3, #0]
   10a90:	2105      	movs	r1, #5
   10a92:	4b2e      	ldr	r3, [pc, #184]	; (10b4c <LorawanMcastProcessPkt+0xe8>)
   10a94:	2000      	movs	r0, #0
   10a96:	4798      	blx	r3
   10a98:	9a09      	ldr	r2, [sp, #36]	; 0x24
   10a9a:	0021      	movs	r1, r4
   10a9c:	32fc      	adds	r2, #252	; 0xfc
   10a9e:	6a93      	ldr	r3, [r2, #40]	; 0x28
   10aa0:	9807      	ldr	r0, [sp, #28]
   10aa2:	9304      	str	r3, [sp, #16]
   10aa4:	4b2a      	ldr	r3, [pc, #168]	; (10b50 <LorawanMcastProcessPkt+0xec>)
   10aa6:	390d      	subs	r1, #13
   10aa8:	9303      	str	r3, [sp, #12]
   10aaa:	2319      	movs	r3, #25
   10aac:	9302      	str	r3, [sp, #8]
   10aae:	3b16      	subs	r3, #22
   10ab0:	9301      	str	r3, [sp, #4]
   10ab2:	9b08      	ldr	r3, [sp, #32]
   10ab4:	b2c9      	uxtb	r1, r1
   10ab6:	3339      	adds	r3, #57	; 0x39
   10ab8:	33ff      	adds	r3, #255	; 0xff
   10aba:	199b      	adds	r3, r3, r6
   10abc:	9300      	str	r3, [sp, #0]
   10abe:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
   10ac0:	3009      	adds	r0, #9
   10ac2:	2201      	movs	r2, #1
   10ac4:	4f23      	ldr	r7, [pc, #140]	; (10b54 <LorawanMcastProcessPkt+0xf0>)
   10ac6:	47b8      	blx	r7
   10ac8:	2800      	cmp	r0, #0
   10aca:	d002      	beq.n	10ad2 <LorawanMcastProcessPkt+0x6e>
   10acc:	201f      	movs	r0, #31
   10ace:	4b22      	ldr	r3, [pc, #136]	; (10b58 <LorawanMcastProcessPkt+0xf4>)
   10ad0:	4798      	blx	r3
   10ad2:	4922      	ldr	r1, [pc, #136]	; (10b5c <LorawanMcastProcessPkt+0xf8>)
   10ad4:	2708      	movs	r7, #8
   10ad6:	784a      	ldrb	r2, [r1, #1]
   10ad8:	780b      	ldrb	r3, [r1, #0]
   10ada:	0212      	lsls	r2, r2, #8
   10adc:	431a      	orrs	r2, r3
   10ade:	788b      	ldrb	r3, [r1, #2]
   10ae0:	041b      	lsls	r3, r3, #16
   10ae2:	431a      	orrs	r2, r3
   10ae4:	78cb      	ldrb	r3, [r1, #3]
   10ae6:	061b      	lsls	r3, r3, #24
   10ae8:	4313      	orrs	r3, r2
   10aea:	d016      	beq.n	10b1a <LorawanMcastProcessPkt+0xb6>
   10aec:	2220      	movs	r2, #32
   10aee:	368c      	adds	r6, #140	; 0x8c
   10af0:	7833      	ldrb	r3, [r6, #0]
   10af2:	9907      	ldr	r1, [sp, #28]
   10af4:	4393      	bics	r3, r2
   10af6:	7033      	strb	r3, [r6, #0]
   10af8:	78ab      	ldrb	r3, [r5, #2]
   10afa:	0022      	movs	r2, r4
   10afc:	40bb      	lsls	r3, r7
   10afe:	7868      	ldrb	r0, [r5, #1]
   10b00:	3a0c      	subs	r2, #12
   10b02:	4303      	orrs	r3, r0
   10b04:	78e8      	ldrb	r0, [r5, #3]
   10b06:	b2d2      	uxtb	r2, r2
   10b08:	0400      	lsls	r0, r0, #16
   10b0a:	4303      	orrs	r3, r0
   10b0c:	7928      	ldrb	r0, [r5, #4]
   10b0e:	19c9      	adds	r1, r1, r7
   10b10:	0600      	lsls	r0, r0, #24
   10b12:	4318      	orrs	r0, r3
   10b14:	4c12      	ldr	r4, [pc, #72]	; (10b60 <LorawanMcastProcessPkt+0xfc>)
   10b16:	003b      	movs	r3, r7
   10b18:	47a0      	blx	r4
   10b1a:	4a0b      	ldr	r2, [pc, #44]	; (10b48 <LorawanMcastProcessPkt+0xe4>)
   10b1c:	200e      	movs	r0, #14
   10b1e:	0011      	movs	r1, r2
   10b20:	317c      	adds	r1, #124	; 0x7c
   10b22:	780b      	ldrb	r3, [r1, #0]
   10b24:	001c      	movs	r4, r3
   10b26:	4004      	ands	r4, r0
   10b28:	2c06      	cmp	r4, #6
   10b2a:	d107      	bne.n	10b3c <LorawanMcastProcessPkt+0xd8>
   10b2c:	32f4      	adds	r2, #244	; 0xf4
   10b2e:	7812      	ldrb	r2, [r2, #0]
   10b30:	2a04      	cmp	r2, #4
   10b32:	d103      	bne.n	10b3c <LorawanMcastProcessPkt+0xd8>
   10b34:	4383      	bics	r3, r0
   10b36:	3206      	adds	r2, #6
   10b38:	4313      	orrs	r3, r2
   10b3a:	700b      	strb	r3, [r1, #0]
   10b3c:	2000      	movs	r0, #0
   10b3e:	4b09      	ldr	r3, [pc, #36]	; (10b64 <LorawanMcastProcessPkt+0x100>)
   10b40:	4798      	blx	r3
   10b42:	0038      	movs	r0, r7
   10b44:	b00b      	add	sp, #44	; 0x2c
   10b46:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10b48:	20001aa4 	.word	0x20001aa4
   10b4c:	0000ae01 	.word	0x0000ae01
   10b50:	20001da4 	.word	0x20001da4
   10b54:	0000ddc1 	.word	0x0000ddc1
   10b58:	0000de81 	.word	0x0000de81
   10b5c:	20001d9c 	.word	0x20001d9c
   10b60:	0000e225 	.word	0x0000e225
   10b64:	0000ee39 	.word	0x0000ee39

00010b68 <LorawanAddMcastAddr>:
   10b68:	4b11      	ldr	r3, [pc, #68]	; (10bb0 <LorawanAddMcastAddr+0x48>)
   10b6a:	b570      	push	{r4, r5, r6, lr}
   10b6c:	001a      	movs	r2, r3
   10b6e:	327c      	adds	r2, #124	; 0x7c
   10b70:	7812      	ldrb	r2, [r2, #0]
   10b72:	07d2      	lsls	r2, r2, #31
   10b74:	d509      	bpl.n	10b8a <LorawanAddMcastAddr+0x22>
   10b76:	681a      	ldr	r2, [r3, #0]
   10b78:	0a15      	lsrs	r5, r2, #8
   10b7a:	791a      	ldrb	r2, [r3, #4]
   10b7c:	0612      	lsls	r2, r2, #24
   10b7e:	432a      	orrs	r2, r5
   10b80:	4282      	cmp	r2, r0
   10b82:	d102      	bne.n	10b8a <LorawanAddMcastAddr+0x22>
   10b84:	220a      	movs	r2, #10
   10b86:	2903      	cmp	r1, #3
   10b88:	d810      	bhi.n	10bac <LorawanAddMcastAddr+0x44>
   10b8a:	242c      	movs	r4, #44	; 0x2c
   10b8c:	434c      	muls	r4, r1
   10b8e:	191c      	adds	r4, r3, r4
   10b90:	0023      	movs	r3, r4
   10b92:	33fc      	adds	r3, #252	; 0xfc
   10b94:	6298      	str	r0, [r3, #40]	; 0x28
   10b96:	2106      	movs	r1, #6
   10b98:	2000      	movs	r0, #0
   10b9a:	4b06      	ldr	r3, [pc, #24]	; (10bb4 <LorawanAddMcastAddr+0x4c>)
   10b9c:	4798      	blx	r3
   10b9e:	2201      	movs	r2, #1
   10ba0:	3449      	adds	r4, #73	; 0x49
   10ba2:	34ff      	adds	r4, #255	; 0xff
   10ba4:	7921      	ldrb	r1, [r4, #4]
   10ba6:	430a      	orrs	r2, r1
   10ba8:	7122      	strb	r2, [r4, #4]
   10baa:	2208      	movs	r2, #8
   10bac:	0010      	movs	r0, r2
   10bae:	bd70      	pop	{r4, r5, r6, pc}
   10bb0:	20001aa4 	.word	0x20001aa4
   10bb4:	0000ae01 	.word	0x0000ae01

00010bb8 <LorawanAddMcastAppskey>:
   10bb8:	b570      	push	{r4, r5, r6, lr}
   10bba:	4c11      	ldr	r4, [pc, #68]	; (10c00 <LorawanAddMcastAppskey+0x48>)
   10bbc:	0006      	movs	r6, r0
   10bbe:	0023      	movs	r3, r4
   10bc0:	337c      	adds	r3, #124	; 0x7c
   10bc2:	781b      	ldrb	r3, [r3, #0]
   10bc4:	07db      	lsls	r3, r3, #31
   10bc6:	d504      	bpl.n	10bd2 <LorawanAddMcastAppskey+0x1a>
   10bc8:	2800      	cmp	r0, #0
   10bca:	d102      	bne.n	10bd2 <LorawanAddMcastAppskey+0x1a>
   10bcc:	200a      	movs	r0, #10
   10bce:	2903      	cmp	r1, #3
   10bd0:	d815      	bhi.n	10bfe <LorawanAddMcastAppskey+0x46>
   10bd2:	252c      	movs	r5, #44	; 0x2c
   10bd4:	434d      	muls	r5, r1
   10bd6:	0028      	movs	r0, r5
   10bd8:	3039      	adds	r0, #57	; 0x39
   10bda:	30ff      	adds	r0, #255	; 0xff
   10bdc:	2210      	movs	r2, #16
   10bde:	1820      	adds	r0, r4, r0
   10be0:	0031      	movs	r1, r6
   10be2:	4b08      	ldr	r3, [pc, #32]	; (10c04 <LorawanAddMcastAppskey+0x4c>)
   10be4:	4798      	blx	r3
   10be6:	4b08      	ldr	r3, [pc, #32]	; (10c08 <LorawanAddMcastAppskey+0x50>)
   10be8:	2107      	movs	r1, #7
   10bea:	2000      	movs	r0, #0
   10bec:	4798      	blx	r3
   10bee:	2304      	movs	r3, #4
   10bf0:	2008      	movs	r0, #8
   10bf2:	1964      	adds	r4, r4, r5
   10bf4:	3449      	adds	r4, #73	; 0x49
   10bf6:	34ff      	adds	r4, #255	; 0xff
   10bf8:	7922      	ldrb	r2, [r4, #4]
   10bfa:	4313      	orrs	r3, r2
   10bfc:	7123      	strb	r3, [r4, #4]
   10bfe:	bd70      	pop	{r4, r5, r6, pc}
   10c00:	20001aa4 	.word	0x20001aa4
   10c04:	00016225 	.word	0x00016225
   10c08:	0000ae01 	.word	0x0000ae01

00010c0c <LorawanAddMcastNwkskey>:
   10c0c:	b570      	push	{r4, r5, r6, lr}
   10c0e:	4c11      	ldr	r4, [pc, #68]	; (10c54 <LorawanAddMcastNwkskey+0x48>)
   10c10:	0006      	movs	r6, r0
   10c12:	0023      	movs	r3, r4
   10c14:	337c      	adds	r3, #124	; 0x7c
   10c16:	781b      	ldrb	r3, [r3, #0]
   10c18:	07db      	lsls	r3, r3, #31
   10c1a:	d504      	bpl.n	10c26 <LorawanAddMcastNwkskey+0x1a>
   10c1c:	2800      	cmp	r0, #0
   10c1e:	d102      	bne.n	10c26 <LorawanAddMcastNwkskey+0x1a>
   10c20:	200a      	movs	r0, #10
   10c22:	2903      	cmp	r1, #3
   10c24:	d815      	bhi.n	10c52 <LorawanAddMcastNwkskey+0x46>
   10c26:	252c      	movs	r5, #44	; 0x2c
   10c28:	434d      	muls	r5, r1
   10c2a:	0028      	movs	r0, r5
   10c2c:	3029      	adds	r0, #41	; 0x29
   10c2e:	30ff      	adds	r0, #255	; 0xff
   10c30:	2210      	movs	r2, #16
   10c32:	1820      	adds	r0, r4, r0
   10c34:	0031      	movs	r1, r6
   10c36:	4b08      	ldr	r3, [pc, #32]	; (10c58 <LorawanAddMcastNwkskey+0x4c>)
   10c38:	4798      	blx	r3
   10c3a:	4b08      	ldr	r3, [pc, #32]	; (10c5c <LorawanAddMcastNwkskey+0x50>)
   10c3c:	2108      	movs	r1, #8
   10c3e:	2000      	movs	r0, #0
   10c40:	4798      	blx	r3
   10c42:	2302      	movs	r3, #2
   10c44:	2008      	movs	r0, #8
   10c46:	1964      	adds	r4, r4, r5
   10c48:	3449      	adds	r4, #73	; 0x49
   10c4a:	34ff      	adds	r4, #255	; 0xff
   10c4c:	7922      	ldrb	r2, [r4, #4]
   10c4e:	4313      	orrs	r3, r2
   10c50:	7123      	strb	r3, [r4, #4]
   10c52:	bd70      	pop	{r4, r5, r6, pc}
   10c54:	20001aa4 	.word	0x20001aa4
   10c58:	00016225 	.word	0x00016225
   10c5c:	0000ae01 	.word	0x0000ae01

00010c60 <Lorawan_Pds_fid1_CB>:
   10c60:	4770      	bx	lr
	...

00010c64 <Lorawan_Pds_fid2_CB>:
   10c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10c66:	23f0      	movs	r3, #240	; 0xf0
   10c68:	4c25      	ldr	r4, [pc, #148]	; (10d00 <Lorawan_Pds_fid2_CB+0x9c>)
   10c6a:	005b      	lsls	r3, r3, #1
   10c6c:	5ce2      	ldrb	r2, [r4, r3]
   10c6e:	2a00      	cmp	r2, #0
   10c70:	d010      	beq.n	10c94 <Lorawan_Pds_fid2_CB+0x30>
   10c72:	3be0      	subs	r3, #224	; 0xe0
   10c74:	3bff      	subs	r3, #255	; 0xff
   10c76:	4093      	lsls	r3, r2
   10c78:	1d21      	adds	r1, r4, #4
   10c7a:	6fca      	ldr	r2, [r1, #124]	; 0x7c
   10c7c:	18d2      	adds	r2, r2, r3
   10c7e:	67ca      	str	r2, [r1, #124]	; 0x7c
   10c80:	0021      	movs	r1, r4
   10c82:	3108      	adds	r1, #8
   10c84:	6fca      	ldr	r2, [r1, #124]	; 0x7c
   10c86:	18d2      	adds	r2, r2, r3
   10c88:	67ca      	str	r2, [r1, #124]	; 0x7c
   10c8a:	0022      	movs	r2, r4
   10c8c:	32fc      	adds	r2, #252	; 0xfc
   10c8e:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
   10c90:	18cb      	adds	r3, r1, r3
   10c92:	64d3      	str	r3, [r2, #76]	; 0x4c
   10c94:	0025      	movs	r5, r4
   10c96:	2271      	movs	r2, #113	; 0x71
   10c98:	2701      	movs	r7, #1
   10c9a:	357c      	adds	r5, #124	; 0x7c
   10c9c:	782b      	ldrb	r3, [r5, #0]
   10c9e:	4013      	ands	r3, r2
   10ca0:	702b      	strb	r3, [r5, #0]
   10ca2:	786b      	ldrb	r3, [r5, #1]
   10ca4:	43bb      	bics	r3, r7
   10ca6:	706b      	strb	r3, [r5, #1]
   10ca8:	23e2      	movs	r3, #226	; 0xe2
   10caa:	33ff      	adds	r3, #255	; 0xff
   10cac:	5ce3      	ldrb	r3, [r4, r3]
   10cae:	2b00      	cmp	r3, #0
   10cb0:	d018      	beq.n	10ce4 <Lorawan_Pds_fid2_CB+0x80>
   10cb2:	4914      	ldr	r1, [pc, #80]	; (10d04 <Lorawan_Pds_fid2_CB+0xa0>)
   10cb4:	2006      	movs	r0, #6
   10cb6:	4e14      	ldr	r6, [pc, #80]	; (10d08 <Lorawan_Pds_fid2_CB+0xa4>)
   10cb8:	47b0      	blx	r6
   10cba:	2800      	cmp	r0, #0
   10cbc:	d002      	beq.n	10cc4 <Lorawan_Pds_fid2_CB+0x60>
   10cbe:	782b      	ldrb	r3, [r5, #0]
   10cc0:	43bb      	bics	r3, r7
   10cc2:	702b      	strb	r3, [r5, #0]
   10cc4:	0023      	movs	r3, r4
   10cc6:	2501      	movs	r5, #1
   10cc8:	337c      	adds	r3, #124	; 0x7c
   10cca:	781b      	ldrb	r3, [r3, #0]
   10ccc:	422b      	tst	r3, r5
   10cce:	d008      	beq.n	10ce2 <Lorawan_Pds_fid2_CB+0x7e>
   10cd0:	7823      	ldrb	r3, [r4, #0]
   10cd2:	2b00      	cmp	r3, #0
   10cd4:	d106      	bne.n	10ce4 <Lorawan_Pds_fid2_CB+0x80>
   10cd6:	490d      	ldr	r1, [pc, #52]	; (10d0c <Lorawan_Pds_fid2_CB+0xa8>)
   10cd8:	2002      	movs	r0, #2
   10cda:	47b0      	blx	r6
   10cdc:	490c      	ldr	r1, [pc, #48]	; (10d10 <Lorawan_Pds_fid2_CB+0xac>)
   10cde:	0028      	movs	r0, r5
   10ce0:	47b0      	blx	r6
   10ce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10ce4:	0020      	movs	r0, r4
   10ce6:	0021      	movs	r1, r4
   10ce8:	2210      	movs	r2, #16
   10cea:	3115      	adds	r1, #21
   10cec:	4d09      	ldr	r5, [pc, #36]	; (10d14 <Lorawan_Pds_fid2_CB+0xb0>)
   10cee:	3035      	adds	r0, #53	; 0x35
   10cf0:	47a8      	blx	r5
   10cf2:	0020      	movs	r0, r4
   10cf4:	1d61      	adds	r1, r4, #5
   10cf6:	2210      	movs	r2, #16
   10cf8:	3025      	adds	r0, #37	; 0x25
   10cfa:	47a8      	blx	r5
   10cfc:	e7f1      	b.n	10ce2 <Lorawan_Pds_fid2_CB+0x7e>
   10cfe:	46c0      	nop			; (mov r8, r8)
   10d00:	20001aa4 	.word	0x20001aa4
   10d04:	20001af9 	.word	0x20001af9
   10d08:	0000ab09 	.word	0x0000ab09
   10d0c:	20001ac9 	.word	0x20001ac9
   10d10:	20001ad9 	.word	0x20001ad9
   10d14:	00016225 	.word	0x00016225

00010d18 <LORAWAN_TxHandler>:
   10d18:	b5f0      	push	{r4, r5, r6, r7, lr}
   10d1a:	b087      	sub	sp, #28
   10d1c:	466b      	mov	r3, sp
   10d1e:	2501      	movs	r5, #1
   10d20:	4c30      	ldr	r4, [pc, #192]	; (10de4 <LORAWAN_TxHandler+0xcc>)
   10d22:	701d      	strb	r5, [r3, #0]
   10d24:	0023      	movs	r3, r4
   10d26:	466a      	mov	r2, sp
   10d28:	33e1      	adds	r3, #225	; 0xe1
   10d2a:	781b      	ldrb	r3, [r3, #0]
   10d2c:	4669      	mov	r1, sp
   10d2e:	7053      	strb	r3, [r2, #1]
   10d30:	0023      	movs	r3, r4
   10d32:	33df      	adds	r3, #223	; 0xdf
   10d34:	781b      	ldrb	r3, [r3, #0]
   10d36:	202f      	movs	r0, #47	; 0x2f
   10d38:	7093      	strb	r3, [r2, #2]
   10d3a:	aa03      	add	r2, sp, #12
   10d3c:	4b2a      	ldr	r3, [pc, #168]	; (10de8 <LORAWAN_TxHandler+0xd0>)
   10d3e:	4798      	blx	r3
   10d40:	2808      	cmp	r0, #8
   10d42:	d004      	beq.n	10d4e <LORAWAN_TxHandler+0x36>
   10d44:	4b29      	ldr	r3, [pc, #164]	; (10dec <LORAWAN_TxHandler+0xd4>)
   10d46:	4798      	blx	r3
   10d48:	2000      	movs	r0, #0
   10d4a:	b007      	add	sp, #28
   10d4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10d4e:	0023      	movs	r3, r4
   10d50:	33f4      	adds	r3, #244	; 0xf4
   10d52:	781b      	ldrb	r3, [r3, #0]
   10d54:	ae01      	add	r6, sp, #4
   10d56:	2b04      	cmp	r3, #4
   10d58:	d103      	bne.n	10d62 <LORAWAN_TxHandler+0x4a>
   10d5a:	0030      	movs	r0, r6
   10d5c:	4b24      	ldr	r3, [pc, #144]	; (10df0 <LORAWAN_TxHandler+0xd8>)
   10d5e:	7035      	strb	r5, [r6, #0]
   10d60:	4798      	blx	r3
   10d62:	4b24      	ldr	r3, [pc, #144]	; (10df4 <LORAWAN_TxHandler+0xdc>)
   10d64:	9803      	ldr	r0, [sp, #12]
   10d66:	9904      	ldr	r1, [sp, #16]
   10d68:	9a05      	ldr	r2, [sp, #20]
   10d6a:	4798      	blx	r3
   10d6c:	0023      	movs	r3, r4
   10d6e:	33fc      	adds	r3, #252	; 0xfc
   10d70:	681d      	ldr	r5, [r3, #0]
   10d72:	23ef      	movs	r3, #239	; 0xef
   10d74:	4f20      	ldr	r7, [pc, #128]	; (10df8 <LORAWAN_TxHandler+0xe0>)
   10d76:	005b      	lsls	r3, r3, #1
   10d78:	2d00      	cmp	r5, #0
   10d7a:	d023      	beq.n	10dc4 <LORAWAN_TxHandler+0xac>
   10d7c:	2201      	movs	r2, #1
   10d7e:	54e2      	strb	r2, [r4, r3]
   10d80:	7828      	ldrb	r0, [r5, #0]
   10d82:	7a2b      	ldrb	r3, [r5, #8]
   10d84:	1e42      	subs	r2, r0, #1
   10d86:	4190      	sbcs	r0, r2
   10d88:	7869      	ldrb	r1, [r5, #1]
   10d8a:	686a      	ldr	r2, [r5, #4]
   10d8c:	b2c0      	uxtb	r0, r0
   10d8e:	47b8      	blx	r7
   10d90:	0023      	movs	r3, r4
   10d92:	33c6      	adds	r3, #198	; 0xc6
   10d94:	881b      	ldrh	r3, [r3, #0]
   10d96:	0030      	movs	r0, r6
   10d98:	7033      	strb	r3, [r6, #0]
   10d9a:	4b18      	ldr	r3, [pc, #96]	; (10dfc <LORAWAN_TxHandler+0xe4>)
   10d9c:	6073      	str	r3, [r6, #4]
   10d9e:	4b18      	ldr	r3, [pc, #96]	; (10e00 <LORAWAN_TxHandler+0xe8>)
   10da0:	4798      	blx	r3
   10da2:	2800      	cmp	r0, #0
   10da4:	d114      	bne.n	10dd0 <LORAWAN_TxHandler+0xb8>
   10da6:	0021      	movs	r1, r4
   10da8:	220e      	movs	r2, #14
   10daa:	317c      	adds	r1, #124	; 0x7c
   10dac:	780b      	ldrb	r3, [r1, #0]
   10dae:	4393      	bics	r3, r2
   10db0:	001a      	movs	r2, r3
   10db2:	2302      	movs	r3, #2
   10db4:	4313      	orrs	r3, r2
   10db6:	700b      	strb	r3, [r1, #0]
   10db8:	2208      	movs	r2, #8
   10dba:	348c      	adds	r4, #140	; 0x8c
   10dbc:	7823      	ldrb	r3, [r4, #0]
   10dbe:	4393      	bics	r3, r2
   10dc0:	7023      	strb	r3, [r4, #0]
   10dc2:	e7c1      	b.n	10d48 <LORAWAN_TxHandler+0x30>
   10dc4:	54e5      	strb	r5, [r4, r3]
   10dc6:	002a      	movs	r2, r5
   10dc8:	002b      	movs	r3, r5
   10dca:	0029      	movs	r1, r5
   10dcc:	0028      	movs	r0, r5
   10dce:	e7de      	b.n	10d8e <LORAWAN_TxHandler+0x76>
   10dd0:	0022      	movs	r2, r4
   10dd2:	2120      	movs	r1, #32
   10dd4:	328c      	adds	r2, #140	; 0x8c
   10dd6:	7813      	ldrb	r3, [r2, #0]
   10dd8:	438b      	bics	r3, r1
   10dda:	7013      	strb	r3, [r2, #0]
   10ddc:	4b03      	ldr	r3, [pc, #12]	; (10dec <LORAWAN_TxHandler+0xd4>)
   10dde:	4798      	blx	r3
   10de0:	e7ea      	b.n	10db8 <LORAWAN_TxHandler+0xa0>
   10de2:	46c0      	nop			; (mov r8, r8)
   10de4:	20001aa4 	.word	0x20001aa4
   10de8:	0000a7e9 	.word	0x0000a7e9
   10dec:	0000de81 	.word	0x0000de81
   10df0:	000122b5 	.word	0x000122b5
   10df4:	0000d911 	.word	0x0000d911
   10df8:	0000dee9 	.word	0x0000dee9
   10dfc:	20001c99 	.word	0x20001c99
   10e00:	000119e1 	.word	0x000119e1

00010e04 <LORAWAN_JoinReqHandler>:
   10e04:	b530      	push	{r4, r5, lr}
   10e06:	b087      	sub	sp, #28
   10e08:	466a      	mov	r2, sp
   10e0a:	2300      	movs	r3, #0
   10e0c:	4c2a      	ldr	r4, [pc, #168]	; (10eb8 <LORAWAN_JoinReqHandler+0xb4>)
   10e0e:	7013      	strb	r3, [r2, #0]
   10e10:	0023      	movs	r3, r4
   10e12:	33e1      	adds	r3, #225	; 0xe1
   10e14:	781b      	ldrb	r3, [r3, #0]
   10e16:	7053      	strb	r3, [r2, #1]
   10e18:	0023      	movs	r3, r4
   10e1a:	33df      	adds	r3, #223	; 0xdf
   10e1c:	781b      	ldrb	r3, [r3, #0]
   10e1e:	7093      	strb	r3, [r2, #2]
   10e20:	0023      	movs	r3, r4
   10e22:	33ff      	adds	r3, #255	; 0xff
   10e24:	7c5b      	ldrb	r3, [r3, #17]
   10e26:	069b      	lsls	r3, r3, #26
   10e28:	d511      	bpl.n	10e4e <LORAWAN_JoinReqHandler+0x4a>
   10e2a:	0023      	movs	r3, r4
   10e2c:	336f      	adds	r3, #111	; 0x6f
   10e2e:	781a      	ldrb	r2, [r3, #0]
   10e30:	6f23      	ldr	r3, [r4, #112]	; 0x70
   10e32:	021b      	lsls	r3, r3, #8
   10e34:	4313      	orrs	r3, r2
   10e36:	0022      	movs	r2, r4
   10e38:	3273      	adds	r2, #115	; 0x73
   10e3a:	7811      	ldrb	r1, [r2, #0]
   10e3c:	6f62      	ldr	r2, [r4, #116]	; 0x74
   10e3e:	0212      	lsls	r2, r2, #8
   10e40:	430a      	orrs	r2, r1
   10e42:	4313      	orrs	r3, r2
   10e44:	d103      	bne.n	10e4e <LORAWAN_JoinReqHandler+0x4a>
   10e46:	0023      	movs	r3, r4
   10e48:	2201      	movs	r2, #1
   10e4a:	337b      	adds	r3, #123	; 0x7b
   10e4c:	701a      	strb	r2, [r3, #0]
   10e4e:	aa03      	add	r2, sp, #12
   10e50:	4669      	mov	r1, sp
   10e52:	202f      	movs	r0, #47	; 0x2f
   10e54:	4b19      	ldr	r3, [pc, #100]	; (10ebc <LORAWAN_JoinReqHandler+0xb8>)
   10e56:	4798      	blx	r3
   10e58:	2808      	cmp	r0, #8
   10e5a:	d004      	beq.n	10e66 <LORAWAN_JoinReqHandler+0x62>
   10e5c:	4b18      	ldr	r3, [pc, #96]	; (10ec0 <LORAWAN_JoinReqHandler+0xbc>)
   10e5e:	4798      	blx	r3
   10e60:	2000      	movs	r0, #0
   10e62:	b007      	add	sp, #28
   10e64:	bd30      	pop	{r4, r5, pc}
   10e66:	4b17      	ldr	r3, [pc, #92]	; (10ec4 <LORAWAN_JoinReqHandler+0xc0>)
   10e68:	9803      	ldr	r0, [sp, #12]
   10e6a:	9904      	ldr	r1, [sp, #16]
   10e6c:	9a05      	ldr	r2, [sp, #20]
   10e6e:	4798      	blx	r3
   10e70:	0023      	movs	r3, r4
   10e72:	33f4      	adds	r3, #244	; 0xf4
   10e74:	781b      	ldrb	r3, [r3, #0]
   10e76:	ad01      	add	r5, sp, #4
   10e78:	2b04      	cmp	r3, #4
   10e7a:	d104      	bne.n	10e86 <LORAWAN_JoinReqHandler+0x82>
   10e7c:	3b03      	subs	r3, #3
   10e7e:	702b      	strb	r3, [r5, #0]
   10e80:	0028      	movs	r0, r5
   10e82:	4b11      	ldr	r3, [pc, #68]	; (10ec8 <LORAWAN_JoinReqHandler+0xc4>)
   10e84:	4798      	blx	r3
   10e86:	23ef      	movs	r3, #239	; 0xef
   10e88:	2200      	movs	r2, #0
   10e8a:	005b      	lsls	r3, r3, #1
   10e8c:	54e2      	strb	r2, [r4, r3]
   10e8e:	4b0f      	ldr	r3, [pc, #60]	; (10ecc <LORAWAN_JoinReqHandler+0xc8>)
   10e90:	4798      	blx	r3
   10e92:	4b0f      	ldr	r3, [pc, #60]	; (10ed0 <LORAWAN_JoinReqHandler+0xcc>)
   10e94:	7028      	strb	r0, [r5, #0]
   10e96:	606b      	str	r3, [r5, #4]
   10e98:	0028      	movs	r0, r5
   10e9a:	4b0e      	ldr	r3, [pc, #56]	; (10ed4 <LORAWAN_JoinReqHandler+0xd0>)
   10e9c:	4798      	blx	r3
   10e9e:	2800      	cmp	r0, #0
   10ea0:	d001      	beq.n	10ea6 <LORAWAN_JoinReqHandler+0xa2>
   10ea2:	201b      	movs	r0, #27
   10ea4:	e7da      	b.n	10e5c <LORAWAN_JoinReqHandler+0x58>
   10ea6:	220e      	movs	r2, #14
   10ea8:	347c      	adds	r4, #124	; 0x7c
   10eaa:	7823      	ldrb	r3, [r4, #0]
   10eac:	4393      	bics	r3, r2
   10eae:	001a      	movs	r2, r3
   10eb0:	2302      	movs	r3, #2
   10eb2:	4313      	orrs	r3, r2
   10eb4:	7023      	strb	r3, [r4, #0]
   10eb6:	e7d3      	b.n	10e60 <LORAWAN_JoinReqHandler+0x5c>
   10eb8:	20001aa4 	.word	0x20001aa4
   10ebc:	0000a7e9 	.word	0x0000a7e9
   10ec0:	0000d3ad 	.word	0x0000d3ad
   10ec4:	0000d911 	.word	0x0000d911
   10ec8:	000122b5 	.word	0x000122b5
   10ecc:	0000d75d 	.word	0x0000d75d
   10ed0:	20001c89 	.word	0x20001c89
   10ed4:	000119e1 	.word	0x000119e1

00010ed8 <LORAWAN_RxHandler>:
   10ed8:	b513      	push	{r0, r1, r4, lr}
   10eda:	4b0c      	ldr	r3, [pc, #48]	; (10f0c <LORAWAN_RxHandler+0x34>)
   10edc:	781b      	ldrb	r3, [r3, #0]
   10ede:	2b08      	cmp	r3, #8
   10ee0:	d011      	beq.n	10f06 <LORAWAN_RxHandler+0x2e>
   10ee2:	2b10      	cmp	r3, #16
   10ee4:	d001      	beq.n	10eea <LORAWAN_RxHandler+0x12>
   10ee6:	2b01      	cmp	r3, #1
   10ee8:	d10b      	bne.n	10f02 <LORAWAN_RxHandler+0x2a>
   10eea:	466b      	mov	r3, sp
   10eec:	1c9c      	adds	r4, r3, #2
   10eee:	0021      	movs	r1, r4
   10ef0:	a801      	add	r0, sp, #4
   10ef2:	4b07      	ldr	r3, [pc, #28]	; (10f10 <LORAWAN_RxHandler+0x38>)
   10ef4:	4798      	blx	r3
   10ef6:	9801      	ldr	r0, [sp, #4]
   10ef8:	2800      	cmp	r0, #0
   10efa:	d002      	beq.n	10f02 <LORAWAN_RxHandler+0x2a>
   10efc:	7821      	ldrb	r1, [r4, #0]
   10efe:	4b05      	ldr	r3, [pc, #20]	; (10f14 <LORAWAN_RxHandler+0x3c>)
   10f00:	4798      	blx	r3
   10f02:	2000      	movs	r0, #0
   10f04:	bd16      	pop	{r1, r2, r4, pc}
   10f06:	4b04      	ldr	r3, [pc, #16]	; (10f18 <LORAWAN_RxHandler+0x40>)
   10f08:	4798      	blx	r3
   10f0a:	e7fa      	b.n	10f02 <LORAWAN_RxHandler+0x2a>
   10f0c:	20001c88 	.word	0x20001c88
   10f10:	00011bad 	.word	0x00011bad
   10f14:	0000f425 	.word	0x0000f425
   10f18:	0000ed95 	.word	0x0000ed95

00010f1c <LORAWAN_PostTask>:
   10f1c:	b510      	push	{r4, lr}
   10f1e:	4b08      	ldr	r3, [pc, #32]	; (10f40 <LORAWAN_PostTask+0x24>)
   10f20:	0004      	movs	r4, r0
   10f22:	4798      	blx	r3
   10f24:	2201      	movs	r2, #1
   10f26:	40a2      	lsls	r2, r4
   10f28:	4906      	ldr	r1, [pc, #24]	; (10f44 <LORAWAN_PostTask+0x28>)
   10f2a:	780b      	ldrb	r3, [r1, #0]
   10f2c:	4313      	orrs	r3, r2
   10f2e:	b2db      	uxtb	r3, r3
   10f30:	700b      	strb	r3, [r1, #0]
   10f32:	4b05      	ldr	r3, [pc, #20]	; (10f48 <LORAWAN_PostTask+0x2c>)
   10f34:	4798      	blx	r3
   10f36:	2004      	movs	r0, #4
   10f38:	4b04      	ldr	r3, [pc, #16]	; (10f4c <LORAWAN_PostTask+0x30>)
   10f3a:	4798      	blx	r3
   10f3c:	bd10      	pop	{r4, pc}
   10f3e:	46c0      	nop			; (mov r8, r8)
   10f40:	000052bd 	.word	0x000052bd
   10f44:	20001088 	.word	0x20001088
   10f48:	000052c9 	.word	0x000052c9
   10f4c:	0000c191 	.word	0x0000c191

00010f50 <LORAWAN_TaskHandler>:
   10f50:	b570      	push	{r4, r5, r6, lr}
   10f52:	2601      	movs	r6, #1
   10f54:	4d0e      	ldr	r5, [pc, #56]	; (10f90 <LORAWAN_TaskHandler+0x40>)
   10f56:	e015      	b.n	10f84 <LORAWAN_TaskHandler+0x34>
   10f58:	2400      	movs	r4, #0
   10f5a:	782b      	ldrb	r3, [r5, #0]
   10f5c:	4123      	asrs	r3, r4
   10f5e:	4233      	tst	r3, r6
   10f60:	d00d      	beq.n	10f7e <LORAWAN_TaskHandler+0x2e>
   10f62:	4b0c      	ldr	r3, [pc, #48]	; (10f94 <LORAWAN_TaskHandler+0x44>)
   10f64:	4798      	blx	r3
   10f66:	0032      	movs	r2, r6
   10f68:	40a2      	lsls	r2, r4
   10f6a:	782b      	ldrb	r3, [r5, #0]
   10f6c:	00a4      	lsls	r4, r4, #2
   10f6e:	4393      	bics	r3, r2
   10f70:	702b      	strb	r3, [r5, #0]
   10f72:	4b09      	ldr	r3, [pc, #36]	; (10f98 <LORAWAN_TaskHandler+0x48>)
   10f74:	4798      	blx	r3
   10f76:	4b09      	ldr	r3, [pc, #36]	; (10f9c <LORAWAN_TaskHandler+0x4c>)
   10f78:	58e3      	ldr	r3, [r4, r3]
   10f7a:	4798      	blx	r3
   10f7c:	e7ea      	b.n	10f54 <LORAWAN_TaskHandler+0x4>
   10f7e:	3401      	adds	r4, #1
   10f80:	2c03      	cmp	r4, #3
   10f82:	d1ea      	bne.n	10f5a <LORAWAN_TaskHandler+0xa>
   10f84:	7828      	ldrb	r0, [r5, #0]
   10f86:	b2c0      	uxtb	r0, r0
   10f88:	2800      	cmp	r0, #0
   10f8a:	d1e5      	bne.n	10f58 <LORAWAN_TaskHandler+0x8>
   10f8c:	bd70      	pop	{r4, r5, r6, pc}
   10f8e:	46c0      	nop			; (mov r8, r8)
   10f90:	20001088 	.word	0x20001088
   10f94:	000052bd 	.word	0x000052bd
   10f98:	000052c9 	.word	0x000052c9
   10f9c:	0001e660 	.word	0x0001e660

00010fa0 <RADIO_GetAttr>:
   10fa0:	b510      	push	{r4, lr}
   10fa2:	000b      	movs	r3, r1
   10fa4:	281f      	cmp	r0, #31
   10fa6:	d900      	bls.n	10faa <RADIO_GetAttr+0xa>
   10fa8:	e069      	b.n	1107e <RADIO_GetAttr+0xde>
   10faa:	f001 fd6b 	bl	12a84 <__gnu_thumb1_case_uqi>
   10fae:	1410      	.short	0x1410
   10fb0:	68201c19 	.word	0x68201c19
   10fb4:	312e2a27 	.word	0x312e2a27
   10fb8:	3d3a3734 	.word	0x3d3a3734
   10fbc:	46434054 	.word	0x46434054
   10fc0:	68245149 	.word	0x68245149
   10fc4:	68686859 	.word	0x68686859
   10fc8:	5c686817 	.word	0x5c686817
   10fcc:	6360      	.short	0x6360
   10fce:	4a2d      	ldr	r2, [pc, #180]	; (11084 <RADIO_GetAttr+0xe4>)
   10fd0:	7e12      	ldrb	r2, [r2, #24]
   10fd2:	701a      	strb	r2, [r3, #0]
   10fd4:	e002      	b.n	10fdc <RADIO_GetAttr+0x3c>
   10fd6:	4a2b      	ldr	r2, [pc, #172]	; (11084 <RADIO_GetAttr+0xe4>)
   10fd8:	6812      	ldr	r2, [r2, #0]
   10fda:	601a      	str	r2, [r3, #0]
   10fdc:	2000      	movs	r0, #0
   10fde:	bd10      	pop	{r4, pc}
   10fe0:	4a28      	ldr	r2, [pc, #160]	; (11084 <RADIO_GetAttr+0xe4>)
   10fe2:	6852      	ldr	r2, [r2, #4]
   10fe4:	e7f9      	b.n	10fda <RADIO_GetAttr+0x3a>
   10fe6:	4a27      	ldr	r2, [pc, #156]	; (11084 <RADIO_GetAttr+0xe4>)
   10fe8:	8a92      	ldrh	r2, [r2, #20]
   10fea:	801a      	strh	r2, [r3, #0]
   10fec:	e7f6      	b.n	10fdc <RADIO_GetAttr+0x3c>
   10fee:	4a25      	ldr	r2, [pc, #148]	; (11084 <RADIO_GetAttr+0xe4>)
   10ff0:	3203      	adds	r2, #3
   10ff2:	7fd2      	ldrb	r2, [r2, #31]
   10ff4:	e7ed      	b.n	10fd2 <RADIO_GetAttr+0x32>
   10ff6:	4a23      	ldr	r2, [pc, #140]	; (11084 <RADIO_GetAttr+0xe4>)
   10ff8:	3204      	adds	r2, #4
   10ffa:	e7fa      	b.n	10ff2 <RADIO_GetAttr+0x52>
   10ffc:	4a21      	ldr	r2, [pc, #132]	; (11084 <RADIO_GetAttr+0xe4>)
   10ffe:	3206      	adds	r2, #6
   11000:	e7f7      	b.n	10ff2 <RADIO_GetAttr+0x52>
   11002:	4a20      	ldr	r2, [pc, #128]	; (11084 <RADIO_GetAttr+0xe4>)
   11004:	3236      	adds	r2, #54	; 0x36
   11006:	7812      	ldrb	r2, [r2, #0]
   11008:	e7e3      	b.n	10fd2 <RADIO_GetAttr+0x32>
   1100a:	4a1e      	ldr	r2, [pc, #120]	; (11084 <RADIO_GetAttr+0xe4>)
   1100c:	3205      	adds	r2, #5
   1100e:	e7f0      	b.n	10ff2 <RADIO_GetAttr+0x52>
   11010:	4a1c      	ldr	r2, [pc, #112]	; (11084 <RADIO_GetAttr+0xe4>)
   11012:	3234      	adds	r2, #52	; 0x34
   11014:	e7f7      	b.n	11006 <RADIO_GetAttr+0x66>
   11016:	4a1b      	ldr	r2, [pc, #108]	; (11084 <RADIO_GetAttr+0xe4>)
   11018:	8ad2      	ldrh	r2, [r2, #22]
   1101a:	e7e6      	b.n	10fea <RADIO_GetAttr+0x4a>
   1101c:	4a19      	ldr	r2, [pc, #100]	; (11084 <RADIO_GetAttr+0xe4>)
   1101e:	3233      	adds	r2, #51	; 0x33
   11020:	e7f1      	b.n	11006 <RADIO_GetAttr+0x66>
   11022:	4a18      	ldr	r2, [pc, #96]	; (11084 <RADIO_GetAttr+0xe4>)
   11024:	68d2      	ldr	r2, [r2, #12]
   11026:	e7d8      	b.n	10fda <RADIO_GetAttr+0x3a>
   11028:	4a16      	ldr	r2, [pc, #88]	; (11084 <RADIO_GetAttr+0xe4>)
   1102a:	6892      	ldr	r2, [r2, #8]
   1102c:	e7d5      	b.n	10fda <RADIO_GetAttr+0x3a>
   1102e:	4a15      	ldr	r2, [pc, #84]	; (11084 <RADIO_GetAttr+0xe4>)
   11030:	3237      	adds	r2, #55	; 0x37
   11032:	e7e8      	b.n	11006 <RADIO_GetAttr+0x66>
   11034:	4a13      	ldr	r2, [pc, #76]	; (11084 <RADIO_GetAttr+0xe4>)
   11036:	3238      	adds	r2, #56	; 0x38
   11038:	e7e5      	b.n	11006 <RADIO_GetAttr+0x66>
   1103a:	4a12      	ldr	r2, [pc, #72]	; (11084 <RADIO_GetAttr+0xe4>)
   1103c:	3239      	adds	r2, #57	; 0x39
   1103e:	e7e2      	b.n	11006 <RADIO_GetAttr+0x66>
   11040:	4a10      	ldr	r2, [pc, #64]	; (11084 <RADIO_GetAttr+0xe4>)
   11042:	4911      	ldr	r1, [pc, #68]	; (11088 <RADIO_GetAttr+0xe8>)
   11044:	3202      	adds	r2, #2
   11046:	7fd2      	ldrb	r2, [r2, #31]
   11048:	0018      	movs	r0, r3
   1104a:	4b10      	ldr	r3, [pc, #64]	; (1108c <RADIO_GetAttr+0xec>)
   1104c:	4798      	blx	r3
   1104e:	e7c5      	b.n	10fdc <RADIO_GetAttr+0x3c>
   11050:	4a0c      	ldr	r2, [pc, #48]	; (11084 <RADIO_GetAttr+0xe4>)
   11052:	3202      	adds	r2, #2
   11054:	e7cd      	b.n	10ff2 <RADIO_GetAttr+0x52>
   11056:	4a0b      	ldr	r2, [pc, #44]	; (11084 <RADIO_GetAttr+0xe4>)
   11058:	3232      	adds	r2, #50	; 0x32
   1105a:	7812      	ldrb	r2, [r2, #0]
   1105c:	b252      	sxtb	r2, r2
   1105e:	e7b8      	b.n	10fd2 <RADIO_GetAttr+0x32>
   11060:	4a08      	ldr	r2, [pc, #32]	; (11084 <RADIO_GetAttr+0xe4>)
   11062:	3235      	adds	r2, #53	; 0x35
   11064:	e7cf      	b.n	11006 <RADIO_GetAttr+0x66>
   11066:	4907      	ldr	r1, [pc, #28]	; (11084 <RADIO_GetAttr+0xe4>)
   11068:	2206      	movs	r2, #6
   1106a:	313c      	adds	r1, #60	; 0x3c
   1106c:	e7ec      	b.n	11048 <RADIO_GetAttr+0xa8>
   1106e:	4a05      	ldr	r2, [pc, #20]	; (11084 <RADIO_GetAttr+0xe4>)
   11070:	3254      	adds	r2, #84	; 0x54
   11072:	e7c8      	b.n	11006 <RADIO_GetAttr+0x66>
   11074:	4a03      	ldr	r2, [pc, #12]	; (11084 <RADIO_GetAttr+0xe4>)
   11076:	3256      	adds	r2, #86	; 0x56
   11078:	2100      	movs	r1, #0
   1107a:	5e52      	ldrsh	r2, [r2, r1]
   1107c:	e7b5      	b.n	10fea <RADIO_GetAttr+0x4a>
   1107e:	2005      	movs	r0, #5
   11080:	e7ad      	b.n	10fde <RADIO_GetAttr+0x3e>
   11082:	46c0      	nop			; (mov r8, r8)
   11084:	200018c8 	.word	0x200018c8
   11088:	200018e1 	.word	0x200018e1
   1108c:	00016225 	.word	0x00016225

00011090 <RADIO_SetAttr>:
   11090:	b5f0      	push	{r4, r5, r6, r7, lr}
   11092:	4b77      	ldr	r3, [pc, #476]	; (11270 <RADIO_SetAttr+0x1e0>)
   11094:	b085      	sub	sp, #20
   11096:	0006      	movs	r6, r0
   11098:	000d      	movs	r5, r1
   1109a:	4798      	blx	r3
   1109c:	2404      	movs	r4, #4
   1109e:	2801      	cmp	r0, #1
   110a0:	d11a      	bne.n	110d8 <RADIO_SetAttr+0x48>
   110a2:	2e1d      	cmp	r6, #29
   110a4:	d900      	bls.n	110a8 <RADIO_SetAttr+0x18>
   110a6:	e0e0      	b.n	1126a <RADIO_SetAttr+0x1da>
   110a8:	0030      	movs	r0, r6
   110aa:	f001 fceb 	bl	12a84 <__gnu_thumb1_case_uqi>
   110ae:	514d      	.short	0x514d
   110b0:	de6d6965 	.word	0xde6d6965
   110b4:	8f8b8179 	.word	0x8f8b8179
   110b8:	a7a49b97 	.word	0xa7a49b97
   110bc:	bcb3abde 	.word	0xbcb3abde
   110c0:	de72cdc5 	.word	0xde72cdc5
   110c4:	dededed5 	.word	0xdededed5
   110c8:	18dede0f 	.word	0x18dede0f
   110cc:	2403      	movs	r4, #3
   110ce:	2d00      	cmp	r5, #0
   110d0:	d002      	beq.n	110d8 <RADIO_SetAttr+0x48>
   110d2:	4b68      	ldr	r3, [pc, #416]	; (11274 <RADIO_SetAttr+0x1e4>)
   110d4:	611d      	str	r5, [r3, #16]
   110d6:	2400      	movs	r4, #0
   110d8:	0020      	movs	r0, r4
   110da:	b005      	add	sp, #20
   110dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   110de:	796e      	ldrb	r6, [r5, #5]
   110e0:	2e00      	cmp	r6, #0
   110e2:	d109      	bne.n	110f8 <RADIO_SetAttr+0x68>
   110e4:	4b63      	ldr	r3, [pc, #396]	; (11274 <RADIO_SetAttr+0x1e4>)
   110e6:	001a      	movs	r2, r3
   110e8:	649e      	str	r6, [r3, #72]	; 0x48
   110ea:	879e      	strh	r6, [r3, #60]	; 0x3c
   110ec:	87de      	strh	r6, [r3, #62]	; 0x3e
   110ee:	3240      	adds	r2, #64	; 0x40
   110f0:	3341      	adds	r3, #65	; 0x41
   110f2:	7016      	strb	r6, [r2, #0]
   110f4:	701e      	strb	r6, [r3, #0]
   110f6:	e7ee      	b.n	110d6 <RADIO_SetAttr+0x46>
   110f8:	882b      	ldrh	r3, [r5, #0]
   110fa:	2403      	movs	r4, #3
   110fc:	9301      	str	r3, [sp, #4]
   110fe:	2b00      	cmp	r3, #0
   11100:	d0ea      	beq.n	110d8 <RADIO_SetAttr+0x48>
   11102:	792f      	ldrb	r7, [r5, #4]
   11104:	2f00      	cmp	r7, #0
   11106:	d0e7      	beq.n	110d8 <RADIO_SetAttr+0x48>
   11108:	20fa      	movs	r0, #250	; 0xfa
   1110a:	0080      	lsls	r0, r0, #2
   1110c:	0039      	movs	r1, r7
   1110e:	4358      	muls	r0, r3
   11110:	4b59      	ldr	r3, [pc, #356]	; (11278 <RADIO_SetAttr+0x1e8>)
   11112:	4798      	blx	r3
   11114:	4b59      	ldr	r3, [pc, #356]	; (1127c <RADIO_SetAttr+0x1ec>)
   11116:	4798      	blx	r3
   11118:	4959      	ldr	r1, [pc, #356]	; (11280 <RADIO_SetAttr+0x1f0>)
   1111a:	9002      	str	r0, [sp, #8]
   1111c:	4b59      	ldr	r3, [pc, #356]	; (11284 <RADIO_SetAttr+0x1f4>)
   1111e:	4798      	blx	r3
   11120:	9003      	str	r0, [sp, #12]
   11122:	2800      	cmp	r0, #0
   11124:	d1d8      	bne.n	110d8 <RADIO_SetAttr+0x48>
   11126:	2302      	movs	r3, #2
   11128:	5eed      	ldrsh	r5, [r5, r3]
   1112a:	9802      	ldr	r0, [sp, #8]
   1112c:	4b56      	ldr	r3, [pc, #344]	; (11288 <RADIO_SetAttr+0x1f8>)
   1112e:	4798      	blx	r3
   11130:	466b      	mov	r3, sp
   11132:	4c50      	ldr	r4, [pc, #320]	; (11274 <RADIO_SetAttr+0x1e4>)
   11134:	889b      	ldrh	r3, [r3, #4]
   11136:	64a0      	str	r0, [r4, #72]	; 0x48
   11138:	87a3      	strh	r3, [r4, #60]	; 0x3c
   1113a:	0023      	movs	r3, r4
   1113c:	87e5      	strh	r5, [r4, #62]	; 0x3e
   1113e:	3340      	adds	r3, #64	; 0x40
   11140:	3441      	adds	r4, #65	; 0x41
   11142:	701f      	strb	r7, [r3, #0]
   11144:	7026      	strb	r6, [r4, #0]
   11146:	e7c6      	b.n	110d6 <RADIO_SetAttr+0x46>
   11148:	782a      	ldrb	r2, [r5, #0]
   1114a:	4b4a      	ldr	r3, [pc, #296]	; (11274 <RADIO_SetAttr+0x1e4>)
   1114c:	761a      	strb	r2, [r3, #24]
   1114e:	e7c2      	b.n	110d6 <RADIO_SetAttr+0x46>
   11150:	4a4e      	ldr	r2, [pc, #312]	; (1128c <RADIO_SetAttr+0x1fc>)
   11152:	682b      	ldr	r3, [r5, #0]
   11154:	1899      	adds	r1, r3, r2
   11156:	4a4e      	ldr	r2, [pc, #312]	; (11290 <RADIO_SetAttr+0x200>)
   11158:	4291      	cmp	r1, r2
   1115a:	d90a      	bls.n	11172 <RADIO_SetAttr+0xe2>
   1115c:	4a4d      	ldr	r2, [pc, #308]	; (11294 <RADIO_SetAttr+0x204>)
   1115e:	494e      	ldr	r1, [pc, #312]	; (11298 <RADIO_SetAttr+0x208>)
   11160:	189a      	adds	r2, r3, r2
   11162:	428a      	cmp	r2, r1
   11164:	d905      	bls.n	11172 <RADIO_SetAttr+0xe2>
   11166:	4a4d      	ldr	r2, [pc, #308]	; (1129c <RADIO_SetAttr+0x20c>)
   11168:	494d      	ldr	r1, [pc, #308]	; (112a0 <RADIO_SetAttr+0x210>)
   1116a:	189a      	adds	r2, r3, r2
   1116c:	2405      	movs	r4, #5
   1116e:	428a      	cmp	r2, r1
   11170:	d8b2      	bhi.n	110d8 <RADIO_SetAttr+0x48>
   11172:	4a40      	ldr	r2, [pc, #256]	; (11274 <RADIO_SetAttr+0x1e4>)
   11174:	6013      	str	r3, [r2, #0]
   11176:	e7ae      	b.n	110d6 <RADIO_SetAttr+0x46>
   11178:	682a      	ldr	r2, [r5, #0]
   1117a:	4b3e      	ldr	r3, [pc, #248]	; (11274 <RADIO_SetAttr+0x1e4>)
   1117c:	605a      	str	r2, [r3, #4]
   1117e:	e7aa      	b.n	110d6 <RADIO_SetAttr+0x46>
   11180:	882a      	ldrh	r2, [r5, #0]
   11182:	4b3c      	ldr	r3, [pc, #240]	; (11274 <RADIO_SetAttr+0x1e4>)
   11184:	829a      	strh	r2, [r3, #20]
   11186:	e7a6      	b.n	110d6 <RADIO_SetAttr+0x46>
   11188:	4b3a      	ldr	r3, [pc, #232]	; (11274 <RADIO_SetAttr+0x1e4>)
   1118a:	782a      	ldrb	r2, [r5, #0]
   1118c:	3303      	adds	r3, #3
   1118e:	77da      	strb	r2, [r3, #31]
   11190:	e7a1      	b.n	110d6 <RADIO_SetAttr+0x46>
   11192:	782a      	ldrb	r2, [r5, #0]
   11194:	2405      	movs	r4, #5
   11196:	2a01      	cmp	r2, #1
   11198:	d89e      	bhi.n	110d8 <RADIO_SetAttr+0x48>
   1119a:	4b36      	ldr	r3, [pc, #216]	; (11274 <RADIO_SetAttr+0x1e4>)
   1119c:	3304      	adds	r3, #4
   1119e:	e7f6      	b.n	1118e <RADIO_SetAttr+0xfe>
   111a0:	782a      	ldrb	r2, [r5, #0]
   111a2:	2405      	movs	r4, #5
   111a4:	2a01      	cmp	r2, #1
   111a6:	d900      	bls.n	111aa <RADIO_SetAttr+0x11a>
   111a8:	e796      	b.n	110d8 <RADIO_SetAttr+0x48>
   111aa:	4b32      	ldr	r3, [pc, #200]	; (11274 <RADIO_SetAttr+0x1e4>)
   111ac:	3306      	adds	r3, #6
   111ae:	e7ee      	b.n	1118e <RADIO_SetAttr+0xfe>
   111b0:	782a      	ldrb	r2, [r5, #0]
   111b2:	2405      	movs	r4, #5
   111b4:	1fd3      	subs	r3, r2, #7
   111b6:	2b02      	cmp	r3, #2
   111b8:	d900      	bls.n	111bc <RADIO_SetAttr+0x12c>
   111ba:	e78d      	b.n	110d8 <RADIO_SetAttr+0x48>
   111bc:	4b2d      	ldr	r3, [pc, #180]	; (11274 <RADIO_SetAttr+0x1e4>)
   111be:	3336      	adds	r3, #54	; 0x36
   111c0:	701a      	strb	r2, [r3, #0]
   111c2:	e788      	b.n	110d6 <RADIO_SetAttr+0x46>
   111c4:	4b2b      	ldr	r3, [pc, #172]	; (11274 <RADIO_SetAttr+0x1e4>)
   111c6:	782a      	ldrb	r2, [r5, #0]
   111c8:	3305      	adds	r3, #5
   111ca:	e7e0      	b.n	1118e <RADIO_SetAttr+0xfe>
   111cc:	782a      	ldrb	r2, [r5, #0]
   111ce:	2405      	movs	r4, #5
   111d0:	2a01      	cmp	r2, #1
   111d2:	d900      	bls.n	111d6 <RADIO_SetAttr+0x146>
   111d4:	e780      	b.n	110d8 <RADIO_SetAttr+0x48>
   111d6:	4b27      	ldr	r3, [pc, #156]	; (11274 <RADIO_SetAttr+0x1e4>)
   111d8:	3334      	adds	r3, #52	; 0x34
   111da:	e7f1      	b.n	111c0 <RADIO_SetAttr+0x130>
   111dc:	882a      	ldrh	r2, [r5, #0]
   111de:	4b25      	ldr	r3, [pc, #148]	; (11274 <RADIO_SetAttr+0x1e4>)
   111e0:	82da      	strh	r2, [r3, #22]
   111e2:	e778      	b.n	110d6 <RADIO_SetAttr+0x46>
   111e4:	782a      	ldrb	r2, [r5, #0]
   111e6:	2405      	movs	r4, #5
   111e8:	1e53      	subs	r3, r2, #1
   111ea:	2b03      	cmp	r3, #3
   111ec:	d900      	bls.n	111f0 <RADIO_SetAttr+0x160>
   111ee:	e773      	b.n	110d8 <RADIO_SetAttr+0x48>
   111f0:	4b20      	ldr	r3, [pc, #128]	; (11274 <RADIO_SetAttr+0x1e4>)
   111f2:	3333      	adds	r3, #51	; 0x33
   111f4:	e7e4      	b.n	111c0 <RADIO_SetAttr+0x130>
   111f6:	4b1f      	ldr	r3, [pc, #124]	; (11274 <RADIO_SetAttr+0x1e4>)
   111f8:	682a      	ldr	r2, [r5, #0]
   111fa:	60da      	str	r2, [r3, #12]
   111fc:	682a      	ldr	r2, [r5, #0]
   111fe:	4b1d      	ldr	r3, [pc, #116]	; (11274 <RADIO_SetAttr+0x1e4>)
   11200:	609a      	str	r2, [r3, #8]
   11202:	e768      	b.n	110d6 <RADIO_SetAttr+0x46>
   11204:	782a      	ldrb	r2, [r5, #0]
   11206:	2405      	movs	r4, #5
   11208:	2a03      	cmp	r2, #3
   1120a:	d900      	bls.n	1120e <RADIO_SetAttr+0x17e>
   1120c:	e764      	b.n	110d8 <RADIO_SetAttr+0x48>
   1120e:	4b19      	ldr	r3, [pc, #100]	; (11274 <RADIO_SetAttr+0x1e4>)
   11210:	3337      	adds	r3, #55	; 0x37
   11212:	e7d5      	b.n	111c0 <RADIO_SetAttr+0x130>
   11214:	782a      	ldrb	r2, [r5, #0]
   11216:	2405      	movs	r4, #5
   11218:	1e53      	subs	r3, r2, #1
   1121a:	2b16      	cmp	r3, #22
   1121c:	d900      	bls.n	11220 <RADIO_SetAttr+0x190>
   1121e:	e75b      	b.n	110d8 <RADIO_SetAttr+0x48>
   11220:	4b14      	ldr	r3, [pc, #80]	; (11274 <RADIO_SetAttr+0x1e4>)
   11222:	3338      	adds	r3, #56	; 0x38
   11224:	e7cc      	b.n	111c0 <RADIO_SetAttr+0x130>
   11226:	782a      	ldrb	r2, [r5, #0]
   11228:	2405      	movs	r4, #5
   1122a:	1e53      	subs	r3, r2, #1
   1122c:	2b16      	cmp	r3, #22
   1122e:	d900      	bls.n	11232 <RADIO_SetAttr+0x1a2>
   11230:	e752      	b.n	110d8 <RADIO_SetAttr+0x48>
   11232:	4b10      	ldr	r3, [pc, #64]	; (11274 <RADIO_SetAttr+0x1e4>)
   11234:	3339      	adds	r3, #57	; 0x39
   11236:	e7c3      	b.n	111c0 <RADIO_SetAttr+0x130>
   11238:	4b0e      	ldr	r3, [pc, #56]	; (11274 <RADIO_SetAttr+0x1e4>)
   1123a:	0029      	movs	r1, r5
   1123c:	3302      	adds	r3, #2
   1123e:	7fda      	ldrb	r2, [r3, #31]
   11240:	4818      	ldr	r0, [pc, #96]	; (112a4 <RADIO_SetAttr+0x214>)
   11242:	4b19      	ldr	r3, [pc, #100]	; (112a8 <RADIO_SetAttr+0x218>)
   11244:	4798      	blx	r3
   11246:	e746      	b.n	110d6 <RADIO_SetAttr+0x46>
   11248:	782b      	ldrb	r3, [r5, #0]
   1124a:	1c1a      	adds	r2, r3, #0
   1124c:	2b08      	cmp	r3, #8
   1124e:	d900      	bls.n	11252 <RADIO_SetAttr+0x1c2>
   11250:	2208      	movs	r2, #8
   11252:	4b08      	ldr	r3, [pc, #32]	; (11274 <RADIO_SetAttr+0x1e4>)
   11254:	3302      	adds	r3, #2
   11256:	e79a      	b.n	1118e <RADIO_SetAttr+0xfe>
   11258:	2405      	movs	r4, #5
   1125a:	782a      	ldrb	r2, [r5, #0]
   1125c:	1fd3      	subs	r3, r2, #7
   1125e:	42a3      	cmp	r3, r4
   11260:	d900      	bls.n	11264 <RADIO_SetAttr+0x1d4>
   11262:	e739      	b.n	110d8 <RADIO_SetAttr+0x48>
   11264:	4b03      	ldr	r3, [pc, #12]	; (11274 <RADIO_SetAttr+0x1e4>)
   11266:	3335      	adds	r3, #53	; 0x35
   11268:	e7aa      	b.n	111c0 <RADIO_SetAttr+0x130>
   1126a:	2405      	movs	r4, #5
   1126c:	e734      	b.n	110d8 <RADIO_SetAttr+0x48>
   1126e:	46c0      	nop			; (mov r8, r8)
   11270:	000119c5 	.word	0x000119c5
   11274:	200018c8 	.word	0x200018c8
   11278:	00012bc1 	.word	0x00012bc1
   1127c:	00013d4d 	.word	0x00013d4d
   11280:	43fa0000 	.word	0x43fa0000
   11284:	00012dbd 	.word	0x00012dbd
   11288:	00012ea1 	.word	0x00012ea1
   1128c:	f7d58bc0 	.word	0xf7d58bc0
   11290:	0243d580 	.word	0x0243d580
   11294:	e78fe580 	.word	0xe78fe580
   11298:	06dac2c0 	.word	0x06dac2c0
   1129c:	cc9eec80 	.word	0xcc9eec80
   112a0:	096ae380 	.word	0x096ae380
   112a4:	200018e1 	.word	0x200018e1
   112a8:	00016225 	.word	0x00016225

000112ac <RADIO_Init>:
   112ac:	b510      	push	{r4, lr}
   112ae:	4b0c      	ldr	r3, [pc, #48]	; (112e0 <RADIO_Init+0x34>)
   112b0:	4798      	blx	r3
   112b2:	4b0c      	ldr	r3, [pc, #48]	; (112e4 <RADIO_Init+0x38>)
   112b4:	201f      	movs	r0, #31
   112b6:	4798      	blx	r3
   112b8:	4c0b      	ldr	r4, [pc, #44]	; (112e8 <RADIO_Init+0x3c>)
   112ba:	490c      	ldr	r1, [pc, #48]	; (112ec <RADIO_Init+0x40>)
   112bc:	2001      	movs	r0, #1
   112be:	47a0      	blx	r4
   112c0:	490b      	ldr	r1, [pc, #44]	; (112f0 <RADIO_Init+0x44>)
   112c2:	2002      	movs	r0, #2
   112c4:	47a0      	blx	r4
   112c6:	490b      	ldr	r1, [pc, #44]	; (112f4 <RADIO_Init+0x48>)
   112c8:	2004      	movs	r0, #4
   112ca:	47a0      	blx	r4
   112cc:	490a      	ldr	r1, [pc, #40]	; (112f8 <RADIO_Init+0x4c>)
   112ce:	2008      	movs	r0, #8
   112d0:	47a0      	blx	r4
   112d2:	490a      	ldr	r1, [pc, #40]	; (112fc <RADIO_Init+0x50>)
   112d4:	2010      	movs	r0, #16
   112d6:	47a0      	blx	r4
   112d8:	4909      	ldr	r1, [pc, #36]	; (11300 <RADIO_Init+0x54>)
   112da:	2020      	movs	r0, #32
   112dc:	47a0      	blx	r4
   112de:	bd10      	pop	{r4, pc}
   112e0:	000120c1 	.word	0x000120c1
   112e4:	000119d1 	.word	0x000119d1
   112e8:	00005119 	.word	0x00005119
   112ec:	0001175d 	.word	0x0001175d
   112f0:	000117d5 	.word	0x000117d5
   112f4:	00011845 	.word	0x00011845
   112f8:	00011895 	.word	0x00011895
   112fc:	000118bd 	.word	0x000118bd
   11300:	000118e5 	.word	0x000118e5

00011304 <Radio_WriteFrequency>:
   11304:	b570      	push	{r4, r5, r6, lr}
   11306:	490d      	ldr	r1, [pc, #52]	; (1133c <Radio_WriteFrequency+0x38>)
   11308:	4d0d      	ldr	r5, [pc, #52]	; (11340 <Radio_WriteFrequency+0x3c>)
   1130a:	0006      	movs	r6, r0
   1130c:	47a8      	blx	r5
   1130e:	4b0d      	ldr	r3, [pc, #52]	; (11344 <Radio_WriteFrequency+0x40>)
   11310:	0004      	movs	r4, r0
   11312:	490a      	ldr	r1, [pc, #40]	; (1133c <Radio_WriteFrequency+0x38>)
   11314:	0030      	movs	r0, r6
   11316:	4798      	blx	r3
   11318:	0208      	lsls	r0, r1, #8
   1131a:	4908      	ldr	r1, [pc, #32]	; (1133c <Radio_WriteFrequency+0x38>)
   1131c:	47a8      	blx	r5
   1131e:	0224      	lsls	r4, r4, #8
   11320:	1904      	adds	r4, r0, r4
   11322:	0c21      	lsrs	r1, r4, #16
   11324:	4d08      	ldr	r5, [pc, #32]	; (11348 <Radio_WriteFrequency+0x44>)
   11326:	b2c9      	uxtb	r1, r1
   11328:	2006      	movs	r0, #6
   1132a:	47a8      	blx	r5
   1132c:	0a21      	lsrs	r1, r4, #8
   1132e:	b2c9      	uxtb	r1, r1
   11330:	2007      	movs	r0, #7
   11332:	47a8      	blx	r5
   11334:	b2e1      	uxtb	r1, r4
   11336:	2008      	movs	r0, #8
   11338:	47a8      	blx	r5
   1133a:	bd70      	pop	{r4, r5, r6, pc}
   1133c:	00003d09 	.word	0x00003d09
   11340:	00012aad 	.word	0x00012aad
   11344:	00012bb9 	.word	0x00012bb9
   11348:	00005045 	.word	0x00005045

0001134c <Radio_WriteConfiguration>:
   1134c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1134e:	4cb0      	ldr	r4, [pc, #704]	; (11610 <Radio_WriteConfiguration+0x2c4>)
   11350:	2200      	movs	r2, #0
   11352:	0023      	movs	r3, r4
   11354:	b085      	sub	sp, #20
   11356:	9002      	str	r0, [sp, #8]
   11358:	3334      	adds	r3, #52	; 0x34
   1135a:	0010      	movs	r0, r2
   1135c:	7819      	ldrb	r1, [r3, #0]
   1135e:	4bad      	ldr	r3, [pc, #692]	; (11614 <Radio_WriteConfiguration+0x2c8>)
   11360:	4798      	blx	r3
   11362:	4bad      	ldr	r3, [pc, #692]	; (11618 <Radio_WriteConfiguration+0x2cc>)
   11364:	6820      	ldr	r0, [r4, #0]
   11366:	4798      	blx	r3
   11368:	1ce3      	adds	r3, r4, #3
   1136a:	1d62      	adds	r2, r4, #5
   1136c:	7fdb      	ldrb	r3, [r3, #31]
   1136e:	7fd2      	ldrb	r2, [r2, #31]
   11370:	b25b      	sxtb	r3, r3
   11372:	4eaa      	ldr	r6, [pc, #680]	; (1161c <Radio_WriteConfiguration+0x2d0>)
   11374:	4daa      	ldr	r5, [pc, #680]	; (11620 <Radio_WriteConfiguration+0x2d4>)
   11376:	2a00      	cmp	r2, #0
   11378:	d000      	beq.n	1137c <Radio_WriteConfiguration+0x30>
   1137a:	e0fc      	b.n	11576 <Radio_WriteConfiguration+0x22a>
   1137c:	1c1f      	adds	r7, r3, #0
   1137e:	2b0f      	cmp	r3, #15
   11380:	dc00      	bgt.n	11384 <Radio_WriteConfiguration+0x38>
   11382:	e0ec      	b.n	1155e <Radio_WriteConfiguration+0x212>
   11384:	270f      	movs	r7, #15
   11386:	b27b      	sxtb	r3, r7
   11388:	204d      	movs	r0, #77	; 0x4d
   1138a:	9301      	str	r3, [sp, #4]
   1138c:	47b0      	blx	r6
   1138e:	21f8      	movs	r1, #248	; 0xf8
   11390:	4008      	ands	r0, r1
   11392:	39f4      	subs	r1, #244	; 0xf4
   11394:	4301      	orrs	r1, r0
   11396:	204d      	movs	r0, #77	; 0x4d
   11398:	47a8      	blx	r5
   1139a:	b27b      	sxtb	r3, r7
   1139c:	2b00      	cmp	r3, #0
   1139e:	db00      	blt.n	113a2 <Radio_WriteConfiguration+0x56>
   113a0:	e0e4      	b.n	1156c <Radio_WriteConfiguration+0x220>
   113a2:	3703      	adds	r7, #3
   113a4:	b2f9      	uxtb	r1, r7
   113a6:	2720      	movs	r7, #32
   113a8:	4339      	orrs	r1, r7
   113aa:	2009      	movs	r0, #9
   113ac:	47a8      	blx	r5
   113ae:	0023      	movs	r3, r4
   113b0:	3334      	adds	r3, #52	; 0x34
   113b2:	781f      	ldrb	r7, [r3, #0]
   113b4:	2f01      	cmp	r7, #1
   113b6:	d000      	beq.n	113ba <Radio_WriteConfiguration+0x6e>
   113b8:	e144      	b.n	11644 <Radio_WriteConfiguration+0x2f8>
   113ba:	7e21      	ldrb	r1, [r4, #24]
   113bc:	2039      	movs	r0, #57	; 0x39
   113be:	47a8      	blx	r5
   113c0:	4b98      	ldr	r3, [pc, #608]	; (11624 <Radio_WriteConfiguration+0x2d8>)
   113c2:	201d      	movs	r0, #29
   113c4:	7819      	ldrb	r1, [r3, #0]
   113c6:	0023      	movs	r3, r4
   113c8:	3333      	adds	r3, #51	; 0x33
   113ca:	781b      	ldrb	r3, [r3, #0]
   113cc:	0109      	lsls	r1, r1, #4
   113ce:	005b      	lsls	r3, r3, #1
   113d0:	4319      	orrs	r1, r3
   113d2:	1de3      	adds	r3, r4, #7
   113d4:	7fdb      	ldrb	r3, [r3, #31]
   113d6:	401f      	ands	r7, r3
   113d8:	4339      	orrs	r1, r7
   113da:	b2c9      	uxtb	r1, r1
   113dc:	47a8      	blx	r5
   113de:	1d23      	adds	r3, r4, #4
   113e0:	7fd9      	ldrb	r1, [r3, #31]
   113e2:	2304      	movs	r3, #4
   113e4:	0089      	lsls	r1, r1, #2
   113e6:	4019      	ands	r1, r3
   113e8:	0023      	movs	r3, r4
   113ea:	3335      	adds	r3, #53	; 0x35
   113ec:	781b      	ldrb	r3, [r3, #0]
   113ee:	201e      	movs	r0, #30
   113f0:	011b      	lsls	r3, r3, #4
   113f2:	4319      	orrs	r1, r3
   113f4:	9b02      	ldr	r3, [sp, #8]
   113f6:	059b      	lsls	r3, r3, #22
   113f8:	0f9b      	lsrs	r3, r3, #30
   113fa:	4319      	orrs	r1, r3
   113fc:	b2c9      	uxtb	r1, r1
   113fe:	47a8      	blx	r5
   11400:	2300      	movs	r3, #0
   11402:	8ae1      	ldrh	r1, [r4, #22]
   11404:	4299      	cmp	r1, r3
   11406:	d011      	beq.n	1142c <Radio_WriteConfiguration+0xe0>
   11408:	4a86      	ldr	r2, [pc, #536]	; (11624 <Radio_WriteConfiguration+0x2d8>)
   1140a:	7812      	ldrb	r2, [r2, #0]
   1140c:	2a08      	cmp	r2, #8
   1140e:	d100      	bne.n	11412 <Radio_WriteConfiguration+0xc6>
   11410:	e0e4      	b.n	115dc <Radio_WriteConfiguration+0x290>
   11412:	2a09      	cmp	r2, #9
   11414:	d100      	bne.n	11418 <Radio_WriteConfiguration+0xcc>
   11416:	e0e3      	b.n	115e0 <Radio_WriteConfiguration+0x294>
   11418:	2a07      	cmp	r2, #7
   1141a:	d000      	beq.n	1141e <Radio_WriteConfiguration+0xd2>
   1141c:	e0e3      	b.n	115e6 <Radio_WriteConfiguration+0x29a>
   1141e:	337d      	adds	r3, #125	; 0x7d
   11420:	4359      	muls	r1, r3
   11422:	0023      	movs	r3, r4
   11424:	3335      	adds	r3, #53	; 0x35
   11426:	781b      	ldrb	r3, [r3, #0]
   11428:	40d9      	lsrs	r1, r3
   1142a:	000b      	movs	r3, r1
   1142c:	b2d9      	uxtb	r1, r3
   1142e:	2024      	movs	r0, #36	; 0x24
   11430:	4d7b      	ldr	r5, [pc, #492]	; (11620 <Radio_WriteConfiguration+0x2d4>)
   11432:	47a8      	blx	r5
   11434:	466b      	mov	r3, sp
   11436:	201f      	movs	r0, #31
   11438:	7a19      	ldrb	r1, [r3, #8]
   1143a:	47a8      	blx	r5
   1143c:	2026      	movs	r0, #38	; 0x26
   1143e:	47b0      	blx	r6
   11440:	0023      	movs	r3, r4
   11442:	3335      	adds	r3, #53	; 0x35
   11444:	781b      	ldrb	r3, [r3, #0]
   11446:	2b0c      	cmp	r3, #12
   11448:	d105      	bne.n	11456 <Radio_WriteConfiguration+0x10a>
   1144a:	0023      	movs	r3, r4
   1144c:	3336      	adds	r3, #54	; 0x36
   1144e:	781b      	ldrb	r3, [r3, #0]
   11450:	3b07      	subs	r3, #7
   11452:	2b01      	cmp	r3, #1
   11454:	d906      	bls.n	11464 <Radio_WriteConfiguration+0x118>
   11456:	6b62      	ldr	r2, [r4, #52]	; 0x34
   11458:	4b73      	ldr	r3, [pc, #460]	; (11628 <Radio_WriteConfiguration+0x2dc>)
   1145a:	4013      	ands	r3, r2
   1145c:	4a73      	ldr	r2, [pc, #460]	; (1162c <Radio_WriteConfiguration+0x2e0>)
   1145e:	4293      	cmp	r3, r2
   11460:	d000      	beq.n	11464 <Radio_WriteConfiguration+0x118>
   11462:	e0c2      	b.n	115ea <Radio_WriteConfiguration+0x29e>
   11464:	2108      	movs	r1, #8
   11466:	4308      	orrs	r0, r1
   11468:	b2c0      	uxtb	r0, r0
   1146a:	2104      	movs	r1, #4
   1146c:	4301      	orrs	r1, r0
   1146e:	2026      	movs	r0, #38	; 0x26
   11470:	47a8      	blx	r5
   11472:	2031      	movs	r0, #49	; 0x31
   11474:	47b0      	blx	r6
   11476:	21f8      	movs	r1, #248	; 0xf8
   11478:	4008      	ands	r0, r1
   1147a:	39f5      	subs	r1, #245	; 0xf5
   1147c:	4301      	orrs	r1, r0
   1147e:	2031      	movs	r0, #49	; 0x31
   11480:	47a8      	blx	r5
   11482:	210a      	movs	r1, #10
   11484:	2037      	movs	r0, #55	; 0x37
   11486:	47a8      	blx	r5
   11488:	0023      	movs	r3, r4
   1148a:	3331      	adds	r3, #49	; 0x31
   1148c:	781b      	ldrb	r3, [r3, #0]
   1148e:	2b12      	cmp	r3, #18
   11490:	d11e      	bne.n	114d0 <Radio_WriteConfiguration+0x184>
   11492:	0023      	movs	r3, r4
   11494:	3336      	adds	r3, #54	; 0x36
   11496:	781b      	ldrb	r3, [r3, #0]
   11498:	3b07      	subs	r3, #7
   1149a:	2b01      	cmp	r3, #1
   1149c:	d80b      	bhi.n	114b6 <Radio_WriteConfiguration+0x16a>
   1149e:	2031      	movs	r0, #49	; 0x31
   114a0:	47b0      	blx	r6
   114a2:	217f      	movs	r1, #127	; 0x7f
   114a4:	4001      	ands	r1, r0
   114a6:	2031      	movs	r0, #49	; 0x31
   114a8:	47a8      	blx	r5
   114aa:	2140      	movs	r1, #64	; 0x40
   114ac:	202f      	movs	r0, #47	; 0x2f
   114ae:	47a8      	blx	r5
   114b0:	2100      	movs	r1, #0
   114b2:	2030      	movs	r0, #48	; 0x30
   114b4:	47a8      	blx	r5
   114b6:	0023      	movs	r3, r4
   114b8:	3336      	adds	r3, #54	; 0x36
   114ba:	781b      	ldrb	r3, [r3, #0]
   114bc:	2b09      	cmp	r3, #9
   114be:	d107      	bne.n	114d0 <Radio_WriteConfiguration+0x184>
   114c0:	2031      	movs	r0, #49	; 0x31
   114c2:	47b0      	blx	r6
   114c4:	2180      	movs	r1, #128	; 0x80
   114c6:	4249      	negs	r1, r1
   114c8:	4301      	orrs	r1, r0
   114ca:	b2c9      	uxtb	r1, r1
   114cc:	2031      	movs	r0, #49	; 0x31
   114ce:	47a8      	blx	r5
   114d0:	2033      	movs	r0, #51	; 0x33
   114d2:	47b0      	blx	r6
   114d4:	1da3      	adds	r3, r4, #6
   114d6:	7fd9      	ldrb	r1, [r3, #31]
   114d8:	2340      	movs	r3, #64	; 0x40
   114da:	0189      	lsls	r1, r1, #6
   114dc:	4398      	bics	r0, r3
   114de:	4019      	ands	r1, r3
   114e0:	4301      	orrs	r1, r0
   114e2:	b2c9      	uxtb	r1, r1
   114e4:	2033      	movs	r0, #51	; 0x33
   114e6:	47a8      	blx	r5
   114e8:	8aa1      	ldrh	r1, [r4, #20]
   114ea:	2020      	movs	r0, #32
   114ec:	0a09      	lsrs	r1, r1, #8
   114ee:	47a8      	blx	r5
   114f0:	7d21      	ldrb	r1, [r4, #20]
   114f2:	2021      	movs	r0, #33	; 0x21
   114f4:	47a8      	blx	r5
   114f6:	2100      	movs	r1, #0
   114f8:	200d      	movs	r0, #13
   114fa:	47a8      	blx	r5
   114fc:	2100      	movs	r1, #0
   114fe:	200e      	movs	r0, #14
   11500:	47a8      	blx	r5
   11502:	2100      	movs	r1, #0
   11504:	200f      	movs	r0, #15
   11506:	47a8      	blx	r5
   11508:	0023      	movs	r3, r4
   1150a:	3331      	adds	r3, #49	; 0x31
   1150c:	781b      	ldrb	r3, [r3, #0]
   1150e:	2b12      	cmp	r3, #18
   11510:	d120      	bne.n	11554 <Radio_WriteConfiguration+0x208>
   11512:	0023      	movs	r3, r4
   11514:	3336      	adds	r3, #54	; 0x36
   11516:	781b      	ldrb	r3, [r3, #0]
   11518:	2b09      	cmp	r3, #9
   1151a:	d000      	beq.n	1151e <Radio_WriteConfiguration+0x1d2>
   1151c:	e072      	b.n	11604 <Radio_WriteConfiguration+0x2b8>
   1151e:	4a44      	ldr	r2, [pc, #272]	; (11630 <Radio_WriteConfiguration+0x2e4>)
   11520:	6823      	ldr	r3, [r4, #0]
   11522:	1899      	adds	r1, r3, r2
   11524:	4a43      	ldr	r2, [pc, #268]	; (11634 <Radio_WriteConfiguration+0x2e8>)
   11526:	4291      	cmp	r1, r2
   11528:	d862      	bhi.n	115f0 <Radio_WriteConfiguration+0x2a4>
   1152a:	2102      	movs	r1, #2
   1152c:	2036      	movs	r0, #54	; 0x36
   1152e:	47a8      	blx	r5
   11530:	2164      	movs	r1, #100	; 0x64
   11532:	203a      	movs	r0, #58	; 0x3a
   11534:	47a8      	blx	r5
   11536:	0023      	movs	r3, r4
   11538:	3336      	adds	r3, #54	; 0x36
   1153a:	781b      	ldrb	r3, [r3, #0]
   1153c:	2165      	movs	r1, #101	; 0x65
   1153e:	203a      	movs	r0, #58	; 0x3a
   11540:	2b09      	cmp	r3, #9
   11542:	d162      	bne.n	1160a <Radio_WriteConfiguration+0x2be>
   11544:	3406      	adds	r4, #6
   11546:	7fe3      	ldrb	r3, [r4, #31]
   11548:	2b01      	cmp	r3, #1
   1154a:	d15e      	bne.n	1160a <Radio_WriteConfiguration+0x2be>
   1154c:	47a8      	blx	r5
   1154e:	2119      	movs	r1, #25
   11550:	203b      	movs	r0, #59	; 0x3b
   11552:	47a8      	blx	r5
   11554:	21ff      	movs	r1, #255	; 0xff
   11556:	2012      	movs	r0, #18
   11558:	47a8      	blx	r5
   1155a:	b005      	add	sp, #20
   1155c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1155e:	b25b      	sxtb	r3, r3
   11560:	3303      	adds	r3, #3
   11562:	db00      	blt.n	11566 <Radio_WriteConfiguration+0x21a>
   11564:	e70f      	b.n	11386 <Radio_WriteConfiguration+0x3a>
   11566:	4b34      	ldr	r3, [pc, #208]	; (11638 <Radio_WriteConfiguration+0x2ec>)
   11568:	781f      	ldrb	r7, [r3, #0]
   1156a:	e70c      	b.n	11386 <Radio_WriteConfiguration+0x3a>
   1156c:	2170      	movs	r1, #112	; 0x70
   1156e:	9b01      	ldr	r3, [sp, #4]
   11570:	4319      	orrs	r1, r3
   11572:	b2c9      	uxtb	r1, r1
   11574:	e719      	b.n	113aa <Radio_WriteConfiguration+0x5e>
   11576:	2b01      	cmp	r3, #1
   11578:	dd07      	ble.n	1158a <Radio_WriteConfiguration+0x23e>
   1157a:	2714      	movs	r7, #20
   1157c:	2b13      	cmp	r3, #19
   1157e:	dc06      	bgt.n	1158e <Radio_WriteConfiguration+0x242>
   11580:	1c1f      	adds	r7, r3, #0
   11582:	2b11      	cmp	r3, #17
   11584:	dd02      	ble.n	1158c <Radio_WriteConfiguration+0x240>
   11586:	2711      	movs	r7, #17
   11588:	e000      	b.n	1158c <Radio_WriteConfiguration+0x240>
   1158a:	2702      	movs	r7, #2
   1158c:	b27f      	sxtb	r7, r7
   1158e:	200b      	movs	r0, #11
   11590:	47b0      	blx	r6
   11592:	9003      	str	r0, [sp, #12]
   11594:	204d      	movs	r0, #77	; 0x4d
   11596:	47b0      	blx	r6
   11598:	2307      	movs	r3, #7
   1159a:	4398      	bics	r0, r3
   1159c:	b2c1      	uxtb	r1, r0
   1159e:	2f14      	cmp	r7, #20
   115a0:	d112      	bne.n	115c8 <Radio_WriteConfiguration+0x27c>
   115a2:	4319      	orrs	r1, r3
   115a4:	9b03      	ldr	r3, [sp, #12]
   115a6:	37cb      	adds	r7, #203	; 0xcb
   115a8:	403b      	ands	r3, r7
   115aa:	001f      	movs	r7, r3
   115ac:	230f      	movs	r3, #15
   115ae:	9301      	str	r3, [sp, #4]
   115b0:	204d      	movs	r0, #77	; 0x4d
   115b2:	47a8      	blx	r5
   115b4:	2180      	movs	r1, #128	; 0x80
   115b6:	9b01      	ldr	r3, [sp, #4]
   115b8:	4249      	negs	r1, r1
   115ba:	4319      	orrs	r1, r3
   115bc:	b2c9      	uxtb	r1, r1
   115be:	2009      	movs	r0, #9
   115c0:	47a8      	blx	r5
   115c2:	0039      	movs	r1, r7
   115c4:	200b      	movs	r0, #11
   115c6:	e6f1      	b.n	113ac <Radio_WriteConfiguration+0x60>
   115c8:	3f02      	subs	r7, #2
   115ca:	b27b      	sxtb	r3, r7
   115cc:	2720      	movs	r7, #32
   115ce:	2004      	movs	r0, #4
   115d0:	9301      	str	r3, [sp, #4]
   115d2:	9b03      	ldr	r3, [sp, #12]
   115d4:	4301      	orrs	r1, r0
   115d6:	431f      	orrs	r7, r3
   115d8:	b2ff      	uxtb	r7, r7
   115da:	e7e9      	b.n	115b0 <Radio_WriteConfiguration+0x264>
   115dc:	23fa      	movs	r3, #250	; 0xfa
   115de:	e71f      	b.n	11420 <Radio_WriteConfiguration+0xd4>
   115e0:	23fa      	movs	r3, #250	; 0xfa
   115e2:	005b      	lsls	r3, r3, #1
   115e4:	e71c      	b.n	11420 <Radio_WriteConfiguration+0xd4>
   115e6:	0019      	movs	r1, r3
   115e8:	e71b      	b.n	11422 <Radio_WriteConfiguration+0xd6>
   115ea:	21f7      	movs	r1, #247	; 0xf7
   115ec:	4008      	ands	r0, r1
   115ee:	e73c      	b.n	1146a <Radio_WriteConfiguration+0x11e>
   115f0:	4a12      	ldr	r2, [pc, #72]	; (1163c <Radio_WriteConfiguration+0x2f0>)
   115f2:	189b      	adds	r3, r3, r2
   115f4:	4a12      	ldr	r2, [pc, #72]	; (11640 <Radio_WriteConfiguration+0x2f4>)
   115f6:	4293      	cmp	r3, r2
   115f8:	d804      	bhi.n	11604 <Radio_WriteConfiguration+0x2b8>
   115fa:	2102      	movs	r1, #2
   115fc:	2036      	movs	r0, #54	; 0x36
   115fe:	47a8      	blx	r5
   11600:	217f      	movs	r1, #127	; 0x7f
   11602:	e796      	b.n	11532 <Radio_WriteConfiguration+0x1e6>
   11604:	2103      	movs	r1, #3
   11606:	2036      	movs	r0, #54	; 0x36
   11608:	e794      	b.n	11534 <Radio_WriteConfiguration+0x1e8>
   1160a:	47a8      	blx	r5
   1160c:	211d      	movs	r1, #29
   1160e:	e79f      	b.n	11550 <Radio_WriteConfiguration+0x204>
   11610:	200018c8 	.word	0x200018c8
   11614:	0000c1c9 	.word	0x0000c1c9
   11618:	00011305 	.word	0x00011305
   1161c:	0000506d 	.word	0x0000506d
   11620:	00005045 	.word	0x00005045
   11624:	200018fe 	.word	0x200018fe
   11628:	00ffff00 	.word	0x00ffff00
   1162c:	00070b00 	.word	0x00070b00
   11630:	cc9eec80 	.word	0xcc9eec80
   11634:	096ae380 	.word	0x096ae380
   11638:	0001e66c 	.word	0x0001e66c
   1163c:	e78fe580 	.word	0xe78fe580
   11640:	06dac2c0 	.word	0x06dac2c0
   11644:	6863      	ldr	r3, [r4, #4]
   11646:	492c      	ldr	r1, [pc, #176]	; (116f8 <Radio_WriteConfiguration+0x3ac>)
   11648:	0218      	lsls	r0, r3, #8
   1164a:	4b2c      	ldr	r3, [pc, #176]	; (116fc <Radio_WriteConfiguration+0x3b0>)
   1164c:	4798      	blx	r3
   1164e:	0007      	movs	r7, r0
   11650:	0a01      	lsrs	r1, r0, #8
   11652:	b2c9      	uxtb	r1, r1
   11654:	2004      	movs	r0, #4
   11656:	47a8      	blx	r5
   11658:	b2f9      	uxtb	r1, r7
   1165a:	2005      	movs	r0, #5
   1165c:	47a8      	blx	r5
   1165e:	4b27      	ldr	r3, [pc, #156]	; (116fc <Radio_WriteConfiguration+0x3b0>)
   11660:	68a1      	ldr	r1, [r4, #8]
   11662:	4827      	ldr	r0, [pc, #156]	; (11700 <Radio_WriteConfiguration+0x3b4>)
   11664:	4798      	blx	r3
   11666:	0007      	movs	r7, r0
   11668:	0a01      	lsrs	r1, r0, #8
   1166a:	b2c9      	uxtb	r1, r1
   1166c:	2002      	movs	r0, #2
   1166e:	47a8      	blx	r5
   11670:	b2f9      	uxtb	r1, r7
   11672:	2003      	movs	r0, #3
   11674:	47a8      	blx	r5
   11676:	2100      	movs	r1, #0
   11678:	205d      	movs	r0, #93	; 0x5d
   1167a:	47a8      	blx	r5
   1167c:	8aa1      	ldrh	r1, [r4, #20]
   1167e:	2025      	movs	r0, #37	; 0x25
   11680:	0a09      	lsrs	r1, r1, #8
   11682:	47a8      	blx	r5
   11684:	7d21      	ldrb	r1, [r4, #20]
   11686:	2026      	movs	r0, #38	; 0x26
   11688:	47a8      	blx	r5
   1168a:	219e      	movs	r1, #158	; 0x9e
   1168c:	200d      	movs	r0, #13
   1168e:	47a8      	blx	r5
   11690:	21bf      	movs	r1, #191	; 0xbf
   11692:	2035      	movs	r0, #53	; 0x35
   11694:	47a8      	blx	r5
   11696:	200a      	movs	r0, #10
   11698:	47b0      	blx	r6
   1169a:	0023      	movs	r3, r4
   1169c:	3337      	adds	r3, #55	; 0x37
   1169e:	7819      	ldrb	r1, [r3, #0]
   116a0:	2360      	movs	r3, #96	; 0x60
   116a2:	0149      	lsls	r1, r1, #5
   116a4:	4398      	bics	r0, r3
   116a6:	4301      	orrs	r1, r0
   116a8:	b2c9      	uxtb	r1, r1
   116aa:	200a      	movs	r0, #10
   116ac:	47a8      	blx	r5
   116ae:	1d23      	adds	r3, r4, #4
   116b0:	7fdb      	ldrb	r3, [r3, #31]
   116b2:	21c0      	movs	r1, #192	; 0xc0
   116b4:	2b00      	cmp	r3, #0
   116b6:	d000      	beq.n	116ba <Radio_WriteConfiguration+0x36e>
   116b8:	3110      	adds	r1, #16
   116ba:	2030      	movs	r0, #48	; 0x30
   116bc:	47a8      	blx	r5
   116be:	2600      	movs	r6, #0
   116c0:	1ca3      	adds	r3, r4, #2
   116c2:	7fd9      	ldrb	r1, [r3, #31]
   116c4:	428e      	cmp	r6, r1
   116c6:	d30d      	bcc.n	116e4 <Radio_WriteConfiguration+0x398>
   116c8:	2900      	cmp	r1, #0
   116ca:	d003      	beq.n	116d4 <Radio_WriteConfiguration+0x388>
   116cc:	2310      	movs	r3, #16
   116ce:	3901      	subs	r1, #1
   116d0:	4319      	orrs	r1, r3
   116d2:	b2c9      	uxtb	r1, r1
   116d4:	2027      	movs	r0, #39	; 0x27
   116d6:	47a8      	blx	r5
   116d8:	21ff      	movs	r1, #255	; 0xff
   116da:	203e      	movs	r0, #62	; 0x3e
   116dc:	47a8      	blx	r5
   116de:	21ff      	movs	r1, #255	; 0xff
   116e0:	203f      	movs	r0, #63	; 0x3f
   116e2:	e739      	b.n	11558 <Radio_WriteConfiguration+0x20c>
   116e4:	0030      	movs	r0, r6
   116e6:	19a3      	adds	r3, r4, r6
   116e8:	3028      	adds	r0, #40	; 0x28
   116ea:	7e59      	ldrb	r1, [r3, #25]
   116ec:	b2c0      	uxtb	r0, r0
   116ee:	3601      	adds	r6, #1
   116f0:	47a8      	blx	r5
   116f2:	b2f6      	uxtb	r6, r6
   116f4:	e7e4      	b.n	116c0 <Radio_WriteConfiguration+0x374>
   116f6:	46c0      	nop			; (mov r8, r8)
   116f8:	00003d09 	.word	0x00003d09
   116fc:	00012aad 	.word	0x00012aad
   11700:	01e84800 	.word	0x01e84800

00011704 <RADIO_getMappingAndOpmode>:
   11704:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   11706:	0006      	movs	r6, r0
   11708:	4d06      	ldr	r5, [pc, #24]	; (11724 <RADIO_getMappingAndOpmode+0x20>)
   1170a:	2040      	movs	r0, #64	; 0x40
   1170c:	001f      	movs	r7, r3
   1170e:	0014      	movs	r4, r2
   11710:	9101      	str	r1, [sp, #4]
   11712:	47a8      	blx	r5
   11714:	4004      	ands	r4, r0
   11716:	413c      	asrs	r4, r7
   11718:	2001      	movs	r0, #1
   1171a:	7034      	strb	r4, [r6, #0]
   1171c:	47a8      	blx	r5
   1171e:	9b01      	ldr	r3, [sp, #4]
   11720:	7018      	strb	r0, [r3, #0]
   11722:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
   11724:	0000506d 	.word	0x0000506d

00011728 <RADIO_UnhandledInterrupt.part.0>:
   11728:	b510      	push	{r4, lr}
   1172a:	21ff      	movs	r1, #255	; 0xff
   1172c:	2012      	movs	r0, #18
   1172e:	4b01      	ldr	r3, [pc, #4]	; (11734 <RADIO_UnhandledInterrupt.part.0+0xc>)
   11730:	4798      	blx	r3
   11732:	bd10      	pop	{r4, pc}
   11734:	00005045 	.word	0x00005045

00011738 <RADIO_UnhandledInterrupt>:
   11738:	b510      	push	{r4, lr}
   1173a:	2801      	cmp	r0, #1
   1173c:	d102      	bne.n	11744 <RADIO_UnhandledInterrupt+0xc>
   1173e:	4b05      	ldr	r3, [pc, #20]	; (11754 <RADIO_UnhandledInterrupt+0x1c>)
   11740:	4798      	blx	r3
   11742:	bd10      	pop	{r4, pc}
   11744:	21ff      	movs	r1, #255	; 0xff
   11746:	203e      	movs	r0, #62	; 0x3e
   11748:	4c03      	ldr	r4, [pc, #12]	; (11758 <RADIO_UnhandledInterrupt+0x20>)
   1174a:	47a0      	blx	r4
   1174c:	21ff      	movs	r1, #255	; 0xff
   1174e:	203f      	movs	r0, #63	; 0x3f
   11750:	47a0      	blx	r4
   11752:	e7f6      	b.n	11742 <RADIO_UnhandledInterrupt+0xa>
   11754:	00011729 	.word	0x00011729
   11758:	00005045 	.word	0x00005045

0001175c <RADIO_DIO0>:
   1175c:	b573      	push	{r0, r1, r4, r5, r6, lr}
   1175e:	466b      	mov	r3, sp
   11760:	1ddc      	adds	r4, r3, #7
   11762:	1d9d      	adds	r5, r3, #6
   11764:	22c0      	movs	r2, #192	; 0xc0
   11766:	2306      	movs	r3, #6
   11768:	0028      	movs	r0, r5
   1176a:	0021      	movs	r1, r4
   1176c:	4e12      	ldr	r6, [pc, #72]	; (117b8 <RADIO_DIO0+0x5c>)
   1176e:	47b0      	blx	r6
   11770:	7823      	ldrb	r3, [r4, #0]
   11772:	7828      	ldrb	r0, [r5, #0]
   11774:	b25a      	sxtb	r2, r3
   11776:	b2c0      	uxtb	r0, r0
   11778:	2a00      	cmp	r2, #0
   1177a:	da0b      	bge.n	11794 <RADIO_DIO0+0x38>
   1177c:	2800      	cmp	r0, #0
   1177e:	d004      	beq.n	1178a <RADIO_DIO0+0x2e>
   11780:	2801      	cmp	r0, #1
   11782:	d005      	beq.n	11790 <RADIO_DIO0+0x34>
   11784:	4b0d      	ldr	r3, [pc, #52]	; (117bc <RADIO_DIO0+0x60>)
   11786:	4798      	blx	r3
   11788:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
   1178a:	4b0d      	ldr	r3, [pc, #52]	; (117c0 <RADIO_DIO0+0x64>)
   1178c:	4798      	blx	r3
   1178e:	e7fb      	b.n	11788 <RADIO_DIO0+0x2c>
   11790:	4b0c      	ldr	r3, [pc, #48]	; (117c4 <RADIO_DIO0+0x68>)
   11792:	e7fb      	b.n	1178c <RADIO_DIO0+0x30>
   11794:	2800      	cmp	r0, #0
   11796:	d10a      	bne.n	117ae <RADIO_DIO0+0x52>
   11798:	2207      	movs	r2, #7
   1179a:	4013      	ands	r3, r2
   1179c:	7023      	strb	r3, [r4, #0]
   1179e:	2b03      	cmp	r3, #3
   117a0:	d101      	bne.n	117a6 <RADIO_DIO0+0x4a>
   117a2:	4b09      	ldr	r3, [pc, #36]	; (117c8 <RADIO_DIO0+0x6c>)
   117a4:	e7f2      	b.n	1178c <RADIO_DIO0+0x30>
   117a6:	2b05      	cmp	r3, #5
   117a8:	d102      	bne.n	117b0 <RADIO_DIO0+0x54>
   117aa:	4b08      	ldr	r3, [pc, #32]	; (117cc <RADIO_DIO0+0x70>)
   117ac:	e7ee      	b.n	1178c <RADIO_DIO0+0x30>
   117ae:	2000      	movs	r0, #0
   117b0:	4b07      	ldr	r3, [pc, #28]	; (117d0 <RADIO_DIO0+0x74>)
   117b2:	4798      	blx	r3
   117b4:	e7e8      	b.n	11788 <RADIO_DIO0+0x2c>
   117b6:	46c0      	nop			; (mov r8, r8)
   117b8:	00011705 	.word	0x00011705
   117bc:	00011729 	.word	0x00011729
   117c0:	00011ee1 	.word	0x00011ee1
   117c4:	00011de5 	.word	0x00011de5
   117c8:	00011e61 	.word	0x00011e61
   117cc:	00011f5d 	.word	0x00011f5d
   117d0:	00011739 	.word	0x00011739

000117d4 <RADIO_DIO1>:
   117d4:	b573      	push	{r0, r1, r4, r5, r6, lr}
   117d6:	466b      	mov	r3, sp
   117d8:	1ddc      	adds	r4, r3, #7
   117da:	1d9d      	adds	r5, r3, #6
   117dc:	2230      	movs	r2, #48	; 0x30
   117de:	2304      	movs	r3, #4
   117e0:	0021      	movs	r1, r4
   117e2:	0028      	movs	r0, r5
   117e4:	4e11      	ldr	r6, [pc, #68]	; (1182c <RADIO_DIO1+0x58>)
   117e6:	47b0      	blx	r6
   117e8:	7822      	ldrb	r2, [r4, #0]
   117ea:	782b      	ldrb	r3, [r5, #0]
   117ec:	b251      	sxtb	r1, r2
   117ee:	2900      	cmp	r1, #0
   117f0:	da0c      	bge.n	1180c <RADIO_DIO1+0x38>
   117f2:	b2db      	uxtb	r3, r3
   117f4:	2b00      	cmp	r3, #0
   117f6:	d004      	beq.n	11802 <RADIO_DIO1+0x2e>
   117f8:	2b01      	cmp	r3, #1
   117fa:	d005      	beq.n	11808 <RADIO_DIO1+0x34>
   117fc:	4b0c      	ldr	r3, [pc, #48]	; (11830 <RADIO_DIO1+0x5c>)
   117fe:	4798      	blx	r3
   11800:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
   11802:	4b0c      	ldr	r3, [pc, #48]	; (11834 <RADIO_DIO1+0x60>)
   11804:	4798      	blx	r3
   11806:	e7fb      	b.n	11800 <RADIO_DIO1+0x2c>
   11808:	4b0b      	ldr	r3, [pc, #44]	; (11838 <RADIO_DIO1+0x64>)
   1180a:	e7fb      	b.n	11804 <RADIO_DIO1+0x30>
   1180c:	2107      	movs	r1, #7
   1180e:	b2db      	uxtb	r3, r3
   11810:	400a      	ands	r2, r1
   11812:	7022      	strb	r2, [r4, #0]
   11814:	2b00      	cmp	r3, #0
   11816:	d005      	beq.n	11824 <RADIO_DIO1+0x50>
   11818:	2b01      	cmp	r3, #1
   1181a:	d1f1      	bne.n	11800 <RADIO_DIO1+0x2c>
   1181c:	2a03      	cmp	r2, #3
   1181e:	d1ef      	bne.n	11800 <RADIO_DIO1+0x2c>
   11820:	4b06      	ldr	r3, [pc, #24]	; (1183c <RADIO_DIO1+0x68>)
   11822:	e7ef      	b.n	11804 <RADIO_DIO1+0x30>
   11824:	4b06      	ldr	r3, [pc, #24]	; (11840 <RADIO_DIO1+0x6c>)
   11826:	2a05      	cmp	r2, #5
   11828:	d1ea      	bne.n	11800 <RADIO_DIO1+0x2c>
   1182a:	e7eb      	b.n	11804 <RADIO_DIO1+0x30>
   1182c:	00011705 	.word	0x00011705
   11830:	00011729 	.word	0x00011729
   11834:	00011d69 	.word	0x00011d69
   11838:	0000c2ad 	.word	0x0000c2ad
   1183c:	00011b91 	.word	0x00011b91
   11840:	00011af5 	.word	0x00011af5

00011844 <RADIO_DIO2>:
   11844:	b573      	push	{r0, r1, r4, r5, r6, lr}
   11846:	466b      	mov	r3, sp
   11848:	1ddc      	adds	r4, r3, #7
   1184a:	1d9d      	adds	r5, r3, #6
   1184c:	220c      	movs	r2, #12
   1184e:	2302      	movs	r3, #2
   11850:	0021      	movs	r1, r4
   11852:	0028      	movs	r0, r5
   11854:	4e0b      	ldr	r6, [pc, #44]	; (11884 <RADIO_DIO2+0x40>)
   11856:	47b0      	blx	r6
   11858:	7823      	ldrb	r3, [r4, #0]
   1185a:	782a      	ldrb	r2, [r5, #0]
   1185c:	b259      	sxtb	r1, r3
   1185e:	2900      	cmp	r1, #0
   11860:	da05      	bge.n	1186e <RADIO_DIO2+0x2a>
   11862:	4b09      	ldr	r3, [pc, #36]	; (11888 <RADIO_DIO2+0x44>)
   11864:	2a02      	cmp	r2, #2
   11866:	d90a      	bls.n	1187e <RADIO_DIO2+0x3a>
   11868:	4b08      	ldr	r3, [pc, #32]	; (1188c <RADIO_DIO2+0x48>)
   1186a:	4798      	blx	r3
   1186c:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
   1186e:	2107      	movs	r1, #7
   11870:	400b      	ands	r3, r1
   11872:	7023      	strb	r3, [r4, #0]
   11874:	2a03      	cmp	r2, #3
   11876:	d1f9      	bne.n	1186c <RADIO_DIO2+0x28>
   11878:	2b05      	cmp	r3, #5
   1187a:	d1f7      	bne.n	1186c <RADIO_DIO2+0x28>
   1187c:	4b04      	ldr	r3, [pc, #16]	; (11890 <RADIO_DIO2+0x4c>)
   1187e:	4798      	blx	r3
   11880:	e7f4      	b.n	1186c <RADIO_DIO2+0x28>
   11882:	46c0      	nop			; (mov r8, r8)
   11884:	00011705 	.word	0x00011705
   11888:	0000c2ad 	.word	0x0000c2ad
   1188c:	00011729 	.word	0x00011729
   11890:	00011ac5 	.word	0x00011ac5

00011894 <RADIO_DIO3>:
   11894:	b537      	push	{r0, r1, r2, r4, r5, lr}
   11896:	466b      	mov	r3, sp
   11898:	4668      	mov	r0, sp
   1189a:	1ddc      	adds	r4, r3, #7
   1189c:	2203      	movs	r2, #3
   1189e:	2300      	movs	r3, #0
   118a0:	0021      	movs	r1, r4
   118a2:	3006      	adds	r0, #6
   118a4:	4d03      	ldr	r5, [pc, #12]	; (118b4 <RADIO_DIO3+0x20>)
   118a6:	47a8      	blx	r5
   118a8:	7823      	ldrb	r3, [r4, #0]
   118aa:	2b7f      	cmp	r3, #127	; 0x7f
   118ac:	d901      	bls.n	118b2 <RADIO_DIO3+0x1e>
   118ae:	4b02      	ldr	r3, [pc, #8]	; (118b8 <RADIO_DIO3+0x24>)
   118b0:	4798      	blx	r3
   118b2:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
   118b4:	00011705 	.word	0x00011705
   118b8:	00011729 	.word	0x00011729

000118bc <RADIO_DIO4>:
   118bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
   118be:	466b      	mov	r3, sp
   118c0:	4668      	mov	r0, sp
   118c2:	1ddc      	adds	r4, r3, #7
   118c4:	2306      	movs	r3, #6
   118c6:	22c0      	movs	r2, #192	; 0xc0
   118c8:	18c0      	adds	r0, r0, r3
   118ca:	0021      	movs	r1, r4
   118cc:	4d03      	ldr	r5, [pc, #12]	; (118dc <RADIO_DIO4+0x20>)
   118ce:	47a8      	blx	r5
   118d0:	7823      	ldrb	r3, [r4, #0]
   118d2:	2b7f      	cmp	r3, #127	; 0x7f
   118d4:	d901      	bls.n	118da <RADIO_DIO4+0x1e>
   118d6:	4b02      	ldr	r3, [pc, #8]	; (118e0 <RADIO_DIO4+0x24>)
   118d8:	4798      	blx	r3
   118da:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
   118dc:	00011705 	.word	0x00011705
   118e0:	00011729 	.word	0x00011729

000118e4 <RADIO_DIO5>:
   118e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
   118e6:	466b      	mov	r3, sp
   118e8:	4668      	mov	r0, sp
   118ea:	1ddc      	adds	r4, r3, #7
   118ec:	2230      	movs	r2, #48	; 0x30
   118ee:	2304      	movs	r3, #4
   118f0:	0021      	movs	r1, r4
   118f2:	3006      	adds	r0, #6
   118f4:	4d03      	ldr	r5, [pc, #12]	; (11904 <RADIO_DIO5+0x20>)
   118f6:	47a8      	blx	r5
   118f8:	7823      	ldrb	r3, [r4, #0]
   118fa:	2b7f      	cmp	r3, #127	; 0x7f
   118fc:	d901      	bls.n	11902 <RADIO_DIO5+0x1e>
   118fe:	4b02      	ldr	r3, [pc, #8]	; (11908 <RADIO_DIO5+0x24>)
   11900:	4798      	blx	r3
   11902:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
   11904:	00011705 	.word	0x00011705
   11908:	00011729 	.word	0x00011729

0001190c <radioPostTask>:
   1190c:	b510      	push	{r4, lr}
   1190e:	0004      	movs	r4, r0
   11910:	4b05      	ldr	r3, [pc, #20]	; (11928 <radioPostTask+0x1c>)
   11912:	4798      	blx	r3
   11914:	4b05      	ldr	r3, [pc, #20]	; (1192c <radioPostTask+0x20>)
   11916:	8818      	ldrh	r0, [r3, #0]
   11918:	4320      	orrs	r0, r4
   1191a:	8018      	strh	r0, [r3, #0]
   1191c:	4b04      	ldr	r3, [pc, #16]	; (11930 <radioPostTask+0x24>)
   1191e:	4798      	blx	r3
   11920:	2002      	movs	r0, #2
   11922:	4b04      	ldr	r3, [pc, #16]	; (11934 <radioPostTask+0x28>)
   11924:	4798      	blx	r3
   11926:	bd10      	pop	{r4, pc}
   11928:	000052bd 	.word	0x000052bd
   1192c:	2000108a 	.word	0x2000108a
   11930:	000052c9 	.word	0x000052c9
   11934:	0000c191 	.word	0x0000c191

00011938 <radioClearTask>:
   11938:	b510      	push	{r4, lr}
   1193a:	0004      	movs	r4, r0
   1193c:	4b04      	ldr	r3, [pc, #16]	; (11950 <radioClearTask+0x18>)
   1193e:	4798      	blx	r3
   11940:	4a04      	ldr	r2, [pc, #16]	; (11954 <radioClearTask+0x1c>)
   11942:	8813      	ldrh	r3, [r2, #0]
   11944:	43a3      	bics	r3, r4
   11946:	8013      	strh	r3, [r2, #0]
   11948:	4b03      	ldr	r3, [pc, #12]	; (11958 <radioClearTask+0x20>)
   1194a:	4798      	blx	r3
   1194c:	bd10      	pop	{r4, pc}
   1194e:	46c0      	nop			; (mov r8, r8)
   11950:	000052bd 	.word	0x000052bd
   11954:	2000108a 	.word	0x2000108a
   11958:	000052c9 	.word	0x000052c9

0001195c <RADIO_TaskHandler>:
   1195c:	b570      	push	{r4, r5, r6, lr}
   1195e:	2400      	movs	r4, #0
   11960:	4d10      	ldr	r5, [pc, #64]	; (119a4 <RADIO_TaskHandler+0x48>)
   11962:	2601      	movs	r6, #1
   11964:	882b      	ldrh	r3, [r5, #0]
   11966:	42a3      	cmp	r3, r4
   11968:	d015      	beq.n	11996 <RADIO_TaskHandler+0x3a>
   1196a:	882b      	ldrh	r3, [r5, #0]
   1196c:	4123      	asrs	r3, r4
   1196e:	4233      	tst	r3, r6
   11970:	d013      	beq.n	1199a <RADIO_TaskHandler+0x3e>
   11972:	40a6      	lsls	r6, r4
   11974:	4b0c      	ldr	r3, [pc, #48]	; (119a8 <RADIO_TaskHandler+0x4c>)
   11976:	4798      	blx	r3
   11978:	882b      	ldrh	r3, [r5, #0]
   1197a:	00a4      	lsls	r4, r4, #2
   1197c:	43b3      	bics	r3, r6
   1197e:	802b      	strh	r3, [r5, #0]
   11980:	4b0a      	ldr	r3, [pc, #40]	; (119ac <RADIO_TaskHandler+0x50>)
   11982:	4798      	blx	r3
   11984:	4b0a      	ldr	r3, [pc, #40]	; (119b0 <RADIO_TaskHandler+0x54>)
   11986:	58e3      	ldr	r3, [r4, r3]
   11988:	4798      	blx	r3
   1198a:	882b      	ldrh	r3, [r5, #0]
   1198c:	2b00      	cmp	r3, #0
   1198e:	d002      	beq.n	11996 <RADIO_TaskHandler+0x3a>
   11990:	2002      	movs	r0, #2
   11992:	4b08      	ldr	r3, [pc, #32]	; (119b4 <RADIO_TaskHandler+0x58>)
   11994:	4798      	blx	r3
   11996:	2000      	movs	r0, #0
   11998:	bd70      	pop	{r4, r5, r6, pc}
   1199a:	3401      	adds	r4, #1
   1199c:	2c05      	cmp	r4, #5
   1199e:	d1e4      	bne.n	1196a <RADIO_TaskHandler+0xe>
   119a0:	e7f9      	b.n	11996 <RADIO_TaskHandler+0x3a>
   119a2:	46c0      	nop			; (mov r8, r8)
   119a4:	2000108a 	.word	0x2000108a
   119a8:	000052bd 	.word	0x000052bd
   119ac:	000052c9 	.word	0x000052c9
   119b0:	0001e670 	.word	0x0001e670
   119b4:	0000c191 	.word	0x0000c191

000119b8 <RadioSetState>:
   119b8:	4b01      	ldr	r3, [pc, #4]	; (119c0 <RadioSetState+0x8>)
   119ba:	7018      	strb	r0, [r3, #0]
   119bc:	4770      	bx	lr
   119be:	46c0      	nop			; (mov r8, r8)
   119c0:	20001eb7 	.word	0x20001eb7

000119c4 <RADIO_GetState>:
   119c4:	4b01      	ldr	r3, [pc, #4]	; (119cc <RADIO_GetState+0x8>)
   119c6:	7818      	ldrb	r0, [r3, #0]
   119c8:	b2c0      	uxtb	r0, r0
   119ca:	4770      	bx	lr
   119cc:	20001eb7 	.word	0x20001eb7

000119d0 <RADIO_SetCallbackBitmask>:
   119d0:	4a02      	ldr	r2, [pc, #8]	; (119dc <RADIO_SetCallbackBitmask+0xc>)
   119d2:	7813      	ldrb	r3, [r2, #0]
   119d4:	4318      	orrs	r0, r3
   119d6:	7010      	strb	r0, [r2, #0]
   119d8:	4770      	bx	lr
   119da:	46c0      	nop			; (mov r8, r8)
   119dc:	20001eb6 	.word	0x20001eb6

000119e0 <RADIO_Transmit>:
   119e0:	b570      	push	{r4, r5, r6, lr}
   119e2:	4d10      	ldr	r5, [pc, #64]	; (11a24 <RADIO_Transmit+0x44>)
   119e4:	0006      	movs	r6, r0
   119e6:	782b      	ldrb	r3, [r5, #0]
   119e8:	2004      	movs	r0, #4
   119ea:	2b01      	cmp	r3, #1
   119ec:	d118      	bne.n	11a20 <RADIO_Transmit+0x40>
   119ee:	4c0e      	ldr	r4, [pc, #56]	; (11a28 <RADIO_Transmit+0x48>)
   119f0:	0023      	movs	r3, r4
   119f2:	332f      	adds	r3, #47	; 0x2f
   119f4:	7818      	ldrb	r0, [r3, #0]
   119f6:	4b0d      	ldr	r3, [pc, #52]	; (11a2c <RADIO_Transmit+0x4c>)
   119f8:	4798      	blx	r3
   119fa:	4b0d      	ldr	r3, [pc, #52]	; (11a30 <RADIO_Transmit+0x50>)
   119fc:	7832      	ldrb	r2, [r6, #0]
   119fe:	6871      	ldr	r1, [r6, #4]
   11a00:	701a      	strb	r2, [r3, #0]
   11a02:	4b0c      	ldr	r3, [pc, #48]	; (11a34 <RADIO_Transmit+0x54>)
   11a04:	3434      	adds	r4, #52	; 0x34
   11a06:	6019      	str	r1, [r3, #0]
   11a08:	7821      	ldrb	r1, [r4, #0]
   11a0a:	2302      	movs	r3, #2
   11a0c:	2900      	cmp	r1, #0
   11a0e:	d102      	bne.n	11a16 <RADIO_Transmit+0x36>
   11a10:	0018      	movs	r0, r3
   11a12:	2a3f      	cmp	r2, #63	; 0x3f
   11a14:	d804      	bhi.n	11a20 <RADIO_Transmit+0x40>
   11a16:	702b      	strb	r3, [r5, #0]
   11a18:	2004      	movs	r0, #4
   11a1a:	4b07      	ldr	r3, [pc, #28]	; (11a38 <RADIO_Transmit+0x58>)
   11a1c:	4798      	blx	r3
   11a1e:	2000      	movs	r0, #0
   11a20:	bd70      	pop	{r4, r5, r6, pc}
   11a22:	46c0      	nop			; (mov r8, r8)
   11a24:	20001eb7 	.word	0x20001eb7
   11a28:	200018c8 	.word	0x200018c8
   11a2c:	0000be71 	.word	0x0000be71
   11a30:	200010ac 	.word	0x200010ac
   11a34:	200010a8 	.word	0x200010a8
   11a38:	0001190d 	.word	0x0001190d

00011a3c <Radio_FSKTxPayloadHandler>:
   11a3c:	b570      	push	{r4, r5, r6, lr}
   11a3e:	4b1c      	ldr	r3, [pc, #112]	; (11ab0 <Radio_FSKTxPayloadHandler+0x74>)
   11a40:	000d      	movs	r5, r1
   11a42:	4798      	blx	r3
   11a44:	4c1b      	ldr	r4, [pc, #108]	; (11ab4 <Radio_FSKTxPayloadHandler+0x78>)
   11a46:	3458      	adds	r4, #88	; 0x58
   11a48:	7820      	ldrb	r0, [r4, #0]
   11a4a:	b2c0      	uxtb	r0, r0
   11a4c:	2800      	cmp	r0, #0
   11a4e:	d112      	bne.n	11a76 <Radio_FSKTxPayloadHandler+0x3a>
   11a50:	2d00      	cmp	r5, #0
   11a52:	d007      	beq.n	11a64 <Radio_FSKTxPayloadHandler+0x28>
   11a54:	4918      	ldr	r1, [pc, #96]	; (11ab8 <Radio_FSKTxPayloadHandler+0x7c>)
   11a56:	4b19      	ldr	r3, [pc, #100]	; (11abc <Radio_FSKTxPayloadHandler+0x80>)
   11a58:	2d3e      	cmp	r5, #62	; 0x3e
   11a5a:	d806      	bhi.n	11a6a <Radio_FSKTxPayloadHandler+0x2e>
   11a5c:	002a      	movs	r2, r5
   11a5e:	6809      	ldr	r1, [r1, #0]
   11a60:	4798      	blx	r3
   11a62:	7025      	strb	r5, [r4, #0]
   11a64:	4b16      	ldr	r3, [pc, #88]	; (11ac0 <Radio_FSKTxPayloadHandler+0x84>)
   11a66:	4798      	blx	r3
   11a68:	bd70      	pop	{r4, r5, r6, pc}
   11a6a:	223f      	movs	r2, #63	; 0x3f
   11a6c:	6809      	ldr	r1, [r1, #0]
   11a6e:	4798      	blx	r3
   11a70:	233f      	movs	r3, #63	; 0x3f
   11a72:	7023      	strb	r3, [r4, #0]
   11a74:	e7f6      	b.n	11a64 <Radio_FSKTxPayloadHandler+0x28>
   11a76:	7823      	ldrb	r3, [r4, #0]
   11a78:	429d      	cmp	r5, r3
   11a7a:	d0f3      	beq.n	11a64 <Radio_FSKTxPayloadHandler+0x28>
   11a7c:	7822      	ldrb	r2, [r4, #0]
   11a7e:	480e      	ldr	r0, [pc, #56]	; (11ab8 <Radio_FSKTxPayloadHandler+0x7c>)
   11a80:	1aaa      	subs	r2, r5, r2
   11a82:	b2d2      	uxtb	r2, r2
   11a84:	4b0d      	ldr	r3, [pc, #52]	; (11abc <Radio_FSKTxPayloadHandler+0x80>)
   11a86:	2a3f      	cmp	r2, #63	; 0x3f
   11a88:	d807      	bhi.n	11a9a <Radio_FSKTxPayloadHandler+0x5e>
   11a8a:	7826      	ldrb	r6, [r4, #0]
   11a8c:	7822      	ldrb	r2, [r4, #0]
   11a8e:	6801      	ldr	r1, [r0, #0]
   11a90:	1aaa      	subs	r2, r5, r2
   11a92:	b2d2      	uxtb	r2, r2
   11a94:	1989      	adds	r1, r1, r6
   11a96:	2000      	movs	r0, #0
   11a98:	e7e2      	b.n	11a60 <Radio_FSKTxPayloadHandler+0x24>
   11a9a:	7822      	ldrb	r2, [r4, #0]
   11a9c:	6801      	ldr	r1, [r0, #0]
   11a9e:	2000      	movs	r0, #0
   11aa0:	1889      	adds	r1, r1, r2
   11aa2:	223f      	movs	r2, #63	; 0x3f
   11aa4:	4798      	blx	r3
   11aa6:	7823      	ldrb	r3, [r4, #0]
   11aa8:	333f      	adds	r3, #63	; 0x3f
   11aaa:	b2db      	uxtb	r3, r3
   11aac:	e7e1      	b.n	11a72 <Radio_FSKTxPayloadHandler+0x36>
   11aae:	46c0      	nop			; (mov r8, r8)
   11ab0:	00001af1 	.word	0x00001af1
   11ab4:	200018c8 	.word	0x200018c8
   11ab8:	200010a8 	.word	0x200010a8
   11abc:	00005099 	.word	0x00005099
   11ac0:	00001b31 	.word	0x00001b31

00011ac4 <RADIO_FSKSyncAddr>:
   11ac4:	4b08      	ldr	r3, [pc, #32]	; (11ae8 <RADIO_FSKSyncAddr+0x24>)
   11ac6:	b510      	push	{r4, lr}
   11ac8:	4798      	blx	r3
   11aca:	4b08      	ldr	r3, [pc, #32]	; (11aec <RADIO_FSKSyncAddr+0x28>)
   11acc:	001a      	movs	r2, r3
   11ace:	3234      	adds	r2, #52	; 0x34
   11ad0:	7812      	ldrb	r2, [r2, #0]
   11ad2:	2a00      	cmp	r2, #0
   11ad4:	d104      	bne.n	11ae0 <RADIO_FSKSyncAddr+0x1c>
   11ad6:	0019      	movs	r1, r3
   11ad8:	3358      	adds	r3, #88	; 0x58
   11ada:	312c      	adds	r1, #44	; 0x2c
   11adc:	700a      	strb	r2, [r1, #0]
   11ade:	701a      	strb	r2, [r3, #0]
   11ae0:	4b03      	ldr	r3, [pc, #12]	; (11af0 <RADIO_FSKSyncAddr+0x2c>)
   11ae2:	4798      	blx	r3
   11ae4:	bd10      	pop	{r4, pc}
   11ae6:	46c0      	nop			; (mov r8, r8)
   11ae8:	00001af1 	.word	0x00001af1
   11aec:	200018c8 	.word	0x200018c8
   11af0:	00001b31 	.word	0x00001b31

00011af4 <RADIO_FSKFifoLevel>:
   11af4:	b570      	push	{r4, r5, r6, lr}
   11af6:	4b22      	ldr	r3, [pc, #136]	; (11b80 <RADIO_FSKFifoLevel+0x8c>)
   11af8:	4798      	blx	r3
   11afa:	4d22      	ldr	r5, [pc, #136]	; (11b84 <RADIO_FSKFifoLevel+0x90>)
   11afc:	002a      	movs	r2, r5
   11afe:	002b      	movs	r3, r5
   11b00:	322c      	adds	r2, #44	; 0x2c
   11b02:	3358      	adds	r3, #88	; 0x58
   11b04:	7810      	ldrb	r0, [r2, #0]
   11b06:	7819      	ldrb	r1, [r3, #0]
   11b08:	4288      	cmp	r0, r1
   11b0a:	d105      	bne.n	11b18 <RADIO_FSKFifoLevel+0x24>
   11b0c:	7812      	ldrb	r2, [r2, #0]
   11b0e:	2a00      	cmp	r2, #0
   11b10:	d002      	beq.n	11b18 <RADIO_FSKFifoLevel+0x24>
   11b12:	781b      	ldrb	r3, [r3, #0]
   11b14:	2b00      	cmp	r3, #0
   11b16:	d11f      	bne.n	11b58 <RADIO_FSKFifoLevel+0x64>
   11b18:	0029      	movs	r1, r5
   11b1a:	312c      	adds	r1, #44	; 0x2c
   11b1c:	7808      	ldrb	r0, [r1, #0]
   11b1e:	b2c0      	uxtb	r0, r0
   11b20:	2800      	cmp	r0, #0
   11b22:	d102      	bne.n	11b2a <RADIO_FSKFifoLevel+0x36>
   11b24:	2201      	movs	r2, #1
   11b26:	4b18      	ldr	r3, [pc, #96]	; (11b88 <RADIO_FSKFifoLevel+0x94>)
   11b28:	4798      	blx	r3
   11b2a:	002e      	movs	r6, r5
   11b2c:	002c      	movs	r4, r5
   11b2e:	362c      	adds	r6, #44	; 0x2c
   11b30:	3458      	adds	r4, #88	; 0x58
   11b32:	7833      	ldrb	r3, [r6, #0]
   11b34:	7822      	ldrb	r2, [r4, #0]
   11b36:	1a9b      	subs	r3, r3, r2
   11b38:	b2db      	uxtb	r3, r3
   11b3a:	2b3e      	cmp	r3, #62	; 0x3e
   11b3c:	d80f      	bhi.n	11b5e <RADIO_FSKFifoLevel+0x6a>
   11b3e:	7823      	ldrb	r3, [r4, #0]
   11b40:	7832      	ldrb	r2, [r6, #0]
   11b42:	7821      	ldrb	r1, [r4, #0]
   11b44:	2000      	movs	r0, #0
   11b46:	1a52      	subs	r2, r2, r1
   11b48:	6aa9      	ldr	r1, [r5, #40]	; 0x28
   11b4a:	b2d2      	uxtb	r2, r2
   11b4c:	18c9      	adds	r1, r1, r3
   11b4e:	4b0e      	ldr	r3, [pc, #56]	; (11b88 <RADIO_FSKFifoLevel+0x94>)
   11b50:	4798      	blx	r3
   11b52:	7833      	ldrb	r3, [r6, #0]
   11b54:	b2db      	uxtb	r3, r3
   11b56:	7023      	strb	r3, [r4, #0]
   11b58:	4b0c      	ldr	r3, [pc, #48]	; (11b8c <RADIO_FSKFifoLevel+0x98>)
   11b5a:	4798      	blx	r3
   11b5c:	bd70      	pop	{r4, r5, r6, pc}
   11b5e:	7833      	ldrb	r3, [r6, #0]
   11b60:	7822      	ldrb	r2, [r4, #0]
   11b62:	1a9b      	subs	r3, r3, r2
   11b64:	b2db      	uxtb	r3, r3
   11b66:	2b3f      	cmp	r3, #63	; 0x3f
   11b68:	d9f6      	bls.n	11b58 <RADIO_FSKFifoLevel+0x64>
   11b6a:	7823      	ldrb	r3, [r4, #0]
   11b6c:	6aa9      	ldr	r1, [r5, #40]	; 0x28
   11b6e:	223f      	movs	r2, #63	; 0x3f
   11b70:	18c9      	adds	r1, r1, r3
   11b72:	2000      	movs	r0, #0
   11b74:	4b04      	ldr	r3, [pc, #16]	; (11b88 <RADIO_FSKFifoLevel+0x94>)
   11b76:	4798      	blx	r3
   11b78:	7823      	ldrb	r3, [r4, #0]
   11b7a:	333f      	adds	r3, #63	; 0x3f
   11b7c:	e7ea      	b.n	11b54 <RADIO_FSKFifoLevel+0x60>
   11b7e:	46c0      	nop			; (mov r8, r8)
   11b80:	00001af1 	.word	0x00001af1
   11b84:	200018c8 	.word	0x200018c8
   11b88:	000050d9 	.word	0x000050d9
   11b8c:	00001b31 	.word	0x00001b31

00011b90 <RADIO_FSKFifoEmpty>:
   11b90:	b510      	push	{r4, lr}
   11b92:	4b03      	ldr	r3, [pc, #12]	; (11ba0 <RADIO_FSKFifoEmpty+0x10>)
   11b94:	7819      	ldrb	r1, [r3, #0]
   11b96:	4b03      	ldr	r3, [pc, #12]	; (11ba4 <RADIO_FSKFifoEmpty+0x14>)
   11b98:	6818      	ldr	r0, [r3, #0]
   11b9a:	4b03      	ldr	r3, [pc, #12]	; (11ba8 <RADIO_FSKFifoEmpty+0x18>)
   11b9c:	4798      	blx	r3
   11b9e:	bd10      	pop	{r4, pc}
   11ba0:	200010ac 	.word	0x200010ac
   11ba4:	200010a8 	.word	0x200010a8
   11ba8:	00011a3d 	.word	0x00011a3d

00011bac <RADIO_GetData>:
   11bac:	4b03      	ldr	r3, [pc, #12]	; (11bbc <RADIO_GetData+0x10>)
   11bae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   11bb0:	332c      	adds	r3, #44	; 0x2c
   11bb2:	6002      	str	r2, [r0, #0]
   11bb4:	781b      	ldrb	r3, [r3, #0]
   11bb6:	2000      	movs	r0, #0
   11bb8:	800b      	strh	r3, [r1, #0]
   11bba:	4770      	bx	lr
   11bbc:	200018c8 	.word	0x200018c8

00011bc0 <Radio_EnableRfControl>:
   11bc0:	b510      	push	{r4, lr}
   11bc2:	4b08      	ldr	r3, [pc, #32]	; (11be4 <Radio_EnableRfControl+0x24>)
   11bc4:	0001      	movs	r1, r0
   11bc6:	681a      	ldr	r2, [r3, #0]
   11bc8:	4807      	ldr	r0, [pc, #28]	; (11be8 <Radio_EnableRfControl+0x28>)
   11bca:	4c08      	ldr	r4, [pc, #32]	; (11bec <Radio_EnableRfControl+0x2c>)
   11bcc:	1812      	adds	r2, r2, r0
   11bce:	2000      	movs	r0, #0
   11bd0:	42a2      	cmp	r2, r4
   11bd2:	d804      	bhi.n	11bde <Radio_EnableRfControl+0x1e>
   11bd4:	3305      	adds	r3, #5
   11bd6:	7fdb      	ldrb	r3, [r3, #31]
   11bd8:	1e58      	subs	r0, r3, #1
   11bda:	4183      	sbcs	r3, r0
   11bdc:	1c58      	adds	r0, r3, #1
   11bde:	4b04      	ldr	r3, [pc, #16]	; (11bf0 <Radio_EnableRfControl+0x30>)
   11be0:	4798      	blx	r3
   11be2:	bd10      	pop	{r4, pc}
   11be4:	200018c8 	.word	0x200018c8
   11be8:	cc9eec80 	.word	0xcc9eec80
   11bec:	096ae380 	.word	0x096ae380
   11bf0:	00005145 	.word	0x00005145

00011bf4 <RADIO_RxHandler>:
   11bf4:	b573      	push	{r0, r1, r4, r5, r6, lr}
   11bf6:	4b33      	ldr	r3, [pc, #204]	; (11cc4 <RADIO_RxHandler+0xd0>)
   11bf8:	2000      	movs	r0, #0
   11bfa:	4798      	blx	r3
   11bfc:	4e32      	ldr	r6, [pc, #200]	; (11cc8 <RADIO_RxHandler+0xd4>)
   11bfe:	4b33      	ldr	r3, [pc, #204]	; (11ccc <RADIO_RxHandler+0xd8>)
   11c00:	8830      	ldrh	r0, [r6, #0]
   11c02:	2800      	cmp	r0, #0
   11c04:	d100      	bne.n	11c08 <RADIO_RxHandler+0x14>
   11c06:	3004      	adds	r0, #4
   11c08:	4798      	blx	r3
   11c0a:	4c31      	ldr	r4, [pc, #196]	; (11cd0 <RADIO_RxHandler+0xdc>)
   11c0c:	4d31      	ldr	r5, [pc, #196]	; (11cd4 <RADIO_RxHandler+0xe0>)
   11c0e:	0023      	movs	r3, r4
   11c10:	3334      	adds	r3, #52	; 0x34
   11c12:	7819      	ldrb	r1, [r3, #0]
   11c14:	2901      	cmp	r1, #1
   11c16:	d122      	bne.n	11c5e <RADIO_RxHandler+0x6a>
   11c18:	2022      	movs	r0, #34	; 0x22
   11c1a:	47a8      	blx	r5
   11c1c:	2100      	movs	r1, #0
   11c1e:	2040      	movs	r0, #64	; 0x40
   11c20:	47a8      	blx	r5
   11c22:	2100      	movs	r1, #0
   11c24:	2041      	movs	r0, #65	; 0x41
   11c26:	47a8      	blx	r5
   11c28:	8832      	ldrh	r2, [r6, #0]
   11c2a:	4b2b      	ldr	r3, [pc, #172]	; (11cd8 <RADIO_RxHandler+0xe4>)
   11c2c:	2a00      	cmp	r2, #0
   11c2e:	d131      	bne.n	11c94 <RADIO_RxHandler+0xa0>
   11c30:	0021      	movs	r1, r4
   11c32:	2005      	movs	r0, #5
   11c34:	3134      	adds	r1, #52	; 0x34
   11c36:	7809      	ldrb	r1, [r1, #0]
   11c38:	4798      	blx	r3
   11c3a:	68e3      	ldr	r3, [r4, #12]
   11c3c:	2b00      	cmp	r3, #0
   11c3e:	d00c      	beq.n	11c5a <RADIO_RxHandler+0x66>
   11c40:	8832      	ldrh	r2, [r6, #0]
   11c42:	2a00      	cmp	r2, #0
   11c44:	d009      	beq.n	11c5a <RADIO_RxHandler+0x66>
   11c46:	21fa      	movs	r1, #250	; 0xfa
   11c48:	2200      	movs	r2, #0
   11c4a:	342f      	adds	r4, #47	; 0x2f
   11c4c:	0089      	lsls	r1, r1, #2
   11c4e:	7820      	ldrb	r0, [r4, #0]
   11c50:	4359      	muls	r1, r3
   11c52:	9200      	str	r2, [sp, #0]
   11c54:	4b21      	ldr	r3, [pc, #132]	; (11cdc <RADIO_RxHandler+0xe8>)
   11c56:	4c22      	ldr	r4, [pc, #136]	; (11ce0 <RADIO_RxHandler+0xec>)
   11c58:	47a0      	blx	r4
   11c5a:	2000      	movs	r0, #0
   11c5c:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
   11c5e:	0023      	movs	r3, r4
   11c60:	3338      	adds	r3, #56	; 0x38
   11c62:	7819      	ldrb	r1, [r3, #0]
   11c64:	2012      	movs	r0, #18
   11c66:	47a8      	blx	r5
   11c68:	0023      	movs	r3, r4
   11c6a:	3339      	adds	r3, #57	; 0x39
   11c6c:	7819      	ldrb	r1, [r3, #0]
   11c6e:	2013      	movs	r0, #19
   11c70:	47a8      	blx	r5
   11c72:	210c      	movs	r1, #12
   11c74:	2040      	movs	r0, #64	; 0x40
   11c76:	47a8      	blx	r5
   11c78:	2100      	movs	r1, #0
   11c7a:	2041      	movs	r0, #65	; 0x41
   11c7c:	47a8      	blx	r5
   11c7e:	0022      	movs	r2, r4
   11c80:	2300      	movs	r3, #0
   11c82:	3256      	adds	r2, #86	; 0x56
   11c84:	8013      	strh	r3, [r2, #0]
   11c86:	0022      	movs	r2, r4
   11c88:	322c      	adds	r2, #44	; 0x2c
   11c8a:	7013      	strb	r3, [r2, #0]
   11c8c:	0022      	movs	r2, r4
   11c8e:	3258      	adds	r2, #88	; 0x58
   11c90:	7013      	strb	r3, [r2, #0]
   11c92:	e7c9      	b.n	11c28 <RADIO_RxHandler+0x34>
   11c94:	0022      	movs	r2, r4
   11c96:	3234      	adds	r2, #52	; 0x34
   11c98:	7811      	ldrb	r1, [r2, #0]
   11c9a:	2200      	movs	r2, #0
   11c9c:	2901      	cmp	r1, #1
   11c9e:	d101      	bne.n	11ca4 <RADIO_RxHandler+0xb0>
   11ca0:	2006      	movs	r0, #6
   11ca2:	e7c9      	b.n	11c38 <RADIO_RxHandler+0x44>
   11ca4:	0011      	movs	r1, r2
   11ca6:	2005      	movs	r0, #5
   11ca8:	4798      	blx	r3
   11caa:	21fa      	movs	r1, #250	; 0xfa
   11cac:	8833      	ldrh	r3, [r6, #0]
   11cae:	0089      	lsls	r1, r1, #2
   11cb0:	4359      	muls	r1, r3
   11cb2:	0023      	movs	r3, r4
   11cb4:	2200      	movs	r2, #0
   11cb6:	332e      	adds	r3, #46	; 0x2e
   11cb8:	7818      	ldrb	r0, [r3, #0]
   11cba:	4d09      	ldr	r5, [pc, #36]	; (11ce0 <RADIO_RxHandler+0xec>)
   11cbc:	9200      	str	r2, [sp, #0]
   11cbe:	4b09      	ldr	r3, [pc, #36]	; (11ce4 <RADIO_RxHandler+0xf0>)
   11cc0:	47a8      	blx	r5
   11cc2:	e7ba      	b.n	11c3a <RADIO_RxHandler+0x46>
   11cc4:	00011bc1 	.word	0x00011bc1
   11cc8:	20001098 	.word	0x20001098
   11ccc:	0001134d 	.word	0x0001134d
   11cd0:	200018c8 	.word	0x200018c8
   11cd4:	00005045 	.word	0x00005045
   11cd8:	0000c1c9 	.word	0x0000c1c9
   11cdc:	00011d1d 	.word	0x00011d1d
   11ce0:	0000bb65 	.word	0x0000bb65
   11ce4:	00011dad 	.word	0x00011dad

00011ce8 <Radio_DisableRfControl>:
   11ce8:	b510      	push	{r4, lr}
   11cea:	4b08      	ldr	r3, [pc, #32]	; (11d0c <Radio_DisableRfControl+0x24>)
   11cec:	0001      	movs	r1, r0
   11cee:	681a      	ldr	r2, [r3, #0]
   11cf0:	4807      	ldr	r0, [pc, #28]	; (11d10 <Radio_DisableRfControl+0x28>)
   11cf2:	4c08      	ldr	r4, [pc, #32]	; (11d14 <Radio_DisableRfControl+0x2c>)
   11cf4:	1812      	adds	r2, r2, r0
   11cf6:	2000      	movs	r0, #0
   11cf8:	42a2      	cmp	r2, r4
   11cfa:	d804      	bhi.n	11d06 <Radio_DisableRfControl+0x1e>
   11cfc:	3305      	adds	r3, #5
   11cfe:	7fdb      	ldrb	r3, [r3, #31]
   11d00:	1e58      	subs	r0, r3, #1
   11d02:	4183      	sbcs	r3, r0
   11d04:	1c58      	adds	r0, r3, #1
   11d06:	4b04      	ldr	r3, [pc, #16]	; (11d18 <Radio_DisableRfControl+0x30>)
   11d08:	4798      	blx	r3
   11d0a:	bd10      	pop	{r4, pc}
   11d0c:	200018c8 	.word	0x200018c8
   11d10:	cc9eec80 	.word	0xcc9eec80
   11d14:	096ae380 	.word	0x096ae380
   11d18:	0000516d 	.word	0x0000516d

00011d1c <Radio_WatchdogTimeout>:
   11d1c:	b510      	push	{r4, lr}
   11d1e:	4b0e      	ldr	r3, [pc, #56]	; (11d58 <Radio_WatchdogTimeout+0x3c>)
   11d20:	781a      	ldrb	r2, [r3, #0]
   11d22:	2a04      	cmp	r2, #4
   11d24:	d10b      	bne.n	11d3e <Radio_WatchdogTimeout+0x22>
   11d26:	2320      	movs	r3, #32
   11d28:	4a0c      	ldr	r2, [pc, #48]	; (11d5c <Radio_WatchdogTimeout+0x40>)
   11d2a:	2000      	movs	r0, #0
   11d2c:	8811      	ldrh	r1, [r2, #0]
   11d2e:	430b      	orrs	r3, r1
   11d30:	8013      	strh	r3, [r2, #0]
   11d32:	4b0b      	ldr	r3, [pc, #44]	; (11d60 <Radio_WatchdogTimeout+0x44>)
   11d34:	4798      	blx	r3
   11d36:	2002      	movs	r0, #2
   11d38:	4b0a      	ldr	r3, [pc, #40]	; (11d64 <Radio_WatchdogTimeout+0x48>)
   11d3a:	4798      	blx	r3
   11d3c:	bd10      	pop	{r4, pc}
   11d3e:	781b      	ldrb	r3, [r3, #0]
   11d40:	2b02      	cmp	r3, #2
   11d42:	d1fb      	bne.n	11d3c <Radio_WatchdogTimeout+0x20>
   11d44:	4a05      	ldr	r2, [pc, #20]	; (11d5c <Radio_WatchdogTimeout+0x40>)
   11d46:	330e      	adds	r3, #14
   11d48:	8811      	ldrh	r1, [r2, #0]
   11d4a:	2001      	movs	r0, #1
   11d4c:	430b      	orrs	r3, r1
   11d4e:	8013      	strh	r3, [r2, #0]
   11d50:	4b03      	ldr	r3, [pc, #12]	; (11d60 <Radio_WatchdogTimeout+0x44>)
   11d52:	4798      	blx	r3
   11d54:	2001      	movs	r0, #1
   11d56:	e7ef      	b.n	11d38 <Radio_WatchdogTimeout+0x1c>
   11d58:	20001eb7 	.word	0x20001eb7
   11d5c:	20001eb4 	.word	0x20001eb4
   11d60:	00011ce9 	.word	0x00011ce9
   11d64:	0001190d 	.word	0x0001190d

00011d68 <RADIO_RxTimeout>:
   11d68:	b510      	push	{r4, lr}
   11d6a:	4b0a      	ldr	r3, [pc, #40]	; (11d94 <RADIO_RxTimeout+0x2c>)
   11d6c:	332f      	adds	r3, #47	; 0x2f
   11d6e:	7818      	ldrb	r0, [r3, #0]
   11d70:	4b09      	ldr	r3, [pc, #36]	; (11d98 <RADIO_RxTimeout+0x30>)
   11d72:	4798      	blx	r3
   11d74:	2000      	movs	r0, #0
   11d76:	4b09      	ldr	r3, [pc, #36]	; (11d9c <RADIO_RxTimeout+0x34>)
   11d78:	4798      	blx	r3
   11d7a:	2180      	movs	r1, #128	; 0x80
   11d7c:	2012      	movs	r0, #18
   11d7e:	4b08      	ldr	r3, [pc, #32]	; (11da0 <RADIO_RxTimeout+0x38>)
   11d80:	4798      	blx	r3
   11d82:	2340      	movs	r3, #64	; 0x40
   11d84:	4a07      	ldr	r2, [pc, #28]	; (11da4 <RADIO_RxTimeout+0x3c>)
   11d86:	2002      	movs	r0, #2
   11d88:	8811      	ldrh	r1, [r2, #0]
   11d8a:	430b      	orrs	r3, r1
   11d8c:	8013      	strh	r3, [r2, #0]
   11d8e:	4b06      	ldr	r3, [pc, #24]	; (11da8 <RADIO_RxTimeout+0x40>)
   11d90:	4798      	blx	r3
   11d92:	bd10      	pop	{r4, pc}
   11d94:	200018c8 	.word	0x200018c8
   11d98:	0000be71 	.word	0x0000be71
   11d9c:	00011ce9 	.word	0x00011ce9
   11da0:	00005045 	.word	0x00005045
   11da4:	20001eb4 	.word	0x20001eb4
   11da8:	0001190d 	.word	0x0001190d

00011dac <Radio_RxFSKTimeout>:
   11dac:	b510      	push	{r4, lr}
   11dae:	4b08      	ldr	r3, [pc, #32]	; (11dd0 <Radio_RxFSKTimeout+0x24>)
   11db0:	332f      	adds	r3, #47	; 0x2f
   11db2:	7818      	ldrb	r0, [r3, #0]
   11db4:	4b07      	ldr	r3, [pc, #28]	; (11dd4 <Radio_RxFSKTimeout+0x28>)
   11db6:	4798      	blx	r3
   11db8:	2000      	movs	r0, #0
   11dba:	4b07      	ldr	r3, [pc, #28]	; (11dd8 <Radio_RxFSKTimeout+0x2c>)
   11dbc:	4798      	blx	r3
   11dbe:	2380      	movs	r3, #128	; 0x80
   11dc0:	4a06      	ldr	r2, [pc, #24]	; (11ddc <Radio_RxFSKTimeout+0x30>)
   11dc2:	2002      	movs	r0, #2
   11dc4:	8811      	ldrh	r1, [r2, #0]
   11dc6:	430b      	orrs	r3, r1
   11dc8:	8013      	strh	r3, [r2, #0]
   11dca:	4b05      	ldr	r3, [pc, #20]	; (11de0 <Radio_RxFSKTimeout+0x34>)
   11dcc:	4798      	blx	r3
   11dce:	bd10      	pop	{r4, pc}
   11dd0:	200018c8 	.word	0x200018c8
   11dd4:	0000be71 	.word	0x0000be71
   11dd8:	00011ce9 	.word	0x00011ce9
   11ddc:	20001eb4 	.word	0x20001eb4
   11de0:	0001190d 	.word	0x0001190d

00011de4 <RADIO_TxDone>:
   11de4:	b570      	push	{r4, r5, r6, lr}
   11de6:	4b14      	ldr	r3, [pc, #80]	; (11e38 <RADIO_TxDone+0x54>)
   11de8:	332f      	adds	r3, #47	; 0x2f
   11dea:	7818      	ldrb	r0, [r3, #0]
   11dec:	4b13      	ldr	r3, [pc, #76]	; (11e3c <RADIO_TxDone+0x58>)
   11dee:	4798      	blx	r3
   11df0:	2001      	movs	r0, #1
   11df2:	4b13      	ldr	r3, [pc, #76]	; (11e40 <RADIO_TxDone+0x5c>)
   11df4:	4798      	blx	r3
   11df6:	4b13      	ldr	r3, [pc, #76]	; (11e44 <RADIO_TxDone+0x60>)
   11df8:	2108      	movs	r1, #8
   11dfa:	2012      	movs	r0, #18
   11dfc:	4798      	blx	r3
   11dfe:	4b12      	ldr	r3, [pc, #72]	; (11e48 <RADIO_TxDone+0x64>)
   11e00:	781a      	ldrb	r2, [r3, #0]
   11e02:	4b12      	ldr	r3, [pc, #72]	; (11e4c <RADIO_TxDone+0x68>)
   11e04:	2a02      	cmp	r2, #2
   11e06:	d002      	beq.n	11e0e <RADIO_TxDone+0x2a>
   11e08:	881a      	ldrh	r2, [r3, #0]
   11e0a:	0692      	lsls	r2, r2, #26
   11e0c:	d413      	bmi.n	11e36 <RADIO_TxDone+0x52>
   11e0e:	2001      	movs	r0, #1
   11e10:	881a      	ldrh	r2, [r3, #0]
   11e12:	4302      	orrs	r2, r0
   11e14:	801a      	strh	r2, [r3, #0]
   11e16:	4b0e      	ldr	r3, [pc, #56]	; (11e50 <RADIO_TxDone+0x6c>)
   11e18:	4798      	blx	r3
   11e1a:	4b0e      	ldr	r3, [pc, #56]	; (11e54 <RADIO_TxDone+0x70>)
   11e1c:	4798      	blx	r3
   11e1e:	4c0e      	ldr	r4, [pc, #56]	; (11e58 <RADIO_TxDone+0x74>)
   11e20:	4d0e      	ldr	r5, [pc, #56]	; (11e5c <RADIO_TxDone+0x78>)
   11e22:	6822      	ldr	r2, [r4, #0]
   11e24:	6863      	ldr	r3, [r4, #4]
   11e26:	1a80      	subs	r0, r0, r2
   11e28:	4199      	sbcs	r1, r3
   11e2a:	22fa      	movs	r2, #250	; 0xfa
   11e2c:	2300      	movs	r3, #0
   11e2e:	0092      	lsls	r2, r2, #2
   11e30:	47a8      	blx	r5
   11e32:	6020      	str	r0, [r4, #0]
   11e34:	6061      	str	r1, [r4, #4]
   11e36:	bd70      	pop	{r4, r5, r6, pc}
   11e38:	200018c8 	.word	0x200018c8
   11e3c:	0000be71 	.word	0x0000be71
   11e40:	00011ce9 	.word	0x00011ce9
   11e44:	00005045 	.word	0x00005045
   11e48:	20001eb7 	.word	0x20001eb7
   11e4c:	20001eb4 	.word	0x20001eb4
   11e50:	0001190d 	.word	0x0001190d
   11e54:	0000bb0d 	.word	0x0000bb0d
   11e58:	200010a0 	.word	0x200010a0
   11e5c:	00012e0d 	.word	0x00012e0d

00011e60 <RADIO_FSKPacketSent>:
   11e60:	b570      	push	{r4, r5, r6, lr}
   11e62:	4b15      	ldr	r3, [pc, #84]	; (11eb8 <RADIO_FSKPacketSent+0x58>)
   11e64:	203f      	movs	r0, #63	; 0x3f
   11e66:	4798      	blx	r3
   11e68:	0703      	lsls	r3, r0, #28
   11e6a:	d524      	bpl.n	11eb6 <RADIO_FSKPacketSent+0x56>
   11e6c:	4b13      	ldr	r3, [pc, #76]	; (11ebc <RADIO_FSKPacketSent+0x5c>)
   11e6e:	332f      	adds	r3, #47	; 0x2f
   11e70:	7818      	ldrb	r0, [r3, #0]
   11e72:	4b13      	ldr	r3, [pc, #76]	; (11ec0 <RADIO_FSKPacketSent+0x60>)
   11e74:	4798      	blx	r3
   11e76:	4b13      	ldr	r3, [pc, #76]	; (11ec4 <RADIO_FSKPacketSent+0x64>)
   11e78:	2001      	movs	r0, #1
   11e7a:	4798      	blx	r3
   11e7c:	4b12      	ldr	r3, [pc, #72]	; (11ec8 <RADIO_FSKPacketSent+0x68>)
   11e7e:	4c13      	ldr	r4, [pc, #76]	; (11ecc <RADIO_FSKPacketSent+0x6c>)
   11e80:	781b      	ldrb	r3, [r3, #0]
   11e82:	2b02      	cmp	r3, #2
   11e84:	d002      	beq.n	11e8c <RADIO_FSKPacketSent+0x2c>
   11e86:	8823      	ldrh	r3, [r4, #0]
   11e88:	069b      	lsls	r3, r3, #26
   11e8a:	d414      	bmi.n	11eb6 <RADIO_FSKPacketSent+0x56>
   11e8c:	4b10      	ldr	r3, [pc, #64]	; (11ed0 <RADIO_FSKPacketSent+0x70>)
   11e8e:	4798      	blx	r3
   11e90:	4d10      	ldr	r5, [pc, #64]	; (11ed4 <RADIO_FSKPacketSent+0x74>)
   11e92:	4e11      	ldr	r6, [pc, #68]	; (11ed8 <RADIO_FSKPacketSent+0x78>)
   11e94:	682a      	ldr	r2, [r5, #0]
   11e96:	686b      	ldr	r3, [r5, #4]
   11e98:	1a80      	subs	r0, r0, r2
   11e9a:	4199      	sbcs	r1, r3
   11e9c:	22fa      	movs	r2, #250	; 0xfa
   11e9e:	2300      	movs	r3, #0
   11ea0:	0092      	lsls	r2, r2, #2
   11ea2:	47b0      	blx	r6
   11ea4:	4b0d      	ldr	r3, [pc, #52]	; (11edc <RADIO_FSKPacketSent+0x7c>)
   11ea6:	6028      	str	r0, [r5, #0]
   11ea8:	6069      	str	r1, [r5, #4]
   11eaa:	2001      	movs	r0, #1
   11eac:	4798      	blx	r3
   11eae:	2304      	movs	r3, #4
   11eb0:	8822      	ldrh	r2, [r4, #0]
   11eb2:	4313      	orrs	r3, r2
   11eb4:	8023      	strh	r3, [r4, #0]
   11eb6:	bd70      	pop	{r4, r5, r6, pc}
   11eb8:	0000506d 	.word	0x0000506d
   11ebc:	200018c8 	.word	0x200018c8
   11ec0:	0000be71 	.word	0x0000be71
   11ec4:	00011ce9 	.word	0x00011ce9
   11ec8:	20001eb7 	.word	0x20001eb7
   11ecc:	20001eb4 	.word	0x20001eb4
   11ed0:	0000bb0d 	.word	0x0000bb0d
   11ed4:	200010a0 	.word	0x200010a0
   11ed8:	00012e0d 	.word	0x00012e0d
   11edc:	0001190d 	.word	0x0001190d

00011ee0 <RADIO_RxDone>:
   11ee0:	b570      	push	{r4, r5, r6, lr}
   11ee2:	2012      	movs	r0, #18
   11ee4:	4e16      	ldr	r6, [pc, #88]	; (11f40 <RADIO_RxDone+0x60>)
   11ee6:	47b0      	blx	r6
   11ee8:	4b16      	ldr	r3, [pc, #88]	; (11f44 <RADIO_RxDone+0x64>)
   11eea:	0005      	movs	r5, r0
   11eec:	2170      	movs	r1, #112	; 0x70
   11eee:	2012      	movs	r0, #18
   11ef0:	4798      	blx	r3
   11ef2:	2350      	movs	r3, #80	; 0x50
   11ef4:	402b      	ands	r3, r5
   11ef6:	2b50      	cmp	r3, #80	; 0x50
   11ef8:	d119      	bne.n	11f2e <RADIO_RxDone+0x4e>
   11efa:	4c13      	ldr	r4, [pc, #76]	; (11f48 <RADIO_RxDone+0x68>)
   11efc:	0023      	movs	r3, r4
   11efe:	332f      	adds	r3, #47	; 0x2f
   11f00:	7818      	ldrb	r0, [r3, #0]
   11f02:	4b12      	ldr	r3, [pc, #72]	; (11f4c <RADIO_RxDone+0x6c>)
   11f04:	4798      	blx	r3
   11f06:	4b12      	ldr	r3, [pc, #72]	; (11f50 <RADIO_RxDone+0x70>)
   11f08:	2000      	movs	r0, #0
   11f0a:	4798      	blx	r3
   11f0c:	3404      	adds	r4, #4
   11f0e:	201c      	movs	r0, #28
   11f10:	47b0      	blx	r6
   11f12:	7fe2      	ldrb	r2, [r4, #31]
   11f14:	4b0f      	ldr	r3, [pc, #60]	; (11f54 <RADIO_RxDone+0x74>)
   11f16:	4910      	ldr	r1, [pc, #64]	; (11f58 <RADIO_RxDone+0x78>)
   11f18:	2a00      	cmp	r2, #0
   11f1a:	d003      	beq.n	11f24 <RADIO_RxDone+0x44>
   11f1c:	06aa      	lsls	r2, r5, #26
   11f1e:	d407      	bmi.n	11f30 <RADIO_RxDone+0x50>
   11f20:	0642      	lsls	r2, r0, #25
   11f22:	d505      	bpl.n	11f30 <RADIO_RxDone+0x50>
   11f24:	2002      	movs	r0, #2
   11f26:	881a      	ldrh	r2, [r3, #0]
   11f28:	4302      	orrs	r2, r0
   11f2a:	801a      	strh	r2, [r3, #0]
   11f2c:	4788      	blx	r1
   11f2e:	bd70      	pop	{r4, r5, r6, pc}
   11f30:	2280      	movs	r2, #128	; 0x80
   11f32:	8818      	ldrh	r0, [r3, #0]
   11f34:	0052      	lsls	r2, r2, #1
   11f36:	4302      	orrs	r2, r0
   11f38:	801a      	strh	r2, [r3, #0]
   11f3a:	2002      	movs	r0, #2
   11f3c:	e7f6      	b.n	11f2c <RADIO_RxDone+0x4c>
   11f3e:	46c0      	nop			; (mov r8, r8)
   11f40:	0000506d 	.word	0x0000506d
   11f44:	00005045 	.word	0x00005045
   11f48:	200018c8 	.word	0x200018c8
   11f4c:	0000be71 	.word	0x0000be71
   11f50:	00011ce9 	.word	0x00011ce9
   11f54:	20001eb4 	.word	0x20001eb4
   11f58:	0001190d 	.word	0x0001190d

00011f5c <RADIO_FSKPayloadReady>:
   11f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11f5e:	203f      	movs	r0, #63	; 0x3f
   11f60:	4b39      	ldr	r3, [pc, #228]	; (12048 <RADIO_FSKPayloadReady+0xec>)
   11f62:	4798      	blx	r3
   11f64:	0743      	lsls	r3, r0, #29
   11f66:	d559      	bpl.n	1201c <RADIO_FSKPayloadReady+0xc0>
   11f68:	4c38      	ldr	r4, [pc, #224]	; (1204c <RADIO_FSKPayloadReady+0xf0>)
   11f6a:	4d39      	ldr	r5, [pc, #228]	; (12050 <RADIO_FSKPayloadReady+0xf4>)
   11f6c:	1d23      	adds	r3, r4, #4
   11f6e:	7fdb      	ldrb	r3, [r3, #31]
   11f70:	2b01      	cmp	r3, #1
   11f72:	d154      	bne.n	1201e <RADIO_FSKPayloadReady+0xc2>
   11f74:	2202      	movs	r2, #2
   11f76:	4210      	tst	r0, r2
   11f78:	d048      	beq.n	1200c <RADIO_FSKPayloadReady+0xb0>
   11f7a:	0023      	movs	r3, r4
   11f7c:	332f      	adds	r3, #47	; 0x2f
   11f7e:	7818      	ldrb	r0, [r3, #0]
   11f80:	4e34      	ldr	r6, [pc, #208]	; (12054 <RADIO_FSKPayloadReady+0xf8>)
   11f82:	47b0      	blx	r6
   11f84:	0023      	movs	r3, r4
   11f86:	332e      	adds	r3, #46	; 0x2e
   11f88:	7818      	ldrb	r0, [r3, #0]
   11f8a:	47b0      	blx	r6
   11f8c:	4b32      	ldr	r3, [pc, #200]	; (12058 <RADIO_FSKPayloadReady+0xfc>)
   11f8e:	4798      	blx	r3
   11f90:	0022      	movs	r2, r4
   11f92:	0023      	movs	r3, r4
   11f94:	322c      	adds	r2, #44	; 0x2c
   11f96:	3358      	adds	r3, #88	; 0x58
   11f98:	7810      	ldrb	r0, [r2, #0]
   11f9a:	7819      	ldrb	r1, [r3, #0]
   11f9c:	4288      	cmp	r0, r1
   11f9e:	d105      	bne.n	11fac <RADIO_FSKPayloadReady+0x50>
   11fa0:	7812      	ldrb	r2, [r2, #0]
   11fa2:	2a00      	cmp	r2, #0
   11fa4:	d002      	beq.n	11fac <RADIO_FSKPayloadReady+0x50>
   11fa6:	781b      	ldrb	r3, [r3, #0]
   11fa8:	2b00      	cmp	r3, #0
   11faa:	d118      	bne.n	11fde <RADIO_FSKPayloadReady+0x82>
   11fac:	0021      	movs	r1, r4
   11fae:	312c      	adds	r1, #44	; 0x2c
   11fb0:	7808      	ldrb	r0, [r1, #0]
   11fb2:	b2c0      	uxtb	r0, r0
   11fb4:	2800      	cmp	r0, #0
   11fb6:	d102      	bne.n	11fbe <RADIO_FSKPayloadReady+0x62>
   11fb8:	2201      	movs	r2, #1
   11fba:	4b28      	ldr	r3, [pc, #160]	; (1205c <RADIO_FSKPayloadReady+0x100>)
   11fbc:	4798      	blx	r3
   11fbe:	0026      	movs	r6, r4
   11fc0:	0027      	movs	r7, r4
   11fc2:	3658      	adds	r6, #88	; 0x58
   11fc4:	7830      	ldrb	r0, [r6, #0]
   11fc6:	372c      	adds	r7, #44	; 0x2c
   11fc8:	b2c0      	uxtb	r0, r0
   11fca:	2800      	cmp	r0, #0
   11fcc:	d110      	bne.n	11ff0 <RADIO_FSKPayloadReady+0x94>
   11fce:	783a      	ldrb	r2, [r7, #0]
   11fd0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   11fd2:	b2d2      	uxtb	r2, r2
   11fd4:	4b21      	ldr	r3, [pc, #132]	; (1205c <RADIO_FSKPayloadReady+0x100>)
   11fd6:	4798      	blx	r3
   11fd8:	783b      	ldrb	r3, [r7, #0]
   11fda:	b2db      	uxtb	r3, r3
   11fdc:	7033      	strb	r3, [r6, #0]
   11fde:	4b20      	ldr	r3, [pc, #128]	; (12060 <RADIO_FSKPayloadReady+0x104>)
   11fe0:	4798      	blx	r3
   11fe2:	4b20      	ldr	r3, [pc, #128]	; (12064 <RADIO_FSKPayloadReady+0x108>)
   11fe4:	2000      	movs	r0, #0
   11fe6:	4798      	blx	r3
   11fe8:	2308      	movs	r3, #8
   11fea:	882a      	ldrh	r2, [r5, #0]
   11fec:	4313      	orrs	r3, r2
   11fee:	e011      	b.n	12014 <RADIO_FSKPayloadReady+0xb8>
   11ff0:	783b      	ldrb	r3, [r7, #0]
   11ff2:	7832      	ldrb	r2, [r6, #0]
   11ff4:	1a9b      	subs	r3, r3, r2
   11ff6:	2b00      	cmp	r3, #0
   11ff8:	ddf1      	ble.n	11fde <RADIO_FSKPayloadReady+0x82>
   11ffa:	7833      	ldrb	r3, [r6, #0]
   11ffc:	783a      	ldrb	r2, [r7, #0]
   11ffe:	7831      	ldrb	r1, [r6, #0]
   12000:	2000      	movs	r0, #0
   12002:	1a52      	subs	r2, r2, r1
   12004:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   12006:	b2d2      	uxtb	r2, r2
   12008:	18c9      	adds	r1, r1, r3
   1200a:	e7e3      	b.n	11fd4 <RADIO_FSKPayloadReady+0x78>
   1200c:	2380      	movs	r3, #128	; 0x80
   1200e:	8829      	ldrh	r1, [r5, #0]
   12010:	005b      	lsls	r3, r3, #1
   12012:	430b      	orrs	r3, r1
   12014:	802b      	strh	r3, [r5, #0]
   12016:	2002      	movs	r0, #2
   12018:	4b13      	ldr	r3, [pc, #76]	; (12068 <RADIO_FSKPayloadReady+0x10c>)
   1201a:	4798      	blx	r3
   1201c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1201e:	0023      	movs	r3, r4
   12020:	332f      	adds	r3, #47	; 0x2f
   12022:	4e0c      	ldr	r6, [pc, #48]	; (12054 <RADIO_FSKPayloadReady+0xf8>)
   12024:	7818      	ldrb	r0, [r3, #0]
   12026:	47b0      	blx	r6
   12028:	0023      	movs	r3, r4
   1202a:	332e      	adds	r3, #46	; 0x2e
   1202c:	7818      	ldrb	r0, [r3, #0]
   1202e:	47b0      	blx	r6
   12030:	4e0e      	ldr	r6, [pc, #56]	; (1206c <RADIO_FSKPayloadReady+0x110>)
   12032:	2201      	movs	r2, #1
   12034:	0031      	movs	r1, r6
   12036:	2000      	movs	r0, #0
   12038:	4f08      	ldr	r7, [pc, #32]	; (1205c <RADIO_FSKPayloadReady+0x100>)
   1203a:	47b8      	blx	r7
   1203c:	7832      	ldrb	r2, [r6, #0]
   1203e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   12040:	b2d2      	uxtb	r2, r2
   12042:	2000      	movs	r0, #0
   12044:	47b8      	blx	r7
   12046:	e7cc      	b.n	11fe2 <RADIO_FSKPayloadReady+0x86>
   12048:	0000506d 	.word	0x0000506d
   1204c:	200018c8 	.word	0x200018c8
   12050:	20001eb4 	.word	0x20001eb4
   12054:	0000be71 	.word	0x0000be71
   12058:	00001af1 	.word	0x00001af1
   1205c:	000050d9 	.word	0x000050d9
   12060:	00001b31 	.word	0x00001b31
   12064:	00011ce9 	.word	0x00011ce9
   12068:	0001190d 	.word	0x0001190d
   1206c:	200018f4 	.word	0x200018f4

00012070 <Radio_SetClockInput>:
   12070:	b510      	push	{r4, lr}
   12072:	4b08      	ldr	r3, [pc, #32]	; (12094 <Radio_SetClockInput+0x24>)
   12074:	3355      	adds	r3, #85	; 0x55
   12076:	781b      	ldrb	r3, [r3, #0]
   12078:	2b00      	cmp	r3, #0
   1207a:	d10a      	bne.n	12092 <Radio_SetClockInput+0x22>
   1207c:	4b06      	ldr	r3, [pc, #24]	; (12098 <Radio_SetClockInput+0x28>)
   1207e:	204b      	movs	r0, #75	; 0x4b
   12080:	4798      	blx	r3
   12082:	2110      	movs	r1, #16
   12084:	4301      	orrs	r1, r0
   12086:	4b05      	ldr	r3, [pc, #20]	; (1209c <Radio_SetClockInput+0x2c>)
   12088:	b2c9      	uxtb	r1, r1
   1208a:	204b      	movs	r0, #75	; 0x4b
   1208c:	4798      	blx	r3
   1208e:	4b04      	ldr	r3, [pc, #16]	; (120a0 <Radio_SetClockInput+0x30>)
   12090:	4798      	blx	r3
   12092:	bd10      	pop	{r4, pc}
   12094:	200018c8 	.word	0x200018c8
   12098:	0000506d 	.word	0x0000506d
   1209c:	00005045 	.word	0x00005045
   120a0:	0000518d 	.word	0x0000518d

000120a4 <Radio_ResetClockInput>:
   120a4:	b510      	push	{r4, lr}
   120a6:	4b04      	ldr	r3, [pc, #16]	; (120b8 <Radio_ResetClockInput+0x14>)
   120a8:	3355      	adds	r3, #85	; 0x55
   120aa:	781b      	ldrb	r3, [r3, #0]
   120ac:	2b00      	cmp	r3, #0
   120ae:	d101      	bne.n	120b4 <Radio_ResetClockInput+0x10>
   120b0:	4b02      	ldr	r3, [pc, #8]	; (120bc <Radio_ResetClockInput+0x18>)
   120b2:	4798      	blx	r3
   120b4:	bd10      	pop	{r4, pc}
   120b6:	46c0      	nop			; (mov r8, r8)
   120b8:	200018c8 	.word	0x200018c8
   120bc:	000051a9 	.word	0x000051a9

000120c0 <RADIO_InitDefaultAttributes>:
   120c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   120c2:	2501      	movs	r5, #1
   120c4:	4b64      	ldr	r3, [pc, #400]	; (12258 <RADIO_InitDefaultAttributes+0x198>)
   120c6:	4c65      	ldr	r4, [pc, #404]	; (1225c <RADIO_InitDefaultAttributes+0x19c>)
   120c8:	701d      	strb	r5, [r3, #0]
   120ca:	4b65      	ldr	r3, [pc, #404]	; (12260 <RADIO_InitDefaultAttributes+0x1a0>)
   120cc:	2207      	movs	r2, #7
   120ce:	6023      	str	r3, [r4, #0]
   120d0:	4b64      	ldr	r3, [pc, #400]	; (12264 <RADIO_InitDefaultAttributes+0x1a4>)
   120d2:	18a1      	adds	r1, r4, r2
   120d4:	6063      	str	r3, [r4, #4]
   120d6:	4b64      	ldr	r3, [pc, #400]	; (12268 <RADIO_InitDefaultAttributes+0x1a8>)
   120d8:	0027      	movs	r7, r4
   120da:	60a3      	str	r3, [r4, #8]
   120dc:	0023      	movs	r3, r4
   120de:	3334      	adds	r3, #52	; 0x34
   120e0:	701d      	strb	r5, [r3, #0]
   120e2:	0023      	movs	r3, r4
   120e4:	3336      	adds	r3, #54	; 0x36
   120e6:	701a      	strb	r2, [r3, #0]
   120e8:	1ce3      	adds	r3, r4, #3
   120ea:	77dd      	strb	r5, [r3, #31]
   120ec:	0023      	movs	r3, r4
   120ee:	3333      	adds	r3, #51	; 0x33
   120f0:	701d      	strb	r5, [r3, #0]
   120f2:	2300      	movs	r3, #0
   120f4:	77cb      	strb	r3, [r1, #31]
   120f6:	2108      	movs	r1, #8
   120f8:	82a1      	strh	r1, [r4, #20]
   120fa:	0021      	movs	r1, r4
   120fc:	3135      	adds	r1, #53	; 0x35
   120fe:	700a      	strb	r2, [r1, #0]
   12100:	1d22      	adds	r2, r4, #4
   12102:	77d5      	strb	r5, [r2, #31]
   12104:	1d62      	adds	r2, r4, #5
   12106:	77d3      	strb	r3, [r2, #31]
   12108:	1da2      	adds	r2, r4, #6
   1210a:	77d3      	strb	r3, [r2, #31]
   1210c:	2194      	movs	r1, #148	; 0x94
   1210e:	22c1      	movs	r2, #193	; 0xc1
   12110:	76a1      	strb	r1, [r4, #26]
   12112:	7662      	strb	r2, [r4, #25]
   12114:	76e2      	strb	r2, [r4, #27]
   12116:	3991      	subs	r1, #145	; 0x91
   12118:	1ca2      	adds	r2, r4, #2
   1211a:	77d1      	strb	r1, [r2, #31]
   1211c:	2234      	movs	r2, #52	; 0x34
   1211e:	7622      	strb	r2, [r4, #24]
   12120:	0022      	movs	r2, r4
   12122:	317d      	adds	r1, #125	; 0x7d
   12124:	3232      	adds	r2, #50	; 0x32
   12126:	7011      	strb	r1, [r2, #0]
   12128:	4a50      	ldr	r2, [pc, #320]	; (1226c <RADIO_InitDefaultAttributes+0x1ac>)
   1212a:	397e      	subs	r1, #126	; 0x7e
   1212c:	60e2      	str	r2, [r4, #12]
   1212e:	0022      	movs	r2, r4
   12130:	3237      	adds	r2, #55	; 0x37
   12132:	7011      	strb	r1, [r2, #0]
   12134:	0022      	movs	r2, r4
   12136:	3109      	adds	r1, #9
   12138:	3238      	adds	r2, #56	; 0x38
   1213a:	7011      	strb	r1, [r2, #0]
   1213c:	0022      	movs	r2, r4
   1213e:	3107      	adds	r1, #7
   12140:	3239      	adds	r2, #57	; 0x39
   12142:	7011      	strb	r1, [r2, #0]
   12144:	0022      	movs	r2, r4
   12146:	322c      	adds	r2, #44	; 0x2c
   12148:	7013      	strb	r3, [r2, #0]
   1214a:	4a49      	ldr	r2, [pc, #292]	; (12270 <RADIO_InitDefaultAttributes+0x1b0>)
   1214c:	82e3      	strh	r3, [r4, #22]
   1214e:	62a2      	str	r2, [r4, #40]	; 0x28
   12150:	0022      	movs	r2, r4
   12152:	324c      	adds	r2, #76	; 0x4c
   12154:	8013      	strh	r3, [r2, #0]
   12156:	0022      	movs	r2, r4
   12158:	324e      	adds	r2, #78	; 0x4e
   1215a:	7013      	strb	r3, [r2, #0]
   1215c:	0022      	movs	r2, r4
   1215e:	324f      	adds	r2, #79	; 0x4f
   12160:	7013      	strb	r3, [r2, #0]
   12162:	0022      	movs	r2, r4
   12164:	3240      	adds	r2, #64	; 0x40
   12166:	7013      	strb	r3, [r2, #0]
   12168:	0022      	movs	r2, r4
   1216a:	3241      	adds	r2, #65	; 0x41
   1216c:	7013      	strb	r3, [r2, #0]
   1216e:	0022      	movs	r2, r4
   12170:	3254      	adds	r2, #84	; 0x54
   12172:	7013      	strb	r3, [r2, #0]
   12174:	0022      	movs	r2, r4
   12176:	3255      	adds	r2, #85	; 0x55
   12178:	7015      	strb	r5, [r2, #0]
   1217a:	0022      	movs	r2, r4
   1217c:	3258      	adds	r2, #88	; 0x58
   1217e:	6463      	str	r3, [r4, #68]	; 0x44
   12180:	64a3      	str	r3, [r4, #72]	; 0x48
   12182:	87a3      	strh	r3, [r4, #60]	; 0x3c
   12184:	87e3      	strh	r3, [r4, #62]	; 0x3e
   12186:	7013      	strb	r3, [r2, #0]
   12188:	3730      	adds	r7, #48	; 0x30
   1218a:	783b      	ldrb	r3, [r7, #0]
   1218c:	2b00      	cmp	r3, #0
   1218e:	d151      	bne.n	12234 <RADIO_InitDefaultAttributes+0x174>
   12190:	4838      	ldr	r0, [pc, #224]	; (12274 <RADIO_InitDefaultAttributes+0x1b4>)
   12192:	4e39      	ldr	r6, [pc, #228]	; (12278 <RADIO_InitDefaultAttributes+0x1b8>)
   12194:	47b0      	blx	r6
   12196:	2808      	cmp	r0, #8
   12198:	d149      	bne.n	1222e <RADIO_InitDefaultAttributes+0x16e>
   1219a:	4838      	ldr	r0, [pc, #224]	; (1227c <RADIO_InitDefaultAttributes+0x1bc>)
   1219c:	47b0      	blx	r6
   1219e:	2808      	cmp	r0, #8
   121a0:	d145      	bne.n	1222e <RADIO_InitDefaultAttributes+0x16e>
   121a2:	4837      	ldr	r0, [pc, #220]	; (12280 <RADIO_InitDefaultAttributes+0x1c0>)
   121a4:	47b0      	blx	r6
   121a6:	2808      	cmp	r0, #8
   121a8:	d141      	bne.n	1222e <RADIO_InitDefaultAttributes+0x16e>
   121aa:	4836      	ldr	r0, [pc, #216]	; (12284 <RADIO_InitDefaultAttributes+0x1c4>)
   121ac:	47b0      	blx	r6
   121ae:	2808      	cmp	r0, #8
   121b0:	d13d      	bne.n	1222e <RADIO_InitDefaultAttributes+0x16e>
   121b2:	703d      	strb	r5, [r7, #0]
   121b4:	4b34      	ldr	r3, [pc, #208]	; (12288 <RADIO_InitDefaultAttributes+0x1c8>)
   121b6:	4798      	blx	r3
   121b8:	4b34      	ldr	r3, [pc, #208]	; (1228c <RADIO_InitDefaultAttributes+0x1cc>)
   121ba:	4798      	blx	r3
   121bc:	2800      	cmp	r0, #0
   121be:	d107      	bne.n	121d0 <RADIO_InitDefaultAttributes+0x110>
   121c0:	0023      	movs	r3, r4
   121c2:	3355      	adds	r3, #85	; 0x55
   121c4:	7018      	strb	r0, [r3, #0]
   121c6:	4b32      	ldr	r3, [pc, #200]	; (12290 <RADIO_InitDefaultAttributes+0x1d0>)
   121c8:	4798      	blx	r3
   121ca:	0023      	movs	r3, r4
   121cc:	3354      	adds	r3, #84	; 0x54
   121ce:	7018      	strb	r0, [r3, #0]
   121d0:	4b30      	ldr	r3, [pc, #192]	; (12294 <RADIO_InitDefaultAttributes+0x1d4>)
   121d2:	4798      	blx	r3
   121d4:	2201      	movs	r2, #1
   121d6:	2100      	movs	r1, #0
   121d8:	0010      	movs	r0, r2
   121da:	4f2f      	ldr	r7, [pc, #188]	; (12298 <RADIO_InitDefaultAttributes+0x1d8>)
   121dc:	47b8      	blx	r7
   121de:	6820      	ldr	r0, [r4, #0]
   121e0:	4b2e      	ldr	r3, [pc, #184]	; (1229c <RADIO_InitDefaultAttributes+0x1dc>)
   121e2:	4798      	blx	r3
   121e4:	2142      	movs	r1, #66	; 0x42
   121e6:	203b      	movs	r0, #59	; 0x3b
   121e8:	4d2d      	ldr	r5, [pc, #180]	; (122a0 <RADIO_InitDefaultAttributes+0x1e0>)
   121ea:	47a8      	blx	r5
   121ec:	203b      	movs	r0, #59	; 0x3b
   121ee:	4b2d      	ldr	r3, [pc, #180]	; (122a4 <RADIO_InitDefaultAttributes+0x1e4>)
   121f0:	4798      	blx	r3
   121f2:	2620      	movs	r6, #32
   121f4:	4006      	ands	r6, r0
   121f6:	d1f9      	bne.n	121ec <RADIO_InitDefaultAttributes+0x12c>
   121f8:	2123      	movs	r1, #35	; 0x23
   121fa:	200c      	movs	r0, #12
   121fc:	47a8      	blx	r5
   121fe:	21aa      	movs	r1, #170	; 0xaa
   12200:	201f      	movs	r0, #31
   12202:	47a8      	blx	r5
   12204:	21ff      	movs	r1, #255	; 0xff
   12206:	2032      	movs	r0, #50	; 0x32
   12208:	47a8      	blx	r5
   1220a:	2140      	movs	r1, #64	; 0x40
   1220c:	2031      	movs	r0, #49	; 0x31
   1220e:	47a8      	blx	r5
   12210:	2201      	movs	r2, #1
   12212:	0030      	movs	r0, r6
   12214:	0011      	movs	r1, r2
   12216:	47b8      	blx	r7
   12218:	21ff      	movs	r1, #255	; 0xff
   1221a:	2023      	movs	r0, #35	; 0x23
   1221c:	47a8      	blx	r5
   1221e:	4b21      	ldr	r3, [pc, #132]	; (122a4 <RADIO_InitDefaultAttributes+0x1e4>)
   12220:	2042      	movs	r0, #66	; 0x42
   12222:	4798      	blx	r3
   12224:	3431      	adds	r4, #49	; 0x31
   12226:	4b20      	ldr	r3, [pc, #128]	; (122a8 <RADIO_InitDefaultAttributes+0x1e8>)
   12228:	7020      	strb	r0, [r4, #0]
   1222a:	4798      	blx	r3
   1222c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1222e:	4b1f      	ldr	r3, [pc, #124]	; (122ac <RADIO_InitDefaultAttributes+0x1ec>)
   12230:	4798      	blx	r3
   12232:	e7bf      	b.n	121b4 <RADIO_InitDefaultAttributes+0xf4>
   12234:	0023      	movs	r3, r4
   12236:	332d      	adds	r3, #45	; 0x2d
   12238:	4d1d      	ldr	r5, [pc, #116]	; (122b0 <RADIO_InitDefaultAttributes+0x1f0>)
   1223a:	7818      	ldrb	r0, [r3, #0]
   1223c:	47a8      	blx	r5
   1223e:	0023      	movs	r3, r4
   12240:	332e      	adds	r3, #46	; 0x2e
   12242:	7818      	ldrb	r0, [r3, #0]
   12244:	47a8      	blx	r5
   12246:	0023      	movs	r3, r4
   12248:	332f      	adds	r3, #47	; 0x2f
   1224a:	7818      	ldrb	r0, [r3, #0]
   1224c:	47a8      	blx	r5
   1224e:	0023      	movs	r3, r4
   12250:	3350      	adds	r3, #80	; 0x50
   12252:	7818      	ldrb	r0, [r3, #0]
   12254:	47a8      	blx	r5
   12256:	e7ad      	b.n	121b4 <RADIO_InitDefaultAttributes+0xf4>
   12258:	20001eb7 	.word	0x20001eb7
   1225c:	200018c8 	.word	0x200018c8
   12260:	33be27a0 	.word	0x33be27a0
   12264:	000061a8 	.word	0x000061a8
   12268:	0000c350 	.word	0x0000c350
   1226c:	00003a98 	.word	0x00003a98
   12270:	20001db4 	.word	0x20001db4
   12274:	200018f5 	.word	0x200018f5
   12278:	0000bb31 	.word	0x0000bb31
   1227c:	200018f6 	.word	0x200018f6
   12280:	200018f7 	.word	0x200018f7
   12284:	20001918 	.word	0x20001918
   12288:	00005005 	.word	0x00005005
   1228c:	00005189 	.word	0x00005189
   12290:	00005185 	.word	0x00005185
   12294:	00012071 	.word	0x00012071
   12298:	0000c1c9 	.word	0x0000c1c9
   1229c:	00011305 	.word	0x00011305
   122a0:	00005045 	.word	0x00005045
   122a4:	0000506d 	.word	0x0000506d
   122a8:	000120a5 	.word	0x000120a5
   122ac:	0000ba75 	.word	0x0000ba75
   122b0:	0000be71 	.word	0x0000be71

000122b4 <RADIO_Receive>:
   122b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   122b6:	7803      	ldrb	r3, [r0, #0]
   122b8:	0006      	movs	r6, r0
   122ba:	4d24      	ldr	r5, [pc, #144]	; (1234c <RADIO_Receive+0x98>)
   122bc:	2b00      	cmp	r3, #0
   122be:	d11d      	bne.n	122fc <RADIO_Receive+0x48>
   122c0:	782b      	ldrb	r3, [r5, #0]
   122c2:	2004      	movs	r0, #4
   122c4:	2b01      	cmp	r3, #1
   122c6:	d118      	bne.n	122fa <RADIO_Receive+0x46>
   122c8:	4c21      	ldr	r4, [pc, #132]	; (12350 <RADIO_Receive+0x9c>)
   122ca:	4f22      	ldr	r7, [pc, #136]	; (12354 <RADIO_Receive+0xa0>)
   122cc:	0023      	movs	r3, r4
   122ce:	332f      	adds	r3, #47	; 0x2f
   122d0:	7818      	ldrb	r0, [r3, #0]
   122d2:	47b8      	blx	r7
   122d4:	0023      	movs	r3, r4
   122d6:	3334      	adds	r3, #52	; 0x34
   122d8:	781b      	ldrb	r3, [r3, #0]
   122da:	2b00      	cmp	r3, #0
   122dc:	d102      	bne.n	122e4 <RADIO_Receive+0x30>
   122de:	342e      	adds	r4, #46	; 0x2e
   122e0:	7820      	ldrb	r0, [r4, #0]
   122e2:	47b8      	blx	r7
   122e4:	8872      	ldrh	r2, [r6, #2]
   122e6:	4b1c      	ldr	r3, [pc, #112]	; (12358 <RADIO_Receive+0xa4>)
   122e8:	2008      	movs	r0, #8
   122ea:	801a      	strh	r2, [r3, #0]
   122ec:	2304      	movs	r3, #4
   122ee:	702b      	strb	r3, [r5, #0]
   122f0:	4b1a      	ldr	r3, [pc, #104]	; (1235c <RADIO_Receive+0xa8>)
   122f2:	4798      	blx	r3
   122f4:	4b1a      	ldr	r3, [pc, #104]	; (12360 <RADIO_Receive+0xac>)
   122f6:	4798      	blx	r3
   122f8:	2000      	movs	r0, #0
   122fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   122fc:	782b      	ldrb	r3, [r5, #0]
   122fe:	2000      	movs	r0, #0
   12300:	2b01      	cmp	r3, #1
   12302:	d0fa      	beq.n	122fa <RADIO_Receive+0x46>
   12304:	782b      	ldrb	r3, [r5, #0]
   12306:	3003      	adds	r0, #3
   12308:	2b04      	cmp	r3, #4
   1230a:	d1f6      	bne.n	122fa <RADIO_Receive+0x46>
   1230c:	4c10      	ldr	r4, [pc, #64]	; (12350 <RADIO_Receive+0x9c>)
   1230e:	4e11      	ldr	r6, [pc, #68]	; (12354 <RADIO_Receive+0xa0>)
   12310:	0023      	movs	r3, r4
   12312:	332f      	adds	r3, #47	; 0x2f
   12314:	7818      	ldrb	r0, [r3, #0]
   12316:	47b0      	blx	r6
   12318:	0023      	movs	r3, r4
   1231a:	3334      	adds	r3, #52	; 0x34
   1231c:	781b      	ldrb	r3, [r3, #0]
   1231e:	2b00      	cmp	r3, #0
   12320:	d103      	bne.n	1232a <RADIO_Receive+0x76>
   12322:	0023      	movs	r3, r4
   12324:	332e      	adds	r3, #46	; 0x2e
   12326:	7818      	ldrb	r0, [r3, #0]
   12328:	47b0      	blx	r6
   1232a:	2200      	movs	r2, #0
   1232c:	3434      	adds	r4, #52	; 0x34
   1232e:	7821      	ldrb	r1, [r4, #0]
   12330:	0010      	movs	r0, r2
   12332:	4b0c      	ldr	r3, [pc, #48]	; (12364 <RADIO_Receive+0xb0>)
   12334:	4798      	blx	r3
   12336:	4b0c      	ldr	r3, [pc, #48]	; (12368 <RADIO_Receive+0xb4>)
   12338:	4798      	blx	r3
   1233a:	2301      	movs	r3, #1
   1233c:	2008      	movs	r0, #8
   1233e:	4c0b      	ldr	r4, [pc, #44]	; (1236c <RADIO_Receive+0xb8>)
   12340:	702b      	strb	r3, [r5, #0]
   12342:	47a0      	blx	r4
   12344:	2002      	movs	r0, #2
   12346:	47a0      	blx	r4
   12348:	e7d6      	b.n	122f8 <RADIO_Receive+0x44>
   1234a:	46c0      	nop			; (mov r8, r8)
   1234c:	20001eb7 	.word	0x20001eb7
   12350:	200018c8 	.word	0x200018c8
   12354:	0000be71 	.word	0x0000be71
   12358:	20001098 	.word	0x20001098
   1235c:	0001190d 	.word	0x0001190d
   12360:	00012071 	.word	0x00012071
   12364:	0000c1c9 	.word	0x0000c1c9
   12368:	000120a5 	.word	0x000120a5
   1236c:	00011939 	.word	0x00011939

00012370 <RADIO_TxHandler>:
   12370:	b5f0      	push	{r4, r5, r6, r7, lr}
   12372:	4c5d      	ldr	r4, [pc, #372]	; (124e8 <RADIO_TxHandler+0x178>)
   12374:	b087      	sub	sp, #28
   12376:	47a0      	blx	r4
   12378:	4d5c      	ldr	r5, [pc, #368]	; (124ec <RADIO_TxHandler+0x17c>)
   1237a:	002b      	movs	r3, r5
   1237c:	332d      	adds	r3, #45	; 0x2d
   1237e:	7818      	ldrb	r0, [r3, #0]
   12380:	4b5b      	ldr	r3, [pc, #364]	; (124f0 <RADIO_TxHandler+0x180>)
   12382:	4798      	blx	r3
   12384:	002b      	movs	r3, r5
   12386:	3341      	adds	r3, #65	; 0x41
   12388:	781b      	ldrb	r3, [r3, #0]
   1238a:	2b00      	cmp	r3, #0
   1238c:	d035      	beq.n	123fa <RADIO_TxHandler+0x8a>
   1238e:	8faf      	ldrh	r7, [r5, #60]	; 0x3c
   12390:	47a0      	blx	r4
   12392:	2000      	movs	r0, #0
   12394:	4b57      	ldr	r3, [pc, #348]	; (124f4 <RADIO_TxHandler+0x184>)
   12396:	4798      	blx	r3
   12398:	6828      	ldr	r0, [r5, #0]
   1239a:	4b57      	ldr	r3, [pc, #348]	; (124f8 <RADIO_TxHandler+0x188>)
   1239c:	4798      	blx	r3
   1239e:	2400      	movs	r4, #0
   123a0:	002b      	movs	r3, r5
   123a2:	2201      	movs	r2, #1
   123a4:	334c      	adds	r3, #76	; 0x4c
   123a6:	0021      	movs	r1, r4
   123a8:	0020      	movs	r0, r4
   123aa:	4e54      	ldr	r6, [pc, #336]	; (124fc <RADIO_TxHandler+0x18c>)
   123ac:	801c      	strh	r4, [r3, #0]
   123ae:	47b0      	blx	r6
   123b0:	4b53      	ldr	r3, [pc, #332]	; (12500 <RADIO_TxHandler+0x190>)
   123b2:	2109      	movs	r1, #9
   123b4:	2012      	movs	r0, #18
   123b6:	4798      	blx	r3
   123b8:	2201      	movs	r2, #1
   123ba:	0021      	movs	r1, r4
   123bc:	2005      	movs	r0, #5
   123be:	47b0      	blx	r6
   123c0:	4b50      	ldr	r3, [pc, #320]	; (12504 <RADIO_TxHandler+0x194>)
   123c2:	4798      	blx	r3
   123c4:	22fa      	movs	r2, #250	; 0xfa
   123c6:	2300      	movs	r3, #0
   123c8:	0092      	lsls	r2, r2, #2
   123ca:	4c4f      	ldr	r4, [pc, #316]	; (12508 <RADIO_TxHandler+0x198>)
   123cc:	47a0      	blx	r4
   123ce:	4b4f      	ldr	r3, [pc, #316]	; (1250c <RADIO_TxHandler+0x19c>)
   123d0:	3701      	adds	r7, #1
   123d2:	6018      	str	r0, [r3, #0]
   123d4:	6059      	str	r1, [r3, #4]
   123d6:	b2bf      	uxth	r7, r7
   123d8:	4b4a      	ldr	r3, [pc, #296]	; (12504 <RADIO_TxHandler+0x194>)
   123da:	4798      	blx	r3
   123dc:	22fa      	movs	r2, #250	; 0xfa
   123de:	2300      	movs	r3, #0
   123e0:	0092      	lsls	r2, r2, #2
   123e2:	4e49      	ldr	r6, [pc, #292]	; (12508 <RADIO_TxHandler+0x198>)
   123e4:	47b0      	blx	r6
   123e6:	4b49      	ldr	r3, [pc, #292]	; (1250c <RADIO_TxHandler+0x19c>)
   123e8:	2400      	movs	r4, #0
   123ea:	681a      	ldr	r2, [r3, #0]
   123ec:	685b      	ldr	r3, [r3, #4]
   123ee:	1a80      	subs	r0, r0, r2
   123f0:	4199      	sbcs	r1, r3
   123f2:	428c      	cmp	r4, r1
   123f4:	d101      	bne.n	123fa <RADIO_TxHandler+0x8a>
   123f6:	4287      	cmp	r7, r0
   123f8:	d845      	bhi.n	12486 <RADIO_TxHandler+0x116>
   123fa:	2001      	movs	r0, #1
   123fc:	4b3d      	ldr	r3, [pc, #244]	; (124f4 <RADIO_TxHandler+0x184>)
   123fe:	4798      	blx	r3
   12400:	4b43      	ldr	r3, [pc, #268]	; (12510 <RADIO_TxHandler+0x1a0>)
   12402:	2004      	movs	r0, #4
   12404:	4798      	blx	r3
   12406:	4b43      	ldr	r3, [pc, #268]	; (12514 <RADIO_TxHandler+0x1a4>)
   12408:	4c3d      	ldr	r4, [pc, #244]	; (12500 <RADIO_TxHandler+0x190>)
   1240a:	781e      	ldrb	r6, [r3, #0]
   1240c:	4f42      	ldr	r7, [pc, #264]	; (12518 <RADIO_TxHandler+0x1a8>)
   1240e:	2e01      	cmp	r6, #1
   12410:	d158      	bne.n	124c4 <RADIO_TxHandler+0x154>
   12412:	7839      	ldrb	r1, [r7, #0]
   12414:	2022      	movs	r0, #34	; 0x22
   12416:	47a0      	blx	r4
   12418:	4b40      	ldr	r3, [pc, #256]	; (1251c <RADIO_TxHandler+0x1ac>)
   1241a:	200a      	movs	r0, #10
   1241c:	4798      	blx	r3
   1241e:	21f0      	movs	r1, #240	; 0xf0
   12420:	4008      	ands	r0, r1
   12422:	39e8      	subs	r1, #232	; 0xe8
   12424:	4301      	orrs	r1, r0
   12426:	200a      	movs	r0, #10
   12428:	47a0      	blx	r4
   1242a:	2140      	movs	r1, #64	; 0x40
   1242c:	0008      	movs	r0, r1
   1242e:	47a0      	blx	r4
   12430:	2100      	movs	r1, #0
   12432:	2041      	movs	r0, #65	; 0x41
   12434:	47a0      	blx	r4
   12436:	4b37      	ldr	r3, [pc, #220]	; (12514 <RADIO_TxHandler+0x1a4>)
   12438:	0032      	movs	r2, r6
   1243a:	7819      	ldrb	r1, [r3, #0]
   1243c:	0030      	movs	r0, r6
   1243e:	4b2f      	ldr	r3, [pc, #188]	; (124fc <RADIO_TxHandler+0x18c>)
   12440:	4798      	blx	r3
   12442:	4b37      	ldr	r3, [pc, #220]	; (12520 <RADIO_TxHandler+0x1b0>)
   12444:	783a      	ldrb	r2, [r7, #0]
   12446:	6819      	ldr	r1, [r3, #0]
   12448:	2000      	movs	r0, #0
   1244a:	4b36      	ldr	r3, [pc, #216]	; (12524 <RADIO_TxHandler+0x1b4>)
   1244c:	4798      	blx	r3
   1244e:	002b      	movs	r3, r5
   12450:	3334      	adds	r3, #52	; 0x34
   12452:	7819      	ldrb	r1, [r3, #0]
   12454:	2200      	movs	r2, #0
   12456:	2003      	movs	r0, #3
   12458:	4b28      	ldr	r3, [pc, #160]	; (124fc <RADIO_TxHandler+0x18c>)
   1245a:	4798      	blx	r3
   1245c:	4b29      	ldr	r3, [pc, #164]	; (12504 <RADIO_TxHandler+0x194>)
   1245e:	4798      	blx	r3
   12460:	4b31      	ldr	r3, [pc, #196]	; (12528 <RADIO_TxHandler+0x1b8>)
   12462:	6018      	str	r0, [r3, #0]
   12464:	6059      	str	r1, [r3, #4]
   12466:	68eb      	ldr	r3, [r5, #12]
   12468:	2b00      	cmp	r3, #0
   1246a:	d009      	beq.n	12480 <RADIO_TxHandler+0x110>
   1246c:	21fa      	movs	r1, #250	; 0xfa
   1246e:	2200      	movs	r2, #0
   12470:	0089      	lsls	r1, r1, #2
   12472:	352f      	adds	r5, #47	; 0x2f
   12474:	4359      	muls	r1, r3
   12476:	7828      	ldrb	r0, [r5, #0]
   12478:	4b2c      	ldr	r3, [pc, #176]	; (1252c <RADIO_TxHandler+0x1bc>)
   1247a:	9200      	str	r2, [sp, #0]
   1247c:	4c2c      	ldr	r4, [pc, #176]	; (12530 <RADIO_TxHandler+0x1c0>)
   1247e:	47a0      	blx	r4
   12480:	2000      	movs	r0, #0
   12482:	b007      	add	sp, #28
   12484:	bdf0      	pop	{r4, r5, r6, r7, pc}
   12486:	4e2b      	ldr	r6, [pc, #172]	; (12534 <RADIO_TxHandler+0x1c4>)
   12488:	4b2b      	ldr	r3, [pc, #172]	; (12538 <RADIO_TxHandler+0x1c8>)
   1248a:	0030      	movs	r0, r6
   1248c:	4798      	blx	r3
   1248e:	233e      	movs	r3, #62	; 0x3e
   12490:	5eea      	ldrsh	r2, [r5, r3]
   12492:	2100      	movs	r1, #0
   12494:	5e73      	ldrsh	r3, [r6, r1]
   12496:	429a      	cmp	r2, r3
   12498:	da9e      	bge.n	123d8 <RADIO_TxHandler+0x68>
   1249a:	0020      	movs	r0, r4
   1249c:	4b27      	ldr	r3, [pc, #156]	; (1253c <RADIO_TxHandler+0x1cc>)
   1249e:	4798      	blx	r3
   124a0:	4b27      	ldr	r3, [pc, #156]	; (12540 <RADIO_TxHandler+0x1d0>)
   124a2:	4798      	blx	r3
   124a4:	2307      	movs	r3, #7
   124a6:	2201      	movs	r2, #1
   124a8:	a903      	add	r1, sp, #12
   124aa:	700b      	strb	r3, [r1, #0]
   124ac:	4b25      	ldr	r3, [pc, #148]	; (12544 <RADIO_TxHandler+0x1d4>)
   124ae:	701a      	strb	r2, [r3, #0]
   124b0:	4b25      	ldr	r3, [pc, #148]	; (12548 <RADIO_TxHandler+0x1d8>)
   124b2:	781b      	ldrb	r3, [r3, #0]
   124b4:	079b      	lsls	r3, r3, #30
   124b6:	d5a0      	bpl.n	123fa <RADIO_TxHandler+0x8a>
   124b8:	692b      	ldr	r3, [r5, #16]
   124ba:	2b00      	cmp	r3, #0
   124bc:	d09d      	beq.n	123fa <RADIO_TxHandler+0x8a>
   124be:	2002      	movs	r0, #2
   124c0:	4798      	blx	r3
   124c2:	e79a      	b.n	123fa <RADIO_TxHandler+0x8a>
   124c4:	2100      	movs	r1, #0
   124c6:	2040      	movs	r0, #64	; 0x40
   124c8:	47a0      	blx	r4
   124ca:	2100      	movs	r1, #0
   124cc:	2041      	movs	r0, #65	; 0x41
   124ce:	47a0      	blx	r4
   124d0:	002b      	movs	r3, r5
   124d2:	2000      	movs	r0, #0
   124d4:	3358      	adds	r3, #88	; 0x58
   124d6:	7839      	ldrb	r1, [r7, #0]
   124d8:	7018      	strb	r0, [r3, #0]
   124da:	47a0      	blx	r4
   124dc:	4b10      	ldr	r3, [pc, #64]	; (12520 <RADIO_TxHandler+0x1b0>)
   124de:	7839      	ldrb	r1, [r7, #0]
   124e0:	6818      	ldr	r0, [r3, #0]
   124e2:	4b1a      	ldr	r3, [pc, #104]	; (1254c <RADIO_TxHandler+0x1dc>)
   124e4:	4798      	blx	r3
   124e6:	e7b2      	b.n	1244e <RADIO_TxHandler+0xde>
   124e8:	00012071 	.word	0x00012071
   124ec:	200018c8 	.word	0x200018c8
   124f0:	0000be71 	.word	0x0000be71
   124f4:	00011bc1 	.word	0x00011bc1
   124f8:	00011305 	.word	0x00011305
   124fc:	0000c1c9 	.word	0x0000c1c9
   12500:	00005045 	.word	0x00005045
   12504:	0000bb0d 	.word	0x0000bb0d
   12508:	00012e0d 	.word	0x00012e0d
   1250c:	20001090 	.word	0x20001090
   12510:	0001134d 	.word	0x0001134d
   12514:	200018fc 	.word	0x200018fc
   12518:	200010ac 	.word	0x200010ac
   1251c:	0000506d 	.word	0x0000506d
   12520:	200010a8 	.word	0x200010a8
   12524:	00005099 	.word	0x00005099
   12528:	200010a0 	.word	0x200010a0
   1252c:	00011d1d 	.word	0x00011d1d
   12530:	0000bb65 	.word	0x0000bb65
   12534:	2000108c 	.word	0x2000108c
   12538:	0000c38d 	.word	0x0000c38d
   1253c:	00011ce9 	.word	0x00011ce9
   12540:	000120a5 	.word	0x000120a5
   12544:	20001eb7 	.word	0x20001eb7
   12548:	20001eb6 	.word	0x20001eb6
   1254c:	00011a3d 	.word	0x00011a3d

00012550 <RADIO_TxDoneHandler>:
   12550:	b5f0      	push	{r4, r5, r6, r7, lr}
   12552:	4b35      	ldr	r3, [pc, #212]	; (12628 <RADIO_TxDoneHandler+0xd8>)
   12554:	b087      	sub	sp, #28
   12556:	881a      	ldrh	r2, [r3, #0]
   12558:	06d2      	lsls	r2, r2, #27
   1255a:	0fd2      	lsrs	r2, r2, #31
   1255c:	9200      	str	r2, [sp, #0]
   1255e:	466a      	mov	r2, sp
   12560:	7810      	ldrb	r0, [r2, #0]
   12562:	881a      	ldrh	r2, [r3, #0]
   12564:	2801      	cmp	r0, #1
   12566:	d12b      	bne.n	125c0 <RADIO_TxDoneHandler+0x70>
   12568:	4c30      	ldr	r4, [pc, #192]	; (1262c <RADIO_TxDoneHandler+0xdc>)
   1256a:	2110      	movs	r1, #16
   1256c:	0027      	movs	r7, r4
   1256e:	2500      	movs	r5, #0
   12570:	438a      	bics	r2, r1
   12572:	801a      	strh	r2, [r3, #0]
   12574:	3734      	adds	r7, #52	; 0x34
   12576:	0002      	movs	r2, r0
   12578:	7839      	ldrb	r1, [r7, #0]
   1257a:	4b2d      	ldr	r3, [pc, #180]	; (12630 <RADIO_TxDoneHandler+0xe0>)
   1257c:	4798      	blx	r3
   1257e:	68e3      	ldr	r3, [r4, #12]
   12580:	ae03      	add	r6, sp, #12
   12582:	9304      	str	r3, [sp, #16]
   12584:	7035      	strb	r5, [r6, #0]
   12586:	002a      	movs	r2, r5
   12588:	4b29      	ldr	r3, [pc, #164]	; (12630 <RADIO_TxDoneHandler+0xe0>)
   1258a:	7839      	ldrb	r1, [r7, #0]
   1258c:	0028      	movs	r0, r5
   1258e:	4798      	blx	r3
   12590:	466a      	mov	r2, sp
   12592:	4b28      	ldr	r3, [pc, #160]	; (12634 <RADIO_TxDoneHandler+0xe4>)
   12594:	7812      	ldrb	r2, [r2, #0]
   12596:	701a      	strb	r2, [r3, #0]
   12598:	0023      	movs	r3, r4
   1259a:	3358      	adds	r3, #88	; 0x58
   1259c:	701d      	strb	r5, [r3, #0]
   1259e:	4b26      	ldr	r3, [pc, #152]	; (12638 <RADIO_TxDoneHandler+0xe8>)
   125a0:	781b      	ldrb	r3, [r3, #0]
   125a2:	075b      	lsls	r3, r3, #29
   125a4:	d505      	bpl.n	125b2 <RADIO_TxDoneHandler+0x62>
   125a6:	6923      	ldr	r3, [r4, #16]
   125a8:	42ab      	cmp	r3, r5
   125aa:	d002      	beq.n	125b2 <RADIO_TxDoneHandler+0x62>
   125ac:	0031      	movs	r1, r6
   125ae:	2004      	movs	r0, #4
   125b0:	4798      	blx	r3
   125b2:	4b22      	ldr	r3, [pc, #136]	; (1263c <RADIO_TxDoneHandler+0xec>)
   125b4:	4798      	blx	r3
   125b6:	4b22      	ldr	r3, [pc, #136]	; (12640 <RADIO_TxDoneHandler+0xf0>)
   125b8:	4798      	blx	r3
   125ba:	2000      	movs	r0, #0
   125bc:	b007      	add	sp, #28
   125be:	bdf0      	pop	{r4, r5, r6, r7, pc}
   125c0:	07d2      	lsls	r2, r2, #31
   125c2:	d402      	bmi.n	125ca <RADIO_TxDoneHandler+0x7a>
   125c4:	881a      	ldrh	r2, [r3, #0]
   125c6:	0752      	lsls	r2, r2, #29
   125c8:	d527      	bpl.n	1261a <RADIO_TxDoneHandler+0xca>
   125ca:	2601      	movs	r6, #1
   125cc:	2104      	movs	r1, #4
   125ce:	881a      	ldrh	r2, [r3, #0]
   125d0:	4f16      	ldr	r7, [pc, #88]	; (1262c <RADIO_TxDoneHandler+0xdc>)
   125d2:	43b2      	bics	r2, r6
   125d4:	801a      	strh	r2, [r3, #0]
   125d6:	881a      	ldrh	r2, [r3, #0]
   125d8:	2400      	movs	r4, #0
   125da:	438a      	bics	r2, r1
   125dc:	801a      	strh	r2, [r3, #0]
   125de:	4b19      	ldr	r3, [pc, #100]	; (12644 <RADIO_TxDoneHandler+0xf4>)
   125e0:	ad03      	add	r5, sp, #12
   125e2:	681b      	ldr	r3, [r3, #0]
   125e4:	702c      	strb	r4, [r5, #0]
   125e6:	9304      	str	r3, [sp, #16]
   125e8:	003b      	movs	r3, r7
   125ea:	3334      	adds	r3, #52	; 0x34
   125ec:	7819      	ldrb	r1, [r3, #0]
   125ee:	0022      	movs	r2, r4
   125f0:	0020      	movs	r0, r4
   125f2:	4b0f      	ldr	r3, [pc, #60]	; (12630 <RADIO_TxDoneHandler+0xe0>)
   125f4:	4798      	blx	r3
   125f6:	4b14      	ldr	r3, [pc, #80]	; (12648 <RADIO_TxDoneHandler+0xf8>)
   125f8:	4798      	blx	r3
   125fa:	4b0e      	ldr	r3, [pc, #56]	; (12634 <RADIO_TxDoneHandler+0xe4>)
   125fc:	701e      	strb	r6, [r3, #0]
   125fe:	003b      	movs	r3, r7
   12600:	3358      	adds	r3, #88	; 0x58
   12602:	701c      	strb	r4, [r3, #0]
   12604:	4b0c      	ldr	r3, [pc, #48]	; (12638 <RADIO_TxDoneHandler+0xe8>)
   12606:	781b      	ldrb	r3, [r3, #0]
   12608:	079b      	lsls	r3, r3, #30
   1260a:	d5d6      	bpl.n	125ba <RADIO_TxDoneHandler+0x6a>
   1260c:	693b      	ldr	r3, [r7, #16]
   1260e:	42a3      	cmp	r3, r4
   12610:	d0d3      	beq.n	125ba <RADIO_TxDoneHandler+0x6a>
   12612:	0029      	movs	r1, r5
   12614:	2002      	movs	r0, #2
   12616:	4798      	blx	r3
   12618:	e7cf      	b.n	125ba <RADIO_TxDoneHandler+0x6a>
   1261a:	881b      	ldrh	r3, [r3, #0]
   1261c:	059b      	lsls	r3, r3, #22
   1261e:	d5cc      	bpl.n	125ba <RADIO_TxDoneHandler+0x6a>
   12620:	4b0a      	ldr	r3, [pc, #40]	; (1264c <RADIO_TxDoneHandler+0xfc>)
   12622:	4798      	blx	r3
   12624:	e7c9      	b.n	125ba <RADIO_TxDoneHandler+0x6a>
   12626:	46c0      	nop			; (mov r8, r8)
   12628:	20001eb4 	.word	0x20001eb4
   1262c:	200018c8 	.word	0x200018c8
   12630:	0000c1c9 	.word	0x0000c1c9
   12634:	20001eb7 	.word	0x20001eb7
   12638:	20001eb6 	.word	0x20001eb6
   1263c:	00005005 	.word	0x00005005
   12640:	000120c1 	.word	0x000120c1
   12644:	200010a0 	.word	0x200010a0
   12648:	000120a5 	.word	0x000120a5
   1264c:	000129e9 	.word	0x000129e9

00012650 <RADIO_RxDoneHandler>:
   12650:	b5f0      	push	{r4, r5, r6, r7, lr}
   12652:	4b97      	ldr	r3, [pc, #604]	; (128b0 <RADIO_RxDoneHandler+0x260>)
   12654:	b085      	sub	sp, #20
   12656:	881c      	ldrh	r4, [r3, #0]
   12658:	881a      	ldrh	r2, [r3, #0]
   1265a:	06a4      	lsls	r4, r4, #26
   1265c:	0fe4      	lsrs	r4, r4, #31
   1265e:	b2e0      	uxtb	r0, r4
   12660:	2801      	cmp	r0, #1
   12662:	d126      	bne.n	126b2 <RADIO_RxDoneHandler+0x62>
   12664:	4d93      	ldr	r5, [pc, #588]	; (128b4 <RADIO_RxDoneHandler+0x264>)
   12666:	2120      	movs	r1, #32
   12668:	002e      	movs	r6, r5
   1266a:	438a      	bics	r2, r1
   1266c:	801a      	strh	r2, [r3, #0]
   1266e:	3634      	adds	r6, #52	; 0x34
   12670:	0002      	movs	r2, r0
   12672:	7831      	ldrb	r1, [r6, #0]
   12674:	4f90      	ldr	r7, [pc, #576]	; (128b8 <RADIO_RxDoneHandler+0x268>)
   12676:	47b8      	blx	r7
   12678:	2200      	movs	r2, #0
   1267a:	7831      	ldrb	r1, [r6, #0]
   1267c:	0010      	movs	r0, r2
   1267e:	47b8      	blx	r7
   12680:	4b8e      	ldr	r3, [pc, #568]	; (128bc <RADIO_RxDoneHandler+0x26c>)
   12682:	4798      	blx	r3
   12684:	4b8e      	ldr	r3, [pc, #568]	; (128c0 <RADIO_RxDoneHandler+0x270>)
   12686:	002a      	movs	r2, r5
   12688:	701c      	strb	r4, [r3, #0]
   1268a:	2300      	movs	r3, #0
   1268c:	322c      	adds	r2, #44	; 0x2c
   1268e:	7013      	strb	r3, [r2, #0]
   12690:	002a      	movs	r2, r5
   12692:	a901      	add	r1, sp, #4
   12694:	3258      	adds	r2, #88	; 0x58
   12696:	7013      	strb	r3, [r2, #0]
   12698:	700b      	strb	r3, [r1, #0]
   1269a:	4b8a      	ldr	r3, [pc, #552]	; (128c4 <RADIO_RxDoneHandler+0x274>)
   1269c:	781b      	ldrb	r3, [r3, #0]
   1269e:	071b      	lsls	r3, r3, #28
   126a0:	d504      	bpl.n	126ac <RADIO_RxDoneHandler+0x5c>
   126a2:	692b      	ldr	r3, [r5, #16]
   126a4:	2008      	movs	r0, #8
   126a6:	2b00      	cmp	r3, #0
   126a8:	d000      	beq.n	126ac <RADIO_RxDoneHandler+0x5c>
   126aa:	e084      	b.n	127b6 <RADIO_RxDoneHandler+0x166>
   126ac:	2000      	movs	r0, #0
   126ae:	b005      	add	sp, #20
   126b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   126b2:	0652      	lsls	r2, r2, #25
   126b4:	d402      	bmi.n	126bc <RADIO_RxDoneHandler+0x6c>
   126b6:	881a      	ldrh	r2, [r3, #0]
   126b8:	0612      	lsls	r2, r2, #24
   126ba:	d523      	bpl.n	12704 <RADIO_RxDoneHandler+0xb4>
   126bc:	2140      	movs	r1, #64	; 0x40
   126be:	881a      	ldrh	r2, [r3, #0]
   126c0:	4c7c      	ldr	r4, [pc, #496]	; (128b4 <RADIO_RxDoneHandler+0x264>)
   126c2:	438a      	bics	r2, r1
   126c4:	801a      	strh	r2, [r3, #0]
   126c6:	881a      	ldrh	r2, [r3, #0]
   126c8:	1849      	adds	r1, r1, r1
   126ca:	438a      	bics	r2, r1
   126cc:	801a      	strh	r2, [r3, #0]
   126ce:	0023      	movs	r3, r4
   126d0:	2200      	movs	r2, #0
   126d2:	3334      	adds	r3, #52	; 0x34
   126d4:	7819      	ldrb	r1, [r3, #0]
   126d6:	0010      	movs	r0, r2
   126d8:	4b77      	ldr	r3, [pc, #476]	; (128b8 <RADIO_RxDoneHandler+0x268>)
   126da:	4798      	blx	r3
   126dc:	4b77      	ldr	r3, [pc, #476]	; (128bc <RADIO_RxDoneHandler+0x26c>)
   126de:	4798      	blx	r3
   126e0:	2201      	movs	r2, #1
   126e2:	4b77      	ldr	r3, [pc, #476]	; (128c0 <RADIO_RxDoneHandler+0x270>)
   126e4:	a901      	add	r1, sp, #4
   126e6:	701a      	strb	r2, [r3, #0]
   126e8:	0022      	movs	r2, r4
   126ea:	2300      	movs	r3, #0
   126ec:	322c      	adds	r2, #44	; 0x2c
   126ee:	7013      	strb	r3, [r2, #0]
   126f0:	0022      	movs	r2, r4
   126f2:	3258      	adds	r2, #88	; 0x58
   126f4:	7013      	strb	r3, [r2, #0]
   126f6:	700b      	strb	r3, [r1, #0]
   126f8:	4b72      	ldr	r3, [pc, #456]	; (128c4 <RADIO_RxDoneHandler+0x274>)
   126fa:	781b      	ldrb	r3, [r3, #0]
   126fc:	071b      	lsls	r3, r3, #28
   126fe:	d5d5      	bpl.n	126ac <RADIO_RxDoneHandler+0x5c>
   12700:	6923      	ldr	r3, [r4, #16]
   12702:	e7cf      	b.n	126a4 <RADIO_RxDoneHandler+0x54>
   12704:	881a      	ldrh	r2, [r3, #0]
   12706:	0792      	lsls	r2, r2, #30
   12708:	d571      	bpl.n	127ee <RADIO_RxDoneHandler+0x19e>
   1270a:	2102      	movs	r1, #2
   1270c:	881a      	ldrh	r2, [r3, #0]
   1270e:	4d6e      	ldr	r5, [pc, #440]	; (128c8 <RADIO_RxDoneHandler+0x278>)
   12710:	438a      	bics	r2, r1
   12712:	801a      	strh	r2, [r3, #0]
   12714:	2013      	movs	r0, #19
   12716:	47a8      	blx	r5
   12718:	4c66      	ldr	r4, [pc, #408]	; (128b4 <RADIO_RxDoneHandler+0x264>)
   1271a:	2100      	movs	r1, #0
   1271c:	0026      	movs	r6, r4
   1271e:	362c      	adds	r6, #44	; 0x2c
   12720:	7030      	strb	r0, [r6, #0]
   12722:	4b6a      	ldr	r3, [pc, #424]	; (128cc <RADIO_RxDoneHandler+0x27c>)
   12724:	200d      	movs	r0, #13
   12726:	4798      	blx	r3
   12728:	7832      	ldrb	r2, [r6, #0]
   1272a:	4b69      	ldr	r3, [pc, #420]	; (128d0 <RADIO_RxDoneHandler+0x280>)
   1272c:	b2d2      	uxtb	r2, r2
   1272e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   12730:	2000      	movs	r0, #0
   12732:	4798      	blx	r3
   12734:	2019      	movs	r0, #25
   12736:	47a8      	blx	r5
   12738:	0023      	movs	r3, r4
   1273a:	b240      	sxtb	r0, r0
   1273c:	3332      	adds	r3, #50	; 0x32
   1273e:	2800      	cmp	r0, #0
   12740:	da3b      	bge.n	127ba <RADIO_RxDoneHandler+0x16a>
   12742:	4240      	negs	r0, r0
   12744:	1080      	asrs	r0, r0, #2
   12746:	4240      	negs	r0, r0
   12748:	7018      	strb	r0, [r3, #0]
   1274a:	201a      	movs	r0, #26
   1274c:	47a8      	blx	r5
   1274e:	0023      	movs	r3, r4
   12750:	3332      	adds	r3, #50	; 0x32
   12752:	781b      	ldrb	r3, [r3, #0]
   12754:	b202      	sxth	r2, r0
   12756:	b25b      	sxtb	r3, r3
   12758:	4d5e      	ldr	r5, [pc, #376]	; (128d4 <RADIO_RxDoneHandler+0x284>)
   1275a:	2b00      	cmp	r3, #0
   1275c:	da36      	bge.n	127cc <RADIO_RxDoneHandler+0x17c>
   1275e:	6821      	ldr	r1, [r4, #0]
   12760:	4e5d      	ldr	r6, [pc, #372]	; (128d8 <RADIO_RxDoneHandler+0x288>)
   12762:	198e      	adds	r6, r1, r6
   12764:	42ae      	cmp	r6, r5
   12766:	d82a      	bhi.n	127be <RADIO_RxDoneHandler+0x16e>
   12768:	3b9d      	subs	r3, #157	; 0x9d
   1276a:	181b      	adds	r3, r3, r0
   1276c:	1112      	asrs	r2, r2, #4
   1276e:	189b      	adds	r3, r3, r2
   12770:	0022      	movs	r2, r4
   12772:	3256      	adds	r2, #86	; 0x56
   12774:	8013      	strh	r3, [r2, #0]
   12776:	0023      	movs	r3, r4
   12778:	2200      	movs	r2, #0
   1277a:	3334      	adds	r3, #52	; 0x34
   1277c:	7819      	ldrb	r1, [r3, #0]
   1277e:	0010      	movs	r0, r2
   12780:	4b4d      	ldr	r3, [pc, #308]	; (128b8 <RADIO_RxDoneHandler+0x268>)
   12782:	4798      	blx	r3
   12784:	4b4d      	ldr	r3, [pc, #308]	; (128bc <RADIO_RxDoneHandler+0x26c>)
   12786:	4798      	blx	r3
   12788:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   1278a:	a901      	add	r1, sp, #4
   1278c:	604b      	str	r3, [r1, #4]
   1278e:	0023      	movs	r3, r4
   12790:	332c      	adds	r3, #44	; 0x2c
   12792:	781b      	ldrb	r3, [r3, #0]
   12794:	2201      	movs	r2, #1
   12796:	720b      	strb	r3, [r1, #8]
   12798:	2300      	movs	r3, #0
   1279a:	700b      	strb	r3, [r1, #0]
   1279c:	4b48      	ldr	r3, [pc, #288]	; (128c0 <RADIO_RxDoneHandler+0x270>)
   1279e:	701a      	strb	r2, [r3, #0]
   127a0:	4b48      	ldr	r3, [pc, #288]	; (128c4 <RADIO_RxDoneHandler+0x274>)
   127a2:	7818      	ldrb	r0, [r3, #0]
   127a4:	07c0      	lsls	r0, r0, #31
   127a6:	0fc0      	lsrs	r0, r0, #31
   127a8:	4290      	cmp	r0, r2
   127aa:	d000      	beq.n	127ae <RADIO_RxDoneHandler+0x15e>
   127ac:	e77e      	b.n	126ac <RADIO_RxDoneHandler+0x5c>
   127ae:	6923      	ldr	r3, [r4, #16]
   127b0:	2b00      	cmp	r3, #0
   127b2:	d100      	bne.n	127b6 <RADIO_RxDoneHandler+0x166>
   127b4:	e77a      	b.n	126ac <RADIO_RxDoneHandler+0x5c>
   127b6:	4798      	blx	r3
   127b8:	e778      	b.n	126ac <RADIO_RxDoneHandler+0x5c>
   127ba:	1080      	asrs	r0, r0, #2
   127bc:	e7c4      	b.n	12748 <RADIO_RxDoneHandler+0xf8>
   127be:	4d47      	ldr	r5, [pc, #284]	; (128dc <RADIO_RxDoneHandler+0x28c>)
   127c0:	1949      	adds	r1, r1, r5
   127c2:	4d47      	ldr	r5, [pc, #284]	; (128e0 <RADIO_RxDoneHandler+0x290>)
   127c4:	42a9      	cmp	r1, r5
   127c6:	d8d6      	bhi.n	12776 <RADIO_RxDoneHandler+0x126>
   127c8:	3ba4      	subs	r3, #164	; 0xa4
   127ca:	e7ce      	b.n	1276a <RADIO_RxDoneHandler+0x11a>
   127cc:	6823      	ldr	r3, [r4, #0]
   127ce:	4942      	ldr	r1, [pc, #264]	; (128d8 <RADIO_RxDoneHandler+0x288>)
   127d0:	1859      	adds	r1, r3, r1
   127d2:	42a9      	cmp	r1, r5
   127d4:	d802      	bhi.n	127dc <RADIO_RxDoneHandler+0x18c>
   127d6:	0003      	movs	r3, r0
   127d8:	3b9d      	subs	r3, #157	; 0x9d
   127da:	e7c7      	b.n	1276c <RADIO_RxDoneHandler+0x11c>
   127dc:	493f      	ldr	r1, [pc, #252]	; (128dc <RADIO_RxDoneHandler+0x28c>)
   127de:	185b      	adds	r3, r3, r1
   127e0:	493f      	ldr	r1, [pc, #252]	; (128e0 <RADIO_RxDoneHandler+0x290>)
   127e2:	428b      	cmp	r3, r1
   127e4:	d8c7      	bhi.n	12776 <RADIO_RxDoneHandler+0x126>
   127e6:	38a4      	subs	r0, #164	; 0xa4
   127e8:	1113      	asrs	r3, r2, #4
   127ea:	18c3      	adds	r3, r0, r3
   127ec:	e7c0      	b.n	12770 <RADIO_RxDoneHandler+0x120>
   127ee:	881a      	ldrh	r2, [r3, #0]
   127f0:	0712      	lsls	r2, r2, #28
   127f2:	0fd5      	lsrs	r5, r2, #31
   127f4:	2a00      	cmp	r2, #0
   127f6:	da27      	bge.n	12848 <RADIO_RxDoneHandler+0x1f8>
   127f8:	2108      	movs	r1, #8
   127fa:	881a      	ldrh	r2, [r3, #0]
   127fc:	4c2d      	ldr	r4, [pc, #180]	; (128b4 <RADIO_RxDoneHandler+0x264>)
   127fe:	438a      	bics	r2, r1
   12800:	801a      	strh	r2, [r3, #0]
   12802:	0023      	movs	r3, r4
   12804:	2280      	movs	r2, #128	; 0x80
   12806:	3332      	adds	r3, #50	; 0x32
   12808:	701a      	strb	r2, [r3, #0]
   1280a:	0023      	movs	r3, r4
   1280c:	2200      	movs	r2, #0
   1280e:	3334      	adds	r3, #52	; 0x34
   12810:	7819      	ldrb	r1, [r3, #0]
   12812:	0010      	movs	r0, r2
   12814:	4b28      	ldr	r3, [pc, #160]	; (128b8 <RADIO_RxDoneHandler+0x268>)
   12816:	4798      	blx	r3
   12818:	4b28      	ldr	r3, [pc, #160]	; (128bc <RADIO_RxDoneHandler+0x26c>)
   1281a:	4798      	blx	r3
   1281c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   1281e:	a901      	add	r1, sp, #4
   12820:	604b      	str	r3, [r1, #4]
   12822:	0023      	movs	r3, r4
   12824:	332c      	adds	r3, #44	; 0x2c
   12826:	781b      	ldrb	r3, [r3, #0]
   12828:	0022      	movs	r2, r4
   1282a:	720b      	strb	r3, [r1, #8]
   1282c:	2300      	movs	r3, #0
   1282e:	3258      	adds	r2, #88	; 0x58
   12830:	7013      	strb	r3, [r2, #0]
   12832:	700b      	strb	r3, [r1, #0]
   12834:	4b22      	ldr	r3, [pc, #136]	; (128c0 <RADIO_RxDoneHandler+0x270>)
   12836:	701d      	strb	r5, [r3, #0]
   12838:	4b22      	ldr	r3, [pc, #136]	; (128c4 <RADIO_RxDoneHandler+0x274>)
   1283a:	7818      	ldrb	r0, [r3, #0]
   1283c:	07c0      	lsls	r0, r0, #31
   1283e:	0fc0      	lsrs	r0, r0, #31
   12840:	2801      	cmp	r0, #1
   12842:	d000      	beq.n	12846 <RADIO_RxDoneHandler+0x1f6>
   12844:	e732      	b.n	126ac <RADIO_RxDoneHandler+0x5c>
   12846:	e7b2      	b.n	127ae <RADIO_RxDoneHandler+0x15e>
   12848:	881a      	ldrh	r2, [r3, #0]
   1284a:	05d2      	lsls	r2, r2, #23
   1284c:	0fd5      	lsrs	r5, r2, #31
   1284e:	2a00      	cmp	r2, #0
   12850:	db00      	blt.n	12854 <RADIO_RxDoneHandler+0x204>
   12852:	e72b      	b.n	126ac <RADIO_RxDoneHandler+0x5c>
   12854:	4c17      	ldr	r4, [pc, #92]	; (128b4 <RADIO_RxDoneHandler+0x264>)
   12856:	881a      	ldrh	r2, [r3, #0]
   12858:	0026      	movs	r6, r4
   1285a:	4922      	ldr	r1, [pc, #136]	; (128e4 <RADIO_RxDoneHandler+0x294>)
   1285c:	362c      	adds	r6, #44	; 0x2c
   1285e:	400a      	ands	r2, r1
   12860:	801a      	strh	r2, [r3, #0]
   12862:	7832      	ldrb	r2, [r6, #0]
   12864:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   12866:	b2d2      	uxtb	r2, r2
   12868:	2000      	movs	r0, #0
   1286a:	4b19      	ldr	r3, [pc, #100]	; (128d0 <RADIO_RxDoneHandler+0x280>)
   1286c:	4798      	blx	r3
   1286e:	0023      	movs	r3, r4
   12870:	2200      	movs	r2, #0
   12872:	3334      	adds	r3, #52	; 0x34
   12874:	7819      	ldrb	r1, [r3, #0]
   12876:	0010      	movs	r0, r2
   12878:	4b0f      	ldr	r3, [pc, #60]	; (128b8 <RADIO_RxDoneHandler+0x268>)
   1287a:	4798      	blx	r3
   1287c:	4b0f      	ldr	r3, [pc, #60]	; (128bc <RADIO_RxDoneHandler+0x26c>)
   1287e:	4798      	blx	r3
   12880:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   12882:	a901      	add	r1, sp, #4
   12884:	604b      	str	r3, [r1, #4]
   12886:	7833      	ldrb	r3, [r6, #0]
   12888:	0022      	movs	r2, r4
   1288a:	720b      	strb	r3, [r1, #8]
   1288c:	2300      	movs	r3, #0
   1288e:	3258      	adds	r2, #88	; 0x58
   12890:	7013      	strb	r3, [r2, #0]
   12892:	700b      	strb	r3, [r1, #0]
   12894:	4b0a      	ldr	r3, [pc, #40]	; (128c0 <RADIO_RxDoneHandler+0x270>)
   12896:	701d      	strb	r5, [r3, #0]
   12898:	4b0a      	ldr	r3, [pc, #40]	; (128c4 <RADIO_RxDoneHandler+0x274>)
   1289a:	781b      	ldrb	r3, [r3, #0]
   1289c:	06db      	lsls	r3, r3, #27
   1289e:	d400      	bmi.n	128a2 <RADIO_RxDoneHandler+0x252>
   128a0:	e704      	b.n	126ac <RADIO_RxDoneHandler+0x5c>
   128a2:	6923      	ldr	r3, [r4, #16]
   128a4:	2b00      	cmp	r3, #0
   128a6:	d100      	bne.n	128aa <RADIO_RxDoneHandler+0x25a>
   128a8:	e700      	b.n	126ac <RADIO_RxDoneHandler+0x5c>
   128aa:	2010      	movs	r0, #16
   128ac:	e783      	b.n	127b6 <RADIO_RxDoneHandler+0x166>
   128ae:	46c0      	nop			; (mov r8, r8)
   128b0:	20001eb4 	.word	0x20001eb4
   128b4:	200018c8 	.word	0x200018c8
   128b8:	0000c1c9 	.word	0x0000c1c9
   128bc:	000120a5 	.word	0x000120a5
   128c0:	20001eb7 	.word	0x20001eb7
   128c4:	20001eb6 	.word	0x20001eb6
   128c8:	0000506d 	.word	0x0000506d
   128cc:	00005045 	.word	0x00005045
   128d0:	000050d9 	.word	0x000050d9
   128d4:	096ae380 	.word	0x096ae380
   128d8:	cc9eec80 	.word	0xcc9eec80
   128dc:	e78fe580 	.word	0xe78fe580
   128e0:	06dac2c0 	.word	0x06dac2c0
   128e4:	fffffeff 	.word	0xfffffeff

000128e8 <Radio_LBTScanTimeout>:
   128e8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   128ea:	4c1c      	ldr	r4, [pc, #112]	; (1295c <Radio_LBTScanTimeout+0x74>)
   128ec:	0025      	movs	r5, r4
   128ee:	0023      	movs	r3, r4
   128f0:	354f      	adds	r5, #79	; 0x4f
   128f2:	7829      	ldrb	r1, [r5, #0]
   128f4:	3340      	adds	r3, #64	; 0x40
   128f6:	3101      	adds	r1, #1
   128f8:	b2c9      	uxtb	r1, r1
   128fa:	7029      	strb	r1, [r5, #0]
   128fc:	781b      	ldrb	r3, [r3, #0]
   128fe:	428b      	cmp	r3, r1
   12900:	d315      	bcc.n	1292e <Radio_LBTScanTimeout+0x46>
   12902:	260e      	movs	r6, #14
   12904:	446e      	add	r6, sp
   12906:	4b16      	ldr	r3, [pc, #88]	; (12960 <Radio_LBTScanTimeout+0x78>)
   12908:	0030      	movs	r0, r6
   1290a:	4798      	blx	r3
   1290c:	2300      	movs	r3, #0
   1290e:	5ef2      	ldrsh	r2, [r6, r3]
   12910:	782b      	ldrb	r3, [r5, #0]
   12912:	4353      	muls	r3, r2
   12914:	6c62      	ldr	r2, [r4, #68]	; 0x44
   12916:	189b      	adds	r3, r3, r2
   12918:	6463      	str	r3, [r4, #68]	; 0x44
   1291a:	0023      	movs	r3, r4
   1291c:	2200      	movs	r2, #0
   1291e:	3350      	adds	r3, #80	; 0x50
   12920:	7818      	ldrb	r0, [r3, #0]
   12922:	9200      	str	r2, [sp, #0]
   12924:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   12926:	4b0f      	ldr	r3, [pc, #60]	; (12964 <Radio_LBTScanTimeout+0x7c>)
   12928:	4c0f      	ldr	r4, [pc, #60]	; (12968 <Radio_LBTScanTimeout+0x80>)
   1292a:	47a0      	blx	r4
   1292c:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
   1292e:	2380      	movs	r3, #128	; 0x80
   12930:	4a0e      	ldr	r2, [pc, #56]	; (1296c <Radio_LBTScanTimeout+0x84>)
   12932:	009b      	lsls	r3, r3, #2
   12934:	8810      	ldrh	r0, [r2, #0]
   12936:	4303      	orrs	r3, r0
   12938:	8013      	strh	r3, [r2, #0]
   1293a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   1293c:	0058      	lsls	r0, r3, #1
   1293e:	1e4b      	subs	r3, r1, #1
   12940:	4359      	muls	r1, r3
   12942:	4b0b      	ldr	r3, [pc, #44]	; (12970 <Radio_LBTScanTimeout+0x88>)
   12944:	b289      	uxth	r1, r1
   12946:	4798      	blx	r3
   12948:	0023      	movs	r3, r4
   1294a:	334c      	adds	r3, #76	; 0x4c
   1294c:	8018      	strh	r0, [r3, #0]
   1294e:	2300      	movs	r3, #0
   12950:	2001      	movs	r0, #1
   12952:	702b      	strb	r3, [r5, #0]
   12954:	6463      	str	r3, [r4, #68]	; 0x44
   12956:	4b07      	ldr	r3, [pc, #28]	; (12974 <Radio_LBTScanTimeout+0x8c>)
   12958:	4798      	blx	r3
   1295a:	e7e7      	b.n	1292c <Radio_LBTScanTimeout+0x44>
   1295c:	200018c8 	.word	0x200018c8
   12960:	0000c38d 	.word	0x0000c38d
   12964:	000128e9 	.word	0x000128e9
   12968:	0000bb65 	.word	0x0000bb65
   1296c:	20001eb4 	.word	0x20001eb4
   12970:	00012bc1 	.word	0x00012bc1
   12974:	0001190d 	.word	0x0001190d

00012978 <RADIO_ScanHandler>:
   12978:	b573      	push	{r0, r1, r4, r5, r6, lr}
   1297a:	4b12      	ldr	r3, [pc, #72]	; (129c4 <RADIO_ScanHandler+0x4c>)
   1297c:	4798      	blx	r3
   1297e:	2000      	movs	r0, #0
   12980:	4b11      	ldr	r3, [pc, #68]	; (129c8 <RADIO_ScanHandler+0x50>)
   12982:	4798      	blx	r3
   12984:	4d11      	ldr	r5, [pc, #68]	; (129cc <RADIO_ScanHandler+0x54>)
   12986:	4b12      	ldr	r3, [pc, #72]	; (129d0 <RADIO_ScanHandler+0x58>)
   12988:	6828      	ldr	r0, [r5, #0]
   1298a:	2400      	movs	r4, #0
   1298c:	4798      	blx	r3
   1298e:	002b      	movs	r3, r5
   12990:	4e10      	ldr	r6, [pc, #64]	; (129d4 <RADIO_ScanHandler+0x5c>)
   12992:	334c      	adds	r3, #76	; 0x4c
   12994:	2201      	movs	r2, #1
   12996:	0021      	movs	r1, r4
   12998:	0020      	movs	r0, r4
   1299a:	801c      	strh	r4, [r3, #0]
   1299c:	47b0      	blx	r6
   1299e:	4b0e      	ldr	r3, [pc, #56]	; (129d8 <RADIO_ScanHandler+0x60>)
   129a0:	2109      	movs	r1, #9
   129a2:	2012      	movs	r0, #18
   129a4:	4798      	blx	r3
   129a6:	3550      	adds	r5, #80	; 0x50
   129a8:	0022      	movs	r2, r4
   129aa:	0021      	movs	r1, r4
   129ac:	2005      	movs	r0, #5
   129ae:	47b0      	blx	r6
   129b0:	7828      	ldrb	r0, [r5, #0]
   129b2:	4b0a      	ldr	r3, [pc, #40]	; (129dc <RADIO_ScanHandler+0x64>)
   129b4:	4d0a      	ldr	r5, [pc, #40]	; (129e0 <RADIO_ScanHandler+0x68>)
   129b6:	9400      	str	r4, [sp, #0]
   129b8:	0022      	movs	r2, r4
   129ba:	490a      	ldr	r1, [pc, #40]	; (129e4 <RADIO_ScanHandler+0x6c>)
   129bc:	47a8      	blx	r5
   129be:	0020      	movs	r0, r4
   129c0:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
   129c2:	46c0      	nop			; (mov r8, r8)
   129c4:	00012071 	.word	0x00012071
   129c8:	00011bc1 	.word	0x00011bc1
   129cc:	200018c8 	.word	0x200018c8
   129d0:	00011305 	.word	0x00011305
   129d4:	0000c1c9 	.word	0x0000c1c9
   129d8:	00005045 	.word	0x00005045
   129dc:	000128e9 	.word	0x000128e9
   129e0:	0000bb65 	.word	0x0000bb65
   129e4:	00002328 	.word	0x00002328

000129e8 <radioScanDoneHandler>:
   129e8:	b530      	push	{r4, r5, lr}
   129ea:	4a18      	ldr	r2, [pc, #96]	; (12a4c <radioScanDoneHandler+0x64>)
   129ec:	4918      	ldr	r1, [pc, #96]	; (12a50 <radioScanDoneHandler+0x68>)
   129ee:	8813      	ldrh	r3, [r2, #0]
   129f0:	b085      	sub	sp, #20
   129f2:	400b      	ands	r3, r1
   129f4:	8013      	strh	r3, [r2, #0]
   129f6:	2200      	movs	r2, #0
   129f8:	4b16      	ldr	r3, [pc, #88]	; (12a54 <radioScanDoneHandler+0x6c>)
   129fa:	0011      	movs	r1, r2
   129fc:	0010      	movs	r0, r2
   129fe:	4798      	blx	r3
   12a00:	2000      	movs	r0, #0
   12a02:	4b15      	ldr	r3, [pc, #84]	; (12a58 <radioScanDoneHandler+0x70>)
   12a04:	4798      	blx	r3
   12a06:	4b15      	ldr	r3, [pc, #84]	; (12a5c <radioScanDoneHandler+0x74>)
   12a08:	4798      	blx	r3
   12a0a:	4c15      	ldr	r4, [pc, #84]	; (12a60 <radioScanDoneHandler+0x78>)
   12a0c:	0023      	movs	r3, r4
   12a0e:	334c      	adds	r3, #76	; 0x4c
   12a10:	2100      	movs	r1, #0
   12a12:	5e59      	ldrsh	r1, [r3, r1]
   12a14:	233e      	movs	r3, #62	; 0x3e
   12a16:	5ee2      	ldrsh	r2, [r4, r3]
   12a18:	4b12      	ldr	r3, [pc, #72]	; (12a64 <radioScanDoneHandler+0x7c>)
   12a1a:	4291      	cmp	r1, r2
   12a1c:	da06      	bge.n	12a2c <radioScanDoneHandler+0x44>
   12a1e:	2002      	movs	r0, #2
   12a20:	4798      	blx	r3
   12a22:	4b11      	ldr	r3, [pc, #68]	; (12a68 <radioScanDoneHandler+0x80>)
   12a24:	4798      	blx	r3
   12a26:	2000      	movs	r0, #0
   12a28:	b005      	add	sp, #20
   12a2a:	bd30      	pop	{r4, r5, pc}
   12a2c:	2207      	movs	r2, #7
   12a2e:	ad01      	add	r5, sp, #4
   12a30:	2001      	movs	r0, #1
   12a32:	702a      	strb	r2, [r5, #0]
   12a34:	4798      	blx	r3
   12a36:	4b0d      	ldr	r3, [pc, #52]	; (12a6c <radioScanDoneHandler+0x84>)
   12a38:	781b      	ldrb	r3, [r3, #0]
   12a3a:	079b      	lsls	r3, r3, #30
   12a3c:	d5f3      	bpl.n	12a26 <radioScanDoneHandler+0x3e>
   12a3e:	6923      	ldr	r3, [r4, #16]
   12a40:	2b00      	cmp	r3, #0
   12a42:	d0f0      	beq.n	12a26 <radioScanDoneHandler+0x3e>
   12a44:	0029      	movs	r1, r5
   12a46:	2002      	movs	r0, #2
   12a48:	4798      	blx	r3
   12a4a:	e7ec      	b.n	12a26 <radioScanDoneHandler+0x3e>
   12a4c:	20001eb4 	.word	0x20001eb4
   12a50:	fffffdff 	.word	0xfffffdff
   12a54:	0000c1c9 	.word	0x0000c1c9
   12a58:	00011ce9 	.word	0x00011ce9
   12a5c:	000120a5 	.word	0x000120a5
   12a60:	200018c8 	.word	0x200018c8
   12a64:	000119b9 	.word	0x000119b9
   12a68:	00012371 	.word	0x00012371
   12a6c:	20001eb6 	.word	0x20001eb6

00012a70 <__gnu_thumb1_case_sqi>:
   12a70:	b402      	push	{r1}
   12a72:	4671      	mov	r1, lr
   12a74:	0849      	lsrs	r1, r1, #1
   12a76:	0049      	lsls	r1, r1, #1
   12a78:	5609      	ldrsb	r1, [r1, r0]
   12a7a:	0049      	lsls	r1, r1, #1
   12a7c:	448e      	add	lr, r1
   12a7e:	bc02      	pop	{r1}
   12a80:	4770      	bx	lr
   12a82:	46c0      	nop			; (mov r8, r8)

00012a84 <__gnu_thumb1_case_uqi>:
   12a84:	b402      	push	{r1}
   12a86:	4671      	mov	r1, lr
   12a88:	0849      	lsrs	r1, r1, #1
   12a8a:	0049      	lsls	r1, r1, #1
   12a8c:	5c09      	ldrb	r1, [r1, r0]
   12a8e:	0049      	lsls	r1, r1, #1
   12a90:	448e      	add	lr, r1
   12a92:	bc02      	pop	{r1}
   12a94:	4770      	bx	lr
   12a96:	46c0      	nop			; (mov r8, r8)

00012a98 <__gnu_thumb1_case_uhi>:
   12a98:	b403      	push	{r0, r1}
   12a9a:	4671      	mov	r1, lr
   12a9c:	0849      	lsrs	r1, r1, #1
   12a9e:	0040      	lsls	r0, r0, #1
   12aa0:	0049      	lsls	r1, r1, #1
   12aa2:	5a09      	ldrh	r1, [r1, r0]
   12aa4:	0049      	lsls	r1, r1, #1
   12aa6:	448e      	add	lr, r1
   12aa8:	bc03      	pop	{r0, r1}
   12aaa:	4770      	bx	lr

00012aac <__udivsi3>:
   12aac:	2200      	movs	r2, #0
   12aae:	0843      	lsrs	r3, r0, #1
   12ab0:	428b      	cmp	r3, r1
   12ab2:	d374      	bcc.n	12b9e <__udivsi3+0xf2>
   12ab4:	0903      	lsrs	r3, r0, #4
   12ab6:	428b      	cmp	r3, r1
   12ab8:	d35f      	bcc.n	12b7a <__udivsi3+0xce>
   12aba:	0a03      	lsrs	r3, r0, #8
   12abc:	428b      	cmp	r3, r1
   12abe:	d344      	bcc.n	12b4a <__udivsi3+0x9e>
   12ac0:	0b03      	lsrs	r3, r0, #12
   12ac2:	428b      	cmp	r3, r1
   12ac4:	d328      	bcc.n	12b18 <__udivsi3+0x6c>
   12ac6:	0c03      	lsrs	r3, r0, #16
   12ac8:	428b      	cmp	r3, r1
   12aca:	d30d      	bcc.n	12ae8 <__udivsi3+0x3c>
   12acc:	22ff      	movs	r2, #255	; 0xff
   12ace:	0209      	lsls	r1, r1, #8
   12ad0:	ba12      	rev	r2, r2
   12ad2:	0c03      	lsrs	r3, r0, #16
   12ad4:	428b      	cmp	r3, r1
   12ad6:	d302      	bcc.n	12ade <__udivsi3+0x32>
   12ad8:	1212      	asrs	r2, r2, #8
   12ada:	0209      	lsls	r1, r1, #8
   12adc:	d065      	beq.n	12baa <__udivsi3+0xfe>
   12ade:	0b03      	lsrs	r3, r0, #12
   12ae0:	428b      	cmp	r3, r1
   12ae2:	d319      	bcc.n	12b18 <__udivsi3+0x6c>
   12ae4:	e000      	b.n	12ae8 <__udivsi3+0x3c>
   12ae6:	0a09      	lsrs	r1, r1, #8
   12ae8:	0bc3      	lsrs	r3, r0, #15
   12aea:	428b      	cmp	r3, r1
   12aec:	d301      	bcc.n	12af2 <__udivsi3+0x46>
   12aee:	03cb      	lsls	r3, r1, #15
   12af0:	1ac0      	subs	r0, r0, r3
   12af2:	4152      	adcs	r2, r2
   12af4:	0b83      	lsrs	r3, r0, #14
   12af6:	428b      	cmp	r3, r1
   12af8:	d301      	bcc.n	12afe <__udivsi3+0x52>
   12afa:	038b      	lsls	r3, r1, #14
   12afc:	1ac0      	subs	r0, r0, r3
   12afe:	4152      	adcs	r2, r2
   12b00:	0b43      	lsrs	r3, r0, #13
   12b02:	428b      	cmp	r3, r1
   12b04:	d301      	bcc.n	12b0a <__udivsi3+0x5e>
   12b06:	034b      	lsls	r3, r1, #13
   12b08:	1ac0      	subs	r0, r0, r3
   12b0a:	4152      	adcs	r2, r2
   12b0c:	0b03      	lsrs	r3, r0, #12
   12b0e:	428b      	cmp	r3, r1
   12b10:	d301      	bcc.n	12b16 <__udivsi3+0x6a>
   12b12:	030b      	lsls	r3, r1, #12
   12b14:	1ac0      	subs	r0, r0, r3
   12b16:	4152      	adcs	r2, r2
   12b18:	0ac3      	lsrs	r3, r0, #11
   12b1a:	428b      	cmp	r3, r1
   12b1c:	d301      	bcc.n	12b22 <__udivsi3+0x76>
   12b1e:	02cb      	lsls	r3, r1, #11
   12b20:	1ac0      	subs	r0, r0, r3
   12b22:	4152      	adcs	r2, r2
   12b24:	0a83      	lsrs	r3, r0, #10
   12b26:	428b      	cmp	r3, r1
   12b28:	d301      	bcc.n	12b2e <__udivsi3+0x82>
   12b2a:	028b      	lsls	r3, r1, #10
   12b2c:	1ac0      	subs	r0, r0, r3
   12b2e:	4152      	adcs	r2, r2
   12b30:	0a43      	lsrs	r3, r0, #9
   12b32:	428b      	cmp	r3, r1
   12b34:	d301      	bcc.n	12b3a <__udivsi3+0x8e>
   12b36:	024b      	lsls	r3, r1, #9
   12b38:	1ac0      	subs	r0, r0, r3
   12b3a:	4152      	adcs	r2, r2
   12b3c:	0a03      	lsrs	r3, r0, #8
   12b3e:	428b      	cmp	r3, r1
   12b40:	d301      	bcc.n	12b46 <__udivsi3+0x9a>
   12b42:	020b      	lsls	r3, r1, #8
   12b44:	1ac0      	subs	r0, r0, r3
   12b46:	4152      	adcs	r2, r2
   12b48:	d2cd      	bcs.n	12ae6 <__udivsi3+0x3a>
   12b4a:	09c3      	lsrs	r3, r0, #7
   12b4c:	428b      	cmp	r3, r1
   12b4e:	d301      	bcc.n	12b54 <__udivsi3+0xa8>
   12b50:	01cb      	lsls	r3, r1, #7
   12b52:	1ac0      	subs	r0, r0, r3
   12b54:	4152      	adcs	r2, r2
   12b56:	0983      	lsrs	r3, r0, #6
   12b58:	428b      	cmp	r3, r1
   12b5a:	d301      	bcc.n	12b60 <__udivsi3+0xb4>
   12b5c:	018b      	lsls	r3, r1, #6
   12b5e:	1ac0      	subs	r0, r0, r3
   12b60:	4152      	adcs	r2, r2
   12b62:	0943      	lsrs	r3, r0, #5
   12b64:	428b      	cmp	r3, r1
   12b66:	d301      	bcc.n	12b6c <__udivsi3+0xc0>
   12b68:	014b      	lsls	r3, r1, #5
   12b6a:	1ac0      	subs	r0, r0, r3
   12b6c:	4152      	adcs	r2, r2
   12b6e:	0903      	lsrs	r3, r0, #4
   12b70:	428b      	cmp	r3, r1
   12b72:	d301      	bcc.n	12b78 <__udivsi3+0xcc>
   12b74:	010b      	lsls	r3, r1, #4
   12b76:	1ac0      	subs	r0, r0, r3
   12b78:	4152      	adcs	r2, r2
   12b7a:	08c3      	lsrs	r3, r0, #3
   12b7c:	428b      	cmp	r3, r1
   12b7e:	d301      	bcc.n	12b84 <__udivsi3+0xd8>
   12b80:	00cb      	lsls	r3, r1, #3
   12b82:	1ac0      	subs	r0, r0, r3
   12b84:	4152      	adcs	r2, r2
   12b86:	0883      	lsrs	r3, r0, #2
   12b88:	428b      	cmp	r3, r1
   12b8a:	d301      	bcc.n	12b90 <__udivsi3+0xe4>
   12b8c:	008b      	lsls	r3, r1, #2
   12b8e:	1ac0      	subs	r0, r0, r3
   12b90:	4152      	adcs	r2, r2
   12b92:	0843      	lsrs	r3, r0, #1
   12b94:	428b      	cmp	r3, r1
   12b96:	d301      	bcc.n	12b9c <__udivsi3+0xf0>
   12b98:	004b      	lsls	r3, r1, #1
   12b9a:	1ac0      	subs	r0, r0, r3
   12b9c:	4152      	adcs	r2, r2
   12b9e:	1a41      	subs	r1, r0, r1
   12ba0:	d200      	bcs.n	12ba4 <__udivsi3+0xf8>
   12ba2:	4601      	mov	r1, r0
   12ba4:	4152      	adcs	r2, r2
   12ba6:	4610      	mov	r0, r2
   12ba8:	4770      	bx	lr
   12baa:	e7ff      	b.n	12bac <__udivsi3+0x100>
   12bac:	b501      	push	{r0, lr}
   12bae:	2000      	movs	r0, #0
   12bb0:	f000 f8f0 	bl	12d94 <__aeabi_idiv0>
   12bb4:	bd02      	pop	{r1, pc}
   12bb6:	46c0      	nop			; (mov r8, r8)

00012bb8 <__aeabi_uidivmod>:
   12bb8:	2900      	cmp	r1, #0
   12bba:	d0f7      	beq.n	12bac <__udivsi3+0x100>
   12bbc:	e776      	b.n	12aac <__udivsi3>
   12bbe:	4770      	bx	lr

00012bc0 <__divsi3>:
   12bc0:	4603      	mov	r3, r0
   12bc2:	430b      	orrs	r3, r1
   12bc4:	d47f      	bmi.n	12cc6 <__divsi3+0x106>
   12bc6:	2200      	movs	r2, #0
   12bc8:	0843      	lsrs	r3, r0, #1
   12bca:	428b      	cmp	r3, r1
   12bcc:	d374      	bcc.n	12cb8 <__divsi3+0xf8>
   12bce:	0903      	lsrs	r3, r0, #4
   12bd0:	428b      	cmp	r3, r1
   12bd2:	d35f      	bcc.n	12c94 <__divsi3+0xd4>
   12bd4:	0a03      	lsrs	r3, r0, #8
   12bd6:	428b      	cmp	r3, r1
   12bd8:	d344      	bcc.n	12c64 <__divsi3+0xa4>
   12bda:	0b03      	lsrs	r3, r0, #12
   12bdc:	428b      	cmp	r3, r1
   12bde:	d328      	bcc.n	12c32 <__divsi3+0x72>
   12be0:	0c03      	lsrs	r3, r0, #16
   12be2:	428b      	cmp	r3, r1
   12be4:	d30d      	bcc.n	12c02 <__divsi3+0x42>
   12be6:	22ff      	movs	r2, #255	; 0xff
   12be8:	0209      	lsls	r1, r1, #8
   12bea:	ba12      	rev	r2, r2
   12bec:	0c03      	lsrs	r3, r0, #16
   12bee:	428b      	cmp	r3, r1
   12bf0:	d302      	bcc.n	12bf8 <__divsi3+0x38>
   12bf2:	1212      	asrs	r2, r2, #8
   12bf4:	0209      	lsls	r1, r1, #8
   12bf6:	d065      	beq.n	12cc4 <__divsi3+0x104>
   12bf8:	0b03      	lsrs	r3, r0, #12
   12bfa:	428b      	cmp	r3, r1
   12bfc:	d319      	bcc.n	12c32 <__divsi3+0x72>
   12bfe:	e000      	b.n	12c02 <__divsi3+0x42>
   12c00:	0a09      	lsrs	r1, r1, #8
   12c02:	0bc3      	lsrs	r3, r0, #15
   12c04:	428b      	cmp	r3, r1
   12c06:	d301      	bcc.n	12c0c <__divsi3+0x4c>
   12c08:	03cb      	lsls	r3, r1, #15
   12c0a:	1ac0      	subs	r0, r0, r3
   12c0c:	4152      	adcs	r2, r2
   12c0e:	0b83      	lsrs	r3, r0, #14
   12c10:	428b      	cmp	r3, r1
   12c12:	d301      	bcc.n	12c18 <__divsi3+0x58>
   12c14:	038b      	lsls	r3, r1, #14
   12c16:	1ac0      	subs	r0, r0, r3
   12c18:	4152      	adcs	r2, r2
   12c1a:	0b43      	lsrs	r3, r0, #13
   12c1c:	428b      	cmp	r3, r1
   12c1e:	d301      	bcc.n	12c24 <__divsi3+0x64>
   12c20:	034b      	lsls	r3, r1, #13
   12c22:	1ac0      	subs	r0, r0, r3
   12c24:	4152      	adcs	r2, r2
   12c26:	0b03      	lsrs	r3, r0, #12
   12c28:	428b      	cmp	r3, r1
   12c2a:	d301      	bcc.n	12c30 <__divsi3+0x70>
   12c2c:	030b      	lsls	r3, r1, #12
   12c2e:	1ac0      	subs	r0, r0, r3
   12c30:	4152      	adcs	r2, r2
   12c32:	0ac3      	lsrs	r3, r0, #11
   12c34:	428b      	cmp	r3, r1
   12c36:	d301      	bcc.n	12c3c <__divsi3+0x7c>
   12c38:	02cb      	lsls	r3, r1, #11
   12c3a:	1ac0      	subs	r0, r0, r3
   12c3c:	4152      	adcs	r2, r2
   12c3e:	0a83      	lsrs	r3, r0, #10
   12c40:	428b      	cmp	r3, r1
   12c42:	d301      	bcc.n	12c48 <__divsi3+0x88>
   12c44:	028b      	lsls	r3, r1, #10
   12c46:	1ac0      	subs	r0, r0, r3
   12c48:	4152      	adcs	r2, r2
   12c4a:	0a43      	lsrs	r3, r0, #9
   12c4c:	428b      	cmp	r3, r1
   12c4e:	d301      	bcc.n	12c54 <__divsi3+0x94>
   12c50:	024b      	lsls	r3, r1, #9
   12c52:	1ac0      	subs	r0, r0, r3
   12c54:	4152      	adcs	r2, r2
   12c56:	0a03      	lsrs	r3, r0, #8
   12c58:	428b      	cmp	r3, r1
   12c5a:	d301      	bcc.n	12c60 <__divsi3+0xa0>
   12c5c:	020b      	lsls	r3, r1, #8
   12c5e:	1ac0      	subs	r0, r0, r3
   12c60:	4152      	adcs	r2, r2
   12c62:	d2cd      	bcs.n	12c00 <__divsi3+0x40>
   12c64:	09c3      	lsrs	r3, r0, #7
   12c66:	428b      	cmp	r3, r1
   12c68:	d301      	bcc.n	12c6e <__divsi3+0xae>
   12c6a:	01cb      	lsls	r3, r1, #7
   12c6c:	1ac0      	subs	r0, r0, r3
   12c6e:	4152      	adcs	r2, r2
   12c70:	0983      	lsrs	r3, r0, #6
   12c72:	428b      	cmp	r3, r1
   12c74:	d301      	bcc.n	12c7a <__divsi3+0xba>
   12c76:	018b      	lsls	r3, r1, #6
   12c78:	1ac0      	subs	r0, r0, r3
   12c7a:	4152      	adcs	r2, r2
   12c7c:	0943      	lsrs	r3, r0, #5
   12c7e:	428b      	cmp	r3, r1
   12c80:	d301      	bcc.n	12c86 <__divsi3+0xc6>
   12c82:	014b      	lsls	r3, r1, #5
   12c84:	1ac0      	subs	r0, r0, r3
   12c86:	4152      	adcs	r2, r2
   12c88:	0903      	lsrs	r3, r0, #4
   12c8a:	428b      	cmp	r3, r1
   12c8c:	d301      	bcc.n	12c92 <__divsi3+0xd2>
   12c8e:	010b      	lsls	r3, r1, #4
   12c90:	1ac0      	subs	r0, r0, r3
   12c92:	4152      	adcs	r2, r2
   12c94:	08c3      	lsrs	r3, r0, #3
   12c96:	428b      	cmp	r3, r1
   12c98:	d301      	bcc.n	12c9e <__divsi3+0xde>
   12c9a:	00cb      	lsls	r3, r1, #3
   12c9c:	1ac0      	subs	r0, r0, r3
   12c9e:	4152      	adcs	r2, r2
   12ca0:	0883      	lsrs	r3, r0, #2
   12ca2:	428b      	cmp	r3, r1
   12ca4:	d301      	bcc.n	12caa <__divsi3+0xea>
   12ca6:	008b      	lsls	r3, r1, #2
   12ca8:	1ac0      	subs	r0, r0, r3
   12caa:	4152      	adcs	r2, r2
   12cac:	0843      	lsrs	r3, r0, #1
   12cae:	428b      	cmp	r3, r1
   12cb0:	d301      	bcc.n	12cb6 <__divsi3+0xf6>
   12cb2:	004b      	lsls	r3, r1, #1
   12cb4:	1ac0      	subs	r0, r0, r3
   12cb6:	4152      	adcs	r2, r2
   12cb8:	1a41      	subs	r1, r0, r1
   12cba:	d200      	bcs.n	12cbe <__divsi3+0xfe>
   12cbc:	4601      	mov	r1, r0
   12cbe:	4152      	adcs	r2, r2
   12cc0:	4610      	mov	r0, r2
   12cc2:	4770      	bx	lr
   12cc4:	e05d      	b.n	12d82 <__divsi3+0x1c2>
   12cc6:	0fca      	lsrs	r2, r1, #31
   12cc8:	d000      	beq.n	12ccc <__divsi3+0x10c>
   12cca:	4249      	negs	r1, r1
   12ccc:	1003      	asrs	r3, r0, #32
   12cce:	d300      	bcc.n	12cd2 <__divsi3+0x112>
   12cd0:	4240      	negs	r0, r0
   12cd2:	4053      	eors	r3, r2
   12cd4:	2200      	movs	r2, #0
   12cd6:	469c      	mov	ip, r3
   12cd8:	0903      	lsrs	r3, r0, #4
   12cda:	428b      	cmp	r3, r1
   12cdc:	d32d      	bcc.n	12d3a <__divsi3+0x17a>
   12cde:	0a03      	lsrs	r3, r0, #8
   12ce0:	428b      	cmp	r3, r1
   12ce2:	d312      	bcc.n	12d0a <__divsi3+0x14a>
   12ce4:	22fc      	movs	r2, #252	; 0xfc
   12ce6:	0189      	lsls	r1, r1, #6
   12ce8:	ba12      	rev	r2, r2
   12cea:	0a03      	lsrs	r3, r0, #8
   12cec:	428b      	cmp	r3, r1
   12cee:	d30c      	bcc.n	12d0a <__divsi3+0x14a>
   12cf0:	0189      	lsls	r1, r1, #6
   12cf2:	1192      	asrs	r2, r2, #6
   12cf4:	428b      	cmp	r3, r1
   12cf6:	d308      	bcc.n	12d0a <__divsi3+0x14a>
   12cf8:	0189      	lsls	r1, r1, #6
   12cfa:	1192      	asrs	r2, r2, #6
   12cfc:	428b      	cmp	r3, r1
   12cfe:	d304      	bcc.n	12d0a <__divsi3+0x14a>
   12d00:	0189      	lsls	r1, r1, #6
   12d02:	d03a      	beq.n	12d7a <__divsi3+0x1ba>
   12d04:	1192      	asrs	r2, r2, #6
   12d06:	e000      	b.n	12d0a <__divsi3+0x14a>
   12d08:	0989      	lsrs	r1, r1, #6
   12d0a:	09c3      	lsrs	r3, r0, #7
   12d0c:	428b      	cmp	r3, r1
   12d0e:	d301      	bcc.n	12d14 <__divsi3+0x154>
   12d10:	01cb      	lsls	r3, r1, #7
   12d12:	1ac0      	subs	r0, r0, r3
   12d14:	4152      	adcs	r2, r2
   12d16:	0983      	lsrs	r3, r0, #6
   12d18:	428b      	cmp	r3, r1
   12d1a:	d301      	bcc.n	12d20 <__divsi3+0x160>
   12d1c:	018b      	lsls	r3, r1, #6
   12d1e:	1ac0      	subs	r0, r0, r3
   12d20:	4152      	adcs	r2, r2
   12d22:	0943      	lsrs	r3, r0, #5
   12d24:	428b      	cmp	r3, r1
   12d26:	d301      	bcc.n	12d2c <__divsi3+0x16c>
   12d28:	014b      	lsls	r3, r1, #5
   12d2a:	1ac0      	subs	r0, r0, r3
   12d2c:	4152      	adcs	r2, r2
   12d2e:	0903      	lsrs	r3, r0, #4
   12d30:	428b      	cmp	r3, r1
   12d32:	d301      	bcc.n	12d38 <__divsi3+0x178>
   12d34:	010b      	lsls	r3, r1, #4
   12d36:	1ac0      	subs	r0, r0, r3
   12d38:	4152      	adcs	r2, r2
   12d3a:	08c3      	lsrs	r3, r0, #3
   12d3c:	428b      	cmp	r3, r1
   12d3e:	d301      	bcc.n	12d44 <__divsi3+0x184>
   12d40:	00cb      	lsls	r3, r1, #3
   12d42:	1ac0      	subs	r0, r0, r3
   12d44:	4152      	adcs	r2, r2
   12d46:	0883      	lsrs	r3, r0, #2
   12d48:	428b      	cmp	r3, r1
   12d4a:	d301      	bcc.n	12d50 <__divsi3+0x190>
   12d4c:	008b      	lsls	r3, r1, #2
   12d4e:	1ac0      	subs	r0, r0, r3
   12d50:	4152      	adcs	r2, r2
   12d52:	d2d9      	bcs.n	12d08 <__divsi3+0x148>
   12d54:	0843      	lsrs	r3, r0, #1
   12d56:	428b      	cmp	r3, r1
   12d58:	d301      	bcc.n	12d5e <__divsi3+0x19e>
   12d5a:	004b      	lsls	r3, r1, #1
   12d5c:	1ac0      	subs	r0, r0, r3
   12d5e:	4152      	adcs	r2, r2
   12d60:	1a41      	subs	r1, r0, r1
   12d62:	d200      	bcs.n	12d66 <__divsi3+0x1a6>
   12d64:	4601      	mov	r1, r0
   12d66:	4663      	mov	r3, ip
   12d68:	4152      	adcs	r2, r2
   12d6a:	105b      	asrs	r3, r3, #1
   12d6c:	4610      	mov	r0, r2
   12d6e:	d301      	bcc.n	12d74 <__divsi3+0x1b4>
   12d70:	4240      	negs	r0, r0
   12d72:	2b00      	cmp	r3, #0
   12d74:	d500      	bpl.n	12d78 <__divsi3+0x1b8>
   12d76:	4249      	negs	r1, r1
   12d78:	4770      	bx	lr
   12d7a:	4663      	mov	r3, ip
   12d7c:	105b      	asrs	r3, r3, #1
   12d7e:	d300      	bcc.n	12d82 <__divsi3+0x1c2>
   12d80:	4240      	negs	r0, r0
   12d82:	b501      	push	{r0, lr}
   12d84:	2000      	movs	r0, #0
   12d86:	f000 f805 	bl	12d94 <__aeabi_idiv0>
   12d8a:	bd02      	pop	{r1, pc}

00012d8c <__aeabi_idivmod>:
   12d8c:	2900      	cmp	r1, #0
   12d8e:	d0f8      	beq.n	12d82 <__divsi3+0x1c2>
   12d90:	e716      	b.n	12bc0 <__divsi3>
   12d92:	4770      	bx	lr

00012d94 <__aeabi_idiv0>:
   12d94:	4770      	bx	lr
   12d96:	46c0      	nop			; (mov r8, r8)

00012d98 <__aeabi_cfrcmple>:
   12d98:	4684      	mov	ip, r0
   12d9a:	1c08      	adds	r0, r1, #0
   12d9c:	4661      	mov	r1, ip
   12d9e:	e7ff      	b.n	12da0 <__aeabi_cfcmpeq>

00012da0 <__aeabi_cfcmpeq>:
   12da0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   12da2:	f000 fcb5 	bl	13710 <__lesf2>
   12da6:	2800      	cmp	r0, #0
   12da8:	d401      	bmi.n	12dae <__aeabi_cfcmpeq+0xe>
   12daa:	2100      	movs	r1, #0
   12dac:	42c8      	cmn	r0, r1
   12dae:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00012db0 <__aeabi_fcmpeq>:
   12db0:	b510      	push	{r4, lr}
   12db2:	f000 fc47 	bl	13644 <__eqsf2>
   12db6:	4240      	negs	r0, r0
   12db8:	3001      	adds	r0, #1
   12dba:	bd10      	pop	{r4, pc}

00012dbc <__aeabi_fcmplt>:
   12dbc:	b510      	push	{r4, lr}
   12dbe:	f000 fca7 	bl	13710 <__lesf2>
   12dc2:	2800      	cmp	r0, #0
   12dc4:	db01      	blt.n	12dca <__aeabi_fcmplt+0xe>
   12dc6:	2000      	movs	r0, #0
   12dc8:	bd10      	pop	{r4, pc}
   12dca:	2001      	movs	r0, #1
   12dcc:	bd10      	pop	{r4, pc}
   12dce:	46c0      	nop			; (mov r8, r8)

00012dd0 <__aeabi_fcmple>:
   12dd0:	b510      	push	{r4, lr}
   12dd2:	f000 fc9d 	bl	13710 <__lesf2>
   12dd6:	2800      	cmp	r0, #0
   12dd8:	dd01      	ble.n	12dde <__aeabi_fcmple+0xe>
   12dda:	2000      	movs	r0, #0
   12ddc:	bd10      	pop	{r4, pc}
   12dde:	2001      	movs	r0, #1
   12de0:	bd10      	pop	{r4, pc}
   12de2:	46c0      	nop			; (mov r8, r8)

00012de4 <__aeabi_fcmpgt>:
   12de4:	b510      	push	{r4, lr}
   12de6:	f000 fc53 	bl	13690 <__gesf2>
   12dea:	2800      	cmp	r0, #0
   12dec:	dc01      	bgt.n	12df2 <__aeabi_fcmpgt+0xe>
   12dee:	2000      	movs	r0, #0
   12df0:	bd10      	pop	{r4, pc}
   12df2:	2001      	movs	r0, #1
   12df4:	bd10      	pop	{r4, pc}
   12df6:	46c0      	nop			; (mov r8, r8)

00012df8 <__aeabi_fcmpge>:
   12df8:	b510      	push	{r4, lr}
   12dfa:	f000 fc49 	bl	13690 <__gesf2>
   12dfe:	2800      	cmp	r0, #0
   12e00:	da01      	bge.n	12e06 <__aeabi_fcmpge+0xe>
   12e02:	2000      	movs	r0, #0
   12e04:	bd10      	pop	{r4, pc}
   12e06:	2001      	movs	r0, #1
   12e08:	bd10      	pop	{r4, pc}
   12e0a:	46c0      	nop			; (mov r8, r8)

00012e0c <__aeabi_uldivmod>:
   12e0c:	2b00      	cmp	r3, #0
   12e0e:	d111      	bne.n	12e34 <__aeabi_uldivmod+0x28>
   12e10:	2a00      	cmp	r2, #0
   12e12:	d10f      	bne.n	12e34 <__aeabi_uldivmod+0x28>
   12e14:	2900      	cmp	r1, #0
   12e16:	d100      	bne.n	12e1a <__aeabi_uldivmod+0xe>
   12e18:	2800      	cmp	r0, #0
   12e1a:	d002      	beq.n	12e22 <__aeabi_uldivmod+0x16>
   12e1c:	2100      	movs	r1, #0
   12e1e:	43c9      	mvns	r1, r1
   12e20:	1c08      	adds	r0, r1, #0
   12e22:	b407      	push	{r0, r1, r2}
   12e24:	4802      	ldr	r0, [pc, #8]	; (12e30 <__aeabi_uldivmod+0x24>)
   12e26:	a102      	add	r1, pc, #8	; (adr r1, 12e30 <__aeabi_uldivmod+0x24>)
   12e28:	1840      	adds	r0, r0, r1
   12e2a:	9002      	str	r0, [sp, #8]
   12e2c:	bd03      	pop	{r0, r1, pc}
   12e2e:	46c0      	nop			; (mov r8, r8)
   12e30:	ffffff65 	.word	0xffffff65
   12e34:	b403      	push	{r0, r1}
   12e36:	4668      	mov	r0, sp
   12e38:	b501      	push	{r0, lr}
   12e3a:	9802      	ldr	r0, [sp, #8]
   12e3c:	f000 f868 	bl	12f10 <__udivmoddi4>
   12e40:	9b01      	ldr	r3, [sp, #4]
   12e42:	469e      	mov	lr, r3
   12e44:	b002      	add	sp, #8
   12e46:	bc0c      	pop	{r2, r3}
   12e48:	4770      	bx	lr
   12e4a:	46c0      	nop			; (mov r8, r8)

00012e4c <__aeabi_lmul>:
   12e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
   12e4e:	46ce      	mov	lr, r9
   12e50:	4647      	mov	r7, r8
   12e52:	0415      	lsls	r5, r2, #16
   12e54:	0c2d      	lsrs	r5, r5, #16
   12e56:	002e      	movs	r6, r5
   12e58:	b580      	push	{r7, lr}
   12e5a:	0407      	lsls	r7, r0, #16
   12e5c:	0c14      	lsrs	r4, r2, #16
   12e5e:	0c3f      	lsrs	r7, r7, #16
   12e60:	4699      	mov	r9, r3
   12e62:	0c03      	lsrs	r3, r0, #16
   12e64:	437e      	muls	r6, r7
   12e66:	435d      	muls	r5, r3
   12e68:	4367      	muls	r7, r4
   12e6a:	4363      	muls	r3, r4
   12e6c:	197f      	adds	r7, r7, r5
   12e6e:	0c34      	lsrs	r4, r6, #16
   12e70:	19e4      	adds	r4, r4, r7
   12e72:	469c      	mov	ip, r3
   12e74:	42a5      	cmp	r5, r4
   12e76:	d903      	bls.n	12e80 <__aeabi_lmul+0x34>
   12e78:	2380      	movs	r3, #128	; 0x80
   12e7a:	025b      	lsls	r3, r3, #9
   12e7c:	4698      	mov	r8, r3
   12e7e:	44c4      	add	ip, r8
   12e80:	464b      	mov	r3, r9
   12e82:	4351      	muls	r1, r2
   12e84:	4343      	muls	r3, r0
   12e86:	0436      	lsls	r6, r6, #16
   12e88:	0c36      	lsrs	r6, r6, #16
   12e8a:	0c25      	lsrs	r5, r4, #16
   12e8c:	0424      	lsls	r4, r4, #16
   12e8e:	4465      	add	r5, ip
   12e90:	19a4      	adds	r4, r4, r6
   12e92:	1859      	adds	r1, r3, r1
   12e94:	1949      	adds	r1, r1, r5
   12e96:	0020      	movs	r0, r4
   12e98:	bc0c      	pop	{r2, r3}
   12e9a:	4690      	mov	r8, r2
   12e9c:	4699      	mov	r9, r3
   12e9e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00012ea0 <__aeabi_f2uiz>:
   12ea0:	219e      	movs	r1, #158	; 0x9e
   12ea2:	b510      	push	{r4, lr}
   12ea4:	05c9      	lsls	r1, r1, #23
   12ea6:	1c04      	adds	r4, r0, #0
   12ea8:	f7ff ffa6 	bl	12df8 <__aeabi_fcmpge>
   12eac:	2800      	cmp	r0, #0
   12eae:	d103      	bne.n	12eb8 <__aeabi_f2uiz+0x18>
   12eb0:	1c20      	adds	r0, r4, #0
   12eb2:	f000 ff2b 	bl	13d0c <__aeabi_f2iz>
   12eb6:	bd10      	pop	{r4, pc}
   12eb8:	219e      	movs	r1, #158	; 0x9e
   12eba:	1c20      	adds	r0, r4, #0
   12ebc:	05c9      	lsls	r1, r1, #23
   12ebe:	f000 fd89 	bl	139d4 <__aeabi_fsub>
   12ec2:	f000 ff23 	bl	13d0c <__aeabi_f2iz>
   12ec6:	2380      	movs	r3, #128	; 0x80
   12ec8:	061b      	lsls	r3, r3, #24
   12eca:	469c      	mov	ip, r3
   12ecc:	4460      	add	r0, ip
   12ece:	e7f2      	b.n	12eb6 <__aeabi_f2uiz+0x16>

00012ed0 <__aeabi_f2ulz>:
   12ed0:	b570      	push	{r4, r5, r6, lr}
   12ed2:	f002 fc17 	bl	15704 <__aeabi_f2d>
   12ed6:	2200      	movs	r2, #0
   12ed8:	4b0b      	ldr	r3, [pc, #44]	; (12f08 <__aeabi_f2ulz+0x38>)
   12eda:	000d      	movs	r5, r1
   12edc:	0004      	movs	r4, r0
   12ede:	f001 fe0f 	bl	14b00 <__aeabi_dmul>
   12ee2:	f002 fd15 	bl	15910 <__aeabi_d2uiz>
   12ee6:	0006      	movs	r6, r0
   12ee8:	f002 fbd4 	bl	15694 <__aeabi_ui2d>
   12eec:	2200      	movs	r2, #0
   12eee:	4b07      	ldr	r3, [pc, #28]	; (12f0c <__aeabi_f2ulz+0x3c>)
   12ef0:	f001 fe06 	bl	14b00 <__aeabi_dmul>
   12ef4:	0002      	movs	r2, r0
   12ef6:	000b      	movs	r3, r1
   12ef8:	0020      	movs	r0, r4
   12efa:	0029      	movs	r1, r5
   12efc:	f002 f880 	bl	15000 <__aeabi_dsub>
   12f00:	f002 fd06 	bl	15910 <__aeabi_d2uiz>
   12f04:	0031      	movs	r1, r6
   12f06:	bd70      	pop	{r4, r5, r6, pc}
   12f08:	3df00000 	.word	0x3df00000
   12f0c:	41f00000 	.word	0x41f00000

00012f10 <__udivmoddi4>:
   12f10:	b5f0      	push	{r4, r5, r6, r7, lr}
   12f12:	4657      	mov	r7, sl
   12f14:	464e      	mov	r6, r9
   12f16:	4645      	mov	r5, r8
   12f18:	46de      	mov	lr, fp
   12f1a:	b5e0      	push	{r5, r6, r7, lr}
   12f1c:	0004      	movs	r4, r0
   12f1e:	b083      	sub	sp, #12
   12f20:	000d      	movs	r5, r1
   12f22:	4692      	mov	sl, r2
   12f24:	4699      	mov	r9, r3
   12f26:	428b      	cmp	r3, r1
   12f28:	d82f      	bhi.n	12f8a <__udivmoddi4+0x7a>
   12f2a:	d02c      	beq.n	12f86 <__udivmoddi4+0x76>
   12f2c:	4649      	mov	r1, r9
   12f2e:	4650      	mov	r0, sl
   12f30:	f002 fce2 	bl	158f8 <__clzdi2>
   12f34:	0029      	movs	r1, r5
   12f36:	0006      	movs	r6, r0
   12f38:	0020      	movs	r0, r4
   12f3a:	f002 fcdd 	bl	158f8 <__clzdi2>
   12f3e:	1a33      	subs	r3, r6, r0
   12f40:	4698      	mov	r8, r3
   12f42:	3b20      	subs	r3, #32
   12f44:	469b      	mov	fp, r3
   12f46:	d500      	bpl.n	12f4a <__udivmoddi4+0x3a>
   12f48:	e074      	b.n	13034 <__udivmoddi4+0x124>
   12f4a:	4653      	mov	r3, sl
   12f4c:	465a      	mov	r2, fp
   12f4e:	4093      	lsls	r3, r2
   12f50:	001f      	movs	r7, r3
   12f52:	4653      	mov	r3, sl
   12f54:	4642      	mov	r2, r8
   12f56:	4093      	lsls	r3, r2
   12f58:	001e      	movs	r6, r3
   12f5a:	42af      	cmp	r7, r5
   12f5c:	d829      	bhi.n	12fb2 <__udivmoddi4+0xa2>
   12f5e:	d026      	beq.n	12fae <__udivmoddi4+0x9e>
   12f60:	465b      	mov	r3, fp
   12f62:	1ba4      	subs	r4, r4, r6
   12f64:	41bd      	sbcs	r5, r7
   12f66:	2b00      	cmp	r3, #0
   12f68:	da00      	bge.n	12f6c <__udivmoddi4+0x5c>
   12f6a:	e079      	b.n	13060 <__udivmoddi4+0x150>
   12f6c:	2200      	movs	r2, #0
   12f6e:	2300      	movs	r3, #0
   12f70:	9200      	str	r2, [sp, #0]
   12f72:	9301      	str	r3, [sp, #4]
   12f74:	2301      	movs	r3, #1
   12f76:	465a      	mov	r2, fp
   12f78:	4093      	lsls	r3, r2
   12f7a:	9301      	str	r3, [sp, #4]
   12f7c:	2301      	movs	r3, #1
   12f7e:	4642      	mov	r2, r8
   12f80:	4093      	lsls	r3, r2
   12f82:	9300      	str	r3, [sp, #0]
   12f84:	e019      	b.n	12fba <__udivmoddi4+0xaa>
   12f86:	4282      	cmp	r2, r0
   12f88:	d9d0      	bls.n	12f2c <__udivmoddi4+0x1c>
   12f8a:	2200      	movs	r2, #0
   12f8c:	2300      	movs	r3, #0
   12f8e:	9200      	str	r2, [sp, #0]
   12f90:	9301      	str	r3, [sp, #4]
   12f92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   12f94:	2b00      	cmp	r3, #0
   12f96:	d001      	beq.n	12f9c <__udivmoddi4+0x8c>
   12f98:	601c      	str	r4, [r3, #0]
   12f9a:	605d      	str	r5, [r3, #4]
   12f9c:	9800      	ldr	r0, [sp, #0]
   12f9e:	9901      	ldr	r1, [sp, #4]
   12fa0:	b003      	add	sp, #12
   12fa2:	bc3c      	pop	{r2, r3, r4, r5}
   12fa4:	4690      	mov	r8, r2
   12fa6:	4699      	mov	r9, r3
   12fa8:	46a2      	mov	sl, r4
   12faa:	46ab      	mov	fp, r5
   12fac:	bdf0      	pop	{r4, r5, r6, r7, pc}
   12fae:	42a3      	cmp	r3, r4
   12fb0:	d9d6      	bls.n	12f60 <__udivmoddi4+0x50>
   12fb2:	2200      	movs	r2, #0
   12fb4:	2300      	movs	r3, #0
   12fb6:	9200      	str	r2, [sp, #0]
   12fb8:	9301      	str	r3, [sp, #4]
   12fba:	4643      	mov	r3, r8
   12fbc:	2b00      	cmp	r3, #0
   12fbe:	d0e8      	beq.n	12f92 <__udivmoddi4+0x82>
   12fc0:	07fb      	lsls	r3, r7, #31
   12fc2:	0872      	lsrs	r2, r6, #1
   12fc4:	431a      	orrs	r2, r3
   12fc6:	4646      	mov	r6, r8
   12fc8:	087b      	lsrs	r3, r7, #1
   12fca:	e00e      	b.n	12fea <__udivmoddi4+0xda>
   12fcc:	42ab      	cmp	r3, r5
   12fce:	d101      	bne.n	12fd4 <__udivmoddi4+0xc4>
   12fd0:	42a2      	cmp	r2, r4
   12fd2:	d80c      	bhi.n	12fee <__udivmoddi4+0xde>
   12fd4:	1aa4      	subs	r4, r4, r2
   12fd6:	419d      	sbcs	r5, r3
   12fd8:	2001      	movs	r0, #1
   12fda:	1924      	adds	r4, r4, r4
   12fdc:	416d      	adcs	r5, r5
   12fde:	2100      	movs	r1, #0
   12fe0:	3e01      	subs	r6, #1
   12fe2:	1824      	adds	r4, r4, r0
   12fe4:	414d      	adcs	r5, r1
   12fe6:	2e00      	cmp	r6, #0
   12fe8:	d006      	beq.n	12ff8 <__udivmoddi4+0xe8>
   12fea:	42ab      	cmp	r3, r5
   12fec:	d9ee      	bls.n	12fcc <__udivmoddi4+0xbc>
   12fee:	3e01      	subs	r6, #1
   12ff0:	1924      	adds	r4, r4, r4
   12ff2:	416d      	adcs	r5, r5
   12ff4:	2e00      	cmp	r6, #0
   12ff6:	d1f8      	bne.n	12fea <__udivmoddi4+0xda>
   12ff8:	465b      	mov	r3, fp
   12ffa:	9800      	ldr	r0, [sp, #0]
   12ffc:	9901      	ldr	r1, [sp, #4]
   12ffe:	1900      	adds	r0, r0, r4
   13000:	4169      	adcs	r1, r5
   13002:	2b00      	cmp	r3, #0
   13004:	db22      	blt.n	1304c <__udivmoddi4+0x13c>
   13006:	002b      	movs	r3, r5
   13008:	465a      	mov	r2, fp
   1300a:	40d3      	lsrs	r3, r2
   1300c:	002a      	movs	r2, r5
   1300e:	4644      	mov	r4, r8
   13010:	40e2      	lsrs	r2, r4
   13012:	001c      	movs	r4, r3
   13014:	465b      	mov	r3, fp
   13016:	0015      	movs	r5, r2
   13018:	2b00      	cmp	r3, #0
   1301a:	db2c      	blt.n	13076 <__udivmoddi4+0x166>
   1301c:	0026      	movs	r6, r4
   1301e:	409e      	lsls	r6, r3
   13020:	0033      	movs	r3, r6
   13022:	0026      	movs	r6, r4
   13024:	4647      	mov	r7, r8
   13026:	40be      	lsls	r6, r7
   13028:	0032      	movs	r2, r6
   1302a:	1a80      	subs	r0, r0, r2
   1302c:	4199      	sbcs	r1, r3
   1302e:	9000      	str	r0, [sp, #0]
   13030:	9101      	str	r1, [sp, #4]
   13032:	e7ae      	b.n	12f92 <__udivmoddi4+0x82>
   13034:	4642      	mov	r2, r8
   13036:	2320      	movs	r3, #32
   13038:	1a9b      	subs	r3, r3, r2
   1303a:	4652      	mov	r2, sl
   1303c:	40da      	lsrs	r2, r3
   1303e:	4641      	mov	r1, r8
   13040:	0013      	movs	r3, r2
   13042:	464a      	mov	r2, r9
   13044:	408a      	lsls	r2, r1
   13046:	0017      	movs	r7, r2
   13048:	431f      	orrs	r7, r3
   1304a:	e782      	b.n	12f52 <__udivmoddi4+0x42>
   1304c:	4642      	mov	r2, r8
   1304e:	2320      	movs	r3, #32
   13050:	1a9b      	subs	r3, r3, r2
   13052:	002a      	movs	r2, r5
   13054:	4646      	mov	r6, r8
   13056:	409a      	lsls	r2, r3
   13058:	0023      	movs	r3, r4
   1305a:	40f3      	lsrs	r3, r6
   1305c:	4313      	orrs	r3, r2
   1305e:	e7d5      	b.n	1300c <__udivmoddi4+0xfc>
   13060:	4642      	mov	r2, r8
   13062:	2320      	movs	r3, #32
   13064:	2100      	movs	r1, #0
   13066:	1a9b      	subs	r3, r3, r2
   13068:	2200      	movs	r2, #0
   1306a:	9100      	str	r1, [sp, #0]
   1306c:	9201      	str	r2, [sp, #4]
   1306e:	2201      	movs	r2, #1
   13070:	40da      	lsrs	r2, r3
   13072:	9201      	str	r2, [sp, #4]
   13074:	e782      	b.n	12f7c <__udivmoddi4+0x6c>
   13076:	4642      	mov	r2, r8
   13078:	2320      	movs	r3, #32
   1307a:	0026      	movs	r6, r4
   1307c:	1a9b      	subs	r3, r3, r2
   1307e:	40de      	lsrs	r6, r3
   13080:	002f      	movs	r7, r5
   13082:	46b4      	mov	ip, r6
   13084:	4097      	lsls	r7, r2
   13086:	4666      	mov	r6, ip
   13088:	003b      	movs	r3, r7
   1308a:	4333      	orrs	r3, r6
   1308c:	e7c9      	b.n	13022 <__udivmoddi4+0x112>
   1308e:	46c0      	nop			; (mov r8, r8)

00013090 <__aeabi_fadd>:
   13090:	b5f0      	push	{r4, r5, r6, r7, lr}
   13092:	46c6      	mov	lr, r8
   13094:	024e      	lsls	r6, r1, #9
   13096:	0247      	lsls	r7, r0, #9
   13098:	0a76      	lsrs	r6, r6, #9
   1309a:	0a7b      	lsrs	r3, r7, #9
   1309c:	0044      	lsls	r4, r0, #1
   1309e:	0fc5      	lsrs	r5, r0, #31
   130a0:	00f7      	lsls	r7, r6, #3
   130a2:	0048      	lsls	r0, r1, #1
   130a4:	4698      	mov	r8, r3
   130a6:	b500      	push	{lr}
   130a8:	0e24      	lsrs	r4, r4, #24
   130aa:	002a      	movs	r2, r5
   130ac:	00db      	lsls	r3, r3, #3
   130ae:	0e00      	lsrs	r0, r0, #24
   130b0:	0fc9      	lsrs	r1, r1, #31
   130b2:	46bc      	mov	ip, r7
   130b4:	428d      	cmp	r5, r1
   130b6:	d067      	beq.n	13188 <__aeabi_fadd+0xf8>
   130b8:	1a22      	subs	r2, r4, r0
   130ba:	2a00      	cmp	r2, #0
   130bc:	dc00      	bgt.n	130c0 <__aeabi_fadd+0x30>
   130be:	e0a5      	b.n	1320c <__aeabi_fadd+0x17c>
   130c0:	2800      	cmp	r0, #0
   130c2:	d13a      	bne.n	1313a <__aeabi_fadd+0xaa>
   130c4:	2f00      	cmp	r7, #0
   130c6:	d100      	bne.n	130ca <__aeabi_fadd+0x3a>
   130c8:	e093      	b.n	131f2 <__aeabi_fadd+0x162>
   130ca:	1e51      	subs	r1, r2, #1
   130cc:	2900      	cmp	r1, #0
   130ce:	d000      	beq.n	130d2 <__aeabi_fadd+0x42>
   130d0:	e0bc      	b.n	1324c <__aeabi_fadd+0x1bc>
   130d2:	2401      	movs	r4, #1
   130d4:	1bdb      	subs	r3, r3, r7
   130d6:	015a      	lsls	r2, r3, #5
   130d8:	d546      	bpl.n	13168 <__aeabi_fadd+0xd8>
   130da:	019b      	lsls	r3, r3, #6
   130dc:	099e      	lsrs	r6, r3, #6
   130de:	0030      	movs	r0, r6
   130e0:	f002 fbec 	bl	158bc <__clzsi2>
   130e4:	3805      	subs	r0, #5
   130e6:	4086      	lsls	r6, r0
   130e8:	4284      	cmp	r4, r0
   130ea:	dd00      	ble.n	130ee <__aeabi_fadd+0x5e>
   130ec:	e09d      	b.n	1322a <__aeabi_fadd+0x19a>
   130ee:	1b04      	subs	r4, r0, r4
   130f0:	0032      	movs	r2, r6
   130f2:	2020      	movs	r0, #32
   130f4:	3401      	adds	r4, #1
   130f6:	40e2      	lsrs	r2, r4
   130f8:	1b04      	subs	r4, r0, r4
   130fa:	40a6      	lsls	r6, r4
   130fc:	0033      	movs	r3, r6
   130fe:	1e5e      	subs	r6, r3, #1
   13100:	41b3      	sbcs	r3, r6
   13102:	2400      	movs	r4, #0
   13104:	4313      	orrs	r3, r2
   13106:	075a      	lsls	r2, r3, #29
   13108:	d004      	beq.n	13114 <__aeabi_fadd+0x84>
   1310a:	220f      	movs	r2, #15
   1310c:	401a      	ands	r2, r3
   1310e:	2a04      	cmp	r2, #4
   13110:	d000      	beq.n	13114 <__aeabi_fadd+0x84>
   13112:	3304      	adds	r3, #4
   13114:	015a      	lsls	r2, r3, #5
   13116:	d529      	bpl.n	1316c <__aeabi_fadd+0xdc>
   13118:	3401      	adds	r4, #1
   1311a:	2cff      	cmp	r4, #255	; 0xff
   1311c:	d100      	bne.n	13120 <__aeabi_fadd+0x90>
   1311e:	e081      	b.n	13224 <__aeabi_fadd+0x194>
   13120:	002a      	movs	r2, r5
   13122:	019b      	lsls	r3, r3, #6
   13124:	0a5b      	lsrs	r3, r3, #9
   13126:	b2e4      	uxtb	r4, r4
   13128:	025b      	lsls	r3, r3, #9
   1312a:	05e4      	lsls	r4, r4, #23
   1312c:	0a58      	lsrs	r0, r3, #9
   1312e:	07d2      	lsls	r2, r2, #31
   13130:	4320      	orrs	r0, r4
   13132:	4310      	orrs	r0, r2
   13134:	bc04      	pop	{r2}
   13136:	4690      	mov	r8, r2
   13138:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1313a:	2cff      	cmp	r4, #255	; 0xff
   1313c:	d0e3      	beq.n	13106 <__aeabi_fadd+0x76>
   1313e:	2180      	movs	r1, #128	; 0x80
   13140:	0038      	movs	r0, r7
   13142:	04c9      	lsls	r1, r1, #19
   13144:	4308      	orrs	r0, r1
   13146:	4684      	mov	ip, r0
   13148:	2a1b      	cmp	r2, #27
   1314a:	dd00      	ble.n	1314e <__aeabi_fadd+0xbe>
   1314c:	e082      	b.n	13254 <__aeabi_fadd+0x1c4>
   1314e:	2020      	movs	r0, #32
   13150:	4661      	mov	r1, ip
   13152:	40d1      	lsrs	r1, r2
   13154:	1a82      	subs	r2, r0, r2
   13156:	4660      	mov	r0, ip
   13158:	4090      	lsls	r0, r2
   1315a:	0002      	movs	r2, r0
   1315c:	1e50      	subs	r0, r2, #1
   1315e:	4182      	sbcs	r2, r0
   13160:	430a      	orrs	r2, r1
   13162:	1a9b      	subs	r3, r3, r2
   13164:	015a      	lsls	r2, r3, #5
   13166:	d4b8      	bmi.n	130da <__aeabi_fadd+0x4a>
   13168:	075a      	lsls	r2, r3, #29
   1316a:	d1ce      	bne.n	1310a <__aeabi_fadd+0x7a>
   1316c:	08de      	lsrs	r6, r3, #3
   1316e:	002a      	movs	r2, r5
   13170:	2cff      	cmp	r4, #255	; 0xff
   13172:	d13a      	bne.n	131ea <__aeabi_fadd+0x15a>
   13174:	2e00      	cmp	r6, #0
   13176:	d100      	bne.n	1317a <__aeabi_fadd+0xea>
   13178:	e0ae      	b.n	132d8 <__aeabi_fadd+0x248>
   1317a:	2380      	movs	r3, #128	; 0x80
   1317c:	03db      	lsls	r3, r3, #15
   1317e:	4333      	orrs	r3, r6
   13180:	025b      	lsls	r3, r3, #9
   13182:	0a5b      	lsrs	r3, r3, #9
   13184:	24ff      	movs	r4, #255	; 0xff
   13186:	e7cf      	b.n	13128 <__aeabi_fadd+0x98>
   13188:	1a21      	subs	r1, r4, r0
   1318a:	2900      	cmp	r1, #0
   1318c:	dd52      	ble.n	13234 <__aeabi_fadd+0x1a4>
   1318e:	2800      	cmp	r0, #0
   13190:	d031      	beq.n	131f6 <__aeabi_fadd+0x166>
   13192:	2cff      	cmp	r4, #255	; 0xff
   13194:	d0b7      	beq.n	13106 <__aeabi_fadd+0x76>
   13196:	2080      	movs	r0, #128	; 0x80
   13198:	003e      	movs	r6, r7
   1319a:	04c0      	lsls	r0, r0, #19
   1319c:	4306      	orrs	r6, r0
   1319e:	46b4      	mov	ip, r6
   131a0:	291b      	cmp	r1, #27
   131a2:	dd00      	ble.n	131a6 <__aeabi_fadd+0x116>
   131a4:	e0aa      	b.n	132fc <__aeabi_fadd+0x26c>
   131a6:	2620      	movs	r6, #32
   131a8:	4660      	mov	r0, ip
   131aa:	40c8      	lsrs	r0, r1
   131ac:	1a71      	subs	r1, r6, r1
   131ae:	4666      	mov	r6, ip
   131b0:	408e      	lsls	r6, r1
   131b2:	0031      	movs	r1, r6
   131b4:	1e4e      	subs	r6, r1, #1
   131b6:	41b1      	sbcs	r1, r6
   131b8:	4301      	orrs	r1, r0
   131ba:	185b      	adds	r3, r3, r1
   131bc:	0159      	lsls	r1, r3, #5
   131be:	d5d3      	bpl.n	13168 <__aeabi_fadd+0xd8>
   131c0:	3401      	adds	r4, #1
   131c2:	2cff      	cmp	r4, #255	; 0xff
   131c4:	d100      	bne.n	131c8 <__aeabi_fadd+0x138>
   131c6:	e087      	b.n	132d8 <__aeabi_fadd+0x248>
   131c8:	2201      	movs	r2, #1
   131ca:	4978      	ldr	r1, [pc, #480]	; (133ac <__aeabi_fadd+0x31c>)
   131cc:	401a      	ands	r2, r3
   131ce:	085b      	lsrs	r3, r3, #1
   131d0:	400b      	ands	r3, r1
   131d2:	4313      	orrs	r3, r2
   131d4:	e797      	b.n	13106 <__aeabi_fadd+0x76>
   131d6:	2c00      	cmp	r4, #0
   131d8:	d000      	beq.n	131dc <__aeabi_fadd+0x14c>
   131da:	e0a7      	b.n	1332c <__aeabi_fadd+0x29c>
   131dc:	2b00      	cmp	r3, #0
   131de:	d000      	beq.n	131e2 <__aeabi_fadd+0x152>
   131e0:	e0b6      	b.n	13350 <__aeabi_fadd+0x2c0>
   131e2:	1e3b      	subs	r3, r7, #0
   131e4:	d162      	bne.n	132ac <__aeabi_fadd+0x21c>
   131e6:	2600      	movs	r6, #0
   131e8:	2200      	movs	r2, #0
   131ea:	0273      	lsls	r3, r6, #9
   131ec:	0a5b      	lsrs	r3, r3, #9
   131ee:	b2e4      	uxtb	r4, r4
   131f0:	e79a      	b.n	13128 <__aeabi_fadd+0x98>
   131f2:	0014      	movs	r4, r2
   131f4:	e787      	b.n	13106 <__aeabi_fadd+0x76>
   131f6:	2f00      	cmp	r7, #0
   131f8:	d04d      	beq.n	13296 <__aeabi_fadd+0x206>
   131fa:	1e48      	subs	r0, r1, #1
   131fc:	2800      	cmp	r0, #0
   131fe:	d157      	bne.n	132b0 <__aeabi_fadd+0x220>
   13200:	4463      	add	r3, ip
   13202:	2401      	movs	r4, #1
   13204:	015a      	lsls	r2, r3, #5
   13206:	d5af      	bpl.n	13168 <__aeabi_fadd+0xd8>
   13208:	2402      	movs	r4, #2
   1320a:	e7dd      	b.n	131c8 <__aeabi_fadd+0x138>
   1320c:	2a00      	cmp	r2, #0
   1320e:	d124      	bne.n	1325a <__aeabi_fadd+0x1ca>
   13210:	1c62      	adds	r2, r4, #1
   13212:	b2d2      	uxtb	r2, r2
   13214:	2a01      	cmp	r2, #1
   13216:	ddde      	ble.n	131d6 <__aeabi_fadd+0x146>
   13218:	1bde      	subs	r6, r3, r7
   1321a:	0172      	lsls	r2, r6, #5
   1321c:	d535      	bpl.n	1328a <__aeabi_fadd+0x1fa>
   1321e:	1afe      	subs	r6, r7, r3
   13220:	000d      	movs	r5, r1
   13222:	e75c      	b.n	130de <__aeabi_fadd+0x4e>
   13224:	002a      	movs	r2, r5
   13226:	2300      	movs	r3, #0
   13228:	e77e      	b.n	13128 <__aeabi_fadd+0x98>
   1322a:	0033      	movs	r3, r6
   1322c:	4a60      	ldr	r2, [pc, #384]	; (133b0 <__aeabi_fadd+0x320>)
   1322e:	1a24      	subs	r4, r4, r0
   13230:	4013      	ands	r3, r2
   13232:	e768      	b.n	13106 <__aeabi_fadd+0x76>
   13234:	2900      	cmp	r1, #0
   13236:	d163      	bne.n	13300 <__aeabi_fadd+0x270>
   13238:	1c61      	adds	r1, r4, #1
   1323a:	b2c8      	uxtb	r0, r1
   1323c:	2801      	cmp	r0, #1
   1323e:	dd4e      	ble.n	132de <__aeabi_fadd+0x24e>
   13240:	29ff      	cmp	r1, #255	; 0xff
   13242:	d049      	beq.n	132d8 <__aeabi_fadd+0x248>
   13244:	4463      	add	r3, ip
   13246:	085b      	lsrs	r3, r3, #1
   13248:	000c      	movs	r4, r1
   1324a:	e75c      	b.n	13106 <__aeabi_fadd+0x76>
   1324c:	2aff      	cmp	r2, #255	; 0xff
   1324e:	d041      	beq.n	132d4 <__aeabi_fadd+0x244>
   13250:	000a      	movs	r2, r1
   13252:	e779      	b.n	13148 <__aeabi_fadd+0xb8>
   13254:	2201      	movs	r2, #1
   13256:	1a9b      	subs	r3, r3, r2
   13258:	e784      	b.n	13164 <__aeabi_fadd+0xd4>
   1325a:	2c00      	cmp	r4, #0
   1325c:	d01d      	beq.n	1329a <__aeabi_fadd+0x20a>
   1325e:	28ff      	cmp	r0, #255	; 0xff
   13260:	d022      	beq.n	132a8 <__aeabi_fadd+0x218>
   13262:	2480      	movs	r4, #128	; 0x80
   13264:	04e4      	lsls	r4, r4, #19
   13266:	4252      	negs	r2, r2
   13268:	4323      	orrs	r3, r4
   1326a:	2a1b      	cmp	r2, #27
   1326c:	dd00      	ble.n	13270 <__aeabi_fadd+0x1e0>
   1326e:	e08a      	b.n	13386 <__aeabi_fadd+0x2f6>
   13270:	001c      	movs	r4, r3
   13272:	2520      	movs	r5, #32
   13274:	40d4      	lsrs	r4, r2
   13276:	1aaa      	subs	r2, r5, r2
   13278:	4093      	lsls	r3, r2
   1327a:	1e5a      	subs	r2, r3, #1
   1327c:	4193      	sbcs	r3, r2
   1327e:	4323      	orrs	r3, r4
   13280:	4662      	mov	r2, ip
   13282:	0004      	movs	r4, r0
   13284:	1ad3      	subs	r3, r2, r3
   13286:	000d      	movs	r5, r1
   13288:	e725      	b.n	130d6 <__aeabi_fadd+0x46>
   1328a:	2e00      	cmp	r6, #0
   1328c:	d000      	beq.n	13290 <__aeabi_fadd+0x200>
   1328e:	e726      	b.n	130de <__aeabi_fadd+0x4e>
   13290:	2200      	movs	r2, #0
   13292:	2400      	movs	r4, #0
   13294:	e7a9      	b.n	131ea <__aeabi_fadd+0x15a>
   13296:	000c      	movs	r4, r1
   13298:	e735      	b.n	13106 <__aeabi_fadd+0x76>
   1329a:	2b00      	cmp	r3, #0
   1329c:	d04d      	beq.n	1333a <__aeabi_fadd+0x2aa>
   1329e:	43d2      	mvns	r2, r2
   132a0:	2a00      	cmp	r2, #0
   132a2:	d0ed      	beq.n	13280 <__aeabi_fadd+0x1f0>
   132a4:	28ff      	cmp	r0, #255	; 0xff
   132a6:	d1e0      	bne.n	1326a <__aeabi_fadd+0x1da>
   132a8:	4663      	mov	r3, ip
   132aa:	24ff      	movs	r4, #255	; 0xff
   132ac:	000d      	movs	r5, r1
   132ae:	e72a      	b.n	13106 <__aeabi_fadd+0x76>
   132b0:	29ff      	cmp	r1, #255	; 0xff
   132b2:	d00f      	beq.n	132d4 <__aeabi_fadd+0x244>
   132b4:	0001      	movs	r1, r0
   132b6:	e773      	b.n	131a0 <__aeabi_fadd+0x110>
   132b8:	2b00      	cmp	r3, #0
   132ba:	d061      	beq.n	13380 <__aeabi_fadd+0x2f0>
   132bc:	24ff      	movs	r4, #255	; 0xff
   132be:	2f00      	cmp	r7, #0
   132c0:	d100      	bne.n	132c4 <__aeabi_fadd+0x234>
   132c2:	e720      	b.n	13106 <__aeabi_fadd+0x76>
   132c4:	2280      	movs	r2, #128	; 0x80
   132c6:	4641      	mov	r1, r8
   132c8:	03d2      	lsls	r2, r2, #15
   132ca:	4211      	tst	r1, r2
   132cc:	d002      	beq.n	132d4 <__aeabi_fadd+0x244>
   132ce:	4216      	tst	r6, r2
   132d0:	d100      	bne.n	132d4 <__aeabi_fadd+0x244>
   132d2:	003b      	movs	r3, r7
   132d4:	24ff      	movs	r4, #255	; 0xff
   132d6:	e716      	b.n	13106 <__aeabi_fadd+0x76>
   132d8:	24ff      	movs	r4, #255	; 0xff
   132da:	2300      	movs	r3, #0
   132dc:	e724      	b.n	13128 <__aeabi_fadd+0x98>
   132de:	2c00      	cmp	r4, #0
   132e0:	d1ea      	bne.n	132b8 <__aeabi_fadd+0x228>
   132e2:	2b00      	cmp	r3, #0
   132e4:	d058      	beq.n	13398 <__aeabi_fadd+0x308>
   132e6:	2f00      	cmp	r7, #0
   132e8:	d100      	bne.n	132ec <__aeabi_fadd+0x25c>
   132ea:	e70c      	b.n	13106 <__aeabi_fadd+0x76>
   132ec:	4463      	add	r3, ip
   132ee:	015a      	lsls	r2, r3, #5
   132f0:	d400      	bmi.n	132f4 <__aeabi_fadd+0x264>
   132f2:	e739      	b.n	13168 <__aeabi_fadd+0xd8>
   132f4:	4a2e      	ldr	r2, [pc, #184]	; (133b0 <__aeabi_fadd+0x320>)
   132f6:	000c      	movs	r4, r1
   132f8:	4013      	ands	r3, r2
   132fa:	e704      	b.n	13106 <__aeabi_fadd+0x76>
   132fc:	2101      	movs	r1, #1
   132fe:	e75c      	b.n	131ba <__aeabi_fadd+0x12a>
   13300:	2c00      	cmp	r4, #0
   13302:	d11e      	bne.n	13342 <__aeabi_fadd+0x2b2>
   13304:	2b00      	cmp	r3, #0
   13306:	d040      	beq.n	1338a <__aeabi_fadd+0x2fa>
   13308:	43c9      	mvns	r1, r1
   1330a:	2900      	cmp	r1, #0
   1330c:	d00b      	beq.n	13326 <__aeabi_fadd+0x296>
   1330e:	28ff      	cmp	r0, #255	; 0xff
   13310:	d036      	beq.n	13380 <__aeabi_fadd+0x2f0>
   13312:	291b      	cmp	r1, #27
   13314:	dc47      	bgt.n	133a6 <__aeabi_fadd+0x316>
   13316:	001c      	movs	r4, r3
   13318:	2620      	movs	r6, #32
   1331a:	40cc      	lsrs	r4, r1
   1331c:	1a71      	subs	r1, r6, r1
   1331e:	408b      	lsls	r3, r1
   13320:	1e59      	subs	r1, r3, #1
   13322:	418b      	sbcs	r3, r1
   13324:	4323      	orrs	r3, r4
   13326:	4463      	add	r3, ip
   13328:	0004      	movs	r4, r0
   1332a:	e747      	b.n	131bc <__aeabi_fadd+0x12c>
   1332c:	2b00      	cmp	r3, #0
   1332e:	d118      	bne.n	13362 <__aeabi_fadd+0x2d2>
   13330:	1e3b      	subs	r3, r7, #0
   13332:	d02d      	beq.n	13390 <__aeabi_fadd+0x300>
   13334:	000d      	movs	r5, r1
   13336:	24ff      	movs	r4, #255	; 0xff
   13338:	e6e5      	b.n	13106 <__aeabi_fadd+0x76>
   1333a:	003b      	movs	r3, r7
   1333c:	0004      	movs	r4, r0
   1333e:	000d      	movs	r5, r1
   13340:	e6e1      	b.n	13106 <__aeabi_fadd+0x76>
   13342:	28ff      	cmp	r0, #255	; 0xff
   13344:	d01c      	beq.n	13380 <__aeabi_fadd+0x2f0>
   13346:	2480      	movs	r4, #128	; 0x80
   13348:	04e4      	lsls	r4, r4, #19
   1334a:	4249      	negs	r1, r1
   1334c:	4323      	orrs	r3, r4
   1334e:	e7e0      	b.n	13312 <__aeabi_fadd+0x282>
   13350:	2f00      	cmp	r7, #0
   13352:	d100      	bne.n	13356 <__aeabi_fadd+0x2c6>
   13354:	e6d7      	b.n	13106 <__aeabi_fadd+0x76>
   13356:	1bde      	subs	r6, r3, r7
   13358:	0172      	lsls	r2, r6, #5
   1335a:	d51f      	bpl.n	1339c <__aeabi_fadd+0x30c>
   1335c:	1afb      	subs	r3, r7, r3
   1335e:	000d      	movs	r5, r1
   13360:	e6d1      	b.n	13106 <__aeabi_fadd+0x76>
   13362:	24ff      	movs	r4, #255	; 0xff
   13364:	2f00      	cmp	r7, #0
   13366:	d100      	bne.n	1336a <__aeabi_fadd+0x2da>
   13368:	e6cd      	b.n	13106 <__aeabi_fadd+0x76>
   1336a:	2280      	movs	r2, #128	; 0x80
   1336c:	4640      	mov	r0, r8
   1336e:	03d2      	lsls	r2, r2, #15
   13370:	4210      	tst	r0, r2
   13372:	d0af      	beq.n	132d4 <__aeabi_fadd+0x244>
   13374:	4216      	tst	r6, r2
   13376:	d1ad      	bne.n	132d4 <__aeabi_fadd+0x244>
   13378:	003b      	movs	r3, r7
   1337a:	000d      	movs	r5, r1
   1337c:	24ff      	movs	r4, #255	; 0xff
   1337e:	e6c2      	b.n	13106 <__aeabi_fadd+0x76>
   13380:	4663      	mov	r3, ip
   13382:	24ff      	movs	r4, #255	; 0xff
   13384:	e6bf      	b.n	13106 <__aeabi_fadd+0x76>
   13386:	2301      	movs	r3, #1
   13388:	e77a      	b.n	13280 <__aeabi_fadd+0x1f0>
   1338a:	003b      	movs	r3, r7
   1338c:	0004      	movs	r4, r0
   1338e:	e6ba      	b.n	13106 <__aeabi_fadd+0x76>
   13390:	2680      	movs	r6, #128	; 0x80
   13392:	2200      	movs	r2, #0
   13394:	03f6      	lsls	r6, r6, #15
   13396:	e6f0      	b.n	1317a <__aeabi_fadd+0xea>
   13398:	003b      	movs	r3, r7
   1339a:	e6b4      	b.n	13106 <__aeabi_fadd+0x76>
   1339c:	1e33      	subs	r3, r6, #0
   1339e:	d000      	beq.n	133a2 <__aeabi_fadd+0x312>
   133a0:	e6e2      	b.n	13168 <__aeabi_fadd+0xd8>
   133a2:	2200      	movs	r2, #0
   133a4:	e721      	b.n	131ea <__aeabi_fadd+0x15a>
   133a6:	2301      	movs	r3, #1
   133a8:	e7bd      	b.n	13326 <__aeabi_fadd+0x296>
   133aa:	46c0      	nop			; (mov r8, r8)
   133ac:	7dffffff 	.word	0x7dffffff
   133b0:	fbffffff 	.word	0xfbffffff

000133b4 <__aeabi_fdiv>:
   133b4:	b5f0      	push	{r4, r5, r6, r7, lr}
   133b6:	4657      	mov	r7, sl
   133b8:	464e      	mov	r6, r9
   133ba:	46de      	mov	lr, fp
   133bc:	4645      	mov	r5, r8
   133be:	b5e0      	push	{r5, r6, r7, lr}
   133c0:	0244      	lsls	r4, r0, #9
   133c2:	0043      	lsls	r3, r0, #1
   133c4:	0fc6      	lsrs	r6, r0, #31
   133c6:	b083      	sub	sp, #12
   133c8:	1c0f      	adds	r7, r1, #0
   133ca:	0a64      	lsrs	r4, r4, #9
   133cc:	0e1b      	lsrs	r3, r3, #24
   133ce:	46b2      	mov	sl, r6
   133d0:	d053      	beq.n	1347a <__aeabi_fdiv+0xc6>
   133d2:	2bff      	cmp	r3, #255	; 0xff
   133d4:	d027      	beq.n	13426 <__aeabi_fdiv+0x72>
   133d6:	2280      	movs	r2, #128	; 0x80
   133d8:	00e4      	lsls	r4, r4, #3
   133da:	04d2      	lsls	r2, r2, #19
   133dc:	4314      	orrs	r4, r2
   133de:	227f      	movs	r2, #127	; 0x7f
   133e0:	4252      	negs	r2, r2
   133e2:	4690      	mov	r8, r2
   133e4:	4498      	add	r8, r3
   133e6:	2300      	movs	r3, #0
   133e8:	4699      	mov	r9, r3
   133ea:	469b      	mov	fp, r3
   133ec:	027d      	lsls	r5, r7, #9
   133ee:	0078      	lsls	r0, r7, #1
   133f0:	0ffb      	lsrs	r3, r7, #31
   133f2:	0a6d      	lsrs	r5, r5, #9
   133f4:	0e00      	lsrs	r0, r0, #24
   133f6:	9300      	str	r3, [sp, #0]
   133f8:	d024      	beq.n	13444 <__aeabi_fdiv+0x90>
   133fa:	28ff      	cmp	r0, #255	; 0xff
   133fc:	d046      	beq.n	1348c <__aeabi_fdiv+0xd8>
   133fe:	2380      	movs	r3, #128	; 0x80
   13400:	2100      	movs	r1, #0
   13402:	00ed      	lsls	r5, r5, #3
   13404:	04db      	lsls	r3, r3, #19
   13406:	431d      	orrs	r5, r3
   13408:	387f      	subs	r0, #127	; 0x7f
   1340a:	4647      	mov	r7, r8
   1340c:	1a38      	subs	r0, r7, r0
   1340e:	464f      	mov	r7, r9
   13410:	430f      	orrs	r7, r1
   13412:	00bf      	lsls	r7, r7, #2
   13414:	46b9      	mov	r9, r7
   13416:	0033      	movs	r3, r6
   13418:	9a00      	ldr	r2, [sp, #0]
   1341a:	4f87      	ldr	r7, [pc, #540]	; (13638 <__aeabi_fdiv+0x284>)
   1341c:	4053      	eors	r3, r2
   1341e:	464a      	mov	r2, r9
   13420:	58ba      	ldr	r2, [r7, r2]
   13422:	9301      	str	r3, [sp, #4]
   13424:	4697      	mov	pc, r2
   13426:	2c00      	cmp	r4, #0
   13428:	d14e      	bne.n	134c8 <__aeabi_fdiv+0x114>
   1342a:	2308      	movs	r3, #8
   1342c:	4699      	mov	r9, r3
   1342e:	33f7      	adds	r3, #247	; 0xf7
   13430:	4698      	mov	r8, r3
   13432:	3bfd      	subs	r3, #253	; 0xfd
   13434:	469b      	mov	fp, r3
   13436:	027d      	lsls	r5, r7, #9
   13438:	0078      	lsls	r0, r7, #1
   1343a:	0ffb      	lsrs	r3, r7, #31
   1343c:	0a6d      	lsrs	r5, r5, #9
   1343e:	0e00      	lsrs	r0, r0, #24
   13440:	9300      	str	r3, [sp, #0]
   13442:	d1da      	bne.n	133fa <__aeabi_fdiv+0x46>
   13444:	2d00      	cmp	r5, #0
   13446:	d126      	bne.n	13496 <__aeabi_fdiv+0xe2>
   13448:	2000      	movs	r0, #0
   1344a:	2101      	movs	r1, #1
   1344c:	0033      	movs	r3, r6
   1344e:	9a00      	ldr	r2, [sp, #0]
   13450:	4f7a      	ldr	r7, [pc, #488]	; (1363c <__aeabi_fdiv+0x288>)
   13452:	4053      	eors	r3, r2
   13454:	4642      	mov	r2, r8
   13456:	1a10      	subs	r0, r2, r0
   13458:	464a      	mov	r2, r9
   1345a:	430a      	orrs	r2, r1
   1345c:	0092      	lsls	r2, r2, #2
   1345e:	58ba      	ldr	r2, [r7, r2]
   13460:	001d      	movs	r5, r3
   13462:	4697      	mov	pc, r2
   13464:	9b00      	ldr	r3, [sp, #0]
   13466:	002c      	movs	r4, r5
   13468:	469a      	mov	sl, r3
   1346a:	468b      	mov	fp, r1
   1346c:	465b      	mov	r3, fp
   1346e:	2b02      	cmp	r3, #2
   13470:	d131      	bne.n	134d6 <__aeabi_fdiv+0x122>
   13472:	4653      	mov	r3, sl
   13474:	21ff      	movs	r1, #255	; 0xff
   13476:	2400      	movs	r4, #0
   13478:	e038      	b.n	134ec <__aeabi_fdiv+0x138>
   1347a:	2c00      	cmp	r4, #0
   1347c:	d117      	bne.n	134ae <__aeabi_fdiv+0xfa>
   1347e:	2304      	movs	r3, #4
   13480:	4699      	mov	r9, r3
   13482:	2300      	movs	r3, #0
   13484:	4698      	mov	r8, r3
   13486:	3301      	adds	r3, #1
   13488:	469b      	mov	fp, r3
   1348a:	e7af      	b.n	133ec <__aeabi_fdiv+0x38>
   1348c:	20ff      	movs	r0, #255	; 0xff
   1348e:	2d00      	cmp	r5, #0
   13490:	d10b      	bne.n	134aa <__aeabi_fdiv+0xf6>
   13492:	2102      	movs	r1, #2
   13494:	e7da      	b.n	1344c <__aeabi_fdiv+0x98>
   13496:	0028      	movs	r0, r5
   13498:	f002 fa10 	bl	158bc <__clzsi2>
   1349c:	1f43      	subs	r3, r0, #5
   1349e:	409d      	lsls	r5, r3
   134a0:	2376      	movs	r3, #118	; 0x76
   134a2:	425b      	negs	r3, r3
   134a4:	1a18      	subs	r0, r3, r0
   134a6:	2100      	movs	r1, #0
   134a8:	e7af      	b.n	1340a <__aeabi_fdiv+0x56>
   134aa:	2103      	movs	r1, #3
   134ac:	e7ad      	b.n	1340a <__aeabi_fdiv+0x56>
   134ae:	0020      	movs	r0, r4
   134b0:	f002 fa04 	bl	158bc <__clzsi2>
   134b4:	1f43      	subs	r3, r0, #5
   134b6:	409c      	lsls	r4, r3
   134b8:	2376      	movs	r3, #118	; 0x76
   134ba:	425b      	negs	r3, r3
   134bc:	1a1b      	subs	r3, r3, r0
   134be:	4698      	mov	r8, r3
   134c0:	2300      	movs	r3, #0
   134c2:	4699      	mov	r9, r3
   134c4:	469b      	mov	fp, r3
   134c6:	e791      	b.n	133ec <__aeabi_fdiv+0x38>
   134c8:	230c      	movs	r3, #12
   134ca:	4699      	mov	r9, r3
   134cc:	33f3      	adds	r3, #243	; 0xf3
   134ce:	4698      	mov	r8, r3
   134d0:	3bfc      	subs	r3, #252	; 0xfc
   134d2:	469b      	mov	fp, r3
   134d4:	e78a      	b.n	133ec <__aeabi_fdiv+0x38>
   134d6:	2b03      	cmp	r3, #3
   134d8:	d100      	bne.n	134dc <__aeabi_fdiv+0x128>
   134da:	e0a5      	b.n	13628 <__aeabi_fdiv+0x274>
   134dc:	4655      	mov	r5, sl
   134de:	2b01      	cmp	r3, #1
   134e0:	d000      	beq.n	134e4 <__aeabi_fdiv+0x130>
   134e2:	e081      	b.n	135e8 <__aeabi_fdiv+0x234>
   134e4:	2301      	movs	r3, #1
   134e6:	2100      	movs	r1, #0
   134e8:	2400      	movs	r4, #0
   134ea:	402b      	ands	r3, r5
   134ec:	0264      	lsls	r4, r4, #9
   134ee:	05c9      	lsls	r1, r1, #23
   134f0:	0a60      	lsrs	r0, r4, #9
   134f2:	07db      	lsls	r3, r3, #31
   134f4:	4308      	orrs	r0, r1
   134f6:	4318      	orrs	r0, r3
   134f8:	b003      	add	sp, #12
   134fa:	bc3c      	pop	{r2, r3, r4, r5}
   134fc:	4690      	mov	r8, r2
   134fe:	4699      	mov	r9, r3
   13500:	46a2      	mov	sl, r4
   13502:	46ab      	mov	fp, r5
   13504:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13506:	2480      	movs	r4, #128	; 0x80
   13508:	2300      	movs	r3, #0
   1350a:	03e4      	lsls	r4, r4, #15
   1350c:	21ff      	movs	r1, #255	; 0xff
   1350e:	e7ed      	b.n	134ec <__aeabi_fdiv+0x138>
   13510:	21ff      	movs	r1, #255	; 0xff
   13512:	2400      	movs	r4, #0
   13514:	e7ea      	b.n	134ec <__aeabi_fdiv+0x138>
   13516:	2301      	movs	r3, #1
   13518:	1a59      	subs	r1, r3, r1
   1351a:	291b      	cmp	r1, #27
   1351c:	dd66      	ble.n	135ec <__aeabi_fdiv+0x238>
   1351e:	9a01      	ldr	r2, [sp, #4]
   13520:	4013      	ands	r3, r2
   13522:	2100      	movs	r1, #0
   13524:	2400      	movs	r4, #0
   13526:	e7e1      	b.n	134ec <__aeabi_fdiv+0x138>
   13528:	2380      	movs	r3, #128	; 0x80
   1352a:	03db      	lsls	r3, r3, #15
   1352c:	421c      	tst	r4, r3
   1352e:	d038      	beq.n	135a2 <__aeabi_fdiv+0x1ee>
   13530:	421d      	tst	r5, r3
   13532:	d051      	beq.n	135d8 <__aeabi_fdiv+0x224>
   13534:	431c      	orrs	r4, r3
   13536:	0264      	lsls	r4, r4, #9
   13538:	0a64      	lsrs	r4, r4, #9
   1353a:	0033      	movs	r3, r6
   1353c:	21ff      	movs	r1, #255	; 0xff
   1353e:	e7d5      	b.n	134ec <__aeabi_fdiv+0x138>
   13540:	0163      	lsls	r3, r4, #5
   13542:	016c      	lsls	r4, r5, #5
   13544:	42a3      	cmp	r3, r4
   13546:	d23b      	bcs.n	135c0 <__aeabi_fdiv+0x20c>
   13548:	261b      	movs	r6, #27
   1354a:	2100      	movs	r1, #0
   1354c:	3801      	subs	r0, #1
   1354e:	2501      	movs	r5, #1
   13550:	001f      	movs	r7, r3
   13552:	0049      	lsls	r1, r1, #1
   13554:	005b      	lsls	r3, r3, #1
   13556:	2f00      	cmp	r7, #0
   13558:	db01      	blt.n	1355e <__aeabi_fdiv+0x1aa>
   1355a:	429c      	cmp	r4, r3
   1355c:	d801      	bhi.n	13562 <__aeabi_fdiv+0x1ae>
   1355e:	1b1b      	subs	r3, r3, r4
   13560:	4329      	orrs	r1, r5
   13562:	3e01      	subs	r6, #1
   13564:	2e00      	cmp	r6, #0
   13566:	d1f3      	bne.n	13550 <__aeabi_fdiv+0x19c>
   13568:	001c      	movs	r4, r3
   1356a:	1e63      	subs	r3, r4, #1
   1356c:	419c      	sbcs	r4, r3
   1356e:	430c      	orrs	r4, r1
   13570:	0001      	movs	r1, r0
   13572:	317f      	adds	r1, #127	; 0x7f
   13574:	2900      	cmp	r1, #0
   13576:	ddce      	ble.n	13516 <__aeabi_fdiv+0x162>
   13578:	0763      	lsls	r3, r4, #29
   1357a:	d004      	beq.n	13586 <__aeabi_fdiv+0x1d2>
   1357c:	230f      	movs	r3, #15
   1357e:	4023      	ands	r3, r4
   13580:	2b04      	cmp	r3, #4
   13582:	d000      	beq.n	13586 <__aeabi_fdiv+0x1d2>
   13584:	3404      	adds	r4, #4
   13586:	0123      	lsls	r3, r4, #4
   13588:	d503      	bpl.n	13592 <__aeabi_fdiv+0x1de>
   1358a:	0001      	movs	r1, r0
   1358c:	4b2c      	ldr	r3, [pc, #176]	; (13640 <__aeabi_fdiv+0x28c>)
   1358e:	3180      	adds	r1, #128	; 0x80
   13590:	401c      	ands	r4, r3
   13592:	29fe      	cmp	r1, #254	; 0xfe
   13594:	dd0d      	ble.n	135b2 <__aeabi_fdiv+0x1fe>
   13596:	2301      	movs	r3, #1
   13598:	9a01      	ldr	r2, [sp, #4]
   1359a:	21ff      	movs	r1, #255	; 0xff
   1359c:	4013      	ands	r3, r2
   1359e:	2400      	movs	r4, #0
   135a0:	e7a4      	b.n	134ec <__aeabi_fdiv+0x138>
   135a2:	2380      	movs	r3, #128	; 0x80
   135a4:	03db      	lsls	r3, r3, #15
   135a6:	431c      	orrs	r4, r3
   135a8:	0264      	lsls	r4, r4, #9
   135aa:	0a64      	lsrs	r4, r4, #9
   135ac:	0033      	movs	r3, r6
   135ae:	21ff      	movs	r1, #255	; 0xff
   135b0:	e79c      	b.n	134ec <__aeabi_fdiv+0x138>
   135b2:	2301      	movs	r3, #1
   135b4:	9a01      	ldr	r2, [sp, #4]
   135b6:	01a4      	lsls	r4, r4, #6
   135b8:	0a64      	lsrs	r4, r4, #9
   135ba:	b2c9      	uxtb	r1, r1
   135bc:	4013      	ands	r3, r2
   135be:	e795      	b.n	134ec <__aeabi_fdiv+0x138>
   135c0:	1b1b      	subs	r3, r3, r4
   135c2:	261a      	movs	r6, #26
   135c4:	2101      	movs	r1, #1
   135c6:	e7c2      	b.n	1354e <__aeabi_fdiv+0x19a>
   135c8:	9b00      	ldr	r3, [sp, #0]
   135ca:	468b      	mov	fp, r1
   135cc:	469a      	mov	sl, r3
   135ce:	2400      	movs	r4, #0
   135d0:	e74c      	b.n	1346c <__aeabi_fdiv+0xb8>
   135d2:	0263      	lsls	r3, r4, #9
   135d4:	d5e5      	bpl.n	135a2 <__aeabi_fdiv+0x1ee>
   135d6:	2500      	movs	r5, #0
   135d8:	2480      	movs	r4, #128	; 0x80
   135da:	03e4      	lsls	r4, r4, #15
   135dc:	432c      	orrs	r4, r5
   135de:	0264      	lsls	r4, r4, #9
   135e0:	0a64      	lsrs	r4, r4, #9
   135e2:	9b00      	ldr	r3, [sp, #0]
   135e4:	21ff      	movs	r1, #255	; 0xff
   135e6:	e781      	b.n	134ec <__aeabi_fdiv+0x138>
   135e8:	9501      	str	r5, [sp, #4]
   135ea:	e7c1      	b.n	13570 <__aeabi_fdiv+0x1bc>
   135ec:	0023      	movs	r3, r4
   135ee:	2020      	movs	r0, #32
   135f0:	40cb      	lsrs	r3, r1
   135f2:	1a41      	subs	r1, r0, r1
   135f4:	408c      	lsls	r4, r1
   135f6:	1e61      	subs	r1, r4, #1
   135f8:	418c      	sbcs	r4, r1
   135fa:	431c      	orrs	r4, r3
   135fc:	0763      	lsls	r3, r4, #29
   135fe:	d004      	beq.n	1360a <__aeabi_fdiv+0x256>
   13600:	230f      	movs	r3, #15
   13602:	4023      	ands	r3, r4
   13604:	2b04      	cmp	r3, #4
   13606:	d000      	beq.n	1360a <__aeabi_fdiv+0x256>
   13608:	3404      	adds	r4, #4
   1360a:	0163      	lsls	r3, r4, #5
   1360c:	d505      	bpl.n	1361a <__aeabi_fdiv+0x266>
   1360e:	2301      	movs	r3, #1
   13610:	9a01      	ldr	r2, [sp, #4]
   13612:	2101      	movs	r1, #1
   13614:	4013      	ands	r3, r2
   13616:	2400      	movs	r4, #0
   13618:	e768      	b.n	134ec <__aeabi_fdiv+0x138>
   1361a:	2301      	movs	r3, #1
   1361c:	9a01      	ldr	r2, [sp, #4]
   1361e:	01a4      	lsls	r4, r4, #6
   13620:	0a64      	lsrs	r4, r4, #9
   13622:	4013      	ands	r3, r2
   13624:	2100      	movs	r1, #0
   13626:	e761      	b.n	134ec <__aeabi_fdiv+0x138>
   13628:	2380      	movs	r3, #128	; 0x80
   1362a:	03db      	lsls	r3, r3, #15
   1362c:	431c      	orrs	r4, r3
   1362e:	0264      	lsls	r4, r4, #9
   13630:	0a64      	lsrs	r4, r4, #9
   13632:	4653      	mov	r3, sl
   13634:	21ff      	movs	r1, #255	; 0xff
   13636:	e759      	b.n	134ec <__aeabi_fdiv+0x138>
   13638:	0001e684 	.word	0x0001e684
   1363c:	0001e6c4 	.word	0x0001e6c4
   13640:	f7ffffff 	.word	0xf7ffffff

00013644 <__eqsf2>:
   13644:	b570      	push	{r4, r5, r6, lr}
   13646:	0042      	lsls	r2, r0, #1
   13648:	0245      	lsls	r5, r0, #9
   1364a:	024e      	lsls	r6, r1, #9
   1364c:	004c      	lsls	r4, r1, #1
   1364e:	0fc3      	lsrs	r3, r0, #31
   13650:	0a6d      	lsrs	r5, r5, #9
   13652:	0e12      	lsrs	r2, r2, #24
   13654:	0a76      	lsrs	r6, r6, #9
   13656:	0e24      	lsrs	r4, r4, #24
   13658:	0fc9      	lsrs	r1, r1, #31
   1365a:	2001      	movs	r0, #1
   1365c:	2aff      	cmp	r2, #255	; 0xff
   1365e:	d006      	beq.n	1366e <__eqsf2+0x2a>
   13660:	2cff      	cmp	r4, #255	; 0xff
   13662:	d003      	beq.n	1366c <__eqsf2+0x28>
   13664:	42a2      	cmp	r2, r4
   13666:	d101      	bne.n	1366c <__eqsf2+0x28>
   13668:	42b5      	cmp	r5, r6
   1366a:	d006      	beq.n	1367a <__eqsf2+0x36>
   1366c:	bd70      	pop	{r4, r5, r6, pc}
   1366e:	2d00      	cmp	r5, #0
   13670:	d1fc      	bne.n	1366c <__eqsf2+0x28>
   13672:	2cff      	cmp	r4, #255	; 0xff
   13674:	d1fa      	bne.n	1366c <__eqsf2+0x28>
   13676:	2e00      	cmp	r6, #0
   13678:	d1f8      	bne.n	1366c <__eqsf2+0x28>
   1367a:	428b      	cmp	r3, r1
   1367c:	d006      	beq.n	1368c <__eqsf2+0x48>
   1367e:	2001      	movs	r0, #1
   13680:	2a00      	cmp	r2, #0
   13682:	d1f3      	bne.n	1366c <__eqsf2+0x28>
   13684:	0028      	movs	r0, r5
   13686:	1e45      	subs	r5, r0, #1
   13688:	41a8      	sbcs	r0, r5
   1368a:	e7ef      	b.n	1366c <__eqsf2+0x28>
   1368c:	2000      	movs	r0, #0
   1368e:	e7ed      	b.n	1366c <__eqsf2+0x28>

00013690 <__gesf2>:
   13690:	b5f0      	push	{r4, r5, r6, r7, lr}
   13692:	0042      	lsls	r2, r0, #1
   13694:	0245      	lsls	r5, r0, #9
   13696:	024c      	lsls	r4, r1, #9
   13698:	0fc3      	lsrs	r3, r0, #31
   1369a:	0048      	lsls	r0, r1, #1
   1369c:	0a6d      	lsrs	r5, r5, #9
   1369e:	0e12      	lsrs	r2, r2, #24
   136a0:	0a64      	lsrs	r4, r4, #9
   136a2:	0e00      	lsrs	r0, r0, #24
   136a4:	0fc9      	lsrs	r1, r1, #31
   136a6:	2aff      	cmp	r2, #255	; 0xff
   136a8:	d01e      	beq.n	136e8 <__gesf2+0x58>
   136aa:	28ff      	cmp	r0, #255	; 0xff
   136ac:	d021      	beq.n	136f2 <__gesf2+0x62>
   136ae:	2a00      	cmp	r2, #0
   136b0:	d10a      	bne.n	136c8 <__gesf2+0x38>
   136b2:	426e      	negs	r6, r5
   136b4:	416e      	adcs	r6, r5
   136b6:	b2f6      	uxtb	r6, r6
   136b8:	2800      	cmp	r0, #0
   136ba:	d10f      	bne.n	136dc <__gesf2+0x4c>
   136bc:	2c00      	cmp	r4, #0
   136be:	d10d      	bne.n	136dc <__gesf2+0x4c>
   136c0:	2000      	movs	r0, #0
   136c2:	2d00      	cmp	r5, #0
   136c4:	d009      	beq.n	136da <__gesf2+0x4a>
   136c6:	e005      	b.n	136d4 <__gesf2+0x44>
   136c8:	2800      	cmp	r0, #0
   136ca:	d101      	bne.n	136d0 <__gesf2+0x40>
   136cc:	2c00      	cmp	r4, #0
   136ce:	d001      	beq.n	136d4 <__gesf2+0x44>
   136d0:	428b      	cmp	r3, r1
   136d2:	d011      	beq.n	136f8 <__gesf2+0x68>
   136d4:	2101      	movs	r1, #1
   136d6:	4258      	negs	r0, r3
   136d8:	4308      	orrs	r0, r1
   136da:	bdf0      	pop	{r4, r5, r6, r7, pc}
   136dc:	2e00      	cmp	r6, #0
   136de:	d0f7      	beq.n	136d0 <__gesf2+0x40>
   136e0:	2001      	movs	r0, #1
   136e2:	3901      	subs	r1, #1
   136e4:	4308      	orrs	r0, r1
   136e6:	e7f8      	b.n	136da <__gesf2+0x4a>
   136e8:	2d00      	cmp	r5, #0
   136ea:	d0de      	beq.n	136aa <__gesf2+0x1a>
   136ec:	2002      	movs	r0, #2
   136ee:	4240      	negs	r0, r0
   136f0:	e7f3      	b.n	136da <__gesf2+0x4a>
   136f2:	2c00      	cmp	r4, #0
   136f4:	d0db      	beq.n	136ae <__gesf2+0x1e>
   136f6:	e7f9      	b.n	136ec <__gesf2+0x5c>
   136f8:	4282      	cmp	r2, r0
   136fa:	dceb      	bgt.n	136d4 <__gesf2+0x44>
   136fc:	db04      	blt.n	13708 <__gesf2+0x78>
   136fe:	42a5      	cmp	r5, r4
   13700:	d8e8      	bhi.n	136d4 <__gesf2+0x44>
   13702:	2000      	movs	r0, #0
   13704:	42a5      	cmp	r5, r4
   13706:	d2e8      	bcs.n	136da <__gesf2+0x4a>
   13708:	2101      	movs	r1, #1
   1370a:	1e58      	subs	r0, r3, #1
   1370c:	4308      	orrs	r0, r1
   1370e:	e7e4      	b.n	136da <__gesf2+0x4a>

00013710 <__lesf2>:
   13710:	b5f0      	push	{r4, r5, r6, r7, lr}
   13712:	0042      	lsls	r2, r0, #1
   13714:	024d      	lsls	r5, r1, #9
   13716:	004c      	lsls	r4, r1, #1
   13718:	0246      	lsls	r6, r0, #9
   1371a:	0a76      	lsrs	r6, r6, #9
   1371c:	0e12      	lsrs	r2, r2, #24
   1371e:	0fc3      	lsrs	r3, r0, #31
   13720:	0a6d      	lsrs	r5, r5, #9
   13722:	0e24      	lsrs	r4, r4, #24
   13724:	0fc9      	lsrs	r1, r1, #31
   13726:	2aff      	cmp	r2, #255	; 0xff
   13728:	d016      	beq.n	13758 <__lesf2+0x48>
   1372a:	2cff      	cmp	r4, #255	; 0xff
   1372c:	d018      	beq.n	13760 <__lesf2+0x50>
   1372e:	2a00      	cmp	r2, #0
   13730:	d10a      	bne.n	13748 <__lesf2+0x38>
   13732:	4270      	negs	r0, r6
   13734:	4170      	adcs	r0, r6
   13736:	b2c0      	uxtb	r0, r0
   13738:	2c00      	cmp	r4, #0
   1373a:	d015      	beq.n	13768 <__lesf2+0x58>
   1373c:	2800      	cmp	r0, #0
   1373e:	d005      	beq.n	1374c <__lesf2+0x3c>
   13740:	2001      	movs	r0, #1
   13742:	3901      	subs	r1, #1
   13744:	4308      	orrs	r0, r1
   13746:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13748:	2c00      	cmp	r4, #0
   1374a:	d013      	beq.n	13774 <__lesf2+0x64>
   1374c:	4299      	cmp	r1, r3
   1374e:	d014      	beq.n	1377a <__lesf2+0x6a>
   13750:	2001      	movs	r0, #1
   13752:	425b      	negs	r3, r3
   13754:	4318      	orrs	r0, r3
   13756:	e7f6      	b.n	13746 <__lesf2+0x36>
   13758:	2002      	movs	r0, #2
   1375a:	2e00      	cmp	r6, #0
   1375c:	d1f3      	bne.n	13746 <__lesf2+0x36>
   1375e:	e7e4      	b.n	1372a <__lesf2+0x1a>
   13760:	2002      	movs	r0, #2
   13762:	2d00      	cmp	r5, #0
   13764:	d1ef      	bne.n	13746 <__lesf2+0x36>
   13766:	e7e2      	b.n	1372e <__lesf2+0x1e>
   13768:	2d00      	cmp	r5, #0
   1376a:	d1e7      	bne.n	1373c <__lesf2+0x2c>
   1376c:	2000      	movs	r0, #0
   1376e:	2e00      	cmp	r6, #0
   13770:	d0e9      	beq.n	13746 <__lesf2+0x36>
   13772:	e7ed      	b.n	13750 <__lesf2+0x40>
   13774:	2d00      	cmp	r5, #0
   13776:	d1e9      	bne.n	1374c <__lesf2+0x3c>
   13778:	e7ea      	b.n	13750 <__lesf2+0x40>
   1377a:	42a2      	cmp	r2, r4
   1377c:	dc06      	bgt.n	1378c <__lesf2+0x7c>
   1377e:	dbdf      	blt.n	13740 <__lesf2+0x30>
   13780:	42ae      	cmp	r6, r5
   13782:	d803      	bhi.n	1378c <__lesf2+0x7c>
   13784:	2000      	movs	r0, #0
   13786:	42ae      	cmp	r6, r5
   13788:	d3da      	bcc.n	13740 <__lesf2+0x30>
   1378a:	e7dc      	b.n	13746 <__lesf2+0x36>
   1378c:	2001      	movs	r0, #1
   1378e:	4249      	negs	r1, r1
   13790:	4308      	orrs	r0, r1
   13792:	e7d8      	b.n	13746 <__lesf2+0x36>

00013794 <__aeabi_fmul>:
   13794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   13796:	4657      	mov	r7, sl
   13798:	464e      	mov	r6, r9
   1379a:	4645      	mov	r5, r8
   1379c:	46de      	mov	lr, fp
   1379e:	b5e0      	push	{r5, r6, r7, lr}
   137a0:	0247      	lsls	r7, r0, #9
   137a2:	0046      	lsls	r6, r0, #1
   137a4:	4688      	mov	r8, r1
   137a6:	0a7f      	lsrs	r7, r7, #9
   137a8:	0e36      	lsrs	r6, r6, #24
   137aa:	0fc4      	lsrs	r4, r0, #31
   137ac:	2e00      	cmp	r6, #0
   137ae:	d047      	beq.n	13840 <__aeabi_fmul+0xac>
   137b0:	2eff      	cmp	r6, #255	; 0xff
   137b2:	d024      	beq.n	137fe <__aeabi_fmul+0x6a>
   137b4:	00fb      	lsls	r3, r7, #3
   137b6:	2780      	movs	r7, #128	; 0x80
   137b8:	04ff      	lsls	r7, r7, #19
   137ba:	431f      	orrs	r7, r3
   137bc:	2300      	movs	r3, #0
   137be:	4699      	mov	r9, r3
   137c0:	469a      	mov	sl, r3
   137c2:	3e7f      	subs	r6, #127	; 0x7f
   137c4:	4643      	mov	r3, r8
   137c6:	025d      	lsls	r5, r3, #9
   137c8:	0058      	lsls	r0, r3, #1
   137ca:	0fdb      	lsrs	r3, r3, #31
   137cc:	0a6d      	lsrs	r5, r5, #9
   137ce:	0e00      	lsrs	r0, r0, #24
   137d0:	4698      	mov	r8, r3
   137d2:	d043      	beq.n	1385c <__aeabi_fmul+0xc8>
   137d4:	28ff      	cmp	r0, #255	; 0xff
   137d6:	d03b      	beq.n	13850 <__aeabi_fmul+0xbc>
   137d8:	00eb      	lsls	r3, r5, #3
   137da:	2580      	movs	r5, #128	; 0x80
   137dc:	2200      	movs	r2, #0
   137de:	04ed      	lsls	r5, r5, #19
   137e0:	431d      	orrs	r5, r3
   137e2:	387f      	subs	r0, #127	; 0x7f
   137e4:	1836      	adds	r6, r6, r0
   137e6:	1c73      	adds	r3, r6, #1
   137e8:	4641      	mov	r1, r8
   137ea:	469b      	mov	fp, r3
   137ec:	464b      	mov	r3, r9
   137ee:	4061      	eors	r1, r4
   137f0:	4313      	orrs	r3, r2
   137f2:	2b0f      	cmp	r3, #15
   137f4:	d864      	bhi.n	138c0 <__aeabi_fmul+0x12c>
   137f6:	4875      	ldr	r0, [pc, #468]	; (139cc <__aeabi_fmul+0x238>)
   137f8:	009b      	lsls	r3, r3, #2
   137fa:	58c3      	ldr	r3, [r0, r3]
   137fc:	469f      	mov	pc, r3
   137fe:	2f00      	cmp	r7, #0
   13800:	d142      	bne.n	13888 <__aeabi_fmul+0xf4>
   13802:	2308      	movs	r3, #8
   13804:	4699      	mov	r9, r3
   13806:	3b06      	subs	r3, #6
   13808:	26ff      	movs	r6, #255	; 0xff
   1380a:	469a      	mov	sl, r3
   1380c:	e7da      	b.n	137c4 <__aeabi_fmul+0x30>
   1380e:	4641      	mov	r1, r8
   13810:	2a02      	cmp	r2, #2
   13812:	d028      	beq.n	13866 <__aeabi_fmul+0xd2>
   13814:	2a03      	cmp	r2, #3
   13816:	d100      	bne.n	1381a <__aeabi_fmul+0x86>
   13818:	e0ce      	b.n	139b8 <__aeabi_fmul+0x224>
   1381a:	2a01      	cmp	r2, #1
   1381c:	d000      	beq.n	13820 <__aeabi_fmul+0x8c>
   1381e:	e0ac      	b.n	1397a <__aeabi_fmul+0x1e6>
   13820:	4011      	ands	r1, r2
   13822:	2000      	movs	r0, #0
   13824:	2200      	movs	r2, #0
   13826:	b2cc      	uxtb	r4, r1
   13828:	0240      	lsls	r0, r0, #9
   1382a:	05d2      	lsls	r2, r2, #23
   1382c:	0a40      	lsrs	r0, r0, #9
   1382e:	07e4      	lsls	r4, r4, #31
   13830:	4310      	orrs	r0, r2
   13832:	4320      	orrs	r0, r4
   13834:	bc3c      	pop	{r2, r3, r4, r5}
   13836:	4690      	mov	r8, r2
   13838:	4699      	mov	r9, r3
   1383a:	46a2      	mov	sl, r4
   1383c:	46ab      	mov	fp, r5
   1383e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   13840:	2f00      	cmp	r7, #0
   13842:	d115      	bne.n	13870 <__aeabi_fmul+0xdc>
   13844:	2304      	movs	r3, #4
   13846:	4699      	mov	r9, r3
   13848:	3b03      	subs	r3, #3
   1384a:	2600      	movs	r6, #0
   1384c:	469a      	mov	sl, r3
   1384e:	e7b9      	b.n	137c4 <__aeabi_fmul+0x30>
   13850:	20ff      	movs	r0, #255	; 0xff
   13852:	2202      	movs	r2, #2
   13854:	2d00      	cmp	r5, #0
   13856:	d0c5      	beq.n	137e4 <__aeabi_fmul+0x50>
   13858:	2203      	movs	r2, #3
   1385a:	e7c3      	b.n	137e4 <__aeabi_fmul+0x50>
   1385c:	2d00      	cmp	r5, #0
   1385e:	d119      	bne.n	13894 <__aeabi_fmul+0x100>
   13860:	2000      	movs	r0, #0
   13862:	2201      	movs	r2, #1
   13864:	e7be      	b.n	137e4 <__aeabi_fmul+0x50>
   13866:	2401      	movs	r4, #1
   13868:	22ff      	movs	r2, #255	; 0xff
   1386a:	400c      	ands	r4, r1
   1386c:	2000      	movs	r0, #0
   1386e:	e7db      	b.n	13828 <__aeabi_fmul+0x94>
   13870:	0038      	movs	r0, r7
   13872:	f002 f823 	bl	158bc <__clzsi2>
   13876:	2676      	movs	r6, #118	; 0x76
   13878:	1f43      	subs	r3, r0, #5
   1387a:	409f      	lsls	r7, r3
   1387c:	2300      	movs	r3, #0
   1387e:	4276      	negs	r6, r6
   13880:	1a36      	subs	r6, r6, r0
   13882:	4699      	mov	r9, r3
   13884:	469a      	mov	sl, r3
   13886:	e79d      	b.n	137c4 <__aeabi_fmul+0x30>
   13888:	230c      	movs	r3, #12
   1388a:	4699      	mov	r9, r3
   1388c:	3b09      	subs	r3, #9
   1388e:	26ff      	movs	r6, #255	; 0xff
   13890:	469a      	mov	sl, r3
   13892:	e797      	b.n	137c4 <__aeabi_fmul+0x30>
   13894:	0028      	movs	r0, r5
   13896:	f002 f811 	bl	158bc <__clzsi2>
   1389a:	1f43      	subs	r3, r0, #5
   1389c:	409d      	lsls	r5, r3
   1389e:	2376      	movs	r3, #118	; 0x76
   138a0:	425b      	negs	r3, r3
   138a2:	1a18      	subs	r0, r3, r0
   138a4:	2200      	movs	r2, #0
   138a6:	e79d      	b.n	137e4 <__aeabi_fmul+0x50>
   138a8:	2080      	movs	r0, #128	; 0x80
   138aa:	2400      	movs	r4, #0
   138ac:	03c0      	lsls	r0, r0, #15
   138ae:	22ff      	movs	r2, #255	; 0xff
   138b0:	e7ba      	b.n	13828 <__aeabi_fmul+0x94>
   138b2:	003d      	movs	r5, r7
   138b4:	4652      	mov	r2, sl
   138b6:	e7ab      	b.n	13810 <__aeabi_fmul+0x7c>
   138b8:	003d      	movs	r5, r7
   138ba:	0021      	movs	r1, r4
   138bc:	4652      	mov	r2, sl
   138be:	e7a7      	b.n	13810 <__aeabi_fmul+0x7c>
   138c0:	0c3b      	lsrs	r3, r7, #16
   138c2:	469c      	mov	ip, r3
   138c4:	042a      	lsls	r2, r5, #16
   138c6:	0c12      	lsrs	r2, r2, #16
   138c8:	0c2b      	lsrs	r3, r5, #16
   138ca:	0014      	movs	r4, r2
   138cc:	4660      	mov	r0, ip
   138ce:	4665      	mov	r5, ip
   138d0:	043f      	lsls	r7, r7, #16
   138d2:	0c3f      	lsrs	r7, r7, #16
   138d4:	437c      	muls	r4, r7
   138d6:	4342      	muls	r2, r0
   138d8:	435d      	muls	r5, r3
   138da:	437b      	muls	r3, r7
   138dc:	0c27      	lsrs	r7, r4, #16
   138de:	189b      	adds	r3, r3, r2
   138e0:	18ff      	adds	r7, r7, r3
   138e2:	42ba      	cmp	r2, r7
   138e4:	d903      	bls.n	138ee <__aeabi_fmul+0x15a>
   138e6:	2380      	movs	r3, #128	; 0x80
   138e8:	025b      	lsls	r3, r3, #9
   138ea:	469c      	mov	ip, r3
   138ec:	4465      	add	r5, ip
   138ee:	0424      	lsls	r4, r4, #16
   138f0:	043a      	lsls	r2, r7, #16
   138f2:	0c24      	lsrs	r4, r4, #16
   138f4:	1912      	adds	r2, r2, r4
   138f6:	0193      	lsls	r3, r2, #6
   138f8:	1e5c      	subs	r4, r3, #1
   138fa:	41a3      	sbcs	r3, r4
   138fc:	0c3f      	lsrs	r7, r7, #16
   138fe:	0e92      	lsrs	r2, r2, #26
   13900:	197d      	adds	r5, r7, r5
   13902:	431a      	orrs	r2, r3
   13904:	01ad      	lsls	r5, r5, #6
   13906:	4315      	orrs	r5, r2
   13908:	012b      	lsls	r3, r5, #4
   1390a:	d504      	bpl.n	13916 <__aeabi_fmul+0x182>
   1390c:	2301      	movs	r3, #1
   1390e:	465e      	mov	r6, fp
   13910:	086a      	lsrs	r2, r5, #1
   13912:	401d      	ands	r5, r3
   13914:	4315      	orrs	r5, r2
   13916:	0032      	movs	r2, r6
   13918:	327f      	adds	r2, #127	; 0x7f
   1391a:	2a00      	cmp	r2, #0
   1391c:	dd25      	ble.n	1396a <__aeabi_fmul+0x1d6>
   1391e:	076b      	lsls	r3, r5, #29
   13920:	d004      	beq.n	1392c <__aeabi_fmul+0x198>
   13922:	230f      	movs	r3, #15
   13924:	402b      	ands	r3, r5
   13926:	2b04      	cmp	r3, #4
   13928:	d000      	beq.n	1392c <__aeabi_fmul+0x198>
   1392a:	3504      	adds	r5, #4
   1392c:	012b      	lsls	r3, r5, #4
   1392e:	d503      	bpl.n	13938 <__aeabi_fmul+0x1a4>
   13930:	0032      	movs	r2, r6
   13932:	4b27      	ldr	r3, [pc, #156]	; (139d0 <__aeabi_fmul+0x23c>)
   13934:	3280      	adds	r2, #128	; 0x80
   13936:	401d      	ands	r5, r3
   13938:	2afe      	cmp	r2, #254	; 0xfe
   1393a:	dc94      	bgt.n	13866 <__aeabi_fmul+0xd2>
   1393c:	2401      	movs	r4, #1
   1393e:	01a8      	lsls	r0, r5, #6
   13940:	0a40      	lsrs	r0, r0, #9
   13942:	b2d2      	uxtb	r2, r2
   13944:	400c      	ands	r4, r1
   13946:	e76f      	b.n	13828 <__aeabi_fmul+0x94>
   13948:	2080      	movs	r0, #128	; 0x80
   1394a:	03c0      	lsls	r0, r0, #15
   1394c:	4207      	tst	r7, r0
   1394e:	d007      	beq.n	13960 <__aeabi_fmul+0x1cc>
   13950:	4205      	tst	r5, r0
   13952:	d105      	bne.n	13960 <__aeabi_fmul+0x1cc>
   13954:	4328      	orrs	r0, r5
   13956:	0240      	lsls	r0, r0, #9
   13958:	0a40      	lsrs	r0, r0, #9
   1395a:	4644      	mov	r4, r8
   1395c:	22ff      	movs	r2, #255	; 0xff
   1395e:	e763      	b.n	13828 <__aeabi_fmul+0x94>
   13960:	4338      	orrs	r0, r7
   13962:	0240      	lsls	r0, r0, #9
   13964:	0a40      	lsrs	r0, r0, #9
   13966:	22ff      	movs	r2, #255	; 0xff
   13968:	e75e      	b.n	13828 <__aeabi_fmul+0x94>
   1396a:	2401      	movs	r4, #1
   1396c:	1aa3      	subs	r3, r4, r2
   1396e:	2b1b      	cmp	r3, #27
   13970:	dd05      	ble.n	1397e <__aeabi_fmul+0x1ea>
   13972:	400c      	ands	r4, r1
   13974:	2200      	movs	r2, #0
   13976:	2000      	movs	r0, #0
   13978:	e756      	b.n	13828 <__aeabi_fmul+0x94>
   1397a:	465e      	mov	r6, fp
   1397c:	e7cb      	b.n	13916 <__aeabi_fmul+0x182>
   1397e:	002a      	movs	r2, r5
   13980:	2020      	movs	r0, #32
   13982:	40da      	lsrs	r2, r3
   13984:	1ac3      	subs	r3, r0, r3
   13986:	409d      	lsls	r5, r3
   13988:	002b      	movs	r3, r5
   1398a:	1e5d      	subs	r5, r3, #1
   1398c:	41ab      	sbcs	r3, r5
   1398e:	4313      	orrs	r3, r2
   13990:	075a      	lsls	r2, r3, #29
   13992:	d004      	beq.n	1399e <__aeabi_fmul+0x20a>
   13994:	220f      	movs	r2, #15
   13996:	401a      	ands	r2, r3
   13998:	2a04      	cmp	r2, #4
   1399a:	d000      	beq.n	1399e <__aeabi_fmul+0x20a>
   1399c:	3304      	adds	r3, #4
   1399e:	015a      	lsls	r2, r3, #5
   139a0:	d504      	bpl.n	139ac <__aeabi_fmul+0x218>
   139a2:	2401      	movs	r4, #1
   139a4:	2201      	movs	r2, #1
   139a6:	400c      	ands	r4, r1
   139a8:	2000      	movs	r0, #0
   139aa:	e73d      	b.n	13828 <__aeabi_fmul+0x94>
   139ac:	2401      	movs	r4, #1
   139ae:	019b      	lsls	r3, r3, #6
   139b0:	0a58      	lsrs	r0, r3, #9
   139b2:	400c      	ands	r4, r1
   139b4:	2200      	movs	r2, #0
   139b6:	e737      	b.n	13828 <__aeabi_fmul+0x94>
   139b8:	2080      	movs	r0, #128	; 0x80
   139ba:	2401      	movs	r4, #1
   139bc:	03c0      	lsls	r0, r0, #15
   139be:	4328      	orrs	r0, r5
   139c0:	0240      	lsls	r0, r0, #9
   139c2:	0a40      	lsrs	r0, r0, #9
   139c4:	400c      	ands	r4, r1
   139c6:	22ff      	movs	r2, #255	; 0xff
   139c8:	e72e      	b.n	13828 <__aeabi_fmul+0x94>
   139ca:	46c0      	nop			; (mov r8, r8)
   139cc:	0001e704 	.word	0x0001e704
   139d0:	f7ffffff 	.word	0xf7ffffff

000139d4 <__aeabi_fsub>:
   139d4:	b5f0      	push	{r4, r5, r6, r7, lr}
   139d6:	464f      	mov	r7, r9
   139d8:	46d6      	mov	lr, sl
   139da:	4646      	mov	r6, r8
   139dc:	0044      	lsls	r4, r0, #1
   139de:	b5c0      	push	{r6, r7, lr}
   139e0:	0fc2      	lsrs	r2, r0, #31
   139e2:	0247      	lsls	r7, r0, #9
   139e4:	0248      	lsls	r0, r1, #9
   139e6:	0a40      	lsrs	r0, r0, #9
   139e8:	4684      	mov	ip, r0
   139ea:	4666      	mov	r6, ip
   139ec:	0a7b      	lsrs	r3, r7, #9
   139ee:	0048      	lsls	r0, r1, #1
   139f0:	0fc9      	lsrs	r1, r1, #31
   139f2:	469a      	mov	sl, r3
   139f4:	0e24      	lsrs	r4, r4, #24
   139f6:	0015      	movs	r5, r2
   139f8:	00db      	lsls	r3, r3, #3
   139fa:	0e00      	lsrs	r0, r0, #24
   139fc:	4689      	mov	r9, r1
   139fe:	00f6      	lsls	r6, r6, #3
   13a00:	28ff      	cmp	r0, #255	; 0xff
   13a02:	d100      	bne.n	13a06 <__aeabi_fsub+0x32>
   13a04:	e08f      	b.n	13b26 <__aeabi_fsub+0x152>
   13a06:	2101      	movs	r1, #1
   13a08:	464f      	mov	r7, r9
   13a0a:	404f      	eors	r7, r1
   13a0c:	0039      	movs	r1, r7
   13a0e:	4291      	cmp	r1, r2
   13a10:	d066      	beq.n	13ae0 <__aeabi_fsub+0x10c>
   13a12:	1a22      	subs	r2, r4, r0
   13a14:	2a00      	cmp	r2, #0
   13a16:	dc00      	bgt.n	13a1a <__aeabi_fsub+0x46>
   13a18:	e09d      	b.n	13b56 <__aeabi_fsub+0x182>
   13a1a:	2800      	cmp	r0, #0
   13a1c:	d13d      	bne.n	13a9a <__aeabi_fsub+0xc6>
   13a1e:	2e00      	cmp	r6, #0
   13a20:	d100      	bne.n	13a24 <__aeabi_fsub+0x50>
   13a22:	e08b      	b.n	13b3c <__aeabi_fsub+0x168>
   13a24:	1e51      	subs	r1, r2, #1
   13a26:	2900      	cmp	r1, #0
   13a28:	d000      	beq.n	13a2c <__aeabi_fsub+0x58>
   13a2a:	e0b5      	b.n	13b98 <__aeabi_fsub+0x1c4>
   13a2c:	2401      	movs	r4, #1
   13a2e:	1b9b      	subs	r3, r3, r6
   13a30:	015a      	lsls	r2, r3, #5
   13a32:	d544      	bpl.n	13abe <__aeabi_fsub+0xea>
   13a34:	019b      	lsls	r3, r3, #6
   13a36:	099f      	lsrs	r7, r3, #6
   13a38:	0038      	movs	r0, r7
   13a3a:	f001 ff3f 	bl	158bc <__clzsi2>
   13a3e:	3805      	subs	r0, #5
   13a40:	4087      	lsls	r7, r0
   13a42:	4284      	cmp	r4, r0
   13a44:	dd00      	ble.n	13a48 <__aeabi_fsub+0x74>
   13a46:	e096      	b.n	13b76 <__aeabi_fsub+0x1a2>
   13a48:	1b04      	subs	r4, r0, r4
   13a4a:	003a      	movs	r2, r7
   13a4c:	2020      	movs	r0, #32
   13a4e:	3401      	adds	r4, #1
   13a50:	40e2      	lsrs	r2, r4
   13a52:	1b04      	subs	r4, r0, r4
   13a54:	40a7      	lsls	r7, r4
   13a56:	003b      	movs	r3, r7
   13a58:	1e5f      	subs	r7, r3, #1
   13a5a:	41bb      	sbcs	r3, r7
   13a5c:	2400      	movs	r4, #0
   13a5e:	4313      	orrs	r3, r2
   13a60:	075a      	lsls	r2, r3, #29
   13a62:	d004      	beq.n	13a6e <__aeabi_fsub+0x9a>
   13a64:	220f      	movs	r2, #15
   13a66:	401a      	ands	r2, r3
   13a68:	2a04      	cmp	r2, #4
   13a6a:	d000      	beq.n	13a6e <__aeabi_fsub+0x9a>
   13a6c:	3304      	adds	r3, #4
   13a6e:	015a      	lsls	r2, r3, #5
   13a70:	d527      	bpl.n	13ac2 <__aeabi_fsub+0xee>
   13a72:	3401      	adds	r4, #1
   13a74:	2cff      	cmp	r4, #255	; 0xff
   13a76:	d100      	bne.n	13a7a <__aeabi_fsub+0xa6>
   13a78:	e079      	b.n	13b6e <__aeabi_fsub+0x19a>
   13a7a:	2201      	movs	r2, #1
   13a7c:	019b      	lsls	r3, r3, #6
   13a7e:	0a5b      	lsrs	r3, r3, #9
   13a80:	b2e4      	uxtb	r4, r4
   13a82:	402a      	ands	r2, r5
   13a84:	025b      	lsls	r3, r3, #9
   13a86:	05e4      	lsls	r4, r4, #23
   13a88:	0a58      	lsrs	r0, r3, #9
   13a8a:	07d2      	lsls	r2, r2, #31
   13a8c:	4320      	orrs	r0, r4
   13a8e:	4310      	orrs	r0, r2
   13a90:	bc1c      	pop	{r2, r3, r4}
   13a92:	4690      	mov	r8, r2
   13a94:	4699      	mov	r9, r3
   13a96:	46a2      	mov	sl, r4
   13a98:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13a9a:	2cff      	cmp	r4, #255	; 0xff
   13a9c:	d0e0      	beq.n	13a60 <__aeabi_fsub+0x8c>
   13a9e:	2180      	movs	r1, #128	; 0x80
   13aa0:	04c9      	lsls	r1, r1, #19
   13aa2:	430e      	orrs	r6, r1
   13aa4:	2a1b      	cmp	r2, #27
   13aa6:	dc7b      	bgt.n	13ba0 <__aeabi_fsub+0x1cc>
   13aa8:	0031      	movs	r1, r6
   13aaa:	2020      	movs	r0, #32
   13aac:	40d1      	lsrs	r1, r2
   13aae:	1a82      	subs	r2, r0, r2
   13ab0:	4096      	lsls	r6, r2
   13ab2:	1e72      	subs	r2, r6, #1
   13ab4:	4196      	sbcs	r6, r2
   13ab6:	430e      	orrs	r6, r1
   13ab8:	1b9b      	subs	r3, r3, r6
   13aba:	015a      	lsls	r2, r3, #5
   13abc:	d4ba      	bmi.n	13a34 <__aeabi_fsub+0x60>
   13abe:	075a      	lsls	r2, r3, #29
   13ac0:	d1d0      	bne.n	13a64 <__aeabi_fsub+0x90>
   13ac2:	2201      	movs	r2, #1
   13ac4:	08df      	lsrs	r7, r3, #3
   13ac6:	402a      	ands	r2, r5
   13ac8:	2cff      	cmp	r4, #255	; 0xff
   13aca:	d133      	bne.n	13b34 <__aeabi_fsub+0x160>
   13acc:	2f00      	cmp	r7, #0
   13ace:	d100      	bne.n	13ad2 <__aeabi_fsub+0xfe>
   13ad0:	e0a8      	b.n	13c24 <__aeabi_fsub+0x250>
   13ad2:	2380      	movs	r3, #128	; 0x80
   13ad4:	03db      	lsls	r3, r3, #15
   13ad6:	433b      	orrs	r3, r7
   13ad8:	025b      	lsls	r3, r3, #9
   13ada:	0a5b      	lsrs	r3, r3, #9
   13adc:	24ff      	movs	r4, #255	; 0xff
   13ade:	e7d1      	b.n	13a84 <__aeabi_fsub+0xb0>
   13ae0:	1a21      	subs	r1, r4, r0
   13ae2:	2900      	cmp	r1, #0
   13ae4:	dd4c      	ble.n	13b80 <__aeabi_fsub+0x1ac>
   13ae6:	2800      	cmp	r0, #0
   13ae8:	d02a      	beq.n	13b40 <__aeabi_fsub+0x16c>
   13aea:	2cff      	cmp	r4, #255	; 0xff
   13aec:	d0b8      	beq.n	13a60 <__aeabi_fsub+0x8c>
   13aee:	2080      	movs	r0, #128	; 0x80
   13af0:	04c0      	lsls	r0, r0, #19
   13af2:	4306      	orrs	r6, r0
   13af4:	291b      	cmp	r1, #27
   13af6:	dd00      	ble.n	13afa <__aeabi_fsub+0x126>
   13af8:	e0af      	b.n	13c5a <__aeabi_fsub+0x286>
   13afa:	0030      	movs	r0, r6
   13afc:	2720      	movs	r7, #32
   13afe:	40c8      	lsrs	r0, r1
   13b00:	1a79      	subs	r1, r7, r1
   13b02:	408e      	lsls	r6, r1
   13b04:	1e71      	subs	r1, r6, #1
   13b06:	418e      	sbcs	r6, r1
   13b08:	4306      	orrs	r6, r0
   13b0a:	199b      	adds	r3, r3, r6
   13b0c:	0159      	lsls	r1, r3, #5
   13b0e:	d5d6      	bpl.n	13abe <__aeabi_fsub+0xea>
   13b10:	3401      	adds	r4, #1
   13b12:	2cff      	cmp	r4, #255	; 0xff
   13b14:	d100      	bne.n	13b18 <__aeabi_fsub+0x144>
   13b16:	e085      	b.n	13c24 <__aeabi_fsub+0x250>
   13b18:	2201      	movs	r2, #1
   13b1a:	497a      	ldr	r1, [pc, #488]	; (13d04 <__aeabi_fsub+0x330>)
   13b1c:	401a      	ands	r2, r3
   13b1e:	085b      	lsrs	r3, r3, #1
   13b20:	400b      	ands	r3, r1
   13b22:	4313      	orrs	r3, r2
   13b24:	e79c      	b.n	13a60 <__aeabi_fsub+0x8c>
   13b26:	2e00      	cmp	r6, #0
   13b28:	d000      	beq.n	13b2c <__aeabi_fsub+0x158>
   13b2a:	e770      	b.n	13a0e <__aeabi_fsub+0x3a>
   13b2c:	e76b      	b.n	13a06 <__aeabi_fsub+0x32>
   13b2e:	1e3b      	subs	r3, r7, #0
   13b30:	d1c5      	bne.n	13abe <__aeabi_fsub+0xea>
   13b32:	2200      	movs	r2, #0
   13b34:	027b      	lsls	r3, r7, #9
   13b36:	0a5b      	lsrs	r3, r3, #9
   13b38:	b2e4      	uxtb	r4, r4
   13b3a:	e7a3      	b.n	13a84 <__aeabi_fsub+0xb0>
   13b3c:	0014      	movs	r4, r2
   13b3e:	e78f      	b.n	13a60 <__aeabi_fsub+0x8c>
   13b40:	2e00      	cmp	r6, #0
   13b42:	d04d      	beq.n	13be0 <__aeabi_fsub+0x20c>
   13b44:	1e48      	subs	r0, r1, #1
   13b46:	2800      	cmp	r0, #0
   13b48:	d157      	bne.n	13bfa <__aeabi_fsub+0x226>
   13b4a:	199b      	adds	r3, r3, r6
   13b4c:	2401      	movs	r4, #1
   13b4e:	015a      	lsls	r2, r3, #5
   13b50:	d5b5      	bpl.n	13abe <__aeabi_fsub+0xea>
   13b52:	2402      	movs	r4, #2
   13b54:	e7e0      	b.n	13b18 <__aeabi_fsub+0x144>
   13b56:	2a00      	cmp	r2, #0
   13b58:	d125      	bne.n	13ba6 <__aeabi_fsub+0x1d2>
   13b5a:	1c62      	adds	r2, r4, #1
   13b5c:	b2d2      	uxtb	r2, r2
   13b5e:	2a01      	cmp	r2, #1
   13b60:	dd72      	ble.n	13c48 <__aeabi_fsub+0x274>
   13b62:	1b9f      	subs	r7, r3, r6
   13b64:	017a      	lsls	r2, r7, #5
   13b66:	d535      	bpl.n	13bd4 <__aeabi_fsub+0x200>
   13b68:	1af7      	subs	r7, r6, r3
   13b6a:	000d      	movs	r5, r1
   13b6c:	e764      	b.n	13a38 <__aeabi_fsub+0x64>
   13b6e:	2201      	movs	r2, #1
   13b70:	2300      	movs	r3, #0
   13b72:	402a      	ands	r2, r5
   13b74:	e786      	b.n	13a84 <__aeabi_fsub+0xb0>
   13b76:	003b      	movs	r3, r7
   13b78:	4a63      	ldr	r2, [pc, #396]	; (13d08 <__aeabi_fsub+0x334>)
   13b7a:	1a24      	subs	r4, r4, r0
   13b7c:	4013      	ands	r3, r2
   13b7e:	e76f      	b.n	13a60 <__aeabi_fsub+0x8c>
   13b80:	2900      	cmp	r1, #0
   13b82:	d16c      	bne.n	13c5e <__aeabi_fsub+0x28a>
   13b84:	1c61      	adds	r1, r4, #1
   13b86:	b2c8      	uxtb	r0, r1
   13b88:	2801      	cmp	r0, #1
   13b8a:	dd4e      	ble.n	13c2a <__aeabi_fsub+0x256>
   13b8c:	29ff      	cmp	r1, #255	; 0xff
   13b8e:	d049      	beq.n	13c24 <__aeabi_fsub+0x250>
   13b90:	199b      	adds	r3, r3, r6
   13b92:	085b      	lsrs	r3, r3, #1
   13b94:	000c      	movs	r4, r1
   13b96:	e763      	b.n	13a60 <__aeabi_fsub+0x8c>
   13b98:	2aff      	cmp	r2, #255	; 0xff
   13b9a:	d041      	beq.n	13c20 <__aeabi_fsub+0x24c>
   13b9c:	000a      	movs	r2, r1
   13b9e:	e781      	b.n	13aa4 <__aeabi_fsub+0xd0>
   13ba0:	2601      	movs	r6, #1
   13ba2:	1b9b      	subs	r3, r3, r6
   13ba4:	e789      	b.n	13aba <__aeabi_fsub+0xe6>
   13ba6:	2c00      	cmp	r4, #0
   13ba8:	d01c      	beq.n	13be4 <__aeabi_fsub+0x210>
   13baa:	28ff      	cmp	r0, #255	; 0xff
   13bac:	d021      	beq.n	13bf2 <__aeabi_fsub+0x21e>
   13bae:	2480      	movs	r4, #128	; 0x80
   13bb0:	04e4      	lsls	r4, r4, #19
   13bb2:	4252      	negs	r2, r2
   13bb4:	4323      	orrs	r3, r4
   13bb6:	2a1b      	cmp	r2, #27
   13bb8:	dd00      	ble.n	13bbc <__aeabi_fsub+0x1e8>
   13bba:	e096      	b.n	13cea <__aeabi_fsub+0x316>
   13bbc:	001c      	movs	r4, r3
   13bbe:	2520      	movs	r5, #32
   13bc0:	40d4      	lsrs	r4, r2
   13bc2:	1aaa      	subs	r2, r5, r2
   13bc4:	4093      	lsls	r3, r2
   13bc6:	1e5a      	subs	r2, r3, #1
   13bc8:	4193      	sbcs	r3, r2
   13bca:	4323      	orrs	r3, r4
   13bcc:	1af3      	subs	r3, r6, r3
   13bce:	0004      	movs	r4, r0
   13bd0:	000d      	movs	r5, r1
   13bd2:	e72d      	b.n	13a30 <__aeabi_fsub+0x5c>
   13bd4:	2f00      	cmp	r7, #0
   13bd6:	d000      	beq.n	13bda <__aeabi_fsub+0x206>
   13bd8:	e72e      	b.n	13a38 <__aeabi_fsub+0x64>
   13bda:	2200      	movs	r2, #0
   13bdc:	2400      	movs	r4, #0
   13bde:	e7a9      	b.n	13b34 <__aeabi_fsub+0x160>
   13be0:	000c      	movs	r4, r1
   13be2:	e73d      	b.n	13a60 <__aeabi_fsub+0x8c>
   13be4:	2b00      	cmp	r3, #0
   13be6:	d058      	beq.n	13c9a <__aeabi_fsub+0x2c6>
   13be8:	43d2      	mvns	r2, r2
   13bea:	2a00      	cmp	r2, #0
   13bec:	d0ee      	beq.n	13bcc <__aeabi_fsub+0x1f8>
   13bee:	28ff      	cmp	r0, #255	; 0xff
   13bf0:	d1e1      	bne.n	13bb6 <__aeabi_fsub+0x1e2>
   13bf2:	0033      	movs	r3, r6
   13bf4:	24ff      	movs	r4, #255	; 0xff
   13bf6:	000d      	movs	r5, r1
   13bf8:	e732      	b.n	13a60 <__aeabi_fsub+0x8c>
   13bfa:	29ff      	cmp	r1, #255	; 0xff
   13bfc:	d010      	beq.n	13c20 <__aeabi_fsub+0x24c>
   13bfe:	0001      	movs	r1, r0
   13c00:	e778      	b.n	13af4 <__aeabi_fsub+0x120>
   13c02:	2b00      	cmp	r3, #0
   13c04:	d06e      	beq.n	13ce4 <__aeabi_fsub+0x310>
   13c06:	24ff      	movs	r4, #255	; 0xff
   13c08:	2e00      	cmp	r6, #0
   13c0a:	d100      	bne.n	13c0e <__aeabi_fsub+0x23a>
   13c0c:	e728      	b.n	13a60 <__aeabi_fsub+0x8c>
   13c0e:	2280      	movs	r2, #128	; 0x80
   13c10:	4651      	mov	r1, sl
   13c12:	03d2      	lsls	r2, r2, #15
   13c14:	4211      	tst	r1, r2
   13c16:	d003      	beq.n	13c20 <__aeabi_fsub+0x24c>
   13c18:	4661      	mov	r1, ip
   13c1a:	4211      	tst	r1, r2
   13c1c:	d100      	bne.n	13c20 <__aeabi_fsub+0x24c>
   13c1e:	0033      	movs	r3, r6
   13c20:	24ff      	movs	r4, #255	; 0xff
   13c22:	e71d      	b.n	13a60 <__aeabi_fsub+0x8c>
   13c24:	24ff      	movs	r4, #255	; 0xff
   13c26:	2300      	movs	r3, #0
   13c28:	e72c      	b.n	13a84 <__aeabi_fsub+0xb0>
   13c2a:	2c00      	cmp	r4, #0
   13c2c:	d1e9      	bne.n	13c02 <__aeabi_fsub+0x22e>
   13c2e:	2b00      	cmp	r3, #0
   13c30:	d063      	beq.n	13cfa <__aeabi_fsub+0x326>
   13c32:	2e00      	cmp	r6, #0
   13c34:	d100      	bne.n	13c38 <__aeabi_fsub+0x264>
   13c36:	e713      	b.n	13a60 <__aeabi_fsub+0x8c>
   13c38:	199b      	adds	r3, r3, r6
   13c3a:	015a      	lsls	r2, r3, #5
   13c3c:	d400      	bmi.n	13c40 <__aeabi_fsub+0x26c>
   13c3e:	e73e      	b.n	13abe <__aeabi_fsub+0xea>
   13c40:	4a31      	ldr	r2, [pc, #196]	; (13d08 <__aeabi_fsub+0x334>)
   13c42:	000c      	movs	r4, r1
   13c44:	4013      	ands	r3, r2
   13c46:	e70b      	b.n	13a60 <__aeabi_fsub+0x8c>
   13c48:	2c00      	cmp	r4, #0
   13c4a:	d11e      	bne.n	13c8a <__aeabi_fsub+0x2b6>
   13c4c:	2b00      	cmp	r3, #0
   13c4e:	d12f      	bne.n	13cb0 <__aeabi_fsub+0x2dc>
   13c50:	2e00      	cmp	r6, #0
   13c52:	d04f      	beq.n	13cf4 <__aeabi_fsub+0x320>
   13c54:	0033      	movs	r3, r6
   13c56:	000d      	movs	r5, r1
   13c58:	e702      	b.n	13a60 <__aeabi_fsub+0x8c>
   13c5a:	2601      	movs	r6, #1
   13c5c:	e755      	b.n	13b0a <__aeabi_fsub+0x136>
   13c5e:	2c00      	cmp	r4, #0
   13c60:	d11f      	bne.n	13ca2 <__aeabi_fsub+0x2ce>
   13c62:	2b00      	cmp	r3, #0
   13c64:	d043      	beq.n	13cee <__aeabi_fsub+0x31a>
   13c66:	43c9      	mvns	r1, r1
   13c68:	2900      	cmp	r1, #0
   13c6a:	d00b      	beq.n	13c84 <__aeabi_fsub+0x2b0>
   13c6c:	28ff      	cmp	r0, #255	; 0xff
   13c6e:	d039      	beq.n	13ce4 <__aeabi_fsub+0x310>
   13c70:	291b      	cmp	r1, #27
   13c72:	dc44      	bgt.n	13cfe <__aeabi_fsub+0x32a>
   13c74:	001c      	movs	r4, r3
   13c76:	2720      	movs	r7, #32
   13c78:	40cc      	lsrs	r4, r1
   13c7a:	1a79      	subs	r1, r7, r1
   13c7c:	408b      	lsls	r3, r1
   13c7e:	1e59      	subs	r1, r3, #1
   13c80:	418b      	sbcs	r3, r1
   13c82:	4323      	orrs	r3, r4
   13c84:	199b      	adds	r3, r3, r6
   13c86:	0004      	movs	r4, r0
   13c88:	e740      	b.n	13b0c <__aeabi_fsub+0x138>
   13c8a:	2b00      	cmp	r3, #0
   13c8c:	d11a      	bne.n	13cc4 <__aeabi_fsub+0x2f0>
   13c8e:	2e00      	cmp	r6, #0
   13c90:	d124      	bne.n	13cdc <__aeabi_fsub+0x308>
   13c92:	2780      	movs	r7, #128	; 0x80
   13c94:	2200      	movs	r2, #0
   13c96:	03ff      	lsls	r7, r7, #15
   13c98:	e71b      	b.n	13ad2 <__aeabi_fsub+0xfe>
   13c9a:	0033      	movs	r3, r6
   13c9c:	0004      	movs	r4, r0
   13c9e:	000d      	movs	r5, r1
   13ca0:	e6de      	b.n	13a60 <__aeabi_fsub+0x8c>
   13ca2:	28ff      	cmp	r0, #255	; 0xff
   13ca4:	d01e      	beq.n	13ce4 <__aeabi_fsub+0x310>
   13ca6:	2480      	movs	r4, #128	; 0x80
   13ca8:	04e4      	lsls	r4, r4, #19
   13caa:	4249      	negs	r1, r1
   13cac:	4323      	orrs	r3, r4
   13cae:	e7df      	b.n	13c70 <__aeabi_fsub+0x29c>
   13cb0:	2e00      	cmp	r6, #0
   13cb2:	d100      	bne.n	13cb6 <__aeabi_fsub+0x2e2>
   13cb4:	e6d4      	b.n	13a60 <__aeabi_fsub+0x8c>
   13cb6:	1b9f      	subs	r7, r3, r6
   13cb8:	017a      	lsls	r2, r7, #5
   13cba:	d400      	bmi.n	13cbe <__aeabi_fsub+0x2ea>
   13cbc:	e737      	b.n	13b2e <__aeabi_fsub+0x15a>
   13cbe:	1af3      	subs	r3, r6, r3
   13cc0:	000d      	movs	r5, r1
   13cc2:	e6cd      	b.n	13a60 <__aeabi_fsub+0x8c>
   13cc4:	24ff      	movs	r4, #255	; 0xff
   13cc6:	2e00      	cmp	r6, #0
   13cc8:	d100      	bne.n	13ccc <__aeabi_fsub+0x2f8>
   13cca:	e6c9      	b.n	13a60 <__aeabi_fsub+0x8c>
   13ccc:	2280      	movs	r2, #128	; 0x80
   13cce:	4650      	mov	r0, sl
   13cd0:	03d2      	lsls	r2, r2, #15
   13cd2:	4210      	tst	r0, r2
   13cd4:	d0a4      	beq.n	13c20 <__aeabi_fsub+0x24c>
   13cd6:	4660      	mov	r0, ip
   13cd8:	4210      	tst	r0, r2
   13cda:	d1a1      	bne.n	13c20 <__aeabi_fsub+0x24c>
   13cdc:	0033      	movs	r3, r6
   13cde:	000d      	movs	r5, r1
   13ce0:	24ff      	movs	r4, #255	; 0xff
   13ce2:	e6bd      	b.n	13a60 <__aeabi_fsub+0x8c>
   13ce4:	0033      	movs	r3, r6
   13ce6:	24ff      	movs	r4, #255	; 0xff
   13ce8:	e6ba      	b.n	13a60 <__aeabi_fsub+0x8c>
   13cea:	2301      	movs	r3, #1
   13cec:	e76e      	b.n	13bcc <__aeabi_fsub+0x1f8>
   13cee:	0033      	movs	r3, r6
   13cf0:	0004      	movs	r4, r0
   13cf2:	e6b5      	b.n	13a60 <__aeabi_fsub+0x8c>
   13cf4:	2700      	movs	r7, #0
   13cf6:	2200      	movs	r2, #0
   13cf8:	e71c      	b.n	13b34 <__aeabi_fsub+0x160>
   13cfa:	0033      	movs	r3, r6
   13cfc:	e6b0      	b.n	13a60 <__aeabi_fsub+0x8c>
   13cfe:	2301      	movs	r3, #1
   13d00:	e7c0      	b.n	13c84 <__aeabi_fsub+0x2b0>
   13d02:	46c0      	nop			; (mov r8, r8)
   13d04:	7dffffff 	.word	0x7dffffff
   13d08:	fbffffff 	.word	0xfbffffff

00013d0c <__aeabi_f2iz>:
   13d0c:	0241      	lsls	r1, r0, #9
   13d0e:	0043      	lsls	r3, r0, #1
   13d10:	0fc2      	lsrs	r2, r0, #31
   13d12:	0a49      	lsrs	r1, r1, #9
   13d14:	0e1b      	lsrs	r3, r3, #24
   13d16:	2000      	movs	r0, #0
   13d18:	2b7e      	cmp	r3, #126	; 0x7e
   13d1a:	dd0d      	ble.n	13d38 <__aeabi_f2iz+0x2c>
   13d1c:	2b9d      	cmp	r3, #157	; 0x9d
   13d1e:	dc0c      	bgt.n	13d3a <__aeabi_f2iz+0x2e>
   13d20:	2080      	movs	r0, #128	; 0x80
   13d22:	0400      	lsls	r0, r0, #16
   13d24:	4301      	orrs	r1, r0
   13d26:	2b95      	cmp	r3, #149	; 0x95
   13d28:	dc0a      	bgt.n	13d40 <__aeabi_f2iz+0x34>
   13d2a:	2096      	movs	r0, #150	; 0x96
   13d2c:	1ac3      	subs	r3, r0, r3
   13d2e:	40d9      	lsrs	r1, r3
   13d30:	4248      	negs	r0, r1
   13d32:	2a00      	cmp	r2, #0
   13d34:	d100      	bne.n	13d38 <__aeabi_f2iz+0x2c>
   13d36:	0008      	movs	r0, r1
   13d38:	4770      	bx	lr
   13d3a:	4b03      	ldr	r3, [pc, #12]	; (13d48 <__aeabi_f2iz+0x3c>)
   13d3c:	18d0      	adds	r0, r2, r3
   13d3e:	e7fb      	b.n	13d38 <__aeabi_f2iz+0x2c>
   13d40:	3b96      	subs	r3, #150	; 0x96
   13d42:	4099      	lsls	r1, r3
   13d44:	e7f4      	b.n	13d30 <__aeabi_f2iz+0x24>
   13d46:	46c0      	nop			; (mov r8, r8)
   13d48:	7fffffff 	.word	0x7fffffff

00013d4c <__aeabi_i2f>:
   13d4c:	b570      	push	{r4, r5, r6, lr}
   13d4e:	2800      	cmp	r0, #0
   13d50:	d030      	beq.n	13db4 <__aeabi_i2f+0x68>
   13d52:	17c3      	asrs	r3, r0, #31
   13d54:	18c4      	adds	r4, r0, r3
   13d56:	405c      	eors	r4, r3
   13d58:	0fc5      	lsrs	r5, r0, #31
   13d5a:	0020      	movs	r0, r4
   13d5c:	f001 fdae 	bl	158bc <__clzsi2>
   13d60:	239e      	movs	r3, #158	; 0x9e
   13d62:	1a1b      	subs	r3, r3, r0
   13d64:	2b96      	cmp	r3, #150	; 0x96
   13d66:	dc0d      	bgt.n	13d84 <__aeabi_i2f+0x38>
   13d68:	2296      	movs	r2, #150	; 0x96
   13d6a:	1ad2      	subs	r2, r2, r3
   13d6c:	4094      	lsls	r4, r2
   13d6e:	002a      	movs	r2, r5
   13d70:	0264      	lsls	r4, r4, #9
   13d72:	0a64      	lsrs	r4, r4, #9
   13d74:	b2db      	uxtb	r3, r3
   13d76:	0264      	lsls	r4, r4, #9
   13d78:	05db      	lsls	r3, r3, #23
   13d7a:	0a60      	lsrs	r0, r4, #9
   13d7c:	07d2      	lsls	r2, r2, #31
   13d7e:	4318      	orrs	r0, r3
   13d80:	4310      	orrs	r0, r2
   13d82:	bd70      	pop	{r4, r5, r6, pc}
   13d84:	2b99      	cmp	r3, #153	; 0x99
   13d86:	dc19      	bgt.n	13dbc <__aeabi_i2f+0x70>
   13d88:	2299      	movs	r2, #153	; 0x99
   13d8a:	1ad2      	subs	r2, r2, r3
   13d8c:	2a00      	cmp	r2, #0
   13d8e:	dd29      	ble.n	13de4 <__aeabi_i2f+0x98>
   13d90:	4094      	lsls	r4, r2
   13d92:	0022      	movs	r2, r4
   13d94:	4c14      	ldr	r4, [pc, #80]	; (13de8 <__aeabi_i2f+0x9c>)
   13d96:	4014      	ands	r4, r2
   13d98:	0751      	lsls	r1, r2, #29
   13d9a:	d004      	beq.n	13da6 <__aeabi_i2f+0x5a>
   13d9c:	210f      	movs	r1, #15
   13d9e:	400a      	ands	r2, r1
   13da0:	2a04      	cmp	r2, #4
   13da2:	d000      	beq.n	13da6 <__aeabi_i2f+0x5a>
   13da4:	3404      	adds	r4, #4
   13da6:	0162      	lsls	r2, r4, #5
   13da8:	d413      	bmi.n	13dd2 <__aeabi_i2f+0x86>
   13daa:	01a4      	lsls	r4, r4, #6
   13dac:	0a64      	lsrs	r4, r4, #9
   13dae:	b2db      	uxtb	r3, r3
   13db0:	002a      	movs	r2, r5
   13db2:	e7e0      	b.n	13d76 <__aeabi_i2f+0x2a>
   13db4:	2200      	movs	r2, #0
   13db6:	2300      	movs	r3, #0
   13db8:	2400      	movs	r4, #0
   13dba:	e7dc      	b.n	13d76 <__aeabi_i2f+0x2a>
   13dbc:	2205      	movs	r2, #5
   13dbe:	0021      	movs	r1, r4
   13dc0:	1a12      	subs	r2, r2, r0
   13dc2:	40d1      	lsrs	r1, r2
   13dc4:	22b9      	movs	r2, #185	; 0xb9
   13dc6:	1ad2      	subs	r2, r2, r3
   13dc8:	4094      	lsls	r4, r2
   13dca:	1e62      	subs	r2, r4, #1
   13dcc:	4194      	sbcs	r4, r2
   13dce:	430c      	orrs	r4, r1
   13dd0:	e7da      	b.n	13d88 <__aeabi_i2f+0x3c>
   13dd2:	4b05      	ldr	r3, [pc, #20]	; (13de8 <__aeabi_i2f+0x9c>)
   13dd4:	002a      	movs	r2, r5
   13dd6:	401c      	ands	r4, r3
   13dd8:	239f      	movs	r3, #159	; 0x9f
   13dda:	01a4      	lsls	r4, r4, #6
   13ddc:	1a1b      	subs	r3, r3, r0
   13dde:	0a64      	lsrs	r4, r4, #9
   13de0:	b2db      	uxtb	r3, r3
   13de2:	e7c8      	b.n	13d76 <__aeabi_i2f+0x2a>
   13de4:	0022      	movs	r2, r4
   13de6:	e7d5      	b.n	13d94 <__aeabi_i2f+0x48>
   13de8:	fbffffff 	.word	0xfbffffff

00013dec <__aeabi_ui2f>:
   13dec:	b510      	push	{r4, lr}
   13dee:	1e04      	subs	r4, r0, #0
   13df0:	d027      	beq.n	13e42 <__aeabi_ui2f+0x56>
   13df2:	f001 fd63 	bl	158bc <__clzsi2>
   13df6:	239e      	movs	r3, #158	; 0x9e
   13df8:	1a1b      	subs	r3, r3, r0
   13dfa:	2b96      	cmp	r3, #150	; 0x96
   13dfc:	dc0a      	bgt.n	13e14 <__aeabi_ui2f+0x28>
   13dfe:	2296      	movs	r2, #150	; 0x96
   13e00:	1ad2      	subs	r2, r2, r3
   13e02:	4094      	lsls	r4, r2
   13e04:	0264      	lsls	r4, r4, #9
   13e06:	0a64      	lsrs	r4, r4, #9
   13e08:	b2db      	uxtb	r3, r3
   13e0a:	0264      	lsls	r4, r4, #9
   13e0c:	05db      	lsls	r3, r3, #23
   13e0e:	0a60      	lsrs	r0, r4, #9
   13e10:	4318      	orrs	r0, r3
   13e12:	bd10      	pop	{r4, pc}
   13e14:	2b99      	cmp	r3, #153	; 0x99
   13e16:	dc17      	bgt.n	13e48 <__aeabi_ui2f+0x5c>
   13e18:	2299      	movs	r2, #153	; 0x99
   13e1a:	1ad2      	subs	r2, r2, r3
   13e1c:	2a00      	cmp	r2, #0
   13e1e:	dd27      	ble.n	13e70 <__aeabi_ui2f+0x84>
   13e20:	4094      	lsls	r4, r2
   13e22:	0022      	movs	r2, r4
   13e24:	4c13      	ldr	r4, [pc, #76]	; (13e74 <__aeabi_ui2f+0x88>)
   13e26:	4014      	ands	r4, r2
   13e28:	0751      	lsls	r1, r2, #29
   13e2a:	d004      	beq.n	13e36 <__aeabi_ui2f+0x4a>
   13e2c:	210f      	movs	r1, #15
   13e2e:	400a      	ands	r2, r1
   13e30:	2a04      	cmp	r2, #4
   13e32:	d000      	beq.n	13e36 <__aeabi_ui2f+0x4a>
   13e34:	3404      	adds	r4, #4
   13e36:	0162      	lsls	r2, r4, #5
   13e38:	d412      	bmi.n	13e60 <__aeabi_ui2f+0x74>
   13e3a:	01a4      	lsls	r4, r4, #6
   13e3c:	0a64      	lsrs	r4, r4, #9
   13e3e:	b2db      	uxtb	r3, r3
   13e40:	e7e3      	b.n	13e0a <__aeabi_ui2f+0x1e>
   13e42:	2300      	movs	r3, #0
   13e44:	2400      	movs	r4, #0
   13e46:	e7e0      	b.n	13e0a <__aeabi_ui2f+0x1e>
   13e48:	22b9      	movs	r2, #185	; 0xb9
   13e4a:	0021      	movs	r1, r4
   13e4c:	1ad2      	subs	r2, r2, r3
   13e4e:	4091      	lsls	r1, r2
   13e50:	000a      	movs	r2, r1
   13e52:	1e51      	subs	r1, r2, #1
   13e54:	418a      	sbcs	r2, r1
   13e56:	2105      	movs	r1, #5
   13e58:	1a09      	subs	r1, r1, r0
   13e5a:	40cc      	lsrs	r4, r1
   13e5c:	4314      	orrs	r4, r2
   13e5e:	e7db      	b.n	13e18 <__aeabi_ui2f+0x2c>
   13e60:	4b04      	ldr	r3, [pc, #16]	; (13e74 <__aeabi_ui2f+0x88>)
   13e62:	401c      	ands	r4, r3
   13e64:	239f      	movs	r3, #159	; 0x9f
   13e66:	01a4      	lsls	r4, r4, #6
   13e68:	1a1b      	subs	r3, r3, r0
   13e6a:	0a64      	lsrs	r4, r4, #9
   13e6c:	b2db      	uxtb	r3, r3
   13e6e:	e7cc      	b.n	13e0a <__aeabi_ui2f+0x1e>
   13e70:	0022      	movs	r2, r4
   13e72:	e7d7      	b.n	13e24 <__aeabi_ui2f+0x38>
   13e74:	fbffffff 	.word	0xfbffffff

00013e78 <__aeabi_dadd>:
   13e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   13e7a:	4645      	mov	r5, r8
   13e7c:	46de      	mov	lr, fp
   13e7e:	4657      	mov	r7, sl
   13e80:	464e      	mov	r6, r9
   13e82:	030c      	lsls	r4, r1, #12
   13e84:	b5e0      	push	{r5, r6, r7, lr}
   13e86:	004e      	lsls	r6, r1, #1
   13e88:	0fc9      	lsrs	r1, r1, #31
   13e8a:	4688      	mov	r8, r1
   13e8c:	000d      	movs	r5, r1
   13e8e:	0a61      	lsrs	r1, r4, #9
   13e90:	0f44      	lsrs	r4, r0, #29
   13e92:	430c      	orrs	r4, r1
   13e94:	00c7      	lsls	r7, r0, #3
   13e96:	0319      	lsls	r1, r3, #12
   13e98:	0058      	lsls	r0, r3, #1
   13e9a:	0fdb      	lsrs	r3, r3, #31
   13e9c:	469b      	mov	fp, r3
   13e9e:	0a4b      	lsrs	r3, r1, #9
   13ea0:	0f51      	lsrs	r1, r2, #29
   13ea2:	430b      	orrs	r3, r1
   13ea4:	0d76      	lsrs	r6, r6, #21
   13ea6:	0d40      	lsrs	r0, r0, #21
   13ea8:	0019      	movs	r1, r3
   13eaa:	00d2      	lsls	r2, r2, #3
   13eac:	45d8      	cmp	r8, fp
   13eae:	d100      	bne.n	13eb2 <__aeabi_dadd+0x3a>
   13eb0:	e0ae      	b.n	14010 <__aeabi_dadd+0x198>
   13eb2:	1a35      	subs	r5, r6, r0
   13eb4:	2d00      	cmp	r5, #0
   13eb6:	dc00      	bgt.n	13eba <__aeabi_dadd+0x42>
   13eb8:	e0f6      	b.n	140a8 <__aeabi_dadd+0x230>
   13eba:	2800      	cmp	r0, #0
   13ebc:	d10f      	bne.n	13ede <__aeabi_dadd+0x66>
   13ebe:	4313      	orrs	r3, r2
   13ec0:	d100      	bne.n	13ec4 <__aeabi_dadd+0x4c>
   13ec2:	e0db      	b.n	1407c <__aeabi_dadd+0x204>
   13ec4:	1e6b      	subs	r3, r5, #1
   13ec6:	2b00      	cmp	r3, #0
   13ec8:	d000      	beq.n	13ecc <__aeabi_dadd+0x54>
   13eca:	e137      	b.n	1413c <__aeabi_dadd+0x2c4>
   13ecc:	1aba      	subs	r2, r7, r2
   13ece:	4297      	cmp	r7, r2
   13ed0:	41bf      	sbcs	r7, r7
   13ed2:	1a64      	subs	r4, r4, r1
   13ed4:	427f      	negs	r7, r7
   13ed6:	1be4      	subs	r4, r4, r7
   13ed8:	2601      	movs	r6, #1
   13eda:	0017      	movs	r7, r2
   13edc:	e024      	b.n	13f28 <__aeabi_dadd+0xb0>
   13ede:	4bc6      	ldr	r3, [pc, #792]	; (141f8 <__aeabi_dadd+0x380>)
   13ee0:	429e      	cmp	r6, r3
   13ee2:	d04d      	beq.n	13f80 <__aeabi_dadd+0x108>
   13ee4:	2380      	movs	r3, #128	; 0x80
   13ee6:	041b      	lsls	r3, r3, #16
   13ee8:	4319      	orrs	r1, r3
   13eea:	2d38      	cmp	r5, #56	; 0x38
   13eec:	dd00      	ble.n	13ef0 <__aeabi_dadd+0x78>
   13eee:	e107      	b.n	14100 <__aeabi_dadd+0x288>
   13ef0:	2d1f      	cmp	r5, #31
   13ef2:	dd00      	ble.n	13ef6 <__aeabi_dadd+0x7e>
   13ef4:	e138      	b.n	14168 <__aeabi_dadd+0x2f0>
   13ef6:	2020      	movs	r0, #32
   13ef8:	1b43      	subs	r3, r0, r5
   13efa:	469a      	mov	sl, r3
   13efc:	000b      	movs	r3, r1
   13efe:	4650      	mov	r0, sl
   13f00:	4083      	lsls	r3, r0
   13f02:	4699      	mov	r9, r3
   13f04:	0013      	movs	r3, r2
   13f06:	4648      	mov	r0, r9
   13f08:	40eb      	lsrs	r3, r5
   13f0a:	4318      	orrs	r0, r3
   13f0c:	0003      	movs	r3, r0
   13f0e:	4650      	mov	r0, sl
   13f10:	4082      	lsls	r2, r0
   13f12:	1e50      	subs	r0, r2, #1
   13f14:	4182      	sbcs	r2, r0
   13f16:	40e9      	lsrs	r1, r5
   13f18:	431a      	orrs	r2, r3
   13f1a:	1aba      	subs	r2, r7, r2
   13f1c:	1a61      	subs	r1, r4, r1
   13f1e:	4297      	cmp	r7, r2
   13f20:	41a4      	sbcs	r4, r4
   13f22:	0017      	movs	r7, r2
   13f24:	4264      	negs	r4, r4
   13f26:	1b0c      	subs	r4, r1, r4
   13f28:	0223      	lsls	r3, r4, #8
   13f2a:	d562      	bpl.n	13ff2 <__aeabi_dadd+0x17a>
   13f2c:	0264      	lsls	r4, r4, #9
   13f2e:	0a65      	lsrs	r5, r4, #9
   13f30:	2d00      	cmp	r5, #0
   13f32:	d100      	bne.n	13f36 <__aeabi_dadd+0xbe>
   13f34:	e0df      	b.n	140f6 <__aeabi_dadd+0x27e>
   13f36:	0028      	movs	r0, r5
   13f38:	f001 fcc0 	bl	158bc <__clzsi2>
   13f3c:	0003      	movs	r3, r0
   13f3e:	3b08      	subs	r3, #8
   13f40:	2b1f      	cmp	r3, #31
   13f42:	dd00      	ble.n	13f46 <__aeabi_dadd+0xce>
   13f44:	e0d2      	b.n	140ec <__aeabi_dadd+0x274>
   13f46:	2220      	movs	r2, #32
   13f48:	003c      	movs	r4, r7
   13f4a:	1ad2      	subs	r2, r2, r3
   13f4c:	409d      	lsls	r5, r3
   13f4e:	40d4      	lsrs	r4, r2
   13f50:	409f      	lsls	r7, r3
   13f52:	4325      	orrs	r5, r4
   13f54:	429e      	cmp	r6, r3
   13f56:	dd00      	ble.n	13f5a <__aeabi_dadd+0xe2>
   13f58:	e0c4      	b.n	140e4 <__aeabi_dadd+0x26c>
   13f5a:	1b9e      	subs	r6, r3, r6
   13f5c:	1c73      	adds	r3, r6, #1
   13f5e:	2b1f      	cmp	r3, #31
   13f60:	dd00      	ble.n	13f64 <__aeabi_dadd+0xec>
   13f62:	e0f1      	b.n	14148 <__aeabi_dadd+0x2d0>
   13f64:	2220      	movs	r2, #32
   13f66:	0038      	movs	r0, r7
   13f68:	0029      	movs	r1, r5
   13f6a:	1ad2      	subs	r2, r2, r3
   13f6c:	40d8      	lsrs	r0, r3
   13f6e:	4091      	lsls	r1, r2
   13f70:	4097      	lsls	r7, r2
   13f72:	002c      	movs	r4, r5
   13f74:	4301      	orrs	r1, r0
   13f76:	1e78      	subs	r0, r7, #1
   13f78:	4187      	sbcs	r7, r0
   13f7a:	40dc      	lsrs	r4, r3
   13f7c:	2600      	movs	r6, #0
   13f7e:	430f      	orrs	r7, r1
   13f80:	077b      	lsls	r3, r7, #29
   13f82:	d009      	beq.n	13f98 <__aeabi_dadd+0x120>
   13f84:	230f      	movs	r3, #15
   13f86:	403b      	ands	r3, r7
   13f88:	2b04      	cmp	r3, #4
   13f8a:	d005      	beq.n	13f98 <__aeabi_dadd+0x120>
   13f8c:	1d3b      	adds	r3, r7, #4
   13f8e:	42bb      	cmp	r3, r7
   13f90:	41bf      	sbcs	r7, r7
   13f92:	427f      	negs	r7, r7
   13f94:	19e4      	adds	r4, r4, r7
   13f96:	001f      	movs	r7, r3
   13f98:	0223      	lsls	r3, r4, #8
   13f9a:	d52c      	bpl.n	13ff6 <__aeabi_dadd+0x17e>
   13f9c:	4b96      	ldr	r3, [pc, #600]	; (141f8 <__aeabi_dadd+0x380>)
   13f9e:	3601      	adds	r6, #1
   13fa0:	429e      	cmp	r6, r3
   13fa2:	d100      	bne.n	13fa6 <__aeabi_dadd+0x12e>
   13fa4:	e09a      	b.n	140dc <__aeabi_dadd+0x264>
   13fa6:	4645      	mov	r5, r8
   13fa8:	4b94      	ldr	r3, [pc, #592]	; (141fc <__aeabi_dadd+0x384>)
   13faa:	08ff      	lsrs	r7, r7, #3
   13fac:	401c      	ands	r4, r3
   13fae:	0760      	lsls	r0, r4, #29
   13fb0:	0576      	lsls	r6, r6, #21
   13fb2:	0264      	lsls	r4, r4, #9
   13fb4:	4307      	orrs	r7, r0
   13fb6:	0b24      	lsrs	r4, r4, #12
   13fb8:	0d76      	lsrs	r6, r6, #21
   13fba:	2100      	movs	r1, #0
   13fbc:	0324      	lsls	r4, r4, #12
   13fbe:	0b23      	lsrs	r3, r4, #12
   13fc0:	0d0c      	lsrs	r4, r1, #20
   13fc2:	4a8f      	ldr	r2, [pc, #572]	; (14200 <__aeabi_dadd+0x388>)
   13fc4:	0524      	lsls	r4, r4, #20
   13fc6:	431c      	orrs	r4, r3
   13fc8:	4014      	ands	r4, r2
   13fca:	0533      	lsls	r3, r6, #20
   13fcc:	4323      	orrs	r3, r4
   13fce:	005b      	lsls	r3, r3, #1
   13fd0:	07ed      	lsls	r5, r5, #31
   13fd2:	085b      	lsrs	r3, r3, #1
   13fd4:	432b      	orrs	r3, r5
   13fd6:	0038      	movs	r0, r7
   13fd8:	0019      	movs	r1, r3
   13fda:	bc3c      	pop	{r2, r3, r4, r5}
   13fdc:	4690      	mov	r8, r2
   13fde:	4699      	mov	r9, r3
   13fe0:	46a2      	mov	sl, r4
   13fe2:	46ab      	mov	fp, r5
   13fe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   13fe6:	4664      	mov	r4, ip
   13fe8:	4304      	orrs	r4, r0
   13fea:	d100      	bne.n	13fee <__aeabi_dadd+0x176>
   13fec:	e211      	b.n	14412 <__aeabi_dadd+0x59a>
   13fee:	0004      	movs	r4, r0
   13ff0:	4667      	mov	r7, ip
   13ff2:	077b      	lsls	r3, r7, #29
   13ff4:	d1c6      	bne.n	13f84 <__aeabi_dadd+0x10c>
   13ff6:	4645      	mov	r5, r8
   13ff8:	0760      	lsls	r0, r4, #29
   13ffa:	08ff      	lsrs	r7, r7, #3
   13ffc:	4307      	orrs	r7, r0
   13ffe:	08e4      	lsrs	r4, r4, #3
   14000:	4b7d      	ldr	r3, [pc, #500]	; (141f8 <__aeabi_dadd+0x380>)
   14002:	429e      	cmp	r6, r3
   14004:	d030      	beq.n	14068 <__aeabi_dadd+0x1f0>
   14006:	0324      	lsls	r4, r4, #12
   14008:	0576      	lsls	r6, r6, #21
   1400a:	0b24      	lsrs	r4, r4, #12
   1400c:	0d76      	lsrs	r6, r6, #21
   1400e:	e7d4      	b.n	13fba <__aeabi_dadd+0x142>
   14010:	1a33      	subs	r3, r6, r0
   14012:	469a      	mov	sl, r3
   14014:	2b00      	cmp	r3, #0
   14016:	dd78      	ble.n	1410a <__aeabi_dadd+0x292>
   14018:	2800      	cmp	r0, #0
   1401a:	d031      	beq.n	14080 <__aeabi_dadd+0x208>
   1401c:	4876      	ldr	r0, [pc, #472]	; (141f8 <__aeabi_dadd+0x380>)
   1401e:	4286      	cmp	r6, r0
   14020:	d0ae      	beq.n	13f80 <__aeabi_dadd+0x108>
   14022:	2080      	movs	r0, #128	; 0x80
   14024:	0400      	lsls	r0, r0, #16
   14026:	4301      	orrs	r1, r0
   14028:	4653      	mov	r3, sl
   1402a:	2b38      	cmp	r3, #56	; 0x38
   1402c:	dc00      	bgt.n	14030 <__aeabi_dadd+0x1b8>
   1402e:	e0e9      	b.n	14204 <__aeabi_dadd+0x38c>
   14030:	430a      	orrs	r2, r1
   14032:	1e51      	subs	r1, r2, #1
   14034:	418a      	sbcs	r2, r1
   14036:	2100      	movs	r1, #0
   14038:	19d2      	adds	r2, r2, r7
   1403a:	42ba      	cmp	r2, r7
   1403c:	41bf      	sbcs	r7, r7
   1403e:	1909      	adds	r1, r1, r4
   14040:	427c      	negs	r4, r7
   14042:	0017      	movs	r7, r2
   14044:	190c      	adds	r4, r1, r4
   14046:	0223      	lsls	r3, r4, #8
   14048:	d5d3      	bpl.n	13ff2 <__aeabi_dadd+0x17a>
   1404a:	4b6b      	ldr	r3, [pc, #428]	; (141f8 <__aeabi_dadd+0x380>)
   1404c:	3601      	adds	r6, #1
   1404e:	429e      	cmp	r6, r3
   14050:	d100      	bne.n	14054 <__aeabi_dadd+0x1dc>
   14052:	e13a      	b.n	142ca <__aeabi_dadd+0x452>
   14054:	2001      	movs	r0, #1
   14056:	4b69      	ldr	r3, [pc, #420]	; (141fc <__aeabi_dadd+0x384>)
   14058:	401c      	ands	r4, r3
   1405a:	087b      	lsrs	r3, r7, #1
   1405c:	4007      	ands	r7, r0
   1405e:	431f      	orrs	r7, r3
   14060:	07e0      	lsls	r0, r4, #31
   14062:	4307      	orrs	r7, r0
   14064:	0864      	lsrs	r4, r4, #1
   14066:	e78b      	b.n	13f80 <__aeabi_dadd+0x108>
   14068:	0023      	movs	r3, r4
   1406a:	433b      	orrs	r3, r7
   1406c:	d100      	bne.n	14070 <__aeabi_dadd+0x1f8>
   1406e:	e1cb      	b.n	14408 <__aeabi_dadd+0x590>
   14070:	2280      	movs	r2, #128	; 0x80
   14072:	0312      	lsls	r2, r2, #12
   14074:	4314      	orrs	r4, r2
   14076:	0324      	lsls	r4, r4, #12
   14078:	0b24      	lsrs	r4, r4, #12
   1407a:	e79e      	b.n	13fba <__aeabi_dadd+0x142>
   1407c:	002e      	movs	r6, r5
   1407e:	e77f      	b.n	13f80 <__aeabi_dadd+0x108>
   14080:	0008      	movs	r0, r1
   14082:	4310      	orrs	r0, r2
   14084:	d100      	bne.n	14088 <__aeabi_dadd+0x210>
   14086:	e0b4      	b.n	141f2 <__aeabi_dadd+0x37a>
   14088:	1e58      	subs	r0, r3, #1
   1408a:	2800      	cmp	r0, #0
   1408c:	d000      	beq.n	14090 <__aeabi_dadd+0x218>
   1408e:	e0de      	b.n	1424e <__aeabi_dadd+0x3d6>
   14090:	18ba      	adds	r2, r7, r2
   14092:	42ba      	cmp	r2, r7
   14094:	419b      	sbcs	r3, r3
   14096:	1864      	adds	r4, r4, r1
   14098:	425b      	negs	r3, r3
   1409a:	18e4      	adds	r4, r4, r3
   1409c:	0017      	movs	r7, r2
   1409e:	2601      	movs	r6, #1
   140a0:	0223      	lsls	r3, r4, #8
   140a2:	d5a6      	bpl.n	13ff2 <__aeabi_dadd+0x17a>
   140a4:	2602      	movs	r6, #2
   140a6:	e7d5      	b.n	14054 <__aeabi_dadd+0x1dc>
   140a8:	2d00      	cmp	r5, #0
   140aa:	d16e      	bne.n	1418a <__aeabi_dadd+0x312>
   140ac:	1c70      	adds	r0, r6, #1
   140ae:	0540      	lsls	r0, r0, #21
   140b0:	0d40      	lsrs	r0, r0, #21
   140b2:	2801      	cmp	r0, #1
   140b4:	dc00      	bgt.n	140b8 <__aeabi_dadd+0x240>
   140b6:	e0f9      	b.n	142ac <__aeabi_dadd+0x434>
   140b8:	1ab8      	subs	r0, r7, r2
   140ba:	4684      	mov	ip, r0
   140bc:	4287      	cmp	r7, r0
   140be:	4180      	sbcs	r0, r0
   140c0:	1ae5      	subs	r5, r4, r3
   140c2:	4240      	negs	r0, r0
   140c4:	1a2d      	subs	r5, r5, r0
   140c6:	0228      	lsls	r0, r5, #8
   140c8:	d400      	bmi.n	140cc <__aeabi_dadd+0x254>
   140ca:	e089      	b.n	141e0 <__aeabi_dadd+0x368>
   140cc:	1bd7      	subs	r7, r2, r7
   140ce:	42ba      	cmp	r2, r7
   140d0:	4192      	sbcs	r2, r2
   140d2:	1b1c      	subs	r4, r3, r4
   140d4:	4252      	negs	r2, r2
   140d6:	1aa5      	subs	r5, r4, r2
   140d8:	46d8      	mov	r8, fp
   140da:	e729      	b.n	13f30 <__aeabi_dadd+0xb8>
   140dc:	4645      	mov	r5, r8
   140de:	2400      	movs	r4, #0
   140e0:	2700      	movs	r7, #0
   140e2:	e76a      	b.n	13fba <__aeabi_dadd+0x142>
   140e4:	4c45      	ldr	r4, [pc, #276]	; (141fc <__aeabi_dadd+0x384>)
   140e6:	1af6      	subs	r6, r6, r3
   140e8:	402c      	ands	r4, r5
   140ea:	e749      	b.n	13f80 <__aeabi_dadd+0x108>
   140ec:	003d      	movs	r5, r7
   140ee:	3828      	subs	r0, #40	; 0x28
   140f0:	4085      	lsls	r5, r0
   140f2:	2700      	movs	r7, #0
   140f4:	e72e      	b.n	13f54 <__aeabi_dadd+0xdc>
   140f6:	0038      	movs	r0, r7
   140f8:	f001 fbe0 	bl	158bc <__clzsi2>
   140fc:	3020      	adds	r0, #32
   140fe:	e71d      	b.n	13f3c <__aeabi_dadd+0xc4>
   14100:	430a      	orrs	r2, r1
   14102:	1e51      	subs	r1, r2, #1
   14104:	418a      	sbcs	r2, r1
   14106:	2100      	movs	r1, #0
   14108:	e707      	b.n	13f1a <__aeabi_dadd+0xa2>
   1410a:	2b00      	cmp	r3, #0
   1410c:	d000      	beq.n	14110 <__aeabi_dadd+0x298>
   1410e:	e0f3      	b.n	142f8 <__aeabi_dadd+0x480>
   14110:	1c70      	adds	r0, r6, #1
   14112:	0543      	lsls	r3, r0, #21
   14114:	0d5b      	lsrs	r3, r3, #21
   14116:	2b01      	cmp	r3, #1
   14118:	dc00      	bgt.n	1411c <__aeabi_dadd+0x2a4>
   1411a:	e0ad      	b.n	14278 <__aeabi_dadd+0x400>
   1411c:	4b36      	ldr	r3, [pc, #216]	; (141f8 <__aeabi_dadd+0x380>)
   1411e:	4298      	cmp	r0, r3
   14120:	d100      	bne.n	14124 <__aeabi_dadd+0x2ac>
   14122:	e0d1      	b.n	142c8 <__aeabi_dadd+0x450>
   14124:	18ba      	adds	r2, r7, r2
   14126:	42ba      	cmp	r2, r7
   14128:	41bf      	sbcs	r7, r7
   1412a:	1864      	adds	r4, r4, r1
   1412c:	427f      	negs	r7, r7
   1412e:	19e4      	adds	r4, r4, r7
   14130:	07e7      	lsls	r7, r4, #31
   14132:	0852      	lsrs	r2, r2, #1
   14134:	4317      	orrs	r7, r2
   14136:	0864      	lsrs	r4, r4, #1
   14138:	0006      	movs	r6, r0
   1413a:	e721      	b.n	13f80 <__aeabi_dadd+0x108>
   1413c:	482e      	ldr	r0, [pc, #184]	; (141f8 <__aeabi_dadd+0x380>)
   1413e:	4285      	cmp	r5, r0
   14140:	d100      	bne.n	14144 <__aeabi_dadd+0x2cc>
   14142:	e093      	b.n	1426c <__aeabi_dadd+0x3f4>
   14144:	001d      	movs	r5, r3
   14146:	e6d0      	b.n	13eea <__aeabi_dadd+0x72>
   14148:	0029      	movs	r1, r5
   1414a:	3e1f      	subs	r6, #31
   1414c:	40f1      	lsrs	r1, r6
   1414e:	2b20      	cmp	r3, #32
   14150:	d100      	bne.n	14154 <__aeabi_dadd+0x2dc>
   14152:	e08d      	b.n	14270 <__aeabi_dadd+0x3f8>
   14154:	2240      	movs	r2, #64	; 0x40
   14156:	1ad3      	subs	r3, r2, r3
   14158:	409d      	lsls	r5, r3
   1415a:	432f      	orrs	r7, r5
   1415c:	1e7d      	subs	r5, r7, #1
   1415e:	41af      	sbcs	r7, r5
   14160:	2400      	movs	r4, #0
   14162:	430f      	orrs	r7, r1
   14164:	2600      	movs	r6, #0
   14166:	e744      	b.n	13ff2 <__aeabi_dadd+0x17a>
   14168:	002b      	movs	r3, r5
   1416a:	0008      	movs	r0, r1
   1416c:	3b20      	subs	r3, #32
   1416e:	40d8      	lsrs	r0, r3
   14170:	0003      	movs	r3, r0
   14172:	2d20      	cmp	r5, #32
   14174:	d100      	bne.n	14178 <__aeabi_dadd+0x300>
   14176:	e07d      	b.n	14274 <__aeabi_dadd+0x3fc>
   14178:	2040      	movs	r0, #64	; 0x40
   1417a:	1b45      	subs	r5, r0, r5
   1417c:	40a9      	lsls	r1, r5
   1417e:	430a      	orrs	r2, r1
   14180:	1e51      	subs	r1, r2, #1
   14182:	418a      	sbcs	r2, r1
   14184:	2100      	movs	r1, #0
   14186:	431a      	orrs	r2, r3
   14188:	e6c7      	b.n	13f1a <__aeabi_dadd+0xa2>
   1418a:	2e00      	cmp	r6, #0
   1418c:	d050      	beq.n	14230 <__aeabi_dadd+0x3b8>
   1418e:	4e1a      	ldr	r6, [pc, #104]	; (141f8 <__aeabi_dadd+0x380>)
   14190:	42b0      	cmp	r0, r6
   14192:	d057      	beq.n	14244 <__aeabi_dadd+0x3cc>
   14194:	2680      	movs	r6, #128	; 0x80
   14196:	426b      	negs	r3, r5
   14198:	4699      	mov	r9, r3
   1419a:	0436      	lsls	r6, r6, #16
   1419c:	4334      	orrs	r4, r6
   1419e:	464b      	mov	r3, r9
   141a0:	2b38      	cmp	r3, #56	; 0x38
   141a2:	dd00      	ble.n	141a6 <__aeabi_dadd+0x32e>
   141a4:	e0d6      	b.n	14354 <__aeabi_dadd+0x4dc>
   141a6:	2b1f      	cmp	r3, #31
   141a8:	dd00      	ble.n	141ac <__aeabi_dadd+0x334>
   141aa:	e135      	b.n	14418 <__aeabi_dadd+0x5a0>
   141ac:	2620      	movs	r6, #32
   141ae:	1af5      	subs	r5, r6, r3
   141b0:	0026      	movs	r6, r4
   141b2:	40ae      	lsls	r6, r5
   141b4:	46b2      	mov	sl, r6
   141b6:	003e      	movs	r6, r7
   141b8:	40de      	lsrs	r6, r3
   141ba:	46ac      	mov	ip, r5
   141bc:	0035      	movs	r5, r6
   141be:	4656      	mov	r6, sl
   141c0:	432e      	orrs	r6, r5
   141c2:	4665      	mov	r5, ip
   141c4:	40af      	lsls	r7, r5
   141c6:	1e7d      	subs	r5, r7, #1
   141c8:	41af      	sbcs	r7, r5
   141ca:	40dc      	lsrs	r4, r3
   141cc:	4337      	orrs	r7, r6
   141ce:	1bd7      	subs	r7, r2, r7
   141d0:	42ba      	cmp	r2, r7
   141d2:	4192      	sbcs	r2, r2
   141d4:	1b0c      	subs	r4, r1, r4
   141d6:	4252      	negs	r2, r2
   141d8:	1aa4      	subs	r4, r4, r2
   141da:	0006      	movs	r6, r0
   141dc:	46d8      	mov	r8, fp
   141de:	e6a3      	b.n	13f28 <__aeabi_dadd+0xb0>
   141e0:	4664      	mov	r4, ip
   141e2:	4667      	mov	r7, ip
   141e4:	432c      	orrs	r4, r5
   141e6:	d000      	beq.n	141ea <__aeabi_dadd+0x372>
   141e8:	e6a2      	b.n	13f30 <__aeabi_dadd+0xb8>
   141ea:	2500      	movs	r5, #0
   141ec:	2600      	movs	r6, #0
   141ee:	2700      	movs	r7, #0
   141f0:	e706      	b.n	14000 <__aeabi_dadd+0x188>
   141f2:	001e      	movs	r6, r3
   141f4:	e6c4      	b.n	13f80 <__aeabi_dadd+0x108>
   141f6:	46c0      	nop			; (mov r8, r8)
   141f8:	000007ff 	.word	0x000007ff
   141fc:	ff7fffff 	.word	0xff7fffff
   14200:	800fffff 	.word	0x800fffff
   14204:	2b1f      	cmp	r3, #31
   14206:	dc63      	bgt.n	142d0 <__aeabi_dadd+0x458>
   14208:	2020      	movs	r0, #32
   1420a:	1ac3      	subs	r3, r0, r3
   1420c:	0008      	movs	r0, r1
   1420e:	4098      	lsls	r0, r3
   14210:	469c      	mov	ip, r3
   14212:	4683      	mov	fp, r0
   14214:	4653      	mov	r3, sl
   14216:	0010      	movs	r0, r2
   14218:	40d8      	lsrs	r0, r3
   1421a:	0003      	movs	r3, r0
   1421c:	4658      	mov	r0, fp
   1421e:	4318      	orrs	r0, r3
   14220:	4663      	mov	r3, ip
   14222:	409a      	lsls	r2, r3
   14224:	1e53      	subs	r3, r2, #1
   14226:	419a      	sbcs	r2, r3
   14228:	4653      	mov	r3, sl
   1422a:	4302      	orrs	r2, r0
   1422c:	40d9      	lsrs	r1, r3
   1422e:	e703      	b.n	14038 <__aeabi_dadd+0x1c0>
   14230:	0026      	movs	r6, r4
   14232:	433e      	orrs	r6, r7
   14234:	d006      	beq.n	14244 <__aeabi_dadd+0x3cc>
   14236:	43eb      	mvns	r3, r5
   14238:	4699      	mov	r9, r3
   1423a:	2b00      	cmp	r3, #0
   1423c:	d0c7      	beq.n	141ce <__aeabi_dadd+0x356>
   1423e:	4e94      	ldr	r6, [pc, #592]	; (14490 <__aeabi_dadd+0x618>)
   14240:	42b0      	cmp	r0, r6
   14242:	d1ac      	bne.n	1419e <__aeabi_dadd+0x326>
   14244:	000c      	movs	r4, r1
   14246:	0017      	movs	r7, r2
   14248:	0006      	movs	r6, r0
   1424a:	46d8      	mov	r8, fp
   1424c:	e698      	b.n	13f80 <__aeabi_dadd+0x108>
   1424e:	4b90      	ldr	r3, [pc, #576]	; (14490 <__aeabi_dadd+0x618>)
   14250:	459a      	cmp	sl, r3
   14252:	d00b      	beq.n	1426c <__aeabi_dadd+0x3f4>
   14254:	4682      	mov	sl, r0
   14256:	e6e7      	b.n	14028 <__aeabi_dadd+0x1b0>
   14258:	2800      	cmp	r0, #0
   1425a:	d000      	beq.n	1425e <__aeabi_dadd+0x3e6>
   1425c:	e09e      	b.n	1439c <__aeabi_dadd+0x524>
   1425e:	0018      	movs	r0, r3
   14260:	4310      	orrs	r0, r2
   14262:	d100      	bne.n	14266 <__aeabi_dadd+0x3ee>
   14264:	e0e9      	b.n	1443a <__aeabi_dadd+0x5c2>
   14266:	001c      	movs	r4, r3
   14268:	0017      	movs	r7, r2
   1426a:	46d8      	mov	r8, fp
   1426c:	4e88      	ldr	r6, [pc, #544]	; (14490 <__aeabi_dadd+0x618>)
   1426e:	e687      	b.n	13f80 <__aeabi_dadd+0x108>
   14270:	2500      	movs	r5, #0
   14272:	e772      	b.n	1415a <__aeabi_dadd+0x2e2>
   14274:	2100      	movs	r1, #0
   14276:	e782      	b.n	1417e <__aeabi_dadd+0x306>
   14278:	0023      	movs	r3, r4
   1427a:	433b      	orrs	r3, r7
   1427c:	2e00      	cmp	r6, #0
   1427e:	d000      	beq.n	14282 <__aeabi_dadd+0x40a>
   14280:	e0ab      	b.n	143da <__aeabi_dadd+0x562>
   14282:	2b00      	cmp	r3, #0
   14284:	d100      	bne.n	14288 <__aeabi_dadd+0x410>
   14286:	e0e7      	b.n	14458 <__aeabi_dadd+0x5e0>
   14288:	000b      	movs	r3, r1
   1428a:	4313      	orrs	r3, r2
   1428c:	d100      	bne.n	14290 <__aeabi_dadd+0x418>
   1428e:	e677      	b.n	13f80 <__aeabi_dadd+0x108>
   14290:	18ba      	adds	r2, r7, r2
   14292:	42ba      	cmp	r2, r7
   14294:	41bf      	sbcs	r7, r7
   14296:	1864      	adds	r4, r4, r1
   14298:	427f      	negs	r7, r7
   1429a:	19e4      	adds	r4, r4, r7
   1429c:	0223      	lsls	r3, r4, #8
   1429e:	d400      	bmi.n	142a2 <__aeabi_dadd+0x42a>
   142a0:	e0f2      	b.n	14488 <__aeabi_dadd+0x610>
   142a2:	4b7c      	ldr	r3, [pc, #496]	; (14494 <__aeabi_dadd+0x61c>)
   142a4:	0017      	movs	r7, r2
   142a6:	401c      	ands	r4, r3
   142a8:	0006      	movs	r6, r0
   142aa:	e669      	b.n	13f80 <__aeabi_dadd+0x108>
   142ac:	0020      	movs	r0, r4
   142ae:	4338      	orrs	r0, r7
   142b0:	2e00      	cmp	r6, #0
   142b2:	d1d1      	bne.n	14258 <__aeabi_dadd+0x3e0>
   142b4:	2800      	cmp	r0, #0
   142b6:	d15b      	bne.n	14370 <__aeabi_dadd+0x4f8>
   142b8:	001c      	movs	r4, r3
   142ba:	4314      	orrs	r4, r2
   142bc:	d100      	bne.n	142c0 <__aeabi_dadd+0x448>
   142be:	e0a8      	b.n	14412 <__aeabi_dadd+0x59a>
   142c0:	001c      	movs	r4, r3
   142c2:	0017      	movs	r7, r2
   142c4:	46d8      	mov	r8, fp
   142c6:	e65b      	b.n	13f80 <__aeabi_dadd+0x108>
   142c8:	0006      	movs	r6, r0
   142ca:	2400      	movs	r4, #0
   142cc:	2700      	movs	r7, #0
   142ce:	e697      	b.n	14000 <__aeabi_dadd+0x188>
   142d0:	4650      	mov	r0, sl
   142d2:	000b      	movs	r3, r1
   142d4:	3820      	subs	r0, #32
   142d6:	40c3      	lsrs	r3, r0
   142d8:	4699      	mov	r9, r3
   142da:	4653      	mov	r3, sl
   142dc:	2b20      	cmp	r3, #32
   142de:	d100      	bne.n	142e2 <__aeabi_dadd+0x46a>
   142e0:	e095      	b.n	1440e <__aeabi_dadd+0x596>
   142e2:	2340      	movs	r3, #64	; 0x40
   142e4:	4650      	mov	r0, sl
   142e6:	1a1b      	subs	r3, r3, r0
   142e8:	4099      	lsls	r1, r3
   142ea:	430a      	orrs	r2, r1
   142ec:	1e51      	subs	r1, r2, #1
   142ee:	418a      	sbcs	r2, r1
   142f0:	464b      	mov	r3, r9
   142f2:	2100      	movs	r1, #0
   142f4:	431a      	orrs	r2, r3
   142f6:	e69f      	b.n	14038 <__aeabi_dadd+0x1c0>
   142f8:	2e00      	cmp	r6, #0
   142fa:	d130      	bne.n	1435e <__aeabi_dadd+0x4e6>
   142fc:	0026      	movs	r6, r4
   142fe:	433e      	orrs	r6, r7
   14300:	d067      	beq.n	143d2 <__aeabi_dadd+0x55a>
   14302:	43db      	mvns	r3, r3
   14304:	469a      	mov	sl, r3
   14306:	2b00      	cmp	r3, #0
   14308:	d01c      	beq.n	14344 <__aeabi_dadd+0x4cc>
   1430a:	4e61      	ldr	r6, [pc, #388]	; (14490 <__aeabi_dadd+0x618>)
   1430c:	42b0      	cmp	r0, r6
   1430e:	d060      	beq.n	143d2 <__aeabi_dadd+0x55a>
   14310:	4653      	mov	r3, sl
   14312:	2b38      	cmp	r3, #56	; 0x38
   14314:	dd00      	ble.n	14318 <__aeabi_dadd+0x4a0>
   14316:	e096      	b.n	14446 <__aeabi_dadd+0x5ce>
   14318:	2b1f      	cmp	r3, #31
   1431a:	dd00      	ble.n	1431e <__aeabi_dadd+0x4a6>
   1431c:	e09f      	b.n	1445e <__aeabi_dadd+0x5e6>
   1431e:	2620      	movs	r6, #32
   14320:	1af3      	subs	r3, r6, r3
   14322:	0026      	movs	r6, r4
   14324:	409e      	lsls	r6, r3
   14326:	469c      	mov	ip, r3
   14328:	46b3      	mov	fp, r6
   1432a:	4653      	mov	r3, sl
   1432c:	003e      	movs	r6, r7
   1432e:	40de      	lsrs	r6, r3
   14330:	0033      	movs	r3, r6
   14332:	465e      	mov	r6, fp
   14334:	431e      	orrs	r6, r3
   14336:	4663      	mov	r3, ip
   14338:	409f      	lsls	r7, r3
   1433a:	1e7b      	subs	r3, r7, #1
   1433c:	419f      	sbcs	r7, r3
   1433e:	4653      	mov	r3, sl
   14340:	40dc      	lsrs	r4, r3
   14342:	4337      	orrs	r7, r6
   14344:	18bf      	adds	r7, r7, r2
   14346:	4297      	cmp	r7, r2
   14348:	4192      	sbcs	r2, r2
   1434a:	1864      	adds	r4, r4, r1
   1434c:	4252      	negs	r2, r2
   1434e:	18a4      	adds	r4, r4, r2
   14350:	0006      	movs	r6, r0
   14352:	e678      	b.n	14046 <__aeabi_dadd+0x1ce>
   14354:	4327      	orrs	r7, r4
   14356:	1e7c      	subs	r4, r7, #1
   14358:	41a7      	sbcs	r7, r4
   1435a:	2400      	movs	r4, #0
   1435c:	e737      	b.n	141ce <__aeabi_dadd+0x356>
   1435e:	4e4c      	ldr	r6, [pc, #304]	; (14490 <__aeabi_dadd+0x618>)
   14360:	42b0      	cmp	r0, r6
   14362:	d036      	beq.n	143d2 <__aeabi_dadd+0x55a>
   14364:	2680      	movs	r6, #128	; 0x80
   14366:	425b      	negs	r3, r3
   14368:	0436      	lsls	r6, r6, #16
   1436a:	469a      	mov	sl, r3
   1436c:	4334      	orrs	r4, r6
   1436e:	e7cf      	b.n	14310 <__aeabi_dadd+0x498>
   14370:	0018      	movs	r0, r3
   14372:	4310      	orrs	r0, r2
   14374:	d100      	bne.n	14378 <__aeabi_dadd+0x500>
   14376:	e603      	b.n	13f80 <__aeabi_dadd+0x108>
   14378:	1ab8      	subs	r0, r7, r2
   1437a:	4684      	mov	ip, r0
   1437c:	4567      	cmp	r7, ip
   1437e:	41ad      	sbcs	r5, r5
   14380:	1ae0      	subs	r0, r4, r3
   14382:	426d      	negs	r5, r5
   14384:	1b40      	subs	r0, r0, r5
   14386:	0205      	lsls	r5, r0, #8
   14388:	d400      	bmi.n	1438c <__aeabi_dadd+0x514>
   1438a:	e62c      	b.n	13fe6 <__aeabi_dadd+0x16e>
   1438c:	1bd7      	subs	r7, r2, r7
   1438e:	42ba      	cmp	r2, r7
   14390:	4192      	sbcs	r2, r2
   14392:	1b1c      	subs	r4, r3, r4
   14394:	4252      	negs	r2, r2
   14396:	1aa4      	subs	r4, r4, r2
   14398:	46d8      	mov	r8, fp
   1439a:	e5f1      	b.n	13f80 <__aeabi_dadd+0x108>
   1439c:	0018      	movs	r0, r3
   1439e:	4310      	orrs	r0, r2
   143a0:	d100      	bne.n	143a4 <__aeabi_dadd+0x52c>
   143a2:	e763      	b.n	1426c <__aeabi_dadd+0x3f4>
   143a4:	08f8      	lsrs	r0, r7, #3
   143a6:	0767      	lsls	r7, r4, #29
   143a8:	4307      	orrs	r7, r0
   143aa:	2080      	movs	r0, #128	; 0x80
   143ac:	08e4      	lsrs	r4, r4, #3
   143ae:	0300      	lsls	r0, r0, #12
   143b0:	4204      	tst	r4, r0
   143b2:	d008      	beq.n	143c6 <__aeabi_dadd+0x54e>
   143b4:	08dd      	lsrs	r5, r3, #3
   143b6:	4205      	tst	r5, r0
   143b8:	d105      	bne.n	143c6 <__aeabi_dadd+0x54e>
   143ba:	08d2      	lsrs	r2, r2, #3
   143bc:	0759      	lsls	r1, r3, #29
   143be:	4311      	orrs	r1, r2
   143c0:	000f      	movs	r7, r1
   143c2:	002c      	movs	r4, r5
   143c4:	46d8      	mov	r8, fp
   143c6:	0f7b      	lsrs	r3, r7, #29
   143c8:	00e4      	lsls	r4, r4, #3
   143ca:	431c      	orrs	r4, r3
   143cc:	00ff      	lsls	r7, r7, #3
   143ce:	4e30      	ldr	r6, [pc, #192]	; (14490 <__aeabi_dadd+0x618>)
   143d0:	e5d6      	b.n	13f80 <__aeabi_dadd+0x108>
   143d2:	000c      	movs	r4, r1
   143d4:	0017      	movs	r7, r2
   143d6:	0006      	movs	r6, r0
   143d8:	e5d2      	b.n	13f80 <__aeabi_dadd+0x108>
   143da:	2b00      	cmp	r3, #0
   143dc:	d038      	beq.n	14450 <__aeabi_dadd+0x5d8>
   143de:	000b      	movs	r3, r1
   143e0:	4313      	orrs	r3, r2
   143e2:	d100      	bne.n	143e6 <__aeabi_dadd+0x56e>
   143e4:	e742      	b.n	1426c <__aeabi_dadd+0x3f4>
   143e6:	08f8      	lsrs	r0, r7, #3
   143e8:	0767      	lsls	r7, r4, #29
   143ea:	4307      	orrs	r7, r0
   143ec:	2080      	movs	r0, #128	; 0x80
   143ee:	08e4      	lsrs	r4, r4, #3
   143f0:	0300      	lsls	r0, r0, #12
   143f2:	4204      	tst	r4, r0
   143f4:	d0e7      	beq.n	143c6 <__aeabi_dadd+0x54e>
   143f6:	08cb      	lsrs	r3, r1, #3
   143f8:	4203      	tst	r3, r0
   143fa:	d1e4      	bne.n	143c6 <__aeabi_dadd+0x54e>
   143fc:	08d2      	lsrs	r2, r2, #3
   143fe:	0749      	lsls	r1, r1, #29
   14400:	4311      	orrs	r1, r2
   14402:	000f      	movs	r7, r1
   14404:	001c      	movs	r4, r3
   14406:	e7de      	b.n	143c6 <__aeabi_dadd+0x54e>
   14408:	2700      	movs	r7, #0
   1440a:	2400      	movs	r4, #0
   1440c:	e5d5      	b.n	13fba <__aeabi_dadd+0x142>
   1440e:	2100      	movs	r1, #0
   14410:	e76b      	b.n	142ea <__aeabi_dadd+0x472>
   14412:	2500      	movs	r5, #0
   14414:	2700      	movs	r7, #0
   14416:	e5f3      	b.n	14000 <__aeabi_dadd+0x188>
   14418:	464e      	mov	r6, r9
   1441a:	0025      	movs	r5, r4
   1441c:	3e20      	subs	r6, #32
   1441e:	40f5      	lsrs	r5, r6
   14420:	464b      	mov	r3, r9
   14422:	002e      	movs	r6, r5
   14424:	2b20      	cmp	r3, #32
   14426:	d02d      	beq.n	14484 <__aeabi_dadd+0x60c>
   14428:	2540      	movs	r5, #64	; 0x40
   1442a:	1aed      	subs	r5, r5, r3
   1442c:	40ac      	lsls	r4, r5
   1442e:	4327      	orrs	r7, r4
   14430:	1e7c      	subs	r4, r7, #1
   14432:	41a7      	sbcs	r7, r4
   14434:	2400      	movs	r4, #0
   14436:	4337      	orrs	r7, r6
   14438:	e6c9      	b.n	141ce <__aeabi_dadd+0x356>
   1443a:	2480      	movs	r4, #128	; 0x80
   1443c:	2500      	movs	r5, #0
   1443e:	0324      	lsls	r4, r4, #12
   14440:	4e13      	ldr	r6, [pc, #76]	; (14490 <__aeabi_dadd+0x618>)
   14442:	2700      	movs	r7, #0
   14444:	e5dc      	b.n	14000 <__aeabi_dadd+0x188>
   14446:	4327      	orrs	r7, r4
   14448:	1e7c      	subs	r4, r7, #1
   1444a:	41a7      	sbcs	r7, r4
   1444c:	2400      	movs	r4, #0
   1444e:	e779      	b.n	14344 <__aeabi_dadd+0x4cc>
   14450:	000c      	movs	r4, r1
   14452:	0017      	movs	r7, r2
   14454:	4e0e      	ldr	r6, [pc, #56]	; (14490 <__aeabi_dadd+0x618>)
   14456:	e593      	b.n	13f80 <__aeabi_dadd+0x108>
   14458:	000c      	movs	r4, r1
   1445a:	0017      	movs	r7, r2
   1445c:	e590      	b.n	13f80 <__aeabi_dadd+0x108>
   1445e:	4656      	mov	r6, sl
   14460:	0023      	movs	r3, r4
   14462:	3e20      	subs	r6, #32
   14464:	40f3      	lsrs	r3, r6
   14466:	4699      	mov	r9, r3
   14468:	4653      	mov	r3, sl
   1446a:	2b20      	cmp	r3, #32
   1446c:	d00e      	beq.n	1448c <__aeabi_dadd+0x614>
   1446e:	2340      	movs	r3, #64	; 0x40
   14470:	4656      	mov	r6, sl
   14472:	1b9b      	subs	r3, r3, r6
   14474:	409c      	lsls	r4, r3
   14476:	4327      	orrs	r7, r4
   14478:	1e7c      	subs	r4, r7, #1
   1447a:	41a7      	sbcs	r7, r4
   1447c:	464b      	mov	r3, r9
   1447e:	2400      	movs	r4, #0
   14480:	431f      	orrs	r7, r3
   14482:	e75f      	b.n	14344 <__aeabi_dadd+0x4cc>
   14484:	2400      	movs	r4, #0
   14486:	e7d2      	b.n	1442e <__aeabi_dadd+0x5b6>
   14488:	0017      	movs	r7, r2
   1448a:	e5b2      	b.n	13ff2 <__aeabi_dadd+0x17a>
   1448c:	2400      	movs	r4, #0
   1448e:	e7f2      	b.n	14476 <__aeabi_dadd+0x5fe>
   14490:	000007ff 	.word	0x000007ff
   14494:	ff7fffff 	.word	0xff7fffff

00014498 <__aeabi_ddiv>:
   14498:	b5f0      	push	{r4, r5, r6, r7, lr}
   1449a:	4657      	mov	r7, sl
   1449c:	4645      	mov	r5, r8
   1449e:	46de      	mov	lr, fp
   144a0:	464e      	mov	r6, r9
   144a2:	b5e0      	push	{r5, r6, r7, lr}
   144a4:	004c      	lsls	r4, r1, #1
   144a6:	030e      	lsls	r6, r1, #12
   144a8:	b087      	sub	sp, #28
   144aa:	4683      	mov	fp, r0
   144ac:	4692      	mov	sl, r2
   144ae:	001d      	movs	r5, r3
   144b0:	4680      	mov	r8, r0
   144b2:	0b36      	lsrs	r6, r6, #12
   144b4:	0d64      	lsrs	r4, r4, #21
   144b6:	0fcf      	lsrs	r7, r1, #31
   144b8:	2c00      	cmp	r4, #0
   144ba:	d04f      	beq.n	1455c <__aeabi_ddiv+0xc4>
   144bc:	4b6f      	ldr	r3, [pc, #444]	; (1467c <__aeabi_ddiv+0x1e4>)
   144be:	429c      	cmp	r4, r3
   144c0:	d035      	beq.n	1452e <__aeabi_ddiv+0x96>
   144c2:	2380      	movs	r3, #128	; 0x80
   144c4:	0f42      	lsrs	r2, r0, #29
   144c6:	041b      	lsls	r3, r3, #16
   144c8:	00f6      	lsls	r6, r6, #3
   144ca:	4313      	orrs	r3, r2
   144cc:	4333      	orrs	r3, r6
   144ce:	4699      	mov	r9, r3
   144d0:	00c3      	lsls	r3, r0, #3
   144d2:	4698      	mov	r8, r3
   144d4:	4b6a      	ldr	r3, [pc, #424]	; (14680 <__aeabi_ddiv+0x1e8>)
   144d6:	2600      	movs	r6, #0
   144d8:	469c      	mov	ip, r3
   144da:	2300      	movs	r3, #0
   144dc:	4464      	add	r4, ip
   144de:	9303      	str	r3, [sp, #12]
   144e0:	032b      	lsls	r3, r5, #12
   144e2:	0b1b      	lsrs	r3, r3, #12
   144e4:	469b      	mov	fp, r3
   144e6:	006b      	lsls	r3, r5, #1
   144e8:	0fed      	lsrs	r5, r5, #31
   144ea:	4650      	mov	r0, sl
   144ec:	0d5b      	lsrs	r3, r3, #21
   144ee:	9501      	str	r5, [sp, #4]
   144f0:	d05e      	beq.n	145b0 <__aeabi_ddiv+0x118>
   144f2:	4a62      	ldr	r2, [pc, #392]	; (1467c <__aeabi_ddiv+0x1e4>)
   144f4:	4293      	cmp	r3, r2
   144f6:	d053      	beq.n	145a0 <__aeabi_ddiv+0x108>
   144f8:	465a      	mov	r2, fp
   144fa:	00d1      	lsls	r1, r2, #3
   144fc:	2280      	movs	r2, #128	; 0x80
   144fe:	0f40      	lsrs	r0, r0, #29
   14500:	0412      	lsls	r2, r2, #16
   14502:	4302      	orrs	r2, r0
   14504:	430a      	orrs	r2, r1
   14506:	4693      	mov	fp, r2
   14508:	4652      	mov	r2, sl
   1450a:	00d1      	lsls	r1, r2, #3
   1450c:	4a5c      	ldr	r2, [pc, #368]	; (14680 <__aeabi_ddiv+0x1e8>)
   1450e:	4694      	mov	ip, r2
   14510:	2200      	movs	r2, #0
   14512:	4463      	add	r3, ip
   14514:	0038      	movs	r0, r7
   14516:	4068      	eors	r0, r5
   14518:	4684      	mov	ip, r0
   1451a:	9002      	str	r0, [sp, #8]
   1451c:	1ae4      	subs	r4, r4, r3
   1451e:	4316      	orrs	r6, r2
   14520:	2e0f      	cmp	r6, #15
   14522:	d900      	bls.n	14526 <__aeabi_ddiv+0x8e>
   14524:	e0b4      	b.n	14690 <__aeabi_ddiv+0x1f8>
   14526:	4b57      	ldr	r3, [pc, #348]	; (14684 <__aeabi_ddiv+0x1ec>)
   14528:	00b6      	lsls	r6, r6, #2
   1452a:	599b      	ldr	r3, [r3, r6]
   1452c:	469f      	mov	pc, r3
   1452e:	0003      	movs	r3, r0
   14530:	4333      	orrs	r3, r6
   14532:	4699      	mov	r9, r3
   14534:	d16c      	bne.n	14610 <__aeabi_ddiv+0x178>
   14536:	2300      	movs	r3, #0
   14538:	4698      	mov	r8, r3
   1453a:	3302      	adds	r3, #2
   1453c:	2608      	movs	r6, #8
   1453e:	9303      	str	r3, [sp, #12]
   14540:	e7ce      	b.n	144e0 <__aeabi_ddiv+0x48>
   14542:	46cb      	mov	fp, r9
   14544:	4641      	mov	r1, r8
   14546:	9a03      	ldr	r2, [sp, #12]
   14548:	9701      	str	r7, [sp, #4]
   1454a:	2a02      	cmp	r2, #2
   1454c:	d165      	bne.n	1461a <__aeabi_ddiv+0x182>
   1454e:	9b01      	ldr	r3, [sp, #4]
   14550:	4c4a      	ldr	r4, [pc, #296]	; (1467c <__aeabi_ddiv+0x1e4>)
   14552:	469c      	mov	ip, r3
   14554:	2300      	movs	r3, #0
   14556:	2200      	movs	r2, #0
   14558:	4698      	mov	r8, r3
   1455a:	e06b      	b.n	14634 <__aeabi_ddiv+0x19c>
   1455c:	0003      	movs	r3, r0
   1455e:	4333      	orrs	r3, r6
   14560:	4699      	mov	r9, r3
   14562:	d04e      	beq.n	14602 <__aeabi_ddiv+0x16a>
   14564:	2e00      	cmp	r6, #0
   14566:	d100      	bne.n	1456a <__aeabi_ddiv+0xd2>
   14568:	e1bc      	b.n	148e4 <__aeabi_ddiv+0x44c>
   1456a:	0030      	movs	r0, r6
   1456c:	f001 f9a6 	bl	158bc <__clzsi2>
   14570:	0003      	movs	r3, r0
   14572:	3b0b      	subs	r3, #11
   14574:	2b1c      	cmp	r3, #28
   14576:	dd00      	ble.n	1457a <__aeabi_ddiv+0xe2>
   14578:	e1ac      	b.n	148d4 <__aeabi_ddiv+0x43c>
   1457a:	221d      	movs	r2, #29
   1457c:	1ad3      	subs	r3, r2, r3
   1457e:	465a      	mov	r2, fp
   14580:	0001      	movs	r1, r0
   14582:	40da      	lsrs	r2, r3
   14584:	3908      	subs	r1, #8
   14586:	408e      	lsls	r6, r1
   14588:	0013      	movs	r3, r2
   1458a:	4333      	orrs	r3, r6
   1458c:	4699      	mov	r9, r3
   1458e:	465b      	mov	r3, fp
   14590:	408b      	lsls	r3, r1
   14592:	4698      	mov	r8, r3
   14594:	2300      	movs	r3, #0
   14596:	4c3c      	ldr	r4, [pc, #240]	; (14688 <__aeabi_ddiv+0x1f0>)
   14598:	2600      	movs	r6, #0
   1459a:	1a24      	subs	r4, r4, r0
   1459c:	9303      	str	r3, [sp, #12]
   1459e:	e79f      	b.n	144e0 <__aeabi_ddiv+0x48>
   145a0:	4651      	mov	r1, sl
   145a2:	465a      	mov	r2, fp
   145a4:	4311      	orrs	r1, r2
   145a6:	d129      	bne.n	145fc <__aeabi_ddiv+0x164>
   145a8:	2200      	movs	r2, #0
   145aa:	4693      	mov	fp, r2
   145ac:	3202      	adds	r2, #2
   145ae:	e7b1      	b.n	14514 <__aeabi_ddiv+0x7c>
   145b0:	4659      	mov	r1, fp
   145b2:	4301      	orrs	r1, r0
   145b4:	d01e      	beq.n	145f4 <__aeabi_ddiv+0x15c>
   145b6:	465b      	mov	r3, fp
   145b8:	2b00      	cmp	r3, #0
   145ba:	d100      	bne.n	145be <__aeabi_ddiv+0x126>
   145bc:	e19e      	b.n	148fc <__aeabi_ddiv+0x464>
   145be:	4658      	mov	r0, fp
   145c0:	f001 f97c 	bl	158bc <__clzsi2>
   145c4:	0003      	movs	r3, r0
   145c6:	3b0b      	subs	r3, #11
   145c8:	2b1c      	cmp	r3, #28
   145ca:	dd00      	ble.n	145ce <__aeabi_ddiv+0x136>
   145cc:	e18f      	b.n	148ee <__aeabi_ddiv+0x456>
   145ce:	0002      	movs	r2, r0
   145d0:	4659      	mov	r1, fp
   145d2:	3a08      	subs	r2, #8
   145d4:	4091      	lsls	r1, r2
   145d6:	468b      	mov	fp, r1
   145d8:	211d      	movs	r1, #29
   145da:	1acb      	subs	r3, r1, r3
   145dc:	4651      	mov	r1, sl
   145de:	40d9      	lsrs	r1, r3
   145e0:	000b      	movs	r3, r1
   145e2:	4659      	mov	r1, fp
   145e4:	430b      	orrs	r3, r1
   145e6:	4651      	mov	r1, sl
   145e8:	469b      	mov	fp, r3
   145ea:	4091      	lsls	r1, r2
   145ec:	4b26      	ldr	r3, [pc, #152]	; (14688 <__aeabi_ddiv+0x1f0>)
   145ee:	2200      	movs	r2, #0
   145f0:	1a1b      	subs	r3, r3, r0
   145f2:	e78f      	b.n	14514 <__aeabi_ddiv+0x7c>
   145f4:	2300      	movs	r3, #0
   145f6:	2201      	movs	r2, #1
   145f8:	469b      	mov	fp, r3
   145fa:	e78b      	b.n	14514 <__aeabi_ddiv+0x7c>
   145fc:	4651      	mov	r1, sl
   145fe:	2203      	movs	r2, #3
   14600:	e788      	b.n	14514 <__aeabi_ddiv+0x7c>
   14602:	2300      	movs	r3, #0
   14604:	4698      	mov	r8, r3
   14606:	3301      	adds	r3, #1
   14608:	2604      	movs	r6, #4
   1460a:	2400      	movs	r4, #0
   1460c:	9303      	str	r3, [sp, #12]
   1460e:	e767      	b.n	144e0 <__aeabi_ddiv+0x48>
   14610:	2303      	movs	r3, #3
   14612:	46b1      	mov	r9, r6
   14614:	9303      	str	r3, [sp, #12]
   14616:	260c      	movs	r6, #12
   14618:	e762      	b.n	144e0 <__aeabi_ddiv+0x48>
   1461a:	2a03      	cmp	r2, #3
   1461c:	d100      	bne.n	14620 <__aeabi_ddiv+0x188>
   1461e:	e25c      	b.n	14ada <__aeabi_ddiv+0x642>
   14620:	9b01      	ldr	r3, [sp, #4]
   14622:	2a01      	cmp	r2, #1
   14624:	d000      	beq.n	14628 <__aeabi_ddiv+0x190>
   14626:	e1e4      	b.n	149f2 <__aeabi_ddiv+0x55a>
   14628:	4013      	ands	r3, r2
   1462a:	469c      	mov	ip, r3
   1462c:	2300      	movs	r3, #0
   1462e:	2400      	movs	r4, #0
   14630:	2200      	movs	r2, #0
   14632:	4698      	mov	r8, r3
   14634:	2100      	movs	r1, #0
   14636:	0312      	lsls	r2, r2, #12
   14638:	0b13      	lsrs	r3, r2, #12
   1463a:	0d0a      	lsrs	r2, r1, #20
   1463c:	0512      	lsls	r2, r2, #20
   1463e:	431a      	orrs	r2, r3
   14640:	0523      	lsls	r3, r4, #20
   14642:	4c12      	ldr	r4, [pc, #72]	; (1468c <__aeabi_ddiv+0x1f4>)
   14644:	4640      	mov	r0, r8
   14646:	4022      	ands	r2, r4
   14648:	4313      	orrs	r3, r2
   1464a:	4662      	mov	r2, ip
   1464c:	005b      	lsls	r3, r3, #1
   1464e:	07d2      	lsls	r2, r2, #31
   14650:	085b      	lsrs	r3, r3, #1
   14652:	4313      	orrs	r3, r2
   14654:	0019      	movs	r1, r3
   14656:	b007      	add	sp, #28
   14658:	bc3c      	pop	{r2, r3, r4, r5}
   1465a:	4690      	mov	r8, r2
   1465c:	4699      	mov	r9, r3
   1465e:	46a2      	mov	sl, r4
   14660:	46ab      	mov	fp, r5
   14662:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14664:	2300      	movs	r3, #0
   14666:	2280      	movs	r2, #128	; 0x80
   14668:	469c      	mov	ip, r3
   1466a:	0312      	lsls	r2, r2, #12
   1466c:	4698      	mov	r8, r3
   1466e:	4c03      	ldr	r4, [pc, #12]	; (1467c <__aeabi_ddiv+0x1e4>)
   14670:	e7e0      	b.n	14634 <__aeabi_ddiv+0x19c>
   14672:	2300      	movs	r3, #0
   14674:	4c01      	ldr	r4, [pc, #4]	; (1467c <__aeabi_ddiv+0x1e4>)
   14676:	2200      	movs	r2, #0
   14678:	4698      	mov	r8, r3
   1467a:	e7db      	b.n	14634 <__aeabi_ddiv+0x19c>
   1467c:	000007ff 	.word	0x000007ff
   14680:	fffffc01 	.word	0xfffffc01
   14684:	0001e744 	.word	0x0001e744
   14688:	fffffc0d 	.word	0xfffffc0d
   1468c:	800fffff 	.word	0x800fffff
   14690:	45d9      	cmp	r9, fp
   14692:	d900      	bls.n	14696 <__aeabi_ddiv+0x1fe>
   14694:	e139      	b.n	1490a <__aeabi_ddiv+0x472>
   14696:	d100      	bne.n	1469a <__aeabi_ddiv+0x202>
   14698:	e134      	b.n	14904 <__aeabi_ddiv+0x46c>
   1469a:	2300      	movs	r3, #0
   1469c:	4646      	mov	r6, r8
   1469e:	464d      	mov	r5, r9
   146a0:	469a      	mov	sl, r3
   146a2:	3c01      	subs	r4, #1
   146a4:	465b      	mov	r3, fp
   146a6:	0e0a      	lsrs	r2, r1, #24
   146a8:	021b      	lsls	r3, r3, #8
   146aa:	431a      	orrs	r2, r3
   146ac:	020b      	lsls	r3, r1, #8
   146ae:	0c17      	lsrs	r7, r2, #16
   146b0:	9303      	str	r3, [sp, #12]
   146b2:	0413      	lsls	r3, r2, #16
   146b4:	0c1b      	lsrs	r3, r3, #16
   146b6:	0039      	movs	r1, r7
   146b8:	0028      	movs	r0, r5
   146ba:	4690      	mov	r8, r2
   146bc:	9301      	str	r3, [sp, #4]
   146be:	f7fe f9f5 	bl	12aac <__udivsi3>
   146c2:	0002      	movs	r2, r0
   146c4:	9b01      	ldr	r3, [sp, #4]
   146c6:	4683      	mov	fp, r0
   146c8:	435a      	muls	r2, r3
   146ca:	0028      	movs	r0, r5
   146cc:	0039      	movs	r1, r7
   146ce:	4691      	mov	r9, r2
   146d0:	f7fe fa72 	bl	12bb8 <__aeabi_uidivmod>
   146d4:	0c35      	lsrs	r5, r6, #16
   146d6:	0409      	lsls	r1, r1, #16
   146d8:	430d      	orrs	r5, r1
   146da:	45a9      	cmp	r9, r5
   146dc:	d90d      	bls.n	146fa <__aeabi_ddiv+0x262>
   146de:	465b      	mov	r3, fp
   146e0:	4445      	add	r5, r8
   146e2:	3b01      	subs	r3, #1
   146e4:	45a8      	cmp	r8, r5
   146e6:	d900      	bls.n	146ea <__aeabi_ddiv+0x252>
   146e8:	e13a      	b.n	14960 <__aeabi_ddiv+0x4c8>
   146ea:	45a9      	cmp	r9, r5
   146ec:	d800      	bhi.n	146f0 <__aeabi_ddiv+0x258>
   146ee:	e137      	b.n	14960 <__aeabi_ddiv+0x4c8>
   146f0:	2302      	movs	r3, #2
   146f2:	425b      	negs	r3, r3
   146f4:	469c      	mov	ip, r3
   146f6:	4445      	add	r5, r8
   146f8:	44e3      	add	fp, ip
   146fa:	464b      	mov	r3, r9
   146fc:	1aeb      	subs	r3, r5, r3
   146fe:	0039      	movs	r1, r7
   14700:	0018      	movs	r0, r3
   14702:	9304      	str	r3, [sp, #16]
   14704:	f7fe f9d2 	bl	12aac <__udivsi3>
   14708:	9b01      	ldr	r3, [sp, #4]
   1470a:	0005      	movs	r5, r0
   1470c:	4343      	muls	r3, r0
   1470e:	0039      	movs	r1, r7
   14710:	9804      	ldr	r0, [sp, #16]
   14712:	4699      	mov	r9, r3
   14714:	f7fe fa50 	bl	12bb8 <__aeabi_uidivmod>
   14718:	0433      	lsls	r3, r6, #16
   1471a:	0409      	lsls	r1, r1, #16
   1471c:	0c1b      	lsrs	r3, r3, #16
   1471e:	430b      	orrs	r3, r1
   14720:	4599      	cmp	r9, r3
   14722:	d909      	bls.n	14738 <__aeabi_ddiv+0x2a0>
   14724:	4443      	add	r3, r8
   14726:	1e6a      	subs	r2, r5, #1
   14728:	4598      	cmp	r8, r3
   1472a:	d900      	bls.n	1472e <__aeabi_ddiv+0x296>
   1472c:	e11a      	b.n	14964 <__aeabi_ddiv+0x4cc>
   1472e:	4599      	cmp	r9, r3
   14730:	d800      	bhi.n	14734 <__aeabi_ddiv+0x29c>
   14732:	e117      	b.n	14964 <__aeabi_ddiv+0x4cc>
   14734:	3d02      	subs	r5, #2
   14736:	4443      	add	r3, r8
   14738:	464a      	mov	r2, r9
   1473a:	1a9b      	subs	r3, r3, r2
   1473c:	465a      	mov	r2, fp
   1473e:	0412      	lsls	r2, r2, #16
   14740:	432a      	orrs	r2, r5
   14742:	9903      	ldr	r1, [sp, #12]
   14744:	4693      	mov	fp, r2
   14746:	0c10      	lsrs	r0, r2, #16
   14748:	0c0a      	lsrs	r2, r1, #16
   1474a:	4691      	mov	r9, r2
   1474c:	0409      	lsls	r1, r1, #16
   1474e:	465a      	mov	r2, fp
   14750:	0c09      	lsrs	r1, r1, #16
   14752:	464e      	mov	r6, r9
   14754:	000d      	movs	r5, r1
   14756:	0412      	lsls	r2, r2, #16
   14758:	0c12      	lsrs	r2, r2, #16
   1475a:	4345      	muls	r5, r0
   1475c:	9105      	str	r1, [sp, #20]
   1475e:	4351      	muls	r1, r2
   14760:	4372      	muls	r2, r6
   14762:	4370      	muls	r0, r6
   14764:	1952      	adds	r2, r2, r5
   14766:	0c0e      	lsrs	r6, r1, #16
   14768:	18b2      	adds	r2, r6, r2
   1476a:	4295      	cmp	r5, r2
   1476c:	d903      	bls.n	14776 <__aeabi_ddiv+0x2de>
   1476e:	2580      	movs	r5, #128	; 0x80
   14770:	026d      	lsls	r5, r5, #9
   14772:	46ac      	mov	ip, r5
   14774:	4460      	add	r0, ip
   14776:	0c15      	lsrs	r5, r2, #16
   14778:	0409      	lsls	r1, r1, #16
   1477a:	0412      	lsls	r2, r2, #16
   1477c:	0c09      	lsrs	r1, r1, #16
   1477e:	1828      	adds	r0, r5, r0
   14780:	1852      	adds	r2, r2, r1
   14782:	4283      	cmp	r3, r0
   14784:	d200      	bcs.n	14788 <__aeabi_ddiv+0x2f0>
   14786:	e0ce      	b.n	14926 <__aeabi_ddiv+0x48e>
   14788:	d100      	bne.n	1478c <__aeabi_ddiv+0x2f4>
   1478a:	e0c8      	b.n	1491e <__aeabi_ddiv+0x486>
   1478c:	1a1d      	subs	r5, r3, r0
   1478e:	4653      	mov	r3, sl
   14790:	1a9e      	subs	r6, r3, r2
   14792:	45b2      	cmp	sl, r6
   14794:	4192      	sbcs	r2, r2
   14796:	4252      	negs	r2, r2
   14798:	1aab      	subs	r3, r5, r2
   1479a:	469a      	mov	sl, r3
   1479c:	4598      	cmp	r8, r3
   1479e:	d100      	bne.n	147a2 <__aeabi_ddiv+0x30a>
   147a0:	e117      	b.n	149d2 <__aeabi_ddiv+0x53a>
   147a2:	0039      	movs	r1, r7
   147a4:	0018      	movs	r0, r3
   147a6:	f7fe f981 	bl	12aac <__udivsi3>
   147aa:	9b01      	ldr	r3, [sp, #4]
   147ac:	0005      	movs	r5, r0
   147ae:	4343      	muls	r3, r0
   147b0:	0039      	movs	r1, r7
   147b2:	4650      	mov	r0, sl
   147b4:	9304      	str	r3, [sp, #16]
   147b6:	f7fe f9ff 	bl	12bb8 <__aeabi_uidivmod>
   147ba:	9804      	ldr	r0, [sp, #16]
   147bc:	040b      	lsls	r3, r1, #16
   147be:	0c31      	lsrs	r1, r6, #16
   147c0:	4319      	orrs	r1, r3
   147c2:	4288      	cmp	r0, r1
   147c4:	d909      	bls.n	147da <__aeabi_ddiv+0x342>
   147c6:	4441      	add	r1, r8
   147c8:	1e6b      	subs	r3, r5, #1
   147ca:	4588      	cmp	r8, r1
   147cc:	d900      	bls.n	147d0 <__aeabi_ddiv+0x338>
   147ce:	e107      	b.n	149e0 <__aeabi_ddiv+0x548>
   147d0:	4288      	cmp	r0, r1
   147d2:	d800      	bhi.n	147d6 <__aeabi_ddiv+0x33e>
   147d4:	e104      	b.n	149e0 <__aeabi_ddiv+0x548>
   147d6:	3d02      	subs	r5, #2
   147d8:	4441      	add	r1, r8
   147da:	9b04      	ldr	r3, [sp, #16]
   147dc:	1acb      	subs	r3, r1, r3
   147de:	0018      	movs	r0, r3
   147e0:	0039      	movs	r1, r7
   147e2:	9304      	str	r3, [sp, #16]
   147e4:	f7fe f962 	bl	12aac <__udivsi3>
   147e8:	9b01      	ldr	r3, [sp, #4]
   147ea:	4682      	mov	sl, r0
   147ec:	4343      	muls	r3, r0
   147ee:	0039      	movs	r1, r7
   147f0:	9804      	ldr	r0, [sp, #16]
   147f2:	9301      	str	r3, [sp, #4]
   147f4:	f7fe f9e0 	bl	12bb8 <__aeabi_uidivmod>
   147f8:	9801      	ldr	r0, [sp, #4]
   147fa:	040b      	lsls	r3, r1, #16
   147fc:	0431      	lsls	r1, r6, #16
   147fe:	0c09      	lsrs	r1, r1, #16
   14800:	4319      	orrs	r1, r3
   14802:	4288      	cmp	r0, r1
   14804:	d90d      	bls.n	14822 <__aeabi_ddiv+0x38a>
   14806:	4653      	mov	r3, sl
   14808:	4441      	add	r1, r8
   1480a:	3b01      	subs	r3, #1
   1480c:	4588      	cmp	r8, r1
   1480e:	d900      	bls.n	14812 <__aeabi_ddiv+0x37a>
   14810:	e0e8      	b.n	149e4 <__aeabi_ddiv+0x54c>
   14812:	4288      	cmp	r0, r1
   14814:	d800      	bhi.n	14818 <__aeabi_ddiv+0x380>
   14816:	e0e5      	b.n	149e4 <__aeabi_ddiv+0x54c>
   14818:	2302      	movs	r3, #2
   1481a:	425b      	negs	r3, r3
   1481c:	469c      	mov	ip, r3
   1481e:	4441      	add	r1, r8
   14820:	44e2      	add	sl, ip
   14822:	9b01      	ldr	r3, [sp, #4]
   14824:	042d      	lsls	r5, r5, #16
   14826:	1ace      	subs	r6, r1, r3
   14828:	4651      	mov	r1, sl
   1482a:	4329      	orrs	r1, r5
   1482c:	9d05      	ldr	r5, [sp, #20]
   1482e:	464f      	mov	r7, r9
   14830:	002a      	movs	r2, r5
   14832:	040b      	lsls	r3, r1, #16
   14834:	0c08      	lsrs	r0, r1, #16
   14836:	0c1b      	lsrs	r3, r3, #16
   14838:	435a      	muls	r2, r3
   1483a:	4345      	muls	r5, r0
   1483c:	437b      	muls	r3, r7
   1483e:	4378      	muls	r0, r7
   14840:	195b      	adds	r3, r3, r5
   14842:	0c17      	lsrs	r7, r2, #16
   14844:	18fb      	adds	r3, r7, r3
   14846:	429d      	cmp	r5, r3
   14848:	d903      	bls.n	14852 <__aeabi_ddiv+0x3ba>
   1484a:	2580      	movs	r5, #128	; 0x80
   1484c:	026d      	lsls	r5, r5, #9
   1484e:	46ac      	mov	ip, r5
   14850:	4460      	add	r0, ip
   14852:	0c1d      	lsrs	r5, r3, #16
   14854:	0412      	lsls	r2, r2, #16
   14856:	041b      	lsls	r3, r3, #16
   14858:	0c12      	lsrs	r2, r2, #16
   1485a:	1828      	adds	r0, r5, r0
   1485c:	189b      	adds	r3, r3, r2
   1485e:	4286      	cmp	r6, r0
   14860:	d200      	bcs.n	14864 <__aeabi_ddiv+0x3cc>
   14862:	e093      	b.n	1498c <__aeabi_ddiv+0x4f4>
   14864:	d100      	bne.n	14868 <__aeabi_ddiv+0x3d0>
   14866:	e08e      	b.n	14986 <__aeabi_ddiv+0x4ee>
   14868:	2301      	movs	r3, #1
   1486a:	4319      	orrs	r1, r3
   1486c:	4ba0      	ldr	r3, [pc, #640]	; (14af0 <__aeabi_ddiv+0x658>)
   1486e:	18e3      	adds	r3, r4, r3
   14870:	2b00      	cmp	r3, #0
   14872:	dc00      	bgt.n	14876 <__aeabi_ddiv+0x3de>
   14874:	e099      	b.n	149aa <__aeabi_ddiv+0x512>
   14876:	074a      	lsls	r2, r1, #29
   14878:	d000      	beq.n	1487c <__aeabi_ddiv+0x3e4>
   1487a:	e09e      	b.n	149ba <__aeabi_ddiv+0x522>
   1487c:	465a      	mov	r2, fp
   1487e:	01d2      	lsls	r2, r2, #7
   14880:	d506      	bpl.n	14890 <__aeabi_ddiv+0x3f8>
   14882:	465a      	mov	r2, fp
   14884:	4b9b      	ldr	r3, [pc, #620]	; (14af4 <__aeabi_ddiv+0x65c>)
   14886:	401a      	ands	r2, r3
   14888:	2380      	movs	r3, #128	; 0x80
   1488a:	4693      	mov	fp, r2
   1488c:	00db      	lsls	r3, r3, #3
   1488e:	18e3      	adds	r3, r4, r3
   14890:	4a99      	ldr	r2, [pc, #612]	; (14af8 <__aeabi_ddiv+0x660>)
   14892:	4293      	cmp	r3, r2
   14894:	dd68      	ble.n	14968 <__aeabi_ddiv+0x4d0>
   14896:	2301      	movs	r3, #1
   14898:	9a02      	ldr	r2, [sp, #8]
   1489a:	4c98      	ldr	r4, [pc, #608]	; (14afc <__aeabi_ddiv+0x664>)
   1489c:	401a      	ands	r2, r3
   1489e:	2300      	movs	r3, #0
   148a0:	4694      	mov	ip, r2
   148a2:	4698      	mov	r8, r3
   148a4:	2200      	movs	r2, #0
   148a6:	e6c5      	b.n	14634 <__aeabi_ddiv+0x19c>
   148a8:	2280      	movs	r2, #128	; 0x80
   148aa:	464b      	mov	r3, r9
   148ac:	0312      	lsls	r2, r2, #12
   148ae:	4213      	tst	r3, r2
   148b0:	d00a      	beq.n	148c8 <__aeabi_ddiv+0x430>
   148b2:	465b      	mov	r3, fp
   148b4:	4213      	tst	r3, r2
   148b6:	d106      	bne.n	148c6 <__aeabi_ddiv+0x42e>
   148b8:	431a      	orrs	r2, r3
   148ba:	0312      	lsls	r2, r2, #12
   148bc:	0b12      	lsrs	r2, r2, #12
   148be:	46ac      	mov	ip, r5
   148c0:	4688      	mov	r8, r1
   148c2:	4c8e      	ldr	r4, [pc, #568]	; (14afc <__aeabi_ddiv+0x664>)
   148c4:	e6b6      	b.n	14634 <__aeabi_ddiv+0x19c>
   148c6:	464b      	mov	r3, r9
   148c8:	431a      	orrs	r2, r3
   148ca:	0312      	lsls	r2, r2, #12
   148cc:	0b12      	lsrs	r2, r2, #12
   148ce:	46bc      	mov	ip, r7
   148d0:	4c8a      	ldr	r4, [pc, #552]	; (14afc <__aeabi_ddiv+0x664>)
   148d2:	e6af      	b.n	14634 <__aeabi_ddiv+0x19c>
   148d4:	0003      	movs	r3, r0
   148d6:	465a      	mov	r2, fp
   148d8:	3b28      	subs	r3, #40	; 0x28
   148da:	409a      	lsls	r2, r3
   148dc:	2300      	movs	r3, #0
   148de:	4691      	mov	r9, r2
   148e0:	4698      	mov	r8, r3
   148e2:	e657      	b.n	14594 <__aeabi_ddiv+0xfc>
   148e4:	4658      	mov	r0, fp
   148e6:	f000 ffe9 	bl	158bc <__clzsi2>
   148ea:	3020      	adds	r0, #32
   148ec:	e640      	b.n	14570 <__aeabi_ddiv+0xd8>
   148ee:	0003      	movs	r3, r0
   148f0:	4652      	mov	r2, sl
   148f2:	3b28      	subs	r3, #40	; 0x28
   148f4:	409a      	lsls	r2, r3
   148f6:	2100      	movs	r1, #0
   148f8:	4693      	mov	fp, r2
   148fa:	e677      	b.n	145ec <__aeabi_ddiv+0x154>
   148fc:	f000 ffde 	bl	158bc <__clzsi2>
   14900:	3020      	adds	r0, #32
   14902:	e65f      	b.n	145c4 <__aeabi_ddiv+0x12c>
   14904:	4588      	cmp	r8, r1
   14906:	d200      	bcs.n	1490a <__aeabi_ddiv+0x472>
   14908:	e6c7      	b.n	1469a <__aeabi_ddiv+0x202>
   1490a:	464b      	mov	r3, r9
   1490c:	07de      	lsls	r6, r3, #31
   1490e:	085d      	lsrs	r5, r3, #1
   14910:	4643      	mov	r3, r8
   14912:	085b      	lsrs	r3, r3, #1
   14914:	431e      	orrs	r6, r3
   14916:	4643      	mov	r3, r8
   14918:	07db      	lsls	r3, r3, #31
   1491a:	469a      	mov	sl, r3
   1491c:	e6c2      	b.n	146a4 <__aeabi_ddiv+0x20c>
   1491e:	2500      	movs	r5, #0
   14920:	4592      	cmp	sl, r2
   14922:	d300      	bcc.n	14926 <__aeabi_ddiv+0x48e>
   14924:	e733      	b.n	1478e <__aeabi_ddiv+0x2f6>
   14926:	9e03      	ldr	r6, [sp, #12]
   14928:	4659      	mov	r1, fp
   1492a:	46b4      	mov	ip, r6
   1492c:	44e2      	add	sl, ip
   1492e:	45b2      	cmp	sl, r6
   14930:	41ad      	sbcs	r5, r5
   14932:	426d      	negs	r5, r5
   14934:	4445      	add	r5, r8
   14936:	18eb      	adds	r3, r5, r3
   14938:	3901      	subs	r1, #1
   1493a:	4598      	cmp	r8, r3
   1493c:	d207      	bcs.n	1494e <__aeabi_ddiv+0x4b6>
   1493e:	4298      	cmp	r0, r3
   14940:	d900      	bls.n	14944 <__aeabi_ddiv+0x4ac>
   14942:	e07f      	b.n	14a44 <__aeabi_ddiv+0x5ac>
   14944:	d100      	bne.n	14948 <__aeabi_ddiv+0x4b0>
   14946:	e0bc      	b.n	14ac2 <__aeabi_ddiv+0x62a>
   14948:	1a1d      	subs	r5, r3, r0
   1494a:	468b      	mov	fp, r1
   1494c:	e71f      	b.n	1478e <__aeabi_ddiv+0x2f6>
   1494e:	4598      	cmp	r8, r3
   14950:	d1fa      	bne.n	14948 <__aeabi_ddiv+0x4b0>
   14952:	9d03      	ldr	r5, [sp, #12]
   14954:	4555      	cmp	r5, sl
   14956:	d9f2      	bls.n	1493e <__aeabi_ddiv+0x4a6>
   14958:	4643      	mov	r3, r8
   1495a:	468b      	mov	fp, r1
   1495c:	1a1d      	subs	r5, r3, r0
   1495e:	e716      	b.n	1478e <__aeabi_ddiv+0x2f6>
   14960:	469b      	mov	fp, r3
   14962:	e6ca      	b.n	146fa <__aeabi_ddiv+0x262>
   14964:	0015      	movs	r5, r2
   14966:	e6e7      	b.n	14738 <__aeabi_ddiv+0x2a0>
   14968:	465a      	mov	r2, fp
   1496a:	08c9      	lsrs	r1, r1, #3
   1496c:	0752      	lsls	r2, r2, #29
   1496e:	430a      	orrs	r2, r1
   14970:	055b      	lsls	r3, r3, #21
   14972:	4690      	mov	r8, r2
   14974:	0d5c      	lsrs	r4, r3, #21
   14976:	465a      	mov	r2, fp
   14978:	2301      	movs	r3, #1
   1497a:	9902      	ldr	r1, [sp, #8]
   1497c:	0252      	lsls	r2, r2, #9
   1497e:	4019      	ands	r1, r3
   14980:	0b12      	lsrs	r2, r2, #12
   14982:	468c      	mov	ip, r1
   14984:	e656      	b.n	14634 <__aeabi_ddiv+0x19c>
   14986:	2b00      	cmp	r3, #0
   14988:	d100      	bne.n	1498c <__aeabi_ddiv+0x4f4>
   1498a:	e76f      	b.n	1486c <__aeabi_ddiv+0x3d4>
   1498c:	4446      	add	r6, r8
   1498e:	1e4a      	subs	r2, r1, #1
   14990:	45b0      	cmp	r8, r6
   14992:	d929      	bls.n	149e8 <__aeabi_ddiv+0x550>
   14994:	0011      	movs	r1, r2
   14996:	4286      	cmp	r6, r0
   14998:	d000      	beq.n	1499c <__aeabi_ddiv+0x504>
   1499a:	e765      	b.n	14868 <__aeabi_ddiv+0x3d0>
   1499c:	9a03      	ldr	r2, [sp, #12]
   1499e:	4293      	cmp	r3, r2
   149a0:	d000      	beq.n	149a4 <__aeabi_ddiv+0x50c>
   149a2:	e761      	b.n	14868 <__aeabi_ddiv+0x3d0>
   149a4:	e762      	b.n	1486c <__aeabi_ddiv+0x3d4>
   149a6:	2101      	movs	r1, #1
   149a8:	4249      	negs	r1, r1
   149aa:	2001      	movs	r0, #1
   149ac:	1ac2      	subs	r2, r0, r3
   149ae:	2a38      	cmp	r2, #56	; 0x38
   149b0:	dd21      	ble.n	149f6 <__aeabi_ddiv+0x55e>
   149b2:	9b02      	ldr	r3, [sp, #8]
   149b4:	4003      	ands	r3, r0
   149b6:	469c      	mov	ip, r3
   149b8:	e638      	b.n	1462c <__aeabi_ddiv+0x194>
   149ba:	220f      	movs	r2, #15
   149bc:	400a      	ands	r2, r1
   149be:	2a04      	cmp	r2, #4
   149c0:	d100      	bne.n	149c4 <__aeabi_ddiv+0x52c>
   149c2:	e75b      	b.n	1487c <__aeabi_ddiv+0x3e4>
   149c4:	000a      	movs	r2, r1
   149c6:	1d11      	adds	r1, r2, #4
   149c8:	4291      	cmp	r1, r2
   149ca:	4192      	sbcs	r2, r2
   149cc:	4252      	negs	r2, r2
   149ce:	4493      	add	fp, r2
   149d0:	e754      	b.n	1487c <__aeabi_ddiv+0x3e4>
   149d2:	4b47      	ldr	r3, [pc, #284]	; (14af0 <__aeabi_ddiv+0x658>)
   149d4:	18e3      	adds	r3, r4, r3
   149d6:	2b00      	cmp	r3, #0
   149d8:	dde5      	ble.n	149a6 <__aeabi_ddiv+0x50e>
   149da:	2201      	movs	r2, #1
   149dc:	4252      	negs	r2, r2
   149de:	e7f2      	b.n	149c6 <__aeabi_ddiv+0x52e>
   149e0:	001d      	movs	r5, r3
   149e2:	e6fa      	b.n	147da <__aeabi_ddiv+0x342>
   149e4:	469a      	mov	sl, r3
   149e6:	e71c      	b.n	14822 <__aeabi_ddiv+0x38a>
   149e8:	42b0      	cmp	r0, r6
   149ea:	d839      	bhi.n	14a60 <__aeabi_ddiv+0x5c8>
   149ec:	d06e      	beq.n	14acc <__aeabi_ddiv+0x634>
   149ee:	0011      	movs	r1, r2
   149f0:	e73a      	b.n	14868 <__aeabi_ddiv+0x3d0>
   149f2:	9302      	str	r3, [sp, #8]
   149f4:	e73a      	b.n	1486c <__aeabi_ddiv+0x3d4>
   149f6:	2a1f      	cmp	r2, #31
   149f8:	dc3c      	bgt.n	14a74 <__aeabi_ddiv+0x5dc>
   149fa:	2320      	movs	r3, #32
   149fc:	1a9b      	subs	r3, r3, r2
   149fe:	000c      	movs	r4, r1
   14a00:	4658      	mov	r0, fp
   14a02:	4099      	lsls	r1, r3
   14a04:	4098      	lsls	r0, r3
   14a06:	1e4b      	subs	r3, r1, #1
   14a08:	4199      	sbcs	r1, r3
   14a0a:	465b      	mov	r3, fp
   14a0c:	40d4      	lsrs	r4, r2
   14a0e:	40d3      	lsrs	r3, r2
   14a10:	4320      	orrs	r0, r4
   14a12:	4308      	orrs	r0, r1
   14a14:	001a      	movs	r2, r3
   14a16:	0743      	lsls	r3, r0, #29
   14a18:	d009      	beq.n	14a2e <__aeabi_ddiv+0x596>
   14a1a:	230f      	movs	r3, #15
   14a1c:	4003      	ands	r3, r0
   14a1e:	2b04      	cmp	r3, #4
   14a20:	d005      	beq.n	14a2e <__aeabi_ddiv+0x596>
   14a22:	0001      	movs	r1, r0
   14a24:	1d08      	adds	r0, r1, #4
   14a26:	4288      	cmp	r0, r1
   14a28:	419b      	sbcs	r3, r3
   14a2a:	425b      	negs	r3, r3
   14a2c:	18d2      	adds	r2, r2, r3
   14a2e:	0213      	lsls	r3, r2, #8
   14a30:	d53a      	bpl.n	14aa8 <__aeabi_ddiv+0x610>
   14a32:	2301      	movs	r3, #1
   14a34:	9a02      	ldr	r2, [sp, #8]
   14a36:	2401      	movs	r4, #1
   14a38:	401a      	ands	r2, r3
   14a3a:	2300      	movs	r3, #0
   14a3c:	4694      	mov	ip, r2
   14a3e:	4698      	mov	r8, r3
   14a40:	2200      	movs	r2, #0
   14a42:	e5f7      	b.n	14634 <__aeabi_ddiv+0x19c>
   14a44:	2102      	movs	r1, #2
   14a46:	4249      	negs	r1, r1
   14a48:	468c      	mov	ip, r1
   14a4a:	9d03      	ldr	r5, [sp, #12]
   14a4c:	44e3      	add	fp, ip
   14a4e:	46ac      	mov	ip, r5
   14a50:	44e2      	add	sl, ip
   14a52:	45aa      	cmp	sl, r5
   14a54:	41ad      	sbcs	r5, r5
   14a56:	426d      	negs	r5, r5
   14a58:	4445      	add	r5, r8
   14a5a:	18ed      	adds	r5, r5, r3
   14a5c:	1a2d      	subs	r5, r5, r0
   14a5e:	e696      	b.n	1478e <__aeabi_ddiv+0x2f6>
   14a60:	1e8a      	subs	r2, r1, #2
   14a62:	9903      	ldr	r1, [sp, #12]
   14a64:	004d      	lsls	r5, r1, #1
   14a66:	428d      	cmp	r5, r1
   14a68:	4189      	sbcs	r1, r1
   14a6a:	4249      	negs	r1, r1
   14a6c:	4441      	add	r1, r8
   14a6e:	1876      	adds	r6, r6, r1
   14a70:	9503      	str	r5, [sp, #12]
   14a72:	e78f      	b.n	14994 <__aeabi_ddiv+0x4fc>
   14a74:	201f      	movs	r0, #31
   14a76:	4240      	negs	r0, r0
   14a78:	1ac3      	subs	r3, r0, r3
   14a7a:	4658      	mov	r0, fp
   14a7c:	40d8      	lsrs	r0, r3
   14a7e:	0003      	movs	r3, r0
   14a80:	2a20      	cmp	r2, #32
   14a82:	d028      	beq.n	14ad6 <__aeabi_ddiv+0x63e>
   14a84:	2040      	movs	r0, #64	; 0x40
   14a86:	465d      	mov	r5, fp
   14a88:	1a82      	subs	r2, r0, r2
   14a8a:	4095      	lsls	r5, r2
   14a8c:	4329      	orrs	r1, r5
   14a8e:	1e4a      	subs	r2, r1, #1
   14a90:	4191      	sbcs	r1, r2
   14a92:	4319      	orrs	r1, r3
   14a94:	2307      	movs	r3, #7
   14a96:	2200      	movs	r2, #0
   14a98:	400b      	ands	r3, r1
   14a9a:	d009      	beq.n	14ab0 <__aeabi_ddiv+0x618>
   14a9c:	230f      	movs	r3, #15
   14a9e:	2200      	movs	r2, #0
   14aa0:	400b      	ands	r3, r1
   14aa2:	0008      	movs	r0, r1
   14aa4:	2b04      	cmp	r3, #4
   14aa6:	d1bd      	bne.n	14a24 <__aeabi_ddiv+0x58c>
   14aa8:	0001      	movs	r1, r0
   14aaa:	0753      	lsls	r3, r2, #29
   14aac:	0252      	lsls	r2, r2, #9
   14aae:	0b12      	lsrs	r2, r2, #12
   14ab0:	08c9      	lsrs	r1, r1, #3
   14ab2:	4319      	orrs	r1, r3
   14ab4:	2301      	movs	r3, #1
   14ab6:	4688      	mov	r8, r1
   14ab8:	9902      	ldr	r1, [sp, #8]
   14aba:	2400      	movs	r4, #0
   14abc:	4019      	ands	r1, r3
   14abe:	468c      	mov	ip, r1
   14ac0:	e5b8      	b.n	14634 <__aeabi_ddiv+0x19c>
   14ac2:	4552      	cmp	r2, sl
   14ac4:	d8be      	bhi.n	14a44 <__aeabi_ddiv+0x5ac>
   14ac6:	468b      	mov	fp, r1
   14ac8:	2500      	movs	r5, #0
   14aca:	e660      	b.n	1478e <__aeabi_ddiv+0x2f6>
   14acc:	9d03      	ldr	r5, [sp, #12]
   14ace:	429d      	cmp	r5, r3
   14ad0:	d3c6      	bcc.n	14a60 <__aeabi_ddiv+0x5c8>
   14ad2:	0011      	movs	r1, r2
   14ad4:	e762      	b.n	1499c <__aeabi_ddiv+0x504>
   14ad6:	2500      	movs	r5, #0
   14ad8:	e7d8      	b.n	14a8c <__aeabi_ddiv+0x5f4>
   14ada:	2280      	movs	r2, #128	; 0x80
   14adc:	465b      	mov	r3, fp
   14ade:	0312      	lsls	r2, r2, #12
   14ae0:	431a      	orrs	r2, r3
   14ae2:	9b01      	ldr	r3, [sp, #4]
   14ae4:	0312      	lsls	r2, r2, #12
   14ae6:	0b12      	lsrs	r2, r2, #12
   14ae8:	469c      	mov	ip, r3
   14aea:	4688      	mov	r8, r1
   14aec:	4c03      	ldr	r4, [pc, #12]	; (14afc <__aeabi_ddiv+0x664>)
   14aee:	e5a1      	b.n	14634 <__aeabi_ddiv+0x19c>
   14af0:	000003ff 	.word	0x000003ff
   14af4:	feffffff 	.word	0xfeffffff
   14af8:	000007fe 	.word	0x000007fe
   14afc:	000007ff 	.word	0x000007ff

00014b00 <__aeabi_dmul>:
   14b00:	b5f0      	push	{r4, r5, r6, r7, lr}
   14b02:	4657      	mov	r7, sl
   14b04:	4645      	mov	r5, r8
   14b06:	46de      	mov	lr, fp
   14b08:	464e      	mov	r6, r9
   14b0a:	b5e0      	push	{r5, r6, r7, lr}
   14b0c:	030c      	lsls	r4, r1, #12
   14b0e:	4698      	mov	r8, r3
   14b10:	004e      	lsls	r6, r1, #1
   14b12:	0b23      	lsrs	r3, r4, #12
   14b14:	b087      	sub	sp, #28
   14b16:	0007      	movs	r7, r0
   14b18:	4692      	mov	sl, r2
   14b1a:	469b      	mov	fp, r3
   14b1c:	0d76      	lsrs	r6, r6, #21
   14b1e:	0fcd      	lsrs	r5, r1, #31
   14b20:	2e00      	cmp	r6, #0
   14b22:	d06b      	beq.n	14bfc <__aeabi_dmul+0xfc>
   14b24:	4b6d      	ldr	r3, [pc, #436]	; (14cdc <__aeabi_dmul+0x1dc>)
   14b26:	429e      	cmp	r6, r3
   14b28:	d035      	beq.n	14b96 <__aeabi_dmul+0x96>
   14b2a:	2480      	movs	r4, #128	; 0x80
   14b2c:	465b      	mov	r3, fp
   14b2e:	0f42      	lsrs	r2, r0, #29
   14b30:	0424      	lsls	r4, r4, #16
   14b32:	00db      	lsls	r3, r3, #3
   14b34:	4314      	orrs	r4, r2
   14b36:	431c      	orrs	r4, r3
   14b38:	00c3      	lsls	r3, r0, #3
   14b3a:	4699      	mov	r9, r3
   14b3c:	4b68      	ldr	r3, [pc, #416]	; (14ce0 <__aeabi_dmul+0x1e0>)
   14b3e:	46a3      	mov	fp, r4
   14b40:	469c      	mov	ip, r3
   14b42:	2300      	movs	r3, #0
   14b44:	2700      	movs	r7, #0
   14b46:	4466      	add	r6, ip
   14b48:	9302      	str	r3, [sp, #8]
   14b4a:	4643      	mov	r3, r8
   14b4c:	031c      	lsls	r4, r3, #12
   14b4e:	005a      	lsls	r2, r3, #1
   14b50:	0fdb      	lsrs	r3, r3, #31
   14b52:	4650      	mov	r0, sl
   14b54:	0b24      	lsrs	r4, r4, #12
   14b56:	0d52      	lsrs	r2, r2, #21
   14b58:	4698      	mov	r8, r3
   14b5a:	d100      	bne.n	14b5e <__aeabi_dmul+0x5e>
   14b5c:	e076      	b.n	14c4c <__aeabi_dmul+0x14c>
   14b5e:	4b5f      	ldr	r3, [pc, #380]	; (14cdc <__aeabi_dmul+0x1dc>)
   14b60:	429a      	cmp	r2, r3
   14b62:	d06d      	beq.n	14c40 <__aeabi_dmul+0x140>
   14b64:	2380      	movs	r3, #128	; 0x80
   14b66:	0f41      	lsrs	r1, r0, #29
   14b68:	041b      	lsls	r3, r3, #16
   14b6a:	430b      	orrs	r3, r1
   14b6c:	495c      	ldr	r1, [pc, #368]	; (14ce0 <__aeabi_dmul+0x1e0>)
   14b6e:	00e4      	lsls	r4, r4, #3
   14b70:	468c      	mov	ip, r1
   14b72:	431c      	orrs	r4, r3
   14b74:	00c3      	lsls	r3, r0, #3
   14b76:	2000      	movs	r0, #0
   14b78:	4462      	add	r2, ip
   14b7a:	4641      	mov	r1, r8
   14b7c:	18b6      	adds	r6, r6, r2
   14b7e:	4069      	eors	r1, r5
   14b80:	1c72      	adds	r2, r6, #1
   14b82:	9101      	str	r1, [sp, #4]
   14b84:	4694      	mov	ip, r2
   14b86:	4307      	orrs	r7, r0
   14b88:	2f0f      	cmp	r7, #15
   14b8a:	d900      	bls.n	14b8e <__aeabi_dmul+0x8e>
   14b8c:	e0b0      	b.n	14cf0 <__aeabi_dmul+0x1f0>
   14b8e:	4a55      	ldr	r2, [pc, #340]	; (14ce4 <__aeabi_dmul+0x1e4>)
   14b90:	00bf      	lsls	r7, r7, #2
   14b92:	59d2      	ldr	r2, [r2, r7]
   14b94:	4697      	mov	pc, r2
   14b96:	465b      	mov	r3, fp
   14b98:	4303      	orrs	r3, r0
   14b9a:	4699      	mov	r9, r3
   14b9c:	d000      	beq.n	14ba0 <__aeabi_dmul+0xa0>
   14b9e:	e087      	b.n	14cb0 <__aeabi_dmul+0x1b0>
   14ba0:	2300      	movs	r3, #0
   14ba2:	469b      	mov	fp, r3
   14ba4:	3302      	adds	r3, #2
   14ba6:	2708      	movs	r7, #8
   14ba8:	9302      	str	r3, [sp, #8]
   14baa:	e7ce      	b.n	14b4a <__aeabi_dmul+0x4a>
   14bac:	4642      	mov	r2, r8
   14bae:	9201      	str	r2, [sp, #4]
   14bb0:	2802      	cmp	r0, #2
   14bb2:	d067      	beq.n	14c84 <__aeabi_dmul+0x184>
   14bb4:	2803      	cmp	r0, #3
   14bb6:	d100      	bne.n	14bba <__aeabi_dmul+0xba>
   14bb8:	e20e      	b.n	14fd8 <__aeabi_dmul+0x4d8>
   14bba:	2801      	cmp	r0, #1
   14bbc:	d000      	beq.n	14bc0 <__aeabi_dmul+0xc0>
   14bbe:	e162      	b.n	14e86 <__aeabi_dmul+0x386>
   14bc0:	2300      	movs	r3, #0
   14bc2:	2400      	movs	r4, #0
   14bc4:	2200      	movs	r2, #0
   14bc6:	4699      	mov	r9, r3
   14bc8:	9901      	ldr	r1, [sp, #4]
   14bca:	4001      	ands	r1, r0
   14bcc:	b2cd      	uxtb	r5, r1
   14bce:	2100      	movs	r1, #0
   14bd0:	0312      	lsls	r2, r2, #12
   14bd2:	0d0b      	lsrs	r3, r1, #20
   14bd4:	0b12      	lsrs	r2, r2, #12
   14bd6:	051b      	lsls	r3, r3, #20
   14bd8:	4313      	orrs	r3, r2
   14bda:	4a43      	ldr	r2, [pc, #268]	; (14ce8 <__aeabi_dmul+0x1e8>)
   14bdc:	0524      	lsls	r4, r4, #20
   14bde:	4013      	ands	r3, r2
   14be0:	431c      	orrs	r4, r3
   14be2:	0064      	lsls	r4, r4, #1
   14be4:	07ed      	lsls	r5, r5, #31
   14be6:	0864      	lsrs	r4, r4, #1
   14be8:	432c      	orrs	r4, r5
   14bea:	4648      	mov	r0, r9
   14bec:	0021      	movs	r1, r4
   14bee:	b007      	add	sp, #28
   14bf0:	bc3c      	pop	{r2, r3, r4, r5}
   14bf2:	4690      	mov	r8, r2
   14bf4:	4699      	mov	r9, r3
   14bf6:	46a2      	mov	sl, r4
   14bf8:	46ab      	mov	fp, r5
   14bfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14bfc:	4303      	orrs	r3, r0
   14bfe:	4699      	mov	r9, r3
   14c00:	d04f      	beq.n	14ca2 <__aeabi_dmul+0x1a2>
   14c02:	465b      	mov	r3, fp
   14c04:	2b00      	cmp	r3, #0
   14c06:	d100      	bne.n	14c0a <__aeabi_dmul+0x10a>
   14c08:	e189      	b.n	14f1e <__aeabi_dmul+0x41e>
   14c0a:	4658      	mov	r0, fp
   14c0c:	f000 fe56 	bl	158bc <__clzsi2>
   14c10:	0003      	movs	r3, r0
   14c12:	3b0b      	subs	r3, #11
   14c14:	2b1c      	cmp	r3, #28
   14c16:	dd00      	ble.n	14c1a <__aeabi_dmul+0x11a>
   14c18:	e17a      	b.n	14f10 <__aeabi_dmul+0x410>
   14c1a:	221d      	movs	r2, #29
   14c1c:	1ad3      	subs	r3, r2, r3
   14c1e:	003a      	movs	r2, r7
   14c20:	0001      	movs	r1, r0
   14c22:	465c      	mov	r4, fp
   14c24:	40da      	lsrs	r2, r3
   14c26:	3908      	subs	r1, #8
   14c28:	408c      	lsls	r4, r1
   14c2a:	0013      	movs	r3, r2
   14c2c:	408f      	lsls	r7, r1
   14c2e:	4323      	orrs	r3, r4
   14c30:	469b      	mov	fp, r3
   14c32:	46b9      	mov	r9, r7
   14c34:	2300      	movs	r3, #0
   14c36:	4e2d      	ldr	r6, [pc, #180]	; (14cec <__aeabi_dmul+0x1ec>)
   14c38:	2700      	movs	r7, #0
   14c3a:	1a36      	subs	r6, r6, r0
   14c3c:	9302      	str	r3, [sp, #8]
   14c3e:	e784      	b.n	14b4a <__aeabi_dmul+0x4a>
   14c40:	4653      	mov	r3, sl
   14c42:	4323      	orrs	r3, r4
   14c44:	d12a      	bne.n	14c9c <__aeabi_dmul+0x19c>
   14c46:	2400      	movs	r4, #0
   14c48:	2002      	movs	r0, #2
   14c4a:	e796      	b.n	14b7a <__aeabi_dmul+0x7a>
   14c4c:	4653      	mov	r3, sl
   14c4e:	4323      	orrs	r3, r4
   14c50:	d020      	beq.n	14c94 <__aeabi_dmul+0x194>
   14c52:	2c00      	cmp	r4, #0
   14c54:	d100      	bne.n	14c58 <__aeabi_dmul+0x158>
   14c56:	e157      	b.n	14f08 <__aeabi_dmul+0x408>
   14c58:	0020      	movs	r0, r4
   14c5a:	f000 fe2f 	bl	158bc <__clzsi2>
   14c5e:	0003      	movs	r3, r0
   14c60:	3b0b      	subs	r3, #11
   14c62:	2b1c      	cmp	r3, #28
   14c64:	dd00      	ble.n	14c68 <__aeabi_dmul+0x168>
   14c66:	e149      	b.n	14efc <__aeabi_dmul+0x3fc>
   14c68:	211d      	movs	r1, #29
   14c6a:	1acb      	subs	r3, r1, r3
   14c6c:	4651      	mov	r1, sl
   14c6e:	0002      	movs	r2, r0
   14c70:	40d9      	lsrs	r1, r3
   14c72:	4653      	mov	r3, sl
   14c74:	3a08      	subs	r2, #8
   14c76:	4094      	lsls	r4, r2
   14c78:	4093      	lsls	r3, r2
   14c7a:	430c      	orrs	r4, r1
   14c7c:	4a1b      	ldr	r2, [pc, #108]	; (14cec <__aeabi_dmul+0x1ec>)
   14c7e:	1a12      	subs	r2, r2, r0
   14c80:	2000      	movs	r0, #0
   14c82:	e77a      	b.n	14b7a <__aeabi_dmul+0x7a>
   14c84:	2501      	movs	r5, #1
   14c86:	9b01      	ldr	r3, [sp, #4]
   14c88:	4c14      	ldr	r4, [pc, #80]	; (14cdc <__aeabi_dmul+0x1dc>)
   14c8a:	401d      	ands	r5, r3
   14c8c:	2300      	movs	r3, #0
   14c8e:	2200      	movs	r2, #0
   14c90:	4699      	mov	r9, r3
   14c92:	e79c      	b.n	14bce <__aeabi_dmul+0xce>
   14c94:	2400      	movs	r4, #0
   14c96:	2200      	movs	r2, #0
   14c98:	2001      	movs	r0, #1
   14c9a:	e76e      	b.n	14b7a <__aeabi_dmul+0x7a>
   14c9c:	4653      	mov	r3, sl
   14c9e:	2003      	movs	r0, #3
   14ca0:	e76b      	b.n	14b7a <__aeabi_dmul+0x7a>
   14ca2:	2300      	movs	r3, #0
   14ca4:	469b      	mov	fp, r3
   14ca6:	3301      	adds	r3, #1
   14ca8:	2704      	movs	r7, #4
   14caa:	2600      	movs	r6, #0
   14cac:	9302      	str	r3, [sp, #8]
   14cae:	e74c      	b.n	14b4a <__aeabi_dmul+0x4a>
   14cb0:	2303      	movs	r3, #3
   14cb2:	4681      	mov	r9, r0
   14cb4:	270c      	movs	r7, #12
   14cb6:	9302      	str	r3, [sp, #8]
   14cb8:	e747      	b.n	14b4a <__aeabi_dmul+0x4a>
   14cba:	2280      	movs	r2, #128	; 0x80
   14cbc:	2300      	movs	r3, #0
   14cbe:	2500      	movs	r5, #0
   14cc0:	0312      	lsls	r2, r2, #12
   14cc2:	4699      	mov	r9, r3
   14cc4:	4c05      	ldr	r4, [pc, #20]	; (14cdc <__aeabi_dmul+0x1dc>)
   14cc6:	e782      	b.n	14bce <__aeabi_dmul+0xce>
   14cc8:	465c      	mov	r4, fp
   14cca:	464b      	mov	r3, r9
   14ccc:	9802      	ldr	r0, [sp, #8]
   14cce:	e76f      	b.n	14bb0 <__aeabi_dmul+0xb0>
   14cd0:	465c      	mov	r4, fp
   14cd2:	464b      	mov	r3, r9
   14cd4:	9501      	str	r5, [sp, #4]
   14cd6:	9802      	ldr	r0, [sp, #8]
   14cd8:	e76a      	b.n	14bb0 <__aeabi_dmul+0xb0>
   14cda:	46c0      	nop			; (mov r8, r8)
   14cdc:	000007ff 	.word	0x000007ff
   14ce0:	fffffc01 	.word	0xfffffc01
   14ce4:	0001e784 	.word	0x0001e784
   14ce8:	800fffff 	.word	0x800fffff
   14cec:	fffffc0d 	.word	0xfffffc0d
   14cf0:	464a      	mov	r2, r9
   14cf2:	4649      	mov	r1, r9
   14cf4:	0c17      	lsrs	r7, r2, #16
   14cf6:	0c1a      	lsrs	r2, r3, #16
   14cf8:	041b      	lsls	r3, r3, #16
   14cfa:	0c1b      	lsrs	r3, r3, #16
   14cfc:	0408      	lsls	r0, r1, #16
   14cfe:	0019      	movs	r1, r3
   14d00:	0c00      	lsrs	r0, r0, #16
   14d02:	4341      	muls	r1, r0
   14d04:	0015      	movs	r5, r2
   14d06:	4688      	mov	r8, r1
   14d08:	0019      	movs	r1, r3
   14d0a:	437d      	muls	r5, r7
   14d0c:	4379      	muls	r1, r7
   14d0e:	9503      	str	r5, [sp, #12]
   14d10:	4689      	mov	r9, r1
   14d12:	0029      	movs	r1, r5
   14d14:	0015      	movs	r5, r2
   14d16:	4345      	muls	r5, r0
   14d18:	444d      	add	r5, r9
   14d1a:	9502      	str	r5, [sp, #8]
   14d1c:	4645      	mov	r5, r8
   14d1e:	0c2d      	lsrs	r5, r5, #16
   14d20:	46aa      	mov	sl, r5
   14d22:	9d02      	ldr	r5, [sp, #8]
   14d24:	4455      	add	r5, sl
   14d26:	45a9      	cmp	r9, r5
   14d28:	d906      	bls.n	14d38 <__aeabi_dmul+0x238>
   14d2a:	468a      	mov	sl, r1
   14d2c:	2180      	movs	r1, #128	; 0x80
   14d2e:	0249      	lsls	r1, r1, #9
   14d30:	4689      	mov	r9, r1
   14d32:	44ca      	add	sl, r9
   14d34:	4651      	mov	r1, sl
   14d36:	9103      	str	r1, [sp, #12]
   14d38:	0c29      	lsrs	r1, r5, #16
   14d3a:	9104      	str	r1, [sp, #16]
   14d3c:	4641      	mov	r1, r8
   14d3e:	0409      	lsls	r1, r1, #16
   14d40:	042d      	lsls	r5, r5, #16
   14d42:	0c09      	lsrs	r1, r1, #16
   14d44:	4688      	mov	r8, r1
   14d46:	0029      	movs	r1, r5
   14d48:	0c25      	lsrs	r5, r4, #16
   14d4a:	0424      	lsls	r4, r4, #16
   14d4c:	4441      	add	r1, r8
   14d4e:	0c24      	lsrs	r4, r4, #16
   14d50:	9105      	str	r1, [sp, #20]
   14d52:	0021      	movs	r1, r4
   14d54:	4341      	muls	r1, r0
   14d56:	4688      	mov	r8, r1
   14d58:	0021      	movs	r1, r4
   14d5a:	4379      	muls	r1, r7
   14d5c:	468a      	mov	sl, r1
   14d5e:	4368      	muls	r0, r5
   14d60:	4641      	mov	r1, r8
   14d62:	4450      	add	r0, sl
   14d64:	4681      	mov	r9, r0
   14d66:	0c08      	lsrs	r0, r1, #16
   14d68:	4448      	add	r0, r9
   14d6a:	436f      	muls	r7, r5
   14d6c:	4582      	cmp	sl, r0
   14d6e:	d903      	bls.n	14d78 <__aeabi_dmul+0x278>
   14d70:	2180      	movs	r1, #128	; 0x80
   14d72:	0249      	lsls	r1, r1, #9
   14d74:	4689      	mov	r9, r1
   14d76:	444f      	add	r7, r9
   14d78:	0c01      	lsrs	r1, r0, #16
   14d7a:	4689      	mov	r9, r1
   14d7c:	0039      	movs	r1, r7
   14d7e:	4449      	add	r1, r9
   14d80:	9102      	str	r1, [sp, #8]
   14d82:	4641      	mov	r1, r8
   14d84:	040f      	lsls	r7, r1, #16
   14d86:	9904      	ldr	r1, [sp, #16]
   14d88:	0c3f      	lsrs	r7, r7, #16
   14d8a:	4688      	mov	r8, r1
   14d8c:	0400      	lsls	r0, r0, #16
   14d8e:	19c0      	adds	r0, r0, r7
   14d90:	4480      	add	r8, r0
   14d92:	4641      	mov	r1, r8
   14d94:	9104      	str	r1, [sp, #16]
   14d96:	4659      	mov	r1, fp
   14d98:	0c0f      	lsrs	r7, r1, #16
   14d9a:	0409      	lsls	r1, r1, #16
   14d9c:	0c09      	lsrs	r1, r1, #16
   14d9e:	4688      	mov	r8, r1
   14da0:	4359      	muls	r1, r3
   14da2:	468a      	mov	sl, r1
   14da4:	0039      	movs	r1, r7
   14da6:	4351      	muls	r1, r2
   14da8:	4689      	mov	r9, r1
   14daa:	4641      	mov	r1, r8
   14dac:	434a      	muls	r2, r1
   14dae:	4651      	mov	r1, sl
   14db0:	0c09      	lsrs	r1, r1, #16
   14db2:	468b      	mov	fp, r1
   14db4:	437b      	muls	r3, r7
   14db6:	18d2      	adds	r2, r2, r3
   14db8:	445a      	add	r2, fp
   14dba:	4293      	cmp	r3, r2
   14dbc:	d903      	bls.n	14dc6 <__aeabi_dmul+0x2c6>
   14dbe:	2380      	movs	r3, #128	; 0x80
   14dc0:	025b      	lsls	r3, r3, #9
   14dc2:	469b      	mov	fp, r3
   14dc4:	44d9      	add	r9, fp
   14dc6:	4651      	mov	r1, sl
   14dc8:	0409      	lsls	r1, r1, #16
   14dca:	0c09      	lsrs	r1, r1, #16
   14dcc:	468a      	mov	sl, r1
   14dce:	4641      	mov	r1, r8
   14dd0:	4361      	muls	r1, r4
   14dd2:	437c      	muls	r4, r7
   14dd4:	0c13      	lsrs	r3, r2, #16
   14dd6:	0412      	lsls	r2, r2, #16
   14dd8:	444b      	add	r3, r9
   14dda:	4452      	add	r2, sl
   14ddc:	46a1      	mov	r9, r4
   14dde:	468a      	mov	sl, r1
   14de0:	003c      	movs	r4, r7
   14de2:	4641      	mov	r1, r8
   14de4:	436c      	muls	r4, r5
   14de6:	434d      	muls	r5, r1
   14de8:	4651      	mov	r1, sl
   14dea:	444d      	add	r5, r9
   14dec:	0c0f      	lsrs	r7, r1, #16
   14dee:	197d      	adds	r5, r7, r5
   14df0:	45a9      	cmp	r9, r5
   14df2:	d903      	bls.n	14dfc <__aeabi_dmul+0x2fc>
   14df4:	2180      	movs	r1, #128	; 0x80
   14df6:	0249      	lsls	r1, r1, #9
   14df8:	4688      	mov	r8, r1
   14dfa:	4444      	add	r4, r8
   14dfc:	9f04      	ldr	r7, [sp, #16]
   14dfe:	9903      	ldr	r1, [sp, #12]
   14e00:	46b8      	mov	r8, r7
   14e02:	4441      	add	r1, r8
   14e04:	468b      	mov	fp, r1
   14e06:	4583      	cmp	fp, r0
   14e08:	4180      	sbcs	r0, r0
   14e0a:	4241      	negs	r1, r0
   14e0c:	4688      	mov	r8, r1
   14e0e:	4651      	mov	r1, sl
   14e10:	0408      	lsls	r0, r1, #16
   14e12:	042f      	lsls	r7, r5, #16
   14e14:	0c00      	lsrs	r0, r0, #16
   14e16:	183f      	adds	r7, r7, r0
   14e18:	4658      	mov	r0, fp
   14e1a:	9902      	ldr	r1, [sp, #8]
   14e1c:	1810      	adds	r0, r2, r0
   14e1e:	4689      	mov	r9, r1
   14e20:	4290      	cmp	r0, r2
   14e22:	4192      	sbcs	r2, r2
   14e24:	444f      	add	r7, r9
   14e26:	46ba      	mov	sl, r7
   14e28:	4252      	negs	r2, r2
   14e2a:	4699      	mov	r9, r3
   14e2c:	4693      	mov	fp, r2
   14e2e:	44c2      	add	sl, r8
   14e30:	44d1      	add	r9, sl
   14e32:	44cb      	add	fp, r9
   14e34:	428f      	cmp	r7, r1
   14e36:	41bf      	sbcs	r7, r7
   14e38:	45c2      	cmp	sl, r8
   14e3a:	4189      	sbcs	r1, r1
   14e3c:	4599      	cmp	r9, r3
   14e3e:	419b      	sbcs	r3, r3
   14e40:	4593      	cmp	fp, r2
   14e42:	4192      	sbcs	r2, r2
   14e44:	427f      	negs	r7, r7
   14e46:	4249      	negs	r1, r1
   14e48:	0c2d      	lsrs	r5, r5, #16
   14e4a:	4252      	negs	r2, r2
   14e4c:	430f      	orrs	r7, r1
   14e4e:	425b      	negs	r3, r3
   14e50:	4313      	orrs	r3, r2
   14e52:	197f      	adds	r7, r7, r5
   14e54:	18ff      	adds	r7, r7, r3
   14e56:	465b      	mov	r3, fp
   14e58:	193c      	adds	r4, r7, r4
   14e5a:	0ddb      	lsrs	r3, r3, #23
   14e5c:	9a05      	ldr	r2, [sp, #20]
   14e5e:	0264      	lsls	r4, r4, #9
   14e60:	431c      	orrs	r4, r3
   14e62:	0243      	lsls	r3, r0, #9
   14e64:	4313      	orrs	r3, r2
   14e66:	1e5d      	subs	r5, r3, #1
   14e68:	41ab      	sbcs	r3, r5
   14e6a:	465a      	mov	r2, fp
   14e6c:	0dc0      	lsrs	r0, r0, #23
   14e6e:	4303      	orrs	r3, r0
   14e70:	0252      	lsls	r2, r2, #9
   14e72:	4313      	orrs	r3, r2
   14e74:	01e2      	lsls	r2, r4, #7
   14e76:	d556      	bpl.n	14f26 <__aeabi_dmul+0x426>
   14e78:	2001      	movs	r0, #1
   14e7a:	085a      	lsrs	r2, r3, #1
   14e7c:	4003      	ands	r3, r0
   14e7e:	4313      	orrs	r3, r2
   14e80:	07e2      	lsls	r2, r4, #31
   14e82:	4313      	orrs	r3, r2
   14e84:	0864      	lsrs	r4, r4, #1
   14e86:	485a      	ldr	r0, [pc, #360]	; (14ff0 <__aeabi_dmul+0x4f0>)
   14e88:	4460      	add	r0, ip
   14e8a:	2800      	cmp	r0, #0
   14e8c:	dd4d      	ble.n	14f2a <__aeabi_dmul+0x42a>
   14e8e:	075a      	lsls	r2, r3, #29
   14e90:	d009      	beq.n	14ea6 <__aeabi_dmul+0x3a6>
   14e92:	220f      	movs	r2, #15
   14e94:	401a      	ands	r2, r3
   14e96:	2a04      	cmp	r2, #4
   14e98:	d005      	beq.n	14ea6 <__aeabi_dmul+0x3a6>
   14e9a:	1d1a      	adds	r2, r3, #4
   14e9c:	429a      	cmp	r2, r3
   14e9e:	419b      	sbcs	r3, r3
   14ea0:	425b      	negs	r3, r3
   14ea2:	18e4      	adds	r4, r4, r3
   14ea4:	0013      	movs	r3, r2
   14ea6:	01e2      	lsls	r2, r4, #7
   14ea8:	d504      	bpl.n	14eb4 <__aeabi_dmul+0x3b4>
   14eaa:	2080      	movs	r0, #128	; 0x80
   14eac:	4a51      	ldr	r2, [pc, #324]	; (14ff4 <__aeabi_dmul+0x4f4>)
   14eae:	00c0      	lsls	r0, r0, #3
   14eb0:	4014      	ands	r4, r2
   14eb2:	4460      	add	r0, ip
   14eb4:	4a50      	ldr	r2, [pc, #320]	; (14ff8 <__aeabi_dmul+0x4f8>)
   14eb6:	4290      	cmp	r0, r2
   14eb8:	dd00      	ble.n	14ebc <__aeabi_dmul+0x3bc>
   14eba:	e6e3      	b.n	14c84 <__aeabi_dmul+0x184>
   14ebc:	2501      	movs	r5, #1
   14ebe:	08db      	lsrs	r3, r3, #3
   14ec0:	0762      	lsls	r2, r4, #29
   14ec2:	431a      	orrs	r2, r3
   14ec4:	0264      	lsls	r4, r4, #9
   14ec6:	9b01      	ldr	r3, [sp, #4]
   14ec8:	4691      	mov	r9, r2
   14eca:	0b22      	lsrs	r2, r4, #12
   14ecc:	0544      	lsls	r4, r0, #21
   14ece:	0d64      	lsrs	r4, r4, #21
   14ed0:	401d      	ands	r5, r3
   14ed2:	e67c      	b.n	14bce <__aeabi_dmul+0xce>
   14ed4:	2280      	movs	r2, #128	; 0x80
   14ed6:	4659      	mov	r1, fp
   14ed8:	0312      	lsls	r2, r2, #12
   14eda:	4211      	tst	r1, r2
   14edc:	d008      	beq.n	14ef0 <__aeabi_dmul+0x3f0>
   14ede:	4214      	tst	r4, r2
   14ee0:	d106      	bne.n	14ef0 <__aeabi_dmul+0x3f0>
   14ee2:	4322      	orrs	r2, r4
   14ee4:	0312      	lsls	r2, r2, #12
   14ee6:	0b12      	lsrs	r2, r2, #12
   14ee8:	4645      	mov	r5, r8
   14eea:	4699      	mov	r9, r3
   14eec:	4c43      	ldr	r4, [pc, #268]	; (14ffc <__aeabi_dmul+0x4fc>)
   14eee:	e66e      	b.n	14bce <__aeabi_dmul+0xce>
   14ef0:	465b      	mov	r3, fp
   14ef2:	431a      	orrs	r2, r3
   14ef4:	0312      	lsls	r2, r2, #12
   14ef6:	0b12      	lsrs	r2, r2, #12
   14ef8:	4c40      	ldr	r4, [pc, #256]	; (14ffc <__aeabi_dmul+0x4fc>)
   14efa:	e668      	b.n	14bce <__aeabi_dmul+0xce>
   14efc:	0003      	movs	r3, r0
   14efe:	4654      	mov	r4, sl
   14f00:	3b28      	subs	r3, #40	; 0x28
   14f02:	409c      	lsls	r4, r3
   14f04:	2300      	movs	r3, #0
   14f06:	e6b9      	b.n	14c7c <__aeabi_dmul+0x17c>
   14f08:	f000 fcd8 	bl	158bc <__clzsi2>
   14f0c:	3020      	adds	r0, #32
   14f0e:	e6a6      	b.n	14c5e <__aeabi_dmul+0x15e>
   14f10:	0003      	movs	r3, r0
   14f12:	3b28      	subs	r3, #40	; 0x28
   14f14:	409f      	lsls	r7, r3
   14f16:	2300      	movs	r3, #0
   14f18:	46bb      	mov	fp, r7
   14f1a:	4699      	mov	r9, r3
   14f1c:	e68a      	b.n	14c34 <__aeabi_dmul+0x134>
   14f1e:	f000 fccd 	bl	158bc <__clzsi2>
   14f22:	3020      	adds	r0, #32
   14f24:	e674      	b.n	14c10 <__aeabi_dmul+0x110>
   14f26:	46b4      	mov	ip, r6
   14f28:	e7ad      	b.n	14e86 <__aeabi_dmul+0x386>
   14f2a:	2501      	movs	r5, #1
   14f2c:	1a2a      	subs	r2, r5, r0
   14f2e:	2a38      	cmp	r2, #56	; 0x38
   14f30:	dd06      	ble.n	14f40 <__aeabi_dmul+0x440>
   14f32:	9b01      	ldr	r3, [sp, #4]
   14f34:	2400      	movs	r4, #0
   14f36:	401d      	ands	r5, r3
   14f38:	2300      	movs	r3, #0
   14f3a:	2200      	movs	r2, #0
   14f3c:	4699      	mov	r9, r3
   14f3e:	e646      	b.n	14bce <__aeabi_dmul+0xce>
   14f40:	2a1f      	cmp	r2, #31
   14f42:	dc21      	bgt.n	14f88 <__aeabi_dmul+0x488>
   14f44:	2520      	movs	r5, #32
   14f46:	0020      	movs	r0, r4
   14f48:	1aad      	subs	r5, r5, r2
   14f4a:	001e      	movs	r6, r3
   14f4c:	40ab      	lsls	r3, r5
   14f4e:	40a8      	lsls	r0, r5
   14f50:	40d6      	lsrs	r6, r2
   14f52:	1e5d      	subs	r5, r3, #1
   14f54:	41ab      	sbcs	r3, r5
   14f56:	4330      	orrs	r0, r6
   14f58:	4318      	orrs	r0, r3
   14f5a:	40d4      	lsrs	r4, r2
   14f5c:	0743      	lsls	r3, r0, #29
   14f5e:	d009      	beq.n	14f74 <__aeabi_dmul+0x474>
   14f60:	230f      	movs	r3, #15
   14f62:	4003      	ands	r3, r0
   14f64:	2b04      	cmp	r3, #4
   14f66:	d005      	beq.n	14f74 <__aeabi_dmul+0x474>
   14f68:	0003      	movs	r3, r0
   14f6a:	1d18      	adds	r0, r3, #4
   14f6c:	4298      	cmp	r0, r3
   14f6e:	419b      	sbcs	r3, r3
   14f70:	425b      	negs	r3, r3
   14f72:	18e4      	adds	r4, r4, r3
   14f74:	0223      	lsls	r3, r4, #8
   14f76:	d521      	bpl.n	14fbc <__aeabi_dmul+0x4bc>
   14f78:	2501      	movs	r5, #1
   14f7a:	9b01      	ldr	r3, [sp, #4]
   14f7c:	2401      	movs	r4, #1
   14f7e:	401d      	ands	r5, r3
   14f80:	2300      	movs	r3, #0
   14f82:	2200      	movs	r2, #0
   14f84:	4699      	mov	r9, r3
   14f86:	e622      	b.n	14bce <__aeabi_dmul+0xce>
   14f88:	251f      	movs	r5, #31
   14f8a:	0021      	movs	r1, r4
   14f8c:	426d      	negs	r5, r5
   14f8e:	1a28      	subs	r0, r5, r0
   14f90:	40c1      	lsrs	r1, r0
   14f92:	0008      	movs	r0, r1
   14f94:	2a20      	cmp	r2, #32
   14f96:	d01d      	beq.n	14fd4 <__aeabi_dmul+0x4d4>
   14f98:	355f      	adds	r5, #95	; 0x5f
   14f9a:	1aaa      	subs	r2, r5, r2
   14f9c:	4094      	lsls	r4, r2
   14f9e:	4323      	orrs	r3, r4
   14fa0:	1e5c      	subs	r4, r3, #1
   14fa2:	41a3      	sbcs	r3, r4
   14fa4:	2507      	movs	r5, #7
   14fa6:	4303      	orrs	r3, r0
   14fa8:	401d      	ands	r5, r3
   14faa:	2200      	movs	r2, #0
   14fac:	2d00      	cmp	r5, #0
   14fae:	d009      	beq.n	14fc4 <__aeabi_dmul+0x4c4>
   14fb0:	220f      	movs	r2, #15
   14fb2:	2400      	movs	r4, #0
   14fb4:	401a      	ands	r2, r3
   14fb6:	0018      	movs	r0, r3
   14fb8:	2a04      	cmp	r2, #4
   14fba:	d1d6      	bne.n	14f6a <__aeabi_dmul+0x46a>
   14fbc:	0003      	movs	r3, r0
   14fbe:	0765      	lsls	r5, r4, #29
   14fc0:	0264      	lsls	r4, r4, #9
   14fc2:	0b22      	lsrs	r2, r4, #12
   14fc4:	08db      	lsrs	r3, r3, #3
   14fc6:	432b      	orrs	r3, r5
   14fc8:	2501      	movs	r5, #1
   14fca:	4699      	mov	r9, r3
   14fcc:	9b01      	ldr	r3, [sp, #4]
   14fce:	2400      	movs	r4, #0
   14fd0:	401d      	ands	r5, r3
   14fd2:	e5fc      	b.n	14bce <__aeabi_dmul+0xce>
   14fd4:	2400      	movs	r4, #0
   14fd6:	e7e2      	b.n	14f9e <__aeabi_dmul+0x49e>
   14fd8:	2280      	movs	r2, #128	; 0x80
   14fda:	2501      	movs	r5, #1
   14fdc:	0312      	lsls	r2, r2, #12
   14fde:	4322      	orrs	r2, r4
   14fe0:	9901      	ldr	r1, [sp, #4]
   14fe2:	0312      	lsls	r2, r2, #12
   14fe4:	0b12      	lsrs	r2, r2, #12
   14fe6:	400d      	ands	r5, r1
   14fe8:	4699      	mov	r9, r3
   14fea:	4c04      	ldr	r4, [pc, #16]	; (14ffc <__aeabi_dmul+0x4fc>)
   14fec:	e5ef      	b.n	14bce <__aeabi_dmul+0xce>
   14fee:	46c0      	nop			; (mov r8, r8)
   14ff0:	000003ff 	.word	0x000003ff
   14ff4:	feffffff 	.word	0xfeffffff
   14ff8:	000007fe 	.word	0x000007fe
   14ffc:	000007ff 	.word	0x000007ff

00015000 <__aeabi_dsub>:
   15000:	b5f0      	push	{r4, r5, r6, r7, lr}
   15002:	4646      	mov	r6, r8
   15004:	46d6      	mov	lr, sl
   15006:	464f      	mov	r7, r9
   15008:	030c      	lsls	r4, r1, #12
   1500a:	b5c0      	push	{r6, r7, lr}
   1500c:	0fcd      	lsrs	r5, r1, #31
   1500e:	004e      	lsls	r6, r1, #1
   15010:	0a61      	lsrs	r1, r4, #9
   15012:	0f44      	lsrs	r4, r0, #29
   15014:	430c      	orrs	r4, r1
   15016:	00c1      	lsls	r1, r0, #3
   15018:	0058      	lsls	r0, r3, #1
   1501a:	0d40      	lsrs	r0, r0, #21
   1501c:	4684      	mov	ip, r0
   1501e:	468a      	mov	sl, r1
   15020:	000f      	movs	r7, r1
   15022:	0319      	lsls	r1, r3, #12
   15024:	0f50      	lsrs	r0, r2, #29
   15026:	0a49      	lsrs	r1, r1, #9
   15028:	4301      	orrs	r1, r0
   1502a:	48c6      	ldr	r0, [pc, #792]	; (15344 <__aeabi_dsub+0x344>)
   1502c:	0d76      	lsrs	r6, r6, #21
   1502e:	46a8      	mov	r8, r5
   15030:	0fdb      	lsrs	r3, r3, #31
   15032:	00d2      	lsls	r2, r2, #3
   15034:	4584      	cmp	ip, r0
   15036:	d100      	bne.n	1503a <__aeabi_dsub+0x3a>
   15038:	e0d8      	b.n	151ec <__aeabi_dsub+0x1ec>
   1503a:	2001      	movs	r0, #1
   1503c:	4043      	eors	r3, r0
   1503e:	42ab      	cmp	r3, r5
   15040:	d100      	bne.n	15044 <__aeabi_dsub+0x44>
   15042:	e0a6      	b.n	15192 <__aeabi_dsub+0x192>
   15044:	4660      	mov	r0, ip
   15046:	1a35      	subs	r5, r6, r0
   15048:	2d00      	cmp	r5, #0
   1504a:	dc00      	bgt.n	1504e <__aeabi_dsub+0x4e>
   1504c:	e105      	b.n	1525a <__aeabi_dsub+0x25a>
   1504e:	2800      	cmp	r0, #0
   15050:	d110      	bne.n	15074 <__aeabi_dsub+0x74>
   15052:	000b      	movs	r3, r1
   15054:	4313      	orrs	r3, r2
   15056:	d100      	bne.n	1505a <__aeabi_dsub+0x5a>
   15058:	e0d7      	b.n	1520a <__aeabi_dsub+0x20a>
   1505a:	1e6b      	subs	r3, r5, #1
   1505c:	2b00      	cmp	r3, #0
   1505e:	d000      	beq.n	15062 <__aeabi_dsub+0x62>
   15060:	e14b      	b.n	152fa <__aeabi_dsub+0x2fa>
   15062:	4653      	mov	r3, sl
   15064:	1a9f      	subs	r7, r3, r2
   15066:	45ba      	cmp	sl, r7
   15068:	4180      	sbcs	r0, r0
   1506a:	1a64      	subs	r4, r4, r1
   1506c:	4240      	negs	r0, r0
   1506e:	1a24      	subs	r4, r4, r0
   15070:	2601      	movs	r6, #1
   15072:	e01e      	b.n	150b2 <__aeabi_dsub+0xb2>
   15074:	4bb3      	ldr	r3, [pc, #716]	; (15344 <__aeabi_dsub+0x344>)
   15076:	429e      	cmp	r6, r3
   15078:	d048      	beq.n	1510c <__aeabi_dsub+0x10c>
   1507a:	2380      	movs	r3, #128	; 0x80
   1507c:	041b      	lsls	r3, r3, #16
   1507e:	4319      	orrs	r1, r3
   15080:	2d38      	cmp	r5, #56	; 0x38
   15082:	dd00      	ble.n	15086 <__aeabi_dsub+0x86>
   15084:	e119      	b.n	152ba <__aeabi_dsub+0x2ba>
   15086:	2d1f      	cmp	r5, #31
   15088:	dd00      	ble.n	1508c <__aeabi_dsub+0x8c>
   1508a:	e14c      	b.n	15326 <__aeabi_dsub+0x326>
   1508c:	2320      	movs	r3, #32
   1508e:	000f      	movs	r7, r1
   15090:	1b5b      	subs	r3, r3, r5
   15092:	0010      	movs	r0, r2
   15094:	409a      	lsls	r2, r3
   15096:	409f      	lsls	r7, r3
   15098:	40e8      	lsrs	r0, r5
   1509a:	1e53      	subs	r3, r2, #1
   1509c:	419a      	sbcs	r2, r3
   1509e:	40e9      	lsrs	r1, r5
   150a0:	4307      	orrs	r7, r0
   150a2:	4317      	orrs	r7, r2
   150a4:	4653      	mov	r3, sl
   150a6:	1bdf      	subs	r7, r3, r7
   150a8:	1a61      	subs	r1, r4, r1
   150aa:	45ba      	cmp	sl, r7
   150ac:	41a4      	sbcs	r4, r4
   150ae:	4264      	negs	r4, r4
   150b0:	1b0c      	subs	r4, r1, r4
   150b2:	0223      	lsls	r3, r4, #8
   150b4:	d400      	bmi.n	150b8 <__aeabi_dsub+0xb8>
   150b6:	e0c5      	b.n	15244 <__aeabi_dsub+0x244>
   150b8:	0264      	lsls	r4, r4, #9
   150ba:	0a65      	lsrs	r5, r4, #9
   150bc:	2d00      	cmp	r5, #0
   150be:	d100      	bne.n	150c2 <__aeabi_dsub+0xc2>
   150c0:	e0f6      	b.n	152b0 <__aeabi_dsub+0x2b0>
   150c2:	0028      	movs	r0, r5
   150c4:	f000 fbfa 	bl	158bc <__clzsi2>
   150c8:	0003      	movs	r3, r0
   150ca:	3b08      	subs	r3, #8
   150cc:	2b1f      	cmp	r3, #31
   150ce:	dd00      	ble.n	150d2 <__aeabi_dsub+0xd2>
   150d0:	e0e9      	b.n	152a6 <__aeabi_dsub+0x2a6>
   150d2:	2220      	movs	r2, #32
   150d4:	003c      	movs	r4, r7
   150d6:	1ad2      	subs	r2, r2, r3
   150d8:	409d      	lsls	r5, r3
   150da:	40d4      	lsrs	r4, r2
   150dc:	409f      	lsls	r7, r3
   150de:	4325      	orrs	r5, r4
   150e0:	429e      	cmp	r6, r3
   150e2:	dd00      	ble.n	150e6 <__aeabi_dsub+0xe6>
   150e4:	e0db      	b.n	1529e <__aeabi_dsub+0x29e>
   150e6:	1b9e      	subs	r6, r3, r6
   150e8:	1c73      	adds	r3, r6, #1
   150ea:	2b1f      	cmp	r3, #31
   150ec:	dd00      	ble.n	150f0 <__aeabi_dsub+0xf0>
   150ee:	e10a      	b.n	15306 <__aeabi_dsub+0x306>
   150f0:	2220      	movs	r2, #32
   150f2:	0038      	movs	r0, r7
   150f4:	1ad2      	subs	r2, r2, r3
   150f6:	0029      	movs	r1, r5
   150f8:	4097      	lsls	r7, r2
   150fa:	002c      	movs	r4, r5
   150fc:	4091      	lsls	r1, r2
   150fe:	40d8      	lsrs	r0, r3
   15100:	1e7a      	subs	r2, r7, #1
   15102:	4197      	sbcs	r7, r2
   15104:	40dc      	lsrs	r4, r3
   15106:	2600      	movs	r6, #0
   15108:	4301      	orrs	r1, r0
   1510a:	430f      	orrs	r7, r1
   1510c:	077b      	lsls	r3, r7, #29
   1510e:	d009      	beq.n	15124 <__aeabi_dsub+0x124>
   15110:	230f      	movs	r3, #15
   15112:	403b      	ands	r3, r7
   15114:	2b04      	cmp	r3, #4
   15116:	d005      	beq.n	15124 <__aeabi_dsub+0x124>
   15118:	1d3b      	adds	r3, r7, #4
   1511a:	42bb      	cmp	r3, r7
   1511c:	41bf      	sbcs	r7, r7
   1511e:	427f      	negs	r7, r7
   15120:	19e4      	adds	r4, r4, r7
   15122:	001f      	movs	r7, r3
   15124:	0223      	lsls	r3, r4, #8
   15126:	d525      	bpl.n	15174 <__aeabi_dsub+0x174>
   15128:	4b86      	ldr	r3, [pc, #536]	; (15344 <__aeabi_dsub+0x344>)
   1512a:	3601      	adds	r6, #1
   1512c:	429e      	cmp	r6, r3
   1512e:	d100      	bne.n	15132 <__aeabi_dsub+0x132>
   15130:	e0af      	b.n	15292 <__aeabi_dsub+0x292>
   15132:	4b85      	ldr	r3, [pc, #532]	; (15348 <__aeabi_dsub+0x348>)
   15134:	2501      	movs	r5, #1
   15136:	401c      	ands	r4, r3
   15138:	4643      	mov	r3, r8
   1513a:	0762      	lsls	r2, r4, #29
   1513c:	08ff      	lsrs	r7, r7, #3
   1513e:	0264      	lsls	r4, r4, #9
   15140:	0576      	lsls	r6, r6, #21
   15142:	4317      	orrs	r7, r2
   15144:	0b24      	lsrs	r4, r4, #12
   15146:	0d76      	lsrs	r6, r6, #21
   15148:	401d      	ands	r5, r3
   1514a:	2100      	movs	r1, #0
   1514c:	0324      	lsls	r4, r4, #12
   1514e:	0b23      	lsrs	r3, r4, #12
   15150:	0d0c      	lsrs	r4, r1, #20
   15152:	4a7e      	ldr	r2, [pc, #504]	; (1534c <__aeabi_dsub+0x34c>)
   15154:	0524      	lsls	r4, r4, #20
   15156:	431c      	orrs	r4, r3
   15158:	4014      	ands	r4, r2
   1515a:	0533      	lsls	r3, r6, #20
   1515c:	4323      	orrs	r3, r4
   1515e:	005b      	lsls	r3, r3, #1
   15160:	07ed      	lsls	r5, r5, #31
   15162:	085b      	lsrs	r3, r3, #1
   15164:	432b      	orrs	r3, r5
   15166:	0038      	movs	r0, r7
   15168:	0019      	movs	r1, r3
   1516a:	bc1c      	pop	{r2, r3, r4}
   1516c:	4690      	mov	r8, r2
   1516e:	4699      	mov	r9, r3
   15170:	46a2      	mov	sl, r4
   15172:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15174:	2501      	movs	r5, #1
   15176:	4643      	mov	r3, r8
   15178:	0762      	lsls	r2, r4, #29
   1517a:	08ff      	lsrs	r7, r7, #3
   1517c:	4317      	orrs	r7, r2
   1517e:	08e4      	lsrs	r4, r4, #3
   15180:	401d      	ands	r5, r3
   15182:	4b70      	ldr	r3, [pc, #448]	; (15344 <__aeabi_dsub+0x344>)
   15184:	429e      	cmp	r6, r3
   15186:	d036      	beq.n	151f6 <__aeabi_dsub+0x1f6>
   15188:	0324      	lsls	r4, r4, #12
   1518a:	0576      	lsls	r6, r6, #21
   1518c:	0b24      	lsrs	r4, r4, #12
   1518e:	0d76      	lsrs	r6, r6, #21
   15190:	e7db      	b.n	1514a <__aeabi_dsub+0x14a>
   15192:	4663      	mov	r3, ip
   15194:	1af3      	subs	r3, r6, r3
   15196:	2b00      	cmp	r3, #0
   15198:	dc00      	bgt.n	1519c <__aeabi_dsub+0x19c>
   1519a:	e094      	b.n	152c6 <__aeabi_dsub+0x2c6>
   1519c:	4660      	mov	r0, ip
   1519e:	2800      	cmp	r0, #0
   151a0:	d035      	beq.n	1520e <__aeabi_dsub+0x20e>
   151a2:	4868      	ldr	r0, [pc, #416]	; (15344 <__aeabi_dsub+0x344>)
   151a4:	4286      	cmp	r6, r0
   151a6:	d0b1      	beq.n	1510c <__aeabi_dsub+0x10c>
   151a8:	2780      	movs	r7, #128	; 0x80
   151aa:	043f      	lsls	r7, r7, #16
   151ac:	4339      	orrs	r1, r7
   151ae:	2b38      	cmp	r3, #56	; 0x38
   151b0:	dc00      	bgt.n	151b4 <__aeabi_dsub+0x1b4>
   151b2:	e0fd      	b.n	153b0 <__aeabi_dsub+0x3b0>
   151b4:	430a      	orrs	r2, r1
   151b6:	0017      	movs	r7, r2
   151b8:	2100      	movs	r1, #0
   151ba:	1e7a      	subs	r2, r7, #1
   151bc:	4197      	sbcs	r7, r2
   151be:	4457      	add	r7, sl
   151c0:	4557      	cmp	r7, sl
   151c2:	4180      	sbcs	r0, r0
   151c4:	1909      	adds	r1, r1, r4
   151c6:	4244      	negs	r4, r0
   151c8:	190c      	adds	r4, r1, r4
   151ca:	0223      	lsls	r3, r4, #8
   151cc:	d53a      	bpl.n	15244 <__aeabi_dsub+0x244>
   151ce:	4b5d      	ldr	r3, [pc, #372]	; (15344 <__aeabi_dsub+0x344>)
   151d0:	3601      	adds	r6, #1
   151d2:	429e      	cmp	r6, r3
   151d4:	d100      	bne.n	151d8 <__aeabi_dsub+0x1d8>
   151d6:	e14b      	b.n	15470 <__aeabi_dsub+0x470>
   151d8:	2201      	movs	r2, #1
   151da:	4b5b      	ldr	r3, [pc, #364]	; (15348 <__aeabi_dsub+0x348>)
   151dc:	401c      	ands	r4, r3
   151de:	087b      	lsrs	r3, r7, #1
   151e0:	4017      	ands	r7, r2
   151e2:	431f      	orrs	r7, r3
   151e4:	07e2      	lsls	r2, r4, #31
   151e6:	4317      	orrs	r7, r2
   151e8:	0864      	lsrs	r4, r4, #1
   151ea:	e78f      	b.n	1510c <__aeabi_dsub+0x10c>
   151ec:	0008      	movs	r0, r1
   151ee:	4310      	orrs	r0, r2
   151f0:	d000      	beq.n	151f4 <__aeabi_dsub+0x1f4>
   151f2:	e724      	b.n	1503e <__aeabi_dsub+0x3e>
   151f4:	e721      	b.n	1503a <__aeabi_dsub+0x3a>
   151f6:	0023      	movs	r3, r4
   151f8:	433b      	orrs	r3, r7
   151fa:	d100      	bne.n	151fe <__aeabi_dsub+0x1fe>
   151fc:	e1b9      	b.n	15572 <__aeabi_dsub+0x572>
   151fe:	2280      	movs	r2, #128	; 0x80
   15200:	0312      	lsls	r2, r2, #12
   15202:	4314      	orrs	r4, r2
   15204:	0324      	lsls	r4, r4, #12
   15206:	0b24      	lsrs	r4, r4, #12
   15208:	e79f      	b.n	1514a <__aeabi_dsub+0x14a>
   1520a:	002e      	movs	r6, r5
   1520c:	e77e      	b.n	1510c <__aeabi_dsub+0x10c>
   1520e:	0008      	movs	r0, r1
   15210:	4310      	orrs	r0, r2
   15212:	d100      	bne.n	15216 <__aeabi_dsub+0x216>
   15214:	e0ca      	b.n	153ac <__aeabi_dsub+0x3ac>
   15216:	1e58      	subs	r0, r3, #1
   15218:	4684      	mov	ip, r0
   1521a:	2800      	cmp	r0, #0
   1521c:	d000      	beq.n	15220 <__aeabi_dsub+0x220>
   1521e:	e0e7      	b.n	153f0 <__aeabi_dsub+0x3f0>
   15220:	4452      	add	r2, sl
   15222:	4552      	cmp	r2, sl
   15224:	4180      	sbcs	r0, r0
   15226:	1864      	adds	r4, r4, r1
   15228:	4240      	negs	r0, r0
   1522a:	1824      	adds	r4, r4, r0
   1522c:	0017      	movs	r7, r2
   1522e:	2601      	movs	r6, #1
   15230:	0223      	lsls	r3, r4, #8
   15232:	d507      	bpl.n	15244 <__aeabi_dsub+0x244>
   15234:	2602      	movs	r6, #2
   15236:	e7cf      	b.n	151d8 <__aeabi_dsub+0x1d8>
   15238:	4664      	mov	r4, ip
   1523a:	432c      	orrs	r4, r5
   1523c:	d100      	bne.n	15240 <__aeabi_dsub+0x240>
   1523e:	e1b3      	b.n	155a8 <__aeabi_dsub+0x5a8>
   15240:	002c      	movs	r4, r5
   15242:	4667      	mov	r7, ip
   15244:	077b      	lsls	r3, r7, #29
   15246:	d000      	beq.n	1524a <__aeabi_dsub+0x24a>
   15248:	e762      	b.n	15110 <__aeabi_dsub+0x110>
   1524a:	0763      	lsls	r3, r4, #29
   1524c:	08ff      	lsrs	r7, r7, #3
   1524e:	431f      	orrs	r7, r3
   15250:	2501      	movs	r5, #1
   15252:	4643      	mov	r3, r8
   15254:	08e4      	lsrs	r4, r4, #3
   15256:	401d      	ands	r5, r3
   15258:	e793      	b.n	15182 <__aeabi_dsub+0x182>
   1525a:	2d00      	cmp	r5, #0
   1525c:	d178      	bne.n	15350 <__aeabi_dsub+0x350>
   1525e:	1c75      	adds	r5, r6, #1
   15260:	056d      	lsls	r5, r5, #21
   15262:	0d6d      	lsrs	r5, r5, #21
   15264:	2d01      	cmp	r5, #1
   15266:	dc00      	bgt.n	1526a <__aeabi_dsub+0x26a>
   15268:	e0f2      	b.n	15450 <__aeabi_dsub+0x450>
   1526a:	4650      	mov	r0, sl
   1526c:	1a80      	subs	r0, r0, r2
   1526e:	4582      	cmp	sl, r0
   15270:	41bf      	sbcs	r7, r7
   15272:	1a65      	subs	r5, r4, r1
   15274:	427f      	negs	r7, r7
   15276:	1bed      	subs	r5, r5, r7
   15278:	4684      	mov	ip, r0
   1527a:	0228      	lsls	r0, r5, #8
   1527c:	d400      	bmi.n	15280 <__aeabi_dsub+0x280>
   1527e:	e08c      	b.n	1539a <__aeabi_dsub+0x39a>
   15280:	4650      	mov	r0, sl
   15282:	1a17      	subs	r7, r2, r0
   15284:	42ba      	cmp	r2, r7
   15286:	4192      	sbcs	r2, r2
   15288:	1b0c      	subs	r4, r1, r4
   1528a:	4255      	negs	r5, r2
   1528c:	1b65      	subs	r5, r4, r5
   1528e:	4698      	mov	r8, r3
   15290:	e714      	b.n	150bc <__aeabi_dsub+0xbc>
   15292:	2501      	movs	r5, #1
   15294:	4643      	mov	r3, r8
   15296:	2400      	movs	r4, #0
   15298:	401d      	ands	r5, r3
   1529a:	2700      	movs	r7, #0
   1529c:	e755      	b.n	1514a <__aeabi_dsub+0x14a>
   1529e:	4c2a      	ldr	r4, [pc, #168]	; (15348 <__aeabi_dsub+0x348>)
   152a0:	1af6      	subs	r6, r6, r3
   152a2:	402c      	ands	r4, r5
   152a4:	e732      	b.n	1510c <__aeabi_dsub+0x10c>
   152a6:	003d      	movs	r5, r7
   152a8:	3828      	subs	r0, #40	; 0x28
   152aa:	4085      	lsls	r5, r0
   152ac:	2700      	movs	r7, #0
   152ae:	e717      	b.n	150e0 <__aeabi_dsub+0xe0>
   152b0:	0038      	movs	r0, r7
   152b2:	f000 fb03 	bl	158bc <__clzsi2>
   152b6:	3020      	adds	r0, #32
   152b8:	e706      	b.n	150c8 <__aeabi_dsub+0xc8>
   152ba:	430a      	orrs	r2, r1
   152bc:	0017      	movs	r7, r2
   152be:	2100      	movs	r1, #0
   152c0:	1e7a      	subs	r2, r7, #1
   152c2:	4197      	sbcs	r7, r2
   152c4:	e6ee      	b.n	150a4 <__aeabi_dsub+0xa4>
   152c6:	2b00      	cmp	r3, #0
   152c8:	d000      	beq.n	152cc <__aeabi_dsub+0x2cc>
   152ca:	e0e5      	b.n	15498 <__aeabi_dsub+0x498>
   152cc:	1c73      	adds	r3, r6, #1
   152ce:	469c      	mov	ip, r3
   152d0:	055b      	lsls	r3, r3, #21
   152d2:	0d5b      	lsrs	r3, r3, #21
   152d4:	2b01      	cmp	r3, #1
   152d6:	dc00      	bgt.n	152da <__aeabi_dsub+0x2da>
   152d8:	e09f      	b.n	1541a <__aeabi_dsub+0x41a>
   152da:	4b1a      	ldr	r3, [pc, #104]	; (15344 <__aeabi_dsub+0x344>)
   152dc:	459c      	cmp	ip, r3
   152de:	d100      	bne.n	152e2 <__aeabi_dsub+0x2e2>
   152e0:	e0c5      	b.n	1546e <__aeabi_dsub+0x46e>
   152e2:	4452      	add	r2, sl
   152e4:	4552      	cmp	r2, sl
   152e6:	4180      	sbcs	r0, r0
   152e8:	1864      	adds	r4, r4, r1
   152ea:	4240      	negs	r0, r0
   152ec:	1824      	adds	r4, r4, r0
   152ee:	07e7      	lsls	r7, r4, #31
   152f0:	0852      	lsrs	r2, r2, #1
   152f2:	4317      	orrs	r7, r2
   152f4:	0864      	lsrs	r4, r4, #1
   152f6:	4666      	mov	r6, ip
   152f8:	e708      	b.n	1510c <__aeabi_dsub+0x10c>
   152fa:	4812      	ldr	r0, [pc, #72]	; (15344 <__aeabi_dsub+0x344>)
   152fc:	4285      	cmp	r5, r0
   152fe:	d100      	bne.n	15302 <__aeabi_dsub+0x302>
   15300:	e085      	b.n	1540e <__aeabi_dsub+0x40e>
   15302:	001d      	movs	r5, r3
   15304:	e6bc      	b.n	15080 <__aeabi_dsub+0x80>
   15306:	0029      	movs	r1, r5
   15308:	3e1f      	subs	r6, #31
   1530a:	40f1      	lsrs	r1, r6
   1530c:	2b20      	cmp	r3, #32
   1530e:	d100      	bne.n	15312 <__aeabi_dsub+0x312>
   15310:	e07f      	b.n	15412 <__aeabi_dsub+0x412>
   15312:	2240      	movs	r2, #64	; 0x40
   15314:	1ad3      	subs	r3, r2, r3
   15316:	409d      	lsls	r5, r3
   15318:	432f      	orrs	r7, r5
   1531a:	1e7d      	subs	r5, r7, #1
   1531c:	41af      	sbcs	r7, r5
   1531e:	2400      	movs	r4, #0
   15320:	430f      	orrs	r7, r1
   15322:	2600      	movs	r6, #0
   15324:	e78e      	b.n	15244 <__aeabi_dsub+0x244>
   15326:	002b      	movs	r3, r5
   15328:	000f      	movs	r7, r1
   1532a:	3b20      	subs	r3, #32
   1532c:	40df      	lsrs	r7, r3
   1532e:	2d20      	cmp	r5, #32
   15330:	d071      	beq.n	15416 <__aeabi_dsub+0x416>
   15332:	2340      	movs	r3, #64	; 0x40
   15334:	1b5d      	subs	r5, r3, r5
   15336:	40a9      	lsls	r1, r5
   15338:	430a      	orrs	r2, r1
   1533a:	1e51      	subs	r1, r2, #1
   1533c:	418a      	sbcs	r2, r1
   1533e:	2100      	movs	r1, #0
   15340:	4317      	orrs	r7, r2
   15342:	e6af      	b.n	150a4 <__aeabi_dsub+0xa4>
   15344:	000007ff 	.word	0x000007ff
   15348:	ff7fffff 	.word	0xff7fffff
   1534c:	800fffff 	.word	0x800fffff
   15350:	2e00      	cmp	r6, #0
   15352:	d03e      	beq.n	153d2 <__aeabi_dsub+0x3d2>
   15354:	4eb3      	ldr	r6, [pc, #716]	; (15624 <__aeabi_dsub+0x624>)
   15356:	45b4      	cmp	ip, r6
   15358:	d045      	beq.n	153e6 <__aeabi_dsub+0x3e6>
   1535a:	2680      	movs	r6, #128	; 0x80
   1535c:	0436      	lsls	r6, r6, #16
   1535e:	426d      	negs	r5, r5
   15360:	4334      	orrs	r4, r6
   15362:	2d38      	cmp	r5, #56	; 0x38
   15364:	dd00      	ble.n	15368 <__aeabi_dsub+0x368>
   15366:	e0a8      	b.n	154ba <__aeabi_dsub+0x4ba>
   15368:	2d1f      	cmp	r5, #31
   1536a:	dd00      	ble.n	1536e <__aeabi_dsub+0x36e>
   1536c:	e11f      	b.n	155ae <__aeabi_dsub+0x5ae>
   1536e:	2620      	movs	r6, #32
   15370:	0027      	movs	r7, r4
   15372:	4650      	mov	r0, sl
   15374:	1b76      	subs	r6, r6, r5
   15376:	40b7      	lsls	r7, r6
   15378:	40e8      	lsrs	r0, r5
   1537a:	4307      	orrs	r7, r0
   1537c:	4650      	mov	r0, sl
   1537e:	40b0      	lsls	r0, r6
   15380:	1e46      	subs	r6, r0, #1
   15382:	41b0      	sbcs	r0, r6
   15384:	40ec      	lsrs	r4, r5
   15386:	4338      	orrs	r0, r7
   15388:	1a17      	subs	r7, r2, r0
   1538a:	42ba      	cmp	r2, r7
   1538c:	4192      	sbcs	r2, r2
   1538e:	1b0c      	subs	r4, r1, r4
   15390:	4252      	negs	r2, r2
   15392:	1aa4      	subs	r4, r4, r2
   15394:	4666      	mov	r6, ip
   15396:	4698      	mov	r8, r3
   15398:	e68b      	b.n	150b2 <__aeabi_dsub+0xb2>
   1539a:	4664      	mov	r4, ip
   1539c:	4667      	mov	r7, ip
   1539e:	432c      	orrs	r4, r5
   153a0:	d000      	beq.n	153a4 <__aeabi_dsub+0x3a4>
   153a2:	e68b      	b.n	150bc <__aeabi_dsub+0xbc>
   153a4:	2500      	movs	r5, #0
   153a6:	2600      	movs	r6, #0
   153a8:	2700      	movs	r7, #0
   153aa:	e6ea      	b.n	15182 <__aeabi_dsub+0x182>
   153ac:	001e      	movs	r6, r3
   153ae:	e6ad      	b.n	1510c <__aeabi_dsub+0x10c>
   153b0:	2b1f      	cmp	r3, #31
   153b2:	dc60      	bgt.n	15476 <__aeabi_dsub+0x476>
   153b4:	2720      	movs	r7, #32
   153b6:	1af8      	subs	r0, r7, r3
   153b8:	000f      	movs	r7, r1
   153ba:	4684      	mov	ip, r0
   153bc:	4087      	lsls	r7, r0
   153be:	0010      	movs	r0, r2
   153c0:	40d8      	lsrs	r0, r3
   153c2:	4307      	orrs	r7, r0
   153c4:	4660      	mov	r0, ip
   153c6:	4082      	lsls	r2, r0
   153c8:	1e50      	subs	r0, r2, #1
   153ca:	4182      	sbcs	r2, r0
   153cc:	40d9      	lsrs	r1, r3
   153ce:	4317      	orrs	r7, r2
   153d0:	e6f5      	b.n	151be <__aeabi_dsub+0x1be>
   153d2:	0026      	movs	r6, r4
   153d4:	4650      	mov	r0, sl
   153d6:	4306      	orrs	r6, r0
   153d8:	d005      	beq.n	153e6 <__aeabi_dsub+0x3e6>
   153da:	43ed      	mvns	r5, r5
   153dc:	2d00      	cmp	r5, #0
   153de:	d0d3      	beq.n	15388 <__aeabi_dsub+0x388>
   153e0:	4e90      	ldr	r6, [pc, #576]	; (15624 <__aeabi_dsub+0x624>)
   153e2:	45b4      	cmp	ip, r6
   153e4:	d1bd      	bne.n	15362 <__aeabi_dsub+0x362>
   153e6:	000c      	movs	r4, r1
   153e8:	0017      	movs	r7, r2
   153ea:	4666      	mov	r6, ip
   153ec:	4698      	mov	r8, r3
   153ee:	e68d      	b.n	1510c <__aeabi_dsub+0x10c>
   153f0:	488c      	ldr	r0, [pc, #560]	; (15624 <__aeabi_dsub+0x624>)
   153f2:	4283      	cmp	r3, r0
   153f4:	d00b      	beq.n	1540e <__aeabi_dsub+0x40e>
   153f6:	4663      	mov	r3, ip
   153f8:	e6d9      	b.n	151ae <__aeabi_dsub+0x1ae>
   153fa:	2d00      	cmp	r5, #0
   153fc:	d000      	beq.n	15400 <__aeabi_dsub+0x400>
   153fe:	e096      	b.n	1552e <__aeabi_dsub+0x52e>
   15400:	0008      	movs	r0, r1
   15402:	4310      	orrs	r0, r2
   15404:	d100      	bne.n	15408 <__aeabi_dsub+0x408>
   15406:	e0e2      	b.n	155ce <__aeabi_dsub+0x5ce>
   15408:	000c      	movs	r4, r1
   1540a:	0017      	movs	r7, r2
   1540c:	4698      	mov	r8, r3
   1540e:	4e85      	ldr	r6, [pc, #532]	; (15624 <__aeabi_dsub+0x624>)
   15410:	e67c      	b.n	1510c <__aeabi_dsub+0x10c>
   15412:	2500      	movs	r5, #0
   15414:	e780      	b.n	15318 <__aeabi_dsub+0x318>
   15416:	2100      	movs	r1, #0
   15418:	e78e      	b.n	15338 <__aeabi_dsub+0x338>
   1541a:	0023      	movs	r3, r4
   1541c:	4650      	mov	r0, sl
   1541e:	4303      	orrs	r3, r0
   15420:	2e00      	cmp	r6, #0
   15422:	d000      	beq.n	15426 <__aeabi_dsub+0x426>
   15424:	e0a8      	b.n	15578 <__aeabi_dsub+0x578>
   15426:	2b00      	cmp	r3, #0
   15428:	d100      	bne.n	1542c <__aeabi_dsub+0x42c>
   1542a:	e0de      	b.n	155ea <__aeabi_dsub+0x5ea>
   1542c:	000b      	movs	r3, r1
   1542e:	4313      	orrs	r3, r2
   15430:	d100      	bne.n	15434 <__aeabi_dsub+0x434>
   15432:	e66b      	b.n	1510c <__aeabi_dsub+0x10c>
   15434:	4452      	add	r2, sl
   15436:	4552      	cmp	r2, sl
   15438:	4180      	sbcs	r0, r0
   1543a:	1864      	adds	r4, r4, r1
   1543c:	4240      	negs	r0, r0
   1543e:	1824      	adds	r4, r4, r0
   15440:	0017      	movs	r7, r2
   15442:	0223      	lsls	r3, r4, #8
   15444:	d400      	bmi.n	15448 <__aeabi_dsub+0x448>
   15446:	e6fd      	b.n	15244 <__aeabi_dsub+0x244>
   15448:	4b77      	ldr	r3, [pc, #476]	; (15628 <__aeabi_dsub+0x628>)
   1544a:	4666      	mov	r6, ip
   1544c:	401c      	ands	r4, r3
   1544e:	e65d      	b.n	1510c <__aeabi_dsub+0x10c>
   15450:	0025      	movs	r5, r4
   15452:	4650      	mov	r0, sl
   15454:	4305      	orrs	r5, r0
   15456:	2e00      	cmp	r6, #0
   15458:	d1cf      	bne.n	153fa <__aeabi_dsub+0x3fa>
   1545a:	2d00      	cmp	r5, #0
   1545c:	d14f      	bne.n	154fe <__aeabi_dsub+0x4fe>
   1545e:	000c      	movs	r4, r1
   15460:	4314      	orrs	r4, r2
   15462:	d100      	bne.n	15466 <__aeabi_dsub+0x466>
   15464:	e0a0      	b.n	155a8 <__aeabi_dsub+0x5a8>
   15466:	000c      	movs	r4, r1
   15468:	0017      	movs	r7, r2
   1546a:	4698      	mov	r8, r3
   1546c:	e64e      	b.n	1510c <__aeabi_dsub+0x10c>
   1546e:	4666      	mov	r6, ip
   15470:	2400      	movs	r4, #0
   15472:	2700      	movs	r7, #0
   15474:	e685      	b.n	15182 <__aeabi_dsub+0x182>
   15476:	001f      	movs	r7, r3
   15478:	0008      	movs	r0, r1
   1547a:	3f20      	subs	r7, #32
   1547c:	40f8      	lsrs	r0, r7
   1547e:	0007      	movs	r7, r0
   15480:	2b20      	cmp	r3, #32
   15482:	d100      	bne.n	15486 <__aeabi_dsub+0x486>
   15484:	e08e      	b.n	155a4 <__aeabi_dsub+0x5a4>
   15486:	2040      	movs	r0, #64	; 0x40
   15488:	1ac3      	subs	r3, r0, r3
   1548a:	4099      	lsls	r1, r3
   1548c:	430a      	orrs	r2, r1
   1548e:	1e51      	subs	r1, r2, #1
   15490:	418a      	sbcs	r2, r1
   15492:	2100      	movs	r1, #0
   15494:	4317      	orrs	r7, r2
   15496:	e692      	b.n	151be <__aeabi_dsub+0x1be>
   15498:	2e00      	cmp	r6, #0
   1549a:	d114      	bne.n	154c6 <__aeabi_dsub+0x4c6>
   1549c:	0026      	movs	r6, r4
   1549e:	4650      	mov	r0, sl
   154a0:	4306      	orrs	r6, r0
   154a2:	d062      	beq.n	1556a <__aeabi_dsub+0x56a>
   154a4:	43db      	mvns	r3, r3
   154a6:	2b00      	cmp	r3, #0
   154a8:	d15c      	bne.n	15564 <__aeabi_dsub+0x564>
   154aa:	1887      	adds	r7, r0, r2
   154ac:	4297      	cmp	r7, r2
   154ae:	4192      	sbcs	r2, r2
   154b0:	1864      	adds	r4, r4, r1
   154b2:	4252      	negs	r2, r2
   154b4:	18a4      	adds	r4, r4, r2
   154b6:	4666      	mov	r6, ip
   154b8:	e687      	b.n	151ca <__aeabi_dsub+0x1ca>
   154ba:	4650      	mov	r0, sl
   154bc:	4320      	orrs	r0, r4
   154be:	1e44      	subs	r4, r0, #1
   154c0:	41a0      	sbcs	r0, r4
   154c2:	2400      	movs	r4, #0
   154c4:	e760      	b.n	15388 <__aeabi_dsub+0x388>
   154c6:	4e57      	ldr	r6, [pc, #348]	; (15624 <__aeabi_dsub+0x624>)
   154c8:	45b4      	cmp	ip, r6
   154ca:	d04e      	beq.n	1556a <__aeabi_dsub+0x56a>
   154cc:	2680      	movs	r6, #128	; 0x80
   154ce:	0436      	lsls	r6, r6, #16
   154d0:	425b      	negs	r3, r3
   154d2:	4334      	orrs	r4, r6
   154d4:	2b38      	cmp	r3, #56	; 0x38
   154d6:	dd00      	ble.n	154da <__aeabi_dsub+0x4da>
   154d8:	e07f      	b.n	155da <__aeabi_dsub+0x5da>
   154da:	2b1f      	cmp	r3, #31
   154dc:	dd00      	ble.n	154e0 <__aeabi_dsub+0x4e0>
   154de:	e08b      	b.n	155f8 <__aeabi_dsub+0x5f8>
   154e0:	2620      	movs	r6, #32
   154e2:	0027      	movs	r7, r4
   154e4:	4650      	mov	r0, sl
   154e6:	1af6      	subs	r6, r6, r3
   154e8:	40b7      	lsls	r7, r6
   154ea:	40d8      	lsrs	r0, r3
   154ec:	4307      	orrs	r7, r0
   154ee:	4650      	mov	r0, sl
   154f0:	40b0      	lsls	r0, r6
   154f2:	1e46      	subs	r6, r0, #1
   154f4:	41b0      	sbcs	r0, r6
   154f6:	4307      	orrs	r7, r0
   154f8:	40dc      	lsrs	r4, r3
   154fa:	18bf      	adds	r7, r7, r2
   154fc:	e7d6      	b.n	154ac <__aeabi_dsub+0x4ac>
   154fe:	000d      	movs	r5, r1
   15500:	4315      	orrs	r5, r2
   15502:	d100      	bne.n	15506 <__aeabi_dsub+0x506>
   15504:	e602      	b.n	1510c <__aeabi_dsub+0x10c>
   15506:	4650      	mov	r0, sl
   15508:	1a80      	subs	r0, r0, r2
   1550a:	4582      	cmp	sl, r0
   1550c:	41bf      	sbcs	r7, r7
   1550e:	1a65      	subs	r5, r4, r1
   15510:	427f      	negs	r7, r7
   15512:	1bed      	subs	r5, r5, r7
   15514:	4684      	mov	ip, r0
   15516:	0228      	lsls	r0, r5, #8
   15518:	d400      	bmi.n	1551c <__aeabi_dsub+0x51c>
   1551a:	e68d      	b.n	15238 <__aeabi_dsub+0x238>
   1551c:	4650      	mov	r0, sl
   1551e:	1a17      	subs	r7, r2, r0
   15520:	42ba      	cmp	r2, r7
   15522:	4192      	sbcs	r2, r2
   15524:	1b0c      	subs	r4, r1, r4
   15526:	4252      	negs	r2, r2
   15528:	1aa4      	subs	r4, r4, r2
   1552a:	4698      	mov	r8, r3
   1552c:	e5ee      	b.n	1510c <__aeabi_dsub+0x10c>
   1552e:	000d      	movs	r5, r1
   15530:	4315      	orrs	r5, r2
   15532:	d100      	bne.n	15536 <__aeabi_dsub+0x536>
   15534:	e76b      	b.n	1540e <__aeabi_dsub+0x40e>
   15536:	4650      	mov	r0, sl
   15538:	0767      	lsls	r7, r4, #29
   1553a:	08c0      	lsrs	r0, r0, #3
   1553c:	4307      	orrs	r7, r0
   1553e:	2080      	movs	r0, #128	; 0x80
   15540:	08e4      	lsrs	r4, r4, #3
   15542:	0300      	lsls	r0, r0, #12
   15544:	4204      	tst	r4, r0
   15546:	d007      	beq.n	15558 <__aeabi_dsub+0x558>
   15548:	08cd      	lsrs	r5, r1, #3
   1554a:	4205      	tst	r5, r0
   1554c:	d104      	bne.n	15558 <__aeabi_dsub+0x558>
   1554e:	002c      	movs	r4, r5
   15550:	4698      	mov	r8, r3
   15552:	08d7      	lsrs	r7, r2, #3
   15554:	0749      	lsls	r1, r1, #29
   15556:	430f      	orrs	r7, r1
   15558:	0f7b      	lsrs	r3, r7, #29
   1555a:	00e4      	lsls	r4, r4, #3
   1555c:	431c      	orrs	r4, r3
   1555e:	00ff      	lsls	r7, r7, #3
   15560:	4e30      	ldr	r6, [pc, #192]	; (15624 <__aeabi_dsub+0x624>)
   15562:	e5d3      	b.n	1510c <__aeabi_dsub+0x10c>
   15564:	4e2f      	ldr	r6, [pc, #188]	; (15624 <__aeabi_dsub+0x624>)
   15566:	45b4      	cmp	ip, r6
   15568:	d1b4      	bne.n	154d4 <__aeabi_dsub+0x4d4>
   1556a:	000c      	movs	r4, r1
   1556c:	0017      	movs	r7, r2
   1556e:	4666      	mov	r6, ip
   15570:	e5cc      	b.n	1510c <__aeabi_dsub+0x10c>
   15572:	2700      	movs	r7, #0
   15574:	2400      	movs	r4, #0
   15576:	e5e8      	b.n	1514a <__aeabi_dsub+0x14a>
   15578:	2b00      	cmp	r3, #0
   1557a:	d039      	beq.n	155f0 <__aeabi_dsub+0x5f0>
   1557c:	000b      	movs	r3, r1
   1557e:	4313      	orrs	r3, r2
   15580:	d100      	bne.n	15584 <__aeabi_dsub+0x584>
   15582:	e744      	b.n	1540e <__aeabi_dsub+0x40e>
   15584:	08c0      	lsrs	r0, r0, #3
   15586:	0767      	lsls	r7, r4, #29
   15588:	4307      	orrs	r7, r0
   1558a:	2080      	movs	r0, #128	; 0x80
   1558c:	08e4      	lsrs	r4, r4, #3
   1558e:	0300      	lsls	r0, r0, #12
   15590:	4204      	tst	r4, r0
   15592:	d0e1      	beq.n	15558 <__aeabi_dsub+0x558>
   15594:	08cb      	lsrs	r3, r1, #3
   15596:	4203      	tst	r3, r0
   15598:	d1de      	bne.n	15558 <__aeabi_dsub+0x558>
   1559a:	08d7      	lsrs	r7, r2, #3
   1559c:	0749      	lsls	r1, r1, #29
   1559e:	430f      	orrs	r7, r1
   155a0:	001c      	movs	r4, r3
   155a2:	e7d9      	b.n	15558 <__aeabi_dsub+0x558>
   155a4:	2100      	movs	r1, #0
   155a6:	e771      	b.n	1548c <__aeabi_dsub+0x48c>
   155a8:	2500      	movs	r5, #0
   155aa:	2700      	movs	r7, #0
   155ac:	e5e9      	b.n	15182 <__aeabi_dsub+0x182>
   155ae:	002e      	movs	r6, r5
   155b0:	0027      	movs	r7, r4
   155b2:	3e20      	subs	r6, #32
   155b4:	40f7      	lsrs	r7, r6
   155b6:	2d20      	cmp	r5, #32
   155b8:	d02f      	beq.n	1561a <__aeabi_dsub+0x61a>
   155ba:	2640      	movs	r6, #64	; 0x40
   155bc:	1b75      	subs	r5, r6, r5
   155be:	40ac      	lsls	r4, r5
   155c0:	4650      	mov	r0, sl
   155c2:	4320      	orrs	r0, r4
   155c4:	1e44      	subs	r4, r0, #1
   155c6:	41a0      	sbcs	r0, r4
   155c8:	2400      	movs	r4, #0
   155ca:	4338      	orrs	r0, r7
   155cc:	e6dc      	b.n	15388 <__aeabi_dsub+0x388>
   155ce:	2480      	movs	r4, #128	; 0x80
   155d0:	2500      	movs	r5, #0
   155d2:	0324      	lsls	r4, r4, #12
   155d4:	4e13      	ldr	r6, [pc, #76]	; (15624 <__aeabi_dsub+0x624>)
   155d6:	2700      	movs	r7, #0
   155d8:	e5d3      	b.n	15182 <__aeabi_dsub+0x182>
   155da:	4650      	mov	r0, sl
   155dc:	4320      	orrs	r0, r4
   155de:	0007      	movs	r7, r0
   155e0:	1e78      	subs	r0, r7, #1
   155e2:	4187      	sbcs	r7, r0
   155e4:	2400      	movs	r4, #0
   155e6:	18bf      	adds	r7, r7, r2
   155e8:	e760      	b.n	154ac <__aeabi_dsub+0x4ac>
   155ea:	000c      	movs	r4, r1
   155ec:	0017      	movs	r7, r2
   155ee:	e58d      	b.n	1510c <__aeabi_dsub+0x10c>
   155f0:	000c      	movs	r4, r1
   155f2:	0017      	movs	r7, r2
   155f4:	4e0b      	ldr	r6, [pc, #44]	; (15624 <__aeabi_dsub+0x624>)
   155f6:	e589      	b.n	1510c <__aeabi_dsub+0x10c>
   155f8:	001e      	movs	r6, r3
   155fa:	0027      	movs	r7, r4
   155fc:	3e20      	subs	r6, #32
   155fe:	40f7      	lsrs	r7, r6
   15600:	2b20      	cmp	r3, #32
   15602:	d00c      	beq.n	1561e <__aeabi_dsub+0x61e>
   15604:	2640      	movs	r6, #64	; 0x40
   15606:	1af3      	subs	r3, r6, r3
   15608:	409c      	lsls	r4, r3
   1560a:	4650      	mov	r0, sl
   1560c:	4320      	orrs	r0, r4
   1560e:	1e44      	subs	r4, r0, #1
   15610:	41a0      	sbcs	r0, r4
   15612:	4307      	orrs	r7, r0
   15614:	2400      	movs	r4, #0
   15616:	18bf      	adds	r7, r7, r2
   15618:	e748      	b.n	154ac <__aeabi_dsub+0x4ac>
   1561a:	2400      	movs	r4, #0
   1561c:	e7d0      	b.n	155c0 <__aeabi_dsub+0x5c0>
   1561e:	2400      	movs	r4, #0
   15620:	e7f3      	b.n	1560a <__aeabi_dsub+0x60a>
   15622:	46c0      	nop			; (mov r8, r8)
   15624:	000007ff 	.word	0x000007ff
   15628:	ff7fffff 	.word	0xff7fffff

0001562c <__aeabi_d2iz>:
   1562c:	b530      	push	{r4, r5, lr}
   1562e:	4d13      	ldr	r5, [pc, #76]	; (1567c <__aeabi_d2iz+0x50>)
   15630:	030a      	lsls	r2, r1, #12
   15632:	004b      	lsls	r3, r1, #1
   15634:	0b12      	lsrs	r2, r2, #12
   15636:	0d5b      	lsrs	r3, r3, #21
   15638:	0fc9      	lsrs	r1, r1, #31
   1563a:	2400      	movs	r4, #0
   1563c:	42ab      	cmp	r3, r5
   1563e:	dd10      	ble.n	15662 <__aeabi_d2iz+0x36>
   15640:	4c0f      	ldr	r4, [pc, #60]	; (15680 <__aeabi_d2iz+0x54>)
   15642:	42a3      	cmp	r3, r4
   15644:	dc0f      	bgt.n	15666 <__aeabi_d2iz+0x3a>
   15646:	2480      	movs	r4, #128	; 0x80
   15648:	4d0e      	ldr	r5, [pc, #56]	; (15684 <__aeabi_d2iz+0x58>)
   1564a:	0364      	lsls	r4, r4, #13
   1564c:	4322      	orrs	r2, r4
   1564e:	1aed      	subs	r5, r5, r3
   15650:	2d1f      	cmp	r5, #31
   15652:	dd0b      	ble.n	1566c <__aeabi_d2iz+0x40>
   15654:	480c      	ldr	r0, [pc, #48]	; (15688 <__aeabi_d2iz+0x5c>)
   15656:	1ac3      	subs	r3, r0, r3
   15658:	40da      	lsrs	r2, r3
   1565a:	4254      	negs	r4, r2
   1565c:	2900      	cmp	r1, #0
   1565e:	d100      	bne.n	15662 <__aeabi_d2iz+0x36>
   15660:	0014      	movs	r4, r2
   15662:	0020      	movs	r0, r4
   15664:	bd30      	pop	{r4, r5, pc}
   15666:	4b09      	ldr	r3, [pc, #36]	; (1568c <__aeabi_d2iz+0x60>)
   15668:	18cc      	adds	r4, r1, r3
   1566a:	e7fa      	b.n	15662 <__aeabi_d2iz+0x36>
   1566c:	4c08      	ldr	r4, [pc, #32]	; (15690 <__aeabi_d2iz+0x64>)
   1566e:	40e8      	lsrs	r0, r5
   15670:	46a4      	mov	ip, r4
   15672:	4463      	add	r3, ip
   15674:	409a      	lsls	r2, r3
   15676:	4302      	orrs	r2, r0
   15678:	e7ef      	b.n	1565a <__aeabi_d2iz+0x2e>
   1567a:	46c0      	nop			; (mov r8, r8)
   1567c:	000003fe 	.word	0x000003fe
   15680:	0000041d 	.word	0x0000041d
   15684:	00000433 	.word	0x00000433
   15688:	00000413 	.word	0x00000413
   1568c:	7fffffff 	.word	0x7fffffff
   15690:	fffffbed 	.word	0xfffffbed

00015694 <__aeabi_ui2d>:
   15694:	b510      	push	{r4, lr}
   15696:	1e04      	subs	r4, r0, #0
   15698:	d028      	beq.n	156ec <__aeabi_ui2d+0x58>
   1569a:	f000 f90f 	bl	158bc <__clzsi2>
   1569e:	4b15      	ldr	r3, [pc, #84]	; (156f4 <__aeabi_ui2d+0x60>)
   156a0:	4a15      	ldr	r2, [pc, #84]	; (156f8 <__aeabi_ui2d+0x64>)
   156a2:	1a1b      	subs	r3, r3, r0
   156a4:	1ad2      	subs	r2, r2, r3
   156a6:	2a1f      	cmp	r2, #31
   156a8:	dd15      	ble.n	156d6 <__aeabi_ui2d+0x42>
   156aa:	4a14      	ldr	r2, [pc, #80]	; (156fc <__aeabi_ui2d+0x68>)
   156ac:	1ad2      	subs	r2, r2, r3
   156ae:	4094      	lsls	r4, r2
   156b0:	2200      	movs	r2, #0
   156b2:	0324      	lsls	r4, r4, #12
   156b4:	055b      	lsls	r3, r3, #21
   156b6:	0b24      	lsrs	r4, r4, #12
   156b8:	0d5b      	lsrs	r3, r3, #21
   156ba:	2100      	movs	r1, #0
   156bc:	0010      	movs	r0, r2
   156be:	0324      	lsls	r4, r4, #12
   156c0:	0d0a      	lsrs	r2, r1, #20
   156c2:	0b24      	lsrs	r4, r4, #12
   156c4:	0512      	lsls	r2, r2, #20
   156c6:	4322      	orrs	r2, r4
   156c8:	4c0d      	ldr	r4, [pc, #52]	; (15700 <__aeabi_ui2d+0x6c>)
   156ca:	051b      	lsls	r3, r3, #20
   156cc:	4022      	ands	r2, r4
   156ce:	4313      	orrs	r3, r2
   156d0:	005b      	lsls	r3, r3, #1
   156d2:	0859      	lsrs	r1, r3, #1
   156d4:	bd10      	pop	{r4, pc}
   156d6:	0021      	movs	r1, r4
   156d8:	4091      	lsls	r1, r2
   156da:	000a      	movs	r2, r1
   156dc:	210b      	movs	r1, #11
   156de:	1a08      	subs	r0, r1, r0
   156e0:	40c4      	lsrs	r4, r0
   156e2:	055b      	lsls	r3, r3, #21
   156e4:	0324      	lsls	r4, r4, #12
   156e6:	0b24      	lsrs	r4, r4, #12
   156e8:	0d5b      	lsrs	r3, r3, #21
   156ea:	e7e6      	b.n	156ba <__aeabi_ui2d+0x26>
   156ec:	2300      	movs	r3, #0
   156ee:	2400      	movs	r4, #0
   156f0:	2200      	movs	r2, #0
   156f2:	e7e2      	b.n	156ba <__aeabi_ui2d+0x26>
   156f4:	0000041e 	.word	0x0000041e
   156f8:	00000433 	.word	0x00000433
   156fc:	00000413 	.word	0x00000413
   15700:	800fffff 	.word	0x800fffff

00015704 <__aeabi_f2d>:
   15704:	0041      	lsls	r1, r0, #1
   15706:	0e09      	lsrs	r1, r1, #24
   15708:	1c4b      	adds	r3, r1, #1
   1570a:	b570      	push	{r4, r5, r6, lr}
   1570c:	b2db      	uxtb	r3, r3
   1570e:	0246      	lsls	r6, r0, #9
   15710:	0a75      	lsrs	r5, r6, #9
   15712:	0fc4      	lsrs	r4, r0, #31
   15714:	2b01      	cmp	r3, #1
   15716:	dd14      	ble.n	15742 <__aeabi_f2d+0x3e>
   15718:	23e0      	movs	r3, #224	; 0xe0
   1571a:	009b      	lsls	r3, r3, #2
   1571c:	076d      	lsls	r5, r5, #29
   1571e:	0b36      	lsrs	r6, r6, #12
   15720:	18cb      	adds	r3, r1, r3
   15722:	2100      	movs	r1, #0
   15724:	0d0a      	lsrs	r2, r1, #20
   15726:	0028      	movs	r0, r5
   15728:	0512      	lsls	r2, r2, #20
   1572a:	4d1c      	ldr	r5, [pc, #112]	; (1579c <__aeabi_f2d+0x98>)
   1572c:	4332      	orrs	r2, r6
   1572e:	055b      	lsls	r3, r3, #21
   15730:	402a      	ands	r2, r5
   15732:	085b      	lsrs	r3, r3, #1
   15734:	4313      	orrs	r3, r2
   15736:	005b      	lsls	r3, r3, #1
   15738:	07e4      	lsls	r4, r4, #31
   1573a:	085b      	lsrs	r3, r3, #1
   1573c:	4323      	orrs	r3, r4
   1573e:	0019      	movs	r1, r3
   15740:	bd70      	pop	{r4, r5, r6, pc}
   15742:	2900      	cmp	r1, #0
   15744:	d114      	bne.n	15770 <__aeabi_f2d+0x6c>
   15746:	2d00      	cmp	r5, #0
   15748:	d01e      	beq.n	15788 <__aeabi_f2d+0x84>
   1574a:	0028      	movs	r0, r5
   1574c:	f000 f8b6 	bl	158bc <__clzsi2>
   15750:	280a      	cmp	r0, #10
   15752:	dc1c      	bgt.n	1578e <__aeabi_f2d+0x8a>
   15754:	230b      	movs	r3, #11
   15756:	002a      	movs	r2, r5
   15758:	1a1b      	subs	r3, r3, r0
   1575a:	40da      	lsrs	r2, r3
   1575c:	0003      	movs	r3, r0
   1575e:	3315      	adds	r3, #21
   15760:	409d      	lsls	r5, r3
   15762:	4b0f      	ldr	r3, [pc, #60]	; (157a0 <__aeabi_f2d+0x9c>)
   15764:	0312      	lsls	r2, r2, #12
   15766:	1a1b      	subs	r3, r3, r0
   15768:	055b      	lsls	r3, r3, #21
   1576a:	0b16      	lsrs	r6, r2, #12
   1576c:	0d5b      	lsrs	r3, r3, #21
   1576e:	e7d8      	b.n	15722 <__aeabi_f2d+0x1e>
   15770:	2d00      	cmp	r5, #0
   15772:	d006      	beq.n	15782 <__aeabi_f2d+0x7e>
   15774:	0b32      	lsrs	r2, r6, #12
   15776:	2680      	movs	r6, #128	; 0x80
   15778:	0336      	lsls	r6, r6, #12
   1577a:	076d      	lsls	r5, r5, #29
   1577c:	4316      	orrs	r6, r2
   1577e:	4b09      	ldr	r3, [pc, #36]	; (157a4 <__aeabi_f2d+0xa0>)
   15780:	e7cf      	b.n	15722 <__aeabi_f2d+0x1e>
   15782:	4b08      	ldr	r3, [pc, #32]	; (157a4 <__aeabi_f2d+0xa0>)
   15784:	2600      	movs	r6, #0
   15786:	e7cc      	b.n	15722 <__aeabi_f2d+0x1e>
   15788:	2300      	movs	r3, #0
   1578a:	2600      	movs	r6, #0
   1578c:	e7c9      	b.n	15722 <__aeabi_f2d+0x1e>
   1578e:	0003      	movs	r3, r0
   15790:	002a      	movs	r2, r5
   15792:	3b0b      	subs	r3, #11
   15794:	409a      	lsls	r2, r3
   15796:	2500      	movs	r5, #0
   15798:	e7e3      	b.n	15762 <__aeabi_f2d+0x5e>
   1579a:	46c0      	nop			; (mov r8, r8)
   1579c:	800fffff 	.word	0x800fffff
   157a0:	00000389 	.word	0x00000389
   157a4:	000007ff 	.word	0x000007ff

000157a8 <__aeabi_d2f>:
   157a8:	b5f0      	push	{r4, r5, r6, r7, lr}
   157aa:	004c      	lsls	r4, r1, #1
   157ac:	0d64      	lsrs	r4, r4, #21
   157ae:	030b      	lsls	r3, r1, #12
   157b0:	1c62      	adds	r2, r4, #1
   157b2:	0f45      	lsrs	r5, r0, #29
   157b4:	0a5b      	lsrs	r3, r3, #9
   157b6:	0552      	lsls	r2, r2, #21
   157b8:	432b      	orrs	r3, r5
   157ba:	0fc9      	lsrs	r1, r1, #31
   157bc:	00c5      	lsls	r5, r0, #3
   157be:	0d52      	lsrs	r2, r2, #21
   157c0:	2a01      	cmp	r2, #1
   157c2:	dd28      	ble.n	15816 <__aeabi_d2f+0x6e>
   157c4:	4a3a      	ldr	r2, [pc, #232]	; (158b0 <__aeabi_d2f+0x108>)
   157c6:	18a6      	adds	r6, r4, r2
   157c8:	2efe      	cmp	r6, #254	; 0xfe
   157ca:	dc1b      	bgt.n	15804 <__aeabi_d2f+0x5c>
   157cc:	2e00      	cmp	r6, #0
   157ce:	dd3e      	ble.n	1584e <__aeabi_d2f+0xa6>
   157d0:	0180      	lsls	r0, r0, #6
   157d2:	0002      	movs	r2, r0
   157d4:	1e50      	subs	r0, r2, #1
   157d6:	4182      	sbcs	r2, r0
   157d8:	0f6d      	lsrs	r5, r5, #29
   157da:	432a      	orrs	r2, r5
   157dc:	00db      	lsls	r3, r3, #3
   157de:	4313      	orrs	r3, r2
   157e0:	075a      	lsls	r2, r3, #29
   157e2:	d004      	beq.n	157ee <__aeabi_d2f+0x46>
   157e4:	220f      	movs	r2, #15
   157e6:	401a      	ands	r2, r3
   157e8:	2a04      	cmp	r2, #4
   157ea:	d000      	beq.n	157ee <__aeabi_d2f+0x46>
   157ec:	3304      	adds	r3, #4
   157ee:	2280      	movs	r2, #128	; 0x80
   157f0:	04d2      	lsls	r2, r2, #19
   157f2:	401a      	ands	r2, r3
   157f4:	d05a      	beq.n	158ac <__aeabi_d2f+0x104>
   157f6:	3601      	adds	r6, #1
   157f8:	2eff      	cmp	r6, #255	; 0xff
   157fa:	d003      	beq.n	15804 <__aeabi_d2f+0x5c>
   157fc:	019b      	lsls	r3, r3, #6
   157fe:	0a5b      	lsrs	r3, r3, #9
   15800:	b2f4      	uxtb	r4, r6
   15802:	e001      	b.n	15808 <__aeabi_d2f+0x60>
   15804:	24ff      	movs	r4, #255	; 0xff
   15806:	2300      	movs	r3, #0
   15808:	0258      	lsls	r0, r3, #9
   1580a:	05e4      	lsls	r4, r4, #23
   1580c:	0a40      	lsrs	r0, r0, #9
   1580e:	07c9      	lsls	r1, r1, #31
   15810:	4320      	orrs	r0, r4
   15812:	4308      	orrs	r0, r1
   15814:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15816:	2c00      	cmp	r4, #0
   15818:	d007      	beq.n	1582a <__aeabi_d2f+0x82>
   1581a:	431d      	orrs	r5, r3
   1581c:	d0f2      	beq.n	15804 <__aeabi_d2f+0x5c>
   1581e:	2080      	movs	r0, #128	; 0x80
   15820:	00db      	lsls	r3, r3, #3
   15822:	0480      	lsls	r0, r0, #18
   15824:	4303      	orrs	r3, r0
   15826:	26ff      	movs	r6, #255	; 0xff
   15828:	e7da      	b.n	157e0 <__aeabi_d2f+0x38>
   1582a:	432b      	orrs	r3, r5
   1582c:	d003      	beq.n	15836 <__aeabi_d2f+0x8e>
   1582e:	2305      	movs	r3, #5
   15830:	08db      	lsrs	r3, r3, #3
   15832:	2cff      	cmp	r4, #255	; 0xff
   15834:	d003      	beq.n	1583e <__aeabi_d2f+0x96>
   15836:	025b      	lsls	r3, r3, #9
   15838:	0a5b      	lsrs	r3, r3, #9
   1583a:	b2e4      	uxtb	r4, r4
   1583c:	e7e4      	b.n	15808 <__aeabi_d2f+0x60>
   1583e:	2b00      	cmp	r3, #0
   15840:	d032      	beq.n	158a8 <__aeabi_d2f+0x100>
   15842:	2080      	movs	r0, #128	; 0x80
   15844:	03c0      	lsls	r0, r0, #15
   15846:	4303      	orrs	r3, r0
   15848:	025b      	lsls	r3, r3, #9
   1584a:	0a5b      	lsrs	r3, r3, #9
   1584c:	e7dc      	b.n	15808 <__aeabi_d2f+0x60>
   1584e:	0032      	movs	r2, r6
   15850:	3217      	adds	r2, #23
   15852:	db14      	blt.n	1587e <__aeabi_d2f+0xd6>
   15854:	2280      	movs	r2, #128	; 0x80
   15856:	271e      	movs	r7, #30
   15858:	0412      	lsls	r2, r2, #16
   1585a:	4313      	orrs	r3, r2
   1585c:	1bbf      	subs	r7, r7, r6
   1585e:	2f1f      	cmp	r7, #31
   15860:	dc0f      	bgt.n	15882 <__aeabi_d2f+0xda>
   15862:	4a14      	ldr	r2, [pc, #80]	; (158b4 <__aeabi_d2f+0x10c>)
   15864:	4694      	mov	ip, r2
   15866:	4464      	add	r4, ip
   15868:	002a      	movs	r2, r5
   1586a:	40a5      	lsls	r5, r4
   1586c:	002e      	movs	r6, r5
   1586e:	40a3      	lsls	r3, r4
   15870:	1e75      	subs	r5, r6, #1
   15872:	41ae      	sbcs	r6, r5
   15874:	40fa      	lsrs	r2, r7
   15876:	4333      	orrs	r3, r6
   15878:	4313      	orrs	r3, r2
   1587a:	2600      	movs	r6, #0
   1587c:	e7b0      	b.n	157e0 <__aeabi_d2f+0x38>
   1587e:	2400      	movs	r4, #0
   15880:	e7d5      	b.n	1582e <__aeabi_d2f+0x86>
   15882:	2202      	movs	r2, #2
   15884:	4252      	negs	r2, r2
   15886:	1b96      	subs	r6, r2, r6
   15888:	001a      	movs	r2, r3
   1588a:	40f2      	lsrs	r2, r6
   1588c:	2f20      	cmp	r7, #32
   1588e:	d009      	beq.n	158a4 <__aeabi_d2f+0xfc>
   15890:	4809      	ldr	r0, [pc, #36]	; (158b8 <__aeabi_d2f+0x110>)
   15892:	4684      	mov	ip, r0
   15894:	4464      	add	r4, ip
   15896:	40a3      	lsls	r3, r4
   15898:	432b      	orrs	r3, r5
   1589a:	1e5d      	subs	r5, r3, #1
   1589c:	41ab      	sbcs	r3, r5
   1589e:	2600      	movs	r6, #0
   158a0:	4313      	orrs	r3, r2
   158a2:	e79d      	b.n	157e0 <__aeabi_d2f+0x38>
   158a4:	2300      	movs	r3, #0
   158a6:	e7f7      	b.n	15898 <__aeabi_d2f+0xf0>
   158a8:	2300      	movs	r3, #0
   158aa:	e7ad      	b.n	15808 <__aeabi_d2f+0x60>
   158ac:	0034      	movs	r4, r6
   158ae:	e7bf      	b.n	15830 <__aeabi_d2f+0x88>
   158b0:	fffffc80 	.word	0xfffffc80
   158b4:	fffffc82 	.word	0xfffffc82
   158b8:	fffffca2 	.word	0xfffffca2

000158bc <__clzsi2>:
   158bc:	211c      	movs	r1, #28
   158be:	2301      	movs	r3, #1
   158c0:	041b      	lsls	r3, r3, #16
   158c2:	4298      	cmp	r0, r3
   158c4:	d301      	bcc.n	158ca <__clzsi2+0xe>
   158c6:	0c00      	lsrs	r0, r0, #16
   158c8:	3910      	subs	r1, #16
   158ca:	0a1b      	lsrs	r3, r3, #8
   158cc:	4298      	cmp	r0, r3
   158ce:	d301      	bcc.n	158d4 <__clzsi2+0x18>
   158d0:	0a00      	lsrs	r0, r0, #8
   158d2:	3908      	subs	r1, #8
   158d4:	091b      	lsrs	r3, r3, #4
   158d6:	4298      	cmp	r0, r3
   158d8:	d301      	bcc.n	158de <__clzsi2+0x22>
   158da:	0900      	lsrs	r0, r0, #4
   158dc:	3904      	subs	r1, #4
   158de:	a202      	add	r2, pc, #8	; (adr r2, 158e8 <__clzsi2+0x2c>)
   158e0:	5c10      	ldrb	r0, [r2, r0]
   158e2:	1840      	adds	r0, r0, r1
   158e4:	4770      	bx	lr
   158e6:	46c0      	nop			; (mov r8, r8)
   158e8:	02020304 	.word	0x02020304
   158ec:	01010101 	.word	0x01010101
	...

000158f8 <__clzdi2>:
   158f8:	b510      	push	{r4, lr}
   158fa:	2900      	cmp	r1, #0
   158fc:	d103      	bne.n	15906 <__clzdi2+0xe>
   158fe:	f7ff ffdd 	bl	158bc <__clzsi2>
   15902:	3020      	adds	r0, #32
   15904:	e002      	b.n	1590c <__clzdi2+0x14>
   15906:	1c08      	adds	r0, r1, #0
   15908:	f7ff ffd8 	bl	158bc <__clzsi2>
   1590c:	bd10      	pop	{r4, pc}
   1590e:	46c0      	nop			; (mov r8, r8)

00015910 <__aeabi_d2uiz>:
   15910:	b570      	push	{r4, r5, r6, lr}
   15912:	2200      	movs	r2, #0
   15914:	4b0c      	ldr	r3, [pc, #48]	; (15948 <__aeabi_d2uiz+0x38>)
   15916:	0004      	movs	r4, r0
   15918:	000d      	movs	r5, r1
   1591a:	f000 f84b 	bl	159b4 <__aeabi_dcmpge>
   1591e:	2800      	cmp	r0, #0
   15920:	d104      	bne.n	1592c <__aeabi_d2uiz+0x1c>
   15922:	0020      	movs	r0, r4
   15924:	0029      	movs	r1, r5
   15926:	f7ff fe81 	bl	1562c <__aeabi_d2iz>
   1592a:	bd70      	pop	{r4, r5, r6, pc}
   1592c:	4b06      	ldr	r3, [pc, #24]	; (15948 <__aeabi_d2uiz+0x38>)
   1592e:	2200      	movs	r2, #0
   15930:	0020      	movs	r0, r4
   15932:	0029      	movs	r1, r5
   15934:	f7ff fb64 	bl	15000 <__aeabi_dsub>
   15938:	f7ff fe78 	bl	1562c <__aeabi_d2iz>
   1593c:	2380      	movs	r3, #128	; 0x80
   1593e:	061b      	lsls	r3, r3, #24
   15940:	469c      	mov	ip, r3
   15942:	4460      	add	r0, ip
   15944:	e7f1      	b.n	1592a <__aeabi_d2uiz+0x1a>
   15946:	46c0      	nop			; (mov r8, r8)
   15948:	41e00000 	.word	0x41e00000

0001594c <__aeabi_cdrcmple>:
   1594c:	4684      	mov	ip, r0
   1594e:	1c10      	adds	r0, r2, #0
   15950:	4662      	mov	r2, ip
   15952:	468c      	mov	ip, r1
   15954:	1c19      	adds	r1, r3, #0
   15956:	4663      	mov	r3, ip
   15958:	e000      	b.n	1595c <__aeabi_cdcmpeq>
   1595a:	46c0      	nop			; (mov r8, r8)

0001595c <__aeabi_cdcmpeq>:
   1595c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   1595e:	f000 f8d1 	bl	15b04 <__ledf2>
   15962:	2800      	cmp	r0, #0
   15964:	d401      	bmi.n	1596a <__aeabi_cdcmpeq+0xe>
   15966:	2100      	movs	r1, #0
   15968:	42c8      	cmn	r0, r1
   1596a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0001596c <__aeabi_dcmpeq>:
   1596c:	b510      	push	{r4, lr}
   1596e:	f000 f82b 	bl	159c8 <__eqdf2>
   15972:	4240      	negs	r0, r0
   15974:	3001      	adds	r0, #1
   15976:	bd10      	pop	{r4, pc}

00015978 <__aeabi_dcmplt>:
   15978:	b510      	push	{r4, lr}
   1597a:	f000 f8c3 	bl	15b04 <__ledf2>
   1597e:	2800      	cmp	r0, #0
   15980:	db01      	blt.n	15986 <__aeabi_dcmplt+0xe>
   15982:	2000      	movs	r0, #0
   15984:	bd10      	pop	{r4, pc}
   15986:	2001      	movs	r0, #1
   15988:	bd10      	pop	{r4, pc}
   1598a:	46c0      	nop			; (mov r8, r8)

0001598c <__aeabi_dcmple>:
   1598c:	b510      	push	{r4, lr}
   1598e:	f000 f8b9 	bl	15b04 <__ledf2>
   15992:	2800      	cmp	r0, #0
   15994:	dd01      	ble.n	1599a <__aeabi_dcmple+0xe>
   15996:	2000      	movs	r0, #0
   15998:	bd10      	pop	{r4, pc}
   1599a:	2001      	movs	r0, #1
   1599c:	bd10      	pop	{r4, pc}
   1599e:	46c0      	nop			; (mov r8, r8)

000159a0 <__aeabi_dcmpgt>:
   159a0:	b510      	push	{r4, lr}
   159a2:	f000 f84b 	bl	15a3c <__gedf2>
   159a6:	2800      	cmp	r0, #0
   159a8:	dc01      	bgt.n	159ae <__aeabi_dcmpgt+0xe>
   159aa:	2000      	movs	r0, #0
   159ac:	bd10      	pop	{r4, pc}
   159ae:	2001      	movs	r0, #1
   159b0:	bd10      	pop	{r4, pc}
   159b2:	46c0      	nop			; (mov r8, r8)

000159b4 <__aeabi_dcmpge>:
   159b4:	b510      	push	{r4, lr}
   159b6:	f000 f841 	bl	15a3c <__gedf2>
   159ba:	2800      	cmp	r0, #0
   159bc:	da01      	bge.n	159c2 <__aeabi_dcmpge+0xe>
   159be:	2000      	movs	r0, #0
   159c0:	bd10      	pop	{r4, pc}
   159c2:	2001      	movs	r0, #1
   159c4:	bd10      	pop	{r4, pc}
   159c6:	46c0      	nop			; (mov r8, r8)

000159c8 <__eqdf2>:
   159c8:	b5f0      	push	{r4, r5, r6, r7, lr}
   159ca:	464f      	mov	r7, r9
   159cc:	4646      	mov	r6, r8
   159ce:	46d6      	mov	lr, sl
   159d0:	005c      	lsls	r4, r3, #1
   159d2:	b5c0      	push	{r6, r7, lr}
   159d4:	031f      	lsls	r7, r3, #12
   159d6:	0fdb      	lsrs	r3, r3, #31
   159d8:	469a      	mov	sl, r3
   159da:	4b17      	ldr	r3, [pc, #92]	; (15a38 <__eqdf2+0x70>)
   159dc:	030e      	lsls	r6, r1, #12
   159de:	004d      	lsls	r5, r1, #1
   159e0:	4684      	mov	ip, r0
   159e2:	4680      	mov	r8, r0
   159e4:	0b36      	lsrs	r6, r6, #12
   159e6:	0d6d      	lsrs	r5, r5, #21
   159e8:	0fc9      	lsrs	r1, r1, #31
   159ea:	4691      	mov	r9, r2
   159ec:	0b3f      	lsrs	r7, r7, #12
   159ee:	0d64      	lsrs	r4, r4, #21
   159f0:	2001      	movs	r0, #1
   159f2:	429d      	cmp	r5, r3
   159f4:	d008      	beq.n	15a08 <__eqdf2+0x40>
   159f6:	429c      	cmp	r4, r3
   159f8:	d001      	beq.n	159fe <__eqdf2+0x36>
   159fa:	42a5      	cmp	r5, r4
   159fc:	d00b      	beq.n	15a16 <__eqdf2+0x4e>
   159fe:	bc1c      	pop	{r2, r3, r4}
   15a00:	4690      	mov	r8, r2
   15a02:	4699      	mov	r9, r3
   15a04:	46a2      	mov	sl, r4
   15a06:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15a08:	4663      	mov	r3, ip
   15a0a:	4333      	orrs	r3, r6
   15a0c:	d1f7      	bne.n	159fe <__eqdf2+0x36>
   15a0e:	42ac      	cmp	r4, r5
   15a10:	d1f5      	bne.n	159fe <__eqdf2+0x36>
   15a12:	433a      	orrs	r2, r7
   15a14:	d1f3      	bne.n	159fe <__eqdf2+0x36>
   15a16:	2001      	movs	r0, #1
   15a18:	42be      	cmp	r6, r7
   15a1a:	d1f0      	bne.n	159fe <__eqdf2+0x36>
   15a1c:	45c8      	cmp	r8, r9
   15a1e:	d1ee      	bne.n	159fe <__eqdf2+0x36>
   15a20:	4551      	cmp	r1, sl
   15a22:	d007      	beq.n	15a34 <__eqdf2+0x6c>
   15a24:	2d00      	cmp	r5, #0
   15a26:	d1ea      	bne.n	159fe <__eqdf2+0x36>
   15a28:	4663      	mov	r3, ip
   15a2a:	431e      	orrs	r6, r3
   15a2c:	0030      	movs	r0, r6
   15a2e:	1e46      	subs	r6, r0, #1
   15a30:	41b0      	sbcs	r0, r6
   15a32:	e7e4      	b.n	159fe <__eqdf2+0x36>
   15a34:	2000      	movs	r0, #0
   15a36:	e7e2      	b.n	159fe <__eqdf2+0x36>
   15a38:	000007ff 	.word	0x000007ff

00015a3c <__gedf2>:
   15a3c:	b5f0      	push	{r4, r5, r6, r7, lr}
   15a3e:	4645      	mov	r5, r8
   15a40:	46de      	mov	lr, fp
   15a42:	4657      	mov	r7, sl
   15a44:	464e      	mov	r6, r9
   15a46:	b5e0      	push	{r5, r6, r7, lr}
   15a48:	031f      	lsls	r7, r3, #12
   15a4a:	0b3d      	lsrs	r5, r7, #12
   15a4c:	4f2c      	ldr	r7, [pc, #176]	; (15b00 <__gedf2+0xc4>)
   15a4e:	030e      	lsls	r6, r1, #12
   15a50:	004c      	lsls	r4, r1, #1
   15a52:	46ab      	mov	fp, r5
   15a54:	005d      	lsls	r5, r3, #1
   15a56:	4684      	mov	ip, r0
   15a58:	0b36      	lsrs	r6, r6, #12
   15a5a:	0d64      	lsrs	r4, r4, #21
   15a5c:	0fc9      	lsrs	r1, r1, #31
   15a5e:	4690      	mov	r8, r2
   15a60:	0d6d      	lsrs	r5, r5, #21
   15a62:	0fdb      	lsrs	r3, r3, #31
   15a64:	42bc      	cmp	r4, r7
   15a66:	d02a      	beq.n	15abe <__gedf2+0x82>
   15a68:	4f25      	ldr	r7, [pc, #148]	; (15b00 <__gedf2+0xc4>)
   15a6a:	42bd      	cmp	r5, r7
   15a6c:	d02d      	beq.n	15aca <__gedf2+0x8e>
   15a6e:	2c00      	cmp	r4, #0
   15a70:	d10f      	bne.n	15a92 <__gedf2+0x56>
   15a72:	4330      	orrs	r0, r6
   15a74:	0007      	movs	r7, r0
   15a76:	4681      	mov	r9, r0
   15a78:	4278      	negs	r0, r7
   15a7a:	4178      	adcs	r0, r7
   15a7c:	b2c0      	uxtb	r0, r0
   15a7e:	2d00      	cmp	r5, #0
   15a80:	d117      	bne.n	15ab2 <__gedf2+0x76>
   15a82:	465f      	mov	r7, fp
   15a84:	433a      	orrs	r2, r7
   15a86:	d114      	bne.n	15ab2 <__gedf2+0x76>
   15a88:	464b      	mov	r3, r9
   15a8a:	2000      	movs	r0, #0
   15a8c:	2b00      	cmp	r3, #0
   15a8e:	d00a      	beq.n	15aa6 <__gedf2+0x6a>
   15a90:	e006      	b.n	15aa0 <__gedf2+0x64>
   15a92:	2d00      	cmp	r5, #0
   15a94:	d102      	bne.n	15a9c <__gedf2+0x60>
   15a96:	4658      	mov	r0, fp
   15a98:	4302      	orrs	r2, r0
   15a9a:	d001      	beq.n	15aa0 <__gedf2+0x64>
   15a9c:	4299      	cmp	r1, r3
   15a9e:	d018      	beq.n	15ad2 <__gedf2+0x96>
   15aa0:	4248      	negs	r0, r1
   15aa2:	2101      	movs	r1, #1
   15aa4:	4308      	orrs	r0, r1
   15aa6:	bc3c      	pop	{r2, r3, r4, r5}
   15aa8:	4690      	mov	r8, r2
   15aaa:	4699      	mov	r9, r3
   15aac:	46a2      	mov	sl, r4
   15aae:	46ab      	mov	fp, r5
   15ab0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15ab2:	2800      	cmp	r0, #0
   15ab4:	d0f2      	beq.n	15a9c <__gedf2+0x60>
   15ab6:	2001      	movs	r0, #1
   15ab8:	3b01      	subs	r3, #1
   15aba:	4318      	orrs	r0, r3
   15abc:	e7f3      	b.n	15aa6 <__gedf2+0x6a>
   15abe:	0037      	movs	r7, r6
   15ac0:	4307      	orrs	r7, r0
   15ac2:	d0d1      	beq.n	15a68 <__gedf2+0x2c>
   15ac4:	2002      	movs	r0, #2
   15ac6:	4240      	negs	r0, r0
   15ac8:	e7ed      	b.n	15aa6 <__gedf2+0x6a>
   15aca:	465f      	mov	r7, fp
   15acc:	4317      	orrs	r7, r2
   15ace:	d0ce      	beq.n	15a6e <__gedf2+0x32>
   15ad0:	e7f8      	b.n	15ac4 <__gedf2+0x88>
   15ad2:	42ac      	cmp	r4, r5
   15ad4:	dce4      	bgt.n	15aa0 <__gedf2+0x64>
   15ad6:	da03      	bge.n	15ae0 <__gedf2+0xa4>
   15ad8:	1e48      	subs	r0, r1, #1
   15ada:	2101      	movs	r1, #1
   15adc:	4308      	orrs	r0, r1
   15ade:	e7e2      	b.n	15aa6 <__gedf2+0x6a>
   15ae0:	455e      	cmp	r6, fp
   15ae2:	d8dd      	bhi.n	15aa0 <__gedf2+0x64>
   15ae4:	d006      	beq.n	15af4 <__gedf2+0xb8>
   15ae6:	2000      	movs	r0, #0
   15ae8:	455e      	cmp	r6, fp
   15aea:	d2dc      	bcs.n	15aa6 <__gedf2+0x6a>
   15aec:	2301      	movs	r3, #1
   15aee:	1e48      	subs	r0, r1, #1
   15af0:	4318      	orrs	r0, r3
   15af2:	e7d8      	b.n	15aa6 <__gedf2+0x6a>
   15af4:	45c4      	cmp	ip, r8
   15af6:	d8d3      	bhi.n	15aa0 <__gedf2+0x64>
   15af8:	2000      	movs	r0, #0
   15afa:	45c4      	cmp	ip, r8
   15afc:	d3f6      	bcc.n	15aec <__gedf2+0xb0>
   15afe:	e7d2      	b.n	15aa6 <__gedf2+0x6a>
   15b00:	000007ff 	.word	0x000007ff

00015b04 <__ledf2>:
   15b04:	b5f0      	push	{r4, r5, r6, r7, lr}
   15b06:	464e      	mov	r6, r9
   15b08:	4645      	mov	r5, r8
   15b0a:	46de      	mov	lr, fp
   15b0c:	4657      	mov	r7, sl
   15b0e:	005c      	lsls	r4, r3, #1
   15b10:	b5e0      	push	{r5, r6, r7, lr}
   15b12:	031f      	lsls	r7, r3, #12
   15b14:	0fdb      	lsrs	r3, r3, #31
   15b16:	4699      	mov	r9, r3
   15b18:	4b2a      	ldr	r3, [pc, #168]	; (15bc4 <__ledf2+0xc0>)
   15b1a:	030e      	lsls	r6, r1, #12
   15b1c:	004d      	lsls	r5, r1, #1
   15b1e:	0fc9      	lsrs	r1, r1, #31
   15b20:	4684      	mov	ip, r0
   15b22:	0b36      	lsrs	r6, r6, #12
   15b24:	0d6d      	lsrs	r5, r5, #21
   15b26:	468b      	mov	fp, r1
   15b28:	4690      	mov	r8, r2
   15b2a:	0b3f      	lsrs	r7, r7, #12
   15b2c:	0d64      	lsrs	r4, r4, #21
   15b2e:	429d      	cmp	r5, r3
   15b30:	d020      	beq.n	15b74 <__ledf2+0x70>
   15b32:	4b24      	ldr	r3, [pc, #144]	; (15bc4 <__ledf2+0xc0>)
   15b34:	429c      	cmp	r4, r3
   15b36:	d022      	beq.n	15b7e <__ledf2+0x7a>
   15b38:	2d00      	cmp	r5, #0
   15b3a:	d112      	bne.n	15b62 <__ledf2+0x5e>
   15b3c:	4330      	orrs	r0, r6
   15b3e:	4243      	negs	r3, r0
   15b40:	4143      	adcs	r3, r0
   15b42:	b2db      	uxtb	r3, r3
   15b44:	2c00      	cmp	r4, #0
   15b46:	d01f      	beq.n	15b88 <__ledf2+0x84>
   15b48:	2b00      	cmp	r3, #0
   15b4a:	d00c      	beq.n	15b66 <__ledf2+0x62>
   15b4c:	464b      	mov	r3, r9
   15b4e:	2001      	movs	r0, #1
   15b50:	3b01      	subs	r3, #1
   15b52:	4303      	orrs	r3, r0
   15b54:	0018      	movs	r0, r3
   15b56:	bc3c      	pop	{r2, r3, r4, r5}
   15b58:	4690      	mov	r8, r2
   15b5a:	4699      	mov	r9, r3
   15b5c:	46a2      	mov	sl, r4
   15b5e:	46ab      	mov	fp, r5
   15b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15b62:	2c00      	cmp	r4, #0
   15b64:	d016      	beq.n	15b94 <__ledf2+0x90>
   15b66:	45cb      	cmp	fp, r9
   15b68:	d017      	beq.n	15b9a <__ledf2+0x96>
   15b6a:	465b      	mov	r3, fp
   15b6c:	4259      	negs	r1, r3
   15b6e:	2301      	movs	r3, #1
   15b70:	430b      	orrs	r3, r1
   15b72:	e7ef      	b.n	15b54 <__ledf2+0x50>
   15b74:	0031      	movs	r1, r6
   15b76:	2302      	movs	r3, #2
   15b78:	4301      	orrs	r1, r0
   15b7a:	d1eb      	bne.n	15b54 <__ledf2+0x50>
   15b7c:	e7d9      	b.n	15b32 <__ledf2+0x2e>
   15b7e:	0039      	movs	r1, r7
   15b80:	2302      	movs	r3, #2
   15b82:	4311      	orrs	r1, r2
   15b84:	d1e6      	bne.n	15b54 <__ledf2+0x50>
   15b86:	e7d7      	b.n	15b38 <__ledf2+0x34>
   15b88:	433a      	orrs	r2, r7
   15b8a:	d1dd      	bne.n	15b48 <__ledf2+0x44>
   15b8c:	2300      	movs	r3, #0
   15b8e:	2800      	cmp	r0, #0
   15b90:	d0e0      	beq.n	15b54 <__ledf2+0x50>
   15b92:	e7ea      	b.n	15b6a <__ledf2+0x66>
   15b94:	433a      	orrs	r2, r7
   15b96:	d1e6      	bne.n	15b66 <__ledf2+0x62>
   15b98:	e7e7      	b.n	15b6a <__ledf2+0x66>
   15b9a:	42a5      	cmp	r5, r4
   15b9c:	dce5      	bgt.n	15b6a <__ledf2+0x66>
   15b9e:	db05      	blt.n	15bac <__ledf2+0xa8>
   15ba0:	42be      	cmp	r6, r7
   15ba2:	d8e2      	bhi.n	15b6a <__ledf2+0x66>
   15ba4:	d007      	beq.n	15bb6 <__ledf2+0xb2>
   15ba6:	2300      	movs	r3, #0
   15ba8:	42be      	cmp	r6, r7
   15baa:	d2d3      	bcs.n	15b54 <__ledf2+0x50>
   15bac:	4659      	mov	r1, fp
   15bae:	2301      	movs	r3, #1
   15bb0:	3901      	subs	r1, #1
   15bb2:	430b      	orrs	r3, r1
   15bb4:	e7ce      	b.n	15b54 <__ledf2+0x50>
   15bb6:	45c4      	cmp	ip, r8
   15bb8:	d8d7      	bhi.n	15b6a <__ledf2+0x66>
   15bba:	2300      	movs	r3, #0
   15bbc:	45c4      	cmp	ip, r8
   15bbe:	d3f5      	bcc.n	15bac <__ledf2+0xa8>
   15bc0:	e7c8      	b.n	15b54 <__ledf2+0x50>
   15bc2:	46c0      	nop			; (mov r8, r8)
   15bc4:	000007ff 	.word	0x000007ff

00015bc8 <__libc_init_array>:
   15bc8:	b570      	push	{r4, r5, r6, lr}
   15bca:	4e0d      	ldr	r6, [pc, #52]	; (15c00 <__libc_init_array+0x38>)
   15bcc:	4d0d      	ldr	r5, [pc, #52]	; (15c04 <__libc_init_array+0x3c>)
   15bce:	2400      	movs	r4, #0
   15bd0:	1bad      	subs	r5, r5, r6
   15bd2:	10ad      	asrs	r5, r5, #2
   15bd4:	d005      	beq.n	15be2 <__libc_init_array+0x1a>
   15bd6:	00a3      	lsls	r3, r4, #2
   15bd8:	58f3      	ldr	r3, [r6, r3]
   15bda:	3401      	adds	r4, #1
   15bdc:	4798      	blx	r3
   15bde:	42a5      	cmp	r5, r4
   15be0:	d1f9      	bne.n	15bd6 <__libc_init_array+0xe>
   15be2:	f009 f8a7 	bl	1ed34 <_init>
   15be6:	4e08      	ldr	r6, [pc, #32]	; (15c08 <__libc_init_array+0x40>)
   15be8:	4d08      	ldr	r5, [pc, #32]	; (15c0c <__libc_init_array+0x44>)
   15bea:	2400      	movs	r4, #0
   15bec:	1bad      	subs	r5, r5, r6
   15bee:	10ad      	asrs	r5, r5, #2
   15bf0:	d005      	beq.n	15bfe <__libc_init_array+0x36>
   15bf2:	00a3      	lsls	r3, r4, #2
   15bf4:	58f3      	ldr	r3, [r6, r3]
   15bf6:	3401      	adds	r4, #1
   15bf8:	4798      	blx	r3
   15bfa:	42a5      	cmp	r5, r4
   15bfc:	d1f9      	bne.n	15bf2 <__libc_init_array+0x2a>
   15bfe:	bd70      	pop	{r4, r5, r6, pc}
   15c00:	0001ed40 	.word	0x0001ed40
   15c04:	0001ed40 	.word	0x0001ed40
   15c08:	0001ed40 	.word	0x0001ed40
   15c0c:	0001ed48 	.word	0x0001ed48

00015c10 <__locale_mb_cur_max>:
   15c10:	4b05      	ldr	r3, [pc, #20]	; (15c28 <__locale_mb_cur_max+0x18>)
   15c12:	681b      	ldr	r3, [r3, #0]
   15c14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   15c16:	2b00      	cmp	r3, #0
   15c18:	d003      	beq.n	15c22 <__locale_mb_cur_max+0x12>
   15c1a:	2294      	movs	r2, #148	; 0x94
   15c1c:	0052      	lsls	r2, r2, #1
   15c1e:	5c98      	ldrb	r0, [r3, r2]
   15c20:	4770      	bx	lr
   15c22:	4b02      	ldr	r3, [pc, #8]	; (15c2c <__locale_mb_cur_max+0x1c>)
   15c24:	e7f9      	b.n	15c1a <__locale_mb_cur_max+0xa>
   15c26:	46c0      	nop			; (mov r8, r8)
   15c28:	20000010 	.word	0x20000010
   15c2c:	20000440 	.word	0x20000440

00015c30 <malloc>:
   15c30:	b510      	push	{r4, lr}
   15c32:	4b03      	ldr	r3, [pc, #12]	; (15c40 <malloc+0x10>)
   15c34:	0001      	movs	r1, r0
   15c36:	6818      	ldr	r0, [r3, #0]
   15c38:	f000 f804 	bl	15c44 <_malloc_r>
   15c3c:	bd10      	pop	{r4, pc}
   15c3e:	46c0      	nop			; (mov r8, r8)
   15c40:	20000010 	.word	0x20000010

00015c44 <_malloc_r>:
   15c44:	b5f0      	push	{r4, r5, r6, r7, lr}
   15c46:	4657      	mov	r7, sl
   15c48:	4645      	mov	r5, r8
   15c4a:	46de      	mov	lr, fp
   15c4c:	464e      	mov	r6, r9
   15c4e:	b5e0      	push	{r5, r6, r7, lr}
   15c50:	000d      	movs	r5, r1
   15c52:	350b      	adds	r5, #11
   15c54:	b083      	sub	sp, #12
   15c56:	0007      	movs	r7, r0
   15c58:	2d16      	cmp	r5, #22
   15c5a:	d800      	bhi.n	15c5e <_malloc_r+0x1a>
   15c5c:	e09f      	b.n	15d9e <_malloc_r+0x15a>
   15c5e:	2307      	movs	r3, #7
   15c60:	439d      	bics	r5, r3
   15c62:	d500      	bpl.n	15c66 <_malloc_r+0x22>
   15c64:	e0c4      	b.n	15df0 <_malloc_r+0x1ac>
   15c66:	42a9      	cmp	r1, r5
   15c68:	d900      	bls.n	15c6c <_malloc_r+0x28>
   15c6a:	e0c1      	b.n	15df0 <_malloc_r+0x1ac>
   15c6c:	f000 fbb6 	bl	163dc <__malloc_lock>
   15c70:	23f8      	movs	r3, #248	; 0xf8
   15c72:	33ff      	adds	r3, #255	; 0xff
   15c74:	429d      	cmp	r5, r3
   15c76:	d800      	bhi.n	15c7a <_malloc_r+0x36>
   15c78:	e28f      	b.n	1619a <_malloc_r+0x556>
   15c7a:	0a68      	lsrs	r0, r5, #9
   15c7c:	d100      	bne.n	15c80 <_malloc_r+0x3c>
   15c7e:	e0bb      	b.n	15df8 <_malloc_r+0x1b4>
   15c80:	2804      	cmp	r0, #4
   15c82:	d900      	bls.n	15c86 <_malloc_r+0x42>
   15c84:	e162      	b.n	15f4c <_malloc_r+0x308>
   15c86:	2338      	movs	r3, #56	; 0x38
   15c88:	4698      	mov	r8, r3
   15c8a:	09a8      	lsrs	r0, r5, #6
   15c8c:	4480      	add	r8, r0
   15c8e:	3039      	adds	r0, #57	; 0x39
   15c90:	00c1      	lsls	r1, r0, #3
   15c92:	4ed2      	ldr	r6, [pc, #840]	; (15fdc <_malloc_r+0x398>)
   15c94:	1871      	adds	r1, r6, r1
   15c96:	3908      	subs	r1, #8
   15c98:	68cc      	ldr	r4, [r1, #12]
   15c9a:	42a1      	cmp	r1, r4
   15c9c:	d019      	beq.n	15cd2 <_malloc_r+0x8e>
   15c9e:	2303      	movs	r3, #3
   15ca0:	6862      	ldr	r2, [r4, #4]
   15ca2:	439a      	bics	r2, r3
   15ca4:	0013      	movs	r3, r2
   15ca6:	1b52      	subs	r2, r2, r5
   15ca8:	2a0f      	cmp	r2, #15
   15caa:	dd00      	ble.n	15cae <_malloc_r+0x6a>
   15cac:	e0aa      	b.n	15e04 <_malloc_r+0x1c0>
   15cae:	2a00      	cmp	r2, #0
   15cb0:	db00      	blt.n	15cb4 <_malloc_r+0x70>
   15cb2:	e088      	b.n	15dc6 <_malloc_r+0x182>
   15cb4:	2303      	movs	r3, #3
   15cb6:	469c      	mov	ip, r3
   15cb8:	e008      	b.n	15ccc <_malloc_r+0x88>
   15cba:	4662      	mov	r2, ip
   15cbc:	6863      	ldr	r3, [r4, #4]
   15cbe:	4393      	bics	r3, r2
   15cc0:	1b5a      	subs	r2, r3, r5
   15cc2:	2a0f      	cmp	r2, #15
   15cc4:	dd00      	ble.n	15cc8 <_malloc_r+0x84>
   15cc6:	e09d      	b.n	15e04 <_malloc_r+0x1c0>
   15cc8:	2a00      	cmp	r2, #0
   15cca:	da7c      	bge.n	15dc6 <_malloc_r+0x182>
   15ccc:	68e4      	ldr	r4, [r4, #12]
   15cce:	42a1      	cmp	r1, r4
   15cd0:	d1f3      	bne.n	15cba <_malloc_r+0x76>
   15cd2:	0032      	movs	r2, r6
   15cd4:	6934      	ldr	r4, [r6, #16]
   15cd6:	3208      	adds	r2, #8
   15cd8:	4294      	cmp	r4, r2
   15cda:	d100      	bne.n	15cde <_malloc_r+0x9a>
   15cdc:	e190      	b.n	16000 <_malloc_r+0x3bc>
   15cde:	2303      	movs	r3, #3
   15ce0:	6861      	ldr	r1, [r4, #4]
   15ce2:	4399      	bics	r1, r3
   15ce4:	4689      	mov	r9, r1
   15ce6:	1b49      	subs	r1, r1, r5
   15ce8:	290f      	cmp	r1, #15
   15cea:	dd00      	ble.n	15cee <_malloc_r+0xaa>
   15cec:	e162      	b.n	15fb4 <_malloc_r+0x370>
   15cee:	6172      	str	r2, [r6, #20]
   15cf0:	6132      	str	r2, [r6, #16]
   15cf2:	2900      	cmp	r1, #0
   15cf4:	db00      	blt.n	15cf8 <_malloc_r+0xb4>
   15cf6:	e087      	b.n	15e08 <_malloc_r+0x1c4>
   15cf8:	4ab9      	ldr	r2, [pc, #740]	; (15fe0 <_malloc_r+0x39c>)
   15cfa:	464b      	mov	r3, r9
   15cfc:	4591      	cmp	r9, r2
   15cfe:	d900      	bls.n	15d02 <_malloc_r+0xbe>
   15d00:	e130      	b.n	15f64 <_malloc_r+0x320>
   15d02:	08db      	lsrs	r3, r3, #3
   15d04:	3aff      	subs	r2, #255	; 0xff
   15d06:	1099      	asrs	r1, r3, #2
   15d08:	3aff      	subs	r2, #255	; 0xff
   15d0a:	408a      	lsls	r2, r1
   15d0c:	00db      	lsls	r3, r3, #3
   15d0e:	6871      	ldr	r1, [r6, #4]
   15d10:	199b      	adds	r3, r3, r6
   15d12:	430a      	orrs	r2, r1
   15d14:	6899      	ldr	r1, [r3, #8]
   15d16:	6072      	str	r2, [r6, #4]
   15d18:	60e3      	str	r3, [r4, #12]
   15d1a:	60a1      	str	r1, [r4, #8]
   15d1c:	609c      	str	r4, [r3, #8]
   15d1e:	0013      	movs	r3, r2
   15d20:	60cc      	str	r4, [r1, #12]
   15d22:	2101      	movs	r1, #1
   15d24:	1082      	asrs	r2, r0, #2
   15d26:	4091      	lsls	r1, r2
   15d28:	4299      	cmp	r1, r3
   15d2a:	d86f      	bhi.n	15e0c <_malloc_r+0x1c8>
   15d2c:	420b      	tst	r3, r1
   15d2e:	d105      	bne.n	15d3c <_malloc_r+0xf8>
   15d30:	2203      	movs	r2, #3
   15d32:	4390      	bics	r0, r2
   15d34:	0049      	lsls	r1, r1, #1
   15d36:	3004      	adds	r0, #4
   15d38:	420b      	tst	r3, r1
   15d3a:	d0fb      	beq.n	15d34 <_malloc_r+0xf0>
   15d3c:	2303      	movs	r3, #3
   15d3e:	4698      	mov	r8, r3
   15d40:	00c3      	lsls	r3, r0, #3
   15d42:	4699      	mov	r9, r3
   15d44:	44b1      	add	r9, r6
   15d46:	46cc      	mov	ip, r9
   15d48:	4682      	mov	sl, r0
   15d4a:	4663      	mov	r3, ip
   15d4c:	68dc      	ldr	r4, [r3, #12]
   15d4e:	45a4      	cmp	ip, r4
   15d50:	d107      	bne.n	15d62 <_malloc_r+0x11e>
   15d52:	e157      	b.n	16004 <_malloc_r+0x3c0>
   15d54:	2a00      	cmp	r2, #0
   15d56:	db00      	blt.n	15d5a <_malloc_r+0x116>
   15d58:	e166      	b.n	16028 <_malloc_r+0x3e4>
   15d5a:	68e4      	ldr	r4, [r4, #12]
   15d5c:	45a4      	cmp	ip, r4
   15d5e:	d100      	bne.n	15d62 <_malloc_r+0x11e>
   15d60:	e150      	b.n	16004 <_malloc_r+0x3c0>
   15d62:	4642      	mov	r2, r8
   15d64:	6863      	ldr	r3, [r4, #4]
   15d66:	4393      	bics	r3, r2
   15d68:	1b5a      	subs	r2, r3, r5
   15d6a:	2a0f      	cmp	r2, #15
   15d6c:	ddf2      	ble.n	15d54 <_malloc_r+0x110>
   15d6e:	2001      	movs	r0, #1
   15d70:	4680      	mov	r8, r0
   15d72:	1961      	adds	r1, r4, r5
   15d74:	4305      	orrs	r5, r0
   15d76:	6065      	str	r5, [r4, #4]
   15d78:	68a0      	ldr	r0, [r4, #8]
   15d7a:	68e5      	ldr	r5, [r4, #12]
   15d7c:	3608      	adds	r6, #8
   15d7e:	60c5      	str	r5, [r0, #12]
   15d80:	60a8      	str	r0, [r5, #8]
   15d82:	4640      	mov	r0, r8
   15d84:	60f1      	str	r1, [r6, #12]
   15d86:	60b1      	str	r1, [r6, #8]
   15d88:	4310      	orrs	r0, r2
   15d8a:	6048      	str	r0, [r1, #4]
   15d8c:	60ce      	str	r6, [r1, #12]
   15d8e:	608e      	str	r6, [r1, #8]
   15d90:	0038      	movs	r0, r7
   15d92:	50e2      	str	r2, [r4, r3]
   15d94:	f000 fb2a 	bl	163ec <__malloc_unlock>
   15d98:	0020      	movs	r0, r4
   15d9a:	3008      	adds	r0, #8
   15d9c:	e021      	b.n	15de2 <_malloc_r+0x19e>
   15d9e:	2910      	cmp	r1, #16
   15da0:	d826      	bhi.n	15df0 <_malloc_r+0x1ac>
   15da2:	0038      	movs	r0, r7
   15da4:	f000 fb1a 	bl	163dc <__malloc_lock>
   15da8:	2510      	movs	r5, #16
   15daa:	2318      	movs	r3, #24
   15dac:	2002      	movs	r0, #2
   15dae:	4e8b      	ldr	r6, [pc, #556]	; (15fdc <_malloc_r+0x398>)
   15db0:	18f3      	adds	r3, r6, r3
   15db2:	001a      	movs	r2, r3
   15db4:	685c      	ldr	r4, [r3, #4]
   15db6:	3a08      	subs	r2, #8
   15db8:	4294      	cmp	r4, r2
   15dba:	d100      	bne.n	15dbe <_malloc_r+0x17a>
   15dbc:	e12e      	b.n	1601c <_malloc_r+0x3d8>
   15dbe:	2303      	movs	r3, #3
   15dc0:	6862      	ldr	r2, [r4, #4]
   15dc2:	439a      	bics	r2, r3
   15dc4:	0013      	movs	r3, r2
   15dc6:	68e2      	ldr	r2, [r4, #12]
   15dc8:	68a1      	ldr	r1, [r4, #8]
   15dca:	60ca      	str	r2, [r1, #12]
   15dcc:	6091      	str	r1, [r2, #8]
   15dce:	2201      	movs	r2, #1
   15dd0:	18e3      	adds	r3, r4, r3
   15dd2:	6859      	ldr	r1, [r3, #4]
   15dd4:	0038      	movs	r0, r7
   15dd6:	430a      	orrs	r2, r1
   15dd8:	605a      	str	r2, [r3, #4]
   15dda:	f000 fb07 	bl	163ec <__malloc_unlock>
   15dde:	0020      	movs	r0, r4
   15de0:	3008      	adds	r0, #8
   15de2:	b003      	add	sp, #12
   15de4:	bc3c      	pop	{r2, r3, r4, r5}
   15de6:	4690      	mov	r8, r2
   15de8:	4699      	mov	r9, r3
   15dea:	46a2      	mov	sl, r4
   15dec:	46ab      	mov	fp, r5
   15dee:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15df0:	230c      	movs	r3, #12
   15df2:	2000      	movs	r0, #0
   15df4:	603b      	str	r3, [r7, #0]
   15df6:	e7f4      	b.n	15de2 <_malloc_r+0x19e>
   15df8:	2180      	movs	r1, #128	; 0x80
   15dfa:	233f      	movs	r3, #63	; 0x3f
   15dfc:	2040      	movs	r0, #64	; 0x40
   15dfe:	0089      	lsls	r1, r1, #2
   15e00:	4698      	mov	r8, r3
   15e02:	e746      	b.n	15c92 <_malloc_r+0x4e>
   15e04:	4640      	mov	r0, r8
   15e06:	e764      	b.n	15cd2 <_malloc_r+0x8e>
   15e08:	464b      	mov	r3, r9
   15e0a:	e7e0      	b.n	15dce <_malloc_r+0x18a>
   15e0c:	2303      	movs	r3, #3
   15e0e:	68b4      	ldr	r4, [r6, #8]
   15e10:	6862      	ldr	r2, [r4, #4]
   15e12:	439a      	bics	r2, r3
   15e14:	4690      	mov	r8, r2
   15e16:	42aa      	cmp	r2, r5
   15e18:	d303      	bcc.n	15e22 <_malloc_r+0x1de>
   15e1a:	1b53      	subs	r3, r2, r5
   15e1c:	2b0f      	cmp	r3, #15
   15e1e:	dd00      	ble.n	15e22 <_malloc_r+0x1de>
   15e20:	e086      	b.n	15f30 <_malloc_r+0x2ec>
   15e22:	0023      	movs	r3, r4
   15e24:	4443      	add	r3, r8
   15e26:	4a6f      	ldr	r2, [pc, #444]	; (15fe4 <_malloc_r+0x3a0>)
   15e28:	9301      	str	r3, [sp, #4]
   15e2a:	4b6f      	ldr	r3, [pc, #444]	; (15fe8 <_malloc_r+0x3a4>)
   15e2c:	4693      	mov	fp, r2
   15e2e:	681b      	ldr	r3, [r3, #0]
   15e30:	6812      	ldr	r2, [r2, #0]
   15e32:	18eb      	adds	r3, r5, r3
   15e34:	3201      	adds	r2, #1
   15e36:	d100      	bne.n	15e3a <_malloc_r+0x1f6>
   15e38:	e168      	b.n	1610c <_malloc_r+0x4c8>
   15e3a:	4a6c      	ldr	r2, [pc, #432]	; (15fec <_malloc_r+0x3a8>)
   15e3c:	4694      	mov	ip, r2
   15e3e:	4463      	add	r3, ip
   15e40:	0b1b      	lsrs	r3, r3, #12
   15e42:	031b      	lsls	r3, r3, #12
   15e44:	9300      	str	r3, [sp, #0]
   15e46:	9900      	ldr	r1, [sp, #0]
   15e48:	0038      	movs	r0, r7
   15e4a:	f000 fb67 	bl	1651c <_sbrk_r>
   15e4e:	0003      	movs	r3, r0
   15e50:	4681      	mov	r9, r0
   15e52:	3301      	adds	r3, #1
   15e54:	d061      	beq.n	15f1a <_malloc_r+0x2d6>
   15e56:	9b01      	ldr	r3, [sp, #4]
   15e58:	4283      	cmp	r3, r0
   15e5a:	d900      	bls.n	15e5e <_malloc_r+0x21a>
   15e5c:	e0ff      	b.n	1605e <_malloc_r+0x41a>
   15e5e:	4b64      	ldr	r3, [pc, #400]	; (15ff0 <_malloc_r+0x3ac>)
   15e60:	9a00      	ldr	r2, [sp, #0]
   15e62:	469a      	mov	sl, r3
   15e64:	681b      	ldr	r3, [r3, #0]
   15e66:	469c      	mov	ip, r3
   15e68:	4653      	mov	r3, sl
   15e6a:	4462      	add	r2, ip
   15e6c:	601a      	str	r2, [r3, #0]
   15e6e:	9b01      	ldr	r3, [sp, #4]
   15e70:	0011      	movs	r1, r2
   15e72:	4283      	cmp	r3, r0
   15e74:	d100      	bne.n	15e78 <_malloc_r+0x234>
   15e76:	e155      	b.n	16124 <_malloc_r+0x4e0>
   15e78:	465b      	mov	r3, fp
   15e7a:	681b      	ldr	r3, [r3, #0]
   15e7c:	3301      	adds	r3, #1
   15e7e:	d100      	bne.n	15e82 <_malloc_r+0x23e>
   15e80:	e16c      	b.n	1615c <_malloc_r+0x518>
   15e82:	464b      	mov	r3, r9
   15e84:	9a01      	ldr	r2, [sp, #4]
   15e86:	1a9b      	subs	r3, r3, r2
   15e88:	1859      	adds	r1, r3, r1
   15e8a:	4653      	mov	r3, sl
   15e8c:	6019      	str	r1, [r3, #0]
   15e8e:	2307      	movs	r3, #7
   15e90:	464a      	mov	r2, r9
   15e92:	4013      	ands	r3, r2
   15e94:	d100      	bne.n	15e98 <_malloc_r+0x254>
   15e96:	e124      	b.n	160e2 <_malloc_r+0x49e>
   15e98:	2108      	movs	r1, #8
   15e9a:	4689      	mov	r9, r1
   15e9c:	4955      	ldr	r1, [pc, #340]	; (15ff4 <_malloc_r+0x3b0>)
   15e9e:	1ad2      	subs	r2, r2, r3
   15ea0:	4491      	add	r9, r2
   15ea2:	1acb      	subs	r3, r1, r3
   15ea4:	9a00      	ldr	r2, [sp, #0]
   15ea6:	0038      	movs	r0, r7
   15ea8:	444a      	add	r2, r9
   15eaa:	0511      	lsls	r1, r2, #20
   15eac:	0d09      	lsrs	r1, r1, #20
   15eae:	1a5b      	subs	r3, r3, r1
   15eb0:	0019      	movs	r1, r3
   15eb2:	469b      	mov	fp, r3
   15eb4:	f000 fb32 	bl	1651c <_sbrk_r>
   15eb8:	1c43      	adds	r3, r0, #1
   15eba:	d100      	bne.n	15ebe <_malloc_r+0x27a>
   15ebc:	e142      	b.n	16144 <_malloc_r+0x500>
   15ebe:	464b      	mov	r3, r9
   15ec0:	1ac0      	subs	r0, r0, r3
   15ec2:	2301      	movs	r3, #1
   15ec4:	4458      	add	r0, fp
   15ec6:	4318      	orrs	r0, r3
   15ec8:	4653      	mov	r3, sl
   15eca:	681b      	ldr	r3, [r3, #0]
   15ecc:	445b      	add	r3, fp
   15ece:	0019      	movs	r1, r3
   15ed0:	4653      	mov	r3, sl
   15ed2:	6019      	str	r1, [r3, #0]
   15ed4:	464b      	mov	r3, r9
   15ed6:	60b3      	str	r3, [r6, #8]
   15ed8:	6058      	str	r0, [r3, #4]
   15eda:	42b4      	cmp	r4, r6
   15edc:	d013      	beq.n	15f06 <_malloc_r+0x2c2>
   15ede:	4643      	mov	r3, r8
   15ee0:	2b0f      	cmp	r3, #15
   15ee2:	d800      	bhi.n	15ee6 <_malloc_r+0x2a2>
   15ee4:	e0e8      	b.n	160b8 <_malloc_r+0x474>
   15ee6:	4643      	mov	r3, r8
   15ee8:	2207      	movs	r2, #7
   15eea:	6860      	ldr	r0, [r4, #4]
   15eec:	3b0c      	subs	r3, #12
   15eee:	4393      	bics	r3, r2
   15ef0:	3a06      	subs	r2, #6
   15ef2:	4002      	ands	r2, r0
   15ef4:	2005      	movs	r0, #5
   15ef6:	431a      	orrs	r2, r3
   15ef8:	6062      	str	r2, [r4, #4]
   15efa:	18e2      	adds	r2, r4, r3
   15efc:	6050      	str	r0, [r2, #4]
   15efe:	6090      	str	r0, [r2, #8]
   15f00:	2b0f      	cmp	r3, #15
   15f02:	d900      	bls.n	15f06 <_malloc_r+0x2c2>
   15f04:	e122      	b.n	1614c <_malloc_r+0x508>
   15f06:	4b3c      	ldr	r3, [pc, #240]	; (15ff8 <_malloc_r+0x3b4>)
   15f08:	681a      	ldr	r2, [r3, #0]
   15f0a:	4291      	cmp	r1, r2
   15f0c:	d900      	bls.n	15f10 <_malloc_r+0x2cc>
   15f0e:	6019      	str	r1, [r3, #0]
   15f10:	4b3a      	ldr	r3, [pc, #232]	; (15ffc <_malloc_r+0x3b8>)
   15f12:	681a      	ldr	r2, [r3, #0]
   15f14:	4291      	cmp	r1, r2
   15f16:	d900      	bls.n	15f1a <_malloc_r+0x2d6>
   15f18:	6019      	str	r1, [r3, #0]
   15f1a:	2303      	movs	r3, #3
   15f1c:	68b4      	ldr	r4, [r6, #8]
   15f1e:	6862      	ldr	r2, [r4, #4]
   15f20:	439a      	bics	r2, r3
   15f22:	1b53      	subs	r3, r2, r5
   15f24:	4295      	cmp	r5, r2
   15f26:	d900      	bls.n	15f2a <_malloc_r+0x2e6>
   15f28:	e0c9      	b.n	160be <_malloc_r+0x47a>
   15f2a:	2b0f      	cmp	r3, #15
   15f2c:	dc00      	bgt.n	15f30 <_malloc_r+0x2ec>
   15f2e:	e0c6      	b.n	160be <_malloc_r+0x47a>
   15f30:	2201      	movs	r2, #1
   15f32:	0029      	movs	r1, r5
   15f34:	4313      	orrs	r3, r2
   15f36:	4311      	orrs	r1, r2
   15f38:	1965      	adds	r5, r4, r5
   15f3a:	6061      	str	r1, [r4, #4]
   15f3c:	0038      	movs	r0, r7
   15f3e:	60b5      	str	r5, [r6, #8]
   15f40:	606b      	str	r3, [r5, #4]
   15f42:	f000 fa53 	bl	163ec <__malloc_unlock>
   15f46:	0020      	movs	r0, r4
   15f48:	3008      	adds	r0, #8
   15f4a:	e74a      	b.n	15de2 <_malloc_r+0x19e>
   15f4c:	2814      	cmp	r0, #20
   15f4e:	d97a      	bls.n	16046 <_malloc_r+0x402>
   15f50:	2854      	cmp	r0, #84	; 0x54
   15f52:	d900      	bls.n	15f56 <_malloc_r+0x312>
   15f54:	e0ba      	b.n	160cc <_malloc_r+0x488>
   15f56:	236e      	movs	r3, #110	; 0x6e
   15f58:	4698      	mov	r8, r3
   15f5a:	0b28      	lsrs	r0, r5, #12
   15f5c:	4480      	add	r8, r0
   15f5e:	306f      	adds	r0, #111	; 0x6f
   15f60:	00c1      	lsls	r1, r0, #3
   15f62:	e696      	b.n	15c92 <_malloc_r+0x4e>
   15f64:	0a5a      	lsrs	r2, r3, #9
   15f66:	2a04      	cmp	r2, #4
   15f68:	d973      	bls.n	16052 <_malloc_r+0x40e>
   15f6a:	2a14      	cmp	r2, #20
   15f6c:	d900      	bls.n	15f70 <_malloc_r+0x32c>
   15f6e:	e0d0      	b.n	16112 <_malloc_r+0x4ce>
   15f70:	0011      	movs	r1, r2
   15f72:	325c      	adds	r2, #92	; 0x5c
   15f74:	315b      	adds	r1, #91	; 0x5b
   15f76:	00d2      	lsls	r2, r2, #3
   15f78:	2308      	movs	r3, #8
   15f7a:	425b      	negs	r3, r3
   15f7c:	469c      	mov	ip, r3
   15f7e:	18b2      	adds	r2, r6, r2
   15f80:	4494      	add	ip, r2
   15f82:	4663      	mov	r3, ip
   15f84:	689a      	ldr	r2, [r3, #8]
   15f86:	2303      	movs	r3, #3
   15f88:	4698      	mov	r8, r3
   15f8a:	4594      	cmp	ip, r2
   15f8c:	d100      	bne.n	15f90 <_malloc_r+0x34c>
   15f8e:	e0ab      	b.n	160e8 <_malloc_r+0x4a4>
   15f90:	4643      	mov	r3, r8
   15f92:	6851      	ldr	r1, [r2, #4]
   15f94:	4399      	bics	r1, r3
   15f96:	4589      	cmp	r9, r1
   15f98:	d300      	bcc.n	15f9c <_malloc_r+0x358>
   15f9a:	e095      	b.n	160c8 <_malloc_r+0x484>
   15f9c:	6892      	ldr	r2, [r2, #8]
   15f9e:	4594      	cmp	ip, r2
   15fa0:	d1f6      	bne.n	15f90 <_malloc_r+0x34c>
   15fa2:	4663      	mov	r3, ip
   15fa4:	68da      	ldr	r2, [r3, #12]
   15fa6:	6873      	ldr	r3, [r6, #4]
   15fa8:	4661      	mov	r1, ip
   15faa:	60e2      	str	r2, [r4, #12]
   15fac:	60a1      	str	r1, [r4, #8]
   15fae:	6094      	str	r4, [r2, #8]
   15fb0:	60cc      	str	r4, [r1, #12]
   15fb2:	e6b6      	b.n	15d22 <_malloc_r+0xde>
   15fb4:	2301      	movs	r3, #1
   15fb6:	1960      	adds	r0, r4, r5
   15fb8:	431d      	orrs	r5, r3
   15fba:	6065      	str	r5, [r4, #4]
   15fbc:	6170      	str	r0, [r6, #20]
   15fbe:	6130      	str	r0, [r6, #16]
   15fc0:	60c2      	str	r2, [r0, #12]
   15fc2:	6082      	str	r2, [r0, #8]
   15fc4:	001a      	movs	r2, r3
   15fc6:	464b      	mov	r3, r9
   15fc8:	430a      	orrs	r2, r1
   15fca:	6042      	str	r2, [r0, #4]
   15fcc:	0038      	movs	r0, r7
   15fce:	50e1      	str	r1, [r4, r3]
   15fd0:	f000 fa0c 	bl	163ec <__malloc_unlock>
   15fd4:	0020      	movs	r0, r4
   15fd6:	3008      	adds	r0, #8
   15fd8:	e703      	b.n	15de2 <_malloc_r+0x19e>
   15fda:	46c0      	nop			; (mov r8, r8)
   15fdc:	200005ac 	.word	0x200005ac
   15fe0:	000001ff 	.word	0x000001ff
   15fe4:	200009b4 	.word	0x200009b4
   15fe8:	200010e0 	.word	0x200010e0
   15fec:	0000100f 	.word	0x0000100f
   15ff0:	200010b0 	.word	0x200010b0
   15ff4:	00001008 	.word	0x00001008
   15ff8:	200010d8 	.word	0x200010d8
   15ffc:	200010dc 	.word	0x200010dc
   16000:	6873      	ldr	r3, [r6, #4]
   16002:	e68e      	b.n	15d22 <_malloc_r+0xde>
   16004:	2308      	movs	r3, #8
   16006:	469b      	mov	fp, r3
   16008:	3b07      	subs	r3, #7
   1600a:	44dc      	add	ip, fp
   1600c:	469b      	mov	fp, r3
   1600e:	44da      	add	sl, fp
   16010:	4643      	mov	r3, r8
   16012:	4652      	mov	r2, sl
   16014:	4213      	tst	r3, r2
   16016:	d000      	beq.n	1601a <_malloc_r+0x3d6>
   16018:	e697      	b.n	15d4a <_malloc_r+0x106>
   1601a:	e037      	b.n	1608c <_malloc_r+0x448>
   1601c:	68dc      	ldr	r4, [r3, #12]
   1601e:	3002      	adds	r0, #2
   16020:	42a3      	cmp	r3, r4
   16022:	d100      	bne.n	16026 <_malloc_r+0x3e2>
   16024:	e655      	b.n	15cd2 <_malloc_r+0x8e>
   16026:	e6ca      	b.n	15dbe <_malloc_r+0x17a>
   16028:	2201      	movs	r2, #1
   1602a:	18e3      	adds	r3, r4, r3
   1602c:	6859      	ldr	r1, [r3, #4]
   1602e:	0038      	movs	r0, r7
   16030:	430a      	orrs	r2, r1
   16032:	605a      	str	r2, [r3, #4]
   16034:	68e3      	ldr	r3, [r4, #12]
   16036:	68a2      	ldr	r2, [r4, #8]
   16038:	60d3      	str	r3, [r2, #12]
   1603a:	609a      	str	r2, [r3, #8]
   1603c:	f000 f9d6 	bl	163ec <__malloc_unlock>
   16040:	0020      	movs	r0, r4
   16042:	3008      	adds	r0, #8
   16044:	e6cd      	b.n	15de2 <_malloc_r+0x19e>
   16046:	235b      	movs	r3, #91	; 0x5b
   16048:	4698      	mov	r8, r3
   1604a:	4480      	add	r8, r0
   1604c:	305c      	adds	r0, #92	; 0x5c
   1604e:	00c1      	lsls	r1, r0, #3
   16050:	e61f      	b.n	15c92 <_malloc_r+0x4e>
   16052:	099a      	lsrs	r2, r3, #6
   16054:	0011      	movs	r1, r2
   16056:	3239      	adds	r2, #57	; 0x39
   16058:	3138      	adds	r1, #56	; 0x38
   1605a:	00d2      	lsls	r2, r2, #3
   1605c:	e78c      	b.n	15f78 <_malloc_r+0x334>
   1605e:	42b4      	cmp	r4, r6
   16060:	d000      	beq.n	16064 <_malloc_r+0x420>
   16062:	e75a      	b.n	15f1a <_malloc_r+0x2d6>
   16064:	4b4f      	ldr	r3, [pc, #316]	; (161a4 <_malloc_r+0x560>)
   16066:	9a00      	ldr	r2, [sp, #0]
   16068:	469a      	mov	sl, r3
   1606a:	681b      	ldr	r3, [r3, #0]
   1606c:	469c      	mov	ip, r3
   1606e:	4653      	mov	r3, sl
   16070:	4462      	add	r2, ip
   16072:	0011      	movs	r1, r2
   16074:	601a      	str	r2, [r3, #0]
   16076:	e6ff      	b.n	15e78 <_malloc_r+0x234>
   16078:	2308      	movs	r3, #8
   1607a:	425b      	negs	r3, r3
   1607c:	469c      	mov	ip, r3
   1607e:	44e1      	add	r9, ip
   16080:	464b      	mov	r3, r9
   16082:	689b      	ldr	r3, [r3, #8]
   16084:	3801      	subs	r0, #1
   16086:	4599      	cmp	r9, r3
   16088:	d000      	beq.n	1608c <_malloc_r+0x448>
   1608a:	e084      	b.n	16196 <_malloc_r+0x552>
   1608c:	4643      	mov	r3, r8
   1608e:	4203      	tst	r3, r0
   16090:	d1f2      	bne.n	16078 <_malloc_r+0x434>
   16092:	6873      	ldr	r3, [r6, #4]
   16094:	438b      	bics	r3, r1
   16096:	6073      	str	r3, [r6, #4]
   16098:	0049      	lsls	r1, r1, #1
   1609a:	4299      	cmp	r1, r3
   1609c:	d900      	bls.n	160a0 <_malloc_r+0x45c>
   1609e:	e6b5      	b.n	15e0c <_malloc_r+0x1c8>
   160a0:	2900      	cmp	r1, #0
   160a2:	d100      	bne.n	160a6 <_malloc_r+0x462>
   160a4:	e6b2      	b.n	15e0c <_malloc_r+0x1c8>
   160a6:	4650      	mov	r0, sl
   160a8:	420b      	tst	r3, r1
   160aa:	d000      	beq.n	160ae <_malloc_r+0x46a>
   160ac:	e648      	b.n	15d40 <_malloc_r+0xfc>
   160ae:	0049      	lsls	r1, r1, #1
   160b0:	3004      	adds	r0, #4
   160b2:	420b      	tst	r3, r1
   160b4:	d0fb      	beq.n	160ae <_malloc_r+0x46a>
   160b6:	e643      	b.n	15d40 <_malloc_r+0xfc>
   160b8:	2301      	movs	r3, #1
   160ba:	464a      	mov	r2, r9
   160bc:	6053      	str	r3, [r2, #4]
   160be:	0038      	movs	r0, r7
   160c0:	f000 f994 	bl	163ec <__malloc_unlock>
   160c4:	2000      	movs	r0, #0
   160c6:	e68c      	b.n	15de2 <_malloc_r+0x19e>
   160c8:	4694      	mov	ip, r2
   160ca:	e76a      	b.n	15fa2 <_malloc_r+0x35e>
   160cc:	23aa      	movs	r3, #170	; 0xaa
   160ce:	005b      	lsls	r3, r3, #1
   160d0:	4298      	cmp	r0, r3
   160d2:	d811      	bhi.n	160f8 <_malloc_r+0x4b4>
   160d4:	3bdd      	subs	r3, #221	; 0xdd
   160d6:	4698      	mov	r8, r3
   160d8:	0be8      	lsrs	r0, r5, #15
   160da:	4480      	add	r8, r0
   160dc:	3078      	adds	r0, #120	; 0x78
   160de:	00c1      	lsls	r1, r0, #3
   160e0:	e5d7      	b.n	15c92 <_malloc_r+0x4e>
   160e2:	2380      	movs	r3, #128	; 0x80
   160e4:	015b      	lsls	r3, r3, #5
   160e6:	e6dd      	b.n	15ea4 <_malloc_r+0x260>
   160e8:	1089      	asrs	r1, r1, #2
   160ea:	3b02      	subs	r3, #2
   160ec:	408b      	lsls	r3, r1
   160ee:	6872      	ldr	r2, [r6, #4]
   160f0:	4313      	orrs	r3, r2
   160f2:	6073      	str	r3, [r6, #4]
   160f4:	4662      	mov	r2, ip
   160f6:	e757      	b.n	15fa8 <_malloc_r+0x364>
   160f8:	4b2b      	ldr	r3, [pc, #172]	; (161a8 <_malloc_r+0x564>)
   160fa:	4298      	cmp	r0, r3
   160fc:	d81c      	bhi.n	16138 <_malloc_r+0x4f4>
   160fe:	237c      	movs	r3, #124	; 0x7c
   16100:	4698      	mov	r8, r3
   16102:	0ca8      	lsrs	r0, r5, #18
   16104:	4480      	add	r8, r0
   16106:	307d      	adds	r0, #125	; 0x7d
   16108:	00c1      	lsls	r1, r0, #3
   1610a:	e5c2      	b.n	15c92 <_malloc_r+0x4e>
   1610c:	3310      	adds	r3, #16
   1610e:	9300      	str	r3, [sp, #0]
   16110:	e699      	b.n	15e46 <_malloc_r+0x202>
   16112:	2a54      	cmp	r2, #84	; 0x54
   16114:	d826      	bhi.n	16164 <_malloc_r+0x520>
   16116:	464b      	mov	r3, r9
   16118:	0b1a      	lsrs	r2, r3, #12
   1611a:	0011      	movs	r1, r2
   1611c:	326f      	adds	r2, #111	; 0x6f
   1611e:	316e      	adds	r1, #110	; 0x6e
   16120:	00d2      	lsls	r2, r2, #3
   16122:	e729      	b.n	15f78 <_malloc_r+0x334>
   16124:	051b      	lsls	r3, r3, #20
   16126:	d000      	beq.n	1612a <_malloc_r+0x4e6>
   16128:	e6a6      	b.n	15e78 <_malloc_r+0x234>
   1612a:	2001      	movs	r0, #1
   1612c:	9b00      	ldr	r3, [sp, #0]
   1612e:	68b2      	ldr	r2, [r6, #8]
   16130:	4443      	add	r3, r8
   16132:	4303      	orrs	r3, r0
   16134:	6053      	str	r3, [r2, #4]
   16136:	e6e6      	b.n	15f06 <_malloc_r+0x2c2>
   16138:	21fe      	movs	r1, #254	; 0xfe
   1613a:	237e      	movs	r3, #126	; 0x7e
   1613c:	207f      	movs	r0, #127	; 0x7f
   1613e:	0089      	lsls	r1, r1, #2
   16140:	4698      	mov	r8, r3
   16142:	e5a6      	b.n	15c92 <_malloc_r+0x4e>
   16144:	2300      	movs	r3, #0
   16146:	2001      	movs	r0, #1
   16148:	469b      	mov	fp, r3
   1614a:	e6bd      	b.n	15ec8 <_malloc_r+0x284>
   1614c:	0021      	movs	r1, r4
   1614e:	0038      	movs	r0, r7
   16150:	3108      	adds	r1, #8
   16152:	f004 ff9d 	bl	1b090 <_free_r>
   16156:	4653      	mov	r3, sl
   16158:	6819      	ldr	r1, [r3, #0]
   1615a:	e6d4      	b.n	15f06 <_malloc_r+0x2c2>
   1615c:	465b      	mov	r3, fp
   1615e:	464a      	mov	r2, r9
   16160:	601a      	str	r2, [r3, #0]
   16162:	e694      	b.n	15e8e <_malloc_r+0x24a>
   16164:	21aa      	movs	r1, #170	; 0xaa
   16166:	0049      	lsls	r1, r1, #1
   16168:	428a      	cmp	r2, r1
   1616a:	d806      	bhi.n	1617a <_malloc_r+0x536>
   1616c:	464b      	mov	r3, r9
   1616e:	0bda      	lsrs	r2, r3, #15
   16170:	0011      	movs	r1, r2
   16172:	3278      	adds	r2, #120	; 0x78
   16174:	3177      	adds	r1, #119	; 0x77
   16176:	00d2      	lsls	r2, r2, #3
   16178:	e6fe      	b.n	15f78 <_malloc_r+0x334>
   1617a:	490b      	ldr	r1, [pc, #44]	; (161a8 <_malloc_r+0x564>)
   1617c:	428a      	cmp	r2, r1
   1617e:	d806      	bhi.n	1618e <_malloc_r+0x54a>
   16180:	464b      	mov	r3, r9
   16182:	0c9a      	lsrs	r2, r3, #18
   16184:	0011      	movs	r1, r2
   16186:	327d      	adds	r2, #125	; 0x7d
   16188:	317c      	adds	r1, #124	; 0x7c
   1618a:	00d2      	lsls	r2, r2, #3
   1618c:	e6f4      	b.n	15f78 <_malloc_r+0x334>
   1618e:	22fe      	movs	r2, #254	; 0xfe
   16190:	217e      	movs	r1, #126	; 0x7e
   16192:	0092      	lsls	r2, r2, #2
   16194:	e6f0      	b.n	15f78 <_malloc_r+0x334>
   16196:	6873      	ldr	r3, [r6, #4]
   16198:	e77e      	b.n	16098 <_malloc_r+0x454>
   1619a:	002b      	movs	r3, r5
   1619c:	08e8      	lsrs	r0, r5, #3
   1619e:	3308      	adds	r3, #8
   161a0:	e605      	b.n	15dae <_malloc_r+0x16a>
   161a2:	46c0      	nop			; (mov r8, r8)
   161a4:	200010b0 	.word	0x200010b0
   161a8:	00000554 	.word	0x00000554

000161ac <__ascii_mbtowc>:
   161ac:	b082      	sub	sp, #8
   161ae:	2900      	cmp	r1, #0
   161b0:	d00a      	beq.n	161c8 <__ascii_mbtowc+0x1c>
   161b2:	2a00      	cmp	r2, #0
   161b4:	d00b      	beq.n	161ce <__ascii_mbtowc+0x22>
   161b6:	2b00      	cmp	r3, #0
   161b8:	d00b      	beq.n	161d2 <__ascii_mbtowc+0x26>
   161ba:	7813      	ldrb	r3, [r2, #0]
   161bc:	600b      	str	r3, [r1, #0]
   161be:	7810      	ldrb	r0, [r2, #0]
   161c0:	1e43      	subs	r3, r0, #1
   161c2:	4198      	sbcs	r0, r3
   161c4:	b002      	add	sp, #8
   161c6:	4770      	bx	lr
   161c8:	a901      	add	r1, sp, #4
   161ca:	2a00      	cmp	r2, #0
   161cc:	d1f3      	bne.n	161b6 <__ascii_mbtowc+0xa>
   161ce:	2000      	movs	r0, #0
   161d0:	e7f8      	b.n	161c4 <__ascii_mbtowc+0x18>
   161d2:	2002      	movs	r0, #2
   161d4:	4240      	negs	r0, r0
   161d6:	e7f5      	b.n	161c4 <__ascii_mbtowc+0x18>

000161d8 <memcmp>:
   161d8:	b510      	push	{r4, lr}
   161da:	2a03      	cmp	r2, #3
   161dc:	d91c      	bls.n	16218 <memcmp+0x40>
   161de:	0003      	movs	r3, r0
   161e0:	430b      	orrs	r3, r1
   161e2:	079b      	lsls	r3, r3, #30
   161e4:	d00f      	beq.n	16206 <memcmp+0x2e>
   161e6:	7803      	ldrb	r3, [r0, #0]
   161e8:	780c      	ldrb	r4, [r1, #0]
   161ea:	1882      	adds	r2, r0, r2
   161ec:	42a3      	cmp	r3, r4
   161ee:	d004      	beq.n	161fa <memcmp+0x22>
   161f0:	e015      	b.n	1621e <memcmp+0x46>
   161f2:	7803      	ldrb	r3, [r0, #0]
   161f4:	780c      	ldrb	r4, [r1, #0]
   161f6:	42a3      	cmp	r3, r4
   161f8:	d111      	bne.n	1621e <memcmp+0x46>
   161fa:	3001      	adds	r0, #1
   161fc:	3101      	adds	r1, #1
   161fe:	4282      	cmp	r2, r0
   16200:	d1f7      	bne.n	161f2 <memcmp+0x1a>
   16202:	2000      	movs	r0, #0
   16204:	bd10      	pop	{r4, pc}
   16206:	6803      	ldr	r3, [r0, #0]
   16208:	680c      	ldr	r4, [r1, #0]
   1620a:	42a3      	cmp	r3, r4
   1620c:	d1eb      	bne.n	161e6 <memcmp+0xe>
   1620e:	3a04      	subs	r2, #4
   16210:	3004      	adds	r0, #4
   16212:	3104      	adds	r1, #4
   16214:	2a03      	cmp	r2, #3
   16216:	d8f6      	bhi.n	16206 <memcmp+0x2e>
   16218:	2a00      	cmp	r2, #0
   1621a:	d1e4      	bne.n	161e6 <memcmp+0xe>
   1621c:	e7f1      	b.n	16202 <memcmp+0x2a>
   1621e:	1b18      	subs	r0, r3, r4
   16220:	e7f0      	b.n	16204 <memcmp+0x2c>
   16222:	46c0      	nop			; (mov r8, r8)

00016224 <memcpy>:
   16224:	b5f0      	push	{r4, r5, r6, r7, lr}
   16226:	0005      	movs	r5, r0
   16228:	2a0f      	cmp	r2, #15
   1622a:	d92f      	bls.n	1628c <memcpy+0x68>
   1622c:	000b      	movs	r3, r1
   1622e:	4303      	orrs	r3, r0
   16230:	079b      	lsls	r3, r3, #30
   16232:	d134      	bne.n	1629e <memcpy+0x7a>
   16234:	0016      	movs	r6, r2
   16236:	000c      	movs	r4, r1
   16238:	0003      	movs	r3, r0
   1623a:	3e10      	subs	r6, #16
   1623c:	0935      	lsrs	r5, r6, #4
   1623e:	3501      	adds	r5, #1
   16240:	012d      	lsls	r5, r5, #4
   16242:	1945      	adds	r5, r0, r5
   16244:	6827      	ldr	r7, [r4, #0]
   16246:	601f      	str	r7, [r3, #0]
   16248:	6867      	ldr	r7, [r4, #4]
   1624a:	605f      	str	r7, [r3, #4]
   1624c:	68a7      	ldr	r7, [r4, #8]
   1624e:	609f      	str	r7, [r3, #8]
   16250:	68e7      	ldr	r7, [r4, #12]
   16252:	3410      	adds	r4, #16
   16254:	60df      	str	r7, [r3, #12]
   16256:	3310      	adds	r3, #16
   16258:	429d      	cmp	r5, r3
   1625a:	d1f3      	bne.n	16244 <memcpy+0x20>
   1625c:	230f      	movs	r3, #15
   1625e:	439e      	bics	r6, r3
   16260:	3610      	adds	r6, #16
   16262:	1985      	adds	r5, r0, r6
   16264:	1989      	adds	r1, r1, r6
   16266:	4013      	ands	r3, r2
   16268:	2b03      	cmp	r3, #3
   1626a:	d91a      	bls.n	162a2 <memcpy+0x7e>
   1626c:	1f1e      	subs	r6, r3, #4
   1626e:	2300      	movs	r3, #0
   16270:	08b4      	lsrs	r4, r6, #2
   16272:	3401      	adds	r4, #1
   16274:	00a4      	lsls	r4, r4, #2
   16276:	58cf      	ldr	r7, [r1, r3]
   16278:	50ef      	str	r7, [r5, r3]
   1627a:	3304      	adds	r3, #4
   1627c:	42a3      	cmp	r3, r4
   1627e:	d1fa      	bne.n	16276 <memcpy+0x52>
   16280:	2403      	movs	r4, #3
   16282:	43a6      	bics	r6, r4
   16284:	1d33      	adds	r3, r6, #4
   16286:	4022      	ands	r2, r4
   16288:	18c9      	adds	r1, r1, r3
   1628a:	18ed      	adds	r5, r5, r3
   1628c:	2a00      	cmp	r2, #0
   1628e:	d005      	beq.n	1629c <memcpy+0x78>
   16290:	2300      	movs	r3, #0
   16292:	5ccc      	ldrb	r4, [r1, r3]
   16294:	54ec      	strb	r4, [r5, r3]
   16296:	3301      	adds	r3, #1
   16298:	4293      	cmp	r3, r2
   1629a:	d1fa      	bne.n	16292 <memcpy+0x6e>
   1629c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1629e:	0005      	movs	r5, r0
   162a0:	e7f6      	b.n	16290 <memcpy+0x6c>
   162a2:	001a      	movs	r2, r3
   162a4:	e7f2      	b.n	1628c <memcpy+0x68>
   162a6:	46c0      	nop			; (mov r8, r8)

000162a8 <memmove>:
   162a8:	b5f0      	push	{r4, r5, r6, r7, lr}
   162aa:	4288      	cmp	r0, r1
   162ac:	d90a      	bls.n	162c4 <memmove+0x1c>
   162ae:	188b      	adds	r3, r1, r2
   162b0:	4298      	cmp	r0, r3
   162b2:	d207      	bcs.n	162c4 <memmove+0x1c>
   162b4:	1e53      	subs	r3, r2, #1
   162b6:	2a00      	cmp	r2, #0
   162b8:	d003      	beq.n	162c2 <memmove+0x1a>
   162ba:	5cca      	ldrb	r2, [r1, r3]
   162bc:	54c2      	strb	r2, [r0, r3]
   162be:	3b01      	subs	r3, #1
   162c0:	d2fb      	bcs.n	162ba <memmove+0x12>
   162c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   162c4:	0005      	movs	r5, r0
   162c6:	2a0f      	cmp	r2, #15
   162c8:	d808      	bhi.n	162dc <memmove+0x34>
   162ca:	2a00      	cmp	r2, #0
   162cc:	d0f9      	beq.n	162c2 <memmove+0x1a>
   162ce:	2300      	movs	r3, #0
   162d0:	5ccc      	ldrb	r4, [r1, r3]
   162d2:	54ec      	strb	r4, [r5, r3]
   162d4:	3301      	adds	r3, #1
   162d6:	4293      	cmp	r3, r2
   162d8:	d1fa      	bne.n	162d0 <memmove+0x28>
   162da:	e7f2      	b.n	162c2 <memmove+0x1a>
   162dc:	000b      	movs	r3, r1
   162de:	4303      	orrs	r3, r0
   162e0:	079b      	lsls	r3, r3, #30
   162e2:	d12d      	bne.n	16340 <memmove+0x98>
   162e4:	0015      	movs	r5, r2
   162e6:	000c      	movs	r4, r1
   162e8:	0003      	movs	r3, r0
   162ea:	3d10      	subs	r5, #16
   162ec:	092f      	lsrs	r7, r5, #4
   162ee:	3701      	adds	r7, #1
   162f0:	013f      	lsls	r7, r7, #4
   162f2:	19c7      	adds	r7, r0, r7
   162f4:	6826      	ldr	r6, [r4, #0]
   162f6:	601e      	str	r6, [r3, #0]
   162f8:	6866      	ldr	r6, [r4, #4]
   162fa:	605e      	str	r6, [r3, #4]
   162fc:	68a6      	ldr	r6, [r4, #8]
   162fe:	609e      	str	r6, [r3, #8]
   16300:	68e6      	ldr	r6, [r4, #12]
   16302:	3410      	adds	r4, #16
   16304:	60de      	str	r6, [r3, #12]
   16306:	3310      	adds	r3, #16
   16308:	429f      	cmp	r7, r3
   1630a:	d1f3      	bne.n	162f4 <memmove+0x4c>
   1630c:	240f      	movs	r4, #15
   1630e:	43a5      	bics	r5, r4
   16310:	3510      	adds	r5, #16
   16312:	1949      	adds	r1, r1, r5
   16314:	4014      	ands	r4, r2
   16316:	1945      	adds	r5, r0, r5
   16318:	2c03      	cmp	r4, #3
   1631a:	d913      	bls.n	16344 <memmove+0x9c>
   1631c:	2300      	movs	r3, #0
   1631e:	1f27      	subs	r7, r4, #4
   16320:	08be      	lsrs	r6, r7, #2
   16322:	3601      	adds	r6, #1
   16324:	00b6      	lsls	r6, r6, #2
   16326:	58cc      	ldr	r4, [r1, r3]
   16328:	50ec      	str	r4, [r5, r3]
   1632a:	3304      	adds	r3, #4
   1632c:	42b3      	cmp	r3, r6
   1632e:	d1fa      	bne.n	16326 <memmove+0x7e>
   16330:	2603      	movs	r6, #3
   16332:	43b7      	bics	r7, r6
   16334:	1d3c      	adds	r4, r7, #4
   16336:	1909      	adds	r1, r1, r4
   16338:	192d      	adds	r5, r5, r4
   1633a:	4032      	ands	r2, r6
   1633c:	d1c7      	bne.n	162ce <memmove+0x26>
   1633e:	e7c0      	b.n	162c2 <memmove+0x1a>
   16340:	0005      	movs	r5, r0
   16342:	e7c4      	b.n	162ce <memmove+0x26>
   16344:	0022      	movs	r2, r4
   16346:	e7c0      	b.n	162ca <memmove+0x22>

00016348 <memset>:
   16348:	b5f0      	push	{r4, r5, r6, r7, lr}
   1634a:	0783      	lsls	r3, r0, #30
   1634c:	d043      	beq.n	163d6 <memset+0x8e>
   1634e:	1e54      	subs	r4, r2, #1
   16350:	2a00      	cmp	r2, #0
   16352:	d03f      	beq.n	163d4 <memset+0x8c>
   16354:	b2ce      	uxtb	r6, r1
   16356:	0002      	movs	r2, r0
   16358:	2503      	movs	r5, #3
   1635a:	e002      	b.n	16362 <memset+0x1a>
   1635c:	001a      	movs	r2, r3
   1635e:	3c01      	subs	r4, #1
   16360:	d338      	bcc.n	163d4 <memset+0x8c>
   16362:	1c53      	adds	r3, r2, #1
   16364:	7016      	strb	r6, [r2, #0]
   16366:	422b      	tst	r3, r5
   16368:	d1f8      	bne.n	1635c <memset+0x14>
   1636a:	2c03      	cmp	r4, #3
   1636c:	d92a      	bls.n	163c4 <memset+0x7c>
   1636e:	22ff      	movs	r2, #255	; 0xff
   16370:	400a      	ands	r2, r1
   16372:	0215      	lsls	r5, r2, #8
   16374:	4315      	orrs	r5, r2
   16376:	042a      	lsls	r2, r5, #16
   16378:	4315      	orrs	r5, r2
   1637a:	2c0f      	cmp	r4, #15
   1637c:	d914      	bls.n	163a8 <memset+0x60>
   1637e:	0027      	movs	r7, r4
   16380:	001a      	movs	r2, r3
   16382:	3f10      	subs	r7, #16
   16384:	093e      	lsrs	r6, r7, #4
   16386:	3601      	adds	r6, #1
   16388:	0136      	lsls	r6, r6, #4
   1638a:	199e      	adds	r6, r3, r6
   1638c:	6015      	str	r5, [r2, #0]
   1638e:	6055      	str	r5, [r2, #4]
   16390:	6095      	str	r5, [r2, #8]
   16392:	60d5      	str	r5, [r2, #12]
   16394:	3210      	adds	r2, #16
   16396:	4296      	cmp	r6, r2
   16398:	d1f8      	bne.n	1638c <memset+0x44>
   1639a:	220f      	movs	r2, #15
   1639c:	4397      	bics	r7, r2
   1639e:	3710      	adds	r7, #16
   163a0:	19db      	adds	r3, r3, r7
   163a2:	4014      	ands	r4, r2
   163a4:	2c03      	cmp	r4, #3
   163a6:	d90d      	bls.n	163c4 <memset+0x7c>
   163a8:	001a      	movs	r2, r3
   163aa:	1f27      	subs	r7, r4, #4
   163ac:	08be      	lsrs	r6, r7, #2
   163ae:	3601      	adds	r6, #1
   163b0:	00b6      	lsls	r6, r6, #2
   163b2:	199e      	adds	r6, r3, r6
   163b4:	c220      	stmia	r2!, {r5}
   163b6:	42b2      	cmp	r2, r6
   163b8:	d1fc      	bne.n	163b4 <memset+0x6c>
   163ba:	2203      	movs	r2, #3
   163bc:	4397      	bics	r7, r2
   163be:	3704      	adds	r7, #4
   163c0:	19db      	adds	r3, r3, r7
   163c2:	4014      	ands	r4, r2
   163c4:	2c00      	cmp	r4, #0
   163c6:	d005      	beq.n	163d4 <memset+0x8c>
   163c8:	b2c9      	uxtb	r1, r1
   163ca:	191c      	adds	r4, r3, r4
   163cc:	7019      	strb	r1, [r3, #0]
   163ce:	3301      	adds	r3, #1
   163d0:	429c      	cmp	r4, r3
   163d2:	d1fb      	bne.n	163cc <memset+0x84>
   163d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   163d6:	0014      	movs	r4, r2
   163d8:	0003      	movs	r3, r0
   163da:	e7c6      	b.n	1636a <memset+0x22>

000163dc <__malloc_lock>:
   163dc:	b510      	push	{r4, lr}
   163de:	4802      	ldr	r0, [pc, #8]	; (163e8 <__malloc_lock+0xc>)
   163e0:	f005 f8ee 	bl	1b5c0 <__retarget_lock_acquire_recursive>
   163e4:	bd10      	pop	{r4, pc}
   163e6:	46c0      	nop			; (mov r8, r8)
   163e8:	20001ec8 	.word	0x20001ec8

000163ec <__malloc_unlock>:
   163ec:	b510      	push	{r4, lr}
   163ee:	4802      	ldr	r0, [pc, #8]	; (163f8 <__malloc_unlock+0xc>)
   163f0:	f005 f8e8 	bl	1b5c4 <__retarget_lock_release_recursive>
   163f4:	bd10      	pop	{r4, pc}
   163f6:	46c0      	nop			; (mov r8, r8)
   163f8:	20001ec8 	.word	0x20001ec8

000163fc <printf>:
   163fc:	b40f      	push	{r0, r1, r2, r3}
   163fe:	b500      	push	{lr}
   16400:	4906      	ldr	r1, [pc, #24]	; (1641c <printf+0x20>)
   16402:	b083      	sub	sp, #12
   16404:	ab04      	add	r3, sp, #16
   16406:	6808      	ldr	r0, [r1, #0]
   16408:	cb04      	ldmia	r3!, {r2}
   1640a:	6881      	ldr	r1, [r0, #8]
   1640c:	9301      	str	r3, [sp, #4]
   1640e:	f001 ffe9 	bl	183e4 <_vfprintf_r>
   16412:	b003      	add	sp, #12
   16414:	bc08      	pop	{r3}
   16416:	b004      	add	sp, #16
   16418:	4718      	bx	r3
   1641a:	46c0      	nop			; (mov r8, r8)
   1641c:	20000010 	.word	0x20000010

00016420 <_puts_r>:
   16420:	b530      	push	{r4, r5, lr}
   16422:	0004      	movs	r4, r0
   16424:	b089      	sub	sp, #36	; 0x24
   16426:	0008      	movs	r0, r1
   16428:	000d      	movs	r5, r1
   1642a:	f000 f9f5 	bl	16818 <strlen>
   1642e:	ab04      	add	r3, sp, #16
   16430:	4a21      	ldr	r2, [pc, #132]	; (164b8 <_puts_r+0x98>)
   16432:	9301      	str	r3, [sp, #4]
   16434:	2302      	movs	r3, #2
   16436:	9206      	str	r2, [sp, #24]
   16438:	2201      	movs	r2, #1
   1643a:	9302      	str	r3, [sp, #8]
   1643c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   1643e:	9005      	str	r0, [sp, #20]
   16440:	3001      	adds	r0, #1
   16442:	9504      	str	r5, [sp, #16]
   16444:	9207      	str	r2, [sp, #28]
   16446:	9003      	str	r0, [sp, #12]
   16448:	68a5      	ldr	r5, [r4, #8]
   1644a:	2b00      	cmp	r3, #0
   1644c:	d02f      	beq.n	164ae <_puts_r+0x8e>
   1644e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   16450:	07db      	lsls	r3, r3, #31
   16452:	d424      	bmi.n	1649e <_puts_r+0x7e>
   16454:	230c      	movs	r3, #12
   16456:	5eea      	ldrsh	r2, [r5, r3]
   16458:	b291      	uxth	r1, r2
   1645a:	058b      	lsls	r3, r1, #22
   1645c:	d51c      	bpl.n	16498 <_puts_r+0x78>
   1645e:	2380      	movs	r3, #128	; 0x80
   16460:	019b      	lsls	r3, r3, #6
   16462:	4219      	tst	r1, r3
   16464:	d105      	bne.n	16472 <_puts_r+0x52>
   16466:	4313      	orrs	r3, r2
   16468:	81ab      	strh	r3, [r5, #12]
   1646a:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   1646c:	4b13      	ldr	r3, [pc, #76]	; (164bc <_puts_r+0x9c>)
   1646e:	4013      	ands	r3, r2
   16470:	666b      	str	r3, [r5, #100]	; 0x64
   16472:	0020      	movs	r0, r4
   16474:	aa01      	add	r2, sp, #4
   16476:	0029      	movs	r1, r5
   16478:	f004 fee8 	bl	1b24c <__sfvwrite_r>
   1647c:	1e44      	subs	r4, r0, #1
   1647e:	41a0      	sbcs	r0, r4
   16480:	4244      	negs	r4, r0
   16482:	200a      	movs	r0, #10
   16484:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   16486:	4304      	orrs	r4, r0
   16488:	07db      	lsls	r3, r3, #31
   1648a:	d402      	bmi.n	16492 <_puts_r+0x72>
   1648c:	89ab      	ldrh	r3, [r5, #12]
   1648e:	059b      	lsls	r3, r3, #22
   16490:	d509      	bpl.n	164a6 <_puts_r+0x86>
   16492:	0020      	movs	r0, r4
   16494:	b009      	add	sp, #36	; 0x24
   16496:	bd30      	pop	{r4, r5, pc}
   16498:	6da8      	ldr	r0, [r5, #88]	; 0x58
   1649a:	f005 f891 	bl	1b5c0 <__retarget_lock_acquire_recursive>
   1649e:	230c      	movs	r3, #12
   164a0:	5eea      	ldrsh	r2, [r5, r3]
   164a2:	b291      	uxth	r1, r2
   164a4:	e7db      	b.n	1645e <_puts_r+0x3e>
   164a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
   164a8:	f005 f88c 	bl	1b5c4 <__retarget_lock_release_recursive>
   164ac:	e7f1      	b.n	16492 <_puts_r+0x72>
   164ae:	0020      	movs	r0, r4
   164b0:	f004 fd44 	bl	1af3c <__sinit>
   164b4:	e7cb      	b.n	1644e <_puts_r+0x2e>
   164b6:	46c0      	nop			; (mov r8, r8)
   164b8:	0001cea4 	.word	0x0001cea4
   164bc:	ffffdfff 	.word	0xffffdfff

000164c0 <puts>:
   164c0:	b510      	push	{r4, lr}
   164c2:	4b03      	ldr	r3, [pc, #12]	; (164d0 <puts+0x10>)
   164c4:	0001      	movs	r1, r0
   164c6:	6818      	ldr	r0, [r3, #0]
   164c8:	f7ff ffaa 	bl	16420 <_puts_r>
   164cc:	bd10      	pop	{r4, pc}
   164ce:	46c0      	nop			; (mov r8, r8)
   164d0:	20000010 	.word	0x20000010

000164d4 <srand>:
   164d4:	2200      	movs	r2, #0
   164d6:	4b03      	ldr	r3, [pc, #12]	; (164e4 <srand+0x10>)
   164d8:	681b      	ldr	r3, [r3, #0]
   164da:	33a8      	adds	r3, #168	; 0xa8
   164dc:	6018      	str	r0, [r3, #0]
   164de:	605a      	str	r2, [r3, #4]
   164e0:	4770      	bx	lr
   164e2:	46c0      	nop			; (mov r8, r8)
   164e4:	20000010 	.word	0x20000010

000164e8 <rand>:
   164e8:	b510      	push	{r4, lr}
   164ea:	4b09      	ldr	r3, [pc, #36]	; (16510 <rand+0x28>)
   164ec:	4a09      	ldr	r2, [pc, #36]	; (16514 <rand+0x2c>)
   164ee:	681c      	ldr	r4, [r3, #0]
   164f0:	4b09      	ldr	r3, [pc, #36]	; (16518 <rand+0x30>)
   164f2:	34a8      	adds	r4, #168	; 0xa8
   164f4:	6820      	ldr	r0, [r4, #0]
   164f6:	6861      	ldr	r1, [r4, #4]
   164f8:	f7fc fca8 	bl	12e4c <__aeabi_lmul>
   164fc:	2201      	movs	r2, #1
   164fe:	2300      	movs	r3, #0
   16500:	1880      	adds	r0, r0, r2
   16502:	4159      	adcs	r1, r3
   16504:	6020      	str	r0, [r4, #0]
   16506:	6061      	str	r1, [r4, #4]
   16508:	0048      	lsls	r0, r1, #1
   1650a:	0840      	lsrs	r0, r0, #1
   1650c:	bd10      	pop	{r4, pc}
   1650e:	46c0      	nop			; (mov r8, r8)
   16510:	20000010 	.word	0x20000010
   16514:	4c957f2d 	.word	0x4c957f2d
   16518:	5851f42d 	.word	0x5851f42d

0001651c <_sbrk_r>:
   1651c:	2300      	movs	r3, #0
   1651e:	b570      	push	{r4, r5, r6, lr}
   16520:	4c06      	ldr	r4, [pc, #24]	; (1653c <_sbrk_r+0x20>)
   16522:	0005      	movs	r5, r0
   16524:	0008      	movs	r0, r1
   16526:	6023      	str	r3, [r4, #0]
   16528:	f7ee fa1a 	bl	4960 <_sbrk>
   1652c:	1c43      	adds	r3, r0, #1
   1652e:	d000      	beq.n	16532 <_sbrk_r+0x16>
   16530:	bd70      	pop	{r4, r5, r6, pc}
   16532:	6823      	ldr	r3, [r4, #0]
   16534:	2b00      	cmp	r3, #0
   16536:	d0fb      	beq.n	16530 <_sbrk_r+0x14>
   16538:	602b      	str	r3, [r5, #0]
   1653a:	e7f9      	b.n	16530 <_sbrk_r+0x14>
   1653c:	20001edc 	.word	0x20001edc

00016540 <setbuf>:
   16540:	424a      	negs	r2, r1
   16542:	414a      	adcs	r2, r1
   16544:	2380      	movs	r3, #128	; 0x80
   16546:	b510      	push	{r4, lr}
   16548:	0052      	lsls	r2, r2, #1
   1654a:	00db      	lsls	r3, r3, #3
   1654c:	f000 f802 	bl	16554 <setvbuf>
   16550:	bd10      	pop	{r4, pc}
   16552:	46c0      	nop			; (mov r8, r8)

00016554 <setvbuf>:
   16554:	b5f0      	push	{r4, r5, r6, r7, lr}
   16556:	4647      	mov	r7, r8
   16558:	46ce      	mov	lr, r9
   1655a:	b580      	push	{r7, lr}
   1655c:	001f      	movs	r7, r3
   1655e:	4b63      	ldr	r3, [pc, #396]	; (166ec <setvbuf+0x198>)
   16560:	b083      	sub	sp, #12
   16562:	681d      	ldr	r5, [r3, #0]
   16564:	0004      	movs	r4, r0
   16566:	4688      	mov	r8, r1
   16568:	0016      	movs	r6, r2
   1656a:	2d00      	cmp	r5, #0
   1656c:	d002      	beq.n	16574 <setvbuf+0x20>
   1656e:	6bab      	ldr	r3, [r5, #56]	; 0x38
   16570:	2b00      	cmp	r3, #0
   16572:	d066      	beq.n	16642 <setvbuf+0xee>
   16574:	2e02      	cmp	r6, #2
   16576:	d005      	beq.n	16584 <setvbuf+0x30>
   16578:	2e01      	cmp	r6, #1
   1657a:	d900      	bls.n	1657e <setvbuf+0x2a>
   1657c:	e0a1      	b.n	166c2 <setvbuf+0x16e>
   1657e:	2f00      	cmp	r7, #0
   16580:	da00      	bge.n	16584 <setvbuf+0x30>
   16582:	e09e      	b.n	166c2 <setvbuf+0x16e>
   16584:	6e63      	ldr	r3, [r4, #100]	; 0x64
   16586:	07db      	lsls	r3, r3, #31
   16588:	d533      	bpl.n	165f2 <setvbuf+0x9e>
   1658a:	0021      	movs	r1, r4
   1658c:	0028      	movs	r0, r5
   1658e:	f004 fc7b 	bl	1ae88 <_fflush_r>
   16592:	6b21      	ldr	r1, [r4, #48]	; 0x30
   16594:	2900      	cmp	r1, #0
   16596:	d008      	beq.n	165aa <setvbuf+0x56>
   16598:	0023      	movs	r3, r4
   1659a:	3340      	adds	r3, #64	; 0x40
   1659c:	4299      	cmp	r1, r3
   1659e:	d002      	beq.n	165a6 <setvbuf+0x52>
   165a0:	0028      	movs	r0, r5
   165a2:	f004 fd75 	bl	1b090 <_free_r>
   165a6:	2300      	movs	r3, #0
   165a8:	6323      	str	r3, [r4, #48]	; 0x30
   165aa:	2300      	movs	r3, #0
   165ac:	61a3      	str	r3, [r4, #24]
   165ae:	6063      	str	r3, [r4, #4]
   165b0:	220c      	movs	r2, #12
   165b2:	5ea3      	ldrsh	r3, [r4, r2]
   165b4:	061a      	lsls	r2, r3, #24
   165b6:	d43d      	bmi.n	16634 <setvbuf+0xe0>
   165b8:	4a4d      	ldr	r2, [pc, #308]	; (166f0 <setvbuf+0x19c>)
   165ba:	4013      	ands	r3, r2
   165bc:	81a3      	strh	r3, [r4, #12]
   165be:	2e02      	cmp	r6, #2
   165c0:	d01e      	beq.n	16600 <setvbuf+0xac>
   165c2:	ab01      	add	r3, sp, #4
   165c4:	466a      	mov	r2, sp
   165c6:	0021      	movs	r1, r4
   165c8:	0028      	movs	r0, r5
   165ca:	f004 fffd 	bl	1b5c8 <__swhatbuf_r>
   165ce:	89a3      	ldrh	r3, [r4, #12]
   165d0:	4318      	orrs	r0, r3
   165d2:	81a0      	strh	r0, [r4, #12]
   165d4:	2f00      	cmp	r7, #0
   165d6:	d138      	bne.n	1664a <setvbuf+0xf6>
   165d8:	9f00      	ldr	r7, [sp, #0]
   165da:	0038      	movs	r0, r7
   165dc:	f7ff fb28 	bl	15c30 <malloc>
   165e0:	4680      	mov	r8, r0
   165e2:	2800      	cmp	r0, #0
   165e4:	d100      	bne.n	165e8 <setvbuf+0x94>
   165e6:	e06f      	b.n	166c8 <setvbuf+0x174>
   165e8:	2280      	movs	r2, #128	; 0x80
   165ea:	89a3      	ldrh	r3, [r4, #12]
   165ec:	4313      	orrs	r3, r2
   165ee:	81a3      	strh	r3, [r4, #12]
   165f0:	e02e      	b.n	16650 <setvbuf+0xfc>
   165f2:	89a3      	ldrh	r3, [r4, #12]
   165f4:	059b      	lsls	r3, r3, #22
   165f6:	d4c8      	bmi.n	1658a <setvbuf+0x36>
   165f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   165fa:	f004 ffe1 	bl	1b5c0 <__retarget_lock_acquire_recursive>
   165fe:	e7c4      	b.n	1658a <setvbuf+0x36>
   16600:	2500      	movs	r5, #0
   16602:	2202      	movs	r2, #2
   16604:	4313      	orrs	r3, r2
   16606:	2200      	movs	r2, #0
   16608:	60a2      	str	r2, [r4, #8]
   1660a:	0022      	movs	r2, r4
   1660c:	3243      	adds	r2, #67	; 0x43
   1660e:	6022      	str	r2, [r4, #0]
   16610:	6122      	str	r2, [r4, #16]
   16612:	2201      	movs	r2, #1
   16614:	6e61      	ldr	r1, [r4, #100]	; 0x64
   16616:	81a3      	strh	r3, [r4, #12]
   16618:	6162      	str	r2, [r4, #20]
   1661a:	4211      	tst	r1, r2
   1661c:	d104      	bne.n	16628 <setvbuf+0xd4>
   1661e:	059b      	lsls	r3, r3, #22
   16620:	d402      	bmi.n	16628 <setvbuf+0xd4>
   16622:	6da0      	ldr	r0, [r4, #88]	; 0x58
   16624:	f004 ffce 	bl	1b5c4 <__retarget_lock_release_recursive>
   16628:	0028      	movs	r0, r5
   1662a:	b003      	add	sp, #12
   1662c:	bc0c      	pop	{r2, r3}
   1662e:	4690      	mov	r8, r2
   16630:	4699      	mov	r9, r3
   16632:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16634:	6921      	ldr	r1, [r4, #16]
   16636:	0028      	movs	r0, r5
   16638:	f004 fd2a 	bl	1b090 <_free_r>
   1663c:	220c      	movs	r2, #12
   1663e:	5ea3      	ldrsh	r3, [r4, r2]
   16640:	e7ba      	b.n	165b8 <setvbuf+0x64>
   16642:	0028      	movs	r0, r5
   16644:	f004 fc7a 	bl	1af3c <__sinit>
   16648:	e794      	b.n	16574 <setvbuf+0x20>
   1664a:	4643      	mov	r3, r8
   1664c:	2b00      	cmp	r3, #0
   1664e:	d0c4      	beq.n	165da <setvbuf+0x86>
   16650:	6bab      	ldr	r3, [r5, #56]	; 0x38
   16652:	2b00      	cmp	r3, #0
   16654:	d027      	beq.n	166a6 <setvbuf+0x152>
   16656:	9b00      	ldr	r3, [sp, #0]
   16658:	429f      	cmp	r7, r3
   1665a:	d02a      	beq.n	166b2 <setvbuf+0x15e>
   1665c:	2380      	movs	r3, #128	; 0x80
   1665e:	89a2      	ldrh	r2, [r4, #12]
   16660:	011b      	lsls	r3, r3, #4
   16662:	4313      	orrs	r3, r2
   16664:	b21b      	sxth	r3, r3
   16666:	81a3      	strh	r3, [r4, #12]
   16668:	2e01      	cmp	r6, #1
   1666a:	d026      	beq.n	166ba <setvbuf+0x166>
   1666c:	4642      	mov	r2, r8
   1666e:	6022      	str	r2, [r4, #0]
   16670:	6122      	str	r2, [r4, #16]
   16672:	2208      	movs	r2, #8
   16674:	b29b      	uxth	r3, r3
   16676:	6167      	str	r7, [r4, #20]
   16678:	401a      	ands	r2, r3
   1667a:	d00b      	beq.n	16694 <setvbuf+0x140>
   1667c:	07da      	lsls	r2, r3, #31
   1667e:	d510      	bpl.n	166a2 <setvbuf+0x14e>
   16680:	2200      	movs	r2, #0
   16682:	2501      	movs	r5, #1
   16684:	60a2      	str	r2, [r4, #8]
   16686:	6e62      	ldr	r2, [r4, #100]	; 0x64
   16688:	427f      	negs	r7, r7
   1668a:	61a7      	str	r7, [r4, #24]
   1668c:	4015      	ands	r5, r2
   1668e:	d0c6      	beq.n	1661e <setvbuf+0xca>
   16690:	2500      	movs	r5, #0
   16692:	e7c9      	b.n	16628 <setvbuf+0xd4>
   16694:	60a2      	str	r2, [r4, #8]
   16696:	2501      	movs	r5, #1
   16698:	6e62      	ldr	r2, [r4, #100]	; 0x64
   1669a:	4015      	ands	r5, r2
   1669c:	d0bf      	beq.n	1661e <setvbuf+0xca>
   1669e:	2500      	movs	r5, #0
   166a0:	e7c2      	b.n	16628 <setvbuf+0xd4>
   166a2:	60a7      	str	r7, [r4, #8]
   166a4:	e7f7      	b.n	16696 <setvbuf+0x142>
   166a6:	0028      	movs	r0, r5
   166a8:	f004 fc48 	bl	1af3c <__sinit>
   166ac:	9b00      	ldr	r3, [sp, #0]
   166ae:	429f      	cmp	r7, r3
   166b0:	d1d4      	bne.n	1665c <setvbuf+0x108>
   166b2:	220c      	movs	r2, #12
   166b4:	5ea3      	ldrsh	r3, [r4, r2]
   166b6:	2e01      	cmp	r6, #1
   166b8:	d1d8      	bne.n	1666c <setvbuf+0x118>
   166ba:	2201      	movs	r2, #1
   166bc:	4313      	orrs	r3, r2
   166be:	81a3      	strh	r3, [r4, #12]
   166c0:	e7d4      	b.n	1666c <setvbuf+0x118>
   166c2:	2501      	movs	r5, #1
   166c4:	426d      	negs	r5, r5
   166c6:	e7af      	b.n	16628 <setvbuf+0xd4>
   166c8:	9b00      	ldr	r3, [sp, #0]
   166ca:	4699      	mov	r9, r3
   166cc:	42bb      	cmp	r3, r7
   166ce:	d005      	beq.n	166dc <setvbuf+0x188>
   166d0:	0018      	movs	r0, r3
   166d2:	f7ff faad 	bl	15c30 <malloc>
   166d6:	4680      	mov	r8, r0
   166d8:	2800      	cmp	r0, #0
   166da:	d104      	bne.n	166e6 <setvbuf+0x192>
   166dc:	2501      	movs	r5, #1
   166de:	220c      	movs	r2, #12
   166e0:	5ea3      	ldrsh	r3, [r4, r2]
   166e2:	426d      	negs	r5, r5
   166e4:	e78d      	b.n	16602 <setvbuf+0xae>
   166e6:	464f      	mov	r7, r9
   166e8:	e77e      	b.n	165e8 <setvbuf+0x94>
   166ea:	46c0      	nop			; (mov r8, r8)
   166ec:	20000010 	.word	0x20000010
   166f0:	fffff35c 	.word	0xfffff35c

000166f4 <snprintf>:
   166f4:	b40c      	push	{r2, r3}
   166f6:	b530      	push	{r4, r5, lr}
   166f8:	4b1e      	ldr	r3, [pc, #120]	; (16774 <snprintf+0x80>)
   166fa:	b09d      	sub	sp, #116	; 0x74
   166fc:	681d      	ldr	r5, [r3, #0]
   166fe:	2900      	cmp	r1, #0
   16700:	db33      	blt.n	1676a <snprintf+0x76>
   16702:	2382      	movs	r3, #130	; 0x82
   16704:	ac02      	add	r4, sp, #8
   16706:	009b      	lsls	r3, r3, #2
   16708:	81a3      	strh	r3, [r4, #12]
   1670a:	9002      	str	r0, [sp, #8]
   1670c:	6120      	str	r0, [r4, #16]
   1670e:	2900      	cmp	r1, #0
   16710:	d012      	beq.n	16738 <snprintf+0x44>
   16712:	2301      	movs	r3, #1
   16714:	3901      	subs	r1, #1
   16716:	425b      	negs	r3, r3
   16718:	60a1      	str	r1, [r4, #8]
   1671a:	6161      	str	r1, [r4, #20]
   1671c:	81e3      	strh	r3, [r4, #14]
   1671e:	9a20      	ldr	r2, [sp, #128]	; 0x80
   16720:	ab21      	add	r3, sp, #132	; 0x84
   16722:	0021      	movs	r1, r4
   16724:	0028      	movs	r0, r5
   16726:	9301      	str	r3, [sp, #4]
   16728:	f000 fb58 	bl	16ddc <_svfprintf_r>
   1672c:	1c43      	adds	r3, r0, #1
   1672e:	db16      	blt.n	1675e <snprintf+0x6a>
   16730:	2300      	movs	r3, #0
   16732:	9a02      	ldr	r2, [sp, #8]
   16734:	7013      	strb	r3, [r2, #0]
   16736:	e00d      	b.n	16754 <snprintf+0x60>
   16738:	2301      	movs	r3, #1
   1673a:	425b      	negs	r3, r3
   1673c:	60a1      	str	r1, [r4, #8]
   1673e:	6161      	str	r1, [r4, #20]
   16740:	81e3      	strh	r3, [r4, #14]
   16742:	9a20      	ldr	r2, [sp, #128]	; 0x80
   16744:	ab21      	add	r3, sp, #132	; 0x84
   16746:	0021      	movs	r1, r4
   16748:	0028      	movs	r0, r5
   1674a:	9301      	str	r3, [sp, #4]
   1674c:	f000 fb46 	bl	16ddc <_svfprintf_r>
   16750:	1c43      	adds	r3, r0, #1
   16752:	db07      	blt.n	16764 <snprintf+0x70>
   16754:	b01d      	add	sp, #116	; 0x74
   16756:	bc30      	pop	{r4, r5}
   16758:	bc08      	pop	{r3}
   1675a:	b002      	add	sp, #8
   1675c:	4718      	bx	r3
   1675e:	238b      	movs	r3, #139	; 0x8b
   16760:	602b      	str	r3, [r5, #0]
   16762:	e7e5      	b.n	16730 <snprintf+0x3c>
   16764:	238b      	movs	r3, #139	; 0x8b
   16766:	602b      	str	r3, [r5, #0]
   16768:	e7f4      	b.n	16754 <snprintf+0x60>
   1676a:	238b      	movs	r3, #139	; 0x8b
   1676c:	2001      	movs	r0, #1
   1676e:	602b      	str	r3, [r5, #0]
   16770:	4240      	negs	r0, r0
   16772:	e7ef      	b.n	16754 <snprintf+0x60>
   16774:	20000010 	.word	0x20000010

00016778 <sprintf>:
   16778:	b40e      	push	{r1, r2, r3}
   1677a:	b510      	push	{r4, lr}
   1677c:	b09d      	sub	sp, #116	; 0x74
   1677e:	a902      	add	r1, sp, #8
   16780:	9002      	str	r0, [sp, #8]
   16782:	6108      	str	r0, [r1, #16]
   16784:	480b      	ldr	r0, [pc, #44]	; (167b4 <sprintf+0x3c>)
   16786:	2482      	movs	r4, #130	; 0x82
   16788:	6088      	str	r0, [r1, #8]
   1678a:	6148      	str	r0, [r1, #20]
   1678c:	2001      	movs	r0, #1
   1678e:	4240      	negs	r0, r0
   16790:	ab1f      	add	r3, sp, #124	; 0x7c
   16792:	81c8      	strh	r0, [r1, #14]
   16794:	4808      	ldr	r0, [pc, #32]	; (167b8 <sprintf+0x40>)
   16796:	cb04      	ldmia	r3!, {r2}
   16798:	00a4      	lsls	r4, r4, #2
   1679a:	6800      	ldr	r0, [r0, #0]
   1679c:	9301      	str	r3, [sp, #4]
   1679e:	818c      	strh	r4, [r1, #12]
   167a0:	f000 fb1c 	bl	16ddc <_svfprintf_r>
   167a4:	2300      	movs	r3, #0
   167a6:	9a02      	ldr	r2, [sp, #8]
   167a8:	7013      	strb	r3, [r2, #0]
   167aa:	b01d      	add	sp, #116	; 0x74
   167ac:	bc10      	pop	{r4}
   167ae:	bc08      	pop	{r3}
   167b0:	b003      	add	sp, #12
   167b2:	4718      	bx	r3
   167b4:	7fffffff 	.word	0x7fffffff
   167b8:	20000010 	.word	0x20000010

000167bc <strcat>:
   167bc:	b570      	push	{r4, r5, r6, lr}
   167be:	0005      	movs	r5, r0
   167c0:	0783      	lsls	r3, r0, #30
   167c2:	d116      	bne.n	167f2 <strcat+0x36>
   167c4:	6802      	ldr	r2, [r0, #0]
   167c6:	4b0e      	ldr	r3, [pc, #56]	; (16800 <strcat+0x44>)
   167c8:	4c0e      	ldr	r4, [pc, #56]	; (16804 <strcat+0x48>)
   167ca:	18d3      	adds	r3, r2, r3
   167cc:	4393      	bics	r3, r2
   167ce:	4223      	tst	r3, r4
   167d0:	d10f      	bne.n	167f2 <strcat+0x36>
   167d2:	3004      	adds	r0, #4
   167d4:	6802      	ldr	r2, [r0, #0]
   167d6:	4b0a      	ldr	r3, [pc, #40]	; (16800 <strcat+0x44>)
   167d8:	18d3      	adds	r3, r2, r3
   167da:	4393      	bics	r3, r2
   167dc:	4223      	tst	r3, r4
   167de:	d108      	bne.n	167f2 <strcat+0x36>
   167e0:	3004      	adds	r0, #4
   167e2:	6802      	ldr	r2, [r0, #0]
   167e4:	4b06      	ldr	r3, [pc, #24]	; (16800 <strcat+0x44>)
   167e6:	18d3      	adds	r3, r2, r3
   167e8:	4393      	bics	r3, r2
   167ea:	4223      	tst	r3, r4
   167ec:	d0f1      	beq.n	167d2 <strcat+0x16>
   167ee:	e000      	b.n	167f2 <strcat+0x36>
   167f0:	3001      	adds	r0, #1
   167f2:	7803      	ldrb	r3, [r0, #0]
   167f4:	2b00      	cmp	r3, #0
   167f6:	d1fb      	bne.n	167f0 <strcat+0x34>
   167f8:	f000 f806 	bl	16808 <strcpy>
   167fc:	0028      	movs	r0, r5
   167fe:	bd70      	pop	{r4, r5, r6, pc}
   16800:	fefefeff 	.word	0xfefefeff
   16804:	80808080 	.word	0x80808080

00016808 <strcpy>:
   16808:	1c03      	adds	r3, r0, #0
   1680a:	780a      	ldrb	r2, [r1, #0]
   1680c:	3101      	adds	r1, #1
   1680e:	701a      	strb	r2, [r3, #0]
   16810:	3301      	adds	r3, #1
   16812:	2a00      	cmp	r2, #0
   16814:	d1f9      	bne.n	1680a <strcpy+0x2>
   16816:	4770      	bx	lr

00016818 <strlen>:
   16818:	b510      	push	{r4, lr}
   1681a:	0783      	lsls	r3, r0, #30
   1681c:	d025      	beq.n	1686a <strlen+0x52>
   1681e:	7803      	ldrb	r3, [r0, #0]
   16820:	2b00      	cmp	r3, #0
   16822:	d024      	beq.n	1686e <strlen+0x56>
   16824:	0003      	movs	r3, r0
   16826:	2103      	movs	r1, #3
   16828:	e002      	b.n	16830 <strlen+0x18>
   1682a:	781a      	ldrb	r2, [r3, #0]
   1682c:	2a00      	cmp	r2, #0
   1682e:	d01a      	beq.n	16866 <strlen+0x4e>
   16830:	3301      	adds	r3, #1
   16832:	420b      	tst	r3, r1
   16834:	d1f9      	bne.n	1682a <strlen+0x12>
   16836:	6819      	ldr	r1, [r3, #0]
   16838:	4a0e      	ldr	r2, [pc, #56]	; (16874 <strlen+0x5c>)
   1683a:	4c0f      	ldr	r4, [pc, #60]	; (16878 <strlen+0x60>)
   1683c:	188a      	adds	r2, r1, r2
   1683e:	438a      	bics	r2, r1
   16840:	4222      	tst	r2, r4
   16842:	d106      	bne.n	16852 <strlen+0x3a>
   16844:	3304      	adds	r3, #4
   16846:	6819      	ldr	r1, [r3, #0]
   16848:	4a0a      	ldr	r2, [pc, #40]	; (16874 <strlen+0x5c>)
   1684a:	188a      	adds	r2, r1, r2
   1684c:	438a      	bics	r2, r1
   1684e:	4222      	tst	r2, r4
   16850:	d0f8      	beq.n	16844 <strlen+0x2c>
   16852:	001a      	movs	r2, r3
   16854:	781b      	ldrb	r3, [r3, #0]
   16856:	2b00      	cmp	r3, #0
   16858:	d003      	beq.n	16862 <strlen+0x4a>
   1685a:	3201      	adds	r2, #1
   1685c:	7811      	ldrb	r1, [r2, #0]
   1685e:	2900      	cmp	r1, #0
   16860:	d1fb      	bne.n	1685a <strlen+0x42>
   16862:	1a10      	subs	r0, r2, r0
   16864:	bd10      	pop	{r4, pc}
   16866:	1a18      	subs	r0, r3, r0
   16868:	e7fc      	b.n	16864 <strlen+0x4c>
   1686a:	0003      	movs	r3, r0
   1686c:	e7e3      	b.n	16836 <strlen+0x1e>
   1686e:	2000      	movs	r0, #0
   16870:	e7f8      	b.n	16864 <strlen+0x4c>
   16872:	46c0      	nop			; (mov r8, r8)
   16874:	fefefeff 	.word	0xfefefeff
   16878:	80808080 	.word	0x80808080

0001687c <strncmp>:
   1687c:	b530      	push	{r4, r5, lr}
   1687e:	2400      	movs	r4, #0
   16880:	2a00      	cmp	r2, #0
   16882:	d039      	beq.n	168f8 <strncmp+0x7c>
   16884:	0003      	movs	r3, r0
   16886:	430b      	orrs	r3, r1
   16888:	079b      	lsls	r3, r3, #30
   1688a:	d120      	bne.n	168ce <strncmp+0x52>
   1688c:	2a03      	cmp	r2, #3
   1688e:	d91e      	bls.n	168ce <strncmp+0x52>
   16890:	6803      	ldr	r3, [r0, #0]
   16892:	680d      	ldr	r5, [r1, #0]
   16894:	42ab      	cmp	r3, r5
   16896:	d11a      	bne.n	168ce <strncmp+0x52>
   16898:	3a04      	subs	r2, #4
   1689a:	2a00      	cmp	r2, #0
   1689c:	d02c      	beq.n	168f8 <strncmp+0x7c>
   1689e:	4d1a      	ldr	r5, [pc, #104]	; (16908 <strncmp+0x8c>)
   168a0:	195d      	adds	r5, r3, r5
   168a2:	439d      	bics	r5, r3
   168a4:	002b      	movs	r3, r5
   168a6:	4d19      	ldr	r5, [pc, #100]	; (1690c <strncmp+0x90>)
   168a8:	422b      	tst	r3, r5
   168aa:	d00c      	beq.n	168c6 <strncmp+0x4a>
   168ac:	e024      	b.n	168f8 <strncmp+0x7c>
   168ae:	6803      	ldr	r3, [r0, #0]
   168b0:	680c      	ldr	r4, [r1, #0]
   168b2:	42a3      	cmp	r3, r4
   168b4:	d10b      	bne.n	168ce <strncmp+0x52>
   168b6:	3a04      	subs	r2, #4
   168b8:	2a00      	cmp	r2, #0
   168ba:	d01f      	beq.n	168fc <strncmp+0x80>
   168bc:	4c12      	ldr	r4, [pc, #72]	; (16908 <strncmp+0x8c>)
   168be:	191c      	adds	r4, r3, r4
   168c0:	439c      	bics	r4, r3
   168c2:	422c      	tst	r4, r5
   168c4:	d11a      	bne.n	168fc <strncmp+0x80>
   168c6:	3004      	adds	r0, #4
   168c8:	3104      	adds	r1, #4
   168ca:	2a03      	cmp	r2, #3
   168cc:	d8ef      	bhi.n	168ae <strncmp+0x32>
   168ce:	7803      	ldrb	r3, [r0, #0]
   168d0:	780d      	ldrb	r5, [r1, #0]
   168d2:	3a01      	subs	r2, #1
   168d4:	429d      	cmp	r5, r3
   168d6:	d113      	bne.n	16900 <strncmp+0x84>
   168d8:	2a00      	cmp	r2, #0
   168da:	d00f      	beq.n	168fc <strncmp+0x80>
   168dc:	2d00      	cmp	r5, #0
   168de:	d00d      	beq.n	168fc <strncmp+0x80>
   168e0:	2301      	movs	r3, #1
   168e2:	e004      	b.n	168ee <strncmp+0x72>
   168e4:	429a      	cmp	r2, r3
   168e6:	d009      	beq.n	168fc <strncmp+0x80>
   168e8:	3301      	adds	r3, #1
   168ea:	2c00      	cmp	r4, #0
   168ec:	d006      	beq.n	168fc <strncmp+0x80>
   168ee:	5cc4      	ldrb	r4, [r0, r3]
   168f0:	5ccd      	ldrb	r5, [r1, r3]
   168f2:	42ac      	cmp	r4, r5
   168f4:	d0f6      	beq.n	168e4 <strncmp+0x68>
   168f6:	1b64      	subs	r4, r4, r5
   168f8:	0020      	movs	r0, r4
   168fa:	bd30      	pop	{r4, r5, pc}
   168fc:	2400      	movs	r4, #0
   168fe:	e7fb      	b.n	168f8 <strncmp+0x7c>
   16900:	001c      	movs	r4, r3
   16902:	1b64      	subs	r4, r4, r5
   16904:	e7f8      	b.n	168f8 <strncmp+0x7c>
   16906:	46c0      	nop			; (mov r8, r8)
   16908:	fefefeff 	.word	0xfefefeff
   1690c:	80808080 	.word	0x80808080

00016910 <critical_factorization>:
   16910:	2301      	movs	r3, #1
   16912:	b5f0      	push	{r4, r5, r6, r7, lr}
   16914:	4647      	mov	r7, r8
   16916:	46ce      	mov	lr, r9
   16918:	4694      	mov	ip, r2
   1691a:	2201      	movs	r2, #1
   1691c:	4698      	mov	r8, r3
   1691e:	2401      	movs	r4, #1
   16920:	2500      	movs	r5, #0
   16922:	b580      	push	{r7, lr}
   16924:	4252      	negs	r2, r2
   16926:	192b      	adds	r3, r5, r4
   16928:	428b      	cmp	r3, r1
   1692a:	d20b      	bcs.n	16944 <critical_factorization+0x34>
   1692c:	1886      	adds	r6, r0, r2
   1692e:	5cc7      	ldrb	r7, [r0, r3]
   16930:	5d36      	ldrb	r6, [r6, r4]
   16932:	42b7      	cmp	r7, r6
   16934:	d22d      	bcs.n	16992 <critical_factorization+0x82>
   16936:	1a9c      	subs	r4, r3, r2
   16938:	46a0      	mov	r8, r4
   1693a:	001d      	movs	r5, r3
   1693c:	2401      	movs	r4, #1
   1693e:	192b      	adds	r3, r5, r4
   16940:	428b      	cmp	r3, r1
   16942:	d3f3      	bcc.n	1692c <critical_factorization+0x1c>
   16944:	4644      	mov	r4, r8
   16946:	4663      	mov	r3, ip
   16948:	601c      	str	r4, [r3, #0]
   1694a:	2301      	movs	r3, #1
   1694c:	4699      	mov	r9, r3
   1694e:	3b02      	subs	r3, #2
   16950:	2401      	movs	r4, #1
   16952:	2500      	movs	r5, #0
   16954:	4698      	mov	r8, r3
   16956:	192b      	adds	r3, r5, r4
   16958:	4299      	cmp	r1, r3
   1695a:	d90d      	bls.n	16978 <critical_factorization+0x68>
   1695c:	4646      	mov	r6, r8
   1695e:	1986      	adds	r6, r0, r6
   16960:	5cc7      	ldrb	r7, [r0, r3]
   16962:	5d36      	ldrb	r6, [r6, r4]
   16964:	42b7      	cmp	r7, r6
   16966:	d91c      	bls.n	169a2 <critical_factorization+0x92>
   16968:	4644      	mov	r4, r8
   1696a:	1b1c      	subs	r4, r3, r4
   1696c:	46a1      	mov	r9, r4
   1696e:	001d      	movs	r5, r3
   16970:	2401      	movs	r4, #1
   16972:	192b      	adds	r3, r5, r4
   16974:	4299      	cmp	r1, r3
   16976:	d8f1      	bhi.n	1695c <critical_factorization+0x4c>
   16978:	4643      	mov	r3, r8
   1697a:	1c50      	adds	r0, r2, #1
   1697c:	3301      	adds	r3, #1
   1697e:	4283      	cmp	r3, r0
   16980:	d303      	bcc.n	1698a <critical_factorization+0x7a>
   16982:	4662      	mov	r2, ip
   16984:	4649      	mov	r1, r9
   16986:	0018      	movs	r0, r3
   16988:	6011      	str	r1, [r2, #0]
   1698a:	bc0c      	pop	{r2, r3}
   1698c:	4690      	mov	r8, r2
   1698e:	4699      	mov	r9, r3
   16990:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16992:	42b7      	cmp	r7, r6
   16994:	d00d      	beq.n	169b2 <critical_factorization+0xa2>
   16996:	2301      	movs	r3, #1
   16998:	002a      	movs	r2, r5
   1699a:	4698      	mov	r8, r3
   1699c:	3501      	adds	r5, #1
   1699e:	2401      	movs	r4, #1
   169a0:	e7c1      	b.n	16926 <critical_factorization+0x16>
   169a2:	42b7      	cmp	r7, r6
   169a4:	d009      	beq.n	169ba <critical_factorization+0xaa>
   169a6:	2301      	movs	r3, #1
   169a8:	46a8      	mov	r8, r5
   169aa:	4699      	mov	r9, r3
   169ac:	3501      	adds	r5, #1
   169ae:	2401      	movs	r4, #1
   169b0:	e7d1      	b.n	16956 <critical_factorization+0x46>
   169b2:	4544      	cmp	r4, r8
   169b4:	d005      	beq.n	169c2 <critical_factorization+0xb2>
   169b6:	3401      	adds	r4, #1
   169b8:	e7b5      	b.n	16926 <critical_factorization+0x16>
   169ba:	454c      	cmp	r4, r9
   169bc:	d004      	beq.n	169c8 <critical_factorization+0xb8>
   169be:	3401      	adds	r4, #1
   169c0:	e7c9      	b.n	16956 <critical_factorization+0x46>
   169c2:	001d      	movs	r5, r3
   169c4:	2401      	movs	r4, #1
   169c6:	e7ae      	b.n	16926 <critical_factorization+0x16>
   169c8:	001d      	movs	r5, r3
   169ca:	2401      	movs	r4, #1
   169cc:	e7c3      	b.n	16956 <critical_factorization+0x46>
   169ce:	46c0      	nop			; (mov r8, r8)

000169d0 <two_way_long_needle>:
   169d0:	b5f0      	push	{r4, r5, r6, r7, lr}
   169d2:	46de      	mov	lr, fp
   169d4:	4657      	mov	r7, sl
   169d6:	464e      	mov	r6, r9
   169d8:	4645      	mov	r5, r8
   169da:	b5e0      	push	{r5, r6, r7, lr}
   169dc:	0015      	movs	r5, r2
   169de:	4c7b      	ldr	r4, [pc, #492]	; (16bcc <two_way_long_needle+0x1fc>)
   169e0:	0006      	movs	r6, r0
   169e2:	44a5      	add	sp, r4
   169e4:	aa03      	add	r2, sp, #12
   169e6:	000f      	movs	r7, r1
   169e8:	0028      	movs	r0, r5
   169ea:	0019      	movs	r1, r3
   169ec:	001c      	movs	r4, r3
   169ee:	f7ff ff8f 	bl	16910 <critical_factorization>
   169f2:	4683      	mov	fp, r0
   169f4:	aaff      	add	r2, sp, #1020	; 0x3fc
   169f6:	ab04      	add	r3, sp, #16
   169f8:	3214      	adds	r2, #20
   169fa:	c310      	stmia	r3!, {r4}
   169fc:	4293      	cmp	r3, r2
   169fe:	d1fc      	bne.n	169fa <two_way_long_needle+0x2a>
   16a00:	1e63      	subs	r3, r4, #1
   16a02:	0029      	movs	r1, r5
   16a04:	46a4      	mov	ip, r4
   16a06:	2c00      	cmp	r4, #0
   16a08:	d009      	beq.n	16a1e <two_way_long_needle+0x4e>
   16a0a:	2408      	movs	r4, #8
   16a0c:	780a      	ldrb	r2, [r1, #0]
   16a0e:	a802      	add	r0, sp, #8
   16a10:	0092      	lsls	r2, r2, #2
   16a12:	1900      	adds	r0, r0, r4
   16a14:	5083      	str	r3, [r0, r2]
   16a16:	3101      	adds	r1, #1
   16a18:	3b01      	subs	r3, #1
   16a1a:	d2f6      	bcs.n	16a0a <two_way_long_needle+0x3a>
   16a1c:	4664      	mov	r4, ip
   16a1e:	9b03      	ldr	r3, [sp, #12]
   16a20:	465a      	mov	r2, fp
   16a22:	18e9      	adds	r1, r5, r3
   16a24:	0028      	movs	r0, r5
   16a26:	f7ff fbd7 	bl	161d8 <memcmp>
   16a2a:	2800      	cmp	r0, #0
   16a2c:	d000      	beq.n	16a30 <two_way_long_needle+0x60>
   16a2e:	e074      	b.n	16b1a <two_way_long_needle+0x14a>
   16a30:	2300      	movs	r3, #0
   16a32:	001a      	movs	r2, r3
   16a34:	469a      	mov	sl, r3
   16a36:	1e63      	subs	r3, r4, #1
   16a38:	4698      	mov	r8, r3
   16a3a:	4659      	mov	r1, fp
   16a3c:	2301      	movs	r3, #1
   16a3e:	0038      	movs	r0, r7
   16a40:	46a1      	mov	r9, r4
   16a42:	0017      	movs	r7, r2
   16a44:	4644      	mov	r4, r8
   16a46:	46b0      	mov	r8, r6
   16a48:	1a5b      	subs	r3, r3, r1
   16a4a:	9301      	str	r3, [sp, #4]
   16a4c:	9100      	str	r1, [sp, #0]
   16a4e:	4656      	mov	r6, sl
   16a50:	444e      	add	r6, r9
   16a52:	1a32      	subs	r2, r6, r0
   16a54:	2100      	movs	r1, #0
   16a56:	4440      	add	r0, r8
   16a58:	f004 fe2e 	bl	1b6b8 <memchr>
   16a5c:	2800      	cmp	r0, #0
   16a5e:	d153      	bne.n	16b08 <two_way_long_needle+0x138>
   16a60:	2e00      	cmp	r6, #0
   16a62:	d051      	beq.n	16b08 <two_way_long_needle+0x138>
   16a64:	4643      	mov	r3, r8
   16a66:	2108      	movs	r1, #8
   16a68:	199b      	adds	r3, r3, r6
   16a6a:	3b01      	subs	r3, #1
   16a6c:	781b      	ldrb	r3, [r3, #0]
   16a6e:	aa02      	add	r2, sp, #8
   16a70:	009b      	lsls	r3, r3, #2
   16a72:	1852      	adds	r2, r2, r1
   16a74:	58d3      	ldr	r3, [r2, r3]
   16a76:	2b00      	cmp	r3, #0
   16a78:	d00a      	beq.n	16a90 <two_way_long_needle+0xc0>
   16a7a:	2f00      	cmp	r7, #0
   16a7c:	d004      	beq.n	16a88 <two_way_long_needle+0xb8>
   16a7e:	9a03      	ldr	r2, [sp, #12]
   16a80:	4293      	cmp	r3, r2
   16a82:	d201      	bcs.n	16a88 <two_way_long_needle+0xb8>
   16a84:	464b      	mov	r3, r9
   16a86:	1a9b      	subs	r3, r3, r2
   16a88:	449a      	add	sl, r3
   16a8a:	2700      	movs	r7, #0
   16a8c:	0030      	movs	r0, r6
   16a8e:	e7de      	b.n	16a4e <two_way_long_needle+0x7e>
   16a90:	9900      	ldr	r1, [sp, #0]
   16a92:	003b      	movs	r3, r7
   16a94:	428f      	cmp	r7, r1
   16a96:	d200      	bcs.n	16a9a <two_way_long_needle+0xca>
   16a98:	000b      	movs	r3, r1
   16a9a:	42a3      	cmp	r3, r4
   16a9c:	d20d      	bcs.n	16aba <two_way_long_needle+0xea>
   16a9e:	4642      	mov	r2, r8
   16aa0:	4452      	add	r2, sl
   16aa2:	e002      	b.n	16aaa <two_way_long_needle+0xda>
   16aa4:	3301      	adds	r3, #1
   16aa6:	42a3      	cmp	r3, r4
   16aa8:	d207      	bcs.n	16aba <two_way_long_needle+0xea>
   16aaa:	5ce8      	ldrb	r0, [r5, r3]
   16aac:	5cd1      	ldrb	r1, [r2, r3]
   16aae:	4288      	cmp	r0, r1
   16ab0:	d0f8      	beq.n	16aa4 <two_way_long_needle+0xd4>
   16ab2:	9a01      	ldr	r2, [sp, #4]
   16ab4:	4452      	add	r2, sl
   16ab6:	4692      	mov	sl, r2
   16ab8:	e7e6      	b.n	16a88 <two_way_long_needle+0xb8>
   16aba:	9b00      	ldr	r3, [sp, #0]
   16abc:	1e59      	subs	r1, r3, #1
   16abe:	429f      	cmp	r7, r3
   16ac0:	d300      	bcc.n	16ac4 <two_way_long_needle+0xf4>
   16ac2:	e07d      	b.n	16bc0 <two_way_long_needle+0x1f0>
   16ac4:	4642      	mov	r2, r8
   16ac6:	4452      	add	r2, sl
   16ac8:	5c50      	ldrb	r0, [r2, r1]
   16aca:	5c6b      	ldrb	r3, [r5, r1]
   16acc:	4298      	cmp	r0, r3
   16ace:	d000      	beq.n	16ad2 <two_way_long_needle+0x102>
   16ad0:	e074      	b.n	16bbc <two_way_long_needle+0x1ec>
   16ad2:	1e7b      	subs	r3, r7, #1
   16ad4:	469b      	mov	fp, r3
   16ad6:	0023      	movs	r3, r4
   16ad8:	46b4      	mov	ip, r6
   16ada:	465c      	mov	r4, fp
   16adc:	0016      	movs	r6, r2
   16ade:	469b      	mov	fp, r3
   16ae0:	e004      	b.n	16aec <two_way_long_needle+0x11c>
   16ae2:	5cea      	ldrb	r2, [r5, r3]
   16ae4:	5cf0      	ldrb	r0, [r6, r3]
   16ae6:	4282      	cmp	r2, r0
   16ae8:	d103      	bne.n	16af2 <two_way_long_needle+0x122>
   16aea:	0019      	movs	r1, r3
   16aec:	1e4b      	subs	r3, r1, #1
   16aee:	42a3      	cmp	r3, r4
   16af0:	d1f7      	bne.n	16ae2 <two_way_long_needle+0x112>
   16af2:	4666      	mov	r6, ip
   16af4:	465c      	mov	r4, fp
   16af6:	3701      	adds	r7, #1
   16af8:	428f      	cmp	r7, r1
   16afa:	d863      	bhi.n	16bc4 <two_way_long_needle+0x1f4>
   16afc:	464b      	mov	r3, r9
   16afe:	9f03      	ldr	r7, [sp, #12]
   16b00:	0030      	movs	r0, r6
   16b02:	44ba      	add	sl, r7
   16b04:	1bdf      	subs	r7, r3, r7
   16b06:	e7a2      	b.n	16a4e <two_way_long_needle+0x7e>
   16b08:	2000      	movs	r0, #0
   16b0a:	4b31      	ldr	r3, [pc, #196]	; (16bd0 <two_way_long_needle+0x200>)
   16b0c:	449d      	add	sp, r3
   16b0e:	bc3c      	pop	{r2, r3, r4, r5}
   16b10:	4690      	mov	r8, r2
   16b12:	4699      	mov	r9, r3
   16b14:	46a2      	mov	sl, r4
   16b16:	46ab      	mov	fp, r5
   16b18:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16b1a:	465b      	mov	r3, fp
   16b1c:	1ae3      	subs	r3, r4, r3
   16b1e:	455b      	cmp	r3, fp
   16b20:	d34a      	bcc.n	16bb8 <two_way_long_needle+0x1e8>
   16b22:	3301      	adds	r3, #1
   16b24:	9303      	str	r3, [sp, #12]
   16b26:	2300      	movs	r3, #0
   16b28:	469a      	mov	sl, r3
   16b2a:	1e63      	subs	r3, r4, #1
   16b2c:	4698      	mov	r8, r3
   16b2e:	465a      	mov	r2, fp
   16b30:	2301      	movs	r3, #1
   16b32:	0038      	movs	r0, r7
   16b34:	46a1      	mov	r9, r4
   16b36:	4657      	mov	r7, sl
   16b38:	4644      	mov	r4, r8
   16b3a:	46b0      	mov	r8, r6
   16b3c:	1a9b      	subs	r3, r3, r2
   16b3e:	9300      	str	r3, [sp, #0]
   16b40:	464b      	mov	r3, r9
   16b42:	18fe      	adds	r6, r7, r3
   16b44:	1a32      	subs	r2, r6, r0
   16b46:	2100      	movs	r1, #0
   16b48:	4440      	add	r0, r8
   16b4a:	f004 fdb5 	bl	1b6b8 <memchr>
   16b4e:	2800      	cmp	r0, #0
   16b50:	d1da      	bne.n	16b08 <two_way_long_needle+0x138>
   16b52:	2e00      	cmp	r6, #0
   16b54:	d0d8      	beq.n	16b08 <two_way_long_needle+0x138>
   16b56:	4643      	mov	r3, r8
   16b58:	2108      	movs	r1, #8
   16b5a:	199b      	adds	r3, r3, r6
   16b5c:	3b01      	subs	r3, #1
   16b5e:	781b      	ldrb	r3, [r3, #0]
   16b60:	aa02      	add	r2, sp, #8
   16b62:	009b      	lsls	r3, r3, #2
   16b64:	1852      	adds	r2, r2, r1
   16b66:	58d3      	ldr	r3, [r2, r3]
   16b68:	2b00      	cmp	r3, #0
   16b6a:	d122      	bne.n	16bb2 <two_way_long_needle+0x1e2>
   16b6c:	4643      	mov	r3, r8
   16b6e:	19d8      	adds	r0, r3, r7
   16b70:	45a3      	cmp	fp, r4
   16b72:	d20c      	bcs.n	16b8e <two_way_long_needle+0x1be>
   16b74:	465b      	mov	r3, fp
   16b76:	5cc1      	ldrb	r1, [r0, r3]
   16b78:	5cea      	ldrb	r2, [r5, r3]
   16b7a:	4291      	cmp	r1, r2
   16b7c:	d004      	beq.n	16b88 <two_way_long_needle+0x1b8>
   16b7e:	e015      	b.n	16bac <two_way_long_needle+0x1dc>
   16b80:	5ce9      	ldrb	r1, [r5, r3]
   16b82:	5cc2      	ldrb	r2, [r0, r3]
   16b84:	4291      	cmp	r1, r2
   16b86:	d111      	bne.n	16bac <two_way_long_needle+0x1dc>
   16b88:	3301      	adds	r3, #1
   16b8a:	42a3      	cmp	r3, r4
   16b8c:	d3f8      	bcc.n	16b80 <two_way_long_needle+0x1b0>
   16b8e:	465b      	mov	r3, fp
   16b90:	3b01      	subs	r3, #1
   16b92:	d202      	bcs.n	16b9a <two_way_long_needle+0x1ca>
   16b94:	e7b9      	b.n	16b0a <two_way_long_needle+0x13a>
   16b96:	3b01      	subs	r3, #1
   16b98:	d3b7      	bcc.n	16b0a <two_way_long_needle+0x13a>
   16b9a:	5ce9      	ldrb	r1, [r5, r3]
   16b9c:	5cc2      	ldrb	r2, [r0, r3]
   16b9e:	4291      	cmp	r1, r2
   16ba0:	d0f9      	beq.n	16b96 <two_way_long_needle+0x1c6>
   16ba2:	9b03      	ldr	r3, [sp, #12]
   16ba4:	0030      	movs	r0, r6
   16ba6:	469c      	mov	ip, r3
   16ba8:	4467      	add	r7, ip
   16baa:	e7c9      	b.n	16b40 <two_way_long_needle+0x170>
   16bac:	9a00      	ldr	r2, [sp, #0]
   16bae:	4694      	mov	ip, r2
   16bb0:	4467      	add	r7, ip
   16bb2:	18ff      	adds	r7, r7, r3
   16bb4:	0030      	movs	r0, r6
   16bb6:	e7c3      	b.n	16b40 <two_way_long_needle+0x170>
   16bb8:	465b      	mov	r3, fp
   16bba:	e7b2      	b.n	16b22 <two_way_long_needle+0x152>
   16bbc:	9900      	ldr	r1, [sp, #0]
   16bbe:	e79a      	b.n	16af6 <two_way_long_needle+0x126>
   16bc0:	0019      	movs	r1, r3
   16bc2:	e798      	b.n	16af6 <two_way_long_needle+0x126>
   16bc4:	4640      	mov	r0, r8
   16bc6:	4450      	add	r0, sl
   16bc8:	e79f      	b.n	16b0a <two_way_long_needle+0x13a>
   16bca:	46c0      	nop			; (mov r8, r8)
   16bcc:	fffffbec 	.word	0xfffffbec
   16bd0:	00000414 	.word	0x00000414

00016bd4 <strstr>:
   16bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
   16bd6:	4657      	mov	r7, sl
   16bd8:	4645      	mov	r5, r8
   16bda:	46de      	mov	lr, fp
   16bdc:	464e      	mov	r6, r9
   16bde:	b5e0      	push	{r5, r6, r7, lr}
   16be0:	7803      	ldrb	r3, [r0, #0]
   16be2:	b085      	sub	sp, #20
   16be4:	0007      	movs	r7, r0
   16be6:	000d      	movs	r5, r1
   16be8:	2b00      	cmp	r3, #0
   16bea:	d035      	beq.n	16c58 <strstr+0x84>
   16bec:	7809      	ldrb	r1, [r1, #0]
   16bee:	1e0a      	subs	r2, r1, #0
   16bf0:	d100      	bne.n	16bf4 <strstr+0x20>
   16bf2:	e09f      	b.n	16d34 <strstr+0x160>
   16bf4:	002c      	movs	r4, r5
   16bf6:	2601      	movs	r6, #1
   16bf8:	e002      	b.n	16c00 <strstr+0x2c>
   16bfa:	7822      	ldrb	r2, [r4, #0]
   16bfc:	2a00      	cmp	r2, #0
   16bfe:	d00b      	beq.n	16c18 <strstr+0x44>
   16c00:	1a9b      	subs	r3, r3, r2
   16c02:	425a      	negs	r2, r3
   16c04:	4153      	adcs	r3, r2
   16c06:	3001      	adds	r0, #1
   16c08:	401e      	ands	r6, r3
   16c0a:	7803      	ldrb	r3, [r0, #0]
   16c0c:	3401      	adds	r4, #1
   16c0e:	2b00      	cmp	r3, #0
   16c10:	d1f3      	bne.n	16bfa <strstr+0x26>
   16c12:	7823      	ldrb	r3, [r4, #0]
   16c14:	2b00      	cmp	r3, #0
   16c16:	d122      	bne.n	16c5e <strstr+0x8a>
   16c18:	0038      	movs	r0, r7
   16c1a:	2e00      	cmp	r6, #0
   16c1c:	d006      	beq.n	16c2c <strstr+0x58>
   16c1e:	b005      	add	sp, #20
   16c20:	bc3c      	pop	{r2, r3, r4, r5}
   16c22:	4690      	mov	r8, r2
   16c24:	4699      	mov	r9, r3
   16c26:	46a2      	mov	sl, r4
   16c28:	46ab      	mov	fp, r5
   16c2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16c2c:	1c78      	adds	r0, r7, #1
   16c2e:	f005 fad7 	bl	1c1e0 <strchr>
   16c32:	1b64      	subs	r4, r4, r5
   16c34:	1e06      	subs	r6, r0, #0
   16c36:	d012      	beq.n	16c5e <strstr+0x8a>
   16c38:	2c01      	cmp	r4, #1
   16c3a:	d0f0      	beq.n	16c1e <strstr+0x4a>
   16c3c:	193f      	adds	r7, r7, r4
   16c3e:	2101      	movs	r1, #1
   16c40:	42b8      	cmp	r0, r7
   16c42:	d800      	bhi.n	16c46 <strstr+0x72>
   16c44:	1a39      	subs	r1, r7, r0
   16c46:	000f      	movs	r7, r1
   16c48:	2c1f      	cmp	r4, #31
   16c4a:	d90a      	bls.n	16c62 <strstr+0x8e>
   16c4c:	0023      	movs	r3, r4
   16c4e:	002a      	movs	r2, r5
   16c50:	0030      	movs	r0, r6
   16c52:	f7ff febd 	bl	169d0 <two_way_long_needle>
   16c56:	e7e2      	b.n	16c1e <strstr+0x4a>
   16c58:	780b      	ldrb	r3, [r1, #0]
   16c5a:	2b00      	cmp	r3, #0
   16c5c:	d06a      	beq.n	16d34 <strstr+0x160>
   16c5e:	2000      	movs	r0, #0
   16c60:	e7dd      	b.n	16c1e <strstr+0x4a>
   16c62:	aa03      	add	r2, sp, #12
   16c64:	0021      	movs	r1, r4
   16c66:	0028      	movs	r0, r5
   16c68:	f7ff fe52 	bl	16910 <critical_factorization>
   16c6c:	9b03      	ldr	r3, [sp, #12]
   16c6e:	4680      	mov	r8, r0
   16c70:	0002      	movs	r2, r0
   16c72:	18e9      	adds	r1, r5, r3
   16c74:	0028      	movs	r0, r5
   16c76:	f7ff faaf 	bl	161d8 <memcmp>
   16c7a:	2800      	cmp	r0, #0
   16c7c:	d15c      	bne.n	16d38 <strstr+0x164>
   16c7e:	2300      	movs	r3, #0
   16c80:	4699      	mov	r9, r3
   16c82:	4643      	mov	r3, r8
   16c84:	3b01      	subs	r3, #1
   16c86:	9300      	str	r3, [sp, #0]
   16c88:	4642      	mov	r2, r8
   16c8a:	2301      	movs	r3, #1
   16c8c:	46b2      	mov	sl, r6
   16c8e:	0038      	movs	r0, r7
   16c90:	464e      	mov	r6, r9
   16c92:	464f      	mov	r7, r9
   16c94:	1a9b      	subs	r3, r3, r2
   16c96:	9301      	str	r3, [sp, #4]
   16c98:	19e3      	adds	r3, r4, r7
   16c9a:	1a1a      	subs	r2, r3, r0
   16c9c:	2100      	movs	r1, #0
   16c9e:	4450      	add	r0, sl
   16ca0:	4699      	mov	r9, r3
   16ca2:	f004 fd09 	bl	1b6b8 <memchr>
   16ca6:	2800      	cmp	r0, #0
   16ca8:	d1d9      	bne.n	16c5e <strstr+0x8a>
   16caa:	464b      	mov	r3, r9
   16cac:	2b00      	cmp	r3, #0
   16cae:	d0d6      	beq.n	16c5e <strstr+0x8a>
   16cb0:	4643      	mov	r3, r8
   16cb2:	45b0      	cmp	r8, r6
   16cb4:	d200      	bcs.n	16cb8 <strstr+0xe4>
   16cb6:	0033      	movs	r3, r6
   16cb8:	429c      	cmp	r4, r3
   16cba:	d90f      	bls.n	16cdc <strstr+0x108>
   16cbc:	4652      	mov	r2, sl
   16cbe:	18d2      	adds	r2, r2, r3
   16cc0:	5ce9      	ldrb	r1, [r5, r3]
   16cc2:	5dd2      	ldrb	r2, [r2, r7]
   16cc4:	4291      	cmp	r1, r2
   16cc6:	d12e      	bne.n	16d26 <strstr+0x152>
   16cc8:	4652      	mov	r2, sl
   16cca:	19d0      	adds	r0, r2, r7
   16ccc:	e003      	b.n	16cd6 <strstr+0x102>
   16cce:	5ce9      	ldrb	r1, [r5, r3]
   16cd0:	5cc2      	ldrb	r2, [r0, r3]
   16cd2:	4291      	cmp	r1, r2
   16cd4:	d127      	bne.n	16d26 <strstr+0x152>
   16cd6:	3301      	adds	r3, #1
   16cd8:	429c      	cmp	r4, r3
   16cda:	d1f8      	bne.n	16cce <strstr+0xfa>
   16cdc:	9a00      	ldr	r2, [sp, #0]
   16cde:	45b0      	cmp	r8, r6
   16ce0:	d976      	bls.n	16dd0 <strstr+0x1fc>
   16ce2:	46bc      	mov	ip, r7
   16ce4:	44d4      	add	ip, sl
   16ce6:	4661      	mov	r1, ip
   16ce8:	9b00      	ldr	r3, [sp, #0]
   16cea:	5cc9      	ldrb	r1, [r1, r3]
   16cec:	5ceb      	ldrb	r3, [r5, r3]
   16cee:	4299      	cmp	r1, r3
   16cf0:	d16e      	bne.n	16dd0 <strstr+0x1fc>
   16cf2:	1e73      	subs	r3, r6, #1
   16cf4:	469b      	mov	fp, r3
   16cf6:	4663      	mov	r3, ip
   16cf8:	46a4      	mov	ip, r4
   16cfa:	465c      	mov	r4, fp
   16cfc:	46b3      	mov	fp, r6
   16cfe:	001e      	movs	r6, r3
   16d00:	e004      	b.n	16d0c <strstr+0x138>
   16d02:	5ce8      	ldrb	r0, [r5, r3]
   16d04:	5cf1      	ldrb	r1, [r6, r3]
   16d06:	4288      	cmp	r0, r1
   16d08:	d103      	bne.n	16d12 <strstr+0x13e>
   16d0a:	001a      	movs	r2, r3
   16d0c:	1e53      	subs	r3, r2, #1
   16d0e:	42a3      	cmp	r3, r4
   16d10:	d1f7      	bne.n	16d02 <strstr+0x12e>
   16d12:	4664      	mov	r4, ip
   16d14:	465e      	mov	r6, fp
   16d16:	3601      	adds	r6, #1
   16d18:	4296      	cmp	r6, r2
   16d1a:	d85b      	bhi.n	16dd4 <strstr+0x200>
   16d1c:	9e03      	ldr	r6, [sp, #12]
   16d1e:	4648      	mov	r0, r9
   16d20:	19bf      	adds	r7, r7, r6
   16d22:	1ba6      	subs	r6, r4, r6
   16d24:	e7b8      	b.n	16c98 <strstr+0xc4>
   16d26:	9a01      	ldr	r2, [sp, #4]
   16d28:	2600      	movs	r6, #0
   16d2a:	4694      	mov	ip, r2
   16d2c:	4467      	add	r7, ip
   16d2e:	18ff      	adds	r7, r7, r3
   16d30:	4648      	mov	r0, r9
   16d32:	e7b1      	b.n	16c98 <strstr+0xc4>
   16d34:	0038      	movs	r0, r7
   16d36:	e772      	b.n	16c1e <strstr+0x4a>
   16d38:	4643      	mov	r3, r8
   16d3a:	1ae3      	subs	r3, r4, r3
   16d3c:	4543      	cmp	r3, r8
   16d3e:	d200      	bcs.n	16d42 <strstr+0x16e>
   16d40:	4643      	mov	r3, r8
   16d42:	3301      	adds	r3, #1
   16d44:	9303      	str	r3, [sp, #12]
   16d46:	2300      	movs	r3, #0
   16d48:	4642      	mov	r2, r8
   16d4a:	4699      	mov	r9, r3
   16d4c:	3301      	adds	r3, #1
   16d4e:	1a9b      	subs	r3, r3, r2
   16d50:	464a      	mov	r2, r9
   16d52:	46b3      	mov	fp, r6
   16d54:	46b1      	mov	r9, r6
   16d56:	0038      	movs	r0, r7
   16d58:	469a      	mov	sl, r3
   16d5a:	0016      	movs	r6, r2
   16d5c:	44c3      	add	fp, r8
   16d5e:	19a7      	adds	r7, r4, r6
   16d60:	1a3a      	subs	r2, r7, r0
   16d62:	2100      	movs	r1, #0
   16d64:	4448      	add	r0, r9
   16d66:	f004 fca7 	bl	1b6b8 <memchr>
   16d6a:	2800      	cmp	r0, #0
   16d6c:	d000      	beq.n	16d70 <strstr+0x19c>
   16d6e:	e776      	b.n	16c5e <strstr+0x8a>
   16d70:	2f00      	cmp	r7, #0
   16d72:	d100      	bne.n	16d76 <strstr+0x1a2>
   16d74:	e773      	b.n	16c5e <strstr+0x8a>
   16d76:	464b      	mov	r3, r9
   16d78:	1998      	adds	r0, r3, r6
   16d7a:	4544      	cmp	r4, r8
   16d7c:	d90f      	bls.n	16d9e <strstr+0x1ca>
   16d7e:	465b      	mov	r3, fp
   16d80:	5d99      	ldrb	r1, [r3, r6]
   16d82:	4643      	mov	r3, r8
   16d84:	4648      	mov	r0, r9
   16d86:	5cea      	ldrb	r2, [r5, r3]
   16d88:	1980      	adds	r0, r0, r6
   16d8a:	4291      	cmp	r1, r2
   16d8c:	d004      	beq.n	16d98 <strstr+0x1c4>
   16d8e:	e016      	b.n	16dbe <strstr+0x1ea>
   16d90:	5ce9      	ldrb	r1, [r5, r3]
   16d92:	5cc2      	ldrb	r2, [r0, r3]
   16d94:	4291      	cmp	r1, r2
   16d96:	d112      	bne.n	16dbe <strstr+0x1ea>
   16d98:	3301      	adds	r3, #1
   16d9a:	429c      	cmp	r4, r3
   16d9c:	d1f8      	bne.n	16d90 <strstr+0x1bc>
   16d9e:	4643      	mov	r3, r8
   16da0:	3b01      	subs	r3, #1
   16da2:	d200      	bcs.n	16da6 <strstr+0x1d2>
   16da4:	e73b      	b.n	16c1e <strstr+0x4a>
   16da6:	5cc1      	ldrb	r1, [r0, r3]
   16da8:	5cea      	ldrb	r2, [r5, r3]
   16daa:	4291      	cmp	r1, r2
   16dac:	d004      	beq.n	16db8 <strstr+0x1e4>
   16dae:	e00a      	b.n	16dc6 <strstr+0x1f2>
   16db0:	5ce9      	ldrb	r1, [r5, r3]
   16db2:	5cc2      	ldrb	r2, [r0, r3]
   16db4:	4291      	cmp	r1, r2
   16db6:	d106      	bne.n	16dc6 <strstr+0x1f2>
   16db8:	3b01      	subs	r3, #1
   16dba:	d2f9      	bcs.n	16db0 <strstr+0x1dc>
   16dbc:	e72f      	b.n	16c1e <strstr+0x4a>
   16dbe:	4456      	add	r6, sl
   16dc0:	18f6      	adds	r6, r6, r3
   16dc2:	0038      	movs	r0, r7
   16dc4:	e7cb      	b.n	16d5e <strstr+0x18a>
   16dc6:	9b03      	ldr	r3, [sp, #12]
   16dc8:	0038      	movs	r0, r7
   16dca:	469c      	mov	ip, r3
   16dcc:	4466      	add	r6, ip
   16dce:	e7c6      	b.n	16d5e <strstr+0x18a>
   16dd0:	4642      	mov	r2, r8
   16dd2:	e7a0      	b.n	16d16 <strstr+0x142>
   16dd4:	46b9      	mov	r9, r7
   16dd6:	4650      	mov	r0, sl
   16dd8:	4448      	add	r0, r9
   16dda:	e720      	b.n	16c1e <strstr+0x4a>

00016ddc <_svfprintf_r>:
   16ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
   16dde:	46de      	mov	lr, fp
   16de0:	4645      	mov	r5, r8
   16de2:	4657      	mov	r7, sl
   16de4:	464e      	mov	r6, r9
   16de6:	b5e0      	push	{r5, r6, r7, lr}
   16de8:	b0c3      	sub	sp, #268	; 0x10c
   16dea:	000d      	movs	r5, r1
   16dec:	9106      	str	r1, [sp, #24]
   16dee:	0014      	movs	r4, r2
   16df0:	930f      	str	r3, [sp, #60]	; 0x3c
   16df2:	9009      	str	r0, [sp, #36]	; 0x24
   16df4:	f004 fbd2 	bl	1b59c <_localeconv_r>
   16df8:	6803      	ldr	r3, [r0, #0]
   16dfa:	0018      	movs	r0, r3
   16dfc:	9319      	str	r3, [sp, #100]	; 0x64
   16dfe:	f7ff fd0b 	bl	16818 <strlen>
   16e02:	9018      	str	r0, [sp, #96]	; 0x60
   16e04:	89ab      	ldrh	r3, [r5, #12]
   16e06:	061b      	lsls	r3, r3, #24
   16e08:	d505      	bpl.n	16e16 <_svfprintf_r+0x3a>
   16e0a:	692b      	ldr	r3, [r5, #16]
   16e0c:	9307      	str	r3, [sp, #28]
   16e0e:	2b00      	cmp	r3, #0
   16e10:	d101      	bne.n	16e16 <_svfprintf_r+0x3a>
   16e12:	f001 f863 	bl	17edc <_svfprintf_r+0x1100>
   16e16:	ab32      	add	r3, sp, #200	; 0xc8
   16e18:	9325      	str	r3, [sp, #148]	; 0x94
   16e1a:	2300      	movs	r3, #0
   16e1c:	46a3      	mov	fp, r4
   16e1e:	af25      	add	r7, sp, #148	; 0x94
   16e20:	60bb      	str	r3, [r7, #8]
   16e22:	607b      	str	r3, [r7, #4]
   16e24:	9314      	str	r3, [sp, #80]	; 0x50
   16e26:	9316      	str	r3, [sp, #88]	; 0x58
   16e28:	9315      	str	r3, [sp, #84]	; 0x54
   16e2a:	ae32      	add	r6, sp, #200	; 0xc8
   16e2c:	9317      	str	r3, [sp, #92]	; 0x5c
   16e2e:	931a      	str	r3, [sp, #104]	; 0x68
   16e30:	930a      	str	r3, [sp, #40]	; 0x28
   16e32:	465b      	mov	r3, fp
   16e34:	781b      	ldrb	r3, [r3, #0]
   16e36:	465c      	mov	r4, fp
   16e38:	2b00      	cmp	r3, #0
   16e3a:	d01c      	beq.n	16e76 <_svfprintf_r+0x9a>
   16e3c:	2b25      	cmp	r3, #37	; 0x25
   16e3e:	d102      	bne.n	16e46 <_svfprintf_r+0x6a>
   16e40:	e019      	b.n	16e76 <_svfprintf_r+0x9a>
   16e42:	2b25      	cmp	r3, #37	; 0x25
   16e44:	d003      	beq.n	16e4e <_svfprintf_r+0x72>
   16e46:	3401      	adds	r4, #1
   16e48:	7823      	ldrb	r3, [r4, #0]
   16e4a:	2b00      	cmp	r3, #0
   16e4c:	d1f9      	bne.n	16e42 <_svfprintf_r+0x66>
   16e4e:	465b      	mov	r3, fp
   16e50:	1ae5      	subs	r5, r4, r3
   16e52:	d010      	beq.n	16e76 <_svfprintf_r+0x9a>
   16e54:	465b      	mov	r3, fp
   16e56:	6033      	str	r3, [r6, #0]
   16e58:	68bb      	ldr	r3, [r7, #8]
   16e5a:	6075      	str	r5, [r6, #4]
   16e5c:	195b      	adds	r3, r3, r5
   16e5e:	60bb      	str	r3, [r7, #8]
   16e60:	687b      	ldr	r3, [r7, #4]
   16e62:	3301      	adds	r3, #1
   16e64:	607b      	str	r3, [r7, #4]
   16e66:	2b07      	cmp	r3, #7
   16e68:	dc2e      	bgt.n	16ec8 <_svfprintf_r+0xec>
   16e6a:	3608      	adds	r6, #8
   16e6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   16e6e:	469c      	mov	ip, r3
   16e70:	44ac      	add	ip, r5
   16e72:	4663      	mov	r3, ip
   16e74:	930a      	str	r3, [sp, #40]	; 0x28
   16e76:	7823      	ldrb	r3, [r4, #0]
   16e78:	2b00      	cmp	r3, #0
   16e7a:	d02e      	beq.n	16eda <_svfprintf_r+0xfe>
   16e7c:	1c63      	adds	r3, r4, #1
   16e7e:	469b      	mov	fp, r3
   16e80:	2300      	movs	r3, #0
   16e82:	aa16      	add	r2, sp, #88	; 0x58
   16e84:	77d3      	strb	r3, [r2, #31]
   16e86:	2201      	movs	r2, #1
   16e88:	4252      	negs	r2, r2
   16e8a:	4692      	mov	sl, r2
   16e8c:	2200      	movs	r2, #0
   16e8e:	2100      	movs	r1, #0
   16e90:	920b      	str	r2, [sp, #44]	; 0x2c
   16e92:	3220      	adds	r2, #32
   16e94:	4691      	mov	r9, r2
   16e96:	3220      	adds	r2, #32
   16e98:	7863      	ldrb	r3, [r4, #1]
   16e9a:	4688      	mov	r8, r1
   16e9c:	2000      	movs	r0, #0
   16e9e:	2400      	movs	r4, #0
   16ea0:	4694      	mov	ip, r2
   16ea2:	4659      	mov	r1, fp
   16ea4:	3101      	adds	r1, #1
   16ea6:	001a      	movs	r2, r3
   16ea8:	3a20      	subs	r2, #32
   16eaa:	2a58      	cmp	r2, #88	; 0x58
   16eac:	d900      	bls.n	16eb0 <_svfprintf_r+0xd4>
   16eae:	e2fd      	b.n	174ac <_svfprintf_r+0x6d0>
   16eb0:	4dd7      	ldr	r5, [pc, #860]	; (17210 <_svfprintf_r+0x434>)
   16eb2:	0092      	lsls	r2, r2, #2
   16eb4:	58aa      	ldr	r2, [r5, r2]
   16eb6:	4697      	mov	pc, r2
   16eb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   16eba:	920f      	str	r2, [sp, #60]	; 0x3c
   16ebc:	425b      	negs	r3, r3
   16ebe:	930b      	str	r3, [sp, #44]	; 0x2c
   16ec0:	2304      	movs	r3, #4
   16ec2:	431c      	orrs	r4, r3
   16ec4:	780b      	ldrb	r3, [r1, #0]
   16ec6:	e7ed      	b.n	16ea4 <_svfprintf_r+0xc8>
   16ec8:	003a      	movs	r2, r7
   16eca:	9906      	ldr	r1, [sp, #24]
   16ecc:	9809      	ldr	r0, [sp, #36]	; 0x24
   16ece:	f005 f9f5 	bl	1c2bc <__ssprint_r>
   16ed2:	2800      	cmp	r0, #0
   16ed4:	d109      	bne.n	16eea <_svfprintf_r+0x10e>
   16ed6:	ae32      	add	r6, sp, #200	; 0xc8
   16ed8:	e7c8      	b.n	16e6c <_svfprintf_r+0x90>
   16eda:	68bb      	ldr	r3, [r7, #8]
   16edc:	2b00      	cmp	r3, #0
   16ede:	d004      	beq.n	16eea <_svfprintf_r+0x10e>
   16ee0:	003a      	movs	r2, r7
   16ee2:	9906      	ldr	r1, [sp, #24]
   16ee4:	9809      	ldr	r0, [sp, #36]	; 0x24
   16ee6:	f005 f9e9 	bl	1c2bc <__ssprint_r>
   16eea:	9b06      	ldr	r3, [sp, #24]
   16eec:	899b      	ldrh	r3, [r3, #12]
   16eee:	065b      	lsls	r3, r3, #25
   16ef0:	d501      	bpl.n	16ef6 <_svfprintf_r+0x11a>
   16ef2:	f001 f8ce 	bl	18092 <_svfprintf_r+0x12b6>
   16ef6:	980a      	ldr	r0, [sp, #40]	; 0x28
   16ef8:	b043      	add	sp, #268	; 0x10c
   16efa:	bc3c      	pop	{r2, r3, r4, r5}
   16efc:	4690      	mov	r8, r2
   16efe:	4699      	mov	r9, r3
   16f00:	46a2      	mov	sl, r4
   16f02:	46ab      	mov	fp, r5
   16f04:	bdf0      	pop	{r4, r5, r6, r7, pc}
   16f06:	2201      	movs	r2, #1
   16f08:	780b      	ldrb	r3, [r1, #0]
   16f0a:	4690      	mov	r8, r2
   16f0c:	202b      	movs	r0, #43	; 0x2b
   16f0e:	e7c9      	b.n	16ea4 <_svfprintf_r+0xc8>
   16f10:	1c4b      	adds	r3, r1, #1
   16f12:	469b      	mov	fp, r3
   16f14:	780b      	ldrb	r3, [r1, #0]
   16f16:	2b2a      	cmp	r3, #42	; 0x2a
   16f18:	d101      	bne.n	16f1e <_svfprintf_r+0x142>
   16f1a:	f001 fa1b 	bl	18354 <_svfprintf_r+0x1578>
   16f1e:	001a      	movs	r2, r3
   16f20:	2100      	movs	r1, #0
   16f22:	3a30      	subs	r2, #48	; 0x30
   16f24:	468a      	mov	sl, r1
   16f26:	4659      	mov	r1, fp
   16f28:	2a09      	cmp	r2, #9
   16f2a:	d8bc      	bhi.n	16ea6 <_svfprintf_r+0xca>
   16f2c:	0003      	movs	r3, r0
   16f2e:	0011      	movs	r1, r2
   16f30:	4650      	mov	r0, sl
   16f32:	465a      	mov	r2, fp
   16f34:	469a      	mov	sl, r3
   16f36:	46a3      	mov	fp, r4
   16f38:	0083      	lsls	r3, r0, #2
   16f3a:	181b      	adds	r3, r3, r0
   16f3c:	7814      	ldrb	r4, [r2, #0]
   16f3e:	005b      	lsls	r3, r3, #1
   16f40:	1858      	adds	r0, r3, r1
   16f42:	0021      	movs	r1, r4
   16f44:	1c53      	adds	r3, r2, #1
   16f46:	3930      	subs	r1, #48	; 0x30
   16f48:	001a      	movs	r2, r3
   16f4a:	2909      	cmp	r1, #9
   16f4c:	d9f4      	bls.n	16f38 <_svfprintf_r+0x15c>
   16f4e:	4652      	mov	r2, sl
   16f50:	0019      	movs	r1, r3
   16f52:	4682      	mov	sl, r0
   16f54:	0023      	movs	r3, r4
   16f56:	0010      	movs	r0, r2
   16f58:	465c      	mov	r4, fp
   16f5a:	e7a4      	b.n	16ea6 <_svfprintf_r+0xca>
   16f5c:	2380      	movs	r3, #128	; 0x80
   16f5e:	431c      	orrs	r4, r3
   16f60:	780b      	ldrb	r3, [r1, #0]
   16f62:	e79f      	b.n	16ea4 <_svfprintf_r+0xc8>
   16f64:	468b      	mov	fp, r1
   16f66:	4641      	mov	r1, r8
   16f68:	9312      	str	r3, [sp, #72]	; 0x48
   16f6a:	2900      	cmp	r1, #0
   16f6c:	d001      	beq.n	16f72 <_svfprintf_r+0x196>
   16f6e:	f001 fa1f 	bl	183b0 <_svfprintf_r+0x15d4>
   16f72:	2310      	movs	r3, #16
   16f74:	431c      	orrs	r4, r3
   16f76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   16f78:	06a3      	lsls	r3, r4, #26
   16f7a:	d501      	bpl.n	16f80 <_svfprintf_r+0x1a4>
   16f7c:	f000 fe88 	bl	17c90 <_svfprintf_r+0xeb4>
   16f80:	06e3      	lsls	r3, r4, #27
   16f82:	d501      	bpl.n	16f88 <_svfprintf_r+0x1ac>
   16f84:	f000 fd80 	bl	17a88 <_svfprintf_r+0xcac>
   16f88:	0663      	lsls	r3, r4, #25
   16f8a:	d401      	bmi.n	16f90 <_svfprintf_r+0x1b4>
   16f8c:	f000 fd7c 	bl	17a88 <_svfprintf_r+0xcac>
   16f90:	2100      	movs	r1, #0
   16f92:	5e53      	ldrsh	r3, [r2, r1]
   16f94:	930c      	str	r3, [sp, #48]	; 0x30
   16f96:	3204      	adds	r2, #4
   16f98:	17db      	asrs	r3, r3, #31
   16f9a:	930d      	str	r3, [sp, #52]	; 0x34
   16f9c:	920f      	str	r2, [sp, #60]	; 0x3c
   16f9e:	d501      	bpl.n	16fa4 <_svfprintf_r+0x1c8>
   16fa0:	f000 fe86 	bl	17cb0 <_svfprintf_r+0xed4>
   16fa4:	990c      	ldr	r1, [sp, #48]	; 0x30
   16fa6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   16fa8:	0008      	movs	r0, r1
   16faa:	ab16      	add	r3, sp, #88	; 0x58
   16fac:	7fdb      	ldrb	r3, [r3, #31]
   16fae:	4310      	orrs	r0, r2
   16fb0:	4698      	mov	r8, r3
   16fb2:	0002      	movs	r2, r0
   16fb4:	2301      	movs	r3, #1
   16fb6:	4651      	mov	r1, sl
   16fb8:	3101      	adds	r1, #1
   16fba:	d100      	bne.n	16fbe <_svfprintf_r+0x1e2>
   16fbc:	e0ff      	b.n	171be <_svfprintf_r+0x3e2>
   16fbe:	2180      	movs	r1, #128	; 0x80
   16fc0:	0020      	movs	r0, r4
   16fc2:	4388      	bics	r0, r1
   16fc4:	9008      	str	r0, [sp, #32]
   16fc6:	2a00      	cmp	r2, #0
   16fc8:	d000      	beq.n	16fcc <_svfprintf_r+0x1f0>
   16fca:	e0fc      	b.n	171c6 <_svfprintf_r+0x3ea>
   16fcc:	4652      	mov	r2, sl
   16fce:	2a00      	cmp	r2, #0
   16fd0:	d001      	beq.n	16fd6 <_svfprintf_r+0x1fa>
   16fd2:	f000 fc2c 	bl	1782e <_svfprintf_r+0xa52>
   16fd6:	2b00      	cmp	r3, #0
   16fd8:	d001      	beq.n	16fde <_svfprintf_r+0x202>
   16fda:	f000 fd04 	bl	179e6 <_svfprintf_r+0xc0a>
   16fde:	2001      	movs	r0, #1
   16fe0:	ab32      	add	r3, sp, #200	; 0xc8
   16fe2:	4020      	ands	r0, r4
   16fe4:	900e      	str	r0, [sp, #56]	; 0x38
   16fe6:	9311      	str	r3, [sp, #68]	; 0x44
   16fe8:	d008      	beq.n	16ffc <_svfprintf_r+0x220>
   16fea:	2327      	movs	r3, #39	; 0x27
   16fec:	2130      	movs	r1, #48	; 0x30
   16fee:	aa28      	add	r2, sp, #160	; 0xa0
   16ff0:	54d1      	strb	r1, [r2, r3]
   16ff2:	aa16      	add	r2, sp, #88	; 0x58
   16ff4:	4694      	mov	ip, r2
   16ff6:	3348      	adds	r3, #72	; 0x48
   16ff8:	4463      	add	r3, ip
   16ffa:	9311      	str	r3, [sp, #68]	; 0x44
   16ffc:	4653      	mov	r3, sl
   16ffe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   17000:	9307      	str	r3, [sp, #28]
   17002:	4592      	cmp	sl, r2
   17004:	da00      	bge.n	17008 <_svfprintf_r+0x22c>
   17006:	9207      	str	r2, [sp, #28]
   17008:	2300      	movs	r3, #0
   1700a:	9313      	str	r3, [sp, #76]	; 0x4c
   1700c:	4643      	mov	r3, r8
   1700e:	2b00      	cmp	r3, #0
   17010:	d002      	beq.n	17018 <_svfprintf_r+0x23c>
   17012:	9b07      	ldr	r3, [sp, #28]
   17014:	3301      	adds	r3, #1
   17016:	9307      	str	r3, [sp, #28]
   17018:	2302      	movs	r3, #2
   1701a:	9a08      	ldr	r2, [sp, #32]
   1701c:	401a      	ands	r2, r3
   1701e:	4691      	mov	r9, r2
   17020:	d002      	beq.n	17028 <_svfprintf_r+0x24c>
   17022:	9b07      	ldr	r3, [sp, #28]
   17024:	3302      	adds	r3, #2
   17026:	9307      	str	r3, [sp, #28]
   17028:	2384      	movs	r3, #132	; 0x84
   1702a:	9a08      	ldr	r2, [sp, #32]
   1702c:	401a      	ands	r2, r3
   1702e:	9210      	str	r2, [sp, #64]	; 0x40
   17030:	d000      	beq.n	17034 <_svfprintf_r+0x258>
   17032:	e24d      	b.n	174d0 <_svfprintf_r+0x6f4>
   17034:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   17036:	9a07      	ldr	r2, [sp, #28]
   17038:	1a9c      	subs	r4, r3, r2
   1703a:	2c00      	cmp	r4, #0
   1703c:	dc00      	bgt.n	17040 <_svfprintf_r+0x264>
   1703e:	e247      	b.n	174d0 <_svfprintf_r+0x6f4>
   17040:	4974      	ldr	r1, [pc, #464]	; (17214 <_svfprintf_r+0x438>)
   17042:	68ba      	ldr	r2, [r7, #8]
   17044:	687b      	ldr	r3, [r7, #4]
   17046:	4688      	mov	r8, r1
   17048:	2c10      	cmp	r4, #16
   1704a:	dd1f      	ble.n	1708c <_svfprintf_r+0x2b0>
   1704c:	0031      	movs	r1, r6
   1704e:	2510      	movs	r5, #16
   17050:	4646      	mov	r6, r8
   17052:	e003      	b.n	1705c <_svfprintf_r+0x280>
   17054:	3c10      	subs	r4, #16
   17056:	3108      	adds	r1, #8
   17058:	2c10      	cmp	r4, #16
   1705a:	dd15      	ble.n	17088 <_svfprintf_r+0x2ac>
   1705c:	3210      	adds	r2, #16
   1705e:	3301      	adds	r3, #1
   17060:	600e      	str	r6, [r1, #0]
   17062:	604d      	str	r5, [r1, #4]
   17064:	60ba      	str	r2, [r7, #8]
   17066:	607b      	str	r3, [r7, #4]
   17068:	2b07      	cmp	r3, #7
   1706a:	ddf3      	ble.n	17054 <_svfprintf_r+0x278>
   1706c:	003a      	movs	r2, r7
   1706e:	9906      	ldr	r1, [sp, #24]
   17070:	9809      	ldr	r0, [sp, #36]	; 0x24
   17072:	f005 f923 	bl	1c2bc <__ssprint_r>
   17076:	2800      	cmp	r0, #0
   17078:	d000      	beq.n	1707c <_svfprintf_r+0x2a0>
   1707a:	e736      	b.n	16eea <_svfprintf_r+0x10e>
   1707c:	3c10      	subs	r4, #16
   1707e:	68ba      	ldr	r2, [r7, #8]
   17080:	687b      	ldr	r3, [r7, #4]
   17082:	a932      	add	r1, sp, #200	; 0xc8
   17084:	2c10      	cmp	r4, #16
   17086:	dce9      	bgt.n	1705c <_svfprintf_r+0x280>
   17088:	46b0      	mov	r8, r6
   1708a:	000e      	movs	r6, r1
   1708c:	4641      	mov	r1, r8
   1708e:	6074      	str	r4, [r6, #4]
   17090:	3301      	adds	r3, #1
   17092:	18a4      	adds	r4, r4, r2
   17094:	6031      	str	r1, [r6, #0]
   17096:	60bc      	str	r4, [r7, #8]
   17098:	607b      	str	r3, [r7, #4]
   1709a:	2b07      	cmp	r3, #7
   1709c:	dd01      	ble.n	170a2 <_svfprintf_r+0x2c6>
   1709e:	f000 fca8 	bl	179f2 <_svfprintf_r+0xc16>
   170a2:	ab16      	add	r3, sp, #88	; 0x58
   170a4:	7fdb      	ldrb	r3, [r3, #31]
   170a6:	3608      	adds	r6, #8
   170a8:	4698      	mov	r8, r3
   170aa:	e212      	b.n	174d2 <_svfprintf_r+0x6f6>
   170ac:	468b      	mov	fp, r1
   170ae:	4641      	mov	r1, r8
   170b0:	9312      	str	r3, [sp, #72]	; 0x48
   170b2:	2900      	cmp	r1, #0
   170b4:	d001      	beq.n	170ba <_svfprintf_r+0x2de>
   170b6:	f001 f977 	bl	183a8 <_svfprintf_r+0x15cc>
   170ba:	2207      	movs	r2, #7
   170bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   170be:	3307      	adds	r3, #7
   170c0:	4393      	bics	r3, r2
   170c2:	3201      	adds	r2, #1
   170c4:	4694      	mov	ip, r2
   170c6:	449c      	add	ip, r3
   170c8:	4662      	mov	r2, ip
   170ca:	920f      	str	r2, [sp, #60]	; 0x3c
   170cc:	681a      	ldr	r2, [r3, #0]
   170ce:	9216      	str	r2, [sp, #88]	; 0x58
   170d0:	685b      	ldr	r3, [r3, #4]
   170d2:	2201      	movs	r2, #1
   170d4:	9315      	str	r3, [sp, #84]	; 0x54
   170d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
   170d8:	9d16      	ldr	r5, [sp, #88]	; 0x58
   170da:	005b      	lsls	r3, r3, #1
   170dc:	085b      	lsrs	r3, r3, #1
   170de:	4698      	mov	r8, r3
   170e0:	4252      	negs	r2, r2
   170e2:	4b4d      	ldr	r3, [pc, #308]	; (17218 <_svfprintf_r+0x43c>)
   170e4:	0028      	movs	r0, r5
   170e6:	4641      	mov	r1, r8
   170e8:	f005 fc46 	bl	1c978 <__aeabi_dcmpun>
   170ec:	2800      	cmp	r0, #0
   170ee:	d001      	beq.n	170f4 <_svfprintf_r+0x318>
   170f0:	f000 fdfd 	bl	17cee <_svfprintf_r+0xf12>
   170f4:	2201      	movs	r2, #1
   170f6:	4b48      	ldr	r3, [pc, #288]	; (17218 <_svfprintf_r+0x43c>)
   170f8:	4252      	negs	r2, r2
   170fa:	0028      	movs	r0, r5
   170fc:	4641      	mov	r1, r8
   170fe:	f7fe fc45 	bl	1598c <__aeabi_dcmple>
   17102:	2800      	cmp	r0, #0
   17104:	d001      	beq.n	1710a <_svfprintf_r+0x32e>
   17106:	f000 fdf2 	bl	17cee <_svfprintf_r+0xf12>
   1710a:	2200      	movs	r2, #0
   1710c:	2300      	movs	r3, #0
   1710e:	9816      	ldr	r0, [sp, #88]	; 0x58
   17110:	9915      	ldr	r1, [sp, #84]	; 0x54
   17112:	f7fe fc31 	bl	15978 <__aeabi_dcmplt>
   17116:	2800      	cmp	r0, #0
   17118:	d001      	beq.n	1711e <_svfprintf_r+0x342>
   1711a:	f001 f822 	bl	18162 <_svfprintf_r+0x1386>
   1711e:	ab16      	add	r3, sp, #88	; 0x58
   17120:	7fdb      	ldrb	r3, [r3, #31]
   17122:	4698      	mov	r8, r3
   17124:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17126:	2b47      	cmp	r3, #71	; 0x47
   17128:	dd01      	ble.n	1712e <_svfprintf_r+0x352>
   1712a:	f000 fec7 	bl	17ebc <_svfprintf_r+0x10e0>
   1712e:	4b3b      	ldr	r3, [pc, #236]	; (1721c <_svfprintf_r+0x440>)
   17130:	9311      	str	r3, [sp, #68]	; 0x44
   17132:	2380      	movs	r3, #128	; 0x80
   17134:	439c      	bics	r4, r3
   17136:	3b7d      	subs	r3, #125	; 0x7d
   17138:	9307      	str	r3, [sp, #28]
   1713a:	930e      	str	r3, [sp, #56]	; 0x38
   1713c:	2300      	movs	r3, #0
   1713e:	9408      	str	r4, [sp, #32]
   17140:	469a      	mov	sl, r3
   17142:	9313      	str	r3, [sp, #76]	; 0x4c
   17144:	e762      	b.n	1700c <_svfprintf_r+0x230>
   17146:	2200      	movs	r2, #0
   17148:	3b30      	subs	r3, #48	; 0x30
   1714a:	0015      	movs	r5, r2
   1714c:	001a      	movs	r2, r3
   1714e:	0003      	movs	r3, r0
   17150:	9407      	str	r4, [sp, #28]
   17152:	0008      	movs	r0, r1
   17154:	002c      	movs	r4, r5
   17156:	469b      	mov	fp, r3
   17158:	00a3      	lsls	r3, r4, #2
   1715a:	191c      	adds	r4, r3, r4
   1715c:	7803      	ldrb	r3, [r0, #0]
   1715e:	0064      	lsls	r4, r4, #1
   17160:	1914      	adds	r4, r2, r4
   17162:	001a      	movs	r2, r3
   17164:	3101      	adds	r1, #1
   17166:	3a30      	subs	r2, #48	; 0x30
   17168:	0008      	movs	r0, r1
   1716a:	2a09      	cmp	r2, #9
   1716c:	d9f4      	bls.n	17158 <_svfprintf_r+0x37c>
   1716e:	940b      	str	r4, [sp, #44]	; 0x2c
   17170:	4658      	mov	r0, fp
   17172:	9c07      	ldr	r4, [sp, #28]
   17174:	e697      	b.n	16ea6 <_svfprintf_r+0xca>
   17176:	2308      	movs	r3, #8
   17178:	431c      	orrs	r4, r3
   1717a:	780b      	ldrb	r3, [r1, #0]
   1717c:	e692      	b.n	16ea4 <_svfprintf_r+0xc8>
   1717e:	9312      	str	r3, [sp, #72]	; 0x48
   17180:	2310      	movs	r3, #16
   17182:	431c      	orrs	r4, r3
   17184:	468b      	mov	fp, r1
   17186:	06a3      	lsls	r3, r4, #26
   17188:	d500      	bpl.n	1718c <_svfprintf_r+0x3b0>
   1718a:	e17b      	b.n	17484 <_svfprintf_r+0x6a8>
   1718c:	06e3      	lsls	r3, r4, #27
   1718e:	d501      	bpl.n	17194 <_svfprintf_r+0x3b8>
   17190:	f000 fc7e 	bl	17a90 <_svfprintf_r+0xcb4>
   17194:	0663      	lsls	r3, r4, #25
   17196:	d401      	bmi.n	1719c <_svfprintf_r+0x3c0>
   17198:	f000 fc7a 	bl	17a90 <_svfprintf_r+0xcb4>
   1719c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1719e:	881a      	ldrh	r2, [r3, #0]
   171a0:	920c      	str	r2, [sp, #48]	; 0x30
   171a2:	2200      	movs	r2, #0
   171a4:	3304      	adds	r3, #4
   171a6:	930f      	str	r3, [sp, #60]	; 0x3c
   171a8:	2300      	movs	r3, #0
   171aa:	920d      	str	r2, [sp, #52]	; 0x34
   171ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   171ae:	2100      	movs	r1, #0
   171b0:	a816      	add	r0, sp, #88	; 0x58
   171b2:	77c1      	strb	r1, [r0, #31]
   171b4:	4688      	mov	r8, r1
   171b6:	4651      	mov	r1, sl
   171b8:	3101      	adds	r1, #1
   171ba:	d000      	beq.n	171be <_svfprintf_r+0x3e2>
   171bc:	e6ff      	b.n	16fbe <_svfprintf_r+0x1e2>
   171be:	2a00      	cmp	r2, #0
   171c0:	d100      	bne.n	171c4 <_svfprintf_r+0x3e8>
   171c2:	e335      	b.n	17830 <_svfprintf_r+0xa54>
   171c4:	9408      	str	r4, [sp, #32]
   171c6:	2b01      	cmp	r3, #1
   171c8:	d100      	bne.n	171cc <_svfprintf_r+0x3f0>
   171ca:	e3e5      	b.n	17998 <_svfprintf_r+0xbbc>
   171cc:	2b02      	cmp	r3, #2
   171ce:	d000      	beq.n	171d2 <_svfprintf_r+0x3f6>
   171d0:	e362      	b.n	17898 <_svfprintf_r+0xabc>
   171d2:	9c17      	ldr	r4, [sp, #92]	; 0x5c
   171d4:	200f      	movs	r0, #15
   171d6:	46a1      	mov	r9, r4
   171d8:	46b4      	mov	ip, r6
   171da:	ab32      	add	r3, sp, #200	; 0xc8
   171dc:	0019      	movs	r1, r3
   171de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   171e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   171e2:	0004      	movs	r4, r0
   171e4:	464d      	mov	r5, r9
   171e6:	4014      	ands	r4, r2
   171e8:	5d2c      	ldrb	r4, [r5, r4]
   171ea:	071e      	lsls	r6, r3, #28
   171ec:	0915      	lsrs	r5, r2, #4
   171ee:	3901      	subs	r1, #1
   171f0:	432e      	orrs	r6, r5
   171f2:	700c      	strb	r4, [r1, #0]
   171f4:	091c      	lsrs	r4, r3, #4
   171f6:	0023      	movs	r3, r4
   171f8:	0034      	movs	r4, r6
   171fa:	0032      	movs	r2, r6
   171fc:	431c      	orrs	r4, r3
   171fe:	d1f0      	bne.n	171e2 <_svfprintf_r+0x406>
   17200:	920c      	str	r2, [sp, #48]	; 0x30
   17202:	930d      	str	r3, [sp, #52]	; 0x34
   17204:	ab32      	add	r3, sp, #200	; 0xc8
   17206:	1a5b      	subs	r3, r3, r1
   17208:	9111      	str	r1, [sp, #68]	; 0x44
   1720a:	4666      	mov	r6, ip
   1720c:	930e      	str	r3, [sp, #56]	; 0x38
   1720e:	e6f5      	b.n	16ffc <_svfprintf_r+0x220>
   17210:	0001e7d4 	.word	0x0001e7d4
   17214:	0001e97c 	.word	0x0001e97c
   17218:	7fefffff 	.word	0x7fefffff
   1721c:	0001e938 	.word	0x0001e938
   17220:	9312      	str	r3, [sp, #72]	; 0x48
   17222:	2310      	movs	r3, #16
   17224:	431c      	orrs	r4, r3
   17226:	468b      	mov	fp, r1
   17228:	06a3      	lsls	r3, r4, #26
   1722a:	d500      	bpl.n	1722e <_svfprintf_r+0x452>
   1722c:	e111      	b.n	17452 <_svfprintf_r+0x676>
   1722e:	06e3      	lsls	r3, r4, #27
   17230:	d501      	bpl.n	17236 <_svfprintf_r+0x45a>
   17232:	f000 fc31 	bl	17a98 <_svfprintf_r+0xcbc>
   17236:	0663      	lsls	r3, r4, #25
   17238:	d401      	bmi.n	1723e <_svfprintf_r+0x462>
   1723a:	f000 fc2d 	bl	17a98 <_svfprintf_r+0xcbc>
   1723e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17240:	881a      	ldrh	r2, [r3, #0]
   17242:	920c      	str	r2, [sp, #48]	; 0x30
   17244:	2200      	movs	r2, #0
   17246:	3304      	adds	r3, #4
   17248:	920d      	str	r2, [sp, #52]	; 0x34
   1724a:	930f      	str	r3, [sp, #60]	; 0x3c
   1724c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   1724e:	2301      	movs	r3, #1
   17250:	e7ad      	b.n	171ae <_svfprintf_r+0x3d2>
   17252:	468b      	mov	fp, r1
   17254:	4641      	mov	r1, r8
   17256:	9312      	str	r3, [sp, #72]	; 0x48
   17258:	2900      	cmp	r1, #0
   1725a:	d001      	beq.n	17260 <_svfprintf_r+0x484>
   1725c:	f001 f890 	bl	18380 <_svfprintf_r+0x15a4>
   17260:	4bb8      	ldr	r3, [pc, #736]	; (17544 <_svfprintf_r+0x768>)
   17262:	9317      	str	r3, [sp, #92]	; 0x5c
   17264:	06a3      	lsls	r3, r4, #26
   17266:	d500      	bpl.n	1726a <_svfprintf_r+0x48e>
   17268:	e0ab      	b.n	173c2 <_svfprintf_r+0x5e6>
   1726a:	06e3      	lsls	r3, r4, #27
   1726c:	d501      	bpl.n	17272 <_svfprintf_r+0x496>
   1726e:	f000 fc07 	bl	17a80 <_svfprintf_r+0xca4>
   17272:	0663      	lsls	r3, r4, #25
   17274:	d401      	bmi.n	1727a <_svfprintf_r+0x49e>
   17276:	f000 fc03 	bl	17a80 <_svfprintf_r+0xca4>
   1727a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1727c:	881a      	ldrh	r2, [r3, #0]
   1727e:	920c      	str	r2, [sp, #48]	; 0x30
   17280:	2200      	movs	r2, #0
   17282:	3304      	adds	r3, #4
   17284:	920d      	str	r2, [sp, #52]	; 0x34
   17286:	930f      	str	r3, [sp, #60]	; 0x3c
   17288:	07e3      	lsls	r3, r4, #31
   1728a:	d400      	bmi.n	1728e <_svfprintf_r+0x4b2>
   1728c:	e0a9      	b.n	173e2 <_svfprintf_r+0x606>
   1728e:	990c      	ldr	r1, [sp, #48]	; 0x30
   17290:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   17292:	000b      	movs	r3, r1
   17294:	4313      	orrs	r3, r2
   17296:	001a      	movs	r2, r3
   17298:	2302      	movs	r3, #2
   1729a:	2a00      	cmp	r2, #0
   1729c:	d100      	bne.n	172a0 <_svfprintf_r+0x4c4>
   1729e:	e786      	b.n	171ae <_svfprintf_r+0x3d2>
   172a0:	2030      	movs	r0, #48	; 0x30
   172a2:	a91e      	add	r1, sp, #120	; 0x78
   172a4:	7008      	strb	r0, [r1, #0]
   172a6:	2548      	movs	r5, #72	; 0x48
   172a8:	4668      	mov	r0, sp
   172aa:	1940      	adds	r0, r0, r5
   172ac:	7800      	ldrb	r0, [r0, #0]
   172ae:	431c      	orrs	r4, r3
   172b0:	7048      	strb	r0, [r1, #1]
   172b2:	e77c      	b.n	171ae <_svfprintf_r+0x3d2>
   172b4:	468b      	mov	fp, r1
   172b6:	4641      	mov	r1, r8
   172b8:	2900      	cmp	r1, #0
   172ba:	d001      	beq.n	172c0 <_svfprintf_r+0x4e4>
   172bc:	f001 f883 	bl	183c6 <_svfprintf_r+0x15ea>
   172c0:	06a3      	lsls	r3, r4, #26
   172c2:	d501      	bpl.n	172c8 <_svfprintf_r+0x4ec>
   172c4:	f000 fde9 	bl	17e9a <_svfprintf_r+0x10be>
   172c8:	06e3      	lsls	r3, r4, #27
   172ca:	d501      	bpl.n	172d0 <_svfprintf_r+0x4f4>
   172cc:	f000 fd9b 	bl	17e06 <_svfprintf_r+0x102a>
   172d0:	0663      	lsls	r3, r4, #25
   172d2:	d401      	bmi.n	172d8 <_svfprintf_r+0x4fc>
   172d4:	f000 fd97 	bl	17e06 <_svfprintf_r+0x102a>
   172d8:	4669      	mov	r1, sp
   172da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   172dc:	8d09      	ldrh	r1, [r1, #40]	; 0x28
   172de:	681a      	ldr	r2, [r3, #0]
   172e0:	3304      	adds	r3, #4
   172e2:	9207      	str	r2, [sp, #28]
   172e4:	8011      	strh	r1, [r2, #0]
   172e6:	930f      	str	r3, [sp, #60]	; 0x3c
   172e8:	e5a3      	b.n	16e32 <_svfprintf_r+0x56>
   172ea:	464b      	mov	r3, r9
   172ec:	431c      	orrs	r4, r3
   172ee:	780b      	ldrb	r3, [r1, #0]
   172f0:	e5d8      	b.n	16ea4 <_svfprintf_r+0xc8>
   172f2:	9312      	str	r3, [sp, #72]	; 0x48
   172f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   172f6:	468b      	mov	fp, r1
   172f8:	1d1d      	adds	r5, r3, #4
   172fa:	681b      	ldr	r3, [r3, #0]
   172fc:	a916      	add	r1, sp, #88	; 0x58
   172fe:	001a      	movs	r2, r3
   17300:	9311      	str	r3, [sp, #68]	; 0x44
   17302:	2300      	movs	r3, #0
   17304:	77cb      	strb	r3, [r1, #31]
   17306:	2a00      	cmp	r2, #0
   17308:	d101      	bne.n	1730e <_svfprintf_r+0x532>
   1730a:	f000 fefb 	bl	18104 <_svfprintf_r+0x1328>
   1730e:	4653      	mov	r3, sl
   17310:	3301      	adds	r3, #1
   17312:	d101      	bne.n	17318 <_svfprintf_r+0x53c>
   17314:	f000 fe38 	bl	17f88 <_svfprintf_r+0x11ac>
   17318:	4652      	mov	r2, sl
   1731a:	2100      	movs	r1, #0
   1731c:	9811      	ldr	r0, [sp, #68]	; 0x44
   1731e:	f004 f9cb 	bl	1b6b8 <memchr>
   17322:	2800      	cmp	r0, #0
   17324:	d101      	bne.n	1732a <_svfprintf_r+0x54e>
   17326:	f000 ff54 	bl	181d2 <_svfprintf_r+0x13f6>
   1732a:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1732c:	1ac3      	subs	r3, r0, r3
   1732e:	001a      	movs	r2, r3
   17330:	930e      	str	r3, [sp, #56]	; 0x38
   17332:	43db      	mvns	r3, r3
   17334:	17db      	asrs	r3, r3, #31
   17336:	401a      	ands	r2, r3
   17338:	ab16      	add	r3, sp, #88	; 0x58
   1733a:	7fdb      	ldrb	r3, [r3, #31]
   1733c:	9207      	str	r2, [sp, #28]
   1733e:	4698      	mov	r8, r3
   17340:	2300      	movs	r3, #0
   17342:	950f      	str	r5, [sp, #60]	; 0x3c
   17344:	9408      	str	r4, [sp, #32]
   17346:	469a      	mov	sl, r3
   17348:	9313      	str	r3, [sp, #76]	; 0x4c
   1734a:	e65f      	b.n	1700c <_svfprintf_r+0x230>
   1734c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1734e:	9312      	str	r3, [sp, #72]	; 0x48
   17350:	6813      	ldr	r3, [r2, #0]
   17352:	ad28      	add	r5, sp, #160	; 0xa0
   17354:	9307      	str	r3, [sp, #28]
   17356:	466b      	mov	r3, sp
   17358:	7f1b      	ldrb	r3, [r3, #28]
   1735a:	468b      	mov	fp, r1
   1735c:	702b      	strb	r3, [r5, #0]
   1735e:	2300      	movs	r3, #0
   17360:	a916      	add	r1, sp, #88	; 0x58
   17362:	77cb      	strb	r3, [r1, #31]
   17364:	0013      	movs	r3, r2
   17366:	3304      	adds	r3, #4
   17368:	930f      	str	r3, [sp, #60]	; 0x3c
   1736a:	2300      	movs	r3, #0
   1736c:	9408      	str	r4, [sp, #32]
   1736e:	4698      	mov	r8, r3
   17370:	3301      	adds	r3, #1
   17372:	9307      	str	r3, [sp, #28]
   17374:	930e      	str	r3, [sp, #56]	; 0x38
   17376:	2300      	movs	r3, #0
   17378:	9511      	str	r5, [sp, #68]	; 0x44
   1737a:	469a      	mov	sl, r3
   1737c:	9313      	str	r3, [sp, #76]	; 0x4c
   1737e:	e64b      	b.n	17018 <_svfprintf_r+0x23c>
   17380:	468b      	mov	fp, r1
   17382:	4641      	mov	r1, r8
   17384:	9312      	str	r3, [sp, #72]	; 0x48
   17386:	2900      	cmp	r1, #0
   17388:	d100      	bne.n	1738c <_svfprintf_r+0x5b0>
   1738a:	e5f4      	b.n	16f76 <_svfprintf_r+0x19a>
   1738c:	ab16      	add	r3, sp, #88	; 0x58
   1738e:	77d8      	strb	r0, [r3, #31]
   17390:	e5f1      	b.n	16f76 <_svfprintf_r+0x19a>
   17392:	4663      	mov	r3, ip
   17394:	431c      	orrs	r4, r3
   17396:	780b      	ldrb	r3, [r1, #0]
   17398:	e584      	b.n	16ea4 <_svfprintf_r+0xc8>
   1739a:	780b      	ldrb	r3, [r1, #0]
   1739c:	2b6c      	cmp	r3, #108	; 0x6c
   1739e:	d101      	bne.n	173a4 <_svfprintf_r+0x5c8>
   173a0:	f000 fd86 	bl	17eb0 <_svfprintf_r+0x10d4>
   173a4:	2210      	movs	r2, #16
   173a6:	4314      	orrs	r4, r2
   173a8:	e57c      	b.n	16ea4 <_svfprintf_r+0xc8>
   173aa:	468b      	mov	fp, r1
   173ac:	4641      	mov	r1, r8
   173ae:	9312      	str	r3, [sp, #72]	; 0x48
   173b0:	2900      	cmp	r1, #0
   173b2:	d001      	beq.n	173b8 <_svfprintf_r+0x5dc>
   173b4:	f000 ffe8 	bl	18388 <_svfprintf_r+0x15ac>
   173b8:	4b63      	ldr	r3, [pc, #396]	; (17548 <_svfprintf_r+0x76c>)
   173ba:	9317      	str	r3, [sp, #92]	; 0x5c
   173bc:	06a3      	lsls	r3, r4, #26
   173be:	d400      	bmi.n	173c2 <_svfprintf_r+0x5e6>
   173c0:	e753      	b.n	1726a <_svfprintf_r+0x48e>
   173c2:	2207      	movs	r2, #7
   173c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   173c6:	3307      	adds	r3, #7
   173c8:	4393      	bics	r3, r2
   173ca:	3201      	adds	r2, #1
   173cc:	4694      	mov	ip, r2
   173ce:	449c      	add	ip, r3
   173d0:	4662      	mov	r2, ip
   173d2:	920f      	str	r2, [sp, #60]	; 0x3c
   173d4:	681a      	ldr	r2, [r3, #0]
   173d6:	685b      	ldr	r3, [r3, #4]
   173d8:	920c      	str	r2, [sp, #48]	; 0x30
   173da:	930d      	str	r3, [sp, #52]	; 0x34
   173dc:	07e3      	lsls	r3, r4, #31
   173de:	d500      	bpl.n	173e2 <_svfprintf_r+0x606>
   173e0:	e755      	b.n	1728e <_svfprintf_r+0x4b2>
   173e2:	990c      	ldr	r1, [sp, #48]	; 0x30
   173e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   173e6:	0008      	movs	r0, r1
   173e8:	4310      	orrs	r0, r2
   173ea:	2302      	movs	r3, #2
   173ec:	0002      	movs	r2, r0
   173ee:	e6de      	b.n	171ae <_svfprintf_r+0x3d2>
   173f0:	468b      	mov	fp, r1
   173f2:	990f      	ldr	r1, [sp, #60]	; 0x3c
   173f4:	2230      	movs	r2, #48	; 0x30
   173f6:	680b      	ldr	r3, [r1, #0]
   173f8:	930c      	str	r3, [sp, #48]	; 0x30
   173fa:	2300      	movs	r3, #0
   173fc:	930d      	str	r3, [sp, #52]	; 0x34
   173fe:	3302      	adds	r3, #2
   17400:	431c      	orrs	r4, r3
   17402:	ab1e      	add	r3, sp, #120	; 0x78
   17404:	701a      	strb	r2, [r3, #0]
   17406:	3248      	adds	r2, #72	; 0x48
   17408:	705a      	strb	r2, [r3, #1]
   1740a:	000b      	movs	r3, r1
   1740c:	3304      	adds	r3, #4
   1740e:	930f      	str	r3, [sp, #60]	; 0x3c
   17410:	4b4d      	ldr	r3, [pc, #308]	; (17548 <_svfprintf_r+0x76c>)
   17412:	9212      	str	r2, [sp, #72]	; 0x48
   17414:	9317      	str	r3, [sp, #92]	; 0x5c
   17416:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   17418:	2302      	movs	r3, #2
   1741a:	e6c8      	b.n	171ae <_svfprintf_r+0x3d2>
   1741c:	2301      	movs	r3, #1
   1741e:	431c      	orrs	r4, r3
   17420:	780b      	ldrb	r3, [r1, #0]
   17422:	e53f      	b.n	16ea4 <_svfprintf_r+0xc8>
   17424:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17426:	1d1a      	adds	r2, r3, #4
   17428:	681b      	ldr	r3, [r3, #0]
   1742a:	930b      	str	r3, [sp, #44]	; 0x2c
   1742c:	2b00      	cmp	r3, #0
   1742e:	da00      	bge.n	17432 <_svfprintf_r+0x656>
   17430:	e542      	b.n	16eb8 <_svfprintf_r+0xdc>
   17432:	780b      	ldrb	r3, [r1, #0]
   17434:	920f      	str	r2, [sp, #60]	; 0x3c
   17436:	e535      	b.n	16ea4 <_svfprintf_r+0xc8>
   17438:	780b      	ldrb	r3, [r1, #0]
   1743a:	2800      	cmp	r0, #0
   1743c:	d000      	beq.n	17440 <_svfprintf_r+0x664>
   1743e:	e531      	b.n	16ea4 <_svfprintf_r+0xc8>
   17440:	2201      	movs	r2, #1
   17442:	3020      	adds	r0, #32
   17444:	4690      	mov	r8, r2
   17446:	e52d      	b.n	16ea4 <_svfprintf_r+0xc8>
   17448:	468b      	mov	fp, r1
   1744a:	9312      	str	r3, [sp, #72]	; 0x48
   1744c:	06a3      	lsls	r3, r4, #26
   1744e:	d400      	bmi.n	17452 <_svfprintf_r+0x676>
   17450:	e6ed      	b.n	1722e <_svfprintf_r+0x452>
   17452:	2207      	movs	r2, #7
   17454:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17456:	3307      	adds	r3, #7
   17458:	4393      	bics	r3, r2
   1745a:	3201      	adds	r2, #1
   1745c:	4694      	mov	ip, r2
   1745e:	449c      	add	ip, r3
   17460:	4662      	mov	r2, ip
   17462:	920f      	str	r2, [sp, #60]	; 0x3c
   17464:	681a      	ldr	r2, [r3, #0]
   17466:	685b      	ldr	r3, [r3, #4]
   17468:	0011      	movs	r1, r2
   1746a:	001a      	movs	r2, r3
   1746c:	0008      	movs	r0, r1
   1746e:	4310      	orrs	r0, r2
   17470:	910c      	str	r1, [sp, #48]	; 0x30
   17472:	920d      	str	r2, [sp, #52]	; 0x34
   17474:	2301      	movs	r3, #1
   17476:	0002      	movs	r2, r0
   17478:	e699      	b.n	171ae <_svfprintf_r+0x3d2>
   1747a:	468b      	mov	fp, r1
   1747c:	9312      	str	r3, [sp, #72]	; 0x48
   1747e:	06a3      	lsls	r3, r4, #26
   17480:	d400      	bmi.n	17484 <_svfprintf_r+0x6a8>
   17482:	e683      	b.n	1718c <_svfprintf_r+0x3b0>
   17484:	2207      	movs	r2, #7
   17486:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17488:	3307      	adds	r3, #7
   1748a:	4393      	bics	r3, r2
   1748c:	3201      	adds	r2, #1
   1748e:	4694      	mov	ip, r2
   17490:	449c      	add	ip, r3
   17492:	4662      	mov	r2, ip
   17494:	920f      	str	r2, [sp, #60]	; 0x3c
   17496:	681a      	ldr	r2, [r3, #0]
   17498:	685b      	ldr	r3, [r3, #4]
   1749a:	0011      	movs	r1, r2
   1749c:	001a      	movs	r2, r3
   1749e:	0008      	movs	r0, r1
   174a0:	4310      	orrs	r0, r2
   174a2:	910c      	str	r1, [sp, #48]	; 0x30
   174a4:	920d      	str	r2, [sp, #52]	; 0x34
   174a6:	2300      	movs	r3, #0
   174a8:	0002      	movs	r2, r0
   174aa:	e680      	b.n	171ae <_svfprintf_r+0x3d2>
   174ac:	468b      	mov	fp, r1
   174ae:	4641      	mov	r1, r8
   174b0:	9312      	str	r3, [sp, #72]	; 0x48
   174b2:	2900      	cmp	r1, #0
   174b4:	d001      	beq.n	174ba <_svfprintf_r+0x6de>
   174b6:	f000 ff7f 	bl	183b8 <_svfprintf_r+0x15dc>
   174ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
   174bc:	2b00      	cmp	r3, #0
   174be:	d100      	bne.n	174c2 <_svfprintf_r+0x6e6>
   174c0:	e50b      	b.n	16eda <_svfprintf_r+0xfe>
   174c2:	ad28      	add	r5, sp, #160	; 0xa0
   174c4:	702b      	strb	r3, [r5, #0]
   174c6:	2300      	movs	r3, #0
   174c8:	aa16      	add	r2, sp, #88	; 0x58
   174ca:	77d3      	strb	r3, [r2, #31]
   174cc:	9408      	str	r4, [sp, #32]
   174ce:	e74e      	b.n	1736e <_svfprintf_r+0x592>
   174d0:	68bc      	ldr	r4, [r7, #8]
   174d2:	4643      	mov	r3, r8
   174d4:	2b00      	cmp	r3, #0
   174d6:	d00f      	beq.n	174f8 <_svfprintf_r+0x71c>
   174d8:	aa16      	add	r2, sp, #88	; 0x58
   174da:	231f      	movs	r3, #31
   174dc:	4694      	mov	ip, r2
   174de:	4463      	add	r3, ip
   174e0:	6033      	str	r3, [r6, #0]
   174e2:	2301      	movs	r3, #1
   174e4:	6073      	str	r3, [r6, #4]
   174e6:	687b      	ldr	r3, [r7, #4]
   174e8:	3401      	adds	r4, #1
   174ea:	3301      	adds	r3, #1
   174ec:	60bc      	str	r4, [r7, #8]
   174ee:	607b      	str	r3, [r7, #4]
   174f0:	2b07      	cmp	r3, #7
   174f2:	dd00      	ble.n	174f6 <_svfprintf_r+0x71a>
   174f4:	e1b3      	b.n	1785e <_svfprintf_r+0xa82>
   174f6:	3608      	adds	r6, #8
   174f8:	464b      	mov	r3, r9
   174fa:	2b00      	cmp	r3, #0
   174fc:	d00c      	beq.n	17518 <_svfprintf_r+0x73c>
   174fe:	ab1e      	add	r3, sp, #120	; 0x78
   17500:	6033      	str	r3, [r6, #0]
   17502:	2302      	movs	r3, #2
   17504:	6073      	str	r3, [r6, #4]
   17506:	687b      	ldr	r3, [r7, #4]
   17508:	3402      	adds	r4, #2
   1750a:	3301      	adds	r3, #1
   1750c:	60bc      	str	r4, [r7, #8]
   1750e:	607b      	str	r3, [r7, #4]
   17510:	2b07      	cmp	r3, #7
   17512:	dd00      	ble.n	17516 <_svfprintf_r+0x73a>
   17514:	e1af      	b.n	17876 <_svfprintf_r+0xa9a>
   17516:	3608      	adds	r6, #8
   17518:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1751a:	2b80      	cmp	r3, #128	; 0x80
   1751c:	d100      	bne.n	17520 <_svfprintf_r+0x744>
   1751e:	e120      	b.n	17762 <_svfprintf_r+0x986>
   17520:	4653      	mov	r3, sl
   17522:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   17524:	1a9d      	subs	r5, r3, r2
   17526:	2d00      	cmp	r5, #0
   17528:	dd3c      	ble.n	175a4 <_svfprintf_r+0x7c8>
   1752a:	4a08      	ldr	r2, [pc, #32]	; (1754c <_svfprintf_r+0x770>)
   1752c:	687b      	ldr	r3, [r7, #4]
   1752e:	4691      	mov	r9, r2
   17530:	2d10      	cmp	r5, #16
   17532:	dd2c      	ble.n	1758e <_svfprintf_r+0x7b2>
   17534:	2210      	movs	r2, #16
   17536:	0021      	movs	r1, r4
   17538:	4692      	mov	sl, r2
   1753a:	9c09      	ldr	r4, [sp, #36]	; 0x24
   1753c:	0032      	movs	r2, r6
   1753e:	002e      	movs	r6, r5
   17540:	464d      	mov	r5, r9
   17542:	e009      	b.n	17558 <_svfprintf_r+0x77c>
   17544:	0001e948 	.word	0x0001e948
   17548:	0001e95c 	.word	0x0001e95c
   1754c:	0001e98c 	.word	0x0001e98c
   17550:	3e10      	subs	r6, #16
   17552:	3208      	adds	r2, #8
   17554:	2e10      	cmp	r6, #16
   17556:	dd16      	ble.n	17586 <_svfprintf_r+0x7aa>
   17558:	4650      	mov	r0, sl
   1755a:	3110      	adds	r1, #16
   1755c:	3301      	adds	r3, #1
   1755e:	6015      	str	r5, [r2, #0]
   17560:	6050      	str	r0, [r2, #4]
   17562:	60b9      	str	r1, [r7, #8]
   17564:	607b      	str	r3, [r7, #4]
   17566:	2b07      	cmp	r3, #7
   17568:	ddf2      	ble.n	17550 <_svfprintf_r+0x774>
   1756a:	003a      	movs	r2, r7
   1756c:	9906      	ldr	r1, [sp, #24]
   1756e:	0020      	movs	r0, r4
   17570:	f004 fea4 	bl	1c2bc <__ssprint_r>
   17574:	2800      	cmp	r0, #0
   17576:	d000      	beq.n	1757a <_svfprintf_r+0x79e>
   17578:	e4b7      	b.n	16eea <_svfprintf_r+0x10e>
   1757a:	3e10      	subs	r6, #16
   1757c:	68b9      	ldr	r1, [r7, #8]
   1757e:	687b      	ldr	r3, [r7, #4]
   17580:	aa32      	add	r2, sp, #200	; 0xc8
   17582:	2e10      	cmp	r6, #16
   17584:	dce8      	bgt.n	17558 <_svfprintf_r+0x77c>
   17586:	46a9      	mov	r9, r5
   17588:	000c      	movs	r4, r1
   1758a:	0035      	movs	r5, r6
   1758c:	0016      	movs	r6, r2
   1758e:	464a      	mov	r2, r9
   17590:	1964      	adds	r4, r4, r5
   17592:	3301      	adds	r3, #1
   17594:	6032      	str	r2, [r6, #0]
   17596:	6075      	str	r5, [r6, #4]
   17598:	60bc      	str	r4, [r7, #8]
   1759a:	607b      	str	r3, [r7, #4]
   1759c:	2b07      	cmp	r3, #7
   1759e:	dd00      	ble.n	175a2 <_svfprintf_r+0x7c6>
   175a0:	e151      	b.n	17846 <_svfprintf_r+0xa6a>
   175a2:	3608      	adds	r6, #8
   175a4:	9b08      	ldr	r3, [sp, #32]
   175a6:	05db      	lsls	r3, r3, #23
   175a8:	d500      	bpl.n	175ac <_svfprintf_r+0x7d0>
   175aa:	e0b6      	b.n	1771a <_svfprintf_r+0x93e>
   175ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
   175ae:	6033      	str	r3, [r6, #0]
   175b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   175b2:	469c      	mov	ip, r3
   175b4:	6073      	str	r3, [r6, #4]
   175b6:	687b      	ldr	r3, [r7, #4]
   175b8:	4464      	add	r4, ip
   175ba:	3301      	adds	r3, #1
   175bc:	60bc      	str	r4, [r7, #8]
   175be:	607b      	str	r3, [r7, #4]
   175c0:	2b07      	cmp	r3, #7
   175c2:	dd00      	ble.n	175c6 <_svfprintf_r+0x7ea>
   175c4:	e09d      	b.n	17702 <_svfprintf_r+0x926>
   175c6:	3608      	adds	r6, #8
   175c8:	9b08      	ldr	r3, [sp, #32]
   175ca:	075b      	lsls	r3, r3, #29
   175cc:	d541      	bpl.n	17652 <_svfprintf_r+0x876>
   175ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   175d0:	9a07      	ldr	r2, [sp, #28]
   175d2:	1a9d      	subs	r5, r3, r2
   175d4:	2d00      	cmp	r5, #0
   175d6:	dd3c      	ble.n	17652 <_svfprintf_r+0x876>
   175d8:	4ac4      	ldr	r2, [pc, #784]	; (178ec <_svfprintf_r+0xb10>)
   175da:	687b      	ldr	r3, [r7, #4]
   175dc:	4690      	mov	r8, r2
   175de:	2d10      	cmp	r5, #16
   175e0:	dd26      	ble.n	17630 <_svfprintf_r+0x854>
   175e2:	2210      	movs	r2, #16
   175e4:	0021      	movs	r1, r4
   175e6:	4691      	mov	r9, r2
   175e8:	9c09      	ldr	r4, [sp, #36]	; 0x24
   175ea:	0032      	movs	r2, r6
   175ec:	002e      	movs	r6, r5
   175ee:	9d06      	ldr	r5, [sp, #24]
   175f0:	e003      	b.n	175fa <_svfprintf_r+0x81e>
   175f2:	3e10      	subs	r6, #16
   175f4:	3208      	adds	r2, #8
   175f6:	2e10      	cmp	r6, #16
   175f8:	dd17      	ble.n	1762a <_svfprintf_r+0x84e>
   175fa:	48bc      	ldr	r0, [pc, #752]	; (178ec <_svfprintf_r+0xb10>)
   175fc:	3110      	adds	r1, #16
   175fe:	6010      	str	r0, [r2, #0]
   17600:	4648      	mov	r0, r9
   17602:	3301      	adds	r3, #1
   17604:	6050      	str	r0, [r2, #4]
   17606:	60b9      	str	r1, [r7, #8]
   17608:	607b      	str	r3, [r7, #4]
   1760a:	2b07      	cmp	r3, #7
   1760c:	ddf1      	ble.n	175f2 <_svfprintf_r+0x816>
   1760e:	003a      	movs	r2, r7
   17610:	0029      	movs	r1, r5
   17612:	0020      	movs	r0, r4
   17614:	f004 fe52 	bl	1c2bc <__ssprint_r>
   17618:	2800      	cmp	r0, #0
   1761a:	d000      	beq.n	1761e <_svfprintf_r+0x842>
   1761c:	e465      	b.n	16eea <_svfprintf_r+0x10e>
   1761e:	3e10      	subs	r6, #16
   17620:	68b9      	ldr	r1, [r7, #8]
   17622:	687b      	ldr	r3, [r7, #4]
   17624:	aa32      	add	r2, sp, #200	; 0xc8
   17626:	2e10      	cmp	r6, #16
   17628:	dce7      	bgt.n	175fa <_svfprintf_r+0x81e>
   1762a:	0035      	movs	r5, r6
   1762c:	000c      	movs	r4, r1
   1762e:	0016      	movs	r6, r2
   17630:	4642      	mov	r2, r8
   17632:	1964      	adds	r4, r4, r5
   17634:	3301      	adds	r3, #1
   17636:	c624      	stmia	r6!, {r2, r5}
   17638:	60bc      	str	r4, [r7, #8]
   1763a:	607b      	str	r3, [r7, #4]
   1763c:	2b07      	cmp	r3, #7
   1763e:	dd08      	ble.n	17652 <_svfprintf_r+0x876>
   17640:	003a      	movs	r2, r7
   17642:	9906      	ldr	r1, [sp, #24]
   17644:	9809      	ldr	r0, [sp, #36]	; 0x24
   17646:	f004 fe39 	bl	1c2bc <__ssprint_r>
   1764a:	2800      	cmp	r0, #0
   1764c:	d000      	beq.n	17650 <_svfprintf_r+0x874>
   1764e:	e44c      	b.n	16eea <_svfprintf_r+0x10e>
   17650:	68bc      	ldr	r4, [r7, #8]
   17652:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   17654:	9907      	ldr	r1, [sp, #28]
   17656:	428b      	cmp	r3, r1
   17658:	da00      	bge.n	1765c <_svfprintf_r+0x880>
   1765a:	000b      	movs	r3, r1
   1765c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1765e:	4694      	mov	ip, r2
   17660:	449c      	add	ip, r3
   17662:	4663      	mov	r3, ip
   17664:	930a      	str	r3, [sp, #40]	; 0x28
   17666:	2c00      	cmp	r4, #0
   17668:	d000      	beq.n	1766c <_svfprintf_r+0x890>
   1766a:	e0d6      	b.n	1781a <_svfprintf_r+0xa3e>
   1766c:	2300      	movs	r3, #0
   1766e:	ae32      	add	r6, sp, #200	; 0xc8
   17670:	607b      	str	r3, [r7, #4]
   17672:	f7ff fbde 	bl	16e32 <_svfprintf_r+0x56>
   17676:	9b14      	ldr	r3, [sp, #80]	; 0x50
   17678:	2b01      	cmp	r3, #1
   1767a:	dc00      	bgt.n	1767e <_svfprintf_r+0x8a2>
   1767c:	e0ae      	b.n	177dc <_svfprintf_r+0xa00>
   1767e:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17680:	3401      	adds	r4, #1
   17682:	6033      	str	r3, [r6, #0]
   17684:	2301      	movs	r3, #1
   17686:	6073      	str	r3, [r6, #4]
   17688:	687b      	ldr	r3, [r7, #4]
   1768a:	60bc      	str	r4, [r7, #8]
   1768c:	3301      	adds	r3, #1
   1768e:	607b      	str	r3, [r7, #4]
   17690:	2b07      	cmp	r3, #7
   17692:	dd00      	ble.n	17696 <_svfprintf_r+0x8ba>
   17694:	e2df      	b.n	17c56 <_svfprintf_r+0xe7a>
   17696:	3608      	adds	r6, #8
   17698:	9a19      	ldr	r2, [sp, #100]	; 0x64
   1769a:	3301      	adds	r3, #1
   1769c:	6032      	str	r2, [r6, #0]
   1769e:	9a18      	ldr	r2, [sp, #96]	; 0x60
   176a0:	4698      	mov	r8, r3
   176a2:	4694      	mov	ip, r2
   176a4:	4464      	add	r4, ip
   176a6:	6072      	str	r2, [r6, #4]
   176a8:	60bc      	str	r4, [r7, #8]
   176aa:	607b      	str	r3, [r7, #4]
   176ac:	2b07      	cmp	r3, #7
   176ae:	dd00      	ble.n	176b2 <_svfprintf_r+0x8d6>
   176b0:	e2de      	b.n	17c70 <_svfprintf_r+0xe94>
   176b2:	3608      	adds	r6, #8
   176b4:	2200      	movs	r2, #0
   176b6:	2300      	movs	r3, #0
   176b8:	9816      	ldr	r0, [sp, #88]	; 0x58
   176ba:	9915      	ldr	r1, [sp, #84]	; 0x54
   176bc:	f7fe f956 	bl	1596c <__aeabi_dcmpeq>
   176c0:	2800      	cmp	r0, #0
   176c2:	d000      	beq.n	176c6 <_svfprintf_r+0x8ea>
   176c4:	e1a4      	b.n	17a10 <_svfprintf_r+0xc34>
   176c6:	9d11      	ldr	r5, [sp, #68]	; 0x44
   176c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   176ca:	3501      	adds	r5, #1
   176cc:	3b01      	subs	r3, #1
   176ce:	6035      	str	r5, [r6, #0]
   176d0:	6073      	str	r3, [r6, #4]
   176d2:	18e4      	adds	r4, r4, r3
   176d4:	2301      	movs	r3, #1
   176d6:	469c      	mov	ip, r3
   176d8:	44e0      	add	r8, ip
   176da:	4643      	mov	r3, r8
   176dc:	60bc      	str	r4, [r7, #8]
   176de:	607b      	str	r3, [r7, #4]
   176e0:	2b07      	cmp	r3, #7
   176e2:	dd00      	ble.n	176e6 <_svfprintf_r+0x90a>
   176e4:	e08b      	b.n	177fe <_svfprintf_r+0xa22>
   176e6:	3608      	adds	r6, #8
   176e8:	ab21      	add	r3, sp, #132	; 0x84
   176ea:	6033      	str	r3, [r6, #0]
   176ec:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   176ee:	469c      	mov	ip, r3
   176f0:	6073      	str	r3, [r6, #4]
   176f2:	4643      	mov	r3, r8
   176f4:	4464      	add	r4, ip
   176f6:	3301      	adds	r3, #1
   176f8:	60bc      	str	r4, [r7, #8]
   176fa:	607b      	str	r3, [r7, #4]
   176fc:	2b07      	cmp	r3, #7
   176fe:	dc00      	bgt.n	17702 <_svfprintf_r+0x926>
   17700:	e761      	b.n	175c6 <_svfprintf_r+0x7ea>
   17702:	003a      	movs	r2, r7
   17704:	9906      	ldr	r1, [sp, #24]
   17706:	9809      	ldr	r0, [sp, #36]	; 0x24
   17708:	f004 fdd8 	bl	1c2bc <__ssprint_r>
   1770c:	2800      	cmp	r0, #0
   1770e:	d001      	beq.n	17714 <_svfprintf_r+0x938>
   17710:	f7ff fbeb 	bl	16eea <_svfprintf_r+0x10e>
   17714:	68bc      	ldr	r4, [r7, #8]
   17716:	ae32      	add	r6, sp, #200	; 0xc8
   17718:	e756      	b.n	175c8 <_svfprintf_r+0x7ec>
   1771a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1771c:	2b65      	cmp	r3, #101	; 0x65
   1771e:	ddaa      	ble.n	17676 <_svfprintf_r+0x89a>
   17720:	2200      	movs	r2, #0
   17722:	2300      	movs	r3, #0
   17724:	9816      	ldr	r0, [sp, #88]	; 0x58
   17726:	9915      	ldr	r1, [sp, #84]	; 0x54
   17728:	f7fe f920 	bl	1596c <__aeabi_dcmpeq>
   1772c:	2800      	cmp	r0, #0
   1772e:	d100      	bne.n	17732 <_svfprintf_r+0x956>
   17730:	e0e2      	b.n	178f8 <_svfprintf_r+0xb1c>
   17732:	4b6f      	ldr	r3, [pc, #444]	; (178f0 <_svfprintf_r+0xb14>)
   17734:	3401      	adds	r4, #1
   17736:	6033      	str	r3, [r6, #0]
   17738:	2301      	movs	r3, #1
   1773a:	6073      	str	r3, [r6, #4]
   1773c:	687b      	ldr	r3, [r7, #4]
   1773e:	60bc      	str	r4, [r7, #8]
   17740:	3301      	adds	r3, #1
   17742:	607b      	str	r3, [r7, #4]
   17744:	2b07      	cmp	r3, #7
   17746:	dd00      	ble.n	1774a <_svfprintf_r+0x96e>
   17748:	e366      	b.n	17e18 <_svfprintf_r+0x103c>
   1774a:	3608      	adds	r6, #8
   1774c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1774e:	9a14      	ldr	r2, [sp, #80]	; 0x50
   17750:	4293      	cmp	r3, r2
   17752:	da00      	bge.n	17756 <_svfprintf_r+0x97a>
   17754:	e1a4      	b.n	17aa0 <_svfprintf_r+0xcc4>
   17756:	9b08      	ldr	r3, [sp, #32]
   17758:	07db      	lsls	r3, r3, #31
   1775a:	d500      	bpl.n	1775e <_svfprintf_r+0x982>
   1775c:	e1a0      	b.n	17aa0 <_svfprintf_r+0xcc4>
   1775e:	68bc      	ldr	r4, [r7, #8]
   17760:	e732      	b.n	175c8 <_svfprintf_r+0x7ec>
   17762:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   17764:	9a07      	ldr	r2, [sp, #28]
   17766:	1a9d      	subs	r5, r3, r2
   17768:	2d00      	cmp	r5, #0
   1776a:	dc00      	bgt.n	1776e <_svfprintf_r+0x992>
   1776c:	e6d8      	b.n	17520 <_svfprintf_r+0x744>
   1776e:	4a61      	ldr	r2, [pc, #388]	; (178f4 <_svfprintf_r+0xb18>)
   17770:	687b      	ldr	r3, [r7, #4]
   17772:	4691      	mov	r9, r2
   17774:	2d10      	cmp	r5, #16
   17776:	dd25      	ble.n	177c4 <_svfprintf_r+0x9e8>
   17778:	2210      	movs	r2, #16
   1777a:	0021      	movs	r1, r4
   1777c:	4690      	mov	r8, r2
   1777e:	9c09      	ldr	r4, [sp, #36]	; 0x24
   17780:	0032      	movs	r2, r6
   17782:	464e      	mov	r6, r9
   17784:	e003      	b.n	1778e <_svfprintf_r+0x9b2>
   17786:	3d10      	subs	r5, #16
   17788:	3208      	adds	r2, #8
   1778a:	2d10      	cmp	r5, #16
   1778c:	dd17      	ble.n	177be <_svfprintf_r+0x9e2>
   1778e:	4640      	mov	r0, r8
   17790:	3110      	adds	r1, #16
   17792:	3301      	adds	r3, #1
   17794:	6016      	str	r6, [r2, #0]
   17796:	6050      	str	r0, [r2, #4]
   17798:	60b9      	str	r1, [r7, #8]
   1779a:	607b      	str	r3, [r7, #4]
   1779c:	2b07      	cmp	r3, #7
   1779e:	ddf2      	ble.n	17786 <_svfprintf_r+0x9aa>
   177a0:	003a      	movs	r2, r7
   177a2:	9906      	ldr	r1, [sp, #24]
   177a4:	0020      	movs	r0, r4
   177a6:	f004 fd89 	bl	1c2bc <__ssprint_r>
   177aa:	2800      	cmp	r0, #0
   177ac:	d001      	beq.n	177b2 <_svfprintf_r+0x9d6>
   177ae:	f7ff fb9c 	bl	16eea <_svfprintf_r+0x10e>
   177b2:	3d10      	subs	r5, #16
   177b4:	68b9      	ldr	r1, [r7, #8]
   177b6:	687b      	ldr	r3, [r7, #4]
   177b8:	aa32      	add	r2, sp, #200	; 0xc8
   177ba:	2d10      	cmp	r5, #16
   177bc:	dce7      	bgt.n	1778e <_svfprintf_r+0x9b2>
   177be:	46b1      	mov	r9, r6
   177c0:	000c      	movs	r4, r1
   177c2:	0016      	movs	r6, r2
   177c4:	464a      	mov	r2, r9
   177c6:	1964      	adds	r4, r4, r5
   177c8:	3301      	adds	r3, #1
   177ca:	6032      	str	r2, [r6, #0]
   177cc:	6075      	str	r5, [r6, #4]
   177ce:	60bc      	str	r4, [r7, #8]
   177d0:	607b      	str	r3, [r7, #4]
   177d2:	2b07      	cmp	r3, #7
   177d4:	dd00      	ble.n	177d8 <_svfprintf_r+0x9fc>
   177d6:	e27e      	b.n	17cd6 <_svfprintf_r+0xefa>
   177d8:	3608      	adds	r6, #8
   177da:	e6a1      	b.n	17520 <_svfprintf_r+0x744>
   177dc:	2301      	movs	r3, #1
   177de:	9a08      	ldr	r2, [sp, #32]
   177e0:	4213      	tst	r3, r2
   177e2:	d000      	beq.n	177e6 <_svfprintf_r+0xa0a>
   177e4:	e74b      	b.n	1767e <_svfprintf_r+0x8a2>
   177e6:	6073      	str	r3, [r6, #4]
   177e8:	687b      	ldr	r3, [r7, #4]
   177ea:	9a11      	ldr	r2, [sp, #68]	; 0x44
   177ec:	3301      	adds	r3, #1
   177ee:	3401      	adds	r4, #1
   177f0:	6032      	str	r2, [r6, #0]
   177f2:	60bc      	str	r4, [r7, #8]
   177f4:	4698      	mov	r8, r3
   177f6:	607b      	str	r3, [r7, #4]
   177f8:	2b07      	cmp	r3, #7
   177fa:	dc00      	bgt.n	177fe <_svfprintf_r+0xa22>
   177fc:	e773      	b.n	176e6 <_svfprintf_r+0x90a>
   177fe:	003a      	movs	r2, r7
   17800:	9906      	ldr	r1, [sp, #24]
   17802:	9809      	ldr	r0, [sp, #36]	; 0x24
   17804:	f004 fd5a 	bl	1c2bc <__ssprint_r>
   17808:	2800      	cmp	r0, #0
   1780a:	d001      	beq.n	17810 <_svfprintf_r+0xa34>
   1780c:	f7ff fb6d 	bl	16eea <_svfprintf_r+0x10e>
   17810:	687b      	ldr	r3, [r7, #4]
   17812:	68bc      	ldr	r4, [r7, #8]
   17814:	4698      	mov	r8, r3
   17816:	ae32      	add	r6, sp, #200	; 0xc8
   17818:	e766      	b.n	176e8 <_svfprintf_r+0x90c>
   1781a:	003a      	movs	r2, r7
   1781c:	9906      	ldr	r1, [sp, #24]
   1781e:	9809      	ldr	r0, [sp, #36]	; 0x24
   17820:	f004 fd4c 	bl	1c2bc <__ssprint_r>
   17824:	2800      	cmp	r0, #0
   17826:	d100      	bne.n	1782a <_svfprintf_r+0xa4e>
   17828:	e720      	b.n	1766c <_svfprintf_r+0x890>
   1782a:	f7ff fb5e 	bl	16eea <_svfprintf_r+0x10e>
   1782e:	9c08      	ldr	r4, [sp, #32]
   17830:	2b01      	cmp	r3, #1
   17832:	d100      	bne.n	17836 <_svfprintf_r+0xa5a>
   17834:	e184      	b.n	17b40 <_svfprintf_r+0xd64>
   17836:	2b02      	cmp	r3, #2
   17838:	d129      	bne.n	1788e <_svfprintf_r+0xab2>
   1783a:	9408      	str	r4, [sp, #32]
   1783c:	2300      	movs	r3, #0
   1783e:	2400      	movs	r4, #0
   17840:	930c      	str	r3, [sp, #48]	; 0x30
   17842:	940d      	str	r4, [sp, #52]	; 0x34
   17844:	e4c5      	b.n	171d2 <_svfprintf_r+0x3f6>
   17846:	003a      	movs	r2, r7
   17848:	9906      	ldr	r1, [sp, #24]
   1784a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1784c:	f004 fd36 	bl	1c2bc <__ssprint_r>
   17850:	2800      	cmp	r0, #0
   17852:	d001      	beq.n	17858 <_svfprintf_r+0xa7c>
   17854:	f7ff fb49 	bl	16eea <_svfprintf_r+0x10e>
   17858:	68bc      	ldr	r4, [r7, #8]
   1785a:	ae32      	add	r6, sp, #200	; 0xc8
   1785c:	e6a2      	b.n	175a4 <_svfprintf_r+0x7c8>
   1785e:	003a      	movs	r2, r7
   17860:	9906      	ldr	r1, [sp, #24]
   17862:	9809      	ldr	r0, [sp, #36]	; 0x24
   17864:	f004 fd2a 	bl	1c2bc <__ssprint_r>
   17868:	2800      	cmp	r0, #0
   1786a:	d001      	beq.n	17870 <_svfprintf_r+0xa94>
   1786c:	f7ff fb3d 	bl	16eea <_svfprintf_r+0x10e>
   17870:	68bc      	ldr	r4, [r7, #8]
   17872:	ae32      	add	r6, sp, #200	; 0xc8
   17874:	e640      	b.n	174f8 <_svfprintf_r+0x71c>
   17876:	003a      	movs	r2, r7
   17878:	9906      	ldr	r1, [sp, #24]
   1787a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1787c:	f004 fd1e 	bl	1c2bc <__ssprint_r>
   17880:	2800      	cmp	r0, #0
   17882:	d001      	beq.n	17888 <_svfprintf_r+0xaac>
   17884:	f7ff fb31 	bl	16eea <_svfprintf_r+0x10e>
   17888:	68bc      	ldr	r4, [r7, #8]
   1788a:	ae32      	add	r6, sp, #200	; 0xc8
   1788c:	e644      	b.n	17518 <_svfprintf_r+0x73c>
   1788e:	9408      	str	r4, [sp, #32]
   17890:	2300      	movs	r3, #0
   17892:	2400      	movs	r4, #0
   17894:	930c      	str	r3, [sp, #48]	; 0x30
   17896:	940d      	str	r4, [sp, #52]	; 0x34
   17898:	980c      	ldr	r0, [sp, #48]	; 0x30
   1789a:	990d      	ldr	r1, [sp, #52]	; 0x34
   1789c:	465b      	mov	r3, fp
   1789e:	aa32      	add	r2, sp, #200	; 0xc8
   178a0:	9307      	str	r3, [sp, #28]
   178a2:	4691      	mov	r9, r2
   178a4:	46b3      	mov	fp, r6
   178a6:	e000      	b.n	178aa <_svfprintf_r+0xace>
   178a8:	46a1      	mov	r9, r4
   178aa:	074a      	lsls	r2, r1, #29
   178ac:	4694      	mov	ip, r2
   178ae:	464b      	mov	r3, r9
   178b0:	4665      	mov	r5, ip
   178b2:	1e5c      	subs	r4, r3, #1
   178b4:	08c6      	lsrs	r6, r0, #3
   178b6:	2307      	movs	r3, #7
   178b8:	08ca      	lsrs	r2, r1, #3
   178ba:	4335      	orrs	r5, r6
   178bc:	0011      	movs	r1, r2
   178be:	002a      	movs	r2, r5
   178c0:	4003      	ands	r3, r0
   178c2:	3330      	adds	r3, #48	; 0x30
   178c4:	7023      	strb	r3, [r4, #0]
   178c6:	0028      	movs	r0, r5
   178c8:	430a      	orrs	r2, r1
   178ca:	d1ed      	bne.n	178a8 <_svfprintf_r+0xacc>
   178cc:	900c      	str	r0, [sp, #48]	; 0x30
   178ce:	910d      	str	r1, [sp, #52]	; 0x34
   178d0:	9907      	ldr	r1, [sp, #28]
   178d2:	465e      	mov	r6, fp
   178d4:	468b      	mov	fp, r1
   178d6:	9908      	ldr	r1, [sp, #32]
   178d8:	464a      	mov	r2, r9
   178da:	9411      	str	r4, [sp, #68]	; 0x44
   178dc:	07c9      	lsls	r1, r1, #31
   178de:	d500      	bpl.n	178e2 <_svfprintf_r+0xb06>
   178e0:	e13d      	b.n	17b5e <_svfprintf_r+0xd82>
   178e2:	ab32      	add	r3, sp, #200	; 0xc8
   178e4:	1b1b      	subs	r3, r3, r4
   178e6:	930e      	str	r3, [sp, #56]	; 0x38
   178e8:	f7ff fb88 	bl	16ffc <_svfprintf_r+0x220>
   178ec:	0001e97c 	.word	0x0001e97c
   178f0:	0001e978 	.word	0x0001e978
   178f4:	0001e98c 	.word	0x0001e98c
   178f8:	981f      	ldr	r0, [sp, #124]	; 0x7c
   178fa:	2800      	cmp	r0, #0
   178fc:	dc00      	bgt.n	17900 <_svfprintf_r+0xb24>
   178fe:	e296      	b.n	17e2e <_svfprintf_r+0x1052>
   17900:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   17902:	9914      	ldr	r1, [sp, #80]	; 0x50
   17904:	0013      	movs	r3, r2
   17906:	4690      	mov	r8, r2
   17908:	428b      	cmp	r3, r1
   1790a:	dd00      	ble.n	1790e <_svfprintf_r+0xb32>
   1790c:	4688      	mov	r8, r1
   1790e:	4643      	mov	r3, r8
   17910:	2b00      	cmp	r3, #0
   17912:	dd0c      	ble.n	1792e <_svfprintf_r+0xb52>
   17914:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17916:	4444      	add	r4, r8
   17918:	6033      	str	r3, [r6, #0]
   1791a:	4643      	mov	r3, r8
   1791c:	6073      	str	r3, [r6, #4]
   1791e:	687b      	ldr	r3, [r7, #4]
   17920:	60bc      	str	r4, [r7, #8]
   17922:	3301      	adds	r3, #1
   17924:	607b      	str	r3, [r7, #4]
   17926:	2b07      	cmp	r3, #7
   17928:	dd00      	ble.n	1792c <_svfprintf_r+0xb50>
   1792a:	e3b7      	b.n	1809c <_svfprintf_r+0x12c0>
   1792c:	3608      	adds	r6, #8
   1792e:	4643      	mov	r3, r8
   17930:	43db      	mvns	r3, r3
   17932:	4642      	mov	r2, r8
   17934:	17db      	asrs	r3, r3, #31
   17936:	4013      	ands	r3, r2
   17938:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   1793a:	1ad3      	subs	r3, r2, r3
   1793c:	4698      	mov	r8, r3
   1793e:	2b00      	cmp	r3, #0
   17940:	dc00      	bgt.n	17944 <_svfprintf_r+0xb68>
   17942:	e128      	b.n	17b96 <_svfprintf_r+0xdba>
   17944:	2b10      	cmp	r3, #16
   17946:	dc01      	bgt.n	1794c <_svfprintf_r+0xb70>
   17948:	f000 fce7 	bl	1831a <_svfprintf_r+0x153e>
   1794c:	4acf      	ldr	r2, [pc, #828]	; (17c8c <_svfprintf_r+0xeb0>)
   1794e:	0021      	movs	r1, r4
   17950:	4691      	mov	r9, r2
   17952:	2210      	movs	r2, #16
   17954:	687b      	ldr	r3, [r7, #4]
   17956:	4692      	mov	sl, r2
   17958:	9d09      	ldr	r5, [sp, #36]	; 0x24
   1795a:	0032      	movs	r2, r6
   1795c:	464c      	mov	r4, r9
   1795e:	4646      	mov	r6, r8
   17960:	e004      	b.n	1796c <_svfprintf_r+0xb90>
   17962:	3208      	adds	r2, #8
   17964:	3e10      	subs	r6, #16
   17966:	2e10      	cmp	r6, #16
   17968:	dc00      	bgt.n	1796c <_svfprintf_r+0xb90>
   1796a:	e104      	b.n	17b76 <_svfprintf_r+0xd9a>
   1796c:	4650      	mov	r0, sl
   1796e:	3110      	adds	r1, #16
   17970:	3301      	adds	r3, #1
   17972:	6014      	str	r4, [r2, #0]
   17974:	6050      	str	r0, [r2, #4]
   17976:	60b9      	str	r1, [r7, #8]
   17978:	607b      	str	r3, [r7, #4]
   1797a:	2b07      	cmp	r3, #7
   1797c:	ddf1      	ble.n	17962 <_svfprintf_r+0xb86>
   1797e:	003a      	movs	r2, r7
   17980:	9906      	ldr	r1, [sp, #24]
   17982:	0028      	movs	r0, r5
   17984:	f004 fc9a 	bl	1c2bc <__ssprint_r>
   17988:	2800      	cmp	r0, #0
   1798a:	d001      	beq.n	17990 <_svfprintf_r+0xbb4>
   1798c:	f7ff faad 	bl	16eea <_svfprintf_r+0x10e>
   17990:	68b9      	ldr	r1, [r7, #8]
   17992:	687b      	ldr	r3, [r7, #4]
   17994:	aa32      	add	r2, sp, #200	; 0xc8
   17996:	e7e5      	b.n	17964 <_svfprintf_r+0xb88>
   17998:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   1799a:	2b00      	cmp	r3, #0
   1799c:	d100      	bne.n	179a0 <_svfprintf_r+0xbc4>
   1799e:	e0ca      	b.n	17b36 <_svfprintf_r+0xd5a>
   179a0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   179a2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   179a4:	ab32      	add	r3, sp, #200	; 0xc8
   179a6:	46b1      	mov	r9, r6
   179a8:	001e      	movs	r6, r3
   179aa:	0020      	movs	r0, r4
   179ac:	0029      	movs	r1, r5
   179ae:	220a      	movs	r2, #10
   179b0:	2300      	movs	r3, #0
   179b2:	f7fb fa2b 	bl	12e0c <__aeabi_uldivmod>
   179b6:	3e01      	subs	r6, #1
   179b8:	3230      	adds	r2, #48	; 0x30
   179ba:	7032      	strb	r2, [r6, #0]
   179bc:	2300      	movs	r3, #0
   179be:	0020      	movs	r0, r4
   179c0:	0029      	movs	r1, r5
   179c2:	220a      	movs	r2, #10
   179c4:	f7fb fa22 	bl	12e0c <__aeabi_uldivmod>
   179c8:	0003      	movs	r3, r0
   179ca:	0004      	movs	r4, r0
   179cc:	000d      	movs	r5, r1
   179ce:	430b      	orrs	r3, r1
   179d0:	d1eb      	bne.n	179aa <_svfprintf_r+0xbce>
   179d2:	0032      	movs	r2, r6
   179d4:	ab32      	add	r3, sp, #200	; 0xc8
   179d6:	1a9b      	subs	r3, r3, r2
   179d8:	9611      	str	r6, [sp, #68]	; 0x44
   179da:	940c      	str	r4, [sp, #48]	; 0x30
   179dc:	950d      	str	r5, [sp, #52]	; 0x34
   179de:	464e      	mov	r6, r9
   179e0:	930e      	str	r3, [sp, #56]	; 0x38
   179e2:	f7ff fb0b 	bl	16ffc <_svfprintf_r+0x220>
   179e6:	2300      	movs	r3, #0
   179e8:	930e      	str	r3, [sp, #56]	; 0x38
   179ea:	ab32      	add	r3, sp, #200	; 0xc8
   179ec:	9311      	str	r3, [sp, #68]	; 0x44
   179ee:	f7ff fb05 	bl	16ffc <_svfprintf_r+0x220>
   179f2:	003a      	movs	r2, r7
   179f4:	9906      	ldr	r1, [sp, #24]
   179f6:	9809      	ldr	r0, [sp, #36]	; 0x24
   179f8:	f004 fc60 	bl	1c2bc <__ssprint_r>
   179fc:	2800      	cmp	r0, #0
   179fe:	d001      	beq.n	17a04 <_svfprintf_r+0xc28>
   17a00:	f7ff fa73 	bl	16eea <_svfprintf_r+0x10e>
   17a04:	ab16      	add	r3, sp, #88	; 0x58
   17a06:	7fdb      	ldrb	r3, [r3, #31]
   17a08:	68bc      	ldr	r4, [r7, #8]
   17a0a:	4698      	mov	r8, r3
   17a0c:	ae32      	add	r6, sp, #200	; 0xc8
   17a0e:	e560      	b.n	174d2 <_svfprintf_r+0x6f6>
   17a10:	9b14      	ldr	r3, [sp, #80]	; 0x50
   17a12:	1e5d      	subs	r5, r3, #1
   17a14:	2d00      	cmp	r5, #0
   17a16:	dc00      	bgt.n	17a1a <_svfprintf_r+0xc3e>
   17a18:	e666      	b.n	176e8 <_svfprintf_r+0x90c>
   17a1a:	4b9c      	ldr	r3, [pc, #624]	; (17c8c <_svfprintf_r+0xeb0>)
   17a1c:	4699      	mov	r9, r3
   17a1e:	2d10      	cmp	r5, #16
   17a20:	dd29      	ble.n	17a76 <_svfprintf_r+0xc9a>
   17a22:	2310      	movs	r3, #16
   17a24:	0032      	movs	r2, r6
   17a26:	469a      	mov	sl, r3
   17a28:	002e      	movs	r6, r5
   17a2a:	0021      	movs	r1, r4
   17a2c:	4643      	mov	r3, r8
   17a2e:	9c09      	ldr	r4, [sp, #36]	; 0x24
   17a30:	464d      	mov	r5, r9
   17a32:	e003      	b.n	17a3c <_svfprintf_r+0xc60>
   17a34:	3e10      	subs	r6, #16
   17a36:	3208      	adds	r2, #8
   17a38:	2e10      	cmp	r6, #16
   17a3a:	dd17      	ble.n	17a6c <_svfprintf_r+0xc90>
   17a3c:	4650      	mov	r0, sl
   17a3e:	3110      	adds	r1, #16
   17a40:	3301      	adds	r3, #1
   17a42:	6015      	str	r5, [r2, #0]
   17a44:	6050      	str	r0, [r2, #4]
   17a46:	60b9      	str	r1, [r7, #8]
   17a48:	607b      	str	r3, [r7, #4]
   17a4a:	2b07      	cmp	r3, #7
   17a4c:	ddf2      	ble.n	17a34 <_svfprintf_r+0xc58>
   17a4e:	003a      	movs	r2, r7
   17a50:	9906      	ldr	r1, [sp, #24]
   17a52:	0020      	movs	r0, r4
   17a54:	f004 fc32 	bl	1c2bc <__ssprint_r>
   17a58:	2800      	cmp	r0, #0
   17a5a:	d001      	beq.n	17a60 <_svfprintf_r+0xc84>
   17a5c:	f7ff fa45 	bl	16eea <_svfprintf_r+0x10e>
   17a60:	3e10      	subs	r6, #16
   17a62:	68b9      	ldr	r1, [r7, #8]
   17a64:	687b      	ldr	r3, [r7, #4]
   17a66:	aa32      	add	r2, sp, #200	; 0xc8
   17a68:	2e10      	cmp	r6, #16
   17a6a:	dce7      	bgt.n	17a3c <_svfprintf_r+0xc60>
   17a6c:	46a9      	mov	r9, r5
   17a6e:	000c      	movs	r4, r1
   17a70:	0035      	movs	r5, r6
   17a72:	4698      	mov	r8, r3
   17a74:	0016      	movs	r6, r2
   17a76:	464b      	mov	r3, r9
   17a78:	6075      	str	r5, [r6, #4]
   17a7a:	6033      	str	r3, [r6, #0]
   17a7c:	1964      	adds	r4, r4, r5
   17a7e:	e629      	b.n	176d4 <_svfprintf_r+0x8f8>
   17a80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17a82:	681a      	ldr	r2, [r3, #0]
   17a84:	f7ff fbfb 	bl	1727e <_svfprintf_r+0x4a2>
   17a88:	6813      	ldr	r3, [r2, #0]
   17a8a:	9307      	str	r3, [sp, #28]
   17a8c:	f7ff fa82 	bl	16f94 <_svfprintf_r+0x1b8>
   17a90:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17a92:	681a      	ldr	r2, [r3, #0]
   17a94:	f7ff fb84 	bl	171a0 <_svfprintf_r+0x3c4>
   17a98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17a9a:	681a      	ldr	r2, [r3, #0]
   17a9c:	f7ff fbd1 	bl	17242 <_svfprintf_r+0x466>
   17aa0:	9b19      	ldr	r3, [sp, #100]	; 0x64
   17aa2:	68ba      	ldr	r2, [r7, #8]
   17aa4:	6033      	str	r3, [r6, #0]
   17aa6:	9b18      	ldr	r3, [sp, #96]	; 0x60
   17aa8:	469c      	mov	ip, r3
   17aaa:	6073      	str	r3, [r6, #4]
   17aac:	687b      	ldr	r3, [r7, #4]
   17aae:	4462      	add	r2, ip
   17ab0:	3301      	adds	r3, #1
   17ab2:	0014      	movs	r4, r2
   17ab4:	60ba      	str	r2, [r7, #8]
   17ab6:	607b      	str	r3, [r7, #4]
   17ab8:	2b07      	cmp	r3, #7
   17aba:	dd00      	ble.n	17abe <_svfprintf_r+0xce2>
   17abc:	e202      	b.n	17ec4 <_svfprintf_r+0x10e8>
   17abe:	3608      	adds	r6, #8
   17ac0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   17ac2:	1e5d      	subs	r5, r3, #1
   17ac4:	2d00      	cmp	r5, #0
   17ac6:	dc00      	bgt.n	17aca <_svfprintf_r+0xcee>
   17ac8:	e57e      	b.n	175c8 <_svfprintf_r+0x7ec>
   17aca:	4a70      	ldr	r2, [pc, #448]	; (17c8c <_svfprintf_r+0xeb0>)
   17acc:	687b      	ldr	r3, [r7, #4]
   17ace:	4691      	mov	r9, r2
   17ad0:	2d10      	cmp	r5, #16
   17ad2:	dd25      	ble.n	17b20 <_svfprintf_r+0xd44>
   17ad4:	2210      	movs	r2, #16
   17ad6:	0021      	movs	r1, r4
   17ad8:	4690      	mov	r8, r2
   17ada:	9c09      	ldr	r4, [sp, #36]	; 0x24
   17adc:	0032      	movs	r2, r6
   17ade:	002e      	movs	r6, r5
   17ae0:	464d      	mov	r5, r9
   17ae2:	e003      	b.n	17aec <_svfprintf_r+0xd10>
   17ae4:	3208      	adds	r2, #8
   17ae6:	3e10      	subs	r6, #16
   17ae8:	2e10      	cmp	r6, #16
   17aea:	dd15      	ble.n	17b18 <_svfprintf_r+0xd3c>
   17aec:	4640      	mov	r0, r8
   17aee:	3110      	adds	r1, #16
   17af0:	3301      	adds	r3, #1
   17af2:	6015      	str	r5, [r2, #0]
   17af4:	6050      	str	r0, [r2, #4]
   17af6:	60b9      	str	r1, [r7, #8]
   17af8:	607b      	str	r3, [r7, #4]
   17afa:	2b07      	cmp	r3, #7
   17afc:	ddf2      	ble.n	17ae4 <_svfprintf_r+0xd08>
   17afe:	003a      	movs	r2, r7
   17b00:	9906      	ldr	r1, [sp, #24]
   17b02:	0020      	movs	r0, r4
   17b04:	f004 fbda 	bl	1c2bc <__ssprint_r>
   17b08:	2800      	cmp	r0, #0
   17b0a:	d001      	beq.n	17b10 <_svfprintf_r+0xd34>
   17b0c:	f7ff f9ed 	bl	16eea <_svfprintf_r+0x10e>
   17b10:	68b9      	ldr	r1, [r7, #8]
   17b12:	687b      	ldr	r3, [r7, #4]
   17b14:	aa32      	add	r2, sp, #200	; 0xc8
   17b16:	e7e6      	b.n	17ae6 <_svfprintf_r+0xd0a>
   17b18:	46a9      	mov	r9, r5
   17b1a:	000c      	movs	r4, r1
   17b1c:	0035      	movs	r5, r6
   17b1e:	0016      	movs	r6, r2
   17b20:	464a      	mov	r2, r9
   17b22:	1964      	adds	r4, r4, r5
   17b24:	3301      	adds	r3, #1
   17b26:	6032      	str	r2, [r6, #0]
   17b28:	6075      	str	r5, [r6, #4]
   17b2a:	60bc      	str	r4, [r7, #8]
   17b2c:	607b      	str	r3, [r7, #4]
   17b2e:	2b07      	cmp	r3, #7
   17b30:	dc00      	bgt.n	17b34 <_svfprintf_r+0xd58>
   17b32:	e548      	b.n	175c6 <_svfprintf_r+0x7ea>
   17b34:	e5e5      	b.n	17702 <_svfprintf_r+0x926>
   17b36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   17b38:	2b09      	cmp	r3, #9
   17b3a:	d900      	bls.n	17b3e <_svfprintf_r+0xd62>
   17b3c:	e730      	b.n	179a0 <_svfprintf_r+0xbc4>
   17b3e:	9c08      	ldr	r4, [sp, #32]
   17b40:	2227      	movs	r2, #39	; 0x27
   17b42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   17b44:	a928      	add	r1, sp, #160	; 0xa0
   17b46:	3330      	adds	r3, #48	; 0x30
   17b48:	548b      	strb	r3, [r1, r2]
   17b4a:	2301      	movs	r3, #1
   17b4c:	aa16      	add	r2, sp, #88	; 0x58
   17b4e:	4694      	mov	ip, r2
   17b50:	930e      	str	r3, [sp, #56]	; 0x38
   17b52:	336e      	adds	r3, #110	; 0x6e
   17b54:	4463      	add	r3, ip
   17b56:	9408      	str	r4, [sp, #32]
   17b58:	9311      	str	r3, [sp, #68]	; 0x44
   17b5a:	f7ff fa4f 	bl	16ffc <_svfprintf_r+0x220>
   17b5e:	2b30      	cmp	r3, #48	; 0x30
   17b60:	d100      	bne.n	17b64 <_svfprintf_r+0xd88>
   17b62:	e20b      	b.n	17f7c <_svfprintf_r+0x11a0>
   17b64:	2330      	movs	r3, #48	; 0x30
   17b66:	3a02      	subs	r2, #2
   17b68:	7013      	strb	r3, [r2, #0]
   17b6a:	ab32      	add	r3, sp, #200	; 0xc8
   17b6c:	1a9b      	subs	r3, r3, r2
   17b6e:	930e      	str	r3, [sp, #56]	; 0x38
   17b70:	9211      	str	r2, [sp, #68]	; 0x44
   17b72:	f7ff fa43 	bl	16ffc <_svfprintf_r+0x220>
   17b76:	46b0      	mov	r8, r6
   17b78:	46a1      	mov	r9, r4
   17b7a:	0016      	movs	r6, r2
   17b7c:	000c      	movs	r4, r1
   17b7e:	464a      	mov	r2, r9
   17b80:	6032      	str	r2, [r6, #0]
   17b82:	4642      	mov	r2, r8
   17b84:	4444      	add	r4, r8
   17b86:	3301      	adds	r3, #1
   17b88:	6072      	str	r2, [r6, #4]
   17b8a:	60bc      	str	r4, [r7, #8]
   17b8c:	607b      	str	r3, [r7, #4]
   17b8e:	2b07      	cmp	r3, #7
   17b90:	dd00      	ble.n	17b94 <_svfprintf_r+0xdb8>
   17b92:	e29c      	b.n	180ce <_svfprintf_r+0x12f2>
   17b94:	3608      	adds	r6, #8
   17b96:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   17b98:	9a14      	ldr	r2, [sp, #80]	; 0x50
   17b9a:	4293      	cmp	r3, r2
   17b9c:	db4c      	blt.n	17c38 <_svfprintf_r+0xe5c>
   17b9e:	9a08      	ldr	r2, [sp, #32]
   17ba0:	07d2      	lsls	r2, r2, #31
   17ba2:	d449      	bmi.n	17c38 <_svfprintf_r+0xe5c>
   17ba4:	9a14      	ldr	r2, [sp, #80]	; 0x50
   17ba6:	9913      	ldr	r1, [sp, #76]	; 0x4c
   17ba8:	1ad3      	subs	r3, r2, r3
   17baa:	1a52      	subs	r2, r2, r1
   17bac:	4690      	mov	r8, r2
   17bae:	429a      	cmp	r2, r3
   17bb0:	dd00      	ble.n	17bb4 <_svfprintf_r+0xdd8>
   17bb2:	4698      	mov	r8, r3
   17bb4:	4642      	mov	r2, r8
   17bb6:	2a00      	cmp	r2, #0
   17bb8:	dd0f      	ble.n	17bda <_svfprintf_r+0xdfe>
   17bba:	9913      	ldr	r1, [sp, #76]	; 0x4c
   17bbc:	9a11      	ldr	r2, [sp, #68]	; 0x44
   17bbe:	468c      	mov	ip, r1
   17bc0:	4462      	add	r2, ip
   17bc2:	6032      	str	r2, [r6, #0]
   17bc4:	4642      	mov	r2, r8
   17bc6:	6072      	str	r2, [r6, #4]
   17bc8:	687a      	ldr	r2, [r7, #4]
   17bca:	4444      	add	r4, r8
   17bcc:	3201      	adds	r2, #1
   17bce:	60bc      	str	r4, [r7, #8]
   17bd0:	607a      	str	r2, [r7, #4]
   17bd2:	2a07      	cmp	r2, #7
   17bd4:	dd00      	ble.n	17bd8 <_svfprintf_r+0xdfc>
   17bd6:	e286      	b.n	180e6 <_svfprintf_r+0x130a>
   17bd8:	3608      	adds	r6, #8
   17bda:	4642      	mov	r2, r8
   17bdc:	43d5      	mvns	r5, r2
   17bde:	17ed      	asrs	r5, r5, #31
   17be0:	4015      	ands	r5, r2
   17be2:	1b5d      	subs	r5, r3, r5
   17be4:	2d00      	cmp	r5, #0
   17be6:	dc00      	bgt.n	17bea <_svfprintf_r+0xe0e>
   17be8:	e4ee      	b.n	175c8 <_svfprintf_r+0x7ec>
   17bea:	4a28      	ldr	r2, [pc, #160]	; (17c8c <_svfprintf_r+0xeb0>)
   17bec:	687b      	ldr	r3, [r7, #4]
   17bee:	4691      	mov	r9, r2
   17bf0:	2d10      	cmp	r5, #16
   17bf2:	dd95      	ble.n	17b20 <_svfprintf_r+0xd44>
   17bf4:	2210      	movs	r2, #16
   17bf6:	0021      	movs	r1, r4
   17bf8:	4690      	mov	r8, r2
   17bfa:	9c09      	ldr	r4, [sp, #36]	; 0x24
   17bfc:	0032      	movs	r2, r6
   17bfe:	002e      	movs	r6, r5
   17c00:	464d      	mov	r5, r9
   17c02:	e003      	b.n	17c0c <_svfprintf_r+0xe30>
   17c04:	3208      	adds	r2, #8
   17c06:	3e10      	subs	r6, #16
   17c08:	2e10      	cmp	r6, #16
   17c0a:	dd85      	ble.n	17b18 <_svfprintf_r+0xd3c>
   17c0c:	4640      	mov	r0, r8
   17c0e:	3110      	adds	r1, #16
   17c10:	3301      	adds	r3, #1
   17c12:	6015      	str	r5, [r2, #0]
   17c14:	6050      	str	r0, [r2, #4]
   17c16:	60b9      	str	r1, [r7, #8]
   17c18:	607b      	str	r3, [r7, #4]
   17c1a:	2b07      	cmp	r3, #7
   17c1c:	ddf2      	ble.n	17c04 <_svfprintf_r+0xe28>
   17c1e:	003a      	movs	r2, r7
   17c20:	9906      	ldr	r1, [sp, #24]
   17c22:	0020      	movs	r0, r4
   17c24:	f004 fb4a 	bl	1c2bc <__ssprint_r>
   17c28:	2800      	cmp	r0, #0
   17c2a:	d001      	beq.n	17c30 <_svfprintf_r+0xe54>
   17c2c:	f7ff f95d 	bl	16eea <_svfprintf_r+0x10e>
   17c30:	68b9      	ldr	r1, [r7, #8]
   17c32:	687b      	ldr	r3, [r7, #4]
   17c34:	aa32      	add	r2, sp, #200	; 0xc8
   17c36:	e7e6      	b.n	17c06 <_svfprintf_r+0xe2a>
   17c38:	9a19      	ldr	r2, [sp, #100]	; 0x64
   17c3a:	6032      	str	r2, [r6, #0]
   17c3c:	9a18      	ldr	r2, [sp, #96]	; 0x60
   17c3e:	4694      	mov	ip, r2
   17c40:	6072      	str	r2, [r6, #4]
   17c42:	687a      	ldr	r2, [r7, #4]
   17c44:	4464      	add	r4, ip
   17c46:	3201      	adds	r2, #1
   17c48:	60bc      	str	r4, [r7, #8]
   17c4a:	607a      	str	r2, [r7, #4]
   17c4c:	2a07      	cmp	r2, #7
   17c4e:	dd00      	ble.n	17c52 <_svfprintf_r+0xe76>
   17c50:	e230      	b.n	180b4 <_svfprintf_r+0x12d8>
   17c52:	3608      	adds	r6, #8
   17c54:	e7a6      	b.n	17ba4 <_svfprintf_r+0xdc8>
   17c56:	003a      	movs	r2, r7
   17c58:	9906      	ldr	r1, [sp, #24]
   17c5a:	9809      	ldr	r0, [sp, #36]	; 0x24
   17c5c:	f004 fb2e 	bl	1c2bc <__ssprint_r>
   17c60:	2800      	cmp	r0, #0
   17c62:	d001      	beq.n	17c68 <_svfprintf_r+0xe8c>
   17c64:	f7ff f941 	bl	16eea <_svfprintf_r+0x10e>
   17c68:	68bc      	ldr	r4, [r7, #8]
   17c6a:	687b      	ldr	r3, [r7, #4]
   17c6c:	ae32      	add	r6, sp, #200	; 0xc8
   17c6e:	e513      	b.n	17698 <_svfprintf_r+0x8bc>
   17c70:	003a      	movs	r2, r7
   17c72:	9906      	ldr	r1, [sp, #24]
   17c74:	9809      	ldr	r0, [sp, #36]	; 0x24
   17c76:	f004 fb21 	bl	1c2bc <__ssprint_r>
   17c7a:	2800      	cmp	r0, #0
   17c7c:	d001      	beq.n	17c82 <_svfprintf_r+0xea6>
   17c7e:	f7ff f934 	bl	16eea <_svfprintf_r+0x10e>
   17c82:	687b      	ldr	r3, [r7, #4]
   17c84:	68bc      	ldr	r4, [r7, #8]
   17c86:	4698      	mov	r8, r3
   17c88:	ae32      	add	r6, sp, #200	; 0xc8
   17c8a:	e513      	b.n	176b4 <_svfprintf_r+0x8d8>
   17c8c:	0001e98c 	.word	0x0001e98c
   17c90:	2307      	movs	r3, #7
   17c92:	3207      	adds	r2, #7
   17c94:	439a      	bics	r2, r3
   17c96:	3301      	adds	r3, #1
   17c98:	469c      	mov	ip, r3
   17c9a:	4494      	add	ip, r2
   17c9c:	4663      	mov	r3, ip
   17c9e:	930f      	str	r3, [sp, #60]	; 0x3c
   17ca0:	6853      	ldr	r3, [r2, #4]
   17ca2:	6812      	ldr	r2, [r2, #0]
   17ca4:	930d      	str	r3, [sp, #52]	; 0x34
   17ca6:	920c      	str	r2, [sp, #48]	; 0x30
   17ca8:	2b00      	cmp	r3, #0
   17caa:	db01      	blt.n	17cb0 <_svfprintf_r+0xed4>
   17cac:	f7ff f97a 	bl	16fa4 <_svfprintf_r+0x1c8>
   17cb0:	980c      	ldr	r0, [sp, #48]	; 0x30
   17cb2:	990d      	ldr	r1, [sp, #52]	; 0x34
   17cb4:	2300      	movs	r3, #0
   17cb6:	4242      	negs	r2, r0
   17cb8:	418b      	sbcs	r3, r1
   17cba:	0011      	movs	r1, r2
   17cbc:	001a      	movs	r2, r3
   17cbe:	232d      	movs	r3, #45	; 0x2d
   17cc0:	a816      	add	r0, sp, #88	; 0x58
   17cc2:	77c3      	strb	r3, [r0, #31]
   17cc4:	0008      	movs	r0, r1
   17cc6:	4310      	orrs	r0, r2
   17cc8:	910c      	str	r1, [sp, #48]	; 0x30
   17cca:	920d      	str	r2, [sp, #52]	; 0x34
   17ccc:	4698      	mov	r8, r3
   17cce:	0002      	movs	r2, r0
   17cd0:	3b2c      	subs	r3, #44	; 0x2c
   17cd2:	f7ff f970 	bl	16fb6 <_svfprintf_r+0x1da>
   17cd6:	003a      	movs	r2, r7
   17cd8:	9906      	ldr	r1, [sp, #24]
   17cda:	9809      	ldr	r0, [sp, #36]	; 0x24
   17cdc:	f004 faee 	bl	1c2bc <__ssprint_r>
   17ce0:	2800      	cmp	r0, #0
   17ce2:	d001      	beq.n	17ce8 <_svfprintf_r+0xf0c>
   17ce4:	f7ff f901 	bl	16eea <_svfprintf_r+0x10e>
   17ce8:	68bc      	ldr	r4, [r7, #8]
   17cea:	ae32      	add	r6, sp, #200	; 0xc8
   17cec:	e418      	b.n	17520 <_svfprintf_r+0x744>
   17cee:	9916      	ldr	r1, [sp, #88]	; 0x58
   17cf0:	9d15      	ldr	r5, [sp, #84]	; 0x54
   17cf2:	000a      	movs	r2, r1
   17cf4:	0008      	movs	r0, r1
   17cf6:	002b      	movs	r3, r5
   17cf8:	0029      	movs	r1, r5
   17cfa:	f004 fe3d 	bl	1c978 <__aeabi_dcmpun>
   17cfe:	2800      	cmp	r0, #0
   17d00:	d000      	beq.n	17d04 <_svfprintf_r+0xf28>
   17d02:	e2e6      	b.n	182d2 <_svfprintf_r+0x14f6>
   17d04:	4653      	mov	r3, sl
   17d06:	3301      	adds	r3, #1
   17d08:	d100      	bne.n	17d0c <_svfprintf_r+0xf30>
   17d0a:	e20d      	b.n	18128 <_svfprintf_r+0x134c>
   17d0c:	2320      	movs	r3, #32
   17d0e:	9a12      	ldr	r2, [sp, #72]	; 0x48
   17d10:	439a      	bics	r2, r3
   17d12:	920e      	str	r2, [sp, #56]	; 0x38
   17d14:	2a47      	cmp	r2, #71	; 0x47
   17d16:	d100      	bne.n	17d1a <_svfprintf_r+0xf3e>
   17d18:	e11c      	b.n	17f54 <_svfprintf_r+0x1178>
   17d1a:	2380      	movs	r3, #128	; 0x80
   17d1c:	005b      	lsls	r3, r3, #1
   17d1e:	4323      	orrs	r3, r4
   17d20:	9308      	str	r3, [sp, #32]
   17d22:	9b15      	ldr	r3, [sp, #84]	; 0x54
   17d24:	2b00      	cmp	r3, #0
   17d26:	da00      	bge.n	17d2a <_svfprintf_r+0xf4e>
   17d28:	e221      	b.n	1816e <_svfprintf_r+0x1392>
   17d2a:	9a16      	ldr	r2, [sp, #88]	; 0x58
   17d2c:	9307      	str	r3, [sp, #28]
   17d2e:	2300      	movs	r3, #0
   17d30:	4691      	mov	r9, r2
   17d32:	9310      	str	r3, [sp, #64]	; 0x40
   17d34:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17d36:	2b66      	cmp	r3, #102	; 0x66
   17d38:	d100      	bne.n	17d3c <_svfprintf_r+0xf60>
   17d3a:	e1fc      	b.n	18136 <_svfprintf_r+0x135a>
   17d3c:	2b46      	cmp	r3, #70	; 0x46
   17d3e:	d100      	bne.n	17d42 <_svfprintf_r+0xf66>
   17d40:	e0db      	b.n	17efa <_svfprintf_r+0x111e>
   17d42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   17d44:	9809      	ldr	r0, [sp, #36]	; 0x24
   17d46:	3a45      	subs	r2, #69	; 0x45
   17d48:	0013      	movs	r3, r2
   17d4a:	4259      	negs	r1, r3
   17d4c:	4159      	adcs	r1, r3
   17d4e:	ab20      	add	r3, sp, #128	; 0x80
   17d50:	000d      	movs	r5, r1
   17d52:	9303      	str	r3, [sp, #12]
   17d54:	ab1f      	add	r3, sp, #124	; 0x7c
   17d56:	9302      	str	r3, [sp, #8]
   17d58:	2302      	movs	r3, #2
   17d5a:	aa23      	add	r2, sp, #140	; 0x8c
   17d5c:	4455      	add	r5, sl
   17d5e:	921b      	str	r2, [sp, #108]	; 0x6c
   17d60:	9204      	str	r2, [sp, #16]
   17d62:	9300      	str	r3, [sp, #0]
   17d64:	9501      	str	r5, [sp, #4]
   17d66:	9b07      	ldr	r3, [sp, #28]
   17d68:	464a      	mov	r2, r9
   17d6a:	f002 f821 	bl	19db0 <_dtoa_r>
   17d6e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17d70:	9011      	str	r0, [sp, #68]	; 0x44
   17d72:	2b67      	cmp	r3, #103	; 0x67
   17d74:	d000      	beq.n	17d78 <_svfprintf_r+0xf9c>
   17d76:	e239      	b.n	181ec <_svfprintf_r+0x1410>
   17d78:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17d7a:	4698      	mov	r8, r3
   17d7c:	44a8      	add	r8, r5
   17d7e:	07e3      	lsls	r3, r4, #31
   17d80:	d400      	bmi.n	17d84 <_svfprintf_r+0xfa8>
   17d82:	e28b      	b.n	1829c <_svfprintf_r+0x14c0>
   17d84:	2300      	movs	r3, #0
   17d86:	2200      	movs	r2, #0
   17d88:	4648      	mov	r0, r9
   17d8a:	9907      	ldr	r1, [sp, #28]
   17d8c:	f7fd fdee 	bl	1596c <__aeabi_dcmpeq>
   17d90:	4643      	mov	r3, r8
   17d92:	2800      	cmp	r0, #0
   17d94:	d10a      	bne.n	17dac <_svfprintf_r+0xfd0>
   17d96:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   17d98:	4543      	cmp	r3, r8
   17d9a:	d207      	bcs.n	17dac <_svfprintf_r+0xfd0>
   17d9c:	2130      	movs	r1, #48	; 0x30
   17d9e:	4640      	mov	r0, r8
   17da0:	1c5a      	adds	r2, r3, #1
   17da2:	9223      	str	r2, [sp, #140]	; 0x8c
   17da4:	7019      	strb	r1, [r3, #0]
   17da6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   17da8:	4298      	cmp	r0, r3
   17daa:	d8f9      	bhi.n	17da0 <_svfprintf_r+0xfc4>
   17dac:	9a11      	ldr	r2, [sp, #68]	; 0x44
   17dae:	1a9b      	subs	r3, r3, r2
   17db0:	9314      	str	r3, [sp, #80]	; 0x50
   17db2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   17db4:	2b47      	cmp	r3, #71	; 0x47
   17db6:	d100      	bne.n	17dba <_svfprintf_r+0xfde>
   17db8:	e0f6      	b.n	17fa8 <_svfprintf_r+0x11cc>
   17dba:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17dbc:	2b65      	cmp	r3, #101	; 0x65
   17dbe:	dc00      	bgt.n	17dc2 <_svfprintf_r+0xfe6>
   17dc0:	e226      	b.n	18210 <_svfprintf_r+0x1434>
   17dc2:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17dc4:	2b66      	cmp	r3, #102	; 0x66
   17dc6:	d100      	bne.n	17dca <_svfprintf_r+0xfee>
   17dc8:	e1f4      	b.n	181b4 <_svfprintf_r+0x13d8>
   17dca:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   17dcc:	9313      	str	r3, [sp, #76]	; 0x4c
   17dce:	9b14      	ldr	r3, [sp, #80]	; 0x50
   17dd0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   17dd2:	0019      	movs	r1, r3
   17dd4:	4291      	cmp	r1, r2
   17dd6:	dd00      	ble.n	17dda <_svfprintf_r+0xffe>
   17dd8:	e1d4      	b.n	18184 <_svfprintf_r+0x13a8>
   17dda:	07e3      	lsls	r3, r4, #31
   17ddc:	d500      	bpl.n	17de0 <_svfprintf_r+0x1004>
   17dde:	e249      	b.n	18274 <_svfprintf_r+0x1498>
   17de0:	43d3      	mvns	r3, r2
   17de2:	17db      	asrs	r3, r3, #31
   17de4:	0011      	movs	r1, r2
   17de6:	401a      	ands	r2, r3
   17de8:	2367      	movs	r3, #103	; 0x67
   17dea:	9207      	str	r2, [sp, #28]
   17dec:	910e      	str	r1, [sp, #56]	; 0x38
   17dee:	9312      	str	r3, [sp, #72]	; 0x48
   17df0:	9b10      	ldr	r3, [sp, #64]	; 0x40
   17df2:	2b00      	cmp	r3, #0
   17df4:	d000      	beq.n	17df8 <_svfprintf_r+0x101c>
   17df6:	e0cf      	b.n	17f98 <_svfprintf_r+0x11bc>
   17df8:	ab16      	add	r3, sp, #88	; 0x58
   17dfa:	7fdb      	ldrb	r3, [r3, #31]
   17dfc:	4698      	mov	r8, r3
   17dfe:	2300      	movs	r3, #0
   17e00:	469a      	mov	sl, r3
   17e02:	f7ff f903 	bl	1700c <_svfprintf_r+0x230>
   17e06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17e08:	990a      	ldr	r1, [sp, #40]	; 0x28
   17e0a:	6813      	ldr	r3, [r2, #0]
   17e0c:	6019      	str	r1, [r3, #0]
   17e0e:	0013      	movs	r3, r2
   17e10:	3304      	adds	r3, #4
   17e12:	930f      	str	r3, [sp, #60]	; 0x3c
   17e14:	f7ff f80d 	bl	16e32 <_svfprintf_r+0x56>
   17e18:	003a      	movs	r2, r7
   17e1a:	9906      	ldr	r1, [sp, #24]
   17e1c:	9809      	ldr	r0, [sp, #36]	; 0x24
   17e1e:	f004 fa4d 	bl	1c2bc <__ssprint_r>
   17e22:	2800      	cmp	r0, #0
   17e24:	d001      	beq.n	17e2a <_svfprintf_r+0x104e>
   17e26:	f7ff f860 	bl	16eea <_svfprintf_r+0x10e>
   17e2a:	ae32      	add	r6, sp, #200	; 0xc8
   17e2c:	e48e      	b.n	1774c <_svfprintf_r+0x970>
   17e2e:	4bde      	ldr	r3, [pc, #888]	; (181a8 <_svfprintf_r+0x13cc>)
   17e30:	3401      	adds	r4, #1
   17e32:	6033      	str	r3, [r6, #0]
   17e34:	2301      	movs	r3, #1
   17e36:	6073      	str	r3, [r6, #4]
   17e38:	687b      	ldr	r3, [r7, #4]
   17e3a:	60bc      	str	r4, [r7, #8]
   17e3c:	3301      	adds	r3, #1
   17e3e:	607b      	str	r3, [r7, #4]
   17e40:	2b07      	cmp	r3, #7
   17e42:	dc7a      	bgt.n	17f3a <_svfprintf_r+0x115e>
   17e44:	3608      	adds	r6, #8
   17e46:	2800      	cmp	r0, #0
   17e48:	d107      	bne.n	17e5a <_svfprintf_r+0x107e>
   17e4a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   17e4c:	2b00      	cmp	r3, #0
   17e4e:	d104      	bne.n	17e5a <_svfprintf_r+0x107e>
   17e50:	9b08      	ldr	r3, [sp, #32]
   17e52:	07db      	lsls	r3, r3, #31
   17e54:	d401      	bmi.n	17e5a <_svfprintf_r+0x107e>
   17e56:	f7ff fbb7 	bl	175c8 <_svfprintf_r+0x7ec>
   17e5a:	9b19      	ldr	r3, [sp, #100]	; 0x64
   17e5c:	6033      	str	r3, [r6, #0]
   17e5e:	9b18      	ldr	r3, [sp, #96]	; 0x60
   17e60:	1919      	adds	r1, r3, r4
   17e62:	6073      	str	r3, [r6, #4]
   17e64:	687b      	ldr	r3, [r7, #4]
   17e66:	60b9      	str	r1, [r7, #8]
   17e68:	3301      	adds	r3, #1
   17e6a:	607b      	str	r3, [r7, #4]
   17e6c:	2b07      	cmp	r3, #7
   17e6e:	dd00      	ble.n	17e72 <_svfprintf_r+0x1096>
   17e70:	e1f2      	b.n	18258 <_svfprintf_r+0x147c>
   17e72:	0032      	movs	r2, r6
   17e74:	3208      	adds	r2, #8
   17e76:	2800      	cmp	r0, #0
   17e78:	da00      	bge.n	17e7c <_svfprintf_r+0x10a0>
   17e7a:	e1cc      	b.n	18216 <_svfprintf_r+0x143a>
   17e7c:	9811      	ldr	r0, [sp, #68]	; 0x44
   17e7e:	3301      	adds	r3, #1
   17e80:	6010      	str	r0, [r2, #0]
   17e82:	9814      	ldr	r0, [sp, #80]	; 0x50
   17e84:	607b      	str	r3, [r7, #4]
   17e86:	1844      	adds	r4, r0, r1
   17e88:	6050      	str	r0, [r2, #4]
   17e8a:	60bc      	str	r4, [r7, #8]
   17e8c:	2b07      	cmp	r3, #7
   17e8e:	dd00      	ble.n	17e92 <_svfprintf_r+0x10b6>
   17e90:	e437      	b.n	17702 <_svfprintf_r+0x926>
   17e92:	3208      	adds	r2, #8
   17e94:	0016      	movs	r6, r2
   17e96:	f7ff fb97 	bl	175c8 <_svfprintf_r+0x7ec>
   17e9a:	990f      	ldr	r1, [sp, #60]	; 0x3c
   17e9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   17e9e:	680b      	ldr	r3, [r1, #0]
   17ea0:	601a      	str	r2, [r3, #0]
   17ea2:	17d2      	asrs	r2, r2, #31
   17ea4:	605a      	str	r2, [r3, #4]
   17ea6:	000b      	movs	r3, r1
   17ea8:	3304      	adds	r3, #4
   17eaa:	930f      	str	r3, [sp, #60]	; 0x3c
   17eac:	f7fe ffc1 	bl	16e32 <_svfprintf_r+0x56>
   17eb0:	464b      	mov	r3, r9
   17eb2:	3101      	adds	r1, #1
   17eb4:	431c      	orrs	r4, r3
   17eb6:	780b      	ldrb	r3, [r1, #0]
   17eb8:	f7fe fff4 	bl	16ea4 <_svfprintf_r+0xc8>
   17ebc:	4bbb      	ldr	r3, [pc, #748]	; (181ac <_svfprintf_r+0x13d0>)
   17ebe:	9311      	str	r3, [sp, #68]	; 0x44
   17ec0:	f7ff f937 	bl	17132 <_svfprintf_r+0x356>
   17ec4:	003a      	movs	r2, r7
   17ec6:	9906      	ldr	r1, [sp, #24]
   17ec8:	9809      	ldr	r0, [sp, #36]	; 0x24
   17eca:	f004 f9f7 	bl	1c2bc <__ssprint_r>
   17ece:	2800      	cmp	r0, #0
   17ed0:	d001      	beq.n	17ed6 <_svfprintf_r+0x10fa>
   17ed2:	f7ff f80a 	bl	16eea <_svfprintf_r+0x10e>
   17ed6:	68bc      	ldr	r4, [r7, #8]
   17ed8:	ae32      	add	r6, sp, #200	; 0xc8
   17eda:	e5f1      	b.n	17ac0 <_svfprintf_r+0xce4>
   17edc:	2140      	movs	r1, #64	; 0x40
   17ede:	9809      	ldr	r0, [sp, #36]	; 0x24
   17ee0:	f7fd feb0 	bl	15c44 <_malloc_r>
   17ee4:	9b06      	ldr	r3, [sp, #24]
   17ee6:	6018      	str	r0, [r3, #0]
   17ee8:	6118      	str	r0, [r3, #16]
   17eea:	2800      	cmp	r0, #0
   17eec:	d100      	bne.n	17ef0 <_svfprintf_r+0x1114>
   17eee:	e24f      	b.n	18390 <_svfprintf_r+0x15b4>
   17ef0:	2340      	movs	r3, #64	; 0x40
   17ef2:	9a06      	ldr	r2, [sp, #24]
   17ef4:	6153      	str	r3, [r2, #20]
   17ef6:	f7fe ff8e 	bl	16e16 <_svfprintf_r+0x3a>
   17efa:	ab23      	add	r3, sp, #140	; 0x8c
   17efc:	931b      	str	r3, [sp, #108]	; 0x6c
   17efe:	9304      	str	r3, [sp, #16]
   17f00:	ab20      	add	r3, sp, #128	; 0x80
   17f02:	9303      	str	r3, [sp, #12]
   17f04:	ab1f      	add	r3, sp, #124	; 0x7c
   17f06:	9302      	str	r3, [sp, #8]
   17f08:	4653      	mov	r3, sl
   17f0a:	9301      	str	r3, [sp, #4]
   17f0c:	2303      	movs	r3, #3
   17f0e:	464a      	mov	r2, r9
   17f10:	9300      	str	r3, [sp, #0]
   17f12:	9809      	ldr	r0, [sp, #36]	; 0x24
   17f14:	9b07      	ldr	r3, [sp, #28]
   17f16:	f001 ff4b 	bl	19db0 <_dtoa_r>
   17f1a:	4655      	mov	r5, sl
   17f1c:	9011      	str	r0, [sp, #68]	; 0x44
   17f1e:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17f20:	4698      	mov	r8, r3
   17f22:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17f24:	44a8      	add	r8, r5
   17f26:	2b46      	cmp	r3, #70	; 0x46
   17f28:	d000      	beq.n	17f2c <_svfprintf_r+0x1150>
   17f2a:	e72b      	b.n	17d84 <_svfprintf_r+0xfa8>
   17f2c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17f2e:	781b      	ldrb	r3, [r3, #0]
   17f30:	2b30      	cmp	r3, #48	; 0x30
   17f32:	d016      	beq.n	17f62 <_svfprintf_r+0x1186>
   17f34:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   17f36:	4498      	add	r8, r3
   17f38:	e724      	b.n	17d84 <_svfprintf_r+0xfa8>
   17f3a:	003a      	movs	r2, r7
   17f3c:	9906      	ldr	r1, [sp, #24]
   17f3e:	9809      	ldr	r0, [sp, #36]	; 0x24
   17f40:	f004 f9bc 	bl	1c2bc <__ssprint_r>
   17f44:	2800      	cmp	r0, #0
   17f46:	d001      	beq.n	17f4c <_svfprintf_r+0x1170>
   17f48:	f7fe ffcf 	bl	16eea <_svfprintf_r+0x10e>
   17f4c:	981f      	ldr	r0, [sp, #124]	; 0x7c
   17f4e:	68bc      	ldr	r4, [r7, #8]
   17f50:	ae32      	add	r6, sp, #200	; 0xc8
   17f52:	e778      	b.n	17e46 <_svfprintf_r+0x106a>
   17f54:	4653      	mov	r3, sl
   17f56:	2b00      	cmp	r3, #0
   17f58:	d000      	beq.n	17f5c <_svfprintf_r+0x1180>
   17f5a:	e6de      	b.n	17d1a <_svfprintf_r+0xf3e>
   17f5c:	3301      	adds	r3, #1
   17f5e:	469a      	mov	sl, r3
   17f60:	e6db      	b.n	17d1a <_svfprintf_r+0xf3e>
   17f62:	2200      	movs	r2, #0
   17f64:	2300      	movs	r3, #0
   17f66:	4648      	mov	r0, r9
   17f68:	9907      	ldr	r1, [sp, #28]
   17f6a:	f7fd fcff 	bl	1596c <__aeabi_dcmpeq>
   17f6e:	2800      	cmp	r0, #0
   17f70:	d1e0      	bne.n	17f34 <_svfprintf_r+0x1158>
   17f72:	2301      	movs	r3, #1
   17f74:	1b5b      	subs	r3, r3, r5
   17f76:	931f      	str	r3, [sp, #124]	; 0x7c
   17f78:	4498      	add	r8, r3
   17f7a:	e703      	b.n	17d84 <_svfprintf_r+0xfa8>
   17f7c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   17f7e:	ab32      	add	r3, sp, #200	; 0xc8
   17f80:	1a9b      	subs	r3, r3, r2
   17f82:	930e      	str	r3, [sp, #56]	; 0x38
   17f84:	f7ff f83a 	bl	16ffc <_svfprintf_r+0x220>
   17f88:	9811      	ldr	r0, [sp, #68]	; 0x44
   17f8a:	f7fe fc45 	bl	16818 <strlen>
   17f8e:	0002      	movs	r2, r0
   17f90:	900e      	str	r0, [sp, #56]	; 0x38
   17f92:	0003      	movs	r3, r0
   17f94:	f7ff f9cd 	bl	17332 <_svfprintf_r+0x556>
   17f98:	232d      	movs	r3, #45	; 0x2d
   17f9a:	aa16      	add	r2, sp, #88	; 0x58
   17f9c:	77d3      	strb	r3, [r2, #31]
   17f9e:	4698      	mov	r8, r3
   17fa0:	2300      	movs	r3, #0
   17fa2:	469a      	mov	sl, r3
   17fa4:	f7ff f835 	bl	17012 <_svfprintf_r+0x236>
   17fa8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   17faa:	9313      	str	r3, [sp, #76]	; 0x4c
   17fac:	1cda      	adds	r2, r3, #3
   17fae:	db02      	blt.n	17fb6 <_svfprintf_r+0x11da>
   17fb0:	459a      	cmp	sl, r3
   17fb2:	db00      	blt.n	17fb6 <_svfprintf_r+0x11da>
   17fb4:	e70b      	b.n	17dce <_svfprintf_r+0xff2>
   17fb6:	9b12      	ldr	r3, [sp, #72]	; 0x48
   17fb8:	3b02      	subs	r3, #2
   17fba:	9312      	str	r3, [sp, #72]	; 0x48
   17fbc:	222c      	movs	r2, #44	; 0x2c
   17fbe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   17fc0:	2148      	movs	r1, #72	; 0x48
   17fc2:	1e5d      	subs	r5, r3, #1
   17fc4:	ab16      	add	r3, sp, #88	; 0x58
   17fc6:	189b      	adds	r3, r3, r2
   17fc8:	466a      	mov	r2, sp
   17fca:	1852      	adds	r2, r2, r1
   17fcc:	7812      	ldrb	r2, [r2, #0]
   17fce:	951f      	str	r5, [sp, #124]	; 0x7c
   17fd0:	701a      	strb	r2, [r3, #0]
   17fd2:	2d00      	cmp	r5, #0
   17fd4:	da00      	bge.n	17fd8 <_svfprintf_r+0x11fc>
   17fd6:	e1a4      	b.n	18322 <_svfprintf_r+0x1546>
   17fd8:	212d      	movs	r1, #45	; 0x2d
   17fda:	232b      	movs	r3, #43	; 0x2b
   17fdc:	aa16      	add	r2, sp, #88	; 0x58
   17fde:	1852      	adds	r2, r2, r1
   17fe0:	7013      	strb	r3, [r2, #0]
   17fe2:	2d09      	cmp	r5, #9
   17fe4:	dc00      	bgt.n	17fe8 <_svfprintf_r+0x120c>
   17fe6:	e14c      	b.n	18282 <_svfprintf_r+0x14a6>
   17fe8:	aa16      	add	r2, sp, #88	; 0x58
   17fea:	233b      	movs	r3, #59	; 0x3b
   17fec:	4694      	mov	ip, r2
   17fee:	4463      	add	r3, ip
   17ff0:	469a      	mov	sl, r3
   17ff2:	46b1      	mov	r9, r6
   17ff4:	46a0      	mov	r8, r4
   17ff6:	4656      	mov	r6, sl
   17ff8:	e000      	b.n	17ffc <_svfprintf_r+0x1220>
   17ffa:	0026      	movs	r6, r4
   17ffc:	0028      	movs	r0, r5
   17ffe:	210a      	movs	r1, #10
   18000:	f7fa fec4 	bl	12d8c <__aeabi_idivmod>
   18004:	1e74      	subs	r4, r6, #1
   18006:	3130      	adds	r1, #48	; 0x30
   18008:	7021      	strb	r1, [r4, #0]
   1800a:	0028      	movs	r0, r5
   1800c:	210a      	movs	r1, #10
   1800e:	f7fa fdd7 	bl	12bc0 <__divsi3>
   18012:	0005      	movs	r5, r0
   18014:	2809      	cmp	r0, #9
   18016:	dcf0      	bgt.n	17ffa <_svfprintf_r+0x121e>
   18018:	0023      	movs	r3, r4
   1801a:	4644      	mov	r4, r8
   1801c:	46b0      	mov	r8, r6
   1801e:	464e      	mov	r6, r9
   18020:	4699      	mov	r9, r3
   18022:	0003      	movs	r3, r0
   18024:	3330      	adds	r3, #48	; 0x30
   18026:	b2d8      	uxtb	r0, r3
   18028:	4643      	mov	r3, r8
   1802a:	3b02      	subs	r3, #2
   1802c:	7018      	strb	r0, [r3, #0]
   1802e:	459a      	cmp	sl, r3
   18030:	d800      	bhi.n	18034 <_svfprintf_r+0x1258>
   18032:	e1b4      	b.n	1839e <_svfprintf_r+0x15c2>
   18034:	4642      	mov	r2, r8
   18036:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   18038:	4645      	mov	r5, r8
   1803a:	1a99      	subs	r1, r3, r2
   1803c:	2301      	movs	r3, #1
   1803e:	3107      	adds	r1, #7
   18040:	425b      	negs	r3, r3
   18042:	e001      	b.n	18048 <_svfprintf_r+0x126c>
   18044:	5ce8      	ldrb	r0, [r5, r3]
   18046:	3301      	adds	r3, #1
   18048:	aa21      	add	r2, sp, #132	; 0x84
   1804a:	18d2      	adds	r2, r2, r3
   1804c:	70d0      	strb	r0, [r2, #3]
   1804e:	428b      	cmp	r3, r1
   18050:	d1f8      	bne.n	18044 <_svfprintf_r+0x1268>
   18052:	a916      	add	r1, sp, #88	; 0x58
   18054:	468c      	mov	ip, r1
   18056:	222e      	movs	r2, #46	; 0x2e
   18058:	464b      	mov	r3, r9
   1805a:	4462      	add	r2, ip
   1805c:	4694      	mov	ip, r2
   1805e:	1afb      	subs	r3, r7, r3
   18060:	4463      	add	r3, ip
   18062:	aa21      	add	r2, sp, #132	; 0x84
   18064:	9914      	ldr	r1, [sp, #80]	; 0x50
   18066:	1a9b      	subs	r3, r3, r2
   18068:	469c      	mov	ip, r3
   1806a:	000a      	movs	r2, r1
   1806c:	4462      	add	r2, ip
   1806e:	931a      	str	r3, [sp, #104]	; 0x68
   18070:	920e      	str	r2, [sp, #56]	; 0x38
   18072:	2901      	cmp	r1, #1
   18074:	dc00      	bgt.n	18078 <_svfprintf_r+0x129c>
   18076:	e145      	b.n	18304 <_svfprintf_r+0x1528>
   18078:	9a18      	ldr	r2, [sp, #96]	; 0x60
   1807a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1807c:	4694      	mov	ip, r2
   1807e:	4463      	add	r3, ip
   18080:	001a      	movs	r2, r3
   18082:	930e      	str	r3, [sp, #56]	; 0x38
   18084:	43db      	mvns	r3, r3
   18086:	17db      	asrs	r3, r3, #31
   18088:	401a      	ands	r2, r3
   1808a:	2300      	movs	r3, #0
   1808c:	9207      	str	r2, [sp, #28]
   1808e:	9313      	str	r3, [sp, #76]	; 0x4c
   18090:	e6ae      	b.n	17df0 <_svfprintf_r+0x1014>
   18092:	2301      	movs	r3, #1
   18094:	425b      	negs	r3, r3
   18096:	930a      	str	r3, [sp, #40]	; 0x28
   18098:	f7fe ff2d 	bl	16ef6 <_svfprintf_r+0x11a>
   1809c:	003a      	movs	r2, r7
   1809e:	9906      	ldr	r1, [sp, #24]
   180a0:	9809      	ldr	r0, [sp, #36]	; 0x24
   180a2:	f004 f90b 	bl	1c2bc <__ssprint_r>
   180a6:	2800      	cmp	r0, #0
   180a8:	d001      	beq.n	180ae <_svfprintf_r+0x12d2>
   180aa:	f7fe ff1e 	bl	16eea <_svfprintf_r+0x10e>
   180ae:	68bc      	ldr	r4, [r7, #8]
   180b0:	ae32      	add	r6, sp, #200	; 0xc8
   180b2:	e43c      	b.n	1792e <_svfprintf_r+0xb52>
   180b4:	003a      	movs	r2, r7
   180b6:	9906      	ldr	r1, [sp, #24]
   180b8:	9809      	ldr	r0, [sp, #36]	; 0x24
   180ba:	f004 f8ff 	bl	1c2bc <__ssprint_r>
   180be:	2800      	cmp	r0, #0
   180c0:	d001      	beq.n	180c6 <_svfprintf_r+0x12ea>
   180c2:	f7fe ff12 	bl	16eea <_svfprintf_r+0x10e>
   180c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   180c8:	68bc      	ldr	r4, [r7, #8]
   180ca:	ae32      	add	r6, sp, #200	; 0xc8
   180cc:	e56a      	b.n	17ba4 <_svfprintf_r+0xdc8>
   180ce:	003a      	movs	r2, r7
   180d0:	9906      	ldr	r1, [sp, #24]
   180d2:	9809      	ldr	r0, [sp, #36]	; 0x24
   180d4:	f004 f8f2 	bl	1c2bc <__ssprint_r>
   180d8:	2800      	cmp	r0, #0
   180da:	d001      	beq.n	180e0 <_svfprintf_r+0x1304>
   180dc:	f7fe ff05 	bl	16eea <_svfprintf_r+0x10e>
   180e0:	68bc      	ldr	r4, [r7, #8]
   180e2:	ae32      	add	r6, sp, #200	; 0xc8
   180e4:	e557      	b.n	17b96 <_svfprintf_r+0xdba>
   180e6:	003a      	movs	r2, r7
   180e8:	9906      	ldr	r1, [sp, #24]
   180ea:	9809      	ldr	r0, [sp, #36]	; 0x24
   180ec:	f004 f8e6 	bl	1c2bc <__ssprint_r>
   180f0:	2800      	cmp	r0, #0
   180f2:	d001      	beq.n	180f8 <_svfprintf_r+0x131c>
   180f4:	f7fe fef9 	bl	16eea <_svfprintf_r+0x10e>
   180f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   180fa:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   180fc:	68bc      	ldr	r4, [r7, #8]
   180fe:	1a9b      	subs	r3, r3, r2
   18100:	ae32      	add	r6, sp, #200	; 0xc8
   18102:	e56a      	b.n	17bda <_svfprintf_r+0xdfe>
   18104:	4653      	mov	r3, sl
   18106:	9307      	str	r3, [sp, #28]
   18108:	2b06      	cmp	r3, #6
   1810a:	d901      	bls.n	18110 <_svfprintf_r+0x1334>
   1810c:	2306      	movs	r3, #6
   1810e:	9307      	str	r3, [sp, #28]
   18110:	9b07      	ldr	r3, [sp, #28]
   18112:	950f      	str	r5, [sp, #60]	; 0x3c
   18114:	930e      	str	r3, [sp, #56]	; 0x38
   18116:	2300      	movs	r3, #0
   18118:	4698      	mov	r8, r3
   1811a:	469a      	mov	sl, r3
   1811c:	9313      	str	r3, [sp, #76]	; 0x4c
   1811e:	4b24      	ldr	r3, [pc, #144]	; (181b0 <_svfprintf_r+0x13d4>)
   18120:	9408      	str	r4, [sp, #32]
   18122:	9311      	str	r3, [sp, #68]	; 0x44
   18124:	f7fe ff78 	bl	17018 <_svfprintf_r+0x23c>
   18128:	2320      	movs	r3, #32
   1812a:	9a12      	ldr	r2, [sp, #72]	; 0x48
   1812c:	439a      	bics	r2, r3
   1812e:	3b1a      	subs	r3, #26
   18130:	920e      	str	r2, [sp, #56]	; 0x38
   18132:	469a      	mov	sl, r3
   18134:	e5f1      	b.n	17d1a <_svfprintf_r+0xf3e>
   18136:	ab23      	add	r3, sp, #140	; 0x8c
   18138:	931b      	str	r3, [sp, #108]	; 0x6c
   1813a:	9304      	str	r3, [sp, #16]
   1813c:	ab20      	add	r3, sp, #128	; 0x80
   1813e:	9303      	str	r3, [sp, #12]
   18140:	ab1f      	add	r3, sp, #124	; 0x7c
   18142:	9302      	str	r3, [sp, #8]
   18144:	4653      	mov	r3, sl
   18146:	9301      	str	r3, [sp, #4]
   18148:	2303      	movs	r3, #3
   1814a:	464a      	mov	r2, r9
   1814c:	9300      	str	r3, [sp, #0]
   1814e:	9809      	ldr	r0, [sp, #36]	; 0x24
   18150:	9b07      	ldr	r3, [sp, #28]
   18152:	f001 fe2d 	bl	19db0 <_dtoa_r>
   18156:	0003      	movs	r3, r0
   18158:	4453      	add	r3, sl
   1815a:	9011      	str	r0, [sp, #68]	; 0x44
   1815c:	4698      	mov	r8, r3
   1815e:	4655      	mov	r5, sl
   18160:	e6e4      	b.n	17f2c <_svfprintf_r+0x1150>
   18162:	232d      	movs	r3, #45	; 0x2d
   18164:	aa16      	add	r2, sp, #88	; 0x58
   18166:	77d3      	strb	r3, [r2, #31]
   18168:	4698      	mov	r8, r3
   1816a:	f7fe ffdb 	bl	17124 <_svfprintf_r+0x348>
   1816e:	2280      	movs	r2, #128	; 0x80
   18170:	0612      	lsls	r2, r2, #24
   18172:	4694      	mov	ip, r2
   18174:	9b16      	ldr	r3, [sp, #88]	; 0x58
   18176:	4699      	mov	r9, r3
   18178:	9b15      	ldr	r3, [sp, #84]	; 0x54
   1817a:	4463      	add	r3, ip
   1817c:	9307      	str	r3, [sp, #28]
   1817e:	232d      	movs	r3, #45	; 0x2d
   18180:	9310      	str	r3, [sp, #64]	; 0x40
   18182:	e5d7      	b.n	17d34 <_svfprintf_r+0xf58>
   18184:	9a18      	ldr	r2, [sp, #96]	; 0x60
   18186:	9b14      	ldr	r3, [sp, #80]	; 0x50
   18188:	4694      	mov	ip, r2
   1818a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   1818c:	4463      	add	r3, ip
   1818e:	930e      	str	r3, [sp, #56]	; 0x38
   18190:	2a00      	cmp	r2, #0
   18192:	dc00      	bgt.n	18196 <_svfprintf_r+0x13ba>
   18194:	e0ce      	b.n	18334 <_svfprintf_r+0x1558>
   18196:	001a      	movs	r2, r3
   18198:	43db      	mvns	r3, r3
   1819a:	17db      	asrs	r3, r3, #31
   1819c:	401a      	ands	r2, r3
   1819e:	2367      	movs	r3, #103	; 0x67
   181a0:	9207      	str	r2, [sp, #28]
   181a2:	9312      	str	r3, [sp, #72]	; 0x48
   181a4:	e624      	b.n	17df0 <_svfprintf_r+0x1014>
   181a6:	46c0      	nop			; (mov r8, r8)
   181a8:	0001e978 	.word	0x0001e978
   181ac:	0001e93c 	.word	0x0001e93c
   181b0:	0001e970 	.word	0x0001e970
   181b4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   181b6:	9313      	str	r3, [sp, #76]	; 0x4c
   181b8:	2b00      	cmp	r3, #0
   181ba:	dc00      	bgt.n	181be <_svfprintf_r+0x13e2>
   181bc:	e0d5      	b.n	1836a <_svfprintf_r+0x158e>
   181be:	4652      	mov	r2, sl
   181c0:	2a00      	cmp	r2, #0
   181c2:	d000      	beq.n	181c6 <_svfprintf_r+0x13ea>
   181c4:	e092      	b.n	182ec <_svfprintf_r+0x1510>
   181c6:	07e2      	lsls	r2, r4, #31
   181c8:	d500      	bpl.n	181cc <_svfprintf_r+0x13f0>
   181ca:	e08f      	b.n	182ec <_svfprintf_r+0x1510>
   181cc:	9307      	str	r3, [sp, #28]
   181ce:	930e      	str	r3, [sp, #56]	; 0x38
   181d0:	e60e      	b.n	17df0 <_svfprintf_r+0x1014>
   181d2:	ab16      	add	r3, sp, #88	; 0x58
   181d4:	7fdb      	ldrb	r3, [r3, #31]
   181d6:	950f      	str	r5, [sp, #60]	; 0x3c
   181d8:	4698      	mov	r8, r3
   181da:	4653      	mov	r3, sl
   181dc:	9307      	str	r3, [sp, #28]
   181de:	930e      	str	r3, [sp, #56]	; 0x38
   181e0:	2300      	movs	r3, #0
   181e2:	9408      	str	r4, [sp, #32]
   181e4:	469a      	mov	sl, r3
   181e6:	9313      	str	r3, [sp, #76]	; 0x4c
   181e8:	f7fe ff10 	bl	1700c <_svfprintf_r+0x230>
   181ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
   181ee:	4698      	mov	r8, r3
   181f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
   181f2:	44a8      	add	r8, r5
   181f4:	2b47      	cmp	r3, #71	; 0x47
   181f6:	d000      	beq.n	181fa <_svfprintf_r+0x141e>
   181f8:	e5c4      	b.n	17d84 <_svfprintf_r+0xfa8>
   181fa:	07e3      	lsls	r3, r4, #31
   181fc:	d500      	bpl.n	18200 <_svfprintf_r+0x1424>
   181fe:	e68e      	b.n	17f1e <_svfprintf_r+0x1142>
   18200:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   18202:	9a11      	ldr	r2, [sp, #68]	; 0x44
   18204:	1a9b      	subs	r3, r3, r2
   18206:	9314      	str	r3, [sp, #80]	; 0x50
   18208:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1820a:	2b47      	cmp	r3, #71	; 0x47
   1820c:	d100      	bne.n	18210 <_svfprintf_r+0x1434>
   1820e:	e6cb      	b.n	17fa8 <_svfprintf_r+0x11cc>
   18210:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   18212:	9313      	str	r3, [sp, #76]	; 0x4c
   18214:	e6d2      	b.n	17fbc <_svfprintf_r+0x11e0>
   18216:	4244      	negs	r4, r0
   18218:	3010      	adds	r0, #16
   1821a:	db00      	blt.n	1821e <_svfprintf_r+0x1442>
   1821c:	e0d0      	b.n	183c0 <_svfprintf_r+0x15e4>
   1821e:	486e      	ldr	r0, [pc, #440]	; (183d8 <_svfprintf_r+0x15fc>)
   18220:	2610      	movs	r6, #16
   18222:	0005      	movs	r5, r0
   18224:	e003      	b.n	1822e <_svfprintf_r+0x1452>
   18226:	3208      	adds	r2, #8
   18228:	3c10      	subs	r4, #16
   1822a:	2c10      	cmp	r4, #16
   1822c:	dd38      	ble.n	182a0 <_svfprintf_r+0x14c4>
   1822e:	3110      	adds	r1, #16
   18230:	3301      	adds	r3, #1
   18232:	6015      	str	r5, [r2, #0]
   18234:	6056      	str	r6, [r2, #4]
   18236:	60b9      	str	r1, [r7, #8]
   18238:	607b      	str	r3, [r7, #4]
   1823a:	2b07      	cmp	r3, #7
   1823c:	ddf3      	ble.n	18226 <_svfprintf_r+0x144a>
   1823e:	003a      	movs	r2, r7
   18240:	9906      	ldr	r1, [sp, #24]
   18242:	9809      	ldr	r0, [sp, #36]	; 0x24
   18244:	f004 f83a 	bl	1c2bc <__ssprint_r>
   18248:	2800      	cmp	r0, #0
   1824a:	d001      	beq.n	18250 <_svfprintf_r+0x1474>
   1824c:	f7fe fe4d 	bl	16eea <_svfprintf_r+0x10e>
   18250:	68b9      	ldr	r1, [r7, #8]
   18252:	687b      	ldr	r3, [r7, #4]
   18254:	aa32      	add	r2, sp, #200	; 0xc8
   18256:	e7e7      	b.n	18228 <_svfprintf_r+0x144c>
   18258:	003a      	movs	r2, r7
   1825a:	9906      	ldr	r1, [sp, #24]
   1825c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1825e:	f004 f82d 	bl	1c2bc <__ssprint_r>
   18262:	2800      	cmp	r0, #0
   18264:	d001      	beq.n	1826a <_svfprintf_r+0x148e>
   18266:	f7fe fe40 	bl	16eea <_svfprintf_r+0x10e>
   1826a:	981f      	ldr	r0, [sp, #124]	; 0x7c
   1826c:	68b9      	ldr	r1, [r7, #8]
   1826e:	687b      	ldr	r3, [r7, #4]
   18270:	aa32      	add	r2, sp, #200	; 0xc8
   18272:	e600      	b.n	17e76 <_svfprintf_r+0x109a>
   18274:	9a18      	ldr	r2, [sp, #96]	; 0x60
   18276:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   18278:	4694      	mov	ip, r2
   1827a:	4463      	add	r3, ip
   1827c:	001a      	movs	r2, r3
   1827e:	930e      	str	r3, [sp, #56]	; 0x38
   18280:	e78a      	b.n	18198 <_svfprintf_r+0x13bc>
   18282:	212e      	movs	r1, #46	; 0x2e
   18284:	2330      	movs	r3, #48	; 0x30
   18286:	aa16      	add	r2, sp, #88	; 0x58
   18288:	1852      	adds	r2, r2, r1
   1828a:	7013      	strb	r3, [r2, #0]
   1828c:	002b      	movs	r3, r5
   1828e:	aa16      	add	r2, sp, #88	; 0x58
   18290:	3101      	adds	r1, #1
   18292:	3330      	adds	r3, #48	; 0x30
   18294:	1852      	adds	r2, r2, r1
   18296:	7013      	strb	r3, [r2, #0]
   18298:	ab22      	add	r3, sp, #136	; 0x88
   1829a:	e6e2      	b.n	18062 <_svfprintf_r+0x1286>
   1829c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   1829e:	e585      	b.n	17dac <_svfprintf_r+0xfd0>
   182a0:	46a9      	mov	r9, r5
   182a2:	4648      	mov	r0, r9
   182a4:	1909      	adds	r1, r1, r4
   182a6:	3301      	adds	r3, #1
   182a8:	6010      	str	r0, [r2, #0]
   182aa:	6054      	str	r4, [r2, #4]
   182ac:	60b9      	str	r1, [r7, #8]
   182ae:	3208      	adds	r2, #8
   182b0:	607b      	str	r3, [r7, #4]
   182b2:	2b07      	cmp	r3, #7
   182b4:	dc00      	bgt.n	182b8 <_svfprintf_r+0x14dc>
   182b6:	e5e1      	b.n	17e7c <_svfprintf_r+0x10a0>
   182b8:	003a      	movs	r2, r7
   182ba:	9906      	ldr	r1, [sp, #24]
   182bc:	9809      	ldr	r0, [sp, #36]	; 0x24
   182be:	f003 fffd 	bl	1c2bc <__ssprint_r>
   182c2:	2800      	cmp	r0, #0
   182c4:	d001      	beq.n	182ca <_svfprintf_r+0x14ee>
   182c6:	f7fe fe10 	bl	16eea <_svfprintf_r+0x10e>
   182ca:	68b9      	ldr	r1, [r7, #8]
   182cc:	687b      	ldr	r3, [r7, #4]
   182ce:	aa32      	add	r2, sp, #200	; 0xc8
   182d0:	e5d4      	b.n	17e7c <_svfprintf_r+0x10a0>
   182d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
   182d4:	2b00      	cmp	r3, #0
   182d6:	db38      	blt.n	1834a <_svfprintf_r+0x156e>
   182d8:	ab16      	add	r3, sp, #88	; 0x58
   182da:	7fdb      	ldrb	r3, [r3, #31]
   182dc:	4698      	mov	r8, r3
   182de:	9b12      	ldr	r3, [sp, #72]	; 0x48
   182e0:	2b47      	cmp	r3, #71	; 0x47
   182e2:	dc2e      	bgt.n	18342 <_svfprintf_r+0x1566>
   182e4:	4b3d      	ldr	r3, [pc, #244]	; (183dc <_svfprintf_r+0x1600>)
   182e6:	9311      	str	r3, [sp, #68]	; 0x44
   182e8:	f7fe ff23 	bl	17132 <_svfprintf_r+0x356>
   182ec:	9a18      	ldr	r2, [sp, #96]	; 0x60
   182ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   182f0:	4694      	mov	ip, r2
   182f2:	4463      	add	r3, ip
   182f4:	4453      	add	r3, sl
   182f6:	001a      	movs	r2, r3
   182f8:	930e      	str	r3, [sp, #56]	; 0x38
   182fa:	43db      	mvns	r3, r3
   182fc:	17db      	asrs	r3, r3, #31
   182fe:	401a      	ands	r2, r3
   18300:	9207      	str	r2, [sp, #28]
   18302:	e575      	b.n	17df0 <_svfprintf_r+0x1014>
   18304:	2301      	movs	r3, #1
   18306:	4023      	ands	r3, r4
   18308:	9313      	str	r3, [sp, #76]	; 0x4c
   1830a:	d000      	beq.n	1830e <_svfprintf_r+0x1532>
   1830c:	e6b4      	b.n	18078 <_svfprintf_r+0x129c>
   1830e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   18310:	43d3      	mvns	r3, r2
   18312:	17db      	asrs	r3, r3, #31
   18314:	401a      	ands	r2, r3
   18316:	9207      	str	r2, [sp, #28]
   18318:	e56a      	b.n	17df0 <_svfprintf_r+0x1014>
   1831a:	4a2f      	ldr	r2, [pc, #188]	; (183d8 <_svfprintf_r+0x15fc>)
   1831c:	687b      	ldr	r3, [r7, #4]
   1831e:	4691      	mov	r9, r2
   18320:	e42d      	b.n	17b7e <_svfprintf_r+0xda2>
   18322:	2301      	movs	r3, #1
   18324:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   18326:	391b      	subs	r1, #27
   18328:	1a9d      	subs	r5, r3, r2
   1832a:	aa16      	add	r2, sp, #88	; 0x58
   1832c:	332c      	adds	r3, #44	; 0x2c
   1832e:	1852      	adds	r2, r2, r1
   18330:	7013      	strb	r3, [r2, #0]
   18332:	e656      	b.n	17fe2 <_svfprintf_r+0x1206>
   18334:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   18336:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   18338:	1a98      	subs	r0, r3, r2
   1833a:	1c43      	adds	r3, r0, #1
   1833c:	001a      	movs	r2, r3
   1833e:	930e      	str	r3, [sp, #56]	; 0x38
   18340:	e72a      	b.n	18198 <_svfprintf_r+0x13bc>
   18342:	4b27      	ldr	r3, [pc, #156]	; (183e0 <_svfprintf_r+0x1604>)
   18344:	9311      	str	r3, [sp, #68]	; 0x44
   18346:	f7fe fef4 	bl	17132 <_svfprintf_r+0x356>
   1834a:	232d      	movs	r3, #45	; 0x2d
   1834c:	aa16      	add	r2, sp, #88	; 0x58
   1834e:	77d3      	strb	r3, [r2, #31]
   18350:	4698      	mov	r8, r3
   18352:	e7c4      	b.n	182de <_svfprintf_r+0x1502>
   18354:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   18356:	1d1a      	adds	r2, r3, #4
   18358:	681b      	ldr	r3, [r3, #0]
   1835a:	469a      	mov	sl, r3
   1835c:	2b00      	cmp	r3, #0
   1835e:	db36      	blt.n	183ce <_svfprintf_r+0x15f2>
   18360:	784b      	ldrb	r3, [r1, #1]
   18362:	920f      	str	r2, [sp, #60]	; 0x3c
   18364:	4659      	mov	r1, fp
   18366:	f7fe fd9d 	bl	16ea4 <_svfprintf_r+0xc8>
   1836a:	4653      	mov	r3, sl
   1836c:	2b00      	cmp	r3, #0
   1836e:	d101      	bne.n	18374 <_svfprintf_r+0x1598>
   18370:	07e3      	lsls	r3, r4, #31
   18372:	d503      	bpl.n	1837c <_svfprintf_r+0x15a0>
   18374:	9b18      	ldr	r3, [sp, #96]	; 0x60
   18376:	1c58      	adds	r0, r3, #1
   18378:	0003      	movs	r3, r0
   1837a:	e7bb      	b.n	182f4 <_svfprintf_r+0x1518>
   1837c:	2301      	movs	r3, #1
   1837e:	e725      	b.n	181cc <_svfprintf_r+0x13f0>
   18380:	ab16      	add	r3, sp, #88	; 0x58
   18382:	77d8      	strb	r0, [r3, #31]
   18384:	f7fe ff6c 	bl	17260 <_svfprintf_r+0x484>
   18388:	ab16      	add	r3, sp, #88	; 0x58
   1838a:	77d8      	strb	r0, [r3, #31]
   1838c:	f7ff f814 	bl	173b8 <_svfprintf_r+0x5dc>
   18390:	230c      	movs	r3, #12
   18392:	9a09      	ldr	r2, [sp, #36]	; 0x24
   18394:	6013      	str	r3, [r2, #0]
   18396:	3b0d      	subs	r3, #13
   18398:	930a      	str	r3, [sp, #40]	; 0x28
   1839a:	f7fe fdac 	bl	16ef6 <_svfprintf_r+0x11a>
   1839e:	aa16      	add	r2, sp, #88	; 0x58
   183a0:	232e      	movs	r3, #46	; 0x2e
   183a2:	4694      	mov	ip, r2
   183a4:	4463      	add	r3, ip
   183a6:	e65c      	b.n	18062 <_svfprintf_r+0x1286>
   183a8:	ab16      	add	r3, sp, #88	; 0x58
   183aa:	77d8      	strb	r0, [r3, #31]
   183ac:	f7fe fe85 	bl	170ba <_svfprintf_r+0x2de>
   183b0:	ab16      	add	r3, sp, #88	; 0x58
   183b2:	77d8      	strb	r0, [r3, #31]
   183b4:	f7fe fddd 	bl	16f72 <_svfprintf_r+0x196>
   183b8:	ab16      	add	r3, sp, #88	; 0x58
   183ba:	77d8      	strb	r0, [r3, #31]
   183bc:	f7ff f87d 	bl	174ba <_svfprintf_r+0x6de>
   183c0:	4805      	ldr	r0, [pc, #20]	; (183d8 <_svfprintf_r+0x15fc>)
   183c2:	4681      	mov	r9, r0
   183c4:	e76d      	b.n	182a2 <_svfprintf_r+0x14c6>
   183c6:	ab16      	add	r3, sp, #88	; 0x58
   183c8:	77d8      	strb	r0, [r3, #31]
   183ca:	f7fe ff79 	bl	172c0 <_svfprintf_r+0x4e4>
   183ce:	2301      	movs	r3, #1
   183d0:	425b      	negs	r3, r3
   183d2:	469a      	mov	sl, r3
   183d4:	e7c4      	b.n	18360 <_svfprintf_r+0x1584>
   183d6:	46c0      	nop			; (mov r8, r8)
   183d8:	0001e98c 	.word	0x0001e98c
   183dc:	0001e940 	.word	0x0001e940
   183e0:	0001e944 	.word	0x0001e944

000183e4 <_vfprintf_r>:
   183e4:	b5f0      	push	{r4, r5, r6, r7, lr}
   183e6:	46de      	mov	lr, fp
   183e8:	464e      	mov	r6, r9
   183ea:	4645      	mov	r5, r8
   183ec:	4657      	mov	r7, sl
   183ee:	b5e0      	push	{r5, r6, r7, lr}
   183f0:	b0c3      	sub	sp, #268	; 0x10c
   183f2:	4689      	mov	r9, r1
   183f4:	0014      	movs	r4, r2
   183f6:	001d      	movs	r5, r3
   183f8:	930f      	str	r3, [sp, #60]	; 0x3c
   183fa:	0006      	movs	r6, r0
   183fc:	9006      	str	r0, [sp, #24]
   183fe:	f003 f8cd 	bl	1b59c <_localeconv_r>
   18402:	6803      	ldr	r3, [r0, #0]
   18404:	0018      	movs	r0, r3
   18406:	9318      	str	r3, [sp, #96]	; 0x60
   18408:	f7fe fa06 	bl	16818 <strlen>
   1840c:	9017      	str	r0, [sp, #92]	; 0x5c
   1840e:	2e00      	cmp	r6, #0
   18410:	d004      	beq.n	1841c <_vfprintf_r+0x38>
   18412:	6bb3      	ldr	r3, [r6, #56]	; 0x38
   18414:	9307      	str	r3, [sp, #28]
   18416:	2b00      	cmp	r3, #0
   18418:	d100      	bne.n	1841c <_vfprintf_r+0x38>
   1841a:	e0a7      	b.n	1856c <_vfprintf_r+0x188>
   1841c:	464b      	mov	r3, r9
   1841e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   18420:	07db      	lsls	r3, r3, #31
   18422:	d478      	bmi.n	18516 <_vfprintf_r+0x132>
   18424:	464b      	mov	r3, r9
   18426:	210c      	movs	r1, #12
   18428:	5e59      	ldrsh	r1, [r3, r1]
   1842a:	b28b      	uxth	r3, r1
   1842c:	059a      	lsls	r2, r3, #22
   1842e:	d56e      	bpl.n	1850e <_vfprintf_r+0x12a>
   18430:	2280      	movs	r2, #128	; 0x80
   18432:	0192      	lsls	r2, r2, #6
   18434:	4213      	tst	r3, r2
   18436:	d109      	bne.n	1844c <_vfprintf_r+0x68>
   18438:	430a      	orrs	r2, r1
   1843a:	464b      	mov	r3, r9
   1843c:	4649      	mov	r1, r9
   1843e:	819a      	strh	r2, [r3, #12]
   18440:	6e49      	ldr	r1, [r1, #100]	; 0x64
   18442:	4bcc      	ldr	r3, [pc, #816]	; (18774 <_vfprintf_r+0x390>)
   18444:	400b      	ands	r3, r1
   18446:	4649      	mov	r1, r9
   18448:	664b      	str	r3, [r1, #100]	; 0x64
   1844a:	b293      	uxth	r3, r2
   1844c:	071a      	lsls	r2, r3, #28
   1844e:	d567      	bpl.n	18520 <_vfprintf_r+0x13c>
   18450:	464a      	mov	r2, r9
   18452:	6912      	ldr	r2, [r2, #16]
   18454:	2a00      	cmp	r2, #0
   18456:	d063      	beq.n	18520 <_vfprintf_r+0x13c>
   18458:	221a      	movs	r2, #26
   1845a:	401a      	ands	r2, r3
   1845c:	2a0a      	cmp	r2, #10
   1845e:	d100      	bne.n	18462 <_vfprintf_r+0x7e>
   18460:	e088      	b.n	18574 <_vfprintf_r+0x190>
   18462:	ab32      	add	r3, sp, #200	; 0xc8
   18464:	9325      	str	r3, [sp, #148]	; 0x94
   18466:	2300      	movs	r3, #0
   18468:	46cb      	mov	fp, r9
   1846a:	af25      	add	r7, sp, #148	; 0x94
   1846c:	60bb      	str	r3, [r7, #8]
   1846e:	607b      	str	r3, [r7, #4]
   18470:	9407      	str	r4, [sp, #28]
   18472:	9314      	str	r3, [sp, #80]	; 0x50
   18474:	9316      	str	r3, [sp, #88]	; 0x58
   18476:	9315      	str	r3, [sp, #84]	; 0x54
   18478:	ae32      	add	r6, sp, #200	; 0xc8
   1847a:	9319      	str	r3, [sp, #100]	; 0x64
   1847c:	931a      	str	r3, [sp, #104]	; 0x68
   1847e:	930a      	str	r3, [sp, #40]	; 0x28
   18480:	9c07      	ldr	r4, [sp, #28]
   18482:	7823      	ldrb	r3, [r4, #0]
   18484:	2b00      	cmp	r3, #0
   18486:	d101      	bne.n	1848c <_vfprintf_r+0xa8>
   18488:	f000 fd9e 	bl	18fc8 <_vfprintf_r+0xbe4>
   1848c:	2b25      	cmp	r3, #37	; 0x25
   1848e:	d103      	bne.n	18498 <_vfprintf_r+0xb4>
   18490:	f000 fd9a 	bl	18fc8 <_vfprintf_r+0xbe4>
   18494:	2b25      	cmp	r3, #37	; 0x25
   18496:	d003      	beq.n	184a0 <_vfprintf_r+0xbc>
   18498:	3401      	adds	r4, #1
   1849a:	7823      	ldrb	r3, [r4, #0]
   1849c:	2b00      	cmp	r3, #0
   1849e:	d1f9      	bne.n	18494 <_vfprintf_r+0xb0>
   184a0:	9b07      	ldr	r3, [sp, #28]
   184a2:	1ae5      	subs	r5, r4, r3
   184a4:	d010      	beq.n	184c8 <_vfprintf_r+0xe4>
   184a6:	9b07      	ldr	r3, [sp, #28]
   184a8:	6075      	str	r5, [r6, #4]
   184aa:	6033      	str	r3, [r6, #0]
   184ac:	68bb      	ldr	r3, [r7, #8]
   184ae:	195b      	adds	r3, r3, r5
   184b0:	60bb      	str	r3, [r7, #8]
   184b2:	687b      	ldr	r3, [r7, #4]
   184b4:	3301      	adds	r3, #1
   184b6:	607b      	str	r3, [r7, #4]
   184b8:	2b07      	cmp	r3, #7
   184ba:	dc4c      	bgt.n	18556 <_vfprintf_r+0x172>
   184bc:	3608      	adds	r6, #8
   184be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   184c0:	469c      	mov	ip, r3
   184c2:	44ac      	add	ip, r5
   184c4:	4663      	mov	r3, ip
   184c6:	930a      	str	r3, [sp, #40]	; 0x28
   184c8:	7823      	ldrb	r3, [r4, #0]
   184ca:	2b00      	cmp	r3, #0
   184cc:	d101      	bne.n	184d2 <_vfprintf_r+0xee>
   184ce:	f000 fc99 	bl	18e04 <_vfprintf_r+0xa20>
   184d2:	1c63      	adds	r3, r4, #1
   184d4:	9307      	str	r3, [sp, #28]
   184d6:	2300      	movs	r3, #0
   184d8:	aa16      	add	r2, sp, #88	; 0x58
   184da:	77d3      	strb	r3, [r2, #31]
   184dc:	2201      	movs	r2, #1
   184de:	4252      	negs	r2, r2
   184e0:	4692      	mov	sl, r2
   184e2:	2200      	movs	r2, #0
   184e4:	920b      	str	r2, [sp, #44]	; 0x2c
   184e6:	3220      	adds	r2, #32
   184e8:	4691      	mov	r9, r2
   184ea:	3220      	adds	r2, #32
   184ec:	7863      	ldrb	r3, [r4, #1]
   184ee:	2100      	movs	r1, #0
   184f0:	2000      	movs	r0, #0
   184f2:	2400      	movs	r4, #0
   184f4:	4694      	mov	ip, r2
   184f6:	9a07      	ldr	r2, [sp, #28]
   184f8:	3201      	adds	r2, #1
   184fa:	9207      	str	r2, [sp, #28]
   184fc:	001a      	movs	r2, r3
   184fe:	3a20      	subs	r2, #32
   18500:	2a58      	cmp	r2, #88	; 0x58
   18502:	d900      	bls.n	18506 <_vfprintf_r+0x122>
   18504:	e2e7      	b.n	18ad6 <_vfprintf_r+0x6f2>
   18506:	4d9c      	ldr	r5, [pc, #624]	; (18778 <_vfprintf_r+0x394>)
   18508:	0092      	lsls	r2, r2, #2
   1850a:	58aa      	ldr	r2, [r5, r2]
   1850c:	4697      	mov	pc, r2
   1850e:	464b      	mov	r3, r9
   18510:	6d98      	ldr	r0, [r3, #88]	; 0x58
   18512:	f003 f855 	bl	1b5c0 <__retarget_lock_acquire_recursive>
   18516:	464b      	mov	r3, r9
   18518:	210c      	movs	r1, #12
   1851a:	5e59      	ldrsh	r1, [r3, r1]
   1851c:	b28b      	uxth	r3, r1
   1851e:	e787      	b.n	18430 <_vfprintf_r+0x4c>
   18520:	4649      	mov	r1, r9
   18522:	9806      	ldr	r0, [sp, #24]
   18524:	f001 fb1c 	bl	19b60 <__swsetup_r>
   18528:	464b      	mov	r3, r9
   1852a:	2800      	cmp	r0, #0
   1852c:	d03a      	beq.n	185a4 <_vfprintf_r+0x1c0>
   1852e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   18530:	07db      	lsls	r3, r3, #31
   18532:	d405      	bmi.n	18540 <_vfprintf_r+0x15c>
   18534:	464b      	mov	r3, r9
   18536:	899b      	ldrh	r3, [r3, #12]
   18538:	059b      	lsls	r3, r3, #22
   1853a:	d401      	bmi.n	18540 <_vfprintf_r+0x15c>
   1853c:	f000 ffcf 	bl	194de <_vfprintf_r+0x10fa>
   18540:	2301      	movs	r3, #1
   18542:	425b      	negs	r3, r3
   18544:	930a      	str	r3, [sp, #40]	; 0x28
   18546:	980a      	ldr	r0, [sp, #40]	; 0x28
   18548:	b043      	add	sp, #268	; 0x10c
   1854a:	bc3c      	pop	{r2, r3, r4, r5}
   1854c:	4690      	mov	r8, r2
   1854e:	4699      	mov	r9, r3
   18550:	46a2      	mov	sl, r4
   18552:	46ab      	mov	fp, r5
   18554:	bdf0      	pop	{r4, r5, r6, r7, pc}
   18556:	003a      	movs	r2, r7
   18558:	4659      	mov	r1, fp
   1855a:	9806      	ldr	r0, [sp, #24]
   1855c:	f003 ff80 	bl	1c460 <__sprint_r>
   18560:	2800      	cmp	r0, #0
   18562:	d001      	beq.n	18568 <_vfprintf_r+0x184>
   18564:	f000 fcce 	bl	18f04 <_vfprintf_r+0xb20>
   18568:	ae32      	add	r6, sp, #200	; 0xc8
   1856a:	e7a8      	b.n	184be <_vfprintf_r+0xda>
   1856c:	9806      	ldr	r0, [sp, #24]
   1856e:	f002 fce5 	bl	1af3c <__sinit>
   18572:	e753      	b.n	1841c <_vfprintf_r+0x38>
   18574:	464a      	mov	r2, r9
   18576:	210e      	movs	r1, #14
   18578:	5e52      	ldrsh	r2, [r2, r1]
   1857a:	2a00      	cmp	r2, #0
   1857c:	da00      	bge.n	18580 <_vfprintf_r+0x19c>
   1857e:	e770      	b.n	18462 <_vfprintf_r+0x7e>
   18580:	464a      	mov	r2, r9
   18582:	6e52      	ldr	r2, [r2, #100]	; 0x64
   18584:	07d2      	lsls	r2, r2, #31
   18586:	d405      	bmi.n	18594 <_vfprintf_r+0x1b0>
   18588:	059b      	lsls	r3, r3, #22
   1858a:	d403      	bmi.n	18594 <_vfprintf_r+0x1b0>
   1858c:	464b      	mov	r3, r9
   1858e:	6d98      	ldr	r0, [r3, #88]	; 0x58
   18590:	f003 f818 	bl	1b5c4 <__retarget_lock_release_recursive>
   18594:	002b      	movs	r3, r5
   18596:	0022      	movs	r2, r4
   18598:	4649      	mov	r1, r9
   1859a:	9806      	ldr	r0, [sp, #24]
   1859c:	f001 fa8e 	bl	19abc <__sbprintf>
   185a0:	900a      	str	r0, [sp, #40]	; 0x28
   185a2:	e7d0      	b.n	18546 <_vfprintf_r+0x162>
   185a4:	899b      	ldrh	r3, [r3, #12]
   185a6:	e757      	b.n	18458 <_vfprintf_r+0x74>
   185a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   185aa:	920f      	str	r2, [sp, #60]	; 0x3c
   185ac:	425b      	negs	r3, r3
   185ae:	930b      	str	r3, [sp, #44]	; 0x2c
   185b0:	2304      	movs	r3, #4
   185b2:	431c      	orrs	r4, r3
   185b4:	9b07      	ldr	r3, [sp, #28]
   185b6:	781b      	ldrb	r3, [r3, #0]
   185b8:	e79d      	b.n	184f6 <_vfprintf_r+0x112>
   185ba:	9b07      	ldr	r3, [sp, #28]
   185bc:	2101      	movs	r1, #1
   185be:	781b      	ldrb	r3, [r3, #0]
   185c0:	202b      	movs	r0, #43	; 0x2b
   185c2:	e798      	b.n	184f6 <_vfprintf_r+0x112>
   185c4:	9b07      	ldr	r3, [sp, #28]
   185c6:	1c5a      	adds	r2, r3, #1
   185c8:	781b      	ldrb	r3, [r3, #0]
   185ca:	4690      	mov	r8, r2
   185cc:	2b2a      	cmp	r3, #42	; 0x2a
   185ce:	d101      	bne.n	185d4 <_vfprintf_r+0x1f0>
   185d0:	f001 fa38 	bl	19a44 <_vfprintf_r+0x1660>
   185d4:	001a      	movs	r2, r3
   185d6:	2500      	movs	r5, #0
   185d8:	3a30      	subs	r2, #48	; 0x30
   185da:	46aa      	mov	sl, r5
   185dc:	2a09      	cmp	r2, #9
   185de:	d901      	bls.n	185e4 <_vfprintf_r+0x200>
   185e0:	f001 f96d 	bl	198be <_vfprintf_r+0x14da>
   185e4:	0025      	movs	r5, r4
   185e6:	4643      	mov	r3, r8
   185e8:	4654      	mov	r4, sl
   185ea:	4688      	mov	r8, r1
   185ec:	4682      	mov	sl, r0
   185ee:	00a1      	lsls	r1, r4, #2
   185f0:	190c      	adds	r4, r1, r4
   185f2:	7818      	ldrb	r0, [r3, #0]
   185f4:	0064      	lsls	r4, r4, #1
   185f6:	18a4      	adds	r4, r4, r2
   185f8:	0002      	movs	r2, r0
   185fa:	1c59      	adds	r1, r3, #1
   185fc:	3a30      	subs	r2, #48	; 0x30
   185fe:	000b      	movs	r3, r1
   18600:	2a09      	cmp	r2, #9
   18602:	d9f4      	bls.n	185ee <_vfprintf_r+0x20a>
   18604:	9107      	str	r1, [sp, #28]
   18606:	0003      	movs	r3, r0
   18608:	4641      	mov	r1, r8
   1860a:	4650      	mov	r0, sl
   1860c:	46a2      	mov	sl, r4
   1860e:	002c      	movs	r4, r5
   18610:	e774      	b.n	184fc <_vfprintf_r+0x118>
   18612:	9312      	str	r3, [sp, #72]	; 0x48
   18614:	2900      	cmp	r1, #0
   18616:	d001      	beq.n	1861c <_vfprintf_r+0x238>
   18618:	f001 fa2e 	bl	19a78 <_vfprintf_r+0x1694>
   1861c:	4b57      	ldr	r3, [pc, #348]	; (1877c <_vfprintf_r+0x398>)
   1861e:	9319      	str	r3, [sp, #100]	; 0x64
   18620:	06a3      	lsls	r3, r4, #26
   18622:	d501      	bpl.n	18628 <_vfprintf_r+0x244>
   18624:	f000 fe9a 	bl	1935c <_vfprintf_r+0xf78>
   18628:	06e3      	lsls	r3, r4, #27
   1862a:	d501      	bpl.n	18630 <_vfprintf_r+0x24c>
   1862c:	f000 fd9a 	bl	19164 <_vfprintf_r+0xd80>
   18630:	0663      	lsls	r3, r4, #25
   18632:	d401      	bmi.n	18638 <_vfprintf_r+0x254>
   18634:	f000 fd96 	bl	19164 <_vfprintf_r+0xd80>
   18638:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1863a:	881a      	ldrh	r2, [r3, #0]
   1863c:	920c      	str	r2, [sp, #48]	; 0x30
   1863e:	2200      	movs	r2, #0
   18640:	3304      	adds	r3, #4
   18642:	920d      	str	r2, [sp, #52]	; 0x34
   18644:	930f      	str	r3, [sp, #60]	; 0x3c
   18646:	07e3      	lsls	r3, r4, #31
   18648:	d401      	bmi.n	1864e <_vfprintf_r+0x26a>
   1864a:	f000 fd76 	bl	1913a <_vfprintf_r+0xd56>
   1864e:	990c      	ldr	r1, [sp, #48]	; 0x30
   18650:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   18652:	000b      	movs	r3, r1
   18654:	4313      	orrs	r3, r2
   18656:	001a      	movs	r2, r3
   18658:	2302      	movs	r3, #2
   1865a:	2a00      	cmp	r2, #0
   1865c:	d008      	beq.n	18670 <_vfprintf_r+0x28c>
   1865e:	2030      	movs	r0, #48	; 0x30
   18660:	a91e      	add	r1, sp, #120	; 0x78
   18662:	7008      	strb	r0, [r1, #0]
   18664:	2548      	movs	r5, #72	; 0x48
   18666:	4668      	mov	r0, sp
   18668:	1940      	adds	r0, r0, r5
   1866a:	7800      	ldrb	r0, [r0, #0]
   1866c:	431c      	orrs	r4, r3
   1866e:	7048      	strb	r0, [r1, #1]
   18670:	2100      	movs	r1, #0
   18672:	4688      	mov	r8, r1
   18674:	a816      	add	r0, sp, #88	; 0x58
   18676:	77c1      	strb	r1, [r0, #31]
   18678:	4651      	mov	r1, sl
   1867a:	3101      	adds	r1, #1
   1867c:	d100      	bne.n	18680 <_vfprintf_r+0x29c>
   1867e:	e0e6      	b.n	1884e <_vfprintf_r+0x46a>
   18680:	2180      	movs	r1, #128	; 0x80
   18682:	0020      	movs	r0, r4
   18684:	4388      	bics	r0, r1
   18686:	9009      	str	r0, [sp, #36]	; 0x24
   18688:	2a00      	cmp	r2, #0
   1868a:	d000      	beq.n	1868e <_vfprintf_r+0x2aa>
   1868c:	e0e3      	b.n	18856 <_vfprintf_r+0x472>
   1868e:	4652      	mov	r2, sl
   18690:	2a00      	cmp	r2, #0
   18692:	d001      	beq.n	18698 <_vfprintf_r+0x2b4>
   18694:	f000 fc38 	bl	18f08 <_vfprintf_r+0xb24>
   18698:	2b00      	cmp	r3, #0
   1869a:	d001      	beq.n	186a0 <_vfprintf_r+0x2bc>
   1869c:	f000 fd0c 	bl	190b8 <_vfprintf_r+0xcd4>
   186a0:	2001      	movs	r0, #1
   186a2:	ab32      	add	r3, sp, #200	; 0xc8
   186a4:	4020      	ands	r0, r4
   186a6:	900e      	str	r0, [sp, #56]	; 0x38
   186a8:	9311      	str	r3, [sp, #68]	; 0x44
   186aa:	d008      	beq.n	186be <_vfprintf_r+0x2da>
   186ac:	2327      	movs	r3, #39	; 0x27
   186ae:	2130      	movs	r1, #48	; 0x30
   186b0:	aa28      	add	r2, sp, #160	; 0xa0
   186b2:	54d1      	strb	r1, [r2, r3]
   186b4:	aa16      	add	r2, sp, #88	; 0x58
   186b6:	4694      	mov	ip, r2
   186b8:	3348      	adds	r3, #72	; 0x48
   186ba:	4463      	add	r3, ip
   186bc:	9311      	str	r3, [sp, #68]	; 0x44
   186be:	4653      	mov	r3, sl
   186c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   186c2:	9308      	str	r3, [sp, #32]
   186c4:	4592      	cmp	sl, r2
   186c6:	da00      	bge.n	186ca <_vfprintf_r+0x2e6>
   186c8:	9208      	str	r2, [sp, #32]
   186ca:	2300      	movs	r3, #0
   186cc:	9313      	str	r3, [sp, #76]	; 0x4c
   186ce:	4643      	mov	r3, r8
   186d0:	2b00      	cmp	r3, #0
   186d2:	d002      	beq.n	186da <_vfprintf_r+0x2f6>
   186d4:	9b08      	ldr	r3, [sp, #32]
   186d6:	3301      	adds	r3, #1
   186d8:	9308      	str	r3, [sp, #32]
   186da:	2302      	movs	r3, #2
   186dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
   186de:	401a      	ands	r2, r3
   186e0:	4691      	mov	r9, r2
   186e2:	d002      	beq.n	186ea <_vfprintf_r+0x306>
   186e4:	9b08      	ldr	r3, [sp, #32]
   186e6:	3302      	adds	r3, #2
   186e8:	9308      	str	r3, [sp, #32]
   186ea:	2384      	movs	r3, #132	; 0x84
   186ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
   186ee:	401a      	ands	r2, r3
   186f0:	9210      	str	r2, [sp, #64]	; 0x40
   186f2:	d000      	beq.n	186f6 <_vfprintf_r+0x312>
   186f4:	e207      	b.n	18b06 <_vfprintf_r+0x722>
   186f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   186f8:	9a08      	ldr	r2, [sp, #32]
   186fa:	1a9c      	subs	r4, r3, r2
   186fc:	2c00      	cmp	r4, #0
   186fe:	dc00      	bgt.n	18702 <_vfprintf_r+0x31e>
   18700:	e201      	b.n	18b06 <_vfprintf_r+0x722>
   18702:	491f      	ldr	r1, [pc, #124]	; (18780 <_vfprintf_r+0x39c>)
   18704:	68ba      	ldr	r2, [r7, #8]
   18706:	687b      	ldr	r3, [r7, #4]
   18708:	4688      	mov	r8, r1
   1870a:	2c10      	cmp	r4, #16
   1870c:	dd21      	ble.n	18752 <_vfprintf_r+0x36e>
   1870e:	0031      	movs	r1, r6
   18710:	2510      	movs	r5, #16
   18712:	465e      	mov	r6, fp
   18714:	e003      	b.n	1871e <_vfprintf_r+0x33a>
   18716:	3c10      	subs	r4, #16
   18718:	3108      	adds	r1, #8
   1871a:	2c10      	cmp	r4, #16
   1871c:	dd17      	ble.n	1874e <_vfprintf_r+0x36a>
   1871e:	4640      	mov	r0, r8
   18720:	3210      	adds	r2, #16
   18722:	3301      	adds	r3, #1
   18724:	6008      	str	r0, [r1, #0]
   18726:	604d      	str	r5, [r1, #4]
   18728:	60ba      	str	r2, [r7, #8]
   1872a:	607b      	str	r3, [r7, #4]
   1872c:	2b07      	cmp	r3, #7
   1872e:	ddf2      	ble.n	18716 <_vfprintf_r+0x332>
   18730:	003a      	movs	r2, r7
   18732:	0031      	movs	r1, r6
   18734:	9806      	ldr	r0, [sp, #24]
   18736:	f003 fe93 	bl	1c460 <__sprint_r>
   1873a:	2800      	cmp	r0, #0
   1873c:	d001      	beq.n	18742 <_vfprintf_r+0x35e>
   1873e:	f000 fccf 	bl	190e0 <_vfprintf_r+0xcfc>
   18742:	3c10      	subs	r4, #16
   18744:	68ba      	ldr	r2, [r7, #8]
   18746:	687b      	ldr	r3, [r7, #4]
   18748:	a932      	add	r1, sp, #200	; 0xc8
   1874a:	2c10      	cmp	r4, #16
   1874c:	dce7      	bgt.n	1871e <_vfprintf_r+0x33a>
   1874e:	46b3      	mov	fp, r6
   18750:	000e      	movs	r6, r1
   18752:	4641      	mov	r1, r8
   18754:	6074      	str	r4, [r6, #4]
   18756:	3301      	adds	r3, #1
   18758:	18a4      	adds	r4, r4, r2
   1875a:	6031      	str	r1, [r6, #0]
   1875c:	60bc      	str	r4, [r7, #8]
   1875e:	607b      	str	r3, [r7, #4]
   18760:	2b07      	cmp	r3, #7
   18762:	dd01      	ble.n	18768 <_vfprintf_r+0x384>
   18764:	f000 fcae 	bl	190c4 <_vfprintf_r+0xce0>
   18768:	ab16      	add	r3, sp, #88	; 0x58
   1876a:	7fdb      	ldrb	r3, [r3, #31]
   1876c:	3608      	adds	r6, #8
   1876e:	4698      	mov	r8, r3
   18770:	e1ca      	b.n	18b08 <_vfprintf_r+0x724>
   18772:	46c0      	nop			; (mov r8, r8)
   18774:	ffffdfff 	.word	0xffffdfff
   18778:	0001e99c 	.word	0x0001e99c
   1877c:	0001e95c 	.word	0x0001e95c
   18780:	0001eb00 	.word	0x0001eb00
   18784:	2200      	movs	r2, #0
   18786:	9d07      	ldr	r5, [sp, #28]
   18788:	3b30      	subs	r3, #48	; 0x30
   1878a:	46a8      	mov	r8, r5
   1878c:	920b      	str	r2, [sp, #44]	; 0x2c
   1878e:	001a      	movs	r2, r3
   18790:	9408      	str	r4, [sp, #32]
   18792:	002c      	movs	r4, r5
   18794:	4655      	mov	r5, sl
   18796:	4682      	mov	sl, r0
   18798:	4640      	mov	r0, r8
   1879a:	4688      	mov	r8, r1
   1879c:	0011      	movs	r1, r2
   1879e:	2200      	movs	r2, #0
   187a0:	0093      	lsls	r3, r2, #2
   187a2:	189a      	adds	r2, r3, r2
   187a4:	7803      	ldrb	r3, [r0, #0]
   187a6:	0052      	lsls	r2, r2, #1
   187a8:	188a      	adds	r2, r1, r2
   187aa:	0019      	movs	r1, r3
   187ac:	3401      	adds	r4, #1
   187ae:	3930      	subs	r1, #48	; 0x30
   187b0:	0020      	movs	r0, r4
   187b2:	2909      	cmp	r1, #9
   187b4:	d9f4      	bls.n	187a0 <_vfprintf_r+0x3bc>
   187b6:	9407      	str	r4, [sp, #28]
   187b8:	4650      	mov	r0, sl
   187ba:	9c08      	ldr	r4, [sp, #32]
   187bc:	920b      	str	r2, [sp, #44]	; 0x2c
   187be:	4641      	mov	r1, r8
   187c0:	46aa      	mov	sl, r5
   187c2:	e69b      	b.n	184fc <_vfprintf_r+0x118>
   187c4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   187c6:	9312      	str	r3, [sp, #72]	; 0x48
   187c8:	6813      	ldr	r3, [r2, #0]
   187ca:	2120      	movs	r1, #32
   187cc:	9308      	str	r3, [sp, #32]
   187ce:	466b      	mov	r3, sp
   187d0:	185b      	adds	r3, r3, r1
   187d2:	781b      	ldrb	r3, [r3, #0]
   187d4:	ad28      	add	r5, sp, #160	; 0xa0
   187d6:	702b      	strb	r3, [r5, #0]
   187d8:	2300      	movs	r3, #0
   187da:	a916      	add	r1, sp, #88	; 0x58
   187dc:	77cb      	strb	r3, [r1, #31]
   187de:	0013      	movs	r3, r2
   187e0:	3304      	adds	r3, #4
   187e2:	930f      	str	r3, [sp, #60]	; 0x3c
   187e4:	2300      	movs	r3, #0
   187e6:	9409      	str	r4, [sp, #36]	; 0x24
   187e8:	4698      	mov	r8, r3
   187ea:	3301      	adds	r3, #1
   187ec:	9308      	str	r3, [sp, #32]
   187ee:	930e      	str	r3, [sp, #56]	; 0x38
   187f0:	2300      	movs	r3, #0
   187f2:	9511      	str	r5, [sp, #68]	; 0x44
   187f4:	469a      	mov	sl, r3
   187f6:	9313      	str	r3, [sp, #76]	; 0x4c
   187f8:	e76f      	b.n	186da <_vfprintf_r+0x2f6>
   187fa:	9312      	str	r3, [sp, #72]	; 0x48
   187fc:	2900      	cmp	r1, #0
   187fe:	d001      	beq.n	18804 <_vfprintf_r+0x420>
   18800:	f001 f94d 	bl	19a9e <_vfprintf_r+0x16ba>
   18804:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   18806:	06a3      	lsls	r3, r4, #26
   18808:	d501      	bpl.n	1880e <_vfprintf_r+0x42a>
   1880a:	f000 fd5a 	bl	192c2 <_vfprintf_r+0xede>
   1880e:	06e3      	lsls	r3, r4, #27
   18810:	d501      	bpl.n	18816 <_vfprintf_r+0x432>
   18812:	f000 fcab 	bl	1916c <_vfprintf_r+0xd88>
   18816:	0663      	lsls	r3, r4, #25
   18818:	d401      	bmi.n	1881e <_vfprintf_r+0x43a>
   1881a:	f000 fca7 	bl	1916c <_vfprintf_r+0xd88>
   1881e:	2100      	movs	r1, #0
   18820:	5e53      	ldrsh	r3, [r2, r1]
   18822:	930c      	str	r3, [sp, #48]	; 0x30
   18824:	3204      	adds	r2, #4
   18826:	17db      	asrs	r3, r3, #31
   18828:	930d      	str	r3, [sp, #52]	; 0x34
   1882a:	920f      	str	r2, [sp, #60]	; 0x3c
   1882c:	2b00      	cmp	r3, #0
   1882e:	da01      	bge.n	18834 <_vfprintf_r+0x450>
   18830:	f000 fdb2 	bl	19398 <_vfprintf_r+0xfb4>
   18834:	990c      	ldr	r1, [sp, #48]	; 0x30
   18836:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   18838:	0008      	movs	r0, r1
   1883a:	4651      	mov	r1, sl
   1883c:	ab16      	add	r3, sp, #88	; 0x58
   1883e:	7fdb      	ldrb	r3, [r3, #31]
   18840:	4310      	orrs	r0, r2
   18842:	4698      	mov	r8, r3
   18844:	0002      	movs	r2, r0
   18846:	2301      	movs	r3, #1
   18848:	3101      	adds	r1, #1
   1884a:	d000      	beq.n	1884e <_vfprintf_r+0x46a>
   1884c:	e718      	b.n	18680 <_vfprintf_r+0x29c>
   1884e:	2a00      	cmp	r2, #0
   18850:	d100      	bne.n	18854 <_vfprintf_r+0x470>
   18852:	e35a      	b.n	18f0a <_vfprintf_r+0xb26>
   18854:	9409      	str	r4, [sp, #36]	; 0x24
   18856:	2b01      	cmp	r3, #1
   18858:	d101      	bne.n	1885e <_vfprintf_r+0x47a>
   1885a:	f000 fc06 	bl	1906a <_vfprintf_r+0xc86>
   1885e:	2b02      	cmp	r3, #2
   18860:	d000      	beq.n	18864 <_vfprintf_r+0x480>
   18862:	e380      	b.n	18f66 <_vfprintf_r+0xb82>
   18864:	9c19      	ldr	r4, [sp, #100]	; 0x64
   18866:	200f      	movs	r0, #15
   18868:	46a1      	mov	r9, r4
   1886a:	46b4      	mov	ip, r6
   1886c:	ab32      	add	r3, sp, #200	; 0xc8
   1886e:	0019      	movs	r1, r3
   18870:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   18872:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   18874:	0004      	movs	r4, r0
   18876:	464d      	mov	r5, r9
   18878:	4014      	ands	r4, r2
   1887a:	5d2c      	ldrb	r4, [r5, r4]
   1887c:	071e      	lsls	r6, r3, #28
   1887e:	0915      	lsrs	r5, r2, #4
   18880:	3901      	subs	r1, #1
   18882:	432e      	orrs	r6, r5
   18884:	700c      	strb	r4, [r1, #0]
   18886:	091c      	lsrs	r4, r3, #4
   18888:	0023      	movs	r3, r4
   1888a:	0034      	movs	r4, r6
   1888c:	0032      	movs	r2, r6
   1888e:	431c      	orrs	r4, r3
   18890:	d1f0      	bne.n	18874 <_vfprintf_r+0x490>
   18892:	920c      	str	r2, [sp, #48]	; 0x30
   18894:	930d      	str	r3, [sp, #52]	; 0x34
   18896:	ab32      	add	r3, sp, #200	; 0xc8
   18898:	1a5b      	subs	r3, r3, r1
   1889a:	9111      	str	r1, [sp, #68]	; 0x44
   1889c:	4666      	mov	r6, ip
   1889e:	930e      	str	r3, [sp, #56]	; 0x38
   188a0:	e70d      	b.n	186be <_vfprintf_r+0x2da>
   188a2:	4663      	mov	r3, ip
   188a4:	431c      	orrs	r4, r3
   188a6:	9b07      	ldr	r3, [sp, #28]
   188a8:	781b      	ldrb	r3, [r3, #0]
   188aa:	e624      	b.n	184f6 <_vfprintf_r+0x112>
   188ac:	9b07      	ldr	r3, [sp, #28]
   188ae:	781b      	ldrb	r3, [r3, #0]
   188b0:	2b6c      	cmp	r3, #108	; 0x6c
   188b2:	d101      	bne.n	188b8 <_vfprintf_r+0x4d4>
   188b4:	f000 fe8c 	bl	195d0 <_vfprintf_r+0x11ec>
   188b8:	2210      	movs	r2, #16
   188ba:	4314      	orrs	r4, r2
   188bc:	e61b      	b.n	184f6 <_vfprintf_r+0x112>
   188be:	2900      	cmp	r1, #0
   188c0:	d001      	beq.n	188c6 <_vfprintf_r+0x4e2>
   188c2:	f001 f8d5 	bl	19a70 <_vfprintf_r+0x168c>
   188c6:	06a3      	lsls	r3, r4, #26
   188c8:	d501      	bpl.n	188ce <_vfprintf_r+0x4ea>
   188ca:	f000 fe76 	bl	195ba <_vfprintf_r+0x11d6>
   188ce:	06e3      	lsls	r3, r4, #27
   188d0:	d500      	bpl.n	188d4 <_vfprintf_r+0x4f0>
   188d2:	e110      	b.n	18af6 <_vfprintf_r+0x712>
   188d4:	0663      	lsls	r3, r4, #25
   188d6:	d400      	bmi.n	188da <_vfprintf_r+0x4f6>
   188d8:	e10d      	b.n	18af6 <_vfprintf_r+0x712>
   188da:	4669      	mov	r1, sp
   188dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   188de:	8d09      	ldrh	r1, [r1, #40]	; 0x28
   188e0:	681a      	ldr	r2, [r3, #0]
   188e2:	3304      	adds	r3, #4
   188e4:	9208      	str	r2, [sp, #32]
   188e6:	8011      	strh	r1, [r2, #0]
   188e8:	930f      	str	r3, [sp, #60]	; 0x3c
   188ea:	e5c9      	b.n	18480 <_vfprintf_r+0x9c>
   188ec:	990f      	ldr	r1, [sp, #60]	; 0x3c
   188ee:	2230      	movs	r2, #48	; 0x30
   188f0:	680b      	ldr	r3, [r1, #0]
   188f2:	930c      	str	r3, [sp, #48]	; 0x30
   188f4:	2300      	movs	r3, #0
   188f6:	930d      	str	r3, [sp, #52]	; 0x34
   188f8:	3302      	adds	r3, #2
   188fa:	431c      	orrs	r4, r3
   188fc:	ab1e      	add	r3, sp, #120	; 0x78
   188fe:	701a      	strb	r2, [r3, #0]
   18900:	3248      	adds	r2, #72	; 0x48
   18902:	705a      	strb	r2, [r3, #1]
   18904:	000b      	movs	r3, r1
   18906:	3304      	adds	r3, #4
   18908:	930f      	str	r3, [sp, #60]	; 0x3c
   1890a:	4bc1      	ldr	r3, [pc, #772]	; (18c10 <_vfprintf_r+0x82c>)
   1890c:	9212      	str	r2, [sp, #72]	; 0x48
   1890e:	9319      	str	r3, [sp, #100]	; 0x64
   18910:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   18912:	2302      	movs	r3, #2
   18914:	e6ac      	b.n	18670 <_vfprintf_r+0x28c>
   18916:	464b      	mov	r3, r9
   18918:	431c      	orrs	r4, r3
   1891a:	9b07      	ldr	r3, [sp, #28]
   1891c:	781b      	ldrb	r3, [r3, #0]
   1891e:	e5ea      	b.n	184f6 <_vfprintf_r+0x112>
   18920:	9312      	str	r3, [sp, #72]	; 0x48
   18922:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   18924:	a916      	add	r1, sp, #88	; 0x58
   18926:	1d1d      	adds	r5, r3, #4
   18928:	681b      	ldr	r3, [r3, #0]
   1892a:	001a      	movs	r2, r3
   1892c:	9311      	str	r3, [sp, #68]	; 0x44
   1892e:	2300      	movs	r3, #0
   18930:	77cb      	strb	r3, [r1, #31]
   18932:	2a00      	cmp	r2, #0
   18934:	d101      	bne.n	1893a <_vfprintf_r+0x556>
   18936:	f000 ff01 	bl	1973c <_vfprintf_r+0x1358>
   1893a:	4653      	mov	r3, sl
   1893c:	3301      	adds	r3, #1
   1893e:	d101      	bne.n	18944 <_vfprintf_r+0x560>
   18940:	f000 fe64 	bl	1960c <_vfprintf_r+0x1228>
   18944:	4652      	mov	r2, sl
   18946:	2100      	movs	r1, #0
   18948:	9811      	ldr	r0, [sp, #68]	; 0x44
   1894a:	f002 feb5 	bl	1b6b8 <memchr>
   1894e:	2800      	cmp	r0, #0
   18950:	d101      	bne.n	18956 <_vfprintf_r+0x572>
   18952:	f000 ff78 	bl	19846 <_vfprintf_r+0x1462>
   18956:	9b11      	ldr	r3, [sp, #68]	; 0x44
   18958:	1ac3      	subs	r3, r0, r3
   1895a:	001a      	movs	r2, r3
   1895c:	930e      	str	r3, [sp, #56]	; 0x38
   1895e:	43db      	mvns	r3, r3
   18960:	17db      	asrs	r3, r3, #31
   18962:	401a      	ands	r2, r3
   18964:	ab16      	add	r3, sp, #88	; 0x58
   18966:	7fdb      	ldrb	r3, [r3, #31]
   18968:	9208      	str	r2, [sp, #32]
   1896a:	4698      	mov	r8, r3
   1896c:	2300      	movs	r3, #0
   1896e:	950f      	str	r5, [sp, #60]	; 0x3c
   18970:	9409      	str	r4, [sp, #36]	; 0x24
   18972:	469a      	mov	sl, r3
   18974:	9313      	str	r3, [sp, #76]	; 0x4c
   18976:	e6aa      	b.n	186ce <_vfprintf_r+0x2ea>
   18978:	2308      	movs	r3, #8
   1897a:	431c      	orrs	r4, r3
   1897c:	9b07      	ldr	r3, [sp, #28]
   1897e:	781b      	ldrb	r3, [r3, #0]
   18980:	e5b9      	b.n	184f6 <_vfprintf_r+0x112>
   18982:	9312      	str	r3, [sp, #72]	; 0x48
   18984:	2310      	movs	r3, #16
   18986:	431c      	orrs	r4, r3
   18988:	06a3      	lsls	r3, r4, #26
   1898a:	d501      	bpl.n	18990 <_vfprintf_r+0x5ac>
   1898c:	f000 fca7 	bl	192de <_vfprintf_r+0xefa>
   18990:	06e3      	lsls	r3, r4, #27
   18992:	d500      	bpl.n	18996 <_vfprintf_r+0x5b2>
   18994:	e3ee      	b.n	19174 <_vfprintf_r+0xd90>
   18996:	0663      	lsls	r3, r4, #25
   18998:	d400      	bmi.n	1899c <_vfprintf_r+0x5b8>
   1899a:	e3eb      	b.n	19174 <_vfprintf_r+0xd90>
   1899c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1899e:	881a      	ldrh	r2, [r3, #0]
   189a0:	920c      	str	r2, [sp, #48]	; 0x30
   189a2:	2200      	movs	r2, #0
   189a4:	3304      	adds	r3, #4
   189a6:	920d      	str	r2, [sp, #52]	; 0x34
   189a8:	930f      	str	r3, [sp, #60]	; 0x3c
   189aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   189ac:	2300      	movs	r3, #0
   189ae:	e65f      	b.n	18670 <_vfprintf_r+0x28c>
   189b0:	9312      	str	r3, [sp, #72]	; 0x48
   189b2:	2310      	movs	r3, #16
   189b4:	431c      	orrs	r4, r3
   189b6:	06a3      	lsls	r3, r4, #26
   189b8:	d501      	bpl.n	189be <_vfprintf_r+0x5da>
   189ba:	f000 fcba 	bl	19332 <_vfprintf_r+0xf4e>
   189be:	06e3      	lsls	r3, r4, #27
   189c0:	d500      	bpl.n	189c4 <_vfprintf_r+0x5e0>
   189c2:	e3da      	b.n	1917a <_vfprintf_r+0xd96>
   189c4:	0663      	lsls	r3, r4, #25
   189c6:	d400      	bmi.n	189ca <_vfprintf_r+0x5e6>
   189c8:	e3d7      	b.n	1917a <_vfprintf_r+0xd96>
   189ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   189cc:	881a      	ldrh	r2, [r3, #0]
   189ce:	920c      	str	r2, [sp, #48]	; 0x30
   189d0:	2200      	movs	r2, #0
   189d2:	3304      	adds	r3, #4
   189d4:	920d      	str	r2, [sp, #52]	; 0x34
   189d6:	930f      	str	r3, [sp, #60]	; 0x3c
   189d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   189da:	2301      	movs	r3, #1
   189dc:	e648      	b.n	18670 <_vfprintf_r+0x28c>
   189de:	9312      	str	r3, [sp, #72]	; 0x48
   189e0:	2900      	cmp	r1, #0
   189e2:	d001      	beq.n	189e8 <_vfprintf_r+0x604>
   189e4:	f001 f857 	bl	19a96 <_vfprintf_r+0x16b2>
   189e8:	4b8a      	ldr	r3, [pc, #552]	; (18c14 <_vfprintf_r+0x830>)
   189ea:	9319      	str	r3, [sp, #100]	; 0x64
   189ec:	e618      	b.n	18620 <_vfprintf_r+0x23c>
   189ee:	2301      	movs	r3, #1
   189f0:	431c      	orrs	r4, r3
   189f2:	9b07      	ldr	r3, [sp, #28]
   189f4:	781b      	ldrb	r3, [r3, #0]
   189f6:	e57e      	b.n	184f6 <_vfprintf_r+0x112>
   189f8:	2380      	movs	r3, #128	; 0x80
   189fa:	431c      	orrs	r4, r3
   189fc:	9b07      	ldr	r3, [sp, #28]
   189fe:	781b      	ldrb	r3, [r3, #0]
   18a00:	e579      	b.n	184f6 <_vfprintf_r+0x112>
   18a02:	9b07      	ldr	r3, [sp, #28]
   18a04:	781b      	ldrb	r3, [r3, #0]
   18a06:	2800      	cmp	r0, #0
   18a08:	d000      	beq.n	18a0c <_vfprintf_r+0x628>
   18a0a:	e574      	b.n	184f6 <_vfprintf_r+0x112>
   18a0c:	2101      	movs	r1, #1
   18a0e:	3020      	adds	r0, #32
   18a10:	e571      	b.n	184f6 <_vfprintf_r+0x112>
   18a12:	9312      	str	r3, [sp, #72]	; 0x48
   18a14:	2900      	cmp	r1, #0
   18a16:	d001      	beq.n	18a1c <_vfprintf_r+0x638>
   18a18:	f001 f839 	bl	19a8e <_vfprintf_r+0x16aa>
   18a1c:	2207      	movs	r2, #7
   18a1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   18a20:	3307      	adds	r3, #7
   18a22:	4393      	bics	r3, r2
   18a24:	3201      	adds	r2, #1
   18a26:	4694      	mov	ip, r2
   18a28:	449c      	add	ip, r3
   18a2a:	4662      	mov	r2, ip
   18a2c:	920f      	str	r2, [sp, #60]	; 0x3c
   18a2e:	681a      	ldr	r2, [r3, #0]
   18a30:	9216      	str	r2, [sp, #88]	; 0x58
   18a32:	685b      	ldr	r3, [r3, #4]
   18a34:	2201      	movs	r2, #1
   18a36:	9315      	str	r3, [sp, #84]	; 0x54
   18a38:	9b15      	ldr	r3, [sp, #84]	; 0x54
   18a3a:	9d16      	ldr	r5, [sp, #88]	; 0x58
   18a3c:	005b      	lsls	r3, r3, #1
   18a3e:	085b      	lsrs	r3, r3, #1
   18a40:	4698      	mov	r8, r3
   18a42:	4252      	negs	r2, r2
   18a44:	4b74      	ldr	r3, [pc, #464]	; (18c18 <_vfprintf_r+0x834>)
   18a46:	0028      	movs	r0, r5
   18a48:	4641      	mov	r1, r8
   18a4a:	f003 ff95 	bl	1c978 <__aeabi_dcmpun>
   18a4e:	2800      	cmp	r0, #0
   18a50:	d001      	beq.n	18a56 <_vfprintf_r+0x672>
   18a52:	f000 fcb4 	bl	193be <_vfprintf_r+0xfda>
   18a56:	2201      	movs	r2, #1
   18a58:	4b6f      	ldr	r3, [pc, #444]	; (18c18 <_vfprintf_r+0x834>)
   18a5a:	4252      	negs	r2, r2
   18a5c:	0028      	movs	r0, r5
   18a5e:	4641      	mov	r1, r8
   18a60:	f7fc ff94 	bl	1598c <__aeabi_dcmple>
   18a64:	2800      	cmp	r0, #0
   18a66:	d001      	beq.n	18a6c <_vfprintf_r+0x688>
   18a68:	f000 fca9 	bl	193be <_vfprintf_r+0xfda>
   18a6c:	2200      	movs	r2, #0
   18a6e:	2300      	movs	r3, #0
   18a70:	9816      	ldr	r0, [sp, #88]	; 0x58
   18a72:	9915      	ldr	r1, [sp, #84]	; 0x54
   18a74:	f7fc ff80 	bl	15978 <__aeabi_dcmplt>
   18a78:	2800      	cmp	r0, #0
   18a7a:	d001      	beq.n	18a80 <_vfprintf_r+0x69c>
   18a7c:	f000 fd55 	bl	1952a <_vfprintf_r+0x1146>
   18a80:	ab16      	add	r3, sp, #88	; 0x58
   18a82:	7fdb      	ldrb	r3, [r3, #31]
   18a84:	4698      	mov	r8, r3
   18a86:	9b12      	ldr	r3, [sp, #72]	; 0x48
   18a88:	2b47      	cmp	r3, #71	; 0x47
   18a8a:	dd01      	ble.n	18a90 <_vfprintf_r+0x6ac>
   18a8c:	f000 fdb4 	bl	195f8 <_vfprintf_r+0x1214>
   18a90:	4b62      	ldr	r3, [pc, #392]	; (18c1c <_vfprintf_r+0x838>)
   18a92:	9311      	str	r3, [sp, #68]	; 0x44
   18a94:	2380      	movs	r3, #128	; 0x80
   18a96:	439c      	bics	r4, r3
   18a98:	3b7d      	subs	r3, #125	; 0x7d
   18a9a:	9308      	str	r3, [sp, #32]
   18a9c:	930e      	str	r3, [sp, #56]	; 0x38
   18a9e:	2300      	movs	r3, #0
   18aa0:	9409      	str	r4, [sp, #36]	; 0x24
   18aa2:	469a      	mov	sl, r3
   18aa4:	9313      	str	r3, [sp, #76]	; 0x4c
   18aa6:	e612      	b.n	186ce <_vfprintf_r+0x2ea>
   18aa8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   18aaa:	1d1a      	adds	r2, r3, #4
   18aac:	681b      	ldr	r3, [r3, #0]
   18aae:	930b      	str	r3, [sp, #44]	; 0x2c
   18ab0:	2b00      	cmp	r3, #0
   18ab2:	da00      	bge.n	18ab6 <_vfprintf_r+0x6d2>
   18ab4:	e578      	b.n	185a8 <_vfprintf_r+0x1c4>
   18ab6:	9b07      	ldr	r3, [sp, #28]
   18ab8:	920f      	str	r2, [sp, #60]	; 0x3c
   18aba:	781b      	ldrb	r3, [r3, #0]
   18abc:	e51b      	b.n	184f6 <_vfprintf_r+0x112>
   18abe:	9312      	str	r3, [sp, #72]	; 0x48
   18ac0:	2900      	cmp	r1, #0
   18ac2:	d001      	beq.n	18ac8 <_vfprintf_r+0x6e4>
   18ac4:	f000 ffcc 	bl	19a60 <_vfprintf_r+0x167c>
   18ac8:	2310      	movs	r3, #16
   18aca:	431c      	orrs	r4, r3
   18acc:	e69a      	b.n	18804 <_vfprintf_r+0x420>
   18ace:	9312      	str	r3, [sp, #72]	; 0x48
   18ad0:	e771      	b.n	189b6 <_vfprintf_r+0x5d2>
   18ad2:	9312      	str	r3, [sp, #72]	; 0x48
   18ad4:	e758      	b.n	18988 <_vfprintf_r+0x5a4>
   18ad6:	9312      	str	r3, [sp, #72]	; 0x48
   18ad8:	2900      	cmp	r1, #0
   18ada:	d001      	beq.n	18ae0 <_vfprintf_r+0x6fc>
   18adc:	f000 ffd3 	bl	19a86 <_vfprintf_r+0x16a2>
   18ae0:	9b12      	ldr	r3, [sp, #72]	; 0x48
   18ae2:	2b00      	cmp	r3, #0
   18ae4:	d100      	bne.n	18ae8 <_vfprintf_r+0x704>
   18ae6:	e18d      	b.n	18e04 <_vfprintf_r+0xa20>
   18ae8:	ad28      	add	r5, sp, #160	; 0xa0
   18aea:	702b      	strb	r3, [r5, #0]
   18aec:	2300      	movs	r3, #0
   18aee:	aa16      	add	r2, sp, #88	; 0x58
   18af0:	77d3      	strb	r3, [r2, #31]
   18af2:	9409      	str	r4, [sp, #36]	; 0x24
   18af4:	e678      	b.n	187e8 <_vfprintf_r+0x404>
   18af6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   18af8:	990a      	ldr	r1, [sp, #40]	; 0x28
   18afa:	6813      	ldr	r3, [r2, #0]
   18afc:	6019      	str	r1, [r3, #0]
   18afe:	0013      	movs	r3, r2
   18b00:	3304      	adds	r3, #4
   18b02:	930f      	str	r3, [sp, #60]	; 0x3c
   18b04:	e4bc      	b.n	18480 <_vfprintf_r+0x9c>
   18b06:	68bc      	ldr	r4, [r7, #8]
   18b08:	4643      	mov	r3, r8
   18b0a:	2b00      	cmp	r3, #0
   18b0c:	d00f      	beq.n	18b2e <_vfprintf_r+0x74a>
   18b0e:	aa16      	add	r2, sp, #88	; 0x58
   18b10:	231f      	movs	r3, #31
   18b12:	4694      	mov	ip, r2
   18b14:	4463      	add	r3, ip
   18b16:	6033      	str	r3, [r6, #0]
   18b18:	2301      	movs	r3, #1
   18b1a:	6073      	str	r3, [r6, #4]
   18b1c:	687b      	ldr	r3, [r7, #4]
   18b1e:	3401      	adds	r4, #1
   18b20:	3301      	adds	r3, #1
   18b22:	60bc      	str	r4, [r7, #8]
   18b24:	607b      	str	r3, [r7, #4]
   18b26:	2b07      	cmp	r3, #7
   18b28:	dd00      	ble.n	18b2c <_vfprintf_r+0x748>
   18b2a:	e203      	b.n	18f34 <_vfprintf_r+0xb50>
   18b2c:	3608      	adds	r6, #8
   18b2e:	464b      	mov	r3, r9
   18b30:	2b00      	cmp	r3, #0
   18b32:	d00c      	beq.n	18b4e <_vfprintf_r+0x76a>
   18b34:	ab1e      	add	r3, sp, #120	; 0x78
   18b36:	6033      	str	r3, [r6, #0]
   18b38:	2302      	movs	r3, #2
   18b3a:	6073      	str	r3, [r6, #4]
   18b3c:	687b      	ldr	r3, [r7, #4]
   18b3e:	3402      	adds	r4, #2
   18b40:	3301      	adds	r3, #1
   18b42:	60bc      	str	r4, [r7, #8]
   18b44:	607b      	str	r3, [r7, #4]
   18b46:	2b07      	cmp	r3, #7
   18b48:	dd00      	ble.n	18b4c <_vfprintf_r+0x768>
   18b4a:	e1fd      	b.n	18f48 <_vfprintf_r+0xb64>
   18b4c:	3608      	adds	r6, #8
   18b4e:	9b10      	ldr	r3, [sp, #64]	; 0x40
   18b50:	2b80      	cmp	r3, #128	; 0x80
   18b52:	d100      	bne.n	18b56 <_vfprintf_r+0x772>
   18b54:	e173      	b.n	18e3e <_vfprintf_r+0xa5a>
   18b56:	4653      	mov	r3, sl
   18b58:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   18b5a:	1a9d      	subs	r5, r3, r2
   18b5c:	2d00      	cmp	r5, #0
   18b5e:	dd32      	ble.n	18bc6 <_vfprintf_r+0x7e2>
   18b60:	4a2f      	ldr	r2, [pc, #188]	; (18c20 <_vfprintf_r+0x83c>)
   18b62:	687b      	ldr	r3, [r7, #4]
   18b64:	4691      	mov	r9, r2
   18b66:	2d10      	cmp	r5, #16
   18b68:	dd22      	ble.n	18bb0 <_vfprintf_r+0x7cc>
   18b6a:	2210      	movs	r2, #16
   18b6c:	4692      	mov	sl, r2
   18b6e:	0022      	movs	r2, r4
   18b70:	465c      	mov	r4, fp
   18b72:	e003      	b.n	18b7c <_vfprintf_r+0x798>
   18b74:	3d10      	subs	r5, #16
   18b76:	3608      	adds	r6, #8
   18b78:	2d10      	cmp	r5, #16
   18b7a:	dd17      	ble.n	18bac <_vfprintf_r+0x7c8>
   18b7c:	4649      	mov	r1, r9
   18b7e:	6031      	str	r1, [r6, #0]
   18b80:	4651      	mov	r1, sl
   18b82:	3210      	adds	r2, #16
   18b84:	3301      	adds	r3, #1
   18b86:	6071      	str	r1, [r6, #4]
   18b88:	60ba      	str	r2, [r7, #8]
   18b8a:	607b      	str	r3, [r7, #4]
   18b8c:	2b07      	cmp	r3, #7
   18b8e:	ddf1      	ble.n	18b74 <_vfprintf_r+0x790>
   18b90:	003a      	movs	r2, r7
   18b92:	0021      	movs	r1, r4
   18b94:	9806      	ldr	r0, [sp, #24]
   18b96:	f003 fc63 	bl	1c460 <__sprint_r>
   18b9a:	2800      	cmp	r0, #0
   18b9c:	d000      	beq.n	18ba0 <_vfprintf_r+0x7bc>
   18b9e:	e18a      	b.n	18eb6 <_vfprintf_r+0xad2>
   18ba0:	3d10      	subs	r5, #16
   18ba2:	68ba      	ldr	r2, [r7, #8]
   18ba4:	687b      	ldr	r3, [r7, #4]
   18ba6:	ae32      	add	r6, sp, #200	; 0xc8
   18ba8:	2d10      	cmp	r5, #16
   18baa:	dce7      	bgt.n	18b7c <_vfprintf_r+0x798>
   18bac:	46a3      	mov	fp, r4
   18bae:	0014      	movs	r4, r2
   18bb0:	464a      	mov	r2, r9
   18bb2:	1964      	adds	r4, r4, r5
   18bb4:	3301      	adds	r3, #1
   18bb6:	6032      	str	r2, [r6, #0]
   18bb8:	6075      	str	r5, [r6, #4]
   18bba:	60bc      	str	r4, [r7, #8]
   18bbc:	607b      	str	r3, [r7, #4]
   18bbe:	2b07      	cmp	r3, #7
   18bc0:	dd00      	ble.n	18bc4 <_vfprintf_r+0x7e0>
   18bc2:	e1ad      	b.n	18f20 <_vfprintf_r+0xb3c>
   18bc4:	3608      	adds	r6, #8
   18bc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
   18bc8:	05db      	lsls	r3, r3, #23
   18bca:	d500      	bpl.n	18bce <_vfprintf_r+0x7ea>
   18bcc:	e0be      	b.n	18d4c <_vfprintf_r+0x968>
   18bce:	9b11      	ldr	r3, [sp, #68]	; 0x44
   18bd0:	6033      	str	r3, [r6, #0]
   18bd2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   18bd4:	469c      	mov	ip, r3
   18bd6:	6073      	str	r3, [r6, #4]
   18bd8:	687b      	ldr	r3, [r7, #4]
   18bda:	4464      	add	r4, ip
   18bdc:	3301      	adds	r3, #1
   18bde:	60bc      	str	r4, [r7, #8]
   18be0:	607b      	str	r3, [r7, #4]
   18be2:	2b07      	cmp	r3, #7
   18be4:	dd00      	ble.n	18be8 <_vfprintf_r+0x804>
   18be6:	e0a6      	b.n	18d36 <_vfprintf_r+0x952>
   18be8:	3608      	adds	r6, #8
   18bea:	9b09      	ldr	r3, [sp, #36]	; 0x24
   18bec:	075b      	lsls	r3, r3, #29
   18bee:	d54a      	bpl.n	18c86 <_vfprintf_r+0x8a2>
   18bf0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   18bf2:	9a08      	ldr	r2, [sp, #32]
   18bf4:	1a9d      	subs	r5, r3, r2
   18bf6:	2d00      	cmp	r5, #0
   18bf8:	dd45      	ble.n	18c86 <_vfprintf_r+0x8a2>
   18bfa:	4a0a      	ldr	r2, [pc, #40]	; (18c24 <_vfprintf_r+0x840>)
   18bfc:	687b      	ldr	r3, [r7, #4]
   18bfe:	4690      	mov	r8, r2
   18c00:	2d10      	cmp	r5, #16
   18c02:	dd2f      	ble.n	18c64 <_vfprintf_r+0x880>
   18c04:	2210      	movs	r2, #16
   18c06:	4691      	mov	r9, r2
   18c08:	0022      	movs	r2, r4
   18c0a:	465c      	mov	r4, fp
   18c0c:	e010      	b.n	18c30 <_vfprintf_r+0x84c>
   18c0e:	46c0      	nop			; (mov r8, r8)
   18c10:	0001e95c 	.word	0x0001e95c
   18c14:	0001e948 	.word	0x0001e948
   18c18:	7fefffff 	.word	0x7fefffff
   18c1c:	0001e938 	.word	0x0001e938
   18c20:	0001eb10 	.word	0x0001eb10
   18c24:	0001eb00 	.word	0x0001eb00
   18c28:	3d10      	subs	r5, #16
   18c2a:	3608      	adds	r6, #8
   18c2c:	2d10      	cmp	r5, #16
   18c2e:	dd17      	ble.n	18c60 <_vfprintf_r+0x87c>
   18c30:	49d1      	ldr	r1, [pc, #836]	; (18f78 <_vfprintf_r+0xb94>)
   18c32:	3210      	adds	r2, #16
   18c34:	6031      	str	r1, [r6, #0]
   18c36:	4649      	mov	r1, r9
   18c38:	3301      	adds	r3, #1
   18c3a:	6071      	str	r1, [r6, #4]
   18c3c:	60ba      	str	r2, [r7, #8]
   18c3e:	607b      	str	r3, [r7, #4]
   18c40:	2b07      	cmp	r3, #7
   18c42:	ddf1      	ble.n	18c28 <_vfprintf_r+0x844>
   18c44:	003a      	movs	r2, r7
   18c46:	0021      	movs	r1, r4
   18c48:	9806      	ldr	r0, [sp, #24]
   18c4a:	f003 fc09 	bl	1c460 <__sprint_r>
   18c4e:	2800      	cmp	r0, #0
   18c50:	d000      	beq.n	18c54 <_vfprintf_r+0x870>
   18c52:	e130      	b.n	18eb6 <_vfprintf_r+0xad2>
   18c54:	3d10      	subs	r5, #16
   18c56:	68ba      	ldr	r2, [r7, #8]
   18c58:	687b      	ldr	r3, [r7, #4]
   18c5a:	ae32      	add	r6, sp, #200	; 0xc8
   18c5c:	2d10      	cmp	r5, #16
   18c5e:	dce7      	bgt.n	18c30 <_vfprintf_r+0x84c>
   18c60:	46a3      	mov	fp, r4
   18c62:	0014      	movs	r4, r2
   18c64:	4642      	mov	r2, r8
   18c66:	1964      	adds	r4, r4, r5
   18c68:	3301      	adds	r3, #1
   18c6a:	c624      	stmia	r6!, {r2, r5}
   18c6c:	60bc      	str	r4, [r7, #8]
   18c6e:	607b      	str	r3, [r7, #4]
   18c70:	2b07      	cmp	r3, #7
   18c72:	dd08      	ble.n	18c86 <_vfprintf_r+0x8a2>
   18c74:	003a      	movs	r2, r7
   18c76:	4659      	mov	r1, fp
   18c78:	9806      	ldr	r0, [sp, #24]
   18c7a:	f003 fbf1 	bl	1c460 <__sprint_r>
   18c7e:	2800      	cmp	r0, #0
   18c80:	d000      	beq.n	18c84 <_vfprintf_r+0x8a0>
   18c82:	e13f      	b.n	18f04 <_vfprintf_r+0xb20>
   18c84:	68bc      	ldr	r4, [r7, #8]
   18c86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   18c88:	9908      	ldr	r1, [sp, #32]
   18c8a:	428b      	cmp	r3, r1
   18c8c:	da00      	bge.n	18c90 <_vfprintf_r+0x8ac>
   18c8e:	000b      	movs	r3, r1
   18c90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   18c92:	4694      	mov	ip, r2
   18c94:	449c      	add	ip, r3
   18c96:	4663      	mov	r3, ip
   18c98:	930a      	str	r3, [sp, #40]	; 0x28
   18c9a:	2c00      	cmp	r4, #0
   18c9c:	d000      	beq.n	18ca0 <_vfprintf_r+0x8bc>
   18c9e:	e129      	b.n	18ef4 <_vfprintf_r+0xb10>
   18ca0:	2300      	movs	r3, #0
   18ca2:	ae32      	add	r6, sp, #200	; 0xc8
   18ca4:	607b      	str	r3, [r7, #4]
   18ca6:	f7ff fbeb 	bl	18480 <_vfprintf_r+0x9c>
   18caa:	9b14      	ldr	r3, [sp, #80]	; 0x50
   18cac:	2b01      	cmp	r3, #1
   18cae:	dc00      	bgt.n	18cb2 <_vfprintf_r+0x8ce>
   18cb0:	e103      	b.n	18eba <_vfprintf_r+0xad6>
   18cb2:	9b11      	ldr	r3, [sp, #68]	; 0x44
   18cb4:	3401      	adds	r4, #1
   18cb6:	6033      	str	r3, [r6, #0]
   18cb8:	2301      	movs	r3, #1
   18cba:	6073      	str	r3, [r6, #4]
   18cbc:	687b      	ldr	r3, [r7, #4]
   18cbe:	60bc      	str	r4, [r7, #8]
   18cc0:	3301      	adds	r3, #1
   18cc2:	607b      	str	r3, [r7, #4]
   18cc4:	2b07      	cmp	r3, #7
   18cc6:	dd00      	ble.n	18cca <_vfprintf_r+0x8e6>
   18cc8:	e2ef      	b.n	192aa <_vfprintf_r+0xec6>
   18cca:	3608      	adds	r6, #8
   18ccc:	9a18      	ldr	r2, [sp, #96]	; 0x60
   18cce:	3301      	adds	r3, #1
   18cd0:	6032      	str	r2, [r6, #0]
   18cd2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   18cd4:	4698      	mov	r8, r3
   18cd6:	4694      	mov	ip, r2
   18cd8:	4464      	add	r4, ip
   18cda:	6072      	str	r2, [r6, #4]
   18cdc:	60bc      	str	r4, [r7, #8]
   18cde:	607b      	str	r3, [r7, #4]
   18ce0:	2b07      	cmp	r3, #7
   18ce2:	dd00      	ble.n	18ce6 <_vfprintf_r+0x902>
   18ce4:	e318      	b.n	19318 <_vfprintf_r+0xf34>
   18ce6:	3608      	adds	r6, #8
   18ce8:	2200      	movs	r2, #0
   18cea:	2300      	movs	r3, #0
   18cec:	9816      	ldr	r0, [sp, #88]	; 0x58
   18cee:	9915      	ldr	r1, [sp, #84]	; 0x54
   18cf0:	f7fc fe3c 	bl	1596c <__aeabi_dcmpeq>
   18cf4:	2800      	cmp	r0, #0
   18cf6:	d000      	beq.n	18cfa <_vfprintf_r+0x916>
   18cf8:	e1f4      	b.n	190e4 <_vfprintf_r+0xd00>
   18cfa:	9d11      	ldr	r5, [sp, #68]	; 0x44
   18cfc:	9b14      	ldr	r3, [sp, #80]	; 0x50
   18cfe:	3501      	adds	r5, #1
   18d00:	3b01      	subs	r3, #1
   18d02:	6035      	str	r5, [r6, #0]
   18d04:	6073      	str	r3, [r6, #4]
   18d06:	18e4      	adds	r4, r4, r3
   18d08:	2301      	movs	r3, #1
   18d0a:	469c      	mov	ip, r3
   18d0c:	44e0      	add	r8, ip
   18d0e:	4643      	mov	r3, r8
   18d10:	60bc      	str	r4, [r7, #8]
   18d12:	607b      	str	r3, [r7, #4]
   18d14:	2b07      	cmp	r3, #7
   18d16:	dd00      	ble.n	18d1a <_vfprintf_r+0x936>
   18d18:	e0e0      	b.n	18edc <_vfprintf_r+0xaf8>
   18d1a:	3608      	adds	r6, #8
   18d1c:	ab21      	add	r3, sp, #132	; 0x84
   18d1e:	6033      	str	r3, [r6, #0]
   18d20:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   18d22:	469c      	mov	ip, r3
   18d24:	6073      	str	r3, [r6, #4]
   18d26:	4643      	mov	r3, r8
   18d28:	4464      	add	r4, ip
   18d2a:	3301      	adds	r3, #1
   18d2c:	60bc      	str	r4, [r7, #8]
   18d2e:	607b      	str	r3, [r7, #4]
   18d30:	2b07      	cmp	r3, #7
   18d32:	dc00      	bgt.n	18d36 <_vfprintf_r+0x952>
   18d34:	e758      	b.n	18be8 <_vfprintf_r+0x804>
   18d36:	003a      	movs	r2, r7
   18d38:	4659      	mov	r1, fp
   18d3a:	9806      	ldr	r0, [sp, #24]
   18d3c:	f003 fb90 	bl	1c460 <__sprint_r>
   18d40:	2800      	cmp	r0, #0
   18d42:	d000      	beq.n	18d46 <_vfprintf_r+0x962>
   18d44:	e0de      	b.n	18f04 <_vfprintf_r+0xb20>
   18d46:	68bc      	ldr	r4, [r7, #8]
   18d48:	ae32      	add	r6, sp, #200	; 0xc8
   18d4a:	e74e      	b.n	18bea <_vfprintf_r+0x806>
   18d4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   18d4e:	2b65      	cmp	r3, #101	; 0x65
   18d50:	ddab      	ble.n	18caa <_vfprintf_r+0x8c6>
   18d52:	2200      	movs	r2, #0
   18d54:	2300      	movs	r3, #0
   18d56:	9816      	ldr	r0, [sp, #88]	; 0x58
   18d58:	9915      	ldr	r1, [sp, #84]	; 0x54
   18d5a:	f7fc fe07 	bl	1596c <__aeabi_dcmpeq>
   18d5e:	2800      	cmp	r0, #0
   18d60:	d100      	bne.n	18d64 <_vfprintf_r+0x980>
   18d62:	e134      	b.n	18fce <_vfprintf_r+0xbea>
   18d64:	4b85      	ldr	r3, [pc, #532]	; (18f7c <_vfprintf_r+0xb98>)
   18d66:	3401      	adds	r4, #1
   18d68:	6033      	str	r3, [r6, #0]
   18d6a:	2301      	movs	r3, #1
   18d6c:	6073      	str	r3, [r6, #4]
   18d6e:	687b      	ldr	r3, [r7, #4]
   18d70:	60bc      	str	r4, [r7, #8]
   18d72:	3301      	adds	r3, #1
   18d74:	607b      	str	r3, [r7, #4]
   18d76:	2b07      	cmp	r3, #7
   18d78:	dd00      	ble.n	18d7c <_vfprintf_r+0x998>
   18d7a:	e3dc      	b.n	19536 <_vfprintf_r+0x1152>
   18d7c:	3608      	adds	r6, #8
   18d7e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   18d80:	9a14      	ldr	r2, [sp, #80]	; 0x50
   18d82:	4293      	cmp	r3, r2
   18d84:	db03      	blt.n	18d8e <_vfprintf_r+0x9aa>
   18d86:	9b09      	ldr	r3, [sp, #36]	; 0x24
   18d88:	07db      	lsls	r3, r3, #31
   18d8a:	d400      	bmi.n	18d8e <_vfprintf_r+0x9aa>
   18d8c:	e3b7      	b.n	194fe <_vfprintf_r+0x111a>
   18d8e:	9b18      	ldr	r3, [sp, #96]	; 0x60
   18d90:	68ba      	ldr	r2, [r7, #8]
   18d92:	6033      	str	r3, [r6, #0]
   18d94:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   18d96:	469c      	mov	ip, r3
   18d98:	6073      	str	r3, [r6, #4]
   18d9a:	687b      	ldr	r3, [r7, #4]
   18d9c:	4462      	add	r2, ip
   18d9e:	3301      	adds	r3, #1
   18da0:	0014      	movs	r4, r2
   18da2:	60ba      	str	r2, [r7, #8]
   18da4:	607b      	str	r3, [r7, #4]
   18da6:	2b07      	cmp	r3, #7
   18da8:	dd01      	ble.n	18dae <_vfprintf_r+0x9ca>
   18daa:	f000 fc19 	bl	195e0 <_vfprintf_r+0x11fc>
   18dae:	3608      	adds	r6, #8
   18db0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   18db2:	1e5d      	subs	r5, r3, #1
   18db4:	2d00      	cmp	r5, #0
   18db6:	dc00      	bgt.n	18dba <_vfprintf_r+0x9d6>
   18db8:	e717      	b.n	18bea <_vfprintf_r+0x806>
   18dba:	4a71      	ldr	r2, [pc, #452]	; (18f80 <_vfprintf_r+0xb9c>)
   18dbc:	687b      	ldr	r3, [r7, #4]
   18dbe:	4691      	mov	r9, r2
   18dc0:	2d10      	cmp	r5, #16
   18dc2:	dc00      	bgt.n	18dc6 <_vfprintf_r+0x9e2>
   18dc4:	e1c3      	b.n	1914e <_vfprintf_r+0xd6a>
   18dc6:	2210      	movs	r2, #16
   18dc8:	4690      	mov	r8, r2
   18dca:	0022      	movs	r2, r4
   18dcc:	464c      	mov	r4, r9
   18dce:	46d9      	mov	r9, fp
   18dd0:	e004      	b.n	18ddc <_vfprintf_r+0x9f8>
   18dd2:	3608      	adds	r6, #8
   18dd4:	3d10      	subs	r5, #16
   18dd6:	2d10      	cmp	r5, #16
   18dd8:	dc00      	bgt.n	18ddc <_vfprintf_r+0x9f8>
   18dda:	e37c      	b.n	194d6 <_vfprintf_r+0x10f2>
   18ddc:	4641      	mov	r1, r8
   18dde:	3210      	adds	r2, #16
   18de0:	3301      	adds	r3, #1
   18de2:	6034      	str	r4, [r6, #0]
   18de4:	6071      	str	r1, [r6, #4]
   18de6:	60ba      	str	r2, [r7, #8]
   18de8:	607b      	str	r3, [r7, #4]
   18dea:	2b07      	cmp	r3, #7
   18dec:	ddf1      	ble.n	18dd2 <_vfprintf_r+0x9ee>
   18dee:	003a      	movs	r2, r7
   18df0:	4649      	mov	r1, r9
   18df2:	9806      	ldr	r0, [sp, #24]
   18df4:	f003 fb34 	bl	1c460 <__sprint_r>
   18df8:	2800      	cmp	r0, #0
   18dfa:	d10b      	bne.n	18e14 <_vfprintf_r+0xa30>
   18dfc:	68ba      	ldr	r2, [r7, #8]
   18dfe:	687b      	ldr	r3, [r7, #4]
   18e00:	ae32      	add	r6, sp, #200	; 0xc8
   18e02:	e7e7      	b.n	18dd4 <_vfprintf_r+0x9f0>
   18e04:	68bb      	ldr	r3, [r7, #8]
   18e06:	46d9      	mov	r9, fp
   18e08:	2b00      	cmp	r3, #0
   18e0a:	d001      	beq.n	18e10 <_vfprintf_r+0xa2c>
   18e0c:	f000 fd4c 	bl	198a8 <_vfprintf_r+0x14c4>
   18e10:	2300      	movs	r3, #0
   18e12:	607b      	str	r3, [r7, #4]
   18e14:	464b      	mov	r3, r9
   18e16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   18e18:	07db      	lsls	r3, r3, #31
   18e1a:	d40d      	bmi.n	18e38 <_vfprintf_r+0xa54>
   18e1c:	464b      	mov	r3, r9
   18e1e:	899b      	ldrh	r3, [r3, #12]
   18e20:	059a      	lsls	r2, r3, #22
   18e22:	d505      	bpl.n	18e30 <_vfprintf_r+0xa4c>
   18e24:	065b      	lsls	r3, r3, #25
   18e26:	d401      	bmi.n	18e2c <_vfprintf_r+0xa48>
   18e28:	f7ff fb8d 	bl	18546 <_vfprintf_r+0x162>
   18e2c:	f7ff fb88 	bl	18540 <_vfprintf_r+0x15c>
   18e30:	464b      	mov	r3, r9
   18e32:	6d98      	ldr	r0, [r3, #88]	; 0x58
   18e34:	f002 fbc6 	bl	1b5c4 <__retarget_lock_release_recursive>
   18e38:	464b      	mov	r3, r9
   18e3a:	899b      	ldrh	r3, [r3, #12]
   18e3c:	e7f2      	b.n	18e24 <_vfprintf_r+0xa40>
   18e3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   18e40:	9a08      	ldr	r2, [sp, #32]
   18e42:	1a9d      	subs	r5, r3, r2
   18e44:	2d00      	cmp	r5, #0
   18e46:	dc00      	bgt.n	18e4a <_vfprintf_r+0xa66>
   18e48:	e685      	b.n	18b56 <_vfprintf_r+0x772>
   18e4a:	4a4d      	ldr	r2, [pc, #308]	; (18f80 <_vfprintf_r+0xb9c>)
   18e4c:	687b      	ldr	r3, [r7, #4]
   18e4e:	4691      	mov	r9, r2
   18e50:	2d10      	cmp	r5, #16
   18e52:	dd24      	ble.n	18e9e <_vfprintf_r+0xaba>
   18e54:	2210      	movs	r2, #16
   18e56:	0021      	movs	r1, r4
   18e58:	4690      	mov	r8, r2
   18e5a:	465c      	mov	r4, fp
   18e5c:	0032      	movs	r2, r6
   18e5e:	464e      	mov	r6, r9
   18e60:	e003      	b.n	18e6a <_vfprintf_r+0xa86>
   18e62:	3d10      	subs	r5, #16
   18e64:	3208      	adds	r2, #8
   18e66:	2d10      	cmp	r5, #16
   18e68:	dd15      	ble.n	18e96 <_vfprintf_r+0xab2>
   18e6a:	4640      	mov	r0, r8
   18e6c:	3110      	adds	r1, #16
   18e6e:	3301      	adds	r3, #1
   18e70:	6016      	str	r6, [r2, #0]
   18e72:	6050      	str	r0, [r2, #4]
   18e74:	60b9      	str	r1, [r7, #8]
   18e76:	607b      	str	r3, [r7, #4]
   18e78:	2b07      	cmp	r3, #7
   18e7a:	ddf2      	ble.n	18e62 <_vfprintf_r+0xa7e>
   18e7c:	003a      	movs	r2, r7
   18e7e:	0021      	movs	r1, r4
   18e80:	9806      	ldr	r0, [sp, #24]
   18e82:	f003 faed 	bl	1c460 <__sprint_r>
   18e86:	2800      	cmp	r0, #0
   18e88:	d115      	bne.n	18eb6 <_vfprintf_r+0xad2>
   18e8a:	3d10      	subs	r5, #16
   18e8c:	68b9      	ldr	r1, [r7, #8]
   18e8e:	687b      	ldr	r3, [r7, #4]
   18e90:	aa32      	add	r2, sp, #200	; 0xc8
   18e92:	2d10      	cmp	r5, #16
   18e94:	dce9      	bgt.n	18e6a <_vfprintf_r+0xa86>
   18e96:	46a3      	mov	fp, r4
   18e98:	46b1      	mov	r9, r6
   18e9a:	000c      	movs	r4, r1
   18e9c:	0016      	movs	r6, r2
   18e9e:	464a      	mov	r2, r9
   18ea0:	1964      	adds	r4, r4, r5
   18ea2:	3301      	adds	r3, #1
   18ea4:	6032      	str	r2, [r6, #0]
   18ea6:	6075      	str	r5, [r6, #4]
   18ea8:	60bc      	str	r4, [r7, #8]
   18eaa:	607b      	str	r3, [r7, #4]
   18eac:	2b07      	cmp	r3, #7
   18eae:	dd00      	ble.n	18eb2 <_vfprintf_r+0xace>
   18eb0:	e263      	b.n	1937a <_vfprintf_r+0xf96>
   18eb2:	3608      	adds	r6, #8
   18eb4:	e64f      	b.n	18b56 <_vfprintf_r+0x772>
   18eb6:	46a1      	mov	r9, r4
   18eb8:	e7ac      	b.n	18e14 <_vfprintf_r+0xa30>
   18eba:	2301      	movs	r3, #1
   18ebc:	9a09      	ldr	r2, [sp, #36]	; 0x24
   18ebe:	4213      	tst	r3, r2
   18ec0:	d000      	beq.n	18ec4 <_vfprintf_r+0xae0>
   18ec2:	e6f6      	b.n	18cb2 <_vfprintf_r+0x8ce>
   18ec4:	6073      	str	r3, [r6, #4]
   18ec6:	687b      	ldr	r3, [r7, #4]
   18ec8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   18eca:	3301      	adds	r3, #1
   18ecc:	3401      	adds	r4, #1
   18ece:	6032      	str	r2, [r6, #0]
   18ed0:	60bc      	str	r4, [r7, #8]
   18ed2:	4698      	mov	r8, r3
   18ed4:	607b      	str	r3, [r7, #4]
   18ed6:	2b07      	cmp	r3, #7
   18ed8:	dc00      	bgt.n	18edc <_vfprintf_r+0xaf8>
   18eda:	e71e      	b.n	18d1a <_vfprintf_r+0x936>
   18edc:	003a      	movs	r2, r7
   18ede:	4659      	mov	r1, fp
   18ee0:	9806      	ldr	r0, [sp, #24]
   18ee2:	f003 fabd 	bl	1c460 <__sprint_r>
   18ee6:	2800      	cmp	r0, #0
   18ee8:	d10c      	bne.n	18f04 <_vfprintf_r+0xb20>
   18eea:	687b      	ldr	r3, [r7, #4]
   18eec:	68bc      	ldr	r4, [r7, #8]
   18eee:	4698      	mov	r8, r3
   18ef0:	ae32      	add	r6, sp, #200	; 0xc8
   18ef2:	e713      	b.n	18d1c <_vfprintf_r+0x938>
   18ef4:	003a      	movs	r2, r7
   18ef6:	4659      	mov	r1, fp
   18ef8:	9806      	ldr	r0, [sp, #24]
   18efa:	f003 fab1 	bl	1c460 <__sprint_r>
   18efe:	2800      	cmp	r0, #0
   18f00:	d100      	bne.n	18f04 <_vfprintf_r+0xb20>
   18f02:	e6cd      	b.n	18ca0 <_vfprintf_r+0x8bc>
   18f04:	46d9      	mov	r9, fp
   18f06:	e785      	b.n	18e14 <_vfprintf_r+0xa30>
   18f08:	9c09      	ldr	r4, [sp, #36]	; 0x24
   18f0a:	2b01      	cmp	r3, #1
   18f0c:	d100      	bne.n	18f10 <_vfprintf_r+0xb2c>
   18f0e:	e148      	b.n	191a2 <_vfprintf_r+0xdbe>
   18f10:	2b02      	cmp	r3, #2
   18f12:	d123      	bne.n	18f5c <_vfprintf_r+0xb78>
   18f14:	9409      	str	r4, [sp, #36]	; 0x24
   18f16:	2300      	movs	r3, #0
   18f18:	2400      	movs	r4, #0
   18f1a:	930c      	str	r3, [sp, #48]	; 0x30
   18f1c:	940d      	str	r4, [sp, #52]	; 0x34
   18f1e:	e4a1      	b.n	18864 <_vfprintf_r+0x480>
   18f20:	003a      	movs	r2, r7
   18f22:	4659      	mov	r1, fp
   18f24:	9806      	ldr	r0, [sp, #24]
   18f26:	f003 fa9b 	bl	1c460 <__sprint_r>
   18f2a:	2800      	cmp	r0, #0
   18f2c:	d1ea      	bne.n	18f04 <_vfprintf_r+0xb20>
   18f2e:	68bc      	ldr	r4, [r7, #8]
   18f30:	ae32      	add	r6, sp, #200	; 0xc8
   18f32:	e648      	b.n	18bc6 <_vfprintf_r+0x7e2>
   18f34:	003a      	movs	r2, r7
   18f36:	4659      	mov	r1, fp
   18f38:	9806      	ldr	r0, [sp, #24]
   18f3a:	f003 fa91 	bl	1c460 <__sprint_r>
   18f3e:	2800      	cmp	r0, #0
   18f40:	d1e0      	bne.n	18f04 <_vfprintf_r+0xb20>
   18f42:	68bc      	ldr	r4, [r7, #8]
   18f44:	ae32      	add	r6, sp, #200	; 0xc8
   18f46:	e5f2      	b.n	18b2e <_vfprintf_r+0x74a>
   18f48:	003a      	movs	r2, r7
   18f4a:	4659      	mov	r1, fp
   18f4c:	9806      	ldr	r0, [sp, #24]
   18f4e:	f003 fa87 	bl	1c460 <__sprint_r>
   18f52:	2800      	cmp	r0, #0
   18f54:	d1d6      	bne.n	18f04 <_vfprintf_r+0xb20>
   18f56:	68bc      	ldr	r4, [r7, #8]
   18f58:	ae32      	add	r6, sp, #200	; 0xc8
   18f5a:	e5f8      	b.n	18b4e <_vfprintf_r+0x76a>
   18f5c:	9409      	str	r4, [sp, #36]	; 0x24
   18f5e:	2300      	movs	r3, #0
   18f60:	2400      	movs	r4, #0
   18f62:	930c      	str	r3, [sp, #48]	; 0x30
   18f64:	940d      	str	r4, [sp, #52]	; 0x34
   18f66:	980c      	ldr	r0, [sp, #48]	; 0x30
   18f68:	990d      	ldr	r1, [sp, #52]	; 0x34
   18f6a:	4653      	mov	r3, sl
   18f6c:	aa32      	add	r2, sp, #200	; 0xc8
   18f6e:	4691      	mov	r9, r2
   18f70:	9308      	str	r3, [sp, #32]
   18f72:	46b2      	mov	sl, r6
   18f74:	e007      	b.n	18f86 <_vfprintf_r+0xba2>
   18f76:	46c0      	nop			; (mov r8, r8)
   18f78:	0001eb00 	.word	0x0001eb00
   18f7c:	0001e978 	.word	0x0001e978
   18f80:	0001eb10 	.word	0x0001eb10
   18f84:	46a1      	mov	r9, r4
   18f86:	074a      	lsls	r2, r1, #29
   18f88:	4694      	mov	ip, r2
   18f8a:	464b      	mov	r3, r9
   18f8c:	4665      	mov	r5, ip
   18f8e:	1e5c      	subs	r4, r3, #1
   18f90:	08c6      	lsrs	r6, r0, #3
   18f92:	2307      	movs	r3, #7
   18f94:	08ca      	lsrs	r2, r1, #3
   18f96:	4335      	orrs	r5, r6
   18f98:	0011      	movs	r1, r2
   18f9a:	002a      	movs	r2, r5
   18f9c:	4003      	ands	r3, r0
   18f9e:	3330      	adds	r3, #48	; 0x30
   18fa0:	7023      	strb	r3, [r4, #0]
   18fa2:	0028      	movs	r0, r5
   18fa4:	430a      	orrs	r2, r1
   18fa6:	d1ed      	bne.n	18f84 <_vfprintf_r+0xba0>
   18fa8:	900c      	str	r0, [sp, #48]	; 0x30
   18faa:	910d      	str	r1, [sp, #52]	; 0x34
   18fac:	9908      	ldr	r1, [sp, #32]
   18fae:	4656      	mov	r6, sl
   18fb0:	468a      	mov	sl, r1
   18fb2:	9909      	ldr	r1, [sp, #36]	; 0x24
   18fb4:	464a      	mov	r2, r9
   18fb6:	9411      	str	r4, [sp, #68]	; 0x44
   18fb8:	07c9      	lsls	r1, r1, #31
   18fba:	d500      	bpl.n	18fbe <_vfprintf_r+0xbda>
   18fbc:	e0e0      	b.n	19180 <_vfprintf_r+0xd9c>
   18fbe:	ab32      	add	r3, sp, #200	; 0xc8
   18fc0:	1b1b      	subs	r3, r3, r4
   18fc2:	930e      	str	r3, [sp, #56]	; 0x38
   18fc4:	f7ff fb7b 	bl	186be <_vfprintf_r+0x2da>
   18fc8:	9c07      	ldr	r4, [sp, #28]
   18fca:	f7ff fa7d 	bl	184c8 <_vfprintf_r+0xe4>
   18fce:	981f      	ldr	r0, [sp, #124]	; 0x7c
   18fd0:	2800      	cmp	r0, #0
   18fd2:	dc00      	bgt.n	18fd6 <_vfprintf_r+0xbf2>
   18fd4:	e2b9      	b.n	1954a <_vfprintf_r+0x1166>
   18fd6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   18fd8:	9914      	ldr	r1, [sp, #80]	; 0x50
   18fda:	0013      	movs	r3, r2
   18fdc:	4690      	mov	r8, r2
   18fde:	428b      	cmp	r3, r1
   18fe0:	dd00      	ble.n	18fe4 <_vfprintf_r+0xc00>
   18fe2:	4688      	mov	r8, r1
   18fe4:	4643      	mov	r3, r8
   18fe6:	2b00      	cmp	r3, #0
   18fe8:	dd0c      	ble.n	19004 <_vfprintf_r+0xc20>
   18fea:	9b11      	ldr	r3, [sp, #68]	; 0x44
   18fec:	4444      	add	r4, r8
   18fee:	6033      	str	r3, [r6, #0]
   18ff0:	4643      	mov	r3, r8
   18ff2:	6073      	str	r3, [r6, #4]
   18ff4:	687b      	ldr	r3, [r7, #4]
   18ff6:	60bc      	str	r4, [r7, #8]
   18ff8:	3301      	adds	r3, #1
   18ffa:	607b      	str	r3, [r7, #4]
   18ffc:	2b07      	cmp	r3, #7
   18ffe:	dd00      	ble.n	19002 <_vfprintf_r+0xc1e>
   19000:	e389      	b.n	19716 <_vfprintf_r+0x1332>
   19002:	3608      	adds	r6, #8
   19004:	4643      	mov	r3, r8
   19006:	43db      	mvns	r3, r3
   19008:	4642      	mov	r2, r8
   1900a:	17db      	asrs	r3, r3, #31
   1900c:	4013      	ands	r3, r2
   1900e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   19010:	1ad3      	subs	r3, r2, r3
   19012:	4698      	mov	r8, r3
   19014:	2b00      	cmp	r3, #0
   19016:	dc00      	bgt.n	1901a <_vfprintf_r+0xc36>
   19018:	e0eb      	b.n	191f2 <_vfprintf_r+0xe0e>
   1901a:	2b10      	cmp	r3, #16
   1901c:	dc01      	bgt.n	19022 <_vfprintf_r+0xc3e>
   1901e:	f000 fcd9 	bl	199d4 <_vfprintf_r+0x15f0>
   19022:	4adc      	ldr	r2, [pc, #880]	; (19394 <_vfprintf_r+0xfb0>)
   19024:	687b      	ldr	r3, [r7, #4]
   19026:	4691      	mov	r9, r2
   19028:	2210      	movs	r2, #16
   1902a:	464d      	mov	r5, r9
   1902c:	4692      	mov	sl, r2
   1902e:	0022      	movs	r2, r4
   19030:	4644      	mov	r4, r8
   19032:	46d8      	mov	r8, fp
   19034:	e004      	b.n	19040 <_vfprintf_r+0xc5c>
   19036:	3608      	adds	r6, #8
   19038:	3c10      	subs	r4, #16
   1903a:	2c10      	cmp	r4, #16
   1903c:	dc00      	bgt.n	19040 <_vfprintf_r+0xc5c>
   1903e:	e0bf      	b.n	191c0 <_vfprintf_r+0xddc>
   19040:	4651      	mov	r1, sl
   19042:	3210      	adds	r2, #16
   19044:	3301      	adds	r3, #1
   19046:	6035      	str	r5, [r6, #0]
   19048:	6071      	str	r1, [r6, #4]
   1904a:	60ba      	str	r2, [r7, #8]
   1904c:	607b      	str	r3, [r7, #4]
   1904e:	2b07      	cmp	r3, #7
   19050:	ddf1      	ble.n	19036 <_vfprintf_r+0xc52>
   19052:	003a      	movs	r2, r7
   19054:	4641      	mov	r1, r8
   19056:	9806      	ldr	r0, [sp, #24]
   19058:	f003 fa02 	bl	1c460 <__sprint_r>
   1905c:	2800      	cmp	r0, #0
   1905e:	d000      	beq.n	19062 <_vfprintf_r+0xc7e>
   19060:	e3b6      	b.n	197d0 <_vfprintf_r+0x13ec>
   19062:	68ba      	ldr	r2, [r7, #8]
   19064:	687b      	ldr	r3, [r7, #4]
   19066:	ae32      	add	r6, sp, #200	; 0xc8
   19068:	e7e6      	b.n	19038 <_vfprintf_r+0xc54>
   1906a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   1906c:	2b00      	cmp	r3, #0
   1906e:	d100      	bne.n	19072 <_vfprintf_r+0xc8e>
   19070:	e092      	b.n	19198 <_vfprintf_r+0xdb4>
   19072:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   19074:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   19076:	ab32      	add	r3, sp, #200	; 0xc8
   19078:	46b1      	mov	r9, r6
   1907a:	001e      	movs	r6, r3
   1907c:	0020      	movs	r0, r4
   1907e:	0029      	movs	r1, r5
   19080:	220a      	movs	r2, #10
   19082:	2300      	movs	r3, #0
   19084:	f7f9 fec2 	bl	12e0c <__aeabi_uldivmod>
   19088:	3e01      	subs	r6, #1
   1908a:	3230      	adds	r2, #48	; 0x30
   1908c:	7032      	strb	r2, [r6, #0]
   1908e:	2300      	movs	r3, #0
   19090:	0020      	movs	r0, r4
   19092:	0029      	movs	r1, r5
   19094:	220a      	movs	r2, #10
   19096:	f7f9 feb9 	bl	12e0c <__aeabi_uldivmod>
   1909a:	0003      	movs	r3, r0
   1909c:	0004      	movs	r4, r0
   1909e:	000d      	movs	r5, r1
   190a0:	430b      	orrs	r3, r1
   190a2:	d1eb      	bne.n	1907c <_vfprintf_r+0xc98>
   190a4:	0032      	movs	r2, r6
   190a6:	ab32      	add	r3, sp, #200	; 0xc8
   190a8:	1a9b      	subs	r3, r3, r2
   190aa:	9611      	str	r6, [sp, #68]	; 0x44
   190ac:	940c      	str	r4, [sp, #48]	; 0x30
   190ae:	950d      	str	r5, [sp, #52]	; 0x34
   190b0:	464e      	mov	r6, r9
   190b2:	930e      	str	r3, [sp, #56]	; 0x38
   190b4:	f7ff fb03 	bl	186be <_vfprintf_r+0x2da>
   190b8:	2300      	movs	r3, #0
   190ba:	930e      	str	r3, [sp, #56]	; 0x38
   190bc:	ab32      	add	r3, sp, #200	; 0xc8
   190be:	9311      	str	r3, [sp, #68]	; 0x44
   190c0:	f7ff fafd 	bl	186be <_vfprintf_r+0x2da>
   190c4:	003a      	movs	r2, r7
   190c6:	4659      	mov	r1, fp
   190c8:	9806      	ldr	r0, [sp, #24]
   190ca:	f003 f9c9 	bl	1c460 <__sprint_r>
   190ce:	2800      	cmp	r0, #0
   190d0:	d000      	beq.n	190d4 <_vfprintf_r+0xcf0>
   190d2:	e717      	b.n	18f04 <_vfprintf_r+0xb20>
   190d4:	ab16      	add	r3, sp, #88	; 0x58
   190d6:	7fdb      	ldrb	r3, [r3, #31]
   190d8:	68bc      	ldr	r4, [r7, #8]
   190da:	4698      	mov	r8, r3
   190dc:	ae32      	add	r6, sp, #200	; 0xc8
   190de:	e513      	b.n	18b08 <_vfprintf_r+0x724>
   190e0:	46b1      	mov	r9, r6
   190e2:	e697      	b.n	18e14 <_vfprintf_r+0xa30>
   190e4:	9b14      	ldr	r3, [sp, #80]	; 0x50
   190e6:	1e5d      	subs	r5, r3, #1
   190e8:	2d00      	cmp	r5, #0
   190ea:	dc00      	bgt.n	190ee <_vfprintf_r+0xd0a>
   190ec:	e616      	b.n	18d1c <_vfprintf_r+0x938>
   190ee:	4ba9      	ldr	r3, [pc, #676]	; (19394 <_vfprintf_r+0xfb0>)
   190f0:	4699      	mov	r9, r3
   190f2:	2d10      	cmp	r5, #16
   190f4:	dc00      	bgt.n	190f8 <_vfprintf_r+0xd14>
   190f6:	e10a      	b.n	1930e <_vfprintf_r+0xf2a>
   190f8:	2310      	movs	r3, #16
   190fa:	0022      	movs	r2, r4
   190fc:	469a      	mov	sl, r3
   190fe:	465c      	mov	r4, fp
   19100:	4643      	mov	r3, r8
   19102:	e004      	b.n	1910e <_vfprintf_r+0xd2a>
   19104:	3608      	adds	r6, #8
   19106:	3d10      	subs	r5, #16
   19108:	2d10      	cmp	r5, #16
   1910a:	dc00      	bgt.n	1910e <_vfprintf_r+0xd2a>
   1910c:	e0fc      	b.n	19308 <_vfprintf_r+0xf24>
   1910e:	4649      	mov	r1, r9
   19110:	6031      	str	r1, [r6, #0]
   19112:	4651      	mov	r1, sl
   19114:	3210      	adds	r2, #16
   19116:	3301      	adds	r3, #1
   19118:	6071      	str	r1, [r6, #4]
   1911a:	60ba      	str	r2, [r7, #8]
   1911c:	607b      	str	r3, [r7, #4]
   1911e:	2b07      	cmp	r3, #7
   19120:	ddf0      	ble.n	19104 <_vfprintf_r+0xd20>
   19122:	003a      	movs	r2, r7
   19124:	0021      	movs	r1, r4
   19126:	9806      	ldr	r0, [sp, #24]
   19128:	f003 f99a 	bl	1c460 <__sprint_r>
   1912c:	2800      	cmp	r0, #0
   1912e:	d000      	beq.n	19132 <_vfprintf_r+0xd4e>
   19130:	e6c1      	b.n	18eb6 <_vfprintf_r+0xad2>
   19132:	68ba      	ldr	r2, [r7, #8]
   19134:	687b      	ldr	r3, [r7, #4]
   19136:	ae32      	add	r6, sp, #200	; 0xc8
   19138:	e7e5      	b.n	19106 <_vfprintf_r+0xd22>
   1913a:	990c      	ldr	r1, [sp, #48]	; 0x30
   1913c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   1913e:	0008      	movs	r0, r1
   19140:	4310      	orrs	r0, r2
   19142:	2302      	movs	r3, #2
   19144:	0002      	movs	r2, r0
   19146:	f7ff fa93 	bl	18670 <_vfprintf_r+0x28c>
   1914a:	46a3      	mov	fp, r4
   1914c:	0014      	movs	r4, r2
   1914e:	464a      	mov	r2, r9
   19150:	1964      	adds	r4, r4, r5
   19152:	3301      	adds	r3, #1
   19154:	6032      	str	r2, [r6, #0]
   19156:	6075      	str	r5, [r6, #4]
   19158:	60bc      	str	r4, [r7, #8]
   1915a:	607b      	str	r3, [r7, #4]
   1915c:	2b07      	cmp	r3, #7
   1915e:	dc00      	bgt.n	19162 <_vfprintf_r+0xd7e>
   19160:	e542      	b.n	18be8 <_vfprintf_r+0x804>
   19162:	e5e8      	b.n	18d36 <_vfprintf_r+0x952>
   19164:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   19166:	681a      	ldr	r2, [r3, #0]
   19168:	f7ff fa68 	bl	1863c <_vfprintf_r+0x258>
   1916c:	6813      	ldr	r3, [r2, #0]
   1916e:	9308      	str	r3, [sp, #32]
   19170:	f7ff fb57 	bl	18822 <_vfprintf_r+0x43e>
   19174:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   19176:	681a      	ldr	r2, [r3, #0]
   19178:	e412      	b.n	189a0 <_vfprintf_r+0x5bc>
   1917a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1917c:	681a      	ldr	r2, [r3, #0]
   1917e:	e426      	b.n	189ce <_vfprintf_r+0x5ea>
   19180:	2b30      	cmp	r3, #48	; 0x30
   19182:	d100      	bne.n	19186 <_vfprintf_r+0xda2>
   19184:	e23c      	b.n	19600 <_vfprintf_r+0x121c>
   19186:	2330      	movs	r3, #48	; 0x30
   19188:	3a02      	subs	r2, #2
   1918a:	7013      	strb	r3, [r2, #0]
   1918c:	ab32      	add	r3, sp, #200	; 0xc8
   1918e:	1a9b      	subs	r3, r3, r2
   19190:	930e      	str	r3, [sp, #56]	; 0x38
   19192:	9211      	str	r2, [sp, #68]	; 0x44
   19194:	f7ff fa93 	bl	186be <_vfprintf_r+0x2da>
   19198:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1919a:	2b09      	cmp	r3, #9
   1919c:	d900      	bls.n	191a0 <_vfprintf_r+0xdbc>
   1919e:	e768      	b.n	19072 <_vfprintf_r+0xc8e>
   191a0:	9c09      	ldr	r4, [sp, #36]	; 0x24
   191a2:	2227      	movs	r2, #39	; 0x27
   191a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   191a6:	a928      	add	r1, sp, #160	; 0xa0
   191a8:	3330      	adds	r3, #48	; 0x30
   191aa:	548b      	strb	r3, [r1, r2]
   191ac:	2301      	movs	r3, #1
   191ae:	aa16      	add	r2, sp, #88	; 0x58
   191b0:	4694      	mov	ip, r2
   191b2:	930e      	str	r3, [sp, #56]	; 0x38
   191b4:	336e      	adds	r3, #110	; 0x6e
   191b6:	4463      	add	r3, ip
   191b8:	9409      	str	r4, [sp, #36]	; 0x24
   191ba:	9311      	str	r3, [sp, #68]	; 0x44
   191bc:	f7ff fa7f 	bl	186be <_vfprintf_r+0x2da>
   191c0:	46c3      	mov	fp, r8
   191c2:	46a9      	mov	r9, r5
   191c4:	46a0      	mov	r8, r4
   191c6:	0014      	movs	r4, r2
   191c8:	464a      	mov	r2, r9
   191ca:	6032      	str	r2, [r6, #0]
   191cc:	4642      	mov	r2, r8
   191ce:	4444      	add	r4, r8
   191d0:	3301      	adds	r3, #1
   191d2:	6072      	str	r2, [r6, #4]
   191d4:	60bc      	str	r4, [r7, #8]
   191d6:	607b      	str	r3, [r7, #4]
   191d8:	2b07      	cmp	r3, #7
   191da:	dc00      	bgt.n	191de <_vfprintf_r+0xdfa>
   191dc:	e18d      	b.n	194fa <_vfprintf_r+0x1116>
   191de:	003a      	movs	r2, r7
   191e0:	4659      	mov	r1, fp
   191e2:	9806      	ldr	r0, [sp, #24]
   191e4:	f003 f93c 	bl	1c460 <__sprint_r>
   191e8:	2800      	cmp	r0, #0
   191ea:	d000      	beq.n	191ee <_vfprintf_r+0xe0a>
   191ec:	e68a      	b.n	18f04 <_vfprintf_r+0xb20>
   191ee:	68bc      	ldr	r4, [r7, #8]
   191f0:	ae32      	add	r6, sp, #200	; 0xc8
   191f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   191f4:	9a14      	ldr	r2, [sp, #80]	; 0x50
   191f6:	4293      	cmp	r3, r2
   191f8:	db00      	blt.n	191fc <_vfprintf_r+0xe18>
   191fa:	e179      	b.n	194f0 <_vfprintf_r+0x110c>
   191fc:	9a18      	ldr	r2, [sp, #96]	; 0x60
   191fe:	6032      	str	r2, [r6, #0]
   19200:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   19202:	4694      	mov	ip, r2
   19204:	6072      	str	r2, [r6, #4]
   19206:	687a      	ldr	r2, [r7, #4]
   19208:	4464      	add	r4, ip
   1920a:	3201      	adds	r2, #1
   1920c:	60bc      	str	r4, [r7, #8]
   1920e:	607a      	str	r2, [r7, #4]
   19210:	2a07      	cmp	r2, #7
   19212:	dd00      	ble.n	19216 <_vfprintf_r+0xe32>
   19214:	e176      	b.n	19504 <_vfprintf_r+0x1120>
   19216:	3608      	adds	r6, #8
   19218:	9a14      	ldr	r2, [sp, #80]	; 0x50
   1921a:	9913      	ldr	r1, [sp, #76]	; 0x4c
   1921c:	1ad3      	subs	r3, r2, r3
   1921e:	1a52      	subs	r2, r2, r1
   19220:	4690      	mov	r8, r2
   19222:	429a      	cmp	r2, r3
   19224:	dd00      	ble.n	19228 <_vfprintf_r+0xe44>
   19226:	4698      	mov	r8, r3
   19228:	4642      	mov	r2, r8
   1922a:	2a00      	cmp	r2, #0
   1922c:	dd0f      	ble.n	1924e <_vfprintf_r+0xe6a>
   1922e:	9913      	ldr	r1, [sp, #76]	; 0x4c
   19230:	9a11      	ldr	r2, [sp, #68]	; 0x44
   19232:	468c      	mov	ip, r1
   19234:	4462      	add	r2, ip
   19236:	6032      	str	r2, [r6, #0]
   19238:	4642      	mov	r2, r8
   1923a:	6072      	str	r2, [r6, #4]
   1923c:	687a      	ldr	r2, [r7, #4]
   1923e:	4444      	add	r4, r8
   19240:	3201      	adds	r2, #1
   19242:	60bc      	str	r4, [r7, #8]
   19244:	607a      	str	r2, [r7, #4]
   19246:	2a07      	cmp	r2, #7
   19248:	dd00      	ble.n	1924c <_vfprintf_r+0xe68>
   1924a:	e289      	b.n	19760 <_vfprintf_r+0x137c>
   1924c:	3608      	adds	r6, #8
   1924e:	4642      	mov	r2, r8
   19250:	43d5      	mvns	r5, r2
   19252:	17ed      	asrs	r5, r5, #31
   19254:	4015      	ands	r5, r2
   19256:	1b5d      	subs	r5, r3, r5
   19258:	2d00      	cmp	r5, #0
   1925a:	dc00      	bgt.n	1925e <_vfprintf_r+0xe7a>
   1925c:	e4c5      	b.n	18bea <_vfprintf_r+0x806>
   1925e:	4a4d      	ldr	r2, [pc, #308]	; (19394 <_vfprintf_r+0xfb0>)
   19260:	687b      	ldr	r3, [r7, #4]
   19262:	4691      	mov	r9, r2
   19264:	2d10      	cmp	r5, #16
   19266:	dc00      	bgt.n	1926a <_vfprintf_r+0xe86>
   19268:	e771      	b.n	1914e <_vfprintf_r+0xd6a>
   1926a:	2210      	movs	r2, #16
   1926c:	4690      	mov	r8, r2
   1926e:	0022      	movs	r2, r4
   19270:	465c      	mov	r4, fp
   19272:	e004      	b.n	1927e <_vfprintf_r+0xe9a>
   19274:	3608      	adds	r6, #8
   19276:	3d10      	subs	r5, #16
   19278:	2d10      	cmp	r5, #16
   1927a:	dc00      	bgt.n	1927e <_vfprintf_r+0xe9a>
   1927c:	e765      	b.n	1914a <_vfprintf_r+0xd66>
   1927e:	4649      	mov	r1, r9
   19280:	6031      	str	r1, [r6, #0]
   19282:	4641      	mov	r1, r8
   19284:	3210      	adds	r2, #16
   19286:	3301      	adds	r3, #1
   19288:	6071      	str	r1, [r6, #4]
   1928a:	60ba      	str	r2, [r7, #8]
   1928c:	607b      	str	r3, [r7, #4]
   1928e:	2b07      	cmp	r3, #7
   19290:	ddf0      	ble.n	19274 <_vfprintf_r+0xe90>
   19292:	003a      	movs	r2, r7
   19294:	0021      	movs	r1, r4
   19296:	9806      	ldr	r0, [sp, #24]
   19298:	f003 f8e2 	bl	1c460 <__sprint_r>
   1929c:	2800      	cmp	r0, #0
   1929e:	d000      	beq.n	192a2 <_vfprintf_r+0xebe>
   192a0:	e609      	b.n	18eb6 <_vfprintf_r+0xad2>
   192a2:	68ba      	ldr	r2, [r7, #8]
   192a4:	687b      	ldr	r3, [r7, #4]
   192a6:	ae32      	add	r6, sp, #200	; 0xc8
   192a8:	e7e5      	b.n	19276 <_vfprintf_r+0xe92>
   192aa:	003a      	movs	r2, r7
   192ac:	4659      	mov	r1, fp
   192ae:	9806      	ldr	r0, [sp, #24]
   192b0:	f003 f8d6 	bl	1c460 <__sprint_r>
   192b4:	2800      	cmp	r0, #0
   192b6:	d000      	beq.n	192ba <_vfprintf_r+0xed6>
   192b8:	e624      	b.n	18f04 <_vfprintf_r+0xb20>
   192ba:	68bc      	ldr	r4, [r7, #8]
   192bc:	687b      	ldr	r3, [r7, #4]
   192be:	ae32      	add	r6, sp, #200	; 0xc8
   192c0:	e504      	b.n	18ccc <_vfprintf_r+0x8e8>
   192c2:	2307      	movs	r3, #7
   192c4:	3207      	adds	r2, #7
   192c6:	439a      	bics	r2, r3
   192c8:	3301      	adds	r3, #1
   192ca:	469c      	mov	ip, r3
   192cc:	4494      	add	ip, r2
   192ce:	4663      	mov	r3, ip
   192d0:	930f      	str	r3, [sp, #60]	; 0x3c
   192d2:	6853      	ldr	r3, [r2, #4]
   192d4:	6812      	ldr	r2, [r2, #0]
   192d6:	930d      	str	r3, [sp, #52]	; 0x34
   192d8:	920c      	str	r2, [sp, #48]	; 0x30
   192da:	f7ff faa7 	bl	1882c <_vfprintf_r+0x448>
   192de:	2207      	movs	r2, #7
   192e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   192e2:	3307      	adds	r3, #7
   192e4:	4393      	bics	r3, r2
   192e6:	3201      	adds	r2, #1
   192e8:	4694      	mov	ip, r2
   192ea:	449c      	add	ip, r3
   192ec:	4662      	mov	r2, ip
   192ee:	920f      	str	r2, [sp, #60]	; 0x3c
   192f0:	681a      	ldr	r2, [r3, #0]
   192f2:	685b      	ldr	r3, [r3, #4]
   192f4:	0011      	movs	r1, r2
   192f6:	001a      	movs	r2, r3
   192f8:	0008      	movs	r0, r1
   192fa:	4310      	orrs	r0, r2
   192fc:	910c      	str	r1, [sp, #48]	; 0x30
   192fe:	920d      	str	r2, [sp, #52]	; 0x34
   19300:	2300      	movs	r3, #0
   19302:	0002      	movs	r2, r0
   19304:	f7ff f9b4 	bl	18670 <_vfprintf_r+0x28c>
   19308:	46a3      	mov	fp, r4
   1930a:	4698      	mov	r8, r3
   1930c:	0014      	movs	r4, r2
   1930e:	464b      	mov	r3, r9
   19310:	6075      	str	r5, [r6, #4]
   19312:	6033      	str	r3, [r6, #0]
   19314:	1964      	adds	r4, r4, r5
   19316:	e4f7      	b.n	18d08 <_vfprintf_r+0x924>
   19318:	003a      	movs	r2, r7
   1931a:	4659      	mov	r1, fp
   1931c:	9806      	ldr	r0, [sp, #24]
   1931e:	f003 f89f 	bl	1c460 <__sprint_r>
   19322:	2800      	cmp	r0, #0
   19324:	d000      	beq.n	19328 <_vfprintf_r+0xf44>
   19326:	e5ed      	b.n	18f04 <_vfprintf_r+0xb20>
   19328:	687b      	ldr	r3, [r7, #4]
   1932a:	68bc      	ldr	r4, [r7, #8]
   1932c:	4698      	mov	r8, r3
   1932e:	ae32      	add	r6, sp, #200	; 0xc8
   19330:	e4da      	b.n	18ce8 <_vfprintf_r+0x904>
   19332:	2207      	movs	r2, #7
   19334:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   19336:	3307      	adds	r3, #7
   19338:	4393      	bics	r3, r2
   1933a:	3201      	adds	r2, #1
   1933c:	4694      	mov	ip, r2
   1933e:	449c      	add	ip, r3
   19340:	4662      	mov	r2, ip
   19342:	920f      	str	r2, [sp, #60]	; 0x3c
   19344:	681a      	ldr	r2, [r3, #0]
   19346:	685b      	ldr	r3, [r3, #4]
   19348:	0011      	movs	r1, r2
   1934a:	001a      	movs	r2, r3
   1934c:	0008      	movs	r0, r1
   1934e:	4310      	orrs	r0, r2
   19350:	910c      	str	r1, [sp, #48]	; 0x30
   19352:	920d      	str	r2, [sp, #52]	; 0x34
   19354:	2301      	movs	r3, #1
   19356:	0002      	movs	r2, r0
   19358:	f7ff f98a 	bl	18670 <_vfprintf_r+0x28c>
   1935c:	2207      	movs	r2, #7
   1935e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   19360:	3307      	adds	r3, #7
   19362:	4393      	bics	r3, r2
   19364:	3201      	adds	r2, #1
   19366:	4694      	mov	ip, r2
   19368:	449c      	add	ip, r3
   1936a:	4662      	mov	r2, ip
   1936c:	920f      	str	r2, [sp, #60]	; 0x3c
   1936e:	681a      	ldr	r2, [r3, #0]
   19370:	685b      	ldr	r3, [r3, #4]
   19372:	920c      	str	r2, [sp, #48]	; 0x30
   19374:	930d      	str	r3, [sp, #52]	; 0x34
   19376:	f7ff f966 	bl	18646 <_vfprintf_r+0x262>
   1937a:	003a      	movs	r2, r7
   1937c:	4659      	mov	r1, fp
   1937e:	9806      	ldr	r0, [sp, #24]
   19380:	f003 f86e 	bl	1c460 <__sprint_r>
   19384:	2800      	cmp	r0, #0
   19386:	d000      	beq.n	1938a <_vfprintf_r+0xfa6>
   19388:	e5bc      	b.n	18f04 <_vfprintf_r+0xb20>
   1938a:	68bc      	ldr	r4, [r7, #8]
   1938c:	ae32      	add	r6, sp, #200	; 0xc8
   1938e:	f7ff fbe2 	bl	18b56 <_vfprintf_r+0x772>
   19392:	46c0      	nop			; (mov r8, r8)
   19394:	0001eb10 	.word	0x0001eb10
   19398:	980c      	ldr	r0, [sp, #48]	; 0x30
   1939a:	990d      	ldr	r1, [sp, #52]	; 0x34
   1939c:	2300      	movs	r3, #0
   1939e:	4242      	negs	r2, r0
   193a0:	418b      	sbcs	r3, r1
   193a2:	0011      	movs	r1, r2
   193a4:	001a      	movs	r2, r3
   193a6:	232d      	movs	r3, #45	; 0x2d
   193a8:	a816      	add	r0, sp, #88	; 0x58
   193aa:	77c3      	strb	r3, [r0, #31]
   193ac:	0008      	movs	r0, r1
   193ae:	4310      	orrs	r0, r2
   193b0:	910c      	str	r1, [sp, #48]	; 0x30
   193b2:	920d      	str	r2, [sp, #52]	; 0x34
   193b4:	4698      	mov	r8, r3
   193b6:	0002      	movs	r2, r0
   193b8:	3b2c      	subs	r3, #44	; 0x2c
   193ba:	f7ff f95d 	bl	18678 <_vfprintf_r+0x294>
   193be:	9916      	ldr	r1, [sp, #88]	; 0x58
   193c0:	9d15      	ldr	r5, [sp, #84]	; 0x54
   193c2:	000a      	movs	r2, r1
   193c4:	0008      	movs	r0, r1
   193c6:	002b      	movs	r3, r5
   193c8:	0029      	movs	r1, r5
   193ca:	f003 fad5 	bl	1c978 <__aeabi_dcmpun>
   193ce:	2800      	cmp	r0, #0
   193d0:	d000      	beq.n	193d4 <_vfprintf_r+0xff0>
   193d2:	e2c6      	b.n	19962 <_vfprintf_r+0x157e>
   193d4:	4653      	mov	r3, sl
   193d6:	3301      	adds	r3, #1
   193d8:	d100      	bne.n	193dc <_vfprintf_r+0xff8>
   193da:	e09f      	b.n	1951c <_vfprintf_r+0x1138>
   193dc:	2320      	movs	r3, #32
   193de:	9a12      	ldr	r2, [sp, #72]	; 0x48
   193e0:	439a      	bics	r2, r3
   193e2:	920e      	str	r2, [sp, #56]	; 0x38
   193e4:	2a47      	cmp	r2, #71	; 0x47
   193e6:	d100      	bne.n	193ea <_vfprintf_r+0x1006>
   193e8:	e1a1      	b.n	1972e <_vfprintf_r+0x134a>
   193ea:	2380      	movs	r3, #128	; 0x80
   193ec:	005b      	lsls	r3, r3, #1
   193ee:	4323      	orrs	r3, r4
   193f0:	9309      	str	r3, [sp, #36]	; 0x24
   193f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
   193f4:	2b00      	cmp	r3, #0
   193f6:	da00      	bge.n	193fa <_vfprintf_r+0x1016>
   193f8:	e1ed      	b.n	197d6 <_vfprintf_r+0x13f2>
   193fa:	9a16      	ldr	r2, [sp, #88]	; 0x58
   193fc:	9308      	str	r3, [sp, #32]
   193fe:	2300      	movs	r3, #0
   19400:	4691      	mov	r9, r2
   19402:	9310      	str	r3, [sp, #64]	; 0x40
   19404:	9b12      	ldr	r3, [sp, #72]	; 0x48
   19406:	2b66      	cmp	r3, #102	; 0x66
   19408:	d100      	bne.n	1940c <_vfprintf_r+0x1028>
   1940a:	e1b8      	b.n	1977e <_vfprintf_r+0x139a>
   1940c:	2b46      	cmp	r3, #70	; 0x46
   1940e:	d100      	bne.n	19412 <_vfprintf_r+0x102e>
   19410:	e237      	b.n	19882 <_vfprintf_r+0x149e>
   19412:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   19414:	9806      	ldr	r0, [sp, #24]
   19416:	3a45      	subs	r2, #69	; 0x45
   19418:	0013      	movs	r3, r2
   1941a:	4259      	negs	r1, r3
   1941c:	4159      	adcs	r1, r3
   1941e:	ab20      	add	r3, sp, #128	; 0x80
   19420:	000d      	movs	r5, r1
   19422:	9303      	str	r3, [sp, #12]
   19424:	ab1f      	add	r3, sp, #124	; 0x7c
   19426:	9302      	str	r3, [sp, #8]
   19428:	2302      	movs	r3, #2
   1942a:	aa23      	add	r2, sp, #140	; 0x8c
   1942c:	4455      	add	r5, sl
   1942e:	921b      	str	r2, [sp, #108]	; 0x6c
   19430:	9204      	str	r2, [sp, #16]
   19432:	9300      	str	r3, [sp, #0]
   19434:	9501      	str	r5, [sp, #4]
   19436:	9b08      	ldr	r3, [sp, #32]
   19438:	464a      	mov	r2, r9
   1943a:	f000 fcb9 	bl	19db0 <_dtoa_r>
   1943e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   19440:	9011      	str	r0, [sp, #68]	; 0x44
   19442:	2b67      	cmp	r3, #103	; 0x67
   19444:	d000      	beq.n	19448 <_vfprintf_r+0x1064>
   19446:	e20b      	b.n	19860 <_vfprintf_r+0x147c>
   19448:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1944a:	4698      	mov	r8, r3
   1944c:	44a8      	add	r8, r5
   1944e:	07e3      	lsls	r3, r4, #31
   19450:	d400      	bmi.n	19454 <_vfprintf_r+0x1070>
   19452:	e277      	b.n	19944 <_vfprintf_r+0x1560>
   19454:	2300      	movs	r3, #0
   19456:	2200      	movs	r2, #0
   19458:	4648      	mov	r0, r9
   1945a:	9908      	ldr	r1, [sp, #32]
   1945c:	f7fc fa86 	bl	1596c <__aeabi_dcmpeq>
   19460:	4643      	mov	r3, r8
   19462:	2800      	cmp	r0, #0
   19464:	d10a      	bne.n	1947c <_vfprintf_r+0x1098>
   19466:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   19468:	4543      	cmp	r3, r8
   1946a:	d207      	bcs.n	1947c <_vfprintf_r+0x1098>
   1946c:	2130      	movs	r1, #48	; 0x30
   1946e:	4640      	mov	r0, r8
   19470:	1c5a      	adds	r2, r3, #1
   19472:	9223      	str	r2, [sp, #140]	; 0x8c
   19474:	7019      	strb	r1, [r3, #0]
   19476:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   19478:	4298      	cmp	r0, r3
   1947a:	d8f9      	bhi.n	19470 <_vfprintf_r+0x108c>
   1947c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1947e:	1a9b      	subs	r3, r3, r2
   19480:	9314      	str	r3, [sp, #80]	; 0x50
   19482:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   19484:	2b47      	cmp	r3, #71	; 0x47
   19486:	d100      	bne.n	1948a <_vfprintf_r+0x10a6>
   19488:	e0d0      	b.n	1962c <_vfprintf_r+0x1248>
   1948a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1948c:	2b65      	cmp	r3, #101	; 0x65
   1948e:	dc00      	bgt.n	19492 <_vfprintf_r+0x10ae>
   19490:	e2d5      	b.n	19a3e <_vfprintf_r+0x165a>
   19492:	9b12      	ldr	r3, [sp, #72]	; 0x48
   19494:	2b66      	cmp	r3, #102	; 0x66
   19496:	d100      	bne.n	1949a <_vfprintf_r+0x10b6>
   19498:	e1c6      	b.n	19828 <_vfprintf_r+0x1444>
   1949a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1949c:	9313      	str	r3, [sp, #76]	; 0x4c
   1949e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   194a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   194a2:	0019      	movs	r1, r3
   194a4:	4291      	cmp	r1, r2
   194a6:	dd00      	ble.n	194aa <_vfprintf_r+0x10c6>
   194a8:	e1a0      	b.n	197ec <_vfprintf_r+0x1408>
   194aa:	07e3      	lsls	r3, r4, #31
   194ac:	d500      	bpl.n	194b0 <_vfprintf_r+0x10cc>
   194ae:	e242      	b.n	19936 <_vfprintf_r+0x1552>
   194b0:	43d3      	mvns	r3, r2
   194b2:	17db      	asrs	r3, r3, #31
   194b4:	0011      	movs	r1, r2
   194b6:	401a      	ands	r2, r3
   194b8:	2367      	movs	r3, #103	; 0x67
   194ba:	9208      	str	r2, [sp, #32]
   194bc:	910e      	str	r1, [sp, #56]	; 0x38
   194be:	9312      	str	r3, [sp, #72]	; 0x48
   194c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
   194c2:	2b00      	cmp	r3, #0
   194c4:	d000      	beq.n	194c8 <_vfprintf_r+0x10e4>
   194c6:	e0a9      	b.n	1961c <_vfprintf_r+0x1238>
   194c8:	ab16      	add	r3, sp, #88	; 0x58
   194ca:	7fdb      	ldrb	r3, [r3, #31]
   194cc:	4698      	mov	r8, r3
   194ce:	2300      	movs	r3, #0
   194d0:	469a      	mov	sl, r3
   194d2:	f7ff f8fc 	bl	186ce <_vfprintf_r+0x2ea>
   194d6:	46cb      	mov	fp, r9
   194d8:	46a1      	mov	r9, r4
   194da:	0014      	movs	r4, r2
   194dc:	e637      	b.n	1914e <_vfprintf_r+0xd6a>
   194de:	464b      	mov	r3, r9
   194e0:	6d98      	ldr	r0, [r3, #88]	; 0x58
   194e2:	f002 f86f 	bl	1b5c4 <__retarget_lock_release_recursive>
   194e6:	2301      	movs	r3, #1
   194e8:	425b      	negs	r3, r3
   194ea:	930a      	str	r3, [sp, #40]	; 0x28
   194ec:	f7ff f82b 	bl	18546 <_vfprintf_r+0x162>
   194f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
   194f2:	07d2      	lsls	r2, r2, #31
   194f4:	d400      	bmi.n	194f8 <_vfprintf_r+0x1114>
   194f6:	e68f      	b.n	19218 <_vfprintf_r+0xe34>
   194f8:	e680      	b.n	191fc <_vfprintf_r+0xe18>
   194fa:	3608      	adds	r6, #8
   194fc:	e679      	b.n	191f2 <_vfprintf_r+0xe0e>
   194fe:	68bc      	ldr	r4, [r7, #8]
   19500:	f7ff fb73 	bl	18bea <_vfprintf_r+0x806>
   19504:	003a      	movs	r2, r7
   19506:	4659      	mov	r1, fp
   19508:	9806      	ldr	r0, [sp, #24]
   1950a:	f002 ffa9 	bl	1c460 <__sprint_r>
   1950e:	2800      	cmp	r0, #0
   19510:	d000      	beq.n	19514 <_vfprintf_r+0x1130>
   19512:	e4f7      	b.n	18f04 <_vfprintf_r+0xb20>
   19514:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   19516:	68bc      	ldr	r4, [r7, #8]
   19518:	ae32      	add	r6, sp, #200	; 0xc8
   1951a:	e67d      	b.n	19218 <_vfprintf_r+0xe34>
   1951c:	2320      	movs	r3, #32
   1951e:	9a12      	ldr	r2, [sp, #72]	; 0x48
   19520:	439a      	bics	r2, r3
   19522:	3b1a      	subs	r3, #26
   19524:	920e      	str	r2, [sp, #56]	; 0x38
   19526:	469a      	mov	sl, r3
   19528:	e75f      	b.n	193ea <_vfprintf_r+0x1006>
   1952a:	232d      	movs	r3, #45	; 0x2d
   1952c:	aa16      	add	r2, sp, #88	; 0x58
   1952e:	77d3      	strb	r3, [r2, #31]
   19530:	4698      	mov	r8, r3
   19532:	f7ff faa8 	bl	18a86 <_vfprintf_r+0x6a2>
   19536:	003a      	movs	r2, r7
   19538:	4659      	mov	r1, fp
   1953a:	9806      	ldr	r0, [sp, #24]
   1953c:	f002 ff90 	bl	1c460 <__sprint_r>
   19540:	2800      	cmp	r0, #0
   19542:	d000      	beq.n	19546 <_vfprintf_r+0x1162>
   19544:	e4de      	b.n	18f04 <_vfprintf_r+0xb20>
   19546:	ae32      	add	r6, sp, #200	; 0xc8
   19548:	e419      	b.n	18d7e <_vfprintf_r+0x99a>
   1954a:	4be3      	ldr	r3, [pc, #908]	; (198d8 <_vfprintf_r+0x14f4>)
   1954c:	3401      	adds	r4, #1
   1954e:	6033      	str	r3, [r6, #0]
   19550:	2301      	movs	r3, #1
   19552:	6073      	str	r3, [r6, #4]
   19554:	687b      	ldr	r3, [r7, #4]
   19556:	60bc      	str	r4, [r7, #8]
   19558:	3301      	adds	r3, #1
   1955a:	607b      	str	r3, [r7, #4]
   1955c:	2b07      	cmp	r3, #7
   1955e:	dd00      	ble.n	19562 <_vfprintf_r+0x117e>
   19560:	e155      	b.n	1980e <_vfprintf_r+0x142a>
   19562:	3608      	adds	r6, #8
   19564:	2800      	cmp	r0, #0
   19566:	d107      	bne.n	19578 <_vfprintf_r+0x1194>
   19568:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1956a:	2b00      	cmp	r3, #0
   1956c:	d104      	bne.n	19578 <_vfprintf_r+0x1194>
   1956e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   19570:	07db      	lsls	r3, r3, #31
   19572:	d401      	bmi.n	19578 <_vfprintf_r+0x1194>
   19574:	f7ff fb39 	bl	18bea <_vfprintf_r+0x806>
   19578:	9b18      	ldr	r3, [sp, #96]	; 0x60
   1957a:	6033      	str	r3, [r6, #0]
   1957c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   1957e:	1919      	adds	r1, r3, r4
   19580:	6073      	str	r3, [r6, #4]
   19582:	687b      	ldr	r3, [r7, #4]
   19584:	60b9      	str	r1, [r7, #8]
   19586:	3301      	adds	r3, #1
   19588:	607b      	str	r3, [r7, #4]
   1958a:	2b07      	cmp	r3, #7
   1958c:	dd00      	ble.n	19590 <_vfprintf_r+0x11ac>
   1958e:	e1c4      	b.n	1991a <_vfprintf_r+0x1536>
   19590:	0032      	movs	r2, r6
   19592:	3208      	adds	r2, #8
   19594:	2800      	cmp	r0, #0
   19596:	da00      	bge.n	1959a <_vfprintf_r+0x11b6>
   19598:	e195      	b.n	198c6 <_vfprintf_r+0x14e2>
   1959a:	9811      	ldr	r0, [sp, #68]	; 0x44
   1959c:	3301      	adds	r3, #1
   1959e:	6010      	str	r0, [r2, #0]
   195a0:	9814      	ldr	r0, [sp, #80]	; 0x50
   195a2:	607b      	str	r3, [r7, #4]
   195a4:	1844      	adds	r4, r0, r1
   195a6:	6050      	str	r0, [r2, #4]
   195a8:	60bc      	str	r4, [r7, #8]
   195aa:	2b07      	cmp	r3, #7
   195ac:	dd01      	ble.n	195b2 <_vfprintf_r+0x11ce>
   195ae:	f7ff fbc2 	bl	18d36 <_vfprintf_r+0x952>
   195b2:	3208      	adds	r2, #8
   195b4:	0016      	movs	r6, r2
   195b6:	f7ff fb18 	bl	18bea <_vfprintf_r+0x806>
   195ba:	990f      	ldr	r1, [sp, #60]	; 0x3c
   195bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   195be:	680b      	ldr	r3, [r1, #0]
   195c0:	601a      	str	r2, [r3, #0]
   195c2:	17d2      	asrs	r2, r2, #31
   195c4:	605a      	str	r2, [r3, #4]
   195c6:	000b      	movs	r3, r1
   195c8:	3304      	adds	r3, #4
   195ca:	930f      	str	r3, [sp, #60]	; 0x3c
   195cc:	f7fe ff58 	bl	18480 <_vfprintf_r+0x9c>
   195d0:	464b      	mov	r3, r9
   195d2:	9a07      	ldr	r2, [sp, #28]
   195d4:	431c      	orrs	r4, r3
   195d6:	3201      	adds	r2, #1
   195d8:	7813      	ldrb	r3, [r2, #0]
   195da:	9207      	str	r2, [sp, #28]
   195dc:	f7fe ff8b 	bl	184f6 <_vfprintf_r+0x112>
   195e0:	003a      	movs	r2, r7
   195e2:	4659      	mov	r1, fp
   195e4:	9806      	ldr	r0, [sp, #24]
   195e6:	f002 ff3b 	bl	1c460 <__sprint_r>
   195ea:	2800      	cmp	r0, #0
   195ec:	d000      	beq.n	195f0 <_vfprintf_r+0x120c>
   195ee:	e489      	b.n	18f04 <_vfprintf_r+0xb20>
   195f0:	68bc      	ldr	r4, [r7, #8]
   195f2:	ae32      	add	r6, sp, #200	; 0xc8
   195f4:	f7ff fbdc 	bl	18db0 <_vfprintf_r+0x9cc>
   195f8:	4bb8      	ldr	r3, [pc, #736]	; (198dc <_vfprintf_r+0x14f8>)
   195fa:	9311      	str	r3, [sp, #68]	; 0x44
   195fc:	f7ff fa4a 	bl	18a94 <_vfprintf_r+0x6b0>
   19600:	9a11      	ldr	r2, [sp, #68]	; 0x44
   19602:	ab32      	add	r3, sp, #200	; 0xc8
   19604:	1a9b      	subs	r3, r3, r2
   19606:	930e      	str	r3, [sp, #56]	; 0x38
   19608:	f7ff f859 	bl	186be <_vfprintf_r+0x2da>
   1960c:	9811      	ldr	r0, [sp, #68]	; 0x44
   1960e:	f7fd f903 	bl	16818 <strlen>
   19612:	0002      	movs	r2, r0
   19614:	900e      	str	r0, [sp, #56]	; 0x38
   19616:	0003      	movs	r3, r0
   19618:	f7ff f9a1 	bl	1895e <_vfprintf_r+0x57a>
   1961c:	232d      	movs	r3, #45	; 0x2d
   1961e:	aa16      	add	r2, sp, #88	; 0x58
   19620:	77d3      	strb	r3, [r2, #31]
   19622:	4698      	mov	r8, r3
   19624:	2300      	movs	r3, #0
   19626:	469a      	mov	sl, r3
   19628:	f7ff f854 	bl	186d4 <_vfprintf_r+0x2f0>
   1962c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1962e:	9313      	str	r3, [sp, #76]	; 0x4c
   19630:	1cda      	adds	r2, r3, #3
   19632:	db02      	blt.n	1963a <_vfprintf_r+0x1256>
   19634:	459a      	cmp	sl, r3
   19636:	db00      	blt.n	1963a <_vfprintf_r+0x1256>
   19638:	e731      	b.n	1949e <_vfprintf_r+0x10ba>
   1963a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1963c:	3b02      	subs	r3, #2
   1963e:	9312      	str	r3, [sp, #72]	; 0x48
   19640:	222c      	movs	r2, #44	; 0x2c
   19642:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   19644:	2148      	movs	r1, #72	; 0x48
   19646:	1e5d      	subs	r5, r3, #1
   19648:	ab16      	add	r3, sp, #88	; 0x58
   1964a:	189b      	adds	r3, r3, r2
   1964c:	466a      	mov	r2, sp
   1964e:	1852      	adds	r2, r2, r1
   19650:	7812      	ldrb	r2, [r2, #0]
   19652:	951f      	str	r5, [sp, #124]	; 0x7c
   19654:	701a      	strb	r2, [r3, #0]
   19656:	2d00      	cmp	r5, #0
   19658:	da00      	bge.n	1965c <_vfprintf_r+0x1278>
   1965a:	e1cb      	b.n	199f4 <_vfprintf_r+0x1610>
   1965c:	212d      	movs	r1, #45	; 0x2d
   1965e:	232b      	movs	r3, #43	; 0x2b
   19660:	aa16      	add	r2, sp, #88	; 0x58
   19662:	1852      	adds	r2, r2, r1
   19664:	7013      	strb	r3, [r2, #0]
   19666:	2d09      	cmp	r5, #9
   19668:	dc00      	bgt.n	1966c <_vfprintf_r+0x1288>
   1966a:	e16d      	b.n	19948 <_vfprintf_r+0x1564>
   1966c:	aa16      	add	r2, sp, #88	; 0x58
   1966e:	233b      	movs	r3, #59	; 0x3b
   19670:	4694      	mov	ip, r2
   19672:	4463      	add	r3, ip
   19674:	469a      	mov	sl, r3
   19676:	46b1      	mov	r9, r6
   19678:	46a0      	mov	r8, r4
   1967a:	4656      	mov	r6, sl
   1967c:	e000      	b.n	19680 <_vfprintf_r+0x129c>
   1967e:	0026      	movs	r6, r4
   19680:	0028      	movs	r0, r5
   19682:	210a      	movs	r1, #10
   19684:	f7f9 fb82 	bl	12d8c <__aeabi_idivmod>
   19688:	1e74      	subs	r4, r6, #1
   1968a:	3130      	adds	r1, #48	; 0x30
   1968c:	7021      	strb	r1, [r4, #0]
   1968e:	0028      	movs	r0, r5
   19690:	210a      	movs	r1, #10
   19692:	f7f9 fa95 	bl	12bc0 <__divsi3>
   19696:	0005      	movs	r5, r0
   19698:	2809      	cmp	r0, #9
   1969a:	dcf0      	bgt.n	1967e <_vfprintf_r+0x129a>
   1969c:	0023      	movs	r3, r4
   1969e:	4644      	mov	r4, r8
   196a0:	46b0      	mov	r8, r6
   196a2:	464e      	mov	r6, r9
   196a4:	4699      	mov	r9, r3
   196a6:	0003      	movs	r3, r0
   196a8:	3330      	adds	r3, #48	; 0x30
   196aa:	b2d8      	uxtb	r0, r3
   196ac:	4643      	mov	r3, r8
   196ae:	3b02      	subs	r3, #2
   196b0:	7018      	strb	r0, [r3, #0]
   196b2:	459a      	cmp	sl, r3
   196b4:	d800      	bhi.n	196b8 <_vfprintf_r+0x12d4>
   196b6:	e1f6      	b.n	19aa6 <_vfprintf_r+0x16c2>
   196b8:	4642      	mov	r2, r8
   196ba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   196bc:	4645      	mov	r5, r8
   196be:	1a99      	subs	r1, r3, r2
   196c0:	2301      	movs	r3, #1
   196c2:	3107      	adds	r1, #7
   196c4:	425b      	negs	r3, r3
   196c6:	e001      	b.n	196cc <_vfprintf_r+0x12e8>
   196c8:	5ce8      	ldrb	r0, [r5, r3]
   196ca:	3301      	adds	r3, #1
   196cc:	aa21      	add	r2, sp, #132	; 0x84
   196ce:	18d2      	adds	r2, r2, r3
   196d0:	70d0      	strb	r0, [r2, #3]
   196d2:	428b      	cmp	r3, r1
   196d4:	d1f8      	bne.n	196c8 <_vfprintf_r+0x12e4>
   196d6:	a916      	add	r1, sp, #88	; 0x58
   196d8:	468c      	mov	ip, r1
   196da:	222e      	movs	r2, #46	; 0x2e
   196dc:	464b      	mov	r3, r9
   196de:	4462      	add	r2, ip
   196e0:	4694      	mov	ip, r2
   196e2:	1afb      	subs	r3, r7, r3
   196e4:	4463      	add	r3, ip
   196e6:	aa21      	add	r2, sp, #132	; 0x84
   196e8:	9914      	ldr	r1, [sp, #80]	; 0x50
   196ea:	1a9b      	subs	r3, r3, r2
   196ec:	469c      	mov	ip, r3
   196ee:	000a      	movs	r2, r1
   196f0:	4462      	add	r2, ip
   196f2:	931a      	str	r3, [sp, #104]	; 0x68
   196f4:	920e      	str	r2, [sp, #56]	; 0x38
   196f6:	2901      	cmp	r1, #1
   196f8:	dc00      	bgt.n	196fc <_vfprintf_r+0x1318>
   196fa:	e170      	b.n	199de <_vfprintf_r+0x15fa>
   196fc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   196fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   19700:	4694      	mov	ip, r2
   19702:	4463      	add	r3, ip
   19704:	001a      	movs	r2, r3
   19706:	930e      	str	r3, [sp, #56]	; 0x38
   19708:	43db      	mvns	r3, r3
   1970a:	17db      	asrs	r3, r3, #31
   1970c:	401a      	ands	r2, r3
   1970e:	2300      	movs	r3, #0
   19710:	9208      	str	r2, [sp, #32]
   19712:	9313      	str	r3, [sp, #76]	; 0x4c
   19714:	e6d4      	b.n	194c0 <_vfprintf_r+0x10dc>
   19716:	003a      	movs	r2, r7
   19718:	4659      	mov	r1, fp
   1971a:	9806      	ldr	r0, [sp, #24]
   1971c:	f002 fea0 	bl	1c460 <__sprint_r>
   19720:	2800      	cmp	r0, #0
   19722:	d001      	beq.n	19728 <_vfprintf_r+0x1344>
   19724:	f7ff fbee 	bl	18f04 <_vfprintf_r+0xb20>
   19728:	68bc      	ldr	r4, [r7, #8]
   1972a:	ae32      	add	r6, sp, #200	; 0xc8
   1972c:	e46a      	b.n	19004 <_vfprintf_r+0xc20>
   1972e:	4653      	mov	r3, sl
   19730:	2b00      	cmp	r3, #0
   19732:	d000      	beq.n	19736 <_vfprintf_r+0x1352>
   19734:	e659      	b.n	193ea <_vfprintf_r+0x1006>
   19736:	3301      	adds	r3, #1
   19738:	469a      	mov	sl, r3
   1973a:	e656      	b.n	193ea <_vfprintf_r+0x1006>
   1973c:	4653      	mov	r3, sl
   1973e:	9308      	str	r3, [sp, #32]
   19740:	2b06      	cmp	r3, #6
   19742:	d901      	bls.n	19748 <_vfprintf_r+0x1364>
   19744:	2306      	movs	r3, #6
   19746:	9308      	str	r3, [sp, #32]
   19748:	9b08      	ldr	r3, [sp, #32]
   1974a:	950f      	str	r5, [sp, #60]	; 0x3c
   1974c:	930e      	str	r3, [sp, #56]	; 0x38
   1974e:	2300      	movs	r3, #0
   19750:	4698      	mov	r8, r3
   19752:	469a      	mov	sl, r3
   19754:	9313      	str	r3, [sp, #76]	; 0x4c
   19756:	4b62      	ldr	r3, [pc, #392]	; (198e0 <_vfprintf_r+0x14fc>)
   19758:	9409      	str	r4, [sp, #36]	; 0x24
   1975a:	9311      	str	r3, [sp, #68]	; 0x44
   1975c:	f7fe ffbd 	bl	186da <_vfprintf_r+0x2f6>
   19760:	003a      	movs	r2, r7
   19762:	4659      	mov	r1, fp
   19764:	9806      	ldr	r0, [sp, #24]
   19766:	f002 fe7b 	bl	1c460 <__sprint_r>
   1976a:	2800      	cmp	r0, #0
   1976c:	d001      	beq.n	19772 <_vfprintf_r+0x138e>
   1976e:	f7ff fbc9 	bl	18f04 <_vfprintf_r+0xb20>
   19772:	9b14      	ldr	r3, [sp, #80]	; 0x50
   19774:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   19776:	68bc      	ldr	r4, [r7, #8]
   19778:	1a9b      	subs	r3, r3, r2
   1977a:	ae32      	add	r6, sp, #200	; 0xc8
   1977c:	e567      	b.n	1924e <_vfprintf_r+0xe6a>
   1977e:	ab23      	add	r3, sp, #140	; 0x8c
   19780:	931b      	str	r3, [sp, #108]	; 0x6c
   19782:	9304      	str	r3, [sp, #16]
   19784:	ab20      	add	r3, sp, #128	; 0x80
   19786:	9303      	str	r3, [sp, #12]
   19788:	ab1f      	add	r3, sp, #124	; 0x7c
   1978a:	9302      	str	r3, [sp, #8]
   1978c:	4653      	mov	r3, sl
   1978e:	9301      	str	r3, [sp, #4]
   19790:	2303      	movs	r3, #3
   19792:	464a      	mov	r2, r9
   19794:	9300      	str	r3, [sp, #0]
   19796:	9806      	ldr	r0, [sp, #24]
   19798:	9b08      	ldr	r3, [sp, #32]
   1979a:	f000 fb09 	bl	19db0 <_dtoa_r>
   1979e:	0003      	movs	r3, r0
   197a0:	4453      	add	r3, sl
   197a2:	4698      	mov	r8, r3
   197a4:	4655      	mov	r5, sl
   197a6:	9011      	str	r0, [sp, #68]	; 0x44
   197a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
   197aa:	781b      	ldrb	r3, [r3, #0]
   197ac:	2b30      	cmp	r3, #48	; 0x30
   197ae:	d002      	beq.n	197b6 <_vfprintf_r+0x13d2>
   197b0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   197b2:	4498      	add	r8, r3
   197b4:	e64e      	b.n	19454 <_vfprintf_r+0x1070>
   197b6:	2200      	movs	r2, #0
   197b8:	2300      	movs	r3, #0
   197ba:	4648      	mov	r0, r9
   197bc:	9908      	ldr	r1, [sp, #32]
   197be:	f7fc f8d5 	bl	1596c <__aeabi_dcmpeq>
   197c2:	2800      	cmp	r0, #0
   197c4:	d1f4      	bne.n	197b0 <_vfprintf_r+0x13cc>
   197c6:	2301      	movs	r3, #1
   197c8:	1b5b      	subs	r3, r3, r5
   197ca:	931f      	str	r3, [sp, #124]	; 0x7c
   197cc:	4498      	add	r8, r3
   197ce:	e641      	b.n	19454 <_vfprintf_r+0x1070>
   197d0:	46c1      	mov	r9, r8
   197d2:	f7ff fb1f 	bl	18e14 <_vfprintf_r+0xa30>
   197d6:	2280      	movs	r2, #128	; 0x80
   197d8:	0612      	lsls	r2, r2, #24
   197da:	4694      	mov	ip, r2
   197dc:	9b16      	ldr	r3, [sp, #88]	; 0x58
   197de:	4699      	mov	r9, r3
   197e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
   197e2:	4463      	add	r3, ip
   197e4:	9308      	str	r3, [sp, #32]
   197e6:	232d      	movs	r3, #45	; 0x2d
   197e8:	9310      	str	r3, [sp, #64]	; 0x40
   197ea:	e60b      	b.n	19404 <_vfprintf_r+0x1020>
   197ec:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   197ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
   197f0:	4694      	mov	ip, r2
   197f2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   197f4:	4463      	add	r3, ip
   197f6:	930e      	str	r3, [sp, #56]	; 0x38
   197f8:	2a00      	cmp	r2, #0
   197fa:	dc00      	bgt.n	197fe <_vfprintf_r+0x141a>
   197fc:	e0e3      	b.n	199c6 <_vfprintf_r+0x15e2>
   197fe:	001a      	movs	r2, r3
   19800:	43db      	mvns	r3, r3
   19802:	17db      	asrs	r3, r3, #31
   19804:	401a      	ands	r2, r3
   19806:	2367      	movs	r3, #103	; 0x67
   19808:	9208      	str	r2, [sp, #32]
   1980a:	9312      	str	r3, [sp, #72]	; 0x48
   1980c:	e658      	b.n	194c0 <_vfprintf_r+0x10dc>
   1980e:	003a      	movs	r2, r7
   19810:	4659      	mov	r1, fp
   19812:	9806      	ldr	r0, [sp, #24]
   19814:	f002 fe24 	bl	1c460 <__sprint_r>
   19818:	2800      	cmp	r0, #0
   1981a:	d001      	beq.n	19820 <_vfprintf_r+0x143c>
   1981c:	f7ff fb72 	bl	18f04 <_vfprintf_r+0xb20>
   19820:	981f      	ldr	r0, [sp, #124]	; 0x7c
   19822:	68bc      	ldr	r4, [r7, #8]
   19824:	ae32      	add	r6, sp, #200	; 0xc8
   19826:	e69d      	b.n	19564 <_vfprintf_r+0x1180>
   19828:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1982a:	9313      	str	r3, [sp, #76]	; 0x4c
   1982c:	2b00      	cmp	r3, #0
   1982e:	dc00      	bgt.n	19832 <_vfprintf_r+0x144e>
   19830:	e0f2      	b.n	19a18 <_vfprintf_r+0x1634>
   19832:	4652      	mov	r2, sl
   19834:	2a00      	cmp	r2, #0
   19836:	d000      	beq.n	1983a <_vfprintf_r+0x1456>
   19838:	e0a0      	b.n	1997c <_vfprintf_r+0x1598>
   1983a:	07e2      	lsls	r2, r4, #31
   1983c:	d500      	bpl.n	19840 <_vfprintf_r+0x145c>
   1983e:	e09d      	b.n	1997c <_vfprintf_r+0x1598>
   19840:	9308      	str	r3, [sp, #32]
   19842:	930e      	str	r3, [sp, #56]	; 0x38
   19844:	e63c      	b.n	194c0 <_vfprintf_r+0x10dc>
   19846:	ab16      	add	r3, sp, #88	; 0x58
   19848:	7fdb      	ldrb	r3, [r3, #31]
   1984a:	950f      	str	r5, [sp, #60]	; 0x3c
   1984c:	4698      	mov	r8, r3
   1984e:	4653      	mov	r3, sl
   19850:	9308      	str	r3, [sp, #32]
   19852:	930e      	str	r3, [sp, #56]	; 0x38
   19854:	2300      	movs	r3, #0
   19856:	9409      	str	r4, [sp, #36]	; 0x24
   19858:	469a      	mov	sl, r3
   1985a:	9313      	str	r3, [sp, #76]	; 0x4c
   1985c:	f7fe ff37 	bl	186ce <_vfprintf_r+0x2ea>
   19860:	9b11      	ldr	r3, [sp, #68]	; 0x44
   19862:	4698      	mov	r8, r3
   19864:	9b12      	ldr	r3, [sp, #72]	; 0x48
   19866:	44a8      	add	r8, r5
   19868:	2b47      	cmp	r3, #71	; 0x47
   1986a:	d000      	beq.n	1986e <_vfprintf_r+0x148a>
   1986c:	e5f2      	b.n	19454 <_vfprintf_r+0x1070>
   1986e:	07e3      	lsls	r3, r4, #31
   19870:	d400      	bmi.n	19874 <_vfprintf_r+0x1490>
   19872:	e0dc      	b.n	19a2e <_vfprintf_r+0x164a>
   19874:	9b11      	ldr	r3, [sp, #68]	; 0x44
   19876:	4698      	mov	r8, r3
   19878:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1987a:	44a8      	add	r8, r5
   1987c:	2b46      	cmp	r3, #70	; 0x46
   1987e:	d093      	beq.n	197a8 <_vfprintf_r+0x13c4>
   19880:	e5e8      	b.n	19454 <_vfprintf_r+0x1070>
   19882:	ab23      	add	r3, sp, #140	; 0x8c
   19884:	931b      	str	r3, [sp, #108]	; 0x6c
   19886:	9304      	str	r3, [sp, #16]
   19888:	ab20      	add	r3, sp, #128	; 0x80
   1988a:	9303      	str	r3, [sp, #12]
   1988c:	ab1f      	add	r3, sp, #124	; 0x7c
   1988e:	9302      	str	r3, [sp, #8]
   19890:	4653      	mov	r3, sl
   19892:	9301      	str	r3, [sp, #4]
   19894:	2303      	movs	r3, #3
   19896:	464a      	mov	r2, r9
   19898:	9300      	str	r3, [sp, #0]
   1989a:	9806      	ldr	r0, [sp, #24]
   1989c:	9b08      	ldr	r3, [sp, #32]
   1989e:	f000 fa87 	bl	19db0 <_dtoa_r>
   198a2:	4655      	mov	r5, sl
   198a4:	9011      	str	r0, [sp, #68]	; 0x44
   198a6:	e7e5      	b.n	19874 <_vfprintf_r+0x1490>
   198a8:	003a      	movs	r2, r7
   198aa:	4659      	mov	r1, fp
   198ac:	9806      	ldr	r0, [sp, #24]
   198ae:	f002 fdd7 	bl	1c460 <__sprint_r>
   198b2:	2800      	cmp	r0, #0
   198b4:	d101      	bne.n	198ba <_vfprintf_r+0x14d6>
   198b6:	f7ff faab 	bl	18e10 <_vfprintf_r+0xa2c>
   198ba:	f7ff faab 	bl	18e14 <_vfprintf_r+0xa30>
   198be:	4642      	mov	r2, r8
   198c0:	9207      	str	r2, [sp, #28]
   198c2:	f7fe fe1b 	bl	184fc <_vfprintf_r+0x118>
   198c6:	4244      	negs	r4, r0
   198c8:	3010      	adds	r0, #16
   198ca:	db00      	blt.n	198ce <_vfprintf_r+0x14ea>
   198cc:	e0d8      	b.n	19a80 <_vfprintf_r+0x169c>
   198ce:	4805      	ldr	r0, [pc, #20]	; (198e4 <_vfprintf_r+0x1500>)
   198d0:	2610      	movs	r6, #16
   198d2:	0005      	movs	r5, r0
   198d4:	e00c      	b.n	198f0 <_vfprintf_r+0x150c>
   198d6:	46c0      	nop			; (mov r8, r8)
   198d8:	0001e978 	.word	0x0001e978
   198dc:	0001e93c 	.word	0x0001e93c
   198e0:	0001e970 	.word	0x0001e970
   198e4:	0001eb10 	.word	0x0001eb10
   198e8:	3208      	adds	r2, #8
   198ea:	3c10      	subs	r4, #16
   198ec:	2c10      	cmp	r4, #16
   198ee:	dd51      	ble.n	19994 <_vfprintf_r+0x15b0>
   198f0:	3110      	adds	r1, #16
   198f2:	3301      	adds	r3, #1
   198f4:	6015      	str	r5, [r2, #0]
   198f6:	6056      	str	r6, [r2, #4]
   198f8:	60b9      	str	r1, [r7, #8]
   198fa:	607b      	str	r3, [r7, #4]
   198fc:	2b07      	cmp	r3, #7
   198fe:	ddf3      	ble.n	198e8 <_vfprintf_r+0x1504>
   19900:	003a      	movs	r2, r7
   19902:	4659      	mov	r1, fp
   19904:	9806      	ldr	r0, [sp, #24]
   19906:	f002 fdab 	bl	1c460 <__sprint_r>
   1990a:	2800      	cmp	r0, #0
   1990c:	d001      	beq.n	19912 <_vfprintf_r+0x152e>
   1990e:	f7ff faf9 	bl	18f04 <_vfprintf_r+0xb20>
   19912:	68b9      	ldr	r1, [r7, #8]
   19914:	687b      	ldr	r3, [r7, #4]
   19916:	aa32      	add	r2, sp, #200	; 0xc8
   19918:	e7e7      	b.n	198ea <_vfprintf_r+0x1506>
   1991a:	003a      	movs	r2, r7
   1991c:	4659      	mov	r1, fp
   1991e:	9806      	ldr	r0, [sp, #24]
   19920:	f002 fd9e 	bl	1c460 <__sprint_r>
   19924:	2800      	cmp	r0, #0
   19926:	d001      	beq.n	1992c <_vfprintf_r+0x1548>
   19928:	f7ff faec 	bl	18f04 <_vfprintf_r+0xb20>
   1992c:	981f      	ldr	r0, [sp, #124]	; 0x7c
   1992e:	68b9      	ldr	r1, [r7, #8]
   19930:	687b      	ldr	r3, [r7, #4]
   19932:	aa32      	add	r2, sp, #200	; 0xc8
   19934:	e62e      	b.n	19594 <_vfprintf_r+0x11b0>
   19936:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   19938:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1993a:	4694      	mov	ip, r2
   1993c:	4463      	add	r3, ip
   1993e:	001a      	movs	r2, r3
   19940:	930e      	str	r3, [sp, #56]	; 0x38
   19942:	e75d      	b.n	19800 <_vfprintf_r+0x141c>
   19944:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   19946:	e599      	b.n	1947c <_vfprintf_r+0x1098>
   19948:	212e      	movs	r1, #46	; 0x2e
   1994a:	2330      	movs	r3, #48	; 0x30
   1994c:	aa16      	add	r2, sp, #88	; 0x58
   1994e:	1852      	adds	r2, r2, r1
   19950:	7013      	strb	r3, [r2, #0]
   19952:	002b      	movs	r3, r5
   19954:	aa16      	add	r2, sp, #88	; 0x58
   19956:	3101      	adds	r1, #1
   19958:	3330      	adds	r3, #48	; 0x30
   1995a:	1852      	adds	r2, r2, r1
   1995c:	7013      	strb	r3, [r2, #0]
   1995e:	ab22      	add	r3, sp, #136	; 0x88
   19960:	e6c1      	b.n	196e6 <_vfprintf_r+0x1302>
   19962:	9b15      	ldr	r3, [sp, #84]	; 0x54
   19964:	2b00      	cmp	r3, #0
   19966:	db52      	blt.n	19a0e <_vfprintf_r+0x162a>
   19968:	ab16      	add	r3, sp, #88	; 0x58
   1996a:	7fdb      	ldrb	r3, [r3, #31]
   1996c:	4698      	mov	r8, r3
   1996e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   19970:	2b47      	cmp	r3, #71	; 0x47
   19972:	dc48      	bgt.n	19a06 <_vfprintf_r+0x1622>
   19974:	4b4e      	ldr	r3, [pc, #312]	; (19ab0 <_vfprintf_r+0x16cc>)
   19976:	9311      	str	r3, [sp, #68]	; 0x44
   19978:	f7ff f88c 	bl	18a94 <_vfprintf_r+0x6b0>
   1997c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   1997e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   19980:	4694      	mov	ip, r2
   19982:	4463      	add	r3, ip
   19984:	4453      	add	r3, sl
   19986:	001a      	movs	r2, r3
   19988:	930e      	str	r3, [sp, #56]	; 0x38
   1998a:	43db      	mvns	r3, r3
   1998c:	17db      	asrs	r3, r3, #31
   1998e:	401a      	ands	r2, r3
   19990:	9208      	str	r2, [sp, #32]
   19992:	e595      	b.n	194c0 <_vfprintf_r+0x10dc>
   19994:	46a9      	mov	r9, r5
   19996:	4648      	mov	r0, r9
   19998:	1909      	adds	r1, r1, r4
   1999a:	3301      	adds	r3, #1
   1999c:	6010      	str	r0, [r2, #0]
   1999e:	6054      	str	r4, [r2, #4]
   199a0:	60b9      	str	r1, [r7, #8]
   199a2:	3208      	adds	r2, #8
   199a4:	607b      	str	r3, [r7, #4]
   199a6:	2b07      	cmp	r3, #7
   199a8:	dc00      	bgt.n	199ac <_vfprintf_r+0x15c8>
   199aa:	e5f6      	b.n	1959a <_vfprintf_r+0x11b6>
   199ac:	003a      	movs	r2, r7
   199ae:	4659      	mov	r1, fp
   199b0:	9806      	ldr	r0, [sp, #24]
   199b2:	f002 fd55 	bl	1c460 <__sprint_r>
   199b6:	2800      	cmp	r0, #0
   199b8:	d001      	beq.n	199be <_vfprintf_r+0x15da>
   199ba:	f7ff faa3 	bl	18f04 <_vfprintf_r+0xb20>
   199be:	68b9      	ldr	r1, [r7, #8]
   199c0:	687b      	ldr	r3, [r7, #4]
   199c2:	aa32      	add	r2, sp, #200	; 0xc8
   199c4:	e5e9      	b.n	1959a <_vfprintf_r+0x11b6>
   199c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   199c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   199ca:	1a98      	subs	r0, r3, r2
   199cc:	1c43      	adds	r3, r0, #1
   199ce:	001a      	movs	r2, r3
   199d0:	930e      	str	r3, [sp, #56]	; 0x38
   199d2:	e715      	b.n	19800 <_vfprintf_r+0x141c>
   199d4:	4a37      	ldr	r2, [pc, #220]	; (19ab4 <_vfprintf_r+0x16d0>)
   199d6:	687b      	ldr	r3, [r7, #4]
   199d8:	4691      	mov	r9, r2
   199da:	f7ff fbf5 	bl	191c8 <_vfprintf_r+0xde4>
   199de:	2301      	movs	r3, #1
   199e0:	4023      	ands	r3, r4
   199e2:	9313      	str	r3, [sp, #76]	; 0x4c
   199e4:	d000      	beq.n	199e8 <_vfprintf_r+0x1604>
   199e6:	e689      	b.n	196fc <_vfprintf_r+0x1318>
   199e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   199ea:	43d3      	mvns	r3, r2
   199ec:	17db      	asrs	r3, r3, #31
   199ee:	401a      	ands	r2, r3
   199f0:	9208      	str	r2, [sp, #32]
   199f2:	e565      	b.n	194c0 <_vfprintf_r+0x10dc>
   199f4:	2301      	movs	r3, #1
   199f6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   199f8:	391b      	subs	r1, #27
   199fa:	1a9d      	subs	r5, r3, r2
   199fc:	aa16      	add	r2, sp, #88	; 0x58
   199fe:	332c      	adds	r3, #44	; 0x2c
   19a00:	1852      	adds	r2, r2, r1
   19a02:	7013      	strb	r3, [r2, #0]
   19a04:	e62f      	b.n	19666 <_vfprintf_r+0x1282>
   19a06:	4b2c      	ldr	r3, [pc, #176]	; (19ab8 <_vfprintf_r+0x16d4>)
   19a08:	9311      	str	r3, [sp, #68]	; 0x44
   19a0a:	f7ff f843 	bl	18a94 <_vfprintf_r+0x6b0>
   19a0e:	232d      	movs	r3, #45	; 0x2d
   19a10:	aa16      	add	r2, sp, #88	; 0x58
   19a12:	77d3      	strb	r3, [r2, #31]
   19a14:	4698      	mov	r8, r3
   19a16:	e7aa      	b.n	1996e <_vfprintf_r+0x158a>
   19a18:	4653      	mov	r3, sl
   19a1a:	2b00      	cmp	r3, #0
   19a1c:	d101      	bne.n	19a22 <_vfprintf_r+0x163e>
   19a1e:	07e3      	lsls	r3, r4, #31
   19a20:	d503      	bpl.n	19a2a <_vfprintf_r+0x1646>
   19a22:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   19a24:	1c58      	adds	r0, r3, #1
   19a26:	0003      	movs	r3, r0
   19a28:	e7ac      	b.n	19984 <_vfprintf_r+0x15a0>
   19a2a:	2301      	movs	r3, #1
   19a2c:	e708      	b.n	19840 <_vfprintf_r+0x145c>
   19a2e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   19a30:	9a11      	ldr	r2, [sp, #68]	; 0x44
   19a32:	1a9b      	subs	r3, r3, r2
   19a34:	9314      	str	r3, [sp, #80]	; 0x50
   19a36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   19a38:	2b47      	cmp	r3, #71	; 0x47
   19a3a:	d100      	bne.n	19a3e <_vfprintf_r+0x165a>
   19a3c:	e5f6      	b.n	1962c <_vfprintf_r+0x1248>
   19a3e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   19a40:	9313      	str	r3, [sp, #76]	; 0x4c
   19a42:	e5fd      	b.n	19640 <_vfprintf_r+0x125c>
   19a44:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   19a46:	1d1d      	adds	r5, r3, #4
   19a48:	681b      	ldr	r3, [r3, #0]
   19a4a:	46a8      	mov	r8, r5
   19a4c:	469a      	mov	sl, r3
   19a4e:	2b00      	cmp	r3, #0
   19a50:	db0a      	blt.n	19a68 <_vfprintf_r+0x1684>
   19a52:	4645      	mov	r5, r8
   19a54:	9b07      	ldr	r3, [sp, #28]
   19a56:	950f      	str	r5, [sp, #60]	; 0x3c
   19a58:	785b      	ldrb	r3, [r3, #1]
   19a5a:	9207      	str	r2, [sp, #28]
   19a5c:	f7fe fd4b 	bl	184f6 <_vfprintf_r+0x112>
   19a60:	ab16      	add	r3, sp, #88	; 0x58
   19a62:	77d8      	strb	r0, [r3, #31]
   19a64:	f7ff f830 	bl	18ac8 <_vfprintf_r+0x6e4>
   19a68:	2301      	movs	r3, #1
   19a6a:	425b      	negs	r3, r3
   19a6c:	469a      	mov	sl, r3
   19a6e:	e7f0      	b.n	19a52 <_vfprintf_r+0x166e>
   19a70:	ab16      	add	r3, sp, #88	; 0x58
   19a72:	77d8      	strb	r0, [r3, #31]
   19a74:	f7fe ff27 	bl	188c6 <_vfprintf_r+0x4e2>
   19a78:	ab16      	add	r3, sp, #88	; 0x58
   19a7a:	77d8      	strb	r0, [r3, #31]
   19a7c:	f7fe fdce 	bl	1861c <_vfprintf_r+0x238>
   19a80:	480c      	ldr	r0, [pc, #48]	; (19ab4 <_vfprintf_r+0x16d0>)
   19a82:	4681      	mov	r9, r0
   19a84:	e787      	b.n	19996 <_vfprintf_r+0x15b2>
   19a86:	ab16      	add	r3, sp, #88	; 0x58
   19a88:	77d8      	strb	r0, [r3, #31]
   19a8a:	f7ff f829 	bl	18ae0 <_vfprintf_r+0x6fc>
   19a8e:	ab16      	add	r3, sp, #88	; 0x58
   19a90:	77d8      	strb	r0, [r3, #31]
   19a92:	f7fe ffc3 	bl	18a1c <_vfprintf_r+0x638>
   19a96:	ab16      	add	r3, sp, #88	; 0x58
   19a98:	77d8      	strb	r0, [r3, #31]
   19a9a:	f7fe ffa5 	bl	189e8 <_vfprintf_r+0x604>
   19a9e:	ab16      	add	r3, sp, #88	; 0x58
   19aa0:	77d8      	strb	r0, [r3, #31]
   19aa2:	f7fe feaf 	bl	18804 <_vfprintf_r+0x420>
   19aa6:	aa16      	add	r2, sp, #88	; 0x58
   19aa8:	232e      	movs	r3, #46	; 0x2e
   19aaa:	4694      	mov	ip, r2
   19aac:	4463      	add	r3, ip
   19aae:	e61a      	b.n	196e6 <_vfprintf_r+0x1302>
   19ab0:	0001e940 	.word	0x0001e940
   19ab4:	0001eb10 	.word	0x0001eb10
   19ab8:	0001e944 	.word	0x0001e944

00019abc <__sbprintf>:
   19abc:	b5f0      	push	{r4, r5, r6, r7, lr}
   19abe:	0015      	movs	r5, r2
   19ac0:	2202      	movs	r2, #2
   19ac2:	4c1e      	ldr	r4, [pc, #120]	; (19b3c <__sbprintf+0x80>)
   19ac4:	001f      	movs	r7, r3
   19ac6:	898b      	ldrh	r3, [r1, #12]
   19ac8:	44a5      	add	sp, r4
   19aca:	4393      	bics	r3, r2
   19acc:	466a      	mov	r2, sp
   19ace:	8193      	strh	r3, [r2, #12]
   19ad0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   19ad2:	0006      	movs	r6, r0
   19ad4:	9319      	str	r3, [sp, #100]	; 0x64
   19ad6:	89cb      	ldrh	r3, [r1, #14]
   19ad8:	a816      	add	r0, sp, #88	; 0x58
   19ada:	81d3      	strh	r3, [r2, #14]
   19adc:	69cb      	ldr	r3, [r1, #28]
   19ade:	000c      	movs	r4, r1
   19ae0:	9307      	str	r3, [sp, #28]
   19ae2:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   19ae4:	9309      	str	r3, [sp, #36]	; 0x24
   19ae6:	ab1a      	add	r3, sp, #104	; 0x68
   19ae8:	9300      	str	r3, [sp, #0]
   19aea:	9304      	str	r3, [sp, #16]
   19aec:	2380      	movs	r3, #128	; 0x80
   19aee:	00db      	lsls	r3, r3, #3
   19af0:	9302      	str	r3, [sp, #8]
   19af2:	9305      	str	r3, [sp, #20]
   19af4:	2300      	movs	r3, #0
   19af6:	9306      	str	r3, [sp, #24]
   19af8:	f001 fd5e 	bl	1b5b8 <__retarget_lock_init_recursive>
   19afc:	002a      	movs	r2, r5
   19afe:	003b      	movs	r3, r7
   19b00:	4669      	mov	r1, sp
   19b02:	0030      	movs	r0, r6
   19b04:	f7fe fc6e 	bl	183e4 <_vfprintf_r>
   19b08:	1e05      	subs	r5, r0, #0
   19b0a:	db05      	blt.n	19b18 <__sbprintf+0x5c>
   19b0c:	4669      	mov	r1, sp
   19b0e:	0030      	movs	r0, r6
   19b10:	f001 f9ba 	bl	1ae88 <_fflush_r>
   19b14:	2800      	cmp	r0, #0
   19b16:	d10e      	bne.n	19b36 <__sbprintf+0x7a>
   19b18:	466b      	mov	r3, sp
   19b1a:	899b      	ldrh	r3, [r3, #12]
   19b1c:	065b      	lsls	r3, r3, #25
   19b1e:	d503      	bpl.n	19b28 <__sbprintf+0x6c>
   19b20:	2240      	movs	r2, #64	; 0x40
   19b22:	89a3      	ldrh	r3, [r4, #12]
   19b24:	4313      	orrs	r3, r2
   19b26:	81a3      	strh	r3, [r4, #12]
   19b28:	9816      	ldr	r0, [sp, #88]	; 0x58
   19b2a:	f001 fd47 	bl	1b5bc <__retarget_lock_close_recursive>
   19b2e:	0028      	movs	r0, r5
   19b30:	4b03      	ldr	r3, [pc, #12]	; (19b40 <__sbprintf+0x84>)
   19b32:	449d      	add	sp, r3
   19b34:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19b36:	2501      	movs	r5, #1
   19b38:	426d      	negs	r5, r5
   19b3a:	e7ed      	b.n	19b18 <__sbprintf+0x5c>
   19b3c:	fffffb94 	.word	0xfffffb94
   19b40:	0000046c 	.word	0x0000046c

00019b44 <__ascii_wctomb>:
   19b44:	2900      	cmp	r1, #0
   19b46:	d004      	beq.n	19b52 <__ascii_wctomb+0xe>
   19b48:	2aff      	cmp	r2, #255	; 0xff
   19b4a:	d804      	bhi.n	19b56 <__ascii_wctomb+0x12>
   19b4c:	2001      	movs	r0, #1
   19b4e:	700a      	strb	r2, [r1, #0]
   19b50:	4770      	bx	lr
   19b52:	2000      	movs	r0, #0
   19b54:	e7fc      	b.n	19b50 <__ascii_wctomb+0xc>
   19b56:	238a      	movs	r3, #138	; 0x8a
   19b58:	6003      	str	r3, [r0, #0]
   19b5a:	2001      	movs	r0, #1
   19b5c:	4240      	negs	r0, r0
   19b5e:	e7f7      	b.n	19b50 <__ascii_wctomb+0xc>

00019b60 <__swsetup_r>:
   19b60:	4b33      	ldr	r3, [pc, #204]	; (19c30 <__swsetup_r+0xd0>)
   19b62:	b570      	push	{r4, r5, r6, lr}
   19b64:	0005      	movs	r5, r0
   19b66:	6818      	ldr	r0, [r3, #0]
   19b68:	000c      	movs	r4, r1
   19b6a:	2800      	cmp	r0, #0
   19b6c:	d002      	beq.n	19b74 <__swsetup_r+0x14>
   19b6e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   19b70:	2b00      	cmp	r3, #0
   19b72:	d03c      	beq.n	19bee <__swsetup_r+0x8e>
   19b74:	230c      	movs	r3, #12
   19b76:	5ee2      	ldrsh	r2, [r4, r3]
   19b78:	b293      	uxth	r3, r2
   19b7a:	0719      	lsls	r1, r3, #28
   19b7c:	d50d      	bpl.n	19b9a <__swsetup_r+0x3a>
   19b7e:	6921      	ldr	r1, [r4, #16]
   19b80:	2900      	cmp	r1, #0
   19b82:	d015      	beq.n	19bb0 <__swsetup_r+0x50>
   19b84:	07da      	lsls	r2, r3, #31
   19b86:	d521      	bpl.n	19bcc <__swsetup_r+0x6c>
   19b88:	2300      	movs	r3, #0
   19b8a:	60a3      	str	r3, [r4, #8]
   19b8c:	6963      	ldr	r3, [r4, #20]
   19b8e:	2000      	movs	r0, #0
   19b90:	425b      	negs	r3, r3
   19b92:	61a3      	str	r3, [r4, #24]
   19b94:	2900      	cmp	r1, #0
   19b96:	d021      	beq.n	19bdc <__swsetup_r+0x7c>
   19b98:	bd70      	pop	{r4, r5, r6, pc}
   19b9a:	06d9      	lsls	r1, r3, #27
   19b9c:	d53f      	bpl.n	19c1e <__swsetup_r+0xbe>
   19b9e:	075b      	lsls	r3, r3, #29
   19ba0:	d428      	bmi.n	19bf4 <__swsetup_r+0x94>
   19ba2:	6921      	ldr	r1, [r4, #16]
   19ba4:	2308      	movs	r3, #8
   19ba6:	4313      	orrs	r3, r2
   19ba8:	81a3      	strh	r3, [r4, #12]
   19baa:	b29b      	uxth	r3, r3
   19bac:	2900      	cmp	r1, #0
   19bae:	d1e9      	bne.n	19b84 <__swsetup_r+0x24>
   19bb0:	22a0      	movs	r2, #160	; 0xa0
   19bb2:	2080      	movs	r0, #128	; 0x80
   19bb4:	0092      	lsls	r2, r2, #2
   19bb6:	0080      	lsls	r0, r0, #2
   19bb8:	401a      	ands	r2, r3
   19bba:	4282      	cmp	r2, r0
   19bbc:	d0e2      	beq.n	19b84 <__swsetup_r+0x24>
   19bbe:	0021      	movs	r1, r4
   19bc0:	0028      	movs	r0, r5
   19bc2:	f001 fd31 	bl	1b628 <__smakebuf_r>
   19bc6:	89a3      	ldrh	r3, [r4, #12]
   19bc8:	6921      	ldr	r1, [r4, #16]
   19bca:	e7db      	b.n	19b84 <__swsetup_r+0x24>
   19bcc:	2200      	movs	r2, #0
   19bce:	079b      	lsls	r3, r3, #30
   19bd0:	d400      	bmi.n	19bd4 <__swsetup_r+0x74>
   19bd2:	6962      	ldr	r2, [r4, #20]
   19bd4:	60a2      	str	r2, [r4, #8]
   19bd6:	2000      	movs	r0, #0
   19bd8:	2900      	cmp	r1, #0
   19bda:	d1dd      	bne.n	19b98 <__swsetup_r+0x38>
   19bdc:	220c      	movs	r2, #12
   19bde:	5ea3      	ldrsh	r3, [r4, r2]
   19be0:	061a      	lsls	r2, r3, #24
   19be2:	d5d9      	bpl.n	19b98 <__swsetup_r+0x38>
   19be4:	2240      	movs	r2, #64	; 0x40
   19be6:	4313      	orrs	r3, r2
   19be8:	81a3      	strh	r3, [r4, #12]
   19bea:	3801      	subs	r0, #1
   19bec:	e7d4      	b.n	19b98 <__swsetup_r+0x38>
   19bee:	f001 f9a5 	bl	1af3c <__sinit>
   19bf2:	e7bf      	b.n	19b74 <__swsetup_r+0x14>
   19bf4:	6b21      	ldr	r1, [r4, #48]	; 0x30
   19bf6:	2900      	cmp	r1, #0
   19bf8:	d00a      	beq.n	19c10 <__swsetup_r+0xb0>
   19bfa:	0023      	movs	r3, r4
   19bfc:	3340      	adds	r3, #64	; 0x40
   19bfe:	4299      	cmp	r1, r3
   19c00:	d004      	beq.n	19c0c <__swsetup_r+0xac>
   19c02:	0028      	movs	r0, r5
   19c04:	f001 fa44 	bl	1b090 <_free_r>
   19c08:	230c      	movs	r3, #12
   19c0a:	5ee2      	ldrsh	r2, [r4, r3]
   19c0c:	2300      	movs	r3, #0
   19c0e:	6323      	str	r3, [r4, #48]	; 0x30
   19c10:	2324      	movs	r3, #36	; 0x24
   19c12:	439a      	bics	r2, r3
   19c14:	2300      	movs	r3, #0
   19c16:	6921      	ldr	r1, [r4, #16]
   19c18:	6063      	str	r3, [r4, #4]
   19c1a:	6021      	str	r1, [r4, #0]
   19c1c:	e7c2      	b.n	19ba4 <__swsetup_r+0x44>
   19c1e:	2309      	movs	r3, #9
   19c20:	602b      	str	r3, [r5, #0]
   19c22:	2340      	movs	r3, #64	; 0x40
   19c24:	2001      	movs	r0, #1
   19c26:	431a      	orrs	r2, r3
   19c28:	81a2      	strh	r2, [r4, #12]
   19c2a:	4240      	negs	r0, r0
   19c2c:	e7b4      	b.n	19b98 <__swsetup_r+0x38>
   19c2e:	46c0      	nop			; (mov r8, r8)
   19c30:	20000010 	.word	0x20000010

00019c34 <register_fini>:
   19c34:	4b03      	ldr	r3, [pc, #12]	; (19c44 <register_fini+0x10>)
   19c36:	b510      	push	{r4, lr}
   19c38:	2b00      	cmp	r3, #0
   19c3a:	d002      	beq.n	19c42 <register_fini+0xe>
   19c3c:	4802      	ldr	r0, [pc, #8]	; (19c48 <register_fini+0x14>)
   19c3e:	f000 f805 	bl	19c4c <atexit>
   19c42:	bd10      	pop	{r4, pc}
   19c44:	00000000 	.word	0x00000000
   19c48:	0001afbd 	.word	0x0001afbd

00019c4c <atexit>:
   19c4c:	b510      	push	{r4, lr}
   19c4e:	0001      	movs	r1, r0
   19c50:	2300      	movs	r3, #0
   19c52:	2200      	movs	r2, #0
   19c54:	2000      	movs	r0, #0
   19c56:	f002 fc21 	bl	1c49c <__register_exitproc>
   19c5a:	bd10      	pop	{r4, pc}

00019c5c <quorem>:
   19c5c:	b5f0      	push	{r4, r5, r6, r7, lr}
   19c5e:	4645      	mov	r5, r8
   19c60:	4680      	mov	r8, r0
   19c62:	46de      	mov	lr, fp
   19c64:	4657      	mov	r7, sl
   19c66:	464e      	mov	r6, r9
   19c68:	4642      	mov	r2, r8
   19c6a:	b5e0      	push	{r5, r6, r7, lr}
   19c6c:	690c      	ldr	r4, [r1, #16]
   19c6e:	6912      	ldr	r2, [r2, #16]
   19c70:	b085      	sub	sp, #20
   19c72:	000b      	movs	r3, r1
   19c74:	9102      	str	r1, [sp, #8]
   19c76:	2000      	movs	r0, #0
   19c78:	4294      	cmp	r4, r2
   19c7a:	dd00      	ble.n	19c7e <quorem+0x22>
   19c7c:	e090      	b.n	19da0 <quorem+0x144>
   19c7e:	2214      	movs	r2, #20
   19c80:	4694      	mov	ip, r2
   19c82:	4463      	add	r3, ip
   19c84:	4699      	mov	r9, r3
   19c86:	464a      	mov	r2, r9
   19c88:	3c01      	subs	r4, #1
   19c8a:	00a3      	lsls	r3, r4, #2
   19c8c:	18d6      	adds	r6, r2, r3
   19c8e:	2214      	movs	r2, #20
   19c90:	4442      	add	r2, r8
   19c92:	4693      	mov	fp, r2
   19c94:	449b      	add	fp, r3
   19c96:	6833      	ldr	r3, [r6, #0]
   19c98:	0015      	movs	r5, r2
   19c9a:	1c59      	adds	r1, r3, #1
   19c9c:	465b      	mov	r3, fp
   19c9e:	6818      	ldr	r0, [r3, #0]
   19ca0:	9201      	str	r2, [sp, #4]
   19ca2:	f7f8 ff03 	bl	12aac <__udivsi3>
   19ca6:	1e03      	subs	r3, r0, #0
   19ca8:	9000      	str	r0, [sp, #0]
   19caa:	d042      	beq.n	19d32 <quorem+0xd6>
   19cac:	0029      	movs	r1, r5
   19cae:	2700      	movs	r7, #0
   19cb0:	464d      	mov	r5, r9
   19cb2:	2000      	movs	r0, #0
   19cb4:	46b1      	mov	r9, r6
   19cb6:	46a2      	mov	sl, r4
   19cb8:	003e      	movs	r6, r7
   19cba:	0004      	movs	r4, r0
   19cbc:	469c      	mov	ip, r3
   19cbe:	002f      	movs	r7, r5
   19cc0:	0008      	movs	r0, r1
   19cc2:	9503      	str	r5, [sp, #12]
   19cc4:	4663      	mov	r3, ip
   19cc6:	cf04      	ldmia	r7!, {r2}
   19cc8:	0415      	lsls	r5, r2, #16
   19cca:	0c2d      	lsrs	r5, r5, #16
   19ccc:	435d      	muls	r5, r3
   19cce:	0c12      	lsrs	r2, r2, #16
   19cd0:	435a      	muls	r2, r3
   19cd2:	19ad      	adds	r5, r5, r6
   19cd4:	0c2b      	lsrs	r3, r5, #16
   19cd6:	18d2      	adds	r2, r2, r3
   19cd8:	6803      	ldr	r3, [r0, #0]
   19cda:	042d      	lsls	r5, r5, #16
   19cdc:	0419      	lsls	r1, r3, #16
   19cde:	0c09      	lsrs	r1, r1, #16
   19ce0:	1909      	adds	r1, r1, r4
   19ce2:	0c16      	lsrs	r6, r2, #16
   19ce4:	0c2d      	lsrs	r5, r5, #16
   19ce6:	0412      	lsls	r2, r2, #16
   19ce8:	1b49      	subs	r1, r1, r5
   19cea:	0c12      	lsrs	r2, r2, #16
   19cec:	0c1b      	lsrs	r3, r3, #16
   19cee:	1a9b      	subs	r3, r3, r2
   19cf0:	140a      	asrs	r2, r1, #16
   19cf2:	189b      	adds	r3, r3, r2
   19cf4:	0409      	lsls	r1, r1, #16
   19cf6:	141c      	asrs	r4, r3, #16
   19cf8:	0c09      	lsrs	r1, r1, #16
   19cfa:	041b      	lsls	r3, r3, #16
   19cfc:	4319      	orrs	r1, r3
   19cfe:	c002      	stmia	r0!, {r1}
   19d00:	45b9      	cmp	r9, r7
   19d02:	d2df      	bcs.n	19cc4 <quorem+0x68>
   19d04:	9b03      	ldr	r3, [sp, #12]
   19d06:	464e      	mov	r6, r9
   19d08:	4699      	mov	r9, r3
   19d0a:	465b      	mov	r3, fp
   19d0c:	681b      	ldr	r3, [r3, #0]
   19d0e:	4654      	mov	r4, sl
   19d10:	2b00      	cmp	r3, #0
   19d12:	d10e      	bne.n	19d32 <quorem+0xd6>
   19d14:	465b      	mov	r3, fp
   19d16:	9a01      	ldr	r2, [sp, #4]
   19d18:	3b04      	subs	r3, #4
   19d1a:	429a      	cmp	r2, r3
   19d1c:	d304      	bcc.n	19d28 <quorem+0xcc>
   19d1e:	e006      	b.n	19d2e <quorem+0xd2>
   19d20:	3b04      	subs	r3, #4
   19d22:	3c01      	subs	r4, #1
   19d24:	429a      	cmp	r2, r3
   19d26:	d202      	bcs.n	19d2e <quorem+0xd2>
   19d28:	6819      	ldr	r1, [r3, #0]
   19d2a:	2900      	cmp	r1, #0
   19d2c:	d0f8      	beq.n	19d20 <quorem+0xc4>
   19d2e:	4643      	mov	r3, r8
   19d30:	611c      	str	r4, [r3, #16]
   19d32:	9902      	ldr	r1, [sp, #8]
   19d34:	4640      	mov	r0, r8
   19d36:	f001 ff33 	bl	1bba0 <__mcmp>
   19d3a:	2800      	cmp	r0, #0
   19d3c:	db2f      	blt.n	19d9e <quorem+0x142>
   19d3e:	464f      	mov	r7, r9
   19d40:	2000      	movs	r0, #0
   19d42:	9b00      	ldr	r3, [sp, #0]
   19d44:	9d01      	ldr	r5, [sp, #4]
   19d46:	3301      	adds	r3, #1
   19d48:	9300      	str	r3, [sp, #0]
   19d4a:	682b      	ldr	r3, [r5, #0]
   19d4c:	cf02      	ldmia	r7!, {r1}
   19d4e:	041a      	lsls	r2, r3, #16
   19d50:	0c12      	lsrs	r2, r2, #16
   19d52:	1810      	adds	r0, r2, r0
   19d54:	040a      	lsls	r2, r1, #16
   19d56:	0c12      	lsrs	r2, r2, #16
   19d58:	1a82      	subs	r2, r0, r2
   19d5a:	0c09      	lsrs	r1, r1, #16
   19d5c:	0c1b      	lsrs	r3, r3, #16
   19d5e:	1a5b      	subs	r3, r3, r1
   19d60:	1411      	asrs	r1, r2, #16
   19d62:	185b      	adds	r3, r3, r1
   19d64:	0412      	lsls	r2, r2, #16
   19d66:	1418      	asrs	r0, r3, #16
   19d68:	0c12      	lsrs	r2, r2, #16
   19d6a:	041b      	lsls	r3, r3, #16
   19d6c:	4313      	orrs	r3, r2
   19d6e:	c508      	stmia	r5!, {r3}
   19d70:	42be      	cmp	r6, r7
   19d72:	d2ea      	bcs.n	19d4a <quorem+0xee>
   19d74:	9901      	ldr	r1, [sp, #4]
   19d76:	00a3      	lsls	r3, r4, #2
   19d78:	468c      	mov	ip, r1
   19d7a:	4463      	add	r3, ip
   19d7c:	681a      	ldr	r2, [r3, #0]
   19d7e:	2a00      	cmp	r2, #0
   19d80:	d10d      	bne.n	19d9e <quorem+0x142>
   19d82:	3b04      	subs	r3, #4
   19d84:	000a      	movs	r2, r1
   19d86:	4299      	cmp	r1, r3
   19d88:	d304      	bcc.n	19d94 <quorem+0x138>
   19d8a:	e006      	b.n	19d9a <quorem+0x13e>
   19d8c:	3b04      	subs	r3, #4
   19d8e:	3c01      	subs	r4, #1
   19d90:	429a      	cmp	r2, r3
   19d92:	d202      	bcs.n	19d9a <quorem+0x13e>
   19d94:	6819      	ldr	r1, [r3, #0]
   19d96:	2900      	cmp	r1, #0
   19d98:	d0f8      	beq.n	19d8c <quorem+0x130>
   19d9a:	4643      	mov	r3, r8
   19d9c:	611c      	str	r4, [r3, #16]
   19d9e:	9800      	ldr	r0, [sp, #0]
   19da0:	b005      	add	sp, #20
   19da2:	bc3c      	pop	{r2, r3, r4, r5}
   19da4:	4690      	mov	r8, r2
   19da6:	4699      	mov	r9, r3
   19da8:	46a2      	mov	sl, r4
   19daa:	46ab      	mov	fp, r5
   19dac:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19dae:	46c0      	nop			; (mov r8, r8)

00019db0 <_dtoa_r>:
   19db0:	b5f0      	push	{r4, r5, r6, r7, lr}
   19db2:	4657      	mov	r7, sl
   19db4:	464e      	mov	r6, r9
   19db6:	4645      	mov	r5, r8
   19db8:	46de      	mov	lr, fp
   19dba:	b5e0      	push	{r5, r6, r7, lr}
   19dbc:	6c01      	ldr	r1, [r0, #64]	; 0x40
   19dbe:	b099      	sub	sp, #100	; 0x64
   19dc0:	4682      	mov	sl, r0
   19dc2:	001d      	movs	r5, r3
   19dc4:	0016      	movs	r6, r2
   19dc6:	001f      	movs	r7, r3
   19dc8:	2900      	cmp	r1, #0
   19dca:	d009      	beq.n	19de0 <_dtoa_r+0x30>
   19dcc:	2301      	movs	r3, #1
   19dce:	6c42      	ldr	r2, [r0, #68]	; 0x44
   19dd0:	4093      	lsls	r3, r2
   19dd2:	604a      	str	r2, [r1, #4]
   19dd4:	608b      	str	r3, [r1, #8]
   19dd6:	f001 fcd7 	bl	1b788 <_Bfree>
   19dda:	2300      	movs	r3, #0
   19ddc:	4652      	mov	r2, sl
   19dde:	6413      	str	r3, [r2, #64]	; 0x40
   19de0:	46b8      	mov	r8, r7
   19de2:	2f00      	cmp	r7, #0
   19de4:	db37      	blt.n	19e56 <_dtoa_r+0xa6>
   19de6:	2300      	movs	r3, #0
   19de8:	9a25      	ldr	r2, [sp, #148]	; 0x94
   19dea:	6013      	str	r3, [r2, #0]
   19dec:	4642      	mov	r2, r8
   19dee:	4bd6      	ldr	r3, [pc, #856]	; (1a148 <_dtoa_r+0x398>)
   19df0:	401a      	ands	r2, r3
   19df2:	429a      	cmp	r2, r3
   19df4:	d018      	beq.n	19e28 <_dtoa_r+0x78>
   19df6:	2200      	movs	r2, #0
   19df8:	2300      	movs	r3, #0
   19dfa:	0030      	movs	r0, r6
   19dfc:	0039      	movs	r1, r7
   19dfe:	f7fb fdb5 	bl	1596c <__aeabi_dcmpeq>
   19e02:	2800      	cmp	r0, #0
   19e04:	d02f      	beq.n	19e66 <_dtoa_r+0xb6>
   19e06:	2301      	movs	r3, #1
   19e08:	9a24      	ldr	r2, [sp, #144]	; 0x90
   19e0a:	6013      	str	r3, [r2, #0]
   19e0c:	9b26      	ldr	r3, [sp, #152]	; 0x98
   19e0e:	2b00      	cmp	r3, #0
   19e10:	d100      	bne.n	19e14 <_dtoa_r+0x64>
   19e12:	e22a      	b.n	1a26a <_dtoa_r+0x4ba>
   19e14:	48cd      	ldr	r0, [pc, #820]	; (1a14c <_dtoa_r+0x39c>)
   19e16:	6018      	str	r0, [r3, #0]
   19e18:	3801      	subs	r0, #1
   19e1a:	b019      	add	sp, #100	; 0x64
   19e1c:	bc3c      	pop	{r2, r3, r4, r5}
   19e1e:	4690      	mov	r8, r2
   19e20:	4699      	mov	r9, r3
   19e22:	46a2      	mov	sl, r4
   19e24:	46ab      	mov	fp, r5
   19e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19e28:	4bc9      	ldr	r3, [pc, #804]	; (1a150 <_dtoa_r+0x3a0>)
   19e2a:	9a24      	ldr	r2, [sp, #144]	; 0x90
   19e2c:	6013      	str	r3, [r2, #0]
   19e2e:	2e00      	cmp	r6, #0
   19e30:	d10b      	bne.n	19e4a <_dtoa_r+0x9a>
   19e32:	4643      	mov	r3, r8
   19e34:	0318      	lsls	r0, r3, #12
   19e36:	d108      	bne.n	19e4a <_dtoa_r+0x9a>
   19e38:	9b26      	ldr	r3, [sp, #152]	; 0x98
   19e3a:	48c6      	ldr	r0, [pc, #792]	; (1a154 <_dtoa_r+0x3a4>)
   19e3c:	2b00      	cmp	r3, #0
   19e3e:	d0ec      	beq.n	19e1a <_dtoa_r+0x6a>
   19e40:	0003      	movs	r3, r0
   19e42:	3308      	adds	r3, #8
   19e44:	9a26      	ldr	r2, [sp, #152]	; 0x98
   19e46:	6013      	str	r3, [r2, #0]
   19e48:	e7e7      	b.n	19e1a <_dtoa_r+0x6a>
   19e4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   19e4c:	48c2      	ldr	r0, [pc, #776]	; (1a158 <_dtoa_r+0x3a8>)
   19e4e:	2b00      	cmp	r3, #0
   19e50:	d0e3      	beq.n	19e1a <_dtoa_r+0x6a>
   19e52:	1cc3      	adds	r3, r0, #3
   19e54:	e7f6      	b.n	19e44 <_dtoa_r+0x94>
   19e56:	2301      	movs	r3, #1
   19e58:	9a25      	ldr	r2, [sp, #148]	; 0x94
   19e5a:	0068      	lsls	r0, r5, #1
   19e5c:	6013      	str	r3, [r2, #0]
   19e5e:	0843      	lsrs	r3, r0, #1
   19e60:	4698      	mov	r8, r3
   19e62:	001f      	movs	r7, r3
   19e64:	e7c2      	b.n	19dec <_dtoa_r+0x3c>
   19e66:	ab16      	add	r3, sp, #88	; 0x58
   19e68:	9301      	str	r3, [sp, #4]
   19e6a:	ab17      	add	r3, sp, #92	; 0x5c
   19e6c:	9300      	str	r3, [sp, #0]
   19e6e:	0032      	movs	r2, r6
   19e70:	003b      	movs	r3, r7
   19e72:	4650      	mov	r0, sl
   19e74:	f001 ff4a 	bl	1bd0c <__d2b>
   19e78:	4643      	mov	r3, r8
   19e7a:	4683      	mov	fp, r0
   19e7c:	0d1a      	lsrs	r2, r3, #20
   19e7e:	d100      	bne.n	19e82 <_dtoa_r+0xd2>
   19e80:	e1d6      	b.n	1a230 <_dtoa_r+0x480>
   19e82:	033b      	lsls	r3, r7, #12
   19e84:	4cb5      	ldr	r4, [pc, #724]	; (1a15c <_dtoa_r+0x3ac>)
   19e86:	0b1b      	lsrs	r3, r3, #12
   19e88:	431c      	orrs	r4, r3
   19e8a:	4bb5      	ldr	r3, [pc, #724]	; (1a160 <_dtoa_r+0x3b0>)
   19e8c:	0030      	movs	r0, r6
   19e8e:	4698      	mov	r8, r3
   19e90:	9b16      	ldr	r3, [sp, #88]	; 0x58
   19e92:	0021      	movs	r1, r4
   19e94:	4699      	mov	r9, r3
   19e96:	2300      	movs	r3, #0
   19e98:	4490      	add	r8, r2
   19e9a:	930f      	str	r3, [sp, #60]	; 0x3c
   19e9c:	2200      	movs	r2, #0
   19e9e:	4bb1      	ldr	r3, [pc, #708]	; (1a164 <_dtoa_r+0x3b4>)
   19ea0:	f7fb f8ae 	bl	15000 <__aeabi_dsub>
   19ea4:	4ab0      	ldr	r2, [pc, #704]	; (1a168 <_dtoa_r+0x3b8>)
   19ea6:	4bb1      	ldr	r3, [pc, #708]	; (1a16c <_dtoa_r+0x3bc>)
   19ea8:	f7fa fe2a 	bl	14b00 <__aeabi_dmul>
   19eac:	4ab0      	ldr	r2, [pc, #704]	; (1a170 <_dtoa_r+0x3c0>)
   19eae:	4bb1      	ldr	r3, [pc, #708]	; (1a174 <_dtoa_r+0x3c4>)
   19eb0:	f7f9 ffe2 	bl	13e78 <__aeabi_dadd>
   19eb4:	0004      	movs	r4, r0
   19eb6:	4640      	mov	r0, r8
   19eb8:	000d      	movs	r5, r1
   19eba:	f002 fd7d 	bl	1c9b8 <__aeabi_i2d>
   19ebe:	4aae      	ldr	r2, [pc, #696]	; (1a178 <_dtoa_r+0x3c8>)
   19ec0:	4bae      	ldr	r3, [pc, #696]	; (1a17c <_dtoa_r+0x3cc>)
   19ec2:	f7fa fe1d 	bl	14b00 <__aeabi_dmul>
   19ec6:	0002      	movs	r2, r0
   19ec8:	000b      	movs	r3, r1
   19eca:	0020      	movs	r0, r4
   19ecc:	0029      	movs	r1, r5
   19ece:	f7f9 ffd3 	bl	13e78 <__aeabi_dadd>
   19ed2:	0004      	movs	r4, r0
   19ed4:	000d      	movs	r5, r1
   19ed6:	f7fb fba9 	bl	1562c <__aeabi_d2iz>
   19eda:	2200      	movs	r2, #0
   19edc:	9003      	str	r0, [sp, #12]
   19ede:	2300      	movs	r3, #0
   19ee0:	0020      	movs	r0, r4
   19ee2:	0029      	movs	r1, r5
   19ee4:	f7fb fd48 	bl	15978 <__aeabi_dcmplt>
   19ee8:	2800      	cmp	r0, #0
   19eea:	d000      	beq.n	19eee <_dtoa_r+0x13e>
   19eec:	e2b1      	b.n	1a452 <_dtoa_r+0x6a2>
   19eee:	2301      	movs	r3, #1
   19ef0:	9c03      	ldr	r4, [sp, #12]
   19ef2:	930c      	str	r3, [sp, #48]	; 0x30
   19ef4:	2c16      	cmp	r4, #22
   19ef6:	d810      	bhi.n	19f1a <_dtoa_r+0x16a>
   19ef8:	49a1      	ldr	r1, [pc, #644]	; (1a180 <_dtoa_r+0x3d0>)
   19efa:	00e3      	lsls	r3, r4, #3
   19efc:	18c9      	adds	r1, r1, r3
   19efe:	0032      	movs	r2, r6
   19f00:	6808      	ldr	r0, [r1, #0]
   19f02:	6849      	ldr	r1, [r1, #4]
   19f04:	003b      	movs	r3, r7
   19f06:	f7fb fd4b 	bl	159a0 <__aeabi_dcmpgt>
   19f0a:	2800      	cmp	r0, #0
   19f0c:	d100      	bne.n	19f10 <_dtoa_r+0x160>
   19f0e:	e31d      	b.n	1a54c <_dtoa_r+0x79c>
   19f10:	0023      	movs	r3, r4
   19f12:	3b01      	subs	r3, #1
   19f14:	9303      	str	r3, [sp, #12]
   19f16:	2300      	movs	r3, #0
   19f18:	930c      	str	r3, [sp, #48]	; 0x30
   19f1a:	464b      	mov	r3, r9
   19f1c:	4642      	mov	r2, r8
   19f1e:	1a9a      	subs	r2, r3, r2
   19f20:	2300      	movs	r3, #0
   19f22:	9306      	str	r3, [sp, #24]
   19f24:	0013      	movs	r3, r2
   19f26:	3b01      	subs	r3, #1
   19f28:	9304      	str	r3, [sp, #16]
   19f2a:	d500      	bpl.n	19f2e <_dtoa_r+0x17e>
   19f2c:	e2a1      	b.n	1a472 <_dtoa_r+0x6c2>
   19f2e:	9b03      	ldr	r3, [sp, #12]
   19f30:	2b00      	cmp	r3, #0
   19f32:	da00      	bge.n	19f36 <_dtoa_r+0x186>
   19f34:	e284      	b.n	1a440 <_dtoa_r+0x690>
   19f36:	469c      	mov	ip, r3
   19f38:	930d      	str	r3, [sp, #52]	; 0x34
   19f3a:	2300      	movs	r3, #0
   19f3c:	9a04      	ldr	r2, [sp, #16]
   19f3e:	4699      	mov	r9, r3
   19f40:	0011      	movs	r1, r2
   19f42:	4461      	add	r1, ip
   19f44:	9104      	str	r1, [sp, #16]
   19f46:	9b22      	ldr	r3, [sp, #136]	; 0x88
   19f48:	2b09      	cmp	r3, #9
   19f4a:	d900      	bls.n	19f4e <_dtoa_r+0x19e>
   19f4c:	e18f      	b.n	1a26e <_dtoa_r+0x4be>
   19f4e:	2401      	movs	r4, #1
   19f50:	2b05      	cmp	r3, #5
   19f52:	dd02      	ble.n	19f5a <_dtoa_r+0x1aa>
   19f54:	2400      	movs	r4, #0
   19f56:	3b04      	subs	r3, #4
   19f58:	9322      	str	r3, [sp, #136]	; 0x88
   19f5a:	9b22      	ldr	r3, [sp, #136]	; 0x88
   19f5c:	2b03      	cmp	r3, #3
   19f5e:	d101      	bne.n	19f64 <_dtoa_r+0x1b4>
   19f60:	f000 fcce 	bl	1a900 <_dtoa_r+0xb50>
   19f64:	dc01      	bgt.n	19f6a <_dtoa_r+0x1ba>
   19f66:	f000 fc92 	bl	1a88e <_dtoa_r+0xade>
   19f6a:	9b22      	ldr	r3, [sp, #136]	; 0x88
   19f6c:	2b04      	cmp	r3, #4
   19f6e:	d101      	bne.n	19f74 <_dtoa_r+0x1c4>
   19f70:	f000 fc40 	bl	1a7f4 <_dtoa_r+0xa44>
   19f74:	2301      	movs	r3, #1
   19f76:	930b      	str	r3, [sp, #44]	; 0x2c
   19f78:	9b22      	ldr	r3, [sp, #136]	; 0x88
   19f7a:	2b05      	cmp	r3, #5
   19f7c:	d001      	beq.n	19f82 <_dtoa_r+0x1d2>
   19f7e:	f000 fc8b 	bl	1a898 <_dtoa_r+0xae8>
   19f82:	9a23      	ldr	r2, [sp, #140]	; 0x8c
   19f84:	9b03      	ldr	r3, [sp, #12]
   19f86:	4694      	mov	ip, r2
   19f88:	4463      	add	r3, ip
   19f8a:	930e      	str	r3, [sp, #56]	; 0x38
   19f8c:	3301      	adds	r3, #1
   19f8e:	9307      	str	r3, [sp, #28]
   19f90:	1e1d      	subs	r5, r3, #0
   19f92:	dc01      	bgt.n	19f98 <_dtoa_r+0x1e8>
   19f94:	f000 fd49 	bl	1aa2a <_dtoa_r+0xc7a>
   19f98:	9b07      	ldr	r3, [sp, #28]
   19f9a:	4698      	mov	r8, r3
   19f9c:	2300      	movs	r3, #0
   19f9e:	4652      	mov	r2, sl
   19fa0:	2100      	movs	r1, #0
   19fa2:	6453      	str	r3, [r2, #68]	; 0x44
   19fa4:	2d17      	cmp	r5, #23
   19fa6:	d90a      	bls.n	19fbe <_dtoa_r+0x20e>
   19fa8:	2201      	movs	r2, #1
   19faa:	3304      	adds	r3, #4
   19fac:	005b      	lsls	r3, r3, #1
   19fae:	0018      	movs	r0, r3
   19fb0:	3014      	adds	r0, #20
   19fb2:	0011      	movs	r1, r2
   19fb4:	3201      	adds	r2, #1
   19fb6:	4285      	cmp	r5, r0
   19fb8:	d2f8      	bcs.n	19fac <_dtoa_r+0x1fc>
   19fba:	4653      	mov	r3, sl
   19fbc:	6459      	str	r1, [r3, #68]	; 0x44
   19fbe:	4650      	mov	r0, sl
   19fc0:	f001 fbba 	bl	1b738 <_Balloc>
   19fc4:	4653      	mov	r3, sl
   19fc6:	6418      	str	r0, [r3, #64]	; 0x40
   19fc8:	4643      	mov	r3, r8
   19fca:	900a      	str	r0, [sp, #40]	; 0x28
   19fcc:	2b0e      	cmp	r3, #14
   19fce:	d900      	bls.n	19fd2 <_dtoa_r+0x222>
   19fd0:	e161      	b.n	1a296 <_dtoa_r+0x4e6>
   19fd2:	2c00      	cmp	r4, #0
   19fd4:	d100      	bne.n	19fd8 <_dtoa_r+0x228>
   19fd6:	e15e      	b.n	1a296 <_dtoa_r+0x4e6>
   19fd8:	9610      	str	r6, [sp, #64]	; 0x40
   19fda:	9711      	str	r7, [sp, #68]	; 0x44
   19fdc:	9e03      	ldr	r6, [sp, #12]
   19fde:	2e00      	cmp	r6, #0
   19fe0:	dc01      	bgt.n	19fe6 <_dtoa_r+0x236>
   19fe2:	f000 fd25 	bl	1aa30 <_dtoa_r+0xc80>
   19fe6:	0032      	movs	r2, r6
   19fe8:	210f      	movs	r1, #15
   19fea:	4b65      	ldr	r3, [pc, #404]	; (1a180 <_dtoa_r+0x3d0>)
   19fec:	400a      	ands	r2, r1
   19fee:	00d2      	lsls	r2, r2, #3
   19ff0:	189b      	adds	r3, r3, r2
   19ff2:	1136      	asrs	r6, r6, #4
   19ff4:	681c      	ldr	r4, [r3, #0]
   19ff6:	685d      	ldr	r5, [r3, #4]
   19ff8:	06f3      	lsls	r3, r6, #27
   19ffa:	d401      	bmi.n	1a000 <_dtoa_r+0x250>
   19ffc:	f000 fcca 	bl	1a994 <_dtoa_r+0xbe4>
   1a000:	4b60      	ldr	r3, [pc, #384]	; (1a184 <_dtoa_r+0x3d4>)
   1a002:	400e      	ands	r6, r1
   1a004:	6a1a      	ldr	r2, [r3, #32]
   1a006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1a008:	9810      	ldr	r0, [sp, #64]	; 0x40
   1a00a:	9911      	ldr	r1, [sp, #68]	; 0x44
   1a00c:	f7fa fa44 	bl	14498 <__aeabi_ddiv>
   1a010:	2303      	movs	r3, #3
   1a012:	4698      	mov	r8, r3
   1a014:	9008      	str	r0, [sp, #32]
   1a016:	9109      	str	r1, [sp, #36]	; 0x24
   1a018:	2e00      	cmp	r6, #0
   1a01a:	d011      	beq.n	1a040 <_dtoa_r+0x290>
   1a01c:	4f59      	ldr	r7, [pc, #356]	; (1a184 <_dtoa_r+0x3d4>)
   1a01e:	2301      	movs	r3, #1
   1a020:	4233      	tst	r3, r6
   1a022:	d009      	beq.n	1a038 <_dtoa_r+0x288>
   1a024:	469c      	mov	ip, r3
   1a026:	683a      	ldr	r2, [r7, #0]
   1a028:	687b      	ldr	r3, [r7, #4]
   1a02a:	0020      	movs	r0, r4
   1a02c:	0029      	movs	r1, r5
   1a02e:	44e0      	add	r8, ip
   1a030:	f7fa fd66 	bl	14b00 <__aeabi_dmul>
   1a034:	0004      	movs	r4, r0
   1a036:	000d      	movs	r5, r1
   1a038:	1076      	asrs	r6, r6, #1
   1a03a:	3708      	adds	r7, #8
   1a03c:	2e00      	cmp	r6, #0
   1a03e:	d1ee      	bne.n	1a01e <_dtoa_r+0x26e>
   1a040:	0022      	movs	r2, r4
   1a042:	9808      	ldr	r0, [sp, #32]
   1a044:	9909      	ldr	r1, [sp, #36]	; 0x24
   1a046:	002b      	movs	r3, r5
   1a048:	f7fa fa26 	bl	14498 <__aeabi_ddiv>
   1a04c:	0006      	movs	r6, r0
   1a04e:	000f      	movs	r7, r1
   1a050:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1a052:	2b00      	cmp	r3, #0
   1a054:	d009      	beq.n	1a06a <_dtoa_r+0x2ba>
   1a056:	2200      	movs	r2, #0
   1a058:	4b40      	ldr	r3, [pc, #256]	; (1a15c <_dtoa_r+0x3ac>)
   1a05a:	0030      	movs	r0, r6
   1a05c:	0039      	movs	r1, r7
   1a05e:	f7fb fc8b 	bl	15978 <__aeabi_dcmplt>
   1a062:	2800      	cmp	r0, #0
   1a064:	d001      	beq.n	1a06a <_dtoa_r+0x2ba>
   1a066:	f000 fdc2 	bl	1abee <_dtoa_r+0xe3e>
   1a06a:	4640      	mov	r0, r8
   1a06c:	f002 fca4 	bl	1c9b8 <__aeabi_i2d>
   1a070:	0032      	movs	r2, r6
   1a072:	003b      	movs	r3, r7
   1a074:	f7fa fd44 	bl	14b00 <__aeabi_dmul>
   1a078:	2200      	movs	r2, #0
   1a07a:	4b43      	ldr	r3, [pc, #268]	; (1a188 <_dtoa_r+0x3d8>)
   1a07c:	f7f9 fefc 	bl	13e78 <__aeabi_dadd>
   1a080:	4a42      	ldr	r2, [pc, #264]	; (1a18c <_dtoa_r+0x3dc>)
   1a082:	000b      	movs	r3, r1
   1a084:	4694      	mov	ip, r2
   1a086:	4463      	add	r3, ip
   1a088:	9008      	str	r0, [sp, #32]
   1a08a:	9109      	str	r1, [sp, #36]	; 0x24
   1a08c:	9309      	str	r3, [sp, #36]	; 0x24
   1a08e:	9b07      	ldr	r3, [sp, #28]
   1a090:	2b00      	cmp	r3, #0
   1a092:	d101      	bne.n	1a098 <_dtoa_r+0x2e8>
   1a094:	f000 fc50 	bl	1a938 <_dtoa_r+0xb88>
   1a098:	9b03      	ldr	r3, [sp, #12]
   1a09a:	9313      	str	r3, [sp, #76]	; 0x4c
   1a09c:	9b07      	ldr	r3, [sp, #28]
   1a09e:	9312      	str	r3, [sp, #72]	; 0x48
   1a0a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1a0a2:	2b00      	cmp	r3, #0
   1a0a4:	d101      	bne.n	1a0aa <_dtoa_r+0x2fa>
   1a0a6:	f000 fd1d 	bl	1aae4 <_dtoa_r+0xd34>
   1a0aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1a0ac:	2000      	movs	r0, #0
   1a0ae:	1e5a      	subs	r2, r3, #1
   1a0b0:	4b33      	ldr	r3, [pc, #204]	; (1a180 <_dtoa_r+0x3d0>)
   1a0b2:	00d2      	lsls	r2, r2, #3
   1a0b4:	189b      	adds	r3, r3, r2
   1a0b6:	681a      	ldr	r2, [r3, #0]
   1a0b8:	685b      	ldr	r3, [r3, #4]
   1a0ba:	4935      	ldr	r1, [pc, #212]	; (1a190 <_dtoa_r+0x3e0>)
   1a0bc:	f7fa f9ec 	bl	14498 <__aeabi_ddiv>
   1a0c0:	9a08      	ldr	r2, [sp, #32]
   1a0c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1a0c4:	f7fa ff9c 	bl	15000 <__aeabi_dsub>
   1a0c8:	9008      	str	r0, [sp, #32]
   1a0ca:	9109      	str	r1, [sp, #36]	; 0x24
   1a0cc:	0039      	movs	r1, r7
   1a0ce:	0030      	movs	r0, r6
   1a0d0:	f7fb faac 	bl	1562c <__aeabi_d2iz>
   1a0d4:	0004      	movs	r4, r0
   1a0d6:	f002 fc6f 	bl	1c9b8 <__aeabi_i2d>
   1a0da:	0002      	movs	r2, r0
   1a0dc:	000b      	movs	r3, r1
   1a0de:	0030      	movs	r0, r6
   1a0e0:	0039      	movs	r1, r7
   1a0e2:	f7fa ff8d 	bl	15000 <__aeabi_dsub>
   1a0e6:	0005      	movs	r5, r0
   1a0e8:	000e      	movs	r6, r1
   1a0ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1a0ec:	3430      	adds	r4, #48	; 0x30
   1a0ee:	1c51      	adds	r1, r2, #1
   1a0f0:	b2e7      	uxtb	r7, r4
   1a0f2:	9114      	str	r1, [sp, #80]	; 0x50
   1a0f4:	7017      	strb	r7, [r2, #0]
   1a0f6:	0033      	movs	r3, r6
   1a0f8:	9808      	ldr	r0, [sp, #32]
   1a0fa:	9909      	ldr	r1, [sp, #36]	; 0x24
   1a0fc:	002a      	movs	r2, r5
   1a0fe:	f7fb fc4f 	bl	159a0 <__aeabi_dcmpgt>
   1a102:	2800      	cmp	r0, #0
   1a104:	d001      	beq.n	1a10a <_dtoa_r+0x35a>
   1a106:	f000 fdfe 	bl	1ad06 <_dtoa_r+0xf56>
   1a10a:	002a      	movs	r2, r5
   1a10c:	0033      	movs	r3, r6
   1a10e:	2000      	movs	r0, #0
   1a110:	4912      	ldr	r1, [pc, #72]	; (1a15c <_dtoa_r+0x3ac>)
   1a112:	f7fa ff75 	bl	15000 <__aeabi_dsub>
   1a116:	0002      	movs	r2, r0
   1a118:	000b      	movs	r3, r1
   1a11a:	9808      	ldr	r0, [sp, #32]
   1a11c:	9909      	ldr	r1, [sp, #36]	; 0x24
   1a11e:	f7fb fc3f 	bl	159a0 <__aeabi_dcmpgt>
   1a122:	2800      	cmp	r0, #0
   1a124:	d001      	beq.n	1a12a <_dtoa_r+0x37a>
   1a126:	f000 fde7 	bl	1acf8 <_dtoa_r+0xf48>
   1a12a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1a12c:	2b01      	cmp	r3, #1
   1a12e:	d101      	bne.n	1a134 <_dtoa_r+0x384>
   1a130:	f000 fc78 	bl	1aa24 <_dtoa_r+0xc74>
   1a134:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1a136:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1a138:	4694      	mov	ip, r2
   1a13a:	4463      	add	r3, ip
   1a13c:	4698      	mov	r8, r3
   1a13e:	464b      	mov	r3, r9
   1a140:	9312      	str	r3, [sp, #72]	; 0x48
   1a142:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1a144:	4699      	mov	r9, r3
   1a146:	e038      	b.n	1a1ba <_dtoa_r+0x40a>
   1a148:	7ff00000 	.word	0x7ff00000
   1a14c:	0001e979 	.word	0x0001e979
   1a150:	0000270f 	.word	0x0000270f
   1a154:	0001ec24 	.word	0x0001ec24
   1a158:	0001ec30 	.word	0x0001ec30
   1a15c:	3ff00000 	.word	0x3ff00000
   1a160:	fffffc01 	.word	0xfffffc01
   1a164:	3ff80000 	.word	0x3ff80000
   1a168:	636f4361 	.word	0x636f4361
   1a16c:	3fd287a7 	.word	0x3fd287a7
   1a170:	8b60c8b3 	.word	0x8b60c8b3
   1a174:	3fc68a28 	.word	0x3fc68a28
   1a178:	509f79fb 	.word	0x509f79fb
   1a17c:	3fd34413 	.word	0x3fd34413
   1a180:	0001ec60 	.word	0x0001ec60
   1a184:	0001ec38 	.word	0x0001ec38
   1a188:	401c0000 	.word	0x401c0000
   1a18c:	fcc00000 	.word	0xfcc00000
   1a190:	3fe00000 	.word	0x3fe00000
   1a194:	002a      	movs	r2, r5
   1a196:	0033      	movs	r3, r6
   1a198:	2000      	movs	r0, #0
   1a19a:	49b9      	ldr	r1, [pc, #740]	; (1a480 <_dtoa_r+0x6d0>)
   1a19c:	f7fa ff30 	bl	15000 <__aeabi_dsub>
   1a1a0:	9a08      	ldr	r2, [sp, #32]
   1a1a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1a1a4:	f7fb fbe8 	bl	15978 <__aeabi_dcmplt>
   1a1a8:	2800      	cmp	r0, #0
   1a1aa:	d001      	beq.n	1a1b0 <_dtoa_r+0x400>
   1a1ac:	f000 fd74 	bl	1ac98 <_dtoa_r+0xee8>
   1a1b0:	46a1      	mov	r9, r4
   1a1b2:	4544      	cmp	r4, r8
   1a1b4:	d101      	bne.n	1a1ba <_dtoa_r+0x40a>
   1a1b6:	f000 fc33 	bl	1aa20 <_dtoa_r+0xc70>
   1a1ba:	9808      	ldr	r0, [sp, #32]
   1a1bc:	9909      	ldr	r1, [sp, #36]	; 0x24
   1a1be:	2200      	movs	r2, #0
   1a1c0:	4bb0      	ldr	r3, [pc, #704]	; (1a484 <_dtoa_r+0x6d4>)
   1a1c2:	f7fa fc9d 	bl	14b00 <__aeabi_dmul>
   1a1c6:	2200      	movs	r2, #0
   1a1c8:	4bae      	ldr	r3, [pc, #696]	; (1a484 <_dtoa_r+0x6d4>)
   1a1ca:	9008      	str	r0, [sp, #32]
   1a1cc:	9109      	str	r1, [sp, #36]	; 0x24
   1a1ce:	0028      	movs	r0, r5
   1a1d0:	0031      	movs	r1, r6
   1a1d2:	f7fa fc95 	bl	14b00 <__aeabi_dmul>
   1a1d6:	000d      	movs	r5, r1
   1a1d8:	0004      	movs	r4, r0
   1a1da:	f7fb fa27 	bl	1562c <__aeabi_d2iz>
   1a1de:	0007      	movs	r7, r0
   1a1e0:	f002 fbea 	bl	1c9b8 <__aeabi_i2d>
   1a1e4:	0002      	movs	r2, r0
   1a1e6:	000b      	movs	r3, r1
   1a1e8:	0020      	movs	r0, r4
   1a1ea:	0029      	movs	r1, r5
   1a1ec:	f7fa ff08 	bl	15000 <__aeabi_dsub>
   1a1f0:	464b      	mov	r3, r9
   1a1f2:	3730      	adds	r7, #48	; 0x30
   1a1f4:	b2ff      	uxtb	r7, r7
   1a1f6:	1c5c      	adds	r4, r3, #1
   1a1f8:	701f      	strb	r7, [r3, #0]
   1a1fa:	9a08      	ldr	r2, [sp, #32]
   1a1fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1a1fe:	0005      	movs	r5, r0
   1a200:	000e      	movs	r6, r1
   1a202:	f7fb fbb9 	bl	15978 <__aeabi_dcmplt>
   1a206:	2800      	cmp	r0, #0
   1a208:	d0c4      	beq.n	1a194 <_dtoa_r+0x3e4>
   1a20a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1a20c:	9303      	str	r3, [sp, #12]
   1a20e:	4659      	mov	r1, fp
   1a210:	4650      	mov	r0, sl
   1a212:	f001 fab9 	bl	1b788 <_Bfree>
   1a216:	2300      	movs	r3, #0
   1a218:	7023      	strb	r3, [r4, #0]
   1a21a:	9b03      	ldr	r3, [sp, #12]
   1a21c:	9a24      	ldr	r2, [sp, #144]	; 0x90
   1a21e:	3301      	adds	r3, #1
   1a220:	6013      	str	r3, [r2, #0]
   1a222:	9b26      	ldr	r3, [sp, #152]	; 0x98
   1a224:	2b00      	cmp	r3, #0
   1a226:	d100      	bne.n	1a22a <_dtoa_r+0x47a>
   1a228:	e3a8      	b.n	1a97c <_dtoa_r+0xbcc>
   1a22a:	601c      	str	r4, [r3, #0]
   1a22c:	980a      	ldr	r0, [sp, #40]	; 0x28
   1a22e:	e5f4      	b.n	19e1a <_dtoa_r+0x6a>
   1a230:	9b16      	ldr	r3, [sp, #88]	; 0x58
   1a232:	4699      	mov	r9, r3
   1a234:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   1a236:	444b      	add	r3, r9
   1a238:	001c      	movs	r4, r3
   1a23a:	4b93      	ldr	r3, [pc, #588]	; (1a488 <_dtoa_r+0x6d8>)
   1a23c:	18e3      	adds	r3, r4, r3
   1a23e:	2b20      	cmp	r3, #32
   1a240:	dc00      	bgt.n	1a244 <_dtoa_r+0x494>
   1a242:	e17e      	b.n	1a542 <_dtoa_r+0x792>
   1a244:	0031      	movs	r1, r6
   1a246:	4a91      	ldr	r2, [pc, #580]	; (1a48c <_dtoa_r+0x6dc>)
   1a248:	4640      	mov	r0, r8
   1a24a:	18a2      	adds	r2, r4, r2
   1a24c:	40d1      	lsrs	r1, r2
   1a24e:	000a      	movs	r2, r1
   1a250:	2140      	movs	r1, #64	; 0x40
   1a252:	1acb      	subs	r3, r1, r3
   1a254:	4098      	lsls	r0, r3
   1a256:	4310      	orrs	r0, r2
   1a258:	f7fb fa1c 	bl	15694 <__aeabi_ui2d>
   1a25c:	1e63      	subs	r3, r4, #1
   1a25e:	4698      	mov	r8, r3
   1a260:	2301      	movs	r3, #1
   1a262:	4d8b      	ldr	r5, [pc, #556]	; (1a490 <_dtoa_r+0x6e0>)
   1a264:	930f      	str	r3, [sp, #60]	; 0x3c
   1a266:	1949      	adds	r1, r1, r5
   1a268:	e618      	b.n	19e9c <_dtoa_r+0xec>
   1a26a:	488a      	ldr	r0, [pc, #552]	; (1a494 <_dtoa_r+0x6e4>)
   1a26c:	e5d5      	b.n	19e1a <_dtoa_r+0x6a>
   1a26e:	2300      	movs	r3, #0
   1a270:	4652      	mov	r2, sl
   1a272:	2100      	movs	r1, #0
   1a274:	6453      	str	r3, [r2, #68]	; 0x44
   1a276:	4650      	mov	r0, sl
   1a278:	f001 fa5e 	bl	1b738 <_Balloc>
   1a27c:	4653      	mov	r3, sl
   1a27e:	6418      	str	r0, [r3, #64]	; 0x40
   1a280:	2301      	movs	r3, #1
   1a282:	425b      	negs	r3, r3
   1a284:	9307      	str	r3, [sp, #28]
   1a286:	930e      	str	r3, [sp, #56]	; 0x38
   1a288:	3302      	adds	r3, #2
   1a28a:	2200      	movs	r2, #0
   1a28c:	930b      	str	r3, [sp, #44]	; 0x2c
   1a28e:	2300      	movs	r3, #0
   1a290:	900a      	str	r0, [sp, #40]	; 0x28
   1a292:	9223      	str	r2, [sp, #140]	; 0x8c
   1a294:	9322      	str	r3, [sp, #136]	; 0x88
   1a296:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   1a298:	2b00      	cmp	r3, #0
   1a29a:	da00      	bge.n	1a29e <_dtoa_r+0x4ee>
   1a29c:	e0ab      	b.n	1a3f6 <_dtoa_r+0x646>
   1a29e:	9a03      	ldr	r2, [sp, #12]
   1a2a0:	2a0e      	cmp	r2, #14
   1a2a2:	dd00      	ble.n	1a2a6 <_dtoa_r+0x4f6>
   1a2a4:	e0a7      	b.n	1a3f6 <_dtoa_r+0x646>
   1a2a6:	4b7c      	ldr	r3, [pc, #496]	; (1a498 <_dtoa_r+0x6e8>)
   1a2a8:	00d2      	lsls	r2, r2, #3
   1a2aa:	189b      	adds	r3, r3, r2
   1a2ac:	685c      	ldr	r4, [r3, #4]
   1a2ae:	681b      	ldr	r3, [r3, #0]
   1a2b0:	9304      	str	r3, [sp, #16]
   1a2b2:	9405      	str	r4, [sp, #20]
   1a2b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   1a2b6:	2b00      	cmp	r3, #0
   1a2b8:	da00      	bge.n	1a2bc <_dtoa_r+0x50c>
   1a2ba:	e2a7      	b.n	1a80c <_dtoa_r+0xa5c>
   1a2bc:	9c04      	ldr	r4, [sp, #16]
   1a2be:	9d05      	ldr	r5, [sp, #20]
   1a2c0:	0030      	movs	r0, r6
   1a2c2:	0022      	movs	r2, r4
   1a2c4:	002b      	movs	r3, r5
   1a2c6:	0039      	movs	r1, r7
   1a2c8:	f7fa f8e6 	bl	14498 <__aeabi_ddiv>
   1a2cc:	f7fb f9ae 	bl	1562c <__aeabi_d2iz>
   1a2d0:	4680      	mov	r8, r0
   1a2d2:	f002 fb71 	bl	1c9b8 <__aeabi_i2d>
   1a2d6:	0022      	movs	r2, r4
   1a2d8:	002b      	movs	r3, r5
   1a2da:	f7fa fc11 	bl	14b00 <__aeabi_dmul>
   1a2de:	0002      	movs	r2, r0
   1a2e0:	000b      	movs	r3, r1
   1a2e2:	0030      	movs	r0, r6
   1a2e4:	0039      	movs	r1, r7
   1a2e6:	f7fa fe8b 	bl	15000 <__aeabi_dsub>
   1a2ea:	4643      	mov	r3, r8
   1a2ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1a2ee:	3330      	adds	r3, #48	; 0x30
   1a2f0:	7013      	strb	r3, [r2, #0]
   1a2f2:	9b07      	ldr	r3, [sp, #28]
   1a2f4:	0006      	movs	r6, r0
   1a2f6:	000f      	movs	r7, r1
   1a2f8:	1c54      	adds	r4, r2, #1
   1a2fa:	2b01      	cmp	r3, #1
   1a2fc:	d04e      	beq.n	1a39c <_dtoa_r+0x5ec>
   1a2fe:	2200      	movs	r2, #0
   1a300:	4b60      	ldr	r3, [pc, #384]	; (1a484 <_dtoa_r+0x6d4>)
   1a302:	f7fa fbfd 	bl	14b00 <__aeabi_dmul>
   1a306:	2200      	movs	r2, #0
   1a308:	2300      	movs	r3, #0
   1a30a:	0006      	movs	r6, r0
   1a30c:	000f      	movs	r7, r1
   1a30e:	f7fb fb2d 	bl	1596c <__aeabi_dcmpeq>
   1a312:	2800      	cmp	r0, #0
   1a314:	d000      	beq.n	1a318 <_dtoa_r+0x568>
   1a316:	e77a      	b.n	1a20e <_dtoa_r+0x45e>
   1a318:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1a31a:	9a07      	ldr	r2, [sp, #28]
   1a31c:	1c9d      	adds	r5, r3, #2
   1a31e:	469c      	mov	ip, r3
   1a320:	465b      	mov	r3, fp
   1a322:	9306      	str	r3, [sp, #24]
   1a324:	4653      	mov	r3, sl
   1a326:	4462      	add	r2, ip
   1a328:	46aa      	mov	sl, r5
   1a32a:	9c04      	ldr	r4, [sp, #16]
   1a32c:	9d05      	ldr	r5, [sp, #20]
   1a32e:	4691      	mov	r9, r2
   1a330:	9307      	str	r3, [sp, #28]
   1a332:	e00f      	b.n	1a354 <_dtoa_r+0x5a4>
   1a334:	2200      	movs	r2, #0
   1a336:	4b53      	ldr	r3, [pc, #332]	; (1a484 <_dtoa_r+0x6d4>)
   1a338:	f7fa fbe2 	bl	14b00 <__aeabi_dmul>
   1a33c:	2301      	movs	r3, #1
   1a33e:	469c      	mov	ip, r3
   1a340:	2200      	movs	r2, #0
   1a342:	2300      	movs	r3, #0
   1a344:	0006      	movs	r6, r0
   1a346:	000f      	movs	r7, r1
   1a348:	44e2      	add	sl, ip
   1a34a:	f7fb fb0f 	bl	1596c <__aeabi_dcmpeq>
   1a34e:	2800      	cmp	r0, #0
   1a350:	d000      	beq.n	1a354 <_dtoa_r+0x5a4>
   1a352:	e2d9      	b.n	1a908 <_dtoa_r+0xb58>
   1a354:	0022      	movs	r2, r4
   1a356:	002b      	movs	r3, r5
   1a358:	0030      	movs	r0, r6
   1a35a:	0039      	movs	r1, r7
   1a35c:	f7fa f89c 	bl	14498 <__aeabi_ddiv>
   1a360:	f7fb f964 	bl	1562c <__aeabi_d2iz>
   1a364:	4680      	mov	r8, r0
   1a366:	f002 fb27 	bl	1c9b8 <__aeabi_i2d>
   1a36a:	0022      	movs	r2, r4
   1a36c:	002b      	movs	r3, r5
   1a36e:	f7fa fbc7 	bl	14b00 <__aeabi_dmul>
   1a372:	0002      	movs	r2, r0
   1a374:	000b      	movs	r3, r1
   1a376:	0030      	movs	r0, r6
   1a378:	0039      	movs	r1, r7
   1a37a:	f7fa fe41 	bl	15000 <__aeabi_dsub>
   1a37e:	4653      	mov	r3, sl
   1a380:	4642      	mov	r2, r8
   1a382:	3b01      	subs	r3, #1
   1a384:	3230      	adds	r2, #48	; 0x30
   1a386:	0006      	movs	r6, r0
   1a388:	000f      	movs	r7, r1
   1a38a:	46d3      	mov	fp, sl
   1a38c:	701a      	strb	r2, [r3, #0]
   1a38e:	45d1      	cmp	r9, sl
   1a390:	d1d0      	bne.n	1a334 <_dtoa_r+0x584>
   1a392:	9b06      	ldr	r3, [sp, #24]
   1a394:	4654      	mov	r4, sl
   1a396:	469b      	mov	fp, r3
   1a398:	9b07      	ldr	r3, [sp, #28]
   1a39a:	469a      	mov	sl, r3
   1a39c:	0032      	movs	r2, r6
   1a39e:	003b      	movs	r3, r7
   1a3a0:	0030      	movs	r0, r6
   1a3a2:	0039      	movs	r1, r7
   1a3a4:	f7f9 fd68 	bl	13e78 <__aeabi_dadd>
   1a3a8:	0006      	movs	r6, r0
   1a3aa:	000f      	movs	r7, r1
   1a3ac:	0002      	movs	r2, r0
   1a3ae:	000b      	movs	r3, r1
   1a3b0:	9804      	ldr	r0, [sp, #16]
   1a3b2:	9905      	ldr	r1, [sp, #20]
   1a3b4:	f7fb fae0 	bl	15978 <__aeabi_dcmplt>
   1a3b8:	2800      	cmp	r0, #0
   1a3ba:	d10c      	bne.n	1a3d6 <_dtoa_r+0x626>
   1a3bc:	9804      	ldr	r0, [sp, #16]
   1a3be:	9905      	ldr	r1, [sp, #20]
   1a3c0:	0032      	movs	r2, r6
   1a3c2:	003b      	movs	r3, r7
   1a3c4:	f7fb fad2 	bl	1596c <__aeabi_dcmpeq>
   1a3c8:	2800      	cmp	r0, #0
   1a3ca:	d100      	bne.n	1a3ce <_dtoa_r+0x61e>
   1a3cc:	e71f      	b.n	1a20e <_dtoa_r+0x45e>
   1a3ce:	4643      	mov	r3, r8
   1a3d0:	07db      	lsls	r3, r3, #31
   1a3d2:	d400      	bmi.n	1a3d6 <_dtoa_r+0x626>
   1a3d4:	e71b      	b.n	1a20e <_dtoa_r+0x45e>
   1a3d6:	1e65      	subs	r5, r4, #1
   1a3d8:	782f      	ldrb	r7, [r5, #0]
   1a3da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1a3dc:	e006      	b.n	1a3ec <_dtoa_r+0x63c>
   1a3de:	429d      	cmp	r5, r3
   1a3e0:	d100      	bne.n	1a3e4 <_dtoa_r+0x634>
   1a3e2:	e351      	b.n	1aa88 <_dtoa_r+0xcd8>
   1a3e4:	3c02      	subs	r4, #2
   1a3e6:	7827      	ldrb	r7, [r4, #0]
   1a3e8:	002c      	movs	r4, r5
   1a3ea:	3d01      	subs	r5, #1
   1a3ec:	2f39      	cmp	r7, #57	; 0x39
   1a3ee:	d0f6      	beq.n	1a3de <_dtoa_r+0x62e>
   1a3f0:	3701      	adds	r7, #1
   1a3f2:	702f      	strb	r7, [r5, #0]
   1a3f4:	e70b      	b.n	1a20e <_dtoa_r+0x45e>
   1a3f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   1a3f8:	2a00      	cmp	r2, #0
   1a3fa:	d04f      	beq.n	1a49c <_dtoa_r+0x6ec>
   1a3fc:	9a22      	ldr	r2, [sp, #136]	; 0x88
   1a3fe:	2a01      	cmp	r2, #1
   1a400:	dc00      	bgt.n	1a404 <_dtoa_r+0x654>
   1a402:	e22c      	b.n	1a85e <_dtoa_r+0xaae>
   1a404:	9b07      	ldr	r3, [sp, #28]
   1a406:	1e5c      	subs	r4, r3, #1
   1a408:	464b      	mov	r3, r9
   1a40a:	45a1      	cmp	r9, r4
   1a40c:	da00      	bge.n	1a410 <_dtoa_r+0x660>
   1a40e:	e2b8      	b.n	1a982 <_dtoa_r+0xbd2>
   1a410:	1b1c      	subs	r4, r3, r4
   1a412:	9b07      	ldr	r3, [sp, #28]
   1a414:	2b00      	cmp	r3, #0
   1a416:	da00      	bge.n	1a41a <_dtoa_r+0x66a>
   1a418:	e3d4      	b.n	1abc4 <_dtoa_r+0xe14>
   1a41a:	9b06      	ldr	r3, [sp, #24]
   1a41c:	9308      	str	r3, [sp, #32]
   1a41e:	9b07      	ldr	r3, [sp, #28]
   1a420:	9a06      	ldr	r2, [sp, #24]
   1a422:	2101      	movs	r1, #1
   1a424:	4694      	mov	ip, r2
   1a426:	449c      	add	ip, r3
   1a428:	4662      	mov	r2, ip
   1a42a:	9206      	str	r2, [sp, #24]
   1a42c:	9a04      	ldr	r2, [sp, #16]
   1a42e:	4650      	mov	r0, sl
   1a430:	4694      	mov	ip, r2
   1a432:	449c      	add	ip, r3
   1a434:	4663      	mov	r3, ip
   1a436:	9304      	str	r3, [sp, #16]
   1a438:	f001 fa3e 	bl	1b8b8 <__i2b>
   1a43c:	4680      	mov	r8, r0
   1a43e:	e032      	b.n	1a4a6 <_dtoa_r+0x6f6>
   1a440:	9a06      	ldr	r2, [sp, #24]
   1a442:	9b03      	ldr	r3, [sp, #12]
   1a444:	1ad2      	subs	r2, r2, r3
   1a446:	425b      	negs	r3, r3
   1a448:	4699      	mov	r9, r3
   1a44a:	2300      	movs	r3, #0
   1a44c:	9206      	str	r2, [sp, #24]
   1a44e:	930d      	str	r3, [sp, #52]	; 0x34
   1a450:	e579      	b.n	19f46 <_dtoa_r+0x196>
   1a452:	9803      	ldr	r0, [sp, #12]
   1a454:	f002 fab0 	bl	1c9b8 <__aeabi_i2d>
   1a458:	000b      	movs	r3, r1
   1a45a:	0002      	movs	r2, r0
   1a45c:	0029      	movs	r1, r5
   1a45e:	0020      	movs	r0, r4
   1a460:	f7fb fa84 	bl	1596c <__aeabi_dcmpeq>
   1a464:	0002      	movs	r2, r0
   1a466:	4250      	negs	r0, r2
   1a468:	4150      	adcs	r0, r2
   1a46a:	9b03      	ldr	r3, [sp, #12]
   1a46c:	1a1b      	subs	r3, r3, r0
   1a46e:	9303      	str	r3, [sp, #12]
   1a470:	e53d      	b.n	19eee <_dtoa_r+0x13e>
   1a472:	2301      	movs	r3, #1
   1a474:	1a9b      	subs	r3, r3, r2
   1a476:	9306      	str	r3, [sp, #24]
   1a478:	2300      	movs	r3, #0
   1a47a:	9304      	str	r3, [sp, #16]
   1a47c:	e557      	b.n	19f2e <_dtoa_r+0x17e>
   1a47e:	46c0      	nop			; (mov r8, r8)
   1a480:	3ff00000 	.word	0x3ff00000
   1a484:	40240000 	.word	0x40240000
   1a488:	00000432 	.word	0x00000432
   1a48c:	00000412 	.word	0x00000412
   1a490:	fe100000 	.word	0xfe100000
   1a494:	0001e978 	.word	0x0001e978
   1a498:	0001ec60 	.word	0x0001ec60
   1a49c:	9b06      	ldr	r3, [sp, #24]
   1a49e:	464c      	mov	r4, r9
   1a4a0:	9308      	str	r3, [sp, #32]
   1a4a2:	2300      	movs	r3, #0
   1a4a4:	4698      	mov	r8, r3
   1a4a6:	9908      	ldr	r1, [sp, #32]
   1a4a8:	1e0b      	subs	r3, r1, #0
   1a4aa:	dd0e      	ble.n	1a4ca <_dtoa_r+0x71a>
   1a4ac:	9a04      	ldr	r2, [sp, #16]
   1a4ae:	2a00      	cmp	r2, #0
   1a4b0:	dd0b      	ble.n	1a4ca <_dtoa_r+0x71a>
   1a4b2:	4293      	cmp	r3, r2
   1a4b4:	dd00      	ble.n	1a4b8 <_dtoa_r+0x708>
   1a4b6:	e187      	b.n	1a7c8 <_dtoa_r+0xa18>
   1a4b8:	9a06      	ldr	r2, [sp, #24]
   1a4ba:	1ad2      	subs	r2, r2, r3
   1a4bc:	9206      	str	r2, [sp, #24]
   1a4be:	9a08      	ldr	r2, [sp, #32]
   1a4c0:	1ad2      	subs	r2, r2, r3
   1a4c2:	9208      	str	r2, [sp, #32]
   1a4c4:	9a04      	ldr	r2, [sp, #16]
   1a4c6:	1ad3      	subs	r3, r2, r3
   1a4c8:	9304      	str	r3, [sp, #16]
   1a4ca:	464b      	mov	r3, r9
   1a4cc:	2b00      	cmp	r3, #0
   1a4ce:	d01a      	beq.n	1a506 <_dtoa_r+0x756>
   1a4d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1a4d2:	2b00      	cmp	r3, #0
   1a4d4:	d100      	bne.n	1a4d8 <_dtoa_r+0x728>
   1a4d6:	e1bb      	b.n	1a850 <_dtoa_r+0xaa0>
   1a4d8:	2c00      	cmp	r4, #0
   1a4da:	dd10      	ble.n	1a4fe <_dtoa_r+0x74e>
   1a4dc:	4641      	mov	r1, r8
   1a4de:	0022      	movs	r2, r4
   1a4e0:	4650      	mov	r0, sl
   1a4e2:	f001 fa9d 	bl	1ba20 <__pow5mult>
   1a4e6:	465a      	mov	r2, fp
   1a4e8:	0001      	movs	r1, r0
   1a4ea:	4680      	mov	r8, r0
   1a4ec:	4650      	mov	r0, sl
   1a4ee:	f001 f9ed 	bl	1b8cc <__multiply>
   1a4f2:	0005      	movs	r5, r0
   1a4f4:	4659      	mov	r1, fp
   1a4f6:	4650      	mov	r0, sl
   1a4f8:	f001 f946 	bl	1b788 <_Bfree>
   1a4fc:	46ab      	mov	fp, r5
   1a4fe:	464b      	mov	r3, r9
   1a500:	1b1a      	subs	r2, r3, r4
   1a502:	d000      	beq.n	1a506 <_dtoa_r+0x756>
   1a504:	e1a5      	b.n	1a852 <_dtoa_r+0xaa2>
   1a506:	2101      	movs	r1, #1
   1a508:	4650      	mov	r0, sl
   1a50a:	f001 f9d5 	bl	1b8b8 <__i2b>
   1a50e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   1a510:	4681      	mov	r9, r0
   1a512:	2b00      	cmp	r3, #0
   1a514:	dd1d      	ble.n	1a552 <_dtoa_r+0x7a2>
   1a516:	001a      	movs	r2, r3
   1a518:	0001      	movs	r1, r0
   1a51a:	4650      	mov	r0, sl
   1a51c:	f001 fa80 	bl	1ba20 <__pow5mult>
   1a520:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1a522:	4681      	mov	r9, r0
   1a524:	2b01      	cmp	r3, #1
   1a526:	dc00      	bgt.n	1a52a <_dtoa_r+0x77a>
   1a528:	e150      	b.n	1a7cc <_dtoa_r+0xa1c>
   1a52a:	2400      	movs	r4, #0
   1a52c:	464b      	mov	r3, r9
   1a52e:	691b      	ldr	r3, [r3, #16]
   1a530:	3303      	adds	r3, #3
   1a532:	009b      	lsls	r3, r3, #2
   1a534:	444b      	add	r3, r9
   1a536:	6858      	ldr	r0, [r3, #4]
   1a538:	f001 f976 	bl	1b828 <__hi0bits>
   1a53c:	2320      	movs	r3, #32
   1a53e:	1a1b      	subs	r3, r3, r0
   1a540:	e010      	b.n	1a564 <_dtoa_r+0x7b4>
   1a542:	2220      	movs	r2, #32
   1a544:	0030      	movs	r0, r6
   1a546:	1ad3      	subs	r3, r2, r3
   1a548:	4098      	lsls	r0, r3
   1a54a:	e685      	b.n	1a258 <_dtoa_r+0x4a8>
   1a54c:	2300      	movs	r3, #0
   1a54e:	930c      	str	r3, [sp, #48]	; 0x30
   1a550:	e4e3      	b.n	19f1a <_dtoa_r+0x16a>
   1a552:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1a554:	2400      	movs	r4, #0
   1a556:	2b01      	cmp	r3, #1
   1a558:	dc00      	bgt.n	1a55c <_dtoa_r+0x7ac>
   1a55a:	e18b      	b.n	1a874 <_dtoa_r+0xac4>
   1a55c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   1a55e:	2301      	movs	r3, #1
   1a560:	2a00      	cmp	r2, #0
   1a562:	d1e3      	bne.n	1a52c <_dtoa_r+0x77c>
   1a564:	9904      	ldr	r1, [sp, #16]
   1a566:	201f      	movs	r0, #31
   1a568:	468c      	mov	ip, r1
   1a56a:	4463      	add	r3, ip
   1a56c:	4018      	ands	r0, r3
   1a56e:	d100      	bne.n	1a572 <_dtoa_r+0x7c2>
   1a570:	e0ae      	b.n	1a6d0 <_dtoa_r+0x920>
   1a572:	2320      	movs	r3, #32
   1a574:	1a1b      	subs	r3, r3, r0
   1a576:	2b04      	cmp	r3, #4
   1a578:	dc00      	bgt.n	1a57c <_dtoa_r+0x7cc>
   1a57a:	e3cc      	b.n	1ad16 <_dtoa_r+0xf66>
   1a57c:	231c      	movs	r3, #28
   1a57e:	1a18      	subs	r0, r3, r0
   1a580:	9b06      	ldr	r3, [sp, #24]
   1a582:	469c      	mov	ip, r3
   1a584:	4484      	add	ip, r0
   1a586:	4663      	mov	r3, ip
   1a588:	9306      	str	r3, [sp, #24]
   1a58a:	9b08      	ldr	r3, [sp, #32]
   1a58c:	469c      	mov	ip, r3
   1a58e:	4484      	add	ip, r0
   1a590:	4663      	mov	r3, ip
   1a592:	468c      	mov	ip, r1
   1a594:	4484      	add	ip, r0
   1a596:	9308      	str	r3, [sp, #32]
   1a598:	4663      	mov	r3, ip
   1a59a:	9304      	str	r3, [sp, #16]
   1a59c:	9b06      	ldr	r3, [sp, #24]
   1a59e:	2b00      	cmp	r3, #0
   1a5a0:	dd05      	ble.n	1a5ae <_dtoa_r+0x7fe>
   1a5a2:	4659      	mov	r1, fp
   1a5a4:	001a      	movs	r2, r3
   1a5a6:	4650      	mov	r0, sl
   1a5a8:	f001 fa9a 	bl	1bae0 <__lshift>
   1a5ac:	4683      	mov	fp, r0
   1a5ae:	9b04      	ldr	r3, [sp, #16]
   1a5b0:	2b00      	cmp	r3, #0
   1a5b2:	dd05      	ble.n	1a5c0 <_dtoa_r+0x810>
   1a5b4:	4649      	mov	r1, r9
   1a5b6:	001a      	movs	r2, r3
   1a5b8:	4650      	mov	r0, sl
   1a5ba:	f001 fa91 	bl	1bae0 <__lshift>
   1a5be:	4681      	mov	r9, r0
   1a5c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1a5c2:	2b00      	cmp	r3, #0
   1a5c4:	d000      	beq.n	1a5c8 <_dtoa_r+0x818>
   1a5c6:	e094      	b.n	1a6f2 <_dtoa_r+0x942>
   1a5c8:	9b07      	ldr	r3, [sp, #28]
   1a5ca:	2b00      	cmp	r3, #0
   1a5cc:	dc00      	bgt.n	1a5d0 <_dtoa_r+0x820>
   1a5ce:	e175      	b.n	1a8bc <_dtoa_r+0xb0c>
   1a5d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1a5d2:	2b00      	cmp	r3, #0
   1a5d4:	d100      	bne.n	1a5d8 <_dtoa_r+0x828>
   1a5d6:	e0a6      	b.n	1a726 <_dtoa_r+0x976>
   1a5d8:	9b08      	ldr	r3, [sp, #32]
   1a5da:	2b00      	cmp	r3, #0
   1a5dc:	dd05      	ble.n	1a5ea <_dtoa_r+0x83a>
   1a5de:	4641      	mov	r1, r8
   1a5e0:	001a      	movs	r2, r3
   1a5e2:	4650      	mov	r0, sl
   1a5e4:	f001 fa7c 	bl	1bae0 <__lshift>
   1a5e8:	4680      	mov	r8, r0
   1a5ea:	4643      	mov	r3, r8
   1a5ec:	930c      	str	r3, [sp, #48]	; 0x30
   1a5ee:	2c00      	cmp	r4, #0
   1a5f0:	d000      	beq.n	1a5f4 <_dtoa_r+0x844>
   1a5f2:	e250      	b.n	1aa96 <_dtoa_r+0xce6>
   1a5f4:	9c07      	ldr	r4, [sp, #28]
   1a5f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1a5f8:	3c01      	subs	r4, #1
   1a5fa:	0023      	movs	r3, r4
   1a5fc:	4694      	mov	ip, r2
   1a5fe:	4463      	add	r3, ip
   1a600:	9308      	str	r3, [sp, #32]
   1a602:	2301      	movs	r3, #1
   1a604:	4033      	ands	r3, r6
   1a606:	9307      	str	r3, [sp, #28]
   1a608:	464b      	mov	r3, r9
   1a60a:	9306      	str	r3, [sp, #24]
   1a60c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1a60e:	4657      	mov	r7, sl
   1a610:	4645      	mov	r5, r8
   1a612:	465e      	mov	r6, fp
   1a614:	4692      	mov	sl, r2
   1a616:	4698      	mov	r8, r3
   1a618:	9b06      	ldr	r3, [sp, #24]
   1a61a:	0030      	movs	r0, r6
   1a61c:	0019      	movs	r1, r3
   1a61e:	4699      	mov	r9, r3
   1a620:	f7ff fb1c 	bl	19c5c <quorem>
   1a624:	0003      	movs	r3, r0
   1a626:	900b      	str	r0, [sp, #44]	; 0x2c
   1a628:	3330      	adds	r3, #48	; 0x30
   1a62a:	0029      	movs	r1, r5
   1a62c:	0030      	movs	r0, r6
   1a62e:	9304      	str	r3, [sp, #16]
   1a630:	f001 fab6 	bl	1bba0 <__mcmp>
   1a634:	4649      	mov	r1, r9
   1a636:	0004      	movs	r4, r0
   1a638:	4642      	mov	r2, r8
   1a63a:	0038      	movs	r0, r7
   1a63c:	f001 faca 	bl	1bbd4 <__mdiff>
   1a640:	68c3      	ldr	r3, [r0, #12]
   1a642:	4681      	mov	r9, r0
   1a644:	2b00      	cmp	r3, #0
   1a646:	d000      	beq.n	1a64a <_dtoa_r+0x89a>
   1a648:	e11e      	b.n	1a888 <_dtoa_r+0xad8>
   1a64a:	0001      	movs	r1, r0
   1a64c:	0030      	movs	r0, r6
   1a64e:	f001 faa7 	bl	1bba0 <__mcmp>
   1a652:	4683      	mov	fp, r0
   1a654:	4649      	mov	r1, r9
   1a656:	0038      	movs	r0, r7
   1a658:	f001 f896 	bl	1b788 <_Bfree>
   1a65c:	465b      	mov	r3, fp
   1a65e:	9a22      	ldr	r2, [sp, #136]	; 0x88
   1a660:	4313      	orrs	r3, r2
   1a662:	d103      	bne.n	1a66c <_dtoa_r+0x8bc>
   1a664:	9b07      	ldr	r3, [sp, #28]
   1a666:	2b00      	cmp	r3, #0
   1a668:	d100      	bne.n	1a66c <_dtoa_r+0x8bc>
   1a66a:	e306      	b.n	1ac7a <_dtoa_r+0xeca>
   1a66c:	2c00      	cmp	r4, #0
   1a66e:	da00      	bge.n	1a672 <_dtoa_r+0x8c2>
   1a670:	e1a8      	b.n	1a9c4 <_dtoa_r+0xc14>
   1a672:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1a674:	431c      	orrs	r4, r3
   1a676:	d103      	bne.n	1a680 <_dtoa_r+0x8d0>
   1a678:	9b07      	ldr	r3, [sp, #28]
   1a67a:	2b00      	cmp	r3, #0
   1a67c:	d100      	bne.n	1a680 <_dtoa_r+0x8d0>
   1a67e:	e1a1      	b.n	1a9c4 <_dtoa_r+0xc14>
   1a680:	465b      	mov	r3, fp
   1a682:	2b00      	cmp	r3, #0
   1a684:	dd00      	ble.n	1a688 <_dtoa_r+0x8d8>
   1a686:	e282      	b.n	1ab8e <_dtoa_r+0xdde>
   1a688:	4669      	mov	r1, sp
   1a68a:	4652      	mov	r2, sl
   1a68c:	4653      	mov	r3, sl
   1a68e:	7c09      	ldrb	r1, [r1, #16]
   1a690:	1c5c      	adds	r4, r3, #1
   1a692:	7011      	strb	r1, [r2, #0]
   1a694:	9a08      	ldr	r2, [sp, #32]
   1a696:	4552      	cmp	r2, sl
   1a698:	d100      	bne.n	1a69c <_dtoa_r+0x8ec>
   1a69a:	e28a      	b.n	1abb2 <_dtoa_r+0xe02>
   1a69c:	0031      	movs	r1, r6
   1a69e:	2300      	movs	r3, #0
   1a6a0:	220a      	movs	r2, #10
   1a6a2:	0038      	movs	r0, r7
   1a6a4:	f001 f87a 	bl	1b79c <__multadd>
   1a6a8:	2300      	movs	r3, #0
   1a6aa:	0006      	movs	r6, r0
   1a6ac:	220a      	movs	r2, #10
   1a6ae:	0029      	movs	r1, r5
   1a6b0:	0038      	movs	r0, r7
   1a6b2:	4545      	cmp	r5, r8
   1a6b4:	d100      	bne.n	1a6b8 <_dtoa_r+0x908>
   1a6b6:	e0e1      	b.n	1a87c <_dtoa_r+0xacc>
   1a6b8:	f001 f870 	bl	1b79c <__multadd>
   1a6bc:	4641      	mov	r1, r8
   1a6be:	0005      	movs	r5, r0
   1a6c0:	2300      	movs	r3, #0
   1a6c2:	220a      	movs	r2, #10
   1a6c4:	0038      	movs	r0, r7
   1a6c6:	f001 f869 	bl	1b79c <__multadd>
   1a6ca:	46a2      	mov	sl, r4
   1a6cc:	4680      	mov	r8, r0
   1a6ce:	e7a3      	b.n	1a618 <_dtoa_r+0x868>
   1a6d0:	201c      	movs	r0, #28
   1a6d2:	9b06      	ldr	r3, [sp, #24]
   1a6d4:	469c      	mov	ip, r3
   1a6d6:	4484      	add	ip, r0
   1a6d8:	4663      	mov	r3, ip
   1a6da:	9306      	str	r3, [sp, #24]
   1a6dc:	9b08      	ldr	r3, [sp, #32]
   1a6de:	469c      	mov	ip, r3
   1a6e0:	4484      	add	ip, r0
   1a6e2:	4663      	mov	r3, ip
   1a6e4:	9308      	str	r3, [sp, #32]
   1a6e6:	9b04      	ldr	r3, [sp, #16]
   1a6e8:	469c      	mov	ip, r3
   1a6ea:	4484      	add	ip, r0
   1a6ec:	4663      	mov	r3, ip
   1a6ee:	9304      	str	r3, [sp, #16]
   1a6f0:	e754      	b.n	1a59c <_dtoa_r+0x7ec>
   1a6f2:	4649      	mov	r1, r9
   1a6f4:	4658      	mov	r0, fp
   1a6f6:	f001 fa53 	bl	1bba0 <__mcmp>
   1a6fa:	2800      	cmp	r0, #0
   1a6fc:	db00      	blt.n	1a700 <_dtoa_r+0x950>
   1a6fe:	e763      	b.n	1a5c8 <_dtoa_r+0x818>
   1a700:	9b03      	ldr	r3, [sp, #12]
   1a702:	4659      	mov	r1, fp
   1a704:	3b01      	subs	r3, #1
   1a706:	9303      	str	r3, [sp, #12]
   1a708:	220a      	movs	r2, #10
   1a70a:	2300      	movs	r3, #0
   1a70c:	4650      	mov	r0, sl
   1a70e:	f001 f845 	bl	1b79c <__multadd>
   1a712:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1a714:	4683      	mov	fp, r0
   1a716:	2b00      	cmp	r3, #0
   1a718:	d000      	beq.n	1a71c <_dtoa_r+0x96c>
   1a71a:	e2ca      	b.n	1acb2 <_dtoa_r+0xf02>
   1a71c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1a71e:	2b00      	cmp	r3, #0
   1a720:	dc00      	bgt.n	1a724 <_dtoa_r+0x974>
   1a722:	e2d8      	b.n	1acd6 <_dtoa_r+0xf26>
   1a724:	9307      	str	r3, [sp, #28]
   1a726:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1a728:	465d      	mov	r5, fp
   1a72a:	2400      	movs	r4, #0
   1a72c:	9f07      	ldr	r7, [sp, #28]
   1a72e:	469b      	mov	fp, r3
   1a730:	e006      	b.n	1a740 <_dtoa_r+0x990>
   1a732:	0029      	movs	r1, r5
   1a734:	2300      	movs	r3, #0
   1a736:	220a      	movs	r2, #10
   1a738:	4650      	mov	r0, sl
   1a73a:	f001 f82f 	bl	1b79c <__multadd>
   1a73e:	0005      	movs	r5, r0
   1a740:	4649      	mov	r1, r9
   1a742:	0028      	movs	r0, r5
   1a744:	f7ff fa8a 	bl	19c5c <quorem>
   1a748:	465b      	mov	r3, fp
   1a74a:	3030      	adds	r0, #48	; 0x30
   1a74c:	5518      	strb	r0, [r3, r4]
   1a74e:	3401      	adds	r4, #1
   1a750:	42bc      	cmp	r4, r7
   1a752:	dbee      	blt.n	1a732 <_dtoa_r+0x982>
   1a754:	46ab      	mov	fp, r5
   1a756:	0006      	movs	r6, r0
   1a758:	9c07      	ldr	r4, [sp, #28]
   1a75a:	2c00      	cmp	r4, #0
   1a75c:	dc00      	bgt.n	1a760 <_dtoa_r+0x9b0>
   1a75e:	e237      	b.n	1abd0 <_dtoa_r+0xe20>
   1a760:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1a762:	2700      	movs	r7, #0
   1a764:	469c      	mov	ip, r3
   1a766:	4464      	add	r4, ip
   1a768:	4659      	mov	r1, fp
   1a76a:	2201      	movs	r2, #1
   1a76c:	4650      	mov	r0, sl
   1a76e:	f001 f9b7 	bl	1bae0 <__lshift>
   1a772:	4649      	mov	r1, r9
   1a774:	4683      	mov	fp, r0
   1a776:	f001 fa13 	bl	1bba0 <__mcmp>
   1a77a:	2800      	cmp	r0, #0
   1a77c:	dc00      	bgt.n	1a780 <_dtoa_r+0x9d0>
   1a77e:	e144      	b.n	1aa0a <_dtoa_r+0xc5a>
   1a780:	1e65      	subs	r5, r4, #1
   1a782:	782b      	ldrb	r3, [r5, #0]
   1a784:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1a786:	e006      	b.n	1a796 <_dtoa_r+0x9e6>
   1a788:	4295      	cmp	r5, r2
   1a78a:	d100      	bne.n	1a78e <_dtoa_r+0x9de>
   1a78c:	e0b1      	b.n	1a8f2 <_dtoa_r+0xb42>
   1a78e:	3c02      	subs	r4, #2
   1a790:	7823      	ldrb	r3, [r4, #0]
   1a792:	002c      	movs	r4, r5
   1a794:	3d01      	subs	r5, #1
   1a796:	2b39      	cmp	r3, #57	; 0x39
   1a798:	d0f6      	beq.n	1a788 <_dtoa_r+0x9d8>
   1a79a:	3301      	adds	r3, #1
   1a79c:	702b      	strb	r3, [r5, #0]
   1a79e:	4649      	mov	r1, r9
   1a7a0:	4650      	mov	r0, sl
   1a7a2:	f000 fff1 	bl	1b788 <_Bfree>
   1a7a6:	4643      	mov	r3, r8
   1a7a8:	2b00      	cmp	r3, #0
   1a7aa:	d100      	bne.n	1a7ae <_dtoa_r+0x9fe>
   1a7ac:	e52f      	b.n	1a20e <_dtoa_r+0x45e>
   1a7ae:	2f00      	cmp	r7, #0
   1a7b0:	d005      	beq.n	1a7be <_dtoa_r+0xa0e>
   1a7b2:	4547      	cmp	r7, r8
   1a7b4:	d003      	beq.n	1a7be <_dtoa_r+0xa0e>
   1a7b6:	0039      	movs	r1, r7
   1a7b8:	4650      	mov	r0, sl
   1a7ba:	f000 ffe5 	bl	1b788 <_Bfree>
   1a7be:	4641      	mov	r1, r8
   1a7c0:	4650      	mov	r0, sl
   1a7c2:	f000 ffe1 	bl	1b788 <_Bfree>
   1a7c6:	e522      	b.n	1a20e <_dtoa_r+0x45e>
   1a7c8:	0013      	movs	r3, r2
   1a7ca:	e675      	b.n	1a4b8 <_dtoa_r+0x708>
   1a7cc:	2e00      	cmp	r6, #0
   1a7ce:	d000      	beq.n	1a7d2 <_dtoa_r+0xa22>
   1a7d0:	e6ab      	b.n	1a52a <_dtoa_r+0x77a>
   1a7d2:	033b      	lsls	r3, r7, #12
   1a7d4:	2400      	movs	r4, #0
   1a7d6:	2b00      	cmp	r3, #0
   1a7d8:	d000      	beq.n	1a7dc <_dtoa_r+0xa2c>
   1a7da:	e6bf      	b.n	1a55c <_dtoa_r+0x7ac>
   1a7dc:	4bba      	ldr	r3, [pc, #744]	; (1aac8 <_dtoa_r+0xd18>)
   1a7de:	423b      	tst	r3, r7
   1a7e0:	d100      	bne.n	1a7e4 <_dtoa_r+0xa34>
   1a7e2:	e6bb      	b.n	1a55c <_dtoa_r+0x7ac>
   1a7e4:	9b06      	ldr	r3, [sp, #24]
   1a7e6:	3401      	adds	r4, #1
   1a7e8:	3301      	adds	r3, #1
   1a7ea:	9306      	str	r3, [sp, #24]
   1a7ec:	9b04      	ldr	r3, [sp, #16]
   1a7ee:	3301      	adds	r3, #1
   1a7f0:	9304      	str	r3, [sp, #16]
   1a7f2:	e6b3      	b.n	1a55c <_dtoa_r+0x7ac>
   1a7f4:	2301      	movs	r3, #1
   1a7f6:	930b      	str	r3, [sp, #44]	; 0x2c
   1a7f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   1a7fa:	2b00      	cmp	r3, #0
   1a7fc:	dc00      	bgt.n	1a800 <_dtoa_r+0xa50>
   1a7fe:	e0d1      	b.n	1a9a4 <_dtoa_r+0xbf4>
   1a800:	001d      	movs	r5, r3
   1a802:	4698      	mov	r8, r3
   1a804:	930e      	str	r3, [sp, #56]	; 0x38
   1a806:	9307      	str	r3, [sp, #28]
   1a808:	f7ff fbc8 	bl	19f9c <_dtoa_r+0x1ec>
   1a80c:	9b07      	ldr	r3, [sp, #28]
   1a80e:	2b00      	cmp	r3, #0
   1a810:	dd00      	ble.n	1a814 <_dtoa_r+0xa64>
   1a812:	e553      	b.n	1a2bc <_dtoa_r+0x50c>
   1a814:	d000      	beq.n	1a818 <_dtoa_r+0xa68>
   1a816:	e0ad      	b.n	1a974 <_dtoa_r+0xbc4>
   1a818:	9804      	ldr	r0, [sp, #16]
   1a81a:	9905      	ldr	r1, [sp, #20]
   1a81c:	2200      	movs	r2, #0
   1a81e:	4bab      	ldr	r3, [pc, #684]	; (1aacc <_dtoa_r+0xd1c>)
   1a820:	f7fa f96e 	bl	14b00 <__aeabi_dmul>
   1a824:	003b      	movs	r3, r7
   1a826:	0032      	movs	r2, r6
   1a828:	f7fb f8c4 	bl	159b4 <__aeabi_dcmpge>
   1a82c:	2300      	movs	r3, #0
   1a82e:	4699      	mov	r9, r3
   1a830:	4698      	mov	r8, r3
   1a832:	2800      	cmp	r0, #0
   1a834:	d055      	beq.n	1a8e2 <_dtoa_r+0xb32>
   1a836:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   1a838:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   1a83a:	43db      	mvns	r3, r3
   1a83c:	9303      	str	r3, [sp, #12]
   1a83e:	4649      	mov	r1, r9
   1a840:	4650      	mov	r0, sl
   1a842:	f000 ffa1 	bl	1b788 <_Bfree>
   1a846:	4643      	mov	r3, r8
   1a848:	2b00      	cmp	r3, #0
   1a84a:	d100      	bne.n	1a84e <_dtoa_r+0xa9e>
   1a84c:	e4df      	b.n	1a20e <_dtoa_r+0x45e>
   1a84e:	e7b6      	b.n	1a7be <_dtoa_r+0xa0e>
   1a850:	464a      	mov	r2, r9
   1a852:	4659      	mov	r1, fp
   1a854:	4650      	mov	r0, sl
   1a856:	f001 f8e3 	bl	1ba20 <__pow5mult>
   1a85a:	4683      	mov	fp, r0
   1a85c:	e653      	b.n	1a506 <_dtoa_r+0x756>
   1a85e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1a860:	2a00      	cmp	r2, #0
   1a862:	d100      	bne.n	1a866 <_dtoa_r+0xab6>
   1a864:	e1b6      	b.n	1abd4 <_dtoa_r+0xe24>
   1a866:	4a9a      	ldr	r2, [pc, #616]	; (1aad0 <_dtoa_r+0xd20>)
   1a868:	464c      	mov	r4, r9
   1a86a:	4694      	mov	ip, r2
   1a86c:	9a06      	ldr	r2, [sp, #24]
   1a86e:	4463      	add	r3, ip
   1a870:	9208      	str	r2, [sp, #32]
   1a872:	e5d5      	b.n	1a420 <_dtoa_r+0x670>
   1a874:	2e00      	cmp	r6, #0
   1a876:	d000      	beq.n	1a87a <_dtoa_r+0xaca>
   1a878:	e670      	b.n	1a55c <_dtoa_r+0x7ac>
   1a87a:	e7aa      	b.n	1a7d2 <_dtoa_r+0xa22>
   1a87c:	f000 ff8e 	bl	1b79c <__multadd>
   1a880:	46a2      	mov	sl, r4
   1a882:	0005      	movs	r5, r0
   1a884:	4680      	mov	r8, r0
   1a886:	e6c7      	b.n	1a618 <_dtoa_r+0x868>
   1a888:	2301      	movs	r3, #1
   1a88a:	469b      	mov	fp, r3
   1a88c:	e6e2      	b.n	1a654 <_dtoa_r+0x8a4>
   1a88e:	2300      	movs	r3, #0
   1a890:	930b      	str	r3, [sp, #44]	; 0x2c
   1a892:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1a894:	2b02      	cmp	r3, #2
   1a896:	d0af      	beq.n	1a7f8 <_dtoa_r+0xa48>
   1a898:	2400      	movs	r4, #0
   1a89a:	4653      	mov	r3, sl
   1a89c:	0021      	movs	r1, r4
   1a89e:	645c      	str	r4, [r3, #68]	; 0x44
   1a8a0:	4650      	mov	r0, sl
   1a8a2:	f000 ff49 	bl	1b738 <_Balloc>
   1a8a6:	4653      	mov	r3, sl
   1a8a8:	6418      	str	r0, [r3, #64]	; 0x40
   1a8aa:	2301      	movs	r3, #1
   1a8ac:	425b      	negs	r3, r3
   1a8ae:	9307      	str	r3, [sp, #28]
   1a8b0:	930e      	str	r3, [sp, #56]	; 0x38
   1a8b2:	3302      	adds	r3, #2
   1a8b4:	900a      	str	r0, [sp, #40]	; 0x28
   1a8b6:	9423      	str	r4, [sp, #140]	; 0x8c
   1a8b8:	930b      	str	r3, [sp, #44]	; 0x2c
   1a8ba:	e4ec      	b.n	1a296 <_dtoa_r+0x4e6>
   1a8bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1a8be:	2b02      	cmp	r3, #2
   1a8c0:	dc00      	bgt.n	1a8c4 <_dtoa_r+0xb14>
   1a8c2:	e685      	b.n	1a5d0 <_dtoa_r+0x820>
   1a8c4:	9b07      	ldr	r3, [sp, #28]
   1a8c6:	2b00      	cmp	r3, #0
   1a8c8:	d1b5      	bne.n	1a836 <_dtoa_r+0xa86>
   1a8ca:	4649      	mov	r1, r9
   1a8cc:	2205      	movs	r2, #5
   1a8ce:	4650      	mov	r0, sl
   1a8d0:	f000 ff64 	bl	1b79c <__multadd>
   1a8d4:	4681      	mov	r9, r0
   1a8d6:	0001      	movs	r1, r0
   1a8d8:	4658      	mov	r0, fp
   1a8da:	f001 f961 	bl	1bba0 <__mcmp>
   1a8de:	2800      	cmp	r0, #0
   1a8e0:	dda9      	ble.n	1a836 <_dtoa_r+0xa86>
   1a8e2:	2331      	movs	r3, #49	; 0x31
   1a8e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1a8e6:	7013      	strb	r3, [r2, #0]
   1a8e8:	9b03      	ldr	r3, [sp, #12]
   1a8ea:	1c54      	adds	r4, r2, #1
   1a8ec:	3301      	adds	r3, #1
   1a8ee:	9303      	str	r3, [sp, #12]
   1a8f0:	e7a5      	b.n	1a83e <_dtoa_r+0xa8e>
   1a8f2:	9b03      	ldr	r3, [sp, #12]
   1a8f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1a8f6:	3301      	adds	r3, #1
   1a8f8:	9303      	str	r3, [sp, #12]
   1a8fa:	2331      	movs	r3, #49	; 0x31
   1a8fc:	7013      	strb	r3, [r2, #0]
   1a8fe:	e74e      	b.n	1a79e <_dtoa_r+0x9ee>
   1a900:	2300      	movs	r3, #0
   1a902:	930b      	str	r3, [sp, #44]	; 0x2c
   1a904:	f7ff fb3d 	bl	19f82 <_dtoa_r+0x1d2>
   1a908:	9b06      	ldr	r3, [sp, #24]
   1a90a:	465c      	mov	r4, fp
   1a90c:	469b      	mov	fp, r3
   1a90e:	9b07      	ldr	r3, [sp, #28]
   1a910:	469a      	mov	sl, r3
   1a912:	e47c      	b.n	1a20e <_dtoa_r+0x45e>
   1a914:	4640      	mov	r0, r8
   1a916:	f002 f84f 	bl	1c9b8 <__aeabi_i2d>
   1a91a:	0032      	movs	r2, r6
   1a91c:	003b      	movs	r3, r7
   1a91e:	f7fa f8ef 	bl	14b00 <__aeabi_dmul>
   1a922:	2200      	movs	r2, #0
   1a924:	4b6b      	ldr	r3, [pc, #428]	; (1aad4 <_dtoa_r+0xd24>)
   1a926:	f7f9 faa7 	bl	13e78 <__aeabi_dadd>
   1a92a:	4a6b      	ldr	r2, [pc, #428]	; (1aad8 <_dtoa_r+0xd28>)
   1a92c:	000b      	movs	r3, r1
   1a92e:	4694      	mov	ip, r2
   1a930:	4463      	add	r3, ip
   1a932:	9008      	str	r0, [sp, #32]
   1a934:	9109      	str	r1, [sp, #36]	; 0x24
   1a936:	9309      	str	r3, [sp, #36]	; 0x24
   1a938:	2200      	movs	r2, #0
   1a93a:	4b64      	ldr	r3, [pc, #400]	; (1aacc <_dtoa_r+0xd1c>)
   1a93c:	0030      	movs	r0, r6
   1a93e:	0039      	movs	r1, r7
   1a940:	f7fa fb5e 	bl	15000 <__aeabi_dsub>
   1a944:	9e08      	ldr	r6, [sp, #32]
   1a946:	9f09      	ldr	r7, [sp, #36]	; 0x24
   1a948:	0032      	movs	r2, r6
   1a94a:	003b      	movs	r3, r7
   1a94c:	0004      	movs	r4, r0
   1a94e:	000d      	movs	r5, r1
   1a950:	f7fb f826 	bl	159a0 <__aeabi_dcmpgt>
   1a954:	2800      	cmp	r0, #0
   1a956:	d000      	beq.n	1a95a <_dtoa_r+0xbaa>
   1a958:	e0b2      	b.n	1aac0 <_dtoa_r+0xd10>
   1a95a:	2080      	movs	r0, #128	; 0x80
   1a95c:	0600      	lsls	r0, r0, #24
   1a95e:	4684      	mov	ip, r0
   1a960:	0039      	movs	r1, r7
   1a962:	4461      	add	r1, ip
   1a964:	000b      	movs	r3, r1
   1a966:	0032      	movs	r2, r6
   1a968:	0020      	movs	r0, r4
   1a96a:	0029      	movs	r1, r5
   1a96c:	f7fb f804 	bl	15978 <__aeabi_dcmplt>
   1a970:	2800      	cmp	r0, #0
   1a972:	d057      	beq.n	1aa24 <_dtoa_r+0xc74>
   1a974:	2300      	movs	r3, #0
   1a976:	4699      	mov	r9, r3
   1a978:	4698      	mov	r8, r3
   1a97a:	e75c      	b.n	1a836 <_dtoa_r+0xa86>
   1a97c:	980a      	ldr	r0, [sp, #40]	; 0x28
   1a97e:	f7ff fa4c 	bl	19e1a <_dtoa_r+0x6a>
   1a982:	1ae2      	subs	r2, r4, r3
   1a984:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   1a986:	46a1      	mov	r9, r4
   1a988:	469c      	mov	ip, r3
   1a98a:	4494      	add	ip, r2
   1a98c:	4663      	mov	r3, ip
   1a98e:	2400      	movs	r4, #0
   1a990:	930d      	str	r3, [sp, #52]	; 0x34
   1a992:	e53e      	b.n	1a412 <_dtoa_r+0x662>
   1a994:	9a10      	ldr	r2, [sp, #64]	; 0x40
   1a996:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1a998:	9208      	str	r2, [sp, #32]
   1a99a:	9309      	str	r3, [sp, #36]	; 0x24
   1a99c:	2302      	movs	r3, #2
   1a99e:	4698      	mov	r8, r3
   1a9a0:	f7ff fb3a 	bl	1a018 <_dtoa_r+0x268>
   1a9a4:	2300      	movs	r3, #0
   1a9a6:	4652      	mov	r2, sl
   1a9a8:	2100      	movs	r1, #0
   1a9aa:	6453      	str	r3, [r2, #68]	; 0x44
   1a9ac:	4650      	mov	r0, sl
   1a9ae:	f000 fec3 	bl	1b738 <_Balloc>
   1a9b2:	4653      	mov	r3, sl
   1a9b4:	6418      	str	r0, [r3, #64]	; 0x40
   1a9b6:	2301      	movs	r3, #1
   1a9b8:	900a      	str	r0, [sp, #40]	; 0x28
   1a9ba:	9307      	str	r3, [sp, #28]
   1a9bc:	9323      	str	r3, [sp, #140]	; 0x8c
   1a9be:	930e      	str	r3, [sp, #56]	; 0x38
   1a9c0:	f7ff fb07 	bl	19fd2 <_dtoa_r+0x222>
   1a9c4:	4643      	mov	r3, r8
   1a9c6:	930c      	str	r3, [sp, #48]	; 0x30
   1a9c8:	465b      	mov	r3, fp
   1a9ca:	9a06      	ldr	r2, [sp, #24]
   1a9cc:	46a8      	mov	r8, r5
   1a9ce:	46b3      	mov	fp, r6
   1a9d0:	4655      	mov	r5, sl
   1a9d2:	9e04      	ldr	r6, [sp, #16]
   1a9d4:	4691      	mov	r9, r2
   1a9d6:	46ba      	mov	sl, r7
   1a9d8:	2b00      	cmp	r3, #0
   1a9da:	dd10      	ble.n	1a9fe <_dtoa_r+0xc4e>
   1a9dc:	4659      	mov	r1, fp
   1a9de:	2201      	movs	r2, #1
   1a9e0:	0038      	movs	r0, r7
   1a9e2:	f001 f87d 	bl	1bae0 <__lshift>
   1a9e6:	4649      	mov	r1, r9
   1a9e8:	4683      	mov	fp, r0
   1a9ea:	f001 f8d9 	bl	1bba0 <__mcmp>
   1a9ee:	2800      	cmp	r0, #0
   1a9f0:	dc00      	bgt.n	1a9f4 <_dtoa_r+0xc44>
   1a9f2:	e157      	b.n	1aca4 <_dtoa_r+0xef4>
   1a9f4:	2e39      	cmp	r6, #57	; 0x39
   1a9f6:	d100      	bne.n	1a9fa <_dtoa_r+0xc4a>
   1a9f8:	e122      	b.n	1ac40 <_dtoa_r+0xe90>
   1a9fa:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   1a9fc:	3631      	adds	r6, #49	; 0x31
   1a9fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1aa00:	4647      	mov	r7, r8
   1aa02:	1c6c      	adds	r4, r5, #1
   1aa04:	702e      	strb	r6, [r5, #0]
   1aa06:	4698      	mov	r8, r3
   1aa08:	e6c9      	b.n	1a79e <_dtoa_r+0x9ee>
   1aa0a:	2800      	cmp	r0, #0
   1aa0c:	d103      	bne.n	1aa16 <_dtoa_r+0xc66>
   1aa0e:	07f3      	lsls	r3, r6, #31
   1aa10:	d501      	bpl.n	1aa16 <_dtoa_r+0xc66>
   1aa12:	e6b5      	b.n	1a780 <_dtoa_r+0x9d0>
   1aa14:	001c      	movs	r4, r3
   1aa16:	1e63      	subs	r3, r4, #1
   1aa18:	781a      	ldrb	r2, [r3, #0]
   1aa1a:	2a30      	cmp	r2, #48	; 0x30
   1aa1c:	d0fa      	beq.n	1aa14 <_dtoa_r+0xc64>
   1aa1e:	e6be      	b.n	1a79e <_dtoa_r+0x9ee>
   1aa20:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1aa22:	4699      	mov	r9, r3
   1aa24:	9e10      	ldr	r6, [sp, #64]	; 0x40
   1aa26:	9f11      	ldr	r7, [sp, #68]	; 0x44
   1aa28:	e435      	b.n	1a296 <_dtoa_r+0x4e6>
   1aa2a:	2501      	movs	r5, #1
   1aa2c:	f7ff fab4 	bl	19f98 <_dtoa_r+0x1e8>
   1aa30:	9b03      	ldr	r3, [sp, #12]
   1aa32:	2b00      	cmp	r3, #0
   1aa34:	d100      	bne.n	1aa38 <_dtoa_r+0xc88>
   1aa36:	e0d4      	b.n	1abe2 <_dtoa_r+0xe32>
   1aa38:	9810      	ldr	r0, [sp, #64]	; 0x40
   1aa3a:	9911      	ldr	r1, [sp, #68]	; 0x44
   1aa3c:	425c      	negs	r4, r3
   1aa3e:	230f      	movs	r3, #15
   1aa40:	4a26      	ldr	r2, [pc, #152]	; (1aadc <_dtoa_r+0xd2c>)
   1aa42:	4023      	ands	r3, r4
   1aa44:	00db      	lsls	r3, r3, #3
   1aa46:	18d3      	adds	r3, r2, r3
   1aa48:	681a      	ldr	r2, [r3, #0]
   1aa4a:	685b      	ldr	r3, [r3, #4]
   1aa4c:	f7fa f858 	bl	14b00 <__aeabi_dmul>
   1aa50:	1124      	asrs	r4, r4, #4
   1aa52:	0006      	movs	r6, r0
   1aa54:	000f      	movs	r7, r1
   1aa56:	2c00      	cmp	r4, #0
   1aa58:	d100      	bne.n	1aa5c <_dtoa_r+0xcac>
   1aa5a:	e149      	b.n	1acf0 <_dtoa_r+0xf40>
   1aa5c:	2302      	movs	r3, #2
   1aa5e:	4698      	mov	r8, r3
   1aa60:	4d1f      	ldr	r5, [pc, #124]	; (1aae0 <_dtoa_r+0xd30>)
   1aa62:	2301      	movs	r3, #1
   1aa64:	4223      	tst	r3, r4
   1aa66:	d009      	beq.n	1aa7c <_dtoa_r+0xccc>
   1aa68:	469c      	mov	ip, r3
   1aa6a:	682a      	ldr	r2, [r5, #0]
   1aa6c:	686b      	ldr	r3, [r5, #4]
   1aa6e:	0030      	movs	r0, r6
   1aa70:	0039      	movs	r1, r7
   1aa72:	44e0      	add	r8, ip
   1aa74:	f7fa f844 	bl	14b00 <__aeabi_dmul>
   1aa78:	0006      	movs	r6, r0
   1aa7a:	000f      	movs	r7, r1
   1aa7c:	1064      	asrs	r4, r4, #1
   1aa7e:	3508      	adds	r5, #8
   1aa80:	2c00      	cmp	r4, #0
   1aa82:	d1ee      	bne.n	1aa62 <_dtoa_r+0xcb2>
   1aa84:	f7ff fae4 	bl	1a050 <_dtoa_r+0x2a0>
   1aa88:	9b03      	ldr	r3, [sp, #12]
   1aa8a:	2730      	movs	r7, #48	; 0x30
   1aa8c:	3301      	adds	r3, #1
   1aa8e:	9303      	str	r3, [sp, #12]
   1aa90:	2330      	movs	r3, #48	; 0x30
   1aa92:	702b      	strb	r3, [r5, #0]
   1aa94:	e4ac      	b.n	1a3f0 <_dtoa_r+0x640>
   1aa96:	6859      	ldr	r1, [r3, #4]
   1aa98:	4650      	mov	r0, sl
   1aa9a:	f000 fe4d 	bl	1b738 <_Balloc>
   1aa9e:	4643      	mov	r3, r8
   1aaa0:	4641      	mov	r1, r8
   1aaa2:	0004      	movs	r4, r0
   1aaa4:	691b      	ldr	r3, [r3, #16]
   1aaa6:	310c      	adds	r1, #12
   1aaa8:	1c9a      	adds	r2, r3, #2
   1aaaa:	0092      	lsls	r2, r2, #2
   1aaac:	300c      	adds	r0, #12
   1aaae:	f7fb fbb9 	bl	16224 <memcpy>
   1aab2:	2201      	movs	r2, #1
   1aab4:	0021      	movs	r1, r4
   1aab6:	4650      	mov	r0, sl
   1aab8:	f001 f812 	bl	1bae0 <__lshift>
   1aabc:	900c      	str	r0, [sp, #48]	; 0x30
   1aabe:	e599      	b.n	1a5f4 <_dtoa_r+0x844>
   1aac0:	2300      	movs	r3, #0
   1aac2:	4699      	mov	r9, r3
   1aac4:	4698      	mov	r8, r3
   1aac6:	e70c      	b.n	1a8e2 <_dtoa_r+0xb32>
   1aac8:	7ff00000 	.word	0x7ff00000
   1aacc:	40140000 	.word	0x40140000
   1aad0:	00000433 	.word	0x00000433
   1aad4:	401c0000 	.word	0x401c0000
   1aad8:	fcc00000 	.word	0xfcc00000
   1aadc:	0001ec60 	.word	0x0001ec60
   1aae0:	0001ec38 	.word	0x0001ec38
   1aae4:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1aae6:	498f      	ldr	r1, [pc, #572]	; (1ad24 <_dtoa_r+0xf74>)
   1aae8:	3b01      	subs	r3, #1
   1aaea:	00db      	lsls	r3, r3, #3
   1aaec:	18c9      	adds	r1, r1, r3
   1aaee:	6808      	ldr	r0, [r1, #0]
   1aaf0:	6849      	ldr	r1, [r1, #4]
   1aaf2:	9a08      	ldr	r2, [sp, #32]
   1aaf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1aaf6:	f7fa f803 	bl	14b00 <__aeabi_dmul>
   1aafa:	9014      	str	r0, [sp, #80]	; 0x50
   1aafc:	9115      	str	r1, [sp, #84]	; 0x54
   1aafe:	0039      	movs	r1, r7
   1ab00:	0030      	movs	r0, r6
   1ab02:	f7fa fd93 	bl	1562c <__aeabi_d2iz>
   1ab06:	0005      	movs	r5, r0
   1ab08:	f001 ff56 	bl	1c9b8 <__aeabi_i2d>
   1ab0c:	0002      	movs	r2, r0
   1ab0e:	000b      	movs	r3, r1
   1ab10:	0030      	movs	r0, r6
   1ab12:	0039      	movs	r1, r7
   1ab14:	f7fa fa74 	bl	15000 <__aeabi_dsub>
   1ab18:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1ab1a:	9008      	str	r0, [sp, #32]
   1ab1c:	9109      	str	r1, [sp, #36]	; 0x24
   1ab1e:	990a      	ldr	r1, [sp, #40]	; 0x28
   1ab20:	001a      	movs	r2, r3
   1ab22:	468c      	mov	ip, r1
   1ab24:	3530      	adds	r5, #48	; 0x30
   1ab26:	4462      	add	r2, ip
   1ab28:	1c4c      	adds	r4, r1, #1
   1ab2a:	700d      	strb	r5, [r1, #0]
   1ab2c:	4690      	mov	r8, r2
   1ab2e:	2b01      	cmp	r3, #1
   1ab30:	d01b      	beq.n	1ab6a <_dtoa_r+0xdba>
   1ab32:	9808      	ldr	r0, [sp, #32]
   1ab34:	9909      	ldr	r1, [sp, #36]	; 0x24
   1ab36:	0025      	movs	r5, r4
   1ab38:	2200      	movs	r2, #0
   1ab3a:	4b7b      	ldr	r3, [pc, #492]	; (1ad28 <_dtoa_r+0xf78>)
   1ab3c:	f7f9 ffe0 	bl	14b00 <__aeabi_dmul>
   1ab40:	000f      	movs	r7, r1
   1ab42:	0006      	movs	r6, r0
   1ab44:	f7fa fd72 	bl	1562c <__aeabi_d2iz>
   1ab48:	0004      	movs	r4, r0
   1ab4a:	f001 ff35 	bl	1c9b8 <__aeabi_i2d>
   1ab4e:	3430      	adds	r4, #48	; 0x30
   1ab50:	0002      	movs	r2, r0
   1ab52:	000b      	movs	r3, r1
   1ab54:	0030      	movs	r0, r6
   1ab56:	0039      	movs	r1, r7
   1ab58:	f7fa fa52 	bl	15000 <__aeabi_dsub>
   1ab5c:	702c      	strb	r4, [r5, #0]
   1ab5e:	3501      	adds	r5, #1
   1ab60:	45a8      	cmp	r8, r5
   1ab62:	d1e9      	bne.n	1ab38 <_dtoa_r+0xd88>
   1ab64:	4644      	mov	r4, r8
   1ab66:	9008      	str	r0, [sp, #32]
   1ab68:	9109      	str	r1, [sp, #36]	; 0x24
   1ab6a:	9814      	ldr	r0, [sp, #80]	; 0x50
   1ab6c:	9915      	ldr	r1, [sp, #84]	; 0x54
   1ab6e:	2200      	movs	r2, #0
   1ab70:	4b6e      	ldr	r3, [pc, #440]	; (1ad2c <_dtoa_r+0xf7c>)
   1ab72:	f7f9 f981 	bl	13e78 <__aeabi_dadd>
   1ab76:	9a08      	ldr	r2, [sp, #32]
   1ab78:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1ab7a:	f7fa fefd 	bl	15978 <__aeabi_dcmplt>
   1ab7e:	2800      	cmp	r0, #0
   1ab80:	d067      	beq.n	1ac52 <_dtoa_r+0xea2>
   1ab82:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1ab84:	1e65      	subs	r5, r4, #1
   1ab86:	9303      	str	r3, [sp, #12]
   1ab88:	782f      	ldrb	r7, [r5, #0]
   1ab8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1ab8c:	e42e      	b.n	1a3ec <_dtoa_r+0x63c>
   1ab8e:	4643      	mov	r3, r8
   1ab90:	46b3      	mov	fp, r6
   1ab92:	930c      	str	r3, [sp, #48]	; 0x30
   1ab94:	9e04      	ldr	r6, [sp, #16]
   1ab96:	9b06      	ldr	r3, [sp, #24]
   1ab98:	46a8      	mov	r8, r5
   1ab9a:	4699      	mov	r9, r3
   1ab9c:	4655      	mov	r5, sl
   1ab9e:	46ba      	mov	sl, r7
   1aba0:	2e39      	cmp	r6, #57	; 0x39
   1aba2:	d04d      	beq.n	1ac40 <_dtoa_r+0xe90>
   1aba4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1aba6:	3601      	adds	r6, #1
   1aba8:	4647      	mov	r7, r8
   1abaa:	1c6c      	adds	r4, r5, #1
   1abac:	702e      	strb	r6, [r5, #0]
   1abae:	4698      	mov	r8, r3
   1abb0:	e5f5      	b.n	1a79e <_dtoa_r+0x9ee>
   1abb2:	4642      	mov	r2, r8
   1abb4:	9b06      	ldr	r3, [sp, #24]
   1abb6:	46b3      	mov	fp, r6
   1abb8:	46ba      	mov	sl, r7
   1abba:	9e04      	ldr	r6, [sp, #16]
   1abbc:	4699      	mov	r9, r3
   1abbe:	002f      	movs	r7, r5
   1abc0:	4690      	mov	r8, r2
   1abc2:	e5d1      	b.n	1a768 <_dtoa_r+0x9b8>
   1abc4:	9b06      	ldr	r3, [sp, #24]
   1abc6:	9a07      	ldr	r2, [sp, #28]
   1abc8:	1a9b      	subs	r3, r3, r2
   1abca:	9308      	str	r3, [sp, #32]
   1abcc:	2300      	movs	r3, #0
   1abce:	e427      	b.n	1a420 <_dtoa_r+0x670>
   1abd0:	2401      	movs	r4, #1
   1abd2:	e5c5      	b.n	1a760 <_dtoa_r+0x9b0>
   1abd4:	2336      	movs	r3, #54	; 0x36
   1abd6:	9a16      	ldr	r2, [sp, #88]	; 0x58
   1abd8:	464c      	mov	r4, r9
   1abda:	1a9b      	subs	r3, r3, r2
   1abdc:	9a06      	ldr	r2, [sp, #24]
   1abde:	9208      	str	r2, [sp, #32]
   1abe0:	e41e      	b.n	1a420 <_dtoa_r+0x670>
   1abe2:	2302      	movs	r3, #2
   1abe4:	9e10      	ldr	r6, [sp, #64]	; 0x40
   1abe6:	9f11      	ldr	r7, [sp, #68]	; 0x44
   1abe8:	4698      	mov	r8, r3
   1abea:	f7ff fa31 	bl	1a050 <_dtoa_r+0x2a0>
   1abee:	9b07      	ldr	r3, [sp, #28]
   1abf0:	2b00      	cmp	r3, #0
   1abf2:	d100      	bne.n	1abf6 <_dtoa_r+0xe46>
   1abf4:	e68e      	b.n	1a914 <_dtoa_r+0xb64>
   1abf6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   1abf8:	2c00      	cmp	r4, #0
   1abfa:	dc00      	bgt.n	1abfe <_dtoa_r+0xe4e>
   1abfc:	e712      	b.n	1aa24 <_dtoa_r+0xc74>
   1abfe:	9b03      	ldr	r3, [sp, #12]
   1ac00:	2200      	movs	r2, #0
   1ac02:	3b01      	subs	r3, #1
   1ac04:	9313      	str	r3, [sp, #76]	; 0x4c
   1ac06:	0030      	movs	r0, r6
   1ac08:	4b47      	ldr	r3, [pc, #284]	; (1ad28 <_dtoa_r+0xf78>)
   1ac0a:	0039      	movs	r1, r7
   1ac0c:	f7f9 ff78 	bl	14b00 <__aeabi_dmul>
   1ac10:	0006      	movs	r6, r0
   1ac12:	4640      	mov	r0, r8
   1ac14:	000f      	movs	r7, r1
   1ac16:	3001      	adds	r0, #1
   1ac18:	f001 fece 	bl	1c9b8 <__aeabi_i2d>
   1ac1c:	0032      	movs	r2, r6
   1ac1e:	003b      	movs	r3, r7
   1ac20:	f7f9 ff6e 	bl	14b00 <__aeabi_dmul>
   1ac24:	2200      	movs	r2, #0
   1ac26:	4b42      	ldr	r3, [pc, #264]	; (1ad30 <_dtoa_r+0xf80>)
   1ac28:	f7f9 f926 	bl	13e78 <__aeabi_dadd>
   1ac2c:	4a41      	ldr	r2, [pc, #260]	; (1ad34 <_dtoa_r+0xf84>)
   1ac2e:	000b      	movs	r3, r1
   1ac30:	4694      	mov	ip, r2
   1ac32:	4463      	add	r3, ip
   1ac34:	9008      	str	r0, [sp, #32]
   1ac36:	9109      	str	r1, [sp, #36]	; 0x24
   1ac38:	9412      	str	r4, [sp, #72]	; 0x48
   1ac3a:	9309      	str	r3, [sp, #36]	; 0x24
   1ac3c:	f7ff fa30 	bl	1a0a0 <_dtoa_r+0x2f0>
   1ac40:	2339      	movs	r3, #57	; 0x39
   1ac42:	702b      	strb	r3, [r5, #0]
   1ac44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1ac46:	4647      	mov	r7, r8
   1ac48:	1c6c      	adds	r4, r5, #1
   1ac4a:	4698      	mov	r8, r3
   1ac4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1ac4e:	2339      	movs	r3, #57	; 0x39
   1ac50:	e5a1      	b.n	1a796 <_dtoa_r+0x9e6>
   1ac52:	9a14      	ldr	r2, [sp, #80]	; 0x50
   1ac54:	9b15      	ldr	r3, [sp, #84]	; 0x54
   1ac56:	2000      	movs	r0, #0
   1ac58:	4934      	ldr	r1, [pc, #208]	; (1ad2c <_dtoa_r+0xf7c>)
   1ac5a:	f7fa f9d1 	bl	15000 <__aeabi_dsub>
   1ac5e:	9a08      	ldr	r2, [sp, #32]
   1ac60:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1ac62:	f7fa fe9d 	bl	159a0 <__aeabi_dcmpgt>
   1ac66:	2800      	cmp	r0, #0
   1ac68:	d101      	bne.n	1ac6e <_dtoa_r+0xebe>
   1ac6a:	e6db      	b.n	1aa24 <_dtoa_r+0xc74>
   1ac6c:	001c      	movs	r4, r3
   1ac6e:	1e63      	subs	r3, r4, #1
   1ac70:	781a      	ldrb	r2, [r3, #0]
   1ac72:	2a30      	cmp	r2, #48	; 0x30
   1ac74:	d0fa      	beq.n	1ac6c <_dtoa_r+0xebc>
   1ac76:	f7ff fac8 	bl	1a20a <_dtoa_r+0x45a>
   1ac7a:	4643      	mov	r3, r8
   1ac7c:	46b3      	mov	fp, r6
   1ac7e:	930c      	str	r3, [sp, #48]	; 0x30
   1ac80:	9e04      	ldr	r6, [sp, #16]
   1ac82:	9b06      	ldr	r3, [sp, #24]
   1ac84:	46a8      	mov	r8, r5
   1ac86:	4699      	mov	r9, r3
   1ac88:	4655      	mov	r5, sl
   1ac8a:	46ba      	mov	sl, r7
   1ac8c:	2e39      	cmp	r6, #57	; 0x39
   1ac8e:	d0d7      	beq.n	1ac40 <_dtoa_r+0xe90>
   1ac90:	2c00      	cmp	r4, #0
   1ac92:	dd00      	ble.n	1ac96 <_dtoa_r+0xee6>
   1ac94:	e6b1      	b.n	1a9fa <_dtoa_r+0xc4a>
   1ac96:	e6b2      	b.n	1a9fe <_dtoa_r+0xc4e>
   1ac98:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   1ac9a:	464d      	mov	r5, r9
   1ac9c:	9203      	str	r2, [sp, #12]
   1ac9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1aca0:	f7ff fba4 	bl	1a3ec <_dtoa_r+0x63c>
   1aca4:	2800      	cmp	r0, #0
   1aca6:	d000      	beq.n	1acaa <_dtoa_r+0xefa>
   1aca8:	e6a9      	b.n	1a9fe <_dtoa_r+0xc4e>
   1acaa:	07f3      	lsls	r3, r6, #31
   1acac:	d400      	bmi.n	1acb0 <_dtoa_r+0xf00>
   1acae:	e6a6      	b.n	1a9fe <_dtoa_r+0xc4e>
   1acb0:	e6a0      	b.n	1a9f4 <_dtoa_r+0xc44>
   1acb2:	2300      	movs	r3, #0
   1acb4:	4641      	mov	r1, r8
   1acb6:	220a      	movs	r2, #10
   1acb8:	4650      	mov	r0, sl
   1acba:	f000 fd6f 	bl	1b79c <__multadd>
   1acbe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1acc0:	4680      	mov	r8, r0
   1acc2:	2b00      	cmp	r3, #0
   1acc4:	dd01      	ble.n	1acca <_dtoa_r+0xf1a>
   1acc6:	9307      	str	r3, [sp, #28]
   1acc8:	e486      	b.n	1a5d8 <_dtoa_r+0x828>
   1acca:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1accc:	2b02      	cmp	r3, #2
   1acce:	dc1f      	bgt.n	1ad10 <_dtoa_r+0xf60>
   1acd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1acd2:	9307      	str	r3, [sp, #28]
   1acd4:	e480      	b.n	1a5d8 <_dtoa_r+0x828>
   1acd6:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1acd8:	2b02      	cmp	r3, #2
   1acda:	dc19      	bgt.n	1ad10 <_dtoa_r+0xf60>
   1acdc:	4649      	mov	r1, r9
   1acde:	f7fe ffbd 	bl	19c5c <quorem>
   1ace2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1ace4:	3030      	adds	r0, #48	; 0x30
   1ace6:	7018      	strb	r0, [r3, #0]
   1ace8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1acea:	0006      	movs	r6, r0
   1acec:	9307      	str	r3, [sp, #28]
   1acee:	e533      	b.n	1a758 <_dtoa_r+0x9a8>
   1acf0:	2302      	movs	r3, #2
   1acf2:	4698      	mov	r8, r3
   1acf4:	f7ff f9ac 	bl	1a050 <_dtoa_r+0x2a0>
   1acf8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1acfa:	9c14      	ldr	r4, [sp, #80]	; 0x50
   1acfc:	9303      	str	r3, [sp, #12]
   1acfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1ad00:	001d      	movs	r5, r3
   1ad02:	f7ff fb73 	bl	1a3ec <_dtoa_r+0x63c>
   1ad06:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1ad08:	9c14      	ldr	r4, [sp, #80]	; 0x50
   1ad0a:	9303      	str	r3, [sp, #12]
   1ad0c:	f7ff fa7f 	bl	1a20e <_dtoa_r+0x45e>
   1ad10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1ad12:	9307      	str	r3, [sp, #28]
   1ad14:	e5d6      	b.n	1a8c4 <_dtoa_r+0xb14>
   1ad16:	2b04      	cmp	r3, #4
   1ad18:	d100      	bne.n	1ad1c <_dtoa_r+0xf6c>
   1ad1a:	e43f      	b.n	1a59c <_dtoa_r+0x7ec>
   1ad1c:	233c      	movs	r3, #60	; 0x3c
   1ad1e:	1a18      	subs	r0, r3, r0
   1ad20:	e4d7      	b.n	1a6d2 <_dtoa_r+0x922>
   1ad22:	46c0      	nop			; (mov r8, r8)
   1ad24:	0001ec60 	.word	0x0001ec60
   1ad28:	40240000 	.word	0x40240000
   1ad2c:	3fe00000 	.word	0x3fe00000
   1ad30:	401c0000 	.word	0x401c0000
   1ad34:	fcc00000 	.word	0xfcc00000

0001ad38 <__sflush_r>:
   1ad38:	b5f0      	push	{r4, r5, r6, r7, lr}
   1ad3a:	46c6      	mov	lr, r8
   1ad3c:	b500      	push	{lr}
   1ad3e:	230c      	movs	r3, #12
   1ad40:	5eca      	ldrsh	r2, [r1, r3]
   1ad42:	4680      	mov	r8, r0
   1ad44:	b293      	uxth	r3, r2
   1ad46:	000c      	movs	r4, r1
   1ad48:	0719      	lsls	r1, r3, #28
   1ad4a:	d440      	bmi.n	1adce <__sflush_r+0x96>
   1ad4c:	2380      	movs	r3, #128	; 0x80
   1ad4e:	011b      	lsls	r3, r3, #4
   1ad50:	4313      	orrs	r3, r2
   1ad52:	6862      	ldr	r2, [r4, #4]
   1ad54:	81a3      	strh	r3, [r4, #12]
   1ad56:	2a00      	cmp	r2, #0
   1ad58:	dc00      	bgt.n	1ad5c <__sflush_r+0x24>
   1ad5a:	e070      	b.n	1ae3e <__sflush_r+0x106>
   1ad5c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   1ad5e:	2e00      	cmp	r6, #0
   1ad60:	d031      	beq.n	1adc6 <__sflush_r+0x8e>
   1ad62:	4642      	mov	r2, r8
   1ad64:	4641      	mov	r1, r8
   1ad66:	6815      	ldr	r5, [r2, #0]
   1ad68:	2200      	movs	r2, #0
   1ad6a:	b29b      	uxth	r3, r3
   1ad6c:	600a      	str	r2, [r1, #0]
   1ad6e:	04da      	lsls	r2, r3, #19
   1ad70:	d400      	bmi.n	1ad74 <__sflush_r+0x3c>
   1ad72:	e069      	b.n	1ae48 <__sflush_r+0x110>
   1ad74:	6d22      	ldr	r2, [r4, #80]	; 0x50
   1ad76:	075b      	lsls	r3, r3, #29
   1ad78:	d506      	bpl.n	1ad88 <__sflush_r+0x50>
   1ad7a:	6863      	ldr	r3, [r4, #4]
   1ad7c:	1ad2      	subs	r2, r2, r3
   1ad7e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1ad80:	2b00      	cmp	r3, #0
   1ad82:	d001      	beq.n	1ad88 <__sflush_r+0x50>
   1ad84:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   1ad86:	1ad2      	subs	r2, r2, r3
   1ad88:	2300      	movs	r3, #0
   1ad8a:	69e1      	ldr	r1, [r4, #28]
   1ad8c:	4640      	mov	r0, r8
   1ad8e:	47b0      	blx	r6
   1ad90:	1c43      	adds	r3, r0, #1
   1ad92:	d03d      	beq.n	1ae10 <__sflush_r+0xd8>
   1ad94:	89a3      	ldrh	r3, [r4, #12]
   1ad96:	4a3a      	ldr	r2, [pc, #232]	; (1ae80 <__sflush_r+0x148>)
   1ad98:	4013      	ands	r3, r2
   1ad9a:	2200      	movs	r2, #0
   1ad9c:	6062      	str	r2, [r4, #4]
   1ad9e:	6922      	ldr	r2, [r4, #16]
   1ada0:	b21b      	sxth	r3, r3
   1ada2:	81a3      	strh	r3, [r4, #12]
   1ada4:	6022      	str	r2, [r4, #0]
   1ada6:	04db      	lsls	r3, r3, #19
   1ada8:	d447      	bmi.n	1ae3a <__sflush_r+0x102>
   1adaa:	4643      	mov	r3, r8
   1adac:	6b21      	ldr	r1, [r4, #48]	; 0x30
   1adae:	601d      	str	r5, [r3, #0]
   1adb0:	2900      	cmp	r1, #0
   1adb2:	d008      	beq.n	1adc6 <__sflush_r+0x8e>
   1adb4:	0023      	movs	r3, r4
   1adb6:	3340      	adds	r3, #64	; 0x40
   1adb8:	4299      	cmp	r1, r3
   1adba:	d002      	beq.n	1adc2 <__sflush_r+0x8a>
   1adbc:	4640      	mov	r0, r8
   1adbe:	f000 f967 	bl	1b090 <_free_r>
   1adc2:	2300      	movs	r3, #0
   1adc4:	6323      	str	r3, [r4, #48]	; 0x30
   1adc6:	2000      	movs	r0, #0
   1adc8:	bc04      	pop	{r2}
   1adca:	4690      	mov	r8, r2
   1adcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1adce:	6926      	ldr	r6, [r4, #16]
   1add0:	2e00      	cmp	r6, #0
   1add2:	d0f8      	beq.n	1adc6 <__sflush_r+0x8e>
   1add4:	6822      	ldr	r2, [r4, #0]
   1add6:	6026      	str	r6, [r4, #0]
   1add8:	1b95      	subs	r5, r2, r6
   1adda:	2200      	movs	r2, #0
   1addc:	079b      	lsls	r3, r3, #30
   1adde:	d100      	bne.n	1ade2 <__sflush_r+0xaa>
   1ade0:	6962      	ldr	r2, [r4, #20]
   1ade2:	60a2      	str	r2, [r4, #8]
   1ade4:	2d00      	cmp	r5, #0
   1ade6:	dc04      	bgt.n	1adf2 <__sflush_r+0xba>
   1ade8:	e7ed      	b.n	1adc6 <__sflush_r+0x8e>
   1adea:	1836      	adds	r6, r6, r0
   1adec:	1a2d      	subs	r5, r5, r0
   1adee:	2d00      	cmp	r5, #0
   1adf0:	dde9      	ble.n	1adc6 <__sflush_r+0x8e>
   1adf2:	002b      	movs	r3, r5
   1adf4:	0032      	movs	r2, r6
   1adf6:	69e1      	ldr	r1, [r4, #28]
   1adf8:	4640      	mov	r0, r8
   1adfa:	6a67      	ldr	r7, [r4, #36]	; 0x24
   1adfc:	47b8      	blx	r7
   1adfe:	2800      	cmp	r0, #0
   1ae00:	dcf3      	bgt.n	1adea <__sflush_r+0xb2>
   1ae02:	2240      	movs	r2, #64	; 0x40
   1ae04:	2001      	movs	r0, #1
   1ae06:	89a3      	ldrh	r3, [r4, #12]
   1ae08:	4240      	negs	r0, r0
   1ae0a:	4313      	orrs	r3, r2
   1ae0c:	81a3      	strh	r3, [r4, #12]
   1ae0e:	e7db      	b.n	1adc8 <__sflush_r+0x90>
   1ae10:	4643      	mov	r3, r8
   1ae12:	6819      	ldr	r1, [r3, #0]
   1ae14:	291d      	cmp	r1, #29
   1ae16:	d8f4      	bhi.n	1ae02 <__sflush_r+0xca>
   1ae18:	4b1a      	ldr	r3, [pc, #104]	; (1ae84 <__sflush_r+0x14c>)
   1ae1a:	2201      	movs	r2, #1
   1ae1c:	40cb      	lsrs	r3, r1
   1ae1e:	439a      	bics	r2, r3
   1ae20:	d1ef      	bne.n	1ae02 <__sflush_r+0xca>
   1ae22:	89a3      	ldrh	r3, [r4, #12]
   1ae24:	4e16      	ldr	r6, [pc, #88]	; (1ae80 <__sflush_r+0x148>)
   1ae26:	6062      	str	r2, [r4, #4]
   1ae28:	4033      	ands	r3, r6
   1ae2a:	6922      	ldr	r2, [r4, #16]
   1ae2c:	b21b      	sxth	r3, r3
   1ae2e:	81a3      	strh	r3, [r4, #12]
   1ae30:	6022      	str	r2, [r4, #0]
   1ae32:	04db      	lsls	r3, r3, #19
   1ae34:	d5b9      	bpl.n	1adaa <__sflush_r+0x72>
   1ae36:	2900      	cmp	r1, #0
   1ae38:	d1b7      	bne.n	1adaa <__sflush_r+0x72>
   1ae3a:	6520      	str	r0, [r4, #80]	; 0x50
   1ae3c:	e7b5      	b.n	1adaa <__sflush_r+0x72>
   1ae3e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
   1ae40:	2a00      	cmp	r2, #0
   1ae42:	dd00      	ble.n	1ae46 <__sflush_r+0x10e>
   1ae44:	e78a      	b.n	1ad5c <__sflush_r+0x24>
   1ae46:	e7be      	b.n	1adc6 <__sflush_r+0x8e>
   1ae48:	2200      	movs	r2, #0
   1ae4a:	2301      	movs	r3, #1
   1ae4c:	69e1      	ldr	r1, [r4, #28]
   1ae4e:	4640      	mov	r0, r8
   1ae50:	47b0      	blx	r6
   1ae52:	0002      	movs	r2, r0
   1ae54:	1c43      	adds	r3, r0, #1
   1ae56:	d002      	beq.n	1ae5e <__sflush_r+0x126>
   1ae58:	89a3      	ldrh	r3, [r4, #12]
   1ae5a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   1ae5c:	e78b      	b.n	1ad76 <__sflush_r+0x3e>
   1ae5e:	4643      	mov	r3, r8
   1ae60:	681b      	ldr	r3, [r3, #0]
   1ae62:	2b00      	cmp	r3, #0
   1ae64:	d0f8      	beq.n	1ae58 <__sflush_r+0x120>
   1ae66:	2b1d      	cmp	r3, #29
   1ae68:	d001      	beq.n	1ae6e <__sflush_r+0x136>
   1ae6a:	2b16      	cmp	r3, #22
   1ae6c:	d103      	bne.n	1ae76 <__sflush_r+0x13e>
   1ae6e:	4643      	mov	r3, r8
   1ae70:	2000      	movs	r0, #0
   1ae72:	601d      	str	r5, [r3, #0]
   1ae74:	e7a8      	b.n	1adc8 <__sflush_r+0x90>
   1ae76:	2140      	movs	r1, #64	; 0x40
   1ae78:	89a3      	ldrh	r3, [r4, #12]
   1ae7a:	430b      	orrs	r3, r1
   1ae7c:	81a3      	strh	r3, [r4, #12]
   1ae7e:	e7a3      	b.n	1adc8 <__sflush_r+0x90>
   1ae80:	fffff7ff 	.word	0xfffff7ff
   1ae84:	20400001 	.word	0x20400001

0001ae88 <_fflush_r>:
   1ae88:	b570      	push	{r4, r5, r6, lr}
   1ae8a:	0005      	movs	r5, r0
   1ae8c:	000c      	movs	r4, r1
   1ae8e:	2800      	cmp	r0, #0
   1ae90:	d002      	beq.n	1ae98 <_fflush_r+0x10>
   1ae92:	6b83      	ldr	r3, [r0, #56]	; 0x38
   1ae94:	2b00      	cmp	r3, #0
   1ae96:	d016      	beq.n	1aec6 <_fflush_r+0x3e>
   1ae98:	220c      	movs	r2, #12
   1ae9a:	5ea3      	ldrsh	r3, [r4, r2]
   1ae9c:	2600      	movs	r6, #0
   1ae9e:	2b00      	cmp	r3, #0
   1aea0:	d00f      	beq.n	1aec2 <_fflush_r+0x3a>
   1aea2:	6e62      	ldr	r2, [r4, #100]	; 0x64
   1aea4:	07d2      	lsls	r2, r2, #31
   1aea6:	d401      	bmi.n	1aeac <_fflush_r+0x24>
   1aea8:	059b      	lsls	r3, r3, #22
   1aeaa:	d513      	bpl.n	1aed4 <_fflush_r+0x4c>
   1aeac:	0021      	movs	r1, r4
   1aeae:	0028      	movs	r0, r5
   1aeb0:	f7ff ff42 	bl	1ad38 <__sflush_r>
   1aeb4:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1aeb6:	0006      	movs	r6, r0
   1aeb8:	07db      	lsls	r3, r3, #31
   1aeba:	d402      	bmi.n	1aec2 <_fflush_r+0x3a>
   1aebc:	89a3      	ldrh	r3, [r4, #12]
   1aebe:	059b      	lsls	r3, r3, #22
   1aec0:	d504      	bpl.n	1aecc <_fflush_r+0x44>
   1aec2:	0030      	movs	r0, r6
   1aec4:	bd70      	pop	{r4, r5, r6, pc}
   1aec6:	f000 f839 	bl	1af3c <__sinit>
   1aeca:	e7e5      	b.n	1ae98 <_fflush_r+0x10>
   1aecc:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1aece:	f000 fb79 	bl	1b5c4 <__retarget_lock_release_recursive>
   1aed2:	e7f6      	b.n	1aec2 <_fflush_r+0x3a>
   1aed4:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1aed6:	f000 fb73 	bl	1b5c0 <__retarget_lock_acquire_recursive>
   1aeda:	e7e7      	b.n	1aeac <_fflush_r+0x24>

0001aedc <_cleanup_r>:
   1aedc:	b510      	push	{r4, lr}
   1aede:	4902      	ldr	r1, [pc, #8]	; (1aee8 <_cleanup_r+0xc>)
   1aee0:	f000 fb36 	bl	1b550 <_fwalk_reent>
   1aee4:	bd10      	pop	{r4, pc}
   1aee6:	46c0      	nop			; (mov r8, r8)
   1aee8:	0001c60d 	.word	0x0001c60d

0001aeec <std.isra.0>:
   1aeec:	2300      	movs	r3, #0
   1aeee:	b510      	push	{r4, lr}
   1aef0:	0004      	movs	r4, r0
   1aef2:	6003      	str	r3, [r0, #0]
   1aef4:	6043      	str	r3, [r0, #4]
   1aef6:	6083      	str	r3, [r0, #8]
   1aef8:	8181      	strh	r1, [r0, #12]
   1aefa:	6643      	str	r3, [r0, #100]	; 0x64
   1aefc:	81c2      	strh	r2, [r0, #14]
   1aefe:	6103      	str	r3, [r0, #16]
   1af00:	6143      	str	r3, [r0, #20]
   1af02:	6183      	str	r3, [r0, #24]
   1af04:	2208      	movs	r2, #8
   1af06:	2100      	movs	r1, #0
   1af08:	305c      	adds	r0, #92	; 0x5c
   1af0a:	f7fb fa1d 	bl	16348 <memset>
   1af0e:	0020      	movs	r0, r4
   1af10:	4b06      	ldr	r3, [pc, #24]	; (1af2c <std.isra.0+0x40>)
   1af12:	61e4      	str	r4, [r4, #28]
   1af14:	6223      	str	r3, [r4, #32]
   1af16:	4b06      	ldr	r3, [pc, #24]	; (1af30 <std.isra.0+0x44>)
   1af18:	3058      	adds	r0, #88	; 0x58
   1af1a:	6263      	str	r3, [r4, #36]	; 0x24
   1af1c:	4b05      	ldr	r3, [pc, #20]	; (1af34 <std.isra.0+0x48>)
   1af1e:	62a3      	str	r3, [r4, #40]	; 0x28
   1af20:	4b05      	ldr	r3, [pc, #20]	; (1af38 <std.isra.0+0x4c>)
   1af22:	62e3      	str	r3, [r4, #44]	; 0x2c
   1af24:	f000 fb48 	bl	1b5b8 <__retarget_lock_init_recursive>
   1af28:	bd10      	pop	{r4, pc}
   1af2a:	46c0      	nop			; (mov r8, r8)
   1af2c:	0001c145 	.word	0x0001c145
   1af30:	0001c16d 	.word	0x0001c16d
   1af34:	0001c1a9 	.word	0x0001c1a9
   1af38:	0001c1d5 	.word	0x0001c1d5

0001af3c <__sinit>:
   1af3c:	b570      	push	{r4, r5, r6, lr}
   1af3e:	0004      	movs	r4, r0
   1af40:	4d14      	ldr	r5, [pc, #80]	; (1af94 <__sinit+0x58>)
   1af42:	0028      	movs	r0, r5
   1af44:	f000 fb3c 	bl	1b5c0 <__retarget_lock_acquire_recursive>
   1af48:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   1af4a:	2b00      	cmp	r3, #0
   1af4c:	d11d      	bne.n	1af8a <__sinit+0x4e>
   1af4e:	4a12      	ldr	r2, [pc, #72]	; (1af98 <__sinit+0x5c>)
   1af50:	2104      	movs	r1, #4
   1af52:	63e2      	str	r2, [r4, #60]	; 0x3c
   1af54:	22b8      	movs	r2, #184	; 0xb8
   1af56:	0092      	lsls	r2, r2, #2
   1af58:	50a3      	str	r3, [r4, r2]
   1af5a:	23b9      	movs	r3, #185	; 0xb9
   1af5c:	2203      	movs	r2, #3
   1af5e:	009b      	lsls	r3, r3, #2
   1af60:	50e2      	str	r2, [r4, r3]
   1af62:	3308      	adds	r3, #8
   1af64:	18e2      	adds	r2, r4, r3
   1af66:	3b04      	subs	r3, #4
   1af68:	50e2      	str	r2, [r4, r3]
   1af6a:	6860      	ldr	r0, [r4, #4]
   1af6c:	2200      	movs	r2, #0
   1af6e:	f7ff ffbd 	bl	1aeec <std.isra.0>
   1af72:	2201      	movs	r2, #1
   1af74:	2109      	movs	r1, #9
   1af76:	68a0      	ldr	r0, [r4, #8]
   1af78:	f7ff ffb8 	bl	1aeec <std.isra.0>
   1af7c:	2202      	movs	r2, #2
   1af7e:	2112      	movs	r1, #18
   1af80:	68e0      	ldr	r0, [r4, #12]
   1af82:	f7ff ffb3 	bl	1aeec <std.isra.0>
   1af86:	2301      	movs	r3, #1
   1af88:	63a3      	str	r3, [r4, #56]	; 0x38
   1af8a:	0028      	movs	r0, r5
   1af8c:	f000 fb1a 	bl	1b5c4 <__retarget_lock_release_recursive>
   1af90:	bd70      	pop	{r4, r5, r6, pc}
   1af92:	46c0      	nop			; (mov r8, r8)
   1af94:	20001ec4 	.word	0x20001ec4
   1af98:	0001aedd 	.word	0x0001aedd

0001af9c <__sfp_lock_acquire>:
   1af9c:	b510      	push	{r4, lr}
   1af9e:	4802      	ldr	r0, [pc, #8]	; (1afa8 <__sfp_lock_acquire+0xc>)
   1afa0:	f000 fb0e 	bl	1b5c0 <__retarget_lock_acquire_recursive>
   1afa4:	bd10      	pop	{r4, pc}
   1afa6:	46c0      	nop			; (mov r8, r8)
   1afa8:	20001ed8 	.word	0x20001ed8

0001afac <__sfp_lock_release>:
   1afac:	b510      	push	{r4, lr}
   1afae:	4802      	ldr	r0, [pc, #8]	; (1afb8 <__sfp_lock_release+0xc>)
   1afb0:	f000 fb08 	bl	1b5c4 <__retarget_lock_release_recursive>
   1afb4:	bd10      	pop	{r4, pc}
   1afb6:	46c0      	nop			; (mov r8, r8)
   1afb8:	20001ed8 	.word	0x20001ed8

0001afbc <__libc_fini_array>:
   1afbc:	b570      	push	{r4, r5, r6, lr}
   1afbe:	4b09      	ldr	r3, [pc, #36]	; (1afe4 <__libc_fini_array+0x28>)
   1afc0:	4c09      	ldr	r4, [pc, #36]	; (1afe8 <__libc_fini_array+0x2c>)
   1afc2:	1ae4      	subs	r4, r4, r3
   1afc4:	10a4      	asrs	r4, r4, #2
   1afc6:	d009      	beq.n	1afdc <__libc_fini_array+0x20>
   1afc8:	4a08      	ldr	r2, [pc, #32]	; (1afec <__libc_fini_array+0x30>)
   1afca:	18a5      	adds	r5, r4, r2
   1afcc:	00ad      	lsls	r5, r5, #2
   1afce:	18ed      	adds	r5, r5, r3
   1afd0:	682b      	ldr	r3, [r5, #0]
   1afd2:	3c01      	subs	r4, #1
   1afd4:	4798      	blx	r3
   1afd6:	3d04      	subs	r5, #4
   1afd8:	2c00      	cmp	r4, #0
   1afda:	d1f9      	bne.n	1afd0 <__libc_fini_array+0x14>
   1afdc:	f003 feb4 	bl	1ed48 <_fini>
   1afe0:	bd70      	pop	{r4, r5, r6, pc}
   1afe2:	46c0      	nop			; (mov r8, r8)
   1afe4:	0001ed54 	.word	0x0001ed54
   1afe8:	0001ed58 	.word	0x0001ed58
   1afec:	3fffffff 	.word	0x3fffffff

0001aff0 <_malloc_trim_r>:
   1aff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1aff2:	000c      	movs	r4, r1
   1aff4:	0006      	movs	r6, r0
   1aff6:	f7fb f9f1 	bl	163dc <__malloc_lock>
   1affa:	4f20      	ldr	r7, [pc, #128]	; (1b07c <_malloc_trim_r+0x8c>)
   1affc:	68bb      	ldr	r3, [r7, #8]
   1affe:	685d      	ldr	r5, [r3, #4]
   1b000:	2303      	movs	r3, #3
   1b002:	439d      	bics	r5, r3
   1b004:	4b1e      	ldr	r3, [pc, #120]	; (1b080 <_malloc_trim_r+0x90>)
   1b006:	1b2c      	subs	r4, r5, r4
   1b008:	469c      	mov	ip, r3
   1b00a:	4464      	add	r4, ip
   1b00c:	0b24      	lsrs	r4, r4, #12
   1b00e:	4b1d      	ldr	r3, [pc, #116]	; (1b084 <_malloc_trim_r+0x94>)
   1b010:	3c01      	subs	r4, #1
   1b012:	0324      	lsls	r4, r4, #12
   1b014:	429c      	cmp	r4, r3
   1b016:	dd07      	ble.n	1b028 <_malloc_trim_r+0x38>
   1b018:	2100      	movs	r1, #0
   1b01a:	0030      	movs	r0, r6
   1b01c:	f7fb fa7e 	bl	1651c <_sbrk_r>
   1b020:	68bb      	ldr	r3, [r7, #8]
   1b022:	195b      	adds	r3, r3, r5
   1b024:	4298      	cmp	r0, r3
   1b026:	d004      	beq.n	1b032 <_malloc_trim_r+0x42>
   1b028:	0030      	movs	r0, r6
   1b02a:	f7fb f9df 	bl	163ec <__malloc_unlock>
   1b02e:	2000      	movs	r0, #0
   1b030:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1b032:	4261      	negs	r1, r4
   1b034:	0030      	movs	r0, r6
   1b036:	f7fb fa71 	bl	1651c <_sbrk_r>
   1b03a:	1c43      	adds	r3, r0, #1
   1b03c:	d00d      	beq.n	1b05a <_malloc_trim_r+0x6a>
   1b03e:	2201      	movs	r2, #1
   1b040:	68bb      	ldr	r3, [r7, #8]
   1b042:	1b2d      	subs	r5, r5, r4
   1b044:	4315      	orrs	r5, r2
   1b046:	605d      	str	r5, [r3, #4]
   1b048:	4b0f      	ldr	r3, [pc, #60]	; (1b088 <_malloc_trim_r+0x98>)
   1b04a:	0030      	movs	r0, r6
   1b04c:	681a      	ldr	r2, [r3, #0]
   1b04e:	1b14      	subs	r4, r2, r4
   1b050:	601c      	str	r4, [r3, #0]
   1b052:	f7fb f9cb 	bl	163ec <__malloc_unlock>
   1b056:	2001      	movs	r0, #1
   1b058:	e7ea      	b.n	1b030 <_malloc_trim_r+0x40>
   1b05a:	2100      	movs	r1, #0
   1b05c:	0030      	movs	r0, r6
   1b05e:	f7fb fa5d 	bl	1651c <_sbrk_r>
   1b062:	68ba      	ldr	r2, [r7, #8]
   1b064:	1a83      	subs	r3, r0, r2
   1b066:	2b0f      	cmp	r3, #15
   1b068:	ddde      	ble.n	1b028 <_malloc_trim_r+0x38>
   1b06a:	4908      	ldr	r1, [pc, #32]	; (1b08c <_malloc_trim_r+0x9c>)
   1b06c:	6809      	ldr	r1, [r1, #0]
   1b06e:	1a40      	subs	r0, r0, r1
   1b070:	4905      	ldr	r1, [pc, #20]	; (1b088 <_malloc_trim_r+0x98>)
   1b072:	6008      	str	r0, [r1, #0]
   1b074:	2101      	movs	r1, #1
   1b076:	430b      	orrs	r3, r1
   1b078:	6053      	str	r3, [r2, #4]
   1b07a:	e7d5      	b.n	1b028 <_malloc_trim_r+0x38>
   1b07c:	200005ac 	.word	0x200005ac
   1b080:	00000fef 	.word	0x00000fef
   1b084:	00000fff 	.word	0x00000fff
   1b088:	200010b0 	.word	0x200010b0
   1b08c:	200009b4 	.word	0x200009b4

0001b090 <_free_r>:
   1b090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1b092:	0004      	movs	r4, r0
   1b094:	1e0d      	subs	r5, r1, #0
   1b096:	d03c      	beq.n	1b112 <_free_r+0x82>
   1b098:	f7fb f9a0 	bl	163dc <__malloc_lock>
   1b09c:	0029      	movs	r1, r5
   1b09e:	3908      	subs	r1, #8
   1b0a0:	6848      	ldr	r0, [r1, #4]
   1b0a2:	2301      	movs	r3, #1
   1b0a4:	0005      	movs	r5, r0
   1b0a6:	2603      	movs	r6, #3
   1b0a8:	439d      	bics	r5, r3
   1b0aa:	194a      	adds	r2, r1, r5
   1b0ac:	469c      	mov	ip, r3
   1b0ae:	4f61      	ldr	r7, [pc, #388]	; (1b234 <_free_r+0x1a4>)
   1b0b0:	6853      	ldr	r3, [r2, #4]
   1b0b2:	43b3      	bics	r3, r6
   1b0b4:	68be      	ldr	r6, [r7, #8]
   1b0b6:	42b2      	cmp	r2, r6
   1b0b8:	d056      	beq.n	1b168 <_free_r+0xd8>
   1b0ba:	4666      	mov	r6, ip
   1b0bc:	6053      	str	r3, [r2, #4]
   1b0be:	4206      	tst	r6, r0
   1b0c0:	d10a      	bne.n	1b0d8 <_free_r+0x48>
   1b0c2:	003e      	movs	r6, r7
   1b0c4:	6808      	ldr	r0, [r1, #0]
   1b0c6:	3608      	adds	r6, #8
   1b0c8:	1a09      	subs	r1, r1, r0
   1b0ca:	182d      	adds	r5, r5, r0
   1b0cc:	6888      	ldr	r0, [r1, #8]
   1b0ce:	42b0      	cmp	r0, r6
   1b0d0:	d065      	beq.n	1b19e <_free_r+0x10e>
   1b0d2:	68ce      	ldr	r6, [r1, #12]
   1b0d4:	60c6      	str	r6, [r0, #12]
   1b0d6:	60b0      	str	r0, [r6, #8]
   1b0d8:	2001      	movs	r0, #1
   1b0da:	18d6      	adds	r6, r2, r3
   1b0dc:	6876      	ldr	r6, [r6, #4]
   1b0de:	4206      	tst	r6, r0
   1b0e0:	d033      	beq.n	1b14a <_free_r+0xba>
   1b0e2:	4b55      	ldr	r3, [pc, #340]	; (1b238 <_free_r+0x1a8>)
   1b0e4:	4328      	orrs	r0, r5
   1b0e6:	6048      	str	r0, [r1, #4]
   1b0e8:	514d      	str	r5, [r1, r5]
   1b0ea:	429d      	cmp	r5, r3
   1b0ec:	d812      	bhi.n	1b114 <_free_r+0x84>
   1b0ee:	08ed      	lsrs	r5, r5, #3
   1b0f0:	3bff      	subs	r3, #255	; 0xff
   1b0f2:	10aa      	asrs	r2, r5, #2
   1b0f4:	3bff      	subs	r3, #255	; 0xff
   1b0f6:	4093      	lsls	r3, r2
   1b0f8:	687a      	ldr	r2, [r7, #4]
   1b0fa:	00ed      	lsls	r5, r5, #3
   1b0fc:	4313      	orrs	r3, r2
   1b0fe:	607b      	str	r3, [r7, #4]
   1b100:	19ef      	adds	r7, r5, r7
   1b102:	68bb      	ldr	r3, [r7, #8]
   1b104:	60cf      	str	r7, [r1, #12]
   1b106:	608b      	str	r3, [r1, #8]
   1b108:	60b9      	str	r1, [r7, #8]
   1b10a:	60d9      	str	r1, [r3, #12]
   1b10c:	0020      	movs	r0, r4
   1b10e:	f7fb f96d 	bl	163ec <__malloc_unlock>
   1b112:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1b114:	0a68      	lsrs	r0, r5, #9
   1b116:	2804      	cmp	r0, #4
   1b118:	d850      	bhi.n	1b1bc <_free_r+0x12c>
   1b11a:	09a8      	lsrs	r0, r5, #6
   1b11c:	0002      	movs	r2, r0
   1b11e:	3039      	adds	r0, #57	; 0x39
   1b120:	3238      	adds	r2, #56	; 0x38
   1b122:	00c0      	lsls	r0, r0, #3
   1b124:	1838      	adds	r0, r7, r0
   1b126:	3808      	subs	r0, #8
   1b128:	6883      	ldr	r3, [r0, #8]
   1b12a:	2603      	movs	r6, #3
   1b12c:	4298      	cmp	r0, r3
   1b12e:	d04c      	beq.n	1b1ca <_free_r+0x13a>
   1b130:	685a      	ldr	r2, [r3, #4]
   1b132:	43b2      	bics	r2, r6
   1b134:	4295      	cmp	r5, r2
   1b136:	d230      	bcs.n	1b19a <_free_r+0x10a>
   1b138:	689b      	ldr	r3, [r3, #8]
   1b13a:	4298      	cmp	r0, r3
   1b13c:	d1f8      	bne.n	1b130 <_free_r+0xa0>
   1b13e:	68c3      	ldr	r3, [r0, #12]
   1b140:	60cb      	str	r3, [r1, #12]
   1b142:	6088      	str	r0, [r1, #8]
   1b144:	6099      	str	r1, [r3, #8]
   1b146:	60c1      	str	r1, [r0, #12]
   1b148:	e7e0      	b.n	1b10c <_free_r+0x7c>
   1b14a:	18ed      	adds	r5, r5, r3
   1b14c:	4e3b      	ldr	r6, [pc, #236]	; (1b23c <_free_r+0x1ac>)
   1b14e:	6893      	ldr	r3, [r2, #8]
   1b150:	42b3      	cmp	r3, r6
   1b152:	d042      	beq.n	1b1da <_free_r+0x14a>
   1b154:	68d2      	ldr	r2, [r2, #12]
   1b156:	4328      	orrs	r0, r5
   1b158:	60da      	str	r2, [r3, #12]
   1b15a:	6093      	str	r3, [r2, #8]
   1b15c:	4b36      	ldr	r3, [pc, #216]	; (1b238 <_free_r+0x1a8>)
   1b15e:	6048      	str	r0, [r1, #4]
   1b160:	514d      	str	r5, [r1, r5]
   1b162:	429d      	cmp	r5, r3
   1b164:	d8d6      	bhi.n	1b114 <_free_r+0x84>
   1b166:	e7c2      	b.n	1b0ee <_free_r+0x5e>
   1b168:	4662      	mov	r2, ip
   1b16a:	18eb      	adds	r3, r5, r3
   1b16c:	4202      	tst	r2, r0
   1b16e:	d106      	bne.n	1b17e <_free_r+0xee>
   1b170:	680a      	ldr	r2, [r1, #0]
   1b172:	1a89      	subs	r1, r1, r2
   1b174:	6888      	ldr	r0, [r1, #8]
   1b176:	189b      	adds	r3, r3, r2
   1b178:	68ca      	ldr	r2, [r1, #12]
   1b17a:	60c2      	str	r2, [r0, #12]
   1b17c:	6090      	str	r0, [r2, #8]
   1b17e:	2201      	movs	r2, #1
   1b180:	431a      	orrs	r2, r3
   1b182:	604a      	str	r2, [r1, #4]
   1b184:	4a2e      	ldr	r2, [pc, #184]	; (1b240 <_free_r+0x1b0>)
   1b186:	60b9      	str	r1, [r7, #8]
   1b188:	6812      	ldr	r2, [r2, #0]
   1b18a:	4293      	cmp	r3, r2
   1b18c:	d3be      	bcc.n	1b10c <_free_r+0x7c>
   1b18e:	4b2d      	ldr	r3, [pc, #180]	; (1b244 <_free_r+0x1b4>)
   1b190:	0020      	movs	r0, r4
   1b192:	6819      	ldr	r1, [r3, #0]
   1b194:	f7ff ff2c 	bl	1aff0 <_malloc_trim_r>
   1b198:	e7b8      	b.n	1b10c <_free_r+0x7c>
   1b19a:	0018      	movs	r0, r3
   1b19c:	e7cf      	b.n	1b13e <_free_r+0xae>
   1b19e:	4666      	mov	r6, ip
   1b1a0:	18d0      	adds	r0, r2, r3
   1b1a2:	6840      	ldr	r0, [r0, #4]
   1b1a4:	4230      	tst	r0, r6
   1b1a6:	d13f      	bne.n	1b228 <_free_r+0x198>
   1b1a8:	6890      	ldr	r0, [r2, #8]
   1b1aa:	195d      	adds	r5, r3, r5
   1b1ac:	68d3      	ldr	r3, [r2, #12]
   1b1ae:	60c3      	str	r3, [r0, #12]
   1b1b0:	6098      	str	r0, [r3, #8]
   1b1b2:	4663      	mov	r3, ip
   1b1b4:	432b      	orrs	r3, r5
   1b1b6:	604b      	str	r3, [r1, #4]
   1b1b8:	514d      	str	r5, [r1, r5]
   1b1ba:	e7a7      	b.n	1b10c <_free_r+0x7c>
   1b1bc:	2814      	cmp	r0, #20
   1b1be:	d814      	bhi.n	1b1ea <_free_r+0x15a>
   1b1c0:	0002      	movs	r2, r0
   1b1c2:	305c      	adds	r0, #92	; 0x5c
   1b1c4:	325b      	adds	r2, #91	; 0x5b
   1b1c6:	00c0      	lsls	r0, r0, #3
   1b1c8:	e7ac      	b.n	1b124 <_free_r+0x94>
   1b1ca:	2301      	movs	r3, #1
   1b1cc:	1092      	asrs	r2, r2, #2
   1b1ce:	4093      	lsls	r3, r2
   1b1d0:	687a      	ldr	r2, [r7, #4]
   1b1d2:	4313      	orrs	r3, r2
   1b1d4:	607b      	str	r3, [r7, #4]
   1b1d6:	0003      	movs	r3, r0
   1b1d8:	e7b2      	b.n	1b140 <_free_r+0xb0>
   1b1da:	4328      	orrs	r0, r5
   1b1dc:	60d9      	str	r1, [r3, #12]
   1b1de:	6099      	str	r1, [r3, #8]
   1b1e0:	60cb      	str	r3, [r1, #12]
   1b1e2:	608b      	str	r3, [r1, #8]
   1b1e4:	6048      	str	r0, [r1, #4]
   1b1e6:	514d      	str	r5, [r1, r5]
   1b1e8:	e790      	b.n	1b10c <_free_r+0x7c>
   1b1ea:	2854      	cmp	r0, #84	; 0x54
   1b1ec:	d805      	bhi.n	1b1fa <_free_r+0x16a>
   1b1ee:	0b28      	lsrs	r0, r5, #12
   1b1f0:	0002      	movs	r2, r0
   1b1f2:	306f      	adds	r0, #111	; 0x6f
   1b1f4:	326e      	adds	r2, #110	; 0x6e
   1b1f6:	00c0      	lsls	r0, r0, #3
   1b1f8:	e794      	b.n	1b124 <_free_r+0x94>
   1b1fa:	22aa      	movs	r2, #170	; 0xaa
   1b1fc:	0052      	lsls	r2, r2, #1
   1b1fe:	4290      	cmp	r0, r2
   1b200:	d805      	bhi.n	1b20e <_free_r+0x17e>
   1b202:	0be8      	lsrs	r0, r5, #15
   1b204:	0002      	movs	r2, r0
   1b206:	3078      	adds	r0, #120	; 0x78
   1b208:	3277      	adds	r2, #119	; 0x77
   1b20a:	00c0      	lsls	r0, r0, #3
   1b20c:	e78a      	b.n	1b124 <_free_r+0x94>
   1b20e:	4a0e      	ldr	r2, [pc, #56]	; (1b248 <_free_r+0x1b8>)
   1b210:	4290      	cmp	r0, r2
   1b212:	d805      	bhi.n	1b220 <_free_r+0x190>
   1b214:	0ca8      	lsrs	r0, r5, #18
   1b216:	0002      	movs	r2, r0
   1b218:	307d      	adds	r0, #125	; 0x7d
   1b21a:	327c      	adds	r2, #124	; 0x7c
   1b21c:	00c0      	lsls	r0, r0, #3
   1b21e:	e781      	b.n	1b124 <_free_r+0x94>
   1b220:	20fe      	movs	r0, #254	; 0xfe
   1b222:	227e      	movs	r2, #126	; 0x7e
   1b224:	0080      	lsls	r0, r0, #2
   1b226:	e77d      	b.n	1b124 <_free_r+0x94>
   1b228:	4663      	mov	r3, ip
   1b22a:	432b      	orrs	r3, r5
   1b22c:	604b      	str	r3, [r1, #4]
   1b22e:	6015      	str	r5, [r2, #0]
   1b230:	e76c      	b.n	1b10c <_free_r+0x7c>
   1b232:	46c0      	nop			; (mov r8, r8)
   1b234:	200005ac 	.word	0x200005ac
   1b238:	000001ff 	.word	0x000001ff
   1b23c:	200005b4 	.word	0x200005b4
   1b240:	200009b8 	.word	0x200009b8
   1b244:	200010e0 	.word	0x200010e0
   1b248:	00000554 	.word	0x00000554

0001b24c <__sfvwrite_r>:
   1b24c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b24e:	464e      	mov	r6, r9
   1b250:	46de      	mov	lr, fp
   1b252:	4657      	mov	r7, sl
   1b254:	4645      	mov	r5, r8
   1b256:	b5e0      	push	{r5, r6, r7, lr}
   1b258:	6893      	ldr	r3, [r2, #8]
   1b25a:	b083      	sub	sp, #12
   1b25c:	9000      	str	r0, [sp, #0]
   1b25e:	000c      	movs	r4, r1
   1b260:	0016      	movs	r6, r2
   1b262:	2b00      	cmp	r3, #0
   1b264:	d025      	beq.n	1b2b2 <__sfvwrite_r+0x66>
   1b266:	898b      	ldrh	r3, [r1, #12]
   1b268:	071a      	lsls	r2, r3, #28
   1b26a:	d52a      	bpl.n	1b2c2 <__sfvwrite_r+0x76>
   1b26c:	690a      	ldr	r2, [r1, #16]
   1b26e:	2a00      	cmp	r2, #0
   1b270:	d027      	beq.n	1b2c2 <__sfvwrite_r+0x76>
   1b272:	6832      	ldr	r2, [r6, #0]
   1b274:	4693      	mov	fp, r2
   1b276:	079a      	lsls	r2, r3, #30
   1b278:	d52f      	bpl.n	1b2da <__sfvwrite_r+0x8e>
   1b27a:	4bb2      	ldr	r3, [pc, #712]	; (1b544 <__sfvwrite_r+0x2f8>)
   1b27c:	2700      	movs	r7, #0
   1b27e:	2500      	movs	r5, #0
   1b280:	4698      	mov	r8, r3
   1b282:	46b1      	mov	r9, r6
   1b284:	2d00      	cmp	r5, #0
   1b286:	d100      	bne.n	1b28a <__sfvwrite_r+0x3e>
   1b288:	e072      	b.n	1b370 <__sfvwrite_r+0x124>
   1b28a:	002b      	movs	r3, r5
   1b28c:	4545      	cmp	r5, r8
   1b28e:	d900      	bls.n	1b292 <__sfvwrite_r+0x46>
   1b290:	4bac      	ldr	r3, [pc, #688]	; (1b544 <__sfvwrite_r+0x2f8>)
   1b292:	003a      	movs	r2, r7
   1b294:	69e1      	ldr	r1, [r4, #28]
   1b296:	9800      	ldr	r0, [sp, #0]
   1b298:	6a66      	ldr	r6, [r4, #36]	; 0x24
   1b29a:	47b0      	blx	r6
   1b29c:	2800      	cmp	r0, #0
   1b29e:	dc00      	bgt.n	1b2a2 <__sfvwrite_r+0x56>
   1b2a0:	e073      	b.n	1b38a <__sfvwrite_r+0x13e>
   1b2a2:	464b      	mov	r3, r9
   1b2a4:	689b      	ldr	r3, [r3, #8]
   1b2a6:	183f      	adds	r7, r7, r0
   1b2a8:	1a2d      	subs	r5, r5, r0
   1b2aa:	1a18      	subs	r0, r3, r0
   1b2ac:	464b      	mov	r3, r9
   1b2ae:	6098      	str	r0, [r3, #8]
   1b2b0:	d1e8      	bne.n	1b284 <__sfvwrite_r+0x38>
   1b2b2:	2000      	movs	r0, #0
   1b2b4:	b003      	add	sp, #12
   1b2b6:	bc3c      	pop	{r2, r3, r4, r5}
   1b2b8:	4690      	mov	r8, r2
   1b2ba:	4699      	mov	r9, r3
   1b2bc:	46a2      	mov	sl, r4
   1b2be:	46ab      	mov	fp, r5
   1b2c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1b2c2:	0021      	movs	r1, r4
   1b2c4:	9800      	ldr	r0, [sp, #0]
   1b2c6:	f7fe fc4b 	bl	19b60 <__swsetup_r>
   1b2ca:	2800      	cmp	r0, #0
   1b2cc:	d000      	beq.n	1b2d0 <__sfvwrite_r+0x84>
   1b2ce:	e130      	b.n	1b532 <__sfvwrite_r+0x2e6>
   1b2d0:	6832      	ldr	r2, [r6, #0]
   1b2d2:	89a3      	ldrh	r3, [r4, #12]
   1b2d4:	4693      	mov	fp, r2
   1b2d6:	079a      	lsls	r2, r3, #30
   1b2d8:	d4cf      	bmi.n	1b27a <__sfvwrite_r+0x2e>
   1b2da:	07da      	lsls	r2, r3, #31
   1b2dc:	d55d      	bpl.n	1b39a <__sfvwrite_r+0x14e>
   1b2de:	2300      	movs	r3, #0
   1b2e0:	2000      	movs	r0, #0
   1b2e2:	469a      	mov	sl, r3
   1b2e4:	2700      	movs	r7, #0
   1b2e6:	001d      	movs	r5, r3
   1b2e8:	46b1      	mov	r9, r6
   1b2ea:	e029      	b.n	1b340 <__sfvwrite_r+0xf4>
   1b2ec:	2800      	cmp	r0, #0
   1b2ee:	d033      	beq.n	1b358 <__sfvwrite_r+0x10c>
   1b2f0:	46a8      	mov	r8, r5
   1b2f2:	42bd      	cmp	r5, r7
   1b2f4:	d900      	bls.n	1b2f8 <__sfvwrite_r+0xac>
   1b2f6:	46b8      	mov	r8, r7
   1b2f8:	6820      	ldr	r0, [r4, #0]
   1b2fa:	6922      	ldr	r2, [r4, #16]
   1b2fc:	4646      	mov	r6, r8
   1b2fe:	6963      	ldr	r3, [r4, #20]
   1b300:	4290      	cmp	r0, r2
   1b302:	d907      	bls.n	1b314 <__sfvwrite_r+0xc8>
   1b304:	68a2      	ldr	r2, [r4, #8]
   1b306:	4694      	mov	ip, r2
   1b308:	449c      	add	ip, r3
   1b30a:	4662      	mov	r2, ip
   1b30c:	9201      	str	r2, [sp, #4]
   1b30e:	45e0      	cmp	r8, ip
   1b310:	dd00      	ble.n	1b314 <__sfvwrite_r+0xc8>
   1b312:	e0e9      	b.n	1b4e8 <__sfvwrite_r+0x29c>
   1b314:	4598      	cmp	r8, r3
   1b316:	da00      	bge.n	1b31a <__sfvwrite_r+0xce>
   1b318:	e08f      	b.n	1b43a <__sfvwrite_r+0x1ee>
   1b31a:	6a66      	ldr	r6, [r4, #36]	; 0x24
   1b31c:	4652      	mov	r2, sl
   1b31e:	69e1      	ldr	r1, [r4, #28]
   1b320:	9800      	ldr	r0, [sp, #0]
   1b322:	47b0      	blx	r6
   1b324:	1e06      	subs	r6, r0, #0
   1b326:	dd30      	ble.n	1b38a <__sfvwrite_r+0x13e>
   1b328:	1bad      	subs	r5, r5, r6
   1b32a:	2001      	movs	r0, #1
   1b32c:	2d00      	cmp	r5, #0
   1b32e:	d026      	beq.n	1b37e <__sfvwrite_r+0x132>
   1b330:	464b      	mov	r3, r9
   1b332:	689b      	ldr	r3, [r3, #8]
   1b334:	44b2      	add	sl, r6
   1b336:	1bbf      	subs	r7, r7, r6
   1b338:	1b9e      	subs	r6, r3, r6
   1b33a:	464b      	mov	r3, r9
   1b33c:	609e      	str	r6, [r3, #8]
   1b33e:	d0b8      	beq.n	1b2b2 <__sfvwrite_r+0x66>
   1b340:	2f00      	cmp	r7, #0
   1b342:	d1d3      	bne.n	1b2ec <__sfvwrite_r+0xa0>
   1b344:	465b      	mov	r3, fp
   1b346:	681b      	ldr	r3, [r3, #0]
   1b348:	469a      	mov	sl, r3
   1b34a:	465b      	mov	r3, fp
   1b34c:	685f      	ldr	r7, [r3, #4]
   1b34e:	2308      	movs	r3, #8
   1b350:	469c      	mov	ip, r3
   1b352:	44e3      	add	fp, ip
   1b354:	2f00      	cmp	r7, #0
   1b356:	d0f5      	beq.n	1b344 <__sfvwrite_r+0xf8>
   1b358:	003a      	movs	r2, r7
   1b35a:	210a      	movs	r1, #10
   1b35c:	4650      	mov	r0, sl
   1b35e:	f000 f9ab 	bl	1b6b8 <memchr>
   1b362:	2800      	cmp	r0, #0
   1b364:	d100      	bne.n	1b368 <__sfvwrite_r+0x11c>
   1b366:	e0e2      	b.n	1b52e <__sfvwrite_r+0x2e2>
   1b368:	4653      	mov	r3, sl
   1b36a:	3001      	adds	r0, #1
   1b36c:	1ac5      	subs	r5, r0, r3
   1b36e:	e7bf      	b.n	1b2f0 <__sfvwrite_r+0xa4>
   1b370:	465b      	mov	r3, fp
   1b372:	681f      	ldr	r7, [r3, #0]
   1b374:	685d      	ldr	r5, [r3, #4]
   1b376:	2308      	movs	r3, #8
   1b378:	469c      	mov	ip, r3
   1b37a:	44e3      	add	fp, ip
   1b37c:	e782      	b.n	1b284 <__sfvwrite_r+0x38>
   1b37e:	0021      	movs	r1, r4
   1b380:	9800      	ldr	r0, [sp, #0]
   1b382:	f7ff fd81 	bl	1ae88 <_fflush_r>
   1b386:	2800      	cmp	r0, #0
   1b388:	d0d2      	beq.n	1b330 <__sfvwrite_r+0xe4>
   1b38a:	220c      	movs	r2, #12
   1b38c:	5ea3      	ldrsh	r3, [r4, r2]
   1b38e:	2240      	movs	r2, #64	; 0x40
   1b390:	2001      	movs	r0, #1
   1b392:	4313      	orrs	r3, r2
   1b394:	81a3      	strh	r3, [r4, #12]
   1b396:	4240      	negs	r0, r0
   1b398:	e78c      	b.n	1b2b4 <__sfvwrite_r+0x68>
   1b39a:	2200      	movs	r2, #0
   1b39c:	4691      	mov	r9, r2
   1b39e:	464d      	mov	r5, r9
   1b3a0:	2d00      	cmp	r5, #0
   1b3a2:	d023      	beq.n	1b3ec <__sfvwrite_r+0x1a0>
   1b3a4:	68a2      	ldr	r2, [r4, #8]
   1b3a6:	4690      	mov	r8, r2
   1b3a8:	2280      	movs	r2, #128	; 0x80
   1b3aa:	0092      	lsls	r2, r2, #2
   1b3ac:	4213      	tst	r3, r2
   1b3ae:	d026      	beq.n	1b3fe <__sfvwrite_r+0x1b2>
   1b3b0:	46c2      	mov	sl, r8
   1b3b2:	4545      	cmp	r5, r8
   1b3b4:	d34d      	bcc.n	1b452 <__sfvwrite_r+0x206>
   1b3b6:	2290      	movs	r2, #144	; 0x90
   1b3b8:	00d2      	lsls	r2, r2, #3
   1b3ba:	4213      	tst	r3, r2
   1b3bc:	d14e      	bne.n	1b45c <__sfvwrite_r+0x210>
   1b3be:	002f      	movs	r7, r5
   1b3c0:	6820      	ldr	r0, [r4, #0]
   1b3c2:	4652      	mov	r2, sl
   1b3c4:	4649      	mov	r1, r9
   1b3c6:	f7fa ff6f 	bl	162a8 <memmove>
   1b3ca:	4642      	mov	r2, r8
   1b3cc:	68a3      	ldr	r3, [r4, #8]
   1b3ce:	1a98      	subs	r0, r3, r2
   1b3d0:	6823      	ldr	r3, [r4, #0]
   1b3d2:	60a0      	str	r0, [r4, #8]
   1b3d4:	4453      	add	r3, sl
   1b3d6:	6023      	str	r3, [r4, #0]
   1b3d8:	68b3      	ldr	r3, [r6, #8]
   1b3da:	44b9      	add	r9, r7
   1b3dc:	1bed      	subs	r5, r5, r7
   1b3de:	1bdf      	subs	r7, r3, r7
   1b3e0:	60b7      	str	r7, [r6, #8]
   1b3e2:	d100      	bne.n	1b3e6 <__sfvwrite_r+0x19a>
   1b3e4:	e765      	b.n	1b2b2 <__sfvwrite_r+0x66>
   1b3e6:	89a3      	ldrh	r3, [r4, #12]
   1b3e8:	2d00      	cmp	r5, #0
   1b3ea:	d1db      	bne.n	1b3a4 <__sfvwrite_r+0x158>
   1b3ec:	465a      	mov	r2, fp
   1b3ee:	6812      	ldr	r2, [r2, #0]
   1b3f0:	4691      	mov	r9, r2
   1b3f2:	465a      	mov	r2, fp
   1b3f4:	6855      	ldr	r5, [r2, #4]
   1b3f6:	2208      	movs	r2, #8
   1b3f8:	4694      	mov	ip, r2
   1b3fa:	44e3      	add	fp, ip
   1b3fc:	e7d0      	b.n	1b3a0 <__sfvwrite_r+0x154>
   1b3fe:	6820      	ldr	r0, [r4, #0]
   1b400:	6923      	ldr	r3, [r4, #16]
   1b402:	4298      	cmp	r0, r3
   1b404:	d802      	bhi.n	1b40c <__sfvwrite_r+0x1c0>
   1b406:	6967      	ldr	r7, [r4, #20]
   1b408:	42bd      	cmp	r5, r7
   1b40a:	d259      	bcs.n	1b4c0 <__sfvwrite_r+0x274>
   1b40c:	4647      	mov	r7, r8
   1b40e:	42af      	cmp	r7, r5
   1b410:	d900      	bls.n	1b414 <__sfvwrite_r+0x1c8>
   1b412:	002f      	movs	r7, r5
   1b414:	003a      	movs	r2, r7
   1b416:	4649      	mov	r1, r9
   1b418:	f7fa ff46 	bl	162a8 <memmove>
   1b41c:	68a3      	ldr	r3, [r4, #8]
   1b41e:	6822      	ldr	r2, [r4, #0]
   1b420:	1bdb      	subs	r3, r3, r7
   1b422:	19d2      	adds	r2, r2, r7
   1b424:	60a3      	str	r3, [r4, #8]
   1b426:	6022      	str	r2, [r4, #0]
   1b428:	2b00      	cmp	r3, #0
   1b42a:	d1d5      	bne.n	1b3d8 <__sfvwrite_r+0x18c>
   1b42c:	0021      	movs	r1, r4
   1b42e:	9800      	ldr	r0, [sp, #0]
   1b430:	f7ff fd2a 	bl	1ae88 <_fflush_r>
   1b434:	2800      	cmp	r0, #0
   1b436:	d0cf      	beq.n	1b3d8 <__sfvwrite_r+0x18c>
   1b438:	e7a7      	b.n	1b38a <__sfvwrite_r+0x13e>
   1b43a:	4642      	mov	r2, r8
   1b43c:	4651      	mov	r1, sl
   1b43e:	f7fa ff33 	bl	162a8 <memmove>
   1b442:	4642      	mov	r2, r8
   1b444:	68a3      	ldr	r3, [r4, #8]
   1b446:	1a9b      	subs	r3, r3, r2
   1b448:	60a3      	str	r3, [r4, #8]
   1b44a:	6823      	ldr	r3, [r4, #0]
   1b44c:	4443      	add	r3, r8
   1b44e:	6023      	str	r3, [r4, #0]
   1b450:	e76a      	b.n	1b328 <__sfvwrite_r+0xdc>
   1b452:	46a8      	mov	r8, r5
   1b454:	6820      	ldr	r0, [r4, #0]
   1b456:	002f      	movs	r7, r5
   1b458:	46aa      	mov	sl, r5
   1b45a:	e7b2      	b.n	1b3c2 <__sfvwrite_r+0x176>
   1b45c:	6921      	ldr	r1, [r4, #16]
   1b45e:	6822      	ldr	r2, [r4, #0]
   1b460:	1a52      	subs	r2, r2, r1
   1b462:	4692      	mov	sl, r2
   1b464:	6962      	ldr	r2, [r4, #20]
   1b466:	0057      	lsls	r7, r2, #1
   1b468:	18bf      	adds	r7, r7, r2
   1b46a:	0ffa      	lsrs	r2, r7, #31
   1b46c:	19d7      	adds	r7, r2, r7
   1b46e:	4652      	mov	r2, sl
   1b470:	1c50      	adds	r0, r2, #1
   1b472:	107f      	asrs	r7, r7, #1
   1b474:	1940      	adds	r0, r0, r5
   1b476:	003a      	movs	r2, r7
   1b478:	42b8      	cmp	r0, r7
   1b47a:	d901      	bls.n	1b480 <__sfvwrite_r+0x234>
   1b47c:	0007      	movs	r7, r0
   1b47e:	0002      	movs	r2, r0
   1b480:	055b      	lsls	r3, r3, #21
   1b482:	d542      	bpl.n	1b50a <__sfvwrite_r+0x2be>
   1b484:	0011      	movs	r1, r2
   1b486:	9800      	ldr	r0, [sp, #0]
   1b488:	f7fa fbdc 	bl	15c44 <_malloc_r>
   1b48c:	4680      	mov	r8, r0
   1b48e:	1e03      	subs	r3, r0, #0
   1b490:	d052      	beq.n	1b538 <__sfvwrite_r+0x2ec>
   1b492:	4652      	mov	r2, sl
   1b494:	6921      	ldr	r1, [r4, #16]
   1b496:	f7fa fec5 	bl	16224 <memcpy>
   1b49a:	89a3      	ldrh	r3, [r4, #12]
   1b49c:	4a2a      	ldr	r2, [pc, #168]	; (1b548 <__sfvwrite_r+0x2fc>)
   1b49e:	4013      	ands	r3, r2
   1b4a0:	2280      	movs	r2, #128	; 0x80
   1b4a2:	4313      	orrs	r3, r2
   1b4a4:	81a3      	strh	r3, [r4, #12]
   1b4a6:	4643      	mov	r3, r8
   1b4a8:	4640      	mov	r0, r8
   1b4aa:	6123      	str	r3, [r4, #16]
   1b4ac:	4653      	mov	r3, sl
   1b4ae:	4450      	add	r0, sl
   1b4b0:	6167      	str	r7, [r4, #20]
   1b4b2:	1aff      	subs	r7, r7, r3
   1b4b4:	60a7      	str	r7, [r4, #8]
   1b4b6:	6020      	str	r0, [r4, #0]
   1b4b8:	46a8      	mov	r8, r5
   1b4ba:	002f      	movs	r7, r5
   1b4bc:	46aa      	mov	sl, r5
   1b4be:	e780      	b.n	1b3c2 <__sfvwrite_r+0x176>
   1b4c0:	4b22      	ldr	r3, [pc, #136]	; (1b54c <__sfvwrite_r+0x300>)
   1b4c2:	0028      	movs	r0, r5
   1b4c4:	429d      	cmp	r5, r3
   1b4c6:	d900      	bls.n	1b4ca <__sfvwrite_r+0x27e>
   1b4c8:	0018      	movs	r0, r3
   1b4ca:	0039      	movs	r1, r7
   1b4cc:	f7f7 fb78 	bl	12bc0 <__divsi3>
   1b4d0:	003b      	movs	r3, r7
   1b4d2:	464a      	mov	r2, r9
   1b4d4:	4343      	muls	r3, r0
   1b4d6:	69e1      	ldr	r1, [r4, #28]
   1b4d8:	9800      	ldr	r0, [sp, #0]
   1b4da:	6a67      	ldr	r7, [r4, #36]	; 0x24
   1b4dc:	47b8      	blx	r7
   1b4de:	2800      	cmp	r0, #0
   1b4e0:	dc00      	bgt.n	1b4e4 <__sfvwrite_r+0x298>
   1b4e2:	e752      	b.n	1b38a <__sfvwrite_r+0x13e>
   1b4e4:	0007      	movs	r7, r0
   1b4e6:	e777      	b.n	1b3d8 <__sfvwrite_r+0x18c>
   1b4e8:	4666      	mov	r6, ip
   1b4ea:	4651      	mov	r1, sl
   1b4ec:	f7fa fedc 	bl	162a8 <memmove>
   1b4f0:	46b4      	mov	ip, r6
   1b4f2:	6823      	ldr	r3, [r4, #0]
   1b4f4:	0021      	movs	r1, r4
   1b4f6:	4463      	add	r3, ip
   1b4f8:	6023      	str	r3, [r4, #0]
   1b4fa:	9800      	ldr	r0, [sp, #0]
   1b4fc:	f7ff fcc4 	bl	1ae88 <_fflush_r>
   1b500:	2800      	cmp	r0, #0
   1b502:	d000      	beq.n	1b506 <__sfvwrite_r+0x2ba>
   1b504:	e741      	b.n	1b38a <__sfvwrite_r+0x13e>
   1b506:	9e01      	ldr	r6, [sp, #4]
   1b508:	e70e      	b.n	1b328 <__sfvwrite_r+0xdc>
   1b50a:	9800      	ldr	r0, [sp, #0]
   1b50c:	f000 fc5c 	bl	1bdc8 <_realloc_r>
   1b510:	4680      	mov	r8, r0
   1b512:	2800      	cmp	r0, #0
   1b514:	d1c7      	bne.n	1b4a6 <__sfvwrite_r+0x25a>
   1b516:	9d00      	ldr	r5, [sp, #0]
   1b518:	6921      	ldr	r1, [r4, #16]
   1b51a:	0028      	movs	r0, r5
   1b51c:	f7ff fdb8 	bl	1b090 <_free_r>
   1b520:	2280      	movs	r2, #128	; 0x80
   1b522:	89a3      	ldrh	r3, [r4, #12]
   1b524:	4393      	bics	r3, r2
   1b526:	3a74      	subs	r2, #116	; 0x74
   1b528:	b21b      	sxth	r3, r3
   1b52a:	602a      	str	r2, [r5, #0]
   1b52c:	e72f      	b.n	1b38e <__sfvwrite_r+0x142>
   1b52e:	1c7d      	adds	r5, r7, #1
   1b530:	e6de      	b.n	1b2f0 <__sfvwrite_r+0xa4>
   1b532:	2001      	movs	r0, #1
   1b534:	4240      	negs	r0, r0
   1b536:	e6bd      	b.n	1b2b4 <__sfvwrite_r+0x68>
   1b538:	9a00      	ldr	r2, [sp, #0]
   1b53a:	330c      	adds	r3, #12
   1b53c:	6013      	str	r3, [r2, #0]
   1b53e:	220c      	movs	r2, #12
   1b540:	5ea3      	ldrsh	r3, [r4, r2]
   1b542:	e724      	b.n	1b38e <__sfvwrite_r+0x142>
   1b544:	7ffffc00 	.word	0x7ffffc00
   1b548:	fffffb7f 	.word	0xfffffb7f
   1b54c:	7fffffff 	.word	0x7fffffff

0001b550 <_fwalk_reent>:
   1b550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1b552:	4647      	mov	r7, r8
   1b554:	46ce      	mov	lr, r9
   1b556:	b580      	push	{r7, lr}
   1b558:	27b8      	movs	r7, #184	; 0xb8
   1b55a:	4680      	mov	r8, r0
   1b55c:	00bf      	lsls	r7, r7, #2
   1b55e:	4447      	add	r7, r8
   1b560:	4689      	mov	r9, r1
   1b562:	2600      	movs	r6, #0
   1b564:	2f00      	cmp	r7, #0
   1b566:	d014      	beq.n	1b592 <_fwalk_reent+0x42>
   1b568:	687b      	ldr	r3, [r7, #4]
   1b56a:	68bc      	ldr	r4, [r7, #8]
   1b56c:	1e5d      	subs	r5, r3, #1
   1b56e:	d40d      	bmi.n	1b58c <_fwalk_reent+0x3c>
   1b570:	89a3      	ldrh	r3, [r4, #12]
   1b572:	2b01      	cmp	r3, #1
   1b574:	d907      	bls.n	1b586 <_fwalk_reent+0x36>
   1b576:	220e      	movs	r2, #14
   1b578:	5ea3      	ldrsh	r3, [r4, r2]
   1b57a:	3301      	adds	r3, #1
   1b57c:	d003      	beq.n	1b586 <_fwalk_reent+0x36>
   1b57e:	0021      	movs	r1, r4
   1b580:	4640      	mov	r0, r8
   1b582:	47c8      	blx	r9
   1b584:	4306      	orrs	r6, r0
   1b586:	3468      	adds	r4, #104	; 0x68
   1b588:	3d01      	subs	r5, #1
   1b58a:	d2f1      	bcs.n	1b570 <_fwalk_reent+0x20>
   1b58c:	683f      	ldr	r7, [r7, #0]
   1b58e:	2f00      	cmp	r7, #0
   1b590:	d1ea      	bne.n	1b568 <_fwalk_reent+0x18>
   1b592:	0030      	movs	r0, r6
   1b594:	bc0c      	pop	{r2, r3}
   1b596:	4690      	mov	r8, r2
   1b598:	4699      	mov	r9, r3
   1b59a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001b59c <_localeconv_r>:
   1b59c:	4b04      	ldr	r3, [pc, #16]	; (1b5b0 <_localeconv_r+0x14>)
   1b59e:	681b      	ldr	r3, [r3, #0]
   1b5a0:	6b58      	ldr	r0, [r3, #52]	; 0x34
   1b5a2:	2800      	cmp	r0, #0
   1b5a4:	d001      	beq.n	1b5aa <_localeconv_r+0xe>
   1b5a6:	30f0      	adds	r0, #240	; 0xf0
   1b5a8:	4770      	bx	lr
   1b5aa:	4802      	ldr	r0, [pc, #8]	; (1b5b4 <_localeconv_r+0x18>)
   1b5ac:	e7fb      	b.n	1b5a6 <_localeconv_r+0xa>
   1b5ae:	46c0      	nop			; (mov r8, r8)
   1b5b0:	20000010 	.word	0x20000010
   1b5b4:	20000440 	.word	0x20000440

0001b5b8 <__retarget_lock_init_recursive>:
   1b5b8:	4770      	bx	lr
   1b5ba:	46c0      	nop			; (mov r8, r8)

0001b5bc <__retarget_lock_close_recursive>:
   1b5bc:	4770      	bx	lr
   1b5be:	46c0      	nop			; (mov r8, r8)

0001b5c0 <__retarget_lock_acquire_recursive>:
   1b5c0:	4770      	bx	lr
   1b5c2:	46c0      	nop			; (mov r8, r8)

0001b5c4 <__retarget_lock_release_recursive>:
   1b5c4:	4770      	bx	lr
   1b5c6:	46c0      	nop			; (mov r8, r8)

0001b5c8 <__swhatbuf_r>:
   1b5c8:	b570      	push	{r4, r5, r6, lr}
   1b5ca:	000c      	movs	r4, r1
   1b5cc:	001e      	movs	r6, r3
   1b5ce:	230e      	movs	r3, #14
   1b5d0:	5ec9      	ldrsh	r1, [r1, r3]
   1b5d2:	b090      	sub	sp, #64	; 0x40
   1b5d4:	0015      	movs	r5, r2
   1b5d6:	2900      	cmp	r1, #0
   1b5d8:	db15      	blt.n	1b606 <__swhatbuf_r+0x3e>
   1b5da:	aa01      	add	r2, sp, #4
   1b5dc:	f001 f8f6 	bl	1c7cc <_fstat_r>
   1b5e0:	2800      	cmp	r0, #0
   1b5e2:	db10      	blt.n	1b606 <__swhatbuf_r+0x3e>
   1b5e4:	22f0      	movs	r2, #240	; 0xf0
   1b5e6:	9b02      	ldr	r3, [sp, #8]
   1b5e8:	0212      	lsls	r2, r2, #8
   1b5ea:	4013      	ands	r3, r2
   1b5ec:	4a0d      	ldr	r2, [pc, #52]	; (1b624 <__swhatbuf_r+0x5c>)
   1b5ee:	2080      	movs	r0, #128	; 0x80
   1b5f0:	4694      	mov	ip, r2
   1b5f2:	4463      	add	r3, ip
   1b5f4:	425a      	negs	r2, r3
   1b5f6:	4153      	adcs	r3, r2
   1b5f8:	6033      	str	r3, [r6, #0]
   1b5fa:	2380      	movs	r3, #128	; 0x80
   1b5fc:	00db      	lsls	r3, r3, #3
   1b5fe:	602b      	str	r3, [r5, #0]
   1b600:	0100      	lsls	r0, r0, #4
   1b602:	b010      	add	sp, #64	; 0x40
   1b604:	bd70      	pop	{r4, r5, r6, pc}
   1b606:	2300      	movs	r3, #0
   1b608:	6033      	str	r3, [r6, #0]
   1b60a:	89a3      	ldrh	r3, [r4, #12]
   1b60c:	061b      	lsls	r3, r3, #24
   1b60e:	d503      	bpl.n	1b618 <__swhatbuf_r+0x50>
   1b610:	2340      	movs	r3, #64	; 0x40
   1b612:	2000      	movs	r0, #0
   1b614:	602b      	str	r3, [r5, #0]
   1b616:	e7f4      	b.n	1b602 <__swhatbuf_r+0x3a>
   1b618:	2380      	movs	r3, #128	; 0x80
   1b61a:	00db      	lsls	r3, r3, #3
   1b61c:	602b      	str	r3, [r5, #0]
   1b61e:	2000      	movs	r0, #0
   1b620:	e7ef      	b.n	1b602 <__swhatbuf_r+0x3a>
   1b622:	46c0      	nop			; (mov r8, r8)
   1b624:	ffffe000 	.word	0xffffe000

0001b628 <__smakebuf_r>:
   1b628:	b570      	push	{r4, r5, r6, lr}
   1b62a:	898b      	ldrh	r3, [r1, #12]
   1b62c:	b082      	sub	sp, #8
   1b62e:	0006      	movs	r6, r0
   1b630:	000c      	movs	r4, r1
   1b632:	079b      	lsls	r3, r3, #30
   1b634:	d507      	bpl.n	1b646 <__smakebuf_r+0x1e>
   1b636:	0023      	movs	r3, r4
   1b638:	3343      	adds	r3, #67	; 0x43
   1b63a:	6023      	str	r3, [r4, #0]
   1b63c:	6123      	str	r3, [r4, #16]
   1b63e:	2301      	movs	r3, #1
   1b640:	6163      	str	r3, [r4, #20]
   1b642:	b002      	add	sp, #8
   1b644:	bd70      	pop	{r4, r5, r6, pc}
   1b646:	ab01      	add	r3, sp, #4
   1b648:	466a      	mov	r2, sp
   1b64a:	f7ff ffbd 	bl	1b5c8 <__swhatbuf_r>
   1b64e:	9900      	ldr	r1, [sp, #0]
   1b650:	0005      	movs	r5, r0
   1b652:	0030      	movs	r0, r6
   1b654:	f7fa faf6 	bl	15c44 <_malloc_r>
   1b658:	2800      	cmp	r0, #0
   1b65a:	d01e      	beq.n	1b69a <__smakebuf_r+0x72>
   1b65c:	2280      	movs	r2, #128	; 0x80
   1b65e:	4b15      	ldr	r3, [pc, #84]	; (1b6b4 <__smakebuf_r+0x8c>)
   1b660:	63f3      	str	r3, [r6, #60]	; 0x3c
   1b662:	89a3      	ldrh	r3, [r4, #12]
   1b664:	6020      	str	r0, [r4, #0]
   1b666:	4313      	orrs	r3, r2
   1b668:	9a00      	ldr	r2, [sp, #0]
   1b66a:	b21b      	sxth	r3, r3
   1b66c:	6162      	str	r2, [r4, #20]
   1b66e:	9a01      	ldr	r2, [sp, #4]
   1b670:	81a3      	strh	r3, [r4, #12]
   1b672:	6120      	str	r0, [r4, #16]
   1b674:	2a00      	cmp	r2, #0
   1b676:	d102      	bne.n	1b67e <__smakebuf_r+0x56>
   1b678:	432b      	orrs	r3, r5
   1b67a:	81a3      	strh	r3, [r4, #12]
   1b67c:	e7e1      	b.n	1b642 <__smakebuf_r+0x1a>
   1b67e:	230e      	movs	r3, #14
   1b680:	5ee1      	ldrsh	r1, [r4, r3]
   1b682:	0030      	movs	r0, r6
   1b684:	f001 f8b6 	bl	1c7f4 <_isatty_r>
   1b688:	2800      	cmp	r0, #0
   1b68a:	d010      	beq.n	1b6ae <__smakebuf_r+0x86>
   1b68c:	2203      	movs	r2, #3
   1b68e:	89a3      	ldrh	r3, [r4, #12]
   1b690:	4393      	bics	r3, r2
   1b692:	2201      	movs	r2, #1
   1b694:	4313      	orrs	r3, r2
   1b696:	b21b      	sxth	r3, r3
   1b698:	e7ee      	b.n	1b678 <__smakebuf_r+0x50>
   1b69a:	220c      	movs	r2, #12
   1b69c:	5ea3      	ldrsh	r3, [r4, r2]
   1b69e:	059a      	lsls	r2, r3, #22
   1b6a0:	d4cf      	bmi.n	1b642 <__smakebuf_r+0x1a>
   1b6a2:	2203      	movs	r2, #3
   1b6a4:	4393      	bics	r3, r2
   1b6a6:	2202      	movs	r2, #2
   1b6a8:	4313      	orrs	r3, r2
   1b6aa:	81a3      	strh	r3, [r4, #12]
   1b6ac:	e7c3      	b.n	1b636 <__smakebuf_r+0xe>
   1b6ae:	220c      	movs	r2, #12
   1b6b0:	5ea3      	ldrsh	r3, [r4, r2]
   1b6b2:	e7e1      	b.n	1b678 <__smakebuf_r+0x50>
   1b6b4:	0001aedd 	.word	0x0001aedd

0001b6b8 <memchr>:
   1b6b8:	b570      	push	{r4, r5, r6, lr}
   1b6ba:	b2cd      	uxtb	r5, r1
   1b6bc:	0783      	lsls	r3, r0, #30
   1b6be:	d034      	beq.n	1b72a <memchr+0x72>
   1b6c0:	1e54      	subs	r4, r2, #1
   1b6c2:	2a00      	cmp	r2, #0
   1b6c4:	d01b      	beq.n	1b6fe <memchr+0x46>
   1b6c6:	7803      	ldrb	r3, [r0, #0]
   1b6c8:	42ab      	cmp	r3, r5
   1b6ca:	d019      	beq.n	1b700 <memchr+0x48>
   1b6cc:	2203      	movs	r2, #3
   1b6ce:	e004      	b.n	1b6da <memchr+0x22>
   1b6d0:	3c01      	subs	r4, #1
   1b6d2:	d314      	bcc.n	1b6fe <memchr+0x46>
   1b6d4:	7803      	ldrb	r3, [r0, #0]
   1b6d6:	42ab      	cmp	r3, r5
   1b6d8:	d012      	beq.n	1b700 <memchr+0x48>
   1b6da:	3001      	adds	r0, #1
   1b6dc:	4210      	tst	r0, r2
   1b6de:	d1f7      	bne.n	1b6d0 <memchr+0x18>
   1b6e0:	2c03      	cmp	r4, #3
   1b6e2:	d80e      	bhi.n	1b702 <memchr+0x4a>
   1b6e4:	2c00      	cmp	r4, #0
   1b6e6:	d00a      	beq.n	1b6fe <memchr+0x46>
   1b6e8:	7803      	ldrb	r3, [r0, #0]
   1b6ea:	42ab      	cmp	r3, r5
   1b6ec:	d008      	beq.n	1b700 <memchr+0x48>
   1b6ee:	1904      	adds	r4, r0, r4
   1b6f0:	e002      	b.n	1b6f8 <memchr+0x40>
   1b6f2:	7803      	ldrb	r3, [r0, #0]
   1b6f4:	42ab      	cmp	r3, r5
   1b6f6:	d003      	beq.n	1b700 <memchr+0x48>
   1b6f8:	3001      	adds	r0, #1
   1b6fa:	4284      	cmp	r4, r0
   1b6fc:	d1f9      	bne.n	1b6f2 <memchr+0x3a>
   1b6fe:	2000      	movs	r0, #0
   1b700:	bd70      	pop	{r4, r5, r6, pc}
   1b702:	22ff      	movs	r2, #255	; 0xff
   1b704:	060b      	lsls	r3, r1, #24
   1b706:	0c1b      	lsrs	r3, r3, #16
   1b708:	4011      	ands	r1, r2
   1b70a:	4319      	orrs	r1, r3
   1b70c:	040b      	lsls	r3, r1, #16
   1b70e:	4e08      	ldr	r6, [pc, #32]	; (1b730 <memchr+0x78>)
   1b710:	4319      	orrs	r1, r3
   1b712:	6803      	ldr	r3, [r0, #0]
   1b714:	4a07      	ldr	r2, [pc, #28]	; (1b734 <memchr+0x7c>)
   1b716:	404b      	eors	r3, r1
   1b718:	189a      	adds	r2, r3, r2
   1b71a:	439a      	bics	r2, r3
   1b71c:	4232      	tst	r2, r6
   1b71e:	d1e3      	bne.n	1b6e8 <memchr+0x30>
   1b720:	3c04      	subs	r4, #4
   1b722:	3004      	adds	r0, #4
   1b724:	2c03      	cmp	r4, #3
   1b726:	d8f4      	bhi.n	1b712 <memchr+0x5a>
   1b728:	e7dc      	b.n	1b6e4 <memchr+0x2c>
   1b72a:	0014      	movs	r4, r2
   1b72c:	e7d8      	b.n	1b6e0 <memchr+0x28>
   1b72e:	46c0      	nop			; (mov r8, r8)
   1b730:	80808080 	.word	0x80808080
   1b734:	fefefeff 	.word	0xfefefeff

0001b738 <_Balloc>:
   1b738:	b570      	push	{r4, r5, r6, lr}
   1b73a:	0004      	movs	r4, r0
   1b73c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
   1b73e:	000d      	movs	r5, r1
   1b740:	2800      	cmp	r0, #0
   1b742:	d00a      	beq.n	1b75a <_Balloc+0x22>
   1b744:	00ab      	lsls	r3, r5, #2
   1b746:	18c3      	adds	r3, r0, r3
   1b748:	6818      	ldr	r0, [r3, #0]
   1b74a:	2800      	cmp	r0, #0
   1b74c:	d00f      	beq.n	1b76e <_Balloc+0x36>
   1b74e:	6802      	ldr	r2, [r0, #0]
   1b750:	601a      	str	r2, [r3, #0]
   1b752:	2300      	movs	r3, #0
   1b754:	6103      	str	r3, [r0, #16]
   1b756:	60c3      	str	r3, [r0, #12]
   1b758:	bd70      	pop	{r4, r5, r6, pc}
   1b75a:	2221      	movs	r2, #33	; 0x21
   1b75c:	2104      	movs	r1, #4
   1b75e:	0020      	movs	r0, r4
   1b760:	f000 ff16 	bl	1c590 <_calloc_r>
   1b764:	64e0      	str	r0, [r4, #76]	; 0x4c
   1b766:	2800      	cmp	r0, #0
   1b768:	d1ec      	bne.n	1b744 <_Balloc+0xc>
   1b76a:	2000      	movs	r0, #0
   1b76c:	e7f4      	b.n	1b758 <_Balloc+0x20>
   1b76e:	2601      	movs	r6, #1
   1b770:	40ae      	lsls	r6, r5
   1b772:	1d72      	adds	r2, r6, #5
   1b774:	0092      	lsls	r2, r2, #2
   1b776:	2101      	movs	r1, #1
   1b778:	0020      	movs	r0, r4
   1b77a:	f000 ff09 	bl	1c590 <_calloc_r>
   1b77e:	2800      	cmp	r0, #0
   1b780:	d0f3      	beq.n	1b76a <_Balloc+0x32>
   1b782:	6045      	str	r5, [r0, #4]
   1b784:	6086      	str	r6, [r0, #8]
   1b786:	e7e4      	b.n	1b752 <_Balloc+0x1a>

0001b788 <_Bfree>:
   1b788:	2900      	cmp	r1, #0
   1b78a:	d006      	beq.n	1b79a <_Bfree+0x12>
   1b78c:	684b      	ldr	r3, [r1, #4]
   1b78e:	009a      	lsls	r2, r3, #2
   1b790:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   1b792:	189b      	adds	r3, r3, r2
   1b794:	681a      	ldr	r2, [r3, #0]
   1b796:	600a      	str	r2, [r1, #0]
   1b798:	6019      	str	r1, [r3, #0]
   1b79a:	4770      	bx	lr

0001b79c <__multadd>:
   1b79c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1b79e:	46ce      	mov	lr, r9
   1b7a0:	4647      	mov	r7, r8
   1b7a2:	4681      	mov	r9, r0
   1b7a4:	0008      	movs	r0, r1
   1b7a6:	b580      	push	{r7, lr}
   1b7a8:	000d      	movs	r5, r1
   1b7aa:	690c      	ldr	r4, [r1, #16]
   1b7ac:	001f      	movs	r7, r3
   1b7ae:	2100      	movs	r1, #0
   1b7b0:	3014      	adds	r0, #20
   1b7b2:	6803      	ldr	r3, [r0, #0]
   1b7b4:	3101      	adds	r1, #1
   1b7b6:	041e      	lsls	r6, r3, #16
   1b7b8:	0c36      	lsrs	r6, r6, #16
   1b7ba:	4356      	muls	r6, r2
   1b7bc:	0c1b      	lsrs	r3, r3, #16
   1b7be:	4353      	muls	r3, r2
   1b7c0:	19f6      	adds	r6, r6, r7
   1b7c2:	0c37      	lsrs	r7, r6, #16
   1b7c4:	19db      	adds	r3, r3, r7
   1b7c6:	0436      	lsls	r6, r6, #16
   1b7c8:	0c1f      	lsrs	r7, r3, #16
   1b7ca:	0c36      	lsrs	r6, r6, #16
   1b7cc:	041b      	lsls	r3, r3, #16
   1b7ce:	199b      	adds	r3, r3, r6
   1b7d0:	c008      	stmia	r0!, {r3}
   1b7d2:	428c      	cmp	r4, r1
   1b7d4:	dced      	bgt.n	1b7b2 <__multadd+0x16>
   1b7d6:	2f00      	cmp	r7, #0
   1b7d8:	d008      	beq.n	1b7ec <__multadd+0x50>
   1b7da:	68ab      	ldr	r3, [r5, #8]
   1b7dc:	429c      	cmp	r4, r3
   1b7de:	da0a      	bge.n	1b7f6 <__multadd+0x5a>
   1b7e0:	1d23      	adds	r3, r4, #4
   1b7e2:	009b      	lsls	r3, r3, #2
   1b7e4:	18eb      	adds	r3, r5, r3
   1b7e6:	3401      	adds	r4, #1
   1b7e8:	605f      	str	r7, [r3, #4]
   1b7ea:	612c      	str	r4, [r5, #16]
   1b7ec:	0028      	movs	r0, r5
   1b7ee:	bc0c      	pop	{r2, r3}
   1b7f0:	4690      	mov	r8, r2
   1b7f2:	4699      	mov	r9, r3
   1b7f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1b7f6:	686b      	ldr	r3, [r5, #4]
   1b7f8:	4648      	mov	r0, r9
   1b7fa:	1c59      	adds	r1, r3, #1
   1b7fc:	f7ff ff9c 	bl	1b738 <_Balloc>
   1b800:	0029      	movs	r1, r5
   1b802:	692b      	ldr	r3, [r5, #16]
   1b804:	4680      	mov	r8, r0
   1b806:	1c9a      	adds	r2, r3, #2
   1b808:	0092      	lsls	r2, r2, #2
   1b80a:	310c      	adds	r1, #12
   1b80c:	300c      	adds	r0, #12
   1b80e:	f7fa fd09 	bl	16224 <memcpy>
   1b812:	686b      	ldr	r3, [r5, #4]
   1b814:	009a      	lsls	r2, r3, #2
   1b816:	464b      	mov	r3, r9
   1b818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1b81a:	189b      	adds	r3, r3, r2
   1b81c:	681a      	ldr	r2, [r3, #0]
   1b81e:	602a      	str	r2, [r5, #0]
   1b820:	601d      	str	r5, [r3, #0]
   1b822:	4645      	mov	r5, r8
   1b824:	e7dc      	b.n	1b7e0 <__multadd+0x44>
   1b826:	46c0      	nop			; (mov r8, r8)

0001b828 <__hi0bits>:
   1b828:	0003      	movs	r3, r0
   1b82a:	0c02      	lsrs	r2, r0, #16
   1b82c:	2000      	movs	r0, #0
   1b82e:	2a00      	cmp	r2, #0
   1b830:	d101      	bne.n	1b836 <__hi0bits+0xe>
   1b832:	041b      	lsls	r3, r3, #16
   1b834:	3010      	adds	r0, #16
   1b836:	0e1a      	lsrs	r2, r3, #24
   1b838:	d101      	bne.n	1b83e <__hi0bits+0x16>
   1b83a:	3008      	adds	r0, #8
   1b83c:	021b      	lsls	r3, r3, #8
   1b83e:	0f1a      	lsrs	r2, r3, #28
   1b840:	d101      	bne.n	1b846 <__hi0bits+0x1e>
   1b842:	3004      	adds	r0, #4
   1b844:	011b      	lsls	r3, r3, #4
   1b846:	0f9a      	lsrs	r2, r3, #30
   1b848:	d101      	bne.n	1b84e <__hi0bits+0x26>
   1b84a:	3002      	adds	r0, #2
   1b84c:	009b      	lsls	r3, r3, #2
   1b84e:	2b00      	cmp	r3, #0
   1b850:	db03      	blt.n	1b85a <__hi0bits+0x32>
   1b852:	3001      	adds	r0, #1
   1b854:	005b      	lsls	r3, r3, #1
   1b856:	d400      	bmi.n	1b85a <__hi0bits+0x32>
   1b858:	2020      	movs	r0, #32
   1b85a:	4770      	bx	lr

0001b85c <__lo0bits>:
   1b85c:	6803      	ldr	r3, [r0, #0]
   1b85e:	075a      	lsls	r2, r3, #29
   1b860:	d009      	beq.n	1b876 <__lo0bits+0x1a>
   1b862:	2200      	movs	r2, #0
   1b864:	07d9      	lsls	r1, r3, #31
   1b866:	d404      	bmi.n	1b872 <__lo0bits+0x16>
   1b868:	079a      	lsls	r2, r3, #30
   1b86a:	d420      	bmi.n	1b8ae <__lo0bits+0x52>
   1b86c:	2202      	movs	r2, #2
   1b86e:	089b      	lsrs	r3, r3, #2
   1b870:	6003      	str	r3, [r0, #0]
   1b872:	0010      	movs	r0, r2
   1b874:	4770      	bx	lr
   1b876:	0419      	lsls	r1, r3, #16
   1b878:	2200      	movs	r2, #0
   1b87a:	2900      	cmp	r1, #0
   1b87c:	d101      	bne.n	1b882 <__lo0bits+0x26>
   1b87e:	0c1b      	lsrs	r3, r3, #16
   1b880:	3210      	adds	r2, #16
   1b882:	21ff      	movs	r1, #255	; 0xff
   1b884:	4219      	tst	r1, r3
   1b886:	d101      	bne.n	1b88c <__lo0bits+0x30>
   1b888:	3208      	adds	r2, #8
   1b88a:	0a1b      	lsrs	r3, r3, #8
   1b88c:	0719      	lsls	r1, r3, #28
   1b88e:	d101      	bne.n	1b894 <__lo0bits+0x38>
   1b890:	3204      	adds	r2, #4
   1b892:	091b      	lsrs	r3, r3, #4
   1b894:	0799      	lsls	r1, r3, #30
   1b896:	d101      	bne.n	1b89c <__lo0bits+0x40>
   1b898:	3202      	adds	r2, #2
   1b89a:	089b      	lsrs	r3, r3, #2
   1b89c:	07d9      	lsls	r1, r3, #31
   1b89e:	d404      	bmi.n	1b8aa <__lo0bits+0x4e>
   1b8a0:	085b      	lsrs	r3, r3, #1
   1b8a2:	d101      	bne.n	1b8a8 <__lo0bits+0x4c>
   1b8a4:	2220      	movs	r2, #32
   1b8a6:	e7e4      	b.n	1b872 <__lo0bits+0x16>
   1b8a8:	3201      	adds	r2, #1
   1b8aa:	6003      	str	r3, [r0, #0]
   1b8ac:	e7e1      	b.n	1b872 <__lo0bits+0x16>
   1b8ae:	085b      	lsrs	r3, r3, #1
   1b8b0:	6003      	str	r3, [r0, #0]
   1b8b2:	2201      	movs	r2, #1
   1b8b4:	e7dd      	b.n	1b872 <__lo0bits+0x16>
   1b8b6:	46c0      	nop			; (mov r8, r8)

0001b8b8 <__i2b>:
   1b8b8:	b510      	push	{r4, lr}
   1b8ba:	000c      	movs	r4, r1
   1b8bc:	2101      	movs	r1, #1
   1b8be:	f7ff ff3b 	bl	1b738 <_Balloc>
   1b8c2:	2301      	movs	r3, #1
   1b8c4:	6144      	str	r4, [r0, #20]
   1b8c6:	6103      	str	r3, [r0, #16]
   1b8c8:	bd10      	pop	{r4, pc}
   1b8ca:	46c0      	nop			; (mov r8, r8)

0001b8cc <__multiply>:
   1b8cc:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b8ce:	4657      	mov	r7, sl
   1b8d0:	464e      	mov	r6, r9
   1b8d2:	4645      	mov	r5, r8
   1b8d4:	46de      	mov	lr, fp
   1b8d6:	b5e0      	push	{r5, r6, r7, lr}
   1b8d8:	6914      	ldr	r4, [r2, #16]
   1b8da:	690e      	ldr	r6, [r1, #16]
   1b8dc:	b085      	sub	sp, #20
   1b8de:	000f      	movs	r7, r1
   1b8e0:	0015      	movs	r5, r2
   1b8e2:	42a6      	cmp	r6, r4
   1b8e4:	da04      	bge.n	1b8f0 <__multiply+0x24>
   1b8e6:	0033      	movs	r3, r6
   1b8e8:	0017      	movs	r7, r2
   1b8ea:	0026      	movs	r6, r4
   1b8ec:	000d      	movs	r5, r1
   1b8ee:	001c      	movs	r4, r3
   1b8f0:	1933      	adds	r3, r6, r4
   1b8f2:	4698      	mov	r8, r3
   1b8f4:	68bb      	ldr	r3, [r7, #8]
   1b8f6:	6879      	ldr	r1, [r7, #4]
   1b8f8:	4598      	cmp	r8, r3
   1b8fa:	dd00      	ble.n	1b8fe <__multiply+0x32>
   1b8fc:	3101      	adds	r1, #1
   1b8fe:	f7ff ff1b 	bl	1b738 <_Balloc>
   1b902:	2214      	movs	r2, #20
   1b904:	0003      	movs	r3, r0
   1b906:	4694      	mov	ip, r2
   1b908:	4463      	add	r3, ip
   1b90a:	469b      	mov	fp, r3
   1b90c:	4643      	mov	r3, r8
   1b90e:	009b      	lsls	r3, r3, #2
   1b910:	445b      	add	r3, fp
   1b912:	0019      	movs	r1, r3
   1b914:	9302      	str	r3, [sp, #8]
   1b916:	9003      	str	r0, [sp, #12]
   1b918:	465b      	mov	r3, fp
   1b91a:	2200      	movs	r2, #0
   1b91c:	458b      	cmp	fp, r1
   1b91e:	d203      	bcs.n	1b928 <__multiply+0x5c>
   1b920:	9902      	ldr	r1, [sp, #8]
   1b922:	c304      	stmia	r3!, {r2}
   1b924:	4299      	cmp	r1, r3
   1b926:	d8fc      	bhi.n	1b922 <__multiply+0x56>
   1b928:	2314      	movs	r3, #20
   1b92a:	00a4      	lsls	r4, r4, #2
   1b92c:	469a      	mov	sl, r3
   1b92e:	3714      	adds	r7, #20
   1b930:	0023      	movs	r3, r4
   1b932:	46bc      	mov	ip, r7
   1b934:	44aa      	add	sl, r5
   1b936:	00b6      	lsls	r6, r6, #2
   1b938:	4453      	add	r3, sl
   1b93a:	9700      	str	r7, [sp, #0]
   1b93c:	44b4      	add	ip, r6
   1b93e:	9301      	str	r3, [sp, #4]
   1b940:	459a      	cmp	sl, r3
   1b942:	d24f      	bcs.n	1b9e4 <__multiply+0x118>
   1b944:	4653      	mov	r3, sl
   1b946:	681b      	ldr	r3, [r3, #0]
   1b948:	041e      	lsls	r6, r3, #16
   1b94a:	0c36      	lsrs	r6, r6, #16
   1b94c:	d020      	beq.n	1b990 <__multiply+0xc4>
   1b94e:	465c      	mov	r4, fp
   1b950:	2700      	movs	r7, #0
   1b952:	9d00      	ldr	r5, [sp, #0]
   1b954:	0021      	movs	r1, r4
   1b956:	cc08      	ldmia	r4!, {r3}
   1b958:	cd04      	ldmia	r5!, {r2}
   1b95a:	4699      	mov	r9, r3
   1b95c:	4648      	mov	r0, r9
   1b95e:	0413      	lsls	r3, r2, #16
   1b960:	0c1b      	lsrs	r3, r3, #16
   1b962:	4373      	muls	r3, r6
   1b964:	0400      	lsls	r0, r0, #16
   1b966:	0c00      	lsrs	r0, r0, #16
   1b968:	181b      	adds	r3, r3, r0
   1b96a:	19d8      	adds	r0, r3, r7
   1b96c:	0c13      	lsrs	r3, r2, #16
   1b96e:	464a      	mov	r2, r9
   1b970:	4373      	muls	r3, r6
   1b972:	0c12      	lsrs	r2, r2, #16
   1b974:	189b      	adds	r3, r3, r2
   1b976:	0c02      	lsrs	r2, r0, #16
   1b978:	189b      	adds	r3, r3, r2
   1b97a:	0402      	lsls	r2, r0, #16
   1b97c:	0c1f      	lsrs	r7, r3, #16
   1b97e:	0c12      	lsrs	r2, r2, #16
   1b980:	041b      	lsls	r3, r3, #16
   1b982:	4313      	orrs	r3, r2
   1b984:	600b      	str	r3, [r1, #0]
   1b986:	45ac      	cmp	ip, r5
   1b988:	d8e4      	bhi.n	1b954 <__multiply+0x88>
   1b98a:	4653      	mov	r3, sl
   1b98c:	6027      	str	r7, [r4, #0]
   1b98e:	681b      	ldr	r3, [r3, #0]
   1b990:	0c1e      	lsrs	r6, r3, #16
   1b992:	d020      	beq.n	1b9d6 <__multiply+0x10a>
   1b994:	465b      	mov	r3, fp
   1b996:	2100      	movs	r1, #0
   1b998:	681b      	ldr	r3, [r3, #0]
   1b99a:	465c      	mov	r4, fp
   1b99c:	0018      	movs	r0, r3
   1b99e:	000f      	movs	r7, r1
   1b9a0:	4662      	mov	r2, ip
   1b9a2:	9d00      	ldr	r5, [sp, #0]
   1b9a4:	8829      	ldrh	r1, [r5, #0]
   1b9a6:	0c00      	lsrs	r0, r0, #16
   1b9a8:	4371      	muls	r1, r6
   1b9aa:	1809      	adds	r1, r1, r0
   1b9ac:	19c9      	adds	r1, r1, r7
   1b9ae:	041b      	lsls	r3, r3, #16
   1b9b0:	0408      	lsls	r0, r1, #16
   1b9b2:	0c1b      	lsrs	r3, r3, #16
   1b9b4:	4303      	orrs	r3, r0
   1b9b6:	6023      	str	r3, [r4, #0]
   1b9b8:	cd08      	ldmia	r5!, {r3}
   1b9ba:	6860      	ldr	r0, [r4, #4]
   1b9bc:	0c1b      	lsrs	r3, r3, #16
   1b9be:	4373      	muls	r3, r6
   1b9c0:	0407      	lsls	r7, r0, #16
   1b9c2:	0c3f      	lsrs	r7, r7, #16
   1b9c4:	19db      	adds	r3, r3, r7
   1b9c6:	0c09      	lsrs	r1, r1, #16
   1b9c8:	185b      	adds	r3, r3, r1
   1b9ca:	0c1f      	lsrs	r7, r3, #16
   1b9cc:	3404      	adds	r4, #4
   1b9ce:	42aa      	cmp	r2, r5
   1b9d0:	d8e8      	bhi.n	1b9a4 <__multiply+0xd8>
   1b9d2:	4694      	mov	ip, r2
   1b9d4:	6023      	str	r3, [r4, #0]
   1b9d6:	2304      	movs	r3, #4
   1b9d8:	4699      	mov	r9, r3
   1b9da:	9b01      	ldr	r3, [sp, #4]
   1b9dc:	44ca      	add	sl, r9
   1b9de:	44cb      	add	fp, r9
   1b9e0:	4553      	cmp	r3, sl
   1b9e2:	d8af      	bhi.n	1b944 <__multiply+0x78>
   1b9e4:	4643      	mov	r3, r8
   1b9e6:	2b00      	cmp	r3, #0
   1b9e8:	dd0e      	ble.n	1ba08 <__multiply+0x13c>
   1b9ea:	9b02      	ldr	r3, [sp, #8]
   1b9ec:	3b04      	subs	r3, #4
   1b9ee:	681a      	ldr	r2, [r3, #0]
   1b9f0:	2a00      	cmp	r2, #0
   1b9f2:	d109      	bne.n	1ba08 <__multiply+0x13c>
   1b9f4:	4642      	mov	r2, r8
   1b9f6:	e003      	b.n	1ba00 <__multiply+0x134>
   1b9f8:	3b04      	subs	r3, #4
   1b9fa:	6819      	ldr	r1, [r3, #0]
   1b9fc:	2900      	cmp	r1, #0
   1b9fe:	d102      	bne.n	1ba06 <__multiply+0x13a>
   1ba00:	3a01      	subs	r2, #1
   1ba02:	2a00      	cmp	r2, #0
   1ba04:	d1f8      	bne.n	1b9f8 <__multiply+0x12c>
   1ba06:	4690      	mov	r8, r2
   1ba08:	9b03      	ldr	r3, [sp, #12]
   1ba0a:	4642      	mov	r2, r8
   1ba0c:	0018      	movs	r0, r3
   1ba0e:	611a      	str	r2, [r3, #16]
   1ba10:	b005      	add	sp, #20
   1ba12:	bc3c      	pop	{r2, r3, r4, r5}
   1ba14:	4690      	mov	r8, r2
   1ba16:	4699      	mov	r9, r3
   1ba18:	46a2      	mov	sl, r4
   1ba1a:	46ab      	mov	fp, r5
   1ba1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1ba1e:	46c0      	nop			; (mov r8, r8)

0001ba20 <__pow5mult>:
   1ba20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1ba22:	4647      	mov	r7, r8
   1ba24:	46ce      	mov	lr, r9
   1ba26:	2303      	movs	r3, #3
   1ba28:	b580      	push	{r7, lr}
   1ba2a:	4680      	mov	r8, r0
   1ba2c:	000f      	movs	r7, r1
   1ba2e:	0014      	movs	r4, r2
   1ba30:	4013      	ands	r3, r2
   1ba32:	d13a      	bne.n	1baaa <__pow5mult+0x8a>
   1ba34:	10a4      	asrs	r4, r4, #2
   1ba36:	003e      	movs	r6, r7
   1ba38:	2c00      	cmp	r4, #0
   1ba3a:	d025      	beq.n	1ba88 <__pow5mult+0x68>
   1ba3c:	4643      	mov	r3, r8
   1ba3e:	6c9d      	ldr	r5, [r3, #72]	; 0x48
   1ba40:	2d00      	cmp	r5, #0
   1ba42:	d03b      	beq.n	1babc <__pow5mult+0x9c>
   1ba44:	003e      	movs	r6, r7
   1ba46:	2300      	movs	r3, #0
   1ba48:	2701      	movs	r7, #1
   1ba4a:	4699      	mov	r9, r3
   1ba4c:	4227      	tst	r7, r4
   1ba4e:	d107      	bne.n	1ba60 <__pow5mult+0x40>
   1ba50:	1064      	asrs	r4, r4, #1
   1ba52:	d019      	beq.n	1ba88 <__pow5mult+0x68>
   1ba54:	6828      	ldr	r0, [r5, #0]
   1ba56:	2800      	cmp	r0, #0
   1ba58:	d01b      	beq.n	1ba92 <__pow5mult+0x72>
   1ba5a:	0005      	movs	r5, r0
   1ba5c:	4227      	tst	r7, r4
   1ba5e:	d0f7      	beq.n	1ba50 <__pow5mult+0x30>
   1ba60:	002a      	movs	r2, r5
   1ba62:	0031      	movs	r1, r6
   1ba64:	4640      	mov	r0, r8
   1ba66:	f7ff ff31 	bl	1b8cc <__multiply>
   1ba6a:	2e00      	cmp	r6, #0
   1ba6c:	d01b      	beq.n	1baa6 <__pow5mult+0x86>
   1ba6e:	4642      	mov	r2, r8
   1ba70:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
   1ba72:	6873      	ldr	r3, [r6, #4]
   1ba74:	4694      	mov	ip, r2
   1ba76:	009b      	lsls	r3, r3, #2
   1ba78:	4463      	add	r3, ip
   1ba7a:	681a      	ldr	r2, [r3, #0]
   1ba7c:	1064      	asrs	r4, r4, #1
   1ba7e:	6032      	str	r2, [r6, #0]
   1ba80:	601e      	str	r6, [r3, #0]
   1ba82:	0006      	movs	r6, r0
   1ba84:	2c00      	cmp	r4, #0
   1ba86:	d1e5      	bne.n	1ba54 <__pow5mult+0x34>
   1ba88:	0030      	movs	r0, r6
   1ba8a:	bc0c      	pop	{r2, r3}
   1ba8c:	4690      	mov	r8, r2
   1ba8e:	4699      	mov	r9, r3
   1ba90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1ba92:	002a      	movs	r2, r5
   1ba94:	0029      	movs	r1, r5
   1ba96:	4640      	mov	r0, r8
   1ba98:	f7ff ff18 	bl	1b8cc <__multiply>
   1ba9c:	464b      	mov	r3, r9
   1ba9e:	6028      	str	r0, [r5, #0]
   1baa0:	6003      	str	r3, [r0, #0]
   1baa2:	0005      	movs	r5, r0
   1baa4:	e7da      	b.n	1ba5c <__pow5mult+0x3c>
   1baa6:	0006      	movs	r6, r0
   1baa8:	e7d2      	b.n	1ba50 <__pow5mult+0x30>
   1baaa:	4a0b      	ldr	r2, [pc, #44]	; (1bad8 <__pow5mult+0xb8>)
   1baac:	3b01      	subs	r3, #1
   1baae:	009b      	lsls	r3, r3, #2
   1bab0:	589a      	ldr	r2, [r3, r2]
   1bab2:	2300      	movs	r3, #0
   1bab4:	f7ff fe72 	bl	1b79c <__multadd>
   1bab8:	0007      	movs	r7, r0
   1baba:	e7bb      	b.n	1ba34 <__pow5mult+0x14>
   1babc:	2101      	movs	r1, #1
   1babe:	4640      	mov	r0, r8
   1bac0:	f7ff fe3a 	bl	1b738 <_Balloc>
   1bac4:	4b05      	ldr	r3, [pc, #20]	; (1badc <__pow5mult+0xbc>)
   1bac6:	0005      	movs	r5, r0
   1bac8:	6143      	str	r3, [r0, #20]
   1baca:	2301      	movs	r3, #1
   1bacc:	6103      	str	r3, [r0, #16]
   1bace:	4643      	mov	r3, r8
   1bad0:	6498      	str	r0, [r3, #72]	; 0x48
   1bad2:	2300      	movs	r3, #0
   1bad4:	6003      	str	r3, [r0, #0]
   1bad6:	e7b5      	b.n	1ba44 <__pow5mult+0x24>
   1bad8:	0001ed28 	.word	0x0001ed28
   1badc:	00000271 	.word	0x00000271

0001bae0 <__lshift>:
   1bae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1bae2:	464e      	mov	r6, r9
   1bae4:	4645      	mov	r5, r8
   1bae6:	46de      	mov	lr, fp
   1bae8:	4657      	mov	r7, sl
   1baea:	b5e0      	push	{r5, r6, r7, lr}
   1baec:	000e      	movs	r6, r1
   1baee:	6933      	ldr	r3, [r6, #16]
   1baf0:	1154      	asrs	r4, r2, #5
   1baf2:	4698      	mov	r8, r3
   1baf4:	44a0      	add	r8, r4
   1baf6:	4643      	mov	r3, r8
   1baf8:	1c5d      	adds	r5, r3, #1
   1bafa:	68b3      	ldr	r3, [r6, #8]
   1bafc:	4683      	mov	fp, r0
   1bafe:	4691      	mov	r9, r2
   1bb00:	6849      	ldr	r1, [r1, #4]
   1bb02:	429d      	cmp	r5, r3
   1bb04:	dd03      	ble.n	1bb0e <__lshift+0x2e>
   1bb06:	3101      	adds	r1, #1
   1bb08:	005b      	lsls	r3, r3, #1
   1bb0a:	429d      	cmp	r5, r3
   1bb0c:	dcfb      	bgt.n	1bb06 <__lshift+0x26>
   1bb0e:	4658      	mov	r0, fp
   1bb10:	f7ff fe12 	bl	1b738 <_Balloc>
   1bb14:	0003      	movs	r3, r0
   1bb16:	4684      	mov	ip, r0
   1bb18:	3314      	adds	r3, #20
   1bb1a:	2c00      	cmp	r4, #0
   1bb1c:	dd06      	ble.n	1bb2c <__lshift+0x4c>
   1bb1e:	2100      	movs	r1, #0
   1bb20:	00a4      	lsls	r4, r4, #2
   1bb22:	001a      	movs	r2, r3
   1bb24:	191b      	adds	r3, r3, r4
   1bb26:	c202      	stmia	r2!, {r1}
   1bb28:	4293      	cmp	r3, r2
   1bb2a:	d1fc      	bne.n	1bb26 <__lshift+0x46>
   1bb2c:	6932      	ldr	r2, [r6, #16]
   1bb2e:	4648      	mov	r0, r9
   1bb30:	0097      	lsls	r7, r2, #2
   1bb32:	0031      	movs	r1, r6
   1bb34:	221f      	movs	r2, #31
   1bb36:	3114      	adds	r1, #20
   1bb38:	4010      	ands	r0, r2
   1bb3a:	19cf      	adds	r7, r1, r7
   1bb3c:	4681      	mov	r9, r0
   1bb3e:	2800      	cmp	r0, #0
   1bb40:	d025      	beq.n	1bb8e <__lshift+0xae>
   1bb42:	2220      	movs	r2, #32
   1bb44:	1a12      	subs	r2, r2, r0
   1bb46:	4692      	mov	sl, r2
   1bb48:	2200      	movs	r2, #0
   1bb4a:	4648      	mov	r0, r9
   1bb4c:	680c      	ldr	r4, [r1, #0]
   1bb4e:	4084      	lsls	r4, r0
   1bb50:	4650      	mov	r0, sl
   1bb52:	4314      	orrs	r4, r2
   1bb54:	601c      	str	r4, [r3, #0]
   1bb56:	c904      	ldmia	r1!, {r2}
   1bb58:	3304      	adds	r3, #4
   1bb5a:	40c2      	lsrs	r2, r0
   1bb5c:	428f      	cmp	r7, r1
   1bb5e:	d8f4      	bhi.n	1bb4a <__lshift+0x6a>
   1bb60:	601a      	str	r2, [r3, #0]
   1bb62:	2a00      	cmp	r2, #0
   1bb64:	d001      	beq.n	1bb6a <__lshift+0x8a>
   1bb66:	4645      	mov	r5, r8
   1bb68:	3502      	adds	r5, #2
   1bb6a:	4663      	mov	r3, ip
   1bb6c:	3d01      	subs	r5, #1
   1bb6e:	611d      	str	r5, [r3, #16]
   1bb70:	6873      	ldr	r3, [r6, #4]
   1bb72:	4660      	mov	r0, ip
   1bb74:	009a      	lsls	r2, r3, #2
   1bb76:	465b      	mov	r3, fp
   1bb78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1bb7a:	189b      	adds	r3, r3, r2
   1bb7c:	681a      	ldr	r2, [r3, #0]
   1bb7e:	6032      	str	r2, [r6, #0]
   1bb80:	601e      	str	r6, [r3, #0]
   1bb82:	bc3c      	pop	{r2, r3, r4, r5}
   1bb84:	4690      	mov	r8, r2
   1bb86:	4699      	mov	r9, r3
   1bb88:	46a2      	mov	sl, r4
   1bb8a:	46ab      	mov	fp, r5
   1bb8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1bb8e:	c904      	ldmia	r1!, {r2}
   1bb90:	c304      	stmia	r3!, {r2}
   1bb92:	428f      	cmp	r7, r1
   1bb94:	d9e9      	bls.n	1bb6a <__lshift+0x8a>
   1bb96:	c904      	ldmia	r1!, {r2}
   1bb98:	c304      	stmia	r3!, {r2}
   1bb9a:	428f      	cmp	r7, r1
   1bb9c:	d8f7      	bhi.n	1bb8e <__lshift+0xae>
   1bb9e:	e7e4      	b.n	1bb6a <__lshift+0x8a>

0001bba0 <__mcmp>:
   1bba0:	690a      	ldr	r2, [r1, #16]
   1bba2:	6903      	ldr	r3, [r0, #16]
   1bba4:	b530      	push	{r4, r5, lr}
   1bba6:	0005      	movs	r5, r0
   1bba8:	1a98      	subs	r0, r3, r2
   1bbaa:	d111      	bne.n	1bbd0 <__mcmp+0x30>
   1bbac:	0092      	lsls	r2, r2, #2
   1bbae:	3514      	adds	r5, #20
   1bbb0:	3114      	adds	r1, #20
   1bbb2:	18ab      	adds	r3, r5, r2
   1bbb4:	1889      	adds	r1, r1, r2
   1bbb6:	e001      	b.n	1bbbc <__mcmp+0x1c>
   1bbb8:	429d      	cmp	r5, r3
   1bbba:	d209      	bcs.n	1bbd0 <__mcmp+0x30>
   1bbbc:	3b04      	subs	r3, #4
   1bbbe:	3904      	subs	r1, #4
   1bbc0:	681c      	ldr	r4, [r3, #0]
   1bbc2:	680a      	ldr	r2, [r1, #0]
   1bbc4:	4294      	cmp	r4, r2
   1bbc6:	d0f7      	beq.n	1bbb8 <__mcmp+0x18>
   1bbc8:	4294      	cmp	r4, r2
   1bbca:	4180      	sbcs	r0, r0
   1bbcc:	2201      	movs	r2, #1
   1bbce:	4310      	orrs	r0, r2
   1bbd0:	bd30      	pop	{r4, r5, pc}
   1bbd2:	46c0      	nop			; (mov r8, r8)

0001bbd4 <__mdiff>:
   1bbd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1bbd6:	4645      	mov	r5, r8
   1bbd8:	46de      	mov	lr, fp
   1bbda:	4657      	mov	r7, sl
   1bbdc:	464e      	mov	r6, r9
   1bbde:	0014      	movs	r4, r2
   1bbe0:	690b      	ldr	r3, [r1, #16]
   1bbe2:	6912      	ldr	r2, [r2, #16]
   1bbe4:	b5e0      	push	{r5, r6, r7, lr}
   1bbe6:	4688      	mov	r8, r1
   1bbe8:	1a9d      	subs	r5, r3, r2
   1bbea:	d11a      	bne.n	1bc22 <__mdiff+0x4e>
   1bbec:	000f      	movs	r7, r1
   1bbee:	2114      	movs	r1, #20
   1bbf0:	468c      	mov	ip, r1
   1bbf2:	0092      	lsls	r2, r2, #2
   1bbf4:	3714      	adds	r7, #20
   1bbf6:	44a4      	add	ip, r4
   1bbf8:	18bb      	adds	r3, r7, r2
   1bbfa:	4462      	add	r2, ip
   1bbfc:	e002      	b.n	1bc04 <__mdiff+0x30>
   1bbfe:	429f      	cmp	r7, r3
   1bc00:	d300      	bcc.n	1bc04 <__mdiff+0x30>
   1bc02:	e070      	b.n	1bce6 <__mdiff+0x112>
   1bc04:	3b04      	subs	r3, #4
   1bc06:	3a04      	subs	r2, #4
   1bc08:	681e      	ldr	r6, [r3, #0]
   1bc0a:	6811      	ldr	r1, [r2, #0]
   1bc0c:	428e      	cmp	r6, r1
   1bc0e:	d0f6      	beq.n	1bbfe <__mdiff+0x2a>
   1bc10:	d300      	bcc.n	1bc14 <__mdiff+0x40>
   1bc12:	e071      	b.n	1bcf8 <__mdiff+0x124>
   1bc14:	4643      	mov	r3, r8
   1bc16:	003e      	movs	r6, r7
   1bc18:	46a0      	mov	r8, r4
   1bc1a:	4667      	mov	r7, ip
   1bc1c:	001c      	movs	r4, r3
   1bc1e:	2501      	movs	r5, #1
   1bc20:	e006      	b.n	1bc30 <__mdiff+0x5c>
   1bc22:	2d00      	cmp	r5, #0
   1bc24:	db6a      	blt.n	1bcfc <__mdiff+0x128>
   1bc26:	4647      	mov	r7, r8
   1bc28:	0026      	movs	r6, r4
   1bc2a:	2500      	movs	r5, #0
   1bc2c:	3714      	adds	r7, #20
   1bc2e:	3614      	adds	r6, #20
   1bc30:	4643      	mov	r3, r8
   1bc32:	6859      	ldr	r1, [r3, #4]
   1bc34:	f7ff fd80 	bl	1b738 <_Balloc>
   1bc38:	4643      	mov	r3, r8
   1bc3a:	4681      	mov	r9, r0
   1bc3c:	60c5      	str	r5, [r0, #12]
   1bc3e:	6918      	ldr	r0, [r3, #16]
   1bc40:	464d      	mov	r5, r9
   1bc42:	0083      	lsls	r3, r0, #2
   1bc44:	469c      	mov	ip, r3
   1bc46:	6923      	ldr	r3, [r4, #16]
   1bc48:	44bc      	add	ip, r7
   1bc4a:	009b      	lsls	r3, r3, #2
   1bc4c:	4698      	mov	r8, r3
   1bc4e:	2300      	movs	r3, #0
   1bc50:	44b0      	add	r8, r6
   1bc52:	3514      	adds	r5, #20
   1bc54:	469a      	mov	sl, r3
   1bc56:	e000      	b.n	1bc5a <__mdiff+0x86>
   1bc58:	0027      	movs	r7, r4
   1bc5a:	ce04      	ldmia	r6!, {r2}
   1bc5c:	003c      	movs	r4, r7
   1bc5e:	4693      	mov	fp, r2
   1bc60:	4659      	mov	r1, fp
   1bc62:	cc08      	ldmia	r4!, {r3}
   1bc64:	0409      	lsls	r1, r1, #16
   1bc66:	041a      	lsls	r2, r3, #16
   1bc68:	0c12      	lsrs	r2, r2, #16
   1bc6a:	4452      	add	r2, sl
   1bc6c:	0c09      	lsrs	r1, r1, #16
   1bc6e:	1a52      	subs	r2, r2, r1
   1bc70:	0c19      	lsrs	r1, r3, #16
   1bc72:	465b      	mov	r3, fp
   1bc74:	0c1b      	lsrs	r3, r3, #16
   1bc76:	1acb      	subs	r3, r1, r3
   1bc78:	1411      	asrs	r1, r2, #16
   1bc7a:	185b      	adds	r3, r3, r1
   1bc7c:	0412      	lsls	r2, r2, #16
   1bc7e:	1419      	asrs	r1, r3, #16
   1bc80:	0c12      	lsrs	r2, r2, #16
   1bc82:	041b      	lsls	r3, r3, #16
   1bc84:	468a      	mov	sl, r1
   1bc86:	4313      	orrs	r3, r2
   1bc88:	1d29      	adds	r1, r5, #4
   1bc8a:	602b      	str	r3, [r5, #0]
   1bc8c:	000d      	movs	r5, r1
   1bc8e:	45b0      	cmp	r8, r6
   1bc90:	d8e2      	bhi.n	1bc58 <__mdiff+0x84>
   1bc92:	45a4      	cmp	ip, r4
   1bc94:	d916      	bls.n	1bcc4 <__mdiff+0xf0>
   1bc96:	cc08      	ldmia	r4!, {r3}
   1bc98:	041a      	lsls	r2, r3, #16
   1bc9a:	0c12      	lsrs	r2, r2, #16
   1bc9c:	4452      	add	r2, sl
   1bc9e:	1416      	asrs	r6, r2, #16
   1bca0:	0c1b      	lsrs	r3, r3, #16
   1bca2:	199b      	adds	r3, r3, r6
   1bca4:	0412      	lsls	r2, r2, #16
   1bca6:	141e      	asrs	r6, r3, #16
   1bca8:	0c12      	lsrs	r2, r2, #16
   1bcaa:	041b      	lsls	r3, r3, #16
   1bcac:	4313      	orrs	r3, r2
   1bcae:	46b2      	mov	sl, r6
   1bcb0:	c508      	stmia	r5!, {r3}
   1bcb2:	45a4      	cmp	ip, r4
   1bcb4:	d8ef      	bhi.n	1bc96 <__mdiff+0xc2>
   1bcb6:	4662      	mov	r2, ip
   1bcb8:	2403      	movs	r4, #3
   1bcba:	1bd2      	subs	r2, r2, r7
   1bcbc:	3a05      	subs	r2, #5
   1bcbe:	43a2      	bics	r2, r4
   1bcc0:	3204      	adds	r2, #4
   1bcc2:	1889      	adds	r1, r1, r2
   1bcc4:	3904      	subs	r1, #4
   1bcc6:	2b00      	cmp	r3, #0
   1bcc8:	d104      	bne.n	1bcd4 <__mdiff+0x100>
   1bcca:	3904      	subs	r1, #4
   1bccc:	680b      	ldr	r3, [r1, #0]
   1bcce:	3801      	subs	r0, #1
   1bcd0:	2b00      	cmp	r3, #0
   1bcd2:	d0fa      	beq.n	1bcca <__mdiff+0xf6>
   1bcd4:	464b      	mov	r3, r9
   1bcd6:	6118      	str	r0, [r3, #16]
   1bcd8:	4648      	mov	r0, r9
   1bcda:	bc3c      	pop	{r2, r3, r4, r5}
   1bcdc:	4690      	mov	r8, r2
   1bcde:	4699      	mov	r9, r3
   1bce0:	46a2      	mov	sl, r4
   1bce2:	46ab      	mov	fp, r5
   1bce4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1bce6:	2100      	movs	r1, #0
   1bce8:	f7ff fd26 	bl	1b738 <_Balloc>
   1bcec:	2301      	movs	r3, #1
   1bcee:	6103      	str	r3, [r0, #16]
   1bcf0:	2300      	movs	r3, #0
   1bcf2:	4681      	mov	r9, r0
   1bcf4:	6143      	str	r3, [r0, #20]
   1bcf6:	e7ef      	b.n	1bcd8 <__mdiff+0x104>
   1bcf8:	4666      	mov	r6, ip
   1bcfa:	e799      	b.n	1bc30 <__mdiff+0x5c>
   1bcfc:	0027      	movs	r7, r4
   1bcfe:	000e      	movs	r6, r1
   1bd00:	46a0      	mov	r8, r4
   1bd02:	3714      	adds	r7, #20
   1bd04:	3614      	adds	r6, #20
   1bd06:	000c      	movs	r4, r1
   1bd08:	2501      	movs	r5, #1
   1bd0a:	e791      	b.n	1bc30 <__mdiff+0x5c>

0001bd0c <__d2b>:
   1bd0c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1bd0e:	2101      	movs	r1, #1
   1bd10:	001c      	movs	r4, r3
   1bd12:	b083      	sub	sp, #12
   1bd14:	9e08      	ldr	r6, [sp, #32]
   1bd16:	0015      	movs	r5, r2
   1bd18:	f7ff fd0e 	bl	1b738 <_Balloc>
   1bd1c:	0323      	lsls	r3, r4, #12
   1bd1e:	0064      	lsls	r4, r4, #1
   1bd20:	0007      	movs	r7, r0
   1bd22:	0b1b      	lsrs	r3, r3, #12
   1bd24:	0d64      	lsrs	r4, r4, #21
   1bd26:	d002      	beq.n	1bd2e <__d2b+0x22>
   1bd28:	2280      	movs	r2, #128	; 0x80
   1bd2a:	0352      	lsls	r2, r2, #13
   1bd2c:	4313      	orrs	r3, r2
   1bd2e:	9301      	str	r3, [sp, #4]
   1bd30:	2d00      	cmp	r5, #0
   1bd32:	d019      	beq.n	1bd68 <__d2b+0x5c>
   1bd34:	4668      	mov	r0, sp
   1bd36:	9500      	str	r5, [sp, #0]
   1bd38:	f7ff fd90 	bl	1b85c <__lo0bits>
   1bd3c:	2800      	cmp	r0, #0
   1bd3e:	d130      	bne.n	1bda2 <__d2b+0x96>
   1bd40:	9b00      	ldr	r3, [sp, #0]
   1bd42:	617b      	str	r3, [r7, #20]
   1bd44:	9b01      	ldr	r3, [sp, #4]
   1bd46:	61bb      	str	r3, [r7, #24]
   1bd48:	1e5a      	subs	r2, r3, #1
   1bd4a:	4193      	sbcs	r3, r2
   1bd4c:	1c5d      	adds	r5, r3, #1
   1bd4e:	613d      	str	r5, [r7, #16]
   1bd50:	2c00      	cmp	r4, #0
   1bd52:	d014      	beq.n	1bd7e <__d2b+0x72>
   1bd54:	4b19      	ldr	r3, [pc, #100]	; (1bdbc <__d2b+0xb0>)
   1bd56:	469c      	mov	ip, r3
   1bd58:	2335      	movs	r3, #53	; 0x35
   1bd5a:	4464      	add	r4, ip
   1bd5c:	1824      	adds	r4, r4, r0
   1bd5e:	1a18      	subs	r0, r3, r0
   1bd60:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1bd62:	6034      	str	r4, [r6, #0]
   1bd64:	6018      	str	r0, [r3, #0]
   1bd66:	e019      	b.n	1bd9c <__d2b+0x90>
   1bd68:	a801      	add	r0, sp, #4
   1bd6a:	f7ff fd77 	bl	1b85c <__lo0bits>
   1bd6e:	9b01      	ldr	r3, [sp, #4]
   1bd70:	3020      	adds	r0, #32
   1bd72:	617b      	str	r3, [r7, #20]
   1bd74:	2301      	movs	r3, #1
   1bd76:	2501      	movs	r5, #1
   1bd78:	613b      	str	r3, [r7, #16]
   1bd7a:	2c00      	cmp	r4, #0
   1bd7c:	d1ea      	bne.n	1bd54 <__d2b+0x48>
   1bd7e:	4b10      	ldr	r3, [pc, #64]	; (1bdc0 <__d2b+0xb4>)
   1bd80:	469c      	mov	ip, r3
   1bd82:	4b10      	ldr	r3, [pc, #64]	; (1bdc4 <__d2b+0xb8>)
   1bd84:	4460      	add	r0, ip
   1bd86:	18eb      	adds	r3, r5, r3
   1bd88:	009b      	lsls	r3, r3, #2
   1bd8a:	18fb      	adds	r3, r7, r3
   1bd8c:	6030      	str	r0, [r6, #0]
   1bd8e:	6958      	ldr	r0, [r3, #20]
   1bd90:	f7ff fd4a 	bl	1b828 <__hi0bits>
   1bd94:	016b      	lsls	r3, r5, #5
   1bd96:	1a18      	subs	r0, r3, r0
   1bd98:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1bd9a:	6018      	str	r0, [r3, #0]
   1bd9c:	0038      	movs	r0, r7
   1bd9e:	b003      	add	sp, #12
   1bda0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1bda2:	9b01      	ldr	r3, [sp, #4]
   1bda4:	2220      	movs	r2, #32
   1bda6:	0019      	movs	r1, r3
   1bda8:	1a12      	subs	r2, r2, r0
   1bdaa:	4091      	lsls	r1, r2
   1bdac:	000a      	movs	r2, r1
   1bdae:	40c3      	lsrs	r3, r0
   1bdb0:	9900      	ldr	r1, [sp, #0]
   1bdb2:	9301      	str	r3, [sp, #4]
   1bdb4:	430a      	orrs	r2, r1
   1bdb6:	617a      	str	r2, [r7, #20]
   1bdb8:	e7c5      	b.n	1bd46 <__d2b+0x3a>
   1bdba:	46c0      	nop			; (mov r8, r8)
   1bdbc:	fffffbcd 	.word	0xfffffbcd
   1bdc0:	fffffbce 	.word	0xfffffbce
   1bdc4:	3fffffff 	.word	0x3fffffff

0001bdc8 <_realloc_r>:
   1bdc8:	b5f0      	push	{r4, r5, r6, r7, lr}
   1bdca:	464e      	mov	r6, r9
   1bdcc:	4645      	mov	r5, r8
   1bdce:	46de      	mov	lr, fp
   1bdd0:	4657      	mov	r7, sl
   1bdd2:	b5e0      	push	{r5, r6, r7, lr}
   1bdd4:	b085      	sub	sp, #20
   1bdd6:	9001      	str	r0, [sp, #4]
   1bdd8:	000e      	movs	r6, r1
   1bdda:	0015      	movs	r5, r2
   1bddc:	2900      	cmp	r1, #0
   1bdde:	d100      	bne.n	1bde2 <_realloc_r+0x1a>
   1bde0:	e09e      	b.n	1bf20 <_realloc_r+0x158>
   1bde2:	0037      	movs	r7, r6
   1bde4:	9801      	ldr	r0, [sp, #4]
   1bde6:	3f08      	subs	r7, #8
   1bde8:	f7fa faf8 	bl	163dc <__malloc_lock>
   1bdec:	687a      	ldr	r2, [r7, #4]
   1bdee:	2303      	movs	r3, #3
   1bdf0:	0014      	movs	r4, r2
   1bdf2:	439c      	bics	r4, r3
   1bdf4:	002b      	movs	r3, r5
   1bdf6:	330b      	adds	r3, #11
   1bdf8:	46b9      	mov	r9, r7
   1bdfa:	2b16      	cmp	r3, #22
   1bdfc:	d847      	bhi.n	1be8e <_realloc_r+0xc6>
   1bdfe:	2110      	movs	r1, #16
   1be00:	2310      	movs	r3, #16
   1be02:	4688      	mov	r8, r1
   1be04:	4545      	cmp	r5, r8
   1be06:	d846      	bhi.n	1be96 <_realloc_r+0xce>
   1be08:	429c      	cmp	r4, r3
   1be0a:	da49      	bge.n	1bea0 <_realloc_r+0xd8>
   1be0c:	49cc      	ldr	r1, [pc, #816]	; (1c140 <_realloc_r+0x378>)
   1be0e:	1938      	adds	r0, r7, r4
   1be10:	468b      	mov	fp, r1
   1be12:	6889      	ldr	r1, [r1, #8]
   1be14:	9002      	str	r0, [sp, #8]
   1be16:	4288      	cmp	r0, r1
   1be18:	d100      	bne.n	1be1c <_realloc_r+0x54>
   1be1a:	e0c2      	b.n	1bfa2 <_realloc_r+0x1da>
   1be1c:	2101      	movs	r1, #1
   1be1e:	468a      	mov	sl, r1
   1be20:	6840      	ldr	r0, [r0, #4]
   1be22:	0001      	movs	r1, r0
   1be24:	9003      	str	r0, [sp, #12]
   1be26:	4650      	mov	r0, sl
   1be28:	4381      	bics	r1, r0
   1be2a:	468c      	mov	ip, r1
   1be2c:	9902      	ldr	r1, [sp, #8]
   1be2e:	468b      	mov	fp, r1
   1be30:	44dc      	add	ip, fp
   1be32:	4661      	mov	r1, ip
   1be34:	6849      	ldr	r1, [r1, #4]
   1be36:	4201      	tst	r1, r0
   1be38:	d04d      	beq.n	1bed6 <_realloc_r+0x10e>
   1be3a:	4210      	tst	r0, r2
   1be3c:	d100      	bne.n	1be40 <_realloc_r+0x78>
   1be3e:	e0a2      	b.n	1bf86 <_realloc_r+0x1be>
   1be40:	0029      	movs	r1, r5
   1be42:	9801      	ldr	r0, [sp, #4]
   1be44:	f7f9 fefe 	bl	15c44 <_malloc_r>
   1be48:	1e05      	subs	r5, r0, #0
   1be4a:	d039      	beq.n	1bec0 <_realloc_r+0xf8>
   1be4c:	2301      	movs	r3, #1
   1be4e:	0002      	movs	r2, r0
   1be50:	6879      	ldr	r1, [r7, #4]
   1be52:	3a08      	subs	r2, #8
   1be54:	4399      	bics	r1, r3
   1be56:	187f      	adds	r7, r7, r1
   1be58:	42ba      	cmp	r2, r7
   1be5a:	d100      	bne.n	1be5e <_realloc_r+0x96>
   1be5c:	e12e      	b.n	1c0bc <_realloc_r+0x2f4>
   1be5e:	1f22      	subs	r2, r4, #4
   1be60:	2a24      	cmp	r2, #36	; 0x24
   1be62:	d900      	bls.n	1be66 <_realloc_r+0x9e>
   1be64:	e114      	b.n	1c090 <_realloc_r+0x2c8>
   1be66:	2a13      	cmp	r2, #19
   1be68:	d900      	bls.n	1be6c <_realloc_r+0xa4>
   1be6a:	e0e8      	b.n	1c03e <_realloc_r+0x276>
   1be6c:	0003      	movs	r3, r0
   1be6e:	0032      	movs	r2, r6
   1be70:	6811      	ldr	r1, [r2, #0]
   1be72:	6019      	str	r1, [r3, #0]
   1be74:	6851      	ldr	r1, [r2, #4]
   1be76:	6059      	str	r1, [r3, #4]
   1be78:	6892      	ldr	r2, [r2, #8]
   1be7a:	609a      	str	r2, [r3, #8]
   1be7c:	9c01      	ldr	r4, [sp, #4]
   1be7e:	0031      	movs	r1, r6
   1be80:	0020      	movs	r0, r4
   1be82:	f7ff f905 	bl	1b090 <_free_r>
   1be86:	0020      	movs	r0, r4
   1be88:	f7fa fab0 	bl	163ec <__malloc_unlock>
   1be8c:	e01b      	b.n	1bec6 <_realloc_r+0xfe>
   1be8e:	2107      	movs	r1, #7
   1be90:	438b      	bics	r3, r1
   1be92:	4698      	mov	r8, r3
   1be94:	d5b6      	bpl.n	1be04 <_realloc_r+0x3c>
   1be96:	230c      	movs	r3, #12
   1be98:	9a01      	ldr	r2, [sp, #4]
   1be9a:	2500      	movs	r5, #0
   1be9c:	6013      	str	r3, [r2, #0]
   1be9e:	e012      	b.n	1bec6 <_realloc_r+0xfe>
   1bea0:	0035      	movs	r5, r6
   1bea2:	4643      	mov	r3, r8
   1bea4:	1ae3      	subs	r3, r4, r3
   1bea6:	2b0f      	cmp	r3, #15
   1bea8:	d825      	bhi.n	1bef6 <_realloc_r+0x12e>
   1beaa:	464b      	mov	r3, r9
   1beac:	2201      	movs	r2, #1
   1beae:	4649      	mov	r1, r9
   1beb0:	685b      	ldr	r3, [r3, #4]
   1beb2:	4013      	ands	r3, r2
   1beb4:	4323      	orrs	r3, r4
   1beb6:	604b      	str	r3, [r1, #4]
   1beb8:	444c      	add	r4, r9
   1beba:	6863      	ldr	r3, [r4, #4]
   1bebc:	431a      	orrs	r2, r3
   1bebe:	6062      	str	r2, [r4, #4]
   1bec0:	9801      	ldr	r0, [sp, #4]
   1bec2:	f7fa fa93 	bl	163ec <__malloc_unlock>
   1bec6:	0028      	movs	r0, r5
   1bec8:	b005      	add	sp, #20
   1beca:	bc3c      	pop	{r2, r3, r4, r5}
   1becc:	4690      	mov	r8, r2
   1bece:	4699      	mov	r9, r3
   1bed0:	46a2      	mov	sl, r4
   1bed2:	46ab      	mov	fp, r5
   1bed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1bed6:	2103      	movs	r1, #3
   1bed8:	9803      	ldr	r0, [sp, #12]
   1beda:	468c      	mov	ip, r1
   1bedc:	4388      	bics	r0, r1
   1bede:	1821      	adds	r1, r4, r0
   1bee0:	468b      	mov	fp, r1
   1bee2:	4299      	cmp	r1, r3
   1bee4:	db21      	blt.n	1bf2a <_realloc_r+0x162>
   1bee6:	9a02      	ldr	r2, [sp, #8]
   1bee8:	0035      	movs	r5, r6
   1beea:	68d3      	ldr	r3, [r2, #12]
   1beec:	6892      	ldr	r2, [r2, #8]
   1beee:	465c      	mov	r4, fp
   1bef0:	60d3      	str	r3, [r2, #12]
   1bef2:	609a      	str	r2, [r3, #8]
   1bef4:	e7d5      	b.n	1bea2 <_realloc_r+0xda>
   1bef6:	464a      	mov	r2, r9
   1bef8:	2001      	movs	r0, #1
   1befa:	4646      	mov	r6, r8
   1befc:	6852      	ldr	r2, [r2, #4]
   1befe:	4649      	mov	r1, r9
   1bf00:	4002      	ands	r2, r0
   1bf02:	4332      	orrs	r2, r6
   1bf04:	464e      	mov	r6, r9
   1bf06:	4441      	add	r1, r8
   1bf08:	4303      	orrs	r3, r0
   1bf0a:	6072      	str	r2, [r6, #4]
   1bf0c:	444c      	add	r4, r9
   1bf0e:	604b      	str	r3, [r1, #4]
   1bf10:	6863      	ldr	r3, [r4, #4]
   1bf12:	3108      	adds	r1, #8
   1bf14:	4318      	orrs	r0, r3
   1bf16:	6060      	str	r0, [r4, #4]
   1bf18:	9801      	ldr	r0, [sp, #4]
   1bf1a:	f7ff f8b9 	bl	1b090 <_free_r>
   1bf1e:	e7cf      	b.n	1bec0 <_realloc_r+0xf8>
   1bf20:	0011      	movs	r1, r2
   1bf22:	f7f9 fe8f 	bl	15c44 <_malloc_r>
   1bf26:	0005      	movs	r5, r0
   1bf28:	e7cd      	b.n	1bec6 <_realloc_r+0xfe>
   1bf2a:	4651      	mov	r1, sl
   1bf2c:	4211      	tst	r1, r2
   1bf2e:	d000      	beq.n	1bf32 <_realloc_r+0x16a>
   1bf30:	e786      	b.n	1be40 <_realloc_r+0x78>
   1bf32:	4661      	mov	r1, ip
   1bf34:	683a      	ldr	r2, [r7, #0]
   1bf36:	1aba      	subs	r2, r7, r2
   1bf38:	4692      	mov	sl, r2
   1bf3a:	6852      	ldr	r2, [r2, #4]
   1bf3c:	438a      	bics	r2, r1
   1bf3e:	1880      	adds	r0, r0, r2
   1bf40:	4683      	mov	fp, r0
   1bf42:	44a3      	add	fp, r4
   1bf44:	459b      	cmp	fp, r3
   1bf46:	db26      	blt.n	1bf96 <_realloc_r+0x1ce>
   1bf48:	9a02      	ldr	r2, [sp, #8]
   1bf4a:	68d3      	ldr	r3, [r2, #12]
   1bf4c:	6892      	ldr	r2, [r2, #8]
   1bf4e:	60d3      	str	r3, [r2, #12]
   1bf50:	609a      	str	r2, [r3, #8]
   1bf52:	4653      	mov	r3, sl
   1bf54:	4652      	mov	r2, sl
   1bf56:	4655      	mov	r5, sl
   1bf58:	6892      	ldr	r2, [r2, #8]
   1bf5a:	68db      	ldr	r3, [r3, #12]
   1bf5c:	3508      	adds	r5, #8
   1bf5e:	60d3      	str	r3, [r2, #12]
   1bf60:	609a      	str	r2, [r3, #8]
   1bf62:	1f22      	subs	r2, r4, #4
   1bf64:	2a24      	cmp	r2, #36	; 0x24
   1bf66:	d900      	bls.n	1bf6a <_realloc_r+0x1a2>
   1bf68:	e096      	b.n	1c098 <_realloc_r+0x2d0>
   1bf6a:	2a13      	cmp	r2, #19
   1bf6c:	d972      	bls.n	1c054 <_realloc_r+0x28c>
   1bf6e:	4653      	mov	r3, sl
   1bf70:	6831      	ldr	r1, [r6, #0]
   1bf72:	6099      	str	r1, [r3, #8]
   1bf74:	6871      	ldr	r1, [r6, #4]
   1bf76:	60d9      	str	r1, [r3, #12]
   1bf78:	2a1b      	cmp	r2, #27
   1bf7a:	d900      	bls.n	1bf7e <_realloc_r+0x1b6>
   1bf7c:	e0a4      	b.n	1c0c8 <_realloc_r+0x300>
   1bf7e:	0032      	movs	r2, r6
   1bf80:	3310      	adds	r3, #16
   1bf82:	3208      	adds	r2, #8
   1bf84:	e068      	b.n	1c058 <_realloc_r+0x290>
   1bf86:	683a      	ldr	r2, [r7, #0]
   1bf88:	1aba      	subs	r2, r7, r2
   1bf8a:	4692      	mov	sl, r2
   1bf8c:	4651      	mov	r1, sl
   1bf8e:	2203      	movs	r2, #3
   1bf90:	6849      	ldr	r1, [r1, #4]
   1bf92:	4391      	bics	r1, r2
   1bf94:	000a      	movs	r2, r1
   1bf96:	4693      	mov	fp, r2
   1bf98:	44a3      	add	fp, r4
   1bf9a:	459b      	cmp	fp, r3
   1bf9c:	da00      	bge.n	1bfa0 <_realloc_r+0x1d8>
   1bf9e:	e74f      	b.n	1be40 <_realloc_r+0x78>
   1bfa0:	e7d7      	b.n	1bf52 <_realloc_r+0x18a>
   1bfa2:	2003      	movs	r0, #3
   1bfa4:	9902      	ldr	r1, [sp, #8]
   1bfa6:	4684      	mov	ip, r0
   1bfa8:	6849      	ldr	r1, [r1, #4]
   1bfaa:	4381      	bics	r1, r0
   1bfac:	4640      	mov	r0, r8
   1bfae:	1909      	adds	r1, r1, r4
   1bfb0:	3010      	adds	r0, #16
   1bfb2:	9002      	str	r0, [sp, #8]
   1bfb4:	4281      	cmp	r1, r0
   1bfb6:	da58      	bge.n	1c06a <_realloc_r+0x2a2>
   1bfb8:	07d2      	lsls	r2, r2, #31
   1bfba:	d500      	bpl.n	1bfbe <_realloc_r+0x1f6>
   1bfbc:	e740      	b.n	1be40 <_realloc_r+0x78>
   1bfbe:	4660      	mov	r0, ip
   1bfc0:	683a      	ldr	r2, [r7, #0]
   1bfc2:	1aba      	subs	r2, r7, r2
   1bfc4:	4692      	mov	sl, r2
   1bfc6:	6852      	ldr	r2, [r2, #4]
   1bfc8:	4382      	bics	r2, r0
   1bfca:	9802      	ldr	r0, [sp, #8]
   1bfcc:	1851      	adds	r1, r2, r1
   1bfce:	9103      	str	r1, [sp, #12]
   1bfd0:	4288      	cmp	r0, r1
   1bfd2:	dce0      	bgt.n	1bf96 <_realloc_r+0x1ce>
   1bfd4:	4653      	mov	r3, sl
   1bfd6:	4652      	mov	r2, sl
   1bfd8:	4655      	mov	r5, sl
   1bfda:	6892      	ldr	r2, [r2, #8]
   1bfdc:	68db      	ldr	r3, [r3, #12]
   1bfde:	3508      	adds	r5, #8
   1bfe0:	60d3      	str	r3, [r2, #12]
   1bfe2:	609a      	str	r2, [r3, #8]
   1bfe4:	1f22      	subs	r2, r4, #4
   1bfe6:	2a24      	cmp	r2, #36	; 0x24
   1bfe8:	d900      	bls.n	1bfec <_realloc_r+0x224>
   1bfea:	e08e      	b.n	1c10a <_realloc_r+0x342>
   1bfec:	2a13      	cmp	r2, #19
   1bfee:	d800      	bhi.n	1bff2 <_realloc_r+0x22a>
   1bff0:	e088      	b.n	1c104 <_realloc_r+0x33c>
   1bff2:	4653      	mov	r3, sl
   1bff4:	6831      	ldr	r1, [r6, #0]
   1bff6:	6099      	str	r1, [r3, #8]
   1bff8:	6871      	ldr	r1, [r6, #4]
   1bffa:	60d9      	str	r1, [r3, #12]
   1bffc:	2a1b      	cmp	r2, #27
   1bffe:	d900      	bls.n	1c002 <_realloc_r+0x23a>
   1c000:	e088      	b.n	1c114 <_realloc_r+0x34c>
   1c002:	0032      	movs	r2, r6
   1c004:	3310      	adds	r3, #16
   1c006:	3208      	adds	r2, #8
   1c008:	6811      	ldr	r1, [r2, #0]
   1c00a:	6019      	str	r1, [r3, #0]
   1c00c:	6851      	ldr	r1, [r2, #4]
   1c00e:	6059      	str	r1, [r3, #4]
   1c010:	6892      	ldr	r2, [r2, #8]
   1c012:	609a      	str	r2, [r3, #8]
   1c014:	4651      	mov	r1, sl
   1c016:	465b      	mov	r3, fp
   1c018:	4642      	mov	r2, r8
   1c01a:	4441      	add	r1, r8
   1c01c:	6099      	str	r1, [r3, #8]
   1c01e:	9b03      	ldr	r3, [sp, #12]
   1c020:	9801      	ldr	r0, [sp, #4]
   1c022:	1a9a      	subs	r2, r3, r2
   1c024:	2301      	movs	r3, #1
   1c026:	431a      	orrs	r2, r3
   1c028:	604a      	str	r2, [r1, #4]
   1c02a:	4652      	mov	r2, sl
   1c02c:	6852      	ldr	r2, [r2, #4]
   1c02e:	4013      	ands	r3, r2
   1c030:	4642      	mov	r2, r8
   1c032:	4313      	orrs	r3, r2
   1c034:	4652      	mov	r2, sl
   1c036:	6053      	str	r3, [r2, #4]
   1c038:	f7fa f9d8 	bl	163ec <__malloc_unlock>
   1c03c:	e743      	b.n	1bec6 <_realloc_r+0xfe>
   1c03e:	6833      	ldr	r3, [r6, #0]
   1c040:	6003      	str	r3, [r0, #0]
   1c042:	6873      	ldr	r3, [r6, #4]
   1c044:	6043      	str	r3, [r0, #4]
   1c046:	2a1b      	cmp	r2, #27
   1c048:	d82d      	bhi.n	1c0a6 <_realloc_r+0x2de>
   1c04a:	0003      	movs	r3, r0
   1c04c:	0032      	movs	r2, r6
   1c04e:	3308      	adds	r3, #8
   1c050:	3208      	adds	r2, #8
   1c052:	e70d      	b.n	1be70 <_realloc_r+0xa8>
   1c054:	002b      	movs	r3, r5
   1c056:	0032      	movs	r2, r6
   1c058:	6811      	ldr	r1, [r2, #0]
   1c05a:	465c      	mov	r4, fp
   1c05c:	6019      	str	r1, [r3, #0]
   1c05e:	6851      	ldr	r1, [r2, #4]
   1c060:	46d1      	mov	r9, sl
   1c062:	6059      	str	r1, [r3, #4]
   1c064:	6892      	ldr	r2, [r2, #8]
   1c066:	609a      	str	r2, [r3, #8]
   1c068:	e71b      	b.n	1bea2 <_realloc_r+0xda>
   1c06a:	4643      	mov	r3, r8
   1c06c:	18fa      	adds	r2, r7, r3
   1c06e:	465b      	mov	r3, fp
   1c070:	609a      	str	r2, [r3, #8]
   1c072:	4643      	mov	r3, r8
   1c074:	1ac9      	subs	r1, r1, r3
   1c076:	2301      	movs	r3, #1
   1c078:	4319      	orrs	r1, r3
   1c07a:	6051      	str	r1, [r2, #4]
   1c07c:	687a      	ldr	r2, [r7, #4]
   1c07e:	9801      	ldr	r0, [sp, #4]
   1c080:	4013      	ands	r3, r2
   1c082:	4642      	mov	r2, r8
   1c084:	4313      	orrs	r3, r2
   1c086:	607b      	str	r3, [r7, #4]
   1c088:	f7fa f9b0 	bl	163ec <__malloc_unlock>
   1c08c:	0035      	movs	r5, r6
   1c08e:	e71a      	b.n	1bec6 <_realloc_r+0xfe>
   1c090:	0031      	movs	r1, r6
   1c092:	f7fa f909 	bl	162a8 <memmove>
   1c096:	e6f1      	b.n	1be7c <_realloc_r+0xb4>
   1c098:	0031      	movs	r1, r6
   1c09a:	0028      	movs	r0, r5
   1c09c:	f7fa f904 	bl	162a8 <memmove>
   1c0a0:	465c      	mov	r4, fp
   1c0a2:	46d1      	mov	r9, sl
   1c0a4:	e6fd      	b.n	1bea2 <_realloc_r+0xda>
   1c0a6:	68b3      	ldr	r3, [r6, #8]
   1c0a8:	6083      	str	r3, [r0, #8]
   1c0aa:	68f3      	ldr	r3, [r6, #12]
   1c0ac:	60c3      	str	r3, [r0, #12]
   1c0ae:	2a24      	cmp	r2, #36	; 0x24
   1c0b0:	d015      	beq.n	1c0de <_realloc_r+0x316>
   1c0b2:	0003      	movs	r3, r0
   1c0b4:	0032      	movs	r2, r6
   1c0b6:	3310      	adds	r3, #16
   1c0b8:	3210      	adds	r2, #16
   1c0ba:	e6d9      	b.n	1be70 <_realloc_r+0xa8>
   1c0bc:	6853      	ldr	r3, [r2, #4]
   1c0be:	2203      	movs	r2, #3
   1c0c0:	4393      	bics	r3, r2
   1c0c2:	18e4      	adds	r4, r4, r3
   1c0c4:	0035      	movs	r5, r6
   1c0c6:	e6ec      	b.n	1bea2 <_realloc_r+0xda>
   1c0c8:	4653      	mov	r3, sl
   1c0ca:	68b1      	ldr	r1, [r6, #8]
   1c0cc:	6119      	str	r1, [r3, #16]
   1c0ce:	68f1      	ldr	r1, [r6, #12]
   1c0d0:	6159      	str	r1, [r3, #20]
   1c0d2:	2a24      	cmp	r2, #36	; 0x24
   1c0d4:	d00c      	beq.n	1c0f0 <_realloc_r+0x328>
   1c0d6:	0032      	movs	r2, r6
   1c0d8:	3318      	adds	r3, #24
   1c0da:	3210      	adds	r2, #16
   1c0dc:	e7bc      	b.n	1c058 <_realloc_r+0x290>
   1c0de:	6933      	ldr	r3, [r6, #16]
   1c0e0:	0032      	movs	r2, r6
   1c0e2:	6103      	str	r3, [r0, #16]
   1c0e4:	0003      	movs	r3, r0
   1c0e6:	6971      	ldr	r1, [r6, #20]
   1c0e8:	3318      	adds	r3, #24
   1c0ea:	3218      	adds	r2, #24
   1c0ec:	6141      	str	r1, [r0, #20]
   1c0ee:	e6bf      	b.n	1be70 <_realloc_r+0xa8>
   1c0f0:	4653      	mov	r3, sl
   1c0f2:	6932      	ldr	r2, [r6, #16]
   1c0f4:	4651      	mov	r1, sl
   1c0f6:	619a      	str	r2, [r3, #24]
   1c0f8:	0032      	movs	r2, r6
   1c0fa:	6970      	ldr	r0, [r6, #20]
   1c0fc:	3320      	adds	r3, #32
   1c0fe:	3218      	adds	r2, #24
   1c100:	61c8      	str	r0, [r1, #28]
   1c102:	e7a9      	b.n	1c058 <_realloc_r+0x290>
   1c104:	002b      	movs	r3, r5
   1c106:	0032      	movs	r2, r6
   1c108:	e77e      	b.n	1c008 <_realloc_r+0x240>
   1c10a:	0031      	movs	r1, r6
   1c10c:	0028      	movs	r0, r5
   1c10e:	f7fa f8cb 	bl	162a8 <memmove>
   1c112:	e77f      	b.n	1c014 <_realloc_r+0x24c>
   1c114:	4653      	mov	r3, sl
   1c116:	68b1      	ldr	r1, [r6, #8]
   1c118:	6119      	str	r1, [r3, #16]
   1c11a:	68f1      	ldr	r1, [r6, #12]
   1c11c:	6159      	str	r1, [r3, #20]
   1c11e:	2a24      	cmp	r2, #36	; 0x24
   1c120:	d003      	beq.n	1c12a <_realloc_r+0x362>
   1c122:	0032      	movs	r2, r6
   1c124:	3318      	adds	r3, #24
   1c126:	3210      	adds	r2, #16
   1c128:	e76e      	b.n	1c008 <_realloc_r+0x240>
   1c12a:	4653      	mov	r3, sl
   1c12c:	6932      	ldr	r2, [r6, #16]
   1c12e:	4651      	mov	r1, sl
   1c130:	619a      	str	r2, [r3, #24]
   1c132:	0032      	movs	r2, r6
   1c134:	6970      	ldr	r0, [r6, #20]
   1c136:	3320      	adds	r3, #32
   1c138:	3218      	adds	r2, #24
   1c13a:	61c8      	str	r0, [r1, #28]
   1c13c:	e764      	b.n	1c008 <_realloc_r+0x240>
   1c13e:	46c0      	nop			; (mov r8, r8)
   1c140:	200005ac 	.word	0x200005ac

0001c144 <__sread>:
   1c144:	b570      	push	{r4, r5, r6, lr}
   1c146:	000c      	movs	r4, r1
   1c148:	250e      	movs	r5, #14
   1c14a:	5f49      	ldrsh	r1, [r1, r5]
   1c14c:	f000 fb78 	bl	1c840 <_read_r>
   1c150:	2800      	cmp	r0, #0
   1c152:	db03      	blt.n	1c15c <__sread+0x18>
   1c154:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1c156:	181b      	adds	r3, r3, r0
   1c158:	6523      	str	r3, [r4, #80]	; 0x50
   1c15a:	bd70      	pop	{r4, r5, r6, pc}
   1c15c:	89a3      	ldrh	r3, [r4, #12]
   1c15e:	4a02      	ldr	r2, [pc, #8]	; (1c168 <__sread+0x24>)
   1c160:	4013      	ands	r3, r2
   1c162:	81a3      	strh	r3, [r4, #12]
   1c164:	e7f9      	b.n	1c15a <__sread+0x16>
   1c166:	46c0      	nop			; (mov r8, r8)
   1c168:	ffffefff 	.word	0xffffefff

0001c16c <__swrite>:
   1c16c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1c16e:	0016      	movs	r6, r2
   1c170:	001f      	movs	r7, r3
   1c172:	220c      	movs	r2, #12
   1c174:	5e8b      	ldrsh	r3, [r1, r2]
   1c176:	0005      	movs	r5, r0
   1c178:	000c      	movs	r4, r1
   1c17a:	05da      	lsls	r2, r3, #23
   1c17c:	d507      	bpl.n	1c18e <__swrite+0x22>
   1c17e:	230e      	movs	r3, #14
   1c180:	5ec9      	ldrsh	r1, [r1, r3]
   1c182:	2200      	movs	r2, #0
   1c184:	2302      	movs	r3, #2
   1c186:	f000 fb47 	bl	1c818 <_lseek_r>
   1c18a:	220c      	movs	r2, #12
   1c18c:	5ea3      	ldrsh	r3, [r4, r2]
   1c18e:	4a05      	ldr	r2, [pc, #20]	; (1c1a4 <__swrite+0x38>)
   1c190:	0028      	movs	r0, r5
   1c192:	4013      	ands	r3, r2
   1c194:	81a3      	strh	r3, [r4, #12]
   1c196:	0032      	movs	r2, r6
   1c198:	230e      	movs	r3, #14
   1c19a:	5ee1      	ldrsh	r1, [r4, r3]
   1c19c:	003b      	movs	r3, r7
   1c19e:	f000 f969 	bl	1c474 <_write_r>
   1c1a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1c1a4:	ffffefff 	.word	0xffffefff

0001c1a8 <__sseek>:
   1c1a8:	b570      	push	{r4, r5, r6, lr}
   1c1aa:	000c      	movs	r4, r1
   1c1ac:	250e      	movs	r5, #14
   1c1ae:	5f49      	ldrsh	r1, [r1, r5]
   1c1b0:	f000 fb32 	bl	1c818 <_lseek_r>
   1c1b4:	1c43      	adds	r3, r0, #1
   1c1b6:	d006      	beq.n	1c1c6 <__sseek+0x1e>
   1c1b8:	2380      	movs	r3, #128	; 0x80
   1c1ba:	89a2      	ldrh	r2, [r4, #12]
   1c1bc:	015b      	lsls	r3, r3, #5
   1c1be:	4313      	orrs	r3, r2
   1c1c0:	81a3      	strh	r3, [r4, #12]
   1c1c2:	6520      	str	r0, [r4, #80]	; 0x50
   1c1c4:	bd70      	pop	{r4, r5, r6, pc}
   1c1c6:	89a3      	ldrh	r3, [r4, #12]
   1c1c8:	4a01      	ldr	r2, [pc, #4]	; (1c1d0 <__sseek+0x28>)
   1c1ca:	4013      	ands	r3, r2
   1c1cc:	81a3      	strh	r3, [r4, #12]
   1c1ce:	e7f9      	b.n	1c1c4 <__sseek+0x1c>
   1c1d0:	ffffefff 	.word	0xffffefff

0001c1d4 <__sclose>:
   1c1d4:	b510      	push	{r4, lr}
   1c1d6:	230e      	movs	r3, #14
   1c1d8:	5ec9      	ldrsh	r1, [r1, r3]
   1c1da:	f000 fa05 	bl	1c5e8 <_close_r>
   1c1de:	bd10      	pop	{r4, pc}

0001c1e0 <strchr>:
   1c1e0:	b570      	push	{r4, r5, r6, lr}
   1c1e2:	b2cc      	uxtb	r4, r1
   1c1e4:	2c00      	cmp	r4, #0
   1c1e6:	d03b      	beq.n	1c260 <strchr+0x80>
   1c1e8:	0783      	lsls	r3, r0, #30
   1c1ea:	d00e      	beq.n	1c20a <strchr+0x2a>
   1c1ec:	7803      	ldrb	r3, [r0, #0]
   1c1ee:	2b00      	cmp	r3, #0
   1c1f0:	d05b      	beq.n	1c2aa <strchr+0xca>
   1c1f2:	429c      	cmp	r4, r3
   1c1f4:	d033      	beq.n	1c25e <strchr+0x7e>
   1c1f6:	2203      	movs	r2, #3
   1c1f8:	e004      	b.n	1c204 <strchr+0x24>
   1c1fa:	7803      	ldrb	r3, [r0, #0]
   1c1fc:	2b00      	cmp	r3, #0
   1c1fe:	d054      	beq.n	1c2aa <strchr+0xca>
   1c200:	429c      	cmp	r4, r3
   1c202:	d02c      	beq.n	1c25e <strchr+0x7e>
   1c204:	3001      	adds	r0, #1
   1c206:	4210      	tst	r0, r2
   1c208:	d1f7      	bne.n	1c1fa <strchr+0x1a>
   1c20a:	25ff      	movs	r5, #255	; 0xff
   1c20c:	4029      	ands	r1, r5
   1c20e:	020d      	lsls	r5, r1, #8
   1c210:	4329      	orrs	r1, r5
   1c212:	040d      	lsls	r5, r1, #16
   1c214:	430d      	orrs	r5, r1
   1c216:	0029      	movs	r1, r5
   1c218:	6802      	ldr	r2, [r0, #0]
   1c21a:	4b26      	ldr	r3, [pc, #152]	; (1c2b4 <strchr+0xd4>)
   1c21c:	4051      	eors	r1, r2
   1c21e:	18d3      	adds	r3, r2, r3
   1c220:	4393      	bics	r3, r2
   1c222:	4a24      	ldr	r2, [pc, #144]	; (1c2b4 <strchr+0xd4>)
   1c224:	4e24      	ldr	r6, [pc, #144]	; (1c2b8 <strchr+0xd8>)
   1c226:	188a      	adds	r2, r1, r2
   1c228:	438a      	bics	r2, r1
   1c22a:	4313      	orrs	r3, r2
   1c22c:	4233      	tst	r3, r6
   1c22e:	d10c      	bne.n	1c24a <strchr+0x6a>
   1c230:	0029      	movs	r1, r5
   1c232:	3004      	adds	r0, #4
   1c234:	6802      	ldr	r2, [r0, #0]
   1c236:	4b1f      	ldr	r3, [pc, #124]	; (1c2b4 <strchr+0xd4>)
   1c238:	4051      	eors	r1, r2
   1c23a:	18d3      	adds	r3, r2, r3
   1c23c:	4393      	bics	r3, r2
   1c23e:	4a1d      	ldr	r2, [pc, #116]	; (1c2b4 <strchr+0xd4>)
   1c240:	188a      	adds	r2, r1, r2
   1c242:	438a      	bics	r2, r1
   1c244:	4313      	orrs	r3, r2
   1c246:	4233      	tst	r3, r6
   1c248:	d0f2      	beq.n	1c230 <strchr+0x50>
   1c24a:	7803      	ldrb	r3, [r0, #0]
   1c24c:	2b00      	cmp	r3, #0
   1c24e:	d104      	bne.n	1c25a <strchr+0x7a>
   1c250:	e02b      	b.n	1c2aa <strchr+0xca>
   1c252:	3001      	adds	r0, #1
   1c254:	7803      	ldrb	r3, [r0, #0]
   1c256:	2b00      	cmp	r3, #0
   1c258:	d027      	beq.n	1c2aa <strchr+0xca>
   1c25a:	429c      	cmp	r4, r3
   1c25c:	d1f9      	bne.n	1c252 <strchr+0x72>
   1c25e:	bd70      	pop	{r4, r5, r6, pc}
   1c260:	0783      	lsls	r3, r0, #30
   1c262:	d00a      	beq.n	1c27a <strchr+0x9a>
   1c264:	7803      	ldrb	r3, [r0, #0]
   1c266:	2b00      	cmp	r3, #0
   1c268:	d0f9      	beq.n	1c25e <strchr+0x7e>
   1c26a:	2203      	movs	r2, #3
   1c26c:	e002      	b.n	1c274 <strchr+0x94>
   1c26e:	7803      	ldrb	r3, [r0, #0]
   1c270:	2b00      	cmp	r3, #0
   1c272:	d0f4      	beq.n	1c25e <strchr+0x7e>
   1c274:	3001      	adds	r0, #1
   1c276:	4210      	tst	r0, r2
   1c278:	d1f9      	bne.n	1c26e <strchr+0x8e>
   1c27a:	6801      	ldr	r1, [r0, #0]
   1c27c:	4a0d      	ldr	r2, [pc, #52]	; (1c2b4 <strchr+0xd4>)
   1c27e:	0003      	movs	r3, r0
   1c280:	188a      	adds	r2, r1, r2
   1c282:	480d      	ldr	r0, [pc, #52]	; (1c2b8 <strchr+0xd8>)
   1c284:	438a      	bics	r2, r1
   1c286:	4202      	tst	r2, r0
   1c288:	d106      	bne.n	1c298 <strchr+0xb8>
   1c28a:	3304      	adds	r3, #4
   1c28c:	6819      	ldr	r1, [r3, #0]
   1c28e:	4a09      	ldr	r2, [pc, #36]	; (1c2b4 <strchr+0xd4>)
   1c290:	188a      	adds	r2, r1, r2
   1c292:	438a      	bics	r2, r1
   1c294:	4202      	tst	r2, r0
   1c296:	d0f8      	beq.n	1c28a <strchr+0xaa>
   1c298:	781a      	ldrb	r2, [r3, #0]
   1c29a:	0018      	movs	r0, r3
   1c29c:	2a00      	cmp	r2, #0
   1c29e:	d006      	beq.n	1c2ae <strchr+0xce>
   1c2a0:	3001      	adds	r0, #1
   1c2a2:	7803      	ldrb	r3, [r0, #0]
   1c2a4:	2b00      	cmp	r3, #0
   1c2a6:	d1fb      	bne.n	1c2a0 <strchr+0xc0>
   1c2a8:	e7d9      	b.n	1c25e <strchr+0x7e>
   1c2aa:	2000      	movs	r0, #0
   1c2ac:	e7d7      	b.n	1c25e <strchr+0x7e>
   1c2ae:	0018      	movs	r0, r3
   1c2b0:	e7d5      	b.n	1c25e <strchr+0x7e>
   1c2b2:	46c0      	nop			; (mov r8, r8)
   1c2b4:	fefefeff 	.word	0xfefefeff
   1c2b8:	80808080 	.word	0x80808080

0001c2bc <__ssprint_r>:
   1c2bc:	b5f0      	push	{r4, r5, r6, r7, lr}
   1c2be:	4657      	mov	r7, sl
   1c2c0:	464e      	mov	r6, r9
   1c2c2:	46de      	mov	lr, fp
   1c2c4:	4645      	mov	r5, r8
   1c2c6:	b5e0      	push	{r5, r6, r7, lr}
   1c2c8:	6893      	ldr	r3, [r2, #8]
   1c2ca:	b083      	sub	sp, #12
   1c2cc:	9001      	str	r0, [sp, #4]
   1c2ce:	000e      	movs	r6, r1
   1c2d0:	4692      	mov	sl, r2
   1c2d2:	2b00      	cmp	r3, #0
   1c2d4:	d070      	beq.n	1c3b8 <__ssprint_r+0xfc>
   1c2d6:	688d      	ldr	r5, [r1, #8]
   1c2d8:	6813      	ldr	r3, [r2, #0]
   1c2da:	002c      	movs	r4, r5
   1c2dc:	6808      	ldr	r0, [r1, #0]
   1c2de:	001d      	movs	r5, r3
   1c2e0:	e046      	b.n	1c370 <__ssprint_r+0xb4>
   1c2e2:	2290      	movs	r2, #144	; 0x90
   1c2e4:	89b3      	ldrh	r3, [r6, #12]
   1c2e6:	00d2      	lsls	r2, r2, #3
   1c2e8:	4213      	tst	r3, r2
   1c2ea:	d030      	beq.n	1c34e <__ssprint_r+0x92>
   1c2ec:	6931      	ldr	r1, [r6, #16]
   1c2ee:	1a42      	subs	r2, r0, r1
   1c2f0:	4693      	mov	fp, r2
   1c2f2:	6970      	ldr	r0, [r6, #20]
   1c2f4:	0042      	lsls	r2, r0, #1
   1c2f6:	1812      	adds	r2, r2, r0
   1c2f8:	0fd0      	lsrs	r0, r2, #31
   1c2fa:	1882      	adds	r2, r0, r2
   1c2fc:	1052      	asrs	r2, r2, #1
   1c2fe:	4690      	mov	r8, r2
   1c300:	465a      	mov	r2, fp
   1c302:	1c50      	adds	r0, r2, #1
   1c304:	19c0      	adds	r0, r0, r7
   1c306:	4642      	mov	r2, r8
   1c308:	4540      	cmp	r0, r8
   1c30a:	d901      	bls.n	1c310 <__ssprint_r+0x54>
   1c30c:	4680      	mov	r8, r0
   1c30e:	0002      	movs	r2, r0
   1c310:	2080      	movs	r0, #128	; 0x80
   1c312:	00c0      	lsls	r0, r0, #3
   1c314:	4203      	tst	r3, r0
   1c316:	d038      	beq.n	1c38a <__ssprint_r+0xce>
   1c318:	0011      	movs	r1, r2
   1c31a:	9801      	ldr	r0, [sp, #4]
   1c31c:	f7f9 fc92 	bl	15c44 <_malloc_r>
   1c320:	1e04      	subs	r4, r0, #0
   1c322:	d054      	beq.n	1c3ce <__ssprint_r+0x112>
   1c324:	465a      	mov	r2, fp
   1c326:	6931      	ldr	r1, [r6, #16]
   1c328:	f7f9 ff7c 	bl	16224 <memcpy>
   1c32c:	89b3      	ldrh	r3, [r6, #12]
   1c32e:	4a2a      	ldr	r2, [pc, #168]	; (1c3d8 <__ssprint_r+0x11c>)
   1c330:	4013      	ands	r3, r2
   1c332:	2280      	movs	r2, #128	; 0x80
   1c334:	4313      	orrs	r3, r2
   1c336:	81b3      	strh	r3, [r6, #12]
   1c338:	4643      	mov	r3, r8
   1c33a:	0020      	movs	r0, r4
   1c33c:	465a      	mov	r2, fp
   1c33e:	6134      	str	r4, [r6, #16]
   1c340:	46b8      	mov	r8, r7
   1c342:	003c      	movs	r4, r7
   1c344:	4458      	add	r0, fp
   1c346:	6173      	str	r3, [r6, #20]
   1c348:	1a9b      	subs	r3, r3, r2
   1c34a:	6030      	str	r0, [r6, #0]
   1c34c:	60b3      	str	r3, [r6, #8]
   1c34e:	4642      	mov	r2, r8
   1c350:	4649      	mov	r1, r9
   1c352:	f7f9 ffa9 	bl	162a8 <memmove>
   1c356:	68b3      	ldr	r3, [r6, #8]
   1c358:	1b1c      	subs	r4, r3, r4
   1c35a:	6833      	ldr	r3, [r6, #0]
   1c35c:	60b4      	str	r4, [r6, #8]
   1c35e:	4443      	add	r3, r8
   1c360:	6033      	str	r3, [r6, #0]
   1c362:	0018      	movs	r0, r3
   1c364:	4653      	mov	r3, sl
   1c366:	689b      	ldr	r3, [r3, #8]
   1c368:	1bdf      	subs	r7, r3, r7
   1c36a:	4653      	mov	r3, sl
   1c36c:	609f      	str	r7, [r3, #8]
   1c36e:	d023      	beq.n	1c3b8 <__ssprint_r+0xfc>
   1c370:	686f      	ldr	r7, [r5, #4]
   1c372:	002b      	movs	r3, r5
   1c374:	3508      	adds	r5, #8
   1c376:	2f00      	cmp	r7, #0
   1c378:	d0fa      	beq.n	1c370 <__ssprint_r+0xb4>
   1c37a:	681b      	ldr	r3, [r3, #0]
   1c37c:	46a0      	mov	r8, r4
   1c37e:	4699      	mov	r9, r3
   1c380:	42a7      	cmp	r7, r4
   1c382:	d2ae      	bcs.n	1c2e2 <__ssprint_r+0x26>
   1c384:	003c      	movs	r4, r7
   1c386:	46b8      	mov	r8, r7
   1c388:	e7e1      	b.n	1c34e <__ssprint_r+0x92>
   1c38a:	9801      	ldr	r0, [sp, #4]
   1c38c:	f7ff fd1c 	bl	1bdc8 <_realloc_r>
   1c390:	1e04      	subs	r4, r0, #0
   1c392:	d1d1      	bne.n	1c338 <__ssprint_r+0x7c>
   1c394:	9c01      	ldr	r4, [sp, #4]
   1c396:	6931      	ldr	r1, [r6, #16]
   1c398:	0020      	movs	r0, r4
   1c39a:	f7fe fe79 	bl	1b090 <_free_r>
   1c39e:	230c      	movs	r3, #12
   1c3a0:	6023      	str	r3, [r4, #0]
   1c3a2:	2240      	movs	r2, #64	; 0x40
   1c3a4:	89b3      	ldrh	r3, [r6, #12]
   1c3a6:	2001      	movs	r0, #1
   1c3a8:	4313      	orrs	r3, r2
   1c3aa:	81b3      	strh	r3, [r6, #12]
   1c3ac:	4652      	mov	r2, sl
   1c3ae:	2300      	movs	r3, #0
   1c3b0:	4240      	negs	r0, r0
   1c3b2:	6093      	str	r3, [r2, #8]
   1c3b4:	6053      	str	r3, [r2, #4]
   1c3b6:	e003      	b.n	1c3c0 <__ssprint_r+0x104>
   1c3b8:	2300      	movs	r3, #0
   1c3ba:	4652      	mov	r2, sl
   1c3bc:	2000      	movs	r0, #0
   1c3be:	6053      	str	r3, [r2, #4]
   1c3c0:	b003      	add	sp, #12
   1c3c2:	bc3c      	pop	{r2, r3, r4, r5}
   1c3c4:	4690      	mov	r8, r2
   1c3c6:	4699      	mov	r9, r3
   1c3c8:	46a2      	mov	sl, r4
   1c3ca:	46ab      	mov	fp, r5
   1c3cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1c3ce:	230c      	movs	r3, #12
   1c3d0:	9a01      	ldr	r2, [sp, #4]
   1c3d2:	6013      	str	r3, [r2, #0]
   1c3d4:	e7e5      	b.n	1c3a2 <__ssprint_r+0xe6>
   1c3d6:	46c0      	nop			; (mov r8, r8)
   1c3d8:	fffffb7f 	.word	0xfffffb7f

0001c3dc <__sprint_r.part.0>:
   1c3dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1c3de:	464e      	mov	r6, r9
   1c3e0:	4645      	mov	r5, r8
   1c3e2:	46de      	mov	lr, fp
   1c3e4:	4657      	mov	r7, sl
   1c3e6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   1c3e8:	b5e0      	push	{r5, r6, r7, lr}
   1c3ea:	4680      	mov	r8, r0
   1c3ec:	000e      	movs	r6, r1
   1c3ee:	4691      	mov	r9, r2
   1c3f0:	049b      	lsls	r3, r3, #18
   1c3f2:	d531      	bpl.n	1c458 <__sprint_r.part.0+0x7c>
   1c3f4:	6813      	ldr	r3, [r2, #0]
   1c3f6:	469a      	mov	sl, r3
   1c3f8:	6893      	ldr	r3, [r2, #8]
   1c3fa:	2b00      	cmp	r3, #0
   1c3fc:	d02a      	beq.n	1c454 <__sprint_r.part.0+0x78>
   1c3fe:	4652      	mov	r2, sl
   1c400:	6852      	ldr	r2, [r2, #4]
   1c402:	2500      	movs	r5, #0
   1c404:	4693      	mov	fp, r2
   1c406:	0897      	lsrs	r7, r2, #2
   1c408:	4652      	mov	r2, sl
   1c40a:	6814      	ldr	r4, [r2, #0]
   1c40c:	d104      	bne.n	1c418 <__sprint_r.part.0+0x3c>
   1c40e:	e016      	b.n	1c43e <__sprint_r.part.0+0x62>
   1c410:	3501      	adds	r5, #1
   1c412:	3404      	adds	r4, #4
   1c414:	42af      	cmp	r7, r5
   1c416:	d010      	beq.n	1c43a <__sprint_r.part.0+0x5e>
   1c418:	0032      	movs	r2, r6
   1c41a:	6821      	ldr	r1, [r4, #0]
   1c41c:	4640      	mov	r0, r8
   1c41e:	f000 f9a7 	bl	1c770 <_fputwc_r>
   1c422:	1c43      	adds	r3, r0, #1
   1c424:	d1f4      	bne.n	1c410 <__sprint_r.part.0+0x34>
   1c426:	464a      	mov	r2, r9
   1c428:	2300      	movs	r3, #0
   1c42a:	6093      	str	r3, [r2, #8]
   1c42c:	6053      	str	r3, [r2, #4]
   1c42e:	bc3c      	pop	{r2, r3, r4, r5}
   1c430:	4690      	mov	r8, r2
   1c432:	4699      	mov	r9, r3
   1c434:	46a2      	mov	sl, r4
   1c436:	46ab      	mov	fp, r5
   1c438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1c43a:	464b      	mov	r3, r9
   1c43c:	689b      	ldr	r3, [r3, #8]
   1c43e:	465a      	mov	r2, fp
   1c440:	2103      	movs	r1, #3
   1c442:	438a      	bics	r2, r1
   1c444:	1a9b      	subs	r3, r3, r2
   1c446:	464a      	mov	r2, r9
   1c448:	6093      	str	r3, [r2, #8]
   1c44a:	2208      	movs	r2, #8
   1c44c:	4694      	mov	ip, r2
   1c44e:	44e2      	add	sl, ip
   1c450:	2b00      	cmp	r3, #0
   1c452:	d1d4      	bne.n	1c3fe <__sprint_r.part.0+0x22>
   1c454:	2000      	movs	r0, #0
   1c456:	e7e6      	b.n	1c426 <__sprint_r.part.0+0x4a>
   1c458:	f7fe fef8 	bl	1b24c <__sfvwrite_r>
   1c45c:	e7e3      	b.n	1c426 <__sprint_r.part.0+0x4a>
   1c45e:	46c0      	nop			; (mov r8, r8)

0001c460 <__sprint_r>:
   1c460:	6893      	ldr	r3, [r2, #8]
   1c462:	b510      	push	{r4, lr}
   1c464:	2b00      	cmp	r3, #0
   1c466:	d002      	beq.n	1c46e <__sprint_r+0xe>
   1c468:	f7ff ffb8 	bl	1c3dc <__sprint_r.part.0>
   1c46c:	bd10      	pop	{r4, pc}
   1c46e:	6053      	str	r3, [r2, #4]
   1c470:	2000      	movs	r0, #0
   1c472:	e7fb      	b.n	1c46c <__sprint_r+0xc>

0001c474 <_write_r>:
   1c474:	b570      	push	{r4, r5, r6, lr}
   1c476:	0005      	movs	r5, r0
   1c478:	0008      	movs	r0, r1
   1c47a:	0011      	movs	r1, r2
   1c47c:	2200      	movs	r2, #0
   1c47e:	4c06      	ldr	r4, [pc, #24]	; (1c498 <_write_r+0x24>)
   1c480:	6022      	str	r2, [r4, #0]
   1c482:	001a      	movs	r2, r3
   1c484:	f7e8 fa44 	bl	4910 <_write>
   1c488:	1c43      	adds	r3, r0, #1
   1c48a:	d000      	beq.n	1c48e <_write_r+0x1a>
   1c48c:	bd70      	pop	{r4, r5, r6, pc}
   1c48e:	6823      	ldr	r3, [r4, #0]
   1c490:	2b00      	cmp	r3, #0
   1c492:	d0fb      	beq.n	1c48c <_write_r+0x18>
   1c494:	602b      	str	r3, [r5, #0]
   1c496:	e7f9      	b.n	1c48c <_write_r+0x18>
   1c498:	20001edc 	.word	0x20001edc

0001c49c <__register_exitproc>:
   1c49c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1c49e:	464e      	mov	r6, r9
   1c4a0:	4645      	mov	r5, r8
   1c4a2:	46de      	mov	lr, fp
   1c4a4:	4657      	mov	r7, sl
   1c4a6:	b5e0      	push	{r5, r6, r7, lr}
   1c4a8:	4d36      	ldr	r5, [pc, #216]	; (1c584 <__register_exitproc+0xe8>)
   1c4aa:	b083      	sub	sp, #12
   1c4ac:	0006      	movs	r6, r0
   1c4ae:	6828      	ldr	r0, [r5, #0]
   1c4b0:	4698      	mov	r8, r3
   1c4b2:	000f      	movs	r7, r1
   1c4b4:	4691      	mov	r9, r2
   1c4b6:	f7ff f883 	bl	1b5c0 <__retarget_lock_acquire_recursive>
   1c4ba:	4b33      	ldr	r3, [pc, #204]	; (1c588 <__register_exitproc+0xec>)
   1c4bc:	681c      	ldr	r4, [r3, #0]
   1c4be:	23a4      	movs	r3, #164	; 0xa4
   1c4c0:	005b      	lsls	r3, r3, #1
   1c4c2:	58e0      	ldr	r0, [r4, r3]
   1c4c4:	2800      	cmp	r0, #0
   1c4c6:	d052      	beq.n	1c56e <__register_exitproc+0xd2>
   1c4c8:	6843      	ldr	r3, [r0, #4]
   1c4ca:	2b1f      	cmp	r3, #31
   1c4cc:	dc13      	bgt.n	1c4f6 <__register_exitproc+0x5a>
   1c4ce:	1c5a      	adds	r2, r3, #1
   1c4d0:	9201      	str	r2, [sp, #4]
   1c4d2:	2e00      	cmp	r6, #0
   1c4d4:	d128      	bne.n	1c528 <__register_exitproc+0x8c>
   1c4d6:	9a01      	ldr	r2, [sp, #4]
   1c4d8:	3302      	adds	r3, #2
   1c4da:	009b      	lsls	r3, r3, #2
   1c4dc:	6042      	str	r2, [r0, #4]
   1c4de:	501f      	str	r7, [r3, r0]
   1c4e0:	6828      	ldr	r0, [r5, #0]
   1c4e2:	f7ff f86f 	bl	1b5c4 <__retarget_lock_release_recursive>
   1c4e6:	2000      	movs	r0, #0
   1c4e8:	b003      	add	sp, #12
   1c4ea:	bc3c      	pop	{r2, r3, r4, r5}
   1c4ec:	4690      	mov	r8, r2
   1c4ee:	4699      	mov	r9, r3
   1c4f0:	46a2      	mov	sl, r4
   1c4f2:	46ab      	mov	fp, r5
   1c4f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1c4f6:	4b25      	ldr	r3, [pc, #148]	; (1c58c <__register_exitproc+0xf0>)
   1c4f8:	2b00      	cmp	r3, #0
   1c4fa:	d03d      	beq.n	1c578 <__register_exitproc+0xdc>
   1c4fc:	20c8      	movs	r0, #200	; 0xc8
   1c4fe:	0040      	lsls	r0, r0, #1
   1c500:	f7f9 fb96 	bl	15c30 <malloc>
   1c504:	2800      	cmp	r0, #0
   1c506:	d037      	beq.n	1c578 <__register_exitproc+0xdc>
   1c508:	22a4      	movs	r2, #164	; 0xa4
   1c50a:	2300      	movs	r3, #0
   1c50c:	0052      	lsls	r2, r2, #1
   1c50e:	58a1      	ldr	r1, [r4, r2]
   1c510:	6043      	str	r3, [r0, #4]
   1c512:	6001      	str	r1, [r0, #0]
   1c514:	50a0      	str	r0, [r4, r2]
   1c516:	3240      	adds	r2, #64	; 0x40
   1c518:	5083      	str	r3, [r0, r2]
   1c51a:	3204      	adds	r2, #4
   1c51c:	5083      	str	r3, [r0, r2]
   1c51e:	3301      	adds	r3, #1
   1c520:	9301      	str	r3, [sp, #4]
   1c522:	2300      	movs	r3, #0
   1c524:	2e00      	cmp	r6, #0
   1c526:	d0d6      	beq.n	1c4d6 <__register_exitproc+0x3a>
   1c528:	009a      	lsls	r2, r3, #2
   1c52a:	4692      	mov	sl, r2
   1c52c:	4482      	add	sl, r0
   1c52e:	464a      	mov	r2, r9
   1c530:	2188      	movs	r1, #136	; 0x88
   1c532:	4654      	mov	r4, sl
   1c534:	5062      	str	r2, [r4, r1]
   1c536:	22c4      	movs	r2, #196	; 0xc4
   1c538:	0052      	lsls	r2, r2, #1
   1c53a:	4691      	mov	r9, r2
   1c53c:	4481      	add	r9, r0
   1c53e:	464a      	mov	r2, r9
   1c540:	3987      	subs	r1, #135	; 0x87
   1c542:	4099      	lsls	r1, r3
   1c544:	6812      	ldr	r2, [r2, #0]
   1c546:	468b      	mov	fp, r1
   1c548:	430a      	orrs	r2, r1
   1c54a:	4694      	mov	ip, r2
   1c54c:	464a      	mov	r2, r9
   1c54e:	4661      	mov	r1, ip
   1c550:	6011      	str	r1, [r2, #0]
   1c552:	2284      	movs	r2, #132	; 0x84
   1c554:	4641      	mov	r1, r8
   1c556:	0052      	lsls	r2, r2, #1
   1c558:	50a1      	str	r1, [r4, r2]
   1c55a:	2e02      	cmp	r6, #2
   1c55c:	d1bb      	bne.n	1c4d6 <__register_exitproc+0x3a>
   1c55e:	0002      	movs	r2, r0
   1c560:	465c      	mov	r4, fp
   1c562:	328d      	adds	r2, #141	; 0x8d
   1c564:	32ff      	adds	r2, #255	; 0xff
   1c566:	6811      	ldr	r1, [r2, #0]
   1c568:	430c      	orrs	r4, r1
   1c56a:	6014      	str	r4, [r2, #0]
   1c56c:	e7b3      	b.n	1c4d6 <__register_exitproc+0x3a>
   1c56e:	0020      	movs	r0, r4
   1c570:	304d      	adds	r0, #77	; 0x4d
   1c572:	30ff      	adds	r0, #255	; 0xff
   1c574:	50e0      	str	r0, [r4, r3]
   1c576:	e7a7      	b.n	1c4c8 <__register_exitproc+0x2c>
   1c578:	6828      	ldr	r0, [r5, #0]
   1c57a:	f7ff f823 	bl	1b5c4 <__retarget_lock_release_recursive>
   1c57e:	2001      	movs	r0, #1
   1c580:	4240      	negs	r0, r0
   1c582:	e7b1      	b.n	1c4e8 <__register_exitproc+0x4c>
   1c584:	200009bc 	.word	0x200009bc
   1c588:	0001e7c4 	.word	0x0001e7c4
   1c58c:	00015c31 	.word	0x00015c31

0001c590 <_calloc_r>:
   1c590:	b510      	push	{r4, lr}
   1c592:	4351      	muls	r1, r2
   1c594:	f7f9 fb56 	bl	15c44 <_malloc_r>
   1c598:	1e04      	subs	r4, r0, #0
   1c59a:	d01c      	beq.n	1c5d6 <_calloc_r+0x46>
   1c59c:	0003      	movs	r3, r0
   1c59e:	3b08      	subs	r3, #8
   1c5a0:	685a      	ldr	r2, [r3, #4]
   1c5a2:	2303      	movs	r3, #3
   1c5a4:	439a      	bics	r2, r3
   1c5a6:	3a04      	subs	r2, #4
   1c5a8:	2a24      	cmp	r2, #36	; 0x24
   1c5aa:	d816      	bhi.n	1c5da <_calloc_r+0x4a>
   1c5ac:	0003      	movs	r3, r0
   1c5ae:	2a13      	cmp	r2, #19
   1c5b0:	d90d      	bls.n	1c5ce <_calloc_r+0x3e>
   1c5b2:	2100      	movs	r1, #0
   1c5b4:	3308      	adds	r3, #8
   1c5b6:	6001      	str	r1, [r0, #0]
   1c5b8:	6041      	str	r1, [r0, #4]
   1c5ba:	2a1b      	cmp	r2, #27
   1c5bc:	d907      	bls.n	1c5ce <_calloc_r+0x3e>
   1c5be:	6081      	str	r1, [r0, #8]
   1c5c0:	60c1      	str	r1, [r0, #12]
   1c5c2:	2a24      	cmp	r2, #36	; 0x24
   1c5c4:	d10d      	bne.n	1c5e2 <_calloc_r+0x52>
   1c5c6:	0003      	movs	r3, r0
   1c5c8:	6101      	str	r1, [r0, #16]
   1c5ca:	3318      	adds	r3, #24
   1c5cc:	6141      	str	r1, [r0, #20]
   1c5ce:	2200      	movs	r2, #0
   1c5d0:	601a      	str	r2, [r3, #0]
   1c5d2:	605a      	str	r2, [r3, #4]
   1c5d4:	609a      	str	r2, [r3, #8]
   1c5d6:	0020      	movs	r0, r4
   1c5d8:	bd10      	pop	{r4, pc}
   1c5da:	2100      	movs	r1, #0
   1c5dc:	f7f9 feb4 	bl	16348 <memset>
   1c5e0:	e7f9      	b.n	1c5d6 <_calloc_r+0x46>
   1c5e2:	0003      	movs	r3, r0
   1c5e4:	3310      	adds	r3, #16
   1c5e6:	e7f2      	b.n	1c5ce <_calloc_r+0x3e>

0001c5e8 <_close_r>:
   1c5e8:	2300      	movs	r3, #0
   1c5ea:	b570      	push	{r4, r5, r6, lr}
   1c5ec:	4c06      	ldr	r4, [pc, #24]	; (1c608 <_close_r+0x20>)
   1c5ee:	0005      	movs	r5, r0
   1c5f0:	0008      	movs	r0, r1
   1c5f2:	6023      	str	r3, [r4, #0]
   1c5f4:	f7e8 f9c6 	bl	4984 <_close>
   1c5f8:	1c43      	adds	r3, r0, #1
   1c5fa:	d000      	beq.n	1c5fe <_close_r+0x16>
   1c5fc:	bd70      	pop	{r4, r5, r6, pc}
   1c5fe:	6823      	ldr	r3, [r4, #0]
   1c600:	2b00      	cmp	r3, #0
   1c602:	d0fb      	beq.n	1c5fc <_close_r+0x14>
   1c604:	602b      	str	r3, [r5, #0]
   1c606:	e7f9      	b.n	1c5fc <_close_r+0x14>
   1c608:	20001edc 	.word	0x20001edc

0001c60c <_fclose_r>:
   1c60c:	b570      	push	{r4, r5, r6, lr}
   1c60e:	0005      	movs	r5, r0
   1c610:	1e0c      	subs	r4, r1, #0
   1c612:	d040      	beq.n	1c696 <_fclose_r+0x8a>
   1c614:	2800      	cmp	r0, #0
   1c616:	d002      	beq.n	1c61e <_fclose_r+0x12>
   1c618:	6b83      	ldr	r3, [r0, #56]	; 0x38
   1c61a:	2b00      	cmp	r3, #0
   1c61c:	d03e      	beq.n	1c69c <_fclose_r+0x90>
   1c61e:	2601      	movs	r6, #1
   1c620:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1c622:	4233      	tst	r3, r6
   1c624:	d133      	bne.n	1c68e <_fclose_r+0x82>
   1c626:	89a3      	ldrh	r3, [r4, #12]
   1c628:	059b      	lsls	r3, r3, #22
   1c62a:	d543      	bpl.n	1c6b4 <_fclose_r+0xa8>
   1c62c:	0021      	movs	r1, r4
   1c62e:	0028      	movs	r0, r5
   1c630:	f7fe fb82 	bl	1ad38 <__sflush_r>
   1c634:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   1c636:	0006      	movs	r6, r0
   1c638:	2b00      	cmp	r3, #0
   1c63a:	d004      	beq.n	1c646 <_fclose_r+0x3a>
   1c63c:	69e1      	ldr	r1, [r4, #28]
   1c63e:	0028      	movs	r0, r5
   1c640:	4798      	blx	r3
   1c642:	2800      	cmp	r0, #0
   1c644:	db44      	blt.n	1c6d0 <_fclose_r+0xc4>
   1c646:	89a3      	ldrh	r3, [r4, #12]
   1c648:	061b      	lsls	r3, r3, #24
   1c64a:	d42a      	bmi.n	1c6a2 <_fclose_r+0x96>
   1c64c:	6b21      	ldr	r1, [r4, #48]	; 0x30
   1c64e:	2900      	cmp	r1, #0
   1c650:	d008      	beq.n	1c664 <_fclose_r+0x58>
   1c652:	0023      	movs	r3, r4
   1c654:	3340      	adds	r3, #64	; 0x40
   1c656:	4299      	cmp	r1, r3
   1c658:	d002      	beq.n	1c660 <_fclose_r+0x54>
   1c65a:	0028      	movs	r0, r5
   1c65c:	f7fe fd18 	bl	1b090 <_free_r>
   1c660:	2300      	movs	r3, #0
   1c662:	6323      	str	r3, [r4, #48]	; 0x30
   1c664:	6c61      	ldr	r1, [r4, #68]	; 0x44
   1c666:	2900      	cmp	r1, #0
   1c668:	d004      	beq.n	1c674 <_fclose_r+0x68>
   1c66a:	0028      	movs	r0, r5
   1c66c:	f7fe fd10 	bl	1b090 <_free_r>
   1c670:	2300      	movs	r3, #0
   1c672:	6463      	str	r3, [r4, #68]	; 0x44
   1c674:	f7fe fc92 	bl	1af9c <__sfp_lock_acquire>
   1c678:	2300      	movs	r3, #0
   1c67a:	81a3      	strh	r3, [r4, #12]
   1c67c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1c67e:	07db      	lsls	r3, r3, #31
   1c680:	d514      	bpl.n	1c6ac <_fclose_r+0xa0>
   1c682:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1c684:	f7fe ff9a 	bl	1b5bc <__retarget_lock_close_recursive>
   1c688:	f7fe fc90 	bl	1afac <__sfp_lock_release>
   1c68c:	e004      	b.n	1c698 <_fclose_r+0x8c>
   1c68e:	220c      	movs	r2, #12
   1c690:	5ea3      	ldrsh	r3, [r4, r2]
   1c692:	2b00      	cmp	r3, #0
   1c694:	d1ca      	bne.n	1c62c <_fclose_r+0x20>
   1c696:	2600      	movs	r6, #0
   1c698:	0030      	movs	r0, r6
   1c69a:	bd70      	pop	{r4, r5, r6, pc}
   1c69c:	f7fe fc4e 	bl	1af3c <__sinit>
   1c6a0:	e7bd      	b.n	1c61e <_fclose_r+0x12>
   1c6a2:	6921      	ldr	r1, [r4, #16]
   1c6a4:	0028      	movs	r0, r5
   1c6a6:	f7fe fcf3 	bl	1b090 <_free_r>
   1c6aa:	e7cf      	b.n	1c64c <_fclose_r+0x40>
   1c6ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1c6ae:	f7fe ff89 	bl	1b5c4 <__retarget_lock_release_recursive>
   1c6b2:	e7e6      	b.n	1c682 <_fclose_r+0x76>
   1c6b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1c6b6:	f7fe ff83 	bl	1b5c0 <__retarget_lock_acquire_recursive>
   1c6ba:	220c      	movs	r2, #12
   1c6bc:	5ea3      	ldrsh	r3, [r4, r2]
   1c6be:	2b00      	cmp	r3, #0
   1c6c0:	d1b4      	bne.n	1c62c <_fclose_r+0x20>
   1c6c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1c6c4:	401e      	ands	r6, r3
   1c6c6:	d1e6      	bne.n	1c696 <_fclose_r+0x8a>
   1c6c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1c6ca:	f7fe ff7b 	bl	1b5c4 <__retarget_lock_release_recursive>
   1c6ce:	e7e3      	b.n	1c698 <_fclose_r+0x8c>
   1c6d0:	2601      	movs	r6, #1
   1c6d2:	4276      	negs	r6, r6
   1c6d4:	e7b7      	b.n	1c646 <_fclose_r+0x3a>
   1c6d6:	46c0      	nop			; (mov r8, r8)

0001c6d8 <__fputwc>:
   1c6d8:	b5f0      	push	{r4, r5, r6, r7, lr}
   1c6da:	46ce      	mov	lr, r9
   1c6dc:	4647      	mov	r7, r8
   1c6de:	b580      	push	{r7, lr}
   1c6e0:	b085      	sub	sp, #20
   1c6e2:	4680      	mov	r8, r0
   1c6e4:	4689      	mov	r9, r1
   1c6e6:	0014      	movs	r4, r2
   1c6e8:	f7f9 fa92 	bl	15c10 <__locale_mb_cur_max>
   1c6ec:	2801      	cmp	r0, #1
   1c6ee:	d031      	beq.n	1c754 <__fputwc+0x7c>
   1c6f0:	0023      	movs	r3, r4
   1c6f2:	af03      	add	r7, sp, #12
   1c6f4:	335c      	adds	r3, #92	; 0x5c
   1c6f6:	464a      	mov	r2, r9
   1c6f8:	0039      	movs	r1, r7
   1c6fa:	4640      	mov	r0, r8
   1c6fc:	f000 f912 	bl	1c924 <_wcrtomb_r>
   1c700:	0006      	movs	r6, r0
   1c702:	1c43      	adds	r3, r0, #1
   1c704:	d021      	beq.n	1c74a <__fputwc+0x72>
   1c706:	2800      	cmp	r0, #0
   1c708:	d030      	beq.n	1c76c <__fputwc+0x94>
   1c70a:	7839      	ldrb	r1, [r7, #0]
   1c70c:	2500      	movs	r5, #0
   1c70e:	e007      	b.n	1c720 <__fputwc+0x48>
   1c710:	6823      	ldr	r3, [r4, #0]
   1c712:	1c5a      	adds	r2, r3, #1
   1c714:	6022      	str	r2, [r4, #0]
   1c716:	7019      	strb	r1, [r3, #0]
   1c718:	3501      	adds	r5, #1
   1c71a:	42b5      	cmp	r5, r6
   1c71c:	d226      	bcs.n	1c76c <__fputwc+0x94>
   1c71e:	5d79      	ldrb	r1, [r7, r5]
   1c720:	68a3      	ldr	r3, [r4, #8]
   1c722:	3b01      	subs	r3, #1
   1c724:	60a3      	str	r3, [r4, #8]
   1c726:	2b00      	cmp	r3, #0
   1c728:	daf2      	bge.n	1c710 <__fputwc+0x38>
   1c72a:	69a2      	ldr	r2, [r4, #24]
   1c72c:	4293      	cmp	r3, r2
   1c72e:	db01      	blt.n	1c734 <__fputwc+0x5c>
   1c730:	290a      	cmp	r1, #10
   1c732:	d1ed      	bne.n	1c710 <__fputwc+0x38>
   1c734:	0022      	movs	r2, r4
   1c736:	4640      	mov	r0, r8
   1c738:	f000 f896 	bl	1c868 <__swbuf_r>
   1c73c:	1c43      	adds	r3, r0, #1
   1c73e:	d1eb      	bne.n	1c718 <__fputwc+0x40>
   1c740:	b005      	add	sp, #20
   1c742:	bc0c      	pop	{r2, r3}
   1c744:	4690      	mov	r8, r2
   1c746:	4699      	mov	r9, r3
   1c748:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1c74a:	2240      	movs	r2, #64	; 0x40
   1c74c:	89a3      	ldrh	r3, [r4, #12]
   1c74e:	4313      	orrs	r3, r2
   1c750:	81a3      	strh	r3, [r4, #12]
   1c752:	e7f5      	b.n	1c740 <__fputwc+0x68>
   1c754:	464b      	mov	r3, r9
   1c756:	3b01      	subs	r3, #1
   1c758:	2bfe      	cmp	r3, #254	; 0xfe
   1c75a:	d8c9      	bhi.n	1c6f0 <__fputwc+0x18>
   1c75c:	466a      	mov	r2, sp
   1c75e:	464b      	mov	r3, r9
   1c760:	71d3      	strb	r3, [r2, #7]
   1c762:	79d1      	ldrb	r1, [r2, #7]
   1c764:	af03      	add	r7, sp, #12
   1c766:	7039      	strb	r1, [r7, #0]
   1c768:	2601      	movs	r6, #1
   1c76a:	e7cf      	b.n	1c70c <__fputwc+0x34>
   1c76c:	4648      	mov	r0, r9
   1c76e:	e7e7      	b.n	1c740 <__fputwc+0x68>

0001c770 <_fputwc_r>:
   1c770:	6e53      	ldr	r3, [r2, #100]	; 0x64
   1c772:	b570      	push	{r4, r5, r6, lr}
   1c774:	0005      	movs	r5, r0
   1c776:	000e      	movs	r6, r1
   1c778:	0014      	movs	r4, r2
   1c77a:	07db      	lsls	r3, r3, #31
   1c77c:	d41e      	bmi.n	1c7bc <_fputwc_r+0x4c>
   1c77e:	230c      	movs	r3, #12
   1c780:	5ed2      	ldrsh	r2, [r2, r3]
   1c782:	b291      	uxth	r1, r2
   1c784:	058b      	lsls	r3, r1, #22
   1c786:	d516      	bpl.n	1c7b6 <_fputwc_r+0x46>
   1c788:	2380      	movs	r3, #128	; 0x80
   1c78a:	019b      	lsls	r3, r3, #6
   1c78c:	4219      	tst	r1, r3
   1c78e:	d104      	bne.n	1c79a <_fputwc_r+0x2a>
   1c790:	431a      	orrs	r2, r3
   1c792:	81a2      	strh	r2, [r4, #12]
   1c794:	6e62      	ldr	r2, [r4, #100]	; 0x64
   1c796:	4313      	orrs	r3, r2
   1c798:	6663      	str	r3, [r4, #100]	; 0x64
   1c79a:	0028      	movs	r0, r5
   1c79c:	0022      	movs	r2, r4
   1c79e:	0031      	movs	r1, r6
   1c7a0:	f7ff ff9a 	bl	1c6d8 <__fputwc>
   1c7a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1c7a6:	0005      	movs	r5, r0
   1c7a8:	07db      	lsls	r3, r3, #31
   1c7aa:	d402      	bmi.n	1c7b2 <_fputwc_r+0x42>
   1c7ac:	89a3      	ldrh	r3, [r4, #12]
   1c7ae:	059b      	lsls	r3, r3, #22
   1c7b0:	d508      	bpl.n	1c7c4 <_fputwc_r+0x54>
   1c7b2:	0028      	movs	r0, r5
   1c7b4:	bd70      	pop	{r4, r5, r6, pc}
   1c7b6:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1c7b8:	f7fe ff02 	bl	1b5c0 <__retarget_lock_acquire_recursive>
   1c7bc:	230c      	movs	r3, #12
   1c7be:	5ee2      	ldrsh	r2, [r4, r3]
   1c7c0:	b291      	uxth	r1, r2
   1c7c2:	e7e1      	b.n	1c788 <_fputwc_r+0x18>
   1c7c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1c7c6:	f7fe fefd 	bl	1b5c4 <__retarget_lock_release_recursive>
   1c7ca:	e7f2      	b.n	1c7b2 <_fputwc_r+0x42>

0001c7cc <_fstat_r>:
   1c7cc:	2300      	movs	r3, #0
   1c7ce:	b570      	push	{r4, r5, r6, lr}
   1c7d0:	4c07      	ldr	r4, [pc, #28]	; (1c7f0 <_fstat_r+0x24>)
   1c7d2:	0005      	movs	r5, r0
   1c7d4:	0008      	movs	r0, r1
   1c7d6:	0011      	movs	r1, r2
   1c7d8:	6023      	str	r3, [r4, #0]
   1c7da:	f7e8 f8d6 	bl	498a <_fstat>
   1c7de:	1c43      	adds	r3, r0, #1
   1c7e0:	d000      	beq.n	1c7e4 <_fstat_r+0x18>
   1c7e2:	bd70      	pop	{r4, r5, r6, pc}
   1c7e4:	6823      	ldr	r3, [r4, #0]
   1c7e6:	2b00      	cmp	r3, #0
   1c7e8:	d0fb      	beq.n	1c7e2 <_fstat_r+0x16>
   1c7ea:	602b      	str	r3, [r5, #0]
   1c7ec:	e7f9      	b.n	1c7e2 <_fstat_r+0x16>
   1c7ee:	46c0      	nop			; (mov r8, r8)
   1c7f0:	20001edc 	.word	0x20001edc

0001c7f4 <_isatty_r>:
   1c7f4:	2300      	movs	r3, #0
   1c7f6:	b570      	push	{r4, r5, r6, lr}
   1c7f8:	4c06      	ldr	r4, [pc, #24]	; (1c814 <_isatty_r+0x20>)
   1c7fa:	0005      	movs	r5, r0
   1c7fc:	0008      	movs	r0, r1
   1c7fe:	6023      	str	r3, [r4, #0]
   1c800:	f7e8 f8c8 	bl	4994 <_isatty>
   1c804:	1c43      	adds	r3, r0, #1
   1c806:	d000      	beq.n	1c80a <_isatty_r+0x16>
   1c808:	bd70      	pop	{r4, r5, r6, pc}
   1c80a:	6823      	ldr	r3, [r4, #0]
   1c80c:	2b00      	cmp	r3, #0
   1c80e:	d0fb      	beq.n	1c808 <_isatty_r+0x14>
   1c810:	602b      	str	r3, [r5, #0]
   1c812:	e7f9      	b.n	1c808 <_isatty_r+0x14>
   1c814:	20001edc 	.word	0x20001edc

0001c818 <_lseek_r>:
   1c818:	b570      	push	{r4, r5, r6, lr}
   1c81a:	0005      	movs	r5, r0
   1c81c:	0008      	movs	r0, r1
   1c81e:	0011      	movs	r1, r2
   1c820:	2200      	movs	r2, #0
   1c822:	4c06      	ldr	r4, [pc, #24]	; (1c83c <_lseek_r+0x24>)
   1c824:	6022      	str	r2, [r4, #0]
   1c826:	001a      	movs	r2, r3
   1c828:	f7e8 f8b6 	bl	4998 <_lseek>
   1c82c:	1c43      	adds	r3, r0, #1
   1c82e:	d000      	beq.n	1c832 <_lseek_r+0x1a>
   1c830:	bd70      	pop	{r4, r5, r6, pc}
   1c832:	6823      	ldr	r3, [r4, #0]
   1c834:	2b00      	cmp	r3, #0
   1c836:	d0fb      	beq.n	1c830 <_lseek_r+0x18>
   1c838:	602b      	str	r3, [r5, #0]
   1c83a:	e7f9      	b.n	1c830 <_lseek_r+0x18>
   1c83c:	20001edc 	.word	0x20001edc

0001c840 <_read_r>:
   1c840:	b570      	push	{r4, r5, r6, lr}
   1c842:	0005      	movs	r5, r0
   1c844:	0008      	movs	r0, r1
   1c846:	0011      	movs	r1, r2
   1c848:	2200      	movs	r2, #0
   1c84a:	4c06      	ldr	r4, [pc, #24]	; (1c864 <_read_r+0x24>)
   1c84c:	6022      	str	r2, [r4, #0]
   1c84e:	001a      	movs	r2, r3
   1c850:	f7e8 f83c 	bl	48cc <_read>
   1c854:	1c43      	adds	r3, r0, #1
   1c856:	d000      	beq.n	1c85a <_read_r+0x1a>
   1c858:	bd70      	pop	{r4, r5, r6, pc}
   1c85a:	6823      	ldr	r3, [r4, #0]
   1c85c:	2b00      	cmp	r3, #0
   1c85e:	d0fb      	beq.n	1c858 <_read_r+0x18>
   1c860:	602b      	str	r3, [r5, #0]
   1c862:	e7f9      	b.n	1c858 <_read_r+0x18>
   1c864:	20001edc 	.word	0x20001edc

0001c868 <__swbuf_r>:
   1c868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1c86a:	0006      	movs	r6, r0
   1c86c:	000d      	movs	r5, r1
   1c86e:	0014      	movs	r4, r2
   1c870:	2800      	cmp	r0, #0
   1c872:	d002      	beq.n	1c87a <__swbuf_r+0x12>
   1c874:	6b83      	ldr	r3, [r0, #56]	; 0x38
   1c876:	2b00      	cmp	r3, #0
   1c878:	d04e      	beq.n	1c918 <__swbuf_r+0xb0>
   1c87a:	69a3      	ldr	r3, [r4, #24]
   1c87c:	60a3      	str	r3, [r4, #8]
   1c87e:	230c      	movs	r3, #12
   1c880:	5ee0      	ldrsh	r0, [r4, r3]
   1c882:	b281      	uxth	r1, r0
   1c884:	070b      	lsls	r3, r1, #28
   1c886:	d53c      	bpl.n	1c902 <__swbuf_r+0x9a>
   1c888:	6923      	ldr	r3, [r4, #16]
   1c88a:	2b00      	cmp	r3, #0
   1c88c:	d039      	beq.n	1c902 <__swbuf_r+0x9a>
   1c88e:	22ff      	movs	r2, #255	; 0xff
   1c890:	b2ef      	uxtb	r7, r5
   1c892:	4015      	ands	r5, r2
   1c894:	2280      	movs	r2, #128	; 0x80
   1c896:	0192      	lsls	r2, r2, #6
   1c898:	4211      	tst	r1, r2
   1c89a:	d015      	beq.n	1c8c8 <__swbuf_r+0x60>
   1c89c:	6822      	ldr	r2, [r4, #0]
   1c89e:	6961      	ldr	r1, [r4, #20]
   1c8a0:	1ad3      	subs	r3, r2, r3
   1c8a2:	428b      	cmp	r3, r1
   1c8a4:	da1b      	bge.n	1c8de <__swbuf_r+0x76>
   1c8a6:	3301      	adds	r3, #1
   1c8a8:	68a1      	ldr	r1, [r4, #8]
   1c8aa:	3901      	subs	r1, #1
   1c8ac:	60a1      	str	r1, [r4, #8]
   1c8ae:	1c51      	adds	r1, r2, #1
   1c8b0:	6021      	str	r1, [r4, #0]
   1c8b2:	7017      	strb	r7, [r2, #0]
   1c8b4:	6962      	ldr	r2, [r4, #20]
   1c8b6:	429a      	cmp	r2, r3
   1c8b8:	d01a      	beq.n	1c8f0 <__swbuf_r+0x88>
   1c8ba:	89a3      	ldrh	r3, [r4, #12]
   1c8bc:	07db      	lsls	r3, r3, #31
   1c8be:	d501      	bpl.n	1c8c4 <__swbuf_r+0x5c>
   1c8c0:	2d0a      	cmp	r5, #10
   1c8c2:	d015      	beq.n	1c8f0 <__swbuf_r+0x88>
   1c8c4:	0028      	movs	r0, r5
   1c8c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1c8c8:	4302      	orrs	r2, r0
   1c8ca:	6e61      	ldr	r1, [r4, #100]	; 0x64
   1c8cc:	81a2      	strh	r2, [r4, #12]
   1c8ce:	4a14      	ldr	r2, [pc, #80]	; (1c920 <__swbuf_r+0xb8>)
   1c8d0:	400a      	ands	r2, r1
   1c8d2:	6662      	str	r2, [r4, #100]	; 0x64
   1c8d4:	6961      	ldr	r1, [r4, #20]
   1c8d6:	6822      	ldr	r2, [r4, #0]
   1c8d8:	1ad3      	subs	r3, r2, r3
   1c8da:	428b      	cmp	r3, r1
   1c8dc:	dbe3      	blt.n	1c8a6 <__swbuf_r+0x3e>
   1c8de:	0021      	movs	r1, r4
   1c8e0:	0030      	movs	r0, r6
   1c8e2:	f7fe fad1 	bl	1ae88 <_fflush_r>
   1c8e6:	2800      	cmp	r0, #0
   1c8e8:	d108      	bne.n	1c8fc <__swbuf_r+0x94>
   1c8ea:	6822      	ldr	r2, [r4, #0]
   1c8ec:	2301      	movs	r3, #1
   1c8ee:	e7db      	b.n	1c8a8 <__swbuf_r+0x40>
   1c8f0:	0021      	movs	r1, r4
   1c8f2:	0030      	movs	r0, r6
   1c8f4:	f7fe fac8 	bl	1ae88 <_fflush_r>
   1c8f8:	2800      	cmp	r0, #0
   1c8fa:	d0e3      	beq.n	1c8c4 <__swbuf_r+0x5c>
   1c8fc:	2501      	movs	r5, #1
   1c8fe:	426d      	negs	r5, r5
   1c900:	e7e0      	b.n	1c8c4 <__swbuf_r+0x5c>
   1c902:	0021      	movs	r1, r4
   1c904:	0030      	movs	r0, r6
   1c906:	f7fd f92b 	bl	19b60 <__swsetup_r>
   1c90a:	2800      	cmp	r0, #0
   1c90c:	d1f6      	bne.n	1c8fc <__swbuf_r+0x94>
   1c90e:	230c      	movs	r3, #12
   1c910:	5ee0      	ldrsh	r0, [r4, r3]
   1c912:	6923      	ldr	r3, [r4, #16]
   1c914:	b281      	uxth	r1, r0
   1c916:	e7ba      	b.n	1c88e <__swbuf_r+0x26>
   1c918:	f7fe fb10 	bl	1af3c <__sinit>
   1c91c:	e7ad      	b.n	1c87a <__swbuf_r+0x12>
   1c91e:	46c0      	nop			; (mov r8, r8)
   1c920:	ffffdfff 	.word	0xffffdfff

0001c924 <_wcrtomb_r>:
   1c924:	b570      	push	{r4, r5, r6, lr}
   1c926:	001d      	movs	r5, r3
   1c928:	4b11      	ldr	r3, [pc, #68]	; (1c970 <_wcrtomb_r+0x4c>)
   1c92a:	b084      	sub	sp, #16
   1c92c:	681b      	ldr	r3, [r3, #0]
   1c92e:	0004      	movs	r4, r0
   1c930:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   1c932:	2900      	cmp	r1, #0
   1c934:	d00e      	beq.n	1c954 <_wcrtomb_r+0x30>
   1c936:	2b00      	cmp	r3, #0
   1c938:	d016      	beq.n	1c968 <_wcrtomb_r+0x44>
   1c93a:	20e0      	movs	r0, #224	; 0xe0
   1c93c:	581e      	ldr	r6, [r3, r0]
   1c93e:	002b      	movs	r3, r5
   1c940:	0020      	movs	r0, r4
   1c942:	47b0      	blx	r6
   1c944:	1c43      	adds	r3, r0, #1
   1c946:	d103      	bne.n	1c950 <_wcrtomb_r+0x2c>
   1c948:	2300      	movs	r3, #0
   1c94a:	602b      	str	r3, [r5, #0]
   1c94c:	338a      	adds	r3, #138	; 0x8a
   1c94e:	6023      	str	r3, [r4, #0]
   1c950:	b004      	add	sp, #16
   1c952:	bd70      	pop	{r4, r5, r6, pc}
   1c954:	2b00      	cmp	r3, #0
   1c956:	d009      	beq.n	1c96c <_wcrtomb_r+0x48>
   1c958:	22e0      	movs	r2, #224	; 0xe0
   1c95a:	a901      	add	r1, sp, #4
   1c95c:	589e      	ldr	r6, [r3, r2]
   1c95e:	0020      	movs	r0, r4
   1c960:	002b      	movs	r3, r5
   1c962:	2200      	movs	r2, #0
   1c964:	47b0      	blx	r6
   1c966:	e7ed      	b.n	1c944 <_wcrtomb_r+0x20>
   1c968:	4b02      	ldr	r3, [pc, #8]	; (1c974 <_wcrtomb_r+0x50>)
   1c96a:	e7e6      	b.n	1c93a <_wcrtomb_r+0x16>
   1c96c:	4b01      	ldr	r3, [pc, #4]	; (1c974 <_wcrtomb_r+0x50>)
   1c96e:	e7f3      	b.n	1c958 <_wcrtomb_r+0x34>
   1c970:	20000010 	.word	0x20000010
   1c974:	20000440 	.word	0x20000440

0001c978 <__aeabi_dcmpun>:
   1c978:	b570      	push	{r4, r5, r6, lr}
   1c97a:	4e0e      	ldr	r6, [pc, #56]	; (1c9b4 <__aeabi_dcmpun+0x3c>)
   1c97c:	030d      	lsls	r5, r1, #12
   1c97e:	031c      	lsls	r4, r3, #12
   1c980:	0049      	lsls	r1, r1, #1
   1c982:	005b      	lsls	r3, r3, #1
   1c984:	0b2d      	lsrs	r5, r5, #12
   1c986:	0d49      	lsrs	r1, r1, #21
   1c988:	0b24      	lsrs	r4, r4, #12
   1c98a:	0d5b      	lsrs	r3, r3, #21
   1c98c:	42b1      	cmp	r1, r6
   1c98e:	d004      	beq.n	1c99a <__aeabi_dcmpun+0x22>
   1c990:	4908      	ldr	r1, [pc, #32]	; (1c9b4 <__aeabi_dcmpun+0x3c>)
   1c992:	2000      	movs	r0, #0
   1c994:	428b      	cmp	r3, r1
   1c996:	d008      	beq.n	1c9aa <__aeabi_dcmpun+0x32>
   1c998:	bd70      	pop	{r4, r5, r6, pc}
   1c99a:	4305      	orrs	r5, r0
   1c99c:	2001      	movs	r0, #1
   1c99e:	2d00      	cmp	r5, #0
   1c9a0:	d1fa      	bne.n	1c998 <__aeabi_dcmpun+0x20>
   1c9a2:	4904      	ldr	r1, [pc, #16]	; (1c9b4 <__aeabi_dcmpun+0x3c>)
   1c9a4:	2000      	movs	r0, #0
   1c9a6:	428b      	cmp	r3, r1
   1c9a8:	d1f6      	bne.n	1c998 <__aeabi_dcmpun+0x20>
   1c9aa:	4314      	orrs	r4, r2
   1c9ac:	0020      	movs	r0, r4
   1c9ae:	1e44      	subs	r4, r0, #1
   1c9b0:	41a0      	sbcs	r0, r4
   1c9b2:	e7f1      	b.n	1c998 <__aeabi_dcmpun+0x20>
   1c9b4:	000007ff 	.word	0x000007ff

0001c9b8 <__aeabi_i2d>:
   1c9b8:	b570      	push	{r4, r5, r6, lr}
   1c9ba:	2800      	cmp	r0, #0
   1c9bc:	d030      	beq.n	1ca20 <__aeabi_i2d+0x68>
   1c9be:	17c3      	asrs	r3, r0, #31
   1c9c0:	18c4      	adds	r4, r0, r3
   1c9c2:	405c      	eors	r4, r3
   1c9c4:	0fc5      	lsrs	r5, r0, #31
   1c9c6:	0020      	movs	r0, r4
   1c9c8:	f7f8 ff78 	bl	158bc <__clzsi2>
   1c9cc:	4b17      	ldr	r3, [pc, #92]	; (1ca2c <__aeabi_i2d+0x74>)
   1c9ce:	4a18      	ldr	r2, [pc, #96]	; (1ca30 <__aeabi_i2d+0x78>)
   1c9d0:	1a1b      	subs	r3, r3, r0
   1c9d2:	1ad2      	subs	r2, r2, r3
   1c9d4:	2a1f      	cmp	r2, #31
   1c9d6:	dd18      	ble.n	1ca0a <__aeabi_i2d+0x52>
   1c9d8:	4a16      	ldr	r2, [pc, #88]	; (1ca34 <__aeabi_i2d+0x7c>)
   1c9da:	1ad2      	subs	r2, r2, r3
   1c9dc:	4094      	lsls	r4, r2
   1c9de:	2200      	movs	r2, #0
   1c9e0:	0324      	lsls	r4, r4, #12
   1c9e2:	055b      	lsls	r3, r3, #21
   1c9e4:	0b24      	lsrs	r4, r4, #12
   1c9e6:	0d5b      	lsrs	r3, r3, #21
   1c9e8:	2100      	movs	r1, #0
   1c9ea:	0010      	movs	r0, r2
   1c9ec:	0324      	lsls	r4, r4, #12
   1c9ee:	0d0a      	lsrs	r2, r1, #20
   1c9f0:	0b24      	lsrs	r4, r4, #12
   1c9f2:	0512      	lsls	r2, r2, #20
   1c9f4:	4322      	orrs	r2, r4
   1c9f6:	4c10      	ldr	r4, [pc, #64]	; (1ca38 <__aeabi_i2d+0x80>)
   1c9f8:	051b      	lsls	r3, r3, #20
   1c9fa:	4022      	ands	r2, r4
   1c9fc:	4313      	orrs	r3, r2
   1c9fe:	005b      	lsls	r3, r3, #1
   1ca00:	07ed      	lsls	r5, r5, #31
   1ca02:	085b      	lsrs	r3, r3, #1
   1ca04:	432b      	orrs	r3, r5
   1ca06:	0019      	movs	r1, r3
   1ca08:	bd70      	pop	{r4, r5, r6, pc}
   1ca0a:	0021      	movs	r1, r4
   1ca0c:	4091      	lsls	r1, r2
   1ca0e:	000a      	movs	r2, r1
   1ca10:	210b      	movs	r1, #11
   1ca12:	1a08      	subs	r0, r1, r0
   1ca14:	40c4      	lsrs	r4, r0
   1ca16:	055b      	lsls	r3, r3, #21
   1ca18:	0324      	lsls	r4, r4, #12
   1ca1a:	0b24      	lsrs	r4, r4, #12
   1ca1c:	0d5b      	lsrs	r3, r3, #21
   1ca1e:	e7e3      	b.n	1c9e8 <__aeabi_i2d+0x30>
   1ca20:	2500      	movs	r5, #0
   1ca22:	2300      	movs	r3, #0
   1ca24:	2400      	movs	r4, #0
   1ca26:	2200      	movs	r2, #0
   1ca28:	e7de      	b.n	1c9e8 <__aeabi_i2d+0x30>
   1ca2a:	46c0      	nop			; (mov r8, r8)
   1ca2c:	0000041e 	.word	0x0000041e
   1ca30:	00000433 	.word	0x00000433
   1ca34:	00000413 	.word	0x00000413
   1ca38:	800fffff 	.word	0x800fffff
   1ca3c:	00000c4c 	.word	0x00000c4c
   1ca40:	00000c50 	.word	0x00000c50
   1ca44:	00000c56 	.word	0x00000c56
   1ca48:	00000c5a 	.word	0x00000c5a
   1ca4c:	00000c5e 	.word	0x00000c5e
   1ca50:	00000c66 	.word	0x00000c66
   1ca54:	00000c6e 	.word	0x00000c6e
   1ca58:	00000c74 	.word	0x00000c74
   1ca5c:	00000c7a 	.word	0x00000c7a
   1ca60:	74530a0d 	.word	0x74530a0d
   1ca64:	69747261 	.word	0x69747261
   1ca68:	4220676e 	.word	0x4220676e
   1ca6c:	4520454c 	.word	0x4520454c
   1ca70:	73796464 	.word	0x73796464
   1ca74:	656e6f74 	.word	0x656e6f74
   1ca78:	4c525520 	.word	0x4c525520
   1ca7c:	61654220 	.word	0x61654220
   1ca80:	206e6f63 	.word	0x206e6f63
   1ca84:	6c707041 	.word	0x6c707041
   1ca88:	74616369 	.word	0x74616369
   1ca8c:	2e6e6f69 	.word	0x2e6e6f69
   1ca90:	000d2e2e 	.word	0x000d2e2e
   1ca94:	000a0d59 	.word	0x000a0d59
   1ca98:	2c414753 	.word	0x2c414753
   1ca9c:	000a0d30 	.word	0x000a0d30
   1caa0:	5a2c4249 	.word	0x5a2c4249
   1caa4:	00000a0d 	.word	0x00000a0d
   1caa8:	302c4249 	.word	0x302c4249
   1caac:	41412c33 	.word	0x41412c33
   1cab0:	0a0d4546 	.word	0x0a0d4546
   1cab4:	00000000 	.word	0x00000000
   1cab8:	7263696d 	.word	0x7263696d
   1cabc:	6968636f 	.word	0x6968636f
   1cac0:	6f632e70 	.word	0x6f632e70
   1cac4:	0000006d 	.word	0x0000006d
   1cac8:	202d0a0d 	.word	0x202d0a0d
   1cacc:	6e65704f 	.word	0x6e65704f
   1cad0:	63694d20 	.word	0x63694d20
   1cad4:	68636f72 	.word	0x68636f72
   1cad8:	42207069 	.word	0x42207069
   1cadc:	7465756c 	.word	0x7465756c
   1cae0:	68746f6f 	.word	0x68746f6f
   1cae4:	74614420 	.word	0x74614420
   1cae8:	6d532061 	.word	0x6d532061
   1caec:	70747261 	.word	0x70747261
   1caf0:	656e6f68 	.word	0x656e6f68
   1caf4:	70704120 	.word	0x70704120
   1caf8:	00000000 	.word	0x00000000
   1cafc:	202d0a0d 	.word	0x202d0a0d
   1cb00:	656c6553 	.word	0x656c6553
   1cb04:	42207463 	.word	0x42207463
   1cb08:	6f636165 	.word	0x6f636165
   1cb0c:	6152206e 	.word	0x6152206e
   1cb10:	6e69676e 	.word	0x6e69676e
   1cb14:	00000067 	.word	0x00000067
   1cb18:	202d0a0d 	.word	0x202d0a0d
   1cb1c:	6573624f 	.word	0x6573624f
   1cb20:	20657672 	.word	0x20657672
   1cb24:	20656874 	.word	0x20656874
   1cb28:	204c5255 	.word	0x204c5255
   1cb2c:	65766461 	.word	0x65766461
   1cb30:	73697472 	.word	0x73697472
   1cb34:	62206465 	.word	0x62206465
   1cb38:	6f792079 	.word	0x6f792079
   1cb3c:	62207275 	.word	0x62207275
   1cb40:	6f636165 	.word	0x6f636165
   1cb44:	00000d6e 	.word	0x00000d6e
   1cb48:	312c4249 	.word	0x312c4249
   1cb4c:	41412c36 	.word	0x41412c36
   1cb50:	30314546 	.word	0x30314546
   1cb54:	31303543 	.word	0x31303543
   1cb58:	00000000 	.word	0x00000000
   1cb5c:	6d305b1b 	.word	0x6d305b1b
   1cb60:	72540a0d 	.word	0x72540a0d
   1cb64:	6f742079 	.word	0x6f742079
   1cb68:	696e6920 	.word	0x696e6920
   1cb6c:	6c616974 	.word	0x6c616974
   1cb70:	20657a69 	.word	0x20657a69
   1cb74:	20454c42 	.word	0x20454c42
   1cb78:	69766564 	.word	0x69766564
   1cb7c:	2e206563 	.word	0x2e206563
   1cb80:	000d2e2e 	.word	0x000d2e2e
   1cb84:	74530a0d 	.word	0x74530a0d
   1cb88:	69747261 	.word	0x69747261
   1cb8c:	4c20676e 	.word	0x4c20676e
   1cb90:	5761526f 	.word	0x5761526f
   1cb94:	70204e41 	.word	0x70204e41
   1cb98:	69766f72 	.word	0x69766f72
   1cb9c:	6e6f6973 	.word	0x6e6f6973
   1cba0:	20676e69 	.word	0x20676e69
   1cba4:	7265766f 	.word	0x7265766f
   1cba8:	454c4220 	.word	0x454c4220
   1cbac:	61725420 	.word	0x61725420
   1cbb0:	6170736e 	.word	0x6170736e
   1cbb4:	746e6572 	.word	0x746e6572
   1cbb8:	52415520 	.word	0x52415520
   1cbbc:	70412054 	.word	0x70412054
   1cbc0:	63696c70 	.word	0x63696c70
   1cbc4:	6f697461 	.word	0x6f697461
   1cbc8:	2e2e2e6e 	.word	0x2e2e2e6e
   1cbcc:	0000000d 	.word	0x0000000d
   1cbd0:	202d0a0d 	.word	0x202d0a0d
   1cbd4:	766f7250 	.word	0x766f7250
   1cbd8:	6f697369 	.word	0x6f697369
   1cbdc:	6f79206e 	.word	0x6f79206e
   1cbe0:	4c207275 	.word	0x4c207275
   1cbe4:	5761526f 	.word	0x5761526f
   1cbe8:	64204e41 	.word	0x64204e41
   1cbec:	63697665 	.word	0x63697665
   1cbf0:	72662065 	.word	0x72662065
   1cbf4:	74206d6f 	.word	0x74206d6f
   1cbf8:	41206568 	.word	0x41206568
   1cbfc:	75207070 	.word	0x75207070
   1cc00:	676e6973 	.word	0x676e6973
   1cc04:	65687420 	.word	0x65687420
   1cc08:	6c6f6620 	.word	0x6c6f6620
   1cc0c:	69776f6c 	.word	0x69776f6c
   1cc10:	6320676e 	.word	0x6320676e
   1cc14:	616d6d6f 	.word	0x616d6d6f
   1cc18:	6620646e 	.word	0x6620646e
   1cc1c:	616d726f 	.word	0x616d726f
   1cc20:	003a2074 	.word	0x003a2074
   1cc24:	20200a0d 	.word	0x20200a0d
   1cc28:	20202020 	.word	0x20202020
   1cc2c:	63616d20 	.word	0x63616d20
   1cc30:	74657320 	.word	0x74657320
   1cc34:	61746f20 	.word	0x61746f20
   1cc38:	383c2061 	.word	0x383c2061
   1cc3c:	7479422d 	.word	0x7479422d
   1cc40:	64207365 	.word	0x64207365
   1cc44:	75657665 	.word	0x75657665
   1cc48:	3c7c3e69 	.word	0x3c7c3e69
   1cc4c:	79422d38 	.word	0x79422d38
   1cc50:	20736574 	.word	0x20736574
   1cc54:	65707061 	.word	0x65707061
   1cc58:	7c3e6975 	.word	0x7c3e6975
   1cc5c:	2d36313c 	.word	0x2d36313c
   1cc60:	65747942 	.word	0x65747942
   1cc64:	70612073 	.word	0x70612073
   1cc68:	79656b70 	.word	0x79656b70
   1cc6c:	0000003e 	.word	0x0000003e
   1cc70:	20200a0d 	.word	0x20200a0d
   1cc74:	2e672e65 	.word	0x2e672e65
   1cc78:	63616d20 	.word	0x63616d20
   1cc7c:	74657320 	.word	0x74657320
   1cc80:	61746f20 	.word	0x61746f20
   1cc84:	30302061 	.word	0x30302061
   1cc88:	35323430 	.word	0x35323430
   1cc8c:	38313931 	.word	0x38313931
   1cc90:	35443130 	.word	0x35443130
   1cc94:	377c3534 	.word	0x377c3534
   1cc98:	44334230 	.word	0x44334230
   1cc9c:	46453735 	.word	0x46453735
   1cca0:	34303030 	.word	0x34303030
   1cca4:	7c334134 	.word	0x7c334134
   1cca8:	42463533 	.word	0x42463533
   1ccac:	38304542 	.word	0x38304542
   1ccb0:	30393436 	.word	0x30393436
   1ccb4:	46324139 	.word	0x46324139
   1ccb8:	44323142 	.word	0x44323142
   1ccbc:	37373436 	.word	0x37373436
   1ccc0:	30334342 	.word	0x30334342
   1ccc4:	32463230 	.word	0x32463230
   1ccc8:	0000000d 	.word	0x0000000d
   1cccc:	2063616d 	.word	0x2063616d
   1ccd0:	20746573 	.word	0x20746573
   1ccd4:	6161746f 	.word	0x6161746f
   1ccd8:	00000000 	.word	0x00000000
   1ccdc:	3b305b1b 	.word	0x3b305b1b
   1cce0:	0d6d3139 	.word	0x0d6d3139
   1cce4:	6f72570a 	.word	0x6f72570a
   1cce8:	6320676e 	.word	0x6320676e
   1ccec:	616d6d6f 	.word	0x616d6d6f
   1ccf0:	6620646e 	.word	0x6620646e
   1ccf4:	616d726f 	.word	0x616d726f
   1ccf8:	50202e74 	.word	0x50202e74
   1ccfc:	69766f72 	.word	0x69766f72
   1cd00:	6e6f6973 	.word	0x6e6f6973
   1cd04:	20676e69 	.word	0x20676e69
   1cd08:	726f6261 	.word	0x726f6261
   1cd0c:	1b646574 	.word	0x1b646574
   1cd10:	006d305b 	.word	0x006d305b
   1cd14:	72570a0d 	.word	0x72570a0d
   1cd18:	20676e6f 	.word	0x20676e6f
   1cd1c:	6d6d6f63 	.word	0x6d6d6f63
   1cd20:	20646e61 	.word	0x20646e61
   1cd24:	6d726f66 	.word	0x6d726f66
   1cd28:	202e7461 	.word	0x202e7461
   1cd2c:	766f7250 	.word	0x766f7250
   1cd30:	6f697369 	.word	0x6f697369
   1cd34:	676e696e 	.word	0x676e696e
   1cd38:	6f626120 	.word	0x6f626120
   1cd3c:	64657472 	.word	0x64657472
   1cd40:	00000000 	.word	0x00000000
   1cd44:	3b305b1b 	.word	0x3b305b1b
   1cd48:	0d6d3139 	.word	0x0d6d3139
   1cd4c:	6f72570a 	.word	0x6f72570a
   1cd50:	6320676e 	.word	0x6320676e
   1cd54:	616d6d6f 	.word	0x616d6d6f
   1cd58:	6c20646e 	.word	0x6c20646e
   1cd5c:	74676e65 	.word	0x74676e65
   1cd60:	50202e68 	.word	0x50202e68
   1cd64:	69766f72 	.word	0x69766f72
   1cd68:	6e6f6973 	.word	0x6e6f6973
   1cd6c:	20676e69 	.word	0x20676e69
   1cd70:	726f6261 	.word	0x726f6261
   1cd74:	1b646574 	.word	0x1b646574
   1cd78:	006d305b 	.word	0x006d305b
   1cd7c:	72570a0d 	.word	0x72570a0d
   1cd80:	20676e6f 	.word	0x20676e6f
   1cd84:	6d6d6f63 	.word	0x6d6d6f63
   1cd88:	20646e61 	.word	0x20646e61
   1cd8c:	676e656c 	.word	0x676e656c
   1cd90:	202e6874 	.word	0x202e6874
   1cd94:	766f7250 	.word	0x766f7250
   1cd98:	6f697369 	.word	0x6f697369
   1cd9c:	676e696e 	.word	0x676e696e
   1cda0:	6f626120 	.word	0x6f626120
   1cda4:	64657472 	.word	0x64657472
   1cda8:	00000000 	.word	0x00000000
   1cdac:	65440a0d 	.word	0x65440a0d
   1cdb0:	49554576 	.word	0x49554576
   1cdb4:	74786520 	.word	0x74786520
   1cdb8:	74636172 	.word	0x74636172
   1cdbc:	203a6465 	.word	0x203a6465
   1cdc0:	00000000 	.word	0x00000000
   1cdc4:	70410a0d 	.word	0x70410a0d
   1cdc8:	49554570 	.word	0x49554570
   1cdcc:	74786520 	.word	0x74786520
   1cdd0:	74636172 	.word	0x74636172
   1cdd4:	203a6465 	.word	0x203a6465
   1cdd8:	00000000 	.word	0x00000000
   1cddc:	70410a0d 	.word	0x70410a0d
   1cde0:	79654b70 	.word	0x79654b70
   1cde4:	74786520 	.word	0x74786520
   1cde8:	74636172 	.word	0x74636172
   1cdec:	203a6465 	.word	0x203a6465
   1cdf0:	00000000 	.word	0x00000000
   1cdf4:	3b305b1b 	.word	0x3b305b1b
   1cdf8:	0d6d3239 	.word	0x0d6d3239
   1cdfc:	41544f0a 	.word	0x41544f0a
   1ce00:	654b2041 	.word	0x654b2041
   1ce04:	70207379 	.word	0x70207379
   1ce08:	69766f72 	.word	0x69766f72
   1ce0c:	6e6f6973 	.word	0x6e6f6973
   1ce10:	73206465 	.word	0x73206465
   1ce14:	65636375 	.word	0x65636375
   1ce18:	75667373 	.word	0x75667373
   1ce1c:	20796c6c 	.word	0x20796c6c
   1ce20:	7265766f 	.word	0x7265766f
   1ce24:	454c4220 	.word	0x454c4220
   1ce28:	5b1b0a0d 	.word	0x5b1b0a0d
   1ce2c:	00006d30 	.word	0x00006d30
   1ce30:	544f0a0d 	.word	0x544f0a0d
   1ce34:	4b204141 	.word	0x4b204141
   1ce38:	20737965 	.word	0x20737965
   1ce3c:	766f7270 	.word	0x766f7270
   1ce40:	6f697369 	.word	0x6f697369
   1ce44:	2064656e 	.word	0x2064656e
   1ce48:	63637573 	.word	0x63637573
   1ce4c:	66737365 	.word	0x66737365
   1ce50:	796c6c75 	.word	0x796c6c75
   1ce54:	65766f20 	.word	0x65766f20
   1ce58:	4c422072 	.word	0x4c422072
   1ce5c:	00000045 	.word	0x00000045
   1ce60:	6c500a0d 	.word	0x6c500a0d
   1ce64:	6e696361 	.word	0x6e696361
   1ce68:	4c422067 	.word	0x4c422067
   1ce6c:	65642045 	.word	0x65642045
   1ce70:	65636976 	.word	0x65636976
   1ce74:	6d6d6920 	.word	0x6d6d6920
   1ce78:	61696465 	.word	0x61696465
   1ce7c:	796c6574 	.word	0x796c6574
   1ce80:	746e6920 	.word	0x746e6920
   1ce84:	6f64206f 	.word	0x6f64206f
   1ce88:	6e616d72 	.word	0x6e616d72
   1ce8c:	6f702074 	.word	0x6f702074
   1ce90:	2d726577 	.word	0x2d726577
   1ce94:	69766173 	.word	0x69766173
   1ce98:	6d20676e 	.word	0x6d20676e
   1ce9c:	0065646f 	.word	0x0065646f
   1cea0:	0d302c4f 	.word	0x0d302c4f
   1cea4:	0000000a 	.word	0x0000000a
   1cea8:	61570a0d 	.word	0x61570a0d
   1ceac:	676e696b 	.word	0x676e696b
   1ceb0:	20707520 	.word	0x20707520
   1ceb4:	20454c42 	.word	0x20454c42
   1ceb8:	69766564 	.word	0x69766564
   1cebc:	66206563 	.word	0x66206563
   1cec0:	206d6f72 	.word	0x206d6f72
   1cec4:	6d726f64 	.word	0x6d726f64
   1cec8:	20746e61 	.word	0x20746e61
   1cecc:	65776f70 	.word	0x65776f70
   1ced0:	61732d72 	.word	0x61732d72
   1ced4:	676e6976 	.word	0x676e6976
   1ced8:	646f6d20 	.word	0x646f6d20
   1cedc:	00000065 	.word	0x00000065
   1cee0:	3d3d3d3d 	.word	0x3d3d3d3d
   1cee4:	3d3d3d3d 	.word	0x3d3d3d3d
   1cee8:	3d3d3d3d 	.word	0x3d3d3d3d
   1ceec:	3d3d3d3d 	.word	0x3d3d3d3d
   1cef0:	3d3d3d3d 	.word	0x3d3d3d3d
   1cef4:	3d3d3d3d 	.word	0x3d3d3d3d
   1cef8:	3d3d3d3d 	.word	0x3d3d3d3d
   1cefc:	3d3d3d3d 	.word	0x3d3d3d3d
   1cf00:	3d3d3d3d 	.word	0x3d3d3d3d
   1cf04:	3d3d3d3d 	.word	0x3d3d3d3d
   1cf08:	3d3d3d3d 	.word	0x3d3d3d3d
   1cf0c:	0a3d3d3d 	.word	0x0a3d3d3d
   1cf10:	0000000d 	.word	0x0000000d
   1cf14:	756e654d 	.word	0x756e654d
   1cf18:	6573203a 	.word	0x6573203a
   1cf1c:	7463656c 	.word	0x7463656c
   1cf20:	42206120 	.word	0x42206120
   1cf24:	6120454c 	.word	0x6120454c
   1cf28:	696c7070 	.word	0x696c7070
   1cf2c:	69746163 	.word	0x69746163
   1cf30:	66206e6f 	.word	0x66206e6f
   1cf34:	206d6f72 	.word	0x206d6f72
   1cf38:	20656874 	.word	0x20656874
   1cf3c:	7473696c 	.word	0x7473696c
   1cf40:	0000000d 	.word	0x0000000d
   1cf44:	53202931 	.word	0x53202931
   1cf48:	61697265 	.word	0x61697265
   1cf4c:	7262206c 	.word	0x7262206c
   1cf50:	65676469 	.word	0x65676469
   1cf54:	0000000d 	.word	0x0000000d
   1cf58:	42202932 	.word	0x42202932
   1cf5c:	6f636165 	.word	0x6f636165
   1cf60:	6f6d206e 	.word	0x6f6d206e
   1cf64:	2d206564 	.word	0x2d206564
   1cf68:	74746820 	.word	0x74746820
   1cf6c:	2f3a7370 	.word	0x2f3a7370
   1cf70:	7777772f 	.word	0x7777772f
   1cf74:	63696d2e 	.word	0x63696d2e
   1cf78:	68636f72 	.word	0x68636f72
   1cf7c:	632e7069 	.word	0x632e7069
   1cf80:	55206d6f 	.word	0x55206d6f
   1cf84:	000d4c52 	.word	0x000d4c52
   1cf88:	54202933 	.word	0x54202933
   1cf8c:	736e6172 	.word	0x736e6172
   1cf90:	65726170 	.word	0x65726170
   1cf94:	6320746e 	.word	0x6320746e
   1cf98:	20746168 	.word	0x20746168
   1cf9c:	65646f6d 	.word	0x65646f6d
   1cfa0:	0000000d 	.word	0x0000000d
   1cfa4:	53202934 	.word	0x53202934
   1cfa8:	206e6163 	.word	0x206e6163
   1cfac:	65646f6d 	.word	0x65646f6d
   1cfb0:	0000000d 	.word	0x0000000d
   1cfb4:	53202935 	.word	0x53202935
   1cfb8:	63726165 	.word	0x63726165
   1cfbc:	6f6d2068 	.word	0x6f6d2068
   1cfc0:	000d6564 	.word	0x000d6564
   1cfc4:	53202936 	.word	0x53202936
   1cfc8:	63726165 	.word	0x63726165
   1cfcc:	6e612068 	.word	0x6e612068
   1cfd0:	6f632064 	.word	0x6f632064
   1cfd4:	63656e6e 	.word	0x63656e6e
   1cfd8:	00000d74 	.word	0x00000d74
   1cfdc:	53202937 	.word	0x53202937
   1cfe0:	7065656c 	.word	0x7065656c
   1cfe4:	646f6d20 	.word	0x646f6d20
   1cfe8:	00000d65 	.word	0x00000d65
   1cfec:	57202938 	.word	0x57202938
   1cff0:	2d656b61 	.word	0x2d656b61
   1cff4:	000d7075 	.word	0x000d7075
   1cff8:	4c202939 	.word	0x4c202939
   1cffc:	5761526f 	.word	0x5761526f
   1d000:	70204e41 	.word	0x70204e41
   1d004:	69766f72 	.word	0x69766f72
   1d008:	6e6f6973 	.word	0x6e6f6973
   1d00c:	0d676e69 	.word	0x0d676e69
   1d010:	00000000 	.word	0x00000000
   1d014:	2d2d2d2d 	.word	0x2d2d2d2d
   1d018:	2d2d2d2d 	.word	0x2d2d2d2d
   1d01c:	2d2d2d2d 	.word	0x2d2d2d2d
   1d020:	2d2d2d2d 	.word	0x2d2d2d2d
   1d024:	2d2d2d2d 	.word	0x2d2d2d2d
   1d028:	2d2d2d2d 	.word	0x2d2d2d2d
   1d02c:	2d2d2d2d 	.word	0x2d2d2d2d
   1d030:	2d2d2d2d 	.word	0x2d2d2d2d
   1d034:	2d2d2d2d 	.word	0x2d2d2d2d
   1d038:	2d2d2d2d 	.word	0x2d2d2d2d
   1d03c:	2d2d2d2d 	.word	0x2d2d2d2d
   1d040:	0d2d2d2d 	.word	0x0d2d2d2d
   1d044:	00000000 	.word	0x00000000
   1d048:	00203e3e 	.word	0x00203e3e
   1d04c:	74530a0d 	.word	0x74530a0d
   1d050:	69747261 	.word	0x69747261
   1d054:	4220676e 	.word	0x4220676e
   1d058:	5320454c 	.word	0x5320454c
   1d05c:	206e6163 	.word	0x206e6163
   1d060:	6c707041 	.word	0x6c707041
   1d064:	74616369 	.word	0x74616369
   1d068:	2e6e6f69 	.word	0x2e6e6f69
   1d06c:	000d2e2e 	.word	0x000d2e2e
   1d070:	302c5353 	.word	0x302c5353
   1d074:	000a0d30 	.word	0x000a0d30
   1d078:	302c5253 	.word	0x302c5253
   1d07c:	0d303036 	.word	0x0d303036
   1d080:	0000000a 	.word	0x0000000a
   1d084:	202d0a0d 	.word	0x202d0a0d
   1d088:	74696e49 	.word	0x74696e49
   1d08c:	65746169 	.word	0x65746169
   1d090:	73206120 	.word	0x73206120
   1d094:	206e6163 	.word	0x206e6163
   1d098:	68746977 	.word	0x68746977
   1d09c:	63204620 	.word	0x63204620
   1d0a0:	616d6d6f 	.word	0x616d6d6f
   1d0a4:	0000646e 	.word	0x0000646e
   1d0a8:	202d0a0d 	.word	0x202d0a0d
   1d0ac:	706f7453 	.word	0x706f7453
   1d0b0:	65687420 	.word	0x65687420
   1d0b4:	74636120 	.word	0x74636120
   1d0b8:	20657669 	.word	0x20657669
   1d0bc:	6e616373 	.word	0x6e616373
   1d0c0:	74697720 	.word	0x74697720
   1d0c4:	20582068 	.word	0x20582068
   1d0c8:	6d6d6f63 	.word	0x6d6d6f63
   1d0cc:	00646e61 	.word	0x00646e61
   1d0d0:	3e3e0a0d 	.word	0x3e3e0a0d
   1d0d4:	00000020 	.word	0x00000020
   1d0d8:	74530a0d 	.word	0x74530a0d
   1d0dc:	69747261 	.word	0x69747261
   1d0e0:	4220676e 	.word	0x4220676e
   1d0e4:	5320454c 	.word	0x5320454c
   1d0e8:	63726165 	.word	0x63726165
   1d0ec:	70412068 	.word	0x70412068
   1d0f0:	63696c70 	.word	0x63696c70
   1d0f4:	6f697461 	.word	0x6f697461
   1d0f8:	2e2e2e6e 	.word	0x2e2e2e6e
   1d0fc:	0000000d 	.word	0x0000000d
   1d100:	202d0a0d 	.word	0x202d0a0d
   1d104:	65746e45 	.word	0x65746e45
   1d108:	68742072 	.word	0x68742072
   1d10c:	414d2065 	.word	0x414d2065
   1d110:	64612043 	.word	0x64612043
   1d114:	73657264 	.word	0x73657264
   1d118:	666f2073 	.word	0x666f2073
   1d11c:	65687420 	.word	0x65687420
   1d120:	756c4220 	.word	0x756c4220
   1d124:	6f6f7465 	.word	0x6f6f7465
   1d128:	64206874 	.word	0x64206874
   1d12c:	63697665 	.word	0x63697665
   1d130:	6f792065 	.word	0x6f792065
   1d134:	61772075 	.word	0x61772075
   1d138:	7420746e 	.word	0x7420746e
   1d13c:	6573206f 	.word	0x6573206f
   1d140:	68637261 	.word	0x68637261
   1d144:	726f6620 	.word	0x726f6620
   1d148:	44422820 	.word	0x44422820
   1d14c:	4444415f 	.word	0x4444415f
   1d150:	6f662052 	.word	0x6f662052
   1d154:	74616d72 	.word	0x74616d72
   1d158:	3131203a 	.word	0x3131203a
   1d15c:	3a32323a 	.word	0x3a32323a
   1d160:	343a3333 	.word	0x343a3333
   1d164:	35353a34 	.word	0x35353a34
   1d168:	2936363a 	.word	0x2936363a
   1d16c:	00000000 	.word	0x00000000
   1d170:	74530a0d 	.word	0x74530a0d
   1d174:	20747261 	.word	0x20747261
   1d178:	72616573 	.word	0x72616573
   1d17c:	6e696863 	.word	0x6e696863
   1d180:	6f662067 	.word	0x6f662067
   1d184:	00002072 	.word	0x00002072
   1d188:	000a0d46 	.word	0x000a0d46
   1d18c:	3b305b1b 	.word	0x3b305b1b
   1d190:	0d6d3239 	.word	0x0d6d3239
   1d194:	7665440a 	.word	0x7665440a
   1d198:	20656369 	.word	0x20656369
   1d19c:	66207325 	.word	0x66207325
   1d1a0:	646e756f 	.word	0x646e756f
   1d1a4:	5b1b2120 	.word	0x5b1b2120
   1d1a8:	00006d30 	.word	0x00006d30
   1d1ac:	74530a0d 	.word	0x74530a0d
   1d1b0:	7320706f 	.word	0x7320706f
   1d1b4:	6e6e6163 	.word	0x6e6e6163
   1d1b8:	2e676e69 	.word	0x2e676e69
   1d1bc:	00000000 	.word	0x00000000
   1d1c0:	000a0d58 	.word	0x000a0d58
   1d1c4:	6e450a0d 	.word	0x6e450a0d
   1d1c8:	666f2064 	.word	0x666f2064
   1d1cc:	61655320 	.word	0x61655320
   1d1d0:	20686372 	.word	0x20686372
   1d1d4:	6c707041 	.word	0x6c707041
   1d1d8:	74616369 	.word	0x74616369
   1d1dc:	2e6e6f69 	.word	0x2e6e6f69
   1d1e0:	00000000 	.word	0x00000000
   1d1e4:	72540a0d 	.word	0x72540a0d
   1d1e8:	676e6979 	.word	0x676e6979
   1d1ec:	206f7420 	.word	0x206f7420
   1d1f0:	6e6e6f63 	.word	0x6e6e6f63
   1d1f4:	20746365 	.word	0x20746365
   1d1f8:	74206f74 	.word	0x74206f74
   1d1fc:	70206568 	.word	0x70206568
   1d200:	20726565 	.word	0x20726565
   1d204:	69766564 	.word	0x69766564
   1d208:	2e206563 	.word	0x2e206563
   1d20c:	00002e2e 	.word	0x00002e2e
   1d210:	6e550a0d 	.word	0x6e550a0d
   1d214:	656c6261 	.word	0x656c6261
   1d218:	206f7420 	.word	0x206f7420
   1d21c:	6e6e6f63 	.word	0x6e6e6f63
   1d220:	2e746365 	.word	0x2e746365
   1d224:	646e4520 	.word	0x646e4520
   1d228:	20666f20 	.word	0x20666f20
   1d22c:	72616553 	.word	0x72616553
   1d230:	41206863 	.word	0x41206863
   1d234:	696c7070 	.word	0x696c7070
   1d238:	69746163 	.word	0x69746163
   1d23c:	002e6e6f 	.word	0x002e6e6f
   1d240:	6e6e6f43 	.word	0x6e6e6f43
   1d244:	65746365 	.word	0x65746365
   1d248:	6f742064 	.word	0x6f742064
   1d24c:	65657020 	.word	0x65657020
   1d250:	65642072 	.word	0x65642072
   1d254:	65636976 	.word	0x65636976
   1d258:	0000002e 	.word	0x0000002e
   1d25c:	74530a0d 	.word	0x74530a0d
   1d260:	69747261 	.word	0x69747261
   1d264:	4220676e 	.word	0x4220676e
   1d268:	5320454c 	.word	0x5320454c
   1d26c:	61697265 	.word	0x61697265
   1d270:	7242206c 	.word	0x7242206c
   1d274:	65676469 	.word	0x65676469
   1d278:	70704120 	.word	0x70704120
   1d27c:	6163696c 	.word	0x6163696c
   1d280:	6e6f6974 	.word	0x6e6f6974
   1d284:	0d2e2e2e 	.word	0x0d2e2e2e
   1d288:	00000000 	.word	0x00000000
   1d28c:	63656843 	.word	0x63656843
   1d290:	756f206b 	.word	0x756f206b
   1d294:	4e522074 	.word	0x4e522074
   1d298:	78373834 	.word	0x78373834
   1d29c:	65735520 	.word	0x65735520
   1d2a0:	20732772 	.word	0x20732772
   1d2a4:	64697547 	.word	0x64697547
   1d2a8:	6f642065 	.word	0x6f642065
   1d2ac:	656d7563 	.word	0x656d7563
   1d2b0:	7461746e 	.word	0x7461746e
   1d2b4:	206e6f69 	.word	0x206e6f69
   1d2b8:	68206e6f 	.word	0x68206e6f
   1d2bc:	73707474 	.word	0x73707474
   1d2c0:	772f2f3a 	.word	0x772f2f3a
   1d2c4:	6d2e7777 	.word	0x6d2e7777
   1d2c8:	6f726369 	.word	0x6f726369
   1d2cc:	70696863 	.word	0x70696863
   1d2d0:	6d6f632e 	.word	0x6d6f632e
   1d2d4:	7777772f 	.word	0x7777772f
   1d2d8:	646f7270 	.word	0x646f7270
   1d2dc:	73746375 	.word	0x73746375
   1d2e0:	2f6e652f 	.word	0x2f6e652f
   1d2e4:	38344e52 	.word	0x38344e52
   1d2e8:	0d203037 	.word	0x0d203037
   1d2ec:	00000000 	.word	0x00000000
   1d2f0:	65707954 	.word	0x65707954
   1d2f4:	24242720 	.word	0x24242720
   1d2f8:	74202724 	.word	0x74202724
   1d2fc:	6e65206f 	.word	0x6e65206f
   1d300:	20726574 	.word	0x20726574
   1d304:	6f746e69 	.word	0x6f746e69
   1d308:	6d6f6320 	.word	0x6d6f6320
   1d30c:	646e616d 	.word	0x646e616d
   1d310:	646f6d20 	.word	0x646f6d20
   1d314:	000d2065 	.word	0x000d2065
   1d318:	74530a0d 	.word	0x74530a0d
   1d31c:	69747261 	.word	0x69747261
   1d320:	4220676e 	.word	0x4220676e
   1d324:	5420454c 	.word	0x5420454c
   1d328:	736e6172 	.word	0x736e6172
   1d32c:	65726170 	.word	0x65726170
   1d330:	5520746e 	.word	0x5520746e
   1d334:	20545241 	.word	0x20545241
   1d338:	6c707041 	.word	0x6c707041
   1d33c:	74616369 	.word	0x74616369
   1d340:	2e6e6f69 	.word	0x2e6e6f69
   1d344:	000d2e2e 	.word	0x000d2e2e
   1d348:	532c2d53 	.word	0x532c2d53
   1d34c:	33524d41 	.word	0x33524d41
   1d350:	000a0d34 	.word	0x000a0d34
   1d354:	432c5353 	.word	0x432c5353
   1d358:	000a0d30 	.word	0x000a0d30
   1d35c:	202d0a0d 	.word	0x202d0a0d
   1d360:	6e65704f 	.word	0x6e65704f
   1d364:	63694d20 	.word	0x63694d20
   1d368:	68636f72 	.word	0x68636f72
   1d36c:	53207069 	.word	0x53207069
   1d370:	7472616d 	.word	0x7472616d
   1d374:	61746144 	.word	0x61746144
   1d378:	70704120 	.word	0x70704120
   1d37c:	20726f20 	.word	0x20726f20
   1d380:	20454c42 	.word	0x20454c42
   1d384:	6d726554 	.word	0x6d726554
   1d388:	6c616e69 	.word	0x6c616e69
   1d38c:	70704120 	.word	0x70704120
   1d390:	00000000 	.word	0x00000000
   1d394:	202d0a0d 	.word	0x202d0a0d
   1d398:	74696e49 	.word	0x74696e49
   1d39c:	65746169 	.word	0x65746169
   1d3a0:	42206120 	.word	0x42206120
   1d3a4:	6320454c 	.word	0x6320454c
   1d3a8:	656e6e6f 	.word	0x656e6e6f
   1d3ac:	6f697463 	.word	0x6f697463
   1d3b0:	7266206e 	.word	0x7266206e
   1d3b4:	74206d6f 	.word	0x74206d6f
   1d3b8:	41206568 	.word	0x41206568
   1d3bc:	77207070 	.word	0x77207070
   1d3c0:	20687469 	.word	0x20687469
   1d3c4:	524d4153 	.word	0x524d4153
   1d3c8:	785f3433 	.word	0x785f3433
   1d3cc:	20787878 	.word	0x20787878
   1d3d0:	69726570 	.word	0x69726570
   1d3d4:	72656870 	.word	0x72656870
   1d3d8:	64206c61 	.word	0x64206c61
   1d3dc:	63697665 	.word	0x63697665
   1d3e0:	00000065 	.word	0x00000065
   1d3e4:	202d0a0d 	.word	0x202d0a0d
   1d3e8:	656b614d 	.word	0x656b614d
   1d3ec:	72757320 	.word	0x72757320
   1d3f0:	6f742065 	.word	0x6f742065
   1d3f4:	6d6f6320 	.word	0x6d6f6320
   1d3f8:	696e756d 	.word	0x696e756d
   1d3fc:	65746163 	.word	0x65746163
   1d400:	65766f20 	.word	0x65766f20
   1d404:	68742072 	.word	0x68742072
   1d408:	72542065 	.word	0x72542065
   1d40c:	70736e61 	.word	0x70736e61
   1d410:	6e657261 	.word	0x6e657261
   1d414:	41552074 	.word	0x41552074
   1d418:	53205452 	.word	0x53205452
   1d41c:	69767265 	.word	0x69767265
   1d420:	28206563 	.word	0x28206563
   1d424:	33353934 	.word	0x33353934
   1d428:	33343335 	.word	0x33343335
   1d42c:	3445312d 	.word	0x3445312d
   1d430:	42342d44 	.word	0x42342d44
   1d434:	422d3944 	.word	0x422d3944
   1d438:	2d313641 	.word	0x2d313641
   1d43c:	36433332 	.word	0x36433332
   1d440:	34323734 	.word	0x34323734
   1d444:	36313639 	.word	0x36313639
   1d448:	00000029 	.word	0x00000029
   1d44c:	202d0a0d 	.word	0x202d0a0d
   1d450:	7265764f 	.word	0x7265764f
   1d454:	65687420 	.word	0x65687420
   1d458:	61686320 	.word	0x61686320
   1d45c:	65202c74 	.word	0x65202c74
   1d460:	61686378 	.word	0x61686378
   1d464:	2065676e 	.word	0x2065676e
   1d468:	74786574 	.word	0x74786574
   1d46c:	73656d20 	.word	0x73656d20
   1d470:	65676173 	.word	0x65676173
   1d474:	6f726620 	.word	0x6f726620
   1d478:	6e6f206d 	.word	0x6e6f206d
   1d47c:	65642065 	.word	0x65642065
   1d480:	65636976 	.word	0x65636976
   1d484:	206f7420 	.word	0x206f7420
   1d488:	20656874 	.word	0x20656874
   1d48c:	6568746f 	.word	0x6568746f
   1d490:	00000d72 	.word	0x00000d72
   1d494:	30315b1b 	.word	0x30315b1b
   1d498:	3e3e6d34 	.word	0x3e3e6d34
   1d49c:	0d732520 	.word	0x0d732520
   1d4a0:	305b1b0a 	.word	0x305b1b0a
   1d4a4:	0000006d 	.word	0x0000006d
   1d4a8:	00000f78 	.word	0x00000f78
   1d4ac:	00000eb0 	.word	0x00000eb0
   1d4b0:	00000eb8 	.word	0x00000eb8
   1d4b4:	00000ec0 	.word	0x00000ec0
   1d4b8:	00000ec8 	.word	0x00000ec8
   1d4bc:	00000ed0 	.word	0x00000ed0
   1d4c0:	00000ed8 	.word	0x00000ed8
   1d4c4:	00000ee0 	.word	0x00000ee0
   1d4c8:	00000e64 	.word	0x00000e64
   1d4cc:	00000ee8 	.word	0x00000ee8
   1d4d0:	00000ef0 	.word	0x00000ef0
   1d4d4:	00000ef8 	.word	0x00000ef8
   1d4d8:	00000f00 	.word	0x00000f00
   1d4dc:	00000f08 	.word	0x00000f08
   1d4e0:	00000f10 	.word	0x00000f10
   1d4e4:	00000f18 	.word	0x00000f18
   1d4e8:	00000f20 	.word	0x00000f20
   1d4ec:	00000f28 	.word	0x00000f28
   1d4f0:	00000f30 	.word	0x00000f30
   1d4f4:	00000f38 	.word	0x00000f38
   1d4f8:	00000f40 	.word	0x00000f40
   1d4fc:	00000f48 	.word	0x00000f48
   1d500:	00000f78 	.word	0x00000f78
   1d504:	00000f50 	.word	0x00000f50
   1d508:	00000f58 	.word	0x00000f58
   1d50c:	00000f60 	.word	0x00000f60
   1d510:	00000f68 	.word	0x00000f68
   1d514:	00000f78 	.word	0x00000f78
   1d518:	00000f78 	.word	0x00000f78
   1d51c:	00000f78 	.word	0x00000f78
   1d520:	00000f70 	.word	0x00000f70
   1d524:	00000fa2 	.word	0x00000fa2
   1d528:	00000faa 	.word	0x00000faa
   1d52c:	00000fb2 	.word	0x00000fb2
   1d530:	00000fba 	.word	0x00000fba
   1d534:	00000fc2 	.word	0x00000fc2
   1d538:	00000fd2 	.word	0x00000fd2
   1d53c:	00000fda 	.word	0x00000fda
   1d540:	00000fe2 	.word	0x00000fe2
   1d544:	00000f8e 	.word	0x00000f8e
   1d548:	00000fea 	.word	0x00000fea
   1d54c:	00000ff2 	.word	0x00000ff2
   1d550:	00000ffa 	.word	0x00000ffa
   1d554:	00001002 	.word	0x00001002
   1d558:	0000100a 	.word	0x0000100a
   1d55c:	00001012 	.word	0x00001012
   1d560:	0000101a 	.word	0x0000101a
   1d564:	00001022 	.word	0x00001022
   1d568:	0000102a 	.word	0x0000102a
   1d56c:	00001032 	.word	0x00001032
   1d570:	0000103a 	.word	0x0000103a
   1d574:	00001042 	.word	0x00001042
   1d578:	0000104a 	.word	0x0000104a
   1d57c:	0000107a 	.word	0x0000107a
   1d580:	00001052 	.word	0x00001052
   1d584:	0000105a 	.word	0x0000105a
   1d588:	00001062 	.word	0x00001062
   1d58c:	0000106a 	.word	0x0000106a
   1d590:	00000fca 	.word	0x00000fca
   1d594:	0000107a 	.word	0x0000107a
   1d598:	0000107a 	.word	0x0000107a
   1d59c:	00001072 	.word	0x00001072
   1d5a0:	6c730a0d 	.word	0x6c730a0d
   1d5a4:	5f706565 	.word	0x5f706565
   1d5a8:	25206b6f 	.word	0x25206b6f
   1d5ac:	6d20646c 	.word	0x6d20646c
   1d5b0:	000a0d73 	.word	0x000a0d73
   1d5b4:	202a2a2a 	.word	0x202a2a2a
   1d5b8:	65636552 	.word	0x65636552
   1d5bc:	64657669 	.word	0x64657669
   1d5c0:	204c4420 	.word	0x204c4420
   1d5c4:	61746144 	.word	0x61746144
   1d5c8:	2a2a2a20 	.word	0x2a2a2a20
   1d5cc:	00000d0a 	.word	0x00000d0a
   1d5d0:	6172460a 	.word	0x6172460a
   1d5d4:	5220656d 	.word	0x5220656d
   1d5d8:	69656365 	.word	0x69656365
   1d5dc:	20646576 	.word	0x20646576
   1d5e0:	70207461 	.word	0x70207461
   1d5e4:	2074726f 	.word	0x2074726f
   1d5e8:	0d0a6425 	.word	0x0d0a6425
   1d5ec:	00000000 	.word	0x00000000
   1d5f0:	6172460a 	.word	0x6172460a
   1d5f4:	4c20656d 	.word	0x4c20656d
   1d5f8:	74676e65 	.word	0x74676e65
   1d5fc:	202d2068 	.word	0x202d2068
   1d600:	0d0a6425 	.word	0x0d0a6425
   1d604:	00000000 	.word	0x00000000
   1d608:	7961500a 	.word	0x7961500a
   1d60c:	64616f6c 	.word	0x64616f6c
   1d610:	0000203a 	.word	0x0000203a
   1d614:	00783025 	.word	0x00783025
   1d618:	2a2a0a0d 	.word	0x2a2a0a0d
   1d61c:	2a2a2a2a 	.word	0x2a2a2a2a
   1d620:	2a2a2a2a 	.word	0x2a2a2a2a
   1d624:	2a2a2a2a 	.word	0x2a2a2a2a
   1d628:	2a2a2a2a 	.word	0x2a2a2a2a
   1d62c:	2a2a2a2a 	.word	0x2a2a2a2a
   1d630:	0d2a2a2a 	.word	0x0d2a2a2a
   1d634:	00000000 	.word	0x00000000
   1d638:	65636552 	.word	0x65636552
   1d63c:	64657669 	.word	0x64657669
   1d640:	4b434120 	.word	0x4b434120
   1d644:	726f6620 	.word	0x726f6620
   1d648:	6e6f4320 	.word	0x6e6f4320
   1d64c:	6d726966 	.word	0x6d726966
   1d650:	64206465 	.word	0x64206465
   1d654:	0d617461 	.word	0x0d617461
   1d658:	00000000 	.word	0x00000000
   1d65c:	41520d0a 	.word	0x41520d0a
   1d660:	5f4f4944 	.word	0x5f4f4944
   1d664:	445f4f4e 	.word	0x445f4f4e
   1d668:	20415441 	.word	0x20415441
   1d66c:	00000d0a 	.word	0x00000d0a
   1d670:	41520d0a 	.word	0x41520d0a
   1d674:	5f4f4944 	.word	0x5f4f4944
   1d678:	41544144 	.word	0x41544144
   1d67c:	5a49535f 	.word	0x5a49535f
   1d680:	0d0a2045 	.word	0x0d0a2045
   1d684:	00000000 	.word	0x00000000
   1d688:	41520d0a 	.word	0x41520d0a
   1d68c:	5f4f4944 	.word	0x5f4f4944
   1d690:	41564e49 	.word	0x41564e49
   1d694:	5f44494c 	.word	0x5f44494c
   1d698:	20514552 	.word	0x20514552
   1d69c:	00000d0a 	.word	0x00000d0a
   1d6a0:	41520d0a 	.word	0x41520d0a
   1d6a4:	5f4f4944 	.word	0x5f4f4944
   1d6a8:	59535542 	.word	0x59535542
   1d6ac:	000d0a20 	.word	0x000d0a20
   1d6b0:	41520d0a 	.word	0x41520d0a
   1d6b4:	5f4f4944 	.word	0x5f4f4944
   1d6b8:	5f54554f 	.word	0x5f54554f
   1d6bc:	525f464f 	.word	0x525f464f
   1d6c0:	45474e41 	.word	0x45474e41
   1d6c4:	000d0a20 	.word	0x000d0a20
   1d6c8:	41520d0a 	.word	0x41520d0a
   1d6cc:	5f4f4944 	.word	0x5f4f4944
   1d6d0:	55534e55 	.word	0x55534e55
   1d6d4:	524f5050 	.word	0x524f5050
   1d6d8:	5f444554 	.word	0x5f444554
   1d6dc:	52545441 	.word	0x52545441
   1d6e0:	000d0a20 	.word	0x000d0a20
   1d6e4:	41520d0a 	.word	0x41520d0a
   1d6e8:	5f4f4944 	.word	0x5f4f4944
   1d6ec:	4e414843 	.word	0x4e414843
   1d6f0:	5f4c454e 	.word	0x5f4c454e
   1d6f4:	59535542 	.word	0x59535542
   1d6f8:	000d0a20 	.word	0x000d0a20
   1d6fc:	574e0d0a 	.word	0x574e0d0a
   1d700:	4f4e5f4b 	.word	0x4f4e5f4b
   1d704:	4f4a5f54 	.word	0x4f4a5f54
   1d708:	44454e49 	.word	0x44454e49
   1d70c:	000d0a20 	.word	0x000d0a20
   1d710:	4e490d0a 	.word	0x4e490d0a
   1d714:	494c4156 	.word	0x494c4156
   1d718:	41505f44 	.word	0x41505f44
   1d71c:	454d4152 	.word	0x454d4152
   1d720:	20524554 	.word	0x20524554
   1d724:	00000d0a 	.word	0x00000d0a
   1d728:	454b0d0a 	.word	0x454b0d0a
   1d72c:	4e5f5359 	.word	0x4e5f5359
   1d730:	495f544f 	.word	0x495f544f
   1d734:	4954494e 	.word	0x4954494e
   1d738:	5a494c41 	.word	0x5a494c41
   1d73c:	0a204445 	.word	0x0a204445
   1d740:	0000000d 	.word	0x0000000d
   1d744:	49530d0a 	.word	0x49530d0a
   1d748:	544e454c 	.word	0x544e454c
   1d74c:	4d4d495f 	.word	0x4d4d495f
   1d750:	41494445 	.word	0x41494445
   1d754:	594c4554 	.word	0x594c4554
   1d758:	5443415f 	.word	0x5443415f
   1d75c:	0a455649 	.word	0x0a455649
   1d760:	0000000d 	.word	0x0000000d
   1d764:	43460d0a 	.word	0x43460d0a
   1d768:	5f52544e 	.word	0x5f52544e
   1d76c:	4f525245 	.word	0x4f525245
   1d770:	45525f52 	.word	0x45525f52
   1d774:	4e494f4a 	.word	0x4e494f4a
   1d778:	45454e5f 	.word	0x45454e5f
   1d77c:	20444544 	.word	0x20444544
   1d780:	00000d0a 	.word	0x00000d0a
   1d784:	4e490d0a 	.word	0x4e490d0a
   1d788:	494c4156 	.word	0x494c4156
   1d78c:	55425f44 	.word	0x55425f44
   1d790:	52454646 	.word	0x52454646
   1d794:	4e454c5f 	.word	0x4e454c5f
   1d798:	20485447 	.word	0x20485447
   1d79c:	00000d0a 	.word	0x00000d0a
   1d7a0:	414d0d0a 	.word	0x414d0d0a
   1d7a4:	41505f43 	.word	0x41505f43
   1d7a8:	44455355 	.word	0x44455355
   1d7ac:	0d0a2020 	.word	0x0d0a2020
   1d7b0:	00000000 	.word	0x00000000
   1d7b4:	4f4e0d0a 	.word	0x4f4e0d0a
   1d7b8:	4148435f 	.word	0x4148435f
   1d7bc:	4c454e4e 	.word	0x4c454e4e
   1d7c0:	4f465f53 	.word	0x4f465f53
   1d7c4:	20444e55 	.word	0x20444e55
   1d7c8:	00000d0a 	.word	0x00000d0a
   1d7cc:	55420d0a 	.word	0x55420d0a
   1d7d0:	0d0a5953 	.word	0x0d0a5953
   1d7d4:	00000000 	.word	0x00000000
   1d7d8:	4f4e0d0a 	.word	0x4f4e0d0a
   1d7dc:	4b43415f 	.word	0x4b43415f
   1d7e0:	000d0a20 	.word	0x000d0a20
   1d7e4:	4c410d0a 	.word	0x4c410d0a
   1d7e8:	44414552 	.word	0x44414552
   1d7ec:	4f4a2059 	.word	0x4f4a2059
   1d7f0:	4e494e49 	.word	0x4e494e49
   1d7f4:	53492047 	.word	0x53492047
   1d7f8:	204e4920 	.word	0x204e4920
   1d7fc:	474f5250 	.word	0x474f5250
   1d800:	53534552 	.word	0x53534552
   1d804:	000d0a20 	.word	0x000d0a20
   1d808:	45520d0a 	.word	0x45520d0a
   1d80c:	52554f53 	.word	0x52554f53
   1d810:	555f4543 	.word	0x555f4543
   1d814:	4156414e 	.word	0x4156414e
   1d818:	42414c49 	.word	0x42414c49
   1d81c:	0a20454c 	.word	0x0a20454c
   1d820:	0000000d 	.word	0x0000000d
   1d824:	4e490d0a 	.word	0x4e490d0a
   1d828:	494c4156 	.word	0x494c4156
   1d82c:	45525f44 	.word	0x45525f44
   1d830:	53455551 	.word	0x53455551
   1d834:	0d0a2054 	.word	0x0d0a2054
   1d838:	00000000 	.word	0x00000000
   1d83c:	43460d0a 	.word	0x43460d0a
   1d840:	5f52544e 	.word	0x5f52544e
   1d844:	4f525245 	.word	0x4f525245
   1d848:	0d0a2052 	.word	0x0d0a2052
   1d84c:	00000000 	.word	0x00000000
   1d850:	494d0d0a 	.word	0x494d0d0a
   1d854:	52455f43 	.word	0x52455f43
   1d858:	20524f52 	.word	0x20524f52
   1d85c:	00000d0a 	.word	0x00000d0a
   1d860:	4e490d0a 	.word	0x4e490d0a
   1d864:	494c4156 	.word	0x494c4156
   1d868:	544d5f44 	.word	0x544d5f44
   1d86c:	20455059 	.word	0x20455059
   1d870:	00000d0a 	.word	0x00000d0a
   1d874:	434d0d0a 	.word	0x434d0d0a
   1d878:	5f545341 	.word	0x5f545341
   1d87c:	5f524448 	.word	0x5f524448
   1d880:	41564e49 	.word	0x41564e49
   1d884:	2044494c 	.word	0x2044494c
   1d888:	00000d0a 	.word	0x00000d0a
   1d88c:	4e490d0a 	.word	0x4e490d0a
   1d890:	494c4156 	.word	0x494c4156
   1d894:	41505f44 	.word	0x41505f44
   1d898:	54454b43 	.word	0x54454b43
   1d89c:	000d0a20 	.word	0x000d0a20
   1d8a0:	4e4b4e55 	.word	0x4e4b4e55
   1d8a4:	204e574f 	.word	0x204e574f
   1d8a8:	4f525245 	.word	0x4f525245
   1d8ac:	000d0a52 	.word	0x000d0a52
   1d8b0:	6e617254 	.word	0x6e617254
   1d8b4:	73696d73 	.word	0x73696d73
   1d8b8:	6e6f6973 	.word	0x6e6f6973
   1d8bc:	63755320 	.word	0x63755320
   1d8c0:	73736563 	.word	0x73736563
   1d8c4:	0000000d 	.word	0x0000000d
   1d8c8:	72540a0d 	.word	0x72540a0d
   1d8cc:	6d736e61 	.word	0x6d736e61
   1d8d0:	69737369 	.word	0x69737369
   1d8d4:	53206e6f 	.word	0x53206e6f
   1d8d8:	65636375 	.word	0x65636375
   1d8dc:	00007373 	.word	0x00007373
   1d8e0:	2078540a 	.word	0x2078540a
   1d8e4:	656d6954 	.word	0x656d6954
   1d8e8:	0a74756f 	.word	0x0a74756f
   1d8ec:	0000000d 	.word	0x0000000d
   1d8f0:	4e550d0a 	.word	0x4e550d0a
   1d8f4:	574f4e4b 	.word	0x574f4e4b
   1d8f8:	5245204e 	.word	0x5245204e
   1d8fc:	0a524f52 	.word	0x0a524f52
   1d900:	0000000d 	.word	0x0000000d
   1d904:	2a2a0d0a 	.word	0x2a2a0d0a
   1d908:	2a2a2a2a 	.word	0x2a2a2a2a
   1d90c:	2a2a2a2a 	.word	0x2a2a2a2a
   1d910:	2a2a2a2a 	.word	0x2a2a2a2a
   1d914:	2a2a2a2a 	.word	0x2a2a2a2a
   1d918:	2a2a2a2a 	.word	0x2a2a2a2a
   1d91c:	2a2a2a2a 	.word	0x2a2a2a2a
   1d920:	2a2a2a2a 	.word	0x2a2a2a2a
   1d924:	2a2a2a2a 	.word	0x2a2a2a2a
   1d928:	2a2a2a2a 	.word	0x2a2a2a2a
   1d92c:	2a2a2a2a 	.word	0x2a2a2a2a
   1d930:	2a2a2a2a 	.word	0x2a2a2a2a
   1d934:	0a2a2a2a 	.word	0x0a2a2a2a
   1d938:	0000000d 	.word	0x0000000d
   1d93c:	6f4a0a0d 	.word	0x6f4a0a0d
   1d940:	53206e69 	.word	0x53206e69
   1d944:	65636375 	.word	0x65636375
   1d948:	75667373 	.word	0x75667373
   1d94c:	0000216c 	.word	0x0000216c
   1d950:	6e696f4a 	.word	0x6e696f4a
   1d954:	63755320 	.word	0x63755320
   1d958:	73736563 	.word	0x73736563
   1d95c:	216c7566 	.word	0x216c7566
   1d960:	0000000d 	.word	0x0000000d
   1d964:	46206f4e 	.word	0x46206f4e
   1d968:	20656572 	.word	0x20656572
   1d96c:	6e616843 	.word	0x6e616843
   1d970:	206c656e 	.word	0x206c656e
   1d974:	6e756f66 	.word	0x6e756f66
   1d978:	00000d64 	.word	0x00000d64
   1d97c:	2043494d 	.word	0x2043494d
   1d980:	6f727245 	.word	0x6f727245
   1d984:	00000d72 	.word	0x00000d72
   1d988:	6e617254 	.word	0x6e617254
   1d98c:	73696d73 	.word	0x73696d73
   1d990:	6e6f6973 	.word	0x6e6f6973
   1d994:	6d695420 	.word	0x6d695420
   1d998:	74756f65 	.word	0x74756f65
   1d99c:	0000000d 	.word	0x0000000d
   1d9a0:	6f4a0a0d 	.word	0x6f4a0a0d
   1d9a4:	44206e69 	.word	0x44206e69
   1d9a8:	65696e65 	.word	0x65696e65
   1d9ac:	00000064 	.word	0x00000064
   1d9b0:	6e696f4a 	.word	0x6e696f4a
   1d9b4:	6e654420 	.word	0x6e654420
   1d9b8:	0d646569 	.word	0x0d646569
   1d9bc:	00000000 	.word	0x00000000
   1d9c0:	20797254 	.word	0x20797254
   1d9c4:	6a206f74 	.word	0x6a206f74
   1d9c8:	206e696f 	.word	0x206e696f
   1d9cc:	69616761 	.word	0x69616761
   1d9d0:	2e2e206e 	.word	0x2e2e206e
   1d9d4:	00000d2e 	.word	0x00000d2e
   1d9d8:	2a2a2a2a 	.word	0x2a2a2a2a
   1d9dc:	2a2a2a2a 	.word	0x2a2a2a2a
   1d9e0:	2a2a2a2a 	.word	0x2a2a2a2a
   1d9e4:	412a2a2a 	.word	0x412a2a2a
   1d9e8:	696c7070 	.word	0x696c7070
   1d9ec:	69746163 	.word	0x69746163
   1d9f0:	43206e6f 	.word	0x43206e6f
   1d9f4:	69666e6f 	.word	0x69666e6f
   1d9f8:	61727567 	.word	0x61727567
   1d9fc:	6e6f6974 	.word	0x6e6f6974
   1da00:	2a2a2a2a 	.word	0x2a2a2a2a
   1da04:	2a2a2a2a 	.word	0x2a2a2a2a
   1da08:	2a2a2a2a 	.word	0x2a2a2a2a
   1da0c:	0d2a2a2a 	.word	0x0d2a2a2a
   1da10:	00000000 	.word	0x00000000
   1da14:	204d5349 	.word	0x204d5349
   1da18:	646e6142 	.word	0x646e6142
   1da1c:	5349203a 	.word	0x5349203a
   1da20:	414e5f4d 	.word	0x414e5f4d
   1da24:	0d353139 	.word	0x0d353139
   1da28:	00000000 	.word	0x00000000
   1da2c:	20627553 	.word	0x20627553
   1da30:	646e6142 	.word	0x646e6142
   1da34:	6425203a 	.word	0x6425203a
   1da38:	00000a0d 	.word	0x00000a0d
   1da3c:	204d5349 	.word	0x204d5349
   1da40:	646e6142 	.word	0x646e6142
   1da44:	5349203a 	.word	0x5349203a
   1da48:	55455f4d 	.word	0x55455f4d
   1da4c:	0d383638 	.word	0x0d383638
   1da50:	00000000 	.word	0x00000000
   1da54:	61746144 	.word	0x61746144
   1da58:	74615220 	.word	0x74615220
   1da5c:	25203a65 	.word	0x25203a65
   1da60:	000a0d64 	.word	0x000a0d64
   1da64:	45766544 	.word	0x45766544
   1da68:	203a6975 	.word	0x203a6975
   1da6c:	00000000 	.word	0x00000000
   1da70:	45707041 	.word	0x45707041
   1da74:	203a6975 	.word	0x203a6975
   1da78:	00000000 	.word	0x00000000
   1da7c:	4b707041 	.word	0x4b707041
   1da80:	203a7965 	.word	0x203a7965
   1da84:	00000000 	.word	0x00000000
   1da88:	54766544 	.word	0x54766544
   1da8c:	3a657079 	.word	0x3a657079
   1da90:	00000020 	.word	0x00000020
   1da94:	53414c43 	.word	0x53414c43
   1da98:	0d412053 	.word	0x0d412053
   1da9c:	00000000 	.word	0x00000000
   1daa0:	53414c43 	.word	0x53414c43
   1daa4:	0d432053 	.word	0x0d432053
   1daa8:	00000000 	.word	0x00000000
   1daac:	2a2a0a0d 	.word	0x2a2a0a0d
   1dab0:	2a2a2a2a 	.word	0x2a2a2a2a
   1dab4:	2a2a2a2a 	.word	0x2a2a2a2a
   1dab8:	2a2a2a2a 	.word	0x2a2a2a2a
   1dabc:	7665442a 	.word	0x7665442a
   1dac0:	20656369 	.word	0x20656369
   1dac4:	69746341 	.word	0x69746341
   1dac8:	69746176 	.word	0x69746176
   1dacc:	2a2a6e6f 	.word	0x2a2a6e6f
   1dad0:	2a2a2a2a 	.word	0x2a2a2a2a
   1dad4:	2a2a2a2a 	.word	0x2a2a2a2a
   1dad8:	2a2a2a2a 	.word	0x2a2a2a2a
   1dadc:	00000d2a 	.word	0x00000d2a
   1dae0:	6f4a0a0d 	.word	0x6f4a0a0d
   1dae4:	52206e69 	.word	0x52206e69
   1dae8:	65757165 	.word	0x65757165
   1daec:	73207473 	.word	0x73207473
   1daf0:	0d746e65 	.word	0x0d746e65
   1daf4:	0000000a 	.word	0x0000000a
   1daf8:	70410a0d 	.word	0x70410a0d
   1dafc:	69754570 	.word	0x69754570
   1db00:	0000203a 	.word	0x0000203a
   1db04:	6e696f4a 	.word	0x6e696f4a
   1db08:	71655220 	.word	0x71655220
   1db0c:	74736575 	.word	0x74736575
   1db10:	6e657320 	.word	0x6e657320
   1db14:	6f742074 	.word	0x6f742074
   1db18:	65687420 	.word	0x65687420
   1db1c:	74656e20 	.word	0x74656e20
   1db20:	6b726f77 	.word	0x6b726f77
   1db24:	72657320 	.word	0x72657320
   1db28:	2e726576 	.word	0x2e726576
   1db2c:	000d2e2e 	.word	0x000d2e2e
   1db30:	696c7055 	.word	0x696c7055
   1db34:	6d206b6e 	.word	0x6d206b6e
   1db38:	61737365 	.word	0x61737365
   1db3c:	73206567 	.word	0x73206567
   1db40:	0d746e65 	.word	0x0d746e65
   1db44:	00000000 	.word	0x00000000
   1db48:	505b0a0d 	.word	0x505b0a0d
   1db4c:	6f697265 	.word	0x6f697265
   1db50:	20636964 	.word	0x20636964
   1db54:	696c7055 	.word	0x696c7055
   1db58:	45206b6e 	.word	0x45206b6e
   1db5c:	746e6576 	.word	0x746e6576
   1db60:	00000d5d 	.word	0x00000d5d
   1db64:	3b305b1b 	.word	0x3b305b1b
   1db68:	0d6d3139 	.word	0x0d6d3139
   1db6c:	6f72500a 	.word	0x6f72500a
   1db70:	6d656c62 	.word	0x6d656c62
   1db74:	206f7420 	.word	0x206f7420
   1db78:	74736572 	.word	0x74736572
   1db7c:	20747261 	.word	0x20747261
   1db80:	20656874 	.word	0x20656874
   1db84:	656d6974 	.word	0x656d6974
   1db88:	305b1b72 	.word	0x305b1b72
   1db8c:	0000006d 	.word	0x0000006d
   1db90:	66312e25 	.word	0x66312e25
   1db94:	2e252f43 	.word	0x2e252f43
   1db98:	00466631 	.word	0x00466631
   1db9c:	61500a0d 	.word	0x61500a0d
   1dba0:	616f6c79 	.word	0x616f6c79
   1dba4:	6f742064 	.word	0x6f742064
   1dba8:	61727420 	.word	0x61727420
   1dbac:	696d736e 	.word	0x696d736e
   1dbb0:	25203a74 	.word	0x25203a74
   1dbb4:	000a0d73 	.word	0x000a0d73
   1dbb8:	61500a0d 	.word	0x61500a0d
   1dbbc:	616f6c79 	.word	0x616f6c79
   1dbc0:	6f742064 	.word	0x6f742064
   1dbc4:	61727420 	.word	0x61727420
   1dbc8:	696d736e 	.word	0x696d736e
   1dbcc:	00203a74 	.word	0x00203a74
   1dbd0:	4e4f4325 	.word	0x4e4f4325
   1dbd4:	5443454e 	.word	0x5443454e
   1dbd8:	00000000 	.word	0x00000000
   1dbdc:	3e444d43 	.word	0x3e444d43
   1dbe0:	00000020 	.word	0x00000020
   1dbe4:	0d444e45 	.word	0x0d444e45
   1dbe8:	0000000a 	.word	0x0000000a
   1dbec:	52545325 	.word	0x52545325
   1dbf0:	5f4d4145 	.word	0x5f4d4145
   1dbf4:	4e45504f 	.word	0x4e45504f
   1dbf8:	00000025 	.word	0x00000025
   1dbfc:	53494425 	.word	0x53494425
   1dc00:	4e4e4f43 	.word	0x4e4e4f43
   1dc04:	25544345 	.word	0x25544345
   1dc08:	00000000 	.word	0x00000000
   1dc0c:	0d4b4f41 	.word	0x0d4b4f41
   1dc10:	0000000a 	.word	0x0000000a
   1dc14:	0d727245 	.word	0x0d727245
   1dc18:	0000000a 	.word	0x0000000a
   1dc1c:	3b305b1b 	.word	0x3b305b1b
   1dc20:	0d6d3139 	.word	0x0d6d3139
   1dc24:	6174530a 	.word	0x6174530a
   1dc28:	65682079 	.word	0x65682079
   1dc2c:	66206572 	.word	0x66206572
   1dc30:	7665726f 	.word	0x7665726f
   1dc34:	20217265 	.word	0x20217265
   1dc38:	656d6f53 	.word	0x656d6f53
   1dc3c:	6e696874 	.word	0x6e696874
   1dc40:	72772067 	.word	0x72772067
   1dc44:	20676e6f 	.word	0x20676e6f
   1dc48:	68746977 	.word	0x68746977
   1dc4c:	736f4820 	.word	0x736f4820
   1dc50:	6e612074 	.word	0x6e612074
   1dc54:	4c422064 	.word	0x4c422064
   1dc58:	6f6d2045 	.word	0x6f6d2045
   1dc5c:	656c7564 	.word	0x656c7564
   1dc60:	746e6920 	.word	0x746e6920
   1dc64:	61667265 	.word	0x61667265
   1dc68:	00006563 	.word	0x00006563
   1dc6c:	42455225 	.word	0x42455225
   1dc70:	25544f4f 	.word	0x25544f4f
   1dc74:	00000000 	.word	0x00000000
   1dc78:	0d312c52 	.word	0x0d312c52
   1dc7c:	0000000a 	.word	0x0000000a
   1dc80:	58323025 	.word	0x58323025
   1dc84:	00000000 	.word	0x00000000
   1dc88:	78323025 	.word	0x78323025
   1dc8c:	00000000 	.word	0x00000000
   1dc90:	00001da0 	.word	0x00001da0
   1dc94:	00001fea 	.word	0x00001fea
   1dc98:	00001fea 	.word	0x00001fea
   1dc9c:	00001fea 	.word	0x00001fea
   1dca0:	00001fea 	.word	0x00001fea
   1dca4:	00001fea 	.word	0x00001fea
   1dca8:	00001fea 	.word	0x00001fea
   1dcac:	00001fea 	.word	0x00001fea
   1dcb0:	00001fea 	.word	0x00001fea
   1dcb4:	00001fea 	.word	0x00001fea
   1dcb8:	00001fea 	.word	0x00001fea
   1dcbc:	00001fea 	.word	0x00001fea
   1dcc0:	00001fea 	.word	0x00001fea
   1dcc4:	00001fea 	.word	0x00001fea
   1dcc8:	00001fea 	.word	0x00001fea
   1dccc:	00001fea 	.word	0x00001fea
   1dcd0:	00001d88 	.word	0x00001d88
   1dcd4:	00001fea 	.word	0x00001fea
   1dcd8:	00001fea 	.word	0x00001fea
   1dcdc:	00001fea 	.word	0x00001fea
   1dce0:	00001fea 	.word	0x00001fea
   1dce4:	00001fea 	.word	0x00001fea
   1dce8:	00001fea 	.word	0x00001fea
   1dcec:	00001fea 	.word	0x00001fea
   1dcf0:	00001fea 	.word	0x00001fea
   1dcf4:	00001fea 	.word	0x00001fea
   1dcf8:	00001fea 	.word	0x00001fea
   1dcfc:	00001fea 	.word	0x00001fea
   1dd00:	00001fea 	.word	0x00001fea
   1dd04:	00001fea 	.word	0x00001fea
   1dd08:	00001fea 	.word	0x00001fea
   1dd0c:	00001fea 	.word	0x00001fea
   1dd10:	00001d98 	.word	0x00001d98
   1dd14:	00001fea 	.word	0x00001fea
   1dd18:	00001fea 	.word	0x00001fea
   1dd1c:	00001fea 	.word	0x00001fea
   1dd20:	00001fea 	.word	0x00001fea
   1dd24:	00001fea 	.word	0x00001fea
   1dd28:	00001fea 	.word	0x00001fea
   1dd2c:	00001fea 	.word	0x00001fea
   1dd30:	00001fea 	.word	0x00001fea
   1dd34:	00001fea 	.word	0x00001fea
   1dd38:	00001fea 	.word	0x00001fea
   1dd3c:	00001fea 	.word	0x00001fea
   1dd40:	00001fea 	.word	0x00001fea
   1dd44:	00001fea 	.word	0x00001fea
   1dd48:	00001fea 	.word	0x00001fea
   1dd4c:	00001fea 	.word	0x00001fea
   1dd50:	00001d90 	.word	0x00001d90
   1dd54:	00001da8 	.word	0x00001da8
   1dd58:	00001d70 	.word	0x00001d70
   1dd5c:	00001d80 	.word	0x00001d80
   1dd60:	00001d78 	.word	0x00001d78
   1dd64:	0000ffff 	.word	0x0000ffff
   1dd68:	0000ffff 	.word	0x0000ffff
   1dd6c:	00000004 	.word	0x00000004
   1dd70:	00000005 	.word	0x00000005
   1dd74:	00000006 	.word	0x00000006
   1dd78:	00000007 	.word	0x00000007
   1dd7c:	00000020 	.word	0x00000020
   1dd80:	0000ffff 	.word	0x0000ffff
   1dd84:	00000022 	.word	0x00000022
   1dd88:	00000023 	.word	0x00000023
   1dd8c:	0000ffff 	.word	0x0000ffff
   1dd90:	0000ffff 	.word	0x0000ffff
   1dd94:	0000ffff 	.word	0x0000ffff
   1dd98:	0000ffff 	.word	0x0000ffff
   1dd9c:	00000008 	.word	0x00000008
   1dda0:	00000009 	.word	0x00000009
   1dda4:	0000000a 	.word	0x0000000a
   1dda8:	0000000b 	.word	0x0000000b
   1ddac:	0000ffff 	.word	0x0000ffff
   1ddb0:	0000ffff 	.word	0x0000ffff
   1ddb4:	0000ffff 	.word	0x0000ffff
   1ddb8:	0000ffff 	.word	0x0000ffff
   1ddbc:	0000256c 	.word	0x0000256c
   1ddc0:	0000256c 	.word	0x0000256c
   1ddc4:	0000253a 	.word	0x0000253a
   1ddc8:	0000256c 	.word	0x0000256c
   1ddcc:	0000253a 	.word	0x0000253a
   1ddd0:	00002520 	.word	0x00002520
   1ddd4:	00002520 	.word	0x00002520
   1ddd8:	0000256c 	.word	0x0000256c
   1dddc:	0000256c 	.word	0x0000256c
   1dde0:	0000256c 	.word	0x0000256c
   1dde4:	0000256c 	.word	0x0000256c
   1dde8:	0000256c 	.word	0x0000256c
   1ddec:	0000256c 	.word	0x0000256c
   1ddf0:	0000256c 	.word	0x0000256c
   1ddf4:	0000256c 	.word	0x0000256c
   1ddf8:	0000256c 	.word	0x0000256c
   1ddfc:	0000256c 	.word	0x0000256c
   1de00:	0000256c 	.word	0x0000256c
   1de04:	0000256c 	.word	0x0000256c
   1de08:	0000256c 	.word	0x0000256c
   1de0c:	0000256c 	.word	0x0000256c
   1de10:	0000256c 	.word	0x0000256c
   1de14:	0000256c 	.word	0x0000256c
   1de18:	0000256c 	.word	0x0000256c
   1de1c:	0000256c 	.word	0x0000256c
   1de20:	0000256c 	.word	0x0000256c
   1de24:	0000253a 	.word	0x0000253a
   1de28:	0000256c 	.word	0x0000256c
   1de2c:	0000253a 	.word	0x0000253a
   1de30:	0000256c 	.word	0x0000256c
   1de34:	0000256c 	.word	0x0000256c
   1de38:	0000256c 	.word	0x0000256c
   1de3c:	0000256c 	.word	0x0000256c
   1de40:	0000256c 	.word	0x0000256c
   1de44:	0000256c 	.word	0x0000256c
   1de48:	0000256c 	.word	0x0000256c
   1de4c:	0000256c 	.word	0x0000256c
   1de50:	0000256c 	.word	0x0000256c
   1de54:	0000256c 	.word	0x0000256c
   1de58:	0000256c 	.word	0x0000256c
   1de5c:	0000256c 	.word	0x0000256c
   1de60:	0000256c 	.word	0x0000256c
   1de64:	0000256c 	.word	0x0000256c
   1de68:	0000256c 	.word	0x0000256c
   1de6c:	0000256c 	.word	0x0000256c
   1de70:	0000256c 	.word	0x0000256c
   1de74:	0000256c 	.word	0x0000256c
   1de78:	0000256c 	.word	0x0000256c
   1de7c:	0000256c 	.word	0x0000256c
   1de80:	0000256c 	.word	0x0000256c
   1de84:	0000256c 	.word	0x0000256c
   1de88:	0000256c 	.word	0x0000256c
   1de8c:	0000256c 	.word	0x0000256c
   1de90:	0000256c 	.word	0x0000256c
   1de94:	0000256c 	.word	0x0000256c
   1de98:	0000256c 	.word	0x0000256c
   1de9c:	0000256c 	.word	0x0000256c
   1dea0:	0000256c 	.word	0x0000256c
   1dea4:	0000256c 	.word	0x0000256c
   1dea8:	0000256c 	.word	0x0000256c
   1deac:	0000256c 	.word	0x0000256c
   1deb0:	0000256c 	.word	0x0000256c
   1deb4:	0000256c 	.word	0x0000256c
   1deb8:	0000256c 	.word	0x0000256c
   1debc:	0000253a 	.word	0x0000253a
   1dec0:	0000253a 	.word	0x0000253a
   1dec4:	00002542 	.word	0x00002542
   1dec8:	00002542 	.word	0x00002542
   1decc:	00002542 	.word	0x00002542
   1ded0:	00002542 	.word	0x00002542
   1ded4:	42000000 	.word	0x42000000
   1ded8:	42000400 	.word	0x42000400
   1dedc:	42000800 	.word	0x42000800
   1dee0:	42000c00 	.word	0x42000c00
   1dee4:	42001000 	.word	0x42001000
   1dee8:	43000400 	.word	0x43000400
   1deec:	00003ac2 	.word	0x00003ac2
   1def0:	00003abe 	.word	0x00003abe
   1def4:	00003abe 	.word	0x00003abe
   1def8:	00003b24 	.word	0x00003b24
   1defc:	00003b24 	.word	0x00003b24
   1df00:	00003ad8 	.word	0x00003ad8
   1df04:	00003ac8 	.word	0x00003ac8
   1df08:	00003ade 	.word	0x00003ade
   1df0c:	00003b12 	.word	0x00003b12
   1df10:	00003cc8 	.word	0x00003cc8
   1df14:	00003ca8 	.word	0x00003ca8
   1df18:	00003ca8 	.word	0x00003ca8
   1df1c:	00003d42 	.word	0x00003d42
   1df20:	00003cba 	.word	0x00003cba
   1df24:	00003cd6 	.word	0x00003cd6
   1df28:	00003cac 	.word	0x00003cac
   1df2c:	00003ce4 	.word	0x00003ce4
   1df30:	00003d26 	.word	0x00003d26
   1df34:	00003d80 	.word	0x00003d80
   1df38:	00003dc2 	.word	0x00003dc2
   1df3c:	00003dc2 	.word	0x00003dc2
   1df40:	00003dc2 	.word	0x00003dc2
   1df44:	00003d72 	.word	0x00003d72
   1df48:	00003d8e 	.word	0x00003d8e
   1df4c:	00003d64 	.word	0x00003d64
   1df50:	00003d9c 	.word	0x00003d9c
   1df54:	00003db2 	.word	0x00003db2
   1df58:	0000456a 	.word	0x0000456a
   1df5c:	00004660 	.word	0x00004660
   1df60:	0000466a 	.word	0x0000466a
   1df64:	00004674 	.word	0x00004674
   1df68:	0000467e 	.word	0x0000467e
   1df6c:	000046b0 	.word	0x000046b0
   1df70:	000046ba 	.word	0x000046ba
   1df74:	000046c4 	.word	0x000046c4
   1df78:	000046ce 	.word	0x000046ce
   1df7c:	000046d8 	.word	0x000046d8
   1df80:	42002000 	.word	0x42002000
   1df84:	42002400 	.word	0x42002400
   1df88:	42002800 	.word	0x42002800
   1df8c:	42002c00 	.word	0x42002c00
   1df90:	43000800 	.word	0x43000800
   1df94:	00000002 	.word	0x00000002
   1df98:	00000100 	.word	0x00000100
   1df9c:	00000002 	.word	0x00000002
   1dfa0:	00000200 	.word	0x00000200
   1dfa4:	00000002 	.word	0x00000002
   1dfa8:	00000400 	.word	0x00000400
   1dfac:	00000002 	.word	0x00000002
   1dfb0:	00000800 	.word	0x00000800
   1dfb4:	00000003 	.word	0x00000003
   1dfb8:	00000004 	.word	0x00000004

0001dfbc <AdvChannels923>:
   1dfbc:	3706ea00 3706ea00 ff100100 3709f740     ...7...7....@..7
   1dfcc:	3709f740 ff100100                       @..7....

0001dfd4 <DefaultChannels923>:
   1dfd4:	50015001                                .P.P

0001dfd8 <DefaultDrParamsAS>:
   1dfd8:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1dfe8:	0b33000e 01070ac6 3573001a 010709c2     ..3.......s5....
   1dff8:	7df20031 010708be f2f20053 010707bc     1..}....S.......
   1e008:	f2f2003c 010807f1 f2f20064 000a00ce     <.......d.......

0001e018 <SubBandDutyCycle923>:
   1e018:	00000064                                d...

0001e01c <SubBandParams923>:
   1e01c:	35c36d80 37502800 00000000              .m.5.(P7....

0001e028 <pds_reg_as_item_list>:
   1e028:	2000148b 00200004 200014ab 25c00104     ... .. .... ...%
   1e038:	20001436 ea010204                       6.. ....

0001e040 <DefaultChannels915AU>:
   1e040:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1e050:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1e060:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1e070:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1e080:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1e090:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1e0a0:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1e0b0:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1e0c0:	66016601 66016601 66016601 66016601     .f.f.f.f.f.f.f.f

0001e0d0 <DefaultDrParamsAU>:
   1e0d0:	00330008 01070cdf 0033000b 01070bce     ..3.......3.....
   1e0e0:	00330012 01070ac6 0073001c 010709c2     ..3.......s.....
   1e0f0:	00f2003d 010708be 00f20053 010707bc     =.......S.......
   1e100:	00f2003d 010908be 00000000 010a0000     =...............
   1e110:	00350007 01090c0c 00810005 01090b06     ..5.............
   1e120:	00f20007 01090a01 00f2000c 010909fe     ................
   1e130:	00f20016 010908fc 00f2002a 010907fc     ........*.......

0001e140 <pds_reg_au_item_list>:
   1e140:	200014bb 00900008 2000155f 95010108     ... ...._.. ....

0001e150 <AdvChannels433>:
   1e150:	19d1b9d8 19d1b9d8 ff0c0101 19d4c718     ................
   1e160:	19d4c718 ff0c0101 19d7d458 19d7d458     ........X...X...
   1e170:	ff0c0101                                ....

0001e174 <AdvChannels868>:
   1e174:	33be27a0 33be27a0 ff100101 33c134e0     .'.3.'.3.....4.3
   1e184:	33c134e0 ff100101 33c44220 33c44220     .4.3.... B.3 B.3
   1e194:	ff100101                                ....

0001e198 <DefaultChannels433>:
   1e198:	50015001 00005001                       .P.P.P..

0001e1a0 <DefaultChannels868>:
   1e1a0:	50015001 00005001                       .P.P.P..

0001e1a8 <DefaultDrparamsEU>:
   1e1a8:	00330008 01070cdf 0033000b 01070bd3     ..3.......3.....
   1e1b8:	00330017 01070acc 0073001c 010709c2     ..3.......s.....
   1e1c8:	00f2003d 010708be 00f20053 010707bc     =.......S.......
   1e1d8:	00f2003c 010807f1 00f20064 000a00ce     <.......d.......

0001e1e8 <SubBandDutyCycle868>:
   1e1e8:	006403e8 03e80064 0064000a              ..d.d.....d.

0001e1f4 <SubBandParams433>:
   1e1f4:	19cf0e40 19ea8580 00000000              @...........

0001e200 <SubBandParams868>:
   1e200:	337055c0 338eda40 00000000 338eda41     .Up3@..3....A..3
   1e210:	33bca100 00000000 33bca101 33c5c8c0     ...3.......3...3
   1e220:	00000000 33c74f60 33cef080 00000000     ....`O.3...3....
   1e230:	33d1fdc0 33d5ce50 00000000 33d691a0     ...3P..3.......3
   1e240:	33db2580 00000000                       .%.3....

0001e248 <pds_reg_eu868_fid1_item_list>:
   1e248:	2000148b 00200003                       ... .. .

0001e250 <pds_reg_eu868_fid2_item_list>:
   1e250:	200014ab 00c0000b                       ... ....

0001e258 <AdvChannels865>:
   1e258:	338fce64 338fce64 ff1e0100 3394fe84     d..3d..3.......3
   1e268:	3394fe84 ff1e0100 339de1e8 339de1e8     ...3.......3...3
   1e278:	ff1e0100                                ....

0001e27c <DefaultChannels865>:
   1e27c:	50015001 00005001                       .P.P.P..

0001e284 <DefaultDrParamsIN>:
   1e284:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1e294:	0033000e 01070ac6 0073001a 010709c2     ..3.......s.....
   1e2a4:	00f20031 010708be 00f20053 010707bc     1.......S.......
   1e2b4:	00000000 010a0000 00f20008 000a00fe     ................

0001e2c4 <pds_reg_ind_item_list>:
   1e2c4:	2000148b 00200006 200014ab 25c00106     ... .. .... ...%

0001e2d4 <AdvChannels923JP>:
   1e2d4:	3706ea00 3706ea00 ff100101 3709f740     ...7...7....@..7
   1e2e4:	3709f740 ff100101                       @..7....

0001e2ec <DefaultChannels923JP>:
   1e2ec:	50015001                                .P.P

0001e2f0 <DefaultDrParamsJP>:
   1e2f0:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1e300:	0b33000e 01070ac6 3573001a 010709c2     ..3.......s5....
   1e310:	7df20031 010708be f2f20053 010707bc     1..}....S.......
   1e320:	f2f2003c 010807f1 f2f20064 000a00ce     <.......d.......

0001e330 <SubBandDutyCycleJP923>:
   1e330:	000a0064                                d...

0001e334 <SubBandParamsJP923>:
   1e334:	36d61600 36f7a7c0 00000000 36fab500     ...6...6.......6
   1e344:	37502800 00000000                       .(P7....

0001e34c <pds_reg_jpn_fid1_item_list>:
   1e34c:	2000148b 00200007 200014ab 25c00107     ... .. .... ...%

0001e35c <AdvChannels920KR>:
   1e35c:	36f62120 36f62120 ff0e0100 36f92e60      !.6 !.6....`..6
   1e36c:	36f92e60 ff0e0100 36fc3ba0 36fc3ba0     `..6.....;.6.;.6
   1e37c:	ff0e0100                                ....

0001e380 <DefaultChannels920KR>:
   1e380:	50015001 00005001                       .P.P.P..

0001e388 <DefaultDrParamsKR>:
   1e388:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1e398:	0033000e 01070ac6 0073001a 010709c2     ..3.......s.....
   1e3a8:	00f20031 010708be 00f20053 010707bc     1.......S.......

0001e3b8 <pds_reg_kr_fid1_item_list>:
   1e3b8:	2000148b 00200005 200014ab 25c00105     ... .. .... ...%

0001e3c8 <DefaultChannels915>:
   1e3c8:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1e3d8:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1e3e8:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1e3f8:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1e408:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1e418:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1e428:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1e438:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1e448:	44014401 44014401 44014401 44014401     .D.D.D.D.D.D.D.D

0001e458 <DefaultDrParamsNA>:
   1e458:	000b0012 01070ac6 00350005 01070906     ..........5.....
   1e468:	007d0007 01070801 00f2000c 010707fe     ..}.............
   1e478:	00f20016 010908fc 00000000 010a0000     ................
   1e488:	00000000 010a0000 00000000 010a0000     ................
   1e498:	00350023 01090cd5 00810007 01090b06     #.5.............
   1e4a8:	00f20007 01090a01 00f2000c 010909fe     ................
   1e4b8:	00f20016 010908fc 00f2002a 010907fc     ........*.......

0001e4c8 <pds_reg_na_item_list>:
   1e4c8:	200014bb 00900002 2000155f 95010102     ... ...._.. ....
   1e4d8:	000075f0 000075f0 000075f0 000075f0     .u...u...u...u..
   1e4e8:	00007656 000076bc 0000766e 00007656     Vv...v..nv..Vv..

0001e4f8 <taskHandlers>:
   1e4f8:	0000be61 0001195d 00010f51 0000b1f1     a...]...Q.......
   1e508:	000015e5                                ....

0001e50c <tc_interrupt_vectors.13496>:
   1e50c:	14131211 94c18015                                ......

0001e512 <FskSyncWordBuff>:
   1e512:	01c194c1                                         ...

0001e515 <macEndDevCmdReplyLen>:
   1e515:	02010201 01010203 0c0a0802                       .........

0001e51e <maxEIRPTable>:
   1e51e:	0d0c0a08 1412100e 1b1a1815 24211e1d     ..............!$
	...

0001e530 <pds_mac_fid1_item_list>:
   1e530:	20001b9a 00010000 20001b98 06010100     ... ....... ....
   1e540:	20001b2c 0c040200 20001b9b 15010300     ,.. ....... ....
   1e550:	20001b9c 1b040400 20001bec 24040500     ... ....... ...$
   1e560:	20001bc8 2d040600 20001bdc 36100700     ... ...-... ...6
   1e570:	20001bcc 4b100800 20001bb6 60040900     ... ...K... ...`
   1e580:	20001b85 69010b00 20001b34 6f010a00     ... ...i4.. ...o
   1e590:	20001b6c 75020c00 20001b6e 7c020d00     l.. ...un.. ...|
   1e5a0:	20001b70 83020e00 20001b72 8a020f00     p.. ....r.. ....
   1e5b0:	20001b74 91021000 20001b76 98021100     t.. ....v.. ....
   1e5c0:	20001b78 9f011200 20001b79 a5011300     x.. ....y.. ....
   1e5d0:	20001b7e b1011500 20001b7d ab011400     ~.. ....}.. ....
   1e5e0:	20001b24 b7041600                       $.. ....

0001e5e8 <pds_mac_fid2_item_list>:
   1e5e8:	20001b0e 00050001 20001b92 0a010101     ... ....... ....
   1e5f8:	20001aa4 10010201 20001aa5 16040301     ... ....... ....
   1e608:	20001aa9 1f100401 20001ab9 34100501     ... ....... ...4
   1e618:	20001ae9 49100601 20001af9 5e080701     ... ...I... ...^
   1e628:	20001b01 6b080801 20001b7a 78020901     ... ...kz.. ...x
   1e638:	20001b28 7f040a01 20001b20 88040b01     (.. .... .. ....
   1e648:	20001b83 91010c01 20001c84 97010d01     ... ....... ....
   1e658:	20001c85 9d010e01                       ... ....

0001e660 <lorawanHandlers>:
   1e660:	00010e05 00010d19 00010ed9 000000fd     ................

0001e670 <radioTaskHandlers>:
   1e670:	00012551 00012651 00012371 00011bf5     Q%..Q&..q#......
   1e680:	00012979 00013540 00013510 00013522     y)..@5...5.."5..
   1e690:	00013464 00013522 00013506 00013522     d4.."5...5.."5..
   1e6a0:	00013464 00013510 00013510 00013506     d4...5...5...5..
   1e6b0:	00013464 0001346c 0001346c 0001346c     d4..l4..l4..l4..
   1e6c0:	00013528 00013510 00013510 000134e4     (5...5...5...4..
   1e6d0:	000135c8 000134e4 00013506 000134e4     .5...4...5...4..
   1e6e0:	000135c8 00013510 00013510 00013506     .5...5...5...5..
   1e6f0:	000135c8 0001346c 0001346c 0001346c     .5..l4..l4..l4..
   1e700:	000135d2 000138c0 00013810 00013810     .5...8...8...8..
   1e710:	0001380e 000138b2 000138b2 000138a8     .8...8...8...8..
   1e720:	0001380e 000138b2 000138a8 000138b2     .8...8...8...8..
   1e730:	0001380e 000138b8 000138b8 000138b8     .8...8...8...8..
   1e740:	00013948 00014690 00014672 0001462c     H9...F..rF..,F..
   1e750:	0001454a 0001462c 00014664 0001462c     JE..,F..dF..,F..
   1e760:	0001454a 00014672 00014672 00014664     JE..rF..rF..dF..
   1e770:	0001454a 00014542 00014542 00014542     JE..BE..BE..BE..
   1e780:	000148a8 00014cf0 00014bb0 00014bb0     .H...L...K...K..
   1e790:	00014bac 00014cc8 00014cc8 00014cba     .K...L...L...L..
   1e7a0:	00014bac 00014cc8 00014cba 00014cc8     .K...L...L...L..
   1e7b0:	00014bac 00014cd0 00014cd0 00014cd0     .K...L...L...L..
   1e7c0:	00014ed4                                .N..

0001e7c4 <_global_impure_ptr>:
   1e7c4:	20000018 00000043 49534f50 00000058     ... C...POSIX...
   1e7d4:	00017438 000174ac 000174ac 0001741c     8t...t...t...t..
   1e7e4:	000174ac 000174ac 000174ac 000174ac     .t...t...t...t..
   1e7f4:	000174ac 000174ac 00017424 00016f06     .t...t..$t...o..
   1e804:	000174ac 00016ec0 00016f10 000174ac     .t...n...o...t..
   1e814:	00016f5c 00017146 00017146 00017146     \o..Fq..Fq..Fq..
   1e824:	00017146 00017146 00017146 00017146     Fq..Fq..Fq..Fq..
   1e834:	00017146 00017146 000174ac 000174ac     Fq..Fq...t...t..
   1e844:	000174ac 000174ac 000174ac 000174ac     .t...t...t...t..
   1e854:	000174ac 000174ac 000174ac 000174ac     .t...t...t...t..
   1e864:	00016f64 000170ac 000174ac 000170ac     do...p...t...p..
   1e874:	000174ac 000174ac 000174ac 000174ac     .t...t...t...t..
   1e884:	00017176 000174ac 000174ac 0001717e     vq...t...t..~q..
   1e894:	000174ac 000174ac 000174ac 000174ac     .t...t...t...t..
   1e8a4:	000174ac 00017220 000174ac 000174ac     .t.. r...t...t..
   1e8b4:	00017252 000174ac 000174ac 000174ac     Rr...t...t...t..
   1e8c4:	000174ac 000174ac 000174ac 000174ac     .t...t...t...t..
   1e8d4:	000174ac 000174ac 000174ac 0001734c     .t...t...t..Ls..
   1e8e4:	00017380 000170ac 000170ac 000170ac     .s...p...p...p..
   1e8f4:	00017392 00017380 000174ac 000174ac     .s...s...t...t..
   1e904:	0001739a 000174ac 000172b4 0001747a     .s...t...r..zt..
   1e914:	000173f0 000172ea 000174ac 000172f2     .s...r...t...r..
   1e924:	000174ac 00017448 000174ac 000174ac     .t..Ht...t...t..
   1e934:	000173aa 00464e49 00666e69 004e414e     .s..INF.inf.NAN.
   1e944:	006e616e 33323130 37363534 42413938     nan.0123456789AB
   1e954:	46454443 00000000 33323130 37363534     CDEF....01234567
   1e964:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   1e974:	0000296c 00000030                       l)..0...

0001e97c <blanks.7223>:
   1e97c:	20202020 20202020 20202020 20202020                     

0001e98c <zeroes.7224>:
   1e98c:	30303030 30303030 30303030 30303030     0000000000000000
   1e99c:	00018a02 00018ad6 00018ad6 000189ee     ................
   1e9ac:	00018ad6 00018ad6 00018ad6 00018ad6     ................
   1e9bc:	00018ad6 00018ad6 00018aa8 000185ba     ................
   1e9cc:	00018ad6 000185b0 000185c4 00018ad6     ................
   1e9dc:	000189f8 00018784 00018784 00018784     ................
   1e9ec:	00018784 00018784 00018784 00018784     ................
   1e9fc:	00018784 00018784 00018ad6 00018ad6     ................
   1ea0c:	00018ad6 00018ad6 00018ad6 00018ad6     ................
   1ea1c:	00018ad6 00018ad6 00018ad6 00018ad6     ................
   1ea2c:	00018abe 00018a12 00018ad6 00018a12     ................
   1ea3c:	00018ad6 00018ad6 00018ad6 00018ad6     ................
   1ea4c:	00018978 00018ad6 00018ad6 00018982     x...............
   1ea5c:	00018ad6 00018ad6 00018ad6 00018ad6     ................
   1ea6c:	00018ad6 000189b0 00018ad6 00018ad6     ................
   1ea7c:	000189de 00018ad6 00018ad6 00018ad6     ................
   1ea8c:	00018ad6 00018ad6 00018ad6 00018ad6     ................
   1ea9c:	00018ad6 00018ad6 00018ad6 000187c4     ................
   1eaac:	000187fa 00018a12 00018a12 00018a12     ................
   1eabc:	000188a2 000187fa 00018ad6 00018ad6     ................
   1eacc:	000188ac 00018ad6 000188be 00018ad2     ................
   1eadc:	000188ec 00018916 00018ad6 00018920     ............ ...
   1eaec:	00018ad6 00018ace 00018ad6 00018ad6     ................
   1eafc:	00018612                                ....

0001eb00 <blanks.7238>:
   1eb00:	20202020 20202020 20202020 20202020                     

0001eb10 <zeroes.7239>:
   1eb10:	30303030 30303030 30303030 30303030     0000000000000000

0001eb20 <_ctype_>:
   1eb20:	20202000 20202020 28282020 20282828     .         ((((( 
   1eb30:	20202020 20202020 20202020 20202020                     
   1eb40:	10108820 10101010 10101010 10101010      ...............
   1eb50:	04040410 04040404 10040404 10101010     ................
   1eb60:	41411010 41414141 01010101 01010101     ..AAAAAA........
   1eb70:	01010101 01010101 01010101 10101010     ................
   1eb80:	42421010 42424242 02020202 02020202     ..BBBBBB........
   1eb90:	02020202 02020202 02020202 10101010     ................
   1eba0:	00000020 00000000 00000000 00000000      ...............
	...
   1ec24:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
   1ec34:	00000000                                ....

0001ec38 <__mprec_bigtens>:
   1ec38:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   1ec48:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   1ec58:	7f73bf3c 75154fdd                       <.s..O.u

0001ec60 <__mprec_tens>:
   1ec60:	00000000 3ff00000 00000000 40240000     .......?......$@
   1ec70:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   1ec80:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   1ec90:	00000000 412e8480 00000000 416312d0     .......A......cA
   1eca0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   1ecb0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   1ecc0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   1ecd0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   1ece0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   1ecf0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   1ed00:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   1ed10:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   1ed20:	79d99db4 44ea7843                       ...yCx.D

0001ed28 <p05.6055>:
   1ed28:	00000005 00000019 0000007d              ........}...

0001ed34 <_init>:
   1ed34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1ed36:	46c0      	nop			; (mov r8, r8)
   1ed38:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1ed3a:	bc08      	pop	{r3}
   1ed3c:	469e      	mov	lr, r3
   1ed3e:	4770      	bx	lr

0001ed40 <__init_array_start>:
   1ed40:	00019c35 	.word	0x00019c35

0001ed44 <__frame_dummy_init_array_entry>:
   1ed44:	000000dd                                ....

0001ed48 <_fini>:
   1ed48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1ed4a:	46c0      	nop			; (mov r8, r8)
   1ed4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1ed4e:	bc08      	pop	{r3}
   1ed50:	469e      	mov	lr, r3
   1ed52:	4770      	bx	lr

0001ed54 <__fini_array_start>:
   1ed54:	000000b5 	.word	0x000000b5
