#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x192ccf0 .scope module, "piso_tb" "piso_tb" 2 3;
 .timescale 0 0;
v0x19979e0_0 .var "clk", 0 0;
v0x1997aa0_0 .net "int_re", 0 9, v0x19975a0_0;  1 drivers
v0x1997b70_0 .var "load", 0 0;
v0x1997c70_0 .var "parallel_in", 0 9;
v0x1997d40_0 .net "serial_ou", 0 0, L_0x1997e30;  1 drivers
S_0x192ce70 .scope module, "inst_piso" "piso" 2 47, 3 5 0, S_0x192ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "load"
    .port_info 2 /INPUT 10 "parallel_in"
    .port_info 3 /OUTPUT 10 "int_re"
    .port_info 4 /OUTPUT 1 "serial_ou"
v0x196eda0_0 .net "clk", 0 0, v0x19979e0_0;  1 drivers
v0x19975a0_0 .var "int_re", 0 9;
v0x1997680_0 .net "load", 0 0, v0x1997b70_0;  1 drivers
v0x1997750_0 .net "parallel_in", 0 9, v0x1997c70_0;  1 drivers
v0x1997830_0 .net "serial_ou", 0 0, L_0x1997e30;  alias, 1 drivers
E_0x192d6e0 .event posedge, v0x196eda0_0;
L_0x1997e30 .part v0x19975a0_0, 0, 1;
    .scope S_0x192ce70;
T_0 ;
    %wait E_0x192d6e0;
    %load/vec4 v0x1997680_0;
    %load/vec4 v0x1997750_0;
    %parti/s 1, 9, 5;
    %and;
    %load/vec4 v0x1997680_0;
    %inv;
    %pushi/vec4 0, 0, 1;
    %and;
    %or;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19975a0_0, 4, 5;
    %load/vec4 v0x1997680_0;
    %load/vec4 v0x1997750_0;
    %parti/s 1, 8, 5;
    %and;
    %load/vec4 v0x1997680_0;
    %inv;
    %load/vec4 v0x19975a0_0;
    %parti/s 1, 9, 5;
    %and;
    %or;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19975a0_0, 4, 5;
    %load/vec4 v0x1997680_0;
    %load/vec4 v0x1997750_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x1997680_0;
    %inv;
    %load/vec4 v0x19975a0_0;
    %parti/s 1, 8, 5;
    %and;
    %or;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19975a0_0, 4, 5;
    %load/vec4 v0x1997680_0;
    %load/vec4 v0x1997750_0;
    %parti/s 1, 6, 4;
    %and;
    %load/vec4 v0x1997680_0;
    %inv;
    %load/vec4 v0x19975a0_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19975a0_0, 4, 5;
    %load/vec4 v0x1997680_0;
    %load/vec4 v0x1997750_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0x1997680_0;
    %inv;
    %load/vec4 v0x19975a0_0;
    %parti/s 1, 6, 4;
    %and;
    %or;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19975a0_0, 4, 5;
    %load/vec4 v0x1997680_0;
    %load/vec4 v0x1997750_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0x1997680_0;
    %inv;
    %load/vec4 v0x19975a0_0;
    %parti/s 1, 5, 4;
    %and;
    %or;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19975a0_0, 4, 5;
    %load/vec4 v0x1997680_0;
    %load/vec4 v0x1997750_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0x1997680_0;
    %inv;
    %load/vec4 v0x19975a0_0;
    %parti/s 1, 4, 4;
    %and;
    %or;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19975a0_0, 4, 5;
    %load/vec4 v0x1997680_0;
    %load/vec4 v0x1997750_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x1997680_0;
    %inv;
    %load/vec4 v0x19975a0_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19975a0_0, 4, 5;
    %load/vec4 v0x1997680_0;
    %load/vec4 v0x1997750_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x1997680_0;
    %inv;
    %load/vec4 v0x19975a0_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19975a0_0, 4, 5;
    %load/vec4 v0x1997680_0;
    %load/vec4 v0x1997750_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x1997680_0;
    %inv;
    %load/vec4 v0x19975a0_0;
    %parti/s 1, 1, 2;
    %and;
    %or;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x19975a0_0, 4, 5;
    %jmp T_0;
    .thread T_0;
    .scope S_0x192ccf0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19979e0_0, 0, 1;
T_1.0 ;
    %delay 10, 0;
    %load/vec4 v0x19979e0_0;
    %inv;
    %store/vec4 v0x19979e0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x192ccf0;
T_2 ;
    %vpi_call 2 16 "$monitor", "load=%b, parallel_in=%b, int_re=%b, serial_ou=%b", v0x1997b70_0, v0x1997c70_0, v0x1997aa0_0, v0x1997d40_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x192ccf0;
T_3 ;
    %vpi_call 2 21 "$dumpfile", "parallelinput_serialoutput_prueba.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1997c70_0, 0, 10;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %pushi/vec4 341, 0, 10;
    %store/vec4 v0x1997c70_0, 0, 10;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %pushi/vec4 819, 0, 10;
    %store/vec4 v0x1997c70_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x1997c70_0, 0, 10;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x1997c70_0, 0, 10;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %pushi/vec4 819, 0, 10;
    %store/vec4 v0x1997c70_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x1997c70_0, 0, 10;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x1997c70_0, 0, 10;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %pushi/vec4 819, 0, 10;
    %store/vec4 v0x1997c70_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x1997c70_0, 0, 10;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x1997c70_0, 0, 10;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1997b70_0, 0, 1;
    %delay 30, 0;
    %vpi_call 2 45 "$stop" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "parallelinput_serialoutput_tb.v";
    "parallelinput_serialoutput.v";
