{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1539513705522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1539513705522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 14 23:41:45 2018 " "Processing started: Sun Oct 14 23:41:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1539513705522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1539513705522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1539513705522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1539513705971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pushbutton.v 1 1 " "Found 1 design units, including 1 entities, in source file pushbutton.v" { { "Info" "ISGN_ENTITY_NAME" "1 pushbutton " "Found entity 1: pushbutton" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsegenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulseGenerator " "Found entity 1: pulseGenerator" {  } { { "pulseGenerator.v" "" { Text "D:/temp 371/pulseGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdregister.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdRegister " "Found entity 1: bcdRegister" {  } { { "bcdRegister.v" "" { Text "D:/temp 371/bcdRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcounter " "Found entity 1: upcounter" {  } { { "upcounter.v" "" { Text "D:/temp 371/upcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg_7.v" "" { Text "D:/temp 371/seg_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operator.v 1 1 " "Found 1 design units, including 1 entities, in source file operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 operatorRegister " "Found entity 1: operatorRegister" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operand_2_register.v 1 1 " "Found 1 design units, including 1 entities, in source file operand_2_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 operand_2_register " "Found entity 1: operand_2_register" {  } { { "operand_2_register.v" "" { Text "D:/temp 371/operand_2_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operand_1_register.v 1 1 " "Found 1 design units, including 1 entities, in source file operand_1_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 operand_1_register " "Found entity 1: operand_1_register" {  } { { "operand_1_register.v" "" { Text "D:/temp 371/operand_1_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniproject.v 1 1 " "Found 1 design units, including 1 entities, in source file miniproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniProject " "Found entity 1: miniProject" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.v" "" { Text "D:/temp 371/keypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencydivider500 " "Found entity 1: frequencydivider500" {  } { { "frequencyDivider_1000.v" "" { Text "D:/temp 371/frequencyDivider_1000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider_10.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencydivider10 " "Found entity 1: frequencydivider10" {  } { { "frequencyDivider_10.v" "" { Text "D:/temp 371/frequencyDivider_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.v" "" { Text "D:/temp 371/flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "D:/temp 371/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706041 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "calculator.v(13) " "Verilog HDL information at calculator.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "calculator.v" "" { Text "D:/temp 371/calculator.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1539513706041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.v" "" { Text "D:/temp 371/calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtobinary.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtobinary.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdToBinary " "Found entity 1: bcdToBinary" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_to_4_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file 2_to_4_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "2_to_4_decoder.v" "" { Text "D:/temp 371/2_to_4_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binarytobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToBcd " "Found entity 1: binaryToBcd" {  } { { "binaryToBcd.v" "" { Text "D:/temp 371/binaryToBcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymux.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymux.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayMux " "Found entity 1: displayMux" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 stateMachine " "Found entity 1: stateMachine" {  } { { "stateMachine.v" "" { Text "D:/temp 371/stateMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clear.v 1 1 " "Found 1 design units, including 1 entities, in source file clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 clear " "Found entity 1: clear" {  } { { "clear.v" "" { Text "D:/temp 371/clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.v 1 1 " "Found 1 design units, including 1 entities, in source file reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetAll " "Found entity 1: resetAll" {  } { { "reset.v" "" { Text "D:/temp 371/reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorystore.v 1 1 " "Found 1 design units, including 1 entities, in source file memorystore.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryStore " "Found entity 1: memoryStore" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(20) " "Verilog HDL Instantiation warning at miniProject.v(20): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(21) " "Verilog HDL Instantiation warning at miniProject.v(21): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(28) " "Verilog HDL Instantiation warning at miniProject.v(28): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(29) " "Verilog HDL Instantiation warning at miniProject.v(29): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(34) " "Verilog HDL Instantiation warning at miniProject.v(34): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(35) " "Verilog HDL Instantiation warning at miniProject.v(35): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(47) " "Verilog HDL Instantiation warning at miniProject.v(47): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(49) " "Verilog HDL Instantiation warning at miniProject.v(49): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(55) " "Verilog HDL Instantiation warning at miniProject.v(55): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(61) " "Verilog HDL Instantiation warning at miniProject.v(61): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(69) " "Verilog HDL Instantiation warning at miniProject.v(69): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(76) " "Verilog HDL Instantiation warning at miniProject.v(76): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 76 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(86) " "Verilog HDL Instantiation warning at miniProject.v(86): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 86 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(87) " "Verilog HDL Instantiation warning at miniProject.v(87): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 87 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(88) " "Verilog HDL Instantiation warning at miniProject.v(88): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 88 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(98) " "Verilog HDL Instantiation warning at miniProject.v(98): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 98 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(99) " "Verilog HDL Instantiation warning at miniProject.v(99): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(104) " "Verilog HDL Instantiation warning at miniProject.v(104): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 104 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(106) " "Verilog HDL Instantiation warning at miniProject.v(106): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 106 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(118) " "Verilog HDL Instantiation warning at miniProject.v(118): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 118 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(120) " "Verilog HDL Instantiation warning at miniProject.v(120): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 120 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(125) " "Verilog HDL Instantiation warning at miniProject.v(125): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 125 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(126) " "Verilog HDL Instantiation warning at miniProject.v(126): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 126 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(127) " "Verilog HDL Instantiation warning at miniProject.v(127): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 127 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(128) " "Verilog HDL Instantiation warning at miniProject.v(128): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 128 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(129) " "Verilog HDL Instantiation warning at miniProject.v(129): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 129 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(130) " "Verilog HDL Instantiation warning at miniProject.v(130): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 130 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "miniProject.v(131) " "Verilog HDL Instantiation warning at miniProject.v(131): instance has no name" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 131 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1539513706061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "miniProject " "Elaborating entity \"miniProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1539513706171 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..12\] miniProject.v(7) " "Output port \"LEDR\[17..12\]\" at miniProject.v(7) has no driver" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1539513706171 "|miniProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencydivider500 frequencydivider500:comb_3 " "Elaborating entity \"frequencydivider500\" for hierarchy \"frequencydivider500:comb_3\"" {  } { { "miniProject.v" "comb_3" { Text "D:/temp 371/miniProject.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencydivider10 frequencydivider10:comb_4 " "Elaborating entity \"frequencydivider10\" for hierarchy \"frequencydivider10:comb_4\"" {  } { { "miniProject.v" "comb_4" { Text "D:/temp 371/miniProject.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcounter upcounter:comb_10 " "Elaborating entity \"upcounter\" for hierarchy \"upcounter:comb_10\"" {  } { { "miniProject.v" "comb_10" { Text "D:/temp 371/miniProject.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 decoder2to4:comb_11 " "Elaborating entity \"decoder2to4\" for hierarchy \"decoder2to4:comb_11\"" {  } { { "miniProject.v" "comb_11" { Text "D:/temp 371/miniProject.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetAll resetAll:comb_12 " "Elaborating entity \"resetAll\" for hierarchy \"resetAll:comb_12\"" {  } { { "miniProject.v" "comb_12" { Text "D:/temp 371/miniProject.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clear clear:comb_13 " "Elaborating entity \"clear\" for hierarchy \"clear:comb_13\"" {  } { { "miniProject.v" "comb_13" { Text "D:/temp 371/miniProject.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:comb_18 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:comb_18\"" {  } { { "miniProject.v" "comb_18" { Text "D:/temp 371/miniProject.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop debouncer:comb_18\|flipflop:flipflop0 " "Elaborating entity \"flipflop\" for hierarchy \"debouncer:comb_18\|flipflop:flipflop0\"" {  } { { "debouncer.v" "flipflop0" { Text "D:/temp 371/debouncer.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:comb_19 " "Elaborating entity \"keypad\" for hierarchy \"keypad:comb_19\"" {  } { { "miniProject.v" "comb_19" { Text "D:/temp 371/miniProject.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pushbutton pushbutton:comb_20 " "Elaborating entity \"pushbutton\" for hierarchy \"pushbutton:comb_20\"" {  } { { "miniProject.v" "comb_20" { Text "D:/temp 371/miniProject.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulseGenerator pulseGenerator:comb_21 " "Elaborating entity \"pulseGenerator\" for hierarchy \"pulseGenerator:comb_21\"" {  } { { "miniProject.v" "comb_21" { Text "D:/temp 371/miniProject.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdRegister bcdRegister:comb_22 " "Elaborating entity \"bcdRegister\" for hierarchy \"bcdRegister:comb_22\"" {  } { { "miniProject.v" "comb_22" { Text "D:/temp 371/miniProject.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryStore memoryStore:comb_35 " "Elaborating entity \"memoryStore\" for hierarchy \"memoryStore:comb_35\"" {  } { { "miniProject.v" "comb_35" { Text "D:/temp 371/miniProject.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706201 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pushbuttons memoryStore.v(15) " "Verilog HDL Always Construct warning at memoryStore.v(15): variable \"pushbuttons\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pushButtonSignal memoryStore.v(15) " "Verilog HDL Always Construct warning at memoryStore.v(15): variable \"pushButtonSignal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit3 memoryStore.v(17) " "Verilog HDL Always Construct warning at memoryStore.v(17): variable \"digit3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit2 memoryStore.v(17) " "Verilog HDL Always Construct warning at memoryStore.v(17): variable \"digit2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit1 memoryStore.v(17) " "Verilog HDL Always Construct warning at memoryStore.v(17): variable \"digit1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pushbuttons memoryStore.v(19) " "Verilog HDL Always Construct warning at memoryStore.v(19): variable \"pushbuttons\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pushButtonSignal memoryStore.v(19) " "Verilog HDL Always Construct warning at memoryStore.v(19): variable \"pushButtonSignal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memoryNumber memoryStore.v(12) " "Verilog HDL Always Construct warning at memoryStore.v(12): inferring latch(es) for variable \"memoryNumber\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[0\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[0\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[1\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[1\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[2\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[2\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[3\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[3\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[4\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[4\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[5\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[5\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[6\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[6\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[7\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[7\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[8\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[8\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[9\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[9\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[10\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[10\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoryNumber\[11\] memoryStore.v(19) " "Inferred latch for \"memoryNumber\[11\]\" at memoryStore.v(19)" {  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706201 "|miniProject|memoryStore:comb_35"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operand_1_register operand_1_register:comb_37 " "Elaborating entity \"operand_1_register\" for hierarchy \"operand_1_register:comb_37\"" {  } { { "miniProject.v" "comb_37" { Text "D:/temp 371/miniProject.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operand_2_register operand_2_register:comb_38 " "Elaborating entity \"operand_2_register\" for hierarchy \"operand_2_register:comb_38\"" {  } { { "miniProject.v" "comb_38" { Text "D:/temp 371/miniProject.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operatorRegister operatorRegister:comb_39 " "Elaborating entity \"operatorRegister\" for hierarchy \"operatorRegister:comb_39\"" {  } { { "miniProject.v" "comb_39" { Text "D:/temp 371/miniProject.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706211 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stateEncoder operator.v(12) " "Verilog HDL Always Construct warning at operator.v(12): variable \"stateEncoder\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706211 "|miniProject|operatorRegister:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number operator.v(12) " "Verilog HDL Always Construct warning at operator.v(12): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706211 "|miniProject|operatorRegister:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number operator.v(14) " "Verilog HDL Always Construct warning at operator.v(14): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706211 "|miniProject|operatorRegister:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stateEncoder operator.v(16) " "Verilog HDL Always Construct warning at operator.v(16): variable \"stateEncoder\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706211 "|miniProject|operatorRegister:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number operator.v(16) " "Verilog HDL Always Construct warning at operator.v(16): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706211 "|miniProject|operatorRegister:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number operator.v(18) " "Verilog HDL Always Construct warning at operator.v(18): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706211 "|miniProject|operatorRegister:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number operator.v(20) " "Verilog HDL Always Construct warning at operator.v(20): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706211 "|miniProject|operatorRegister:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number operator.v(22) " "Verilog HDL Always Construct warning at operator.v(22): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706211 "|miniProject|operatorRegister:comb_39"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectedOperator operator.v(9) " "Verilog HDL Always Construct warning at operator.v(9): inferring latch(es) for variable \"selectedOperator\", which holds its previous value in one or more paths through the always construct" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513706211 "|miniProject|operatorRegister:comb_39"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectedOperator\[0\] operator.v(9) " "Inferred latch for \"selectedOperator\[0\]\" at operator.v(9)" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706211 "|miniProject|operatorRegister:comb_39"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectedOperator\[1\] operator.v(9) " "Inferred latch for \"selectedOperator\[1\]\" at operator.v(9)" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706211 "|miniProject|operatorRegister:comb_39"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectedOperator\[2\] operator.v(9) " "Inferred latch for \"selectedOperator\[2\]\" at operator.v(9)" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706211 "|miniProject|operatorRegister:comb_39"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectedOperator\[3\] operator.v(9) " "Inferred latch for \"selectedOperator\[3\]\" at operator.v(9)" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706211 "|miniProject|operatorRegister:comb_39"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdToBinary bcdToBinary:comb_40 " "Elaborating entity \"bcdToBinary\" for hierarchy \"bcdToBinary:comb_40\"" {  } { { "miniProject.v" "comb_40" { Text "D:/temp 371/miniProject.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706221 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "binaryOperand bcdToBinary.v(6) " "Verilog HDL Always Construct warning at bcdToBinary.v(6): inferring latch(es) for variable \"binaryOperand\", which holds its previous value in one or more paths through the always construct" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513706221 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[0\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[0\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706221 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[1\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[1\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706221 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[2\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[2\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706221 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[3\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[3\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706221 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[4\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[4\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706221 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[5\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[5\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706221 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[6\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[6\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706221 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[7\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[7\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706221 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[8\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[8\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706221 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[9\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[9\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706221 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binaryOperand\[10\] bcdToBinary.v(6) " "Inferred latch for \"binaryOperand\[10\]\" at bcdToBinary.v(6)" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706221 "|miniProject|bcdToBinary:comb_40"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator calculator:comb_42 " "Elaborating entity \"calculator\" for hierarchy \"calculator:comb_42\"" {  } { { "miniProject.v" "comb_42" { Text "D:/temp 371/miniProject.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryToBcd binaryToBcd:comb_43 " "Elaborating entity \"binaryToBcd\" for hierarchy \"binaryToBcd:comb_43\"" {  } { { "miniProject.v" "comb_43" { Text "D:/temp 371/miniProject.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBcd.v(39) " "Verilog HDL assignment warning at binaryToBcd.v(39): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBcd.v" "" { Text "D:/temp 371/binaryToBcd.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539513706221 "|miniProject|binaryToBcd:comb_43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBcd.v(37) " "Verilog HDL assignment warning at binaryToBcd.v(37): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBcd.v" "" { Text "D:/temp 371/binaryToBcd.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539513706221 "|miniProject|binaryToBcd:comb_43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBcd.v(35) " "Verilog HDL assignment warning at binaryToBcd.v(35): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBcd.v" "" { Text "D:/temp 371/binaryToBcd.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539513706221 "|miniProject|binaryToBcd:comb_43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBcd.v(33) " "Verilog HDL assignment warning at binaryToBcd.v(33): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBcd.v" "" { Text "D:/temp 371/binaryToBcd.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539513706221 "|miniProject|binaryToBcd:comb_43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBcd.v(31) " "Verilog HDL assignment warning at binaryToBcd.v(31): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBcd.v" "" { Text "D:/temp 371/binaryToBcd.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539513706221 "|miniProject|binaryToBcd:comb_43"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBcd.v(29) " "Verilog HDL assignment warning at binaryToBcd.v(29): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBcd.v" "" { Text "D:/temp 371/binaryToBcd.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1539513706221 "|miniProject|binaryToBcd:comb_43"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stateMachine stateMachine:comb_44 " "Elaborating entity \"stateMachine\" for hierarchy \"stateMachine:comb_44\"" {  } { { "miniProject.v" "comb_44" { Text "D:/temp 371/miniProject.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayMux displayMux:comb_45 " "Elaborating entity \"displayMux\" for hierarchy \"displayMux:comb_45\"" {  } { { "miniProject.v" "comb_45" { Text "D:/temp 371/miniProject.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706231 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand1 displayMux.v(26) " "Verilog HDL Always Construct warning at displayMux.v(26): variable \"operand1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand1 displayMux.v(32) " "Verilog HDL Always Construct warning at displayMux.v(32): variable \"operand1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand1 displayMux.v(33) " "Verilog HDL Always Construct warning at displayMux.v(33): variable \"operand1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand1 displayMux.v(34) " "Verilog HDL Always Construct warning at displayMux.v(34): variable \"operand1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand2 displayMux.v(44) " "Verilog HDL Always Construct warning at displayMux.v(44): variable \"operand2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand2 displayMux.v(50) " "Verilog HDL Always Construct warning at displayMux.v(50): variable \"operand2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand2 displayMux.v(51) " "Verilog HDL Always Construct warning at displayMux.v(51): variable \"operand2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand2 displayMux.v(52) " "Verilog HDL Always Construct warning at displayMux.v(52): variable \"operand2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdAnswer displayMux.v(58) " "Verilog HDL Always Construct warning at displayMux.v(58): variable \"bcdAnswer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdAnswer displayMux.v(64) " "Verilog HDL Always Construct warning at displayMux.v(64): variable \"bcdAnswer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdAnswer displayMux.v(65) " "Verilog HDL Always Construct warning at displayMux.v(65): variable \"bcdAnswer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdAnswer displayMux.v(66) " "Verilog HDL Always Construct warning at displayMux.v(66): variable \"bcdAnswer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdAnswer displayMux.v(67) " "Verilog HDL Always Construct warning at displayMux.v(67): variable \"bcdAnswer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdAnswer displayMux.v(68) " "Verilog HDL Always Construct warning at displayMux.v(68): variable \"bcdAnswer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdAnswer displayMux.v(69) " "Verilog HDL Always Construct warning at displayMux.v(69): variable \"bcdAnswer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "displayMux.v(18) " "Verilog HDL Case Statement warning at displayMux.v(18): incomplete case statement has no default case item" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxOut6 displayMux.v(17) " "Verilog HDL Always Construct warning at displayMux.v(17): inferring latch(es) for variable \"muxOut6\", which holds its previous value in one or more paths through the always construct" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxOut5 displayMux.v(17) " "Verilog HDL Always Construct warning at displayMux.v(17): inferring latch(es) for variable \"muxOut5\", which holds its previous value in one or more paths through the always construct" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxOut4 displayMux.v(17) " "Verilog HDL Always Construct warning at displayMux.v(17): inferring latch(es) for variable \"muxOut4\", which holds its previous value in one or more paths through the always construct" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxOut3 displayMux.v(17) " "Verilog HDL Always Construct warning at displayMux.v(17): inferring latch(es) for variable \"muxOut3\", which holds its previous value in one or more paths through the always construct" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxOut2 displayMux.v(17) " "Verilog HDL Always Construct warning at displayMux.v(17): inferring latch(es) for variable \"muxOut2\", which holds its previous value in one or more paths through the always construct" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxOut1 displayMux.v(17) " "Verilog HDL Always Construct warning at displayMux.v(17): inferring latch(es) for variable \"muxOut1\", which holds its previous value in one or more paths through the always construct" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxOut0 displayMux.v(17) " "Verilog HDL Always Construct warning at displayMux.v(17): inferring latch(es) for variable \"muxOut0\", which holds its previous value in one or more paths through the always construct" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut0\[0\] displayMux.v(17) " "Inferred latch for \"muxOut0\[0\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut0\[1\] displayMux.v(17) " "Inferred latch for \"muxOut0\[1\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut0\[2\] displayMux.v(17) " "Inferred latch for \"muxOut0\[2\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut0\[3\] displayMux.v(17) " "Inferred latch for \"muxOut0\[3\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut1\[0\] displayMux.v(17) " "Inferred latch for \"muxOut1\[0\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut1\[1\] displayMux.v(17) " "Inferred latch for \"muxOut1\[1\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut1\[2\] displayMux.v(17) " "Inferred latch for \"muxOut1\[2\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut1\[3\] displayMux.v(17) " "Inferred latch for \"muxOut1\[3\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut2\[0\] displayMux.v(17) " "Inferred latch for \"muxOut2\[0\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut2\[1\] displayMux.v(17) " "Inferred latch for \"muxOut2\[1\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut2\[2\] displayMux.v(17) " "Inferred latch for \"muxOut2\[2\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut2\[3\] displayMux.v(17) " "Inferred latch for \"muxOut2\[3\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut3\[0\] displayMux.v(17) " "Inferred latch for \"muxOut3\[0\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut3\[1\] displayMux.v(17) " "Inferred latch for \"muxOut3\[1\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut3\[2\] displayMux.v(17) " "Inferred latch for \"muxOut3\[2\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut3\[3\] displayMux.v(17) " "Inferred latch for \"muxOut3\[3\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut4\[0\] displayMux.v(17) " "Inferred latch for \"muxOut4\[0\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut4\[1\] displayMux.v(17) " "Inferred latch for \"muxOut4\[1\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut4\[2\] displayMux.v(17) " "Inferred latch for \"muxOut4\[2\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut4\[3\] displayMux.v(17) " "Inferred latch for \"muxOut4\[3\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut5\[0\] displayMux.v(17) " "Inferred latch for \"muxOut5\[0\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut5\[1\] displayMux.v(17) " "Inferred latch for \"muxOut5\[1\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut5\[2\] displayMux.v(17) " "Inferred latch for \"muxOut5\[2\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut5\[3\] displayMux.v(17) " "Inferred latch for \"muxOut5\[3\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut6\[0\] displayMux.v(17) " "Inferred latch for \"muxOut6\[0\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut6\[1\] displayMux.v(17) " "Inferred latch for \"muxOut6\[1\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut6\[2\] displayMux.v(17) " "Inferred latch for \"muxOut6\[2\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut6\[3\] displayMux.v(17) " "Inferred latch for \"muxOut6\[3\]\" at displayMux.v(17)" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1539513706231 "|miniProject|displayMux:comb_45"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:comb_53 " "Elaborating entity \"seg7\" for hierarchy \"seg7:comb_53\"" {  } { { "miniProject.v" "comb_53" { Text "D:/temp 371/miniProject.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1539513706231 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "calculator:comb_42\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calculator:comb_42\|Mult0\"" {  } { { "calculator.v" "Mult0" { Text "D:/temp 371/calculator.v" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539513706701 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "calculator:comb_42\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calculator:comb_42\|Mult1\"" {  } { { "calculator.v" "Mult1" { Text "D:/temp 371/calculator.v" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539513706701 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "calculator:comb_42\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calculator:comb_42\|Mult2\"" {  } { { "calculator.v" "Mult2" { Text "D:/temp 371/calculator.v" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539513706701 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "calculator:comb_42\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calculator:comb_42\|Mult3\"" {  } { { "calculator.v" "Mult3" { Text "D:/temp 371/calculator.v" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539513706701 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bcdToBinary:comb_40\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bcdToBinary:comb_40\|Mult0\"" {  } { { "bcdToBinary.v" "Mult0" { Text "D:/temp 371/bcdToBinary.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539513706701 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bcdToBinary:comb_41\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bcdToBinary:comb_41\|Mult0\"" {  } { { "bcdToBinary.v" "Mult0" { Text "D:/temp 371/bcdToBinary.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1539513706701 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1539513706701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculator:comb_42\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"calculator:comb_42\|lpm_mult:Mult0\"" {  } { { "calculator.v" "" { Text "D:/temp 371/calculator.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1539513706741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculator:comb_42\|lpm_mult:Mult0 " "Instantiated megafunction \"calculator:comb_42\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513706751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513706751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513706751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513706751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513706751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513706751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513706751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513706751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513706751 ""}  } { { "calculator.v" "" { Text "D:/temp 371/calculator.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1539513706751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a8t " "Found entity 1: mult_a8t" {  } { { "db/mult_a8t.tdf" "" { Text "D:/temp 371/db/mult_a8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1539513706781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1539513706781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcdToBinary:comb_40\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bcdToBinary:comb_40\|lpm_mult:Mult0\"" {  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1539513706811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcdToBinary:comb_40\|lpm_mult:Mult0 " "Instantiated megafunction \"bcdToBinary:comb_40\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513706811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513706811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513706811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513706811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513706811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513706811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513706811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513706811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1539513706811 ""}  } { { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1539513706811 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bcdToBinary:comb_40\|lpm_mult:Mult0\|multcore:mult_core bcdToBinary:comb_40\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bcdToBinary:comb_40\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"bcdToBinary:comb_40\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1539513706841 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bcdToBinary:comb_40\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder bcdToBinary:comb_40\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bcdToBinary:comb_40\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"bcdToBinary:comb_40\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1539513706861 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "bcdToBinary:comb_40\|lpm_mult:Mult0\|altshift:external_latency_ffs bcdToBinary:comb_40\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bcdToBinary:comb_40\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"bcdToBinary:comb_40\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "bcdToBinary.v" "" { Text "D:/temp 371/bcdToBinary.v" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1539513706881 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMux:comb_45\|muxOut6\[3\] displayMux:comb_45\|muxOut6\[1\] " "Duplicate LATCH primitive \"displayMux:comb_45\|muxOut6\[3\]\" merged with LATCH primitive \"displayMux:comb_45\|muxOut6\[1\]\"" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1539513707152 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[0\] " "Latch memoryStore:comb_35\|memoryNumber\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[1\] " "Latch memoryStore:comb_35\|memoryNumber\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[2\] " "Latch memoryStore:comb_35\|memoryNumber\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[3\] " "Latch memoryStore:comb_35\|memoryNumber\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[4\] " "Latch memoryStore:comb_35\|memoryNumber\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[5\] " "Latch memoryStore:comb_35\|memoryNumber\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[6\] " "Latch memoryStore:comb_35\|memoryNumber\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[7\] " "Latch memoryStore:comb_35\|memoryNumber\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[8\] " "Latch memoryStore:comb_35\|memoryNumber\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[9\] " "Latch memoryStore:comb_35\|memoryNumber\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[10\] " "Latch memoryStore:comb_35\|memoryNumber\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoryStore:comb_35\|memoryNumber\[11\] " "Latch memoryStore:comb_35\|memoryNumber\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pushbutton:comb_20\|pushbuttons\[0\] " "Ports D and ENA on the latch are fed by the same signal pushbutton:comb_20\|pushbuttons\[0\]" {  } { { "pushbutton.v" "" { Text "D:/temp 371/pushbutton.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "memoryStore.v" "" { Text "D:/temp 371/memoryStore.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut0\[0\] " "Latch displayMux:comb_45\|muxOut0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut0\[1\] " "Latch displayMux:comb_45\|muxOut0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut0\[2\] " "Latch displayMux:comb_45\|muxOut0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut0\[3\] " "Latch displayMux:comb_45\|muxOut0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut1\[0\] " "Latch displayMux:comb_45\|muxOut1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut1\[1\] " "Latch displayMux:comb_45\|muxOut1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut1\[2\] " "Latch displayMux:comb_45\|muxOut1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut1\[3\] " "Latch displayMux:comb_45\|muxOut1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut2\[0\] " "Latch displayMux:comb_45\|muxOut2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut2\[1\] " "Latch displayMux:comb_45\|muxOut2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut2\[2\] " "Latch displayMux:comb_45\|muxOut2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut2\[3\] " "Latch displayMux:comb_45\|muxOut2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut3\[0\] " "Latch displayMux:comb_45\|muxOut3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut3\[1\] " "Latch displayMux:comb_45\|muxOut3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut3\[2\] " "Latch displayMux:comb_45\|muxOut3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut3\[3\] " "Latch displayMux:comb_45\|muxOut3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut4\[0\] " "Latch displayMux:comb_45\|muxOut4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707152 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut4\[1\] " "Latch displayMux:comb_45\|muxOut4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707162 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut4\[2\] " "Latch displayMux:comb_45\|muxOut4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707162 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut4\[3\] " "Latch displayMux:comb_45\|muxOut4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707162 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut5\[0\] " "Latch displayMux:comb_45\|muxOut5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707162 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut5\[1\] " "Latch displayMux:comb_45\|muxOut5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707162 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut5\[2\] " "Latch displayMux:comb_45\|muxOut5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707162 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut5\[3\] " "Latch displayMux:comb_45\|muxOut5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707162 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMux:comb_45\|muxOut6\[1\] " "Latch displayMux:comb_45\|muxOut6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA operatorRegister:comb_39\|selectedOperator\[0\] " "Ports D and ENA on the latch are fed by the same signal operatorRegister:comb_39\|selectedOperator\[0\]" {  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707162 ""}  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "operatorRegister:comb_39\|selectedOperator\[0\] " "Latch operatorRegister:comb_39\|selectedOperator\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad:comb_19\|number\[0\] " "Ports D and ENA on the latch are fed by the same signal keypad:comb_19\|number\[0\]" {  } { { "keypad.v" "" { Text "D:/temp 371/keypad.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707162 ""}  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "operatorRegister:comb_39\|selectedOperator\[1\] " "Latch operatorRegister:comb_39\|selectedOperator\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad:comb_19\|number\[1\] " "Ports D and ENA on the latch are fed by the same signal keypad:comb_19\|number\[1\]" {  } { { "keypad.v" "" { Text "D:/temp 371/keypad.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707162 ""}  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "operatorRegister:comb_39\|selectedOperator\[2\] " "Latch operatorRegister:comb_39\|selectedOperator\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad:comb_19\|number\[2\] " "Ports D and ENA on the latch are fed by the same signal keypad:comb_19\|number\[2\]" {  } { { "keypad.v" "" { Text "D:/temp 371/keypad.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707162 ""}  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "operatorRegister:comb_39\|selectedOperator\[3\] " "Latch operatorRegister:comb_39\|selectedOperator\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad:comb_19\|number\[3\] " "Ports D and ENA on the latch are fed by the same signal keypad:comb_19\|number\[3\]" {  } { { "keypad.v" "" { Text "D:/temp 371/keypad.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1539513707162 ""}  } { { "operator.v" "" { Text "D:/temp 371/operator.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1539513707162 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513708843 "|miniProject|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513708843 "|miniProject|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513708843 "|miniProject|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513708843 "|miniProject|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513708843 "|miniProject|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513708843 "|miniProject|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513708843 "|miniProject|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513708843 "|miniProject|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513708843 "|miniProject|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513708843 "|miniProject|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513708843 "|miniProject|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513708843 "|miniProject|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1539513708843 "|miniProject|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1539513708843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut0\[0\] " "LATCH primitive \"displayMux:comb_45\|muxOut0\[0\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut0\[1\] " "LATCH primitive \"displayMux:comb_45\|muxOut0\[1\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut0\[2\] " "LATCH primitive \"displayMux:comb_45\|muxOut0\[2\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut0\[3\] " "LATCH primitive \"displayMux:comb_45\|muxOut0\[3\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut1\[0\] " "LATCH primitive \"displayMux:comb_45\|muxOut1\[0\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut1\[1\] " "LATCH primitive \"displayMux:comb_45\|muxOut1\[1\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut1\[2\] " "LATCH primitive \"displayMux:comb_45\|muxOut1\[2\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut1\[3\] " "LATCH primitive \"displayMux:comb_45\|muxOut1\[3\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut2\[0\] " "LATCH primitive \"displayMux:comb_45\|muxOut2\[0\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut2\[1\] " "LATCH primitive \"displayMux:comb_45\|muxOut2\[1\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut2\[2\] " "LATCH primitive \"displayMux:comb_45\|muxOut2\[2\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut2\[3\] " "LATCH primitive \"displayMux:comb_45\|muxOut2\[3\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut3\[0\] " "LATCH primitive \"displayMux:comb_45\|muxOut3\[0\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut3\[1\] " "LATCH primitive \"displayMux:comb_45\|muxOut3\[1\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut3\[2\] " "LATCH primitive \"displayMux:comb_45\|muxOut3\[2\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut3\[3\] " "LATCH primitive \"displayMux:comb_45\|muxOut3\[3\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut4\[0\] " "LATCH primitive \"displayMux:comb_45\|muxOut4\[0\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut4\[1\] " "LATCH primitive \"displayMux:comb_45\|muxOut4\[1\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut4\[2\] " "LATCH primitive \"displayMux:comb_45\|muxOut4\[2\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut4\[3\] " "LATCH primitive \"displayMux:comb_45\|muxOut4\[3\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut5\[0\] " "LATCH primitive \"displayMux:comb_45\|muxOut5\[0\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut5\[1\] " "LATCH primitive \"displayMux:comb_45\|muxOut5\[1\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut5\[2\] " "LATCH primitive \"displayMux:comb_45\|muxOut5\[2\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut5\[3\] " "LATCH primitive \"displayMux:comb_45\|muxOut5\[3\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "displayMux:comb_45\|muxOut6\[1\] " "LATCH primitive \"displayMux:comb_45\|muxOut6\[1\]\" is permanently enabled" {  } { { "displayMux.v" "" { Text "D:/temp 371/displayMux.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1539513709353 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/temp 371/MiniProject.map.smsg " "Generated suppressed messages file D:/temp 371/MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1539513709543 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1539513709683 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1539513709683 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513709743 "|miniProject|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513709743 "|miniProject|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513709743 "|miniProject|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513709743 "|miniProject|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513709743 "|miniProject|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513709743 "|miniProject|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513709743 "|miniProject|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513709743 "|miniProject|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513709743 "|miniProject|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513709743 "|miniProject|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513709743 "|miniProject|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513709743 "|miniProject|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513709743 "|miniProject|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513709743 "|miniProject|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513709743 "|miniProject|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513709743 "|miniProject|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "miniProject.v" "" { Text "D:/temp 371/miniProject.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1539513709743 "|miniProject|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1539513709743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "853 " "Implemented 853 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1539513709743 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1539513709743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "740 " "Implemented 740 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1539513709743 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1539513709743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1539513709743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 215 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 215 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1539513709763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 14 23:41:49 2018 " "Processing ended: Sun Oct 14 23:41:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1539513709763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1539513709763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1539513709763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1539513709763 ""}
