***************
*** 848,854 ****
  #define AR_PHY_TPC_11_B1         (AR_SM1_BASE + 0x220)
  #define AR_PHY_PDADC_TAB_1       (AR_SM1_BASE + 0x240)
  #define AR_PHY_TX_IQCAL_STATUS_B1   (AR_SM1_BASE + 0x48c)
- #define AR_PHY_TX_IQCAL_CORR_COEFF_B1(_i)    (AR_SM_BASE + 0x450 + ((_i) << 2))
  
  /*
   * Channel 2 Register Map
--- 848,854 ----
  #define AR_PHY_TPC_11_B1         (AR_SM1_BASE + 0x220)
  #define AR_PHY_PDADC_TAB_1       (AR_SM1_BASE + 0x240)
  #define AR_PHY_TX_IQCAL_STATUS_B1   (AR_SM1_BASE + 0x48c)
+ #define AR_PHY_TX_IQCAL_CORR_COEFF_B1(_i)    (AR_SM1_BASE + 0x450 + ((_i) << 2))
  
  /*
   * Channel 2 Register Map
