#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Apr 26 19:26:45 2021
# Process ID: 1264
# Current directory: C:/Project/GameOfLife/prj/project_microblaze
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11556 C:\Project\GameOfLife\prj\project_microblaze\project_microblaze.xpr
# Log file: C:/Project/GameOfLife/prj/project_microblaze/vivado.log
# Journal file: C:/Project/GameOfLife/prj/project_microblaze\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.xpr
INFO: [Project 1-313] Project file moved from 'C:/Workspace/GameOfLife/prj/project_microblaze' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Project/GameOfLife/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 912.504 ; gain = 179.395
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 26 19:29:45 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 389 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/design_gol_microblaze_0_0.xdc] for cell 'design_gol_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/design_gol_microblaze_0_0.xdc] for cell 'design_gol_i/microblaze_0/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc] for cell 'design_gol_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1652.316 ; gain = 509.391
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc] for cell 'design_gol_i/mdm_1/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0_board.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0_board.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0_board.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0_board.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_dlmb_v10_0/design_gol_dlmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_dlmb_v10_0/design_gol_dlmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_ilmb_v10_0/design_gol_ilmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_ilmb_v10_0/design_gol_ilmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.srcs/constrs_1/imports/constraints/zed_pins.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.srcs/constrs_1/imports/constraints/zed_pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_gol_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1698.793 ; gain = 786.289
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { MARK_DEBUG == "TRUE" } ]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -top_net_of_hierarchical_group -filter { MARK_DEBUG == "TRUE" }'.
WARNING: [Coretcl 2-1122] No objects found.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 26 19:34:17 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 389 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/design_gol_microblaze_0_0.xdc] for cell 'design_gol_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/design_gol_microblaze_0_0.xdc] for cell 'design_gol_i/microblaze_0/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc] for cell 'design_gol_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc] for cell 'design_gol_i/mdm_1/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0_board.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0_board.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0_board.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0_board.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_dlmb_v10_0/design_gol_dlmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_dlmb_v10_0/design_gol_dlmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_ilmb_v10_0/design_gol_ilmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_ilmb_v10_0/design_gol_ilmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.srcs/constrs_1/imports/constraints/zed_pins.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.srcs/constrs_1/imports/constraints/zed_pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_gol_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1718.418 ; gain = 19.625
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 26 19:38:27 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 389 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/design_gol_microblaze_0_0.xdc] for cell 'design_gol_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/design_gol_microblaze_0_0.xdc] for cell 'design_gol_i/microblaze_0/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc] for cell 'design_gol_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc] for cell 'design_gol_i/mdm_1/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0_board.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0_board.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0_board.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0_board.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_dlmb_v10_0/design_gol_dlmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_dlmb_v10_0/design_gol_dlmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_ilmb_v10_0/design_gol_ilmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_ilmb_v10_0/design_gol_ilmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.srcs/constrs_1/imports/constraints/zed_pins.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.srcs/constrs_1/imports/constraints/zed_pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_gol_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1732.594 ; gain = 14.176
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*ce*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { MARK_DEBUG == "TRUE" } ]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -top_net_of_hierarchical_group -filter { MARK_DEBUG == "TRUE" }'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*shift_ca*" ]
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 26 19:44:57 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 389 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/design_gol_microblaze_0_0.xdc] for cell 'design_gol_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/design_gol_microblaze_0_0.xdc] for cell 'design_gol_i/microblaze_0/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc] for cell 'design_gol_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_mdm_1_0/design_gol_mdm_1_0.xdc] for cell 'design_gol_i/mdm_1/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0_board.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0_board.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_clk_wiz_1_0/design_gol_clk_wiz_1_0.xdc] for cell 'design_gol_i/clk_wiz_1/inst'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_rst_clk_wiz_1_100M_0/design_gol_rst_clk_wiz_1_100M_0.xdc] for cell 'design_gol_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0_board.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0_board.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_axi_uartlite_0_0/design_gol_axi_uartlite_0_0.xdc] for cell 'design_gol_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_dlmb_v10_0/design_gol_dlmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_dlmb_v10_0/design_gol_dlmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_ilmb_v10_0/design_gol_ilmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Project/GameOfLife/bd/design_gol/ip/design_gol_ilmb_v10_0/design_gol_ilmb_v10_0.xdc] for cell 'design_gol_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.srcs/constrs_1/imports/constraints/zed_pins.xdc]
Finished Parsing XDC File [C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.srcs/constrs_1/imports/constraints/zed_pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_gol_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Project/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1753.336 ; gain = 4.645
open_bd_design {C:/Project/GameOfLife/bd/design_gol/design_gol.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:user:game_of_life:1.0 - game_of_life_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <design_gol> from BD file <C:/Project/GameOfLife/bd/design_gol/design_gol.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1753.336 ; gain = 0.000
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Project/GameOfLife/ip'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:game_of_life:1.0 [get_ips  design_gol_game_of_life_0_1] -log ip_upgrade.log
Upgrading 'C:/Project/GameOfLife/bd/design_gol/design_gol.bd'
INFO: [IP_Flow 19-1972] Upgraded design_gol_game_of_life_0_1 from game_of_life_v1.0 1.0 to game_of_life_v1.0 1.0
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
Wrote  : <C:/Project/GameOfLife/bd/design_gol/ui/bd_6b8bff43.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Project/GameOfLife/prj/project_microblaze/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_gol_game_of_life_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.vhd
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block game_of_life_0 .
Exporting to file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol.hwh
Generated Block Design Tcl file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol_bd.tcl
Generated Hardware Definition File C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Apr 26 19:50:16 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
[Mon Apr 26 19:50:16 2021] Launched impl_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1827.035 ; gain = 31.422
file copy -force C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/impl_1/design_gol_wrapper.sysdef C:/Project/GameOfLife/ip_export/design_gol_wrapper.hdf

launch_sdk -workspace C:/Project/GameOfLife/sdk -hwspec C:/Project/GameOfLife/ip_export/design_gol_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Project/GameOfLife/sdk -hwspec C:/Project/GameOfLife/ip_export/design_gol_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Project/GameOfLife/sdk -hwspec C:/Project/GameOfLife/ip_export/design_gol_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Project/GameOfLife/sdk -hwspec C:/Project/GameOfLife/ip_export/design_gol_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Project/GameOfLife/ip'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:game_of_life:1.0 [get_ips  design_gol_game_of_life_0_1] -log ip_upgrade.log
Upgrading 'C:/Project/GameOfLife/bd/design_gol/design_gol.bd'
INFO: [IP_Flow 19-1972] Upgraded design_gol_game_of_life_0_1 from game_of_life_v1.0 1.0 to game_of_life_v1.0 1.0
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Project/GameOfLife/prj/project_microblaze/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_gol_game_of_life_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 8
Wrote  : <C:/Project/GameOfLife/bd/design_gol/design_gol.bd> 
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.vhd
VHDL Output written to : C:/Project/GameOfLife/bd/design_gol/hdl/design_gol_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block game_of_life_0 .
Exporting to file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol.hwh
Generated Block Design Tcl file C:/Project/GameOfLife/bd/design_gol/hw_handoff/design_gol_bd.tcl
Generated Hardware Definition File C:/Project/GameOfLife/bd/design_gol/hdl/design_gol.hwdef
[Mon Apr 26 20:02:59 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1872.438 ; gain = 0.000
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { MARK_DEBUG == "TRUE" } ]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -top_net_of_hierarchical_group -filter { MARK_DEBUG == "TRUE" }'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { MARK_DEBUG == "TRUE" } ]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -top_net_of_hierarchical_group -filter { MARK_DEBUG == "TRUE" }'.
WARNING: [Coretcl 2-1122] No objects found.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Apr 26 20:25:58 2021] Launched synth_1...
Run output will be captured here: C:/Project/GameOfLife/prj/project_microblaze/project_microblaze.runs/synth_1/runme.log
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { MARK_DEBUG == "TRUE" } ]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -top_net_of_hierarchical_group -filter { MARK_DEBUG == "TRUE" }'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { MARK_DEBUG == "TRUE" } ]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -top_net_of_hierarchical_group -filter { MARK_DEBUG == "TRUE" }'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name find_1 [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ FLOP_LATCH.*.* } ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 26 20:31:19 2021...
