
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003577                       # Number of seconds simulated
sim_ticks                                  3576689064                       # Number of ticks simulated
final_tick                               533148033318                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 139523                       # Simulator instruction rate (inst/s)
host_op_rate                                   180693                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 126006                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919640                       # Number of bytes of host memory used
host_seconds                                 28385.18                       # Real time elapsed on the host
sim_insts                                  3960388360                       # Number of instructions simulated
sim_ops                                    5129015897                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       290688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         6016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       235264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       309248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       148480                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1006336                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       251264                       # Number of bytes written to this memory
system.physmem.bytes_written::total            251264                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           47                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2271                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           47                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1838                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2416                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1160                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7862                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1963                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1963                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1682003                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     81272930                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1682003                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     65777035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1503066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     86462087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1467279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     41513254                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               281359655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1682003                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1682003                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1503066                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1467279                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6334350                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          70250445                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               70250445                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          70250445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1682003                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     81272930                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1682003                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     65777035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1503066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     86462087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1467279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     41513254                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              351610100                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8577193                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3086473                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532922                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206855                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1245299                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1192584                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299961                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8854                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320712                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16780949                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3086473                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1492545                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3594033                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1036971                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        713094                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634267                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92902                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8454824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.435935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.321420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4860791     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354328      4.19%     61.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335206      3.96%     65.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315169      3.73%     69.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260540      3.08%     72.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189872      2.25%     74.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134489      1.59%     76.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          208728      2.47%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795701     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8454824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359847                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.956462                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476059                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       679313                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3434569                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41754                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823126                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496970                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3874                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19954640                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10502                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823126                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3660022                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         325629                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        71600                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3285801                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288643                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19351411                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156149                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81692                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            7                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26838142                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90134910                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90134910                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795129                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10042996                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3582                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1862                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           705902                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1896774                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1011204                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23670                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       422250                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18031357                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3474                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14600128                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23499                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5697881                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17416361                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          223                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8454824                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.726840                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840660                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2975821     35.20%     35.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1709952     20.22%     55.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1359481     16.08%     71.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815555      9.65%     81.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       833406      9.86%     91.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379409      4.49%     95.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244337      2.89%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67046      0.79%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69817      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8454824                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64011     58.20%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21567     19.61%     77.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24404     22.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12009048     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200462      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1542904     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       846120      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14600128                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.702204                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109982                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007533                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37788560                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23732929                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14228740                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14710110                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45813                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       664414                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          423                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       229236                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823126                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         239536                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13974                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18034832                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        86302                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1896774                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1011204                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1853                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9549                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1434                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          225                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122405                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116668                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239073                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14358607                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1464264                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241520                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2297198                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017798                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            832934                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.674045                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14239287                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14228740                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9198914                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24895451                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.658904                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369502                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5796409                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205975                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7631698                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.603731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.116508                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3041931     39.86%     39.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049496     26.86%     66.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850199     11.14%     77.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429227      5.62%     83.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451195      5.91%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226597      2.97%     92.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155588      2.04%     94.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89396      1.17%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338069      4.43%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7631698                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232357                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009337                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338069                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25329074                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36894894                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 122369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857719                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857719                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165883                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165883                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64903573                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19475892                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18715080                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8577193                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3070679                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2673373                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201673                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1547880                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1483645                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          216962                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6176                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3744503                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17038084                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3070679                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1700607                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3613145                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         935408                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        370844                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1840947                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        95976                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8460986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.324460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4847841     57.30%     57.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          643978      7.61%     64.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          319994      3.78%     68.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          235941      2.79%     71.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197137      2.33%     73.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170522      2.02%     75.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           58863      0.70%     76.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          212585      2.51%     79.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1774125     20.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8460986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358005                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.986441                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3877697                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       345112                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3491273                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17463                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        729437                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       340873                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3083                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19075027                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4680                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        729437                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4039217                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         148271                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        43385                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3345645                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       155027                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18477624                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77096                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        63978                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24499040                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84174335                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84174335                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16129326                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8369683                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2350                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1258                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           395906                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2809050                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       646099                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8088                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       147382                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17390304                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2359                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14845332                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20116                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4975988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13569192                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          139                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8460986                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.754563                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.863310                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3012196     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1822200     21.54%     57.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       889220     10.51%     67.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1066380     12.60%     80.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       817625      9.66%     89.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       513422      6.07%     95.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       223301      2.64%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65000      0.77%     99.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51642      0.61%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8460986                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63328     73.08%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13182     15.21%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10140     11.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11659745     78.54%     78.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119008      0.80%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1087      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2523899     17.00%     96.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       541593      3.65%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14845332                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.730791                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86650                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005837                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38258414                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22368756                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14334868                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14931982                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24275                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       780356                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          108                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168265                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        729437                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          82064                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7683                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17392663                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67999                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2809050                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       646099                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1252                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4185                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           39                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          108                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102564                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118264                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       220828                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14525124                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2414777                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       320206                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2941284                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2175228                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            526507                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.693459                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14361609                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14334868                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8636846                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21343961                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.671277                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404651                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10799989                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12293161                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5099618                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2220                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199772                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7731549                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.590000                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.297734                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3585024     46.37%     46.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1661532     21.49%     67.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       902110     11.67%     79.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       329608      4.26%     83.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       281610      3.64%     87.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124714      1.61%     89.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       303016      3.92%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81001      1.05%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       462934      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7731549                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10799989                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12293161                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2506528                       # Number of memory references committed
system.switch_cpus1.commit.loads              2028694                       # Number of loads committed
system.switch_cpus1.commit.membars               1104                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1921651                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10738740                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168023                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       462934                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24661290                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35515973                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3757                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 116207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10799989                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12293161                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10799989                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.794185                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.794185                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.259152                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.259152                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67223918                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18830484                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19646597                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2216                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8577193                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3137996                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2544796                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       213735                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1302549                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1232632                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          333628                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9206                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3283559                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17288882                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3137996                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1566260                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3648785                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1124055                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        578705                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1615595                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97638                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8416481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.532584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.326695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4767696     56.65%     56.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          227462      2.70%     59.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          259082      3.08%     62.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          474440      5.64%     68.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          215612      2.56%     70.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          328006      3.90%     74.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          178841      2.12%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          151758      1.80%     78.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1813584     21.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8416481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365853                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.015681                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3465396                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       530800                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3481500                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35452                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        903330                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       534165                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         3227                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20577099                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4808                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        903330                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3654832                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         141292                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       130514                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3323304                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       263202                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19767377                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         4040                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        141211                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        76638                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          777                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27677163                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92089294                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92089294                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17017300                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10659844                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4167                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2515                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           675845                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1843143                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       943113                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13554                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       366380                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18567834                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4163                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14943585                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29302                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6274977                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18808618                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          799                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8416481                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.775515                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.918615                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2940482     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1766977     20.99%     55.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1248831     14.84%     70.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       847575     10.07%     80.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       694361      8.25%     89.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       384343      4.57%     93.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       374319      4.45%     98.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        85596      1.02%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73997      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8416481                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         108586     77.25%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             3      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15108     10.75%     88.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16860     12.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12462195     83.39%     83.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       211370      1.41%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1646      0.01%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1491645      9.98%     94.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       776729      5.20%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14943585                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.742247                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             140557                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009406                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38473510                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24847126                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14511147                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15084142                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        29106                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       720633                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          218                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          164                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       239659                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        903330                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          57603                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8886                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18572000                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65701                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1843143                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       943113                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2485                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6415                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          164                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       126352                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122672                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249024                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14662330                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1390806                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       281255                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2139973                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2076252                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            749167                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.709456                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14522625                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14511147                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9498302                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26658557                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.691829                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356295                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9974314                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12250456                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6321558                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3364                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216459                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7513151                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.630535                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.159693                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2965179     39.47%     39.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2044800     27.22%     66.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       837986     11.15%     77.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       418645      5.57%     83.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       429596      5.72%     89.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       171185      2.28%     91.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       185720      2.47%     93.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        95200      1.27%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       364840      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7513151                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9974314                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12250456                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1825964                       # Number of memory references committed
system.switch_cpus2.commit.loads              1122510                       # Number of loads committed
system.switch_cpus2.commit.membars               1672                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1761232                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11036687                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       249261                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       364840                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25720156                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38048235                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4817                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 160712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9974314                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12250456                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9974314                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.859928                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.859928                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.162888                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.162888                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65916137                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20062738                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19037565                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3358                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8577193                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3231271                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2633139                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       213899                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1338169                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1256993                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          345144                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9551                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3328194                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17661018                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3231271                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1602137                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3700050                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1151967                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        493668                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1633544                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        92637                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8456952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.586408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.373152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4756902     56.25%     56.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          257544      3.05%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          269127      3.18%     62.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          425403      5.03%     67.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          200894      2.38%     69.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          285111      3.37%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          191548      2.26%     75.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          140683      1.66%     77.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1929740     22.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8456952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.376728                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.059067                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3505207                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       447881                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3540156                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        29647                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        934060                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       547717                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          976                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21094781                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         3791                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        934060                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3681875                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         105042                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       114322                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3391294                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       230351                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20334723                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        133199                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        67839                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28469922                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94809100                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94809100                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17382876                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11087004                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3497                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1782                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           604170                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1890630                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       978185                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10602                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       327064                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19059006                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3510                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15144777                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27509                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6557943                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20245138                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8456952                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.790808                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.930714                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2921676     34.55%     34.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1836597     21.72%     56.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1201370     14.21%     70.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       806950      9.54%     80.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       742231      8.78%     88.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       413098      4.88%     93.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       373635      4.42%     98.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        82794      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        78601      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8456952                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         113956     77.99%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     77.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16085     11.01%     89.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16074     11.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12638390     83.45%     83.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       201526      1.33%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1710      0.01%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1503067      9.92%     94.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       800084      5.28%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15144777                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.765703                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             146115                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009648                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38920129                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25620574                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14712280                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15290892                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        21631                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       752749                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       257800                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        934060                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          63160                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13069                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19062519                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        48704                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1890630                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       978185                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1774                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10651                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       128792                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120289                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       249081                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14870978                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1402724                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       273798                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2174003                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2112936                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            771279                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.733781                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14723517                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14712280                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9655876                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27452294                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.715279                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351733                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10129940                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12472725                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6589806                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3485                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       215896                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7522892                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.657969                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.174917                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2868424     38.13%     38.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2134307     28.37%     66.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       849590     11.29%     77.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       426262      5.67%     83.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       392082      5.21%     88.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       179703      2.39%     91.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       193484      2.57%     93.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        99615      1.32%     94.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       379425      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7522892                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10129940                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12472725                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1858263                       # Number of memory references committed
system.switch_cpus3.commit.loads              1137881                       # Number of loads committed
system.switch_cpus3.commit.membars               1736                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1800943                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11236184                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       257189                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       379425                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26205829                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39060172                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3944                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 120241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10129940                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12472725                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10129940                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.846717                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.846717                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.181032                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.181032                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66775962                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20399748                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19426151                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3472                       # number of misc regfile writes
system.l2.replacements                           7862                       # number of replacements
system.l2.tagsinuse                      16379.183593                       # Cycle average of tags in use
system.l2.total_refs                           817656                       # Total number of references to valid blocks.
system.l2.sampled_refs                          24241                       # Sample count of references to valid blocks.
system.l2.avg_refs                          33.730292                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           121.293190                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     39.471560                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1129.985312                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     39.564956                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    954.582871                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     34.816049                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1172.750094                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     35.667848                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    578.135373                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3717.146919                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3187.874623                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3196.563873                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2171.330925                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007403                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002409                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.068969                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.058263                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002125                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.071579                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002177                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.035287                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.226877                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.194572                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.195103                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.132528                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999706                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8096                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3807                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5104                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3349                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   20366                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4963                       # number of Writeback hits
system.l2.Writeback_hits::total                  4963                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   186                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8144                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3831                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5166                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3401                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20552                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8144                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3831                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5166                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3401                       # number of overall hits
system.l2.overall_hits::total                   20552                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2271                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1838                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2416                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1160                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7862                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2271                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1838                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2416                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1160                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7862                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2271                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1838                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2416                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1160                       # number of overall misses
system.l2.overall_misses::total                  7862                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2242442                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    109624612                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2135518                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     84558149                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1896561                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    108946497                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1977278                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     53851697                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       365232754                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2242442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    109624612                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2135518                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     84558149                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1896561                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    108946497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1977278                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     53851697                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        365232754                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2242442                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    109624612                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2135518                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     84558149                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1896561                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    108946497                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1977278                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     53851697                       # number of overall miss cycles
system.l2.overall_miss_latency::total       365232754                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           48                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10367                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5645                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4509                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               28228                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4963                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4963                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               186                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10415                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5669                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7582                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4561                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28414                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10415                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5669                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7582                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4561                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28414                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.979167                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.219060                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.940000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.325598                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.321277                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.257263                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.278518                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.979167                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.218051                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.940000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.324219                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.318649                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.254330                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.276695                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.979167                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.218051                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.940000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.324219                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.318649                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.254330                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.276695                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47711.531915                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48271.515632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45436.553191                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46005.521763                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45156.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45093.748758                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 48226.292683                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 46423.876724                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46455.450776                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47711.531915                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48271.515632                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45436.553191                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46005.521763                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45156.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45093.748758                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 48226.292683                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 46423.876724                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46455.450776                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47711.531915                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48271.515632                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45436.553191                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46005.521763                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45156.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45093.748758                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 48226.292683                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 46423.876724                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46455.450776                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1963                       # number of writebacks
system.l2.writebacks::total                      1963                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2271                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1838                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2416                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1160                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7862                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1838                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7862                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1838                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7862                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1975334                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     96619457                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1866904                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     73907778                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1654150                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     95025394                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1741647                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     47144052                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    319934716                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1975334                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     96619457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1866904                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     73907778                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1654150                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     95025394                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1741647                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     47144052                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    319934716                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1975334                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     96619457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1866904                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     73907778                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1654150                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     95025394                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1741647                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     47144052                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    319934716                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.979167                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.219060                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.940000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.325598                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.321277                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.257263                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.278518                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.979167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.218051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.940000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.324219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.318649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.254330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.276695                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.979167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.218051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.940000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.324219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.318649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.254330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.276695                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42028.382979                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42544.895200                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39721.361702                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40210.978237                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39384.523810                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39331.702815                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 42479.195122                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40641.424138                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40693.807683                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 42028.382979                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42544.895200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39721.361702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40210.978237                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39384.523810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39331.702815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 42479.195122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40641.424138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40693.807683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 42028.382979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42544.895200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39721.361702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40210.978237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39384.523810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39331.702815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 42479.195122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40641.424138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40693.807683                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               579.572650                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642894                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   589                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1700582.162988                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.073392                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.499258                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067425                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861377                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.928802                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634200                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634200                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634200                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634200                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634200                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634200                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           67                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           67                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           67                       # number of overall misses
system.cpu0.icache.overall_misses::total           67                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3709295                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3709295                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3709295                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3709295                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3709295                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3709295                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634267                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634267                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634267                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634267                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634267                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634267                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 55362.611940                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55362.611940                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 55362.611940                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55362.611940                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 55362.611940                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55362.611940                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           19                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           19                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2782113                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2782113                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2782113                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2782113                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2782113                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2782113                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57960.687500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57960.687500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57960.687500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57960.687500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57960.687500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57960.687500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10415                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174372472                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10671                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16340.780808                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.232656                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.767344                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899346                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100654                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1127713                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1127713                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778486                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1746                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1746                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1621                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1906199                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1906199                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1906199                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1906199                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37128                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37128                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          159                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37287                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37287                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37287                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37287                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1166955674                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1166955674                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4663589                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4663589                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1171619263                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1171619263                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1171619263                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1171619263                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1164841                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1164841                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1943486                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1943486                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1943486                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1943486                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031874                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031874                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019186                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019186                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019186                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019186                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31430.609621                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31430.609621                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29330.748428                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29330.748428                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31421.655349                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31421.655349                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31421.655349                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31421.655349                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1642                       # number of writebacks
system.cpu0.dcache.writebacks::total             1642                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26761                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26761                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26872                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26872                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26872                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26872                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10367                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10367                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10415                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10415                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10415                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10415                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    197898924                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    197898924                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       984518                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       984518                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    198883442                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    198883442                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    198883442                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    198883442                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005359                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005359                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005359                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005359                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19089.314556                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19089.314556                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20510.791667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20510.791667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19095.865771                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19095.865771                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19095.865771                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19095.865771                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     5                       # number of replacements
system.cpu1.icache.tagsinuse               558.769551                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913282196                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   568                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1607891.190141                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.952672                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   514.816879                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.070437                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825027                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.895464                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1840887                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1840887                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1840887                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1840887                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1840887                       # number of overall hits
system.cpu1.icache.overall_hits::total        1840887                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           60                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           60                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           60                       # number of overall misses
system.cpu1.icache.overall_misses::total           60                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3150629                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3150629                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3150629                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3150629                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3150629                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3150629                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1840947                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1840947                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1840947                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1840947                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1840947                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1840947                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52510.483333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52510.483333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52510.483333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52510.483333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52510.483333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52510.483333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           50                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           50                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2650964                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2650964                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2650964                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2650964                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2650964                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2650964                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53019.280000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53019.280000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53019.280000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53019.280000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53019.280000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53019.280000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5669                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206882482                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5925                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34916.874599                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   202.973248                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    53.026752                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.792864                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.207136                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2196200                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2196200                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       475479                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        475479                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1229                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1229                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1108                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1108                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2671679                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2671679                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2671679                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2671679                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18306                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18306                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18378                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18378                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18378                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18378                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    712296776                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    712296776                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2614071                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2614071                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    714910847                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    714910847                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    714910847                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    714910847                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2214506                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2214506                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       475551                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       475551                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2690057                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2690057                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2690057                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2690057                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008266                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008266                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006832                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006832                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006832                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006832                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38910.563531                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38910.563531                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 36306.541667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36306.541667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38900.361682                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38900.361682                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38900.361682                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38900.361682                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          984                       # number of writebacks
system.cpu1.dcache.writebacks::total              984                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12661                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12661                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12709                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12709                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12709                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12709                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5645                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5645                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5669                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5669                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5669                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5669                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    124152953                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    124152953                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       619979                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       619979                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    124772932                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    124772932                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    124772932                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    124772932                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002107                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002107                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002107                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002107                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21993.437201                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21993.437201                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25832.458333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25832.458333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22009.689892                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22009.689892                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22009.689892                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22009.689892                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               512.557206                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006659779                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1943358.646718                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.557206                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.064996                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.821406                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1615533                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1615533                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1615533                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1615533                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1615533                       # number of overall hits
system.cpu2.icache.overall_hits::total        1615533                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           62                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           62                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           62                       # number of overall misses
system.cpu2.icache.overall_misses::total           62                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3180524                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3180524                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3180524                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3180524                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3180524                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3180524                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1615595                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1615595                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1615595                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1615595                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1615595                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1615595                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51298.774194                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51298.774194                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51298.774194                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51298.774194                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51298.774194                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51298.774194                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2488866                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2488866                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2488866                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2488866                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2488866                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2488866                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 54105.782609                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 54105.782609                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 54105.782609                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 54105.782609                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 54105.782609                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 54105.782609                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7582                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165343909                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7838                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21095.165731                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.271123                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.728877                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.887778                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.112222                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1084506                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1084506                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       699784                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        699784                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2422                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2422                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1679                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1679                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1784290                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1784290                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1784290                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1784290                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        14865                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        14865                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          241                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          241                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15106                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15106                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15106                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15106                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    482318746                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    482318746                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      9617565                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      9617565                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    491936311                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    491936311                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    491936311                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    491936311                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1099371                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1099371                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       700025                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       700025                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1679                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1679                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1799396                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1799396                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1799396                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1799396                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.013521                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013521                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000344                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000344                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008395                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008395                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008395                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008395                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32446.602489                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32446.602489                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 39906.908714                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 39906.908714                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32565.623659                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32565.623659                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32565.623659                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32565.623659                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1375                       # number of writebacks
system.cpu2.dcache.writebacks::total             1375                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7345                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7345                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          179                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          179                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7524                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7524                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7524                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7524                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7520                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7520                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           62                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7582                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7582                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7582                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7582                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    167068431                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    167068431                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1715973                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1715973                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    168784404                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    168784404                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    168784404                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    168784404                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006840                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006840                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004214                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004214                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004214                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004214                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 22216.546676                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22216.546676                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 27676.983871                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 27676.983871                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 22261.198101                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22261.198101                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 22261.198101                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22261.198101                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               500.845426                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004682052                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1989469.409901                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.845426                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          462                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062252                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.740385                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.802637                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1633489                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1633489                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1633489                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1633489                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1633489                       # number of overall hits
system.cpu3.icache.overall_hits::total        1633489                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           55                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           55                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           55                       # number of overall misses
system.cpu3.icache.overall_misses::total           55                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3133889                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3133889                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3133889                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3133889                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3133889                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3133889                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1633544                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1633544                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1633544                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1633544                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1633544                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1633544                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 56979.800000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56979.800000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 56979.800000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56979.800000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 56979.800000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56979.800000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2359238                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2359238                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2359238                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2359238                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2359238                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2359238                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        54866                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        54866                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst        54866                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        54866                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst        54866                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        54866                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4561                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               153824469                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4817                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              31933.665975                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.391905                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.608095                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884343                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115657                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1097872                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1097872                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       716729                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        716729                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1738                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1738                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1736                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1736                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1814601                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1814601                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1814601                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1814601                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        11472                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        11472                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          165                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        11637                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         11637                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        11637                       # number of overall misses
system.cpu3.dcache.overall_misses::total        11637                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    396726426                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    396726426                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5661031                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5661031                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    402387457                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    402387457                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    402387457                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    402387457                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1109344                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1109344                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       716894                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       716894                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1826238                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1826238                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1826238                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1826238                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010341                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010341                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000230                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000230                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006372                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006372                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006372                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006372                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 34582.150105                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 34582.150105                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 34309.278788                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 34309.278788                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 34578.281086                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34578.281086                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 34578.281086                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 34578.281086                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          962                       # number of writebacks
system.cpu3.dcache.writebacks::total              962                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6963                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6963                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          113                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7076                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7076                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7076                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7076                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4509                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4509                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4561                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4561                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4561                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4561                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     89396560                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     89396560                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1259315                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1259315                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     90655875                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     90655875                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     90655875                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     90655875                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004065                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004065                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002497                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002497                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002497                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002497                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 19826.249723                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19826.249723                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 24217.596154                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24217.596154                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 19876.315501                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19876.315501                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 19876.315501                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19876.315501                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
