TimeQuest Timing Analyzer report for Part5
Fri Apr 01 22:54:51 2016
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50[0]'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50[0]'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLOCK_50[0]'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50[0]'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50[0]'
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Slow 1200mV 0C Model Metastability Report
 30. Fast 1200mV 0C Model Setup Summary
 31. Fast 1200mV 0C Model Hold Summary
 32. Fast 1200mV 0C Model Recovery Summary
 33. Fast 1200mV 0C Model Removal Summary
 34. Fast 1200mV 0C Model Minimum Pulse Width Summary
 35. Fast 1200mV 0C Model Setup: 'CLOCK_50[0]'
 36. Fast 1200mV 0C Model Hold: 'CLOCK_50[0]'
 37. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50[0]'
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Fast 1200mV 0C Model Metastability Report
 41. Multicorner Timing Analysis Summary
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Board Trace Model Assignments
 45. Input Transition Times
 46. Signal Integrity Metrics (Slow 1200mv 0c Model)
 47. Signal Integrity Metrics (Slow 1200mv 85c Model)
 48. Signal Integrity Metrics (Fast 1200mv 0c Model)
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Part5                                                             ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                   ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; Clock Name  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets         ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; CLOCK_50[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50[0] } ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+-----------+-----------------+-------------+------+
; Fmax      ; Restricted Fmax ; Clock Name  ; Note ;
+-----------+-----------------+-------------+------+
; 218.1 MHz ; 218.1 MHz       ; CLOCK_50[0] ;      ;
+-----------+-----------------+-------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 85C Model Setup Summary  ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50[0] ; -3.585 ; -88.530       ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow 1200mV 85C Model Hold Summary  ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; CLOCK_50[0] ; 0.389 ; 0.000         ;
+-------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------+--------+----------------------------+
; Clock       ; Slack  ; End Point TNS              ;
+-------------+--------+----------------------------+
; CLOCK_50[0] ; -3.000 ; -32.000                    ;
+-------------+--------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50[0]'                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.585 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.518      ;
; -3.585 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.518      ;
; -3.585 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.518      ;
; -3.585 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.518      ;
; -3.585 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.518      ;
; -3.585 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.518      ;
; -3.580 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 4.172      ;
; -3.580 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 4.172      ;
; -3.580 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 4.172      ;
; -3.580 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 4.172      ;
; -3.580 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 4.172      ;
; -3.580 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 4.172      ;
; -3.504 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.437      ;
; -3.504 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.437      ;
; -3.504 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.437      ;
; -3.504 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.437      ;
; -3.504 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.437      ;
; -3.504 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.437      ;
; -3.487 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 4.079      ;
; -3.487 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 4.079      ;
; -3.487 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 4.079      ;
; -3.487 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 4.079      ;
; -3.487 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 4.079      ;
; -3.487 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 4.079      ;
; -3.460 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.393      ;
; -3.460 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.393      ;
; -3.460 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.393      ;
; -3.460 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.393      ;
; -3.460 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.393      ;
; -3.460 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.393      ;
; -3.451 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 4.043      ;
; -3.451 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 4.043      ;
; -3.451 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 4.043      ;
; -3.451 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 4.043      ;
; -3.451 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 4.043      ;
; -3.451 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 4.043      ;
; -3.390 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.323      ;
; -3.390 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.323      ;
; -3.390 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.323      ;
; -3.390 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.323      ;
; -3.390 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.323      ;
; -3.390 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.323      ;
; -3.372 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.964      ;
; -3.372 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.964      ;
; -3.372 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.964      ;
; -3.372 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.964      ;
; -3.372 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.964      ;
; -3.372 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.964      ;
; -3.344 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.277      ;
; -3.344 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.277      ;
; -3.344 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.277      ;
; -3.344 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.277      ;
; -3.344 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.277      ;
; -3.344 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.277      ;
; -3.336 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.928      ;
; -3.336 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.928      ;
; -3.336 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.928      ;
; -3.336 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.928      ;
; -3.336 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.928      ;
; -3.336 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.928      ;
; -3.262 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.195      ;
; -3.262 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.195      ;
; -3.262 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.195      ;
; -3.262 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.195      ;
; -3.262 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.195      ;
; -3.262 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.195      ;
; -3.258 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.265      ; 4.518      ;
; -3.258 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.265      ; 4.518      ;
; -3.258 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.265      ; 4.518      ;
; -3.258 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.265      ; 4.518      ;
; -3.258 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.265      ; 4.518      ;
; -3.258 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.265      ; 4.518      ;
; -3.258 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.265      ; 4.518      ;
; -3.256 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.848      ;
; -3.256 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.848      ;
; -3.256 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.848      ;
; -3.256 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.848      ;
; -3.256 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.848      ;
; -3.256 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.848      ;
; -3.253 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.076     ; 4.172      ;
; -3.253 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.076     ; 4.172      ;
; -3.253 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.076     ; 4.172      ;
; -3.253 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.076     ; 4.172      ;
; -3.253 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.076     ; 4.172      ;
; -3.253 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.076     ; 4.172      ;
; -3.253 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.076     ; 4.172      ;
; -3.187 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.120      ;
; -3.187 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.062     ; 4.120      ;
; -3.182 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.774      ;
; -3.182 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.403     ; 3.774      ;
; -3.177 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.265      ; 4.437      ;
; -3.177 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.265      ; 4.437      ;
; -3.177 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.265      ; 4.437      ;
; -3.177 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.265      ; 4.437      ;
; -3.177 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.265      ; 4.437      ;
; -3.177 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.265      ; 4.437      ;
; -3.177 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.265      ; 4.437      ;
; -3.160 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.076     ; 4.079      ;
; -3.160 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.076     ; 4.079      ;
; -3.160 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.076     ; 4.079      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50[0]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.389 ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[2]          ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[2]          ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.063      ; 0.609      ;
; 0.491 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.051      ;
; 0.503 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.402      ; 1.062      ;
; 0.509 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.069      ;
; 0.542 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 0.775      ;
; 0.542 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 0.775      ;
; 0.543 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 0.776      ;
; 0.543 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 0.776      ;
; 0.543 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 0.776      ;
; 0.543 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 0.776      ;
; 0.544 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 0.777      ;
; 0.544 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 0.777      ;
; 0.544 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 0.777      ;
; 0.547 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 0.780      ;
; 0.555 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 0.788      ;
; 0.556 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 0.789      ;
; 0.556 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 0.789      ;
; 0.556 ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[1]          ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[1]          ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.077      ; 0.790      ;
; 0.557 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 0.790      ;
; 0.557 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 0.790      ;
; 0.557 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 0.790      ;
; 0.557 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 0.790      ;
; 0.558 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 0.792      ;
; 0.561 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.569 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.578 ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[0]          ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[0]          ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.077      ; 0.812      ;
; 0.587 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.601 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.161      ;
; 0.603 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.163      ;
; 0.603 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.163      ;
; 0.613 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.402      ; 1.172      ;
; 0.615 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.402      ; 1.174      ;
; 0.619 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.179      ;
; 0.621 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.181      ;
; 0.631 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.191      ;
; 0.655 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.402      ; 1.214      ;
; 0.657 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.402      ; 1.216      ;
; 0.707 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.062      ; 0.926      ;
; 0.713 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.273      ;
; 0.713 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.273      ;
; 0.715 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.275      ;
; 0.715 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.275      ;
; 0.725 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.402      ; 1.284      ;
; 0.727 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.402      ; 1.286      ;
; 0.727 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.287      ;
; 0.731 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.291      ;
; 0.733 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.293      ;
; 0.741 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.301      ;
; 0.742 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.302      ;
; 0.743 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.303      ;
; 0.767 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.402      ; 1.326      ;
; 0.769 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.402      ; 1.328      ;
; 0.817 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.050      ;
; 0.817 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.050      ;
; 0.818 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.051      ;
; 0.818 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.051      ;
; 0.825 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.385      ;
; 0.825 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.385      ;
; 0.827 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.387      ;
; 0.827 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.387      ;
; 0.830 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.063      ;
; 0.830 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.063      ;
; 0.831 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.064      ;
; 0.831 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.064      ;
; 0.831 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.064      ;
; 0.831 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.064      ;
; 0.831 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.064      ;
; 0.832 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.062      ; 1.051      ;
; 0.832 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.065      ;
; 0.832 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.065      ;
; 0.833 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.066      ;
; 0.833 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.066      ;
; 0.834 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.075      ; 1.066      ;
; 0.834 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.067      ;
; 0.836 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.069      ;
; 0.837 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.402      ; 1.396      ;
; 0.837 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.397      ;
; 0.839 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.399      ;
; 0.843 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.403      ;
; 0.844 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.077      ;
; 0.844 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.077      ;
; 0.845 ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[0]          ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[1]          ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.077      ; 1.079      ;
; 0.845 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.405      ;
; 0.846 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.079      ;
; 0.848 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.062      ; 1.067      ;
; 0.848 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.076      ; 1.081      ;
; 0.852 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.412      ;
; 0.853 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.413      ;
; 0.854 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.414      ;
; 0.855 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.403      ; 1.415      ;
; 0.857 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.062      ; 1.076      ;
; 0.858 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.879 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.402      ; 1.438      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50[0] ; Rise       ; CLOCK_50[0]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ;
; 0.088  ; 0.272        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[0]          ;
; 0.088  ; 0.272        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[1]          ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ;
; 0.096  ; 0.280        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ;
; 0.097  ; 0.281        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ;
; 0.097  ; 0.281        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ;
; 0.097  ; 0.281        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ;
; 0.097  ; 0.281        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ;
; 0.097  ; 0.281        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ;
; 0.097  ; 0.281        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ;
; 0.098  ; 0.282        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ;
; 0.098  ; 0.282        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ;
; 0.099  ; 0.283        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[2]          ;
; 0.247  ; 0.247        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; CLOCK_50[0]~input|o                                                                                                                            ;
; 0.250  ; 0.250        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|altera_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                          ;
; 0.250  ; 0.250        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|altera_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                          ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                                    ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                                    ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                                    ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                                    ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                                    ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                                                    ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                                                    ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                                                    ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                                                    ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                                                    ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                                                    ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                                                    ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[24]|clk                                                    ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|clk                                                    ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                                     ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                                     ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                                     ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                                     ;
; 0.259  ; 0.259        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                     ;
; 0.259  ; 0.259        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                     ;
; 0.259  ; 0.259        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                     ;
; 0.259  ; 0.259        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                     ;
; 0.259  ; 0.259        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                     ;
; 0.259  ; 0.259        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                                     ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|altera_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                          ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                                    ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                                                    ;
; 0.263  ; 0.263        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; CLOCK_50[0]~inputclkctrl|inclk[0]                                                                                                              ;
; 0.263  ; 0.263        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; CLOCK_50[0]~inputclkctrl|outclk                                                                                                                ;
; 0.499  ; 0.715        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ;
; 0.499  ; 0.715        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; CLOCK_50[0]~input|i                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; CLOCK_50[0]~input|i                                                                                                                            ;
; 0.500  ; 0.716        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[2]          ;
; 0.500  ; 0.716        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ;
; 0.500  ; 0.716        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ;
; 0.500  ; 0.716        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ;
; 0.500  ; 0.716        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; LED[*]    ; CLOCK_50[0] ; 6.542 ; 6.515 ; Rise       ; CLOCK_50[0]     ;
;  LED[0]   ; CLOCK_50[0] ; 6.104 ; 6.101 ; Rise       ; CLOCK_50[0]     ;
;  LED[1]   ; CLOCK_50[0] ; 6.542 ; 6.515 ; Rise       ; CLOCK_50[0]     ;
;  LED[2]   ; CLOCK_50[0] ; 6.002 ; 6.020 ; Rise       ; CLOCK_50[0]     ;
+-----------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; LED[*]    ; CLOCK_50[0] ; 5.802 ; 5.818 ; Rise       ; CLOCK_50[0]     ;
;  LED[0]   ; CLOCK_50[0] ; 5.901 ; 5.896 ; Rise       ; CLOCK_50[0]     ;
;  LED[1]   ; CLOCK_50[0] ; 6.321 ; 6.293 ; Rise       ; CLOCK_50[0]     ;
;  LED[2]   ; CLOCK_50[0] ; 5.802 ; 5.818 ; Rise       ; CLOCK_50[0]     ;
+-----------+-------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                 ;
+------------+-----------------+-------------+------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note ;
+------------+-----------------+-------------+------+
; 246.49 MHz ; 246.49 MHz      ; CLOCK_50[0] ;      ;
+------------+-----------------+-------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV 0C Model Setup Summary   ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50[0] ; -3.057 ; -75.167       ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow 1200mV 0C Model Hold Summary   ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; CLOCK_50[0] ; 0.347 ; 0.000         ;
+-------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+--------+---------------------------+
; Clock       ; Slack  ; End Point TNS             ;
+-------------+--------+---------------------------+
; CLOCK_50[0] ; -3.000 ; -32.000                   ;
+-------------+--------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50[0]'                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.057 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.693      ;
; -3.057 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.693      ;
; -3.057 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.693      ;
; -3.057 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.693      ;
; -3.057 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.693      ;
; -3.057 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.693      ;
; -3.052 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.992      ;
; -3.052 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.992      ;
; -3.052 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.992      ;
; -3.052 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.992      ;
; -3.052 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.992      ;
; -3.052 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.992      ;
; -2.985 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.925      ;
; -2.985 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.925      ;
; -2.985 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.925      ;
; -2.985 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.925      ;
; -2.985 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.925      ;
; -2.985 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.925      ;
; -2.978 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.614      ;
; -2.978 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.614      ;
; -2.978 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.614      ;
; -2.978 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.614      ;
; -2.978 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.614      ;
; -2.978 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.614      ;
; -2.945 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.581      ;
; -2.945 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.581      ;
; -2.945 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.581      ;
; -2.945 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.581      ;
; -2.945 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.581      ;
; -2.945 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.581      ;
; -2.944 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.884      ;
; -2.944 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.884      ;
; -2.944 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.884      ;
; -2.944 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.884      ;
; -2.944 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.884      ;
; -2.944 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.884      ;
; -2.888 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.828      ;
; -2.888 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.828      ;
; -2.888 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.828      ;
; -2.888 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.828      ;
; -2.888 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.828      ;
; -2.888 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.828      ;
; -2.880 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.516      ;
; -2.880 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.516      ;
; -2.880 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.516      ;
; -2.880 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.516      ;
; -2.880 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.516      ;
; -2.880 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.516      ;
; -2.846 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.482      ;
; -2.846 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.482      ;
; -2.846 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.482      ;
; -2.846 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.482      ;
; -2.846 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.482      ;
; -2.846 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.482      ;
; -2.844 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.784      ;
; -2.844 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.784      ;
; -2.844 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.784      ;
; -2.844 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.784      ;
; -2.844 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.784      ;
; -2.844 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.784      ;
; -2.782 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.418      ;
; -2.782 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.418      ;
; -2.782 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.418      ;
; -2.782 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.418      ;
; -2.782 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.418      ;
; -2.782 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.359     ; 3.418      ;
; -2.774 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.714      ;
; -2.774 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.714      ;
; -2.774 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.714      ;
; -2.774 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.714      ;
; -2.774 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.714      ;
; -2.774 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.055     ; 3.714      ;
; -2.766 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.068     ; 3.693      ;
; -2.766 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.068     ; 3.693      ;
; -2.766 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.068     ; 3.693      ;
; -2.766 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.068     ; 3.693      ;
; -2.766 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.068     ; 3.693      ;
; -2.766 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.068     ; 3.693      ;
; -2.766 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.068     ; 3.693      ;
; -2.761 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.236      ; 3.992      ;
; -2.761 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.236      ; 3.992      ;
; -2.761 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.236      ; 3.992      ;
; -2.761 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.236      ; 3.992      ;
; -2.761 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.236      ; 3.992      ;
; -2.761 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.236      ; 3.992      ;
; -2.761 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.236      ; 3.992      ;
; -2.707 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.360     ; 3.342      ;
; -2.707 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.360     ; 3.342      ;
; -2.702 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.056     ; 3.641      ;
; -2.702 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.056     ; 3.641      ;
; -2.694 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.236      ; 3.925      ;
; -2.694 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.236      ; 3.925      ;
; -2.694 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.236      ; 3.925      ;
; -2.694 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.236      ; 3.925      ;
; -2.694 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.236      ; 3.925      ;
; -2.694 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.236      ; 3.925      ;
; -2.694 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.236      ; 3.925      ;
; -2.691 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.358     ; 3.328      ;
; -2.691 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.358     ; 3.328      ;
; -2.691 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.358     ; 3.328      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50[0]'                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.347 ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[2]          ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[2]          ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.443 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 0.946      ;
; 0.452 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 0.955      ;
; 0.456 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 0.959      ;
; 0.486 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.698      ;
; 0.486 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.698      ;
; 0.487 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.699      ;
; 0.487 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.699      ;
; 0.487 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.699      ;
; 0.487 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.699      ;
; 0.488 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.700      ;
; 0.489 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.701      ;
; 0.489 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.701      ;
; 0.491 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.703      ;
; 0.498 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.710      ;
; 0.499 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.499 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.500 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.712      ;
; 0.500 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.712      ;
; 0.500 ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[1]          ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[1]          ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.069      ; 0.713      ;
; 0.501 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.713      ;
; 0.501 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.713      ;
; 0.502 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.504 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.511 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.517 ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[0]          ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[0]          ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.069      ; 0.730      ;
; 0.526 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.055      ; 0.725      ;
; 0.532 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.035      ;
; 0.536 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.039      ;
; 0.539 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.042      ;
; 0.541 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.044      ;
; 0.545 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.048      ;
; 0.548 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.051      ;
; 0.552 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.055      ;
; 0.560 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.063      ;
; 0.590 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.093      ;
; 0.597 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.100      ;
; 0.625 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.128      ;
; 0.628 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.131      ;
; 0.632 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.135      ;
; 0.635 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.138      ;
; 0.637 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.140      ;
; 0.641 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.144      ;
; 0.644 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.147      ;
; 0.645 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.055      ; 0.844      ;
; 0.646 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.149      ;
; 0.648 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.151      ;
; 0.649 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.152      ;
; 0.655 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.158      ;
; 0.656 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.159      ;
; 0.686 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.189      ;
; 0.693 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.196      ;
; 0.721 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.224      ;
; 0.724 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.227      ;
; 0.728 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.231      ;
; 0.731 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.234      ;
; 0.732 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.944      ;
; 0.732 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.944      ;
; 0.733 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.236      ;
; 0.733 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.945      ;
; 0.734 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.946      ;
; 0.735 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.947      ;
; 0.735 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.238      ;
; 0.736 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.948      ;
; 0.736 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.948      ;
; 0.737 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.240      ;
; 0.738 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.950      ;
; 0.740 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.952      ;
; 0.742 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.954      ;
; 0.742 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.245      ;
; 0.743 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.067      ; 0.954      ;
; 0.743 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.955      ;
; 0.743 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.955      ;
; 0.744 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.055      ; 0.943      ;
; 0.744 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.247      ;
; 0.744 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.247      ;
; 0.745 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.957      ;
; 0.745 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.957      ;
; 0.745 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.248      ;
; 0.746 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.958      ;
; 0.746 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.958      ;
; 0.747 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.959      ;
; 0.748 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.748 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.750 ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[0]          ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[1]          ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.069      ; 0.963      ;
; 0.751 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.254      ;
; 0.752 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.964      ;
; 0.752 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.255      ;
; 0.753 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.055      ; 0.952      ;
; 0.758 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.068      ; 0.971      ;
; 0.760 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.767 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.055      ; 0.966      ;
; 0.768 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.782 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.359      ; 1.285      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50[0]'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50[0] ; Rise       ; CLOCK_50[0]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[0]          ;
; 0.095  ; 0.279        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[1]          ;
; 0.097  ; 0.281        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ;
; 0.097  ; 0.281        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ;
; 0.097  ; 0.281        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ;
; 0.097  ; 0.281        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ;
; 0.097  ; 0.281        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ;
; 0.097  ; 0.281        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ;
; 0.097  ; 0.281        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ;
; 0.097  ; 0.281        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ;
; 0.098  ; 0.282        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[2]          ;
; 0.100  ; 0.284        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ;
; 0.100  ; 0.284        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ;
; 0.100  ; 0.284        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ;
; 0.100  ; 0.284        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ;
; 0.100  ; 0.284        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ;
; 0.100  ; 0.284        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ;
; 0.100  ; 0.284        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ;
; 0.100  ; 0.284        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ;
; 0.100  ; 0.284        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ;
; 0.100  ; 0.284        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ;
; 0.100  ; 0.284        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ;
; 0.100  ; 0.284        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ;
; 0.100  ; 0.284        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ;
; 0.100  ; 0.284        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; 0.100  ; 0.284        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ;
; 0.100  ; 0.284        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ;
; 0.100  ; 0.284        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ;
; 0.100  ; 0.284        ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ;
; 0.251  ; 0.251        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; CLOCK_50[0]~input|o                                                                                                                            ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|altera_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                          ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|altera_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                          ;
; 0.257  ; 0.257        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                     ;
; 0.257  ; 0.257        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                                    ;
; 0.257  ; 0.257        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                     ;
; 0.257  ; 0.257        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                                                    ;
; 0.257  ; 0.257        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                     ;
; 0.257  ; 0.257        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                     ;
; 0.257  ; 0.257        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                     ;
; 0.257  ; 0.257        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                                     ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|altera_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                          ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; CLOCK_50[0]~inputclkctrl|inclk[0]                                                                                                              ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; CLOCK_50[0]~inputclkctrl|outclk                                                                                                                ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                                    ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                                    ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                                    ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                                    ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                                    ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                                                    ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                                                    ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                                                    ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                                                    ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                                                    ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                                                    ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                                                    ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[24]|clk                                                    ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|clk                                                    ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                                     ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                                     ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                                     ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; CLOCK_50[0]~input|i                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; CLOCK_50[0]~input|i                                                                                                                            ;
; 0.500  ; 0.716        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ;
; 0.500  ; 0.716        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ;
; 0.500  ; 0.716        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ;
; 0.500  ; 0.716        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ;
; 0.500  ; 0.716        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ;
; 0.500  ; 0.716        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ;
; 0.500  ; 0.716        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; LED[*]    ; CLOCK_50[0] ; 5.862 ; 5.829 ; Rise       ; CLOCK_50[0]     ;
;  LED[0]   ; CLOCK_50[0] ; 5.459 ; 5.458 ; Rise       ; CLOCK_50[0]     ;
;  LED[1]   ; CLOCK_50[0] ; 5.862 ; 5.829 ; Rise       ; CLOCK_50[0]     ;
;  LED[2]   ; CLOCK_50[0] ; 5.368 ; 5.354 ; Rise       ; CLOCK_50[0]     ;
+-----------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; LED[*]    ; CLOCK_50[0] ; 5.179 ; 5.165 ; Rise       ; CLOCK_50[0]     ;
;  LED[0]   ; CLOCK_50[0] ; 5.265 ; 5.264 ; Rise       ; CLOCK_50[0]     ;
;  LED[1]   ; CLOCK_50[0] ; 5.651 ; 5.619 ; Rise       ; CLOCK_50[0]     ;
;  LED[2]   ; CLOCK_50[0] ; 5.179 ; 5.165 ; Rise       ; CLOCK_50[0]     ;
+-----------+-------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV 0C Model Setup Summary   ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50[0] ; -1.604 ; -37.467       ;
+-------------+--------+---------------+


+-------------------------------------+
; Fast 1200mV 0C Model Hold Summary   ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; CLOCK_50[0] ; 0.204 ; 0.000         ;
+-------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+--------+---------------------------+
; Clock       ; Slack  ; End Point TNS             ;
+-------------+--------+---------------------------+
; CLOCK_50[0] ; -3.000 ; -40.750                   ;
+-------------+--------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50[0]'                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.604 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.555      ;
; -1.604 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.555      ;
; -1.604 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.555      ;
; -1.604 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.555      ;
; -1.604 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.555      ;
; -1.604 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.555      ;
; -1.585 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.351      ;
; -1.585 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.351      ;
; -1.585 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.351      ;
; -1.585 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.351      ;
; -1.585 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.351      ;
; -1.585 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.351      ;
; -1.556 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.507      ;
; -1.556 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.507      ;
; -1.556 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.507      ;
; -1.556 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.507      ;
; -1.556 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.507      ;
; -1.556 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.507      ;
; -1.532 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.298      ;
; -1.532 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.298      ;
; -1.532 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.298      ;
; -1.532 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.298      ;
; -1.532 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.298      ;
; -1.532 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.298      ;
; -1.528 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.479      ;
; -1.528 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.479      ;
; -1.528 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.479      ;
; -1.528 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.479      ;
; -1.528 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.479      ;
; -1.528 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.479      ;
; -1.511 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.277      ;
; -1.511 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.277      ;
; -1.511 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.277      ;
; -1.511 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.277      ;
; -1.511 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.277      ;
; -1.511 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.277      ;
; -1.488 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.439      ;
; -1.488 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.439      ;
; -1.488 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.439      ;
; -1.488 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.439      ;
; -1.488 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.439      ;
; -1.488 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.439      ;
; -1.463 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.229      ;
; -1.463 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.229      ;
; -1.463 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.229      ;
; -1.463 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.229      ;
; -1.463 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.229      ;
; -1.463 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.229      ;
; -1.462 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.413      ;
; -1.462 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.413      ;
; -1.462 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.413      ;
; -1.462 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.413      ;
; -1.462 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.413      ;
; -1.462 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.413      ;
; -1.443 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.209      ;
; -1.443 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.209      ;
; -1.443 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.209      ;
; -1.443 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.209      ;
; -1.443 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.209      ;
; -1.443 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.209      ;
; -1.427 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.141      ; 2.555      ;
; -1.427 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.141      ; 2.555      ;
; -1.427 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.141      ; 2.555      ;
; -1.427 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.141      ; 2.555      ;
; -1.427 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.141      ; 2.555      ;
; -1.427 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.141      ; 2.555      ;
; -1.427 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.141      ; 2.555      ;
; -1.416 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.367      ;
; -1.416 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.367      ;
; -1.416 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.367      ;
; -1.416 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.367      ;
; -1.416 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.367      ;
; -1.416 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.036     ; 2.367      ;
; -1.408 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.044     ; 2.351      ;
; -1.408 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.044     ; 2.351      ;
; -1.408 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.044     ; 2.351      ;
; -1.408 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.044     ; 2.351      ;
; -1.408 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.044     ; 2.351      ;
; -1.408 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.044     ; 2.351      ;
; -1.408 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.044     ; 2.351      ;
; -1.396 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.162      ;
; -1.396 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.162      ;
; -1.396 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.162      ;
; -1.396 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.162      ;
; -1.396 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.162      ;
; -1.396 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.221     ; 2.162      ;
; -1.379 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.141      ; 2.507      ;
; -1.379 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.141      ; 2.507      ;
; -1.379 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.141      ; 2.507      ;
; -1.379 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.141      ; 2.507      ;
; -1.379 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.141      ; 2.507      ;
; -1.379 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.141      ; 2.507      ;
; -1.379 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; 0.141      ; 2.507      ;
; -1.355 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.037     ; 2.305      ;
; -1.355 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.037     ; 2.305      ;
; -1.355 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.044     ; 2.298      ;
; -1.355 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.044     ; 2.298      ;
; -1.355 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.044     ; 2.298      ;
; -1.355 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.044     ; 2.298      ;
; -1.355 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 1.000        ; -0.044     ; 2.298      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50[0]'                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.204 ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[2]          ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[2]          ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.262 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.567      ;
; 0.268 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.573      ;
; 0.275 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.580      ;
; 0.288 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.416      ;
; 0.289 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.417      ;
; 0.290 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.418      ;
; 0.290 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.418      ;
; 0.290 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.418      ;
; 0.290 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.418      ;
; 0.290 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.418      ;
; 0.290 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.418      ;
; 0.291 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.419      ;
; 0.292 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.420      ;
; 0.296 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.424      ;
; 0.297 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[1]          ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[1]          ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.304 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.310 ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[0]          ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[0]          ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.438      ;
; 0.314 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.325 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.630      ;
; 0.328 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.633      ;
; 0.328 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.633      ;
; 0.331 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.636      ;
; 0.334 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.639      ;
; 0.338 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.643      ;
; 0.341 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.646      ;
; 0.346 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.651      ;
; 0.347 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.652      ;
; 0.349 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.654      ;
; 0.373 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.036      ; 0.493      ;
; 0.391 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.696      ;
; 0.391 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.696      ;
; 0.394 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.699      ;
; 0.394 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.699      ;
; 0.397 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.702      ;
; 0.400 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.705      ;
; 0.401 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.706      ;
; 0.404 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.709      ;
; 0.407 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.712      ;
; 0.410 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.715      ;
; 0.412 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.717      ;
; 0.413 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.718      ;
; 0.413 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.718      ;
; 0.415 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.720      ;
; 0.438 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.566      ;
; 0.439 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.567      ;
; 0.439 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.567      ;
; 0.440 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.568      ;
; 0.446 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.447 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.575      ;
; 0.448 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.576      ;
; 0.448 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.576      ;
; 0.448 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.576      ;
; 0.448 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.576      ;
; 0.450 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.043      ; 0.577      ;
; 0.450 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.578      ;
; 0.451 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.579      ;
; 0.451 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.579      ;
; 0.451 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.579      ;
; 0.451 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.579      ;
; 0.453 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.581      ;
; 0.454 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.583      ;
; 0.456 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.584      ;
; 0.457 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[0]          ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[1]          ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.762      ;
; 0.457 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.762      ;
; 0.460 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.765      ;
; 0.460 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.460 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.765      ;
; 0.463 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.768      ;
; 0.464 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.769      ;
; 0.466 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.772      ;
; 0.470 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.775      ;
; 0.473 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.778      ;
; 0.476 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.781      ;
; 0.476 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.781      ;
; 0.478 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.783      ;
; 0.479 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.784      ;
; 0.479 ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ; CLOCK_50[0]  ; CLOCK_50[0] ; 0.000        ; 0.221      ; 0.784      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50[0]'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50[0] ; Rise       ; CLOCK_50[0]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ;
; -0.252 ; -0.068       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[0]          ;
; -0.252 ; -0.068       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[1]          ;
; -0.243 ; -0.059       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[10] ;
; -0.243 ; -0.059       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[11] ;
; -0.243 ; -0.059       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[12] ;
; -0.243 ; -0.059       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[14] ;
; -0.243 ; -0.059       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[15] ;
; -0.243 ; -0.059       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[16] ;
; -0.243 ; -0.059       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[17] ;
; -0.243 ; -0.059       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[18] ;
; -0.243 ; -0.059       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[19] ;
; -0.243 ; -0.059       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[21] ;
; -0.243 ; -0.059       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[22] ;
; -0.243 ; -0.059       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[23] ;
; -0.243 ; -0.059       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[24] ;
; -0.243 ; -0.059       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[25] ;
; -0.243 ; -0.059       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[6]  ;
; -0.243 ; -0.059       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[7]  ;
; -0.243 ; -0.059       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[8]  ;
; -0.243 ; -0.059       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[9]  ;
; -0.227 ; -0.043       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ;
; -0.227 ; -0.043       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ;
; -0.227 ; -0.043       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ;
; -0.227 ; -0.043       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ;
; -0.227 ; -0.043       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ;
; -0.227 ; -0.043       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ;
; -0.227 ; -0.043       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[4]  ;
; -0.227 ; -0.043       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[5]  ;
; -0.226 ; -0.042       ; 0.184          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[2]          ;
; -0.072 ; -0.072       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|altera_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                          ;
; -0.072 ; -0.072       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|altera_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                          ;
; -0.063 ; -0.063       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                                    ;
; -0.063 ; -0.063       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                                    ;
; -0.063 ; -0.063       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                                    ;
; -0.063 ; -0.063       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                                    ;
; -0.063 ; -0.063       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                                    ;
; -0.063 ; -0.063       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                                                    ;
; -0.063 ; -0.063       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                                                    ;
; -0.063 ; -0.063       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                                                    ;
; -0.063 ; -0.063       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                                                    ;
; -0.063 ; -0.063       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                                                    ;
; -0.063 ; -0.063       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                                                    ;
; -0.063 ; -0.063       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                                                    ;
; -0.063 ; -0.063       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[24]|clk                                                    ;
; -0.063 ; -0.063       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|clk                                                    ;
; -0.063 ; -0.063       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                                     ;
; -0.063 ; -0.063       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                                     ;
; -0.063 ; -0.063       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                                     ;
; -0.063 ; -0.063       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                                     ;
; -0.051 ; -0.051       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; CLOCK_50[0]~input|o                                                                                                                            ;
; -0.047 ; -0.047       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|altera_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                          ;
; -0.047 ; -0.047       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                     ;
; -0.047 ; -0.047       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                                    ;
; -0.047 ; -0.047       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                     ;
; -0.047 ; -0.047       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                                                    ;
; -0.047 ; -0.047       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                     ;
; -0.047 ; -0.047       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                     ;
; -0.047 ; -0.047       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                     ;
; -0.047 ; -0.047       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; my_Counter|myClockCycleCounter|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                                     ;
; -0.039 ; -0.039       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; CLOCK_50[0]~inputclkctrl|inclk[0]                                                                                                              ;
; -0.039 ; -0.039       ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; CLOCK_50[0]~inputclkctrl|outclk                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; CLOCK_50[0]~input|i                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50[0] ; Rise       ; CLOCK_50[0]~input|i                                                                                                                            ;
; 0.825  ; 1.041        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|Altera_Counter:altera_counter|lpm_counter:LPM_COUNTER_component|cntr_ksi:auto_generated|counter_reg_bit[2]          ;
; 0.825  ; 1.041        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[0]  ;
; 0.825  ; 1.041        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[13] ;
; 0.825  ; 1.041        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[1]  ;
; 0.825  ; 1.041        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[20] ;
; 0.825  ; 1.041        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[2]  ;
; 0.825  ; 1.041        ; 0.216          ; High Pulse Width ; CLOCK_50[0] ; Rise       ; MyCustomCounter:my_Counter|ClockCycleCounter:myClockCycleCounter|lpm_counter:LPM_COUNTER_component|cntr_hfj:auto_generated|counter_reg_bit[3]  ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; LED[*]    ; CLOCK_50[0] ; 3.715 ; 3.797 ; Rise       ; CLOCK_50[0]     ;
;  LED[0]   ; CLOCK_50[0] ; 3.486 ; 3.549 ; Rise       ; CLOCK_50[0]     ;
;  LED[1]   ; CLOCK_50[0] ; 3.715 ; 3.797 ; Rise       ; CLOCK_50[0]     ;
;  LED[2]   ; CLOCK_50[0] ; 3.431 ; 3.506 ; Rise       ; CLOCK_50[0]     ;
+-----------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; LED[*]    ; CLOCK_50[0] ; 3.312 ; 3.384 ; Rise       ; CLOCK_50[0]     ;
;  LED[0]   ; CLOCK_50[0] ; 3.366 ; 3.426 ; Rise       ; CLOCK_50[0]     ;
;  LED[1]   ; CLOCK_50[0] ; 3.586 ; 3.664 ; Rise       ; CLOCK_50[0]     ;
;  LED[2]   ; CLOCK_50[0] ; 3.312 ; 3.384 ; Rise       ; CLOCK_50[0]     ;
+-----------+-------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.585  ; 0.204 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50[0]     ; -3.585  ; 0.204 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -88.53  ; 0.0   ; 0.0      ; 0.0     ; -40.75              ;
;  CLOCK_50[0]     ; -88.530 ; 0.000 ; N/A      ; N/A     ; -40.750             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; LED[*]    ; CLOCK_50[0] ; 6.542 ; 6.515 ; Rise       ; CLOCK_50[0]     ;
;  LED[0]   ; CLOCK_50[0] ; 6.104 ; 6.101 ; Rise       ; CLOCK_50[0]     ;
;  LED[1]   ; CLOCK_50[0] ; 6.542 ; 6.515 ; Rise       ; CLOCK_50[0]     ;
;  LED[2]   ; CLOCK_50[0] ; 6.002 ; 6.020 ; Rise       ; CLOCK_50[0]     ;
+-----------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; LED[*]    ; CLOCK_50[0] ; 3.312 ; 3.384 ; Rise       ; CLOCK_50[0]     ;
;  LED[0]   ; CLOCK_50[0] ; 3.366 ; 3.426 ; Rise       ; CLOCK_50[0]     ;
;  LED[1]   ; CLOCK_50[0] ; 3.586 ; 3.664 ; Rise       ; CLOCK_50[0]     ;
;  LED[2]   ; CLOCK_50[0] ; 3.312 ; 3.384 ; Rise       ; CLOCK_50[0]     ;
+-----------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; CLOCK_50[0] ; CLOCK_50[0] ; 1787     ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; CLOCK_50[0] ; CLOCK_50[0] ; 1787     ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 01 22:54:44 2016
Info: Command: quartus_sta Part5 -c Part5
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Part5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50[0] CLOCK_50[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.585
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.585       -88.530 CLOCK_50[0] 
Info (332146): Worst-case hold slack is 0.389
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.389         0.000 CLOCK_50[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -32.000 CLOCK_50[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.057
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.057       -75.167 CLOCK_50[0] 
Info (332146): Worst-case hold slack is 0.347
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.347         0.000 CLOCK_50[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -32.000 CLOCK_50[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.604
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.604       -37.467 CLOCK_50[0] 
Info (332146): Worst-case hold slack is 0.204
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.204         0.000 CLOCK_50[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -40.750 CLOCK_50[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 425 megabytes
    Info: Processing ended: Fri Apr 01 22:54:51 2016
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


