A Synthesis-Oriented VHDL Course