# Verilog

pipeline.v contains the multicycle CPU code with pipelining stations.

singleCycleCPU.v contains the singlecycle CPU code.
