(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : mib_fp_ethernet_10.brd                        )
(    Software Version : 23.1P001                                      )
(    Date/Time        : Thu Dec 21 10:21:04 2023                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'C:\Users\phdgc\Downloads\uob-hep-pc072\hardware\Cadence\top\mtca_interface_board_reocc\front_panel_ethernet_jtag_serial\packaged'
Design Directory:            'C:/Users/phdgc/Downloads/uob-hep-pc072/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_ethernet_jtag_serial/physical'
Old design name:             'C:/Users/phdgc/Downloads/uob-hep-pc072/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_ethernet_jtag_serial/physical/mib_fp_ethernet_10.brd'
New design name:             'C:/Users/phdgc/Downloads/uob-hep-pc072/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_ethernet_jtag_serial/physical/mib_fp_ethernet_10_junk.brd'

CmdLine: netrev -proj C:\Users\phdgc\Downloads\uob-hep-pc072\hardware\Cadence\top\front_panel_ethernet_jtag_serial.cpm -y 1 -Oo C:\Users\phdgc\Downloads\uob-hep-pc072\hardware\Cadence\top\mtca_interface_board_reocc\front_panel_ethernet_jtag_serial\physical\mib_fp_ethernet_10.brd C:\Users\phdgc\Downloads\uob-hep-pc072\hardware\Cadence\top\mtca_interface_board_reocc\front_panel_ethernet_jtag_serial\physical\mib_fp_ethernet_10_junk.brd -w C:\Users\phdgc\Downloads\uob-hep-pc072\hardware\Cadence\top\temp\constraints_difference_report.xml -$

------ Preparing to read pst files ------

Starting to read C:/Users/phdgc/Downloads/uob-hep-pc072/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_ethernet_jtag_serial/packaged/pstchip.dat 
   Finished reading C:/Users/phdgc/Downloads/uob-hep-pc072/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_ethernet_jtag_serial/packaged/pstchip.dat (00:00:00.29)
Starting to read C:/Users/phdgc/Downloads/uob-hep-pc072/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_ethernet_jtag_serial/packaged/pstxprt.dat 
   Finished reading C:/Users/phdgc/Downloads/uob-hep-pc072/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_ethernet_jtag_serial/packaged/pstxprt.dat (00:00:00.00)
Starting to read C:/Users/phdgc/Downloads/uob-hep-pc072/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_ethernet_jtag_serial/packaged/pstxnet.dat 
   Finished reading C:/Users/phdgc/Downloads/uob-hep-pc072/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_ethernet_jtag_serial/packaged/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------




===========================================================
Start Constraint Override Import
	Constraint File:    C:/Users/phdgc/Downloads/uob-hep-pc072/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_ethernet_jtag_serial/packaged/pstcmdb.dat
	Start time: Thu Dec 21 10:21:04 2023
===========================================================
===========================================================
Finished Constraint Update	Time: Thu Dec 21 10:21:04 2023
===========================================================

------ Library Paths ------
MODULEPATH =  . 
           c:/cadence/spb_23.1/share/local/pcb/modules 

PSMPATH =  . 
           /projects/HEP_Instrumentation/cad/bris_cdslib/lib_psd14.x/symbols 
           /projects/HEP_Instrumentation/cad/bris_cdslib/lib_psd14.x/formats 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/connector 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/soic 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/discrete 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/dip 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/so 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/bga 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/qfp 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/passif 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/cap 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/led 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/rel 
           /projects/HEP_Instrumentation/cad/ral_cdslib/lib_psd15.x/symbols 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/sw 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/mec 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/pwr 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/res 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/mechanical 
           Z:\cad\bris_cdslib\lib_psd14.x\symbols 
           Z:\cad\bris_cdslib\lib_psd14.x\formats 
           Z:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols\connector 
           Z:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols\soic 
           Z:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols\discrete 
           Z:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols\dip 
           Z:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols\so 
           Z:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols\bga 
           Z:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols\qfp 
           Z:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols\passif 
           Z:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols\cap 
           Z:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols\led 
           Z:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols\rel 
           /projects/HEP_Instrumentation/cad/ral_cdslib/lib_psd15.x/symbols 
           Z:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols\sw 
           Z:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols\mec 
           Z:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols\pwr 
           Z:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols\res 
           Z:\cad\cern_cdslib\lib_psd17.x\pe_allegro_lib\symbols\chip 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/mechanical 
           ./symbols 
           ../../../../cis_hep_partslib/cis_hep_partslib/Allegro_Library/symbols 
           ./symbols 
           ../../../../cis_hep_partslib/cis_hep_partslib/Allegro_Library/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           /software/CAD/Cadence/SPB17.40.034/share/local/pcb/padstacks 
           /software/CAD/Cadence/SPB17.40.034/share/pcb/pcb_lib/symbols 
           /software/CAD/Cadence/SPB17.40.034/share/pcb/allegrolib/symbols 
           /projects/HEP_Instrumentation/cad/bris_cdslib/lib_psd14.x/pads 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack_smd 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack3 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstackm 
           /projects/HEP_Instrumentation/cad/ral_cdslib/lib_psd15.x/pads 
           ./symbols 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/mechanical 
           ../../../../cis_hep_partslib/cis_hep_partslib/Allegro_Library/pads/ 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack_smd 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack3 
            Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstackm 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/mechanical 
           Z:/cad/bris_cdslib/lib_psd14.x/pads 


------ Summary Statistics ------


netrev run on Dec 21 10:21:04 2023
   DESIGN NAME : 'FRONT_PANEL_ETHERNET_JTAG_SERIAL'
   PACKAGING ON 21-Dec-2023 AT 10:20:52

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   DIRECTORIES  <none>
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   LIBRARIES  'default' 'mtca_interface_board_reocc' 'mtca_interface_board'
              'ocad_parts_lib' 'discrete' 'ind' 'golden_symbols' 'atcs'
              'testpoint' 'diode' 'tp_demonstrator' 'graphics' 'standard'
              'cninterface' 'cnpower' 'cnconnector' 'cndiscrete' 'cnpassive'
              'cn100e' 'cn10e' 'cn10el' 'cn10k' 'cn10kh' 'cn74lv' 'cn74tiac'
              'cn75als' 'cncmos' 'cnfast' 'cngaas' 'cnlinear' 'cnmech'
              'cnmemory' 'cnmicro' 'cnpld' 'cnspecial' 'cnstandard' 'cnvlsi'
              'help' 'bris_cds_standard' 'bris_cds_logic' 'bris_cds_discrete'
              'bris_cds_pld'
   MASTER_LIBRARIES  <none>
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 31
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:05:06
elapsed time  0:00:00

