#-----------------------------------------------------------
# Vivado v2014.2
# SW Build 932637 on Wed Jun 11 13:08:21 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Apr 14 09:57:52 2016
# Process ID: 28651
# Log file: /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/siggen.vds
# Journal file: /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source siggen.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7vx485tffg1157-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files /home/david/Desktop/siggen-v2-vivado/ipcore_dir/bram_B/B/B.coe
# add_files /home/david/Desktop/siggen-v2-vivado/ipcore_dir/bram_B/B_aux/B_aux.coe
# add_files /home/david/Desktop/siggen-v2-vivado/ipcore_dir/bram_A/A/A.coe
# add_files /home/david/Desktop/siggen-v2-vivado/ipcore_dir/bram_2bits/b.coe
# add_files -quiet /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/B_synth_1/B.dcp
# set_property used_in_implementation false [get_files /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/B_synth_1/B.dcp]
# add_files -quiet /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/B_aux_synth_1/B_aux.dcp
# set_property used_in_implementation false [get_files /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/B_aux_synth_1/B_aux.dcp]
# add_files -quiet /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/A_synth_1/A.dcp
# set_property used_in_implementation false [get_files /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/A_synth_1/A.dcp]
# add_files -quiet /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/A_aux_synth_1/A_aux.dcp
# set_property used_in_implementation false [get_files /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/A_aux_synth_1/A_aux.dcp]
# add_files -quiet /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/fifo_8_to_1_synth_1/fifo_8_to_1.dcp
# set_property used_in_implementation false [get_files /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/fifo_8_to_1_synth_1/fifo_8_to_1.dcp]
# add_files -quiet /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/mul_13bits_synth_1/mul_13bits.dcp
# set_property used_in_implementation false [get_files /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/mul_13bits_synth_1/mul_13bits.dcp]
# add_files -quiet /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/mul_32bit_synth_1/mul_32bit.dcp
# set_property used_in_implementation false [get_files /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/mul_32bit_synth_1/mul_32bit.dcp]
# add_files -quiet /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/fifo_13_to_13_synth_1/fifo_13_to_13.dcp
# set_property used_in_implementation false [get_files /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/fifo_13_to_13_synth_1/fifo_13_to_13.dcp]
# add_files -quiet /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/div_synth_1/div.dcp
# set_property used_in_implementation false [get_files /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/div_synth_1/div.dcp]
# add_files -quiet /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/b_2bit_synth_1/b_2bit.dcp
# set_property used_in_implementation false [get_files /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/b_2bit_synth_1/b_2bit.dcp]
# read_verilog -library xil_defaultlib {
#   /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/best_d.v
#   /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v
#   /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/CWEncode.v
#   /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/vec_generator.v
#   /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/syngen.v
#   /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/qc_shifter.v
#   /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/prng_lcg.v
#   /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v
# }
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/best_d.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/CWEncode.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/vec_generator.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/syngen.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/qc_shifter.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/prng_lcg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v]
# read_xdc /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/constrs_1/new/siggen.xdc
# set_property used_in_implementation false [get_files /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/constrs_1/new/siggen.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.cache/wt [current_project]
# set_property parent.project_dir /home/david/Desktop/siggen-v2-vivado [current_project]
# catch { write_hwdef -file siggen.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top siggen -part xc7vx485tffg1157-1
Command: synth_design -top siggen -part xc7vx485tffg1157-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 510.938 ; gain = 100.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'siggen' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:21]
	Parameter init bound to: 3'b000 
	Parameter prng_gen bound to: 3'b001 
	Parameter addr_gen bound to: 3'b010 
	Parameter dat_load bound to: 3'b011 
	Parameter vec_gen bound to: 3'b100 
	Parameter sig_gen bound to: 3'b101 
	Parameter cw_gen bound to: 3'b110 
INFO: [Synth 8-638] synthesizing module 'qc_shifter' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/qc_shifter.v:21]
INFO: [Synth 8-256] done synthesizing module 'qc_shifter' (1#1) [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/qc_shifter.v:21]
INFO: [Synth 8-638] synthesizing module 'prng_lcg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/prng_lcg.v:22]
	Parameter ST_PRE bound to: 0 - type: integer 
	Parameter RNG_GEN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_32bit' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/mul_32bit_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'mul_32bit' (2#1) [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/mul_32bit_stub.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/prng_lcg.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/prng_lcg.v:91]
INFO: [Synth 8-256] done synthesizing module 'prng_lcg' (3#1) [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/prng_lcg.v:22]
INFO: [Synth 8-638] synthesizing module 'B' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/B_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'B' (4#1) [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/B_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'B_aux' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/B_aux_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'B_aux' (5#1) [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/B_aux_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'syngen' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/syngen.v:21]
	Parameter init bound to: 3'b000 
	Parameter cw_reset bound to: 3'b001 
	Parameter cnt_update bound to: 3'b010 
	Parameter cw_encode bound to: 3'b011 
	Parameter orthogonal_verify bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'CWEncode' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/CWEncode.v:21]
INFO: [Synth 8-638] synthesizing module 'fifo_8_to_1' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/fifo_8_to_1_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fifo_8_to_1' (6#1) [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/fifo_8_to_1_stub.v:7]
WARNING: [Synth 8-689] width (1) of port connection 'dout' does not match port width (8) of module 'fifo_8_to_1' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/CWEncode.v:47]
INFO: [Synth 8-638] synthesizing module 'encoder_main' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:21]
	Parameter init bound to: 3'b000 
	Parameter n_leq_t bound to: 3'b001 
	Parameter best_d bound to: 3'b010 
	Parameter read_1 bound to: 3'b011 
	Parameter decodefd bound to: 3'b100 
	Parameter read_0 bound to: 3'b101 
INFO: [Synth 8-638] synthesizing module 'best_d' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/best_d.v:21]
INFO: [Synth 8-638] synthesizing module 'mul_13bits' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/mul_13bits_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'mul_13bits' (7#1) [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/mul_13bits_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'best_d' (8#1) [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/best_d.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:96]
INFO: [Synth 8-155] case statement is not full and has no default [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:140]
INFO: [Synth 8-256] done synthesizing module 'encoder_main' (9#1) [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:21]
INFO: [Synth 8-256] done synthesizing module 'CWEncode' (10#1) [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/CWEncode.v:21]
INFO: [Synth 8-638] synthesizing module 'b_2bit' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/b_2bit_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'b_2bit' (11#1) [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/b_2bit_stub.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/syngen.v:78]
INFO: [Synth 8-155] case statement is not full and has no default [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/syngen.v:109]
INFO: [Synth 8-256] done synthesizing module 'syngen' (12#1) [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/syngen.v:21]
INFO: [Synth 8-638] synthesizing module 'fifo_13_to_13' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/fifo_13_to_13_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fifo_13_to_13' (13#1) [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/fifo_13_to_13_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'A' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/A_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'A' (14#1) [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/A_stub.v:7]
WARNING: [Synth 8-689] width (14) of port connection 'douta' does not match port width (23) of module 'A' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:585]
INFO: [Synth 8-638] synthesizing module 'A_aux' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/A_aux_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'A_aux' (15#1) [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/A_aux_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'div' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/div_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'div' (16#1) [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/.Xil/Vivado-28651-david-desktop/realtime/div_stub.v:7]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:611]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:611]
INFO: [Synth 8-638] synthesizing module 'vec_generator' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/vec_generator.v:21]
	Parameter init bound to: 3'b000 
	Parameter shift_10 bound to: 3'b001 
	Parameter shift_140 bound to: 3'b010 
	Parameter shift_1 bound to: 3'b011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/vec_generator.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/vec_generator.v:87]
INFO: [Synth 8-256] done synthesizing module 'vec_generator' (17#1) [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/vec_generator.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:172]
INFO: [Synth 8-256] done synthesizing module 'siggen' (18#1) [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 557.820 ; gain = 146.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from /home/david/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /home/david/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /home/david/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /home/david/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /home/david/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1157/Package.xml
Loading io standards from /home/david/Xilinx/Vivado/2014.2/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /home/david/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/constrs_1/new/siggen.xdc]
Finished Parsing XDC File [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/constrs_1/new/siggen.xdc]
Parsing XDC File [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 961.188 ; gain = 550.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE for clk. (constraint file  /home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.runs/synth_1/dont_buffer.xdc, line 13).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 961.188 ; gain = 550.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 961.188 ; gain = 550.305
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:375]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'encoder_main'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'syngen'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'vec_generator'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'siggen'
WARNING: [Synth 8-327] inferring latch for variable 'NextState_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/prng_lcg.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'readfifo_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:152]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'encoder_main'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'cw_rst_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'cw_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:143]
WARNING: [Synth 8-327] inferring latch for variable 'delta_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:149]
WARNING: [Synth 8-327] inferring latch for variable 'delta_rst_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:148]
WARNING: [Synth 8-327] inferring latch for variable 'i_rst_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:157]
WARNING: [Synth 8-327] inferring latch for variable 'shift_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'rdy_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'done_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:154]
WARNING: [Synth 8-327] inferring latch for variable 't_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:147]
WARNING: [Synth 8-327] inferring latch for variable 'clr_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:155]
WARNING: [Synth 8-327] inferring latch for variable 'n_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:145]
WARNING: [Synth 8-327] inferring latch for variable 'read_one_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:150]
WARNING: [Synth 8-327] inferring latch for variable 'read1_jmp_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:207]
WARNING: [Synth 8-327] inferring latch for variable 'decodefd_done_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:241]
WARNING: [Synth 8-327] inferring latch for variable 'read_zero_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:151]
WARNING: [Synth 8-327] inferring latch for variable 'read0_jmp_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/encoder_main.v:277]
WARNING: [Synth 8-327] inferring latch for variable 'err_valid_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/syngen.v:119]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'syngen'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/syngen.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'timer_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/syngen.v:116]
WARNING: [Synth 8-327] inferring latch for variable 'add_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/syngen.v:112]
WARNING: [Synth 8-327] inferring latch for variable 'cw_rst_b_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/syngen.v:113]
WARNING: [Synth 8-327] inferring latch for variable 'cw_start_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/syngen.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'load_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/syngen.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'shift_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/syngen.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'cnt_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/syngen.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'cw_wr_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/syngen.v:115]
WARNING: [Synth 8-327] inferring latch for variable 'finish_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/vec_generator.v:96]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'vec_generator'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/vec_generator.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'tmp_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/vec_generator.v:91]
WARNING: [Synth 8-327] inferring latch for variable 'lb_buff_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/vec_generator.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'ub_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/vec_generator.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'found_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/vec_generator.v:93]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'siggen'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'add_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:181]
WARNING: [Synth 8-327] inferring latch for variable 'cnt2_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:176]
WARNING: [Synth 8-327] inferring latch for variable 'status_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:174]
WARNING: [Synth 8-327] inferring latch for variable 'hw_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:231]
WARNING: [Synth 8-327] inferring latch for variable 'cnt3_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:177]
WARNING: [Synth 8-327] inferring latch for variable 'cnt1_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:175]
WARNING: [Synth 8-327] inferring latch for variable 'offset_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:180]
WARNING: [Synth 8-327] inferring latch for variable 'done_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'tmp_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:179]
WARNING: [Synth 8-327] inferring latch for variable 'vec_rst_b_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:183]
WARNING: [Synth 8-327] inferring latch for variable 'vec_start_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:184]
WARNING: [Synth 8-327] inferring latch for variable 'cw_start_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:186]
WARNING: [Synth 8-327] inferring latch for variable 'prng_typ_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:188]
WARNING: [Synth 8-327] inferring latch for variable 'prng_seed_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:187]
WARNING: [Synth 8-327] inferring latch for variable 'mem_sel_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:230]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_rd_reg' [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:182]

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |muxpart            |           1|     48879|
|2     |vec_generator__GB1 |           1|     19600|
|3     |vec_generator__GB2 |           1|       738|
|4     |siggen__GCB0       |           1|     39201|
|5     |siggen__GCB1       |           1|     43075|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register tmp_reg_reg [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/vec_generator.v:181]
INFO: [Synth 8-3538] Detected potentially large (wide) register tmp_buff_reg_reg [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/vec_generator.v:196]
INFO: [Synth 8-3538] Detected potentially large (wide) register signature_reg [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:496]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 6     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input   9800 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	             9800 Bit    Registers := 3     
	              184 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input   9800 Bit        Muxes := 1     
	   3 Input   9800 Bit        Muxes := 1     
	   2 Input    184 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 3     
	   4 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  17 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   7 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 22    
	   6 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 26    
	   2 Input      1 Bit        Muxes := 30    
	   6 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 28    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register tmp_reg_reg [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/vec_generator.v:181]
INFO: [Synth 8-3538] Detected potentially large (wide) register tmp_buff_reg_reg [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/vec_generator.v:196]
INFO: [Synth 8-3538] Detected potentially large (wide) register signature_reg [/home/david/Desktop/siggen-v2-vivado/siggen-v2-vivado.srcs/sources_1/imports/src/siggen.v:496]
Hierarchical RTL Component report 
Module siggen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input   9800 Bit         XORs := 2     
+---Registers : 
	             9800 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input   9800 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 1     
Module vec_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 6     
+---Registers : 
	             9800 Bit    Registers := 2     
	               14 Bit    Registers := 4     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input   9800 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module qc_shifter__1 
Detailed RTL Component Info : 
Module qc_shifter__2 
Detailed RTL Component Info : 
Module qc_shifter__3 
Detailed RTL Component Info : 
Module qc_shifter__4 
Detailed RTL Component Info : 
Module qc_shifter__5 
Detailed RTL Component Info : 
Module qc_shifter__6 
Detailed RTL Component Info : 
Module qc_shifter__7 
Detailed RTL Component Info : 
Module qc_shifter__8 
Detailed RTL Component Info : 
Module qc_shifter__9 
Detailed RTL Component Info : 
Module qc_shifter__10 
Detailed RTL Component Info : 
Module qc_shifter__11 
Detailed RTL Component Info : 
Module qc_shifter__12 
Detailed RTL Component Info : 
Module qc_shifter__13 
Detailed RTL Component Info : 
Module qc_shifter__14 
Detailed RTL Component Info : 
Module qc_shifter__15 
Detailed RTL Component Info : 
Module qc_shifter__16 
Detailed RTL Component Info : 
Module qc_shifter__17 
Detailed RTL Component Info : 
Module qc_shifter__18 
Detailed RTL Component Info : 
Module qc_shifter__19 
Detailed RTL Component Info : 
Module qc_shifter__20 
Detailed RTL Component Info : 
Module qc_shifter__21 
Detailed RTL Component Info : 
Module qc_shifter__22 
Detailed RTL Component Info : 
Module qc_shifter__23 
Detailed RTL Component Info : 
Module qc_shifter__24 
Detailed RTL Component Info : 
Module qc_shifter__25 
Detailed RTL Component Info : 
Module qc_shifter__26 
Detailed RTL Component Info : 
Module qc_shifter__27 
Detailed RTL Component Info : 
Module qc_shifter__28 
Detailed RTL Component Info : 
Module qc_shifter__29 
Detailed RTL Component Info : 
Module qc_shifter__30 
Detailed RTL Component Info : 
Module qc_shifter__31 
Detailed RTL Component Info : 
Module qc_shifter__32 
Detailed RTL Component Info : 
Module qc_shifter__33 
Detailed RTL Component Info : 
Module qc_shifter__34 
Detailed RTL Component Info : 
Module qc_shifter__35 
Detailed RTL Component Info : 
Module qc_shifter__36 
Detailed RTL Component Info : 
Module qc_shifter__37 
Detailed RTL Component Info : 
Module qc_shifter__38 
Detailed RTL Component Info : 
Module qc_shifter__39 
Detailed RTL Component Info : 
Module qc_shifter__40 
Detailed RTL Component Info : 
Module qc_shifter__41 
Detailed RTL Component Info : 
Module qc_shifter__42 
Detailed RTL Component Info : 
Module qc_shifter__43 
Detailed RTL Component Info : 
Module qc_shifter__44 
Detailed RTL Component Info : 
Module qc_shifter__45 
Detailed RTL Component Info : 
Module qc_shifter__46 
Detailed RTL Component Info : 
Module qc_shifter__47 
Detailed RTL Component Info : 
Module qc_shifter__48 
Detailed RTL Component Info : 
Module qc_shifter__49 
Detailed RTL Component Info : 
Module qc_shifter__50 
Detailed RTL Component Info : 
Module qc_shifter__51 
Detailed RTL Component Info : 
Module qc_shifter__52 
Detailed RTL Component Info : 
Module qc_shifter__53 
Detailed RTL Component Info : 
Module qc_shifter__54 
Detailed RTL Component Info : 
Module qc_shifter__55 
Detailed RTL Component Info : 
Module qc_shifter__56 
Detailed RTL Component Info : 
Module qc_shifter__57 
Detailed RTL Component Info : 
Module qc_shifter__58 
Detailed RTL Component Info : 
Module qc_shifter__59 
Detailed RTL Component Info : 
Module qc_shifter__60 
Detailed RTL Component Info : 
Module qc_shifter__61 
Detailed RTL Component Info : 
Module qc_shifter__62 
Detailed RTL Component Info : 
Module qc_shifter__63 
Detailed RTL Component Info : 
Module qc_shifter__64 
Detailed RTL Component Info : 
Module qc_shifter__65 
Detailed RTL Component Info : 
Module qc_shifter__66 
Detailed RTL Component Info : 
Module qc_shifter__67 
Detailed RTL Component Info : 
Module qc_shifter__68 
Detailed RTL Component Info : 
Module qc_shifter__69 
Detailed RTL Component Info : 
Module qc_shifter__70 
Detailed RTL Component Info : 
Module qc_shifter__71 
Detailed RTL Component Info : 
Module qc_shifter__72 
Detailed RTL Component Info : 
Module qc_shifter__73 
Detailed RTL Component Info : 
Module qc_shifter__74 
Detailed RTL Component Info : 
Module qc_shifter__75 
Detailed RTL Component Info : 
Module qc_shifter__76 
Detailed RTL Component Info : 
Module qc_shifter__77 
Detailed RTL Component Info : 
Module qc_shifter__78 
Detailed RTL Component Info : 
Module qc_shifter__79 
Detailed RTL Component Info : 
Module qc_shifter__80 
Detailed RTL Component Info : 
Module qc_shifter__81 
Detailed RTL Component Info : 
Module qc_shifter__82 
Detailed RTL Component Info : 
Module qc_shifter__83 
Detailed RTL Component Info : 
Module qc_shifter__84 
Detailed RTL Component Info : 
Module qc_shifter__85 
Detailed RTL Component Info : 
Module qc_shifter__86 
Detailed RTL Component Info : 
Module qc_shifter__87 
Detailed RTL Component Info : 
Module qc_shifter__88 
Detailed RTL Component Info : 
Module qc_shifter__89 
Detailed RTL Component Info : 
Module qc_shifter__90 
Detailed RTL Component Info : 
Module qc_shifter__91 
Detailed RTL Component Info : 
Module qc_shifter__92 
Detailed RTL Component Info : 
Module qc_shifter__93 
Detailed RTL Component Info : 
Module qc_shifter__94 
Detailed RTL Component Info : 
Module qc_shifter__95 
Detailed RTL Component Info : 
Module qc_shifter__96 
Detailed RTL Component Info : 
Module qc_shifter__97 
Detailed RTL Component Info : 
Module qc_shifter__98 
Detailed RTL Component Info : 
Module qc_shifter__99 
Detailed RTL Component Info : 
Module qc_shifter__100 
Detailed RTL Component Info : 
Module qc_shifter__101 
Detailed RTL Component Info : 
Module qc_shifter__102 
Detailed RTL Component Info : 
Module qc_shifter__103 
Detailed RTL Component Info : 
Module qc_shifter__104 
Detailed RTL Component Info : 
Module qc_shifter__105 
Detailed RTL Component Info : 
Module qc_shifter__106 
Detailed RTL Component Info : 
Module qc_shifter__107 
Detailed RTL Component Info : 
Module qc_shifter__108 
Detailed RTL Component Info : 
Module qc_shifter__109 
Detailed RTL Component Info : 
Module qc_shifter__110 
Detailed RTL Component Info : 
Module qc_shifter__111 
Detailed RTL Component Info : 
Module qc_shifter__112 
Detailed RTL Component Info : 
Module qc_shifter__113 
Detailed RTL Component Info : 
Module qc_shifter__114 
Detailed RTL Component Info : 
Module qc_shifter__115 
Detailed RTL Component Info : 
Module qc_shifter__116 
Detailed RTL Component Info : 
Module qc_shifter__117 
Detailed RTL Component Info : 
Module qc_shifter__118 
Detailed RTL Component Info : 
Module qc_shifter__119 
Detailed RTL Component Info : 
Module qc_shifter__120 
Detailed RTL Component Info : 
Module qc_shifter__121 
Detailed RTL Component Info : 
Module qc_shifter__122 
Detailed RTL Component Info : 
Module qc_shifter__123 
Detailed RTL Component Info : 
Module qc_shifter__124 
Detailed RTL Component Info : 
Module qc_shifter__125 
Detailed RTL Component Info : 
Module qc_shifter__126 
Detailed RTL Component Info : 
Module qc_shifter__127 
Detailed RTL Component Info : 
Module qc_shifter__128 
Detailed RTL Component Info : 
Module qc_shifter__129 
Detailed RTL Component Info : 
Module qc_shifter__130 
Detailed RTL Component Info : 
Module qc_shifter__131 
Detailed RTL Component Info : 
Module qc_shifter__132 
Detailed RTL Component Info : 
Module qc_shifter__133 
Detailed RTL Component Info : 
Module qc_shifter__134 
Detailed RTL Component Info : 
Module qc_shifter__135 
Detailed RTL Component Info : 
Module qc_shifter__136 
Detailed RTL Component Info : 
Module qc_shifter__137 
Detailed RTL Component Info : 
Module qc_shifter__138 
Detailed RTL Component Info : 
Module qc_shifter__139 
Detailed RTL Component Info : 
Module qc_shifter__140 
Detailed RTL Component Info : 
Module qc_shifter__141 
Detailed RTL Component Info : 
Module qc_shifter__142 
Detailed RTL Component Info : 
Module qc_shifter__143 
Detailed RTL Component Info : 
Module qc_shifter__144 
Detailed RTL Component Info : 
Module qc_shifter__145 
Detailed RTL Component Info : 
Module qc_shifter__146 
Detailed RTL Component Info : 
Module qc_shifter__147 
Detailed RTL Component Info : 
Module qc_shifter__148 
Detailed RTL Component Info : 
Module qc_shifter__149 
Detailed RTL Component Info : 
Module qc_shifter__150 
Detailed RTL Component Info : 
Module qc_shifter__151 
Detailed RTL Component Info : 
Module qc_shifter__152 
Detailed RTL Component Info : 
Module qc_shifter__153 
Detailed RTL Component Info : 
Module qc_shifter__154 
Detailed RTL Component Info : 
Module qc_shifter__155 
Detailed RTL Component Info : 
Module qc_shifter__156 
Detailed RTL Component Info : 
Module qc_shifter__157 
Detailed RTL Component Info : 
Module qc_shifter__158 
Detailed RTL Component Info : 
Module qc_shifter__159 
Detailed RTL Component Info : 
Module qc_shifter__160 
Detailed RTL Component Info : 
Module qc_shifter__161 
Detailed RTL Component Info : 
Module qc_shifter__162 
Detailed RTL Component Info : 
Module qc_shifter__163 
Detailed RTL Component Info : 
Module qc_shifter__164 
Detailed RTL Component Info : 
Module qc_shifter__165 
Detailed RTL Component Info : 
Module qc_shifter__166 
Detailed RTL Component Info : 
Module qc_shifter__167 
Detailed RTL Component Info : 
Module qc_shifter__168 
Detailed RTL Component Info : 
Module qc_shifter__169 
Detailed RTL Component Info : 
Module qc_shifter__170 
Detailed RTL Component Info : 
Module qc_shifter__171 
Detailed RTL Component Info : 
Module qc_shifter__172 
Detailed RTL Component Info : 
Module qc_shifter__173 
Detailed RTL Component Info : 
Module qc_shifter__174 
Detailed RTL Component Info : 
Module qc_shifter__175 
Detailed RTL Component Info : 
Module qc_shifter__176 
Detailed RTL Component Info : 
Module qc_shifter__177 
Detailed RTL Component Info : 
Module qc_shifter__178 
Detailed RTL Component Info : 
Module qc_shifter__179 
Detailed RTL Component Info : 
Module qc_shifter__180 
Detailed RTL Component Info : 
Module qc_shifter__181 
Detailed RTL Component Info : 
Module qc_shifter__182 
Detailed RTL Component Info : 
Module qc_shifter__183 
Detailed RTL Component Info : 
Module qc_shifter__184 
Detailed RTL Component Info : 
Module qc_shifter__185 
Detailed RTL Component Info : 
Module qc_shifter__186 
Detailed RTL Component Info : 
Module qc_shifter__187 
Detailed RTL Component Info : 
Module qc_shifter__188 
Detailed RTL Component Info : 
Module qc_shifter__189 
Detailed RTL Component Info : 
Module qc_shifter__190 
Detailed RTL Component Info : 
Module qc_shifter__191 
Detailed RTL Component Info : 
Module qc_shifter__192 
Detailed RTL Component Info : 
Module qc_shifter__193 
Detailed RTL Component Info : 
Module qc_shifter__194 
Detailed RTL Component Info : 
Module qc_shifter__195 
Detailed RTL Component Info : 
Module qc_shifter 
Detailed RTL Component Info : 
Module best_d 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 3     
Module encoder_main 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 26    
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module CWEncode 
Detailed RTL Component Info : 
Module syngen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	              184 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    184 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 6     
Module prng_lcg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 1083.910 ; gain = 673.027
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:45 ; elapsed = 00:02:49 . Memory (MB): peak = 1104.906 ; gain = 694.023
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:02:45 ; elapsed = 00:02:49 . Memory (MB): peak = 1104.906 ; gain = 694.023
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/CW/\CW/bin2cw/FSM_onehot_next_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/CW/\FSM_onehot_next_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/PRNG/\NextState_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\FSM_onehot_next_state_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\CW/bin2cw/FSM_onehot_state_reg[0] ) is unused and will be removed from module syngen.
WARNING: [Synth 8-3332] Sequential element (\CW/bin2cw/FSM_onehot_next_state_reg[0] ) is unused and will be removed from module syngen.
WARNING: [Synth 8-3332] Sequential element (\FSM_onehot_state_reg[0] ) is unused and will be removed from module syngen.
WARNING: [Synth 8-3332] Sequential element (\FSM_onehot_next_state_reg[0] ) is unused and will be removed from module syngen.
WARNING: [Synth 8-3332] Sequential element (\NextState_reg[1] ) is unused and will be removed from module prng_lcg.
WARNING: [Synth 8-3332] Sequential element (\NextState_reg[0] ) is unused and will be removed from module prng_lcg.
WARNING: [Synth 8-3332] Sequential element (\CurrentState_reg[1] ) is unused and will be removed from module prng_lcg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vec_generatori_2/\FSM_sequential_next_state_reg[2] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:04:21 ; elapsed = 00:04:26 . Memory (MB): peak = 1600.781 ; gain = 1189.898
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:04:21 ; elapsed = 00:04:26 . Memory (MB): peak = 1600.781 ; gain = 1189.898
Finished Parallel Section  : Time (s): cpu = 00:04:21 ; elapsed = 00:04:26 . Memory (MB): peak = 1600.781 ; gain = 1189.898
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:32 ; elapsed = 00:04:37 . Memory (MB): peak = 1600.785 ; gain = 1189.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:54 ; elapsed = 00:11:01 . Memory (MB): peak = 1600.785 ; gain = 1189.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:30 ; elapsed = 00:11:37 . Memory (MB): peak = 1600.785 ; gain = 1189.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:34 ; elapsed = 00:11:41 . Memory (MB): peak = 1600.785 ; gain = 1189.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:34 ; elapsed = 00:11:41 . Memory (MB): peak = 1600.785 ; gain = 1189.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:38 ; elapsed = 00:11:45 . Memory (MB): peak = 1600.785 ; gain = 1189.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |div           |         1|
|2     |A_aux         |         1|
|3     |A             |         1|
|4     |fifo_13_to_13 |         1|
|5     |B_aux         |         1|
|6     |B             |         1|
|7     |b_2bit        |         1|
|8     |fifo_8_to_1   |         1|
|9     |mul_13bits    |         1|
|10    |mul_32bit     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |A             |     1|
|2     |A_aux         |     1|
|3     |B             |     1|
|4     |B_aux         |     1|
|5     |b_2bit        |     1|
|6     |div           |     1|
|7     |fifo_13_to_13 |     1|
|8     |fifo_8_to_1   |     1|
|9     |mul_13bits    |     1|
|10    |mul_32bit     |     1|
|11    |BUFG          |     1|
|12    |CARRY4        |    59|
|13    |LUT1          |   146|
|14    |LUT2          |  9908|
|15    |LUT3          |   305|
|16    |LUT4          |   337|
|17    |LUT5          | 19609|
|18    |LUT6          | 11922|
|19    |MUXCY_L       |    12|
|20    |XORCY         |    13|
|21    |FDCE          |     5|
|22    |FDPE          |     1|
|23    |FDRE          | 39645|
|24    |FDSE          |    22|
|25    |LD            |   120|
|26    |IBUF          |   180|
|27    |OBUF          |     5|
+------+--------------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              | 82493|
|2     |  CW            |syngen        |   851|
|3     |    CW          |CWEncode      |   406|
|4     |      bin2cw    |encoder_main  |   396|
|5     |        uut     |best_d        |   175|
|6     |  PRNG          |prng_lcg      |   180|
|7     |  vec_generator |vec_generator | 49430|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:12:00 ; elapsed = 00:12:08 . Memory (MB): peak = 1600.785 ; gain = 1189.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:12:00 ; elapsed = 00:12:08 . Memory (MB): peak = 1600.785 ; gain = 1189.902
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 124 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 4 instances
  LD => LDCE: 120 instances

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:12:10 ; elapsed = 00:12:18 . Memory (MB): peak = 1600.785 ; gain = 1113.844
# write_checkpoint siggen.dcp
# report_utilization -file siggen_utilization_synth.rpt -pb siggen_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1600.785 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 10:10:18 2016...
