

library ieee;
use ieee.std_logic_1164.all;
entity sipo is
 port(
 clk, clear : in std_logic;
 D: out std_logic_vector(3 downto 0);
 
 i:  in std_logic
 );
end sipo;

architecture arch of sipo is
begin
 process (clk,i)
     
 begin
 if clear = '1' then
 D <= "0000";
 elsif (CLK'event and CLK='1') then
D(3 downto 1)<=D(2 downto 0);
D(0)<=i;
 end if;
 end process;
end arch;