Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Wed Aug 30 19:31:52 2017
| Host         : linux-2fny.suse running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   392 |
| Unused register locations in slices containing registers |   939 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1149 |          359 |
| No           | No                    | Yes                    |             490 |          139 |
| No           | Yes                   | No                     |             948 |          324 |
| Yes          | No                    | No                     |             716 |          182 |
| Yes          | No                    | Yes                    |             280 |           69 |
| Yes          | Yes                   | No                     |            2990 |          792 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                                                                   Enable Signal                                                                                                                                   |                                                                                                                                           Set/Reset Signal                                                                                                                                          | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                    |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                                              |                                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                             |                1 |              1 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/sig_last_reg_out_reg_0                                                                                                                                                                    |                1 |              1 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_i_1_n_0                                                                                                                                                                                                         |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                        |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                                              |                                                                                                                                                                                                                                                                                                     |                1 |              1 |
|  system_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/sig_last_reg_out_reg_0                                                                                                                                                                    |                1 |              1 |
|  system_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                        |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                    |                1 |              1 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                               |                1 |              1 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                             |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                     |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                     |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                           |                2 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/gen[0].data_int_reg[0][9]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                     |                2 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                             |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                             |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                      |                2 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  system_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                             |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst/AS[0]                                            |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                     |                3 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst/AS[0]                                            |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                     |                3 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                                                                                     |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                                                                                     |                1 |              3 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/gpregsm1.curr_fwft_state_reg[1][0] |                1 |              3 |
|  system_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst/AS[0]                                            |                1 |              3 |
|  system_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/m_axis_fifo_ainit                                                                                                                                                                                                                                               |                2 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                             |                2 |              3 |
|  system_i/axi_dispctrl_0/inst/PXL_CLK_O       | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/gpregsm1.curr_fwft_state_reg[1][0] |                1 |              3 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/I_RST_MODULE/m_axis_fifo_ainit                                                                                                                                                                                                                                               |                2 |              3 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst/AS[0]                                            |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                             |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                          |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                          |                3 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/out_data[4]_i_1__0_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                | system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                    | system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                 | system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/LEDs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                | system_i/LEDs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                                                                                                                                                | system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/LEDs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                    | system_i/LEDs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/LEDs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                          | system_i/LEDs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                                                                                                                                                 | system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                       | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_arready_i_1_n_0                                                                                                                                                                                                     | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_awready0                                                                                                                                                                                                            | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_awready0                                                                                                                                                                                                            | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_arready_i_1_n_0                                                                                                                                                                                                     | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                                     | system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/LEDs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                                                                                                                                                | system_i/LEDs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                         | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_NUM_FRMSTR_REGISTER.num_frame_store_i_reg[5]                                                                        | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_NUM_FRMSTR_REGISTER.num_frame_store_i_reg[2]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                              |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_NUM_FRMSTR_REGISTER.num_frame_store_i_reg[5]                                                                        | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_NUM_FRMSTR_REGISTER.num_frame_store_i_reg[2]                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_1/U0/ctrlif/rd_addr[3]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/LEDs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                                                                                                                                                                                     |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                      |                1 |              4 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/rst_ps7_0_150M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                     | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                                             |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                                             |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                       | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                                               |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                                                                                                                                                                                    |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/E[0]                                                                                                                                                                           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                    |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/LEDs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                                                                                                                                                                                    |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                            | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                  |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                     |                1 |              4 |
|  system_i/axi_dispctrl_0/inst/PXL_CLK_O       | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                  | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                            |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                                                                                               |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_0                                                                                                                                                                      |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                                                                                               |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                     | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                                                                                      |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                              | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                    |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                                                                                      |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                         |                                                                                                                                                                                                                                                                                                     |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              |                                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                     | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 | system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data[4]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frmdly_vid_reg[0][0]                                                                                                                                                                                                 |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_1[0]                                                                                                                                                                      |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                    |                                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frmdly_vid_reg[0][0]                                                                                                                                                                                                 |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                          |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                         |                                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                                      | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_1[0]                                                                                                                                                                      |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_0                                                                                                                                                                      |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                             | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                                          |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                    |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                           |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/rst_ps7_0_150M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | system_i/rst_ps7_0_150M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                    |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                             | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                           |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                             | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                           |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                           | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                                          |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                           |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                             | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/next_daddr                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                     |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/E[0]                                                                                                                                                                                                                    | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/next_daddr                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                     |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                            |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/E[0]                                                                                                                                                                                                                    | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                            |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg5[23]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg2[31]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg3[23]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg3[31]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg3[15]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg2[7]_i_1_n_0                                                                                                                                                                                               | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg2[23]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg6[31]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg6[23]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg4[15]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg5[7]_i_1_n_0                                                                                                                                                                                               | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg5[31]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg5[15]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg3[7]_i_1_n_0                                                                                                                                                                                               | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg9[23]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg4[7]_i_1_n_0                                                                                                                                                                                               | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg11[31]_i_1_n_0                                                                                                                                                                                             | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg4[31]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg9[23]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]                                                                                    | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/SS[0]                                                                                                                                        |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]                                                                                    | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/SS[0]                                                                                                                                        |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                      | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[7][0]                                                                                                                                                                                                               |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                  |                                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                            |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg9[15]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg9[31]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg6[7]_i_1_n_0                                                                                                                                                                                               | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg8[7]_i_1_n_0                                                                                                                                                                                               | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg8[31]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg4[23]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg8[23]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg7[7]_i_1_n_0                                                                                                                                                                                               | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg7[31]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg6[15]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg7[23]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg7[15]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg2[31]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg11[31]_i_1_n_0                                                                                                                                                                                             | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg11[7]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg11[23]_i_1_n_0                                                                                                                                                                                             | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg12[15]_i_1_n_0                                                                                                                                                                                             | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg12[23]_i_1_n_0                                                                                                                                                                                             | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg12[7]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg2[15]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg12[31]_i_1_n_0                                                                                                                                                                                             | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg2[23]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg11[15]_i_1_n_0                                                                                                                                                                                             | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg2[7]_i_1_n_0                                                                                                                                                                                               | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg3[23]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg3[31]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg10[15]_i_1_n_0                                                                                                                                                                                             | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg3[7]_i_1_n_0                                                                                                                                                                                               | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg4[15]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg4[31]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg4[7]_i_1_n_0                                                                                                                                                                                               | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg4[23]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_1/U0/ctrl/clkgen/lrclk_count[7]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                 |                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      |                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                         | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                              | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                            |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                  |                                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                   | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                               | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[7][0]                                                                                                                                                                                                               |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg12[31]_i_1_n_0                                                                                                                                                                                             | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_1/U0/ctrl/clkgen/bclk_count[7]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                                                                                               | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg10[23]_i_1_n_0                                                                                                                                                                                             | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg10[31]_i_1_n_0                                                                                                                                                                                             | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg10[7]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg9[7]_i_1_n_0                                                                                                                                                                                               | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg9[31]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg12[7]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg10[7]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg9[7]_i_1_n_0                                                                                                                                                                                               | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg7[15]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                                                                                               | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg9[15]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg8[15]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg5[15]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg11[7]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg10[23]_i_1_n_0                                                                                                                                                                                             | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg10[31]_i_1_n_0                                                                                                                                                                                             | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg12[23]_i_1_n_0                                                                                                                                                                                             | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg10[15]_i_1_n_0                                                                                                                                                                                             | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg12[15]_i_1_n_0                                                                                                                                                                                             | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg6[7]_i_1_n_0                                                                                                                                                                                               | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg5[23]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg5[7]_i_1_n_0                                                                                                                                                                                               | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg6[15]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg11[15]_i_1_n_0                                                                                                                                                                                             | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg5[31]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg6[23]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg11[23]_i_1_n_0                                                                                                                                                                                             | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg6[31]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg2[15]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg8[23]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg7[23]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg7[31]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg3[15]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg7[7]_i_1_n_0                                                                                                                                                                                               | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg8[15]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg8[31]_i_1_n_0                                                                                                                                                                                              | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/i___1/slv_reg8[7]_i_1_n_0                                                                                                                                                                                               | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6][0]                                                                                                                             |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6][0]                                                                                                                             |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                  |                5 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                3 |             10 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_1_n_0                                                                                                                                                                                                                  |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                         | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                      | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                           |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                      |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                              |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                              |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                  |                5 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                              |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                    |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                    |                3 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                                   | system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/tick_d1_reg_0                                                                                                                                                                                                                                         |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                         |                                                                                                                                                                                                                                                                                                     |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                     |                6 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                                            |                                                                                                                                                                                                                                                                                                     |                6 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                                                     |                3 |             12 |
|  system_i/axi_dispctrl_0/inst/PXL_CLK_O       | system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg__0                                                                                                                                                                                                                       | system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/FSM_sequential_vga_state_reg[2]                                                                                                                                                                                                     |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/axi_i2s_adi_1/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr[2]_i_1__0_n_0                                                                                                                                                                                                                       |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/axi_i2s_adi_1/U0/pl330_dma_rx_gen.rx_fifo/fifo/wr_addr[2]_i_1_n_0                                                                                                                                                                                                                          |                3 |             12 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       | system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/v_cntr_reg__0                                                                                                                                                                                                                       | system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/CLR                                                                                                                                                                                                                                      |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 | system_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                     |                3 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                5 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                3 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                                                               |                3 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                                                               |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                8 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |                6 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                     |                5 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                            |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                         | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                  |                6 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                  |                6 |             14 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[12]_i_2_n_0                                                                                                                                                 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/SR[0]                                                                                                                                                                                     |                6 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                            |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                     |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                     |                3 |             14 |
|  system_i/axi_dispctrl_0/inst/PXL_CLK_O       | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[12]_i_2_n_0                                                                                                                                                 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/SR[0]                                                                                                                                                                                     |                6 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                  |                5 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/LEDs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                        |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                         |                5 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                         | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                  |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                    |                8 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                            | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                  |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                                                                                     |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_1/U0/ctrlif/E[0]                                                                                                                                                                                                                                             | system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/tick_d1_reg_0                                                                                                                                                                                                                                         |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_1/U0/ctrlif/I2S_CLK_CONTROL_REG_reg[0][0]                                                                                                                                                                                                                    | system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/tick_d1_reg_0                                                                                                                                                                                                                                         |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                         | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                  |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                  |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                  |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/next_di                                                                                                                                                                                                                | system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/DI[15]_i_1_n_0                                                                                                                                                                                                                           |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/next_di                                                                                                                                                                                                           | system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/DI[15]_i_1_n_0                                                                                                                                                                                                                      |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                6 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                |                6 |             17 |
|  system_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                6 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                5 |             17 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                5 |             17 |
|  system_i/axi_dispctrl_0/inst/PXL_CLK_O       | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_2_n_0                                                                                                                                          | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/sig_last_reg_out_reg_0                                                                                                                                                                    |                6 |             17 |
|  system_i/axi_dispctrl_0/inst/PXL_CLK_O       | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                       | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/sig_last_reg_out_reg_0                                                                                                                                                                    |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                     |                9 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                     |                9 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                6 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]                                                                                    | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                6 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[0][0] | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                            |                5 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[0][0] | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                            |                4 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                6 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                6 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |                8 |             21 |
|  system_i/axi_dispctrl_0/inst/PXL_CLK_O       | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[10][0]                             | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                              |                5 |             22 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[10][0]                             | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                              |                7 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                         | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                |               11 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_1/U0/ctrl/tx_gen.tx/E[0]                                                                                                                                                                                                                                     | system_i/axi_i2s_adi_1/U0/ctrl/tx_gen.tx/gen[0].data_int[0][31]_i_1_n_0                                                                                                                                                                                                                             |                5 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |                4 |             24 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_2_n_0                                                                                                                                          | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/sig_last_reg_out_reg_0                                                                                                                                                                    |                9 |             25 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                       | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/sig_last_reg_out_reg_0                                                                                                                                                                    |                8 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/tick_d1_reg_0                                                                                                                                                                                                                                         |               10 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                  |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |               13 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[0]_i_1_n_0                                                                                                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                           | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                  |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[0]_i_1_n_0                                                                                                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_1/U0/ctrlif/p_0_in1_out                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                     |                4 |             32 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                                                   |                6 |             32 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/SR[0]                                                                                                                                                                                                                                |               15 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                7 |             32 |
|  system_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                                                   |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                  |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/gen[0].data_int_reg[0][9]                                                                                                                                                                                                           | system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx/gen[0].data_int[0][31]_i_1__0_n_0                                                                                                                                                                                                                          |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_1/U0/pl330_dma_rx_gen.rx_fifo/fifo/p_0_in1_out__0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                     |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                                                                                   | system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |               20 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                  |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                                                                                   | system_i/axi_dispctrl_0/inst/axi_dispctrl_v1_0_S_AXI_inst/SR[0]                                                                                                                                                                                                                                     |               22 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram                                                                                                                                                                   | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                     |                8 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram                                                                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                     |                9 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                                                                                     |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |                9 |             35 |
|  system_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/FSM_sequential_vga_state_reg[2]                                                                                                                                                                                                     |               10 |             39 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                               |                                                                                                                                                                                                                                                                                                     |                5 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                               |                                                                                                                                                                                                                                                                                                     |                5 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                    |                7 |             42 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                         | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                          |                9 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                |                6 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                |                6 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                     |                7 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                     |                7 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                                  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                    |                7 |             48 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/CLR                                                                                                                                                                                                                                      |               17 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                     |               10 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                                     |               11 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                                  | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                    |               10 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                             |                                                                                                                                                                                                                                                                                                     |                9 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                             |                                                                                                                                                                                                                                                                                                     |               11 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                             |                                                                                                                                                                                                                                                                                                     |                7 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                             |                                                                                                                                                                                                                                                                                                     |                7 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frmdly_vid_reg[0][0]                                                                                                                                                                                                 |                9 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/frmdly_vid_reg[0][0]                                                                                                                                                                                                 |                8 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                            |               20 |             51 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                            |               21 |             51 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                           |               15 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                           |               16 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                  |               14 |             57 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                     |               14 |             67 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                     |               12 |             67 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                     |               17 |             68 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |               17 |             68 |
|  system_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                              |               14 |             68 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                              |               14 |             68 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       | system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/frm_width__1                                                                                                                                                                                                                        | system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/CLR                                                                                                                                                                                                                                      |               22 |             98 |
|  system_i/axi_dispctrl_0/inst/PXL_CLK_O       | system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/frm_width__1                                                                                                                                                                                                                        | system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/FSM_sequential_vga_state_reg[2]                                                                                                                                                                                                     |               24 |             98 |
|  system_i/axi_dispctrl_0/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                     |               21 |            104 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |               40 |            122 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |               33 |            122 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                 | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |               28 |            141 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                 | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg                                                                                                                                                                                               |               27 |            141 |
|  system_i/axi_dispctrl_1/inst/PXL_CLK_O       |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                     |               50 |            191 |
|  system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                     |              141 |            398 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                     |              151 |            462 |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    15 |
| 2      |                    12 |
| 3      |                    16 |
| 4      |                    47 |
| 5      |                    22 |
| 6      |                     9 |
| 7      |                     6 |
| 8      |                   115 |
| 9      |                     2 |
| 10     |                    12 |
| 11     |                     2 |
| 12     |                     9 |
| 13     |                    10 |
| 14     |                     8 |
| 15     |                     6 |
| 16+    |                   101 |
+--------+-----------------------+


