Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug  2 01:54:03 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 10 -file ./report/rendering_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.577ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 1.309ns (17.873%)  route 6.015ns (82.127%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/Q
                         net (fo=29, unplaced)        1.034     2.525    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_out[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.820 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43/O
                         net (fo=1, unplaced)         1.111     3.931    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     4.055 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30/O
                         net (fo=1, unplaced)         1.111     5.166    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.290 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8/O
                         net (fo=1, unplaced)         1.111     6.401    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2/O
                         net (fo=1, unplaced)         1.111     7.636    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_y_499_fu_4114_reg[7]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.760 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1/O
                         net (fo=24, unplaced)        0.537     8.297    bd_0_i/hls_inst/inst/fragment_x_499_fu_21140
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[0]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[0]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                 -2.577    

Slack (VIOLATED) :        -2.577ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 1.309ns (17.873%)  route 6.015ns (82.127%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/Q
                         net (fo=29, unplaced)        1.034     2.525    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_out[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.820 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43/O
                         net (fo=1, unplaced)         1.111     3.931    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     4.055 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30/O
                         net (fo=1, unplaced)         1.111     5.166    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.290 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8/O
                         net (fo=1, unplaced)         1.111     6.401    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2/O
                         net (fo=1, unplaced)         1.111     7.636    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_y_499_fu_4114_reg[7]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.760 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1/O
                         net (fo=24, unplaced)        0.537     8.297    bd_0_i/hls_inst/inst/fragment_x_499_fu_21140
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[1]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[1]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                 -2.577    

Slack (VIOLATED) :        -2.577ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 1.309ns (17.873%)  route 6.015ns (82.127%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/Q
                         net (fo=29, unplaced)        1.034     2.525    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_out[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.820 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43/O
                         net (fo=1, unplaced)         1.111     3.931    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     4.055 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30/O
                         net (fo=1, unplaced)         1.111     5.166    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.290 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8/O
                         net (fo=1, unplaced)         1.111     6.401    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2/O
                         net (fo=1, unplaced)         1.111     7.636    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_y_499_fu_4114_reg[7]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.760 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1/O
                         net (fo=24, unplaced)        0.537     8.297    bd_0_i/hls_inst/inst/fragment_x_499_fu_21140
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[2]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[2]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                 -2.577    

Slack (VIOLATED) :        -2.577ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 1.309ns (17.873%)  route 6.015ns (82.127%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/Q
                         net (fo=29, unplaced)        1.034     2.525    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_out[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.820 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43/O
                         net (fo=1, unplaced)         1.111     3.931    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     4.055 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30/O
                         net (fo=1, unplaced)         1.111     5.166    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.290 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8/O
                         net (fo=1, unplaced)         1.111     6.401    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2/O
                         net (fo=1, unplaced)         1.111     7.636    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_y_499_fu_4114_reg[7]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.760 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1/O
                         net (fo=24, unplaced)        0.537     8.297    bd_0_i/hls_inst/inst/fragment_x_499_fu_21140
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[3]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[3]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                 -2.577    

Slack (VIOLATED) :        -2.577ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 1.309ns (17.873%)  route 6.015ns (82.127%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/Q
                         net (fo=29, unplaced)        1.034     2.525    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_out[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.820 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43/O
                         net (fo=1, unplaced)         1.111     3.931    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     4.055 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30/O
                         net (fo=1, unplaced)         1.111     5.166    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.290 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8/O
                         net (fo=1, unplaced)         1.111     6.401    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2/O
                         net (fo=1, unplaced)         1.111     7.636    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_y_499_fu_4114_reg[7]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.760 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1/O
                         net (fo=24, unplaced)        0.537     8.297    bd_0_i/hls_inst/inst/fragment_x_499_fu_21140
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[4]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[4]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                 -2.577    

Slack (VIOLATED) :        -2.577ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 1.309ns (17.873%)  route 6.015ns (82.127%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/Q
                         net (fo=29, unplaced)        1.034     2.525    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_out[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.820 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43/O
                         net (fo=1, unplaced)         1.111     3.931    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     4.055 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30/O
                         net (fo=1, unplaced)         1.111     5.166    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.290 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8/O
                         net (fo=1, unplaced)         1.111     6.401    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2/O
                         net (fo=1, unplaced)         1.111     7.636    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_y_499_fu_4114_reg[7]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.760 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1/O
                         net (fo=24, unplaced)        0.537     8.297    bd_0_i/hls_inst/inst/fragment_x_499_fu_21140
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[5]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[5]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                 -2.577    

Slack (VIOLATED) :        -2.577ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 1.309ns (17.873%)  route 6.015ns (82.127%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/Q
                         net (fo=29, unplaced)        1.034     2.525    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_out[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.820 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43/O
                         net (fo=1, unplaced)         1.111     3.931    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     4.055 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30/O
                         net (fo=1, unplaced)         1.111     5.166    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.290 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8/O
                         net (fo=1, unplaced)         1.111     6.401    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2/O
                         net (fo=1, unplaced)         1.111     7.636    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_y_499_fu_4114_reg[7]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.760 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1/O
                         net (fo=24, unplaced)        0.537     8.297    bd_0_i/hls_inst/inst/fragment_x_499_fu_21140
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[6]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[6]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                 -2.577    

Slack (VIOLATED) :        -2.577ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 1.309ns (17.873%)  route 6.015ns (82.127%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/Q
                         net (fo=29, unplaced)        1.034     2.525    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_out[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.820 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43/O
                         net (fo=1, unplaced)         1.111     3.931    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     4.055 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30/O
                         net (fo=1, unplaced)         1.111     5.166    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.290 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8/O
                         net (fo=1, unplaced)         1.111     6.401    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2/O
                         net (fo=1, unplaced)         1.111     7.636    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_y_499_fu_4114_reg[7]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.760 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1/O
                         net (fo=24, unplaced)        0.537     8.297    bd_0_i/hls_inst/inst/fragment_x_499_fu_21140
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[7]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[7]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                 -2.577    

Slack (VIOLATED) :        -2.577ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fragment_y_499_fu_4114_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 1.309ns (17.873%)  route 6.015ns (82.127%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/Q
                         net (fo=29, unplaced)        1.034     2.525    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_out[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.820 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43/O
                         net (fo=1, unplaced)         1.111     3.931    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     4.055 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30/O
                         net (fo=1, unplaced)         1.111     5.166    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.290 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8/O
                         net (fo=1, unplaced)         1.111     6.401    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2/O
                         net (fo=1, unplaced)         1.111     7.636    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_y_499_fu_4114_reg[7]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.760 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1/O
                         net (fo=24, unplaced)        0.537     8.297    bd_0_i/hls_inst/inst/fragment_x_499_fu_21140
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_y_499_fu_4114_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_y_499_fu_4114_reg[0]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/inst/fragment_y_499_fu_4114_reg[0]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                 -2.577    

Slack (VIOLATED) :        -2.577ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fragment_y_499_fu_4114_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 1.309ns (17.873%)  route 6.015ns (82.127%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[3]/Q
                         net (fo=29, unplaced)        1.034     2.525    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_out[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.820 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43/O
                         net (fo=1, unplaced)         1.111     3.931    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_43_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     4.055 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30/O
                         net (fo=1, unplaced)         1.111     5.166    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_30_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.290 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8/O
                         net (fo=1, unplaced)         1.111     6.401    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_8_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     6.525 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_z_499_fu_6114[7]_i_2/O
                         net (fo=1, unplaced)         1.111     7.636    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_y_499_fu_4114_reg[7]
                         LUT6 (Prop_lut6_I1_O)        0.124     7.760 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/fragment_z_499_fu_6114[7]_i_1/O
                         net (fo=24, unplaced)        0.537     8.297    bd_0_i/hls_inst/inst/fragment_x_499_fu_21140
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_y_499_fu_4114_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15151, unset)        0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fragment_y_499_fu_4114_reg[1]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/inst/fragment_y_499_fu_4114_reg[1]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                 -2.577    




