top: sv_chip0_hierarchy_no_mem_random

include_all_verilog_files: yes
clocks:
  - name: clk
    period: 100
