;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Top : 
  module IMEM : 
    input clock : Clock
    input reset : Reset
    output io : {flip address : UInt<32>, flip dataIn : UInt<32>, flip wen : UInt<1>, dataOut : UInt<32>}
    
    cmem async_mem : UInt<32>[256] @[IMEM.scala 31:24]
    when io.wen : @[IMEM.scala 35:5]
      node _T = bits(io.address, 7, 0)
      write mport MPORT = async_mem[_T], clock
      MPORT <= io.dataIn
      skip @[IMEM.scala 35:5]
    node _address_pc_T = mux(UInt<1>("h00"), UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12]
    node _address_pc_T_1 = cat(_address_pc_T, io.address) @[IMEM.scala 39:35]
    node address_pc = shr(_address_pc_T_1, 2) @[IMEM.scala 39:49]
    node _io_dataOut_T = bits(address_pc, 7, 0) @[IMEM.scala 43:33]
    read mport io_dataOut_MPORT = async_mem[_io_dataOut_T], clock @[IMEM.scala 43:33]
    io.dataOut <= io_dataOut_MPORT @[IMEM.scala 43:16]
    
  module PC : 
    input clock : Clock
    input reset : Reset
    output io : {flip en_jump : UInt<1>, flip br_imm : SInt<32>, flip jalr_en_pc : UInt<1>, out : SInt<10>}
    
    reg counter : SInt<10>, clock with : (reset => (reset, asSInt(UInt<10>("h00")))) @[PC.scala 14:27]
    node _count_buffer_T = eq(counter, asSInt(UInt<12>("h0400"))) @[PC.scala 17:96]
    node _count_buffer_T_1 = add(counter, asSInt(UInt<4>("h04"))) @[PC.scala 18:46]
    node _count_buffer_T_2 = tail(_count_buffer_T_1, 1) @[PC.scala 18:46]
    node _count_buffer_T_3 = asSInt(_count_buffer_T_2) @[PC.scala 18:46]
    node _count_buffer_T_4 = mux(_count_buffer_T, asSInt(UInt<1>("h00")), _count_buffer_T_3) @[PC.scala 17:86]
    node _count_buffer_T_5 = mux(io.en_jump, io.br_imm, _count_buffer_T_4) @[PC.scala 17:57]
    node count_buffer = mux(io.jalr_en_pc, io.br_imm, _count_buffer_T_5) @[PC.scala 17:27]
    counter <= count_buffer @[PC.scala 20:13]
    io.out <= counter @[PC.scala 22:12]
    
  module RegisterFile : 
    input clock : Clock
    input reset : Reset
    output io : {flip raddr1 : UInt<5>, flip raddr2 : UInt<5>, rdata1 : UInt<32>, rdata2 : UInt<32>, flip wen : UInt<1>, flip waddr : UInt<5>, flip wdata : UInt<32>}
    
    reg regs : UInt<32>[32], clock @[RegisterFile.scala 30:20]
    node _io_rdata1_T = orr(io.raddr1) @[RegisterFile.scala 31:35]
    node _io_rdata1_T_1 = mux(_io_rdata1_T, regs[io.raddr1], UInt<1>("h00")) @[RegisterFile.scala 31:22]
    io.rdata1 <= _io_rdata1_T_1 @[RegisterFile.scala 31:15]
    node _io_rdata2_T = orr(io.raddr2) @[RegisterFile.scala 33:35]
    node _io_rdata2_T_1 = mux(_io_rdata2_T, regs[io.raddr2], UInt<1>("h00")) @[RegisterFile.scala 33:22]
    io.rdata2 <= _io_rdata2_T_1 @[RegisterFile.scala 33:15]
    node _T = orr(io.waddr) @[RegisterFile.scala 35:30]
    node _T_1 = and(io.wen, _T) @[RegisterFile.scala 35:19]
    when _T_1 : @[RegisterFile.scala 35:36]
      regs[io.waddr] <= io.wdata @[RegisterFile.scala 36:27]
      node _io_rdata1_T_2 = orr(io.raddr1) @[RegisterFile.scala 37:39]
      node _io_rdata1_T_3 = mux(_io_rdata1_T_2, regs[io.raddr1], UInt<1>("h00")) @[RegisterFile.scala 37:26]
      io.rdata1 <= _io_rdata1_T_3 @[RegisterFile.scala 37:19]
      node _io_rdata2_T_2 = orr(io.raddr2) @[RegisterFile.scala 39:39]
      node _io_rdata2_T_3 = mux(_io_rdata2_T_2, regs[io.raddr2], UInt<1>("h00")) @[RegisterFile.scala 39:26]
      io.rdata2 <= _io_rdata2_T_3 @[RegisterFile.scala 39:19]
      skip @[RegisterFile.scala 35:36]
    
  module ALU : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_A : UInt<32>, flip in_B : UInt<32>, flip alu_Op : UInt<4>, out : UInt<32>, sum : UInt<32>}
    
    node _sum_T = bits(io.alu_Op, 3, 3) @[ALU.scala 47:42]
    node _sum_T_1 = sub(UInt<1>("h00"), io.in_B) @[ALU.scala 47:49]
    node _sum_T_2 = tail(_sum_T_1, 1) @[ALU.scala 47:49]
    node _sum_T_3 = mux(_sum_T, _sum_T_2, io.in_B) @[ALU.scala 47:30]
    node _sum_T_4 = add(io.in_A, _sum_T_3) @[ALU.scala 47:25]
    node sum = tail(_sum_T_4, 1) @[ALU.scala 47:25]
    node _cmp_T = bits(io.in_A, 31, 31) @[ALU.scala 49:28]
    node _cmp_T_1 = bits(io.in_B, 31, 31) @[ALU.scala 49:51]
    node _cmp_T_2 = eq(_cmp_T, _cmp_T_1) @[ALU.scala 49:39]
    node _cmp_T_3 = bits(sum, 31, 31) @[ALU.scala 49:68]
    node _cmp_T_4 = bits(io.alu_Op, 1, 1) @[ALU.scala 50:22]
    node _cmp_T_5 = bits(io.in_B, 31, 31) @[ALU.scala 50:36]
    node _cmp_T_6 = bits(io.in_A, 31, 31) @[ALU.scala 50:59]
    node _cmp_T_7 = mux(_cmp_T_4, _cmp_T_5, _cmp_T_6) @[ALU.scala 50:8]
    node cmp = mux(_cmp_T_2, _cmp_T_3, _cmp_T_7) @[ALU.scala 49:18]
    node shamt = bits(io.in_B, 4, 0) @[ALU.scala 52:25]
    node _shin_T = bits(io.alu_Op, 3, 3) @[ALU.scala 55:33]
    node _shin_T_1 = eq(io.alu_Op, UInt<3>("h05")) @[ALU.scala 55:50]
    node _shin_T_2 = or(_shin_T, _shin_T_1) @[ALU.scala 55:37]
    node _shin_T_3 = shl(UInt<16>("h0ffff"), 16) @[Bitwise.scala 102:47]
    node _shin_T_4 = xor(UInt<32>("h0ffffffff"), _shin_T_3) @[Bitwise.scala 102:21]
    node _shin_T_5 = shr(io.in_A, 16) @[Bitwise.scala 103:21]
    node _shin_T_6 = and(_shin_T_5, _shin_T_4) @[Bitwise.scala 103:31]
    node _shin_T_7 = bits(io.in_A, 15, 0) @[Bitwise.scala 103:46]
    node _shin_T_8 = shl(_shin_T_7, 16) @[Bitwise.scala 103:65]
    node _shin_T_9 = not(_shin_T_4) @[Bitwise.scala 103:77]
    node _shin_T_10 = and(_shin_T_8, _shin_T_9) @[Bitwise.scala 103:75]
    node _shin_T_11 = or(_shin_T_6, _shin_T_10) @[Bitwise.scala 103:39]
    node _shin_T_12 = bits(_shin_T_4, 23, 0) @[Bitwise.scala 102:28]
    node _shin_T_13 = shl(_shin_T_12, 8) @[Bitwise.scala 102:47]
    node _shin_T_14 = xor(_shin_T_4, _shin_T_13) @[Bitwise.scala 102:21]
    node _shin_T_15 = shr(_shin_T_11, 8) @[Bitwise.scala 103:21]
    node _shin_T_16 = and(_shin_T_15, _shin_T_14) @[Bitwise.scala 103:31]
    node _shin_T_17 = bits(_shin_T_11, 23, 0) @[Bitwise.scala 103:46]
    node _shin_T_18 = shl(_shin_T_17, 8) @[Bitwise.scala 103:65]
    node _shin_T_19 = not(_shin_T_14) @[Bitwise.scala 103:77]
    node _shin_T_20 = and(_shin_T_18, _shin_T_19) @[Bitwise.scala 103:75]
    node _shin_T_21 = or(_shin_T_16, _shin_T_20) @[Bitwise.scala 103:39]
    node _shin_T_22 = bits(_shin_T_14, 27, 0) @[Bitwise.scala 102:28]
    node _shin_T_23 = shl(_shin_T_22, 4) @[Bitwise.scala 102:47]
    node _shin_T_24 = xor(_shin_T_14, _shin_T_23) @[Bitwise.scala 102:21]
    node _shin_T_25 = shr(_shin_T_21, 4) @[Bitwise.scala 103:21]
    node _shin_T_26 = and(_shin_T_25, _shin_T_24) @[Bitwise.scala 103:31]
    node _shin_T_27 = bits(_shin_T_21, 27, 0) @[Bitwise.scala 103:46]
    node _shin_T_28 = shl(_shin_T_27, 4) @[Bitwise.scala 103:65]
    node _shin_T_29 = not(_shin_T_24) @[Bitwise.scala 103:77]
    node _shin_T_30 = and(_shin_T_28, _shin_T_29) @[Bitwise.scala 103:75]
    node _shin_T_31 = or(_shin_T_26, _shin_T_30) @[Bitwise.scala 103:39]
    node _shin_T_32 = bits(_shin_T_24, 29, 0) @[Bitwise.scala 102:28]
    node _shin_T_33 = shl(_shin_T_32, 2) @[Bitwise.scala 102:47]
    node _shin_T_34 = xor(_shin_T_24, _shin_T_33) @[Bitwise.scala 102:21]
    node _shin_T_35 = shr(_shin_T_31, 2) @[Bitwise.scala 103:21]
    node _shin_T_36 = and(_shin_T_35, _shin_T_34) @[Bitwise.scala 103:31]
    node _shin_T_37 = bits(_shin_T_31, 29, 0) @[Bitwise.scala 103:46]
    node _shin_T_38 = shl(_shin_T_37, 2) @[Bitwise.scala 103:65]
    node _shin_T_39 = not(_shin_T_34) @[Bitwise.scala 103:77]
    node _shin_T_40 = and(_shin_T_38, _shin_T_39) @[Bitwise.scala 103:75]
    node _shin_T_41 = or(_shin_T_36, _shin_T_40) @[Bitwise.scala 103:39]
    node _shin_T_42 = bits(_shin_T_34, 30, 0) @[Bitwise.scala 102:28]
    node _shin_T_43 = shl(_shin_T_42, 1) @[Bitwise.scala 102:47]
    node _shin_T_44 = xor(_shin_T_34, _shin_T_43) @[Bitwise.scala 102:21]
    node _shin_T_45 = shr(_shin_T_41, 1) @[Bitwise.scala 103:21]
    node _shin_T_46 = and(_shin_T_45, _shin_T_44) @[Bitwise.scala 103:31]
    node _shin_T_47 = bits(_shin_T_41, 30, 0) @[Bitwise.scala 103:46]
    node _shin_T_48 = shl(_shin_T_47, 1) @[Bitwise.scala 103:65]
    node _shin_T_49 = not(_shin_T_44) @[Bitwise.scala 103:77]
    node _shin_T_50 = and(_shin_T_48, _shin_T_49) @[Bitwise.scala 103:75]
    node _shin_T_51 = or(_shin_T_46, _shin_T_50) @[Bitwise.scala 103:39]
    node shin = mux(_shin_T_2, io.in_A, _shin_T_51) @[ALU.scala 55:19]
    node _shiftr_T = bits(io.alu_Op, 0, 0) @[ALU.scala 57:36]
    node _shiftr_T_1 = bits(shin, 31, 31) @[ALU.scala 57:48]
    node shiftr_hi = and(_shiftr_T, _shiftr_T_1) @[ALU.scala 57:40]
    node _shiftr_T_2 = cat(shiftr_hi, shin) @[Cat.scala 30:58]
    node _shiftr_T_3 = asSInt(_shiftr_T_2) @[ALU.scala 57:69]
    node _shiftr_T_4 = dshr(_shiftr_T_3, shamt) @[ALU.scala 57:76]
    node shiftr = bits(_shiftr_T_4, 31, 0) @[ALU.scala 57:87]
    node _shiftl_T = shl(UInt<16>("h0ffff"), 16) @[Bitwise.scala 102:47]
    node _shiftl_T_1 = xor(UInt<32>("h0ffffffff"), _shiftl_T) @[Bitwise.scala 102:21]
    node _shiftl_T_2 = shr(shiftr, 16) @[Bitwise.scala 103:21]
    node _shiftl_T_3 = and(_shiftl_T_2, _shiftl_T_1) @[Bitwise.scala 103:31]
    node _shiftl_T_4 = bits(shiftr, 15, 0) @[Bitwise.scala 103:46]
    node _shiftl_T_5 = shl(_shiftl_T_4, 16) @[Bitwise.scala 103:65]
    node _shiftl_T_6 = not(_shiftl_T_1) @[Bitwise.scala 103:77]
    node _shiftl_T_7 = and(_shiftl_T_5, _shiftl_T_6) @[Bitwise.scala 103:75]
    node _shiftl_T_8 = or(_shiftl_T_3, _shiftl_T_7) @[Bitwise.scala 103:39]
    node _shiftl_T_9 = bits(_shiftl_T_1, 23, 0) @[Bitwise.scala 102:28]
    node _shiftl_T_10 = shl(_shiftl_T_9, 8) @[Bitwise.scala 102:47]
    node _shiftl_T_11 = xor(_shiftl_T_1, _shiftl_T_10) @[Bitwise.scala 102:21]
    node _shiftl_T_12 = shr(_shiftl_T_8, 8) @[Bitwise.scala 103:21]
    node _shiftl_T_13 = and(_shiftl_T_12, _shiftl_T_11) @[Bitwise.scala 103:31]
    node _shiftl_T_14 = bits(_shiftl_T_8, 23, 0) @[Bitwise.scala 103:46]
    node _shiftl_T_15 = shl(_shiftl_T_14, 8) @[Bitwise.scala 103:65]
    node _shiftl_T_16 = not(_shiftl_T_11) @[Bitwise.scala 103:77]
    node _shiftl_T_17 = and(_shiftl_T_15, _shiftl_T_16) @[Bitwise.scala 103:75]
    node _shiftl_T_18 = or(_shiftl_T_13, _shiftl_T_17) @[Bitwise.scala 103:39]
    node _shiftl_T_19 = bits(_shiftl_T_11, 27, 0) @[Bitwise.scala 102:28]
    node _shiftl_T_20 = shl(_shiftl_T_19, 4) @[Bitwise.scala 102:47]
    node _shiftl_T_21 = xor(_shiftl_T_11, _shiftl_T_20) @[Bitwise.scala 102:21]
    node _shiftl_T_22 = shr(_shiftl_T_18, 4) @[Bitwise.scala 103:21]
    node _shiftl_T_23 = and(_shiftl_T_22, _shiftl_T_21) @[Bitwise.scala 103:31]
    node _shiftl_T_24 = bits(_shiftl_T_18, 27, 0) @[Bitwise.scala 103:46]
    node _shiftl_T_25 = shl(_shiftl_T_24, 4) @[Bitwise.scala 103:65]
    node _shiftl_T_26 = not(_shiftl_T_21) @[Bitwise.scala 103:77]
    node _shiftl_T_27 = and(_shiftl_T_25, _shiftl_T_26) @[Bitwise.scala 103:75]
    node _shiftl_T_28 = or(_shiftl_T_23, _shiftl_T_27) @[Bitwise.scala 103:39]
    node _shiftl_T_29 = bits(_shiftl_T_21, 29, 0) @[Bitwise.scala 102:28]
    node _shiftl_T_30 = shl(_shiftl_T_29, 2) @[Bitwise.scala 102:47]
    node _shiftl_T_31 = xor(_shiftl_T_21, _shiftl_T_30) @[Bitwise.scala 102:21]
    node _shiftl_T_32 = shr(_shiftl_T_28, 2) @[Bitwise.scala 103:21]
    node _shiftl_T_33 = and(_shiftl_T_32, _shiftl_T_31) @[Bitwise.scala 103:31]
    node _shiftl_T_34 = bits(_shiftl_T_28, 29, 0) @[Bitwise.scala 103:46]
    node _shiftl_T_35 = shl(_shiftl_T_34, 2) @[Bitwise.scala 103:65]
    node _shiftl_T_36 = not(_shiftl_T_31) @[Bitwise.scala 103:77]
    node _shiftl_T_37 = and(_shiftl_T_35, _shiftl_T_36) @[Bitwise.scala 103:75]
    node _shiftl_T_38 = or(_shiftl_T_33, _shiftl_T_37) @[Bitwise.scala 103:39]
    node _shiftl_T_39 = bits(_shiftl_T_31, 30, 0) @[Bitwise.scala 102:28]
    node _shiftl_T_40 = shl(_shiftl_T_39, 1) @[Bitwise.scala 102:47]
    node _shiftl_T_41 = xor(_shiftl_T_31, _shiftl_T_40) @[Bitwise.scala 102:21]
    node _shiftl_T_42 = shr(_shiftl_T_38, 1) @[Bitwise.scala 103:21]
    node _shiftl_T_43 = and(_shiftl_T_42, _shiftl_T_41) @[Bitwise.scala 103:31]
    node _shiftl_T_44 = bits(_shiftl_T_38, 30, 0) @[Bitwise.scala 103:46]
    node _shiftl_T_45 = shl(_shiftl_T_44, 1) @[Bitwise.scala 103:65]
    node _shiftl_T_46 = not(_shiftl_T_41) @[Bitwise.scala 103:77]
    node _shiftl_T_47 = and(_shiftl_T_45, _shiftl_T_46) @[Bitwise.scala 103:75]
    node shiftl = or(_shiftl_T_43, _shiftl_T_47) @[Bitwise.scala 103:39]
    io.out <= UInt<1>("h00") @[ALU.scala 63:12]
    io.sum <= UInt<1>("h00") @[ALU.scala 64:12]
    node _T = eq(UInt<4>("h00"), io.alu_Op) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      io.out <= sum @[ALU.scala 69:20]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_1 = eq(UInt<4>("h08"), io.alu_Op) @[Conditional.scala 37:30]
      when _T_1 : @[Conditional.scala 39:67]
        io.out <= sum @[ALU.scala 74:20]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_2 = eq(UInt<4>("h02"), io.alu_Op) @[Conditional.scala 37:30]
        when _T_2 : @[Conditional.scala 39:67]
          io.out <= cmp @[ALU.scala 79:20]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_3 = eq(UInt<4>("h03"), io.alu_Op) @[Conditional.scala 37:30]
          when _T_3 : @[Conditional.scala 39:67]
            io.out <= cmp @[ALU.scala 84:20]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_4 = eq(UInt<4>("h0d"), io.alu_Op) @[Conditional.scala 37:30]
            when _T_4 : @[Conditional.scala 39:67]
              io.out <= shiftr @[ALU.scala 89:20]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_5 = eq(UInt<4>("h05"), io.alu_Op) @[Conditional.scala 37:30]
              when _T_5 : @[Conditional.scala 39:67]
                io.out <= shiftr @[ALU.scala 94:20]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_6 = eq(UInt<4>("h01"), io.alu_Op) @[Conditional.scala 37:30]
                when _T_6 : @[Conditional.scala 39:67]
                  io.out <= shiftl @[ALU.scala 99:20]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_7 = eq(UInt<4>("h07"), io.alu_Op) @[Conditional.scala 37:30]
                  when _T_7 : @[Conditional.scala 39:67]
                    node _io_out_T = and(io.in_A, io.in_B) @[ALU.scala 104:32]
                    io.out <= _io_out_T @[ALU.scala 104:20]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_8 = eq(UInt<4>("h06"), io.alu_Op) @[Conditional.scala 37:30]
                    when _T_8 : @[Conditional.scala 39:67]
                      node _io_out_T_1 = or(io.in_A, io.in_B) @[ALU.scala 109:32]
                      io.out <= _io_out_T_1 @[ALU.scala 109:20]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_9 = eq(UInt<4>("h04"), io.alu_Op) @[Conditional.scala 37:30]
                      when _T_9 : @[Conditional.scala 39:67]
                        node _io_out_T_2 = xor(io.in_A, io.in_B) @[ALU.scala 114:32]
                        io.out <= _io_out_T_2 @[ALU.scala 114:20]
                        skip @[Conditional.scala 39:67]
                      else : @[Conditional.scala 39:67]
                        node _T_10 = eq(UInt<4>("h0a"), io.alu_Op) @[Conditional.scala 37:30]
                        when _T_10 : @[Conditional.scala 39:67]
                          io.out <= io.in_A @[ALU.scala 119:20]
                          skip @[Conditional.scala 39:67]
                        else : @[Conditional.scala 39:67]
                          node _T_11 = eq(UInt<4>("h0b"), io.alu_Op) @[Conditional.scala 37:30]
                          when _T_11 : @[Conditional.scala 39:67]
                            io.out <= io.in_B @[ALU.scala 124:20]
                            skip @[Conditional.scala 39:67]
    
  module DMEM : 
    input clock : Clock
    input reset : Reset
    output io : {flip addr : UInt<10>, flip rd_enable : UInt<1>, flip wr_enable : UInt<1>, flip mask : UInt<1>[4], flip dataIn : UInt<8>[4], dataOut : UInt<8>[4]}
    
    smem Sync_memory : UInt<8>[4][1024], undefined @[DMEM.scala 20:34]
    when io.wr_enable : @[DMEM.scala 24:27]
      write mport MPORT = Sync_memory[io.addr], clock
      when io.mask[0] :
        MPORT[0] <= io.dataIn[0]
        skip
      when io.mask[1] :
        MPORT[1] <= io.dataIn[1]
        skip
      when io.mask[2] :
        MPORT[2] <= io.dataIn[2]
        skip
      when io.mask[3] :
        MPORT[3] <= io.dataIn[3]
        skip
      skip @[DMEM.scala 24:27]
    read mport MPORT_1 = Sync_memory[io.addr], clock @[DMEM.scala 29:38]
    io.dataOut[0] <= MPORT_1[0] @[DMEM.scala 29:18]
    io.dataOut[1] <= MPORT_1[1] @[DMEM.scala 29:18]
    io.dataOut[2] <= MPORT_1[2] @[DMEM.scala 29:18]
    io.dataOut[3] <= MPORT_1[3] @[DMEM.scala 29:18]
    
  module CU : 
    input clock : Clock
    input reset : Reset
    output io : {flip ins : UInt<32>, flip dmem_addr2 : UInt<2>, w_en : UInt<1>, imem_en : UInt<1>, rs1 : UInt<5>, rs2 : UInt<5>, rd : UInt<5>, r_en : UInt<1>, dmem_en : UInt<1>, immediate : UInt<32>, func3_7 : UInt<4>, br_en : UInt<1>, unbr_en : UInt<1>, mask_val : UInt<1>[4], jalr_en : UInt<1>}
    
    io.imem_en <= UInt<1>("h00") @[CU.scala 48:16]
    io.w_en <= UInt<1>("h00") @[CU.scala 50:13]
    io.br_en <= UInt<1>("h00") @[CU.scala 52:14]
    io.unbr_en <= UInt<1>("h00") @[CU.scala 54:16]
    io.jalr_en <= UInt<1>("h00") @[CU.scala 56:16]
    io.mask_val[0] <= UInt<1>("h00") @[CU.scala 58:20]
    io.mask_val[1] <= UInt<1>("h00") @[CU.scala 59:20]
    io.mask_val[2] <= UInt<1>("h00") @[CU.scala 60:20]
    io.mask_val[3] <= UInt<1>("h00") @[CU.scala 61:20]
    node _io_rs1_T = bits(io.ins, 19, 15) @[CU.scala 64:21]
    io.rs1 <= _io_rs1_T @[CU.scala 64:12]
    node _io_rs2_T = bits(io.ins, 24, 20) @[CU.scala 65:21]
    io.rs2 <= _io_rs2_T @[CU.scala 65:12]
    node _io_rd_T = bits(io.ins, 11, 7) @[CU.scala 66:20]
    io.rd <= _io_rd_T @[CU.scala 66:11]
    io.immediate <= UInt<1>("h00") @[CU.scala 67:18]
    node _io_func3_7_T = bits(io.ins, 14, 12) @[CU.scala 71:26]
    io.func3_7 <= _io_func3_7_T @[CU.scala 71:16]
    io.dmem_en <= UInt<1>("h00") @[CU.scala 81:16]
    io.r_en <= UInt<1>("h00") @[CU.scala 82:13]
    node _T = bits(io.ins, 6, 0) @[CU.scala 83:16]
    node _T_1 = eq(_T, UInt<6>("h033")) @[CU.scala 83:22]
    when _T_1 : @[CU.scala 84:5]
      io.w_en <= UInt<1>("h01") @[CU.scala 85:17]
      node io_func3_7_hi = bits(io.ins, 30, 30) @[CU.scala 86:34]
      node io_func3_7_lo = bits(io.ins, 14, 12) @[CU.scala 86:46]
      node _io_func3_7_T_1 = cat(io_func3_7_hi, io_func3_7_lo) @[Cat.scala 30:58]
      io.func3_7 <= _io_func3_7_T_1 @[CU.scala 86:20]
      skip @[CU.scala 84:5]
    else : @[CU.scala 88:5]
      node _T_2 = bits(io.ins, 6, 0) @[CU.scala 87:22]
      node _T_3 = eq(_T_2, UInt<5>("h013")) @[CU.scala 87:28]
      when _T_3 : @[CU.scala 88:5]
        io.w_en <= UInt<1>("h01") @[CU.scala 89:17]
        node _io_immediate_T = bits(io.ins, 31, 31) @[CU.scala 90:46]
        node _io_immediate_T_1 = bits(_io_immediate_T, 0, 0) @[Bitwise.scala 72:15]
        node io_immediate_hi = mux(_io_immediate_T_1, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
        node io_immediate_lo = bits(io.ins, 31, 20) @[CU.scala 90:60]
        node _io_immediate_T_2 = cat(io_immediate_hi, io_immediate_lo) @[Cat.scala 30:58]
        io.immediate <= _io_immediate_T_2 @[CU.scala 90:22]
        node _T_4 = bits(io.ins, 14, 12) @[CU.scala 92:20]
        node _T_5 = eq(_T_4, UInt<1>("h01")) @[CU.scala 92:28]
        node _T_6 = bits(io.ins, 14, 12) @[CU.scala 93:18]
        node _T_7 = eq(_T_6, UInt<3>("h05")) @[CU.scala 93:26]
        node _T_8 = or(_T_5, _T_7) @[CU.scala 93:9]
        node _T_9 = bits(io.ins, 14, 12) @[CU.scala 93:49]
        node _T_10 = eq(_T_9, UInt<4>("h0d")) @[CU.scala 93:57]
        node _T_11 = or(_T_8, _T_10) @[CU.scala 93:40]
        when _T_11 : @[CU.scala 94:9]
          node io_func3_7_hi_1 = bits(io.ins, 30, 30) @[CU.scala 95:38]
          node io_func3_7_lo_1 = bits(io.ins, 14, 12) @[CU.scala 95:50]
          node _io_func3_7_T_2 = cat(io_func3_7_hi_1, io_func3_7_lo_1) @[Cat.scala 30:58]
          io.func3_7 <= _io_func3_7_T_2 @[CU.scala 95:24]
          skip @[CU.scala 94:9]
        skip @[CU.scala 88:5]
      else : @[CU.scala 98:5]
        node _T_12 = bits(io.ins, 6, 0) @[CU.scala 97:22]
        node _T_13 = eq(_T_12, UInt<2>("h03")) @[CU.scala 97:28]
        when _T_13 : @[CU.scala 98:5]
          node _io_immediate_T_3 = bits(io.ins, 31, 31) @[CU.scala 99:46]
          node _io_immediate_T_4 = bits(_io_immediate_T_3, 0, 0) @[Bitwise.scala 72:15]
          node io_immediate_hi_1 = mux(_io_immediate_T_4, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
          node io_immediate_lo_1 = bits(io.ins, 31, 20) @[CU.scala 99:60]
          node _io_immediate_T_5 = cat(io_immediate_hi_1, io_immediate_lo_1) @[Cat.scala 30:58]
          io.immediate <= _io_immediate_T_5 @[CU.scala 99:22]
          io.w_en <= UInt<1>("h01") @[CU.scala 100:17]
          io.r_en <= UInt<1>("h01") @[CU.scala 102:17]
          skip @[CU.scala 98:5]
        else : @[CU.scala 104:5]
          node _T_14 = bits(io.ins, 6, 0) @[CU.scala 103:22]
          node _T_15 = eq(_T_14, UInt<6>("h023")) @[CU.scala 103:28]
          when _T_15 : @[CU.scala 104:5]
            node imm_temp_hi = bits(io.ins, 31, 25) @[CU.scala 105:35]
            node imm_temp_lo = bits(io.ins, 11, 7) @[CU.scala 105:50]
            node io_immediate_lo_2 = cat(imm_temp_hi, imm_temp_lo) @[Cat.scala 30:58]
            node _io_immediate_T_6 = bits(io_immediate_lo_2, 11, 11) @[CU.scala 106:46]
            node _io_immediate_T_7 = bits(_io_immediate_T_6, 0, 0) @[Bitwise.scala 72:15]
            node io_immediate_hi_2 = mux(_io_immediate_T_7, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
            node _io_immediate_T_8 = cat(io_immediate_hi_2, io_immediate_lo_2) @[Cat.scala 30:58]
            io.immediate <= _io_immediate_T_8 @[CU.scala 106:22]
            io.w_en <= UInt<1>("h00") @[CU.scala 107:17]
            io.r_en <= UInt<1>("h01") @[CU.scala 109:17]
            io.dmem_en <= UInt<1>("h01") @[CU.scala 111:20]
            node _T_16 = bits(io.ins, 14, 12) @[CU.scala 113:20]
            node _T_17 = eq(_T_16, UInt<1>("h00")) @[CU.scala 113:28]
            when _T_17 : @[CU.scala 114:9]
              node _T_18 = eq(io.dmem_addr2, UInt<1>("h00")) @[CU.scala 115:32]
              when _T_18 : @[CU.scala 116:13]
                io.mask_val[0] <= UInt<1>("h01") @[CU.scala 117:32]
                io.mask_val[1] <= UInt<1>("h00") @[CU.scala 118:32]
                io.mask_val[2] <= UInt<1>("h00") @[CU.scala 119:32]
                io.mask_val[3] <= UInt<1>("h00") @[CU.scala 120:32]
                skip @[CU.scala 116:13]
              else : @[CU.scala 122:13]
                node _T_19 = eq(io.dmem_addr2, UInt<1>("h01")) @[CU.scala 121:38]
                when _T_19 : @[CU.scala 122:13]
                  io.mask_val[0] <= UInt<1>("h00") @[CU.scala 123:32]
                  io.mask_val[1] <= UInt<1>("h01") @[CU.scala 124:32]
                  io.mask_val[2] <= UInt<1>("h00") @[CU.scala 125:32]
                  io.mask_val[3] <= UInt<1>("h00") @[CU.scala 126:32]
                  skip @[CU.scala 122:13]
                else : @[CU.scala 128:13]
                  node _T_20 = eq(io.dmem_addr2, UInt<2>("h02")) @[CU.scala 127:38]
                  when _T_20 : @[CU.scala 128:13]
                    io.mask_val[0] <= UInt<1>("h00") @[CU.scala 129:32]
                    io.mask_val[1] <= UInt<1>("h00") @[CU.scala 130:32]
                    io.mask_val[2] <= UInt<1>("h01") @[CU.scala 131:32]
                    io.mask_val[3] <= UInt<1>("h00") @[CU.scala 132:32]
                    skip @[CU.scala 128:13]
                  else : @[CU.scala 134:13]
                    node _T_21 = eq(io.dmem_addr2, UInt<2>("h03")) @[CU.scala 133:38]
                    when _T_21 : @[CU.scala 134:13]
                      io.mask_val[0] <= UInt<1>("h00") @[CU.scala 135:32]
                      io.mask_val[1] <= UInt<1>("h00") @[CU.scala 136:32]
                      io.mask_val[2] <= UInt<1>("h00") @[CU.scala 137:32]
                      io.mask_val[3] <= UInt<1>("h01") @[CU.scala 138:32]
                      skip @[CU.scala 134:13]
              skip @[CU.scala 114:9]
            else : @[CU.scala 142:9]
              node _T_22 = bits(io.ins, 14, 12) @[CU.scala 141:26]
              node _T_23 = eq(_T_22, UInt<1>("h01")) @[CU.scala 141:34]
              when _T_23 : @[CU.scala 142:9]
                node _T_24 = eq(io.dmem_addr2, UInt<1>("h00")) @[CU.scala 143:32]
                when _T_24 : @[CU.scala 144:13]
                  io.mask_val[0] <= UInt<1>("h01") @[CU.scala 145:32]
                  io.mask_val[1] <= UInt<1>("h01") @[CU.scala 146:32]
                  io.mask_val[2] <= UInt<1>("h00") @[CU.scala 147:32]
                  io.mask_val[3] <= UInt<1>("h00") @[CU.scala 148:32]
                  skip @[CU.scala 144:13]
                else : @[CU.scala 150:13]
                  node _T_25 = eq(io.dmem_addr2, UInt<1>("h01")) @[CU.scala 149:38]
                  when _T_25 : @[CU.scala 150:13]
                    io.mask_val[0] <= UInt<1>("h00") @[CU.scala 151:32]
                    io.mask_val[1] <= UInt<1>("h01") @[CU.scala 152:32]
                    io.mask_val[2] <= UInt<1>("h01") @[CU.scala 153:32]
                    io.mask_val[3] <= UInt<1>("h00") @[CU.scala 154:32]
                    skip @[CU.scala 150:13]
                  else : @[CU.scala 156:13]
                    node _T_26 = eq(io.dmem_addr2, UInt<2>("h02")) @[CU.scala 155:38]
                    when _T_26 : @[CU.scala 156:13]
                      io.mask_val[0] <= UInt<1>("h00") @[CU.scala 157:32]
                      io.mask_val[1] <= UInt<1>("h00") @[CU.scala 158:32]
                      io.mask_val[2] <= UInt<1>("h01") @[CU.scala 159:32]
                      io.mask_val[3] <= UInt<1>("h01") @[CU.scala 160:32]
                      skip @[CU.scala 156:13]
                    else : @[CU.scala 162:13]
                      node _T_27 = eq(io.dmem_addr2, UInt<2>("h03")) @[CU.scala 161:38]
                      when _T_27 : @[CU.scala 162:13]
                        io.mask_val[0] <= UInt<1>("h01") @[CU.scala 163:32]
                        io.mask_val[1] <= UInt<1>("h00") @[CU.scala 164:32]
                        io.mask_val[2] <= UInt<1>("h00") @[CU.scala 165:32]
                        io.mask_val[3] <= UInt<1>("h01") @[CU.scala 166:32]
                        skip @[CU.scala 162:13]
                skip @[CU.scala 142:9]
              else : @[CU.scala 170:9]
                node _T_28 = bits(io.ins, 14, 12) @[CU.scala 169:26]
                node _T_29 = eq(_T_28, UInt<2>("h02")) @[CU.scala 169:34]
                when _T_29 : @[CU.scala 170:9]
                  node _T_30 = eq(io.dmem_addr2, UInt<1>("h00")) @[CU.scala 171:32]
                  when _T_30 : @[CU.scala 172:13]
                    io.mask_val[0] <= UInt<1>("h01") @[CU.scala 173:32]
                    io.mask_val[1] <= UInt<1>("h01") @[CU.scala 174:32]
                    io.mask_val[2] <= UInt<1>("h01") @[CU.scala 175:32]
                    io.mask_val[3] <= UInt<1>("h01") @[CU.scala 176:32]
                    skip @[CU.scala 172:13]
                  else : @[CU.scala 177:24]
                    io.mask_val[0] <= UInt<1>("h01") @[CU.scala 178:32]
                    io.mask_val[1] <= UInt<1>("h01") @[CU.scala 179:32]
                    io.mask_val[2] <= UInt<1>("h01") @[CU.scala 180:32]
                    io.mask_val[3] <= UInt<1>("h01") @[CU.scala 181:32]
                    skip @[CU.scala 177:24]
                  skip @[CU.scala 170:9]
            skip @[CU.scala 104:5]
          else : @[CU.scala 188:5]
            node _T_31 = bits(io.ins, 6, 0) @[CU.scala 187:22]
            node _T_32 = eq(_T_31, UInt<6>("h037")) @[CU.scala 187:28]
            when _T_32 : @[CU.scala 188:5]
              node io_immediate_hi_3 = bits(io.ins, 31, 12) @[CU.scala 189:36]
              node io_immediate_lo_3 = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
              node _io_immediate_T_9 = cat(io_immediate_hi_3, io_immediate_lo_3) @[Cat.scala 30:58]
              io.immediate <= _io_immediate_T_9 @[CU.scala 189:22]
              io.w_en <= UInt<1>("h01") @[CU.scala 190:17]
              io.func3_7 <= UInt<1>("h00") @[CU.scala 191:20]
              skip @[CU.scala 188:5]
            else : @[CU.scala 193:5]
              node _T_33 = bits(io.ins, 6, 0) @[CU.scala 192:22]
              node _T_34 = eq(_T_33, UInt<5>("h017")) @[CU.scala 192:28]
              when _T_34 : @[CU.scala 193:5]
                node _io_immediate_T_10 = bits(io.ins, 31, 12) @[CU.scala 194:33]
                node _io_immediate_T_11 = shl(_io_immediate_T_10, 12) @[CU.scala 194:43]
                io.immediate <= _io_immediate_T_11 @[CU.scala 194:22]
                io.w_en <= UInt<1>("h01") @[CU.scala 195:17]
                io.func3_7 <= UInt<1>("h00") @[CU.scala 196:20]
                skip @[CU.scala 193:5]
              else : @[CU.scala 198:5]
                node _T_35 = bits(io.ins, 6, 0) @[CU.scala 197:22]
                node _T_36 = eq(_T_35, UInt<7>("h063")) @[CU.scala 197:28]
                when _T_36 : @[CU.scala 198:5]
                  node temp_hi_hi_hi = bits(io.ins, 31, 31) @[CU.scala 200:30]
                  node temp_hi_hi_lo = bits(io.ins, 7, 7) @[CU.scala 200:42]
                  node temp_hi_lo = bits(io.ins, 30, 25) @[CU.scala 200:53]
                  node temp_lo_hi = bits(io.ins, 11, 8) @[CU.scala 200:67]
                  node temp_lo = cat(temp_lo_hi, UInt<1>("h00")) @[Cat.scala 30:58]
                  node temp_hi_hi = cat(temp_hi_hi_hi, temp_hi_hi_lo) @[Cat.scala 30:58]
                  node temp_hi = cat(temp_hi_hi, temp_hi_lo) @[Cat.scala 30:58]
                  node io_immediate_lo_4 = cat(temp_hi, temp_lo) @[Cat.scala 30:58]
                  node _io_immediate_T_12 = bits(io_immediate_lo_4, 12, 12) @[CU.scala 201:43]
                  node _io_immediate_T_13 = bits(_io_immediate_T_12, 0, 0) @[Bitwise.scala 72:15]
                  node io_immediate_hi_4 = mux(_io_immediate_T_13, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12]
                  node _io_immediate_T_14 = cat(io_immediate_hi_4, io_immediate_lo_4) @[Cat.scala 30:58]
                  io.immediate <= _io_immediate_T_14 @[CU.scala 201:22]
                  io.w_en <= UInt<1>("h00") @[CU.scala 202:17]
                  node _io_func3_7_T_3 = bits(io.ins, 14, 12) @[CU.scala 203:29]
                  io.func3_7 <= _io_func3_7_T_3 @[CU.scala 203:20]
                  io.br_en <= UInt<1>("h01") @[CU.scala 204:18]
                  skip @[CU.scala 198:5]
                else : @[CU.scala 206:5]
                  node _T_37 = bits(io.ins, 6, 0) @[CU.scala 205:22]
                  node _T_38 = eq(_T_37, UInt<7>("h06f")) @[CU.scala 205:28]
                  when _T_38 : @[CU.scala 206:5]
                    node temp_hi_hi_hi_1 = bits(io.ins, 31, 31) @[CU.scala 208:31]
                    node temp_hi_hi_lo_1 = bits(io.ins, 19, 12) @[CU.scala 208:42]
                    node temp_hi_lo_1 = bits(io.ins, 20, 20) @[CU.scala 208:56]
                    node temp_lo_hi_1 = bits(io.ins, 30, 21) @[CU.scala 208:67]
                    node temp_lo_1 = cat(temp_lo_hi_1, UInt<1>("h00")) @[Cat.scala 30:58]
                    node temp_hi_hi_1 = cat(temp_hi_hi_hi_1, temp_hi_hi_lo_1) @[Cat.scala 30:58]
                    node temp_hi_1 = cat(temp_hi_hi_1, temp_hi_lo_1) @[Cat.scala 30:58]
                    node io_immediate_lo_5 = cat(temp_hi_1, temp_lo_1) @[Cat.scala 30:58]
                    node _io_immediate_T_15 = bits(io_immediate_lo_5, 20, 20) @[CU.scala 209:43]
                    node _io_immediate_T_16 = bits(_io_immediate_T_15, 0, 0) @[Bitwise.scala 72:15]
                    node io_immediate_hi_5 = mux(_io_immediate_T_16, UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12]
                    node _io_immediate_T_17 = cat(io_immediate_hi_5, io_immediate_lo_5) @[Cat.scala 30:58]
                    io.immediate <= _io_immediate_T_17 @[CU.scala 209:22]
                    io.w_en <= UInt<1>("h01") @[CU.scala 210:17]
                    io.func3_7 <= UInt<1>("h00") @[CU.scala 211:21]
                    io.unbr_en <= UInt<1>("h01") @[CU.scala 212:21]
                    skip @[CU.scala 206:5]
                  else : @[CU.scala 214:5]
                    node _T_39 = bits(io.ins, 6, 0) @[CU.scala 213:22]
                    node _T_40 = eq(_T_39, UInt<7>("h067")) @[CU.scala 213:28]
                    when _T_40 : @[CU.scala 214:5]
                      node _io_immediate_T_18 = bits(io.ins, 31, 31) @[CU.scala 215:46]
                      node _io_immediate_T_19 = bits(_io_immediate_T_18, 0, 0) @[Bitwise.scala 72:15]
                      node io_immediate_hi_6 = mux(_io_immediate_T_19, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
                      node io_immediate_lo_6 = bits(io.ins, 31, 20) @[CU.scala 215:60]
                      node _io_immediate_T_20 = cat(io_immediate_hi_6, io_immediate_lo_6) @[Cat.scala 30:58]
                      io.immediate <= _io_immediate_T_20 @[CU.scala 215:22]
                      io.w_en <= UInt<1>("h01") @[CU.scala 216:17]
                      io.func3_7 <= UInt<1>("h00") @[CU.scala 217:20]
                      io.jalr_en <= UInt<1>("h01") @[CU.scala 218:20]
                      skip @[CU.scala 214:5]
    
  module Branch : 
    input clock : Clock
    input reset : Reset
    output io : {flip func3 : UInt<3>, flip br_ins : UInt<1>, flip inpA : UInt<32>, flip inpB : UInt<32>, br_taken : UInt<1>}
    
    io.br_taken <= UInt<1>("h00") @[Branch.scala 30:17]
    when io.br_ins : @[Branch.scala 32:5]
      node _T = eq(UInt<1>("h00"), io.func3) @[Conditional.scala 37:30]
      when _T : @[Conditional.scala 40:58]
        node _T_1 = eq(io.inpA, io.inpB) @[Branch.scala 37:30]
        when _T_1 : @[Branch.scala 38:17]
          io.br_taken <= UInt<1>("h01") @[Branch.scala 39:33]
          skip @[Branch.scala 38:17]
        skip @[Conditional.scala 40:58]
      else : @[Conditional.scala 39:67]
        node _T_2 = eq(UInt<1>("h01"), io.func3) @[Conditional.scala 37:30]
        when _T_2 : @[Conditional.scala 39:67]
          node _T_3 = neq(io.inpA, io.inpB) @[Branch.scala 44:30]
          when _T_3 : @[Branch.scala 45:17]
            io.br_taken <= UInt<1>("h01") @[Branch.scala 46:33]
            skip @[Branch.scala 45:17]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_4 = eq(UInt<3>("h04"), io.func3) @[Conditional.scala 37:30]
          when _T_4 : @[Conditional.scala 39:67]
            node _T_5 = leq(io.inpA, io.inpB) @[Branch.scala 51:30]
            when _T_5 : @[Branch.scala 52:17]
              io.br_taken <= UInt<1>("h01") @[Branch.scala 53:33]
              skip @[Branch.scala 52:17]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_6 = eq(UInt<3>("h05"), io.func3) @[Conditional.scala 37:30]
            when _T_6 : @[Conditional.scala 39:67]
              node _T_7 = geq(io.inpA, io.inpB) @[Branch.scala 58:30]
              when _T_7 : @[Branch.scala 59:17]
                io.br_taken <= UInt<1>("h01") @[Branch.scala 60:33]
                skip @[Branch.scala 59:17]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_8 = eq(UInt<3>("h06"), io.func3) @[Conditional.scala 37:30]
              when _T_8 : @[Conditional.scala 39:67]
                node _T_9 = leq(io.inpA, io.inpB) @[Branch.scala 65:40]
                when _T_9 : @[Branch.scala 66:17]
                  io.br_taken <= UInt<1>("h01") @[Branch.scala 67:33]
                  skip @[Branch.scala 66:17]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_10 = eq(UInt<3>("h07"), io.func3) @[Conditional.scala 37:30]
                when _T_10 : @[Conditional.scala 39:67]
                  node _T_11 = geq(io.inpA, io.inpB) @[Branch.scala 72:40]
                  when _T_11 : @[Branch.scala 73:17]
                    io.br_taken <= UInt<1>("h01") @[Branch.scala 74:33]
                    skip @[Branch.scala 73:17]
                  skip @[Conditional.scala 39:67]
      skip @[Branch.scala 32:5]
    
  module Top : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip ins : UInt<32>, inst_out : UInt<32>, out : SInt<32>}
    
    inst imem_module of IMEM @[Top.scala 33:33]
    imem_module.clock <= clock
    imem_module.reset <= reset
    inst pc_module of PC @[Top.scala 34:33]
    pc_module.clock <= clock
    pc_module.reset <= reset
    inst register_module of RegisterFile @[Top.scala 35:33]
    register_module.clock <= clock
    register_module.reset <= reset
    inst alu_module of ALU @[Top.scala 36:33]
    alu_module.clock <= clock
    alu_module.reset <= reset
    inst dmem_module of DMEM @[Top.scala 37:33]
    dmem_module.clock <= clock
    dmem_module.reset <= reset
    inst cu_module of CU @[Top.scala 38:33]
    cu_module.clock <= clock
    cu_module.reset <= reset
    inst branch_module of Branch @[Top.scala 39:33]
    branch_module.clock <= clock
    branch_module.reset <= reset
    imem_module.io.wen <= cu_module.io.imem_en @[Top.scala 45:24]
    node _imem_module_io_address_T = asUInt(pc_module.io.out) @[Top.scala 52:50]
    imem_module.io.address <= _imem_module_io_address_T @[Top.scala 52:28]
    pc_module.io.jalr_en_pc <= cu_module.io.jalr_en @[Top.scala 53:29]
    io.inst_out <= io.ins @[Top.scala 55:17]
    imem_module.io.dataIn <= io.inst_out @[Top.scala 56:27]
    pc_module.io.br_imm <= asSInt(UInt<1>("h00")) @[Top.scala 58:25]
    reg again_ins : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Top.scala 60:28]
    node _T = bits(imem_module.io.dataOut, 6, 0) @[Top.scala 63:33]
    node _T_1 = eq(_T, UInt<2>("h03")) @[Top.scala 63:39]
    when _T_1 : @[Top.scala 64:5]
      node _T_2 = eq(again_ins, UInt<1>("h00")) @[Top.scala 65:24]
      when _T_2 : @[Top.scala 66:9]
        pc_module.io.jalr_en_pc <= UInt<1>("h01") @[Top.scala 67:37]
        pc_module.io.br_imm <= pc_module.io.out @[Top.scala 68:33]
        skip @[Top.scala 66:9]
      skip @[Top.scala 64:5]
    cu_module.io.ins <= imem_module.io.dataOut @[Top.scala 73:22]
    node _T_3 = eq(again_ins, UInt<1>("h01")) @[Top.scala 74:20]
    when _T_3 : @[Top.scala 75:5]
      cu_module.io.ins <= UInt<1>("h00") @[Top.scala 76:26]
      skip @[Top.scala 75:5]
    else : @[Top.scala 79:5]
      node _T_4 = bits(imem_module.io.dataOut, 6, 0) @[Top.scala 78:39]
      node _T_5 = eq(_T_4, UInt<2>("h03")) @[Top.scala 78:45]
      node _T_6 = eq(again_ins, UInt<1>("h00")) @[Top.scala 78:58]
      node _T_7 = and(_T_5, _T_6) @[Top.scala 78:55]
      when _T_7 : @[Top.scala 79:5]
        again_ins <= UInt<1>("h01") @[Top.scala 80:19]
        skip @[Top.scala 79:5]
    node _T_8 = eq(cu_module.io.ins, UInt<1>("h00")) @[Top.scala 83:28]
    when _T_8 : @[Top.scala 84:5]
      again_ins <= UInt<1>("h00") @[Top.scala 85:19]
      skip @[Top.scala 84:5]
    register_module.io.raddr1 <= cu_module.io.rs1 @[Top.scala 90:31]
    register_module.io.raddr2 <= cu_module.io.rs2 @[Top.scala 91:31]
    alu_module.io.alu_Op <= cu_module.io.func3_7 @[Top.scala 93:26]
    alu_module.io.in_A <= UInt<1>("h00") @[Top.scala 95:24]
    alu_module.io.in_B <= UInt<1>("h00") @[Top.scala 96:24]
    node _T_9 = bits(imem_module.io.dataOut, 6, 0) @[Top.scala 98:32]
    node _T_10 = eq(_T_9, UInt<6>("h033")) @[Top.scala 98:38]
    when _T_10 : @[Top.scala 99:5]
      alu_module.io.in_A <= register_module.io.rdata1 @[Top.scala 100:28]
      alu_module.io.in_B <= register_module.io.rdata2 @[Top.scala 101:28]
      node _T_11 = geq(register_module.io.rdata1, UInt<13>("h01000")) @[Top.scala 103:40]
      node _T_12 = bits(register_module.io.rdata2, 10, 10) @[Top.scala 103:78]
      node _T_13 = eq(_T_12, UInt<1>("h01")) @[Top.scala 103:83]
      node _T_14 = and(_T_11, _T_13) @[Top.scala 103:50]
      when _T_14 : @[Top.scala 104:9]
        alu_module.io.in_A <= register_module.io.rdata1 @[Top.scala 105:32]
        alu_module.io.in_B <= register_module.io.rdata2 @[Top.scala 106:32]
        skip @[Top.scala 104:9]
      else : @[Top.scala 108:9]
        node _T_15 = bits(register_module.io.rdata1, 11, 11) @[Top.scala 107:45]
        node _T_16 = eq(_T_15, UInt<1>("h01")) @[Top.scala 107:50]
        node _T_17 = geq(register_module.io.rdata2, UInt<13>("h01000")) @[Top.scala 107:87]
        node _T_18 = and(_T_16, _T_17) @[Top.scala 107:58]
        when _T_18 : @[Top.scala 108:9]
          alu_module.io.in_A <= register_module.io.rdata1 @[Top.scala 109:32]
          node _alu_module_io_in_B_T = add(register_module.io.rdata2, UInt<1>("h01")) @[Top.scala 110:61]
          node _alu_module_io_in_B_T_1 = tail(_alu_module_io_in_B_T, 1) @[Top.scala 110:61]
          alu_module.io.in_B <= _alu_module_io_in_B_T_1 @[Top.scala 110:32]
          skip @[Top.scala 108:9]
      skip @[Top.scala 99:5]
    else : @[Top.scala 114:5]
      node _T_19 = bits(imem_module.io.dataOut, 6, 0) @[Top.scala 113:38]
      node _T_20 = eq(_T_19, UInt<5>("h013")) @[Top.scala 113:45]
      when _T_20 : @[Top.scala 114:5]
        alu_module.io.in_A <= register_module.io.rdata1 @[Top.scala 115:28]
        alu_module.io.in_B <= cu_module.io.immediate @[Top.scala 116:28]
        skip @[Top.scala 114:5]
    dmem_module.io.addr <= UInt<1>("h00") @[Top.scala 122:25]
    dmem_module.io.rd_enable <= cu_module.io.r_en @[Top.scala 123:30]
    register_module.io.wen <= cu_module.io.w_en @[Top.scala 143:28]
    node _T_21 = bits(imem_module.io.dataOut, 6, 0) @[Top.scala 144:32]
    node _T_22 = eq(_T_21, UInt<2>("h03")) @[Top.scala 144:38]
    node _T_23 = and(_T_22, again_ins) @[Top.scala 144:46]
    when _T_23 : @[Top.scala 145:5]
      register_module.io.wen <= UInt<1>("h00") @[Top.scala 146:32]
      skip @[Top.scala 145:5]
    register_module.io.waddr <= cu_module.io.rd @[Top.scala 148:30]
    register_module.io.wdata <= alu_module.io.out @[Top.scala 149:30]
    branch_module.io.func3 <= cu_module.io.func3_7 @[Top.scala 151:28]
    branch_module.io.br_ins <= cu_module.io.br_en @[Top.scala 152:29]
    branch_module.io.inpA <= register_module.io.rdata1 @[Top.scala 154:27]
    branch_module.io.inpB <= register_module.io.rdata2 @[Top.scala 155:27]
    pc_module.io.en_jump <= cu_module.io.unbr_en @[Top.scala 159:26]
    node _T_24 = bits(cu_module.io.ins, 6, 0) @[Top.scala 162:26]
    node _T_25 = eq(_T_24, UInt<7>("h063")) @[Top.scala 162:32]
    when _T_25 : @[Top.scala 163:5]
      pc_module.io.en_jump <= branch_module.io.br_taken @[Top.scala 164:30]
      skip @[Top.scala 163:5]
    node _T_26 = bits(cu_module.io.ins, 6, 0) @[Top.scala 168:26]
    node _T_27 = eq(_T_26, UInt<6>("h037")) @[Top.scala 168:32]
    when _T_27 : @[Top.scala 169:5]
      register_module.io.wdata <= cu_module.io.immediate @[Top.scala 171:34]
      skip @[Top.scala 169:5]
    else : @[Top.scala 173:5]
      node _T_28 = bits(cu_module.io.ins, 6, 0) @[Top.scala 172:32]
      node _T_29 = eq(_T_28, UInt<5>("h017")) @[Top.scala 172:38]
      when _T_29 : @[Top.scala 173:5]
        node _alu_module_io_in_A_T = asUInt(pc_module.io.out) @[Top.scala 174:50]
        alu_module.io.in_A <= _alu_module_io_in_A_T @[Top.scala 174:28]
        alu_module.io.in_B <= cu_module.io.immediate @[Top.scala 175:28]
        register_module.io.wdata <= alu_module.io.out @[Top.scala 176:34]
        skip @[Top.scala 173:5]
      else : @[Top.scala 178:5]
        when branch_module.io.br_ins : @[Top.scala 178:5]
          pc_module.io.en_jump <= branch_module.io.br_taken @[Top.scala 179:30]
          node _alu_module_io_in_A_T_1 = asUInt(pc_module.io.out) @[Top.scala 185:50]
          alu_module.io.in_A <= _alu_module_io_in_A_T_1 @[Top.scala 185:28]
          alu_module.io.in_B <= cu_module.io.immediate @[Top.scala 186:28]
          alu_module.io.alu_Op <= UInt<1>("h00") @[Top.scala 187:30]
          node _pc_module_io_br_imm_T = asSInt(alu_module.io.out) @[Top.scala 188:52]
          pc_module.io.br_imm <= _pc_module_io_br_imm_T @[Top.scala 188:29]
          skip @[Top.scala 178:5]
        else : @[Top.scala 191:5]
          node _T_30 = bits(cu_module.io.ins, 6, 0) @[Top.scala 190:32]
          node _T_31 = eq(_T_30, UInt<7>("h06f")) @[Top.scala 190:38]
          when _T_31 : @[Top.scala 191:5]
            node _alu_module_io_in_A_T_2 = asUInt(pc_module.io.out) @[Top.scala 192:50]
            alu_module.io.in_A <= _alu_module_io_in_A_T_2 @[Top.scala 192:28]
            alu_module.io.in_B <= cu_module.io.immediate @[Top.scala 193:28]
            alu_module.io.alu_Op <= UInt<1>("h00") @[Top.scala 194:30]
            node _pc_module_io_br_imm_T_1 = asSInt(alu_module.io.out) @[Top.scala 195:54]
            pc_module.io.br_imm <= _pc_module_io_br_imm_T_1 @[Top.scala 195:31]
            node _register_module_io_wdata_T = asUInt(pc_module.io.out) @[Top.scala 198:56]
            node _register_module_io_wdata_T_1 = add(_register_module_io_wdata_T, UInt<3>("h04")) @[Top.scala 198:63]
            node _register_module_io_wdata_T_2 = tail(_register_module_io_wdata_T_1, 1) @[Top.scala 198:63]
            register_module.io.wdata <= _register_module_io_wdata_T_2 @[Top.scala 198:34]
            skip @[Top.scala 191:5]
          else : @[Top.scala 200:5]
            node _T_32 = bits(cu_module.io.ins, 6, 0) @[Top.scala 199:32]
            node _T_33 = eq(_T_32, UInt<7>("h067")) @[Top.scala 199:38]
            when _T_33 : @[Top.scala 200:5]
              alu_module.io.alu_Op <= UInt<1>("h00") @[Top.scala 201:30]
              alu_module.io.in_A <= register_module.io.rdata1 @[Top.scala 202:28]
              alu_module.io.in_B <= cu_module.io.immediate @[Top.scala 203:28]
              node _pc_module_io_br_imm_T_2 = asSInt(alu_module.io.out) @[Top.scala 204:52]
              pc_module.io.br_imm <= _pc_module_io_br_imm_T_2 @[Top.scala 204:29]
              pc_module.io.jalr_en_pc <= cu_module.io.jalr_en @[Top.scala 206:33]
              alu_module.io.alu_Op <= UInt<1>("h00") @[Top.scala 209:30]
              register_module.io.wdata <= alu_module.io.out @[Top.scala 211:34]
              skip @[Top.scala 200:5]
    dmem_module.io.wr_enable <= cu_module.io.dmem_en @[Top.scala 215:30]
    node _cu_module_io_dmem_addr2_T = bits(alu_module.io.out, 1, 0) @[Top.scala 218:51]
    cu_module.io.dmem_addr2 <= _cu_module_io_dmem_addr2_T @[Top.scala 218:29]
    dmem_module.io.dataIn[0] <= UInt<1>("h00") @[Top.scala 219:30]
    dmem_module.io.dataIn[1] <= UInt<1>("h00") @[Top.scala 220:30]
    dmem_module.io.dataIn[2] <= UInt<1>("h00") @[Top.scala 221:30]
    dmem_module.io.dataIn[3] <= UInt<1>("h00") @[Top.scala 222:30]
    dmem_module.io.mask[0] <= UInt<1>("h00") @[Top.scala 225:28]
    dmem_module.io.mask[1] <= UInt<1>("h00") @[Top.scala 226:28]
    dmem_module.io.mask[2] <= UInt<1>("h00") @[Top.scala 227:28]
    dmem_module.io.mask[3] <= UInt<1>("h00") @[Top.scala 228:28]
    node _T_34 = bits(cu_module.io.ins, 6, 0) @[Top.scala 232:26]
    node _T_35 = eq(_T_34, UInt<6>("h023")) @[Top.scala 232:32]
    when _T_35 : @[Top.scala 233:5]
      alu_module.io.alu_Op <= UInt<1>("h00") @[Top.scala 234:30]
      alu_module.io.in_A <= cu_module.io.immediate @[Top.scala 235:28]
      alu_module.io.in_B <= register_module.io.rdata1 @[Top.scala 236:28]
      node temp_addr = bits(alu_module.io.out, 11, 2) @[Top.scala 238:42]
      node _dmem_module_io_addr_T = bits(alu_module.io.out, 11, 2) @[Top.scala 242:49]
      dmem_module.io.addr <= _dmem_module_io_addr_T @[Top.scala 242:29]
      dmem_module.io.mask[0] <= cu_module.io.mask_val[0] @[Top.scala 243:29]
      dmem_module.io.mask[1] <= cu_module.io.mask_val[1] @[Top.scala 243:29]
      dmem_module.io.mask[2] <= cu_module.io.mask_val[2] @[Top.scala 243:29]
      dmem_module.io.mask[3] <= cu_module.io.mask_val[3] @[Top.scala 243:29]
      node _T_36 = bits(cu_module.io.ins, 14, 12) @[Top.scala 247:30]
      node _T_37 = eq(_T_36, UInt<1>("h00")) @[Top.scala 247:38]
      when _T_37 : @[Top.scala 248:9]
        node _dmem_module_io_dataIn_0_T = bits(register_module.io.rdata2, 7, 0) @[Top.scala 274:66]
        dmem_module.io.dataIn[0] <= _dmem_module_io_dataIn_0_T @[Top.scala 274:38]
        node _dmem_module_io_dataIn_1_T = bits(register_module.io.rdata2, 7, 0) @[Top.scala 275:66]
        dmem_module.io.dataIn[1] <= _dmem_module_io_dataIn_1_T @[Top.scala 275:38]
        node _dmem_module_io_dataIn_2_T = bits(register_module.io.rdata2, 7, 0) @[Top.scala 276:66]
        dmem_module.io.dataIn[2] <= _dmem_module_io_dataIn_2_T @[Top.scala 276:38]
        node _dmem_module_io_dataIn_3_T = bits(register_module.io.rdata2, 7, 0) @[Top.scala 277:66]
        dmem_module.io.dataIn[3] <= _dmem_module_io_dataIn_3_T @[Top.scala 277:38]
        skip @[Top.scala 248:9]
      else : @[Top.scala 282:9]
        node _T_38 = bits(cu_module.io.ins, 14, 12) @[Top.scala 281:36]
        node _T_39 = eq(_T_38, UInt<1>("h01")) @[Top.scala 281:44]
        when _T_39 : @[Top.scala 282:9]
          node _T_40 = eq(cu_module.io.dmem_addr2, UInt<1>("h00")) @[Top.scala 283:42]
          when _T_40 : @[Top.scala 284:13]
            node _dmem_module_io_dataIn_0_T_1 = bits(register_module.io.rdata2, 7, 0) @[Top.scala 287:70]
            dmem_module.io.dataIn[0] <= _dmem_module_io_dataIn_0_T_1 @[Top.scala 287:42]
            node _dmem_module_io_dataIn_1_T_1 = bits(register_module.io.rdata2, 15, 8) @[Top.scala 288:70]
            dmem_module.io.dataIn[1] <= _dmem_module_io_dataIn_1_T_1 @[Top.scala 288:42]
            skip @[Top.scala 284:13]
          else : @[Top.scala 293:13]
            node _T_41 = eq(cu_module.io.dmem_addr2, UInt<1>("h01")) @[Top.scala 292:48]
            when _T_41 : @[Top.scala 293:13]
              node _dmem_module_io_dataIn_1_T_2 = bits(register_module.io.rdata2, 7, 0) @[Top.scala 296:70]
              dmem_module.io.dataIn[1] <= _dmem_module_io_dataIn_1_T_2 @[Top.scala 296:42]
              node _dmem_module_io_dataIn_2_T_1 = bits(register_module.io.rdata2, 15, 8) @[Top.scala 297:70]
              dmem_module.io.dataIn[2] <= _dmem_module_io_dataIn_2_T_1 @[Top.scala 297:42]
              skip @[Top.scala 293:13]
            else : @[Top.scala 300:13]
              node _T_42 = eq(cu_module.io.dmem_addr2, UInt<2>("h02")) @[Top.scala 299:48]
              when _T_42 : @[Top.scala 300:13]
                node _dmem_module_io_dataIn_2_T_2 = bits(register_module.io.rdata2, 7, 0) @[Top.scala 303:70]
                dmem_module.io.dataIn[2] <= _dmem_module_io_dataIn_2_T_2 @[Top.scala 303:42]
                node _dmem_module_io_dataIn_3_T_1 = bits(register_module.io.rdata2, 15, 8) @[Top.scala 304:70]
                dmem_module.io.dataIn[3] <= _dmem_module_io_dataIn_3_T_1 @[Top.scala 304:42]
                skip @[Top.scala 300:13]
              else : @[Top.scala 308:13]
                node _T_43 = eq(cu_module.io.dmem_addr2, UInt<2>("h03")) @[Top.scala 307:48]
                when _T_43 : @[Top.scala 308:13]
                  node _dmem_module_io_dataIn_3_T_2 = bits(register_module.io.rdata2, 7, 0) @[Top.scala 311:70]
                  dmem_module.io.dataIn[3] <= _dmem_module_io_dataIn_3_T_2 @[Top.scala 311:42]
                  node _dmem_module_io_addr_T_1 = add(temp_addr, UInt<1>("h01")) @[Top.scala 312:50]
                  node _dmem_module_io_addr_T_2 = tail(_dmem_module_io_addr_T_1, 1) @[Top.scala 312:50]
                  dmem_module.io.addr <= _dmem_module_io_addr_T_2 @[Top.scala 312:37]
                  node _dmem_module_io_dataIn_0_T_2 = bits(register_module.io.rdata2, 15, 8) @[Top.scala 313:70]
                  dmem_module.io.dataIn[0] <= _dmem_module_io_dataIn_0_T_2 @[Top.scala 313:42]
                  skip @[Top.scala 308:13]
          skip @[Top.scala 282:9]
        else : @[Top.scala 322:9]
          node _T_44 = bits(cu_module.io.ins, 14, 12) @[Top.scala 321:36]
          node _T_45 = eq(_T_44, UInt<2>("h02")) @[Top.scala 321:44]
          when _T_45 : @[Top.scala 322:9]
            node _T_46 = eq(cu_module.io.dmem_addr2, UInt<1>("h00")) @[Top.scala 323:42]
            when _T_46 : @[Top.scala 324:13]
              node _dmem_module_io_dataIn_0_T_3 = bits(register_module.io.rdata2, 7, 0) @[Top.scala 327:70]
              dmem_module.io.dataIn[0] <= _dmem_module_io_dataIn_0_T_3 @[Top.scala 327:42]
              node _dmem_module_io_dataIn_1_T_3 = bits(register_module.io.rdata2, 15, 8) @[Top.scala 328:70]
              dmem_module.io.dataIn[1] <= _dmem_module_io_dataIn_1_T_3 @[Top.scala 328:42]
              node _dmem_module_io_dataIn_2_T_3 = bits(register_module.io.rdata2, 23, 16) @[Top.scala 329:70]
              dmem_module.io.dataIn[2] <= _dmem_module_io_dataIn_2_T_3 @[Top.scala 329:42]
              node _dmem_module_io_dataIn_3_T_3 = bits(register_module.io.rdata2, 31, 24) @[Top.scala 330:70]
              dmem_module.io.dataIn[3] <= _dmem_module_io_dataIn_3_T_3 @[Top.scala 330:42]
              skip @[Top.scala 324:13]
            else : @[Top.scala 334:56]
              node _T_47 = eq(cu_module.io.dmem_addr2, UInt<1>("h01")) @[Top.scala 334:48]
              when _T_47 : @[Top.scala 334:56]
                node _dmem_module_io_dataIn_1_T_4 = bits(register_module.io.rdata2, 7, 0) @[Top.scala 337:70]
                dmem_module.io.dataIn[1] <= _dmem_module_io_dataIn_1_T_4 @[Top.scala 337:42]
                node _dmem_module_io_dataIn_2_T_4 = bits(register_module.io.rdata2, 15, 8) @[Top.scala 338:70]
                dmem_module.io.dataIn[2] <= _dmem_module_io_dataIn_2_T_4 @[Top.scala 338:42]
                node _dmem_module_io_dataIn_3_T_4 = bits(register_module.io.rdata2, 23, 16) @[Top.scala 339:70]
                dmem_module.io.dataIn[3] <= _dmem_module_io_dataIn_3_T_4 @[Top.scala 339:42]
                node _dmem_module_io_addr_T_3 = add(temp_addr, UInt<1>("h01")) @[Top.scala 340:50]
                node _dmem_module_io_addr_T_4 = tail(_dmem_module_io_addr_T_3, 1) @[Top.scala 340:50]
                dmem_module.io.addr <= _dmem_module_io_addr_T_4 @[Top.scala 340:37]
                node _dmem_module_io_dataIn_0_T_4 = bits(register_module.io.rdata2, 31, 24) @[Top.scala 341:70]
                dmem_module.io.dataIn[0] <= _dmem_module_io_dataIn_0_T_4 @[Top.scala 341:42]
                skip @[Top.scala 334:56]
              else : @[Top.scala 347:56]
                node _T_48 = eq(cu_module.io.dmem_addr2, UInt<2>("h02")) @[Top.scala 347:48]
                when _T_48 : @[Top.scala 347:56]
                  node _dmem_module_io_dataIn_2_T_5 = bits(register_module.io.rdata2, 7, 0) @[Top.scala 350:70]
                  dmem_module.io.dataIn[2] <= _dmem_module_io_dataIn_2_T_5 @[Top.scala 350:42]
                  node _dmem_module_io_dataIn_3_T_5 = bits(register_module.io.rdata2, 15, 8) @[Top.scala 351:70]
                  dmem_module.io.dataIn[3] <= _dmem_module_io_dataIn_3_T_5 @[Top.scala 351:42]
                  node _dmem_module_io_addr_T_5 = add(temp_addr, UInt<1>("h01")) @[Top.scala 352:50]
                  node _dmem_module_io_addr_T_6 = tail(_dmem_module_io_addr_T_5, 1) @[Top.scala 352:50]
                  dmem_module.io.addr <= _dmem_module_io_addr_T_6 @[Top.scala 352:37]
                  node _dmem_module_io_dataIn_0_T_5 = bits(register_module.io.rdata2, 23, 16) @[Top.scala 353:70]
                  dmem_module.io.dataIn[0] <= _dmem_module_io_dataIn_0_T_5 @[Top.scala 353:42]
                  node _dmem_module_io_dataIn_1_T_5 = bits(register_module.io.rdata2, 31, 24) @[Top.scala 354:70]
                  dmem_module.io.dataIn[1] <= _dmem_module_io_dataIn_1_T_5 @[Top.scala 354:42]
                  skip @[Top.scala 347:56]
                else : @[Top.scala 360:56]
                  node _T_49 = eq(cu_module.io.dmem_addr2, UInt<2>("h03")) @[Top.scala 360:48]
                  when _T_49 : @[Top.scala 360:56]
                    node _dmem_module_io_dataIn_3_T_6 = bits(register_module.io.rdata2, 7, 0) @[Top.scala 363:70]
                    dmem_module.io.dataIn[3] <= _dmem_module_io_dataIn_3_T_6 @[Top.scala 363:42]
                    node _dmem_module_io_addr_T_7 = add(temp_addr, UInt<1>("h01")) @[Top.scala 364:50]
                    node _dmem_module_io_addr_T_8 = tail(_dmem_module_io_addr_T_7, 1) @[Top.scala 364:50]
                    dmem_module.io.addr <= _dmem_module_io_addr_T_8 @[Top.scala 364:37]
                    node _dmem_module_io_dataIn_0_T_6 = bits(register_module.io.rdata2, 15, 8) @[Top.scala 365:70]
                    dmem_module.io.dataIn[0] <= _dmem_module_io_dataIn_0_T_6 @[Top.scala 365:42]
                    node _dmem_module_io_dataIn_1_T_6 = bits(register_module.io.rdata2, 23, 16) @[Top.scala 366:70]
                    dmem_module.io.dataIn[1] <= _dmem_module_io_dataIn_1_T_6 @[Top.scala 366:42]
                    node _dmem_module_io_dataIn_2_T_6 = bits(register_module.io.rdata2, 31, 24) @[Top.scala 367:70]
                    dmem_module.io.dataIn[2] <= _dmem_module_io_dataIn_2_T_6 @[Top.scala 367:42]
                    skip @[Top.scala 360:56]
            skip @[Top.scala 322:9]
      skip @[Top.scala 233:5]
    node _T_50 = bits(cu_module.io.ins, 6, 0) @[Top.scala 386:26]
    node _T_51 = eq(_T_50, UInt<2>("h03")) @[Top.scala 386:32]
    when _T_51 : @[Top.scala 387:5]
      alu_module.io.alu_Op <= UInt<1>("h00") @[Top.scala 389:30]
      alu_module.io.in_A <= cu_module.io.immediate @[Top.scala 390:28]
      alu_module.io.in_B <= register_module.io.rdata1 @[Top.scala 391:28]
      node _dmem_module_io_addr_T_9 = bits(alu_module.io.out, 11, 2) @[Top.scala 394:52]
      dmem_module.io.addr <= _dmem_module_io_addr_T_9 @[Top.scala 394:32]
      node next_address = bits(alu_module.io.out, 11, 2) @[Top.scala 395:45]
      node _T_52 = eq(cu_module.io.func3_7, UInt<1>("h00")) @[Top.scala 398:35]
      when _T_52 : @[Top.scala 399:9]
        node _T_53 = eq(cu_module.io.dmem_addr2, UInt<1>("h00")) @[Top.scala 401:42]
        when _T_53 : @[Top.scala 402:13]
          node lb_num = asSInt(dmem_module.io.dataOut[0]) @[Top.scala 404:59]
          node _register_module_io_wdata_T_3 = bits(lb_num, 7, 7) @[Top.scala 405:65]
          node _register_module_io_wdata_T_4 = bits(_register_module_io_wdata_T_3, 0, 0) @[Bitwise.scala 72:15]
          node register_module_io_wdata_hi = mux(_register_module_io_wdata_T_4, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
          node register_module_io_wdata_lo = asUInt(lb_num) @[Cat.scala 30:58]
          node _register_module_io_wdata_T_5 = cat(register_module_io_wdata_hi, register_module_io_wdata_lo) @[Cat.scala 30:58]
          register_module.io.wdata <= _register_module_io_wdata_T_5 @[Top.scala 405:42]
          skip @[Top.scala 402:13]
        else : @[Top.scala 408:13]
          node _T_54 = eq(cu_module.io.dmem_addr2, UInt<1>("h01")) @[Top.scala 407:48]
          when _T_54 : @[Top.scala 408:13]
            node lb_num_1 = asSInt(dmem_module.io.dataOut[1]) @[Top.scala 410:59]
            node _register_module_io_wdata_T_6 = bits(lb_num_1, 7, 7) @[Top.scala 411:65]
            node _register_module_io_wdata_T_7 = bits(_register_module_io_wdata_T_6, 0, 0) @[Bitwise.scala 72:15]
            node register_module_io_wdata_hi_1 = mux(_register_module_io_wdata_T_7, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
            node register_module_io_wdata_lo_1 = asUInt(lb_num_1) @[Cat.scala 30:58]
            node _register_module_io_wdata_T_8 = cat(register_module_io_wdata_hi_1, register_module_io_wdata_lo_1) @[Cat.scala 30:58]
            register_module.io.wdata <= _register_module_io_wdata_T_8 @[Top.scala 411:42]
            skip @[Top.scala 408:13]
          else : @[Top.scala 414:13]
            node _T_55 = eq(cu_module.io.dmem_addr2, UInt<2>("h02")) @[Top.scala 413:48]
            when _T_55 : @[Top.scala 414:13]
              node lb_num_2 = asSInt(dmem_module.io.dataOut[2]) @[Top.scala 416:59]
              node _register_module_io_wdata_T_9 = bits(lb_num_2, 7, 7) @[Top.scala 417:65]
              node _register_module_io_wdata_T_10 = bits(_register_module_io_wdata_T_9, 0, 0) @[Bitwise.scala 72:15]
              node register_module_io_wdata_hi_2 = mux(_register_module_io_wdata_T_10, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
              node register_module_io_wdata_lo_2 = asUInt(lb_num_2) @[Cat.scala 30:58]
              node _register_module_io_wdata_T_11 = cat(register_module_io_wdata_hi_2, register_module_io_wdata_lo_2) @[Cat.scala 30:58]
              register_module.io.wdata <= _register_module_io_wdata_T_11 @[Top.scala 417:42]
              skip @[Top.scala 414:13]
            else : @[Top.scala 420:13]
              node _T_56 = eq(cu_module.io.dmem_addr2, UInt<2>("h03")) @[Top.scala 419:48]
              when _T_56 : @[Top.scala 420:13]
                node lb_num_3 = asSInt(dmem_module.io.dataOut[3]) @[Top.scala 422:59]
                node _register_module_io_wdata_T_12 = bits(lb_num_3, 7, 7) @[Top.scala 423:65]
                node _register_module_io_wdata_T_13 = bits(_register_module_io_wdata_T_12, 0, 0) @[Bitwise.scala 72:15]
                node register_module_io_wdata_hi_3 = mux(_register_module_io_wdata_T_13, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
                node register_module_io_wdata_lo_3 = asUInt(lb_num_3) @[Cat.scala 30:58]
                node _register_module_io_wdata_T_14 = cat(register_module_io_wdata_hi_3, register_module_io_wdata_lo_3) @[Cat.scala 30:58]
                register_module.io.wdata <= _register_module_io_wdata_T_14 @[Top.scala 423:42]
                skip @[Top.scala 420:13]
        skip @[Top.scala 399:9]
      else : @[Top.scala 429:9]
        node _T_57 = eq(cu_module.io.func3_7, UInt<1>("h01")) @[Top.scala 428:40]
        when _T_57 : @[Top.scala 429:9]
          node _T_58 = eq(cu_module.io.dmem_addr2, UInt<1>("h00")) @[Top.scala 432:42]
          when _T_58 : @[Top.scala 433:13]
            node _lh_num_T = cat(dmem_module.io.dataOut[1], dmem_module.io.dataOut[0]) @[Cat.scala 30:58]
            node lh_num = asSInt(_lh_num_T) @[Top.scala 434:90]
            node _register_module_io_wdata_T_15 = bits(lh_num, 15, 15) @[Top.scala 436:65]
            node _register_module_io_wdata_T_16 = bits(_register_module_io_wdata_T_15, 0, 0) @[Bitwise.scala 72:15]
            node register_module_io_wdata_hi_4 = mux(_register_module_io_wdata_T_16, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
            node register_module_io_wdata_lo_4 = asUInt(lh_num) @[Cat.scala 30:58]
            node _register_module_io_wdata_T_17 = cat(register_module_io_wdata_hi_4, register_module_io_wdata_lo_4) @[Cat.scala 30:58]
            register_module.io.wdata <= _register_module_io_wdata_T_17 @[Top.scala 436:42]
            skip @[Top.scala 433:13]
          else : @[Top.scala 439:13]
            node _T_59 = eq(cu_module.io.dmem_addr2, UInt<1>("h01")) @[Top.scala 438:48]
            when _T_59 : @[Top.scala 439:13]
              node _lh_num_T_1 = cat(dmem_module.io.dataOut[2], dmem_module.io.dataOut[1]) @[Cat.scala 30:58]
              node lh_num_1 = asSInt(_lh_num_T_1) @[Top.scala 440:90]
              node _register_module_io_wdata_T_18 = bits(lh_num_1, 15, 15) @[Top.scala 442:65]
              node _register_module_io_wdata_T_19 = bits(_register_module_io_wdata_T_18, 0, 0) @[Bitwise.scala 72:15]
              node register_module_io_wdata_hi_5 = mux(_register_module_io_wdata_T_19, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
              node register_module_io_wdata_lo_5 = asUInt(lh_num_1) @[Cat.scala 30:58]
              node _register_module_io_wdata_T_20 = cat(register_module_io_wdata_hi_5, register_module_io_wdata_lo_5) @[Cat.scala 30:58]
              register_module.io.wdata <= _register_module_io_wdata_T_20 @[Top.scala 442:42]
              skip @[Top.scala 439:13]
            else : @[Top.scala 445:13]
              node _T_60 = eq(cu_module.io.dmem_addr2, UInt<2>("h02")) @[Top.scala 444:48]
              when _T_60 : @[Top.scala 445:13]
                node _lh_num_T_2 = cat(dmem_module.io.dataOut[3], dmem_module.io.dataOut[2]) @[Cat.scala 30:58]
                node lh_num_2 = asSInt(_lh_num_T_2) @[Top.scala 446:90]
                node _register_module_io_wdata_T_21 = bits(lh_num_2, 15, 15) @[Top.scala 448:65]
                node _register_module_io_wdata_T_22 = bits(_register_module_io_wdata_T_21, 0, 0) @[Bitwise.scala 72:15]
                node register_module_io_wdata_hi_6 = mux(_register_module_io_wdata_T_22, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
                node register_module_io_wdata_lo_6 = asUInt(lh_num_2) @[Cat.scala 30:58]
                node _register_module_io_wdata_T_23 = cat(register_module_io_wdata_hi_6, register_module_io_wdata_lo_6) @[Cat.scala 30:58]
                register_module.io.wdata <= _register_module_io_wdata_T_23 @[Top.scala 448:42]
                skip @[Top.scala 445:13]
              else : @[Top.scala 451:13]
                node _T_61 = eq(cu_module.io.dmem_addr2, UInt<2>("h03")) @[Top.scala 450:48]
                when _T_61 : @[Top.scala 451:13]
                  node _dmem_module_io_addr_T_10 = add(next_address, UInt<1>("h01")) @[Top.scala 453:53]
                  node _dmem_module_io_addr_T_11 = tail(_dmem_module_io_addr_T_10, 1) @[Top.scala 453:53]
                  dmem_module.io.addr <= _dmem_module_io_addr_T_11 @[Top.scala 453:37]
                  node _lh_num2_T = cat(dmem_module.io.dataOut[0], dmem_module.io.dataOut[3]) @[Cat.scala 30:58]
                  node lh_num2 = asSInt(_lh_num2_T) @[Top.scala 454:71]
                  node _register_module_io_wdata_T_24 = bits(lh_num2, 15, 15) @[Top.scala 455:66]
                  node _register_module_io_wdata_T_25 = bits(_register_module_io_wdata_T_24, 0, 0) @[Bitwise.scala 72:15]
                  node register_module_io_wdata_hi_7 = mux(_register_module_io_wdata_T_25, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
                  node register_module_io_wdata_lo_7 = asUInt(lh_num2) @[Cat.scala 30:58]
                  node _register_module_io_wdata_T_26 = cat(register_module_io_wdata_hi_7, register_module_io_wdata_lo_7) @[Cat.scala 30:58]
                  register_module.io.wdata <= _register_module_io_wdata_T_26 @[Top.scala 455:42]
                  skip @[Top.scala 451:13]
          skip @[Top.scala 429:9]
        else : @[Top.scala 465:9]
          node _T_62 = eq(cu_module.io.func3_7, UInt<2>("h02")) @[Top.scala 464:40]
          when _T_62 : @[Top.scala 465:9]
            node _T_63 = eq(cu_module.io.dmem_addr2, UInt<1>("h00")) @[Top.scala 468:42]
            when _T_63 : @[Top.scala 469:13]
              node lw_num_lo = cat(dmem_module.io.dataOut[1], dmem_module.io.dataOut[0]) @[Cat.scala 30:58]
              node lw_num_hi = cat(dmem_module.io.dataOut[3], dmem_module.io.dataOut[2]) @[Cat.scala 30:58]
              node _lw_num_T = cat(lw_num_hi, lw_num_lo) @[Cat.scala 30:58]
              node lw_num = asSInt(_lw_num_T) @[Top.scala 471:73]
              node _register_module_io_wdata_T_27 = asUInt(lw_num) @[Top.scala 472:52]
              register_module.io.wdata <= _register_module_io_wdata_T_27 @[Top.scala 472:42]
              skip @[Top.scala 469:13]
            else : @[Top.scala 476:13]
              node _T_64 = eq(cu_module.io.dmem_addr2, UInt<1>("h01")) @[Top.scala 475:48]
              when _T_64 : @[Top.scala 476:13]
                node lw_num_hi_1 = cat(dmem_module.io.dataOut[3], dmem_module.io.dataOut[2]) @[Cat.scala 30:58]
                node register_module_io_wdata_lo_8 = cat(lw_num_hi_1, dmem_module.io.dataOut[1]) @[Cat.scala 30:58]
                node _dmem_module_io_addr_T_12 = add(next_address, UInt<1>("h01")) @[Top.scala 478:53]
                node _dmem_module_io_addr_T_13 = tail(_dmem_module_io_addr_T_12, 1) @[Top.scala 478:53]
                dmem_module.io.addr <= _dmem_module_io_addr_T_13 @[Top.scala 478:37]
                node _register_module_io_wdata_T_28 = cat(dmem_module.io.dataOut[0], register_module_io_wdata_lo_8) @[Cat.scala 30:58]
                register_module.io.wdata <= _register_module_io_wdata_T_28 @[Top.scala 479:42]
                skip @[Top.scala 476:13]
              else : @[Top.scala 486:13]
                node _T_65 = eq(cu_module.io.dmem_addr2, UInt<2>("h02")) @[Top.scala 485:48]
                when _T_65 : @[Top.scala 486:13]
                  node register_module_io_wdata_lo_9 = cat(dmem_module.io.dataOut[3], dmem_module.io.dataOut[2]) @[Cat.scala 30:58]
                  node _dmem_module_io_addr_T_14 = add(next_address, UInt<1>("h01")) @[Top.scala 488:53]
                  node _dmem_module_io_addr_T_15 = tail(_dmem_module_io_addr_T_14, 1) @[Top.scala 488:53]
                  dmem_module.io.addr <= _dmem_module_io_addr_T_15 @[Top.scala 488:37]
                  node register_module_io_wdata_hi_8 = cat(dmem_module.io.dataOut[1], dmem_module.io.dataOut[0]) @[Cat.scala 30:58]
                  node _register_module_io_wdata_T_29 = cat(register_module_io_wdata_hi_8, register_module_io_wdata_lo_9) @[Cat.scala 30:58]
                  register_module.io.wdata <= _register_module_io_wdata_T_29 @[Top.scala 489:42]
                  skip @[Top.scala 486:13]
                else : @[Top.scala 495:13]
                  node _T_66 = eq(cu_module.io.dmem_addr2, UInt<2>("h03")) @[Top.scala 494:48]
                  when _T_66 : @[Top.scala 495:13]
                    node _dmem_module_io_addr_T_16 = add(next_address, UInt<1>("h01")) @[Top.scala 497:53]
                    node _dmem_module_io_addr_T_17 = tail(_dmem_module_io_addr_T_16, 1) @[Top.scala 497:53]
                    dmem_module.io.addr <= _dmem_module_io_addr_T_17 @[Top.scala 497:37]
                    node register_module_io_wdata_lo_10 = cat(dmem_module.io.dataOut[0], dmem_module.io.dataOut[3]) @[Cat.scala 30:58]
                    node register_module_io_wdata_hi_9 = cat(dmem_module.io.dataOut[2], dmem_module.io.dataOut[1]) @[Cat.scala 30:58]
                    node _register_module_io_wdata_T_30 = cat(register_module_io_wdata_hi_9, register_module_io_wdata_lo_10) @[Cat.scala 30:58]
                    register_module.io.wdata <= _register_module_io_wdata_T_30 @[Top.scala 498:42]
                    skip @[Top.scala 495:13]
            skip @[Top.scala 465:9]
          else : @[Top.scala 508:9]
            node _T_67 = eq(cu_module.io.func3_7, UInt<3>("h04")) @[Top.scala 507:40]
            when _T_67 : @[Top.scala 508:9]
              node _T_68 = eq(cu_module.io.dmem_addr2, UInt<1>("h00")) @[Top.scala 509:42]
              when _T_68 : @[Top.scala 510:13]
                node _register_module_io_wdata_T_31 = bits(dmem_module.io.dataOut[0], 7, 7) @[Top.scala 512:66]
                node _register_module_io_wdata_T_32 = bits(_register_module_io_wdata_T_31, 0, 0) @[Bitwise.scala 72:15]
                node register_module_io_wdata_hi_10 = mux(_register_module_io_wdata_T_32, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
                node _register_module_io_wdata_T_33 = cat(register_module_io_wdata_hi_10, dmem_module.io.dataOut[0]) @[Cat.scala 30:58]
                register_module.io.wdata <= _register_module_io_wdata_T_33 @[Top.scala 512:42]
                skip @[Top.scala 510:13]
              else : @[Top.scala 518:13]
                node _T_69 = eq(cu_module.io.dmem_addr2, UInt<1>("h01")) @[Top.scala 517:48]
                when _T_69 : @[Top.scala 518:13]
                  node _register_module_io_wdata_T_34 = bits(dmem_module.io.dataOut[1], 7, 7) @[Top.scala 520:66]
                  node _register_module_io_wdata_T_35 = bits(_register_module_io_wdata_T_34, 0, 0) @[Bitwise.scala 72:15]
                  node register_module_io_wdata_hi_11 = mux(_register_module_io_wdata_T_35, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
                  node _register_module_io_wdata_T_36 = cat(register_module_io_wdata_hi_11, dmem_module.io.dataOut[1]) @[Cat.scala 30:58]
                  register_module.io.wdata <= _register_module_io_wdata_T_36 @[Top.scala 520:42]
                  skip @[Top.scala 518:13]
                else : @[Top.scala 526:13]
                  node _T_70 = eq(cu_module.io.dmem_addr2, UInt<2>("h02")) @[Top.scala 525:48]
                  when _T_70 : @[Top.scala 526:13]
                    node _register_module_io_wdata_T_37 = bits(dmem_module.io.dataOut[2], 7, 7) @[Top.scala 528:66]
                    node _register_module_io_wdata_T_38 = bits(_register_module_io_wdata_T_37, 0, 0) @[Bitwise.scala 72:15]
                    node register_module_io_wdata_hi_12 = mux(_register_module_io_wdata_T_38, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
                    node _register_module_io_wdata_T_39 = cat(register_module_io_wdata_hi_12, dmem_module.io.dataOut[2]) @[Cat.scala 30:58]
                    register_module.io.wdata <= _register_module_io_wdata_T_39 @[Top.scala 528:42]
                    skip @[Top.scala 526:13]
                  else : @[Top.scala 534:13]
                    node _T_71 = eq(cu_module.io.dmem_addr2, UInt<2>("h03")) @[Top.scala 533:48]
                    when _T_71 : @[Top.scala 534:13]
                      node _register_module_io_wdata_T_40 = bits(dmem_module.io.dataOut[3], 7, 7) @[Top.scala 536:66]
                      node _register_module_io_wdata_T_41 = bits(_register_module_io_wdata_T_40, 0, 0) @[Bitwise.scala 72:15]
                      node register_module_io_wdata_hi_13 = mux(_register_module_io_wdata_T_41, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
                      node _register_module_io_wdata_T_42 = cat(register_module_io_wdata_hi_13, dmem_module.io.dataOut[3]) @[Cat.scala 30:58]
                      register_module.io.wdata <= _register_module_io_wdata_T_42 @[Top.scala 536:42]
                      skip @[Top.scala 534:13]
              skip @[Top.scala 508:9]
            else : @[Top.scala 547:9]
              node _T_72 = eq(cu_module.io.func3_7, UInt<3>("h05")) @[Top.scala 546:40]
              when _T_72 : @[Top.scala 547:9]
                node _T_73 = eq(cu_module.io.dmem_addr2, UInt<1>("h00")) @[Top.scala 548:42]
                when _T_73 : @[Top.scala 549:13]
                  node register_module_io_wdata_lo_11 = cat(dmem_module.io.dataOut[1], dmem_module.io.dataOut[0]) @[Cat.scala 30:58]
                  node _register_module_io_wdata_T_43 = bits(register_module_io_wdata_lo_11, 15, 15) @[Top.scala 551:66]
                  node _register_module_io_wdata_T_44 = bits(_register_module_io_wdata_T_43, 0, 0) @[Bitwise.scala 72:15]
                  node register_module_io_wdata_hi_14 = mux(_register_module_io_wdata_T_44, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
                  node _register_module_io_wdata_T_45 = cat(register_module_io_wdata_hi_14, register_module_io_wdata_lo_11) @[Cat.scala 30:58]
                  register_module.io.wdata <= _register_module_io_wdata_T_45 @[Top.scala 551:42]
                  skip @[Top.scala 549:13]
                else : @[Top.scala 557:13]
                  node _T_74 = eq(cu_module.io.dmem_addr2, UInt<1>("h01")) @[Top.scala 556:48]
                  when _T_74 : @[Top.scala 557:13]
                    node register_module_io_wdata_lo_12 = cat(dmem_module.io.dataOut[2], dmem_module.io.dataOut[1]) @[Cat.scala 30:58]
                    node _register_module_io_wdata_T_46 = bits(register_module_io_wdata_lo_12, 15, 15) @[Top.scala 559:66]
                    node _register_module_io_wdata_T_47 = bits(_register_module_io_wdata_T_46, 0, 0) @[Bitwise.scala 72:15]
                    node register_module_io_wdata_hi_15 = mux(_register_module_io_wdata_T_47, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
                    node _register_module_io_wdata_T_48 = cat(register_module_io_wdata_hi_15, register_module_io_wdata_lo_12) @[Cat.scala 30:58]
                    register_module.io.wdata <= _register_module_io_wdata_T_48 @[Top.scala 559:42]
                    skip @[Top.scala 557:13]
                  else : @[Top.scala 565:13]
                    node _T_75 = eq(cu_module.io.dmem_addr2, UInt<2>("h02")) @[Top.scala 564:48]
                    when _T_75 : @[Top.scala 565:13]
                      node register_module_io_wdata_lo_13 = cat(dmem_module.io.dataOut[3], dmem_module.io.dataOut[2]) @[Cat.scala 30:58]
                      node _register_module_io_wdata_T_49 = bits(register_module_io_wdata_lo_13, 15, 15) @[Top.scala 567:66]
                      node _register_module_io_wdata_T_50 = bits(_register_module_io_wdata_T_49, 0, 0) @[Bitwise.scala 72:15]
                      node register_module_io_wdata_hi_16 = mux(_register_module_io_wdata_T_50, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
                      node _register_module_io_wdata_T_51 = cat(register_module_io_wdata_hi_16, register_module_io_wdata_lo_13) @[Cat.scala 30:58]
                      register_module.io.wdata <= _register_module_io_wdata_T_51 @[Top.scala 567:42]
                      skip @[Top.scala 565:13]
                    else : @[Top.scala 573:13]
                      node _T_76 = eq(cu_module.io.dmem_addr2, UInt<2>("h03")) @[Top.scala 572:48]
                      when _T_76 : @[Top.scala 573:13]
                        node _dmem_module_io_addr_T_18 = add(next_address, UInt<1>("h01")) @[Top.scala 575:53]
                        node _dmem_module_io_addr_T_19 = tail(_dmem_module_io_addr_T_18, 1) @[Top.scala 575:53]
                        dmem_module.io.addr <= _dmem_module_io_addr_T_19 @[Top.scala 575:37]
                        node register_module_io_wdata_lo_14 = cat(dmem_module.io.dataOut[0], dmem_module.io.dataOut[3]) @[Cat.scala 30:58]
                        node _register_module_io_wdata_T_52 = bits(register_module_io_wdata_lo_14, 15, 15) @[Top.scala 577:66]
                        node _register_module_io_wdata_T_53 = bits(_register_module_io_wdata_T_52, 0, 0) @[Bitwise.scala 72:15]
                        node register_module_io_wdata_hi_17 = mux(_register_module_io_wdata_T_53, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
                        node _register_module_io_wdata_T_54 = cat(register_module_io_wdata_hi_17, register_module_io_wdata_lo_14) @[Cat.scala 30:58]
                        register_module.io.wdata <= _register_module_io_wdata_T_54 @[Top.scala 577:42]
                        skip @[Top.scala 573:13]
                skip @[Top.scala 547:9]
      skip @[Top.scala 387:5]
    node _io_out_T = asSInt(register_module.io.wdata) @[Top.scala 593:42]
    io.out <= _io_out_T @[Top.scala 593:12]
    
