$date
	Sun Nov 23 04:57:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_pc_unit $end
$var wire 32 ! pc_plus_4 [31:0] $end
$var wire 32 " pc [31:0] $end
$var reg 32 # branch_target [31:0] $end
$var reg 1 $ clk $end
$var reg 1 % pc_src $end
$var reg 1 & reset $end
$var reg 1 ' stall $end
$scope module uut $end
$var wire 32 ( branch_target [31:0] $end
$var wire 1 $ clk $end
$var wire 1 % pc_src $end
$var wire 1 & reset $end
$var wire 1 ' stall $end
$var wire 32 ) pc_plus_4 [31:0] $end
$var reg 32 * pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
b100 )
b0 (
0'
1&
0%
0$
b0 #
b0 "
b100 !
$end
#5000
1$
#10000
0$
0&
#15000
b1000 !
b1000 )
b100 "
b100 *
1$
#20000
0$
#25000
b1100 !
b1100 )
b1000 "
b1000 *
1$
#30000
0$
#35000
b10000 !
b10000 )
b1100 "
b1100 *
1$
#40000
0$
1'
#45000
1$
#50000
0$
#55000
1$
#60000
0$
0'
#65000
b10100 !
b10100 )
b10000 "
b10000 *
1$
#70000
0$
b100000000 #
b100000000 (
1%
#75000
b100000100 !
b100000100 )
b100000000 "
b100000000 *
1$
#80000
0$
0%
#85000
b100001000 !
b100001000 )
b100000100 "
b100000100 *
1$
#90000
0$
#95000
b100001100 !
b100001100 )
b100001000 "
b100001000 *
1$
#100000
0$
#105000
b100010000 !
b100010000 )
b100001100 "
b100001100 *
1$
#110000
0$
