Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date              : Sun Feb 25 17:28:30 2024
| Host              : LAPTOP-3EF4A3RH running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu9eg-ffvb1156
| Speed File        : -3  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.058        0.000                      0                 3280        0.019        0.000                      0                 3280        0.478        0.000                       0                  1561  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)           Period(ns)      Frequency(MHz)
-----                   ------------           ----------      --------------
CLK_125_P               {0.000 4.000}          8.000           125.000         
CLK_156_25_P            {0.000 3.200}          6.400           156.250         
  qpll0clk_in[0]        {0.000 0.097}          0.194           5156.250        
    rxoutclk_out[0]     {0.000 1.600}          3.200           312.500         
      rx_clk_out        {0.000 3.200}          6.400           156.250         
    rxoutclkpcs_out[0]  {0.000 1.552}          3.103           322.266         
    txoutclk_out[0]     {0.000 1.600}          3.200           312.500         
      tx_clk_out        {0.000 3.200}          6.400           156.250         
  qpll0refclk_in[0]     {0.000 3.200}          6.400           156.250         
CLK_74_25_P             {0.000 6.700}          13.400          74.627          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_125_P                     6.385        0.000                      0                  340        0.037        0.000                      0                  340        2.200        0.000                       0                   230  
    rxoutclk_out[0]                                                                                                                                                       0.510        0.000                       0                     3  
      rx_clk_out              5.010        0.000                      0                   96        0.041        0.000                      0                   96        0.657        0.000                       0                    64  
    rxoutclkpcs_out[0]        2.058        0.000                      0                   34        0.084        0.000                      0                   34        1.277        0.000                       0                    15  
    txoutclk_out[0]                                                                                                                                                       0.478        0.000                       0                     3  
      tx_clk_out              4.034        0.000                      0                 2771        0.019        0.000                      0                 2771        0.691        0.000                       0                  1211  
CLK_74_25_P                  11.868        0.000                      0                   27        0.118        0.000                      0                   27        6.425        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  rx_clk_out         rx_clk_out               5.950        0.000                      0                    3        0.163        0.000                      0                    3  
**async_default**  tx_clk_out         rx_clk_out               5.860        0.000                      0                    3        0.086        0.000                      0                    3  
**async_default**  tx_clk_out         tx_clk_out               5.503        0.000                      0                    6        0.119        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_125_P
  To Clock:  CLK_125_P

Setup :            0  Failing Endpoints,  Worst Slack        6.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125_P rise@8.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.297ns (19.617%)  route 1.217ns (80.383%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 10.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.565ns (routing 0.843ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.765ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.130     1.130 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.175    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.175 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.373    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.401 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.565     2.966    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y387        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     3.035 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/Q
                         net (fo=9, routed)           0.263     3.298    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]
    SLICE_X95Y387        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.114     3.412 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4/O
                         net (fo=2, routed)           0.242     3.654    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4_n_0
    SLICE_X95Y390        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     3.768 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.712     4.480    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X95Y388        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      8.000     8.000 r  
    G21                                               0.000     8.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.786     8.786 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     8.820    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.820 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     8.983    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.007 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.394    10.401    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y388        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]/C
                         clock pessimism              0.541    10.943    
                         clock uncertainty           -0.035    10.908    
    SLICE_X95Y388        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.043    10.865    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.865    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125_P rise@8.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.297ns (19.630%)  route 1.216ns (80.370%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 10.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.565ns (routing 0.843ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.765ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.130     1.130 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.175    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.175 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.373    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.401 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.565     2.966    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y387        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     3.035 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/Q
                         net (fo=9, routed)           0.263     3.298    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]
    SLICE_X95Y387        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.114     3.412 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4/O
                         net (fo=2, routed)           0.242     3.654    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4_n_0
    SLICE_X95Y390        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     3.768 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.711     4.479    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X95Y388        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      8.000     8.000 r  
    G21                                               0.000     8.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.786     8.786 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     8.820    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.820 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     8.983    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.007 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.394    10.401    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y388        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]/C
                         clock pessimism              0.541    10.943    
                         clock uncertainty           -0.035    10.908    
    SLICE_X95Y388        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.043    10.865    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.865    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125_P rise@8.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.297ns (19.630%)  route 1.216ns (80.370%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 10.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.565ns (routing 0.843ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.765ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.130     1.130 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.175    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.175 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.373    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.401 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.565     2.966    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y387        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     3.035 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/Q
                         net (fo=9, routed)           0.263     3.298    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]
    SLICE_X95Y387        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.114     3.412 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4/O
                         net (fo=2, routed)           0.242     3.654    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4_n_0
    SLICE_X95Y390        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     3.768 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.711     4.479    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X95Y388        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      8.000     8.000 r  
    G21                                               0.000     8.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.786     8.786 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     8.820    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.820 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     8.983    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.007 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.394    10.401    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y388        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                         clock pessimism              0.541    10.943    
                         clock uncertainty           -0.035    10.908    
    SLICE_X95Y388        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.043    10.865    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.865    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125_P rise@8.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.297ns (19.565%)  route 1.221ns (80.435%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 10.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.565ns (routing 0.843ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.765ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.130     1.130 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.175    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.175 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.373    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.401 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.565     2.966    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y387        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     3.035 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/Q
                         net (fo=9, routed)           0.263     3.298    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]
    SLICE_X95Y387        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.114     3.412 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4/O
                         net (fo=2, routed)           0.242     3.654    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4_n_0
    SLICE_X95Y390        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     3.768 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.716     4.484    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X95Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      8.000     8.000 r  
    G21                                               0.000     8.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.786     8.786 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     8.820    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.820 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     8.983    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.007 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.399    10.406    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
                         clock pessimism              0.553    10.960    
                         clock uncertainty           -0.035    10.925    
    SLICE_X95Y387        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.043    10.882    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.882    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125_P rise@8.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.297ns (19.565%)  route 1.221ns (80.435%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 10.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.565ns (routing 0.843ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.765ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.130     1.130 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.175    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.175 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.373    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.401 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.565     2.966    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y387        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     3.035 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/Q
                         net (fo=9, routed)           0.263     3.298    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]
    SLICE_X95Y387        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.114     3.412 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4/O
                         net (fo=2, routed)           0.242     3.654    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4_n_0
    SLICE_X95Y390        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     3.768 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.716     4.484    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X95Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      8.000     8.000 r  
    G21                                               0.000     8.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.786     8.786 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     8.820    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.820 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     8.983    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.007 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.399    10.406    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]/C
                         clock pessimism              0.553    10.960    
                         clock uncertainty           -0.035    10.925    
    SLICE_X95Y387        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.043    10.882    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.882    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125_P rise@8.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.297ns (19.591%)  route 1.219ns (80.409%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 10.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.565ns (routing 0.843ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.765ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.130     1.130 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.175    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.175 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.373    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.401 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.565     2.966    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y387        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.069     3.035 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]/Q
                         net (fo=9, routed)           0.263     3.298    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]
    SLICE_X95Y387        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.114     3.412 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4/O
                         net (fo=2, routed)           0.242     3.654    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4_n_0
    SLICE_X95Y390        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     3.768 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.714     4.482    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0
    SLICE_X95Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      8.000     8.000 r  
    G21                                               0.000     8.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.786     8.786 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     8.820    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.820 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     8.983    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.007 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.399    10.406    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]/C
                         clock pessimism              0.553    10.960    
                         clock uncertainty           -0.035    10.925    
    SLICE_X95Y387        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.044    10.881    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.881    
                         arrival time                          -4.482    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125_P rise@8.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.369ns (31.324%)  route 0.809ns (68.676%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 10.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.843ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.765ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.130     1.130 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.175    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.175 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.373    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.401 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.569     2.970    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y389        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y389        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     3.040 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/Q
                         net (fo=7, routed)           0.343     3.383    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync
    SLICE_X95Y391        LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.119     3.502 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_6/O
                         net (fo=1, routed)           0.199     3.701    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx_reg[0]_0
    SLICE_X95Y391        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.047     3.748 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_5/O
                         net (fo=1, routed)           0.055     3.803    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_1
    SLICE_X95Y391        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.133     3.936 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.212     4.148    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X95Y392        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      8.000     8.000 r  
    G21                                               0.000     8.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.786     8.786 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     8.820    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.820 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     8.983    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.007 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.399    10.406    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y392        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism              0.498    10.905    
                         clock uncertainty           -0.035    10.869    
    SLICE_X95Y392        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.044    10.825    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         10.825    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125_P rise@8.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.369ns (31.324%)  route 0.809ns (68.676%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 10.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.843ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.765ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.130     1.130 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.175    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.175 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.373    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.401 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.569     2.970    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y389        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y389        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     3.040 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/Q
                         net (fo=7, routed)           0.343     3.383    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync
    SLICE_X95Y391        LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.119     3.502 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_6/O
                         net (fo=1, routed)           0.199     3.701    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx_reg[0]_0
    SLICE_X95Y391        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.047     3.748 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_5/O
                         net (fo=1, routed)           0.055     3.803    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_1
    SLICE_X95Y391        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.133     3.936 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.212     4.148    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X95Y392        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      8.000     8.000 r  
    G21                                               0.000     8.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.786     8.786 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     8.820    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.820 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     8.983    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.007 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.399    10.406    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y392        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism              0.498    10.905    
                         clock uncertainty           -0.035    10.869    
    SLICE_X95Y392        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.044    10.825    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         10.825    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_stat_rx_block_lock_dclk_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/master_watchdog_0_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125_P rise@8.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.151ns (13.199%)  route 0.993ns (86.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 10.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.843ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.765ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.130     1.130 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.175    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.175 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.373    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.401 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.572     2.973    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_stat_rx_block_lock_dclk_0/dclk
    SLICE_X95Y399        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_stat_rx_block_lock_dclk_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y399        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.069     3.042 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_stat_rx_block_lock_dclk_0/s_out_d4_reg/Q
                         net (fo=1, routed)           0.251     3.293    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_rx_resetdone_dclk_0/s_out_d4_0
    SLICE_X94Y391        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.082     3.375 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_rx_resetdone_dclk_0/master_watchdog_0[0]_i_1/O
                         net (fo=29, routed)          0.742     4.117    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/master_watchdog_00
    SLICE_X94Y389        FDSE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/master_watchdog_0_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      8.000     8.000 r  
    G21                                               0.000     8.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.786     8.786 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     8.820    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.820 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     8.983    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.007 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.394    10.401    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/dclk
    SLICE_X94Y389        FDSE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/master_watchdog_0_reg[24]/C
                         clock pessimism              0.498    10.900    
                         clock uncertainty           -0.035    10.864    
    SLICE_X94Y389        FDSE (Setup_AFF_SLICEL_C_S)
                                                     -0.061    10.803    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/master_watchdog_0_reg[24]
  -------------------------------------------------------------------
                         required time                         10.803    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_stat_rx_block_lock_dclk_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/master_watchdog_0_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125_P rise@8.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.151ns (13.199%)  route 0.993ns (86.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 10.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.843ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.765ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.130     1.130 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.175    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.175 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.373    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.401 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.572     2.973    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_stat_rx_block_lock_dclk_0/dclk
    SLICE_X95Y399        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_stat_rx_block_lock_dclk_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y399        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.069     3.042 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_stat_rx_block_lock_dclk_0/s_out_d4_reg/Q
                         net (fo=1, routed)           0.251     3.293    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_rx_resetdone_dclk_0/s_out_d4_0
    SLICE_X94Y391        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.082     3.375 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_rx_resetdone_dclk_0/master_watchdog_0[0]_i_1/O
                         net (fo=29, routed)          0.742     4.117    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/master_watchdog_00
    SLICE_X94Y389        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/master_watchdog_0_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      8.000     8.000 r  
    G21                                               0.000     8.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     8.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.786     8.786 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     8.820    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.820 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163     8.983    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     9.007 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.394    10.401    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/dclk
    SLICE_X94Y389        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/master_watchdog_0_reg[25]/C
                         clock pessimism              0.498    10.900    
                         clock uncertainty           -0.035    10.864    
    SLICE_X94Y389        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.061    10.803    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/master_watchdog_0_reg[25]
  -------------------------------------------------------------------
                         required time                         10.803    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  6.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125_P rise@0.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Net Delay (Source):      0.982ns (routing 0.519ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.581ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.583     0.583 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.617    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.617 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.708    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.725 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         0.982     1.707    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y390        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y390        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.746 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/Q
                         net (fo=4, routed)           0.025     1.771    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]
    SLICE_X95Y390        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     1.791 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_2/O
                         net (fo=1, routed)           0.006     1.797    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[9]
    SLICE_X95Y390        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.824     0.824 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.869    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.869 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.982    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.001 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.113     2.114    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y390        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/C
                         clock pessimism             -0.400     1.713    
    SLICE_X95Y390        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.760    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125_P rise@0.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Net Delay (Source):      0.981ns (routing 0.519ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.581ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.583     0.583 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.617    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.617 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.708    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.725 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         0.981     1.706    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y394        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y394        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.745 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]/Q
                         net (fo=4, routed)           0.029     1.774    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[1]
    SLICE_X95Y394        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     1.794 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[2]_i_1/O
                         net (fo=1, routed)           0.006     1.800    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[2]_i_1_n_0
    SLICE_X95Y394        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.824     0.824 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.869    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.869 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.982    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.001 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.112     2.113    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y394        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[2]/C
                         clock pessimism             -0.400     1.712    
    SLICE_X95Y394        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.759    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125_P rise@0.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Net Delay (Source):      0.979ns (routing 0.519ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.581ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.583     0.583 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.617    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.617 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.708    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.725 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         0.979     1.704    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y390        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y390        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.743 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/Q
                         net (fo=5, routed)           0.029     1.772    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]
    SLICE_X95Y390        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.786 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[7]_i_1/O
                         net (fo=1, routed)           0.016     1.802    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[7]
    SLICE_X95Y390        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.824     0.824 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.869    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.869 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.982    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.001 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.109     2.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y390        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/C
                         clock pessimism             -0.399     1.710    
    SLICE_X95Y390        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.756    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125_P rise@0.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.059ns (59.000%)  route 0.041ns (41.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Net Delay (Source):      0.990ns (routing 0.519ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.581ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.583     0.583 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.617    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.617 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.708    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.725 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         0.990     1.715    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X92Y389        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y389        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.754 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/Q
                         net (fo=9, routed)           0.035     1.789    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all[1]
    SLICE_X92Y389        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     1.809 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_2/O
                         net (fo=1, routed)           0.006     1.815    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all__0[2]
    SLICE_X92Y389        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.824     0.824 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.869    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.869 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.982    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.001 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.123     2.124    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X92Y389        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/C
                         clock pessimism             -0.402     1.721    
    SLICE_X92Y389        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.768    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125_P rise@0.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.475%)  route 0.048ns (47.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Net Delay (Source):      0.981ns (routing 0.519ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.581ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.583     0.583 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.617    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.617 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.708    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.725 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         0.981     1.706    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y392        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y392        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.745 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/Q
                         net (fo=16, routed)          0.032     1.777    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/Q[0]
    SLICE_X95Y392        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.791 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[0]_i_1/O
                         net (fo=1, routed)           0.016     1.807    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx__0[0]
    SLICE_X95Y392        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.824     0.824 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.869    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.869 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.982    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.001 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.111     2.112    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y392        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism             -0.399     1.712    
    SLICE_X95Y392        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.758    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125_P rise@0.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.615%)  route 0.042ns (40.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Net Delay (Source):      0.982ns (routing 0.519ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.581ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.583     0.583 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.617    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.617 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.708    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.725 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         0.982     1.707    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y390        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y390        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.746 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/Q
                         net (fo=4, routed)           0.025     1.771    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]
    SLICE_X95Y390        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     1.794 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[8]_i_1/O
                         net (fo=1, routed)           0.017     1.811    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[8]
    SLICE_X95Y390        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.824     0.824 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.869    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.869 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.982    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.001 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.113     2.114    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y390        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
                         clock pessimism             -0.400     1.713    
    SLICE_X95Y390        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.759    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125_P rise@0.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.055ns (37.162%)  route 0.093ns (62.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Net Delay (Source):      0.991ns (routing 0.519ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.581ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.583     0.583 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.617    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.617 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.708    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.725 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         0.991     1.716    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y388        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y388        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.757 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/Q
                         net (fo=5, routed)           0.077     1.834    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat
    SLICE_X92Y389        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     1.848 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[0]_i_1/O
                         net (fo=1, routed)           0.016     1.864    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all__0[0]
    SLICE_X92Y389        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.824     0.824 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.869    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.869 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.982    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.001 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.123     2.124    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X92Y389        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
                         clock pessimism             -0.358     1.766    
    SLICE_X92Y389        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.812    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125_P rise@0.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.061ns (42.361%)  route 0.083ns (57.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Net Delay (Source):      0.984ns (routing 0.519ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.581ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.583     0.583 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.617    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.617 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.708    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.725 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         0.984     1.709    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y392        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y392        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.748 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/Q
                         net (fo=16, routed)          0.059     1.807    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/Q[1]
    SLICE_X96Y392        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     1.829 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rxprogdivreset_out_i_1/O
                         net (fo=1, routed)           0.024     1.853    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst_n_2
    SLICE_X96Y392        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.824     0.824 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.869    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.869 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.982    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.001 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.112     2.113    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y392        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/C
                         clock pessimism             -0.358     1.755    
    SLICE_X96Y392        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.801    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125_P rise@0.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.053ns (49.074%)  route 0.055ns (50.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Net Delay (Source):      0.980ns (routing 0.519ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.581ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.583     0.583 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.617    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.617 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.708    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.725 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         0.980     1.705    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y392        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y392        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.744 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/Q
                         net (fo=2, routed)           0.029     1.773    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gen_gtwizard_gthe4.rxuserrdy_int
    SLICE_X96Y392        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     1.787 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/rxuserrdy_out_i_1/O
                         net (fo=1, routed)           0.026     1.813    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1
    SLICE_X96Y392        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.824     0.824 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.869    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.869 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.982    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.001 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.112     2.113    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y392        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
                         clock pessimism             -0.401     1.711    
    SLICE_X96Y392        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.757    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125_P rise@0.000ns - CLK_125_P rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.062ns (57.407%)  route 0.046ns (42.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Net Delay (Source):      0.981ns (routing 0.519ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.581ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.583     0.583 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.617    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.617 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.708    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.725 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         0.981     1.706    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y394        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y394        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.745 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]/Q
                         net (fo=4, routed)           0.029     1.774    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[1]
    SLICE_X95Y394        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.797 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[1]_i_1/O
                         net (fo=1, routed)           0.017     1.814    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[1]_i_1_n_0
    SLICE_X95Y394        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125_P rise edge)
                                                      0.000     0.000 r  
    G21                                               0.000     0.000 r  i_CLK_125_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_125/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.824     0.824 r  clock_generator_inst/IBUFDS_clk_125/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.869    clock_generator_inst/IBUFDS_clk_125/OUT
    G21                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.869 r  clock_generator_inst/IBUFDS_clk_125/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.982    CLK_125
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.001 r  CLK_125_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=231, routed)         1.112     2.113    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y394        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]/C
                         clock pessimism             -0.400     1.712    
    SLICE_X95Y394        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.758    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125_P
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_CLK_125_P }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         8.000       4.000      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFGCE/I              n/a            1.122         8.000       6.878      BUFGCE_HDIO_X0Y3     CLK_125_BUFG_inst/I
Min Period        n/a     FDRE/C                n/a            0.550         8.000       7.450      SLICE_X93Y391        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync2_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         8.000       7.450      SLICE_X93Y391        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync3_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         8.000       7.450      SLICE_X92Y392        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         8.000       7.450      SLICE_X92Y392        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         8.000       7.450      SLICE_X92Y392        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync1_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         8.000       7.450      SLICE_X92Y392        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync2_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         8.000       7.450      SLICE_X92Y392        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync3_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         8.000       7.450      SLICE_X92Y397        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg/C
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X92Y392        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X92Y392        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_out_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X92Y392        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync1_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X92Y392        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync2_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X92Y392        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync3_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X92Y397        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X92Y397        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_out_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X92Y397        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync1_reg/C
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X93Y391        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync2_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X93Y391        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync3_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X96Y398        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X96Y398        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X94Y397        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X94Y397        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X94Y397        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync1_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         4.000       3.725      SLICE_X94Y397        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.122         3.200       2.078      BUFG_GT_X1Y95        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.122         3.200       2.078      BUFG_GT_X1Y94        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.591         0.081       0.510      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Fast    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.603         0.062       0.541      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk_out
  To Clock:  rx_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        5.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.657ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out rise@6.400ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.419ns (33.386%)  route 0.836ns (66.614%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.604ns = ( 7.004 - 6.400 ) 
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.474ns (routing 0.001ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.001ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.474     0.698    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/CLK
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y403        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.069     0.767 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/Q
                         net (fo=1, routed)           0.245     1.012    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_datavalid0
    SLICE_X96Y403        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.134     1.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt[5]_i_2/O
                         net (fo=10, routed)          0.139     1.285    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt0
    SLICE_X95Y402        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     1.366 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_i_2/O
                         net (fo=16, routed)          0.230     1.596    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RESET_FLOP_WORD_ALIGNER/sh_cnt_reg[0]
    SLICE_X96Y401        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.135     1.731 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RESET_FLOP_WORD_ALIGNER/sh_cnt[5]_i_1/O
                         net (fo=6, routed)           0.222     1.953    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/SR[0]
    SLICE_X96Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.407     7.004    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X96Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[0]/C
                         clock pessimism              0.066     7.070    
                         clock uncertainty           -0.046     7.024    
    SLICE_X96Y401        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.061     6.963    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.963    
                         arrival time                          -1.953    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out rise@6.400ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.419ns (33.386%)  route 0.836ns (66.614%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.604ns = ( 7.004 - 6.400 ) 
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.474ns (routing 0.001ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.001ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.474     0.698    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/CLK
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y403        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.069     0.767 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/Q
                         net (fo=1, routed)           0.245     1.012    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_datavalid0
    SLICE_X96Y403        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.134     1.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt[5]_i_2/O
                         net (fo=10, routed)          0.139     1.285    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt0
    SLICE_X95Y402        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     1.366 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_i_2/O
                         net (fo=16, routed)          0.230     1.596    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RESET_FLOP_WORD_ALIGNER/sh_cnt_reg[0]
    SLICE_X96Y401        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.135     1.731 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RESET_FLOP_WORD_ALIGNER/sh_cnt[5]_i_1/O
                         net (fo=6, routed)           0.222     1.953    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/SR[0]
    SLICE_X96Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.407     7.004    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X96Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[1]/C
                         clock pessimism              0.066     7.070    
                         clock uncertainty           -0.046     7.024    
    SLICE_X96Y401        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.061     6.963    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.963    
                         arrival time                          -1.953    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out rise@6.400ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.419ns (33.386%)  route 0.836ns (66.614%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.604ns = ( 7.004 - 6.400 ) 
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.474ns (routing 0.001ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.001ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.474     0.698    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/CLK
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y403        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.069     0.767 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/Q
                         net (fo=1, routed)           0.245     1.012    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_datavalid0
    SLICE_X96Y403        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.134     1.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt[5]_i_2/O
                         net (fo=10, routed)          0.139     1.285    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt0
    SLICE_X95Y402        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     1.366 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_i_2/O
                         net (fo=16, routed)          0.230     1.596    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RESET_FLOP_WORD_ALIGNER/sh_cnt_reg[0]
    SLICE_X96Y401        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.135     1.731 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RESET_FLOP_WORD_ALIGNER/sh_cnt[5]_i_1/O
                         net (fo=6, routed)           0.222     1.953    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/SR[0]
    SLICE_X96Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.407     7.004    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X96Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[2]/C
                         clock pessimism              0.066     7.070    
                         clock uncertainty           -0.046     7.024    
    SLICE_X96Y401        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.061     6.963    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.963    
                         arrival time                          -1.953    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out rise@6.400ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.419ns (33.386%)  route 0.836ns (66.614%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.604ns = ( 7.004 - 6.400 ) 
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.474ns (routing 0.001ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.001ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.474     0.698    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/CLK
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y403        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.069     0.767 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/Q
                         net (fo=1, routed)           0.245     1.012    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_datavalid0
    SLICE_X96Y403        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.134     1.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt[5]_i_2/O
                         net (fo=10, routed)          0.139     1.285    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt0
    SLICE_X95Y402        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     1.366 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_i_2/O
                         net (fo=16, routed)          0.230     1.596    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RESET_FLOP_WORD_ALIGNER/sh_cnt_reg[0]
    SLICE_X96Y401        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.135     1.731 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RESET_FLOP_WORD_ALIGNER/sh_cnt[5]_i_1/O
                         net (fo=6, routed)           0.222     1.953    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/SR[0]
    SLICE_X96Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.407     7.004    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X96Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[3]/C
                         clock pessimism              0.066     7.070    
                         clock uncertainty           -0.046     7.024    
    SLICE_X96Y401        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.061     6.963    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.963    
                         arrival time                          -1.953    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out rise@6.400ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.419ns (33.386%)  route 0.836ns (66.614%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.604ns = ( 7.004 - 6.400 ) 
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.474ns (routing 0.001ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.001ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.474     0.698    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/CLK
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y403        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.069     0.767 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/Q
                         net (fo=1, routed)           0.245     1.012    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_datavalid0
    SLICE_X96Y403        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.134     1.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt[5]_i_2/O
                         net (fo=10, routed)          0.139     1.285    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt0
    SLICE_X95Y402        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     1.366 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_i_2/O
                         net (fo=16, routed)          0.230     1.596    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RESET_FLOP_WORD_ALIGNER/sh_cnt_reg[0]
    SLICE_X96Y401        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.135     1.731 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RESET_FLOP_WORD_ALIGNER/sh_cnt[5]_i_1/O
                         net (fo=6, routed)           0.222     1.953    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/SR[0]
    SLICE_X96Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.407     7.004    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X96Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[4]/C
                         clock pessimism              0.066     7.070    
                         clock uncertainty           -0.046     7.024    
    SLICE_X96Y401        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.061     6.963    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.963    
                         arrival time                          -1.953    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out rise@6.400ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.419ns (33.386%)  route 0.836ns (66.614%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.604ns = ( 7.004 - 6.400 ) 
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.474ns (routing 0.001ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.001ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.474     0.698    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/CLK
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y403        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.069     0.767 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/Q
                         net (fo=1, routed)           0.245     1.012    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_datavalid0
    SLICE_X96Y403        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.134     1.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt[5]_i_2/O
                         net (fo=10, routed)          0.139     1.285    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt0
    SLICE_X95Y402        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     1.366 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_i_2/O
                         net (fo=16, routed)          0.230     1.596    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RESET_FLOP_WORD_ALIGNER/sh_cnt_reg[0]
    SLICE_X96Y401        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.135     1.731 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RESET_FLOP_WORD_ALIGNER/sh_cnt[5]_i_1/O
                         net (fo=6, routed)           0.222     1.953    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/SR[0]
    SLICE_X96Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.407     7.004    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X96Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[5]/C
                         clock pessimism              0.066     7.070    
                         clock uncertainty           -0.046     7.024    
    SLICE_X96Y401        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.061     6.963    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.963    
                         arrival time                          -1.953    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out rise@6.400ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.419ns (33.574%)  route 0.829ns (66.426%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.610ns = ( 7.010 - 6.400 ) 
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.474ns (routing 0.001ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.413ns (routing 0.001ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.474     0.698    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/CLK
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y403        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.069     0.767 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/Q
                         net (fo=1, routed)           0.245     1.012    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_datavalid0
    SLICE_X96Y403        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.134     1.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt[5]_i_2/O
                         net (fo=10, routed)          0.139     1.285    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt0
    SLICE_X95Y402        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     1.366 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_i_2/O
                         net (fo=16, routed)          0.300     1.666    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter
    SLICE_X96Y403        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.135     1.801 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip[3]_i_1/O
                         net (fo=4, routed)           0.145     1.946    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip[3]_i_1_n_0
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.413     7.010    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[1]/C
                         clock pessimism              0.070     7.080    
                         clock uncertainty           -0.046     7.033    
    SLICE_X96Y403        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.044     6.989    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[1]
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -1.946    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out rise@6.400ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.419ns (33.574%)  route 0.829ns (66.426%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.610ns = ( 7.010 - 6.400 ) 
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.474ns (routing 0.001ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.413ns (routing 0.001ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.474     0.698    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/CLK
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y403        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.069     0.767 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/Q
                         net (fo=1, routed)           0.245     1.012    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_datavalid0
    SLICE_X96Y403        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.134     1.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt[5]_i_2/O
                         net (fo=10, routed)          0.139     1.285    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt0
    SLICE_X95Y402        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     1.366 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_i_2/O
                         net (fo=16, routed)          0.300     1.666    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter
    SLICE_X96Y403        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.135     1.801 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip[3]_i_1/O
                         net (fo=4, routed)           0.145     1.946    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip[3]_i_1_n_0
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.413     7.010    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[3]/C
                         clock pessimism              0.070     7.080    
                         clock uncertainty           -0.046     7.033    
    SLICE_X96Y403        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.044     6.989    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[3]
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -1.946    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out rise@6.400ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.419ns (33.574%)  route 0.829ns (66.426%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.610ns = ( 7.010 - 6.400 ) 
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.474ns (routing 0.001ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.413ns (routing 0.001ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.474     0.698    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/CLK
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y403        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.069     0.767 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/Q
                         net (fo=1, routed)           0.245     1.012    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_datavalid0
    SLICE_X96Y403        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.134     1.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt[5]_i_2/O
                         net (fo=10, routed)          0.139     1.285    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt0
    SLICE_X95Y402        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     1.366 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_i_2/O
                         net (fo=16, routed)          0.300     1.666    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter
    SLICE_X96Y403        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.135     1.801 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip[3]_i_1/O
                         net (fo=4, routed)           0.145     1.946    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip[3]_i_1_n_0
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.413     7.010    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[0]/C
                         clock pessimism              0.070     7.080    
                         clock uncertainty           -0.046     7.033    
    SLICE_X96Y403        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.043     6.990    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[0]
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -1.946    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out rise@6.400ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.419ns (33.574%)  route 0.829ns (66.426%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.610ns = ( 7.010 - 6.400 ) 
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.474ns (routing 0.001ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.413ns (routing 0.001ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.474     0.698    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/CLK
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y403        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.069     0.767 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/Q
                         net (fo=1, routed)           0.245     1.012    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_datavalid0
    SLICE_X96Y403        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.134     1.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt[5]_i_2/O
                         net (fo=10, routed)          0.139     1.285    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt0
    SLICE_X95Y402        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     1.366 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_i_2/O
                         net (fo=16, routed)          0.300     1.666    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter
    SLICE_X96Y403        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.135     1.801 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip[3]_i_1/O
                         net (fo=4, routed)           0.145     1.946    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip[3]_i_1_n_0
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.413     7.010    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[2]/C
                         clock pessimism              0.070     7.080    
                         clock uncertainty           -0.046     7.033    
    SLICE_X96Y403        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.043     6.990    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[2]
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -1.946    
  -------------------------------------------------------------------
                         slack                                  5.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out rise@0.000ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.523ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Net Delay (Source):      0.310ns (routing 0.001ns, distribution 0.309ns)
  Clock Net Delay (Destination): 0.356ns (routing 0.001ns, distribution 0.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.310     0.456    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X95Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y400        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.495 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[6]/Q
                         net (fo=3, routed)           0.028     0.523    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[6]
    SLICE_X95Y400        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.020     0.543 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter[7]_i_3/O
                         net (fo=1, routed)           0.007     0.550    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/p_0_in__4[7]
    SLICE_X95Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.356     0.523    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X95Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[7]/C
                         clock pessimism             -0.061     0.462    
    SLICE_X95Y400        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.509    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.550    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out rise@0.000ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.526ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Net Delay (Source):      0.313ns (routing 0.001ns, distribution 0.312ns)
  Clock Net Delay (Destination): 0.359ns (routing 0.001ns, distribution 0.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.313     0.459    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/CLK
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y403        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.497 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_1d_reg[0]/Q
                         net (fo=1, routed)           0.063     0.560    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_1d_reg_n_0_[0]
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.359     0.526    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/CLK
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
                         clock pessimism             -0.061     0.465    
    SLICE_X96Y403        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.512    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.560    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_invalid_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_invalid_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out rise@0.000ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Net Delay (Source):      0.311ns (routing 0.001ns, distribution 0.310ns)
  Clock Net Delay (Destination): 0.357ns (routing 0.001ns, distribution 0.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.311     0.457    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X95Y402        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_invalid_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y402        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.496 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_invalid_cnt_reg[1]/Q
                         net (fo=5, routed)           0.027     0.523    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_invalid_cnt_reg[1]
    SLICE_X95Y402        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.556 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_invalid_cnt[2]_i_1/O
                         net (fo=1, routed)           0.006     0.562    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/p_0_in__3[2]
    SLICE_X95Y402        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_invalid_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.357     0.524    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X95Y402        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_invalid_cnt_reg[2]/C
                         clock pessimism             -0.061     0.463    
    SLICE_X95Y402        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.510    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_invalid_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.562    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out rise@0.000ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.615%)  route 0.042ns (40.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.523ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Net Delay (Source):      0.310ns (routing 0.001ns, distribution 0.309ns)
  Clock Net Delay (Destination): 0.356ns (routing 0.001ns, distribution 0.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.310     0.456    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X95Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y400        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.495 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[6]/Q
                         net (fo=3, routed)           0.027     0.522    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[6]
    SLICE_X95Y400        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     0.545 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter[6]_i_1/O
                         net (fo=1, routed)           0.015     0.560    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/p_0_in__4[6]
    SLICE_X95Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.356     0.523    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X95Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[6]/C
                         clock pessimism             -0.061     0.462    
    SLICE_X95Y400        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.508    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.560    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out rise@0.000ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.076ns (50.667%)  route 0.074ns (49.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.527ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      0.309ns (routing 0.001ns, distribution 0.308ns)
  Clock Net Delay (Destination): 0.360ns (routing 0.001ns, distribution 0.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.309     0.455    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X96Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y400        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.496 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[3]/Q
                         net (fo=6, routed)           0.057     0.553    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[3]
    SLICE_X95Y400        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.035     0.588 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter[5]_i_1/O
                         net (fo=1, routed)           0.017     0.605    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/p_0_in__4[5]
    SLICE_X95Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.360     0.527    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X95Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[5]/C
                         clock pessimism             -0.022     0.505    
    SLICE_X95Y400        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.551    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_force_resync_SYNC0/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RX_RESET_FLOP0/reset_flop_out_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out rise@0.000ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.077ns (68.142%)  route 0.036ns (31.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.526ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      0.314ns (routing 0.001ns, distribution 0.313ns)
  Clock Net Delay (Destination): 0.359ns (routing 0.001ns, distribution 0.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.314     0.460    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_force_resync_SYNC0/rx_serdes_clk
    SLICE_X96Y402        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_force_resync_SYNC0/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y402        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.498 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_force_resync_SYNC0/reset_pipe_out_reg/Q
                         net (fo=1, routed)           0.030     0.528    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/reset_pipe_out_1
    SLICE_X96Y402        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.039     0.567 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/combined_reset0/O
                         net (fo=1, routed)           0.006     0.573    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RX_RESET_FLOP0/combined_reset
    SLICE_X96Y402        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RX_RESET_FLOP0/reset_flop_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.359     0.526    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RX_RESET_FLOP0/rx_serdes_clk
    SLICE_X96Y402        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RX_RESET_FLOP0/reset_flop_out_reg/C
                         clock pessimism             -0.055     0.471    
    SLICE_X96Y402        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.518    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RX_RESET_FLOP0/reset_flop_out_reg
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_retime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_out_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out rise@0.000ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.496%)  route 0.087ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns
    Source Clock Delay      (SCD):    0.449ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Net Delay (Source):      0.303ns (routing 0.001ns, distribution 0.302ns)
  Clock Net Delay (Destination): 0.357ns (routing 0.001ns, distribution 0.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.303     0.449    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X95Y395        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_retime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y395        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.489 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_retime_reg[2]/Q
                         net (fo=1, routed)           0.087     0.576    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_retime[2]
    SLICE_X95Y396        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.357     0.524    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X95Y396        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_out_reg/C
                         clock pessimism             -0.050     0.474    
    SLICE_X95Y396        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.521    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_out_reg
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out rise@0.000ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.076ns (66.667%)  route 0.038ns (33.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.528ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.314ns (routing 0.001ns, distribution 0.313ns)
  Clock Net Delay (Destination): 0.361ns (routing 0.001ns, distribution 0.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.314     0.460    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y403        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.499 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[1]/Q
                         net (fo=5, routed)           0.029     0.528    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg_n_0_[1]
    SLICE_X96Y403        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.037     0.565 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip[2]_i_1/O
                         net (fo=1, routed)           0.009     0.574    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip[2]_i_1_n_0
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.361     0.528    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X96Y403        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[2]/C
                         clock pessimism             -0.062     0.466    
    SLICE_X96Y403        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.513    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_force_resync_SYNC0/reset_pipe_retime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_force_resync_SYNC0/reset_pipe_out_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out rise@0.000ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.040ns (24.540%)  route 0.123ns (75.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.528ns
    Source Clock Delay      (SCD):    0.450ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      0.304ns (routing 0.001ns, distribution 0.303ns)
  Clock Net Delay (Destination): 0.361ns (routing 0.001ns, distribution 0.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.304     0.450    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_force_resync_SYNC0/rx_serdes_clk
    SLICE_X95Y397        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_force_resync_SYNC0/reset_pipe_retime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y397        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.490 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_force_resync_SYNC0/reset_pipe_retime_reg[2]/Q
                         net (fo=1, routed)           0.123     0.613    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_force_resync_SYNC0/reset_pipe_retime[2]
    SLICE_X96Y402        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_force_resync_SYNC0/reset_pipe_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.361     0.528    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_force_resync_SYNC0/rx_serdes_clk
    SLICE_X96Y402        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_force_resync_SYNC0/reset_pipe_out_reg/C
                         clock pessimism             -0.022     0.506    
    SLICE_X96Y402        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.552    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_force_resync_SYNC0/reset_pipe_out_reg
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_header0_0/data_out_1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_header0_0/data_out_2d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out rise@0.000ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.038ns (33.043%)  route 0.077ns (66.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.526ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Net Delay (Source):      0.313ns (routing 0.001ns, distribution 0.312ns)
  Clock Net Delay (Destination): 0.359ns (routing 0.001ns, distribution 0.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.313     0.459    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_header0_0/CLK
    SLICE_X96Y402        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_header0_0/data_out_1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y402        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.497 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_header0_0/data_out_1d_reg[0]/Q
                         net (fo=1, routed)           0.077     0.574    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_header0_0/data_out_1d_reg_n_0_[0]
    SLICE_X96Y402        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_header0_0/data_out_2d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.359     0.526    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_header0_0/CLK
    SLICE_X96Y402        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_header0_0/data_out_2d_reg[0]/C
                         clock pessimism             -0.061     0.465    
    SLICE_X96Y402        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.511    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_header0_0/data_out_2d_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk_out
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X96Y403        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X96Y403        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[1]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X96Y403        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[2]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X96Y403        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[3]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X96Y401        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X96Y401        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[1]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X96Y401        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[2]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X96Y401        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[3]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X96Y401        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[4]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X96Y401        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y402        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_invalid_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y386        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X96Y403        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_1d_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X96Y403        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_data_valid0_0/data_out_2d_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X96Y402        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_header0_0/data_out_1d_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X96Y402        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_header0_0/data_out_1d_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X96Y402        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_header0_0/data_out_2d_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X96Y402        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_rx_2bit_retiming_sync_serdes_header0_0/data_out_2d_reg[1]/C
Low Pulse Width   Slow    FDPE/C                   n/a                     0.275         3.200       2.925      SLICE_X96Y388        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
Low Pulse Width   Slow    FDPE/C                   n/a                     0.275         3.200       2.925      SLICE_X96Y388        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X96Y403        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X96Y403        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X96Y403        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X96Y403        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y402        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_invalid_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y402        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_invalid_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y402        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_invalid_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C                   n/a                     0.275         3.200       2.925      SLICE_X95Y386        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X96Y389        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d2_cdc_to_reg/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X96Y389        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d3_reg/C
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.750         0.093       0.657      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.759         0.066       0.693      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclkpcs_out[0]
  To Clock:  rxoutclkpcs_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.132ns (16.541%)  route 0.666ns (83.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.401ns = ( 3.504 - 3.103 ) 
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.683ns (routing 0.008ns, distribution 0.675ns)
  Clock Net Delay (Destination): 0.401ns (routing 0.005ns, distribution 0.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.683     0.683    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y385        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y385        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     0.754 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.318     1.072    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X92Y385        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.061     1.133 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.348     1.481    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0
    SLICE_X92Y386        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.401     3.504    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y386        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.113     3.617    
                         clock uncertainty           -0.035     3.582    
    SLICE_X92Y386        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.043     3.539    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.539    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.153ns (19.793%)  route 0.620ns (80.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.395ns = ( 3.498 - 3.103 ) 
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.604ns (routing 0.008ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.395ns (routing 0.005ns, distribution 0.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.604     0.604    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y387        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     0.676 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.330     1.006    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X92Y385        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.081     1.087 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1/O
                         net (fo=1, routed)           0.290     1.377    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1_n_0
    SLICE_X93Y385        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.395     3.498    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X93Y385        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism              0.013     3.511    
                         clock uncertainty           -0.035     3.476    
    SLICE_X93Y385        FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.024     3.500    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                          3.500    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.118ns (19.218%)  route 0.496ns (80.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.384ns = ( 3.487 - 3.103 ) 
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.619ns (routing 0.008ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.384ns (routing 0.005ns, distribution 0.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.619     0.619    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X93Y385        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y385        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.688 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.110     0.798    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X92Y385        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.049     0.847 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.386     1.233    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.384     3.487    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.013     3.500    
                         clock uncertainty           -0.035     3.465    
    SLICE_X92Y387        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.043     3.422    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.422    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.118ns (19.218%)  route 0.496ns (80.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.384ns = ( 3.487 - 3.103 ) 
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.619ns (routing 0.008ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.384ns (routing 0.005ns, distribution 0.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.619     0.619    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X93Y385        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y385        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.688 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.110     0.798    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X92Y385        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.049     0.847 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.386     1.233    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.384     3.487    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.013     3.500    
                         clock uncertainty           -0.035     3.465    
    SLICE_X92Y387        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.043     3.422    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.422    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.118ns (19.218%)  route 0.496ns (80.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.384ns = ( 3.487 - 3.103 ) 
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.619ns (routing 0.008ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.384ns (routing 0.005ns, distribution 0.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.619     0.619    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X93Y385        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y385        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.688 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.110     0.798    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X92Y385        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.049     0.847 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.386     1.233    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.384     3.487    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.013     3.500    
                         clock uncertainty           -0.035     3.465    
    SLICE_X92Y387        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.043     3.422    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.422    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.118ns (19.218%)  route 0.496ns (80.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.384ns = ( 3.487 - 3.103 ) 
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.619ns (routing 0.008ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.384ns (routing 0.005ns, distribution 0.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.619     0.619    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X93Y385        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y385        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.688 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.110     0.798    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X92Y385        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.049     0.847 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.386     1.233    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.384     3.487    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism              0.013     3.500    
                         clock uncertainty           -0.035     3.465    
    SLICE_X92Y387        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.043     3.422    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.422    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.118ns (20.275%)  route 0.464ns (79.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.388ns = ( 3.491 - 3.103 ) 
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.619ns (routing 0.008ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.388ns (routing 0.005ns, distribution 0.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.619     0.619    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X93Y385        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y385        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.688 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.110     0.798    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X92Y385        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.049     0.847 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.354     1.201    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.388     3.491    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.013     3.504    
                         clock uncertainty           -0.035     3.469    
    SLICE_X92Y387        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.043     3.426    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.426    
                         arrival time                          -1.201    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.118ns (20.275%)  route 0.464ns (79.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.388ns = ( 3.491 - 3.103 ) 
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.619ns (routing 0.008ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.388ns (routing 0.005ns, distribution 0.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.619     0.619    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X93Y385        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y385        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.688 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.110     0.798    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X92Y385        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.049     0.847 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.354     1.201    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.388     3.491    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism              0.013     3.504    
                         clock uncertainty           -0.035     3.469    
    SLICE_X92Y387        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.043     3.426    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.426    
                         arrival time                          -1.201    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.118ns (20.275%)  route 0.464ns (79.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.388ns = ( 3.491 - 3.103 ) 
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.619ns (routing 0.008ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.388ns (routing 0.005ns, distribution 0.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.619     0.619    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X93Y385        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y385        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.688 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.110     0.798    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X92Y385        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.049     0.847 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.354     1.201    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.388     3.491    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism              0.013     3.504    
                         clock uncertainty           -0.035     3.469    
    SLICE_X92Y387        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.043     3.426    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.426    
                         arrival time                          -1.201    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (rxoutclkpcs_out[0] rise@3.103ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.071ns (16.473%)  route 0.360ns (83.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.384ns = ( 3.487 - 3.103 ) 
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.683ns (routing 0.008ns, distribution 0.675ns)
  Clock Net Delay (Destination): 0.384ns (routing 0.005ns, distribution 0.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.683     0.683    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y385        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y385        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.071     0.754 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.360     1.114    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      3.103     3.103 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     3.103 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.384     3.487    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.013     3.500    
                         clock uncertainty           -0.035     3.465    
    SLICE_X92Y387        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.061     3.404    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  2.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.055ns (17.405%)  route 0.261ns (82.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    0.401ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.401ns (routing 0.005ns, distribution 0.396ns)
  Clock Net Delay (Destination): 0.599ns (routing 0.008ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.401     0.401    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y386        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y386        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.055     0.456 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.261     0.717    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.599     0.599    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.013     0.586    
    SLICE_X92Y387        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.633    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.055ns (21.825%)  route 0.197ns (78.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.604ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.436ns (routing 0.005ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.604ns (routing 0.008ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.436     0.436    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y385        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y385        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.055     0.491 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.197     0.688    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.604     0.604    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism             -0.013     0.591    
    SLICE_X92Y387        FDRE (Hold_EFF2_SLICEL_C_R)
                                                     -0.014     0.577    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.055ns (21.825%)  route 0.197ns (78.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.604ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.436ns (routing 0.005ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.604ns (routing 0.008ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.436     0.436    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y385        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y385        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.055     0.491 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.197     0.688    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.604     0.604    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism             -0.013     0.591    
    SLICE_X92Y387        FDRE (Hold_FFF2_SLICEL_C_R)
                                                     -0.014     0.577    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.055ns (21.825%)  route 0.197ns (78.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.604ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.436ns (routing 0.005ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.604ns (routing 0.008ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.436     0.436    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y385        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y385        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.055     0.491 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.197     0.688    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.604     0.604    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism             -0.013     0.591    
    SLICE_X92Y387        FDRE (Hold_GFF2_SLICEL_C_R)
                                                     -0.014     0.577    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.055ns (21.825%)  route 0.197ns (78.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.436ns (routing 0.005ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.599ns (routing 0.008ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.436     0.436    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y385        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y385        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.055     0.491 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.197     0.688    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.599     0.599    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.013     0.586    
    SLICE_X92Y387        FDRE (Hold_AFF2_SLICEL_C_R)
                                                     -0.014     0.572    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.055ns (21.825%)  route 0.197ns (78.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.436ns (routing 0.005ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.599ns (routing 0.008ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.436     0.436    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y385        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y385        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.055     0.491 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.197     0.688    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.599     0.599    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.013     0.586    
    SLICE_X92Y387        FDRE (Hold_BFF2_SLICEL_C_R)
                                                     -0.014     0.572    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.055ns (21.825%)  route 0.197ns (78.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.436ns (routing 0.005ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.599ns (routing 0.008ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.436     0.436    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y385        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y385        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.055     0.491 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.197     0.688    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.599     0.599    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.013     0.586    
    SLICE_X92Y387        FDRE (Hold_CFF2_SLICEL_C_R)
                                                     -0.014     0.572    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.055ns (21.825%)  route 0.197ns (78.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    0.436ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Net Delay (Source):      0.436ns (routing 0.005ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.599ns (routing 0.008ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.436     0.436    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y385        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y385        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.055     0.491 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.197     0.688    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.599     0.599    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism             -0.013     0.586    
    SLICE_X92Y387        FDRE (Hold_DFF2_SLICEL_C_R)
                                                     -0.014     0.572    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.040ns (21.164%)  route 0.149ns (78.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.394ns
    Source Clock Delay      (SCD):    0.305ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      0.305ns (routing 0.005ns, distribution 0.300ns)
  Clock Net Delay (Destination): 0.394ns (routing 0.006ns, distribution 0.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.305     0.305    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y387        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.345 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/Q
                         net (fo=1, routed)           0.149     0.494    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.394     0.394    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X92Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism             -0.083     0.311    
    SLICE_X92Y387        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.358    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@1.552ns period=3.103ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.054ns (20.769%)  route 0.206ns (79.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.395ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.395ns (routing 0.005ns, distribution 0.390ns)
  Clock Net Delay (Destination): 0.562ns (routing 0.008ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.395     0.395    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X93Y385        FDCE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y385        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.054     0.449 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.206     0.655    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X93Y386        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=15, routed)          0.562     0.562    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/rxoutclkpcs_out[0]
    SLICE_X93Y386        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism             -0.099     0.463    
    SLICE_X93Y386        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.510    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclkpcs_out[0]
Waveform(ns):       { 0.000 1.552 }
Period(ns):         3.103
Sources:            { ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.550         3.103       2.553      SLICE_X93Y385  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         3.103       2.553      SLICE_X92Y385  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.103       2.553      SLICE_X92Y385  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.103       2.553      SLICE_X92Y385  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.103       2.553      SLICE_X92Y385  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.103       2.553      SLICE_X92Y385  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         3.103       2.553      SLICE_X93Y386  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         3.103       2.553      SLICE_X92Y386  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         3.103       2.553      SLICE_X92Y387  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         3.103       2.553      SLICE_X92Y387  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X92Y386  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X92Y387  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X92Y387  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X92Y387  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X92Y387  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X92Y387  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X92Y387  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X92Y387  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X92Y387  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X93Y385  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X93Y385  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X92Y385  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X92Y385  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X92Y385  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X92Y385  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X92Y385  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.552       1.277      SLICE_X92Y385  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X93Y386  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X92Y386  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.552       1.277      SLICE_X92Y386  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.478ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.122         3.200       2.078      BUFG_GT_X1Y93        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/I
Min Period  n/a     BUFG_GT/I               n/a                      1.122         3.200       2.078      BUFG_GT_X1Y92        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Max Skew    Slow    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.569         0.091       0.478      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.572         0.063       0.509      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_clk_out
  To Clock:  tx_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        4.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out rise@6.400ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.401ns (18.137%)  route 1.810ns (81.863%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.627ns = ( 7.027 - 6.400 ) 
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.498ns (routing 0.001ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.431ns (routing 0.001ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.498     0.721    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X87Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y401        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.790 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b_reg/Q
                         net (fo=152, routed)         0.719     1.509    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/out
    SLICE_X87Y393        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.148     1.657 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_8[2]_i_5/O
                         net (fo=27, routed)          0.824     2.481    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_8[2]_i_5_n_0
    SLICE_X88Y387        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.135     2.616 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5[2]_i_3/O
                         net (fo=1, routed)           0.045     2.661    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5[2]_i_3_n_0
    SLICE_X88Y387        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.049     2.710 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5[2]_i_1/O
                         net (fo=3, routed)           0.222     2.932    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5_nxt
    SLICE_X89Y388        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.431     7.027    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/tx_clk
    SLICE_X89Y388        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5_reg[0]/C
                         clock pessimism              0.029     7.056    
                         clock uncertainty           -0.046     7.010    
    SLICE_X89Y388        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.044     6.966    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5_reg[0]
  -------------------------------------------------------------------
                         required time                          6.966    
                         arrival time                          -2.932    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out rise@6.400ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.401ns (18.137%)  route 1.810ns (81.863%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.627ns = ( 7.027 - 6.400 ) 
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.498ns (routing 0.001ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.431ns (routing 0.001ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.498     0.721    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X87Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y401        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.790 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b_reg/Q
                         net (fo=152, routed)         0.719     1.509    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/out
    SLICE_X87Y393        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.148     1.657 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_8[2]_i_5/O
                         net (fo=27, routed)          0.824     2.481    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_8[2]_i_5_n_0
    SLICE_X88Y387        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.135     2.616 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5[2]_i_3/O
                         net (fo=1, routed)           0.045     2.661    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5[2]_i_3_n_0
    SLICE_X88Y387        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.049     2.710 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5[2]_i_1/O
                         net (fo=3, routed)           0.222     2.932    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5_nxt
    SLICE_X89Y388        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.431     7.027    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/tx_clk
    SLICE_X89Y388        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5_reg[2]/C
                         clock pessimism              0.029     7.056    
                         clock uncertainty           -0.046     7.010    
    SLICE_X89Y388        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.044     6.966    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5_reg[2]
  -------------------------------------------------------------------
                         required time                          6.966    
                         arrival time                          -2.932    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out rise@6.400ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.401ns (18.319%)  route 1.788ns (81.681%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.615ns = ( 7.015 - 6.400 ) 
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.498ns (routing 0.001ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.419ns (routing 0.001ns, distribution 0.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.498     0.721    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X87Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y401        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.790 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b_reg/Q
                         net (fo=152, routed)         0.719     1.509    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/out
    SLICE_X87Y393        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.148     1.657 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_8[2]_i_5/O
                         net (fo=27, routed)          0.824     2.481    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_8[2]_i_5_n_0
    SLICE_X88Y387        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.135     2.616 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5[2]_i_3/O
                         net (fo=1, routed)           0.045     2.661    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5[2]_i_3_n_0
    SLICE_X88Y387        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.049     2.710 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5[2]_i_1/O
                         net (fo=3, routed)           0.200     2.910    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5_nxt
    SLICE_X89Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.419     7.015    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/tx_clk
    SLICE_X89Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5_reg[1]/C
                         clock pessimism              0.029     7.044    
                         clock uncertainty           -0.046     6.998    
    SLICE_X89Y387        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.043     6.955    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_5_reg[1]
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_reg/C
                            (rising edge-triggered cell FDSE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out rise@6.400ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.553ns (24.743%)  route 1.682ns (75.257%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.627ns = ( 7.027 - 6.400 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.497ns (routing 0.001ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.431ns (routing 0.001ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.497     0.720    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X87Y401        FDSE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y401        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.066     0.786 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_reg/Q
                         net (fo=27, routed)          0.909     1.695    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr
    SLICE_X91Y411        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.126     1.821 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/eop_word[31]_i_4/O
                         net (fo=7, routed)           0.180     2.001    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/eop_word[31]_i_4_n_0
    SLICE_X93Y411        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.089 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/data[47]_i_2/O
                         net (fo=8, routed)           0.313     2.402    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/data_reg[40]
    SLICE_X94Y407        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.135     2.537 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/data[41]_i_1/O
                         net (fo=2, routed)           0.222     2.759    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/lba2encod_data[17]
    SLICE_X93Y412        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     2.897 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word[38]_i_1/O
                         net (fo=1, routed)           0.058     2.955    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_nxt[38]
    SLICE_X93Y412        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.431     7.027    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/tx_clk
    SLICE_X93Y412        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_reg[38]/C
                         clock pessimism              0.029     7.056    
                         clock uncertainty           -0.046     7.010    
    SLICE_X93Y412        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.023     7.033    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_reg[38]
  -------------------------------------------------------------------
                         required time                          7.033    
                         arrival time                          -2.955    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/send_zero_quanta_4_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out rise@6.400ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.485ns (22.066%)  route 1.713ns (77.934%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.621ns = ( 7.021 - 6.400 ) 
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.498ns (routing 0.001ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.425ns (routing 0.001ns, distribution 0.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.498     0.721    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X87Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y401        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.790 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b_reg/Q
                         net (fo=152, routed)         0.719     1.509    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/out
    SLICE_X87Y393        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.148     1.657 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_8[2]_i_5/O
                         net (fo=27, routed)          0.729     2.386    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_8[2]_i_5_n_0
    SLICE_X89Y389        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135     2.521 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/send_zero_quanta_4_i_2/O
                         net (fo=1, routed)           0.215     2.736    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/send_zero_quanta_4_nxt
    SLICE_X89Y389        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.133     2.869 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/send_zero_quanta_4_i_1/O
                         net (fo=1, routed)           0.050     2.919    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/send_zero_quanta_4_i_1_n_0
    SLICE_X89Y389        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/send_zero_quanta_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.425     7.021    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/tx_clk
    SLICE_X89Y389        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/send_zero_quanta_4_reg/C
                         clock pessimism              0.029     7.050    
                         clock uncertainty           -0.046     7.004    
    SLICE_X89Y389        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.023     7.027    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/send_zero_quanta_4_reg
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out rise@6.400ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.354ns (16.722%)  route 1.763ns (83.278%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.623ns = ( 7.023 - 6.400 ) 
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.498ns (routing 0.001ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.427ns (routing 0.001ns, distribution 0.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.498     0.721    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X87Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y401        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.790 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b_reg/Q
                         net (fo=152, routed)         0.719     1.509    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/out
    SLICE_X87Y393        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.148     1.657 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_8[2]_i_5/O
                         net (fo=27, routed)          0.759     2.416    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_8[2]_i_5_n_0
    SLICE_X88Y389        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.047     2.463 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_3[2]_i_3/O
                         net (fo=1, routed)           0.045     2.508    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_3[2]_i_3_n_0
    SLICE_X88Y389        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.598 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_3[2]_i_1/O
                         net (fo=3, routed)           0.240     2.838    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_3_nxt
    SLICE_X88Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.427     7.023    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/tx_clk
    SLICE_X88Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_3_reg[1]/C
                         clock pessimism              0.029     7.052    
                         clock uncertainty           -0.046     7.006    
    SLICE_X88Y387        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.044     6.962    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_3_reg[1]
  -------------------------------------------------------------------
                         required time                          6.962    
                         arrival time                          -2.838    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out rise@6.400ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.354ns (16.722%)  route 1.763ns (83.278%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.623ns = ( 7.023 - 6.400 ) 
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.498ns (routing 0.001ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.427ns (routing 0.001ns, distribution 0.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.498     0.721    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X87Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y401        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     0.790 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b_reg/Q
                         net (fo=152, routed)         0.719     1.509    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/out
    SLICE_X87Y393        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.148     1.657 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_8[2]_i_5/O
                         net (fo=27, routed)          0.759     2.416    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_8[2]_i_5_n_0
    SLICE_X88Y389        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.047     2.463 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_3[2]_i_3/O
                         net (fo=1, routed)           0.045     2.508    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_3[2]_i_3_n_0
    SLICE_X88Y389        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.598 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_3[2]_i_1/O
                         net (fo=3, routed)           0.240     2.838    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_3_nxt
    SLICE_X88Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.427     7.023    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/tx_clk
    SLICE_X88Y387        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_3_reg[0]/C
                         clock pessimism              0.029     7.052    
                         clock uncertainty           -0.046     7.006    
    SLICE_X88Y387        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.043     6.963    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_pkt_state_3_reg[0]
  -------------------------------------------------------------------
                         required time                          6.963    
                         arrival time                          -2.838    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_b_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out rise@6.400ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.486ns (22.806%)  route 1.645ns (77.194%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.630ns = ( 7.030 - 6.400 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.497ns (routing 0.001ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.434ns (routing 0.001ns, distribution 0.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.497     0.720    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X87Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y401        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.069     0.789 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_b_reg/Q
                         net (fo=302, routed)         0.705     1.494    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_b
    SLICE_X91Y410        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.049     1.543 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl0_p5_r[2]_i_2/O
                         net (fo=44, routed)          0.310     1.853    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/add_en_reg_0
    SLICE_X87Y410        LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.148     2.001 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r[60]_i_3/O
                         net (fo=45, routed)          0.280     2.281    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r[60]_i_3_n_0
    SLICE_X86Y412        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.082     2.363 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r[56]_i_6/O
                         net (fo=1, routed)           0.292     2.655    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/sh_dat0_p5_r_reg[56]_0
    SLICE_X91Y413        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.138     2.793 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/sh_dat0_p5_r[56]_i_1/O
                         net (fo=1, routed)           0.058     2.851    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_nxt[56]
    SLICE_X91Y413        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.434     7.030    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X91Y413        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[56]/C
                         clock pessimism              0.029     7.059    
                         clock uncertainty           -0.046     7.013    
    SLICE_X91Y413        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.023     7.036    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[56]
  -------------------------------------------------------------------
                         required time                          7.036    
                         arrival time                          -2.851    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_b_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[59]/D
                            (rising edge-triggered cell FDSE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out rise@6.400ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.513ns (24.394%)  route 1.590ns (75.606%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.624ns = ( 7.024 - 6.400 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.497ns (routing 0.001ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.428ns (routing 0.001ns, distribution 0.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.497     0.720    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X87Y401        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y401        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.069     0.789 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_b_reg/Q
                         net (fo=302, routed)         0.705     1.494    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_b
    SLICE_X91Y410        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.049     1.543 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl0_p5_r[2]_i_2/O
                         net (fo=44, routed)          0.310     1.853    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/add_en_reg_0
    SLICE_X87Y410        LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.148     2.001 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r[60]_i_3/O
                         net (fo=45, routed)          0.225     2.226    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r[60]_i_3_n_0
    SLICE_X86Y405        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     2.340 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r[59]_i_5/O
                         net (fo=1, routed)           0.301     2.641    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/sh_dat0_p5_r_reg[59]
    SLICE_X92Y406        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.133     2.774 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/sh_dat0_p5_r[59]_i_1/O
                         net (fo=1, routed)           0.049     2.823    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_nxt[59]
    SLICE_X92Y406        FDSE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.428     7.024    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X92Y406        FDSE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[59]/C
                         clock pessimism              0.029     7.053    
                         clock uncertainty           -0.046     7.007    
    SLICE_X92Y406        FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.023     7.030    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat0_p5_r_reg[59]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -2.823    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.208ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_reg/C
                            (rising edge-triggered cell FDSE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out rise@6.400ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.474ns (22.690%)  route 1.615ns (77.310%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.611ns = ( 7.011 - 6.400 ) 
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.497ns (routing 0.001ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.415ns (routing 0.001ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.497     0.720    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X87Y401        FDSE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y401        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.066     0.786 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_reg/Q
                         net (fo=27, routed)          0.909     1.695    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr
    SLICE_X91Y411        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.126     1.821 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/eop_word[31]_i_4/O
                         net (fo=7, routed)           0.180     2.001    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/eop_word[31]_i_4_n_0
    SLICE_X93Y411        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.089 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/data[47]_i_2/O
                         net (fo=8, routed)           0.313     2.402    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/data_reg[40]
    SLICE_X94Y407        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.145     2.547 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/data[43]_i_1/O
                         net (fo=2, routed)           0.163     2.710    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/lba2encod_data[19]
    SLICE_X95Y407        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.049     2.759 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word[36]_i_1/O
                         net (fo=1, routed)           0.050     2.809    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_nxt[36]
    SLICE_X95Y407        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.415     7.011    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/tx_clk
    SLICE_X95Y407        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_reg[36]/C
                         clock pessimism              0.029     7.040    
                         clock uncertainty           -0.046     6.994    
    SLICE_X95Y407        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.023     7.017    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_reg[36]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                  4.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out rise@0.000ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.527ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Net Delay (Source):      0.314ns (routing 0.001ns, distribution 0.313ns)
  Clock Net Delay (Destination): 0.360ns (routing 0.001ns, distribution 0.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.314     0.460    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X95Y414        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y414        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.499 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[8]/Q
                         net (fo=1, routed)           0.033     0.532    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d[8]
    SLICE_X95Y414        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.360     0.527    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X95Y414        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[8]/C
                         clock pessimism             -0.061     0.466    
    SLICE_X95Y414        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.513    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out rise@0.000ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.329ns (routing 0.001ns, distribution 0.328ns)
  Clock Net Delay (Destination): 0.378ns (routing 0.001ns, distribution 0.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.329     0.475    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X94Y416        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y416        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.514 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[0]/Q
                         net (fo=1, routed)           0.034     0.548    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d[0]
    SLICE_X94Y416        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.378     0.545    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X94Y416        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[0]/C
                         clock pessimism             -0.064     0.481    
    SLICE_X94Y416        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.528    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out rise@0.000ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.329ns (routing 0.001ns, distribution 0.328ns)
  Clock Net Delay (Destination): 0.378ns (routing 0.001ns, distribution 0.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.329     0.475    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X94Y414        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y414        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.514 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[7]/Q
                         net (fo=1, routed)           0.035     0.549    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d[7]
    SLICE_X94Y414        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.378     0.545    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X94Y414        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[7]/C
                         clock pessimism             -0.064     0.481    
    SLICE_X94Y414        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.528    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out rise@0.000ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.053ns (43.443%)  route 0.069ns (56.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.543ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      0.324ns (routing 0.001ns, distribution 0.323ns)
  Clock Net Delay (Destination): 0.376ns (routing 0.001ns, distribution 0.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.324     0.470    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X86Y404        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y404        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.509 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[19]/Q
                         net (fo=1, routed)           0.050     0.559    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r[19]
    SLICE_X87Y404        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.014     0.573 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r[19]_i_1/O
                         net (fo=1, routed)           0.019     0.592    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r[19]_i_1_n_0
    SLICE_X87Y404        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.376     0.543    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X87Y404        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[19]/C
                         clock pessimism             -0.022     0.521    
    SLICE_X87Y404        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.567    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat3_p5_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out rise@0.000ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.530ns
    Source Clock Delay      (SCD):    0.462ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.316ns (routing 0.001ns, distribution 0.315ns)
  Clock Net Delay (Destination): 0.363ns (routing 0.001ns, distribution 0.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.316     0.462    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X96Y411        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y411        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.501 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[10]/Q
                         net (fo=1, routed)           0.039     0.540    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d[10]
    SLICE_X96Y411        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.363     0.530    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X96Y411        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[10]/C
                         clock pessimism             -0.062     0.468    
    SLICE_X96Y411        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.515    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out rise@0.000ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.532ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.365ns (routing 0.001ns, distribution 0.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.318     0.464    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X96Y415        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y415        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.502 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[59]/Q
                         net (fo=1, routed)           0.041     0.543    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d[59]
    SLICE_X96Y415        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.365     0.532    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X96Y415        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[59]/C
                         clock pessimism             -0.062     0.470    
    SLICE_X96Y415        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.517    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/nwrds0_p0_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/nwrds0_p2_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out rise@0.000ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.053ns (44.167%)  route 0.067ns (55.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.540ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.373ns (routing 0.001ns, distribution 0.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.327     0.473    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X87Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/nwrds0_p0_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y400        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.512 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/nwrds0_p0_r_reg[0]/Q
                         net (fo=1, routed)           0.051     0.563    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/nwrds0_p0_r[0]
    SLICE_X86Y400        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.577 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/nwrds0_p2_r[0]_i_1/O
                         net (fo=1, routed)           0.016     0.593    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/nwrds0_p2_nxt[0]
    SLICE_X86Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/nwrds0_p2_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.373     0.540    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X86Y400        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/nwrds0_p2_r_reg[0]/C
                         clock pessimism             -0.022     0.518    
    SLICE_X86Y400        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.564    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/nwrds0_p2_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out rise@0.000ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.530ns
    Source Clock Delay      (SCD):    0.462ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.316ns (routing 0.001ns, distribution 0.315ns)
  Clock Net Delay (Destination): 0.363ns (routing 0.001ns, distribution 0.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.316     0.462    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X95Y410        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y410        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.501 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d_reg[3]/Q
                         net (fo=1, routed)           0.042     0.543    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_1d[3]
    SLICE_X95Y410        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.363     0.530    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X95Y410        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[3]/C
                         clock pessimism             -0.062     0.468    
    SLICE_X95Y410        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.514    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_tx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/fcs_crc_hold_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out rise@0.000ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.539ns
    Source Clock Delay      (SCD):    0.469ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Net Delay (Source):      0.323ns (routing 0.001ns, distribution 0.322ns)
  Clock Net Delay (Destination): 0.372ns (routing 0.001ns, distribution 0.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.323     0.469    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/tx_clk
    SLICE_X92Y402        FDSE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y402        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.508 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc_reg[12]/Q
                         net (fo=3, routed)           0.059     0.567    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/fcs_crc_w[12]
    SLICE_X92Y404        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/fcs_crc_hold_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.372     0.539    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_clk
    SLICE_X92Y404        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/fcs_crc_hold_reg[12]/C
                         clock pessimism             -0.050     0.489    
    SLICE_X92Y404        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.536    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/fcs_crc_hold_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_SCRAMBLER/poly_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             tx_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out rise@0.000ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.054ns (54.545%)  route 0.045ns (45.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.531ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Net Delay (Source):      0.314ns (routing 0.001ns, distribution 0.313ns)
  Clock Net Delay (Destination): 0.364ns (routing 0.001ns, distribution 0.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.314     0.460    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/tx_clk
    SLICE_X95Y416        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y416        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.499 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0_reg[5]/Q
                         net (fo=2, routed)           0.028     0.527    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/encod2scrambler_data[5]
    SLICE_X95Y415        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.542 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/poly[5]_i_2/O
                         net (fo=1, routed)           0.017     0.559    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_SCRAMBLER/poly_reg[5]_0
    SLICE_X95Y415        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_SCRAMBLER/poly_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.364     0.531    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_SCRAMBLER/tx_clk
    SLICE_X95Y415        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_SCRAMBLER/poly_reg[5]/C
                         clock pessimism             -0.050     0.481    
    SLICE_X95Y415        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.527    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_SCRAMBLER/poly_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_clk_out
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     SRL16E/CLK               n/a                     0.936         6.400       5.464      SLICE_X88Y405        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/store_halfidle_p4_r_reg_srl2/CLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X92Y412        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_d1_reg[24]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X92Y413        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_d1_reg[25]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X94Y408        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_d1_reg[26]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X94Y410        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_d1_reg[27]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X94Y409        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_d1_reg[28]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X94Y412        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_d1_reg[29]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X93Y411        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_d1_reg[30]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X90Y411        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[112]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X88Y411        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[113]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.468         3.200       2.732      SLICE_X88Y405        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/store_halfidle_p4_r_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.468         3.200       2.732      SLICE_X88Y405        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/store_halfidle_p4_r_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X87Y392        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_PAUSE/pause_insert_req_1_reg/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X86Y410        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl1_p5_r_reg[0]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X86Y410        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl2_p5_r_reg[0]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X86Y410        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl3_p5_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X86Y411        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_ctl4_p5_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X90Y414        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X89Y408        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sh_dat4_p5_r_reg[18]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X89Y409        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[96]/C
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.468         3.200       2.732      SLICE_X88Y405        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/store_halfidle_p4_r_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.468         3.200       2.732      SLICE_X88Y405        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/store_halfidle_p4_r_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X94Y410        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_d1_reg[27]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X94Y410        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_d1_reg[27]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X94Y409        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_d1_reg[28]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X94Y412        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_d1_reg[29]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X94Y412        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_d1_reg[29]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X93Y411        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_d1_reg[30]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X90Y411        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[112]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X88Y411        ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[113]/C
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.774         0.083       0.691      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.783         0.064       0.719      GTHE4_CHANNEL_X1Y15  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  CLK_74_25_P
  To Clock:  CLK_74_25_P

Setup :            0  Failing Endpoints,  Worst Slack       11.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.868ns  (required time - arrival time)
  Source:                 status_led_control_inst/frequency_divider_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/frequency_divider_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.400ns  (CLK_74_25_P rise@13.400ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.423ns (28.485%)  route 1.062ns (71.515%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 14.836 - 13.400 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.558ns (routing 0.009ns, distribution 0.549ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.009ns, distribution 0.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.081     1.081 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.126    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.126 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.324    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.352 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.558     1.910    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y24         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.068     1.978 r  status_led_control_inst/frequency_divider_reg[9]/Q
                         net (fo=2, routed)           0.394     2.372    status_led_control_inst/frequency_divider[9]
    SLICE_X84Y25         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.171     2.543 r  status_led_control_inst/frequency_divider0_carry__0/CO[7]
                         net (fo=1, routed)           0.023     2.566    status_led_control_inst/frequency_divider0_carry__0_n_0
    SLICE_X84Y26         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     2.669 r  status_led_control_inst/frequency_divider0_carry__1/O[5]
                         net (fo=1, routed)           0.586     3.255    status_led_control_inst/data0[22]
    SLICE_X85Y26         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.081     3.336 r  status_led_control_inst/frequency_divider[22]_i_1/O
                         net (fo=1, routed)           0.059     3.395    status_led_control_inst/frequency_divider_0[22]
    SLICE_X85Y26         FDRE                                         r  status_led_control_inst/frequency_divider_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                     13.400    13.400 r  
    AK15                                              0.000    13.400 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000    13.400    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.738    14.138 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034    14.172    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.172 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    14.335    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.477    14.836    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y26         FDRE                                         r  status_led_control_inst/frequency_divider_reg[22]/C
                         clock pessimism              0.439    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X85Y26         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.023    15.263    status_led_control_inst/frequency_divider_reg[22]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -3.395    
  -------------------------------------------------------------------
                         slack                                 11.868    

Slack (MET) :             12.080ns  (required time - arrival time)
  Source:                 status_led_control_inst/frequency_divider_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/frequency_divider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.400ns  (CLK_74_25_P rise@13.400ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.351ns (27.294%)  route 0.935ns (72.706%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 14.839 - 13.400 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.548ns (routing 0.009ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.480ns (routing 0.009ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.081     1.081 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.126    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.126 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.324    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.352 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.548     1.900    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y26         FDRE                                         r  status_led_control_inst/frequency_divider_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y26         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     1.969 f  status_led_control_inst/frequency_divider_reg[25]/Q
                         net (fo=2, routed)           0.505     2.474    status_led_control_inst/frequency_divider[25]
    SLICE_X85Y26         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.032     2.506 r  status_led_control_inst/frequency_divider[25]_i_8/O
                         net (fo=1, routed)           0.160     2.666    status_led_control_inst/frequency_divider[25]_i_8_n_0
    SLICE_X85Y25         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.115     2.781 r  status_led_control_inst/frequency_divider[25]_i_2/O
                         net (fo=26, routed)          0.212     2.993    status_led_control_inst/frequency_divider[25]_i_2_n_0
    SLICE_X85Y25         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.135     3.128 r  status_led_control_inst/frequency_divider[16]_i_1/O
                         net (fo=1, routed)           0.058     3.186    status_led_control_inst/frequency_divider_0[16]
    SLICE_X85Y25         FDRE                                         r  status_led_control_inst/frequency_divider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                     13.400    13.400 r  
    AK15                                              0.000    13.400 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000    13.400    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.738    14.138 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034    14.172    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.172 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    14.335    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.480    14.839    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y25         FDRE                                         r  status_led_control_inst/frequency_divider_reg[16]/C
                         clock pessimism              0.439    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X85Y25         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.023    15.266    status_led_control_inst/frequency_divider_reg[16]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                 12.080    

Slack (MET) :             12.086ns  (required time - arrival time)
  Source:                 status_led_control_inst/frequency_divider_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/frequency_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.400ns  (CLK_74_25_P rise@13.400ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.349ns (27.202%)  route 0.934ns (72.798%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 14.842 - 13.400 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.548ns (routing 0.009ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.009ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.081     1.081 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.126    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.126 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.324    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.352 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.548     1.900    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y26         FDRE                                         r  status_led_control_inst/frequency_divider_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y26         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     1.969 f  status_led_control_inst/frequency_divider_reg[25]/Q
                         net (fo=2, routed)           0.505     2.474    status_led_control_inst/frequency_divider[25]
    SLICE_X85Y26         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.032     2.506 r  status_led_control_inst/frequency_divider[25]_i_8/O
                         net (fo=1, routed)           0.160     2.666    status_led_control_inst/frequency_divider[25]_i_8_n_0
    SLICE_X85Y25         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.115     2.781 r  status_led_control_inst/frequency_divider[25]_i_2/O
                         net (fo=26, routed)          0.198     2.979    status_led_control_inst/frequency_divider[25]_i_2_n_0
    SLICE_X85Y24         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.133     3.112 r  status_led_control_inst/frequency_divider[1]_i_1/O
                         net (fo=1, routed)           0.071     3.183    status_led_control_inst/frequency_divider_0[1]
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                     13.400    13.400 r  
    AK15                                              0.000    13.400 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000    13.400    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.738    14.138 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034    14.172    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.172 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    14.335    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.483    14.842    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[1]/C
                         clock pessimism              0.439    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X85Y24         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.023    15.269    status_led_control_inst/frequency_divider_reg[1]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                 12.086    

Slack (MET) :             12.107ns  (required time - arrival time)
  Source:                 status_led_control_inst/frequency_divider_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/frequency_divider_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.400ns  (CLK_74_25_P rise@13.400ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.360ns (28.571%)  route 0.900ns (71.429%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 14.839 - 13.400 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.548ns (routing 0.009ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.480ns (routing 0.009ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.081     1.081 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.126    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.126 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.324    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.352 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.548     1.900    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y26         FDRE                                         r  status_led_control_inst/frequency_divider_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y26         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     1.969 f  status_led_control_inst/frequency_divider_reg[25]/Q
                         net (fo=2, routed)           0.505     2.474    status_led_control_inst/frequency_divider[25]
    SLICE_X85Y26         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.032     2.506 r  status_led_control_inst/frequency_divider[25]_i_8/O
                         net (fo=1, routed)           0.160     2.666    status_led_control_inst/frequency_divider[25]_i_8_n_0
    SLICE_X85Y25         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.115     2.781 r  status_led_control_inst/frequency_divider[25]_i_2/O
                         net (fo=26, routed)          0.212     2.993    status_led_control_inst/frequency_divider[25]_i_2_n_0
    SLICE_X85Y25         LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.144     3.137 r  status_led_control_inst/frequency_divider[17]_i_1/O
                         net (fo=1, routed)           0.023     3.160    status_led_control_inst/frequency_divider_0[17]
    SLICE_X85Y25         FDRE                                         r  status_led_control_inst/frequency_divider_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                     13.400    13.400 r  
    AK15                                              0.000    13.400 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000    13.400    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.738    14.138 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034    14.172    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.172 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    14.335    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.480    14.839    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y25         FDRE                                         r  status_led_control_inst/frequency_divider_reg[17]/C
                         clock pessimism              0.439    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X85Y25         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.024    15.267    status_led_control_inst/frequency_divider_reg[17]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                 12.107    

Slack (MET) :             12.120ns  (required time - arrival time)
  Source:                 status_led_control_inst/frequency_divider_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/o_led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.400ns  (CLK_74_25_P rise@13.400ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.356ns (28.480%)  route 0.894ns (71.520%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 14.842 - 13.400 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.548ns (routing 0.009ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.009ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.081     1.081 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.126    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.126 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.324    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.352 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.548     1.900    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y26         FDRE                                         r  status_led_control_inst/frequency_divider_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y26         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     1.969 f  status_led_control_inst/frequency_divider_reg[25]/Q
                         net (fo=2, routed)           0.505     2.474    status_led_control_inst/frequency_divider[25]
    SLICE_X85Y26         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.032     2.506 r  status_led_control_inst/frequency_divider[25]_i_8/O
                         net (fo=1, routed)           0.160     2.666    status_led_control_inst/frequency_divider[25]_i_8_n_0
    SLICE_X85Y25         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.115     2.781 r  status_led_control_inst/frequency_divider[25]_i_2/O
                         net (fo=26, routed)          0.198     2.979    status_led_control_inst/frequency_divider[25]_i_2_n_0
    SLICE_X85Y24         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.140     3.119 r  status_led_control_inst/o_led[7]_i_1/O
                         net (fo=1, routed)           0.031     3.150    status_led_control_inst/o_led[7]_i_1_n_0
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/o_led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                     13.400    13.400 r  
    AK15                                              0.000    13.400 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000    13.400    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.738    14.138 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034    14.172    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.172 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    14.335    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.483    14.842    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/o_led_reg[7]/C
                         clock pessimism              0.439    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X85Y24         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024    15.270    status_led_control_inst/o_led_reg[7]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 12.120    

Slack (MET) :             12.131ns  (required time - arrival time)
  Source:                 status_led_control_inst/frequency_divider_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/frequency_divider_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.400ns  (CLK_74_25_P rise@13.400ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.352ns (28.160%)  route 0.898ns (71.840%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 14.836 - 13.400 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.548ns (routing 0.009ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.009ns, distribution 0.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.081     1.081 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.126    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.126 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.324    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.352 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.548     1.900    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y26         FDRE                                         r  status_led_control_inst/frequency_divider_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y26         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     1.969 f  status_led_control_inst/frequency_divider_reg[25]/Q
                         net (fo=2, routed)           0.505     2.474    status_led_control_inst/frequency_divider[25]
    SLICE_X85Y26         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.032     2.506 r  status_led_control_inst/frequency_divider[25]_i_8/O
                         net (fo=1, routed)           0.160     2.666    status_led_control_inst/frequency_divider[25]_i_8_n_0
    SLICE_X85Y25         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.115     2.781 r  status_led_control_inst/frequency_divider[25]_i_2/O
                         net (fo=26, routed)          0.180     2.961    status_led_control_inst/frequency_divider[25]_i_2_n_0
    SLICE_X85Y26         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.136     3.097 r  status_led_control_inst/frequency_divider[24]_i_1/O
                         net (fo=1, routed)           0.053     3.150    status_led_control_inst/frequency_divider_0[24]
    SLICE_X85Y26         FDRE                                         r  status_led_control_inst/frequency_divider_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                     13.400    13.400 r  
    AK15                                              0.000    13.400 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000    13.400    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.738    14.138 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034    14.172    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.172 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    14.335    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.477    14.836    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y26         FDRE                                         r  status_led_control_inst/frequency_divider_reg[24]/C
                         clock pessimism              0.457    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X85Y26         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.023    15.280    status_led_control_inst/frequency_divider_reg[24]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 12.131    

Slack (MET) :             12.133ns  (required time - arrival time)
  Source:                 status_led_control_inst/frequency_divider_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/frequency_divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.400ns  (CLK_74_25_P rise@13.400ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.304ns (24.615%)  route 0.931ns (75.385%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 14.841 - 13.400 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.548ns (routing 0.009ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.009ns, distribution 0.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.081     1.081 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.126    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.126 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.324    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.352 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.548     1.900    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y26         FDRE                                         r  status_led_control_inst/frequency_divider_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y26         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     1.969 f  status_led_control_inst/frequency_divider_reg[25]/Q
                         net (fo=2, routed)           0.505     2.474    status_led_control_inst/frequency_divider[25]
    SLICE_X85Y26         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.032     2.506 r  status_led_control_inst/frequency_divider[25]_i_8/O
                         net (fo=1, routed)           0.160     2.666    status_led_control_inst/frequency_divider[25]_i_8_n_0
    SLICE_X85Y25         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.115     2.781 r  status_led_control_inst/frequency_divider[25]_i_2/O
                         net (fo=26, routed)          0.195     2.976    status_led_control_inst/frequency_divider[25]_i_2_n_0
    SLICE_X85Y25         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     3.064 r  status_led_control_inst/frequency_divider[10]_i_1/O
                         net (fo=1, routed)           0.071     3.135    status_led_control_inst/frequency_divider_0[10]
    SLICE_X85Y25         FDRE                                         r  status_led_control_inst/frequency_divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                     13.400    13.400 r  
    AK15                                              0.000    13.400 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000    13.400    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.738    14.138 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034    14.172    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.172 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    14.335    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.482    14.841    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y25         FDRE                                         r  status_led_control_inst/frequency_divider_reg[10]/C
                         clock pessimism              0.439    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X85Y25         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.023    15.268    status_led_control_inst/frequency_divider_reg[10]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 12.133    

Slack (MET) :             12.139ns  (required time - arrival time)
  Source:                 status_led_control_inst/frequency_divider_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/frequency_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.400ns  (CLK_74_25_P rise@13.400ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.352ns (28.618%)  route 0.878ns (71.382%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 14.842 - 13.400 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.548ns (routing 0.009ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.009ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.081     1.081 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.126    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.126 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.324    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.352 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.548     1.900    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y26         FDRE                                         r  status_led_control_inst/frequency_divider_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y26         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     1.969 f  status_led_control_inst/frequency_divider_reg[25]/Q
                         net (fo=2, routed)           0.505     2.474    status_led_control_inst/frequency_divider[25]
    SLICE_X85Y26         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.032     2.506 r  status_led_control_inst/frequency_divider[25]_i_8/O
                         net (fo=1, routed)           0.160     2.666    status_led_control_inst/frequency_divider[25]_i_8_n_0
    SLICE_X85Y25         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.115     2.781 r  status_led_control_inst/frequency_divider[25]_i_2/O
                         net (fo=26, routed)          0.154     2.935    status_led_control_inst/frequency_divider[25]_i_2_n_0
    SLICE_X85Y24         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136     3.071 r  status_led_control_inst/frequency_divider[3]_i_1/O
                         net (fo=1, routed)           0.059     3.130    status_led_control_inst/frequency_divider_0[3]
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                     13.400    13.400 r  
    AK15                                              0.000    13.400 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000    13.400    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.738    14.138 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034    14.172    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.172 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    14.335    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.483    14.842    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[3]/C
                         clock pessimism              0.439    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X85Y24         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.023    15.269    status_led_control_inst/frequency_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                 12.139    

Slack (MET) :             12.140ns  (required time - arrival time)
  Source:                 status_led_control_inst/frequency_divider_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/frequency_divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.400ns  (CLK_74_25_P rise@13.400ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.304ns (24.756%)  route 0.924ns (75.244%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 14.841 - 13.400 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.548ns (routing 0.009ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.009ns, distribution 0.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.081     1.081 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.126    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.126 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.324    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.352 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.548     1.900    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y26         FDRE                                         r  status_led_control_inst/frequency_divider_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y26         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.069     1.969 f  status_led_control_inst/frequency_divider_reg[25]/Q
                         net (fo=2, routed)           0.505     2.474    status_led_control_inst/frequency_divider[25]
    SLICE_X85Y26         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.032     2.506 r  status_led_control_inst/frequency_divider[25]_i_8/O
                         net (fo=1, routed)           0.160     2.666    status_led_control_inst/frequency_divider[25]_i_8_n_0
    SLICE_X85Y25         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.115     2.781 r  status_led_control_inst/frequency_divider[25]_i_2/O
                         net (fo=26, routed)          0.194     2.975    status_led_control_inst/frequency_divider[25]_i_2_n_0
    SLICE_X85Y25         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     3.063 r  status_led_control_inst/frequency_divider[12]_i_1/O
                         net (fo=1, routed)           0.065     3.128    status_led_control_inst/frequency_divider_0[12]
    SLICE_X85Y25         FDRE                                         r  status_led_control_inst/frequency_divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                     13.400    13.400 r  
    AK15                                              0.000    13.400 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000    13.400    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.738    14.138 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034    14.172    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.172 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    14.335    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.482    14.841    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y25         FDRE                                         r  status_led_control_inst/frequency_divider_reg[12]/C
                         clock pessimism              0.439    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X85Y25         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.023    15.268    status_led_control_inst/frequency_divider_reg[12]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -3.128    
  -------------------------------------------------------------------
                         slack                                 12.140    

Slack (MET) :             12.144ns  (required time - arrival time)
  Source:                 status_led_control_inst/frequency_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/frequency_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.400ns  (CLK_74_25_P rise@13.400ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.317ns (26.091%)  route 0.898ns (73.909%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 14.842 - 13.400 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.558ns (routing 0.009ns, distribution 0.549ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.009ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.081     1.081 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.126    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.126 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.198     1.324    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.352 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.558     1.910    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y25         FDRE                                         r  status_led_control_inst/frequency_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.070     1.980 r  status_led_control_inst/frequency_divider_reg[0]/Q
                         net (fo=3, routed)           0.243     2.223    status_led_control_inst/frequency_divider[0]
    SLICE_X84Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.114     2.337 r  status_led_control_inst/frequency_divider0_carry/O[1]
                         net (fo=1, routed)           0.590     2.927    status_led_control_inst/data0[2]
    SLICE_X85Y24         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.133     3.060 r  status_led_control_inst/frequency_divider[2]_i_1/O
                         net (fo=1, routed)           0.065     3.125    status_led_control_inst/frequency_divider_0[2]
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                     13.400    13.400 r  
    AK15                                              0.000    13.400 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000    13.400    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.738    14.138 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034    14.172    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.172 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.163    14.335    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.483    14.842    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[2]/C
                         clock pessimism              0.439    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X85Y24         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.023    15.269    status_led_control_inst/frequency_divider_reg[2]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                 12.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 status_led_control_inst/frequency_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/frequency_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_74_25_P rise@0.000ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.080ns (46.784%)  route 0.091ns (53.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Net Delay (Source):      0.364ns (routing 0.007ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.415ns (routing 0.008ns, distribution 0.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.569    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.569 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.660    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.677 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.364     1.041    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y25         FDRE                                         r  status_led_control_inst/frequency_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.081 f  status_led_control_inst/frequency_divider_reg[0]/Q
                         net (fo=3, routed)           0.083     1.164    status_led_control_inst/frequency_divider[0]
    SLICE_X85Y25         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.040     1.204 r  status_led_control_inst/frequency_divider[0]_i_1/O
                         net (fo=1, routed)           0.008     1.212    status_led_control_inst/frequency_divider_0[0]
    SLICE_X85Y25         FDRE                                         r  status_led_control_inst/frequency_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.775     0.775 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.820    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.933    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.952 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.415     1.367    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y25         FDRE                                         r  status_led_control_inst/frequency_divider_reg[0]/C
                         clock pessimism             -0.320     1.047    
    SLICE_X85Y25         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.094    status_led_control_inst/frequency_divider_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 status_led_control_inst/o_led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/o_led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_74_25_P rise@0.000ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.092ns (51.111%)  route 0.088ns (48.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Net Delay (Source):      0.364ns (routing 0.007ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.416ns (routing 0.008ns, distribution 0.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.569    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.569 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.660    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.677 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.364     1.041    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/o_led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y24         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.082 r  status_led_control_inst/o_led_reg[7]/Q
                         net (fo=2, routed)           0.079     1.161    status_led_control_inst/o_led_OBUF[7]
    SLICE_X85Y24         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.051     1.212 r  status_led_control_inst/o_led[7]_i_1/O
                         net (fo=1, routed)           0.009     1.221    status_led_control_inst/o_led[7]_i_1_n_0
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/o_led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.775     0.775 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.820    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.933    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.952 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.416     1.368    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/o_led_reg[7]/C
                         clock pessimism             -0.321     1.047    
    SLICE_X85Y24         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.094    status_led_control_inst/o_led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 status_led_control_inst/frequency_divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/frequency_divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_74_25_P rise@0.000ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.077ns (30.800%)  route 0.173ns (69.200%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Net Delay (Source):      0.364ns (routing 0.007ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.416ns (routing 0.008ns, distribution 0.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.569    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.569 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.660    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.677 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.364     1.041    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y24         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.080 r  status_led_control_inst/frequency_divider_reg[7]/Q
                         net (fo=2, routed)           0.076     1.156    status_led_control_inst/frequency_divider[7]
    SLICE_X84Y24         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     1.173 r  status_led_control_inst/frequency_divider0_carry/O[6]
                         net (fo=1, routed)           0.090     1.263    status_led_control_inst/data0[7]
    SLICE_X85Y24         LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.021     1.284 r  status_led_control_inst/frequency_divider[7]_i_1/O
                         net (fo=1, routed)           0.007     1.291    status_led_control_inst/frequency_divider_0[7]
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.775     0.775 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.820    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.933    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.952 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.416     1.368    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[7]/C
                         clock pessimism             -0.321     1.047    
    SLICE_X85Y24         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.094    status_led_control_inst/frequency_divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 status_led_control_inst/frequency_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/frequency_divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_74_25_P rise@0.000ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.079ns (31.102%)  route 0.175ns (68.898%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Net Delay (Source):      0.364ns (routing 0.007ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.416ns (routing 0.008ns, distribution 0.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.569    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.569 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.660    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.677 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.364     1.041    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y24         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.080 r  status_led_control_inst/frequency_divider_reg[1]/Q
                         net (fo=2, routed)           0.086     1.166    status_led_control_inst/frequency_divider[1]
    SLICE_X84Y24         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     1.184 r  status_led_control_inst/frequency_divider0_carry/O[0]
                         net (fo=1, routed)           0.063     1.247    status_led_control_inst/data0[1]
    SLICE_X85Y24         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     1.269 r  status_led_control_inst/frequency_divider[1]_i_1/O
                         net (fo=1, routed)           0.026     1.295    status_led_control_inst/frequency_divider_0[1]
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.775     0.775 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.820    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.933    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.952 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.416     1.368    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[1]/C
                         clock pessimism             -0.321     1.047    
    SLICE_X85Y24         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.093    status_led_control_inst/frequency_divider_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 status_led_control_inst/frequency_divider_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/frequency_divider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_74_25_P rise@0.000ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.097ns (37.165%)  route 0.164ns (62.835%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Net Delay (Source):      0.363ns (routing 0.007ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.415ns (routing 0.008ns, distribution 0.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.569    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.569 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.660    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.677 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.363     1.040    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y24         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.079 r  status_led_control_inst/frequency_divider_reg[8]/Q
                         net (fo=2, routed)           0.076     1.155    status_led_control_inst/frequency_divider[8]
    SLICE_X84Y24         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.172 r  status_led_control_inst/frequency_divider0_carry/O[7]
                         net (fo=1, routed)           0.067     1.239    status_led_control_inst/data0[8]
    SLICE_X85Y24         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.280 r  status_led_control_inst/frequency_divider[8]_i_1/O
                         net (fo=1, routed)           0.021     1.301    status_led_control_inst/frequency_divider_0[8]
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.775     0.775 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.820    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.933    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.952 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.415     1.367    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[8]/C
                         clock pessimism             -0.321     1.046    
    SLICE_X85Y24         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.092    status_led_control_inst/frequency_divider_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 status_led_control_inst/frequency_divider_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/frequency_divider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_74_25_P rise@0.000ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.078ns (29.658%)  route 0.185ns (70.342%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.411ns (routing 0.008ns, distribution 0.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.569    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.569 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.660    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.677 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.359     1.036    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y26         FDRE                                         r  status_led_control_inst/frequency_divider_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y26         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.075 r  status_led_control_inst/frequency_divider_reg[18]/Q
                         net (fo=2, routed)           0.097     1.172    status_led_control_inst/frequency_divider[18]
    SLICE_X84Y26         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.189 r  status_led_control_inst/frequency_divider0_carry__1/O[1]
                         net (fo=1, routed)           0.062     1.251    status_led_control_inst/data0[18]
    SLICE_X85Y26         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     1.273 r  status_led_control_inst/frequency_divider[18]_i_1/O
                         net (fo=1, routed)           0.026     1.299    status_led_control_inst/frequency_divider_0[18]
    SLICE_X85Y26         FDRE                                         r  status_led_control_inst/frequency_divider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.775     0.775 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.820    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.933    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.952 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.411     1.363    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y26         FDRE                                         r  status_led_control_inst/frequency_divider_reg[18]/C
                         clock pessimism             -0.321     1.042    
    SLICE_X85Y26         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.088    status_led_control_inst/frequency_divider_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 status_led_control_inst/frequency_divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/frequency_divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_74_25_P rise@0.000ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.091ns (34.470%)  route 0.173ns (65.530%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Net Delay (Source):      0.364ns (routing 0.007ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.416ns (routing 0.008ns, distribution 0.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.569    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.569 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.660    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.677 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.364     1.041    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y24         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.081 r  status_led_control_inst/frequency_divider_reg[6]/Q
                         net (fo=2, routed)           0.098     1.179    status_led_control_inst/frequency_divider[6]
    SLICE_X84Y24         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.017     1.196 r  status_led_control_inst/frequency_divider0_carry/O[5]
                         net (fo=1, routed)           0.067     1.263    status_led_control_inst/data0[6]
    SLICE_X85Y24         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.034     1.297 r  status_led_control_inst/frequency_divider[6]_i_1/O
                         net (fo=1, routed)           0.008     1.305    status_led_control_inst/frequency_divider_0[6]
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.775     0.775 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.820    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.933    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.952 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.416     1.368    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[6]/C
                         clock pessimism             -0.321     1.047    
    SLICE_X85Y24         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.094    status_led_control_inst/frequency_divider_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 status_led_control_inst/frequency_divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/frequency_divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_74_25_P rise@0.000ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.078ns (29.434%)  route 0.187ns (70.566%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Net Delay (Source):      0.364ns (routing 0.007ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.415ns (routing 0.008ns, distribution 0.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.569    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.569 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.660    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.677 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.364     1.041    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y25         FDRE                                         r  status_led_control_inst/frequency_divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.080 r  status_led_control_inst/frequency_divider_reg[10]/Q
                         net (fo=2, routed)           0.099     1.179    status_led_control_inst/frequency_divider[10]
    SLICE_X84Y25         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.196 r  status_led_control_inst/frequency_divider0_carry__0/O[1]
                         net (fo=1, routed)           0.062     1.258    status_led_control_inst/data0[10]
    SLICE_X85Y25         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     1.280 r  status_led_control_inst/frequency_divider[10]_i_1/O
                         net (fo=1, routed)           0.026     1.306    status_led_control_inst/frequency_divider_0[10]
    SLICE_X85Y25         FDRE                                         r  status_led_control_inst/frequency_divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.775     0.775 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.820    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.933    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.952 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.415     1.367    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y25         FDRE                                         r  status_led_control_inst/frequency_divider_reg[10]/C
                         clock pessimism             -0.320     1.047    
    SLICE_X85Y25         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.093    status_led_control_inst/frequency_divider_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 status_led_control_inst/frequency_divider_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/frequency_divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_74_25_P rise@0.000ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.115ns (39.792%)  route 0.174ns (60.208%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      0.364ns (routing 0.007ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.415ns (routing 0.008ns, distribution 0.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.569    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.569 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.660    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.677 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.364     1.041    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y25         FDRE                                         r  status_led_control_inst/frequency_divider_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.080 f  status_led_control_inst/frequency_divider_reg[13]/Q
                         net (fo=2, routed)           0.080     1.160    status_led_control_inst/frequency_divider[13]
    SLICE_X85Y25         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.174 r  status_led_control_inst/frequency_divider[25]_i_6/O
                         net (fo=1, routed)           0.046     1.220    status_led_control_inst/frequency_divider[25]_i_6_n_0
    SLICE_X85Y25         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.014     1.234 r  status_led_control_inst/frequency_divider[25]_i_2/O
                         net (fo=26, routed)          0.042     1.276    status_led_control_inst/frequency_divider[25]_i_2_n_0
    SLICE_X85Y24         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.048     1.324 r  status_led_control_inst/frequency_divider[9]_i_1/O
                         net (fo=1, routed)           0.006     1.330    status_led_control_inst/frequency_divider_0[9]
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.775     0.775 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.820    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.933    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.952 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.415     1.367    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y24         FDRE                                         r  status_led_control_inst/frequency_divider_reg[9]/C
                         clock pessimism             -0.308     1.059    
    SLICE_X85Y24         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.106    status_led_control_inst/frequency_divider_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 status_led_control_inst/frequency_divider_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Destination:            status_led_control_inst/frequency_divider_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_74_25_P  {rise@0.000ns fall@6.700ns period=13.400ns})
  Path Group:             CLK_74_25_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_74_25_P rise@0.000ns - CLK_74_25_P rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.120ns (43.011%)  route 0.159ns (56.989%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.411ns (routing 0.008ns, distribution 0.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.569    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.569 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.660    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.677 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.359     1.036    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y26         FDRE                                         r  status_led_control_inst/frequency_divider_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y26         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.074 r  status_led_control_inst/frequency_divider_reg[20]/Q
                         net (fo=2, routed)           0.075     1.149    status_led_control_inst/frequency_divider[20]
    SLICE_X84Y26         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.059     1.208 r  status_led_control_inst/frequency_divider0_carry__1/O[7]
                         net (fo=1, routed)           0.066     1.274    status_led_control_inst/data0[24]
    SLICE_X85Y26         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.023     1.297 r  status_led_control_inst/frequency_divider[24]_i_1/O
                         net (fo=1, routed)           0.018     1.315    status_led_control_inst/frequency_divider_0[24]
    SLICE_X85Y26         FDRE                                         r  status_led_control_inst/frequency_divider_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_74_25_P rise edge)
                                                      0.000     0.000 r  
    AK15                                              0.000     0.000 r  i_CLK_74_25_P (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/IBUFDS_clk_74_25/I
    HDIOBDIFFINBUF_X0Y4  DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.775     0.775 r  clock_generator_inst/IBUFDS_clk_74_25/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     0.820    clock_generator_inst/IBUFDS_clk_74_25/OUT
    AK15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.820 r  clock_generator_inst/IBUFDS_clk_74_25/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.933    CLK_74_25
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.952 r  CLK_74_25_BUFG_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=34, routed)          0.411     1.363    status_led_control_inst/CLK_74_25_BUFG
    SLICE_X85Y26         FDRE                                         r  status_led_control_inst/frequency_divider_reg[24]/C
                         clock pessimism             -0.321     1.042    
    SLICE_X85Y26         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.088    status_led_control_inst/frequency_divider_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_74_25_P
Waveform(ns):       { 0.000 6.700 }
Period(ns):         13.400
Sources:            { i_CLK_74_25_P }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         13.400      12.278     BUFGCE_HDIO_X0Y1  CLK_74_25_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         13.400      12.850     SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         13.400      12.850     SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[10]/C
Min Period        n/a     FDRE/C    n/a            0.550         13.400      12.850     SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[11]/C
Min Period        n/a     FDRE/C    n/a            0.550         13.400      12.850     SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[12]/C
Min Period        n/a     FDRE/C    n/a            0.550         13.400      12.850     SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[13]/C
Min Period        n/a     FDRE/C    n/a            0.550         13.400      12.850     SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[14]/C
Min Period        n/a     FDRE/C    n/a            0.550         13.400      12.850     SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[15]/C
Min Period        n/a     FDRE/C    n/a            0.550         13.400      12.850     SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[16]/C
Min Period        n/a     FDRE/C    n/a            0.550         13.400      12.850     SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[17]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[14]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[15]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[16]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[17]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y26      status_led_control_inst/frequency_divider_reg[18]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y26      status_led_control_inst/frequency_divider_reg[19]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y26      status_led_control_inst/frequency_divider_reg[20]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y26      status_led_control_inst/frequency_divider_reg[21]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y26      status_led_control_inst/frequency_divider_reg[22]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y26      status_led_control_inst/frequency_divider_reg[23]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y44      status_led_control_inst/o_led_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[12]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[13]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[14]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[15]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[16]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         6.700       6.425      SLICE_X85Y25      status_led_control_inst/frequency_divider_reg[17]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_clk_out
  To Clock:  rx_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        5.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out rise@6.400ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.066ns (21.086%)  route 0.247ns (78.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.602ns = ( 7.002 - 6.400 ) 
    Source Clock Delay      (SCD):    0.699ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.475ns (routing 0.001ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.405ns (routing 0.001ns, distribution 0.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.475     0.699    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/CLK
    SLICE_X96Y389        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y389        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     0.765 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.247     1.012    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X96Y388        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.405     7.002    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X96Y388        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.067     7.069    
                         clock uncertainty           -0.046     7.022    
    SLICE_X96Y388        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.060     6.962    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          6.962    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out rise@6.400ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.066ns (21.086%)  route 0.247ns (78.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.602ns = ( 7.002 - 6.400 ) 
    Source Clock Delay      (SCD):    0.699ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.475ns (routing 0.001ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.405ns (routing 0.001ns, distribution 0.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.475     0.699    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/CLK
    SLICE_X96Y389        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y389        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     0.765 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.247     1.012    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X96Y388        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.405     7.002    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X96Y388        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.067     7.069    
                         clock uncertainty           -0.046     7.022    
    SLICE_X96Y388        FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.060     6.962    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          6.962    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out rise@6.400ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.066ns (21.086%)  route 0.247ns (78.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.602ns = ( 7.002 - 6.400 ) 
    Source Clock Delay      (SCD):    0.699ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.475ns (routing 0.001ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.405ns (routing 0.001ns, distribution 0.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.110     0.110    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.224 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.475     0.699    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/CLK
    SLICE_X96Y389        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y389        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     0.765 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.247     1.012    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X96Y388        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.405     7.002    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X96Y388        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.067     7.069    
                         clock uncertainty           -0.046     7.022    
    SLICE_X96Y388        FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.060     6.962    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          6.962    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out rise@0.000ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.038ns (23.899%)  route 0.121ns (76.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      0.310ns (routing 0.001ns, distribution 0.309ns)
  Clock Net Delay (Destination): 0.354ns (routing 0.001ns, distribution 0.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.310     0.456    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/CLK
    SLICE_X96Y389        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y389        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.494 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.121     0.615    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X96Y388        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.354     0.521    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X96Y388        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.049     0.472    
    SLICE_X96Y388        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.452    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out rise@0.000ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.038ns (23.899%)  route 0.121ns (76.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      0.310ns (routing 0.001ns, distribution 0.309ns)
  Clock Net Delay (Destination): 0.354ns (routing 0.001ns, distribution 0.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.310     0.456    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/CLK
    SLICE_X96Y389        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y389        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.494 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.121     0.615    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X96Y388        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.354     0.521    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X96Y388        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.049     0.472    
    SLICE_X96Y388        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     0.452    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out rise@0.000ns - rx_clk_out rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.038ns (23.899%)  route 0.121ns (76.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      0.310ns (routing 0.001ns, distribution 0.309ns)
  Clock Net Delay (Destination): 0.354ns (routing 0.001ns, distribution 0.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.310     0.456    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/CLK
    SLICE_X96Y389        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y389        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.494 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rx_serdes_resetdone_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.121     0.615    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_reset
    SLICE_X96Y388        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.354     0.521    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/rx_serdes_clk
    SLICE_X96Y388        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.049     0.472    
    SLICE_X96Y388        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     0.452    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_CLKIN_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tx_clk_out
  To Clock:  rx_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        5.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out rise@6.400ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.070ns (19.830%)  route 0.283ns (80.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.597ns = ( 6.997 - 6.400 ) 
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.455ns (routing 0.001ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.455     0.678    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y391        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y391        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     0.748 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=3, routed)           0.283     1.031    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X95Y394        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.400     6.997    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X95Y394        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     6.997    
                         clock uncertainty           -0.046     6.951    
    SLICE_X95Y394        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.060     6.891    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          6.891    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out rise@6.400ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.070ns (19.830%)  route 0.283ns (80.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.597ns = ( 6.997 - 6.400 ) 
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.455ns (routing 0.001ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.455     0.678    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y391        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y391        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     0.748 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=3, routed)           0.283     1.031    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X95Y394        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.400     6.997    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X95Y394        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     6.997    
                         clock uncertainty           -0.046     6.951    
    SLICE_X95Y394        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.060     6.891    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          6.891    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rx_clk_out rise@6.400ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.070ns (19.830%)  route 0.283ns (80.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.597ns = ( 6.997 - 6.400 ) 
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.455ns (routing 0.001ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.400ns (routing 0.001ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.455     0.678    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y391        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y391        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     0.748 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=3, routed)           0.283     1.031    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X95Y394        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.096     6.496    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.597 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.400     6.997    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X95Y394        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     6.997    
                         clock uncertainty           -0.046     6.951    
    SLICE_X95Y394        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.060     6.891    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          6.891    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                  5.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out rise@0.000ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.039ns (21.910%)  route 0.139ns (78.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.514ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.302ns (routing 0.001ns, distribution 0.301ns)
  Clock Net Delay (Destination): 0.347ns (routing 0.001ns, distribution 0.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.302     0.448    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y391        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y391        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.487 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=3, routed)           0.139     0.626    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X95Y394        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.347     0.514    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X95Y394        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     0.514    
                         clock uncertainty            0.046     0.560    
    SLICE_X95Y394        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.540    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out rise@0.000ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.039ns (21.910%)  route 0.139ns (78.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.514ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.302ns (routing 0.001ns, distribution 0.301ns)
  Clock Net Delay (Destination): 0.347ns (routing 0.001ns, distribution 0.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.302     0.448    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y391        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y391        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.487 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=3, routed)           0.139     0.626    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X95Y394        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.347     0.514    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X95Y394        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     0.514    
                         clock uncertainty            0.046     0.560    
    SLICE_X95Y394        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     0.540    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk_out rise@0.000ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.039ns (21.910%)  route 0.139ns (78.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.514ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.302ns (routing 0.001ns, distribution 0.301ns)
  Clock Net Delay (Destination): 0.347ns (routing 0.001ns, distribution 0.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.302     0.448    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y391        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y391        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.487 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_out_reg/Q
                         net (fo=3, routed)           0.139     0.626    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/AS[0]
    SLICE_X95Y394        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X1Y95        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=64, routed)          0.347     0.514    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/rx_serdes_clk
    SLICE_X95Y394        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     0.514    
                         clock uncertainty            0.046     0.560    
    SLICE_X95Y394        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     0.540    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_LANE_RESET_SYNC/i_RESET_SYNC0/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tx_clk_out
  To Clock:  tx_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        5.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out rise@6.400ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.159ns (22.145%)  route 0.559ns (77.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.599ns = ( 6.999 - 6.400 ) 
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.478ns (routing 0.001ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.403ns (routing 0.001ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.478     0.701    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/CLK
    SLICE_X92Y386        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y386        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     0.771 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/Q
                         net (fo=1, routed)           0.274     1.045    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4
    SLICE_X92Y390        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     1.134 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/user_tx_reset_0_INST_0/O
                         net (fo=4, routed)           0.285     1.419    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X94Y391        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.403     6.999    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X94Y391        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.029     7.028    
                         clock uncertainty           -0.046     6.982    
    SLICE_X94Y391        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.060     6.922    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          6.922    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out rise@6.400ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.159ns (22.145%)  route 0.559ns (77.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.599ns = ( 6.999 - 6.400 ) 
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.478ns (routing 0.001ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.403ns (routing 0.001ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.478     0.701    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/CLK
    SLICE_X92Y386        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y386        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     0.771 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/Q
                         net (fo=1, routed)           0.274     1.045    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4
    SLICE_X92Y390        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     1.134 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/user_tx_reset_0_INST_0/O
                         net (fo=4, routed)           0.285     1.419    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X94Y391        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.403     6.999    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X94Y391        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.029     7.028    
                         clock uncertainty           -0.046     6.982    
    SLICE_X94Y391        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.060     6.922    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          6.922    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out rise@6.400ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.159ns (22.145%)  route 0.559ns (77.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.599ns = ( 6.999 - 6.400 ) 
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.478ns (routing 0.001ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.403ns (routing 0.001ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.478     0.701    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/CLK
    SLICE_X92Y386        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y386        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     0.771 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/Q
                         net (fo=1, routed)           0.274     1.045    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4
    SLICE_X92Y390        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     1.134 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/user_tx_reset_0_INST_0/O
                         net (fo=4, routed)           0.285     1.419    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X94Y391        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.403     6.999    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X94Y391        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.029     7.028    
                         clock uncertainty           -0.046     6.982    
    SLICE_X94Y391        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.060     6.922    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          6.922    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out rise@6.400ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.066ns (24.088%)  route 0.208ns (75.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.595ns = ( 6.995 - 6.400 ) 
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.467ns (routing 0.001ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.399ns (routing 0.001ns, distribution 0.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.467     0.690    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/rx_core_clk_0
    SLICE_X96Y386        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y386        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     0.756 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.208     0.964    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X95Y386        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.399     6.995    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y386        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.029     7.024    
                         clock uncertainty           -0.046     6.978    
    SLICE_X95Y386        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.060     6.918    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out rise@6.400ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.066ns (24.088%)  route 0.208ns (75.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.595ns = ( 6.995 - 6.400 ) 
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.467ns (routing 0.001ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.399ns (routing 0.001ns, distribution 0.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.467     0.690    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/rx_core_clk_0
    SLICE_X96Y386        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y386        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     0.756 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.208     0.964    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X95Y386        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.399     6.995    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y386        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.029     7.024    
                         clock uncertainty           -0.046     6.978    
    SLICE_X95Y386        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.060     6.918    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (tx_clk_out rise@6.400ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.066ns (24.088%)  route 0.208ns (75.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.595ns = ( 6.995 - 6.400 ) 
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.467ns (routing 0.001ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.399ns (routing 0.001ns, distribution 0.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.109     0.109    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.223 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.467     0.690    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/rx_core_clk_0
    SLICE_X96Y386        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y386        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     0.756 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.208     0.964    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X95Y386        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      6.400     6.400 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     6.400 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.095     6.495    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.101     6.596 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.399     6.995    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y386        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.029     7.024    
                         clock uncertainty           -0.046     6.978    
    SLICE_X95Y386        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.060     6.918    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  5.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out rise@0.000ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.338%)  route 0.101ns (72.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.516ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      0.308ns (routing 0.001ns, distribution 0.307ns)
  Clock Net Delay (Destination): 0.349ns (routing 0.001ns, distribution 0.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.308     0.454    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/rx_core_clk_0
    SLICE_X96Y386        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y386        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.492 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.101     0.593    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X95Y386        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.349     0.516    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y386        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.022     0.494    
    SLICE_X95Y386        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.474    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out rise@0.000ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.338%)  route 0.101ns (72.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.516ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      0.308ns (routing 0.001ns, distribution 0.307ns)
  Clock Net Delay (Destination): 0.349ns (routing 0.001ns, distribution 0.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.308     0.454    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/rx_core_clk_0
    SLICE_X96Y386        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y386        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.492 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.101     0.593    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X95Y386        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.349     0.516    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y386        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.022     0.494    
    SLICE_X95Y386        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     0.474    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out rise@0.000ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.338%)  route 0.101ns (72.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.516ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      0.308ns (routing 0.001ns, distribution 0.307ns)
  Clock Net Delay (Destination): 0.349ns (routing 0.001ns, distribution 0.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.308     0.454    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/rx_core_clk_0
    SLICE_X96Y386        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y386        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.492 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_rxreset_0/s_out_d4_reg/Q
                         net (fo=3, routed)           0.101     0.593    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_reset
    SLICE_X95Y386        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.349     0.516    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_clk
    SLICE_X95Y386        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.022     0.494    
    SLICE_X95Y386        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     0.474    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out rise@0.000ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.080ns (23.529%)  route 0.260ns (76.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns
    Source Clock Delay      (SCD):    0.458ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      0.312ns (routing 0.001ns, distribution 0.311ns)
  Clock Net Delay (Destination): 0.353ns (routing 0.001ns, distribution 0.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.312     0.458    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/CLK
    SLICE_X92Y386        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y386        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.497 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/Q
                         net (fo=1, routed)           0.123     0.620    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4
    SLICE_X92Y390        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     0.661 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/user_tx_reset_0_INST_0/O
                         net (fo=4, routed)           0.137     0.798    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X94Y391        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.353     0.520    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X94Y391        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.022     0.498    
    SLICE_X94Y391        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.478    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out rise@0.000ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.080ns (23.529%)  route 0.260ns (76.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns
    Source Clock Delay      (SCD):    0.458ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      0.312ns (routing 0.001ns, distribution 0.311ns)
  Clock Net Delay (Destination): 0.353ns (routing 0.001ns, distribution 0.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.312     0.458    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/CLK
    SLICE_X92Y386        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y386        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.497 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/Q
                         net (fo=1, routed)           0.123     0.620    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4
    SLICE_X92Y390        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     0.661 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/user_tx_reset_0_INST_0/O
                         net (fo=4, routed)           0.137     0.798    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X94Y391        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.353     0.520    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X94Y391        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.022     0.498    
    SLICE_X94Y391        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     0.478    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock tx_clk_out  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_clk_out rise@0.000ns - tx_clk_out rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.080ns (23.529%)  route 0.260ns (76.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.520ns
    Source Clock Delay      (SCD):    0.458ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      0.312ns (routing 0.001ns, distribution 0.311ns)
  Clock Net Delay (Destination): 0.353ns (routing 0.001ns, distribution 0.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.312     0.458    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/CLK
    SLICE_X92Y386        FDRE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y386        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.497 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4_reg/Q
                         net (fo=1, routed)           0.123     0.620    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/s_out_d4
    SLICE_X92Y390        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     0.661 f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_core_cdc_sync_gt_tx_resetdone_0/user_tx_reset_0_INST_0/O
                         net (fo=4, routed)           0.137     0.798    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_reset
    SLICE_X94Y391        FDPE                                         f  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tx_clk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y15  GTHE4_CHANNEL                0.000     0.000 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=1211, routed)        0.353     0.520    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/tx_clk
    SLICE_X94Y391        FDPE                                         r  ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.022     0.498    
    SLICE_X94Y391        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     0.478    ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.320    





