NDSearch.OnPrefixDataLoaded("up_",["Variable","File","Module"],[["up_rack",,[["axi_lite_spi_master",,,,0,"File:axi_lite_spi_master.v:axi_lite_spi_master.up_rack","SystemVerilogModule:axi_lite_spi_master:up_rack"],["wishbone_standard_spi_master",,,,0,"File:wishbone_standard_spi_master.v:wishbone_standard_spi_master.up_rack","SystemVerilogModule:wishbone_standard_spi_master:up_rack"]]],["up_raddr",,[["axi_lite_spi_master",,,,0,"File:axi_lite_spi_master.v:axi_lite_spi_master.up_raddr","SystemVerilogModule:axi_lite_spi_master:up_raddr"],["wishbone_standard_spi_master",,,,0,"File:wishbone_standard_spi_master.v:wishbone_standard_spi_master.up_raddr","SystemVerilogModule:wishbone_standard_spi_master:up_raddr"]]],["up_rdata",,[["axi_lite_spi_master",,,,0,"File:axi_lite_spi_master.v:axi_lite_spi_master.up_rdata","SystemVerilogModule:axi_lite_spi_master:up_rdata"],["wishbone_standard_spi_master",,,,0,"File:wishbone_standard_spi_master.v:wishbone_standard_spi_master.up_rdata","SystemVerilogModule:wishbone_standard_spi_master:up_rdata"]]],["up_rreq",,[["axi_lite_spi_master",,,,0,"File:axi_lite_spi_master.v:axi_lite_spi_master.up_rreq","SystemVerilogModule:axi_lite_spi_master:up_rreq"],["wishbone_standard_spi_master",,,,0,"File:wishbone_standard_spi_master.v:wishbone_standard_spi_master.up_rreq","SystemVerilogModule:wishbone_standard_spi_master:up_rreq"]]],["up_spi",,[[,"up_spi.v",,,1,"File:up_spi_master.v:up_spi.v"]]],["up_spi_master",,[[,,,,2,"File:up_spi_master.v:up_spi_master","SystemVerilogModule:up_spi_master"]]],["up_wack",,[["axi_lite_spi_master",,,,0,"File:axi_lite_spi_master.v:axi_lite_spi_master.up_wack","SystemVerilogModule:axi_lite_spi_master:up_wack"],["wishbone_standard_spi_master",,,,0,"File:wishbone_standard_spi_master.v:wishbone_standard_spi_master.up_wack","SystemVerilogModule:wishbone_standard_spi_master:up_wack"]]],["up_waddr",,[["axi_lite_spi_master",,,,0,"File:axi_lite_spi_master.v:axi_lite_spi_master.up_waddr","SystemVerilogModule:axi_lite_spi_master:up_waddr"],["wishbone_standard_spi_master",,,,0,"File:wishbone_standard_spi_master.v:wishbone_standard_spi_master.up_waddr","SystemVerilogModule:wishbone_standard_spi_master:up_waddr"]]],["up_wdata",,[["axi_lite_spi_master",,,,0,"File:axi_lite_spi_master.v:axi_lite_spi_master.up_wdata","SystemVerilogModule:axi_lite_spi_master:up_wdata"],["wishbone_standard_spi_master",,,,0,"File:wishbone_standard_spi_master.v:wishbone_standard_spi_master.up_wdata","SystemVerilogModule:wishbone_standard_spi_master:up_wdata"]]],["up_wreq",,[["axi_lite_spi_master",,,,0,"File:axi_lite_spi_master.v:axi_lite_spi_master.up_wreq","SystemVerilogModule:axi_lite_spi_master:up_wreq"],["wishbone_standard_spi_master",,,,0,"File:wishbone_standard_spi_master.v:wishbone_standard_spi_master.up_wreq","SystemVerilogModule:wishbone_standard_spi_master:up_wreq"]]]]);