<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>MAXDELAY</title><link rel="Prev" href="locate_vref.htm" title="Previous" /><link rel="Next" href="maxskew.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/preferences.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pdsbdtAnNUg1R6WQwFJjr9g" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Constraints%20Ref/MAXDELAY.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Constraints_Reference_Guide.htm#1303314">Constraints Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="preference_descriptions.htm#1303314">Preferences</a> &gt; MAXDELAY</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1303314" class="Heading2"><span></span>MAXDELAY</h3><p id="ww1297650" class="BodyAfterHead"><span></span>Identifies a maximum total delay for a net, bus, or path in the design. When a net is specified, the maximum delay constraint applies to all driver-to-load connections on the net. When a path is specified, the delay value is the constraint for the path including net and component delays as defined by the pathspec rules. <br />When a bus is specified, the delay value is for driver-to-load connections on the nets that belong to the specified bus.</p><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1297653" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1297655" class="CellBody"><span></span>When the path is from register to register, the constraint time is the cycle time of frequency. The software will automatically take care of the half-cycle if the polarity at the source register is different from the destination register.</div></td></tr></table></div><h5 id="ww1293502" class="HeadingRunIn"><span></span>Device Support</h5><p id="ww1293500" class="Body"><span></span>All</p><h5 id="ww1281906" class="HeadingRunIn"><span></span>Syntax</h5><p id="ww1259546" class="Body"><span></span>MAXDELAY <span style="font-style: italic">&lt;path_spec&gt;</span> <span style="font-style: italic">&lt;time_spec&gt;</span> [DATAPATH_ONLY] <br />MIN <span style="font-style: italic">&lt;value&gt;</span>ns; </p><p id="ww1259547" class="Body"><span></span>MAXDELAY [ NET <span style="font-style: italic">&lt;net_name&gt;</span> | BUS <span style="font-style: italic">&lt;bus_name&gt;</span> | ALLPATHS | ALLNETS ] &lt;<span style="font-style: italic">time_spec</span>&gt;;</p><p id="ww1259548" class="Body"><span></span>where:</p><p id="ww1259549" class="Body"><span></span><span style="font-style: italic">&lt;path_spec&gt;</span> ::= FROM <span style="font-style: italic">&lt;path_elem&gt;</span> [TO <span style="font-style: italic">&lt;path_elem&gt;</span>] | TO <span style="font-style: italic">&lt;path_elem&gt;</span> </p><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1318638" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1318640" class="CellBody"><span></span>It is recommended that you always specify both the start point and end point of the path. If you do not select a component for both FROM and TO, the default for the unspecified path element will include all I/O ports and registers, which is similar to the preference FREQUENCY. If the BLOCK ASYNCPATH preference is set to ON, all input-pad-to-register paths will be removed for the unspecified start point or end point, in the same way as the preference FREQUENCY</div></td></tr></table></div><p id="ww1259550" class="Body"><span></span><span style="font-style: italic">&lt;path_elem&gt;</span> ::= <span style="font-style: italic">&lt;obj_type&gt;</span> <span style="font-style: italic">&lt;obj_name&gt;</span> <br />&nbsp;| ASIC <span style="font-style: italic">&lt;block_name&gt;</span> PIN <span style="font-style: italic">&lt;pin_name&gt;</span></p><p id="ww1259551" class="Body"><span></span><span style="font-style: italic">&lt;obj_type&gt;</span> ::= CELL | PORT | GROUP</p><p id="ww1259552" class="Body"><span></span><span style="font-style: italic">&lt;obj_name&gt;</span> ::= identifier </p><p id="ww1259553" class="Body"><span></span><span style="font-style: italic">&lt;block_name&gt;</span> ::= identifier </p><p id="ww1259554" class="Body"><span></span><span style="font-style: italic">&lt;pin_name&gt;</span> ::= identifier </p><p id="ww1259556" class="Body"><span></span><span style="font-style: italic">&lt;time_spec&gt;</span> ::= <span style="font-style: italic">&lt;number&gt;</span> <span style="font-style: italic">&lt;time_unit&gt;</span> (Refer to the <span class="Hyperlink"><a href="../../User%20Guides/Constraints/preference_syntax_guidelines_conventions.htm#ww1112037" title="Preference Syntax Guidelines and Conventions">units</a></span> section of Preference Syntax Guidelines and Conventions.)</p><p id="ww1259557" class="Body"><span></span>DATAPATH_ONLY ::= This is an optional parameter to report only data path delay information. When the DATAPATH_ONLY keyword is used, the preference will only include the data path delay and clock skew and/or a setup/hold requirement will be ignored. </p><p id="ww1259558" class="Body"><span></span>MIN <span style="font-style: italic">&lt;value&gt;</span>ns ::= Sets minimum delay value for hold analysis to allow for bus skew.</p><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1363147" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1363149" class="CellBody"><span></span>The MIN keyword is not supported for NET, BUS, ALLNETS, and ALLPATHS.</div></td></tr></table></div><p id="ww1259561" class="Body"><span></span>The ALLNETS | ALLPATHS<span class="GUI"> </span>command establishes a maximum total delay for all nets or all paths in the design. If ALLNETS is specified, the maximum delay constraint applies to all driver-to-load connections on all nets. If ALLPATHS is specified, the delay value is the constraint for all paths. </p><p id="ww1259562" class="Body"><span></span>The MIN keyword uses a time specification parameter, such as 1 ns, as a directive to <span class="Hyperlink"><a href="../../Reference%20Guides/Glossary/glossary.44.19.htm#ww1189716" title="T">TRACE</a></span> timing analysis. It instructs TRACE to use this value for hold analysis when it is doing a hold check for the MAXDELAY preference.</p><p id="ww1259566" class="Body"><span></span>MAXDELAY can be applied only to registers, block pins and other I/Os. It should not be applied to QN outputs of a flip-flop. Since no QN output exists in hardware, the flip-flop is decomposed into using the non-inverted output driving an inverter. If a MAXDELAY is attached to the flip-flop, then both decomposed elements will inherit the MAXDELAY preference.</p><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1259569" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1259571" class="CellBody"><span></span>There might be times when you need to apply a timing preference, such as MULTICYCLE or MAXDELAY, that requires specification of CELL or ASIC; but you are not sure whether the specific instance is an ASIC or a CELL. In these situations, run the Map Report, which lists all ASICS in the “ASIC Components” section. All other registers in the report are CELLs.</div></td></tr></table></div><h5 id="ww1259572" class="HeadingRunIn"><span></span>Using Wildcards</h5><p id="ww1259828" class="BodyAfterHead"><span></span>For the logical MAXDELAY preference, CELL and PORT names with wildcard expressions are allowed. See <a href="../../User%20Guides/Constraints/using_wildcards_in_prefs.htm#ww1106806" title="Using Wildcard Expressions in Preferences">Using Wildcard Expressions in Preferences</a> for details about wildcard usage and range expansion.</p><h5 id="ww1289681" class="HeadingRunIn"><span></span>Examples</h5><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1399516" class="Code">MAXDELAY FROM CELL "BLKWR_SM_1/state_reg4" <br />&nbsp;TO CELL "R5_MUX_1/RAM_OE_N_reg" 15 NS;<br /></pre><pre id="ww1399513" class="Code">MAXDELAY FROM PORT "LOCAL_CMD0" TO CELL <br />&nbsp;"R5_MUX_1/RAM_OE_N_reg" 16 NS;<br /></pre><pre id="ww1399510" class="Code">MAXDELAY FROM CELL "BLKWR_SM_1/state_reg4" <br />&nbsp;TO PORT "RAM_RD" 17 NS;<br /></pre><pre id="ww1399507" class="Code">MAXDELAY FROM PORT "LOCAL_CMD0" TO PORT "RAM_RD" 18 NS;<br /></pre><pre id="ww1289690" class="Code">MAXDELAY FROM ASIC block_8x850 PIN D0 <br />&nbsp;TO CELL THIS_IN 12 ns;<br /><br />MAXDELAY FROM GROUP "asic1group" 10 ns;</pre></td></tr></table></div><p id="ww1289692" class="Body"><span></span>This preference sets a minimum delay value of 2 nanoseconds for hold analysis.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1289697" class="Code">MAXDELAY FROM PORT "a1" to PORT "d1" 5 ns MIN 2 ns ;</pre></td></tr></table></div><h5 id="ww1318540" class="HeadingRunIn"><span></span>See Also</h5><div id="ww1318544" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="../../User%20Guides/Static%20Timing%20Analysis/trace_timing_analysis_options.htm#ww1073107" title="Setting TRACE Options">Setting TRACE Options</a></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>