OutputBuffer.v,verilog,xil_defaultlib,../../../../AXIS_GRAY2BINARY_IP.srcs/sources_1/ip/OutputBuffer/sim/OutputBuffer.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
