# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab2_Part1_Group14.srcs/sources_1/new/logic_circuit.vhd" \
"../../../../Lab2_Part1_Group14.srcs/sim_1/new/logic_circuit_testbench.vhd" \

# Do not sort compile order
nosort
