;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 124, 0
	SUB 42, @-20
	SUB @121, 103
	SUB #12, @200
	ADD 124, 9
	SPL <112
	JMZ <342, #87
	SUB @-127, 100
	SUB @-127, 100
	CMP -207, <-120
	SLT @0, @2
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB #72, @200
	SUB #72, @200
	SUB #72, @200
	ADD -1, <-20
	DJN -1, @-20
	ADD 124, 0
	SLT 652, @-50
	SLT 652, @-50
	ADD 3, 320
	SUB @127, 106
	JMN 524, <507
	SLT 12, @10
	ADD #270, <1
	JMP <272, #-801
	ADD 270, 63
	MOV -7, <-20
	CMP -702, -10
	DAT #-634, #-208
	CMP #0, -33
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <332
	SPL 0, <332
	SUB -207, <-120
	SPL 0, <332
	CMP -207, <-120
	MOV #1, <-20
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
