
IO_Tile_3_33

 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (5 2)  (197 531)  (197 531)  routing T_4_33.span4_vert_43 <X> T_4_33.lc_trk_g0_3
 (6 2)  (198 531)  (198 531)  routing T_4_33.span4_vert_43 <X> T_4_33.lc_trk_g0_3
 (7 2)  (199 531)  (199 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (200 531)  (200 531)  routing T_4_33.span4_vert_43 <X> T_4_33.lc_trk_g0_3
 (8 3)  (200 530)  (200 530)  routing T_4_33.span4_vert_43 <X> T_4_33.lc_trk_g0_3
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (12 11)  (214 538)  (214 538)  routing T_4_33.lc_trk_g0_3 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (16 14)  (184 543)  (184 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (17 2)  (239 531)  (239 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (0 3)  (257 530)  (257 530)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 2)  (293 531)  (293 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (16 14)  (292 543)  (292 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (4 0)  (358 528)  (358 528)  routing T_7_33.span4_vert_0 <X> T_7_33.lc_trk_g0_0
 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (6 1)  (360 529)  (360 529)  routing T_7_33.span4_vert_0 <X> T_7_33.lc_trk_g0_0
 (7 1)  (361 529)  (361 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_0 lc_trk_g0_0
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (12 10)  (376 539)  (376 539)  routing T_7_33.lc_trk_g1_6 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (377 539)  (377 539)  routing T_7_33.lc_trk_g1_6 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (12 11)  (376 538)  (376 538)  routing T_7_33.lc_trk_g1_6 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (4 14)  (358 543)  (358 543)  routing T_7_33.span4_vert_38 <X> T_7_33.lc_trk_g1_6
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit
 (5 15)  (359 542)  (359 542)  routing T_7_33.span4_vert_38 <X> T_7_33.lc_trk_g1_6
 (6 15)  (360 542)  (360 542)  routing T_7_33.span4_vert_38 <X> T_7_33.lc_trk_g1_6
 (7 15)  (361 542)  (361 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_38 lc_trk_g1_6


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (12 4)  (430 532)  (430 532)  routing T_8_33.lc_trk_g1_3 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g1_3 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (6 10)  (414 539)  (414 539)  routing T_8_33.span4_vert_3 <X> T_8_33.lc_trk_g1_3
 (7 10)  (415 539)  (415 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_3 lc_trk_g1_3
 (8 10)  (416 539)  (416 539)  routing T_8_33.span4_vert_3 <X> T_8_33.lc_trk_g1_3
 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_2 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (4 11)  (412 538)  (412 538)  routing T_8_33.span4_horz_r_2 <X> T_8_33.lc_trk_g1_2
 (5 11)  (413 538)  (413 538)  routing T_8_33.span4_horz_r_2 <X> T_8_33.lc_trk_g1_2
 (7 11)  (415 538)  (415 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2
 (12 11)  (430 538)  (430 538)  routing T_8_33.lc_trk_g1_2 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (12 10)  (580 539)  (580 539)  routing T_11_33.lc_trk_g1_4 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (581 539)  (581 539)  routing T_11_33.lc_trk_g1_4 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (562 541)  (562 541)  routing T_11_33.span4_horz_r_4 <X> T_11_33.lc_trk_g1_4
 (5 13)  (563 541)  (563 541)  routing T_11_33.span4_horz_r_4 <X> T_11_33.lc_trk_g1_4
 (7 13)  (565 541)  (565 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (12 6)  (634 535)  (634 535)  routing T_12_33.span4_vert_37 <X> T_12_33.span4_horz_l_14


IO_Tile_14_33

 (12 0)  (742 528)  (742 528)  routing T_14_33.span4_vert_25 <X> T_14_33.span4_horz_l_12


IO_Tile_16_33

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (13 1)  (909 529)  (909 529)  routing T_17_33.span4_vert_1 <X> T_17_33.span4_horz_r_0
 (14 1)  (910 529)  (910 529)  routing T_17_33.span4_vert_1 <X> T_17_33.span4_horz_r_0
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit


IO_Tile_19_33

 (5 0)  (999 528)  (999 528)  routing T_19_33.span4_vert_25 <X> T_19_33.lc_trk_g0_1
 (6 0)  (1000 528)  (1000 528)  routing T_19_33.span4_vert_25 <X> T_19_33.lc_trk_g0_1
 (7 0)  (1001 528)  (1001 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (8 1)  (1002 529)  (1002 529)  routing T_19_33.span4_vert_25 <X> T_19_33.lc_trk_g0_1
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (13 1)  (1071 529)  (1071 529)  routing T_20_33.span4_vert_1 <X> T_20_33.span4_horz_r_0
 (14 1)  (1072 529)  (1072 529)  routing T_20_33.span4_vert_1 <X> T_20_33.span4_horz_r_0
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (4 4)  (1052 532)  (1052 532)  routing T_20_33.span4_horz_r_12 <X> T_20_33.lc_trk_g0_4
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g0_4 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (5 5)  (1053 533)  (1053 533)  routing T_20_33.span4_horz_r_12 <X> T_20_33.lc_trk_g0_4
 (7 5)  (1055 533)  (1055 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (4 10)  (1052 539)  (1052 539)  routing T_20_33.span4_vert_34 <X> T_20_33.lc_trk_g1_2
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (5 11)  (1053 538)  (1053 538)  routing T_20_33.span4_vert_34 <X> T_20_33.lc_trk_g1_2
 (6 11)  (1054 538)  (1054 538)  routing T_20_33.span4_vert_34 <X> T_20_33.lc_trk_g1_2
 (7 11)  (1055 538)  (1055 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_34 lc_trk_g1_2
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_23_33

 (13 3)  (1233 530)  (1233 530)  routing T_23_33.span4_vert_7 <X> T_23_33.span4_horz_r_1
 (14 3)  (1234 530)  (1234 530)  routing T_23_33.span4_vert_7 <X> T_23_33.span4_horz_r_1


IO_Tile_24_33

 (14 1)  (1288 529)  (1288 529)  routing T_24_33.span4_horz_l_12 <X> T_24_33.span4_horz_r_0


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g0_4 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (4 5)  (1322 533)  (1322 533)  routing T_25_33.span4_horz_r_4 <X> T_25_33.lc_trk_g0_4
 (5 5)  (1323 533)  (1323 533)  routing T_25_33.span4_horz_r_4 <X> T_25_33.lc_trk_g0_4
 (7 5)  (1325 533)  (1325 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (4 1)  (1364 529)  (1364 529)  routing T_26_33.span4_vert_24 <X> T_26_33.lc_trk_g0_0
 (5 1)  (1365 529)  (1365 529)  routing T_26_33.span4_vert_24 <X> T_26_33.lc_trk_g0_0
 (6 1)  (1366 529)  (1366 529)  routing T_26_33.span4_vert_24 <X> T_26_33.lc_trk_g0_0
 (7 1)  (1367 529)  (1367 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (13 1)  (1437 529)  (1437 529)  routing T_27_33.span4_vert_1 <X> T_27_33.span4_horz_r_0
 (14 1)  (1438 529)  (1438 529)  routing T_27_33.span4_vert_1 <X> T_27_33.span4_horz_r_0
 (14 3)  (1438 530)  (1438 530)  routing T_27_33.span4_horz_l_13 <X> T_27_33.span4_horz_r_1
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit


IO_Tile_28_33

 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (5 0)  (1527 528)  (1527 528)  routing T_29_33.span4_horz_r_9 <X> T_29_33.lc_trk_g0_1
 (7 0)  (1529 528)  (1529 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (1530 528)  (1530 528)  routing T_29_33.span4_horz_r_9 <X> T_29_33.lc_trk_g0_1
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (12 4)  (1598 532)  (1598 532)  routing T_30_33.lc_trk_g1_7 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1599 532)  (1599 532)  routing T_30_33.lc_trk_g1_7 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1568 532)  (1568 532)  IOB_0 IO Functioning bit
 (12 5)  (1598 533)  (1598 533)  routing T_30_33.lc_trk_g1_7 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1580 540)  (1580 540)  routing T_30_33.span4_horz_r_12 <X> T_30_33.lc_trk_g1_4
 (5 13)  (1581 541)  (1581 541)  routing T_30_33.span4_horz_r_12 <X> T_30_33.lc_trk_g1_4
 (7 13)  (1583 541)  (1583 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (6 14)  (1582 543)  (1582 543)  routing T_30_33.span4_vert_7 <X> T_30_33.lc_trk_g1_7
 (7 14)  (1583 543)  (1583 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_7 lc_trk_g1_7
 (8 14)  (1584 543)  (1584 543)  routing T_30_33.span4_vert_7 <X> T_30_33.lc_trk_g1_7
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (4 2)  (1634 531)  (1634 531)  routing T_31_33.span4_vert_34 <X> T_31_33.lc_trk_g0_2
 (5 3)  (1635 530)  (1635 530)  routing T_31_33.span4_vert_34 <X> T_31_33.lc_trk_g0_2
 (6 3)  (1636 530)  (1636 530)  routing T_31_33.span4_vert_34 <X> T_31_33.lc_trk_g0_2
 (7 3)  (1637 530)  (1637 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_34 lc_trk_g0_2
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (12 5)  (1652 533)  (1652 533)  routing T_31_33.lc_trk_g0_2 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (5 6)  (1635 535)  (1635 535)  routing T_31_33.span4_vert_47 <X> T_31_33.lc_trk_g0_7
 (6 6)  (1636 535)  (1636 535)  routing T_31_33.span4_vert_47 <X> T_31_33.lc_trk_g0_7
 (7 6)  (1637 535)  (1637 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_47 lc_trk_g0_7
 (8 6)  (1638 535)  (1638 535)  routing T_31_33.span4_vert_47 <X> T_31_33.lc_trk_g0_7
 (8 7)  (1638 534)  (1638 534)  routing T_31_33.span4_vert_47 <X> T_31_33.lc_trk_g0_7
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_4_32

 (6 10)  (186 522)  (186 522)  routing T_4_32.sp4_v_b_3 <X> T_4_32.sp4_v_t_43
 (5 11)  (185 523)  (185 523)  routing T_4_32.sp4_v_b_3 <X> T_4_32.sp4_v_t_43


LogicTile_5_32

 (10 12)  (244 524)  (244 524)  routing T_5_32.sp4_v_t_40 <X> T_5_32.sp4_h_r_10


LogicTile_7_32

 (4 6)  (346 518)  (346 518)  routing T_7_32.sp4_h_r_9 <X> T_7_32.sp4_v_t_38
 (6 6)  (348 518)  (348 518)  routing T_7_32.sp4_h_r_9 <X> T_7_32.sp4_v_t_38
 (5 7)  (347 519)  (347 519)  routing T_7_32.sp4_h_r_9 <X> T_7_32.sp4_v_t_38


RAM_Tile_8_32

 (2 8)  (398 520)  (398 520)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_9_32

 (8 13)  (446 525)  (446 525)  routing T_9_32.sp4_h_l_47 <X> T_9_32.sp4_v_b_10
 (9 13)  (447 525)  (447 525)  routing T_9_32.sp4_h_l_47 <X> T_9_32.sp4_v_b_10


LogicTile_11_32

 (3 4)  (549 516)  (549 516)  routing T_11_32.sp12_v_b_0 <X> T_11_32.sp12_h_r_0
 (3 5)  (549 517)  (549 517)  routing T_11_32.sp12_v_b_0 <X> T_11_32.sp12_h_r_0


LogicTile_12_32

 (4 2)  (604 514)  (604 514)  routing T_12_32.sp4_v_b_0 <X> T_12_32.sp4_v_t_37
 (3 3)  (603 515)  (603 515)  routing T_12_32.sp12_v_b_0 <X> T_12_32.sp12_h_l_23


LogicTile_23_32

 (3 1)  (1201 513)  (1201 513)  routing T_23_32.sp12_h_l_23 <X> T_23_32.sp12_v_b_0


LogicTile_27_32

 (12 4)  (1414 516)  (1414 516)  routing T_27_32.sp4_v_b_5 <X> T_27_32.sp4_h_r_5
 (11 5)  (1413 517)  (1413 517)  routing T_27_32.sp4_v_b_5 <X> T_27_32.sp4_h_r_5


LogicTile_31_32

 (10 15)  (1628 527)  (1628 527)  routing T_31_32.sp4_h_l_40 <X> T_31_32.sp4_v_t_47


LogicTile_2_31

 (19 9)  (91 505)  (91 505)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_14_31

 (9 3)  (717 499)  (717 499)  routing T_14_31.sp4_v_b_1 <X> T_14_31.sp4_v_t_36


LogicTile_15_31

 (12 8)  (774 504)  (774 504)  routing T_15_31.sp4_v_b_8 <X> T_15_31.sp4_h_r_8
 (11 9)  (773 505)  (773 505)  routing T_15_31.sp4_v_b_8 <X> T_15_31.sp4_h_r_8


LogicTile_19_31

 (10 3)  (992 499)  (992 499)  routing T_19_31.sp4_h_l_45 <X> T_19_31.sp4_v_t_36


LogicTile_20_31

 (9 15)  (1045 511)  (1045 511)  routing T_20_31.sp4_v_b_2 <X> T_20_31.sp4_v_t_47
 (10 15)  (1046 511)  (1046 511)  routing T_20_31.sp4_v_b_2 <X> T_20_31.sp4_v_t_47


LogicTile_24_31

 (3 4)  (1255 500)  (1255 500)  routing T_24_31.sp12_v_b_0 <X> T_24_31.sp12_h_r_0
 (3 5)  (1255 501)  (1255 501)  routing T_24_31.sp12_v_b_0 <X> T_24_31.sp12_h_r_0


LogicTile_26_31

 (6 2)  (1354 498)  (1354 498)  routing T_26_31.sp4_v_b_9 <X> T_26_31.sp4_v_t_37
 (5 3)  (1353 499)  (1353 499)  routing T_26_31.sp4_v_b_9 <X> T_26_31.sp4_v_t_37


LogicTile_28_31

 (2 0)  (1458 496)  (1458 496)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_31_31

 (10 15)  (1628 511)  (1628 511)  routing T_31_31.sp4_h_l_40 <X> T_31_31.sp4_v_t_47


IO_Tile_33_31

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit


IO_Tile_0_30

 (6 0)  (11 480)  (11 480)  routing T_0_30.span4_horz_9 <X> T_0_30.lc_trk_g0_1
 (7 0)  (10 480)  (10 480)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (9 480)  (9 480)  routing T_0_30.span4_horz_9 <X> T_0_30.lc_trk_g0_1
 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 481)  (9 481)  routing T_0_30.span4_horz_9 <X> T_0_30.lc_trk_g0_1
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (4 4)  (13 484)  (13 484)  routing T_0_30.span4_horz_12 <X> T_0_30.lc_trk_g0_4
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g0_4 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (4 5)  (13 485)  (13 485)  routing T_0_30.span4_horz_12 <X> T_0_30.lc_trk_g0_4
 (6 5)  (11 485)  (11 485)  routing T_0_30.span4_horz_12 <X> T_0_30.lc_trk_g0_4
 (7 5)  (10 485)  (10 485)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_12 lc_trk_g0_4
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit


LogicTile_3_30

 (9 2)  (135 482)  (135 482)  routing T_3_30.sp4_v_b_1 <X> T_3_30.sp4_h_l_36


LogicTile_4_30

 (5 14)  (185 494)  (185 494)  routing T_4_30.sp4_v_b_9 <X> T_4_30.sp4_h_l_44


IO_Tile_33_30

 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


LogicTile_3_29

 (19 1)  (145 465)  (145 465)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_4_29

 (8 12)  (188 476)  (188 476)  routing T_4_29.sp4_v_b_4 <X> T_4_29.sp4_h_r_10
 (9 12)  (189 476)  (189 476)  routing T_4_29.sp4_v_b_4 <X> T_4_29.sp4_h_r_10
 (10 12)  (190 476)  (190 476)  routing T_4_29.sp4_v_b_4 <X> T_4_29.sp4_h_r_10


LogicTile_7_29

 (4 2)  (346 466)  (346 466)  routing T_7_29.sp4_h_r_0 <X> T_7_29.sp4_v_t_37
 (5 3)  (347 467)  (347 467)  routing T_7_29.sp4_h_r_0 <X> T_7_29.sp4_v_t_37


RAM_Tile_8_29

 (6 6)  (402 470)  (402 470)  routing T_8_29.sp4_h_l_47 <X> T_8_29.sp4_v_t_38


LogicTile_11_29

 (5 2)  (551 466)  (551 466)  routing T_11_29.sp4_v_b_0 <X> T_11_29.sp4_h_l_37


LogicTile_17_29

 (9 3)  (883 467)  (883 467)  routing T_17_29.sp4_v_b_1 <X> T_17_29.sp4_v_t_36


LogicTile_20_29

 (9 3)  (1045 467)  (1045 467)  routing T_20_29.sp4_v_b_1 <X> T_20_29.sp4_v_t_36


LogicTile_23_29

 (12 8)  (1210 472)  (1210 472)  routing T_23_29.sp4_v_b_2 <X> T_23_29.sp4_h_r_8
 (11 9)  (1209 473)  (1209 473)  routing T_23_29.sp4_v_b_2 <X> T_23_29.sp4_h_r_8
 (13 9)  (1211 473)  (1211 473)  routing T_23_29.sp4_v_b_2 <X> T_23_29.sp4_h_r_8
 (8 11)  (1206 475)  (1206 475)  routing T_23_29.sp4_v_b_4 <X> T_23_29.sp4_v_t_42
 (10 11)  (1208 475)  (1208 475)  routing T_23_29.sp4_v_b_4 <X> T_23_29.sp4_v_t_42


LogicTile_24_29

 (3 12)  (1255 476)  (1255 476)  routing T_24_29.sp12_v_b_1 <X> T_24_29.sp12_h_r_1
 (3 13)  (1255 477)  (1255 477)  routing T_24_29.sp12_v_b_1 <X> T_24_29.sp12_h_r_1


LogicTile_27_29

 (10 3)  (1412 467)  (1412 467)  routing T_27_29.sp4_h_l_45 <X> T_27_29.sp4_v_t_36
 (19 14)  (1421 478)  (1421 478)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_30_29

 (10 11)  (1574 475)  (1574 475)  routing T_30_29.sp4_h_l_39 <X> T_30_29.sp4_v_t_42


IO_Tile_33_29

 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (4 0)  (13 448)  (13 448)  routing T_0_28.span4_horz_0 <X> T_0_28.lc_trk_g0_0
 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (6 1)  (11 449)  (11 449)  routing T_0_28.span4_horz_0 <X> T_0_28.lc_trk_g0_0
 (7 1)  (10 449)  (10 449)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_0 lc_trk_g0_0
 (5 2)  (12 450)  (12 450)  routing T_0_28.span4_horz_27 <X> T_0_28.lc_trk_g0_3
 (6 2)  (11 450)  (11 450)  routing T_0_28.span4_horz_27 <X> T_0_28.lc_trk_g0_3
 (7 2)  (10 450)  (10 450)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
 (8 3)  (9 451)  (9 451)  routing T_0_28.span4_horz_27 <X> T_0_28.lc_trk_g0_3
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (16 4)  (1 452)  (1 452)  IOB_0 IO Functioning bit
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (12 11)  (5 459)  (5 459)  routing T_0_28.lc_trk_g0_3 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (16 14)  (1 462)  (1 462)  IOB_1 IO Functioning bit


LogicTile_2_28

 (5 6)  (77 454)  (77 454)  routing T_2_28.sp4_v_t_44 <X> T_2_28.sp4_h_l_38
 (4 7)  (76 455)  (76 455)  routing T_2_28.sp4_v_t_44 <X> T_2_28.sp4_h_l_38
 (6 7)  (78 455)  (78 455)  routing T_2_28.sp4_v_t_44 <X> T_2_28.sp4_h_l_38


LogicTile_4_28

 (5 2)  (185 450)  (185 450)  routing T_4_28.sp4_v_b_0 <X> T_4_28.sp4_h_l_37
 (19 4)  (199 452)  (199 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (4 6)  (184 454)  (184 454)  routing T_4_28.sp4_v_b_7 <X> T_4_28.sp4_v_t_38
 (6 6)  (186 454)  (186 454)  routing T_4_28.sp4_v_b_7 <X> T_4_28.sp4_v_t_38


LogicTile_9_28

 (4 8)  (442 456)  (442 456)  routing T_9_28.sp4_v_t_47 <X> T_9_28.sp4_v_b_6
 (6 8)  (444 456)  (444 456)  routing T_9_28.sp4_v_t_47 <X> T_9_28.sp4_v_b_6


LogicTile_12_28

 (4 2)  (604 450)  (604 450)  routing T_12_28.sp4_v_b_4 <X> T_12_28.sp4_v_t_37
 (6 2)  (606 450)  (606 450)  routing T_12_28.sp4_v_b_4 <X> T_12_28.sp4_v_t_37


LogicTile_20_28

 (19 7)  (1055 455)  (1055 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_27_28

 (11 6)  (1413 454)  (1413 454)  routing T_27_28.sp4_v_b_9 <X> T_27_28.sp4_v_t_40
 (13 6)  (1415 454)  (1415 454)  routing T_27_28.sp4_v_b_9 <X> T_27_28.sp4_v_t_40


IO_Tile_33_28

 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit


IO_Tile_0_27

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_2_27

 (3 14)  (75 446)  (75 446)  routing T_2_27.sp12_h_r_1 <X> T_2_27.sp12_v_t_22
 (3 15)  (75 447)  (75 447)  routing T_2_27.sp12_h_r_1 <X> T_2_27.sp12_v_t_22


LogicTile_14_27

 (9 3)  (717 435)  (717 435)  routing T_14_27.sp4_v_b_5 <X> T_14_27.sp4_v_t_36
 (10 3)  (718 435)  (718 435)  routing T_14_27.sp4_v_b_5 <X> T_14_27.sp4_v_t_36
 (3 11)  (711 443)  (711 443)  routing T_14_27.sp12_v_b_1 <X> T_14_27.sp12_h_l_22


LogicTile_15_27

 (11 10)  (773 442)  (773 442)  routing T_15_27.sp4_v_b_0 <X> T_15_27.sp4_v_t_45
 (13 10)  (775 442)  (775 442)  routing T_15_27.sp4_v_b_0 <X> T_15_27.sp4_v_t_45


LogicTile_17_27

 (19 2)  (893 434)  (893 434)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (6 8)  (880 440)  (880 440)  routing T_17_27.sp4_h_r_1 <X> T_17_27.sp4_v_b_6


LogicTile_20_27

 (13 2)  (1049 434)  (1049 434)  routing T_20_27.sp4_v_b_2 <X> T_20_27.sp4_v_t_39


LogicTile_21_27

 (10 2)  (1100 434)  (1100 434)  routing T_21_27.sp4_v_b_8 <X> T_21_27.sp4_h_l_36


LogicTile_26_27

 (4 14)  (1352 446)  (1352 446)  routing T_26_27.sp4_v_b_9 <X> T_26_27.sp4_v_t_44


IO_Tile_33_27

 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


LogicTile_4_26

 (6 14)  (186 430)  (186 430)  routing T_4_26.sp4_v_b_6 <X> T_4_26.sp4_v_t_44
 (5 15)  (185 431)  (185 431)  routing T_4_26.sp4_v_b_6 <X> T_4_26.sp4_v_t_44


RAM_Tile_8_26

 (0 0)  (396 416)  (396 416)  Negative Clock bit

 (7 0)  (403 416)  (403 416)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (411 416)  (411 416)  routing T_8_26.sp4_h_r_17 <X> T_8_26.lc_trk_g0_1
 (16 0)  (412 416)  (412 416)  routing T_8_26.sp4_h_r_17 <X> T_8_26.lc_trk_g0_1
 (17 0)  (413 416)  (413 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_17 lc_trk_g0_1
 (18 0)  (414 416)  (414 416)  routing T_8_26.sp4_h_r_17 <X> T_8_26.lc_trk_g0_1
 (25 0)  (421 416)  (421 416)  routing T_8_26.sp12_h_r_2 <X> T_8_26.lc_trk_g0_2
 (18 1)  (414 417)  (414 417)  routing T_8_26.sp4_h_r_17 <X> T_8_26.lc_trk_g0_1
 (22 1)  (418 417)  (418 417)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (420 417)  (420 417)  routing T_8_26.sp12_h_r_2 <X> T_8_26.lc_trk_g0_2
 (25 1)  (421 417)  (421 417)  routing T_8_26.sp12_h_r_2 <X> T_8_26.lc_trk_g0_2
 (26 1)  (422 417)  (422 417)  routing T_8_26.lc_trk_g2_2 <X> T_8_26.input0_0
 (28 1)  (424 417)  (424 417)  routing T_8_26.lc_trk_g2_2 <X> T_8_26.input0_0
 (29 1)  (425 417)  (425 417)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (396 418)  (396 418)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_bram/ram/WCLK
 (1 2)  (397 418)  (397 418)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_bram/ram/WCLK
 (2 2)  (398 418)  (398 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 418)  (403 418)  Ram config bit: MEMT_bram_cbit_3

 (21 2)  (417 418)  (417 418)  routing T_8_26.sp4_h_l_10 <X> T_8_26.lc_trk_g0_7
 (22 2)  (418 418)  (418 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (419 418)  (419 418)  routing T_8_26.sp4_h_l_10 <X> T_8_26.lc_trk_g0_7
 (24 2)  (420 418)  (420 418)  routing T_8_26.sp4_h_l_10 <X> T_8_26.lc_trk_g0_7
 (21 3)  (417 419)  (417 419)  routing T_8_26.sp4_h_l_10 <X> T_8_26.lc_trk_g0_7
 (26 3)  (422 419)  (422 419)  routing T_8_26.lc_trk_g1_2 <X> T_8_26.input0_1
 (27 3)  (423 419)  (423 419)  routing T_8_26.lc_trk_g1_2 <X> T_8_26.input0_1
 (29 3)  (425 419)  (425 419)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_2 input0_1
 (7 4)  (403 420)  (403 420)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (14 4)  (410 420)  (410 420)  routing T_8_26.sp4_h_l_5 <X> T_8_26.lc_trk_g1_0
 (21 4)  (417 420)  (417 420)  routing T_8_26.sp4_h_r_19 <X> T_8_26.lc_trk_g1_3
 (22 4)  (418 420)  (418 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (419 420)  (419 420)  routing T_8_26.sp4_h_r_19 <X> T_8_26.lc_trk_g1_3
 (24 4)  (420 420)  (420 420)  routing T_8_26.sp4_h_r_19 <X> T_8_26.lc_trk_g1_3
 (27 4)  (423 420)  (423 420)  routing T_8_26.lc_trk_g1_6 <X> T_8_26.wire_bram/ram/WDATA_5
 (29 4)  (425 420)  (425 420)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_6 wire_bram/ram/WDATA_5
 (30 4)  (426 420)  (426 420)  routing T_8_26.lc_trk_g1_6 <X> T_8_26.wire_bram/ram/WDATA_5
 (14 5)  (410 421)  (410 421)  routing T_8_26.sp4_h_l_5 <X> T_8_26.lc_trk_g1_0
 (15 5)  (411 421)  (411 421)  routing T_8_26.sp4_h_l_5 <X> T_8_26.lc_trk_g1_0
 (16 5)  (412 421)  (412 421)  routing T_8_26.sp4_h_l_5 <X> T_8_26.lc_trk_g1_0
 (17 5)  (413 421)  (413 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (417 421)  (417 421)  routing T_8_26.sp4_h_r_19 <X> T_8_26.lc_trk_g1_3
 (22 5)  (418 421)  (418 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (419 421)  (419 421)  routing T_8_26.sp4_v_t_7 <X> T_8_26.lc_trk_g1_2
 (24 5)  (420 421)  (420 421)  routing T_8_26.sp4_v_t_7 <X> T_8_26.lc_trk_g1_2
 (26 5)  (422 421)  (422 421)  routing T_8_26.lc_trk_g1_3 <X> T_8_26.input0_2
 (27 5)  (423 421)  (423 421)  routing T_8_26.lc_trk_g1_3 <X> T_8_26.input0_2
 (29 5)  (425 421)  (425 421)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_3 input0_2
 (30 5)  (426 421)  (426 421)  routing T_8_26.lc_trk_g1_6 <X> T_8_26.wire_bram/ram/WDATA_5
 (41 5)  (437 421)  (437 421)  Enable bit of Mux _out_links/OutMux9_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_5
 (7 6)  (403 422)  (403 422)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (21 6)  (417 422)  (417 422)  routing T_8_26.sp4_h_l_2 <X> T_8_26.lc_trk_g1_7
 (22 6)  (418 422)  (418 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (419 422)  (419 422)  routing T_8_26.sp4_h_l_2 <X> T_8_26.lc_trk_g1_7
 (24 6)  (420 422)  (420 422)  routing T_8_26.sp4_h_l_2 <X> T_8_26.lc_trk_g1_7
 (22 7)  (418 423)  (418 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (419 423)  (419 423)  routing T_8_26.sp4_v_b_22 <X> T_8_26.lc_trk_g1_6
 (24 7)  (420 423)  (420 423)  routing T_8_26.sp4_v_b_22 <X> T_8_26.lc_trk_g1_6
 (29 7)  (425 423)  (425 423)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (15 8)  (411 424)  (411 424)  routing T_8_26.sp4_h_r_25 <X> T_8_26.lc_trk_g2_1
 (16 8)  (412 424)  (412 424)  routing T_8_26.sp4_h_r_25 <X> T_8_26.lc_trk_g2_1
 (17 8)  (413 424)  (413 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (414 425)  (414 425)  routing T_8_26.sp4_h_r_25 <X> T_8_26.lc_trk_g2_1
 (22 9)  (418 425)  (418 425)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_17 lc_trk_g2_2
 (23 9)  (419 425)  (419 425)  routing T_8_26.sp12_v_t_17 <X> T_8_26.lc_trk_g2_2
 (25 9)  (421 425)  (421 425)  routing T_8_26.sp12_v_t_17 <X> T_8_26.lc_trk_g2_2
 (26 9)  (422 425)  (422 425)  routing T_8_26.lc_trk_g0_2 <X> T_8_26.input0_4
 (29 9)  (425 425)  (425 425)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_2 input0_4
 (14 10)  (410 426)  (410 426)  routing T_8_26.sp4_v_b_28 <X> T_8_26.lc_trk_g2_4
 (26 10)  (422 426)  (422 426)  routing T_8_26.lc_trk_g0_7 <X> T_8_26.input0_5
 (16 11)  (412 427)  (412 427)  routing T_8_26.sp4_v_b_28 <X> T_8_26.lc_trk_g2_4
 (17 11)  (413 427)  (413 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (26 11)  (422 427)  (422 427)  routing T_8_26.lc_trk_g0_7 <X> T_8_26.input0_5
 (29 11)  (425 427)  (425 427)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_7 input0_5
 (26 12)  (422 428)  (422 428)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.input0_6
 (28 12)  (424 428)  (424 428)  routing T_8_26.lc_trk_g2_1 <X> T_8_26.wire_bram/ram/WDATA_1
 (29 12)  (425 428)  (425 428)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_1
 (35 12)  (431 428)  (431 428)  routing T_8_26.lc_trk_g1_7 <X> T_8_26.input2_6
 (41 12)  (437 428)  (437 428)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_45
 (22 13)  (418 429)  (418 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (423 429)  (423 429)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.input0_6
 (28 13)  (424 429)  (424 429)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.input0_6
 (29 13)  (425 429)  (425 429)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_5 input0_6
 (32 13)  (428 429)  (428 429)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_7 input2_6
 (34 13)  (430 429)  (430 429)  routing T_8_26.lc_trk_g1_7 <X> T_8_26.input2_6
 (35 13)  (431 429)  (431 429)  routing T_8_26.lc_trk_g1_7 <X> T_8_26.input2_6
 (0 14)  (396 430)  (396 430)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.wire_bram/ram/WE
 (1 14)  (397 430)  (397 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (17 14)  (413 430)  (413 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (1 15)  (397 431)  (397 431)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.wire_bram/ram/WE
 (26 15)  (422 431)  (422 431)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.input0_7
 (27 15)  (423 431)  (423 431)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.input0_7
 (28 15)  (424 431)  (424 431)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.input0_7
 (29 15)  (425 431)  (425 431)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (428 431)  (428 431)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (430 431)  (430 431)  routing T_8_26.lc_trk_g1_0 <X> T_8_26.input2_7


LogicTile_10_26

 (9 2)  (501 418)  (501 418)  routing T_10_26.sp4_v_b_1 <X> T_10_26.sp4_h_l_36


LogicTile_11_26

 (11 3)  (557 419)  (557 419)  routing T_11_26.sp4_h_r_6 <X> T_11_26.sp4_h_l_39
 (13 3)  (559 419)  (559 419)  routing T_11_26.sp4_h_r_6 <X> T_11_26.sp4_h_l_39
 (9 6)  (555 422)  (555 422)  routing T_11_26.sp4_h_r_1 <X> T_11_26.sp4_h_l_41
 (10 6)  (556 422)  (556 422)  routing T_11_26.sp4_h_r_1 <X> T_11_26.sp4_h_l_41
 (11 7)  (557 423)  (557 423)  routing T_11_26.sp4_h_r_9 <X> T_11_26.sp4_h_l_40
 (13 7)  (559 423)  (559 423)  routing T_11_26.sp4_h_r_9 <X> T_11_26.sp4_h_l_40
 (4 11)  (550 427)  (550 427)  routing T_11_26.sp4_h_r_10 <X> T_11_26.sp4_h_l_43
 (6 11)  (552 427)  (552 427)  routing T_11_26.sp4_h_r_10 <X> T_11_26.sp4_h_l_43
 (8 14)  (554 430)  (554 430)  routing T_11_26.sp4_h_r_2 <X> T_11_26.sp4_h_l_47
 (10 14)  (556 430)  (556 430)  routing T_11_26.sp4_h_r_2 <X> T_11_26.sp4_h_l_47


LogicTile_12_26

 (10 13)  (610 429)  (610 429)  routing T_12_26.sp4_h_r_5 <X> T_12_26.sp4_v_b_10


LogicTile_13_26

 (2 0)  (656 416)  (656 416)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_15_26

 (8 2)  (770 418)  (770 418)  routing T_15_26.sp4_h_r_5 <X> T_15_26.sp4_h_l_36
 (10 2)  (772 418)  (772 418)  routing T_15_26.sp4_h_r_5 <X> T_15_26.sp4_h_l_36
 (11 3)  (773 419)  (773 419)  routing T_15_26.sp4_h_r_6 <X> T_15_26.sp4_h_l_39
 (13 3)  (775 419)  (775 419)  routing T_15_26.sp4_h_r_6 <X> T_15_26.sp4_h_l_39
 (5 10)  (767 426)  (767 426)  routing T_15_26.sp4_h_r_3 <X> T_15_26.sp4_h_l_43
 (4 11)  (766 427)  (766 427)  routing T_15_26.sp4_h_r_3 <X> T_15_26.sp4_h_l_43
 (9 14)  (771 430)  (771 430)  routing T_15_26.sp4_h_r_7 <X> T_15_26.sp4_h_l_47
 (10 14)  (772 430)  (772 430)  routing T_15_26.sp4_h_r_7 <X> T_15_26.sp4_h_l_47
 (4 15)  (766 431)  (766 431)  routing T_15_26.sp4_h_r_1 <X> T_15_26.sp4_h_l_44
 (6 15)  (768 431)  (768 431)  routing T_15_26.sp4_h_r_1 <X> T_15_26.sp4_h_l_44


LogicTile_19_26

 (10 2)  (992 418)  (992 418)  routing T_19_26.sp4_v_b_8 <X> T_19_26.sp4_h_l_36
 (12 6)  (994 422)  (994 422)  routing T_19_26.sp4_v_b_5 <X> T_19_26.sp4_h_l_40
 (4 7)  (986 423)  (986 423)  routing T_19_26.sp4_v_b_10 <X> T_19_26.sp4_h_l_38
 (9 10)  (991 426)  (991 426)  routing T_19_26.sp4_v_b_7 <X> T_19_26.sp4_h_l_42
 (3 11)  (985 427)  (985 427)  routing T_19_26.sp12_v_b_1 <X> T_19_26.sp12_h_l_22
 (4 11)  (986 427)  (986 427)  routing T_19_26.sp4_v_b_1 <X> T_19_26.sp4_h_l_43


LogicTile_21_26

 (3 3)  (1093 419)  (1093 419)  routing T_21_26.sp12_v_b_0 <X> T_21_26.sp12_h_l_23


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (13 4)  (4 404)  (4 404)  routing T_0_25.lc_trk_g0_4 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (5 5)  (12 405)  (12 405)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g0_4
 (6 5)  (11 405)  (11 405)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g0_4
 (7 5)  (10 405)  (10 405)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (4 8)  (13 408)  (13 408)  routing T_0_25.span4_horz_8 <X> T_0_25.lc_trk_g1_0
 (4 9)  (13 409)  (13 409)  routing T_0_25.span4_horz_8 <X> T_0_25.lc_trk_g1_0
 (6 9)  (11 409)  (11 409)  routing T_0_25.span4_horz_8 <X> T_0_25.lc_trk_g1_0
 (7 9)  (10 409)  (10 409)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_0 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25

 (6 15)  (132 415)  (132 415)  routing T_3_25.sp4_h_r_9 <X> T_3_25.sp4_h_l_44


LogicTile_4_25

 (12 10)  (192 410)  (192 410)  routing T_4_25.sp4_v_b_8 <X> T_4_25.sp4_h_l_45


LogicTile_5_25

 (3 4)  (237 404)  (237 404)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_h_r_0


LogicTile_6_25

 (3 4)  (291 404)  (291 404)  routing T_6_25.sp12_v_t_23 <X> T_6_25.sp12_h_r_0


LogicTile_7_25

 (4 15)  (346 415)  (346 415)  routing T_7_25.sp4_v_b_4 <X> T_7_25.sp4_h_l_44


RAM_Tile_8_25

 (26 0)  (422 400)  (422 400)  routing T_8_25.lc_trk_g3_5 <X> T_8_25.input0_0
 (7 1)  (403 401)  (403 401)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 401)  (412 401)  routing T_8_25.sp12_h_r_8 <X> T_8_25.lc_trk_g0_0
 (17 1)  (413 401)  (413 401)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (27 1)  (423 401)  (423 401)  routing T_8_25.lc_trk_g3_5 <X> T_8_25.input0_0
 (28 1)  (424 401)  (424 401)  routing T_8_25.lc_trk_g3_5 <X> T_8_25.input0_0
 (29 1)  (425 401)  (425 401)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (396 402)  (396 402)  routing T_8_25.glb_netwk_6 <X> T_8_25.wire_bram/ram/RCLK
 (1 2)  (397 402)  (397 402)  routing T_8_25.glb_netwk_6 <X> T_8_25.wire_bram/ram/RCLK
 (2 2)  (398 402)  (398 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (410 402)  (410 402)  routing T_8_25.sp4_v_b_4 <X> T_8_25.lc_trk_g0_4
 (15 2)  (411 402)  (411 402)  routing T_8_25.sp4_h_r_13 <X> T_8_25.lc_trk_g0_5
 (16 2)  (412 402)  (412 402)  routing T_8_25.sp4_h_r_13 <X> T_8_25.lc_trk_g0_5
 (17 2)  (413 402)  (413 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (414 402)  (414 402)  routing T_8_25.sp4_h_r_13 <X> T_8_25.lc_trk_g0_5
 (16 3)  (412 403)  (412 403)  routing T_8_25.sp4_v_b_4 <X> T_8_25.lc_trk_g0_4
 (17 3)  (413 403)  (413 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (27 3)  (423 403)  (423 403)  routing T_8_25.lc_trk_g1_0 <X> T_8_25.input0_1
 (29 3)  (425 403)  (425 403)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (14 4)  (410 404)  (410 404)  routing T_8_25.sp12_h_r_0 <X> T_8_25.lc_trk_g1_0
 (27 4)  (423 404)  (423 404)  routing T_8_25.lc_trk_g3_4 <X> T_8_25.wire_bram/ram/WDATA_13
 (28 4)  (424 404)  (424 404)  routing T_8_25.lc_trk_g3_4 <X> T_8_25.wire_bram/ram/WDATA_13
 (29 4)  (425 404)  (425 404)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_4 wire_bram/ram/WDATA_13
 (30 4)  (426 404)  (426 404)  routing T_8_25.lc_trk_g3_4 <X> T_8_25.wire_bram/ram/WDATA_13
 (14 5)  (410 405)  (410 405)  routing T_8_25.sp12_h_r_0 <X> T_8_25.lc_trk_g1_0
 (15 5)  (411 405)  (411 405)  routing T_8_25.sp12_h_r_0 <X> T_8_25.lc_trk_g1_0
 (17 5)  (413 405)  (413 405)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 5)  (422 405)  (422 405)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.input0_2
 (27 5)  (423 405)  (423 405)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.input0_2
 (28 5)  (424 405)  (424 405)  routing T_8_25.lc_trk_g3_3 <X> T_8_25.input0_2
 (29 5)  (425 405)  (425 405)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_3 input0_2
 (39 5)  (435 405)  (435 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_13 sp4_v_b_20
 (17 7)  (413 407)  (413 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (418 407)  (418 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_11 lc_trk_g1_6
 (23 7)  (419 407)  (419 407)  routing T_8_25.sp4_v_t_11 <X> T_8_25.lc_trk_g1_6
 (24 7)  (420 407)  (420 407)  routing T_8_25.sp4_v_t_11 <X> T_8_25.lc_trk_g1_6
 (26 7)  (422 407)  (422 407)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.input0_3
 (27 7)  (423 407)  (423 407)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.input0_3
 (28 7)  (424 407)  (424 407)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.input0_3
 (29 7)  (425 407)  (425 407)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (17 8)  (413 408)  (413 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 9)  (418 409)  (418 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (422 409)  (422 409)  routing T_8_25.lc_trk_g2_2 <X> T_8_25.input0_4
 (28 9)  (424 409)  (424 409)  routing T_8_25.lc_trk_g2_2 <X> T_8_25.input0_4
 (29 9)  (425 409)  (425 409)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_2 input0_4
 (26 10)  (422 410)  (422 410)  routing T_8_25.lc_trk_g1_4 <X> T_8_25.input0_5
 (22 11)  (418 411)  (418 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (421 411)  (421 411)  routing T_8_25.sp4_r_v_b_38 <X> T_8_25.lc_trk_g2_6
 (27 11)  (423 411)  (423 411)  routing T_8_25.lc_trk_g1_4 <X> T_8_25.input0_5
 (29 11)  (425 411)  (425 411)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (22 12)  (418 412)  (418 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (419 412)  (419 412)  routing T_8_25.sp12_v_b_19 <X> T_8_25.lc_trk_g3_3
 (26 12)  (422 412)  (422 412)  routing T_8_25.lc_trk_g2_6 <X> T_8_25.input0_6
 (27 12)  (423 412)  (423 412)  routing T_8_25.lc_trk_g1_6 <X> T_8_25.wire_bram/ram/WDATA_9
 (29 12)  (425 412)  (425 412)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_6 wire_bram/ram/WDATA_9
 (30 12)  (426 412)  (426 412)  routing T_8_25.lc_trk_g1_6 <X> T_8_25.wire_bram/ram/WDATA_9
 (21 13)  (417 413)  (417 413)  routing T_8_25.sp12_v_b_19 <X> T_8_25.lc_trk_g3_3
 (22 13)  (418 413)  (418 413)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (419 413)  (419 413)  routing T_8_25.sp12_v_b_18 <X> T_8_25.lc_trk_g3_2
 (25 13)  (421 413)  (421 413)  routing T_8_25.sp12_v_b_18 <X> T_8_25.lc_trk_g3_2
 (26 13)  (422 413)  (422 413)  routing T_8_25.lc_trk_g2_6 <X> T_8_25.input0_6
 (28 13)  (424 413)  (424 413)  routing T_8_25.lc_trk_g2_6 <X> T_8_25.input0_6
 (29 13)  (425 413)  (425 413)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (30 13)  (426 413)  (426 413)  routing T_8_25.lc_trk_g1_6 <X> T_8_25.wire_bram/ram/WDATA_9
 (32 13)  (428 413)  (428 413)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_0 input2_6
 (36 13)  (432 413)  (432 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_9 sp4_h_l_1
 (1 14)  (397 414)  (397 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (15 14)  (411 414)  (411 414)  routing T_8_25.rgt_op_5 <X> T_8_25.lc_trk_g3_5
 (17 14)  (413 414)  (413 414)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (414 414)  (414 414)  routing T_8_25.rgt_op_5 <X> T_8_25.lc_trk_g3_5
 (26 14)  (422 414)  (422 414)  routing T_8_25.lc_trk_g0_5 <X> T_8_25.input0_7
 (1 15)  (397 415)  (397 415)  routing T_8_25.lc_trk_g0_4 <X> T_8_25.wire_bram/ram/RE
 (7 15)  (403 415)  (403 415)  Column buffer control bit: MEMB_colbuf_cntl_6

 (14 15)  (410 415)  (410 415)  routing T_8_25.sp4_h_r_28 <X> T_8_25.lc_trk_g3_4
 (15 15)  (411 415)  (411 415)  routing T_8_25.sp4_h_r_28 <X> T_8_25.lc_trk_g3_4
 (16 15)  (412 415)  (412 415)  routing T_8_25.sp4_h_r_28 <X> T_8_25.lc_trk_g3_4
 (17 15)  (413 415)  (413 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_28 lc_trk_g3_4
 (29 15)  (425 415)  (425 415)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_5 input0_7
 (32 15)  (428 415)  (428 415)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (429 415)  (429 415)  routing T_8_25.lc_trk_g2_1 <X> T_8_25.input2_7


LogicTile_9_25

 (22 0)  (460 400)  (460 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (461 400)  (461 400)  routing T_9_25.sp4_h_r_3 <X> T_9_25.lc_trk_g0_3
 (24 0)  (462 400)  (462 400)  routing T_9_25.sp4_h_r_3 <X> T_9_25.lc_trk_g0_3
 (21 1)  (459 401)  (459 401)  routing T_9_25.sp4_h_r_3 <X> T_9_25.lc_trk_g0_3
 (17 7)  (455 407)  (455 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (12 8)  (450 408)  (450 408)  routing T_9_25.sp4_v_t_45 <X> T_9_25.sp4_h_r_8
 (27 10)  (465 410)  (465 410)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 410)  (466 410)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 410)  (467 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 410)  (468 410)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 410)  (470 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 410)  (471 410)  routing T_9_25.lc_trk_g3_1 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 410)  (472 410)  routing T_9_25.lc_trk_g3_1 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 410)  (473 410)  routing T_9_25.lc_trk_g1_4 <X> T_9_25.input_2_5
 (37 10)  (475 410)  (475 410)  LC_5 Logic Functioning bit
 (38 10)  (476 410)  (476 410)  LC_5 Logic Functioning bit
 (39 10)  (477 410)  (477 410)  LC_5 Logic Functioning bit
 (41 10)  (479 410)  (479 410)  LC_5 Logic Functioning bit
 (47 10)  (485 410)  (485 410)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (464 411)  (464 411)  routing T_9_25.lc_trk_g0_3 <X> T_9_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 411)  (467 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 411)  (468 411)  routing T_9_25.lc_trk_g3_7 <X> T_9_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 411)  (470 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (472 411)  (472 411)  routing T_9_25.lc_trk_g1_4 <X> T_9_25.input_2_5
 (36 11)  (474 411)  (474 411)  LC_5 Logic Functioning bit
 (38 11)  (476 411)  (476 411)  LC_5 Logic Functioning bit
 (16 12)  (454 412)  (454 412)  routing T_9_25.sp12_v_t_14 <X> T_9_25.lc_trk_g3_1
 (17 12)  (455 412)  (455 412)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (18 13)  (456 413)  (456 413)  routing T_9_25.sp12_v_t_14 <X> T_9_25.lc_trk_g3_1
 (22 14)  (460 414)  (460 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_10_25

 (2 0)  (494 400)  (494 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 1)  (504 401)  (504 401)  routing T_10_25.sp4_h_r_2 <X> T_10_25.sp4_v_b_2
 (10 6)  (502 406)  (502 406)  routing T_10_25.sp4_v_b_11 <X> T_10_25.sp4_h_l_41


LogicTile_11_25

 (8 0)  (554 400)  (554 400)  routing T_11_25.sp4_v_b_7 <X> T_11_25.sp4_h_r_1
 (9 0)  (555 400)  (555 400)  routing T_11_25.sp4_v_b_7 <X> T_11_25.sp4_h_r_1
 (10 0)  (556 400)  (556 400)  routing T_11_25.sp4_v_b_7 <X> T_11_25.sp4_h_r_1
 (27 0)  (573 400)  (573 400)  routing T_11_25.lc_trk_g3_0 <X> T_11_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 400)  (574 400)  routing T_11_25.lc_trk_g3_0 <X> T_11_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 400)  (575 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 400)  (578 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 400)  (582 400)  LC_0 Logic Functioning bit
 (39 0)  (585 400)  (585 400)  LC_0 Logic Functioning bit
 (41 0)  (587 400)  (587 400)  LC_0 Logic Functioning bit
 (42 0)  (588 400)  (588 400)  LC_0 Logic Functioning bit
 (44 0)  (590 400)  (590 400)  LC_0 Logic Functioning bit
 (45 0)  (591 400)  (591 400)  LC_0 Logic Functioning bit
 (36 1)  (582 401)  (582 401)  LC_0 Logic Functioning bit
 (39 1)  (585 401)  (585 401)  LC_0 Logic Functioning bit
 (41 1)  (587 401)  (587 401)  LC_0 Logic Functioning bit
 (42 1)  (588 401)  (588 401)  LC_0 Logic Functioning bit
 (50 1)  (596 401)  (596 401)  Carry_In_Mux bit 

 (0 2)  (546 402)  (546 402)  routing T_11_25.glb_netwk_6 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (1 2)  (547 402)  (547 402)  routing T_11_25.glb_netwk_6 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (2 2)  (548 402)  (548 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (550 402)  (550 402)  routing T_11_25.sp4_h_r_6 <X> T_11_25.sp4_v_t_37
 (6 2)  (552 402)  (552 402)  routing T_11_25.sp4_h_r_6 <X> T_11_25.sp4_v_t_37
 (27 2)  (573 402)  (573 402)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 402)  (574 402)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 402)  (575 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 402)  (578 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 402)  (582 402)  LC_1 Logic Functioning bit
 (39 2)  (585 402)  (585 402)  LC_1 Logic Functioning bit
 (41 2)  (587 402)  (587 402)  LC_1 Logic Functioning bit
 (42 2)  (588 402)  (588 402)  LC_1 Logic Functioning bit
 (44 2)  (590 402)  (590 402)  LC_1 Logic Functioning bit
 (45 2)  (591 402)  (591 402)  LC_1 Logic Functioning bit
 (5 3)  (551 403)  (551 403)  routing T_11_25.sp4_h_r_6 <X> T_11_25.sp4_v_t_37
 (6 3)  (552 403)  (552 403)  routing T_11_25.sp4_h_r_0 <X> T_11_25.sp4_h_l_37
 (36 3)  (582 403)  (582 403)  LC_1 Logic Functioning bit
 (39 3)  (585 403)  (585 403)  LC_1 Logic Functioning bit
 (41 3)  (587 403)  (587 403)  LC_1 Logic Functioning bit
 (42 3)  (588 403)  (588 403)  LC_1 Logic Functioning bit
 (0 4)  (546 404)  (546 404)  routing T_11_25.lc_trk_g2_2 <X> T_11_25.wire_logic_cluster/lc_7/cen
 (1 4)  (547 404)  (547 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (551 404)  (551 404)  routing T_11_25.sp4_v_b_9 <X> T_11_25.sp4_h_r_3
 (21 4)  (567 404)  (567 404)  routing T_11_25.wire_logic_cluster/lc_3/out <X> T_11_25.lc_trk_g1_3
 (22 4)  (568 404)  (568 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 404)  (571 404)  routing T_11_25.wire_logic_cluster/lc_2/out <X> T_11_25.lc_trk_g1_2
 (27 4)  (573 404)  (573 404)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 404)  (575 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 404)  (578 404)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 404)  (582 404)  LC_2 Logic Functioning bit
 (39 4)  (585 404)  (585 404)  LC_2 Logic Functioning bit
 (41 4)  (587 404)  (587 404)  LC_2 Logic Functioning bit
 (42 4)  (588 404)  (588 404)  LC_2 Logic Functioning bit
 (44 4)  (590 404)  (590 404)  LC_2 Logic Functioning bit
 (45 4)  (591 404)  (591 404)  LC_2 Logic Functioning bit
 (1 5)  (547 405)  (547 405)  routing T_11_25.lc_trk_g2_2 <X> T_11_25.wire_logic_cluster/lc_7/cen
 (4 5)  (550 405)  (550 405)  routing T_11_25.sp4_v_b_9 <X> T_11_25.sp4_h_r_3
 (6 5)  (552 405)  (552 405)  routing T_11_25.sp4_v_b_9 <X> T_11_25.sp4_h_r_3
 (22 5)  (568 405)  (568 405)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (576 405)  (576 405)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 405)  (582 405)  LC_2 Logic Functioning bit
 (39 5)  (585 405)  (585 405)  LC_2 Logic Functioning bit
 (41 5)  (587 405)  (587 405)  LC_2 Logic Functioning bit
 (42 5)  (588 405)  (588 405)  LC_2 Logic Functioning bit
 (15 6)  (561 406)  (561 406)  routing T_11_25.bot_op_5 <X> T_11_25.lc_trk_g1_5
 (17 6)  (563 406)  (563 406)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (567 406)  (567 406)  routing T_11_25.wire_logic_cluster/lc_7/out <X> T_11_25.lc_trk_g1_7
 (22 6)  (568 406)  (568 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 406)  (571 406)  routing T_11_25.wire_logic_cluster/lc_6/out <X> T_11_25.lc_trk_g1_6
 (27 6)  (573 406)  (573 406)  routing T_11_25.lc_trk_g1_3 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 406)  (575 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 406)  (578 406)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 406)  (582 406)  LC_3 Logic Functioning bit
 (39 6)  (585 406)  (585 406)  LC_3 Logic Functioning bit
 (41 6)  (587 406)  (587 406)  LC_3 Logic Functioning bit
 (42 6)  (588 406)  (588 406)  LC_3 Logic Functioning bit
 (44 6)  (590 406)  (590 406)  LC_3 Logic Functioning bit
 (45 6)  (591 406)  (591 406)  LC_3 Logic Functioning bit
 (22 7)  (568 407)  (568 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (576 407)  (576 407)  routing T_11_25.lc_trk_g1_3 <X> T_11_25.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 407)  (582 407)  LC_3 Logic Functioning bit
 (39 7)  (585 407)  (585 407)  LC_3 Logic Functioning bit
 (41 7)  (587 407)  (587 407)  LC_3 Logic Functioning bit
 (42 7)  (588 407)  (588 407)  LC_3 Logic Functioning bit
 (25 8)  (571 408)  (571 408)  routing T_11_25.sp4_v_t_23 <X> T_11_25.lc_trk_g2_2
 (27 8)  (573 408)  (573 408)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 408)  (574 408)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 408)  (575 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 408)  (576 408)  routing T_11_25.lc_trk_g3_4 <X> T_11_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 408)  (578 408)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (582 408)  (582 408)  LC_4 Logic Functioning bit
 (39 8)  (585 408)  (585 408)  LC_4 Logic Functioning bit
 (41 8)  (587 408)  (587 408)  LC_4 Logic Functioning bit
 (42 8)  (588 408)  (588 408)  LC_4 Logic Functioning bit
 (44 8)  (590 408)  (590 408)  LC_4 Logic Functioning bit
 (45 8)  (591 408)  (591 408)  LC_4 Logic Functioning bit
 (22 9)  (568 409)  (568 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (569 409)  (569 409)  routing T_11_25.sp4_v_t_23 <X> T_11_25.lc_trk_g2_2
 (25 9)  (571 409)  (571 409)  routing T_11_25.sp4_v_t_23 <X> T_11_25.lc_trk_g2_2
 (36 9)  (582 409)  (582 409)  LC_4 Logic Functioning bit
 (39 9)  (585 409)  (585 409)  LC_4 Logic Functioning bit
 (41 9)  (587 409)  (587 409)  LC_4 Logic Functioning bit
 (42 9)  (588 409)  (588 409)  LC_4 Logic Functioning bit
 (27 10)  (573 410)  (573 410)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 410)  (574 410)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 410)  (575 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 410)  (576 410)  routing T_11_25.lc_trk_g3_5 <X> T_11_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 410)  (578 410)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (582 410)  (582 410)  LC_5 Logic Functioning bit
 (39 10)  (585 410)  (585 410)  LC_5 Logic Functioning bit
 (41 10)  (587 410)  (587 410)  LC_5 Logic Functioning bit
 (42 10)  (588 410)  (588 410)  LC_5 Logic Functioning bit
 (44 10)  (590 410)  (590 410)  LC_5 Logic Functioning bit
 (45 10)  (591 410)  (591 410)  LC_5 Logic Functioning bit
 (36 11)  (582 411)  (582 411)  LC_5 Logic Functioning bit
 (39 11)  (585 411)  (585 411)  LC_5 Logic Functioning bit
 (41 11)  (587 411)  (587 411)  LC_5 Logic Functioning bit
 (42 11)  (588 411)  (588 411)  LC_5 Logic Functioning bit
 (53 11)  (599 411)  (599 411)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (560 412)  (560 412)  routing T_11_25.wire_logic_cluster/lc_0/out <X> T_11_25.lc_trk_g3_0
 (17 12)  (563 412)  (563 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 412)  (564 412)  routing T_11_25.wire_logic_cluster/lc_1/out <X> T_11_25.lc_trk_g3_1
 (27 12)  (573 412)  (573 412)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 412)  (575 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 412)  (576 412)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 412)  (578 412)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (582 412)  (582 412)  LC_6 Logic Functioning bit
 (39 12)  (585 412)  (585 412)  LC_6 Logic Functioning bit
 (41 12)  (587 412)  (587 412)  LC_6 Logic Functioning bit
 (42 12)  (588 412)  (588 412)  LC_6 Logic Functioning bit
 (44 12)  (590 412)  (590 412)  LC_6 Logic Functioning bit
 (45 12)  (591 412)  (591 412)  LC_6 Logic Functioning bit
 (4 13)  (550 413)  (550 413)  routing T_11_25.sp4_h_l_36 <X> T_11_25.sp4_h_r_9
 (6 13)  (552 413)  (552 413)  routing T_11_25.sp4_h_l_36 <X> T_11_25.sp4_h_r_9
 (17 13)  (563 413)  (563 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (576 413)  (576 413)  routing T_11_25.lc_trk_g1_6 <X> T_11_25.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 413)  (582 413)  LC_6 Logic Functioning bit
 (39 13)  (585 413)  (585 413)  LC_6 Logic Functioning bit
 (41 13)  (587 413)  (587 413)  LC_6 Logic Functioning bit
 (42 13)  (588 413)  (588 413)  LC_6 Logic Functioning bit
 (1 14)  (547 414)  (547 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 414)  (560 414)  routing T_11_25.wire_logic_cluster/lc_4/out <X> T_11_25.lc_trk_g3_4
 (17 14)  (563 414)  (563 414)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 414)  (564 414)  routing T_11_25.wire_logic_cluster/lc_5/out <X> T_11_25.lc_trk_g3_5
 (27 14)  (573 414)  (573 414)  routing T_11_25.lc_trk_g1_7 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 414)  (575 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 414)  (576 414)  routing T_11_25.lc_trk_g1_7 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 414)  (578 414)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (582 414)  (582 414)  LC_7 Logic Functioning bit
 (39 14)  (585 414)  (585 414)  LC_7 Logic Functioning bit
 (41 14)  (587 414)  (587 414)  LC_7 Logic Functioning bit
 (42 14)  (588 414)  (588 414)  LC_7 Logic Functioning bit
 (45 14)  (591 414)  (591 414)  LC_7 Logic Functioning bit
 (0 15)  (546 415)  (546 415)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 415)  (547 415)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (553 415)  (553 415)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (563 415)  (563 415)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (576 415)  (576 415)  routing T_11_25.lc_trk_g1_7 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 415)  (582 415)  LC_7 Logic Functioning bit
 (39 15)  (585 415)  (585 415)  LC_7 Logic Functioning bit
 (41 15)  (587 415)  (587 415)  LC_7 Logic Functioning bit
 (42 15)  (588 415)  (588 415)  LC_7 Logic Functioning bit


LogicTile_12_25

 (14 0)  (614 400)  (614 400)  routing T_12_25.lft_op_0 <X> T_12_25.lc_trk_g0_0
 (21 0)  (621 400)  (621 400)  routing T_12_25.lft_op_3 <X> T_12_25.lc_trk_g0_3
 (22 0)  (622 400)  (622 400)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 400)  (624 400)  routing T_12_25.lft_op_3 <X> T_12_25.lc_trk_g0_3
 (27 0)  (627 400)  (627 400)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 400)  (628 400)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 400)  (629 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 400)  (632 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 400)  (633 400)  routing T_12_25.lc_trk_g2_1 <X> T_12_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 400)  (636 400)  LC_0 Logic Functioning bit
 (37 0)  (637 400)  (637 400)  LC_0 Logic Functioning bit
 (38 0)  (638 400)  (638 400)  LC_0 Logic Functioning bit
 (39 0)  (639 400)  (639 400)  LC_0 Logic Functioning bit
 (40 0)  (640 400)  (640 400)  LC_0 Logic Functioning bit
 (42 0)  (642 400)  (642 400)  LC_0 Logic Functioning bit
 (15 1)  (615 401)  (615 401)  routing T_12_25.lft_op_0 <X> T_12_25.lc_trk_g0_0
 (17 1)  (617 401)  (617 401)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (622 401)  (622 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (625 401)  (625 401)  routing T_12_25.sp4_r_v_b_33 <X> T_12_25.lc_trk_g0_2
 (30 1)  (630 401)  (630 401)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_0/in_1
 (36 1)  (636 401)  (636 401)  LC_0 Logic Functioning bit
 (37 1)  (637 401)  (637 401)  LC_0 Logic Functioning bit
 (38 1)  (638 401)  (638 401)  LC_0 Logic Functioning bit
 (39 1)  (639 401)  (639 401)  LC_0 Logic Functioning bit
 (40 1)  (640 401)  (640 401)  LC_0 Logic Functioning bit
 (42 1)  (642 401)  (642 401)  LC_0 Logic Functioning bit
 (53 1)  (653 401)  (653 401)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 402)  (600 402)  routing T_12_25.glb_netwk_6 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (1 2)  (601 402)  (601 402)  routing T_12_25.glb_netwk_6 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (2 2)  (602 402)  (602 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 402)  (614 402)  routing T_12_25.lft_op_4 <X> T_12_25.lc_trk_g0_4
 (22 2)  (622 402)  (622 402)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (623 402)  (623 402)  routing T_12_25.sp12_h_l_12 <X> T_12_25.lc_trk_g0_7
 (26 2)  (626 402)  (626 402)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 402)  (627 402)  routing T_12_25.lc_trk_g3_1 <X> T_12_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 402)  (628 402)  routing T_12_25.lc_trk_g3_1 <X> T_12_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 402)  (629 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 402)  (631 402)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 402)  (632 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 402)  (633 402)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 402)  (634 402)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 402)  (635 402)  routing T_12_25.lc_trk_g0_7 <X> T_12_25.input_2_1
 (36 2)  (636 402)  (636 402)  LC_1 Logic Functioning bit
 (38 2)  (638 402)  (638 402)  LC_1 Logic Functioning bit
 (39 2)  (639 402)  (639 402)  LC_1 Logic Functioning bit
 (40 2)  (640 402)  (640 402)  LC_1 Logic Functioning bit
 (41 2)  (641 402)  (641 402)  LC_1 Logic Functioning bit
 (43 2)  (643 402)  (643 402)  LC_1 Logic Functioning bit
 (15 3)  (615 403)  (615 403)  routing T_12_25.lft_op_4 <X> T_12_25.lc_trk_g0_4
 (17 3)  (617 403)  (617 403)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (28 3)  (628 403)  (628 403)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 403)  (629 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 403)  (631 403)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 403)  (632 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (635 403)  (635 403)  routing T_12_25.lc_trk_g0_7 <X> T_12_25.input_2_1
 (37 3)  (637 403)  (637 403)  LC_1 Logic Functioning bit
 (39 3)  (639 403)  (639 403)  LC_1 Logic Functioning bit
 (40 3)  (640 403)  (640 403)  LC_1 Logic Functioning bit
 (41 3)  (641 403)  (641 403)  LC_1 Logic Functioning bit
 (42 3)  (642 403)  (642 403)  LC_1 Logic Functioning bit
 (43 3)  (643 403)  (643 403)  LC_1 Logic Functioning bit
 (1 4)  (601 404)  (601 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (615 404)  (615 404)  routing T_12_25.lft_op_1 <X> T_12_25.lc_trk_g1_1
 (17 4)  (617 404)  (617 404)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 404)  (618 404)  routing T_12_25.lft_op_1 <X> T_12_25.lc_trk_g1_1
 (25 4)  (625 404)  (625 404)  routing T_12_25.lft_op_2 <X> T_12_25.lc_trk_g1_2
 (26 4)  (626 404)  (626 404)  routing T_12_25.lc_trk_g0_4 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 404)  (629 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 404)  (632 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 404)  (634 404)  routing T_12_25.lc_trk_g1_2 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 404)  (636 404)  LC_2 Logic Functioning bit
 (37 4)  (637 404)  (637 404)  LC_2 Logic Functioning bit
 (38 4)  (638 404)  (638 404)  LC_2 Logic Functioning bit
 (39 4)  (639 404)  (639 404)  LC_2 Logic Functioning bit
 (41 4)  (641 404)  (641 404)  LC_2 Logic Functioning bit
 (42 4)  (642 404)  (642 404)  LC_2 Logic Functioning bit
 (43 4)  (643 404)  (643 404)  LC_2 Logic Functioning bit
 (1 5)  (601 405)  (601 405)  routing T_12_25.lc_trk_g0_2 <X> T_12_25.wire_logic_cluster/lc_7/cen
 (22 5)  (622 405)  (622 405)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 405)  (624 405)  routing T_12_25.lft_op_2 <X> T_12_25.lc_trk_g1_2
 (29 5)  (629 405)  (629 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 405)  (630 405)  routing T_12_25.lc_trk_g0_3 <X> T_12_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 405)  (631 405)  routing T_12_25.lc_trk_g1_2 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 405)  (632 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (634 405)  (634 405)  routing T_12_25.lc_trk_g1_1 <X> T_12_25.input_2_2
 (36 5)  (636 405)  (636 405)  LC_2 Logic Functioning bit
 (37 5)  (637 405)  (637 405)  LC_2 Logic Functioning bit
 (38 5)  (638 405)  (638 405)  LC_2 Logic Functioning bit
 (39 5)  (639 405)  (639 405)  LC_2 Logic Functioning bit
 (40 5)  (640 405)  (640 405)  LC_2 Logic Functioning bit
 (41 5)  (641 405)  (641 405)  LC_2 Logic Functioning bit
 (42 5)  (642 405)  (642 405)  LC_2 Logic Functioning bit
 (43 5)  (643 405)  (643 405)  LC_2 Logic Functioning bit
 (17 6)  (617 406)  (617 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 406)  (618 406)  routing T_12_25.wire_logic_cluster/lc_5/out <X> T_12_25.lc_trk_g1_5
 (21 6)  (621 406)  (621 406)  routing T_12_25.lft_op_7 <X> T_12_25.lc_trk_g1_7
 (22 6)  (622 406)  (622 406)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (624 406)  (624 406)  routing T_12_25.lft_op_7 <X> T_12_25.lc_trk_g1_7
 (25 6)  (625 406)  (625 406)  routing T_12_25.lft_op_6 <X> T_12_25.lc_trk_g1_6
 (26 6)  (626 406)  (626 406)  routing T_12_25.lc_trk_g1_6 <X> T_12_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 406)  (629 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 406)  (631 406)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 406)  (632 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 406)  (634 406)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 406)  (636 406)  LC_3 Logic Functioning bit
 (37 6)  (637 406)  (637 406)  LC_3 Logic Functioning bit
 (38 6)  (638 406)  (638 406)  LC_3 Logic Functioning bit
 (39 6)  (639 406)  (639 406)  LC_3 Logic Functioning bit
 (41 6)  (641 406)  (641 406)  LC_3 Logic Functioning bit
 (42 6)  (642 406)  (642 406)  LC_3 Logic Functioning bit
 (43 6)  (643 406)  (643 406)  LC_3 Logic Functioning bit
 (50 6)  (650 406)  (650 406)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (622 407)  (622 407)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 407)  (624 407)  routing T_12_25.lft_op_6 <X> T_12_25.lc_trk_g1_6
 (26 7)  (626 407)  (626 407)  routing T_12_25.lc_trk_g1_6 <X> T_12_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 407)  (627 407)  routing T_12_25.lc_trk_g1_6 <X> T_12_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 407)  (629 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 407)  (631 407)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 407)  (636 407)  LC_3 Logic Functioning bit
 (37 7)  (637 407)  (637 407)  LC_3 Logic Functioning bit
 (38 7)  (638 407)  (638 407)  LC_3 Logic Functioning bit
 (39 7)  (639 407)  (639 407)  LC_3 Logic Functioning bit
 (40 7)  (640 407)  (640 407)  LC_3 Logic Functioning bit
 (41 7)  (641 407)  (641 407)  LC_3 Logic Functioning bit
 (42 7)  (642 407)  (642 407)  LC_3 Logic Functioning bit
 (43 7)  (643 407)  (643 407)  LC_3 Logic Functioning bit
 (17 8)  (617 408)  (617 408)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 408)  (618 408)  routing T_12_25.wire_logic_cluster/lc_1/out <X> T_12_25.lc_trk_g2_1
 (28 8)  (628 408)  (628 408)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 408)  (629 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 408)  (630 408)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 408)  (632 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 408)  (633 408)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 408)  (634 408)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (38 8)  (638 408)  (638 408)  LC_4 Logic Functioning bit
 (50 8)  (650 408)  (650 408)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (626 409)  (626 409)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 409)  (627 409)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 409)  (628 409)  routing T_12_25.lc_trk_g3_3 <X> T_12_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 409)  (629 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 409)  (631 409)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_4/in_3
 (17 10)  (617 410)  (617 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 410)  (618 410)  routing T_12_25.wire_logic_cluster/lc_5/out <X> T_12_25.lc_trk_g2_5
 (27 10)  (627 410)  (627 410)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 410)  (629 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 410)  (630 410)  routing T_12_25.lc_trk_g1_5 <X> T_12_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 410)  (632 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 410)  (633 410)  routing T_12_25.lc_trk_g3_1 <X> T_12_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 410)  (634 410)  routing T_12_25.lc_trk_g3_1 <X> T_12_25.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 410)  (637 410)  LC_5 Logic Functioning bit
 (39 10)  (639 410)  (639 410)  LC_5 Logic Functioning bit
 (42 10)  (642 410)  (642 410)  LC_5 Logic Functioning bit
 (43 10)  (643 410)  (643 410)  LC_5 Logic Functioning bit
 (45 10)  (645 410)  (645 410)  LC_5 Logic Functioning bit
 (46 10)  (646 410)  (646 410)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (647 410)  (647 410)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (650 410)  (650 410)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (651 410)  (651 410)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (652 410)  (652 410)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (626 411)  (626 411)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 411)  (627 411)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 411)  (628 411)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 411)  (629 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (42 11)  (642 411)  (642 411)  LC_5 Logic Functioning bit
 (43 11)  (643 411)  (643 411)  LC_5 Logic Functioning bit
 (48 11)  (648 411)  (648 411)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (651 411)  (651 411)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (652 411)  (652 411)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (617 412)  (617 412)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (618 412)  (618 412)  routing T_12_25.bnl_op_1 <X> T_12_25.lc_trk_g3_1
 (22 12)  (622 412)  (622 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 412)  (623 412)  routing T_12_25.sp4_v_t_30 <X> T_12_25.lc_trk_g3_3
 (24 12)  (624 412)  (624 412)  routing T_12_25.sp4_v_t_30 <X> T_12_25.lc_trk_g3_3
 (25 12)  (625 412)  (625 412)  routing T_12_25.bnl_op_2 <X> T_12_25.lc_trk_g3_2
 (26 12)  (626 412)  (626 412)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 412)  (629 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 412)  (630 412)  routing T_12_25.lc_trk_g0_7 <X> T_12_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 412)  (632 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 412)  (633 412)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 412)  (634 412)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 412)  (636 412)  LC_6 Logic Functioning bit
 (38 12)  (638 412)  (638 412)  LC_6 Logic Functioning bit
 (40 12)  (640 412)  (640 412)  LC_6 Logic Functioning bit
 (18 13)  (618 413)  (618 413)  routing T_12_25.bnl_op_1 <X> T_12_25.lc_trk_g3_1
 (22 13)  (622 413)  (622 413)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (625 413)  (625 413)  routing T_12_25.bnl_op_2 <X> T_12_25.lc_trk_g3_2
 (26 13)  (626 413)  (626 413)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 413)  (627 413)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 413)  (628 413)  routing T_12_25.lc_trk_g3_7 <X> T_12_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 413)  (629 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 413)  (630 413)  routing T_12_25.lc_trk_g0_7 <X> T_12_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 413)  (631 413)  routing T_12_25.lc_trk_g3_2 <X> T_12_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 413)  (632 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (633 413)  (633 413)  routing T_12_25.lc_trk_g3_1 <X> T_12_25.input_2_6
 (34 13)  (634 413)  (634 413)  routing T_12_25.lc_trk_g3_1 <X> T_12_25.input_2_6
 (37 13)  (637 413)  (637 413)  LC_6 Logic Functioning bit
 (38 13)  (638 413)  (638 413)  LC_6 Logic Functioning bit
 (41 13)  (641 413)  (641 413)  LC_6 Logic Functioning bit
 (22 14)  (622 414)  (622 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (626 414)  (626 414)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (36 14)  (636 414)  (636 414)  LC_7 Logic Functioning bit
 (38 14)  (638 414)  (638 414)  LC_7 Logic Functioning bit
 (39 14)  (639 414)  (639 414)  LC_7 Logic Functioning bit
 (40 14)  (640 414)  (640 414)  LC_7 Logic Functioning bit
 (41 14)  (641 414)  (641 414)  LC_7 Logic Functioning bit
 (43 14)  (643 414)  (643 414)  LC_7 Logic Functioning bit
 (50 14)  (650 414)  (650 414)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (607 415)  (607 415)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (621 415)  (621 415)  routing T_12_25.sp4_r_v_b_47 <X> T_12_25.lc_trk_g3_7
 (28 15)  (628 415)  (628 415)  routing T_12_25.lc_trk_g2_5 <X> T_12_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 415)  (629 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (637 415)  (637 415)  LC_7 Logic Functioning bit
 (38 15)  (638 415)  (638 415)  LC_7 Logic Functioning bit
 (39 15)  (639 415)  (639 415)  LC_7 Logic Functioning bit
 (40 15)  (640 415)  (640 415)  LC_7 Logic Functioning bit
 (41 15)  (641 415)  (641 415)  LC_7 Logic Functioning bit
 (42 15)  (642 415)  (642 415)  LC_7 Logic Functioning bit
 (51 15)  (651 415)  (651 415)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_25

 (0 2)  (654 402)  (654 402)  routing T_13_25.glb_netwk_6 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (1 2)  (655 402)  (655 402)  routing T_13_25.glb_netwk_6 <X> T_13_25.wire_logic_cluster/lc_7/clk
 (2 2)  (656 402)  (656 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 402)  (669 402)  routing T_13_25.lft_op_5 <X> T_13_25.lc_trk_g0_5
 (17 2)  (671 402)  (671 402)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 402)  (672 402)  routing T_13_25.lft_op_5 <X> T_13_25.lc_trk_g0_5
 (8 4)  (662 404)  (662 404)  routing T_13_25.sp4_v_b_10 <X> T_13_25.sp4_h_r_4
 (9 4)  (663 404)  (663 404)  routing T_13_25.sp4_v_b_10 <X> T_13_25.sp4_h_r_4
 (10 4)  (664 404)  (664 404)  routing T_13_25.sp4_v_b_10 <X> T_13_25.sp4_h_r_4
 (13 4)  (667 404)  (667 404)  routing T_13_25.sp4_h_l_40 <X> T_13_25.sp4_v_b_5
 (12 5)  (666 405)  (666 405)  routing T_13_25.sp4_h_l_40 <X> T_13_25.sp4_v_b_5
 (6 7)  (660 407)  (660 407)  routing T_13_25.sp4_h_r_3 <X> T_13_25.sp4_h_l_38
 (13 8)  (667 408)  (667 408)  routing T_13_25.sp4_h_l_45 <X> T_13_25.sp4_v_b_8
 (12 9)  (666 409)  (666 409)  routing T_13_25.sp4_h_l_45 <X> T_13_25.sp4_v_b_8
 (21 10)  (675 410)  (675 410)  routing T_13_25.wire_logic_cluster/lc_7/out <X> T_13_25.lc_trk_g2_7
 (22 10)  (676 410)  (676 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (3 12)  (657 412)  (657 412)  routing T_13_25.sp12_v_b_1 <X> T_13_25.sp12_h_r_1
 (15 12)  (669 412)  (669 412)  routing T_13_25.sp4_h_r_25 <X> T_13_25.lc_trk_g3_1
 (16 12)  (670 412)  (670 412)  routing T_13_25.sp4_h_r_25 <X> T_13_25.lc_trk_g3_1
 (17 12)  (671 412)  (671 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (676 412)  (676 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 412)  (677 412)  routing T_13_25.sp4_h_r_27 <X> T_13_25.lc_trk_g3_3
 (24 12)  (678 412)  (678 412)  routing T_13_25.sp4_h_r_27 <X> T_13_25.lc_trk_g3_3
 (3 13)  (657 413)  (657 413)  routing T_13_25.sp12_v_b_1 <X> T_13_25.sp12_h_r_1
 (18 13)  (672 413)  (672 413)  routing T_13_25.sp4_h_r_25 <X> T_13_25.lc_trk_g3_1
 (21 13)  (675 413)  (675 413)  routing T_13_25.sp4_h_r_27 <X> T_13_25.lc_trk_g3_3
 (26 14)  (680 414)  (680 414)  routing T_13_25.lc_trk_g0_5 <X> T_13_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 414)  (681 414)  routing T_13_25.lc_trk_g3_1 <X> T_13_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 414)  (682 414)  routing T_13_25.lc_trk_g3_1 <X> T_13_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 414)  (683 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 414)  (686 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 414)  (687 414)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 414)  (688 414)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 414)  (689 414)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.input_2_7
 (36 14)  (690 414)  (690 414)  LC_7 Logic Functioning bit
 (37 14)  (691 414)  (691 414)  LC_7 Logic Functioning bit
 (43 14)  (697 414)  (697 414)  LC_7 Logic Functioning bit
 (45 14)  (699 414)  (699 414)  LC_7 Logic Functioning bit
 (46 14)  (700 414)  (700 414)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (7 15)  (661 415)  (661 415)  Column buffer control bit: LH_colbuf_cntl_6

 (29 15)  (683 415)  (683 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 415)  (685 415)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 415)  (686 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 415)  (687 415)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.input_2_7
 (35 15)  (689 415)  (689 415)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.input_2_7
 (36 15)  (690 415)  (690 415)  LC_7 Logic Functioning bit
 (41 15)  (695 415)  (695 415)  LC_7 Logic Functioning bit
 (42 15)  (696 415)  (696 415)  LC_7 Logic Functioning bit
 (43 15)  (697 415)  (697 415)  LC_7 Logic Functioning bit


LogicTile_14_25

 (26 0)  (734 400)  (734 400)  routing T_14_25.lc_trk_g0_4 <X> T_14_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 400)  (735 400)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 400)  (736 400)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 400)  (737 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 400)  (738 400)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 400)  (739 400)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 400)  (740 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 400)  (741 400)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 400)  (742 400)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 400)  (744 400)  LC_0 Logic Functioning bit
 (38 0)  (746 400)  (746 400)  LC_0 Logic Functioning bit
 (41 0)  (749 400)  (749 400)  LC_0 Logic Functioning bit
 (43 0)  (751 400)  (751 400)  LC_0 Logic Functioning bit
 (29 1)  (737 401)  (737 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 401)  (738 401)  routing T_14_25.lc_trk_g3_6 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (37 1)  (745 401)  (745 401)  LC_0 Logic Functioning bit
 (39 1)  (747 401)  (747 401)  LC_0 Logic Functioning bit
 (41 1)  (749 401)  (749 401)  LC_0 Logic Functioning bit
 (43 1)  (751 401)  (751 401)  LC_0 Logic Functioning bit
 (48 1)  (756 401)  (756 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (708 402)  (708 402)  routing T_14_25.glb_netwk_6 <X> T_14_25.wire_logic_cluster/lc_7/clk
 (1 2)  (709 402)  (709 402)  routing T_14_25.glb_netwk_6 <X> T_14_25.wire_logic_cluster/lc_7/clk
 (2 2)  (710 402)  (710 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 3)  (723 403)  (723 403)  routing T_14_25.sp4_v_t_9 <X> T_14_25.lc_trk_g0_4
 (16 3)  (724 403)  (724 403)  routing T_14_25.sp4_v_t_9 <X> T_14_25.lc_trk_g0_4
 (17 3)  (725 403)  (725 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (730 403)  (730 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (731 403)  (731 403)  routing T_14_25.sp4_h_r_6 <X> T_14_25.lc_trk_g0_6
 (24 3)  (732 403)  (732 403)  routing T_14_25.sp4_h_r_6 <X> T_14_25.lc_trk_g0_6
 (25 3)  (733 403)  (733 403)  routing T_14_25.sp4_h_r_6 <X> T_14_25.lc_trk_g0_6
 (8 4)  (716 404)  (716 404)  routing T_14_25.sp4_v_b_4 <X> T_14_25.sp4_h_r_4
 (9 4)  (717 404)  (717 404)  routing T_14_25.sp4_v_b_4 <X> T_14_25.sp4_h_r_4
 (21 4)  (729 404)  (729 404)  routing T_14_25.sp4_v_b_3 <X> T_14_25.lc_trk_g1_3
 (22 4)  (730 404)  (730 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (731 404)  (731 404)  routing T_14_25.sp4_v_b_3 <X> T_14_25.lc_trk_g1_3
 (22 5)  (730 405)  (730 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (731 405)  (731 405)  routing T_14_25.sp4_v_b_18 <X> T_14_25.lc_trk_g1_2
 (24 5)  (732 405)  (732 405)  routing T_14_25.sp4_v_b_18 <X> T_14_25.lc_trk_g1_2
 (25 6)  (733 406)  (733 406)  routing T_14_25.wire_logic_cluster/lc_6/out <X> T_14_25.lc_trk_g1_6
 (22 7)  (730 407)  (730 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (12 12)  (720 412)  (720 412)  routing T_14_25.sp4_v_b_11 <X> T_14_25.sp4_h_r_11
 (26 12)  (734 412)  (734 412)  routing T_14_25.lc_trk_g0_6 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 412)  (735 412)  routing T_14_25.lc_trk_g1_2 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 412)  (737 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 412)  (739 412)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 412)  (740 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 412)  (742 412)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 412)  (745 412)  LC_6 Logic Functioning bit
 (39 12)  (747 412)  (747 412)  LC_6 Logic Functioning bit
 (45 12)  (753 412)  (753 412)  LC_6 Logic Functioning bit
 (11 13)  (719 413)  (719 413)  routing T_14_25.sp4_v_b_11 <X> T_14_25.sp4_h_r_11
 (26 13)  (734 413)  (734 413)  routing T_14_25.lc_trk_g0_6 <X> T_14_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 413)  (737 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 413)  (738 413)  routing T_14_25.lc_trk_g1_2 <X> T_14_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 413)  (739 413)  routing T_14_25.lc_trk_g1_6 <X> T_14_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 413)  (740 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (742 413)  (742 413)  routing T_14_25.lc_trk_g1_3 <X> T_14_25.input_2_6
 (35 13)  (743 413)  (743 413)  routing T_14_25.lc_trk_g1_3 <X> T_14_25.input_2_6
 (36 13)  (744 413)  (744 413)  LC_6 Logic Functioning bit
 (37 13)  (745 413)  (745 413)  LC_6 Logic Functioning bit
 (39 13)  (747 413)  (747 413)  LC_6 Logic Functioning bit
 (43 13)  (751 413)  (751 413)  LC_6 Logic Functioning bit
 (46 13)  (754 413)  (754 413)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (722 414)  (722 414)  routing T_14_25.sp4_v_t_17 <X> T_14_25.lc_trk_g3_4
 (7 15)  (715 415)  (715 415)  Column buffer control bit: LH_colbuf_cntl_6

 (16 15)  (724 415)  (724 415)  routing T_14_25.sp4_v_t_17 <X> T_14_25.lc_trk_g3_4
 (17 15)  (725 415)  (725 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (730 415)  (730 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (731 415)  (731 415)  routing T_14_25.sp4_h_r_30 <X> T_14_25.lc_trk_g3_6
 (24 15)  (732 415)  (732 415)  routing T_14_25.sp4_h_r_30 <X> T_14_25.lc_trk_g3_6
 (25 15)  (733 415)  (733 415)  routing T_14_25.sp4_h_r_30 <X> T_14_25.lc_trk_g3_6


LogicTile_15_25

 (4 3)  (766 403)  (766 403)  routing T_15_25.sp4_v_b_7 <X> T_15_25.sp4_h_l_37
 (14 3)  (776 403)  (776 403)  routing T_15_25.sp4_r_v_b_28 <X> T_15_25.lc_trk_g0_4
 (17 3)  (779 403)  (779 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (4 4)  (766 404)  (766 404)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (6 4)  (768 404)  (768 404)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (5 5)  (767 405)  (767 405)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (10 5)  (772 405)  (772 405)  routing T_15_25.sp4_h_r_11 <X> T_15_25.sp4_v_b_4
 (15 5)  (777 405)  (777 405)  routing T_15_25.sp4_v_t_5 <X> T_15_25.lc_trk_g1_0
 (16 5)  (778 405)  (778 405)  routing T_15_25.sp4_v_t_5 <X> T_15_25.lc_trk_g1_0
 (17 5)  (779 405)  (779 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (5 8)  (767 408)  (767 408)  routing T_15_25.sp4_v_b_6 <X> T_15_25.sp4_h_r_6
 (14 8)  (776 408)  (776 408)  routing T_15_25.sp12_v_b_0 <X> T_15_25.lc_trk_g2_0
 (6 9)  (768 409)  (768 409)  routing T_15_25.sp4_v_b_6 <X> T_15_25.sp4_h_r_6
 (14 9)  (776 409)  (776 409)  routing T_15_25.sp12_v_b_0 <X> T_15_25.lc_trk_g2_0
 (15 9)  (777 409)  (777 409)  routing T_15_25.sp12_v_b_0 <X> T_15_25.lc_trk_g2_0
 (17 9)  (779 409)  (779 409)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (29 14)  (791 414)  (791 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 414)  (792 414)  routing T_15_25.lc_trk_g0_4 <X> T_15_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 414)  (794 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 414)  (795 414)  routing T_15_25.lc_trk_g2_0 <X> T_15_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 414)  (798 414)  LC_7 Logic Functioning bit
 (37 14)  (799 414)  (799 414)  LC_7 Logic Functioning bit
 (38 14)  (800 414)  (800 414)  LC_7 Logic Functioning bit
 (39 14)  (801 414)  (801 414)  LC_7 Logic Functioning bit
 (40 14)  (802 414)  (802 414)  LC_7 Logic Functioning bit
 (41 14)  (803 414)  (803 414)  LC_7 Logic Functioning bit
 (42 14)  (804 414)  (804 414)  LC_7 Logic Functioning bit
 (43 14)  (805 414)  (805 414)  LC_7 Logic Functioning bit
 (53 14)  (815 414)  (815 414)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (27 15)  (789 415)  (789 415)  routing T_15_25.lc_trk_g1_0 <X> T_15_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 415)  (791 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 415)  (798 415)  LC_7 Logic Functioning bit
 (37 15)  (799 415)  (799 415)  LC_7 Logic Functioning bit
 (38 15)  (800 415)  (800 415)  LC_7 Logic Functioning bit
 (39 15)  (801 415)  (801 415)  LC_7 Logic Functioning bit
 (40 15)  (802 415)  (802 415)  LC_7 Logic Functioning bit
 (42 15)  (804 415)  (804 415)  LC_7 Logic Functioning bit


LogicTile_16_25

 (15 0)  (831 400)  (831 400)  routing T_16_25.sp4_v_b_17 <X> T_16_25.lc_trk_g0_1
 (16 0)  (832 400)  (832 400)  routing T_16_25.sp4_v_b_17 <X> T_16_25.lc_trk_g0_1
 (17 0)  (833 400)  (833 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (837 400)  (837 400)  routing T_16_25.sp4_h_r_11 <X> T_16_25.lc_trk_g0_3
 (22 0)  (838 400)  (838 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (839 400)  (839 400)  routing T_16_25.sp4_h_r_11 <X> T_16_25.lc_trk_g0_3
 (24 0)  (840 400)  (840 400)  routing T_16_25.sp4_h_r_11 <X> T_16_25.lc_trk_g0_3
 (25 0)  (841 400)  (841 400)  routing T_16_25.sp4_h_l_7 <X> T_16_25.lc_trk_g0_2
 (26 0)  (842 400)  (842 400)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 400)  (845 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 400)  (848 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 400)  (849 400)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 400)  (850 400)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_0/in_3
 (43 0)  (859 400)  (859 400)  LC_0 Logic Functioning bit
 (45 0)  (861 400)  (861 400)  LC_0 Logic Functioning bit
 (22 1)  (838 401)  (838 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 401)  (839 401)  routing T_16_25.sp4_h_l_7 <X> T_16_25.lc_trk_g0_2
 (24 1)  (840 401)  (840 401)  routing T_16_25.sp4_h_l_7 <X> T_16_25.lc_trk_g0_2
 (25 1)  (841 401)  (841 401)  routing T_16_25.sp4_h_l_7 <X> T_16_25.lc_trk_g0_2
 (27 1)  (843 401)  (843 401)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 401)  (844 401)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 401)  (845 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 401)  (848 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (849 401)  (849 401)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.input_2_0
 (35 1)  (851 401)  (851 401)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.input_2_0
 (36 1)  (852 401)  (852 401)  LC_0 Logic Functioning bit
 (38 1)  (854 401)  (854 401)  LC_0 Logic Functioning bit
 (41 1)  (857 401)  (857 401)  LC_0 Logic Functioning bit
 (42 1)  (858 401)  (858 401)  LC_0 Logic Functioning bit
 (43 1)  (859 401)  (859 401)  LC_0 Logic Functioning bit
 (0 2)  (816 402)  (816 402)  routing T_16_25.glb_netwk_6 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (1 2)  (817 402)  (817 402)  routing T_16_25.glb_netwk_6 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (2 2)  (818 402)  (818 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (819 402)  (819 402)  routing T_16_25.sp12_h_r_0 <X> T_16_25.sp12_h_l_23
 (14 2)  (830 402)  (830 402)  routing T_16_25.sp4_v_t_1 <X> T_16_25.lc_trk_g0_4
 (27 2)  (843 402)  (843 402)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 402)  (844 402)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 402)  (845 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 402)  (846 402)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 402)  (848 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 402)  (849 402)  routing T_16_25.lc_trk_g2_0 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 402)  (851 402)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.input_2_1
 (37 2)  (853 402)  (853 402)  LC_1 Logic Functioning bit
 (42 2)  (858 402)  (858 402)  LC_1 Logic Functioning bit
 (45 2)  (861 402)  (861 402)  LC_1 Logic Functioning bit
 (3 3)  (819 403)  (819 403)  routing T_16_25.sp12_h_r_0 <X> T_16_25.sp12_h_l_23
 (14 3)  (830 403)  (830 403)  routing T_16_25.sp4_v_t_1 <X> T_16_25.lc_trk_g0_4
 (16 3)  (832 403)  (832 403)  routing T_16_25.sp4_v_t_1 <X> T_16_25.lc_trk_g0_4
 (17 3)  (833 403)  (833 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (843 403)  (843 403)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 403)  (844 403)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 403)  (845 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 403)  (848 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (850 403)  (850 403)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.input_2_1
 (35 3)  (851 403)  (851 403)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.input_2_1
 (36 3)  (852 403)  (852 403)  LC_1 Logic Functioning bit
 (37 3)  (853 403)  (853 403)  LC_1 Logic Functioning bit
 (38 3)  (854 403)  (854 403)  LC_1 Logic Functioning bit
 (42 3)  (858 403)  (858 403)  LC_1 Logic Functioning bit
 (1 4)  (817 404)  (817 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (8 4)  (824 404)  (824 404)  routing T_16_25.sp4_v_b_4 <X> T_16_25.sp4_h_r_4
 (9 4)  (825 404)  (825 404)  routing T_16_25.sp4_v_b_4 <X> T_16_25.sp4_h_r_4
 (21 4)  (837 404)  (837 404)  routing T_16_25.wire_logic_cluster/lc_3/out <X> T_16_25.lc_trk_g1_3
 (22 4)  (838 404)  (838 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (842 404)  (842 404)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 404)  (843 404)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 404)  (844 404)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 404)  (845 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 404)  (847 404)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 404)  (848 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 404)  (849 404)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 404)  (850 404)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 404)  (851 404)  routing T_16_25.lc_trk_g1_7 <X> T_16_25.input_2_2
 (37 4)  (853 404)  (853 404)  LC_2 Logic Functioning bit
 (39 4)  (855 404)  (855 404)  LC_2 Logic Functioning bit
 (45 4)  (861 404)  (861 404)  LC_2 Logic Functioning bit
 (1 5)  (817 405)  (817 405)  routing T_16_25.lc_trk_g0_2 <X> T_16_25.wire_logic_cluster/lc_7/cen
 (15 5)  (831 405)  (831 405)  routing T_16_25.bot_op_0 <X> T_16_25.lc_trk_g1_0
 (17 5)  (833 405)  (833 405)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 5)  (843 405)  (843 405)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 405)  (844 405)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 405)  (845 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 405)  (848 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (850 405)  (850 405)  routing T_16_25.lc_trk_g1_7 <X> T_16_25.input_2_2
 (35 5)  (851 405)  (851 405)  routing T_16_25.lc_trk_g1_7 <X> T_16_25.input_2_2
 (36 5)  (852 405)  (852 405)  LC_2 Logic Functioning bit
 (37 5)  (853 405)  (853 405)  LC_2 Logic Functioning bit
 (38 5)  (854 405)  (854 405)  LC_2 Logic Functioning bit
 (42 5)  (858 405)  (858 405)  LC_2 Logic Functioning bit
 (21 6)  (837 406)  (837 406)  routing T_16_25.wire_logic_cluster/lc_7/out <X> T_16_25.lc_trk_g1_7
 (22 6)  (838 406)  (838 406)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (843 406)  (843 406)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 406)  (844 406)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 406)  (845 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 406)  (846 406)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 406)  (848 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 406)  (849 406)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 406)  (850 406)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 406)  (853 406)  LC_3 Logic Functioning bit
 (39 6)  (855 406)  (855 406)  LC_3 Logic Functioning bit
 (45 6)  (861 406)  (861 406)  LC_3 Logic Functioning bit
 (22 7)  (838 407)  (838 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (841 407)  (841 407)  routing T_16_25.sp4_r_v_b_30 <X> T_16_25.lc_trk_g1_6
 (27 7)  (843 407)  (843 407)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 407)  (844 407)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 407)  (845 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 407)  (847 407)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 407)  (848 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (849 407)  (849 407)  routing T_16_25.lc_trk_g2_1 <X> T_16_25.input_2_3
 (36 7)  (852 407)  (852 407)  LC_3 Logic Functioning bit
 (37 7)  (853 407)  (853 407)  LC_3 Logic Functioning bit
 (39 7)  (855 407)  (855 407)  LC_3 Logic Functioning bit
 (43 7)  (859 407)  (859 407)  LC_3 Logic Functioning bit
 (14 8)  (830 408)  (830 408)  routing T_16_25.wire_logic_cluster/lc_0/out <X> T_16_25.lc_trk_g2_0
 (15 8)  (831 408)  (831 408)  routing T_16_25.rgt_op_1 <X> T_16_25.lc_trk_g2_1
 (17 8)  (833 408)  (833 408)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (834 408)  (834 408)  routing T_16_25.rgt_op_1 <X> T_16_25.lc_trk_g2_1
 (25 8)  (841 408)  (841 408)  routing T_16_25.wire_logic_cluster/lc_2/out <X> T_16_25.lc_trk_g2_2
 (26 8)  (842 408)  (842 408)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 408)  (843 408)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 408)  (844 408)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 408)  (845 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 408)  (848 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 408)  (849 408)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 408)  (850 408)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 408)  (853 408)  LC_4 Logic Functioning bit
 (39 8)  (855 408)  (855 408)  LC_4 Logic Functioning bit
 (45 8)  (861 408)  (861 408)  LC_4 Logic Functioning bit
 (17 9)  (833 409)  (833 409)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (838 409)  (838 409)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (843 409)  (843 409)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 409)  (844 409)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 409)  (845 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 409)  (847 409)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 409)  (848 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (850 409)  (850 409)  routing T_16_25.lc_trk_g1_3 <X> T_16_25.input_2_4
 (35 9)  (851 409)  (851 409)  routing T_16_25.lc_trk_g1_3 <X> T_16_25.input_2_4
 (36 9)  (852 409)  (852 409)  LC_4 Logic Functioning bit
 (37 9)  (853 409)  (853 409)  LC_4 Logic Functioning bit
 (38 9)  (854 409)  (854 409)  LC_4 Logic Functioning bit
 (42 9)  (858 409)  (858 409)  LC_4 Logic Functioning bit
 (47 9)  (863 409)  (863 409)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (5 10)  (821 410)  (821 410)  routing T_16_25.sp4_h_r_3 <X> T_16_25.sp4_h_l_43
 (27 10)  (843 410)  (843 410)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 410)  (844 410)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 410)  (845 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 410)  (846 410)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 410)  (847 410)  routing T_16_25.lc_trk_g0_4 <X> T_16_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 410)  (848 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (853 410)  (853 410)  LC_5 Logic Functioning bit
 (39 10)  (855 410)  (855 410)  LC_5 Logic Functioning bit
 (45 10)  (861 410)  (861 410)  LC_5 Logic Functioning bit
 (4 11)  (820 411)  (820 411)  routing T_16_25.sp4_h_r_3 <X> T_16_25.sp4_h_l_43
 (22 11)  (838 411)  (838 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 411)  (841 411)  routing T_16_25.sp4_r_v_b_38 <X> T_16_25.lc_trk_g2_6
 (27 11)  (843 411)  (843 411)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 411)  (844 411)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 411)  (845 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 411)  (848 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (851 411)  (851 411)  routing T_16_25.lc_trk_g0_3 <X> T_16_25.input_2_5
 (36 11)  (852 411)  (852 411)  LC_5 Logic Functioning bit
 (37 11)  (853 411)  (853 411)  LC_5 Logic Functioning bit
 (39 11)  (855 411)  (855 411)  LC_5 Logic Functioning bit
 (43 11)  (859 411)  (859 411)  LC_5 Logic Functioning bit
 (21 12)  (837 412)  (837 412)  routing T_16_25.sp4_h_r_35 <X> T_16_25.lc_trk_g3_3
 (22 12)  (838 412)  (838 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 412)  (839 412)  routing T_16_25.sp4_h_r_35 <X> T_16_25.lc_trk_g3_3
 (24 12)  (840 412)  (840 412)  routing T_16_25.sp4_h_r_35 <X> T_16_25.lc_trk_g3_3
 (14 13)  (830 413)  (830 413)  routing T_16_25.sp4_h_r_24 <X> T_16_25.lc_trk_g3_0
 (15 13)  (831 413)  (831 413)  routing T_16_25.sp4_h_r_24 <X> T_16_25.lc_trk_g3_0
 (16 13)  (832 413)  (832 413)  routing T_16_25.sp4_h_r_24 <X> T_16_25.lc_trk_g3_0
 (17 13)  (833 413)  (833 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (838 413)  (838 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (17 14)  (833 414)  (833 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (843 414)  (843 414)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 414)  (844 414)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 414)  (845 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 414)  (846 414)  routing T_16_25.lc_trk_g3_5 <X> T_16_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 414)  (847 414)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 414)  (848 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 414)  (849 414)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 414)  (853 414)  LC_7 Logic Functioning bit
 (39 14)  (855 414)  (855 414)  LC_7 Logic Functioning bit
 (45 14)  (861 414)  (861 414)  LC_7 Logic Functioning bit
 (7 15)  (823 415)  (823 415)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (830 415)  (830 415)  routing T_16_25.sp4_h_l_17 <X> T_16_25.lc_trk_g3_4
 (15 15)  (831 415)  (831 415)  routing T_16_25.sp4_h_l_17 <X> T_16_25.lc_trk_g3_4
 (16 15)  (832 415)  (832 415)  routing T_16_25.sp4_h_l_17 <X> T_16_25.lc_trk_g3_4
 (17 15)  (833 415)  (833 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (843 415)  (843 415)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 415)  (844 415)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 415)  (845 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 415)  (847 415)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 415)  (848 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (850 415)  (850 415)  routing T_16_25.lc_trk_g1_0 <X> T_16_25.input_2_7
 (36 15)  (852 415)  (852 415)  LC_7 Logic Functioning bit
 (37 15)  (853 415)  (853 415)  LC_7 Logic Functioning bit
 (39 15)  (855 415)  (855 415)  LC_7 Logic Functioning bit
 (43 15)  (859 415)  (859 415)  LC_7 Logic Functioning bit


LogicTile_17_25

 (15 0)  (889 400)  (889 400)  routing T_17_25.lft_op_1 <X> T_17_25.lc_trk_g0_1
 (17 0)  (891 400)  (891 400)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (892 400)  (892 400)  routing T_17_25.lft_op_1 <X> T_17_25.lc_trk_g0_1
 (0 2)  (874 402)  (874 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (1 2)  (875 402)  (875 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (2 2)  (876 402)  (876 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 402)  (889 402)  routing T_17_25.lft_op_5 <X> T_17_25.lc_trk_g0_5
 (17 2)  (891 402)  (891 402)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (892 402)  (892 402)  routing T_17_25.lft_op_5 <X> T_17_25.lc_trk_g0_5
 (21 2)  (895 402)  (895 402)  routing T_17_25.sp4_v_b_15 <X> T_17_25.lc_trk_g0_7
 (22 2)  (896 402)  (896 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (897 402)  (897 402)  routing T_17_25.sp4_v_b_15 <X> T_17_25.lc_trk_g0_7
 (26 2)  (900 402)  (900 402)  routing T_17_25.lc_trk_g0_7 <X> T_17_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 402)  (901 402)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 402)  (902 402)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 402)  (903 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 402)  (904 402)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 402)  (905 402)  routing T_17_25.lc_trk_g2_6 <X> T_17_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 402)  (906 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 402)  (907 402)  routing T_17_25.lc_trk_g2_6 <X> T_17_25.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 402)  (911 402)  LC_1 Logic Functioning bit
 (39 2)  (913 402)  (913 402)  LC_1 Logic Functioning bit
 (45 2)  (919 402)  (919 402)  LC_1 Logic Functioning bit
 (8 3)  (882 403)  (882 403)  routing T_17_25.sp4_h_l_36 <X> T_17_25.sp4_v_t_36
 (15 3)  (889 403)  (889 403)  routing T_17_25.sp4_v_t_9 <X> T_17_25.lc_trk_g0_4
 (16 3)  (890 403)  (890 403)  routing T_17_25.sp4_v_t_9 <X> T_17_25.lc_trk_g0_4
 (17 3)  (891 403)  (891 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (895 403)  (895 403)  routing T_17_25.sp4_v_b_15 <X> T_17_25.lc_trk_g0_7
 (26 3)  (900 403)  (900 403)  routing T_17_25.lc_trk_g0_7 <X> T_17_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 403)  (903 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 403)  (905 403)  routing T_17_25.lc_trk_g2_6 <X> T_17_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 403)  (906 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (910 403)  (910 403)  LC_1 Logic Functioning bit
 (37 3)  (911 403)  (911 403)  LC_1 Logic Functioning bit
 (38 3)  (912 403)  (912 403)  LC_1 Logic Functioning bit
 (42 3)  (916 403)  (916 403)  LC_1 Logic Functioning bit
 (0 4)  (874 404)  (874 404)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_7/cen
 (1 4)  (875 404)  (875 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (882 404)  (882 404)  routing T_17_25.sp4_h_l_41 <X> T_17_25.sp4_h_r_4
 (0 5)  (874 405)  (874 405)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_7/cen
 (1 5)  (875 405)  (875 405)  routing T_17_25.lc_trk_g3_3 <X> T_17_25.wire_logic_cluster/lc_7/cen
 (10 5)  (884 405)  (884 405)  routing T_17_25.sp4_h_r_11 <X> T_17_25.sp4_v_b_4
 (5 6)  (879 406)  (879 406)  routing T_17_25.sp4_v_b_3 <X> T_17_25.sp4_h_l_38
 (26 6)  (900 406)  (900 406)  routing T_17_25.lc_trk_g0_7 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 406)  (901 406)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 406)  (902 406)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 406)  (903 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 406)  (904 406)  routing T_17_25.lc_trk_g3_5 <X> T_17_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 406)  (905 406)  routing T_17_25.lc_trk_g0_4 <X> T_17_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 406)  (906 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (909 406)  (909 406)  routing T_17_25.lc_trk_g0_5 <X> T_17_25.input_2_3
 (37 6)  (911 406)  (911 406)  LC_3 Logic Functioning bit
 (39 6)  (913 406)  (913 406)  LC_3 Logic Functioning bit
 (45 6)  (919 406)  (919 406)  LC_3 Logic Functioning bit
 (26 7)  (900 407)  (900 407)  routing T_17_25.lc_trk_g0_7 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 407)  (903 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 407)  (906 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (910 407)  (910 407)  LC_3 Logic Functioning bit
 (37 7)  (911 407)  (911 407)  LC_3 Logic Functioning bit
 (38 7)  (912 407)  (912 407)  LC_3 Logic Functioning bit
 (42 7)  (916 407)  (916 407)  LC_3 Logic Functioning bit
 (12 8)  (886 408)  (886 408)  routing T_17_25.sp4_h_l_40 <X> T_17_25.sp4_h_r_8
 (13 9)  (887 409)  (887 409)  routing T_17_25.sp4_h_l_40 <X> T_17_25.sp4_h_r_8
 (22 11)  (896 411)  (896 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (897 411)  (897 411)  routing T_17_25.sp4_h_r_30 <X> T_17_25.lc_trk_g2_6
 (24 11)  (898 411)  (898 411)  routing T_17_25.sp4_h_r_30 <X> T_17_25.lc_trk_g2_6
 (25 11)  (899 411)  (899 411)  routing T_17_25.sp4_h_r_30 <X> T_17_25.lc_trk_g2_6
 (21 12)  (895 412)  (895 412)  routing T_17_25.rgt_op_3 <X> T_17_25.lc_trk_g3_3
 (22 12)  (896 412)  (896 412)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (898 412)  (898 412)  routing T_17_25.rgt_op_3 <X> T_17_25.lc_trk_g3_3
 (15 14)  (889 414)  (889 414)  routing T_17_25.sp4_h_l_24 <X> T_17_25.lc_trk_g3_5
 (16 14)  (890 414)  (890 414)  routing T_17_25.sp4_h_l_24 <X> T_17_25.lc_trk_g3_5
 (17 14)  (891 414)  (891 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (892 414)  (892 414)  routing T_17_25.sp4_h_l_24 <X> T_17_25.lc_trk_g3_5
 (7 15)  (881 415)  (881 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_25

 (15 0)  (943 400)  (943 400)  routing T_18_25.sp4_h_l_4 <X> T_18_25.lc_trk_g0_1
 (16 0)  (944 400)  (944 400)  routing T_18_25.sp4_h_l_4 <X> T_18_25.lc_trk_g0_1
 (17 0)  (945 400)  (945 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (946 400)  (946 400)  routing T_18_25.sp4_h_l_4 <X> T_18_25.lc_trk_g0_1
 (21 0)  (949 400)  (949 400)  routing T_18_25.lft_op_3 <X> T_18_25.lc_trk_g0_3
 (22 0)  (950 400)  (950 400)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (952 400)  (952 400)  routing T_18_25.lft_op_3 <X> T_18_25.lc_trk_g0_3
 (15 1)  (943 401)  (943 401)  routing T_18_25.sp4_v_t_5 <X> T_18_25.lc_trk_g0_0
 (16 1)  (944 401)  (944 401)  routing T_18_25.sp4_v_t_5 <X> T_18_25.lc_trk_g0_0
 (17 1)  (945 401)  (945 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (946 401)  (946 401)  routing T_18_25.sp4_h_l_4 <X> T_18_25.lc_trk_g0_1
 (0 2)  (928 402)  (928 402)  routing T_18_25.glb_netwk_6 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (1 2)  (929 402)  (929 402)  routing T_18_25.glb_netwk_6 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (2 2)  (930 402)  (930 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 3)  (932 403)  (932 403)  routing T_18_25.sp4_h_r_4 <X> T_18_25.sp4_h_l_37
 (6 3)  (934 403)  (934 403)  routing T_18_25.sp4_h_r_4 <X> T_18_25.sp4_h_l_37
 (14 3)  (942 403)  (942 403)  routing T_18_25.sp4_h_r_4 <X> T_18_25.lc_trk_g0_4
 (15 3)  (943 403)  (943 403)  routing T_18_25.sp4_h_r_4 <X> T_18_25.lc_trk_g0_4
 (16 3)  (944 403)  (944 403)  routing T_18_25.sp4_h_r_4 <X> T_18_25.lc_trk_g0_4
 (17 3)  (945 403)  (945 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (1 4)  (929 404)  (929 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (949 404)  (949 404)  routing T_18_25.wire_logic_cluster/lc_3/out <X> T_18_25.lc_trk_g1_3
 (22 4)  (950 404)  (950 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (0 5)  (928 405)  (928 405)  routing T_18_25.lc_trk_g1_3 <X> T_18_25.wire_logic_cluster/lc_7/cen
 (1 5)  (929 405)  (929 405)  routing T_18_25.lc_trk_g1_3 <X> T_18_25.wire_logic_cluster/lc_7/cen
 (14 6)  (942 406)  (942 406)  routing T_18_25.wire_logic_cluster/lc_4/out <X> T_18_25.lc_trk_g1_4
 (17 6)  (945 406)  (945 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 406)  (946 406)  routing T_18_25.wire_logic_cluster/lc_5/out <X> T_18_25.lc_trk_g1_5
 (22 6)  (950 406)  (950 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (951 406)  (951 406)  routing T_18_25.sp4_v_b_23 <X> T_18_25.lc_trk_g1_7
 (24 6)  (952 406)  (952 406)  routing T_18_25.sp4_v_b_23 <X> T_18_25.lc_trk_g1_7
 (25 6)  (953 406)  (953 406)  routing T_18_25.wire_logic_cluster/lc_6/out <X> T_18_25.lc_trk_g1_6
 (26 6)  (954 406)  (954 406)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 406)  (955 406)  routing T_18_25.lc_trk_g1_7 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 406)  (957 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 406)  (958 406)  routing T_18_25.lc_trk_g1_7 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 406)  (959 406)  routing T_18_25.lc_trk_g0_4 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 406)  (960 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (964 406)  (964 406)  LC_3 Logic Functioning bit
 (38 6)  (966 406)  (966 406)  LC_3 Logic Functioning bit
 (17 7)  (945 407)  (945 407)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (950 407)  (950 407)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (955 407)  (955 407)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 407)  (956 407)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 407)  (957 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 407)  (958 407)  routing T_18_25.lc_trk_g1_7 <X> T_18_25.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 407)  (960 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (965 407)  (965 407)  LC_3 Logic Functioning bit
 (39 7)  (967 407)  (967 407)  LC_3 Logic Functioning bit
 (40 7)  (968 407)  (968 407)  LC_3 Logic Functioning bit
 (41 7)  (969 407)  (969 407)  LC_3 Logic Functioning bit
 (42 7)  (970 407)  (970 407)  LC_3 Logic Functioning bit
 (51 7)  (979 407)  (979 407)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (980 407)  (980 407)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (942 408)  (942 408)  routing T_18_25.sp4_h_l_21 <X> T_18_25.lc_trk_g2_0
 (22 8)  (950 408)  (950 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (951 408)  (951 408)  routing T_18_25.sp4_h_r_27 <X> T_18_25.lc_trk_g2_3
 (24 8)  (952 408)  (952 408)  routing T_18_25.sp4_h_r_27 <X> T_18_25.lc_trk_g2_3
 (26 8)  (954 408)  (954 408)  routing T_18_25.lc_trk_g0_4 <X> T_18_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 408)  (955 408)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 408)  (956 408)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 408)  (957 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 408)  (958 408)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 408)  (960 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (965 408)  (965 408)  LC_4 Logic Functioning bit
 (42 8)  (970 408)  (970 408)  LC_4 Logic Functioning bit
 (45 8)  (973 408)  (973 408)  LC_4 Logic Functioning bit
 (15 9)  (943 409)  (943 409)  routing T_18_25.sp4_h_l_21 <X> T_18_25.lc_trk_g2_0
 (16 9)  (944 409)  (944 409)  routing T_18_25.sp4_h_l_21 <X> T_18_25.lc_trk_g2_0
 (17 9)  (945 409)  (945 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (949 409)  (949 409)  routing T_18_25.sp4_h_r_27 <X> T_18_25.lc_trk_g2_3
 (29 9)  (957 409)  (957 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 409)  (959 409)  routing T_18_25.lc_trk_g0_3 <X> T_18_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 409)  (960 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (964 409)  (964 409)  LC_4 Logic Functioning bit
 (37 9)  (965 409)  (965 409)  LC_4 Logic Functioning bit
 (38 9)  (966 409)  (966 409)  LC_4 Logic Functioning bit
 (42 9)  (970 409)  (970 409)  LC_4 Logic Functioning bit
 (5 10)  (933 410)  (933 410)  routing T_18_25.sp4_v_b_6 <X> T_18_25.sp4_h_l_43
 (26 10)  (954 410)  (954 410)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 410)  (957 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 410)  (958 410)  routing T_18_25.lc_trk_g0_4 <X> T_18_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 410)  (960 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 410)  (961 410)  routing T_18_25.lc_trk_g2_0 <X> T_18_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 410)  (963 410)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.input_2_5
 (37 10)  (965 410)  (965 410)  LC_5 Logic Functioning bit
 (39 10)  (967 410)  (967 410)  LC_5 Logic Functioning bit
 (45 10)  (973 410)  (973 410)  LC_5 Logic Functioning bit
 (27 11)  (955 411)  (955 411)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 411)  (956 411)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 411)  (957 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 411)  (960 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (962 411)  (962 411)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.input_2_5
 (36 11)  (964 411)  (964 411)  LC_5 Logic Functioning bit
 (37 11)  (965 411)  (965 411)  LC_5 Logic Functioning bit
 (38 11)  (966 411)  (966 411)  LC_5 Logic Functioning bit
 (42 11)  (970 411)  (970 411)  LC_5 Logic Functioning bit
 (26 12)  (954 412)  (954 412)  routing T_18_25.lc_trk_g0_4 <X> T_18_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 412)  (955 412)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 412)  (956 412)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 412)  (957 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 412)  (958 412)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 412)  (960 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 412)  (961 412)  routing T_18_25.lc_trk_g2_3 <X> T_18_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 412)  (963 412)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.input_2_6
 (37 12)  (965 412)  (965 412)  LC_6 Logic Functioning bit
 (39 12)  (967 412)  (967 412)  LC_6 Logic Functioning bit
 (45 12)  (973 412)  (973 412)  LC_6 Logic Functioning bit
 (29 13)  (957 413)  (957 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 413)  (959 413)  routing T_18_25.lc_trk_g2_3 <X> T_18_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 413)  (960 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (962 413)  (962 413)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.input_2_6
 (36 13)  (964 413)  (964 413)  LC_6 Logic Functioning bit
 (37 13)  (965 413)  (965 413)  LC_6 Logic Functioning bit
 (39 13)  (967 413)  (967 413)  LC_6 Logic Functioning bit
 (43 13)  (971 413)  (971 413)  LC_6 Logic Functioning bit
 (22 14)  (950 414)  (950 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (951 414)  (951 414)  routing T_18_25.sp4_h_r_31 <X> T_18_25.lc_trk_g3_7
 (24 14)  (952 414)  (952 414)  routing T_18_25.sp4_h_r_31 <X> T_18_25.lc_trk_g3_7
 (26 14)  (954 414)  (954 414)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 414)  (957 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 414)  (958 414)  routing T_18_25.lc_trk_g0_4 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 414)  (959 414)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 414)  (960 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 414)  (961 414)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 414)  (962 414)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 414)  (963 414)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.input_2_7
 (37 14)  (965 414)  (965 414)  LC_7 Logic Functioning bit
 (39 14)  (967 414)  (967 414)  LC_7 Logic Functioning bit
 (45 14)  (973 414)  (973 414)  LC_7 Logic Functioning bit
 (51 14)  (979 414)  (979 414)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (7 15)  (935 415)  (935 415)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (945 415)  (945 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (949 415)  (949 415)  routing T_18_25.sp4_h_r_31 <X> T_18_25.lc_trk_g3_7
 (27 15)  (955 415)  (955 415)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 415)  (956 415)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 415)  (957 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 415)  (959 415)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 415)  (960 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (962 415)  (962 415)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.input_2_7
 (35 15)  (963 415)  (963 415)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.input_2_7
 (36 15)  (964 415)  (964 415)  LC_7 Logic Functioning bit
 (37 15)  (965 415)  (965 415)  LC_7 Logic Functioning bit
 (38 15)  (966 415)  (966 415)  LC_7 Logic Functioning bit
 (42 15)  (970 415)  (970 415)  LC_7 Logic Functioning bit


LogicTile_19_25

 (0 2)  (982 402)  (982 402)  routing T_19_25.glb_netwk_6 <X> T_19_25.wire_logic_cluster/lc_7/clk
 (1 2)  (983 402)  (983 402)  routing T_19_25.glb_netwk_6 <X> T_19_25.wire_logic_cluster/lc_7/clk
 (2 2)  (984 402)  (984 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1008 402)  (1008 402)  routing T_19_25.lc_trk_g1_4 <X> T_19_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 402)  (1009 402)  routing T_19_25.lc_trk_g1_1 <X> T_19_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 402)  (1011 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 402)  (1013 402)  routing T_19_25.lc_trk_g2_4 <X> T_19_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 402)  (1014 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 402)  (1015 402)  routing T_19_25.lc_trk_g2_4 <X> T_19_25.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 402)  (1019 402)  LC_1 Logic Functioning bit
 (39 2)  (1021 402)  (1021 402)  LC_1 Logic Functioning bit
 (45 2)  (1027 402)  (1027 402)  LC_1 Logic Functioning bit
 (27 3)  (1009 403)  (1009 403)  routing T_19_25.lc_trk_g1_4 <X> T_19_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 403)  (1011 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 403)  (1014 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1015 403)  (1015 403)  routing T_19_25.lc_trk_g3_0 <X> T_19_25.input_2_1
 (34 3)  (1016 403)  (1016 403)  routing T_19_25.lc_trk_g3_0 <X> T_19_25.input_2_1
 (36 3)  (1018 403)  (1018 403)  LC_1 Logic Functioning bit
 (37 3)  (1019 403)  (1019 403)  LC_1 Logic Functioning bit
 (38 3)  (1020 403)  (1020 403)  LC_1 Logic Functioning bit
 (42 3)  (1024 403)  (1024 403)  LC_1 Logic Functioning bit
 (1 4)  (983 404)  (983 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (997 404)  (997 404)  routing T_19_25.sp4_h_l_4 <X> T_19_25.lc_trk_g1_1
 (16 4)  (998 404)  (998 404)  routing T_19_25.sp4_h_l_4 <X> T_19_25.lc_trk_g1_1
 (17 4)  (999 404)  (999 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1000 404)  (1000 404)  routing T_19_25.sp4_h_l_4 <X> T_19_25.lc_trk_g1_1
 (21 4)  (1003 404)  (1003 404)  routing T_19_25.lft_op_3 <X> T_19_25.lc_trk_g1_3
 (22 4)  (1004 404)  (1004 404)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1006 404)  (1006 404)  routing T_19_25.lft_op_3 <X> T_19_25.lc_trk_g1_3
 (0 5)  (982 405)  (982 405)  routing T_19_25.lc_trk_g1_3 <X> T_19_25.wire_logic_cluster/lc_7/cen
 (1 5)  (983 405)  (983 405)  routing T_19_25.lc_trk_g1_3 <X> T_19_25.wire_logic_cluster/lc_7/cen
 (18 5)  (1000 405)  (1000 405)  routing T_19_25.sp4_h_l_4 <X> T_19_25.lc_trk_g1_1
 (15 7)  (997 407)  (997 407)  routing T_19_25.sp4_v_t_9 <X> T_19_25.lc_trk_g1_4
 (16 7)  (998 407)  (998 407)  routing T_19_25.sp4_v_t_9 <X> T_19_25.lc_trk_g1_4
 (17 7)  (999 407)  (999 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (17 8)  (999 408)  (999 408)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 408)  (1000 408)  routing T_19_25.wire_logic_cluster/lc_1/out <X> T_19_25.lc_trk_g2_1
 (9 10)  (991 410)  (991 410)  routing T_19_25.sp4_v_b_7 <X> T_19_25.sp4_h_l_42
 (14 10)  (996 410)  (996 410)  routing T_19_25.sp4_v_t_17 <X> T_19_25.lc_trk_g2_4
 (16 11)  (998 411)  (998 411)  routing T_19_25.sp4_v_t_17 <X> T_19_25.lc_trk_g2_4
 (17 11)  (999 411)  (999 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (14 12)  (996 412)  (996 412)  routing T_19_25.sp4_h_l_21 <X> T_19_25.lc_trk_g3_0
 (15 12)  (997 412)  (997 412)  routing T_19_25.sp4_h_r_41 <X> T_19_25.lc_trk_g3_1
 (16 12)  (998 412)  (998 412)  routing T_19_25.sp4_h_r_41 <X> T_19_25.lc_trk_g3_1
 (17 12)  (999 412)  (999 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1000 412)  (1000 412)  routing T_19_25.sp4_h_r_41 <X> T_19_25.lc_trk_g3_1
 (15 13)  (997 413)  (997 413)  routing T_19_25.sp4_h_l_21 <X> T_19_25.lc_trk_g3_0
 (16 13)  (998 413)  (998 413)  routing T_19_25.sp4_h_l_21 <X> T_19_25.lc_trk_g3_0
 (17 13)  (999 413)  (999 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (1000 413)  (1000 413)  routing T_19_25.sp4_h_r_41 <X> T_19_25.lc_trk_g3_1
 (2 14)  (984 414)  (984 414)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (12 14)  (994 414)  (994 414)  routing T_19_25.sp4_v_b_11 <X> T_19_25.sp4_h_l_46
 (26 14)  (1008 414)  (1008 414)  routing T_19_25.lc_trk_g1_4 <X> T_19_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 414)  (1009 414)  routing T_19_25.lc_trk_g1_1 <X> T_19_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 414)  (1011 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 414)  (1014 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 414)  (1015 414)  routing T_19_25.lc_trk_g3_1 <X> T_19_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 414)  (1016 414)  routing T_19_25.lc_trk_g3_1 <X> T_19_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 414)  (1019 414)  LC_7 Logic Functioning bit
 (39 14)  (1021 414)  (1021 414)  LC_7 Logic Functioning bit
 (45 14)  (1027 414)  (1027 414)  LC_7 Logic Functioning bit
 (7 15)  (989 415)  (989 415)  Column buffer control bit: LH_colbuf_cntl_6

 (27 15)  (1009 415)  (1009 415)  routing T_19_25.lc_trk_g1_4 <X> T_19_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 415)  (1011 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 415)  (1014 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1015 415)  (1015 415)  routing T_19_25.lc_trk_g2_1 <X> T_19_25.input_2_7
 (36 15)  (1018 415)  (1018 415)  LC_7 Logic Functioning bit
 (37 15)  (1019 415)  (1019 415)  LC_7 Logic Functioning bit
 (38 15)  (1020 415)  (1020 415)  LC_7 Logic Functioning bit
 (42 15)  (1024 415)  (1024 415)  LC_7 Logic Functioning bit
 (47 15)  (1029 415)  (1029 415)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_20_25

 (15 0)  (1051 400)  (1051 400)  routing T_20_25.sp4_v_b_17 <X> T_20_25.lc_trk_g0_1
 (16 0)  (1052 400)  (1052 400)  routing T_20_25.sp4_v_b_17 <X> T_20_25.lc_trk_g0_1
 (17 0)  (1053 400)  (1053 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (1057 400)  (1057 400)  routing T_20_25.sp4_v_b_11 <X> T_20_25.lc_trk_g0_3
 (22 0)  (1058 400)  (1058 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1059 400)  (1059 400)  routing T_20_25.sp4_v_b_11 <X> T_20_25.lc_trk_g0_3
 (26 0)  (1062 400)  (1062 400)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (1065 400)  (1065 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 400)  (1067 400)  routing T_20_25.lc_trk_g2_5 <X> T_20_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 400)  (1068 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 400)  (1069 400)  routing T_20_25.lc_trk_g2_5 <X> T_20_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 400)  (1073 400)  LC_0 Logic Functioning bit
 (38 0)  (1074 400)  (1074 400)  LC_0 Logic Functioning bit
 (39 0)  (1075 400)  (1075 400)  LC_0 Logic Functioning bit
 (41 0)  (1077 400)  (1077 400)  LC_0 Logic Functioning bit
 (47 0)  (1083 400)  (1083 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (1089 400)  (1089 400)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (21 1)  (1057 401)  (1057 401)  routing T_20_25.sp4_v_b_11 <X> T_20_25.lc_trk_g0_3
 (26 1)  (1062 401)  (1062 401)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 401)  (1063 401)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 401)  (1065 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 401)  (1066 401)  routing T_20_25.lc_trk_g0_3 <X> T_20_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 401)  (1068 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1069 401)  (1069 401)  routing T_20_25.lc_trk_g3_1 <X> T_20_25.input_2_0
 (34 1)  (1070 401)  (1070 401)  routing T_20_25.lc_trk_g3_1 <X> T_20_25.input_2_0
 (36 1)  (1072 401)  (1072 401)  LC_0 Logic Functioning bit
 (38 1)  (1074 401)  (1074 401)  LC_0 Logic Functioning bit
 (0 2)  (1036 402)  (1036 402)  routing T_20_25.glb_netwk_6 <X> T_20_25.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 402)  (1037 402)  routing T_20_25.glb_netwk_6 <X> T_20_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 402)  (1038 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1039 402)  (1039 402)  routing T_20_25.sp12_h_r_0 <X> T_20_25.sp12_h_l_23
 (3 3)  (1039 403)  (1039 403)  routing T_20_25.sp12_h_r_0 <X> T_20_25.sp12_h_l_23
 (9 3)  (1045 403)  (1045 403)  routing T_20_25.sp4_v_b_5 <X> T_20_25.sp4_v_t_36
 (10 3)  (1046 403)  (1046 403)  routing T_20_25.sp4_v_b_5 <X> T_20_25.sp4_v_t_36
 (14 4)  (1050 404)  (1050 404)  routing T_20_25.bnr_op_0 <X> T_20_25.lc_trk_g1_0
 (15 4)  (1051 404)  (1051 404)  routing T_20_25.lft_op_1 <X> T_20_25.lc_trk_g1_1
 (17 4)  (1053 404)  (1053 404)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1054 404)  (1054 404)  routing T_20_25.lft_op_1 <X> T_20_25.lc_trk_g1_1
 (21 4)  (1057 404)  (1057 404)  routing T_20_25.wire_logic_cluster/lc_3/out <X> T_20_25.lc_trk_g1_3
 (22 4)  (1058 404)  (1058 404)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1061 404)  (1061 404)  routing T_20_25.sp4_v_b_10 <X> T_20_25.lc_trk_g1_2
 (27 4)  (1063 404)  (1063 404)  routing T_20_25.lc_trk_g3_2 <X> T_20_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 404)  (1064 404)  routing T_20_25.lc_trk_g3_2 <X> T_20_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 404)  (1065 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 404)  (1068 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 404)  (1070 404)  routing T_20_25.lc_trk_g1_0 <X> T_20_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 404)  (1072 404)  LC_2 Logic Functioning bit
 (38 4)  (1074 404)  (1074 404)  LC_2 Logic Functioning bit
 (41 4)  (1077 404)  (1077 404)  LC_2 Logic Functioning bit
 (43 4)  (1079 404)  (1079 404)  LC_2 Logic Functioning bit
 (45 4)  (1081 404)  (1081 404)  LC_2 Logic Functioning bit
 (46 4)  (1082 404)  (1082 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (1050 405)  (1050 405)  routing T_20_25.bnr_op_0 <X> T_20_25.lc_trk_g1_0
 (17 5)  (1053 405)  (1053 405)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (1058 405)  (1058 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1059 405)  (1059 405)  routing T_20_25.sp4_v_b_10 <X> T_20_25.lc_trk_g1_2
 (25 5)  (1061 405)  (1061 405)  routing T_20_25.sp4_v_b_10 <X> T_20_25.lc_trk_g1_2
 (27 5)  (1063 405)  (1063 405)  routing T_20_25.lc_trk_g1_1 <X> T_20_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 405)  (1065 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 405)  (1066 405)  routing T_20_25.lc_trk_g3_2 <X> T_20_25.wire_logic_cluster/lc_2/in_1
 (37 5)  (1073 405)  (1073 405)  LC_2 Logic Functioning bit
 (39 5)  (1075 405)  (1075 405)  LC_2 Logic Functioning bit
 (41 5)  (1077 405)  (1077 405)  LC_2 Logic Functioning bit
 (43 5)  (1079 405)  (1079 405)  LC_2 Logic Functioning bit
 (5 6)  (1041 406)  (1041 406)  routing T_20_25.sp4_v_b_3 <X> T_20_25.sp4_h_l_38
 (17 6)  (1053 406)  (1053 406)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 406)  (1054 406)  routing T_20_25.wire_logic_cluster/lc_5/out <X> T_20_25.lc_trk_g1_5
 (22 6)  (1058 406)  (1058 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1059 406)  (1059 406)  routing T_20_25.sp4_v_b_23 <X> T_20_25.lc_trk_g1_7
 (24 6)  (1060 406)  (1060 406)  routing T_20_25.sp4_v_b_23 <X> T_20_25.lc_trk_g1_7
 (28 6)  (1064 406)  (1064 406)  routing T_20_25.lc_trk_g2_6 <X> T_20_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 406)  (1065 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 406)  (1066 406)  routing T_20_25.lc_trk_g2_6 <X> T_20_25.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 406)  (1068 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 406)  (1070 406)  routing T_20_25.lc_trk_g1_3 <X> T_20_25.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 406)  (1073 406)  LC_3 Logic Functioning bit
 (39 6)  (1075 406)  (1075 406)  LC_3 Logic Functioning bit
 (45 6)  (1081 406)  (1081 406)  LC_3 Logic Functioning bit
 (46 6)  (1082 406)  (1082 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (1058 407)  (1058 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1061 407)  (1061 407)  routing T_20_25.sp4_r_v_b_30 <X> T_20_25.lc_trk_g1_6
 (28 7)  (1064 407)  (1064 407)  routing T_20_25.lc_trk_g2_1 <X> T_20_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 407)  (1065 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 407)  (1066 407)  routing T_20_25.lc_trk_g2_6 <X> T_20_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 407)  (1067 407)  routing T_20_25.lc_trk_g1_3 <X> T_20_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 407)  (1068 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (1072 407)  (1072 407)  LC_3 Logic Functioning bit
 (37 7)  (1073 407)  (1073 407)  LC_3 Logic Functioning bit
 (39 7)  (1075 407)  (1075 407)  LC_3 Logic Functioning bit
 (43 7)  (1079 407)  (1079 407)  LC_3 Logic Functioning bit
 (48 7)  (1084 407)  (1084 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (1051 408)  (1051 408)  routing T_20_25.sp4_v_t_28 <X> T_20_25.lc_trk_g2_1
 (16 8)  (1052 408)  (1052 408)  routing T_20_25.sp4_v_t_28 <X> T_20_25.lc_trk_g2_1
 (17 8)  (1053 408)  (1053 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (1062 408)  (1062 408)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 408)  (1063 408)  routing T_20_25.lc_trk_g1_2 <X> T_20_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 408)  (1065 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 408)  (1067 408)  routing T_20_25.lc_trk_g3_4 <X> T_20_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 408)  (1068 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 408)  (1069 408)  routing T_20_25.lc_trk_g3_4 <X> T_20_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 408)  (1070 408)  routing T_20_25.lc_trk_g3_4 <X> T_20_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 408)  (1073 408)  LC_4 Logic Functioning bit
 (38 8)  (1074 408)  (1074 408)  LC_4 Logic Functioning bit
 (39 8)  (1075 408)  (1075 408)  LC_4 Logic Functioning bit
 (41 8)  (1077 408)  (1077 408)  LC_4 Logic Functioning bit
 (47 8)  (1083 408)  (1083 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (1062 409)  (1062 409)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 409)  (1063 409)  routing T_20_25.lc_trk_g1_7 <X> T_20_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 409)  (1065 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 409)  (1066 409)  routing T_20_25.lc_trk_g1_2 <X> T_20_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 409)  (1068 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1069 409)  (1069 409)  routing T_20_25.lc_trk_g3_1 <X> T_20_25.input_2_4
 (34 9)  (1070 409)  (1070 409)  routing T_20_25.lc_trk_g3_1 <X> T_20_25.input_2_4
 (36 9)  (1072 409)  (1072 409)  LC_4 Logic Functioning bit
 (38 9)  (1074 409)  (1074 409)  LC_4 Logic Functioning bit
 (52 9)  (1088 409)  (1088 409)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (2 10)  (1038 410)  (1038 410)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (8 10)  (1044 410)  (1044 410)  routing T_20_25.sp4_v_t_42 <X> T_20_25.sp4_h_l_42
 (9 10)  (1045 410)  (1045 410)  routing T_20_25.sp4_v_t_42 <X> T_20_25.sp4_h_l_42
 (12 10)  (1048 410)  (1048 410)  routing T_20_25.sp4_v_b_8 <X> T_20_25.sp4_h_l_45
 (16 10)  (1052 410)  (1052 410)  routing T_20_25.sp12_v_t_10 <X> T_20_25.lc_trk_g2_5
 (17 10)  (1053 410)  (1053 410)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (1057 410)  (1057 410)  routing T_20_25.wire_logic_cluster/lc_7/out <X> T_20_25.lc_trk_g2_7
 (22 10)  (1058 410)  (1058 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1061 410)  (1061 410)  routing T_20_25.sp4_v_b_38 <X> T_20_25.lc_trk_g2_6
 (28 10)  (1064 410)  (1064 410)  routing T_20_25.lc_trk_g2_6 <X> T_20_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 410)  (1065 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 410)  (1066 410)  routing T_20_25.lc_trk_g2_6 <X> T_20_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 410)  (1067 410)  routing T_20_25.lc_trk_g1_5 <X> T_20_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 410)  (1068 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 410)  (1070 410)  routing T_20_25.lc_trk_g1_5 <X> T_20_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 410)  (1071 410)  routing T_20_25.lc_trk_g1_6 <X> T_20_25.input_2_5
 (37 10)  (1073 410)  (1073 410)  LC_5 Logic Functioning bit
 (39 10)  (1075 410)  (1075 410)  LC_5 Logic Functioning bit
 (45 10)  (1081 410)  (1081 410)  LC_5 Logic Functioning bit
 (22 11)  (1058 411)  (1058 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1059 411)  (1059 411)  routing T_20_25.sp4_v_b_38 <X> T_20_25.lc_trk_g2_6
 (25 11)  (1061 411)  (1061 411)  routing T_20_25.sp4_v_b_38 <X> T_20_25.lc_trk_g2_6
 (28 11)  (1064 411)  (1064 411)  routing T_20_25.lc_trk_g2_1 <X> T_20_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 411)  (1065 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 411)  (1066 411)  routing T_20_25.lc_trk_g2_6 <X> T_20_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 411)  (1068 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1070 411)  (1070 411)  routing T_20_25.lc_trk_g1_6 <X> T_20_25.input_2_5
 (35 11)  (1071 411)  (1071 411)  routing T_20_25.lc_trk_g1_6 <X> T_20_25.input_2_5
 (36 11)  (1072 411)  (1072 411)  LC_5 Logic Functioning bit
 (37 11)  (1073 411)  (1073 411)  LC_5 Logic Functioning bit
 (39 11)  (1075 411)  (1075 411)  LC_5 Logic Functioning bit
 (43 11)  (1079 411)  (1079 411)  LC_5 Logic Functioning bit
 (51 11)  (1087 411)  (1087 411)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (1051 412)  (1051 412)  routing T_20_25.sp4_v_t_28 <X> T_20_25.lc_trk_g3_1
 (16 12)  (1052 412)  (1052 412)  routing T_20_25.sp4_v_t_28 <X> T_20_25.lc_trk_g3_1
 (17 12)  (1053 412)  (1053 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (1061 412)  (1061 412)  routing T_20_25.wire_logic_cluster/lc_2/out <X> T_20_25.lc_trk_g3_2
 (22 13)  (1058 413)  (1058 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (1050 414)  (1050 414)  routing T_20_25.sp12_v_t_3 <X> T_20_25.lc_trk_g3_4
 (21 14)  (1057 414)  (1057 414)  routing T_20_25.sp4_v_t_26 <X> T_20_25.lc_trk_g3_7
 (22 14)  (1058 414)  (1058 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1059 414)  (1059 414)  routing T_20_25.sp4_v_t_26 <X> T_20_25.lc_trk_g3_7
 (31 14)  (1067 414)  (1067 414)  routing T_20_25.lc_trk_g3_7 <X> T_20_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 414)  (1068 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 414)  (1069 414)  routing T_20_25.lc_trk_g3_7 <X> T_20_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 414)  (1070 414)  routing T_20_25.lc_trk_g3_7 <X> T_20_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 414)  (1071 414)  routing T_20_25.lc_trk_g2_7 <X> T_20_25.input_2_7
 (41 14)  (1077 414)  (1077 414)  LC_7 Logic Functioning bit
 (42 14)  (1078 414)  (1078 414)  LC_7 Logic Functioning bit
 (45 14)  (1081 414)  (1081 414)  LC_7 Logic Functioning bit
 (52 14)  (1088 414)  (1088 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (1043 415)  (1043 415)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (1050 415)  (1050 415)  routing T_20_25.sp12_v_t_3 <X> T_20_25.lc_trk_g3_4
 (15 15)  (1051 415)  (1051 415)  routing T_20_25.sp12_v_t_3 <X> T_20_25.lc_trk_g3_4
 (17 15)  (1053 415)  (1053 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (21 15)  (1057 415)  (1057 415)  routing T_20_25.sp4_v_t_26 <X> T_20_25.lc_trk_g3_7
 (27 15)  (1063 415)  (1063 415)  routing T_20_25.lc_trk_g1_0 <X> T_20_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 415)  (1065 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 415)  (1067 415)  routing T_20_25.lc_trk_g3_7 <X> T_20_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 415)  (1068 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1069 415)  (1069 415)  routing T_20_25.lc_trk_g2_7 <X> T_20_25.input_2_7
 (35 15)  (1071 415)  (1071 415)  routing T_20_25.lc_trk_g2_7 <X> T_20_25.input_2_7
 (40 15)  (1076 415)  (1076 415)  LC_7 Logic Functioning bit
 (43 15)  (1079 415)  (1079 415)  LC_7 Logic Functioning bit
 (47 15)  (1083 415)  (1083 415)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_21_25

 (10 1)  (1100 401)  (1100 401)  routing T_21_25.sp4_h_r_8 <X> T_21_25.sp4_v_b_1


LogicTile_22_25

 (9 6)  (1153 406)  (1153 406)  routing T_22_25.sp4_v_b_4 <X> T_22_25.sp4_h_l_41
 (4 9)  (1148 409)  (1148 409)  routing T_22_25.sp4_h_l_47 <X> T_22_25.sp4_h_r_6
 (6 9)  (1150 409)  (1150 409)  routing T_22_25.sp4_h_l_47 <X> T_22_25.sp4_h_r_6
 (2 10)  (1146 410)  (1146 410)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_23_25

 (11 2)  (1209 402)  (1209 402)  routing T_23_25.sp4_h_l_44 <X> T_23_25.sp4_v_t_39
 (10 7)  (1208 407)  (1208 407)  routing T_23_25.sp4_h_l_46 <X> T_23_25.sp4_v_t_41
 (13 8)  (1211 408)  (1211 408)  routing T_23_25.sp4_h_l_45 <X> T_23_25.sp4_v_b_8
 (3 9)  (1201 409)  (1201 409)  routing T_23_25.sp12_h_l_22 <X> T_23_25.sp12_v_b_1
 (12 9)  (1210 409)  (1210 409)  routing T_23_25.sp4_h_l_45 <X> T_23_25.sp4_v_b_8


LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25

 (4 8)  (1352 408)  (1352 408)  routing T_26_25.sp4_h_l_43 <X> T_26_25.sp4_v_b_6
 (5 9)  (1353 409)  (1353 409)  routing T_26_25.sp4_h_l_43 <X> T_26_25.sp4_v_b_6


LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24

 (4 2)  (184 386)  (184 386)  routing T_4_24.sp4_h_r_0 <X> T_4_24.sp4_v_t_37
 (5 3)  (185 387)  (185 387)  routing T_4_24.sp4_h_r_0 <X> T_4_24.sp4_v_t_37
 (8 11)  (188 395)  (188 395)  routing T_4_24.sp4_h_r_1 <X> T_4_24.sp4_v_t_42
 (9 11)  (189 395)  (189 395)  routing T_4_24.sp4_h_r_1 <X> T_4_24.sp4_v_t_42
 (10 11)  (190 395)  (190 395)  routing T_4_24.sp4_h_r_1 <X> T_4_24.sp4_v_t_42


LogicTile_5_24

 (19 12)  (253 396)  (253 396)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (19 13)  (253 397)  (253 397)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (0 0)  (396 384)  (396 384)  Negative Clock bit

 (7 0)  (403 384)  (403 384)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (396 386)  (396 386)  routing T_8_24.glb_netwk_6 <X> T_8_24.wire_bram/ram/WCLK
 (1 2)  (397 386)  (397 386)  routing T_8_24.glb_netwk_6 <X> T_8_24.wire_bram/ram/WCLK
 (2 2)  (398 386)  (398 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 386)  (403 386)  Ram config bit: MEMT_bram_cbit_3

 (14 3)  (410 387)  (410 387)  routing T_8_24.sp4_h_r_4 <X> T_8_24.lc_trk_g0_4
 (15 3)  (411 387)  (411 387)  routing T_8_24.sp4_h_r_4 <X> T_8_24.lc_trk_g0_4
 (16 3)  (412 387)  (412 387)  routing T_8_24.sp4_h_r_4 <X> T_8_24.lc_trk_g0_4
 (17 3)  (413 387)  (413 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (7 4)  (403 388)  (403 388)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (28 4)  (424 388)  (424 388)  routing T_8_24.lc_trk_g2_7 <X> T_8_24.wire_bram/ram/WDATA_5
 (29 4)  (425 388)  (425 388)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_5
 (30 4)  (426 388)  (426 388)  routing T_8_24.lc_trk_g2_7 <X> T_8_24.wire_bram/ram/WDATA_5
 (7 5)  (403 389)  (403 389)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (8 5)  (404 389)  (404 389)  routing T_8_24.sp4_h_r_4 <X> T_8_24.sp4_v_b_4
 (30 5)  (426 389)  (426 389)  routing T_8_24.lc_trk_g2_7 <X> T_8_24.wire_bram/ram/WDATA_5
 (41 5)  (437 389)  (437 389)  Enable bit of Mux _out_links/OutMux9_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_5
 (7 6)  (403 390)  (403 390)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (403 391)  (403 391)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (8 7)  (404 391)  (404 391)  routing T_8_24.sp4_h_r_4 <X> T_8_24.sp4_v_t_41
 (9 7)  (405 391)  (405 391)  routing T_8_24.sp4_h_r_4 <X> T_8_24.sp4_v_t_41
 (21 8)  (417 392)  (417 392)  routing T_8_24.sp4_v_t_14 <X> T_8_24.lc_trk_g2_3
 (22 8)  (418 392)  (418 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (419 392)  (419 392)  routing T_8_24.sp4_v_t_14 <X> T_8_24.lc_trk_g2_3
 (21 10)  (417 394)  (417 394)  routing T_8_24.sp4_v_t_26 <X> T_8_24.lc_trk_g2_7
 (22 10)  (418 394)  (418 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (419 394)  (419 394)  routing T_8_24.sp4_v_t_26 <X> T_8_24.lc_trk_g2_7
 (21 11)  (417 395)  (417 395)  routing T_8_24.sp4_v_t_26 <X> T_8_24.lc_trk_g2_7
 (28 12)  (424 396)  (424 396)  routing T_8_24.lc_trk_g2_3 <X> T_8_24.wire_bram/ram/WDATA_1
 (29 12)  (425 396)  (425 396)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_1
 (39 12)  (435 396)  (435 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (30 13)  (426 397)  (426 397)  routing T_8_24.lc_trk_g2_3 <X> T_8_24.wire_bram/ram/WDATA_1
 (1 14)  (397 398)  (397 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 399)  (397 399)  routing T_8_24.lc_trk_g0_4 <X> T_8_24.wire_bram/ram/WE
 (7 15)  (403 399)  (403 399)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_9_24

 (4 6)  (442 390)  (442 390)  routing T_9_24.sp4_h_r_3 <X> T_9_24.sp4_v_t_38
 (5 7)  (443 391)  (443 391)  routing T_9_24.sp4_h_r_3 <X> T_9_24.sp4_v_t_38
 (5 8)  (443 392)  (443 392)  routing T_9_24.sp4_v_t_43 <X> T_9_24.sp4_h_r_6
 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_24

 (3 0)  (495 384)  (495 384)  routing T_10_24.sp12_h_r_0 <X> T_10_24.sp12_v_b_0
 (21 0)  (513 384)  (513 384)  routing T_10_24.sp4_v_b_11 <X> T_10_24.lc_trk_g0_3
 (22 0)  (514 384)  (514 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (515 384)  (515 384)  routing T_10_24.sp4_v_b_11 <X> T_10_24.lc_trk_g0_3
 (3 1)  (495 385)  (495 385)  routing T_10_24.sp12_h_r_0 <X> T_10_24.sp12_v_b_0
 (21 1)  (513 385)  (513 385)  routing T_10_24.sp4_v_b_11 <X> T_10_24.lc_trk_g0_3
 (0 2)  (492 386)  (492 386)  routing T_10_24.glb_netwk_6 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (1 2)  (493 386)  (493 386)  routing T_10_24.glb_netwk_6 <X> T_10_24.wire_logic_cluster/lc_7/clk
 (2 2)  (494 386)  (494 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (513 388)  (513 388)  routing T_10_24.wire_logic_cluster/lc_3/out <X> T_10_24.lc_trk_g1_3
 (22 4)  (514 388)  (514 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (5 5)  (497 389)  (497 389)  routing T_10_24.sp4_h_r_3 <X> T_10_24.sp4_v_b_3
 (26 6)  (518 390)  (518 390)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 390)  (519 390)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 390)  (520 390)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 390)  (521 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 390)  (524 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 390)  (526 390)  routing T_10_24.lc_trk_g1_3 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 390)  (528 390)  LC_3 Logic Functioning bit
 (37 6)  (529 390)  (529 390)  LC_3 Logic Functioning bit
 (39 6)  (531 390)  (531 390)  LC_3 Logic Functioning bit
 (43 6)  (535 390)  (535 390)  LC_3 Logic Functioning bit
 (45 6)  (537 390)  (537 390)  LC_3 Logic Functioning bit
 (51 6)  (543 390)  (543 390)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (518 391)  (518 391)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 391)  (520 391)  routing T_10_24.lc_trk_g2_7 <X> T_10_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 391)  (521 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 391)  (523 391)  routing T_10_24.lc_trk_g1_3 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 391)  (524 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (527 391)  (527 391)  routing T_10_24.lc_trk_g0_3 <X> T_10_24.input_2_3
 (36 7)  (528 391)  (528 391)  LC_3 Logic Functioning bit
 (37 7)  (529 391)  (529 391)  LC_3 Logic Functioning bit
 (38 7)  (530 391)  (530 391)  LC_3 Logic Functioning bit
 (39 7)  (531 391)  (531 391)  LC_3 Logic Functioning bit
 (48 7)  (540 391)  (540 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 10)  (513 394)  (513 394)  routing T_10_24.rgt_op_7 <X> T_10_24.lc_trk_g2_7
 (22 10)  (514 394)  (514 394)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (516 394)  (516 394)  routing T_10_24.rgt_op_7 <X> T_10_24.lc_trk_g2_7
 (15 12)  (507 396)  (507 396)  routing T_10_24.sp4_h_r_25 <X> T_10_24.lc_trk_g3_1
 (16 12)  (508 396)  (508 396)  routing T_10_24.sp4_h_r_25 <X> T_10_24.lc_trk_g3_1
 (17 12)  (509 396)  (509 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (10 13)  (502 397)  (502 397)  routing T_10_24.sp4_h_r_5 <X> T_10_24.sp4_v_b_10
 (18 13)  (510 397)  (510 397)  routing T_10_24.sp4_h_r_25 <X> T_10_24.lc_trk_g3_1
 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (21 0)  (567 384)  (567 384)  routing T_11_24.wire_logic_cluster/lc_3/out <X> T_11_24.lc_trk_g0_3
 (22 0)  (568 384)  (568 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (571 384)  (571 384)  routing T_11_24.wire_logic_cluster/lc_2/out <X> T_11_24.lc_trk_g0_2
 (26 0)  (572 384)  (572 384)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 384)  (574 384)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 384)  (575 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 384)  (576 384)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 384)  (578 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 384)  (582 384)  LC_0 Logic Functioning bit
 (37 0)  (583 384)  (583 384)  LC_0 Logic Functioning bit
 (38 0)  (584 384)  (584 384)  LC_0 Logic Functioning bit
 (39 0)  (585 384)  (585 384)  LC_0 Logic Functioning bit
 (46 0)  (592 384)  (592 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (598 384)  (598 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (599 384)  (599 384)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (568 385)  (568 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (572 385)  (572 385)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 385)  (574 385)  routing T_11_24.lc_trk_g2_6 <X> T_11_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 385)  (575 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 385)  (577 385)  routing T_11_24.lc_trk_g0_3 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 385)  (582 385)  LC_0 Logic Functioning bit
 (38 1)  (584 385)  (584 385)  LC_0 Logic Functioning bit
 (48 1)  (594 385)  (594 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (546 386)  (546 386)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (1 2)  (547 386)  (547 386)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (2 2)  (548 386)  (548 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (572 386)  (572 386)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 386)  (573 386)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 386)  (574 386)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 386)  (575 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 386)  (578 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (583 386)  (583 386)  LC_1 Logic Functioning bit
 (39 2)  (585 386)  (585 386)  LC_1 Logic Functioning bit
 (41 2)  (587 386)  (587 386)  LC_1 Logic Functioning bit
 (43 2)  (589 386)  (589 386)  LC_1 Logic Functioning bit
 (45 2)  (591 386)  (591 386)  LC_1 Logic Functioning bit
 (28 3)  (574 387)  (574 387)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 387)  (575 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 387)  (577 387)  routing T_11_24.lc_trk_g0_2 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 387)  (583 387)  LC_1 Logic Functioning bit
 (39 3)  (585 387)  (585 387)  LC_1 Logic Functioning bit
 (48 3)  (594 387)  (594 387)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (599 387)  (599 387)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (546 388)  (546 388)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_7/cen
 (1 4)  (547 388)  (547 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (577 388)  (577 388)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 388)  (578 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 388)  (579 388)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 388)  (583 388)  LC_2 Logic Functioning bit
 (40 4)  (586 388)  (586 388)  LC_2 Logic Functioning bit
 (42 4)  (588 388)  (588 388)  LC_2 Logic Functioning bit
 (45 4)  (591 388)  (591 388)  LC_2 Logic Functioning bit
 (0 5)  (546 389)  (546 389)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_7/cen
 (1 5)  (547 389)  (547 389)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_7/cen
 (26 5)  (572 389)  (572 389)  routing T_11_24.lc_trk_g0_2 <X> T_11_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 389)  (575 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 389)  (578 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (579 389)  (579 389)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.input_2_2
 (34 5)  (580 389)  (580 389)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.input_2_2
 (36 5)  (582 389)  (582 389)  LC_2 Logic Functioning bit
 (41 5)  (587 389)  (587 389)  LC_2 Logic Functioning bit
 (43 5)  (589 389)  (589 389)  LC_2 Logic Functioning bit
 (46 5)  (592 389)  (592 389)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (594 389)  (594 389)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (27 6)  (573 390)  (573 390)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 390)  (574 390)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 390)  (575 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 390)  (578 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (583 390)  (583 390)  LC_3 Logic Functioning bit
 (39 6)  (585 390)  (585 390)  LC_3 Logic Functioning bit
 (31 7)  (577 391)  (577 391)  routing T_11_24.lc_trk_g0_2 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 391)  (583 391)  LC_3 Logic Functioning bit
 (39 7)  (585 391)  (585 391)  LC_3 Logic Functioning bit
 (27 8)  (573 392)  (573 392)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 392)  (574 392)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 392)  (575 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 392)  (576 392)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 392)  (577 392)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 392)  (578 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 392)  (579 392)  routing T_11_24.lc_trk_g2_5 <X> T_11_24.wire_logic_cluster/lc_4/in_3
 (42 8)  (588 392)  (588 392)  LC_4 Logic Functioning bit
 (51 8)  (597 392)  (597 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (572 393)  (572 393)  routing T_11_24.lc_trk_g0_2 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 393)  (575 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 393)  (576 393)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 393)  (578 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (579 393)  (579 393)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.input_2_4
 (34 9)  (580 393)  (580 393)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.input_2_4
 (40 9)  (586 393)  (586 393)  LC_4 Logic Functioning bit
 (43 9)  (589 393)  (589 393)  LC_4 Logic Functioning bit
 (15 10)  (561 394)  (561 394)  routing T_11_24.tnr_op_5 <X> T_11_24.lc_trk_g2_5
 (17 10)  (563 394)  (563 394)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (32 10)  (578 394)  (578 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 394)  (579 394)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 394)  (580 394)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (42 10)  (588 394)  (588 394)  LC_5 Logic Functioning bit
 (43 10)  (589 394)  (589 394)  LC_5 Logic Functioning bit
 (50 10)  (596 394)  (596 394)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (568 395)  (568 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (569 395)  (569 395)  routing T_11_24.sp4_h_r_30 <X> T_11_24.lc_trk_g2_6
 (24 11)  (570 395)  (570 395)  routing T_11_24.sp4_h_r_30 <X> T_11_24.lc_trk_g2_6
 (25 11)  (571 395)  (571 395)  routing T_11_24.sp4_h_r_30 <X> T_11_24.lc_trk_g2_6
 (42 11)  (588 395)  (588 395)  LC_5 Logic Functioning bit
 (43 11)  (589 395)  (589 395)  LC_5 Logic Functioning bit
 (17 12)  (563 396)  (563 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 396)  (564 396)  routing T_11_24.wire_logic_cluster/lc_1/out <X> T_11_24.lc_trk_g3_1
 (22 12)  (568 396)  (568 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (567 397)  (567 397)  routing T_11_24.sp4_r_v_b_43 <X> T_11_24.lc_trk_g3_3
 (27 14)  (573 398)  (573 398)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 398)  (574 398)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 398)  (575 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 398)  (578 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (41 14)  (587 398)  (587 398)  LC_7 Logic Functioning bit
 (43 14)  (589 398)  (589 398)  LC_7 Logic Functioning bit
 (51 14)  (597 398)  (597 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (568 399)  (568 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (569 399)  (569 399)  routing T_11_24.sp4_h_r_30 <X> T_11_24.lc_trk_g3_6
 (24 15)  (570 399)  (570 399)  routing T_11_24.sp4_h_r_30 <X> T_11_24.lc_trk_g3_6
 (25 15)  (571 399)  (571 399)  routing T_11_24.sp4_h_r_30 <X> T_11_24.lc_trk_g3_6
 (31 15)  (577 399)  (577 399)  routing T_11_24.lc_trk_g0_2 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (41 15)  (587 399)  (587 399)  LC_7 Logic Functioning bit
 (43 15)  (589 399)  (589 399)  LC_7 Logic Functioning bit
 (46 15)  (592 399)  (592 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (597 399)  (597 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (598 399)  (598 399)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_12_24

 (17 0)  (617 384)  (617 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 384)  (618 384)  routing T_12_24.wire_logic_cluster/lc_1/out <X> T_12_24.lc_trk_g0_1
 (21 0)  (621 384)  (621 384)  routing T_12_24.lft_op_3 <X> T_12_24.lc_trk_g0_3
 (22 0)  (622 384)  (622 384)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 384)  (624 384)  routing T_12_24.lft_op_3 <X> T_12_24.lc_trk_g0_3
 (25 0)  (625 384)  (625 384)  routing T_12_24.lft_op_2 <X> T_12_24.lc_trk_g0_2
 (26 0)  (626 384)  (626 384)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 384)  (629 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 384)  (630 384)  routing T_12_24.lc_trk_g0_5 <X> T_12_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 384)  (632 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (637 384)  (637 384)  LC_0 Logic Functioning bit
 (40 0)  (640 384)  (640 384)  LC_0 Logic Functioning bit
 (42 0)  (642 384)  (642 384)  LC_0 Logic Functioning bit
 (45 0)  (645 384)  (645 384)  LC_0 Logic Functioning bit
 (52 0)  (652 384)  (652 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (608 385)  (608 385)  routing T_12_24.sp4_h_r_1 <X> T_12_24.sp4_v_b_1
 (22 1)  (622 385)  (622 385)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 385)  (624 385)  routing T_12_24.lft_op_2 <X> T_12_24.lc_trk_g0_2
 (26 1)  (626 385)  (626 385)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 385)  (627 385)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 385)  (629 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 385)  (631 385)  routing T_12_24.lc_trk_g0_3 <X> T_12_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 385)  (632 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (633 385)  (633 385)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.input_2_0
 (34 1)  (634 385)  (634 385)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.input_2_0
 (35 1)  (635 385)  (635 385)  routing T_12_24.lc_trk_g3_3 <X> T_12_24.input_2_0
 (36 1)  (636 385)  (636 385)  LC_0 Logic Functioning bit
 (38 1)  (638 385)  (638 385)  LC_0 Logic Functioning bit
 (41 1)  (641 385)  (641 385)  LC_0 Logic Functioning bit
 (43 1)  (643 385)  (643 385)  LC_0 Logic Functioning bit
 (0 2)  (600 386)  (600 386)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (1 2)  (601 386)  (601 386)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (2 2)  (602 386)  (602 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (608 386)  (608 386)  routing T_12_24.sp4_v_t_42 <X> T_12_24.sp4_h_l_36
 (9 2)  (609 386)  (609 386)  routing T_12_24.sp4_v_t_42 <X> T_12_24.sp4_h_l_36
 (10 2)  (610 386)  (610 386)  routing T_12_24.sp4_v_t_42 <X> T_12_24.sp4_h_l_36
 (14 2)  (614 386)  (614 386)  routing T_12_24.wire_logic_cluster/lc_4/out <X> T_12_24.lc_trk_g0_4
 (15 2)  (615 386)  (615 386)  routing T_12_24.top_op_5 <X> T_12_24.lc_trk_g0_5
 (17 2)  (617 386)  (617 386)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (622 386)  (622 386)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 386)  (624 386)  routing T_12_24.bot_op_7 <X> T_12_24.lc_trk_g0_7
 (26 2)  (626 386)  (626 386)  routing T_12_24.lc_trk_g0_5 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 386)  (627 386)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 386)  (628 386)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 386)  (629 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 386)  (630 386)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 386)  (632 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 386)  (633 386)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 386)  (636 386)  LC_1 Logic Functioning bit
 (37 2)  (637 386)  (637 386)  LC_1 Logic Functioning bit
 (38 2)  (638 386)  (638 386)  LC_1 Logic Functioning bit
 (42 2)  (642 386)  (642 386)  LC_1 Logic Functioning bit
 (45 2)  (645 386)  (645 386)  LC_1 Logic Functioning bit
 (48 2)  (648 386)  (648 386)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (17 3)  (617 387)  (617 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (618 387)  (618 387)  routing T_12_24.top_op_5 <X> T_12_24.lc_trk_g0_5
 (22 3)  (622 387)  (622 387)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 387)  (624 387)  routing T_12_24.bot_op_6 <X> T_12_24.lc_trk_g0_6
 (29 3)  (629 387)  (629 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 387)  (631 387)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 387)  (632 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (637 387)  (637 387)  LC_1 Logic Functioning bit
 (42 3)  (642 387)  (642 387)  LC_1 Logic Functioning bit
 (14 4)  (614 388)  (614 388)  routing T_12_24.wire_logic_cluster/lc_0/out <X> T_12_24.lc_trk_g1_0
 (15 4)  (615 388)  (615 388)  routing T_12_24.lft_op_1 <X> T_12_24.lc_trk_g1_1
 (17 4)  (617 388)  (617 388)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 388)  (618 388)  routing T_12_24.lft_op_1 <X> T_12_24.lc_trk_g1_1
 (21 4)  (621 388)  (621 388)  routing T_12_24.wire_logic_cluster/lc_3/out <X> T_12_24.lc_trk_g1_3
 (22 4)  (622 388)  (622 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (626 388)  (626 388)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 388)  (629 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 388)  (630 388)  routing T_12_24.lc_trk_g0_5 <X> T_12_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 388)  (632 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 388)  (634 388)  routing T_12_24.lc_trk_g1_2 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 388)  (636 388)  LC_2 Logic Functioning bit
 (37 4)  (637 388)  (637 388)  LC_2 Logic Functioning bit
 (38 4)  (638 388)  (638 388)  LC_2 Logic Functioning bit
 (42 4)  (642 388)  (642 388)  LC_2 Logic Functioning bit
 (45 4)  (645 388)  (645 388)  LC_2 Logic Functioning bit
 (46 4)  (646 388)  (646 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (617 389)  (617 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (622 389)  (622 389)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 389)  (624 389)  routing T_12_24.bot_op_2 <X> T_12_24.lc_trk_g1_2
 (27 5)  (627 389)  (627 389)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 389)  (628 389)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 389)  (629 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 389)  (631 389)  routing T_12_24.lc_trk_g1_2 <X> T_12_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 389)  (632 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (633 389)  (633 389)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.input_2_2
 (35 5)  (635 389)  (635 389)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.input_2_2
 (36 5)  (636 389)  (636 389)  LC_2 Logic Functioning bit
 (43 5)  (643 389)  (643 389)  LC_2 Logic Functioning bit
 (8 6)  (608 390)  (608 390)  routing T_12_24.sp4_h_r_4 <X> T_12_24.sp4_h_l_41
 (17 6)  (617 390)  (617 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 390)  (618 390)  routing T_12_24.wire_logic_cluster/lc_5/out <X> T_12_24.lc_trk_g1_5
 (21 6)  (621 390)  (621 390)  routing T_12_24.wire_logic_cluster/lc_7/out <X> T_12_24.lc_trk_g1_7
 (22 6)  (622 390)  (622 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (626 390)  (626 390)  routing T_12_24.lc_trk_g0_5 <X> T_12_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 390)  (627 390)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 390)  (628 390)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 390)  (629 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 390)  (630 390)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 390)  (632 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 390)  (634 390)  routing T_12_24.lc_trk_g1_3 <X> T_12_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 390)  (636 390)  LC_3 Logic Functioning bit
 (37 6)  (637 390)  (637 390)  LC_3 Logic Functioning bit
 (39 6)  (639 390)  (639 390)  LC_3 Logic Functioning bit
 (43 6)  (643 390)  (643 390)  LC_3 Logic Functioning bit
 (45 6)  (645 390)  (645 390)  LC_3 Logic Functioning bit
 (8 7)  (608 391)  (608 391)  routing T_12_24.sp4_h_r_10 <X> T_12_24.sp4_v_t_41
 (9 7)  (609 391)  (609 391)  routing T_12_24.sp4_h_r_10 <X> T_12_24.sp4_v_t_41
 (10 7)  (610 391)  (610 391)  routing T_12_24.sp4_h_r_10 <X> T_12_24.sp4_v_t_41
 (29 7)  (629 391)  (629 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 391)  (631 391)  routing T_12_24.lc_trk_g1_3 <X> T_12_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 391)  (632 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (633 391)  (633 391)  routing T_12_24.lc_trk_g3_0 <X> T_12_24.input_2_3
 (34 7)  (634 391)  (634 391)  routing T_12_24.lc_trk_g3_0 <X> T_12_24.input_2_3
 (37 7)  (637 391)  (637 391)  LC_3 Logic Functioning bit
 (39 7)  (639 391)  (639 391)  LC_3 Logic Functioning bit
 (9 8)  (609 392)  (609 392)  routing T_12_24.sp4_v_t_42 <X> T_12_24.sp4_h_r_7
 (25 8)  (625 392)  (625 392)  routing T_12_24.wire_logic_cluster/lc_2/out <X> T_12_24.lc_trk_g2_2
 (26 8)  (626 392)  (626 392)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 392)  (629 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 392)  (630 392)  routing T_12_24.lc_trk_g0_5 <X> T_12_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 392)  (631 392)  routing T_12_24.lc_trk_g0_7 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 392)  (632 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (635 392)  (635 392)  routing T_12_24.lc_trk_g0_4 <X> T_12_24.input_2_4
 (36 8)  (636 392)  (636 392)  LC_4 Logic Functioning bit
 (37 8)  (637 392)  (637 392)  LC_4 Logic Functioning bit
 (38 8)  (638 392)  (638 392)  LC_4 Logic Functioning bit
 (42 8)  (642 392)  (642 392)  LC_4 Logic Functioning bit
 (45 8)  (645 392)  (645 392)  LC_4 Logic Functioning bit
 (22 9)  (622 393)  (622 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (627 393)  (627 393)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 393)  (628 393)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 393)  (629 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 393)  (631 393)  routing T_12_24.lc_trk_g0_7 <X> T_12_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 393)  (632 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (636 393)  (636 393)  LC_4 Logic Functioning bit
 (43 9)  (643 393)  (643 393)  LC_4 Logic Functioning bit
 (26 10)  (626 394)  (626 394)  routing T_12_24.lc_trk_g0_5 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 394)  (627 394)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 394)  (628 394)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 394)  (629 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 394)  (630 394)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 394)  (631 394)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 394)  (632 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 394)  (634 394)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 394)  (635 394)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.input_2_5
 (36 10)  (636 394)  (636 394)  LC_5 Logic Functioning bit
 (37 10)  (637 394)  (637 394)  LC_5 Logic Functioning bit
 (39 10)  (639 394)  (639 394)  LC_5 Logic Functioning bit
 (43 10)  (643 394)  (643 394)  LC_5 Logic Functioning bit
 (45 10)  (645 394)  (645 394)  LC_5 Logic Functioning bit
 (29 11)  (629 395)  (629 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 395)  (632 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (633 395)  (633 395)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.input_2_5
 (34 11)  (634 395)  (634 395)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.input_2_5
 (35 11)  (635 395)  (635 395)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.input_2_5
 (37 11)  (637 395)  (637 395)  LC_5 Logic Functioning bit
 (39 11)  (639 395)  (639 395)  LC_5 Logic Functioning bit
 (21 12)  (621 396)  (621 396)  routing T_12_24.sp4_h_r_43 <X> T_12_24.lc_trk_g3_3
 (22 12)  (622 396)  (622 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (623 396)  (623 396)  routing T_12_24.sp4_h_r_43 <X> T_12_24.lc_trk_g3_3
 (24 12)  (624 396)  (624 396)  routing T_12_24.sp4_h_r_43 <X> T_12_24.lc_trk_g3_3
 (26 12)  (626 396)  (626 396)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 396)  (627 396)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 396)  (628 396)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 396)  (629 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 396)  (630 396)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 396)  (631 396)  routing T_12_24.lc_trk_g0_5 <X> T_12_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 396)  (632 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (635 396)  (635 396)  routing T_12_24.lc_trk_g0_6 <X> T_12_24.input_2_6
 (36 12)  (636 396)  (636 396)  LC_6 Logic Functioning bit
 (45 12)  (645 396)  (645 396)  LC_6 Logic Functioning bit
 (17 13)  (617 397)  (617 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (621 397)  (621 397)  routing T_12_24.sp4_h_r_43 <X> T_12_24.lc_trk_g3_3
 (27 13)  (627 397)  (627 397)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 397)  (628 397)  routing T_12_24.lc_trk_g3_5 <X> T_12_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 397)  (629 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 397)  (630 397)  routing T_12_24.lc_trk_g3_6 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 397)  (632 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (635 397)  (635 397)  routing T_12_24.lc_trk_g0_6 <X> T_12_24.input_2_6
 (36 13)  (636 397)  (636 397)  LC_6 Logic Functioning bit
 (37 13)  (637 397)  (637 397)  LC_6 Logic Functioning bit
 (38 13)  (638 397)  (638 397)  LC_6 Logic Functioning bit
 (41 13)  (641 397)  (641 397)  LC_6 Logic Functioning bit
 (43 13)  (643 397)  (643 397)  LC_6 Logic Functioning bit
 (15 14)  (615 398)  (615 398)  routing T_12_24.sp4_h_l_16 <X> T_12_24.lc_trk_g3_5
 (16 14)  (616 398)  (616 398)  routing T_12_24.sp4_h_l_16 <X> T_12_24.lc_trk_g3_5
 (17 14)  (617 398)  (617 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (625 398)  (625 398)  routing T_12_24.wire_logic_cluster/lc_6/out <X> T_12_24.lc_trk_g3_6
 (26 14)  (626 398)  (626 398)  routing T_12_24.lc_trk_g0_5 <X> T_12_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 398)  (627 398)  routing T_12_24.lc_trk_g1_1 <X> T_12_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 398)  (629 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 398)  (632 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (38 14)  (638 398)  (638 398)  LC_7 Logic Functioning bit
 (39 14)  (639 398)  (639 398)  LC_7 Logic Functioning bit
 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (618 399)  (618 399)  routing T_12_24.sp4_h_l_16 <X> T_12_24.lc_trk_g3_5
 (22 15)  (622 399)  (622 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (629 399)  (629 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 399)  (631 399)  routing T_12_24.lc_trk_g0_2 <X> T_12_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 399)  (632 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (634 399)  (634 399)  routing T_12_24.lc_trk_g1_0 <X> T_12_24.input_2_7
 (38 15)  (638 399)  (638 399)  LC_7 Logic Functioning bit
 (39 15)  (639 399)  (639 399)  LC_7 Logic Functioning bit
 (40 15)  (640 399)  (640 399)  LC_7 Logic Functioning bit
 (41 15)  (641 399)  (641 399)  LC_7 Logic Functioning bit


LogicTile_13_24

 (8 0)  (662 384)  (662 384)  routing T_13_24.sp4_v_b_7 <X> T_13_24.sp4_h_r_1
 (9 0)  (663 384)  (663 384)  routing T_13_24.sp4_v_b_7 <X> T_13_24.sp4_h_r_1
 (10 0)  (664 384)  (664 384)  routing T_13_24.sp4_v_b_7 <X> T_13_24.sp4_h_r_1
 (12 0)  (666 384)  (666 384)  routing T_13_24.sp4_v_b_8 <X> T_13_24.sp4_h_r_2
 (14 0)  (668 384)  (668 384)  routing T_13_24.wire_logic_cluster/lc_0/out <X> T_13_24.lc_trk_g0_0
 (21 0)  (675 384)  (675 384)  routing T_13_24.sp4_h_r_19 <X> T_13_24.lc_trk_g0_3
 (22 0)  (676 384)  (676 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (677 384)  (677 384)  routing T_13_24.sp4_h_r_19 <X> T_13_24.lc_trk_g0_3
 (24 0)  (678 384)  (678 384)  routing T_13_24.sp4_h_r_19 <X> T_13_24.lc_trk_g0_3
 (29 0)  (683 384)  (683 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 384)  (686 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 384)  (687 384)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 384)  (688 384)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 384)  (690 384)  LC_0 Logic Functioning bit
 (41 0)  (695 384)  (695 384)  LC_0 Logic Functioning bit
 (43 0)  (697 384)  (697 384)  LC_0 Logic Functioning bit
 (45 0)  (699 384)  (699 384)  LC_0 Logic Functioning bit
 (11 1)  (665 385)  (665 385)  routing T_13_24.sp4_v_b_8 <X> T_13_24.sp4_h_r_2
 (13 1)  (667 385)  (667 385)  routing T_13_24.sp4_v_b_8 <X> T_13_24.sp4_h_r_2
 (17 1)  (671 385)  (671 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (675 385)  (675 385)  routing T_13_24.sp4_h_r_19 <X> T_13_24.lc_trk_g0_3
 (29 1)  (683 385)  (683 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 385)  (684 385)  routing T_13_24.lc_trk_g0_3 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 385)  (686 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 385)  (687 385)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.input_2_0
 (34 1)  (688 385)  (688 385)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.input_2_0
 (35 1)  (689 385)  (689 385)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.input_2_0
 (36 1)  (690 385)  (690 385)  LC_0 Logic Functioning bit
 (40 1)  (694 385)  (694 385)  LC_0 Logic Functioning bit
 (42 1)  (696 385)  (696 385)  LC_0 Logic Functioning bit
 (0 2)  (654 386)  (654 386)  routing T_13_24.glb_netwk_6 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (1 2)  (655 386)  (655 386)  routing T_13_24.glb_netwk_6 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (2 2)  (656 386)  (656 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 386)  (668 386)  routing T_13_24.bnr_op_4 <X> T_13_24.lc_trk_g0_4
 (14 3)  (668 387)  (668 387)  routing T_13_24.bnr_op_4 <X> T_13_24.lc_trk_g0_4
 (17 3)  (671 387)  (671 387)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 4)  (675 388)  (675 388)  routing T_13_24.wire_logic_cluster/lc_3/out <X> T_13_24.lc_trk_g1_3
 (22 4)  (676 388)  (676 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 388)  (680 388)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 388)  (681 388)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 388)  (682 388)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 388)  (683 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 388)  (685 388)  routing T_13_24.lc_trk_g2_5 <X> T_13_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 388)  (686 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 388)  (687 388)  routing T_13_24.lc_trk_g2_5 <X> T_13_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 388)  (690 388)  LC_2 Logic Functioning bit
 (37 4)  (691 388)  (691 388)  LC_2 Logic Functioning bit
 (39 4)  (693 388)  (693 388)  LC_2 Logic Functioning bit
 (41 4)  (695 388)  (695 388)  LC_2 Logic Functioning bit
 (43 4)  (697 388)  (697 388)  LC_2 Logic Functioning bit
 (53 4)  (707 388)  (707 388)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (27 5)  (681 389)  (681 389)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 389)  (682 389)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 389)  (683 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 389)  (684 389)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 389)  (686 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (688 389)  (688 389)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.input_2_2
 (35 5)  (689 389)  (689 389)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.input_2_2
 (36 5)  (690 389)  (690 389)  LC_2 Logic Functioning bit
 (37 5)  (691 389)  (691 389)  LC_2 Logic Functioning bit
 (39 5)  (693 389)  (693 389)  LC_2 Logic Functioning bit
 (14 6)  (668 390)  (668 390)  routing T_13_24.lft_op_4 <X> T_13_24.lc_trk_g1_4
 (22 6)  (676 390)  (676 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (28 6)  (682 390)  (682 390)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 390)  (683 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 390)  (684 390)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 390)  (686 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 390)  (688 390)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 390)  (689 390)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.input_2_3
 (36 6)  (690 390)  (690 390)  LC_3 Logic Functioning bit
 (37 6)  (691 390)  (691 390)  LC_3 Logic Functioning bit
 (39 6)  (693 390)  (693 390)  LC_3 Logic Functioning bit
 (43 6)  (697 390)  (697 390)  LC_3 Logic Functioning bit
 (45 6)  (699 390)  (699 390)  LC_3 Logic Functioning bit
 (51 6)  (705 390)  (705 390)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (6 7)  (660 391)  (660 391)  routing T_13_24.sp4_h_r_3 <X> T_13_24.sp4_h_l_38
 (15 7)  (669 391)  (669 391)  routing T_13_24.lft_op_4 <X> T_13_24.lc_trk_g1_4
 (17 7)  (671 391)  (671 391)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (675 391)  (675 391)  routing T_13_24.sp4_r_v_b_31 <X> T_13_24.lc_trk_g1_7
 (26 7)  (680 391)  (680 391)  routing T_13_24.lc_trk_g0_3 <X> T_13_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 391)  (683 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 391)  (684 391)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 391)  (685 391)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 391)  (686 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (688 391)  (688 391)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.input_2_3
 (36 7)  (690 391)  (690 391)  LC_3 Logic Functioning bit
 (37 7)  (691 391)  (691 391)  LC_3 Logic Functioning bit
 (38 7)  (692 391)  (692 391)  LC_3 Logic Functioning bit
 (39 7)  (693 391)  (693 391)  LC_3 Logic Functioning bit
 (16 8)  (670 392)  (670 392)  routing T_13_24.sp4_v_t_12 <X> T_13_24.lc_trk_g2_1
 (17 8)  (671 392)  (671 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (672 392)  (672 392)  routing T_13_24.sp4_v_t_12 <X> T_13_24.lc_trk_g2_1
 (26 8)  (680 392)  (680 392)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (37 8)  (691 392)  (691 392)  LC_4 Logic Functioning bit
 (39 8)  (693 392)  (693 392)  LC_4 Logic Functioning bit
 (40 8)  (694 392)  (694 392)  LC_4 Logic Functioning bit
 (42 8)  (696 392)  (696 392)  LC_4 Logic Functioning bit
 (48 8)  (702 392)  (702 392)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (680 393)  (680 393)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 393)  (681 393)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 393)  (682 393)  routing T_13_24.lc_trk_g3_7 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 393)  (683 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 393)  (690 393)  LC_4 Logic Functioning bit
 (38 9)  (692 393)  (692 393)  LC_4 Logic Functioning bit
 (41 9)  (695 393)  (695 393)  LC_4 Logic Functioning bit
 (43 9)  (697 393)  (697 393)  LC_4 Logic Functioning bit
 (16 10)  (670 394)  (670 394)  routing T_13_24.sp12_v_t_10 <X> T_13_24.lc_trk_g2_5
 (17 10)  (671 394)  (671 394)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (25 10)  (679 394)  (679 394)  routing T_13_24.sp4_h_r_38 <X> T_13_24.lc_trk_g2_6
 (27 10)  (681 394)  (681 394)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 394)  (683 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 394)  (684 394)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 394)  (685 394)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 394)  (686 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 394)  (687 394)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 394)  (688 394)  routing T_13_24.lc_trk_g3_5 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 394)  (690 394)  LC_5 Logic Functioning bit
 (37 10)  (691 394)  (691 394)  LC_5 Logic Functioning bit
 (38 10)  (692 394)  (692 394)  LC_5 Logic Functioning bit
 (39 10)  (693 394)  (693 394)  LC_5 Logic Functioning bit
 (41 10)  (695 394)  (695 394)  LC_5 Logic Functioning bit
 (43 10)  (697 394)  (697 394)  LC_5 Logic Functioning bit
 (45 10)  (699 394)  (699 394)  LC_5 Logic Functioning bit
 (48 10)  (702 394)  (702 394)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (22 11)  (676 395)  (676 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (677 395)  (677 395)  routing T_13_24.sp4_h_r_38 <X> T_13_24.lc_trk_g2_6
 (24 11)  (678 395)  (678 395)  routing T_13_24.sp4_h_r_38 <X> T_13_24.lc_trk_g2_6
 (28 11)  (682 395)  (682 395)  routing T_13_24.lc_trk_g2_1 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 395)  (683 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 395)  (684 395)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (37 11)  (691 395)  (691 395)  LC_5 Logic Functioning bit
 (39 11)  (693 395)  (693 395)  LC_5 Logic Functioning bit
 (5 12)  (659 396)  (659 396)  routing T_13_24.sp4_v_b_9 <X> T_13_24.sp4_h_r_9
 (14 12)  (668 396)  (668 396)  routing T_13_24.sp4_h_r_40 <X> T_13_24.lc_trk_g3_0
 (22 12)  (676 396)  (676 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (677 396)  (677 396)  routing T_13_24.sp12_v_b_11 <X> T_13_24.lc_trk_g3_3
 (26 12)  (680 396)  (680 396)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 396)  (683 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 396)  (685 396)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 396)  (686 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 396)  (687 396)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 396)  (688 396)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 396)  (689 396)  routing T_13_24.lc_trk_g0_4 <X> T_13_24.input_2_6
 (36 12)  (690 396)  (690 396)  LC_6 Logic Functioning bit
 (37 12)  (691 396)  (691 396)  LC_6 Logic Functioning bit
 (39 12)  (693 396)  (693 396)  LC_6 Logic Functioning bit
 (43 12)  (697 396)  (697 396)  LC_6 Logic Functioning bit
 (45 12)  (699 396)  (699 396)  LC_6 Logic Functioning bit
 (6 13)  (660 397)  (660 397)  routing T_13_24.sp4_v_b_9 <X> T_13_24.sp4_h_r_9
 (14 13)  (668 397)  (668 397)  routing T_13_24.sp4_h_r_40 <X> T_13_24.lc_trk_g3_0
 (15 13)  (669 397)  (669 397)  routing T_13_24.sp4_h_r_40 <X> T_13_24.lc_trk_g3_0
 (16 13)  (670 397)  (670 397)  routing T_13_24.sp4_h_r_40 <X> T_13_24.lc_trk_g3_0
 (17 13)  (671 397)  (671 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (676 397)  (676 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 397)  (677 397)  routing T_13_24.sp4_v_b_42 <X> T_13_24.lc_trk_g3_2
 (24 13)  (678 397)  (678 397)  routing T_13_24.sp4_v_b_42 <X> T_13_24.lc_trk_g3_2
 (26 13)  (680 397)  (680 397)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 397)  (682 397)  routing T_13_24.lc_trk_g2_6 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 397)  (683 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 397)  (684 397)  routing T_13_24.lc_trk_g0_3 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 397)  (685 397)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 397)  (686 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (690 397)  (690 397)  LC_6 Logic Functioning bit
 (37 13)  (691 397)  (691 397)  LC_6 Logic Functioning bit
 (38 13)  (692 397)  (692 397)  LC_6 Logic Functioning bit
 (39 13)  (693 397)  (693 397)  LC_6 Logic Functioning bit
 (46 13)  (700 397)  (700 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (17 14)  (671 398)  (671 398)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 398)  (672 398)  routing T_13_24.wire_logic_cluster/lc_5/out <X> T_13_24.lc_trk_g3_5
 (22 14)  (676 398)  (676 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 398)  (677 398)  routing T_13_24.sp4_h_r_31 <X> T_13_24.lc_trk_g3_7
 (24 14)  (678 398)  (678 398)  routing T_13_24.sp4_h_r_31 <X> T_13_24.lc_trk_g3_7
 (25 14)  (679 398)  (679 398)  routing T_13_24.wire_logic_cluster/lc_6/out <X> T_13_24.lc_trk_g3_6
 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (662 399)  (662 399)  routing T_13_24.sp4_h_r_10 <X> T_13_24.sp4_v_t_47
 (9 15)  (663 399)  (663 399)  routing T_13_24.sp4_h_r_10 <X> T_13_24.sp4_v_t_47
 (21 15)  (675 399)  (675 399)  routing T_13_24.sp4_h_r_31 <X> T_13_24.lc_trk_g3_7
 (22 15)  (676 399)  (676 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_24

 (15 0)  (723 384)  (723 384)  routing T_14_24.bot_op_1 <X> T_14_24.lc_trk_g0_1
 (17 0)  (725 384)  (725 384)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (734 384)  (734 384)  routing T_14_24.lc_trk_g0_6 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 384)  (735 384)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 384)  (736 384)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 384)  (737 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 384)  (738 384)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 384)  (740 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 384)  (742 384)  routing T_14_24.lc_trk_g1_0 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 384)  (743 384)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.input_2_0
 (36 0)  (744 384)  (744 384)  LC_0 Logic Functioning bit
 (37 0)  (745 384)  (745 384)  LC_0 Logic Functioning bit
 (39 0)  (747 384)  (747 384)  LC_0 Logic Functioning bit
 (43 0)  (751 384)  (751 384)  LC_0 Logic Functioning bit
 (45 0)  (753 384)  (753 384)  LC_0 Logic Functioning bit
 (47 0)  (755 384)  (755 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (734 385)  (734 385)  routing T_14_24.lc_trk_g0_6 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 385)  (737 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 385)  (738 385)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 385)  (740 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (741 385)  (741 385)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.input_2_0
 (36 1)  (744 385)  (744 385)  LC_0 Logic Functioning bit
 (37 1)  (745 385)  (745 385)  LC_0 Logic Functioning bit
 (38 1)  (746 385)  (746 385)  LC_0 Logic Functioning bit
 (39 1)  (747 385)  (747 385)  LC_0 Logic Functioning bit
 (51 1)  (759 385)  (759 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 386)  (708 386)  routing T_14_24.glb_netwk_6 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (1 2)  (709 386)  (709 386)  routing T_14_24.glb_netwk_6 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (2 2)  (710 386)  (710 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 386)  (723 386)  routing T_14_24.sp4_h_r_21 <X> T_14_24.lc_trk_g0_5
 (16 2)  (724 386)  (724 386)  routing T_14_24.sp4_h_r_21 <X> T_14_24.lc_trk_g0_5
 (17 2)  (725 386)  (725 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (726 386)  (726 386)  routing T_14_24.sp4_h_r_21 <X> T_14_24.lc_trk_g0_5
 (21 2)  (729 386)  (729 386)  routing T_14_24.sp4_v_b_15 <X> T_14_24.lc_trk_g0_7
 (22 2)  (730 386)  (730 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (731 386)  (731 386)  routing T_14_24.sp4_v_b_15 <X> T_14_24.lc_trk_g0_7
 (26 2)  (734 386)  (734 386)  routing T_14_24.lc_trk_g0_7 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 386)  (735 386)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 386)  (736 386)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 386)  (737 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 386)  (738 386)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 386)  (740 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 386)  (742 386)  routing T_14_24.lc_trk_g1_1 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 386)  (745 386)  LC_1 Logic Functioning bit
 (42 2)  (750 386)  (750 386)  LC_1 Logic Functioning bit
 (45 2)  (753 386)  (753 386)  LC_1 Logic Functioning bit
 (48 2)  (756 386)  (756 386)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (18 3)  (726 387)  (726 387)  routing T_14_24.sp4_h_r_21 <X> T_14_24.lc_trk_g0_5
 (21 3)  (729 387)  (729 387)  routing T_14_24.sp4_v_b_15 <X> T_14_24.lc_trk_g0_7
 (22 3)  (730 387)  (730 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (731 387)  (731 387)  routing T_14_24.sp4_h_r_6 <X> T_14_24.lc_trk_g0_6
 (24 3)  (732 387)  (732 387)  routing T_14_24.sp4_h_r_6 <X> T_14_24.lc_trk_g0_6
 (25 3)  (733 387)  (733 387)  routing T_14_24.sp4_h_r_6 <X> T_14_24.lc_trk_g0_6
 (26 3)  (734 387)  (734 387)  routing T_14_24.lc_trk_g0_7 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 387)  (737 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 387)  (738 387)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 387)  (740 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 387)  (741 387)  routing T_14_24.lc_trk_g2_1 <X> T_14_24.input_2_1
 (36 3)  (744 387)  (744 387)  LC_1 Logic Functioning bit
 (37 3)  (745 387)  (745 387)  LC_1 Logic Functioning bit
 (38 3)  (746 387)  (746 387)  LC_1 Logic Functioning bit
 (42 3)  (750 387)  (750 387)  LC_1 Logic Functioning bit
 (47 3)  (755 387)  (755 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (13 4)  (721 388)  (721 388)  routing T_14_24.sp4_h_l_40 <X> T_14_24.sp4_v_b_5
 (14 4)  (722 388)  (722 388)  routing T_14_24.wire_logic_cluster/lc_0/out <X> T_14_24.lc_trk_g1_0
 (15 4)  (723 388)  (723 388)  routing T_14_24.sp4_h_l_4 <X> T_14_24.lc_trk_g1_1
 (16 4)  (724 388)  (724 388)  routing T_14_24.sp4_h_l_4 <X> T_14_24.lc_trk_g1_1
 (17 4)  (725 388)  (725 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 388)  (726 388)  routing T_14_24.sp4_h_l_4 <X> T_14_24.lc_trk_g1_1
 (21 4)  (729 388)  (729 388)  routing T_14_24.wire_logic_cluster/lc_3/out <X> T_14_24.lc_trk_g1_3
 (22 4)  (730 388)  (730 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 388)  (733 388)  routing T_14_24.sp12_h_r_2 <X> T_14_24.lc_trk_g1_2
 (26 4)  (734 388)  (734 388)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 388)  (737 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 388)  (738 388)  routing T_14_24.lc_trk_g0_7 <X> T_14_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 388)  (740 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 388)  (741 388)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 388)  (742 388)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 388)  (745 388)  LC_2 Logic Functioning bit
 (39 4)  (747 388)  (747 388)  LC_2 Logic Functioning bit
 (45 4)  (753 388)  (753 388)  LC_2 Logic Functioning bit
 (48 4)  (756 388)  (756 388)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (12 5)  (720 389)  (720 389)  routing T_14_24.sp4_h_l_40 <X> T_14_24.sp4_v_b_5
 (17 5)  (725 389)  (725 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (726 389)  (726 389)  routing T_14_24.sp4_h_l_4 <X> T_14_24.lc_trk_g1_1
 (22 5)  (730 389)  (730 389)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (732 389)  (732 389)  routing T_14_24.sp12_h_r_2 <X> T_14_24.lc_trk_g1_2
 (25 5)  (733 389)  (733 389)  routing T_14_24.sp12_h_r_2 <X> T_14_24.lc_trk_g1_2
 (26 5)  (734 389)  (734 389)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 389)  (735 389)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 389)  (736 389)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 389)  (737 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 389)  (738 389)  routing T_14_24.lc_trk_g0_7 <X> T_14_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 389)  (739 389)  routing T_14_24.lc_trk_g3_2 <X> T_14_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 389)  (740 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (741 389)  (741 389)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.input_2_2
 (34 5)  (742 389)  (742 389)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.input_2_2
 (35 5)  (743 389)  (743 389)  routing T_14_24.lc_trk_g3_3 <X> T_14_24.input_2_2
 (36 5)  (744 389)  (744 389)  LC_2 Logic Functioning bit
 (37 5)  (745 389)  (745 389)  LC_2 Logic Functioning bit
 (38 5)  (746 389)  (746 389)  LC_2 Logic Functioning bit
 (42 5)  (750 389)  (750 389)  LC_2 Logic Functioning bit
 (53 5)  (761 389)  (761 389)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (722 390)  (722 390)  routing T_14_24.wire_logic_cluster/lc_4/out <X> T_14_24.lc_trk_g1_4
 (17 6)  (725 390)  (725 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (734 390)  (734 390)  routing T_14_24.lc_trk_g0_5 <X> T_14_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 390)  (735 390)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 390)  (737 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 390)  (740 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 390)  (741 390)  routing T_14_24.lc_trk_g2_0 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 390)  (744 390)  LC_3 Logic Functioning bit
 (38 6)  (746 390)  (746 390)  LC_3 Logic Functioning bit
 (41 6)  (749 390)  (749 390)  LC_3 Logic Functioning bit
 (43 6)  (751 390)  (751 390)  LC_3 Logic Functioning bit
 (45 6)  (753 390)  (753 390)  LC_3 Logic Functioning bit
 (48 6)  (756 390)  (756 390)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (17 7)  (725 391)  (725 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (726 391)  (726 391)  routing T_14_24.sp4_r_v_b_29 <X> T_14_24.lc_trk_g1_5
 (22 7)  (730 391)  (730 391)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 391)  (732 391)  routing T_14_24.top_op_6 <X> T_14_24.lc_trk_g1_6
 (25 7)  (733 391)  (733 391)  routing T_14_24.top_op_6 <X> T_14_24.lc_trk_g1_6
 (29 7)  (737 391)  (737 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 391)  (738 391)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (37 7)  (745 391)  (745 391)  LC_3 Logic Functioning bit
 (39 7)  (747 391)  (747 391)  LC_3 Logic Functioning bit
 (41 7)  (749 391)  (749 391)  LC_3 Logic Functioning bit
 (43 7)  (751 391)  (751 391)  LC_3 Logic Functioning bit
 (48 7)  (756 391)  (756 391)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (713 392)  (713 392)  routing T_14_24.sp4_h_l_38 <X> T_14_24.sp4_h_r_6
 (17 8)  (725 392)  (725 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 392)  (726 392)  routing T_14_24.wire_logic_cluster/lc_1/out <X> T_14_24.lc_trk_g2_1
 (26 8)  (734 392)  (734 392)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 392)  (737 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 392)  (738 392)  routing T_14_24.lc_trk_g0_7 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 392)  (739 392)  routing T_14_24.lc_trk_g1_4 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 392)  (740 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 392)  (742 392)  routing T_14_24.lc_trk_g1_4 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 392)  (743 392)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.input_2_4
 (37 8)  (745 392)  (745 392)  LC_4 Logic Functioning bit
 (39 8)  (747 392)  (747 392)  LC_4 Logic Functioning bit
 (45 8)  (753 392)  (753 392)  LC_4 Logic Functioning bit
 (51 8)  (759 392)  (759 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (712 393)  (712 393)  routing T_14_24.sp4_h_l_38 <X> T_14_24.sp4_h_r_6
 (14 9)  (722 393)  (722 393)  routing T_14_24.sp4_h_r_24 <X> T_14_24.lc_trk_g2_0
 (15 9)  (723 393)  (723 393)  routing T_14_24.sp4_h_r_24 <X> T_14_24.lc_trk_g2_0
 (16 9)  (724 393)  (724 393)  routing T_14_24.sp4_h_r_24 <X> T_14_24.lc_trk_g2_0
 (17 9)  (725 393)  (725 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (26 9)  (734 393)  (734 393)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 393)  (735 393)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 393)  (736 393)  routing T_14_24.lc_trk_g3_7 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 393)  (737 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 393)  (738 393)  routing T_14_24.lc_trk_g0_7 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 393)  (740 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (741 393)  (741 393)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.input_2_4
 (34 9)  (742 393)  (742 393)  routing T_14_24.lc_trk_g3_5 <X> T_14_24.input_2_4
 (36 9)  (744 393)  (744 393)  LC_4 Logic Functioning bit
 (37 9)  (745 393)  (745 393)  LC_4 Logic Functioning bit
 (38 9)  (746 393)  (746 393)  LC_4 Logic Functioning bit
 (42 9)  (750 393)  (750 393)  LC_4 Logic Functioning bit
 (14 10)  (722 394)  (722 394)  routing T_14_24.sp4_h_r_44 <X> T_14_24.lc_trk_g2_4
 (21 10)  (729 394)  (729 394)  routing T_14_24.bnl_op_7 <X> T_14_24.lc_trk_g2_7
 (22 10)  (730 394)  (730 394)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (734 394)  (734 394)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 394)  (735 394)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 394)  (737 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 394)  (738 394)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 394)  (740 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 394)  (741 394)  routing T_14_24.lc_trk_g3_1 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 394)  (742 394)  routing T_14_24.lc_trk_g3_1 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 394)  (743 394)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.input_2_5
 (36 10)  (744 394)  (744 394)  LC_5 Logic Functioning bit
 (37 10)  (745 394)  (745 394)  LC_5 Logic Functioning bit
 (39 10)  (747 394)  (747 394)  LC_5 Logic Functioning bit
 (41 10)  (749 394)  (749 394)  LC_5 Logic Functioning bit
 (43 10)  (751 394)  (751 394)  LC_5 Logic Functioning bit
 (14 11)  (722 395)  (722 395)  routing T_14_24.sp4_h_r_44 <X> T_14_24.lc_trk_g2_4
 (15 11)  (723 395)  (723 395)  routing T_14_24.sp4_h_r_44 <X> T_14_24.lc_trk_g2_4
 (16 11)  (724 395)  (724 395)  routing T_14_24.sp4_h_r_44 <X> T_14_24.lc_trk_g2_4
 (17 11)  (725 395)  (725 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (729 395)  (729 395)  routing T_14_24.bnl_op_7 <X> T_14_24.lc_trk_g2_7
 (26 11)  (734 395)  (734 395)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 395)  (735 395)  routing T_14_24.lc_trk_g1_6 <X> T_14_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 395)  (737 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 395)  (740 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (741 395)  (741 395)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.input_2_5
 (35 11)  (743 395)  (743 395)  routing T_14_24.lc_trk_g2_7 <X> T_14_24.input_2_5
 (36 11)  (744 395)  (744 395)  LC_5 Logic Functioning bit
 (37 11)  (745 395)  (745 395)  LC_5 Logic Functioning bit
 (39 11)  (747 395)  (747 395)  LC_5 Logic Functioning bit
 (4 12)  (712 396)  (712 396)  routing T_14_24.sp4_h_l_38 <X> T_14_24.sp4_v_b_9
 (6 12)  (714 396)  (714 396)  routing T_14_24.sp4_h_l_38 <X> T_14_24.sp4_v_b_9
 (11 12)  (719 396)  (719 396)  routing T_14_24.sp4_h_l_40 <X> T_14_24.sp4_v_b_11
 (13 12)  (721 396)  (721 396)  routing T_14_24.sp4_h_l_40 <X> T_14_24.sp4_v_b_11
 (15 12)  (723 396)  (723 396)  routing T_14_24.sp4_v_t_28 <X> T_14_24.lc_trk_g3_1
 (16 12)  (724 396)  (724 396)  routing T_14_24.sp4_v_t_28 <X> T_14_24.lc_trk_g3_1
 (17 12)  (725 396)  (725 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (729 396)  (729 396)  routing T_14_24.sp4_v_t_14 <X> T_14_24.lc_trk_g3_3
 (22 12)  (730 396)  (730 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (731 396)  (731 396)  routing T_14_24.sp4_v_t_14 <X> T_14_24.lc_trk_g3_3
 (25 12)  (733 396)  (733 396)  routing T_14_24.wire_logic_cluster/lc_2/out <X> T_14_24.lc_trk_g3_2
 (26 12)  (734 396)  (734 396)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 396)  (737 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 396)  (740 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 396)  (742 396)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 396)  (744 396)  LC_6 Logic Functioning bit
 (39 12)  (747 396)  (747 396)  LC_6 Logic Functioning bit
 (43 12)  (751 396)  (751 396)  LC_6 Logic Functioning bit
 (50 12)  (758 396)  (758 396)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (759 396)  (759 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (713 397)  (713 397)  routing T_14_24.sp4_h_l_38 <X> T_14_24.sp4_v_b_9
 (12 13)  (720 397)  (720 397)  routing T_14_24.sp4_h_l_40 <X> T_14_24.sp4_v_b_11
 (22 13)  (730 397)  (730 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (735 397)  (735 397)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 397)  (737 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 397)  (739 397)  routing T_14_24.lc_trk_g1_2 <X> T_14_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 397)  (744 397)  LC_6 Logic Functioning bit
 (37 13)  (745 397)  (745 397)  LC_6 Logic Functioning bit
 (38 13)  (746 397)  (746 397)  LC_6 Logic Functioning bit
 (42 13)  (750 397)  (750 397)  LC_6 Logic Functioning bit
 (43 13)  (751 397)  (751 397)  LC_6 Logic Functioning bit
 (16 14)  (724 398)  (724 398)  routing T_14_24.sp4_v_b_37 <X> T_14_24.lc_trk_g3_5
 (17 14)  (725 398)  (725 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (726 398)  (726 398)  routing T_14_24.sp4_v_b_37 <X> T_14_24.lc_trk_g3_5
 (21 14)  (729 398)  (729 398)  routing T_14_24.sp4_v_t_18 <X> T_14_24.lc_trk_g3_7
 (22 14)  (730 398)  (730 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (731 398)  (731 398)  routing T_14_24.sp4_v_t_18 <X> T_14_24.lc_trk_g3_7
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (726 399)  (726 399)  routing T_14_24.sp4_v_b_37 <X> T_14_24.lc_trk_g3_5
 (22 15)  (730 399)  (730 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (731 399)  (731 399)  routing T_14_24.sp4_h_r_30 <X> T_14_24.lc_trk_g3_6
 (24 15)  (732 399)  (732 399)  routing T_14_24.sp4_h_r_30 <X> T_14_24.lc_trk_g3_6
 (25 15)  (733 399)  (733 399)  routing T_14_24.sp4_h_r_30 <X> T_14_24.lc_trk_g3_6


LogicTile_15_24

 (0 0)  (762 384)  (762 384)  Negative Clock bit

 (28 0)  (790 384)  (790 384)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 384)  (791 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 384)  (792 384)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 384)  (793 384)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 384)  (794 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 384)  (795 384)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 384)  (796 384)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 384)  (797 384)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.input_2_0
 (36 0)  (798 384)  (798 384)  LC_0 Logic Functioning bit
 (37 0)  (799 384)  (799 384)  LC_0 Logic Functioning bit
 (38 0)  (800 384)  (800 384)  LC_0 Logic Functioning bit
 (41 0)  (803 384)  (803 384)  LC_0 Logic Functioning bit
 (43 0)  (805 384)  (805 384)  LC_0 Logic Functioning bit
 (26 1)  (788 385)  (788 385)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 385)  (789 385)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 385)  (790 385)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 385)  (791 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 385)  (793 385)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 385)  (794 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 385)  (795 385)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.input_2_0
 (35 1)  (797 385)  (797 385)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.input_2_0
 (36 1)  (798 385)  (798 385)  LC_0 Logic Functioning bit
 (37 1)  (799 385)  (799 385)  LC_0 Logic Functioning bit
 (38 1)  (800 385)  (800 385)  LC_0 Logic Functioning bit
 (39 1)  (801 385)  (801 385)  LC_0 Logic Functioning bit
 (40 1)  (802 385)  (802 385)  LC_0 Logic Functioning bit
 (41 1)  (803 385)  (803 385)  LC_0 Logic Functioning bit
 (42 1)  (804 385)  (804 385)  LC_0 Logic Functioning bit
 (0 2)  (762 386)  (762 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (1 2)  (763 386)  (763 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (2 2)  (764 386)  (764 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (779 386)  (779 386)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 386)  (780 386)  routing T_15_24.wire_logic_cluster/lc_5/out <X> T_15_24.lc_trk_g0_5
 (26 2)  (788 386)  (788 386)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 386)  (790 386)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 386)  (791 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 386)  (792 386)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 386)  (794 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 386)  (795 386)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 386)  (798 386)  LC_1 Logic Functioning bit
 (37 2)  (799 386)  (799 386)  LC_1 Logic Functioning bit
 (45 2)  (807 386)  (807 386)  LC_1 Logic Functioning bit
 (50 2)  (812 386)  (812 386)  Cascade bit: LH_LC01_inmux02_5

 (28 3)  (790 387)  (790 387)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 387)  (791 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 387)  (792 387)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 387)  (793 387)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 387)  (798 387)  LC_1 Logic Functioning bit
 (37 3)  (799 387)  (799 387)  LC_1 Logic Functioning bit
 (38 3)  (800 387)  (800 387)  LC_1 Logic Functioning bit
 (41 3)  (803 387)  (803 387)  LC_1 Logic Functioning bit
 (47 3)  (809 387)  (809 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (813 387)  (813 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (777 388)  (777 388)  routing T_15_24.bot_op_1 <X> T_15_24.lc_trk_g1_1
 (17 4)  (779 388)  (779 388)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (8 5)  (770 389)  (770 389)  routing T_15_24.sp4_h_l_41 <X> T_15_24.sp4_v_b_4
 (9 5)  (771 389)  (771 389)  routing T_15_24.sp4_h_l_41 <X> T_15_24.sp4_v_b_4
 (22 5)  (784 389)  (784 389)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 389)  (786 389)  routing T_15_24.bot_op_2 <X> T_15_24.lc_trk_g1_2
 (19 6)  (781 390)  (781 390)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (15 8)  (777 392)  (777 392)  routing T_15_24.sp4_h_r_33 <X> T_15_24.lc_trk_g2_1
 (16 8)  (778 392)  (778 392)  routing T_15_24.sp4_h_r_33 <X> T_15_24.lc_trk_g2_1
 (17 8)  (779 392)  (779 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 392)  (780 392)  routing T_15_24.sp4_h_r_33 <X> T_15_24.lc_trk_g2_1
 (25 8)  (787 392)  (787 392)  routing T_15_24.sp4_h_r_34 <X> T_15_24.lc_trk_g2_2
 (22 9)  (784 393)  (784 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 393)  (785 393)  routing T_15_24.sp4_h_r_34 <X> T_15_24.lc_trk_g2_2
 (24 9)  (786 393)  (786 393)  routing T_15_24.sp4_h_r_34 <X> T_15_24.lc_trk_g2_2
 (10 10)  (772 394)  (772 394)  routing T_15_24.sp4_v_b_2 <X> T_15_24.sp4_h_l_42
 (15 10)  (777 394)  (777 394)  routing T_15_24.sp12_v_t_2 <X> T_15_24.lc_trk_g2_5
 (17 10)  (779 394)  (779 394)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (780 394)  (780 394)  routing T_15_24.sp12_v_t_2 <X> T_15_24.lc_trk_g2_5
 (26 10)  (788 394)  (788 394)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 394)  (789 394)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 394)  (790 394)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 394)  (791 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 394)  (794 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 394)  (796 394)  routing T_15_24.lc_trk_g1_1 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 394)  (797 394)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.input_2_5
 (36 10)  (798 394)  (798 394)  LC_5 Logic Functioning bit
 (42 10)  (804 394)  (804 394)  LC_5 Logic Functioning bit
 (43 10)  (805 394)  (805 394)  LC_5 Logic Functioning bit
 (45 10)  (807 394)  (807 394)  LC_5 Logic Functioning bit
 (18 11)  (780 395)  (780 395)  routing T_15_24.sp12_v_t_2 <X> T_15_24.lc_trk_g2_5
 (22 11)  (784 395)  (784 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 395)  (787 395)  routing T_15_24.sp4_r_v_b_38 <X> T_15_24.lc_trk_g2_6
 (28 11)  (790 395)  (790 395)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 395)  (791 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 395)  (792 395)  routing T_15_24.lc_trk_g3_3 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 395)  (794 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (798 395)  (798 395)  LC_5 Logic Functioning bit
 (37 11)  (799 395)  (799 395)  LC_5 Logic Functioning bit
 (39 11)  (801 395)  (801 395)  LC_5 Logic Functioning bit
 (42 11)  (804 395)  (804 395)  LC_5 Logic Functioning bit
 (43 11)  (805 395)  (805 395)  LC_5 Logic Functioning bit
 (48 11)  (810 395)  (810 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (16 12)  (778 396)  (778 396)  routing T_15_24.sp12_v_t_6 <X> T_15_24.lc_trk_g3_1
 (17 12)  (779 396)  (779 396)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (22 12)  (784 396)  (784 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (788 396)  (788 396)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 396)  (789 396)  routing T_15_24.lc_trk_g1_2 <X> T_15_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 396)  (791 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 396)  (794 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 396)  (795 396)  routing T_15_24.lc_trk_g2_1 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 396)  (798 396)  LC_6 Logic Functioning bit
 (37 12)  (799 396)  (799 396)  LC_6 Logic Functioning bit
 (38 12)  (800 396)  (800 396)  LC_6 Logic Functioning bit
 (41 12)  (803 396)  (803 396)  LC_6 Logic Functioning bit
 (43 12)  (805 396)  (805 396)  LC_6 Logic Functioning bit
 (26 13)  (788 397)  (788 397)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 397)  (789 397)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 397)  (790 397)  routing T_15_24.lc_trk_g3_7 <X> T_15_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 397)  (791 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 397)  (792 397)  routing T_15_24.lc_trk_g1_2 <X> T_15_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 397)  (794 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (795 397)  (795 397)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.input_2_6
 (34 13)  (796 397)  (796 397)  routing T_15_24.lc_trk_g3_1 <X> T_15_24.input_2_6
 (36 13)  (798 397)  (798 397)  LC_6 Logic Functioning bit
 (37 13)  (799 397)  (799 397)  LC_6 Logic Functioning bit
 (38 13)  (800 397)  (800 397)  LC_6 Logic Functioning bit
 (41 13)  (803 397)  (803 397)  LC_6 Logic Functioning bit
 (42 13)  (804 397)  (804 397)  LC_6 Logic Functioning bit
 (21 14)  (783 398)  (783 398)  routing T_15_24.sp4_v_t_26 <X> T_15_24.lc_trk_g3_7
 (22 14)  (784 398)  (784 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (785 398)  (785 398)  routing T_15_24.sp4_v_t_26 <X> T_15_24.lc_trk_g3_7
 (26 14)  (788 398)  (788 398)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (31 14)  (793 398)  (793 398)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 398)  (794 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 398)  (795 398)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 398)  (799 398)  LC_7 Logic Functioning bit
 (38 14)  (800 398)  (800 398)  LC_7 Logic Functioning bit
 (39 14)  (801 398)  (801 398)  LC_7 Logic Functioning bit
 (40 14)  (802 398)  (802 398)  LC_7 Logic Functioning bit
 (41 14)  (803 398)  (803 398)  LC_7 Logic Functioning bit
 (42 14)  (804 398)  (804 398)  LC_7 Logic Functioning bit
 (43 14)  (805 398)  (805 398)  LC_7 Logic Functioning bit
 (50 14)  (812 398)  (812 398)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (783 399)  (783 399)  routing T_15_24.sp4_v_t_26 <X> T_15_24.lc_trk_g3_7
 (22 15)  (784 399)  (784 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (28 15)  (790 399)  (790 399)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 399)  (791 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 399)  (793 399)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 399)  (798 399)  LC_7 Logic Functioning bit
 (38 15)  (800 399)  (800 399)  LC_7 Logic Functioning bit
 (39 15)  (801 399)  (801 399)  LC_7 Logic Functioning bit
 (40 15)  (802 399)  (802 399)  LC_7 Logic Functioning bit
 (41 15)  (803 399)  (803 399)  LC_7 Logic Functioning bit
 (42 15)  (804 399)  (804 399)  LC_7 Logic Functioning bit
 (43 15)  (805 399)  (805 399)  LC_7 Logic Functioning bit
 (51 15)  (813 399)  (813 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_24

 (28 0)  (844 384)  (844 384)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 384)  (845 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 384)  (847 384)  routing T_16_24.lc_trk_g0_5 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 384)  (848 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (38 0)  (854 384)  (854 384)  LC_0 Logic Functioning bit
 (41 0)  (857 384)  (857 384)  LC_0 Logic Functioning bit
 (43 0)  (859 384)  (859 384)  LC_0 Logic Functioning bit
 (45 0)  (861 384)  (861 384)  LC_0 Logic Functioning bit
 (8 1)  (824 385)  (824 385)  routing T_16_24.sp4_h_l_42 <X> T_16_24.sp4_v_b_1
 (9 1)  (825 385)  (825 385)  routing T_16_24.sp4_h_l_42 <X> T_16_24.sp4_v_b_1
 (10 1)  (826 385)  (826 385)  routing T_16_24.sp4_h_l_42 <X> T_16_24.sp4_v_b_1
 (22 1)  (838 385)  (838 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (842 385)  (842 385)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 385)  (843 385)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 385)  (845 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 385)  (846 385)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 385)  (848 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (851 385)  (851 385)  routing T_16_24.lc_trk_g0_2 <X> T_16_24.input_2_0
 (39 1)  (855 385)  (855 385)  LC_0 Logic Functioning bit
 (40 1)  (856 385)  (856 385)  LC_0 Logic Functioning bit
 (43 1)  (859 385)  (859 385)  LC_0 Logic Functioning bit
 (0 2)  (816 386)  (816 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (1 2)  (817 386)  (817 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 386)  (831 386)  routing T_16_24.sp4_h_r_5 <X> T_16_24.lc_trk_g0_5
 (16 2)  (832 386)  (832 386)  routing T_16_24.sp4_h_r_5 <X> T_16_24.lc_trk_g0_5
 (17 2)  (833 386)  (833 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (29 2)  (845 386)  (845 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 386)  (847 386)  routing T_16_24.lc_trk_g1_5 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 386)  (848 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 386)  (850 386)  routing T_16_24.lc_trk_g1_5 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 386)  (852 386)  LC_1 Logic Functioning bit
 (37 2)  (853 386)  (853 386)  LC_1 Logic Functioning bit
 (38 2)  (854 386)  (854 386)  LC_1 Logic Functioning bit
 (39 2)  (855 386)  (855 386)  LC_1 Logic Functioning bit
 (4 3)  (820 387)  (820 387)  routing T_16_24.sp4_v_b_7 <X> T_16_24.sp4_h_l_37
 (18 3)  (834 387)  (834 387)  routing T_16_24.sp4_h_r_5 <X> T_16_24.lc_trk_g0_5
 (26 3)  (842 387)  (842 387)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 387)  (843 387)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 387)  (845 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 387)  (846 387)  routing T_16_24.lc_trk_g0_2 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 387)  (852 387)  LC_1 Logic Functioning bit
 (38 3)  (854 387)  (854 387)  LC_1 Logic Functioning bit
 (46 3)  (862 387)  (862 387)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (864 387)  (864 387)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (816 388)  (816 388)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_7/cen
 (1 4)  (817 388)  (817 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (838 388)  (838 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 388)  (839 388)  routing T_16_24.sp4_h_r_3 <X> T_16_24.lc_trk_g1_3
 (24 4)  (840 388)  (840 388)  routing T_16_24.sp4_h_r_3 <X> T_16_24.lc_trk_g1_3
 (0 5)  (816 389)  (816 389)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_7/cen
 (1 5)  (817 389)  (817 389)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_7/cen
 (8 5)  (824 389)  (824 389)  routing T_16_24.sp4_h_r_4 <X> T_16_24.sp4_v_b_4
 (19 5)  (835 389)  (835 389)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (21 5)  (837 389)  (837 389)  routing T_16_24.sp4_h_r_3 <X> T_16_24.lc_trk_g1_3
 (22 5)  (838 389)  (838 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (10 6)  (826 390)  (826 390)  routing T_16_24.sp4_v_b_11 <X> T_16_24.sp4_h_l_41
 (15 6)  (831 390)  (831 390)  routing T_16_24.sp4_h_r_5 <X> T_16_24.lc_trk_g1_5
 (16 6)  (832 390)  (832 390)  routing T_16_24.sp4_h_r_5 <X> T_16_24.lc_trk_g1_5
 (17 6)  (833 390)  (833 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (29 6)  (845 390)  (845 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 390)  (847 390)  routing T_16_24.lc_trk_g1_5 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 390)  (848 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 390)  (850 390)  routing T_16_24.lc_trk_g1_5 <X> T_16_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 390)  (851 390)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.input_2_3
 (36 6)  (852 390)  (852 390)  LC_3 Logic Functioning bit
 (37 6)  (853 390)  (853 390)  LC_3 Logic Functioning bit
 (38 6)  (854 390)  (854 390)  LC_3 Logic Functioning bit
 (39 6)  (855 390)  (855 390)  LC_3 Logic Functioning bit
 (41 6)  (857 390)  (857 390)  LC_3 Logic Functioning bit
 (42 6)  (858 390)  (858 390)  LC_3 Logic Functioning bit
 (43 6)  (859 390)  (859 390)  LC_3 Logic Functioning bit
 (46 6)  (862 390)  (862 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (834 391)  (834 391)  routing T_16_24.sp4_h_r_5 <X> T_16_24.lc_trk_g1_5
 (26 7)  (842 391)  (842 391)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 391)  (843 391)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 391)  (845 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 391)  (846 391)  routing T_16_24.lc_trk_g0_2 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 391)  (848 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (849 391)  (849 391)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.input_2_3
 (34 7)  (850 391)  (850 391)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.input_2_3
 (36 7)  (852 391)  (852 391)  LC_3 Logic Functioning bit
 (37 7)  (853 391)  (853 391)  LC_3 Logic Functioning bit
 (38 7)  (854 391)  (854 391)  LC_3 Logic Functioning bit
 (39 7)  (855 391)  (855 391)  LC_3 Logic Functioning bit
 (40 7)  (856 391)  (856 391)  LC_3 Logic Functioning bit
 (41 7)  (857 391)  (857 391)  LC_3 Logic Functioning bit
 (43 7)  (859 391)  (859 391)  LC_3 Logic Functioning bit
 (53 7)  (869 391)  (869 391)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (8 8)  (824 392)  (824 392)  routing T_16_24.sp4_v_b_7 <X> T_16_24.sp4_h_r_7
 (9 8)  (825 392)  (825 392)  routing T_16_24.sp4_v_b_7 <X> T_16_24.sp4_h_r_7
 (12 8)  (828 392)  (828 392)  routing T_16_24.sp4_v_b_8 <X> T_16_24.sp4_h_r_8
 (21 8)  (837 392)  (837 392)  routing T_16_24.sp4_h_r_35 <X> T_16_24.lc_trk_g2_3
 (22 8)  (838 392)  (838 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (839 392)  (839 392)  routing T_16_24.sp4_h_r_35 <X> T_16_24.lc_trk_g2_3
 (24 8)  (840 392)  (840 392)  routing T_16_24.sp4_h_r_35 <X> T_16_24.lc_trk_g2_3
 (11 9)  (827 393)  (827 393)  routing T_16_24.sp4_v_b_8 <X> T_16_24.sp4_h_r_8
 (16 10)  (832 394)  (832 394)  routing T_16_24.sp4_v_t_16 <X> T_16_24.lc_trk_g2_5
 (17 10)  (833 394)  (833 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (834 394)  (834 394)  routing T_16_24.sp4_v_t_16 <X> T_16_24.lc_trk_g2_5
 (26 10)  (842 394)  (842 394)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 394)  (843 394)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 394)  (845 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 394)  (848 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 394)  (849 394)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 394)  (850 394)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 394)  (852 394)  LC_5 Logic Functioning bit
 (38 10)  (854 394)  (854 394)  LC_5 Logic Functioning bit
 (41 10)  (857 394)  (857 394)  LC_5 Logic Functioning bit
 (43 10)  (859 394)  (859 394)  LC_5 Logic Functioning bit
 (4 11)  (820 395)  (820 395)  routing T_16_24.sp4_h_r_10 <X> T_16_24.sp4_h_l_43
 (6 11)  (822 395)  (822 395)  routing T_16_24.sp4_h_r_10 <X> T_16_24.sp4_h_l_43
 (28 11)  (844 395)  (844 395)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 395)  (845 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 395)  (846 395)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (37 11)  (853 395)  (853 395)  LC_5 Logic Functioning bit
 (39 11)  (855 395)  (855 395)  LC_5 Logic Functioning bit
 (41 11)  (857 395)  (857 395)  LC_5 Logic Functioning bit
 (43 11)  (859 395)  (859 395)  LC_5 Logic Functioning bit
 (9 12)  (825 396)  (825 396)  routing T_16_24.sp4_h_l_42 <X> T_16_24.sp4_h_r_10
 (10 12)  (826 396)  (826 396)  routing T_16_24.sp4_h_l_42 <X> T_16_24.sp4_h_r_10
 (15 12)  (831 396)  (831 396)  routing T_16_24.sp4_v_t_28 <X> T_16_24.lc_trk_g3_1
 (16 12)  (832 396)  (832 396)  routing T_16_24.sp4_v_t_28 <X> T_16_24.lc_trk_g3_1
 (17 12)  (833 396)  (833 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (838 396)  (838 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 396)  (839 396)  routing T_16_24.sp4_h_r_27 <X> T_16_24.lc_trk_g3_3
 (24 12)  (840 396)  (840 396)  routing T_16_24.sp4_h_r_27 <X> T_16_24.lc_trk_g3_3
 (26 12)  (842 396)  (842 396)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 396)  (843 396)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 396)  (844 396)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 396)  (845 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 396)  (847 396)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 396)  (848 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 396)  (849 396)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 396)  (850 396)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 396)  (852 396)  LC_6 Logic Functioning bit
 (38 12)  (854 396)  (854 396)  LC_6 Logic Functioning bit
 (41 12)  (857 396)  (857 396)  LC_6 Logic Functioning bit
 (42 12)  (858 396)  (858 396)  LC_6 Logic Functioning bit
 (43 12)  (859 396)  (859 396)  LC_6 Logic Functioning bit
 (50 12)  (866 396)  (866 396)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (867 396)  (867 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (837 397)  (837 397)  routing T_16_24.sp4_h_r_27 <X> T_16_24.lc_trk_g3_3
 (22 13)  (838 397)  (838 397)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (839 397)  (839 397)  routing T_16_24.sp12_v_t_9 <X> T_16_24.lc_trk_g3_2
 (26 13)  (842 397)  (842 397)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 397)  (843 397)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 397)  (844 397)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 397)  (845 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 397)  (846 397)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 397)  (847 397)  routing T_16_24.lc_trk_g3_6 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 397)  (852 397)  LC_6 Logic Functioning bit
 (38 13)  (854 397)  (854 397)  LC_6 Logic Functioning bit
 (42 13)  (858 397)  (858 397)  LC_6 Logic Functioning bit
 (14 14)  (830 398)  (830 398)  routing T_16_24.sp4_h_r_36 <X> T_16_24.lc_trk_g3_4
 (21 14)  (837 398)  (837 398)  routing T_16_24.sp4_h_r_39 <X> T_16_24.lc_trk_g3_7
 (22 14)  (838 398)  (838 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (839 398)  (839 398)  routing T_16_24.sp4_h_r_39 <X> T_16_24.lc_trk_g3_7
 (24 14)  (840 398)  (840 398)  routing T_16_24.sp4_h_r_39 <X> T_16_24.lc_trk_g3_7
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (831 399)  (831 399)  routing T_16_24.sp4_h_r_36 <X> T_16_24.lc_trk_g3_4
 (16 15)  (832 399)  (832 399)  routing T_16_24.sp4_h_r_36 <X> T_16_24.lc_trk_g3_4
 (17 15)  (833 399)  (833 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (838 399)  (838 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_17_24

 (0 0)  (874 384)  (874 384)  Negative Clock bit

 (27 0)  (901 384)  (901 384)  routing T_17_24.lc_trk_g3_0 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 384)  (902 384)  routing T_17_24.lc_trk_g3_0 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 384)  (903 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 384)  (906 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 384)  (910 384)  LC_0 Logic Functioning bit
 (39 0)  (913 384)  (913 384)  LC_0 Logic Functioning bit
 (41 0)  (915 384)  (915 384)  LC_0 Logic Functioning bit
 (42 0)  (916 384)  (916 384)  LC_0 Logic Functioning bit
 (44 0)  (918 384)  (918 384)  LC_0 Logic Functioning bit
 (45 0)  (919 384)  (919 384)  LC_0 Logic Functioning bit
 (53 0)  (927 384)  (927 384)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (36 1)  (910 385)  (910 385)  LC_0 Logic Functioning bit
 (39 1)  (913 385)  (913 385)  LC_0 Logic Functioning bit
 (41 1)  (915 385)  (915 385)  LC_0 Logic Functioning bit
 (42 1)  (916 385)  (916 385)  LC_0 Logic Functioning bit
 (49 1)  (923 385)  (923 385)  Carry_In_Mux bit 

 (0 2)  (874 386)  (874 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (1 2)  (875 386)  (875 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (2 2)  (876 386)  (876 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (901 386)  (901 386)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 386)  (902 386)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 386)  (903 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 386)  (906 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 386)  (910 386)  LC_1 Logic Functioning bit
 (39 2)  (913 386)  (913 386)  LC_1 Logic Functioning bit
 (41 2)  (915 386)  (915 386)  LC_1 Logic Functioning bit
 (42 2)  (916 386)  (916 386)  LC_1 Logic Functioning bit
 (44 2)  (918 386)  (918 386)  LC_1 Logic Functioning bit
 (45 2)  (919 386)  (919 386)  LC_1 Logic Functioning bit
 (19 3)  (893 387)  (893 387)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (36 3)  (910 387)  (910 387)  LC_1 Logic Functioning bit
 (39 3)  (913 387)  (913 387)  LC_1 Logic Functioning bit
 (41 3)  (915 387)  (915 387)  LC_1 Logic Functioning bit
 (42 3)  (916 387)  (916 387)  LC_1 Logic Functioning bit
 (48 3)  (922 387)  (922 387)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (874 388)  (874 388)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.wire_logic_cluster/lc_7/cen
 (1 4)  (875 388)  (875 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (895 388)  (895 388)  routing T_17_24.wire_logic_cluster/lc_3/out <X> T_17_24.lc_trk_g1_3
 (22 4)  (896 388)  (896 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 388)  (899 388)  routing T_17_24.wire_logic_cluster/lc_2/out <X> T_17_24.lc_trk_g1_2
 (27 4)  (901 388)  (901 388)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 388)  (903 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 388)  (906 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 388)  (910 388)  LC_2 Logic Functioning bit
 (39 4)  (913 388)  (913 388)  LC_2 Logic Functioning bit
 (41 4)  (915 388)  (915 388)  LC_2 Logic Functioning bit
 (42 4)  (916 388)  (916 388)  LC_2 Logic Functioning bit
 (44 4)  (918 388)  (918 388)  LC_2 Logic Functioning bit
 (45 4)  (919 388)  (919 388)  LC_2 Logic Functioning bit
 (1 5)  (875 389)  (875 389)  routing T_17_24.lc_trk_g2_2 <X> T_17_24.wire_logic_cluster/lc_7/cen
 (22 5)  (896 389)  (896 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (904 389)  (904 389)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 389)  (910 389)  LC_2 Logic Functioning bit
 (39 5)  (913 389)  (913 389)  LC_2 Logic Functioning bit
 (41 5)  (915 389)  (915 389)  LC_2 Logic Functioning bit
 (42 5)  (916 389)  (916 389)  LC_2 Logic Functioning bit
 (52 5)  (926 389)  (926 389)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (4 6)  (878 390)  (878 390)  routing T_17_24.sp4_h_r_3 <X> T_17_24.sp4_v_t_38
 (9 6)  (883 390)  (883 390)  routing T_17_24.sp4_v_b_4 <X> T_17_24.sp4_h_l_41
 (15 6)  (889 390)  (889 390)  routing T_17_24.sp4_h_r_21 <X> T_17_24.lc_trk_g1_5
 (16 6)  (890 390)  (890 390)  routing T_17_24.sp4_h_r_21 <X> T_17_24.lc_trk_g1_5
 (17 6)  (891 390)  (891 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 390)  (892 390)  routing T_17_24.sp4_h_r_21 <X> T_17_24.lc_trk_g1_5
 (27 6)  (901 390)  (901 390)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 390)  (903 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 390)  (906 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 390)  (910 390)  LC_3 Logic Functioning bit
 (39 6)  (913 390)  (913 390)  LC_3 Logic Functioning bit
 (41 6)  (915 390)  (915 390)  LC_3 Logic Functioning bit
 (42 6)  (916 390)  (916 390)  LC_3 Logic Functioning bit
 (44 6)  (918 390)  (918 390)  LC_3 Logic Functioning bit
 (45 6)  (919 390)  (919 390)  LC_3 Logic Functioning bit
 (53 6)  (927 390)  (927 390)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (4 7)  (878 391)  (878 391)  routing T_17_24.sp4_h_r_7 <X> T_17_24.sp4_h_l_38
 (5 7)  (879 391)  (879 391)  routing T_17_24.sp4_h_r_3 <X> T_17_24.sp4_v_t_38
 (6 7)  (880 391)  (880 391)  routing T_17_24.sp4_h_r_7 <X> T_17_24.sp4_h_l_38
 (18 7)  (892 391)  (892 391)  routing T_17_24.sp4_h_r_21 <X> T_17_24.lc_trk_g1_5
 (30 7)  (904 391)  (904 391)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 391)  (910 391)  LC_3 Logic Functioning bit
 (39 7)  (913 391)  (913 391)  LC_3 Logic Functioning bit
 (41 7)  (915 391)  (915 391)  LC_3 Logic Functioning bit
 (42 7)  (916 391)  (916 391)  LC_3 Logic Functioning bit
 (12 8)  (886 392)  (886 392)  routing T_17_24.sp4_v_b_2 <X> T_17_24.sp4_h_r_8
 (25 8)  (899 392)  (899 392)  routing T_17_24.sp4_v_t_23 <X> T_17_24.lc_trk_g2_2
 (27 8)  (901 392)  (901 392)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 392)  (902 392)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 392)  (903 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 392)  (904 392)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 392)  (906 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 392)  (910 392)  LC_4 Logic Functioning bit
 (39 8)  (913 392)  (913 392)  LC_4 Logic Functioning bit
 (41 8)  (915 392)  (915 392)  LC_4 Logic Functioning bit
 (42 8)  (916 392)  (916 392)  LC_4 Logic Functioning bit
 (44 8)  (918 392)  (918 392)  LC_4 Logic Functioning bit
 (45 8)  (919 392)  (919 392)  LC_4 Logic Functioning bit
 (51 8)  (925 392)  (925 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (11 9)  (885 393)  (885 393)  routing T_17_24.sp4_v_b_2 <X> T_17_24.sp4_h_r_8
 (13 9)  (887 393)  (887 393)  routing T_17_24.sp4_v_b_2 <X> T_17_24.sp4_h_r_8
 (22 9)  (896 393)  (896 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (897 393)  (897 393)  routing T_17_24.sp4_v_t_23 <X> T_17_24.lc_trk_g2_2
 (25 9)  (899 393)  (899 393)  routing T_17_24.sp4_v_t_23 <X> T_17_24.lc_trk_g2_2
 (36 9)  (910 393)  (910 393)  LC_4 Logic Functioning bit
 (39 9)  (913 393)  (913 393)  LC_4 Logic Functioning bit
 (41 9)  (915 393)  (915 393)  LC_4 Logic Functioning bit
 (42 9)  (916 393)  (916 393)  LC_4 Logic Functioning bit
 (12 10)  (886 394)  (886 394)  routing T_17_24.sp4_v_t_39 <X> T_17_24.sp4_h_l_45
 (27 10)  (901 394)  (901 394)  routing T_17_24.lc_trk_g3_5 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 394)  (902 394)  routing T_17_24.lc_trk_g3_5 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 394)  (903 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 394)  (904 394)  routing T_17_24.lc_trk_g3_5 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 394)  (906 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 394)  (910 394)  LC_5 Logic Functioning bit
 (39 10)  (913 394)  (913 394)  LC_5 Logic Functioning bit
 (41 10)  (915 394)  (915 394)  LC_5 Logic Functioning bit
 (42 10)  (916 394)  (916 394)  LC_5 Logic Functioning bit
 (44 10)  (918 394)  (918 394)  LC_5 Logic Functioning bit
 (45 10)  (919 394)  (919 394)  LC_5 Logic Functioning bit
 (46 10)  (920 394)  (920 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (11 11)  (885 395)  (885 395)  routing T_17_24.sp4_v_t_39 <X> T_17_24.sp4_h_l_45
 (13 11)  (887 395)  (887 395)  routing T_17_24.sp4_v_t_39 <X> T_17_24.sp4_h_l_45
 (36 11)  (910 395)  (910 395)  LC_5 Logic Functioning bit
 (39 11)  (913 395)  (913 395)  LC_5 Logic Functioning bit
 (41 11)  (915 395)  (915 395)  LC_5 Logic Functioning bit
 (42 11)  (916 395)  (916 395)  LC_5 Logic Functioning bit
 (14 12)  (888 396)  (888 396)  routing T_17_24.wire_logic_cluster/lc_0/out <X> T_17_24.lc_trk_g3_0
 (17 12)  (891 396)  (891 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 396)  (892 396)  routing T_17_24.wire_logic_cluster/lc_1/out <X> T_17_24.lc_trk_g3_1
 (27 12)  (901 396)  (901 396)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 396)  (902 396)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 396)  (903 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 396)  (904 396)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 396)  (906 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 396)  (910 396)  LC_6 Logic Functioning bit
 (39 12)  (913 396)  (913 396)  LC_6 Logic Functioning bit
 (41 12)  (915 396)  (915 396)  LC_6 Logic Functioning bit
 (42 12)  (916 396)  (916 396)  LC_6 Logic Functioning bit
 (45 12)  (919 396)  (919 396)  LC_6 Logic Functioning bit
 (4 13)  (878 397)  (878 397)  routing T_17_24.sp4_h_l_36 <X> T_17_24.sp4_h_r_9
 (6 13)  (880 397)  (880 397)  routing T_17_24.sp4_h_l_36 <X> T_17_24.sp4_h_r_9
 (17 13)  (891 397)  (891 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (904 397)  (904 397)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 397)  (910 397)  LC_6 Logic Functioning bit
 (39 13)  (913 397)  (913 397)  LC_6 Logic Functioning bit
 (41 13)  (915 397)  (915 397)  LC_6 Logic Functioning bit
 (42 13)  (916 397)  (916 397)  LC_6 Logic Functioning bit
 (52 13)  (926 397)  (926 397)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (875 398)  (875 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 398)  (888 398)  routing T_17_24.wire_logic_cluster/lc_4/out <X> T_17_24.lc_trk_g3_4
 (17 14)  (891 398)  (891 398)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (892 398)  (892 398)  routing T_17_24.wire_logic_cluster/lc_5/out <X> T_17_24.lc_trk_g3_5
 (25 14)  (899 398)  (899 398)  routing T_17_24.wire_logic_cluster/lc_6/out <X> T_17_24.lc_trk_g3_6
 (0 15)  (874 399)  (874 399)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 399)  (875 399)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (891 399)  (891 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (896 399)  (896 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_18_24

 (26 0)  (954 384)  (954 384)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 384)  (955 384)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 384)  (956 384)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 384)  (957 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 384)  (959 384)  routing T_18_24.lc_trk_g1_4 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 384)  (960 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 384)  (962 384)  routing T_18_24.lc_trk_g1_4 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 384)  (964 384)  LC_0 Logic Functioning bit
 (37 0)  (965 384)  (965 384)  LC_0 Logic Functioning bit
 (38 0)  (966 384)  (966 384)  LC_0 Logic Functioning bit
 (39 0)  (967 384)  (967 384)  LC_0 Logic Functioning bit
 (41 0)  (969 384)  (969 384)  LC_0 Logic Functioning bit
 (43 0)  (971 384)  (971 384)  LC_0 Logic Functioning bit
 (45 0)  (973 384)  (973 384)  LC_0 Logic Functioning bit
 (46 0)  (974 384)  (974 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (11 1)  (939 385)  (939 385)  routing T_18_24.sp4_h_l_43 <X> T_18_24.sp4_h_r_2
 (13 1)  (941 385)  (941 385)  routing T_18_24.sp4_h_l_43 <X> T_18_24.sp4_h_r_2
 (26 1)  (954 385)  (954 385)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 385)  (955 385)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 385)  (956 385)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 385)  (957 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (965 385)  (965 385)  LC_0 Logic Functioning bit
 (39 1)  (967 385)  (967 385)  LC_0 Logic Functioning bit
 (48 1)  (976 385)  (976 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (979 385)  (979 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (928 386)  (928 386)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (1 2)  (929 386)  (929 386)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (2 2)  (930 386)  (930 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (928 388)  (928 388)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_7/cen
 (1 4)  (929 388)  (929 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 389)  (928 389)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_7/cen
 (1 5)  (929 389)  (929 389)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_7/cen
 (5 6)  (933 390)  (933 390)  routing T_18_24.sp4_v_t_38 <X> T_18_24.sp4_h_l_38
 (6 7)  (934 391)  (934 391)  routing T_18_24.sp4_v_t_38 <X> T_18_24.sp4_h_l_38
 (15 7)  (943 391)  (943 391)  routing T_18_24.bot_op_4 <X> T_18_24.lc_trk_g1_4
 (17 7)  (945 391)  (945 391)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 12)  (950 396)  (950 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (17 13)  (945 397)  (945 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (928 398)  (928 398)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 398)  (929 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (940 398)  (940 398)  routing T_18_24.sp4_v_t_46 <X> T_18_24.sp4_h_l_46
 (17 14)  (945 398)  (945 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (949 398)  (949 398)  routing T_18_24.sp12_v_b_7 <X> T_18_24.lc_trk_g3_7
 (22 14)  (950 398)  (950 398)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (952 398)  (952 398)  routing T_18_24.sp12_v_b_7 <X> T_18_24.lc_trk_g3_7
 (0 15)  (928 399)  (928 399)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 399)  (929 399)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (939 399)  (939 399)  routing T_18_24.sp4_v_t_46 <X> T_18_24.sp4_h_l_46
 (18 15)  (946 399)  (946 399)  routing T_18_24.sp4_r_v_b_45 <X> T_18_24.lc_trk_g3_5
 (21 15)  (949 399)  (949 399)  routing T_18_24.sp12_v_b_7 <X> T_18_24.lc_trk_g3_7


LogicTile_19_24

 (0 0)  (982 384)  (982 384)  Negative Clock bit

 (12 0)  (994 384)  (994 384)  routing T_19_24.sp4_h_l_46 <X> T_19_24.sp4_h_r_2
 (13 0)  (995 384)  (995 384)  routing T_19_24.sp4_h_l_39 <X> T_19_24.sp4_v_b_2
 (27 0)  (1009 384)  (1009 384)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 384)  (1010 384)  routing T_19_24.lc_trk_g3_0 <X> T_19_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 384)  (1011 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 384)  (1014 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 384)  (1018 384)  LC_0 Logic Functioning bit
 (39 0)  (1021 384)  (1021 384)  LC_0 Logic Functioning bit
 (41 0)  (1023 384)  (1023 384)  LC_0 Logic Functioning bit
 (42 0)  (1024 384)  (1024 384)  LC_0 Logic Functioning bit
 (44 0)  (1026 384)  (1026 384)  LC_0 Logic Functioning bit
 (45 0)  (1027 384)  (1027 384)  LC_0 Logic Functioning bit
 (52 0)  (1034 384)  (1034 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (12 1)  (994 385)  (994 385)  routing T_19_24.sp4_h_l_39 <X> T_19_24.sp4_v_b_2
 (13 1)  (995 385)  (995 385)  routing T_19_24.sp4_h_l_46 <X> T_19_24.sp4_h_r_2
 (36 1)  (1018 385)  (1018 385)  LC_0 Logic Functioning bit
 (39 1)  (1021 385)  (1021 385)  LC_0 Logic Functioning bit
 (41 1)  (1023 385)  (1023 385)  LC_0 Logic Functioning bit
 (42 1)  (1024 385)  (1024 385)  LC_0 Logic Functioning bit
 (49 1)  (1031 385)  (1031 385)  Carry_In_Mux bit 

 (51 1)  (1033 385)  (1033 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (982 386)  (982 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (1 2)  (983 386)  (983 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (2 2)  (984 386)  (984 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1009 386)  (1009 386)  routing T_19_24.lc_trk_g3_1 <X> T_19_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 386)  (1010 386)  routing T_19_24.lc_trk_g3_1 <X> T_19_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 386)  (1011 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 386)  (1014 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 386)  (1018 386)  LC_1 Logic Functioning bit
 (39 2)  (1021 386)  (1021 386)  LC_1 Logic Functioning bit
 (41 2)  (1023 386)  (1023 386)  LC_1 Logic Functioning bit
 (42 2)  (1024 386)  (1024 386)  LC_1 Logic Functioning bit
 (45 2)  (1027 386)  (1027 386)  LC_1 Logic Functioning bit
 (46 2)  (1028 386)  (1028 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (36 3)  (1018 387)  (1018 387)  LC_1 Logic Functioning bit
 (39 3)  (1021 387)  (1021 387)  LC_1 Logic Functioning bit
 (41 3)  (1023 387)  (1023 387)  LC_1 Logic Functioning bit
 (42 3)  (1024 387)  (1024 387)  LC_1 Logic Functioning bit
 (51 3)  (1033 387)  (1033 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (982 388)  (982 388)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.wire_logic_cluster/lc_7/cen
 (1 4)  (983 388)  (983 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (983 389)  (983 389)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.wire_logic_cluster/lc_7/cen
 (22 9)  (1004 393)  (1004 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1005 393)  (1005 393)  routing T_19_24.sp4_v_b_42 <X> T_19_24.lc_trk_g2_2
 (24 9)  (1006 393)  (1006 393)  routing T_19_24.sp4_v_b_42 <X> T_19_24.lc_trk_g2_2
 (14 10)  (996 394)  (996 394)  routing T_19_24.sp12_v_t_3 <X> T_19_24.lc_trk_g2_4
 (14 11)  (996 395)  (996 395)  routing T_19_24.sp12_v_t_3 <X> T_19_24.lc_trk_g2_4
 (15 11)  (997 395)  (997 395)  routing T_19_24.sp12_v_t_3 <X> T_19_24.lc_trk_g2_4
 (17 11)  (999 395)  (999 395)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (14 12)  (996 396)  (996 396)  routing T_19_24.wire_logic_cluster/lc_0/out <X> T_19_24.lc_trk_g3_0
 (17 12)  (999 396)  (999 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 396)  (1000 396)  routing T_19_24.wire_logic_cluster/lc_1/out <X> T_19_24.lc_trk_g3_1
 (17 13)  (999 397)  (999 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (982 398)  (982 398)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 398)  (983 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (983 399)  (983 399)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24

 (14 0)  (1050 384)  (1050 384)  routing T_20_24.sp4_v_b_8 <X> T_20_24.lc_trk_g0_0
 (16 0)  (1052 384)  (1052 384)  routing T_20_24.sp4_v_b_1 <X> T_20_24.lc_trk_g0_1
 (17 0)  (1053 384)  (1053 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1054 384)  (1054 384)  routing T_20_24.sp4_v_b_1 <X> T_20_24.lc_trk_g0_1
 (22 0)  (1058 384)  (1058 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1059 384)  (1059 384)  routing T_20_24.sp4_v_b_19 <X> T_20_24.lc_trk_g0_3
 (24 0)  (1060 384)  (1060 384)  routing T_20_24.sp4_v_b_19 <X> T_20_24.lc_trk_g0_3
 (8 1)  (1044 385)  (1044 385)  routing T_20_24.sp4_h_l_42 <X> T_20_24.sp4_v_b_1
 (9 1)  (1045 385)  (1045 385)  routing T_20_24.sp4_h_l_42 <X> T_20_24.sp4_v_b_1
 (10 1)  (1046 385)  (1046 385)  routing T_20_24.sp4_h_l_42 <X> T_20_24.sp4_v_b_1
 (14 1)  (1050 385)  (1050 385)  routing T_20_24.sp4_v_b_8 <X> T_20_24.lc_trk_g0_0
 (16 1)  (1052 385)  (1052 385)  routing T_20_24.sp4_v_b_8 <X> T_20_24.lc_trk_g0_0
 (17 1)  (1053 385)  (1053 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (0 2)  (1036 386)  (1036 386)  routing T_20_24.glb_netwk_6 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 386)  (1037 386)  routing T_20_24.glb_netwk_6 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 386)  (1038 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 386)  (1050 386)  routing T_20_24.wire_logic_cluster/lc_4/out <X> T_20_24.lc_trk_g0_4
 (16 2)  (1052 386)  (1052 386)  routing T_20_24.sp4_v_b_13 <X> T_20_24.lc_trk_g0_5
 (17 2)  (1053 386)  (1053 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1054 386)  (1054 386)  routing T_20_24.sp4_v_b_13 <X> T_20_24.lc_trk_g0_5
 (25 2)  (1061 386)  (1061 386)  routing T_20_24.wire_logic_cluster/lc_6/out <X> T_20_24.lc_trk_g0_6
 (29 2)  (1065 386)  (1065 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 386)  (1066 386)  routing T_20_24.lc_trk_g0_4 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 386)  (1067 386)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 386)  (1068 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 386)  (1069 386)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 386)  (1070 386)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 386)  (1073 386)  LC_1 Logic Functioning bit
 (38 2)  (1074 386)  (1074 386)  LC_1 Logic Functioning bit
 (39 2)  (1075 386)  (1075 386)  LC_1 Logic Functioning bit
 (41 2)  (1077 386)  (1077 386)  LC_1 Logic Functioning bit
 (45 2)  (1081 386)  (1081 386)  LC_1 Logic Functioning bit
 (48 2)  (1084 386)  (1084 386)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (12 3)  (1048 387)  (1048 387)  routing T_20_24.sp4_h_l_39 <X> T_20_24.sp4_v_t_39
 (17 3)  (1053 387)  (1053 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1054 387)  (1054 387)  routing T_20_24.sp4_v_b_13 <X> T_20_24.lc_trk_g0_5
 (22 3)  (1058 387)  (1058 387)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (1062 387)  (1062 387)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 387)  (1063 387)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 387)  (1064 387)  routing T_20_24.lc_trk_g3_2 <X> T_20_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 387)  (1065 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 387)  (1068 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1070 387)  (1070 387)  routing T_20_24.lc_trk_g1_0 <X> T_20_24.input_2_1
 (36 3)  (1072 387)  (1072 387)  LC_1 Logic Functioning bit
 (38 3)  (1074 387)  (1074 387)  LC_1 Logic Functioning bit
 (14 4)  (1050 388)  (1050 388)  routing T_20_24.sp4_v_b_8 <X> T_20_24.lc_trk_g1_0
 (17 4)  (1053 388)  (1053 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (1057 388)  (1057 388)  routing T_20_24.wire_logic_cluster/lc_3/out <X> T_20_24.lc_trk_g1_3
 (22 4)  (1058 388)  (1058 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 5)  (1050 389)  (1050 389)  routing T_20_24.sp4_v_b_8 <X> T_20_24.lc_trk_g1_0
 (16 5)  (1052 389)  (1052 389)  routing T_20_24.sp4_v_b_8 <X> T_20_24.lc_trk_g1_0
 (17 5)  (1053 389)  (1053 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (1054 389)  (1054 389)  routing T_20_24.sp4_r_v_b_25 <X> T_20_24.lc_trk_g1_1
 (5 6)  (1041 390)  (1041 390)  routing T_20_24.sp4_v_b_3 <X> T_20_24.sp4_h_l_38
 (6 6)  (1042 390)  (1042 390)  routing T_20_24.sp4_v_b_0 <X> T_20_24.sp4_v_t_38
 (8 6)  (1044 390)  (1044 390)  routing T_20_24.sp4_v_t_41 <X> T_20_24.sp4_h_l_41
 (9 6)  (1045 390)  (1045 390)  routing T_20_24.sp4_v_t_41 <X> T_20_24.sp4_h_l_41
 (21 6)  (1057 390)  (1057 390)  routing T_20_24.wire_logic_cluster/lc_7/out <X> T_20_24.lc_trk_g1_7
 (22 6)  (1058 390)  (1058 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (1064 390)  (1064 390)  routing T_20_24.lc_trk_g2_4 <X> T_20_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 390)  (1065 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 390)  (1066 390)  routing T_20_24.lc_trk_g2_4 <X> T_20_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 390)  (1068 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 390)  (1070 390)  routing T_20_24.lc_trk_g1_3 <X> T_20_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 390)  (1073 390)  LC_3 Logic Functioning bit
 (38 6)  (1074 390)  (1074 390)  LC_3 Logic Functioning bit
 (39 6)  (1075 390)  (1075 390)  LC_3 Logic Functioning bit
 (41 6)  (1077 390)  (1077 390)  LC_3 Logic Functioning bit
 (45 6)  (1081 390)  (1081 390)  LC_3 Logic Functioning bit
 (47 6)  (1083 390)  (1083 390)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (5 7)  (1041 391)  (1041 391)  routing T_20_24.sp4_v_b_0 <X> T_20_24.sp4_v_t_38
 (9 7)  (1045 391)  (1045 391)  routing T_20_24.sp4_v_b_8 <X> T_20_24.sp4_v_t_41
 (10 7)  (1046 391)  (1046 391)  routing T_20_24.sp4_v_b_8 <X> T_20_24.sp4_v_t_41
 (11 7)  (1047 391)  (1047 391)  routing T_20_24.sp4_h_r_5 <X> T_20_24.sp4_h_l_40
 (29 7)  (1065 391)  (1065 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 391)  (1067 391)  routing T_20_24.lc_trk_g1_3 <X> T_20_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 391)  (1068 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1070 391)  (1070 391)  routing T_20_24.lc_trk_g1_0 <X> T_20_24.input_2_3
 (36 7)  (1072 391)  (1072 391)  LC_3 Logic Functioning bit
 (38 7)  (1074 391)  (1074 391)  LC_3 Logic Functioning bit
 (47 7)  (1083 391)  (1083 391)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (12 8)  (1048 392)  (1048 392)  routing T_20_24.sp4_h_l_40 <X> T_20_24.sp4_h_r_8
 (17 8)  (1053 392)  (1053 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 392)  (1054 392)  routing T_20_24.wire_logic_cluster/lc_1/out <X> T_20_24.lc_trk_g2_1
 (28 8)  (1064 392)  (1064 392)  routing T_20_24.lc_trk_g2_1 <X> T_20_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 392)  (1065 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 392)  (1067 392)  routing T_20_24.lc_trk_g0_5 <X> T_20_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 392)  (1068 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 392)  (1072 392)  LC_4 Logic Functioning bit
 (38 8)  (1074 392)  (1074 392)  LC_4 Logic Functioning bit
 (41 8)  (1077 392)  (1077 392)  LC_4 Logic Functioning bit
 (43 8)  (1079 392)  (1079 392)  LC_4 Logic Functioning bit
 (13 9)  (1049 393)  (1049 393)  routing T_20_24.sp4_h_l_40 <X> T_20_24.sp4_h_r_8
 (27 9)  (1063 393)  (1063 393)  routing T_20_24.lc_trk_g1_1 <X> T_20_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 393)  (1065 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (1072 393)  (1072 393)  LC_4 Logic Functioning bit
 (38 9)  (1074 393)  (1074 393)  LC_4 Logic Functioning bit
 (40 9)  (1076 393)  (1076 393)  LC_4 Logic Functioning bit
 (42 9)  (1078 393)  (1078 393)  LC_4 Logic Functioning bit
 (7 10)  (1043 394)  (1043 394)  Column buffer control bit: LH_colbuf_cntl_3

 (28 10)  (1064 394)  (1064 394)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 394)  (1065 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 394)  (1066 394)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 394)  (1067 394)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 394)  (1068 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 394)  (1069 394)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 394)  (1070 394)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 394)  (1073 394)  LC_5 Logic Functioning bit
 (39 10)  (1075 394)  (1075 394)  LC_5 Logic Functioning bit
 (50 10)  (1086 394)  (1086 394)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (1089 394)  (1089 394)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (17 11)  (1053 395)  (1053 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1058 395)  (1058 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1059 395)  (1059 395)  routing T_20_24.sp4_h_r_30 <X> T_20_24.lc_trk_g2_6
 (24 11)  (1060 395)  (1060 395)  routing T_20_24.sp4_h_r_30 <X> T_20_24.lc_trk_g2_6
 (25 11)  (1061 395)  (1061 395)  routing T_20_24.sp4_h_r_30 <X> T_20_24.lc_trk_g2_6
 (27 11)  (1063 395)  (1063 395)  routing T_20_24.lc_trk_g1_0 <X> T_20_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 395)  (1065 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 395)  (1066 395)  routing T_20_24.lc_trk_g2_6 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (36 11)  (1072 395)  (1072 395)  LC_5 Logic Functioning bit
 (37 11)  (1073 395)  (1073 395)  LC_5 Logic Functioning bit
 (39 11)  (1075 395)  (1075 395)  LC_5 Logic Functioning bit
 (43 11)  (1079 395)  (1079 395)  LC_5 Logic Functioning bit
 (47 11)  (1083 395)  (1083 395)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (22 12)  (1058 396)  (1058 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1061 396)  (1061 396)  routing T_20_24.sp4_v_t_23 <X> T_20_24.lc_trk_g3_2
 (29 12)  (1065 396)  (1065 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 396)  (1068 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 396)  (1070 396)  routing T_20_24.lc_trk_g1_0 <X> T_20_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 396)  (1071 396)  routing T_20_24.lc_trk_g0_6 <X> T_20_24.input_2_6
 (37 12)  (1073 396)  (1073 396)  LC_6 Logic Functioning bit
 (41 12)  (1077 396)  (1077 396)  LC_6 Logic Functioning bit
 (42 12)  (1078 396)  (1078 396)  LC_6 Logic Functioning bit
 (43 12)  (1079 396)  (1079 396)  LC_6 Logic Functioning bit
 (45 12)  (1081 396)  (1081 396)  LC_6 Logic Functioning bit
 (52 12)  (1088 396)  (1088 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (8 13)  (1044 397)  (1044 397)  routing T_20_24.sp4_h_l_47 <X> T_20_24.sp4_v_b_10
 (9 13)  (1045 397)  (1045 397)  routing T_20_24.sp4_h_l_47 <X> T_20_24.sp4_v_b_10
 (21 13)  (1057 397)  (1057 397)  routing T_20_24.sp4_r_v_b_43 <X> T_20_24.lc_trk_g3_3
 (22 13)  (1058 397)  (1058 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1059 397)  (1059 397)  routing T_20_24.sp4_v_t_23 <X> T_20_24.lc_trk_g3_2
 (25 13)  (1061 397)  (1061 397)  routing T_20_24.sp4_v_t_23 <X> T_20_24.lc_trk_g3_2
 (26 13)  (1062 397)  (1062 397)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 397)  (1063 397)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 397)  (1064 397)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 397)  (1065 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (1068 397)  (1068 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1071 397)  (1071 397)  routing T_20_24.lc_trk_g0_6 <X> T_20_24.input_2_6
 (37 13)  (1073 397)  (1073 397)  LC_6 Logic Functioning bit
 (42 13)  (1078 397)  (1078 397)  LC_6 Logic Functioning bit
 (53 13)  (1089 397)  (1089 397)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (16 14)  (1052 398)  (1052 398)  routing T_20_24.sp12_v_t_10 <X> T_20_24.lc_trk_g3_5
 (17 14)  (1053 398)  (1053 398)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (29 14)  (1065 398)  (1065 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 398)  (1067 398)  routing T_20_24.lc_trk_g1_7 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 398)  (1068 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 398)  (1070 398)  routing T_20_24.lc_trk_g1_7 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (1073 398)  (1073 398)  LC_7 Logic Functioning bit
 (39 14)  (1075 398)  (1075 398)  LC_7 Logic Functioning bit
 (45 14)  (1081 398)  (1081 398)  LC_7 Logic Functioning bit
 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6

 (29 15)  (1065 399)  (1065 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 399)  (1067 399)  routing T_20_24.lc_trk_g1_7 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 399)  (1068 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (1071 399)  (1071 399)  routing T_20_24.lc_trk_g0_3 <X> T_20_24.input_2_7
 (36 15)  (1072 399)  (1072 399)  LC_7 Logic Functioning bit
 (37 15)  (1073 399)  (1073 399)  LC_7 Logic Functioning bit
 (38 15)  (1074 399)  (1074 399)  LC_7 Logic Functioning bit
 (42 15)  (1078 399)  (1078 399)  LC_7 Logic Functioning bit
 (48 15)  (1084 399)  (1084 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_24

 (8 0)  (1098 384)  (1098 384)  routing T_21_24.sp4_h_l_40 <X> T_21_24.sp4_h_r_1
 (10 0)  (1100 384)  (1100 384)  routing T_21_24.sp4_h_l_40 <X> T_21_24.sp4_h_r_1
 (28 0)  (1118 384)  (1118 384)  routing T_21_24.lc_trk_g2_5 <X> T_21_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 384)  (1119 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 384)  (1120 384)  routing T_21_24.lc_trk_g2_5 <X> T_21_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 384)  (1121 384)  routing T_21_24.lc_trk_g1_4 <X> T_21_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 384)  (1122 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 384)  (1124 384)  routing T_21_24.lc_trk_g1_4 <X> T_21_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (1127 384)  (1127 384)  LC_0 Logic Functioning bit
 (39 0)  (1129 384)  (1129 384)  LC_0 Logic Functioning bit
 (41 0)  (1131 384)  (1131 384)  LC_0 Logic Functioning bit
 (43 0)  (1133 384)  (1133 384)  LC_0 Logic Functioning bit
 (45 0)  (1135 384)  (1135 384)  LC_0 Logic Functioning bit
 (46 0)  (1136 384)  (1136 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (1142 384)  (1142 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (1143 384)  (1143 384)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (37 1)  (1127 385)  (1127 385)  LC_0 Logic Functioning bit
 (39 1)  (1129 385)  (1129 385)  LC_0 Logic Functioning bit
 (41 1)  (1131 385)  (1131 385)  LC_0 Logic Functioning bit
 (43 1)  (1133 385)  (1133 385)  LC_0 Logic Functioning bit
 (53 1)  (1143 385)  (1143 385)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1090 386)  (1090 386)  routing T_21_24.glb_netwk_6 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 386)  (1091 386)  routing T_21_24.glb_netwk_6 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 386)  (1092 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1090 388)  (1090 388)  routing T_21_24.lc_trk_g2_2 <X> T_21_24.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 388)  (1091 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (1098 388)  (1098 388)  routing T_21_24.sp4_h_l_45 <X> T_21_24.sp4_h_r_4
 (10 4)  (1100 388)  (1100 388)  routing T_21_24.sp4_h_l_45 <X> T_21_24.sp4_h_r_4
 (1 5)  (1091 389)  (1091 389)  routing T_21_24.lc_trk_g2_2 <X> T_21_24.wire_logic_cluster/lc_7/cen
 (15 6)  (1105 390)  (1105 390)  routing T_21_24.sp4_h_r_21 <X> T_21_24.lc_trk_g1_5
 (16 6)  (1106 390)  (1106 390)  routing T_21_24.sp4_h_r_21 <X> T_21_24.lc_trk_g1_5
 (17 6)  (1107 390)  (1107 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1108 390)  (1108 390)  routing T_21_24.sp4_h_r_21 <X> T_21_24.lc_trk_g1_5
 (14 7)  (1104 391)  (1104 391)  routing T_21_24.sp4_h_r_4 <X> T_21_24.lc_trk_g1_4
 (15 7)  (1105 391)  (1105 391)  routing T_21_24.sp4_h_r_4 <X> T_21_24.lc_trk_g1_4
 (16 7)  (1106 391)  (1106 391)  routing T_21_24.sp4_h_r_4 <X> T_21_24.lc_trk_g1_4
 (17 7)  (1107 391)  (1107 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (1108 391)  (1108 391)  routing T_21_24.sp4_h_r_21 <X> T_21_24.lc_trk_g1_5
 (6 8)  (1096 392)  (1096 392)  routing T_21_24.sp4_h_r_1 <X> T_21_24.sp4_v_b_6
 (22 9)  (1112 393)  (1112 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1113 393)  (1113 393)  routing T_21_24.sp4_h_l_15 <X> T_21_24.lc_trk_g2_2
 (24 9)  (1114 393)  (1114 393)  routing T_21_24.sp4_h_l_15 <X> T_21_24.lc_trk_g2_2
 (25 9)  (1115 393)  (1115 393)  routing T_21_24.sp4_h_l_15 <X> T_21_24.lc_trk_g2_2
 (7 10)  (1097 394)  (1097 394)  Column buffer control bit: LH_colbuf_cntl_3

 (16 10)  (1106 394)  (1106 394)  routing T_21_24.sp4_v_t_16 <X> T_21_24.lc_trk_g2_5
 (17 10)  (1107 394)  (1107 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1108 394)  (1108 394)  routing T_21_24.sp4_v_t_16 <X> T_21_24.lc_trk_g2_5
 (6 13)  (1096 397)  (1096 397)  routing T_21_24.sp4_h_l_44 <X> T_21_24.sp4_h_r_9
 (1 14)  (1091 398)  (1091 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1090 399)  (1090 399)  routing T_21_24.lc_trk_g1_5 <X> T_21_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 399)  (1091 399)  routing T_21_24.lc_trk_g1_5 <X> T_21_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_24

 (13 0)  (1157 384)  (1157 384)  routing T_22_24.sp4_h_l_39 <X> T_22_24.sp4_v_b_2
 (12 1)  (1156 385)  (1156 385)  routing T_22_24.sp4_h_l_39 <X> T_22_24.sp4_v_b_2
 (8 9)  (1152 393)  (1152 393)  routing T_22_24.sp4_h_l_42 <X> T_22_24.sp4_v_b_7
 (9 9)  (1153 393)  (1153 393)  routing T_22_24.sp4_h_l_42 <X> T_22_24.sp4_v_b_7
 (4 11)  (1148 395)  (1148 395)  routing T_22_24.sp4_v_b_1 <X> T_22_24.sp4_h_l_43
 (7 15)  (1151 399)  (1151 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_24

 (21 2)  (1219 386)  (1219 386)  routing T_23_24.sp4_v_b_15 <X> T_23_24.lc_trk_g0_7
 (22 2)  (1220 386)  (1220 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1221 386)  (1221 386)  routing T_23_24.sp4_v_b_15 <X> T_23_24.lc_trk_g0_7
 (21 3)  (1219 387)  (1219 387)  routing T_23_24.sp4_v_b_15 <X> T_23_24.lc_trk_g0_7
 (14 8)  (1212 392)  (1212 392)  routing T_23_24.sp4_h_r_40 <X> T_23_24.lc_trk_g2_0
 (15 8)  (1213 392)  (1213 392)  routing T_23_24.sp4_h_r_33 <X> T_23_24.lc_trk_g2_1
 (16 8)  (1214 392)  (1214 392)  routing T_23_24.sp4_h_r_33 <X> T_23_24.lc_trk_g2_1
 (17 8)  (1215 392)  (1215 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1216 392)  (1216 392)  routing T_23_24.sp4_h_r_33 <X> T_23_24.lc_trk_g2_1
 (14 9)  (1212 393)  (1212 393)  routing T_23_24.sp4_h_r_40 <X> T_23_24.lc_trk_g2_0
 (15 9)  (1213 393)  (1213 393)  routing T_23_24.sp4_h_r_40 <X> T_23_24.lc_trk_g2_0
 (16 9)  (1214 393)  (1214 393)  routing T_23_24.sp4_h_r_40 <X> T_23_24.lc_trk_g2_0
 (17 9)  (1215 393)  (1215 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (14 11)  (1212 395)  (1212 395)  routing T_23_24.sp4_h_l_17 <X> T_23_24.lc_trk_g2_4
 (15 11)  (1213 395)  (1213 395)  routing T_23_24.sp4_h_l_17 <X> T_23_24.lc_trk_g2_4
 (16 11)  (1214 395)  (1214 395)  routing T_23_24.sp4_h_l_17 <X> T_23_24.lc_trk_g2_4
 (17 11)  (1215 395)  (1215 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 14)  (1224 398)  (1224 398)  routing T_23_24.lc_trk_g0_7 <X> T_23_24.wire_logic_cluster/lc_7/in_0
 (28 14)  (1226 398)  (1226 398)  routing T_23_24.lc_trk_g2_4 <X> T_23_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 398)  (1227 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 398)  (1228 398)  routing T_23_24.lc_trk_g2_4 <X> T_23_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 398)  (1230 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 398)  (1231 398)  routing T_23_24.lc_trk_g2_0 <X> T_23_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 398)  (1234 398)  LC_7 Logic Functioning bit
 (38 14)  (1236 398)  (1236 398)  LC_7 Logic Functioning bit
 (40 14)  (1238 398)  (1238 398)  LC_7 Logic Functioning bit
 (41 14)  (1239 398)  (1239 398)  LC_7 Logic Functioning bit
 (42 14)  (1240 398)  (1240 398)  LC_7 Logic Functioning bit
 (43 14)  (1241 398)  (1241 398)  LC_7 Logic Functioning bit
 (7 15)  (1205 399)  (1205 399)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (1224 399)  (1224 399)  routing T_23_24.lc_trk_g0_7 <X> T_23_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 399)  (1227 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (1230 399)  (1230 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1231 399)  (1231 399)  routing T_23_24.lc_trk_g2_1 <X> T_23_24.input_2_7
 (37 15)  (1235 399)  (1235 399)  LC_7 Logic Functioning bit
 (39 15)  (1237 399)  (1237 399)  LC_7 Logic Functioning bit
 (41 15)  (1239 399)  (1239 399)  LC_7 Logic Functioning bit
 (46 15)  (1244 399)  (1244 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_24_24

 (14 1)  (1266 385)  (1266 385)  routing T_24_24.sp4_r_v_b_35 <X> T_24_24.lc_trk_g0_0
 (17 1)  (1269 385)  (1269 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (1252 386)  (1252 386)  routing T_24_24.glb_netwk_6 <X> T_24_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 386)  (1253 386)  routing T_24_24.glb_netwk_6 <X> T_24_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 386)  (1254 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1252 388)  (1252 388)  routing T_24_24.lc_trk_g3_3 <X> T_24_24.wire_logic_cluster/lc_7/cen
 (1 4)  (1253 388)  (1253 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (1265 388)  (1265 388)  routing T_24_24.sp4_h_l_40 <X> T_24_24.sp4_v_b_5
 (14 4)  (1266 388)  (1266 388)  routing T_24_24.sp4_h_r_8 <X> T_24_24.lc_trk_g1_0
 (28 4)  (1280 388)  (1280 388)  routing T_24_24.lc_trk_g2_1 <X> T_24_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 388)  (1281 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 388)  (1284 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 388)  (1286 388)  routing T_24_24.lc_trk_g1_0 <X> T_24_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (1289 388)  (1289 388)  LC_2 Logic Functioning bit
 (39 4)  (1291 388)  (1291 388)  LC_2 Logic Functioning bit
 (40 4)  (1292 388)  (1292 388)  LC_2 Logic Functioning bit
 (41 4)  (1293 388)  (1293 388)  LC_2 Logic Functioning bit
 (42 4)  (1294 388)  (1294 388)  LC_2 Logic Functioning bit
 (43 4)  (1295 388)  (1295 388)  LC_2 Logic Functioning bit
 (45 4)  (1297 388)  (1297 388)  LC_2 Logic Functioning bit
 (46 4)  (1298 388)  (1298 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (1252 389)  (1252 389)  routing T_24_24.lc_trk_g3_3 <X> T_24_24.wire_logic_cluster/lc_7/cen
 (1 5)  (1253 389)  (1253 389)  routing T_24_24.lc_trk_g3_3 <X> T_24_24.wire_logic_cluster/lc_7/cen
 (12 5)  (1264 389)  (1264 389)  routing T_24_24.sp4_h_l_40 <X> T_24_24.sp4_v_b_5
 (15 5)  (1267 389)  (1267 389)  routing T_24_24.sp4_h_r_8 <X> T_24_24.lc_trk_g1_0
 (16 5)  (1268 389)  (1268 389)  routing T_24_24.sp4_h_r_8 <X> T_24_24.lc_trk_g1_0
 (17 5)  (1269 389)  (1269 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (29 5)  (1281 389)  (1281 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (40 5)  (1292 389)  (1292 389)  LC_2 Logic Functioning bit
 (42 5)  (1294 389)  (1294 389)  LC_2 Logic Functioning bit
 (12 8)  (1264 392)  (1264 392)  routing T_24_24.sp4_h_l_40 <X> T_24_24.sp4_h_r_8
 (15 8)  (1267 392)  (1267 392)  routing T_24_24.sp4_h_r_41 <X> T_24_24.lc_trk_g2_1
 (16 8)  (1268 392)  (1268 392)  routing T_24_24.sp4_h_r_41 <X> T_24_24.lc_trk_g2_1
 (17 8)  (1269 392)  (1269 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1270 392)  (1270 392)  routing T_24_24.sp4_h_r_41 <X> T_24_24.lc_trk_g2_1
 (13 9)  (1265 393)  (1265 393)  routing T_24_24.sp4_h_l_40 <X> T_24_24.sp4_h_r_8
 (18 9)  (1270 393)  (1270 393)  routing T_24_24.sp4_h_r_41 <X> T_24_24.lc_trk_g2_1
 (7 10)  (1259 394)  (1259 394)  Column buffer control bit: LH_colbuf_cntl_3

 (22 12)  (1274 396)  (1274 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1275 396)  (1275 396)  routing T_24_24.sp4_h_r_27 <X> T_24_24.lc_trk_g3_3
 (24 12)  (1276 396)  (1276 396)  routing T_24_24.sp4_h_r_27 <X> T_24_24.lc_trk_g3_3
 (21 13)  (1273 397)  (1273 397)  routing T_24_24.sp4_h_r_27 <X> T_24_24.lc_trk_g3_3
 (7 15)  (1259 399)  (1259 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_25_24

 (8 5)  (1314 389)  (1314 389)  routing T_25_24.sp4_h_l_41 <X> T_25_24.sp4_v_b_4
 (9 5)  (1315 389)  (1315 389)  routing T_25_24.sp4_h_l_41 <X> T_25_24.sp4_v_b_4
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_26_24

 (7 10)  (1355 394)  (1355 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_27_24

 (5 15)  (1407 399)  (1407 399)  routing T_27_24.sp4_h_l_44 <X> T_27_24.sp4_v_t_44


LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



RAM_Tile_8_23

 (7 1)  (403 369)  (403 369)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 370)  (396 370)  routing T_8_23.glb_netwk_6 <X> T_8_23.wire_bram/ram/RCLK
 (1 2)  (397 370)  (397 370)  routing T_8_23.glb_netwk_6 <X> T_8_23.wire_bram/ram/RCLK
 (2 2)  (398 370)  (398 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (13 2)  (409 370)  (409 370)  routing T_8_23.sp4_h_r_2 <X> T_8_23.sp4_v_t_39
 (12 3)  (408 371)  (408 371)  routing T_8_23.sp4_h_r_2 <X> T_8_23.sp4_v_t_39
 (28 4)  (424 372)  (424 372)  routing T_8_23.lc_trk_g2_7 <X> T_8_23.wire_bram/ram/WDATA_13
 (29 4)  (425 372)  (425 372)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_13
 (30 4)  (426 372)  (426 372)  routing T_8_23.lc_trk_g2_7 <X> T_8_23.wire_bram/ram/WDATA_13
 (30 5)  (426 373)  (426 373)  routing T_8_23.lc_trk_g2_7 <X> T_8_23.wire_bram/ram/WDATA_13
 (37 5)  (433 373)  (433 373)  Enable bit of Mux _out_links/OutMux7_2 => wire_bram/ram/RDATA_13 sp4_h_l_9
 (22 8)  (418 376)  (418 376)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (419 376)  (419 376)  routing T_8_23.sp12_v_b_19 <X> T_8_23.lc_trk_g2_3
 (21 9)  (417 377)  (417 377)  routing T_8_23.sp12_v_b_19 <X> T_8_23.lc_trk_g2_3
 (14 10)  (410 378)  (410 378)  routing T_8_23.sp4_v_b_28 <X> T_8_23.lc_trk_g2_4
 (21 10)  (417 378)  (417 378)  routing T_8_23.rgt_op_7 <X> T_8_23.lc_trk_g2_7
 (22 10)  (418 378)  (418 378)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (420 378)  (420 378)  routing T_8_23.rgt_op_7 <X> T_8_23.lc_trk_g2_7
 (8 11)  (404 379)  (404 379)  routing T_8_23.sp4_h_r_1 <X> T_8_23.sp4_v_t_42
 (9 11)  (405 379)  (405 379)  routing T_8_23.sp4_h_r_1 <X> T_8_23.sp4_v_t_42
 (10 11)  (406 379)  (406 379)  routing T_8_23.sp4_h_r_1 <X> T_8_23.sp4_v_t_42
 (16 11)  (412 379)  (412 379)  routing T_8_23.sp4_v_b_28 <X> T_8_23.lc_trk_g2_4
 (17 11)  (413 379)  (413 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (5 12)  (401 380)  (401 380)  routing T_8_23.sp4_v_t_44 <X> T_8_23.sp4_h_r_9
 (28 12)  (424 380)  (424 380)  routing T_8_23.lc_trk_g2_3 <X> T_8_23.wire_bram/ram/WDATA_9
 (29 12)  (425 380)  (425 380)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_9
 (40 12)  (436 380)  (436 380)  Enable bit of Mux _out_links/OutMuxa_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_29
 (30 13)  (426 381)  (426 381)  routing T_8_23.lc_trk_g2_3 <X> T_8_23.wire_bram/ram/WDATA_9
 (0 14)  (396 382)  (396 382)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.wire_bram/ram/RE
 (1 14)  (397 382)  (397 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (3 14)  (399 382)  (399 382)  routing T_8_23.sp12_h_r_1 <X> T_8_23.sp12_v_t_22
 (11 14)  (407 382)  (407 382)  routing T_8_23.sp4_h_r_5 <X> T_8_23.sp4_v_t_46
 (13 14)  (409 382)  (409 382)  routing T_8_23.sp4_h_r_5 <X> T_8_23.sp4_v_t_46
 (1 15)  (397 383)  (397 383)  routing T_8_23.lc_trk_g2_4 <X> T_8_23.wire_bram/ram/RE
 (3 15)  (399 383)  (399 383)  routing T_8_23.sp12_h_r_1 <X> T_8_23.sp12_v_t_22
 (12 15)  (408 383)  (408 383)  routing T_8_23.sp4_h_r_5 <X> T_8_23.sp4_v_t_46


LogicTile_9_23

 (21 0)  (459 368)  (459 368)  routing T_9_23.bnr_op_3 <X> T_9_23.lc_trk_g0_3
 (22 0)  (460 368)  (460 368)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (21 1)  (459 369)  (459 369)  routing T_9_23.bnr_op_3 <X> T_9_23.lc_trk_g0_3
 (22 1)  (460 369)  (460 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (438 370)  (438 370)  routing T_9_23.glb_netwk_6 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (1 2)  (439 370)  (439 370)  routing T_9_23.glb_netwk_6 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (2 2)  (440 370)  (440 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 4)  (455 372)  (455 372)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (456 372)  (456 372)  routing T_9_23.bnr_op_1 <X> T_9_23.lc_trk_g1_1
 (28 4)  (466 372)  (466 372)  routing T_9_23.lc_trk_g2_5 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 372)  (467 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 372)  (468 372)  routing T_9_23.lc_trk_g2_5 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 372)  (470 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 372)  (471 372)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 372)  (472 372)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 372)  (474 372)  LC_2 Logic Functioning bit
 (37 4)  (475 372)  (475 372)  LC_2 Logic Functioning bit
 (39 4)  (477 372)  (477 372)  LC_2 Logic Functioning bit
 (43 4)  (481 372)  (481 372)  LC_2 Logic Functioning bit
 (45 4)  (483 372)  (483 372)  LC_2 Logic Functioning bit
 (18 5)  (456 373)  (456 373)  routing T_9_23.bnr_op_1 <X> T_9_23.lc_trk_g1_1
 (26 5)  (464 373)  (464 373)  routing T_9_23.lc_trk_g0_2 <X> T_9_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 373)  (467 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 373)  (469 373)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 373)  (470 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (472 373)  (472 373)  routing T_9_23.lc_trk_g1_1 <X> T_9_23.input_2_2
 (36 5)  (474 373)  (474 373)  LC_2 Logic Functioning bit
 (37 5)  (475 373)  (475 373)  LC_2 Logic Functioning bit
 (38 5)  (476 373)  (476 373)  LC_2 Logic Functioning bit
 (39 5)  (477 373)  (477 373)  LC_2 Logic Functioning bit
 (48 5)  (486 373)  (486 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (489 373)  (489 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (459 374)  (459 374)  routing T_9_23.wire_logic_cluster/lc_7/out <X> T_9_23.lc_trk_g1_7
 (22 6)  (460 374)  (460 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 8)  (455 376)  (455 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (15 9)  (453 377)  (453 377)  routing T_9_23.sp4_v_t_29 <X> T_9_23.lc_trk_g2_0
 (16 9)  (454 377)  (454 377)  routing T_9_23.sp4_v_t_29 <X> T_9_23.lc_trk_g2_0
 (17 9)  (455 377)  (455 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (11 10)  (449 378)  (449 378)  routing T_9_23.sp4_h_r_2 <X> T_9_23.sp4_v_t_45
 (13 10)  (451 378)  (451 378)  routing T_9_23.sp4_h_r_2 <X> T_9_23.sp4_v_t_45
 (15 10)  (453 378)  (453 378)  routing T_9_23.sp4_h_l_16 <X> T_9_23.lc_trk_g2_5
 (16 10)  (454 378)  (454 378)  routing T_9_23.sp4_h_l_16 <X> T_9_23.lc_trk_g2_5
 (17 10)  (455 378)  (455 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (32 10)  (470 378)  (470 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 378)  (471 378)  routing T_9_23.lc_trk_g2_0 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (475 378)  (475 378)  LC_5 Logic Functioning bit
 (39 10)  (477 378)  (477 378)  LC_5 Logic Functioning bit
 (8 11)  (446 379)  (446 379)  routing T_9_23.sp4_h_r_7 <X> T_9_23.sp4_v_t_42
 (9 11)  (447 379)  (447 379)  routing T_9_23.sp4_h_r_7 <X> T_9_23.sp4_v_t_42
 (12 11)  (450 379)  (450 379)  routing T_9_23.sp4_h_r_2 <X> T_9_23.sp4_v_t_45
 (18 11)  (456 379)  (456 379)  routing T_9_23.sp4_h_l_16 <X> T_9_23.lc_trk_g2_5
 (28 11)  (466 379)  (466 379)  routing T_9_23.lc_trk_g2_1 <X> T_9_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 379)  (467 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (474 379)  (474 379)  LC_5 Logic Functioning bit
 (38 11)  (476 379)  (476 379)  LC_5 Logic Functioning bit
 (48 11)  (486 379)  (486 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (25 12)  (463 380)  (463 380)  routing T_9_23.wire_logic_cluster/lc_2/out <X> T_9_23.lc_trk_g3_2
 (19 13)  (457 381)  (457 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (460 381)  (460 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 14)  (464 382)  (464 382)  routing T_9_23.lc_trk_g2_5 <X> T_9_23.wire_logic_cluster/lc_7/in_0
 (29 14)  (467 382)  (467 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 382)  (469 382)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 382)  (470 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 382)  (472 382)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 382)  (474 382)  LC_7 Logic Functioning bit
 (37 14)  (475 382)  (475 382)  LC_7 Logic Functioning bit
 (39 14)  (477 382)  (477 382)  LC_7 Logic Functioning bit
 (43 14)  (481 382)  (481 382)  LC_7 Logic Functioning bit
 (45 14)  (483 382)  (483 382)  LC_7 Logic Functioning bit
 (53 14)  (491 382)  (491 382)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (28 15)  (466 383)  (466 383)  routing T_9_23.lc_trk_g2_5 <X> T_9_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 383)  (467 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 383)  (468 383)  routing T_9_23.lc_trk_g0_2 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 383)  (469 383)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 383)  (470 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (473 383)  (473 383)  routing T_9_23.lc_trk_g0_3 <X> T_9_23.input_2_7
 (36 15)  (474 383)  (474 383)  LC_7 Logic Functioning bit
 (37 15)  (475 383)  (475 383)  LC_7 Logic Functioning bit
 (38 15)  (476 383)  (476 383)  LC_7 Logic Functioning bit
 (39 15)  (477 383)  (477 383)  LC_7 Logic Functioning bit


LogicTile_10_23

 (0 2)  (492 370)  (492 370)  routing T_10_23.glb_netwk_6 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (1 2)  (493 370)  (493 370)  routing T_10_23.glb_netwk_6 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (2 2)  (494 370)  (494 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 4)  (508 372)  (508 372)  routing T_10_23.sp4_v_b_9 <X> T_10_23.lc_trk_g1_1
 (17 4)  (509 372)  (509 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (510 372)  (510 372)  routing T_10_23.sp4_v_b_9 <X> T_10_23.lc_trk_g1_1
 (18 5)  (510 373)  (510 373)  routing T_10_23.sp4_v_b_9 <X> T_10_23.lc_trk_g1_1
 (17 6)  (509 374)  (509 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 374)  (510 374)  routing T_10_23.wire_logic_cluster/lc_5/out <X> T_10_23.lc_trk_g1_5
 (15 7)  (507 375)  (507 375)  routing T_10_23.sp4_v_t_9 <X> T_10_23.lc_trk_g1_4
 (16 7)  (508 375)  (508 375)  routing T_10_23.sp4_v_t_9 <X> T_10_23.lc_trk_g1_4
 (17 7)  (509 375)  (509 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (14 8)  (506 376)  (506 376)  routing T_10_23.sp4_v_t_21 <X> T_10_23.lc_trk_g2_0
 (14 9)  (506 377)  (506 377)  routing T_10_23.sp4_v_t_21 <X> T_10_23.lc_trk_g2_0
 (16 9)  (508 377)  (508 377)  routing T_10_23.sp4_v_t_21 <X> T_10_23.lc_trk_g2_0
 (17 9)  (509 377)  (509 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (14 10)  (506 378)  (506 378)  routing T_10_23.sp4_h_r_44 <X> T_10_23.lc_trk_g2_4
 (22 10)  (514 378)  (514 378)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (516 378)  (516 378)  routing T_10_23.tnr_op_7 <X> T_10_23.lc_trk_g2_7
 (26 10)  (518 378)  (518 378)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 378)  (520 378)  routing T_10_23.lc_trk_g2_0 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 378)  (521 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 378)  (523 378)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 378)  (524 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 378)  (526 378)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 378)  (527 378)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.input_2_5
 (36 10)  (528 378)  (528 378)  LC_5 Logic Functioning bit
 (37 10)  (529 378)  (529 378)  LC_5 Logic Functioning bit
 (39 10)  (531 378)  (531 378)  LC_5 Logic Functioning bit
 (43 10)  (535 378)  (535 378)  LC_5 Logic Functioning bit
 (45 10)  (537 378)  (537 378)  LC_5 Logic Functioning bit
 (46 10)  (538 378)  (538 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (53 10)  (545 378)  (545 378)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (506 379)  (506 379)  routing T_10_23.sp4_h_r_44 <X> T_10_23.lc_trk_g2_4
 (15 11)  (507 379)  (507 379)  routing T_10_23.sp4_h_r_44 <X> T_10_23.lc_trk_g2_4
 (16 11)  (508 379)  (508 379)  routing T_10_23.sp4_h_r_44 <X> T_10_23.lc_trk_g2_4
 (17 11)  (509 379)  (509 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (518 379)  (518 379)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 379)  (520 379)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 379)  (521 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 379)  (524 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (526 379)  (526 379)  routing T_10_23.lc_trk_g1_4 <X> T_10_23.input_2_5
 (36 11)  (528 379)  (528 379)  LC_5 Logic Functioning bit
 (37 11)  (529 379)  (529 379)  LC_5 Logic Functioning bit
 (38 11)  (530 379)  (530 379)  LC_5 Logic Functioning bit
 (39 11)  (531 379)  (531 379)  LC_5 Logic Functioning bit
 (28 14)  (520 382)  (520 382)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 382)  (521 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 382)  (522 382)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 382)  (524 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 382)  (526 382)  routing T_10_23.lc_trk_g1_1 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (41 14)  (533 382)  (533 382)  LC_7 Logic Functioning bit
 (43 14)  (535 382)  (535 382)  LC_7 Logic Functioning bit
 (41 15)  (533 383)  (533 383)  LC_7 Logic Functioning bit
 (43 15)  (535 383)  (535 383)  LC_7 Logic Functioning bit
 (51 15)  (543 383)  (543 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_23

 (27 0)  (573 368)  (573 368)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 368)  (574 368)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 368)  (575 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 368)  (578 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 368)  (582 368)  LC_0 Logic Functioning bit
 (39 0)  (585 368)  (585 368)  LC_0 Logic Functioning bit
 (41 0)  (587 368)  (587 368)  LC_0 Logic Functioning bit
 (42 0)  (588 368)  (588 368)  LC_0 Logic Functioning bit
 (44 0)  (590 368)  (590 368)  LC_0 Logic Functioning bit
 (45 0)  (591 368)  (591 368)  LC_0 Logic Functioning bit
 (36 1)  (582 369)  (582 369)  LC_0 Logic Functioning bit
 (39 1)  (585 369)  (585 369)  LC_0 Logic Functioning bit
 (41 1)  (587 369)  (587 369)  LC_0 Logic Functioning bit
 (42 1)  (588 369)  (588 369)  LC_0 Logic Functioning bit
 (50 1)  (596 369)  (596 369)  Carry_In_Mux bit 

 (0 2)  (546 370)  (546 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (1 2)  (547 370)  (547 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 2)  (548 370)  (548 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (573 370)  (573 370)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 370)  (574 370)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 370)  (575 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 370)  (578 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 370)  (582 370)  LC_1 Logic Functioning bit
 (39 2)  (585 370)  (585 370)  LC_1 Logic Functioning bit
 (41 2)  (587 370)  (587 370)  LC_1 Logic Functioning bit
 (42 2)  (588 370)  (588 370)  LC_1 Logic Functioning bit
 (44 2)  (590 370)  (590 370)  LC_1 Logic Functioning bit
 (45 2)  (591 370)  (591 370)  LC_1 Logic Functioning bit
 (36 3)  (582 371)  (582 371)  LC_1 Logic Functioning bit
 (39 3)  (585 371)  (585 371)  LC_1 Logic Functioning bit
 (41 3)  (587 371)  (587 371)  LC_1 Logic Functioning bit
 (42 3)  (588 371)  (588 371)  LC_1 Logic Functioning bit
 (0 4)  (546 372)  (546 372)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_7/cen
 (1 4)  (547 372)  (547 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (567 372)  (567 372)  routing T_11_23.wire_logic_cluster/lc_3/out <X> T_11_23.lc_trk_g1_3
 (22 4)  (568 372)  (568 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 372)  (571 372)  routing T_11_23.wire_logic_cluster/lc_2/out <X> T_11_23.lc_trk_g1_2
 (27 4)  (573 372)  (573 372)  routing T_11_23.lc_trk_g1_2 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 372)  (575 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 372)  (578 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 372)  (582 372)  LC_2 Logic Functioning bit
 (39 4)  (585 372)  (585 372)  LC_2 Logic Functioning bit
 (41 4)  (587 372)  (587 372)  LC_2 Logic Functioning bit
 (42 4)  (588 372)  (588 372)  LC_2 Logic Functioning bit
 (44 4)  (590 372)  (590 372)  LC_2 Logic Functioning bit
 (45 4)  (591 372)  (591 372)  LC_2 Logic Functioning bit
 (1 5)  (547 373)  (547 373)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_7/cen
 (22 5)  (568 373)  (568 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (576 373)  (576 373)  routing T_11_23.lc_trk_g1_2 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 373)  (582 373)  LC_2 Logic Functioning bit
 (39 5)  (585 373)  (585 373)  LC_2 Logic Functioning bit
 (41 5)  (587 373)  (587 373)  LC_2 Logic Functioning bit
 (42 5)  (588 373)  (588 373)  LC_2 Logic Functioning bit
 (12 6)  (558 374)  (558 374)  routing T_11_23.sp4_v_t_46 <X> T_11_23.sp4_h_l_40
 (17 6)  (563 374)  (563 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 374)  (564 374)  routing T_11_23.wire_logic_cluster/lc_5/out <X> T_11_23.lc_trk_g1_5
 (21 6)  (567 374)  (567 374)  routing T_11_23.wire_logic_cluster/lc_7/out <X> T_11_23.lc_trk_g1_7
 (22 6)  (568 374)  (568 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 374)  (571 374)  routing T_11_23.wire_logic_cluster/lc_6/out <X> T_11_23.lc_trk_g1_6
 (27 6)  (573 374)  (573 374)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 374)  (575 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 374)  (578 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 374)  (582 374)  LC_3 Logic Functioning bit
 (39 6)  (585 374)  (585 374)  LC_3 Logic Functioning bit
 (41 6)  (587 374)  (587 374)  LC_3 Logic Functioning bit
 (42 6)  (588 374)  (588 374)  LC_3 Logic Functioning bit
 (44 6)  (590 374)  (590 374)  LC_3 Logic Functioning bit
 (45 6)  (591 374)  (591 374)  LC_3 Logic Functioning bit
 (11 7)  (557 375)  (557 375)  routing T_11_23.sp4_v_t_46 <X> T_11_23.sp4_h_l_40
 (13 7)  (559 375)  (559 375)  routing T_11_23.sp4_v_t_46 <X> T_11_23.sp4_h_l_40
 (22 7)  (568 375)  (568 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (576 375)  (576 375)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 375)  (582 375)  LC_3 Logic Functioning bit
 (39 7)  (585 375)  (585 375)  LC_3 Logic Functioning bit
 (41 7)  (587 375)  (587 375)  LC_3 Logic Functioning bit
 (42 7)  (588 375)  (588 375)  LC_3 Logic Functioning bit
 (25 8)  (571 376)  (571 376)  routing T_11_23.sp4_v_b_26 <X> T_11_23.lc_trk_g2_2
 (27 8)  (573 376)  (573 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 376)  (574 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 376)  (575 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 376)  (576 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 376)  (578 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (582 376)  (582 376)  LC_4 Logic Functioning bit
 (39 8)  (585 376)  (585 376)  LC_4 Logic Functioning bit
 (41 8)  (587 376)  (587 376)  LC_4 Logic Functioning bit
 (42 8)  (588 376)  (588 376)  LC_4 Logic Functioning bit
 (44 8)  (590 376)  (590 376)  LC_4 Logic Functioning bit
 (45 8)  (591 376)  (591 376)  LC_4 Logic Functioning bit
 (22 9)  (568 377)  (568 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (569 377)  (569 377)  routing T_11_23.sp4_v_b_26 <X> T_11_23.lc_trk_g2_2
 (36 9)  (582 377)  (582 377)  LC_4 Logic Functioning bit
 (39 9)  (585 377)  (585 377)  LC_4 Logic Functioning bit
 (41 9)  (587 377)  (587 377)  LC_4 Logic Functioning bit
 (42 9)  (588 377)  (588 377)  LC_4 Logic Functioning bit
 (51 9)  (597 377)  (597 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (560 378)  (560 378)  routing T_11_23.sp4_v_t_17 <X> T_11_23.lc_trk_g2_4
 (27 10)  (573 378)  (573 378)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 378)  (575 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 378)  (576 378)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 378)  (578 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (582 378)  (582 378)  LC_5 Logic Functioning bit
 (39 10)  (585 378)  (585 378)  LC_5 Logic Functioning bit
 (41 10)  (587 378)  (587 378)  LC_5 Logic Functioning bit
 (42 10)  (588 378)  (588 378)  LC_5 Logic Functioning bit
 (44 10)  (590 378)  (590 378)  LC_5 Logic Functioning bit
 (45 10)  (591 378)  (591 378)  LC_5 Logic Functioning bit
 (16 11)  (562 379)  (562 379)  routing T_11_23.sp4_v_t_17 <X> T_11_23.lc_trk_g2_4
 (17 11)  (563 379)  (563 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (36 11)  (582 379)  (582 379)  LC_5 Logic Functioning bit
 (39 11)  (585 379)  (585 379)  LC_5 Logic Functioning bit
 (41 11)  (587 379)  (587 379)  LC_5 Logic Functioning bit
 (42 11)  (588 379)  (588 379)  LC_5 Logic Functioning bit
 (10 12)  (556 380)  (556 380)  routing T_11_23.sp4_v_t_40 <X> T_11_23.sp4_h_r_10
 (14 12)  (560 380)  (560 380)  routing T_11_23.wire_logic_cluster/lc_0/out <X> T_11_23.lc_trk_g3_0
 (17 12)  (563 380)  (563 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 380)  (564 380)  routing T_11_23.wire_logic_cluster/lc_1/out <X> T_11_23.lc_trk_g3_1
 (27 12)  (573 380)  (573 380)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 380)  (575 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 380)  (576 380)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 380)  (578 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (582 380)  (582 380)  LC_6 Logic Functioning bit
 (39 12)  (585 380)  (585 380)  LC_6 Logic Functioning bit
 (41 12)  (587 380)  (587 380)  LC_6 Logic Functioning bit
 (42 12)  (588 380)  (588 380)  LC_6 Logic Functioning bit
 (44 12)  (590 380)  (590 380)  LC_6 Logic Functioning bit
 (45 12)  (591 380)  (591 380)  LC_6 Logic Functioning bit
 (17 13)  (563 381)  (563 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (576 381)  (576 381)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 381)  (582 381)  LC_6 Logic Functioning bit
 (39 13)  (585 381)  (585 381)  LC_6 Logic Functioning bit
 (41 13)  (587 381)  (587 381)  LC_6 Logic Functioning bit
 (42 13)  (588 381)  (588 381)  LC_6 Logic Functioning bit
 (0 14)  (546 382)  (546 382)  routing T_11_23.lc_trk_g2_4 <X> T_11_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 382)  (547 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 382)  (560 382)  routing T_11_23.wire_logic_cluster/lc_4/out <X> T_11_23.lc_trk_g3_4
 (27 14)  (573 382)  (573 382)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 382)  (575 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 382)  (576 382)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 382)  (578 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (582 382)  (582 382)  LC_7 Logic Functioning bit
 (39 14)  (585 382)  (585 382)  LC_7 Logic Functioning bit
 (41 14)  (587 382)  (587 382)  LC_7 Logic Functioning bit
 (42 14)  (588 382)  (588 382)  LC_7 Logic Functioning bit
 (45 14)  (591 382)  (591 382)  LC_7 Logic Functioning bit
 (1 15)  (547 383)  (547 383)  routing T_11_23.lc_trk_g2_4 <X> T_11_23.wire_logic_cluster/lc_7/s_r
 (8 15)  (554 383)  (554 383)  routing T_11_23.sp4_h_r_10 <X> T_11_23.sp4_v_t_47
 (9 15)  (555 383)  (555 383)  routing T_11_23.sp4_h_r_10 <X> T_11_23.sp4_v_t_47
 (17 15)  (563 383)  (563 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (576 383)  (576 383)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 383)  (582 383)  LC_7 Logic Functioning bit
 (39 15)  (585 383)  (585 383)  LC_7 Logic Functioning bit
 (41 15)  (587 383)  (587 383)  LC_7 Logic Functioning bit
 (42 15)  (588 383)  (588 383)  LC_7 Logic Functioning bit


LogicTile_12_23

 (12 0)  (612 368)  (612 368)  routing T_12_23.sp4_v_t_39 <X> T_12_23.sp4_h_r_2
 (15 0)  (615 368)  (615 368)  routing T_12_23.top_op_1 <X> T_12_23.lc_trk_g0_1
 (17 0)  (617 368)  (617 368)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (621 368)  (621 368)  routing T_12_23.wire_logic_cluster/lc_3/out <X> T_12_23.lc_trk_g0_3
 (22 0)  (622 368)  (622 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (628 368)  (628 368)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 368)  (629 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 368)  (630 368)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 368)  (632 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 368)  (634 368)  routing T_12_23.lc_trk_g1_0 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 368)  (635 368)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.input_2_0
 (36 0)  (636 368)  (636 368)  LC_0 Logic Functioning bit
 (37 0)  (637 368)  (637 368)  LC_0 Logic Functioning bit
 (39 0)  (639 368)  (639 368)  LC_0 Logic Functioning bit
 (43 0)  (643 368)  (643 368)  LC_0 Logic Functioning bit
 (45 0)  (645 368)  (645 368)  LC_0 Logic Functioning bit
 (48 0)  (648 368)  (648 368)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (18 1)  (618 369)  (618 369)  routing T_12_23.top_op_1 <X> T_12_23.lc_trk_g0_1
 (26 1)  (626 369)  (626 369)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 369)  (628 369)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 369)  (629 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 369)  (630 369)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 369)  (632 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (633 369)  (633 369)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.input_2_0
 (34 1)  (634 369)  (634 369)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.input_2_0
 (35 1)  (635 369)  (635 369)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.input_2_0
 (36 1)  (636 369)  (636 369)  LC_0 Logic Functioning bit
 (37 1)  (637 369)  (637 369)  LC_0 Logic Functioning bit
 (38 1)  (638 369)  (638 369)  LC_0 Logic Functioning bit
 (39 1)  (639 369)  (639 369)  LC_0 Logic Functioning bit
 (0 2)  (600 370)  (600 370)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (1 2)  (601 370)  (601 370)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (2 2)  (602 370)  (602 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 370)  (615 370)  routing T_12_23.top_op_5 <X> T_12_23.lc_trk_g0_5
 (17 2)  (617 370)  (617 370)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (621 370)  (621 370)  routing T_12_23.wire_logic_cluster/lc_7/out <X> T_12_23.lc_trk_g0_7
 (22 2)  (622 370)  (622 370)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (18 3)  (618 371)  (618 371)  routing T_12_23.top_op_5 <X> T_12_23.lc_trk_g0_5
 (14 4)  (614 372)  (614 372)  routing T_12_23.wire_logic_cluster/lc_0/out <X> T_12_23.lc_trk_g1_0
 (22 4)  (622 372)  (622 372)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 372)  (624 372)  routing T_12_23.top_op_3 <X> T_12_23.lc_trk_g1_3
 (28 4)  (628 372)  (628 372)  routing T_12_23.lc_trk_g2_3 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 372)  (629 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 372)  (632 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 372)  (633 372)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 372)  (634 372)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 372)  (636 372)  LC_2 Logic Functioning bit
 (37 4)  (637 372)  (637 372)  LC_2 Logic Functioning bit
 (39 4)  (639 372)  (639 372)  LC_2 Logic Functioning bit
 (43 4)  (643 372)  (643 372)  LC_2 Logic Functioning bit
 (45 4)  (645 372)  (645 372)  LC_2 Logic Functioning bit
 (11 5)  (611 373)  (611 373)  routing T_12_23.sp4_h_l_44 <X> T_12_23.sp4_h_r_5
 (13 5)  (613 373)  (613 373)  routing T_12_23.sp4_h_l_44 <X> T_12_23.sp4_h_r_5
 (17 5)  (617 373)  (617 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (621 373)  (621 373)  routing T_12_23.top_op_3 <X> T_12_23.lc_trk_g1_3
 (28 5)  (628 373)  (628 373)  routing T_12_23.lc_trk_g2_0 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 373)  (629 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 373)  (630 373)  routing T_12_23.lc_trk_g2_3 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 373)  (631 373)  routing T_12_23.lc_trk_g3_2 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 373)  (632 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (633 373)  (633 373)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.input_2_2
 (35 5)  (635 373)  (635 373)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.input_2_2
 (36 5)  (636 373)  (636 373)  LC_2 Logic Functioning bit
 (38 5)  (638 373)  (638 373)  LC_2 Logic Functioning bit
 (14 6)  (614 374)  (614 374)  routing T_12_23.wire_logic_cluster/lc_4/out <X> T_12_23.lc_trk_g1_4
 (17 6)  (617 374)  (617 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 374)  (618 374)  routing T_12_23.wire_logic_cluster/lc_5/out <X> T_12_23.lc_trk_g1_5
 (27 6)  (627 374)  (627 374)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 374)  (629 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 374)  (632 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 374)  (633 374)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 374)  (636 374)  LC_3 Logic Functioning bit
 (38 6)  (638 374)  (638 374)  LC_3 Logic Functioning bit
 (41 6)  (641 374)  (641 374)  LC_3 Logic Functioning bit
 (45 6)  (645 374)  (645 374)  LC_3 Logic Functioning bit
 (13 7)  (613 375)  (613 375)  routing T_12_23.sp4_v_b_0 <X> T_12_23.sp4_h_l_40
 (17 7)  (617 375)  (617 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (626 375)  (626 375)  routing T_12_23.lc_trk_g0_3 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 375)  (629 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 375)  (630 375)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 375)  (631 375)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 375)  (632 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (633 375)  (633 375)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.input_2_3
 (34 7)  (634 375)  (634 375)  routing T_12_23.lc_trk_g3_0 <X> T_12_23.input_2_3
 (36 7)  (636 375)  (636 375)  LC_3 Logic Functioning bit
 (39 7)  (639 375)  (639 375)  LC_3 Logic Functioning bit
 (40 7)  (640 375)  (640 375)  LC_3 Logic Functioning bit
 (21 8)  (621 376)  (621 376)  routing T_12_23.sp4_h_r_35 <X> T_12_23.lc_trk_g2_3
 (22 8)  (622 376)  (622 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (623 376)  (623 376)  routing T_12_23.sp4_h_r_35 <X> T_12_23.lc_trk_g2_3
 (24 8)  (624 376)  (624 376)  routing T_12_23.sp4_h_r_35 <X> T_12_23.lc_trk_g2_3
 (25 8)  (625 376)  (625 376)  routing T_12_23.sp4_v_t_23 <X> T_12_23.lc_trk_g2_2
 (29 8)  (629 376)  (629 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 376)  (630 376)  routing T_12_23.lc_trk_g0_5 <X> T_12_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 376)  (631 376)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 376)  (632 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 376)  (634 376)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 376)  (636 376)  LC_4 Logic Functioning bit
 (37 8)  (637 376)  (637 376)  LC_4 Logic Functioning bit
 (39 8)  (639 376)  (639 376)  LC_4 Logic Functioning bit
 (43 8)  (643 376)  (643 376)  LC_4 Logic Functioning bit
 (45 8)  (645 376)  (645 376)  LC_4 Logic Functioning bit
 (14 9)  (614 377)  (614 377)  routing T_12_23.tnl_op_0 <X> T_12_23.lc_trk_g2_0
 (15 9)  (615 377)  (615 377)  routing T_12_23.tnl_op_0 <X> T_12_23.lc_trk_g2_0
 (17 9)  (617 377)  (617 377)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (622 377)  (622 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (623 377)  (623 377)  routing T_12_23.sp4_v_t_23 <X> T_12_23.lc_trk_g2_2
 (25 9)  (625 377)  (625 377)  routing T_12_23.sp4_v_t_23 <X> T_12_23.lc_trk_g2_2
 (28 9)  (628 377)  (628 377)  routing T_12_23.lc_trk_g2_0 <X> T_12_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 377)  (629 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 377)  (632 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (633 377)  (633 377)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.input_2_4
 (35 9)  (635 377)  (635 377)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.input_2_4
 (36 9)  (636 377)  (636 377)  LC_4 Logic Functioning bit
 (38 9)  (638 377)  (638 377)  LC_4 Logic Functioning bit
 (52 9)  (652 377)  (652 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (22 10)  (622 378)  (622 378)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (624 378)  (624 378)  routing T_12_23.tnl_op_7 <X> T_12_23.lc_trk_g2_7
 (26 10)  (626 378)  (626 378)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 378)  (628 378)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 378)  (629 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 378)  (631 378)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 378)  (632 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 378)  (634 378)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 378)  (635 378)  routing T_12_23.lc_trk_g0_7 <X> T_12_23.input_2_5
 (36 10)  (636 378)  (636 378)  LC_5 Logic Functioning bit
 (37 10)  (637 378)  (637 378)  LC_5 Logic Functioning bit
 (39 10)  (639 378)  (639 378)  LC_5 Logic Functioning bit
 (43 10)  (643 378)  (643 378)  LC_5 Logic Functioning bit
 (45 10)  (645 378)  (645 378)  LC_5 Logic Functioning bit
 (21 11)  (621 379)  (621 379)  routing T_12_23.tnl_op_7 <X> T_12_23.lc_trk_g2_7
 (26 11)  (626 379)  (626 379)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 379)  (628 379)  routing T_12_23.lc_trk_g2_7 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 379)  (629 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 379)  (630 379)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 379)  (632 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (635 379)  (635 379)  routing T_12_23.lc_trk_g0_7 <X> T_12_23.input_2_5
 (36 11)  (636 379)  (636 379)  LC_5 Logic Functioning bit
 (37 11)  (637 379)  (637 379)  LC_5 Logic Functioning bit
 (38 11)  (638 379)  (638 379)  LC_5 Logic Functioning bit
 (39 11)  (639 379)  (639 379)  LC_5 Logic Functioning bit
 (48 11)  (648 379)  (648 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (25 12)  (625 380)  (625 380)  routing T_12_23.wire_logic_cluster/lc_2/out <X> T_12_23.lc_trk_g3_2
 (29 12)  (629 380)  (629 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 380)  (631 380)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 380)  (632 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 380)  (633 380)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 380)  (634 380)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 380)  (636 380)  LC_6 Logic Functioning bit
 (37 12)  (637 380)  (637 380)  LC_6 Logic Functioning bit
 (39 12)  (639 380)  (639 380)  LC_6 Logic Functioning bit
 (43 12)  (643 380)  (643 380)  LC_6 Logic Functioning bit
 (45 12)  (645 380)  (645 380)  LC_6 Logic Functioning bit
 (14 13)  (614 381)  (614 381)  routing T_12_23.tnl_op_0 <X> T_12_23.lc_trk_g3_0
 (15 13)  (615 381)  (615 381)  routing T_12_23.tnl_op_0 <X> T_12_23.lc_trk_g3_0
 (17 13)  (617 381)  (617 381)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (622 381)  (622 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (628 381)  (628 381)  routing T_12_23.lc_trk_g2_0 <X> T_12_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 381)  (629 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 381)  (630 381)  routing T_12_23.lc_trk_g0_3 <X> T_12_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 381)  (631 381)  routing T_12_23.lc_trk_g3_6 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 381)  (632 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (633 381)  (633 381)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.input_2_6
 (35 13)  (635 381)  (635 381)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.input_2_6
 (36 13)  (636 381)  (636 381)  LC_6 Logic Functioning bit
 (38 13)  (638 381)  (638 381)  LC_6 Logic Functioning bit
 (22 14)  (622 382)  (622 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (623 382)  (623 382)  routing T_12_23.sp4_v_b_47 <X> T_12_23.lc_trk_g3_7
 (24 14)  (624 382)  (624 382)  routing T_12_23.sp4_v_b_47 <X> T_12_23.lc_trk_g3_7
 (25 14)  (625 382)  (625 382)  routing T_12_23.wire_logic_cluster/lc_6/out <X> T_12_23.lc_trk_g3_6
 (26 14)  (626 382)  (626 382)  routing T_12_23.lc_trk_g0_7 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 382)  (628 382)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 382)  (629 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 382)  (632 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 382)  (633 382)  routing T_12_23.lc_trk_g2_0 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 382)  (636 382)  LC_7 Logic Functioning bit
 (41 14)  (641 382)  (641 382)  LC_7 Logic Functioning bit
 (43 14)  (643 382)  (643 382)  LC_7 Logic Functioning bit
 (45 14)  (645 382)  (645 382)  LC_7 Logic Functioning bit
 (22 15)  (622 383)  (622 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (626 383)  (626 383)  routing T_12_23.lc_trk_g0_7 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 383)  (629 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 383)  (630 383)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 383)  (632 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (636 383)  (636 383)  LC_7 Logic Functioning bit
 (40 15)  (640 383)  (640 383)  LC_7 Logic Functioning bit
 (42 15)  (642 383)  (642 383)  LC_7 Logic Functioning bit


LogicTile_13_23

 (14 0)  (668 368)  (668 368)  routing T_13_23.wire_logic_cluster/lc_0/out <X> T_13_23.lc_trk_g0_0
 (17 0)  (671 368)  (671 368)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 368)  (672 368)  routing T_13_23.wire_logic_cluster/lc_1/out <X> T_13_23.lc_trk_g0_1
 (25 0)  (679 368)  (679 368)  routing T_13_23.sp4_v_b_2 <X> T_13_23.lc_trk_g0_2
 (27 0)  (681 368)  (681 368)  routing T_13_23.lc_trk_g1_0 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 368)  (683 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 368)  (685 368)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 368)  (686 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 368)  (687 368)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 368)  (688 368)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 368)  (689 368)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.input_2_0
 (36 0)  (690 368)  (690 368)  LC_0 Logic Functioning bit
 (38 0)  (692 368)  (692 368)  LC_0 Logic Functioning bit
 (41 0)  (695 368)  (695 368)  LC_0 Logic Functioning bit
 (43 0)  (697 368)  (697 368)  LC_0 Logic Functioning bit
 (45 0)  (699 368)  (699 368)  LC_0 Logic Functioning bit
 (8 1)  (662 369)  (662 369)  routing T_13_23.sp4_h_r_1 <X> T_13_23.sp4_v_b_1
 (17 1)  (671 369)  (671 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (676 369)  (676 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 369)  (677 369)  routing T_13_23.sp4_v_b_2 <X> T_13_23.lc_trk_g0_2
 (29 1)  (683 369)  (683 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 369)  (686 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (688 369)  (688 369)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.input_2_0
 (35 1)  (689 369)  (689 369)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.input_2_0
 (36 1)  (690 369)  (690 369)  LC_0 Logic Functioning bit
 (39 1)  (693 369)  (693 369)  LC_0 Logic Functioning bit
 (40 1)  (694 369)  (694 369)  LC_0 Logic Functioning bit
 (42 1)  (696 369)  (696 369)  LC_0 Logic Functioning bit
 (48 1)  (702 369)  (702 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (654 370)  (654 370)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (1 2)  (655 370)  (655 370)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 2)  (656 370)  (656 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (682 370)  (682 370)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 370)  (683 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 370)  (686 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (691 370)  (691 370)  LC_1 Logic Functioning bit
 (42 2)  (696 370)  (696 370)  LC_1 Logic Functioning bit
 (45 2)  (699 370)  (699 370)  LC_1 Logic Functioning bit
 (11 3)  (665 371)  (665 371)  routing T_13_23.sp4_h_r_6 <X> T_13_23.sp4_h_l_39
 (13 3)  (667 371)  (667 371)  routing T_13_23.sp4_h_r_6 <X> T_13_23.sp4_h_l_39
 (19 3)  (673 371)  (673 371)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (26 3)  (680 371)  (680 371)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 371)  (681 371)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 371)  (683 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 371)  (684 371)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 371)  (685 371)  routing T_13_23.lc_trk_g0_2 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 371)  (686 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (690 371)  (690 371)  LC_1 Logic Functioning bit
 (37 3)  (691 371)  (691 371)  LC_1 Logic Functioning bit
 (38 3)  (692 371)  (692 371)  LC_1 Logic Functioning bit
 (42 3)  (696 371)  (696 371)  LC_1 Logic Functioning bit
 (48 3)  (702 371)  (702 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (705 371)  (705 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 4)  (657 372)  (657 372)  routing T_13_23.sp12_v_b_0 <X> T_13_23.sp12_h_r_0
 (15 4)  (669 372)  (669 372)  routing T_13_23.bot_op_1 <X> T_13_23.lc_trk_g1_1
 (17 4)  (671 372)  (671 372)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (681 372)  (681 372)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 372)  (683 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 372)  (684 372)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 372)  (685 372)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 372)  (686 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 372)  (687 372)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 372)  (688 372)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 372)  (690 372)  LC_2 Logic Functioning bit
 (37 4)  (691 372)  (691 372)  LC_2 Logic Functioning bit
 (39 4)  (693 372)  (693 372)  LC_2 Logic Functioning bit
 (41 4)  (695 372)  (695 372)  LC_2 Logic Functioning bit
 (43 4)  (697 372)  (697 372)  LC_2 Logic Functioning bit
 (3 5)  (657 373)  (657 373)  routing T_13_23.sp12_v_b_0 <X> T_13_23.sp12_h_r_0
 (14 5)  (668 373)  (668 373)  routing T_13_23.top_op_0 <X> T_13_23.lc_trk_g1_0
 (15 5)  (669 373)  (669 373)  routing T_13_23.top_op_0 <X> T_13_23.lc_trk_g1_0
 (17 5)  (671 373)  (671 373)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (676 373)  (676 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (679 373)  (679 373)  routing T_13_23.sp4_r_v_b_26 <X> T_13_23.lc_trk_g1_2
 (27 5)  (681 373)  (681 373)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 373)  (682 373)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 373)  (683 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 373)  (685 373)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 373)  (686 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (690 373)  (690 373)  LC_2 Logic Functioning bit
 (37 5)  (691 373)  (691 373)  LC_2 Logic Functioning bit
 (39 5)  (693 373)  (693 373)  LC_2 Logic Functioning bit
 (14 6)  (668 374)  (668 374)  routing T_13_23.sp4_v_b_4 <X> T_13_23.lc_trk_g1_4
 (17 6)  (671 374)  (671 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 374)  (672 374)  routing T_13_23.wire_logic_cluster/lc_5/out <X> T_13_23.lc_trk_g1_5
 (21 6)  (675 374)  (675 374)  routing T_13_23.sp4_h_l_2 <X> T_13_23.lc_trk_g1_7
 (22 6)  (676 374)  (676 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (677 374)  (677 374)  routing T_13_23.sp4_h_l_2 <X> T_13_23.lc_trk_g1_7
 (24 6)  (678 374)  (678 374)  routing T_13_23.sp4_h_l_2 <X> T_13_23.lc_trk_g1_7
 (26 6)  (680 374)  (680 374)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 374)  (682 374)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 374)  (683 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 374)  (684 374)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 374)  (685 374)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 374)  (686 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 374)  (687 374)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 374)  (688 374)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 374)  (690 374)  LC_3 Logic Functioning bit
 (37 6)  (691 374)  (691 374)  LC_3 Logic Functioning bit
 (43 6)  (697 374)  (697 374)  LC_3 Logic Functioning bit
 (50 6)  (704 374)  (704 374)  Cascade bit: LH_LC03_inmux02_5

 (16 7)  (670 375)  (670 375)  routing T_13_23.sp4_v_b_4 <X> T_13_23.lc_trk_g1_4
 (17 7)  (671 375)  (671 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (27 7)  (681 375)  (681 375)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 375)  (683 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 375)  (684 375)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 375)  (685 375)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 375)  (690 375)  LC_3 Logic Functioning bit
 (37 7)  (691 375)  (691 375)  LC_3 Logic Functioning bit
 (38 7)  (692 375)  (692 375)  LC_3 Logic Functioning bit
 (41 7)  (695 375)  (695 375)  LC_3 Logic Functioning bit
 (42 7)  (696 375)  (696 375)  LC_3 Logic Functioning bit
 (48 7)  (702 375)  (702 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (679 376)  (679 376)  routing T_13_23.sp12_v_t_1 <X> T_13_23.lc_trk_g2_2
 (10 9)  (664 377)  (664 377)  routing T_13_23.sp4_h_r_2 <X> T_13_23.sp4_v_b_7
 (22 9)  (676 377)  (676 377)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (678 377)  (678 377)  routing T_13_23.sp12_v_t_1 <X> T_13_23.lc_trk_g2_2
 (25 9)  (679 377)  (679 377)  routing T_13_23.sp12_v_t_1 <X> T_13_23.lc_trk_g2_2
 (8 10)  (662 378)  (662 378)  routing T_13_23.sp4_h_r_11 <X> T_13_23.sp4_h_l_42
 (10 10)  (664 378)  (664 378)  routing T_13_23.sp4_h_r_11 <X> T_13_23.sp4_h_l_42
 (15 10)  (669 378)  (669 378)  routing T_13_23.sp12_v_t_2 <X> T_13_23.lc_trk_g2_5
 (17 10)  (671 378)  (671 378)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (672 378)  (672 378)  routing T_13_23.sp12_v_t_2 <X> T_13_23.lc_trk_g2_5
 (21 10)  (675 378)  (675 378)  routing T_13_23.wire_logic_cluster/lc_7/out <X> T_13_23.lc_trk_g2_7
 (22 10)  (676 378)  (676 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 378)  (679 378)  routing T_13_23.rgt_op_6 <X> T_13_23.lc_trk_g2_6
 (26 10)  (680 378)  (680 378)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 378)  (681 378)  routing T_13_23.lc_trk_g1_1 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 378)  (683 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 378)  (685 378)  routing T_13_23.lc_trk_g1_5 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 378)  (686 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 378)  (688 378)  routing T_13_23.lc_trk_g1_5 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 378)  (690 378)  LC_5 Logic Functioning bit
 (37 10)  (691 378)  (691 378)  LC_5 Logic Functioning bit
 (38 10)  (692 378)  (692 378)  LC_5 Logic Functioning bit
 (39 10)  (693 378)  (693 378)  LC_5 Logic Functioning bit
 (41 10)  (695 378)  (695 378)  LC_5 Logic Functioning bit
 (43 10)  (697 378)  (697 378)  LC_5 Logic Functioning bit
 (45 10)  (699 378)  (699 378)  LC_5 Logic Functioning bit
 (46 10)  (700 378)  (700 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (8 11)  (662 379)  (662 379)  routing T_13_23.sp4_v_b_4 <X> T_13_23.sp4_v_t_42
 (10 11)  (664 379)  (664 379)  routing T_13_23.sp4_v_b_4 <X> T_13_23.sp4_v_t_42
 (16 11)  (670 379)  (670 379)  routing T_13_23.sp12_v_b_12 <X> T_13_23.lc_trk_g2_4
 (17 11)  (671 379)  (671 379)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (672 379)  (672 379)  routing T_13_23.sp12_v_t_2 <X> T_13_23.lc_trk_g2_5
 (22 11)  (676 379)  (676 379)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 379)  (678 379)  routing T_13_23.rgt_op_6 <X> T_13_23.lc_trk_g2_6
 (28 11)  (682 379)  (682 379)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 379)  (683 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 379)  (691 379)  LC_5 Logic Functioning bit
 (39 11)  (693 379)  (693 379)  LC_5 Logic Functioning bit
 (48 11)  (702 379)  (702 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (8 12)  (662 380)  (662 380)  routing T_13_23.sp4_v_b_4 <X> T_13_23.sp4_h_r_10
 (9 12)  (663 380)  (663 380)  routing T_13_23.sp4_v_b_4 <X> T_13_23.sp4_h_r_10
 (10 12)  (664 380)  (664 380)  routing T_13_23.sp4_v_b_4 <X> T_13_23.sp4_h_r_10
 (17 12)  (671 380)  (671 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 14)  (675 382)  (675 382)  routing T_13_23.sp4_h_r_39 <X> T_13_23.lc_trk_g3_7
 (22 14)  (676 382)  (676 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (677 382)  (677 382)  routing T_13_23.sp4_h_r_39 <X> T_13_23.lc_trk_g3_7
 (24 14)  (678 382)  (678 382)  routing T_13_23.sp4_h_r_39 <X> T_13_23.lc_trk_g3_7
 (26 14)  (680 382)  (680 382)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 382)  (681 382)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 382)  (683 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 382)  (684 382)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 382)  (685 382)  routing T_13_23.lc_trk_g2_4 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 382)  (686 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 382)  (687 382)  routing T_13_23.lc_trk_g2_4 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 382)  (689 382)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.input_2_7
 (36 14)  (690 382)  (690 382)  LC_7 Logic Functioning bit
 (37 14)  (691 382)  (691 382)  LC_7 Logic Functioning bit
 (38 14)  (692 382)  (692 382)  LC_7 Logic Functioning bit
 (42 14)  (696 382)  (696 382)  LC_7 Logic Functioning bit
 (45 14)  (699 382)  (699 382)  LC_7 Logic Functioning bit
 (17 15)  (671 383)  (671 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (676 383)  (676 383)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (677 383)  (677 383)  routing T_13_23.sp12_v_b_14 <X> T_13_23.lc_trk_g3_6
 (27 15)  (681 383)  (681 383)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 383)  (682 383)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 383)  (683 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 383)  (684 383)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 383)  (686 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 383)  (687 383)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.input_2_7
 (35 15)  (689 383)  (689 383)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.input_2_7
 (36 15)  (690 383)  (690 383)  LC_7 Logic Functioning bit
 (37 15)  (691 383)  (691 383)  LC_7 Logic Functioning bit
 (42 15)  (696 383)  (696 383)  LC_7 Logic Functioning bit
 (43 15)  (697 383)  (697 383)  LC_7 Logic Functioning bit
 (51 15)  (705 383)  (705 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_23

 (11 0)  (719 368)  (719 368)  routing T_14_23.sp4_h_r_9 <X> T_14_23.sp4_v_b_2
 (14 0)  (722 368)  (722 368)  routing T_14_23.sp4_v_b_8 <X> T_14_23.lc_trk_g0_0
 (17 0)  (725 368)  (725 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (14 1)  (722 369)  (722 369)  routing T_14_23.sp4_v_b_8 <X> T_14_23.lc_trk_g0_0
 (16 1)  (724 369)  (724 369)  routing T_14_23.sp4_v_b_8 <X> T_14_23.lc_trk_g0_0
 (17 1)  (725 369)  (725 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (0 2)  (708 370)  (708 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (1 2)  (709 370)  (709 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (712 370)  (712 370)  routing T_14_23.sp4_v_b_4 <X> T_14_23.sp4_v_t_37
 (6 2)  (714 370)  (714 370)  routing T_14_23.sp4_v_b_4 <X> T_14_23.sp4_v_t_37
 (14 2)  (722 370)  (722 370)  routing T_14_23.wire_logic_cluster/lc_4/out <X> T_14_23.lc_trk_g0_4
 (27 2)  (735 370)  (735 370)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 370)  (736 370)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 370)  (737 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 370)  (738 370)  routing T_14_23.lc_trk_g3_5 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 370)  (740 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 370)  (741 370)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 370)  (742 370)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 370)  (744 370)  LC_1 Logic Functioning bit
 (45 2)  (753 370)  (753 370)  LC_1 Logic Functioning bit
 (51 2)  (759 370)  (759 370)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (13 3)  (721 371)  (721 371)  routing T_14_23.sp4_v_b_9 <X> T_14_23.sp4_h_l_39
 (17 3)  (725 371)  (725 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (736 371)  (736 371)  routing T_14_23.lc_trk_g2_1 <X> T_14_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 371)  (737 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 371)  (740 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (741 371)  (741 371)  routing T_14_23.lc_trk_g2_3 <X> T_14_23.input_2_1
 (35 3)  (743 371)  (743 371)  routing T_14_23.lc_trk_g2_3 <X> T_14_23.input_2_1
 (36 3)  (744 371)  (744 371)  LC_1 Logic Functioning bit
 (37 3)  (745 371)  (745 371)  LC_1 Logic Functioning bit
 (39 3)  (747 371)  (747 371)  LC_1 Logic Functioning bit
 (8 4)  (716 372)  (716 372)  routing T_14_23.sp4_v_b_4 <X> T_14_23.sp4_h_r_4
 (9 4)  (717 372)  (717 372)  routing T_14_23.sp4_v_b_4 <X> T_14_23.sp4_h_r_4
 (11 4)  (719 372)  (719 372)  routing T_14_23.sp4_v_t_44 <X> T_14_23.sp4_v_b_5
 (13 4)  (721 372)  (721 372)  routing T_14_23.sp4_v_t_44 <X> T_14_23.sp4_v_b_5
 (22 4)  (730 372)  (730 372)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 372)  (732 372)  routing T_14_23.bot_op_3 <X> T_14_23.lc_trk_g1_3
 (25 4)  (733 372)  (733 372)  routing T_14_23.sp4_h_r_10 <X> T_14_23.lc_trk_g1_2
 (5 5)  (713 373)  (713 373)  routing T_14_23.sp4_h_r_3 <X> T_14_23.sp4_v_b_3
 (15 5)  (723 373)  (723 373)  routing T_14_23.sp4_v_t_5 <X> T_14_23.lc_trk_g1_0
 (16 5)  (724 373)  (724 373)  routing T_14_23.sp4_v_t_5 <X> T_14_23.lc_trk_g1_0
 (17 5)  (725 373)  (725 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (730 373)  (730 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (731 373)  (731 373)  routing T_14_23.sp4_h_r_10 <X> T_14_23.lc_trk_g1_2
 (24 5)  (732 373)  (732 373)  routing T_14_23.sp4_h_r_10 <X> T_14_23.lc_trk_g1_2
 (21 6)  (729 374)  (729 374)  routing T_14_23.sp4_h_l_10 <X> T_14_23.lc_trk_g1_7
 (22 6)  (730 374)  (730 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (731 374)  (731 374)  routing T_14_23.sp4_h_l_10 <X> T_14_23.lc_trk_g1_7
 (24 6)  (732 374)  (732 374)  routing T_14_23.sp4_h_l_10 <X> T_14_23.lc_trk_g1_7
 (25 6)  (733 374)  (733 374)  routing T_14_23.wire_logic_cluster/lc_6/out <X> T_14_23.lc_trk_g1_6
 (26 6)  (734 374)  (734 374)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 374)  (737 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 374)  (739 374)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 374)  (740 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 374)  (742 374)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 374)  (743 374)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.input_2_3
 (36 6)  (744 374)  (744 374)  LC_3 Logic Functioning bit
 (41 6)  (749 374)  (749 374)  LC_3 Logic Functioning bit
 (43 6)  (751 374)  (751 374)  LC_3 Logic Functioning bit
 (9 7)  (717 375)  (717 375)  routing T_14_23.sp4_v_b_8 <X> T_14_23.sp4_v_t_41
 (10 7)  (718 375)  (718 375)  routing T_14_23.sp4_v_b_8 <X> T_14_23.sp4_v_t_41
 (14 7)  (722 375)  (722 375)  routing T_14_23.top_op_4 <X> T_14_23.lc_trk_g1_4
 (15 7)  (723 375)  (723 375)  routing T_14_23.top_op_4 <X> T_14_23.lc_trk_g1_4
 (17 7)  (725 375)  (725 375)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (729 375)  (729 375)  routing T_14_23.sp4_h_l_10 <X> T_14_23.lc_trk_g1_7
 (22 7)  (730 375)  (730 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (735 375)  (735 375)  routing T_14_23.lc_trk_g1_4 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 375)  (737 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 375)  (739 375)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 375)  (740 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (741 375)  (741 375)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.input_2_3
 (34 7)  (742 375)  (742 375)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.input_2_3
 (35 7)  (743 375)  (743 375)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.input_2_3
 (36 7)  (744 375)  (744 375)  LC_3 Logic Functioning bit
 (37 7)  (745 375)  (745 375)  LC_3 Logic Functioning bit
 (39 7)  (747 375)  (747 375)  LC_3 Logic Functioning bit
 (41 7)  (749 375)  (749 375)  LC_3 Logic Functioning bit
 (43 7)  (751 375)  (751 375)  LC_3 Logic Functioning bit
 (17 8)  (725 376)  (725 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 376)  (726 376)  routing T_14_23.wire_logic_cluster/lc_1/out <X> T_14_23.lc_trk_g2_1
 (21 8)  (729 376)  (729 376)  routing T_14_23.sp4_v_t_14 <X> T_14_23.lc_trk_g2_3
 (22 8)  (730 376)  (730 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (731 376)  (731 376)  routing T_14_23.sp4_v_t_14 <X> T_14_23.lc_trk_g2_3
 (25 8)  (733 376)  (733 376)  routing T_14_23.sp4_v_b_26 <X> T_14_23.lc_trk_g2_2
 (26 8)  (734 376)  (734 376)  routing T_14_23.lc_trk_g0_4 <X> T_14_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 376)  (735 376)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 376)  (736 376)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 376)  (737 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 376)  (740 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 376)  (742 376)  routing T_14_23.lc_trk_g1_0 <X> T_14_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 376)  (744 376)  LC_4 Logic Functioning bit
 (41 8)  (749 376)  (749 376)  LC_4 Logic Functioning bit
 (43 8)  (751 376)  (751 376)  LC_4 Logic Functioning bit
 (45 8)  (753 376)  (753 376)  LC_4 Logic Functioning bit
 (14 9)  (722 377)  (722 377)  routing T_14_23.tnl_op_0 <X> T_14_23.lc_trk_g2_0
 (15 9)  (723 377)  (723 377)  routing T_14_23.tnl_op_0 <X> T_14_23.lc_trk_g2_0
 (17 9)  (725 377)  (725 377)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (730 377)  (730 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (731 377)  (731 377)  routing T_14_23.sp4_v_b_26 <X> T_14_23.lc_trk_g2_2
 (29 9)  (737 377)  (737 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 377)  (738 377)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 377)  (740 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (741 377)  (741 377)  routing T_14_23.lc_trk_g2_0 <X> T_14_23.input_2_4
 (36 9)  (744 377)  (744 377)  LC_4 Logic Functioning bit
 (40 9)  (748 377)  (748 377)  LC_4 Logic Functioning bit
 (42 9)  (750 377)  (750 377)  LC_4 Logic Functioning bit
 (46 9)  (754 377)  (754 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (25 10)  (733 378)  (733 378)  routing T_14_23.sp4_v_b_38 <X> T_14_23.lc_trk_g2_6
 (22 11)  (730 379)  (730 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 379)  (731 379)  routing T_14_23.sp4_v_b_38 <X> T_14_23.lc_trk_g2_6
 (25 11)  (733 379)  (733 379)  routing T_14_23.sp4_v_b_38 <X> T_14_23.lc_trk_g2_6
 (16 12)  (724 380)  (724 380)  routing T_14_23.sp4_v_t_12 <X> T_14_23.lc_trk_g3_1
 (17 12)  (725 380)  (725 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (726 380)  (726 380)  routing T_14_23.sp4_v_t_12 <X> T_14_23.lc_trk_g3_1
 (27 12)  (735 380)  (735 380)  routing T_14_23.lc_trk_g1_6 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 380)  (737 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 380)  (738 380)  routing T_14_23.lc_trk_g1_6 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 380)  (740 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 380)  (742 380)  routing T_14_23.lc_trk_g1_2 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 380)  (743 380)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.input_2_6
 (37 12)  (745 380)  (745 380)  LC_6 Logic Functioning bit
 (41 12)  (749 380)  (749 380)  LC_6 Logic Functioning bit
 (43 12)  (751 380)  (751 380)  LC_6 Logic Functioning bit
 (45 12)  (753 380)  (753 380)  LC_6 Logic Functioning bit
 (8 13)  (716 381)  (716 381)  routing T_14_23.sp4_h_r_10 <X> T_14_23.sp4_v_b_10
 (22 13)  (730 381)  (730 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (731 381)  (731 381)  routing T_14_23.sp4_h_l_15 <X> T_14_23.lc_trk_g3_2
 (24 13)  (732 381)  (732 381)  routing T_14_23.sp4_h_l_15 <X> T_14_23.lc_trk_g3_2
 (25 13)  (733 381)  (733 381)  routing T_14_23.sp4_h_l_15 <X> T_14_23.lc_trk_g3_2
 (26 13)  (734 381)  (734 381)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 381)  (736 381)  routing T_14_23.lc_trk_g2_2 <X> T_14_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 381)  (737 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 381)  (738 381)  routing T_14_23.lc_trk_g1_6 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 381)  (739 381)  routing T_14_23.lc_trk_g1_2 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 381)  (740 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 381)  (741 381)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.input_2_6
 (35 13)  (743 381)  (743 381)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.input_2_6
 (36 13)  (744 381)  (744 381)  LC_6 Logic Functioning bit
 (41 13)  (749 381)  (749 381)  LC_6 Logic Functioning bit
 (43 13)  (751 381)  (751 381)  LC_6 Logic Functioning bit
 (51 13)  (759 381)  (759 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (12 14)  (720 382)  (720 382)  routing T_14_23.sp4_h_r_8 <X> T_14_23.sp4_h_l_46
 (17 14)  (725 382)  (725 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (29 14)  (737 382)  (737 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 382)  (740 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 382)  (742 382)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 382)  (744 382)  LC_7 Logic Functioning bit
 (38 14)  (746 382)  (746 382)  LC_7 Logic Functioning bit
 (13 15)  (721 383)  (721 383)  routing T_14_23.sp4_h_r_8 <X> T_14_23.sp4_h_l_46
 (18 15)  (726 383)  (726 383)  routing T_14_23.sp4_r_v_b_45 <X> T_14_23.lc_trk_g3_5
 (22 15)  (730 383)  (730 383)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 383)  (732 383)  routing T_14_23.tnl_op_6 <X> T_14_23.lc_trk_g3_6
 (25 15)  (733 383)  (733 383)  routing T_14_23.tnl_op_6 <X> T_14_23.lc_trk_g3_6
 (29 15)  (737 383)  (737 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 383)  (739 383)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 383)  (744 383)  LC_7 Logic Functioning bit
 (37 15)  (745 383)  (745 383)  LC_7 Logic Functioning bit
 (38 15)  (746 383)  (746 383)  LC_7 Logic Functioning bit
 (39 15)  (747 383)  (747 383)  LC_7 Logic Functioning bit
 (40 15)  (748 383)  (748 383)  LC_7 Logic Functioning bit
 (42 15)  (750 383)  (750 383)  LC_7 Logic Functioning bit
 (51 15)  (759 383)  (759 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_23

 (14 0)  (776 368)  (776 368)  routing T_15_23.sp4_h_r_8 <X> T_15_23.lc_trk_g0_0
 (21 0)  (783 368)  (783 368)  routing T_15_23.sp12_h_r_3 <X> T_15_23.lc_trk_g0_3
 (22 0)  (784 368)  (784 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (786 368)  (786 368)  routing T_15_23.sp12_h_r_3 <X> T_15_23.lc_trk_g0_3
 (26 0)  (788 368)  (788 368)  routing T_15_23.lc_trk_g0_6 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 368)  (789 368)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 368)  (791 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 368)  (792 368)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 368)  (794 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 368)  (796 368)  routing T_15_23.lc_trk_g1_0 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 368)  (799 368)  LC_0 Logic Functioning bit
 (39 0)  (801 368)  (801 368)  LC_0 Logic Functioning bit
 (15 1)  (777 369)  (777 369)  routing T_15_23.sp4_h_r_8 <X> T_15_23.lc_trk_g0_0
 (16 1)  (778 369)  (778 369)  routing T_15_23.sp4_h_r_8 <X> T_15_23.lc_trk_g0_0
 (17 1)  (779 369)  (779 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (783 369)  (783 369)  routing T_15_23.sp12_h_r_3 <X> T_15_23.lc_trk_g0_3
 (26 1)  (788 369)  (788 369)  routing T_15_23.lc_trk_g0_6 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 369)  (791 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (0 2)  (762 370)  (762 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (1 2)  (763 370)  (763 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (784 370)  (784 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (785 370)  (785 370)  routing T_15_23.sp4_h_r_7 <X> T_15_23.lc_trk_g0_7
 (24 2)  (786 370)  (786 370)  routing T_15_23.sp4_h_r_7 <X> T_15_23.lc_trk_g0_7
 (28 2)  (790 370)  (790 370)  routing T_15_23.lc_trk_g2_0 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 370)  (791 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 370)  (793 370)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 370)  (794 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 370)  (795 370)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (40 2)  (802 370)  (802 370)  LC_1 Logic Functioning bit
 (42 2)  (804 370)  (804 370)  LC_1 Logic Functioning bit
 (50 2)  (812 370)  (812 370)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (774 371)  (774 371)  routing T_15_23.sp4_h_l_39 <X> T_15_23.sp4_v_t_39
 (15 3)  (777 371)  (777 371)  routing T_15_23.sp4_v_t_9 <X> T_15_23.lc_trk_g0_4
 (16 3)  (778 371)  (778 371)  routing T_15_23.sp4_v_t_9 <X> T_15_23.lc_trk_g0_4
 (17 3)  (779 371)  (779 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (783 371)  (783 371)  routing T_15_23.sp4_h_r_7 <X> T_15_23.lc_trk_g0_7
 (22 3)  (784 371)  (784 371)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 371)  (786 371)  routing T_15_23.bot_op_6 <X> T_15_23.lc_trk_g0_6
 (26 3)  (788 371)  (788 371)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 371)  (789 371)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 371)  (790 371)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 371)  (791 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 371)  (793 371)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 371)  (798 371)  LC_1 Logic Functioning bit
 (40 3)  (802 371)  (802 371)  LC_1 Logic Functioning bit
 (41 3)  (803 371)  (803 371)  LC_1 Logic Functioning bit
 (42 3)  (804 371)  (804 371)  LC_1 Logic Functioning bit
 (43 3)  (805 371)  (805 371)  LC_1 Logic Functioning bit
 (15 4)  (777 372)  (777 372)  routing T_15_23.sp4_h_l_4 <X> T_15_23.lc_trk_g1_1
 (16 4)  (778 372)  (778 372)  routing T_15_23.sp4_h_l_4 <X> T_15_23.lc_trk_g1_1
 (17 4)  (779 372)  (779 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (780 372)  (780 372)  routing T_15_23.sp4_h_l_4 <X> T_15_23.lc_trk_g1_1
 (21 4)  (783 372)  (783 372)  routing T_15_23.lft_op_3 <X> T_15_23.lc_trk_g1_3
 (22 4)  (784 372)  (784 372)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 372)  (786 372)  routing T_15_23.lft_op_3 <X> T_15_23.lc_trk_g1_3
 (27 4)  (789 372)  (789 372)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 372)  (791 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 372)  (792 372)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 372)  (793 372)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 372)  (794 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 372)  (796 372)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 372)  (798 372)  LC_2 Logic Functioning bit
 (37 4)  (799 372)  (799 372)  LC_2 Logic Functioning bit
 (38 4)  (800 372)  (800 372)  LC_2 Logic Functioning bit
 (39 4)  (801 372)  (801 372)  LC_2 Logic Functioning bit
 (41 4)  (803 372)  (803 372)  LC_2 Logic Functioning bit
 (43 4)  (805 372)  (805 372)  LC_2 Logic Functioning bit
 (14 5)  (776 373)  (776 373)  routing T_15_23.sp4_h_r_0 <X> T_15_23.lc_trk_g1_0
 (15 5)  (777 373)  (777 373)  routing T_15_23.sp4_h_r_0 <X> T_15_23.lc_trk_g1_0
 (16 5)  (778 373)  (778 373)  routing T_15_23.sp4_h_r_0 <X> T_15_23.lc_trk_g1_0
 (17 5)  (779 373)  (779 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (780 373)  (780 373)  routing T_15_23.sp4_h_l_4 <X> T_15_23.lc_trk_g1_1
 (30 5)  (792 373)  (792 373)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 373)  (798 373)  LC_2 Logic Functioning bit
 (37 5)  (799 373)  (799 373)  LC_2 Logic Functioning bit
 (38 5)  (800 373)  (800 373)  LC_2 Logic Functioning bit
 (39 5)  (801 373)  (801 373)  LC_2 Logic Functioning bit
 (41 5)  (803 373)  (803 373)  LC_2 Logic Functioning bit
 (43 5)  (805 373)  (805 373)  LC_2 Logic Functioning bit
 (32 6)  (794 374)  (794 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 374)  (795 374)  routing T_15_23.lc_trk_g2_0 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 374)  (798 374)  LC_3 Logic Functioning bit
 (38 6)  (800 374)  (800 374)  LC_3 Logic Functioning bit
 (15 7)  (777 375)  (777 375)  routing T_15_23.bot_op_4 <X> T_15_23.lc_trk_g1_4
 (17 7)  (779 375)  (779 375)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (784 375)  (784 375)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 375)  (786 375)  routing T_15_23.bot_op_6 <X> T_15_23.lc_trk_g1_6
 (26 7)  (788 375)  (788 375)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 375)  (789 375)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 375)  (790 375)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 375)  (791 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (799 375)  (799 375)  LC_3 Logic Functioning bit
 (39 7)  (801 375)  (801 375)  LC_3 Logic Functioning bit
 (53 7)  (815 375)  (815 375)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (6 8)  (768 376)  (768 376)  routing T_15_23.sp4_h_r_1 <X> T_15_23.sp4_v_b_6
 (11 8)  (773 376)  (773 376)  routing T_15_23.sp4_h_r_3 <X> T_15_23.sp4_v_b_8
 (14 8)  (776 376)  (776 376)  routing T_15_23.sp12_v_b_0 <X> T_15_23.lc_trk_g2_0
 (15 8)  (777 376)  (777 376)  routing T_15_23.rgt_op_1 <X> T_15_23.lc_trk_g2_1
 (17 8)  (779 376)  (779 376)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 376)  (780 376)  routing T_15_23.rgt_op_1 <X> T_15_23.lc_trk_g2_1
 (25 8)  (787 376)  (787 376)  routing T_15_23.sp4_h_r_42 <X> T_15_23.lc_trk_g2_2
 (27 8)  (789 376)  (789 376)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 376)  (790 376)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 376)  (791 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 376)  (792 376)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 376)  (794 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 376)  (795 376)  routing T_15_23.lc_trk_g2_1 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 376)  (799 376)  LC_4 Logic Functioning bit
 (41 8)  (803 376)  (803 376)  LC_4 Logic Functioning bit
 (43 8)  (805 376)  (805 376)  LC_4 Logic Functioning bit
 (45 8)  (807 376)  (807 376)  LC_4 Logic Functioning bit
 (14 9)  (776 377)  (776 377)  routing T_15_23.sp12_v_b_0 <X> T_15_23.lc_trk_g2_0
 (15 9)  (777 377)  (777 377)  routing T_15_23.sp12_v_b_0 <X> T_15_23.lc_trk_g2_0
 (17 9)  (779 377)  (779 377)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (22 9)  (784 377)  (784 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 377)  (785 377)  routing T_15_23.sp4_h_r_42 <X> T_15_23.lc_trk_g2_2
 (24 9)  (786 377)  (786 377)  routing T_15_23.sp4_h_r_42 <X> T_15_23.lc_trk_g2_2
 (25 9)  (787 377)  (787 377)  routing T_15_23.sp4_h_r_42 <X> T_15_23.lc_trk_g2_2
 (27 9)  (789 377)  (789 377)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 377)  (790 377)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 377)  (791 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 377)  (794 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (796 377)  (796 377)  routing T_15_23.lc_trk_g1_1 <X> T_15_23.input_2_4
 (36 9)  (798 377)  (798 377)  LC_4 Logic Functioning bit
 (41 9)  (803 377)  (803 377)  LC_4 Logic Functioning bit
 (43 9)  (805 377)  (805 377)  LC_4 Logic Functioning bit
 (53 9)  (815 377)  (815 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 10)  (784 378)  (784 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (787 378)  (787 378)  routing T_15_23.sp12_v_b_6 <X> T_15_23.lc_trk_g2_6
 (27 10)  (789 378)  (789 378)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 378)  (790 378)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 378)  (791 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 378)  (792 378)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 378)  (794 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 378)  (795 378)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 378)  (796 378)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 378)  (799 378)  LC_5 Logic Functioning bit
 (39 10)  (801 378)  (801 378)  LC_5 Logic Functioning bit
 (41 10)  (803 378)  (803 378)  LC_5 Logic Functioning bit
 (43 10)  (805 378)  (805 378)  LC_5 Logic Functioning bit
 (22 11)  (784 379)  (784 379)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (786 379)  (786 379)  routing T_15_23.sp12_v_b_6 <X> T_15_23.lc_trk_g2_6
 (25 11)  (787 379)  (787 379)  routing T_15_23.sp12_v_b_6 <X> T_15_23.lc_trk_g2_6
 (31 11)  (793 379)  (793 379)  routing T_15_23.lc_trk_g3_3 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 379)  (799 379)  LC_5 Logic Functioning bit
 (39 11)  (801 379)  (801 379)  LC_5 Logic Functioning bit
 (41 11)  (803 379)  (803 379)  LC_5 Logic Functioning bit
 (43 11)  (805 379)  (805 379)  LC_5 Logic Functioning bit
 (52 11)  (814 379)  (814 379)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (12 12)  (774 380)  (774 380)  routing T_15_23.sp4_v_b_5 <X> T_15_23.sp4_h_r_11
 (17 12)  (779 380)  (779 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (783 380)  (783 380)  routing T_15_23.bnl_op_3 <X> T_15_23.lc_trk_g3_3
 (22 12)  (784 380)  (784 380)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (29 12)  (791 380)  (791 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 380)  (792 380)  routing T_15_23.lc_trk_g0_7 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 380)  (794 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (799 380)  (799 380)  LC_6 Logic Functioning bit
 (38 12)  (800 380)  (800 380)  LC_6 Logic Functioning bit
 (39 12)  (801 380)  (801 380)  LC_6 Logic Functioning bit
 (41 12)  (803 380)  (803 380)  LC_6 Logic Functioning bit
 (42 12)  (804 380)  (804 380)  LC_6 Logic Functioning bit
 (43 12)  (805 380)  (805 380)  LC_6 Logic Functioning bit
 (11 13)  (773 381)  (773 381)  routing T_15_23.sp4_v_b_5 <X> T_15_23.sp4_h_r_11
 (13 13)  (775 381)  (775 381)  routing T_15_23.sp4_v_b_5 <X> T_15_23.sp4_h_r_11
 (21 13)  (783 381)  (783 381)  routing T_15_23.bnl_op_3 <X> T_15_23.lc_trk_g3_3
 (22 13)  (784 381)  (784 381)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (785 381)  (785 381)  routing T_15_23.sp12_v_t_9 <X> T_15_23.lc_trk_g3_2
 (29 13)  (791 381)  (791 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 381)  (792 381)  routing T_15_23.lc_trk_g0_7 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 381)  (793 381)  routing T_15_23.lc_trk_g0_3 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 381)  (794 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (795 381)  (795 381)  routing T_15_23.lc_trk_g2_2 <X> T_15_23.input_2_6
 (35 13)  (797 381)  (797 381)  routing T_15_23.lc_trk_g2_2 <X> T_15_23.input_2_6
 (36 13)  (798 381)  (798 381)  LC_6 Logic Functioning bit
 (37 13)  (799 381)  (799 381)  LC_6 Logic Functioning bit
 (38 13)  (800 381)  (800 381)  LC_6 Logic Functioning bit
 (40 13)  (802 381)  (802 381)  LC_6 Logic Functioning bit
 (41 13)  (803 381)  (803 381)  LC_6 Logic Functioning bit
 (42 13)  (804 381)  (804 381)  LC_6 Logic Functioning bit
 (52 13)  (814 381)  (814 381)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (776 382)  (776 382)  routing T_15_23.wire_logic_cluster/lc_4/out <X> T_15_23.lc_trk_g3_4
 (15 14)  (777 382)  (777 382)  routing T_15_23.sp4_h_l_16 <X> T_15_23.lc_trk_g3_5
 (16 14)  (778 382)  (778 382)  routing T_15_23.sp4_h_l_16 <X> T_15_23.lc_trk_g3_5
 (17 14)  (779 382)  (779 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (788 382)  (788 382)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 382)  (789 382)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 382)  (791 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 382)  (793 382)  routing T_15_23.lc_trk_g0_4 <X> T_15_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 382)  (794 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (797 382)  (797 382)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.input_2_7
 (36 14)  (798 382)  (798 382)  LC_7 Logic Functioning bit
 (38 14)  (800 382)  (800 382)  LC_7 Logic Functioning bit
 (41 14)  (803 382)  (803 382)  LC_7 Logic Functioning bit
 (42 14)  (804 382)  (804 382)  LC_7 Logic Functioning bit
 (43 14)  (805 382)  (805 382)  LC_7 Logic Functioning bit
 (17 15)  (779 383)  (779 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (780 383)  (780 383)  routing T_15_23.sp4_h_l_16 <X> T_15_23.lc_trk_g3_5
 (26 15)  (788 383)  (788 383)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 383)  (790 383)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 383)  (791 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 383)  (792 383)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 383)  (794 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (795 383)  (795 383)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.input_2_7
 (34 15)  (796 383)  (796 383)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.input_2_7
 (36 15)  (798 383)  (798 383)  LC_7 Logic Functioning bit
 (38 15)  (800 383)  (800 383)  LC_7 Logic Functioning bit
 (42 15)  (804 383)  (804 383)  LC_7 Logic Functioning bit
 (48 15)  (810 383)  (810 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_23

 (16 0)  (832 368)  (832 368)  routing T_16_23.sp4_v_b_1 <X> T_16_23.lc_trk_g0_1
 (17 0)  (833 368)  (833 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (834 368)  (834 368)  routing T_16_23.sp4_v_b_1 <X> T_16_23.lc_trk_g0_1
 (21 0)  (837 368)  (837 368)  routing T_16_23.sp4_v_b_3 <X> T_16_23.lc_trk_g0_3
 (22 0)  (838 368)  (838 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (839 368)  (839 368)  routing T_16_23.sp4_v_b_3 <X> T_16_23.lc_trk_g0_3
 (4 1)  (820 369)  (820 369)  routing T_16_23.sp4_v_t_42 <X> T_16_23.sp4_h_r_0
 (13 1)  (829 369)  (829 369)  routing T_16_23.sp4_v_t_44 <X> T_16_23.sp4_h_r_2
 (15 1)  (831 369)  (831 369)  routing T_16_23.sp4_v_t_5 <X> T_16_23.lc_trk_g0_0
 (16 1)  (832 369)  (832 369)  routing T_16_23.sp4_v_t_5 <X> T_16_23.lc_trk_g0_0
 (17 1)  (833 369)  (833 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (837 370)  (837 370)  routing T_16_23.sp12_h_l_4 <X> T_16_23.lc_trk_g0_7
 (22 2)  (838 370)  (838 370)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (840 370)  (840 370)  routing T_16_23.sp12_h_l_4 <X> T_16_23.lc_trk_g0_7
 (25 2)  (841 370)  (841 370)  routing T_16_23.sp4_h_r_14 <X> T_16_23.lc_trk_g0_6
 (26 2)  (842 370)  (842 370)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 370)  (843 370)  routing T_16_23.lc_trk_g1_1 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 370)  (845 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 370)  (850 370)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 370)  (852 370)  LC_1 Logic Functioning bit
 (37 2)  (853 370)  (853 370)  LC_1 Logic Functioning bit
 (38 2)  (854 370)  (854 370)  LC_1 Logic Functioning bit
 (39 2)  (855 370)  (855 370)  LC_1 Logic Functioning bit
 (47 2)  (863 370)  (863 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (864 370)  (864 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (15 3)  (831 371)  (831 371)  routing T_16_23.bot_op_4 <X> T_16_23.lc_trk_g0_4
 (17 3)  (833 371)  (833 371)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (837 371)  (837 371)  routing T_16_23.sp12_h_l_4 <X> T_16_23.lc_trk_g0_7
 (22 3)  (838 371)  (838 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (839 371)  (839 371)  routing T_16_23.sp4_h_r_14 <X> T_16_23.lc_trk_g0_6
 (24 3)  (840 371)  (840 371)  routing T_16_23.sp4_h_r_14 <X> T_16_23.lc_trk_g0_6
 (26 3)  (842 371)  (842 371)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 371)  (845 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 371)  (847 371)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 371)  (852 371)  LC_1 Logic Functioning bit
 (38 3)  (854 371)  (854 371)  LC_1 Logic Functioning bit
 (47 3)  (863 371)  (863 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (864 371)  (864 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (13 4)  (829 372)  (829 372)  routing T_16_23.sp4_h_l_40 <X> T_16_23.sp4_v_b_5
 (15 4)  (831 372)  (831 372)  routing T_16_23.sp4_v_b_17 <X> T_16_23.lc_trk_g1_1
 (16 4)  (832 372)  (832 372)  routing T_16_23.sp4_v_b_17 <X> T_16_23.lc_trk_g1_1
 (17 4)  (833 372)  (833 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (838 372)  (838 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (841 372)  (841 372)  routing T_16_23.wire_logic_cluster/lc_2/out <X> T_16_23.lc_trk_g1_2
 (27 4)  (843 372)  (843 372)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 372)  (844 372)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 372)  (845 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 372)  (846 372)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 372)  (850 372)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (38 4)  (854 372)  (854 372)  LC_2 Logic Functioning bit
 (39 4)  (855 372)  (855 372)  LC_2 Logic Functioning bit
 (45 4)  (861 372)  (861 372)  LC_2 Logic Functioning bit
 (50 4)  (866 372)  (866 372)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (828 373)  (828 373)  routing T_16_23.sp4_h_l_40 <X> T_16_23.sp4_v_b_5
 (21 5)  (837 373)  (837 373)  routing T_16_23.sp4_r_v_b_27 <X> T_16_23.lc_trk_g1_3
 (22 5)  (838 373)  (838 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (843 373)  (843 373)  routing T_16_23.lc_trk_g1_1 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 373)  (845 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 373)  (846 373)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 373)  (847 373)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 373)  (852 373)  LC_2 Logic Functioning bit
 (38 5)  (854 373)  (854 373)  LC_2 Logic Functioning bit
 (39 5)  (855 373)  (855 373)  LC_2 Logic Functioning bit
 (43 5)  (859 373)  (859 373)  LC_2 Logic Functioning bit
 (47 5)  (863 373)  (863 373)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (867 373)  (867 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (820 374)  (820 374)  routing T_16_23.sp4_v_b_3 <X> T_16_23.sp4_v_t_38
 (14 6)  (830 374)  (830 374)  routing T_16_23.sp4_v_b_4 <X> T_16_23.lc_trk_g1_4
 (17 6)  (833 374)  (833 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (837 374)  (837 374)  routing T_16_23.sp4_v_b_7 <X> T_16_23.lc_trk_g1_7
 (22 6)  (838 374)  (838 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (839 374)  (839 374)  routing T_16_23.sp4_v_b_7 <X> T_16_23.lc_trk_g1_7
 (26 6)  (842 374)  (842 374)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 374)  (845 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 374)  (847 374)  routing T_16_23.lc_trk_g0_4 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (851 374)  (851 374)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.input_2_3
 (37 6)  (853 374)  (853 374)  LC_3 Logic Functioning bit
 (53 6)  (869 374)  (869 374)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (9 7)  (825 375)  (825 375)  routing T_16_23.sp4_v_b_4 <X> T_16_23.sp4_v_t_41
 (16 7)  (832 375)  (832 375)  routing T_16_23.sp4_v_b_4 <X> T_16_23.lc_trk_g1_4
 (17 7)  (833 375)  (833 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (834 375)  (834 375)  routing T_16_23.sp4_r_v_b_29 <X> T_16_23.lc_trk_g1_5
 (28 7)  (844 375)  (844 375)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 375)  (845 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 375)  (848 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (849 375)  (849 375)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.input_2_3
 (35 7)  (851 375)  (851 375)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.input_2_3
 (48 7)  (864 375)  (864 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (12 8)  (828 376)  (828 376)  routing T_16_23.sp4_v_b_8 <X> T_16_23.sp4_h_r_8
 (17 8)  (833 376)  (833 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 376)  (834 376)  routing T_16_23.wire_logic_cluster/lc_1/out <X> T_16_23.lc_trk_g2_1
 (21 8)  (837 376)  (837 376)  routing T_16_23.sp4_v_t_22 <X> T_16_23.lc_trk_g2_3
 (22 8)  (838 376)  (838 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (839 376)  (839 376)  routing T_16_23.sp4_v_t_22 <X> T_16_23.lc_trk_g2_3
 (28 8)  (844 376)  (844 376)  routing T_16_23.lc_trk_g2_3 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 376)  (845 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (851 376)  (851 376)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.input_2_4
 (40 8)  (856 376)  (856 376)  LC_4 Logic Functioning bit
 (47 8)  (863 376)  (863 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (11 9)  (827 377)  (827 377)  routing T_16_23.sp4_v_b_8 <X> T_16_23.sp4_h_r_8
 (21 9)  (837 377)  (837 377)  routing T_16_23.sp4_v_t_22 <X> T_16_23.lc_trk_g2_3
 (29 9)  (845 377)  (845 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 377)  (846 377)  routing T_16_23.lc_trk_g2_3 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 377)  (847 377)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 377)  (848 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (849 377)  (849 377)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.input_2_4
 (34 9)  (850 377)  (850 377)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.input_2_4
 (40 9)  (856 377)  (856 377)  LC_4 Logic Functioning bit
 (41 9)  (857 377)  (857 377)  LC_4 Logic Functioning bit
 (53 9)  (869 377)  (869 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (824 378)  (824 378)  routing T_16_23.sp4_h_r_11 <X> T_16_23.sp4_h_l_42
 (10 10)  (826 378)  (826 378)  routing T_16_23.sp4_h_r_11 <X> T_16_23.sp4_h_l_42
 (17 10)  (833 378)  (833 378)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (834 378)  (834 378)  routing T_16_23.bnl_op_5 <X> T_16_23.lc_trk_g2_5
 (21 10)  (837 378)  (837 378)  routing T_16_23.sp4_v_t_26 <X> T_16_23.lc_trk_g2_7
 (22 10)  (838 378)  (838 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (839 378)  (839 378)  routing T_16_23.sp4_v_t_26 <X> T_16_23.lc_trk_g2_7
 (25 10)  (841 378)  (841 378)  routing T_16_23.wire_logic_cluster/lc_6/out <X> T_16_23.lc_trk_g2_6
 (26 10)  (842 378)  (842 378)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (31 10)  (847 378)  (847 378)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 378)  (850 378)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 378)  (853 378)  LC_5 Logic Functioning bit
 (39 10)  (855 378)  (855 378)  LC_5 Logic Functioning bit
 (18 11)  (834 379)  (834 379)  routing T_16_23.bnl_op_5 <X> T_16_23.lc_trk_g2_5
 (21 11)  (837 379)  (837 379)  routing T_16_23.sp4_v_t_26 <X> T_16_23.lc_trk_g2_7
 (22 11)  (838 379)  (838 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (843 379)  (843 379)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 379)  (845 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 379)  (847 379)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 379)  (852 379)  LC_5 Logic Functioning bit
 (38 11)  (854 379)  (854 379)  LC_5 Logic Functioning bit
 (46 11)  (862 379)  (862 379)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (27 12)  (843 380)  (843 380)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 380)  (844 380)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 380)  (845 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 380)  (849 380)  routing T_16_23.lc_trk_g2_1 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 380)  (851 380)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.input_2_6
 (42 12)  (858 380)  (858 380)  LC_6 Logic Functioning bit
 (43 12)  (859 380)  (859 380)  LC_6 Logic Functioning bit
 (45 12)  (861 380)  (861 380)  LC_6 Logic Functioning bit
 (51 12)  (867 380)  (867 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (821 381)  (821 381)  routing T_16_23.sp4_h_r_9 <X> T_16_23.sp4_v_b_9
 (14 13)  (830 381)  (830 381)  routing T_16_23.sp12_v_b_16 <X> T_16_23.lc_trk_g3_0
 (16 13)  (832 381)  (832 381)  routing T_16_23.sp12_v_b_16 <X> T_16_23.lc_trk_g3_0
 (17 13)  (833 381)  (833 381)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (838 381)  (838 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (843 381)  (843 381)  routing T_16_23.lc_trk_g1_1 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 381)  (845 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 381)  (848 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (849 381)  (849 381)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.input_2_6
 (35 13)  (851 381)  (851 381)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.input_2_6
 (36 13)  (852 381)  (852 381)  LC_6 Logic Functioning bit
 (38 13)  (854 381)  (854 381)  LC_6 Logic Functioning bit
 (42 13)  (858 381)  (858 381)  LC_6 Logic Functioning bit
 (43 13)  (859 381)  (859 381)  LC_6 Logic Functioning bit
 (51 13)  (867 381)  (867 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (17 14)  (833 382)  (833 382)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (834 382)  (834 382)  routing T_16_23.bnl_op_5 <X> T_16_23.lc_trk_g3_5
 (29 14)  (845 382)  (845 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 382)  (846 382)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 382)  (847 382)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 382)  (848 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 382)  (850 382)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 382)  (852 382)  LC_7 Logic Functioning bit
 (41 14)  (857 382)  (857 382)  LC_7 Logic Functioning bit
 (43 14)  (859 382)  (859 382)  LC_7 Logic Functioning bit
 (45 14)  (861 382)  (861 382)  LC_7 Logic Functioning bit
 (18 15)  (834 383)  (834 383)  routing T_16_23.bnl_op_5 <X> T_16_23.lc_trk_g3_5
 (22 15)  (838 383)  (838 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 383)  (841 383)  routing T_16_23.sp4_r_v_b_46 <X> T_16_23.lc_trk_g3_6
 (26 15)  (842 383)  (842 383)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 383)  (843 383)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 383)  (844 383)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 383)  (845 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 383)  (846 383)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 383)  (848 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (37 15)  (853 383)  (853 383)  LC_7 Logic Functioning bit
 (46 15)  (862 383)  (862 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (864 383)  (864 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_23

 (0 0)  (874 368)  (874 368)  Negative Clock bit

 (9 0)  (883 368)  (883 368)  routing T_17_23.sp4_h_l_47 <X> T_17_23.sp4_h_r_1
 (10 0)  (884 368)  (884 368)  routing T_17_23.sp4_h_l_47 <X> T_17_23.sp4_h_r_1
 (27 0)  (901 368)  (901 368)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 368)  (902 368)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 368)  (903 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 368)  (906 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 368)  (910 368)  LC_0 Logic Functioning bit
 (39 0)  (913 368)  (913 368)  LC_0 Logic Functioning bit
 (41 0)  (915 368)  (915 368)  LC_0 Logic Functioning bit
 (42 0)  (916 368)  (916 368)  LC_0 Logic Functioning bit
 (44 0)  (918 368)  (918 368)  LC_0 Logic Functioning bit
 (45 0)  (919 368)  (919 368)  LC_0 Logic Functioning bit
 (36 1)  (910 369)  (910 369)  LC_0 Logic Functioning bit
 (39 1)  (913 369)  (913 369)  LC_0 Logic Functioning bit
 (41 1)  (915 369)  (915 369)  LC_0 Logic Functioning bit
 (42 1)  (916 369)  (916 369)  LC_0 Logic Functioning bit
 (47 1)  (921 369)  (921 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (923 369)  (923 369)  Carry_In_Mux bit 

 (0 2)  (874 370)  (874 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (1 2)  (875 370)  (875 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (2 2)  (876 370)  (876 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (886 370)  (886 370)  routing T_17_23.sp4_v_t_39 <X> T_17_23.sp4_h_l_39
 (25 2)  (899 370)  (899 370)  routing T_17_23.sp4_h_l_11 <X> T_17_23.lc_trk_g0_6
 (27 2)  (901 370)  (901 370)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 370)  (902 370)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 370)  (903 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 370)  (906 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 370)  (910 370)  LC_1 Logic Functioning bit
 (39 2)  (913 370)  (913 370)  LC_1 Logic Functioning bit
 (41 2)  (915 370)  (915 370)  LC_1 Logic Functioning bit
 (42 2)  (916 370)  (916 370)  LC_1 Logic Functioning bit
 (44 2)  (918 370)  (918 370)  LC_1 Logic Functioning bit
 (45 2)  (919 370)  (919 370)  LC_1 Logic Functioning bit
 (53 2)  (927 370)  (927 370)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (11 3)  (885 371)  (885 371)  routing T_17_23.sp4_v_t_39 <X> T_17_23.sp4_h_l_39
 (15 3)  (889 371)  (889 371)  routing T_17_23.sp4_v_t_9 <X> T_17_23.lc_trk_g0_4
 (16 3)  (890 371)  (890 371)  routing T_17_23.sp4_v_t_9 <X> T_17_23.lc_trk_g0_4
 (17 3)  (891 371)  (891 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (896 371)  (896 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (897 371)  (897 371)  routing T_17_23.sp4_h_l_11 <X> T_17_23.lc_trk_g0_6
 (24 3)  (898 371)  (898 371)  routing T_17_23.sp4_h_l_11 <X> T_17_23.lc_trk_g0_6
 (25 3)  (899 371)  (899 371)  routing T_17_23.sp4_h_l_11 <X> T_17_23.lc_trk_g0_6
 (36 3)  (910 371)  (910 371)  LC_1 Logic Functioning bit
 (39 3)  (913 371)  (913 371)  LC_1 Logic Functioning bit
 (41 3)  (915 371)  (915 371)  LC_1 Logic Functioning bit
 (42 3)  (916 371)  (916 371)  LC_1 Logic Functioning bit
 (1 4)  (875 372)  (875 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (895 372)  (895 372)  routing T_17_23.sp12_h_r_3 <X> T_17_23.lc_trk_g1_3
 (22 4)  (896 372)  (896 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 372)  (898 372)  routing T_17_23.sp12_h_r_3 <X> T_17_23.lc_trk_g1_3
 (27 4)  (901 372)  (901 372)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 372)  (903 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 372)  (904 372)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 372)  (906 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 372)  (910 372)  LC_2 Logic Functioning bit
 (39 4)  (913 372)  (913 372)  LC_2 Logic Functioning bit
 (41 4)  (915 372)  (915 372)  LC_2 Logic Functioning bit
 (42 4)  (916 372)  (916 372)  LC_2 Logic Functioning bit
 (44 4)  (918 372)  (918 372)  LC_2 Logic Functioning bit
 (45 4)  (919 372)  (919 372)  LC_2 Logic Functioning bit
 (46 4)  (920 372)  (920 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (874 373)  (874 373)  routing T_17_23.lc_trk_g1_3 <X> T_17_23.wire_logic_cluster/lc_7/cen
 (1 5)  (875 373)  (875 373)  routing T_17_23.lc_trk_g1_3 <X> T_17_23.wire_logic_cluster/lc_7/cen
 (21 5)  (895 373)  (895 373)  routing T_17_23.sp12_h_r_3 <X> T_17_23.lc_trk_g1_3
 (36 5)  (910 373)  (910 373)  LC_2 Logic Functioning bit
 (39 5)  (913 373)  (913 373)  LC_2 Logic Functioning bit
 (41 5)  (915 373)  (915 373)  LC_2 Logic Functioning bit
 (42 5)  (916 373)  (916 373)  LC_2 Logic Functioning bit
 (12 6)  (886 374)  (886 374)  routing T_17_23.sp4_v_t_40 <X> T_17_23.sp4_h_l_40
 (14 6)  (888 374)  (888 374)  routing T_17_23.sp4_h_l_9 <X> T_17_23.lc_trk_g1_4
 (17 6)  (891 374)  (891 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 374)  (892 374)  routing T_17_23.wire_logic_cluster/lc_5/out <X> T_17_23.lc_trk_g1_5
 (25 6)  (899 374)  (899 374)  routing T_17_23.wire_logic_cluster/lc_6/out <X> T_17_23.lc_trk_g1_6
 (29 6)  (903 374)  (903 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 374)  (904 374)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 374)  (906 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 374)  (910 374)  LC_3 Logic Functioning bit
 (39 6)  (913 374)  (913 374)  LC_3 Logic Functioning bit
 (41 6)  (915 374)  (915 374)  LC_3 Logic Functioning bit
 (42 6)  (916 374)  (916 374)  LC_3 Logic Functioning bit
 (44 6)  (918 374)  (918 374)  LC_3 Logic Functioning bit
 (45 6)  (919 374)  (919 374)  LC_3 Logic Functioning bit
 (46 6)  (920 374)  (920 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (885 375)  (885 375)  routing T_17_23.sp4_v_t_40 <X> T_17_23.sp4_h_l_40
 (14 7)  (888 375)  (888 375)  routing T_17_23.sp4_h_l_9 <X> T_17_23.lc_trk_g1_4
 (15 7)  (889 375)  (889 375)  routing T_17_23.sp4_h_l_9 <X> T_17_23.lc_trk_g1_4
 (16 7)  (890 375)  (890 375)  routing T_17_23.sp4_h_l_9 <X> T_17_23.lc_trk_g1_4
 (17 7)  (891 375)  (891 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (896 375)  (896 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (904 375)  (904 375)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 375)  (910 375)  LC_3 Logic Functioning bit
 (39 7)  (913 375)  (913 375)  LC_3 Logic Functioning bit
 (41 7)  (915 375)  (915 375)  LC_3 Logic Functioning bit
 (42 7)  (916 375)  (916 375)  LC_3 Logic Functioning bit
 (27 8)  (901 376)  (901 376)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 376)  (902 376)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 376)  (903 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 376)  (904 376)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 376)  (906 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 376)  (910 376)  LC_4 Logic Functioning bit
 (39 8)  (913 376)  (913 376)  LC_4 Logic Functioning bit
 (41 8)  (915 376)  (915 376)  LC_4 Logic Functioning bit
 (42 8)  (916 376)  (916 376)  LC_4 Logic Functioning bit
 (44 8)  (918 376)  (918 376)  LC_4 Logic Functioning bit
 (45 8)  (919 376)  (919 376)  LC_4 Logic Functioning bit
 (53 8)  (927 376)  (927 376)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (36 9)  (910 377)  (910 377)  LC_4 Logic Functioning bit
 (39 9)  (913 377)  (913 377)  LC_4 Logic Functioning bit
 (41 9)  (915 377)  (915 377)  LC_4 Logic Functioning bit
 (42 9)  (916 377)  (916 377)  LC_4 Logic Functioning bit
 (27 10)  (901 378)  (901 378)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 378)  (903 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 378)  (904 378)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 378)  (906 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 378)  (910 378)  LC_5 Logic Functioning bit
 (39 10)  (913 378)  (913 378)  LC_5 Logic Functioning bit
 (41 10)  (915 378)  (915 378)  LC_5 Logic Functioning bit
 (42 10)  (916 378)  (916 378)  LC_5 Logic Functioning bit
 (44 10)  (918 378)  (918 378)  LC_5 Logic Functioning bit
 (45 10)  (919 378)  (919 378)  LC_5 Logic Functioning bit
 (4 11)  (878 379)  (878 379)  routing T_17_23.sp4_h_r_10 <X> T_17_23.sp4_h_l_43
 (6 11)  (880 379)  (880 379)  routing T_17_23.sp4_h_r_10 <X> T_17_23.sp4_h_l_43
 (36 11)  (910 379)  (910 379)  LC_5 Logic Functioning bit
 (39 11)  (913 379)  (913 379)  LC_5 Logic Functioning bit
 (41 11)  (915 379)  (915 379)  LC_5 Logic Functioning bit
 (42 11)  (916 379)  (916 379)  LC_5 Logic Functioning bit
 (14 12)  (888 380)  (888 380)  routing T_17_23.wire_logic_cluster/lc_0/out <X> T_17_23.lc_trk_g3_0
 (17 12)  (891 380)  (891 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 380)  (892 380)  routing T_17_23.wire_logic_cluster/lc_1/out <X> T_17_23.lc_trk_g3_1
 (27 12)  (901 380)  (901 380)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 380)  (903 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 380)  (904 380)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 380)  (906 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 380)  (910 380)  LC_6 Logic Functioning bit
 (39 12)  (913 380)  (913 380)  LC_6 Logic Functioning bit
 (41 12)  (915 380)  (915 380)  LC_6 Logic Functioning bit
 (42 12)  (916 380)  (916 380)  LC_6 Logic Functioning bit
 (44 12)  (918 380)  (918 380)  LC_6 Logic Functioning bit
 (45 12)  (919 380)  (919 380)  LC_6 Logic Functioning bit
 (17 13)  (891 381)  (891 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (904 381)  (904 381)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 381)  (910 381)  LC_6 Logic Functioning bit
 (39 13)  (913 381)  (913 381)  LC_6 Logic Functioning bit
 (41 13)  (915 381)  (915 381)  LC_6 Logic Functioning bit
 (42 13)  (916 381)  (916 381)  LC_6 Logic Functioning bit
 (52 13)  (926 381)  (926 381)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (875 382)  (875 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (886 382)  (886 382)  routing T_17_23.sp4_h_r_8 <X> T_17_23.sp4_h_l_46
 (14 14)  (888 382)  (888 382)  routing T_17_23.wire_logic_cluster/lc_4/out <X> T_17_23.lc_trk_g3_4
 (21 14)  (895 382)  (895 382)  routing T_17_23.wire_logic_cluster/lc_7/out <X> T_17_23.lc_trk_g3_7
 (22 14)  (896 382)  (896 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (901 382)  (901 382)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 382)  (902 382)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 382)  (903 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 382)  (904 382)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 382)  (906 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (910 382)  (910 382)  LC_7 Logic Functioning bit
 (39 14)  (913 382)  (913 382)  LC_7 Logic Functioning bit
 (41 14)  (915 382)  (915 382)  LC_7 Logic Functioning bit
 (42 14)  (916 382)  (916 382)  LC_7 Logic Functioning bit
 (44 14)  (918 382)  (918 382)  LC_7 Logic Functioning bit
 (45 14)  (919 382)  (919 382)  LC_7 Logic Functioning bit
 (1 15)  (875 383)  (875 383)  routing T_17_23.lc_trk_g0_4 <X> T_17_23.wire_logic_cluster/lc_7/s_r
 (13 15)  (887 383)  (887 383)  routing T_17_23.sp4_h_r_8 <X> T_17_23.sp4_h_l_46
 (17 15)  (891 383)  (891 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (904 383)  (904 383)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 383)  (910 383)  LC_7 Logic Functioning bit
 (39 15)  (913 383)  (913 383)  LC_7 Logic Functioning bit
 (41 15)  (915 383)  (915 383)  LC_7 Logic Functioning bit
 (42 15)  (916 383)  (916 383)  LC_7 Logic Functioning bit
 (51 15)  (925 383)  (925 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_18_23

 (8 0)  (936 368)  (936 368)  routing T_18_23.sp4_v_b_1 <X> T_18_23.sp4_h_r_1
 (9 0)  (937 368)  (937 368)  routing T_18_23.sp4_v_b_1 <X> T_18_23.sp4_h_r_1
 (14 0)  (942 368)  (942 368)  routing T_18_23.sp4_v_b_8 <X> T_18_23.lc_trk_g0_0
 (17 0)  (945 368)  (945 368)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 368)  (946 368)  routing T_18_23.wire_logic_cluster/lc_1/out <X> T_18_23.lc_trk_g0_1
 (29 0)  (957 368)  (957 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 368)  (959 368)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 368)  (960 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 368)  (961 368)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 368)  (962 368)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 368)  (965 368)  LC_0 Logic Functioning bit
 (41 0)  (969 368)  (969 368)  LC_0 Logic Functioning bit
 (42 0)  (970 368)  (970 368)  LC_0 Logic Functioning bit
 (43 0)  (971 368)  (971 368)  LC_0 Logic Functioning bit
 (45 0)  (973 368)  (973 368)  LC_0 Logic Functioning bit
 (47 0)  (975 368)  (975 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (976 368)  (976 368)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (981 368)  (981 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (942 369)  (942 369)  routing T_18_23.sp4_v_b_8 <X> T_18_23.lc_trk_g0_0
 (16 1)  (944 369)  (944 369)  routing T_18_23.sp4_v_b_8 <X> T_18_23.lc_trk_g0_0
 (17 1)  (945 369)  (945 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (950 369)  (950 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (956 369)  (956 369)  routing T_18_23.lc_trk_g2_0 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 369)  (957 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 369)  (959 369)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 369)  (960 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (961 369)  (961 369)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.input_2_0
 (34 1)  (962 369)  (962 369)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.input_2_0
 (37 1)  (965 369)  (965 369)  LC_0 Logic Functioning bit
 (42 1)  (970 369)  (970 369)  LC_0 Logic Functioning bit
 (0 2)  (928 370)  (928 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (1 2)  (929 370)  (929 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 370)  (942 370)  routing T_18_23.sp4_h_l_1 <X> T_18_23.lc_trk_g0_4
 (27 2)  (955 370)  (955 370)  routing T_18_23.lc_trk_g1_1 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 370)  (957 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 370)  (960 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (963 370)  (963 370)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.input_2_1
 (36 2)  (964 370)  (964 370)  LC_1 Logic Functioning bit
 (43 2)  (971 370)  (971 370)  LC_1 Logic Functioning bit
 (15 3)  (943 371)  (943 371)  routing T_18_23.sp4_h_l_1 <X> T_18_23.lc_trk_g0_4
 (16 3)  (944 371)  (944 371)  routing T_18_23.sp4_h_l_1 <X> T_18_23.lc_trk_g0_4
 (17 3)  (945 371)  (945 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (950 371)  (950 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (951 371)  (951 371)  routing T_18_23.sp4_v_b_22 <X> T_18_23.lc_trk_g0_6
 (24 3)  (952 371)  (952 371)  routing T_18_23.sp4_v_b_22 <X> T_18_23.lc_trk_g0_6
 (27 3)  (955 371)  (955 371)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 371)  (956 371)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 371)  (957 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 371)  (959 371)  routing T_18_23.lc_trk_g0_2 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 371)  (960 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (961 371)  (961 371)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.input_2_1
 (34 3)  (962 371)  (962 371)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.input_2_1
 (35 3)  (963 371)  (963 371)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.input_2_1
 (36 3)  (964 371)  (964 371)  LC_1 Logic Functioning bit
 (41 3)  (969 371)  (969 371)  LC_1 Logic Functioning bit
 (43 3)  (971 371)  (971 371)  LC_1 Logic Functioning bit
 (48 3)  (976 371)  (976 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (981 371)  (981 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (945 372)  (945 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (954 372)  (954 372)  routing T_18_23.lc_trk_g0_4 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 372)  (956 372)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 372)  (957 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 372)  (960 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 372)  (962 372)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 372)  (964 372)  LC_2 Logic Functioning bit
 (43 4)  (971 372)  (971 372)  LC_2 Logic Functioning bit
 (22 5)  (950 373)  (950 373)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (952 373)  (952 373)  routing T_18_23.bot_op_2 <X> T_18_23.lc_trk_g1_2
 (29 5)  (957 373)  (957 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 373)  (958 373)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 373)  (959 373)  routing T_18_23.lc_trk_g1_2 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 373)  (960 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (961 373)  (961 373)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.input_2_2
 (35 5)  (963 373)  (963 373)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.input_2_2
 (36 5)  (964 373)  (964 373)  LC_2 Logic Functioning bit
 (37 5)  (965 373)  (965 373)  LC_2 Logic Functioning bit
 (38 5)  (966 373)  (966 373)  LC_2 Logic Functioning bit
 (39 5)  (967 373)  (967 373)  LC_2 Logic Functioning bit
 (40 5)  (968 373)  (968 373)  LC_2 Logic Functioning bit
 (42 5)  (970 373)  (970 373)  LC_2 Logic Functioning bit
 (5 6)  (933 374)  (933 374)  routing T_18_23.sp4_h_r_0 <X> T_18_23.sp4_h_l_38
 (17 6)  (945 374)  (945 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 374)  (946 374)  routing T_18_23.wire_logic_cluster/lc_5/out <X> T_18_23.lc_trk_g1_5
 (21 6)  (949 374)  (949 374)  routing T_18_23.wire_logic_cluster/lc_7/out <X> T_18_23.lc_trk_g1_7
 (22 6)  (950 374)  (950 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (955 374)  (955 374)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 374)  (956 374)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 374)  (957 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 374)  (958 374)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 374)  (959 374)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 374)  (960 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (964 374)  (964 374)  LC_3 Logic Functioning bit
 (39 6)  (967 374)  (967 374)  LC_3 Logic Functioning bit
 (43 6)  (971 374)  (971 374)  LC_3 Logic Functioning bit
 (50 6)  (978 374)  (978 374)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (932 375)  (932 375)  routing T_18_23.sp4_h_r_0 <X> T_18_23.sp4_h_l_38
 (26 7)  (954 375)  (954 375)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 375)  (956 375)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 375)  (957 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 375)  (958 375)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 375)  (959 375)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 375)  (964 375)  LC_3 Logic Functioning bit
 (37 7)  (965 375)  (965 375)  LC_3 Logic Functioning bit
 (38 7)  (966 375)  (966 375)  LC_3 Logic Functioning bit
 (42 7)  (970 375)  (970 375)  LC_3 Logic Functioning bit
 (43 7)  (971 375)  (971 375)  LC_3 Logic Functioning bit
 (12 8)  (940 376)  (940 376)  routing T_18_23.sp4_v_b_8 <X> T_18_23.sp4_h_r_8
 (22 8)  (950 376)  (950 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (953 376)  (953 376)  routing T_18_23.sp4_h_r_34 <X> T_18_23.lc_trk_g2_2
 (27 8)  (955 376)  (955 376)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 376)  (956 376)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 376)  (957 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 376)  (959 376)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 376)  (960 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 376)  (961 376)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 376)  (964 376)  LC_4 Logic Functioning bit
 (37 8)  (965 376)  (965 376)  LC_4 Logic Functioning bit
 (41 8)  (969 376)  (969 376)  LC_4 Logic Functioning bit
 (43 8)  (971 376)  (971 376)  LC_4 Logic Functioning bit
 (50 8)  (978 376)  (978 376)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (939 377)  (939 377)  routing T_18_23.sp4_v_b_8 <X> T_18_23.sp4_h_r_8
 (14 9)  (942 377)  (942 377)  routing T_18_23.sp4_r_v_b_32 <X> T_18_23.lc_trk_g2_0
 (17 9)  (945 377)  (945 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (950 377)  (950 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (951 377)  (951 377)  routing T_18_23.sp4_h_r_34 <X> T_18_23.lc_trk_g2_2
 (24 9)  (952 377)  (952 377)  routing T_18_23.sp4_h_r_34 <X> T_18_23.lc_trk_g2_2
 (30 9)  (958 377)  (958 377)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 377)  (964 377)  LC_4 Logic Functioning bit
 (37 9)  (965 377)  (965 377)  LC_4 Logic Functioning bit
 (41 9)  (969 377)  (969 377)  LC_4 Logic Functioning bit
 (43 9)  (971 377)  (971 377)  LC_4 Logic Functioning bit
 (17 10)  (945 378)  (945 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (953 378)  (953 378)  routing T_18_23.sp4_v_b_38 <X> T_18_23.lc_trk_g2_6
 (29 10)  (957 378)  (957 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 378)  (959 378)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 378)  (960 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 378)  (962 378)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 378)  (963 378)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.input_2_5
 (37 10)  (965 378)  (965 378)  LC_5 Logic Functioning bit
 (38 10)  (966 378)  (966 378)  LC_5 Logic Functioning bit
 (39 10)  (967 378)  (967 378)  LC_5 Logic Functioning bit
 (41 10)  (969 378)  (969 378)  LC_5 Logic Functioning bit
 (45 10)  (973 378)  (973 378)  LC_5 Logic Functioning bit
 (22 11)  (950 379)  (950 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (951 379)  (951 379)  routing T_18_23.sp4_v_b_38 <X> T_18_23.lc_trk_g2_6
 (25 11)  (953 379)  (953 379)  routing T_18_23.sp4_v_b_38 <X> T_18_23.lc_trk_g2_6
 (29 11)  (957 379)  (957 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 379)  (960 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (961 379)  (961 379)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.input_2_5
 (34 11)  (962 379)  (962 379)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.input_2_5
 (35 11)  (963 379)  (963 379)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.input_2_5
 (36 11)  (964 379)  (964 379)  LC_5 Logic Functioning bit
 (38 11)  (966 379)  (966 379)  LC_5 Logic Functioning bit
 (47 11)  (975 379)  (975 379)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (976 379)  (976 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (945 380)  (945 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (14 13)  (942 381)  (942 381)  routing T_18_23.sp4_h_r_24 <X> T_18_23.lc_trk_g3_0
 (15 13)  (943 381)  (943 381)  routing T_18_23.sp4_h_r_24 <X> T_18_23.lc_trk_g3_0
 (16 13)  (944 381)  (944 381)  routing T_18_23.sp4_h_r_24 <X> T_18_23.lc_trk_g3_0
 (17 13)  (945 381)  (945 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (950 381)  (950 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (951 381)  (951 381)  routing T_18_23.sp4_h_l_15 <X> T_18_23.lc_trk_g3_2
 (24 13)  (952 381)  (952 381)  routing T_18_23.sp4_h_l_15 <X> T_18_23.lc_trk_g3_2
 (25 13)  (953 381)  (953 381)  routing T_18_23.sp4_h_l_15 <X> T_18_23.lc_trk_g3_2
 (22 14)  (950 382)  (950 382)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (951 382)  (951 382)  routing T_18_23.sp12_v_t_12 <X> T_18_23.lc_trk_g3_7
 (25 14)  (953 382)  (953 382)  routing T_18_23.sp4_v_b_30 <X> T_18_23.lc_trk_g3_6
 (28 14)  (956 382)  (956 382)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 382)  (957 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 382)  (958 382)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 382)  (959 382)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 382)  (960 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 382)  (962 382)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 382)  (963 382)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.input_2_7
 (37 14)  (965 382)  (965 382)  LC_7 Logic Functioning bit
 (38 14)  (966 382)  (966 382)  LC_7 Logic Functioning bit
 (39 14)  (967 382)  (967 382)  LC_7 Logic Functioning bit
 (41 14)  (969 382)  (969 382)  LC_7 Logic Functioning bit
 (45 14)  (973 382)  (973 382)  LC_7 Logic Functioning bit
 (52 14)  (980 382)  (980 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (932 383)  (932 383)  routing T_18_23.sp4_v_b_4 <X> T_18_23.sp4_h_l_44
 (22 15)  (950 383)  (950 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (951 383)  (951 383)  routing T_18_23.sp4_v_b_30 <X> T_18_23.lc_trk_g3_6
 (29 15)  (957 383)  (957 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 383)  (958 383)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 383)  (959 383)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 383)  (960 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (961 383)  (961 383)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.input_2_7
 (34 15)  (962 383)  (962 383)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.input_2_7
 (35 15)  (963 383)  (963 383)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.input_2_7
 (36 15)  (964 383)  (964 383)  LC_7 Logic Functioning bit
 (38 15)  (966 383)  (966 383)  LC_7 Logic Functioning bit


LogicTile_19_23

 (0 0)  (982 368)  (982 368)  Negative Clock bit

 (14 0)  (996 368)  (996 368)  routing T_19_23.wire_logic_cluster/lc_0/out <X> T_19_23.lc_trk_g0_0
 (28 0)  (1010 368)  (1010 368)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 368)  (1011 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 368)  (1012 368)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (36 0)  (1018 368)  (1018 368)  LC_0 Logic Functioning bit
 (39 0)  (1021 368)  (1021 368)  LC_0 Logic Functioning bit
 (41 0)  (1023 368)  (1023 368)  LC_0 Logic Functioning bit
 (42 0)  (1024 368)  (1024 368)  LC_0 Logic Functioning bit
 (44 0)  (1026 368)  (1026 368)  LC_0 Logic Functioning bit
 (45 0)  (1027 368)  (1027 368)  LC_0 Logic Functioning bit
 (17 1)  (999 369)  (999 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (30 1)  (1012 369)  (1012 369)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 369)  (1014 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1018 369)  (1018 369)  LC_0 Logic Functioning bit
 (39 1)  (1021 369)  (1021 369)  LC_0 Logic Functioning bit
 (41 1)  (1023 369)  (1023 369)  LC_0 Logic Functioning bit
 (42 1)  (1024 369)  (1024 369)  LC_0 Logic Functioning bit
 (47 1)  (1029 369)  (1029 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (982 370)  (982 370)  routing T_19_23.glb_netwk_6 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (1 2)  (983 370)  (983 370)  routing T_19_23.glb_netwk_6 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (2 2)  (984 370)  (984 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (991 370)  (991 370)  routing T_19_23.sp4_h_r_10 <X> T_19_23.sp4_h_l_36
 (10 2)  (992 370)  (992 370)  routing T_19_23.sp4_h_r_10 <X> T_19_23.sp4_h_l_36
 (27 2)  (1009 370)  (1009 370)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 370)  (1010 370)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 370)  (1011 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 370)  (1014 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 370)  (1018 370)  LC_1 Logic Functioning bit
 (39 2)  (1021 370)  (1021 370)  LC_1 Logic Functioning bit
 (41 2)  (1023 370)  (1023 370)  LC_1 Logic Functioning bit
 (42 2)  (1024 370)  (1024 370)  LC_1 Logic Functioning bit
 (44 2)  (1026 370)  (1026 370)  LC_1 Logic Functioning bit
 (45 2)  (1027 370)  (1027 370)  LC_1 Logic Functioning bit
 (4 3)  (986 371)  (986 371)  routing T_19_23.sp4_v_b_7 <X> T_19_23.sp4_h_l_37
 (15 3)  (997 371)  (997 371)  routing T_19_23.bot_op_4 <X> T_19_23.lc_trk_g0_4
 (17 3)  (999 371)  (999 371)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (36 3)  (1018 371)  (1018 371)  LC_1 Logic Functioning bit
 (39 3)  (1021 371)  (1021 371)  LC_1 Logic Functioning bit
 (41 3)  (1023 371)  (1023 371)  LC_1 Logic Functioning bit
 (42 3)  (1024 371)  (1024 371)  LC_1 Logic Functioning bit
 (47 3)  (1029 371)  (1029 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (983 372)  (983 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (12 4)  (994 372)  (994 372)  routing T_19_23.sp4_v_b_11 <X> T_19_23.sp4_h_r_5
 (21 4)  (1003 372)  (1003 372)  routing T_19_23.sp4_h_r_11 <X> T_19_23.lc_trk_g1_3
 (22 4)  (1004 372)  (1004 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1005 372)  (1005 372)  routing T_19_23.sp4_h_r_11 <X> T_19_23.lc_trk_g1_3
 (24 4)  (1006 372)  (1006 372)  routing T_19_23.sp4_h_r_11 <X> T_19_23.lc_trk_g1_3
 (25 4)  (1007 372)  (1007 372)  routing T_19_23.wire_logic_cluster/lc_2/out <X> T_19_23.lc_trk_g1_2
 (27 4)  (1009 372)  (1009 372)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 372)  (1011 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 372)  (1014 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 372)  (1018 372)  LC_2 Logic Functioning bit
 (39 4)  (1021 372)  (1021 372)  LC_2 Logic Functioning bit
 (41 4)  (1023 372)  (1023 372)  LC_2 Logic Functioning bit
 (42 4)  (1024 372)  (1024 372)  LC_2 Logic Functioning bit
 (44 4)  (1026 372)  (1026 372)  LC_2 Logic Functioning bit
 (45 4)  (1027 372)  (1027 372)  LC_2 Logic Functioning bit
 (0 5)  (982 373)  (982 373)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_7/cen
 (1 5)  (983 373)  (983 373)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_7/cen
 (11 5)  (993 373)  (993 373)  routing T_19_23.sp4_v_b_11 <X> T_19_23.sp4_h_r_5
 (13 5)  (995 373)  (995 373)  routing T_19_23.sp4_v_b_11 <X> T_19_23.sp4_h_r_5
 (22 5)  (1004 373)  (1004 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1012 373)  (1012 373)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 373)  (1018 373)  LC_2 Logic Functioning bit
 (39 5)  (1021 373)  (1021 373)  LC_2 Logic Functioning bit
 (41 5)  (1023 373)  (1023 373)  LC_2 Logic Functioning bit
 (42 5)  (1024 373)  (1024 373)  LC_2 Logic Functioning bit
 (48 5)  (1030 373)  (1030 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (1033 373)  (1033 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (999 374)  (999 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 374)  (1000 374)  routing T_19_23.wire_logic_cluster/lc_5/out <X> T_19_23.lc_trk_g1_5
 (25 6)  (1007 374)  (1007 374)  routing T_19_23.wire_logic_cluster/lc_6/out <X> T_19_23.lc_trk_g1_6
 (27 6)  (1009 374)  (1009 374)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 374)  (1010 374)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 374)  (1011 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 374)  (1014 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 374)  (1018 374)  LC_3 Logic Functioning bit
 (39 6)  (1021 374)  (1021 374)  LC_3 Logic Functioning bit
 (41 6)  (1023 374)  (1023 374)  LC_3 Logic Functioning bit
 (42 6)  (1024 374)  (1024 374)  LC_3 Logic Functioning bit
 (44 6)  (1026 374)  (1026 374)  LC_3 Logic Functioning bit
 (45 6)  (1027 374)  (1027 374)  LC_3 Logic Functioning bit
 (51 6)  (1033 374)  (1033 374)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (8 7)  (990 375)  (990 375)  routing T_19_23.sp4_h_r_10 <X> T_19_23.sp4_v_t_41
 (9 7)  (991 375)  (991 375)  routing T_19_23.sp4_h_r_10 <X> T_19_23.sp4_v_t_41
 (10 7)  (992 375)  (992 375)  routing T_19_23.sp4_h_r_10 <X> T_19_23.sp4_v_t_41
 (22 7)  (1004 375)  (1004 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1012 375)  (1012 375)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (1018 375)  (1018 375)  LC_3 Logic Functioning bit
 (39 7)  (1021 375)  (1021 375)  LC_3 Logic Functioning bit
 (41 7)  (1023 375)  (1023 375)  LC_3 Logic Functioning bit
 (42 7)  (1024 375)  (1024 375)  LC_3 Logic Functioning bit
 (48 7)  (1030 375)  (1030 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (990 376)  (990 376)  routing T_19_23.sp4_h_l_46 <X> T_19_23.sp4_h_r_7
 (10 8)  (992 376)  (992 376)  routing T_19_23.sp4_h_l_46 <X> T_19_23.sp4_h_r_7
 (12 8)  (994 376)  (994 376)  routing T_19_23.sp4_v_b_2 <X> T_19_23.sp4_h_r_8
 (27 8)  (1009 376)  (1009 376)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 376)  (1010 376)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 376)  (1011 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 376)  (1012 376)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 376)  (1014 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 376)  (1018 376)  LC_4 Logic Functioning bit
 (39 8)  (1021 376)  (1021 376)  LC_4 Logic Functioning bit
 (41 8)  (1023 376)  (1023 376)  LC_4 Logic Functioning bit
 (42 8)  (1024 376)  (1024 376)  LC_4 Logic Functioning bit
 (44 8)  (1026 376)  (1026 376)  LC_4 Logic Functioning bit
 (45 8)  (1027 376)  (1027 376)  LC_4 Logic Functioning bit
 (46 8)  (1028 376)  (1028 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (1033 376)  (1033 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (11 9)  (993 377)  (993 377)  routing T_19_23.sp4_v_b_2 <X> T_19_23.sp4_h_r_8
 (13 9)  (995 377)  (995 377)  routing T_19_23.sp4_v_b_2 <X> T_19_23.sp4_h_r_8
 (36 9)  (1018 377)  (1018 377)  LC_4 Logic Functioning bit
 (39 9)  (1021 377)  (1021 377)  LC_4 Logic Functioning bit
 (41 9)  (1023 377)  (1023 377)  LC_4 Logic Functioning bit
 (42 9)  (1024 377)  (1024 377)  LC_4 Logic Functioning bit
 (13 10)  (995 378)  (995 378)  routing T_19_23.sp4_h_r_8 <X> T_19_23.sp4_v_t_45
 (22 10)  (1004 378)  (1004 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (1009 378)  (1009 378)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 378)  (1011 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 378)  (1012 378)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 378)  (1014 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 378)  (1018 378)  LC_5 Logic Functioning bit
 (39 10)  (1021 378)  (1021 378)  LC_5 Logic Functioning bit
 (41 10)  (1023 378)  (1023 378)  LC_5 Logic Functioning bit
 (42 10)  (1024 378)  (1024 378)  LC_5 Logic Functioning bit
 (44 10)  (1026 378)  (1026 378)  LC_5 Logic Functioning bit
 (45 10)  (1027 378)  (1027 378)  LC_5 Logic Functioning bit
 (46 10)  (1028 378)  (1028 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (1033 378)  (1033 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (990 379)  (990 379)  routing T_19_23.sp4_h_r_7 <X> T_19_23.sp4_v_t_42
 (9 11)  (991 379)  (991 379)  routing T_19_23.sp4_h_r_7 <X> T_19_23.sp4_v_t_42
 (12 11)  (994 379)  (994 379)  routing T_19_23.sp4_h_r_8 <X> T_19_23.sp4_v_t_45
 (21 11)  (1003 379)  (1003 379)  routing T_19_23.sp4_r_v_b_39 <X> T_19_23.lc_trk_g2_7
 (36 11)  (1018 379)  (1018 379)  LC_5 Logic Functioning bit
 (39 11)  (1021 379)  (1021 379)  LC_5 Logic Functioning bit
 (41 11)  (1023 379)  (1023 379)  LC_5 Logic Functioning bit
 (42 11)  (1024 379)  (1024 379)  LC_5 Logic Functioning bit
 (17 12)  (999 380)  (999 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 380)  (1000 380)  routing T_19_23.wire_logic_cluster/lc_1/out <X> T_19_23.lc_trk_g3_1
 (21 12)  (1003 380)  (1003 380)  routing T_19_23.wire_logic_cluster/lc_3/out <X> T_19_23.lc_trk_g3_3
 (22 12)  (1004 380)  (1004 380)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (1009 380)  (1009 380)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 380)  (1011 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 380)  (1012 380)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 380)  (1014 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 380)  (1018 380)  LC_6 Logic Functioning bit
 (39 12)  (1021 380)  (1021 380)  LC_6 Logic Functioning bit
 (41 12)  (1023 380)  (1023 380)  LC_6 Logic Functioning bit
 (42 12)  (1024 380)  (1024 380)  LC_6 Logic Functioning bit
 (44 12)  (1026 380)  (1026 380)  LC_6 Logic Functioning bit
 (45 12)  (1027 380)  (1027 380)  LC_6 Logic Functioning bit
 (48 12)  (1030 380)  (1030 380)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (11 13)  (993 381)  (993 381)  routing T_19_23.sp4_h_l_46 <X> T_19_23.sp4_h_r_11
 (30 13)  (1012 381)  (1012 381)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (1018 381)  (1018 381)  LC_6 Logic Functioning bit
 (39 13)  (1021 381)  (1021 381)  LC_6 Logic Functioning bit
 (41 13)  (1023 381)  (1023 381)  LC_6 Logic Functioning bit
 (42 13)  (1024 381)  (1024 381)  LC_6 Logic Functioning bit
 (48 13)  (1030 381)  (1030 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (983 382)  (983 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 382)  (996 382)  routing T_19_23.wire_logic_cluster/lc_4/out <X> T_19_23.lc_trk_g3_4
 (21 14)  (1003 382)  (1003 382)  routing T_19_23.wire_logic_cluster/lc_7/out <X> T_19_23.lc_trk_g3_7
 (22 14)  (1004 382)  (1004 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1009 382)  (1009 382)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 382)  (1010 382)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 382)  (1011 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 382)  (1012 382)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 382)  (1014 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 382)  (1018 382)  LC_7 Logic Functioning bit
 (39 14)  (1021 382)  (1021 382)  LC_7 Logic Functioning bit
 (41 14)  (1023 382)  (1023 382)  LC_7 Logic Functioning bit
 (42 14)  (1024 382)  (1024 382)  LC_7 Logic Functioning bit
 (44 14)  (1026 382)  (1026 382)  LC_7 Logic Functioning bit
 (45 14)  (1027 382)  (1027 382)  LC_7 Logic Functioning bit
 (46 14)  (1028 382)  (1028 382)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (48 14)  (1030 382)  (1030 382)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (1 15)  (983 383)  (983 383)  routing T_19_23.lc_trk_g0_4 <X> T_19_23.wire_logic_cluster/lc_7/s_r
 (17 15)  (999 383)  (999 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1012 383)  (1012 383)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (1018 383)  (1018 383)  LC_7 Logic Functioning bit
 (39 15)  (1021 383)  (1021 383)  LC_7 Logic Functioning bit
 (41 15)  (1023 383)  (1023 383)  LC_7 Logic Functioning bit
 (42 15)  (1024 383)  (1024 383)  LC_7 Logic Functioning bit


LogicTile_20_23

 (21 0)  (1057 368)  (1057 368)  routing T_20_23.sp4_h_r_11 <X> T_20_23.lc_trk_g0_3
 (22 0)  (1058 368)  (1058 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1059 368)  (1059 368)  routing T_20_23.sp4_h_r_11 <X> T_20_23.lc_trk_g0_3
 (24 0)  (1060 368)  (1060 368)  routing T_20_23.sp4_h_r_11 <X> T_20_23.lc_trk_g0_3
 (25 0)  (1061 368)  (1061 368)  routing T_20_23.wire_logic_cluster/lc_2/out <X> T_20_23.lc_trk_g0_2
 (26 0)  (1062 368)  (1062 368)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 368)  (1063 368)  routing T_20_23.lc_trk_g1_0 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 368)  (1065 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 368)  (1068 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 368)  (1070 368)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 368)  (1073 368)  LC_0 Logic Functioning bit
 (41 0)  (1077 368)  (1077 368)  LC_0 Logic Functioning bit
 (43 0)  (1079 368)  (1079 368)  LC_0 Logic Functioning bit
 (45 0)  (1081 368)  (1081 368)  LC_0 Logic Functioning bit
 (53 0)  (1089 368)  (1089 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (1058 369)  (1058 369)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (1063 369)  (1063 369)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 369)  (1065 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 369)  (1067 369)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 369)  (1068 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1069 369)  (1069 369)  routing T_20_23.lc_trk_g2_0 <X> T_20_23.input_2_0
 (36 1)  (1072 369)  (1072 369)  LC_0 Logic Functioning bit
 (41 1)  (1077 369)  (1077 369)  LC_0 Logic Functioning bit
 (43 1)  (1079 369)  (1079 369)  LC_0 Logic Functioning bit
 (51 1)  (1087 369)  (1087 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1036 370)  (1036 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 370)  (1037 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 370)  (1038 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (1052 370)  (1052 370)  routing T_20_23.sp4_v_b_13 <X> T_20_23.lc_trk_g0_5
 (17 2)  (1053 370)  (1053 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1054 370)  (1054 370)  routing T_20_23.sp4_v_b_13 <X> T_20_23.lc_trk_g0_5
 (29 2)  (1065 370)  (1065 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 370)  (1068 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 370)  (1069 370)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 370)  (1072 370)  LC_1 Logic Functioning bit
 (38 2)  (1074 370)  (1074 370)  LC_1 Logic Functioning bit
 (41 2)  (1077 370)  (1077 370)  LC_1 Logic Functioning bit
 (43 2)  (1079 370)  (1079 370)  LC_1 Logic Functioning bit
 (18 3)  (1054 371)  (1054 371)  routing T_20_23.sp4_v_b_13 <X> T_20_23.lc_trk_g0_5
 (26 3)  (1062 371)  (1062 371)  routing T_20_23.lc_trk_g0_3 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 371)  (1065 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 371)  (1066 371)  routing T_20_23.lc_trk_g0_2 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 371)  (1067 371)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 371)  (1072 371)  LC_1 Logic Functioning bit
 (38 3)  (1074 371)  (1074 371)  LC_1 Logic Functioning bit
 (40 3)  (1076 371)  (1076 371)  LC_1 Logic Functioning bit
 (42 3)  (1078 371)  (1078 371)  LC_1 Logic Functioning bit
 (51 3)  (1087 371)  (1087 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (11 4)  (1047 372)  (1047 372)  routing T_20_23.sp4_v_t_39 <X> T_20_23.sp4_v_b_5
 (14 4)  (1050 372)  (1050 372)  routing T_20_23.wire_logic_cluster/lc_0/out <X> T_20_23.lc_trk_g1_0
 (17 4)  (1053 372)  (1053 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (1057 372)  (1057 372)  routing T_20_23.wire_logic_cluster/lc_3/out <X> T_20_23.lc_trk_g1_3
 (22 4)  (1058 372)  (1058 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1062 372)  (1062 372)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (28 4)  (1064 372)  (1064 372)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 372)  (1065 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 372)  (1066 372)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 372)  (1068 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 372)  (1069 372)  routing T_20_23.lc_trk_g3_0 <X> T_20_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 372)  (1070 372)  routing T_20_23.lc_trk_g3_0 <X> T_20_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 372)  (1073 372)  LC_2 Logic Functioning bit
 (39 4)  (1075 372)  (1075 372)  LC_2 Logic Functioning bit
 (45 4)  (1081 372)  (1081 372)  LC_2 Logic Functioning bit
 (50 4)  (1086 372)  (1086 372)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (1048 373)  (1048 373)  routing T_20_23.sp4_v_t_39 <X> T_20_23.sp4_v_b_5
 (17 5)  (1053 373)  (1053 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (1054 373)  (1054 373)  routing T_20_23.sp4_r_v_b_25 <X> T_20_23.lc_trk_g1_1
 (22 5)  (1058 373)  (1058 373)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1059 373)  (1059 373)  routing T_20_23.sp12_h_l_17 <X> T_20_23.lc_trk_g1_2
 (25 5)  (1061 373)  (1061 373)  routing T_20_23.sp12_h_l_17 <X> T_20_23.lc_trk_g1_2
 (27 5)  (1063 373)  (1063 373)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 373)  (1065 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 373)  (1066 373)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (1072 373)  (1072 373)  LC_2 Logic Functioning bit
 (37 5)  (1073 373)  (1073 373)  LC_2 Logic Functioning bit
 (39 5)  (1075 373)  (1075 373)  LC_2 Logic Functioning bit
 (43 5)  (1079 373)  (1079 373)  LC_2 Logic Functioning bit
 (48 5)  (1084 373)  (1084 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (1050 374)  (1050 374)  routing T_20_23.bnr_op_4 <X> T_20_23.lc_trk_g1_4
 (15 6)  (1051 374)  (1051 374)  routing T_20_23.sp4_v_b_21 <X> T_20_23.lc_trk_g1_5
 (16 6)  (1052 374)  (1052 374)  routing T_20_23.sp4_v_b_21 <X> T_20_23.lc_trk_g1_5
 (17 6)  (1053 374)  (1053 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (1063 374)  (1063 374)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 374)  (1065 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 374)  (1066 374)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 374)  (1068 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 374)  (1070 374)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 374)  (1073 374)  LC_3 Logic Functioning bit
 (39 6)  (1075 374)  (1075 374)  LC_3 Logic Functioning bit
 (45 6)  (1081 374)  (1081 374)  LC_3 Logic Functioning bit
 (52 6)  (1088 374)  (1088 374)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (1050 375)  (1050 375)  routing T_20_23.bnr_op_4 <X> T_20_23.lc_trk_g1_4
 (17 7)  (1053 375)  (1053 375)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (26 7)  (1062 375)  (1062 375)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 375)  (1063 375)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 375)  (1065 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 375)  (1067 375)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 375)  (1068 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1071 375)  (1071 375)  routing T_20_23.lc_trk_g0_3 <X> T_20_23.input_2_3
 (36 7)  (1072 375)  (1072 375)  LC_3 Logic Functioning bit
 (37 7)  (1073 375)  (1073 375)  LC_3 Logic Functioning bit
 (38 7)  (1074 375)  (1074 375)  LC_3 Logic Functioning bit
 (42 7)  (1078 375)  (1078 375)  LC_3 Logic Functioning bit
 (48 7)  (1084 375)  (1084 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (1050 376)  (1050 376)  routing T_20_23.sp4_h_l_21 <X> T_20_23.lc_trk_g2_0
 (25 8)  (1061 376)  (1061 376)  routing T_20_23.bnl_op_2 <X> T_20_23.lc_trk_g2_2
 (26 8)  (1062 376)  (1062 376)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 376)  (1063 376)  routing T_20_23.lc_trk_g3_4 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 376)  (1064 376)  routing T_20_23.lc_trk_g3_4 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 376)  (1065 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 376)  (1066 376)  routing T_20_23.lc_trk_g3_4 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 376)  (1067 376)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 376)  (1068 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 376)  (1070 376)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 376)  (1072 376)  LC_4 Logic Functioning bit
 (41 8)  (1077 376)  (1077 376)  LC_4 Logic Functioning bit
 (43 8)  (1079 376)  (1079 376)  LC_4 Logic Functioning bit
 (45 8)  (1081 376)  (1081 376)  LC_4 Logic Functioning bit
 (46 8)  (1082 376)  (1082 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (1087 376)  (1087 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (1051 377)  (1051 377)  routing T_20_23.sp4_h_l_21 <X> T_20_23.lc_trk_g2_0
 (16 9)  (1052 377)  (1052 377)  routing T_20_23.sp4_h_l_21 <X> T_20_23.lc_trk_g2_0
 (17 9)  (1053 377)  (1053 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (1058 377)  (1058 377)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1061 377)  (1061 377)  routing T_20_23.bnl_op_2 <X> T_20_23.lc_trk_g2_2
 (28 9)  (1064 377)  (1064 377)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 377)  (1065 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 377)  (1068 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (1069 377)  (1069 377)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.input_2_4
 (34 9)  (1070 377)  (1070 377)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.input_2_4
 (35 9)  (1071 377)  (1071 377)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.input_2_4
 (37 9)  (1073 377)  (1073 377)  LC_4 Logic Functioning bit
 (22 10)  (1058 378)  (1058 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1059 378)  (1059 378)  routing T_20_23.sp4_v_b_47 <X> T_20_23.lc_trk_g2_7
 (24 10)  (1060 378)  (1060 378)  routing T_20_23.sp4_v_b_47 <X> T_20_23.lc_trk_g2_7
 (17 11)  (1053 379)  (1053 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (12 12)  (1048 380)  (1048 380)  routing T_20_23.sp4_h_l_45 <X> T_20_23.sp4_h_r_11
 (22 12)  (1058 380)  (1058 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (1062 380)  (1062 380)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (1065 380)  (1065 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 380)  (1066 380)  routing T_20_23.lc_trk_g0_5 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 380)  (1067 380)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 380)  (1068 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 380)  (1069 380)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 380)  (1070 380)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 380)  (1073 380)  LC_6 Logic Functioning bit
 (39 12)  (1075 380)  (1075 380)  LC_6 Logic Functioning bit
 (45 12)  (1081 380)  (1081 380)  LC_6 Logic Functioning bit
 (47 12)  (1083 380)  (1083 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (13 13)  (1049 381)  (1049 381)  routing T_20_23.sp4_h_l_45 <X> T_20_23.sp4_h_r_11
 (16 13)  (1052 381)  (1052 381)  routing T_20_23.sp12_v_b_8 <X> T_20_23.lc_trk_g3_0
 (17 13)  (1053 381)  (1053 381)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (27 13)  (1063 381)  (1063 381)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 381)  (1065 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 381)  (1067 381)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 381)  (1068 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (1070 381)  (1070 381)  routing T_20_23.lc_trk_g1_1 <X> T_20_23.input_2_6
 (36 13)  (1072 381)  (1072 381)  LC_6 Logic Functioning bit
 (37 13)  (1073 381)  (1073 381)  LC_6 Logic Functioning bit
 (39 13)  (1075 381)  (1075 381)  LC_6 Logic Functioning bit
 (43 13)  (1079 381)  (1079 381)  LC_6 Logic Functioning bit
 (51 13)  (1087 381)  (1087 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (1050 382)  (1050 382)  routing T_20_23.wire_logic_cluster/lc_4/out <X> T_20_23.lc_trk_g3_4
 (25 14)  (1061 382)  (1061 382)  routing T_20_23.wire_logic_cluster/lc_6/out <X> T_20_23.lc_trk_g3_6
 (17 15)  (1053 383)  (1053 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (1058 383)  (1058 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_21_23

 (14 0)  (1104 368)  (1104 368)  routing T_21_23.sp4_v_b_8 <X> T_21_23.lc_trk_g0_0
 (11 1)  (1101 369)  (1101 369)  routing T_21_23.sp4_h_l_43 <X> T_21_23.sp4_h_r_2
 (13 1)  (1103 369)  (1103 369)  routing T_21_23.sp4_h_l_43 <X> T_21_23.sp4_h_r_2
 (14 1)  (1104 369)  (1104 369)  routing T_21_23.sp4_v_b_8 <X> T_21_23.lc_trk_g0_0
 (16 1)  (1106 369)  (1106 369)  routing T_21_23.sp4_v_b_8 <X> T_21_23.lc_trk_g0_0
 (17 1)  (1107 369)  (1107 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (0 2)  (1090 370)  (1090 370)  routing T_21_23.glb_netwk_6 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 370)  (1091 370)  routing T_21_23.glb_netwk_6 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 370)  (1092 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (1106 370)  (1106 370)  routing T_21_23.sp4_v_b_5 <X> T_21_23.lc_trk_g0_5
 (17 2)  (1107 370)  (1107 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1108 370)  (1108 370)  routing T_21_23.sp4_v_b_5 <X> T_21_23.lc_trk_g0_5
 (26 2)  (1116 370)  (1116 370)  routing T_21_23.lc_trk_g0_5 <X> T_21_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 370)  (1117 370)  routing T_21_23.lc_trk_g3_1 <X> T_21_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 370)  (1118 370)  routing T_21_23.lc_trk_g3_1 <X> T_21_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 370)  (1119 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 370)  (1121 370)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 370)  (1122 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 370)  (1124 370)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 370)  (1126 370)  LC_1 Logic Functioning bit
 (38 2)  (1128 370)  (1128 370)  LC_1 Logic Functioning bit
 (41 2)  (1131 370)  (1131 370)  LC_1 Logic Functioning bit
 (43 2)  (1133 370)  (1133 370)  LC_1 Logic Functioning bit
 (45 2)  (1135 370)  (1135 370)  LC_1 Logic Functioning bit
 (29 3)  (1119 371)  (1119 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (1127 371)  (1127 371)  LC_1 Logic Functioning bit
 (39 3)  (1129 371)  (1129 371)  LC_1 Logic Functioning bit
 (41 3)  (1131 371)  (1131 371)  LC_1 Logic Functioning bit
 (43 3)  (1133 371)  (1133 371)  LC_1 Logic Functioning bit
 (47 3)  (1137 371)  (1137 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 4)  (1095 372)  (1095 372)  routing T_21_23.sp4_h_l_37 <X> T_21_23.sp4_h_r_3
 (8 4)  (1098 372)  (1098 372)  routing T_21_23.sp4_h_l_45 <X> T_21_23.sp4_h_r_4
 (10 4)  (1100 372)  (1100 372)  routing T_21_23.sp4_h_l_45 <X> T_21_23.sp4_h_r_4
 (12 4)  (1102 372)  (1102 372)  routing T_21_23.sp4_h_l_39 <X> T_21_23.sp4_h_r_5
 (4 5)  (1094 373)  (1094 373)  routing T_21_23.sp4_h_l_37 <X> T_21_23.sp4_h_r_3
 (13 5)  (1103 373)  (1103 373)  routing T_21_23.sp4_h_l_39 <X> T_21_23.sp4_h_r_5
 (16 6)  (1106 374)  (1106 374)  routing T_21_23.sp12_h_l_18 <X> T_21_23.lc_trk_g1_5
 (17 6)  (1107 374)  (1107 374)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (18 7)  (1108 375)  (1108 375)  routing T_21_23.sp12_h_l_18 <X> T_21_23.lc_trk_g1_5
 (27 8)  (1117 376)  (1117 376)  routing T_21_23.lc_trk_g3_4 <X> T_21_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 376)  (1118 376)  routing T_21_23.lc_trk_g3_4 <X> T_21_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 376)  (1119 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 376)  (1120 376)  routing T_21_23.lc_trk_g3_4 <X> T_21_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 376)  (1121 376)  routing T_21_23.lc_trk_g2_5 <X> T_21_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 376)  (1122 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 376)  (1123 376)  routing T_21_23.lc_trk_g2_5 <X> T_21_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 376)  (1126 376)  LC_4 Logic Functioning bit
 (37 8)  (1127 376)  (1127 376)  LC_4 Logic Functioning bit
 (38 8)  (1128 376)  (1128 376)  LC_4 Logic Functioning bit
 (39 8)  (1129 376)  (1129 376)  LC_4 Logic Functioning bit
 (40 8)  (1130 376)  (1130 376)  LC_4 Logic Functioning bit
 (41 8)  (1131 376)  (1131 376)  LC_4 Logic Functioning bit
 (42 8)  (1132 376)  (1132 376)  LC_4 Logic Functioning bit
 (43 8)  (1133 376)  (1133 376)  LC_4 Logic Functioning bit
 (4 9)  (1094 377)  (1094 377)  routing T_21_23.sp4_h_l_47 <X> T_21_23.sp4_h_r_6
 (6 9)  (1096 377)  (1096 377)  routing T_21_23.sp4_h_l_47 <X> T_21_23.sp4_h_r_6
 (29 9)  (1119 377)  (1119 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (1126 377)  (1126 377)  LC_4 Logic Functioning bit
 (37 9)  (1127 377)  (1127 377)  LC_4 Logic Functioning bit
 (38 9)  (1128 377)  (1128 377)  LC_4 Logic Functioning bit
 (39 9)  (1129 377)  (1129 377)  LC_4 Logic Functioning bit
 (41 9)  (1131 377)  (1131 377)  LC_4 Logic Functioning bit
 (43 9)  (1133 377)  (1133 377)  LC_4 Logic Functioning bit
 (51 9)  (1141 377)  (1141 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (1143 377)  (1143 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (1094 378)  (1094 378)  routing T_21_23.sp4_v_b_10 <X> T_21_23.sp4_v_t_43
 (6 10)  (1096 378)  (1096 378)  routing T_21_23.sp4_v_b_10 <X> T_21_23.sp4_v_t_43
 (15 10)  (1105 378)  (1105 378)  routing T_21_23.sp4_h_l_16 <X> T_21_23.lc_trk_g2_5
 (16 10)  (1106 378)  (1106 378)  routing T_21_23.sp4_h_l_16 <X> T_21_23.lc_trk_g2_5
 (17 10)  (1107 378)  (1107 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (1108 379)  (1108 379)  routing T_21_23.sp4_h_l_16 <X> T_21_23.lc_trk_g2_5
 (17 12)  (1107 380)  (1107 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 380)  (1108 380)  routing T_21_23.wire_logic_cluster/lc_1/out <X> T_21_23.lc_trk_g3_1
 (5 13)  (1095 381)  (1095 381)  routing T_21_23.sp4_h_r_9 <X> T_21_23.sp4_v_b_9
 (14 14)  (1104 382)  (1104 382)  routing T_21_23.sp4_h_r_36 <X> T_21_23.lc_trk_g3_4
 (15 15)  (1105 383)  (1105 383)  routing T_21_23.sp4_h_r_36 <X> T_21_23.lc_trk_g3_4
 (16 15)  (1106 383)  (1106 383)  routing T_21_23.sp4_h_r_36 <X> T_21_23.lc_trk_g3_4
 (17 15)  (1107 383)  (1107 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_22_23

 (22 0)  (1166 368)  (1166 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (19 1)  (1163 369)  (1163 369)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (21 1)  (1165 369)  (1165 369)  routing T_22_23.sp4_r_v_b_32 <X> T_22_23.lc_trk_g0_3
 (0 2)  (1144 370)  (1144 370)  routing T_22_23.glb_netwk_6 <X> T_22_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 370)  (1145 370)  routing T_22_23.glb_netwk_6 <X> T_22_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 370)  (1146 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 4)  (1173 372)  (1173 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 372)  (1175 372)  routing T_22_23.lc_trk_g1_6 <X> T_22_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 372)  (1176 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 372)  (1178 372)  routing T_22_23.lc_trk_g1_6 <X> T_22_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 372)  (1179 372)  routing T_22_23.lc_trk_g1_5 <X> T_22_23.input_2_2
 (36 4)  (1180 372)  (1180 372)  LC_2 Logic Functioning bit
 (41 4)  (1185 372)  (1185 372)  LC_2 Logic Functioning bit
 (43 4)  (1187 372)  (1187 372)  LC_2 Logic Functioning bit
 (45 4)  (1189 372)  (1189 372)  LC_2 Logic Functioning bit
 (46 4)  (1190 372)  (1190 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (1195 372)  (1195 372)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (1170 373)  (1170 373)  routing T_22_23.lc_trk_g2_2 <X> T_22_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 373)  (1172 373)  routing T_22_23.lc_trk_g2_2 <X> T_22_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 373)  (1173 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 373)  (1174 373)  routing T_22_23.lc_trk_g0_3 <X> T_22_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 373)  (1175 373)  routing T_22_23.lc_trk_g1_6 <X> T_22_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 373)  (1176 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1178 373)  (1178 373)  routing T_22_23.lc_trk_g1_5 <X> T_22_23.input_2_2
 (36 5)  (1180 373)  (1180 373)  LC_2 Logic Functioning bit
 (40 5)  (1184 373)  (1184 373)  LC_2 Logic Functioning bit
 (42 5)  (1186 373)  (1186 373)  LC_2 Logic Functioning bit
 (17 6)  (1161 374)  (1161 374)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1162 374)  (1162 374)  routing T_22_23.bnr_op_5 <X> T_22_23.lc_trk_g1_5
 (18 7)  (1162 375)  (1162 375)  routing T_22_23.bnr_op_5 <X> T_22_23.lc_trk_g1_5
 (22 7)  (1166 375)  (1166 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1167 375)  (1167 375)  routing T_22_23.sp4_v_b_22 <X> T_22_23.lc_trk_g1_6
 (24 7)  (1168 375)  (1168 375)  routing T_22_23.sp4_v_b_22 <X> T_22_23.lc_trk_g1_6
 (25 8)  (1169 376)  (1169 376)  routing T_22_23.wire_logic_cluster/lc_2/out <X> T_22_23.lc_trk_g2_2
 (22 9)  (1166 377)  (1166 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2


LogicTile_23_23

 (22 4)  (1220 372)  (1220 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1221 372)  (1221 372)  routing T_23_23.sp12_h_r_11 <X> T_23_23.lc_trk_g1_3
 (31 4)  (1229 372)  (1229 372)  routing T_23_23.lc_trk_g1_4 <X> T_23_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 372)  (1230 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 372)  (1232 372)  routing T_23_23.lc_trk_g1_4 <X> T_23_23.wire_logic_cluster/lc_2/in_3
 (41 4)  (1239 372)  (1239 372)  LC_2 Logic Functioning bit
 (43 4)  (1241 372)  (1241 372)  LC_2 Logic Functioning bit
 (46 4)  (1244 372)  (1244 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (1224 373)  (1224 373)  routing T_23_23.lc_trk_g1_3 <X> T_23_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 373)  (1225 373)  routing T_23_23.lc_trk_g1_3 <X> T_23_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 373)  (1227 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (40 5)  (1238 373)  (1238 373)  LC_2 Logic Functioning bit
 (42 5)  (1240 373)  (1240 373)  LC_2 Logic Functioning bit
 (17 7)  (1215 375)  (1215 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (8 9)  (1206 377)  (1206 377)  routing T_23_23.sp4_h_l_42 <X> T_23_23.sp4_v_b_7
 (9 9)  (1207 377)  (1207 377)  routing T_23_23.sp4_h_l_42 <X> T_23_23.sp4_v_b_7


LogicTile_24_23

 (14 0)  (1266 368)  (1266 368)  routing T_24_23.wire_logic_cluster/lc_0/out <X> T_24_23.lc_trk_g0_0
 (27 0)  (1279 368)  (1279 368)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 368)  (1280 368)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 368)  (1281 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 368)  (1282 368)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 368)  (1284 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 368)  (1286 368)  routing T_24_23.lc_trk_g1_0 <X> T_24_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (1289 368)  (1289 368)  LC_0 Logic Functioning bit
 (40 0)  (1292 368)  (1292 368)  LC_0 Logic Functioning bit
 (42 0)  (1294 368)  (1294 368)  LC_0 Logic Functioning bit
 (43 0)  (1295 368)  (1295 368)  LC_0 Logic Functioning bit
 (45 0)  (1297 368)  (1297 368)  LC_0 Logic Functioning bit
 (52 0)  (1304 368)  (1304 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (1269 369)  (1269 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (1279 369)  (1279 369)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 369)  (1280 369)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 369)  (1281 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 369)  (1282 369)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (1284 369)  (1284 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (1289 369)  (1289 369)  LC_0 Logic Functioning bit
 (39 1)  (1291 369)  (1291 369)  LC_0 Logic Functioning bit
 (42 1)  (1294 369)  (1294 369)  LC_0 Logic Functioning bit
 (0 2)  (1252 370)  (1252 370)  routing T_24_23.glb_netwk_6 <X> T_24_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 370)  (1253 370)  routing T_24_23.glb_netwk_6 <X> T_24_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 370)  (1254 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 4)  (1263 372)  (1263 372)  routing T_24_23.sp4_h_l_46 <X> T_24_23.sp4_v_b_5
 (13 4)  (1265 372)  (1265 372)  routing T_24_23.sp4_h_l_46 <X> T_24_23.sp4_v_b_5
 (12 5)  (1264 373)  (1264 373)  routing T_24_23.sp4_h_l_46 <X> T_24_23.sp4_v_b_5
 (15 5)  (1267 373)  (1267 373)  routing T_24_23.sp4_v_t_5 <X> T_24_23.lc_trk_g1_0
 (16 5)  (1268 373)  (1268 373)  routing T_24_23.sp4_v_t_5 <X> T_24_23.lc_trk_g1_0
 (17 5)  (1269 373)  (1269 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (17 12)  (1269 380)  (1269 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 15)  (1274 383)  (1274 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1277 383)  (1277 383)  routing T_24_23.sp4_r_v_b_46 <X> T_24_23.lc_trk_g3_6


RAM_Tile_25_23

 (4 4)  (1310 372)  (1310 372)  routing T_25_23.sp4_h_l_38 <X> T_25_23.sp4_v_b_3
 (5 5)  (1311 373)  (1311 373)  routing T_25_23.sp4_h_l_38 <X> T_25_23.sp4_v_b_3
 (8 5)  (1314 373)  (1314 373)  routing T_25_23.sp4_h_l_41 <X> T_25_23.sp4_v_b_4
 (9 5)  (1315 373)  (1315 373)  routing T_25_23.sp4_h_l_41 <X> T_25_23.sp4_v_b_4
 (4 8)  (1310 376)  (1310 376)  routing T_25_23.sp4_h_l_43 <X> T_25_23.sp4_v_b_6
 (11 8)  (1317 376)  (1317 376)  routing T_25_23.sp4_h_l_39 <X> T_25_23.sp4_v_b_8
 (13 8)  (1319 376)  (1319 376)  routing T_25_23.sp4_h_l_39 <X> T_25_23.sp4_v_b_8
 (5 9)  (1311 377)  (1311 377)  routing T_25_23.sp4_h_l_43 <X> T_25_23.sp4_v_b_6
 (12 9)  (1318 377)  (1318 377)  routing T_25_23.sp4_h_l_39 <X> T_25_23.sp4_v_b_8
 (11 12)  (1317 380)  (1317 380)  routing T_25_23.sp4_h_l_40 <X> T_25_23.sp4_v_b_11
 (13 12)  (1319 380)  (1319 380)  routing T_25_23.sp4_h_l_40 <X> T_25_23.sp4_v_b_11
 (12 13)  (1318 381)  (1318 381)  routing T_25_23.sp4_h_l_40 <X> T_25_23.sp4_v_b_11


LogicTile_26_23

 (5 15)  (1353 383)  (1353 383)  routing T_26_23.sp4_h_l_44 <X> T_26_23.sp4_v_t_44


IO_Tile_33_23

 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (16 4)  (1 356)  (1 356)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (5 6)  (12 358)  (12 358)  routing T_0_22.span4_vert_b_15 <X> T_0_22.lc_trk_g0_7
 (7 6)  (10 358)  (10 358)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 358)  (9 358)  routing T_0_22.span4_vert_b_15 <X> T_0_22.lc_trk_g0_7
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g0_7 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (12 11)  (5 363)  (5 363)  routing T_0_22.lc_trk_g0_7 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_2_22

 (3 0)  (75 352)  (75 352)  routing T_2_22.sp12_h_r_0 <X> T_2_22.sp12_v_b_0
 (3 1)  (75 353)  (75 353)  routing T_2_22.sp12_h_r_0 <X> T_2_22.sp12_v_b_0


LogicTile_4_22

 (4 10)  (184 362)  (184 362)  routing T_4_22.sp4_h_r_0 <X> T_4_22.sp4_v_t_43
 (6 10)  (186 362)  (186 362)  routing T_4_22.sp4_h_r_0 <X> T_4_22.sp4_v_t_43
 (5 11)  (185 363)  (185 363)  routing T_4_22.sp4_h_r_0 <X> T_4_22.sp4_v_t_43


LogicTile_5_22

 (19 12)  (253 364)  (253 364)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


RAM_Tile_8_22

 (0 0)  (396 352)  (396 352)  Negative Clock bit

 (7 0)  (403 352)  (403 352)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (411 352)  (411 352)  routing T_8_22.sp4_h_r_1 <X> T_8_22.lc_trk_g0_1
 (16 0)  (412 352)  (412 352)  routing T_8_22.sp4_h_r_1 <X> T_8_22.lc_trk_g0_1
 (17 0)  (413 352)  (413 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (13 1)  (409 353)  (409 353)  routing T_8_22.sp4_v_t_44 <X> T_8_22.sp4_h_r_2
 (18 1)  (414 353)  (414 353)  routing T_8_22.sp4_h_r_1 <X> T_8_22.lc_trk_g0_1
 (0 2)  (396 354)  (396 354)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_bram/ram/WCLK
 (1 2)  (397 354)  (397 354)  routing T_8_22.glb_netwk_6 <X> T_8_22.wire_bram/ram/WCLK
 (2 2)  (398 354)  (398 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 354)  (403 354)  Ram config bit: MEMT_bram_cbit_3

 (7 4)  (403 356)  (403 356)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (28 4)  (424 356)  (424 356)  routing T_8_22.lc_trk_g2_1 <X> T_8_22.wire_bram/ram/WDATA_5
 (29 4)  (425 356)  (425 356)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_1 wire_bram/ram/WDATA_5
 (7 5)  (403 357)  (403 357)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (36 5)  (432 357)  (432 357)  Enable bit of Mux _out_links/OutMux6_2 => wire_bram/ram/RDATA_5 sp4_h_r_4
 (3 6)  (399 358)  (399 358)  routing T_8_22.sp12_h_r_0 <X> T_8_22.sp12_v_t_23
 (4 6)  (400 358)  (400 358)  routing T_8_22.sp4_h_r_3 <X> T_8_22.sp4_v_t_38
 (7 6)  (403 358)  (403 358)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (3 7)  (399 359)  (399 359)  routing T_8_22.sp12_h_r_0 <X> T_8_22.sp12_v_t_23
 (5 7)  (401 359)  (401 359)  routing T_8_22.sp4_h_r_3 <X> T_8_22.sp4_v_t_38
 (7 7)  (403 359)  (403 359)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (15 8)  (411 360)  (411 360)  routing T_8_22.rgt_op_1 <X> T_8_22.lc_trk_g2_1
 (17 8)  (413 360)  (413 360)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (414 360)  (414 360)  routing T_8_22.rgt_op_1 <X> T_8_22.lc_trk_g2_1
 (14 10)  (410 362)  (410 362)  routing T_8_22.sp4_v_b_28 <X> T_8_22.lc_trk_g2_4
 (16 11)  (412 363)  (412 363)  routing T_8_22.sp4_v_b_28 <X> T_8_22.lc_trk_g2_4
 (17 11)  (413 363)  (413 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (29 12)  (425 364)  (425 364)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_1 wire_bram/ram/WDATA_1
 (41 12)  (437 364)  (437 364)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_45
 (0 14)  (396 366)  (396 366)  routing T_8_22.lc_trk_g2_4 <X> T_8_22.wire_bram/ram/WE
 (1 14)  (397 366)  (397 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (3 14)  (399 366)  (399 366)  routing T_8_22.sp12_h_r_1 <X> T_8_22.sp12_v_t_22
 (11 14)  (407 366)  (407 366)  routing T_8_22.sp4_h_r_5 <X> T_8_22.sp4_v_t_46
 (13 14)  (409 366)  (409 366)  routing T_8_22.sp4_h_r_5 <X> T_8_22.sp4_v_t_46
 (1 15)  (397 367)  (397 367)  routing T_8_22.lc_trk_g2_4 <X> T_8_22.wire_bram/ram/WE
 (3 15)  (399 367)  (399 367)  routing T_8_22.sp12_h_r_1 <X> T_8_22.sp12_v_t_22
 (12 15)  (408 367)  (408 367)  routing T_8_22.sp4_h_r_5 <X> T_8_22.sp4_v_t_46


LogicTile_9_22

 (22 0)  (460 352)  (460 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (0 2)  (438 354)  (438 354)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (1 2)  (439 354)  (439 354)  routing T_9_22.glb_netwk_6 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (2 2)  (440 354)  (440 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (465 354)  (465 354)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 354)  (466 354)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 354)  (467 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 354)  (468 354)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 354)  (470 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 354)  (471 354)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 354)  (472 354)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 354)  (473 354)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.input_2_1
 (36 2)  (474 354)  (474 354)  LC_1 Logic Functioning bit
 (37 2)  (475 354)  (475 354)  LC_1 Logic Functioning bit
 (39 2)  (477 354)  (477 354)  LC_1 Logic Functioning bit
 (43 2)  (481 354)  (481 354)  LC_1 Logic Functioning bit
 (45 2)  (483 354)  (483 354)  LC_1 Logic Functioning bit
 (26 3)  (464 355)  (464 355)  routing T_9_22.lc_trk_g0_3 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 355)  (467 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (470 355)  (470 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (471 355)  (471 355)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.input_2_1
 (36 3)  (474 355)  (474 355)  LC_1 Logic Functioning bit
 (37 3)  (475 355)  (475 355)  LC_1 Logic Functioning bit
 (38 3)  (476 355)  (476 355)  LC_1 Logic Functioning bit
 (39 3)  (477 355)  (477 355)  LC_1 Logic Functioning bit
 (46 3)  (484 355)  (484 355)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 6)  (452 358)  (452 358)  routing T_9_22.wire_logic_cluster/lc_4/out <X> T_9_22.lc_trk_g1_4
 (21 6)  (459 358)  (459 358)  routing T_9_22.wire_logic_cluster/lc_7/out <X> T_9_22.lc_trk_g1_7
 (22 6)  (460 358)  (460 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 7)  (455 359)  (455 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (15 8)  (453 360)  (453 360)  routing T_9_22.rgt_op_1 <X> T_9_22.lc_trk_g2_1
 (17 8)  (455 360)  (455 360)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 360)  (456 360)  routing T_9_22.rgt_op_1 <X> T_9_22.lc_trk_g2_1
 (21 8)  (459 360)  (459 360)  routing T_9_22.rgt_op_3 <X> T_9_22.lc_trk_g2_3
 (22 8)  (460 360)  (460 360)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (462 360)  (462 360)  routing T_9_22.rgt_op_3 <X> T_9_22.lc_trk_g2_3
 (28 8)  (466 360)  (466 360)  routing T_9_22.lc_trk_g2_1 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 360)  (467 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 360)  (469 360)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 360)  (470 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 360)  (472 360)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 360)  (473 360)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.input_2_4
 (36 8)  (474 360)  (474 360)  LC_4 Logic Functioning bit
 (37 8)  (475 360)  (475 360)  LC_4 Logic Functioning bit
 (39 8)  (477 360)  (477 360)  LC_4 Logic Functioning bit
 (43 8)  (481 360)  (481 360)  LC_4 Logic Functioning bit
 (45 8)  (483 360)  (483 360)  LC_4 Logic Functioning bit
 (4 9)  (442 361)  (442 361)  routing T_9_22.sp4_v_t_36 <X> T_9_22.sp4_h_r_6
 (22 9)  (460 361)  (460 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (463 361)  (463 361)  routing T_9_22.sp4_r_v_b_34 <X> T_9_22.lc_trk_g2_2
 (26 9)  (464 361)  (464 361)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 361)  (466 361)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 361)  (467 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 361)  (470 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (471 361)  (471 361)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.input_2_4
 (34 9)  (472 361)  (472 361)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.input_2_4
 (36 9)  (474 361)  (474 361)  LC_4 Logic Functioning bit
 (38 9)  (476 361)  (476 361)  LC_4 Logic Functioning bit
 (46 9)  (484 361)  (484 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (455 362)  (455 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 362)  (456 362)  routing T_9_22.wire_logic_cluster/lc_5/out <X> T_9_22.lc_trk_g2_5
 (26 10)  (464 362)  (464 362)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 362)  (465 362)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 362)  (466 362)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 362)  (467 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 362)  (468 362)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 362)  (470 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 362)  (471 362)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 362)  (474 362)  LC_5 Logic Functioning bit
 (41 10)  (479 362)  (479 362)  LC_5 Logic Functioning bit
 (43 10)  (481 362)  (481 362)  LC_5 Logic Functioning bit
 (45 10)  (483 362)  (483 362)  LC_5 Logic Functioning bit
 (28 11)  (466 363)  (466 363)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 363)  (467 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 363)  (469 363)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 363)  (470 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (471 363)  (471 363)  routing T_9_22.lc_trk_g2_3 <X> T_9_22.input_2_5
 (35 11)  (473 363)  (473 363)  routing T_9_22.lc_trk_g2_3 <X> T_9_22.input_2_5
 (36 11)  (474 363)  (474 363)  LC_5 Logic Functioning bit
 (40 11)  (478 363)  (478 363)  LC_5 Logic Functioning bit
 (42 11)  (480 363)  (480 363)  LC_5 Logic Functioning bit
 (17 12)  (455 364)  (455 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 364)  (456 364)  routing T_9_22.wire_logic_cluster/lc_1/out <X> T_9_22.lc_trk_g3_1
 (17 14)  (455 366)  (455 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (465 366)  (465 366)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 366)  (466 366)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 366)  (467 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 366)  (468 366)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 366)  (469 366)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 366)  (470 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 366)  (472 366)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 366)  (473 366)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.input_2_7
 (36 14)  (474 366)  (474 366)  LC_7 Logic Functioning bit
 (37 14)  (475 366)  (475 366)  LC_7 Logic Functioning bit
 (39 14)  (477 366)  (477 366)  LC_7 Logic Functioning bit
 (43 14)  (481 366)  (481 366)  LC_7 Logic Functioning bit
 (45 14)  (483 366)  (483 366)  LC_7 Logic Functioning bit
 (18 15)  (456 367)  (456 367)  routing T_9_22.sp4_r_v_b_45 <X> T_9_22.lc_trk_g3_5
 (26 15)  (464 367)  (464 367)  routing T_9_22.lc_trk_g0_3 <X> T_9_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 367)  (467 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 367)  (469 367)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 367)  (470 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (472 367)  (472 367)  routing T_9_22.lc_trk_g1_4 <X> T_9_22.input_2_7
 (36 15)  (474 367)  (474 367)  LC_7 Logic Functioning bit
 (37 15)  (475 367)  (475 367)  LC_7 Logic Functioning bit
 (38 15)  (476 367)  (476 367)  LC_7 Logic Functioning bit
 (39 15)  (477 367)  (477 367)  LC_7 Logic Functioning bit
 (51 15)  (489 367)  (489 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_22

 (17 0)  (509 352)  (509 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 352)  (510 352)  routing T_10_22.wire_logic_cluster/lc_1/out <X> T_10_22.lc_trk_g0_1
 (21 0)  (513 352)  (513 352)  routing T_10_22.wire_logic_cluster/lc_3/out <X> T_10_22.lc_trk_g0_3
 (22 0)  (514 352)  (514 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (10 1)  (502 353)  (502 353)  routing T_10_22.sp4_h_r_8 <X> T_10_22.sp4_v_b_1
 (0 2)  (492 354)  (492 354)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (1 2)  (493 354)  (493 354)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (2 2)  (494 354)  (494 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (507 354)  (507 354)  routing T_10_22.lft_op_5 <X> T_10_22.lc_trk_g0_5
 (17 2)  (509 354)  (509 354)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (510 354)  (510 354)  routing T_10_22.lft_op_5 <X> T_10_22.lc_trk_g0_5
 (27 2)  (519 354)  (519 354)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 354)  (520 354)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 354)  (521 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 354)  (522 354)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 354)  (524 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 354)  (525 354)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 354)  (527 354)  routing T_10_22.lc_trk_g0_5 <X> T_10_22.input_2_1
 (36 2)  (528 354)  (528 354)  LC_1 Logic Functioning bit
 (41 2)  (533 354)  (533 354)  LC_1 Logic Functioning bit
 (43 2)  (535 354)  (535 354)  LC_1 Logic Functioning bit
 (45 2)  (537 354)  (537 354)  LC_1 Logic Functioning bit
 (8 3)  (500 355)  (500 355)  routing T_10_22.sp4_v_b_10 <X> T_10_22.sp4_v_t_36
 (10 3)  (502 355)  (502 355)  routing T_10_22.sp4_v_b_10 <X> T_10_22.sp4_v_t_36
 (29 3)  (521 355)  (521 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 355)  (522 355)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 355)  (523 355)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 355)  (524 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (528 355)  (528 355)  LC_1 Logic Functioning bit
 (40 3)  (532 355)  (532 355)  LC_1 Logic Functioning bit
 (42 3)  (534 355)  (534 355)  LC_1 Logic Functioning bit
 (27 6)  (519 358)  (519 358)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 358)  (520 358)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 358)  (521 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 358)  (522 358)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 358)  (524 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 358)  (525 358)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 358)  (527 358)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.input_2_3
 (36 6)  (528 358)  (528 358)  LC_3 Logic Functioning bit
 (41 6)  (533 358)  (533 358)  LC_3 Logic Functioning bit
 (43 6)  (535 358)  (535 358)  LC_3 Logic Functioning bit
 (45 6)  (537 358)  (537 358)  LC_3 Logic Functioning bit
 (22 7)  (514 359)  (514 359)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (516 359)  (516 359)  routing T_10_22.bot_op_6 <X> T_10_22.lc_trk_g1_6
 (26 7)  (518 359)  (518 359)  routing T_10_22.lc_trk_g0_3 <X> T_10_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 359)  (521 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 359)  (522 359)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 359)  (523 359)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 359)  (524 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (526 359)  (526 359)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.input_2_3
 (35 7)  (527 359)  (527 359)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.input_2_3
 (36 7)  (528 359)  (528 359)  LC_3 Logic Functioning bit
 (40 7)  (532 359)  (532 359)  LC_3 Logic Functioning bit
 (42 7)  (534 359)  (534 359)  LC_3 Logic Functioning bit
 (25 8)  (517 360)  (517 360)  routing T_10_22.sp4_v_t_23 <X> T_10_22.lc_trk_g2_2
 (22 9)  (514 361)  (514 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 361)  (515 361)  routing T_10_22.sp4_v_t_23 <X> T_10_22.lc_trk_g2_2
 (25 9)  (517 361)  (517 361)  routing T_10_22.sp4_v_t_23 <X> T_10_22.lc_trk_g2_2
 (5 12)  (497 364)  (497 364)  routing T_10_22.sp4_v_b_3 <X> T_10_22.sp4_h_r_9
 (4 13)  (496 365)  (496 365)  routing T_10_22.sp4_v_b_3 <X> T_10_22.sp4_h_r_9
 (6 13)  (498 365)  (498 365)  routing T_10_22.sp4_v_b_3 <X> T_10_22.sp4_h_r_9
 (21 14)  (513 366)  (513 366)  routing T_10_22.sp4_v_t_26 <X> T_10_22.lc_trk_g3_7
 (22 14)  (514 366)  (514 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (515 366)  (515 366)  routing T_10_22.sp4_v_t_26 <X> T_10_22.lc_trk_g3_7
 (8 15)  (500 367)  (500 367)  routing T_10_22.sp4_h_r_10 <X> T_10_22.sp4_v_t_47
 (9 15)  (501 367)  (501 367)  routing T_10_22.sp4_h_r_10 <X> T_10_22.sp4_v_t_47
 (21 15)  (513 367)  (513 367)  routing T_10_22.sp4_v_t_26 <X> T_10_22.lc_trk_g3_7


LogicTile_11_22

 (15 0)  (561 352)  (561 352)  routing T_11_22.bot_op_1 <X> T_11_22.lc_trk_g0_1
 (17 0)  (563 352)  (563 352)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (568 352)  (568 352)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 352)  (570 352)  routing T_11_22.top_op_3 <X> T_11_22.lc_trk_g0_3
 (32 0)  (578 352)  (578 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 352)  (579 352)  routing T_11_22.lc_trk_g2_1 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 352)  (582 352)  LC_0 Logic Functioning bit
 (37 0)  (583 352)  (583 352)  LC_0 Logic Functioning bit
 (38 0)  (584 352)  (584 352)  LC_0 Logic Functioning bit
 (39 0)  (585 352)  (585 352)  LC_0 Logic Functioning bit
 (40 0)  (586 352)  (586 352)  LC_0 Logic Functioning bit
 (42 0)  (588 352)  (588 352)  LC_0 Logic Functioning bit
 (14 1)  (560 353)  (560 353)  routing T_11_22.top_op_0 <X> T_11_22.lc_trk_g0_0
 (15 1)  (561 353)  (561 353)  routing T_11_22.top_op_0 <X> T_11_22.lc_trk_g0_0
 (17 1)  (563 353)  (563 353)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (567 353)  (567 353)  routing T_11_22.top_op_3 <X> T_11_22.lc_trk_g0_3
 (22 1)  (568 353)  (568 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (571 353)  (571 353)  routing T_11_22.sp4_r_v_b_33 <X> T_11_22.lc_trk_g0_2
 (28 1)  (574 353)  (574 353)  routing T_11_22.lc_trk_g2_0 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 353)  (575 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (582 353)  (582 353)  LC_0 Logic Functioning bit
 (37 1)  (583 353)  (583 353)  LC_0 Logic Functioning bit
 (38 1)  (584 353)  (584 353)  LC_0 Logic Functioning bit
 (39 1)  (585 353)  (585 353)  LC_0 Logic Functioning bit
 (41 1)  (587 353)  (587 353)  LC_0 Logic Functioning bit
 (43 1)  (589 353)  (589 353)  LC_0 Logic Functioning bit
 (53 1)  (599 353)  (599 353)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (546 354)  (546 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (1 2)  (547 354)  (547 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (561 354)  (561 354)  routing T_11_22.top_op_5 <X> T_11_22.lc_trk_g0_5
 (17 2)  (563 354)  (563 354)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (573 354)  (573 354)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 354)  (575 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 354)  (576 354)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 354)  (577 354)  routing T_11_22.lc_trk_g0_4 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 354)  (578 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 354)  (582 354)  LC_1 Logic Functioning bit
 (38 2)  (584 354)  (584 354)  LC_1 Logic Functioning bit
 (39 2)  (585 354)  (585 354)  LC_1 Logic Functioning bit
 (40 2)  (586 354)  (586 354)  LC_1 Logic Functioning bit
 (41 2)  (587 354)  (587 354)  LC_1 Logic Functioning bit
 (43 2)  (589 354)  (589 354)  LC_1 Logic Functioning bit
 (14 3)  (560 355)  (560 355)  routing T_11_22.sp4_h_r_4 <X> T_11_22.lc_trk_g0_4
 (15 3)  (561 355)  (561 355)  routing T_11_22.sp4_h_r_4 <X> T_11_22.lc_trk_g0_4
 (16 3)  (562 355)  (562 355)  routing T_11_22.sp4_h_r_4 <X> T_11_22.lc_trk_g0_4
 (17 3)  (563 355)  (563 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (564 355)  (564 355)  routing T_11_22.top_op_5 <X> T_11_22.lc_trk_g0_5
 (29 3)  (575 355)  (575 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 355)  (578 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (579 355)  (579 355)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.input_2_1
 (34 3)  (580 355)  (580 355)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.input_2_1
 (36 3)  (582 355)  (582 355)  LC_1 Logic Functioning bit
 (38 3)  (584 355)  (584 355)  LC_1 Logic Functioning bit
 (40 3)  (586 355)  (586 355)  LC_1 Logic Functioning bit
 (41 3)  (587 355)  (587 355)  LC_1 Logic Functioning bit
 (42 3)  (588 355)  (588 355)  LC_1 Logic Functioning bit
 (43 3)  (589 355)  (589 355)  LC_1 Logic Functioning bit
 (1 4)  (547 356)  (547 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (561 356)  (561 356)  routing T_11_22.top_op_1 <X> T_11_22.lc_trk_g1_1
 (17 4)  (563 356)  (563 356)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (572 356)  (572 356)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 356)  (575 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 356)  (578 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 356)  (580 356)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 356)  (582 356)  LC_2 Logic Functioning bit
 (37 4)  (583 356)  (583 356)  LC_2 Logic Functioning bit
 (38 4)  (584 356)  (584 356)  LC_2 Logic Functioning bit
 (39 4)  (585 356)  (585 356)  LC_2 Logic Functioning bit
 (41 4)  (587 356)  (587 356)  LC_2 Logic Functioning bit
 (42 4)  (588 356)  (588 356)  LC_2 Logic Functioning bit
 (43 4)  (589 356)  (589 356)  LC_2 Logic Functioning bit
 (1 5)  (547 357)  (547 357)  routing T_11_22.lc_trk_g0_2 <X> T_11_22.wire_logic_cluster/lc_7/cen
 (5 5)  (551 357)  (551 357)  routing T_11_22.sp4_h_r_3 <X> T_11_22.sp4_v_b_3
 (14 5)  (560 357)  (560 357)  routing T_11_22.sp4_r_v_b_24 <X> T_11_22.lc_trk_g1_0
 (17 5)  (563 357)  (563 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (564 357)  (564 357)  routing T_11_22.top_op_1 <X> T_11_22.lc_trk_g1_1
 (22 5)  (568 357)  (568 357)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 357)  (570 357)  routing T_11_22.top_op_2 <X> T_11_22.lc_trk_g1_2
 (25 5)  (571 357)  (571 357)  routing T_11_22.top_op_2 <X> T_11_22.lc_trk_g1_2
 (27 5)  (573 357)  (573 357)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 357)  (574 357)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 357)  (575 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 357)  (576 357)  routing T_11_22.lc_trk_g0_3 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 357)  (577 357)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 357)  (578 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (580 357)  (580 357)  routing T_11_22.lc_trk_g1_1 <X> T_11_22.input_2_2
 (36 5)  (582 357)  (582 357)  LC_2 Logic Functioning bit
 (37 5)  (583 357)  (583 357)  LC_2 Logic Functioning bit
 (38 5)  (584 357)  (584 357)  LC_2 Logic Functioning bit
 (39 5)  (585 357)  (585 357)  LC_2 Logic Functioning bit
 (40 5)  (586 357)  (586 357)  LC_2 Logic Functioning bit
 (41 5)  (587 357)  (587 357)  LC_2 Logic Functioning bit
 (42 5)  (588 357)  (588 357)  LC_2 Logic Functioning bit
 (43 5)  (589 357)  (589 357)  LC_2 Logic Functioning bit
 (17 6)  (563 358)  (563 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 358)  (564 358)  routing T_11_22.wire_logic_cluster/lc_5/out <X> T_11_22.lc_trk_g1_5
 (22 6)  (568 358)  (568 358)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (570 358)  (570 358)  routing T_11_22.top_op_7 <X> T_11_22.lc_trk_g1_7
 (26 6)  (572 358)  (572 358)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 358)  (575 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 358)  (577 358)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 358)  (578 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 358)  (580 358)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 358)  (582 358)  LC_3 Logic Functioning bit
 (37 6)  (583 358)  (583 358)  LC_3 Logic Functioning bit
 (38 6)  (584 358)  (584 358)  LC_3 Logic Functioning bit
 (39 6)  (585 358)  (585 358)  LC_3 Logic Functioning bit
 (41 6)  (587 358)  (587 358)  LC_3 Logic Functioning bit
 (42 6)  (588 358)  (588 358)  LC_3 Logic Functioning bit
 (43 6)  (589 358)  (589 358)  LC_3 Logic Functioning bit
 (50 6)  (596 358)  (596 358)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (567 359)  (567 359)  routing T_11_22.top_op_7 <X> T_11_22.lc_trk_g1_7
 (22 7)  (568 359)  (568 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (570 359)  (570 359)  routing T_11_22.top_op_6 <X> T_11_22.lc_trk_g1_6
 (25 7)  (571 359)  (571 359)  routing T_11_22.top_op_6 <X> T_11_22.lc_trk_g1_6
 (26 7)  (572 359)  (572 359)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 359)  (573 359)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 359)  (575 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 359)  (577 359)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 359)  (582 359)  LC_3 Logic Functioning bit
 (37 7)  (583 359)  (583 359)  LC_3 Logic Functioning bit
 (38 7)  (584 359)  (584 359)  LC_3 Logic Functioning bit
 (39 7)  (585 359)  (585 359)  LC_3 Logic Functioning bit
 (40 7)  (586 359)  (586 359)  LC_3 Logic Functioning bit
 (41 7)  (587 359)  (587 359)  LC_3 Logic Functioning bit
 (42 7)  (588 359)  (588 359)  LC_3 Logic Functioning bit
 (43 7)  (589 359)  (589 359)  LC_3 Logic Functioning bit
 (5 8)  (551 360)  (551 360)  routing T_11_22.sp4_v_t_43 <X> T_11_22.sp4_h_r_6
 (17 8)  (563 360)  (563 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 360)  (564 360)  routing T_11_22.wire_logic_cluster/lc_1/out <X> T_11_22.lc_trk_g2_1
 (26 8)  (572 360)  (572 360)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 360)  (575 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 360)  (576 360)  routing T_11_22.lc_trk_g0_5 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 360)  (578 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 360)  (580 360)  routing T_11_22.lc_trk_g1_0 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (38 8)  (584 360)  (584 360)  LC_4 Logic Functioning bit
 (50 8)  (596 360)  (596 360)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (563 361)  (563 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (27 9)  (573 361)  (573 361)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 361)  (575 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (2 10)  (548 362)  (548 362)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (27 10)  (573 362)  (573 362)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 362)  (574 362)  routing T_11_22.lc_trk_g3_1 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 362)  (575 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 362)  (577 362)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 362)  (578 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 362)  (580 362)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 362)  (583 362)  LC_5 Logic Functioning bit
 (42 10)  (588 362)  (588 362)  LC_5 Logic Functioning bit
 (45 10)  (591 362)  (591 362)  LC_5 Logic Functioning bit
 (48 10)  (594 362)  (594 362)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (596 362)  (596 362)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (598 362)  (598 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (573 363)  (573 363)  routing T_11_22.lc_trk_g1_0 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 363)  (575 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 363)  (583 363)  LC_5 Logic Functioning bit
 (41 11)  (587 363)  (587 363)  LC_5 Logic Functioning bit
 (42 11)  (588 363)  (588 363)  LC_5 Logic Functioning bit
 (43 11)  (589 363)  (589 363)  LC_5 Logic Functioning bit
 (48 11)  (594 363)  (594 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (599 363)  (599 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (560 364)  (560 364)  routing T_11_22.sp4_v_b_24 <X> T_11_22.lc_trk_g3_0
 (16 12)  (562 364)  (562 364)  routing T_11_22.sp12_v_t_14 <X> T_11_22.lc_trk_g3_1
 (17 12)  (563 364)  (563 364)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (26 12)  (572 364)  (572 364)  routing T_11_22.lc_trk_g0_4 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 364)  (575 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 364)  (578 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 364)  (579 364)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 364)  (580 364)  routing T_11_22.lc_trk_g3_0 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 364)  (582 364)  LC_6 Logic Functioning bit
 (37 12)  (583 364)  (583 364)  LC_6 Logic Functioning bit
 (39 12)  (585 364)  (585 364)  LC_6 Logic Functioning bit
 (40 12)  (586 364)  (586 364)  LC_6 Logic Functioning bit
 (43 12)  (589 364)  (589 364)  LC_6 Logic Functioning bit
 (16 13)  (562 365)  (562 365)  routing T_11_22.sp4_v_b_24 <X> T_11_22.lc_trk_g3_0
 (17 13)  (563 365)  (563 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (564 365)  (564 365)  routing T_11_22.sp12_v_t_14 <X> T_11_22.lc_trk_g3_1
 (29 13)  (575 365)  (575 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 365)  (578 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (579 365)  (579 365)  routing T_11_22.lc_trk_g2_0 <X> T_11_22.input_2_6
 (37 13)  (583 365)  (583 365)  LC_6 Logic Functioning bit
 (16 14)  (562 366)  (562 366)  routing T_11_22.sp4_v_b_37 <X> T_11_22.lc_trk_g3_5
 (17 14)  (563 366)  (563 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (564 366)  (564 366)  routing T_11_22.sp4_v_b_37 <X> T_11_22.lc_trk_g3_5
 (31 14)  (577 366)  (577 366)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 366)  (578 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 366)  (580 366)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 366)  (582 366)  LC_7 Logic Functioning bit
 (37 14)  (583 366)  (583 366)  LC_7 Logic Functioning bit
 (38 14)  (584 366)  (584 366)  LC_7 Logic Functioning bit
 (39 14)  (585 366)  (585 366)  LC_7 Logic Functioning bit
 (40 14)  (586 366)  (586 366)  LC_7 Logic Functioning bit
 (41 14)  (587 366)  (587 366)  LC_7 Logic Functioning bit
 (50 14)  (596 366)  (596 366)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (564 367)  (564 367)  routing T_11_22.sp4_v_b_37 <X> T_11_22.lc_trk_g3_5
 (36 15)  (582 367)  (582 367)  LC_7 Logic Functioning bit
 (37 15)  (583 367)  (583 367)  LC_7 Logic Functioning bit
 (38 15)  (584 367)  (584 367)  LC_7 Logic Functioning bit
 (39 15)  (585 367)  (585 367)  LC_7 Logic Functioning bit
 (40 15)  (586 367)  (586 367)  LC_7 Logic Functioning bit
 (41 15)  (587 367)  (587 367)  LC_7 Logic Functioning bit
 (51 15)  (597 367)  (597 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_22

 (12 0)  (612 352)  (612 352)  routing T_12_22.sp4_v_b_8 <X> T_12_22.sp4_h_r_2
 (14 0)  (614 352)  (614 352)  routing T_12_22.sp4_h_r_8 <X> T_12_22.lc_trk_g0_0
 (22 0)  (622 352)  (622 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (11 1)  (611 353)  (611 353)  routing T_12_22.sp4_v_b_8 <X> T_12_22.sp4_h_r_2
 (13 1)  (613 353)  (613 353)  routing T_12_22.sp4_v_b_8 <X> T_12_22.sp4_h_r_2
 (15 1)  (615 353)  (615 353)  routing T_12_22.sp4_h_r_8 <X> T_12_22.lc_trk_g0_0
 (16 1)  (616 353)  (616 353)  routing T_12_22.sp4_h_r_8 <X> T_12_22.lc_trk_g0_0
 (17 1)  (617 353)  (617 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (0 2)  (600 354)  (600 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (1 2)  (601 354)  (601 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (609 354)  (609 354)  routing T_12_22.sp4_v_b_1 <X> T_12_22.sp4_h_l_36
 (26 2)  (626 354)  (626 354)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 354)  (627 354)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 354)  (629 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 354)  (632 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 354)  (633 354)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 354)  (634 354)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 354)  (636 354)  LC_1 Logic Functioning bit
 (37 2)  (637 354)  (637 354)  LC_1 Logic Functioning bit
 (39 2)  (639 354)  (639 354)  LC_1 Logic Functioning bit
 (43 2)  (643 354)  (643 354)  LC_1 Logic Functioning bit
 (45 2)  (645 354)  (645 354)  LC_1 Logic Functioning bit
 (15 3)  (615 355)  (615 355)  routing T_12_22.bot_op_4 <X> T_12_22.lc_trk_g0_4
 (17 3)  (617 355)  (617 355)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (626 355)  (626 355)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 355)  (628 355)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 355)  (629 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 355)  (630 355)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 355)  (632 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (634 355)  (634 355)  routing T_12_22.lc_trk_g1_2 <X> T_12_22.input_2_1
 (35 3)  (635 355)  (635 355)  routing T_12_22.lc_trk_g1_2 <X> T_12_22.input_2_1
 (36 3)  (636 355)  (636 355)  LC_1 Logic Functioning bit
 (37 3)  (637 355)  (637 355)  LC_1 Logic Functioning bit
 (38 3)  (638 355)  (638 355)  LC_1 Logic Functioning bit
 (39 3)  (639 355)  (639 355)  LC_1 Logic Functioning bit
 (48 3)  (648 355)  (648 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (3 4)  (603 356)  (603 356)  routing T_12_22.sp12_v_b_0 <X> T_12_22.sp12_h_r_0
 (10 4)  (610 356)  (610 356)  routing T_12_22.sp4_v_t_46 <X> T_12_22.sp4_h_r_4
 (21 4)  (621 356)  (621 356)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g1_3
 (22 4)  (622 356)  (622 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (623 356)  (623 356)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g1_3
 (24 4)  (624 356)  (624 356)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g1_3
 (3 5)  (603 357)  (603 357)  routing T_12_22.sp12_v_b_0 <X> T_12_22.sp12_h_r_0
 (21 5)  (621 357)  (621 357)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g1_3
 (22 5)  (622 357)  (622 357)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 357)  (624 357)  routing T_12_22.top_op_2 <X> T_12_22.lc_trk_g1_2
 (25 5)  (625 357)  (625 357)  routing T_12_22.top_op_2 <X> T_12_22.lc_trk_g1_2
 (5 6)  (605 358)  (605 358)  routing T_12_22.sp4_v_b_3 <X> T_12_22.sp4_h_l_38
 (15 6)  (615 358)  (615 358)  routing T_12_22.sp4_h_r_13 <X> T_12_22.lc_trk_g1_5
 (16 6)  (616 358)  (616 358)  routing T_12_22.sp4_h_r_13 <X> T_12_22.lc_trk_g1_5
 (17 6)  (617 358)  (617 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (618 358)  (618 358)  routing T_12_22.sp4_h_r_13 <X> T_12_22.lc_trk_g1_5
 (27 6)  (627 358)  (627 358)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 358)  (628 358)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 358)  (629 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 358)  (630 358)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 358)  (632 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 358)  (633 358)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 358)  (634 358)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 358)  (635 358)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.input_2_3
 (36 6)  (636 358)  (636 358)  LC_3 Logic Functioning bit
 (37 6)  (637 358)  (637 358)  LC_3 Logic Functioning bit
 (39 6)  (639 358)  (639 358)  LC_3 Logic Functioning bit
 (43 6)  (643 358)  (643 358)  LC_3 Logic Functioning bit
 (45 6)  (645 358)  (645 358)  LC_3 Logic Functioning bit
 (13 7)  (613 359)  (613 359)  routing T_12_22.sp4_v_b_0 <X> T_12_22.sp4_h_l_40
 (22 7)  (622 359)  (622 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (623 359)  (623 359)  routing T_12_22.sp4_h_r_6 <X> T_12_22.lc_trk_g1_6
 (24 7)  (624 359)  (624 359)  routing T_12_22.sp4_h_r_6 <X> T_12_22.lc_trk_g1_6
 (25 7)  (625 359)  (625 359)  routing T_12_22.sp4_h_r_6 <X> T_12_22.lc_trk_g1_6
 (28 7)  (628 359)  (628 359)  routing T_12_22.lc_trk_g2_1 <X> T_12_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 359)  (629 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 359)  (631 359)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 359)  (632 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (633 359)  (633 359)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.input_2_3
 (35 7)  (635 359)  (635 359)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.input_2_3
 (36 7)  (636 359)  (636 359)  LC_3 Logic Functioning bit
 (38 7)  (638 359)  (638 359)  LC_3 Logic Functioning bit
 (48 7)  (648 359)  (648 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (653 359)  (653 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (615 360)  (615 360)  routing T_12_22.sp4_v_t_28 <X> T_12_22.lc_trk_g2_1
 (16 8)  (616 360)  (616 360)  routing T_12_22.sp4_v_t_28 <X> T_12_22.lc_trk_g2_1
 (17 8)  (617 360)  (617 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (14 9)  (614 361)  (614 361)  routing T_12_22.sp4_h_r_24 <X> T_12_22.lc_trk_g2_0
 (15 9)  (615 361)  (615 361)  routing T_12_22.sp4_h_r_24 <X> T_12_22.lc_trk_g2_0
 (16 9)  (616 361)  (616 361)  routing T_12_22.sp4_h_r_24 <X> T_12_22.lc_trk_g2_0
 (17 9)  (617 361)  (617 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 10)  (622 362)  (622 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (623 362)  (623 362)  routing T_12_22.sp4_v_b_47 <X> T_12_22.lc_trk_g2_7
 (24 10)  (624 362)  (624 362)  routing T_12_22.sp4_v_b_47 <X> T_12_22.lc_trk_g2_7
 (29 10)  (629 362)  (629 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 362)  (630 362)  routing T_12_22.lc_trk_g0_4 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 362)  (632 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 362)  (633 362)  routing T_12_22.lc_trk_g2_0 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 362)  (636 362)  LC_5 Logic Functioning bit
 (38 10)  (638 362)  (638 362)  LC_5 Logic Functioning bit
 (41 10)  (641 362)  (641 362)  LC_5 Logic Functioning bit
 (43 10)  (643 362)  (643 362)  LC_5 Logic Functioning bit
 (26 11)  (626 363)  (626 363)  routing T_12_22.lc_trk_g0_3 <X> T_12_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 363)  (629 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 363)  (636 363)  LC_5 Logic Functioning bit
 (38 11)  (638 363)  (638 363)  LC_5 Logic Functioning bit
 (40 11)  (640 363)  (640 363)  LC_5 Logic Functioning bit
 (42 11)  (642 363)  (642 363)  LC_5 Logic Functioning bit
 (8 12)  (608 364)  (608 364)  routing T_12_22.sp4_h_l_39 <X> T_12_22.sp4_h_r_10
 (10 12)  (610 364)  (610 364)  routing T_12_22.sp4_h_l_39 <X> T_12_22.sp4_h_r_10
 (17 12)  (617 364)  (617 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 364)  (618 364)  routing T_12_22.wire_logic_cluster/lc_1/out <X> T_12_22.lc_trk_g3_1
 (21 12)  (621 364)  (621 364)  routing T_12_22.wire_logic_cluster/lc_3/out <X> T_12_22.lc_trk_g3_3
 (22 12)  (622 364)  (622 364)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (625 364)  (625 364)  routing T_12_22.sp4_h_r_34 <X> T_12_22.lc_trk_g3_2
 (27 12)  (627 364)  (627 364)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 364)  (628 364)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 364)  (629 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 364)  (631 364)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 364)  (632 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 364)  (634 364)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 364)  (635 364)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.input_2_6
 (37 12)  (637 364)  (637 364)  LC_6 Logic Functioning bit
 (38 12)  (638 364)  (638 364)  LC_6 Logic Functioning bit
 (39 12)  (639 364)  (639 364)  LC_6 Logic Functioning bit
 (41 12)  (641 364)  (641 364)  LC_6 Logic Functioning bit
 (45 12)  (645 364)  (645 364)  LC_6 Logic Functioning bit
 (47 12)  (647 364)  (647 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (651 364)  (651 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (608 365)  (608 365)  routing T_12_22.sp4_h_l_41 <X> T_12_22.sp4_v_b_10
 (9 13)  (609 365)  (609 365)  routing T_12_22.sp4_h_l_41 <X> T_12_22.sp4_v_b_10
 (10 13)  (610 365)  (610 365)  routing T_12_22.sp4_h_l_41 <X> T_12_22.sp4_v_b_10
 (12 13)  (612 365)  (612 365)  routing T_12_22.sp4_h_r_11 <X> T_12_22.sp4_v_b_11
 (19 13)  (619 365)  (619 365)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (622 365)  (622 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 365)  (623 365)  routing T_12_22.sp4_h_r_34 <X> T_12_22.lc_trk_g3_2
 (24 13)  (624 365)  (624 365)  routing T_12_22.sp4_h_r_34 <X> T_12_22.lc_trk_g3_2
 (29 13)  (629 365)  (629 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 365)  (630 365)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 365)  (631 365)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 365)  (632 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (634 365)  (634 365)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.input_2_6
 (36 13)  (636 365)  (636 365)  LC_6 Logic Functioning bit
 (38 13)  (638 365)  (638 365)  LC_6 Logic Functioning bit
 (15 14)  (615 366)  (615 366)  routing T_12_22.sp4_h_r_45 <X> T_12_22.lc_trk_g3_5
 (16 14)  (616 366)  (616 366)  routing T_12_22.sp4_h_r_45 <X> T_12_22.lc_trk_g3_5
 (17 14)  (617 366)  (617 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (618 366)  (618 366)  routing T_12_22.sp4_h_r_45 <X> T_12_22.lc_trk_g3_5
 (18 15)  (618 367)  (618 367)  routing T_12_22.sp4_h_r_45 <X> T_12_22.lc_trk_g3_5


LogicTile_13_22

 (15 0)  (669 352)  (669 352)  routing T_13_22.sp4_v_b_17 <X> T_13_22.lc_trk_g0_1
 (16 0)  (670 352)  (670 352)  routing T_13_22.sp4_v_b_17 <X> T_13_22.lc_trk_g0_1
 (17 0)  (671 352)  (671 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (675 352)  (675 352)  routing T_13_22.sp4_v_b_3 <X> T_13_22.lc_trk_g0_3
 (22 0)  (676 352)  (676 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (677 352)  (677 352)  routing T_13_22.sp4_v_b_3 <X> T_13_22.lc_trk_g0_3
 (26 0)  (680 352)  (680 352)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 352)  (681 352)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 352)  (682 352)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 352)  (683 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 352)  (684 352)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 352)  (686 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 352)  (688 352)  routing T_13_22.lc_trk_g1_0 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 352)  (689 352)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.input_2_0
 (36 0)  (690 352)  (690 352)  LC_0 Logic Functioning bit
 (37 0)  (691 352)  (691 352)  LC_0 Logic Functioning bit
 (39 0)  (693 352)  (693 352)  LC_0 Logic Functioning bit
 (43 0)  (697 352)  (697 352)  LC_0 Logic Functioning bit
 (45 0)  (699 352)  (699 352)  LC_0 Logic Functioning bit
 (11 1)  (665 353)  (665 353)  routing T_13_22.sp4_h_l_39 <X> T_13_22.sp4_h_r_2
 (15 1)  (669 353)  (669 353)  routing T_13_22.bot_op_0 <X> T_13_22.lc_trk_g0_0
 (17 1)  (671 353)  (671 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (676 353)  (676 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (680 353)  (680 353)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 353)  (682 353)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 353)  (683 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 353)  (684 353)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 353)  (686 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (687 353)  (687 353)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.input_2_0
 (34 1)  (688 353)  (688 353)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.input_2_0
 (35 1)  (689 353)  (689 353)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.input_2_0
 (36 1)  (690 353)  (690 353)  LC_0 Logic Functioning bit
 (37 1)  (691 353)  (691 353)  LC_0 Logic Functioning bit
 (38 1)  (692 353)  (692 353)  LC_0 Logic Functioning bit
 (39 1)  (693 353)  (693 353)  LC_0 Logic Functioning bit
 (51 1)  (705 353)  (705 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (1 2)  (655 354)  (655 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (675 354)  (675 354)  routing T_13_22.sp4_v_b_15 <X> T_13_22.lc_trk_g0_7
 (22 2)  (676 354)  (676 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 354)  (677 354)  routing T_13_22.sp4_v_b_15 <X> T_13_22.lc_trk_g0_7
 (26 2)  (680 354)  (680 354)  routing T_13_22.lc_trk_g0_7 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 354)  (681 354)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 354)  (683 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 354)  (686 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 354)  (687 354)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 354)  (689 354)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.input_2_1
 (46 2)  (700 354)  (700 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (707 354)  (707 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (9 3)  (663 355)  (663 355)  routing T_13_22.sp4_v_b_1 <X> T_13_22.sp4_v_t_36
 (21 3)  (675 355)  (675 355)  routing T_13_22.sp4_v_b_15 <X> T_13_22.lc_trk_g0_7
 (22 3)  (676 355)  (676 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (677 355)  (677 355)  routing T_13_22.sp4_h_r_6 <X> T_13_22.lc_trk_g0_6
 (24 3)  (678 355)  (678 355)  routing T_13_22.sp4_h_r_6 <X> T_13_22.lc_trk_g0_6
 (25 3)  (679 355)  (679 355)  routing T_13_22.sp4_h_r_6 <X> T_13_22.lc_trk_g0_6
 (26 3)  (680 355)  (680 355)  routing T_13_22.lc_trk_g0_7 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 355)  (683 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 355)  (684 355)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 355)  (685 355)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 355)  (686 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (687 355)  (687 355)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.input_2_1
 (35 3)  (689 355)  (689 355)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.input_2_1
 (40 3)  (694 355)  (694 355)  LC_1 Logic Functioning bit
 (5 4)  (659 356)  (659 356)  routing T_13_22.sp4_v_b_3 <X> T_13_22.sp4_h_r_3
 (14 4)  (668 356)  (668 356)  routing T_13_22.wire_logic_cluster/lc_0/out <X> T_13_22.lc_trk_g1_0
 (15 4)  (669 356)  (669 356)  routing T_13_22.lft_op_1 <X> T_13_22.lc_trk_g1_1
 (17 4)  (671 356)  (671 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 356)  (672 356)  routing T_13_22.lft_op_1 <X> T_13_22.lc_trk_g1_1
 (22 4)  (676 356)  (676 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (681 356)  (681 356)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 356)  (682 356)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 356)  (684 356)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 356)  (687 356)  routing T_13_22.lc_trk_g2_1 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 356)  (689 356)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.input_2_2
 (36 4)  (690 356)  (690 356)  LC_2 Logic Functioning bit
 (38 4)  (692 356)  (692 356)  LC_2 Logic Functioning bit
 (43 4)  (697 356)  (697 356)  LC_2 Logic Functioning bit
 (46 4)  (700 356)  (700 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (6 5)  (660 357)  (660 357)  routing T_13_22.sp4_v_b_3 <X> T_13_22.sp4_h_r_3
 (17 5)  (671 357)  (671 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (682 357)  (682 357)  routing T_13_22.lc_trk_g2_0 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 357)  (683 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 357)  (686 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (689 357)  (689 357)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.input_2_2
 (36 5)  (690 357)  (690 357)  LC_2 Logic Functioning bit
 (38 5)  (692 357)  (692 357)  LC_2 Logic Functioning bit
 (40 5)  (694 357)  (694 357)  LC_2 Logic Functioning bit
 (42 5)  (696 357)  (696 357)  LC_2 Logic Functioning bit
 (43 5)  (697 357)  (697 357)  LC_2 Logic Functioning bit
 (17 6)  (671 358)  (671 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 358)  (672 358)  routing T_13_22.wire_logic_cluster/lc_5/out <X> T_13_22.lc_trk_g1_5
 (14 7)  (668 359)  (668 359)  routing T_13_22.sp4_h_r_4 <X> T_13_22.lc_trk_g1_4
 (15 7)  (669 359)  (669 359)  routing T_13_22.sp4_h_r_4 <X> T_13_22.lc_trk_g1_4
 (16 7)  (670 359)  (670 359)  routing T_13_22.sp4_h_r_4 <X> T_13_22.lc_trk_g1_4
 (17 7)  (671 359)  (671 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (14 8)  (668 360)  (668 360)  routing T_13_22.sp4_h_r_40 <X> T_13_22.lc_trk_g2_0
 (15 8)  (669 360)  (669 360)  routing T_13_22.sp4_v_t_28 <X> T_13_22.lc_trk_g2_1
 (16 8)  (670 360)  (670 360)  routing T_13_22.sp4_v_t_28 <X> T_13_22.lc_trk_g2_1
 (17 8)  (671 360)  (671 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (675 360)  (675 360)  routing T_13_22.sp4_h_r_35 <X> T_13_22.lc_trk_g2_3
 (22 8)  (676 360)  (676 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (677 360)  (677 360)  routing T_13_22.sp4_h_r_35 <X> T_13_22.lc_trk_g2_3
 (24 8)  (678 360)  (678 360)  routing T_13_22.sp4_h_r_35 <X> T_13_22.lc_trk_g2_3
 (25 8)  (679 360)  (679 360)  routing T_13_22.sp4_h_r_34 <X> T_13_22.lc_trk_g2_2
 (32 8)  (686 360)  (686 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 360)  (687 360)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (41 8)  (695 360)  (695 360)  LC_4 Logic Functioning bit
 (43 8)  (697 360)  (697 360)  LC_4 Logic Functioning bit
 (52 8)  (706 360)  (706 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (6 9)  (660 361)  (660 361)  routing T_13_22.sp4_h_l_43 <X> T_13_22.sp4_h_r_6
 (14 9)  (668 361)  (668 361)  routing T_13_22.sp4_h_r_40 <X> T_13_22.lc_trk_g2_0
 (15 9)  (669 361)  (669 361)  routing T_13_22.sp4_h_r_40 <X> T_13_22.lc_trk_g2_0
 (16 9)  (670 361)  (670 361)  routing T_13_22.sp4_h_r_40 <X> T_13_22.lc_trk_g2_0
 (17 9)  (671 361)  (671 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (676 361)  (676 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (677 361)  (677 361)  routing T_13_22.sp4_h_r_34 <X> T_13_22.lc_trk_g2_2
 (24 9)  (678 361)  (678 361)  routing T_13_22.sp4_h_r_34 <X> T_13_22.lc_trk_g2_2
 (29 9)  (683 361)  (683 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 361)  (685 361)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (40 9)  (694 361)  (694 361)  LC_4 Logic Functioning bit
 (42 9)  (696 361)  (696 361)  LC_4 Logic Functioning bit
 (21 10)  (675 362)  (675 362)  routing T_13_22.bnl_op_7 <X> T_13_22.lc_trk_g2_7
 (22 10)  (676 362)  (676 362)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (680 362)  (680 362)  routing T_13_22.lc_trk_g1_4 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 362)  (681 362)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 362)  (682 362)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 362)  (683 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 362)  (685 362)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 362)  (686 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 362)  (688 362)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 362)  (690 362)  LC_5 Logic Functioning bit
 (37 10)  (691 362)  (691 362)  LC_5 Logic Functioning bit
 (38 10)  (692 362)  (692 362)  LC_5 Logic Functioning bit
 (39 10)  (693 362)  (693 362)  LC_5 Logic Functioning bit
 (41 10)  (695 362)  (695 362)  LC_5 Logic Functioning bit
 (43 10)  (697 362)  (697 362)  LC_5 Logic Functioning bit
 (45 10)  (699 362)  (699 362)  LC_5 Logic Functioning bit
 (48 10)  (702 362)  (702 362)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (21 11)  (675 363)  (675 363)  routing T_13_22.bnl_op_7 <X> T_13_22.lc_trk_g2_7
 (22 11)  (676 363)  (676 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (677 363)  (677 363)  routing T_13_22.sp4_h_r_30 <X> T_13_22.lc_trk_g2_6
 (24 11)  (678 363)  (678 363)  routing T_13_22.sp4_h_r_30 <X> T_13_22.lc_trk_g2_6
 (25 11)  (679 363)  (679 363)  routing T_13_22.sp4_h_r_30 <X> T_13_22.lc_trk_g2_6
 (27 11)  (681 363)  (681 363)  routing T_13_22.lc_trk_g1_4 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 363)  (683 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 363)  (691 363)  LC_5 Logic Functioning bit
 (39 11)  (693 363)  (693 363)  LC_5 Logic Functioning bit
 (48 11)  (702 363)  (702 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (669 364)  (669 364)  routing T_13_22.sp4_h_r_41 <X> T_13_22.lc_trk_g3_1
 (16 12)  (670 364)  (670 364)  routing T_13_22.sp4_h_r_41 <X> T_13_22.lc_trk_g3_1
 (17 12)  (671 364)  (671 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (672 364)  (672 364)  routing T_13_22.sp4_h_r_41 <X> T_13_22.lc_trk_g3_1
 (29 12)  (683 364)  (683 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 364)  (686 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 364)  (690 364)  LC_6 Logic Functioning bit
 (37 12)  (691 364)  (691 364)  LC_6 Logic Functioning bit
 (39 12)  (693 364)  (693 364)  LC_6 Logic Functioning bit
 (41 12)  (695 364)  (695 364)  LC_6 Logic Functioning bit
 (43 12)  (697 364)  (697 364)  LC_6 Logic Functioning bit
 (48 12)  (702 364)  (702 364)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (18 13)  (672 365)  (672 365)  routing T_13_22.sp4_h_r_41 <X> T_13_22.lc_trk_g3_1
 (26 13)  (680 365)  (680 365)  routing T_13_22.lc_trk_g0_2 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 365)  (683 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 365)  (685 365)  routing T_13_22.lc_trk_g0_3 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 365)  (686 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (688 365)  (688 365)  routing T_13_22.lc_trk_g1_1 <X> T_13_22.input_2_6
 (36 13)  (690 365)  (690 365)  LC_6 Logic Functioning bit
 (37 13)  (691 365)  (691 365)  LC_6 Logic Functioning bit
 (39 13)  (693 365)  (693 365)  LC_6 Logic Functioning bit
 (14 14)  (668 366)  (668 366)  routing T_13_22.sp4_h_r_44 <X> T_13_22.lc_trk_g3_4
 (21 14)  (675 366)  (675 366)  routing T_13_22.sp4_v_t_26 <X> T_13_22.lc_trk_g3_7
 (22 14)  (676 366)  (676 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (677 366)  (677 366)  routing T_13_22.sp4_v_t_26 <X> T_13_22.lc_trk_g3_7
 (14 15)  (668 367)  (668 367)  routing T_13_22.sp4_h_r_44 <X> T_13_22.lc_trk_g3_4
 (15 15)  (669 367)  (669 367)  routing T_13_22.sp4_h_r_44 <X> T_13_22.lc_trk_g3_4
 (16 15)  (670 367)  (670 367)  routing T_13_22.sp4_h_r_44 <X> T_13_22.lc_trk_g3_4
 (17 15)  (671 367)  (671 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (675 367)  (675 367)  routing T_13_22.sp4_v_t_26 <X> T_13_22.lc_trk_g3_7
 (22 15)  (676 367)  (676 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 367)  (677 367)  routing T_13_22.sp4_v_b_46 <X> T_13_22.lc_trk_g3_6
 (24 15)  (678 367)  (678 367)  routing T_13_22.sp4_v_b_46 <X> T_13_22.lc_trk_g3_6


LogicTile_14_22

 (17 0)  (725 352)  (725 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 352)  (726 352)  routing T_14_22.wire_logic_cluster/lc_1/out <X> T_14_22.lc_trk_g0_1
 (21 0)  (729 352)  (729 352)  routing T_14_22.sp12_h_r_3 <X> T_14_22.lc_trk_g0_3
 (22 0)  (730 352)  (730 352)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (732 352)  (732 352)  routing T_14_22.sp12_h_r_3 <X> T_14_22.lc_trk_g0_3
 (26 0)  (734 352)  (734 352)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 352)  (735 352)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 352)  (736 352)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 352)  (737 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 352)  (740 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 352)  (742 352)  routing T_14_22.lc_trk_g1_0 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 352)  (743 352)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.input_2_0
 (37 0)  (745 352)  (745 352)  LC_0 Logic Functioning bit
 (38 0)  (746 352)  (746 352)  LC_0 Logic Functioning bit
 (39 0)  (747 352)  (747 352)  LC_0 Logic Functioning bit
 (41 0)  (749 352)  (749 352)  LC_0 Logic Functioning bit
 (45 0)  (753 352)  (753 352)  LC_0 Logic Functioning bit
 (21 1)  (729 353)  (729 353)  routing T_14_22.sp12_h_r_3 <X> T_14_22.lc_trk_g0_3
 (26 1)  (734 353)  (734 353)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 353)  (735 353)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 353)  (737 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 353)  (740 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (741 353)  (741 353)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.input_2_0
 (34 1)  (742 353)  (742 353)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.input_2_0
 (36 1)  (744 353)  (744 353)  LC_0 Logic Functioning bit
 (38 1)  (746 353)  (746 353)  LC_0 Logic Functioning bit
 (46 1)  (754 353)  (754 353)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (708 354)  (708 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (1 2)  (709 354)  (709 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (711 354)  (711 354)  routing T_14_22.sp12_h_r_0 <X> T_14_22.sp12_h_l_23
 (5 2)  (713 354)  (713 354)  routing T_14_22.sp4_h_r_9 <X> T_14_22.sp4_h_l_37
 (14 2)  (722 354)  (722 354)  routing T_14_22.sp4_v_t_1 <X> T_14_22.lc_trk_g0_4
 (15 2)  (723 354)  (723 354)  routing T_14_22.sp4_v_b_21 <X> T_14_22.lc_trk_g0_5
 (16 2)  (724 354)  (724 354)  routing T_14_22.sp4_v_b_21 <X> T_14_22.lc_trk_g0_5
 (17 2)  (725 354)  (725 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (729 354)  (729 354)  routing T_14_22.sp4_v_b_15 <X> T_14_22.lc_trk_g0_7
 (22 2)  (730 354)  (730 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (731 354)  (731 354)  routing T_14_22.sp4_v_b_15 <X> T_14_22.lc_trk_g0_7
 (31 2)  (739 354)  (739 354)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 354)  (740 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 354)  (742 354)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 354)  (743 354)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.input_2_1
 (36 2)  (744 354)  (744 354)  LC_1 Logic Functioning bit
 (37 2)  (745 354)  (745 354)  LC_1 Logic Functioning bit
 (41 2)  (749 354)  (749 354)  LC_1 Logic Functioning bit
 (43 2)  (751 354)  (751 354)  LC_1 Logic Functioning bit
 (45 2)  (753 354)  (753 354)  LC_1 Logic Functioning bit
 (46 2)  (754 354)  (754 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (3 3)  (711 355)  (711 355)  routing T_14_22.sp12_h_r_0 <X> T_14_22.sp12_h_l_23
 (4 3)  (712 355)  (712 355)  routing T_14_22.sp4_h_r_9 <X> T_14_22.sp4_h_l_37
 (14 3)  (722 355)  (722 355)  routing T_14_22.sp4_v_t_1 <X> T_14_22.lc_trk_g0_4
 (16 3)  (724 355)  (724 355)  routing T_14_22.sp4_v_t_1 <X> T_14_22.lc_trk_g0_4
 (17 3)  (725 355)  (725 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (729 355)  (729 355)  routing T_14_22.sp4_v_b_15 <X> T_14_22.lc_trk_g0_7
 (29 3)  (737 355)  (737 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 355)  (739 355)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 355)  (740 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (743 355)  (743 355)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.input_2_1
 (36 3)  (744 355)  (744 355)  LC_1 Logic Functioning bit
 (37 3)  (745 355)  (745 355)  LC_1 Logic Functioning bit
 (40 3)  (748 355)  (748 355)  LC_1 Logic Functioning bit
 (42 3)  (750 355)  (750 355)  LC_1 Logic Functioning bit
 (48 3)  (756 355)  (756 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (12 4)  (720 356)  (720 356)  routing T_14_22.sp4_v_b_11 <X> T_14_22.sp4_h_r_5
 (14 4)  (722 356)  (722 356)  routing T_14_22.wire_logic_cluster/lc_0/out <X> T_14_22.lc_trk_g1_0
 (15 4)  (723 356)  (723 356)  routing T_14_22.sp4_h_r_1 <X> T_14_22.lc_trk_g1_1
 (16 4)  (724 356)  (724 356)  routing T_14_22.sp4_h_r_1 <X> T_14_22.lc_trk_g1_1
 (17 4)  (725 356)  (725 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (729 356)  (729 356)  routing T_14_22.wire_logic_cluster/lc_3/out <X> T_14_22.lc_trk_g1_3
 (22 4)  (730 356)  (730 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (735 356)  (735 356)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 356)  (737 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 356)  (739 356)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 356)  (740 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 356)  (742 356)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 356)  (743 356)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.input_2_2
 (37 4)  (745 356)  (745 356)  LC_2 Logic Functioning bit
 (38 4)  (746 356)  (746 356)  LC_2 Logic Functioning bit
 (39 4)  (747 356)  (747 356)  LC_2 Logic Functioning bit
 (41 4)  (749 356)  (749 356)  LC_2 Logic Functioning bit
 (45 4)  (753 356)  (753 356)  LC_2 Logic Functioning bit
 (46 4)  (754 356)  (754 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (9 5)  (717 357)  (717 357)  routing T_14_22.sp4_v_t_45 <X> T_14_22.sp4_v_b_4
 (10 5)  (718 357)  (718 357)  routing T_14_22.sp4_v_t_45 <X> T_14_22.sp4_v_b_4
 (11 5)  (719 357)  (719 357)  routing T_14_22.sp4_v_b_11 <X> T_14_22.sp4_h_r_5
 (13 5)  (721 357)  (721 357)  routing T_14_22.sp4_v_b_11 <X> T_14_22.sp4_h_r_5
 (17 5)  (725 357)  (725 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (726 357)  (726 357)  routing T_14_22.sp4_h_r_1 <X> T_14_22.lc_trk_g1_1
 (22 5)  (730 357)  (730 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (731 357)  (731 357)  routing T_14_22.sp4_h_r_2 <X> T_14_22.lc_trk_g1_2
 (24 5)  (732 357)  (732 357)  routing T_14_22.sp4_h_r_2 <X> T_14_22.lc_trk_g1_2
 (25 5)  (733 357)  (733 357)  routing T_14_22.sp4_h_r_2 <X> T_14_22.lc_trk_g1_2
 (27 5)  (735 357)  (735 357)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 357)  (736 357)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 357)  (737 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 357)  (738 357)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 357)  (740 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (741 357)  (741 357)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.input_2_2
 (34 5)  (742 357)  (742 357)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.input_2_2
 (36 5)  (744 357)  (744 357)  LC_2 Logic Functioning bit
 (38 5)  (746 357)  (746 357)  LC_2 Logic Functioning bit
 (46 5)  (754 357)  (754 357)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (4 6)  (712 358)  (712 358)  routing T_14_22.sp4_h_r_3 <X> T_14_22.sp4_v_t_38
 (9 6)  (717 358)  (717 358)  routing T_14_22.sp4_h_r_1 <X> T_14_22.sp4_h_l_41
 (10 6)  (718 358)  (718 358)  routing T_14_22.sp4_h_r_1 <X> T_14_22.sp4_h_l_41
 (12 6)  (720 358)  (720 358)  routing T_14_22.sp4_v_t_40 <X> T_14_22.sp4_h_l_40
 (14 6)  (722 358)  (722 358)  routing T_14_22.sp4_h_l_9 <X> T_14_22.lc_trk_g1_4
 (17 6)  (725 358)  (725 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 358)  (726 358)  routing T_14_22.wire_logic_cluster/lc_5/out <X> T_14_22.lc_trk_g1_5
 (22 6)  (730 358)  (730 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (731 358)  (731 358)  routing T_14_22.sp4_v_b_23 <X> T_14_22.lc_trk_g1_7
 (24 6)  (732 358)  (732 358)  routing T_14_22.sp4_v_b_23 <X> T_14_22.lc_trk_g1_7
 (25 6)  (733 358)  (733 358)  routing T_14_22.sp4_h_l_11 <X> T_14_22.lc_trk_g1_6
 (26 6)  (734 358)  (734 358)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 358)  (735 358)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 358)  (736 358)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 358)  (737 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 358)  (740 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 358)  (742 358)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 358)  (744 358)  LC_3 Logic Functioning bit
 (37 6)  (745 358)  (745 358)  LC_3 Logic Functioning bit
 (38 6)  (746 358)  (746 358)  LC_3 Logic Functioning bit
 (39 6)  (747 358)  (747 358)  LC_3 Logic Functioning bit
 (41 6)  (749 358)  (749 358)  LC_3 Logic Functioning bit
 (43 6)  (751 358)  (751 358)  LC_3 Logic Functioning bit
 (45 6)  (753 358)  (753 358)  LC_3 Logic Functioning bit
 (5 7)  (713 359)  (713 359)  routing T_14_22.sp4_h_r_3 <X> T_14_22.sp4_v_t_38
 (11 7)  (719 359)  (719 359)  routing T_14_22.sp4_v_t_40 <X> T_14_22.sp4_h_l_40
 (14 7)  (722 359)  (722 359)  routing T_14_22.sp4_h_l_9 <X> T_14_22.lc_trk_g1_4
 (15 7)  (723 359)  (723 359)  routing T_14_22.sp4_h_l_9 <X> T_14_22.lc_trk_g1_4
 (16 7)  (724 359)  (724 359)  routing T_14_22.sp4_h_l_9 <X> T_14_22.lc_trk_g1_4
 (17 7)  (725 359)  (725 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (730 359)  (730 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (731 359)  (731 359)  routing T_14_22.sp4_h_l_11 <X> T_14_22.lc_trk_g1_6
 (24 7)  (732 359)  (732 359)  routing T_14_22.sp4_h_l_11 <X> T_14_22.lc_trk_g1_6
 (25 7)  (733 359)  (733 359)  routing T_14_22.sp4_h_l_11 <X> T_14_22.lc_trk_g1_6
 (26 7)  (734 359)  (734 359)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 359)  (735 359)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 359)  (737 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 359)  (739 359)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 359)  (745 359)  LC_3 Logic Functioning bit
 (39 7)  (747 359)  (747 359)  LC_3 Logic Functioning bit
 (22 8)  (730 360)  (730 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (731 360)  (731 360)  routing T_14_22.sp4_h_r_27 <X> T_14_22.lc_trk_g2_3
 (24 8)  (732 360)  (732 360)  routing T_14_22.sp4_h_r_27 <X> T_14_22.lc_trk_g2_3
 (26 8)  (734 360)  (734 360)  routing T_14_22.lc_trk_g0_4 <X> T_14_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 360)  (736 360)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 360)  (737 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 360)  (738 360)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 360)  (739 360)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 360)  (740 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 360)  (741 360)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 360)  (742 360)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 360)  (744 360)  LC_4 Logic Functioning bit
 (38 8)  (746 360)  (746 360)  LC_4 Logic Functioning bit
 (41 8)  (749 360)  (749 360)  LC_4 Logic Functioning bit
 (42 8)  (750 360)  (750 360)  LC_4 Logic Functioning bit
 (43 8)  (751 360)  (751 360)  LC_4 Logic Functioning bit
 (5 9)  (713 361)  (713 361)  routing T_14_22.sp4_h_r_6 <X> T_14_22.sp4_v_b_6
 (12 9)  (720 361)  (720 361)  routing T_14_22.sp4_h_r_8 <X> T_14_22.sp4_v_b_8
 (21 9)  (729 361)  (729 361)  routing T_14_22.sp4_h_r_27 <X> T_14_22.lc_trk_g2_3
 (29 9)  (737 361)  (737 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 361)  (740 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (741 361)  (741 361)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.input_2_4
 (34 9)  (742 361)  (742 361)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.input_2_4
 (35 9)  (743 361)  (743 361)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.input_2_4
 (36 9)  (744 361)  (744 361)  LC_4 Logic Functioning bit
 (38 9)  (746 361)  (746 361)  LC_4 Logic Functioning bit
 (42 9)  (750 361)  (750 361)  LC_4 Logic Functioning bit
 (51 9)  (759 361)  (759 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (722 362)  (722 362)  routing T_14_22.sp4_v_b_36 <X> T_14_22.lc_trk_g2_4
 (15 10)  (723 362)  (723 362)  routing T_14_22.sp4_v_t_32 <X> T_14_22.lc_trk_g2_5
 (16 10)  (724 362)  (724 362)  routing T_14_22.sp4_v_t_32 <X> T_14_22.lc_trk_g2_5
 (17 10)  (725 362)  (725 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (734 362)  (734 362)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 362)  (735 362)  routing T_14_22.lc_trk_g1_1 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 362)  (737 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 362)  (739 362)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 362)  (740 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 362)  (742 362)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 362)  (744 362)  LC_5 Logic Functioning bit
 (37 10)  (745 362)  (745 362)  LC_5 Logic Functioning bit
 (38 10)  (746 362)  (746 362)  LC_5 Logic Functioning bit
 (39 10)  (747 362)  (747 362)  LC_5 Logic Functioning bit
 (41 10)  (749 362)  (749 362)  LC_5 Logic Functioning bit
 (43 10)  (751 362)  (751 362)  LC_5 Logic Functioning bit
 (45 10)  (753 362)  (753 362)  LC_5 Logic Functioning bit
 (51 10)  (759 362)  (759 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (760 362)  (760 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (8 11)  (716 363)  (716 363)  routing T_14_22.sp4_h_r_1 <X> T_14_22.sp4_v_t_42
 (9 11)  (717 363)  (717 363)  routing T_14_22.sp4_h_r_1 <X> T_14_22.sp4_v_t_42
 (10 11)  (718 363)  (718 363)  routing T_14_22.sp4_h_r_1 <X> T_14_22.sp4_v_t_42
 (14 11)  (722 363)  (722 363)  routing T_14_22.sp4_v_b_36 <X> T_14_22.lc_trk_g2_4
 (16 11)  (724 363)  (724 363)  routing T_14_22.sp4_v_b_36 <X> T_14_22.lc_trk_g2_4
 (17 11)  (725 363)  (725 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 11)  (734 363)  (734 363)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 363)  (737 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 363)  (745 363)  LC_5 Logic Functioning bit
 (39 11)  (747 363)  (747 363)  LC_5 Logic Functioning bit
 (12 12)  (720 364)  (720 364)  routing T_14_22.sp4_h_l_45 <X> T_14_22.sp4_h_r_11
 (17 12)  (725 364)  (725 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (730 364)  (730 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (734 364)  (734 364)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 364)  (736 364)  routing T_14_22.lc_trk_g2_3 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 364)  (737 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 364)  (739 364)  routing T_14_22.lc_trk_g0_5 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 364)  (740 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 364)  (744 364)  LC_6 Logic Functioning bit
 (38 12)  (746 364)  (746 364)  LC_6 Logic Functioning bit
 (41 12)  (749 364)  (749 364)  LC_6 Logic Functioning bit
 (43 12)  (751 364)  (751 364)  LC_6 Logic Functioning bit
 (53 12)  (761 364)  (761 364)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (8 13)  (716 365)  (716 365)  routing T_14_22.sp4_h_r_10 <X> T_14_22.sp4_v_b_10
 (13 13)  (721 365)  (721 365)  routing T_14_22.sp4_h_l_45 <X> T_14_22.sp4_h_r_11
 (14 13)  (722 365)  (722 365)  routing T_14_22.sp4_r_v_b_40 <X> T_14_22.lc_trk_g3_0
 (17 13)  (725 365)  (725 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (726 365)  (726 365)  routing T_14_22.sp4_r_v_b_41 <X> T_14_22.lc_trk_g3_1
 (26 13)  (734 365)  (734 365)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 365)  (735 365)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 365)  (736 365)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 365)  (737 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 365)  (738 365)  routing T_14_22.lc_trk_g2_3 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (37 13)  (745 365)  (745 365)  LC_6 Logic Functioning bit
 (39 13)  (747 365)  (747 365)  LC_6 Logic Functioning bit
 (41 13)  (749 365)  (749 365)  LC_6 Logic Functioning bit
 (43 13)  (751 365)  (751 365)  LC_6 Logic Functioning bit
 (4 14)  (712 366)  (712 366)  routing T_14_22.sp4_v_b_1 <X> T_14_22.sp4_v_t_44
 (6 14)  (714 366)  (714 366)  routing T_14_22.sp4_v_b_1 <X> T_14_22.sp4_v_t_44
 (9 14)  (717 366)  (717 366)  routing T_14_22.sp4_h_r_7 <X> T_14_22.sp4_h_l_47
 (10 14)  (718 366)  (718 366)  routing T_14_22.sp4_h_r_7 <X> T_14_22.sp4_h_l_47
 (14 14)  (722 366)  (722 366)  routing T_14_22.sp4_h_r_36 <X> T_14_22.lc_trk_g3_4
 (15 14)  (723 366)  (723 366)  routing T_14_22.sp4_h_l_24 <X> T_14_22.lc_trk_g3_5
 (16 14)  (724 366)  (724 366)  routing T_14_22.sp4_h_l_24 <X> T_14_22.lc_trk_g3_5
 (17 14)  (725 366)  (725 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 366)  (726 366)  routing T_14_22.sp4_h_l_24 <X> T_14_22.lc_trk_g3_5
 (21 14)  (729 366)  (729 366)  routing T_14_22.wire_logic_cluster/lc_7/out <X> T_14_22.lc_trk_g3_7
 (22 14)  (730 366)  (730 366)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (735 366)  (735 366)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 366)  (736 366)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 366)  (737 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 366)  (738 366)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 366)  (739 366)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 366)  (740 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 366)  (741 366)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 366)  (744 366)  LC_7 Logic Functioning bit
 (45 14)  (753 366)  (753 366)  LC_7 Logic Functioning bit
 (15 15)  (723 367)  (723 367)  routing T_14_22.sp4_h_r_36 <X> T_14_22.lc_trk_g3_4
 (16 15)  (724 367)  (724 367)  routing T_14_22.sp4_h_r_36 <X> T_14_22.lc_trk_g3_4
 (17 15)  (725 367)  (725 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (734 367)  (734 367)  routing T_14_22.lc_trk_g0_3 <X> T_14_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 367)  (737 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 367)  (738 367)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 367)  (740 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (742 367)  (742 367)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.input_2_7
 (35 15)  (743 367)  (743 367)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.input_2_7
 (36 15)  (744 367)  (744 367)  LC_7 Logic Functioning bit
 (37 15)  (745 367)  (745 367)  LC_7 Logic Functioning bit
 (38 15)  (746 367)  (746 367)  LC_7 Logic Functioning bit


LogicTile_15_22

 (14 0)  (776 352)  (776 352)  routing T_15_22.sp12_h_r_0 <X> T_15_22.lc_trk_g0_0
 (15 0)  (777 352)  (777 352)  routing T_15_22.sp4_h_r_9 <X> T_15_22.lc_trk_g0_1
 (16 0)  (778 352)  (778 352)  routing T_15_22.sp4_h_r_9 <X> T_15_22.lc_trk_g0_1
 (17 0)  (779 352)  (779 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (780 352)  (780 352)  routing T_15_22.sp4_h_r_9 <X> T_15_22.lc_trk_g0_1
 (26 0)  (788 352)  (788 352)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 352)  (790 352)  routing T_15_22.lc_trk_g2_1 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 352)  (791 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 352)  (793 352)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 352)  (794 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 352)  (795 352)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 352)  (797 352)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.input_2_0
 (40 0)  (802 352)  (802 352)  LC_0 Logic Functioning bit
 (47 0)  (809 352)  (809 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (765 353)  (765 353)  routing T_15_22.sp12_h_l_23 <X> T_15_22.sp12_v_b_0
 (14 1)  (776 353)  (776 353)  routing T_15_22.sp12_h_r_0 <X> T_15_22.lc_trk_g0_0
 (15 1)  (777 353)  (777 353)  routing T_15_22.sp12_h_r_0 <X> T_15_22.lc_trk_g0_0
 (17 1)  (779 353)  (779 353)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (27 1)  (789 353)  (789 353)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 353)  (790 353)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 353)  (791 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 353)  (794 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 353)  (795 353)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.input_2_0
 (35 1)  (797 353)  (797 353)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.input_2_0
 (40 1)  (802 353)  (802 353)  LC_0 Logic Functioning bit
 (42 1)  (804 353)  (804 353)  LC_0 Logic Functioning bit
 (48 1)  (810 353)  (810 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (52 1)  (814 353)  (814 353)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 354)  (776 354)  routing T_15_22.sp4_h_l_9 <X> T_15_22.lc_trk_g0_4
 (15 2)  (777 354)  (777 354)  routing T_15_22.sp4_h_r_21 <X> T_15_22.lc_trk_g0_5
 (16 2)  (778 354)  (778 354)  routing T_15_22.sp4_h_r_21 <X> T_15_22.lc_trk_g0_5
 (17 2)  (779 354)  (779 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (780 354)  (780 354)  routing T_15_22.sp4_h_r_21 <X> T_15_22.lc_trk_g0_5
 (25 2)  (787 354)  (787 354)  routing T_15_22.sp4_h_l_11 <X> T_15_22.lc_trk_g0_6
 (26 2)  (788 354)  (788 354)  routing T_15_22.lc_trk_g0_5 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 354)  (789 354)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 354)  (791 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 354)  (793 354)  routing T_15_22.lc_trk_g0_4 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 354)  (794 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 354)  (798 354)  LC_1 Logic Functioning bit
 (38 2)  (800 354)  (800 354)  LC_1 Logic Functioning bit
 (41 2)  (803 354)  (803 354)  LC_1 Logic Functioning bit
 (43 2)  (805 354)  (805 354)  LC_1 Logic Functioning bit
 (46 2)  (808 354)  (808 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (6 3)  (768 355)  (768 355)  routing T_15_22.sp4_h_r_0 <X> T_15_22.sp4_h_l_37
 (14 3)  (776 355)  (776 355)  routing T_15_22.sp4_h_l_9 <X> T_15_22.lc_trk_g0_4
 (15 3)  (777 355)  (777 355)  routing T_15_22.sp4_h_l_9 <X> T_15_22.lc_trk_g0_4
 (16 3)  (778 355)  (778 355)  routing T_15_22.sp4_h_l_9 <X> T_15_22.lc_trk_g0_4
 (17 3)  (779 355)  (779 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (780 355)  (780 355)  routing T_15_22.sp4_h_r_21 <X> T_15_22.lc_trk_g0_5
 (22 3)  (784 355)  (784 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (785 355)  (785 355)  routing T_15_22.sp4_h_l_11 <X> T_15_22.lc_trk_g0_6
 (24 3)  (786 355)  (786 355)  routing T_15_22.sp4_h_l_11 <X> T_15_22.lc_trk_g0_6
 (25 3)  (787 355)  (787 355)  routing T_15_22.sp4_h_l_11 <X> T_15_22.lc_trk_g0_6
 (29 3)  (791 355)  (791 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 355)  (792 355)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 355)  (798 355)  LC_1 Logic Functioning bit
 (38 3)  (800 355)  (800 355)  LC_1 Logic Functioning bit
 (40 3)  (802 355)  (802 355)  LC_1 Logic Functioning bit
 (42 3)  (804 355)  (804 355)  LC_1 Logic Functioning bit
 (14 4)  (776 356)  (776 356)  routing T_15_22.sp4_v_b_0 <X> T_15_22.lc_trk_g1_0
 (17 4)  (779 356)  (779 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (784 356)  (784 356)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (785 356)  (785 356)  routing T_15_22.sp12_h_r_11 <X> T_15_22.lc_trk_g1_3
 (29 4)  (791 356)  (791 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 356)  (795 356)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 356)  (796 356)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 356)  (798 356)  LC_2 Logic Functioning bit
 (37 4)  (799 356)  (799 356)  LC_2 Logic Functioning bit
 (38 4)  (800 356)  (800 356)  LC_2 Logic Functioning bit
 (39 4)  (801 356)  (801 356)  LC_2 Logic Functioning bit
 (41 4)  (803 356)  (803 356)  LC_2 Logic Functioning bit
 (43 4)  (805 356)  (805 356)  LC_2 Logic Functioning bit
 (45 4)  (807 356)  (807 356)  LC_2 Logic Functioning bit
 (52 4)  (814 356)  (814 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (16 5)  (778 357)  (778 357)  routing T_15_22.sp4_v_b_0 <X> T_15_22.lc_trk_g1_0
 (17 5)  (779 357)  (779 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (18 5)  (780 357)  (780 357)  routing T_15_22.sp4_r_v_b_25 <X> T_15_22.lc_trk_g1_1
 (26 5)  (788 357)  (788 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 357)  (789 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 357)  (790 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 357)  (791 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 357)  (793 357)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 357)  (799 357)  LC_2 Logic Functioning bit
 (39 5)  (801 357)  (801 357)  LC_2 Logic Functioning bit
 (51 5)  (813 357)  (813 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (770 358)  (770 358)  routing T_15_22.sp4_v_t_47 <X> T_15_22.sp4_h_l_41
 (9 6)  (771 358)  (771 358)  routing T_15_22.sp4_v_t_47 <X> T_15_22.sp4_h_l_41
 (10 6)  (772 358)  (772 358)  routing T_15_22.sp4_v_t_47 <X> T_15_22.sp4_h_l_41
 (13 6)  (775 358)  (775 358)  routing T_15_22.sp4_h_r_5 <X> T_15_22.sp4_v_t_40
 (14 6)  (776 358)  (776 358)  routing T_15_22.wire_logic_cluster/lc_4/out <X> T_15_22.lc_trk_g1_4
 (17 6)  (779 358)  (779 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (783 358)  (783 358)  routing T_15_22.wire_logic_cluster/lc_7/out <X> T_15_22.lc_trk_g1_7
 (22 6)  (784 358)  (784 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (788 358)  (788 358)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 358)  (790 358)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 358)  (791 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 358)  (792 358)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 358)  (793 358)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 358)  (794 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 358)  (796 358)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (802 358)  (802 358)  LC_3 Logic Functioning bit
 (42 6)  (804 358)  (804 358)  LC_3 Logic Functioning bit
 (6 7)  (768 359)  (768 359)  routing T_15_22.sp4_h_r_3 <X> T_15_22.sp4_h_l_38
 (12 7)  (774 359)  (774 359)  routing T_15_22.sp4_h_r_5 <X> T_15_22.sp4_v_t_40
 (17 7)  (779 359)  (779 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (780 359)  (780 359)  routing T_15_22.sp4_r_v_b_29 <X> T_15_22.lc_trk_g1_5
 (28 7)  (790 359)  (790 359)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 359)  (791 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 359)  (792 359)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (52 7)  (814 359)  (814 359)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (4 8)  (766 360)  (766 360)  routing T_15_22.sp4_v_t_43 <X> T_15_22.sp4_v_b_6
 (16 8)  (778 360)  (778 360)  routing T_15_22.sp12_v_t_6 <X> T_15_22.lc_trk_g2_1
 (17 8)  (779 360)  (779 360)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (21 8)  (783 360)  (783 360)  routing T_15_22.sp4_h_r_35 <X> T_15_22.lc_trk_g2_3
 (22 8)  (784 360)  (784 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (785 360)  (785 360)  routing T_15_22.sp4_h_r_35 <X> T_15_22.lc_trk_g2_3
 (24 8)  (786 360)  (786 360)  routing T_15_22.sp4_h_r_35 <X> T_15_22.lc_trk_g2_3
 (25 8)  (787 360)  (787 360)  routing T_15_22.sp4_h_r_42 <X> T_15_22.lc_trk_g2_2
 (27 8)  (789 360)  (789 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 360)  (790 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 360)  (791 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 360)  (792 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 360)  (793 360)  routing T_15_22.lc_trk_g1_4 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 360)  (796 360)  routing T_15_22.lc_trk_g1_4 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 360)  (798 360)  LC_4 Logic Functioning bit
 (37 8)  (799 360)  (799 360)  LC_4 Logic Functioning bit
 (38 8)  (800 360)  (800 360)  LC_4 Logic Functioning bit
 (41 8)  (803 360)  (803 360)  LC_4 Logic Functioning bit
 (45 8)  (807 360)  (807 360)  LC_4 Logic Functioning bit
 (6 9)  (768 361)  (768 361)  routing T_15_22.sp4_h_l_43 <X> T_15_22.sp4_h_r_6
 (22 9)  (784 361)  (784 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 361)  (785 361)  routing T_15_22.sp4_h_r_42 <X> T_15_22.lc_trk_g2_2
 (24 9)  (786 361)  (786 361)  routing T_15_22.sp4_h_r_42 <X> T_15_22.lc_trk_g2_2
 (25 9)  (787 361)  (787 361)  routing T_15_22.sp4_h_r_42 <X> T_15_22.lc_trk_g2_2
 (27 9)  (789 361)  (789 361)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 361)  (790 361)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 361)  (791 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 361)  (794 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (796 361)  (796 361)  routing T_15_22.lc_trk_g1_1 <X> T_15_22.input_2_4
 (36 9)  (798 361)  (798 361)  LC_4 Logic Functioning bit
 (37 9)  (799 361)  (799 361)  LC_4 Logic Functioning bit
 (38 9)  (800 361)  (800 361)  LC_4 Logic Functioning bit
 (39 9)  (801 361)  (801 361)  LC_4 Logic Functioning bit
 (13 10)  (775 362)  (775 362)  routing T_15_22.sp4_h_r_8 <X> T_15_22.sp4_v_t_45
 (17 10)  (779 362)  (779 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 362)  (780 362)  routing T_15_22.wire_logic_cluster/lc_5/out <X> T_15_22.lc_trk_g2_5
 (21 10)  (783 362)  (783 362)  routing T_15_22.sp4_h_r_39 <X> T_15_22.lc_trk_g2_7
 (22 10)  (784 362)  (784 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (785 362)  (785 362)  routing T_15_22.sp4_h_r_39 <X> T_15_22.lc_trk_g2_7
 (24 10)  (786 362)  (786 362)  routing T_15_22.sp4_h_r_39 <X> T_15_22.lc_trk_g2_7
 (26 10)  (788 362)  (788 362)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (32 10)  (794 362)  (794 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 362)  (795 362)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 362)  (798 362)  LC_5 Logic Functioning bit
 (37 10)  (799 362)  (799 362)  LC_5 Logic Functioning bit
 (41 10)  (803 362)  (803 362)  LC_5 Logic Functioning bit
 (43 10)  (805 362)  (805 362)  LC_5 Logic Functioning bit
 (45 10)  (807 362)  (807 362)  LC_5 Logic Functioning bit
 (52 10)  (814 362)  (814 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (12 11)  (774 363)  (774 363)  routing T_15_22.sp4_h_r_8 <X> T_15_22.sp4_v_t_45
 (22 11)  (784 363)  (784 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (790 363)  (790 363)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 363)  (791 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 363)  (793 363)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 363)  (794 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (796 363)  (796 363)  routing T_15_22.lc_trk_g1_0 <X> T_15_22.input_2_5
 (36 11)  (798 363)  (798 363)  LC_5 Logic Functioning bit
 (37 11)  (799 363)  (799 363)  LC_5 Logic Functioning bit
 (40 11)  (802 363)  (802 363)  LC_5 Logic Functioning bit
 (42 11)  (804 363)  (804 363)  LC_5 Logic Functioning bit
 (51 11)  (813 363)  (813 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (815 363)  (815 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (8 12)  (770 364)  (770 364)  routing T_15_22.sp4_v_b_10 <X> T_15_22.sp4_h_r_10
 (9 12)  (771 364)  (771 364)  routing T_15_22.sp4_v_b_10 <X> T_15_22.sp4_h_r_10
 (15 12)  (777 364)  (777 364)  routing T_15_22.sp4_h_r_41 <X> T_15_22.lc_trk_g3_1
 (16 12)  (778 364)  (778 364)  routing T_15_22.sp4_h_r_41 <X> T_15_22.lc_trk_g3_1
 (17 12)  (779 364)  (779 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (780 364)  (780 364)  routing T_15_22.sp4_h_r_41 <X> T_15_22.lc_trk_g3_1
 (21 12)  (783 364)  (783 364)  routing T_15_22.sp4_h_r_35 <X> T_15_22.lc_trk_g3_3
 (22 12)  (784 364)  (784 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 364)  (785 364)  routing T_15_22.sp4_h_r_35 <X> T_15_22.lc_trk_g3_3
 (24 12)  (786 364)  (786 364)  routing T_15_22.sp4_h_r_35 <X> T_15_22.lc_trk_g3_3
 (25 12)  (787 364)  (787 364)  routing T_15_22.wire_logic_cluster/lc_2/out <X> T_15_22.lc_trk_g3_2
 (26 12)  (788 364)  (788 364)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 364)  (790 364)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 364)  (791 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 364)  (792 364)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 364)  (793 364)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 364)  (794 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 364)  (795 364)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 364)  (796 364)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 364)  (797 364)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.input_2_6
 (36 12)  (798 364)  (798 364)  LC_6 Logic Functioning bit
 (37 12)  (799 364)  (799 364)  LC_6 Logic Functioning bit
 (38 12)  (800 364)  (800 364)  LC_6 Logic Functioning bit
 (41 12)  (803 364)  (803 364)  LC_6 Logic Functioning bit
 (45 12)  (807 364)  (807 364)  LC_6 Logic Functioning bit
 (18 13)  (780 365)  (780 365)  routing T_15_22.sp4_h_r_41 <X> T_15_22.lc_trk_g3_1
 (19 13)  (781 365)  (781 365)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (784 365)  (784 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 365)  (788 365)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 365)  (789 365)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 365)  (790 365)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 365)  (791 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 365)  (792 365)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 365)  (793 365)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 365)  (794 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (797 365)  (797 365)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.input_2_6
 (36 13)  (798 365)  (798 365)  LC_6 Logic Functioning bit
 (37 13)  (799 365)  (799 365)  LC_6 Logic Functioning bit
 (38 13)  (800 365)  (800 365)  LC_6 Logic Functioning bit
 (39 13)  (801 365)  (801 365)  LC_6 Logic Functioning bit
 (9 14)  (771 366)  (771 366)  routing T_15_22.sp4_h_r_7 <X> T_15_22.sp4_h_l_47
 (10 14)  (772 366)  (772 366)  routing T_15_22.sp4_h_r_7 <X> T_15_22.sp4_h_l_47
 (14 14)  (776 366)  (776 366)  routing T_15_22.sp4_v_t_17 <X> T_15_22.lc_trk_g3_4
 (16 14)  (778 366)  (778 366)  routing T_15_22.sp12_v_t_10 <X> T_15_22.lc_trk_g3_5
 (17 14)  (779 366)  (779 366)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (783 366)  (783 366)  routing T_15_22.sp4_v_t_26 <X> T_15_22.lc_trk_g3_7
 (22 14)  (784 366)  (784 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (785 366)  (785 366)  routing T_15_22.sp4_v_t_26 <X> T_15_22.lc_trk_g3_7
 (25 14)  (787 366)  (787 366)  routing T_15_22.wire_logic_cluster/lc_6/out <X> T_15_22.lc_trk_g3_6
 (29 14)  (791 366)  (791 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 366)  (793 366)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 366)  (794 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 366)  (796 366)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 366)  (798 366)  LC_7 Logic Functioning bit
 (37 14)  (799 366)  (799 366)  LC_7 Logic Functioning bit
 (38 14)  (800 366)  (800 366)  LC_7 Logic Functioning bit
 (39 14)  (801 366)  (801 366)  LC_7 Logic Functioning bit
 (41 14)  (803 366)  (803 366)  LC_7 Logic Functioning bit
 (43 14)  (805 366)  (805 366)  LC_7 Logic Functioning bit
 (45 14)  (807 366)  (807 366)  LC_7 Logic Functioning bit
 (51 14)  (813 366)  (813 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (814 366)  (814 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (11 15)  (773 367)  (773 367)  routing T_15_22.sp4_h_r_11 <X> T_15_22.sp4_h_l_46
 (16 15)  (778 367)  (778 367)  routing T_15_22.sp4_v_t_17 <X> T_15_22.lc_trk_g3_4
 (17 15)  (779 367)  (779 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (21 15)  (783 367)  (783 367)  routing T_15_22.sp4_v_t_26 <X> T_15_22.lc_trk_g3_7
 (22 15)  (784 367)  (784 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 367)  (788 367)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 367)  (790 367)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 367)  (791 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 367)  (793 367)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 367)  (799 367)  LC_7 Logic Functioning bit
 (39 15)  (801 367)  (801 367)  LC_7 Logic Functioning bit


LogicTile_16_22

 (2 0)  (818 352)  (818 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (8 0)  (824 352)  (824 352)  routing T_16_22.sp4_v_b_7 <X> T_16_22.sp4_h_r_1
 (9 0)  (825 352)  (825 352)  routing T_16_22.sp4_v_b_7 <X> T_16_22.sp4_h_r_1
 (10 0)  (826 352)  (826 352)  routing T_16_22.sp4_v_b_7 <X> T_16_22.sp4_h_r_1
 (12 0)  (828 352)  (828 352)  routing T_16_22.sp4_v_b_8 <X> T_16_22.sp4_h_r_2
 (25 0)  (841 352)  (841 352)  routing T_16_22.wire_logic_cluster/lc_2/out <X> T_16_22.lc_trk_g0_2
 (26 0)  (842 352)  (842 352)  routing T_16_22.lc_trk_g0_4 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (38 0)  (854 352)  (854 352)  LC_0 Logic Functioning bit
 (41 0)  (857 352)  (857 352)  LC_0 Logic Functioning bit
 (11 1)  (827 353)  (827 353)  routing T_16_22.sp4_v_b_8 <X> T_16_22.sp4_h_r_2
 (13 1)  (829 353)  (829 353)  routing T_16_22.sp4_v_b_8 <X> T_16_22.sp4_h_r_2
 (22 1)  (838 353)  (838 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (845 353)  (845 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 353)  (848 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (849 353)  (849 353)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.input_2_0
 (35 1)  (851 353)  (851 353)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.input_2_0
 (39 1)  (855 353)  (855 353)  LC_0 Logic Functioning bit
 (40 1)  (856 353)  (856 353)  LC_0 Logic Functioning bit
 (51 1)  (867 353)  (867 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (869 353)  (869 353)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (832 354)  (832 354)  routing T_16_22.sp4_v_b_13 <X> T_16_22.lc_trk_g0_5
 (17 2)  (833 354)  (833 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (834 354)  (834 354)  routing T_16_22.sp4_v_b_13 <X> T_16_22.lc_trk_g0_5
 (22 2)  (838 354)  (838 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (843 354)  (843 354)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 354)  (844 354)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 354)  (846 354)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 354)  (850 354)  routing T_16_22.lc_trk_g1_1 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 354)  (852 354)  LC_1 Logic Functioning bit
 (38 2)  (854 354)  (854 354)  LC_1 Logic Functioning bit
 (41 2)  (857 354)  (857 354)  LC_1 Logic Functioning bit
 (43 2)  (859 354)  (859 354)  LC_1 Logic Functioning bit
 (14 3)  (830 355)  (830 355)  routing T_16_22.top_op_4 <X> T_16_22.lc_trk_g0_4
 (15 3)  (831 355)  (831 355)  routing T_16_22.top_op_4 <X> T_16_22.lc_trk_g0_4
 (17 3)  (833 355)  (833 355)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (834 355)  (834 355)  routing T_16_22.sp4_v_b_13 <X> T_16_22.lc_trk_g0_5
 (21 3)  (837 355)  (837 355)  routing T_16_22.sp4_r_v_b_31 <X> T_16_22.lc_trk_g0_7
 (26 3)  (842 355)  (842 355)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 355)  (844 355)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 355)  (845 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 355)  (853 355)  LC_1 Logic Functioning bit
 (39 3)  (855 355)  (855 355)  LC_1 Logic Functioning bit
 (41 3)  (857 355)  (857 355)  LC_1 Logic Functioning bit
 (43 3)  (859 355)  (859 355)  LC_1 Logic Functioning bit
 (47 3)  (863 355)  (863 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (4 4)  (820 356)  (820 356)  routing T_16_22.sp4_h_l_44 <X> T_16_22.sp4_v_b_3
 (6 4)  (822 356)  (822 356)  routing T_16_22.sp4_h_l_44 <X> T_16_22.sp4_v_b_3
 (15 4)  (831 356)  (831 356)  routing T_16_22.sp4_v_b_17 <X> T_16_22.lc_trk_g1_1
 (16 4)  (832 356)  (832 356)  routing T_16_22.sp4_v_b_17 <X> T_16_22.lc_trk_g1_1
 (17 4)  (833 356)  (833 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (842 356)  (842 356)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 356)  (843 356)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 356)  (844 356)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 356)  (845 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 356)  (846 356)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 356)  (847 356)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 356)  (852 356)  LC_2 Logic Functioning bit
 (37 4)  (853 356)  (853 356)  LC_2 Logic Functioning bit
 (38 4)  (854 356)  (854 356)  LC_2 Logic Functioning bit
 (45 4)  (861 356)  (861 356)  LC_2 Logic Functioning bit
 (5 5)  (821 357)  (821 357)  routing T_16_22.sp4_h_l_44 <X> T_16_22.sp4_v_b_3
 (8 5)  (824 357)  (824 357)  routing T_16_22.sp4_h_l_47 <X> T_16_22.sp4_v_b_4
 (9 5)  (825 357)  (825 357)  routing T_16_22.sp4_h_l_47 <X> T_16_22.sp4_v_b_4
 (10 5)  (826 357)  (826 357)  routing T_16_22.sp4_h_l_47 <X> T_16_22.sp4_v_b_4
 (14 5)  (830 357)  (830 357)  routing T_16_22.sp4_h_r_0 <X> T_16_22.lc_trk_g1_0
 (15 5)  (831 357)  (831 357)  routing T_16_22.sp4_h_r_0 <X> T_16_22.lc_trk_g1_0
 (16 5)  (832 357)  (832 357)  routing T_16_22.sp4_h_r_0 <X> T_16_22.lc_trk_g1_0
 (17 5)  (833 357)  (833 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (842 357)  (842 357)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 357)  (843 357)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 357)  (845 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 357)  (847 357)  routing T_16_22.lc_trk_g0_7 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 357)  (848 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 357)  (851 357)  routing T_16_22.lc_trk_g0_2 <X> T_16_22.input_2_2
 (36 5)  (852 357)  (852 357)  LC_2 Logic Functioning bit
 (51 5)  (867 357)  (867 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (821 358)  (821 358)  routing T_16_22.sp4_v_t_44 <X> T_16_22.sp4_h_l_38
 (13 6)  (829 358)  (829 358)  routing T_16_22.sp4_h_r_5 <X> T_16_22.sp4_v_t_40
 (14 6)  (830 358)  (830 358)  routing T_16_22.lft_op_4 <X> T_16_22.lc_trk_g1_4
 (21 6)  (837 358)  (837 358)  routing T_16_22.sp12_h_l_4 <X> T_16_22.lc_trk_g1_7
 (22 6)  (838 358)  (838 358)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (840 358)  (840 358)  routing T_16_22.sp12_h_l_4 <X> T_16_22.lc_trk_g1_7
 (25 6)  (841 358)  (841 358)  routing T_16_22.lft_op_6 <X> T_16_22.lc_trk_g1_6
 (27 6)  (843 358)  (843 358)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 358)  (844 358)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 358)  (845 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 358)  (846 358)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 358)  (847 358)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 358)  (848 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 358)  (849 358)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 358)  (851 358)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.input_2_3
 (37 6)  (853 358)  (853 358)  LC_3 Logic Functioning bit
 (38 6)  (854 358)  (854 358)  LC_3 Logic Functioning bit
 (39 6)  (855 358)  (855 358)  LC_3 Logic Functioning bit
 (41 6)  (857 358)  (857 358)  LC_3 Logic Functioning bit
 (42 6)  (858 358)  (858 358)  LC_3 Logic Functioning bit
 (43 6)  (859 358)  (859 358)  LC_3 Logic Functioning bit
 (4 7)  (820 359)  (820 359)  routing T_16_22.sp4_v_t_44 <X> T_16_22.sp4_h_l_38
 (6 7)  (822 359)  (822 359)  routing T_16_22.sp4_v_t_44 <X> T_16_22.sp4_h_l_38
 (12 7)  (828 359)  (828 359)  routing T_16_22.sp4_h_r_5 <X> T_16_22.sp4_v_t_40
 (15 7)  (831 359)  (831 359)  routing T_16_22.lft_op_4 <X> T_16_22.lc_trk_g1_4
 (17 7)  (833 359)  (833 359)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (837 359)  (837 359)  routing T_16_22.sp12_h_l_4 <X> T_16_22.lc_trk_g1_7
 (22 7)  (838 359)  (838 359)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 359)  (840 359)  routing T_16_22.lft_op_6 <X> T_16_22.lc_trk_g1_6
 (27 7)  (843 359)  (843 359)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 359)  (844 359)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 359)  (845 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 359)  (846 359)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 359)  (848 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (849 359)  (849 359)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.input_2_3
 (36 7)  (852 359)  (852 359)  LC_3 Logic Functioning bit
 (37 7)  (853 359)  (853 359)  LC_3 Logic Functioning bit
 (38 7)  (854 359)  (854 359)  LC_3 Logic Functioning bit
 (40 7)  (856 359)  (856 359)  LC_3 Logic Functioning bit
 (41 7)  (857 359)  (857 359)  LC_3 Logic Functioning bit
 (42 7)  (858 359)  (858 359)  LC_3 Logic Functioning bit
 (5 8)  (821 360)  (821 360)  routing T_16_22.sp4_v_b_0 <X> T_16_22.sp4_h_r_6
 (14 8)  (830 360)  (830 360)  routing T_16_22.sp4_h_r_40 <X> T_16_22.lc_trk_g2_0
 (21 8)  (837 360)  (837 360)  routing T_16_22.sp4_v_t_14 <X> T_16_22.lc_trk_g2_3
 (22 8)  (838 360)  (838 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (839 360)  (839 360)  routing T_16_22.sp4_v_t_14 <X> T_16_22.lc_trk_g2_3
 (25 8)  (841 360)  (841 360)  routing T_16_22.sp4_v_t_23 <X> T_16_22.lc_trk_g2_2
 (27 8)  (843 360)  (843 360)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 360)  (845 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 360)  (846 360)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 360)  (847 360)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 360)  (848 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 360)  (850 360)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 360)  (852 360)  LC_4 Logic Functioning bit
 (38 8)  (854 360)  (854 360)  LC_4 Logic Functioning bit
 (4 9)  (820 361)  (820 361)  routing T_16_22.sp4_v_b_0 <X> T_16_22.sp4_h_r_6
 (6 9)  (822 361)  (822 361)  routing T_16_22.sp4_v_b_0 <X> T_16_22.sp4_h_r_6
 (14 9)  (830 361)  (830 361)  routing T_16_22.sp4_h_r_40 <X> T_16_22.lc_trk_g2_0
 (15 9)  (831 361)  (831 361)  routing T_16_22.sp4_h_r_40 <X> T_16_22.lc_trk_g2_0
 (16 9)  (832 361)  (832 361)  routing T_16_22.sp4_h_r_40 <X> T_16_22.lc_trk_g2_0
 (17 9)  (833 361)  (833 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (838 361)  (838 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (839 361)  (839 361)  routing T_16_22.sp4_v_t_23 <X> T_16_22.lc_trk_g2_2
 (25 9)  (841 361)  (841 361)  routing T_16_22.sp4_v_t_23 <X> T_16_22.lc_trk_g2_2
 (30 9)  (846 361)  (846 361)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 361)  (852 361)  LC_4 Logic Functioning bit
 (38 9)  (854 361)  (854 361)  LC_4 Logic Functioning bit
 (48 9)  (864 361)  (864 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (821 362)  (821 362)  routing T_16_22.sp4_h_r_3 <X> T_16_22.sp4_h_l_43
 (14 10)  (830 362)  (830 362)  routing T_16_22.sp4_h_r_44 <X> T_16_22.lc_trk_g2_4
 (15 10)  (831 362)  (831 362)  routing T_16_22.tnr_op_5 <X> T_16_22.lc_trk_g2_5
 (17 10)  (833 362)  (833 362)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (26 10)  (842 362)  (842 362)  routing T_16_22.lc_trk_g0_5 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 362)  (844 362)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 362)  (847 362)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 362)  (849 362)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 362)  (852 362)  LC_5 Logic Functioning bit
 (38 10)  (854 362)  (854 362)  LC_5 Logic Functioning bit
 (41 10)  (857 362)  (857 362)  LC_5 Logic Functioning bit
 (43 10)  (859 362)  (859 362)  LC_5 Logic Functioning bit
 (50 10)  (866 362)  (866 362)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (820 363)  (820 363)  routing T_16_22.sp4_h_r_3 <X> T_16_22.sp4_h_l_43
 (11 11)  (827 363)  (827 363)  routing T_16_22.sp4_h_r_0 <X> T_16_22.sp4_h_l_45
 (13 11)  (829 363)  (829 363)  routing T_16_22.sp4_h_r_0 <X> T_16_22.sp4_h_l_45
 (14 11)  (830 363)  (830 363)  routing T_16_22.sp4_h_r_44 <X> T_16_22.lc_trk_g2_4
 (15 11)  (831 363)  (831 363)  routing T_16_22.sp4_h_r_44 <X> T_16_22.lc_trk_g2_4
 (16 11)  (832 363)  (832 363)  routing T_16_22.sp4_h_r_44 <X> T_16_22.lc_trk_g2_4
 (17 11)  (833 363)  (833 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (838 363)  (838 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 363)  (839 363)  routing T_16_22.sp4_v_b_46 <X> T_16_22.lc_trk_g2_6
 (24 11)  (840 363)  (840 363)  routing T_16_22.sp4_v_b_46 <X> T_16_22.lc_trk_g2_6
 (29 11)  (845 363)  (845 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 363)  (846 363)  routing T_16_22.lc_trk_g2_2 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 363)  (847 363)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (38 11)  (854 363)  (854 363)  LC_5 Logic Functioning bit
 (39 11)  (855 363)  (855 363)  LC_5 Logic Functioning bit
 (40 11)  (856 363)  (856 363)  LC_5 Logic Functioning bit
 (42 11)  (858 363)  (858 363)  LC_5 Logic Functioning bit
 (48 11)  (864 363)  (864 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (830 364)  (830 364)  routing T_16_22.rgt_op_0 <X> T_16_22.lc_trk_g3_0
 (26 12)  (842 364)  (842 364)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 364)  (843 364)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 364)  (844 364)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 364)  (845 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 364)  (846 364)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 364)  (848 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 364)  (850 364)  routing T_16_22.lc_trk_g1_0 <X> T_16_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 364)  (852 364)  LC_6 Logic Functioning bit
 (41 12)  (857 364)  (857 364)  LC_6 Logic Functioning bit
 (43 12)  (859 364)  (859 364)  LC_6 Logic Functioning bit
 (45 12)  (861 364)  (861 364)  LC_6 Logic Functioning bit
 (51 12)  (867 364)  (867 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (12 13)  (828 365)  (828 365)  routing T_16_22.sp4_h_r_11 <X> T_16_22.sp4_v_b_11
 (15 13)  (831 365)  (831 365)  routing T_16_22.rgt_op_0 <X> T_16_22.lc_trk_g3_0
 (17 13)  (833 365)  (833 365)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (842 365)  (842 365)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 365)  (843 365)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 365)  (845 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 365)  (846 365)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 365)  (848 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (849 365)  (849 365)  routing T_16_22.lc_trk_g2_0 <X> T_16_22.input_2_6
 (36 13)  (852 365)  (852 365)  LC_6 Logic Functioning bit
 (37 13)  (853 365)  (853 365)  LC_6 Logic Functioning bit
 (38 13)  (854 365)  (854 365)  LC_6 Logic Functioning bit
 (40 13)  (856 365)  (856 365)  LC_6 Logic Functioning bit
 (41 13)  (857 365)  (857 365)  LC_6 Logic Functioning bit
 (42 13)  (858 365)  (858 365)  LC_6 Logic Functioning bit
 (43 13)  (859 365)  (859 365)  LC_6 Logic Functioning bit
 (12 14)  (828 366)  (828 366)  routing T_16_22.sp4_h_r_8 <X> T_16_22.sp4_h_l_46
 (14 14)  (830 366)  (830 366)  routing T_16_22.sp4_h_r_36 <X> T_16_22.lc_trk_g3_4
 (15 14)  (831 366)  (831 366)  routing T_16_22.sp4_h_l_24 <X> T_16_22.lc_trk_g3_5
 (16 14)  (832 366)  (832 366)  routing T_16_22.sp4_h_l_24 <X> T_16_22.lc_trk_g3_5
 (17 14)  (833 366)  (833 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (834 366)  (834 366)  routing T_16_22.sp4_h_l_24 <X> T_16_22.lc_trk_g3_5
 (21 14)  (837 366)  (837 366)  routing T_16_22.bnl_op_7 <X> T_16_22.lc_trk_g3_7
 (22 14)  (838 366)  (838 366)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (841 366)  (841 366)  routing T_16_22.wire_logic_cluster/lc_6/out <X> T_16_22.lc_trk_g3_6
 (13 15)  (829 367)  (829 367)  routing T_16_22.sp4_h_r_8 <X> T_16_22.sp4_h_l_46
 (15 15)  (831 367)  (831 367)  routing T_16_22.sp4_h_r_36 <X> T_16_22.lc_trk_g3_4
 (16 15)  (832 367)  (832 367)  routing T_16_22.sp4_h_r_36 <X> T_16_22.lc_trk_g3_4
 (17 15)  (833 367)  (833 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (837 367)  (837 367)  routing T_16_22.bnl_op_7 <X> T_16_22.lc_trk_g3_7
 (22 15)  (838 367)  (838 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_22

 (0 0)  (874 352)  (874 352)  Negative Clock bit

 (13 0)  (887 352)  (887 352)  routing T_17_22.sp4_h_l_39 <X> T_17_22.sp4_v_b_2
 (14 0)  (888 352)  (888 352)  routing T_17_22.wire_logic_cluster/lc_0/out <X> T_17_22.lc_trk_g0_0
 (25 0)  (899 352)  (899 352)  routing T_17_22.sp4_h_r_10 <X> T_17_22.lc_trk_g0_2
 (27 0)  (901 352)  (901 352)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 352)  (904 352)  routing T_17_22.lc_trk_g1_4 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (36 0)  (910 352)  (910 352)  LC_0 Logic Functioning bit
 (39 0)  (913 352)  (913 352)  LC_0 Logic Functioning bit
 (41 0)  (915 352)  (915 352)  LC_0 Logic Functioning bit
 (42 0)  (916 352)  (916 352)  LC_0 Logic Functioning bit
 (44 0)  (918 352)  (918 352)  LC_0 Logic Functioning bit
 (45 0)  (919 352)  (919 352)  LC_0 Logic Functioning bit
 (12 1)  (886 353)  (886 353)  routing T_17_22.sp4_h_l_39 <X> T_17_22.sp4_v_b_2
 (17 1)  (891 353)  (891 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (896 353)  (896 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (897 353)  (897 353)  routing T_17_22.sp4_h_r_10 <X> T_17_22.lc_trk_g0_2
 (24 1)  (898 353)  (898 353)  routing T_17_22.sp4_h_r_10 <X> T_17_22.lc_trk_g0_2
 (32 1)  (906 353)  (906 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (910 353)  (910 353)  LC_0 Logic Functioning bit
 (39 1)  (913 353)  (913 353)  LC_0 Logic Functioning bit
 (41 1)  (915 353)  (915 353)  LC_0 Logic Functioning bit
 (42 1)  (916 353)  (916 353)  LC_0 Logic Functioning bit
 (0 2)  (874 354)  (874 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 2)  (875 354)  (875 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (879 354)  (879 354)  routing T_17_22.sp4_h_r_9 <X> T_17_22.sp4_h_l_37
 (9 2)  (883 354)  (883 354)  routing T_17_22.sp4_v_b_1 <X> T_17_22.sp4_h_l_36
 (13 2)  (887 354)  (887 354)  routing T_17_22.sp4_h_r_2 <X> T_17_22.sp4_v_t_39
 (14 2)  (888 354)  (888 354)  routing T_17_22.sp4_h_l_1 <X> T_17_22.lc_trk_g0_4
 (19 2)  (893 354)  (893 354)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (27 2)  (901 354)  (901 354)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 354)  (902 354)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 354)  (903 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (44 2)  (918 354)  (918 354)  LC_1 Logic Functioning bit
 (4 3)  (878 355)  (878 355)  routing T_17_22.sp4_h_r_9 <X> T_17_22.sp4_h_l_37
 (12 3)  (886 355)  (886 355)  routing T_17_22.sp4_h_r_2 <X> T_17_22.sp4_v_t_39
 (15 3)  (889 355)  (889 355)  routing T_17_22.sp4_h_l_1 <X> T_17_22.lc_trk_g0_4
 (16 3)  (890 355)  (890 355)  routing T_17_22.sp4_h_l_1 <X> T_17_22.lc_trk_g0_4
 (17 3)  (891 355)  (891 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (30 3)  (904 355)  (904 355)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (1 4)  (875 356)  (875 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (28 4)  (902 356)  (902 356)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 356)  (903 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (44 4)  (918 356)  (918 356)  LC_2 Logic Functioning bit
 (1 5)  (875 357)  (875 357)  routing T_17_22.lc_trk_g0_2 <X> T_17_22.wire_logic_cluster/lc_7/cen
 (6 5)  (880 357)  (880 357)  routing T_17_22.sp4_h_l_38 <X> T_17_22.sp4_h_r_3
 (19 5)  (893 357)  (893 357)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (30 5)  (904 357)  (904 357)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (8 6)  (882 358)  (882 358)  routing T_17_22.sp4_h_r_8 <X> T_17_22.sp4_h_l_41
 (10 6)  (884 358)  (884 358)  routing T_17_22.sp4_h_r_8 <X> T_17_22.sp4_h_l_41
 (14 6)  (888 358)  (888 358)  routing T_17_22.lft_op_4 <X> T_17_22.lc_trk_g1_4
 (27 6)  (901 358)  (901 358)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 358)  (902 358)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 358)  (903 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (44 6)  (918 358)  (918 358)  LC_3 Logic Functioning bit
 (13 7)  (887 359)  (887 359)  routing T_17_22.sp4_v_b_0 <X> T_17_22.sp4_h_l_40
 (15 7)  (889 359)  (889 359)  routing T_17_22.lft_op_4 <X> T_17_22.lc_trk_g1_4
 (17 7)  (891 359)  (891 359)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (30 7)  (904 359)  (904 359)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (21 8)  (895 360)  (895 360)  routing T_17_22.sp4_v_t_22 <X> T_17_22.lc_trk_g2_3
 (22 8)  (896 360)  (896 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (897 360)  (897 360)  routing T_17_22.sp4_v_t_22 <X> T_17_22.lc_trk_g2_3
 (28 8)  (902 360)  (902 360)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 360)  (903 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (44 8)  (918 360)  (918 360)  LC_4 Logic Functioning bit
 (21 9)  (895 361)  (895 361)  routing T_17_22.sp4_v_t_22 <X> T_17_22.lc_trk_g2_3
 (30 9)  (904 361)  (904 361)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (11 10)  (885 362)  (885 362)  routing T_17_22.sp4_h_r_2 <X> T_17_22.sp4_v_t_45
 (13 10)  (887 362)  (887 362)  routing T_17_22.sp4_h_r_2 <X> T_17_22.sp4_v_t_45
 (27 10)  (901 362)  (901 362)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 362)  (902 362)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 362)  (903 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (44 10)  (918 362)  (918 362)  LC_5 Logic Functioning bit
 (8 11)  (882 363)  (882 363)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_v_t_42
 (12 11)  (886 363)  (886 363)  routing T_17_22.sp4_h_r_2 <X> T_17_22.sp4_v_t_45
 (30 11)  (904 363)  (904 363)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (8 12)  (882 364)  (882 364)  routing T_17_22.sp4_h_l_47 <X> T_17_22.sp4_h_r_10
 (21 12)  (895 364)  (895 364)  routing T_17_22.sp4_v_t_22 <X> T_17_22.lc_trk_g3_3
 (22 12)  (896 364)  (896 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (897 364)  (897 364)  routing T_17_22.sp4_v_t_22 <X> T_17_22.lc_trk_g3_3
 (28 12)  (902 364)  (902 364)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 364)  (903 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (44 12)  (918 364)  (918 364)  LC_6 Logic Functioning bit
 (12 13)  (886 365)  (886 365)  routing T_17_22.sp4_h_r_11 <X> T_17_22.sp4_v_b_11
 (21 13)  (895 365)  (895 365)  routing T_17_22.sp4_v_t_22 <X> T_17_22.lc_trk_g3_3
 (30 13)  (904 365)  (904 365)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (1 14)  (875 366)  (875 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (878 366)  (878 366)  routing T_17_22.sp4_h_r_9 <X> T_17_22.sp4_v_t_44
 (8 14)  (882 366)  (882 366)  routing T_17_22.sp4_v_t_41 <X> T_17_22.sp4_h_l_47
 (9 14)  (883 366)  (883 366)  routing T_17_22.sp4_v_t_41 <X> T_17_22.sp4_h_l_47
 (10 14)  (884 366)  (884 366)  routing T_17_22.sp4_v_t_41 <X> T_17_22.sp4_h_l_47
 (11 14)  (885 366)  (885 366)  routing T_17_22.sp4_v_b_3 <X> T_17_22.sp4_v_t_46
 (13 14)  (887 366)  (887 366)  routing T_17_22.sp4_v_b_3 <X> T_17_22.sp4_v_t_46
 (27 14)  (901 366)  (901 366)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 366)  (902 366)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 366)  (903 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (44 14)  (918 366)  (918 366)  LC_7 Logic Functioning bit
 (1 15)  (875 367)  (875 367)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.wire_logic_cluster/lc_7/s_r
 (5 15)  (879 367)  (879 367)  routing T_17_22.sp4_h_r_9 <X> T_17_22.sp4_v_t_44
 (8 15)  (882 367)  (882 367)  routing T_17_22.sp4_h_l_47 <X> T_17_22.sp4_v_t_47
 (11 15)  (885 367)  (885 367)  routing T_17_22.sp4_h_r_11 <X> T_17_22.sp4_h_l_46
 (30 15)  (904 367)  (904 367)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_7/in_1


LogicTile_18_22

 (12 0)  (940 352)  (940 352)  routing T_18_22.sp4_h_l_46 <X> T_18_22.sp4_h_r_2
 (14 0)  (942 352)  (942 352)  routing T_18_22.wire_logic_cluster/lc_0/out <X> T_18_22.lc_trk_g0_0
 (15 0)  (943 352)  (943 352)  routing T_18_22.sp4_v_b_17 <X> T_18_22.lc_trk_g0_1
 (16 0)  (944 352)  (944 352)  routing T_18_22.sp4_v_b_17 <X> T_18_22.lc_trk_g0_1
 (17 0)  (945 352)  (945 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (949 352)  (949 352)  routing T_18_22.sp4_v_b_11 <X> T_18_22.lc_trk_g0_3
 (22 0)  (950 352)  (950 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (951 352)  (951 352)  routing T_18_22.sp4_v_b_11 <X> T_18_22.lc_trk_g0_3
 (25 0)  (953 352)  (953 352)  routing T_18_22.bnr_op_2 <X> T_18_22.lc_trk_g0_2
 (27 0)  (955 352)  (955 352)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 352)  (957 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 352)  (959 352)  routing T_18_22.lc_trk_g0_5 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 352)  (960 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (964 352)  (964 352)  LC_0 Logic Functioning bit
 (38 0)  (966 352)  (966 352)  LC_0 Logic Functioning bit
 (45 0)  (973 352)  (973 352)  LC_0 Logic Functioning bit
 (47 0)  (975 352)  (975 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (976 352)  (976 352)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (13 1)  (941 353)  (941 353)  routing T_18_22.sp4_h_l_46 <X> T_18_22.sp4_h_r_2
 (17 1)  (945 353)  (945 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (949 353)  (949 353)  routing T_18_22.sp4_v_b_11 <X> T_18_22.lc_trk_g0_3
 (22 1)  (950 353)  (950 353)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (953 353)  (953 353)  routing T_18_22.bnr_op_2 <X> T_18_22.lc_trk_g0_2
 (29 1)  (957 353)  (957 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 353)  (958 353)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (36 1)  (964 353)  (964 353)  LC_0 Logic Functioning bit
 (37 1)  (965 353)  (965 353)  LC_0 Logic Functioning bit
 (38 1)  (966 353)  (966 353)  LC_0 Logic Functioning bit
 (39 1)  (967 353)  (967 353)  LC_0 Logic Functioning bit
 (40 1)  (968 353)  (968 353)  LC_0 Logic Functioning bit
 (42 1)  (970 353)  (970 353)  LC_0 Logic Functioning bit
 (0 2)  (928 354)  (928 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (1 2)  (929 354)  (929 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 354)  (942 354)  routing T_18_22.sp4_v_b_4 <X> T_18_22.lc_trk_g0_4
 (15 2)  (943 354)  (943 354)  routing T_18_22.sp4_h_r_21 <X> T_18_22.lc_trk_g0_5
 (16 2)  (944 354)  (944 354)  routing T_18_22.sp4_h_r_21 <X> T_18_22.lc_trk_g0_5
 (17 2)  (945 354)  (945 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (946 354)  (946 354)  routing T_18_22.sp4_h_r_21 <X> T_18_22.lc_trk_g0_5
 (22 2)  (950 354)  (950 354)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (952 354)  (952 354)  routing T_18_22.top_op_7 <X> T_18_22.lc_trk_g0_7
 (26 2)  (954 354)  (954 354)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 354)  (955 354)  routing T_18_22.lc_trk_g1_1 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 354)  (957 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 354)  (960 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 354)  (961 354)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 354)  (962 354)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 354)  (964 354)  LC_1 Logic Functioning bit
 (37 2)  (965 354)  (965 354)  LC_1 Logic Functioning bit
 (38 2)  (966 354)  (966 354)  LC_1 Logic Functioning bit
 (39 2)  (967 354)  (967 354)  LC_1 Logic Functioning bit
 (41 2)  (969 354)  (969 354)  LC_1 Logic Functioning bit
 (43 2)  (971 354)  (971 354)  LC_1 Logic Functioning bit
 (45 2)  (973 354)  (973 354)  LC_1 Logic Functioning bit
 (13 3)  (941 355)  (941 355)  routing T_18_22.sp4_v_b_9 <X> T_18_22.sp4_h_l_39
 (16 3)  (944 355)  (944 355)  routing T_18_22.sp4_v_b_4 <X> T_18_22.lc_trk_g0_4
 (17 3)  (945 355)  (945 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (18 3)  (946 355)  (946 355)  routing T_18_22.sp4_h_r_21 <X> T_18_22.lc_trk_g0_5
 (21 3)  (949 355)  (949 355)  routing T_18_22.top_op_7 <X> T_18_22.lc_trk_g0_7
 (26 3)  (954 355)  (954 355)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 355)  (956 355)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 355)  (957 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (965 355)  (965 355)  LC_1 Logic Functioning bit
 (39 3)  (967 355)  (967 355)  LC_1 Logic Functioning bit
 (48 3)  (976 355)  (976 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (12 4)  (940 356)  (940 356)  routing T_18_22.sp4_v_b_5 <X> T_18_22.sp4_h_r_5
 (15 4)  (943 356)  (943 356)  routing T_18_22.top_op_1 <X> T_18_22.lc_trk_g1_1
 (17 4)  (945 356)  (945 356)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (949 356)  (949 356)  routing T_18_22.wire_logic_cluster/lc_3/out <X> T_18_22.lc_trk_g1_3
 (22 4)  (950 356)  (950 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 356)  (953 356)  routing T_18_22.bnr_op_2 <X> T_18_22.lc_trk_g1_2
 (26 4)  (954 356)  (954 356)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 356)  (957 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 356)  (959 356)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 356)  (960 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 356)  (962 356)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 356)  (964 356)  LC_2 Logic Functioning bit
 (38 4)  (966 356)  (966 356)  LC_2 Logic Functioning bit
 (41 4)  (969 356)  (969 356)  LC_2 Logic Functioning bit
 (43 4)  (971 356)  (971 356)  LC_2 Logic Functioning bit
 (11 5)  (939 357)  (939 357)  routing T_18_22.sp4_v_b_5 <X> T_18_22.sp4_h_r_5
 (18 5)  (946 357)  (946 357)  routing T_18_22.top_op_1 <X> T_18_22.lc_trk_g1_1
 (22 5)  (950 357)  (950 357)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (953 357)  (953 357)  routing T_18_22.bnr_op_2 <X> T_18_22.lc_trk_g1_2
 (27 5)  (955 357)  (955 357)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 357)  (957 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 357)  (958 357)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 357)  (959 357)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 357)  (964 357)  LC_2 Logic Functioning bit
 (38 5)  (966 357)  (966 357)  LC_2 Logic Functioning bit
 (40 5)  (968 357)  (968 357)  LC_2 Logic Functioning bit
 (42 5)  (970 357)  (970 357)  LC_2 Logic Functioning bit
 (4 6)  (932 358)  (932 358)  routing T_18_22.sp4_v_b_3 <X> T_18_22.sp4_v_t_38
 (5 6)  (933 358)  (933 358)  routing T_18_22.sp4_v_b_3 <X> T_18_22.sp4_h_l_38
 (11 6)  (939 358)  (939 358)  routing T_18_22.sp4_h_l_37 <X> T_18_22.sp4_v_t_40
 (17 6)  (945 358)  (945 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (953 358)  (953 358)  routing T_18_22.sp4_h_r_14 <X> T_18_22.lc_trk_g1_6
 (27 6)  (955 358)  (955 358)  routing T_18_22.lc_trk_g1_1 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 358)  (957 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 358)  (960 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 358)  (962 358)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 358)  (964 358)  LC_3 Logic Functioning bit
 (37 6)  (965 358)  (965 358)  LC_3 Logic Functioning bit
 (38 6)  (966 358)  (966 358)  LC_3 Logic Functioning bit
 (39 6)  (967 358)  (967 358)  LC_3 Logic Functioning bit
 (41 6)  (969 358)  (969 358)  LC_3 Logic Functioning bit
 (43 6)  (971 358)  (971 358)  LC_3 Logic Functioning bit
 (45 6)  (973 358)  (973 358)  LC_3 Logic Functioning bit
 (15 7)  (943 359)  (943 359)  routing T_18_22.bot_op_4 <X> T_18_22.lc_trk_g1_4
 (17 7)  (945 359)  (945 359)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (950 359)  (950 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (951 359)  (951 359)  routing T_18_22.sp4_h_r_14 <X> T_18_22.lc_trk_g1_6
 (24 7)  (952 359)  (952 359)  routing T_18_22.sp4_h_r_14 <X> T_18_22.lc_trk_g1_6
 (29 7)  (957 359)  (957 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 359)  (959 359)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 359)  (965 359)  LC_3 Logic Functioning bit
 (39 7)  (967 359)  (967 359)  LC_3 Logic Functioning bit
 (47 7)  (975 359)  (975 359)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (9 8)  (937 360)  (937 360)  routing T_18_22.sp4_v_t_42 <X> T_18_22.sp4_h_r_7
 (12 8)  (940 360)  (940 360)  routing T_18_22.sp4_v_t_45 <X> T_18_22.sp4_h_r_8
 (14 8)  (942 360)  (942 360)  routing T_18_22.sp4_h_r_40 <X> T_18_22.lc_trk_g2_0
 (15 8)  (943 360)  (943 360)  routing T_18_22.sp4_v_t_28 <X> T_18_22.lc_trk_g2_1
 (16 8)  (944 360)  (944 360)  routing T_18_22.sp4_v_t_28 <X> T_18_22.lc_trk_g2_1
 (17 8)  (945 360)  (945 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (954 360)  (954 360)  routing T_18_22.lc_trk_g0_4 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 360)  (955 360)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 360)  (957 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 360)  (958 360)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 360)  (960 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 360)  (961 360)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 360)  (962 360)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 360)  (964 360)  LC_4 Logic Functioning bit
 (38 8)  (966 360)  (966 360)  LC_4 Logic Functioning bit
 (41 8)  (969 360)  (969 360)  LC_4 Logic Functioning bit
 (43 8)  (971 360)  (971 360)  LC_4 Logic Functioning bit
 (10 9)  (938 361)  (938 361)  routing T_18_22.sp4_h_r_2 <X> T_18_22.sp4_v_b_7
 (14 9)  (942 361)  (942 361)  routing T_18_22.sp4_h_r_40 <X> T_18_22.lc_trk_g2_0
 (15 9)  (943 361)  (943 361)  routing T_18_22.sp4_h_r_40 <X> T_18_22.lc_trk_g2_0
 (16 9)  (944 361)  (944 361)  routing T_18_22.sp4_h_r_40 <X> T_18_22.lc_trk_g2_0
 (17 9)  (945 361)  (945 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (29 9)  (957 361)  (957 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 361)  (959 361)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 361)  (964 361)  LC_4 Logic Functioning bit
 (38 9)  (966 361)  (966 361)  LC_4 Logic Functioning bit
 (40 9)  (968 361)  (968 361)  LC_4 Logic Functioning bit
 (42 9)  (970 361)  (970 361)  LC_4 Logic Functioning bit
 (5 10)  (933 362)  (933 362)  routing T_18_22.sp4_h_r_3 <X> T_18_22.sp4_h_l_43
 (12 10)  (940 362)  (940 362)  routing T_18_22.sp4_v_t_45 <X> T_18_22.sp4_h_l_45
 (17 10)  (945 362)  (945 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 362)  (946 362)  routing T_18_22.wire_logic_cluster/lc_5/out <X> T_18_22.lc_trk_g2_5
 (21 10)  (949 362)  (949 362)  routing T_18_22.sp4_h_l_34 <X> T_18_22.lc_trk_g2_7
 (22 10)  (950 362)  (950 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (951 362)  (951 362)  routing T_18_22.sp4_h_l_34 <X> T_18_22.lc_trk_g2_7
 (24 10)  (952 362)  (952 362)  routing T_18_22.sp4_h_l_34 <X> T_18_22.lc_trk_g2_7
 (26 10)  (954 362)  (954 362)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (32 10)  (960 362)  (960 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 362)  (964 362)  LC_5 Logic Functioning bit
 (37 10)  (965 362)  (965 362)  LC_5 Logic Functioning bit
 (41 10)  (969 362)  (969 362)  LC_5 Logic Functioning bit
 (43 10)  (971 362)  (971 362)  LC_5 Logic Functioning bit
 (45 10)  (973 362)  (973 362)  LC_5 Logic Functioning bit
 (4 11)  (932 363)  (932 363)  routing T_18_22.sp4_h_r_3 <X> T_18_22.sp4_h_l_43
 (8 11)  (936 363)  (936 363)  routing T_18_22.sp4_v_b_4 <X> T_18_22.sp4_v_t_42
 (10 11)  (938 363)  (938 363)  routing T_18_22.sp4_v_b_4 <X> T_18_22.sp4_v_t_42
 (11 11)  (939 363)  (939 363)  routing T_18_22.sp4_v_t_45 <X> T_18_22.sp4_h_l_45
 (21 11)  (949 363)  (949 363)  routing T_18_22.sp4_h_l_34 <X> T_18_22.lc_trk_g2_7
 (22 11)  (950 363)  (950 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (951 363)  (951 363)  routing T_18_22.sp4_h_r_30 <X> T_18_22.lc_trk_g2_6
 (24 11)  (952 363)  (952 363)  routing T_18_22.sp4_h_r_30 <X> T_18_22.lc_trk_g2_6
 (25 11)  (953 363)  (953 363)  routing T_18_22.sp4_h_r_30 <X> T_18_22.lc_trk_g2_6
 (28 11)  (956 363)  (956 363)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 363)  (957 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 363)  (959 363)  routing T_18_22.lc_trk_g0_2 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 363)  (960 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (964 363)  (964 363)  LC_5 Logic Functioning bit
 (37 11)  (965 363)  (965 363)  LC_5 Logic Functioning bit
 (40 11)  (968 363)  (968 363)  LC_5 Logic Functioning bit
 (42 11)  (970 363)  (970 363)  LC_5 Logic Functioning bit
 (51 11)  (979 363)  (979 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (945 364)  (945 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 364)  (946 364)  routing T_18_22.wire_logic_cluster/lc_1/out <X> T_18_22.lc_trk_g3_1
 (25 12)  (953 364)  (953 364)  routing T_18_22.rgt_op_2 <X> T_18_22.lc_trk_g3_2
 (27 12)  (955 364)  (955 364)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 364)  (957 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 364)  (958 364)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 364)  (959 364)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 364)  (960 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 364)  (961 364)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 364)  (962 364)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 364)  (963 364)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.input_2_6
 (36 12)  (964 364)  (964 364)  LC_6 Logic Functioning bit
 (37 12)  (965 364)  (965 364)  LC_6 Logic Functioning bit
 (38 12)  (966 364)  (966 364)  LC_6 Logic Functioning bit
 (39 12)  (967 364)  (967 364)  LC_6 Logic Functioning bit
 (40 12)  (968 364)  (968 364)  LC_6 Logic Functioning bit
 (41 12)  (969 364)  (969 364)  LC_6 Logic Functioning bit
 (42 12)  (970 364)  (970 364)  LC_6 Logic Functioning bit
 (43 12)  (971 364)  (971 364)  LC_6 Logic Functioning bit
 (47 12)  (975 364)  (975 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (8 13)  (936 365)  (936 365)  routing T_18_22.sp4_h_l_41 <X> T_18_22.sp4_v_b_10
 (9 13)  (937 365)  (937 365)  routing T_18_22.sp4_h_l_41 <X> T_18_22.sp4_v_b_10
 (10 13)  (938 365)  (938 365)  routing T_18_22.sp4_h_l_41 <X> T_18_22.sp4_v_b_10
 (11 13)  (939 365)  (939 365)  routing T_18_22.sp4_h_l_46 <X> T_18_22.sp4_h_r_11
 (22 13)  (950 365)  (950 365)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (952 365)  (952 365)  routing T_18_22.rgt_op_2 <X> T_18_22.lc_trk_g3_2
 (28 13)  (956 365)  (956 365)  routing T_18_22.lc_trk_g2_0 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 365)  (957 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 365)  (958 365)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 365)  (959 365)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 365)  (960 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (961 365)  (961 365)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.input_2_6
 (35 13)  (963 365)  (963 365)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.input_2_6
 (36 13)  (964 365)  (964 365)  LC_6 Logic Functioning bit
 (37 13)  (965 365)  (965 365)  LC_6 Logic Functioning bit
 (38 13)  (966 365)  (966 365)  LC_6 Logic Functioning bit
 (39 13)  (967 365)  (967 365)  LC_6 Logic Functioning bit
 (40 13)  (968 365)  (968 365)  LC_6 Logic Functioning bit
 (42 13)  (970 365)  (970 365)  LC_6 Logic Functioning bit
 (43 13)  (971 365)  (971 365)  LC_6 Logic Functioning bit
 (51 13)  (979 365)  (979 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (16 14)  (944 366)  (944 366)  routing T_18_22.sp4_v_b_37 <X> T_18_22.lc_trk_g3_5
 (17 14)  (945 366)  (945 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (946 366)  (946 366)  routing T_18_22.sp4_v_b_37 <X> T_18_22.lc_trk_g3_5
 (27 14)  (955 366)  (955 366)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 366)  (956 366)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 366)  (957 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 366)  (958 366)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 366)  (960 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 366)  (961 366)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 366)  (962 366)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 366)  (963 366)  routing T_18_22.lc_trk_g0_7 <X> T_18_22.input_2_7
 (37 14)  (965 366)  (965 366)  LC_7 Logic Functioning bit
 (38 14)  (966 366)  (966 366)  LC_7 Logic Functioning bit
 (39 14)  (967 366)  (967 366)  LC_7 Logic Functioning bit
 (41 14)  (969 366)  (969 366)  LC_7 Logic Functioning bit
 (42 14)  (970 366)  (970 366)  LC_7 Logic Functioning bit
 (43 14)  (971 366)  (971 366)  LC_7 Logic Functioning bit
 (6 15)  (934 367)  (934 367)  routing T_18_22.sp4_h_r_9 <X> T_18_22.sp4_h_l_44
 (10 15)  (938 367)  (938 367)  routing T_18_22.sp4_h_l_40 <X> T_18_22.sp4_v_t_47
 (18 15)  (946 367)  (946 367)  routing T_18_22.sp4_v_b_37 <X> T_18_22.lc_trk_g3_5
 (22 15)  (950 367)  (950 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (28 15)  (956 367)  (956 367)  routing T_18_22.lc_trk_g2_1 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 367)  (957 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 367)  (960 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (963 367)  (963 367)  routing T_18_22.lc_trk_g0_7 <X> T_18_22.input_2_7
 (36 15)  (964 367)  (964 367)  LC_7 Logic Functioning bit
 (37 15)  (965 367)  (965 367)  LC_7 Logic Functioning bit
 (39 15)  (967 367)  (967 367)  LC_7 Logic Functioning bit
 (40 15)  (968 367)  (968 367)  LC_7 Logic Functioning bit
 (41 15)  (969 367)  (969 367)  LC_7 Logic Functioning bit
 (43 15)  (971 367)  (971 367)  LC_7 Logic Functioning bit


LogicTile_19_22

 (14 0)  (996 352)  (996 352)  routing T_19_22.sp4_h_l_5 <X> T_19_22.lc_trk_g0_0
 (15 0)  (997 352)  (997 352)  routing T_19_22.sp4_h_l_4 <X> T_19_22.lc_trk_g0_1
 (16 0)  (998 352)  (998 352)  routing T_19_22.sp4_h_l_4 <X> T_19_22.lc_trk_g0_1
 (17 0)  (999 352)  (999 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1000 352)  (1000 352)  routing T_19_22.sp4_h_l_4 <X> T_19_22.lc_trk_g0_1
 (22 0)  (1004 352)  (1004 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (1007 352)  (1007 352)  routing T_19_22.sp4_v_b_2 <X> T_19_22.lc_trk_g0_2
 (26 0)  (1008 352)  (1008 352)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 352)  (1011 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 352)  (1014 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 352)  (1015 352)  routing T_19_22.lc_trk_g2_3 <X> T_19_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 352)  (1018 352)  LC_0 Logic Functioning bit
 (43 0)  (1025 352)  (1025 352)  LC_0 Logic Functioning bit
 (47 0)  (1029 352)  (1029 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (11 1)  (993 353)  (993 353)  routing T_19_22.sp4_h_l_43 <X> T_19_22.sp4_h_r_2
 (13 1)  (995 353)  (995 353)  routing T_19_22.sp4_h_l_43 <X> T_19_22.sp4_h_r_2
 (14 1)  (996 353)  (996 353)  routing T_19_22.sp4_h_l_5 <X> T_19_22.lc_trk_g0_0
 (15 1)  (997 353)  (997 353)  routing T_19_22.sp4_h_l_5 <X> T_19_22.lc_trk_g0_0
 (16 1)  (998 353)  (998 353)  routing T_19_22.sp4_h_l_5 <X> T_19_22.lc_trk_g0_0
 (17 1)  (999 353)  (999 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (1000 353)  (1000 353)  routing T_19_22.sp4_h_l_4 <X> T_19_22.lc_trk_g0_1
 (21 1)  (1003 353)  (1003 353)  routing T_19_22.sp4_r_v_b_32 <X> T_19_22.lc_trk_g0_3
 (22 1)  (1004 353)  (1004 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1005 353)  (1005 353)  routing T_19_22.sp4_v_b_2 <X> T_19_22.lc_trk_g0_2
 (26 1)  (1008 353)  (1008 353)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 353)  (1009 353)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 353)  (1011 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 353)  (1013 353)  routing T_19_22.lc_trk_g2_3 <X> T_19_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 353)  (1014 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1015 353)  (1015 353)  routing T_19_22.lc_trk_g2_0 <X> T_19_22.input_2_0
 (37 1)  (1019 353)  (1019 353)  LC_0 Logic Functioning bit
 (40 1)  (1022 353)  (1022 353)  LC_0 Logic Functioning bit
 (42 1)  (1024 353)  (1024 353)  LC_0 Logic Functioning bit
 (0 2)  (982 354)  (982 354)  routing T_19_22.glb_netwk_6 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (1 2)  (983 354)  (983 354)  routing T_19_22.glb_netwk_6 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (2 2)  (984 354)  (984 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (987 354)  (987 354)  routing T_19_22.sp4_h_r_9 <X> T_19_22.sp4_h_l_37
 (14 2)  (996 354)  (996 354)  routing T_19_22.bnr_op_4 <X> T_19_22.lc_trk_g0_4
 (15 2)  (997 354)  (997 354)  routing T_19_22.sp4_h_r_21 <X> T_19_22.lc_trk_g0_5
 (16 2)  (998 354)  (998 354)  routing T_19_22.sp4_h_r_21 <X> T_19_22.lc_trk_g0_5
 (17 2)  (999 354)  (999 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1000 354)  (1000 354)  routing T_19_22.sp4_h_r_21 <X> T_19_22.lc_trk_g0_5
 (22 2)  (1004 354)  (1004 354)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1005 354)  (1005 354)  routing T_19_22.sp12_h_l_12 <X> T_19_22.lc_trk_g0_7
 (25 2)  (1007 354)  (1007 354)  routing T_19_22.wire_logic_cluster/lc_6/out <X> T_19_22.lc_trk_g0_6
 (26 2)  (1008 354)  (1008 354)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (1011 354)  (1011 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 354)  (1012 354)  routing T_19_22.lc_trk_g0_6 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 354)  (1013 354)  routing T_19_22.lc_trk_g0_4 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 354)  (1014 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 354)  (1019 354)  LC_1 Logic Functioning bit
 (38 2)  (1020 354)  (1020 354)  LC_1 Logic Functioning bit
 (39 2)  (1021 354)  (1021 354)  LC_1 Logic Functioning bit
 (41 2)  (1023 354)  (1023 354)  LC_1 Logic Functioning bit
 (45 2)  (1027 354)  (1027 354)  LC_1 Logic Functioning bit
 (4 3)  (986 355)  (986 355)  routing T_19_22.sp4_h_r_9 <X> T_19_22.sp4_h_l_37
 (14 3)  (996 355)  (996 355)  routing T_19_22.bnr_op_4 <X> T_19_22.lc_trk_g0_4
 (17 3)  (999 355)  (999 355)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (1000 355)  (1000 355)  routing T_19_22.sp4_h_r_21 <X> T_19_22.lc_trk_g0_5
 (22 3)  (1004 355)  (1004 355)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (28 3)  (1010 355)  (1010 355)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 355)  (1011 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 355)  (1012 355)  routing T_19_22.lc_trk_g0_6 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 355)  (1014 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1017 355)  (1017 355)  routing T_19_22.lc_trk_g0_3 <X> T_19_22.input_2_1
 (36 3)  (1018 355)  (1018 355)  LC_1 Logic Functioning bit
 (38 3)  (1020 355)  (1020 355)  LC_1 Logic Functioning bit
 (17 4)  (999 356)  (999 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (27 4)  (1009 356)  (1009 356)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 356)  (1011 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 356)  (1012 356)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 356)  (1013 356)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 356)  (1014 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 356)  (1017 356)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.input_2_2
 (36 4)  (1018 356)  (1018 356)  LC_2 Logic Functioning bit
 (37 4)  (1019 356)  (1019 356)  LC_2 Logic Functioning bit
 (38 4)  (1020 356)  (1020 356)  LC_2 Logic Functioning bit
 (39 4)  (1021 356)  (1021 356)  LC_2 Logic Functioning bit
 (40 4)  (1022 356)  (1022 356)  LC_2 Logic Functioning bit
 (41 4)  (1023 356)  (1023 356)  LC_2 Logic Functioning bit
 (42 4)  (1024 356)  (1024 356)  LC_2 Logic Functioning bit
 (43 4)  (1025 356)  (1025 356)  LC_2 Logic Functioning bit
 (46 4)  (1028 356)  (1028 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (996 357)  (996 357)  routing T_19_22.sp12_h_r_16 <X> T_19_22.lc_trk_g1_0
 (16 5)  (998 357)  (998 357)  routing T_19_22.sp12_h_r_16 <X> T_19_22.lc_trk_g1_0
 (17 5)  (999 357)  (999 357)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (18 5)  (1000 357)  (1000 357)  routing T_19_22.sp4_r_v_b_25 <X> T_19_22.lc_trk_g1_1
 (26 5)  (1008 357)  (1008 357)  routing T_19_22.lc_trk_g0_2 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 357)  (1011 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 357)  (1012 357)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 357)  (1013 357)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 357)  (1014 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1015 357)  (1015 357)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.input_2_2
 (36 5)  (1018 357)  (1018 357)  LC_2 Logic Functioning bit
 (37 5)  (1019 357)  (1019 357)  LC_2 Logic Functioning bit
 (38 5)  (1020 357)  (1020 357)  LC_2 Logic Functioning bit
 (39 5)  (1021 357)  (1021 357)  LC_2 Logic Functioning bit
 (40 5)  (1022 357)  (1022 357)  LC_2 Logic Functioning bit
 (42 5)  (1024 357)  (1024 357)  LC_2 Logic Functioning bit
 (43 5)  (1025 357)  (1025 357)  LC_2 Logic Functioning bit
 (53 5)  (1035 357)  (1035 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (999 358)  (999 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 358)  (1000 358)  routing T_19_22.wire_logic_cluster/lc_5/out <X> T_19_22.lc_trk_g1_5
 (22 6)  (1004 358)  (1004 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (1009 358)  (1009 358)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 358)  (1010 358)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 358)  (1011 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 358)  (1013 358)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 358)  (1014 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 358)  (1015 358)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 358)  (1016 358)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 358)  (1018 358)  LC_3 Logic Functioning bit
 (37 6)  (1019 358)  (1019 358)  LC_3 Logic Functioning bit
 (38 6)  (1020 358)  (1020 358)  LC_3 Logic Functioning bit
 (41 6)  (1023 358)  (1023 358)  LC_3 Logic Functioning bit
 (50 6)  (1032 358)  (1032 358)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (1004 359)  (1004 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1005 359)  (1005 359)  routing T_19_22.sp4_v_b_22 <X> T_19_22.lc_trk_g1_6
 (24 7)  (1006 359)  (1006 359)  routing T_19_22.sp4_v_b_22 <X> T_19_22.lc_trk_g1_6
 (36 7)  (1018 359)  (1018 359)  LC_3 Logic Functioning bit
 (37 7)  (1019 359)  (1019 359)  LC_3 Logic Functioning bit
 (38 7)  (1020 359)  (1020 359)  LC_3 Logic Functioning bit
 (41 7)  (1023 359)  (1023 359)  LC_3 Logic Functioning bit
 (53 7)  (1035 359)  (1035 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (999 360)  (999 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 360)  (1000 360)  routing T_19_22.wire_logic_cluster/lc_1/out <X> T_19_22.lc_trk_g2_1
 (21 8)  (1003 360)  (1003 360)  routing T_19_22.sp4_h_r_43 <X> T_19_22.lc_trk_g2_3
 (22 8)  (1004 360)  (1004 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1005 360)  (1005 360)  routing T_19_22.sp4_h_r_43 <X> T_19_22.lc_trk_g2_3
 (24 8)  (1006 360)  (1006 360)  routing T_19_22.sp4_h_r_43 <X> T_19_22.lc_trk_g2_3
 (26 8)  (1008 360)  (1008 360)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_4/in_0
 (32 8)  (1014 360)  (1014 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 360)  (1016 360)  routing T_19_22.lc_trk_g1_0 <X> T_19_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 360)  (1019 360)  LC_4 Logic Functioning bit
 (39 8)  (1021 360)  (1021 360)  LC_4 Logic Functioning bit
 (52 8)  (1034 360)  (1034 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (996 361)  (996 361)  routing T_19_22.sp4_r_v_b_32 <X> T_19_22.lc_trk_g2_0
 (17 9)  (999 361)  (999 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (1003 361)  (1003 361)  routing T_19_22.sp4_h_r_43 <X> T_19_22.lc_trk_g2_3
 (26 9)  (1008 361)  (1008 361)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 361)  (1010 361)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 361)  (1011 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 361)  (1018 361)  LC_4 Logic Functioning bit
 (38 9)  (1020 361)  (1020 361)  LC_4 Logic Functioning bit
 (46 9)  (1028 361)  (1028 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (1030 361)  (1030 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (10 10)  (992 362)  (992 362)  routing T_19_22.sp4_v_b_2 <X> T_19_22.sp4_h_l_42
 (14 10)  (996 362)  (996 362)  routing T_19_22.sp12_v_t_3 <X> T_19_22.lc_trk_g2_4
 (15 10)  (997 362)  (997 362)  routing T_19_22.sp4_h_l_24 <X> T_19_22.lc_trk_g2_5
 (16 10)  (998 362)  (998 362)  routing T_19_22.sp4_h_l_24 <X> T_19_22.lc_trk_g2_5
 (17 10)  (999 362)  (999 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1000 362)  (1000 362)  routing T_19_22.sp4_h_l_24 <X> T_19_22.lc_trk_g2_5
 (27 10)  (1009 362)  (1009 362)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 362)  (1011 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 362)  (1012 362)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 362)  (1014 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 362)  (1016 362)  routing T_19_22.lc_trk_g1_1 <X> T_19_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 362)  (1017 362)  routing T_19_22.lc_trk_g0_5 <X> T_19_22.input_2_5
 (37 10)  (1019 362)  (1019 362)  LC_5 Logic Functioning bit
 (41 10)  (1023 362)  (1023 362)  LC_5 Logic Functioning bit
 (43 10)  (1025 362)  (1025 362)  LC_5 Logic Functioning bit
 (45 10)  (1027 362)  (1027 362)  LC_5 Logic Functioning bit
 (53 10)  (1035 362)  (1035 362)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (11 11)  (993 363)  (993 363)  routing T_19_22.sp4_h_r_0 <X> T_19_22.sp4_h_l_45
 (13 11)  (995 363)  (995 363)  routing T_19_22.sp4_h_r_0 <X> T_19_22.sp4_h_l_45
 (14 11)  (996 363)  (996 363)  routing T_19_22.sp12_v_t_3 <X> T_19_22.lc_trk_g2_4
 (15 11)  (997 363)  (997 363)  routing T_19_22.sp12_v_t_3 <X> T_19_22.lc_trk_g2_4
 (17 11)  (999 363)  (999 363)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 11)  (1004 363)  (1004 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (1008 363)  (1008 363)  routing T_19_22.lc_trk_g0_3 <X> T_19_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 363)  (1011 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 363)  (1014 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1018 363)  (1018 363)  LC_5 Logic Functioning bit
 (41 11)  (1023 363)  (1023 363)  LC_5 Logic Functioning bit
 (43 11)  (1025 363)  (1025 363)  LC_5 Logic Functioning bit
 (17 12)  (999 364)  (999 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (1007 364)  (1007 364)  routing T_19_22.wire_logic_cluster/lc_2/out <X> T_19_22.lc_trk_g3_2
 (28 12)  (1010 364)  (1010 364)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 364)  (1011 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 364)  (1014 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 364)  (1015 364)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 364)  (1016 364)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 364)  (1018 364)  LC_6 Logic Functioning bit
 (38 12)  (1020 364)  (1020 364)  LC_6 Logic Functioning bit
 (41 12)  (1023 364)  (1023 364)  LC_6 Logic Functioning bit
 (43 12)  (1025 364)  (1025 364)  LC_6 Logic Functioning bit
 (22 13)  (1004 365)  (1004 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (1011 365)  (1011 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 365)  (1013 365)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 365)  (1018 365)  LC_6 Logic Functioning bit
 (38 13)  (1020 365)  (1020 365)  LC_6 Logic Functioning bit
 (40 13)  (1022 365)  (1022 365)  LC_6 Logic Functioning bit
 (42 13)  (1024 365)  (1024 365)  LC_6 Logic Functioning bit
 (4 14)  (986 366)  (986 366)  routing T_19_22.sp4_h_r_3 <X> T_19_22.sp4_v_t_44
 (5 14)  (987 366)  (987 366)  routing T_19_22.sp4_v_b_9 <X> T_19_22.sp4_h_l_44
 (6 14)  (988 366)  (988 366)  routing T_19_22.sp4_h_r_3 <X> T_19_22.sp4_v_t_44
 (15 14)  (997 366)  (997 366)  routing T_19_22.rgt_op_5 <X> T_19_22.lc_trk_g3_5
 (17 14)  (999 366)  (999 366)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1000 366)  (1000 366)  routing T_19_22.rgt_op_5 <X> T_19_22.lc_trk_g3_5
 (27 14)  (1009 366)  (1009 366)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 366)  (1011 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 366)  (1012 366)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 366)  (1013 366)  routing T_19_22.lc_trk_g0_4 <X> T_19_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 366)  (1014 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 366)  (1019 366)  LC_7 Logic Functioning bit
 (39 14)  (1021 366)  (1021 366)  LC_7 Logic Functioning bit
 (48 14)  (1030 366)  (1030 366)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (1032 366)  (1032 366)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (987 367)  (987 367)  routing T_19_22.sp4_h_r_3 <X> T_19_22.sp4_v_t_44
 (11 15)  (993 367)  (993 367)  routing T_19_22.sp4_h_r_3 <X> T_19_22.sp4_h_l_46
 (13 15)  (995 367)  (995 367)  routing T_19_22.sp4_h_r_3 <X> T_19_22.sp4_h_l_46
 (26 15)  (1008 367)  (1008 367)  routing T_19_22.lc_trk_g0_3 <X> T_19_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 367)  (1011 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 367)  (1012 367)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (1018 367)  (1018 367)  LC_7 Logic Functioning bit
 (37 15)  (1019 367)  (1019 367)  LC_7 Logic Functioning bit
 (39 15)  (1021 367)  (1021 367)  LC_7 Logic Functioning bit
 (43 15)  (1025 367)  (1025 367)  LC_7 Logic Functioning bit
 (48 15)  (1030 367)  (1030 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_22

 (21 0)  (1057 352)  (1057 352)  routing T_20_22.sp4_v_b_11 <X> T_20_22.lc_trk_g0_3
 (22 0)  (1058 352)  (1058 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1059 352)  (1059 352)  routing T_20_22.sp4_v_b_11 <X> T_20_22.lc_trk_g0_3
 (25 0)  (1061 352)  (1061 352)  routing T_20_22.lft_op_2 <X> T_20_22.lc_trk_g0_2
 (26 0)  (1062 352)  (1062 352)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 352)  (1063 352)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 352)  (1064 352)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 352)  (1065 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 352)  (1066 352)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 352)  (1068 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 352)  (1071 352)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.input_2_0
 (36 0)  (1072 352)  (1072 352)  LC_0 Logic Functioning bit
 (39 0)  (1075 352)  (1075 352)  LC_0 Logic Functioning bit
 (41 0)  (1077 352)  (1077 352)  LC_0 Logic Functioning bit
 (43 0)  (1079 352)  (1079 352)  LC_0 Logic Functioning bit
 (44 0)  (1080 352)  (1080 352)  LC_0 Logic Functioning bit
 (15 1)  (1051 353)  (1051 353)  routing T_20_22.bot_op_0 <X> T_20_22.lc_trk_g0_0
 (17 1)  (1053 353)  (1053 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (1057 353)  (1057 353)  routing T_20_22.sp4_v_b_11 <X> T_20_22.lc_trk_g0_3
 (22 1)  (1058 353)  (1058 353)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1060 353)  (1060 353)  routing T_20_22.lft_op_2 <X> T_20_22.lc_trk_g0_2
 (28 1)  (1064 353)  (1064 353)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 353)  (1065 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 353)  (1068 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1069 353)  (1069 353)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.input_2_0
 (35 1)  (1071 353)  (1071 353)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.input_2_0
 (37 1)  (1073 353)  (1073 353)  LC_0 Logic Functioning bit
 (39 1)  (1075 353)  (1075 353)  LC_0 Logic Functioning bit
 (41 1)  (1077 353)  (1077 353)  LC_0 Logic Functioning bit
 (42 1)  (1078 353)  (1078 353)  LC_0 Logic Functioning bit
 (46 1)  (1082 353)  (1082 353)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (49 1)  (1085 353)  (1085 353)  Carry_In_Mux bit 

 (0 2)  (1036 354)  (1036 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 354)  (1037 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 354)  (1038 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1039 354)  (1039 354)  routing T_20_22.sp12_h_r_0 <X> T_20_22.sp12_h_l_23
 (14 2)  (1050 354)  (1050 354)  routing T_20_22.sp4_h_l_9 <X> T_20_22.lc_trk_g0_4
 (15 2)  (1051 354)  (1051 354)  routing T_20_22.bot_op_5 <X> T_20_22.lc_trk_g0_5
 (17 2)  (1053 354)  (1053 354)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (28 2)  (1064 354)  (1064 354)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 354)  (1065 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 354)  (1068 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 354)  (1072 354)  LC_1 Logic Functioning bit
 (39 2)  (1075 354)  (1075 354)  LC_1 Logic Functioning bit
 (41 2)  (1077 354)  (1077 354)  LC_1 Logic Functioning bit
 (43 2)  (1079 354)  (1079 354)  LC_1 Logic Functioning bit
 (52 2)  (1088 354)  (1088 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (3 3)  (1039 355)  (1039 355)  routing T_20_22.sp12_h_r_0 <X> T_20_22.sp12_h_l_23
 (4 3)  (1040 355)  (1040 355)  routing T_20_22.sp4_v_b_7 <X> T_20_22.sp4_h_l_37
 (12 3)  (1048 355)  (1048 355)  routing T_20_22.sp4_h_l_39 <X> T_20_22.sp4_v_t_39
 (14 3)  (1050 355)  (1050 355)  routing T_20_22.sp4_h_l_9 <X> T_20_22.lc_trk_g0_4
 (15 3)  (1051 355)  (1051 355)  routing T_20_22.sp4_h_l_9 <X> T_20_22.lc_trk_g0_4
 (16 3)  (1052 355)  (1052 355)  routing T_20_22.sp4_h_l_9 <X> T_20_22.lc_trk_g0_4
 (17 3)  (1053 355)  (1053 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (1062 355)  (1062 355)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 355)  (1063 355)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 355)  (1064 355)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 355)  (1065 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 355)  (1066 355)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (1068 355)  (1068 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1070 355)  (1070 355)  routing T_20_22.lc_trk_g1_0 <X> T_20_22.input_2_1
 (37 3)  (1073 355)  (1073 355)  LC_1 Logic Functioning bit
 (39 3)  (1075 355)  (1075 355)  LC_1 Logic Functioning bit
 (41 3)  (1077 355)  (1077 355)  LC_1 Logic Functioning bit
 (42 3)  (1078 355)  (1078 355)  LC_1 Logic Functioning bit
 (14 4)  (1050 356)  (1050 356)  routing T_20_22.sp4_v_b_8 <X> T_20_22.lc_trk_g1_0
 (21 4)  (1057 356)  (1057 356)  routing T_20_22.lft_op_3 <X> T_20_22.lc_trk_g1_3
 (22 4)  (1058 356)  (1058 356)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1060 356)  (1060 356)  routing T_20_22.lft_op_3 <X> T_20_22.lc_trk_g1_3
 (26 4)  (1062 356)  (1062 356)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (1064 356)  (1064 356)  routing T_20_22.lc_trk_g2_7 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 356)  (1065 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 356)  (1066 356)  routing T_20_22.lc_trk_g2_7 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 356)  (1068 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 356)  (1069 356)  routing T_20_22.lc_trk_g2_1 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 356)  (1071 356)  routing T_20_22.lc_trk_g0_4 <X> T_20_22.input_2_2
 (37 4)  (1073 356)  (1073 356)  LC_2 Logic Functioning bit
 (38 4)  (1074 356)  (1074 356)  LC_2 Logic Functioning bit
 (39 4)  (1075 356)  (1075 356)  LC_2 Logic Functioning bit
 (41 4)  (1077 356)  (1077 356)  LC_2 Logic Functioning bit
 (45 4)  (1081 356)  (1081 356)  LC_2 Logic Functioning bit
 (14 5)  (1050 357)  (1050 357)  routing T_20_22.sp4_v_b_8 <X> T_20_22.lc_trk_g1_0
 (16 5)  (1052 357)  (1052 357)  routing T_20_22.sp4_v_b_8 <X> T_20_22.lc_trk_g1_0
 (17 5)  (1053 357)  (1053 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (26 5)  (1062 357)  (1062 357)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 357)  (1063 357)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 357)  (1065 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 357)  (1066 357)  routing T_20_22.lc_trk_g2_7 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 357)  (1068 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (1072 357)  (1072 357)  LC_2 Logic Functioning bit
 (38 5)  (1074 357)  (1074 357)  LC_2 Logic Functioning bit
 (5 6)  (1041 358)  (1041 358)  routing T_20_22.sp4_v_b_3 <X> T_20_22.sp4_h_l_38
 (10 6)  (1046 358)  (1046 358)  routing T_20_22.sp4_v_b_11 <X> T_20_22.sp4_h_l_41
 (12 6)  (1048 358)  (1048 358)  routing T_20_22.sp4_v_t_40 <X> T_20_22.sp4_h_l_40
 (14 6)  (1050 358)  (1050 358)  routing T_20_22.sp4_v_b_4 <X> T_20_22.lc_trk_g1_4
 (17 6)  (1053 358)  (1053 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (1057 358)  (1057 358)  routing T_20_22.sp4_v_b_7 <X> T_20_22.lc_trk_g1_7
 (22 6)  (1058 358)  (1058 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1059 358)  (1059 358)  routing T_20_22.sp4_v_b_7 <X> T_20_22.lc_trk_g1_7
 (27 6)  (1063 358)  (1063 358)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 358)  (1065 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 358)  (1066 358)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 358)  (1068 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 358)  (1072 358)  LC_3 Logic Functioning bit
 (38 6)  (1074 358)  (1074 358)  LC_3 Logic Functioning bit
 (41 6)  (1077 358)  (1077 358)  LC_3 Logic Functioning bit
 (43 6)  (1079 358)  (1079 358)  LC_3 Logic Functioning bit
 (8 7)  (1044 359)  (1044 359)  routing T_20_22.sp4_h_l_41 <X> T_20_22.sp4_v_t_41
 (11 7)  (1047 359)  (1047 359)  routing T_20_22.sp4_v_t_40 <X> T_20_22.sp4_h_l_40
 (16 7)  (1052 359)  (1052 359)  routing T_20_22.sp4_v_b_4 <X> T_20_22.lc_trk_g1_4
 (17 7)  (1053 359)  (1053 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (26 7)  (1062 359)  (1062 359)  routing T_20_22.lc_trk_g2_3 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 359)  (1064 359)  routing T_20_22.lc_trk_g2_3 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 359)  (1065 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 359)  (1067 359)  routing T_20_22.lc_trk_g0_2 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 359)  (1072 359)  LC_3 Logic Functioning bit
 (38 7)  (1074 359)  (1074 359)  LC_3 Logic Functioning bit
 (40 7)  (1076 359)  (1076 359)  LC_3 Logic Functioning bit
 (42 7)  (1078 359)  (1078 359)  LC_3 Logic Functioning bit
 (5 8)  (1041 360)  (1041 360)  routing T_20_22.sp4_v_b_0 <X> T_20_22.sp4_h_r_6
 (17 8)  (1053 360)  (1053 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 360)  (1054 360)  routing T_20_22.wire_logic_cluster/lc_1/out <X> T_20_22.lc_trk_g2_1
 (22 8)  (1058 360)  (1058 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1059 360)  (1059 360)  routing T_20_22.sp4_v_t_30 <X> T_20_22.lc_trk_g2_3
 (24 8)  (1060 360)  (1060 360)  routing T_20_22.sp4_v_t_30 <X> T_20_22.lc_trk_g2_3
 (25 8)  (1061 360)  (1061 360)  routing T_20_22.wire_logic_cluster/lc_2/out <X> T_20_22.lc_trk_g2_2
 (26 8)  (1062 360)  (1062 360)  routing T_20_22.lc_trk_g0_4 <X> T_20_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 360)  (1063 360)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 360)  (1065 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 360)  (1066 360)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 360)  (1067 360)  routing T_20_22.lc_trk_g0_5 <X> T_20_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 360)  (1068 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 360)  (1073 360)  LC_4 Logic Functioning bit
 (39 8)  (1075 360)  (1075 360)  LC_4 Logic Functioning bit
 (47 8)  (1083 360)  (1083 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (1086 360)  (1086 360)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (1040 361)  (1040 361)  routing T_20_22.sp4_v_b_0 <X> T_20_22.sp4_h_r_6
 (6 9)  (1042 361)  (1042 361)  routing T_20_22.sp4_v_b_0 <X> T_20_22.sp4_h_r_6
 (22 9)  (1058 361)  (1058 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (1065 361)  (1065 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (1072 361)  (1072 361)  LC_4 Logic Functioning bit
 (37 9)  (1073 361)  (1073 361)  LC_4 Logic Functioning bit
 (39 9)  (1075 361)  (1075 361)  LC_4 Logic Functioning bit
 (43 9)  (1079 361)  (1079 361)  LC_4 Logic Functioning bit
 (14 10)  (1050 362)  (1050 362)  routing T_20_22.sp4_v_b_36 <X> T_20_22.lc_trk_g2_4
 (21 10)  (1057 362)  (1057 362)  routing T_20_22.wire_logic_cluster/lc_7/out <X> T_20_22.lc_trk_g2_7
 (22 10)  (1058 362)  (1058 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1061 362)  (1061 362)  routing T_20_22.sp4_v_b_30 <X> T_20_22.lc_trk_g2_6
 (26 10)  (1062 362)  (1062 362)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (1065 362)  (1065 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 362)  (1068 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 362)  (1070 362)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (38 10)  (1074 362)  (1074 362)  LC_5 Logic Functioning bit
 (45 10)  (1081 362)  (1081 362)  LC_5 Logic Functioning bit
 (11 11)  (1047 363)  (1047 363)  routing T_20_22.sp4_h_r_0 <X> T_20_22.sp4_h_l_45
 (13 11)  (1049 363)  (1049 363)  routing T_20_22.sp4_h_r_0 <X> T_20_22.sp4_h_l_45
 (14 11)  (1050 363)  (1050 363)  routing T_20_22.sp4_v_b_36 <X> T_20_22.lc_trk_g2_4
 (16 11)  (1052 363)  (1052 363)  routing T_20_22.sp4_v_b_36 <X> T_20_22.lc_trk_g2_4
 (17 11)  (1053 363)  (1053 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (1058 363)  (1058 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1059 363)  (1059 363)  routing T_20_22.sp4_v_b_30 <X> T_20_22.lc_trk_g2_6
 (27 11)  (1063 363)  (1063 363)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 363)  (1065 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 363)  (1067 363)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 363)  (1068 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1069 363)  (1069 363)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.input_2_5
 (34 11)  (1070 363)  (1070 363)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.input_2_5
 (36 11)  (1072 363)  (1072 363)  LC_5 Logic Functioning bit
 (38 11)  (1074 363)  (1074 363)  LC_5 Logic Functioning bit
 (39 11)  (1075 363)  (1075 363)  LC_5 Logic Functioning bit
 (41 11)  (1077 363)  (1077 363)  LC_5 Logic Functioning bit
 (43 11)  (1079 363)  (1079 363)  LC_5 Logic Functioning bit
 (14 12)  (1050 364)  (1050 364)  routing T_20_22.sp4_v_t_21 <X> T_20_22.lc_trk_g3_0
 (16 12)  (1052 364)  (1052 364)  routing T_20_22.sp4_v_t_12 <X> T_20_22.lc_trk_g3_1
 (17 12)  (1053 364)  (1053 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1054 364)  (1054 364)  routing T_20_22.sp4_v_t_12 <X> T_20_22.lc_trk_g3_1
 (25 12)  (1061 364)  (1061 364)  routing T_20_22.wire_logic_cluster/lc_2/out <X> T_20_22.lc_trk_g3_2
 (27 12)  (1063 364)  (1063 364)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 364)  (1064 364)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 364)  (1065 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 364)  (1067 364)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 364)  (1068 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 364)  (1069 364)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 364)  (1070 364)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 364)  (1071 364)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.input_2_6
 (37 12)  (1073 364)  (1073 364)  LC_6 Logic Functioning bit
 (39 12)  (1075 364)  (1075 364)  LC_6 Logic Functioning bit
 (45 12)  (1081 364)  (1081 364)  LC_6 Logic Functioning bit
 (14 13)  (1050 365)  (1050 365)  routing T_20_22.sp4_v_t_21 <X> T_20_22.lc_trk_g3_0
 (16 13)  (1052 365)  (1052 365)  routing T_20_22.sp4_v_t_21 <X> T_20_22.lc_trk_g3_0
 (17 13)  (1053 365)  (1053 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (1058 365)  (1058 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (1063 365)  (1063 365)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 365)  (1064 365)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 365)  (1065 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 365)  (1067 365)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 365)  (1068 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1069 365)  (1069 365)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.input_2_6
 (34 13)  (1070 365)  (1070 365)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.input_2_6
 (35 13)  (1071 365)  (1071 365)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.input_2_6
 (36 13)  (1072 365)  (1072 365)  LC_6 Logic Functioning bit
 (37 13)  (1073 365)  (1073 365)  LC_6 Logic Functioning bit
 (38 13)  (1074 365)  (1074 365)  LC_6 Logic Functioning bit
 (42 13)  (1078 365)  (1078 365)  LC_6 Logic Functioning bit
 (47 13)  (1083 365)  (1083 365)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (12 14)  (1048 366)  (1048 366)  routing T_20_22.sp4_v_t_46 <X> T_20_22.sp4_h_l_46
 (14 14)  (1050 366)  (1050 366)  routing T_20_22.sp4_v_b_36 <X> T_20_22.lc_trk_g3_4
 (22 14)  (1058 366)  (1058 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1059 366)  (1059 366)  routing T_20_22.sp4_h_r_31 <X> T_20_22.lc_trk_g3_7
 (24 14)  (1060 366)  (1060 366)  routing T_20_22.sp4_h_r_31 <X> T_20_22.lc_trk_g3_7
 (25 14)  (1061 366)  (1061 366)  routing T_20_22.wire_logic_cluster/lc_6/out <X> T_20_22.lc_trk_g3_6
 (28 14)  (1064 366)  (1064 366)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 366)  (1065 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 366)  (1068 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 366)  (1072 366)  LC_7 Logic Functioning bit
 (38 14)  (1074 366)  (1074 366)  LC_7 Logic Functioning bit
 (41 14)  (1077 366)  (1077 366)  LC_7 Logic Functioning bit
 (43 14)  (1079 366)  (1079 366)  LC_7 Logic Functioning bit
 (51 14)  (1087 366)  (1087 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (8 15)  (1044 367)  (1044 367)  routing T_20_22.sp4_v_b_7 <X> T_20_22.sp4_v_t_47
 (10 15)  (1046 367)  (1046 367)  routing T_20_22.sp4_v_b_7 <X> T_20_22.sp4_v_t_47
 (11 15)  (1047 367)  (1047 367)  routing T_20_22.sp4_v_t_46 <X> T_20_22.sp4_h_l_46
 (14 15)  (1050 367)  (1050 367)  routing T_20_22.sp4_v_b_36 <X> T_20_22.lc_trk_g3_4
 (16 15)  (1052 367)  (1052 367)  routing T_20_22.sp4_v_b_36 <X> T_20_22.lc_trk_g3_4
 (17 15)  (1053 367)  (1053 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (1057 367)  (1057 367)  routing T_20_22.sp4_h_r_31 <X> T_20_22.lc_trk_g3_7
 (22 15)  (1058 367)  (1058 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1062 367)  (1062 367)  routing T_20_22.lc_trk_g0_3 <X> T_20_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 367)  (1065 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 367)  (1066 367)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 367)  (1067 367)  routing T_20_22.lc_trk_g0_2 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 367)  (1072 367)  LC_7 Logic Functioning bit
 (38 15)  (1074 367)  (1074 367)  LC_7 Logic Functioning bit
 (40 15)  (1076 367)  (1076 367)  LC_7 Logic Functioning bit
 (42 15)  (1078 367)  (1078 367)  LC_7 Logic Functioning bit


LogicTile_21_22

 (17 0)  (1107 352)  (1107 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (1112 352)  (1112 352)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1113 352)  (1113 352)  routing T_21_22.sp12_h_r_11 <X> T_21_22.lc_trk_g0_3
 (12 2)  (1102 354)  (1102 354)  routing T_21_22.sp4_h_r_11 <X> T_21_22.sp4_h_l_39
 (9 3)  (1099 355)  (1099 355)  routing T_21_22.sp4_v_b_1 <X> T_21_22.sp4_v_t_36
 (13 3)  (1103 355)  (1103 355)  routing T_21_22.sp4_h_r_11 <X> T_21_22.sp4_h_l_39
 (9 4)  (1099 356)  (1099 356)  routing T_21_22.sp4_v_t_41 <X> T_21_22.sp4_h_r_4
 (21 4)  (1111 356)  (1111 356)  routing T_21_22.sp4_h_r_19 <X> T_21_22.lc_trk_g1_3
 (22 4)  (1112 356)  (1112 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1113 356)  (1113 356)  routing T_21_22.sp4_h_r_19 <X> T_21_22.lc_trk_g1_3
 (24 4)  (1114 356)  (1114 356)  routing T_21_22.sp4_h_r_19 <X> T_21_22.lc_trk_g1_3
 (21 5)  (1111 357)  (1111 357)  routing T_21_22.sp4_h_r_19 <X> T_21_22.lc_trk_g1_3
 (11 6)  (1101 358)  (1101 358)  routing T_21_22.sp4_h_r_11 <X> T_21_22.sp4_v_t_40
 (13 6)  (1103 358)  (1103 358)  routing T_21_22.sp4_h_r_11 <X> T_21_22.sp4_v_t_40
 (12 7)  (1102 359)  (1102 359)  routing T_21_22.sp4_h_r_11 <X> T_21_22.sp4_v_t_40
 (25 8)  (1115 360)  (1115 360)  routing T_21_22.sp4_h_r_34 <X> T_21_22.lc_trk_g2_2
 (29 8)  (1119 360)  (1119 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 360)  (1122 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 360)  (1126 360)  LC_4 Logic Functioning bit
 (38 8)  (1128 360)  (1128 360)  LC_4 Logic Functioning bit
 (40 8)  (1130 360)  (1130 360)  LC_4 Logic Functioning bit
 (41 8)  (1131 360)  (1131 360)  LC_4 Logic Functioning bit
 (43 8)  (1133 360)  (1133 360)  LC_4 Logic Functioning bit
 (46 8)  (1136 360)  (1136 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (1138 360)  (1138 360)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (1141 360)  (1141 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (13 9)  (1103 361)  (1103 361)  routing T_21_22.sp4_v_t_38 <X> T_21_22.sp4_h_r_8
 (22 9)  (1112 361)  (1112 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1113 361)  (1113 361)  routing T_21_22.sp4_h_r_34 <X> T_21_22.lc_trk_g2_2
 (24 9)  (1114 361)  (1114 361)  routing T_21_22.sp4_h_r_34 <X> T_21_22.lc_trk_g2_2
 (26 9)  (1116 361)  (1116 361)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 361)  (1117 361)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 361)  (1119 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 361)  (1121 361)  routing T_21_22.lc_trk_g0_3 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 361)  (1122 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1123 361)  (1123 361)  routing T_21_22.lc_trk_g2_2 <X> T_21_22.input_2_4
 (35 9)  (1125 361)  (1125 361)  routing T_21_22.lc_trk_g2_2 <X> T_21_22.input_2_4
 (39 9)  (1129 361)  (1129 361)  LC_4 Logic Functioning bit
 (40 9)  (1130 361)  (1130 361)  LC_4 Logic Functioning bit
 (41 9)  (1131 361)  (1131 361)  LC_4 Logic Functioning bit
 (43 9)  (1133 361)  (1133 361)  LC_4 Logic Functioning bit
 (48 9)  (1138 361)  (1138 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (1141 361)  (1141 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (13 11)  (1103 363)  (1103 363)  routing T_21_22.sp4_v_b_3 <X> T_21_22.sp4_h_l_45
 (13 15)  (1103 367)  (1103 367)  routing T_21_22.sp4_v_b_6 <X> T_21_22.sp4_h_l_46


LogicTile_22_22

 (14 0)  (1158 352)  (1158 352)  routing T_22_22.sp4_v_b_8 <X> T_22_22.lc_trk_g0_0
 (26 0)  (1170 352)  (1170 352)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 352)  (1171 352)  routing T_22_22.lc_trk_g1_0 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 352)  (1173 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 352)  (1176 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 352)  (1177 352)  routing T_22_22.lc_trk_g2_3 <X> T_22_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 352)  (1180 352)  LC_0 Logic Functioning bit
 (41 0)  (1185 352)  (1185 352)  LC_0 Logic Functioning bit
 (43 0)  (1187 352)  (1187 352)  LC_0 Logic Functioning bit
 (45 0)  (1189 352)  (1189 352)  LC_0 Logic Functioning bit
 (14 1)  (1158 353)  (1158 353)  routing T_22_22.sp4_v_b_8 <X> T_22_22.lc_trk_g0_0
 (16 1)  (1160 353)  (1160 353)  routing T_22_22.sp4_v_b_8 <X> T_22_22.lc_trk_g0_0
 (17 1)  (1161 353)  (1161 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (27 1)  (1171 353)  (1171 353)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 353)  (1173 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 353)  (1175 353)  routing T_22_22.lc_trk_g2_3 <X> T_22_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 353)  (1176 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (1181 353)  (1181 353)  LC_0 Logic Functioning bit
 (41 1)  (1185 353)  (1185 353)  LC_0 Logic Functioning bit
 (43 1)  (1187 353)  (1187 353)  LC_0 Logic Functioning bit
 (0 2)  (1144 354)  (1144 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 354)  (1145 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 354)  (1146 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1170 354)  (1170 354)  routing T_22_22.lc_trk_g2_7 <X> T_22_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (1171 354)  (1171 354)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 354)  (1173 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 354)  (1174 354)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 354)  (1176 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 354)  (1177 354)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 354)  (1178 354)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 354)  (1180 354)  LC_1 Logic Functioning bit
 (37 2)  (1181 354)  (1181 354)  LC_1 Logic Functioning bit
 (39 2)  (1183 354)  (1183 354)  LC_1 Logic Functioning bit
 (43 2)  (1187 354)  (1187 354)  LC_1 Logic Functioning bit
 (45 2)  (1189 354)  (1189 354)  LC_1 Logic Functioning bit
 (48 2)  (1192 354)  (1192 354)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (26 3)  (1170 355)  (1170 355)  routing T_22_22.lc_trk_g2_7 <X> T_22_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 355)  (1172 355)  routing T_22_22.lc_trk_g2_7 <X> T_22_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 355)  (1173 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (1176 355)  (1176 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1178 355)  (1178 355)  routing T_22_22.lc_trk_g1_0 <X> T_22_22.input_2_1
 (36 3)  (1180 355)  (1180 355)  LC_1 Logic Functioning bit
 (37 3)  (1181 355)  (1181 355)  LC_1 Logic Functioning bit
 (38 3)  (1182 355)  (1182 355)  LC_1 Logic Functioning bit
 (39 3)  (1183 355)  (1183 355)  LC_1 Logic Functioning bit
 (51 3)  (1195 355)  (1195 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (11 4)  (1155 356)  (1155 356)  routing T_22_22.sp4_h_l_46 <X> T_22_22.sp4_v_b_5
 (13 4)  (1157 356)  (1157 356)  routing T_22_22.sp4_h_l_46 <X> T_22_22.sp4_v_b_5
 (14 4)  (1158 356)  (1158 356)  routing T_22_22.wire_logic_cluster/lc_0/out <X> T_22_22.lc_trk_g1_0
 (21 4)  (1165 356)  (1165 356)  routing T_22_22.wire_logic_cluster/lc_3/out <X> T_22_22.lc_trk_g1_3
 (22 4)  (1166 356)  (1166 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (12 5)  (1156 357)  (1156 357)  routing T_22_22.sp4_h_l_46 <X> T_22_22.sp4_v_b_5
 (17 5)  (1161 357)  (1161 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (5 6)  (1149 358)  (1149 358)  routing T_22_22.sp4_v_t_44 <X> T_22_22.sp4_h_l_38
 (8 6)  (1152 358)  (1152 358)  routing T_22_22.sp4_v_t_41 <X> T_22_22.sp4_h_l_41
 (9 6)  (1153 358)  (1153 358)  routing T_22_22.sp4_v_t_41 <X> T_22_22.sp4_h_l_41
 (17 6)  (1161 358)  (1161 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (32 6)  (1176 358)  (1176 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 358)  (1178 358)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.wire_logic_cluster/lc_3/in_3
 (41 6)  (1185 358)  (1185 358)  LC_3 Logic Functioning bit
 (43 6)  (1187 358)  (1187 358)  LC_3 Logic Functioning bit
 (45 6)  (1189 358)  (1189 358)  LC_3 Logic Functioning bit
 (46 6)  (1190 358)  (1190 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (1148 359)  (1148 359)  routing T_22_22.sp4_v_t_44 <X> T_22_22.sp4_h_l_38
 (6 7)  (1150 359)  (1150 359)  routing T_22_22.sp4_v_t_44 <X> T_22_22.sp4_h_l_38
 (28 7)  (1172 359)  (1172 359)  routing T_22_22.lc_trk_g2_1 <X> T_22_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 359)  (1173 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 359)  (1175 359)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.wire_logic_cluster/lc_3/in_3
 (40 7)  (1184 359)  (1184 359)  LC_3 Logic Functioning bit
 (42 7)  (1186 359)  (1186 359)  LC_3 Logic Functioning bit
 (47 7)  (1191 359)  (1191 359)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (53 7)  (1197 359)  (1197 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (1159 360)  (1159 360)  routing T_22_22.sp4_v_t_28 <X> T_22_22.lc_trk_g2_1
 (16 8)  (1160 360)  (1160 360)  routing T_22_22.sp4_v_t_28 <X> T_22_22.lc_trk_g2_1
 (17 8)  (1161 360)  (1161 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (1165 360)  (1165 360)  routing T_22_22.sp4_v_t_22 <X> T_22_22.lc_trk_g2_3
 (22 8)  (1166 360)  (1166 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1167 360)  (1167 360)  routing T_22_22.sp4_v_t_22 <X> T_22_22.lc_trk_g2_3
 (21 9)  (1165 361)  (1165 361)  routing T_22_22.sp4_v_t_22 <X> T_22_22.lc_trk_g2_3
 (21 10)  (1165 362)  (1165 362)  routing T_22_22.sp4_h_r_39 <X> T_22_22.lc_trk_g2_7
 (22 10)  (1166 362)  (1166 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1167 362)  (1167 362)  routing T_22_22.sp4_h_r_39 <X> T_22_22.lc_trk_g2_7
 (24 10)  (1168 362)  (1168 362)  routing T_22_22.sp4_h_r_39 <X> T_22_22.lc_trk_g2_7
 (13 12)  (1157 364)  (1157 364)  routing T_22_22.sp4_h_l_46 <X> T_22_22.sp4_v_b_11
 (17 12)  (1161 364)  (1161 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1162 364)  (1162 364)  routing T_22_22.wire_logic_cluster/lc_1/out <X> T_22_22.lc_trk_g3_1
 (12 13)  (1156 365)  (1156 365)  routing T_22_22.sp4_h_l_46 <X> T_22_22.sp4_v_b_11
 (19 15)  (1163 367)  (1163 367)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_23_22

 (13 0)  (1211 352)  (1211 352)  routing T_23_22.sp4_h_l_39 <X> T_23_22.sp4_v_b_2
 (12 1)  (1210 353)  (1210 353)  routing T_23_22.sp4_h_l_39 <X> T_23_22.sp4_v_b_2
 (0 2)  (1198 354)  (1198 354)  routing T_23_22.glb_netwk_6 <X> T_23_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 354)  (1199 354)  routing T_23_22.glb_netwk_6 <X> T_23_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 354)  (1200 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (1212 356)  (1212 356)  routing T_23_22.lft_op_0 <X> T_23_22.lc_trk_g1_0
 (15 5)  (1213 357)  (1213 357)  routing T_23_22.lft_op_0 <X> T_23_22.lc_trk_g1_0
 (17 5)  (1215 357)  (1215 357)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (13 8)  (1211 360)  (1211 360)  routing T_23_22.sp4_h_l_45 <X> T_23_22.sp4_v_b_8
 (12 9)  (1210 361)  (1210 361)  routing T_23_22.sp4_h_l_45 <X> T_23_22.sp4_v_b_8
 (17 10)  (1215 362)  (1215 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1216 362)  (1216 362)  routing T_23_22.wire_logic_cluster/lc_5/out <X> T_23_22.lc_trk_g2_5
 (26 10)  (1224 362)  (1224 362)  routing T_23_22.lc_trk_g2_5 <X> T_23_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (1225 362)  (1225 362)  routing T_23_22.lc_trk_g3_5 <X> T_23_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 362)  (1226 362)  routing T_23_22.lc_trk_g3_5 <X> T_23_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 362)  (1227 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 362)  (1228 362)  routing T_23_22.lc_trk_g3_5 <X> T_23_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 362)  (1229 362)  routing T_23_22.lc_trk_g2_4 <X> T_23_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 362)  (1230 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 362)  (1231 362)  routing T_23_22.lc_trk_g2_4 <X> T_23_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 362)  (1234 362)  LC_5 Logic Functioning bit
 (41 10)  (1239 362)  (1239 362)  LC_5 Logic Functioning bit
 (43 10)  (1241 362)  (1241 362)  LC_5 Logic Functioning bit
 (45 10)  (1243 362)  (1243 362)  LC_5 Logic Functioning bit
 (14 11)  (1212 363)  (1212 363)  routing T_23_22.sp12_v_b_20 <X> T_23_22.lc_trk_g2_4
 (16 11)  (1214 363)  (1214 363)  routing T_23_22.sp12_v_b_20 <X> T_23_22.lc_trk_g2_4
 (17 11)  (1215 363)  (1215 363)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (28 11)  (1226 363)  (1226 363)  routing T_23_22.lc_trk_g2_5 <X> T_23_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 363)  (1227 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (1230 363)  (1230 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1232 363)  (1232 363)  routing T_23_22.lc_trk_g1_0 <X> T_23_22.input_2_5
 (36 11)  (1234 363)  (1234 363)  LC_5 Logic Functioning bit
 (40 11)  (1238 363)  (1238 363)  LC_5 Logic Functioning bit
 (42 11)  (1240 363)  (1240 363)  LC_5 Logic Functioning bit
 (5 14)  (1203 366)  (1203 366)  routing T_23_22.sp4_v_b_9 <X> T_23_22.sp4_h_l_44
 (9 14)  (1207 366)  (1207 366)  routing T_23_22.sp4_v_b_10 <X> T_23_22.sp4_h_l_47
 (15 14)  (1213 366)  (1213 366)  routing T_23_22.sp4_v_t_32 <X> T_23_22.lc_trk_g3_5
 (16 14)  (1214 366)  (1214 366)  routing T_23_22.sp4_v_t_32 <X> T_23_22.lc_trk_g3_5
 (17 14)  (1215 366)  (1215 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_24_22

 (19 4)  (1271 356)  (1271 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


RAM_Tile_25_22

 (13 8)  (1319 360)  (1319 360)  routing T_25_22.sp4_h_l_45 <X> T_25_22.sp4_v_b_8
 (12 9)  (1318 361)  (1318 361)  routing T_25_22.sp4_h_l_45 <X> T_25_22.sp4_v_b_8
 (4 12)  (1310 364)  (1310 364)  routing T_25_22.sp4_h_l_38 <X> T_25_22.sp4_v_b_9
 (6 12)  (1312 364)  (1312 364)  routing T_25_22.sp4_h_l_38 <X> T_25_22.sp4_v_b_9
 (5 13)  (1311 365)  (1311 365)  routing T_25_22.sp4_h_l_38 <X> T_25_22.sp4_v_b_9
 (8 13)  (1314 365)  (1314 365)  routing T_25_22.sp4_h_l_41 <X> T_25_22.sp4_v_b_10
 (9 13)  (1315 365)  (1315 365)  routing T_25_22.sp4_h_l_41 <X> T_25_22.sp4_v_b_10
 (10 13)  (1316 365)  (1316 365)  routing T_25_22.sp4_h_l_41 <X> T_25_22.sp4_v_b_10
 (12 15)  (1318 367)  (1318 367)  routing T_25_22.sp4_h_l_46 <X> T_25_22.sp4_v_t_46


IO_Tile_0_21

 (11 12)  (6 348)  (6 348)  routing T_0_21.span4_horz_19 <X> T_0_21.span4_vert_t_15
 (12 12)  (5 348)  (5 348)  routing T_0_21.span4_horz_19 <X> T_0_21.span4_vert_t_15


LogicTile_3_21

 (6 11)  (132 347)  (132 347)  routing T_3_21.sp4_h_r_6 <X> T_3_21.sp4_h_l_43


LogicTile_4_21

 (3 6)  (183 342)  (183 342)  routing T_4_21.sp12_v_b_0 <X> T_4_21.sp12_v_t_23
 (11 10)  (191 346)  (191 346)  routing T_4_21.sp4_v_b_0 <X> T_4_21.sp4_v_t_45
 (13 10)  (193 346)  (193 346)  routing T_4_21.sp4_v_b_0 <X> T_4_21.sp4_v_t_45


LogicTile_7_21

 (8 7)  (350 343)  (350 343)  routing T_7_21.sp4_h_r_4 <X> T_7_21.sp4_v_t_41
 (9 7)  (351 343)  (351 343)  routing T_7_21.sp4_h_r_4 <X> T_7_21.sp4_v_t_41
 (3 8)  (345 344)  (345 344)  routing T_7_21.sp12_h_r_1 <X> T_7_21.sp12_v_b_1
 (3 9)  (345 345)  (345 345)  routing T_7_21.sp12_h_r_1 <X> T_7_21.sp12_v_b_1
 (6 11)  (348 347)  (348 347)  routing T_7_21.sp4_h_r_6 <X> T_7_21.sp4_h_l_43


RAM_Tile_8_21

 (7 1)  (403 337)  (403 337)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 338)  (396 338)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_bram/ram/RCLK
 (1 2)  (397 338)  (397 338)  routing T_8_21.glb_netwk_6 <X> T_8_21.wire_bram/ram/RCLK
 (2 2)  (398 338)  (398 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (410 338)  (410 338)  routing T_8_21.sp4_v_b_4 <X> T_8_21.lc_trk_g0_4
 (16 3)  (412 339)  (412 339)  routing T_8_21.sp4_v_b_4 <X> T_8_21.lc_trk_g0_4
 (17 3)  (413 339)  (413 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (5 4)  (401 340)  (401 340)  routing T_8_21.sp4_v_b_9 <X> T_8_21.sp4_h_r_3
 (27 4)  (423 340)  (423 340)  routing T_8_21.lc_trk_g3_4 <X> T_8_21.wire_bram/ram/WDATA_13
 (28 4)  (424 340)  (424 340)  routing T_8_21.lc_trk_g3_4 <X> T_8_21.wire_bram/ram/WDATA_13
 (29 4)  (425 340)  (425 340)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_4 wire_bram/ram/WDATA_13
 (30 4)  (426 340)  (426 340)  routing T_8_21.lc_trk_g3_4 <X> T_8_21.wire_bram/ram/WDATA_13
 (41 4)  (437 340)  (437 340)  Enable bit of Mux _out_links/OutMuxb_2 => wire_bram/ram/RDATA_13 sp4_r_v_b_37
 (4 5)  (400 341)  (400 341)  routing T_8_21.sp4_v_b_9 <X> T_8_21.sp4_h_r_3
 (6 5)  (402 341)  (402 341)  routing T_8_21.sp4_v_b_9 <X> T_8_21.sp4_h_r_3
 (25 6)  (421 342)  (421 342)  routing T_8_21.sp4_h_l_3 <X> T_8_21.lc_trk_g1_6
 (9 7)  (405 343)  (405 343)  routing T_8_21.sp4_v_b_4 <X> T_8_21.sp4_v_t_41
 (22 7)  (418 343)  (418 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_3 lc_trk_g1_6
 (23 7)  (419 343)  (419 343)  routing T_8_21.sp4_h_l_3 <X> T_8_21.lc_trk_g1_6
 (24 7)  (420 343)  (420 343)  routing T_8_21.sp4_h_l_3 <X> T_8_21.lc_trk_g1_6
 (5 9)  (401 345)  (401 345)  routing T_8_21.sp4_h_r_6 <X> T_8_21.sp4_v_b_6
 (27 12)  (423 348)  (423 348)  routing T_8_21.lc_trk_g1_6 <X> T_8_21.wire_bram/ram/WDATA_9
 (29 12)  (425 348)  (425 348)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_6 wire_bram/ram/WDATA_9
 (30 12)  (426 348)  (426 348)  routing T_8_21.lc_trk_g1_6 <X> T_8_21.wire_bram/ram/WDATA_9
 (12 13)  (408 349)  (408 349)  routing T_8_21.sp4_h_r_11 <X> T_8_21.sp4_v_b_11
 (30 13)  (426 349)  (426 349)  routing T_8_21.lc_trk_g1_6 <X> T_8_21.wire_bram/ram/WDATA_9
 (36 13)  (432 349)  (432 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_9 sp4_h_l_1
 (1 14)  (397 350)  (397 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 351)  (397 351)  routing T_8_21.lc_trk_g0_4 <X> T_8_21.wire_bram/ram/RE
 (14 15)  (410 351)  (410 351)  routing T_8_21.sp4_r_v_b_44 <X> T_8_21.lc_trk_g3_4
 (17 15)  (413 351)  (413 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_9_21

 (10 0)  (448 336)  (448 336)  routing T_9_21.sp4_v_t_45 <X> T_9_21.sp4_h_r_1
 (9 1)  (447 337)  (447 337)  routing T_9_21.sp4_v_t_40 <X> T_9_21.sp4_v_b_1
 (10 1)  (448 337)  (448 337)  routing T_9_21.sp4_v_t_40 <X> T_9_21.sp4_v_b_1
 (0 2)  (438 338)  (438 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (1 2)  (439 338)  (439 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (452 338)  (452 338)  routing T_9_21.sp4_h_l_1 <X> T_9_21.lc_trk_g0_4
 (15 2)  (453 338)  (453 338)  routing T_9_21.sp4_h_r_13 <X> T_9_21.lc_trk_g0_5
 (16 2)  (454 338)  (454 338)  routing T_9_21.sp4_h_r_13 <X> T_9_21.lc_trk_g0_5
 (17 2)  (455 338)  (455 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (456 338)  (456 338)  routing T_9_21.sp4_h_r_13 <X> T_9_21.lc_trk_g0_5
 (25 2)  (463 338)  (463 338)  routing T_9_21.sp12_h_l_5 <X> T_9_21.lc_trk_g0_6
 (26 2)  (464 338)  (464 338)  routing T_9_21.lc_trk_g0_5 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 338)  (468 338)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 338)  (469 338)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (473 338)  (473 338)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.input_2_1
 (38 2)  (476 338)  (476 338)  LC_1 Logic Functioning bit
 (39 2)  (477 338)  (477 338)  LC_1 Logic Functioning bit
 (15 3)  (453 339)  (453 339)  routing T_9_21.sp4_h_l_1 <X> T_9_21.lc_trk_g0_4
 (16 3)  (454 339)  (454 339)  routing T_9_21.sp4_h_l_1 <X> T_9_21.lc_trk_g0_4
 (17 3)  (455 339)  (455 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (460 339)  (460 339)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (462 339)  (462 339)  routing T_9_21.sp12_h_l_5 <X> T_9_21.lc_trk_g0_6
 (25 3)  (463 339)  (463 339)  routing T_9_21.sp12_h_l_5 <X> T_9_21.lc_trk_g0_6
 (29 3)  (467 339)  (467 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 339)  (468 339)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 339)  (470 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (472 339)  (472 339)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.input_2_1
 (35 3)  (473 339)  (473 339)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.input_2_1
 (38 3)  (476 339)  (476 339)  LC_1 Logic Functioning bit
 (39 3)  (477 339)  (477 339)  LC_1 Logic Functioning bit
 (40 3)  (478 339)  (478 339)  LC_1 Logic Functioning bit
 (41 3)  (479 339)  (479 339)  LC_1 Logic Functioning bit
 (25 6)  (463 342)  (463 342)  routing T_9_21.wire_logic_cluster/lc_6/out <X> T_9_21.lc_trk_g1_6
 (8 7)  (446 343)  (446 343)  routing T_9_21.sp4_h_r_4 <X> T_9_21.sp4_v_t_41
 (9 7)  (447 343)  (447 343)  routing T_9_21.sp4_h_r_4 <X> T_9_21.sp4_v_t_41
 (22 7)  (460 343)  (460 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (17 8)  (455 344)  (455 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 344)  (456 344)  routing T_9_21.wire_logic_cluster/lc_1/out <X> T_9_21.lc_trk_g2_1
 (21 10)  (459 346)  (459 346)  routing T_9_21.wire_logic_cluster/lc_7/out <X> T_9_21.lc_trk_g2_7
 (22 10)  (460 346)  (460 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 346)  (468 346)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 346)  (469 346)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (475 346)  (475 346)  LC_5 Logic Functioning bit
 (39 10)  (477 346)  (477 346)  LC_5 Logic Functioning bit
 (47 10)  (485 346)  (485 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (460 347)  (460 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (461 347)  (461 347)  routing T_9_21.sp4_v_b_46 <X> T_9_21.lc_trk_g2_6
 (24 11)  (462 347)  (462 347)  routing T_9_21.sp4_v_b_46 <X> T_9_21.lc_trk_g2_6
 (30 11)  (468 347)  (468 347)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (37 11)  (475 347)  (475 347)  LC_5 Logic Functioning bit
 (39 11)  (477 347)  (477 347)  LC_5 Logic Functioning bit
 (11 12)  (449 348)  (449 348)  routing T_9_21.sp4_h_r_6 <X> T_9_21.sp4_v_b_11
 (26 12)  (464 348)  (464 348)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 348)  (466 348)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 348)  (467 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 348)  (469 348)  routing T_9_21.lc_trk_g0_5 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 348)  (470 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (475 348)  (475 348)  LC_6 Logic Functioning bit
 (39 12)  (477 348)  (477 348)  LC_6 Logic Functioning bit
 (40 12)  (478 348)  (478 348)  LC_6 Logic Functioning bit
 (45 12)  (483 348)  (483 348)  LC_6 Logic Functioning bit
 (46 12)  (484 348)  (484 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (488 348)  (488 348)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (464 349)  (464 349)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 349)  (466 349)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 349)  (467 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (475 349)  (475 349)  LC_6 Logic Functioning bit
 (39 13)  (477 349)  (477 349)  LC_6 Logic Functioning bit
 (40 13)  (478 349)  (478 349)  LC_6 Logic Functioning bit
 (42 13)  (480 349)  (480 349)  LC_6 Logic Functioning bit
 (3 14)  (441 350)  (441 350)  routing T_9_21.sp12_h_r_1 <X> T_9_21.sp12_v_t_22
 (4 14)  (442 350)  (442 350)  routing T_9_21.sp4_h_r_9 <X> T_9_21.sp4_v_t_44
 (26 14)  (464 350)  (464 350)  routing T_9_21.lc_trk_g0_5 <X> T_9_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (467 350)  (467 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 350)  (468 350)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 350)  (469 350)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 350)  (470 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (473 350)  (473 350)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.input_2_7
 (36 14)  (474 350)  (474 350)  LC_7 Logic Functioning bit
 (37 14)  (475 350)  (475 350)  LC_7 Logic Functioning bit
 (43 14)  (481 350)  (481 350)  LC_7 Logic Functioning bit
 (45 14)  (483 350)  (483 350)  LC_7 Logic Functioning bit
 (46 14)  (484 350)  (484 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (3 15)  (441 351)  (441 351)  routing T_9_21.sp12_h_r_1 <X> T_9_21.sp12_v_t_22
 (5 15)  (443 351)  (443 351)  routing T_9_21.sp4_h_r_9 <X> T_9_21.sp4_v_t_44
 (8 15)  (446 351)  (446 351)  routing T_9_21.sp4_h_r_10 <X> T_9_21.sp4_v_t_47
 (9 15)  (447 351)  (447 351)  routing T_9_21.sp4_h_r_10 <X> T_9_21.sp4_v_t_47
 (29 15)  (467 351)  (467 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 351)  (468 351)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 351)  (470 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (471 351)  (471 351)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.input_2_7
 (35 15)  (473 351)  (473 351)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.input_2_7
 (36 15)  (474 351)  (474 351)  LC_7 Logic Functioning bit
 (41 15)  (479 351)  (479 351)  LC_7 Logic Functioning bit
 (42 15)  (480 351)  (480 351)  LC_7 Logic Functioning bit
 (43 15)  (481 351)  (481 351)  LC_7 Logic Functioning bit


LogicTile_10_21

 (6 0)  (498 336)  (498 336)  routing T_10_21.sp4_h_r_7 <X> T_10_21.sp4_v_b_0
 (12 0)  (504 336)  (504 336)  routing T_10_21.sp4_v_t_39 <X> T_10_21.sp4_h_r_2
 (17 0)  (509 336)  (509 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 336)  (510 336)  routing T_10_21.wire_logic_cluster/lc_1/out <X> T_10_21.lc_trk_g0_1
 (21 0)  (513 336)  (513 336)  routing T_10_21.wire_logic_cluster/lc_3/out <X> T_10_21.lc_trk_g0_3
 (22 0)  (514 336)  (514 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (4 1)  (496 337)  (496 337)  routing T_10_21.sp4_v_t_42 <X> T_10_21.sp4_h_r_0
 (0 2)  (492 338)  (492 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (1 2)  (493 338)  (493 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (513 338)  (513 338)  routing T_10_21.bnr_op_7 <X> T_10_21.lc_trk_g0_7
 (22 2)  (514 338)  (514 338)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (519 338)  (519 338)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 338)  (520 338)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 338)  (521 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 338)  (522 338)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 338)  (524 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 338)  (525 338)  routing T_10_21.lc_trk_g2_0 <X> T_10_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 338)  (527 338)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.input_2_1
 (36 2)  (528 338)  (528 338)  LC_1 Logic Functioning bit
 (41 2)  (533 338)  (533 338)  LC_1 Logic Functioning bit
 (43 2)  (535 338)  (535 338)  LC_1 Logic Functioning bit
 (45 2)  (537 338)  (537 338)  LC_1 Logic Functioning bit
 (21 3)  (513 339)  (513 339)  routing T_10_21.bnr_op_7 <X> T_10_21.lc_trk_g0_7
 (29 3)  (521 339)  (521 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 339)  (524 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (527 339)  (527 339)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.input_2_1
 (36 3)  (528 339)  (528 339)  LC_1 Logic Functioning bit
 (40 3)  (532 339)  (532 339)  LC_1 Logic Functioning bit
 (42 3)  (534 339)  (534 339)  LC_1 Logic Functioning bit
 (14 4)  (506 340)  (506 340)  routing T_10_21.sp4_h_l_5 <X> T_10_21.lc_trk_g1_0
 (17 4)  (509 340)  (509 340)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (510 340)  (510 340)  routing T_10_21.wire_logic_cluster/lc_1/out <X> T_10_21.lc_trk_g1_1
 (27 4)  (519 340)  (519 340)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 340)  (520 340)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 340)  (523 340)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 340)  (526 340)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 340)  (527 340)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.input_2_2
 (36 4)  (528 340)  (528 340)  LC_2 Logic Functioning bit
 (45 4)  (537 340)  (537 340)  LC_2 Logic Functioning bit
 (12 5)  (504 341)  (504 341)  routing T_10_21.sp4_h_r_5 <X> T_10_21.sp4_v_b_5
 (14 5)  (506 341)  (506 341)  routing T_10_21.sp4_h_l_5 <X> T_10_21.lc_trk_g1_0
 (15 5)  (507 341)  (507 341)  routing T_10_21.sp4_h_l_5 <X> T_10_21.lc_trk_g1_0
 (16 5)  (508 341)  (508 341)  routing T_10_21.sp4_h_l_5 <X> T_10_21.lc_trk_g1_0
 (17 5)  (509 341)  (509 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (28 5)  (520 341)  (520 341)  routing T_10_21.lc_trk_g2_0 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 341)  (521 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 341)  (522 341)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 341)  (524 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (525 341)  (525 341)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.input_2_2
 (34 5)  (526 341)  (526 341)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.input_2_2
 (36 5)  (528 341)  (528 341)  LC_2 Logic Functioning bit
 (37 5)  (529 341)  (529 341)  LC_2 Logic Functioning bit
 (38 5)  (530 341)  (530 341)  LC_2 Logic Functioning bit
 (41 5)  (533 341)  (533 341)  LC_2 Logic Functioning bit
 (43 5)  (535 341)  (535 341)  LC_2 Logic Functioning bit
 (14 6)  (506 342)  (506 342)  routing T_10_21.wire_logic_cluster/lc_4/out <X> T_10_21.lc_trk_g1_4
 (25 6)  (517 342)  (517 342)  routing T_10_21.sp4_h_r_14 <X> T_10_21.lc_trk_g1_6
 (26 6)  (518 342)  (518 342)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 342)  (519 342)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 342)  (520 342)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 342)  (521 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 342)  (522 342)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 342)  (524 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 342)  (525 342)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 342)  (528 342)  LC_3 Logic Functioning bit
 (37 6)  (529 342)  (529 342)  LC_3 Logic Functioning bit
 (38 6)  (530 342)  (530 342)  LC_3 Logic Functioning bit
 (42 6)  (534 342)  (534 342)  LC_3 Logic Functioning bit
 (45 6)  (537 342)  (537 342)  LC_3 Logic Functioning bit
 (8 7)  (500 343)  (500 343)  routing T_10_21.sp4_h_r_4 <X> T_10_21.sp4_v_t_41
 (9 7)  (501 343)  (501 343)  routing T_10_21.sp4_h_r_4 <X> T_10_21.sp4_v_t_41
 (17 7)  (509 343)  (509 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (514 343)  (514 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (515 343)  (515 343)  routing T_10_21.sp4_h_r_14 <X> T_10_21.lc_trk_g1_6
 (24 7)  (516 343)  (516 343)  routing T_10_21.sp4_h_r_14 <X> T_10_21.lc_trk_g1_6
 (26 7)  (518 343)  (518 343)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 343)  (520 343)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 343)  (521 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 343)  (523 343)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 343)  (524 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (527 343)  (527 343)  routing T_10_21.lc_trk_g0_3 <X> T_10_21.input_2_3
 (36 7)  (528 343)  (528 343)  LC_3 Logic Functioning bit
 (37 7)  (529 343)  (529 343)  LC_3 Logic Functioning bit
 (42 7)  (534 343)  (534 343)  LC_3 Logic Functioning bit
 (43 7)  (535 343)  (535 343)  LC_3 Logic Functioning bit
 (47 7)  (539 343)  (539 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (5 8)  (497 344)  (497 344)  routing T_10_21.sp4_v_t_43 <X> T_10_21.sp4_h_r_6
 (14 8)  (506 344)  (506 344)  routing T_10_21.rgt_op_0 <X> T_10_21.lc_trk_g2_0
 (25 8)  (517 344)  (517 344)  routing T_10_21.sp12_v_t_1 <X> T_10_21.lc_trk_g2_2
 (27 8)  (519 344)  (519 344)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 344)  (521 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 344)  (522 344)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 344)  (523 344)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 344)  (524 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 344)  (525 344)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 344)  (528 344)  LC_4 Logic Functioning bit
 (45 8)  (537 344)  (537 344)  LC_4 Logic Functioning bit
 (10 9)  (502 345)  (502 345)  routing T_10_21.sp4_h_r_2 <X> T_10_21.sp4_v_b_7
 (15 9)  (507 345)  (507 345)  routing T_10_21.rgt_op_0 <X> T_10_21.lc_trk_g2_0
 (17 9)  (509 345)  (509 345)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (514 345)  (514 345)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (516 345)  (516 345)  routing T_10_21.sp12_v_t_1 <X> T_10_21.lc_trk_g2_2
 (25 9)  (517 345)  (517 345)  routing T_10_21.sp12_v_t_1 <X> T_10_21.lc_trk_g2_2
 (28 9)  (520 345)  (520 345)  routing T_10_21.lc_trk_g2_0 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 345)  (521 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 345)  (524 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (526 345)  (526 345)  routing T_10_21.lc_trk_g1_1 <X> T_10_21.input_2_4
 (36 9)  (528 345)  (528 345)  LC_4 Logic Functioning bit
 (37 9)  (529 345)  (529 345)  LC_4 Logic Functioning bit
 (38 9)  (530 345)  (530 345)  LC_4 Logic Functioning bit
 (41 9)  (533 345)  (533 345)  LC_4 Logic Functioning bit
 (43 9)  (535 345)  (535 345)  LC_4 Logic Functioning bit
 (11 10)  (503 346)  (503 346)  routing T_10_21.sp4_h_r_2 <X> T_10_21.sp4_v_t_45
 (13 10)  (505 346)  (505 346)  routing T_10_21.sp4_h_r_2 <X> T_10_21.sp4_v_t_45
 (15 10)  (507 346)  (507 346)  routing T_10_21.tnr_op_5 <X> T_10_21.lc_trk_g2_5
 (17 10)  (509 346)  (509 346)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (513 346)  (513 346)  routing T_10_21.rgt_op_7 <X> T_10_21.lc_trk_g2_7
 (22 10)  (514 346)  (514 346)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (516 346)  (516 346)  routing T_10_21.rgt_op_7 <X> T_10_21.lc_trk_g2_7
 (27 10)  (519 346)  (519 346)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 346)  (520 346)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 346)  (521 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 346)  (524 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 346)  (525 346)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 346)  (526 346)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 346)  (528 346)  LC_5 Logic Functioning bit
 (37 10)  (529 346)  (529 346)  LC_5 Logic Functioning bit
 (38 10)  (530 346)  (530 346)  LC_5 Logic Functioning bit
 (39 10)  (531 346)  (531 346)  LC_5 Logic Functioning bit
 (41 10)  (533 346)  (533 346)  LC_5 Logic Functioning bit
 (43 10)  (535 346)  (535 346)  LC_5 Logic Functioning bit
 (12 11)  (504 347)  (504 347)  routing T_10_21.sp4_h_r_2 <X> T_10_21.sp4_v_t_45
 (14 11)  (506 347)  (506 347)  routing T_10_21.sp4_h_l_17 <X> T_10_21.lc_trk_g2_4
 (15 11)  (507 347)  (507 347)  routing T_10_21.sp4_h_l_17 <X> T_10_21.lc_trk_g2_4
 (16 11)  (508 347)  (508 347)  routing T_10_21.sp4_h_l_17 <X> T_10_21.lc_trk_g2_4
 (17 11)  (509 347)  (509 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (30 11)  (522 347)  (522 347)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 347)  (528 347)  LC_5 Logic Functioning bit
 (37 11)  (529 347)  (529 347)  LC_5 Logic Functioning bit
 (38 11)  (530 347)  (530 347)  LC_5 Logic Functioning bit
 (39 11)  (531 347)  (531 347)  LC_5 Logic Functioning bit
 (41 11)  (533 347)  (533 347)  LC_5 Logic Functioning bit
 (43 11)  (535 347)  (535 347)  LC_5 Logic Functioning bit
 (46 11)  (538 347)  (538 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (16 12)  (508 348)  (508 348)  routing T_10_21.sp4_v_b_33 <X> T_10_21.lc_trk_g3_1
 (17 12)  (509 348)  (509 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (510 348)  (510 348)  routing T_10_21.sp4_v_b_33 <X> T_10_21.lc_trk_g3_1
 (22 12)  (514 348)  (514 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (515 348)  (515 348)  routing T_10_21.sp4_h_r_27 <X> T_10_21.lc_trk_g3_3
 (24 12)  (516 348)  (516 348)  routing T_10_21.sp4_h_r_27 <X> T_10_21.lc_trk_g3_3
 (25 12)  (517 348)  (517 348)  routing T_10_21.wire_logic_cluster/lc_2/out <X> T_10_21.lc_trk_g3_2
 (26 12)  (518 348)  (518 348)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 348)  (519 348)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 348)  (522 348)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 348)  (523 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 348)  (525 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 348)  (526 348)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 348)  (527 348)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.input_2_6
 (36 12)  (528 348)  (528 348)  LC_6 Logic Functioning bit
 (37 12)  (529 348)  (529 348)  LC_6 Logic Functioning bit
 (39 12)  (531 348)  (531 348)  LC_6 Logic Functioning bit
 (43 12)  (535 348)  (535 348)  LC_6 Logic Functioning bit
 (45 12)  (537 348)  (537 348)  LC_6 Logic Functioning bit
 (51 12)  (543 348)  (543 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (9 13)  (501 349)  (501 349)  routing T_10_21.sp4_v_t_39 <X> T_10_21.sp4_v_b_10
 (10 13)  (502 349)  (502 349)  routing T_10_21.sp4_v_t_39 <X> T_10_21.sp4_v_b_10
 (18 13)  (510 349)  (510 349)  routing T_10_21.sp4_v_b_33 <X> T_10_21.lc_trk_g3_1
 (21 13)  (513 349)  (513 349)  routing T_10_21.sp4_h_r_27 <X> T_10_21.lc_trk_g3_3
 (22 13)  (514 349)  (514 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 349)  (518 349)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 349)  (519 349)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 349)  (520 349)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 349)  (522 349)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 349)  (523 349)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 349)  (524 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (525 349)  (525 349)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.input_2_6
 (36 13)  (528 349)  (528 349)  LC_6 Logic Functioning bit
 (38 13)  (530 349)  (530 349)  LC_6 Logic Functioning bit
 (15 14)  (507 350)  (507 350)  routing T_10_21.tnr_op_5 <X> T_10_21.lc_trk_g3_5
 (17 14)  (509 350)  (509 350)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (514 350)  (514 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (515 350)  (515 350)  routing T_10_21.sp4_v_b_47 <X> T_10_21.lc_trk_g3_7
 (24 14)  (516 350)  (516 350)  routing T_10_21.sp4_v_b_47 <X> T_10_21.lc_trk_g3_7
 (25 14)  (517 350)  (517 350)  routing T_10_21.wire_logic_cluster/lc_6/out <X> T_10_21.lc_trk_g3_6
 (26 14)  (518 350)  (518 350)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 350)  (520 350)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 350)  (521 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 350)  (522 350)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 350)  (523 350)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 350)  (524 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 350)  (525 350)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 350)  (526 350)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 350)  (528 350)  LC_7 Logic Functioning bit
 (41 14)  (533 350)  (533 350)  LC_7 Logic Functioning bit
 (43 14)  (535 350)  (535 350)  LC_7 Logic Functioning bit
 (45 14)  (537 350)  (537 350)  LC_7 Logic Functioning bit
 (51 14)  (543 350)  (543 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (514 351)  (514 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (518 351)  (518 351)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 351)  (519 351)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 351)  (521 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 351)  (523 351)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 351)  (524 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (526 351)  (526 351)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.input_2_7
 (36 15)  (528 351)  (528 351)  LC_7 Logic Functioning bit
 (40 15)  (532 351)  (532 351)  LC_7 Logic Functioning bit
 (42 15)  (534 351)  (534 351)  LC_7 Logic Functioning bit
 (46 15)  (538 351)  (538 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_21

 (26 0)  (572 336)  (572 336)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 336)  (574 336)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 336)  (575 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 336)  (576 336)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 336)  (577 336)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 336)  (578 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 336)  (580 336)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 336)  (582 336)  LC_0 Logic Functioning bit
 (37 0)  (583 336)  (583 336)  LC_0 Logic Functioning bit
 (38 0)  (584 336)  (584 336)  LC_0 Logic Functioning bit
 (39 0)  (585 336)  (585 336)  LC_0 Logic Functioning bit
 (46 0)  (592 336)  (592 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (598 336)  (598 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (573 337)  (573 337)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 337)  (575 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 337)  (577 337)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (37 1)  (583 337)  (583 337)  LC_0 Logic Functioning bit
 (39 1)  (585 337)  (585 337)  LC_0 Logic Functioning bit
 (48 1)  (594 337)  (594 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (52 1)  (598 337)  (598 337)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (546 338)  (546 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (1 2)  (547 338)  (547 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (557 338)  (557 338)  routing T_11_21.sp4_h_r_8 <X> T_11_21.sp4_v_t_39
 (13 2)  (559 338)  (559 338)  routing T_11_21.sp4_h_r_8 <X> T_11_21.sp4_v_t_39
 (27 2)  (573 338)  (573 338)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 338)  (574 338)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 338)  (575 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 338)  (577 338)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 338)  (580 338)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (45 2)  (591 338)  (591 338)  LC_1 Logic Functioning bit
 (47 2)  (593 338)  (593 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (598 338)  (598 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (12 3)  (558 339)  (558 339)  routing T_11_21.sp4_h_r_8 <X> T_11_21.sp4_v_t_39
 (26 3)  (572 339)  (572 339)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 339)  (573 339)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 339)  (574 339)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 339)  (575 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 339)  (582 339)  LC_1 Logic Functioning bit
 (37 3)  (583 339)  (583 339)  LC_1 Logic Functioning bit
 (38 3)  (584 339)  (584 339)  LC_1 Logic Functioning bit
 (39 3)  (585 339)  (585 339)  LC_1 Logic Functioning bit
 (40 3)  (586 339)  (586 339)  LC_1 Logic Functioning bit
 (42 3)  (588 339)  (588 339)  LC_1 Logic Functioning bit
 (46 3)  (592 339)  (592 339)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (546 340)  (546 340)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (1 4)  (547 340)  (547 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (551 340)  (551 340)  routing T_11_21.sp4_v_t_38 <X> T_11_21.sp4_h_r_3
 (9 4)  (555 340)  (555 340)  routing T_11_21.sp4_h_l_36 <X> T_11_21.sp4_h_r_4
 (10 4)  (556 340)  (556 340)  routing T_11_21.sp4_h_l_36 <X> T_11_21.sp4_h_r_4
 (12 4)  (558 340)  (558 340)  routing T_11_21.sp4_v_t_40 <X> T_11_21.sp4_h_r_5
 (26 4)  (572 340)  (572 340)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 340)  (579 340)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 340)  (580 340)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (40 4)  (586 340)  (586 340)  LC_2 Logic Functioning bit
 (42 4)  (588 340)  (588 340)  LC_2 Logic Functioning bit
 (43 4)  (589 340)  (589 340)  LC_2 Logic Functioning bit
 (45 4)  (591 340)  (591 340)  LC_2 Logic Functioning bit
 (53 4)  (599 340)  (599 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (546 341)  (546 341)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (1 5)  (547 341)  (547 341)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (10 5)  (556 341)  (556 341)  routing T_11_21.sp4_h_r_11 <X> T_11_21.sp4_v_b_4
 (27 5)  (573 341)  (573 341)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 341)  (575 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 341)  (577 341)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 341)  (578 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (579 341)  (579 341)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.input_2_2
 (34 5)  (580 341)  (580 341)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.input_2_2
 (41 5)  (587 341)  (587 341)  LC_2 Logic Functioning bit
 (42 5)  (588 341)  (588 341)  LC_2 Logic Functioning bit
 (43 5)  (589 341)  (589 341)  LC_2 Logic Functioning bit
 (47 5)  (593 341)  (593 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (53 5)  (599 341)  (599 341)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (561 342)  (561 342)  routing T_11_21.top_op_5 <X> T_11_21.lc_trk_g1_5
 (17 6)  (563 342)  (563 342)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (571 342)  (571 342)  routing T_11_21.sp12_h_l_5 <X> T_11_21.lc_trk_g1_6
 (8 7)  (554 343)  (554 343)  routing T_11_21.sp4_h_r_10 <X> T_11_21.sp4_v_t_41
 (9 7)  (555 343)  (555 343)  routing T_11_21.sp4_h_r_10 <X> T_11_21.sp4_v_t_41
 (10 7)  (556 343)  (556 343)  routing T_11_21.sp4_h_r_10 <X> T_11_21.sp4_v_t_41
 (18 7)  (564 343)  (564 343)  routing T_11_21.top_op_5 <X> T_11_21.lc_trk_g1_5
 (22 7)  (568 343)  (568 343)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (570 343)  (570 343)  routing T_11_21.sp12_h_l_5 <X> T_11_21.lc_trk_g1_6
 (25 7)  (571 343)  (571 343)  routing T_11_21.sp12_h_l_5 <X> T_11_21.lc_trk_g1_6
 (19 8)  (565 344)  (565 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (25 8)  (571 344)  (571 344)  routing T_11_21.wire_logic_cluster/lc_2/out <X> T_11_21.lc_trk_g2_2
 (26 8)  (572 344)  (572 344)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 344)  (573 344)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 344)  (574 344)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 344)  (575 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 344)  (577 344)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 344)  (578 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 344)  (579 344)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 344)  (583 344)  LC_4 Logic Functioning bit
 (42 8)  (588 344)  (588 344)  LC_4 Logic Functioning bit
 (22 9)  (568 345)  (568 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (573 345)  (573 345)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 345)  (575 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 345)  (576 345)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 345)  (578 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (579 345)  (579 345)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.input_2_4
 (34 9)  (580 345)  (580 345)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.input_2_4
 (41 9)  (587 345)  (587 345)  LC_4 Logic Functioning bit
 (46 9)  (592 345)  (592 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 10)  (562 346)  (562 346)  routing T_11_21.sp4_v_b_37 <X> T_11_21.lc_trk_g2_5
 (17 10)  (563 346)  (563 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 346)  (564 346)  routing T_11_21.sp4_v_b_37 <X> T_11_21.lc_trk_g2_5
 (32 10)  (578 346)  (578 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 346)  (579 346)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 346)  (580 346)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (42 10)  (588 346)  (588 346)  LC_5 Logic Functioning bit
 (43 10)  (589 346)  (589 346)  LC_5 Logic Functioning bit
 (50 10)  (596 346)  (596 346)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (564 347)  (564 347)  routing T_11_21.sp4_v_b_37 <X> T_11_21.lc_trk_g2_5
 (42 11)  (588 347)  (588 347)  LC_5 Logic Functioning bit
 (43 11)  (589 347)  (589 347)  LC_5 Logic Functioning bit
 (46 11)  (592 347)  (592 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (563 348)  (563 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 348)  (564 348)  routing T_11_21.wire_logic_cluster/lc_1/out <X> T_11_21.lc_trk_g3_1
 (22 12)  (568 348)  (568 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 348)  (569 348)  routing T_11_21.sp4_v_t_30 <X> T_11_21.lc_trk_g3_3
 (24 12)  (570 348)  (570 348)  routing T_11_21.sp4_v_t_30 <X> T_11_21.lc_trk_g3_3
 (25 12)  (571 348)  (571 348)  routing T_11_21.wire_logic_cluster/lc_2/out <X> T_11_21.lc_trk_g3_2
 (22 13)  (568 349)  (568 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 14)  (574 350)  (574 350)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 350)  (575 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 350)  (578 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 350)  (579 350)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 350)  (580 350)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 350)  (583 350)  LC_7 Logic Functioning bit
 (39 14)  (585 350)  (585 350)  LC_7 Logic Functioning bit
 (48 14)  (594 350)  (594 350)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (30 15)  (576 351)  (576 351)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (37 15)  (583 351)  (583 351)  LC_7 Logic Functioning bit
 (39 15)  (585 351)  (585 351)  LC_7 Logic Functioning bit
 (47 15)  (593 351)  (593 351)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (51 15)  (597 351)  (597 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (598 351)  (598 351)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (599 351)  (599 351)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_21

 (11 0)  (611 336)  (611 336)  routing T_12_21.sp4_v_t_43 <X> T_12_21.sp4_v_b_2
 (13 0)  (613 336)  (613 336)  routing T_12_21.sp4_v_t_43 <X> T_12_21.sp4_v_b_2
 (14 0)  (614 336)  (614 336)  routing T_12_21.sp4_h_l_5 <X> T_12_21.lc_trk_g0_0
 (27 0)  (627 336)  (627 336)  routing T_12_21.lc_trk_g1_0 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 336)  (629 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 336)  (632 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 336)  (633 336)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 336)  (634 336)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 336)  (635 336)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.input_2_0
 (36 0)  (636 336)  (636 336)  LC_0 Logic Functioning bit
 (45 0)  (645 336)  (645 336)  LC_0 Logic Functioning bit
 (13 1)  (613 337)  (613 337)  routing T_12_21.sp4_v_t_44 <X> T_12_21.sp4_h_r_2
 (14 1)  (614 337)  (614 337)  routing T_12_21.sp4_h_l_5 <X> T_12_21.lc_trk_g0_0
 (15 1)  (615 337)  (615 337)  routing T_12_21.sp4_h_l_5 <X> T_12_21.lc_trk_g0_0
 (16 1)  (616 337)  (616 337)  routing T_12_21.sp4_h_l_5 <X> T_12_21.lc_trk_g0_0
 (17 1)  (617 337)  (617 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (622 337)  (622 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (629 337)  (629 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 337)  (631 337)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 337)  (632 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (633 337)  (633 337)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.input_2_0
 (34 1)  (634 337)  (634 337)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.input_2_0
 (36 1)  (636 337)  (636 337)  LC_0 Logic Functioning bit
 (37 1)  (637 337)  (637 337)  LC_0 Logic Functioning bit
 (38 1)  (638 337)  (638 337)  LC_0 Logic Functioning bit
 (41 1)  (641 337)  (641 337)  LC_0 Logic Functioning bit
 (43 1)  (643 337)  (643 337)  LC_0 Logic Functioning bit
 (51 1)  (651 337)  (651 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (605 338)  (605 338)  routing T_12_21.sp4_v_t_43 <X> T_12_21.sp4_h_l_37
 (15 2)  (615 338)  (615 338)  routing T_12_21.top_op_5 <X> T_12_21.lc_trk_g0_5
 (17 2)  (617 338)  (617 338)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (622 338)  (622 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (623 338)  (623 338)  routing T_12_21.sp4_h_r_7 <X> T_12_21.lc_trk_g0_7
 (24 2)  (624 338)  (624 338)  routing T_12_21.sp4_h_r_7 <X> T_12_21.lc_trk_g0_7
 (27 2)  (627 338)  (627 338)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 338)  (629 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 338)  (630 338)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 338)  (633 338)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 338)  (634 338)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 338)  (635 338)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.input_2_1
 (36 2)  (636 338)  (636 338)  LC_1 Logic Functioning bit
 (37 2)  (637 338)  (637 338)  LC_1 Logic Functioning bit
 (39 2)  (639 338)  (639 338)  LC_1 Logic Functioning bit
 (43 2)  (643 338)  (643 338)  LC_1 Logic Functioning bit
 (45 2)  (645 338)  (645 338)  LC_1 Logic Functioning bit
 (47 2)  (647 338)  (647 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (4 3)  (604 339)  (604 339)  routing T_12_21.sp4_v_t_43 <X> T_12_21.sp4_h_l_37
 (6 3)  (606 339)  (606 339)  routing T_12_21.sp4_v_t_43 <X> T_12_21.sp4_h_l_37
 (14 3)  (614 339)  (614 339)  routing T_12_21.sp4_r_v_b_28 <X> T_12_21.lc_trk_g0_4
 (17 3)  (617 339)  (617 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (618 339)  (618 339)  routing T_12_21.top_op_5 <X> T_12_21.lc_trk_g0_5
 (21 3)  (621 339)  (621 339)  routing T_12_21.sp4_h_r_7 <X> T_12_21.lc_trk_g0_7
 (26 3)  (626 339)  (626 339)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 339)  (627 339)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 339)  (628 339)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 339)  (629 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 339)  (632 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (633 339)  (633 339)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.input_2_1
 (35 3)  (635 339)  (635 339)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.input_2_1
 (36 3)  (636 339)  (636 339)  LC_1 Logic Functioning bit
 (37 3)  (637 339)  (637 339)  LC_1 Logic Functioning bit
 (38 3)  (638 339)  (638 339)  LC_1 Logic Functioning bit
 (39 3)  (639 339)  (639 339)  LC_1 Logic Functioning bit
 (48 3)  (648 339)  (648 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (5 4)  (605 340)  (605 340)  routing T_12_21.sp4_h_l_37 <X> T_12_21.sp4_h_r_3
 (11 4)  (611 340)  (611 340)  routing T_12_21.sp4_v_t_39 <X> T_12_21.sp4_v_b_5
 (14 4)  (614 340)  (614 340)  routing T_12_21.wire_logic_cluster/lc_0/out <X> T_12_21.lc_trk_g1_0
 (17 4)  (617 340)  (617 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (4 5)  (604 341)  (604 341)  routing T_12_21.sp4_h_l_37 <X> T_12_21.sp4_h_r_3
 (12 5)  (612 341)  (612 341)  routing T_12_21.sp4_v_t_39 <X> T_12_21.sp4_v_b_5
 (17 5)  (617 341)  (617 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (618 341)  (618 341)  routing T_12_21.sp4_r_v_b_25 <X> T_12_21.lc_trk_g1_1
 (8 6)  (608 342)  (608 342)  routing T_12_21.sp4_v_t_47 <X> T_12_21.sp4_h_l_41
 (9 6)  (609 342)  (609 342)  routing T_12_21.sp4_v_t_47 <X> T_12_21.sp4_h_l_41
 (10 6)  (610 342)  (610 342)  routing T_12_21.sp4_v_t_47 <X> T_12_21.sp4_h_l_41
 (16 6)  (616 342)  (616 342)  routing T_12_21.sp4_v_b_5 <X> T_12_21.lc_trk_g1_5
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (618 342)  (618 342)  routing T_12_21.sp4_v_b_5 <X> T_12_21.lc_trk_g1_5
 (21 6)  (621 342)  (621 342)  routing T_12_21.sp4_v_b_7 <X> T_12_21.lc_trk_g1_7
 (22 6)  (622 342)  (622 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (623 342)  (623 342)  routing T_12_21.sp4_v_b_7 <X> T_12_21.lc_trk_g1_7
 (26 6)  (626 342)  (626 342)  routing T_12_21.lc_trk_g0_7 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 342)  (627 342)  routing T_12_21.lc_trk_g1_1 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 342)  (629 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 342)  (631 342)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 342)  (632 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 342)  (633 342)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 342)  (636 342)  LC_3 Logic Functioning bit
 (38 6)  (638 342)  (638 342)  LC_3 Logic Functioning bit
 (41 6)  (641 342)  (641 342)  LC_3 Logic Functioning bit
 (43 6)  (643 342)  (643 342)  LC_3 Logic Functioning bit
 (46 6)  (646 342)  (646 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (622 343)  (622 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 343)  (623 343)  routing T_12_21.sp4_v_b_22 <X> T_12_21.lc_trk_g1_6
 (24 7)  (624 343)  (624 343)  routing T_12_21.sp4_v_b_22 <X> T_12_21.lc_trk_g1_6
 (26 7)  (626 343)  (626 343)  routing T_12_21.lc_trk_g0_7 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 343)  (629 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 343)  (631 343)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 343)  (637 343)  LC_3 Logic Functioning bit
 (39 7)  (639 343)  (639 343)  LC_3 Logic Functioning bit
 (41 7)  (641 343)  (641 343)  LC_3 Logic Functioning bit
 (43 7)  (643 343)  (643 343)  LC_3 Logic Functioning bit
 (4 8)  (604 344)  (604 344)  routing T_12_21.sp4_v_t_47 <X> T_12_21.sp4_v_b_6
 (6 8)  (606 344)  (606 344)  routing T_12_21.sp4_v_t_47 <X> T_12_21.sp4_v_b_6
 (17 8)  (617 344)  (617 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (29 8)  (629 344)  (629 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 344)  (630 344)  routing T_12_21.lc_trk_g0_5 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 344)  (631 344)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 344)  (634 344)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 344)  (635 344)  routing T_12_21.lc_trk_g2_4 <X> T_12_21.input_2_4
 (37 8)  (637 344)  (637 344)  LC_4 Logic Functioning bit
 (38 8)  (638 344)  (638 344)  LC_4 Logic Functioning bit
 (39 8)  (639 344)  (639 344)  LC_4 Logic Functioning bit
 (41 8)  (641 344)  (641 344)  LC_4 Logic Functioning bit
 (45 8)  (645 344)  (645 344)  LC_4 Logic Functioning bit
 (8 9)  (608 345)  (608 345)  routing T_12_21.sp4_v_t_41 <X> T_12_21.sp4_v_b_7
 (10 9)  (610 345)  (610 345)  routing T_12_21.sp4_v_t_41 <X> T_12_21.sp4_v_b_7
 (17 9)  (617 345)  (617 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (618 345)  (618 345)  routing T_12_21.sp4_r_v_b_33 <X> T_12_21.lc_trk_g2_1
 (26 9)  (626 345)  (626 345)  routing T_12_21.lc_trk_g0_2 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 345)  (629 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 345)  (631 345)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 345)  (632 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (633 345)  (633 345)  routing T_12_21.lc_trk_g2_4 <X> T_12_21.input_2_4
 (36 9)  (636 345)  (636 345)  LC_4 Logic Functioning bit
 (38 9)  (638 345)  (638 345)  LC_4 Logic Functioning bit
 (46 9)  (646 345)  (646 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (5 10)  (605 346)  (605 346)  routing T_12_21.sp4_v_t_43 <X> T_12_21.sp4_h_l_43
 (21 10)  (621 346)  (621 346)  routing T_12_21.sp4_v_t_26 <X> T_12_21.lc_trk_g2_7
 (22 10)  (622 346)  (622 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (623 346)  (623 346)  routing T_12_21.sp4_v_t_26 <X> T_12_21.lc_trk_g2_7
 (27 10)  (627 346)  (627 346)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 346)  (628 346)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 346)  (630 346)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 346)  (631 346)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 346)  (634 346)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 346)  (636 346)  LC_5 Logic Functioning bit
 (41 10)  (641 346)  (641 346)  LC_5 Logic Functioning bit
 (43 10)  (643 346)  (643 346)  LC_5 Logic Functioning bit
 (45 10)  (645 346)  (645 346)  LC_5 Logic Functioning bit
 (6 11)  (606 347)  (606 347)  routing T_12_21.sp4_v_t_43 <X> T_12_21.sp4_h_l_43
 (14 11)  (614 347)  (614 347)  routing T_12_21.sp4_h_l_17 <X> T_12_21.lc_trk_g2_4
 (15 11)  (615 347)  (615 347)  routing T_12_21.sp4_h_l_17 <X> T_12_21.lc_trk_g2_4
 (16 11)  (616 347)  (616 347)  routing T_12_21.sp4_h_l_17 <X> T_12_21.lc_trk_g2_4
 (17 11)  (617 347)  (617 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (621 347)  (621 347)  routing T_12_21.sp4_v_t_26 <X> T_12_21.lc_trk_g2_7
 (22 11)  (622 347)  (622 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (626 347)  (626 347)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 347)  (627 347)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 347)  (628 347)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 347)  (629 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 347)  (631 347)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 347)  (632 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (633 347)  (633 347)  routing T_12_21.lc_trk_g2_1 <X> T_12_21.input_2_5
 (37 11)  (637 347)  (637 347)  LC_5 Logic Functioning bit
 (41 11)  (641 347)  (641 347)  LC_5 Logic Functioning bit
 (43 11)  (643 347)  (643 347)  LC_5 Logic Functioning bit
 (17 12)  (617 348)  (617 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 348)  (618 348)  routing T_12_21.wire_logic_cluster/lc_1/out <X> T_12_21.lc_trk_g3_1
 (29 12)  (629 348)  (629 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 348)  (630 348)  routing T_12_21.lc_trk_g0_5 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 348)  (631 348)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 348)  (634 348)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 348)  (635 348)  routing T_12_21.lc_trk_g2_4 <X> T_12_21.input_2_6
 (37 12)  (637 348)  (637 348)  LC_6 Logic Functioning bit
 (38 12)  (638 348)  (638 348)  LC_6 Logic Functioning bit
 (39 12)  (639 348)  (639 348)  LC_6 Logic Functioning bit
 (41 12)  (641 348)  (641 348)  LC_6 Logic Functioning bit
 (3 13)  (603 349)  (603 349)  routing T_12_21.sp12_h_l_22 <X> T_12_21.sp12_h_r_1
 (22 13)  (622 349)  (622 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (623 349)  (623 349)  routing T_12_21.sp4_h_l_15 <X> T_12_21.lc_trk_g3_2
 (24 13)  (624 349)  (624 349)  routing T_12_21.sp4_h_l_15 <X> T_12_21.lc_trk_g3_2
 (25 13)  (625 349)  (625 349)  routing T_12_21.sp4_h_l_15 <X> T_12_21.lc_trk_g3_2
 (26 13)  (626 349)  (626 349)  routing T_12_21.lc_trk_g0_2 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 349)  (629 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 349)  (631 349)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 349)  (632 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (633 349)  (633 349)  routing T_12_21.lc_trk_g2_4 <X> T_12_21.input_2_6
 (36 13)  (636 349)  (636 349)  LC_6 Logic Functioning bit
 (38 13)  (638 349)  (638 349)  LC_6 Logic Functioning bit
 (47 13)  (647 349)  (647 349)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (17 14)  (617 350)  (617 350)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 350)  (618 350)  routing T_12_21.wire_logic_cluster/lc_5/out <X> T_12_21.lc_trk_g3_5
 (29 14)  (629 350)  (629 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 350)  (630 350)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 350)  (632 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 350)  (633 350)  routing T_12_21.lc_trk_g2_0 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 350)  (636 350)  LC_7 Logic Functioning bit
 (37 14)  (637 350)  (637 350)  LC_7 Logic Functioning bit
 (38 14)  (638 350)  (638 350)  LC_7 Logic Functioning bit
 (39 14)  (639 350)  (639 350)  LC_7 Logic Functioning bit
 (40 14)  (640 350)  (640 350)  LC_7 Logic Functioning bit
 (42 14)  (642 350)  (642 350)  LC_7 Logic Functioning bit
 (36 15)  (636 351)  (636 351)  LC_7 Logic Functioning bit
 (37 15)  (637 351)  (637 351)  LC_7 Logic Functioning bit
 (38 15)  (638 351)  (638 351)  LC_7 Logic Functioning bit
 (39 15)  (639 351)  (639 351)  LC_7 Logic Functioning bit
 (40 15)  (640 351)  (640 351)  LC_7 Logic Functioning bit
 (42 15)  (642 351)  (642 351)  LC_7 Logic Functioning bit


LogicTile_13_21

 (5 0)  (659 336)  (659 336)  routing T_13_21.sp4_h_l_44 <X> T_13_21.sp4_h_r_0
 (25 0)  (679 336)  (679 336)  routing T_13_21.sp4_h_r_10 <X> T_13_21.lc_trk_g0_2
 (27 0)  (681 336)  (681 336)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 336)  (682 336)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 336)  (684 336)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 336)  (686 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 336)  (688 336)  routing T_13_21.lc_trk_g1_0 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 336)  (691 336)  LC_0 Logic Functioning bit
 (38 0)  (692 336)  (692 336)  LC_0 Logic Functioning bit
 (39 0)  (693 336)  (693 336)  LC_0 Logic Functioning bit
 (43 0)  (697 336)  (697 336)  LC_0 Logic Functioning bit
 (45 0)  (699 336)  (699 336)  LC_0 Logic Functioning bit
 (4 1)  (658 337)  (658 337)  routing T_13_21.sp4_h_l_44 <X> T_13_21.sp4_h_r_0
 (22 1)  (676 337)  (676 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 337)  (677 337)  routing T_13_21.sp4_h_r_10 <X> T_13_21.lc_trk_g0_2
 (24 1)  (678 337)  (678 337)  routing T_13_21.sp4_h_r_10 <X> T_13_21.lc_trk_g0_2
 (26 1)  (680 337)  (680 337)  routing T_13_21.lc_trk_g0_2 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 337)  (683 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 337)  (686 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (687 337)  (687 337)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.input_2_0
 (34 1)  (688 337)  (688 337)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.input_2_0
 (36 1)  (690 337)  (690 337)  LC_0 Logic Functioning bit
 (37 1)  (691 337)  (691 337)  LC_0 Logic Functioning bit
 (38 1)  (692 337)  (692 337)  LC_0 Logic Functioning bit
 (39 1)  (693 337)  (693 337)  LC_0 Logic Functioning bit
 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 338)  (668 338)  routing T_13_21.sp4_h_l_1 <X> T_13_21.lc_trk_g0_4
 (25 2)  (679 338)  (679 338)  routing T_13_21.sp4_v_t_3 <X> T_13_21.lc_trk_g0_6
 (27 2)  (681 338)  (681 338)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 338)  (682 338)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 338)  (683 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 338)  (686 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (691 338)  (691 338)  LC_1 Logic Functioning bit
 (39 2)  (693 338)  (693 338)  LC_1 Logic Functioning bit
 (41 2)  (695 338)  (695 338)  LC_1 Logic Functioning bit
 (43 2)  (697 338)  (697 338)  LC_1 Logic Functioning bit
 (45 2)  (699 338)  (699 338)  LC_1 Logic Functioning bit
 (15 3)  (669 339)  (669 339)  routing T_13_21.sp4_h_l_1 <X> T_13_21.lc_trk_g0_4
 (16 3)  (670 339)  (670 339)  routing T_13_21.sp4_h_l_1 <X> T_13_21.lc_trk_g0_4
 (17 3)  (671 339)  (671 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (676 339)  (676 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 339)  (677 339)  routing T_13_21.sp4_v_t_3 <X> T_13_21.lc_trk_g0_6
 (25 3)  (679 339)  (679 339)  routing T_13_21.sp4_v_t_3 <X> T_13_21.lc_trk_g0_6
 (31 3)  (685 339)  (685 339)  routing T_13_21.lc_trk_g0_2 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 339)  (691 339)  LC_1 Logic Functioning bit
 (39 3)  (693 339)  (693 339)  LC_1 Logic Functioning bit
 (41 3)  (695 339)  (695 339)  LC_1 Logic Functioning bit
 (43 3)  (697 339)  (697 339)  LC_1 Logic Functioning bit
 (0 4)  (654 340)  (654 340)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_7/cen
 (1 4)  (655 340)  (655 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (659 340)  (659 340)  routing T_13_21.sp4_v_b_3 <X> T_13_21.sp4_h_r_3
 (14 4)  (668 340)  (668 340)  routing T_13_21.wire_logic_cluster/lc_0/out <X> T_13_21.lc_trk_g1_0
 (0 5)  (654 341)  (654 341)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_7/cen
 (1 5)  (655 341)  (655 341)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_7/cen
 (6 5)  (660 341)  (660 341)  routing T_13_21.sp4_v_b_3 <X> T_13_21.sp4_h_r_3
 (9 5)  (663 341)  (663 341)  routing T_13_21.sp4_v_t_45 <X> T_13_21.sp4_v_b_4
 (10 5)  (664 341)  (664 341)  routing T_13_21.sp4_v_t_45 <X> T_13_21.sp4_v_b_4
 (17 5)  (671 341)  (671 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (9 6)  (663 342)  (663 342)  routing T_13_21.sp4_h_r_1 <X> T_13_21.sp4_h_l_41
 (10 6)  (664 342)  (664 342)  routing T_13_21.sp4_h_r_1 <X> T_13_21.sp4_h_l_41
 (14 6)  (668 342)  (668 342)  routing T_13_21.sp4_h_l_9 <X> T_13_21.lc_trk_g1_4
 (27 6)  (681 342)  (681 342)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 342)  (682 342)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 342)  (684 342)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 342)  (685 342)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 342)  (687 342)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 342)  (690 342)  LC_3 Logic Functioning bit
 (38 6)  (692 342)  (692 342)  LC_3 Logic Functioning bit
 (41 6)  (695 342)  (695 342)  LC_3 Logic Functioning bit
 (43 6)  (697 342)  (697 342)  LC_3 Logic Functioning bit
 (9 7)  (663 343)  (663 343)  routing T_13_21.sp4_v_b_8 <X> T_13_21.sp4_v_t_41
 (10 7)  (664 343)  (664 343)  routing T_13_21.sp4_v_b_8 <X> T_13_21.sp4_v_t_41
 (11 7)  (665 343)  (665 343)  routing T_13_21.sp4_h_r_9 <X> T_13_21.sp4_h_l_40
 (13 7)  (667 343)  (667 343)  routing T_13_21.sp4_h_r_9 <X> T_13_21.sp4_h_l_40
 (14 7)  (668 343)  (668 343)  routing T_13_21.sp4_h_l_9 <X> T_13_21.lc_trk_g1_4
 (15 7)  (669 343)  (669 343)  routing T_13_21.sp4_h_l_9 <X> T_13_21.lc_trk_g1_4
 (16 7)  (670 343)  (670 343)  routing T_13_21.sp4_h_l_9 <X> T_13_21.lc_trk_g1_4
 (17 7)  (671 343)  (671 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 7)  (680 343)  (680 343)  routing T_13_21.lc_trk_g2_3 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 343)  (682 343)  routing T_13_21.lc_trk_g2_3 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 343)  (683 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 343)  (684 343)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (37 7)  (691 343)  (691 343)  LC_3 Logic Functioning bit
 (39 7)  (693 343)  (693 343)  LC_3 Logic Functioning bit
 (41 7)  (695 343)  (695 343)  LC_3 Logic Functioning bit
 (43 7)  (697 343)  (697 343)  LC_3 Logic Functioning bit
 (47 7)  (701 343)  (701 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (668 344)  (668 344)  routing T_13_21.bnl_op_0 <X> T_13_21.lc_trk_g2_0
 (22 8)  (676 344)  (676 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 344)  (677 344)  routing T_13_21.sp4_h_r_27 <X> T_13_21.lc_trk_g2_3
 (24 8)  (678 344)  (678 344)  routing T_13_21.sp4_h_r_27 <X> T_13_21.lc_trk_g2_3
 (31 8)  (685 344)  (685 344)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 344)  (686 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 344)  (687 344)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 344)  (688 344)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 344)  (691 344)  LC_4 Logic Functioning bit
 (38 8)  (692 344)  (692 344)  LC_4 Logic Functioning bit
 (39 8)  (693 344)  (693 344)  LC_4 Logic Functioning bit
 (43 8)  (697 344)  (697 344)  LC_4 Logic Functioning bit
 (45 8)  (699 344)  (699 344)  LC_4 Logic Functioning bit
 (8 9)  (662 345)  (662 345)  routing T_13_21.sp4_h_l_36 <X> T_13_21.sp4_v_b_7
 (9 9)  (663 345)  (663 345)  routing T_13_21.sp4_h_l_36 <X> T_13_21.sp4_v_b_7
 (10 9)  (664 345)  (664 345)  routing T_13_21.sp4_h_l_36 <X> T_13_21.sp4_v_b_7
 (14 9)  (668 345)  (668 345)  routing T_13_21.bnl_op_0 <X> T_13_21.lc_trk_g2_0
 (17 9)  (671 345)  (671 345)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (675 345)  (675 345)  routing T_13_21.sp4_h_r_27 <X> T_13_21.lc_trk_g2_3
 (26 9)  (680 345)  (680 345)  routing T_13_21.lc_trk_g0_2 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 345)  (683 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 345)  (686 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (687 345)  (687 345)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.input_2_4
 (34 9)  (688 345)  (688 345)  routing T_13_21.lc_trk_g3_1 <X> T_13_21.input_2_4
 (36 9)  (690 345)  (690 345)  LC_4 Logic Functioning bit
 (38 9)  (692 345)  (692 345)  LC_4 Logic Functioning bit
 (39 9)  (693 345)  (693 345)  LC_4 Logic Functioning bit
 (42 9)  (696 345)  (696 345)  LC_4 Logic Functioning bit
 (5 10)  (659 346)  (659 346)  routing T_13_21.sp4_v_t_43 <X> T_13_21.sp4_h_l_43
 (14 10)  (668 346)  (668 346)  routing T_13_21.sp4_v_t_17 <X> T_13_21.lc_trk_g2_4
 (6 11)  (660 347)  (660 347)  routing T_13_21.sp4_v_t_43 <X> T_13_21.sp4_h_l_43
 (16 11)  (670 347)  (670 347)  routing T_13_21.sp4_v_t_17 <X> T_13_21.lc_trk_g2_4
 (17 11)  (671 347)  (671 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (13 12)  (667 348)  (667 348)  routing T_13_21.sp4_v_t_46 <X> T_13_21.sp4_v_b_11
 (17 12)  (671 348)  (671 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 348)  (672 348)  routing T_13_21.wire_logic_cluster/lc_1/out <X> T_13_21.lc_trk_g3_1
 (22 12)  (676 348)  (676 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (680 348)  (680 348)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 348)  (681 348)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 348)  (683 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 348)  (684 348)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 348)  (686 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 348)  (687 348)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 348)  (688 348)  routing T_13_21.lc_trk_g3_0 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 348)  (690 348)  LC_6 Logic Functioning bit
 (37 12)  (691 348)  (691 348)  LC_6 Logic Functioning bit
 (38 12)  (692 348)  (692 348)  LC_6 Logic Functioning bit
 (39 12)  (693 348)  (693 348)  LC_6 Logic Functioning bit
 (41 12)  (695 348)  (695 348)  LC_6 Logic Functioning bit
 (43 12)  (697 348)  (697 348)  LC_6 Logic Functioning bit
 (47 12)  (701 348)  (701 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (669 349)  (669 349)  routing T_13_21.tnr_op_0 <X> T_13_21.lc_trk_g3_0
 (17 13)  (671 349)  (671 349)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (676 349)  (676 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (680 349)  (680 349)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 349)  (683 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 349)  (690 349)  LC_6 Logic Functioning bit
 (38 13)  (692 349)  (692 349)  LC_6 Logic Functioning bit
 (1 14)  (655 350)  (655 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (663 350)  (663 350)  routing T_13_21.sp4_h_r_7 <X> T_13_21.sp4_h_l_47
 (10 14)  (664 350)  (664 350)  routing T_13_21.sp4_h_r_7 <X> T_13_21.sp4_h_l_47
 (14 14)  (668 350)  (668 350)  routing T_13_21.wire_logic_cluster/lc_4/out <X> T_13_21.lc_trk_g3_4
 (22 14)  (676 350)  (676 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (682 350)  (682 350)  routing T_13_21.lc_trk_g2_0 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 350)  (683 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 350)  (685 350)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 350)  (686 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 350)  (690 350)  LC_7 Logic Functioning bit
 (38 14)  (692 350)  (692 350)  LC_7 Logic Functioning bit
 (41 14)  (695 350)  (695 350)  LC_7 Logic Functioning bit
 (43 14)  (697 350)  (697 350)  LC_7 Logic Functioning bit
 (46 14)  (700 350)  (700 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (1 15)  (655 351)  (655 351)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (17 15)  (671 351)  (671 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (680 351)  (680 351)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 351)  (681 351)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 351)  (682 351)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 351)  (683 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 351)  (685 351)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 351)  (691 351)  LC_7 Logic Functioning bit
 (39 15)  (693 351)  (693 351)  LC_7 Logic Functioning bit
 (41 15)  (695 351)  (695 351)  LC_7 Logic Functioning bit
 (43 15)  (697 351)  (697 351)  LC_7 Logic Functioning bit


LogicTile_14_21

 (17 0)  (725 336)  (725 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (730 336)  (730 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (734 336)  (734 336)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 336)  (739 336)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (745 336)  (745 336)  LC_0 Logic Functioning bit
 (39 0)  (747 336)  (747 336)  LC_0 Logic Functioning bit
 (45 0)  (753 336)  (753 336)  LC_0 Logic Functioning bit
 (6 1)  (714 337)  (714 337)  routing T_14_21.sp4_h_l_37 <X> T_14_21.sp4_h_r_0
 (18 1)  (726 337)  (726 337)  routing T_14_21.sp4_r_v_b_34 <X> T_14_21.lc_trk_g0_1
 (21 1)  (729 337)  (729 337)  routing T_14_21.sp4_r_v_b_32 <X> T_14_21.lc_trk_g0_3
 (22 1)  (730 337)  (730 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (736 337)  (736 337)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 337)  (739 337)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 337)  (740 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (743 337)  (743 337)  routing T_14_21.lc_trk_g0_2 <X> T_14_21.input_2_0
 (36 1)  (744 337)  (744 337)  LC_0 Logic Functioning bit
 (37 1)  (745 337)  (745 337)  LC_0 Logic Functioning bit
 (39 1)  (747 337)  (747 337)  LC_0 Logic Functioning bit
 (43 1)  (751 337)  (751 337)  LC_0 Logic Functioning bit
 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (719 338)  (719 338)  routing T_14_21.sp4_h_r_8 <X> T_14_21.sp4_v_t_39
 (13 2)  (721 338)  (721 338)  routing T_14_21.sp4_h_r_8 <X> T_14_21.sp4_v_t_39
 (14 2)  (722 338)  (722 338)  routing T_14_21.sp4_v_t_1 <X> T_14_21.lc_trk_g0_4
 (22 2)  (730 338)  (730 338)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 338)  (732 338)  routing T_14_21.top_op_7 <X> T_14_21.lc_trk_g0_7
 (28 2)  (736 338)  (736 338)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 338)  (738 338)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 338)  (739 338)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 338)  (741 338)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 338)  (742 338)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 338)  (745 338)  LC_1 Logic Functioning bit
 (39 2)  (747 338)  (747 338)  LC_1 Logic Functioning bit
 (45 2)  (753 338)  (753 338)  LC_1 Logic Functioning bit
 (8 3)  (716 339)  (716 339)  routing T_14_21.sp4_h_r_1 <X> T_14_21.sp4_v_t_36
 (9 3)  (717 339)  (717 339)  routing T_14_21.sp4_h_r_1 <X> T_14_21.sp4_v_t_36
 (12 3)  (720 339)  (720 339)  routing T_14_21.sp4_h_r_8 <X> T_14_21.sp4_v_t_39
 (14 3)  (722 339)  (722 339)  routing T_14_21.sp4_v_t_1 <X> T_14_21.lc_trk_g0_4
 (16 3)  (724 339)  (724 339)  routing T_14_21.sp4_v_t_1 <X> T_14_21.lc_trk_g0_4
 (17 3)  (725 339)  (725 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (729 339)  (729 339)  routing T_14_21.top_op_7 <X> T_14_21.lc_trk_g0_7
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 339)  (739 339)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 339)  (740 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (742 339)  (742 339)  routing T_14_21.lc_trk_g1_0 <X> T_14_21.input_2_1
 (36 3)  (744 339)  (744 339)  LC_1 Logic Functioning bit
 (37 3)  (745 339)  (745 339)  LC_1 Logic Functioning bit
 (38 3)  (746 339)  (746 339)  LC_1 Logic Functioning bit
 (42 3)  (750 339)  (750 339)  LC_1 Logic Functioning bit
 (1 4)  (709 340)  (709 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (722 340)  (722 340)  routing T_14_21.wire_logic_cluster/lc_0/out <X> T_14_21.lc_trk_g1_0
 (17 4)  (725 340)  (725 340)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (726 340)  (726 340)  routing T_14_21.wire_logic_cluster/lc_1/out <X> T_14_21.lc_trk_g1_1
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (734 340)  (734 340)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (745 340)  (745 340)  LC_2 Logic Functioning bit
 (39 4)  (747 340)  (747 340)  LC_2 Logic Functioning bit
 (45 4)  (753 340)  (753 340)  LC_2 Logic Functioning bit
 (0 5)  (708 341)  (708 341)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (1 5)  (709 341)  (709 341)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (6 5)  (714 341)  (714 341)  routing T_14_21.sp4_h_l_38 <X> T_14_21.sp4_h_r_3
 (11 5)  (719 341)  (719 341)  routing T_14_21.sp4_h_l_40 <X> T_14_21.sp4_h_r_5
 (17 5)  (725 341)  (725 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (729 341)  (729 341)  routing T_14_21.sp4_r_v_b_27 <X> T_14_21.lc_trk_g1_3
 (28 5)  (736 341)  (736 341)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 341)  (739 341)  routing T_14_21.lc_trk_g0_3 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 341)  (740 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (742 341)  (742 341)  routing T_14_21.lc_trk_g1_1 <X> T_14_21.input_2_2
 (36 5)  (744 341)  (744 341)  LC_2 Logic Functioning bit
 (37 5)  (745 341)  (745 341)  LC_2 Logic Functioning bit
 (39 5)  (747 341)  (747 341)  LC_2 Logic Functioning bit
 (43 5)  (751 341)  (751 341)  LC_2 Logic Functioning bit
 (6 6)  (714 342)  (714 342)  routing T_14_21.sp4_v_b_0 <X> T_14_21.sp4_v_t_38
 (8 6)  (716 342)  (716 342)  routing T_14_21.sp4_h_r_8 <X> T_14_21.sp4_h_l_41
 (10 6)  (718 342)  (718 342)  routing T_14_21.sp4_h_r_8 <X> T_14_21.sp4_h_l_41
 (17 6)  (725 342)  (725 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 342)  (726 342)  routing T_14_21.wire_logic_cluster/lc_5/out <X> T_14_21.lc_trk_g1_5
 (25 6)  (733 342)  (733 342)  routing T_14_21.wire_logic_cluster/lc_6/out <X> T_14_21.lc_trk_g1_6
 (28 6)  (736 342)  (736 342)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 342)  (737 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 342)  (738 342)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 342)  (741 342)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 342)  (745 342)  LC_3 Logic Functioning bit
 (41 6)  (749 342)  (749 342)  LC_3 Logic Functioning bit
 (43 6)  (751 342)  (751 342)  LC_3 Logic Functioning bit
 (45 6)  (753 342)  (753 342)  LC_3 Logic Functioning bit
 (5 7)  (713 343)  (713 343)  routing T_14_21.sp4_v_b_0 <X> T_14_21.sp4_v_t_38
 (22 7)  (730 343)  (730 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (736 343)  (736 343)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 343)  (737 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 343)  (739 343)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 343)  (740 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (741 343)  (741 343)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.input_2_3
 (34 7)  (742 343)  (742 343)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.input_2_3
 (35 7)  (743 343)  (743 343)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.input_2_3
 (37 7)  (745 343)  (745 343)  LC_3 Logic Functioning bit
 (40 7)  (748 343)  (748 343)  LC_3 Logic Functioning bit
 (42 7)  (750 343)  (750 343)  LC_3 Logic Functioning bit
 (51 7)  (759 343)  (759 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (712 344)  (712 344)  routing T_14_21.sp4_v_t_43 <X> T_14_21.sp4_v_b_6
 (15 8)  (723 344)  (723 344)  routing T_14_21.sp4_h_r_33 <X> T_14_21.lc_trk_g2_1
 (16 8)  (724 344)  (724 344)  routing T_14_21.sp4_h_r_33 <X> T_14_21.lc_trk_g2_1
 (17 8)  (725 344)  (725 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 344)  (726 344)  routing T_14_21.sp4_h_r_33 <X> T_14_21.lc_trk_g2_1
 (21 8)  (729 344)  (729 344)  routing T_14_21.sp4_v_t_22 <X> T_14_21.lc_trk_g2_3
 (22 8)  (730 344)  (730 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (731 344)  (731 344)  routing T_14_21.sp4_v_t_22 <X> T_14_21.lc_trk_g2_3
 (26 8)  (734 344)  (734 344)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 344)  (741 344)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 344)  (742 344)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 344)  (743 344)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.input_2_4
 (37 8)  (745 344)  (745 344)  LC_4 Logic Functioning bit
 (39 8)  (747 344)  (747 344)  LC_4 Logic Functioning bit
 (45 8)  (753 344)  (753 344)  LC_4 Logic Functioning bit
 (21 9)  (729 345)  (729 345)  routing T_14_21.sp4_v_t_22 <X> T_14_21.lc_trk_g2_3
 (22 9)  (730 345)  (730 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (733 345)  (733 345)  routing T_14_21.sp4_r_v_b_34 <X> T_14_21.lc_trk_g2_2
 (28 9)  (736 345)  (736 345)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 345)  (737 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 345)  (740 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (741 345)  (741 345)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.input_2_4
 (35 9)  (743 345)  (743 345)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.input_2_4
 (36 9)  (744 345)  (744 345)  LC_4 Logic Functioning bit
 (37 9)  (745 345)  (745 345)  LC_4 Logic Functioning bit
 (39 9)  (747 345)  (747 345)  LC_4 Logic Functioning bit
 (43 9)  (751 345)  (751 345)  LC_4 Logic Functioning bit
 (8 10)  (716 346)  (716 346)  routing T_14_21.sp4_v_t_42 <X> T_14_21.sp4_h_l_42
 (9 10)  (717 346)  (717 346)  routing T_14_21.sp4_v_t_42 <X> T_14_21.sp4_h_l_42
 (14 10)  (722 346)  (722 346)  routing T_14_21.sp4_v_b_36 <X> T_14_21.lc_trk_g2_4
 (15 10)  (723 346)  (723 346)  routing T_14_21.sp4_v_t_32 <X> T_14_21.lc_trk_g2_5
 (16 10)  (724 346)  (724 346)  routing T_14_21.sp4_v_t_32 <X> T_14_21.lc_trk_g2_5
 (17 10)  (725 346)  (725 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (733 346)  (733 346)  routing T_14_21.sp4_v_b_38 <X> T_14_21.lc_trk_g2_6
 (26 10)  (734 346)  (734 346)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 346)  (736 346)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 346)  (739 346)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 346)  (743 346)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.input_2_5
 (37 10)  (745 346)  (745 346)  LC_5 Logic Functioning bit
 (39 10)  (747 346)  (747 346)  LC_5 Logic Functioning bit
 (45 10)  (753 346)  (753 346)  LC_5 Logic Functioning bit
 (14 11)  (722 347)  (722 347)  routing T_14_21.sp4_v_b_36 <X> T_14_21.lc_trk_g2_4
 (16 11)  (724 347)  (724 347)  routing T_14_21.sp4_v_b_36 <X> T_14_21.lc_trk_g2_4
 (17 11)  (725 347)  (725 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (730 347)  (730 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 347)  (731 347)  routing T_14_21.sp4_v_b_38 <X> T_14_21.lc_trk_g2_6
 (25 11)  (733 347)  (733 347)  routing T_14_21.sp4_v_b_38 <X> T_14_21.lc_trk_g2_6
 (28 11)  (736 347)  (736 347)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 347)  (738 347)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 347)  (740 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 347)  (741 347)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.input_2_5
 (34 11)  (742 347)  (742 347)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.input_2_5
 (36 11)  (744 347)  (744 347)  LC_5 Logic Functioning bit
 (37 11)  (745 347)  (745 347)  LC_5 Logic Functioning bit
 (39 11)  (747 347)  (747 347)  LC_5 Logic Functioning bit
 (43 11)  (751 347)  (751 347)  LC_5 Logic Functioning bit
 (5 12)  (713 348)  (713 348)  routing T_14_21.sp4_h_l_43 <X> T_14_21.sp4_h_r_9
 (8 12)  (716 348)  (716 348)  routing T_14_21.sp4_h_l_47 <X> T_14_21.sp4_h_r_10
 (14 12)  (722 348)  (722 348)  routing T_14_21.rgt_op_0 <X> T_14_21.lc_trk_g3_0
 (21 12)  (729 348)  (729 348)  routing T_14_21.sp4_v_t_14 <X> T_14_21.lc_trk_g3_3
 (22 12)  (730 348)  (730 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (731 348)  (731 348)  routing T_14_21.sp4_v_t_14 <X> T_14_21.lc_trk_g3_3
 (25 12)  (733 348)  (733 348)  routing T_14_21.wire_logic_cluster/lc_2/out <X> T_14_21.lc_trk_g3_2
 (26 12)  (734 348)  (734 348)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 348)  (737 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 348)  (741 348)  routing T_14_21.lc_trk_g2_3 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 348)  (743 348)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.input_2_6
 (37 12)  (745 348)  (745 348)  LC_6 Logic Functioning bit
 (39 12)  (747 348)  (747 348)  LC_6 Logic Functioning bit
 (45 12)  (753 348)  (753 348)  LC_6 Logic Functioning bit
 (4 13)  (712 349)  (712 349)  routing T_14_21.sp4_h_l_43 <X> T_14_21.sp4_h_r_9
 (8 13)  (716 349)  (716 349)  routing T_14_21.sp4_h_l_41 <X> T_14_21.sp4_v_b_10
 (9 13)  (717 349)  (717 349)  routing T_14_21.sp4_h_l_41 <X> T_14_21.sp4_v_b_10
 (10 13)  (718 349)  (718 349)  routing T_14_21.sp4_h_l_41 <X> T_14_21.sp4_v_b_10
 (15 13)  (723 349)  (723 349)  routing T_14_21.rgt_op_0 <X> T_14_21.lc_trk_g3_0
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (730 349)  (730 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (736 349)  (736 349)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 349)  (737 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 349)  (739 349)  routing T_14_21.lc_trk_g2_3 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 349)  (740 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (742 349)  (742 349)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.input_2_6
 (36 13)  (744 349)  (744 349)  LC_6 Logic Functioning bit
 (37 13)  (745 349)  (745 349)  LC_6 Logic Functioning bit
 (39 13)  (747 349)  (747 349)  LC_6 Logic Functioning bit
 (43 13)  (751 349)  (751 349)  LC_6 Logic Functioning bit
 (14 14)  (722 350)  (722 350)  routing T_14_21.wire_logic_cluster/lc_4/out <X> T_14_21.lc_trk_g3_4
 (22 14)  (730 350)  (730 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (731 350)  (731 350)  routing T_14_21.sp4_h_r_31 <X> T_14_21.lc_trk_g3_7
 (24 14)  (732 350)  (732 350)  routing T_14_21.sp4_h_r_31 <X> T_14_21.lc_trk_g3_7
 (26 14)  (734 350)  (734 350)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 350)  (736 350)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 350)  (741 350)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 350)  (742 350)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 350)  (743 350)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.input_2_7
 (37 14)  (745 350)  (745 350)  LC_7 Logic Functioning bit
 (39 14)  (747 350)  (747 350)  LC_7 Logic Functioning bit
 (45 14)  (753 350)  (753 350)  LC_7 Logic Functioning bit
 (52 14)  (760 350)  (760 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (725 351)  (725 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (729 351)  (729 351)  routing T_14_21.sp4_h_r_31 <X> T_14_21.lc_trk_g3_7
 (28 15)  (736 351)  (736 351)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 351)  (738 351)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 351)  (739 351)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 351)  (740 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (742 351)  (742 351)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.input_2_7
 (35 15)  (743 351)  (743 351)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.input_2_7
 (36 15)  (744 351)  (744 351)  LC_7 Logic Functioning bit
 (37 15)  (745 351)  (745 351)  LC_7 Logic Functioning bit
 (39 15)  (747 351)  (747 351)  LC_7 Logic Functioning bit
 (43 15)  (751 351)  (751 351)  LC_7 Logic Functioning bit


LogicTile_15_21

 (15 0)  (777 336)  (777 336)  routing T_15_21.sp4_v_b_17 <X> T_15_21.lc_trk_g0_1
 (16 0)  (778 336)  (778 336)  routing T_15_21.sp4_v_b_17 <X> T_15_21.lc_trk_g0_1
 (17 0)  (779 336)  (779 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (783 336)  (783 336)  routing T_15_21.wire_logic_cluster/lc_3/out <X> T_15_21.lc_trk_g0_3
 (22 0)  (784 336)  (784 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (787 336)  (787 336)  routing T_15_21.wire_logic_cluster/lc_2/out <X> T_15_21.lc_trk_g0_2
 (26 0)  (788 336)  (788 336)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 336)  (789 336)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 336)  (790 336)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 336)  (792 336)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 336)  (795 336)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 336)  (796 336)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 336)  (798 336)  LC_0 Logic Functioning bit
 (38 0)  (800 336)  (800 336)  LC_0 Logic Functioning bit
 (43 0)  (805 336)  (805 336)  LC_0 Logic Functioning bit
 (45 0)  (807 336)  (807 336)  LC_0 Logic Functioning bit
 (11 1)  (773 337)  (773 337)  routing T_15_21.sp4_h_l_43 <X> T_15_21.sp4_h_r_2
 (13 1)  (775 337)  (775 337)  routing T_15_21.sp4_h_l_43 <X> T_15_21.sp4_h_r_2
 (15 1)  (777 337)  (777 337)  routing T_15_21.bot_op_0 <X> T_15_21.lc_trk_g0_0
 (17 1)  (779 337)  (779 337)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (784 337)  (784 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 337)  (794 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (795 337)  (795 337)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.input_2_0
 (35 1)  (797 337)  (797 337)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.input_2_0
 (39 1)  (801 337)  (801 337)  LC_0 Logic Functioning bit
 (48 1)  (810 337)  (810 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 338)  (776 338)  routing T_15_21.sp4_h_l_1 <X> T_15_21.lc_trk_g0_4
 (16 2)  (778 338)  (778 338)  routing T_15_21.sp4_v_b_13 <X> T_15_21.lc_trk_g0_5
 (17 2)  (779 338)  (779 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (780 338)  (780 338)  routing T_15_21.sp4_v_b_13 <X> T_15_21.lc_trk_g0_5
 (21 2)  (783 338)  (783 338)  routing T_15_21.sp4_h_l_10 <X> T_15_21.lc_trk_g0_7
 (22 2)  (784 338)  (784 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (785 338)  (785 338)  routing T_15_21.sp4_h_l_10 <X> T_15_21.lc_trk_g0_7
 (24 2)  (786 338)  (786 338)  routing T_15_21.sp4_h_l_10 <X> T_15_21.lc_trk_g0_7
 (6 3)  (768 339)  (768 339)  routing T_15_21.sp4_h_r_0 <X> T_15_21.sp4_h_l_37
 (12 3)  (774 339)  (774 339)  routing T_15_21.sp4_h_l_39 <X> T_15_21.sp4_v_t_39
 (15 3)  (777 339)  (777 339)  routing T_15_21.sp4_h_l_1 <X> T_15_21.lc_trk_g0_4
 (16 3)  (778 339)  (778 339)  routing T_15_21.sp4_h_l_1 <X> T_15_21.lc_trk_g0_4
 (17 3)  (779 339)  (779 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (780 339)  (780 339)  routing T_15_21.sp4_v_b_13 <X> T_15_21.lc_trk_g0_5
 (21 3)  (783 339)  (783 339)  routing T_15_21.sp4_h_l_10 <X> T_15_21.lc_trk_g0_7
 (21 4)  (783 340)  (783 340)  routing T_15_21.sp4_h_r_11 <X> T_15_21.lc_trk_g1_3
 (22 4)  (784 340)  (784 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (785 340)  (785 340)  routing T_15_21.sp4_h_r_11 <X> T_15_21.lc_trk_g1_3
 (24 4)  (786 340)  (786 340)  routing T_15_21.sp4_h_r_11 <X> T_15_21.lc_trk_g1_3
 (28 4)  (790 340)  (790 340)  routing T_15_21.lc_trk_g2_1 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 340)  (796 340)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 340)  (798 340)  LC_2 Logic Functioning bit
 (38 4)  (800 340)  (800 340)  LC_2 Logic Functioning bit
 (41 4)  (803 340)  (803 340)  LC_2 Logic Functioning bit
 (43 4)  (805 340)  (805 340)  LC_2 Logic Functioning bit
 (45 4)  (807 340)  (807 340)  LC_2 Logic Functioning bit
 (52 4)  (814 340)  (814 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (8 5)  (770 341)  (770 341)  routing T_15_21.sp4_h_l_41 <X> T_15_21.sp4_v_b_4
 (9 5)  (771 341)  (771 341)  routing T_15_21.sp4_h_l_41 <X> T_15_21.sp4_v_b_4
 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (784 341)  (784 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (787 341)  (787 341)  routing T_15_21.sp4_r_v_b_26 <X> T_15_21.lc_trk_g1_2
 (26 5)  (788 341)  (788 341)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 341)  (791 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 341)  (793 341)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 341)  (798 341)  LC_2 Logic Functioning bit
 (38 5)  (800 341)  (800 341)  LC_2 Logic Functioning bit
 (40 5)  (802 341)  (802 341)  LC_2 Logic Functioning bit
 (42 5)  (804 341)  (804 341)  LC_2 Logic Functioning bit
 (11 6)  (773 342)  (773 342)  routing T_15_21.sp4_h_l_37 <X> T_15_21.sp4_v_t_40
 (14 6)  (776 342)  (776 342)  routing T_15_21.wire_logic_cluster/lc_4/out <X> T_15_21.lc_trk_g1_4
 (28 6)  (790 342)  (790 342)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 342)  (793 342)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (797 342)  (797 342)  routing T_15_21.lc_trk_g0_5 <X> T_15_21.input_2_3
 (36 6)  (798 342)  (798 342)  LC_3 Logic Functioning bit
 (45 6)  (807 342)  (807 342)  LC_3 Logic Functioning bit
 (17 7)  (779 343)  (779 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (788 343)  (788 343)  routing T_15_21.lc_trk_g0_3 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 343)  (791 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 343)  (792 343)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 343)  (794 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (798 343)  (798 343)  LC_3 Logic Functioning bit
 (37 7)  (799 343)  (799 343)  LC_3 Logic Functioning bit
 (39 7)  (801 343)  (801 343)  LC_3 Logic Functioning bit
 (48 7)  (810 343)  (810 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (815 343)  (815 343)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (6 8)  (768 344)  (768 344)  routing T_15_21.sp4_v_t_38 <X> T_15_21.sp4_v_b_6
 (16 8)  (778 344)  (778 344)  routing T_15_21.sp4_v_b_33 <X> T_15_21.lc_trk_g2_1
 (17 8)  (779 344)  (779 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (780 344)  (780 344)  routing T_15_21.sp4_v_b_33 <X> T_15_21.lc_trk_g2_1
 (22 8)  (784 344)  (784 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (785 344)  (785 344)  routing T_15_21.sp4_h_r_27 <X> T_15_21.lc_trk_g2_3
 (24 8)  (786 344)  (786 344)  routing T_15_21.sp4_h_r_27 <X> T_15_21.lc_trk_g2_3
 (28 8)  (790 344)  (790 344)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 344)  (793 344)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 344)  (796 344)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 344)  (799 344)  LC_4 Logic Functioning bit
 (38 8)  (800 344)  (800 344)  LC_4 Logic Functioning bit
 (39 8)  (801 344)  (801 344)  LC_4 Logic Functioning bit
 (41 8)  (803 344)  (803 344)  LC_4 Logic Functioning bit
 (45 8)  (807 344)  (807 344)  LC_4 Logic Functioning bit
 (5 9)  (767 345)  (767 345)  routing T_15_21.sp4_v_t_38 <X> T_15_21.sp4_v_b_6
 (16 9)  (778 345)  (778 345)  routing T_15_21.sp12_v_b_8 <X> T_15_21.lc_trk_g2_0
 (17 9)  (779 345)  (779 345)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (780 345)  (780 345)  routing T_15_21.sp4_v_b_33 <X> T_15_21.lc_trk_g2_1
 (21 9)  (783 345)  (783 345)  routing T_15_21.sp4_h_r_27 <X> T_15_21.lc_trk_g2_3
 (22 9)  (784 345)  (784 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (785 345)  (785 345)  routing T_15_21.sp4_h_l_15 <X> T_15_21.lc_trk_g2_2
 (24 9)  (786 345)  (786 345)  routing T_15_21.sp4_h_l_15 <X> T_15_21.lc_trk_g2_2
 (25 9)  (787 345)  (787 345)  routing T_15_21.sp4_h_l_15 <X> T_15_21.lc_trk_g2_2
 (26 9)  (788 345)  (788 345)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 345)  (789 345)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 345)  (791 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 345)  (792 345)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 345)  (794 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (795 345)  (795 345)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.input_2_4
 (34 9)  (796 345)  (796 345)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.input_2_4
 (36 9)  (798 345)  (798 345)  LC_4 Logic Functioning bit
 (38 9)  (800 345)  (800 345)  LC_4 Logic Functioning bit
 (48 9)  (810 345)  (810 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (783 346)  (783 346)  routing T_15_21.wire_logic_cluster/lc_7/out <X> T_15_21.lc_trk_g2_7
 (22 10)  (784 346)  (784 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 346)  (795 346)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 346)  (797 346)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.input_2_5
 (36 10)  (798 346)  (798 346)  LC_5 Logic Functioning bit
 (41 10)  (803 346)  (803 346)  LC_5 Logic Functioning bit
 (43 10)  (805 346)  (805 346)  LC_5 Logic Functioning bit
 (8 11)  (770 347)  (770 347)  routing T_15_21.sp4_h_r_7 <X> T_15_21.sp4_v_t_42
 (9 11)  (771 347)  (771 347)  routing T_15_21.sp4_h_r_7 <X> T_15_21.sp4_v_t_42
 (27 11)  (789 347)  (789 347)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 347)  (794 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (797 347)  (797 347)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.input_2_5
 (36 11)  (798 347)  (798 347)  LC_5 Logic Functioning bit
 (37 11)  (799 347)  (799 347)  LC_5 Logic Functioning bit
 (38 11)  (800 347)  (800 347)  LC_5 Logic Functioning bit
 (40 11)  (802 347)  (802 347)  LC_5 Logic Functioning bit
 (42 11)  (804 347)  (804 347)  LC_5 Logic Functioning bit
 (13 12)  (775 348)  (775 348)  routing T_15_21.sp4_v_t_46 <X> T_15_21.sp4_v_b_11
 (14 12)  (776 348)  (776 348)  routing T_15_21.wire_logic_cluster/lc_0/out <X> T_15_21.lc_trk_g3_0
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (28 12)  (790 348)  (790 348)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 348)  (792 348)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 348)  (795 348)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 348)  (796 348)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 348)  (798 348)  LC_6 Logic Functioning bit
 (37 12)  (799 348)  (799 348)  LC_6 Logic Functioning bit
 (43 12)  (805 348)  (805 348)  LC_6 Logic Functioning bit
 (50 12)  (812 348)  (812 348)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (779 349)  (779 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (780 349)  (780 349)  routing T_15_21.sp4_r_v_b_41 <X> T_15_21.lc_trk_g3_1
 (19 13)  (781 349)  (781 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (784 349)  (784 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (785 349)  (785 349)  routing T_15_21.sp12_v_b_18 <X> T_15_21.lc_trk_g3_2
 (25 13)  (787 349)  (787 349)  routing T_15_21.sp12_v_b_18 <X> T_15_21.lc_trk_g3_2
 (28 13)  (790 349)  (790 349)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 349)  (792 349)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 349)  (793 349)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 349)  (798 349)  LC_6 Logic Functioning bit
 (37 13)  (799 349)  (799 349)  LC_6 Logic Functioning bit
 (38 13)  (800 349)  (800 349)  LC_6 Logic Functioning bit
 (41 13)  (803 349)  (803 349)  LC_6 Logic Functioning bit
 (42 13)  (804 349)  (804 349)  LC_6 Logic Functioning bit
 (26 14)  (788 350)  (788 350)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 350)  (789 350)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 350)  (790 350)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 350)  (791 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 350)  (796 350)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 350)  (799 350)  LC_7 Logic Functioning bit
 (41 14)  (803 350)  (803 350)  LC_7 Logic Functioning bit
 (43 14)  (805 350)  (805 350)  LC_7 Logic Functioning bit
 (45 14)  (807 350)  (807 350)  LC_7 Logic Functioning bit
 (14 15)  (776 351)  (776 351)  routing T_15_21.sp4_r_v_b_44 <X> T_15_21.lc_trk_g3_4
 (17 15)  (779 351)  (779 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (788 351)  (788 351)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 351)  (790 351)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 351)  (791 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 351)  (793 351)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 351)  (794 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (37 15)  (799 351)  (799 351)  LC_7 Logic Functioning bit
 (40 15)  (802 351)  (802 351)  LC_7 Logic Functioning bit
 (42 15)  (804 351)  (804 351)  LC_7 Logic Functioning bit


LogicTile_16_21

 (8 0)  (824 336)  (824 336)  routing T_16_21.sp4_v_b_1 <X> T_16_21.sp4_h_r_1
 (9 0)  (825 336)  (825 336)  routing T_16_21.sp4_v_b_1 <X> T_16_21.sp4_h_r_1
 (14 0)  (830 336)  (830 336)  routing T_16_21.sp12_h_r_0 <X> T_16_21.lc_trk_g0_0
 (22 0)  (838 336)  (838 336)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 336)  (840 336)  routing T_16_21.top_op_3 <X> T_16_21.lc_trk_g0_3
 (26 0)  (842 336)  (842 336)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 336)  (846 336)  routing T_16_21.lc_trk_g0_5 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 336)  (850 336)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (38 0)  (854 336)  (854 336)  LC_0 Logic Functioning bit
 (45 0)  (861 336)  (861 336)  LC_0 Logic Functioning bit
 (46 0)  (862 336)  (862 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (830 337)  (830 337)  routing T_16_21.sp12_h_r_0 <X> T_16_21.lc_trk_g0_0
 (15 1)  (831 337)  (831 337)  routing T_16_21.sp12_h_r_0 <X> T_16_21.lc_trk_g0_0
 (17 1)  (833 337)  (833 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (21 1)  (837 337)  (837 337)  routing T_16_21.top_op_3 <X> T_16_21.lc_trk_g0_3
 (22 1)  (838 337)  (838 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (839 337)  (839 337)  routing T_16_21.sp4_h_r_2 <X> T_16_21.lc_trk_g0_2
 (24 1)  (840 337)  (840 337)  routing T_16_21.sp4_h_r_2 <X> T_16_21.lc_trk_g0_2
 (25 1)  (841 337)  (841 337)  routing T_16_21.sp4_h_r_2 <X> T_16_21.lc_trk_g0_2
 (26 1)  (842 337)  (842 337)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 337)  (845 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 337)  (848 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (849 337)  (849 337)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.input_2_0
 (34 1)  (850 337)  (850 337)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.input_2_0
 (37 1)  (853 337)  (853 337)  LC_0 Logic Functioning bit
 (38 1)  (854 337)  (854 337)  LC_0 Logic Functioning bit
 (39 1)  (855 337)  (855 337)  LC_0 Logic Functioning bit
 (40 1)  (856 337)  (856 337)  LC_0 Logic Functioning bit
 (42 1)  (858 337)  (858 337)  LC_0 Logic Functioning bit
 (46 1)  (862 337)  (862 337)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (824 338)  (824 338)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_h_l_36
 (9 2)  (825 338)  (825 338)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_h_l_36
 (10 2)  (826 338)  (826 338)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_h_l_36
 (14 2)  (830 338)  (830 338)  routing T_16_21.lft_op_4 <X> T_16_21.lc_trk_g0_4
 (17 2)  (833 338)  (833 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (841 338)  (841 338)  routing T_16_21.sp12_h_l_5 <X> T_16_21.lc_trk_g0_6
 (26 2)  (842 338)  (842 338)  routing T_16_21.lc_trk_g0_5 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 338)  (845 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (854 338)  (854 338)  LC_1 Logic Functioning bit
 (46 2)  (862 338)  (862 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (863 338)  (863 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (15 3)  (831 339)  (831 339)  routing T_16_21.lft_op_4 <X> T_16_21.lc_trk_g0_4
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (834 339)  (834 339)  routing T_16_21.sp4_r_v_b_29 <X> T_16_21.lc_trk_g0_5
 (22 3)  (838 339)  (838 339)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (840 339)  (840 339)  routing T_16_21.sp12_h_l_5 <X> T_16_21.lc_trk_g0_6
 (25 3)  (841 339)  (841 339)  routing T_16_21.sp12_h_l_5 <X> T_16_21.lc_trk_g0_6
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 339)  (847 339)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 339)  (848 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (849 339)  (849 339)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.input_2_1
 (34 3)  (850 339)  (850 339)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.input_2_1
 (36 3)  (852 339)  (852 339)  LC_1 Logic Functioning bit
 (38 3)  (854 339)  (854 339)  LC_1 Logic Functioning bit
 (39 3)  (855 339)  (855 339)  LC_1 Logic Functioning bit
 (41 3)  (857 339)  (857 339)  LC_1 Logic Functioning bit
 (43 3)  (859 339)  (859 339)  LC_1 Logic Functioning bit
 (12 4)  (828 340)  (828 340)  routing T_16_21.sp4_v_t_40 <X> T_16_21.sp4_h_r_5
 (15 4)  (831 340)  (831 340)  routing T_16_21.sp4_h_r_1 <X> T_16_21.lc_trk_g1_1
 (16 4)  (832 340)  (832 340)  routing T_16_21.sp4_h_r_1 <X> T_16_21.lc_trk_g1_1
 (17 4)  (833 340)  (833 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (842 340)  (842 340)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 340)  (844 340)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 340)  (845 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 340)  (847 340)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 340)  (849 340)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 340)  (850 340)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 340)  (851 340)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.input_2_2
 (37 4)  (853 340)  (853 340)  LC_2 Logic Functioning bit
 (38 4)  (854 340)  (854 340)  LC_2 Logic Functioning bit
 (39 4)  (855 340)  (855 340)  LC_2 Logic Functioning bit
 (41 4)  (857 340)  (857 340)  LC_2 Logic Functioning bit
 (42 4)  (858 340)  (858 340)  LC_2 Logic Functioning bit
 (43 4)  (859 340)  (859 340)  LC_2 Logic Functioning bit
 (6 5)  (822 341)  (822 341)  routing T_16_21.sp4_h_l_38 <X> T_16_21.sp4_h_r_3
 (16 5)  (832 341)  (832 341)  routing T_16_21.sp12_h_r_8 <X> T_16_21.lc_trk_g1_0
 (17 5)  (833 341)  (833 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (834 341)  (834 341)  routing T_16_21.sp4_h_r_1 <X> T_16_21.lc_trk_g1_1
 (26 5)  (842 341)  (842 341)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 341)  (843 341)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 341)  (844 341)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 341)  (845 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 341)  (847 341)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 341)  (848 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (849 341)  (849 341)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.input_2_2
 (35 5)  (851 341)  (851 341)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.input_2_2
 (36 5)  (852 341)  (852 341)  LC_2 Logic Functioning bit
 (37 5)  (853 341)  (853 341)  LC_2 Logic Functioning bit
 (39 5)  (855 341)  (855 341)  LC_2 Logic Functioning bit
 (40 5)  (856 341)  (856 341)  LC_2 Logic Functioning bit
 (41 5)  (857 341)  (857 341)  LC_2 Logic Functioning bit
 (43 5)  (859 341)  (859 341)  LC_2 Logic Functioning bit
 (17 6)  (833 342)  (833 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (838 342)  (838 342)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (839 342)  (839 342)  routing T_16_21.sp12_h_l_12 <X> T_16_21.lc_trk_g1_7
 (25 6)  (841 342)  (841 342)  routing T_16_21.sp4_h_l_11 <X> T_16_21.lc_trk_g1_6
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 342)  (846 342)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 342)  (849 342)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 342)  (850 342)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 342)  (852 342)  LC_3 Logic Functioning bit
 (37 6)  (853 342)  (853 342)  LC_3 Logic Functioning bit
 (38 6)  (854 342)  (854 342)  LC_3 Logic Functioning bit
 (39 6)  (855 342)  (855 342)  LC_3 Logic Functioning bit
 (42 6)  (858 342)  (858 342)  LC_3 Logic Functioning bit
 (43 6)  (859 342)  (859 342)  LC_3 Logic Functioning bit
 (50 6)  (866 342)  (866 342)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (830 343)  (830 343)  routing T_16_21.sp4_h_r_4 <X> T_16_21.lc_trk_g1_4
 (15 7)  (831 343)  (831 343)  routing T_16_21.sp4_h_r_4 <X> T_16_21.lc_trk_g1_4
 (16 7)  (832 343)  (832 343)  routing T_16_21.sp4_h_r_4 <X> T_16_21.lc_trk_g1_4
 (17 7)  (833 343)  (833 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (834 343)  (834 343)  routing T_16_21.sp4_r_v_b_29 <X> T_16_21.lc_trk_g1_5
 (22 7)  (838 343)  (838 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (839 343)  (839 343)  routing T_16_21.sp4_h_l_11 <X> T_16_21.lc_trk_g1_6
 (24 7)  (840 343)  (840 343)  routing T_16_21.sp4_h_l_11 <X> T_16_21.lc_trk_g1_6
 (25 7)  (841 343)  (841 343)  routing T_16_21.sp4_h_l_11 <X> T_16_21.lc_trk_g1_6
 (26 7)  (842 343)  (842 343)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 343)  (844 343)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 343)  (847 343)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 343)  (852 343)  LC_3 Logic Functioning bit
 (37 7)  (853 343)  (853 343)  LC_3 Logic Functioning bit
 (38 7)  (854 343)  (854 343)  LC_3 Logic Functioning bit
 (39 7)  (855 343)  (855 343)  LC_3 Logic Functioning bit
 (40 7)  (856 343)  (856 343)  LC_3 Logic Functioning bit
 (41 7)  (857 343)  (857 343)  LC_3 Logic Functioning bit
 (42 7)  (858 343)  (858 343)  LC_3 Logic Functioning bit
 (43 7)  (859 343)  (859 343)  LC_3 Logic Functioning bit
 (5 8)  (821 344)  (821 344)  routing T_16_21.sp4_v_b_0 <X> T_16_21.sp4_h_r_6
 (16 8)  (832 344)  (832 344)  routing T_16_21.sp4_v_b_33 <X> T_16_21.lc_trk_g2_1
 (17 8)  (833 344)  (833 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (834 344)  (834 344)  routing T_16_21.sp4_v_b_33 <X> T_16_21.lc_trk_g2_1
 (21 8)  (837 344)  (837 344)  routing T_16_21.sp4_h_r_43 <X> T_16_21.lc_trk_g2_3
 (22 8)  (838 344)  (838 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (839 344)  (839 344)  routing T_16_21.sp4_h_r_43 <X> T_16_21.lc_trk_g2_3
 (24 8)  (840 344)  (840 344)  routing T_16_21.sp4_h_r_43 <X> T_16_21.lc_trk_g2_3
 (26 8)  (842 344)  (842 344)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 344)  (845 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 344)  (847 344)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 344)  (848 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 344)  (850 344)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 344)  (852 344)  LC_4 Logic Functioning bit
 (37 8)  (853 344)  (853 344)  LC_4 Logic Functioning bit
 (38 8)  (854 344)  (854 344)  LC_4 Logic Functioning bit
 (39 8)  (855 344)  (855 344)  LC_4 Logic Functioning bit
 (41 8)  (857 344)  (857 344)  LC_4 Logic Functioning bit
 (42 8)  (858 344)  (858 344)  LC_4 Logic Functioning bit
 (43 8)  (859 344)  (859 344)  LC_4 Logic Functioning bit
 (50 8)  (866 344)  (866 344)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (820 345)  (820 345)  routing T_16_21.sp4_v_b_0 <X> T_16_21.sp4_h_r_6
 (6 9)  (822 345)  (822 345)  routing T_16_21.sp4_v_b_0 <X> T_16_21.sp4_h_r_6
 (11 9)  (827 345)  (827 345)  routing T_16_21.sp4_h_l_45 <X> T_16_21.sp4_h_r_8
 (18 9)  (834 345)  (834 345)  routing T_16_21.sp4_v_b_33 <X> T_16_21.lc_trk_g2_1
 (21 9)  (837 345)  (837 345)  routing T_16_21.sp4_h_r_43 <X> T_16_21.lc_trk_g2_3
 (27 9)  (843 345)  (843 345)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 345)  (844 345)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 345)  (845 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 345)  (846 345)  routing T_16_21.lc_trk_g0_3 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 345)  (852 345)  LC_4 Logic Functioning bit
 (37 9)  (853 345)  (853 345)  LC_4 Logic Functioning bit
 (38 9)  (854 345)  (854 345)  LC_4 Logic Functioning bit
 (39 9)  (855 345)  (855 345)  LC_4 Logic Functioning bit
 (40 9)  (856 345)  (856 345)  LC_4 Logic Functioning bit
 (41 9)  (857 345)  (857 345)  LC_4 Logic Functioning bit
 (42 9)  (858 345)  (858 345)  LC_4 Logic Functioning bit
 (43 9)  (859 345)  (859 345)  LC_4 Logic Functioning bit
 (48 9)  (864 345)  (864 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (8 10)  (824 346)  (824 346)  routing T_16_21.sp4_v_t_36 <X> T_16_21.sp4_h_l_42
 (9 10)  (825 346)  (825 346)  routing T_16_21.sp4_v_t_36 <X> T_16_21.sp4_h_l_42
 (10 10)  (826 346)  (826 346)  routing T_16_21.sp4_v_t_36 <X> T_16_21.sp4_h_l_42
 (21 10)  (837 346)  (837 346)  routing T_16_21.wire_logic_cluster/lc_7/out <X> T_16_21.lc_trk_g2_7
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (841 346)  (841 346)  routing T_16_21.sp4_v_b_30 <X> T_16_21.lc_trk_g2_6
 (27 10)  (843 346)  (843 346)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 346)  (846 346)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 346)  (847 346)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (853 346)  (853 346)  LC_5 Logic Functioning bit
 (38 10)  (854 346)  (854 346)  LC_5 Logic Functioning bit
 (39 10)  (855 346)  (855 346)  LC_5 Logic Functioning bit
 (41 10)  (857 346)  (857 346)  LC_5 Logic Functioning bit
 (22 11)  (838 347)  (838 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 347)  (839 347)  routing T_16_21.sp4_v_b_30 <X> T_16_21.lc_trk_g2_6
 (27 11)  (843 347)  (843 347)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 347)  (847 347)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 347)  (848 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (849 347)  (849 347)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.input_2_5
 (34 11)  (850 347)  (850 347)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.input_2_5
 (37 11)  (853 347)  (853 347)  LC_5 Logic Functioning bit
 (39 11)  (855 347)  (855 347)  LC_5 Logic Functioning bit
 (47 11)  (863 347)  (863 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (8 12)  (824 348)  (824 348)  routing T_16_21.sp4_h_l_39 <X> T_16_21.sp4_h_r_10
 (10 12)  (826 348)  (826 348)  routing T_16_21.sp4_h_l_39 <X> T_16_21.sp4_h_r_10
 (12 12)  (828 348)  (828 348)  routing T_16_21.sp4_v_b_5 <X> T_16_21.sp4_h_r_11
 (14 12)  (830 348)  (830 348)  routing T_16_21.sp4_h_l_21 <X> T_16_21.lc_trk_g3_0
 (15 12)  (831 348)  (831 348)  routing T_16_21.sp4_v_t_28 <X> T_16_21.lc_trk_g3_1
 (16 12)  (832 348)  (832 348)  routing T_16_21.sp4_v_t_28 <X> T_16_21.lc_trk_g3_1
 (17 12)  (833 348)  (833 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (837 348)  (837 348)  routing T_16_21.sp4_v_t_22 <X> T_16_21.lc_trk_g3_3
 (22 12)  (838 348)  (838 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 348)  (839 348)  routing T_16_21.sp4_v_t_22 <X> T_16_21.lc_trk_g3_3
 (27 12)  (843 348)  (843 348)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 348)  (845 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 348)  (846 348)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 348)  (847 348)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 348)  (849 348)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 348)  (850 348)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 348)  (851 348)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.input_2_6
 (37 12)  (853 348)  (853 348)  LC_6 Logic Functioning bit
 (39 12)  (855 348)  (855 348)  LC_6 Logic Functioning bit
 (45 12)  (861 348)  (861 348)  LC_6 Logic Functioning bit
 (11 13)  (827 349)  (827 349)  routing T_16_21.sp4_v_b_5 <X> T_16_21.sp4_h_r_11
 (13 13)  (829 349)  (829 349)  routing T_16_21.sp4_v_b_5 <X> T_16_21.sp4_h_r_11
 (15 13)  (831 349)  (831 349)  routing T_16_21.sp4_h_l_21 <X> T_16_21.lc_trk_g3_0
 (16 13)  (832 349)  (832 349)  routing T_16_21.sp4_h_l_21 <X> T_16_21.lc_trk_g3_0
 (17 13)  (833 349)  (833 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (837 349)  (837 349)  routing T_16_21.sp4_v_t_22 <X> T_16_21.lc_trk_g3_3
 (27 13)  (843 349)  (843 349)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 349)  (844 349)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 349)  (845 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 349)  (846 349)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 349)  (847 349)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 349)  (848 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (850 349)  (850 349)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.input_2_6
 (35 13)  (851 349)  (851 349)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.input_2_6
 (36 13)  (852 349)  (852 349)  LC_6 Logic Functioning bit
 (37 13)  (853 349)  (853 349)  LC_6 Logic Functioning bit
 (39 13)  (855 349)  (855 349)  LC_6 Logic Functioning bit
 (43 13)  (859 349)  (859 349)  LC_6 Logic Functioning bit
 (5 14)  (821 350)  (821 350)  routing T_16_21.sp4_v_t_44 <X> T_16_21.sp4_h_l_44
 (13 14)  (829 350)  (829 350)  routing T_16_21.sp4_v_b_11 <X> T_16_21.sp4_v_t_46
 (16 14)  (832 350)  (832 350)  routing T_16_21.sp4_v_b_37 <X> T_16_21.lc_trk_g3_5
 (17 14)  (833 350)  (833 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (834 350)  (834 350)  routing T_16_21.sp4_v_b_37 <X> T_16_21.lc_trk_g3_5
 (22 14)  (838 350)  (838 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (839 350)  (839 350)  routing T_16_21.sp4_h_r_31 <X> T_16_21.lc_trk_g3_7
 (24 14)  (840 350)  (840 350)  routing T_16_21.sp4_h_r_31 <X> T_16_21.lc_trk_g3_7
 (25 14)  (841 350)  (841 350)  routing T_16_21.wire_logic_cluster/lc_6/out <X> T_16_21.lc_trk_g3_6
 (26 14)  (842 350)  (842 350)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 350)  (843 350)  routing T_16_21.lc_trk_g1_1 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 350)  (845 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 350)  (849 350)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 350)  (850 350)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 350)  (851 350)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.input_2_7
 (38 14)  (854 350)  (854 350)  LC_7 Logic Functioning bit
 (41 14)  (857 350)  (857 350)  LC_7 Logic Functioning bit
 (43 14)  (859 350)  (859 350)  LC_7 Logic Functioning bit
 (45 14)  (861 350)  (861 350)  LC_7 Logic Functioning bit
 (6 15)  (822 351)  (822 351)  routing T_16_21.sp4_v_t_44 <X> T_16_21.sp4_h_l_44
 (18 15)  (834 351)  (834 351)  routing T_16_21.sp4_v_b_37 <X> T_16_21.lc_trk_g3_5
 (21 15)  (837 351)  (837 351)  routing T_16_21.sp4_h_r_31 <X> T_16_21.lc_trk_g3_7
 (22 15)  (838 351)  (838 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (842 351)  (842 351)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 351)  (844 351)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 351)  (845 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 351)  (848 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (850 351)  (850 351)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.input_2_7
 (35 15)  (851 351)  (851 351)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.input_2_7
 (39 15)  (855 351)  (855 351)  LC_7 Logic Functioning bit
 (40 15)  (856 351)  (856 351)  LC_7 Logic Functioning bit
 (43 15)  (859 351)  (859 351)  LC_7 Logic Functioning bit
 (51 15)  (867 351)  (867 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_21

 (3 0)  (877 336)  (877 336)  routing T_17_21.sp12_h_r_0 <X> T_17_21.sp12_v_b_0
 (14 0)  (888 336)  (888 336)  routing T_17_21.sp4_v_b_8 <X> T_17_21.lc_trk_g0_0
 (26 0)  (900 336)  (900 336)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 336)  (901 336)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 336)  (903 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 336)  (906 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 336)  (907 336)  routing T_17_21.lc_trk_g2_1 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 336)  (910 336)  LC_0 Logic Functioning bit
 (37 0)  (911 336)  (911 336)  LC_0 Logic Functioning bit
 (38 0)  (912 336)  (912 336)  LC_0 Logic Functioning bit
 (39 0)  (913 336)  (913 336)  LC_0 Logic Functioning bit
 (41 0)  (915 336)  (915 336)  LC_0 Logic Functioning bit
 (43 0)  (917 336)  (917 336)  LC_0 Logic Functioning bit
 (3 1)  (877 337)  (877 337)  routing T_17_21.sp12_h_r_0 <X> T_17_21.sp12_v_b_0
 (4 1)  (878 337)  (878 337)  routing T_17_21.sp4_v_t_42 <X> T_17_21.sp4_h_r_0
 (14 1)  (888 337)  (888 337)  routing T_17_21.sp4_v_b_8 <X> T_17_21.lc_trk_g0_0
 (16 1)  (890 337)  (890 337)  routing T_17_21.sp4_v_b_8 <X> T_17_21.lc_trk_g0_0
 (17 1)  (891 337)  (891 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (896 337)  (896 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (899 337)  (899 337)  routing T_17_21.sp4_r_v_b_33 <X> T_17_21.lc_trk_g0_2
 (26 1)  (900 337)  (900 337)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 337)  (902 337)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 337)  (903 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 337)  (904 337)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (36 1)  (910 337)  (910 337)  LC_0 Logic Functioning bit
 (38 1)  (912 337)  (912 337)  LC_0 Logic Functioning bit
 (0 2)  (874 338)  (874 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (1 2)  (875 338)  (875 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (882 338)  (882 338)  routing T_17_21.sp4_h_r_5 <X> T_17_21.sp4_h_l_36
 (10 2)  (884 338)  (884 338)  routing T_17_21.sp4_h_r_5 <X> T_17_21.sp4_h_l_36
 (12 2)  (886 338)  (886 338)  routing T_17_21.sp4_h_r_11 <X> T_17_21.sp4_h_l_39
 (25 2)  (899 338)  (899 338)  routing T_17_21.wire_logic_cluster/lc_6/out <X> T_17_21.lc_trk_g0_6
 (26 2)  (900 338)  (900 338)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 338)  (903 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 338)  (908 338)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 338)  (910 338)  LC_1 Logic Functioning bit
 (37 2)  (911 338)  (911 338)  LC_1 Logic Functioning bit
 (38 2)  (912 338)  (912 338)  LC_1 Logic Functioning bit
 (39 2)  (913 338)  (913 338)  LC_1 Logic Functioning bit
 (43 2)  (917 338)  (917 338)  LC_1 Logic Functioning bit
 (50 2)  (924 338)  (924 338)  Cascade bit: LH_LC01_inmux02_5

 (13 3)  (887 339)  (887 339)  routing T_17_21.sp4_h_r_11 <X> T_17_21.sp4_h_l_39
 (22 3)  (896 339)  (896 339)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (901 339)  (901 339)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 339)  (902 339)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 339)  (905 339)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 339)  (911 339)  LC_1 Logic Functioning bit
 (39 3)  (913 339)  (913 339)  LC_1 Logic Functioning bit
 (43 3)  (917 339)  (917 339)  LC_1 Logic Functioning bit
 (1 4)  (875 340)  (875 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (879 340)  (879 340)  routing T_17_21.sp4_h_l_37 <X> T_17_21.sp4_h_r_3
 (14 4)  (888 340)  (888 340)  routing T_17_21.sp4_h_l_5 <X> T_17_21.lc_trk_g1_0
 (16 4)  (890 340)  (890 340)  routing T_17_21.sp4_v_b_1 <X> T_17_21.lc_trk_g1_1
 (17 4)  (891 340)  (891 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (892 340)  (892 340)  routing T_17_21.sp4_v_b_1 <X> T_17_21.lc_trk_g1_1
 (21 4)  (895 340)  (895 340)  routing T_17_21.sp4_h_r_19 <X> T_17_21.lc_trk_g1_3
 (22 4)  (896 340)  (896 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (897 340)  (897 340)  routing T_17_21.sp4_h_r_19 <X> T_17_21.lc_trk_g1_3
 (24 4)  (898 340)  (898 340)  routing T_17_21.sp4_h_r_19 <X> T_17_21.lc_trk_g1_3
 (25 4)  (899 340)  (899 340)  routing T_17_21.sp4_v_b_2 <X> T_17_21.lc_trk_g1_2
 (27 4)  (901 340)  (901 340)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 340)  (902 340)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 340)  (903 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 340)  (904 340)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 340)  (905 340)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 340)  (908 340)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 340)  (910 340)  LC_2 Logic Functioning bit
 (39 4)  (913 340)  (913 340)  LC_2 Logic Functioning bit
 (43 4)  (917 340)  (917 340)  LC_2 Logic Functioning bit
 (50 4)  (924 340)  (924 340)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (875 341)  (875 341)  routing T_17_21.lc_trk_g0_2 <X> T_17_21.wire_logic_cluster/lc_7/cen
 (4 5)  (878 341)  (878 341)  routing T_17_21.sp4_h_l_37 <X> T_17_21.sp4_h_r_3
 (10 5)  (884 341)  (884 341)  routing T_17_21.sp4_h_r_11 <X> T_17_21.sp4_v_b_4
 (14 5)  (888 341)  (888 341)  routing T_17_21.sp4_h_l_5 <X> T_17_21.lc_trk_g1_0
 (15 5)  (889 341)  (889 341)  routing T_17_21.sp4_h_l_5 <X> T_17_21.lc_trk_g1_0
 (16 5)  (890 341)  (890 341)  routing T_17_21.sp4_h_l_5 <X> T_17_21.lc_trk_g1_0
 (17 5)  (891 341)  (891 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (895 341)  (895 341)  routing T_17_21.sp4_h_r_19 <X> T_17_21.lc_trk_g1_3
 (22 5)  (896 341)  (896 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (897 341)  (897 341)  routing T_17_21.sp4_v_b_2 <X> T_17_21.lc_trk_g1_2
 (29 5)  (903 341)  (903 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 341)  (904 341)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 341)  (905 341)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 341)  (910 341)  LC_2 Logic Functioning bit
 (37 5)  (911 341)  (911 341)  LC_2 Logic Functioning bit
 (38 5)  (912 341)  (912 341)  LC_2 Logic Functioning bit
 (42 5)  (916 341)  (916 341)  LC_2 Logic Functioning bit
 (43 5)  (917 341)  (917 341)  LC_2 Logic Functioning bit
 (11 6)  (885 342)  (885 342)  routing T_17_21.sp4_h_r_11 <X> T_17_21.sp4_v_t_40
 (13 6)  (887 342)  (887 342)  routing T_17_21.sp4_h_r_11 <X> T_17_21.sp4_v_t_40
 (25 6)  (899 342)  (899 342)  routing T_17_21.lft_op_6 <X> T_17_21.lc_trk_g1_6
 (29 6)  (903 342)  (903 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 342)  (904 342)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 342)  (908 342)  routing T_17_21.lc_trk_g1_1 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 342)  (910 342)  LC_3 Logic Functioning bit
 (37 6)  (911 342)  (911 342)  LC_3 Logic Functioning bit
 (41 6)  (915 342)  (915 342)  LC_3 Logic Functioning bit
 (43 6)  (917 342)  (917 342)  LC_3 Logic Functioning bit
 (50 6)  (924 342)  (924 342)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (886 343)  (886 343)  routing T_17_21.sp4_h_r_11 <X> T_17_21.sp4_v_t_40
 (16 7)  (890 343)  (890 343)  routing T_17_21.sp12_h_r_12 <X> T_17_21.lc_trk_g1_4
 (17 7)  (891 343)  (891 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (896 343)  (896 343)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (898 343)  (898 343)  routing T_17_21.lft_op_6 <X> T_17_21.lc_trk_g1_6
 (30 7)  (904 343)  (904 343)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 343)  (910 343)  LC_3 Logic Functioning bit
 (37 7)  (911 343)  (911 343)  LC_3 Logic Functioning bit
 (41 7)  (915 343)  (915 343)  LC_3 Logic Functioning bit
 (43 7)  (917 343)  (917 343)  LC_3 Logic Functioning bit
 (8 8)  (882 344)  (882 344)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_h_r_7
 (15 8)  (889 344)  (889 344)  routing T_17_21.sp4_h_r_41 <X> T_17_21.lc_trk_g2_1
 (16 8)  (890 344)  (890 344)  routing T_17_21.sp4_h_r_41 <X> T_17_21.lc_trk_g2_1
 (17 8)  (891 344)  (891 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (892 344)  (892 344)  routing T_17_21.sp4_h_r_41 <X> T_17_21.lc_trk_g2_1
 (22 8)  (896 344)  (896 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (902 344)  (902 344)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 344)  (903 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 344)  (906 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 344)  (907 344)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 344)  (908 344)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 344)  (910 344)  LC_4 Logic Functioning bit
 (38 8)  (912 344)  (912 344)  LC_4 Logic Functioning bit
 (42 8)  (916 344)  (916 344)  LC_4 Logic Functioning bit
 (43 8)  (917 344)  (917 344)  LC_4 Logic Functioning bit
 (45 8)  (919 344)  (919 344)  LC_4 Logic Functioning bit
 (46 8)  (920 344)  (920 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (921 344)  (921 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (922 344)  (922 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (924 344)  (924 344)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (892 345)  (892 345)  routing T_17_21.sp4_h_r_41 <X> T_17_21.lc_trk_g2_1
 (30 9)  (904 345)  (904 345)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 345)  (910 345)  LC_4 Logic Functioning bit
 (38 9)  (912 345)  (912 345)  LC_4 Logic Functioning bit
 (42 9)  (916 345)  (916 345)  LC_4 Logic Functioning bit
 (43 9)  (917 345)  (917 345)  LC_4 Logic Functioning bit
 (5 10)  (879 346)  (879 346)  routing T_17_21.sp4_v_t_43 <X> T_17_21.sp4_h_l_43
 (15 10)  (889 346)  (889 346)  routing T_17_21.sp4_h_l_24 <X> T_17_21.lc_trk_g2_5
 (16 10)  (890 346)  (890 346)  routing T_17_21.sp4_h_l_24 <X> T_17_21.lc_trk_g2_5
 (17 10)  (891 346)  (891 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (892 346)  (892 346)  routing T_17_21.sp4_h_l_24 <X> T_17_21.lc_trk_g2_5
 (25 10)  (899 346)  (899 346)  routing T_17_21.sp4_v_b_30 <X> T_17_21.lc_trk_g2_6
 (29 10)  (903 346)  (903 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 346)  (906 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 346)  (908 346)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 346)  (910 346)  LC_5 Logic Functioning bit
 (37 10)  (911 346)  (911 346)  LC_5 Logic Functioning bit
 (39 10)  (913 346)  (913 346)  LC_5 Logic Functioning bit
 (41 10)  (915 346)  (915 346)  LC_5 Logic Functioning bit
 (43 10)  (917 346)  (917 346)  LC_5 Logic Functioning bit
 (6 11)  (880 347)  (880 347)  routing T_17_21.sp4_v_t_43 <X> T_17_21.sp4_h_l_43
 (14 11)  (888 347)  (888 347)  routing T_17_21.sp4_r_v_b_36 <X> T_17_21.lc_trk_g2_4
 (17 11)  (891 347)  (891 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (896 347)  (896 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (897 347)  (897 347)  routing T_17_21.sp4_v_b_30 <X> T_17_21.lc_trk_g2_6
 (26 11)  (900 347)  (900 347)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 347)  (901 347)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 347)  (902 347)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 347)  (903 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 347)  (905 347)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 347)  (906 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (908 347)  (908 347)  routing T_17_21.lc_trk_g1_0 <X> T_17_21.input_2_5
 (36 11)  (910 347)  (910 347)  LC_5 Logic Functioning bit
 (37 11)  (911 347)  (911 347)  LC_5 Logic Functioning bit
 (39 11)  (913 347)  (913 347)  LC_5 Logic Functioning bit
 (28 12)  (902 348)  (902 348)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 348)  (903 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 348)  (904 348)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 348)  (905 348)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 348)  (906 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 348)  (908 348)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 348)  (910 348)  LC_6 Logic Functioning bit
 (39 12)  (913 348)  (913 348)  LC_6 Logic Functioning bit
 (43 12)  (917 348)  (917 348)  LC_6 Logic Functioning bit
 (50 12)  (924 348)  (924 348)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (890 349)  (890 349)  routing T_17_21.sp12_v_b_8 <X> T_17_21.lc_trk_g3_0
 (17 13)  (891 349)  (891 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (896 349)  (896 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (897 349)  (897 349)  routing T_17_21.sp4_h_l_15 <X> T_17_21.lc_trk_g3_2
 (24 13)  (898 349)  (898 349)  routing T_17_21.sp4_h_l_15 <X> T_17_21.lc_trk_g3_2
 (25 13)  (899 349)  (899 349)  routing T_17_21.sp4_h_l_15 <X> T_17_21.lc_trk_g3_2
 (29 13)  (903 349)  (903 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (910 349)  (910 349)  LC_6 Logic Functioning bit
 (37 13)  (911 349)  (911 349)  LC_6 Logic Functioning bit
 (38 13)  (912 349)  (912 349)  LC_6 Logic Functioning bit
 (42 13)  (916 349)  (916 349)  LC_6 Logic Functioning bit
 (43 13)  (917 349)  (917 349)  LC_6 Logic Functioning bit
 (0 14)  (874 350)  (874 350)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 350)  (875 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (879 350)  (879 350)  routing T_17_21.sp4_h_r_6 <X> T_17_21.sp4_h_l_44
 (8 14)  (882 350)  (882 350)  routing T_17_21.sp4_v_t_41 <X> T_17_21.sp4_h_l_47
 (9 14)  (883 350)  (883 350)  routing T_17_21.sp4_v_t_41 <X> T_17_21.sp4_h_l_47
 (10 14)  (884 350)  (884 350)  routing T_17_21.sp4_v_t_41 <X> T_17_21.sp4_h_l_47
 (11 14)  (885 350)  (885 350)  routing T_17_21.sp4_v_b_8 <X> T_17_21.sp4_v_t_46
 (14 14)  (888 350)  (888 350)  routing T_17_21.sp4_h_r_44 <X> T_17_21.lc_trk_g3_4
 (1 15)  (875 351)  (875 351)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (4 15)  (878 351)  (878 351)  routing T_17_21.sp4_h_r_6 <X> T_17_21.sp4_h_l_44
 (12 15)  (886 351)  (886 351)  routing T_17_21.sp4_v_b_8 <X> T_17_21.sp4_v_t_46
 (14 15)  (888 351)  (888 351)  routing T_17_21.sp4_h_r_44 <X> T_17_21.lc_trk_g3_4
 (15 15)  (889 351)  (889 351)  routing T_17_21.sp4_h_r_44 <X> T_17_21.lc_trk_g3_4
 (16 15)  (890 351)  (890 351)  routing T_17_21.sp4_h_r_44 <X> T_17_21.lc_trk_g3_4
 (17 15)  (891 351)  (891 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (896 351)  (896 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (897 351)  (897 351)  routing T_17_21.sp4_h_r_30 <X> T_17_21.lc_trk_g3_6
 (24 15)  (898 351)  (898 351)  routing T_17_21.sp4_h_r_30 <X> T_17_21.lc_trk_g3_6
 (25 15)  (899 351)  (899 351)  routing T_17_21.sp4_h_r_30 <X> T_17_21.lc_trk_g3_6


LogicTile_18_21

 (15 0)  (943 336)  (943 336)  routing T_18_21.sp4_v_b_17 <X> T_18_21.lc_trk_g0_1
 (16 0)  (944 336)  (944 336)  routing T_18_21.sp4_v_b_17 <X> T_18_21.lc_trk_g0_1
 (17 0)  (945 336)  (945 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (949 336)  (949 336)  routing T_18_21.wire_logic_cluster/lc_3/out <X> T_18_21.lc_trk_g0_3
 (22 0)  (950 336)  (950 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (953 336)  (953 336)  routing T_18_21.sp4_h_r_10 <X> T_18_21.lc_trk_g0_2
 (26 0)  (954 336)  (954 336)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 336)  (957 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 336)  (958 336)  routing T_18_21.lc_trk_g0_5 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 336)  (959 336)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 336)  (962 336)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 336)  (965 336)  LC_0 Logic Functioning bit
 (38 0)  (966 336)  (966 336)  LC_0 Logic Functioning bit
 (39 0)  (967 336)  (967 336)  LC_0 Logic Functioning bit
 (41 0)  (969 336)  (969 336)  LC_0 Logic Functioning bit
 (46 0)  (974 336)  (974 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (950 337)  (950 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (951 337)  (951 337)  routing T_18_21.sp4_h_r_10 <X> T_18_21.lc_trk_g0_2
 (24 1)  (952 337)  (952 337)  routing T_18_21.sp4_h_r_10 <X> T_18_21.lc_trk_g0_2
 (29 1)  (957 337)  (957 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 337)  (960 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (963 337)  (963 337)  routing T_18_21.lc_trk_g0_2 <X> T_18_21.input_2_0
 (37 1)  (965 337)  (965 337)  LC_0 Logic Functioning bit
 (39 1)  (967 337)  (967 337)  LC_0 Logic Functioning bit
 (0 2)  (928 338)  (928 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (1 2)  (929 338)  (929 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (945 338)  (945 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (950 338)  (950 338)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (952 338)  (952 338)  routing T_18_21.top_op_7 <X> T_18_21.lc_trk_g0_7
 (26 2)  (954 338)  (954 338)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 338)  (956 338)  routing T_18_21.lc_trk_g2_0 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 338)  (957 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 338)  (960 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 338)  (962 338)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 338)  (963 338)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.input_2_1
 (37 2)  (965 338)  (965 338)  LC_1 Logic Functioning bit
 (38 2)  (966 338)  (966 338)  LC_1 Logic Functioning bit
 (39 2)  (967 338)  (967 338)  LC_1 Logic Functioning bit
 (41 2)  (969 338)  (969 338)  LC_1 Logic Functioning bit
 (42 2)  (970 338)  (970 338)  LC_1 Logic Functioning bit
 (43 2)  (971 338)  (971 338)  LC_1 Logic Functioning bit
 (14 3)  (942 339)  (942 339)  routing T_18_21.top_op_4 <X> T_18_21.lc_trk_g0_4
 (15 3)  (943 339)  (943 339)  routing T_18_21.top_op_4 <X> T_18_21.lc_trk_g0_4
 (17 3)  (945 339)  (945 339)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (946 339)  (946 339)  routing T_18_21.sp4_r_v_b_29 <X> T_18_21.lc_trk_g0_5
 (21 3)  (949 339)  (949 339)  routing T_18_21.top_op_7 <X> T_18_21.lc_trk_g0_7
 (26 3)  (954 339)  (954 339)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 339)  (956 339)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 339)  (957 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 339)  (959 339)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 339)  (960 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (962 339)  (962 339)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.input_2_1
 (35 3)  (963 339)  (963 339)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.input_2_1
 (36 3)  (964 339)  (964 339)  LC_1 Logic Functioning bit
 (37 3)  (965 339)  (965 339)  LC_1 Logic Functioning bit
 (38 3)  (966 339)  (966 339)  LC_1 Logic Functioning bit
 (40 3)  (968 339)  (968 339)  LC_1 Logic Functioning bit
 (41 3)  (969 339)  (969 339)  LC_1 Logic Functioning bit
 (42 3)  (970 339)  (970 339)  LC_1 Logic Functioning bit
 (13 4)  (941 340)  (941 340)  routing T_18_21.sp4_h_l_40 <X> T_18_21.sp4_v_b_5
 (14 4)  (942 340)  (942 340)  routing T_18_21.sp4_v_b_8 <X> T_18_21.lc_trk_g1_0
 (22 4)  (950 340)  (950 340)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (952 340)  (952 340)  routing T_18_21.top_op_3 <X> T_18_21.lc_trk_g1_3
 (25 4)  (953 340)  (953 340)  routing T_18_21.sp4_h_r_10 <X> T_18_21.lc_trk_g1_2
 (26 4)  (954 340)  (954 340)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 340)  (956 340)  routing T_18_21.lc_trk_g2_5 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 340)  (957 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 340)  (958 340)  routing T_18_21.lc_trk_g2_5 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 340)  (960 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 340)  (961 340)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 340)  (962 340)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 340)  (964 340)  LC_2 Logic Functioning bit
 (38 4)  (966 340)  (966 340)  LC_2 Logic Functioning bit
 (41 4)  (969 340)  (969 340)  LC_2 Logic Functioning bit
 (43 4)  (971 340)  (971 340)  LC_2 Logic Functioning bit
 (47 4)  (975 340)  (975 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (4 5)  (932 341)  (932 341)  routing T_18_21.sp4_v_t_47 <X> T_18_21.sp4_h_r_3
 (12 5)  (940 341)  (940 341)  routing T_18_21.sp4_h_l_40 <X> T_18_21.sp4_v_b_5
 (14 5)  (942 341)  (942 341)  routing T_18_21.sp4_v_b_8 <X> T_18_21.lc_trk_g1_0
 (16 5)  (944 341)  (944 341)  routing T_18_21.sp4_v_b_8 <X> T_18_21.lc_trk_g1_0
 (17 5)  (945 341)  (945 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (949 341)  (949 341)  routing T_18_21.top_op_3 <X> T_18_21.lc_trk_g1_3
 (22 5)  (950 341)  (950 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (951 341)  (951 341)  routing T_18_21.sp4_h_r_10 <X> T_18_21.lc_trk_g1_2
 (24 5)  (952 341)  (952 341)  routing T_18_21.sp4_h_r_10 <X> T_18_21.lc_trk_g1_2
 (27 5)  (955 341)  (955 341)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 341)  (957 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 341)  (959 341)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 341)  (965 341)  LC_2 Logic Functioning bit
 (39 5)  (967 341)  (967 341)  LC_2 Logic Functioning bit
 (41 5)  (969 341)  (969 341)  LC_2 Logic Functioning bit
 (43 5)  (971 341)  (971 341)  LC_2 Logic Functioning bit
 (8 6)  (936 342)  (936 342)  routing T_18_21.sp4_h_r_8 <X> T_18_21.sp4_h_l_41
 (10 6)  (938 342)  (938 342)  routing T_18_21.sp4_h_r_8 <X> T_18_21.sp4_h_l_41
 (14 6)  (942 342)  (942 342)  routing T_18_21.sp4_h_l_1 <X> T_18_21.lc_trk_g1_4
 (17 6)  (945 342)  (945 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (949 342)  (949 342)  routing T_18_21.wire_logic_cluster/lc_7/out <X> T_18_21.lc_trk_g1_7
 (22 6)  (950 342)  (950 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (956 342)  (956 342)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 342)  (957 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 342)  (960 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 342)  (961 342)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 342)  (962 342)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 342)  (965 342)  LC_3 Logic Functioning bit
 (39 6)  (967 342)  (967 342)  LC_3 Logic Functioning bit
 (45 6)  (973 342)  (973 342)  LC_3 Logic Functioning bit
 (48 6)  (976 342)  (976 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (15 7)  (943 343)  (943 343)  routing T_18_21.sp4_h_l_1 <X> T_18_21.lc_trk_g1_4
 (16 7)  (944 343)  (944 343)  routing T_18_21.sp4_h_l_1 <X> T_18_21.lc_trk_g1_4
 (17 7)  (945 343)  (945 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (950 343)  (950 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (953 343)  (953 343)  routing T_18_21.sp4_r_v_b_30 <X> T_18_21.lc_trk_g1_6
 (26 7)  (954 343)  (954 343)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 343)  (955 343)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 343)  (957 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 343)  (958 343)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 343)  (959 343)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 343)  (960 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (964 343)  (964 343)  LC_3 Logic Functioning bit
 (37 7)  (965 343)  (965 343)  LC_3 Logic Functioning bit
 (39 7)  (967 343)  (967 343)  LC_3 Logic Functioning bit
 (43 7)  (971 343)  (971 343)  LC_3 Logic Functioning bit
 (11 8)  (939 344)  (939 344)  routing T_18_21.sp4_v_t_40 <X> T_18_21.sp4_v_b_8
 (22 8)  (950 344)  (950 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (951 344)  (951 344)  routing T_18_21.sp4_v_t_30 <X> T_18_21.lc_trk_g2_3
 (24 8)  (952 344)  (952 344)  routing T_18_21.sp4_v_t_30 <X> T_18_21.lc_trk_g2_3
 (26 8)  (954 344)  (954 344)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 344)  (957 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 344)  (958 344)  routing T_18_21.lc_trk_g0_5 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 344)  (959 344)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 344)  (962 344)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 344)  (965 344)  LC_4 Logic Functioning bit
 (38 8)  (966 344)  (966 344)  LC_4 Logic Functioning bit
 (39 8)  (967 344)  (967 344)  LC_4 Logic Functioning bit
 (41 8)  (969 344)  (969 344)  LC_4 Logic Functioning bit
 (45 8)  (973 344)  (973 344)  LC_4 Logic Functioning bit
 (47 8)  (975 344)  (975 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (12 9)  (940 345)  (940 345)  routing T_18_21.sp4_v_t_40 <X> T_18_21.sp4_v_b_8
 (15 9)  (943 345)  (943 345)  routing T_18_21.sp4_v_t_29 <X> T_18_21.lc_trk_g2_0
 (16 9)  (944 345)  (944 345)  routing T_18_21.sp4_v_t_29 <X> T_18_21.lc_trk_g2_0
 (17 9)  (945 345)  (945 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (950 345)  (950 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (951 345)  (951 345)  routing T_18_21.sp4_v_b_42 <X> T_18_21.lc_trk_g2_2
 (24 9)  (952 345)  (952 345)  routing T_18_21.sp4_v_b_42 <X> T_18_21.lc_trk_g2_2
 (29 9)  (957 345)  (957 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 345)  (960 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (963 345)  (963 345)  routing T_18_21.lc_trk_g0_2 <X> T_18_21.input_2_4
 (37 9)  (965 345)  (965 345)  LC_4 Logic Functioning bit
 (39 9)  (967 345)  (967 345)  LC_4 Logic Functioning bit
 (8 10)  (936 346)  (936 346)  routing T_18_21.sp4_v_t_36 <X> T_18_21.sp4_h_l_42
 (9 10)  (937 346)  (937 346)  routing T_18_21.sp4_v_t_36 <X> T_18_21.sp4_h_l_42
 (10 10)  (938 346)  (938 346)  routing T_18_21.sp4_v_t_36 <X> T_18_21.sp4_h_l_42
 (12 10)  (940 346)  (940 346)  routing T_18_21.sp4_h_r_5 <X> T_18_21.sp4_h_l_45
 (15 10)  (943 346)  (943 346)  routing T_18_21.sp4_h_l_24 <X> T_18_21.lc_trk_g2_5
 (16 10)  (944 346)  (944 346)  routing T_18_21.sp4_h_l_24 <X> T_18_21.lc_trk_g2_5
 (17 10)  (945 346)  (945 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (946 346)  (946 346)  routing T_18_21.sp4_h_l_24 <X> T_18_21.lc_trk_g2_5
 (22 10)  (950 346)  (950 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (955 346)  (955 346)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 346)  (956 346)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 346)  (957 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 346)  (958 346)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 346)  (959 346)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 346)  (960 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 346)  (962 346)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 346)  (965 346)  LC_5 Logic Functioning bit
 (38 10)  (966 346)  (966 346)  LC_5 Logic Functioning bit
 (39 10)  (967 346)  (967 346)  LC_5 Logic Functioning bit
 (41 10)  (969 346)  (969 346)  LC_5 Logic Functioning bit
 (42 10)  (970 346)  (970 346)  LC_5 Logic Functioning bit
 (43 10)  (971 346)  (971 346)  LC_5 Logic Functioning bit
 (4 11)  (932 347)  (932 347)  routing T_18_21.sp4_h_r_10 <X> T_18_21.sp4_h_l_43
 (5 11)  (933 347)  (933 347)  routing T_18_21.sp4_h_l_43 <X> T_18_21.sp4_v_t_43
 (6 11)  (934 347)  (934 347)  routing T_18_21.sp4_h_r_10 <X> T_18_21.sp4_h_l_43
 (13 11)  (941 347)  (941 347)  routing T_18_21.sp4_h_r_5 <X> T_18_21.sp4_h_l_45
 (21 11)  (949 347)  (949 347)  routing T_18_21.sp4_r_v_b_39 <X> T_18_21.lc_trk_g2_7
 (26 11)  (954 347)  (954 347)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 347)  (956 347)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 347)  (957 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 347)  (959 347)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 347)  (960 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (963 347)  (963 347)  routing T_18_21.lc_trk_g0_3 <X> T_18_21.input_2_5
 (36 11)  (964 347)  (964 347)  LC_5 Logic Functioning bit
 (37 11)  (965 347)  (965 347)  LC_5 Logic Functioning bit
 (39 11)  (967 347)  (967 347)  LC_5 Logic Functioning bit
 (40 11)  (968 347)  (968 347)  LC_5 Logic Functioning bit
 (41 11)  (969 347)  (969 347)  LC_5 Logic Functioning bit
 (43 11)  (971 347)  (971 347)  LC_5 Logic Functioning bit
 (4 12)  (932 348)  (932 348)  routing T_18_21.sp4_h_l_38 <X> T_18_21.sp4_v_b_9
 (6 12)  (934 348)  (934 348)  routing T_18_21.sp4_h_l_38 <X> T_18_21.sp4_v_b_9
 (14 12)  (942 348)  (942 348)  routing T_18_21.rgt_op_0 <X> T_18_21.lc_trk_g3_0
 (17 12)  (945 348)  (945 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 348)  (946 348)  routing T_18_21.wire_logic_cluster/lc_1/out <X> T_18_21.lc_trk_g3_1
 (21 12)  (949 348)  (949 348)  routing T_18_21.wire_logic_cluster/lc_3/out <X> T_18_21.lc_trk_g3_3
 (22 12)  (950 348)  (950 348)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (955 348)  (955 348)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 348)  (956 348)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 348)  (957 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 348)  (959 348)  routing T_18_21.lc_trk_g0_7 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 348)  (960 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (964 348)  (964 348)  LC_6 Logic Functioning bit
 (37 12)  (965 348)  (965 348)  LC_6 Logic Functioning bit
 (38 12)  (966 348)  (966 348)  LC_6 Logic Functioning bit
 (39 12)  (967 348)  (967 348)  LC_6 Logic Functioning bit
 (41 12)  (969 348)  (969 348)  LC_6 Logic Functioning bit
 (42 12)  (970 348)  (970 348)  LC_6 Logic Functioning bit
 (43 12)  (971 348)  (971 348)  LC_6 Logic Functioning bit
 (46 12)  (974 348)  (974 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (978 348)  (978 348)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (933 349)  (933 349)  routing T_18_21.sp4_h_l_38 <X> T_18_21.sp4_v_b_9
 (15 13)  (943 349)  (943 349)  routing T_18_21.rgt_op_0 <X> T_18_21.lc_trk_g3_0
 (17 13)  (945 349)  (945 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (950 349)  (950 349)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (952 349)  (952 349)  routing T_18_21.tnr_op_2 <X> T_18_21.lc_trk_g3_2
 (27 13)  (955 349)  (955 349)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 349)  (956 349)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 349)  (957 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 349)  (959 349)  routing T_18_21.lc_trk_g0_7 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 349)  (964 349)  LC_6 Logic Functioning bit
 (37 13)  (965 349)  (965 349)  LC_6 Logic Functioning bit
 (38 13)  (966 349)  (966 349)  LC_6 Logic Functioning bit
 (39 13)  (967 349)  (967 349)  LC_6 Logic Functioning bit
 (40 13)  (968 349)  (968 349)  LC_6 Logic Functioning bit
 (41 13)  (969 349)  (969 349)  LC_6 Logic Functioning bit
 (42 13)  (970 349)  (970 349)  LC_6 Logic Functioning bit
 (43 13)  (971 349)  (971 349)  LC_6 Logic Functioning bit
 (16 14)  (944 350)  (944 350)  routing T_18_21.sp4_v_b_37 <X> T_18_21.lc_trk_g3_5
 (17 14)  (945 350)  (945 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (946 350)  (946 350)  routing T_18_21.sp4_v_b_37 <X> T_18_21.lc_trk_g3_5
 (28 14)  (956 350)  (956 350)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 350)  (957 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 350)  (959 350)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 350)  (960 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 350)  (962 350)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 350)  (965 350)  LC_7 Logic Functioning bit
 (39 14)  (967 350)  (967 350)  LC_7 Logic Functioning bit
 (45 14)  (973 350)  (973 350)  LC_7 Logic Functioning bit
 (51 14)  (979 350)  (979 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (946 351)  (946 351)  routing T_18_21.sp4_v_b_37 <X> T_18_21.lc_trk_g3_5
 (26 15)  (954 351)  (954 351)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 351)  (955 351)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 351)  (957 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 351)  (958 351)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 351)  (959 351)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 351)  (960 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (962 351)  (962 351)  routing T_18_21.lc_trk_g1_0 <X> T_18_21.input_2_7
 (36 15)  (964 351)  (964 351)  LC_7 Logic Functioning bit
 (37 15)  (965 351)  (965 351)  LC_7 Logic Functioning bit
 (39 15)  (967 351)  (967 351)  LC_7 Logic Functioning bit
 (43 15)  (971 351)  (971 351)  LC_7 Logic Functioning bit


LogicTile_19_21

 (16 0)  (998 336)  (998 336)  routing T_19_21.sp4_v_b_9 <X> T_19_21.lc_trk_g0_1
 (17 0)  (999 336)  (999 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1000 336)  (1000 336)  routing T_19_21.sp4_v_b_9 <X> T_19_21.lc_trk_g0_1
 (21 0)  (1003 336)  (1003 336)  routing T_19_21.wire_logic_cluster/lc_3/out <X> T_19_21.lc_trk_g0_3
 (22 0)  (1004 336)  (1004 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1008 336)  (1008 336)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 336)  (1009 336)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 336)  (1010 336)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 336)  (1011 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 336)  (1014 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 336)  (1017 336)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.input_2_0
 (37 0)  (1019 336)  (1019 336)  LC_0 Logic Functioning bit
 (38 0)  (1020 336)  (1020 336)  LC_0 Logic Functioning bit
 (39 0)  (1021 336)  (1021 336)  LC_0 Logic Functioning bit
 (41 0)  (1023 336)  (1023 336)  LC_0 Logic Functioning bit
 (42 0)  (1024 336)  (1024 336)  LC_0 Logic Functioning bit
 (43 0)  (1025 336)  (1025 336)  LC_0 Logic Functioning bit
 (14 1)  (996 337)  (996 337)  routing T_19_21.sp4_r_v_b_35 <X> T_19_21.lc_trk_g0_0
 (17 1)  (999 337)  (999 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (1000 337)  (1000 337)  routing T_19_21.sp4_v_b_9 <X> T_19_21.lc_trk_g0_1
 (26 1)  (1008 337)  (1008 337)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 337)  (1011 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 337)  (1013 337)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 337)  (1014 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1016 337)  (1016 337)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.input_2_0
 (36 1)  (1018 337)  (1018 337)  LC_0 Logic Functioning bit
 (37 1)  (1019 337)  (1019 337)  LC_0 Logic Functioning bit
 (38 1)  (1020 337)  (1020 337)  LC_0 Logic Functioning bit
 (40 1)  (1022 337)  (1022 337)  LC_0 Logic Functioning bit
 (41 1)  (1023 337)  (1023 337)  LC_0 Logic Functioning bit
 (42 1)  (1024 337)  (1024 337)  LC_0 Logic Functioning bit
 (0 2)  (982 338)  (982 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (1 2)  (983 338)  (983 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (993 338)  (993 338)  routing T_19_21.sp4_v_b_11 <X> T_19_21.sp4_v_t_39
 (25 2)  (1007 338)  (1007 338)  routing T_19_21.sp4_h_r_14 <X> T_19_21.lc_trk_g0_6
 (29 2)  (1011 338)  (1011 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 338)  (1014 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 338)  (1015 338)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 338)  (1016 338)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 338)  (1018 338)  LC_1 Logic Functioning bit
 (37 2)  (1019 338)  (1019 338)  LC_1 Logic Functioning bit
 (38 2)  (1020 338)  (1020 338)  LC_1 Logic Functioning bit
 (39 2)  (1021 338)  (1021 338)  LC_1 Logic Functioning bit
 (41 2)  (1023 338)  (1023 338)  LC_1 Logic Functioning bit
 (43 2)  (1025 338)  (1025 338)  LC_1 Logic Functioning bit
 (12 3)  (994 339)  (994 339)  routing T_19_21.sp4_v_b_11 <X> T_19_21.sp4_v_t_39
 (14 3)  (996 339)  (996 339)  routing T_19_21.sp4_h_r_4 <X> T_19_21.lc_trk_g0_4
 (15 3)  (997 339)  (997 339)  routing T_19_21.sp4_h_r_4 <X> T_19_21.lc_trk_g0_4
 (16 3)  (998 339)  (998 339)  routing T_19_21.sp4_h_r_4 <X> T_19_21.lc_trk_g0_4
 (17 3)  (999 339)  (999 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (1004 339)  (1004 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1005 339)  (1005 339)  routing T_19_21.sp4_h_r_14 <X> T_19_21.lc_trk_g0_6
 (24 3)  (1006 339)  (1006 339)  routing T_19_21.sp4_h_r_14 <X> T_19_21.lc_trk_g0_6
 (26 3)  (1008 339)  (1008 339)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 339)  (1010 339)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 339)  (1011 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 339)  (1013 339)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 339)  (1018 339)  LC_1 Logic Functioning bit
 (37 3)  (1019 339)  (1019 339)  LC_1 Logic Functioning bit
 (38 3)  (1020 339)  (1020 339)  LC_1 Logic Functioning bit
 (39 3)  (1021 339)  (1021 339)  LC_1 Logic Functioning bit
 (40 3)  (1022 339)  (1022 339)  LC_1 Logic Functioning bit
 (41 3)  (1023 339)  (1023 339)  LC_1 Logic Functioning bit
 (42 3)  (1024 339)  (1024 339)  LC_1 Logic Functioning bit
 (43 3)  (1025 339)  (1025 339)  LC_1 Logic Functioning bit
 (10 4)  (992 340)  (992 340)  routing T_19_21.sp4_v_t_46 <X> T_19_21.sp4_h_r_4
 (13 4)  (995 340)  (995 340)  routing T_19_21.sp4_h_l_40 <X> T_19_21.sp4_v_b_5
 (14 4)  (996 340)  (996 340)  routing T_19_21.sp4_h_l_5 <X> T_19_21.lc_trk_g1_0
 (21 4)  (1003 340)  (1003 340)  routing T_19_21.sp4_v_b_11 <X> T_19_21.lc_trk_g1_3
 (22 4)  (1004 340)  (1004 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1005 340)  (1005 340)  routing T_19_21.sp4_v_b_11 <X> T_19_21.lc_trk_g1_3
 (27 4)  (1009 340)  (1009 340)  routing T_19_21.lc_trk_g1_0 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 340)  (1011 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 340)  (1014 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 340)  (1015 340)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 340)  (1016 340)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 340)  (1018 340)  LC_2 Logic Functioning bit
 (38 4)  (1020 340)  (1020 340)  LC_2 Logic Functioning bit
 (39 4)  (1021 340)  (1021 340)  LC_2 Logic Functioning bit
 (50 4)  (1032 340)  (1032 340)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (994 341)  (994 341)  routing T_19_21.sp4_h_l_40 <X> T_19_21.sp4_v_b_5
 (14 5)  (996 341)  (996 341)  routing T_19_21.sp4_h_l_5 <X> T_19_21.lc_trk_g1_0
 (15 5)  (997 341)  (997 341)  routing T_19_21.sp4_h_l_5 <X> T_19_21.lc_trk_g1_0
 (16 5)  (998 341)  (998 341)  routing T_19_21.sp4_h_l_5 <X> T_19_21.lc_trk_g1_0
 (17 5)  (999 341)  (999 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (1003 341)  (1003 341)  routing T_19_21.sp4_v_b_11 <X> T_19_21.lc_trk_g1_3
 (26 5)  (1008 341)  (1008 341)  routing T_19_21.lc_trk_g1_3 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 341)  (1009 341)  routing T_19_21.lc_trk_g1_3 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 341)  (1011 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 341)  (1013 341)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 341)  (1018 341)  LC_2 Logic Functioning bit
 (38 5)  (1020 341)  (1020 341)  LC_2 Logic Functioning bit
 (48 5)  (1030 341)  (1030 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (1035 341)  (1035 341)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (993 342)  (993 342)  routing T_19_21.sp4_v_b_2 <X> T_19_21.sp4_v_t_40
 (14 6)  (996 342)  (996 342)  routing T_19_21.sp4_h_l_1 <X> T_19_21.lc_trk_g1_4
 (17 6)  (999 342)  (999 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 342)  (1000 342)  routing T_19_21.wire_logic_cluster/lc_5/out <X> T_19_21.lc_trk_g1_5
 (21 6)  (1003 342)  (1003 342)  routing T_19_21.wire_logic_cluster/lc_7/out <X> T_19_21.lc_trk_g1_7
 (22 6)  (1004 342)  (1004 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (1010 342)  (1010 342)  routing T_19_21.lc_trk_g2_0 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 342)  (1011 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 342)  (1013 342)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 342)  (1014 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 342)  (1018 342)  LC_3 Logic Functioning bit
 (38 6)  (1020 342)  (1020 342)  LC_3 Logic Functioning bit
 (41 6)  (1023 342)  (1023 342)  LC_3 Logic Functioning bit
 (43 6)  (1025 342)  (1025 342)  LC_3 Logic Functioning bit
 (45 6)  (1027 342)  (1027 342)  LC_3 Logic Functioning bit
 (12 7)  (994 343)  (994 343)  routing T_19_21.sp4_v_b_2 <X> T_19_21.sp4_v_t_40
 (15 7)  (997 343)  (997 343)  routing T_19_21.sp4_h_l_1 <X> T_19_21.lc_trk_g1_4
 (16 7)  (998 343)  (998 343)  routing T_19_21.sp4_h_l_1 <X> T_19_21.lc_trk_g1_4
 (17 7)  (999 343)  (999 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (1004 343)  (1004 343)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1005 343)  (1005 343)  routing T_19_21.sp12_h_r_14 <X> T_19_21.lc_trk_g1_6
 (26 7)  (1008 343)  (1008 343)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 343)  (1011 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (1018 343)  (1018 343)  LC_3 Logic Functioning bit
 (38 7)  (1020 343)  (1020 343)  LC_3 Logic Functioning bit
 (40 7)  (1022 343)  (1022 343)  LC_3 Logic Functioning bit
 (42 7)  (1024 343)  (1024 343)  LC_3 Logic Functioning bit
 (48 7)  (1030 343)  (1030 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (996 344)  (996 344)  routing T_19_21.sp4_v_t_21 <X> T_19_21.lc_trk_g2_0
 (21 8)  (1003 344)  (1003 344)  routing T_19_21.sp4_h_r_43 <X> T_19_21.lc_trk_g2_3
 (22 8)  (1004 344)  (1004 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1005 344)  (1005 344)  routing T_19_21.sp4_h_r_43 <X> T_19_21.lc_trk_g2_3
 (24 8)  (1006 344)  (1006 344)  routing T_19_21.sp4_h_r_43 <X> T_19_21.lc_trk_g2_3
 (25 8)  (1007 344)  (1007 344)  routing T_19_21.bnl_op_2 <X> T_19_21.lc_trk_g2_2
 (26 8)  (1008 344)  (1008 344)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 344)  (1009 344)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 344)  (1011 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 344)  (1012 344)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 344)  (1013 344)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 344)  (1014 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 344)  (1015 344)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 344)  (1016 344)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 344)  (1018 344)  LC_4 Logic Functioning bit
 (37 8)  (1019 344)  (1019 344)  LC_4 Logic Functioning bit
 (39 8)  (1021 344)  (1021 344)  LC_4 Logic Functioning bit
 (43 8)  (1025 344)  (1025 344)  LC_4 Logic Functioning bit
 (45 8)  (1027 344)  (1027 344)  LC_4 Logic Functioning bit
 (47 8)  (1029 344)  (1029 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (53 8)  (1035 344)  (1035 344)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (14 9)  (996 345)  (996 345)  routing T_19_21.sp4_v_t_21 <X> T_19_21.lc_trk_g2_0
 (16 9)  (998 345)  (998 345)  routing T_19_21.sp4_v_t_21 <X> T_19_21.lc_trk_g2_0
 (17 9)  (999 345)  (999 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (1003 345)  (1003 345)  routing T_19_21.sp4_h_r_43 <X> T_19_21.lc_trk_g2_3
 (22 9)  (1004 345)  (1004 345)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1007 345)  (1007 345)  routing T_19_21.bnl_op_2 <X> T_19_21.lc_trk_g2_2
 (26 9)  (1008 345)  (1008 345)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 345)  (1010 345)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 345)  (1011 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 345)  (1012 345)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 345)  (1014 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1015 345)  (1015 345)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.input_2_4
 (35 9)  (1017 345)  (1017 345)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.input_2_4
 (36 9)  (1018 345)  (1018 345)  LC_4 Logic Functioning bit
 (37 9)  (1019 345)  (1019 345)  LC_4 Logic Functioning bit
 (38 9)  (1020 345)  (1020 345)  LC_4 Logic Functioning bit
 (39 9)  (1021 345)  (1021 345)  LC_4 Logic Functioning bit
 (4 10)  (986 346)  (986 346)  routing T_19_21.sp4_v_b_6 <X> T_19_21.sp4_v_t_43
 (13 10)  (995 346)  (995 346)  routing T_19_21.sp4_v_b_8 <X> T_19_21.sp4_v_t_45
 (17 10)  (999 346)  (999 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 346)  (1000 346)  routing T_19_21.wire_logic_cluster/lc_5/out <X> T_19_21.lc_trk_g2_5
 (25 10)  (1007 346)  (1007 346)  routing T_19_21.sp4_h_r_38 <X> T_19_21.lc_trk_g2_6
 (26 10)  (1008 346)  (1008 346)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 346)  (1009 346)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 346)  (1010 346)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 346)  (1011 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 346)  (1012 346)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 346)  (1013 346)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 346)  (1014 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 346)  (1019 346)  LC_5 Logic Functioning bit
 (41 10)  (1023 346)  (1023 346)  LC_5 Logic Functioning bit
 (43 10)  (1025 346)  (1025 346)  LC_5 Logic Functioning bit
 (45 10)  (1027 346)  (1027 346)  LC_5 Logic Functioning bit
 (46 10)  (1028 346)  (1028 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (986 347)  (986 347)  routing T_19_21.sp4_v_b_1 <X> T_19_21.sp4_h_l_43
 (22 11)  (1004 347)  (1004 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1005 347)  (1005 347)  routing T_19_21.sp4_h_r_38 <X> T_19_21.lc_trk_g2_6
 (24 11)  (1006 347)  (1006 347)  routing T_19_21.sp4_h_r_38 <X> T_19_21.lc_trk_g2_6
 (28 11)  (1010 347)  (1010 347)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 347)  (1011 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 347)  (1014 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (1019 347)  (1019 347)  LC_5 Logic Functioning bit
 (40 11)  (1022 347)  (1022 347)  LC_5 Logic Functioning bit
 (42 11)  (1024 347)  (1024 347)  LC_5 Logic Functioning bit
 (17 12)  (999 348)  (999 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (1003 348)  (1003 348)  routing T_19_21.sp4_v_t_22 <X> T_19_21.lc_trk_g3_3
 (22 12)  (1004 348)  (1004 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1005 348)  (1005 348)  routing T_19_21.sp4_v_t_22 <X> T_19_21.lc_trk_g3_3
 (31 12)  (1013 348)  (1013 348)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 348)  (1014 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 348)  (1016 348)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 348)  (1018 348)  LC_6 Logic Functioning bit
 (37 12)  (1019 348)  (1019 348)  LC_6 Logic Functioning bit
 (39 12)  (1021 348)  (1021 348)  LC_6 Logic Functioning bit
 (43 12)  (1025 348)  (1025 348)  LC_6 Logic Functioning bit
 (45 12)  (1027 348)  (1027 348)  LC_6 Logic Functioning bit
 (14 13)  (996 349)  (996 349)  routing T_19_21.sp4_h_r_24 <X> T_19_21.lc_trk_g3_0
 (15 13)  (997 349)  (997 349)  routing T_19_21.sp4_h_r_24 <X> T_19_21.lc_trk_g3_0
 (16 13)  (998 349)  (998 349)  routing T_19_21.sp4_h_r_24 <X> T_19_21.lc_trk_g3_0
 (17 13)  (999 349)  (999 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (1000 349)  (1000 349)  routing T_19_21.sp4_r_v_b_41 <X> T_19_21.lc_trk_g3_1
 (21 13)  (1003 349)  (1003 349)  routing T_19_21.sp4_v_t_22 <X> T_19_21.lc_trk_g3_3
 (22 13)  (1004 349)  (1004 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (1009 349)  (1009 349)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 349)  (1010 349)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 349)  (1011 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (1014 349)  (1014 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (1015 349)  (1015 349)  routing T_19_21.lc_trk_g2_0 <X> T_19_21.input_2_6
 (36 13)  (1018 349)  (1018 349)  LC_6 Logic Functioning bit
 (37 13)  (1019 349)  (1019 349)  LC_6 Logic Functioning bit
 (38 13)  (1020 349)  (1020 349)  LC_6 Logic Functioning bit
 (42 13)  (1024 349)  (1024 349)  LC_6 Logic Functioning bit
 (46 13)  (1028 349)  (1028 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (12 14)  (994 350)  (994 350)  routing T_19_21.sp4_v_t_46 <X> T_19_21.sp4_h_l_46
 (14 14)  (996 350)  (996 350)  routing T_19_21.wire_logic_cluster/lc_4/out <X> T_19_21.lc_trk_g3_4
 (17 14)  (999 350)  (999 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (1007 350)  (1007 350)  routing T_19_21.sp4_h_r_46 <X> T_19_21.lc_trk_g3_6
 (29 14)  (1011 350)  (1011 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 350)  (1012 350)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 350)  (1013 350)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 350)  (1014 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 350)  (1016 350)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 350)  (1017 350)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.input_2_7
 (37 14)  (1019 350)  (1019 350)  LC_7 Logic Functioning bit
 (39 14)  (1021 350)  (1021 350)  LC_7 Logic Functioning bit
 (45 14)  (1027 350)  (1027 350)  LC_7 Logic Functioning bit
 (11 15)  (993 351)  (993 351)  routing T_19_21.sp4_v_t_46 <X> T_19_21.sp4_h_l_46
 (17 15)  (999 351)  (999 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1000 351)  (1000 351)  routing T_19_21.sp4_r_v_b_45 <X> T_19_21.lc_trk_g3_5
 (22 15)  (1004 351)  (1004 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1005 351)  (1005 351)  routing T_19_21.sp4_h_r_46 <X> T_19_21.lc_trk_g3_6
 (24 15)  (1006 351)  (1006 351)  routing T_19_21.sp4_h_r_46 <X> T_19_21.lc_trk_g3_6
 (25 15)  (1007 351)  (1007 351)  routing T_19_21.sp4_h_r_46 <X> T_19_21.lc_trk_g3_6
 (27 15)  (1009 351)  (1009 351)  routing T_19_21.lc_trk_g1_0 <X> T_19_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 351)  (1011 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 351)  (1013 351)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 351)  (1014 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1015 351)  (1015 351)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.input_2_7
 (34 15)  (1016 351)  (1016 351)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.input_2_7
 (35 15)  (1017 351)  (1017 351)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.input_2_7
 (36 15)  (1018 351)  (1018 351)  LC_7 Logic Functioning bit
 (37 15)  (1019 351)  (1019 351)  LC_7 Logic Functioning bit
 (39 15)  (1021 351)  (1021 351)  LC_7 Logic Functioning bit
 (43 15)  (1025 351)  (1025 351)  LC_7 Logic Functioning bit
 (51 15)  (1033 351)  (1033 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_20_21

 (22 0)  (1058 336)  (1058 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1059 336)  (1059 336)  routing T_20_21.sp4_h_r_3 <X> T_20_21.lc_trk_g0_3
 (24 0)  (1060 336)  (1060 336)  routing T_20_21.sp4_h_r_3 <X> T_20_21.lc_trk_g0_3
 (25 0)  (1061 336)  (1061 336)  routing T_20_21.sp4_h_r_10 <X> T_20_21.lc_trk_g0_2
 (26 0)  (1062 336)  (1062 336)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (1065 336)  (1065 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 336)  (1066 336)  routing T_20_21.lc_trk_g0_5 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 336)  (1068 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 336)  (1072 336)  LC_0 Logic Functioning bit
 (39 0)  (1075 336)  (1075 336)  LC_0 Logic Functioning bit
 (41 0)  (1077 336)  (1077 336)  LC_0 Logic Functioning bit
 (43 0)  (1079 336)  (1079 336)  LC_0 Logic Functioning bit
 (44 0)  (1080 336)  (1080 336)  LC_0 Logic Functioning bit
 (47 0)  (1083 336)  (1083 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (1051 337)  (1051 337)  routing T_20_21.bot_op_0 <X> T_20_21.lc_trk_g0_0
 (17 1)  (1053 337)  (1053 337)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (1057 337)  (1057 337)  routing T_20_21.sp4_h_r_3 <X> T_20_21.lc_trk_g0_3
 (22 1)  (1058 337)  (1058 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1059 337)  (1059 337)  routing T_20_21.sp4_h_r_10 <X> T_20_21.lc_trk_g0_2
 (24 1)  (1060 337)  (1060 337)  routing T_20_21.sp4_h_r_10 <X> T_20_21.lc_trk_g0_2
 (27 1)  (1063 337)  (1063 337)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 337)  (1065 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 337)  (1068 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (1073 337)  (1073 337)  LC_0 Logic Functioning bit
 (39 1)  (1075 337)  (1075 337)  LC_0 Logic Functioning bit
 (41 1)  (1077 337)  (1077 337)  LC_0 Logic Functioning bit
 (42 1)  (1078 337)  (1078 337)  LC_0 Logic Functioning bit
 (50 1)  (1086 337)  (1086 337)  Carry_In_Mux bit 

 (12 2)  (1048 338)  (1048 338)  routing T_20_21.sp4_v_t_39 <X> T_20_21.sp4_h_l_39
 (14 2)  (1050 338)  (1050 338)  routing T_20_21.sp12_h_l_3 <X> T_20_21.lc_trk_g0_4
 (15 2)  (1051 338)  (1051 338)  routing T_20_21.top_op_5 <X> T_20_21.lc_trk_g0_5
 (17 2)  (1053 338)  (1053 338)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (1062 338)  (1062 338)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 338)  (1063 338)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 338)  (1064 338)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 338)  (1065 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 338)  (1066 338)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 338)  (1068 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 338)  (1072 338)  LC_1 Logic Functioning bit
 (39 2)  (1075 338)  (1075 338)  LC_1 Logic Functioning bit
 (41 2)  (1077 338)  (1077 338)  LC_1 Logic Functioning bit
 (43 2)  (1079 338)  (1079 338)  LC_1 Logic Functioning bit
 (44 2)  (1080 338)  (1080 338)  LC_1 Logic Functioning bit
 (52 2)  (1088 338)  (1088 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (10 3)  (1046 339)  (1046 339)  routing T_20_21.sp4_h_l_45 <X> T_20_21.sp4_v_t_36
 (11 3)  (1047 339)  (1047 339)  routing T_20_21.sp4_v_t_39 <X> T_20_21.sp4_h_l_39
 (14 3)  (1050 339)  (1050 339)  routing T_20_21.sp12_h_l_3 <X> T_20_21.lc_trk_g0_4
 (15 3)  (1051 339)  (1051 339)  routing T_20_21.sp12_h_l_3 <X> T_20_21.lc_trk_g0_4
 (17 3)  (1053 339)  (1053 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (18 3)  (1054 339)  (1054 339)  routing T_20_21.top_op_5 <X> T_20_21.lc_trk_g0_5
 (26 3)  (1062 339)  (1062 339)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 339)  (1064 339)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 339)  (1065 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 339)  (1066 339)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (1068 339)  (1068 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1070 339)  (1070 339)  routing T_20_21.lc_trk_g1_0 <X> T_20_21.input_2_1
 (37 3)  (1073 339)  (1073 339)  LC_1 Logic Functioning bit
 (39 3)  (1075 339)  (1075 339)  LC_1 Logic Functioning bit
 (41 3)  (1077 339)  (1077 339)  LC_1 Logic Functioning bit
 (42 3)  (1078 339)  (1078 339)  LC_1 Logic Functioning bit
 (5 4)  (1041 340)  (1041 340)  routing T_20_21.sp4_h_l_37 <X> T_20_21.sp4_h_r_3
 (9 4)  (1045 340)  (1045 340)  routing T_20_21.sp4_h_l_36 <X> T_20_21.sp4_h_r_4
 (10 4)  (1046 340)  (1046 340)  routing T_20_21.sp4_h_l_36 <X> T_20_21.sp4_h_r_4
 (22 4)  (1058 340)  (1058 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1059 340)  (1059 340)  routing T_20_21.sp4_h_r_3 <X> T_20_21.lc_trk_g1_3
 (24 4)  (1060 340)  (1060 340)  routing T_20_21.sp4_h_r_3 <X> T_20_21.lc_trk_g1_3
 (25 4)  (1061 340)  (1061 340)  routing T_20_21.sp4_h_r_10 <X> T_20_21.lc_trk_g1_2
 (26 4)  (1062 340)  (1062 340)  routing T_20_21.lc_trk_g0_4 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 340)  (1063 340)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 340)  (1065 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 340)  (1066 340)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 340)  (1068 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 340)  (1072 340)  LC_2 Logic Functioning bit
 (39 4)  (1075 340)  (1075 340)  LC_2 Logic Functioning bit
 (41 4)  (1077 340)  (1077 340)  LC_2 Logic Functioning bit
 (43 4)  (1079 340)  (1079 340)  LC_2 Logic Functioning bit
 (44 4)  (1080 340)  (1080 340)  LC_2 Logic Functioning bit
 (4 5)  (1040 341)  (1040 341)  routing T_20_21.sp4_h_l_37 <X> T_20_21.sp4_h_r_3
 (9 5)  (1045 341)  (1045 341)  routing T_20_21.sp4_v_t_41 <X> T_20_21.sp4_v_b_4
 (15 5)  (1051 341)  (1051 341)  routing T_20_21.bot_op_0 <X> T_20_21.lc_trk_g1_0
 (17 5)  (1053 341)  (1053 341)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (1057 341)  (1057 341)  routing T_20_21.sp4_h_r_3 <X> T_20_21.lc_trk_g1_3
 (22 5)  (1058 341)  (1058 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1059 341)  (1059 341)  routing T_20_21.sp4_h_r_10 <X> T_20_21.lc_trk_g1_2
 (24 5)  (1060 341)  (1060 341)  routing T_20_21.sp4_h_r_10 <X> T_20_21.lc_trk_g1_2
 (29 5)  (1065 341)  (1065 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (1068 341)  (1068 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (1073 341)  (1073 341)  LC_2 Logic Functioning bit
 (39 5)  (1075 341)  (1075 341)  LC_2 Logic Functioning bit
 (41 5)  (1077 341)  (1077 341)  LC_2 Logic Functioning bit
 (42 5)  (1078 341)  (1078 341)  LC_2 Logic Functioning bit
 (47 5)  (1083 341)  (1083 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (11 6)  (1047 342)  (1047 342)  routing T_20_21.sp4_v_b_9 <X> T_20_21.sp4_v_t_40
 (13 6)  (1049 342)  (1049 342)  routing T_20_21.sp4_v_b_9 <X> T_20_21.sp4_v_t_40
 (14 6)  (1050 342)  (1050 342)  routing T_20_21.sp12_h_l_3 <X> T_20_21.lc_trk_g1_4
 (15 6)  (1051 342)  (1051 342)  routing T_20_21.top_op_5 <X> T_20_21.lc_trk_g1_5
 (17 6)  (1053 342)  (1053 342)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (1063 342)  (1063 342)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 342)  (1065 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 342)  (1068 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 342)  (1072 342)  LC_3 Logic Functioning bit
 (39 6)  (1075 342)  (1075 342)  LC_3 Logic Functioning bit
 (41 6)  (1077 342)  (1077 342)  LC_3 Logic Functioning bit
 (43 6)  (1079 342)  (1079 342)  LC_3 Logic Functioning bit
 (44 6)  (1080 342)  (1080 342)  LC_3 Logic Functioning bit
 (47 6)  (1083 342)  (1083 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (1050 343)  (1050 343)  routing T_20_21.sp12_h_l_3 <X> T_20_21.lc_trk_g1_4
 (15 7)  (1051 343)  (1051 343)  routing T_20_21.sp12_h_l_3 <X> T_20_21.lc_trk_g1_4
 (17 7)  (1053 343)  (1053 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (18 7)  (1054 343)  (1054 343)  routing T_20_21.top_op_5 <X> T_20_21.lc_trk_g1_5
 (26 7)  (1062 343)  (1062 343)  routing T_20_21.lc_trk_g0_3 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 343)  (1065 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 343)  (1066 343)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 343)  (1068 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1070 343)  (1070 343)  routing T_20_21.lc_trk_g1_0 <X> T_20_21.input_2_3
 (37 7)  (1073 343)  (1073 343)  LC_3 Logic Functioning bit
 (39 7)  (1075 343)  (1075 343)  LC_3 Logic Functioning bit
 (41 7)  (1077 343)  (1077 343)  LC_3 Logic Functioning bit
 (42 7)  (1078 343)  (1078 343)  LC_3 Logic Functioning bit
 (11 8)  (1047 344)  (1047 344)  routing T_20_21.sp4_v_t_37 <X> T_20_21.sp4_v_b_8
 (13 8)  (1049 344)  (1049 344)  routing T_20_21.sp4_v_t_37 <X> T_20_21.sp4_v_b_8
 (14 8)  (1050 344)  (1050 344)  routing T_20_21.rgt_op_0 <X> T_20_21.lc_trk_g2_0
 (15 8)  (1051 344)  (1051 344)  routing T_20_21.tnl_op_1 <X> T_20_21.lc_trk_g2_1
 (17 8)  (1053 344)  (1053 344)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (28 8)  (1064 344)  (1064 344)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 344)  (1065 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 344)  (1068 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 344)  (1072 344)  LC_4 Logic Functioning bit
 (39 8)  (1075 344)  (1075 344)  LC_4 Logic Functioning bit
 (41 8)  (1077 344)  (1077 344)  LC_4 Logic Functioning bit
 (43 8)  (1079 344)  (1079 344)  LC_4 Logic Functioning bit
 (44 8)  (1080 344)  (1080 344)  LC_4 Logic Functioning bit
 (15 9)  (1051 345)  (1051 345)  routing T_20_21.rgt_op_0 <X> T_20_21.lc_trk_g2_0
 (17 9)  (1053 345)  (1053 345)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (1054 345)  (1054 345)  routing T_20_21.tnl_op_1 <X> T_20_21.lc_trk_g2_1
 (27 9)  (1063 345)  (1063 345)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 345)  (1064 345)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 345)  (1065 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 345)  (1068 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (1073 345)  (1073 345)  LC_4 Logic Functioning bit
 (39 9)  (1075 345)  (1075 345)  LC_4 Logic Functioning bit
 (41 9)  (1077 345)  (1077 345)  LC_4 Logic Functioning bit
 (42 9)  (1078 345)  (1078 345)  LC_4 Logic Functioning bit
 (6 10)  (1042 346)  (1042 346)  routing T_20_21.sp4_h_l_36 <X> T_20_21.sp4_v_t_43
 (21 10)  (1057 346)  (1057 346)  routing T_20_21.sp4_v_t_26 <X> T_20_21.lc_trk_g2_7
 (22 10)  (1058 346)  (1058 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1059 346)  (1059 346)  routing T_20_21.sp4_v_t_26 <X> T_20_21.lc_trk_g2_7
 (28 10)  (1064 346)  (1064 346)  routing T_20_21.lc_trk_g2_0 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 346)  (1065 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 346)  (1068 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 346)  (1072 346)  LC_5 Logic Functioning bit
 (39 10)  (1075 346)  (1075 346)  LC_5 Logic Functioning bit
 (41 10)  (1077 346)  (1077 346)  LC_5 Logic Functioning bit
 (43 10)  (1079 346)  (1079 346)  LC_5 Logic Functioning bit
 (44 10)  (1080 346)  (1080 346)  LC_5 Logic Functioning bit
 (15 11)  (1051 347)  (1051 347)  routing T_20_21.sp4_v_t_33 <X> T_20_21.lc_trk_g2_4
 (16 11)  (1052 347)  (1052 347)  routing T_20_21.sp4_v_t_33 <X> T_20_21.lc_trk_g2_4
 (17 11)  (1053 347)  (1053 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (1057 347)  (1057 347)  routing T_20_21.sp4_v_t_26 <X> T_20_21.lc_trk_g2_7
 (27 11)  (1063 347)  (1063 347)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 347)  (1064 347)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 347)  (1065 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 347)  (1068 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1070 347)  (1070 347)  routing T_20_21.lc_trk_g1_0 <X> T_20_21.input_2_5
 (37 11)  (1073 347)  (1073 347)  LC_5 Logic Functioning bit
 (39 11)  (1075 347)  (1075 347)  LC_5 Logic Functioning bit
 (41 11)  (1077 347)  (1077 347)  LC_5 Logic Functioning bit
 (42 11)  (1078 347)  (1078 347)  LC_5 Logic Functioning bit
 (8 12)  (1044 348)  (1044 348)  routing T_20_21.sp4_h_l_47 <X> T_20_21.sp4_h_r_10
 (14 12)  (1050 348)  (1050 348)  routing T_20_21.rgt_op_0 <X> T_20_21.lc_trk_g3_0
 (15 12)  (1051 348)  (1051 348)  routing T_20_21.tnl_op_1 <X> T_20_21.lc_trk_g3_1
 (17 12)  (1053 348)  (1053 348)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (1062 348)  (1062 348)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 348)  (1063 348)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 348)  (1064 348)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 348)  (1065 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 348)  (1066 348)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 348)  (1068 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 348)  (1072 348)  LC_6 Logic Functioning bit
 (39 12)  (1075 348)  (1075 348)  LC_6 Logic Functioning bit
 (41 12)  (1077 348)  (1077 348)  LC_6 Logic Functioning bit
 (43 12)  (1079 348)  (1079 348)  LC_6 Logic Functioning bit
 (44 12)  (1080 348)  (1080 348)  LC_6 Logic Functioning bit
 (52 12)  (1088 348)  (1088 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (1051 349)  (1051 349)  routing T_20_21.rgt_op_0 <X> T_20_21.lc_trk_g3_0
 (17 13)  (1053 349)  (1053 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (1054 349)  (1054 349)  routing T_20_21.tnl_op_1 <X> T_20_21.lc_trk_g3_1
 (28 13)  (1064 349)  (1064 349)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 349)  (1065 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (1068 349)  (1068 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (1073 349)  (1073 349)  LC_6 Logic Functioning bit
 (39 13)  (1075 349)  (1075 349)  LC_6 Logic Functioning bit
 (41 13)  (1077 349)  (1077 349)  LC_6 Logic Functioning bit
 (42 13)  (1078 349)  (1078 349)  LC_6 Logic Functioning bit
 (21 14)  (1057 350)  (1057 350)  routing T_20_21.sp4_v_t_26 <X> T_20_21.lc_trk_g3_7
 (22 14)  (1058 350)  (1058 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1059 350)  (1059 350)  routing T_20_21.sp4_v_t_26 <X> T_20_21.lc_trk_g3_7
 (29 14)  (1065 350)  (1065 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 350)  (1068 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 350)  (1072 350)  LC_7 Logic Functioning bit
 (39 14)  (1075 350)  (1075 350)  LC_7 Logic Functioning bit
 (41 14)  (1077 350)  (1077 350)  LC_7 Logic Functioning bit
 (43 14)  (1079 350)  (1079 350)  LC_7 Logic Functioning bit
 (44 14)  (1080 350)  (1080 350)  LC_7 Logic Functioning bit
 (48 14)  (1084 350)  (1084 350)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (15 15)  (1051 351)  (1051 351)  routing T_20_21.sp4_v_t_33 <X> T_20_21.lc_trk_g3_4
 (16 15)  (1052 351)  (1052 351)  routing T_20_21.sp4_v_t_33 <X> T_20_21.lc_trk_g3_4
 (17 15)  (1053 351)  (1053 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (1057 351)  (1057 351)  routing T_20_21.sp4_v_t_26 <X> T_20_21.lc_trk_g3_7
 (26 15)  (1062 351)  (1062 351)  routing T_20_21.lc_trk_g1_2 <X> T_20_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 351)  (1063 351)  routing T_20_21.lc_trk_g1_2 <X> T_20_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 351)  (1065 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 351)  (1066 351)  routing T_20_21.lc_trk_g0_2 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 351)  (1068 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1070 351)  (1070 351)  routing T_20_21.lc_trk_g1_0 <X> T_20_21.input_2_7
 (37 15)  (1073 351)  (1073 351)  LC_7 Logic Functioning bit
 (39 15)  (1075 351)  (1075 351)  LC_7 Logic Functioning bit
 (41 15)  (1077 351)  (1077 351)  LC_7 Logic Functioning bit
 (42 15)  (1078 351)  (1078 351)  LC_7 Logic Functioning bit
 (48 15)  (1084 351)  (1084 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_21

 (13 0)  (1103 336)  (1103 336)  routing T_21_21.sp4_h_l_39 <X> T_21_21.sp4_v_b_2
 (16 0)  (1106 336)  (1106 336)  routing T_21_21.sp4_v_b_9 <X> T_21_21.lc_trk_g0_1
 (17 0)  (1107 336)  (1107 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1108 336)  (1108 336)  routing T_21_21.sp4_v_b_9 <X> T_21_21.lc_trk_g0_1
 (27 0)  (1117 336)  (1117 336)  routing T_21_21.lc_trk_g1_0 <X> T_21_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 336)  (1119 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 336)  (1121 336)  routing T_21_21.lc_trk_g0_5 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 336)  (1122 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 336)  (1125 336)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.input_2_0
 (38 0)  (1128 336)  (1128 336)  LC_0 Logic Functioning bit
 (39 0)  (1129 336)  (1129 336)  LC_0 Logic Functioning bit
 (45 0)  (1135 336)  (1135 336)  LC_0 Logic Functioning bit
 (12 1)  (1102 337)  (1102 337)  routing T_21_21.sp4_h_l_39 <X> T_21_21.sp4_v_b_2
 (18 1)  (1108 337)  (1108 337)  routing T_21_21.sp4_v_b_9 <X> T_21_21.lc_trk_g0_1
 (26 1)  (1116 337)  (1116 337)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 337)  (1117 337)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 337)  (1118 337)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 337)  (1119 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 337)  (1122 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1123 337)  (1123 337)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.input_2_0
 (37 1)  (1127 337)  (1127 337)  LC_0 Logic Functioning bit
 (38 1)  (1128 337)  (1128 337)  LC_0 Logic Functioning bit
 (39 1)  (1129 337)  (1129 337)  LC_0 Logic Functioning bit
 (42 1)  (1132 337)  (1132 337)  LC_0 Logic Functioning bit
 (48 1)  (1138 337)  (1138 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1090 338)  (1090 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 338)  (1091 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 338)  (1092 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1105 338)  (1105 338)  routing T_21_21.lft_op_5 <X> T_21_21.lc_trk_g0_5
 (17 2)  (1107 338)  (1107 338)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1108 338)  (1108 338)  routing T_21_21.lft_op_5 <X> T_21_21.lc_trk_g0_5
 (6 4)  (1096 340)  (1096 340)  routing T_21_21.sp4_v_t_37 <X> T_21_21.sp4_v_b_3
 (14 4)  (1104 340)  (1104 340)  routing T_21_21.bnr_op_0 <X> T_21_21.lc_trk_g1_0
 (16 4)  (1106 340)  (1106 340)  routing T_21_21.sp4_v_b_9 <X> T_21_21.lc_trk_g1_1
 (17 4)  (1107 340)  (1107 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1108 340)  (1108 340)  routing T_21_21.sp4_v_b_9 <X> T_21_21.lc_trk_g1_1
 (27 4)  (1117 340)  (1117 340)  routing T_21_21.lc_trk_g3_0 <X> T_21_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 340)  (1118 340)  routing T_21_21.lc_trk_g3_0 <X> T_21_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 340)  (1119 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 340)  (1121 340)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 340)  (1122 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 340)  (1124 340)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 340)  (1125 340)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.input_2_2
 (37 4)  (1127 340)  (1127 340)  LC_2 Logic Functioning bit
 (40 4)  (1130 340)  (1130 340)  LC_2 Logic Functioning bit
 (41 4)  (1131 340)  (1131 340)  LC_2 Logic Functioning bit
 (42 4)  (1132 340)  (1132 340)  LC_2 Logic Functioning bit
 (43 4)  (1133 340)  (1133 340)  LC_2 Logic Functioning bit
 (47 4)  (1137 340)  (1137 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (5 5)  (1095 341)  (1095 341)  routing T_21_21.sp4_v_t_37 <X> T_21_21.sp4_v_b_3
 (14 5)  (1104 341)  (1104 341)  routing T_21_21.bnr_op_0 <X> T_21_21.lc_trk_g1_0
 (17 5)  (1107 341)  (1107 341)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (1108 341)  (1108 341)  routing T_21_21.sp4_v_b_9 <X> T_21_21.lc_trk_g1_1
 (22 5)  (1112 341)  (1112 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1113 341)  (1113 341)  routing T_21_21.sp4_v_b_18 <X> T_21_21.lc_trk_g1_2
 (24 5)  (1114 341)  (1114 341)  routing T_21_21.sp4_v_b_18 <X> T_21_21.lc_trk_g1_2
 (27 5)  (1117 341)  (1117 341)  routing T_21_21.lc_trk_g1_1 <X> T_21_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 341)  (1119 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (1122 341)  (1122 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1123 341)  (1123 341)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.input_2_2
 (40 5)  (1130 341)  (1130 341)  LC_2 Logic Functioning bit
 (41 5)  (1131 341)  (1131 341)  LC_2 Logic Functioning bit
 (42 5)  (1132 341)  (1132 341)  LC_2 Logic Functioning bit
 (43 5)  (1133 341)  (1133 341)  LC_2 Logic Functioning bit
 (51 5)  (1141 341)  (1141 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (1112 342)  (1112 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (14 7)  (1104 343)  (1104 343)  routing T_21_21.top_op_4 <X> T_21_21.lc_trk_g1_4
 (15 7)  (1105 343)  (1105 343)  routing T_21_21.top_op_4 <X> T_21_21.lc_trk_g1_4
 (17 7)  (1107 343)  (1107 343)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (5 8)  (1095 344)  (1095 344)  routing T_21_21.sp4_h_l_38 <X> T_21_21.sp4_h_r_6
 (8 8)  (1098 344)  (1098 344)  routing T_21_21.sp4_h_l_42 <X> T_21_21.sp4_h_r_7
 (12 8)  (1102 344)  (1102 344)  routing T_21_21.sp4_h_l_40 <X> T_21_21.sp4_h_r_8
 (22 8)  (1112 344)  (1112 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (1116 344)  (1116 344)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (32 8)  (1122 344)  (1122 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 344)  (1123 344)  routing T_21_21.lc_trk_g2_3 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 344)  (1126 344)  LC_4 Logic Functioning bit
 (38 8)  (1128 344)  (1128 344)  LC_4 Logic Functioning bit
 (40 8)  (1130 344)  (1130 344)  LC_4 Logic Functioning bit
 (41 8)  (1131 344)  (1131 344)  LC_4 Logic Functioning bit
 (42 8)  (1132 344)  (1132 344)  LC_4 Logic Functioning bit
 (43 8)  (1133 344)  (1133 344)  LC_4 Logic Functioning bit
 (4 9)  (1094 345)  (1094 345)  routing T_21_21.sp4_h_l_38 <X> T_21_21.sp4_h_r_6
 (13 9)  (1103 345)  (1103 345)  routing T_21_21.sp4_h_l_40 <X> T_21_21.sp4_h_r_8
 (26 9)  (1116 345)  (1116 345)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 345)  (1117 345)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 345)  (1118 345)  routing T_21_21.lc_trk_g3_7 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 345)  (1119 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 345)  (1121 345)  routing T_21_21.lc_trk_g2_3 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (1127 345)  (1127 345)  LC_4 Logic Functioning bit
 (39 9)  (1129 345)  (1129 345)  LC_4 Logic Functioning bit
 (40 9)  (1130 345)  (1130 345)  LC_4 Logic Functioning bit
 (41 9)  (1131 345)  (1131 345)  LC_4 Logic Functioning bit
 (42 9)  (1132 345)  (1132 345)  LC_4 Logic Functioning bit
 (43 9)  (1133 345)  (1133 345)  LC_4 Logic Functioning bit
 (52 9)  (1142 345)  (1142 345)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (4 11)  (1094 347)  (1094 347)  routing T_21_21.sp4_v_b_1 <X> T_21_21.sp4_h_l_43
 (14 11)  (1104 347)  (1104 347)  routing T_21_21.sp4_r_v_b_36 <X> T_21_21.lc_trk_g2_4
 (17 11)  (1107 347)  (1107 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (5 12)  (1095 348)  (1095 348)  routing T_21_21.sp4_v_t_44 <X> T_21_21.sp4_h_r_9
 (14 12)  (1104 348)  (1104 348)  routing T_21_21.sp12_v_b_0 <X> T_21_21.lc_trk_g3_0
 (22 12)  (1112 348)  (1112 348)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1114 348)  (1114 348)  routing T_21_21.tnl_op_3 <X> T_21_21.lc_trk_g3_3
 (14 13)  (1104 349)  (1104 349)  routing T_21_21.sp12_v_b_0 <X> T_21_21.lc_trk_g3_0
 (15 13)  (1105 349)  (1105 349)  routing T_21_21.sp12_v_b_0 <X> T_21_21.lc_trk_g3_0
 (17 13)  (1107 349)  (1107 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (21 13)  (1111 349)  (1111 349)  routing T_21_21.tnl_op_3 <X> T_21_21.lc_trk_g3_3
 (12 14)  (1102 350)  (1102 350)  routing T_21_21.sp4_v_t_40 <X> T_21_21.sp4_h_l_46
 (22 14)  (1112 350)  (1112 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (1118 350)  (1118 350)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 350)  (1119 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 350)  (1120 350)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 350)  (1121 350)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 350)  (1122 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 350)  (1124 350)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 350)  (1126 350)  LC_7 Logic Functioning bit
 (38 14)  (1128 350)  (1128 350)  LC_7 Logic Functioning bit
 (39 14)  (1129 350)  (1129 350)  LC_7 Logic Functioning bit
 (40 14)  (1130 350)  (1130 350)  LC_7 Logic Functioning bit
 (41 14)  (1131 350)  (1131 350)  LC_7 Logic Functioning bit
 (42 14)  (1132 350)  (1132 350)  LC_7 Logic Functioning bit
 (43 14)  (1133 350)  (1133 350)  LC_7 Logic Functioning bit
 (48 14)  (1138 350)  (1138 350)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (11 15)  (1101 351)  (1101 351)  routing T_21_21.sp4_v_t_40 <X> T_21_21.sp4_h_l_46
 (13 15)  (1103 351)  (1103 351)  routing T_21_21.sp4_v_t_40 <X> T_21_21.sp4_h_l_46
 (26 15)  (1116 351)  (1116 351)  routing T_21_21.lc_trk_g1_2 <X> T_21_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 351)  (1117 351)  routing T_21_21.lc_trk_g1_2 <X> T_21_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 351)  (1119 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 351)  (1121 351)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 351)  (1122 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (1126 351)  (1126 351)  LC_7 Logic Functioning bit
 (37 15)  (1127 351)  (1127 351)  LC_7 Logic Functioning bit
 (38 15)  (1128 351)  (1128 351)  LC_7 Logic Functioning bit
 (39 15)  (1129 351)  (1129 351)  LC_7 Logic Functioning bit
 (40 15)  (1130 351)  (1130 351)  LC_7 Logic Functioning bit
 (41 15)  (1131 351)  (1131 351)  LC_7 Logic Functioning bit
 (42 15)  (1132 351)  (1132 351)  LC_7 Logic Functioning bit
 (43 15)  (1133 351)  (1133 351)  LC_7 Logic Functioning bit


LogicTile_22_21

 (8 1)  (1152 337)  (1152 337)  routing T_22_21.sp4_h_l_36 <X> T_22_21.sp4_v_b_1
 (9 1)  (1153 337)  (1153 337)  routing T_22_21.sp4_h_l_36 <X> T_22_21.sp4_v_b_1
 (0 2)  (1144 338)  (1144 338)  routing T_22_21.glb_netwk_6 <X> T_22_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 338)  (1145 338)  routing T_22_21.glb_netwk_6 <X> T_22_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 338)  (1146 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 4)  (1163 340)  (1163 340)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (12 6)  (1156 342)  (1156 342)  routing T_22_21.sp4_v_b_5 <X> T_22_21.sp4_h_l_40
 (3 9)  (1147 345)  (1147 345)  routing T_22_21.sp12_h_l_22 <X> T_22_21.sp12_v_b_1
 (13 11)  (1157 347)  (1157 347)  routing T_22_21.sp4_v_b_3 <X> T_22_21.sp4_h_l_45
 (26 12)  (1170 348)  (1170 348)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 348)  (1171 348)  routing T_22_21.lc_trk_g3_0 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 348)  (1172 348)  routing T_22_21.lc_trk_g3_0 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 348)  (1173 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 348)  (1175 348)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 348)  (1176 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 348)  (1177 348)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 348)  (1178 348)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 348)  (1179 348)  routing T_22_21.lc_trk_g3_5 <X> T_22_21.input_2_6
 (36 12)  (1180 348)  (1180 348)  LC_6 Logic Functioning bit
 (37 12)  (1181 348)  (1181 348)  LC_6 Logic Functioning bit
 (39 12)  (1183 348)  (1183 348)  LC_6 Logic Functioning bit
 (43 12)  (1187 348)  (1187 348)  LC_6 Logic Functioning bit
 (45 12)  (1189 348)  (1189 348)  LC_6 Logic Functioning bit
 (17 13)  (1161 349)  (1161 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (1170 349)  (1170 349)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 349)  (1171 349)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 349)  (1172 349)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 349)  (1173 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 349)  (1175 349)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 349)  (1176 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1177 349)  (1177 349)  routing T_22_21.lc_trk_g3_5 <X> T_22_21.input_2_6
 (34 13)  (1178 349)  (1178 349)  routing T_22_21.lc_trk_g3_5 <X> T_22_21.input_2_6
 (36 13)  (1180 349)  (1180 349)  LC_6 Logic Functioning bit
 (37 13)  (1181 349)  (1181 349)  LC_6 Logic Functioning bit
 (38 13)  (1182 349)  (1182 349)  LC_6 Logic Functioning bit
 (39 13)  (1183 349)  (1183 349)  LC_6 Logic Functioning bit
 (51 13)  (1195 349)  (1195 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (1196 349)  (1196 349)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (2 14)  (1146 350)  (1146 350)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (10 14)  (1154 350)  (1154 350)  routing T_22_21.sp4_v_b_5 <X> T_22_21.sp4_h_l_47
 (15 14)  (1159 350)  (1159 350)  routing T_22_21.tnr_op_5 <X> T_22_21.lc_trk_g3_5
 (17 14)  (1161 350)  (1161 350)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (1165 350)  (1165 350)  routing T_22_21.sp4_v_t_26 <X> T_22_21.lc_trk_g3_7
 (22 14)  (1166 350)  (1166 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1167 350)  (1167 350)  routing T_22_21.sp4_v_t_26 <X> T_22_21.lc_trk_g3_7
 (25 14)  (1169 350)  (1169 350)  routing T_22_21.wire_logic_cluster/lc_6/out <X> T_22_21.lc_trk_g3_6
 (21 15)  (1165 351)  (1165 351)  routing T_22_21.sp4_v_t_26 <X> T_22_21.lc_trk_g3_7
 (22 15)  (1166 351)  (1166 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_23_21

 (2 0)  (1200 336)  (1200 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 5)  (1217 341)  (1217 341)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_24_21

 (8 13)  (1260 349)  (1260 349)  routing T_24_21.sp4_h_l_41 <X> T_24_21.sp4_v_b_10
 (9 13)  (1261 349)  (1261 349)  routing T_24_21.sp4_h_l_41 <X> T_24_21.sp4_v_b_10
 (10 13)  (1262 349)  (1262 349)  routing T_24_21.sp4_h_l_41 <X> T_24_21.sp4_v_b_10


RAM_Tile_25_21

 (8 1)  (1314 337)  (1314 337)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_v_b_1
 (9 1)  (1315 337)  (1315 337)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_v_b_1
 (10 1)  (1316 337)  (1316 337)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_v_b_1
 (4 8)  (1310 344)  (1310 344)  routing T_25_21.sp4_h_l_43 <X> T_25_21.sp4_v_b_6
 (13 8)  (1319 344)  (1319 344)  routing T_25_21.sp4_h_l_45 <X> T_25_21.sp4_v_b_8
 (5 9)  (1311 345)  (1311 345)  routing T_25_21.sp4_h_l_43 <X> T_25_21.sp4_v_b_6
 (12 9)  (1318 345)  (1318 345)  routing T_25_21.sp4_h_l_45 <X> T_25_21.sp4_v_b_8
 (4 12)  (1310 348)  (1310 348)  routing T_25_21.sp4_h_l_44 <X> T_25_21.sp4_v_b_9
 (5 13)  (1311 349)  (1311 349)  routing T_25_21.sp4_h_l_44 <X> T_25_21.sp4_v_b_9
 (8 13)  (1314 349)  (1314 349)  routing T_25_21.sp4_h_l_47 <X> T_25_21.sp4_v_b_10
 (9 13)  (1315 349)  (1315 349)  routing T_25_21.sp4_h_l_47 <X> T_25_21.sp4_v_b_10


LogicTile_26_21

 (11 0)  (1359 336)  (1359 336)  routing T_26_21.sp4_v_t_43 <X> T_26_21.sp4_v_b_2
 (13 0)  (1361 336)  (1361 336)  routing T_26_21.sp4_v_t_43 <X> T_26_21.sp4_v_b_2
 (13 4)  (1361 340)  (1361 340)  routing T_26_21.sp4_h_l_40 <X> T_26_21.sp4_v_b_5
 (12 5)  (1360 341)  (1360 341)  routing T_26_21.sp4_h_l_40 <X> T_26_21.sp4_v_b_5


IO_Tile_33_21

 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 322)  (0 322)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_3_20

 (3 0)  (129 320)  (129 320)  routing T_3_20.sp12_h_r_0 <X> T_3_20.sp12_v_b_0
 (3 1)  (129 321)  (129 321)  routing T_3_20.sp12_h_r_0 <X> T_3_20.sp12_v_b_0


LogicTile_4_20

 (19 0)  (199 320)  (199 320)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (2 8)  (182 328)  (182 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_6_20

 (2 8)  (290 328)  (290 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (290 332)  (290 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_7_20

 (5 0)  (347 320)  (347 320)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_h_r_0
 (4 1)  (346 321)  (346 321)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_h_r_0


RAM_Tile_8_20

 (0 0)  (396 320)  (396 320)  Negative Clock bit

 (7 0)  (403 320)  (403 320)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (396 322)  (396 322)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_bram/ram/WCLK
 (1 2)  (397 322)  (397 322)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_bram/ram/WCLK
 (2 2)  (398 322)  (398 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 322)  (403 322)  Ram config bit: MEMT_bram_cbit_3

 (7 4)  (403 324)  (403 324)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (28 4)  (424 324)  (424 324)  routing T_8_20.lc_trk_g2_5 <X> T_8_20.wire_bram/ram/WDATA_5
 (29 4)  (425 324)  (425 324)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_5 wire_bram/ram/WDATA_5
 (30 4)  (426 324)  (426 324)  routing T_8_20.lc_trk_g2_5 <X> T_8_20.wire_bram/ram/WDATA_5
 (7 5)  (403 325)  (403 325)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (12 5)  (408 325)  (408 325)  routing T_8_20.sp4_h_r_5 <X> T_8_20.sp4_v_b_5
 (39 5)  (435 325)  (435 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_5 sp4_v_b_20
 (3 6)  (399 326)  (399 326)  routing T_8_20.sp12_h_r_0 <X> T_8_20.sp12_v_t_23
 (7 6)  (403 326)  (403 326)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (15 6)  (411 326)  (411 326)  routing T_8_20.sp4_h_r_5 <X> T_8_20.lc_trk_g1_5
 (16 6)  (412 326)  (412 326)  routing T_8_20.sp4_h_r_5 <X> T_8_20.lc_trk_g1_5
 (17 6)  (413 326)  (413 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (3 7)  (399 327)  (399 327)  routing T_8_20.sp12_h_r_0 <X> T_8_20.sp12_v_t_23
 (7 7)  (403 327)  (403 327)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (18 7)  (414 327)  (414 327)  routing T_8_20.sp4_h_r_5 <X> T_8_20.lc_trk_g1_5
 (22 8)  (418 328)  (418 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (419 328)  (419 328)  routing T_8_20.sp4_v_t_30 <X> T_8_20.lc_trk_g2_3
 (24 8)  (420 328)  (420 328)  routing T_8_20.sp4_v_t_30 <X> T_8_20.lc_trk_g2_3
 (15 10)  (411 330)  (411 330)  routing T_8_20.sp4_h_r_37 <X> T_8_20.lc_trk_g2_5
 (16 10)  (412 330)  (412 330)  routing T_8_20.sp4_h_r_37 <X> T_8_20.lc_trk_g2_5
 (17 10)  (413 330)  (413 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_37 lc_trk_g2_5
 (18 10)  (414 330)  (414 330)  routing T_8_20.sp4_h_r_37 <X> T_8_20.lc_trk_g2_5
 (28 12)  (424 332)  (424 332)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.wire_bram/ram/WDATA_1
 (29 12)  (425 332)  (425 332)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_1
 (40 12)  (436 332)  (436 332)  Enable bit of Mux _out_links/OutMuxa_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_29
 (30 13)  (426 333)  (426 333)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.wire_bram/ram/WDATA_1
 (1 14)  (397 334)  (397 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 335)  (396 335)  routing T_8_20.lc_trk_g1_5 <X> T_8_20.wire_bram/ram/WE
 (1 15)  (397 335)  (397 335)  routing T_8_20.lc_trk_g1_5 <X> T_8_20.wire_bram/ram/WE


LogicTile_9_20

 (5 0)  (443 320)  (443 320)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_h_r_0
 (14 0)  (452 320)  (452 320)  routing T_9_20.wire_logic_cluster/lc_0/out <X> T_9_20.lc_trk_g0_0
 (17 0)  (455 320)  (455 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 320)  (471 320)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 320)  (472 320)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 320)  (474 320)  LC_0 Logic Functioning bit
 (41 0)  (479 320)  (479 320)  LC_0 Logic Functioning bit
 (43 0)  (481 320)  (481 320)  LC_0 Logic Functioning bit
 (45 0)  (483 320)  (483 320)  LC_0 Logic Functioning bit
 (4 1)  (442 321)  (442 321)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_h_r_0
 (12 1)  (450 321)  (450 321)  routing T_9_20.sp4_h_r_2 <X> T_9_20.sp4_v_b_2
 (17 1)  (455 321)  (455 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (467 321)  (467 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 321)  (470 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (471 321)  (471 321)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.input_2_0
 (35 1)  (473 321)  (473 321)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.input_2_0
 (36 1)  (474 321)  (474 321)  LC_0 Logic Functioning bit
 (40 1)  (478 321)  (478 321)  LC_0 Logic Functioning bit
 (42 1)  (480 321)  (480 321)  LC_0 Logic Functioning bit
 (47 1)  (485 321)  (485 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (438 322)  (438 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (1 2)  (439 322)  (439 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (440 322)  (440 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (443 322)  (443 322)  routing T_9_20.sp4_v_t_43 <X> T_9_20.sp4_h_l_37
 (4 3)  (442 323)  (442 323)  routing T_9_20.sp4_v_t_43 <X> T_9_20.sp4_h_l_37
 (6 3)  (444 323)  (444 323)  routing T_9_20.sp4_v_t_43 <X> T_9_20.sp4_h_l_37
 (8 4)  (446 324)  (446 324)  routing T_9_20.sp4_v_b_10 <X> T_9_20.sp4_h_r_4
 (9 4)  (447 324)  (447 324)  routing T_9_20.sp4_v_b_10 <X> T_9_20.sp4_h_r_4
 (10 4)  (448 324)  (448 324)  routing T_9_20.sp4_v_b_10 <X> T_9_20.sp4_h_r_4
 (15 4)  (453 324)  (453 324)  routing T_9_20.sp4_v_b_17 <X> T_9_20.lc_trk_g1_1
 (16 4)  (454 324)  (454 324)  routing T_9_20.sp4_v_b_17 <X> T_9_20.lc_trk_g1_1
 (17 4)  (455 324)  (455 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (459 324)  (459 324)  routing T_9_20.sp4_v_b_3 <X> T_9_20.lc_trk_g1_3
 (22 4)  (460 324)  (460 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (461 324)  (461 324)  routing T_9_20.sp4_v_b_3 <X> T_9_20.lc_trk_g1_3
 (13 5)  (451 325)  (451 325)  routing T_9_20.sp4_v_t_37 <X> T_9_20.sp4_h_r_5
 (5 8)  (443 328)  (443 328)  routing T_9_20.sp4_v_t_43 <X> T_9_20.sp4_h_r_6
 (15 8)  (453 328)  (453 328)  routing T_9_20.sp4_v_t_28 <X> T_9_20.lc_trk_g2_1
 (16 8)  (454 328)  (454 328)  routing T_9_20.sp4_v_t_28 <X> T_9_20.lc_trk_g2_1
 (17 8)  (455 328)  (455 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 9)  (460 329)  (460 329)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (462 329)  (462 329)  routing T_9_20.tnr_op_2 <X> T_9_20.lc_trk_g2_2
 (27 10)  (465 330)  (465 330)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 330)  (472 330)  routing T_9_20.lc_trk_g1_1 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 330)  (474 330)  LC_5 Logic Functioning bit
 (41 10)  (479 330)  (479 330)  LC_5 Logic Functioning bit
 (43 10)  (481 330)  (481 330)  LC_5 Logic Functioning bit
 (53 10)  (491 330)  (491 330)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (26 11)  (464 331)  (464 331)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 331)  (465 331)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 331)  (466 331)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 331)  (467 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 331)  (468 331)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 331)  (470 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (471 331)  (471 331)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.input_2_5
 (36 11)  (474 331)  (474 331)  LC_5 Logic Functioning bit
 (37 11)  (475 331)  (475 331)  LC_5 Logic Functioning bit
 (39 11)  (477 331)  (477 331)  LC_5 Logic Functioning bit
 (41 11)  (479 331)  (479 331)  LC_5 Logic Functioning bit
 (43 11)  (481 331)  (481 331)  LC_5 Logic Functioning bit
 (10 12)  (448 332)  (448 332)  routing T_9_20.sp4_v_t_40 <X> T_9_20.sp4_h_r_10
 (25 12)  (463 332)  (463 332)  routing T_9_20.rgt_op_2 <X> T_9_20.lc_trk_g3_2
 (12 13)  (450 333)  (450 333)  routing T_9_20.sp4_h_r_11 <X> T_9_20.sp4_v_b_11
 (17 13)  (455 333)  (455 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (460 333)  (460 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (462 333)  (462 333)  routing T_9_20.rgt_op_2 <X> T_9_20.lc_trk_g3_2
 (12 15)  (450 335)  (450 335)  routing T_9_20.sp4_h_l_46 <X> T_9_20.sp4_v_t_46


LogicTile_10_20

 (14 0)  (506 320)  (506 320)  routing T_10_20.sp4_h_r_8 <X> T_10_20.lc_trk_g0_0
 (17 0)  (509 320)  (509 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (514 320)  (514 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (15 1)  (507 321)  (507 321)  routing T_10_20.sp4_h_r_8 <X> T_10_20.lc_trk_g0_0
 (16 1)  (508 321)  (508 321)  routing T_10_20.sp4_h_r_8 <X> T_10_20.lc_trk_g0_0
 (17 1)  (509 321)  (509 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (510 321)  (510 321)  routing T_10_20.sp4_r_v_b_34 <X> T_10_20.lc_trk_g0_1
 (0 2)  (492 322)  (492 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (1 2)  (493 322)  (493 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (518 322)  (518 322)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 322)  (519 322)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 322)  (520 322)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 322)  (523 322)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 322)  (525 322)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 322)  (528 322)  LC_1 Logic Functioning bit
 (38 2)  (530 322)  (530 322)  LC_1 Logic Functioning bit
 (41 2)  (533 322)  (533 322)  LC_1 Logic Functioning bit
 (45 2)  (537 322)  (537 322)  LC_1 Logic Functioning bit
 (22 3)  (514 323)  (514 323)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (515 323)  (515 323)  routing T_10_20.sp12_h_r_14 <X> T_10_20.lc_trk_g0_6
 (26 3)  (518 323)  (518 323)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 323)  (520 323)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 323)  (524 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (528 323)  (528 323)  LC_1 Logic Functioning bit
 (37 3)  (529 323)  (529 323)  LC_1 Logic Functioning bit
 (38 3)  (530 323)  (530 323)  LC_1 Logic Functioning bit
 (41 3)  (533 323)  (533 323)  LC_1 Logic Functioning bit
 (43 3)  (535 323)  (535 323)  LC_1 Logic Functioning bit
 (51 3)  (543 323)  (543 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (507 324)  (507 324)  routing T_10_20.sp4_h_r_1 <X> T_10_20.lc_trk_g1_1
 (16 4)  (508 324)  (508 324)  routing T_10_20.sp4_h_r_1 <X> T_10_20.lc_trk_g1_1
 (17 4)  (509 324)  (509 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 324)  (516 324)  routing T_10_20.top_op_3 <X> T_10_20.lc_trk_g1_3
 (27 4)  (519 324)  (519 324)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 324)  (521 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 324)  (523 324)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 324)  (525 324)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 324)  (526 324)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 324)  (528 324)  LC_2 Logic Functioning bit
 (38 4)  (530 324)  (530 324)  LC_2 Logic Functioning bit
 (41 4)  (533 324)  (533 324)  LC_2 Logic Functioning bit
 (43 4)  (535 324)  (535 324)  LC_2 Logic Functioning bit
 (14 5)  (506 325)  (506 325)  routing T_10_20.sp4_r_v_b_24 <X> T_10_20.lc_trk_g1_0
 (17 5)  (509 325)  (509 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (510 325)  (510 325)  routing T_10_20.sp4_h_r_1 <X> T_10_20.lc_trk_g1_1
 (21 5)  (513 325)  (513 325)  routing T_10_20.top_op_3 <X> T_10_20.lc_trk_g1_3
 (26 5)  (518 325)  (518 325)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 325)  (519 325)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 325)  (521 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 325)  (528 325)  LC_2 Logic Functioning bit
 (38 5)  (530 325)  (530 325)  LC_2 Logic Functioning bit
 (40 5)  (532 325)  (532 325)  LC_2 Logic Functioning bit
 (42 5)  (534 325)  (534 325)  LC_2 Logic Functioning bit
 (26 6)  (518 326)  (518 326)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 326)  (519 326)  routing T_10_20.lc_trk_g1_1 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 326)  (525 326)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 326)  (526 326)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 326)  (528 326)  LC_3 Logic Functioning bit
 (37 6)  (529 326)  (529 326)  LC_3 Logic Functioning bit
 (38 6)  (530 326)  (530 326)  LC_3 Logic Functioning bit
 (39 6)  (531 326)  (531 326)  LC_3 Logic Functioning bit
 (41 6)  (533 326)  (533 326)  LC_3 Logic Functioning bit
 (43 6)  (535 326)  (535 326)  LC_3 Logic Functioning bit
 (27 7)  (519 327)  (519 327)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 327)  (520 327)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 327)  (521 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (528 327)  (528 327)  LC_3 Logic Functioning bit
 (38 7)  (530 327)  (530 327)  LC_3 Logic Functioning bit
 (5 8)  (497 328)  (497 328)  routing T_10_20.sp4_v_b_0 <X> T_10_20.sp4_h_r_6
 (6 8)  (498 328)  (498 328)  routing T_10_20.sp4_v_t_38 <X> T_10_20.sp4_v_b_6
 (27 8)  (519 328)  (519 328)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 328)  (520 328)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 328)  (525 328)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 328)  (526 328)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 328)  (528 328)  LC_4 Logic Functioning bit
 (37 8)  (529 328)  (529 328)  LC_4 Logic Functioning bit
 (38 8)  (530 328)  (530 328)  LC_4 Logic Functioning bit
 (41 8)  (533 328)  (533 328)  LC_4 Logic Functioning bit
 (43 8)  (535 328)  (535 328)  LC_4 Logic Functioning bit
 (50 8)  (542 328)  (542 328)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (496 329)  (496 329)  routing T_10_20.sp4_v_b_0 <X> T_10_20.sp4_h_r_6
 (5 9)  (497 329)  (497 329)  routing T_10_20.sp4_v_t_38 <X> T_10_20.sp4_v_b_6
 (6 9)  (498 329)  (498 329)  routing T_10_20.sp4_v_b_0 <X> T_10_20.sp4_h_r_6
 (14 9)  (506 329)  (506 329)  routing T_10_20.sp12_v_b_16 <X> T_10_20.lc_trk_g2_0
 (16 9)  (508 329)  (508 329)  routing T_10_20.sp12_v_b_16 <X> T_10_20.lc_trk_g2_0
 (17 9)  (509 329)  (509 329)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (28 9)  (520 329)  (520 329)  routing T_10_20.lc_trk_g2_0 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 329)  (523 329)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 329)  (528 329)  LC_4 Logic Functioning bit
 (40 9)  (532 329)  (532 329)  LC_4 Logic Functioning bit
 (42 9)  (534 329)  (534 329)  LC_4 Logic Functioning bit
 (14 10)  (506 330)  (506 330)  routing T_10_20.rgt_op_4 <X> T_10_20.lc_trk_g2_4
 (22 10)  (514 330)  (514 330)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (516 330)  (516 330)  routing T_10_20.tnr_op_7 <X> T_10_20.lc_trk_g2_7
 (15 11)  (507 331)  (507 331)  routing T_10_20.rgt_op_4 <X> T_10_20.lc_trk_g2_4
 (17 11)  (509 331)  (509 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (14 12)  (506 332)  (506 332)  routing T_10_20.sp4_v_b_24 <X> T_10_20.lc_trk_g3_0
 (17 12)  (509 332)  (509 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 332)  (510 332)  routing T_10_20.wire_logic_cluster/lc_1/out <X> T_10_20.lc_trk_g3_1
 (27 12)  (519 332)  (519 332)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 332)  (520 332)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 332)  (522 332)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 332)  (528 332)  LC_6 Logic Functioning bit
 (38 12)  (530 332)  (530 332)  LC_6 Logic Functioning bit
 (9 13)  (501 333)  (501 333)  routing T_10_20.sp4_v_t_47 <X> T_10_20.sp4_v_b_10
 (16 13)  (508 333)  (508 333)  routing T_10_20.sp4_v_b_24 <X> T_10_20.lc_trk_g3_0
 (17 13)  (509 333)  (509 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (514 333)  (514 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (517 333)  (517 333)  routing T_10_20.sp4_r_v_b_42 <X> T_10_20.lc_trk_g3_2
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 333)  (523 333)  routing T_10_20.lc_trk_g0_3 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 333)  (528 333)  LC_6 Logic Functioning bit
 (37 13)  (529 333)  (529 333)  LC_6 Logic Functioning bit
 (38 13)  (530 333)  (530 333)  LC_6 Logic Functioning bit
 (39 13)  (531 333)  (531 333)  LC_6 Logic Functioning bit
 (40 13)  (532 333)  (532 333)  LC_6 Logic Functioning bit
 (42 13)  (534 333)  (534 333)  LC_6 Logic Functioning bit
 (26 14)  (518 334)  (518 334)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 334)  (520 334)  routing T_10_20.lc_trk_g2_0 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 334)  (521 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 334)  (523 334)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (529 334)  (529 334)  LC_7 Logic Functioning bit
 (42 14)  (534 334)  (534 334)  LC_7 Logic Functioning bit
 (50 14)  (542 334)  (542 334)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (507 335)  (507 335)  routing T_10_20.sp4_v_t_33 <X> T_10_20.lc_trk_g3_4
 (16 15)  (508 335)  (508 335)  routing T_10_20.sp4_v_t_33 <X> T_10_20.lc_trk_g3_4
 (17 15)  (509 335)  (509 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (27 15)  (519 335)  (519 335)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 335)  (520 335)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 335)  (521 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 335)  (523 335)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 335)  (528 335)  LC_7 Logic Functioning bit
 (37 15)  (529 335)  (529 335)  LC_7 Logic Functioning bit
 (38 15)  (530 335)  (530 335)  LC_7 Logic Functioning bit
 (42 15)  (534 335)  (534 335)  LC_7 Logic Functioning bit
 (51 15)  (543 335)  (543 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_20

 (14 0)  (560 320)  (560 320)  routing T_11_20.wire_logic_cluster/lc_0/out <X> T_11_20.lc_trk_g0_0
 (21 0)  (567 320)  (567 320)  routing T_11_20.sp4_h_r_11 <X> T_11_20.lc_trk_g0_3
 (22 0)  (568 320)  (568 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (569 320)  (569 320)  routing T_11_20.sp4_h_r_11 <X> T_11_20.lc_trk_g0_3
 (24 0)  (570 320)  (570 320)  routing T_11_20.sp4_h_r_11 <X> T_11_20.lc_trk_g0_3
 (28 0)  (574 320)  (574 320)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 320)  (576 320)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 320)  (580 320)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 320)  (582 320)  LC_0 Logic Functioning bit
 (41 0)  (587 320)  (587 320)  LC_0 Logic Functioning bit
 (43 0)  (589 320)  (589 320)  LC_0 Logic Functioning bit
 (45 0)  (591 320)  (591 320)  LC_0 Logic Functioning bit
 (17 1)  (563 321)  (563 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 321)  (576 321)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 321)  (578 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 321)  (579 321)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.input_2_0
 (36 1)  (582 321)  (582 321)  LC_0 Logic Functioning bit
 (40 1)  (586 321)  (586 321)  LC_0 Logic Functioning bit
 (42 1)  (588 321)  (588 321)  LC_0 Logic Functioning bit
 (0 2)  (546 322)  (546 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (1 2)  (547 322)  (547 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 322)  (560 322)  routing T_11_20.lft_op_4 <X> T_11_20.lc_trk_g0_4
 (29 2)  (575 322)  (575 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 322)  (576 322)  routing T_11_20.lc_trk_g0_4 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 322)  (579 322)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 322)  (581 322)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.input_2_1
 (36 2)  (582 322)  (582 322)  LC_1 Logic Functioning bit
 (38 2)  (584 322)  (584 322)  LC_1 Logic Functioning bit
 (43 2)  (589 322)  (589 322)  LC_1 Logic Functioning bit
 (47 2)  (593 322)  (593 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (5 3)  (551 323)  (551 323)  routing T_11_20.sp4_h_l_37 <X> T_11_20.sp4_v_t_37
 (15 3)  (561 323)  (561 323)  routing T_11_20.lft_op_4 <X> T_11_20.lc_trk_g0_4
 (17 3)  (563 323)  (563 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (568 323)  (568 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (569 323)  (569 323)  routing T_11_20.sp4_v_b_22 <X> T_11_20.lc_trk_g0_6
 (24 3)  (570 323)  (570 323)  routing T_11_20.sp4_v_b_22 <X> T_11_20.lc_trk_g0_6
 (26 3)  (572 323)  (572 323)  routing T_11_20.lc_trk_g0_3 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 323)  (577 323)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 323)  (578 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (579 323)  (579 323)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.input_2_1
 (36 3)  (582 323)  (582 323)  LC_1 Logic Functioning bit
 (38 3)  (584 323)  (584 323)  LC_1 Logic Functioning bit
 (40 3)  (586 323)  (586 323)  LC_1 Logic Functioning bit
 (42 3)  (588 323)  (588 323)  LC_1 Logic Functioning bit
 (43 3)  (589 323)  (589 323)  LC_1 Logic Functioning bit
 (3 4)  (549 324)  (549 324)  routing T_11_20.sp12_v_b_0 <X> T_11_20.sp12_h_r_0
 (21 4)  (567 324)  (567 324)  routing T_11_20.wire_logic_cluster/lc_3/out <X> T_11_20.lc_trk_g1_3
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (3 5)  (549 325)  (549 325)  routing T_11_20.sp12_v_b_0 <X> T_11_20.sp12_h_r_0
 (14 5)  (560 325)  (560 325)  routing T_11_20.top_op_0 <X> T_11_20.lc_trk_g1_0
 (15 5)  (561 325)  (561 325)  routing T_11_20.top_op_0 <X> T_11_20.lc_trk_g1_0
 (17 5)  (563 325)  (563 325)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 6)  (567 326)  (567 326)  routing T_11_20.wire_logic_cluster/lc_7/out <X> T_11_20.lc_trk_g1_7
 (22 6)  (568 326)  (568 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (574 326)  (574 326)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 326)  (576 326)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 326)  (580 326)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 326)  (581 326)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_3
 (36 6)  (582 326)  (582 326)  LC_3 Logic Functioning bit
 (37 6)  (583 326)  (583 326)  LC_3 Logic Functioning bit
 (39 6)  (585 326)  (585 326)  LC_3 Logic Functioning bit
 (43 6)  (589 326)  (589 326)  LC_3 Logic Functioning bit
 (45 6)  (591 326)  (591 326)  LC_3 Logic Functioning bit
 (27 7)  (573 327)  (573 327)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 327)  (577 327)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 327)  (578 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (579 327)  (579 327)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_3
 (35 7)  (581 327)  (581 327)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_3
 (36 7)  (582 327)  (582 327)  LC_3 Logic Functioning bit
 (38 7)  (584 327)  (584 327)  LC_3 Logic Functioning bit
 (6 8)  (552 328)  (552 328)  routing T_11_20.sp4_h_r_1 <X> T_11_20.sp4_v_b_6
 (13 8)  (559 328)  (559 328)  routing T_11_20.sp4_h_l_45 <X> T_11_20.sp4_v_b_8
 (26 8)  (572 328)  (572 328)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 328)  (574 328)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 328)  (576 328)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 328)  (580 328)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 328)  (581 328)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.input_2_4
 (36 8)  (582 328)  (582 328)  LC_4 Logic Functioning bit
 (41 8)  (587 328)  (587 328)  LC_4 Logic Functioning bit
 (43 8)  (589 328)  (589 328)  LC_4 Logic Functioning bit
 (45 8)  (591 328)  (591 328)  LC_4 Logic Functioning bit
 (12 9)  (558 329)  (558 329)  routing T_11_20.sp4_h_l_45 <X> T_11_20.sp4_v_b_8
 (14 9)  (560 329)  (560 329)  routing T_11_20.sp4_h_r_24 <X> T_11_20.lc_trk_g2_0
 (15 9)  (561 329)  (561 329)  routing T_11_20.sp4_h_r_24 <X> T_11_20.lc_trk_g2_0
 (16 9)  (562 329)  (562 329)  routing T_11_20.sp4_h_r_24 <X> T_11_20.lc_trk_g2_0
 (17 9)  (563 329)  (563 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (568 329)  (568 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (569 329)  (569 329)  routing T_11_20.sp4_v_b_42 <X> T_11_20.lc_trk_g2_2
 (24 9)  (570 329)  (570 329)  routing T_11_20.sp4_v_b_42 <X> T_11_20.lc_trk_g2_2
 (28 9)  (574 329)  (574 329)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 329)  (576 329)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 329)  (578 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (581 329)  (581 329)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.input_2_4
 (36 9)  (582 329)  (582 329)  LC_4 Logic Functioning bit
 (40 9)  (586 329)  (586 329)  LC_4 Logic Functioning bit
 (42 9)  (588 329)  (588 329)  LC_4 Logic Functioning bit
 (14 10)  (560 330)  (560 330)  routing T_11_20.wire_logic_cluster/lc_4/out <X> T_11_20.lc_trk_g2_4
 (17 10)  (563 330)  (563 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (568 330)  (568 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (571 330)  (571 330)  routing T_11_20.wire_logic_cluster/lc_6/out <X> T_11_20.lc_trk_g2_6
 (28 10)  (574 330)  (574 330)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 330)  (576 330)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 330)  (577 330)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 330)  (579 330)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 330)  (580 330)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 330)  (581 330)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_5
 (36 10)  (582 330)  (582 330)  LC_5 Logic Functioning bit
 (37 10)  (583 330)  (583 330)  LC_5 Logic Functioning bit
 (39 10)  (585 330)  (585 330)  LC_5 Logic Functioning bit
 (43 10)  (589 330)  (589 330)  LC_5 Logic Functioning bit
 (45 10)  (591 330)  (591 330)  LC_5 Logic Functioning bit
 (17 11)  (563 331)  (563 331)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (564 331)  (564 331)  routing T_11_20.sp4_r_v_b_37 <X> T_11_20.lc_trk_g2_5
 (22 11)  (568 331)  (568 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (573 331)  (573 331)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 331)  (576 331)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 331)  (578 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (579 331)  (579 331)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_5
 (35 11)  (581 331)  (581 331)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_5
 (36 11)  (582 331)  (582 331)  LC_5 Logic Functioning bit
 (38 11)  (584 331)  (584 331)  LC_5 Logic Functioning bit
 (26 12)  (572 332)  (572 332)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 332)  (574 332)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 332)  (575 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 332)  (576 332)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 332)  (580 332)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 332)  (582 332)  LC_6 Logic Functioning bit
 (41 12)  (587 332)  (587 332)  LC_6 Logic Functioning bit
 (43 12)  (589 332)  (589 332)  LC_6 Logic Functioning bit
 (45 12)  (591 332)  (591 332)  LC_6 Logic Functioning bit
 (26 13)  (572 333)  (572 333)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 333)  (574 333)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 333)  (575 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 333)  (576 333)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 333)  (578 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (582 333)  (582 333)  LC_6 Logic Functioning bit
 (40 13)  (586 333)  (586 333)  LC_6 Logic Functioning bit
 (42 13)  (588 333)  (588 333)  LC_6 Logic Functioning bit
 (17 14)  (563 334)  (563 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 334)  (564 334)  routing T_11_20.wire_logic_cluster/lc_5/out <X> T_11_20.lc_trk_g3_5
 (27 14)  (573 334)  (573 334)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 334)  (574 334)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 334)  (575 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 334)  (576 334)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 334)  (577 334)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 334)  (578 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 334)  (580 334)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 334)  (581 334)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_7
 (36 14)  (582 334)  (582 334)  LC_7 Logic Functioning bit
 (37 14)  (583 334)  (583 334)  LC_7 Logic Functioning bit
 (39 14)  (585 334)  (585 334)  LC_7 Logic Functioning bit
 (43 14)  (589 334)  (589 334)  LC_7 Logic Functioning bit
 (45 14)  (591 334)  (591 334)  LC_7 Logic Functioning bit
 (27 15)  (573 335)  (573 335)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 335)  (575 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 335)  (577 335)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 335)  (578 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 335)  (579 335)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_7
 (35 15)  (581 335)  (581 335)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_7
 (36 15)  (582 335)  (582 335)  LC_7 Logic Functioning bit
 (38 15)  (584 335)  (584 335)  LC_7 Logic Functioning bit


LogicTile_12_20

 (22 0)  (622 320)  (622 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (623 320)  (623 320)  routing T_12_20.sp4_h_r_3 <X> T_12_20.lc_trk_g0_3
 (24 0)  (624 320)  (624 320)  routing T_12_20.sp4_h_r_3 <X> T_12_20.lc_trk_g0_3
 (26 0)  (626 320)  (626 320)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 320)  (630 320)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 320)  (634 320)  routing T_12_20.lc_trk_g1_0 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 320)  (635 320)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.input_2_0
 (36 0)  (636 320)  (636 320)  LC_0 Logic Functioning bit
 (37 0)  (637 320)  (637 320)  LC_0 Logic Functioning bit
 (39 0)  (639 320)  (639 320)  LC_0 Logic Functioning bit
 (43 0)  (643 320)  (643 320)  LC_0 Logic Functioning bit
 (45 0)  (645 320)  (645 320)  LC_0 Logic Functioning bit
 (47 0)  (647 320)  (647 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (605 321)  (605 321)  routing T_12_20.sp4_h_r_0 <X> T_12_20.sp4_v_b_0
 (9 1)  (609 321)  (609 321)  routing T_12_20.sp4_v_t_36 <X> T_12_20.sp4_v_b_1
 (21 1)  (621 321)  (621 321)  routing T_12_20.sp4_h_r_3 <X> T_12_20.lc_trk_g0_3
 (26 1)  (626 321)  (626 321)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 321)  (627 321)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 321)  (628 321)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 321)  (630 321)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 321)  (632 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 321)  (633 321)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.input_2_0
 (36 1)  (636 321)  (636 321)  LC_0 Logic Functioning bit
 (37 1)  (637 321)  (637 321)  LC_0 Logic Functioning bit
 (38 1)  (638 321)  (638 321)  LC_0 Logic Functioning bit
 (39 1)  (639 321)  (639 321)  LC_0 Logic Functioning bit
 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (621 322)  (621 322)  routing T_12_20.sp4_v_b_15 <X> T_12_20.lc_trk_g0_7
 (22 2)  (622 322)  (622 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (623 322)  (623 322)  routing T_12_20.sp4_v_b_15 <X> T_12_20.lc_trk_g0_7
 (25 2)  (625 322)  (625 322)  routing T_12_20.sp4_v_b_6 <X> T_12_20.lc_trk_g0_6
 (27 2)  (627 322)  (627 322)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 322)  (634 322)  routing T_12_20.lc_trk_g1_1 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 322)  (636 322)  LC_1 Logic Functioning bit
 (37 2)  (637 322)  (637 322)  LC_1 Logic Functioning bit
 (38 2)  (638 322)  (638 322)  LC_1 Logic Functioning bit
 (39 2)  (639 322)  (639 322)  LC_1 Logic Functioning bit
 (41 2)  (641 322)  (641 322)  LC_1 Logic Functioning bit
 (43 2)  (643 322)  (643 322)  LC_1 Logic Functioning bit
 (15 3)  (615 323)  (615 323)  routing T_12_20.sp4_v_t_9 <X> T_12_20.lc_trk_g0_4
 (16 3)  (616 323)  (616 323)  routing T_12_20.sp4_v_t_9 <X> T_12_20.lc_trk_g0_4
 (17 3)  (617 323)  (617 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (621 323)  (621 323)  routing T_12_20.sp4_v_b_15 <X> T_12_20.lc_trk_g0_7
 (22 3)  (622 323)  (622 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (623 323)  (623 323)  routing T_12_20.sp4_v_b_6 <X> T_12_20.lc_trk_g0_6
 (26 3)  (626 323)  (626 323)  routing T_12_20.lc_trk_g0_3 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 323)  (630 323)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (37 3)  (637 323)  (637 323)  LC_1 Logic Functioning bit
 (39 3)  (639 323)  (639 323)  LC_1 Logic Functioning bit
 (14 4)  (614 324)  (614 324)  routing T_12_20.wire_logic_cluster/lc_0/out <X> T_12_20.lc_trk_g1_0
 (15 4)  (615 324)  (615 324)  routing T_12_20.sp4_h_l_4 <X> T_12_20.lc_trk_g1_1
 (16 4)  (616 324)  (616 324)  routing T_12_20.sp4_h_l_4 <X> T_12_20.lc_trk_g1_1
 (17 4)  (617 324)  (617 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (618 324)  (618 324)  routing T_12_20.sp4_h_l_4 <X> T_12_20.lc_trk_g1_1
 (21 4)  (621 324)  (621 324)  routing T_12_20.bnr_op_3 <X> T_12_20.lc_trk_g1_3
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (627 324)  (627 324)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 324)  (630 324)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 324)  (631 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 324)  (634 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (42 4)  (642 324)  (642 324)  LC_2 Logic Functioning bit
 (43 4)  (643 324)  (643 324)  LC_2 Logic Functioning bit
 (50 4)  (650 324)  (650 324)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (612 325)  (612 325)  routing T_12_20.sp4_h_r_5 <X> T_12_20.sp4_v_b_5
 (17 5)  (617 325)  (617 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (618 325)  (618 325)  routing T_12_20.sp4_h_l_4 <X> T_12_20.lc_trk_g1_1
 (21 5)  (621 325)  (621 325)  routing T_12_20.bnr_op_3 <X> T_12_20.lc_trk_g1_3
 (22 5)  (622 325)  (622 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (625 325)  (625 325)  routing T_12_20.sp4_r_v_b_26 <X> T_12_20.lc_trk_g1_2
 (26 5)  (626 325)  (626 325)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 325)  (627 325)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 325)  (630 325)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 325)  (636 325)  LC_2 Logic Functioning bit
 (38 5)  (638 325)  (638 325)  LC_2 Logic Functioning bit
 (42 5)  (642 325)  (642 325)  LC_2 Logic Functioning bit
 (43 5)  (643 325)  (643 325)  LC_2 Logic Functioning bit
 (8 6)  (608 326)  (608 326)  routing T_12_20.sp4_v_t_47 <X> T_12_20.sp4_h_l_41
 (9 6)  (609 326)  (609 326)  routing T_12_20.sp4_v_t_47 <X> T_12_20.sp4_h_l_41
 (10 6)  (610 326)  (610 326)  routing T_12_20.sp4_v_t_47 <X> T_12_20.sp4_h_l_41
 (22 6)  (622 326)  (622 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (623 326)  (623 326)  routing T_12_20.sp4_v_b_23 <X> T_12_20.lc_trk_g1_7
 (24 6)  (624 326)  (624 326)  routing T_12_20.sp4_v_b_23 <X> T_12_20.lc_trk_g1_7
 (26 6)  (626 326)  (626 326)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 326)  (627 326)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 326)  (630 326)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 326)  (631 326)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 326)  (633 326)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 326)  (634 326)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 326)  (636 326)  LC_3 Logic Functioning bit
 (37 6)  (637 326)  (637 326)  LC_3 Logic Functioning bit
 (39 6)  (639 326)  (639 326)  LC_3 Logic Functioning bit
 (41 6)  (641 326)  (641 326)  LC_3 Logic Functioning bit
 (43 6)  (643 326)  (643 326)  LC_3 Logic Functioning bit
 (50 6)  (650 326)  (650 326)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (611 327)  (611 327)  routing T_12_20.sp4_h_r_5 <X> T_12_20.sp4_h_l_40
 (15 7)  (615 327)  (615 327)  routing T_12_20.sp4_v_t_9 <X> T_12_20.lc_trk_g1_4
 (16 7)  (616 327)  (616 327)  routing T_12_20.sp4_v_t_9 <X> T_12_20.lc_trk_g1_4
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (622 327)  (622 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 327)  (623 327)  routing T_12_20.sp4_v_b_22 <X> T_12_20.lc_trk_g1_6
 (24 7)  (624 327)  (624 327)  routing T_12_20.sp4_v_b_22 <X> T_12_20.lc_trk_g1_6
 (27 7)  (627 327)  (627 327)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 327)  (628 327)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 327)  (630 327)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 327)  (636 327)  LC_3 Logic Functioning bit
 (37 7)  (637 327)  (637 327)  LC_3 Logic Functioning bit
 (38 7)  (638 327)  (638 327)  LC_3 Logic Functioning bit
 (9 8)  (609 328)  (609 328)  routing T_12_20.sp4_h_l_41 <X> T_12_20.sp4_h_r_7
 (10 8)  (610 328)  (610 328)  routing T_12_20.sp4_h_l_41 <X> T_12_20.sp4_h_r_7
 (25 8)  (625 328)  (625 328)  routing T_12_20.sp4_v_t_23 <X> T_12_20.lc_trk_g2_2
 (27 8)  (627 328)  (627 328)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 328)  (628 328)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 328)  (630 328)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 328)  (631 328)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 328)  (633 328)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 328)  (634 328)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 328)  (636 328)  LC_4 Logic Functioning bit
 (37 8)  (637 328)  (637 328)  LC_4 Logic Functioning bit
 (41 8)  (641 328)  (641 328)  LC_4 Logic Functioning bit
 (43 8)  (643 328)  (643 328)  LC_4 Logic Functioning bit
 (50 8)  (650 328)  (650 328)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (612 329)  (612 329)  routing T_12_20.sp4_h_r_8 <X> T_12_20.sp4_v_b_8
 (14 9)  (614 329)  (614 329)  routing T_12_20.sp4_h_r_24 <X> T_12_20.lc_trk_g2_0
 (15 9)  (615 329)  (615 329)  routing T_12_20.sp4_h_r_24 <X> T_12_20.lc_trk_g2_0
 (16 9)  (616 329)  (616 329)  routing T_12_20.sp4_h_r_24 <X> T_12_20.lc_trk_g2_0
 (17 9)  (617 329)  (617 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (622 329)  (622 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (623 329)  (623 329)  routing T_12_20.sp4_v_t_23 <X> T_12_20.lc_trk_g2_2
 (25 9)  (625 329)  (625 329)  routing T_12_20.sp4_v_t_23 <X> T_12_20.lc_trk_g2_2
 (28 9)  (628 329)  (628 329)  routing T_12_20.lc_trk_g2_0 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 329)  (629 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 329)  (630 329)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 329)  (636 329)  LC_4 Logic Functioning bit
 (37 9)  (637 329)  (637 329)  LC_4 Logic Functioning bit
 (40 9)  (640 329)  (640 329)  LC_4 Logic Functioning bit
 (43 9)  (643 329)  (643 329)  LC_4 Logic Functioning bit
 (52 9)  (652 329)  (652 329)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (614 330)  (614 330)  routing T_12_20.bnl_op_4 <X> T_12_20.lc_trk_g2_4
 (15 10)  (615 330)  (615 330)  routing T_12_20.sp12_v_t_2 <X> T_12_20.lc_trk_g2_5
 (17 10)  (617 330)  (617 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (618 330)  (618 330)  routing T_12_20.sp12_v_t_2 <X> T_12_20.lc_trk_g2_5
 (28 10)  (628 330)  (628 330)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 330)  (634 330)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 330)  (636 330)  LC_5 Logic Functioning bit
 (37 10)  (637 330)  (637 330)  LC_5 Logic Functioning bit
 (38 10)  (638 330)  (638 330)  LC_5 Logic Functioning bit
 (39 10)  (639 330)  (639 330)  LC_5 Logic Functioning bit
 (41 10)  (641 330)  (641 330)  LC_5 Logic Functioning bit
 (43 10)  (643 330)  (643 330)  LC_5 Logic Functioning bit
 (14 11)  (614 331)  (614 331)  routing T_12_20.bnl_op_4 <X> T_12_20.lc_trk_g2_4
 (17 11)  (617 331)  (617 331)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (618 331)  (618 331)  routing T_12_20.sp12_v_t_2 <X> T_12_20.lc_trk_g2_5
 (30 11)  (630 331)  (630 331)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 331)  (631 331)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 331)  (636 331)  LC_5 Logic Functioning bit
 (37 11)  (637 331)  (637 331)  LC_5 Logic Functioning bit
 (38 11)  (638 331)  (638 331)  LC_5 Logic Functioning bit
 (39 11)  (639 331)  (639 331)  LC_5 Logic Functioning bit
 (41 11)  (641 331)  (641 331)  LC_5 Logic Functioning bit
 (43 11)  (643 331)  (643 331)  LC_5 Logic Functioning bit
 (46 11)  (646 331)  (646 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (26 12)  (626 332)  (626 332)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 332)  (627 332)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 332)  (629 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 332)  (631 332)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 332)  (633 332)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 332)  (635 332)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.input_2_6
 (36 12)  (636 332)  (636 332)  LC_6 Logic Functioning bit
 (38 12)  (638 332)  (638 332)  LC_6 Logic Functioning bit
 (43 12)  (643 332)  (643 332)  LC_6 Logic Functioning bit
 (19 13)  (619 333)  (619 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 13)  (626 333)  (626 333)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 333)  (629 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 333)  (630 333)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 333)  (632 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (637 333)  (637 333)  LC_6 Logic Functioning bit
 (38 13)  (638 333)  (638 333)  LC_6 Logic Functioning bit
 (39 13)  (639 333)  (639 333)  LC_6 Logic Functioning bit
 (41 13)  (641 333)  (641 333)  LC_6 Logic Functioning bit
 (42 13)  (642 333)  (642 333)  LC_6 Logic Functioning bit
 (17 14)  (617 334)  (617 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (622 334)  (622 334)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (624 334)  (624 334)  routing T_12_20.tnl_op_7 <X> T_12_20.lc_trk_g3_7
 (25 14)  (625 334)  (625 334)  routing T_12_20.wire_logic_cluster/lc_6/out <X> T_12_20.lc_trk_g3_6
 (17 15)  (617 335)  (617 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (621 335)  (621 335)  routing T_12_20.tnl_op_7 <X> T_12_20.lc_trk_g3_7
 (22 15)  (622 335)  (622 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_20

 (11 0)  (665 320)  (665 320)  routing T_13_20.sp4_v_t_46 <X> T_13_20.sp4_v_b_2
 (15 0)  (669 320)  (669 320)  routing T_13_20.bot_op_1 <X> T_13_20.lc_trk_g0_1
 (17 0)  (671 320)  (671 320)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (678 320)  (678 320)  routing T_13_20.bot_op_3 <X> T_13_20.lc_trk_g0_3
 (25 0)  (679 320)  (679 320)  routing T_13_20.wire_logic_cluster/lc_2/out <X> T_13_20.lc_trk_g0_2
 (27 0)  (681 320)  (681 320)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 320)  (684 320)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 320)  (688 320)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 320)  (690 320)  LC_0 Logic Functioning bit
 (4 1)  (658 321)  (658 321)  routing T_13_20.sp4_h_l_41 <X> T_13_20.sp4_h_r_0
 (6 1)  (660 321)  (660 321)  routing T_13_20.sp4_h_l_41 <X> T_13_20.sp4_h_r_0
 (12 1)  (666 321)  (666 321)  routing T_13_20.sp4_v_t_46 <X> T_13_20.sp4_v_b_2
 (16 1)  (670 321)  (670 321)  routing T_13_20.sp12_h_r_8 <X> T_13_20.lc_trk_g0_0
 (17 1)  (671 321)  (671 321)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (681 321)  (681 321)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 321)  (682 321)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 321)  (685 321)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 321)  (686 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (688 321)  (688 321)  routing T_13_20.lc_trk_g1_1 <X> T_13_20.input_2_0
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (666 322)  (666 322)  routing T_13_20.sp4_v_t_45 <X> T_13_20.sp4_h_l_39
 (21 2)  (675 322)  (675 322)  routing T_13_20.sp4_v_b_7 <X> T_13_20.lc_trk_g0_7
 (22 2)  (676 322)  (676 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (677 322)  (677 322)  routing T_13_20.sp4_v_b_7 <X> T_13_20.lc_trk_g0_7
 (26 2)  (680 322)  (680 322)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 322)  (688 322)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (40 2)  (694 322)  (694 322)  LC_1 Logic Functioning bit
 (42 2)  (696 322)  (696 322)  LC_1 Logic Functioning bit
 (43 2)  (697 322)  (697 322)  LC_1 Logic Functioning bit
 (45 2)  (699 322)  (699 322)  LC_1 Logic Functioning bit
 (50 2)  (704 322)  (704 322)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (665 323)  (665 323)  routing T_13_20.sp4_v_t_45 <X> T_13_20.sp4_h_l_39
 (13 3)  (667 323)  (667 323)  routing T_13_20.sp4_v_t_45 <X> T_13_20.sp4_h_l_39
 (15 3)  (669 323)  (669 323)  routing T_13_20.sp4_v_t_9 <X> T_13_20.lc_trk_g0_4
 (16 3)  (670 323)  (670 323)  routing T_13_20.sp4_v_t_9 <X> T_13_20.lc_trk_g0_4
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (27 3)  (681 323)  (681 323)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 323)  (682 323)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (40 3)  (694 323)  (694 323)  LC_1 Logic Functioning bit
 (42 3)  (696 323)  (696 323)  LC_1 Logic Functioning bit
 (46 3)  (700 323)  (700 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (53 3)  (707 323)  (707 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (654 324)  (654 324)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_7/cen
 (1 4)  (655 324)  (655 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (669 324)  (669 324)  routing T_13_20.top_op_1 <X> T_13_20.lc_trk_g1_1
 (17 4)  (671 324)  (671 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (675 324)  (675 324)  routing T_13_20.sp12_h_r_3 <X> T_13_20.lc_trk_g1_3
 (22 4)  (676 324)  (676 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (678 324)  (678 324)  routing T_13_20.sp12_h_r_3 <X> T_13_20.lc_trk_g1_3
 (28 4)  (682 324)  (682 324)  routing T_13_20.lc_trk_g2_1 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (689 324)  (689 324)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.input_2_2
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (39 4)  (693 324)  (693 324)  LC_2 Logic Functioning bit
 (41 4)  (695 324)  (695 324)  LC_2 Logic Functioning bit
 (43 4)  (697 324)  (697 324)  LC_2 Logic Functioning bit
 (1 5)  (655 325)  (655 325)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_7/cen
 (11 5)  (665 325)  (665 325)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_h_r_5
 (18 5)  (672 325)  (672 325)  routing T_13_20.top_op_1 <X> T_13_20.lc_trk_g1_1
 (21 5)  (675 325)  (675 325)  routing T_13_20.sp12_h_r_3 <X> T_13_20.lc_trk_g1_3
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (677 325)  (677 325)  routing T_13_20.sp12_h_r_10 <X> T_13_20.lc_trk_g1_2
 (26 5)  (680 325)  (680 325)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 325)  (681 325)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 325)  (686 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (687 325)  (687 325)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.input_2_2
 (34 5)  (688 325)  (688 325)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.input_2_2
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (5 6)  (659 326)  (659 326)  routing T_13_20.sp4_v_b_3 <X> T_13_20.sp4_h_l_38
 (15 6)  (669 326)  (669 326)  routing T_13_20.sp4_v_b_21 <X> T_13_20.lc_trk_g1_5
 (16 6)  (670 326)  (670 326)  routing T_13_20.sp4_v_b_21 <X> T_13_20.lc_trk_g1_5
 (17 6)  (671 326)  (671 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (681 326)  (681 326)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 326)  (684 326)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 326)  (685 326)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 326)  (690 326)  LC_3 Logic Functioning bit
 (41 6)  (695 326)  (695 326)  LC_3 Logic Functioning bit
 (43 6)  (697 326)  (697 326)  LC_3 Logic Functioning bit
 (14 7)  (668 327)  (668 327)  routing T_13_20.top_op_4 <X> T_13_20.lc_trk_g1_4
 (15 7)  (669 327)  (669 327)  routing T_13_20.top_op_4 <X> T_13_20.lc_trk_g1_4
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (680 327)  (680 327)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 327)  (681 327)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 327)  (682 327)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 327)  (686 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (687 327)  (687 327)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.input_2_3
 (34 7)  (688 327)  (688 327)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.input_2_3
 (36 7)  (690 327)  (690 327)  LC_3 Logic Functioning bit
 (37 7)  (691 327)  (691 327)  LC_3 Logic Functioning bit
 (39 7)  (693 327)  (693 327)  LC_3 Logic Functioning bit
 (41 7)  (695 327)  (695 327)  LC_3 Logic Functioning bit
 (43 7)  (697 327)  (697 327)  LC_3 Logic Functioning bit
 (15 8)  (669 328)  (669 328)  routing T_13_20.sp4_v_t_28 <X> T_13_20.lc_trk_g2_1
 (16 8)  (670 328)  (670 328)  routing T_13_20.sp4_v_t_28 <X> T_13_20.lc_trk_g2_1
 (17 8)  (671 328)  (671 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (680 328)  (680 328)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 328)  (685 328)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 328)  (687 328)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 328)  (690 328)  LC_4 Logic Functioning bit
 (37 8)  (691 328)  (691 328)  LC_4 Logic Functioning bit
 (43 8)  (697 328)  (697 328)  LC_4 Logic Functioning bit
 (50 8)  (704 328)  (704 328)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (658 329)  (658 329)  routing T_13_20.sp4_h_l_47 <X> T_13_20.sp4_h_r_6
 (6 9)  (660 329)  (660 329)  routing T_13_20.sp4_h_l_47 <X> T_13_20.sp4_h_r_6
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 329)  (677 329)  routing T_13_20.sp4_v_b_42 <X> T_13_20.lc_trk_g2_2
 (24 9)  (678 329)  (678 329)  routing T_13_20.sp4_v_b_42 <X> T_13_20.lc_trk_g2_2
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 329)  (690 329)  LC_4 Logic Functioning bit
 (37 9)  (691 329)  (691 329)  LC_4 Logic Functioning bit
 (38 9)  (692 329)  (692 329)  LC_4 Logic Functioning bit
 (41 9)  (695 329)  (695 329)  LC_4 Logic Functioning bit
 (42 9)  (696 329)  (696 329)  LC_4 Logic Functioning bit
 (48 9)  (702 329)  (702 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (671 330)  (671 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 330)  (672 330)  routing T_13_20.wire_logic_cluster/lc_5/out <X> T_13_20.lc_trk_g2_5
 (27 10)  (681 330)  (681 330)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 330)  (682 330)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (689 330)  (689 330)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.input_2_5
 (36 10)  (690 330)  (690 330)  LC_5 Logic Functioning bit
 (37 10)  (691 330)  (691 330)  LC_5 Logic Functioning bit
 (38 10)  (692 330)  (692 330)  LC_5 Logic Functioning bit
 (28 11)  (682 331)  (682 331)  routing T_13_20.lc_trk_g2_1 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 331)  (684 331)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 331)  (685 331)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 331)  (686 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (689 331)  (689 331)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.input_2_5
 (36 11)  (690 331)  (690 331)  LC_5 Logic Functioning bit
 (37 11)  (691 331)  (691 331)  LC_5 Logic Functioning bit
 (39 11)  (693 331)  (693 331)  LC_5 Logic Functioning bit
 (41 11)  (695 331)  (695 331)  LC_5 Logic Functioning bit
 (43 11)  (697 331)  (697 331)  LC_5 Logic Functioning bit
 (5 12)  (659 332)  (659 332)  routing T_13_20.sp4_h_l_43 <X> T_13_20.sp4_h_r_9
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 332)  (672 332)  routing T_13_20.wire_logic_cluster/lc_1/out <X> T_13_20.lc_trk_g3_1
 (21 12)  (675 332)  (675 332)  routing T_13_20.sp4_h_r_43 <X> T_13_20.lc_trk_g3_3
 (22 12)  (676 332)  (676 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (677 332)  (677 332)  routing T_13_20.sp4_h_r_43 <X> T_13_20.lc_trk_g3_3
 (24 12)  (678 332)  (678 332)  routing T_13_20.sp4_h_r_43 <X> T_13_20.lc_trk_g3_3
 (4 13)  (658 333)  (658 333)  routing T_13_20.sp4_h_l_43 <X> T_13_20.sp4_h_r_9
 (11 13)  (665 333)  (665 333)  routing T_13_20.sp4_h_l_38 <X> T_13_20.sp4_h_r_11
 (13 13)  (667 333)  (667 333)  routing T_13_20.sp4_h_l_38 <X> T_13_20.sp4_h_r_11
 (14 13)  (668 333)  (668 333)  routing T_13_20.sp4_h_r_24 <X> T_13_20.lc_trk_g3_0
 (15 13)  (669 333)  (669 333)  routing T_13_20.sp4_h_r_24 <X> T_13_20.lc_trk_g3_0
 (16 13)  (670 333)  (670 333)  routing T_13_20.sp4_h_r_24 <X> T_13_20.lc_trk_g3_0
 (17 13)  (671 333)  (671 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (675 333)  (675 333)  routing T_13_20.sp4_h_r_43 <X> T_13_20.lc_trk_g3_3
 (22 13)  (676 333)  (676 333)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (677 333)  (677 333)  routing T_13_20.sp12_v_b_18 <X> T_13_20.lc_trk_g3_2
 (25 13)  (679 333)  (679 333)  routing T_13_20.sp12_v_b_18 <X> T_13_20.lc_trk_g3_2
 (4 14)  (658 334)  (658 334)  routing T_13_20.sp4_h_r_3 <X> T_13_20.sp4_v_t_44
 (6 14)  (660 334)  (660 334)  routing T_13_20.sp4_h_r_3 <X> T_13_20.sp4_v_t_44
 (12 14)  (666 334)  (666 334)  routing T_13_20.sp4_v_t_40 <X> T_13_20.sp4_h_l_46
 (15 14)  (669 334)  (669 334)  routing T_13_20.sp4_v_t_32 <X> T_13_20.lc_trk_g3_5
 (16 14)  (670 334)  (670 334)  routing T_13_20.sp4_v_t_32 <X> T_13_20.lc_trk_g3_5
 (17 14)  (671 334)  (671 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (5 15)  (659 335)  (659 335)  routing T_13_20.sp4_h_r_3 <X> T_13_20.sp4_v_t_44
 (11 15)  (665 335)  (665 335)  routing T_13_20.sp4_v_t_40 <X> T_13_20.sp4_h_l_46
 (13 15)  (667 335)  (667 335)  routing T_13_20.sp4_v_t_40 <X> T_13_20.sp4_h_l_46
 (16 15)  (670 335)  (670 335)  routing T_13_20.sp12_v_b_12 <X> T_13_20.lc_trk_g3_4
 (17 15)  (671 335)  (671 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_14_20

 (15 0)  (723 320)  (723 320)  routing T_14_20.sp4_h_r_1 <X> T_14_20.lc_trk_g0_1
 (16 0)  (724 320)  (724 320)  routing T_14_20.sp4_h_r_1 <X> T_14_20.lc_trk_g0_1
 (17 0)  (725 320)  (725 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (729 320)  (729 320)  routing T_14_20.wire_logic_cluster/lc_3/out <X> T_14_20.lc_trk_g0_3
 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (734 320)  (734 320)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 320)  (738 320)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 320)  (742 320)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 320)  (743 320)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.input_2_0
 (36 0)  (744 320)  (744 320)  LC_0 Logic Functioning bit
 (38 0)  (746 320)  (746 320)  LC_0 Logic Functioning bit
 (43 0)  (751 320)  (751 320)  LC_0 Logic Functioning bit
 (45 0)  (753 320)  (753 320)  LC_0 Logic Functioning bit
 (9 1)  (717 321)  (717 321)  routing T_14_20.sp4_v_t_40 <X> T_14_20.sp4_v_b_1
 (10 1)  (718 321)  (718 321)  routing T_14_20.sp4_v_t_40 <X> T_14_20.sp4_v_b_1
 (18 1)  (726 321)  (726 321)  routing T_14_20.sp4_h_r_1 <X> T_14_20.lc_trk_g0_1
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 321)  (738 321)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 321)  (740 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (742 321)  (742 321)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.input_2_0
 (39 1)  (747 321)  (747 321)  LC_0 Logic Functioning bit
 (47 1)  (755 321)  (755 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (713 322)  (713 322)  routing T_14_20.sp4_v_t_37 <X> T_14_20.sp4_h_l_37
 (10 2)  (718 322)  (718 322)  routing T_14_20.sp4_v_b_8 <X> T_14_20.sp4_h_l_36
 (14 2)  (722 322)  (722 322)  routing T_14_20.sp4_h_l_1 <X> T_14_20.lc_trk_g0_4
 (15 2)  (723 322)  (723 322)  routing T_14_20.sp4_v_b_21 <X> T_14_20.lc_trk_g0_5
 (16 2)  (724 322)  (724 322)  routing T_14_20.sp4_v_b_21 <X> T_14_20.lc_trk_g0_5
 (17 2)  (725 322)  (725 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (729 322)  (729 322)  routing T_14_20.sp4_v_b_15 <X> T_14_20.lc_trk_g0_7
 (22 2)  (730 322)  (730 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (731 322)  (731 322)  routing T_14_20.sp4_v_b_15 <X> T_14_20.lc_trk_g0_7
 (25 2)  (733 322)  (733 322)  routing T_14_20.sp4_h_r_14 <X> T_14_20.lc_trk_g0_6
 (27 2)  (735 322)  (735 322)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 322)  (738 322)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 322)  (739 322)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (743 322)  (743 322)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.input_2_1
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (45 2)  (753 322)  (753 322)  LC_1 Logic Functioning bit
 (6 3)  (714 323)  (714 323)  routing T_14_20.sp4_v_t_37 <X> T_14_20.sp4_h_l_37
 (9 3)  (717 323)  (717 323)  routing T_14_20.sp4_v_b_5 <X> T_14_20.sp4_v_t_36
 (10 3)  (718 323)  (718 323)  routing T_14_20.sp4_v_b_5 <X> T_14_20.sp4_v_t_36
 (15 3)  (723 323)  (723 323)  routing T_14_20.sp4_h_l_1 <X> T_14_20.lc_trk_g0_4
 (16 3)  (724 323)  (724 323)  routing T_14_20.sp4_h_l_1 <X> T_14_20.lc_trk_g0_4
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (729 323)  (729 323)  routing T_14_20.sp4_v_b_15 <X> T_14_20.lc_trk_g0_7
 (22 3)  (730 323)  (730 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (731 323)  (731 323)  routing T_14_20.sp4_h_r_14 <X> T_14_20.lc_trk_g0_6
 (24 3)  (732 323)  (732 323)  routing T_14_20.sp4_h_r_14 <X> T_14_20.lc_trk_g0_6
 (28 3)  (736 323)  (736 323)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 323)  (740 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (742 323)  (742 323)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.input_2_1
 (36 3)  (744 323)  (744 323)  LC_1 Logic Functioning bit
 (37 3)  (745 323)  (745 323)  LC_1 Logic Functioning bit
 (39 3)  (747 323)  (747 323)  LC_1 Logic Functioning bit
 (14 4)  (722 324)  (722 324)  routing T_14_20.wire_logic_cluster/lc_0/out <X> T_14_20.lc_trk_g1_0
 (25 4)  (733 324)  (733 324)  routing T_14_20.sp4_h_r_10 <X> T_14_20.lc_trk_g1_2
 (26 4)  (734 324)  (734 324)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 324)  (736 324)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 324)  (738 324)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 324)  (741 324)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 324)  (742 324)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 324)  (743 324)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.input_2_2
 (36 4)  (744 324)  (744 324)  LC_2 Logic Functioning bit
 (38 4)  (746 324)  (746 324)  LC_2 Logic Functioning bit
 (43 4)  (751 324)  (751 324)  LC_2 Logic Functioning bit
 (45 4)  (753 324)  (753 324)  LC_2 Logic Functioning bit
 (17 5)  (725 325)  (725 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (730 325)  (730 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (731 325)  (731 325)  routing T_14_20.sp4_h_r_10 <X> T_14_20.lc_trk_g1_2
 (24 5)  (732 325)  (732 325)  routing T_14_20.sp4_h_r_10 <X> T_14_20.lc_trk_g1_2
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 325)  (738 325)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 325)  (739 325)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 325)  (740 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (742 325)  (742 325)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.input_2_2
 (39 5)  (747 325)  (747 325)  LC_2 Logic Functioning bit
 (51 5)  (759 325)  (759 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (723 326)  (723 326)  routing T_14_20.sp4_h_r_21 <X> T_14_20.lc_trk_g1_5
 (16 6)  (724 326)  (724 326)  routing T_14_20.sp4_h_r_21 <X> T_14_20.lc_trk_g1_5
 (17 6)  (725 326)  (725 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (726 326)  (726 326)  routing T_14_20.sp4_h_r_21 <X> T_14_20.lc_trk_g1_5
 (22 6)  (730 326)  (730 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (731 326)  (731 326)  routing T_14_20.sp4_v_b_23 <X> T_14_20.lc_trk_g1_7
 (24 6)  (732 326)  (732 326)  routing T_14_20.sp4_v_b_23 <X> T_14_20.lc_trk_g1_7
 (25 6)  (733 326)  (733 326)  routing T_14_20.sp4_h_l_11 <X> T_14_20.lc_trk_g1_6
 (27 6)  (735 326)  (735 326)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 326)  (738 326)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 326)  (739 326)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 326)  (743 326)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.input_2_3
 (36 6)  (744 326)  (744 326)  LC_3 Logic Functioning bit
 (45 6)  (753 326)  (753 326)  LC_3 Logic Functioning bit
 (53 6)  (761 326)  (761 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (15 7)  (723 327)  (723 327)  routing T_14_20.sp4_v_t_9 <X> T_14_20.lc_trk_g1_4
 (16 7)  (724 327)  (724 327)  routing T_14_20.sp4_v_t_9 <X> T_14_20.lc_trk_g1_4
 (17 7)  (725 327)  (725 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (726 327)  (726 327)  routing T_14_20.sp4_h_r_21 <X> T_14_20.lc_trk_g1_5
 (22 7)  (730 327)  (730 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (731 327)  (731 327)  routing T_14_20.sp4_h_l_11 <X> T_14_20.lc_trk_g1_6
 (24 7)  (732 327)  (732 327)  routing T_14_20.sp4_h_l_11 <X> T_14_20.lc_trk_g1_6
 (25 7)  (733 327)  (733 327)  routing T_14_20.sp4_h_l_11 <X> T_14_20.lc_trk_g1_6
 (26 7)  (734 327)  (734 327)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 327)  (740 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (742 327)  (742 327)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.input_2_3
 (35 7)  (743 327)  (743 327)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.input_2_3
 (36 7)  (744 327)  (744 327)  LC_3 Logic Functioning bit
 (37 7)  (745 327)  (745 327)  LC_3 Logic Functioning bit
 (39 7)  (747 327)  (747 327)  LC_3 Logic Functioning bit
 (17 8)  (725 328)  (725 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 328)  (726 328)  routing T_14_20.wire_logic_cluster/lc_1/out <X> T_14_20.lc_trk_g2_1
 (26 8)  (734 328)  (734 328)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 328)  (742 328)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 328)  (743 328)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.input_2_4
 (45 8)  (753 328)  (753 328)  LC_4 Logic Functioning bit
 (46 8)  (754 328)  (754 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (760 328)  (760 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (10 9)  (718 329)  (718 329)  routing T_14_20.sp4_h_r_2 <X> T_14_20.sp4_v_b_7
 (26 9)  (734 329)  (734 329)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 329)  (735 329)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 329)  (739 329)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 329)  (740 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (741 329)  (741 329)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.input_2_4
 (36 9)  (744 329)  (744 329)  LC_4 Logic Functioning bit
 (37 9)  (745 329)  (745 329)  LC_4 Logic Functioning bit
 (41 9)  (749 329)  (749 329)  LC_4 Logic Functioning bit
 (42 9)  (750 329)  (750 329)  LC_4 Logic Functioning bit
 (43 9)  (751 329)  (751 329)  LC_4 Logic Functioning bit
 (11 10)  (719 330)  (719 330)  routing T_14_20.sp4_v_b_5 <X> T_14_20.sp4_v_t_45
 (14 10)  (722 330)  (722 330)  routing T_14_20.wire_logic_cluster/lc_4/out <X> T_14_20.lc_trk_g2_4
 (22 10)  (730 330)  (730 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (11 11)  (719 331)  (719 331)  routing T_14_20.sp4_h_r_8 <X> T_14_20.sp4_h_l_45
 (12 11)  (720 331)  (720 331)  routing T_14_20.sp4_v_b_5 <X> T_14_20.sp4_v_t_45
 (17 11)  (725 331)  (725 331)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (6 12)  (714 332)  (714 332)  routing T_14_20.sp4_v_t_43 <X> T_14_20.sp4_v_b_9
 (12 12)  (720 332)  (720 332)  routing T_14_20.sp4_v_t_46 <X> T_14_20.sp4_h_r_11
 (22 12)  (730 332)  (730 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 332)  (731 332)  routing T_14_20.sp4_v_t_30 <X> T_14_20.lc_trk_g3_3
 (24 12)  (732 332)  (732 332)  routing T_14_20.sp4_v_t_30 <X> T_14_20.lc_trk_g3_3
 (25 12)  (733 332)  (733 332)  routing T_14_20.wire_logic_cluster/lc_2/out <X> T_14_20.lc_trk_g3_2
 (26 12)  (734 332)  (734 332)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 332)  (738 332)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 332)  (739 332)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 332)  (741 332)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 332)  (742 332)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 332)  (743 332)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.input_2_6
 (36 12)  (744 332)  (744 332)  LC_6 Logic Functioning bit
 (38 12)  (746 332)  (746 332)  LC_6 Logic Functioning bit
 (43 12)  (751 332)  (751 332)  LC_6 Logic Functioning bit
 (45 12)  (753 332)  (753 332)  LC_6 Logic Functioning bit
 (51 12)  (759 332)  (759 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (713 333)  (713 333)  routing T_14_20.sp4_v_t_43 <X> T_14_20.sp4_v_b_9
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 333)  (739 333)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 333)  (740 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (742 333)  (742 333)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.input_2_6
 (39 13)  (747 333)  (747 333)  LC_6 Logic Functioning bit
 (25 14)  (733 334)  (733 334)  routing T_14_20.wire_logic_cluster/lc_6/out <X> T_14_20.lc_trk_g3_6
 (26 14)  (734 334)  (734 334)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 334)  (735 334)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 334)  (736 334)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 334)  (739 334)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 334)  (744 334)  LC_7 Logic Functioning bit
 (37 14)  (745 334)  (745 334)  LC_7 Logic Functioning bit
 (38 14)  (746 334)  (746 334)  LC_7 Logic Functioning bit
 (39 14)  (747 334)  (747 334)  LC_7 Logic Functioning bit
 (41 14)  (749 334)  (749 334)  LC_7 Logic Functioning bit
 (43 14)  (751 334)  (751 334)  LC_7 Logic Functioning bit
 (45 14)  (753 334)  (753 334)  LC_7 Logic Functioning bit
 (22 15)  (730 335)  (730 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 335)  (738 335)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 335)  (739 335)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 335)  (745 335)  LC_7 Logic Functioning bit
 (39 15)  (747 335)  (747 335)  LC_7 Logic Functioning bit
 (46 15)  (754 335)  (754 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (756 335)  (756 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_20

 (3 0)  (765 320)  (765 320)  routing T_15_20.sp12_h_r_0 <X> T_15_20.sp12_v_b_0
 (8 0)  (770 320)  (770 320)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_h_r_1
 (9 0)  (771 320)  (771 320)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_h_r_1
 (15 0)  (777 320)  (777 320)  routing T_15_20.sp4_h_r_9 <X> T_15_20.lc_trk_g0_1
 (16 0)  (778 320)  (778 320)  routing T_15_20.sp4_h_r_9 <X> T_15_20.lc_trk_g0_1
 (17 0)  (779 320)  (779 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (780 320)  (780 320)  routing T_15_20.sp4_h_r_9 <X> T_15_20.lc_trk_g0_1
 (27 0)  (789 320)  (789 320)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 320)  (790 320)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 320)  (792 320)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 320)  (793 320)  routing T_15_20.lc_trk_g0_5 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 320)  (798 320)  LC_0 Logic Functioning bit
 (37 0)  (799 320)  (799 320)  LC_0 Logic Functioning bit
 (38 0)  (800 320)  (800 320)  LC_0 Logic Functioning bit
 (39 0)  (801 320)  (801 320)  LC_0 Logic Functioning bit
 (41 0)  (803 320)  (803 320)  LC_0 Logic Functioning bit
 (43 0)  (805 320)  (805 320)  LC_0 Logic Functioning bit
 (3 1)  (765 321)  (765 321)  routing T_15_20.sp12_h_r_0 <X> T_15_20.sp12_v_b_0
 (16 1)  (778 321)  (778 321)  routing T_15_20.sp12_h_r_8 <X> T_15_20.lc_trk_g0_0
 (17 1)  (779 321)  (779 321)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (27 1)  (789 321)  (789 321)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 321)  (790 321)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (798 321)  (798 321)  LC_0 Logic Functioning bit
 (38 1)  (800 321)  (800 321)  LC_0 Logic Functioning bit
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (765 322)  (765 322)  routing T_15_20.sp12_v_t_23 <X> T_15_20.sp12_h_l_23
 (5 2)  (767 322)  (767 322)  routing T_15_20.sp4_v_b_0 <X> T_15_20.sp4_h_l_37
 (14 2)  (776 322)  (776 322)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g0_4
 (15 2)  (777 322)  (777 322)  routing T_15_20.sp4_h_r_13 <X> T_15_20.lc_trk_g0_5
 (16 2)  (778 322)  (778 322)  routing T_15_20.sp4_h_r_13 <X> T_15_20.lc_trk_g0_5
 (17 2)  (779 322)  (779 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (780 322)  (780 322)  routing T_15_20.sp4_h_r_13 <X> T_15_20.lc_trk_g0_5
 (14 3)  (776 323)  (776 323)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g0_4
 (15 3)  (777 323)  (777 323)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g0_4
 (16 3)  (778 323)  (778 323)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g0_4
 (17 3)  (779 323)  (779 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (784 323)  (784 323)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (786 323)  (786 323)  routing T_15_20.top_op_6 <X> T_15_20.lc_trk_g0_6
 (25 3)  (787 323)  (787 323)  routing T_15_20.top_op_6 <X> T_15_20.lc_trk_g0_6
 (0 4)  (762 324)  (762 324)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (1 4)  (763 324)  (763 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (766 324)  (766 324)  routing T_15_20.sp4_v_t_38 <X> T_15_20.sp4_v_b_3
 (1 5)  (763 325)  (763 325)  routing T_15_20.lc_trk_g2_2 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (8 6)  (770 326)  (770 326)  routing T_15_20.sp4_v_t_47 <X> T_15_20.sp4_h_l_41
 (9 6)  (771 326)  (771 326)  routing T_15_20.sp4_v_t_47 <X> T_15_20.sp4_h_l_41
 (10 6)  (772 326)  (772 326)  routing T_15_20.sp4_v_t_47 <X> T_15_20.sp4_h_l_41
 (16 6)  (778 326)  (778 326)  routing T_15_20.sp4_v_b_5 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (780 326)  (780 326)  routing T_15_20.sp4_v_b_5 <X> T_15_20.lc_trk_g1_5
 (26 6)  (788 326)  (788 326)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 326)  (795 326)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 326)  (796 326)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 326)  (798 326)  LC_3 Logic Functioning bit
 (41 6)  (803 326)  (803 326)  LC_3 Logic Functioning bit
 (43 6)  (805 326)  (805 326)  LC_3 Logic Functioning bit
 (22 7)  (784 327)  (784 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (785 327)  (785 327)  routing T_15_20.sp4_h_r_6 <X> T_15_20.lc_trk_g1_6
 (24 7)  (786 327)  (786 327)  routing T_15_20.sp4_h_r_6 <X> T_15_20.lc_trk_g1_6
 (25 7)  (787 327)  (787 327)  routing T_15_20.sp4_h_r_6 <X> T_15_20.lc_trk_g1_6
 (28 7)  (790 327)  (790 327)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 327)  (793 327)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 327)  (794 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (795 327)  (795 327)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.input_2_3
 (34 7)  (796 327)  (796 327)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.input_2_3
 (36 7)  (798 327)  (798 327)  LC_3 Logic Functioning bit
 (37 7)  (799 327)  (799 327)  LC_3 Logic Functioning bit
 (38 7)  (800 327)  (800 327)  LC_3 Logic Functioning bit
 (40 7)  (802 327)  (802 327)  LC_3 Logic Functioning bit
 (42 7)  (804 327)  (804 327)  LC_3 Logic Functioning bit
 (8 8)  (770 328)  (770 328)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_h_r_7
 (9 8)  (771 328)  (771 328)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_h_r_7
 (10 8)  (772 328)  (772 328)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_h_r_7
 (15 8)  (777 328)  (777 328)  routing T_15_20.sp4_h_r_33 <X> T_15_20.lc_trk_g2_1
 (16 8)  (778 328)  (778 328)  routing T_15_20.sp4_h_r_33 <X> T_15_20.lc_trk_g2_1
 (17 8)  (779 328)  (779 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 328)  (780 328)  routing T_15_20.sp4_h_r_33 <X> T_15_20.lc_trk_g2_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 328)  (795 328)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 328)  (798 328)  LC_4 Logic Functioning bit
 (37 8)  (799 328)  (799 328)  LC_4 Logic Functioning bit
 (43 8)  (805 328)  (805 328)  LC_4 Logic Functioning bit
 (50 8)  (812 328)  (812 328)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (784 329)  (784 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (788 329)  (788 329)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 329)  (789 329)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 329)  (790 329)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 329)  (798 329)  LC_4 Logic Functioning bit
 (37 9)  (799 329)  (799 329)  LC_4 Logic Functioning bit
 (38 9)  (800 329)  (800 329)  LC_4 Logic Functioning bit
 (41 9)  (803 329)  (803 329)  LC_4 Logic Functioning bit
 (42 9)  (804 329)  (804 329)  LC_4 Logic Functioning bit
 (3 10)  (765 330)  (765 330)  routing T_15_20.sp12_h_r_1 <X> T_15_20.sp12_h_l_22
 (17 10)  (779 330)  (779 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (27 10)  (789 330)  (789 330)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 330)  (792 330)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 330)  (793 330)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (37 10)  (799 330)  (799 330)  LC_5 Logic Functioning bit
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (42 10)  (804 330)  (804 330)  LC_5 Logic Functioning bit
 (50 10)  (812 330)  (812 330)  Cascade bit: LH_LC05_inmux02_5

 (3 11)  (765 331)  (765 331)  routing T_15_20.sp12_h_r_1 <X> T_15_20.sp12_h_l_22
 (31 11)  (793 331)  (793 331)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (38 11)  (800 331)  (800 331)  LC_5 Logic Functioning bit
 (42 11)  (804 331)  (804 331)  LC_5 Logic Functioning bit
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (785 332)  (785 332)  routing T_15_20.sp12_v_b_11 <X> T_15_20.lc_trk_g3_3
 (26 12)  (788 332)  (788 332)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 332)  (789 332)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 332)  (791 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 332)  (792 332)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (36 12)  (798 332)  (798 332)  LC_6 Logic Functioning bit
 (37 12)  (799 332)  (799 332)  LC_6 Logic Functioning bit
 (38 12)  (800 332)  (800 332)  LC_6 Logic Functioning bit
 (41 12)  (803 332)  (803 332)  LC_6 Logic Functioning bit
 (42 12)  (804 332)  (804 332)  LC_6 Logic Functioning bit
 (43 12)  (805 332)  (805 332)  LC_6 Logic Functioning bit
 (45 12)  (807 332)  (807 332)  LC_6 Logic Functioning bit
 (47 12)  (809 332)  (809 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (812 332)  (812 332)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (776 333)  (776 333)  routing T_15_20.sp4_h_r_24 <X> T_15_20.lc_trk_g3_0
 (15 13)  (777 333)  (777 333)  routing T_15_20.sp4_h_r_24 <X> T_15_20.lc_trk_g3_0
 (16 13)  (778 333)  (778 333)  routing T_15_20.sp4_h_r_24 <X> T_15_20.lc_trk_g3_0
 (17 13)  (779 333)  (779 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (780 333)  (780 333)  routing T_15_20.sp4_r_v_b_41 <X> T_15_20.lc_trk_g3_1
 (26 13)  (788 333)  (788 333)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 333)  (789 333)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 333)  (790 333)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 333)  (791 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 333)  (792 333)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 333)  (798 333)  LC_6 Logic Functioning bit
 (43 13)  (805 333)  (805 333)  LC_6 Logic Functioning bit
 (51 13)  (813 333)  (813 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (815 333)  (815 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (766 334)  (766 334)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_v_t_44
 (6 14)  (768 334)  (768 334)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_v_t_44
 (12 14)  (774 334)  (774 334)  routing T_15_20.sp4_v_t_40 <X> T_15_20.sp4_h_l_46
 (22 14)  (784 334)  (784 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (1 15)  (763 335)  (763 335)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (11 15)  (773 335)  (773 335)  routing T_15_20.sp4_v_t_40 <X> T_15_20.sp4_h_l_46
 (13 15)  (775 335)  (775 335)  routing T_15_20.sp4_v_t_40 <X> T_15_20.sp4_h_l_46
 (17 15)  (779 335)  (779 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_16_20

 (21 0)  (837 320)  (837 320)  routing T_16_20.sp4_h_r_11 <X> T_16_20.lc_trk_g0_3
 (22 0)  (838 320)  (838 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (839 320)  (839 320)  routing T_16_20.sp4_h_r_11 <X> T_16_20.lc_trk_g0_3
 (24 0)  (840 320)  (840 320)  routing T_16_20.sp4_h_r_11 <X> T_16_20.lc_trk_g0_3
 (22 1)  (838 321)  (838 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (839 321)  (839 321)  routing T_16_20.sp4_h_r_2 <X> T_16_20.lc_trk_g0_2
 (24 1)  (840 321)  (840 321)  routing T_16_20.sp4_h_r_2 <X> T_16_20.lc_trk_g0_2
 (25 1)  (841 321)  (841 321)  routing T_16_20.sp4_h_r_2 <X> T_16_20.lc_trk_g0_2
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (832 322)  (832 322)  routing T_16_20.sp4_v_b_13 <X> T_16_20.lc_trk_g0_5
 (17 2)  (833 322)  (833 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (834 322)  (834 322)  routing T_16_20.sp4_v_b_13 <X> T_16_20.lc_trk_g0_5
 (22 2)  (838 322)  (838 322)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (840 322)  (840 322)  routing T_16_20.top_op_7 <X> T_16_20.lc_trk_g0_7
 (18 3)  (834 323)  (834 323)  routing T_16_20.sp4_v_b_13 <X> T_16_20.lc_trk_g0_5
 (21 3)  (837 323)  (837 323)  routing T_16_20.top_op_7 <X> T_16_20.lc_trk_g0_7
 (1 4)  (817 324)  (817 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (819 324)  (819 324)  routing T_16_20.sp12_v_b_0 <X> T_16_20.sp12_h_r_0
 (10 4)  (826 324)  (826 324)  routing T_16_20.sp4_v_t_46 <X> T_16_20.sp4_h_r_4
 (22 4)  (838 324)  (838 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (839 324)  (839 324)  routing T_16_20.sp4_v_b_19 <X> T_16_20.lc_trk_g1_3
 (24 4)  (840 324)  (840 324)  routing T_16_20.sp4_v_b_19 <X> T_16_20.lc_trk_g1_3
 (27 4)  (843 324)  (843 324)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 324)  (847 324)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 324)  (849 324)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 324)  (852 324)  LC_2 Logic Functioning bit
 (37 4)  (853 324)  (853 324)  LC_2 Logic Functioning bit
 (38 4)  (854 324)  (854 324)  LC_2 Logic Functioning bit
 (39 4)  (855 324)  (855 324)  LC_2 Logic Functioning bit
 (41 4)  (857 324)  (857 324)  LC_2 Logic Functioning bit
 (43 4)  (859 324)  (859 324)  LC_2 Logic Functioning bit
 (1 5)  (817 325)  (817 325)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.wire_logic_cluster/lc_7/cen
 (3 5)  (819 325)  (819 325)  routing T_16_20.sp12_v_b_0 <X> T_16_20.sp12_h_r_0
 (4 5)  (820 325)  (820 325)  routing T_16_20.sp4_h_l_42 <X> T_16_20.sp4_h_r_3
 (6 5)  (822 325)  (822 325)  routing T_16_20.sp4_h_l_42 <X> T_16_20.sp4_h_r_3
 (22 5)  (838 325)  (838 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (839 325)  (839 325)  routing T_16_20.sp4_v_b_18 <X> T_16_20.lc_trk_g1_2
 (24 5)  (840 325)  (840 325)  routing T_16_20.sp4_v_b_18 <X> T_16_20.lc_trk_g1_2
 (27 5)  (843 325)  (843 325)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 325)  (844 325)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 325)  (846 325)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 325)  (847 325)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 325)  (852 325)  LC_2 Logic Functioning bit
 (38 5)  (854 325)  (854 325)  LC_2 Logic Functioning bit
 (5 6)  (821 326)  (821 326)  routing T_16_20.sp4_v_b_3 <X> T_16_20.sp4_h_l_38
 (11 6)  (827 326)  (827 326)  routing T_16_20.sp4_v_b_2 <X> T_16_20.sp4_v_t_40
 (12 6)  (828 326)  (828 326)  routing T_16_20.sp4_v_t_46 <X> T_16_20.sp4_h_l_40
 (26 6)  (842 326)  (842 326)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 326)  (843 326)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 326)  (844 326)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 326)  (845 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 326)  (846 326)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 326)  (847 326)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 326)  (849 326)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 326)  (850 326)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 326)  (852 326)  LC_3 Logic Functioning bit
 (37 6)  (853 326)  (853 326)  LC_3 Logic Functioning bit
 (38 6)  (854 326)  (854 326)  LC_3 Logic Functioning bit
 (41 6)  (857 326)  (857 326)  LC_3 Logic Functioning bit
 (43 6)  (859 326)  (859 326)  LC_3 Logic Functioning bit
 (50 6)  (866 326)  (866 326)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (827 327)  (827 327)  routing T_16_20.sp4_v_t_46 <X> T_16_20.sp4_h_l_40
 (12 7)  (828 327)  (828 327)  routing T_16_20.sp4_v_b_2 <X> T_16_20.sp4_v_t_40
 (13 7)  (829 327)  (829 327)  routing T_16_20.sp4_v_t_46 <X> T_16_20.sp4_h_l_40
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 327)  (846 327)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 327)  (852 327)  LC_3 Logic Functioning bit
 (40 7)  (856 327)  (856 327)  LC_3 Logic Functioning bit
 (42 7)  (858 327)  (858 327)  LC_3 Logic Functioning bit
 (8 8)  (824 328)  (824 328)  routing T_16_20.sp4_h_l_42 <X> T_16_20.sp4_h_r_7
 (14 8)  (830 328)  (830 328)  routing T_16_20.sp4_h_r_40 <X> T_16_20.lc_trk_g2_0
 (26 8)  (842 328)  (842 328)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 328)  (845 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 328)  (847 328)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 328)  (852 328)  LC_4 Logic Functioning bit
 (39 8)  (855 328)  (855 328)  LC_4 Logic Functioning bit
 (43 8)  (859 328)  (859 328)  LC_4 Logic Functioning bit
 (50 8)  (866 328)  (866 328)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (820 329)  (820 329)  routing T_16_20.sp4_h_l_47 <X> T_16_20.sp4_h_r_6
 (6 9)  (822 329)  (822 329)  routing T_16_20.sp4_h_l_47 <X> T_16_20.sp4_h_r_6
 (14 9)  (830 329)  (830 329)  routing T_16_20.sp4_h_r_40 <X> T_16_20.lc_trk_g2_0
 (15 9)  (831 329)  (831 329)  routing T_16_20.sp4_h_r_40 <X> T_16_20.lc_trk_g2_0
 (16 9)  (832 329)  (832 329)  routing T_16_20.sp4_h_r_40 <X> T_16_20.lc_trk_g2_0
 (17 9)  (833 329)  (833 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (27 9)  (843 329)  (843 329)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 329)  (844 329)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 329)  (846 329)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 329)  (847 329)  routing T_16_20.lc_trk_g0_7 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 329)  (852 329)  LC_4 Logic Functioning bit
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (38 9)  (854 329)  (854 329)  LC_4 Logic Functioning bit
 (42 9)  (858 329)  (858 329)  LC_4 Logic Functioning bit
 (43 9)  (859 329)  (859 329)  LC_4 Logic Functioning bit
 (22 10)  (838 330)  (838 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (839 330)  (839 330)  routing T_16_20.sp4_h_r_31 <X> T_16_20.lc_trk_g2_7
 (24 10)  (840 330)  (840 330)  routing T_16_20.sp4_h_r_31 <X> T_16_20.lc_trk_g2_7
 (27 10)  (843 330)  (843 330)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 330)  (844 330)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 330)  (845 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 330)  (847 330)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 330)  (849 330)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (37 10)  (853 330)  (853 330)  LC_5 Logic Functioning bit
 (41 10)  (857 330)  (857 330)  LC_5 Logic Functioning bit
 (43 10)  (859 330)  (859 330)  LC_5 Logic Functioning bit
 (50 10)  (866 330)  (866 330)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (830 331)  (830 331)  routing T_16_20.sp4_h_l_17 <X> T_16_20.lc_trk_g2_4
 (15 11)  (831 331)  (831 331)  routing T_16_20.sp4_h_l_17 <X> T_16_20.lc_trk_g2_4
 (16 11)  (832 331)  (832 331)  routing T_16_20.sp4_h_l_17 <X> T_16_20.lc_trk_g2_4
 (17 11)  (833 331)  (833 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (837 331)  (837 331)  routing T_16_20.sp4_h_r_31 <X> T_16_20.lc_trk_g2_7
 (22 11)  (838 331)  (838 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (839 331)  (839 331)  routing T_16_20.sp12_v_b_14 <X> T_16_20.lc_trk_g2_6
 (30 11)  (846 331)  (846 331)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 331)  (847 331)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 331)  (852 331)  LC_5 Logic Functioning bit
 (37 11)  (853 331)  (853 331)  LC_5 Logic Functioning bit
 (41 11)  (857 331)  (857 331)  LC_5 Logic Functioning bit
 (43 11)  (859 331)  (859 331)  LC_5 Logic Functioning bit
 (5 12)  (821 332)  (821 332)  routing T_16_20.sp4_v_b_9 <X> T_16_20.sp4_h_r_9
 (15 12)  (831 332)  (831 332)  routing T_16_20.sp4_v_t_28 <X> T_16_20.lc_trk_g3_1
 (16 12)  (832 332)  (832 332)  routing T_16_20.sp4_v_t_28 <X> T_16_20.lc_trk_g3_1
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (837 332)  (837 332)  routing T_16_20.sp4_v_t_14 <X> T_16_20.lc_trk_g3_3
 (22 12)  (838 332)  (838 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (839 332)  (839 332)  routing T_16_20.sp4_v_t_14 <X> T_16_20.lc_trk_g3_3
 (27 12)  (843 332)  (843 332)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 332)  (844 332)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 332)  (845 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 332)  (846 332)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (36 12)  (852 332)  (852 332)  LC_6 Logic Functioning bit
 (37 12)  (853 332)  (853 332)  LC_6 Logic Functioning bit
 (38 12)  (854 332)  (854 332)  LC_6 Logic Functioning bit
 (41 12)  (857 332)  (857 332)  LC_6 Logic Functioning bit
 (42 12)  (858 332)  (858 332)  LC_6 Logic Functioning bit
 (43 12)  (859 332)  (859 332)  LC_6 Logic Functioning bit
 (45 12)  (861 332)  (861 332)  LC_6 Logic Functioning bit
 (50 12)  (866 332)  (866 332)  Cascade bit: LH_LC06_inmux02_5

 (6 13)  (822 333)  (822 333)  routing T_16_20.sp4_v_b_9 <X> T_16_20.sp4_h_r_9
 (8 13)  (824 333)  (824 333)  routing T_16_20.sp4_h_r_10 <X> T_16_20.sp4_v_b_10
 (26 13)  (842 333)  (842 333)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 333)  (843 333)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 333)  (846 333)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 333)  (852 333)  LC_6 Logic Functioning bit
 (43 13)  (859 333)  (859 333)  LC_6 Logic Functioning bit
 (48 13)  (864 333)  (864 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (868 333)  (868 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (816 334)  (816 334)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 334)  (833 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (837 334)  (837 334)  routing T_16_20.wire_logic_cluster/lc_7/out <X> T_16_20.lc_trk_g3_7
 (22 14)  (838 334)  (838 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (28 14)  (844 334)  (844 334)  routing T_16_20.lc_trk_g2_0 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 334)  (849 334)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 334)  (850 334)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 334)  (852 334)  LC_7 Logic Functioning bit
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (38 14)  (854 334)  (854 334)  LC_7 Logic Functioning bit
 (39 14)  (855 334)  (855 334)  LC_7 Logic Functioning bit
 (41 14)  (857 334)  (857 334)  LC_7 Logic Functioning bit
 (43 14)  (859 334)  (859 334)  LC_7 Logic Functioning bit
 (1 15)  (817 335)  (817 335)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (4 15)  (820 335)  (820 335)  routing T_16_20.sp4_h_r_1 <X> T_16_20.sp4_h_l_44
 (5 15)  (821 335)  (821 335)  routing T_16_20.sp4_h_l_44 <X> T_16_20.sp4_v_t_44
 (6 15)  (822 335)  (822 335)  routing T_16_20.sp4_h_r_1 <X> T_16_20.sp4_h_l_44
 (9 15)  (825 335)  (825 335)  routing T_16_20.sp4_v_b_2 <X> T_16_20.sp4_v_t_47
 (10 15)  (826 335)  (826 335)  routing T_16_20.sp4_v_b_2 <X> T_16_20.sp4_v_t_47
 (22 15)  (838 335)  (838 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 335)  (841 335)  routing T_16_20.sp4_r_v_b_46 <X> T_16_20.lc_trk_g3_6
 (36 15)  (852 335)  (852 335)  LC_7 Logic Functioning bit
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (38 15)  (854 335)  (854 335)  LC_7 Logic Functioning bit
 (39 15)  (855 335)  (855 335)  LC_7 Logic Functioning bit
 (41 15)  (857 335)  (857 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit


LogicTile_17_20

 (4 0)  (878 320)  (878 320)  routing T_17_20.sp4_h_l_43 <X> T_17_20.sp4_v_b_0
 (6 0)  (880 320)  (880 320)  routing T_17_20.sp4_h_l_43 <X> T_17_20.sp4_v_b_0
 (26 0)  (900 320)  (900 320)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 320)  (902 320)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 320)  (903 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 320)  (905 320)  routing T_17_20.lc_trk_g0_5 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 320)  (910 320)  LC_0 Logic Functioning bit
 (41 0)  (915 320)  (915 320)  LC_0 Logic Functioning bit
 (43 0)  (917 320)  (917 320)  LC_0 Logic Functioning bit
 (5 1)  (879 321)  (879 321)  routing T_17_20.sp4_h_l_43 <X> T_17_20.sp4_v_b_0
 (22 1)  (896 321)  (896 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (900 321)  (900 321)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 321)  (902 321)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 321)  (906 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (907 321)  (907 321)  routing T_17_20.lc_trk_g2_0 <X> T_17_20.input_2_0
 (36 1)  (910 321)  (910 321)  LC_0 Logic Functioning bit
 (37 1)  (911 321)  (911 321)  LC_0 Logic Functioning bit
 (39 1)  (913 321)  (913 321)  LC_0 Logic Functioning bit
 (41 1)  (915 321)  (915 321)  LC_0 Logic Functioning bit
 (43 1)  (917 321)  (917 321)  LC_0 Logic Functioning bit
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (882 322)  (882 322)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_h_l_36
 (14 2)  (888 322)  (888 322)  routing T_17_20.sp4_v_t_1 <X> T_17_20.lc_trk_g0_4
 (15 2)  (889 322)  (889 322)  routing T_17_20.sp4_v_b_21 <X> T_17_20.lc_trk_g0_5
 (16 2)  (890 322)  (890 322)  routing T_17_20.sp4_v_b_21 <X> T_17_20.lc_trk_g0_5
 (17 2)  (891 322)  (891 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (900 322)  (900 322)  routing T_17_20.lc_trk_g0_5 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 322)  (902 322)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 322)  (903 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 322)  (910 322)  LC_1 Logic Functioning bit
 (39 2)  (913 322)  (913 322)  LC_1 Logic Functioning bit
 (43 2)  (917 322)  (917 322)  LC_1 Logic Functioning bit
 (50 2)  (924 322)  (924 322)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (886 323)  (886 323)  routing T_17_20.sp4_h_l_39 <X> T_17_20.sp4_v_t_39
 (14 3)  (888 323)  (888 323)  routing T_17_20.sp4_v_t_1 <X> T_17_20.lc_trk_g0_4
 (16 3)  (890 323)  (890 323)  routing T_17_20.sp4_v_t_1 <X> T_17_20.lc_trk_g0_4
 (17 3)  (891 323)  (891 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (29 3)  (903 323)  (903 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 323)  (904 323)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 323)  (905 323)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 323)  (910 323)  LC_1 Logic Functioning bit
 (37 3)  (911 323)  (911 323)  LC_1 Logic Functioning bit
 (38 3)  (912 323)  (912 323)  LC_1 Logic Functioning bit
 (42 3)  (916 323)  (916 323)  LC_1 Logic Functioning bit
 (43 3)  (917 323)  (917 323)  LC_1 Logic Functioning bit
 (0 4)  (874 324)  (874 324)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (1 4)  (875 324)  (875 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (888 324)  (888 324)  routing T_17_20.sp4_h_r_8 <X> T_17_20.lc_trk_g1_0
 (16 4)  (890 324)  (890 324)  routing T_17_20.sp4_v_b_1 <X> T_17_20.lc_trk_g1_1
 (17 4)  (891 324)  (891 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (892 324)  (892 324)  routing T_17_20.sp4_v_b_1 <X> T_17_20.lc_trk_g1_1
 (21 4)  (895 324)  (895 324)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g1_3
 (22 4)  (896 324)  (896 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (897 324)  (897 324)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g1_3
 (24 4)  (898 324)  (898 324)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g1_3
 (28 4)  (902 324)  (902 324)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 324)  (903 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 324)  (905 324)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 324)  (907 324)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 324)  (908 324)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 324)  (910 324)  LC_2 Logic Functioning bit
 (37 4)  (911 324)  (911 324)  LC_2 Logic Functioning bit
 (38 4)  (912 324)  (912 324)  LC_2 Logic Functioning bit
 (39 4)  (913 324)  (913 324)  LC_2 Logic Functioning bit
 (41 4)  (915 324)  (915 324)  LC_2 Logic Functioning bit
 (43 4)  (917 324)  (917 324)  LC_2 Logic Functioning bit
 (0 5)  (874 325)  (874 325)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (1 5)  (875 325)  (875 325)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (15 5)  (889 325)  (889 325)  routing T_17_20.sp4_h_r_8 <X> T_17_20.lc_trk_g1_0
 (16 5)  (890 325)  (890 325)  routing T_17_20.sp4_h_r_8 <X> T_17_20.lc_trk_g1_0
 (17 5)  (891 325)  (891 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (895 325)  (895 325)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g1_3
 (27 5)  (901 325)  (901 325)  routing T_17_20.lc_trk_g1_1 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 325)  (903 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 325)  (904 325)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 325)  (905 325)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 325)  (911 325)  LC_2 Logic Functioning bit
 (39 5)  (913 325)  (913 325)  LC_2 Logic Functioning bit
 (17 6)  (891 326)  (891 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (900 326)  (900 326)  routing T_17_20.lc_trk_g0_5 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 326)  (901 326)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 326)  (903 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 326)  (905 326)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 326)  (906 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 326)  (907 326)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 326)  (908 326)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 326)  (910 326)  LC_3 Logic Functioning bit
 (37 6)  (911 326)  (911 326)  LC_3 Logic Functioning bit
 (38 6)  (912 326)  (912 326)  LC_3 Logic Functioning bit
 (39 6)  (913 326)  (913 326)  LC_3 Logic Functioning bit
 (43 6)  (917 326)  (917 326)  LC_3 Logic Functioning bit
 (50 6)  (924 326)  (924 326)  Cascade bit: LH_LC03_inmux02_5

 (10 7)  (884 327)  (884 327)  routing T_17_20.sp4_h_l_46 <X> T_17_20.sp4_v_t_41
 (29 7)  (903 327)  (903 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 327)  (904 327)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 327)  (910 327)  LC_3 Logic Functioning bit
 (38 7)  (912 327)  (912 327)  LC_3 Logic Functioning bit
 (42 7)  (916 327)  (916 327)  LC_3 Logic Functioning bit
 (5 8)  (879 328)  (879 328)  routing T_17_20.sp4_h_l_38 <X> T_17_20.sp4_h_r_6
 (15 8)  (889 328)  (889 328)  routing T_17_20.sp4_h_r_25 <X> T_17_20.lc_trk_g2_1
 (16 8)  (890 328)  (890 328)  routing T_17_20.sp4_h_r_25 <X> T_17_20.lc_trk_g2_1
 (17 8)  (891 328)  (891 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (896 328)  (896 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (897 328)  (897 328)  routing T_17_20.sp4_v_t_30 <X> T_17_20.lc_trk_g2_3
 (24 8)  (898 328)  (898 328)  routing T_17_20.sp4_v_t_30 <X> T_17_20.lc_trk_g2_3
 (25 8)  (899 328)  (899 328)  routing T_17_20.sp4_v_b_26 <X> T_17_20.lc_trk_g2_2
 (26 8)  (900 328)  (900 328)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 328)  (903 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 328)  (904 328)  routing T_17_20.lc_trk_g0_5 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 328)  (908 328)  routing T_17_20.lc_trk_g1_0 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 328)  (910 328)  LC_4 Logic Functioning bit
 (37 8)  (911 328)  (911 328)  LC_4 Logic Functioning bit
 (43 8)  (917 328)  (917 328)  LC_4 Logic Functioning bit
 (50 8)  (924 328)  (924 328)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (878 329)  (878 329)  routing T_17_20.sp4_h_l_38 <X> T_17_20.sp4_h_r_6
 (17 9)  (891 329)  (891 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (892 329)  (892 329)  routing T_17_20.sp4_h_r_25 <X> T_17_20.lc_trk_g2_1
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (897 329)  (897 329)  routing T_17_20.sp4_v_b_26 <X> T_17_20.lc_trk_g2_2
 (26 9)  (900 329)  (900 329)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 329)  (901 329)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 329)  (902 329)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 329)  (903 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 329)  (910 329)  LC_4 Logic Functioning bit
 (37 9)  (911 329)  (911 329)  LC_4 Logic Functioning bit
 (39 9)  (913 329)  (913 329)  LC_4 Logic Functioning bit
 (40 9)  (914 329)  (914 329)  LC_4 Logic Functioning bit
 (43 9)  (917 329)  (917 329)  LC_4 Logic Functioning bit
 (21 10)  (895 330)  (895 330)  routing T_17_20.sp4_v_t_26 <X> T_17_20.lc_trk_g2_7
 (22 10)  (896 330)  (896 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (897 330)  (897 330)  routing T_17_20.sp4_v_t_26 <X> T_17_20.lc_trk_g2_7
 (25 10)  (899 330)  (899 330)  routing T_17_20.sp4_v_b_38 <X> T_17_20.lc_trk_g2_6
 (27 10)  (901 330)  (901 330)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 330)  (902 330)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 330)  (903 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 330)  (905 330)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 330)  (910 330)  LC_5 Logic Functioning bit
 (37 10)  (911 330)  (911 330)  LC_5 Logic Functioning bit
 (41 10)  (915 330)  (915 330)  LC_5 Logic Functioning bit
 (43 10)  (917 330)  (917 330)  LC_5 Logic Functioning bit
 (50 10)  (924 330)  (924 330)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (882 331)  (882 331)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_v_t_42
 (9 11)  (883 331)  (883 331)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_v_t_42
 (10 11)  (884 331)  (884 331)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_v_t_42
 (11 11)  (885 331)  (885 331)  routing T_17_20.sp4_h_r_0 <X> T_17_20.sp4_h_l_45
 (13 11)  (887 331)  (887 331)  routing T_17_20.sp4_h_r_0 <X> T_17_20.sp4_h_l_45
 (21 11)  (895 331)  (895 331)  routing T_17_20.sp4_v_t_26 <X> T_17_20.lc_trk_g2_7
 (22 11)  (896 331)  (896 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (897 331)  (897 331)  routing T_17_20.sp4_v_b_38 <X> T_17_20.lc_trk_g2_6
 (25 11)  (899 331)  (899 331)  routing T_17_20.sp4_v_b_38 <X> T_17_20.lc_trk_g2_6
 (36 11)  (910 331)  (910 331)  LC_5 Logic Functioning bit
 (37 11)  (911 331)  (911 331)  LC_5 Logic Functioning bit
 (41 11)  (915 331)  (915 331)  LC_5 Logic Functioning bit
 (43 11)  (917 331)  (917 331)  LC_5 Logic Functioning bit
 (9 12)  (883 332)  (883 332)  routing T_17_20.sp4_v_t_47 <X> T_17_20.sp4_h_r_10
 (17 12)  (891 332)  (891 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 332)  (892 332)  routing T_17_20.wire_logic_cluster/lc_1/out <X> T_17_20.lc_trk_g3_1
 (22 12)  (896 332)  (896 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (901 332)  (901 332)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 332)  (902 332)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 332)  (903 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 332)  (905 332)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 332)  (907 332)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 332)  (910 332)  LC_6 Logic Functioning bit
 (38 12)  (912 332)  (912 332)  LC_6 Logic Functioning bit
 (42 12)  (916 332)  (916 332)  LC_6 Logic Functioning bit
 (43 12)  (917 332)  (917 332)  LC_6 Logic Functioning bit
 (45 12)  (919 332)  (919 332)  LC_6 Logic Functioning bit
 (50 12)  (924 332)  (924 332)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (926 332)  (926 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (53 12)  (927 332)  (927 332)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (21 13)  (895 333)  (895 333)  routing T_17_20.sp4_r_v_b_43 <X> T_17_20.lc_trk_g3_3
 (22 13)  (896 333)  (896 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (904 333)  (904 333)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 333)  (905 333)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 333)  (910 333)  LC_6 Logic Functioning bit
 (38 13)  (912 333)  (912 333)  LC_6 Logic Functioning bit
 (42 13)  (916 333)  (916 333)  LC_6 Logic Functioning bit
 (43 13)  (917 333)  (917 333)  LC_6 Logic Functioning bit
 (46 13)  (920 333)  (920 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (927 333)  (927 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (875 334)  (875 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (885 334)  (885 334)  routing T_17_20.sp4_v_b_3 <X> T_17_20.sp4_v_t_46
 (13 14)  (887 334)  (887 334)  routing T_17_20.sp4_v_b_3 <X> T_17_20.sp4_v_t_46
 (15 14)  (889 334)  (889 334)  routing T_17_20.sp4_v_t_32 <X> T_17_20.lc_trk_g3_5
 (16 14)  (890 334)  (890 334)  routing T_17_20.sp4_v_t_32 <X> T_17_20.lc_trk_g3_5
 (17 14)  (891 334)  (891 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (896 334)  (896 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (899 334)  (899 334)  routing T_17_20.sp4_h_r_38 <X> T_17_20.lc_trk_g3_6
 (0 15)  (874 335)  (874 335)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 335)  (875 335)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (21 15)  (895 335)  (895 335)  routing T_17_20.sp4_r_v_b_47 <X> T_17_20.lc_trk_g3_7
 (22 15)  (896 335)  (896 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (897 335)  (897 335)  routing T_17_20.sp4_h_r_38 <X> T_17_20.lc_trk_g3_6
 (24 15)  (898 335)  (898 335)  routing T_17_20.sp4_h_r_38 <X> T_17_20.lc_trk_g3_6


LogicTile_18_20

 (9 0)  (937 320)  (937 320)  routing T_18_20.sp4_v_t_36 <X> T_18_20.sp4_h_r_1
 (17 0)  (945 320)  (945 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (953 320)  (953 320)  routing T_18_20.wire_logic_cluster/lc_2/out <X> T_18_20.lc_trk_g0_2
 (28 0)  (956 320)  (956 320)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 320)  (958 320)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 320)  (960 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 320)  (961 320)  routing T_18_20.lc_trk_g2_1 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 320)  (964 320)  LC_0 Logic Functioning bit
 (37 0)  (965 320)  (965 320)  LC_0 Logic Functioning bit
 (38 0)  (966 320)  (966 320)  LC_0 Logic Functioning bit
 (42 0)  (970 320)  (970 320)  LC_0 Logic Functioning bit
 (45 0)  (973 320)  (973 320)  LC_0 Logic Functioning bit
 (46 0)  (974 320)  (974 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (981 320)  (981 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (9 1)  (937 321)  (937 321)  routing T_18_20.sp4_v_t_36 <X> T_18_20.sp4_v_b_1
 (15 1)  (943 321)  (943 321)  routing T_18_20.sp4_v_t_5 <X> T_18_20.lc_trk_g0_0
 (16 1)  (944 321)  (944 321)  routing T_18_20.sp4_v_t_5 <X> T_18_20.lc_trk_g0_0
 (17 1)  (945 321)  (945 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (946 321)  (946 321)  routing T_18_20.sp4_r_v_b_34 <X> T_18_20.lc_trk_g0_1
 (22 1)  (950 321)  (950 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (954 321)  (954 321)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 321)  (955 321)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 321)  (956 321)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 321)  (957 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 321)  (958 321)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 321)  (960 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (961 321)  (961 321)  routing T_18_20.lc_trk_g2_0 <X> T_18_20.input_2_0
 (36 1)  (964 321)  (964 321)  LC_0 Logic Functioning bit
 (37 1)  (965 321)  (965 321)  LC_0 Logic Functioning bit
 (42 1)  (970 321)  (970 321)  LC_0 Logic Functioning bit
 (43 1)  (971 321)  (971 321)  LC_0 Logic Functioning bit
 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (1 2)  (929 322)  (929 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (933 322)  (933 322)  routing T_18_20.sp4_h_r_9 <X> T_18_20.sp4_h_l_37
 (8 2)  (936 322)  (936 322)  routing T_18_20.sp4_h_r_5 <X> T_18_20.sp4_h_l_36
 (10 2)  (938 322)  (938 322)  routing T_18_20.sp4_h_r_5 <X> T_18_20.sp4_h_l_36
 (14 2)  (942 322)  (942 322)  routing T_18_20.wire_logic_cluster/lc_4/out <X> T_18_20.lc_trk_g0_4
 (15 2)  (943 322)  (943 322)  routing T_18_20.sp4_h_r_13 <X> T_18_20.lc_trk_g0_5
 (16 2)  (944 322)  (944 322)  routing T_18_20.sp4_h_r_13 <X> T_18_20.lc_trk_g0_5
 (17 2)  (945 322)  (945 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (946 322)  (946 322)  routing T_18_20.sp4_h_r_13 <X> T_18_20.lc_trk_g0_5
 (26 2)  (954 322)  (954 322)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 322)  (959 322)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 322)  (961 322)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 322)  (962 322)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 322)  (964 322)  LC_1 Logic Functioning bit
 (37 2)  (965 322)  (965 322)  LC_1 Logic Functioning bit
 (38 2)  (966 322)  (966 322)  LC_1 Logic Functioning bit
 (42 2)  (970 322)  (970 322)  LC_1 Logic Functioning bit
 (45 2)  (973 322)  (973 322)  LC_1 Logic Functioning bit
 (4 3)  (932 323)  (932 323)  routing T_18_20.sp4_h_r_9 <X> T_18_20.sp4_h_l_37
 (9 3)  (937 323)  (937 323)  routing T_18_20.sp4_v_b_5 <X> T_18_20.sp4_v_t_36
 (10 3)  (938 323)  (938 323)  routing T_18_20.sp4_v_b_5 <X> T_18_20.sp4_v_t_36
 (11 3)  (939 323)  (939 323)  routing T_18_20.sp4_h_r_2 <X> T_18_20.sp4_h_l_39
 (17 3)  (945 323)  (945 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (954 323)  (954 323)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 323)  (956 323)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 323)  (957 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 323)  (959 323)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 323)  (960 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (961 323)  (961 323)  routing T_18_20.lc_trk_g2_1 <X> T_18_20.input_2_1
 (37 3)  (965 323)  (965 323)  LC_1 Logic Functioning bit
 (42 3)  (970 323)  (970 323)  LC_1 Logic Functioning bit
 (8 4)  (936 324)  (936 324)  routing T_18_20.sp4_h_l_45 <X> T_18_20.sp4_h_r_4
 (10 4)  (938 324)  (938 324)  routing T_18_20.sp4_h_l_45 <X> T_18_20.sp4_h_r_4
 (15 4)  (943 324)  (943 324)  routing T_18_20.sp4_h_l_4 <X> T_18_20.lc_trk_g1_1
 (16 4)  (944 324)  (944 324)  routing T_18_20.sp4_h_l_4 <X> T_18_20.lc_trk_g1_1
 (17 4)  (945 324)  (945 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (946 324)  (946 324)  routing T_18_20.sp4_h_l_4 <X> T_18_20.lc_trk_g1_1
 (22 4)  (950 324)  (950 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (951 324)  (951 324)  routing T_18_20.sp12_h_r_11 <X> T_18_20.lc_trk_g1_3
 (28 4)  (956 324)  (956 324)  routing T_18_20.lc_trk_g2_1 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 324)  (959 324)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 324)  (961 324)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 324)  (964 324)  LC_2 Logic Functioning bit
 (37 4)  (965 324)  (965 324)  LC_2 Logic Functioning bit
 (38 4)  (966 324)  (966 324)  LC_2 Logic Functioning bit
 (42 4)  (970 324)  (970 324)  LC_2 Logic Functioning bit
 (45 4)  (973 324)  (973 324)  LC_2 Logic Functioning bit
 (18 5)  (946 325)  (946 325)  routing T_18_20.sp4_h_l_4 <X> T_18_20.lc_trk_g1_1
 (29 5)  (957 325)  (957 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 325)  (959 325)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 325)  (960 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (963 325)  (963 325)  routing T_18_20.lc_trk_g0_2 <X> T_18_20.input_2_2
 (36 5)  (964 325)  (964 325)  LC_2 Logic Functioning bit
 (43 5)  (971 325)  (971 325)  LC_2 Logic Functioning bit
 (53 5)  (981 325)  (981 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 6)  (933 326)  (933 326)  routing T_18_20.sp4_h_r_0 <X> T_18_20.sp4_h_l_38
 (9 6)  (937 326)  (937 326)  routing T_18_20.sp4_h_r_1 <X> T_18_20.sp4_h_l_41
 (10 6)  (938 326)  (938 326)  routing T_18_20.sp4_h_r_1 <X> T_18_20.sp4_h_l_41
 (14 6)  (942 326)  (942 326)  routing T_18_20.sp4_h_l_1 <X> T_18_20.lc_trk_g1_4
 (15 6)  (943 326)  (943 326)  routing T_18_20.sp4_h_r_5 <X> T_18_20.lc_trk_g1_5
 (16 6)  (944 326)  (944 326)  routing T_18_20.sp4_h_r_5 <X> T_18_20.lc_trk_g1_5
 (17 6)  (945 326)  (945 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (949 326)  (949 326)  routing T_18_20.bnr_op_7 <X> T_18_20.lc_trk_g1_7
 (22 6)  (950 326)  (950 326)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (955 326)  (955 326)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 326)  (958 326)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 326)  (959 326)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 326)  (962 326)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 326)  (964 326)  LC_3 Logic Functioning bit
 (38 6)  (966 326)  (966 326)  LC_3 Logic Functioning bit
 (51 6)  (979 326)  (979 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (4 7)  (932 327)  (932 327)  routing T_18_20.sp4_h_r_0 <X> T_18_20.sp4_h_l_38
 (15 7)  (943 327)  (943 327)  routing T_18_20.sp4_h_l_1 <X> T_18_20.lc_trk_g1_4
 (16 7)  (944 327)  (944 327)  routing T_18_20.sp4_h_l_1 <X> T_18_20.lc_trk_g1_4
 (17 7)  (945 327)  (945 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (946 327)  (946 327)  routing T_18_20.sp4_h_r_5 <X> T_18_20.lc_trk_g1_5
 (19 7)  (947 327)  (947 327)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (21 7)  (949 327)  (949 327)  routing T_18_20.bnr_op_7 <X> T_18_20.lc_trk_g1_7
 (31 7)  (959 327)  (959 327)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 327)  (964 327)  LC_3 Logic Functioning bit
 (38 7)  (966 327)  (966 327)  LC_3 Logic Functioning bit
 (46 7)  (974 327)  (974 327)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (53 7)  (981 327)  (981 327)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (942 328)  (942 328)  routing T_18_20.wire_logic_cluster/lc_0/out <X> T_18_20.lc_trk_g2_0
 (17 8)  (945 328)  (945 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 328)  (946 328)  routing T_18_20.wire_logic_cluster/lc_1/out <X> T_18_20.lc_trk_g2_1
 (26 8)  (954 328)  (954 328)  routing T_18_20.lc_trk_g0_4 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 328)  (958 328)  routing T_18_20.lc_trk_g0_5 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 328)  (959 328)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 328)  (962 328)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 328)  (964 328)  LC_4 Logic Functioning bit
 (45 8)  (973 328)  (973 328)  LC_4 Logic Functioning bit
 (51 8)  (979 328)  (979 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (931 329)  (931 329)  routing T_18_20.sp12_h_l_22 <X> T_18_20.sp12_v_b_1
 (17 9)  (945 329)  (945 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (29 9)  (957 329)  (957 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 329)  (960 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (962 329)  (962 329)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.input_2_4
 (35 9)  (963 329)  (963 329)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.input_2_4
 (36 9)  (964 329)  (964 329)  LC_4 Logic Functioning bit
 (37 9)  (965 329)  (965 329)  LC_4 Logic Functioning bit
 (39 9)  (967 329)  (967 329)  LC_4 Logic Functioning bit
 (8 10)  (936 330)  (936 330)  routing T_18_20.sp4_h_r_7 <X> T_18_20.sp4_h_l_42
 (12 10)  (940 330)  (940 330)  routing T_18_20.sp4_v_t_39 <X> T_18_20.sp4_h_l_45
 (14 10)  (942 330)  (942 330)  routing T_18_20.sp4_v_b_36 <X> T_18_20.lc_trk_g2_4
 (15 10)  (943 330)  (943 330)  routing T_18_20.sp4_h_l_16 <X> T_18_20.lc_trk_g2_5
 (16 10)  (944 330)  (944 330)  routing T_18_20.sp4_h_l_16 <X> T_18_20.lc_trk_g2_5
 (17 10)  (945 330)  (945 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (949 330)  (949 330)  routing T_18_20.sp4_v_t_18 <X> T_18_20.lc_trk_g2_7
 (22 10)  (950 330)  (950 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (951 330)  (951 330)  routing T_18_20.sp4_v_t_18 <X> T_18_20.lc_trk_g2_7
 (27 10)  (955 330)  (955 330)  routing T_18_20.lc_trk_g1_1 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 330)  (957 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 330)  (959 330)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 330)  (961 330)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 330)  (964 330)  LC_5 Logic Functioning bit
 (38 10)  (966 330)  (966 330)  LC_5 Logic Functioning bit
 (41 10)  (969 330)  (969 330)  LC_5 Logic Functioning bit
 (43 10)  (971 330)  (971 330)  LC_5 Logic Functioning bit
 (11 11)  (939 331)  (939 331)  routing T_18_20.sp4_v_t_39 <X> T_18_20.sp4_h_l_45
 (13 11)  (941 331)  (941 331)  routing T_18_20.sp4_v_t_39 <X> T_18_20.sp4_h_l_45
 (14 11)  (942 331)  (942 331)  routing T_18_20.sp4_v_b_36 <X> T_18_20.lc_trk_g2_4
 (16 11)  (944 331)  (944 331)  routing T_18_20.sp4_v_b_36 <X> T_18_20.lc_trk_g2_4
 (17 11)  (945 331)  (945 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (946 331)  (946 331)  routing T_18_20.sp4_h_l_16 <X> T_18_20.lc_trk_g2_5
 (29 11)  (957 331)  (957 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (965 331)  (965 331)  LC_5 Logic Functioning bit
 (39 11)  (967 331)  (967 331)  LC_5 Logic Functioning bit
 (41 11)  (969 331)  (969 331)  LC_5 Logic Functioning bit
 (43 11)  (971 331)  (971 331)  LC_5 Logic Functioning bit
 (51 11)  (979 331)  (979 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (943 332)  (943 332)  routing T_18_20.rgt_op_1 <X> T_18_20.lc_trk_g3_1
 (17 12)  (945 332)  (945 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 332)  (946 332)  routing T_18_20.rgt_op_1 <X> T_18_20.lc_trk_g3_1
 (22 12)  (950 332)  (950 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (951 332)  (951 332)  routing T_18_20.sp4_h_r_27 <X> T_18_20.lc_trk_g3_3
 (24 12)  (952 332)  (952 332)  routing T_18_20.sp4_h_r_27 <X> T_18_20.lc_trk_g3_3
 (25 12)  (953 332)  (953 332)  routing T_18_20.sp4_h_r_42 <X> T_18_20.lc_trk_g3_2
 (26 12)  (954 332)  (954 332)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 332)  (955 332)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 332)  (956 332)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 332)  (957 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 332)  (958 332)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 332)  (959 332)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 332)  (960 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 332)  (961 332)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 332)  (964 332)  LC_6 Logic Functioning bit
 (37 12)  (965 332)  (965 332)  LC_6 Logic Functioning bit
 (38 12)  (966 332)  (966 332)  LC_6 Logic Functioning bit
 (39 12)  (967 332)  (967 332)  LC_6 Logic Functioning bit
 (41 12)  (969 332)  (969 332)  LC_6 Logic Functioning bit
 (43 12)  (971 332)  (971 332)  LC_6 Logic Functioning bit
 (11 13)  (939 333)  (939 333)  routing T_18_20.sp4_h_l_46 <X> T_18_20.sp4_h_r_11
 (21 13)  (949 333)  (949 333)  routing T_18_20.sp4_h_r_27 <X> T_18_20.lc_trk_g3_3
 (22 13)  (950 333)  (950 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (951 333)  (951 333)  routing T_18_20.sp4_h_r_42 <X> T_18_20.lc_trk_g3_2
 (24 13)  (952 333)  (952 333)  routing T_18_20.sp4_h_r_42 <X> T_18_20.lc_trk_g3_2
 (25 13)  (953 333)  (953 333)  routing T_18_20.sp4_h_r_42 <X> T_18_20.lc_trk_g3_2
 (28 13)  (956 333)  (956 333)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 333)  (957 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (964 333)  (964 333)  LC_6 Logic Functioning bit
 (38 13)  (966 333)  (966 333)  LC_6 Logic Functioning bit
 (47 13)  (975 333)  (975 333)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (5 14)  (933 334)  (933 334)  routing T_18_20.sp4_h_r_6 <X> T_18_20.sp4_h_l_44
 (8 14)  (936 334)  (936 334)  routing T_18_20.sp4_v_t_41 <X> T_18_20.sp4_h_l_47
 (9 14)  (937 334)  (937 334)  routing T_18_20.sp4_v_t_41 <X> T_18_20.sp4_h_l_47
 (10 14)  (938 334)  (938 334)  routing T_18_20.sp4_v_t_41 <X> T_18_20.sp4_h_l_47
 (14 14)  (942 334)  (942 334)  routing T_18_20.wire_logic_cluster/lc_4/out <X> T_18_20.lc_trk_g3_4
 (16 14)  (944 334)  (944 334)  routing T_18_20.sp4_v_b_37 <X> T_18_20.lc_trk_g3_5
 (17 14)  (945 334)  (945 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (946 334)  (946 334)  routing T_18_20.sp4_v_b_37 <X> T_18_20.lc_trk_g3_5
 (22 14)  (950 334)  (950 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (955 334)  (955 334)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 334)  (956 334)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 334)  (957 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 334)  (958 334)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 334)  (960 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 334)  (961 334)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 334)  (962 334)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 334)  (964 334)  LC_7 Logic Functioning bit
 (38 14)  (966 334)  (966 334)  LC_7 Logic Functioning bit
 (4 15)  (932 335)  (932 335)  routing T_18_20.sp4_h_r_6 <X> T_18_20.sp4_h_l_44
 (17 15)  (945 335)  (945 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (946 335)  (946 335)  routing T_18_20.sp4_v_b_37 <X> T_18_20.lc_trk_g3_5
 (21 15)  (949 335)  (949 335)  routing T_18_20.sp4_r_v_b_47 <X> T_18_20.lc_trk_g3_7
 (26 15)  (954 335)  (954 335)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 335)  (955 335)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 335)  (956 335)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 335)  (957 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (964 335)  (964 335)  LC_7 Logic Functioning bit
 (37 15)  (965 335)  (965 335)  LC_7 Logic Functioning bit
 (38 15)  (966 335)  (966 335)  LC_7 Logic Functioning bit
 (39 15)  (967 335)  (967 335)  LC_7 Logic Functioning bit
 (41 15)  (969 335)  (969 335)  LC_7 Logic Functioning bit
 (43 15)  (971 335)  (971 335)  LC_7 Logic Functioning bit
 (48 15)  (976 335)  (976 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_20

 (9 0)  (991 320)  (991 320)  routing T_19_20.sp4_v_t_36 <X> T_19_20.sp4_h_r_1
 (16 0)  (998 320)  (998 320)  routing T_19_20.sp4_v_b_9 <X> T_19_20.lc_trk_g0_1
 (17 0)  (999 320)  (999 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1000 320)  (1000 320)  routing T_19_20.sp4_v_b_9 <X> T_19_20.lc_trk_g0_1
 (21 0)  (1003 320)  (1003 320)  routing T_19_20.bnr_op_3 <X> T_19_20.lc_trk_g0_3
 (22 0)  (1004 320)  (1004 320)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (1009 320)  (1009 320)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 320)  (1010 320)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 320)  (1011 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 320)  (1013 320)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 320)  (1014 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 320)  (1015 320)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 320)  (1016 320)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 320)  (1017 320)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.input_2_0
 (36 0)  (1018 320)  (1018 320)  LC_0 Logic Functioning bit
 (37 0)  (1019 320)  (1019 320)  LC_0 Logic Functioning bit
 (38 0)  (1020 320)  (1020 320)  LC_0 Logic Functioning bit
 (41 0)  (1023 320)  (1023 320)  LC_0 Logic Functioning bit
 (45 0)  (1027 320)  (1027 320)  LC_0 Logic Functioning bit
 (8 1)  (990 321)  (990 321)  routing T_19_20.sp4_h_l_42 <X> T_19_20.sp4_v_b_1
 (9 1)  (991 321)  (991 321)  routing T_19_20.sp4_h_l_42 <X> T_19_20.sp4_v_b_1
 (10 1)  (992 321)  (992 321)  routing T_19_20.sp4_h_l_42 <X> T_19_20.sp4_v_b_1
 (13 1)  (995 321)  (995 321)  routing T_19_20.sp4_v_t_44 <X> T_19_20.sp4_h_r_2
 (18 1)  (1000 321)  (1000 321)  routing T_19_20.sp4_v_b_9 <X> T_19_20.lc_trk_g0_1
 (21 1)  (1003 321)  (1003 321)  routing T_19_20.bnr_op_3 <X> T_19_20.lc_trk_g0_3
 (32 1)  (1014 321)  (1014 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1015 321)  (1015 321)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.input_2_0
 (34 1)  (1016 321)  (1016 321)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.input_2_0
 (36 1)  (1018 321)  (1018 321)  LC_0 Logic Functioning bit
 (37 1)  (1019 321)  (1019 321)  LC_0 Logic Functioning bit
 (38 1)  (1020 321)  (1020 321)  LC_0 Logic Functioning bit
 (41 1)  (1023 321)  (1023 321)  LC_0 Logic Functioning bit
 (47 1)  (1029 321)  (1029 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (982 322)  (982 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (1 2)  (983 322)  (983 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (986 322)  (986 322)  routing T_19_20.sp4_v_b_4 <X> T_19_20.sp4_v_t_37
 (6 2)  (988 322)  (988 322)  routing T_19_20.sp4_v_b_4 <X> T_19_20.sp4_v_t_37
 (15 2)  (997 322)  (997 322)  routing T_19_20.sp4_h_r_13 <X> T_19_20.lc_trk_g0_5
 (16 2)  (998 322)  (998 322)  routing T_19_20.sp4_h_r_13 <X> T_19_20.lc_trk_g0_5
 (17 2)  (999 322)  (999 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1000 322)  (1000 322)  routing T_19_20.sp4_h_r_13 <X> T_19_20.lc_trk_g0_5
 (27 2)  (1009 322)  (1009 322)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 322)  (1010 322)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 322)  (1011 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 322)  (1012 322)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 322)  (1014 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 322)  (1015 322)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 322)  (1016 322)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 322)  (1018 322)  LC_1 Logic Functioning bit
 (37 2)  (1019 322)  (1019 322)  LC_1 Logic Functioning bit
 (38 2)  (1020 322)  (1020 322)  LC_1 Logic Functioning bit
 (39 2)  (1021 322)  (1021 322)  LC_1 Logic Functioning bit
 (41 2)  (1023 322)  (1023 322)  LC_1 Logic Functioning bit
 (43 2)  (1025 322)  (1025 322)  LC_1 Logic Functioning bit
 (45 2)  (1027 322)  (1027 322)  LC_1 Logic Functioning bit
 (26 3)  (1008 323)  (1008 323)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 323)  (1010 323)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 323)  (1011 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (1019 323)  (1019 323)  LC_1 Logic Functioning bit
 (39 3)  (1021 323)  (1021 323)  LC_1 Logic Functioning bit
 (3 4)  (985 324)  (985 324)  routing T_19_20.sp12_v_t_23 <X> T_19_20.sp12_h_r_0
 (15 4)  (997 324)  (997 324)  routing T_19_20.bot_op_1 <X> T_19_20.lc_trk_g1_1
 (17 4)  (999 324)  (999 324)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (1007 324)  (1007 324)  routing T_19_20.sp4_h_l_7 <X> T_19_20.lc_trk_g1_2
 (26 4)  (1008 324)  (1008 324)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 324)  (1009 324)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 324)  (1011 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 324)  (1013 324)  routing T_19_20.lc_trk_g1_6 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 324)  (1014 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 324)  (1016 324)  routing T_19_20.lc_trk_g1_6 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 324)  (1019 324)  LC_2 Logic Functioning bit
 (38 4)  (1020 324)  (1020 324)  LC_2 Logic Functioning bit
 (39 4)  (1021 324)  (1021 324)  LC_2 Logic Functioning bit
 (41 4)  (1023 324)  (1023 324)  LC_2 Logic Functioning bit
 (42 4)  (1024 324)  (1024 324)  LC_2 Logic Functioning bit
 (43 4)  (1025 324)  (1025 324)  LC_2 Logic Functioning bit
 (22 5)  (1004 325)  (1004 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1005 325)  (1005 325)  routing T_19_20.sp4_h_l_7 <X> T_19_20.lc_trk_g1_2
 (24 5)  (1006 325)  (1006 325)  routing T_19_20.sp4_h_l_7 <X> T_19_20.lc_trk_g1_2
 (25 5)  (1007 325)  (1007 325)  routing T_19_20.sp4_h_l_7 <X> T_19_20.lc_trk_g1_2
 (28 5)  (1010 325)  (1010 325)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 325)  (1011 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 325)  (1012 325)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 325)  (1013 325)  routing T_19_20.lc_trk_g1_6 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 325)  (1014 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1016 325)  (1016 325)  routing T_19_20.lc_trk_g1_1 <X> T_19_20.input_2_2
 (36 5)  (1018 325)  (1018 325)  LC_2 Logic Functioning bit
 (37 5)  (1019 325)  (1019 325)  LC_2 Logic Functioning bit
 (38 5)  (1020 325)  (1020 325)  LC_2 Logic Functioning bit
 (40 5)  (1022 325)  (1022 325)  LC_2 Logic Functioning bit
 (41 5)  (1023 325)  (1023 325)  LC_2 Logic Functioning bit
 (42 5)  (1024 325)  (1024 325)  LC_2 Logic Functioning bit
 (21 6)  (1003 326)  (1003 326)  routing T_19_20.sp4_h_l_10 <X> T_19_20.lc_trk_g1_7
 (22 6)  (1004 326)  (1004 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1005 326)  (1005 326)  routing T_19_20.sp4_h_l_10 <X> T_19_20.lc_trk_g1_7
 (24 6)  (1006 326)  (1006 326)  routing T_19_20.sp4_h_l_10 <X> T_19_20.lc_trk_g1_7
 (25 6)  (1007 326)  (1007 326)  routing T_19_20.wire_logic_cluster/lc_6/out <X> T_19_20.lc_trk_g1_6
 (26 6)  (1008 326)  (1008 326)  routing T_19_20.lc_trk_g0_5 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 326)  (1009 326)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 326)  (1011 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 326)  (1012 326)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 326)  (1014 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 326)  (1015 326)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 326)  (1016 326)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 326)  (1019 326)  LC_3 Logic Functioning bit
 (38 6)  (1020 326)  (1020 326)  LC_3 Logic Functioning bit
 (39 6)  (1021 326)  (1021 326)  LC_3 Logic Functioning bit
 (41 6)  (1023 326)  (1023 326)  LC_3 Logic Functioning bit
 (42 6)  (1024 326)  (1024 326)  LC_3 Logic Functioning bit
 (43 6)  (1025 326)  (1025 326)  LC_3 Logic Functioning bit
 (21 7)  (1003 327)  (1003 327)  routing T_19_20.sp4_h_l_10 <X> T_19_20.lc_trk_g1_7
 (22 7)  (1004 327)  (1004 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (1011 327)  (1011 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 327)  (1012 327)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 327)  (1014 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1015 327)  (1015 327)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.input_2_3
 (34 7)  (1016 327)  (1016 327)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.input_2_3
 (36 7)  (1018 327)  (1018 327)  LC_3 Logic Functioning bit
 (37 7)  (1019 327)  (1019 327)  LC_3 Logic Functioning bit
 (39 7)  (1021 327)  (1021 327)  LC_3 Logic Functioning bit
 (40 7)  (1022 327)  (1022 327)  LC_3 Logic Functioning bit
 (41 7)  (1023 327)  (1023 327)  LC_3 Logic Functioning bit
 (43 7)  (1025 327)  (1025 327)  LC_3 Logic Functioning bit
 (22 8)  (1004 328)  (1004 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1005 328)  (1005 328)  routing T_19_20.sp12_v_b_11 <X> T_19_20.lc_trk_g2_3
 (25 8)  (1007 328)  (1007 328)  routing T_19_20.wire_logic_cluster/lc_2/out <X> T_19_20.lc_trk_g2_2
 (27 8)  (1009 328)  (1009 328)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 328)  (1010 328)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 328)  (1011 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 328)  (1012 328)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 328)  (1014 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 328)  (1018 328)  LC_4 Logic Functioning bit
 (37 8)  (1019 328)  (1019 328)  LC_4 Logic Functioning bit
 (38 8)  (1020 328)  (1020 328)  LC_4 Logic Functioning bit
 (39 8)  (1021 328)  (1021 328)  LC_4 Logic Functioning bit
 (41 8)  (1023 328)  (1023 328)  LC_4 Logic Functioning bit
 (42 8)  (1024 328)  (1024 328)  LC_4 Logic Functioning bit
 (43 8)  (1025 328)  (1025 328)  LC_4 Logic Functioning bit
 (50 8)  (1032 328)  (1032 328)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (1004 329)  (1004 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1008 329)  (1008 329)  routing T_19_20.lc_trk_g2_2 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 329)  (1010 329)  routing T_19_20.lc_trk_g2_2 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 329)  (1011 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 329)  (1012 329)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 329)  (1013 329)  routing T_19_20.lc_trk_g0_3 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 329)  (1018 329)  LC_4 Logic Functioning bit
 (37 9)  (1019 329)  (1019 329)  LC_4 Logic Functioning bit
 (38 9)  (1020 329)  (1020 329)  LC_4 Logic Functioning bit
 (39 9)  (1021 329)  (1021 329)  LC_4 Logic Functioning bit
 (40 9)  (1022 329)  (1022 329)  LC_4 Logic Functioning bit
 (41 9)  (1023 329)  (1023 329)  LC_4 Logic Functioning bit
 (42 9)  (1024 329)  (1024 329)  LC_4 Logic Functioning bit
 (43 9)  (1025 329)  (1025 329)  LC_4 Logic Functioning bit
 (5 10)  (987 330)  (987 330)  routing T_19_20.sp4_v_b_6 <X> T_19_20.sp4_h_l_43
 (14 10)  (996 330)  (996 330)  routing T_19_20.sp4_v_t_17 <X> T_19_20.lc_trk_g2_4
 (28 10)  (1010 330)  (1010 330)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 330)  (1011 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 330)  (1012 330)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 330)  (1014 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 330)  (1015 330)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 330)  (1016 330)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 330)  (1018 330)  LC_5 Logic Functioning bit
 (38 10)  (1020 330)  (1020 330)  LC_5 Logic Functioning bit
 (40 10)  (1022 330)  (1022 330)  LC_5 Logic Functioning bit
 (41 10)  (1023 330)  (1023 330)  LC_5 Logic Functioning bit
 (43 10)  (1025 330)  (1025 330)  LC_5 Logic Functioning bit
 (50 10)  (1032 330)  (1032 330)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (1033 330)  (1033 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (1034 330)  (1034 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (16 11)  (998 331)  (998 331)  routing T_19_20.sp4_v_t_17 <X> T_19_20.lc_trk_g2_4
 (17 11)  (999 331)  (999 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1004 331)  (1004 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1005 331)  (1005 331)  routing T_19_20.sp4_h_r_30 <X> T_19_20.lc_trk_g2_6
 (24 11)  (1006 331)  (1006 331)  routing T_19_20.sp4_h_r_30 <X> T_19_20.lc_trk_g2_6
 (25 11)  (1007 331)  (1007 331)  routing T_19_20.sp4_h_r_30 <X> T_19_20.lc_trk_g2_6
 (30 11)  (1012 331)  (1012 331)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 331)  (1013 331)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 331)  (1018 331)  LC_5 Logic Functioning bit
 (38 11)  (1020 331)  (1020 331)  LC_5 Logic Functioning bit
 (40 11)  (1022 331)  (1022 331)  LC_5 Logic Functioning bit
 (41 11)  (1023 331)  (1023 331)  LC_5 Logic Functioning bit
 (43 11)  (1025 331)  (1025 331)  LC_5 Logic Functioning bit
 (8 12)  (990 332)  (990 332)  routing T_19_20.sp4_v_b_4 <X> T_19_20.sp4_h_r_10
 (9 12)  (991 332)  (991 332)  routing T_19_20.sp4_v_b_4 <X> T_19_20.sp4_h_r_10
 (10 12)  (992 332)  (992 332)  routing T_19_20.sp4_v_b_4 <X> T_19_20.sp4_h_r_10
 (12 12)  (994 332)  (994 332)  routing T_19_20.sp4_v_t_46 <X> T_19_20.sp4_h_r_11
 (14 12)  (996 332)  (996 332)  routing T_19_20.wire_logic_cluster/lc_0/out <X> T_19_20.lc_trk_g3_0
 (17 12)  (999 332)  (999 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 332)  (1000 332)  routing T_19_20.wire_logic_cluster/lc_1/out <X> T_19_20.lc_trk_g3_1
 (21 12)  (1003 332)  (1003 332)  routing T_19_20.rgt_op_3 <X> T_19_20.lc_trk_g3_3
 (22 12)  (1004 332)  (1004 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1006 332)  (1006 332)  routing T_19_20.rgt_op_3 <X> T_19_20.lc_trk_g3_3
 (26 12)  (1008 332)  (1008 332)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 332)  (1011 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 332)  (1013 332)  routing T_19_20.lc_trk_g1_6 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 332)  (1014 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 332)  (1016 332)  routing T_19_20.lc_trk_g1_6 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 332)  (1018 332)  LC_6 Logic Functioning bit
 (37 12)  (1019 332)  (1019 332)  LC_6 Logic Functioning bit
 (38 12)  (1020 332)  (1020 332)  LC_6 Logic Functioning bit
 (39 12)  (1021 332)  (1021 332)  LC_6 Logic Functioning bit
 (41 12)  (1023 332)  (1023 332)  LC_6 Logic Functioning bit
 (43 12)  (1025 332)  (1025 332)  LC_6 Logic Functioning bit
 (45 12)  (1027 332)  (1027 332)  LC_6 Logic Functioning bit
 (17 13)  (999 333)  (999 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (27 13)  (1009 333)  (1009 333)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 333)  (1010 333)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 333)  (1011 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 333)  (1013 333)  routing T_19_20.lc_trk_g1_6 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 333)  (1018 333)  LC_6 Logic Functioning bit
 (38 13)  (1020 333)  (1020 333)  LC_6 Logic Functioning bit
 (48 13)  (1030 333)  (1030 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (996 334)  (996 334)  routing T_19_20.sp4_h_r_44 <X> T_19_20.lc_trk_g3_4
 (15 14)  (997 334)  (997 334)  routing T_19_20.sp4_h_r_45 <X> T_19_20.lc_trk_g3_5
 (16 14)  (998 334)  (998 334)  routing T_19_20.sp4_h_r_45 <X> T_19_20.lc_trk_g3_5
 (17 14)  (999 334)  (999 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1000 334)  (1000 334)  routing T_19_20.sp4_h_r_45 <X> T_19_20.lc_trk_g3_5
 (25 14)  (1007 334)  (1007 334)  routing T_19_20.rgt_op_6 <X> T_19_20.lc_trk_g3_6
 (14 15)  (996 335)  (996 335)  routing T_19_20.sp4_h_r_44 <X> T_19_20.lc_trk_g3_4
 (15 15)  (997 335)  (997 335)  routing T_19_20.sp4_h_r_44 <X> T_19_20.lc_trk_g3_4
 (16 15)  (998 335)  (998 335)  routing T_19_20.sp4_h_r_44 <X> T_19_20.lc_trk_g3_4
 (17 15)  (999 335)  (999 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (1000 335)  (1000 335)  routing T_19_20.sp4_h_r_45 <X> T_19_20.lc_trk_g3_5
 (22 15)  (1004 335)  (1004 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1006 335)  (1006 335)  routing T_19_20.rgt_op_6 <X> T_19_20.lc_trk_g3_6


LogicTile_20_20

 (14 0)  (1050 320)  (1050 320)  routing T_20_20.sp4_v_b_8 <X> T_20_20.lc_trk_g0_0
 (15 0)  (1051 320)  (1051 320)  routing T_20_20.sp4_h_l_4 <X> T_20_20.lc_trk_g0_1
 (16 0)  (1052 320)  (1052 320)  routing T_20_20.sp4_h_l_4 <X> T_20_20.lc_trk_g0_1
 (17 0)  (1053 320)  (1053 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1054 320)  (1054 320)  routing T_20_20.sp4_h_l_4 <X> T_20_20.lc_trk_g0_1
 (26 0)  (1062 320)  (1062 320)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 320)  (1063 320)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 320)  (1064 320)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 320)  (1065 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 320)  (1066 320)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 320)  (1068 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 320)  (1070 320)  routing T_20_20.lc_trk_g1_0 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 320)  (1072 320)  LC_0 Logic Functioning bit
 (37 0)  (1073 320)  (1073 320)  LC_0 Logic Functioning bit
 (38 0)  (1074 320)  (1074 320)  LC_0 Logic Functioning bit
 (39 0)  (1075 320)  (1075 320)  LC_0 Logic Functioning bit
 (40 0)  (1076 320)  (1076 320)  LC_0 Logic Functioning bit
 (41 0)  (1077 320)  (1077 320)  LC_0 Logic Functioning bit
 (42 0)  (1078 320)  (1078 320)  LC_0 Logic Functioning bit
 (43 0)  (1079 320)  (1079 320)  LC_0 Logic Functioning bit
 (11 1)  (1047 321)  (1047 321)  routing T_20_20.sp4_h_l_39 <X> T_20_20.sp4_h_r_2
 (14 1)  (1050 321)  (1050 321)  routing T_20_20.sp4_v_b_8 <X> T_20_20.lc_trk_g0_0
 (16 1)  (1052 321)  (1052 321)  routing T_20_20.sp4_v_b_8 <X> T_20_20.lc_trk_g0_0
 (17 1)  (1053 321)  (1053 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (1054 321)  (1054 321)  routing T_20_20.sp4_h_l_4 <X> T_20_20.lc_trk_g0_1
 (27 1)  (1063 321)  (1063 321)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 321)  (1065 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (1072 321)  (1072 321)  LC_0 Logic Functioning bit
 (37 1)  (1073 321)  (1073 321)  LC_0 Logic Functioning bit
 (38 1)  (1074 321)  (1074 321)  LC_0 Logic Functioning bit
 (39 1)  (1075 321)  (1075 321)  LC_0 Logic Functioning bit
 (40 1)  (1076 321)  (1076 321)  LC_0 Logic Functioning bit
 (42 1)  (1078 321)  (1078 321)  LC_0 Logic Functioning bit
 (46 1)  (1082 321)  (1082 321)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (51 1)  (1087 321)  (1087 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1036 322)  (1036 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 322)  (1037 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (1048 322)  (1048 322)  routing T_20_20.sp4_v_b_2 <X> T_20_20.sp4_h_l_39
 (25 2)  (1061 322)  (1061 322)  routing T_20_20.sp4_v_t_3 <X> T_20_20.lc_trk_g0_6
 (29 2)  (1065 322)  (1065 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 322)  (1068 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 322)  (1069 322)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 322)  (1070 322)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 322)  (1072 322)  LC_1 Logic Functioning bit
 (37 2)  (1073 322)  (1073 322)  LC_1 Logic Functioning bit
 (38 2)  (1074 322)  (1074 322)  LC_1 Logic Functioning bit
 (39 2)  (1075 322)  (1075 322)  LC_1 Logic Functioning bit
 (41 2)  (1077 322)  (1077 322)  LC_1 Logic Functioning bit
 (43 2)  (1079 322)  (1079 322)  LC_1 Logic Functioning bit
 (45 2)  (1081 322)  (1081 322)  LC_1 Logic Functioning bit
 (47 2)  (1083 322)  (1083 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (15 3)  (1051 323)  (1051 323)  routing T_20_20.bot_op_4 <X> T_20_20.lc_trk_g0_4
 (17 3)  (1053 323)  (1053 323)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (1058 323)  (1058 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1059 323)  (1059 323)  routing T_20_20.sp4_v_t_3 <X> T_20_20.lc_trk_g0_6
 (25 3)  (1061 323)  (1061 323)  routing T_20_20.sp4_v_t_3 <X> T_20_20.lc_trk_g0_6
 (28 3)  (1064 323)  (1064 323)  routing T_20_20.lc_trk_g2_1 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 323)  (1065 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (1073 323)  (1073 323)  LC_1 Logic Functioning bit
 (39 3)  (1075 323)  (1075 323)  LC_1 Logic Functioning bit
 (8 4)  (1044 324)  (1044 324)  routing T_20_20.sp4_h_l_41 <X> T_20_20.sp4_h_r_4
 (22 4)  (1058 324)  (1058 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (1062 324)  (1062 324)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (1064 324)  (1064 324)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 324)  (1065 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 324)  (1066 324)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 324)  (1067 324)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 324)  (1068 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 324)  (1069 324)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 324)  (1070 324)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 324)  (1071 324)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.input_2_2
 (37 4)  (1073 324)  (1073 324)  LC_2 Logic Functioning bit
 (38 4)  (1074 324)  (1074 324)  LC_2 Logic Functioning bit
 (39 4)  (1075 324)  (1075 324)  LC_2 Logic Functioning bit
 (41 4)  (1077 324)  (1077 324)  LC_2 Logic Functioning bit
 (42 4)  (1078 324)  (1078 324)  LC_2 Logic Functioning bit
 (43 4)  (1079 324)  (1079 324)  LC_2 Logic Functioning bit
 (9 5)  (1045 325)  (1045 325)  routing T_20_20.sp4_v_t_45 <X> T_20_20.sp4_v_b_4
 (10 5)  (1046 325)  (1046 325)  routing T_20_20.sp4_v_t_45 <X> T_20_20.sp4_v_b_4
 (15 5)  (1051 325)  (1051 325)  routing T_20_20.sp4_v_t_5 <X> T_20_20.lc_trk_g1_0
 (16 5)  (1052 325)  (1052 325)  routing T_20_20.sp4_v_t_5 <X> T_20_20.lc_trk_g1_0
 (17 5)  (1053 325)  (1053 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (1057 325)  (1057 325)  routing T_20_20.sp4_r_v_b_27 <X> T_20_20.lc_trk_g1_3
 (22 5)  (1058 325)  (1058 325)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1060 325)  (1060 325)  routing T_20_20.bot_op_2 <X> T_20_20.lc_trk_g1_2
 (27 5)  (1063 325)  (1063 325)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 325)  (1064 325)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 325)  (1067 325)  routing T_20_20.lc_trk_g3_6 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 325)  (1068 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1069 325)  (1069 325)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.input_2_2
 (35 5)  (1071 325)  (1071 325)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.input_2_2
 (36 5)  (1072 325)  (1072 325)  LC_2 Logic Functioning bit
 (37 5)  (1073 325)  (1073 325)  LC_2 Logic Functioning bit
 (38 5)  (1074 325)  (1074 325)  LC_2 Logic Functioning bit
 (40 5)  (1076 325)  (1076 325)  LC_2 Logic Functioning bit
 (41 5)  (1077 325)  (1077 325)  LC_2 Logic Functioning bit
 (42 5)  (1078 325)  (1078 325)  LC_2 Logic Functioning bit
 (12 6)  (1048 326)  (1048 326)  routing T_20_20.sp4_v_t_46 <X> T_20_20.sp4_h_l_40
 (14 6)  (1050 326)  (1050 326)  routing T_20_20.wire_logic_cluster/lc_4/out <X> T_20_20.lc_trk_g1_4
 (15 6)  (1051 326)  (1051 326)  routing T_20_20.bot_op_5 <X> T_20_20.lc_trk_g1_5
 (17 6)  (1053 326)  (1053 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (27 6)  (1063 326)  (1063 326)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 326)  (1064 326)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 326)  (1065 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 326)  (1067 326)  routing T_20_20.lc_trk_g0_4 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 326)  (1068 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 326)  (1072 326)  LC_3 Logic Functioning bit
 (37 6)  (1073 326)  (1073 326)  LC_3 Logic Functioning bit
 (38 6)  (1074 326)  (1074 326)  LC_3 Logic Functioning bit
 (39 6)  (1075 326)  (1075 326)  LC_3 Logic Functioning bit
 (41 6)  (1077 326)  (1077 326)  LC_3 Logic Functioning bit
 (42 6)  (1078 326)  (1078 326)  LC_3 Logic Functioning bit
 (43 6)  (1079 326)  (1079 326)  LC_3 Logic Functioning bit
 (50 6)  (1086 326)  (1086 326)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (1045 327)  (1045 327)  routing T_20_20.sp4_v_b_8 <X> T_20_20.sp4_v_t_41
 (10 7)  (1046 327)  (1046 327)  routing T_20_20.sp4_v_b_8 <X> T_20_20.sp4_v_t_41
 (11 7)  (1047 327)  (1047 327)  routing T_20_20.sp4_v_t_46 <X> T_20_20.sp4_h_l_40
 (13 7)  (1049 327)  (1049 327)  routing T_20_20.sp4_v_t_46 <X> T_20_20.sp4_h_l_40
 (17 7)  (1053 327)  (1053 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (1063 327)  (1063 327)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 327)  (1064 327)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 327)  (1065 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 327)  (1066 327)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (1072 327)  (1072 327)  LC_3 Logic Functioning bit
 (37 7)  (1073 327)  (1073 327)  LC_3 Logic Functioning bit
 (38 7)  (1074 327)  (1074 327)  LC_3 Logic Functioning bit
 (39 7)  (1075 327)  (1075 327)  LC_3 Logic Functioning bit
 (40 7)  (1076 327)  (1076 327)  LC_3 Logic Functioning bit
 (41 7)  (1077 327)  (1077 327)  LC_3 Logic Functioning bit
 (42 7)  (1078 327)  (1078 327)  LC_3 Logic Functioning bit
 (43 7)  (1079 327)  (1079 327)  LC_3 Logic Functioning bit
 (8 8)  (1044 328)  (1044 328)  routing T_20_20.sp4_h_l_42 <X> T_20_20.sp4_h_r_7
 (16 8)  (1052 328)  (1052 328)  routing T_20_20.sp12_v_t_6 <X> T_20_20.lc_trk_g2_1
 (17 8)  (1053 328)  (1053 328)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (27 8)  (1063 328)  (1063 328)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 328)  (1064 328)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 328)  (1065 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 328)  (1067 328)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 328)  (1068 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 328)  (1070 328)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 328)  (1072 328)  LC_4 Logic Functioning bit
 (37 8)  (1073 328)  (1073 328)  LC_4 Logic Functioning bit
 (38 8)  (1074 328)  (1074 328)  LC_4 Logic Functioning bit
 (39 8)  (1075 328)  (1075 328)  LC_4 Logic Functioning bit
 (41 8)  (1077 328)  (1077 328)  LC_4 Logic Functioning bit
 (43 8)  (1079 328)  (1079 328)  LC_4 Logic Functioning bit
 (45 8)  (1081 328)  (1081 328)  LC_4 Logic Functioning bit
 (48 8)  (1084 328)  (1084 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (1062 329)  (1062 329)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 329)  (1063 329)  routing T_20_20.lc_trk_g1_3 <X> T_20_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 329)  (1065 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 329)  (1066 329)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (37 9)  (1073 329)  (1073 329)  LC_4 Logic Functioning bit
 (39 9)  (1075 329)  (1075 329)  LC_4 Logic Functioning bit
 (3 10)  (1039 330)  (1039 330)  routing T_20_20.sp12_v_t_22 <X> T_20_20.sp12_h_l_22
 (4 10)  (1040 330)  (1040 330)  routing T_20_20.sp4_h_r_0 <X> T_20_20.sp4_v_t_43
 (6 10)  (1042 330)  (1042 330)  routing T_20_20.sp4_h_r_0 <X> T_20_20.sp4_v_t_43
 (12 10)  (1048 330)  (1048 330)  routing T_20_20.sp4_v_b_8 <X> T_20_20.sp4_h_l_45
 (13 10)  (1049 330)  (1049 330)  routing T_20_20.sp4_h_r_8 <X> T_20_20.sp4_v_t_45
 (17 10)  (1053 330)  (1053 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 330)  (1054 330)  routing T_20_20.wire_logic_cluster/lc_5/out <X> T_20_20.lc_trk_g2_5
 (26 10)  (1062 330)  (1062 330)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (1065 330)  (1065 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 330)  (1067 330)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 330)  (1068 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 330)  (1069 330)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 330)  (1072 330)  LC_5 Logic Functioning bit
 (38 10)  (1074 330)  (1074 330)  LC_5 Logic Functioning bit
 (45 10)  (1081 330)  (1081 330)  LC_5 Logic Functioning bit
 (46 10)  (1082 330)  (1082 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (1041 331)  (1041 331)  routing T_20_20.sp4_h_r_0 <X> T_20_20.sp4_v_t_43
 (12 11)  (1048 331)  (1048 331)  routing T_20_20.sp4_h_r_8 <X> T_20_20.sp4_v_t_45
 (14 11)  (1050 331)  (1050 331)  routing T_20_20.sp4_r_v_b_36 <X> T_20_20.lc_trk_g2_4
 (17 11)  (1053 331)  (1053 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1058 331)  (1058 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1061 331)  (1061 331)  routing T_20_20.sp4_r_v_b_38 <X> T_20_20.lc_trk_g2_6
 (28 11)  (1064 331)  (1064 331)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 331)  (1065 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (1072 331)  (1072 331)  LC_5 Logic Functioning bit
 (37 11)  (1073 331)  (1073 331)  LC_5 Logic Functioning bit
 (38 11)  (1074 331)  (1074 331)  LC_5 Logic Functioning bit
 (39 11)  (1075 331)  (1075 331)  LC_5 Logic Functioning bit
 (40 11)  (1076 331)  (1076 331)  LC_5 Logic Functioning bit
 (42 11)  (1078 331)  (1078 331)  LC_5 Logic Functioning bit
 (9 12)  (1045 332)  (1045 332)  routing T_20_20.sp4_v_t_47 <X> T_20_20.sp4_h_r_10
 (17 12)  (1053 332)  (1053 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 332)  (1054 332)  routing T_20_20.wire_logic_cluster/lc_1/out <X> T_20_20.lc_trk_g3_1
 (21 12)  (1057 332)  (1057 332)  routing T_20_20.rgt_op_3 <X> T_20_20.lc_trk_g3_3
 (22 12)  (1058 332)  (1058 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1060 332)  (1060 332)  routing T_20_20.rgt_op_3 <X> T_20_20.lc_trk_g3_3
 (25 12)  (1061 332)  (1061 332)  routing T_20_20.rgt_op_2 <X> T_20_20.lc_trk_g3_2
 (26 12)  (1062 332)  (1062 332)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (1065 332)  (1065 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 332)  (1068 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 332)  (1070 332)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 332)  (1071 332)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.input_2_6
 (37 12)  (1073 332)  (1073 332)  LC_6 Logic Functioning bit
 (38 12)  (1074 332)  (1074 332)  LC_6 Logic Functioning bit
 (39 12)  (1075 332)  (1075 332)  LC_6 Logic Functioning bit
 (41 12)  (1077 332)  (1077 332)  LC_6 Logic Functioning bit
 (42 12)  (1078 332)  (1078 332)  LC_6 Logic Functioning bit
 (43 12)  (1079 332)  (1079 332)  LC_6 Logic Functioning bit
 (11 13)  (1047 333)  (1047 333)  routing T_20_20.sp4_h_l_38 <X> T_20_20.sp4_h_r_11
 (13 13)  (1049 333)  (1049 333)  routing T_20_20.sp4_h_l_38 <X> T_20_20.sp4_h_r_11
 (17 13)  (1053 333)  (1053 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1058 333)  (1058 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1060 333)  (1060 333)  routing T_20_20.rgt_op_2 <X> T_20_20.lc_trk_g3_2
 (26 13)  (1062 333)  (1062 333)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 333)  (1063 333)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 333)  (1064 333)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 333)  (1065 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 333)  (1067 333)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 333)  (1068 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1071 333)  (1071 333)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.input_2_6
 (36 13)  (1072 333)  (1072 333)  LC_6 Logic Functioning bit
 (37 13)  (1073 333)  (1073 333)  LC_6 Logic Functioning bit
 (39 13)  (1075 333)  (1075 333)  LC_6 Logic Functioning bit
 (40 13)  (1076 333)  (1076 333)  LC_6 Logic Functioning bit
 (41 13)  (1077 333)  (1077 333)  LC_6 Logic Functioning bit
 (43 13)  (1079 333)  (1079 333)  LC_6 Logic Functioning bit
 (8 14)  (1044 334)  (1044 334)  routing T_20_20.sp4_h_r_2 <X> T_20_20.sp4_h_l_47
 (10 14)  (1046 334)  (1046 334)  routing T_20_20.sp4_h_r_2 <X> T_20_20.sp4_h_l_47
 (16 14)  (1052 334)  (1052 334)  routing T_20_20.sp4_v_b_37 <X> T_20_20.lc_trk_g3_5
 (17 14)  (1053 334)  (1053 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1054 334)  (1054 334)  routing T_20_20.sp4_v_b_37 <X> T_20_20.lc_trk_g3_5
 (21 14)  (1057 334)  (1057 334)  routing T_20_20.sp4_v_t_26 <X> T_20_20.lc_trk_g3_7
 (22 14)  (1058 334)  (1058 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1059 334)  (1059 334)  routing T_20_20.sp4_v_t_26 <X> T_20_20.lc_trk_g3_7
 (13 15)  (1049 335)  (1049 335)  routing T_20_20.sp4_v_b_6 <X> T_20_20.sp4_h_l_46
 (17 15)  (1053 335)  (1053 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (1054 335)  (1054 335)  routing T_20_20.sp4_v_b_37 <X> T_20_20.lc_trk_g3_5
 (21 15)  (1057 335)  (1057 335)  routing T_20_20.sp4_v_t_26 <X> T_20_20.lc_trk_g3_7
 (22 15)  (1058 335)  (1058 335)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1060 335)  (1060 335)  routing T_20_20.tnl_op_6 <X> T_20_20.lc_trk_g3_6
 (25 15)  (1061 335)  (1061 335)  routing T_20_20.tnl_op_6 <X> T_20_20.lc_trk_g3_6


LogicTile_21_20

 (8 0)  (1098 320)  (1098 320)  routing T_21_20.sp4_v_b_7 <X> T_21_20.sp4_h_r_1
 (9 0)  (1099 320)  (1099 320)  routing T_21_20.sp4_v_b_7 <X> T_21_20.sp4_h_r_1
 (10 0)  (1100 320)  (1100 320)  routing T_21_20.sp4_v_b_7 <X> T_21_20.sp4_h_r_1
 (14 0)  (1104 320)  (1104 320)  routing T_21_20.wire_logic_cluster/lc_0/out <X> T_21_20.lc_trk_g0_0
 (22 0)  (1112 320)  (1112 320)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1113 320)  (1113 320)  routing T_21_20.sp12_h_r_11 <X> T_21_20.lc_trk_g0_3
 (25 0)  (1115 320)  (1115 320)  routing T_21_20.sp4_h_l_7 <X> T_21_20.lc_trk_g0_2
 (26 0)  (1116 320)  (1116 320)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (1119 320)  (1119 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 320)  (1120 320)  routing T_21_20.lc_trk_g0_7 <X> T_21_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 320)  (1121 320)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 320)  (1122 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 320)  (1123 320)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 320)  (1126 320)  LC_0 Logic Functioning bit
 (37 0)  (1127 320)  (1127 320)  LC_0 Logic Functioning bit
 (38 0)  (1128 320)  (1128 320)  LC_0 Logic Functioning bit
 (42 0)  (1132 320)  (1132 320)  LC_0 Logic Functioning bit
 (45 0)  (1135 320)  (1135 320)  LC_0 Logic Functioning bit
 (53 0)  (1143 320)  (1143 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (1107 321)  (1107 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1112 321)  (1112 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1113 321)  (1113 321)  routing T_21_20.sp4_h_l_7 <X> T_21_20.lc_trk_g0_2
 (24 1)  (1114 321)  (1114 321)  routing T_21_20.sp4_h_l_7 <X> T_21_20.lc_trk_g0_2
 (25 1)  (1115 321)  (1115 321)  routing T_21_20.sp4_h_l_7 <X> T_21_20.lc_trk_g0_2
 (27 1)  (1117 321)  (1117 321)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 321)  (1118 321)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 321)  (1119 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 321)  (1120 321)  routing T_21_20.lc_trk_g0_7 <X> T_21_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (1122 321)  (1122 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1126 321)  (1126 321)  LC_0 Logic Functioning bit
 (37 1)  (1127 321)  (1127 321)  LC_0 Logic Functioning bit
 (42 1)  (1132 321)  (1132 321)  LC_0 Logic Functioning bit
 (43 1)  (1133 321)  (1133 321)  LC_0 Logic Functioning bit
 (0 2)  (1090 322)  (1090 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 322)  (1091 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 322)  (1092 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1093 322)  (1093 322)  routing T_21_20.sp12_v_t_23 <X> T_21_20.sp12_h_l_23
 (5 2)  (1095 322)  (1095 322)  routing T_21_20.sp4_v_t_37 <X> T_21_20.sp4_h_l_37
 (8 2)  (1098 322)  (1098 322)  routing T_21_20.sp4_v_t_36 <X> T_21_20.sp4_h_l_36
 (9 2)  (1099 322)  (1099 322)  routing T_21_20.sp4_v_t_36 <X> T_21_20.sp4_h_l_36
 (21 2)  (1111 322)  (1111 322)  routing T_21_20.sp4_h_l_10 <X> T_21_20.lc_trk_g0_7
 (22 2)  (1112 322)  (1112 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1113 322)  (1113 322)  routing T_21_20.sp4_h_l_10 <X> T_21_20.lc_trk_g0_7
 (24 2)  (1114 322)  (1114 322)  routing T_21_20.sp4_h_l_10 <X> T_21_20.lc_trk_g0_7
 (25 2)  (1115 322)  (1115 322)  routing T_21_20.sp4_v_b_6 <X> T_21_20.lc_trk_g0_6
 (6 3)  (1096 323)  (1096 323)  routing T_21_20.sp4_v_t_37 <X> T_21_20.sp4_h_l_37
 (14 3)  (1104 323)  (1104 323)  routing T_21_20.sp4_r_v_b_28 <X> T_21_20.lc_trk_g0_4
 (17 3)  (1107 323)  (1107 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (1111 323)  (1111 323)  routing T_21_20.sp4_h_l_10 <X> T_21_20.lc_trk_g0_7
 (22 3)  (1112 323)  (1112 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1113 323)  (1113 323)  routing T_21_20.sp4_v_b_6 <X> T_21_20.lc_trk_g0_6
 (15 4)  (1105 324)  (1105 324)  routing T_21_20.lft_op_1 <X> T_21_20.lc_trk_g1_1
 (17 4)  (1107 324)  (1107 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1108 324)  (1108 324)  routing T_21_20.lft_op_1 <X> T_21_20.lc_trk_g1_1
 (21 4)  (1111 324)  (1111 324)  routing T_21_20.bnr_op_3 <X> T_21_20.lc_trk_g1_3
 (22 4)  (1112 324)  (1112 324)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (1116 324)  (1116 324)  routing T_21_20.lc_trk_g1_5 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 324)  (1117 324)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 324)  (1118 324)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 324)  (1119 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 324)  (1122 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 324)  (1125 324)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.input_2_2
 (36 4)  (1126 324)  (1126 324)  LC_2 Logic Functioning bit
 (38 4)  (1128 324)  (1128 324)  LC_2 Logic Functioning bit
 (41 4)  (1131 324)  (1131 324)  LC_2 Logic Functioning bit
 (43 4)  (1133 324)  (1133 324)  LC_2 Logic Functioning bit
 (47 4)  (1137 324)  (1137 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (1138 324)  (1138 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (52 4)  (1142 324)  (1142 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (11 5)  (1101 325)  (1101 325)  routing T_21_20.sp4_h_l_40 <X> T_21_20.sp4_h_r_5
 (21 5)  (1111 325)  (1111 325)  routing T_21_20.bnr_op_3 <X> T_21_20.lc_trk_g1_3
 (27 5)  (1117 325)  (1117 325)  routing T_21_20.lc_trk_g1_5 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 325)  (1119 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 325)  (1121 325)  routing T_21_20.lc_trk_g0_3 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 325)  (1122 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (1125 325)  (1125 325)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.input_2_2
 (40 5)  (1130 325)  (1130 325)  LC_2 Logic Functioning bit
 (8 6)  (1098 326)  (1098 326)  routing T_21_20.sp4_v_t_41 <X> T_21_20.sp4_h_l_41
 (9 6)  (1099 326)  (1099 326)  routing T_21_20.sp4_v_t_41 <X> T_21_20.sp4_h_l_41
 (14 6)  (1104 326)  (1104 326)  routing T_21_20.wire_logic_cluster/lc_4/out <X> T_21_20.lc_trk_g1_4
 (17 6)  (1107 326)  (1107 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (1112 326)  (1112 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1113 326)  (1113 326)  routing T_21_20.sp4_v_b_23 <X> T_21_20.lc_trk_g1_7
 (24 6)  (1114 326)  (1114 326)  routing T_21_20.sp4_v_b_23 <X> T_21_20.lc_trk_g1_7
 (25 6)  (1115 326)  (1115 326)  routing T_21_20.bnr_op_6 <X> T_21_20.lc_trk_g1_6
 (26 6)  (1116 326)  (1116 326)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 326)  (1117 326)  routing T_21_20.lc_trk_g1_3 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 326)  (1119 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 326)  (1122 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 326)  (1124 326)  routing T_21_20.lc_trk_g1_1 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 326)  (1127 326)  LC_3 Logic Functioning bit
 (38 6)  (1128 326)  (1128 326)  LC_3 Logic Functioning bit
 (39 6)  (1129 326)  (1129 326)  LC_3 Logic Functioning bit
 (41 6)  (1131 326)  (1131 326)  LC_3 Logic Functioning bit
 (42 6)  (1132 326)  (1132 326)  LC_3 Logic Functioning bit
 (43 6)  (1133 326)  (1133 326)  LC_3 Logic Functioning bit
 (17 7)  (1107 327)  (1107 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1112 327)  (1112 327)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (1115 327)  (1115 327)  routing T_21_20.bnr_op_6 <X> T_21_20.lc_trk_g1_6
 (26 7)  (1116 327)  (1116 327)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 327)  (1117 327)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 327)  (1119 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 327)  (1120 327)  routing T_21_20.lc_trk_g1_3 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (1122 327)  (1122 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1123 327)  (1123 327)  routing T_21_20.lc_trk_g2_1 <X> T_21_20.input_2_3
 (36 7)  (1126 327)  (1126 327)  LC_3 Logic Functioning bit
 (37 7)  (1127 327)  (1127 327)  LC_3 Logic Functioning bit
 (38 7)  (1128 327)  (1128 327)  LC_3 Logic Functioning bit
 (40 7)  (1130 327)  (1130 327)  LC_3 Logic Functioning bit
 (41 7)  (1131 327)  (1131 327)  LC_3 Logic Functioning bit
 (42 7)  (1132 327)  (1132 327)  LC_3 Logic Functioning bit
 (17 8)  (1107 328)  (1107 328)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1108 328)  (1108 328)  routing T_21_20.bnl_op_1 <X> T_21_20.lc_trk_g2_1
 (22 8)  (1112 328)  (1112 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (1118 328)  (1118 328)  routing T_21_20.lc_trk_g2_3 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 328)  (1119 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 328)  (1121 328)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 328)  (1122 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 328)  (1124 328)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 328)  (1125 328)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.input_2_4
 (36 8)  (1126 328)  (1126 328)  LC_4 Logic Functioning bit
 (37 8)  (1127 328)  (1127 328)  LC_4 Logic Functioning bit
 (39 8)  (1129 328)  (1129 328)  LC_4 Logic Functioning bit
 (43 8)  (1133 328)  (1133 328)  LC_4 Logic Functioning bit
 (45 8)  (1135 328)  (1135 328)  LC_4 Logic Functioning bit
 (18 9)  (1108 329)  (1108 329)  routing T_21_20.bnl_op_1 <X> T_21_20.lc_trk_g2_1
 (21 9)  (1111 329)  (1111 329)  routing T_21_20.sp4_r_v_b_35 <X> T_21_20.lc_trk_g2_3
 (22 9)  (1112 329)  (1112 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1115 329)  (1115 329)  routing T_21_20.sp4_r_v_b_34 <X> T_21_20.lc_trk_g2_2
 (26 9)  (1116 329)  (1116 329)  routing T_21_20.lc_trk_g0_2 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 329)  (1119 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 329)  (1120 329)  routing T_21_20.lc_trk_g2_3 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (1122 329)  (1122 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (1124 329)  (1124 329)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.input_2_4
 (35 9)  (1125 329)  (1125 329)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.input_2_4
 (36 9)  (1126 329)  (1126 329)  LC_4 Logic Functioning bit
 (37 9)  (1127 329)  (1127 329)  LC_4 Logic Functioning bit
 (38 9)  (1128 329)  (1128 329)  LC_4 Logic Functioning bit
 (39 9)  (1129 329)  (1129 329)  LC_4 Logic Functioning bit
 (46 9)  (1136 329)  (1136 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (1107 330)  (1107 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1108 330)  (1108 330)  routing T_21_20.wire_logic_cluster/lc_5/out <X> T_21_20.lc_trk_g2_5
 (25 10)  (1115 330)  (1115 330)  routing T_21_20.sp4_h_r_46 <X> T_21_20.lc_trk_g2_6
 (26 10)  (1116 330)  (1116 330)  routing T_21_20.lc_trk_g0_7 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (1118 330)  (1118 330)  routing T_21_20.lc_trk_g2_4 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 330)  (1119 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 330)  (1120 330)  routing T_21_20.lc_trk_g2_4 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 330)  (1121 330)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 330)  (1122 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 330)  (1123 330)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 330)  (1125 330)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.input_2_5
 (36 10)  (1126 330)  (1126 330)  LC_5 Logic Functioning bit
 (38 10)  (1128 330)  (1128 330)  LC_5 Logic Functioning bit
 (42 10)  (1132 330)  (1132 330)  LC_5 Logic Functioning bit
 (43 10)  (1133 330)  (1133 330)  LC_5 Logic Functioning bit
 (45 10)  (1135 330)  (1135 330)  LC_5 Logic Functioning bit
 (15 11)  (1105 331)  (1105 331)  routing T_21_20.sp4_v_t_33 <X> T_21_20.lc_trk_g2_4
 (16 11)  (1106 331)  (1106 331)  routing T_21_20.sp4_v_t_33 <X> T_21_20.lc_trk_g2_4
 (17 11)  (1107 331)  (1107 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (1112 331)  (1112 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1113 331)  (1113 331)  routing T_21_20.sp4_h_r_46 <X> T_21_20.lc_trk_g2_6
 (24 11)  (1114 331)  (1114 331)  routing T_21_20.sp4_h_r_46 <X> T_21_20.lc_trk_g2_6
 (25 11)  (1115 331)  (1115 331)  routing T_21_20.sp4_h_r_46 <X> T_21_20.lc_trk_g2_6
 (26 11)  (1116 331)  (1116 331)  routing T_21_20.lc_trk_g0_7 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 331)  (1119 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 331)  (1121 331)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 331)  (1122 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1123 331)  (1123 331)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.input_2_5
 (42 11)  (1132 331)  (1132 331)  LC_5 Logic Functioning bit
 (43 11)  (1133 331)  (1133 331)  LC_5 Logic Functioning bit
 (53 11)  (1143 331)  (1143 331)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (8 12)  (1098 332)  (1098 332)  routing T_21_20.sp4_h_l_47 <X> T_21_20.sp4_h_r_10
 (14 12)  (1104 332)  (1104 332)  routing T_21_20.rgt_op_0 <X> T_21_20.lc_trk_g3_0
 (22 12)  (1112 332)  (1112 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (1116 332)  (1116 332)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 332)  (1117 332)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 332)  (1118 332)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 332)  (1119 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 332)  (1120 332)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 332)  (1121 332)  routing T_21_20.lc_trk_g0_7 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 332)  (1122 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 332)  (1126 332)  LC_6 Logic Functioning bit
 (45 12)  (1135 332)  (1135 332)  LC_6 Logic Functioning bit
 (52 12)  (1142 332)  (1142 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (1105 333)  (1105 333)  routing T_21_20.rgt_op_0 <X> T_21_20.lc_trk_g3_0
 (17 13)  (1107 333)  (1107 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (1111 333)  (1111 333)  routing T_21_20.sp4_r_v_b_43 <X> T_21_20.lc_trk_g3_3
 (26 13)  (1116 333)  (1116 333)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 333)  (1118 333)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 333)  (1119 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 333)  (1120 333)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 333)  (1121 333)  routing T_21_20.lc_trk_g0_7 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 333)  (1122 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (1123 333)  (1123 333)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.input_2_6
 (34 13)  (1124 333)  (1124 333)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.input_2_6
 (35 13)  (1125 333)  (1125 333)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.input_2_6
 (36 13)  (1126 333)  (1126 333)  LC_6 Logic Functioning bit
 (37 13)  (1127 333)  (1127 333)  LC_6 Logic Functioning bit
 (38 13)  (1128 333)  (1128 333)  LC_6 Logic Functioning bit
 (41 13)  (1131 333)  (1131 333)  LC_6 Logic Functioning bit
 (43 13)  (1133 333)  (1133 333)  LC_6 Logic Functioning bit
 (48 13)  (1138 333)  (1138 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (1105 334)  (1105 334)  routing T_21_20.sp4_h_r_45 <X> T_21_20.lc_trk_g3_5
 (16 14)  (1106 334)  (1106 334)  routing T_21_20.sp4_h_r_45 <X> T_21_20.lc_trk_g3_5
 (17 14)  (1107 334)  (1107 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1108 334)  (1108 334)  routing T_21_20.sp4_h_r_45 <X> T_21_20.lc_trk_g3_5
 (25 14)  (1115 334)  (1115 334)  routing T_21_20.wire_logic_cluster/lc_6/out <X> T_21_20.lc_trk_g3_6
 (29 14)  (1119 334)  (1119 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 334)  (1120 334)  routing T_21_20.lc_trk_g0_4 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 334)  (1122 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 334)  (1123 334)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 334)  (1127 334)  LC_7 Logic Functioning bit
 (39 14)  (1129 334)  (1129 334)  LC_7 Logic Functioning bit
 (41 14)  (1131 334)  (1131 334)  LC_7 Logic Functioning bit
 (43 14)  (1133 334)  (1133 334)  LC_7 Logic Functioning bit
 (46 14)  (1136 334)  (1136 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (18 15)  (1108 335)  (1108 335)  routing T_21_20.sp4_h_r_45 <X> T_21_20.lc_trk_g3_5
 (22 15)  (1112 335)  (1112 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (1121 335)  (1121 335)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (1127 335)  (1127 335)  LC_7 Logic Functioning bit
 (39 15)  (1129 335)  (1129 335)  LC_7 Logic Functioning bit
 (41 15)  (1131 335)  (1131 335)  LC_7 Logic Functioning bit
 (43 15)  (1133 335)  (1133 335)  LC_7 Logic Functioning bit


LogicTile_22_20

 (29 0)  (1173 320)  (1173 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 320)  (1174 320)  routing T_22_20.lc_trk_g0_5 <X> T_22_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 320)  (1176 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 320)  (1177 320)  routing T_22_20.lc_trk_g3_2 <X> T_22_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 320)  (1178 320)  routing T_22_20.lc_trk_g3_2 <X> T_22_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 320)  (1180 320)  LC_0 Logic Functioning bit
 (37 0)  (1181 320)  (1181 320)  LC_0 Logic Functioning bit
 (38 0)  (1182 320)  (1182 320)  LC_0 Logic Functioning bit
 (39 0)  (1183 320)  (1183 320)  LC_0 Logic Functioning bit
 (41 0)  (1185 320)  (1185 320)  LC_0 Logic Functioning bit
 (43 0)  (1187 320)  (1187 320)  LC_0 Logic Functioning bit
 (31 1)  (1175 321)  (1175 321)  routing T_22_20.lc_trk_g3_2 <X> T_22_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 321)  (1180 321)  LC_0 Logic Functioning bit
 (37 1)  (1181 321)  (1181 321)  LC_0 Logic Functioning bit
 (38 1)  (1182 321)  (1182 321)  LC_0 Logic Functioning bit
 (39 1)  (1183 321)  (1183 321)  LC_0 Logic Functioning bit
 (41 1)  (1185 321)  (1185 321)  LC_0 Logic Functioning bit
 (43 1)  (1187 321)  (1187 321)  LC_0 Logic Functioning bit
 (47 1)  (1191 321)  (1191 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (1192 321)  (1192 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (52 1)  (1196 321)  (1196 321)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (53 1)  (1197 321)  (1197 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1144 322)  (1144 322)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 322)  (1145 322)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 322)  (1146 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1149 322)  (1149 322)  routing T_22_20.sp4_v_b_0 <X> T_22_20.sp4_h_l_37
 (14 2)  (1158 322)  (1158 322)  routing T_22_20.sp4_h_l_1 <X> T_22_20.lc_trk_g0_4
 (16 2)  (1160 322)  (1160 322)  routing T_22_20.sp4_v_b_13 <X> T_22_20.lc_trk_g0_5
 (17 2)  (1161 322)  (1161 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1162 322)  (1162 322)  routing T_22_20.sp4_v_b_13 <X> T_22_20.lc_trk_g0_5
 (15 3)  (1159 323)  (1159 323)  routing T_22_20.sp4_h_l_1 <X> T_22_20.lc_trk_g0_4
 (16 3)  (1160 323)  (1160 323)  routing T_22_20.sp4_h_l_1 <X> T_22_20.lc_trk_g0_4
 (17 3)  (1161 323)  (1161 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (1162 323)  (1162 323)  routing T_22_20.sp4_v_b_13 <X> T_22_20.lc_trk_g0_5
 (8 4)  (1152 324)  (1152 324)  routing T_22_20.sp4_h_l_41 <X> T_22_20.sp4_h_r_4
 (14 4)  (1158 324)  (1158 324)  routing T_22_20.lft_op_0 <X> T_22_20.lc_trk_g1_0
 (21 4)  (1165 324)  (1165 324)  routing T_22_20.wire_logic_cluster/lc_3/out <X> T_22_20.lc_trk_g1_3
 (22 4)  (1166 324)  (1166 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 5)  (1159 325)  (1159 325)  routing T_22_20.lft_op_0 <X> T_22_20.lc_trk_g1_0
 (17 5)  (1161 325)  (1161 325)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (1166 325)  (1166 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1169 325)  (1169 325)  routing T_22_20.sp4_r_v_b_26 <X> T_22_20.lc_trk_g1_2
 (12 6)  (1156 326)  (1156 326)  routing T_22_20.sp4_v_b_5 <X> T_22_20.sp4_h_l_40
 (14 6)  (1158 326)  (1158 326)  routing T_22_20.lft_op_4 <X> T_22_20.lc_trk_g1_4
 (15 6)  (1159 326)  (1159 326)  routing T_22_20.sp4_h_r_5 <X> T_22_20.lc_trk_g1_5
 (16 6)  (1160 326)  (1160 326)  routing T_22_20.sp4_h_r_5 <X> T_22_20.lc_trk_g1_5
 (17 6)  (1161 326)  (1161 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (28 6)  (1172 326)  (1172 326)  routing T_22_20.lc_trk_g2_2 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 326)  (1173 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 326)  (1176 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 326)  (1178 326)  routing T_22_20.lc_trk_g1_3 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 326)  (1180 326)  LC_3 Logic Functioning bit
 (37 6)  (1181 326)  (1181 326)  LC_3 Logic Functioning bit
 (39 6)  (1183 326)  (1183 326)  LC_3 Logic Functioning bit
 (43 6)  (1187 326)  (1187 326)  LC_3 Logic Functioning bit
 (45 6)  (1189 326)  (1189 326)  LC_3 Logic Functioning bit
 (46 6)  (1190 326)  (1190 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (1159 327)  (1159 327)  routing T_22_20.lft_op_4 <X> T_22_20.lc_trk_g1_4
 (17 7)  (1161 327)  (1161 327)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (1162 327)  (1162 327)  routing T_22_20.sp4_h_r_5 <X> T_22_20.lc_trk_g1_5
 (26 7)  (1170 327)  (1170 327)  routing T_22_20.lc_trk_g1_2 <X> T_22_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 327)  (1171 327)  routing T_22_20.lc_trk_g1_2 <X> T_22_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 327)  (1173 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 327)  (1174 327)  routing T_22_20.lc_trk_g2_2 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 327)  (1175 327)  routing T_22_20.lc_trk_g1_3 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 327)  (1176 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1177 327)  (1177 327)  routing T_22_20.lc_trk_g2_3 <X> T_22_20.input_2_3
 (35 7)  (1179 327)  (1179 327)  routing T_22_20.lc_trk_g2_3 <X> T_22_20.input_2_3
 (36 7)  (1180 327)  (1180 327)  LC_3 Logic Functioning bit
 (37 7)  (1181 327)  (1181 327)  LC_3 Logic Functioning bit
 (38 7)  (1182 327)  (1182 327)  LC_3 Logic Functioning bit
 (39 7)  (1183 327)  (1183 327)  LC_3 Logic Functioning bit
 (52 7)  (1196 327)  (1196 327)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (9 8)  (1153 328)  (1153 328)  routing T_22_20.sp4_v_t_42 <X> T_22_20.sp4_h_r_7
 (22 8)  (1166 328)  (1166 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1167 328)  (1167 328)  routing T_22_20.sp12_v_b_11 <X> T_22_20.lc_trk_g2_3
 (25 8)  (1169 328)  (1169 328)  routing T_22_20.sp4_h_r_34 <X> T_22_20.lc_trk_g2_2
 (28 8)  (1172 328)  (1172 328)  routing T_22_20.lc_trk_g2_5 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 328)  (1173 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 328)  (1174 328)  routing T_22_20.lc_trk_g2_5 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 328)  (1175 328)  routing T_22_20.lc_trk_g3_4 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 328)  (1176 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 328)  (1177 328)  routing T_22_20.lc_trk_g3_4 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 328)  (1178 328)  routing T_22_20.lc_trk_g3_4 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 328)  (1179 328)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.input_2_4
 (36 8)  (1180 328)  (1180 328)  LC_4 Logic Functioning bit
 (37 8)  (1181 328)  (1181 328)  LC_4 Logic Functioning bit
 (39 8)  (1183 328)  (1183 328)  LC_4 Logic Functioning bit
 (43 8)  (1187 328)  (1187 328)  LC_4 Logic Functioning bit
 (45 8)  (1189 328)  (1189 328)  LC_4 Logic Functioning bit
 (22 9)  (1166 329)  (1166 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1167 329)  (1167 329)  routing T_22_20.sp4_h_r_34 <X> T_22_20.lc_trk_g2_2
 (24 9)  (1168 329)  (1168 329)  routing T_22_20.sp4_h_r_34 <X> T_22_20.lc_trk_g2_2
 (26 9)  (1170 329)  (1170 329)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 329)  (1171 329)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 329)  (1172 329)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 329)  (1173 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (1176 329)  (1176 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1177 329)  (1177 329)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.input_2_4
 (35 9)  (1179 329)  (1179 329)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.input_2_4
 (36 9)  (1180 329)  (1180 329)  LC_4 Logic Functioning bit
 (37 9)  (1181 329)  (1181 329)  LC_4 Logic Functioning bit
 (38 9)  (1182 329)  (1182 329)  LC_4 Logic Functioning bit
 (39 9)  (1183 329)  (1183 329)  LC_4 Logic Functioning bit
 (46 9)  (1190 329)  (1190 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (10 10)  (1154 330)  (1154 330)  routing T_22_20.sp4_v_b_2 <X> T_22_20.sp4_h_l_42
 (12 10)  (1156 330)  (1156 330)  routing T_22_20.sp4_v_t_39 <X> T_22_20.sp4_h_l_45
 (16 10)  (1160 330)  (1160 330)  routing T_22_20.sp4_v_t_16 <X> T_22_20.lc_trk_g2_5
 (17 10)  (1161 330)  (1161 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1162 330)  (1162 330)  routing T_22_20.sp4_v_t_16 <X> T_22_20.lc_trk_g2_5
 (26 10)  (1170 330)  (1170 330)  routing T_22_20.lc_trk_g1_4 <X> T_22_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 330)  (1171 330)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 330)  (1172 330)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 330)  (1173 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 330)  (1175 330)  routing T_22_20.lc_trk_g0_4 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 330)  (1176 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 330)  (1180 330)  LC_5 Logic Functioning bit
 (38 10)  (1182 330)  (1182 330)  LC_5 Logic Functioning bit
 (41 10)  (1185 330)  (1185 330)  LC_5 Logic Functioning bit
 (43 10)  (1187 330)  (1187 330)  LC_5 Logic Functioning bit
 (11 11)  (1155 331)  (1155 331)  routing T_22_20.sp4_v_t_39 <X> T_22_20.sp4_h_l_45
 (13 11)  (1157 331)  (1157 331)  routing T_22_20.sp4_v_t_39 <X> T_22_20.sp4_h_l_45
 (22 11)  (1166 331)  (1166 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1167 331)  (1167 331)  routing T_22_20.sp12_v_t_21 <X> T_22_20.lc_trk_g2_6
 (25 11)  (1169 331)  (1169 331)  routing T_22_20.sp12_v_t_21 <X> T_22_20.lc_trk_g2_6
 (27 11)  (1171 331)  (1171 331)  routing T_22_20.lc_trk_g1_4 <X> T_22_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 331)  (1173 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (1180 331)  (1180 331)  LC_5 Logic Functioning bit
 (38 11)  (1182 331)  (1182 331)  LC_5 Logic Functioning bit
 (40 11)  (1184 331)  (1184 331)  LC_5 Logic Functioning bit
 (42 11)  (1186 331)  (1186 331)  LC_5 Logic Functioning bit
 (9 12)  (1153 332)  (1153 332)  routing T_22_20.sp4_v_t_47 <X> T_22_20.sp4_h_r_10
 (17 12)  (1161 332)  (1161 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (1165 332)  (1165 332)  routing T_22_20.sp4_h_r_35 <X> T_22_20.lc_trk_g3_3
 (22 12)  (1166 332)  (1166 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1167 332)  (1167 332)  routing T_22_20.sp4_h_r_35 <X> T_22_20.lc_trk_g3_3
 (24 12)  (1168 332)  (1168 332)  routing T_22_20.sp4_h_r_35 <X> T_22_20.lc_trk_g3_3
 (25 12)  (1169 332)  (1169 332)  routing T_22_20.sp4_v_t_23 <X> T_22_20.lc_trk_g3_2
 (27 12)  (1171 332)  (1171 332)  routing T_22_20.lc_trk_g1_0 <X> T_22_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 332)  (1173 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 332)  (1176 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 332)  (1177 332)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 332)  (1178 332)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 332)  (1180 332)  LC_6 Logic Functioning bit
 (37 12)  (1181 332)  (1181 332)  LC_6 Logic Functioning bit
 (41 12)  (1185 332)  (1185 332)  LC_6 Logic Functioning bit
 (43 12)  (1187 332)  (1187 332)  LC_6 Logic Functioning bit
 (50 12)  (1194 332)  (1194 332)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (1158 333)  (1158 333)  routing T_22_20.sp4_r_v_b_40 <X> T_22_20.lc_trk_g3_0
 (17 13)  (1161 333)  (1161 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (1166 333)  (1166 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1167 333)  (1167 333)  routing T_22_20.sp4_v_t_23 <X> T_22_20.lc_trk_g3_2
 (25 13)  (1169 333)  (1169 333)  routing T_22_20.sp4_v_t_23 <X> T_22_20.lc_trk_g3_2
 (36 13)  (1180 333)  (1180 333)  LC_6 Logic Functioning bit
 (37 13)  (1181 333)  (1181 333)  LC_6 Logic Functioning bit
 (41 13)  (1185 333)  (1185 333)  LC_6 Logic Functioning bit
 (43 13)  (1187 333)  (1187 333)  LC_6 Logic Functioning bit
 (9 14)  (1153 334)  (1153 334)  routing T_22_20.sp4_v_b_10 <X> T_22_20.sp4_h_l_47
 (14 14)  (1158 334)  (1158 334)  routing T_22_20.wire_logic_cluster/lc_4/out <X> T_22_20.lc_trk_g3_4
 (21 14)  (1165 334)  (1165 334)  routing T_22_20.sp4_h_l_34 <X> T_22_20.lc_trk_g3_7
 (22 14)  (1166 334)  (1166 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1167 334)  (1167 334)  routing T_22_20.sp4_h_l_34 <X> T_22_20.lc_trk_g3_7
 (24 14)  (1168 334)  (1168 334)  routing T_22_20.sp4_h_l_34 <X> T_22_20.lc_trk_g3_7
 (27 14)  (1171 334)  (1171 334)  routing T_22_20.lc_trk_g1_5 <X> T_22_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 334)  (1173 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 334)  (1174 334)  routing T_22_20.lc_trk_g1_5 <X> T_22_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 334)  (1175 334)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 334)  (1176 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 334)  (1177 334)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 334)  (1178 334)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 334)  (1180 334)  LC_7 Logic Functioning bit
 (38 14)  (1182 334)  (1182 334)  LC_7 Logic Functioning bit
 (42 14)  (1186 334)  (1186 334)  LC_7 Logic Functioning bit
 (43 14)  (1187 334)  (1187 334)  LC_7 Logic Functioning bit
 (50 14)  (1194 334)  (1194 334)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1195 334)  (1195 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (4 15)  (1148 335)  (1148 335)  routing T_22_20.sp4_v_b_4 <X> T_22_20.sp4_h_l_44
 (12 15)  (1156 335)  (1156 335)  routing T_22_20.sp4_h_l_46 <X> T_22_20.sp4_v_t_46
 (17 15)  (1161 335)  (1161 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (1165 335)  (1165 335)  routing T_22_20.sp4_h_l_34 <X> T_22_20.lc_trk_g3_7
 (31 15)  (1175 335)  (1175 335)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 335)  (1180 335)  LC_7 Logic Functioning bit
 (38 15)  (1182 335)  (1182 335)  LC_7 Logic Functioning bit
 (42 15)  (1186 335)  (1186 335)  LC_7 Logic Functioning bit
 (43 15)  (1187 335)  (1187 335)  LC_7 Logic Functioning bit


LogicTile_23_20

 (11 1)  (1209 321)  (1209 321)  routing T_23_20.sp4_h_l_39 <X> T_23_20.sp4_h_r_2
 (28 2)  (1226 322)  (1226 322)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 322)  (1227 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 322)  (1228 322)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 322)  (1230 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 322)  (1232 322)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 322)  (1234 322)  LC_1 Logic Functioning bit
 (37 2)  (1235 322)  (1235 322)  LC_1 Logic Functioning bit
 (38 2)  (1236 322)  (1236 322)  LC_1 Logic Functioning bit
 (39 2)  (1237 322)  (1237 322)  LC_1 Logic Functioning bit
 (41 2)  (1239 322)  (1239 322)  LC_1 Logic Functioning bit
 (43 2)  (1241 322)  (1241 322)  LC_1 Logic Functioning bit
 (26 3)  (1224 323)  (1224 323)  routing T_23_20.lc_trk_g1_2 <X> T_23_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 323)  (1225 323)  routing T_23_20.lc_trk_g1_2 <X> T_23_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 323)  (1227 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 323)  (1229 323)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 323)  (1234 323)  LC_1 Logic Functioning bit
 (37 3)  (1235 323)  (1235 323)  LC_1 Logic Functioning bit
 (38 3)  (1236 323)  (1236 323)  LC_1 Logic Functioning bit
 (39 3)  (1237 323)  (1237 323)  LC_1 Logic Functioning bit
 (40 3)  (1238 323)  (1238 323)  LC_1 Logic Functioning bit
 (41 3)  (1239 323)  (1239 323)  LC_1 Logic Functioning bit
 (42 3)  (1240 323)  (1240 323)  LC_1 Logic Functioning bit
 (43 3)  (1241 323)  (1241 323)  LC_1 Logic Functioning bit
 (51 3)  (1249 323)  (1249 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (9 4)  (1207 324)  (1207 324)  routing T_23_20.sp4_h_l_36 <X> T_23_20.sp4_h_r_4
 (10 4)  (1208 324)  (1208 324)  routing T_23_20.sp4_h_l_36 <X> T_23_20.sp4_h_r_4
 (21 4)  (1219 324)  (1219 324)  routing T_23_20.sp4_v_b_3 <X> T_23_20.lc_trk_g1_3
 (22 4)  (1220 324)  (1220 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1221 324)  (1221 324)  routing T_23_20.sp4_v_b_3 <X> T_23_20.lc_trk_g1_3
 (22 5)  (1220 325)  (1220 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1223 325)  (1223 325)  routing T_23_20.sp4_r_v_b_26 <X> T_23_20.lc_trk_g1_2
 (9 6)  (1207 326)  (1207 326)  routing T_23_20.sp4_v_b_4 <X> T_23_20.sp4_h_l_41
 (4 8)  (1202 328)  (1202 328)  routing T_23_20.sp4_h_l_43 <X> T_23_20.sp4_v_b_6
 (8 8)  (1206 328)  (1206 328)  routing T_23_20.sp4_h_l_46 <X> T_23_20.sp4_h_r_7
 (10 8)  (1208 328)  (1208 328)  routing T_23_20.sp4_h_l_46 <X> T_23_20.sp4_h_r_7
 (5 9)  (1203 329)  (1203 329)  routing T_23_20.sp4_h_l_43 <X> T_23_20.sp4_v_b_6
 (17 11)  (1215 331)  (1215 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4


LogicTile_24_20

 (4 1)  (1256 321)  (1256 321)  routing T_24_20.sp4_h_l_41 <X> T_24_20.sp4_h_r_0
 (6 1)  (1258 321)  (1258 321)  routing T_24_20.sp4_h_l_41 <X> T_24_20.sp4_h_r_0
 (17 2)  (1269 322)  (1269 322)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (1278 322)  (1278 322)  routing T_24_20.lc_trk_g0_5 <X> T_24_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (1279 322)  (1279 322)  routing T_24_20.lc_trk_g3_1 <X> T_24_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 322)  (1280 322)  routing T_24_20.lc_trk_g3_1 <X> T_24_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 322)  (1281 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 322)  (1283 322)  routing T_24_20.lc_trk_g2_4 <X> T_24_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 322)  (1284 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 322)  (1285 322)  routing T_24_20.lc_trk_g2_4 <X> T_24_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 322)  (1288 322)  LC_1 Logic Functioning bit
 (38 2)  (1290 322)  (1290 322)  LC_1 Logic Functioning bit
 (41 2)  (1293 322)  (1293 322)  LC_1 Logic Functioning bit
 (43 2)  (1295 322)  (1295 322)  LC_1 Logic Functioning bit
 (52 2)  (1304 322)  (1304 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (29 3)  (1281 323)  (1281 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (1289 323)  (1289 323)  LC_1 Logic Functioning bit
 (39 3)  (1291 323)  (1291 323)  LC_1 Logic Functioning bit
 (41 3)  (1293 323)  (1293 323)  LC_1 Logic Functioning bit
 (43 3)  (1295 323)  (1295 323)  LC_1 Logic Functioning bit
 (0 8)  (1252 328)  (1252 328)  routing T_24_20.glb_netwk_3 <X> T_24_20.glb2local_1
 (1 8)  (1253 328)  (1253 328)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_3 glb2local_1
 (0 9)  (1252 329)  (1252 329)  routing T_24_20.glb_netwk_3 <X> T_24_20.glb2local_1
 (14 11)  (1266 331)  (1266 331)  routing T_24_20.sp4_h_l_17 <X> T_24_20.lc_trk_g2_4
 (15 11)  (1267 331)  (1267 331)  routing T_24_20.sp4_h_l_17 <X> T_24_20.lc_trk_g2_4
 (16 11)  (1268 331)  (1268 331)  routing T_24_20.sp4_h_l_17 <X> T_24_20.lc_trk_g2_4
 (17 11)  (1269 331)  (1269 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (16 12)  (1268 332)  (1268 332)  routing T_24_20.sp12_v_t_14 <X> T_24_20.lc_trk_g3_1
 (17 12)  (1269 332)  (1269 332)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (18 13)  (1270 333)  (1270 333)  routing T_24_20.sp12_v_t_14 <X> T_24_20.lc_trk_g3_1


RAM_Tile_25_20

 (0 0)  (1306 320)  (1306 320)  Negative Clock bit

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (11 0)  (1317 320)  (1317 320)  routing T_25_20.sp4_h_l_45 <X> T_25_20.sp4_v_b_2
 (13 0)  (1319 320)  (1319 320)  routing T_25_20.sp4_h_l_45 <X> T_25_20.sp4_v_b_2
 (26 0)  (1332 320)  (1332 320)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.input0_0
 (12 1)  (1318 321)  (1318 321)  routing T_25_20.sp4_h_l_45 <X> T_25_20.sp4_v_b_2
 (27 1)  (1333 321)  (1333 321)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.input0_0
 (28 1)  (1334 321)  (1334 321)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.input0_0
 (29 1)  (1335 321)  (1335 321)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_5 input0_0
 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (26 2)  (1332 322)  (1332 322)  routing T_25_20.lc_trk_g3_4 <X> T_25_20.input0_1
 (27 3)  (1333 323)  (1333 323)  routing T_25_20.lc_trk_g3_4 <X> T_25_20.input0_1
 (28 3)  (1334 323)  (1334 323)  routing T_25_20.lc_trk_g3_4 <X> T_25_20.input0_1
 (29 3)  (1335 323)  (1335 323)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (13 4)  (1319 324)  (1319 324)  routing T_25_20.sp4_h_l_40 <X> T_25_20.sp4_v_b_5
 (26 4)  (1332 324)  (1332 324)  routing T_25_20.lc_trk_g2_6 <X> T_25_20.input0_2
 (28 4)  (1334 324)  (1334 324)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.wire_bram/ram/WDATA_5
 (29 4)  (1335 324)  (1335 324)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_5
 (30 4)  (1336 324)  (1336 324)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.wire_bram/ram/WDATA_5
 (8 5)  (1314 325)  (1314 325)  routing T_25_20.sp4_h_l_47 <X> T_25_20.sp4_v_b_4
 (9 5)  (1315 325)  (1315 325)  routing T_25_20.sp4_h_l_47 <X> T_25_20.sp4_v_b_4
 (10 5)  (1316 325)  (1316 325)  routing T_25_20.sp4_h_l_47 <X> T_25_20.sp4_v_b_4
 (12 5)  (1318 325)  (1318 325)  routing T_25_20.sp4_h_l_40 <X> T_25_20.sp4_v_b_5
 (26 5)  (1332 325)  (1332 325)  routing T_25_20.lc_trk_g2_6 <X> T_25_20.input0_2
 (28 5)  (1334 325)  (1334 325)  routing T_25_20.lc_trk_g2_6 <X> T_25_20.input0_2
 (29 5)  (1335 325)  (1335 325)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_6 input0_2
 (30 5)  (1336 325)  (1336 325)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.wire_bram/ram/WDATA_5
 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (15 6)  (1321 326)  (1321 326)  routing T_25_20.sp4_h_r_13 <X> T_25_20.lc_trk_g1_5
 (16 6)  (1322 326)  (1322 326)  routing T_25_20.sp4_h_r_13 <X> T_25_20.lc_trk_g1_5
 (17 6)  (1323 326)  (1323 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1324 326)  (1324 326)  routing T_25_20.sp4_h_r_13 <X> T_25_20.lc_trk_g1_5
 (26 6)  (1332 326)  (1332 326)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.input0_3
 (16 7)  (1322 327)  (1322 327)  routing T_25_20.sp12_h_r_12 <X> T_25_20.lc_trk_g1_4
 (17 7)  (1323 327)  (1323 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (1332 327)  (1332 327)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.input0_3
 (27 7)  (1333 327)  (1333 327)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.input0_3
 (28 7)  (1334 327)  (1334 327)  routing T_25_20.lc_trk_g3_6 <X> T_25_20.input0_3
 (29 7)  (1335 327)  (1335 327)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (15 8)  (1321 328)  (1321 328)  routing T_25_20.sp4_v_b_41 <X> T_25_20.lc_trk_g2_1
 (16 8)  (1322 328)  (1322 328)  routing T_25_20.sp4_v_b_41 <X> T_25_20.lc_trk_g2_1
 (17 8)  (1323 328)  (1323 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (25 8)  (1331 328)  (1331 328)  routing T_25_20.sp4_h_r_42 <X> T_25_20.lc_trk_g2_2
 (26 8)  (1332 328)  (1332 328)  routing T_25_20.lc_trk_g3_7 <X> T_25_20.input0_4
 (22 9)  (1328 329)  (1328 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1329 329)  (1329 329)  routing T_25_20.sp4_h_r_42 <X> T_25_20.lc_trk_g2_2
 (24 9)  (1330 329)  (1330 329)  routing T_25_20.sp4_h_r_42 <X> T_25_20.lc_trk_g2_2
 (25 9)  (1331 329)  (1331 329)  routing T_25_20.sp4_h_r_42 <X> T_25_20.lc_trk_g2_2
 (26 9)  (1332 329)  (1332 329)  routing T_25_20.lc_trk_g3_7 <X> T_25_20.input0_4
 (27 9)  (1333 329)  (1333 329)  routing T_25_20.lc_trk_g3_7 <X> T_25_20.input0_4
 (28 9)  (1334 329)  (1334 329)  routing T_25_20.lc_trk_g3_7 <X> T_25_20.input0_4
 (29 9)  (1335 329)  (1335 329)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (15 10)  (1321 330)  (1321 330)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g2_5
 (16 10)  (1322 330)  (1322 330)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g2_5
 (17 10)  (1323 330)  (1323 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1324 330)  (1324 330)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g2_5
 (21 10)  (1327 330)  (1327 330)  routing T_25_20.sp4_h_r_47 <X> T_25_20.lc_trk_g2_7
 (22 10)  (1328 330)  (1328 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 330)  (1329 330)  routing T_25_20.sp4_h_r_47 <X> T_25_20.lc_trk_g2_7
 (24 10)  (1330 330)  (1330 330)  routing T_25_20.sp4_h_r_47 <X> T_25_20.lc_trk_g2_7
 (18 11)  (1324 331)  (1324 331)  routing T_25_20.sp4_h_r_45 <X> T_25_20.lc_trk_g2_5
 (21 11)  (1327 331)  (1327 331)  routing T_25_20.sp4_h_r_47 <X> T_25_20.lc_trk_g2_7
 (22 11)  (1328 331)  (1328 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1329 331)  (1329 331)  routing T_25_20.sp4_v_b_46 <X> T_25_20.lc_trk_g2_6
 (24 11)  (1330 331)  (1330 331)  routing T_25_20.sp4_v_b_46 <X> T_25_20.lc_trk_g2_6
 (26 11)  (1332 331)  (1332 331)  routing T_25_20.lc_trk_g3_2 <X> T_25_20.input0_5
 (27 11)  (1333 331)  (1333 331)  routing T_25_20.lc_trk_g3_2 <X> T_25_20.input0_5
 (28 11)  (1334 331)  (1334 331)  routing T_25_20.lc_trk_g3_2 <X> T_25_20.input0_5
 (29 11)  (1335 331)  (1335 331)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_2 input0_5
 (13 12)  (1319 332)  (1319 332)  routing T_25_20.sp4_h_l_46 <X> T_25_20.sp4_v_b_11
 (22 12)  (1328 332)  (1328 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1329 332)  (1329 332)  routing T_25_20.sp4_v_t_30 <X> T_25_20.lc_trk_g3_3
 (24 12)  (1330 332)  (1330 332)  routing T_25_20.sp4_v_t_30 <X> T_25_20.lc_trk_g3_3
 (28 12)  (1334 332)  (1334 332)  routing T_25_20.lc_trk_g2_5 <X> T_25_20.wire_bram/ram/WDATA_1
 (29 12)  (1335 332)  (1335 332)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_5 wire_bram/ram/WDATA_1
 (30 12)  (1336 332)  (1336 332)  routing T_25_20.lc_trk_g2_5 <X> T_25_20.wire_bram/ram/WDATA_1
 (12 13)  (1318 333)  (1318 333)  routing T_25_20.sp4_h_l_46 <X> T_25_20.sp4_v_b_11
 (22 13)  (1328 333)  (1328 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1329 333)  (1329 333)  routing T_25_20.sp4_h_l_15 <X> T_25_20.lc_trk_g3_2
 (24 13)  (1330 333)  (1330 333)  routing T_25_20.sp4_h_l_15 <X> T_25_20.lc_trk_g3_2
 (25 13)  (1331 333)  (1331 333)  routing T_25_20.sp4_h_l_15 <X> T_25_20.lc_trk_g3_2
 (26 13)  (1332 333)  (1332 333)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.input0_6
 (27 13)  (1333 333)  (1333 333)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.input0_6
 (28 13)  (1334 333)  (1334 333)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.input0_6
 (29 13)  (1335 333)  (1335 333)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (32 13)  (1338 333)  (1338 333)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_2 input2_6
 (33 13)  (1339 333)  (1339 333)  routing T_25_20.lc_trk_g2_2 <X> T_25_20.input2_6
 (35 13)  (1341 333)  (1341 333)  routing T_25_20.lc_trk_g2_2 <X> T_25_20.input2_6
 (41 13)  (1347 333)  (1347 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_13
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (15 14)  (1321 334)  (1321 334)  routing T_25_20.sp4_v_b_45 <X> T_25_20.lc_trk_g3_5
 (16 14)  (1322 334)  (1322 334)  routing T_25_20.sp4_v_b_45 <X> T_25_20.lc_trk_g3_5
 (17 14)  (1323 334)  (1323 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (22 14)  (1328 334)  (1328 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_18 lc_trk_g3_7
 (23 14)  (1329 334)  (1329 334)  routing T_25_20.sp4_h_l_18 <X> T_25_20.lc_trk_g3_7
 (24 14)  (1330 334)  (1330 334)  routing T_25_20.sp4_h_l_18 <X> T_25_20.lc_trk_g3_7
 (25 14)  (1331 334)  (1331 334)  routing T_25_20.sp4_v_b_38 <X> T_25_20.lc_trk_g3_6
 (35 14)  (1341 334)  (1341 334)  routing T_25_20.lc_trk_g1_4 <X> T_25_20.input2_7
 (0 15)  (1306 335)  (1306 335)  routing T_25_20.lc_trk_g1_5 <X> T_25_20.wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g1_5 <X> T_25_20.wire_bram/ram/WE
 (14 15)  (1320 335)  (1320 335)  routing T_25_20.sp4_h_l_17 <X> T_25_20.lc_trk_g3_4
 (15 15)  (1321 335)  (1321 335)  routing T_25_20.sp4_h_l_17 <X> T_25_20.lc_trk_g3_4
 (16 15)  (1322 335)  (1322 335)  routing T_25_20.sp4_h_l_17 <X> T_25_20.lc_trk_g3_4
 (17 15)  (1323 335)  (1323 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (1327 335)  (1327 335)  routing T_25_20.sp4_h_l_18 <X> T_25_20.lc_trk_g3_7
 (22 15)  (1328 335)  (1328 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1329 335)  (1329 335)  routing T_25_20.sp4_v_b_38 <X> T_25_20.lc_trk_g3_6
 (25 15)  (1331 335)  (1331 335)  routing T_25_20.sp4_v_b_38 <X> T_25_20.lc_trk_g3_6
 (28 15)  (1334 335)  (1334 335)  routing T_25_20.lc_trk_g2_1 <X> T_25_20.input0_7
 (29 15)  (1335 335)  (1335 335)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_1 input0_7
 (32 15)  (1338 335)  (1338 335)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_4 input2_7
 (34 15)  (1340 335)  (1340 335)  routing T_25_20.lc_trk_g1_4 <X> T_25_20.input2_7


LogicTile_26_20

 (13 7)  (1361 327)  (1361 327)  routing T_26_20.sp4_v_b_0 <X> T_26_20.sp4_h_l_40


IO_Tile_33_20

 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


RAM_Tile_8_19

 (7 1)  (403 305)  (403 305)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 306)  (396 306)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_bram/ram/RCLK
 (1 2)  (397 306)  (397 306)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_bram/ram/RCLK
 (2 2)  (398 306)  (398 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (6 4)  (402 308)  (402 308)  routing T_8_19.sp4_h_r_10 <X> T_8_19.sp4_v_b_3
 (28 4)  (424 308)  (424 308)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_bram/ram/WDATA_13
 (29 4)  (425 308)  (425 308)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_13
 (30 4)  (426 308)  (426 308)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_bram/ram/WDATA_13
 (30 5)  (426 309)  (426 309)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_bram/ram/WDATA_13
 (36 5)  (432 309)  (432 309)  Enable bit of Mux _out_links/OutMux6_2 => wire_bram/ram/RDATA_13 sp4_h_r_4
 (21 8)  (417 312)  (417 312)  routing T_8_19.sp4_v_b_27 <X> T_8_19.lc_trk_g2_3
 (22 8)  (418 312)  (418 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_27 lc_trk_g2_3
 (23 8)  (419 312)  (419 312)  routing T_8_19.sp4_v_b_27 <X> T_8_19.lc_trk_g2_3
 (4 10)  (400 314)  (400 314)  routing T_8_19.sp4_h_r_0 <X> T_8_19.sp4_v_t_43
 (6 10)  (402 314)  (402 314)  routing T_8_19.sp4_h_r_0 <X> T_8_19.sp4_v_t_43
 (14 10)  (410 314)  (410 314)  routing T_8_19.sp4_v_b_28 <X> T_8_19.lc_trk_g2_4
 (22 10)  (418 314)  (418 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (5 11)  (401 315)  (401 315)  routing T_8_19.sp4_h_r_0 <X> T_8_19.sp4_v_t_43
 (16 11)  (412 315)  (412 315)  routing T_8_19.sp4_v_b_28 <X> T_8_19.lc_trk_g2_4
 (17 11)  (413 315)  (413 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (28 12)  (424 316)  (424 316)  routing T_8_19.lc_trk_g2_3 <X> T_8_19.wire_bram/ram/WDATA_9
 (29 12)  (425 316)  (425 316)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_9
 (40 12)  (436 316)  (436 316)  Enable bit of Mux _out_links/OutMuxa_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_29
 (30 13)  (426 317)  (426 317)  routing T_8_19.lc_trk_g2_3 <X> T_8_19.wire_bram/ram/WDATA_9
 (0 14)  (396 318)  (396 318)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.wire_bram/ram/RE
 (1 14)  (397 318)  (397 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 319)  (397 319)  routing T_8_19.lc_trk_g2_4 <X> T_8_19.wire_bram/ram/RE


LogicTile_9_19

 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 304)  (468 304)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 304)  (472 304)  routing T_9_19.lc_trk_g1_0 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 304)  (473 304)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.input_2_0
 (36 0)  (474 304)  (474 304)  LC_0 Logic Functioning bit
 (37 0)  (475 304)  (475 304)  LC_0 Logic Functioning bit
 (38 0)  (476 304)  (476 304)  LC_0 Logic Functioning bit
 (41 0)  (479 304)  (479 304)  LC_0 Logic Functioning bit
 (43 0)  (481 304)  (481 304)  LC_0 Logic Functioning bit
 (28 1)  (466 305)  (466 305)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 305)  (467 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 305)  (468 305)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 305)  (470 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (474 305)  (474 305)  LC_0 Logic Functioning bit
 (39 1)  (477 305)  (477 305)  LC_0 Logic Functioning bit
 (40 1)  (478 305)  (478 305)  LC_0 Logic Functioning bit
 (46 1)  (484 305)  (484 305)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (438 306)  (438 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (1 2)  (439 306)  (439 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (455 306)  (455 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (459 306)  (459 306)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g0_7
 (22 2)  (460 306)  (460 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (461 306)  (461 306)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g0_7
 (24 2)  (462 306)  (462 306)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g0_7
 (25 2)  (463 306)  (463 306)  routing T_9_19.bnr_op_6 <X> T_9_19.lc_trk_g0_6
 (26 2)  (464 306)  (464 306)  routing T_9_19.lc_trk_g0_5 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 306)  (465 306)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 306)  (466 306)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 306)  (469 306)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 306)  (471 306)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 306)  (473 306)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.input_2_1
 (36 2)  (474 306)  (474 306)  LC_1 Logic Functioning bit
 (45 2)  (483 306)  (483 306)  LC_1 Logic Functioning bit
 (14 3)  (452 307)  (452 307)  routing T_9_19.sp4_h_r_4 <X> T_9_19.lc_trk_g0_4
 (15 3)  (453 307)  (453 307)  routing T_9_19.sp4_h_r_4 <X> T_9_19.lc_trk_g0_4
 (16 3)  (454 307)  (454 307)  routing T_9_19.sp4_h_r_4 <X> T_9_19.lc_trk_g0_4
 (17 3)  (455 307)  (455 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (456 307)  (456 307)  routing T_9_19.sp4_r_v_b_29 <X> T_9_19.lc_trk_g0_5
 (21 3)  (459 307)  (459 307)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g0_7
 (22 3)  (460 307)  (460 307)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (463 307)  (463 307)  routing T_9_19.bnr_op_6 <X> T_9_19.lc_trk_g0_6
 (29 3)  (467 307)  (467 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (470 307)  (470 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (472 307)  (472 307)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.input_2_1
 (36 3)  (474 307)  (474 307)  LC_1 Logic Functioning bit
 (37 3)  (475 307)  (475 307)  LC_1 Logic Functioning bit
 (38 3)  (476 307)  (476 307)  LC_1 Logic Functioning bit
 (41 3)  (479 307)  (479 307)  LC_1 Logic Functioning bit
 (43 3)  (481 307)  (481 307)  LC_1 Logic Functioning bit
 (4 5)  (442 309)  (442 309)  routing T_9_19.sp4_v_t_47 <X> T_9_19.sp4_h_r_3
 (14 5)  (452 309)  (452 309)  routing T_9_19.sp4_r_v_b_24 <X> T_9_19.lc_trk_g1_0
 (17 5)  (455 309)  (455 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (14 6)  (452 310)  (452 310)  routing T_9_19.wire_logic_cluster/lc_4/out <X> T_9_19.lc_trk_g1_4
 (8 7)  (446 311)  (446 311)  routing T_9_19.sp4_v_b_1 <X> T_9_19.sp4_v_t_41
 (10 7)  (448 311)  (448 311)  routing T_9_19.sp4_v_b_1 <X> T_9_19.sp4_v_t_41
 (17 7)  (455 311)  (455 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (12 8)  (450 312)  (450 312)  routing T_9_19.sp4_v_b_8 <X> T_9_19.sp4_h_r_8
 (19 8)  (457 312)  (457 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (26 8)  (464 312)  (464 312)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 312)  (465 312)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 312)  (467 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 312)  (468 312)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 312)  (469 312)  routing T_9_19.lc_trk_g0_5 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (473 312)  (473 312)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.input_2_4
 (36 8)  (474 312)  (474 312)  LC_4 Logic Functioning bit
 (41 8)  (479 312)  (479 312)  LC_4 Logic Functioning bit
 (43 8)  (481 312)  (481 312)  LC_4 Logic Functioning bit
 (45 8)  (483 312)  (483 312)  LC_4 Logic Functioning bit
 (11 9)  (449 313)  (449 313)  routing T_9_19.sp4_v_b_8 <X> T_9_19.sp4_h_r_8
 (17 9)  (455 313)  (455 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (28 9)  (466 313)  (466 313)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 313)  (467 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 313)  (470 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (473 313)  (473 313)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.input_2_4
 (37 9)  (475 313)  (475 313)  LC_4 Logic Functioning bit
 (41 9)  (479 313)  (479 313)  LC_4 Logic Functioning bit
 (43 9)  (481 313)  (481 313)  LC_4 Logic Functioning bit
 (25 10)  (463 314)  (463 314)  routing T_9_19.wire_logic_cluster/lc_6/out <X> T_9_19.lc_trk_g2_6
 (14 11)  (452 315)  (452 315)  routing T_9_19.sp4_r_v_b_36 <X> T_9_19.lc_trk_g2_4
 (17 11)  (455 315)  (455 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (460 315)  (460 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (17 12)  (455 316)  (455 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 316)  (456 316)  routing T_9_19.wire_logic_cluster/lc_1/out <X> T_9_19.lc_trk_g3_1
 (26 12)  (464 316)  (464 316)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 316)  (465 316)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 316)  (466 316)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 316)  (467 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 316)  (468 316)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 316)  (469 316)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 316)  (472 316)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 316)  (473 316)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.input_2_6
 (36 12)  (474 316)  (474 316)  LC_6 Logic Functioning bit
 (37 12)  (475 316)  (475 316)  LC_6 Logic Functioning bit
 (38 12)  (476 316)  (476 316)  LC_6 Logic Functioning bit
 (42 12)  (480 316)  (480 316)  LC_6 Logic Functioning bit
 (45 12)  (483 316)  (483 316)  LC_6 Logic Functioning bit
 (28 13)  (466 317)  (466 317)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 317)  (467 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 317)  (468 317)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 317)  (470 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (471 317)  (471 317)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.input_2_6
 (35 13)  (473 317)  (473 317)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.input_2_6
 (36 13)  (474 317)  (474 317)  LC_6 Logic Functioning bit
 (37 13)  (475 317)  (475 317)  LC_6 Logic Functioning bit
 (42 13)  (480 317)  (480 317)  LC_6 Logic Functioning bit
 (43 13)  (481 317)  (481 317)  LC_6 Logic Functioning bit
 (48 13)  (486 317)  (486 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (490 317)  (490 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (22 15)  (460 319)  (460 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (461 319)  (461 319)  routing T_9_19.sp4_h_r_30 <X> T_9_19.lc_trk_g3_6
 (24 15)  (462 319)  (462 319)  routing T_9_19.sp4_h_r_30 <X> T_9_19.lc_trk_g3_6
 (25 15)  (463 319)  (463 319)  routing T_9_19.sp4_h_r_30 <X> T_9_19.lc_trk_g3_6


LogicTile_10_19

 (26 0)  (518 304)  (518 304)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 304)  (519 304)  routing T_10_19.lc_trk_g1_0 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 304)  (525 304)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 304)  (526 304)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 304)  (527 304)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.input_2_0
 (36 0)  (528 304)  (528 304)  LC_0 Logic Functioning bit
 (41 0)  (533 304)  (533 304)  LC_0 Logic Functioning bit
 (43 0)  (535 304)  (535 304)  LC_0 Logic Functioning bit
 (45 0)  (537 304)  (537 304)  LC_0 Logic Functioning bit
 (26 1)  (518 305)  (518 305)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 305)  (519 305)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 305)  (520 305)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 305)  (524 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (526 305)  (526 305)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.input_2_0
 (35 1)  (527 305)  (527 305)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.input_2_0
 (37 1)  (529 305)  (529 305)  LC_0 Logic Functioning bit
 (41 1)  (533 305)  (533 305)  LC_0 Logic Functioning bit
 (43 1)  (535 305)  (535 305)  LC_0 Logic Functioning bit
 (48 1)  (540 305)  (540 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (514 306)  (514 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (515 306)  (515 306)  routing T_10_19.sp4_v_b_23 <X> T_10_19.lc_trk_g0_7
 (24 2)  (516 306)  (516 306)  routing T_10_19.sp4_v_b_23 <X> T_10_19.lc_trk_g0_7
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 306)  (522 306)  routing T_10_19.lc_trk_g0_4 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 306)  (526 306)  routing T_10_19.lc_trk_g1_1 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 306)  (528 306)  LC_1 Logic Functioning bit
 (38 2)  (530 306)  (530 306)  LC_1 Logic Functioning bit
 (41 2)  (533 306)  (533 306)  LC_1 Logic Functioning bit
 (43 2)  (535 306)  (535 306)  LC_1 Logic Functioning bit
 (14 3)  (506 307)  (506 307)  routing T_10_19.sp4_r_v_b_28 <X> T_10_19.lc_trk_g0_4
 (17 3)  (509 307)  (509 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (520 307)  (520 307)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 307)  (529 307)  LC_1 Logic Functioning bit
 (39 3)  (531 307)  (531 307)  LC_1 Logic Functioning bit
 (41 3)  (533 307)  (533 307)  LC_1 Logic Functioning bit
 (43 3)  (535 307)  (535 307)  LC_1 Logic Functioning bit
 (46 3)  (538 307)  (538 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (506 308)  (506 308)  routing T_10_19.wire_logic_cluster/lc_0/out <X> T_10_19.lc_trk_g1_0
 (15 4)  (507 308)  (507 308)  routing T_10_19.sp4_h_l_4 <X> T_10_19.lc_trk_g1_1
 (16 4)  (508 308)  (508 308)  routing T_10_19.sp4_h_l_4 <X> T_10_19.lc_trk_g1_1
 (17 4)  (509 308)  (509 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (510 308)  (510 308)  routing T_10_19.sp4_h_l_4 <X> T_10_19.lc_trk_g1_1
 (21 4)  (513 308)  (513 308)  routing T_10_19.wire_logic_cluster/lc_3/out <X> T_10_19.lc_trk_g1_3
 (22 4)  (514 308)  (514 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (518 308)  (518 308)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 308)  (519 308)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 308)  (520 308)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 308)  (521 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 308)  (525 308)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 308)  (526 308)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 308)  (528 308)  LC_2 Logic Functioning bit
 (41 4)  (533 308)  (533 308)  LC_2 Logic Functioning bit
 (43 4)  (535 308)  (535 308)  LC_2 Logic Functioning bit
 (45 4)  (537 308)  (537 308)  LC_2 Logic Functioning bit
 (17 5)  (509 309)  (509 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (510 309)  (510 309)  routing T_10_19.sp4_h_l_4 <X> T_10_19.lc_trk_g1_1
 (22 5)  (514 309)  (514 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (515 309)  (515 309)  routing T_10_19.sp4_v_b_18 <X> T_10_19.lc_trk_g1_2
 (24 5)  (516 309)  (516 309)  routing T_10_19.sp4_v_b_18 <X> T_10_19.lc_trk_g1_2
 (26 5)  (518 309)  (518 309)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 309)  (519 309)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 309)  (520 309)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 309)  (521 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 309)  (522 309)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 309)  (524 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (525 309)  (525 309)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.input_2_2
 (34 5)  (526 309)  (526 309)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.input_2_2
 (35 5)  (527 309)  (527 309)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.input_2_2
 (37 5)  (529 309)  (529 309)  LC_2 Logic Functioning bit
 (41 5)  (533 309)  (533 309)  LC_2 Logic Functioning bit
 (43 5)  (535 309)  (535 309)  LC_2 Logic Functioning bit
 (14 6)  (506 310)  (506 310)  routing T_10_19.wire_logic_cluster/lc_4/out <X> T_10_19.lc_trk_g1_4
 (21 6)  (513 310)  (513 310)  routing T_10_19.wire_logic_cluster/lc_7/out <X> T_10_19.lc_trk_g1_7
 (22 6)  (514 310)  (514 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (519 310)  (519 310)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 310)  (520 310)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 310)  (521 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 310)  (522 310)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 310)  (526 310)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 310)  (528 310)  LC_3 Logic Functioning bit
 (37 6)  (529 310)  (529 310)  LC_3 Logic Functioning bit
 (39 6)  (531 310)  (531 310)  LC_3 Logic Functioning bit
 (43 6)  (535 310)  (535 310)  LC_3 Logic Functioning bit
 (45 6)  (537 310)  (537 310)  LC_3 Logic Functioning bit
 (48 6)  (540 310)  (540 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (17 7)  (509 311)  (509 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (518 311)  (518 311)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 311)  (520 311)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 311)  (522 311)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 311)  (523 311)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 311)  (524 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (525 311)  (525 311)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.input_2_3
 (34 7)  (526 311)  (526 311)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.input_2_3
 (35 7)  (527 311)  (527 311)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.input_2_3
 (36 7)  (528 311)  (528 311)  LC_3 Logic Functioning bit
 (37 7)  (529 311)  (529 311)  LC_3 Logic Functioning bit
 (38 7)  (530 311)  (530 311)  LC_3 Logic Functioning bit
 (39 7)  (531 311)  (531 311)  LC_3 Logic Functioning bit
 (48 7)  (540 311)  (540 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (11 8)  (503 312)  (503 312)  routing T_10_19.sp4_h_r_3 <X> T_10_19.sp4_v_b_8
 (14 8)  (506 312)  (506 312)  routing T_10_19.sp4_h_l_21 <X> T_10_19.lc_trk_g2_0
 (16 8)  (508 312)  (508 312)  routing T_10_19.sp12_v_t_14 <X> T_10_19.lc_trk_g2_1
 (17 8)  (509 312)  (509 312)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (21 8)  (513 312)  (513 312)  routing T_10_19.sp4_h_r_43 <X> T_10_19.lc_trk_g2_3
 (22 8)  (514 312)  (514 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (515 312)  (515 312)  routing T_10_19.sp4_h_r_43 <X> T_10_19.lc_trk_g2_3
 (24 8)  (516 312)  (516 312)  routing T_10_19.sp4_h_r_43 <X> T_10_19.lc_trk_g2_3
 (26 8)  (518 312)  (518 312)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 312)  (520 312)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 312)  (521 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 312)  (523 312)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 312)  (526 312)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 312)  (527 312)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.input_2_4
 (36 8)  (528 312)  (528 312)  LC_4 Logic Functioning bit
 (37 8)  (529 312)  (529 312)  LC_4 Logic Functioning bit
 (39 8)  (531 312)  (531 312)  LC_4 Logic Functioning bit
 (43 8)  (535 312)  (535 312)  LC_4 Logic Functioning bit
 (45 8)  (537 312)  (537 312)  LC_4 Logic Functioning bit
 (46 8)  (538 312)  (538 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (507 313)  (507 313)  routing T_10_19.sp4_h_l_21 <X> T_10_19.lc_trk_g2_0
 (16 9)  (508 313)  (508 313)  routing T_10_19.sp4_h_l_21 <X> T_10_19.lc_trk_g2_0
 (17 9)  (509 313)  (509 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (510 313)  (510 313)  routing T_10_19.sp12_v_t_14 <X> T_10_19.lc_trk_g2_1
 (21 9)  (513 313)  (513 313)  routing T_10_19.sp4_h_r_43 <X> T_10_19.lc_trk_g2_3
 (26 9)  (518 313)  (518 313)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 313)  (519 313)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 313)  (520 313)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 313)  (522 313)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 313)  (524 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (526 313)  (526 313)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.input_2_4
 (35 9)  (527 313)  (527 313)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.input_2_4
 (36 9)  (528 313)  (528 313)  LC_4 Logic Functioning bit
 (37 9)  (529 313)  (529 313)  LC_4 Logic Functioning bit
 (38 9)  (530 313)  (530 313)  LC_4 Logic Functioning bit
 (39 9)  (531 313)  (531 313)  LC_4 Logic Functioning bit
 (21 10)  (513 314)  (513 314)  routing T_10_19.sp4_v_t_18 <X> T_10_19.lc_trk_g2_7
 (22 10)  (514 314)  (514 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (515 314)  (515 314)  routing T_10_19.sp4_v_t_18 <X> T_10_19.lc_trk_g2_7
 (25 10)  (517 314)  (517 314)  routing T_10_19.wire_logic_cluster/lc_6/out <X> T_10_19.lc_trk_g2_6
 (22 11)  (514 315)  (514 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (21 12)  (513 316)  (513 316)  routing T_10_19.rgt_op_3 <X> T_10_19.lc_trk_g3_3
 (22 12)  (514 316)  (514 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (516 316)  (516 316)  routing T_10_19.rgt_op_3 <X> T_10_19.lc_trk_g3_3
 (25 12)  (517 316)  (517 316)  routing T_10_19.wire_logic_cluster/lc_2/out <X> T_10_19.lc_trk_g3_2
 (28 12)  (520 316)  (520 316)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 316)  (521 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 316)  (522 316)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 316)  (523 316)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (527 316)  (527 316)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.input_2_6
 (36 12)  (528 316)  (528 316)  LC_6 Logic Functioning bit
 (38 12)  (530 316)  (530 316)  LC_6 Logic Functioning bit
 (42 12)  (534 316)  (534 316)  LC_6 Logic Functioning bit
 (43 12)  (535 316)  (535 316)  LC_6 Logic Functioning bit
 (45 12)  (537 316)  (537 316)  LC_6 Logic Functioning bit
 (14 13)  (506 317)  (506 317)  routing T_10_19.sp4_r_v_b_40 <X> T_10_19.lc_trk_g3_0
 (17 13)  (509 317)  (509 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (514 317)  (514 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (520 317)  (520 317)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 317)  (521 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 317)  (522 317)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 317)  (523 317)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 317)  (524 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (525 317)  (525 317)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.input_2_6
 (35 13)  (527 317)  (527 317)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.input_2_6
 (42 13)  (534 317)  (534 317)  LC_6 Logic Functioning bit
 (43 13)  (535 317)  (535 317)  LC_6 Logic Functioning bit
 (48 13)  (540 317)  (540 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (4 14)  (496 318)  (496 318)  routing T_10_19.sp4_h_r_3 <X> T_10_19.sp4_v_t_44
 (6 14)  (498 318)  (498 318)  routing T_10_19.sp4_h_r_3 <X> T_10_19.sp4_v_t_44
 (22 14)  (514 318)  (514 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (519 318)  (519 318)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 318)  (521 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 318)  (522 318)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 318)  (523 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 318)  (525 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 318)  (526 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 318)  (528 318)  LC_7 Logic Functioning bit
 (45 14)  (537 318)  (537 318)  LC_7 Logic Functioning bit
 (5 15)  (497 319)  (497 319)  routing T_10_19.sp4_h_r_3 <X> T_10_19.sp4_v_t_44
 (21 15)  (513 319)  (513 319)  routing T_10_19.sp4_r_v_b_47 <X> T_10_19.lc_trk_g3_7
 (27 15)  (519 319)  (519 319)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 319)  (520 319)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 319)  (522 319)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 319)  (523 319)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 319)  (524 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (526 319)  (526 319)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.input_2_7
 (35 15)  (527 319)  (527 319)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.input_2_7
 (36 15)  (528 319)  (528 319)  LC_7 Logic Functioning bit
 (37 15)  (529 319)  (529 319)  LC_7 Logic Functioning bit
 (38 15)  (530 319)  (530 319)  LC_7 Logic Functioning bit
 (41 15)  (533 319)  (533 319)  LC_7 Logic Functioning bit
 (43 15)  (535 319)  (535 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (11 0)  (557 304)  (557 304)  routing T_11_19.sp4_v_t_43 <X> T_11_19.sp4_v_b_2
 (13 0)  (559 304)  (559 304)  routing T_11_19.sp4_v_t_43 <X> T_11_19.sp4_v_b_2
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 304)  (570 304)  routing T_11_19.top_op_3 <X> T_11_19.lc_trk_g0_3
 (25 0)  (571 304)  (571 304)  routing T_11_19.wire_logic_cluster/lc_2/out <X> T_11_19.lc_trk_g0_2
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 304)  (580 304)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 304)  (581 304)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_0
 (36 0)  (582 304)  (582 304)  LC_0 Logic Functioning bit
 (37 0)  (583 304)  (583 304)  LC_0 Logic Functioning bit
 (39 0)  (585 304)  (585 304)  LC_0 Logic Functioning bit
 (43 0)  (589 304)  (589 304)  LC_0 Logic Functioning bit
 (45 0)  (591 304)  (591 304)  LC_0 Logic Functioning bit
 (21 1)  (567 305)  (567 305)  routing T_11_19.top_op_3 <X> T_11_19.lc_trk_g0_3
 (22 1)  (568 305)  (568 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (574 305)  (574 305)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 305)  (576 305)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (579 305)  (579 305)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_0
 (34 1)  (580 305)  (580 305)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_0
 (35 1)  (581 305)  (581 305)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_0
 (36 1)  (582 305)  (582 305)  LC_0 Logic Functioning bit
 (38 1)  (584 305)  (584 305)  LC_0 Logic Functioning bit
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (561 306)  (561 306)  routing T_11_19.sp4_v_b_21 <X> T_11_19.lc_trk_g0_5
 (16 2)  (562 306)  (562 306)  routing T_11_19.sp4_v_b_21 <X> T_11_19.lc_trk_g0_5
 (17 2)  (563 306)  (563 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (567 306)  (567 306)  routing T_11_19.wire_logic_cluster/lc_7/out <X> T_11_19.lc_trk_g0_7
 (22 2)  (568 306)  (568 306)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (572 306)  (572 306)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 306)  (573 306)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 306)  (574 306)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 306)  (576 306)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 306)  (579 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 306)  (580 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 306)  (581 306)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.input_2_1
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (37 2)  (583 306)  (583 306)  LC_1 Logic Functioning bit
 (39 2)  (585 306)  (585 306)  LC_1 Logic Functioning bit
 (43 2)  (589 306)  (589 306)  LC_1 Logic Functioning bit
 (45 2)  (591 306)  (591 306)  LC_1 Logic Functioning bit
 (26 3)  (572 307)  (572 307)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 307)  (576 307)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 307)  (578 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (581 307)  (581 307)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.input_2_1
 (36 3)  (582 307)  (582 307)  LC_1 Logic Functioning bit
 (37 3)  (583 307)  (583 307)  LC_1 Logic Functioning bit
 (38 3)  (584 307)  (584 307)  LC_1 Logic Functioning bit
 (39 3)  (585 307)  (585 307)  LC_1 Logic Functioning bit
 (52 3)  (598 307)  (598 307)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (560 308)  (560 308)  routing T_11_19.wire_logic_cluster/lc_0/out <X> T_11_19.lc_trk_g1_0
 (25 4)  (571 308)  (571 308)  routing T_11_19.lft_op_2 <X> T_11_19.lc_trk_g1_2
 (26 4)  (572 308)  (572 308)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 308)  (574 308)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 308)  (576 308)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 308)  (582 308)  LC_2 Logic Functioning bit
 (37 4)  (583 308)  (583 308)  LC_2 Logic Functioning bit
 (38 4)  (584 308)  (584 308)  LC_2 Logic Functioning bit
 (42 4)  (588 308)  (588 308)  LC_2 Logic Functioning bit
 (45 4)  (591 308)  (591 308)  LC_2 Logic Functioning bit
 (46 4)  (592 308)  (592 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (568 309)  (568 309)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (570 309)  (570 309)  routing T_11_19.lft_op_2 <X> T_11_19.lc_trk_g1_2
 (26 5)  (572 309)  (572 309)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 309)  (573 309)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 309)  (574 309)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 309)  (576 309)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 309)  (577 309)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 309)  (578 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (581 309)  (581 309)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.input_2_2
 (36 5)  (582 309)  (582 309)  LC_2 Logic Functioning bit
 (37 5)  (583 309)  (583 309)  LC_2 Logic Functioning bit
 (42 5)  (588 309)  (588 309)  LC_2 Logic Functioning bit
 (43 5)  (589 309)  (589 309)  LC_2 Logic Functioning bit
 (53 5)  (599 309)  (599 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (560 310)  (560 310)  routing T_11_19.wire_logic_cluster/lc_4/out <X> T_11_19.lc_trk_g1_4
 (25 6)  (571 310)  (571 310)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g1_6
 (27 6)  (573 310)  (573 310)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 310)  (574 310)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 310)  (576 310)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 310)  (579 310)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 310)  (581 310)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.input_2_3
 (36 6)  (582 310)  (582 310)  LC_3 Logic Functioning bit
 (41 6)  (587 310)  (587 310)  LC_3 Logic Functioning bit
 (43 6)  (589 310)  (589 310)  LC_3 Logic Functioning bit
 (45 6)  (591 310)  (591 310)  LC_3 Logic Functioning bit
 (51 6)  (597 310)  (597 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (568 311)  (568 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (572 311)  (572 311)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 311)  (574 311)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 311)  (576 311)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 311)  (578 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (581 311)  (581 311)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.input_2_3
 (36 7)  (582 311)  (582 311)  LC_3 Logic Functioning bit
 (40 7)  (586 311)  (586 311)  LC_3 Logic Functioning bit
 (42 7)  (588 311)  (588 311)  LC_3 Logic Functioning bit
 (6 8)  (552 312)  (552 312)  routing T_11_19.sp4_h_r_1 <X> T_11_19.sp4_v_b_6
 (21 8)  (567 312)  (567 312)  routing T_11_19.wire_logic_cluster/lc_3/out <X> T_11_19.lc_trk_g2_3
 (22 8)  (568 312)  (568 312)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (573 312)  (573 312)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 312)  (577 312)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 312)  (581 312)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_4
 (36 8)  (582 312)  (582 312)  LC_4 Logic Functioning bit
 (37 8)  (583 312)  (583 312)  LC_4 Logic Functioning bit
 (39 8)  (585 312)  (585 312)  LC_4 Logic Functioning bit
 (43 8)  (589 312)  (589 312)  LC_4 Logic Functioning bit
 (45 8)  (591 312)  (591 312)  LC_4 Logic Functioning bit
 (8 9)  (554 313)  (554 313)  routing T_11_19.sp4_h_r_7 <X> T_11_19.sp4_v_b_7
 (15 9)  (561 313)  (561 313)  routing T_11_19.sp4_v_t_29 <X> T_11_19.lc_trk_g2_0
 (16 9)  (562 313)  (562 313)  routing T_11_19.sp4_v_t_29 <X> T_11_19.lc_trk_g2_0
 (17 9)  (563 313)  (563 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (28 9)  (574 313)  (574 313)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 313)  (578 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (579 313)  (579 313)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_4
 (34 9)  (580 313)  (580 313)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_4
 (35 9)  (581 313)  (581 313)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_4
 (36 9)  (582 313)  (582 313)  LC_4 Logic Functioning bit
 (38 9)  (584 313)  (584 313)  LC_4 Logic Functioning bit
 (52 9)  (598 313)  (598 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (5 10)  (551 314)  (551 314)  routing T_11_19.sp4_v_t_43 <X> T_11_19.sp4_h_l_43
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 314)  (564 314)  routing T_11_19.wire_logic_cluster/lc_5/out <X> T_11_19.lc_trk_g2_5
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (572 314)  (572 314)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 314)  (573 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 314)  (574 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 314)  (576 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 314)  (579 314)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 314)  (582 314)  LC_5 Logic Functioning bit
 (41 10)  (587 314)  (587 314)  LC_5 Logic Functioning bit
 (43 10)  (589 314)  (589 314)  LC_5 Logic Functioning bit
 (45 10)  (591 314)  (591 314)  LC_5 Logic Functioning bit
 (47 10)  (593 314)  (593 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (6 11)  (552 315)  (552 315)  routing T_11_19.sp4_v_t_43 <X> T_11_19.sp4_h_l_43
 (8 11)  (554 315)  (554 315)  routing T_11_19.sp4_h_r_1 <X> T_11_19.sp4_v_t_42
 (9 11)  (555 315)  (555 315)  routing T_11_19.sp4_h_r_1 <X> T_11_19.sp4_v_t_42
 (10 11)  (556 315)  (556 315)  routing T_11_19.sp4_h_r_1 <X> T_11_19.sp4_v_t_42
 (21 11)  (567 315)  (567 315)  routing T_11_19.sp4_r_v_b_39 <X> T_11_19.lc_trk_g2_7
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 315)  (576 315)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 315)  (578 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (580 315)  (580 315)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.input_2_5
 (35 11)  (581 315)  (581 315)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.input_2_5
 (36 11)  (582 315)  (582 315)  LC_5 Logic Functioning bit
 (40 11)  (586 315)  (586 315)  LC_5 Logic Functioning bit
 (42 11)  (588 315)  (588 315)  LC_5 Logic Functioning bit
 (46 11)  (592 315)  (592 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 316)  (564 316)  routing T_11_19.wire_logic_cluster/lc_1/out <X> T_11_19.lc_trk_g3_1
 (27 12)  (573 316)  (573 316)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 316)  (576 316)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 316)  (577 316)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (581 316)  (581 316)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_6
 (36 12)  (582 316)  (582 316)  LC_6 Logic Functioning bit
 (45 12)  (591 316)  (591 316)  LC_6 Logic Functioning bit
 (28 13)  (574 317)  (574 317)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 317)  (576 317)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 317)  (578 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (579 317)  (579 317)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_6
 (34 13)  (580 317)  (580 317)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_6
 (35 13)  (581 317)  (581 317)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_6
 (36 13)  (582 317)  (582 317)  LC_6 Logic Functioning bit
 (37 13)  (583 317)  (583 317)  LC_6 Logic Functioning bit
 (38 13)  (584 317)  (584 317)  LC_6 Logic Functioning bit
 (41 13)  (587 317)  (587 317)  LC_6 Logic Functioning bit
 (43 13)  (589 317)  (589 317)  LC_6 Logic Functioning bit
 (48 13)  (594 317)  (594 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (569 318)  (569 318)  routing T_11_19.sp4_v_b_47 <X> T_11_19.lc_trk_g3_7
 (24 14)  (570 318)  (570 318)  routing T_11_19.sp4_v_b_47 <X> T_11_19.lc_trk_g3_7
 (26 14)  (572 318)  (572 318)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 318)  (573 318)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 318)  (574 318)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 318)  (576 318)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 318)  (579 318)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 318)  (581 318)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.input_2_7
 (36 14)  (582 318)  (582 318)  LC_7 Logic Functioning bit
 (41 14)  (587 318)  (587 318)  LC_7 Logic Functioning bit
 (43 14)  (589 318)  (589 318)  LC_7 Logic Functioning bit
 (45 14)  (591 318)  (591 318)  LC_7 Logic Functioning bit
 (26 15)  (572 319)  (572 319)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 319)  (576 319)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 319)  (578 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (580 319)  (580 319)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.input_2_7
 (35 15)  (581 319)  (581 319)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.input_2_7
 (36 15)  (582 319)  (582 319)  LC_7 Logic Functioning bit
 (40 15)  (586 319)  (586 319)  LC_7 Logic Functioning bit
 (42 15)  (588 319)  (588 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (14 0)  (614 304)  (614 304)  routing T_12_19.lft_op_0 <X> T_12_19.lc_trk_g0_0
 (26 0)  (626 304)  (626 304)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 304)  (628 304)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 304)  (630 304)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 304)  (633 304)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 304)  (635 304)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.input_2_0
 (36 0)  (636 304)  (636 304)  LC_0 Logic Functioning bit
 (38 0)  (638 304)  (638 304)  LC_0 Logic Functioning bit
 (41 0)  (641 304)  (641 304)  LC_0 Logic Functioning bit
 (42 0)  (642 304)  (642 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (5 1)  (605 305)  (605 305)  routing T_12_19.sp4_h_r_0 <X> T_12_19.sp4_v_b_0
 (15 1)  (615 305)  (615 305)  routing T_12_19.lft_op_0 <X> T_12_19.lc_trk_g0_0
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (27 1)  (627 305)  (627 305)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (633 305)  (633 305)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.input_2_0
 (34 1)  (634 305)  (634 305)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.input_2_0
 (35 1)  (635 305)  (635 305)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.input_2_0
 (36 1)  (636 305)  (636 305)  LC_0 Logic Functioning bit
 (38 1)  (638 305)  (638 305)  LC_0 Logic Functioning bit
 (42 1)  (642 305)  (642 305)  LC_0 Logic Functioning bit
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (628 306)  (628 306)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 306)  (630 306)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 306)  (634 306)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (37 2)  (637 306)  (637 306)  LC_1 Logic Functioning bit
 (38 2)  (638 306)  (638 306)  LC_1 Logic Functioning bit
 (39 2)  (639 306)  (639 306)  LC_1 Logic Functioning bit
 (41 2)  (641 306)  (641 306)  LC_1 Logic Functioning bit
 (43 2)  (643 306)  (643 306)  LC_1 Logic Functioning bit
 (45 2)  (645 306)  (645 306)  LC_1 Logic Functioning bit
 (46 2)  (646 306)  (646 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (648 306)  (648 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (653 306)  (653 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (27 3)  (627 307)  (627 307)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (637 307)  (637 307)  LC_1 Logic Functioning bit
 (39 3)  (639 307)  (639 307)  LC_1 Logic Functioning bit
 (10 4)  (610 308)  (610 308)  routing T_12_19.sp4_v_t_46 <X> T_12_19.sp4_h_r_4
 (21 4)  (621 308)  (621 308)  routing T_12_19.sp4_h_r_11 <X> T_12_19.lc_trk_g1_3
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (623 308)  (623 308)  routing T_12_19.sp4_h_r_11 <X> T_12_19.lc_trk_g1_3
 (24 4)  (624 308)  (624 308)  routing T_12_19.sp4_h_r_11 <X> T_12_19.lc_trk_g1_3
 (25 4)  (625 308)  (625 308)  routing T_12_19.sp4_v_b_10 <X> T_12_19.lc_trk_g1_2
 (28 4)  (628 308)  (628 308)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 308)  (630 308)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 308)  (633 308)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 308)  (634 308)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 308)  (635 308)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.input_2_2
 (36 4)  (636 308)  (636 308)  LC_2 Logic Functioning bit
 (41 4)  (641 308)  (641 308)  LC_2 Logic Functioning bit
 (43 4)  (643 308)  (643 308)  LC_2 Logic Functioning bit
 (45 4)  (645 308)  (645 308)  LC_2 Logic Functioning bit
 (10 5)  (610 309)  (610 309)  routing T_12_19.sp4_h_r_11 <X> T_12_19.sp4_v_b_4
 (15 5)  (615 309)  (615 309)  routing T_12_19.bot_op_0 <X> T_12_19.lc_trk_g1_0
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (623 309)  (623 309)  routing T_12_19.sp4_v_b_10 <X> T_12_19.lc_trk_g1_2
 (25 5)  (625 309)  (625 309)  routing T_12_19.sp4_v_b_10 <X> T_12_19.lc_trk_g1_2
 (26 5)  (626 309)  (626 309)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 309)  (628 309)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 309)  (630 309)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 309)  (631 309)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 309)  (632 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (634 309)  (634 309)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.input_2_2
 (35 5)  (635 309)  (635 309)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.input_2_2
 (36 5)  (636 309)  (636 309)  LC_2 Logic Functioning bit
 (37 5)  (637 309)  (637 309)  LC_2 Logic Functioning bit
 (39 5)  (639 309)  (639 309)  LC_2 Logic Functioning bit
 (40 5)  (640 309)  (640 309)  LC_2 Logic Functioning bit
 (42 5)  (642 309)  (642 309)  LC_2 Logic Functioning bit
 (51 5)  (651 309)  (651 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (615 310)  (615 310)  routing T_12_19.sp4_v_b_21 <X> T_12_19.lc_trk_g1_5
 (16 6)  (616 310)  (616 310)  routing T_12_19.sp4_v_b_21 <X> T_12_19.lc_trk_g1_5
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 310)  (624 310)  routing T_12_19.bot_op_7 <X> T_12_19.lc_trk_g1_7
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 310)  (635 310)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (39 6)  (639 310)  (639 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (45 6)  (645 310)  (645 310)  LC_3 Logic Functioning bit
 (26 7)  (626 311)  (626 311)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 311)  (628 311)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 311)  (632 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (633 311)  (633 311)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_3
 (35 7)  (635 311)  (635 311)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_3
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (39 7)  (639 311)  (639 311)  LC_3 Logic Functioning bit
 (51 7)  (651 311)  (651 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (9 8)  (609 312)  (609 312)  routing T_12_19.sp4_h_l_41 <X> T_12_19.sp4_h_r_7
 (10 8)  (610 312)  (610 312)  routing T_12_19.sp4_h_l_41 <X> T_12_19.sp4_h_r_7
 (16 8)  (616 312)  (616 312)  routing T_12_19.sp4_v_b_33 <X> T_12_19.lc_trk_g2_1
 (17 8)  (617 312)  (617 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 312)  (618 312)  routing T_12_19.sp4_v_b_33 <X> T_12_19.lc_trk_g2_1
 (25 8)  (625 312)  (625 312)  routing T_12_19.wire_logic_cluster/lc_2/out <X> T_12_19.lc_trk_g2_2
 (9 9)  (609 313)  (609 313)  routing T_12_19.sp4_v_t_42 <X> T_12_19.sp4_v_b_7
 (18 9)  (618 313)  (618 313)  routing T_12_19.sp4_v_b_33 <X> T_12_19.lc_trk_g2_1
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (12 10)  (612 314)  (612 314)  routing T_12_19.sp4_v_t_45 <X> T_12_19.sp4_h_l_45
 (15 10)  (615 314)  (615 314)  routing T_12_19.sp4_h_l_24 <X> T_12_19.lc_trk_g2_5
 (16 10)  (616 314)  (616 314)  routing T_12_19.sp4_h_l_24 <X> T_12_19.lc_trk_g2_5
 (17 10)  (617 314)  (617 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (618 314)  (618 314)  routing T_12_19.sp4_h_l_24 <X> T_12_19.lc_trk_g2_5
 (21 10)  (621 314)  (621 314)  routing T_12_19.sp4_v_t_26 <X> T_12_19.lc_trk_g2_7
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (623 314)  (623 314)  routing T_12_19.sp4_v_t_26 <X> T_12_19.lc_trk_g2_7
 (28 10)  (628 314)  (628 314)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 314)  (634 314)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (38 10)  (638 314)  (638 314)  LC_5 Logic Functioning bit
 (41 10)  (641 314)  (641 314)  LC_5 Logic Functioning bit
 (43 10)  (643 314)  (643 314)  LC_5 Logic Functioning bit
 (11 11)  (611 315)  (611 315)  routing T_12_19.sp4_v_t_45 <X> T_12_19.sp4_h_l_45
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (621 315)  (621 315)  routing T_12_19.sp4_v_t_26 <X> T_12_19.lc_trk_g2_7
 (27 11)  (627 315)  (627 315)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 315)  (628 315)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 315)  (630 315)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 315)  (631 315)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 315)  (637 315)  LC_5 Logic Functioning bit
 (39 11)  (639 315)  (639 315)  LC_5 Logic Functioning bit
 (41 11)  (641 315)  (641 315)  LC_5 Logic Functioning bit
 (43 11)  (643 315)  (643 315)  LC_5 Logic Functioning bit
 (47 11)  (647 315)  (647 315)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (614 316)  (614 316)  routing T_12_19.sp4_v_t_21 <X> T_12_19.lc_trk_g3_0
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 316)  (618 316)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g3_1
 (21 12)  (621 316)  (621 316)  routing T_12_19.wire_logic_cluster/lc_3/out <X> T_12_19.lc_trk_g3_3
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (625 316)  (625 316)  routing T_12_19.sp4_v_b_26 <X> T_12_19.lc_trk_g3_2
 (14 13)  (614 317)  (614 317)  routing T_12_19.sp4_v_t_21 <X> T_12_19.lc_trk_g3_0
 (16 13)  (616 317)  (616 317)  routing T_12_19.sp4_v_t_21 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (623 317)  (623 317)  routing T_12_19.sp4_v_b_26 <X> T_12_19.lc_trk_g3_2
 (8 14)  (608 318)  (608 318)  routing T_12_19.sp4_v_t_47 <X> T_12_19.sp4_h_l_47
 (9 14)  (609 318)  (609 318)  routing T_12_19.sp4_v_t_47 <X> T_12_19.sp4_h_l_47
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (623 318)  (623 318)  routing T_12_19.sp4_h_r_31 <X> T_12_19.lc_trk_g3_7
 (24 14)  (624 318)  (624 318)  routing T_12_19.sp4_h_r_31 <X> T_12_19.lc_trk_g3_7
 (27 14)  (627 318)  (627 318)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 318)  (628 318)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 318)  (634 318)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 318)  (636 318)  LC_7 Logic Functioning bit
 (38 14)  (638 318)  (638 318)  LC_7 Logic Functioning bit
 (41 14)  (641 318)  (641 318)  LC_7 Logic Functioning bit
 (43 14)  (643 318)  (643 318)  LC_7 Logic Functioning bit
 (47 14)  (647 318)  (647 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (21 15)  (621 319)  (621 319)  routing T_12_19.sp4_h_r_31 <X> T_12_19.lc_trk_g3_7
 (26 15)  (626 319)  (626 319)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 319)  (627 319)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 319)  (630 319)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 319)  (631 319)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 319)  (637 319)  LC_7 Logic Functioning bit
 (39 15)  (639 319)  (639 319)  LC_7 Logic Functioning bit
 (41 15)  (641 319)  (641 319)  LC_7 Logic Functioning bit
 (43 15)  (643 319)  (643 319)  LC_7 Logic Functioning bit


LogicTile_13_19

 (14 0)  (668 304)  (668 304)  routing T_13_19.sp4_v_b_8 <X> T_13_19.lc_trk_g0_0
 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (679 304)  (679 304)  routing T_13_19.sp4_v_b_2 <X> T_13_19.lc_trk_g0_2
 (28 0)  (682 304)  (682 304)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 304)  (684 304)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (8 1)  (662 305)  (662 305)  routing T_13_19.sp4_h_r_1 <X> T_13_19.sp4_v_b_1
 (12 1)  (666 305)  (666 305)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_v_b_2
 (14 1)  (668 305)  (668 305)  routing T_13_19.sp4_v_b_8 <X> T_13_19.lc_trk_g0_0
 (16 1)  (670 305)  (670 305)  routing T_13_19.sp4_v_b_8 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (672 305)  (672 305)  routing T_13_19.sp4_r_v_b_34 <X> T_13_19.lc_trk_g0_1
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 305)  (677 305)  routing T_13_19.sp4_v_b_2 <X> T_13_19.lc_trk_g0_2
 (26 1)  (680 305)  (680 305)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 305)  (681 305)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 305)  (684 305)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (687 305)  (687 305)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.input_2_0
 (34 1)  (688 305)  (688 305)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.input_2_0
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (38 1)  (692 305)  (692 305)  LC_0 Logic Functioning bit
 (40 1)  (694 305)  (694 305)  LC_0 Logic Functioning bit
 (42 1)  (696 305)  (696 305)  LC_0 Logic Functioning bit
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (667 306)  (667 306)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_v_t_39
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (677 306)  (677 306)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g0_7
 (24 2)  (678 306)  (678 306)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g0_7
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 306)  (685 306)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (39 2)  (693 306)  (693 306)  LC_1 Logic Functioning bit
 (43 2)  (697 306)  (697 306)  LC_1 Logic Functioning bit
 (50 2)  (704 306)  (704 306)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (666 307)  (666 307)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_v_t_39
 (14 3)  (668 307)  (668 307)  routing T_13_19.sp12_h_r_20 <X> T_13_19.lc_trk_g0_4
 (16 3)  (670 307)  (670 307)  routing T_13_19.sp12_h_r_20 <X> T_13_19.lc_trk_g0_4
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (21 3)  (675 307)  (675 307)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g0_7
 (28 3)  (682 307)  (682 307)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (42 3)  (696 307)  (696 307)  LC_1 Logic Functioning bit
 (43 3)  (697 307)  (697 307)  LC_1 Logic Functioning bit
 (8 4)  (662 308)  (662 308)  routing T_13_19.sp4_v_b_4 <X> T_13_19.sp4_h_r_4
 (9 4)  (663 308)  (663 308)  routing T_13_19.sp4_v_b_4 <X> T_13_19.sp4_h_r_4
 (12 4)  (666 308)  (666 308)  routing T_13_19.sp4_v_b_5 <X> T_13_19.sp4_h_r_5
 (14 4)  (668 308)  (668 308)  routing T_13_19.sp4_v_b_8 <X> T_13_19.lc_trk_g1_0
 (15 4)  (669 308)  (669 308)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (16 4)  (670 308)  (670 308)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 308)  (672 308)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (21 4)  (675 308)  (675 308)  routing T_13_19.wire_logic_cluster/lc_3/out <X> T_13_19.lc_trk_g1_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 308)  (679 308)  routing T_13_19.wire_logic_cluster/lc_2/out <X> T_13_19.lc_trk_g1_2
 (26 4)  (680 308)  (680 308)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 308)  (681 308)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (45 4)  (699 308)  (699 308)  LC_2 Logic Functioning bit
 (52 4)  (706 308)  (706 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (4 5)  (658 309)  (658 309)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_h_r_3
 (6 5)  (660 309)  (660 309)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_h_r_3
 (11 5)  (665 309)  (665 309)  routing T_13_19.sp4_v_b_5 <X> T_13_19.sp4_h_r_5
 (14 5)  (668 309)  (668 309)  routing T_13_19.sp4_v_b_8 <X> T_13_19.lc_trk_g1_0
 (16 5)  (670 309)  (670 309)  routing T_13_19.sp4_v_b_8 <X> T_13_19.lc_trk_g1_0
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (672 309)  (672 309)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (682 309)  (682 309)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 309)  (686 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (688 309)  (688 309)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.input_2_2
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (38 5)  (692 309)  (692 309)  LC_2 Logic Functioning bit
 (41 5)  (695 309)  (695 309)  LC_2 Logic Functioning bit
 (43 5)  (697 309)  (697 309)  LC_2 Logic Functioning bit
 (8 6)  (662 310)  (662 310)  routing T_13_19.sp4_v_t_41 <X> T_13_19.sp4_h_l_41
 (9 6)  (663 310)  (663 310)  routing T_13_19.sp4_v_t_41 <X> T_13_19.sp4_h_l_41
 (21 6)  (675 310)  (675 310)  routing T_13_19.sp4_h_l_10 <X> T_13_19.lc_trk_g1_7
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (677 310)  (677 310)  routing T_13_19.sp4_h_l_10 <X> T_13_19.lc_trk_g1_7
 (24 6)  (678 310)  (678 310)  routing T_13_19.sp4_h_l_10 <X> T_13_19.lc_trk_g1_7
 (25 6)  (679 310)  (679 310)  routing T_13_19.sp4_v_b_6 <X> T_13_19.lc_trk_g1_6
 (26 6)  (680 310)  (680 310)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 310)  (688 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 310)  (689 310)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (45 6)  (699 310)  (699 310)  LC_3 Logic Functioning bit
 (46 6)  (700 310)  (700 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (706 310)  (706 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (707 310)  (707 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (9 7)  (663 311)  (663 311)  routing T_13_19.sp4_v_b_8 <X> T_13_19.sp4_v_t_41
 (10 7)  (664 311)  (664 311)  routing T_13_19.sp4_v_b_8 <X> T_13_19.sp4_v_t_41
 (21 7)  (675 311)  (675 311)  routing T_13_19.sp4_h_l_10 <X> T_13_19.lc_trk_g1_7
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (677 311)  (677 311)  routing T_13_19.sp4_v_b_6 <X> T_13_19.lc_trk_g1_6
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 311)  (686 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (688 311)  (688 311)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_3
 (35 7)  (689 311)  (689 311)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_3
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (38 7)  (692 311)  (692 311)  LC_3 Logic Functioning bit
 (41 7)  (695 311)  (695 311)  LC_3 Logic Functioning bit
 (43 7)  (697 311)  (697 311)  LC_3 Logic Functioning bit
 (46 7)  (700 311)  (700 311)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (701 311)  (701 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (702 311)  (702 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (705 311)  (705 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (666 312)  (666 312)  routing T_13_19.sp4_v_b_8 <X> T_13_19.sp4_h_r_8
 (15 8)  (669 312)  (669 312)  routing T_13_19.tnr_op_1 <X> T_13_19.lc_trk_g2_1
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (675 312)  (675 312)  routing T_13_19.sp4_v_t_22 <X> T_13_19.lc_trk_g2_3
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (677 312)  (677 312)  routing T_13_19.sp4_v_t_22 <X> T_13_19.lc_trk_g2_3
 (27 8)  (681 312)  (681 312)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 312)  (687 312)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 312)  (688 312)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 312)  (689 312)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.input_2_4
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (37 8)  (691 312)  (691 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (39 8)  (693 312)  (693 312)  LC_4 Logic Functioning bit
 (41 8)  (695 312)  (695 312)  LC_4 Logic Functioning bit
 (42 8)  (696 312)  (696 312)  LC_4 Logic Functioning bit
 (43 8)  (697 312)  (697 312)  LC_4 Logic Functioning bit
 (52 8)  (706 312)  (706 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (11 9)  (665 313)  (665 313)  routing T_13_19.sp4_v_b_8 <X> T_13_19.sp4_h_r_8
 (21 9)  (675 313)  (675 313)  routing T_13_19.sp4_v_t_22 <X> T_13_19.lc_trk_g2_3
 (26 9)  (680 313)  (680 313)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 313)  (681 313)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 313)  (686 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (688 313)  (688 313)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.input_2_4
 (35 9)  (689 313)  (689 313)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.input_2_4
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (40 9)  (694 313)  (694 313)  LC_4 Logic Functioning bit
 (41 9)  (695 313)  (695 313)  LC_4 Logic Functioning bit
 (42 9)  (696 313)  (696 313)  LC_4 Logic Functioning bit
 (43 9)  (697 313)  (697 313)  LC_4 Logic Functioning bit
 (15 10)  (669 314)  (669 314)  routing T_13_19.sp4_h_l_16 <X> T_13_19.lc_trk_g2_5
 (16 10)  (670 314)  (670 314)  routing T_13_19.sp4_h_l_16 <X> T_13_19.lc_trk_g2_5
 (17 10)  (671 314)  (671 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 314)  (677 314)  routing T_13_19.sp4_v_b_47 <X> T_13_19.lc_trk_g2_7
 (24 10)  (678 314)  (678 314)  routing T_13_19.sp4_v_b_47 <X> T_13_19.lc_trk_g2_7
 (27 10)  (681 314)  (681 314)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 314)  (682 314)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (39 10)  (693 314)  (693 314)  LC_5 Logic Functioning bit
 (40 10)  (694 314)  (694 314)  LC_5 Logic Functioning bit
 (50 10)  (704 314)  (704 314)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (706 314)  (706 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (12 11)  (666 315)  (666 315)  routing T_13_19.sp4_h_l_45 <X> T_13_19.sp4_v_t_45
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (672 315)  (672 315)  routing T_13_19.sp4_h_l_16 <X> T_13_19.lc_trk_g2_5
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 315)  (684 315)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 315)  (690 315)  LC_5 Logic Functioning bit
 (38 11)  (692 315)  (692 315)  LC_5 Logic Functioning bit
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (41 11)  (695 315)  (695 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (5 12)  (659 316)  (659 316)  routing T_13_19.sp4_v_b_3 <X> T_13_19.sp4_h_r_9
 (9 12)  (663 316)  (663 316)  routing T_13_19.sp4_v_t_47 <X> T_13_19.sp4_h_r_10
 (14 12)  (668 316)  (668 316)  routing T_13_19.sp4_v_t_21 <X> T_13_19.lc_trk_g3_0
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (4 13)  (658 317)  (658 317)  routing T_13_19.sp4_v_b_3 <X> T_13_19.sp4_h_r_9
 (6 13)  (660 317)  (660 317)  routing T_13_19.sp4_v_b_3 <X> T_13_19.sp4_h_r_9
 (9 13)  (663 317)  (663 317)  routing T_13_19.sp4_v_t_47 <X> T_13_19.sp4_v_b_10
 (11 13)  (665 317)  (665 317)  routing T_13_19.sp4_h_l_38 <X> T_13_19.sp4_h_r_11
 (13 13)  (667 317)  (667 317)  routing T_13_19.sp4_h_l_38 <X> T_13_19.sp4_h_r_11
 (14 13)  (668 317)  (668 317)  routing T_13_19.sp4_v_t_21 <X> T_13_19.lc_trk_g3_0
 (16 13)  (670 317)  (670 317)  routing T_13_19.sp4_v_t_21 <X> T_13_19.lc_trk_g3_0
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (672 317)  (672 317)  routing T_13_19.sp4_r_v_b_41 <X> T_13_19.lc_trk_g3_1
 (16 14)  (670 318)  (670 318)  routing T_13_19.sp4_v_t_16 <X> T_13_19.lc_trk_g3_5
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 318)  (672 318)  routing T_13_19.sp4_v_t_16 <X> T_13_19.lc_trk_g3_5
 (26 14)  (680 318)  (680 318)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 318)  (688 318)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (26 15)  (680 319)  (680 319)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 319)  (685 319)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (15 0)  (723 304)  (723 304)  routing T_14_19.top_op_1 <X> T_14_19.lc_trk_g0_1
 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (732 304)  (732 304)  routing T_14_19.top_op_3 <X> T_14_19.lc_trk_g0_3
 (26 0)  (734 304)  (734 304)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 304)  (739 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 304)  (743 304)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.input_2_0
 (37 0)  (745 304)  (745 304)  LC_0 Logic Functioning bit
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (45 0)  (753 304)  (753 304)  LC_0 Logic Functioning bit
 (9 1)  (717 305)  (717 305)  routing T_14_19.sp4_v_t_40 <X> T_14_19.sp4_v_b_1
 (10 1)  (718 305)  (718 305)  routing T_14_19.sp4_v_t_40 <X> T_14_19.sp4_v_b_1
 (11 1)  (719 305)  (719 305)  routing T_14_19.sp4_h_l_39 <X> T_14_19.sp4_h_r_2
 (15 1)  (723 305)  (723 305)  routing T_14_19.sp4_v_t_5 <X> T_14_19.lc_trk_g0_0
 (16 1)  (724 305)  (724 305)  routing T_14_19.sp4_v_t_5 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (726 305)  (726 305)  routing T_14_19.top_op_1 <X> T_14_19.lc_trk_g0_1
 (21 1)  (729 305)  (729 305)  routing T_14_19.top_op_3 <X> T_14_19.lc_trk_g0_3
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 305)  (732 305)  routing T_14_19.top_op_2 <X> T_14_19.lc_trk_g0_2
 (25 1)  (733 305)  (733 305)  routing T_14_19.top_op_2 <X> T_14_19.lc_trk_g0_2
 (26 1)  (734 305)  (734 305)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 305)  (735 305)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 305)  (738 305)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 305)  (741 305)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.input_2_0
 (35 1)  (743 305)  (743 305)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.input_2_0
 (36 1)  (744 305)  (744 305)  LC_0 Logic Functioning bit
 (37 1)  (745 305)  (745 305)  LC_0 Logic Functioning bit
 (38 1)  (746 305)  (746 305)  LC_0 Logic Functioning bit
 (42 1)  (750 305)  (750 305)  LC_0 Logic Functioning bit
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (729 306)  (729 306)  routing T_14_19.sp4_v_b_15 <X> T_14_19.lc_trk_g0_7
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (731 306)  (731 306)  routing T_14_19.sp4_v_b_15 <X> T_14_19.lc_trk_g0_7
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 306)  (739 306)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 306)  (745 306)  LC_1 Logic Functioning bit
 (41 2)  (749 306)  (749 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (45 2)  (753 306)  (753 306)  LC_1 Logic Functioning bit
 (21 3)  (729 307)  (729 307)  routing T_14_19.sp4_v_b_15 <X> T_14_19.lc_trk_g0_7
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 307)  (732 307)  routing T_14_19.top_op_6 <X> T_14_19.lc_trk_g0_6
 (25 3)  (733 307)  (733 307)  routing T_14_19.top_op_6 <X> T_14_19.lc_trk_g0_6
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 307)  (740 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (741 307)  (741 307)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.input_2_1
 (34 3)  (742 307)  (742 307)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.input_2_1
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (40 3)  (748 307)  (748 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (1 4)  (709 308)  (709 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (716 308)  (716 308)  routing T_14_19.sp4_v_b_4 <X> T_14_19.sp4_h_r_4
 (9 4)  (717 308)  (717 308)  routing T_14_19.sp4_v_b_4 <X> T_14_19.sp4_h_r_4
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (733 308)  (733 308)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g1_2
 (26 4)  (734 308)  (734 308)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (43 4)  (751 308)  (751 308)  LC_2 Logic Functioning bit
 (45 4)  (753 308)  (753 308)  LC_2 Logic Functioning bit
 (0 5)  (708 309)  (708 309)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_7/cen
 (1 5)  (709 309)  (709 309)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_7/cen
 (14 5)  (722 309)  (722 309)  routing T_14_19.top_op_0 <X> T_14_19.lc_trk_g1_0
 (15 5)  (723 309)  (723 309)  routing T_14_19.top_op_0 <X> T_14_19.lc_trk_g1_0
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (734 309)  (734 309)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 309)  (735 309)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 309)  (740 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (741 309)  (741 309)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.input_2_2
 (34 5)  (742 309)  (742 309)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.input_2_2
 (36 5)  (744 309)  (744 309)  LC_2 Logic Functioning bit
 (38 5)  (746 309)  (746 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (43 5)  (751 309)  (751 309)  LC_2 Logic Functioning bit
 (19 6)  (727 310)  (727 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 310)  (738 310)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 310)  (745 310)  LC_3 Logic Functioning bit
 (39 6)  (747 310)  (747 310)  LC_3 Logic Functioning bit
 (45 6)  (753 310)  (753 310)  LC_3 Logic Functioning bit
 (9 7)  (717 311)  (717 311)  routing T_14_19.sp4_v_b_4 <X> T_14_19.sp4_v_t_41
 (26 7)  (734 311)  (734 311)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 311)  (740 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (742 311)  (742 311)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.input_2_3
 (35 7)  (743 311)  (743 311)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.input_2_3
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (39 7)  (747 311)  (747 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (12 8)  (720 312)  (720 312)  routing T_14_19.sp4_v_t_45 <X> T_14_19.sp4_h_r_8
 (26 8)  (734 312)  (734 312)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 312)  (742 312)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 312)  (745 312)  LC_4 Logic Functioning bit
 (39 8)  (747 312)  (747 312)  LC_4 Logic Functioning bit
 (45 8)  (753 312)  (753 312)  LC_4 Logic Functioning bit
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (731 313)  (731 313)  routing T_14_19.sp12_v_t_9 <X> T_14_19.lc_trk_g2_2
 (26 9)  (734 313)  (734 313)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 313)  (735 313)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 313)  (738 313)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 313)  (740 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (741 313)  (741 313)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_4
 (34 9)  (742 313)  (742 313)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_4
 (35 9)  (743 313)  (743 313)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_4
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (37 9)  (745 313)  (745 313)  LC_4 Logic Functioning bit
 (38 9)  (746 313)  (746 313)  LC_4 Logic Functioning bit
 (42 9)  (750 313)  (750 313)  LC_4 Logic Functioning bit
 (8 10)  (716 314)  (716 314)  routing T_14_19.sp4_v_t_42 <X> T_14_19.sp4_h_l_42
 (9 10)  (717 314)  (717 314)  routing T_14_19.sp4_v_t_42 <X> T_14_19.sp4_h_l_42
 (11 10)  (719 314)  (719 314)  routing T_14_19.sp4_h_l_38 <X> T_14_19.sp4_v_t_45
 (21 10)  (729 314)  (729 314)  routing T_14_19.wire_logic_cluster/lc_7/out <X> T_14_19.lc_trk_g2_7
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 314)  (733 314)  routing T_14_19.wire_logic_cluster/lc_6/out <X> T_14_19.lc_trk_g2_6
 (26 10)  (734 314)  (734 314)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 314)  (735 314)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 314)  (743 314)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.input_2_5
 (37 10)  (745 314)  (745 314)  LC_5 Logic Functioning bit
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (45 10)  (753 314)  (753 314)  LC_5 Logic Functioning bit
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 315)  (739 315)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 315)  (740 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 315)  (741 315)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.input_2_5
 (34 11)  (742 315)  (742 315)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.input_2_5
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (39 11)  (747 315)  (747 315)  LC_5 Logic Functioning bit
 (43 11)  (751 315)  (751 315)  LC_5 Logic Functioning bit
 (52 11)  (760 315)  (760 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (722 316)  (722 316)  routing T_14_19.wire_logic_cluster/lc_0/out <X> T_14_19.lc_trk_g3_0
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 316)  (726 316)  routing T_14_19.wire_logic_cluster/lc_1/out <X> T_14_19.lc_trk_g3_1
 (21 12)  (729 316)  (729 316)  routing T_14_19.wire_logic_cluster/lc_3/out <X> T_14_19.lc_trk_g3_3
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (734 316)  (734 316)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 316)  (738 316)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 316)  (741 316)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 316)  (743 316)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.input_2_6
 (37 12)  (745 316)  (745 316)  LC_6 Logic Functioning bit
 (42 12)  (750 316)  (750 316)  LC_6 Logic Functioning bit
 (45 12)  (753 316)  (753 316)  LC_6 Logic Functioning bit
 (6 13)  (714 317)  (714 317)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_h_r_9
 (8 13)  (716 317)  (716 317)  routing T_14_19.sp4_h_r_10 <X> T_14_19.sp4_v_b_10
 (17 13)  (725 317)  (725 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (731 317)  (731 317)  routing T_14_19.sp12_v_b_18 <X> T_14_19.lc_trk_g3_2
 (25 13)  (733 317)  (733 317)  routing T_14_19.sp12_v_b_18 <X> T_14_19.lc_trk_g3_2
 (26 13)  (734 317)  (734 317)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 317)  (735 317)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 317)  (738 317)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 317)  (739 317)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 317)  (740 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (743 317)  (743 317)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.input_2_6
 (36 13)  (744 317)  (744 317)  LC_6 Logic Functioning bit
 (37 13)  (745 317)  (745 317)  LC_6 Logic Functioning bit
 (39 13)  (747 317)  (747 317)  LC_6 Logic Functioning bit
 (43 13)  (751 317)  (751 317)  LC_6 Logic Functioning bit
 (13 14)  (721 318)  (721 318)  routing T_14_19.sp4_h_r_11 <X> T_14_19.sp4_v_t_46
 (14 14)  (722 318)  (722 318)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g3_4
 (21 14)  (729 318)  (729 318)  routing T_14_19.sp4_v_t_18 <X> T_14_19.lc_trk_g3_7
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (731 318)  (731 318)  routing T_14_19.sp4_v_t_18 <X> T_14_19.lc_trk_g3_7
 (26 14)  (734 318)  (734 318)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 318)  (735 318)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 318)  (738 318)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 318)  (741 318)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 318)  (745 318)  LC_7 Logic Functioning bit
 (39 14)  (747 318)  (747 318)  LC_7 Logic Functioning bit
 (45 14)  (753 318)  (753 318)  LC_7 Logic Functioning bit
 (12 15)  (720 319)  (720 319)  routing T_14_19.sp4_h_r_11 <X> T_14_19.sp4_v_t_46
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (730 319)  (730 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 319)  (733 319)  routing T_14_19.sp4_r_v_b_46 <X> T_14_19.lc_trk_g3_6
 (26 15)  (734 319)  (734 319)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 319)  (738 319)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 319)  (739 319)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 319)  (740 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (741 319)  (741 319)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.input_2_7
 (34 15)  (742 319)  (742 319)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.input_2_7
 (35 15)  (743 319)  (743 319)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.input_2_7
 (36 15)  (744 319)  (744 319)  LC_7 Logic Functioning bit
 (37 15)  (745 319)  (745 319)  LC_7 Logic Functioning bit
 (39 15)  (747 319)  (747 319)  LC_7 Logic Functioning bit
 (43 15)  (751 319)  (751 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (0 0)  (762 304)  (762 304)  Negative Clock bit

 (12 0)  (774 304)  (774 304)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_h_r_2
 (28 0)  (790 304)  (790 304)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 304)  (792 304)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 304)  (793 304)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 304)  (798 304)  LC_0 Logic Functioning bit
 (37 0)  (799 304)  (799 304)  LC_0 Logic Functioning bit
 (38 0)  (800 304)  (800 304)  LC_0 Logic Functioning bit
 (39 0)  (801 304)  (801 304)  LC_0 Logic Functioning bit
 (40 0)  (802 304)  (802 304)  LC_0 Logic Functioning bit
 (42 0)  (804 304)  (804 304)  LC_0 Logic Functioning bit
 (8 1)  (770 305)  (770 305)  routing T_15_19.sp4_h_r_1 <X> T_15_19.sp4_v_b_1
 (11 1)  (773 305)  (773 305)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_h_r_2
 (13 1)  (775 305)  (775 305)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_h_r_2
 (28 1)  (790 305)  (790 305)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 305)  (792 305)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 305)  (793 305)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (795 305)  (795 305)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.input_2_0
 (35 1)  (797 305)  (797 305)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.input_2_0
 (36 1)  (798 305)  (798 305)  LC_0 Logic Functioning bit
 (38 1)  (800 305)  (800 305)  LC_0 Logic Functioning bit
 (39 1)  (801 305)  (801 305)  LC_0 Logic Functioning bit
 (40 1)  (802 305)  (802 305)  LC_0 Logic Functioning bit
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (765 306)  (765 306)  routing T_15_19.sp12_v_t_23 <X> T_15_19.sp12_h_l_23
 (10 2)  (772 306)  (772 306)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_h_l_36
 (11 2)  (773 306)  (773 306)  routing T_15_19.sp4_v_b_11 <X> T_15_19.sp4_v_t_39
 (22 2)  (784 306)  (784 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (785 306)  (785 306)  routing T_15_19.sp4_h_r_7 <X> T_15_19.lc_trk_g0_7
 (24 2)  (786 306)  (786 306)  routing T_15_19.sp4_h_r_7 <X> T_15_19.lc_trk_g0_7
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 306)  (792 306)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 306)  (793 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (37 2)  (799 306)  (799 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (40 2)  (802 306)  (802 306)  LC_1 Logic Functioning bit
 (42 2)  (804 306)  (804 306)  LC_1 Logic Functioning bit
 (45 2)  (807 306)  (807 306)  LC_1 Logic Functioning bit
 (50 2)  (812 306)  (812 306)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (814 306)  (814 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (12 3)  (774 307)  (774 307)  routing T_15_19.sp4_v_b_11 <X> T_15_19.sp4_v_t_39
 (15 3)  (777 307)  (777 307)  routing T_15_19.sp4_v_t_9 <X> T_15_19.lc_trk_g0_4
 (16 3)  (778 307)  (778 307)  routing T_15_19.sp4_v_t_9 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (783 307)  (783 307)  routing T_15_19.sp4_h_r_7 <X> T_15_19.lc_trk_g0_7
 (28 3)  (790 307)  (790 307)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 307)  (792 307)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 307)  (793 307)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (37 3)  (799 307)  (799 307)  LC_1 Logic Functioning bit
 (39 3)  (801 307)  (801 307)  LC_1 Logic Functioning bit
 (45 3)  (807 307)  (807 307)  LC_1 Logic Functioning bit
 (52 3)  (814 307)  (814 307)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (53 3)  (815 307)  (815 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (762 308)  (762 308)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_7/cen
 (1 4)  (763 308)  (763 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (762 309)  (762 309)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_7/cen
 (1 5)  (763 309)  (763 309)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_7/cen
 (8 5)  (770 309)  (770 309)  routing T_15_19.sp4_h_r_4 <X> T_15_19.sp4_v_b_4
 (4 6)  (766 310)  (766 310)  routing T_15_19.sp4_v_b_3 <X> T_15_19.sp4_v_t_38
 (12 6)  (774 310)  (774 310)  routing T_15_19.sp4_v_b_5 <X> T_15_19.sp4_h_l_40
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 310)  (792 310)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 310)  (793 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 310)  (795 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 310)  (796 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 310)  (797 310)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.input_2_3
 (38 6)  (800 310)  (800 310)  LC_3 Logic Functioning bit
 (28 7)  (790 311)  (790 311)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 311)  (792 311)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 311)  (794 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (795 311)  (795 311)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.input_2_3
 (34 7)  (796 311)  (796 311)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.input_2_3
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (37 7)  (799 311)  (799 311)  LC_3 Logic Functioning bit
 (38 7)  (800 311)  (800 311)  LC_3 Logic Functioning bit
 (39 7)  (801 311)  (801 311)  LC_3 Logic Functioning bit
 (40 7)  (802 311)  (802 311)  LC_3 Logic Functioning bit
 (42 7)  (804 311)  (804 311)  LC_3 Logic Functioning bit
 (43 7)  (805 311)  (805 311)  LC_3 Logic Functioning bit
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 312)  (780 312)  routing T_15_19.wire_logic_cluster/lc_1/out <X> T_15_19.lc_trk_g2_1
 (25 8)  (787 312)  (787 312)  routing T_15_19.sp4_h_r_34 <X> T_15_19.lc_trk_g2_2
 (26 8)  (788 312)  (788 312)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 312)  (790 312)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 312)  (795 312)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (37 8)  (799 312)  (799 312)  LC_4 Logic Functioning bit
 (42 8)  (804 312)  (804 312)  LC_4 Logic Functioning bit
 (43 8)  (805 312)  (805 312)  LC_4 Logic Functioning bit
 (45 8)  (807 312)  (807 312)  LC_4 Logic Functioning bit
 (50 8)  (812 312)  (812 312)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (814 312)  (814 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (776 313)  (776 313)  routing T_15_19.sp4_r_v_b_32 <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (19 9)  (781 313)  (781 313)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 313)  (785 313)  routing T_15_19.sp4_h_r_34 <X> T_15_19.lc_trk_g2_2
 (24 9)  (786 313)  (786 313)  routing T_15_19.sp4_h_r_34 <X> T_15_19.lc_trk_g2_2
 (28 9)  (790 313)  (790 313)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (37 9)  (799 313)  (799 313)  LC_4 Logic Functioning bit
 (40 9)  (802 313)  (802 313)  LC_4 Logic Functioning bit
 (42 9)  (804 313)  (804 313)  LC_4 Logic Functioning bit
 (43 9)  (805 313)  (805 313)  LC_4 Logic Functioning bit
 (45 9)  (807 313)  (807 313)  LC_4 Logic Functioning bit
 (52 9)  (814 313)  (814 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (776 314)  (776 314)  routing T_15_19.wire_logic_cluster/lc_4/out <X> T_15_19.lc_trk_g2_4
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 314)  (780 314)  routing T_15_19.wire_logic_cluster/lc_5/out <X> T_15_19.lc_trk_g2_5
 (21 10)  (783 314)  (783 314)  routing T_15_19.wire_logic_cluster/lc_7/out <X> T_15_19.lc_trk_g2_7
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (790 314)  (790 314)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 314)  (795 314)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 314)  (798 314)  LC_5 Logic Functioning bit
 (37 10)  (799 314)  (799 314)  LC_5 Logic Functioning bit
 (38 10)  (800 314)  (800 314)  LC_5 Logic Functioning bit
 (39 10)  (801 314)  (801 314)  LC_5 Logic Functioning bit
 (40 10)  (802 314)  (802 314)  LC_5 Logic Functioning bit
 (42 10)  (804 314)  (804 314)  LC_5 Logic Functioning bit
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (785 315)  (785 315)  routing T_15_19.sp12_v_b_14 <X> T_15_19.lc_trk_g2_6
 (30 11)  (792 315)  (792 315)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (37 11)  (799 315)  (799 315)  LC_5 Logic Functioning bit
 (38 11)  (800 315)  (800 315)  LC_5 Logic Functioning bit
 (39 11)  (801 315)  (801 315)  LC_5 Logic Functioning bit
 (40 11)  (802 315)  (802 315)  LC_5 Logic Functioning bit
 (42 11)  (804 315)  (804 315)  LC_5 Logic Functioning bit
 (8 12)  (770 316)  (770 316)  routing T_15_19.sp4_h_l_47 <X> T_15_19.sp4_h_r_10
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_v_t_30 <X> T_15_19.lc_trk_g3_3
 (24 12)  (786 316)  (786 316)  routing T_15_19.sp4_v_t_30 <X> T_15_19.lc_trk_g3_3
 (26 12)  (788 316)  (788 316)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 316)  (795 316)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 316)  (798 316)  LC_6 Logic Functioning bit
 (38 12)  (800 316)  (800 316)  LC_6 Logic Functioning bit
 (42 12)  (804 316)  (804 316)  LC_6 Logic Functioning bit
 (43 12)  (805 316)  (805 316)  LC_6 Logic Functioning bit
 (50 12)  (812 316)  (812 316)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (767 317)  (767 317)  routing T_15_19.sp4_h_r_9 <X> T_15_19.sp4_v_b_9
 (27 13)  (789 317)  (789 317)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 317)  (790 317)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (799 317)  (799 317)  LC_6 Logic Functioning bit
 (39 13)  (801 317)  (801 317)  LC_6 Logic Functioning bit
 (42 13)  (804 317)  (804 317)  LC_6 Logic Functioning bit
 (43 13)  (805 317)  (805 317)  LC_6 Logic Functioning bit
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (766 318)  (766 318)  routing T_15_19.sp4_h_r_3 <X> T_15_19.sp4_v_t_44
 (6 14)  (768 318)  (768 318)  routing T_15_19.sp4_h_r_3 <X> T_15_19.sp4_v_t_44
 (14 14)  (776 318)  (776 318)  routing T_15_19.wire_logic_cluster/lc_4/out <X> T_15_19.lc_trk_g3_4
 (17 14)  (779 318)  (779 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (788 318)  (788 318)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 318)  (790 318)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 318)  (792 318)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 318)  (793 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 318)  (796 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (38 14)  (800 318)  (800 318)  LC_7 Logic Functioning bit
 (45 14)  (807 318)  (807 318)  LC_7 Logic Functioning bit
 (50 14)  (812 318)  (812 318)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (814 318)  (814 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (763 319)  (763 319)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (5 15)  (767 319)  (767 319)  routing T_15_19.sp4_h_r_3 <X> T_15_19.sp4_v_t_44
 (8 15)  (770 319)  (770 319)  routing T_15_19.sp4_v_b_7 <X> T_15_19.sp4_v_t_47
 (10 15)  (772 319)  (772 319)  routing T_15_19.sp4_v_b_7 <X> T_15_19.sp4_v_t_47
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (780 319)  (780 319)  routing T_15_19.sp4_r_v_b_45 <X> T_15_19.lc_trk_g3_5
 (21 15)  (783 319)  (783 319)  routing T_15_19.sp4_r_v_b_47 <X> T_15_19.lc_trk_g3_7
 (27 15)  (789 319)  (789 319)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 319)  (790 319)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 319)  (791 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 319)  (792 319)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 319)  (793 319)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 319)  (798 319)  LC_7 Logic Functioning bit
 (37 15)  (799 319)  (799 319)  LC_7 Logic Functioning bit
 (38 15)  (800 319)  (800 319)  LC_7 Logic Functioning bit
 (41 15)  (803 319)  (803 319)  LC_7 Logic Functioning bit
 (42 15)  (804 319)  (804 319)  LC_7 Logic Functioning bit
 (43 15)  (805 319)  (805 319)  LC_7 Logic Functioning bit
 (45 15)  (807 319)  (807 319)  LC_7 Logic Functioning bit
 (52 15)  (814 319)  (814 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_19

 (14 0)  (830 304)  (830 304)  routing T_16_19.sp4_h_r_8 <X> T_16_19.lc_trk_g0_0
 (26 0)  (842 304)  (842 304)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 304)  (844 304)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (42 0)  (858 304)  (858 304)  LC_0 Logic Functioning bit
 (43 0)  (859 304)  (859 304)  LC_0 Logic Functioning bit
 (44 0)  (860 304)  (860 304)  LC_0 Logic Functioning bit
 (45 0)  (861 304)  (861 304)  LC_0 Logic Functioning bit
 (9 1)  (825 305)  (825 305)  routing T_16_19.sp4_v_t_40 <X> T_16_19.sp4_v_b_1
 (10 1)  (826 305)  (826 305)  routing T_16_19.sp4_v_t_40 <X> T_16_19.sp4_v_b_1
 (15 1)  (831 305)  (831 305)  routing T_16_19.sp4_h_r_8 <X> T_16_19.lc_trk_g0_0
 (16 1)  (832 305)  (832 305)  routing T_16_19.sp4_h_r_8 <X> T_16_19.lc_trk_g0_0
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (841 305)  (841 305)  routing T_16_19.sp4_r_v_b_33 <X> T_16_19.lc_trk_g0_2
 (26 1)  (842 305)  (842 305)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 305)  (843 305)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 305)  (844 305)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (851 305)  (851 305)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.input_2_0
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (42 1)  (858 305)  (858 305)  LC_0 Logic Functioning bit
 (49 1)  (865 305)  (865 305)  Carry_In_Mux bit 

 (53 1)  (869 305)  (869 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (822 306)  (822 306)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_v_t_37
 (14 2)  (830 306)  (830 306)  routing T_16_19.sp4_h_l_9 <X> T_16_19.lc_trk_g0_4
 (15 2)  (831 306)  (831 306)  routing T_16_19.sp4_h_r_5 <X> T_16_19.lc_trk_g0_5
 (16 2)  (832 306)  (832 306)  routing T_16_19.sp4_h_r_5 <X> T_16_19.lc_trk_g0_5
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (837 306)  (837 306)  routing T_16_19.sp12_h_l_4 <X> T_16_19.lc_trk_g0_7
 (22 2)  (838 306)  (838 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (840 306)  (840 306)  routing T_16_19.sp12_h_l_4 <X> T_16_19.lc_trk_g0_7
 (25 2)  (841 306)  (841 306)  routing T_16_19.sp4_h_r_14 <X> T_16_19.lc_trk_g0_6
 (26 2)  (842 306)  (842 306)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 306)  (843 306)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 306)  (844 306)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 306)  (852 306)  LC_1 Logic Functioning bit
 (39 2)  (855 306)  (855 306)  LC_1 Logic Functioning bit
 (41 2)  (857 306)  (857 306)  LC_1 Logic Functioning bit
 (43 2)  (859 306)  (859 306)  LC_1 Logic Functioning bit
 (44 2)  (860 306)  (860 306)  LC_1 Logic Functioning bit
 (45 2)  (861 306)  (861 306)  LC_1 Logic Functioning bit
 (1 3)  (817 307)  (817 307)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (4 3)  (820 307)  (820 307)  routing T_16_19.sp4_h_r_4 <X> T_16_19.sp4_h_l_37
 (5 3)  (821 307)  (821 307)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_v_t_37
 (6 3)  (822 307)  (822 307)  routing T_16_19.sp4_h_r_4 <X> T_16_19.sp4_h_l_37
 (8 3)  (824 307)  (824 307)  routing T_16_19.sp4_h_r_1 <X> T_16_19.sp4_v_t_36
 (9 3)  (825 307)  (825 307)  routing T_16_19.sp4_h_r_1 <X> T_16_19.sp4_v_t_36
 (14 3)  (830 307)  (830 307)  routing T_16_19.sp4_h_l_9 <X> T_16_19.lc_trk_g0_4
 (15 3)  (831 307)  (831 307)  routing T_16_19.sp4_h_l_9 <X> T_16_19.lc_trk_g0_4
 (16 3)  (832 307)  (832 307)  routing T_16_19.sp4_h_l_9 <X> T_16_19.lc_trk_g0_4
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (834 307)  (834 307)  routing T_16_19.sp4_h_r_5 <X> T_16_19.lc_trk_g0_5
 (21 3)  (837 307)  (837 307)  routing T_16_19.sp12_h_l_4 <X> T_16_19.lc_trk_g0_7
 (22 3)  (838 307)  (838 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (839 307)  (839 307)  routing T_16_19.sp4_h_r_14 <X> T_16_19.lc_trk_g0_6
 (24 3)  (840 307)  (840 307)  routing T_16_19.sp4_h_r_14 <X> T_16_19.lc_trk_g0_6
 (26 3)  (842 307)  (842 307)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 307)  (848 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (849 307)  (849 307)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.input_2_1
 (37 3)  (853 307)  (853 307)  LC_1 Logic Functioning bit
 (39 3)  (855 307)  (855 307)  LC_1 Logic Functioning bit
 (41 3)  (857 307)  (857 307)  LC_1 Logic Functioning bit
 (42 3)  (858 307)  (858 307)  LC_1 Logic Functioning bit
 (47 3)  (863 307)  (863 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (817 308)  (817 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (821 308)  (821 308)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_h_r_3
 (21 4)  (837 308)  (837 308)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g1_3
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (839 308)  (839 308)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g1_3
 (24 4)  (840 308)  (840 308)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g1_3
 (28 4)  (844 308)  (844 308)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (851 308)  (851 308)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.input_2_2
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (39 4)  (855 308)  (855 308)  LC_2 Logic Functioning bit
 (41 4)  (857 308)  (857 308)  LC_2 Logic Functioning bit
 (42 4)  (858 308)  (858 308)  LC_2 Logic Functioning bit
 (43 4)  (859 308)  (859 308)  LC_2 Logic Functioning bit
 (44 4)  (860 308)  (860 308)  LC_2 Logic Functioning bit
 (45 4)  (861 308)  (861 308)  LC_2 Logic Functioning bit
 (46 4)  (862 308)  (862 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (816 309)  (816 309)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (1 5)  (817 309)  (817 309)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (4 5)  (820 309)  (820 309)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_h_r_3
 (6 5)  (822 309)  (822 309)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_h_r_3
 (21 5)  (837 309)  (837 309)  routing T_16_19.sp4_h_r_19 <X> T_16_19.lc_trk_g1_3
 (28 5)  (844 309)  (844 309)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 309)  (848 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (39 5)  (855 309)  (855 309)  LC_2 Logic Functioning bit
 (42 5)  (858 309)  (858 309)  LC_2 Logic Functioning bit
 (3 6)  (819 310)  (819 310)  routing T_16_19.sp12_h_r_0 <X> T_16_19.sp12_v_t_23
 (4 6)  (820 310)  (820 310)  routing T_16_19.sp4_h_r_3 <X> T_16_19.sp4_v_t_38
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 310)  (834 310)  routing T_16_19.wire_logic_cluster/lc_5/out <X> T_16_19.lc_trk_g1_5
 (21 6)  (837 310)  (837 310)  routing T_16_19.wire_logic_cluster/lc_7/out <X> T_16_19.lc_trk_g1_7
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (842 310)  (842 310)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 310)  (844 310)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 310)  (852 310)  LC_3 Logic Functioning bit
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (41 6)  (857 310)  (857 310)  LC_3 Logic Functioning bit
 (43 6)  (859 310)  (859 310)  LC_3 Logic Functioning bit
 (44 6)  (860 310)  (860 310)  LC_3 Logic Functioning bit
 (45 6)  (861 310)  (861 310)  LC_3 Logic Functioning bit
 (46 6)  (862 310)  (862 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (819 311)  (819 311)  routing T_16_19.sp12_h_r_0 <X> T_16_19.sp12_v_t_23
 (5 7)  (821 311)  (821 311)  routing T_16_19.sp4_h_r_3 <X> T_16_19.sp4_v_t_38
 (10 7)  (826 311)  (826 311)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_v_t_41
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 311)  (846 311)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (849 311)  (849 311)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.input_2_3
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (39 7)  (855 311)  (855 311)  LC_3 Logic Functioning bit
 (41 7)  (857 311)  (857 311)  LC_3 Logic Functioning bit
 (42 7)  (858 311)  (858 311)  LC_3 Logic Functioning bit
 (14 8)  (830 312)  (830 312)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g2_0
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 312)  (844 312)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (851 312)  (851 312)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.input_2_4
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (39 8)  (855 312)  (855 312)  LC_4 Logic Functioning bit
 (41 8)  (857 312)  (857 312)  LC_4 Logic Functioning bit
 (42 8)  (858 312)  (858 312)  LC_4 Logic Functioning bit
 (43 8)  (859 312)  (859 312)  LC_4 Logic Functioning bit
 (44 8)  (860 312)  (860 312)  LC_4 Logic Functioning bit
 (45 8)  (861 312)  (861 312)  LC_4 Logic Functioning bit
 (14 9)  (830 313)  (830 313)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g2_0
 (15 9)  (831 313)  (831 313)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g2_0
 (16 9)  (832 313)  (832 313)  routing T_16_19.sp4_h_r_40 <X> T_16_19.lc_trk_g2_0
 (17 9)  (833 313)  (833 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (842 313)  (842 313)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 313)  (848 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (849 313)  (849 313)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.input_2_4
 (39 9)  (855 313)  (855 313)  LC_4 Logic Functioning bit
 (42 9)  (858 313)  (858 313)  LC_4 Logic Functioning bit
 (48 9)  (864 313)  (864 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (830 314)  (830 314)  routing T_16_19.wire_logic_cluster/lc_4/out <X> T_16_19.lc_trk_g2_4
 (15 10)  (831 314)  (831 314)  routing T_16_19.sp4_h_l_24 <X> T_16_19.lc_trk_g2_5
 (16 10)  (832 314)  (832 314)  routing T_16_19.sp4_h_l_24 <X> T_16_19.lc_trk_g2_5
 (17 10)  (833 314)  (833 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (834 314)  (834 314)  routing T_16_19.sp4_h_l_24 <X> T_16_19.lc_trk_g2_5
 (25 10)  (841 314)  (841 314)  routing T_16_19.wire_logic_cluster/lc_6/out <X> T_16_19.lc_trk_g2_6
 (26 10)  (842 314)  (842 314)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 314)  (843 314)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 314)  (846 314)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (39 10)  (855 314)  (855 314)  LC_5 Logic Functioning bit
 (41 10)  (857 314)  (857 314)  LC_5 Logic Functioning bit
 (43 10)  (859 314)  (859 314)  LC_5 Logic Functioning bit
 (44 10)  (860 314)  (860 314)  LC_5 Logic Functioning bit
 (45 10)  (861 314)  (861 314)  LC_5 Logic Functioning bit
 (8 11)  (824 315)  (824 315)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_v_t_42
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (842 315)  (842 315)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 315)  (844 315)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (849 315)  (849 315)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.input_2_5
 (37 11)  (853 315)  (853 315)  LC_5 Logic Functioning bit
 (39 11)  (855 315)  (855 315)  LC_5 Logic Functioning bit
 (41 11)  (857 315)  (857 315)  LC_5 Logic Functioning bit
 (42 11)  (858 315)  (858 315)  LC_5 Logic Functioning bit
 (47 11)  (863 315)  (863 315)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (3 12)  (819 316)  (819 316)  routing T_16_19.sp12_v_b_1 <X> T_16_19.sp12_h_r_1
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 316)  (834 316)  routing T_16_19.wire_logic_cluster/lc_1/out <X> T_16_19.lc_trk_g3_1
 (21 12)  (837 316)  (837 316)  routing T_16_19.wire_logic_cluster/lc_3/out <X> T_16_19.lc_trk_g3_3
 (22 12)  (838 316)  (838 316)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (28 12)  (844 316)  (844 316)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (851 316)  (851 316)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_6
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (39 12)  (855 316)  (855 316)  LC_6 Logic Functioning bit
 (41 12)  (857 316)  (857 316)  LC_6 Logic Functioning bit
 (42 12)  (858 316)  (858 316)  LC_6 Logic Functioning bit
 (43 12)  (859 316)  (859 316)  LC_6 Logic Functioning bit
 (44 12)  (860 316)  (860 316)  LC_6 Logic Functioning bit
 (45 12)  (861 316)  (861 316)  LC_6 Logic Functioning bit
 (3 13)  (819 317)  (819 317)  routing T_16_19.sp12_v_b_1 <X> T_16_19.sp12_h_r_1
 (11 13)  (827 317)  (827 317)  routing T_16_19.sp4_h_l_46 <X> T_16_19.sp4_h_r_11
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 317)  (848 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (849 317)  (849 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_6
 (35 13)  (851 317)  (851 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_6
 (39 13)  (855 317)  (855 317)  LC_6 Logic Functioning bit
 (42 13)  (858 317)  (858 317)  LC_6 Logic Functioning bit
 (46 13)  (862 317)  (862 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (10 14)  (826 318)  (826 318)  routing T_16_19.sp4_v_b_5 <X> T_16_19.sp4_h_l_47
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (843 318)  (843 318)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 318)  (846 318)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (851 318)  (851 318)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.input_2_7
 (36 14)  (852 318)  (852 318)  LC_7 Logic Functioning bit
 (37 14)  (853 318)  (853 318)  LC_7 Logic Functioning bit
 (39 14)  (855 318)  (855 318)  LC_7 Logic Functioning bit
 (43 14)  (859 318)  (859 318)  LC_7 Logic Functioning bit
 (45 14)  (861 318)  (861 318)  LC_7 Logic Functioning bit
 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 319)  (841 319)  routing T_16_19.sp4_r_v_b_46 <X> T_16_19.lc_trk_g3_6
 (28 15)  (844 319)  (844 319)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 319)  (846 319)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 319)  (848 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (849 319)  (849 319)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.input_2_7
 (37 15)  (853 319)  (853 319)  LC_7 Logic Functioning bit
 (41 15)  (857 319)  (857 319)  LC_7 Logic Functioning bit
 (42 15)  (858 319)  (858 319)  LC_7 Logic Functioning bit
 (43 15)  (859 319)  (859 319)  LC_7 Logic Functioning bit
 (48 15)  (864 319)  (864 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_19

 (8 0)  (882 304)  (882 304)  routing T_17_19.sp4_h_l_40 <X> T_17_19.sp4_h_r_1
 (10 0)  (884 304)  (884 304)  routing T_17_19.sp4_h_l_40 <X> T_17_19.sp4_h_r_1
 (12 0)  (886 304)  (886 304)  routing T_17_19.sp4_h_l_46 <X> T_17_19.sp4_h_r_2
 (14 0)  (888 304)  (888 304)  routing T_17_19.sp4_h_r_8 <X> T_17_19.lc_trk_g0_0
 (15 0)  (889 304)  (889 304)  routing T_17_19.sp4_h_r_9 <X> T_17_19.lc_trk_g0_1
 (16 0)  (890 304)  (890 304)  routing T_17_19.sp4_h_r_9 <X> T_17_19.lc_trk_g0_1
 (17 0)  (891 304)  (891 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (892 304)  (892 304)  routing T_17_19.sp4_h_r_9 <X> T_17_19.lc_trk_g0_1
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 304)  (907 304)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 304)  (908 304)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 304)  (910 304)  LC_0 Logic Functioning bit
 (37 0)  (911 304)  (911 304)  LC_0 Logic Functioning bit
 (38 0)  (912 304)  (912 304)  LC_0 Logic Functioning bit
 (39 0)  (913 304)  (913 304)  LC_0 Logic Functioning bit
 (41 0)  (915 304)  (915 304)  LC_0 Logic Functioning bit
 (43 0)  (917 304)  (917 304)  LC_0 Logic Functioning bit
 (4 1)  (878 305)  (878 305)  routing T_17_19.sp4_h_l_41 <X> T_17_19.sp4_h_r_0
 (6 1)  (880 305)  (880 305)  routing T_17_19.sp4_h_l_41 <X> T_17_19.sp4_h_r_0
 (13 1)  (887 305)  (887 305)  routing T_17_19.sp4_h_l_46 <X> T_17_19.sp4_h_r_2
 (15 1)  (889 305)  (889 305)  routing T_17_19.sp4_h_r_8 <X> T_17_19.lc_trk_g0_0
 (16 1)  (890 305)  (890 305)  routing T_17_19.sp4_h_r_8 <X> T_17_19.lc_trk_g0_0
 (17 1)  (891 305)  (891 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (899 305)  (899 305)  routing T_17_19.sp4_r_v_b_33 <X> T_17_19.lc_trk_g0_2
 (26 1)  (900 305)  (900 305)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 305)  (902 305)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (911 305)  (911 305)  LC_0 Logic Functioning bit
 (39 1)  (913 305)  (913 305)  LC_0 Logic Functioning bit
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (883 306)  (883 306)  routing T_17_19.sp4_h_r_10 <X> T_17_19.sp4_h_l_36
 (10 2)  (884 306)  (884 306)  routing T_17_19.sp4_h_r_10 <X> T_17_19.sp4_h_l_36
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 306)  (905 306)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 306)  (908 306)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 306)  (911 306)  LC_1 Logic Functioning bit
 (42 2)  (916 306)  (916 306)  LC_1 Logic Functioning bit
 (50 2)  (924 306)  (924 306)  Cascade bit: LH_LC01_inmux02_5

 (6 3)  (880 307)  (880 307)  routing T_17_19.sp4_h_r_0 <X> T_17_19.sp4_h_l_37
 (13 3)  (887 307)  (887 307)  routing T_17_19.sp4_v_b_9 <X> T_17_19.sp4_h_l_39
 (22 3)  (896 307)  (896 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (899 307)  (899 307)  routing T_17_19.sp4_r_v_b_30 <X> T_17_19.lc_trk_g0_6
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 307)  (910 307)  LC_1 Logic Functioning bit
 (37 3)  (911 307)  (911 307)  LC_1 Logic Functioning bit
 (38 3)  (912 307)  (912 307)  LC_1 Logic Functioning bit
 (42 3)  (916 307)  (916 307)  LC_1 Logic Functioning bit
 (0 4)  (874 308)  (874 308)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_7/cen
 (1 4)  (875 308)  (875 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (882 308)  (882 308)  routing T_17_19.sp4_v_b_4 <X> T_17_19.sp4_h_r_4
 (9 4)  (883 308)  (883 308)  routing T_17_19.sp4_v_b_4 <X> T_17_19.sp4_h_r_4
 (14 4)  (888 308)  (888 308)  routing T_17_19.sp4_h_r_8 <X> T_17_19.lc_trk_g1_0
 (16 4)  (890 308)  (890 308)  routing T_17_19.sp12_h_l_14 <X> T_17_19.lc_trk_g1_1
 (17 4)  (891 308)  (891 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (28 4)  (902 308)  (902 308)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 308)  (903 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 308)  (904 308)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 308)  (907 308)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 308)  (910 308)  LC_2 Logic Functioning bit
 (41 4)  (915 308)  (915 308)  LC_2 Logic Functioning bit
 (43 4)  (917 308)  (917 308)  LC_2 Logic Functioning bit
 (50 4)  (924 308)  (924 308)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (874 309)  (874 309)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_7/cen
 (1 5)  (875 309)  (875 309)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_7/cen
 (11 5)  (885 309)  (885 309)  routing T_17_19.sp4_h_l_44 <X> T_17_19.sp4_h_r_5
 (13 5)  (887 309)  (887 309)  routing T_17_19.sp4_h_l_44 <X> T_17_19.sp4_h_r_5
 (15 5)  (889 309)  (889 309)  routing T_17_19.sp4_h_r_8 <X> T_17_19.lc_trk_g1_0
 (16 5)  (890 309)  (890 309)  routing T_17_19.sp4_h_r_8 <X> T_17_19.lc_trk_g1_0
 (17 5)  (891 309)  (891 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (892 309)  (892 309)  routing T_17_19.sp12_h_l_14 <X> T_17_19.lc_trk_g1_1
 (28 5)  (902 309)  (902 309)  routing T_17_19.lc_trk_g2_0 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 309)  (903 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 309)  (904 309)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 309)  (910 309)  LC_2 Logic Functioning bit
 (37 5)  (911 309)  (911 309)  LC_2 Logic Functioning bit
 (38 5)  (912 309)  (912 309)  LC_2 Logic Functioning bit
 (40 5)  (914 309)  (914 309)  LC_2 Logic Functioning bit
 (42 5)  (916 309)  (916 309)  LC_2 Logic Functioning bit
 (16 6)  (890 310)  (890 310)  routing T_17_19.sp4_v_b_13 <X> T_17_19.lc_trk_g1_5
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (892 310)  (892 310)  routing T_17_19.sp4_v_b_13 <X> T_17_19.lc_trk_g1_5
 (25 6)  (899 310)  (899 310)  routing T_17_19.sp4_v_b_6 <X> T_17_19.lc_trk_g1_6
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 310)  (905 310)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 310)  (907 310)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (37 6)  (911 310)  (911 310)  LC_3 Logic Functioning bit
 (43 6)  (917 310)  (917 310)  LC_3 Logic Functioning bit
 (50 6)  (924 310)  (924 310)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (879 311)  (879 311)  routing T_17_19.sp4_h_l_38 <X> T_17_19.sp4_v_t_38
 (18 7)  (892 311)  (892 311)  routing T_17_19.sp4_v_b_13 <X> T_17_19.lc_trk_g1_5
 (22 7)  (896 311)  (896 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (897 311)  (897 311)  routing T_17_19.sp4_v_b_6 <X> T_17_19.lc_trk_g1_6
 (28 7)  (902 311)  (902 311)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 311)  (904 311)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 311)  (905 311)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 311)  (910 311)  LC_3 Logic Functioning bit
 (37 7)  (911 311)  (911 311)  LC_3 Logic Functioning bit
 (38 7)  (912 311)  (912 311)  LC_3 Logic Functioning bit
 (41 7)  (915 311)  (915 311)  LC_3 Logic Functioning bit
 (42 7)  (916 311)  (916 311)  LC_3 Logic Functioning bit
 (14 8)  (888 312)  (888 312)  routing T_17_19.sp4_v_t_21 <X> T_17_19.lc_trk_g2_0
 (16 8)  (890 312)  (890 312)  routing T_17_19.sp4_v_t_12 <X> T_17_19.lc_trk_g2_1
 (17 8)  (891 312)  (891 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (892 312)  (892 312)  routing T_17_19.sp4_v_t_12 <X> T_17_19.lc_trk_g2_1
 (25 8)  (899 312)  (899 312)  routing T_17_19.bnl_op_2 <X> T_17_19.lc_trk_g2_2
 (27 8)  (901 312)  (901 312)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 312)  (903 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 312)  (904 312)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 312)  (905 312)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 312)  (906 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 312)  (907 312)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 312)  (908 312)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 312)  (910 312)  LC_4 Logic Functioning bit
 (38 8)  (912 312)  (912 312)  LC_4 Logic Functioning bit
 (42 8)  (916 312)  (916 312)  LC_4 Logic Functioning bit
 (43 8)  (917 312)  (917 312)  LC_4 Logic Functioning bit
 (45 8)  (919 312)  (919 312)  LC_4 Logic Functioning bit
 (47 8)  (921 312)  (921 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (924 312)  (924 312)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (885 313)  (885 313)  routing T_17_19.sp4_h_l_45 <X> T_17_19.sp4_h_r_8
 (14 9)  (888 313)  (888 313)  routing T_17_19.sp4_v_t_21 <X> T_17_19.lc_trk_g2_0
 (16 9)  (890 313)  (890 313)  routing T_17_19.sp4_v_t_21 <X> T_17_19.lc_trk_g2_0
 (17 9)  (891 313)  (891 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (896 313)  (896 313)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (899 313)  (899 313)  routing T_17_19.bnl_op_2 <X> T_17_19.lc_trk_g2_2
 (30 9)  (904 313)  (904 313)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 313)  (910 313)  LC_4 Logic Functioning bit
 (38 9)  (912 313)  (912 313)  LC_4 Logic Functioning bit
 (42 9)  (916 313)  (916 313)  LC_4 Logic Functioning bit
 (43 9)  (917 313)  (917 313)  LC_4 Logic Functioning bit
 (53 9)  (927 313)  (927 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (895 314)  (895 314)  routing T_17_19.wire_logic_cluster/lc_7/out <X> T_17_19.lc_trk_g2_7
 (22 10)  (896 314)  (896 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (899 314)  (899 314)  routing T_17_19.wire_logic_cluster/lc_6/out <X> T_17_19.lc_trk_g2_6
 (5 11)  (879 315)  (879 315)  routing T_17_19.sp4_h_l_43 <X> T_17_19.sp4_v_t_43
 (12 11)  (886 315)  (886 315)  routing T_17_19.sp4_h_l_45 <X> T_17_19.sp4_v_t_45
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (896 315)  (896 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (5 12)  (879 316)  (879 316)  routing T_17_19.sp4_h_l_43 <X> T_17_19.sp4_h_r_9
 (14 12)  (888 316)  (888 316)  routing T_17_19.sp4_h_r_40 <X> T_17_19.lc_trk_g3_0
 (21 12)  (895 316)  (895 316)  routing T_17_19.sp4_h_r_43 <X> T_17_19.lc_trk_g3_3
 (22 12)  (896 316)  (896 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (897 316)  (897 316)  routing T_17_19.sp4_h_r_43 <X> T_17_19.lc_trk_g3_3
 (24 12)  (898 316)  (898 316)  routing T_17_19.sp4_h_r_43 <X> T_17_19.lc_trk_g3_3
 (27 12)  (901 316)  (901 316)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 316)  (902 316)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 316)  (904 316)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 316)  (908 316)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 316)  (910 316)  LC_6 Logic Functioning bit
 (38 12)  (912 316)  (912 316)  LC_6 Logic Functioning bit
 (41 12)  (915 316)  (915 316)  LC_6 Logic Functioning bit
 (43 12)  (917 316)  (917 316)  LC_6 Logic Functioning bit
 (4 13)  (878 317)  (878 317)  routing T_17_19.sp4_h_l_43 <X> T_17_19.sp4_h_r_9
 (12 13)  (886 317)  (886 317)  routing T_17_19.sp4_h_r_11 <X> T_17_19.sp4_v_b_11
 (14 13)  (888 317)  (888 317)  routing T_17_19.sp4_h_r_40 <X> T_17_19.lc_trk_g3_0
 (15 13)  (889 317)  (889 317)  routing T_17_19.sp4_h_r_40 <X> T_17_19.lc_trk_g3_0
 (16 13)  (890 317)  (890 317)  routing T_17_19.sp4_h_r_40 <X> T_17_19.lc_trk_g3_0
 (17 13)  (891 317)  (891 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (19 13)  (893 317)  (893 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (895 317)  (895 317)  routing T_17_19.sp4_h_r_43 <X> T_17_19.lc_trk_g3_3
 (27 13)  (901 317)  (901 317)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 317)  (904 317)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 317)  (910 317)  LC_6 Logic Functioning bit
 (38 13)  (912 317)  (912 317)  LC_6 Logic Functioning bit
 (40 13)  (914 317)  (914 317)  LC_6 Logic Functioning bit
 (42 13)  (916 317)  (916 317)  LC_6 Logic Functioning bit
 (0 14)  (874 318)  (874 318)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 318)  (875 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (885 318)  (885 318)  routing T_17_19.sp4_v_b_3 <X> T_17_19.sp4_v_t_46
 (13 14)  (887 318)  (887 318)  routing T_17_19.sp4_v_b_3 <X> T_17_19.sp4_v_t_46
 (17 14)  (891 318)  (891 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (901 318)  (901 318)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 318)  (902 318)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 318)  (904 318)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 318)  (905 318)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 318)  (910 318)  LC_7 Logic Functioning bit
 (37 14)  (911 318)  (911 318)  LC_7 Logic Functioning bit
 (38 14)  (912 318)  (912 318)  LC_7 Logic Functioning bit
 (39 14)  (913 318)  (913 318)  LC_7 Logic Functioning bit
 (41 14)  (915 318)  (915 318)  LC_7 Logic Functioning bit
 (43 14)  (917 318)  (917 318)  LC_7 Logic Functioning bit
 (1 15)  (875 319)  (875 319)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (16 15)  (890 319)  (890 319)  routing T_17_19.sp12_v_b_12 <X> T_17_19.lc_trk_g3_4
 (17 15)  (891 319)  (891 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (892 319)  (892 319)  routing T_17_19.sp4_r_v_b_45 <X> T_17_19.lc_trk_g3_5
 (22 15)  (896 319)  (896 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (901 319)  (901 319)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 319)  (905 319)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 319)  (910 319)  LC_7 Logic Functioning bit
 (38 15)  (912 319)  (912 319)  LC_7 Logic Functioning bit


LogicTile_18_19

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (15 0)  (943 304)  (943 304)  routing T_18_19.sp4_h_l_4 <X> T_18_19.lc_trk_g0_1
 (16 0)  (944 304)  (944 304)  routing T_18_19.sp4_h_l_4 <X> T_18_19.lc_trk_g0_1
 (17 0)  (945 304)  (945 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (946 304)  (946 304)  routing T_18_19.sp4_h_l_4 <X> T_18_19.lc_trk_g0_1
 (21 0)  (949 304)  (949 304)  routing T_18_19.wire_logic_cluster/lc_3/out <X> T_18_19.lc_trk_g0_3
 (22 0)  (950 304)  (950 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (953 304)  (953 304)  routing T_18_19.sp4_h_r_10 <X> T_18_19.lc_trk_g0_2
 (3 1)  (931 305)  (931 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (18 1)  (946 305)  (946 305)  routing T_18_19.sp4_h_l_4 <X> T_18_19.lc_trk_g0_1
 (22 1)  (950 305)  (950 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (951 305)  (951 305)  routing T_18_19.sp4_h_r_10 <X> T_18_19.lc_trk_g0_2
 (24 1)  (952 305)  (952 305)  routing T_18_19.sp4_h_r_10 <X> T_18_19.lc_trk_g0_2
 (0 2)  (928 306)  (928 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (1 2)  (929 306)  (929 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 306)  (942 306)  routing T_18_19.sp4_h_l_9 <X> T_18_19.lc_trk_g0_4
 (15 2)  (943 306)  (943 306)  routing T_18_19.sp4_h_r_21 <X> T_18_19.lc_trk_g0_5
 (16 2)  (944 306)  (944 306)  routing T_18_19.sp4_h_r_21 <X> T_18_19.lc_trk_g0_5
 (17 2)  (945 306)  (945 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (946 306)  (946 306)  routing T_18_19.sp4_h_r_21 <X> T_18_19.lc_trk_g0_5
 (22 2)  (950 306)  (950 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 306)  (958 306)  routing T_18_19.lc_trk_g0_4 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 306)  (964 306)  LC_1 Logic Functioning bit
 (37 2)  (965 306)  (965 306)  LC_1 Logic Functioning bit
 (38 2)  (966 306)  (966 306)  LC_1 Logic Functioning bit
 (39 2)  (967 306)  (967 306)  LC_1 Logic Functioning bit
 (41 2)  (969 306)  (969 306)  LC_1 Logic Functioning bit
 (43 2)  (971 306)  (971 306)  LC_1 Logic Functioning bit
 (10 3)  (938 307)  (938 307)  routing T_18_19.sp4_h_l_45 <X> T_18_19.sp4_v_t_36
 (14 3)  (942 307)  (942 307)  routing T_18_19.sp4_h_l_9 <X> T_18_19.lc_trk_g0_4
 (15 3)  (943 307)  (943 307)  routing T_18_19.sp4_h_l_9 <X> T_18_19.lc_trk_g0_4
 (16 3)  (944 307)  (944 307)  routing T_18_19.sp4_h_l_9 <X> T_18_19.lc_trk_g0_4
 (17 3)  (945 307)  (945 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (946 307)  (946 307)  routing T_18_19.sp4_h_r_21 <X> T_18_19.lc_trk_g0_5
 (21 3)  (949 307)  (949 307)  routing T_18_19.sp4_r_v_b_31 <X> T_18_19.lc_trk_g0_7
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 307)  (959 307)  routing T_18_19.lc_trk_g0_2 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (965 307)  (965 307)  LC_1 Logic Functioning bit
 (39 3)  (967 307)  (967 307)  LC_1 Logic Functioning bit
 (1 4)  (929 308)  (929 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (932 308)  (932 308)  routing T_18_19.sp4_h_l_44 <X> T_18_19.sp4_v_b_3
 (6 4)  (934 308)  (934 308)  routing T_18_19.sp4_h_l_44 <X> T_18_19.sp4_v_b_3
 (12 4)  (940 308)  (940 308)  routing T_18_19.sp4_h_l_39 <X> T_18_19.sp4_h_r_5
 (22 4)  (950 308)  (950 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (951 308)  (951 308)  routing T_18_19.sp4_h_r_3 <X> T_18_19.lc_trk_g1_3
 (24 4)  (952 308)  (952 308)  routing T_18_19.sp4_h_r_3 <X> T_18_19.lc_trk_g1_3
 (26 4)  (954 308)  (954 308)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 308)  (957 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 308)  (958 308)  routing T_18_19.lc_trk_g0_5 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 308)  (959 308)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 308)  (961 308)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 308)  (964 308)  LC_2 Logic Functioning bit
 (37 4)  (965 308)  (965 308)  LC_2 Logic Functioning bit
 (38 4)  (966 308)  (966 308)  LC_2 Logic Functioning bit
 (41 4)  (969 308)  (969 308)  LC_2 Logic Functioning bit
 (43 4)  (971 308)  (971 308)  LC_2 Logic Functioning bit
 (50 4)  (978 308)  (978 308)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (928 309)  (928 309)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_7/cen
 (1 5)  (929 309)  (929 309)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_7/cen
 (5 5)  (933 309)  (933 309)  routing T_18_19.sp4_h_l_44 <X> T_18_19.sp4_v_b_3
 (13 5)  (941 309)  (941 309)  routing T_18_19.sp4_h_l_39 <X> T_18_19.sp4_h_r_5
 (19 5)  (947 309)  (947 309)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (21 5)  (949 309)  (949 309)  routing T_18_19.sp4_h_r_3 <X> T_18_19.lc_trk_g1_3
 (22 5)  (950 309)  (950 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (953 309)  (953 309)  routing T_18_19.sp4_r_v_b_26 <X> T_18_19.lc_trk_g1_2
 (26 5)  (954 309)  (954 309)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 309)  (955 309)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 309)  (957 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 309)  (959 309)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 309)  (965 309)  LC_2 Logic Functioning bit
 (41 5)  (969 309)  (969 309)  LC_2 Logic Functioning bit
 (43 5)  (971 309)  (971 309)  LC_2 Logic Functioning bit
 (12 6)  (940 310)  (940 310)  routing T_18_19.sp4_h_r_2 <X> T_18_19.sp4_h_l_40
 (21 6)  (949 310)  (949 310)  routing T_18_19.sp4_h_l_2 <X> T_18_19.lc_trk_g1_7
 (22 6)  (950 310)  (950 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (951 310)  (951 310)  routing T_18_19.sp4_h_l_2 <X> T_18_19.lc_trk_g1_7
 (24 6)  (952 310)  (952 310)  routing T_18_19.sp4_h_l_2 <X> T_18_19.lc_trk_g1_7
 (26 6)  (954 310)  (954 310)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 310)  (955 310)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 310)  (956 310)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 310)  (958 310)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 310)  (961 310)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 310)  (962 310)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 310)  (964 310)  LC_3 Logic Functioning bit
 (37 6)  (965 310)  (965 310)  LC_3 Logic Functioning bit
 (43 6)  (971 310)  (971 310)  LC_3 Logic Functioning bit
 (50 6)  (978 310)  (978 310)  Cascade bit: LH_LC03_inmux02_5

 (9 7)  (937 311)  (937 311)  routing T_18_19.sp4_v_b_4 <X> T_18_19.sp4_v_t_41
 (13 7)  (941 311)  (941 311)  routing T_18_19.sp4_h_r_2 <X> T_18_19.sp4_h_l_40
 (26 7)  (954 311)  (954 311)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 311)  (956 311)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 311)  (957 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 311)  (958 311)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 311)  (959 311)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 311)  (964 311)  LC_3 Logic Functioning bit
 (37 7)  (965 311)  (965 311)  LC_3 Logic Functioning bit
 (38 7)  (966 311)  (966 311)  LC_3 Logic Functioning bit
 (41 7)  (969 311)  (969 311)  LC_3 Logic Functioning bit
 (42 7)  (970 311)  (970 311)  LC_3 Logic Functioning bit
 (6 8)  (934 312)  (934 312)  routing T_18_19.sp4_h_r_1 <X> T_18_19.sp4_v_b_6
 (9 8)  (937 312)  (937 312)  routing T_18_19.sp4_h_l_41 <X> T_18_19.sp4_h_r_7
 (10 8)  (938 312)  (938 312)  routing T_18_19.sp4_h_l_41 <X> T_18_19.sp4_h_r_7
 (25 8)  (953 312)  (953 312)  routing T_18_19.sp12_v_t_1 <X> T_18_19.lc_trk_g2_2
 (9 9)  (937 313)  (937 313)  routing T_18_19.sp4_v_t_42 <X> T_18_19.sp4_v_b_7
 (22 9)  (950 313)  (950 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (952 313)  (952 313)  routing T_18_19.sp12_v_t_1 <X> T_18_19.lc_trk_g2_2
 (25 9)  (953 313)  (953 313)  routing T_18_19.sp12_v_t_1 <X> T_18_19.lc_trk_g2_2
 (5 10)  (933 314)  (933 314)  routing T_18_19.sp4_h_r_3 <X> T_18_19.sp4_h_l_43
 (21 10)  (949 314)  (949 314)  routing T_18_19.sp4_h_r_39 <X> T_18_19.lc_trk_g2_7
 (22 10)  (950 314)  (950 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (951 314)  (951 314)  routing T_18_19.sp4_h_r_39 <X> T_18_19.lc_trk_g2_7
 (24 10)  (952 314)  (952 314)  routing T_18_19.sp4_h_r_39 <X> T_18_19.lc_trk_g2_7
 (28 10)  (956 314)  (956 314)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 314)  (957 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 314)  (960 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 314)  (961 314)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 314)  (962 314)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 314)  (964 314)  LC_5 Logic Functioning bit
 (38 10)  (966 314)  (966 314)  LC_5 Logic Functioning bit
 (41 10)  (969 314)  (969 314)  LC_5 Logic Functioning bit
 (43 10)  (971 314)  (971 314)  LC_5 Logic Functioning bit
 (4 11)  (932 315)  (932 315)  routing T_18_19.sp4_h_r_3 <X> T_18_19.sp4_h_l_43
 (5 11)  (933 315)  (933 315)  routing T_18_19.sp4_h_l_43 <X> T_18_19.sp4_v_t_43
 (26 11)  (954 315)  (954 315)  routing T_18_19.lc_trk_g0_3 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 315)  (957 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 315)  (958 315)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (37 11)  (965 315)  (965 315)  LC_5 Logic Functioning bit
 (39 11)  (967 315)  (967 315)  LC_5 Logic Functioning bit
 (41 11)  (969 315)  (969 315)  LC_5 Logic Functioning bit
 (43 11)  (971 315)  (971 315)  LC_5 Logic Functioning bit
 (17 12)  (945 316)  (945 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (950 316)  (950 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (951 316)  (951 316)  routing T_18_19.sp4_v_t_30 <X> T_18_19.lc_trk_g3_3
 (24 12)  (952 316)  (952 316)  routing T_18_19.sp4_v_t_30 <X> T_18_19.lc_trk_g3_3
 (27 12)  (955 316)  (955 316)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 316)  (959 316)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (964 316)  (964 316)  LC_6 Logic Functioning bit
 (37 12)  (965 316)  (965 316)  LC_6 Logic Functioning bit
 (38 12)  (966 316)  (966 316)  LC_6 Logic Functioning bit
 (42 12)  (970 316)  (970 316)  LC_6 Logic Functioning bit
 (45 12)  (973 316)  (973 316)  LC_6 Logic Functioning bit
 (46 12)  (974 316)  (974 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (47 12)  (975 316)  (975 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (978 316)  (978 316)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (979 316)  (979 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (10 13)  (938 317)  (938 317)  routing T_18_19.sp4_h_r_5 <X> T_18_19.sp4_v_b_10
 (12 13)  (940 317)  (940 317)  routing T_18_19.sp4_h_r_11 <X> T_18_19.sp4_v_b_11
 (30 13)  (958 317)  (958 317)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 317)  (959 317)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 317)  (964 317)  LC_6 Logic Functioning bit
 (37 13)  (965 317)  (965 317)  LC_6 Logic Functioning bit
 (38 13)  (966 317)  (966 317)  LC_6 Logic Functioning bit
 (42 13)  (970 317)  (970 317)  LC_6 Logic Functioning bit
 (52 13)  (980 317)  (980 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (928 318)  (928 318)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 318)  (929 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (932 318)  (932 318)  routing T_18_19.sp4_h_r_3 <X> T_18_19.sp4_v_t_44
 (6 14)  (934 318)  (934 318)  routing T_18_19.sp4_h_r_3 <X> T_18_19.sp4_v_t_44
 (12 14)  (940 318)  (940 318)  routing T_18_19.sp4_v_t_40 <X> T_18_19.sp4_h_l_46
 (15 14)  (943 318)  (943 318)  routing T_18_19.sp4_h_r_45 <X> T_18_19.lc_trk_g3_5
 (16 14)  (944 318)  (944 318)  routing T_18_19.sp4_h_r_45 <X> T_18_19.lc_trk_g3_5
 (17 14)  (945 318)  (945 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (946 318)  (946 318)  routing T_18_19.sp4_h_r_45 <X> T_18_19.lc_trk_g3_5
 (22 14)  (950 318)  (950 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (951 318)  (951 318)  routing T_18_19.sp4_v_b_47 <X> T_18_19.lc_trk_g3_7
 (24 14)  (952 318)  (952 318)  routing T_18_19.sp4_v_b_47 <X> T_18_19.lc_trk_g3_7
 (0 15)  (928 319)  (928 319)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 319)  (929 319)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (5 15)  (933 319)  (933 319)  routing T_18_19.sp4_h_r_3 <X> T_18_19.sp4_v_t_44
 (11 15)  (939 319)  (939 319)  routing T_18_19.sp4_v_t_40 <X> T_18_19.sp4_h_l_46
 (13 15)  (941 319)  (941 319)  routing T_18_19.sp4_v_t_40 <X> T_18_19.sp4_h_l_46
 (18 15)  (946 319)  (946 319)  routing T_18_19.sp4_h_r_45 <X> T_18_19.lc_trk_g3_5


LogicTile_19_19

 (3 0)  (985 304)  (985 304)  routing T_19_19.sp12_h_r_0 <X> T_19_19.sp12_v_b_0
 (12 0)  (994 304)  (994 304)  routing T_19_19.sp4_h_l_46 <X> T_19_19.sp4_h_r_2
 (14 0)  (996 304)  (996 304)  routing T_19_19.bnr_op_0 <X> T_19_19.lc_trk_g0_0
 (22 0)  (1004 304)  (1004 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1008 304)  (1008 304)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 304)  (1009 304)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 304)  (1011 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 304)  (1014 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 304)  (1016 304)  routing T_19_19.lc_trk_g1_0 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 304)  (1019 304)  LC_0 Logic Functioning bit
 (38 0)  (1020 304)  (1020 304)  LC_0 Logic Functioning bit
 (39 0)  (1021 304)  (1021 304)  LC_0 Logic Functioning bit
 (41 0)  (1023 304)  (1023 304)  LC_0 Logic Functioning bit
 (45 0)  (1027 304)  (1027 304)  LC_0 Logic Functioning bit
 (3 1)  (985 305)  (985 305)  routing T_19_19.sp12_h_r_0 <X> T_19_19.sp12_v_b_0
 (13 1)  (995 305)  (995 305)  routing T_19_19.sp4_h_l_46 <X> T_19_19.sp4_h_r_2
 (14 1)  (996 305)  (996 305)  routing T_19_19.bnr_op_0 <X> T_19_19.lc_trk_g0_0
 (17 1)  (999 305)  (999 305)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (1003 305)  (1003 305)  routing T_19_19.sp4_r_v_b_32 <X> T_19_19.lc_trk_g0_3
 (28 1)  (1010 305)  (1010 305)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 305)  (1011 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 305)  (1012 305)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 305)  (1014 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1015 305)  (1015 305)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.input_2_0
 (34 1)  (1016 305)  (1016 305)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.input_2_0
 (36 1)  (1018 305)  (1018 305)  LC_0 Logic Functioning bit
 (38 1)  (1020 305)  (1020 305)  LC_0 Logic Functioning bit
 (53 1)  (1035 305)  (1035 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (982 306)  (982 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (1 2)  (983 306)  (983 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (987 306)  (987 306)  routing T_19_19.sp4_v_t_37 <X> T_19_19.sp4_h_l_37
 (17 2)  (999 306)  (999 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (29 2)  (1011 306)  (1011 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 306)  (1014 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 306)  (1016 306)  routing T_19_19.lc_trk_g1_1 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 306)  (1018 306)  LC_1 Logic Functioning bit
 (37 2)  (1019 306)  (1019 306)  LC_1 Logic Functioning bit
 (38 2)  (1020 306)  (1020 306)  LC_1 Logic Functioning bit
 (39 2)  (1021 306)  (1021 306)  LC_1 Logic Functioning bit
 (41 2)  (1023 306)  (1023 306)  LC_1 Logic Functioning bit
 (43 2)  (1025 306)  (1025 306)  LC_1 Logic Functioning bit
 (45 2)  (1027 306)  (1027 306)  LC_1 Logic Functioning bit
 (53 2)  (1035 306)  (1035 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (6 3)  (988 307)  (988 307)  routing T_19_19.sp4_v_t_37 <X> T_19_19.sp4_h_l_37
 (9 3)  (991 307)  (991 307)  routing T_19_19.sp4_v_b_5 <X> T_19_19.sp4_v_t_36
 (10 3)  (992 307)  (992 307)  routing T_19_19.sp4_v_b_5 <X> T_19_19.sp4_v_t_36
 (18 3)  (1000 307)  (1000 307)  routing T_19_19.sp4_r_v_b_29 <X> T_19_19.lc_trk_g0_5
 (26 3)  (1008 307)  (1008 307)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 307)  (1010 307)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 307)  (1011 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (1019 307)  (1019 307)  LC_1 Logic Functioning bit
 (39 3)  (1021 307)  (1021 307)  LC_1 Logic Functioning bit
 (5 4)  (987 308)  (987 308)  routing T_19_19.sp4_v_t_38 <X> T_19_19.sp4_h_r_3
 (12 4)  (994 308)  (994 308)  routing T_19_19.sp4_h_l_39 <X> T_19_19.sp4_h_r_5
 (14 4)  (996 308)  (996 308)  routing T_19_19.wire_logic_cluster/lc_0/out <X> T_19_19.lc_trk_g1_0
 (17 4)  (999 308)  (999 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1000 308)  (1000 308)  routing T_19_19.wire_logic_cluster/lc_1/out <X> T_19_19.lc_trk_g1_1
 (21 4)  (1003 308)  (1003 308)  routing T_19_19.wire_logic_cluster/lc_3/out <X> T_19_19.lc_trk_g1_3
 (22 4)  (1004 308)  (1004 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 308)  (1007 308)  routing T_19_19.sp4_h_l_7 <X> T_19_19.lc_trk_g1_2
 (27 4)  (1009 308)  (1009 308)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 308)  (1010 308)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 308)  (1011 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 308)  (1012 308)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 308)  (1013 308)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 308)  (1014 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 308)  (1015 308)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 308)  (1016 308)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 308)  (1019 308)  LC_2 Logic Functioning bit
 (39 4)  (1021 308)  (1021 308)  LC_2 Logic Functioning bit
 (47 4)  (1029 308)  (1029 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (13 5)  (995 309)  (995 309)  routing T_19_19.sp4_h_l_39 <X> T_19_19.sp4_h_r_5
 (17 5)  (999 309)  (999 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1004 309)  (1004 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1005 309)  (1005 309)  routing T_19_19.sp4_h_l_7 <X> T_19_19.lc_trk_g1_2
 (24 5)  (1006 309)  (1006 309)  routing T_19_19.sp4_h_l_7 <X> T_19_19.lc_trk_g1_2
 (25 5)  (1007 309)  (1007 309)  routing T_19_19.sp4_h_l_7 <X> T_19_19.lc_trk_g1_2
 (26 5)  (1008 309)  (1008 309)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 309)  (1010 309)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 309)  (1011 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 309)  (1013 309)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (5 6)  (987 310)  (987 310)  routing T_19_19.sp4_v_b_3 <X> T_19_19.sp4_h_l_38
 (13 6)  (995 310)  (995 310)  routing T_19_19.sp4_v_b_5 <X> T_19_19.sp4_v_t_40
 (14 6)  (996 310)  (996 310)  routing T_19_19.sp4_h_l_1 <X> T_19_19.lc_trk_g1_4
 (15 6)  (997 310)  (997 310)  routing T_19_19.sp4_v_b_21 <X> T_19_19.lc_trk_g1_5
 (16 6)  (998 310)  (998 310)  routing T_19_19.sp4_v_b_21 <X> T_19_19.lc_trk_g1_5
 (17 6)  (999 310)  (999 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (29 6)  (1011 310)  (1011 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 310)  (1014 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 310)  (1016 310)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 310)  (1018 310)  LC_3 Logic Functioning bit
 (37 6)  (1019 310)  (1019 310)  LC_3 Logic Functioning bit
 (39 6)  (1021 310)  (1021 310)  LC_3 Logic Functioning bit
 (43 6)  (1025 310)  (1025 310)  LC_3 Logic Functioning bit
 (45 6)  (1027 310)  (1027 310)  LC_3 Logic Functioning bit
 (50 6)  (1032 310)  (1032 310)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (997 311)  (997 311)  routing T_19_19.sp4_h_l_1 <X> T_19_19.lc_trk_g1_4
 (16 7)  (998 311)  (998 311)  routing T_19_19.sp4_h_l_1 <X> T_19_19.lc_trk_g1_4
 (17 7)  (999 311)  (999 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (31 7)  (1013 311)  (1013 311)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 311)  (1018 311)  LC_3 Logic Functioning bit
 (37 7)  (1019 311)  (1019 311)  LC_3 Logic Functioning bit
 (39 7)  (1021 311)  (1021 311)  LC_3 Logic Functioning bit
 (43 7)  (1025 311)  (1025 311)  LC_3 Logic Functioning bit
 (53 7)  (1035 311)  (1035 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 8)  (986 312)  (986 312)  routing T_19_19.sp4_h_l_37 <X> T_19_19.sp4_v_b_6
 (5 8)  (987 312)  (987 312)  routing T_19_19.sp4_v_t_43 <X> T_19_19.sp4_h_r_6
 (6 8)  (988 312)  (988 312)  routing T_19_19.sp4_h_l_37 <X> T_19_19.sp4_v_b_6
 (22 8)  (1004 312)  (1004 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1005 312)  (1005 312)  routing T_19_19.sp4_v_t_30 <X> T_19_19.lc_trk_g2_3
 (24 8)  (1006 312)  (1006 312)  routing T_19_19.sp4_v_t_30 <X> T_19_19.lc_trk_g2_3
 (25 8)  (1007 312)  (1007 312)  routing T_19_19.sp4_v_b_26 <X> T_19_19.lc_trk_g2_2
 (26 8)  (1008 312)  (1008 312)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 312)  (1009 312)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 312)  (1010 312)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 312)  (1012 312)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 312)  (1013 312)  routing T_19_19.lc_trk_g0_5 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (5 9)  (987 313)  (987 313)  routing T_19_19.sp4_h_l_37 <X> T_19_19.sp4_v_b_6
 (9 9)  (991 313)  (991 313)  routing T_19_19.sp4_v_t_46 <X> T_19_19.sp4_v_b_7
 (10 9)  (992 313)  (992 313)  routing T_19_19.sp4_v_t_46 <X> T_19_19.sp4_v_b_7
 (14 9)  (996 313)  (996 313)  routing T_19_19.sp4_h_r_24 <X> T_19_19.lc_trk_g2_0
 (15 9)  (997 313)  (997 313)  routing T_19_19.sp4_h_r_24 <X> T_19_19.lc_trk_g2_0
 (16 9)  (998 313)  (998 313)  routing T_19_19.sp4_h_r_24 <X> T_19_19.lc_trk_g2_0
 (17 9)  (999 313)  (999 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (1004 313)  (1004 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1005 313)  (1005 313)  routing T_19_19.sp4_v_b_26 <X> T_19_19.lc_trk_g2_2
 (27 9)  (1009 313)  (1009 313)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 313)  (1010 313)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 313)  (1011 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (40 9)  (1022 313)  (1022 313)  LC_4 Logic Functioning bit
 (42 9)  (1024 313)  (1024 313)  LC_4 Logic Functioning bit
 (47 9)  (1029 313)  (1029 313)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (8 10)  (990 314)  (990 314)  routing T_19_19.sp4_v_t_42 <X> T_19_19.sp4_h_l_42
 (9 10)  (991 314)  (991 314)  routing T_19_19.sp4_v_t_42 <X> T_19_19.sp4_h_l_42
 (11 10)  (993 314)  (993 314)  routing T_19_19.sp4_h_l_38 <X> T_19_19.sp4_v_t_45
 (12 10)  (994 314)  (994 314)  routing T_19_19.sp4_v_t_39 <X> T_19_19.sp4_h_l_45
 (21 10)  (1003 314)  (1003 314)  routing T_19_19.sp4_v_t_26 <X> T_19_19.lc_trk_g2_7
 (22 10)  (1004 314)  (1004 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1005 314)  (1005 314)  routing T_19_19.sp4_v_t_26 <X> T_19_19.lc_trk_g2_7
 (27 10)  (1009 314)  (1009 314)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 314)  (1010 314)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 314)  (1011 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 314)  (1012 314)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 314)  (1014 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 314)  (1015 314)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 314)  (1016 314)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 314)  (1018 314)  LC_5 Logic Functioning bit
 (38 10)  (1020 314)  (1020 314)  LC_5 Logic Functioning bit
 (39 10)  (1021 314)  (1021 314)  LC_5 Logic Functioning bit
 (40 10)  (1022 314)  (1022 314)  LC_5 Logic Functioning bit
 (51 10)  (1033 314)  (1033 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (986 315)  (986 315)  routing T_19_19.sp4_h_r_10 <X> T_19_19.sp4_h_l_43
 (6 11)  (988 315)  (988 315)  routing T_19_19.sp4_h_r_10 <X> T_19_19.sp4_h_l_43
 (11 11)  (993 315)  (993 315)  routing T_19_19.sp4_v_t_39 <X> T_19_19.sp4_h_l_45
 (13 11)  (995 315)  (995 315)  routing T_19_19.sp4_v_t_39 <X> T_19_19.sp4_h_l_45
 (15 11)  (997 315)  (997 315)  routing T_19_19.sp4_v_t_33 <X> T_19_19.lc_trk_g2_4
 (16 11)  (998 315)  (998 315)  routing T_19_19.sp4_v_t_33 <X> T_19_19.lc_trk_g2_4
 (17 11)  (999 315)  (999 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (1003 315)  (1003 315)  routing T_19_19.sp4_v_t_26 <X> T_19_19.lc_trk_g2_7
 (22 11)  (1004 315)  (1004 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (1008 315)  (1008 315)  routing T_19_19.lc_trk_g0_3 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 315)  (1011 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 315)  (1012 315)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 315)  (1014 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1015 315)  (1015 315)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.input_2_5
 (34 11)  (1016 315)  (1016 315)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.input_2_5
 (36 11)  (1018 315)  (1018 315)  LC_5 Logic Functioning bit
 (38 11)  (1020 315)  (1020 315)  LC_5 Logic Functioning bit
 (39 11)  (1021 315)  (1021 315)  LC_5 Logic Functioning bit
 (40 11)  (1022 315)  (1022 315)  LC_5 Logic Functioning bit
 (41 11)  (1023 315)  (1023 315)  LC_5 Logic Functioning bit
 (43 11)  (1025 315)  (1025 315)  LC_5 Logic Functioning bit
 (46 11)  (1028 315)  (1028 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (999 316)  (999 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (31 12)  (1013 316)  (1013 316)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 316)  (1014 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 316)  (1016 316)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 316)  (1018 316)  LC_6 Logic Functioning bit
 (37 12)  (1019 316)  (1019 316)  LC_6 Logic Functioning bit
 (39 12)  (1021 316)  (1021 316)  LC_6 Logic Functioning bit
 (43 12)  (1025 316)  (1025 316)  LC_6 Logic Functioning bit
 (45 12)  (1027 316)  (1027 316)  LC_6 Logic Functioning bit
 (10 13)  (992 317)  (992 317)  routing T_19_19.sp4_h_r_5 <X> T_19_19.sp4_v_b_10
 (15 13)  (997 317)  (997 317)  routing T_19_19.tnr_op_0 <X> T_19_19.lc_trk_g3_0
 (17 13)  (999 317)  (999 317)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (1004 317)  (1004 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (29 13)  (1011 317)  (1011 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (1014 317)  (1014 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (1015 317)  (1015 317)  routing T_19_19.lc_trk_g2_0 <X> T_19_19.input_2_6
 (36 13)  (1018 317)  (1018 317)  LC_6 Logic Functioning bit
 (37 13)  (1019 317)  (1019 317)  LC_6 Logic Functioning bit
 (38 13)  (1020 317)  (1020 317)  LC_6 Logic Functioning bit
 (42 13)  (1024 317)  (1024 317)  LC_6 Logic Functioning bit
 (46 13)  (1028 317)  (1028 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (47 13)  (1029 317)  (1029 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (11 14)  (993 318)  (993 318)  routing T_19_19.sp4_h_r_5 <X> T_19_19.sp4_v_t_46
 (13 14)  (995 318)  (995 318)  routing T_19_19.sp4_h_r_5 <X> T_19_19.sp4_v_t_46
 (15 14)  (997 318)  (997 318)  routing T_19_19.sp4_h_l_16 <X> T_19_19.lc_trk_g3_5
 (16 14)  (998 318)  (998 318)  routing T_19_19.sp4_h_l_16 <X> T_19_19.lc_trk_g3_5
 (17 14)  (999 318)  (999 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (1004 318)  (1004 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (1009 318)  (1009 318)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 318)  (1011 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 318)  (1012 318)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 318)  (1013 318)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 318)  (1015 318)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 318)  (1017 318)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.input_2_7
 (36 14)  (1018 318)  (1018 318)  LC_7 Logic Functioning bit
 (38 14)  (1020 318)  (1020 318)  LC_7 Logic Functioning bit
 (41 14)  (1023 318)  (1023 318)  LC_7 Logic Functioning bit
 (43 14)  (1025 318)  (1025 318)  LC_7 Logic Functioning bit
 (8 15)  (990 319)  (990 319)  routing T_19_19.sp4_h_l_47 <X> T_19_19.sp4_v_t_47
 (12 15)  (994 319)  (994 319)  routing T_19_19.sp4_h_r_5 <X> T_19_19.sp4_v_t_46
 (14 15)  (996 319)  (996 319)  routing T_19_19.sp4_r_v_b_44 <X> T_19_19.lc_trk_g3_4
 (17 15)  (999 319)  (999 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (1000 319)  (1000 319)  routing T_19_19.sp4_h_l_16 <X> T_19_19.lc_trk_g3_5
 (21 15)  (1003 319)  (1003 319)  routing T_19_19.sp4_r_v_b_47 <X> T_19_19.lc_trk_g3_7
 (22 15)  (1004 319)  (1004 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1007 319)  (1007 319)  routing T_19_19.sp4_r_v_b_46 <X> T_19_19.lc_trk_g3_6
 (26 15)  (1008 319)  (1008 319)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 319)  (1009 319)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 319)  (1010 319)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 319)  (1011 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 319)  (1013 319)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 319)  (1014 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1015 319)  (1015 319)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.input_2_7
 (35 15)  (1017 319)  (1017 319)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.input_2_7
 (39 15)  (1021 319)  (1021 319)  LC_7 Logic Functioning bit
 (46 15)  (1028 319)  (1028 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (1033 319)  (1033 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (1034 319)  (1034 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_20_19

 (14 0)  (1050 304)  (1050 304)  routing T_20_19.sp4_h_l_5 <X> T_20_19.lc_trk_g0_0
 (15 0)  (1051 304)  (1051 304)  routing T_20_19.sp4_v_b_17 <X> T_20_19.lc_trk_g0_1
 (16 0)  (1052 304)  (1052 304)  routing T_20_19.sp4_v_b_17 <X> T_20_19.lc_trk_g0_1
 (17 0)  (1053 304)  (1053 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (1057 304)  (1057 304)  routing T_20_19.lft_op_3 <X> T_20_19.lc_trk_g0_3
 (22 0)  (1058 304)  (1058 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1060 304)  (1060 304)  routing T_20_19.lft_op_3 <X> T_20_19.lc_trk_g0_3
 (14 1)  (1050 305)  (1050 305)  routing T_20_19.sp4_h_l_5 <X> T_20_19.lc_trk_g0_0
 (15 1)  (1051 305)  (1051 305)  routing T_20_19.sp4_h_l_5 <X> T_20_19.lc_trk_g0_0
 (16 1)  (1052 305)  (1052 305)  routing T_20_19.sp4_h_l_5 <X> T_20_19.lc_trk_g0_0
 (17 1)  (1053 305)  (1053 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (0 2)  (1036 306)  (1036 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 306)  (1037 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 306)  (1038 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1040 306)  (1040 306)  routing T_20_19.sp4_h_r_0 <X> T_20_19.sp4_v_t_37
 (13 2)  (1049 306)  (1049 306)  routing T_20_19.sp4_h_r_2 <X> T_20_19.sp4_v_t_39
 (16 2)  (1052 306)  (1052 306)  routing T_20_19.sp4_v_b_13 <X> T_20_19.lc_trk_g0_5
 (17 2)  (1053 306)  (1053 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1054 306)  (1054 306)  routing T_20_19.sp4_v_b_13 <X> T_20_19.lc_trk_g0_5
 (28 2)  (1064 306)  (1064 306)  routing T_20_19.lc_trk_g2_0 <X> T_20_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 306)  (1065 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 306)  (1068 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 306)  (1069 306)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 306)  (1070 306)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 306)  (1073 306)  LC_1 Logic Functioning bit
 (38 2)  (1074 306)  (1074 306)  LC_1 Logic Functioning bit
 (39 2)  (1075 306)  (1075 306)  LC_1 Logic Functioning bit
 (41 2)  (1077 306)  (1077 306)  LC_1 Logic Functioning bit
 (45 2)  (1081 306)  (1081 306)  LC_1 Logic Functioning bit
 (5 3)  (1041 307)  (1041 307)  routing T_20_19.sp4_h_r_0 <X> T_20_19.sp4_v_t_37
 (12 3)  (1048 307)  (1048 307)  routing T_20_19.sp4_h_r_2 <X> T_20_19.sp4_v_t_39
 (18 3)  (1054 307)  (1054 307)  routing T_20_19.sp4_v_b_13 <X> T_20_19.lc_trk_g0_5
 (22 3)  (1058 307)  (1058 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1059 307)  (1059 307)  routing T_20_19.sp4_h_r_6 <X> T_20_19.lc_trk_g0_6
 (24 3)  (1060 307)  (1060 307)  routing T_20_19.sp4_h_r_6 <X> T_20_19.lc_trk_g0_6
 (25 3)  (1061 307)  (1061 307)  routing T_20_19.sp4_h_r_6 <X> T_20_19.lc_trk_g0_6
 (27 3)  (1063 307)  (1063 307)  routing T_20_19.lc_trk_g1_0 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 307)  (1065 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 307)  (1068 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (1072 307)  (1072 307)  LC_1 Logic Functioning bit
 (38 3)  (1074 307)  (1074 307)  LC_1 Logic Functioning bit
 (4 4)  (1040 308)  (1040 308)  routing T_20_19.sp4_h_l_44 <X> T_20_19.sp4_v_b_3
 (6 4)  (1042 308)  (1042 308)  routing T_20_19.sp4_h_l_44 <X> T_20_19.sp4_v_b_3
 (15 4)  (1051 308)  (1051 308)  routing T_20_19.bot_op_1 <X> T_20_19.lc_trk_g1_1
 (17 4)  (1053 308)  (1053 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (1057 308)  (1057 308)  routing T_20_19.sp4_v_b_3 <X> T_20_19.lc_trk_g1_3
 (22 4)  (1058 308)  (1058 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1059 308)  (1059 308)  routing T_20_19.sp4_v_b_3 <X> T_20_19.lc_trk_g1_3
 (25 4)  (1061 308)  (1061 308)  routing T_20_19.wire_logic_cluster/lc_2/out <X> T_20_19.lc_trk_g1_2
 (26 4)  (1062 308)  (1062 308)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 308)  (1063 308)  routing T_20_19.lc_trk_g1_0 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 308)  (1065 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 308)  (1068 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 308)  (1070 308)  routing T_20_19.lc_trk_g1_2 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 308)  (1072 308)  LC_2 Logic Functioning bit
 (37 4)  (1073 308)  (1073 308)  LC_2 Logic Functioning bit
 (38 4)  (1074 308)  (1074 308)  LC_2 Logic Functioning bit
 (39 4)  (1075 308)  (1075 308)  LC_2 Logic Functioning bit
 (41 4)  (1077 308)  (1077 308)  LC_2 Logic Functioning bit
 (43 4)  (1079 308)  (1079 308)  LC_2 Logic Functioning bit
 (45 4)  (1081 308)  (1081 308)  LC_2 Logic Functioning bit
 (52 4)  (1088 308)  (1088 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (5 5)  (1041 309)  (1041 309)  routing T_20_19.sp4_h_l_44 <X> T_20_19.sp4_v_b_3
 (8 5)  (1044 309)  (1044 309)  routing T_20_19.sp4_v_t_36 <X> T_20_19.sp4_v_b_4
 (10 5)  (1046 309)  (1046 309)  routing T_20_19.sp4_v_t_36 <X> T_20_19.sp4_v_b_4
 (15 5)  (1051 309)  (1051 309)  routing T_20_19.bot_op_0 <X> T_20_19.lc_trk_g1_0
 (17 5)  (1053 309)  (1053 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (1058 309)  (1058 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (1062 309)  (1062 309)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 309)  (1063 309)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 309)  (1065 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 309)  (1067 309)  routing T_20_19.lc_trk_g1_2 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (1073 309)  (1073 309)  LC_2 Logic Functioning bit
 (39 5)  (1075 309)  (1075 309)  LC_2 Logic Functioning bit
 (15 6)  (1051 310)  (1051 310)  routing T_20_19.bot_op_5 <X> T_20_19.lc_trk_g1_5
 (17 6)  (1053 310)  (1053 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (1058 310)  (1058 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1059 310)  (1059 310)  routing T_20_19.sp4_v_b_23 <X> T_20_19.lc_trk_g1_7
 (24 6)  (1060 310)  (1060 310)  routing T_20_19.sp4_v_b_23 <X> T_20_19.lc_trk_g1_7
 (28 6)  (1064 310)  (1064 310)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 310)  (1065 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 310)  (1066 310)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 310)  (1068 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 310)  (1070 310)  routing T_20_19.lc_trk_g1_1 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 310)  (1071 310)  routing T_20_19.lc_trk_g0_5 <X> T_20_19.input_2_3
 (37 6)  (1073 310)  (1073 310)  LC_3 Logic Functioning bit
 (38 6)  (1074 310)  (1074 310)  LC_3 Logic Functioning bit
 (39 6)  (1075 310)  (1075 310)  LC_3 Logic Functioning bit
 (41 6)  (1077 310)  (1077 310)  LC_3 Logic Functioning bit
 (42 6)  (1078 310)  (1078 310)  LC_3 Logic Functioning bit
 (43 6)  (1079 310)  (1079 310)  LC_3 Logic Functioning bit
 (5 7)  (1041 311)  (1041 311)  routing T_20_19.sp4_h_l_38 <X> T_20_19.sp4_v_t_38
 (8 7)  (1044 311)  (1044 311)  routing T_20_19.sp4_h_l_41 <X> T_20_19.sp4_v_t_41
 (22 7)  (1058 311)  (1058 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1060 311)  (1060 311)  routing T_20_19.bot_op_6 <X> T_20_19.lc_trk_g1_6
 (26 7)  (1062 311)  (1062 311)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 311)  (1063 311)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 311)  (1064 311)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 311)  (1065 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 311)  (1066 311)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 311)  (1068 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (1072 311)  (1072 311)  LC_3 Logic Functioning bit
 (37 7)  (1073 311)  (1073 311)  LC_3 Logic Functioning bit
 (39 7)  (1075 311)  (1075 311)  LC_3 Logic Functioning bit
 (40 7)  (1076 311)  (1076 311)  LC_3 Logic Functioning bit
 (41 7)  (1077 311)  (1077 311)  LC_3 Logic Functioning bit
 (43 7)  (1079 311)  (1079 311)  LC_3 Logic Functioning bit
 (14 8)  (1050 312)  (1050 312)  routing T_20_19.sp4_h_r_40 <X> T_20_19.lc_trk_g2_0
 (26 8)  (1062 312)  (1062 312)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (1064 312)  (1064 312)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 312)  (1065 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 312)  (1066 312)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 312)  (1068 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 312)  (1073 312)  LC_4 Logic Functioning bit
 (38 8)  (1074 312)  (1074 312)  LC_4 Logic Functioning bit
 (39 8)  (1075 312)  (1075 312)  LC_4 Logic Functioning bit
 (41 8)  (1077 312)  (1077 312)  LC_4 Logic Functioning bit
 (42 8)  (1078 312)  (1078 312)  LC_4 Logic Functioning bit
 (43 8)  (1079 312)  (1079 312)  LC_4 Logic Functioning bit
 (14 9)  (1050 313)  (1050 313)  routing T_20_19.sp4_h_r_40 <X> T_20_19.lc_trk_g2_0
 (15 9)  (1051 313)  (1051 313)  routing T_20_19.sp4_h_r_40 <X> T_20_19.lc_trk_g2_0
 (16 9)  (1052 313)  (1052 313)  routing T_20_19.sp4_h_r_40 <X> T_20_19.lc_trk_g2_0
 (17 9)  (1053 313)  (1053 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (1058 313)  (1058 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1059 313)  (1059 313)  routing T_20_19.sp4_h_l_15 <X> T_20_19.lc_trk_g2_2
 (24 9)  (1060 313)  (1060 313)  routing T_20_19.sp4_h_l_15 <X> T_20_19.lc_trk_g2_2
 (25 9)  (1061 313)  (1061 313)  routing T_20_19.sp4_h_l_15 <X> T_20_19.lc_trk_g2_2
 (26 9)  (1062 313)  (1062 313)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 313)  (1065 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 313)  (1066 313)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 313)  (1067 313)  routing T_20_19.lc_trk_g0_3 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 313)  (1068 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (1070 313)  (1070 313)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.input_2_4
 (35 9)  (1071 313)  (1071 313)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.input_2_4
 (36 9)  (1072 313)  (1072 313)  LC_4 Logic Functioning bit
 (37 9)  (1073 313)  (1073 313)  LC_4 Logic Functioning bit
 (39 9)  (1075 313)  (1075 313)  LC_4 Logic Functioning bit
 (40 9)  (1076 313)  (1076 313)  LC_4 Logic Functioning bit
 (41 9)  (1077 313)  (1077 313)  LC_4 Logic Functioning bit
 (43 9)  (1079 313)  (1079 313)  LC_4 Logic Functioning bit
 (12 10)  (1048 314)  (1048 314)  routing T_20_19.sp4_v_b_8 <X> T_20_19.sp4_h_l_45
 (15 10)  (1051 314)  (1051 314)  routing T_20_19.sp4_h_r_45 <X> T_20_19.lc_trk_g2_5
 (16 10)  (1052 314)  (1052 314)  routing T_20_19.sp4_h_r_45 <X> T_20_19.lc_trk_g2_5
 (17 10)  (1053 314)  (1053 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1054 314)  (1054 314)  routing T_20_19.sp4_h_r_45 <X> T_20_19.lc_trk_g2_5
 (21 10)  (1057 314)  (1057 314)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g2_7
 (22 10)  (1058 314)  (1058 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1059 314)  (1059 314)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g2_7
 (24 10)  (1060 314)  (1060 314)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g2_7
 (26 10)  (1062 314)  (1062 314)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (1065 314)  (1065 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 314)  (1067 314)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 314)  (1068 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 314)  (1069 314)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 314)  (1070 314)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 314)  (1071 314)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.input_2_5
 (36 10)  (1072 314)  (1072 314)  LC_5 Logic Functioning bit
 (37 10)  (1073 314)  (1073 314)  LC_5 Logic Functioning bit
 (38 10)  (1074 314)  (1074 314)  LC_5 Logic Functioning bit
 (39 10)  (1075 314)  (1075 314)  LC_5 Logic Functioning bit
 (40 10)  (1076 314)  (1076 314)  LC_5 Logic Functioning bit
 (41 10)  (1077 314)  (1077 314)  LC_5 Logic Functioning bit
 (42 10)  (1078 314)  (1078 314)  LC_5 Logic Functioning bit
 (43 10)  (1079 314)  (1079 314)  LC_5 Logic Functioning bit
 (48 10)  (1084 314)  (1084 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (18 11)  (1054 315)  (1054 315)  routing T_20_19.sp4_h_r_45 <X> T_20_19.lc_trk_g2_5
 (21 11)  (1057 315)  (1057 315)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g2_7
 (22 11)  (1058 315)  (1058 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1059 315)  (1059 315)  routing T_20_19.sp4_h_r_30 <X> T_20_19.lc_trk_g2_6
 (24 11)  (1060 315)  (1060 315)  routing T_20_19.sp4_h_r_30 <X> T_20_19.lc_trk_g2_6
 (25 11)  (1061 315)  (1061 315)  routing T_20_19.sp4_h_r_30 <X> T_20_19.lc_trk_g2_6
 (27 11)  (1063 315)  (1063 315)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 315)  (1064 315)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 315)  (1065 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 315)  (1067 315)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 315)  (1068 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1069 315)  (1069 315)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.input_2_5
 (36 11)  (1072 315)  (1072 315)  LC_5 Logic Functioning bit
 (37 11)  (1073 315)  (1073 315)  LC_5 Logic Functioning bit
 (38 11)  (1074 315)  (1074 315)  LC_5 Logic Functioning bit
 (39 11)  (1075 315)  (1075 315)  LC_5 Logic Functioning bit
 (40 11)  (1076 315)  (1076 315)  LC_5 Logic Functioning bit
 (41 11)  (1077 315)  (1077 315)  LC_5 Logic Functioning bit
 (42 11)  (1078 315)  (1078 315)  LC_5 Logic Functioning bit
 (51 11)  (1087 315)  (1087 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (10 12)  (1046 316)  (1046 316)  routing T_20_19.sp4_v_t_40 <X> T_20_19.sp4_h_r_10
 (14 12)  (1050 316)  (1050 316)  routing T_20_19.sp4_h_l_21 <X> T_20_19.lc_trk_g3_0
 (17 12)  (1053 316)  (1053 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 316)  (1054 316)  routing T_20_19.wire_logic_cluster/lc_1/out <X> T_20_19.lc_trk_g3_1
 (25 12)  (1061 316)  (1061 316)  routing T_20_19.sp4_h_r_34 <X> T_20_19.lc_trk_g3_2
 (27 12)  (1063 316)  (1063 316)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 316)  (1064 316)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 316)  (1065 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 316)  (1067 316)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 316)  (1068 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 316)  (1070 316)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 316)  (1071 316)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.input_2_6
 (37 12)  (1073 316)  (1073 316)  LC_6 Logic Functioning bit
 (38 12)  (1074 316)  (1074 316)  LC_6 Logic Functioning bit
 (39 12)  (1075 316)  (1075 316)  LC_6 Logic Functioning bit
 (41 12)  (1077 316)  (1077 316)  LC_6 Logic Functioning bit
 (42 12)  (1078 316)  (1078 316)  LC_6 Logic Functioning bit
 (43 12)  (1079 316)  (1079 316)  LC_6 Logic Functioning bit
 (53 12)  (1089 316)  (1089 316)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (8 13)  (1044 317)  (1044 317)  routing T_20_19.sp4_h_l_41 <X> T_20_19.sp4_v_b_10
 (9 13)  (1045 317)  (1045 317)  routing T_20_19.sp4_h_l_41 <X> T_20_19.sp4_v_b_10
 (10 13)  (1046 317)  (1046 317)  routing T_20_19.sp4_h_l_41 <X> T_20_19.sp4_v_b_10
 (15 13)  (1051 317)  (1051 317)  routing T_20_19.sp4_h_l_21 <X> T_20_19.lc_trk_g3_0
 (16 13)  (1052 317)  (1052 317)  routing T_20_19.sp4_h_l_21 <X> T_20_19.lc_trk_g3_0
 (17 13)  (1053 317)  (1053 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (1058 317)  (1058 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1059 317)  (1059 317)  routing T_20_19.sp4_h_r_34 <X> T_20_19.lc_trk_g3_2
 (24 13)  (1060 317)  (1060 317)  routing T_20_19.sp4_h_r_34 <X> T_20_19.lc_trk_g3_2
 (26 13)  (1062 317)  (1062 317)  routing T_20_19.lc_trk_g2_2 <X> T_20_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 317)  (1064 317)  routing T_20_19.lc_trk_g2_2 <X> T_20_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 317)  (1065 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 317)  (1067 317)  routing T_20_19.lc_trk_g1_6 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 317)  (1068 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (1070 317)  (1070 317)  routing T_20_19.lc_trk_g1_5 <X> T_20_19.input_2_6
 (36 13)  (1072 317)  (1072 317)  LC_6 Logic Functioning bit
 (37 13)  (1073 317)  (1073 317)  LC_6 Logic Functioning bit
 (39 13)  (1075 317)  (1075 317)  LC_6 Logic Functioning bit
 (40 13)  (1076 317)  (1076 317)  LC_6 Logic Functioning bit
 (41 13)  (1077 317)  (1077 317)  LC_6 Logic Functioning bit
 (43 13)  (1079 317)  (1079 317)  LC_6 Logic Functioning bit
 (14 14)  (1050 318)  (1050 318)  routing T_20_19.sp4_h_r_44 <X> T_20_19.lc_trk_g3_4
 (21 14)  (1057 318)  (1057 318)  routing T_20_19.bnl_op_7 <X> T_20_19.lc_trk_g3_7
 (22 14)  (1058 318)  (1058 318)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (12 15)  (1048 319)  (1048 319)  routing T_20_19.sp4_h_l_46 <X> T_20_19.sp4_v_t_46
 (14 15)  (1050 319)  (1050 319)  routing T_20_19.sp4_h_r_44 <X> T_20_19.lc_trk_g3_4
 (15 15)  (1051 319)  (1051 319)  routing T_20_19.sp4_h_r_44 <X> T_20_19.lc_trk_g3_4
 (16 15)  (1052 319)  (1052 319)  routing T_20_19.sp4_h_r_44 <X> T_20_19.lc_trk_g3_4
 (17 15)  (1053 319)  (1053 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (1057 319)  (1057 319)  routing T_20_19.bnl_op_7 <X> T_20_19.lc_trk_g3_7


LogicTile_21_19

 (5 0)  (1095 304)  (1095 304)  routing T_21_19.sp4_h_l_44 <X> T_21_19.sp4_h_r_0
 (15 0)  (1105 304)  (1105 304)  routing T_21_19.lft_op_1 <X> T_21_19.lc_trk_g0_1
 (17 0)  (1107 304)  (1107 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1108 304)  (1108 304)  routing T_21_19.lft_op_1 <X> T_21_19.lc_trk_g0_1
 (21 0)  (1111 304)  (1111 304)  routing T_21_19.wire_logic_cluster/lc_3/out <X> T_21_19.lc_trk_g0_3
 (22 0)  (1112 304)  (1112 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (1119 304)  (1119 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 304)  (1121 304)  routing T_21_19.lc_trk_g1_4 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 304)  (1122 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 304)  (1124 304)  routing T_21_19.lc_trk_g1_4 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 304)  (1125 304)  routing T_21_19.lc_trk_g2_4 <X> T_21_19.input_2_0
 (36 0)  (1126 304)  (1126 304)  LC_0 Logic Functioning bit
 (37 0)  (1127 304)  (1127 304)  LC_0 Logic Functioning bit
 (38 0)  (1128 304)  (1128 304)  LC_0 Logic Functioning bit
 (41 0)  (1131 304)  (1131 304)  LC_0 Logic Functioning bit
 (43 0)  (1133 304)  (1133 304)  LC_0 Logic Functioning bit
 (4 1)  (1094 305)  (1094 305)  routing T_21_19.sp4_h_l_44 <X> T_21_19.sp4_h_r_0
 (26 1)  (1116 305)  (1116 305)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 305)  (1117 305)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 305)  (1119 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 305)  (1120 305)  routing T_21_19.lc_trk_g0_3 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (1122 305)  (1122 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1123 305)  (1123 305)  routing T_21_19.lc_trk_g2_4 <X> T_21_19.input_2_0
 (36 1)  (1126 305)  (1126 305)  LC_0 Logic Functioning bit
 (39 1)  (1129 305)  (1129 305)  LC_0 Logic Functioning bit
 (40 1)  (1130 305)  (1130 305)  LC_0 Logic Functioning bit
 (0 2)  (1090 306)  (1090 306)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 306)  (1091 306)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 306)  (1092 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (1107 306)  (1107 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1108 306)  (1108 306)  routing T_21_19.wire_logic_cluster/lc_5/out <X> T_21_19.lc_trk_g0_5
 (21 2)  (1111 306)  (1111 306)  routing T_21_19.sp4_h_l_10 <X> T_21_19.lc_trk_g0_7
 (22 2)  (1112 306)  (1112 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1113 306)  (1113 306)  routing T_21_19.sp4_h_l_10 <X> T_21_19.lc_trk_g0_7
 (24 2)  (1114 306)  (1114 306)  routing T_21_19.sp4_h_l_10 <X> T_21_19.lc_trk_g0_7
 (26 2)  (1116 306)  (1116 306)  routing T_21_19.lc_trk_g0_5 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (1118 306)  (1118 306)  routing T_21_19.lc_trk_g2_4 <X> T_21_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 306)  (1119 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 306)  (1120 306)  routing T_21_19.lc_trk_g2_4 <X> T_21_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 306)  (1122 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 306)  (1123 306)  routing T_21_19.lc_trk_g2_2 <X> T_21_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 306)  (1126 306)  LC_1 Logic Functioning bit
 (37 2)  (1127 306)  (1127 306)  LC_1 Logic Functioning bit
 (43 2)  (1133 306)  (1133 306)  LC_1 Logic Functioning bit
 (50 2)  (1140 306)  (1140 306)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (1098 307)  (1098 307)  routing T_21_19.sp4_h_l_36 <X> T_21_19.sp4_v_t_36
 (21 3)  (1111 307)  (1111 307)  routing T_21_19.sp4_h_l_10 <X> T_21_19.lc_trk_g0_7
 (29 3)  (1119 307)  (1119 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 307)  (1121 307)  routing T_21_19.lc_trk_g2_2 <X> T_21_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 307)  (1126 307)  LC_1 Logic Functioning bit
 (37 3)  (1127 307)  (1127 307)  LC_1 Logic Functioning bit
 (39 3)  (1129 307)  (1129 307)  LC_1 Logic Functioning bit
 (40 3)  (1130 307)  (1130 307)  LC_1 Logic Functioning bit
 (43 3)  (1133 307)  (1133 307)  LC_1 Logic Functioning bit
 (0 4)  (1090 308)  (1090 308)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 308)  (1091 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (16 4)  (1106 308)  (1106 308)  routing T_21_19.sp4_v_b_9 <X> T_21_19.lc_trk_g1_1
 (17 4)  (1107 308)  (1107 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1108 308)  (1108 308)  routing T_21_19.sp4_v_b_9 <X> T_21_19.lc_trk_g1_1
 (21 4)  (1111 308)  (1111 308)  routing T_21_19.sp4_h_r_11 <X> T_21_19.lc_trk_g1_3
 (22 4)  (1112 308)  (1112 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1113 308)  (1113 308)  routing T_21_19.sp4_h_r_11 <X> T_21_19.lc_trk_g1_3
 (24 4)  (1114 308)  (1114 308)  routing T_21_19.sp4_h_r_11 <X> T_21_19.lc_trk_g1_3
 (29 4)  (1119 308)  (1119 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (0 5)  (1090 309)  (1090 309)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 309)  (1091 309)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_7/cen
 (18 5)  (1108 309)  (1108 309)  routing T_21_19.sp4_v_b_9 <X> T_21_19.lc_trk_g1_1
 (22 5)  (1112 309)  (1112 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1113 309)  (1113 309)  routing T_21_19.sp12_h_r_10 <X> T_21_19.lc_trk_g1_2
 (27 5)  (1117 309)  (1117 309)  routing T_21_19.lc_trk_g1_1 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 309)  (1119 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (1126 309)  (1126 309)  LC_2 Logic Functioning bit
 (38 5)  (1128 309)  (1128 309)  LC_2 Logic Functioning bit
 (41 5)  (1131 309)  (1131 309)  LC_2 Logic Functioning bit
 (43 5)  (1133 309)  (1133 309)  LC_2 Logic Functioning bit
 (4 6)  (1094 310)  (1094 310)  routing T_21_19.sp4_h_r_9 <X> T_21_19.sp4_v_t_38
 (6 6)  (1096 310)  (1096 310)  routing T_21_19.sp4_h_r_9 <X> T_21_19.sp4_v_t_38
 (11 6)  (1101 310)  (1101 310)  routing T_21_19.sp4_h_l_37 <X> T_21_19.sp4_v_t_40
 (14 6)  (1104 310)  (1104 310)  routing T_21_19.wire_logic_cluster/lc_4/out <X> T_21_19.lc_trk_g1_4
 (16 6)  (1106 310)  (1106 310)  routing T_21_19.sp4_v_b_5 <X> T_21_19.lc_trk_g1_5
 (17 6)  (1107 310)  (1107 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1108 310)  (1108 310)  routing T_21_19.sp4_v_b_5 <X> T_21_19.lc_trk_g1_5
 (27 6)  (1117 310)  (1117 310)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 310)  (1119 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 310)  (1120 310)  routing T_21_19.lc_trk_g1_5 <X> T_21_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 310)  (1122 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 310)  (1124 310)  routing T_21_19.lc_trk_g1_1 <X> T_21_19.wire_logic_cluster/lc_3/in_3
 (41 6)  (1131 310)  (1131 310)  LC_3 Logic Functioning bit
 (43 6)  (1133 310)  (1133 310)  LC_3 Logic Functioning bit
 (5 7)  (1095 311)  (1095 311)  routing T_21_19.sp4_h_r_9 <X> T_21_19.sp4_v_t_38
 (17 7)  (1107 311)  (1107 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (41 7)  (1131 311)  (1131 311)  LC_3 Logic Functioning bit
 (43 7)  (1133 311)  (1133 311)  LC_3 Logic Functioning bit
 (21 8)  (1111 312)  (1111 312)  routing T_21_19.rgt_op_3 <X> T_21_19.lc_trk_g2_3
 (22 8)  (1112 312)  (1112 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1114 312)  (1114 312)  routing T_21_19.rgt_op_3 <X> T_21_19.lc_trk_g2_3
 (25 8)  (1115 312)  (1115 312)  routing T_21_19.wire_logic_cluster/lc_2/out <X> T_21_19.lc_trk_g2_2
 (27 8)  (1117 312)  (1117 312)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 312)  (1118 312)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 312)  (1119 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 312)  (1122 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 312)  (1123 312)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 312)  (1126 312)  LC_4 Logic Functioning bit
 (37 8)  (1127 312)  (1127 312)  LC_4 Logic Functioning bit
 (38 8)  (1128 312)  (1128 312)  LC_4 Logic Functioning bit
 (39 8)  (1129 312)  (1129 312)  LC_4 Logic Functioning bit
 (41 8)  (1131 312)  (1131 312)  LC_4 Logic Functioning bit
 (43 8)  (1133 312)  (1133 312)  LC_4 Logic Functioning bit
 (22 9)  (1112 313)  (1112 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (1117 313)  (1117 313)  routing T_21_19.lc_trk_g1_1 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 313)  (1119 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 313)  (1120 313)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 313)  (1121 313)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 313)  (1126 313)  LC_4 Logic Functioning bit
 (38 9)  (1128 313)  (1128 313)  LC_4 Logic Functioning bit
 (14 10)  (1104 314)  (1104 314)  routing T_21_19.sp4_v_t_17 <X> T_21_19.lc_trk_g2_4
 (26 10)  (1116 314)  (1116 314)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 314)  (1117 314)  routing T_21_19.lc_trk_g1_1 <X> T_21_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 314)  (1119 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 314)  (1121 314)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 314)  (1122 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 314)  (1123 314)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 314)  (1126 314)  LC_5 Logic Functioning bit
 (38 10)  (1128 314)  (1128 314)  LC_5 Logic Functioning bit
 (12 11)  (1102 315)  (1102 315)  routing T_21_19.sp4_h_l_45 <X> T_21_19.sp4_v_t_45
 (16 11)  (1106 315)  (1106 315)  routing T_21_19.sp4_v_t_17 <X> T_21_19.lc_trk_g2_4
 (17 11)  (1107 315)  (1107 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1112 315)  (1112 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1113 315)  (1113 315)  routing T_21_19.sp4_h_r_30 <X> T_21_19.lc_trk_g2_6
 (24 11)  (1114 315)  (1114 315)  routing T_21_19.sp4_h_r_30 <X> T_21_19.lc_trk_g2_6
 (25 11)  (1115 315)  (1115 315)  routing T_21_19.sp4_h_r_30 <X> T_21_19.lc_trk_g2_6
 (26 11)  (1116 315)  (1116 315)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 315)  (1119 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 315)  (1121 315)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 315)  (1126 315)  LC_5 Logic Functioning bit
 (37 11)  (1127 315)  (1127 315)  LC_5 Logic Functioning bit
 (38 11)  (1128 315)  (1128 315)  LC_5 Logic Functioning bit
 (39 11)  (1129 315)  (1129 315)  LC_5 Logic Functioning bit
 (40 11)  (1130 315)  (1130 315)  LC_5 Logic Functioning bit
 (42 11)  (1132 315)  (1132 315)  LC_5 Logic Functioning bit
 (4 12)  (1094 316)  (1094 316)  routing T_21_19.sp4_h_l_44 <X> T_21_19.sp4_v_b_9
 (12 12)  (1102 316)  (1102 316)  routing T_21_19.sp4_h_l_45 <X> T_21_19.sp4_h_r_11
 (22 12)  (1112 316)  (1112 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (1117 316)  (1117 316)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 316)  (1119 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 316)  (1121 316)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 316)  (1122 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 316)  (1123 316)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 316)  (1124 316)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 316)  (1127 316)  LC_6 Logic Functioning bit
 (39 12)  (1129 316)  (1129 316)  LC_6 Logic Functioning bit
 (43 12)  (1133 316)  (1133 316)  LC_6 Logic Functioning bit
 (45 12)  (1135 316)  (1135 316)  LC_6 Logic Functioning bit
 (5 13)  (1095 317)  (1095 317)  routing T_21_19.sp4_h_l_44 <X> T_21_19.sp4_v_b_9
 (13 13)  (1103 317)  (1103 317)  routing T_21_19.sp4_h_l_45 <X> T_21_19.sp4_h_r_11
 (22 13)  (1112 317)  (1112 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1113 317)  (1113 317)  routing T_21_19.sp4_h_l_15 <X> T_21_19.lc_trk_g3_2
 (24 13)  (1114 317)  (1114 317)  routing T_21_19.sp4_h_l_15 <X> T_21_19.lc_trk_g3_2
 (25 13)  (1115 317)  (1115 317)  routing T_21_19.sp4_h_l_15 <X> T_21_19.lc_trk_g3_2
 (26 13)  (1116 317)  (1116 317)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 317)  (1117 317)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 317)  (1119 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 317)  (1120 317)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (1122 317)  (1122 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (1124 317)  (1124 317)  routing T_21_19.lc_trk_g1_1 <X> T_21_19.input_2_6
 (39 13)  (1129 317)  (1129 317)  LC_6 Logic Functioning bit
 (40 13)  (1130 317)  (1130 317)  LC_6 Logic Functioning bit
 (41 13)  (1131 317)  (1131 317)  LC_6 Logic Functioning bit
 (42 13)  (1132 317)  (1132 317)  LC_6 Logic Functioning bit
 (0 14)  (1090 318)  (1090 318)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 318)  (1091 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (9 14)  (1099 318)  (1099 318)  routing T_21_19.sp4_h_r_7 <X> T_21_19.sp4_h_l_47
 (10 14)  (1100 318)  (1100 318)  routing T_21_19.sp4_h_r_7 <X> T_21_19.sp4_h_l_47
 (12 14)  (1102 318)  (1102 318)  routing T_21_19.sp4_v_b_11 <X> T_21_19.sp4_h_l_46
 (14 14)  (1104 318)  (1104 318)  routing T_21_19.sp4_v_t_17 <X> T_21_19.lc_trk_g3_4
 (16 14)  (1106 318)  (1106 318)  routing T_21_19.sp12_v_b_21 <X> T_21_19.lc_trk_g3_5
 (17 14)  (1107 318)  (1107 318)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (26 14)  (1116 318)  (1116 318)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 318)  (1117 318)  routing T_21_19.lc_trk_g1_1 <X> T_21_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 318)  (1119 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 318)  (1122 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 318)  (1124 318)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 318)  (1126 318)  LC_7 Logic Functioning bit
 (37 14)  (1127 318)  (1127 318)  LC_7 Logic Functioning bit
 (38 14)  (1128 318)  (1128 318)  LC_7 Logic Functioning bit
 (40 14)  (1130 318)  (1130 318)  LC_7 Logic Functioning bit
 (41 14)  (1131 318)  (1131 318)  LC_7 Logic Functioning bit
 (43 14)  (1133 318)  (1133 318)  LC_7 Logic Functioning bit
 (45 14)  (1135 318)  (1135 318)  LC_7 Logic Functioning bit
 (0 15)  (1090 319)  (1090 319)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 319)  (1091 319)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_7/s_r
 (10 15)  (1100 319)  (1100 319)  routing T_21_19.sp4_h_l_40 <X> T_21_19.sp4_v_t_47
 (16 15)  (1106 319)  (1106 319)  routing T_21_19.sp4_v_t_17 <X> T_21_19.lc_trk_g3_4
 (17 15)  (1107 319)  (1107 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (1108 319)  (1108 319)  routing T_21_19.sp12_v_b_21 <X> T_21_19.lc_trk_g3_5
 (27 15)  (1117 319)  (1117 319)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 319)  (1118 319)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 319)  (1119 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 319)  (1121 319)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 319)  (1122 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1124 319)  (1124 319)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.input_2_7
 (35 15)  (1125 319)  (1125 319)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.input_2_7
 (37 15)  (1127 319)  (1127 319)  LC_7 Logic Functioning bit
 (38 15)  (1128 319)  (1128 319)  LC_7 Logic Functioning bit
 (40 15)  (1130 319)  (1130 319)  LC_7 Logic Functioning bit
 (41 15)  (1131 319)  (1131 319)  LC_7 Logic Functioning bit
 (42 15)  (1132 319)  (1132 319)  LC_7 Logic Functioning bit
 (43 15)  (1133 319)  (1133 319)  LC_7 Logic Functioning bit
 (51 15)  (1141 319)  (1141 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_22_19

 (0 0)  (1144 304)  (1144 304)  Negative Clock bit

 (12 0)  (1156 304)  (1156 304)  routing T_22_19.sp4_v_b_8 <X> T_22_19.sp4_h_r_2
 (27 0)  (1171 304)  (1171 304)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 304)  (1172 304)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 304)  (1173 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 304)  (1176 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 304)  (1180 304)  LC_0 Logic Functioning bit
 (39 0)  (1183 304)  (1183 304)  LC_0 Logic Functioning bit
 (41 0)  (1185 304)  (1185 304)  LC_0 Logic Functioning bit
 (42 0)  (1186 304)  (1186 304)  LC_0 Logic Functioning bit
 (44 0)  (1188 304)  (1188 304)  LC_0 Logic Functioning bit
 (45 0)  (1189 304)  (1189 304)  LC_0 Logic Functioning bit
 (53 0)  (1197 304)  (1197 304)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (11 1)  (1155 305)  (1155 305)  routing T_22_19.sp4_v_b_8 <X> T_22_19.sp4_h_r_2
 (13 1)  (1157 305)  (1157 305)  routing T_22_19.sp4_v_b_8 <X> T_22_19.sp4_h_r_2
 (36 1)  (1180 305)  (1180 305)  LC_0 Logic Functioning bit
 (39 1)  (1183 305)  (1183 305)  LC_0 Logic Functioning bit
 (41 1)  (1185 305)  (1185 305)  LC_0 Logic Functioning bit
 (42 1)  (1186 305)  (1186 305)  LC_0 Logic Functioning bit
 (49 1)  (1193 305)  (1193 305)  Carry_In_Mux bit 

 (51 1)  (1195 305)  (1195 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1144 306)  (1144 306)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 306)  (1145 306)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 306)  (1146 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1171 306)  (1171 306)  routing T_22_19.lc_trk_g3_1 <X> T_22_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 306)  (1172 306)  routing T_22_19.lc_trk_g3_1 <X> T_22_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 306)  (1173 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 306)  (1176 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 306)  (1180 306)  LC_1 Logic Functioning bit
 (39 2)  (1183 306)  (1183 306)  LC_1 Logic Functioning bit
 (41 2)  (1185 306)  (1185 306)  LC_1 Logic Functioning bit
 (42 2)  (1186 306)  (1186 306)  LC_1 Logic Functioning bit
 (44 2)  (1188 306)  (1188 306)  LC_1 Logic Functioning bit
 (45 2)  (1189 306)  (1189 306)  LC_1 Logic Functioning bit
 (46 2)  (1190 306)  (1190 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (13 3)  (1157 307)  (1157 307)  routing T_22_19.sp4_v_b_9 <X> T_22_19.sp4_h_l_39
 (36 3)  (1180 307)  (1180 307)  LC_1 Logic Functioning bit
 (39 3)  (1183 307)  (1183 307)  LC_1 Logic Functioning bit
 (41 3)  (1185 307)  (1185 307)  LC_1 Logic Functioning bit
 (42 3)  (1186 307)  (1186 307)  LC_1 Logic Functioning bit
 (0 4)  (1144 308)  (1144 308)  routing T_22_19.lc_trk_g2_2 <X> T_22_19.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 308)  (1145 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1165 308)  (1165 308)  routing T_22_19.wire_logic_cluster/lc_3/out <X> T_22_19.lc_trk_g1_3
 (22 4)  (1166 308)  (1166 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1169 308)  (1169 308)  routing T_22_19.wire_logic_cluster/lc_2/out <X> T_22_19.lc_trk_g1_2
 (27 4)  (1171 308)  (1171 308)  routing T_22_19.lc_trk_g1_2 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 308)  (1173 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 308)  (1176 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 308)  (1180 308)  LC_2 Logic Functioning bit
 (39 4)  (1183 308)  (1183 308)  LC_2 Logic Functioning bit
 (41 4)  (1185 308)  (1185 308)  LC_2 Logic Functioning bit
 (42 4)  (1186 308)  (1186 308)  LC_2 Logic Functioning bit
 (44 4)  (1188 308)  (1188 308)  LC_2 Logic Functioning bit
 (45 4)  (1189 308)  (1189 308)  LC_2 Logic Functioning bit
 (46 4)  (1190 308)  (1190 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (1196 308)  (1196 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (1145 309)  (1145 309)  routing T_22_19.lc_trk_g2_2 <X> T_22_19.wire_logic_cluster/lc_7/cen
 (19 5)  (1163 309)  (1163 309)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (1166 309)  (1166 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1174 309)  (1174 309)  routing T_22_19.lc_trk_g1_2 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (1180 309)  (1180 309)  LC_2 Logic Functioning bit
 (39 5)  (1183 309)  (1183 309)  LC_2 Logic Functioning bit
 (41 5)  (1185 309)  (1185 309)  LC_2 Logic Functioning bit
 (42 5)  (1186 309)  (1186 309)  LC_2 Logic Functioning bit
 (17 6)  (1161 310)  (1161 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1162 310)  (1162 310)  routing T_22_19.wire_logic_cluster/lc_5/out <X> T_22_19.lc_trk_g1_5
 (21 6)  (1165 310)  (1165 310)  routing T_22_19.wire_logic_cluster/lc_7/out <X> T_22_19.lc_trk_g1_7
 (22 6)  (1166 310)  (1166 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1169 310)  (1169 310)  routing T_22_19.wire_logic_cluster/lc_6/out <X> T_22_19.lc_trk_g1_6
 (27 6)  (1171 310)  (1171 310)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 310)  (1173 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 310)  (1176 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 310)  (1180 310)  LC_3 Logic Functioning bit
 (39 6)  (1183 310)  (1183 310)  LC_3 Logic Functioning bit
 (41 6)  (1185 310)  (1185 310)  LC_3 Logic Functioning bit
 (42 6)  (1186 310)  (1186 310)  LC_3 Logic Functioning bit
 (44 6)  (1188 310)  (1188 310)  LC_3 Logic Functioning bit
 (45 6)  (1189 310)  (1189 310)  LC_3 Logic Functioning bit
 (22 7)  (1166 311)  (1166 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1174 311)  (1174 311)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (1180 311)  (1180 311)  LC_3 Logic Functioning bit
 (39 7)  (1183 311)  (1183 311)  LC_3 Logic Functioning bit
 (41 7)  (1185 311)  (1185 311)  LC_3 Logic Functioning bit
 (42 7)  (1186 311)  (1186 311)  LC_3 Logic Functioning bit
 (25 8)  (1169 312)  (1169 312)  routing T_22_19.sp4_h_r_42 <X> T_22_19.lc_trk_g2_2
 (27 8)  (1171 312)  (1171 312)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 312)  (1172 312)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 312)  (1173 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 312)  (1174 312)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 312)  (1176 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 312)  (1180 312)  LC_4 Logic Functioning bit
 (39 8)  (1183 312)  (1183 312)  LC_4 Logic Functioning bit
 (41 8)  (1185 312)  (1185 312)  LC_4 Logic Functioning bit
 (42 8)  (1186 312)  (1186 312)  LC_4 Logic Functioning bit
 (44 8)  (1188 312)  (1188 312)  LC_4 Logic Functioning bit
 (45 8)  (1189 312)  (1189 312)  LC_4 Logic Functioning bit
 (46 8)  (1190 312)  (1190 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (1166 313)  (1166 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1167 313)  (1167 313)  routing T_22_19.sp4_h_r_42 <X> T_22_19.lc_trk_g2_2
 (24 9)  (1168 313)  (1168 313)  routing T_22_19.sp4_h_r_42 <X> T_22_19.lc_trk_g2_2
 (25 9)  (1169 313)  (1169 313)  routing T_22_19.sp4_h_r_42 <X> T_22_19.lc_trk_g2_2
 (36 9)  (1180 313)  (1180 313)  LC_4 Logic Functioning bit
 (39 9)  (1183 313)  (1183 313)  LC_4 Logic Functioning bit
 (41 9)  (1185 313)  (1185 313)  LC_4 Logic Functioning bit
 (42 9)  (1186 313)  (1186 313)  LC_4 Logic Functioning bit
 (27 10)  (1171 314)  (1171 314)  routing T_22_19.lc_trk_g1_5 <X> T_22_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 314)  (1173 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 314)  (1174 314)  routing T_22_19.lc_trk_g1_5 <X> T_22_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 314)  (1176 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 314)  (1180 314)  LC_5 Logic Functioning bit
 (39 10)  (1183 314)  (1183 314)  LC_5 Logic Functioning bit
 (41 10)  (1185 314)  (1185 314)  LC_5 Logic Functioning bit
 (42 10)  (1186 314)  (1186 314)  LC_5 Logic Functioning bit
 (44 10)  (1188 314)  (1188 314)  LC_5 Logic Functioning bit
 (45 10)  (1189 314)  (1189 314)  LC_5 Logic Functioning bit
 (46 10)  (1190 314)  (1190 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (1148 315)  (1148 315)  routing T_22_19.sp4_v_b_1 <X> T_22_19.sp4_h_l_43
 (13 11)  (1157 315)  (1157 315)  routing T_22_19.sp4_v_b_3 <X> T_22_19.sp4_h_l_45
 (36 11)  (1180 315)  (1180 315)  LC_5 Logic Functioning bit
 (39 11)  (1183 315)  (1183 315)  LC_5 Logic Functioning bit
 (41 11)  (1185 315)  (1185 315)  LC_5 Logic Functioning bit
 (42 11)  (1186 315)  (1186 315)  LC_5 Logic Functioning bit
 (14 12)  (1158 316)  (1158 316)  routing T_22_19.wire_logic_cluster/lc_0/out <X> T_22_19.lc_trk_g3_0
 (17 12)  (1161 316)  (1161 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1162 316)  (1162 316)  routing T_22_19.wire_logic_cluster/lc_1/out <X> T_22_19.lc_trk_g3_1
 (27 12)  (1171 316)  (1171 316)  routing T_22_19.lc_trk_g1_6 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 316)  (1173 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 316)  (1174 316)  routing T_22_19.lc_trk_g1_6 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 316)  (1176 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 316)  (1180 316)  LC_6 Logic Functioning bit
 (39 12)  (1183 316)  (1183 316)  LC_6 Logic Functioning bit
 (41 12)  (1185 316)  (1185 316)  LC_6 Logic Functioning bit
 (42 12)  (1186 316)  (1186 316)  LC_6 Logic Functioning bit
 (44 12)  (1188 316)  (1188 316)  LC_6 Logic Functioning bit
 (45 12)  (1189 316)  (1189 316)  LC_6 Logic Functioning bit
 (4 13)  (1148 317)  (1148 317)  routing T_22_19.sp4_v_t_41 <X> T_22_19.sp4_h_r_9
 (17 13)  (1161 317)  (1161 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1174 317)  (1174 317)  routing T_22_19.lc_trk_g1_6 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (1180 317)  (1180 317)  LC_6 Logic Functioning bit
 (39 13)  (1183 317)  (1183 317)  LC_6 Logic Functioning bit
 (41 13)  (1185 317)  (1185 317)  LC_6 Logic Functioning bit
 (42 13)  (1186 317)  (1186 317)  LC_6 Logic Functioning bit
 (0 14)  (1144 318)  (1144 318)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 318)  (1145 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (10 14)  (1154 318)  (1154 318)  routing T_22_19.sp4_v_b_5 <X> T_22_19.sp4_h_l_47
 (12 14)  (1156 318)  (1156 318)  routing T_22_19.sp4_v_t_46 <X> T_22_19.sp4_h_l_46
 (14 14)  (1158 318)  (1158 318)  routing T_22_19.wire_logic_cluster/lc_4/out <X> T_22_19.lc_trk_g3_4
 (17 14)  (1161 318)  (1161 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (1171 318)  (1171 318)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 318)  (1173 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 318)  (1174 318)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 318)  (1176 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 318)  (1180 318)  LC_7 Logic Functioning bit
 (39 14)  (1183 318)  (1183 318)  LC_7 Logic Functioning bit
 (41 14)  (1185 318)  (1185 318)  LC_7 Logic Functioning bit
 (42 14)  (1186 318)  (1186 318)  LC_7 Logic Functioning bit
 (45 14)  (1189 318)  (1189 318)  LC_7 Logic Functioning bit
 (46 14)  (1190 318)  (1190 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (1144 319)  (1144 319)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 319)  (1145 319)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_7/s_r
 (3 15)  (1147 319)  (1147 319)  routing T_22_19.sp12_h_l_22 <X> T_22_19.sp12_v_t_22
 (11 15)  (1155 319)  (1155 319)  routing T_22_19.sp4_v_t_46 <X> T_22_19.sp4_h_l_46
 (17 15)  (1161 319)  (1161 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1162 319)  (1162 319)  routing T_22_19.sp4_r_v_b_45 <X> T_22_19.lc_trk_g3_5
 (30 15)  (1174 319)  (1174 319)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_7/in_1
 (36 15)  (1180 319)  (1180 319)  LC_7 Logic Functioning bit
 (39 15)  (1183 319)  (1183 319)  LC_7 Logic Functioning bit
 (41 15)  (1185 319)  (1185 319)  LC_7 Logic Functioning bit
 (42 15)  (1186 319)  (1186 319)  LC_7 Logic Functioning bit


LogicTile_23_19

 (21 0)  (1219 304)  (1219 304)  routing T_23_19.sp4_v_b_3 <X> T_23_19.lc_trk_g0_3
 (22 0)  (1220 304)  (1220 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1221 304)  (1221 304)  routing T_23_19.sp4_v_b_3 <X> T_23_19.lc_trk_g0_3
 (6 5)  (1204 309)  (1204 309)  routing T_23_19.sp4_h_l_38 <X> T_23_19.sp4_h_r_3
 (28 6)  (1226 310)  (1226 310)  routing T_23_19.lc_trk_g2_4 <X> T_23_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 310)  (1227 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 310)  (1228 310)  routing T_23_19.lc_trk_g2_4 <X> T_23_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 310)  (1230 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 310)  (1231 310)  routing T_23_19.lc_trk_g2_0 <X> T_23_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 310)  (1234 310)  LC_3 Logic Functioning bit
 (38 6)  (1236 310)  (1236 310)  LC_3 Logic Functioning bit
 (41 6)  (1239 310)  (1239 310)  LC_3 Logic Functioning bit
 (43 6)  (1241 310)  (1241 310)  LC_3 Logic Functioning bit
 (52 6)  (1250 310)  (1250 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (12 7)  (1210 311)  (1210 311)  routing T_23_19.sp4_h_l_40 <X> T_23_19.sp4_v_t_40
 (26 7)  (1224 311)  (1224 311)  routing T_23_19.lc_trk_g0_3 <X> T_23_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 311)  (1227 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (1235 311)  (1235 311)  LC_3 Logic Functioning bit
 (39 7)  (1237 311)  (1237 311)  LC_3 Logic Functioning bit
 (41 7)  (1239 311)  (1239 311)  LC_3 Logic Functioning bit
 (43 7)  (1241 311)  (1241 311)  LC_3 Logic Functioning bit
 (14 9)  (1212 313)  (1212 313)  routing T_23_19.sp4_h_r_24 <X> T_23_19.lc_trk_g2_0
 (15 9)  (1213 313)  (1213 313)  routing T_23_19.sp4_h_r_24 <X> T_23_19.lc_trk_g2_0
 (16 9)  (1214 313)  (1214 313)  routing T_23_19.sp4_h_r_24 <X> T_23_19.lc_trk_g2_0
 (17 9)  (1215 313)  (1215 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (8 10)  (1206 314)  (1206 314)  routing T_23_19.sp4_v_t_42 <X> T_23_19.sp4_h_l_42
 (9 10)  (1207 314)  (1207 314)  routing T_23_19.sp4_v_t_42 <X> T_23_19.sp4_h_l_42
 (14 11)  (1212 315)  (1212 315)  routing T_23_19.tnl_op_4 <X> T_23_19.lc_trk_g2_4
 (15 11)  (1213 315)  (1213 315)  routing T_23_19.tnl_op_4 <X> T_23_19.lc_trk_g2_4
 (17 11)  (1215 315)  (1215 315)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4


LogicTile_24_19

 (16 0)  (1268 304)  (1268 304)  routing T_24_19.sp12_h_l_14 <X> T_24_19.lc_trk_g0_1
 (17 0)  (1269 304)  (1269 304)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (18 1)  (1270 305)  (1270 305)  routing T_24_19.sp12_h_l_14 <X> T_24_19.lc_trk_g0_1
 (29 4)  (1281 308)  (1281 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 308)  (1284 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 308)  (1285 308)  routing T_24_19.lc_trk_g3_2 <X> T_24_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 308)  (1286 308)  routing T_24_19.lc_trk_g3_2 <X> T_24_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 308)  (1288 308)  LC_2 Logic Functioning bit
 (37 4)  (1289 308)  (1289 308)  LC_2 Logic Functioning bit
 (38 4)  (1290 308)  (1290 308)  LC_2 Logic Functioning bit
 (39 4)  (1291 308)  (1291 308)  LC_2 Logic Functioning bit
 (41 4)  (1293 308)  (1293 308)  LC_2 Logic Functioning bit
 (43 4)  (1295 308)  (1295 308)  LC_2 Logic Functioning bit
 (47 4)  (1299 308)  (1299 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (1278 309)  (1278 309)  routing T_24_19.lc_trk_g2_2 <X> T_24_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 309)  (1280 309)  routing T_24_19.lc_trk_g2_2 <X> T_24_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 309)  (1281 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 309)  (1283 309)  routing T_24_19.lc_trk_g3_2 <X> T_24_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (1289 309)  (1289 309)  LC_2 Logic Functioning bit
 (39 5)  (1291 309)  (1291 309)  LC_2 Logic Functioning bit
 (11 8)  (1263 312)  (1263 312)  routing T_24_19.sp4_v_t_40 <X> T_24_19.sp4_v_b_8
 (12 9)  (1264 313)  (1264 313)  routing T_24_19.sp4_v_t_40 <X> T_24_19.sp4_v_b_8
 (22 9)  (1274 313)  (1274 313)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1276 313)  (1276 313)  routing T_24_19.tnr_op_2 <X> T_24_19.lc_trk_g2_2
 (22 13)  (1274 317)  (1274 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1275 317)  (1275 317)  routing T_24_19.sp4_h_l_15 <X> T_24_19.lc_trk_g3_2
 (24 13)  (1276 317)  (1276 317)  routing T_24_19.sp4_h_l_15 <X> T_24_19.lc_trk_g3_2
 (25 13)  (1277 317)  (1277 317)  routing T_24_19.sp4_h_l_15 <X> T_24_19.lc_trk_g3_2


RAM_Tile_25_19

 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (22 1)  (1328 305)  (1328 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1332 305)  (1332 305)  routing T_25_19.lc_trk_g0_2 <X> T_25_19.input0_0
 (29 1)  (1335 305)  (1335 305)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (1306 306)  (1306 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 3)  (1321 307)  (1321 307)  routing T_25_19.sp4_v_b_20 <X> T_25_19.lc_trk_g0_4
 (16 3)  (1322 307)  (1322 307)  routing T_25_19.sp4_v_b_20 <X> T_25_19.lc_trk_g0_4
 (17 3)  (1323 307)  (1323 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (28 3)  (1334 307)  (1334 307)  routing T_25_19.lc_trk_g2_1 <X> T_25_19.input0_1
 (29 3)  (1335 307)  (1335 307)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (26 4)  (1332 308)  (1332 308)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.input0_2
 (27 4)  (1333 308)  (1333 308)  routing T_25_19.lc_trk_g3_4 <X> T_25_19.wire_bram/ram/WDATA_13
 (28 4)  (1334 308)  (1334 308)  routing T_25_19.lc_trk_g3_4 <X> T_25_19.wire_bram/ram/WDATA_13
 (29 4)  (1335 308)  (1335 308)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_4 wire_bram/ram/WDATA_13
 (30 4)  (1336 308)  (1336 308)  routing T_25_19.lc_trk_g3_4 <X> T_25_19.wire_bram/ram/WDATA_13
 (37 4)  (1343 308)  (1343 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_13 sp12_h_r_12
 (15 5)  (1321 309)  (1321 309)  routing T_25_19.sp4_v_b_16 <X> T_25_19.lc_trk_g1_0
 (16 5)  (1322 309)  (1322 309)  routing T_25_19.sp4_v_b_16 <X> T_25_19.lc_trk_g1_0
 (17 5)  (1323 309)  (1323 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_16 lc_trk_g1_0
 (28 5)  (1334 309)  (1334 309)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.input0_2
 (29 5)  (1335 309)  (1335 309)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (26 7)  (1332 311)  (1332 311)  routing T_25_19.lc_trk_g2_3 <X> T_25_19.input0_3
 (28 7)  (1334 311)  (1334 311)  routing T_25_19.lc_trk_g2_3 <X> T_25_19.input0_3
 (29 7)  (1335 311)  (1335 311)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (4 8)  (1310 312)  (1310 312)  routing T_25_19.sp4_h_l_37 <X> T_25_19.sp4_v_b_6
 (6 8)  (1312 312)  (1312 312)  routing T_25_19.sp4_h_l_37 <X> T_25_19.sp4_v_b_6
 (16 8)  (1322 312)  (1322 312)  routing T_25_19.sp4_v_t_20 <X> T_25_19.lc_trk_g2_1
 (17 8)  (1323 312)  (1323 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 312)  (1324 312)  routing T_25_19.sp4_v_t_20 <X> T_25_19.lc_trk_g2_1
 (22 8)  (1328 312)  (1328 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_14 lc_trk_g2_3
 (23 8)  (1329 312)  (1329 312)  routing T_25_19.sp4_h_l_14 <X> T_25_19.lc_trk_g2_3
 (24 8)  (1330 312)  (1330 312)  routing T_25_19.sp4_h_l_14 <X> T_25_19.lc_trk_g2_3
 (5 9)  (1311 313)  (1311 313)  routing T_25_19.sp4_h_l_37 <X> T_25_19.sp4_v_b_6
 (18 9)  (1324 313)  (1324 313)  routing T_25_19.sp4_v_t_20 <X> T_25_19.lc_trk_g2_1
 (21 9)  (1327 313)  (1327 313)  routing T_25_19.sp4_h_l_14 <X> T_25_19.lc_trk_g2_3
 (27 9)  (1333 313)  (1333 313)  routing T_25_19.lc_trk_g3_1 <X> T_25_19.input0_4
 (28 9)  (1334 313)  (1334 313)  routing T_25_19.lc_trk_g3_1 <X> T_25_19.input0_4
 (29 9)  (1335 313)  (1335 313)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (15 11)  (1321 315)  (1321 315)  routing T_25_19.sp4_v_b_44 <X> T_25_19.lc_trk_g2_4
 (16 11)  (1322 315)  (1322 315)  routing T_25_19.sp4_v_b_44 <X> T_25_19.lc_trk_g2_4
 (17 11)  (1323 315)  (1323 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_44 lc_trk_g2_4
 (27 11)  (1333 315)  (1333 315)  routing T_25_19.lc_trk_g3_0 <X> T_25_19.input0_5
 (28 11)  (1334 315)  (1334 315)  routing T_25_19.lc_trk_g3_0 <X> T_25_19.input0_5
 (29 11)  (1335 315)  (1335 315)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (14 12)  (1320 316)  (1320 316)  routing T_25_19.sp4_v_b_32 <X> T_25_19.lc_trk_g3_0
 (16 12)  (1322 316)  (1322 316)  routing T_25_19.sp4_v_b_25 <X> T_25_19.lc_trk_g3_1
 (17 12)  (1323 316)  (1323 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 316)  (1324 316)  routing T_25_19.sp4_v_b_25 <X> T_25_19.lc_trk_g3_1
 (25 12)  (1331 316)  (1331 316)  routing T_25_19.sp4_v_b_34 <X> T_25_19.lc_trk_g3_2
 (26 12)  (1332 316)  (1332 316)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.input0_6
 (27 12)  (1333 316)  (1333 316)  routing T_25_19.lc_trk_g1_0 <X> T_25_19.wire_bram/ram/WDATA_9
 (29 12)  (1335 316)  (1335 316)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_0 wire_bram/ram/WDATA_9
 (35 12)  (1341 316)  (1341 316)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.input2_6
 (38 12)  (1344 316)  (1344 316)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_9 sp4_v_b_28
 (14 13)  (1320 317)  (1320 317)  routing T_25_19.sp4_v_b_32 <X> T_25_19.lc_trk_g3_0
 (16 13)  (1322 317)  (1322 317)  routing T_25_19.sp4_v_b_32 <X> T_25_19.lc_trk_g3_0
 (17 13)  (1323 317)  (1323 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_32 lc_trk_g3_0
 (22 13)  (1328 317)  (1328 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_34 lc_trk_g3_2
 (23 13)  (1329 317)  (1329 317)  routing T_25_19.sp4_v_b_34 <X> T_25_19.lc_trk_g3_2
 (25 13)  (1331 317)  (1331 317)  routing T_25_19.sp4_v_b_34 <X> T_25_19.lc_trk_g3_2
 (27 13)  (1333 317)  (1333 317)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.input0_6
 (28 13)  (1334 317)  (1334 317)  routing T_25_19.lc_trk_g3_5 <X> T_25_19.input0_6
 (29 13)  (1335 317)  (1335 317)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_5 input0_6
 (32 13)  (1338 317)  (1338 317)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_7 input2_6
 (33 13)  (1339 317)  (1339 317)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.input2_6
 (34 13)  (1340 317)  (1340 317)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.input2_6
 (35 13)  (1341 317)  (1341 317)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.input2_6
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (14 14)  (1320 318)  (1320 318)  routing T_25_19.sp4_h_r_44 <X> T_25_19.lc_trk_g3_4
 (15 14)  (1321 318)  (1321 318)  routing T_25_19.sp4_v_b_45 <X> T_25_19.lc_trk_g3_5
 (16 14)  (1322 318)  (1322 318)  routing T_25_19.sp4_v_b_45 <X> T_25_19.lc_trk_g3_5
 (17 14)  (1323 318)  (1323 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (22 14)  (1328 318)  (1328 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_34 lc_trk_g3_7
 (23 14)  (1329 318)  (1329 318)  routing T_25_19.sp4_v_t_34 <X> T_25_19.lc_trk_g3_7
 (24 14)  (1330 318)  (1330 318)  routing T_25_19.sp4_v_t_34 <X> T_25_19.lc_trk_g3_7
 (25 14)  (1331 318)  (1331 318)  routing T_25_19.sp4_v_t_19 <X> T_25_19.lc_trk_g3_6
 (35 14)  (1341 318)  (1341 318)  routing T_25_19.lc_trk_g3_6 <X> T_25_19.input2_7
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g0_4 <X> T_25_19.wire_bram/ram/RE
 (14 15)  (1320 319)  (1320 319)  routing T_25_19.sp4_h_r_44 <X> T_25_19.lc_trk_g3_4
 (15 15)  (1321 319)  (1321 319)  routing T_25_19.sp4_h_r_44 <X> T_25_19.lc_trk_g3_4
 (16 15)  (1322 319)  (1322 319)  routing T_25_19.sp4_h_r_44 <X> T_25_19.lc_trk_g3_4
 (17 15)  (1323 319)  (1323 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (1328 319)  (1328 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_19 lc_trk_g3_6
 (23 15)  (1329 319)  (1329 319)  routing T_25_19.sp4_v_t_19 <X> T_25_19.lc_trk_g3_6
 (26 15)  (1332 319)  (1332 319)  routing T_25_19.lc_trk_g3_2 <X> T_25_19.input0_7
 (27 15)  (1333 319)  (1333 319)  routing T_25_19.lc_trk_g3_2 <X> T_25_19.input0_7
 (28 15)  (1334 319)  (1334 319)  routing T_25_19.lc_trk_g3_2 <X> T_25_19.input0_7
 (29 15)  (1335 319)  (1335 319)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (1338 319)  (1338 319)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_6 input2_7
 (33 15)  (1339 319)  (1339 319)  routing T_25_19.lc_trk_g3_6 <X> T_25_19.input2_7
 (34 15)  (1340 319)  (1340 319)  routing T_25_19.lc_trk_g3_6 <X> T_25_19.input2_7
 (35 15)  (1341 319)  (1341 319)  routing T_25_19.lc_trk_g3_6 <X> T_25_19.input2_7


IO_Tile_33_19

 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_6_18

 (8 8)  (296 296)  (296 296)  routing T_6_18.sp4_v_b_7 <X> T_6_18.sp4_h_r_7
 (9 8)  (297 296)  (297 296)  routing T_6_18.sp4_v_b_7 <X> T_6_18.sp4_h_r_7


RAM_Tile_8_18

 (0 0)  (396 288)  (396 288)  Negative Clock bit

 (7 0)  (403 288)  (403 288)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (396 290)  (396 290)  routing T_8_18.glb_netwk_6 <X> T_8_18.wire_bram/ram/WCLK
 (1 2)  (397 290)  (397 290)  routing T_8_18.glb_netwk_6 <X> T_8_18.wire_bram/ram/WCLK
 (2 2)  (398 290)  (398 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 290)  (403 290)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (418 290)  (418 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (419 290)  (419 290)  routing T_8_18.sp12_h_l_12 <X> T_8_18.lc_trk_g0_7
 (7 4)  (403 292)  (403 292)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (27 4)  (423 292)  (423 292)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_bram/ram/WDATA_5
 (28 4)  (424 292)  (424 292)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_bram/ram/WDATA_5
 (29 4)  (425 292)  (425 292)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_6 wire_bram/ram/WDATA_5
 (30 4)  (426 292)  (426 292)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_bram/ram/WDATA_5
 (41 4)  (437 292)  (437 292)  Enable bit of Mux _out_links/OutMuxb_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_37
 (7 5)  (403 293)  (403 293)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (30 5)  (426 293)  (426 293)  routing T_8_18.lc_trk_g3_6 <X> T_8_18.wire_bram/ram/WDATA_5
 (7 6)  (403 294)  (403 294)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (403 295)  (403 295)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (5 12)  (401 300)  (401 300)  routing T_8_18.sp4_v_b_9 <X> T_8_18.sp4_h_r_9
 (29 12)  (425 300)  (425 300)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_7 wire_bram/ram/WDATA_1
 (30 12)  (426 300)  (426 300)  routing T_8_18.lc_trk_g0_7 <X> T_8_18.wire_bram/ram/WDATA_1
 (6 13)  (402 301)  (402 301)  routing T_8_18.sp4_v_b_9 <X> T_8_18.sp4_h_r_9
 (30 13)  (426 301)  (426 301)  routing T_8_18.lc_trk_g0_7 <X> T_8_18.wire_bram/ram/WDATA_1
 (39 13)  (435 301)  (435 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_bram/ram/RDATA_1 sp4_v_t_1
 (0 14)  (396 302)  (396 302)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (1 14)  (397 302)  (397 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 302)  (412 302)  routing T_8_18.sp4_v_b_29 <X> T_8_18.lc_trk_g3_5
 (17 14)  (413 302)  (413 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 302)  (414 302)  routing T_8_18.sp4_v_b_29 <X> T_8_18.lc_trk_g3_5
 (0 15)  (396 303)  (396 303)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (1 15)  (397 303)  (397 303)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (22 15)  (418 303)  (418 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (421 303)  (421 303)  routing T_8_18.sp4_r_v_b_46 <X> T_8_18.lc_trk_g3_6


LogicTile_9_18

 (8 0)  (446 288)  (446 288)  routing T_9_18.sp4_v_b_1 <X> T_9_18.sp4_h_r_1
 (9 0)  (447 288)  (447 288)  routing T_9_18.sp4_v_b_1 <X> T_9_18.sp4_h_r_1
 (21 0)  (459 288)  (459 288)  routing T_9_18.wire_logic_cluster/lc_3/out <X> T_9_18.lc_trk_g0_3
 (22 0)  (460 288)  (460 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (464 288)  (464 288)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 288)  (465 288)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 288)  (466 288)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 288)  (468 288)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 288)  (472 288)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 288)  (474 288)  LC_0 Logic Functioning bit
 (37 0)  (475 288)  (475 288)  LC_0 Logic Functioning bit
 (39 0)  (477 288)  (477 288)  LC_0 Logic Functioning bit
 (43 0)  (481 288)  (481 288)  LC_0 Logic Functioning bit
 (45 0)  (483 288)  (483 288)  LC_0 Logic Functioning bit
 (12 1)  (450 289)  (450 289)  routing T_9_18.sp4_h_r_2 <X> T_9_18.sp4_v_b_2
 (27 1)  (465 289)  (465 289)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 289)  (467 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 289)  (470 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (471 289)  (471 289)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.input_2_0
 (34 1)  (472 289)  (472 289)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.input_2_0
 (36 1)  (474 289)  (474 289)  LC_0 Logic Functioning bit
 (37 1)  (475 289)  (475 289)  LC_0 Logic Functioning bit
 (38 1)  (476 289)  (476 289)  LC_0 Logic Functioning bit
 (39 1)  (477 289)  (477 289)  LC_0 Logic Functioning bit
 (46 1)  (484 289)  (484 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (486 289)  (486 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (438 290)  (438 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (1 2)  (439 290)  (439 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 4)  (450 292)  (450 292)  routing T_9_18.sp4_v_t_40 <X> T_9_18.sp4_h_r_5
 (14 4)  (452 292)  (452 292)  routing T_9_18.wire_logic_cluster/lc_0/out <X> T_9_18.lc_trk_g1_0
 (15 4)  (453 292)  (453 292)  routing T_9_18.top_op_1 <X> T_9_18.lc_trk_g1_1
 (17 4)  (455 292)  (455 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (464 292)  (464 292)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 292)  (465 292)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 292)  (466 292)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 292)  (467 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 292)  (468 292)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 292)  (470 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 292)  (471 292)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 292)  (472 292)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 292)  (474 292)  LC_2 Logic Functioning bit
 (37 4)  (475 292)  (475 292)  LC_2 Logic Functioning bit
 (39 4)  (477 292)  (477 292)  LC_2 Logic Functioning bit
 (43 4)  (481 292)  (481 292)  LC_2 Logic Functioning bit
 (45 4)  (483 292)  (483 292)  LC_2 Logic Functioning bit
 (52 4)  (490 292)  (490 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (455 293)  (455 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (456 293)  (456 293)  routing T_9_18.top_op_1 <X> T_9_18.lc_trk_g1_1
 (27 5)  (465 293)  (465 293)  routing T_9_18.lc_trk_g1_5 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 293)  (467 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 293)  (469 293)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 293)  (470 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (472 293)  (472 293)  routing T_9_18.lc_trk_g1_1 <X> T_9_18.input_2_2
 (36 5)  (474 293)  (474 293)  LC_2 Logic Functioning bit
 (37 5)  (475 293)  (475 293)  LC_2 Logic Functioning bit
 (38 5)  (476 293)  (476 293)  LC_2 Logic Functioning bit
 (39 5)  (477 293)  (477 293)  LC_2 Logic Functioning bit
 (15 6)  (453 294)  (453 294)  routing T_9_18.sp4_h_r_21 <X> T_9_18.lc_trk_g1_5
 (16 6)  (454 294)  (454 294)  routing T_9_18.sp4_h_r_21 <X> T_9_18.lc_trk_g1_5
 (17 6)  (455 294)  (455 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (456 294)  (456 294)  routing T_9_18.sp4_h_r_21 <X> T_9_18.lc_trk_g1_5
 (27 6)  (465 294)  (465 294)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 294)  (466 294)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 294)  (467 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 294)  (468 294)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 294)  (471 294)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 294)  (473 294)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.input_2_3
 (36 6)  (474 294)  (474 294)  LC_3 Logic Functioning bit
 (41 6)  (479 294)  (479 294)  LC_3 Logic Functioning bit
 (43 6)  (481 294)  (481 294)  LC_3 Logic Functioning bit
 (45 6)  (483 294)  (483 294)  LC_3 Logic Functioning bit
 (18 7)  (456 295)  (456 295)  routing T_9_18.sp4_h_r_21 <X> T_9_18.lc_trk_g1_5
 (26 7)  (464 295)  (464 295)  routing T_9_18.lc_trk_g0_3 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 295)  (467 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 295)  (468 295)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 295)  (469 295)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 295)  (470 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (471 295)  (471 295)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.input_2_3
 (34 7)  (472 295)  (472 295)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.input_2_3
 (35 7)  (473 295)  (473 295)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.input_2_3
 (36 7)  (474 295)  (474 295)  LC_3 Logic Functioning bit
 (40 7)  (478 295)  (478 295)  LC_3 Logic Functioning bit
 (42 7)  (480 295)  (480 295)  LC_3 Logic Functioning bit
 (11 8)  (449 296)  (449 296)  routing T_9_18.sp4_h_r_3 <X> T_9_18.sp4_v_b_8
 (21 8)  (459 296)  (459 296)  routing T_9_18.rgt_op_3 <X> T_9_18.lc_trk_g2_3
 (22 8)  (460 296)  (460 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (462 296)  (462 296)  routing T_9_18.rgt_op_3 <X> T_9_18.lc_trk_g2_3
 (22 9)  (460 297)  (460 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (463 297)  (463 297)  routing T_9_18.sp4_r_v_b_34 <X> T_9_18.lc_trk_g2_2
 (17 10)  (455 298)  (455 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 298)  (456 298)  routing T_9_18.wire_logic_cluster/lc_5/out <X> T_9_18.lc_trk_g2_5
 (26 10)  (464 298)  (464 298)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 298)  (465 298)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 298)  (466 298)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 298)  (468 298)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 298)  (471 298)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 298)  (474 298)  LC_5 Logic Functioning bit
 (41 10)  (479 298)  (479 298)  LC_5 Logic Functioning bit
 (43 10)  (481 298)  (481 298)  LC_5 Logic Functioning bit
 (45 10)  (483 298)  (483 298)  LC_5 Logic Functioning bit
 (47 10)  (485 298)  (485 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (28 11)  (466 299)  (466 299)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 299)  (468 299)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 299)  (469 299)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 299)  (470 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (471 299)  (471 299)  routing T_9_18.lc_trk_g2_3 <X> T_9_18.input_2_5
 (35 11)  (473 299)  (473 299)  routing T_9_18.lc_trk_g2_3 <X> T_9_18.input_2_5
 (36 11)  (474 299)  (474 299)  LC_5 Logic Functioning bit
 (40 11)  (478 299)  (478 299)  LC_5 Logic Functioning bit
 (42 11)  (480 299)  (480 299)  LC_5 Logic Functioning bit
 (48 11)  (486 299)  (486 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (453 300)  (453 300)  routing T_9_18.rgt_op_1 <X> T_9_18.lc_trk_g3_1
 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (456 300)  (456 300)  routing T_9_18.rgt_op_1 <X> T_9_18.lc_trk_g3_1
 (25 12)  (463 300)  (463 300)  routing T_9_18.wire_logic_cluster/lc_2/out <X> T_9_18.lc_trk_g3_2
 (5 13)  (443 301)  (443 301)  routing T_9_18.sp4_h_r_9 <X> T_9_18.sp4_v_b_9
 (19 13)  (457 301)  (457 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (460 301)  (460 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (452 302)  (452 302)  routing T_9_18.sp4_h_r_36 <X> T_9_18.lc_trk_g3_4
 (22 14)  (460 302)  (460 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (15 15)  (453 303)  (453 303)  routing T_9_18.sp4_h_r_36 <X> T_9_18.lc_trk_g3_4
 (16 15)  (454 303)  (454 303)  routing T_9_18.sp4_h_r_36 <X> T_9_18.lc_trk_g3_4
 (17 15)  (455 303)  (455 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (459 303)  (459 303)  routing T_9_18.sp4_r_v_b_47 <X> T_9_18.lc_trk_g3_7
 (22 15)  (460 303)  (460 303)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (462 303)  (462 303)  routing T_9_18.tnr_op_6 <X> T_9_18.lc_trk_g3_6


LogicTile_10_18

 (9 0)  (501 288)  (501 288)  routing T_10_18.sp4_v_t_36 <X> T_10_18.sp4_h_r_1
 (15 0)  (507 288)  (507 288)  routing T_10_18.sp4_h_r_1 <X> T_10_18.lc_trk_g0_1
 (16 0)  (508 288)  (508 288)  routing T_10_18.sp4_h_r_1 <X> T_10_18.lc_trk_g0_1
 (17 0)  (509 288)  (509 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (513 288)  (513 288)  routing T_10_18.wire_logic_cluster/lc_3/out <X> T_10_18.lc_trk_g0_3
 (22 0)  (514 288)  (514 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (517 288)  (517 288)  routing T_10_18.wire_logic_cluster/lc_2/out <X> T_10_18.lc_trk_g0_2
 (14 1)  (506 289)  (506 289)  routing T_10_18.top_op_0 <X> T_10_18.lc_trk_g0_0
 (15 1)  (507 289)  (507 289)  routing T_10_18.top_op_0 <X> T_10_18.lc_trk_g0_0
 (17 1)  (509 289)  (509 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (510 289)  (510 289)  routing T_10_18.sp4_h_r_1 <X> T_10_18.lc_trk_g0_1
 (22 1)  (514 289)  (514 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (498 290)  (498 290)  routing T_10_18.sp4_h_l_42 <X> T_10_18.sp4_v_t_37
 (8 2)  (500 290)  (500 290)  routing T_10_18.sp4_v_t_36 <X> T_10_18.sp4_h_l_36
 (9 2)  (501 290)  (501 290)  routing T_10_18.sp4_v_t_36 <X> T_10_18.sp4_h_l_36
 (16 2)  (508 290)  (508 290)  routing T_10_18.sp12_h_l_18 <X> T_10_18.lc_trk_g0_5
 (17 2)  (509 290)  (509 290)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 290)  (522 290)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 290)  (526 290)  routing T_10_18.lc_trk_g1_1 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 290)  (528 290)  LC_1 Logic Functioning bit
 (37 2)  (529 290)  (529 290)  LC_1 Logic Functioning bit
 (39 2)  (531 290)  (531 290)  LC_1 Logic Functioning bit
 (43 2)  (535 290)  (535 290)  LC_1 Logic Functioning bit
 (45 2)  (537 290)  (537 290)  LC_1 Logic Functioning bit
 (14 3)  (506 291)  (506 291)  routing T_10_18.sp4_h_r_4 <X> T_10_18.lc_trk_g0_4
 (15 3)  (507 291)  (507 291)  routing T_10_18.sp4_h_r_4 <X> T_10_18.lc_trk_g0_4
 (16 3)  (508 291)  (508 291)  routing T_10_18.sp4_h_r_4 <X> T_10_18.lc_trk_g0_4
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (510 291)  (510 291)  routing T_10_18.sp12_h_l_18 <X> T_10_18.lc_trk_g0_5
 (27 3)  (519 291)  (519 291)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 291)  (520 291)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 291)  (524 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (528 291)  (528 291)  LC_1 Logic Functioning bit
 (38 3)  (530 291)  (530 291)  LC_1 Logic Functioning bit
 (17 4)  (509 292)  (509 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (510 292)  (510 292)  routing T_10_18.wire_logic_cluster/lc_1/out <X> T_10_18.lc_trk_g1_1
 (21 4)  (513 292)  (513 292)  routing T_10_18.lft_op_3 <X> T_10_18.lc_trk_g1_3
 (22 4)  (514 292)  (514 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (516 292)  (516 292)  routing T_10_18.lft_op_3 <X> T_10_18.lc_trk_g1_3
 (29 4)  (521 292)  (521 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 292)  (525 292)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 292)  (526 292)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 292)  (528 292)  LC_2 Logic Functioning bit
 (41 4)  (533 292)  (533 292)  LC_2 Logic Functioning bit
 (43 4)  (535 292)  (535 292)  LC_2 Logic Functioning bit
 (45 4)  (537 292)  (537 292)  LC_2 Logic Functioning bit
 (26 5)  (518 293)  (518 293)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 293)  (524 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (525 293)  (525 293)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.input_2_2
 (34 5)  (526 293)  (526 293)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.input_2_2
 (36 5)  (528 293)  (528 293)  LC_2 Logic Functioning bit
 (40 5)  (532 293)  (532 293)  LC_2 Logic Functioning bit
 (42 5)  (534 293)  (534 293)  LC_2 Logic Functioning bit
 (27 6)  (519 294)  (519 294)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 294)  (525 294)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 294)  (527 294)  routing T_10_18.lc_trk_g0_5 <X> T_10_18.input_2_3
 (36 6)  (528 294)  (528 294)  LC_3 Logic Functioning bit
 (41 6)  (533 294)  (533 294)  LC_3 Logic Functioning bit
 (43 6)  (535 294)  (535 294)  LC_3 Logic Functioning bit
 (45 6)  (537 294)  (537 294)  LC_3 Logic Functioning bit
 (26 7)  (518 295)  (518 295)  routing T_10_18.lc_trk_g0_3 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 295)  (522 295)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 295)  (523 295)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 295)  (524 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (528 295)  (528 295)  LC_3 Logic Functioning bit
 (40 7)  (532 295)  (532 295)  LC_3 Logic Functioning bit
 (42 7)  (534 295)  (534 295)  LC_3 Logic Functioning bit
 (25 8)  (517 296)  (517 296)  routing T_10_18.sp4_v_t_23 <X> T_10_18.lc_trk_g2_2
 (26 8)  (518 296)  (518 296)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 296)  (525 296)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 296)  (526 296)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 296)  (528 296)  LC_4 Logic Functioning bit
 (41 8)  (533 296)  (533 296)  LC_4 Logic Functioning bit
 (43 8)  (535 296)  (535 296)  LC_4 Logic Functioning bit
 (45 8)  (537 296)  (537 296)  LC_4 Logic Functioning bit
 (22 9)  (514 297)  (514 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (515 297)  (515 297)  routing T_10_18.sp4_v_t_23 <X> T_10_18.lc_trk_g2_2
 (25 9)  (517 297)  (517 297)  routing T_10_18.sp4_v_t_23 <X> T_10_18.lc_trk_g2_2
 (28 9)  (520 297)  (520 297)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 297)  (524 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (528 297)  (528 297)  LC_4 Logic Functioning bit
 (40 9)  (532 297)  (532 297)  LC_4 Logic Functioning bit
 (42 9)  (534 297)  (534 297)  LC_4 Logic Functioning bit
 (46 9)  (538 297)  (538 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (506 298)  (506 298)  routing T_10_18.wire_logic_cluster/lc_4/out <X> T_10_18.lc_trk_g2_4
 (21 10)  (513 298)  (513 298)  routing T_10_18.wire_logic_cluster/lc_7/out <X> T_10_18.lc_trk_g2_7
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (517 298)  (517 298)  routing T_10_18.wire_logic_cluster/lc_6/out <X> T_10_18.lc_trk_g2_6
 (17 11)  (509 299)  (509 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (514 299)  (514 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (15 12)  (507 300)  (507 300)  routing T_10_18.tnl_op_1 <X> T_10_18.lc_trk_g3_1
 (17 12)  (509 300)  (509 300)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (518 300)  (518 300)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 300)  (525 300)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 300)  (526 300)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 300)  (528 300)  LC_6 Logic Functioning bit
 (41 12)  (533 300)  (533 300)  LC_6 Logic Functioning bit
 (43 12)  (535 300)  (535 300)  LC_6 Logic Functioning bit
 (45 12)  (537 300)  (537 300)  LC_6 Logic Functioning bit
 (13 13)  (505 301)  (505 301)  routing T_10_18.sp4_v_t_43 <X> T_10_18.sp4_h_r_11
 (15 13)  (507 301)  (507 301)  routing T_10_18.sp4_v_t_29 <X> T_10_18.lc_trk_g3_0
 (16 13)  (508 301)  (508 301)  routing T_10_18.sp4_v_t_29 <X> T_10_18.lc_trk_g3_0
 (17 13)  (509 301)  (509 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (510 301)  (510 301)  routing T_10_18.tnl_op_1 <X> T_10_18.lc_trk_g3_1
 (26 13)  (518 301)  (518 301)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 301)  (520 301)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 301)  (521 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 301)  (524 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (526 301)  (526 301)  routing T_10_18.lc_trk_g1_1 <X> T_10_18.input_2_6
 (36 13)  (528 301)  (528 301)  LC_6 Logic Functioning bit
 (40 13)  (532 301)  (532 301)  LC_6 Logic Functioning bit
 (42 13)  (534 301)  (534 301)  LC_6 Logic Functioning bit
 (22 14)  (514 302)  (514 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (515 302)  (515 302)  routing T_10_18.sp4_v_b_47 <X> T_10_18.lc_trk_g3_7
 (24 14)  (516 302)  (516 302)  routing T_10_18.sp4_v_b_47 <X> T_10_18.lc_trk_g3_7
 (25 14)  (517 302)  (517 302)  routing T_10_18.sp4_v_b_30 <X> T_10_18.lc_trk_g3_6
 (26 14)  (518 302)  (518 302)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 302)  (519 302)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 302)  (520 302)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 302)  (521 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 302)  (522 302)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 302)  (526 302)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 302)  (527 302)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_7
 (36 14)  (528 302)  (528 302)  LC_7 Logic Functioning bit
 (37 14)  (529 302)  (529 302)  LC_7 Logic Functioning bit
 (38 14)  (530 302)  (530 302)  LC_7 Logic Functioning bit
 (42 14)  (534 302)  (534 302)  LC_7 Logic Functioning bit
 (45 14)  (537 302)  (537 302)  LC_7 Logic Functioning bit
 (46 14)  (538 302)  (538 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (52 14)  (544 302)  (544 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (514 303)  (514 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (515 303)  (515 303)  routing T_10_18.sp4_v_b_30 <X> T_10_18.lc_trk_g3_6
 (26 15)  (518 303)  (518 303)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 303)  (519 303)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 303)  (520 303)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 303)  (521 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 303)  (522 303)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 303)  (523 303)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 303)  (524 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (525 303)  (525 303)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_7
 (35 15)  (527 303)  (527 303)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_7
 (36 15)  (528 303)  (528 303)  LC_7 Logic Functioning bit
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (42 15)  (534 303)  (534 303)  LC_7 Logic Functioning bit
 (43 15)  (535 303)  (535 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (17 0)  (563 288)  (563 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (567 288)  (567 288)  routing T_11_18.wire_logic_cluster/lc_3/out <X> T_11_18.lc_trk_g0_3
 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (571 288)  (571 288)  routing T_11_18.lft_op_2 <X> T_11_18.lc_trk_g0_2
 (26 0)  (572 288)  (572 288)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 288)  (573 288)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 288)  (574 288)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 288)  (580 288)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (37 0)  (583 288)  (583 288)  LC_0 Logic Functioning bit
 (39 0)  (585 288)  (585 288)  LC_0 Logic Functioning bit
 (43 0)  (589 288)  (589 288)  LC_0 Logic Functioning bit
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (51 0)  (597 288)  (597 288)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (9 1)  (555 289)  (555 289)  routing T_11_18.sp4_v_t_40 <X> T_11_18.sp4_v_b_1
 (10 1)  (556 289)  (556 289)  routing T_11_18.sp4_v_t_40 <X> T_11_18.sp4_v_b_1
 (18 1)  (564 289)  (564 289)  routing T_11_18.sp4_r_v_b_34 <X> T_11_18.lc_trk_g0_1
 (22 1)  (568 289)  (568 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (570 289)  (570 289)  routing T_11_18.lft_op_2 <X> T_11_18.lc_trk_g0_2
 (27 1)  (573 289)  (573 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 289)  (574 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 289)  (576 289)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (581 289)  (581 289)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.input_2_0
 (36 1)  (582 289)  (582 289)  LC_0 Logic Functioning bit
 (37 1)  (583 289)  (583 289)  LC_0 Logic Functioning bit
 (38 1)  (584 289)  (584 289)  LC_0 Logic Functioning bit
 (39 1)  (585 289)  (585 289)  LC_0 Logic Functioning bit
 (48 1)  (594 289)  (594 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (552 290)  (552 290)  routing T_11_18.sp4_v_b_9 <X> T_11_18.sp4_v_t_37
 (14 2)  (560 290)  (560 290)  routing T_11_18.wire_logic_cluster/lc_4/out <X> T_11_18.lc_trk_g0_4
 (17 2)  (563 290)  (563 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (564 290)  (564 290)  routing T_11_18.wire_logic_cluster/lc_5/out <X> T_11_18.lc_trk_g0_5
 (25 2)  (571 290)  (571 290)  routing T_11_18.wire_logic_cluster/lc_6/out <X> T_11_18.lc_trk_g0_6
 (5 3)  (551 291)  (551 291)  routing T_11_18.sp4_v_b_9 <X> T_11_18.sp4_v_t_37
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (568 291)  (568 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (8 4)  (554 292)  (554 292)  routing T_11_18.sp4_v_b_10 <X> T_11_18.sp4_h_r_4
 (9 4)  (555 292)  (555 292)  routing T_11_18.sp4_v_b_10 <X> T_11_18.sp4_h_r_4
 (10 4)  (556 292)  (556 292)  routing T_11_18.sp4_v_b_10 <X> T_11_18.sp4_h_r_4
 (14 4)  (560 292)  (560 292)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g1_0
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 292)  (577 292)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 292)  (579 292)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 292)  (582 292)  LC_2 Logic Functioning bit
 (37 4)  (583 292)  (583 292)  LC_2 Logic Functioning bit
 (38 4)  (584 292)  (584 292)  LC_2 Logic Functioning bit
 (39 4)  (585 292)  (585 292)  LC_2 Logic Functioning bit
 (41 4)  (587 292)  (587 292)  LC_2 Logic Functioning bit
 (43 4)  (589 292)  (589 292)  LC_2 Logic Functioning bit
 (51 4)  (597 292)  (597 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (5 5)  (551 293)  (551 293)  routing T_11_18.sp4_h_r_3 <X> T_11_18.sp4_v_b_3
 (9 5)  (555 293)  (555 293)  routing T_11_18.sp4_v_t_45 <X> T_11_18.sp4_v_b_4
 (10 5)  (556 293)  (556 293)  routing T_11_18.sp4_v_t_45 <X> T_11_18.sp4_v_b_4
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (573 293)  (573 293)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 293)  (574 293)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 293)  (582 293)  LC_2 Logic Functioning bit
 (38 5)  (584 293)  (584 293)  LC_2 Logic Functioning bit
 (3 6)  (549 294)  (549 294)  routing T_11_18.sp12_h_r_0 <X> T_11_18.sp12_v_t_23
 (14 6)  (560 294)  (560 294)  routing T_11_18.lft_op_4 <X> T_11_18.lc_trk_g1_4
 (27 6)  (573 294)  (573 294)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 294)  (574 294)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 294)  (576 294)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 294)  (577 294)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 294)  (579 294)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (37 6)  (583 294)  (583 294)  LC_3 Logic Functioning bit
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (42 6)  (588 294)  (588 294)  LC_3 Logic Functioning bit
 (45 6)  (591 294)  (591 294)  LC_3 Logic Functioning bit
 (51 6)  (597 294)  (597 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (3 7)  (549 295)  (549 295)  routing T_11_18.sp12_h_r_0 <X> T_11_18.sp12_v_t_23
 (15 7)  (561 295)  (561 295)  routing T_11_18.lft_op_4 <X> T_11_18.lc_trk_g1_4
 (17 7)  (563 295)  (563 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (572 295)  (572 295)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 295)  (573 295)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 295)  (574 295)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 295)  (577 295)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 295)  (578 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 295)  (581 295)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.input_2_3
 (36 7)  (582 295)  (582 295)  LC_3 Logic Functioning bit
 (37 7)  (583 295)  (583 295)  LC_3 Logic Functioning bit
 (42 7)  (588 295)  (588 295)  LC_3 Logic Functioning bit
 (43 7)  (589 295)  (589 295)  LC_3 Logic Functioning bit
 (51 7)  (597 295)  (597 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (572 296)  (572 296)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 296)  (573 296)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 296)  (574 296)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 296)  (577 296)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 296)  (579 296)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 296)  (582 296)  LC_4 Logic Functioning bit
 (41 8)  (587 296)  (587 296)  LC_4 Logic Functioning bit
 (43 8)  (589 296)  (589 296)  LC_4 Logic Functioning bit
 (45 8)  (591 296)  (591 296)  LC_4 Logic Functioning bit
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 297)  (576 297)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 297)  (577 297)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 297)  (578 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (581 297)  (581 297)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.input_2_4
 (36 9)  (582 297)  (582 297)  LC_4 Logic Functioning bit
 (40 9)  (586 297)  (586 297)  LC_4 Logic Functioning bit
 (42 9)  (588 297)  (588 297)  LC_4 Logic Functioning bit
 (22 10)  (568 298)  (568 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (569 298)  (569 298)  routing T_11_18.sp12_v_b_23 <X> T_11_18.lc_trk_g2_7
 (25 10)  (571 298)  (571 298)  routing T_11_18.rgt_op_6 <X> T_11_18.lc_trk_g2_6
 (27 10)  (573 298)  (573 298)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 298)  (574 298)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 298)  (576 298)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 298)  (577 298)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (581 298)  (581 298)  routing T_11_18.lc_trk_g0_5 <X> T_11_18.input_2_5
 (36 10)  (582 298)  (582 298)  LC_5 Logic Functioning bit
 (37 10)  (583 298)  (583 298)  LC_5 Logic Functioning bit
 (38 10)  (584 298)  (584 298)  LC_5 Logic Functioning bit
 (42 10)  (588 298)  (588 298)  LC_5 Logic Functioning bit
 (45 10)  (591 298)  (591 298)  LC_5 Logic Functioning bit
 (46 10)  (592 298)  (592 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (21 11)  (567 299)  (567 299)  routing T_11_18.sp12_v_b_23 <X> T_11_18.lc_trk_g2_7
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 299)  (570 299)  routing T_11_18.rgt_op_6 <X> T_11_18.lc_trk_g2_6
 (26 11)  (572 299)  (572 299)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 299)  (573 299)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 299)  (574 299)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 299)  (578 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (582 299)  (582 299)  LC_5 Logic Functioning bit
 (37 11)  (583 299)  (583 299)  LC_5 Logic Functioning bit
 (42 11)  (588 299)  (588 299)  LC_5 Logic Functioning bit
 (43 11)  (589 299)  (589 299)  LC_5 Logic Functioning bit
 (12 12)  (558 300)  (558 300)  routing T_11_18.sp4_v_b_11 <X> T_11_18.sp4_h_r_11
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (572 300)  (572 300)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 300)  (573 300)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 300)  (574 300)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 300)  (577 300)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 300)  (580 300)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 300)  (581 300)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.input_2_6
 (36 12)  (582 300)  (582 300)  LC_6 Logic Functioning bit
 (37 12)  (583 300)  (583 300)  LC_6 Logic Functioning bit
 (38 12)  (584 300)  (584 300)  LC_6 Logic Functioning bit
 (42 12)  (588 300)  (588 300)  LC_6 Logic Functioning bit
 (45 12)  (591 300)  (591 300)  LC_6 Logic Functioning bit
 (48 12)  (594 300)  (594 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (11 13)  (557 301)  (557 301)  routing T_11_18.sp4_v_b_11 <X> T_11_18.sp4_h_r_11
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (569 301)  (569 301)  routing T_11_18.sp12_v_b_18 <X> T_11_18.lc_trk_g3_2
 (25 13)  (571 301)  (571 301)  routing T_11_18.sp12_v_b_18 <X> T_11_18.lc_trk_g3_2
 (27 13)  (573 301)  (573 301)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 301)  (574 301)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 301)  (576 301)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 301)  (578 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (581 301)  (581 301)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.input_2_6
 (36 13)  (582 301)  (582 301)  LC_6 Logic Functioning bit
 (37 13)  (583 301)  (583 301)  LC_6 Logic Functioning bit
 (42 13)  (588 301)  (588 301)  LC_6 Logic Functioning bit
 (43 13)  (589 301)  (589 301)  LC_6 Logic Functioning bit
 (48 13)  (594 301)  (594 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (561 302)  (561 302)  routing T_11_18.sp4_h_r_45 <X> T_11_18.lc_trk_g3_5
 (16 14)  (562 302)  (562 302)  routing T_11_18.sp4_h_r_45 <X> T_11_18.lc_trk_g3_5
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (564 302)  (564 302)  routing T_11_18.sp4_h_r_45 <X> T_11_18.lc_trk_g3_5
 (14 15)  (560 303)  (560 303)  routing T_11_18.tnl_op_4 <X> T_11_18.lc_trk_g3_4
 (15 15)  (561 303)  (561 303)  routing T_11_18.tnl_op_4 <X> T_11_18.lc_trk_g3_4
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (564 303)  (564 303)  routing T_11_18.sp4_h_r_45 <X> T_11_18.lc_trk_g3_5


LogicTile_12_18

 (4 0)  (604 288)  (604 288)  routing T_12_18.sp4_h_l_43 <X> T_12_18.sp4_v_b_0
 (6 0)  (606 288)  (606 288)  routing T_12_18.sp4_h_l_43 <X> T_12_18.sp4_v_b_0
 (15 0)  (615 288)  (615 288)  routing T_12_18.sp4_h_r_9 <X> T_12_18.lc_trk_g0_1
 (16 0)  (616 288)  (616 288)  routing T_12_18.sp4_h_r_9 <X> T_12_18.lc_trk_g0_1
 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (618 288)  (618 288)  routing T_12_18.sp4_h_r_9 <X> T_12_18.lc_trk_g0_1
 (25 0)  (625 288)  (625 288)  routing T_12_18.sp4_v_b_2 <X> T_12_18.lc_trk_g0_2
 (26 0)  (626 288)  (626 288)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (46 0)  (646 288)  (646 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (653 288)  (653 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (604 289)  (604 289)  routing T_12_18.sp4_v_t_42 <X> T_12_18.sp4_h_r_0
 (5 1)  (605 289)  (605 289)  routing T_12_18.sp4_h_l_43 <X> T_12_18.sp4_v_b_0
 (14 1)  (614 289)  (614 289)  routing T_12_18.top_op_0 <X> T_12_18.lc_trk_g0_0
 (15 1)  (615 289)  (615 289)  routing T_12_18.top_op_0 <X> T_12_18.lc_trk_g0_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (623 289)  (623 289)  routing T_12_18.sp4_v_b_2 <X> T_12_18.lc_trk_g0_2
 (27 1)  (627 289)  (627 289)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (40 1)  (640 289)  (640 289)  LC_0 Logic Functioning bit
 (42 1)  (642 289)  (642 289)  LC_0 Logic Functioning bit
 (52 1)  (652 289)  (652 289)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (621 290)  (621 290)  routing T_12_18.wire_logic_cluster/lc_7/out <X> T_12_18.lc_trk_g0_7
 (22 2)  (622 290)  (622 290)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (16 4)  (616 292)  (616 292)  routing T_12_18.sp4_v_b_9 <X> T_12_18.lc_trk_g1_1
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (618 292)  (618 292)  routing T_12_18.sp4_v_b_9 <X> T_12_18.lc_trk_g1_1
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (623 292)  (623 292)  routing T_12_18.sp4_v_b_19 <X> T_12_18.lc_trk_g1_3
 (24 4)  (624 292)  (624 292)  routing T_12_18.sp4_v_b_19 <X> T_12_18.lc_trk_g1_3
 (28 4)  (628 292)  (628 292)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 292)  (630 292)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 292)  (631 292)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 292)  (633 292)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 292)  (634 292)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 292)  (636 292)  LC_2 Logic Functioning bit
 (41 4)  (641 292)  (641 292)  LC_2 Logic Functioning bit
 (43 4)  (643 292)  (643 292)  LC_2 Logic Functioning bit
 (11 5)  (611 293)  (611 293)  routing T_12_18.sp4_h_l_44 <X> T_12_18.sp4_h_r_5
 (13 5)  (613 293)  (613 293)  routing T_12_18.sp4_h_l_44 <X> T_12_18.sp4_h_r_5
 (18 5)  (618 293)  (618 293)  routing T_12_18.sp4_v_b_9 <X> T_12_18.lc_trk_g1_1
 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (625 293)  (625 293)  routing T_12_18.sp4_r_v_b_26 <X> T_12_18.lc_trk_g1_2
 (26 5)  (626 293)  (626 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 293)  (627 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 293)  (628 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 293)  (630 293)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 293)  (632 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (635 293)  (635 293)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.input_2_2
 (36 5)  (636 293)  (636 293)  LC_2 Logic Functioning bit
 (37 5)  (637 293)  (637 293)  LC_2 Logic Functioning bit
 (39 5)  (639 293)  (639 293)  LC_2 Logic Functioning bit
 (41 5)  (641 293)  (641 293)  LC_2 Logic Functioning bit
 (43 5)  (643 293)  (643 293)  LC_2 Logic Functioning bit
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (626 294)  (626 294)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (37 6)  (637 294)  (637 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (50 6)  (650 294)  (650 294)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (615 295)  (615 295)  routing T_12_18.sp4_v_t_9 <X> T_12_18.lc_trk_g1_4
 (16 7)  (616 295)  (616 295)  routing T_12_18.sp4_v_t_9 <X> T_12_18.lc_trk_g1_4
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 7)  (627 295)  (627 295)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 295)  (628 295)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (37 7)  (637 295)  (637 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (42 7)  (642 295)  (642 295)  LC_3 Logic Functioning bit
 (15 8)  (615 296)  (615 296)  routing T_12_18.sp4_v_t_28 <X> T_12_18.lc_trk_g2_1
 (16 8)  (616 296)  (616 296)  routing T_12_18.sp4_v_t_28 <X> T_12_18.lc_trk_g2_1
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (8 9)  (608 297)  (608 297)  routing T_12_18.sp4_h_l_36 <X> T_12_18.sp4_v_b_7
 (9 9)  (609 297)  (609 297)  routing T_12_18.sp4_h_l_36 <X> T_12_18.sp4_v_b_7
 (10 9)  (610 297)  (610 297)  routing T_12_18.sp4_h_l_36 <X> T_12_18.sp4_v_b_7
 (3 10)  (603 298)  (603 298)  routing T_12_18.sp12_v_t_22 <X> T_12_18.sp12_h_l_22
 (12 10)  (612 298)  (612 298)  routing T_12_18.sp4_v_t_39 <X> T_12_18.sp4_h_l_45
 (14 10)  (614 298)  (614 298)  routing T_12_18.sp4_v_b_36 <X> T_12_18.lc_trk_g2_4
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (626 298)  (626 298)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 298)  (627 298)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 298)  (633 298)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 298)  (634 298)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 298)  (636 298)  LC_5 Logic Functioning bit
 (38 10)  (638 298)  (638 298)  LC_5 Logic Functioning bit
 (42 10)  (642 298)  (642 298)  LC_5 Logic Functioning bit
 (11 11)  (611 299)  (611 299)  routing T_12_18.sp4_v_t_39 <X> T_12_18.sp4_h_l_45
 (13 11)  (613 299)  (613 299)  routing T_12_18.sp4_v_t_39 <X> T_12_18.sp4_h_l_45
 (14 11)  (614 299)  (614 299)  routing T_12_18.sp4_v_b_36 <X> T_12_18.lc_trk_g2_4
 (16 11)  (616 299)  (616 299)  routing T_12_18.sp4_v_b_36 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (621 299)  (621 299)  routing T_12_18.sp4_r_v_b_39 <X> T_12_18.lc_trk_g2_7
 (27 11)  (627 299)  (627 299)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 299)  (628 299)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 299)  (630 299)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 299)  (632 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (634 299)  (634 299)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.input_2_5
 (35 11)  (635 299)  (635 299)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.input_2_5
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (37 11)  (637 299)  (637 299)  LC_5 Logic Functioning bit
 (38 11)  (638 299)  (638 299)  LC_5 Logic Functioning bit
 (39 11)  (639 299)  (639 299)  LC_5 Logic Functioning bit
 (43 11)  (643 299)  (643 299)  LC_5 Logic Functioning bit
 (8 12)  (608 300)  (608 300)  routing T_12_18.sp4_v_b_4 <X> T_12_18.sp4_h_r_10
 (9 12)  (609 300)  (609 300)  routing T_12_18.sp4_v_b_4 <X> T_12_18.sp4_h_r_10
 (10 12)  (610 300)  (610 300)  routing T_12_18.sp4_v_b_4 <X> T_12_18.sp4_h_r_10
 (14 12)  (614 300)  (614 300)  routing T_12_18.sp4_h_l_21 <X> T_12_18.lc_trk_g3_0
 (21 12)  (621 300)  (621 300)  routing T_12_18.sp4_h_r_35 <X> T_12_18.lc_trk_g3_3
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 300)  (623 300)  routing T_12_18.sp4_h_r_35 <X> T_12_18.lc_trk_g3_3
 (24 12)  (624 300)  (624 300)  routing T_12_18.sp4_h_r_35 <X> T_12_18.lc_trk_g3_3
 (26 12)  (626 300)  (626 300)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 300)  (627 300)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 300)  (628 300)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 300)  (631 300)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 300)  (633 300)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 300)  (635 300)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.input_2_6
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (37 12)  (637 300)  (637 300)  LC_6 Logic Functioning bit
 (39 12)  (639 300)  (639 300)  LC_6 Logic Functioning bit
 (43 12)  (643 300)  (643 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (46 12)  (646 300)  (646 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (615 301)  (615 301)  routing T_12_18.sp4_h_l_21 <X> T_12_18.lc_trk_g3_0
 (16 13)  (616 301)  (616 301)  routing T_12_18.sp4_h_l_21 <X> T_12_18.lc_trk_g3_0
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (28 13)  (628 301)  (628 301)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 301)  (631 301)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 301)  (632 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (633 301)  (633 301)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.input_2_6
 (34 13)  (634 301)  (634 301)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.input_2_6
 (35 13)  (635 301)  (635 301)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.input_2_6
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (38 13)  (638 301)  (638 301)  LC_6 Logic Functioning bit
 (15 14)  (615 302)  (615 302)  routing T_12_18.rgt_op_5 <X> T_12_18.lc_trk_g3_5
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 302)  (618 302)  routing T_12_18.rgt_op_5 <X> T_12_18.lc_trk_g3_5
 (21 14)  (621 302)  (621 302)  routing T_12_18.sp4_v_t_26 <X> T_12_18.lc_trk_g3_7
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 302)  (623 302)  routing T_12_18.sp4_v_t_26 <X> T_12_18.lc_trk_g3_7
 (25 14)  (625 302)  (625 302)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g3_6
 (26 14)  (626 302)  (626 302)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 302)  (627 302)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 302)  (628 302)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 302)  (630 302)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 302)  (631 302)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 302)  (635 302)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.input_2_7
 (36 14)  (636 302)  (636 302)  LC_7 Logic Functioning bit
 (41 14)  (641 302)  (641 302)  LC_7 Logic Functioning bit
 (43 14)  (643 302)  (643 302)  LC_7 Logic Functioning bit
 (45 14)  (645 302)  (645 302)  LC_7 Logic Functioning bit
 (14 15)  (614 303)  (614 303)  routing T_12_18.sp4_r_v_b_44 <X> T_12_18.lc_trk_g3_4
 (17 15)  (617 303)  (617 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (621 303)  (621 303)  routing T_12_18.sp4_v_t_26 <X> T_12_18.lc_trk_g3_7
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (626 303)  (626 303)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 303)  (630 303)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 303)  (632 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (634 303)  (634 303)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.input_2_7
 (36 15)  (636 303)  (636 303)  LC_7 Logic Functioning bit
 (40 15)  (640 303)  (640 303)  LC_7 Logic Functioning bit
 (42 15)  (642 303)  (642 303)  LC_7 Logic Functioning bit
 (53 15)  (653 303)  (653 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_18

 (4 0)  (658 288)  (658 288)  routing T_13_18.sp4_h_l_37 <X> T_13_18.sp4_v_b_0
 (14 0)  (668 288)  (668 288)  routing T_13_18.sp4_h_l_5 <X> T_13_18.lc_trk_g0_0
 (15 0)  (669 288)  (669 288)  routing T_13_18.sp4_h_l_4 <X> T_13_18.lc_trk_g0_1
 (16 0)  (670 288)  (670 288)  routing T_13_18.sp4_h_l_4 <X> T_13_18.lc_trk_g0_1
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (672 288)  (672 288)  routing T_13_18.sp4_h_l_4 <X> T_13_18.lc_trk_g0_1
 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 288)  (678 288)  routing T_13_18.top_op_3 <X> T_13_18.lc_trk_g0_3
 (5 1)  (659 289)  (659 289)  routing T_13_18.sp4_h_l_37 <X> T_13_18.sp4_v_b_0
 (14 1)  (668 289)  (668 289)  routing T_13_18.sp4_h_l_5 <X> T_13_18.lc_trk_g0_0
 (15 1)  (669 289)  (669 289)  routing T_13_18.sp4_h_l_5 <X> T_13_18.lc_trk_g0_0
 (16 1)  (670 289)  (670 289)  routing T_13_18.sp4_h_l_5 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (672 289)  (672 289)  routing T_13_18.sp4_h_l_4 <X> T_13_18.lc_trk_g0_1
 (21 1)  (675 289)  (675 289)  routing T_13_18.top_op_3 <X> T_13_18.lc_trk_g0_3
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 290)  (668 290)  routing T_13_18.sp4_v_t_1 <X> T_13_18.lc_trk_g0_4
 (15 2)  (669 290)  (669 290)  routing T_13_18.lft_op_5 <X> T_13_18.lc_trk_g0_5
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 290)  (672 290)  routing T_13_18.lft_op_5 <X> T_13_18.lc_trk_g0_5
 (21 2)  (675 290)  (675 290)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g0_7
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (677 290)  (677 290)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g0_7
 (24 2)  (678 290)  (678 290)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g0_7
 (25 2)  (679 290)  (679 290)  routing T_13_18.sp4_h_l_11 <X> T_13_18.lc_trk_g0_6
 (28 2)  (682 290)  (682 290)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 290)  (684 290)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (9 3)  (663 291)  (663 291)  routing T_13_18.sp4_v_b_1 <X> T_13_18.sp4_v_t_36
 (12 3)  (666 291)  (666 291)  routing T_13_18.sp4_h_l_39 <X> T_13_18.sp4_v_t_39
 (14 3)  (668 291)  (668 291)  routing T_13_18.sp4_v_t_1 <X> T_13_18.lc_trk_g0_4
 (16 3)  (670 291)  (670 291)  routing T_13_18.sp4_v_t_1 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (19 3)  (673 291)  (673 291)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (21 3)  (675 291)  (675 291)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g0_7
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (677 291)  (677 291)  routing T_13_18.sp4_h_l_11 <X> T_13_18.lc_trk_g0_6
 (24 3)  (678 291)  (678 291)  routing T_13_18.sp4_h_l_11 <X> T_13_18.lc_trk_g0_6
 (25 3)  (679 291)  (679 291)  routing T_13_18.sp4_h_l_11 <X> T_13_18.lc_trk_g0_6
 (26 3)  (680 291)  (680 291)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 291)  (685 291)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (40 3)  (694 291)  (694 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (0 4)  (654 292)  (654 292)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (1 4)  (655 292)  (655 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (680 292)  (680 292)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (37 4)  (691 292)  (691 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (50 4)  (704 292)  (704 292)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (654 293)  (654 293)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (1 5)  (655 293)  (655 293)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (11 5)  (665 293)  (665 293)  routing T_13_18.sp4_h_l_40 <X> T_13_18.sp4_h_r_5
 (21 5)  (675 293)  (675 293)  routing T_13_18.sp4_r_v_b_27 <X> T_13_18.lc_trk_g1_3
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 293)  (684 293)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 293)  (685 293)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (39 5)  (693 293)  (693 293)  LC_2 Logic Functioning bit
 (40 5)  (694 293)  (694 293)  LC_2 Logic Functioning bit
 (43 5)  (697 293)  (697 293)  LC_2 Logic Functioning bit
 (5 6)  (659 294)  (659 294)  routing T_13_18.sp4_h_r_0 <X> T_13_18.sp4_h_l_38
 (21 6)  (675 294)  (675 294)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (677 294)  (677 294)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g1_7
 (24 6)  (678 294)  (678 294)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g1_7
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 294)  (682 294)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 294)  (684 294)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 294)  (685 294)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (39 6)  (693 294)  (693 294)  LC_3 Logic Functioning bit
 (41 6)  (695 294)  (695 294)  LC_3 Logic Functioning bit
 (43 6)  (697 294)  (697 294)  LC_3 Logic Functioning bit
 (4 7)  (658 295)  (658 295)  routing T_13_18.sp4_h_r_0 <X> T_13_18.sp4_h_l_38
 (21 7)  (675 295)  (675 295)  routing T_13_18.sp4_h_l_10 <X> T_13_18.lc_trk_g1_7
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (677 295)  (677 295)  routing T_13_18.sp12_h_r_14 <X> T_13_18.lc_trk_g1_6
 (26 7)  (680 295)  (680 295)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (38 7)  (692 295)  (692 295)  LC_3 Logic Functioning bit
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (679 296)  (679 296)  routing T_13_18.wire_logic_cluster/lc_2/out <X> T_13_18.lc_trk_g2_2
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 296)  (684 296)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (41 8)  (695 296)  (695 296)  LC_4 Logic Functioning bit
 (42 8)  (696 296)  (696 296)  LC_4 Logic Functioning bit
 (43 8)  (697 296)  (697 296)  LC_4 Logic Functioning bit
 (50 8)  (704 296)  (704 296)  Cascade bit: LH_LC04_inmux02_5

 (13 9)  (667 297)  (667 297)  routing T_13_18.sp4_v_t_38 <X> T_13_18.sp4_h_r_8
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (37 9)  (691 297)  (691 297)  LC_4 Logic Functioning bit
 (38 9)  (692 297)  (692 297)  LC_4 Logic Functioning bit
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 298)  (682 298)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (39 10)  (693 298)  (693 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (50 10)  (704 298)  (704 298)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (668 299)  (668 299)  routing T_13_18.sp4_r_v_b_36 <X> T_13_18.lc_trk_g2_4
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 299)  (679 299)  routing T_13_18.sp4_r_v_b_38 <X> T_13_18.lc_trk_g2_6
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 299)  (684 299)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (38 11)  (692 299)  (692 299)  LC_5 Logic Functioning bit
 (8 12)  (662 300)  (662 300)  routing T_13_18.sp4_v_b_4 <X> T_13_18.sp4_h_r_10
 (9 12)  (663 300)  (663 300)  routing T_13_18.sp4_v_b_4 <X> T_13_18.sp4_h_r_10
 (10 12)  (664 300)  (664 300)  routing T_13_18.sp4_v_b_4 <X> T_13_18.sp4_h_r_10
 (21 12)  (675 300)  (675 300)  routing T_13_18.sp4_h_r_43 <X> T_13_18.lc_trk_g3_3
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (677 300)  (677 300)  routing T_13_18.sp4_h_r_43 <X> T_13_18.lc_trk_g3_3
 (24 12)  (678 300)  (678 300)  routing T_13_18.sp4_h_r_43 <X> T_13_18.lc_trk_g3_3
 (28 12)  (682 300)  (682 300)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 300)  (685 300)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (37 12)  (691 300)  (691 300)  LC_6 Logic Functioning bit
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (39 12)  (693 300)  (693 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (45 12)  (699 300)  (699 300)  LC_6 Logic Functioning bit
 (47 12)  (701 300)  (701 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (4 13)  (658 301)  (658 301)  routing T_13_18.sp4_h_l_36 <X> T_13_18.sp4_h_r_9
 (6 13)  (660 301)  (660 301)  routing T_13_18.sp4_h_l_36 <X> T_13_18.sp4_h_r_9
 (21 13)  (675 301)  (675 301)  routing T_13_18.sp4_h_r_43 <X> T_13_18.lc_trk_g3_3
 (26 13)  (680 301)  (680 301)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 301)  (681 301)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 301)  (691 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (53 13)  (707 301)  (707 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (654 302)  (654 302)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 302)  (668 302)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g3_4
 (15 14)  (669 302)  (669 302)  routing T_13_18.sp4_v_t_32 <X> T_13_18.lc_trk_g3_5
 (16 14)  (670 302)  (670 302)  routing T_13_18.sp4_v_t_32 <X> T_13_18.lc_trk_g3_5
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (680 302)  (680 302)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 302)  (681 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 302)  (685 302)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 302)  (687 302)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (41 14)  (695 302)  (695 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (1 15)  (655 303)  (655 303)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (4 15)  (658 303)  (658 303)  routing T_13_18.sp4_h_r_1 <X> T_13_18.sp4_h_l_44
 (6 15)  (660 303)  (660 303)  routing T_13_18.sp4_h_r_1 <X> T_13_18.sp4_h_l_44
 (14 15)  (668 303)  (668 303)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g3_4
 (16 15)  (670 303)  (670 303)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (681 303)  (681 303)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 303)  (682 303)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 303)  (686 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (689 303)  (689 303)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.input_2_7
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit
 (40 15)  (694 303)  (694 303)  LC_7 Logic Functioning bit
 (41 15)  (695 303)  (695 303)  LC_7 Logic Functioning bit
 (42 15)  (696 303)  (696 303)  LC_7 Logic Functioning bit
 (46 15)  (700 303)  (700 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_18

 (14 0)  (722 288)  (722 288)  routing T_14_18.bnr_op_0 <X> T_14_18.lc_trk_g0_0
 (21 0)  (729 288)  (729 288)  routing T_14_18.sp12_h_r_3 <X> T_14_18.lc_trk_g0_3
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (732 288)  (732 288)  routing T_14_18.sp12_h_r_3 <X> T_14_18.lc_trk_g0_3
 (25 0)  (733 288)  (733 288)  routing T_14_18.sp4_h_r_10 <X> T_14_18.lc_trk_g0_2
 (14 1)  (722 289)  (722 289)  routing T_14_18.bnr_op_0 <X> T_14_18.lc_trk_g0_0
 (17 1)  (725 289)  (725 289)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (729 289)  (729 289)  routing T_14_18.sp12_h_r_3 <X> T_14_18.lc_trk_g0_3
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (731 289)  (731 289)  routing T_14_18.sp4_h_r_10 <X> T_14_18.lc_trk_g0_2
 (24 1)  (732 289)  (732 289)  routing T_14_18.sp4_h_r_10 <X> T_14_18.lc_trk_g0_2
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (734 290)  (734 290)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 290)  (742 290)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 290)  (743 290)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.input_2_1
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (43 2)  (751 290)  (751 290)  LC_1 Logic Functioning bit
 (8 3)  (716 291)  (716 291)  routing T_14_18.sp4_h_r_7 <X> T_14_18.sp4_v_t_36
 (9 3)  (717 291)  (717 291)  routing T_14_18.sp4_h_r_7 <X> T_14_18.sp4_v_t_36
 (10 3)  (718 291)  (718 291)  routing T_14_18.sp4_h_r_7 <X> T_14_18.sp4_v_t_36
 (18 3)  (726 291)  (726 291)  routing T_14_18.sp4_r_v_b_29 <X> T_14_18.lc_trk_g0_5
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (741 291)  (741 291)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.input_2_1
 (35 3)  (743 291)  (743 291)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.input_2_1
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (43 3)  (751 291)  (751 291)  LC_1 Logic Functioning bit
 (1 4)  (709 292)  (709 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (725 292)  (725 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (729 292)  (729 292)  routing T_14_18.sp4_v_b_3 <X> T_14_18.lc_trk_g1_3
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (731 292)  (731 292)  routing T_14_18.sp4_v_b_3 <X> T_14_18.lc_trk_g1_3
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (43 4)  (751 292)  (751 292)  LC_2 Logic Functioning bit
 (50 4)  (758 292)  (758 292)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (709 293)  (709 293)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (18 5)  (726 293)  (726 293)  routing T_14_18.sp4_r_v_b_25 <X> T_14_18.lc_trk_g1_1
 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (38 5)  (746 293)  (746 293)  LC_2 Logic Functioning bit
 (41 5)  (749 293)  (749 293)  LC_2 Logic Functioning bit
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (4 6)  (712 294)  (712 294)  routing T_14_18.sp4_h_r_9 <X> T_14_18.sp4_v_t_38
 (6 6)  (714 294)  (714 294)  routing T_14_18.sp4_h_r_9 <X> T_14_18.sp4_v_t_38
 (14 6)  (722 294)  (722 294)  routing T_14_18.sp4_h_l_9 <X> T_14_18.lc_trk_g1_4
 (25 6)  (733 294)  (733 294)  routing T_14_18.bnr_op_6 <X> T_14_18.lc_trk_g1_6
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 294)  (735 294)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 294)  (741 294)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (41 6)  (749 294)  (749 294)  LC_3 Logic Functioning bit
 (43 6)  (751 294)  (751 294)  LC_3 Logic Functioning bit
 (5 7)  (713 295)  (713 295)  routing T_14_18.sp4_h_r_9 <X> T_14_18.sp4_v_t_38
 (14 7)  (722 295)  (722 295)  routing T_14_18.sp4_h_l_9 <X> T_14_18.lc_trk_g1_4
 (15 7)  (723 295)  (723 295)  routing T_14_18.sp4_h_l_9 <X> T_14_18.lc_trk_g1_4
 (16 7)  (724 295)  (724 295)  routing T_14_18.sp4_h_l_9 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (733 295)  (733 295)  routing T_14_18.bnr_op_6 <X> T_14_18.lc_trk_g1_6
 (26 7)  (734 295)  (734 295)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 295)  (736 295)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 295)  (739 295)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 295)  (740 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (741 295)  (741 295)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.input_2_3
 (34 7)  (742 295)  (742 295)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.input_2_3
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (16 8)  (724 296)  (724 296)  routing T_14_18.sp4_v_b_33 <X> T_14_18.lc_trk_g2_1
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (726 296)  (726 296)  routing T_14_18.sp4_v_b_33 <X> T_14_18.lc_trk_g2_1
 (22 8)  (730 296)  (730 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 296)  (731 296)  routing T_14_18.sp4_v_t_30 <X> T_14_18.lc_trk_g2_3
 (24 8)  (732 296)  (732 296)  routing T_14_18.sp4_v_t_30 <X> T_14_18.lc_trk_g2_3
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (50 8)  (758 296)  (758 296)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (726 297)  (726 297)  routing T_14_18.sp4_v_b_33 <X> T_14_18.lc_trk_g2_1
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 297)  (739 297)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (38 9)  (746 297)  (746 297)  LC_4 Logic Functioning bit
 (41 9)  (749 297)  (749 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (22 10)  (730 298)  (730 298)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (732 298)  (732 298)  routing T_14_18.tnl_op_7 <X> T_14_18.lc_trk_g2_7
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (50 10)  (758 298)  (758 298)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (712 299)  (712 299)  routing T_14_18.sp4_h_r_10 <X> T_14_18.sp4_h_l_43
 (6 11)  (714 299)  (714 299)  routing T_14_18.sp4_h_r_10 <X> T_14_18.sp4_h_l_43
 (9 11)  (717 299)  (717 299)  routing T_14_18.sp4_v_b_7 <X> T_14_18.sp4_v_t_42
 (21 11)  (729 299)  (729 299)  routing T_14_18.tnl_op_7 <X> T_14_18.lc_trk_g2_7
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (38 11)  (746 299)  (746 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (8 12)  (716 300)  (716 300)  routing T_14_18.sp4_v_b_4 <X> T_14_18.sp4_h_r_10
 (9 12)  (717 300)  (717 300)  routing T_14_18.sp4_v_b_4 <X> T_14_18.sp4_h_r_10
 (10 12)  (718 300)  (718 300)  routing T_14_18.sp4_v_b_4 <X> T_14_18.sp4_h_r_10
 (11 12)  (719 300)  (719 300)  routing T_14_18.sp4_v_t_45 <X> T_14_18.sp4_v_b_11
 (15 12)  (723 300)  (723 300)  routing T_14_18.sp4_h_r_41 <X> T_14_18.lc_trk_g3_1
 (16 12)  (724 300)  (724 300)  routing T_14_18.sp4_h_r_41 <X> T_14_18.lc_trk_g3_1
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.sp4_h_r_41 <X> T_14_18.lc_trk_g3_1
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.tnl_op_3 <X> T_14_18.lc_trk_g3_3
 (25 12)  (733 300)  (733 300)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g3_2
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 300)  (736 300)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (42 12)  (750 300)  (750 300)  LC_6 Logic Functioning bit
 (43 12)  (751 300)  (751 300)  LC_6 Logic Functioning bit
 (50 12)  (758 300)  (758 300)  Cascade bit: LH_LC06_inmux02_5

 (12 13)  (720 301)  (720 301)  routing T_14_18.sp4_v_t_45 <X> T_14_18.sp4_v_b_11
 (14 13)  (722 301)  (722 301)  routing T_14_18.sp4_h_r_24 <X> T_14_18.lc_trk_g3_0
 (15 13)  (723 301)  (723 301)  routing T_14_18.sp4_h_r_24 <X> T_14_18.lc_trk_g3_0
 (16 13)  (724 301)  (724 301)  routing T_14_18.sp4_h_r_24 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (726 301)  (726 301)  routing T_14_18.sp4_h_r_41 <X> T_14_18.lc_trk_g3_1
 (19 13)  (727 301)  (727 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (729 301)  (729 301)  routing T_14_18.tnl_op_3 <X> T_14_18.lc_trk_g3_3
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (738 301)  (738 301)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (42 13)  (750 301)  (750 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (0 14)  (708 302)  (708 302)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 302)  (723 302)  routing T_14_18.sp4_h_l_24 <X> T_14_18.lc_trk_g3_5
 (16 14)  (724 302)  (724 302)  routing T_14_18.sp4_h_l_24 <X> T_14_18.lc_trk_g3_5
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 302)  (726 302)  routing T_14_18.sp4_h_l_24 <X> T_14_18.lc_trk_g3_5
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (38 14)  (746 302)  (746 302)  LC_7 Logic Functioning bit
 (42 14)  (750 302)  (750 302)  LC_7 Logic Functioning bit
 (43 14)  (751 302)  (751 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (50 14)  (758 302)  (758 302)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (708 303)  (708 303)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 303)  (709 303)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 303)  (733 303)  routing T_14_18.sp4_r_v_b_46 <X> T_14_18.lc_trk_g3_6
 (26 15)  (734 303)  (734 303)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 303)  (735 303)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 303)  (745 303)  LC_7 Logic Functioning bit
 (39 15)  (747 303)  (747 303)  LC_7 Logic Functioning bit
 (42 15)  (750 303)  (750 303)  LC_7 Logic Functioning bit
 (43 15)  (751 303)  (751 303)  LC_7 Logic Functioning bit
 (46 15)  (754 303)  (754 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_18

 (12 0)  (774 288)  (774 288)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_h_r_2
 (17 0)  (779 288)  (779 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 288)  (780 288)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g0_1
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 288)  (786 288)  routing T_15_18.bot_op_3 <X> T_15_18.lc_trk_g0_3
 (25 0)  (787 288)  (787 288)  routing T_15_18.wire_logic_cluster/lc_2/out <X> T_15_18.lc_trk_g0_2
 (26 0)  (788 288)  (788 288)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 288)  (789 288)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 288)  (793 288)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 288)  (795 288)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 288)  (797 288)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.input_2_0
 (36 0)  (798 288)  (798 288)  LC_0 Logic Functioning bit
 (38 0)  (800 288)  (800 288)  LC_0 Logic Functioning bit
 (41 0)  (803 288)  (803 288)  LC_0 Logic Functioning bit
 (42 0)  (804 288)  (804 288)  LC_0 Logic Functioning bit
 (43 0)  (805 288)  (805 288)  LC_0 Logic Functioning bit
 (13 1)  (775 289)  (775 289)  routing T_15_18.sp4_h_l_46 <X> T_15_18.sp4_h_r_2
 (14 1)  (776 289)  (776 289)  routing T_15_18.sp4_h_r_0 <X> T_15_18.lc_trk_g0_0
 (15 1)  (777 289)  (777 289)  routing T_15_18.sp4_h_r_0 <X> T_15_18.lc_trk_g0_0
 (16 1)  (778 289)  (778 289)  routing T_15_18.sp4_h_r_0 <X> T_15_18.lc_trk_g0_0
 (17 1)  (779 289)  (779 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (788 289)  (788 289)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 289)  (789 289)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 289)  (790 289)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 289)  (793 289)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 289)  (794 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (796 289)  (796 289)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.input_2_0
 (35 1)  (797 289)  (797 289)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.input_2_0
 (36 1)  (798 289)  (798 289)  LC_0 Logic Functioning bit
 (38 1)  (800 289)  (800 289)  LC_0 Logic Functioning bit
 (42 1)  (804 289)  (804 289)  LC_0 Logic Functioning bit
 (51 1)  (813 289)  (813 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (766 290)  (766 290)  routing T_15_18.sp4_v_b_0 <X> T_15_18.sp4_v_t_37
 (14 2)  (776 290)  (776 290)  routing T_15_18.wire_logic_cluster/lc_4/out <X> T_15_18.lc_trk_g0_4
 (27 2)  (789 290)  (789 290)  routing T_15_18.lc_trk_g1_1 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (37 2)  (799 290)  (799 290)  LC_1 Logic Functioning bit
 (39 2)  (801 290)  (801 290)  LC_1 Logic Functioning bit
 (41 2)  (803 290)  (803 290)  LC_1 Logic Functioning bit
 (43 2)  (805 290)  (805 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (46 2)  (808 290)  (808 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (4 3)  (766 291)  (766 291)  routing T_15_18.sp4_v_b_7 <X> T_15_18.sp4_h_l_37
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (784 291)  (784 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (785 291)  (785 291)  routing T_15_18.sp4_h_r_6 <X> T_15_18.lc_trk_g0_6
 (24 3)  (786 291)  (786 291)  routing T_15_18.sp4_h_r_6 <X> T_15_18.lc_trk_g0_6
 (25 3)  (787 291)  (787 291)  routing T_15_18.sp4_h_r_6 <X> T_15_18.lc_trk_g0_6
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 291)  (794 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (796 291)  (796 291)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.input_2_1
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (39 3)  (801 291)  (801 291)  LC_1 Logic Functioning bit
 (40 3)  (802 291)  (802 291)  LC_1 Logic Functioning bit
 (42 3)  (804 291)  (804 291)  LC_1 Logic Functioning bit
 (14 4)  (776 292)  (776 292)  routing T_15_18.sp4_h_r_8 <X> T_15_18.lc_trk_g1_0
 (17 4)  (779 292)  (779 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (787 292)  (787 292)  routing T_15_18.sp12_h_r_2 <X> T_15_18.lc_trk_g1_2
 (28 4)  (790 292)  (790 292)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 292)  (792 292)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (42 4)  (804 292)  (804 292)  LC_2 Logic Functioning bit
 (43 4)  (805 292)  (805 292)  LC_2 Logic Functioning bit
 (45 4)  (807 292)  (807 292)  LC_2 Logic Functioning bit
 (15 5)  (777 293)  (777 293)  routing T_15_18.sp4_h_r_8 <X> T_15_18.lc_trk_g1_0
 (16 5)  (778 293)  (778 293)  routing T_15_18.sp4_h_r_8 <X> T_15_18.lc_trk_g1_0
 (17 5)  (779 293)  (779 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (784 293)  (784 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (786 293)  (786 293)  routing T_15_18.sp12_h_r_2 <X> T_15_18.lc_trk_g1_2
 (25 5)  (787 293)  (787 293)  routing T_15_18.sp12_h_r_2 <X> T_15_18.lc_trk_g1_2
 (27 5)  (789 293)  (789 293)  routing T_15_18.lc_trk_g1_1 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 293)  (794 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 293)  (797 293)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.input_2_2
 (36 5)  (798 293)  (798 293)  LC_2 Logic Functioning bit
 (38 5)  (800 293)  (800 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (47 5)  (809 293)  (809 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (776 294)  (776 294)  routing T_15_18.sp4_h_l_1 <X> T_15_18.lc_trk_g1_4
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (785 294)  (785 294)  routing T_15_18.sp12_h_l_12 <X> T_15_18.lc_trk_g1_7
 (25 6)  (787 294)  (787 294)  routing T_15_18.sp4_h_r_14 <X> T_15_18.lc_trk_g1_6
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 294)  (792 294)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 294)  (795 294)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 294)  (798 294)  LC_3 Logic Functioning bit
 (38 6)  (800 294)  (800 294)  LC_3 Logic Functioning bit
 (6 7)  (768 295)  (768 295)  routing T_15_18.sp4_h_r_3 <X> T_15_18.sp4_h_l_38
 (15 7)  (777 295)  (777 295)  routing T_15_18.sp4_h_l_1 <X> T_15_18.lc_trk_g1_4
 (16 7)  (778 295)  (778 295)  routing T_15_18.sp4_h_l_1 <X> T_15_18.lc_trk_g1_4
 (17 7)  (779 295)  (779 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (785 295)  (785 295)  routing T_15_18.sp4_h_r_14 <X> T_15_18.lc_trk_g1_6
 (24 7)  (786 295)  (786 295)  routing T_15_18.sp4_h_r_14 <X> T_15_18.lc_trk_g1_6
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 295)  (798 295)  LC_3 Logic Functioning bit
 (38 7)  (800 295)  (800 295)  LC_3 Logic Functioning bit
 (27 8)  (789 296)  (789 296)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 296)  (790 296)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 296)  (792 296)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (797 296)  (797 296)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.input_2_4
 (42 8)  (804 296)  (804 296)  LC_4 Logic Functioning bit
 (43 8)  (805 296)  (805 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (51 8)  (813 296)  (813 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (785 297)  (785 297)  routing T_15_18.sp4_h_l_15 <X> T_15_18.lc_trk_g2_2
 (24 9)  (786 297)  (786 297)  routing T_15_18.sp4_h_l_15 <X> T_15_18.lc_trk_g2_2
 (25 9)  (787 297)  (787 297)  routing T_15_18.sp4_h_l_15 <X> T_15_18.lc_trk_g2_2
 (27 9)  (789 297)  (789 297)  routing T_15_18.lc_trk_g1_1 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 297)  (792 297)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 297)  (793 297)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 297)  (794 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (38 9)  (800 297)  (800 297)  LC_4 Logic Functioning bit
 (42 9)  (804 297)  (804 297)  LC_4 Logic Functioning bit
 (43 9)  (805 297)  (805 297)  LC_4 Logic Functioning bit
 (16 10)  (778 298)  (778 298)  routing T_15_18.sp4_v_b_37 <X> T_15_18.lc_trk_g2_5
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 298)  (780 298)  routing T_15_18.sp4_v_b_37 <X> T_15_18.lc_trk_g2_5
 (21 10)  (783 298)  (783 298)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (785 298)  (785 298)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (24 10)  (786 298)  (786 298)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (25 10)  (787 298)  (787 298)  routing T_15_18.sp4_v_b_30 <X> T_15_18.lc_trk_g2_6
 (27 10)  (789 298)  (789 298)  routing T_15_18.lc_trk_g1_1 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 298)  (795 298)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 298)  (796 298)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 298)  (799 298)  LC_5 Logic Functioning bit
 (42 10)  (804 298)  (804 298)  LC_5 Logic Functioning bit
 (45 10)  (807 298)  (807 298)  LC_5 Logic Functioning bit
 (47 10)  (809 298)  (809 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (780 299)  (780 299)  routing T_15_18.sp4_v_b_37 <X> T_15_18.lc_trk_g2_5
 (21 11)  (783 299)  (783 299)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (785 299)  (785 299)  routing T_15_18.sp4_v_b_30 <X> T_15_18.lc_trk_g2_6
 (26 11)  (788 299)  (788 299)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 299)  (794 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (796 299)  (796 299)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.input_2_5
 (35 11)  (797 299)  (797 299)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.input_2_5
 (36 11)  (798 299)  (798 299)  LC_5 Logic Functioning bit
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (39 11)  (801 299)  (801 299)  LC_5 Logic Functioning bit
 (43 11)  (805 299)  (805 299)  LC_5 Logic Functioning bit
 (10 12)  (772 300)  (772 300)  routing T_15_18.sp4_v_t_40 <X> T_15_18.sp4_h_r_10
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (789 300)  (789 300)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 300)  (792 300)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (799 300)  (799 300)  LC_6 Logic Functioning bit
 (41 12)  (803 300)  (803 300)  LC_6 Logic Functioning bit
 (43 12)  (805 300)  (805 300)  LC_6 Logic Functioning bit
 (45 12)  (807 300)  (807 300)  LC_6 Logic Functioning bit
 (4 13)  (766 301)  (766 301)  routing T_15_18.sp4_v_t_41 <X> T_15_18.sp4_h_r_9
 (16 13)  (778 301)  (778 301)  routing T_15_18.sp12_v_b_8 <X> T_15_18.lc_trk_g3_0
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (783 301)  (783 301)  routing T_15_18.sp4_r_v_b_43 <X> T_15_18.lc_trk_g3_3
 (27 13)  (789 301)  (789 301)  routing T_15_18.lc_trk_g1_1 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 301)  (793 301)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 301)  (794 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (798 301)  (798 301)  LC_6 Logic Functioning bit
 (41 13)  (803 301)  (803 301)  LC_6 Logic Functioning bit
 (43 13)  (805 301)  (805 301)  LC_6 Logic Functioning bit
 (46 13)  (808 301)  (808 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (3 14)  (765 302)  (765 302)  routing T_15_18.sp12_h_r_1 <X> T_15_18.sp12_v_t_22
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (785 302)  (785 302)  routing T_15_18.sp4_v_b_47 <X> T_15_18.lc_trk_g3_7
 (24 14)  (786 302)  (786 302)  routing T_15_18.sp4_v_b_47 <X> T_15_18.lc_trk_g3_7
 (25 14)  (787 302)  (787 302)  routing T_15_18.sp4_v_b_38 <X> T_15_18.lc_trk_g3_6
 (28 14)  (790 302)  (790 302)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 302)  (791 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 302)  (792 302)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 302)  (796 302)  routing T_15_18.lc_trk_g1_1 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 302)  (797 302)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.input_2_7
 (43 14)  (805 302)  (805 302)  LC_7 Logic Functioning bit
 (45 14)  (807 302)  (807 302)  LC_7 Logic Functioning bit
 (3 15)  (765 303)  (765 303)  routing T_15_18.sp12_h_r_1 <X> T_15_18.sp12_v_t_22
 (10 15)  (772 303)  (772 303)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_t_47
 (22 15)  (784 303)  (784 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 303)  (785 303)  routing T_15_18.sp4_v_b_38 <X> T_15_18.lc_trk_g3_6
 (25 15)  (787 303)  (787 303)  routing T_15_18.sp4_v_b_38 <X> T_15_18.lc_trk_g3_6
 (26 15)  (788 303)  (788 303)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 303)  (792 303)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 303)  (794 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (796 303)  (796 303)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.input_2_7
 (35 15)  (797 303)  (797 303)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.input_2_7
 (36 15)  (798 303)  (798 303)  LC_7 Logic Functioning bit
 (38 15)  (800 303)  (800 303)  LC_7 Logic Functioning bit
 (41 15)  (803 303)  (803 303)  LC_7 Logic Functioning bit
 (42 15)  (804 303)  (804 303)  LC_7 Logic Functioning bit
 (43 15)  (805 303)  (805 303)  LC_7 Logic Functioning bit
 (51 15)  (813 303)  (813 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_18

 (10 0)  (826 288)  (826 288)  routing T_16_18.sp4_v_t_45 <X> T_16_18.sp4_h_r_1
 (11 0)  (827 288)  (827 288)  routing T_16_18.sp4_h_r_9 <X> T_16_18.sp4_v_b_2
 (16 0)  (832 288)  (832 288)  routing T_16_18.sp4_v_b_1 <X> T_16_18.lc_trk_g0_1
 (17 0)  (833 288)  (833 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (834 288)  (834 288)  routing T_16_18.sp4_v_b_1 <X> T_16_18.lc_trk_g0_1
 (25 0)  (841 288)  (841 288)  routing T_16_18.sp4_h_l_7 <X> T_16_18.lc_trk_g0_2
 (26 0)  (842 288)  (842 288)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 288)  (843 288)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 288)  (844 288)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 288)  (852 288)  LC_0 Logic Functioning bit
 (39 0)  (855 288)  (855 288)  LC_0 Logic Functioning bit
 (41 0)  (857 288)  (857 288)  LC_0 Logic Functioning bit
 (43 0)  (859 288)  (859 288)  LC_0 Logic Functioning bit
 (44 0)  (860 288)  (860 288)  LC_0 Logic Functioning bit
 (45 0)  (861 288)  (861 288)  LC_0 Logic Functioning bit
 (53 0)  (869 288)  (869 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (838 289)  (838 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (839 289)  (839 289)  routing T_16_18.sp4_h_l_7 <X> T_16_18.lc_trk_g0_2
 (24 1)  (840 289)  (840 289)  routing T_16_18.sp4_h_l_7 <X> T_16_18.lc_trk_g0_2
 (25 1)  (841 289)  (841 289)  routing T_16_18.sp4_h_l_7 <X> T_16_18.lc_trk_g0_2
 (26 1)  (842 289)  (842 289)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 289)  (843 289)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 289)  (848 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (850 289)  (850 289)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.input_2_0
 (37 1)  (853 289)  (853 289)  LC_0 Logic Functioning bit
 (39 1)  (855 289)  (855 289)  LC_0 Logic Functioning bit
 (41 1)  (857 289)  (857 289)  LC_0 Logic Functioning bit
 (42 1)  (858 289)  (858 289)  LC_0 Logic Functioning bit
 (50 1)  (866 289)  (866 289)  Carry_In_Mux bit 

 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (820 290)  (820 290)  routing T_16_18.sp4_v_b_0 <X> T_16_18.sp4_v_t_37
 (15 2)  (831 290)  (831 290)  routing T_16_18.sp4_h_r_21 <X> T_16_18.lc_trk_g0_5
 (16 2)  (832 290)  (832 290)  routing T_16_18.sp4_h_r_21 <X> T_16_18.lc_trk_g0_5
 (17 2)  (833 290)  (833 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (834 290)  (834 290)  routing T_16_18.sp4_h_r_21 <X> T_16_18.lc_trk_g0_5
 (27 2)  (843 290)  (843 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 290)  (844 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 290)  (852 290)  LC_1 Logic Functioning bit
 (39 2)  (855 290)  (855 290)  LC_1 Logic Functioning bit
 (41 2)  (857 290)  (857 290)  LC_1 Logic Functioning bit
 (43 2)  (859 290)  (859 290)  LC_1 Logic Functioning bit
 (44 2)  (860 290)  (860 290)  LC_1 Logic Functioning bit
 (45 2)  (861 290)  (861 290)  LC_1 Logic Functioning bit
 (18 3)  (834 291)  (834 291)  routing T_16_18.sp4_h_r_21 <X> T_16_18.lc_trk_g0_5
 (27 3)  (843 291)  (843 291)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 291)  (848 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (853 291)  (853 291)  LC_1 Logic Functioning bit
 (39 3)  (855 291)  (855 291)  LC_1 Logic Functioning bit
 (41 3)  (857 291)  (857 291)  LC_1 Logic Functioning bit
 (42 3)  (858 291)  (858 291)  LC_1 Logic Functioning bit
 (46 3)  (862 291)  (862 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (1 4)  (817 292)  (817 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (9 4)  (825 292)  (825 292)  routing T_16_18.sp4_v_t_41 <X> T_16_18.sp4_h_r_4
 (14 4)  (830 292)  (830 292)  routing T_16_18.sp4_h_l_5 <X> T_16_18.lc_trk_g1_0
 (16 4)  (832 292)  (832 292)  routing T_16_18.sp4_v_b_1 <X> T_16_18.lc_trk_g1_1
 (17 4)  (833 292)  (833 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (834 292)  (834 292)  routing T_16_18.sp4_v_b_1 <X> T_16_18.lc_trk_g1_1
 (21 4)  (837 292)  (837 292)  routing T_16_18.wire_logic_cluster/lc_3/out <X> T_16_18.lc_trk_g1_3
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (39 4)  (855 292)  (855 292)  LC_2 Logic Functioning bit
 (41 4)  (857 292)  (857 292)  LC_2 Logic Functioning bit
 (42 4)  (858 292)  (858 292)  LC_2 Logic Functioning bit
 (43 4)  (859 292)  (859 292)  LC_2 Logic Functioning bit
 (44 4)  (860 292)  (860 292)  LC_2 Logic Functioning bit
 (45 4)  (861 292)  (861 292)  LC_2 Logic Functioning bit
 (1 5)  (817 293)  (817 293)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (6 5)  (822 293)  (822 293)  routing T_16_18.sp4_h_l_38 <X> T_16_18.sp4_h_r_3
 (14 5)  (830 293)  (830 293)  routing T_16_18.sp4_h_l_5 <X> T_16_18.lc_trk_g1_0
 (15 5)  (831 293)  (831 293)  routing T_16_18.sp4_h_l_5 <X> T_16_18.lc_trk_g1_0
 (16 5)  (832 293)  (832 293)  routing T_16_18.sp4_h_l_5 <X> T_16_18.lc_trk_g1_0
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (842 293)  (842 293)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 293)  (843 293)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 293)  (844 293)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 293)  (848 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (849 293)  (849 293)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.input_2_2
 (35 5)  (851 293)  (851 293)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.input_2_2
 (39 5)  (855 293)  (855 293)  LC_2 Logic Functioning bit
 (42 5)  (858 293)  (858 293)  LC_2 Logic Functioning bit
 (8 6)  (824 294)  (824 294)  routing T_16_18.sp4_h_r_8 <X> T_16_18.sp4_h_l_41
 (10 6)  (826 294)  (826 294)  routing T_16_18.sp4_h_r_8 <X> T_16_18.sp4_h_l_41
 (16 6)  (832 294)  (832 294)  routing T_16_18.sp12_h_r_13 <X> T_16_18.lc_trk_g1_5
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (837 294)  (837 294)  routing T_16_18.sp4_h_l_2 <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (839 294)  (839 294)  routing T_16_18.sp4_h_l_2 <X> T_16_18.lc_trk_g1_7
 (24 6)  (840 294)  (840 294)  routing T_16_18.sp4_h_l_2 <X> T_16_18.lc_trk_g1_7
 (25 6)  (841 294)  (841 294)  routing T_16_18.wire_logic_cluster/lc_6/out <X> T_16_18.lc_trk_g1_6
 (26 6)  (842 294)  (842 294)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 294)  (843 294)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (39 6)  (855 294)  (855 294)  LC_3 Logic Functioning bit
 (41 6)  (857 294)  (857 294)  LC_3 Logic Functioning bit
 (43 6)  (859 294)  (859 294)  LC_3 Logic Functioning bit
 (44 6)  (860 294)  (860 294)  LC_3 Logic Functioning bit
 (45 6)  (861 294)  (861 294)  LC_3 Logic Functioning bit
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (838 295)  (838 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (843 295)  (843 295)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 295)  (846 295)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 295)  (848 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (853 295)  (853 295)  LC_3 Logic Functioning bit
 (39 7)  (855 295)  (855 295)  LC_3 Logic Functioning bit
 (41 7)  (857 295)  (857 295)  LC_3 Logic Functioning bit
 (42 7)  (858 295)  (858 295)  LC_3 Logic Functioning bit
 (53 7)  (869 295)  (869 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (8 8)  (824 296)  (824 296)  routing T_16_18.sp4_v_b_7 <X> T_16_18.sp4_h_r_7
 (9 8)  (825 296)  (825 296)  routing T_16_18.sp4_v_b_7 <X> T_16_18.sp4_h_r_7
 (25 8)  (841 296)  (841 296)  routing T_16_18.wire_logic_cluster/lc_2/out <X> T_16_18.lc_trk_g2_2
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (851 296)  (851 296)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.input_2_4
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (39 8)  (855 296)  (855 296)  LC_4 Logic Functioning bit
 (41 8)  (857 296)  (857 296)  LC_4 Logic Functioning bit
 (42 8)  (858 296)  (858 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (44 8)  (860 296)  (860 296)  LC_4 Logic Functioning bit
 (45 8)  (861 296)  (861 296)  LC_4 Logic Functioning bit
 (53 8)  (869 296)  (869 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (4 9)  (820 297)  (820 297)  routing T_16_18.sp4_v_t_36 <X> T_16_18.sp4_h_r_6
 (8 9)  (824 297)  (824 297)  routing T_16_18.sp4_h_l_36 <X> T_16_18.sp4_v_b_7
 (9 9)  (825 297)  (825 297)  routing T_16_18.sp4_h_l_36 <X> T_16_18.sp4_v_b_7
 (10 9)  (826 297)  (826 297)  routing T_16_18.sp4_h_l_36 <X> T_16_18.sp4_v_b_7
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (842 297)  (842 297)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 297)  (844 297)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 297)  (848 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (849 297)  (849 297)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.input_2_4
 (39 9)  (855 297)  (855 297)  LC_4 Logic Functioning bit
 (42 9)  (858 297)  (858 297)  LC_4 Logic Functioning bit
 (14 10)  (830 298)  (830 298)  routing T_16_18.wire_logic_cluster/lc_4/out <X> T_16_18.lc_trk_g2_4
 (21 10)  (837 298)  (837 298)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g2_7
 (22 10)  (838 298)  (838 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (839 298)  (839 298)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g2_7
 (24 10)  (840 298)  (840 298)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g2_7
 (25 10)  (841 298)  (841 298)  routing T_16_18.sp4_v_b_30 <X> T_16_18.lc_trk_g2_6
 (26 10)  (842 298)  (842 298)  routing T_16_18.lc_trk_g0_5 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 298)  (843 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 298)  (844 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 298)  (846 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (39 10)  (855 298)  (855 298)  LC_5 Logic Functioning bit
 (41 10)  (857 298)  (857 298)  LC_5 Logic Functioning bit
 (43 10)  (859 298)  (859 298)  LC_5 Logic Functioning bit
 (44 10)  (860 298)  (860 298)  LC_5 Logic Functioning bit
 (45 10)  (861 298)  (861 298)  LC_5 Logic Functioning bit
 (51 10)  (867 298)  (867 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (837 299)  (837 299)  routing T_16_18.sp4_h_l_34 <X> T_16_18.lc_trk_g2_7
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 299)  (839 299)  routing T_16_18.sp4_v_b_30 <X> T_16_18.lc_trk_g2_6
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 299)  (848 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (853 299)  (853 299)  LC_5 Logic Functioning bit
 (39 11)  (855 299)  (855 299)  LC_5 Logic Functioning bit
 (41 11)  (857 299)  (857 299)  LC_5 Logic Functioning bit
 (42 11)  (858 299)  (858 299)  LC_5 Logic Functioning bit
 (12 12)  (828 300)  (828 300)  routing T_16_18.sp4_v_b_5 <X> T_16_18.sp4_h_r_11
 (14 12)  (830 300)  (830 300)  routing T_16_18.wire_logic_cluster/lc_0/out <X> T_16_18.lc_trk_g3_0
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 300)  (834 300)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g3_1
 (21 12)  (837 300)  (837 300)  routing T_16_18.sp4_h_r_35 <X> T_16_18.lc_trk_g3_3
 (22 12)  (838 300)  (838 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 300)  (839 300)  routing T_16_18.sp4_h_r_35 <X> T_16_18.lc_trk_g3_3
 (24 12)  (840 300)  (840 300)  routing T_16_18.sp4_h_r_35 <X> T_16_18.lc_trk_g3_3
 (26 12)  (842 300)  (842 300)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 300)  (843 300)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 300)  (846 300)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (39 12)  (855 300)  (855 300)  LC_6 Logic Functioning bit
 (41 12)  (857 300)  (857 300)  LC_6 Logic Functioning bit
 (43 12)  (859 300)  (859 300)  LC_6 Logic Functioning bit
 (44 12)  (860 300)  (860 300)  LC_6 Logic Functioning bit
 (45 12)  (861 300)  (861 300)  LC_6 Logic Functioning bit
 (51 12)  (867 300)  (867 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (821 301)  (821 301)  routing T_16_18.sp4_h_r_9 <X> T_16_18.sp4_v_b_9
 (10 13)  (826 301)  (826 301)  routing T_16_18.sp4_h_r_5 <X> T_16_18.sp4_v_b_10
 (11 13)  (827 301)  (827 301)  routing T_16_18.sp4_v_b_5 <X> T_16_18.sp4_h_r_11
 (13 13)  (829 301)  (829 301)  routing T_16_18.sp4_v_b_5 <X> T_16_18.sp4_h_r_11
 (17 13)  (833 301)  (833 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (27 13)  (843 301)  (843 301)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 301)  (846 301)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 301)  (848 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (850 301)  (850 301)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.input_2_6
 (37 13)  (853 301)  (853 301)  LC_6 Logic Functioning bit
 (39 13)  (855 301)  (855 301)  LC_6 Logic Functioning bit
 (41 13)  (857 301)  (857 301)  LC_6 Logic Functioning bit
 (42 13)  (858 301)  (858 301)  LC_6 Logic Functioning bit
 (12 14)  (828 302)  (828 302)  routing T_16_18.sp4_v_t_46 <X> T_16_18.sp4_h_l_46
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 302)  (834 302)  routing T_16_18.wire_logic_cluster/lc_5/out <X> T_16_18.lc_trk_g3_5
 (21 14)  (837 302)  (837 302)  routing T_16_18.wire_logic_cluster/lc_7/out <X> T_16_18.lc_trk_g3_7
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 302)  (843 302)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 302)  (844 302)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (39 14)  (855 302)  (855 302)  LC_7 Logic Functioning bit
 (41 14)  (857 302)  (857 302)  LC_7 Logic Functioning bit
 (43 14)  (859 302)  (859 302)  LC_7 Logic Functioning bit
 (44 14)  (860 302)  (860 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (46 14)  (862 302)  (862 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (6 15)  (822 303)  (822 303)  routing T_16_18.sp4_h_r_9 <X> T_16_18.sp4_h_l_44
 (11 15)  (827 303)  (827 303)  routing T_16_18.sp4_v_t_46 <X> T_16_18.sp4_h_l_46
 (19 15)  (835 303)  (835 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (26 15)  (842 303)  (842 303)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 303)  (844 303)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 303)  (846 303)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 303)  (848 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (37 15)  (853 303)  (853 303)  LC_7 Logic Functioning bit
 (39 15)  (855 303)  (855 303)  LC_7 Logic Functioning bit
 (41 15)  (857 303)  (857 303)  LC_7 Logic Functioning bit
 (42 15)  (858 303)  (858 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (17 0)  (891 288)  (891 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 288)  (892 288)  routing T_17_18.wire_logic_cluster/lc_1/out <X> T_17_18.lc_trk_g0_1
 (25 0)  (899 288)  (899 288)  routing T_17_18.wire_logic_cluster/lc_2/out <X> T_17_18.lc_trk_g0_2
 (28 0)  (902 288)  (902 288)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 288)  (905 288)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 288)  (910 288)  LC_0 Logic Functioning bit
 (38 0)  (912 288)  (912 288)  LC_0 Logic Functioning bit
 (41 0)  (915 288)  (915 288)  LC_0 Logic Functioning bit
 (43 0)  (917 288)  (917 288)  LC_0 Logic Functioning bit
 (4 1)  (878 289)  (878 289)  routing T_17_18.sp4_h_l_41 <X> T_17_18.sp4_h_r_0
 (6 1)  (880 289)  (880 289)  routing T_17_18.sp4_h_l_41 <X> T_17_18.sp4_h_r_0
 (22 1)  (896 289)  (896 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (901 289)  (901 289)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 289)  (902 289)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 289)  (905 289)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 289)  (910 289)  LC_0 Logic Functioning bit
 (38 1)  (912 289)  (912 289)  LC_0 Logic Functioning bit
 (40 1)  (914 289)  (914 289)  LC_0 Logic Functioning bit
 (42 1)  (916 289)  (916 289)  LC_0 Logic Functioning bit
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (878 290)  (878 290)  routing T_17_18.sp4_v_b_4 <X> T_17_18.sp4_v_t_37
 (5 2)  (879 290)  (879 290)  routing T_17_18.sp4_h_r_9 <X> T_17_18.sp4_h_l_37
 (6 2)  (880 290)  (880 290)  routing T_17_18.sp4_v_b_4 <X> T_17_18.sp4_v_t_37
 (22 2)  (896 290)  (896 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (897 290)  (897 290)  routing T_17_18.sp4_v_b_23 <X> T_17_18.lc_trk_g0_7
 (24 2)  (898 290)  (898 290)  routing T_17_18.sp4_v_b_23 <X> T_17_18.lc_trk_g0_7
 (26 2)  (900 290)  (900 290)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 290)  (901 290)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 290)  (905 290)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 290)  (907 290)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 290)  (910 290)  LC_1 Logic Functioning bit
 (38 2)  (912 290)  (912 290)  LC_1 Logic Functioning bit
 (41 2)  (915 290)  (915 290)  LC_1 Logic Functioning bit
 (42 2)  (916 290)  (916 290)  LC_1 Logic Functioning bit
 (43 2)  (917 290)  (917 290)  LC_1 Logic Functioning bit
 (45 2)  (919 290)  (919 290)  LC_1 Logic Functioning bit
 (48 2)  (922 290)  (922 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (924 290)  (924 290)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (878 291)  (878 291)  routing T_17_18.sp4_h_r_9 <X> T_17_18.sp4_h_l_37
 (8 3)  (882 291)  (882 291)  routing T_17_18.sp4_h_r_1 <X> T_17_18.sp4_v_t_36
 (9 3)  (883 291)  (883 291)  routing T_17_18.sp4_h_r_1 <X> T_17_18.sp4_v_t_36
 (11 3)  (885 291)  (885 291)  routing T_17_18.sp4_h_r_2 <X> T_17_18.sp4_h_l_39
 (28 3)  (902 291)  (902 291)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 291)  (904 291)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 291)  (905 291)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 291)  (911 291)  LC_1 Logic Functioning bit
 (39 3)  (913 291)  (913 291)  LC_1 Logic Functioning bit
 (43 3)  (917 291)  (917 291)  LC_1 Logic Functioning bit
 (0 4)  (874 292)  (874 292)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (1 4)  (875 292)  (875 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (882 292)  (882 292)  routing T_17_18.sp4_h_l_45 <X> T_17_18.sp4_h_r_4
 (10 4)  (884 292)  (884 292)  routing T_17_18.sp4_h_l_45 <X> T_17_18.sp4_h_r_4
 (13 4)  (887 292)  (887 292)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_v_b_5
 (21 4)  (895 292)  (895 292)  routing T_17_18.wire_logic_cluster/lc_3/out <X> T_17_18.lc_trk_g1_3
 (22 4)  (896 292)  (896 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (901 292)  (901 292)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 292)  (904 292)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 292)  (905 292)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (41 4)  (915 292)  (915 292)  LC_2 Logic Functioning bit
 (43 4)  (917 292)  (917 292)  LC_2 Logic Functioning bit
 (1 5)  (875 293)  (875 293)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (12 5)  (886 293)  (886 293)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_v_b_5
 (30 5)  (904 293)  (904 293)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 293)  (905 293)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (41 5)  (915 293)  (915 293)  LC_2 Logic Functioning bit
 (43 5)  (917 293)  (917 293)  LC_2 Logic Functioning bit
 (3 6)  (877 294)  (877 294)  routing T_17_18.sp12_h_r_0 <X> T_17_18.sp12_v_t_23
 (4 6)  (878 294)  (878 294)  routing T_17_18.sp4_v_b_7 <X> T_17_18.sp4_v_t_38
 (6 6)  (880 294)  (880 294)  routing T_17_18.sp4_v_b_7 <X> T_17_18.sp4_v_t_38
 (8 6)  (882 294)  (882 294)  routing T_17_18.sp4_v_t_47 <X> T_17_18.sp4_h_l_41
 (9 6)  (883 294)  (883 294)  routing T_17_18.sp4_v_t_47 <X> T_17_18.sp4_h_l_41
 (10 6)  (884 294)  (884 294)  routing T_17_18.sp4_v_t_47 <X> T_17_18.sp4_h_l_41
 (15 6)  (889 294)  (889 294)  routing T_17_18.sp4_v_b_21 <X> T_17_18.lc_trk_g1_5
 (16 6)  (890 294)  (890 294)  routing T_17_18.sp4_v_b_21 <X> T_17_18.lc_trk_g1_5
 (17 6)  (891 294)  (891 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (899 294)  (899 294)  routing T_17_18.sp12_h_l_5 <X> T_17_18.lc_trk_g1_6
 (26 6)  (900 294)  (900 294)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (31 6)  (905 294)  (905 294)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 294)  (907 294)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 294)  (909 294)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (37 6)  (911 294)  (911 294)  LC_3 Logic Functioning bit
 (39 6)  (913 294)  (913 294)  LC_3 Logic Functioning bit
 (43 6)  (917 294)  (917 294)  LC_3 Logic Functioning bit
 (3 7)  (877 295)  (877 295)  routing T_17_18.sp12_h_r_0 <X> T_17_18.sp12_v_t_23
 (22 7)  (896 295)  (896 295)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (898 295)  (898 295)  routing T_17_18.sp12_h_l_5 <X> T_17_18.lc_trk_g1_6
 (25 7)  (899 295)  (899 295)  routing T_17_18.sp12_h_l_5 <X> T_17_18.lc_trk_g1_6
 (26 7)  (900 295)  (900 295)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 295)  (903 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 295)  (906 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (907 295)  (907 295)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_3
 (34 7)  (908 295)  (908 295)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_3
 (36 7)  (910 295)  (910 295)  LC_3 Logic Functioning bit
 (37 7)  (911 295)  (911 295)  LC_3 Logic Functioning bit
 (38 7)  (912 295)  (912 295)  LC_3 Logic Functioning bit
 (42 7)  (916 295)  (916 295)  LC_3 Logic Functioning bit
 (15 8)  (889 296)  (889 296)  routing T_17_18.sp4_h_r_33 <X> T_17_18.lc_trk_g2_1
 (16 8)  (890 296)  (890 296)  routing T_17_18.sp4_h_r_33 <X> T_17_18.lc_trk_g2_1
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (892 296)  (892 296)  routing T_17_18.sp4_h_r_33 <X> T_17_18.lc_trk_g2_1
 (26 8)  (900 296)  (900 296)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 296)  (901 296)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 296)  (902 296)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 296)  (903 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 296)  (905 296)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (38 8)  (912 296)  (912 296)  LC_4 Logic Functioning bit
 (41 8)  (915 296)  (915 296)  LC_4 Logic Functioning bit
 (43 8)  (917 296)  (917 296)  LC_4 Logic Functioning bit
 (4 9)  (878 297)  (878 297)  routing T_17_18.sp4_h_l_47 <X> T_17_18.sp4_h_r_6
 (6 9)  (880 297)  (880 297)  routing T_17_18.sp4_h_l_47 <X> T_17_18.sp4_h_r_6
 (8 9)  (882 297)  (882 297)  routing T_17_18.sp4_h_r_7 <X> T_17_18.sp4_v_b_7
 (11 9)  (885 297)  (885 297)  routing T_17_18.sp4_h_l_45 <X> T_17_18.sp4_h_r_8
 (19 9)  (893 297)  (893 297)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (896 297)  (896 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (899 297)  (899 297)  routing T_17_18.sp4_r_v_b_34 <X> T_17_18.lc_trk_g2_2
 (26 9)  (900 297)  (900 297)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 297)  (901 297)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 297)  (902 297)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 297)  (903 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 297)  (904 297)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 297)  (905 297)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 297)  (911 297)  LC_4 Logic Functioning bit
 (39 9)  (913 297)  (913 297)  LC_4 Logic Functioning bit
 (41 9)  (915 297)  (915 297)  LC_4 Logic Functioning bit
 (43 9)  (917 297)  (917 297)  LC_4 Logic Functioning bit
 (17 10)  (891 298)  (891 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 298)  (892 298)  routing T_17_18.wire_logic_cluster/lc_5/out <X> T_17_18.lc_trk_g2_5
 (22 10)  (896 298)  (896 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (900 298)  (900 298)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 298)  (905 298)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 298)  (907 298)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 298)  (910 298)  LC_5 Logic Functioning bit
 (37 10)  (911 298)  (911 298)  LC_5 Logic Functioning bit
 (38 10)  (912 298)  (912 298)  LC_5 Logic Functioning bit
 (41 10)  (915 298)  (915 298)  LC_5 Logic Functioning bit
 (43 10)  (917 298)  (917 298)  LC_5 Logic Functioning bit
 (50 10)  (924 298)  (924 298)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (891 299)  (891 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (896 299)  (896 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (897 299)  (897 299)  routing T_17_18.sp4_h_r_30 <X> T_17_18.lc_trk_g2_6
 (24 11)  (898 299)  (898 299)  routing T_17_18.sp4_h_r_30 <X> T_17_18.lc_trk_g2_6
 (25 11)  (899 299)  (899 299)  routing T_17_18.sp4_h_r_30 <X> T_17_18.lc_trk_g2_6
 (26 11)  (900 299)  (900 299)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 299)  (902 299)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 299)  (903 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 299)  (904 299)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 299)  (905 299)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 299)  (910 299)  LC_5 Logic Functioning bit
 (40 11)  (914 299)  (914 299)  LC_5 Logic Functioning bit
 (42 11)  (916 299)  (916 299)  LC_5 Logic Functioning bit
 (17 12)  (891 300)  (891 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (899 300)  (899 300)  routing T_17_18.bnl_op_2 <X> T_17_18.lc_trk_g3_2
 (26 12)  (900 300)  (900 300)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (11 13)  (885 301)  (885 301)  routing T_17_18.sp4_h_l_38 <X> T_17_18.sp4_h_r_11
 (13 13)  (887 301)  (887 301)  routing T_17_18.sp4_h_l_38 <X> T_17_18.sp4_h_r_11
 (18 13)  (892 301)  (892 301)  routing T_17_18.sp4_r_v_b_41 <X> T_17_18.lc_trk_g3_1
 (22 13)  (896 301)  (896 301)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (899 301)  (899 301)  routing T_17_18.bnl_op_2 <X> T_17_18.lc_trk_g3_2
 (27 13)  (901 301)  (901 301)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 301)  (903 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (911 301)  (911 301)  LC_6 Logic Functioning bit
 (39 13)  (913 301)  (913 301)  LC_6 Logic Functioning bit
 (40 13)  (914 301)  (914 301)  LC_6 Logic Functioning bit
 (42 13)  (916 301)  (916 301)  LC_6 Logic Functioning bit
 (51 13)  (925 301)  (925 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (874 302)  (874 302)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 302)  (875 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (890 302)  (890 302)  routing T_17_18.sp4_v_t_16 <X> T_17_18.lc_trk_g3_5
 (17 14)  (891 302)  (891 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (892 302)  (892 302)  routing T_17_18.sp4_v_t_16 <X> T_17_18.lc_trk_g3_5
 (22 14)  (896 302)  (896 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (31 14)  (905 302)  (905 302)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 302)  (908 302)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 302)  (910 302)  LC_7 Logic Functioning bit
 (38 14)  (912 302)  (912 302)  LC_7 Logic Functioning bit
 (51 14)  (925 302)  (925 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (874 303)  (874 303)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 303)  (875 303)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (9 15)  (883 303)  (883 303)  routing T_17_18.sp4_v_b_10 <X> T_17_18.sp4_v_t_47
 (17 15)  (891 303)  (891 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (895 303)  (895 303)  routing T_17_18.sp4_r_v_b_47 <X> T_17_18.lc_trk_g3_7
 (29 15)  (903 303)  (903 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (911 303)  (911 303)  LC_7 Logic Functioning bit
 (39 15)  (913 303)  (913 303)  LC_7 Logic Functioning bit


LogicTile_18_18

 (4 0)  (932 288)  (932 288)  routing T_18_18.sp4_v_t_41 <X> T_18_18.sp4_v_b_0
 (6 0)  (934 288)  (934 288)  routing T_18_18.sp4_v_t_41 <X> T_18_18.sp4_v_b_0
 (15 0)  (943 288)  (943 288)  routing T_18_18.sp4_h_l_4 <X> T_18_18.lc_trk_g0_1
 (16 0)  (944 288)  (944 288)  routing T_18_18.sp4_h_l_4 <X> T_18_18.lc_trk_g0_1
 (17 0)  (945 288)  (945 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (946 288)  (946 288)  routing T_18_18.sp4_h_l_4 <X> T_18_18.lc_trk_g0_1
 (21 0)  (949 288)  (949 288)  routing T_18_18.wire_logic_cluster/lc_3/out <X> T_18_18.lc_trk_g0_3
 (22 0)  (950 288)  (950 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (955 288)  (955 288)  routing T_18_18.lc_trk_g1_0 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 288)  (957 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 288)  (960 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 288)  (961 288)  routing T_18_18.lc_trk_g2_1 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 288)  (964 288)  LC_0 Logic Functioning bit
 (37 0)  (965 288)  (965 288)  LC_0 Logic Functioning bit
 (38 0)  (966 288)  (966 288)  LC_0 Logic Functioning bit
 (39 0)  (967 288)  (967 288)  LC_0 Logic Functioning bit
 (41 0)  (969 288)  (969 288)  LC_0 Logic Functioning bit
 (43 0)  (971 288)  (971 288)  LC_0 Logic Functioning bit
 (18 1)  (946 289)  (946 289)  routing T_18_18.sp4_h_l_4 <X> T_18_18.lc_trk_g0_1
 (22 1)  (950 289)  (950 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (955 289)  (955 289)  routing T_18_18.lc_trk_g1_1 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 289)  (957 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 289)  (964 289)  LC_0 Logic Functioning bit
 (38 1)  (966 289)  (966 289)  LC_0 Logic Functioning bit
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (953 290)  (953 290)  routing T_18_18.sp4_v_t_3 <X> T_18_18.lc_trk_g0_6
 (29 2)  (957 290)  (957 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 290)  (959 290)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 290)  (960 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 290)  (964 290)  LC_1 Logic Functioning bit
 (37 2)  (965 290)  (965 290)  LC_1 Logic Functioning bit
 (38 2)  (966 290)  (966 290)  LC_1 Logic Functioning bit
 (39 2)  (967 290)  (967 290)  LC_1 Logic Functioning bit
 (41 2)  (969 290)  (969 290)  LC_1 Logic Functioning bit
 (43 2)  (971 290)  (971 290)  LC_1 Logic Functioning bit
 (22 3)  (950 291)  (950 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (951 291)  (951 291)  routing T_18_18.sp4_v_t_3 <X> T_18_18.lc_trk_g0_6
 (25 3)  (953 291)  (953 291)  routing T_18_18.sp4_v_t_3 <X> T_18_18.lc_trk_g0_6
 (29 3)  (957 291)  (957 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 291)  (958 291)  routing T_18_18.lc_trk_g0_2 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 291)  (959 291)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 291)  (964 291)  LC_1 Logic Functioning bit
 (38 3)  (966 291)  (966 291)  LC_1 Logic Functioning bit
 (0 4)  (928 292)  (928 292)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (1 4)  (929 292)  (929 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (9 4)  (937 292)  (937 292)  routing T_18_18.sp4_h_l_36 <X> T_18_18.sp4_h_r_4
 (10 4)  (938 292)  (938 292)  routing T_18_18.sp4_h_l_36 <X> T_18_18.sp4_h_r_4
 (14 4)  (942 292)  (942 292)  routing T_18_18.sp4_v_b_8 <X> T_18_18.lc_trk_g1_0
 (17 4)  (945 292)  (945 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (953 292)  (953 292)  routing T_18_18.sp12_h_r_2 <X> T_18_18.lc_trk_g1_2
 (26 4)  (954 292)  (954 292)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 292)  (955 292)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 292)  (957 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 292)  (958 292)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 292)  (959 292)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 292)  (960 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 292)  (961 292)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 292)  (963 292)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_2
 (36 4)  (964 292)  (964 292)  LC_2 Logic Functioning bit
 (38 4)  (966 292)  (966 292)  LC_2 Logic Functioning bit
 (0 5)  (928 293)  (928 293)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (1 5)  (929 293)  (929 293)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (13 5)  (941 293)  (941 293)  routing T_18_18.sp4_v_t_37 <X> T_18_18.sp4_h_r_5
 (14 5)  (942 293)  (942 293)  routing T_18_18.sp4_v_b_8 <X> T_18_18.lc_trk_g1_0
 (16 5)  (944 293)  (944 293)  routing T_18_18.sp4_v_b_8 <X> T_18_18.lc_trk_g1_0
 (17 5)  (945 293)  (945 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (946 293)  (946 293)  routing T_18_18.sp4_r_v_b_25 <X> T_18_18.lc_trk_g1_1
 (22 5)  (950 293)  (950 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (952 293)  (952 293)  routing T_18_18.sp12_h_r_2 <X> T_18_18.lc_trk_g1_2
 (25 5)  (953 293)  (953 293)  routing T_18_18.sp12_h_r_2 <X> T_18_18.lc_trk_g1_2
 (26 5)  (954 293)  (954 293)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 293)  (955 293)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 293)  (956 293)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 293)  (957 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 293)  (960 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (961 293)  (961 293)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_2
 (35 5)  (963 293)  (963 293)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.input_2_2
 (36 5)  (964 293)  (964 293)  LC_2 Logic Functioning bit
 (37 5)  (965 293)  (965 293)  LC_2 Logic Functioning bit
 (39 5)  (967 293)  (967 293)  LC_2 Logic Functioning bit
 (40 5)  (968 293)  (968 293)  LC_2 Logic Functioning bit
 (42 5)  (970 293)  (970 293)  LC_2 Logic Functioning bit
 (43 5)  (971 293)  (971 293)  LC_2 Logic Functioning bit
 (3 6)  (931 294)  (931 294)  routing T_18_18.sp12_h_r_0 <X> T_18_18.sp12_v_t_23
 (4 6)  (932 294)  (932 294)  routing T_18_18.sp4_h_r_9 <X> T_18_18.sp4_v_t_38
 (5 6)  (933 294)  (933 294)  routing T_18_18.sp4_v_b_3 <X> T_18_18.sp4_h_l_38
 (6 6)  (934 294)  (934 294)  routing T_18_18.sp4_h_r_9 <X> T_18_18.sp4_v_t_38
 (22 6)  (950 294)  (950 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (951 294)  (951 294)  routing T_18_18.sp4_v_b_23 <X> T_18_18.lc_trk_g1_7
 (24 6)  (952 294)  (952 294)  routing T_18_18.sp4_v_b_23 <X> T_18_18.lc_trk_g1_7
 (26 6)  (954 294)  (954 294)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 294)  (955 294)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 294)  (957 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 294)  (958 294)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 294)  (960 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 294)  (961 294)  routing T_18_18.lc_trk_g2_0 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 294)  (964 294)  LC_3 Logic Functioning bit
 (37 6)  (965 294)  (965 294)  LC_3 Logic Functioning bit
 (43 6)  (971 294)  (971 294)  LC_3 Logic Functioning bit
 (50 6)  (978 294)  (978 294)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (931 295)  (931 295)  routing T_18_18.sp12_h_r_0 <X> T_18_18.sp12_v_t_23
 (5 7)  (933 295)  (933 295)  routing T_18_18.sp4_h_r_9 <X> T_18_18.sp4_v_t_38
 (14 7)  (942 295)  (942 295)  routing T_18_18.sp4_r_v_b_28 <X> T_18_18.lc_trk_g1_4
 (17 7)  (945 295)  (945 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (955 295)  (955 295)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 295)  (957 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 295)  (958 295)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 295)  (964 295)  LC_3 Logic Functioning bit
 (37 7)  (965 295)  (965 295)  LC_3 Logic Functioning bit
 (38 7)  (966 295)  (966 295)  LC_3 Logic Functioning bit
 (41 7)  (969 295)  (969 295)  LC_3 Logic Functioning bit
 (42 7)  (970 295)  (970 295)  LC_3 Logic Functioning bit
 (8 8)  (936 296)  (936 296)  routing T_18_18.sp4_h_l_46 <X> T_18_18.sp4_h_r_7
 (10 8)  (938 296)  (938 296)  routing T_18_18.sp4_h_l_46 <X> T_18_18.sp4_h_r_7
 (14 8)  (942 296)  (942 296)  routing T_18_18.wire_logic_cluster/lc_0/out <X> T_18_18.lc_trk_g2_0
 (17 8)  (945 296)  (945 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 296)  (946 296)  routing T_18_18.wire_logic_cluster/lc_1/out <X> T_18_18.lc_trk_g2_1
 (29 8)  (957 296)  (957 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 296)  (962 296)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 296)  (964 296)  LC_4 Logic Functioning bit
 (37 8)  (965 296)  (965 296)  LC_4 Logic Functioning bit
 (38 8)  (966 296)  (966 296)  LC_4 Logic Functioning bit
 (39 8)  (967 296)  (967 296)  LC_4 Logic Functioning bit
 (41 8)  (969 296)  (969 296)  LC_4 Logic Functioning bit
 (43 8)  (971 296)  (971 296)  LC_4 Logic Functioning bit
 (17 9)  (945 297)  (945 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (950 297)  (950 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (951 297)  (951 297)  routing T_18_18.sp4_h_l_15 <X> T_18_18.lc_trk_g2_2
 (24 9)  (952 297)  (952 297)  routing T_18_18.sp4_h_l_15 <X> T_18_18.lc_trk_g2_2
 (25 9)  (953 297)  (953 297)  routing T_18_18.sp4_h_l_15 <X> T_18_18.lc_trk_g2_2
 (26 9)  (954 297)  (954 297)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 297)  (956 297)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 297)  (957 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 297)  (959 297)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 297)  (965 297)  LC_4 Logic Functioning bit
 (39 9)  (967 297)  (967 297)  LC_4 Logic Functioning bit
 (3 10)  (931 298)  (931 298)  routing T_18_18.sp12_v_t_22 <X> T_18_18.sp12_h_l_22
 (4 10)  (932 298)  (932 298)  routing T_18_18.sp4_h_r_0 <X> T_18_18.sp4_v_t_43
 (6 10)  (934 298)  (934 298)  routing T_18_18.sp4_h_r_0 <X> T_18_18.sp4_v_t_43
 (11 10)  (939 298)  (939 298)  routing T_18_18.sp4_h_r_2 <X> T_18_18.sp4_v_t_45
 (13 10)  (941 298)  (941 298)  routing T_18_18.sp4_h_r_2 <X> T_18_18.sp4_v_t_45
 (17 10)  (945 298)  (945 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 298)  (946 298)  routing T_18_18.wire_logic_cluster/lc_5/out <X> T_18_18.lc_trk_g2_5
 (22 10)  (950 298)  (950 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (953 298)  (953 298)  routing T_18_18.sp4_v_b_38 <X> T_18_18.lc_trk_g2_6
 (27 10)  (955 298)  (955 298)  routing T_18_18.lc_trk_g1_1 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 298)  (959 298)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 298)  (961 298)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 298)  (965 298)  LC_5 Logic Functioning bit
 (42 10)  (970 298)  (970 298)  LC_5 Logic Functioning bit
 (50 10)  (978 298)  (978 298)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (933 299)  (933 299)  routing T_18_18.sp4_h_r_0 <X> T_18_18.sp4_v_t_43
 (12 11)  (940 299)  (940 299)  routing T_18_18.sp4_h_r_2 <X> T_18_18.sp4_v_t_45
 (14 11)  (942 299)  (942 299)  routing T_18_18.sp4_h_l_17 <X> T_18_18.lc_trk_g2_4
 (15 11)  (943 299)  (943 299)  routing T_18_18.sp4_h_l_17 <X> T_18_18.lc_trk_g2_4
 (16 11)  (944 299)  (944 299)  routing T_18_18.sp4_h_l_17 <X> T_18_18.lc_trk_g2_4
 (17 11)  (945 299)  (945 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (949 299)  (949 299)  routing T_18_18.sp4_r_v_b_39 <X> T_18_18.lc_trk_g2_7
 (22 11)  (950 299)  (950 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (951 299)  (951 299)  routing T_18_18.sp4_v_b_38 <X> T_18_18.lc_trk_g2_6
 (25 11)  (953 299)  (953 299)  routing T_18_18.sp4_v_b_38 <X> T_18_18.lc_trk_g2_6
 (29 11)  (957 299)  (957 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (964 299)  (964 299)  LC_5 Logic Functioning bit
 (37 11)  (965 299)  (965 299)  LC_5 Logic Functioning bit
 (38 11)  (966 299)  (966 299)  LC_5 Logic Functioning bit
 (42 11)  (970 299)  (970 299)  LC_5 Logic Functioning bit
 (10 12)  (938 300)  (938 300)  routing T_18_18.sp4_v_t_40 <X> T_18_18.sp4_h_r_10
 (16 12)  (944 300)  (944 300)  routing T_18_18.sp4_v_b_33 <X> T_18_18.lc_trk_g3_1
 (17 12)  (945 300)  (945 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (946 300)  (946 300)  routing T_18_18.sp4_v_b_33 <X> T_18_18.lc_trk_g3_1
 (22 12)  (950 300)  (950 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (956 300)  (956 300)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 300)  (957 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 300)  (958 300)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 300)  (960 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (964 300)  (964 300)  LC_6 Logic Functioning bit
 (37 12)  (965 300)  (965 300)  LC_6 Logic Functioning bit
 (38 12)  (966 300)  (966 300)  LC_6 Logic Functioning bit
 (39 12)  (967 300)  (967 300)  LC_6 Logic Functioning bit
 (41 12)  (969 300)  (969 300)  LC_6 Logic Functioning bit
 (43 12)  (971 300)  (971 300)  LC_6 Logic Functioning bit
 (45 12)  (973 300)  (973 300)  LC_6 Logic Functioning bit
 (5 13)  (933 301)  (933 301)  routing T_18_18.sp4_h_r_9 <X> T_18_18.sp4_v_b_9
 (18 13)  (946 301)  (946 301)  routing T_18_18.sp4_v_b_33 <X> T_18_18.lc_trk_g3_1
 (21 13)  (949 301)  (949 301)  routing T_18_18.sp4_r_v_b_43 <X> T_18_18.lc_trk_g3_3
 (27 13)  (955 301)  (955 301)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 301)  (956 301)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 301)  (957 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 301)  (958 301)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 301)  (959 301)  routing T_18_18.lc_trk_g0_3 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (965 301)  (965 301)  LC_6 Logic Functioning bit
 (39 13)  (967 301)  (967 301)  LC_6 Logic Functioning bit
 (46 13)  (974 301)  (974 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (981 301)  (981 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (928 302)  (928 302)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 302)  (929 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (939 302)  (939 302)  routing T_18_18.sp4_h_l_43 <X> T_18_18.sp4_v_t_46
 (12 14)  (940 302)  (940 302)  routing T_18_18.sp4_v_b_11 <X> T_18_18.sp4_h_l_46
 (16 14)  (944 302)  (944 302)  routing T_18_18.sp4_v_t_16 <X> T_18_18.lc_trk_g3_5
 (17 14)  (945 302)  (945 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (946 302)  (946 302)  routing T_18_18.sp4_v_t_16 <X> T_18_18.lc_trk_g3_5
 (22 14)  (950 302)  (950 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (0 15)  (928 303)  (928 303)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 303)  (929 303)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (4 15)  (932 303)  (932 303)  routing T_18_18.sp4_h_r_1 <X> T_18_18.sp4_h_l_44
 (6 15)  (934 303)  (934 303)  routing T_18_18.sp4_h_r_1 <X> T_18_18.sp4_h_l_44


LogicTile_19_18

 (16 0)  (998 288)  (998 288)  routing T_19_18.sp4_v_b_1 <X> T_19_18.lc_trk_g0_1
 (17 0)  (999 288)  (999 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1000 288)  (1000 288)  routing T_19_18.sp4_v_b_1 <X> T_19_18.lc_trk_g0_1
 (21 0)  (1003 288)  (1003 288)  routing T_19_18.wire_logic_cluster/lc_3/out <X> T_19_18.lc_trk_g0_3
 (22 0)  (1004 288)  (1004 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1008 288)  (1008 288)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 288)  (1011 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 288)  (1013 288)  routing T_19_18.lc_trk_g0_7 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 288)  (1014 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 288)  (1018 288)  LC_0 Logic Functioning bit
 (38 0)  (1020 288)  (1020 288)  LC_0 Logic Functioning bit
 (41 0)  (1023 288)  (1023 288)  LC_0 Logic Functioning bit
 (43 0)  (1025 288)  (1025 288)  LC_0 Logic Functioning bit
 (22 1)  (1004 289)  (1004 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1006 289)  (1006 289)  routing T_19_18.bot_op_2 <X> T_19_18.lc_trk_g0_2
 (26 1)  (1008 289)  (1008 289)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 289)  (1011 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 289)  (1012 289)  routing T_19_18.lc_trk_g0_3 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 289)  (1013 289)  routing T_19_18.lc_trk_g0_7 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 289)  (1018 289)  LC_0 Logic Functioning bit
 (38 1)  (1020 289)  (1020 289)  LC_0 Logic Functioning bit
 (40 1)  (1022 289)  (1022 289)  LC_0 Logic Functioning bit
 (42 1)  (1024 289)  (1024 289)  LC_0 Logic Functioning bit
 (0 2)  (982 290)  (982 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (1 2)  (983 290)  (983 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (987 290)  (987 290)  routing T_19_18.sp4_v_b_0 <X> T_19_18.sp4_h_l_37
 (13 2)  (995 290)  (995 290)  routing T_19_18.sp4_h_r_2 <X> T_19_18.sp4_v_t_39
 (22 2)  (1004 290)  (1004 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1005 290)  (1005 290)  routing T_19_18.sp4_v_b_23 <X> T_19_18.lc_trk_g0_7
 (24 2)  (1006 290)  (1006 290)  routing T_19_18.sp4_v_b_23 <X> T_19_18.lc_trk_g0_7
 (31 2)  (1013 290)  (1013 290)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 290)  (1014 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 290)  (1015 290)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 290)  (1018 290)  LC_1 Logic Functioning bit
 (38 2)  (1020 290)  (1020 290)  LC_1 Logic Functioning bit
 (42 2)  (1024 290)  (1024 290)  LC_1 Logic Functioning bit
 (43 2)  (1025 290)  (1025 290)  LC_1 Logic Functioning bit
 (50 2)  (1032 290)  (1032 290)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (994 291)  (994 291)  routing T_19_18.sp4_h_r_2 <X> T_19_18.sp4_v_t_39
 (22 3)  (1004 291)  (1004 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1005 291)  (1005 291)  routing T_19_18.sp4_h_r_6 <X> T_19_18.lc_trk_g0_6
 (24 3)  (1006 291)  (1006 291)  routing T_19_18.sp4_h_r_6 <X> T_19_18.lc_trk_g0_6
 (25 3)  (1007 291)  (1007 291)  routing T_19_18.sp4_h_r_6 <X> T_19_18.lc_trk_g0_6
 (26 3)  (1008 291)  (1008 291)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 291)  (1010 291)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 291)  (1011 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (1019 291)  (1019 291)  LC_1 Logic Functioning bit
 (39 3)  (1021 291)  (1021 291)  LC_1 Logic Functioning bit
 (42 3)  (1024 291)  (1024 291)  LC_1 Logic Functioning bit
 (43 3)  (1025 291)  (1025 291)  LC_1 Logic Functioning bit
 (1 4)  (983 292)  (983 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (10 4)  (992 292)  (992 292)  routing T_19_18.sp4_v_t_46 <X> T_19_18.sp4_h_r_4
 (14 4)  (996 292)  (996 292)  routing T_19_18.sp4_v_b_0 <X> T_19_18.lc_trk_g1_0
 (15 4)  (997 292)  (997 292)  routing T_19_18.sp4_h_l_4 <X> T_19_18.lc_trk_g1_1
 (16 4)  (998 292)  (998 292)  routing T_19_18.sp4_h_l_4 <X> T_19_18.lc_trk_g1_1
 (17 4)  (999 292)  (999 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1000 292)  (1000 292)  routing T_19_18.sp4_h_l_4 <X> T_19_18.lc_trk_g1_1
 (28 4)  (1010 292)  (1010 292)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 292)  (1011 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 292)  (1012 292)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 292)  (1014 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 292)  (1016 292)  routing T_19_18.lc_trk_g1_0 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 292)  (1018 292)  LC_2 Logic Functioning bit
 (37 4)  (1019 292)  (1019 292)  LC_2 Logic Functioning bit
 (38 4)  (1020 292)  (1020 292)  LC_2 Logic Functioning bit
 (42 4)  (1024 292)  (1024 292)  LC_2 Logic Functioning bit
 (45 4)  (1027 292)  (1027 292)  LC_2 Logic Functioning bit
 (50 4)  (1032 292)  (1032 292)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (983 293)  (983 293)  routing T_19_18.lc_trk_g0_2 <X> T_19_18.wire_logic_cluster/lc_7/cen
 (16 5)  (998 293)  (998 293)  routing T_19_18.sp4_v_b_0 <X> T_19_18.lc_trk_g1_0
 (17 5)  (999 293)  (999 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (18 5)  (1000 293)  (1000 293)  routing T_19_18.sp4_h_l_4 <X> T_19_18.lc_trk_g1_1
 (22 5)  (1004 293)  (1004 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1005 293)  (1005 293)  routing T_19_18.sp4_h_r_2 <X> T_19_18.lc_trk_g1_2
 (24 5)  (1006 293)  (1006 293)  routing T_19_18.sp4_h_r_2 <X> T_19_18.lc_trk_g1_2
 (25 5)  (1007 293)  (1007 293)  routing T_19_18.sp4_h_r_2 <X> T_19_18.lc_trk_g1_2
 (30 5)  (1012 293)  (1012 293)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 293)  (1018 293)  LC_2 Logic Functioning bit
 (37 5)  (1019 293)  (1019 293)  LC_2 Logic Functioning bit
 (38 5)  (1020 293)  (1020 293)  LC_2 Logic Functioning bit
 (42 5)  (1024 293)  (1024 293)  LC_2 Logic Functioning bit
 (11 6)  (993 294)  (993 294)  routing T_19_18.sp4_h_r_11 <X> T_19_18.sp4_v_t_40
 (12 6)  (994 294)  (994 294)  routing T_19_18.sp4_v_b_5 <X> T_19_18.sp4_h_l_40
 (13 6)  (995 294)  (995 294)  routing T_19_18.sp4_h_r_11 <X> T_19_18.sp4_v_t_40
 (21 6)  (1003 294)  (1003 294)  routing T_19_18.sp4_v_b_7 <X> T_19_18.lc_trk_g1_7
 (22 6)  (1004 294)  (1004 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1005 294)  (1005 294)  routing T_19_18.sp4_v_b_7 <X> T_19_18.lc_trk_g1_7
 (27 6)  (1009 294)  (1009 294)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 294)  (1011 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 294)  (1012 294)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 294)  (1014 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 294)  (1015 294)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 294)  (1016 294)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 294)  (1018 294)  LC_3 Logic Functioning bit
 (37 6)  (1019 294)  (1019 294)  LC_3 Logic Functioning bit
 (38 6)  (1020 294)  (1020 294)  LC_3 Logic Functioning bit
 (39 6)  (1021 294)  (1021 294)  LC_3 Logic Functioning bit
 (41 6)  (1023 294)  (1023 294)  LC_3 Logic Functioning bit
 (43 6)  (1025 294)  (1025 294)  LC_3 Logic Functioning bit
 (10 7)  (992 295)  (992 295)  routing T_19_18.sp4_h_l_46 <X> T_19_18.sp4_v_t_41
 (12 7)  (994 295)  (994 295)  routing T_19_18.sp4_h_r_11 <X> T_19_18.sp4_v_t_40
 (27 7)  (1009 295)  (1009 295)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 295)  (1010 295)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 295)  (1011 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 295)  (1012 295)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (1018 295)  (1018 295)  LC_3 Logic Functioning bit
 (38 7)  (1020 295)  (1020 295)  LC_3 Logic Functioning bit
 (2 8)  (984 296)  (984 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 8)  (994 296)  (994 296)  routing T_19_18.sp4_v_t_45 <X> T_19_18.sp4_h_r_8
 (21 8)  (1003 296)  (1003 296)  routing T_19_18.sp12_v_t_0 <X> T_19_18.lc_trk_g2_3
 (22 8)  (1004 296)  (1004 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1006 296)  (1006 296)  routing T_19_18.sp12_v_t_0 <X> T_19_18.lc_trk_g2_3
 (25 8)  (1007 296)  (1007 296)  routing T_19_18.wire_logic_cluster/lc_2/out <X> T_19_18.lc_trk_g2_2
 (29 8)  (1011 296)  (1011 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 296)  (1013 296)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 296)  (1014 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 296)  (1015 296)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 296)  (1018 296)  LC_4 Logic Functioning bit
 (41 8)  (1023 296)  (1023 296)  LC_4 Logic Functioning bit
 (43 8)  (1025 296)  (1025 296)  LC_4 Logic Functioning bit
 (14 9)  (996 297)  (996 297)  routing T_19_18.sp4_h_r_24 <X> T_19_18.lc_trk_g2_0
 (15 9)  (997 297)  (997 297)  routing T_19_18.sp4_h_r_24 <X> T_19_18.lc_trk_g2_0
 (16 9)  (998 297)  (998 297)  routing T_19_18.sp4_h_r_24 <X> T_19_18.lc_trk_g2_0
 (17 9)  (999 297)  (999 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (1003 297)  (1003 297)  routing T_19_18.sp12_v_t_0 <X> T_19_18.lc_trk_g2_3
 (22 9)  (1004 297)  (1004 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1008 297)  (1008 297)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 297)  (1010 297)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 297)  (1011 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 297)  (1014 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1016 297)  (1016 297)  routing T_19_18.lc_trk_g1_1 <X> T_19_18.input_2_4
 (36 9)  (1018 297)  (1018 297)  LC_4 Logic Functioning bit
 (37 9)  (1019 297)  (1019 297)  LC_4 Logic Functioning bit
 (39 9)  (1021 297)  (1021 297)  LC_4 Logic Functioning bit
 (41 9)  (1023 297)  (1023 297)  LC_4 Logic Functioning bit
 (43 9)  (1025 297)  (1025 297)  LC_4 Logic Functioning bit
 (4 10)  (986 298)  (986 298)  routing T_19_18.sp4_h_r_0 <X> T_19_18.sp4_v_t_43
 (6 10)  (988 298)  (988 298)  routing T_19_18.sp4_h_r_0 <X> T_19_18.sp4_v_t_43
 (8 10)  (990 298)  (990 298)  routing T_19_18.sp4_v_t_42 <X> T_19_18.sp4_h_l_42
 (9 10)  (991 298)  (991 298)  routing T_19_18.sp4_v_t_42 <X> T_19_18.sp4_h_l_42
 (14 10)  (996 298)  (996 298)  routing T_19_18.sp4_v_t_17 <X> T_19_18.lc_trk_g2_4
 (16 10)  (998 298)  (998 298)  routing T_19_18.sp4_v_t_16 <X> T_19_18.lc_trk_g2_5
 (17 10)  (999 298)  (999 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1000 298)  (1000 298)  routing T_19_18.sp4_v_t_16 <X> T_19_18.lc_trk_g2_5
 (21 10)  (1003 298)  (1003 298)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g2_7
 (22 10)  (1004 298)  (1004 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1005 298)  (1005 298)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g2_7
 (25 10)  (1007 298)  (1007 298)  routing T_19_18.sp4_h_r_46 <X> T_19_18.lc_trk_g2_6
 (26 10)  (1008 298)  (1008 298)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (1010 298)  (1010 298)  routing T_19_18.lc_trk_g2_0 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 298)  (1011 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 298)  (1014 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 298)  (1015 298)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 298)  (1016 298)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 298)  (1018 298)  LC_5 Logic Functioning bit
 (39 10)  (1021 298)  (1021 298)  LC_5 Logic Functioning bit
 (43 10)  (1025 298)  (1025 298)  LC_5 Logic Functioning bit
 (50 10)  (1032 298)  (1032 298)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (986 299)  (986 299)  routing T_19_18.sp4_v_b_1 <X> T_19_18.sp4_h_l_43
 (5 11)  (987 299)  (987 299)  routing T_19_18.sp4_h_r_0 <X> T_19_18.sp4_v_t_43
 (11 11)  (993 299)  (993 299)  routing T_19_18.sp4_h_r_0 <X> T_19_18.sp4_h_l_45
 (13 11)  (995 299)  (995 299)  routing T_19_18.sp4_h_r_0 <X> T_19_18.sp4_h_l_45
 (16 11)  (998 299)  (998 299)  routing T_19_18.sp4_v_t_17 <X> T_19_18.lc_trk_g2_4
 (17 11)  (999 299)  (999 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (21 11)  (1003 299)  (1003 299)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g2_7
 (22 11)  (1004 299)  (1004 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1005 299)  (1005 299)  routing T_19_18.sp4_h_r_46 <X> T_19_18.lc_trk_g2_6
 (24 11)  (1006 299)  (1006 299)  routing T_19_18.sp4_h_r_46 <X> T_19_18.lc_trk_g2_6
 (25 11)  (1007 299)  (1007 299)  routing T_19_18.sp4_h_r_46 <X> T_19_18.lc_trk_g2_6
 (28 11)  (1010 299)  (1010 299)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 299)  (1011 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 299)  (1013 299)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 299)  (1018 299)  LC_5 Logic Functioning bit
 (37 11)  (1019 299)  (1019 299)  LC_5 Logic Functioning bit
 (38 11)  (1020 299)  (1020 299)  LC_5 Logic Functioning bit
 (42 11)  (1024 299)  (1024 299)  LC_5 Logic Functioning bit
 (43 11)  (1025 299)  (1025 299)  LC_5 Logic Functioning bit
 (53 11)  (1035 299)  (1035 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (8 12)  (990 300)  (990 300)  routing T_19_18.sp4_v_b_10 <X> T_19_18.sp4_h_r_10
 (9 12)  (991 300)  (991 300)  routing T_19_18.sp4_v_b_10 <X> T_19_18.sp4_h_r_10
 (14 12)  (996 300)  (996 300)  routing T_19_18.sp4_h_l_21 <X> T_19_18.lc_trk_g3_0
 (15 12)  (997 300)  (997 300)  routing T_19_18.sp4_v_t_28 <X> T_19_18.lc_trk_g3_1
 (16 12)  (998 300)  (998 300)  routing T_19_18.sp4_v_t_28 <X> T_19_18.lc_trk_g3_1
 (17 12)  (999 300)  (999 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (1003 300)  (1003 300)  routing T_19_18.sp4_h_r_35 <X> T_19_18.lc_trk_g3_3
 (22 12)  (1004 300)  (1004 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1005 300)  (1005 300)  routing T_19_18.sp4_h_r_35 <X> T_19_18.lc_trk_g3_3
 (24 12)  (1006 300)  (1006 300)  routing T_19_18.sp4_h_r_35 <X> T_19_18.lc_trk_g3_3
 (26 12)  (1008 300)  (1008 300)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 300)  (1009 300)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 300)  (1010 300)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 300)  (1011 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 300)  (1013 300)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 300)  (1014 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 300)  (1015 300)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 300)  (1016 300)  routing T_19_18.lc_trk_g3_4 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 300)  (1018 300)  LC_6 Logic Functioning bit
 (37 12)  (1019 300)  (1019 300)  LC_6 Logic Functioning bit
 (38 12)  (1020 300)  (1020 300)  LC_6 Logic Functioning bit
 (39 12)  (1021 300)  (1021 300)  LC_6 Logic Functioning bit
 (40 12)  (1022 300)  (1022 300)  LC_6 Logic Functioning bit
 (41 12)  (1023 300)  (1023 300)  LC_6 Logic Functioning bit
 (42 12)  (1024 300)  (1024 300)  LC_6 Logic Functioning bit
 (43 12)  (1025 300)  (1025 300)  LC_6 Logic Functioning bit
 (52 12)  (1034 300)  (1034 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (997 301)  (997 301)  routing T_19_18.sp4_h_l_21 <X> T_19_18.lc_trk_g3_0
 (16 13)  (998 301)  (998 301)  routing T_19_18.sp4_h_l_21 <X> T_19_18.lc_trk_g3_0
 (17 13)  (999 301)  (999 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (1008 301)  (1008 301)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 301)  (1010 301)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 301)  (1011 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (1019 301)  (1019 301)  LC_6 Logic Functioning bit
 (39 13)  (1021 301)  (1021 301)  LC_6 Logic Functioning bit
 (40 13)  (1022 301)  (1022 301)  LC_6 Logic Functioning bit
 (41 13)  (1023 301)  (1023 301)  LC_6 Logic Functioning bit
 (42 13)  (1024 301)  (1024 301)  LC_6 Logic Functioning bit
 (43 13)  (1025 301)  (1025 301)  LC_6 Logic Functioning bit
 (46 13)  (1028 301)  (1028 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (982 302)  (982 302)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 302)  (983 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 302)  (996 302)  routing T_19_18.sp4_v_t_17 <X> T_19_18.lc_trk_g3_4
 (16 14)  (998 302)  (998 302)  routing T_19_18.sp12_v_b_21 <X> T_19_18.lc_trk_g3_5
 (17 14)  (999 302)  (999 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (28 14)  (1010 302)  (1010 302)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 302)  (1012 302)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 302)  (1013 302)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 302)  (1015 302)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 302)  (1018 302)  LC_7 Logic Functioning bit
 (37 14)  (1019 302)  (1019 302)  LC_7 Logic Functioning bit
 (38 14)  (1020 302)  (1020 302)  LC_7 Logic Functioning bit
 (39 14)  (1021 302)  (1021 302)  LC_7 Logic Functioning bit
 (40 14)  (1022 302)  (1022 302)  LC_7 Logic Functioning bit
 (41 14)  (1023 302)  (1023 302)  LC_7 Logic Functioning bit
 (42 14)  (1024 302)  (1024 302)  LC_7 Logic Functioning bit
 (43 14)  (1025 302)  (1025 302)  LC_7 Logic Functioning bit
 (51 14)  (1033 302)  (1033 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (982 303)  (982 303)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 303)  (983 303)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_7/s_r
 (8 15)  (990 303)  (990 303)  routing T_19_18.sp4_h_l_47 <X> T_19_18.sp4_v_t_47
 (11 15)  (993 303)  (993 303)  routing T_19_18.sp4_h_r_3 <X> T_19_18.sp4_h_l_46
 (13 15)  (995 303)  (995 303)  routing T_19_18.sp4_h_r_3 <X> T_19_18.sp4_h_l_46
 (16 15)  (998 303)  (998 303)  routing T_19_18.sp4_v_t_17 <X> T_19_18.lc_trk_g3_4
 (17 15)  (999 303)  (999 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (1000 303)  (1000 303)  routing T_19_18.sp12_v_b_21 <X> T_19_18.lc_trk_g3_5
 (26 15)  (1008 303)  (1008 303)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 303)  (1009 303)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 303)  (1011 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 303)  (1013 303)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 303)  (1018 303)  LC_7 Logic Functioning bit
 (37 15)  (1019 303)  (1019 303)  LC_7 Logic Functioning bit
 (38 15)  (1020 303)  (1020 303)  LC_7 Logic Functioning bit
 (39 15)  (1021 303)  (1021 303)  LC_7 Logic Functioning bit
 (40 15)  (1022 303)  (1022 303)  LC_7 Logic Functioning bit
 (42 15)  (1024 303)  (1024 303)  LC_7 Logic Functioning bit


LogicTile_20_18

 (14 0)  (1050 288)  (1050 288)  routing T_20_18.wire_logic_cluster/lc_0/out <X> T_20_18.lc_trk_g0_0
 (25 0)  (1061 288)  (1061 288)  routing T_20_18.sp4_v_b_10 <X> T_20_18.lc_trk_g0_2
 (26 0)  (1062 288)  (1062 288)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 288)  (1063 288)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 288)  (1064 288)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 288)  (1065 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 288)  (1066 288)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 288)  (1067 288)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 288)  (1068 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 288)  (1072 288)  LC_0 Logic Functioning bit
 (42 0)  (1078 288)  (1078 288)  LC_0 Logic Functioning bit
 (43 0)  (1079 288)  (1079 288)  LC_0 Logic Functioning bit
 (8 1)  (1044 289)  (1044 289)  routing T_20_18.sp4_h_l_42 <X> T_20_18.sp4_v_b_1
 (9 1)  (1045 289)  (1045 289)  routing T_20_18.sp4_h_l_42 <X> T_20_18.sp4_v_b_1
 (10 1)  (1046 289)  (1046 289)  routing T_20_18.sp4_h_l_42 <X> T_20_18.sp4_v_b_1
 (11 1)  (1047 289)  (1047 289)  routing T_20_18.sp4_h_l_43 <X> T_20_18.sp4_h_r_2
 (13 1)  (1049 289)  (1049 289)  routing T_20_18.sp4_h_l_43 <X> T_20_18.sp4_h_r_2
 (17 1)  (1053 289)  (1053 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1058 289)  (1058 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1059 289)  (1059 289)  routing T_20_18.sp4_v_b_10 <X> T_20_18.lc_trk_g0_2
 (25 1)  (1061 289)  (1061 289)  routing T_20_18.sp4_v_b_10 <X> T_20_18.lc_trk_g0_2
 (26 1)  (1062 289)  (1062 289)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 289)  (1064 289)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 289)  (1065 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 289)  (1067 289)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 289)  (1068 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1071 289)  (1071 289)  routing T_20_18.lc_trk_g0_2 <X> T_20_18.input_2_0
 (36 1)  (1072 289)  (1072 289)  LC_0 Logic Functioning bit
 (43 1)  (1079 289)  (1079 289)  LC_0 Logic Functioning bit
 (51 1)  (1087 289)  (1087 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1036 290)  (1036 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 290)  (1037 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 290)  (1038 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1039 290)  (1039 290)  routing T_20_18.sp12_v_t_23 <X> T_20_18.sp12_h_l_23
 (4 2)  (1040 290)  (1040 290)  routing T_20_18.sp4_v_b_0 <X> T_20_18.sp4_v_t_37
 (16 2)  (1052 290)  (1052 290)  routing T_20_18.sp12_h_l_18 <X> T_20_18.lc_trk_g0_5
 (17 2)  (1053 290)  (1053 290)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (21 2)  (1057 290)  (1057 290)  routing T_20_18.lft_op_7 <X> T_20_18.lc_trk_g0_7
 (22 2)  (1058 290)  (1058 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1060 290)  (1060 290)  routing T_20_18.lft_op_7 <X> T_20_18.lc_trk_g0_7
 (26 2)  (1062 290)  (1062 290)  routing T_20_18.lc_trk_g0_5 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (32 2)  (1068 290)  (1068 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 290)  (1070 290)  routing T_20_18.lc_trk_g1_1 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 290)  (1072 290)  LC_1 Logic Functioning bit
 (38 2)  (1074 290)  (1074 290)  LC_1 Logic Functioning bit
 (39 2)  (1075 290)  (1075 290)  LC_1 Logic Functioning bit
 (43 2)  (1079 290)  (1079 290)  LC_1 Logic Functioning bit
 (45 2)  (1081 290)  (1081 290)  LC_1 Logic Functioning bit
 (47 2)  (1083 290)  (1083 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1086 290)  (1086 290)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (1050 291)  (1050 291)  routing T_20_18.sp4_r_v_b_28 <X> T_20_18.lc_trk_g0_4
 (17 3)  (1053 291)  (1053 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (1054 291)  (1054 291)  routing T_20_18.sp12_h_l_18 <X> T_20_18.lc_trk_g0_5
 (29 3)  (1065 291)  (1065 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (1073 291)  (1073 291)  LC_1 Logic Functioning bit
 (38 3)  (1074 291)  (1074 291)  LC_1 Logic Functioning bit
 (39 3)  (1075 291)  (1075 291)  LC_1 Logic Functioning bit
 (42 3)  (1078 291)  (1078 291)  LC_1 Logic Functioning bit
 (4 4)  (1040 292)  (1040 292)  routing T_20_18.sp4_h_l_38 <X> T_20_18.sp4_v_b_3
 (9 4)  (1045 292)  (1045 292)  routing T_20_18.sp4_h_l_36 <X> T_20_18.sp4_h_r_4
 (10 4)  (1046 292)  (1046 292)  routing T_20_18.sp4_h_l_36 <X> T_20_18.sp4_h_r_4
 (17 4)  (1053 292)  (1053 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1054 292)  (1054 292)  routing T_20_18.wire_logic_cluster/lc_1/out <X> T_20_18.lc_trk_g1_1
 (21 4)  (1057 292)  (1057 292)  routing T_20_18.wire_logic_cluster/lc_3/out <X> T_20_18.lc_trk_g1_3
 (22 4)  (1058 292)  (1058 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1062 292)  (1062 292)  routing T_20_18.lc_trk_g0_4 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 292)  (1063 292)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 292)  (1064 292)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 292)  (1065 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 292)  (1068 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 292)  (1069 292)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 292)  (1070 292)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 292)  (1072 292)  LC_2 Logic Functioning bit
 (37 4)  (1073 292)  (1073 292)  LC_2 Logic Functioning bit
 (38 4)  (1074 292)  (1074 292)  LC_2 Logic Functioning bit
 (39 4)  (1075 292)  (1075 292)  LC_2 Logic Functioning bit
 (41 4)  (1077 292)  (1077 292)  LC_2 Logic Functioning bit
 (43 4)  (1079 292)  (1079 292)  LC_2 Logic Functioning bit
 (45 4)  (1081 292)  (1081 292)  LC_2 Logic Functioning bit
 (47 4)  (1083 292)  (1083 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (5 5)  (1041 293)  (1041 293)  routing T_20_18.sp4_h_l_38 <X> T_20_18.sp4_v_b_3
 (29 5)  (1065 293)  (1065 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 293)  (1067 293)  routing T_20_18.lc_trk_g3_2 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 293)  (1072 293)  LC_2 Logic Functioning bit
 (38 5)  (1074 293)  (1074 293)  LC_2 Logic Functioning bit
 (51 5)  (1087 293)  (1087 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (1050 294)  (1050 294)  routing T_20_18.wire_logic_cluster/lc_4/out <X> T_20_18.lc_trk_g1_4
 (17 6)  (1053 294)  (1053 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 294)  (1054 294)  routing T_20_18.wire_logic_cluster/lc_5/out <X> T_20_18.lc_trk_g1_5
 (22 6)  (1058 294)  (1058 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1059 294)  (1059 294)  routing T_20_18.sp4_v_b_23 <X> T_20_18.lc_trk_g1_7
 (24 6)  (1060 294)  (1060 294)  routing T_20_18.sp4_v_b_23 <X> T_20_18.lc_trk_g1_7
 (29 6)  (1065 294)  (1065 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 294)  (1068 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 294)  (1070 294)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 294)  (1072 294)  LC_3 Logic Functioning bit
 (37 6)  (1073 294)  (1073 294)  LC_3 Logic Functioning bit
 (38 6)  (1074 294)  (1074 294)  LC_3 Logic Functioning bit
 (39 6)  (1075 294)  (1075 294)  LC_3 Logic Functioning bit
 (41 6)  (1077 294)  (1077 294)  LC_3 Logic Functioning bit
 (43 6)  (1079 294)  (1079 294)  LC_3 Logic Functioning bit
 (45 6)  (1081 294)  (1081 294)  LC_3 Logic Functioning bit
 (9 7)  (1045 295)  (1045 295)  routing T_20_18.sp4_v_b_4 <X> T_20_18.sp4_v_t_41
 (11 7)  (1047 295)  (1047 295)  routing T_20_18.sp4_h_r_5 <X> T_20_18.sp4_h_l_40
 (17 7)  (1053 295)  (1053 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (1063 295)  (1063 295)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 295)  (1064 295)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 295)  (1065 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 295)  (1067 295)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (1073 295)  (1073 295)  LC_3 Logic Functioning bit
 (39 7)  (1075 295)  (1075 295)  LC_3 Logic Functioning bit
 (51 7)  (1087 295)  (1087 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (1051 296)  (1051 296)  routing T_20_18.tnr_op_1 <X> T_20_18.lc_trk_g2_1
 (17 8)  (1053 296)  (1053 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (1057 296)  (1057 296)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g2_3
 (22 8)  (1058 296)  (1058 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1059 296)  (1059 296)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g2_3
 (24 8)  (1060 296)  (1060 296)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g2_3
 (27 8)  (1063 296)  (1063 296)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 296)  (1064 296)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 296)  (1065 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 296)  (1066 296)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 296)  (1067 296)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 296)  (1068 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 296)  (1070 296)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 296)  (1071 296)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.input_2_4
 (37 8)  (1073 296)  (1073 296)  LC_4 Logic Functioning bit
 (39 8)  (1075 296)  (1075 296)  LC_4 Logic Functioning bit
 (45 8)  (1081 296)  (1081 296)  LC_4 Logic Functioning bit
 (46 8)  (1082 296)  (1082 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (21 9)  (1057 297)  (1057 297)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g2_3
 (29 9)  (1065 297)  (1065 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 297)  (1068 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (1070 297)  (1070 297)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.input_2_4
 (35 9)  (1071 297)  (1071 297)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.input_2_4
 (36 9)  (1072 297)  (1072 297)  LC_4 Logic Functioning bit
 (37 9)  (1073 297)  (1073 297)  LC_4 Logic Functioning bit
 (38 9)  (1074 297)  (1074 297)  LC_4 Logic Functioning bit
 (42 9)  (1078 297)  (1078 297)  LC_4 Logic Functioning bit
 (51 9)  (1087 297)  (1087 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (12 10)  (1048 298)  (1048 298)  routing T_20_18.sp4_v_t_39 <X> T_20_18.sp4_h_l_45
 (22 10)  (1058 298)  (1058 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1059 298)  (1059 298)  routing T_20_18.sp4_h_r_31 <X> T_20_18.lc_trk_g2_7
 (24 10)  (1060 298)  (1060 298)  routing T_20_18.sp4_h_r_31 <X> T_20_18.lc_trk_g2_7
 (26 10)  (1062 298)  (1062 298)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (1065 298)  (1065 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 298)  (1067 298)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 298)  (1068 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 298)  (1070 298)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 298)  (1072 298)  LC_5 Logic Functioning bit
 (37 10)  (1073 298)  (1073 298)  LC_5 Logic Functioning bit
 (38 10)  (1074 298)  (1074 298)  LC_5 Logic Functioning bit
 (39 10)  (1075 298)  (1075 298)  LC_5 Logic Functioning bit
 (41 10)  (1077 298)  (1077 298)  LC_5 Logic Functioning bit
 (43 10)  (1079 298)  (1079 298)  LC_5 Logic Functioning bit
 (45 10)  (1081 298)  (1081 298)  LC_5 Logic Functioning bit
 (46 10)  (1082 298)  (1082 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (8 11)  (1044 299)  (1044 299)  routing T_20_18.sp4_v_b_4 <X> T_20_18.sp4_v_t_42
 (10 11)  (1046 299)  (1046 299)  routing T_20_18.sp4_v_b_4 <X> T_20_18.sp4_v_t_42
 (11 11)  (1047 299)  (1047 299)  routing T_20_18.sp4_v_t_39 <X> T_20_18.sp4_h_l_45
 (13 11)  (1049 299)  (1049 299)  routing T_20_18.sp4_v_t_39 <X> T_20_18.sp4_h_l_45
 (14 11)  (1050 299)  (1050 299)  routing T_20_18.sp12_v_b_20 <X> T_20_18.lc_trk_g2_4
 (16 11)  (1052 299)  (1052 299)  routing T_20_18.sp12_v_b_20 <X> T_20_18.lc_trk_g2_4
 (17 11)  (1053 299)  (1053 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (1057 299)  (1057 299)  routing T_20_18.sp4_h_r_31 <X> T_20_18.lc_trk_g2_7
 (22 11)  (1058 299)  (1058 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1061 299)  (1061 299)  routing T_20_18.sp4_r_v_b_38 <X> T_20_18.lc_trk_g2_6
 (26 11)  (1062 299)  (1062 299)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 299)  (1064 299)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 299)  (1065 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (1073 299)  (1073 299)  LC_5 Logic Functioning bit
 (39 11)  (1075 299)  (1075 299)  LC_5 Logic Functioning bit
 (14 12)  (1050 300)  (1050 300)  routing T_20_18.rgt_op_0 <X> T_20_18.lc_trk_g3_0
 (21 12)  (1057 300)  (1057 300)  routing T_20_18.sp4_v_t_22 <X> T_20_18.lc_trk_g3_3
 (22 12)  (1058 300)  (1058 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1059 300)  (1059 300)  routing T_20_18.sp4_v_t_22 <X> T_20_18.lc_trk_g3_3
 (25 12)  (1061 300)  (1061 300)  routing T_20_18.wire_logic_cluster/lc_2/out <X> T_20_18.lc_trk_g3_2
 (28 12)  (1064 300)  (1064 300)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 300)  (1065 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 300)  (1067 300)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 300)  (1068 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 300)  (1069 300)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 300)  (1070 300)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 300)  (1072 300)  LC_6 Logic Functioning bit
 (37 12)  (1073 300)  (1073 300)  LC_6 Logic Functioning bit
 (38 12)  (1074 300)  (1074 300)  LC_6 Logic Functioning bit
 (39 12)  (1075 300)  (1075 300)  LC_6 Logic Functioning bit
 (41 12)  (1077 300)  (1077 300)  LC_6 Logic Functioning bit
 (43 12)  (1079 300)  (1079 300)  LC_6 Logic Functioning bit
 (45 12)  (1081 300)  (1081 300)  LC_6 Logic Functioning bit
 (47 12)  (1083 300)  (1083 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (3 13)  (1039 301)  (1039 301)  routing T_20_18.sp12_h_l_22 <X> T_20_18.sp12_h_r_1
 (15 13)  (1051 301)  (1051 301)  routing T_20_18.rgt_op_0 <X> T_20_18.lc_trk_g3_0
 (17 13)  (1053 301)  (1053 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (1057 301)  (1057 301)  routing T_20_18.sp4_v_t_22 <X> T_20_18.lc_trk_g3_3
 (22 13)  (1058 301)  (1058 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (1065 301)  (1065 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 301)  (1066 301)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 301)  (1067 301)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 301)  (1072 301)  LC_6 Logic Functioning bit
 (38 13)  (1074 301)  (1074 301)  LC_6 Logic Functioning bit
 (4 14)  (1040 302)  (1040 302)  routing T_20_18.sp4_v_b_9 <X> T_20_18.sp4_v_t_44
 (5 14)  (1041 302)  (1041 302)  routing T_20_18.sp4_v_b_9 <X> T_20_18.sp4_h_l_44
 (13 14)  (1049 302)  (1049 302)  routing T_20_18.sp4_h_r_11 <X> T_20_18.sp4_v_t_46
 (14 14)  (1050 302)  (1050 302)  routing T_20_18.sp4_v_t_17 <X> T_20_18.lc_trk_g3_4
 (25 14)  (1061 302)  (1061 302)  routing T_20_18.wire_logic_cluster/lc_6/out <X> T_20_18.lc_trk_g3_6
 (28 14)  (1064 302)  (1064 302)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 302)  (1065 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 302)  (1066 302)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 302)  (1068 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 302)  (1069 302)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 302)  (1070 302)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 302)  (1072 302)  LC_7 Logic Functioning bit
 (38 14)  (1074 302)  (1074 302)  LC_7 Logic Functioning bit
 (41 14)  (1077 302)  (1077 302)  LC_7 Logic Functioning bit
 (43 14)  (1079 302)  (1079 302)  LC_7 Logic Functioning bit
 (51 14)  (1087 302)  (1087 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (9 15)  (1045 303)  (1045 303)  routing T_20_18.sp4_v_b_10 <X> T_20_18.sp4_v_t_47
 (12 15)  (1048 303)  (1048 303)  routing T_20_18.sp4_h_r_11 <X> T_20_18.sp4_v_t_46
 (16 15)  (1052 303)  (1052 303)  routing T_20_18.sp4_v_t_17 <X> T_20_18.lc_trk_g3_4
 (17 15)  (1053 303)  (1053 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (1058 303)  (1058 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (1064 303)  (1064 303)  routing T_20_18.lc_trk_g2_1 <X> T_20_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 303)  (1065 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 303)  (1067 303)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (1073 303)  (1073 303)  LC_7 Logic Functioning bit
 (39 15)  (1075 303)  (1075 303)  LC_7 Logic Functioning bit
 (41 15)  (1077 303)  (1077 303)  LC_7 Logic Functioning bit
 (43 15)  (1079 303)  (1079 303)  LC_7 Logic Functioning bit


LogicTile_21_18

 (21 0)  (1111 288)  (1111 288)  routing T_21_18.lft_op_3 <X> T_21_18.lc_trk_g0_3
 (22 0)  (1112 288)  (1112 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1114 288)  (1114 288)  routing T_21_18.lft_op_3 <X> T_21_18.lc_trk_g0_3
 (27 0)  (1117 288)  (1117 288)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 288)  (1118 288)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 288)  (1119 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 288)  (1120 288)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 288)  (1121 288)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 288)  (1122 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 288)  (1123 288)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (46 0)  (1136 288)  (1136 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (1137 288)  (1137 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (1112 289)  (1112 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1113 289)  (1113 289)  routing T_21_18.sp4_v_b_18 <X> T_21_18.lc_trk_g0_2
 (24 1)  (1114 289)  (1114 289)  routing T_21_18.sp4_v_b_18 <X> T_21_18.lc_trk_g0_2
 (26 1)  (1116 289)  (1116 289)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 289)  (1117 289)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 289)  (1119 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 289)  (1121 289)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (40 1)  (1130 289)  (1130 289)  LC_0 Logic Functioning bit
 (42 1)  (1132 289)  (1132 289)  LC_0 Logic Functioning bit
 (46 1)  (1136 289)  (1136 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (1090 290)  (1090 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 290)  (1091 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 290)  (1092 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1093 290)  (1093 290)  routing T_21_18.sp12_v_t_23 <X> T_21_18.sp12_h_l_23
 (12 2)  (1102 290)  (1102 290)  routing T_21_18.sp4_v_t_45 <X> T_21_18.sp4_h_l_39
 (16 2)  (1106 290)  (1106 290)  routing T_21_18.sp12_h_l_18 <X> T_21_18.lc_trk_g0_5
 (17 2)  (1107 290)  (1107 290)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (29 2)  (1119 290)  (1119 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 290)  (1120 290)  routing T_21_18.lc_trk_g0_4 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 290)  (1121 290)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 290)  (1122 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 290)  (1123 290)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 290)  (1126 290)  LC_1 Logic Functioning bit
 (38 2)  (1128 290)  (1128 290)  LC_1 Logic Functioning bit
 (46 2)  (1136 290)  (1136 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (8 3)  (1098 291)  (1098 291)  routing T_21_18.sp4_h_l_36 <X> T_21_18.sp4_v_t_36
 (11 3)  (1101 291)  (1101 291)  routing T_21_18.sp4_v_t_45 <X> T_21_18.sp4_h_l_39
 (13 3)  (1103 291)  (1103 291)  routing T_21_18.sp4_v_t_45 <X> T_21_18.sp4_h_l_39
 (15 3)  (1105 291)  (1105 291)  routing T_21_18.sp4_v_t_9 <X> T_21_18.lc_trk_g0_4
 (16 3)  (1106 291)  (1106 291)  routing T_21_18.sp4_v_t_9 <X> T_21_18.lc_trk_g0_4
 (17 3)  (1107 291)  (1107 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (1108 291)  (1108 291)  routing T_21_18.sp12_h_l_18 <X> T_21_18.lc_trk_g0_5
 (22 3)  (1112 291)  (1112 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1114 291)  (1114 291)  routing T_21_18.top_op_6 <X> T_21_18.lc_trk_g0_6
 (25 3)  (1115 291)  (1115 291)  routing T_21_18.top_op_6 <X> T_21_18.lc_trk_g0_6
 (27 3)  (1117 291)  (1117 291)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 291)  (1118 291)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 291)  (1119 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (1126 291)  (1126 291)  LC_1 Logic Functioning bit
 (37 3)  (1127 291)  (1127 291)  LC_1 Logic Functioning bit
 (38 3)  (1128 291)  (1128 291)  LC_1 Logic Functioning bit
 (39 3)  (1129 291)  (1129 291)  LC_1 Logic Functioning bit
 (40 3)  (1130 291)  (1130 291)  LC_1 Logic Functioning bit
 (42 3)  (1132 291)  (1132 291)  LC_1 Logic Functioning bit
 (21 4)  (1111 292)  (1111 292)  routing T_21_18.sp4_h_r_11 <X> T_21_18.lc_trk_g1_3
 (22 4)  (1112 292)  (1112 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1113 292)  (1113 292)  routing T_21_18.sp4_h_r_11 <X> T_21_18.lc_trk_g1_3
 (24 4)  (1114 292)  (1114 292)  routing T_21_18.sp4_h_r_11 <X> T_21_18.lc_trk_g1_3
 (26 4)  (1116 292)  (1116 292)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (1119 292)  (1119 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 292)  (1120 292)  routing T_21_18.lc_trk_g0_5 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 292)  (1121 292)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 292)  (1122 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 292)  (1123 292)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 292)  (1124 292)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 292)  (1126 292)  LC_2 Logic Functioning bit
 (38 4)  (1128 292)  (1128 292)  LC_2 Logic Functioning bit
 (41 4)  (1131 292)  (1131 292)  LC_2 Logic Functioning bit
 (43 4)  (1133 292)  (1133 292)  LC_2 Logic Functioning bit
 (53 4)  (1143 292)  (1143 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (27 5)  (1117 293)  (1117 293)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 293)  (1118 293)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 293)  (1119 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 293)  (1121 293)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 293)  (1126 293)  LC_2 Logic Functioning bit
 (38 5)  (1128 293)  (1128 293)  LC_2 Logic Functioning bit
 (40 5)  (1130 293)  (1130 293)  LC_2 Logic Functioning bit
 (42 5)  (1132 293)  (1132 293)  LC_2 Logic Functioning bit
 (6 6)  (1096 294)  (1096 294)  routing T_21_18.sp4_v_b_0 <X> T_21_18.sp4_v_t_38
 (17 6)  (1107 294)  (1107 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (1112 294)  (1112 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1113 294)  (1113 294)  routing T_21_18.sp4_v_b_23 <X> T_21_18.lc_trk_g1_7
 (24 6)  (1114 294)  (1114 294)  routing T_21_18.sp4_v_b_23 <X> T_21_18.lc_trk_g1_7
 (25 6)  (1115 294)  (1115 294)  routing T_21_18.wire_logic_cluster/lc_6/out <X> T_21_18.lc_trk_g1_6
 (26 6)  (1116 294)  (1116 294)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 294)  (1117 294)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 294)  (1119 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 294)  (1120 294)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 294)  (1122 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 294)  (1123 294)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 294)  (1126 294)  LC_3 Logic Functioning bit
 (37 6)  (1127 294)  (1127 294)  LC_3 Logic Functioning bit
 (38 6)  (1128 294)  (1128 294)  LC_3 Logic Functioning bit
 (39 6)  (1129 294)  (1129 294)  LC_3 Logic Functioning bit
 (52 6)  (1142 294)  (1142 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (1095 295)  (1095 295)  routing T_21_18.sp4_v_b_0 <X> T_21_18.sp4_v_t_38
 (18 7)  (1108 295)  (1108 295)  routing T_21_18.sp4_r_v_b_29 <X> T_21_18.lc_trk_g1_5
 (22 7)  (1112 295)  (1112 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (1117 295)  (1117 295)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 295)  (1118 295)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 295)  (1119 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 295)  (1121 295)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 295)  (1126 295)  LC_3 Logic Functioning bit
 (38 7)  (1128 295)  (1128 295)  LC_3 Logic Functioning bit
 (15 8)  (1105 296)  (1105 296)  routing T_21_18.sp4_h_r_25 <X> T_21_18.lc_trk_g2_1
 (16 8)  (1106 296)  (1106 296)  routing T_21_18.sp4_h_r_25 <X> T_21_18.lc_trk_g2_1
 (17 8)  (1107 296)  (1107 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (1115 296)  (1115 296)  routing T_21_18.sp4_h_r_34 <X> T_21_18.lc_trk_g2_2
 (26 8)  (1116 296)  (1116 296)  routing T_21_18.lc_trk_g0_4 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (32 8)  (1122 296)  (1122 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (1127 296)  (1127 296)  LC_4 Logic Functioning bit
 (39 8)  (1129 296)  (1129 296)  LC_4 Logic Functioning bit
 (48 8)  (1138 296)  (1138 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (18 9)  (1108 297)  (1108 297)  routing T_21_18.sp4_h_r_25 <X> T_21_18.lc_trk_g2_1
 (22 9)  (1112 297)  (1112 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1113 297)  (1113 297)  routing T_21_18.sp4_h_r_34 <X> T_21_18.lc_trk_g2_2
 (24 9)  (1114 297)  (1114 297)  routing T_21_18.sp4_h_r_34 <X> T_21_18.lc_trk_g2_2
 (29 9)  (1119 297)  (1119 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 297)  (1121 297)  routing T_21_18.lc_trk_g0_3 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 297)  (1126 297)  LC_4 Logic Functioning bit
 (38 9)  (1128 297)  (1128 297)  LC_4 Logic Functioning bit
 (4 10)  (1094 298)  (1094 298)  routing T_21_18.sp4_h_r_0 <X> T_21_18.sp4_v_t_43
 (6 10)  (1096 298)  (1096 298)  routing T_21_18.sp4_h_r_0 <X> T_21_18.sp4_v_t_43
 (8 10)  (1098 298)  (1098 298)  routing T_21_18.sp4_v_t_36 <X> T_21_18.sp4_h_l_42
 (9 10)  (1099 298)  (1099 298)  routing T_21_18.sp4_v_t_36 <X> T_21_18.sp4_h_l_42
 (10 10)  (1100 298)  (1100 298)  routing T_21_18.sp4_v_t_36 <X> T_21_18.sp4_h_l_42
 (21 10)  (1111 298)  (1111 298)  routing T_21_18.sp12_v_b_7 <X> T_21_18.lc_trk_g2_7
 (22 10)  (1112 298)  (1112 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1114 298)  (1114 298)  routing T_21_18.sp12_v_b_7 <X> T_21_18.lc_trk_g2_7
 (26 10)  (1116 298)  (1116 298)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 298)  (1117 298)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 298)  (1119 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 298)  (1120 298)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 298)  (1121 298)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 298)  (1122 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 298)  (1127 298)  LC_5 Logic Functioning bit
 (38 10)  (1128 298)  (1128 298)  LC_5 Logic Functioning bit
 (39 10)  (1129 298)  (1129 298)  LC_5 Logic Functioning bit
 (41 10)  (1131 298)  (1131 298)  LC_5 Logic Functioning bit
 (42 10)  (1132 298)  (1132 298)  LC_5 Logic Functioning bit
 (43 10)  (1133 298)  (1133 298)  LC_5 Logic Functioning bit
 (51 10)  (1141 298)  (1141 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (1095 299)  (1095 299)  routing T_21_18.sp4_h_r_0 <X> T_21_18.sp4_v_t_43
 (9 11)  (1099 299)  (1099 299)  routing T_21_18.sp4_v_b_7 <X> T_21_18.sp4_v_t_42
 (14 11)  (1104 299)  (1104 299)  routing T_21_18.sp4_h_l_17 <X> T_21_18.lc_trk_g2_4
 (15 11)  (1105 299)  (1105 299)  routing T_21_18.sp4_h_l_17 <X> T_21_18.lc_trk_g2_4
 (16 11)  (1106 299)  (1106 299)  routing T_21_18.sp4_h_l_17 <X> T_21_18.lc_trk_g2_4
 (17 11)  (1107 299)  (1107 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (1111 299)  (1111 299)  routing T_21_18.sp12_v_b_7 <X> T_21_18.lc_trk_g2_7
 (26 11)  (1116 299)  (1116 299)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 299)  (1117 299)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 299)  (1119 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 299)  (1120 299)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 299)  (1121 299)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 299)  (1122 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (1123 299)  (1123 299)  routing T_21_18.lc_trk_g2_1 <X> T_21_18.input_2_5
 (36 11)  (1126 299)  (1126 299)  LC_5 Logic Functioning bit
 (37 11)  (1127 299)  (1127 299)  LC_5 Logic Functioning bit
 (39 11)  (1129 299)  (1129 299)  LC_5 Logic Functioning bit
 (40 11)  (1130 299)  (1130 299)  LC_5 Logic Functioning bit
 (41 11)  (1131 299)  (1131 299)  LC_5 Logic Functioning bit
 (43 11)  (1133 299)  (1133 299)  LC_5 Logic Functioning bit
 (2 12)  (1092 300)  (1092 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (1104 300)  (1104 300)  routing T_21_18.sp4_h_r_40 <X> T_21_18.lc_trk_g3_0
 (25 12)  (1115 300)  (1115 300)  routing T_21_18.sp4_h_r_34 <X> T_21_18.lc_trk_g3_2
 (26 12)  (1116 300)  (1116 300)  routing T_21_18.lc_trk_g0_4 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 300)  (1117 300)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 300)  (1119 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 300)  (1120 300)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 300)  (1122 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 300)  (1123 300)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 300)  (1124 300)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 300)  (1127 300)  LC_6 Logic Functioning bit
 (41 12)  (1131 300)  (1131 300)  LC_6 Logic Functioning bit
 (43 12)  (1133 300)  (1133 300)  LC_6 Logic Functioning bit
 (45 12)  (1135 300)  (1135 300)  LC_6 Logic Functioning bit
 (11 13)  (1101 301)  (1101 301)  routing T_21_18.sp4_h_l_46 <X> T_21_18.sp4_h_r_11
 (14 13)  (1104 301)  (1104 301)  routing T_21_18.sp4_h_r_40 <X> T_21_18.lc_trk_g3_0
 (15 13)  (1105 301)  (1105 301)  routing T_21_18.sp4_h_r_40 <X> T_21_18.lc_trk_g3_0
 (16 13)  (1106 301)  (1106 301)  routing T_21_18.sp4_h_r_40 <X> T_21_18.lc_trk_g3_0
 (17 13)  (1107 301)  (1107 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (1112 301)  (1112 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1113 301)  (1113 301)  routing T_21_18.sp4_h_r_34 <X> T_21_18.lc_trk_g3_2
 (24 13)  (1114 301)  (1114 301)  routing T_21_18.sp4_h_r_34 <X> T_21_18.lc_trk_g3_2
 (29 13)  (1119 301)  (1119 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 301)  (1120 301)  routing T_21_18.lc_trk_g1_6 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 301)  (1121 301)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 301)  (1122 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (1125 301)  (1125 301)  routing T_21_18.lc_trk_g0_2 <X> T_21_18.input_2_6
 (36 13)  (1126 301)  (1126 301)  LC_6 Logic Functioning bit
 (41 13)  (1131 301)  (1131 301)  LC_6 Logic Functioning bit
 (43 13)  (1133 301)  (1133 301)  LC_6 Logic Functioning bit
 (15 14)  (1105 302)  (1105 302)  routing T_21_18.sp4_h_r_45 <X> T_21_18.lc_trk_g3_5
 (16 14)  (1106 302)  (1106 302)  routing T_21_18.sp4_h_r_45 <X> T_21_18.lc_trk_g3_5
 (17 14)  (1107 302)  (1107 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1108 302)  (1108 302)  routing T_21_18.sp4_h_r_45 <X> T_21_18.lc_trk_g3_5
 (4 15)  (1094 303)  (1094 303)  routing T_21_18.sp4_v_b_4 <X> T_21_18.sp4_h_l_44
 (15 15)  (1105 303)  (1105 303)  routing T_21_18.sp4_v_t_33 <X> T_21_18.lc_trk_g3_4
 (16 15)  (1106 303)  (1106 303)  routing T_21_18.sp4_v_t_33 <X> T_21_18.lc_trk_g3_4
 (17 15)  (1107 303)  (1107 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (1108 303)  (1108 303)  routing T_21_18.sp4_h_r_45 <X> T_21_18.lc_trk_g3_5
 (22 15)  (1112 303)  (1112 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1113 303)  (1113 303)  routing T_21_18.sp4_v_b_46 <X> T_21_18.lc_trk_g3_6
 (24 15)  (1114 303)  (1114 303)  routing T_21_18.sp4_v_b_46 <X> T_21_18.lc_trk_g3_6


LogicTile_22_18

 (0 0)  (1144 288)  (1144 288)  Negative Clock bit

 (27 0)  (1171 288)  (1171 288)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 288)  (1172 288)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 288)  (1173 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (1179 288)  (1179 288)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.input_2_0
 (36 0)  (1180 288)  (1180 288)  LC_0 Logic Functioning bit
 (39 0)  (1183 288)  (1183 288)  LC_0 Logic Functioning bit
 (41 0)  (1185 288)  (1185 288)  LC_0 Logic Functioning bit
 (42 0)  (1186 288)  (1186 288)  LC_0 Logic Functioning bit
 (44 0)  (1188 288)  (1188 288)  LC_0 Logic Functioning bit
 (45 0)  (1189 288)  (1189 288)  LC_0 Logic Functioning bit
 (32 1)  (1176 289)  (1176 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1177 289)  (1177 289)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.input_2_0
 (36 1)  (1180 289)  (1180 289)  LC_0 Logic Functioning bit
 (39 1)  (1183 289)  (1183 289)  LC_0 Logic Functioning bit
 (41 1)  (1185 289)  (1185 289)  LC_0 Logic Functioning bit
 (42 1)  (1186 289)  (1186 289)  LC_0 Logic Functioning bit
 (48 1)  (1192 289)  (1192 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1144 290)  (1144 290)  routing T_22_18.glb_netwk_6 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 290)  (1145 290)  routing T_22_18.glb_netwk_6 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 290)  (1146 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1171 290)  (1171 290)  routing T_22_18.lc_trk_g3_1 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 290)  (1172 290)  routing T_22_18.lc_trk_g3_1 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 290)  (1173 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 290)  (1176 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 290)  (1180 290)  LC_1 Logic Functioning bit
 (39 2)  (1183 290)  (1183 290)  LC_1 Logic Functioning bit
 (41 2)  (1185 290)  (1185 290)  LC_1 Logic Functioning bit
 (42 2)  (1186 290)  (1186 290)  LC_1 Logic Functioning bit
 (44 2)  (1188 290)  (1188 290)  LC_1 Logic Functioning bit
 (45 2)  (1189 290)  (1189 290)  LC_1 Logic Functioning bit
 (47 2)  (1191 290)  (1191 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (36 3)  (1180 291)  (1180 291)  LC_1 Logic Functioning bit
 (39 3)  (1183 291)  (1183 291)  LC_1 Logic Functioning bit
 (41 3)  (1185 291)  (1185 291)  LC_1 Logic Functioning bit
 (42 3)  (1186 291)  (1186 291)  LC_1 Logic Functioning bit
 (51 3)  (1195 291)  (1195 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (1144 292)  (1144 292)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 292)  (1145 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1165 292)  (1165 292)  routing T_22_18.wire_logic_cluster/lc_3/out <X> T_22_18.lc_trk_g1_3
 (22 4)  (1166 292)  (1166 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1169 292)  (1169 292)  routing T_22_18.wire_logic_cluster/lc_2/out <X> T_22_18.lc_trk_g1_2
 (27 4)  (1171 292)  (1171 292)  routing T_22_18.lc_trk_g1_2 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 292)  (1173 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 292)  (1176 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 292)  (1180 292)  LC_2 Logic Functioning bit
 (39 4)  (1183 292)  (1183 292)  LC_2 Logic Functioning bit
 (41 4)  (1185 292)  (1185 292)  LC_2 Logic Functioning bit
 (42 4)  (1186 292)  (1186 292)  LC_2 Logic Functioning bit
 (44 4)  (1188 292)  (1188 292)  LC_2 Logic Functioning bit
 (45 4)  (1189 292)  (1189 292)  LC_2 Logic Functioning bit
 (1 5)  (1145 293)  (1145 293)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_7/cen
 (8 5)  (1152 293)  (1152 293)  routing T_22_18.sp4_h_l_47 <X> T_22_18.sp4_v_b_4
 (9 5)  (1153 293)  (1153 293)  routing T_22_18.sp4_h_l_47 <X> T_22_18.sp4_v_b_4
 (10 5)  (1154 293)  (1154 293)  routing T_22_18.sp4_h_l_47 <X> T_22_18.sp4_v_b_4
 (22 5)  (1166 293)  (1166 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1174 293)  (1174 293)  routing T_22_18.lc_trk_g1_2 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (1180 293)  (1180 293)  LC_2 Logic Functioning bit
 (39 5)  (1183 293)  (1183 293)  LC_2 Logic Functioning bit
 (41 5)  (1185 293)  (1185 293)  LC_2 Logic Functioning bit
 (42 5)  (1186 293)  (1186 293)  LC_2 Logic Functioning bit
 (48 5)  (1192 293)  (1192 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (1161 294)  (1161 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1162 294)  (1162 294)  routing T_22_18.wire_logic_cluster/lc_5/out <X> T_22_18.lc_trk_g1_5
 (25 6)  (1169 294)  (1169 294)  routing T_22_18.wire_logic_cluster/lc_6/out <X> T_22_18.lc_trk_g1_6
 (27 6)  (1171 294)  (1171 294)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 294)  (1173 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 294)  (1176 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 294)  (1180 294)  LC_3 Logic Functioning bit
 (39 6)  (1183 294)  (1183 294)  LC_3 Logic Functioning bit
 (41 6)  (1185 294)  (1185 294)  LC_3 Logic Functioning bit
 (42 6)  (1186 294)  (1186 294)  LC_3 Logic Functioning bit
 (44 6)  (1188 294)  (1188 294)  LC_3 Logic Functioning bit
 (45 6)  (1189 294)  (1189 294)  LC_3 Logic Functioning bit
 (22 7)  (1166 295)  (1166 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1174 295)  (1174 295)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (1180 295)  (1180 295)  LC_3 Logic Functioning bit
 (39 7)  (1183 295)  (1183 295)  LC_3 Logic Functioning bit
 (41 7)  (1185 295)  (1185 295)  LC_3 Logic Functioning bit
 (42 7)  (1186 295)  (1186 295)  LC_3 Logic Functioning bit
 (47 7)  (1191 295)  (1191 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (1195 295)  (1195 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (1171 296)  (1171 296)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 296)  (1172 296)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 296)  (1173 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 296)  (1174 296)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 296)  (1176 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 296)  (1180 296)  LC_4 Logic Functioning bit
 (39 8)  (1183 296)  (1183 296)  LC_4 Logic Functioning bit
 (41 8)  (1185 296)  (1185 296)  LC_4 Logic Functioning bit
 (42 8)  (1186 296)  (1186 296)  LC_4 Logic Functioning bit
 (44 8)  (1188 296)  (1188 296)  LC_4 Logic Functioning bit
 (45 8)  (1189 296)  (1189 296)  LC_4 Logic Functioning bit
 (22 9)  (1166 297)  (1166 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1167 297)  (1167 297)  routing T_22_18.sp4_h_l_15 <X> T_22_18.lc_trk_g2_2
 (24 9)  (1168 297)  (1168 297)  routing T_22_18.sp4_h_l_15 <X> T_22_18.lc_trk_g2_2
 (25 9)  (1169 297)  (1169 297)  routing T_22_18.sp4_h_l_15 <X> T_22_18.lc_trk_g2_2
 (36 9)  (1180 297)  (1180 297)  LC_4 Logic Functioning bit
 (39 9)  (1183 297)  (1183 297)  LC_4 Logic Functioning bit
 (41 9)  (1185 297)  (1185 297)  LC_4 Logic Functioning bit
 (42 9)  (1186 297)  (1186 297)  LC_4 Logic Functioning bit
 (51 9)  (1195 297)  (1195 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (3 10)  (1147 298)  (1147 298)  routing T_22_18.sp12_h_r_1 <X> T_22_18.sp12_h_l_22
 (11 10)  (1155 298)  (1155 298)  routing T_22_18.sp4_h_r_2 <X> T_22_18.sp4_v_t_45
 (12 10)  (1156 298)  (1156 298)  routing T_22_18.sp4_v_t_39 <X> T_22_18.sp4_h_l_45
 (13 10)  (1157 298)  (1157 298)  routing T_22_18.sp4_h_r_2 <X> T_22_18.sp4_v_t_45
 (27 10)  (1171 298)  (1171 298)  routing T_22_18.lc_trk_g1_5 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 298)  (1173 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 298)  (1174 298)  routing T_22_18.lc_trk_g1_5 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 298)  (1176 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 298)  (1180 298)  LC_5 Logic Functioning bit
 (39 10)  (1183 298)  (1183 298)  LC_5 Logic Functioning bit
 (41 10)  (1185 298)  (1185 298)  LC_5 Logic Functioning bit
 (42 10)  (1186 298)  (1186 298)  LC_5 Logic Functioning bit
 (44 10)  (1188 298)  (1188 298)  LC_5 Logic Functioning bit
 (45 10)  (1189 298)  (1189 298)  LC_5 Logic Functioning bit
 (3 11)  (1147 299)  (1147 299)  routing T_22_18.sp12_h_r_1 <X> T_22_18.sp12_h_l_22
 (11 11)  (1155 299)  (1155 299)  routing T_22_18.sp4_v_t_39 <X> T_22_18.sp4_h_l_45
 (12 11)  (1156 299)  (1156 299)  routing T_22_18.sp4_h_r_2 <X> T_22_18.sp4_v_t_45
 (13 11)  (1157 299)  (1157 299)  routing T_22_18.sp4_v_t_39 <X> T_22_18.sp4_h_l_45
 (14 11)  (1158 299)  (1158 299)  routing T_22_18.sp4_h_l_17 <X> T_22_18.lc_trk_g2_4
 (15 11)  (1159 299)  (1159 299)  routing T_22_18.sp4_h_l_17 <X> T_22_18.lc_trk_g2_4
 (16 11)  (1160 299)  (1160 299)  routing T_22_18.sp4_h_l_17 <X> T_22_18.lc_trk_g2_4
 (17 11)  (1161 299)  (1161 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (36 11)  (1180 299)  (1180 299)  LC_5 Logic Functioning bit
 (39 11)  (1183 299)  (1183 299)  LC_5 Logic Functioning bit
 (41 11)  (1185 299)  (1185 299)  LC_5 Logic Functioning bit
 (42 11)  (1186 299)  (1186 299)  LC_5 Logic Functioning bit
 (51 11)  (1195 299)  (1195 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (1158 300)  (1158 300)  routing T_22_18.wire_logic_cluster/lc_0/out <X> T_22_18.lc_trk_g3_0
 (17 12)  (1161 300)  (1161 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1162 300)  (1162 300)  routing T_22_18.wire_logic_cluster/lc_1/out <X> T_22_18.lc_trk_g3_1
 (27 12)  (1171 300)  (1171 300)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 300)  (1173 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 300)  (1174 300)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 300)  (1176 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 300)  (1180 300)  LC_6 Logic Functioning bit
 (39 12)  (1183 300)  (1183 300)  LC_6 Logic Functioning bit
 (41 12)  (1185 300)  (1185 300)  LC_6 Logic Functioning bit
 (42 12)  (1186 300)  (1186 300)  LC_6 Logic Functioning bit
 (44 12)  (1188 300)  (1188 300)  LC_6 Logic Functioning bit
 (45 12)  (1189 300)  (1189 300)  LC_6 Logic Functioning bit
 (17 13)  (1161 301)  (1161 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1174 301)  (1174 301)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (1180 301)  (1180 301)  LC_6 Logic Functioning bit
 (39 13)  (1183 301)  (1183 301)  LC_6 Logic Functioning bit
 (41 13)  (1185 301)  (1185 301)  LC_6 Logic Functioning bit
 (42 13)  (1186 301)  (1186 301)  LC_6 Logic Functioning bit
 (48 13)  (1192 301)  (1192 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (1195 301)  (1195 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (1144 302)  (1144 302)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 302)  (1145 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (1158 302)  (1158 302)  routing T_22_18.wire_logic_cluster/lc_4/out <X> T_22_18.lc_trk_g3_4
 (15 14)  (1159 302)  (1159 302)  routing T_22_18.sp4_h_r_45 <X> T_22_18.lc_trk_g3_5
 (16 14)  (1160 302)  (1160 302)  routing T_22_18.sp4_h_r_45 <X> T_22_18.lc_trk_g3_5
 (17 14)  (1161 302)  (1161 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1162 302)  (1162 302)  routing T_22_18.sp4_h_r_45 <X> T_22_18.lc_trk_g3_5
 (21 14)  (1165 302)  (1165 302)  routing T_22_18.wire_logic_cluster/lc_7/out <X> T_22_18.lc_trk_g3_7
 (22 14)  (1166 302)  (1166 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1171 302)  (1171 302)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 302)  (1172 302)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 302)  (1173 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 302)  (1174 302)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 302)  (1176 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 302)  (1180 302)  LC_7 Logic Functioning bit
 (39 14)  (1183 302)  (1183 302)  LC_7 Logic Functioning bit
 (41 14)  (1185 302)  (1185 302)  LC_7 Logic Functioning bit
 (42 14)  (1186 302)  (1186 302)  LC_7 Logic Functioning bit
 (44 14)  (1188 302)  (1188 302)  LC_7 Logic Functioning bit
 (45 14)  (1189 302)  (1189 302)  LC_7 Logic Functioning bit
 (0 15)  (1144 303)  (1144 303)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 303)  (1145 303)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_7/s_r
 (8 15)  (1152 303)  (1152 303)  routing T_22_18.sp4_v_b_7 <X> T_22_18.sp4_v_t_47
 (10 15)  (1154 303)  (1154 303)  routing T_22_18.sp4_v_b_7 <X> T_22_18.sp4_v_t_47
 (17 15)  (1161 303)  (1161 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1162 303)  (1162 303)  routing T_22_18.sp4_h_r_45 <X> T_22_18.lc_trk_g3_5
 (30 15)  (1174 303)  (1174 303)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (1180 303)  (1180 303)  LC_7 Logic Functioning bit
 (39 15)  (1183 303)  (1183 303)  LC_7 Logic Functioning bit
 (41 15)  (1185 303)  (1185 303)  LC_7 Logic Functioning bit
 (42 15)  (1186 303)  (1186 303)  LC_7 Logic Functioning bit
 (47 15)  (1191 303)  (1191 303)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (48 15)  (1192 303)  (1192 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_23_18

 (9 2)  (1207 290)  (1207 290)  routing T_23_18.sp4_v_b_1 <X> T_23_18.sp4_h_l_36
 (12 2)  (1210 290)  (1210 290)  routing T_23_18.sp4_h_r_11 <X> T_23_18.sp4_h_l_39
 (4 3)  (1202 291)  (1202 291)  routing T_23_18.sp4_h_r_4 <X> T_23_18.sp4_h_l_37
 (6 3)  (1204 291)  (1204 291)  routing T_23_18.sp4_h_r_4 <X> T_23_18.sp4_h_l_37
 (13 3)  (1211 291)  (1211 291)  routing T_23_18.sp4_h_r_11 <X> T_23_18.sp4_h_l_39
 (8 4)  (1206 292)  (1206 292)  routing T_23_18.sp4_v_b_10 <X> T_23_18.sp4_h_r_4
 (9 4)  (1207 292)  (1207 292)  routing T_23_18.sp4_v_b_10 <X> T_23_18.sp4_h_r_4
 (10 4)  (1208 292)  (1208 292)  routing T_23_18.sp4_v_b_10 <X> T_23_18.sp4_h_r_4
 (22 5)  (1220 293)  (1220 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (3 10)  (1201 298)  (1201 298)  routing T_23_18.sp12_v_t_22 <X> T_23_18.sp12_h_l_22
 (5 10)  (1203 298)  (1203 298)  routing T_23_18.sp4_v_t_37 <X> T_23_18.sp4_h_l_43
 (27 10)  (1225 298)  (1225 298)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 298)  (1226 298)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 298)  (1227 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 298)  (1228 298)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 298)  (1229 298)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 298)  (1230 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 298)  (1231 298)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (47 10)  (1245 298)  (1245 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (4 11)  (1202 299)  (1202 299)  routing T_23_18.sp4_v_t_37 <X> T_23_18.sp4_h_l_43
 (6 11)  (1204 299)  (1204 299)  routing T_23_18.sp4_v_t_37 <X> T_23_18.sp4_h_l_43
 (14 11)  (1212 299)  (1212 299)  routing T_23_18.sp4_r_v_b_36 <X> T_23_18.lc_trk_g2_4
 (17 11)  (1215 299)  (1215 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (1224 299)  (1224 299)  routing T_23_18.lc_trk_g1_2 <X> T_23_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (1225 299)  (1225 299)  routing T_23_18.lc_trk_g1_2 <X> T_23_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 299)  (1227 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (41 11)  (1239 299)  (1239 299)  LC_5 Logic Functioning bit
 (43 11)  (1241 299)  (1241 299)  LC_5 Logic Functioning bit
 (12 12)  (1210 300)  (1210 300)  routing T_23_18.sp4_v_b_11 <X> T_23_18.sp4_h_r_11
 (11 13)  (1209 301)  (1209 301)  routing T_23_18.sp4_v_b_11 <X> T_23_18.sp4_h_r_11
 (17 14)  (1215 302)  (1215 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (19 14)  (1217 302)  (1217 302)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_24_18

 (8 1)  (1260 289)  (1260 289)  routing T_24_18.sp4_h_l_42 <X> T_24_18.sp4_v_b_1
 (9 1)  (1261 289)  (1261 289)  routing T_24_18.sp4_h_l_42 <X> T_24_18.sp4_v_b_1
 (10 1)  (1262 289)  (1262 289)  routing T_24_18.sp4_h_l_42 <X> T_24_18.sp4_v_b_1
 (13 2)  (1265 290)  (1265 290)  routing T_24_18.sp4_v_b_2 <X> T_24_18.sp4_v_t_39
 (25 4)  (1277 292)  (1277 292)  routing T_24_18.sp4_v_b_10 <X> T_24_18.lc_trk_g1_2
 (27 4)  (1279 292)  (1279 292)  routing T_24_18.lc_trk_g1_2 <X> T_24_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 292)  (1281 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 292)  (1284 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 292)  (1285 292)  routing T_24_18.lc_trk_g2_3 <X> T_24_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (1289 292)  (1289 292)  LC_2 Logic Functioning bit
 (39 4)  (1291 292)  (1291 292)  LC_2 Logic Functioning bit
 (48 4)  (1300 292)  (1300 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (1274 293)  (1274 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1275 293)  (1275 293)  routing T_24_18.sp4_v_b_10 <X> T_24_18.lc_trk_g1_2
 (25 5)  (1277 293)  (1277 293)  routing T_24_18.sp4_v_b_10 <X> T_24_18.lc_trk_g1_2
 (30 5)  (1282 293)  (1282 293)  routing T_24_18.lc_trk_g1_2 <X> T_24_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1283 293)  (1283 293)  routing T_24_18.lc_trk_g2_3 <X> T_24_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (1289 293)  (1289 293)  LC_2 Logic Functioning bit
 (39 5)  (1291 293)  (1291 293)  LC_2 Logic Functioning bit
 (21 8)  (1273 296)  (1273 296)  routing T_24_18.bnl_op_3 <X> T_24_18.lc_trk_g2_3
 (22 8)  (1274 296)  (1274 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (21 9)  (1273 297)  (1273 297)  routing T_24_18.bnl_op_3 <X> T_24_18.lc_trk_g2_3


RAM_Tile_25_18

 (0 0)  (1306 288)  (1306 288)  Negative Clock bit

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (28 4)  (1334 292)  (1334 292)  routing T_25_18.lc_trk_g2_3 <X> T_25_18.wire_bram/ram/WDATA_5
 (29 4)  (1335 292)  (1335 292)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_3 wire_bram/ram/WDATA_5
 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (30 5)  (1336 293)  (1336 293)  routing T_25_18.lc_trk_g2_3 <X> T_25_18.wire_bram/ram/WDATA_5
 (39 5)  (1345 293)  (1345 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_5 sp4_v_b_20
 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (21 8)  (1327 296)  (1327 296)  routing T_25_18.sp4_v_t_22 <X> T_25_18.lc_trk_g2_3
 (22 8)  (1328 296)  (1328 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1329 296)  (1329 296)  routing T_25_18.sp4_v_t_22 <X> T_25_18.lc_trk_g2_3
 (21 9)  (1327 297)  (1327 297)  routing T_25_18.sp4_v_t_22 <X> T_25_18.lc_trk_g2_3
 (14 10)  (1320 298)  (1320 298)  routing T_25_18.sp4_v_b_28 <X> T_25_18.lc_trk_g2_4
 (16 11)  (1322 299)  (1322 299)  routing T_25_18.sp4_v_b_28 <X> T_25_18.lc_trk_g2_4
 (17 11)  (1323 299)  (1323 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (27 12)  (1333 300)  (1333 300)  routing T_25_18.lc_trk_g3_0 <X> T_25_18.wire_bram/ram/WDATA_1
 (28 12)  (1334 300)  (1334 300)  routing T_25_18.lc_trk_g3_0 <X> T_25_18.wire_bram/ram/WDATA_1
 (29 12)  (1335 300)  (1335 300)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_1
 (41 12)  (1347 300)  (1347 300)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_45
 (14 13)  (1320 301)  (1320 301)  routing T_25_18.sp4_r_v_b_40 <X> T_25_18.lc_trk_g3_0
 (17 13)  (1323 301)  (1323 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (1306 302)  (1306 302)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.wire_bram/ram/WE
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.wire_bram/ram/WE


IO_Tile_0_17

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_3_17

 (3 14)  (129 286)  (129 286)  routing T_3_17.sp12_h_r_1 <X> T_3_17.sp12_v_t_22
 (3 15)  (129 287)  (129 287)  routing T_3_17.sp12_h_r_1 <X> T_3_17.sp12_v_t_22


RAM_Tile_8_17

 (7 1)  (403 273)  (403 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 274)  (396 274)  routing T_8_17.glb_netwk_6 <X> T_8_17.wire_bram/ram/RCLK
 (1 2)  (397 274)  (397 274)  routing T_8_17.glb_netwk_6 <X> T_8_17.wire_bram/ram/RCLK
 (2 2)  (398 274)  (398 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (410 274)  (410 274)  routing T_8_17.sp4_v_b_4 <X> T_8_17.lc_trk_g0_4
 (16 3)  (412 275)  (412 275)  routing T_8_17.sp4_v_b_4 <X> T_8_17.lc_trk_g0_4
 (17 3)  (413 275)  (413 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (10 4)  (406 276)  (406 276)  routing T_8_17.sp4_v_t_46 <X> T_8_17.sp4_h_r_4
 (27 4)  (423 276)  (423 276)  routing T_8_17.lc_trk_g3_6 <X> T_8_17.wire_bram/ram/WDATA_13
 (28 4)  (424 276)  (424 276)  routing T_8_17.lc_trk_g3_6 <X> T_8_17.wire_bram/ram/WDATA_13
 (29 4)  (425 276)  (425 276)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_6 wire_bram/ram/WDATA_13
 (30 4)  (426 276)  (426 276)  routing T_8_17.lc_trk_g3_6 <X> T_8_17.wire_bram/ram/WDATA_13
 (30 5)  (426 277)  (426 277)  routing T_8_17.lc_trk_g3_6 <X> T_8_17.wire_bram/ram/WDATA_13
 (39 5)  (435 277)  (435 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_13 sp4_v_b_20
 (4 6)  (400 278)  (400 278)  routing T_8_17.sp4_h_r_9 <X> T_8_17.sp4_v_t_38
 (6 6)  (402 278)  (402 278)  routing T_8_17.sp4_h_r_9 <X> T_8_17.sp4_v_t_38
 (25 6)  (421 278)  (421 278)  routing T_8_17.sp4_h_l_3 <X> T_8_17.lc_trk_g1_6
 (5 7)  (401 279)  (401 279)  routing T_8_17.sp4_h_r_9 <X> T_8_17.sp4_v_t_38
 (9 7)  (405 279)  (405 279)  routing T_8_17.sp4_v_b_4 <X> T_8_17.sp4_v_t_41
 (22 7)  (418 279)  (418 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_3 lc_trk_g1_6
 (23 7)  (419 279)  (419 279)  routing T_8_17.sp4_h_l_3 <X> T_8_17.lc_trk_g1_6
 (24 7)  (420 279)  (420 279)  routing T_8_17.sp4_h_l_3 <X> T_8_17.lc_trk_g1_6
 (5 8)  (401 280)  (401 280)  routing T_8_17.sp4_v_b_0 <X> T_8_17.sp4_h_r_6
 (4 9)  (400 281)  (400 281)  routing T_8_17.sp4_v_b_0 <X> T_8_17.sp4_h_r_6
 (6 9)  (402 281)  (402 281)  routing T_8_17.sp4_v_b_0 <X> T_8_17.sp4_h_r_6
 (27 12)  (423 284)  (423 284)  routing T_8_17.lc_trk_g1_6 <X> T_8_17.wire_bram/ram/WDATA_9
 (29 12)  (425 284)  (425 284)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_6 wire_bram/ram/WDATA_9
 (30 12)  (426 284)  (426 284)  routing T_8_17.lc_trk_g1_6 <X> T_8_17.wire_bram/ram/WDATA_9
 (13 13)  (409 285)  (409 285)  routing T_8_17.sp4_v_t_43 <X> T_8_17.sp4_h_r_11
 (30 13)  (426 285)  (426 285)  routing T_8_17.lc_trk_g1_6 <X> T_8_17.wire_bram/ram/WDATA_9
 (36 13)  (432 285)  (432 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_9 sp4_h_l_1
 (1 14)  (397 286)  (397 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 287)  (397 287)  routing T_8_17.lc_trk_g0_4 <X> T_8_17.wire_bram/ram/RE
 (22 15)  (418 287)  (418 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (421 287)  (421 287)  routing T_8_17.sp4_r_v_b_46 <X> T_8_17.lc_trk_g3_6


LogicTile_9_17

 (9 0)  (447 272)  (447 272)  routing T_9_17.sp4_v_t_36 <X> T_9_17.sp4_h_r_1
 (12 0)  (450 272)  (450 272)  routing T_9_17.sp4_v_b_8 <X> T_9_17.sp4_h_r_2
 (14 0)  (452 272)  (452 272)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g0_0
 (15 0)  (453 272)  (453 272)  routing T_9_17.sp4_v_b_17 <X> T_9_17.lc_trk_g0_1
 (16 0)  (454 272)  (454 272)  routing T_9_17.sp4_v_b_17 <X> T_9_17.lc_trk_g0_1
 (17 0)  (455 272)  (455 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (460 272)  (460 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (463 272)  (463 272)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (27 0)  (465 272)  (465 272)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 272)  (466 272)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 272)  (467 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 272)  (470 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (474 272)  (474 272)  LC_0 Logic Functioning bit
 (38 0)  (476 272)  (476 272)  LC_0 Logic Functioning bit
 (41 0)  (479 272)  (479 272)  LC_0 Logic Functioning bit
 (43 0)  (481 272)  (481 272)  LC_0 Logic Functioning bit
 (11 1)  (449 273)  (449 273)  routing T_9_17.sp4_v_b_8 <X> T_9_17.sp4_h_r_2
 (13 1)  (451 273)  (451 273)  routing T_9_17.sp4_v_b_8 <X> T_9_17.sp4_h_r_2
 (14 1)  (452 273)  (452 273)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g0_0
 (15 1)  (453 273)  (453 273)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g0_0
 (16 1)  (454 273)  (454 273)  routing T_9_17.sp4_h_l_5 <X> T_9_17.lc_trk_g0_0
 (17 1)  (455 273)  (455 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (459 273)  (459 273)  routing T_9_17.sp4_r_v_b_32 <X> T_9_17.lc_trk_g0_3
 (22 1)  (460 273)  (460 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (461 273)  (461 273)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (24 1)  (462 273)  (462 273)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (25 1)  (463 273)  (463 273)  routing T_9_17.sp4_h_l_7 <X> T_9_17.lc_trk_g0_2
 (26 1)  (464 273)  (464 273)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 273)  (465 273)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 273)  (466 273)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 273)  (467 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 273)  (468 273)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 273)  (469 273)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (475 273)  (475 273)  LC_0 Logic Functioning bit
 (39 1)  (477 273)  (477 273)  LC_0 Logic Functioning bit
 (41 1)  (479 273)  (479 273)  LC_0 Logic Functioning bit
 (43 1)  (481 273)  (481 273)  LC_0 Logic Functioning bit
 (0 2)  (438 274)  (438 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (1 2)  (439 274)  (439 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (453 274)  (453 274)  routing T_9_17.sp4_h_r_13 <X> T_9_17.lc_trk_g0_5
 (16 2)  (454 274)  (454 274)  routing T_9_17.sp4_h_r_13 <X> T_9_17.lc_trk_g0_5
 (17 2)  (455 274)  (455 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (456 274)  (456 274)  routing T_9_17.sp4_h_r_13 <X> T_9_17.lc_trk_g0_5
 (22 2)  (460 274)  (460 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (461 274)  (461 274)  routing T_9_17.sp4_v_b_23 <X> T_9_17.lc_trk_g0_7
 (24 2)  (462 274)  (462 274)  routing T_9_17.sp4_v_b_23 <X> T_9_17.lc_trk_g0_7
 (25 2)  (463 274)  (463 274)  routing T_9_17.sp4_h_l_11 <X> T_9_17.lc_trk_g0_6
 (29 2)  (467 274)  (467 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 274)  (469 274)  routing T_9_17.lc_trk_g0_4 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 274)  (474 274)  LC_1 Logic Functioning bit
 (37 2)  (475 274)  (475 274)  LC_1 Logic Functioning bit
 (38 2)  (476 274)  (476 274)  LC_1 Logic Functioning bit
 (41 2)  (479 274)  (479 274)  LC_1 Logic Functioning bit
 (43 2)  (481 274)  (481 274)  LC_1 Logic Functioning bit
 (47 2)  (485 274)  (485 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (488 274)  (488 274)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (452 275)  (452 275)  routing T_9_17.sp4_h_r_4 <X> T_9_17.lc_trk_g0_4
 (15 3)  (453 275)  (453 275)  routing T_9_17.sp4_h_r_4 <X> T_9_17.lc_trk_g0_4
 (16 3)  (454 275)  (454 275)  routing T_9_17.sp4_h_r_4 <X> T_9_17.lc_trk_g0_4
 (17 3)  (455 275)  (455 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (460 275)  (460 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (461 275)  (461 275)  routing T_9_17.sp4_h_l_11 <X> T_9_17.lc_trk_g0_6
 (24 3)  (462 275)  (462 275)  routing T_9_17.sp4_h_l_11 <X> T_9_17.lc_trk_g0_6
 (25 3)  (463 275)  (463 275)  routing T_9_17.sp4_h_l_11 <X> T_9_17.lc_trk_g0_6
 (29 3)  (467 275)  (467 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 275)  (468 275)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (37 3)  (475 275)  (475 275)  LC_1 Logic Functioning bit
 (41 3)  (479 275)  (479 275)  LC_1 Logic Functioning bit
 (43 3)  (481 275)  (481 275)  LC_1 Logic Functioning bit
 (15 4)  (453 276)  (453 276)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g1_1
 (16 4)  (454 276)  (454 276)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g1_1
 (17 4)  (455 276)  (455 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 276)  (456 276)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g1_1
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (461 276)  (461 276)  routing T_9_17.sp4_h_r_3 <X> T_9_17.lc_trk_g1_3
 (24 4)  (462 276)  (462 276)  routing T_9_17.sp4_h_r_3 <X> T_9_17.lc_trk_g1_3
 (26 4)  (464 276)  (464 276)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 276)  (465 276)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 276)  (466 276)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 276)  (471 276)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 276)  (472 276)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 276)  (474 276)  LC_2 Logic Functioning bit
 (38 4)  (476 276)  (476 276)  LC_2 Logic Functioning bit
 (41 4)  (479 276)  (479 276)  LC_2 Logic Functioning bit
 (45 4)  (483 276)  (483 276)  LC_2 Logic Functioning bit
 (46 4)  (484 276)  (484 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (13 5)  (451 277)  (451 277)  routing T_9_17.sp4_v_t_37 <X> T_9_17.sp4_h_r_5
 (18 5)  (456 277)  (456 277)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g1_1
 (21 5)  (459 277)  (459 277)  routing T_9_17.sp4_h_r_3 <X> T_9_17.lc_trk_g1_3
 (26 5)  (464 277)  (464 277)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 277)  (468 277)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 277)  (470 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (472 277)  (472 277)  routing T_9_17.lc_trk_g1_1 <X> T_9_17.input_2_2
 (36 5)  (474 277)  (474 277)  LC_2 Logic Functioning bit
 (37 5)  (475 277)  (475 277)  LC_2 Logic Functioning bit
 (38 5)  (476 277)  (476 277)  LC_2 Logic Functioning bit
 (41 5)  (479 277)  (479 277)  LC_2 Logic Functioning bit
 (43 5)  (481 277)  (481 277)  LC_2 Logic Functioning bit
 (12 6)  (450 278)  (450 278)  routing T_9_17.sp4_v_t_40 <X> T_9_17.sp4_h_l_40
 (14 6)  (452 278)  (452 278)  routing T_9_17.sp4_v_b_4 <X> T_9_17.lc_trk_g1_4
 (17 6)  (455 278)  (455 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 278)  (456 278)  routing T_9_17.wire_logic_cluster/lc_5/out <X> T_9_17.lc_trk_g1_5
 (21 6)  (459 278)  (459 278)  routing T_9_17.wire_logic_cluster/lc_7/out <X> T_9_17.lc_trk_g1_7
 (22 6)  (460 278)  (460 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (463 278)  (463 278)  routing T_9_17.sp4_v_t_3 <X> T_9_17.lc_trk_g1_6
 (26 6)  (464 278)  (464 278)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (466 278)  (466 278)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 278)  (467 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 278)  (470 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 278)  (472 278)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 278)  (474 278)  LC_3 Logic Functioning bit
 (38 6)  (476 278)  (476 278)  LC_3 Logic Functioning bit
 (41 6)  (479 278)  (479 278)  LC_3 Logic Functioning bit
 (43 6)  (481 278)  (481 278)  LC_3 Logic Functioning bit
 (52 6)  (490 278)  (490 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (8 7)  (446 279)  (446 279)  routing T_9_17.sp4_h_r_4 <X> T_9_17.sp4_v_t_41
 (9 7)  (447 279)  (447 279)  routing T_9_17.sp4_h_r_4 <X> T_9_17.sp4_v_t_41
 (11 7)  (449 279)  (449 279)  routing T_9_17.sp4_v_t_40 <X> T_9_17.sp4_h_l_40
 (16 7)  (454 279)  (454 279)  routing T_9_17.sp4_v_b_4 <X> T_9_17.lc_trk_g1_4
 (17 7)  (455 279)  (455 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (460 279)  (460 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (461 279)  (461 279)  routing T_9_17.sp4_v_t_3 <X> T_9_17.lc_trk_g1_6
 (25 7)  (463 279)  (463 279)  routing T_9_17.sp4_v_t_3 <X> T_9_17.lc_trk_g1_6
 (26 7)  (464 279)  (464 279)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 279)  (465 279)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 279)  (467 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 279)  (468 279)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 279)  (469 279)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 279)  (475 279)  LC_3 Logic Functioning bit
 (39 7)  (477 279)  (477 279)  LC_3 Logic Functioning bit
 (41 7)  (479 279)  (479 279)  LC_3 Logic Functioning bit
 (43 7)  (481 279)  (481 279)  LC_3 Logic Functioning bit
 (12 8)  (450 280)  (450 280)  routing T_9_17.sp4_h_l_40 <X> T_9_17.sp4_h_r_8
 (22 8)  (460 280)  (460 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (462 280)  (462 280)  routing T_9_17.tnr_op_3 <X> T_9_17.lc_trk_g2_3
 (25 8)  (463 280)  (463 280)  routing T_9_17.rgt_op_2 <X> T_9_17.lc_trk_g2_2
 (13 9)  (451 281)  (451 281)  routing T_9_17.sp4_h_l_40 <X> T_9_17.sp4_h_r_8
 (22 9)  (460 281)  (460 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 281)  (462 281)  routing T_9_17.rgt_op_2 <X> T_9_17.lc_trk_g2_2
 (26 10)  (464 282)  (464 282)  routing T_9_17.lc_trk_g0_5 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (467 282)  (467 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 282)  (469 282)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 282)  (472 282)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 282)  (473 282)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.input_2_5
 (36 10)  (474 282)  (474 282)  LC_5 Logic Functioning bit
 (37 10)  (475 282)  (475 282)  LC_5 Logic Functioning bit
 (39 10)  (477 282)  (477 282)  LC_5 Logic Functioning bit
 (43 10)  (481 282)  (481 282)  LC_5 Logic Functioning bit
 (45 10)  (483 282)  (483 282)  LC_5 Logic Functioning bit
 (29 11)  (467 283)  (467 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 283)  (470 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (473 283)  (473 283)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.input_2_5
 (36 11)  (474 283)  (474 283)  LC_5 Logic Functioning bit
 (37 11)  (475 283)  (475 283)  LC_5 Logic Functioning bit
 (38 11)  (476 283)  (476 283)  LC_5 Logic Functioning bit
 (39 11)  (477 283)  (477 283)  LC_5 Logic Functioning bit
 (48 11)  (486 283)  (486 283)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 12)  (460 284)  (460 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (463 284)  (463 284)  routing T_9_17.wire_logic_cluster/lc_2/out <X> T_9_17.lc_trk_g3_2
 (27 12)  (465 284)  (465 284)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 284)  (467 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 284)  (468 284)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (41 12)  (479 284)  (479 284)  LC_6 Logic Functioning bit
 (43 12)  (481 284)  (481 284)  LC_6 Logic Functioning bit
 (12 13)  (450 285)  (450 285)  routing T_9_17.sp4_h_r_11 <X> T_9_17.sp4_v_b_11
 (14 13)  (452 285)  (452 285)  routing T_9_17.sp4_r_v_b_40 <X> T_9_17.lc_trk_g3_0
 (17 13)  (455 285)  (455 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (460 285)  (460 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (469 285)  (469 285)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (41 13)  (479 285)  (479 285)  LC_6 Logic Functioning bit
 (43 13)  (481 285)  (481 285)  LC_6 Logic Functioning bit
 (48 13)  (486 285)  (486 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (26 14)  (464 286)  (464 286)  routing T_9_17.lc_trk_g0_5 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (467 286)  (467 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 286)  (469 286)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 286)  (472 286)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 286)  (474 286)  LC_7 Logic Functioning bit
 (37 14)  (475 286)  (475 286)  LC_7 Logic Functioning bit
 (39 14)  (477 286)  (477 286)  LC_7 Logic Functioning bit
 (43 14)  (481 286)  (481 286)  LC_7 Logic Functioning bit
 (45 14)  (483 286)  (483 286)  LC_7 Logic Functioning bit
 (47 14)  (485 286)  (485 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (29 15)  (467 287)  (467 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 287)  (469 287)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 287)  (470 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (471 287)  (471 287)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.input_2_7
 (35 15)  (473 287)  (473 287)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.input_2_7
 (36 15)  (474 287)  (474 287)  LC_7 Logic Functioning bit
 (37 15)  (475 287)  (475 287)  LC_7 Logic Functioning bit
 (38 15)  (476 287)  (476 287)  LC_7 Logic Functioning bit
 (39 15)  (477 287)  (477 287)  LC_7 Logic Functioning bit
 (51 15)  (489 287)  (489 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_17

 (15 0)  (507 272)  (507 272)  routing T_10_17.sp4_h_l_4 <X> T_10_17.lc_trk_g0_1
 (16 0)  (508 272)  (508 272)  routing T_10_17.sp4_h_l_4 <X> T_10_17.lc_trk_g0_1
 (17 0)  (509 272)  (509 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (510 272)  (510 272)  routing T_10_17.sp4_h_l_4 <X> T_10_17.lc_trk_g0_1
 (27 0)  (519 272)  (519 272)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 272)  (526 272)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 272)  (527 272)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.input_2_0
 (36 0)  (528 272)  (528 272)  LC_0 Logic Functioning bit
 (37 0)  (529 272)  (529 272)  LC_0 Logic Functioning bit
 (39 0)  (531 272)  (531 272)  LC_0 Logic Functioning bit
 (43 0)  (535 272)  (535 272)  LC_0 Logic Functioning bit
 (45 0)  (537 272)  (537 272)  LC_0 Logic Functioning bit
 (18 1)  (510 273)  (510 273)  routing T_10_17.sp4_h_l_4 <X> T_10_17.lc_trk_g0_1
 (26 1)  (518 273)  (518 273)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 273)  (519 273)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 273)  (520 273)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 273)  (521 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 273)  (522 273)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 273)  (524 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (527 273)  (527 273)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.input_2_0
 (36 1)  (528 273)  (528 273)  LC_0 Logic Functioning bit
 (37 1)  (529 273)  (529 273)  LC_0 Logic Functioning bit
 (38 1)  (530 273)  (530 273)  LC_0 Logic Functioning bit
 (39 1)  (531 273)  (531 273)  LC_0 Logic Functioning bit
 (53 1)  (545 273)  (545 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (507 274)  (507 274)  routing T_10_17.lft_op_5 <X> T_10_17.lc_trk_g0_5
 (17 2)  (509 274)  (509 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (510 274)  (510 274)  routing T_10_17.lft_op_5 <X> T_10_17.lc_trk_g0_5
 (21 2)  (513 274)  (513 274)  routing T_10_17.sp4_h_l_10 <X> T_10_17.lc_trk_g0_7
 (22 2)  (514 274)  (514 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (515 274)  (515 274)  routing T_10_17.sp4_h_l_10 <X> T_10_17.lc_trk_g0_7
 (24 2)  (516 274)  (516 274)  routing T_10_17.sp4_h_l_10 <X> T_10_17.lc_trk_g0_7
 (26 2)  (518 274)  (518 274)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 274)  (520 274)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 274)  (522 274)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 274)  (525 274)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (41 2)  (533 274)  (533 274)  LC_1 Logic Functioning bit
 (43 2)  (535 274)  (535 274)  LC_1 Logic Functioning bit
 (21 3)  (513 275)  (513 275)  routing T_10_17.sp4_h_l_10 <X> T_10_17.lc_trk_g0_7
 (22 3)  (514 275)  (514 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (516 275)  (516 275)  routing T_10_17.top_op_6 <X> T_10_17.lc_trk_g0_6
 (25 3)  (517 275)  (517 275)  routing T_10_17.top_op_6 <X> T_10_17.lc_trk_g0_6
 (27 3)  (519 275)  (519 275)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 275)  (521 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 275)  (522 275)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (37 3)  (529 275)  (529 275)  LC_1 Logic Functioning bit
 (39 3)  (531 275)  (531 275)  LC_1 Logic Functioning bit
 (41 3)  (533 275)  (533 275)  LC_1 Logic Functioning bit
 (43 3)  (535 275)  (535 275)  LC_1 Logic Functioning bit
 (14 4)  (506 276)  (506 276)  routing T_10_17.wire_logic_cluster/lc_0/out <X> T_10_17.lc_trk_g1_0
 (21 4)  (513 276)  (513 276)  routing T_10_17.wire_logic_cluster/lc_3/out <X> T_10_17.lc_trk_g1_3
 (22 4)  (514 276)  (514 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 276)  (523 276)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 276)  (528 276)  LC_2 Logic Functioning bit
 (37 4)  (529 276)  (529 276)  LC_2 Logic Functioning bit
 (39 4)  (531 276)  (531 276)  LC_2 Logic Functioning bit
 (43 4)  (535 276)  (535 276)  LC_2 Logic Functioning bit
 (50 4)  (542 276)  (542 276)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (509 277)  (509 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (514 277)  (514 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (517 277)  (517 277)  routing T_10_17.sp4_r_v_b_26 <X> T_10_17.lc_trk_g1_2
 (36 5)  (528 277)  (528 277)  LC_2 Logic Functioning bit
 (37 5)  (529 277)  (529 277)  LC_2 Logic Functioning bit
 (39 5)  (531 277)  (531 277)  LC_2 Logic Functioning bit
 (43 5)  (535 277)  (535 277)  LC_2 Logic Functioning bit
 (27 6)  (519 278)  (519 278)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 278)  (520 278)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 278)  (522 278)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 278)  (526 278)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 278)  (527 278)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.input_2_3
 (36 6)  (528 278)  (528 278)  LC_3 Logic Functioning bit
 (37 6)  (529 278)  (529 278)  LC_3 Logic Functioning bit
 (39 6)  (531 278)  (531 278)  LC_3 Logic Functioning bit
 (43 6)  (535 278)  (535 278)  LC_3 Logic Functioning bit
 (45 6)  (537 278)  (537 278)  LC_3 Logic Functioning bit
 (46 6)  (538 278)  (538 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (506 279)  (506 279)  routing T_10_17.sp4_r_v_b_28 <X> T_10_17.lc_trk_g1_4
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (519 279)  (519 279)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 279)  (520 279)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 279)  (523 279)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 279)  (524 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (525 279)  (525 279)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.input_2_3
 (34 7)  (526 279)  (526 279)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.input_2_3
 (36 7)  (528 279)  (528 279)  LC_3 Logic Functioning bit
 (37 7)  (529 279)  (529 279)  LC_3 Logic Functioning bit
 (38 7)  (530 279)  (530 279)  LC_3 Logic Functioning bit
 (39 7)  (531 279)  (531 279)  LC_3 Logic Functioning bit
 (14 8)  (506 280)  (506 280)  routing T_10_17.sp4_v_t_21 <X> T_10_17.lc_trk_g2_0
 (14 9)  (506 281)  (506 281)  routing T_10_17.sp4_v_t_21 <X> T_10_17.lc_trk_g2_0
 (16 9)  (508 281)  (508 281)  routing T_10_17.sp4_v_t_21 <X> T_10_17.lc_trk_g2_0
 (17 9)  (509 281)  (509 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (17 10)  (509 282)  (509 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 282)  (510 282)  routing T_10_17.wire_logic_cluster/lc_5/out <X> T_10_17.lc_trk_g2_5
 (26 10)  (518 282)  (518 282)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 282)  (519 282)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 282)  (520 282)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 282)  (521 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 282)  (523 282)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 282)  (525 282)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 282)  (527 282)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.input_2_5
 (36 10)  (528 282)  (528 282)  LC_5 Logic Functioning bit
 (41 10)  (533 282)  (533 282)  LC_5 Logic Functioning bit
 (43 10)  (535 282)  (535 282)  LC_5 Logic Functioning bit
 (45 10)  (537 282)  (537 282)  LC_5 Logic Functioning bit
 (51 10)  (543 282)  (543 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (544 282)  (544 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (17 11)  (509 283)  (509 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 283)  (515 283)  routing T_10_17.sp4_v_b_46 <X> T_10_17.lc_trk_g2_6
 (24 11)  (516 283)  (516 283)  routing T_10_17.sp4_v_b_46 <X> T_10_17.lc_trk_g2_6
 (28 11)  (520 283)  (520 283)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 283)  (521 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 283)  (522 283)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 283)  (524 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (527 283)  (527 283)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.input_2_5
 (36 11)  (528 283)  (528 283)  LC_5 Logic Functioning bit
 (40 11)  (532 283)  (532 283)  LC_5 Logic Functioning bit
 (42 11)  (534 283)  (534 283)  LC_5 Logic Functioning bit
 (21 12)  (513 284)  (513 284)  routing T_10_17.sp4_h_r_35 <X> T_10_17.lc_trk_g3_3
 (22 12)  (514 284)  (514 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 284)  (515 284)  routing T_10_17.sp4_h_r_35 <X> T_10_17.lc_trk_g3_3
 (24 12)  (516 284)  (516 284)  routing T_10_17.sp4_h_r_35 <X> T_10_17.lc_trk_g3_3
 (14 13)  (506 285)  (506 285)  routing T_10_17.sp4_h_r_24 <X> T_10_17.lc_trk_g3_0
 (15 13)  (507 285)  (507 285)  routing T_10_17.sp4_h_r_24 <X> T_10_17.lc_trk_g3_0
 (16 13)  (508 285)  (508 285)  routing T_10_17.sp4_h_r_24 <X> T_10_17.lc_trk_g3_0
 (17 13)  (509 285)  (509 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (14 14)  (506 286)  (506 286)  routing T_10_17.sp4_v_b_36 <X> T_10_17.lc_trk_g3_4
 (15 14)  (507 286)  (507 286)  routing T_10_17.sp4_h_l_16 <X> T_10_17.lc_trk_g3_5
 (16 14)  (508 286)  (508 286)  routing T_10_17.sp4_h_l_16 <X> T_10_17.lc_trk_g3_5
 (17 14)  (509 286)  (509 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (14 15)  (506 287)  (506 287)  routing T_10_17.sp4_v_b_36 <X> T_10_17.lc_trk_g3_4
 (16 15)  (508 287)  (508 287)  routing T_10_17.sp4_v_b_36 <X> T_10_17.lc_trk_g3_4
 (17 15)  (509 287)  (509 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (510 287)  (510 287)  routing T_10_17.sp4_h_l_16 <X> T_10_17.lc_trk_g3_5


LogicTile_11_17

 (21 0)  (567 272)  (567 272)  routing T_11_17.sp4_v_b_11 <X> T_11_17.lc_trk_g0_3
 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (569 272)  (569 272)  routing T_11_17.sp4_v_b_11 <X> T_11_17.lc_trk_g0_3
 (26 0)  (572 272)  (572 272)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 272)  (573 272)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 272)  (576 272)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 272)  (580 272)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 272)  (581 272)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.input_2_0
 (36 0)  (582 272)  (582 272)  LC_0 Logic Functioning bit
 (37 0)  (583 272)  (583 272)  LC_0 Logic Functioning bit
 (39 0)  (585 272)  (585 272)  LC_0 Logic Functioning bit
 (41 0)  (587 272)  (587 272)  LC_0 Logic Functioning bit
 (43 0)  (589 272)  (589 272)  LC_0 Logic Functioning bit
 (21 1)  (567 273)  (567 273)  routing T_11_17.sp4_v_b_11 <X> T_11_17.lc_trk_g0_3
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (572 273)  (572 273)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 273)  (574 273)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 273)  (576 273)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (580 273)  (580 273)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.input_2_0
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (37 1)  (583 273)  (583 273)  LC_0 Logic Functioning bit
 (39 1)  (585 273)  (585 273)  LC_0 Logic Functioning bit
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (571 274)  (571 274)  routing T_11_17.bnr_op_6 <X> T_11_17.lc_trk_g0_6
 (27 2)  (573 274)  (573 274)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 274)  (574 274)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 274)  (576 274)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 274)  (579 274)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 274)  (580 274)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 274)  (581 274)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.input_2_1
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (37 2)  (583 274)  (583 274)  LC_1 Logic Functioning bit
 (39 2)  (585 274)  (585 274)  LC_1 Logic Functioning bit
 (43 2)  (589 274)  (589 274)  LC_1 Logic Functioning bit
 (45 2)  (591 274)  (591 274)  LC_1 Logic Functioning bit
 (53 2)  (599 274)  (599 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (571 275)  (571 275)  routing T_11_17.bnr_op_6 <X> T_11_17.lc_trk_g0_6
 (28 3)  (574 275)  (574 275)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 275)  (578 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (579 275)  (579 275)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.input_2_1
 (34 3)  (580 275)  (580 275)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.input_2_1
 (36 3)  (582 275)  (582 275)  LC_1 Logic Functioning bit
 (37 3)  (583 275)  (583 275)  LC_1 Logic Functioning bit
 (38 3)  (584 275)  (584 275)  LC_1 Logic Functioning bit
 (39 3)  (585 275)  (585 275)  LC_1 Logic Functioning bit
 (3 4)  (549 276)  (549 276)  routing T_11_17.sp12_v_t_23 <X> T_11_17.sp12_h_r_0
 (9 4)  (555 276)  (555 276)  routing T_11_17.sp4_h_l_36 <X> T_11_17.sp4_h_r_4
 (10 4)  (556 276)  (556 276)  routing T_11_17.sp4_h_l_36 <X> T_11_17.sp4_h_r_4
 (26 4)  (572 276)  (572 276)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 276)  (573 276)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 276)  (574 276)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 276)  (576 276)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 276)  (577 276)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 276)  (580 276)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (38 4)  (584 276)  (584 276)  LC_2 Logic Functioning bit
 (41 4)  (587 276)  (587 276)  LC_2 Logic Functioning bit
 (43 4)  (589 276)  (589 276)  LC_2 Logic Functioning bit
 (22 5)  (568 277)  (568 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (569 277)  (569 277)  routing T_11_17.sp12_h_r_10 <X> T_11_17.lc_trk_g1_2
 (26 5)  (572 277)  (572 277)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 277)  (573 277)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 277)  (576 277)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (37 5)  (583 277)  (583 277)  LC_2 Logic Functioning bit
 (39 5)  (585 277)  (585 277)  LC_2 Logic Functioning bit
 (41 5)  (587 277)  (587 277)  LC_2 Logic Functioning bit
 (43 5)  (589 277)  (589 277)  LC_2 Logic Functioning bit
 (5 6)  (551 278)  (551 278)  routing T_11_17.sp4_v_t_38 <X> T_11_17.sp4_h_l_38
 (15 6)  (561 278)  (561 278)  routing T_11_17.sp4_v_b_21 <X> T_11_17.lc_trk_g1_5
 (16 6)  (562 278)  (562 278)  routing T_11_17.sp4_v_b_21 <X> T_11_17.lc_trk_g1_5
 (17 6)  (563 278)  (563 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (571 278)  (571 278)  routing T_11_17.bnr_op_6 <X> T_11_17.lc_trk_g1_6
 (31 6)  (577 278)  (577 278)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 278)  (579 278)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (37 6)  (583 278)  (583 278)  LC_3 Logic Functioning bit
 (41 6)  (587 278)  (587 278)  LC_3 Logic Functioning bit
 (43 6)  (589 278)  (589 278)  LC_3 Logic Functioning bit
 (50 6)  (596 278)  (596 278)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (552 279)  (552 279)  routing T_11_17.sp4_v_t_38 <X> T_11_17.sp4_h_l_38
 (14 7)  (560 279)  (560 279)  routing T_11_17.sp4_r_v_b_28 <X> T_11_17.lc_trk_g1_4
 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (568 279)  (568 279)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (571 279)  (571 279)  routing T_11_17.bnr_op_6 <X> T_11_17.lc_trk_g1_6
 (26 7)  (572 279)  (572 279)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 279)  (573 279)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (582 279)  (582 279)  LC_3 Logic Functioning bit
 (37 7)  (583 279)  (583 279)  LC_3 Logic Functioning bit
 (40 7)  (586 279)  (586 279)  LC_3 Logic Functioning bit
 (42 7)  (588 279)  (588 279)  LC_3 Logic Functioning bit
 (15 8)  (561 280)  (561 280)  routing T_11_17.sp4_h_r_41 <X> T_11_17.lc_trk_g2_1
 (16 8)  (562 280)  (562 280)  routing T_11_17.sp4_h_r_41 <X> T_11_17.lc_trk_g2_1
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (564 280)  (564 280)  routing T_11_17.sp4_h_r_41 <X> T_11_17.lc_trk_g2_1
 (18 9)  (564 281)  (564 281)  routing T_11_17.sp4_h_r_41 <X> T_11_17.lc_trk_g2_1
 (22 9)  (568 281)  (568 281)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (569 281)  (569 281)  routing T_11_17.sp12_v_t_9 <X> T_11_17.lc_trk_g2_2
 (25 10)  (571 282)  (571 282)  routing T_11_17.sp4_h_r_38 <X> T_11_17.lc_trk_g2_6
 (26 10)  (572 282)  (572 282)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 282)  (577 282)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (41 10)  (587 282)  (587 282)  LC_5 Logic Functioning bit
 (43 10)  (589 282)  (589 282)  LC_5 Logic Functioning bit
 (14 11)  (560 283)  (560 283)  routing T_11_17.sp4_h_l_17 <X> T_11_17.lc_trk_g2_4
 (15 11)  (561 283)  (561 283)  routing T_11_17.sp4_h_l_17 <X> T_11_17.lc_trk_g2_4
 (16 11)  (562 283)  (562 283)  routing T_11_17.sp4_h_l_17 <X> T_11_17.lc_trk_g2_4
 (17 11)  (563 283)  (563 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (568 283)  (568 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (569 283)  (569 283)  routing T_11_17.sp4_h_r_38 <X> T_11_17.lc_trk_g2_6
 (24 11)  (570 283)  (570 283)  routing T_11_17.sp4_h_r_38 <X> T_11_17.lc_trk_g2_6
 (27 11)  (573 283)  (573 283)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 283)  (576 283)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 283)  (577 283)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 283)  (578 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (581 283)  (581 283)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.input_2_5
 (36 11)  (582 283)  (582 283)  LC_5 Logic Functioning bit
 (37 11)  (583 283)  (583 283)  LC_5 Logic Functioning bit
 (38 11)  (584 283)  (584 283)  LC_5 Logic Functioning bit
 (40 11)  (586 283)  (586 283)  LC_5 Logic Functioning bit
 (42 11)  (588 283)  (588 283)  LC_5 Logic Functioning bit
 (53 11)  (599 283)  (599 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 284)  (564 284)  routing T_11_17.wire_logic_cluster/lc_1/out <X> T_11_17.lc_trk_g3_1
 (26 12)  (572 284)  (572 284)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 284)  (574 284)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 284)  (579 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 284)  (580 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (37 12)  (583 284)  (583 284)  LC_6 Logic Functioning bit
 (39 12)  (585 284)  (585 284)  LC_6 Logic Functioning bit
 (43 12)  (589 284)  (589 284)  LC_6 Logic Functioning bit
 (45 12)  (591 284)  (591 284)  LC_6 Logic Functioning bit
 (51 12)  (597 284)  (597 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (573 285)  (573 285)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 285)  (574 285)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 285)  (578 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (579 285)  (579 285)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.input_2_6
 (35 13)  (581 285)  (581 285)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.input_2_6
 (36 13)  (582 285)  (582 285)  LC_6 Logic Functioning bit
 (37 13)  (583 285)  (583 285)  LC_6 Logic Functioning bit
 (38 13)  (584 285)  (584 285)  LC_6 Logic Functioning bit
 (39 13)  (585 285)  (585 285)  LC_6 Logic Functioning bit
 (11 14)  (557 286)  (557 286)  routing T_11_17.sp4_h_r_5 <X> T_11_17.sp4_v_t_46
 (13 14)  (559 286)  (559 286)  routing T_11_17.sp4_h_r_5 <X> T_11_17.sp4_v_t_46
 (14 14)  (560 286)  (560 286)  routing T_11_17.sp4_v_b_36 <X> T_11_17.lc_trk_g3_4
 (16 14)  (562 286)  (562 286)  routing T_11_17.sp12_v_b_21 <X> T_11_17.lc_trk_g3_5
 (17 14)  (563 286)  (563 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (19 14)  (565 286)  (565 286)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (25 14)  (571 286)  (571 286)  routing T_11_17.wire_logic_cluster/lc_6/out <X> T_11_17.lc_trk_g3_6
 (12 15)  (558 287)  (558 287)  routing T_11_17.sp4_h_r_5 <X> T_11_17.sp4_v_t_46
 (14 15)  (560 287)  (560 287)  routing T_11_17.sp4_v_b_36 <X> T_11_17.lc_trk_g3_4
 (16 15)  (562 287)  (562 287)  routing T_11_17.sp4_v_b_36 <X> T_11_17.lc_trk_g3_4
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (564 287)  (564 287)  routing T_11_17.sp12_v_b_21 <X> T_11_17.lc_trk_g3_5
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_12_17

 (3 0)  (603 272)  (603 272)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_b_0
 (17 0)  (617 272)  (617 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 272)  (630 272)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 272)  (631 272)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (38 0)  (638 272)  (638 272)  LC_0 Logic Functioning bit
 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_b_0
 (16 1)  (616 273)  (616 273)  routing T_12_17.sp12_h_r_8 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (618 273)  (618 273)  routing T_12_17.sp4_r_v_b_34 <X> T_12_17.lc_trk_g0_1
 (27 1)  (627 273)  (627 273)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 273)  (628 273)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (37 1)  (637 273)  (637 273)  LC_0 Logic Functioning bit
 (38 1)  (638 273)  (638 273)  LC_0 Logic Functioning bit
 (39 1)  (639 273)  (639 273)  LC_0 Logic Functioning bit
 (41 1)  (641 273)  (641 273)  LC_0 Logic Functioning bit
 (43 1)  (643 273)  (643 273)  LC_0 Logic Functioning bit
 (5 2)  (605 274)  (605 274)  routing T_12_17.sp4_v_t_43 <X> T_12_17.sp4_h_l_37
 (16 2)  (616 274)  (616 274)  routing T_12_17.sp4_v_b_13 <X> T_12_17.lc_trk_g0_5
 (17 2)  (617 274)  (617 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (618 274)  (618 274)  routing T_12_17.sp4_v_b_13 <X> T_12_17.lc_trk_g0_5
 (21 2)  (621 274)  (621 274)  routing T_12_17.sp4_h_l_2 <X> T_12_17.lc_trk_g0_7
 (22 2)  (622 274)  (622 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (623 274)  (623 274)  routing T_12_17.sp4_h_l_2 <X> T_12_17.lc_trk_g0_7
 (24 2)  (624 274)  (624 274)  routing T_12_17.sp4_h_l_2 <X> T_12_17.lc_trk_g0_7
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (42 2)  (642 274)  (642 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (46 2)  (646 274)  (646 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (650 274)  (650 274)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (604 275)  (604 275)  routing T_12_17.sp4_v_t_43 <X> T_12_17.sp4_h_l_37
 (6 3)  (606 275)  (606 275)  routing T_12_17.sp4_v_t_43 <X> T_12_17.sp4_h_l_37
 (18 3)  (618 275)  (618 275)  routing T_12_17.sp4_v_b_13 <X> T_12_17.lc_trk_g0_5
 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 275)  (624 275)  routing T_12_17.bot_op_6 <X> T_12_17.lc_trk_g0_6
 (31 3)  (631 275)  (631 275)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (38 3)  (638 275)  (638 275)  LC_1 Logic Functioning bit
 (42 3)  (642 275)  (642 275)  LC_1 Logic Functioning bit
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (11 4)  (611 276)  (611 276)  routing T_12_17.sp4_h_l_46 <X> T_12_17.sp4_v_b_5
 (12 4)  (612 276)  (612 276)  routing T_12_17.sp4_v_b_5 <X> T_12_17.sp4_h_r_5
 (13 4)  (613 276)  (613 276)  routing T_12_17.sp4_h_l_46 <X> T_12_17.sp4_v_b_5
 (16 4)  (616 276)  (616 276)  routing T_12_17.sp4_v_b_9 <X> T_12_17.lc_trk_g1_1
 (17 4)  (617 276)  (617 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (618 276)  (618 276)  routing T_12_17.sp4_v_b_9 <X> T_12_17.lc_trk_g1_1
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 276)  (628 276)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 276)  (630 276)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 276)  (631 276)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 276)  (634 276)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (11 5)  (611 277)  (611 277)  routing T_12_17.sp4_v_b_5 <X> T_12_17.sp4_h_r_5
 (12 5)  (612 277)  (612 277)  routing T_12_17.sp4_h_l_46 <X> T_12_17.sp4_v_b_5
 (14 5)  (614 277)  (614 277)  routing T_12_17.sp4_h_r_0 <X> T_12_17.lc_trk_g1_0
 (15 5)  (615 277)  (615 277)  routing T_12_17.sp4_h_r_0 <X> T_12_17.lc_trk_g1_0
 (16 5)  (616 277)  (616 277)  routing T_12_17.sp4_h_r_0 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (618 277)  (618 277)  routing T_12_17.sp4_v_b_9 <X> T_12_17.lc_trk_g1_1
 (26 5)  (626 277)  (626 277)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 277)  (630 277)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 277)  (632 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (633 277)  (633 277)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.input_2_2
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (42 5)  (642 277)  (642 277)  LC_2 Logic Functioning bit
 (12 6)  (612 278)  (612 278)  routing T_12_17.sp4_v_t_40 <X> T_12_17.sp4_h_l_40
 (14 6)  (614 278)  (614 278)  routing T_12_17.wire_logic_cluster/lc_4/out <X> T_12_17.lc_trk_g1_4
 (25 6)  (625 278)  (625 278)  routing T_12_17.sp12_h_l_5 <X> T_12_17.lc_trk_g1_6
 (26 6)  (626 278)  (626 278)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 278)  (628 278)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 278)  (633 278)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (50 6)  (650 278)  (650 278)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (606 279)  (606 279)  routing T_12_17.sp4_h_r_3 <X> T_12_17.sp4_h_l_38
 (8 7)  (608 279)  (608 279)  routing T_12_17.sp4_h_r_10 <X> T_12_17.sp4_v_t_41
 (9 7)  (609 279)  (609 279)  routing T_12_17.sp4_h_r_10 <X> T_12_17.sp4_v_t_41
 (10 7)  (610 279)  (610 279)  routing T_12_17.sp4_h_r_10 <X> T_12_17.sp4_v_t_41
 (11 7)  (611 279)  (611 279)  routing T_12_17.sp4_v_t_40 <X> T_12_17.sp4_h_l_40
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (622 279)  (622 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (624 279)  (624 279)  routing T_12_17.sp12_h_l_5 <X> T_12_17.lc_trk_g1_6
 (25 7)  (625 279)  (625 279)  routing T_12_17.sp12_h_l_5 <X> T_12_17.lc_trk_g1_6
 (27 7)  (627 279)  (627 279)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 279)  (628 279)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 279)  (631 279)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (41 7)  (641 279)  (641 279)  LC_3 Logic Functioning bit
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (8 8)  (608 280)  (608 280)  routing T_12_17.sp4_v_b_1 <X> T_12_17.sp4_h_r_7
 (9 8)  (609 280)  (609 280)  routing T_12_17.sp4_v_b_1 <X> T_12_17.sp4_h_r_7
 (10 8)  (610 280)  (610 280)  routing T_12_17.sp4_v_b_1 <X> T_12_17.sp4_h_r_7
 (14 8)  (614 280)  (614 280)  routing T_12_17.sp4_h_r_40 <X> T_12_17.lc_trk_g2_0
 (21 8)  (621 280)  (621 280)  routing T_12_17.sp4_v_t_14 <X> T_12_17.lc_trk_g2_3
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (623 280)  (623 280)  routing T_12_17.sp4_v_t_14 <X> T_12_17.lc_trk_g2_3
 (25 8)  (625 280)  (625 280)  routing T_12_17.sp4_h_r_42 <X> T_12_17.lc_trk_g2_2
 (26 8)  (626 280)  (626 280)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 280)  (628 280)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 280)  (631 280)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 280)  (633 280)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 280)  (634 280)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (38 8)  (638 280)  (638 280)  LC_4 Logic Functioning bit
 (41 8)  (641 280)  (641 280)  LC_4 Logic Functioning bit
 (43 8)  (643 280)  (643 280)  LC_4 Logic Functioning bit
 (14 9)  (614 281)  (614 281)  routing T_12_17.sp4_h_r_40 <X> T_12_17.lc_trk_g2_0
 (15 9)  (615 281)  (615 281)  routing T_12_17.sp4_h_r_40 <X> T_12_17.lc_trk_g2_0
 (16 9)  (616 281)  (616 281)  routing T_12_17.sp4_h_r_40 <X> T_12_17.lc_trk_g2_0
 (17 9)  (617 281)  (617 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (623 281)  (623 281)  routing T_12_17.sp4_h_r_42 <X> T_12_17.lc_trk_g2_2
 (24 9)  (624 281)  (624 281)  routing T_12_17.sp4_h_r_42 <X> T_12_17.lc_trk_g2_2
 (25 9)  (625 281)  (625 281)  routing T_12_17.sp4_h_r_42 <X> T_12_17.lc_trk_g2_2
 (27 9)  (627 281)  (627 281)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 281)  (628 281)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 281)  (630 281)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 281)  (631 281)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (39 9)  (639 281)  (639 281)  LC_4 Logic Functioning bit
 (41 9)  (641 281)  (641 281)  LC_4 Logic Functioning bit
 (43 9)  (643 281)  (643 281)  LC_4 Logic Functioning bit
 (8 10)  (608 282)  (608 282)  routing T_12_17.sp4_h_r_7 <X> T_12_17.sp4_h_l_42
 (13 10)  (613 282)  (613 282)  routing T_12_17.sp4_v_b_8 <X> T_12_17.sp4_v_t_45
 (26 10)  (626 282)  (626 282)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 282)  (631 282)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 282)  (636 282)  LC_5 Logic Functioning bit
 (41 10)  (641 282)  (641 282)  LC_5 Logic Functioning bit
 (43 10)  (643 282)  (643 282)  LC_5 Logic Functioning bit
 (19 11)  (619 283)  (619 283)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (26 11)  (626 283)  (626 283)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 283)  (627 283)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 283)  (628 283)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 283)  (631 283)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 283)  (632 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (636 283)  (636 283)  LC_5 Logic Functioning bit
 (37 11)  (637 283)  (637 283)  LC_5 Logic Functioning bit
 (38 11)  (638 283)  (638 283)  LC_5 Logic Functioning bit
 (40 11)  (640 283)  (640 283)  LC_5 Logic Functioning bit
 (42 11)  (642 283)  (642 283)  LC_5 Logic Functioning bit
 (15 12)  (615 284)  (615 284)  routing T_12_17.sp4_h_r_41 <X> T_12_17.lc_trk_g3_1
 (16 12)  (616 284)  (616 284)  routing T_12_17.sp4_h_r_41 <X> T_12_17.lc_trk_g3_1
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 284)  (618 284)  routing T_12_17.sp4_h_r_41 <X> T_12_17.lc_trk_g3_1
 (26 12)  (626 284)  (626 284)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 284)  (627 284)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 284)  (631 284)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 284)  (636 284)  LC_6 Logic Functioning bit
 (37 12)  (637 284)  (637 284)  LC_6 Logic Functioning bit
 (43 12)  (643 284)  (643 284)  LC_6 Logic Functioning bit
 (46 12)  (646 284)  (646 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (650 284)  (650 284)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (608 285)  (608 285)  routing T_12_17.sp4_h_r_10 <X> T_12_17.sp4_v_b_10
 (18 13)  (618 285)  (618 285)  routing T_12_17.sp4_h_r_41 <X> T_12_17.lc_trk_g3_1
 (26 13)  (626 285)  (626 285)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 285)  (636 285)  LC_6 Logic Functioning bit
 (37 13)  (637 285)  (637 285)  LC_6 Logic Functioning bit
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (41 13)  (641 285)  (641 285)  LC_6 Logic Functioning bit
 (42 13)  (642 285)  (642 285)  LC_6 Logic Functioning bit
 (4 14)  (604 286)  (604 286)  routing T_12_17.sp4_v_b_1 <X> T_12_17.sp4_v_t_44
 (6 14)  (606 286)  (606 286)  routing T_12_17.sp4_v_b_1 <X> T_12_17.sp4_v_t_44
 (11 14)  (611 286)  (611 286)  routing T_12_17.sp4_h_l_43 <X> T_12_17.sp4_v_t_46
 (16 14)  (616 286)  (616 286)  routing T_12_17.sp12_v_t_10 <X> T_12_17.lc_trk_g3_5
 (17 14)  (617 286)  (617 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (8 15)  (608 287)  (608 287)  routing T_12_17.sp4_h_r_4 <X> T_12_17.sp4_v_t_47
 (9 15)  (609 287)  (609 287)  routing T_12_17.sp4_h_r_4 <X> T_12_17.sp4_v_t_47
 (10 15)  (610 287)  (610 287)  routing T_12_17.sp4_h_r_4 <X> T_12_17.sp4_v_t_47
 (14 15)  (614 287)  (614 287)  routing T_12_17.sp4_h_l_17 <X> T_12_17.lc_trk_g3_4
 (15 15)  (615 287)  (615 287)  routing T_12_17.sp4_h_l_17 <X> T_12_17.lc_trk_g3_4
 (16 15)  (616 287)  (616 287)  routing T_12_17.sp4_h_l_17 <X> T_12_17.lc_trk_g3_4
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (622 287)  (622 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 287)  (625 287)  routing T_12_17.sp4_r_v_b_46 <X> T_12_17.lc_trk_g3_6


LogicTile_13_17

 (26 0)  (680 272)  (680 272)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 272)  (682 272)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (39 0)  (693 272)  (693 272)  LC_0 Logic Functioning bit
 (41 0)  (695 272)  (695 272)  LC_0 Logic Functioning bit
 (43 0)  (697 272)  (697 272)  LC_0 Logic Functioning bit
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (48 0)  (702 272)  (702 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (4 1)  (658 273)  (658 273)  routing T_13_17.sp4_v_t_42 <X> T_13_17.sp4_h_r_0
 (10 1)  (664 273)  (664 273)  routing T_13_17.sp4_h_r_8 <X> T_13_17.sp4_v_b_1
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 273)  (679 273)  routing T_13_17.sp4_r_v_b_33 <X> T_13_17.lc_trk_g0_2
 (26 1)  (680 273)  (680 273)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (690 273)  (690 273)  LC_0 Logic Functioning bit
 (38 1)  (692 273)  (692 273)  LC_0 Logic Functioning bit
 (47 1)  (701 273)  (701 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (702 273)  (702 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (665 274)  (665 274)  routing T_13_17.sp4_h_r_8 <X> T_13_17.sp4_v_t_39
 (13 2)  (667 274)  (667 274)  routing T_13_17.sp4_h_r_8 <X> T_13_17.sp4_v_t_39
 (14 2)  (668 274)  (668 274)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g0_4
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 274)  (682 274)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (38 2)  (692 274)  (692 274)  LC_1 Logic Functioning bit
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (47 2)  (701 274)  (701 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (8 3)  (662 275)  (662 275)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_v_t_36
 (9 3)  (663 275)  (663 275)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_v_t_36
 (10 3)  (664 275)  (664 275)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_v_t_36
 (12 3)  (666 275)  (666 275)  routing T_13_17.sp4_h_r_8 <X> T_13_17.sp4_v_t_39
 (15 3)  (669 275)  (669 275)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g0_4
 (16 3)  (670 275)  (670 275)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 275)  (684 275)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (41 3)  (695 275)  (695 275)  LC_1 Logic Functioning bit
 (43 3)  (697 275)  (697 275)  LC_1 Logic Functioning bit
 (1 4)  (655 276)  (655 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (9 4)  (663 276)  (663 276)  routing T_13_17.sp4_v_t_41 <X> T_13_17.sp4_h_r_4
 (12 4)  (666 276)  (666 276)  routing T_13_17.sp4_h_l_39 <X> T_13_17.sp4_h_r_5
 (26 4)  (680 276)  (680 276)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 276)  (682 276)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 276)  (684 276)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 276)  (685 276)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (38 4)  (692 276)  (692 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (52 4)  (706 276)  (706 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (655 277)  (655 277)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (13 5)  (667 277)  (667 277)  routing T_13_17.sp4_h_l_39 <X> T_13_17.sp4_h_r_5
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 277)  (682 277)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (47 5)  (701 277)  (701 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (4 6)  (658 278)  (658 278)  routing T_13_17.sp4_v_b_7 <X> T_13_17.sp4_v_t_38
 (6 6)  (660 278)  (660 278)  routing T_13_17.sp4_v_b_7 <X> T_13_17.sp4_v_t_38
 (8 6)  (662 278)  (662 278)  routing T_13_17.sp4_h_r_8 <X> T_13_17.sp4_h_l_41
 (10 6)  (664 278)  (664 278)  routing T_13_17.sp4_h_r_8 <X> T_13_17.sp4_h_l_41
 (11 6)  (665 278)  (665 278)  routing T_13_17.sp4_v_b_2 <X> T_13_17.sp4_v_t_40
 (28 6)  (682 278)  (682 278)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 278)  (684 278)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (39 6)  (693 278)  (693 278)  LC_3 Logic Functioning bit
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (45 6)  (699 278)  (699 278)  LC_3 Logic Functioning bit
 (46 6)  (700 278)  (700 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (705 278)  (705 278)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (4 7)  (658 279)  (658 279)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_h_l_38
 (6 7)  (660 279)  (660 279)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_h_l_38
 (12 7)  (666 279)  (666 279)  routing T_13_17.sp4_v_b_2 <X> T_13_17.sp4_v_t_40
 (27 7)  (681 279)  (681 279)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 279)  (682 279)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (51 7)  (705 279)  (705 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (659 280)  (659 280)  routing T_13_17.sp4_v_b_6 <X> T_13_17.sp4_h_r_6
 (15 8)  (669 280)  (669 280)  routing T_13_17.sp4_h_r_33 <X> T_13_17.lc_trk_g2_1
 (16 8)  (670 280)  (670 280)  routing T_13_17.sp4_h_r_33 <X> T_13_17.lc_trk_g2_1
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (672 280)  (672 280)  routing T_13_17.sp4_h_r_33 <X> T_13_17.lc_trk_g2_1
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (6 9)  (660 281)  (660 281)  routing T_13_17.sp4_v_b_6 <X> T_13_17.sp4_h_r_6
 (21 9)  (675 281)  (675 281)  routing T_13_17.sp4_r_v_b_35 <X> T_13_17.lc_trk_g2_3
 (8 10)  (662 282)  (662 282)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_h_l_42
 (13 10)  (667 282)  (667 282)  routing T_13_17.sp4_h_r_8 <X> T_13_17.sp4_v_t_45
 (15 10)  (669 282)  (669 282)  routing T_13_17.sp4_v_t_32 <X> T_13_17.lc_trk_g2_5
 (16 10)  (670 282)  (670 282)  routing T_13_17.sp4_v_t_32 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (675 282)  (675 282)  routing T_13_17.sp4_h_l_34 <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (677 282)  (677 282)  routing T_13_17.sp4_h_l_34 <X> T_13_17.lc_trk_g2_7
 (24 10)  (678 282)  (678 282)  routing T_13_17.sp4_h_l_34 <X> T_13_17.lc_trk_g2_7
 (12 11)  (666 283)  (666 283)  routing T_13_17.sp4_h_r_8 <X> T_13_17.sp4_v_t_45
 (19 11)  (673 283)  (673 283)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (21 11)  (675 283)  (675 283)  routing T_13_17.sp4_h_l_34 <X> T_13_17.lc_trk_g2_7
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (12 12)  (666 284)  (666 284)  routing T_13_17.sp4_h_l_45 <X> T_13_17.sp4_h_r_11
 (13 12)  (667 284)  (667 284)  routing T_13_17.sp4_h_l_46 <X> T_13_17.sp4_v_b_11
 (14 12)  (668 284)  (668 284)  routing T_13_17.sp4_h_r_40 <X> T_13_17.lc_trk_g3_0
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (678 284)  (678 284)  routing T_13_17.tnl_op_3 <X> T_13_17.lc_trk_g3_3
 (4 13)  (658 285)  (658 285)  routing T_13_17.sp4_h_l_36 <X> T_13_17.sp4_h_r_9
 (6 13)  (660 285)  (660 285)  routing T_13_17.sp4_h_l_36 <X> T_13_17.sp4_h_r_9
 (12 13)  (666 285)  (666 285)  routing T_13_17.sp4_h_l_46 <X> T_13_17.sp4_v_b_11
 (13 13)  (667 285)  (667 285)  routing T_13_17.sp4_h_l_45 <X> T_13_17.sp4_h_r_11
 (14 13)  (668 285)  (668 285)  routing T_13_17.sp4_h_r_40 <X> T_13_17.lc_trk_g3_0
 (15 13)  (669 285)  (669 285)  routing T_13_17.sp4_h_r_40 <X> T_13_17.lc_trk_g3_0
 (16 13)  (670 285)  (670 285)  routing T_13_17.sp4_h_r_40 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (675 285)  (675 285)  routing T_13_17.tnl_op_3 <X> T_13_17.lc_trk_g3_3
 (0 14)  (654 286)  (654 286)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (657 286)  (657 286)  routing T_13_17.sp12_h_r_1 <X> T_13_17.sp12_v_t_22
 (4 14)  (658 286)  (658 286)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_44
 (6 14)  (660 286)  (660 286)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_44
 (8 14)  (662 286)  (662 286)  routing T_13_17.sp4_v_t_47 <X> T_13_17.sp4_h_l_47
 (9 14)  (663 286)  (663 286)  routing T_13_17.sp4_v_t_47 <X> T_13_17.sp4_h_l_47
 (15 14)  (669 286)  (669 286)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g3_5
 (16 14)  (670 286)  (670 286)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g3_5
 (0 15)  (654 287)  (654 287)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 287)  (655 287)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (3 15)  (657 287)  (657 287)  routing T_13_17.sp12_h_r_1 <X> T_13_17.sp12_v_t_22
 (5 15)  (659 287)  (659 287)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_44
 (15 15)  (669 287)  (669 287)  routing T_13_17.sp4_v_t_33 <X> T_13_17.lc_trk_g3_4
 (16 15)  (670 287)  (670 287)  routing T_13_17.sp4_v_t_33 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (672 287)  (672 287)  routing T_13_17.sp4_h_r_45 <X> T_13_17.lc_trk_g3_5


LogicTile_14_17

 (14 0)  (722 272)  (722 272)  routing T_14_17.sp4_h_l_5 <X> T_14_17.lc_trk_g0_0
 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 272)  (726 272)  routing T_14_17.wire_logic_cluster/lc_1/out <X> T_14_17.lc_trk_g0_1
 (21 0)  (729 272)  (729 272)  routing T_14_17.sp4_h_r_19 <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (731 272)  (731 272)  routing T_14_17.sp4_h_r_19 <X> T_14_17.lc_trk_g0_3
 (24 0)  (732 272)  (732 272)  routing T_14_17.sp4_h_r_19 <X> T_14_17.lc_trk_g0_3
 (26 0)  (734 272)  (734 272)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 272)  (736 272)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 272)  (738 272)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (14 1)  (722 273)  (722 273)  routing T_14_17.sp4_h_l_5 <X> T_14_17.lc_trk_g0_0
 (15 1)  (723 273)  (723 273)  routing T_14_17.sp4_h_l_5 <X> T_14_17.lc_trk_g0_0
 (16 1)  (724 273)  (724 273)  routing T_14_17.sp4_h_l_5 <X> T_14_17.lc_trk_g0_0
 (17 1)  (725 273)  (725 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (729 273)  (729 273)  routing T_14_17.sp4_h_r_19 <X> T_14_17.lc_trk_g0_3
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (733 273)  (733 273)  routing T_14_17.sp4_r_v_b_33 <X> T_14_17.lc_trk_g0_2
 (26 1)  (734 273)  (734 273)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 273)  (735 273)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 273)  (738 273)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 273)  (740 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (741 273)  (741 273)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.input_2_0
 (35 1)  (743 273)  (743 273)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.input_2_0
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (38 1)  (746 273)  (746 273)  LC_0 Logic Functioning bit
 (41 1)  (749 273)  (749 273)  LC_0 Logic Functioning bit
 (42 1)  (750 273)  (750 273)  LC_0 Logic Functioning bit
 (43 1)  (751 273)  (751 273)  LC_0 Logic Functioning bit
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (712 274)  (712 274)  routing T_14_17.sp4_h_r_6 <X> T_14_17.sp4_v_t_37
 (6 2)  (714 274)  (714 274)  routing T_14_17.sp4_h_r_6 <X> T_14_17.sp4_v_t_37
 (15 2)  (723 274)  (723 274)  routing T_14_17.sp4_h_r_21 <X> T_14_17.lc_trk_g0_5
 (16 2)  (724 274)  (724 274)  routing T_14_17.sp4_h_r_21 <X> T_14_17.lc_trk_g0_5
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (726 274)  (726 274)  routing T_14_17.sp4_h_r_21 <X> T_14_17.lc_trk_g0_5
 (25 2)  (733 274)  (733 274)  routing T_14_17.sp4_h_r_14 <X> T_14_17.lc_trk_g0_6
 (27 2)  (735 274)  (735 274)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 274)  (736 274)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 274)  (738 274)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 274)  (739 274)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (50 2)  (758 274)  (758 274)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (713 275)  (713 275)  routing T_14_17.sp4_h_r_6 <X> T_14_17.sp4_v_t_37
 (10 3)  (718 275)  (718 275)  routing T_14_17.sp4_h_l_45 <X> T_14_17.sp4_v_t_36
 (12 3)  (720 275)  (720 275)  routing T_14_17.sp4_h_l_39 <X> T_14_17.sp4_v_t_39
 (18 3)  (726 275)  (726 275)  routing T_14_17.sp4_h_r_21 <X> T_14_17.lc_trk_g0_5
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (731 275)  (731 275)  routing T_14_17.sp4_h_r_14 <X> T_14_17.lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.sp4_h_r_14 <X> T_14_17.lc_trk_g0_6
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 275)  (738 275)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 275)  (739 275)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (40 3)  (748 275)  (748 275)  LC_1 Logic Functioning bit
 (43 3)  (751 275)  (751 275)  LC_1 Logic Functioning bit
 (0 4)  (708 276)  (708 276)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (1 4)  (709 276)  (709 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (25 4)  (733 276)  (733 276)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g1_2
 (28 4)  (736 276)  (736 276)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 276)  (738 276)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (0 5)  (708 277)  (708 277)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (1 5)  (709 277)  (709 277)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (16 5)  (724 277)  (724 277)  routing T_14_17.sp12_h_r_8 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (731 277)  (731 277)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g1_2
 (24 5)  (732 277)  (732 277)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g1_2
 (25 5)  (733 277)  (733 277)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g1_2
 (26 5)  (734 277)  (734 277)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 277)  (738 277)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (14 6)  (722 278)  (722 278)  routing T_14_17.sp4_v_t_1 <X> T_14_17.lc_trk_g1_4
 (21 6)  (729 278)  (729 278)  routing T_14_17.sp4_h_l_2 <X> T_14_17.lc_trk_g1_7
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (731 278)  (731 278)  routing T_14_17.sp4_h_l_2 <X> T_14_17.lc_trk_g1_7
 (24 6)  (732 278)  (732 278)  routing T_14_17.sp4_h_l_2 <X> T_14_17.lc_trk_g1_7
 (25 6)  (733 278)  (733 278)  routing T_14_17.sp4_v_t_3 <X> T_14_17.lc_trk_g1_6
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 278)  (739 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (42 6)  (750 278)  (750 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (50 6)  (758 278)  (758 278)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (719 279)  (719 279)  routing T_14_17.sp4_h_r_5 <X> T_14_17.sp4_h_l_40
 (14 7)  (722 279)  (722 279)  routing T_14_17.sp4_v_t_1 <X> T_14_17.lc_trk_g1_4
 (16 7)  (724 279)  (724 279)  routing T_14_17.sp4_v_t_1 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (731 279)  (731 279)  routing T_14_17.sp4_v_t_3 <X> T_14_17.lc_trk_g1_6
 (25 7)  (733 279)  (733 279)  routing T_14_17.sp4_v_t_3 <X> T_14_17.lc_trk_g1_6
 (26 7)  (734 279)  (734 279)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (42 7)  (750 279)  (750 279)  LC_3 Logic Functioning bit
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (5 8)  (713 280)  (713 280)  routing T_14_17.sp4_v_b_6 <X> T_14_17.sp4_h_r_6
 (11 8)  (719 280)  (719 280)  routing T_14_17.sp4_h_r_3 <X> T_14_17.sp4_v_b_8
 (12 8)  (720 280)  (720 280)  routing T_14_17.sp4_v_b_2 <X> T_14_17.sp4_h_r_8
 (14 8)  (722 280)  (722 280)  routing T_14_17.rgt_op_0 <X> T_14_17.lc_trk_g2_0
 (15 8)  (723 280)  (723 280)  routing T_14_17.sp4_h_r_33 <X> T_14_17.lc_trk_g2_1
 (16 8)  (724 280)  (724 280)  routing T_14_17.sp4_h_r_33 <X> T_14_17.lc_trk_g2_1
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 280)  (726 280)  routing T_14_17.sp4_h_r_33 <X> T_14_17.lc_trk_g2_1
 (26 8)  (734 280)  (734 280)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (37 8)  (745 280)  (745 280)  LC_4 Logic Functioning bit
 (39 8)  (747 280)  (747 280)  LC_4 Logic Functioning bit
 (41 8)  (749 280)  (749 280)  LC_4 Logic Functioning bit
 (43 8)  (751 280)  (751 280)  LC_4 Logic Functioning bit
 (50 8)  (758 280)  (758 280)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (714 281)  (714 281)  routing T_14_17.sp4_v_b_6 <X> T_14_17.sp4_h_r_6
 (11 9)  (719 281)  (719 281)  routing T_14_17.sp4_v_b_2 <X> T_14_17.sp4_h_r_8
 (13 9)  (721 281)  (721 281)  routing T_14_17.sp4_v_b_2 <X> T_14_17.sp4_h_r_8
 (15 9)  (723 281)  (723 281)  routing T_14_17.rgt_op_0 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (731 281)  (731 281)  routing T_14_17.sp4_v_b_42 <X> T_14_17.lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.sp4_v_b_42 <X> T_14_17.lc_trk_g2_2
 (26 9)  (734 281)  (734 281)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 282)  (731 282)  routing T_14_17.sp4_v_b_47 <X> T_14_17.lc_trk_g2_7
 (24 10)  (732 282)  (732 282)  routing T_14_17.sp4_v_b_47 <X> T_14_17.lc_trk_g2_7
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 282)  (738 282)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (37 10)  (745 282)  (745 282)  LC_5 Logic Functioning bit
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (50 10)  (758 282)  (758 282)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (716 283)  (716 283)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_t_42
 (9 11)  (717 283)  (717 283)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_t_42
 (10 11)  (718 283)  (718 283)  routing T_14_17.sp4_h_r_1 <X> T_14_17.sp4_v_t_42
 (13 11)  (721 283)  (721 283)  routing T_14_17.sp4_v_b_3 <X> T_14_17.sp4_h_l_45
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 283)  (733 283)  routing T_14_17.sp4_r_v_b_38 <X> T_14_17.lc_trk_g2_6
 (26 11)  (734 283)  (734 283)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 283)  (738 283)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 283)  (744 283)  LC_5 Logic Functioning bit
 (37 11)  (745 283)  (745 283)  LC_5 Logic Functioning bit
 (41 11)  (749 283)  (749 283)  LC_5 Logic Functioning bit
 (42 11)  (750 283)  (750 283)  LC_5 Logic Functioning bit
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (731 284)  (731 284)  routing T_14_17.sp12_v_b_11 <X> T_14_17.lc_trk_g3_3
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 284)  (738 284)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 284)  (742 284)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (42 12)  (750 284)  (750 284)  LC_6 Logic Functioning bit
 (45 12)  (753 284)  (753 284)  LC_6 Logic Functioning bit
 (47 12)  (755 284)  (755 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (758 284)  (758 284)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (712 285)  (712 285)  routing T_14_17.sp4_h_l_36 <X> T_14_17.sp4_h_r_9
 (6 13)  (714 285)  (714 285)  routing T_14_17.sp4_h_l_36 <X> T_14_17.sp4_h_r_9
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (51 13)  (759 285)  (759 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (760 285)  (760 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (708 286)  (708 286)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (712 286)  (712 286)  routing T_14_17.sp4_h_r_9 <X> T_14_17.sp4_v_t_44
 (9 14)  (717 286)  (717 286)  routing T_14_17.sp4_h_r_7 <X> T_14_17.sp4_h_l_47
 (10 14)  (718 286)  (718 286)  routing T_14_17.sp4_h_r_7 <X> T_14_17.sp4_h_l_47
 (16 14)  (724 286)  (724 286)  routing T_14_17.sp12_v_t_10 <X> T_14_17.lc_trk_g3_5
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (731 286)  (731 286)  routing T_14_17.sp4_h_r_31 <X> T_14_17.lc_trk_g3_7
 (24 14)  (732 286)  (732 286)  routing T_14_17.sp4_h_r_31 <X> T_14_17.lc_trk_g3_7
 (26 14)  (734 286)  (734 286)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 286)  (736 286)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 286)  (741 286)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (37 14)  (745 286)  (745 286)  LC_7 Logic Functioning bit
 (38 14)  (746 286)  (746 286)  LC_7 Logic Functioning bit
 (40 14)  (748 286)  (748 286)  LC_7 Logic Functioning bit
 (41 14)  (749 286)  (749 286)  LC_7 Logic Functioning bit
 (43 14)  (751 286)  (751 286)  LC_7 Logic Functioning bit
 (47 14)  (755 286)  (755 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (708 287)  (708 287)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 287)  (709 287)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (5 15)  (713 287)  (713 287)  routing T_14_17.sp4_h_r_9 <X> T_14_17.sp4_v_t_44
 (14 15)  (722 287)  (722 287)  routing T_14_17.sp4_r_v_b_44 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (729 287)  (729 287)  routing T_14_17.sp4_h_r_31 <X> T_14_17.lc_trk_g3_7
 (26 15)  (734 287)  (734 287)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 287)  (736 287)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 287)  (740 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (742 287)  (742 287)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.input_2_7
 (35 15)  (743 287)  (743 287)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.input_2_7
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (39 15)  (747 287)  (747 287)  LC_7 Logic Functioning bit
 (40 15)  (748 287)  (748 287)  LC_7 Logic Functioning bit
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit
 (42 15)  (750 287)  (750 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (14 0)  (776 272)  (776 272)  routing T_15_17.wire_logic_cluster/lc_0/out <X> T_15_17.lc_trk_g0_0
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 272)  (786 272)  routing T_15_17.top_op_3 <X> T_15_17.lc_trk_g0_3
 (27 0)  (789 272)  (789 272)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 272)  (792 272)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (37 0)  (799 272)  (799 272)  LC_0 Logic Functioning bit
 (38 0)  (800 272)  (800 272)  LC_0 Logic Functioning bit
 (42 0)  (804 272)  (804 272)  LC_0 Logic Functioning bit
 (45 0)  (807 272)  (807 272)  LC_0 Logic Functioning bit
 (52 0)  (814 272)  (814 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (779 273)  (779 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (783 273)  (783 273)  routing T_15_17.top_op_3 <X> T_15_17.lc_trk_g0_3
 (27 1)  (789 273)  (789 273)  routing T_15_17.lc_trk_g1_1 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (799 273)  (799 273)  LC_0 Logic Functioning bit
 (42 1)  (804 273)  (804 273)  LC_0 Logic Functioning bit
 (47 1)  (809 273)  (809 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (813 273)  (813 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (766 274)  (766 274)  routing T_15_17.sp4_v_b_0 <X> T_15_17.sp4_v_t_37
 (11 2)  (773 274)  (773 274)  routing T_15_17.sp4_h_r_8 <X> T_15_17.sp4_v_t_39
 (12 2)  (774 274)  (774 274)  routing T_15_17.sp4_v_t_45 <X> T_15_17.sp4_h_l_39
 (13 2)  (775 274)  (775 274)  routing T_15_17.sp4_h_r_8 <X> T_15_17.sp4_v_t_39
 (15 2)  (777 274)  (777 274)  routing T_15_17.sp4_h_r_5 <X> T_15_17.lc_trk_g0_5
 (16 2)  (778 274)  (778 274)  routing T_15_17.sp4_h_r_5 <X> T_15_17.lc_trk_g0_5
 (17 2)  (779 274)  (779 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (783 274)  (783 274)  routing T_15_17.sp4_v_b_15 <X> T_15_17.lc_trk_g0_7
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (785 274)  (785 274)  routing T_15_17.sp4_v_b_15 <X> T_15_17.lc_trk_g0_7
 (25 2)  (787 274)  (787 274)  routing T_15_17.sp4_h_r_14 <X> T_15_17.lc_trk_g0_6
 (26 2)  (788 274)  (788 274)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g1_1 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 274)  (795 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 274)  (796 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 274)  (797 274)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.input_2_1
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (37 2)  (799 274)  (799 274)  LC_1 Logic Functioning bit
 (39 2)  (801 274)  (801 274)  LC_1 Logic Functioning bit
 (43 2)  (805 274)  (805 274)  LC_1 Logic Functioning bit
 (45 2)  (807 274)  (807 274)  LC_1 Logic Functioning bit
 (11 3)  (773 275)  (773 275)  routing T_15_17.sp4_v_t_45 <X> T_15_17.sp4_h_l_39
 (12 3)  (774 275)  (774 275)  routing T_15_17.sp4_h_r_8 <X> T_15_17.sp4_v_t_39
 (13 3)  (775 275)  (775 275)  routing T_15_17.sp4_v_t_45 <X> T_15_17.sp4_h_l_39
 (18 3)  (780 275)  (780 275)  routing T_15_17.sp4_h_r_5 <X> T_15_17.lc_trk_g0_5
 (21 3)  (783 275)  (783 275)  routing T_15_17.sp4_v_b_15 <X> T_15_17.lc_trk_g0_7
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 275)  (785 275)  routing T_15_17.sp4_h_r_14 <X> T_15_17.lc_trk_g0_6
 (24 3)  (786 275)  (786 275)  routing T_15_17.sp4_h_r_14 <X> T_15_17.lc_trk_g0_6
 (27 3)  (789 275)  (789 275)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 275)  (794 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (797 275)  (797 275)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.input_2_1
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (38 3)  (800 275)  (800 275)  LC_1 Logic Functioning bit
 (9 4)  (771 276)  (771 276)  routing T_15_17.sp4_v_t_41 <X> T_15_17.sp4_h_r_4
 (13 4)  (775 276)  (775 276)  routing T_15_17.sp4_v_t_40 <X> T_15_17.sp4_v_b_5
 (16 4)  (778 276)  (778 276)  routing T_15_17.sp4_v_b_1 <X> T_15_17.lc_trk_g1_1
 (17 4)  (779 276)  (779 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (780 276)  (780 276)  routing T_15_17.sp4_v_b_1 <X> T_15_17.lc_trk_g1_1
 (21 4)  (783 276)  (783 276)  routing T_15_17.wire_logic_cluster/lc_3/out <X> T_15_17.lc_trk_g1_3
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (789 276)  (789 276)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 276)  (790 276)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 276)  (792 276)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 276)  (793 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 276)  (795 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 276)  (796 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 276)  (797 276)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.input_2_2
 (38 4)  (800 276)  (800 276)  LC_2 Logic Functioning bit
 (8 5)  (770 277)  (770 277)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_v_b_4
 (9 5)  (771 277)  (771 277)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_v_b_4
 (14 5)  (776 277)  (776 277)  routing T_15_17.sp4_r_v_b_24 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (784 277)  (784 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (787 277)  (787 277)  routing T_15_17.sp4_r_v_b_26 <X> T_15_17.lc_trk_g1_2
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 277)  (794 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (797 277)  (797 277)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.input_2_2
 (38 5)  (800 277)  (800 277)  LC_2 Logic Functioning bit
 (4 6)  (766 278)  (766 278)  routing T_15_17.sp4_h_r_9 <X> T_15_17.sp4_v_t_38
 (6 6)  (768 278)  (768 278)  routing T_15_17.sp4_h_r_9 <X> T_15_17.sp4_v_t_38
 (12 6)  (774 278)  (774 278)  routing T_15_17.sp4_h_r_2 <X> T_15_17.sp4_h_l_40
 (25 6)  (787 278)  (787 278)  routing T_15_17.wire_logic_cluster/lc_6/out <X> T_15_17.lc_trk_g1_6
 (28 6)  (790 278)  (790 278)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 278)  (792 278)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 278)  (795 278)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (38 6)  (800 278)  (800 278)  LC_3 Logic Functioning bit
 (43 6)  (805 278)  (805 278)  LC_3 Logic Functioning bit
 (50 6)  (812 278)  (812 278)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (767 279)  (767 279)  routing T_15_17.sp4_h_r_9 <X> T_15_17.sp4_v_t_38
 (13 7)  (775 279)  (775 279)  routing T_15_17.sp4_h_r_2 <X> T_15_17.sp4_h_l_40
 (15 7)  (777 279)  (777 279)  routing T_15_17.bot_op_4 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (784 279)  (784 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (788 279)  (788 279)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 279)  (792 279)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 279)  (798 279)  LC_3 Logic Functioning bit
 (38 7)  (800 279)  (800 279)  LC_3 Logic Functioning bit
 (5 8)  (767 280)  (767 280)  routing T_15_17.sp4_v_t_43 <X> T_15_17.sp4_h_r_6
 (6 8)  (768 280)  (768 280)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_b_6
 (8 8)  (770 280)  (770 280)  routing T_15_17.sp4_h_l_42 <X> T_15_17.sp4_h_r_7
 (17 8)  (779 280)  (779 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 280)  (789 280)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 280)  (795 280)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (38 8)  (800 280)  (800 280)  LC_4 Logic Functioning bit
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (45 8)  (807 280)  (807 280)  LC_4 Logic Functioning bit
 (50 8)  (812 280)  (812 280)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (773 281)  (773 281)  routing T_15_17.sp4_h_l_45 <X> T_15_17.sp4_h_r_8
 (28 9)  (790 281)  (790 281)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 281)  (792 281)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (38 9)  (800 281)  (800 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (43 9)  (805 281)  (805 281)  LC_4 Logic Functioning bit
 (51 9)  (813 281)  (813 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (814 281)  (814 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (3 10)  (765 282)  (765 282)  routing T_15_17.sp12_v_t_22 <X> T_15_17.sp12_h_l_22
 (17 10)  (779 282)  (779 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 282)  (780 282)  routing T_15_17.wire_logic_cluster/lc_5/out <X> T_15_17.lc_trk_g2_5
 (21 10)  (783 282)  (783 282)  routing T_15_17.wire_logic_cluster/lc_7/out <X> T_15_17.lc_trk_g2_7
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (788 282)  (788 282)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 282)  (790 282)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 282)  (796 282)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 282)  (799 282)  LC_5 Logic Functioning bit
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (43 10)  (805 282)  (805 282)  LC_5 Logic Functioning bit
 (45 10)  (807 282)  (807 282)  LC_5 Logic Functioning bit
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (790 283)  (790 283)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 283)  (793 283)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 283)  (794 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (796 283)  (796 283)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.input_2_5
 (37 11)  (799 283)  (799 283)  LC_5 Logic Functioning bit
 (40 11)  (802 283)  (802 283)  LC_5 Logic Functioning bit
 (42 11)  (804 283)  (804 283)  LC_5 Logic Functioning bit
 (46 11)  (808 283)  (808 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 284)  (780 284)  routing T_15_17.wire_logic_cluster/lc_1/out <X> T_15_17.lc_trk_g3_1
 (25 12)  (787 284)  (787 284)  routing T_15_17.sp4_h_r_34 <X> T_15_17.lc_trk_g3_2
 (26 12)  (788 284)  (788 284)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 284)  (789 284)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 284)  (792 284)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 284)  (795 284)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 284)  (796 284)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 284)  (797 284)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.input_2_6
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (37 12)  (799 284)  (799 284)  LC_6 Logic Functioning bit
 (39 12)  (801 284)  (801 284)  LC_6 Logic Functioning bit
 (41 12)  (803 284)  (803 284)  LC_6 Logic Functioning bit
 (43 12)  (805 284)  (805 284)  LC_6 Logic Functioning bit
 (45 12)  (807 284)  (807 284)  LC_6 Logic Functioning bit
 (22 13)  (784 285)  (784 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (785 285)  (785 285)  routing T_15_17.sp4_h_r_34 <X> T_15_17.lc_trk_g3_2
 (24 13)  (786 285)  (786 285)  routing T_15_17.sp4_h_r_34 <X> T_15_17.lc_trk_g3_2
 (28 13)  (790 285)  (790 285)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 285)  (792 285)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 285)  (793 285)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 285)  (794 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (795 285)  (795 285)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.input_2_6
 (34 13)  (796 285)  (796 285)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.input_2_6
 (35 13)  (797 285)  (797 285)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.input_2_6
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (37 13)  (799 285)  (799 285)  LC_6 Logic Functioning bit
 (38 13)  (800 285)  (800 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (43 13)  (805 285)  (805 285)  LC_6 Logic Functioning bit
 (46 13)  (808 285)  (808 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (22 14)  (784 286)  (784 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (788 286)  (788 286)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 286)  (790 286)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 286)  (796 286)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 286)  (797 286)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.input_2_7
 (37 14)  (799 286)  (799 286)  LC_7 Logic Functioning bit
 (41 14)  (803 286)  (803 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (45 14)  (807 286)  (807 286)  LC_7 Logic Functioning bit
 (47 14)  (809 286)  (809 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (6 15)  (768 287)  (768 287)  routing T_15_17.sp4_h_r_9 <X> T_15_17.sp4_h_l_44
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (785 287)  (785 287)  routing T_15_17.sp4_v_b_46 <X> T_15_17.lc_trk_g3_6
 (24 15)  (786 287)  (786 287)  routing T_15_17.sp4_v_b_46 <X> T_15_17.lc_trk_g3_6
 (26 15)  (788 287)  (788 287)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 287)  (790 287)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 287)  (793 287)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 287)  (794 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (799 287)  (799 287)  LC_7 Logic Functioning bit
 (40 15)  (802 287)  (802 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (8 0)  (824 272)  (824 272)  routing T_16_17.sp4_h_l_40 <X> T_16_17.sp4_h_r_1
 (10 0)  (826 272)  (826 272)  routing T_16_17.sp4_h_l_40 <X> T_16_17.sp4_h_r_1
 (14 0)  (830 272)  (830 272)  routing T_16_17.sp4_h_l_5 <X> T_16_17.lc_trk_g0_0
 (27 0)  (843 272)  (843 272)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 272)  (847 272)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 272)  (850 272)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (38 0)  (854 272)  (854 272)  LC_0 Logic Functioning bit
 (45 0)  (861 272)  (861 272)  LC_0 Logic Functioning bit
 (14 1)  (830 273)  (830 273)  routing T_16_17.sp4_h_l_5 <X> T_16_17.lc_trk_g0_0
 (15 1)  (831 273)  (831 273)  routing T_16_17.sp4_h_l_5 <X> T_16_17.lc_trk_g0_0
 (16 1)  (832 273)  (832 273)  routing T_16_17.sp4_h_l_5 <X> T_16_17.lc_trk_g0_0
 (17 1)  (833 273)  (833 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (838 273)  (838 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (843 273)  (843 273)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 273)  (844 273)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 273)  (846 273)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 273)  (847 273)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 273)  (852 273)  LC_0 Logic Functioning bit
 (37 1)  (853 273)  (853 273)  LC_0 Logic Functioning bit
 (38 1)  (854 273)  (854 273)  LC_0 Logic Functioning bit
 (39 1)  (855 273)  (855 273)  LC_0 Logic Functioning bit
 (40 1)  (856 273)  (856 273)  LC_0 Logic Functioning bit
 (42 1)  (858 273)  (858 273)  LC_0 Logic Functioning bit
 (46 1)  (862 273)  (862 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (822 274)  (822 274)  routing T_16_17.sp4_h_l_42 <X> T_16_17.sp4_v_t_37
 (8 2)  (824 274)  (824 274)  routing T_16_17.sp4_h_r_5 <X> T_16_17.sp4_h_l_36
 (10 2)  (826 274)  (826 274)  routing T_16_17.sp4_h_r_5 <X> T_16_17.sp4_h_l_36
 (14 2)  (830 274)  (830 274)  routing T_16_17.sp4_h_l_9 <X> T_16_17.lc_trk_g0_4
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 274)  (846 274)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 274)  (847 274)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 274)  (849 274)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 274)  (852 274)  LC_1 Logic Functioning bit
 (37 2)  (853 274)  (853 274)  LC_1 Logic Functioning bit
 (38 2)  (854 274)  (854 274)  LC_1 Logic Functioning bit
 (39 2)  (855 274)  (855 274)  LC_1 Logic Functioning bit
 (41 2)  (857 274)  (857 274)  LC_1 Logic Functioning bit
 (43 2)  (859 274)  (859 274)  LC_1 Logic Functioning bit
 (45 2)  (861 274)  (861 274)  LC_1 Logic Functioning bit
 (48 2)  (864 274)  (864 274)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (4 3)  (820 275)  (820 275)  routing T_16_17.sp4_h_r_4 <X> T_16_17.sp4_h_l_37
 (6 3)  (822 275)  (822 275)  routing T_16_17.sp4_h_r_4 <X> T_16_17.sp4_h_l_37
 (14 3)  (830 275)  (830 275)  routing T_16_17.sp4_h_l_9 <X> T_16_17.lc_trk_g0_4
 (15 3)  (831 275)  (831 275)  routing T_16_17.sp4_h_l_9 <X> T_16_17.lc_trk_g0_4
 (16 3)  (832 275)  (832 275)  routing T_16_17.sp4_h_l_9 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (838 275)  (838 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (841 275)  (841 275)  routing T_16_17.sp4_r_v_b_30 <X> T_16_17.lc_trk_g0_6
 (26 3)  (842 275)  (842 275)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 275)  (843 275)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 275)  (845 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 275)  (847 275)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 275)  (852 275)  LC_1 Logic Functioning bit
 (38 3)  (854 275)  (854 275)  LC_1 Logic Functioning bit
 (0 4)  (816 276)  (816 276)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (1 4)  (817 276)  (817 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (831 276)  (831 276)  routing T_16_17.sp4_h_l_4 <X> T_16_17.lc_trk_g1_1
 (16 4)  (832 276)  (832 276)  routing T_16_17.sp4_h_l_4 <X> T_16_17.lc_trk_g1_1
 (17 4)  (833 276)  (833 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (834 276)  (834 276)  routing T_16_17.sp4_h_l_4 <X> T_16_17.lc_trk_g1_1
 (21 4)  (837 276)  (837 276)  routing T_16_17.sp4_h_r_19 <X> T_16_17.lc_trk_g1_3
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (839 276)  (839 276)  routing T_16_17.sp4_h_r_19 <X> T_16_17.lc_trk_g1_3
 (24 4)  (840 276)  (840 276)  routing T_16_17.sp4_h_r_19 <X> T_16_17.lc_trk_g1_3
 (25 4)  (841 276)  (841 276)  routing T_16_17.sp4_h_r_10 <X> T_16_17.lc_trk_g1_2
 (27 4)  (843 276)  (843 276)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 276)  (844 276)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 276)  (850 276)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (38 4)  (854 276)  (854 276)  LC_2 Logic Functioning bit
 (41 4)  (857 276)  (857 276)  LC_2 Logic Functioning bit
 (43 4)  (859 276)  (859 276)  LC_2 Logic Functioning bit
 (45 4)  (861 276)  (861 276)  LC_2 Logic Functioning bit
 (0 5)  (816 277)  (816 277)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (1 5)  (817 277)  (817 277)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (4 5)  (820 277)  (820 277)  routing T_16_17.sp4_h_l_42 <X> T_16_17.sp4_h_r_3
 (6 5)  (822 277)  (822 277)  routing T_16_17.sp4_h_l_42 <X> T_16_17.sp4_h_r_3
 (18 5)  (834 277)  (834 277)  routing T_16_17.sp4_h_l_4 <X> T_16_17.lc_trk_g1_1
 (21 5)  (837 277)  (837 277)  routing T_16_17.sp4_h_r_19 <X> T_16_17.lc_trk_g1_3
 (22 5)  (838 277)  (838 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (839 277)  (839 277)  routing T_16_17.sp4_h_r_10 <X> T_16_17.lc_trk_g1_2
 (24 5)  (840 277)  (840 277)  routing T_16_17.sp4_h_r_10 <X> T_16_17.lc_trk_g1_2
 (26 5)  (842 277)  (842 277)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 277)  (844 277)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 277)  (847 277)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 277)  (853 277)  LC_2 Logic Functioning bit
 (39 5)  (855 277)  (855 277)  LC_2 Logic Functioning bit
 (41 5)  (857 277)  (857 277)  LC_2 Logic Functioning bit
 (43 5)  (859 277)  (859 277)  LC_2 Logic Functioning bit
 (10 6)  (826 278)  (826 278)  routing T_16_17.sp4_v_b_11 <X> T_16_17.sp4_h_l_41
 (11 6)  (827 278)  (827 278)  routing T_16_17.sp4_h_r_11 <X> T_16_17.sp4_v_t_40
 (13 6)  (829 278)  (829 278)  routing T_16_17.sp4_h_r_11 <X> T_16_17.sp4_v_t_40
 (17 6)  (833 278)  (833 278)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (834 278)  (834 278)  routing T_16_17.bnr_op_5 <X> T_16_17.lc_trk_g1_5
 (25 6)  (841 278)  (841 278)  routing T_16_17.sp4_h_l_11 <X> T_16_17.lc_trk_g1_6
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 278)  (850 278)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (37 6)  (853 278)  (853 278)  LC_3 Logic Functioning bit
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (39 6)  (855 278)  (855 278)  LC_3 Logic Functioning bit
 (41 6)  (857 278)  (857 278)  LC_3 Logic Functioning bit
 (43 6)  (859 278)  (859 278)  LC_3 Logic Functioning bit
 (45 6)  (861 278)  (861 278)  LC_3 Logic Functioning bit
 (53 6)  (869 278)  (869 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (4 7)  (820 279)  (820 279)  routing T_16_17.sp4_h_r_7 <X> T_16_17.sp4_h_l_38
 (6 7)  (822 279)  (822 279)  routing T_16_17.sp4_h_r_7 <X> T_16_17.sp4_h_l_38
 (12 7)  (828 279)  (828 279)  routing T_16_17.sp4_h_r_11 <X> T_16_17.sp4_v_t_40
 (18 7)  (834 279)  (834 279)  routing T_16_17.bnr_op_5 <X> T_16_17.lc_trk_g1_5
 (22 7)  (838 279)  (838 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (839 279)  (839 279)  routing T_16_17.sp4_h_l_11 <X> T_16_17.lc_trk_g1_6
 (24 7)  (840 279)  (840 279)  routing T_16_17.sp4_h_l_11 <X> T_16_17.lc_trk_g1_6
 (25 7)  (841 279)  (841 279)  routing T_16_17.sp4_h_l_11 <X> T_16_17.lc_trk_g1_6
 (26 7)  (842 279)  (842 279)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 279)  (843 279)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 279)  (846 279)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 279)  (852 279)  LC_3 Logic Functioning bit
 (38 7)  (854 279)  (854 279)  LC_3 Logic Functioning bit
 (3 8)  (819 280)  (819 280)  routing T_16_17.sp12_h_r_1 <X> T_16_17.sp12_v_b_1
 (14 8)  (830 280)  (830 280)  routing T_16_17.sp4_v_b_24 <X> T_16_17.lc_trk_g2_0
 (16 8)  (832 280)  (832 280)  routing T_16_17.sp4_v_t_12 <X> T_16_17.lc_trk_g2_1
 (17 8)  (833 280)  (833 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (834 280)  (834 280)  routing T_16_17.sp4_v_t_12 <X> T_16_17.lc_trk_g2_1
 (25 8)  (841 280)  (841 280)  routing T_16_17.sp4_h_r_34 <X> T_16_17.lc_trk_g2_2
 (26 8)  (842 280)  (842 280)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 280)  (844 280)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 280)  (846 280)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 280)  (850 280)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (41 8)  (857 280)  (857 280)  LC_4 Logic Functioning bit
 (43 8)  (859 280)  (859 280)  LC_4 Logic Functioning bit
 (45 8)  (861 280)  (861 280)  LC_4 Logic Functioning bit
 (47 8)  (863 280)  (863 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (3 9)  (819 281)  (819 281)  routing T_16_17.sp12_h_r_1 <X> T_16_17.sp12_v_b_1
 (16 9)  (832 281)  (832 281)  routing T_16_17.sp4_v_b_24 <X> T_16_17.lc_trk_g2_0
 (17 9)  (833 281)  (833 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 281)  (839 281)  routing T_16_17.sp4_h_r_34 <X> T_16_17.lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.sp4_h_r_34 <X> T_16_17.lc_trk_g2_2
 (26 9)  (842 281)  (842 281)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 281)  (843 281)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 281)  (844 281)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 281)  (847 281)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 281)  (853 281)  LC_4 Logic Functioning bit
 (39 9)  (855 281)  (855 281)  LC_4 Logic Functioning bit
 (41 9)  (857 281)  (857 281)  LC_4 Logic Functioning bit
 (43 9)  (859 281)  (859 281)  LC_4 Logic Functioning bit
 (14 10)  (830 282)  (830 282)  routing T_16_17.sp4_h_r_44 <X> T_16_17.lc_trk_g2_4
 (15 10)  (831 282)  (831 282)  routing T_16_17.sp4_h_l_24 <X> T_16_17.lc_trk_g2_5
 (16 10)  (832 282)  (832 282)  routing T_16_17.sp4_h_l_24 <X> T_16_17.lc_trk_g2_5
 (17 10)  (833 282)  (833 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (834 282)  (834 282)  routing T_16_17.sp4_h_l_24 <X> T_16_17.lc_trk_g2_5
 (25 10)  (841 282)  (841 282)  routing T_16_17.sp4_h_r_46 <X> T_16_17.lc_trk_g2_6
 (28 10)  (844 282)  (844 282)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 282)  (845 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 282)  (847 282)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 282)  (849 282)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (37 10)  (853 282)  (853 282)  LC_5 Logic Functioning bit
 (38 10)  (854 282)  (854 282)  LC_5 Logic Functioning bit
 (39 10)  (855 282)  (855 282)  LC_5 Logic Functioning bit
 (41 10)  (857 282)  (857 282)  LC_5 Logic Functioning bit
 (43 10)  (859 282)  (859 282)  LC_5 Logic Functioning bit
 (45 10)  (861 282)  (861 282)  LC_5 Logic Functioning bit
 (4 11)  (820 283)  (820 283)  routing T_16_17.sp4_h_r_10 <X> T_16_17.sp4_h_l_43
 (5 11)  (821 283)  (821 283)  routing T_16_17.sp4_h_l_43 <X> T_16_17.sp4_v_t_43
 (6 11)  (822 283)  (822 283)  routing T_16_17.sp4_h_r_10 <X> T_16_17.sp4_h_l_43
 (14 11)  (830 283)  (830 283)  routing T_16_17.sp4_h_r_44 <X> T_16_17.lc_trk_g2_4
 (15 11)  (831 283)  (831 283)  routing T_16_17.sp4_h_r_44 <X> T_16_17.lc_trk_g2_4
 (16 11)  (832 283)  (832 283)  routing T_16_17.sp4_h_r_44 <X> T_16_17.lc_trk_g2_4
 (17 11)  (833 283)  (833 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 283)  (839 283)  routing T_16_17.sp4_h_r_46 <X> T_16_17.lc_trk_g2_6
 (24 11)  (840 283)  (840 283)  routing T_16_17.sp4_h_r_46 <X> T_16_17.lc_trk_g2_6
 (25 11)  (841 283)  (841 283)  routing T_16_17.sp4_h_r_46 <X> T_16_17.lc_trk_g2_6
 (26 11)  (842 283)  (842 283)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 283)  (843 283)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 283)  (852 283)  LC_5 Logic Functioning bit
 (38 11)  (854 283)  (854 283)  LC_5 Logic Functioning bit
 (15 12)  (831 284)  (831 284)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g3_1
 (16 12)  (832 284)  (832 284)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g3_1
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (834 284)  (834 284)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g3_1
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (842 284)  (842 284)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 284)  (844 284)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 284)  (850 284)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (41 12)  (857 284)  (857 284)  LC_6 Logic Functioning bit
 (43 12)  (859 284)  (859 284)  LC_6 Logic Functioning bit
 (45 12)  (861 284)  (861 284)  LC_6 Logic Functioning bit
 (11 13)  (827 285)  (827 285)  routing T_16_17.sp4_h_l_46 <X> T_16_17.sp4_h_r_11
 (17 13)  (833 285)  (833 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (834 285)  (834 285)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g3_1
 (21 13)  (837 285)  (837 285)  routing T_16_17.sp4_r_v_b_43 <X> T_16_17.lc_trk_g3_3
 (26 13)  (842 285)  (842 285)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 285)  (847 285)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 285)  (853 285)  LC_6 Logic Functioning bit
 (39 13)  (855 285)  (855 285)  LC_6 Logic Functioning bit
 (41 13)  (857 285)  (857 285)  LC_6 Logic Functioning bit
 (43 13)  (859 285)  (859 285)  LC_6 Logic Functioning bit
 (52 13)  (868 285)  (868 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (824 286)  (824 286)  routing T_16_17.sp4_h_r_10 <X> T_16_17.sp4_h_l_47
 (22 14)  (838 286)  (838 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (839 286)  (839 286)  routing T_16_17.sp4_h_r_31 <X> T_16_17.lc_trk_g3_7
 (24 14)  (840 286)  (840 286)  routing T_16_17.sp4_h_r_31 <X> T_16_17.lc_trk_g3_7
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 286)  (850 286)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (37 14)  (853 286)  (853 286)  LC_7 Logic Functioning bit
 (38 14)  (854 286)  (854 286)  LC_7 Logic Functioning bit
 (39 14)  (855 286)  (855 286)  LC_7 Logic Functioning bit
 (41 14)  (857 286)  (857 286)  LC_7 Logic Functioning bit
 (43 14)  (859 286)  (859 286)  LC_7 Logic Functioning bit
 (45 14)  (861 286)  (861 286)  LC_7 Logic Functioning bit
 (0 15)  (816 287)  (816 287)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 287)  (817 287)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (3 15)  (819 287)  (819 287)  routing T_16_17.sp12_h_l_22 <X> T_16_17.sp12_v_t_22
 (6 15)  (822 287)  (822 287)  routing T_16_17.sp4_h_r_9 <X> T_16_17.sp4_h_l_44
 (8 15)  (824 287)  (824 287)  routing T_16_17.sp4_h_r_10 <X> T_16_17.sp4_v_t_47
 (9 15)  (825 287)  (825 287)  routing T_16_17.sp4_h_r_10 <X> T_16_17.sp4_v_t_47
 (21 15)  (837 287)  (837 287)  routing T_16_17.sp4_h_r_31 <X> T_16_17.lc_trk_g3_7
 (26 15)  (842 287)  (842 287)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 287)  (843 287)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 287)  (847 287)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 287)  (852 287)  LC_7 Logic Functioning bit
 (38 15)  (854 287)  (854 287)  LC_7 Logic Functioning bit
 (46 15)  (862 287)  (862 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_17

 (5 0)  (879 272)  (879 272)  routing T_17_17.sp4_v_t_37 <X> T_17_17.sp4_h_r_0
 (22 0)  (896 272)  (896 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (900 272)  (900 272)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 272)  (907 272)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 272)  (908 272)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 272)  (909 272)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.input_2_0
 (36 0)  (910 272)  (910 272)  LC_0 Logic Functioning bit
 (37 0)  (911 272)  (911 272)  LC_0 Logic Functioning bit
 (39 0)  (913 272)  (913 272)  LC_0 Logic Functioning bit
 (41 0)  (915 272)  (915 272)  LC_0 Logic Functioning bit
 (43 0)  (917 272)  (917 272)  LC_0 Logic Functioning bit
 (14 1)  (888 273)  (888 273)  routing T_17_17.sp4_h_r_0 <X> T_17_17.lc_trk_g0_0
 (15 1)  (889 273)  (889 273)  routing T_17_17.sp4_h_r_0 <X> T_17_17.lc_trk_g0_0
 (16 1)  (890 273)  (890 273)  routing T_17_17.sp4_h_r_0 <X> T_17_17.lc_trk_g0_0
 (17 1)  (891 273)  (891 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (895 273)  (895 273)  routing T_17_17.sp4_r_v_b_32 <X> T_17_17.lc_trk_g0_3
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 273)  (904 273)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 273)  (905 273)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 273)  (906 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (907 273)  (907 273)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.input_2_0
 (34 1)  (908 273)  (908 273)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.input_2_0
 (36 1)  (910 273)  (910 273)  LC_0 Logic Functioning bit
 (37 1)  (911 273)  (911 273)  LC_0 Logic Functioning bit
 (39 1)  (913 273)  (913 273)  LC_0 Logic Functioning bit
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 274)  (888 274)  routing T_17_17.bnr_op_4 <X> T_17_17.lc_trk_g0_4
 (15 2)  (889 274)  (889 274)  routing T_17_17.lft_op_5 <X> T_17_17.lc_trk_g0_5
 (17 2)  (891 274)  (891 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (892 274)  (892 274)  routing T_17_17.lft_op_5 <X> T_17_17.lc_trk_g0_5
 (25 2)  (899 274)  (899 274)  routing T_17_17.sp4_h_l_11 <X> T_17_17.lc_trk_g0_6
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 274)  (904 274)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 274)  (907 274)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 274)  (910 274)  LC_1 Logic Functioning bit
 (37 2)  (911 274)  (911 274)  LC_1 Logic Functioning bit
 (43 2)  (917 274)  (917 274)  LC_1 Logic Functioning bit
 (50 2)  (924 274)  (924 274)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (882 275)  (882 275)  routing T_17_17.sp4_v_b_10 <X> T_17_17.sp4_v_t_36
 (10 3)  (884 275)  (884 275)  routing T_17_17.sp4_v_b_10 <X> T_17_17.sp4_v_t_36
 (11 3)  (885 275)  (885 275)  routing T_17_17.sp4_h_r_2 <X> T_17_17.sp4_h_l_39
 (14 3)  (888 275)  (888 275)  routing T_17_17.bnr_op_4 <X> T_17_17.lc_trk_g0_4
 (17 3)  (891 275)  (891 275)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (896 275)  (896 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (897 275)  (897 275)  routing T_17_17.sp4_h_l_11 <X> T_17_17.lc_trk_g0_6
 (24 3)  (898 275)  (898 275)  routing T_17_17.sp4_h_l_11 <X> T_17_17.lc_trk_g0_6
 (25 3)  (899 275)  (899 275)  routing T_17_17.sp4_h_l_11 <X> T_17_17.lc_trk_g0_6
 (26 3)  (900 275)  (900 275)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 275)  (904 275)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 275)  (910 275)  LC_1 Logic Functioning bit
 (37 3)  (911 275)  (911 275)  LC_1 Logic Functioning bit
 (38 3)  (912 275)  (912 275)  LC_1 Logic Functioning bit
 (41 3)  (915 275)  (915 275)  LC_1 Logic Functioning bit
 (42 3)  (916 275)  (916 275)  LC_1 Logic Functioning bit
 (0 4)  (874 276)  (874 276)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (1 4)  (875 276)  (875 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (895 276)  (895 276)  routing T_17_17.sp4_h_r_19 <X> T_17_17.lc_trk_g1_3
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (897 276)  (897 276)  routing T_17_17.sp4_h_r_19 <X> T_17_17.lc_trk_g1_3
 (24 4)  (898 276)  (898 276)  routing T_17_17.sp4_h_r_19 <X> T_17_17.lc_trk_g1_3
 (26 4)  (900 276)  (900 276)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 276)  (904 276)  routing T_17_17.lc_trk_g0_5 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 276)  (907 276)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 276)  (908 276)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 276)  (910 276)  LC_2 Logic Functioning bit
 (38 4)  (912 276)  (912 276)  LC_2 Logic Functioning bit
 (41 4)  (915 276)  (915 276)  LC_2 Logic Functioning bit
 (43 4)  (917 276)  (917 276)  LC_2 Logic Functioning bit
 (0 5)  (874 277)  (874 277)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (1 5)  (875 277)  (875 277)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (21 5)  (895 277)  (895 277)  routing T_17_17.sp4_h_r_19 <X> T_17_17.lc_trk_g1_3
 (26 5)  (900 277)  (900 277)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 277)  (901 277)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 277)  (905 277)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 277)  (911 277)  LC_2 Logic Functioning bit
 (39 5)  (913 277)  (913 277)  LC_2 Logic Functioning bit
 (41 5)  (915 277)  (915 277)  LC_2 Logic Functioning bit
 (43 5)  (917 277)  (917 277)  LC_2 Logic Functioning bit
 (15 6)  (889 278)  (889 278)  routing T_17_17.sp4_h_r_21 <X> T_17_17.lc_trk_g1_5
 (16 6)  (890 278)  (890 278)  routing T_17_17.sp4_h_r_21 <X> T_17_17.lc_trk_g1_5
 (17 6)  (891 278)  (891 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 278)  (892 278)  routing T_17_17.sp4_h_r_21 <X> T_17_17.lc_trk_g1_5
 (21 6)  (895 278)  (895 278)  routing T_17_17.sp4_h_l_2 <X> T_17_17.lc_trk_g1_7
 (22 6)  (896 278)  (896 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (897 278)  (897 278)  routing T_17_17.sp4_h_l_2 <X> T_17_17.lc_trk_g1_7
 (24 6)  (898 278)  (898 278)  routing T_17_17.sp4_h_l_2 <X> T_17_17.lc_trk_g1_7
 (28 6)  (902 278)  (902 278)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (42 6)  (916 278)  (916 278)  LC_3 Logic Functioning bit
 (43 6)  (917 278)  (917 278)  LC_3 Logic Functioning bit
 (50 6)  (924 278)  (924 278)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (878 279)  (878 279)  routing T_17_17.sp4_v_b_10 <X> T_17_17.sp4_h_l_38
 (18 7)  (892 279)  (892 279)  routing T_17_17.sp4_h_r_21 <X> T_17_17.lc_trk_g1_5
 (26 7)  (900 279)  (900 279)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 279)  (901 279)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 279)  (902 279)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 279)  (904 279)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 279)  (905 279)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (38 7)  (912 279)  (912 279)  LC_3 Logic Functioning bit
 (42 7)  (916 279)  (916 279)  LC_3 Logic Functioning bit
 (43 7)  (917 279)  (917 279)  LC_3 Logic Functioning bit
 (5 8)  (879 280)  (879 280)  routing T_17_17.sp4_v_b_0 <X> T_17_17.sp4_h_r_6
 (8 8)  (882 280)  (882 280)  routing T_17_17.sp4_v_b_1 <X> T_17_17.sp4_h_r_7
 (9 8)  (883 280)  (883 280)  routing T_17_17.sp4_v_b_1 <X> T_17_17.sp4_h_r_7
 (10 8)  (884 280)  (884 280)  routing T_17_17.sp4_v_b_1 <X> T_17_17.sp4_h_r_7
 (17 8)  (891 280)  (891 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 280)  (892 280)  routing T_17_17.wire_logic_cluster/lc_1/out <X> T_17_17.lc_trk_g2_1
 (21 8)  (895 280)  (895 280)  routing T_17_17.rgt_op_3 <X> T_17_17.lc_trk_g2_3
 (22 8)  (896 280)  (896 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (898 280)  (898 280)  routing T_17_17.rgt_op_3 <X> T_17_17.lc_trk_g2_3
 (25 8)  (899 280)  (899 280)  routing T_17_17.sp4_h_r_34 <X> T_17_17.lc_trk_g2_2
 (26 8)  (900 280)  (900 280)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 280)  (907 280)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 280)  (910 280)  LC_4 Logic Functioning bit
 (37 8)  (911 280)  (911 280)  LC_4 Logic Functioning bit
 (39 8)  (913 280)  (913 280)  LC_4 Logic Functioning bit
 (43 8)  (917 280)  (917 280)  LC_4 Logic Functioning bit
 (45 8)  (919 280)  (919 280)  LC_4 Logic Functioning bit
 (50 8)  (924 280)  (924 280)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (878 281)  (878 281)  routing T_17_17.sp4_v_b_0 <X> T_17_17.sp4_h_r_6
 (6 9)  (880 281)  (880 281)  routing T_17_17.sp4_v_b_0 <X> T_17_17.sp4_h_r_6
 (16 9)  (890 281)  (890 281)  routing T_17_17.sp12_v_b_8 <X> T_17_17.lc_trk_g2_0
 (17 9)  (891 281)  (891 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (897 281)  (897 281)  routing T_17_17.sp4_h_r_34 <X> T_17_17.lc_trk_g2_2
 (24 9)  (898 281)  (898 281)  routing T_17_17.sp4_h_r_34 <X> T_17_17.lc_trk_g2_2
 (28 9)  (902 281)  (902 281)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 281)  (903 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 281)  (910 281)  LC_4 Logic Functioning bit
 (37 9)  (911 281)  (911 281)  LC_4 Logic Functioning bit
 (38 9)  (912 281)  (912 281)  LC_4 Logic Functioning bit
 (42 9)  (916 281)  (916 281)  LC_4 Logic Functioning bit
 (51 9)  (925 281)  (925 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (882 282)  (882 282)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_h_l_42
 (9 10)  (883 282)  (883 282)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_h_l_42
 (10 10)  (884 282)  (884 282)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_h_l_42
 (21 10)  (895 282)  (895 282)  routing T_17_17.sp4_v_t_18 <X> T_17_17.lc_trk_g2_7
 (22 10)  (896 282)  (896 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (897 282)  (897 282)  routing T_17_17.sp4_v_t_18 <X> T_17_17.lc_trk_g2_7
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 282)  (905 282)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 282)  (907 282)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 282)  (910 282)  LC_5 Logic Functioning bit
 (38 10)  (912 282)  (912 282)  LC_5 Logic Functioning bit
 (41 10)  (915 282)  (915 282)  LC_5 Logic Functioning bit
 (43 10)  (917 282)  (917 282)  LC_5 Logic Functioning bit
 (12 11)  (886 283)  (886 283)  routing T_17_17.sp4_h_l_45 <X> T_17_17.sp4_v_t_45
 (14 11)  (888 283)  (888 283)  routing T_17_17.sp12_v_b_20 <X> T_17_17.lc_trk_g2_4
 (16 11)  (890 283)  (890 283)  routing T_17_17.sp12_v_b_20 <X> T_17_17.lc_trk_g2_4
 (17 11)  (891 283)  (891 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (26 11)  (900 283)  (900 283)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 283)  (902 283)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (911 283)  (911 283)  LC_5 Logic Functioning bit
 (39 11)  (913 283)  (913 283)  LC_5 Logic Functioning bit
 (41 11)  (915 283)  (915 283)  LC_5 Logic Functioning bit
 (43 11)  (917 283)  (917 283)  LC_5 Logic Functioning bit
 (5 12)  (879 284)  (879 284)  routing T_17_17.sp4_v_t_44 <X> T_17_17.sp4_h_r_9
 (12 12)  (886 284)  (886 284)  routing T_17_17.sp4_h_l_45 <X> T_17_17.sp4_h_r_11
 (13 12)  (887 284)  (887 284)  routing T_17_17.sp4_v_t_46 <X> T_17_17.sp4_v_b_11
 (22 12)  (896 284)  (896 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (899 284)  (899 284)  routing T_17_17.sp4_v_t_23 <X> T_17_17.lc_trk_g3_2
 (26 12)  (900 284)  (900 284)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 284)  (902 284)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 284)  (904 284)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (42 12)  (916 284)  (916 284)  LC_6 Logic Functioning bit
 (43 12)  (917 284)  (917 284)  LC_6 Logic Functioning bit
 (50 12)  (924 284)  (924 284)  Cascade bit: LH_LC06_inmux02_5

 (13 13)  (887 285)  (887 285)  routing T_17_17.sp4_h_l_45 <X> T_17_17.sp4_h_r_11
 (21 13)  (895 285)  (895 285)  routing T_17_17.sp4_r_v_b_43 <X> T_17_17.lc_trk_g3_3
 (22 13)  (896 285)  (896 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (897 285)  (897 285)  routing T_17_17.sp4_v_t_23 <X> T_17_17.lc_trk_g3_2
 (25 13)  (899 285)  (899 285)  routing T_17_17.sp4_v_t_23 <X> T_17_17.lc_trk_g3_2
 (28 13)  (902 285)  (902 285)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 285)  (904 285)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 285)  (905 285)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 285)  (910 285)  LC_6 Logic Functioning bit
 (38 13)  (912 285)  (912 285)  LC_6 Logic Functioning bit
 (42 13)  (916 285)  (916 285)  LC_6 Logic Functioning bit
 (43 13)  (917 285)  (917 285)  LC_6 Logic Functioning bit
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (882 286)  (882 286)  routing T_17_17.sp4_v_t_41 <X> T_17_17.sp4_h_l_47
 (9 14)  (883 286)  (883 286)  routing T_17_17.sp4_v_t_41 <X> T_17_17.sp4_h_l_47
 (10 14)  (884 286)  (884 286)  routing T_17_17.sp4_v_t_41 <X> T_17_17.sp4_h_l_47
 (15 14)  (889 286)  (889 286)  routing T_17_17.sp4_h_r_45 <X> T_17_17.lc_trk_g3_5
 (16 14)  (890 286)  (890 286)  routing T_17_17.sp4_h_r_45 <X> T_17_17.lc_trk_g3_5
 (17 14)  (891 286)  (891 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (892 286)  (892 286)  routing T_17_17.sp4_h_r_45 <X> T_17_17.lc_trk_g3_5
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 286)  (908 286)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 286)  (910 286)  LC_7 Logic Functioning bit
 (37 14)  (911 286)  (911 286)  LC_7 Logic Functioning bit
 (39 14)  (913 286)  (913 286)  LC_7 Logic Functioning bit
 (43 14)  (917 286)  (917 286)  LC_7 Logic Functioning bit
 (45 14)  (919 286)  (919 286)  LC_7 Logic Functioning bit
 (50 14)  (924 286)  (924 286)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (926 286)  (926 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (874 287)  (874 287)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 287)  (875 287)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (18 15)  (892 287)  (892 287)  routing T_17_17.sp4_h_r_45 <X> T_17_17.lc_trk_g3_5
 (26 15)  (900 287)  (900 287)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 287)  (901 287)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 287)  (902 287)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 287)  (905 287)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 287)  (910 287)  LC_7 Logic Functioning bit
 (37 15)  (911 287)  (911 287)  LC_7 Logic Functioning bit
 (38 15)  (912 287)  (912 287)  LC_7 Logic Functioning bit
 (42 15)  (916 287)  (916 287)  LC_7 Logic Functioning bit
 (48 15)  (922 287)  (922 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_17

 (14 0)  (942 272)  (942 272)  routing T_18_17.sp4_v_b_0 <X> T_18_17.lc_trk_g0_0
 (21 0)  (949 272)  (949 272)  routing T_18_17.sp4_h_r_11 <X> T_18_17.lc_trk_g0_3
 (22 0)  (950 272)  (950 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (951 272)  (951 272)  routing T_18_17.sp4_h_r_11 <X> T_18_17.lc_trk_g0_3
 (24 0)  (952 272)  (952 272)  routing T_18_17.sp4_h_r_11 <X> T_18_17.lc_trk_g0_3
 (27 0)  (955 272)  (955 272)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 272)  (957 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 272)  (960 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 272)  (961 272)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 272)  (964 272)  LC_0 Logic Functioning bit
 (38 0)  (966 272)  (966 272)  LC_0 Logic Functioning bit
 (45 0)  (973 272)  (973 272)  LC_0 Logic Functioning bit
 (11 1)  (939 273)  (939 273)  routing T_18_17.sp4_h_l_43 <X> T_18_17.sp4_h_r_2
 (13 1)  (941 273)  (941 273)  routing T_18_17.sp4_h_l_43 <X> T_18_17.sp4_h_r_2
 (16 1)  (944 273)  (944 273)  routing T_18_17.sp4_v_b_0 <X> T_18_17.lc_trk_g0_0
 (17 1)  (945 273)  (945 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (950 273)  (950 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (951 273)  (951 273)  routing T_18_17.sp4_v_b_18 <X> T_18_17.lc_trk_g0_2
 (24 1)  (952 273)  (952 273)  routing T_18_17.sp4_v_b_18 <X> T_18_17.lc_trk_g0_2
 (26 1)  (954 273)  (954 273)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 273)  (955 273)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 273)  (956 273)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 273)  (958 273)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 273)  (959 273)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 273)  (964 273)  LC_0 Logic Functioning bit
 (37 1)  (965 273)  (965 273)  LC_0 Logic Functioning bit
 (38 1)  (966 273)  (966 273)  LC_0 Logic Functioning bit
 (39 1)  (967 273)  (967 273)  LC_0 Logic Functioning bit
 (40 1)  (968 273)  (968 273)  LC_0 Logic Functioning bit
 (42 1)  (970 273)  (970 273)  LC_0 Logic Functioning bit
 (48 1)  (976 273)  (976 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (953 274)  (953 274)  routing T_18_17.sp4_v_t_3 <X> T_18_17.lc_trk_g0_6
 (31 2)  (959 274)  (959 274)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 274)  (962 274)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 274)  (964 274)  LC_1 Logic Functioning bit
 (37 2)  (965 274)  (965 274)  LC_1 Logic Functioning bit
 (39 2)  (967 274)  (967 274)  LC_1 Logic Functioning bit
 (43 2)  (971 274)  (971 274)  LC_1 Logic Functioning bit
 (45 2)  (973 274)  (973 274)  LC_1 Logic Functioning bit
 (48 2)  (976 274)  (976 274)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (14 3)  (942 275)  (942 275)  routing T_18_17.sp4_r_v_b_28 <X> T_18_17.lc_trk_g0_4
 (17 3)  (945 275)  (945 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (950 275)  (950 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (951 275)  (951 275)  routing T_18_17.sp4_v_t_3 <X> T_18_17.lc_trk_g0_6
 (25 3)  (953 275)  (953 275)  routing T_18_17.sp4_v_t_3 <X> T_18_17.lc_trk_g0_6
 (26 3)  (954 275)  (954 275)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 275)  (955 275)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 275)  (959 275)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 275)  (960 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (961 275)  (961 275)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.input_2_1
 (36 3)  (964 275)  (964 275)  LC_1 Logic Functioning bit
 (37 3)  (965 275)  (965 275)  LC_1 Logic Functioning bit
 (38 3)  (966 275)  (966 275)  LC_1 Logic Functioning bit
 (42 3)  (970 275)  (970 275)  LC_1 Logic Functioning bit
 (0 4)  (928 276)  (928 276)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (1 4)  (929 276)  (929 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (943 276)  (943 276)  routing T_18_17.sp4_h_l_4 <X> T_18_17.lc_trk_g1_1
 (16 4)  (944 276)  (944 276)  routing T_18_17.sp4_h_l_4 <X> T_18_17.lc_trk_g1_1
 (17 4)  (945 276)  (945 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (946 276)  (946 276)  routing T_18_17.sp4_h_l_4 <X> T_18_17.lc_trk_g1_1
 (21 4)  (949 276)  (949 276)  routing T_18_17.sp4_h_r_19 <X> T_18_17.lc_trk_g1_3
 (22 4)  (950 276)  (950 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (951 276)  (951 276)  routing T_18_17.sp4_h_r_19 <X> T_18_17.lc_trk_g1_3
 (24 4)  (952 276)  (952 276)  routing T_18_17.sp4_h_r_19 <X> T_18_17.lc_trk_g1_3
 (26 4)  (954 276)  (954 276)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 276)  (962 276)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 276)  (964 276)  LC_2 Logic Functioning bit
 (38 4)  (966 276)  (966 276)  LC_2 Logic Functioning bit
 (41 4)  (969 276)  (969 276)  LC_2 Logic Functioning bit
 (43 4)  (971 276)  (971 276)  LC_2 Logic Functioning bit
 (45 4)  (973 276)  (973 276)  LC_2 Logic Functioning bit
 (1 5)  (929 277)  (929 277)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (14 5)  (942 277)  (942 277)  routing T_18_17.sp4_h_r_0 <X> T_18_17.lc_trk_g1_0
 (15 5)  (943 277)  (943 277)  routing T_18_17.sp4_h_r_0 <X> T_18_17.lc_trk_g1_0
 (16 5)  (944 277)  (944 277)  routing T_18_17.sp4_h_r_0 <X> T_18_17.lc_trk_g1_0
 (17 5)  (945 277)  (945 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (946 277)  (946 277)  routing T_18_17.sp4_h_l_4 <X> T_18_17.lc_trk_g1_1
 (21 5)  (949 277)  (949 277)  routing T_18_17.sp4_h_r_19 <X> T_18_17.lc_trk_g1_3
 (22 5)  (950 277)  (950 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (954 277)  (954 277)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 277)  (956 277)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 277)  (958 277)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 277)  (959 277)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 277)  (965 277)  LC_2 Logic Functioning bit
 (39 5)  (967 277)  (967 277)  LC_2 Logic Functioning bit
 (41 5)  (969 277)  (969 277)  LC_2 Logic Functioning bit
 (43 5)  (971 277)  (971 277)  LC_2 Logic Functioning bit
 (46 5)  (974 277)  (974 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (942 278)  (942 278)  routing T_18_17.sp4_v_t_1 <X> T_18_17.lc_trk_g1_4
 (17 6)  (945 278)  (945 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (949 278)  (949 278)  routing T_18_17.sp12_h_l_4 <X> T_18_17.lc_trk_g1_7
 (22 6)  (950 278)  (950 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (952 278)  (952 278)  routing T_18_17.sp12_h_l_4 <X> T_18_17.lc_trk_g1_7
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 278)  (962 278)  routing T_18_17.lc_trk_g1_1 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 278)  (963 278)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.input_2_3
 (36 6)  (964 278)  (964 278)  LC_3 Logic Functioning bit
 (37 6)  (965 278)  (965 278)  LC_3 Logic Functioning bit
 (39 6)  (967 278)  (967 278)  LC_3 Logic Functioning bit
 (43 6)  (971 278)  (971 278)  LC_3 Logic Functioning bit
 (45 6)  (973 278)  (973 278)  LC_3 Logic Functioning bit
 (4 7)  (932 279)  (932 279)  routing T_18_17.sp4_h_r_7 <X> T_18_17.sp4_h_l_38
 (6 7)  (934 279)  (934 279)  routing T_18_17.sp4_h_r_7 <X> T_18_17.sp4_h_l_38
 (8 7)  (936 279)  (936 279)  routing T_18_17.sp4_h_r_10 <X> T_18_17.sp4_v_t_41
 (9 7)  (937 279)  (937 279)  routing T_18_17.sp4_h_r_10 <X> T_18_17.sp4_v_t_41
 (10 7)  (938 279)  (938 279)  routing T_18_17.sp4_h_r_10 <X> T_18_17.sp4_v_t_41
 (13 7)  (941 279)  (941 279)  routing T_18_17.sp4_v_b_0 <X> T_18_17.sp4_h_l_40
 (14 7)  (942 279)  (942 279)  routing T_18_17.sp4_v_t_1 <X> T_18_17.lc_trk_g1_4
 (16 7)  (944 279)  (944 279)  routing T_18_17.sp4_v_t_1 <X> T_18_17.lc_trk_g1_4
 (17 7)  (945 279)  (945 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (949 279)  (949 279)  routing T_18_17.sp12_h_l_4 <X> T_18_17.lc_trk_g1_7
 (26 7)  (954 279)  (954 279)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 279)  (955 279)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 279)  (960 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (962 279)  (962 279)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.input_2_3
 (36 7)  (964 279)  (964 279)  LC_3 Logic Functioning bit
 (37 7)  (965 279)  (965 279)  LC_3 Logic Functioning bit
 (38 7)  (966 279)  (966 279)  LC_3 Logic Functioning bit
 (42 7)  (970 279)  (970 279)  LC_3 Logic Functioning bit
 (13 8)  (941 280)  (941 280)  routing T_18_17.sp4_v_t_45 <X> T_18_17.sp4_v_b_8
 (17 8)  (945 280)  (945 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (950 280)  (950 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (954 280)  (954 280)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 280)  (955 280)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 280)  (957 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 280)  (962 280)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 280)  (964 280)  LC_4 Logic Functioning bit
 (38 8)  (966 280)  (966 280)  LC_4 Logic Functioning bit
 (41 8)  (969 280)  (969 280)  LC_4 Logic Functioning bit
 (43 8)  (971 280)  (971 280)  LC_4 Logic Functioning bit
 (45 8)  (973 280)  (973 280)  LC_4 Logic Functioning bit
 (47 8)  (975 280)  (975 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (942 281)  (942 281)  routing T_18_17.sp12_v_b_16 <X> T_18_17.lc_trk_g2_0
 (16 9)  (944 281)  (944 281)  routing T_18_17.sp12_v_b_16 <X> T_18_17.lc_trk_g2_0
 (17 9)  (945 281)  (945 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (950 281)  (950 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (954 281)  (954 281)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 281)  (957 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 281)  (959 281)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 281)  (965 281)  LC_4 Logic Functioning bit
 (39 9)  (967 281)  (967 281)  LC_4 Logic Functioning bit
 (41 9)  (969 281)  (969 281)  LC_4 Logic Functioning bit
 (43 9)  (971 281)  (971 281)  LC_4 Logic Functioning bit
 (8 10)  (936 282)  (936 282)  routing T_18_17.sp4_v_t_42 <X> T_18_17.sp4_h_l_42
 (9 10)  (937 282)  (937 282)  routing T_18_17.sp4_v_t_42 <X> T_18_17.sp4_h_l_42
 (22 10)  (950 282)  (950 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (951 282)  (951 282)  routing T_18_17.sp12_v_t_12 <X> T_18_17.lc_trk_g2_7
 (29 10)  (957 282)  (957 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 282)  (962 282)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 282)  (964 282)  LC_5 Logic Functioning bit
 (37 10)  (965 282)  (965 282)  LC_5 Logic Functioning bit
 (38 10)  (966 282)  (966 282)  LC_5 Logic Functioning bit
 (39 10)  (967 282)  (967 282)  LC_5 Logic Functioning bit
 (41 10)  (969 282)  (969 282)  LC_5 Logic Functioning bit
 (43 10)  (971 282)  (971 282)  LC_5 Logic Functioning bit
 (45 10)  (973 282)  (973 282)  LC_5 Logic Functioning bit
 (46 10)  (974 282)  (974 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (950 283)  (950 283)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (951 283)  (951 283)  routing T_18_17.sp12_v_b_14 <X> T_18_17.lc_trk_g2_6
 (26 11)  (954 283)  (954 283)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 283)  (955 283)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 283)  (957 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 283)  (959 283)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 283)  (964 283)  LC_5 Logic Functioning bit
 (38 11)  (966 283)  (966 283)  LC_5 Logic Functioning bit
 (11 12)  (939 284)  (939 284)  routing T_18_17.sp4_h_l_40 <X> T_18_17.sp4_v_b_11
 (13 12)  (941 284)  (941 284)  routing T_18_17.sp4_h_l_40 <X> T_18_17.sp4_v_b_11
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (951 284)  (951 284)  routing T_18_17.sp12_v_b_19 <X> T_18_17.lc_trk_g3_3
 (28 12)  (956 284)  (956 284)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 284)  (957 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 284)  (958 284)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 284)  (962 284)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 284)  (964 284)  LC_6 Logic Functioning bit
 (38 12)  (966 284)  (966 284)  LC_6 Logic Functioning bit
 (41 12)  (969 284)  (969 284)  LC_6 Logic Functioning bit
 (43 12)  (971 284)  (971 284)  LC_6 Logic Functioning bit
 (45 12)  (973 284)  (973 284)  LC_6 Logic Functioning bit
 (52 12)  (980 284)  (980 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (12 13)  (940 285)  (940 285)  routing T_18_17.sp4_h_l_40 <X> T_18_17.sp4_v_b_11
 (21 13)  (949 285)  (949 285)  routing T_18_17.sp12_v_b_19 <X> T_18_17.lc_trk_g3_3
 (26 13)  (954 285)  (954 285)  routing T_18_17.lc_trk_g0_2 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 285)  (957 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 285)  (958 285)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 285)  (959 285)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (965 285)  (965 285)  LC_6 Logic Functioning bit
 (39 13)  (967 285)  (967 285)  LC_6 Logic Functioning bit
 (41 13)  (969 285)  (969 285)  LC_6 Logic Functioning bit
 (43 13)  (971 285)  (971 285)  LC_6 Logic Functioning bit
 (1 14)  (929 286)  (929 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (937 286)  (937 286)  routing T_18_17.sp4_v_b_10 <X> T_18_17.sp4_h_l_47
 (13 14)  (941 286)  (941 286)  routing T_18_17.sp4_v_b_11 <X> T_18_17.sp4_v_t_46
 (27 14)  (955 286)  (955 286)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 286)  (957 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 286)  (958 286)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 286)  (960 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 286)  (961 286)  routing T_18_17.lc_trk_g2_0 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 286)  (964 286)  LC_7 Logic Functioning bit
 (37 14)  (965 286)  (965 286)  LC_7 Logic Functioning bit
 (38 14)  (966 286)  (966 286)  LC_7 Logic Functioning bit
 (39 14)  (967 286)  (967 286)  LC_7 Logic Functioning bit
 (41 14)  (969 286)  (969 286)  LC_7 Logic Functioning bit
 (43 14)  (971 286)  (971 286)  LC_7 Logic Functioning bit
 (45 14)  (973 286)  (973 286)  LC_7 Logic Functioning bit
 (47 14)  (975 286)  (975 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (1 15)  (929 287)  (929 287)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (8 15)  (936 287)  (936 287)  routing T_18_17.sp4_h_r_4 <X> T_18_17.sp4_v_t_47
 (9 15)  (937 287)  (937 287)  routing T_18_17.sp4_h_r_4 <X> T_18_17.sp4_v_t_47
 (10 15)  (938 287)  (938 287)  routing T_18_17.sp4_h_r_4 <X> T_18_17.sp4_v_t_47
 (26 15)  (954 287)  (954 287)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 287)  (955 287)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 287)  (957 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (964 287)  (964 287)  LC_7 Logic Functioning bit
 (38 15)  (966 287)  (966 287)  LC_7 Logic Functioning bit


LogicTile_19_17

 (17 0)  (999 272)  (999 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1000 272)  (1000 272)  routing T_19_17.wire_logic_cluster/lc_1/out <X> T_19_17.lc_trk_g0_1
 (25 0)  (1007 272)  (1007 272)  routing T_19_17.sp4_h_l_7 <X> T_19_17.lc_trk_g0_2
 (26 0)  (1008 272)  (1008 272)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 272)  (1009 272)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 272)  (1010 272)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 272)  (1012 272)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 272)  (1014 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 272)  (1015 272)  routing T_19_17.lc_trk_g2_1 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (52 0)  (1034 272)  (1034 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (996 273)  (996 273)  routing T_19_17.sp12_h_r_16 <X> T_19_17.lc_trk_g0_0
 (16 1)  (998 273)  (998 273)  routing T_19_17.sp12_h_r_16 <X> T_19_17.lc_trk_g0_0
 (17 1)  (999 273)  (999 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (1004 273)  (1004 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1005 273)  (1005 273)  routing T_19_17.sp4_h_l_7 <X> T_19_17.lc_trk_g0_2
 (24 1)  (1006 273)  (1006 273)  routing T_19_17.sp4_h_l_7 <X> T_19_17.lc_trk_g0_2
 (25 1)  (1007 273)  (1007 273)  routing T_19_17.sp4_h_l_7 <X> T_19_17.lc_trk_g0_2
 (27 1)  (1009 273)  (1009 273)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 273)  (1011 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 273)  (1012 273)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (41 1)  (1023 273)  (1023 273)  LC_0 Logic Functioning bit
 (43 1)  (1025 273)  (1025 273)  LC_0 Logic Functioning bit
 (48 1)  (1030 273)  (1030 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (991 274)  (991 274)  routing T_19_17.sp4_h_r_10 <X> T_19_17.sp4_h_l_36
 (10 2)  (992 274)  (992 274)  routing T_19_17.sp4_h_r_10 <X> T_19_17.sp4_h_l_36
 (13 2)  (995 274)  (995 274)  routing T_19_17.sp4_v_b_2 <X> T_19_17.sp4_v_t_39
 (14 2)  (996 274)  (996 274)  routing T_19_17.sp4_h_l_9 <X> T_19_17.lc_trk_g0_4
 (22 2)  (1004 274)  (1004 274)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1006 274)  (1006 274)  routing T_19_17.bot_op_7 <X> T_19_17.lc_trk_g0_7
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 274)  (1013 274)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 274)  (1015 274)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 274)  (1017 274)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.input_2_1
 (36 2)  (1018 274)  (1018 274)  LC_1 Logic Functioning bit
 (45 2)  (1027 274)  (1027 274)  LC_1 Logic Functioning bit
 (11 3)  (993 275)  (993 275)  routing T_19_17.sp4_h_r_2 <X> T_19_17.sp4_h_l_39
 (14 3)  (996 275)  (996 275)  routing T_19_17.sp4_h_l_9 <X> T_19_17.lc_trk_g0_4
 (15 3)  (997 275)  (997 275)  routing T_19_17.sp4_h_l_9 <X> T_19_17.lc_trk_g0_4
 (16 3)  (998 275)  (998 275)  routing T_19_17.sp4_h_l_9 <X> T_19_17.lc_trk_g0_4
 (17 3)  (999 275)  (999 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (29 3)  (1011 275)  (1011 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 275)  (1013 275)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 275)  (1014 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1015 275)  (1015 275)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.input_2_1
 (34 3)  (1016 275)  (1016 275)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.input_2_1
 (36 3)  (1018 275)  (1018 275)  LC_1 Logic Functioning bit
 (37 3)  (1019 275)  (1019 275)  LC_1 Logic Functioning bit
 (39 3)  (1021 275)  (1021 275)  LC_1 Logic Functioning bit
 (40 3)  (1022 275)  (1022 275)  LC_1 Logic Functioning bit
 (42 3)  (1024 275)  (1024 275)  LC_1 Logic Functioning bit
 (46 3)  (1028 275)  (1028 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (1029 275)  (1029 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (6 4)  (988 276)  (988 276)  routing T_19_17.sp4_h_r_10 <X> T_19_17.sp4_v_b_3
 (26 4)  (1008 276)  (1008 276)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 276)  (1009 276)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 276)  (1010 276)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 276)  (1011 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 276)  (1013 276)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 276)  (1018 276)  LC_2 Logic Functioning bit
 (38 4)  (1020 276)  (1020 276)  LC_2 Logic Functioning bit
 (41 4)  (1023 276)  (1023 276)  LC_2 Logic Functioning bit
 (43 4)  (1025 276)  (1025 276)  LC_2 Logic Functioning bit
 (27 5)  (1009 277)  (1009 277)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 277)  (1010 277)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 277)  (1011 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 277)  (1012 277)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 277)  (1013 277)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 277)  (1014 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1017 277)  (1017 277)  routing T_19_17.lc_trk_g0_2 <X> T_19_17.input_2_2
 (38 5)  (1020 277)  (1020 277)  LC_2 Logic Functioning bit
 (12 6)  (994 278)  (994 278)  routing T_19_17.sp4_v_b_5 <X> T_19_17.sp4_h_l_40
 (14 6)  (996 278)  (996 278)  routing T_19_17.sp4_v_t_1 <X> T_19_17.lc_trk_g1_4
 (17 6)  (999 278)  (999 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (1003 278)  (1003 278)  routing T_19_17.sp4_h_l_2 <X> T_19_17.lc_trk_g1_7
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1005 278)  (1005 278)  routing T_19_17.sp4_h_l_2 <X> T_19_17.lc_trk_g1_7
 (24 6)  (1006 278)  (1006 278)  routing T_19_17.sp4_h_l_2 <X> T_19_17.lc_trk_g1_7
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 278)  (1015 278)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 278)  (1016 278)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 278)  (1018 278)  LC_3 Logic Functioning bit
 (37 6)  (1019 278)  (1019 278)  LC_3 Logic Functioning bit
 (50 6)  (1032 278)  (1032 278)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (1034 278)  (1034 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (996 279)  (996 279)  routing T_19_17.sp4_v_t_1 <X> T_19_17.lc_trk_g1_4
 (16 7)  (998 279)  (998 279)  routing T_19_17.sp4_v_t_1 <X> T_19_17.lc_trk_g1_4
 (17 7)  (999 279)  (999 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (36 7)  (1018 279)  (1018 279)  LC_3 Logic Functioning bit
 (37 7)  (1019 279)  (1019 279)  LC_3 Logic Functioning bit
 (51 7)  (1033 279)  (1033 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (987 280)  (987 280)  routing T_19_17.sp4_h_l_38 <X> T_19_17.sp4_h_r_6
 (15 8)  (997 280)  (997 280)  routing T_19_17.sp4_h_r_25 <X> T_19_17.lc_trk_g2_1
 (16 8)  (998 280)  (998 280)  routing T_19_17.sp4_h_r_25 <X> T_19_17.lc_trk_g2_1
 (17 8)  (999 280)  (999 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (28 8)  (1010 280)  (1010 280)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 280)  (1011 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 280)  (1012 280)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 280)  (1013 280)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 280)  (1015 280)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 280)  (1017 280)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.input_2_4
 (36 8)  (1018 280)  (1018 280)  LC_4 Logic Functioning bit
 (38 8)  (1020 280)  (1020 280)  LC_4 Logic Functioning bit
 (42 8)  (1024 280)  (1024 280)  LC_4 Logic Functioning bit
 (4 9)  (986 281)  (986 281)  routing T_19_17.sp4_h_l_38 <X> T_19_17.sp4_h_r_6
 (8 9)  (990 281)  (990 281)  routing T_19_17.sp4_h_l_42 <X> T_19_17.sp4_v_b_7
 (9 9)  (991 281)  (991 281)  routing T_19_17.sp4_h_l_42 <X> T_19_17.sp4_v_b_7
 (15 9)  (997 281)  (997 281)  routing T_19_17.sp4_v_t_29 <X> T_19_17.lc_trk_g2_0
 (16 9)  (998 281)  (998 281)  routing T_19_17.sp4_v_t_29 <X> T_19_17.lc_trk_g2_0
 (17 9)  (999 281)  (999 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (1000 281)  (1000 281)  routing T_19_17.sp4_h_r_25 <X> T_19_17.lc_trk_g2_1
 (28 9)  (1010 281)  (1010 281)  routing T_19_17.lc_trk_g2_0 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 281)  (1011 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 281)  (1013 281)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 281)  (1014 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (1016 281)  (1016 281)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.input_2_4
 (35 9)  (1017 281)  (1017 281)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.input_2_4
 (36 9)  (1018 281)  (1018 281)  LC_4 Logic Functioning bit
 (37 9)  (1019 281)  (1019 281)  LC_4 Logic Functioning bit
 (38 9)  (1020 281)  (1020 281)  LC_4 Logic Functioning bit
 (39 9)  (1021 281)  (1021 281)  LC_4 Logic Functioning bit
 (43 9)  (1025 281)  (1025 281)  LC_4 Logic Functioning bit
 (48 9)  (1030 281)  (1030 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (997 282)  (997 282)  routing T_19_17.sp4_h_l_24 <X> T_19_17.lc_trk_g2_5
 (16 10)  (998 282)  (998 282)  routing T_19_17.sp4_h_l_24 <X> T_19_17.lc_trk_g2_5
 (17 10)  (999 282)  (999 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1000 282)  (1000 282)  routing T_19_17.sp4_h_l_24 <X> T_19_17.lc_trk_g2_5
 (21 10)  (1003 282)  (1003 282)  routing T_19_17.wire_logic_cluster/lc_7/out <X> T_19_17.lc_trk_g2_7
 (22 10)  (1004 282)  (1004 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1007 282)  (1007 282)  routing T_19_17.sp4_v_b_30 <X> T_19_17.lc_trk_g2_6
 (27 10)  (1009 282)  (1009 282)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 282)  (1010 282)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 282)  (1011 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 282)  (1012 282)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 282)  (1013 282)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 282)  (1018 282)  LC_5 Logic Functioning bit
 (38 10)  (1020 282)  (1020 282)  LC_5 Logic Functioning bit
 (41 10)  (1023 282)  (1023 282)  LC_5 Logic Functioning bit
 (43 10)  (1025 282)  (1025 282)  LC_5 Logic Functioning bit
 (9 11)  (991 283)  (991 283)  routing T_19_17.sp4_v_b_11 <X> T_19_17.sp4_v_t_42
 (10 11)  (992 283)  (992 283)  routing T_19_17.sp4_v_b_11 <X> T_19_17.sp4_v_t_42
 (17 11)  (999 283)  (999 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1004 283)  (1004 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1005 283)  (1005 283)  routing T_19_17.sp4_v_b_30 <X> T_19_17.lc_trk_g2_6
 (26 11)  (1008 283)  (1008 283)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 283)  (1009 283)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 283)  (1010 283)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 283)  (1011 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (1019 283)  (1019 283)  LC_5 Logic Functioning bit
 (39 11)  (1021 283)  (1021 283)  LC_5 Logic Functioning bit
 (48 11)  (1030 283)  (1030 283)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (996 284)  (996 284)  routing T_19_17.bnl_op_0 <X> T_19_17.lc_trk_g3_0
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (36 12)  (1018 284)  (1018 284)  LC_6 Logic Functioning bit
 (43 12)  (1025 284)  (1025 284)  LC_6 Logic Functioning bit
 (50 12)  (1032 284)  (1032 284)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (996 285)  (996 285)  routing T_19_17.bnl_op_0 <X> T_19_17.lc_trk_g3_0
 (17 13)  (999 285)  (999 285)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1007 285)  (1007 285)  routing T_19_17.sp4_r_v_b_42 <X> T_19_17.lc_trk_g3_2
 (27 13)  (1009 285)  (1009 285)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 285)  (1010 285)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 285)  (1011 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (1019 285)  (1019 285)  LC_6 Logic Functioning bit
 (42 13)  (1024 285)  (1024 285)  LC_6 Logic Functioning bit
 (51 13)  (1033 285)  (1033 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (2 14)  (984 286)  (984 286)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (4 14)  (986 286)  (986 286)  routing T_19_17.sp4_h_r_9 <X> T_19_17.sp4_v_t_44
 (5 14)  (987 286)  (987 286)  routing T_19_17.sp4_v_b_9 <X> T_19_17.sp4_h_l_44
 (12 14)  (994 286)  (994 286)  routing T_19_17.sp4_v_b_11 <X> T_19_17.sp4_h_l_46
 (14 14)  (996 286)  (996 286)  routing T_19_17.sp4_h_r_36 <X> T_19_17.lc_trk_g3_4
 (15 14)  (997 286)  (997 286)  routing T_19_17.sp4_v_t_32 <X> T_19_17.lc_trk_g3_5
 (16 14)  (998 286)  (998 286)  routing T_19_17.sp4_v_t_32 <X> T_19_17.lc_trk_g3_5
 (17 14)  (999 286)  (999 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (1008 286)  (1008 286)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (1010 286)  (1010 286)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 286)  (1011 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 286)  (1012 286)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 286)  (1015 286)  routing T_19_17.lc_trk_g2_0 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 286)  (1018 286)  LC_7 Logic Functioning bit
 (37 14)  (1019 286)  (1019 286)  LC_7 Logic Functioning bit
 (38 14)  (1020 286)  (1020 286)  LC_7 Logic Functioning bit
 (41 14)  (1023 286)  (1023 286)  LC_7 Logic Functioning bit
 (43 14)  (1025 286)  (1025 286)  LC_7 Logic Functioning bit
 (5 15)  (987 287)  (987 287)  routing T_19_17.sp4_h_r_9 <X> T_19_17.sp4_v_t_44
 (15 15)  (997 287)  (997 287)  routing T_19_17.sp4_h_r_36 <X> T_19_17.lc_trk_g3_4
 (16 15)  (998 287)  (998 287)  routing T_19_17.sp4_h_r_36 <X> T_19_17.lc_trk_g3_4
 (17 15)  (999 287)  (999 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (1004 287)  (1004 287)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1006 287)  (1006 287)  routing T_19_17.tnl_op_6 <X> T_19_17.lc_trk_g3_6
 (25 15)  (1007 287)  (1007 287)  routing T_19_17.tnl_op_6 <X> T_19_17.lc_trk_g3_6
 (27 15)  (1009 287)  (1009 287)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 287)  (1011 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 287)  (1014 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1015 287)  (1015 287)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.input_2_7
 (34 15)  (1016 287)  (1016 287)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.input_2_7
 (36 15)  (1018 287)  (1018 287)  LC_7 Logic Functioning bit
 (40 15)  (1022 287)  (1022 287)  LC_7 Logic Functioning bit
 (42 15)  (1024 287)  (1024 287)  LC_7 Logic Functioning bit


LogicTile_20_17

 (14 0)  (1050 272)  (1050 272)  routing T_20_17.wire_logic_cluster/lc_0/out <X> T_20_17.lc_trk_g0_0
 (17 0)  (1053 272)  (1053 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (27 0)  (1063 272)  (1063 272)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 272)  (1064 272)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 272)  (1065 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 272)  (1068 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 272)  (1069 272)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 272)  (1070 272)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (41 0)  (1077 272)  (1077 272)  LC_0 Logic Functioning bit
 (43 0)  (1079 272)  (1079 272)  LC_0 Logic Functioning bit
 (45 0)  (1081 272)  (1081 272)  LC_0 Logic Functioning bit
 (52 0)  (1088 272)  (1088 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (1089 272)  (1089 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (1053 273)  (1053 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (1054 273)  (1054 273)  routing T_20_17.sp4_r_v_b_34 <X> T_20_17.lc_trk_g0_1
 (22 1)  (1058 273)  (1058 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1059 273)  (1059 273)  routing T_20_17.sp4_h_r_2 <X> T_20_17.lc_trk_g0_2
 (24 1)  (1060 273)  (1060 273)  routing T_20_17.sp4_h_r_2 <X> T_20_17.lc_trk_g0_2
 (25 1)  (1061 273)  (1061 273)  routing T_20_17.sp4_h_r_2 <X> T_20_17.lc_trk_g0_2
 (29 1)  (1065 273)  (1065 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 273)  (1067 273)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 273)  (1072 273)  LC_0 Logic Functioning bit
 (37 1)  (1073 273)  (1073 273)  LC_0 Logic Functioning bit
 (38 1)  (1074 273)  (1074 273)  LC_0 Logic Functioning bit
 (39 1)  (1075 273)  (1075 273)  LC_0 Logic Functioning bit
 (40 1)  (1076 273)  (1076 273)  LC_0 Logic Functioning bit
 (42 1)  (1078 273)  (1078 273)  LC_0 Logic Functioning bit
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_3 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (1039 274)  (1039 274)  routing T_20_17.sp12_v_t_23 <X> T_20_17.sp12_h_l_23
 (14 2)  (1050 274)  (1050 274)  routing T_20_17.sp12_h_l_3 <X> T_20_17.lc_trk_g0_4
 (27 2)  (1063 274)  (1063 274)  routing T_20_17.lc_trk_g1_1 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 274)  (1065 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 274)  (1069 274)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 274)  (1070 274)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 274)  (1073 274)  LC_1 Logic Functioning bit
 (39 2)  (1075 274)  (1075 274)  LC_1 Logic Functioning bit
 (41 2)  (1077 274)  (1077 274)  LC_1 Logic Functioning bit
 (43 2)  (1079 274)  (1079 274)  LC_1 Logic Functioning bit
 (45 2)  (1081 274)  (1081 274)  LC_1 Logic Functioning bit
 (52 2)  (1088 274)  (1088 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1036 275)  (1036 275)  routing T_20_17.glb_netwk_3 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (14 3)  (1050 275)  (1050 275)  routing T_20_17.sp12_h_l_3 <X> T_20_17.lc_trk_g0_4
 (15 3)  (1051 275)  (1051 275)  routing T_20_17.sp12_h_l_3 <X> T_20_17.lc_trk_g0_4
 (17 3)  (1053 275)  (1053 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (37 3)  (1073 275)  (1073 275)  LC_1 Logic Functioning bit
 (39 3)  (1075 275)  (1075 275)  LC_1 Logic Functioning bit
 (41 3)  (1077 275)  (1077 275)  LC_1 Logic Functioning bit
 (43 3)  (1079 275)  (1079 275)  LC_1 Logic Functioning bit
 (53 3)  (1089 275)  (1089 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (12 4)  (1048 276)  (1048 276)  routing T_20_17.sp4_v_b_11 <X> T_20_17.sp4_h_r_5
 (17 4)  (1053 276)  (1053 276)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1054 276)  (1054 276)  routing T_20_17.wire_logic_cluster/lc_1/out <X> T_20_17.lc_trk_g1_1
 (21 4)  (1057 276)  (1057 276)  routing T_20_17.sp4_h_r_11 <X> T_20_17.lc_trk_g1_3
 (22 4)  (1058 276)  (1058 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1059 276)  (1059 276)  routing T_20_17.sp4_h_r_11 <X> T_20_17.lc_trk_g1_3
 (24 4)  (1060 276)  (1060 276)  routing T_20_17.sp4_h_r_11 <X> T_20_17.lc_trk_g1_3
 (27 4)  (1063 276)  (1063 276)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 276)  (1064 276)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 276)  (1065 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 276)  (1066 276)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 276)  (1069 276)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 276)  (1072 276)  LC_2 Logic Functioning bit
 (38 4)  (1074 276)  (1074 276)  LC_2 Logic Functioning bit
 (41 4)  (1077 276)  (1077 276)  LC_2 Logic Functioning bit
 (43 4)  (1079 276)  (1079 276)  LC_2 Logic Functioning bit
 (5 5)  (1041 277)  (1041 277)  routing T_20_17.sp4_h_r_3 <X> T_20_17.sp4_v_b_3
 (11 5)  (1047 277)  (1047 277)  routing T_20_17.sp4_v_b_11 <X> T_20_17.sp4_h_r_5
 (13 5)  (1049 277)  (1049 277)  routing T_20_17.sp4_v_b_11 <X> T_20_17.sp4_h_r_5
 (16 5)  (1052 277)  (1052 277)  routing T_20_17.sp12_h_r_8 <X> T_20_17.lc_trk_g1_0
 (17 5)  (1053 277)  (1053 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (1058 277)  (1058 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1059 277)  (1059 277)  routing T_20_17.sp12_h_l_17 <X> T_20_17.lc_trk_g1_2
 (25 5)  (1061 277)  (1061 277)  routing T_20_17.sp12_h_l_17 <X> T_20_17.lc_trk_g1_2
 (26 5)  (1062 277)  (1062 277)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 277)  (1064 277)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 277)  (1065 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (1073 277)  (1073 277)  LC_2 Logic Functioning bit
 (39 5)  (1075 277)  (1075 277)  LC_2 Logic Functioning bit
 (41 5)  (1077 277)  (1077 277)  LC_2 Logic Functioning bit
 (43 5)  (1079 277)  (1079 277)  LC_2 Logic Functioning bit
 (8 6)  (1044 278)  (1044 278)  routing T_20_17.sp4_v_t_41 <X> T_20_17.sp4_h_l_41
 (9 6)  (1045 278)  (1045 278)  routing T_20_17.sp4_v_t_41 <X> T_20_17.sp4_h_l_41
 (12 6)  (1048 278)  (1048 278)  routing T_20_17.sp4_v_t_46 <X> T_20_17.sp4_h_l_40
 (13 6)  (1049 278)  (1049 278)  routing T_20_17.sp4_v_b_5 <X> T_20_17.sp4_v_t_40
 (16 6)  (1052 278)  (1052 278)  routing T_20_17.sp4_v_b_5 <X> T_20_17.lc_trk_g1_5
 (17 6)  (1053 278)  (1053 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1054 278)  (1054 278)  routing T_20_17.sp4_v_b_5 <X> T_20_17.lc_trk_g1_5
 (26 6)  (1062 278)  (1062 278)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 278)  (1063 278)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 278)  (1065 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 278)  (1066 278)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 278)  (1072 278)  LC_3 Logic Functioning bit
 (38 6)  (1074 278)  (1074 278)  LC_3 Logic Functioning bit
 (11 7)  (1047 279)  (1047 279)  routing T_20_17.sp4_v_t_46 <X> T_20_17.sp4_h_l_40
 (13 7)  (1049 279)  (1049 279)  routing T_20_17.sp4_v_t_46 <X> T_20_17.sp4_h_l_40
 (26 7)  (1062 279)  (1062 279)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 279)  (1063 279)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 279)  (1064 279)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 279)  (1065 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 279)  (1067 279)  routing T_20_17.lc_trk_g0_2 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 279)  (1068 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (1070 279)  (1070 279)  routing T_20_17.lc_trk_g1_2 <X> T_20_17.input_2_3
 (35 7)  (1071 279)  (1071 279)  routing T_20_17.lc_trk_g1_2 <X> T_20_17.input_2_3
 (36 7)  (1072 279)  (1072 279)  LC_3 Logic Functioning bit
 (37 7)  (1073 279)  (1073 279)  LC_3 Logic Functioning bit
 (38 7)  (1074 279)  (1074 279)  LC_3 Logic Functioning bit
 (42 7)  (1078 279)  (1078 279)  LC_3 Logic Functioning bit
 (51 7)  (1087 279)  (1087 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (2 8)  (1038 280)  (1038 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 8)  (1041 280)  (1041 280)  routing T_20_17.sp4_v_b_0 <X> T_20_17.sp4_h_r_6
 (10 8)  (1046 280)  (1046 280)  routing T_20_17.sp4_v_t_39 <X> T_20_17.sp4_h_r_7
 (11 8)  (1047 280)  (1047 280)  routing T_20_17.sp4_h_r_3 <X> T_20_17.sp4_v_b_8
 (14 8)  (1050 280)  (1050 280)  routing T_20_17.sp4_h_l_21 <X> T_20_17.lc_trk_g2_0
 (17 8)  (1053 280)  (1053 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (1061 280)  (1061 280)  routing T_20_17.sp4_h_r_42 <X> T_20_17.lc_trk_g2_2
 (3 9)  (1039 281)  (1039 281)  routing T_20_17.sp12_h_l_22 <X> T_20_17.sp12_v_b_1
 (4 9)  (1040 281)  (1040 281)  routing T_20_17.sp4_v_b_0 <X> T_20_17.sp4_h_r_6
 (6 9)  (1042 281)  (1042 281)  routing T_20_17.sp4_v_b_0 <X> T_20_17.sp4_h_r_6
 (15 9)  (1051 281)  (1051 281)  routing T_20_17.sp4_h_l_21 <X> T_20_17.lc_trk_g2_0
 (16 9)  (1052 281)  (1052 281)  routing T_20_17.sp4_h_l_21 <X> T_20_17.lc_trk_g2_0
 (17 9)  (1053 281)  (1053 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (1054 281)  (1054 281)  routing T_20_17.sp4_r_v_b_33 <X> T_20_17.lc_trk_g2_1
 (22 9)  (1058 281)  (1058 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1059 281)  (1059 281)  routing T_20_17.sp4_h_r_42 <X> T_20_17.lc_trk_g2_2
 (24 9)  (1060 281)  (1060 281)  routing T_20_17.sp4_h_r_42 <X> T_20_17.lc_trk_g2_2
 (25 9)  (1061 281)  (1061 281)  routing T_20_17.sp4_h_r_42 <X> T_20_17.lc_trk_g2_2
 (5 10)  (1041 282)  (1041 282)  routing T_20_17.sp4_v_t_43 <X> T_20_17.sp4_h_l_43
 (8 10)  (1044 282)  (1044 282)  routing T_20_17.sp4_v_t_36 <X> T_20_17.sp4_h_l_42
 (9 10)  (1045 282)  (1045 282)  routing T_20_17.sp4_v_t_36 <X> T_20_17.sp4_h_l_42
 (10 10)  (1046 282)  (1046 282)  routing T_20_17.sp4_v_t_36 <X> T_20_17.sp4_h_l_42
 (12 10)  (1048 282)  (1048 282)  routing T_20_17.sp4_h_r_5 <X> T_20_17.sp4_h_l_45
 (14 10)  (1050 282)  (1050 282)  routing T_20_17.sp4_h_r_44 <X> T_20_17.lc_trk_g2_4
 (25 10)  (1061 282)  (1061 282)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g2_6
 (27 10)  (1063 282)  (1063 282)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 282)  (1065 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 282)  (1067 282)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 282)  (1068 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 282)  (1069 282)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 282)  (1072 282)  LC_5 Logic Functioning bit
 (37 10)  (1073 282)  (1073 282)  LC_5 Logic Functioning bit
 (38 10)  (1074 282)  (1074 282)  LC_5 Logic Functioning bit
 (39 10)  (1075 282)  (1075 282)  LC_5 Logic Functioning bit
 (40 10)  (1076 282)  (1076 282)  LC_5 Logic Functioning bit
 (41 10)  (1077 282)  (1077 282)  LC_5 Logic Functioning bit
 (42 10)  (1078 282)  (1078 282)  LC_5 Logic Functioning bit
 (43 10)  (1079 282)  (1079 282)  LC_5 Logic Functioning bit
 (6 11)  (1042 283)  (1042 283)  routing T_20_17.sp4_v_t_43 <X> T_20_17.sp4_h_l_43
 (13 11)  (1049 283)  (1049 283)  routing T_20_17.sp4_h_r_5 <X> T_20_17.sp4_h_l_45
 (14 11)  (1050 283)  (1050 283)  routing T_20_17.sp4_h_r_44 <X> T_20_17.lc_trk_g2_4
 (15 11)  (1051 283)  (1051 283)  routing T_20_17.sp4_h_r_44 <X> T_20_17.lc_trk_g2_4
 (16 11)  (1052 283)  (1052 283)  routing T_20_17.sp4_h_r_44 <X> T_20_17.lc_trk_g2_4
 (17 11)  (1053 283)  (1053 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1058 283)  (1058 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1059 283)  (1059 283)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g2_6
 (24 11)  (1060 283)  (1060 283)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g2_6
 (25 11)  (1061 283)  (1061 283)  routing T_20_17.sp4_h_r_46 <X> T_20_17.lc_trk_g2_6
 (28 11)  (1064 283)  (1064 283)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 283)  (1065 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 283)  (1066 283)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 283)  (1067 283)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (1073 283)  (1073 283)  LC_5 Logic Functioning bit
 (39 11)  (1075 283)  (1075 283)  LC_5 Logic Functioning bit
 (40 11)  (1076 283)  (1076 283)  LC_5 Logic Functioning bit
 (41 11)  (1077 283)  (1077 283)  LC_5 Logic Functioning bit
 (42 11)  (1078 283)  (1078 283)  LC_5 Logic Functioning bit
 (43 11)  (1079 283)  (1079 283)  LC_5 Logic Functioning bit
 (53 11)  (1089 283)  (1089 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (4 12)  (1040 284)  (1040 284)  routing T_20_17.sp4_h_l_38 <X> T_20_17.sp4_v_b_9
 (6 12)  (1042 284)  (1042 284)  routing T_20_17.sp4_h_l_38 <X> T_20_17.sp4_v_b_9
 (16 12)  (1052 284)  (1052 284)  routing T_20_17.sp4_v_t_12 <X> T_20_17.lc_trk_g3_1
 (17 12)  (1053 284)  (1053 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1054 284)  (1054 284)  routing T_20_17.sp4_v_t_12 <X> T_20_17.lc_trk_g3_1
 (26 12)  (1062 284)  (1062 284)  routing T_20_17.lc_trk_g0_4 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (1065 284)  (1065 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 284)  (1068 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 284)  (1070 284)  routing T_20_17.lc_trk_g1_0 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 284)  (1072 284)  LC_6 Logic Functioning bit
 (37 12)  (1073 284)  (1073 284)  LC_6 Logic Functioning bit
 (38 12)  (1074 284)  (1074 284)  LC_6 Logic Functioning bit
 (39 12)  (1075 284)  (1075 284)  LC_6 Logic Functioning bit
 (41 12)  (1077 284)  (1077 284)  LC_6 Logic Functioning bit
 (43 12)  (1079 284)  (1079 284)  LC_6 Logic Functioning bit
 (51 12)  (1087 284)  (1087 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (1041 285)  (1041 285)  routing T_20_17.sp4_h_l_38 <X> T_20_17.sp4_v_b_9
 (11 13)  (1047 285)  (1047 285)  routing T_20_17.sp4_h_l_38 <X> T_20_17.sp4_h_r_11
 (13 13)  (1049 285)  (1049 285)  routing T_20_17.sp4_h_l_38 <X> T_20_17.sp4_h_r_11
 (16 13)  (1052 285)  (1052 285)  routing T_20_17.sp12_v_b_8 <X> T_20_17.lc_trk_g3_0
 (17 13)  (1053 285)  (1053 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (1058 285)  (1058 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1059 285)  (1059 285)  routing T_20_17.sp12_v_t_9 <X> T_20_17.lc_trk_g3_2
 (29 13)  (1065 285)  (1065 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (1073 285)  (1073 285)  LC_6 Logic Functioning bit
 (39 13)  (1075 285)  (1075 285)  LC_6 Logic Functioning bit
 (5 14)  (1041 286)  (1041 286)  routing T_20_17.sp4_v_t_44 <X> T_20_17.sp4_h_l_44
 (10 14)  (1046 286)  (1046 286)  routing T_20_17.sp4_v_b_5 <X> T_20_17.sp4_h_l_47
 (14 14)  (1050 286)  (1050 286)  routing T_20_17.sp4_v_t_17 <X> T_20_17.lc_trk_g3_4
 (28 14)  (1064 286)  (1064 286)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 286)  (1065 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 286)  (1066 286)  routing T_20_17.lc_trk_g2_4 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 286)  (1068 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 286)  (1069 286)  routing T_20_17.lc_trk_g2_0 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 286)  (1072 286)  LC_7 Logic Functioning bit
 (37 14)  (1073 286)  (1073 286)  LC_7 Logic Functioning bit
 (38 14)  (1074 286)  (1074 286)  LC_7 Logic Functioning bit
 (39 14)  (1075 286)  (1075 286)  LC_7 Logic Functioning bit
 (41 14)  (1077 286)  (1077 286)  LC_7 Logic Functioning bit
 (43 14)  (1079 286)  (1079 286)  LC_7 Logic Functioning bit
 (48 14)  (1084 286)  (1084 286)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (6 15)  (1042 287)  (1042 287)  routing T_20_17.sp4_v_t_44 <X> T_20_17.sp4_h_l_44
 (16 15)  (1052 287)  (1052 287)  routing T_20_17.sp4_v_t_17 <X> T_20_17.lc_trk_g3_4
 (17 15)  (1053 287)  (1053 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (1058 287)  (1058 287)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1059 287)  (1059 287)  routing T_20_17.sp12_v_t_21 <X> T_20_17.lc_trk_g3_6
 (25 15)  (1061 287)  (1061 287)  routing T_20_17.sp12_v_t_21 <X> T_20_17.lc_trk_g3_6
 (28 15)  (1064 287)  (1064 287)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 287)  (1065 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (1072 287)  (1072 287)  LC_7 Logic Functioning bit
 (38 15)  (1074 287)  (1074 287)  LC_7 Logic Functioning bit


LogicTile_21_17

 (27 0)  (1117 272)  (1117 272)  routing T_21_17.lc_trk_g3_0 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 272)  (1118 272)  routing T_21_17.lc_trk_g3_0 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 272)  (1119 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 272)  (1122 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 272)  (1126 272)  LC_0 Logic Functioning bit
 (39 0)  (1129 272)  (1129 272)  LC_0 Logic Functioning bit
 (41 0)  (1131 272)  (1131 272)  LC_0 Logic Functioning bit
 (42 0)  (1132 272)  (1132 272)  LC_0 Logic Functioning bit
 (44 0)  (1134 272)  (1134 272)  LC_0 Logic Functioning bit
 (45 0)  (1135 272)  (1135 272)  LC_0 Logic Functioning bit
 (4 1)  (1094 273)  (1094 273)  routing T_21_17.sp4_v_t_42 <X> T_21_17.sp4_h_r_0
 (36 1)  (1126 273)  (1126 273)  LC_0 Logic Functioning bit
 (39 1)  (1129 273)  (1129 273)  LC_0 Logic Functioning bit
 (41 1)  (1131 273)  (1131 273)  LC_0 Logic Functioning bit
 (42 1)  (1132 273)  (1132 273)  LC_0 Logic Functioning bit
 (49 1)  (1139 273)  (1139 273)  Carry_In_Mux bit 

 (0 2)  (1090 274)  (1090 274)  routing T_21_17.glb_netwk_3 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 274)  (1092 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (1099 274)  (1099 274)  routing T_21_17.sp4_v_b_1 <X> T_21_17.sp4_h_l_36
 (12 2)  (1102 274)  (1102 274)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_h_l_39
 (27 2)  (1117 274)  (1117 274)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 274)  (1118 274)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 274)  (1119 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 274)  (1122 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 274)  (1126 274)  LC_1 Logic Functioning bit
 (39 2)  (1129 274)  (1129 274)  LC_1 Logic Functioning bit
 (41 2)  (1131 274)  (1131 274)  LC_1 Logic Functioning bit
 (42 2)  (1132 274)  (1132 274)  LC_1 Logic Functioning bit
 (44 2)  (1134 274)  (1134 274)  LC_1 Logic Functioning bit
 (45 2)  (1135 274)  (1135 274)  LC_1 Logic Functioning bit
 (0 3)  (1090 275)  (1090 275)  routing T_21_17.glb_netwk_3 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (11 3)  (1101 275)  (1101 275)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_h_l_39
 (36 3)  (1126 275)  (1126 275)  LC_1 Logic Functioning bit
 (39 3)  (1129 275)  (1129 275)  LC_1 Logic Functioning bit
 (41 3)  (1131 275)  (1131 275)  LC_1 Logic Functioning bit
 (42 3)  (1132 275)  (1132 275)  LC_1 Logic Functioning bit
 (21 4)  (1111 276)  (1111 276)  routing T_21_17.wire_logic_cluster/lc_3/out <X> T_21_17.lc_trk_g1_3
 (22 4)  (1112 276)  (1112 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 276)  (1115 276)  routing T_21_17.wire_logic_cluster/lc_2/out <X> T_21_17.lc_trk_g1_2
 (27 4)  (1117 276)  (1117 276)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 276)  (1119 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 276)  (1122 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 276)  (1126 276)  LC_2 Logic Functioning bit
 (39 4)  (1129 276)  (1129 276)  LC_2 Logic Functioning bit
 (41 4)  (1131 276)  (1131 276)  LC_2 Logic Functioning bit
 (42 4)  (1132 276)  (1132 276)  LC_2 Logic Functioning bit
 (44 4)  (1134 276)  (1134 276)  LC_2 Logic Functioning bit
 (45 4)  (1135 276)  (1135 276)  LC_2 Logic Functioning bit
 (48 4)  (1138 276)  (1138 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (1112 277)  (1112 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1120 277)  (1120 277)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (1126 277)  (1126 277)  LC_2 Logic Functioning bit
 (39 5)  (1129 277)  (1129 277)  LC_2 Logic Functioning bit
 (41 5)  (1131 277)  (1131 277)  LC_2 Logic Functioning bit
 (42 5)  (1132 277)  (1132 277)  LC_2 Logic Functioning bit
 (8 6)  (1098 278)  (1098 278)  routing T_21_17.sp4_h_r_4 <X> T_21_17.sp4_h_l_41
 (17 6)  (1107 278)  (1107 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1108 278)  (1108 278)  routing T_21_17.wire_logic_cluster/lc_5/out <X> T_21_17.lc_trk_g1_5
 (27 6)  (1117 278)  (1117 278)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 278)  (1119 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 278)  (1122 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 278)  (1126 278)  LC_3 Logic Functioning bit
 (39 6)  (1129 278)  (1129 278)  LC_3 Logic Functioning bit
 (41 6)  (1131 278)  (1131 278)  LC_3 Logic Functioning bit
 (42 6)  (1132 278)  (1132 278)  LC_3 Logic Functioning bit
 (44 6)  (1134 278)  (1134 278)  LC_3 Logic Functioning bit
 (45 6)  (1135 278)  (1135 278)  LC_3 Logic Functioning bit
 (47 6)  (1137 278)  (1137 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (10 7)  (1100 279)  (1100 279)  routing T_21_17.sp4_h_l_46 <X> T_21_17.sp4_v_t_41
 (30 7)  (1120 279)  (1120 279)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (1126 279)  (1126 279)  LC_3 Logic Functioning bit
 (39 7)  (1129 279)  (1129 279)  LC_3 Logic Functioning bit
 (41 7)  (1131 279)  (1131 279)  LC_3 Logic Functioning bit
 (42 7)  (1132 279)  (1132 279)  LC_3 Logic Functioning bit
 (5 8)  (1095 280)  (1095 280)  routing T_21_17.sp4_v_t_43 <X> T_21_17.sp4_h_r_6
 (27 8)  (1117 280)  (1117 280)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 280)  (1118 280)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 280)  (1119 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 280)  (1120 280)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 280)  (1122 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 280)  (1126 280)  LC_4 Logic Functioning bit
 (39 8)  (1129 280)  (1129 280)  LC_4 Logic Functioning bit
 (41 8)  (1131 280)  (1131 280)  LC_4 Logic Functioning bit
 (42 8)  (1132 280)  (1132 280)  LC_4 Logic Functioning bit
 (44 8)  (1134 280)  (1134 280)  LC_4 Logic Functioning bit
 (45 8)  (1135 280)  (1135 280)  LC_4 Logic Functioning bit
 (36 9)  (1126 281)  (1126 281)  LC_4 Logic Functioning bit
 (39 9)  (1129 281)  (1129 281)  LC_4 Logic Functioning bit
 (41 9)  (1131 281)  (1131 281)  LC_4 Logic Functioning bit
 (42 9)  (1132 281)  (1132 281)  LC_4 Logic Functioning bit
 (2 10)  (1092 282)  (1092 282)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (14 10)  (1104 282)  (1104 282)  routing T_21_17.sp4_v_b_36 <X> T_21_17.lc_trk_g2_4
 (27 10)  (1117 282)  (1117 282)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 282)  (1119 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 282)  (1120 282)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 282)  (1122 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 282)  (1126 282)  LC_5 Logic Functioning bit
 (39 10)  (1129 282)  (1129 282)  LC_5 Logic Functioning bit
 (41 10)  (1131 282)  (1131 282)  LC_5 Logic Functioning bit
 (42 10)  (1132 282)  (1132 282)  LC_5 Logic Functioning bit
 (44 10)  (1134 282)  (1134 282)  LC_5 Logic Functioning bit
 (45 10)  (1135 282)  (1135 282)  LC_5 Logic Functioning bit
 (47 10)  (1137 282)  (1137 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (1104 283)  (1104 283)  routing T_21_17.sp4_v_b_36 <X> T_21_17.lc_trk_g2_4
 (16 11)  (1106 283)  (1106 283)  routing T_21_17.sp4_v_b_36 <X> T_21_17.lc_trk_g2_4
 (17 11)  (1107 283)  (1107 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (36 11)  (1126 283)  (1126 283)  LC_5 Logic Functioning bit
 (39 11)  (1129 283)  (1129 283)  LC_5 Logic Functioning bit
 (41 11)  (1131 283)  (1131 283)  LC_5 Logic Functioning bit
 (42 11)  (1132 283)  (1132 283)  LC_5 Logic Functioning bit
 (5 12)  (1095 284)  (1095 284)  routing T_21_17.sp4_v_b_3 <X> T_21_17.sp4_h_r_9
 (6 12)  (1096 284)  (1096 284)  routing T_21_17.sp4_v_t_43 <X> T_21_17.sp4_v_b_9
 (13 12)  (1103 284)  (1103 284)  routing T_21_17.sp4_h_l_46 <X> T_21_17.sp4_v_b_11
 (14 12)  (1104 284)  (1104 284)  routing T_21_17.wire_logic_cluster/lc_0/out <X> T_21_17.lc_trk_g3_0
 (17 12)  (1107 284)  (1107 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 284)  (1108 284)  routing T_21_17.wire_logic_cluster/lc_1/out <X> T_21_17.lc_trk_g3_1
 (27 12)  (1117 284)  (1117 284)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 284)  (1118 284)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 284)  (1119 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 284)  (1120 284)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 284)  (1122 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 284)  (1126 284)  LC_6 Logic Functioning bit
 (39 12)  (1129 284)  (1129 284)  LC_6 Logic Functioning bit
 (41 12)  (1131 284)  (1131 284)  LC_6 Logic Functioning bit
 (42 12)  (1132 284)  (1132 284)  LC_6 Logic Functioning bit
 (45 12)  (1135 284)  (1135 284)  LC_6 Logic Functioning bit
 (47 12)  (1137 284)  (1137 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (4 13)  (1094 285)  (1094 285)  routing T_21_17.sp4_v_b_3 <X> T_21_17.sp4_h_r_9
 (5 13)  (1095 285)  (1095 285)  routing T_21_17.sp4_v_t_43 <X> T_21_17.sp4_v_b_9
 (6 13)  (1096 285)  (1096 285)  routing T_21_17.sp4_v_b_3 <X> T_21_17.sp4_h_r_9
 (8 13)  (1098 285)  (1098 285)  routing T_21_17.sp4_v_t_42 <X> T_21_17.sp4_v_b_10
 (10 13)  (1100 285)  (1100 285)  routing T_21_17.sp4_v_t_42 <X> T_21_17.sp4_v_b_10
 (12 13)  (1102 285)  (1102 285)  routing T_21_17.sp4_h_l_46 <X> T_21_17.sp4_v_b_11
 (17 13)  (1107 285)  (1107 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1120 285)  (1120 285)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (1126 285)  (1126 285)  LC_6 Logic Functioning bit
 (39 13)  (1129 285)  (1129 285)  LC_6 Logic Functioning bit
 (41 13)  (1131 285)  (1131 285)  LC_6 Logic Functioning bit
 (42 13)  (1132 285)  (1132 285)  LC_6 Logic Functioning bit
 (0 14)  (1090 286)  (1090 286)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 286)  (1091 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (1094 286)  (1094 286)  routing T_21_17.sp4_v_b_1 <X> T_21_17.sp4_v_t_44
 (6 14)  (1096 286)  (1096 286)  routing T_21_17.sp4_v_b_1 <X> T_21_17.sp4_v_t_44
 (14 14)  (1104 286)  (1104 286)  routing T_21_17.wire_logic_cluster/lc_4/out <X> T_21_17.lc_trk_g3_4
 (25 14)  (1115 286)  (1115 286)  routing T_21_17.wire_logic_cluster/lc_6/out <X> T_21_17.lc_trk_g3_6
 (1 15)  (1091 287)  (1091 287)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.wire_logic_cluster/lc_7/s_r
 (8 15)  (1098 287)  (1098 287)  routing T_21_17.sp4_h_l_47 <X> T_21_17.sp4_v_t_47
 (12 15)  (1102 287)  (1102 287)  routing T_21_17.sp4_h_l_46 <X> T_21_17.sp4_v_t_46
 (17 15)  (1107 287)  (1107 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (1112 287)  (1112 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_22_17

 (9 1)  (1153 273)  (1153 273)  routing T_22_17.sp4_v_t_40 <X> T_22_17.sp4_v_b_1
 (10 1)  (1154 273)  (1154 273)  routing T_22_17.sp4_v_t_40 <X> T_22_17.sp4_v_b_1
 (0 2)  (1144 274)  (1144 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 274)  (1145 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 274)  (1146 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1147 274)  (1147 274)  routing T_22_17.sp12_v_t_23 <X> T_22_17.sp12_h_l_23
 (4 2)  (1148 274)  (1148 274)  routing T_22_17.sp4_v_b_0 <X> T_22_17.sp4_v_t_37
 (6 3)  (1150 275)  (1150 275)  routing T_22_17.sp4_h_r_0 <X> T_22_17.sp4_h_l_37
 (22 3)  (1166 275)  (1166 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1167 275)  (1167 275)  routing T_22_17.sp12_h_r_14 <X> T_22_17.lc_trk_g0_6
 (0 4)  (1144 276)  (1144 276)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 276)  (1145 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (9 4)  (1153 276)  (1153 276)  routing T_22_17.sp4_v_t_41 <X> T_22_17.sp4_h_r_4
 (26 4)  (1170 276)  (1170 276)  routing T_22_17.lc_trk_g0_6 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (1172 276)  (1172 276)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 276)  (1173 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 276)  (1175 276)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 276)  (1176 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 276)  (1177 276)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 276)  (1180 276)  LC_2 Logic Functioning bit
 (38 4)  (1182 276)  (1182 276)  LC_2 Logic Functioning bit
 (41 4)  (1185 276)  (1185 276)  LC_2 Logic Functioning bit
 (43 4)  (1187 276)  (1187 276)  LC_2 Logic Functioning bit
 (1 5)  (1145 277)  (1145 277)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_7/cen
 (26 5)  (1170 277)  (1170 277)  routing T_22_17.lc_trk_g0_6 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 277)  (1173 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 277)  (1174 277)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 277)  (1175 277)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (1181 277)  (1181 277)  LC_2 Logic Functioning bit
 (39 5)  (1183 277)  (1183 277)  LC_2 Logic Functioning bit
 (41 5)  (1185 277)  (1185 277)  LC_2 Logic Functioning bit
 (43 5)  (1187 277)  (1187 277)  LC_2 Logic Functioning bit
 (15 6)  (1159 278)  (1159 278)  routing T_22_17.bot_op_5 <X> T_22_17.lc_trk_g1_5
 (17 6)  (1161 278)  (1161 278)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (1170 278)  (1170 278)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (1171 278)  (1171 278)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 278)  (1172 278)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 278)  (1173 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 278)  (1176 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 278)  (1177 278)  routing T_22_17.lc_trk_g2_0 <X> T_22_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (1181 278)  (1181 278)  LC_3 Logic Functioning bit
 (42 6)  (1186 278)  (1186 278)  LC_3 Logic Functioning bit
 (50 6)  (1194 278)  (1194 278)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (1170 279)  (1170 279)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 279)  (1172 279)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 279)  (1173 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (1180 279)  (1180 279)  LC_3 Logic Functioning bit
 (37 7)  (1181 279)  (1181 279)  LC_3 Logic Functioning bit
 (38 7)  (1182 279)  (1182 279)  LC_3 Logic Functioning bit
 (42 7)  (1186 279)  (1186 279)  LC_3 Logic Functioning bit
 (11 8)  (1155 280)  (1155 280)  routing T_22_17.sp4_v_t_40 <X> T_22_17.sp4_v_b_8
 (14 8)  (1158 280)  (1158 280)  routing T_22_17.sp4_h_l_21 <X> T_22_17.lc_trk_g2_0
 (15 8)  (1159 280)  (1159 280)  routing T_22_17.sp4_h_r_33 <X> T_22_17.lc_trk_g2_1
 (16 8)  (1160 280)  (1160 280)  routing T_22_17.sp4_h_r_33 <X> T_22_17.lc_trk_g2_1
 (17 8)  (1161 280)  (1161 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1162 280)  (1162 280)  routing T_22_17.sp4_h_r_33 <X> T_22_17.lc_trk_g2_1
 (21 8)  (1165 280)  (1165 280)  routing T_22_17.sp4_h_r_43 <X> T_22_17.lc_trk_g2_3
 (22 8)  (1166 280)  (1166 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1167 280)  (1167 280)  routing T_22_17.sp4_h_r_43 <X> T_22_17.lc_trk_g2_3
 (24 8)  (1168 280)  (1168 280)  routing T_22_17.sp4_h_r_43 <X> T_22_17.lc_trk_g2_3
 (26 8)  (1170 280)  (1170 280)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_4/in_0
 (31 8)  (1175 280)  (1175 280)  routing T_22_17.lc_trk_g2_5 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 280)  (1176 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 280)  (1177 280)  routing T_22_17.lc_trk_g2_5 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 280)  (1180 280)  LC_4 Logic Functioning bit
 (37 8)  (1181 280)  (1181 280)  LC_4 Logic Functioning bit
 (39 8)  (1183 280)  (1183 280)  LC_4 Logic Functioning bit
 (43 8)  (1187 280)  (1187 280)  LC_4 Logic Functioning bit
 (45 8)  (1189 280)  (1189 280)  LC_4 Logic Functioning bit
 (46 8)  (1190 280)  (1190 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (1194 280)  (1194 280)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (1148 281)  (1148 281)  routing T_22_17.sp4_v_t_36 <X> T_22_17.sp4_h_r_6
 (9 9)  (1153 281)  (1153 281)  routing T_22_17.sp4_v_t_46 <X> T_22_17.sp4_v_b_7
 (10 9)  (1154 281)  (1154 281)  routing T_22_17.sp4_v_t_46 <X> T_22_17.sp4_v_b_7
 (12 9)  (1156 281)  (1156 281)  routing T_22_17.sp4_v_t_40 <X> T_22_17.sp4_v_b_8
 (15 9)  (1159 281)  (1159 281)  routing T_22_17.sp4_h_l_21 <X> T_22_17.lc_trk_g2_0
 (16 9)  (1160 281)  (1160 281)  routing T_22_17.sp4_h_l_21 <X> T_22_17.lc_trk_g2_0
 (17 9)  (1161 281)  (1161 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (1165 281)  (1165 281)  routing T_22_17.sp4_h_r_43 <X> T_22_17.lc_trk_g2_3
 (22 9)  (1166 281)  (1166 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1167 281)  (1167 281)  routing T_22_17.sp4_v_b_42 <X> T_22_17.lc_trk_g2_2
 (24 9)  (1168 281)  (1168 281)  routing T_22_17.sp4_v_b_42 <X> T_22_17.lc_trk_g2_2
 (28 9)  (1172 281)  (1172 281)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 281)  (1173 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (1180 281)  (1180 281)  LC_4 Logic Functioning bit
 (37 9)  (1181 281)  (1181 281)  LC_4 Logic Functioning bit
 (38 9)  (1182 281)  (1182 281)  LC_4 Logic Functioning bit
 (42 9)  (1186 281)  (1186 281)  LC_4 Logic Functioning bit
 (52 9)  (1196 281)  (1196 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (8 10)  (1152 282)  (1152 282)  routing T_22_17.sp4_h_r_11 <X> T_22_17.sp4_h_l_42
 (10 10)  (1154 282)  (1154 282)  routing T_22_17.sp4_h_r_11 <X> T_22_17.sp4_h_l_42
 (12 10)  (1156 282)  (1156 282)  routing T_22_17.sp4_v_t_45 <X> T_22_17.sp4_h_l_45
 (17 10)  (1161 282)  (1161 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (1165 282)  (1165 282)  routing T_22_17.sp4_h_l_34 <X> T_22_17.lc_trk_g2_7
 (22 10)  (1166 282)  (1166 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1167 282)  (1167 282)  routing T_22_17.sp4_h_l_34 <X> T_22_17.lc_trk_g2_7
 (24 10)  (1168 282)  (1168 282)  routing T_22_17.sp4_h_l_34 <X> T_22_17.lc_trk_g2_7
 (26 10)  (1170 282)  (1170 282)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (1172 282)  (1172 282)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 282)  (1173 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 282)  (1174 282)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 282)  (1175 282)  routing T_22_17.lc_trk_g1_5 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 282)  (1176 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 282)  (1178 282)  routing T_22_17.lc_trk_g1_5 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (46 10)  (1190 282)  (1190 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (8 11)  (1152 283)  (1152 283)  routing T_22_17.sp4_v_b_4 <X> T_22_17.sp4_v_t_42
 (10 11)  (1154 283)  (1154 283)  routing T_22_17.sp4_v_b_4 <X> T_22_17.sp4_v_t_42
 (11 11)  (1155 283)  (1155 283)  routing T_22_17.sp4_v_t_45 <X> T_22_17.sp4_h_l_45
 (17 11)  (1161 283)  (1161 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (1162 283)  (1162 283)  routing T_22_17.sp4_r_v_b_37 <X> T_22_17.lc_trk_g2_5
 (21 11)  (1165 283)  (1165 283)  routing T_22_17.sp4_h_l_34 <X> T_22_17.lc_trk_g2_7
 (26 11)  (1170 283)  (1170 283)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 283)  (1172 283)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 283)  (1173 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (1176 283)  (1176 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (1177 283)  (1177 283)  routing T_22_17.lc_trk_g2_1 <X> T_22_17.input_2_5
 (39 11)  (1183 283)  (1183 283)  LC_5 Logic Functioning bit
 (4 12)  (1148 284)  (1148 284)  routing T_22_17.sp4_v_t_44 <X> T_22_17.sp4_v_b_9
 (15 12)  (1159 284)  (1159 284)  routing T_22_17.sp4_h_r_33 <X> T_22_17.lc_trk_g3_1
 (16 12)  (1160 284)  (1160 284)  routing T_22_17.sp4_h_r_33 <X> T_22_17.lc_trk_g3_1
 (17 12)  (1161 284)  (1161 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1162 284)  (1162 284)  routing T_22_17.sp4_h_r_33 <X> T_22_17.lc_trk_g3_1
 (12 13)  (1156 285)  (1156 285)  routing T_22_17.sp4_h_r_11 <X> T_22_17.sp4_v_b_11
 (0 14)  (1144 286)  (1144 286)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 286)  (1145 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (1156 286)  (1156 286)  routing T_22_17.sp4_h_r_8 <X> T_22_17.sp4_h_l_46
 (13 14)  (1157 286)  (1157 286)  routing T_22_17.sp4_h_r_11 <X> T_22_17.sp4_v_t_46
 (15 14)  (1159 286)  (1159 286)  routing T_22_17.sp4_h_l_16 <X> T_22_17.lc_trk_g3_5
 (16 14)  (1160 286)  (1160 286)  routing T_22_17.sp4_h_l_16 <X> T_22_17.lc_trk_g3_5
 (17 14)  (1161 286)  (1161 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (1144 287)  (1144 287)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 287)  (1145 287)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_7/s_r
 (4 15)  (1148 287)  (1148 287)  routing T_22_17.sp4_h_r_1 <X> T_22_17.sp4_h_l_44
 (6 15)  (1150 287)  (1150 287)  routing T_22_17.sp4_h_r_1 <X> T_22_17.sp4_h_l_44
 (12 15)  (1156 287)  (1156 287)  routing T_22_17.sp4_h_r_11 <X> T_22_17.sp4_v_t_46
 (13 15)  (1157 287)  (1157 287)  routing T_22_17.sp4_h_r_8 <X> T_22_17.sp4_h_l_46
 (18 15)  (1162 287)  (1162 287)  routing T_22_17.sp4_h_l_16 <X> T_22_17.lc_trk_g3_5


LogicTile_23_17

 (14 0)  (1212 272)  (1212 272)  routing T_23_17.sp4_v_b_8 <X> T_23_17.lc_trk_g0_0
 (25 0)  (1223 272)  (1223 272)  routing T_23_17.sp4_v_b_10 <X> T_23_17.lc_trk_g0_2
 (27 0)  (1225 272)  (1225 272)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 272)  (1226 272)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 272)  (1227 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 272)  (1228 272)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 272)  (1230 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 272)  (1231 272)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 272)  (1232 272)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 272)  (1234 272)  LC_0 Logic Functioning bit
 (37 0)  (1235 272)  (1235 272)  LC_0 Logic Functioning bit
 (38 0)  (1236 272)  (1236 272)  LC_0 Logic Functioning bit
 (39 0)  (1237 272)  (1237 272)  LC_0 Logic Functioning bit
 (14 1)  (1212 273)  (1212 273)  routing T_23_17.sp4_v_b_8 <X> T_23_17.lc_trk_g0_0
 (16 1)  (1214 273)  (1214 273)  routing T_23_17.sp4_v_b_8 <X> T_23_17.lc_trk_g0_0
 (17 1)  (1215 273)  (1215 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (1220 273)  (1220 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1221 273)  (1221 273)  routing T_23_17.sp4_v_b_10 <X> T_23_17.lc_trk_g0_2
 (25 1)  (1223 273)  (1223 273)  routing T_23_17.sp4_v_b_10 <X> T_23_17.lc_trk_g0_2
 (29 1)  (1227 273)  (1227 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 273)  (1228 273)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (36 1)  (1234 273)  (1234 273)  LC_0 Logic Functioning bit
 (37 1)  (1235 273)  (1235 273)  LC_0 Logic Functioning bit
 (38 1)  (1236 273)  (1236 273)  LC_0 Logic Functioning bit
 (39 1)  (1237 273)  (1237 273)  LC_0 Logic Functioning bit
 (40 1)  (1238 273)  (1238 273)  LC_0 Logic Functioning bit
 (41 1)  (1239 273)  (1239 273)  LC_0 Logic Functioning bit
 (42 1)  (1240 273)  (1240 273)  LC_0 Logic Functioning bit
 (43 1)  (1241 273)  (1241 273)  LC_0 Logic Functioning bit
 (0 2)  (1198 274)  (1198 274)  routing T_23_17.glb_netwk_6 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 274)  (1199 274)  routing T_23_17.glb_netwk_6 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 274)  (1200 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1224 274)  (1224 274)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_1/in_0
 (32 2)  (1230 274)  (1230 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 274)  (1231 274)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 274)  (1234 274)  LC_1 Logic Functioning bit
 (37 2)  (1235 274)  (1235 274)  LC_1 Logic Functioning bit
 (38 2)  (1236 274)  (1236 274)  LC_1 Logic Functioning bit
 (50 2)  (1248 274)  (1248 274)  Cascade bit: LH_LC01_inmux02_5

 (28 3)  (1226 275)  (1226 275)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 275)  (1227 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 275)  (1229 275)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 275)  (1234 275)  LC_1 Logic Functioning bit
 (37 3)  (1235 275)  (1235 275)  LC_1 Logic Functioning bit
 (39 3)  (1237 275)  (1237 275)  LC_1 Logic Functioning bit
 (1 4)  (1199 276)  (1199 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1220 276)  (1220 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1221 276)  (1221 276)  routing T_23_17.sp4_v_b_19 <X> T_23_17.lc_trk_g1_3
 (24 4)  (1222 276)  (1222 276)  routing T_23_17.sp4_v_b_19 <X> T_23_17.lc_trk_g1_3
 (28 4)  (1226 276)  (1226 276)  routing T_23_17.lc_trk_g2_1 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 276)  (1227 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 276)  (1229 276)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 276)  (1230 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 276)  (1231 276)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 276)  (1234 276)  LC_2 Logic Functioning bit
 (37 4)  (1235 276)  (1235 276)  LC_2 Logic Functioning bit
 (38 4)  (1236 276)  (1236 276)  LC_2 Logic Functioning bit
 (41 4)  (1239 276)  (1239 276)  LC_2 Logic Functioning bit
 (43 4)  (1241 276)  (1241 276)  LC_2 Logic Functioning bit
 (50 4)  (1248 276)  (1248 276)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (1198 277)  (1198 277)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 277)  (1199 277)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_7/cen
 (22 5)  (1220 277)  (1220 277)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1222 277)  (1222 277)  routing T_23_17.bot_op_2 <X> T_23_17.lc_trk_g1_2
 (26 5)  (1224 277)  (1224 277)  routing T_23_17.lc_trk_g3_3 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 277)  (1225 277)  routing T_23_17.lc_trk_g3_3 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 277)  (1226 277)  routing T_23_17.lc_trk_g3_3 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 277)  (1227 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1229 277)  (1229 277)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (1234 277)  (1234 277)  LC_2 Logic Functioning bit
 (37 5)  (1235 277)  (1235 277)  LC_2 Logic Functioning bit
 (38 5)  (1236 277)  (1236 277)  LC_2 Logic Functioning bit
 (40 5)  (1238 277)  (1238 277)  LC_2 Logic Functioning bit
 (42 5)  (1240 277)  (1240 277)  LC_2 Logic Functioning bit
 (28 6)  (1226 278)  (1226 278)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 278)  (1227 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 278)  (1228 278)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 278)  (1229 278)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 278)  (1230 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 278)  (1231 278)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 278)  (1232 278)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (1235 278)  (1235 278)  LC_3 Logic Functioning bit
 (39 6)  (1237 278)  (1237 278)  LC_3 Logic Functioning bit
 (42 6)  (1240 278)  (1240 278)  LC_3 Logic Functioning bit
 (43 6)  (1241 278)  (1241 278)  LC_3 Logic Functioning bit
 (45 6)  (1243 278)  (1243 278)  LC_3 Logic Functioning bit
 (46 6)  (1244 278)  (1244 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1245 278)  (1245 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (1246 278)  (1246 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (1248 278)  (1248 278)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (1249 278)  (1249 278)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (9 7)  (1207 279)  (1207 279)  routing T_23_17.sp4_v_b_4 <X> T_23_17.sp4_v_t_41
 (31 7)  (1229 279)  (1229 279)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (1235 279)  (1235 279)  LC_3 Logic Functioning bit
 (39 7)  (1237 279)  (1237 279)  LC_3 Logic Functioning bit
 (42 7)  (1240 279)  (1240 279)  LC_3 Logic Functioning bit
 (43 7)  (1241 279)  (1241 279)  LC_3 Logic Functioning bit
 (47 7)  (1245 279)  (1245 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (1246 279)  (1246 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (1249 279)  (1249 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (1213 280)  (1213 280)  routing T_23_17.sp4_h_r_33 <X> T_23_17.lc_trk_g2_1
 (16 8)  (1214 280)  (1214 280)  routing T_23_17.sp4_h_r_33 <X> T_23_17.lc_trk_g2_1
 (17 8)  (1215 280)  (1215 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1216 280)  (1216 280)  routing T_23_17.sp4_h_r_33 <X> T_23_17.lc_trk_g2_1
 (22 9)  (1220 281)  (1220 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (14 10)  (1212 282)  (1212 282)  routing T_23_17.sp4_v_b_36 <X> T_23_17.lc_trk_g2_4
 (17 10)  (1215 282)  (1215 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (1220 282)  (1220 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (14 11)  (1212 283)  (1212 283)  routing T_23_17.sp4_v_b_36 <X> T_23_17.lc_trk_g2_4
 (16 11)  (1214 283)  (1214 283)  routing T_23_17.sp4_v_b_36 <X> T_23_17.lc_trk_g2_4
 (17 11)  (1215 283)  (1215 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (1216 283)  (1216 283)  routing T_23_17.sp4_r_v_b_37 <X> T_23_17.lc_trk_g2_5
 (21 12)  (1219 284)  (1219 284)  routing T_23_17.sp4_h_r_43 <X> T_23_17.lc_trk_g3_3
 (22 12)  (1220 284)  (1220 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1221 284)  (1221 284)  routing T_23_17.sp4_h_r_43 <X> T_23_17.lc_trk_g3_3
 (24 12)  (1222 284)  (1222 284)  routing T_23_17.sp4_h_r_43 <X> T_23_17.lc_trk_g3_3
 (25 12)  (1223 284)  (1223 284)  routing T_23_17.sp4_h_r_42 <X> T_23_17.lc_trk_g3_2
 (27 12)  (1225 284)  (1225 284)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 284)  (1226 284)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 284)  (1227 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 284)  (1230 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 284)  (1232 284)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 284)  (1234 284)  LC_6 Logic Functioning bit
 (37 12)  (1235 284)  (1235 284)  LC_6 Logic Functioning bit
 (39 12)  (1237 284)  (1237 284)  LC_6 Logic Functioning bit
 (40 12)  (1238 284)  (1238 284)  LC_6 Logic Functioning bit
 (42 12)  (1240 284)  (1240 284)  LC_6 Logic Functioning bit
 (14 13)  (1212 285)  (1212 285)  routing T_23_17.sp4_h_r_24 <X> T_23_17.lc_trk_g3_0
 (15 13)  (1213 285)  (1213 285)  routing T_23_17.sp4_h_r_24 <X> T_23_17.lc_trk_g3_0
 (16 13)  (1214 285)  (1214 285)  routing T_23_17.sp4_h_r_24 <X> T_23_17.lc_trk_g3_0
 (17 13)  (1215 285)  (1215 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (1219 285)  (1219 285)  routing T_23_17.sp4_h_r_43 <X> T_23_17.lc_trk_g3_3
 (22 13)  (1220 285)  (1220 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1221 285)  (1221 285)  routing T_23_17.sp4_h_r_42 <X> T_23_17.lc_trk_g3_2
 (24 13)  (1222 285)  (1222 285)  routing T_23_17.sp4_h_r_42 <X> T_23_17.lc_trk_g3_2
 (25 13)  (1223 285)  (1223 285)  routing T_23_17.sp4_h_r_42 <X> T_23_17.lc_trk_g3_2
 (26 13)  (1224 285)  (1224 285)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 285)  (1226 285)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 285)  (1227 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 285)  (1228 285)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (1229 285)  (1229 285)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (1230 285)  (1230 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (1233 285)  (1233 285)  routing T_23_17.lc_trk_g0_2 <X> T_23_17.input_2_6
 (37 13)  (1235 285)  (1235 285)  LC_6 Logic Functioning bit
 (46 13)  (1244 285)  (1244 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (9 14)  (1207 286)  (1207 286)  routing T_23_17.sp4_v_b_10 <X> T_23_17.sp4_h_l_47
 (22 14)  (1220 286)  (1220 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (22 15)  (1220 287)  (1220 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1221 287)  (1221 287)  routing T_23_17.sp4_h_r_30 <X> T_23_17.lc_trk_g3_6
 (24 15)  (1222 287)  (1222 287)  routing T_23_17.sp4_h_r_30 <X> T_23_17.lc_trk_g3_6
 (25 15)  (1223 287)  (1223 287)  routing T_23_17.sp4_h_r_30 <X> T_23_17.lc_trk_g3_6


LogicTile_24_17

 (0 0)  (1252 272)  (1252 272)  Negative Clock bit

 (4 0)  (1256 272)  (1256 272)  routing T_24_17.sp4_h_l_37 <X> T_24_17.sp4_v_b_0
 (14 0)  (1266 272)  (1266 272)  routing T_24_17.sp4_h_r_8 <X> T_24_17.lc_trk_g0_0
 (16 0)  (1268 272)  (1268 272)  routing T_24_17.sp12_h_r_9 <X> T_24_17.lc_trk_g0_1
 (17 0)  (1269 272)  (1269 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (22 0)  (1274 272)  (1274 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1275 272)  (1275 272)  routing T_24_17.sp12_h_r_11 <X> T_24_17.lc_trk_g0_3
 (27 0)  (1279 272)  (1279 272)  routing T_24_17.lc_trk_g1_6 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 272)  (1281 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 272)  (1282 272)  routing T_24_17.lc_trk_g1_6 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 272)  (1284 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 272)  (1285 272)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 272)  (1286 272)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 272)  (1287 272)  routing T_24_17.lc_trk_g0_4 <X> T_24_17.input_2_0
 (36 0)  (1288 272)  (1288 272)  LC_0 Logic Functioning bit
 (37 0)  (1289 272)  (1289 272)  LC_0 Logic Functioning bit
 (38 0)  (1290 272)  (1290 272)  LC_0 Logic Functioning bit
 (39 0)  (1291 272)  (1291 272)  LC_0 Logic Functioning bit
 (41 0)  (1293 272)  (1293 272)  LC_0 Logic Functioning bit
 (42 0)  (1294 272)  (1294 272)  LC_0 Logic Functioning bit
 (43 0)  (1295 272)  (1295 272)  LC_0 Logic Functioning bit
 (5 1)  (1257 273)  (1257 273)  routing T_24_17.sp4_h_l_37 <X> T_24_17.sp4_v_b_0
 (8 1)  (1260 273)  (1260 273)  routing T_24_17.sp4_h_l_42 <X> T_24_17.sp4_v_b_1
 (9 1)  (1261 273)  (1261 273)  routing T_24_17.sp4_h_l_42 <X> T_24_17.sp4_v_b_1
 (10 1)  (1262 273)  (1262 273)  routing T_24_17.sp4_h_l_42 <X> T_24_17.sp4_v_b_1
 (15 1)  (1267 273)  (1267 273)  routing T_24_17.sp4_h_r_8 <X> T_24_17.lc_trk_g0_0
 (16 1)  (1268 273)  (1268 273)  routing T_24_17.sp4_h_r_8 <X> T_24_17.lc_trk_g0_0
 (17 1)  (1269 273)  (1269 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (1274 273)  (1274 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1275 273)  (1275 273)  routing T_24_17.sp12_h_r_10 <X> T_24_17.lc_trk_g0_2
 (29 1)  (1281 273)  (1281 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 273)  (1282 273)  routing T_24_17.lc_trk_g1_6 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 273)  (1283 273)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 273)  (1284 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (1288 273)  (1288 273)  LC_0 Logic Functioning bit
 (37 1)  (1289 273)  (1289 273)  LC_0 Logic Functioning bit
 (38 1)  (1290 273)  (1290 273)  LC_0 Logic Functioning bit
 (39 1)  (1291 273)  (1291 273)  LC_0 Logic Functioning bit
 (40 1)  (1292 273)  (1292 273)  LC_0 Logic Functioning bit
 (41 1)  (1293 273)  (1293 273)  LC_0 Logic Functioning bit
 (42 1)  (1294 273)  (1294 273)  LC_0 Logic Functioning bit
 (43 1)  (1295 273)  (1295 273)  LC_0 Logic Functioning bit
 (0 2)  (1252 274)  (1252 274)  routing T_24_17.glb_netwk_3 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 274)  (1254 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (1266 274)  (1266 274)  routing T_24_17.sp4_h_l_1 <X> T_24_17.lc_trk_g0_4
 (22 2)  (1274 274)  (1274 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1275 274)  (1275 274)  routing T_24_17.sp4_h_r_7 <X> T_24_17.lc_trk_g0_7
 (24 2)  (1276 274)  (1276 274)  routing T_24_17.sp4_h_r_7 <X> T_24_17.lc_trk_g0_7
 (31 2)  (1283 274)  (1283 274)  routing T_24_17.lc_trk_g2_4 <X> T_24_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 274)  (1284 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 274)  (1285 274)  routing T_24_17.lc_trk_g2_4 <X> T_24_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 274)  (1288 274)  LC_1 Logic Functioning bit
 (37 2)  (1289 274)  (1289 274)  LC_1 Logic Functioning bit
 (46 2)  (1298 274)  (1298 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (1302 274)  (1302 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1252 275)  (1252 275)  routing T_24_17.glb_netwk_3 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (8 3)  (1260 275)  (1260 275)  routing T_24_17.sp4_v_b_10 <X> T_24_17.sp4_v_t_36
 (10 3)  (1262 275)  (1262 275)  routing T_24_17.sp4_v_b_10 <X> T_24_17.sp4_v_t_36
 (15 3)  (1267 275)  (1267 275)  routing T_24_17.sp4_h_l_1 <X> T_24_17.lc_trk_g0_4
 (16 3)  (1268 275)  (1268 275)  routing T_24_17.sp4_h_l_1 <X> T_24_17.lc_trk_g0_4
 (17 3)  (1269 275)  (1269 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (1273 275)  (1273 275)  routing T_24_17.sp4_h_r_7 <X> T_24_17.lc_trk_g0_7
 (22 3)  (1274 275)  (1274 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1277 275)  (1277 275)  routing T_24_17.sp4_r_v_b_30 <X> T_24_17.lc_trk_g0_6
 (36 3)  (1288 275)  (1288 275)  LC_1 Logic Functioning bit
 (37 3)  (1289 275)  (1289 275)  LC_1 Logic Functioning bit
 (27 4)  (1279 276)  (1279 276)  routing T_24_17.lc_trk_g1_2 <X> T_24_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 276)  (1281 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 276)  (1284 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 276)  (1286 276)  routing T_24_17.lc_trk_g1_0 <X> T_24_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (1287 276)  (1287 276)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.input_2_2
 (36 4)  (1288 276)  (1288 276)  LC_2 Logic Functioning bit
 (37 4)  (1289 276)  (1289 276)  LC_2 Logic Functioning bit
 (38 4)  (1290 276)  (1290 276)  LC_2 Logic Functioning bit
 (39 4)  (1291 276)  (1291 276)  LC_2 Logic Functioning bit
 (41 4)  (1293 276)  (1293 276)  LC_2 Logic Functioning bit
 (42 4)  (1294 276)  (1294 276)  LC_2 Logic Functioning bit
 (43 4)  (1295 276)  (1295 276)  LC_2 Logic Functioning bit
 (14 5)  (1266 277)  (1266 277)  routing T_24_17.sp4_h_r_0 <X> T_24_17.lc_trk_g1_0
 (15 5)  (1267 277)  (1267 277)  routing T_24_17.sp4_h_r_0 <X> T_24_17.lc_trk_g1_0
 (16 5)  (1268 277)  (1268 277)  routing T_24_17.sp4_h_r_0 <X> T_24_17.lc_trk_g1_0
 (17 5)  (1269 277)  (1269 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (1274 277)  (1274 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1275 277)  (1275 277)  routing T_24_17.sp4_h_r_2 <X> T_24_17.lc_trk_g1_2
 (24 5)  (1276 277)  (1276 277)  routing T_24_17.sp4_h_r_2 <X> T_24_17.lc_trk_g1_2
 (25 5)  (1277 277)  (1277 277)  routing T_24_17.sp4_h_r_2 <X> T_24_17.lc_trk_g1_2
 (26 5)  (1278 277)  (1278 277)  routing T_24_17.lc_trk_g0_2 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 277)  (1281 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 277)  (1282 277)  routing T_24_17.lc_trk_g1_2 <X> T_24_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (1284 277)  (1284 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1285 277)  (1285 277)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.input_2_2
 (34 5)  (1286 277)  (1286 277)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.input_2_2
 (35 5)  (1287 277)  (1287 277)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.input_2_2
 (36 5)  (1288 277)  (1288 277)  LC_2 Logic Functioning bit
 (37 5)  (1289 277)  (1289 277)  LC_2 Logic Functioning bit
 (38 5)  (1290 277)  (1290 277)  LC_2 Logic Functioning bit
 (39 5)  (1291 277)  (1291 277)  LC_2 Logic Functioning bit
 (40 5)  (1292 277)  (1292 277)  LC_2 Logic Functioning bit
 (41 5)  (1293 277)  (1293 277)  LC_2 Logic Functioning bit
 (42 5)  (1294 277)  (1294 277)  LC_2 Logic Functioning bit
 (43 5)  (1295 277)  (1295 277)  LC_2 Logic Functioning bit
 (14 6)  (1266 278)  (1266 278)  routing T_24_17.sp4_v_t_1 <X> T_24_17.lc_trk_g1_4
 (16 6)  (1268 278)  (1268 278)  routing T_24_17.sp12_h_l_18 <X> T_24_17.lc_trk_g1_5
 (17 6)  (1269 278)  (1269 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (28 6)  (1280 278)  (1280 278)  routing T_24_17.lc_trk_g2_4 <X> T_24_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 278)  (1281 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 278)  (1282 278)  routing T_24_17.lc_trk_g2_4 <X> T_24_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 278)  (1284 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 278)  (1285 278)  routing T_24_17.lc_trk_g2_0 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 278)  (1288 278)  LC_3 Logic Functioning bit
 (38 6)  (1290 278)  (1290 278)  LC_3 Logic Functioning bit
 (45 6)  (1297 278)  (1297 278)  LC_3 Logic Functioning bit
 (52 6)  (1304 278)  (1304 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (1266 279)  (1266 279)  routing T_24_17.sp4_v_t_1 <X> T_24_17.lc_trk_g1_4
 (16 7)  (1268 279)  (1268 279)  routing T_24_17.sp4_v_t_1 <X> T_24_17.lc_trk_g1_4
 (17 7)  (1269 279)  (1269 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (1270 279)  (1270 279)  routing T_24_17.sp12_h_l_18 <X> T_24_17.lc_trk_g1_5
 (22 7)  (1274 279)  (1274 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1275 279)  (1275 279)  routing T_24_17.sp4_h_r_6 <X> T_24_17.lc_trk_g1_6
 (24 7)  (1276 279)  (1276 279)  routing T_24_17.sp4_h_r_6 <X> T_24_17.lc_trk_g1_6
 (25 7)  (1277 279)  (1277 279)  routing T_24_17.sp4_h_r_6 <X> T_24_17.lc_trk_g1_6
 (26 7)  (1278 279)  (1278 279)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 279)  (1280 279)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 279)  (1281 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (1289 279)  (1289 279)  LC_3 Logic Functioning bit
 (39 7)  (1291 279)  (1291 279)  LC_3 Logic Functioning bit
 (40 7)  (1292 279)  (1292 279)  LC_3 Logic Functioning bit
 (41 7)  (1293 279)  (1293 279)  LC_3 Logic Functioning bit
 (42 7)  (1294 279)  (1294 279)  LC_3 Logic Functioning bit
 (43 7)  (1295 279)  (1295 279)  LC_3 Logic Functioning bit
 (4 8)  (1256 280)  (1256 280)  routing T_24_17.sp4_v_t_47 <X> T_24_17.sp4_v_b_6
 (6 8)  (1258 280)  (1258 280)  routing T_24_17.sp4_v_t_47 <X> T_24_17.sp4_v_b_6
 (8 8)  (1260 280)  (1260 280)  routing T_24_17.sp4_h_l_46 <X> T_24_17.sp4_h_r_7
 (10 8)  (1262 280)  (1262 280)  routing T_24_17.sp4_h_l_46 <X> T_24_17.sp4_h_r_7
 (14 8)  (1266 280)  (1266 280)  routing T_24_17.wire_logic_cluster/lc_0/out <X> T_24_17.lc_trk_g2_0
 (21 8)  (1273 280)  (1273 280)  routing T_24_17.wire_logic_cluster/lc_3/out <X> T_24_17.lc_trk_g2_3
 (22 8)  (1274 280)  (1274 280)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (17 9)  (1269 281)  (1269 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (14 10)  (1266 282)  (1266 282)  routing T_24_17.sp4_h_r_36 <X> T_24_17.lc_trk_g2_4
 (15 11)  (1267 283)  (1267 283)  routing T_24_17.sp4_h_r_36 <X> T_24_17.lc_trk_g2_4
 (16 11)  (1268 283)  (1268 283)  routing T_24_17.sp4_h_r_36 <X> T_24_17.lc_trk_g2_4
 (17 11)  (1269 283)  (1269 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (1274 283)  (1274 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1275 283)  (1275 283)  routing T_24_17.sp4_h_r_30 <X> T_24_17.lc_trk_g2_6
 (24 11)  (1276 283)  (1276 283)  routing T_24_17.sp4_h_r_30 <X> T_24_17.lc_trk_g2_6
 (25 11)  (1277 283)  (1277 283)  routing T_24_17.sp4_h_r_30 <X> T_24_17.lc_trk_g2_6
 (25 12)  (1277 284)  (1277 284)  routing T_24_17.wire_logic_cluster/lc_2/out <X> T_24_17.lc_trk_g3_2
 (26 12)  (1278 284)  (1278 284)  routing T_24_17.lc_trk_g1_5 <X> T_24_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (1281 284)  (1281 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 284)  (1284 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (1287 284)  (1287 284)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.input_2_6
 (36 12)  (1288 284)  (1288 284)  LC_6 Logic Functioning bit
 (51 12)  (1303 284)  (1303 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (1274 285)  (1274 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (1279 285)  (1279 285)  routing T_24_17.lc_trk_g1_5 <X> T_24_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 285)  (1281 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 285)  (1283 285)  routing T_24_17.lc_trk_g0_3 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (1284 285)  (1284 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1285 285)  (1285 285)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.input_2_6
 (34 13)  (1286 285)  (1286 285)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.input_2_6
 (5 14)  (1257 286)  (1257 286)  routing T_24_17.sp4_v_b_9 <X> T_24_17.sp4_h_l_44
 (17 14)  (1269 286)  (1269 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (1273 286)  (1273 286)  routing T_24_17.sp4_h_l_34 <X> T_24_17.lc_trk_g3_7
 (22 14)  (1274 286)  (1274 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1275 286)  (1275 286)  routing T_24_17.sp4_h_l_34 <X> T_24_17.lc_trk_g3_7
 (24 14)  (1276 286)  (1276 286)  routing T_24_17.sp4_h_l_34 <X> T_24_17.lc_trk_g3_7
 (26 14)  (1278 286)  (1278 286)  routing T_24_17.lc_trk_g0_7 <X> T_24_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (1281 286)  (1281 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 286)  (1282 286)  routing T_24_17.lc_trk_g0_6 <X> T_24_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 286)  (1283 286)  routing T_24_17.lc_trk_g2_6 <X> T_24_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 286)  (1284 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 286)  (1285 286)  routing T_24_17.lc_trk_g2_6 <X> T_24_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1287 286)  (1287 286)  routing T_24_17.lc_trk_g1_4 <X> T_24_17.input_2_7
 (37 14)  (1289 286)  (1289 286)  LC_7 Logic Functioning bit
 (42 14)  (1294 286)  (1294 286)  LC_7 Logic Functioning bit
 (48 14)  (1300 286)  (1300 286)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (18 15)  (1270 287)  (1270 287)  routing T_24_17.sp4_r_v_b_45 <X> T_24_17.lc_trk_g3_5
 (21 15)  (1273 287)  (1273 287)  routing T_24_17.sp4_h_l_34 <X> T_24_17.lc_trk_g3_7
 (26 15)  (1278 287)  (1278 287)  routing T_24_17.lc_trk_g0_7 <X> T_24_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 287)  (1281 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 287)  (1282 287)  routing T_24_17.lc_trk_g0_6 <X> T_24_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1283 287)  (1283 287)  routing T_24_17.lc_trk_g2_6 <X> T_24_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1284 287)  (1284 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (1286 287)  (1286 287)  routing T_24_17.lc_trk_g1_4 <X> T_24_17.input_2_7
 (36 15)  (1288 287)  (1288 287)  LC_7 Logic Functioning bit
 (37 15)  (1289 287)  (1289 287)  LC_7 Logic Functioning bit
 (39 15)  (1291 287)  (1291 287)  LC_7 Logic Functioning bit
 (43 15)  (1295 287)  (1295 287)  LC_7 Logic Functioning bit


RAM_Tile_25_17

 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (8 2)  (1314 274)  (1314 274)  routing T_25_17.sp4_h_r_1 <X> T_25_17.sp4_h_l_36
 (28 4)  (1334 276)  (1334 276)  routing T_25_17.lc_trk_g2_1 <X> T_25_17.wire_bram/ram/WDATA_13
 (29 4)  (1335 276)  (1335 276)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_1 wire_bram/ram/WDATA_13
 (41 4)  (1347 276)  (1347 276)  Enable bit of Mux _out_links/OutMuxb_2 => wire_bram/ram/RDATA_13 sp4_r_v_b_37
 (8 6)  (1314 278)  (1314 278)  routing T_25_17.sp4_v_t_41 <X> T_25_17.sp4_h_l_41
 (9 6)  (1315 278)  (1315 278)  routing T_25_17.sp4_v_t_41 <X> T_25_17.sp4_h_l_41
 (16 6)  (1322 278)  (1322 278)  routing T_25_17.sp4_v_b_5 <X> T_25_17.lc_trk_g1_5
 (17 6)  (1323 278)  (1323 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1324 278)  (1324 278)  routing T_25_17.sp4_v_b_5 <X> T_25_17.lc_trk_g1_5
 (15 8)  (1321 280)  (1321 280)  routing T_25_17.sp4_h_l_28 <X> T_25_17.lc_trk_g2_1
 (16 8)  (1322 280)  (1322 280)  routing T_25_17.sp4_h_l_28 <X> T_25_17.lc_trk_g2_1
 (17 8)  (1323 280)  (1323 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 280)  (1324 280)  routing T_25_17.sp4_h_l_28 <X> T_25_17.lc_trk_g2_1
 (18 9)  (1324 281)  (1324 281)  routing T_25_17.sp4_h_l_28 <X> T_25_17.lc_trk_g2_1
 (21 10)  (1327 282)  (1327 282)  routing T_25_17.sp4_v_t_26 <X> T_25_17.lc_trk_g2_7
 (22 10)  (1328 282)  (1328 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1329 282)  (1329 282)  routing T_25_17.sp4_v_t_26 <X> T_25_17.lc_trk_g2_7
 (21 11)  (1327 283)  (1327 283)  routing T_25_17.sp4_v_t_26 <X> T_25_17.lc_trk_g2_7
 (28 12)  (1334 284)  (1334 284)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_9
 (29 12)  (1335 284)  (1335 284)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_9
 (30 12)  (1336 284)  (1336 284)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_9
 (30 13)  (1336 285)  (1336 285)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_9
 (38 13)  (1344 285)  (1344 285)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_9 sp12_h_r_20
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (9 14)  (1315 286)  (1315 286)  routing T_25_17.sp4_h_r_7 <X> T_25_17.sp4_h_l_47
 (10 14)  (1316 286)  (1316 286)  routing T_25_17.sp4_h_r_7 <X> T_25_17.sp4_h_l_47
 (0 15)  (1306 287)  (1306 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE


LogicTile_26_17

 (0 0)  (1348 272)  (1348 272)  Negative Clock bit

 (25 0)  (1373 272)  (1373 272)  routing T_26_17.sp4_h_l_7 <X> T_26_17.lc_trk_g0_2
 (27 0)  (1375 272)  (1375 272)  routing T_26_17.lc_trk_g3_0 <X> T_26_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1376 272)  (1376 272)  routing T_26_17.lc_trk_g3_0 <X> T_26_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 272)  (1377 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 272)  (1380 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 272)  (1384 272)  LC_0 Logic Functioning bit
 (39 0)  (1387 272)  (1387 272)  LC_0 Logic Functioning bit
 (41 0)  (1389 272)  (1389 272)  LC_0 Logic Functioning bit
 (42 0)  (1390 272)  (1390 272)  LC_0 Logic Functioning bit
 (44 0)  (1392 272)  (1392 272)  LC_0 Logic Functioning bit
 (45 0)  (1393 272)  (1393 272)  LC_0 Logic Functioning bit
 (22 1)  (1370 273)  (1370 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1371 273)  (1371 273)  routing T_26_17.sp4_h_l_7 <X> T_26_17.lc_trk_g0_2
 (24 1)  (1372 273)  (1372 273)  routing T_26_17.sp4_h_l_7 <X> T_26_17.lc_trk_g0_2
 (25 1)  (1373 273)  (1373 273)  routing T_26_17.sp4_h_l_7 <X> T_26_17.lc_trk_g0_2
 (36 1)  (1384 273)  (1384 273)  LC_0 Logic Functioning bit
 (39 1)  (1387 273)  (1387 273)  LC_0 Logic Functioning bit
 (41 1)  (1389 273)  (1389 273)  LC_0 Logic Functioning bit
 (42 1)  (1390 273)  (1390 273)  LC_0 Logic Functioning bit
 (47 1)  (1395 273)  (1395 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (50 1)  (1398 273)  (1398 273)  Carry_In_Mux bit 

 (0 2)  (1348 274)  (1348 274)  routing T_26_17.glb_netwk_3 <X> T_26_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 274)  (1350 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (1353 274)  (1353 274)  routing T_26_17.sp4_v_t_37 <X> T_26_17.sp4_h_l_37
 (29 2)  (1377 274)  (1377 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1380 274)  (1380 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1384 274)  (1384 274)  LC_1 Logic Functioning bit
 (39 2)  (1387 274)  (1387 274)  LC_1 Logic Functioning bit
 (41 2)  (1389 274)  (1389 274)  LC_1 Logic Functioning bit
 (42 2)  (1390 274)  (1390 274)  LC_1 Logic Functioning bit
 (44 2)  (1392 274)  (1392 274)  LC_1 Logic Functioning bit
 (45 2)  (1393 274)  (1393 274)  LC_1 Logic Functioning bit
 (46 2)  (1394 274)  (1394 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (1348 275)  (1348 275)  routing T_26_17.glb_netwk_3 <X> T_26_17.wire_logic_cluster/lc_7/clk
 (6 3)  (1354 275)  (1354 275)  routing T_26_17.sp4_v_t_37 <X> T_26_17.sp4_h_l_37
 (30 3)  (1378 275)  (1378 275)  routing T_26_17.lc_trk_g0_2 <X> T_26_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (1384 275)  (1384 275)  LC_1 Logic Functioning bit
 (39 3)  (1387 275)  (1387 275)  LC_1 Logic Functioning bit
 (41 3)  (1389 275)  (1389 275)  LC_1 Logic Functioning bit
 (42 3)  (1390 275)  (1390 275)  LC_1 Logic Functioning bit
 (11 4)  (1359 276)  (1359 276)  routing T_26_17.sp4_h_l_46 <X> T_26_17.sp4_v_b_5
 (13 4)  (1361 276)  (1361 276)  routing T_26_17.sp4_h_l_46 <X> T_26_17.sp4_v_b_5
 (21 4)  (1369 276)  (1369 276)  routing T_26_17.wire_logic_cluster/lc_3/out <X> T_26_17.lc_trk_g1_3
 (22 4)  (1370 276)  (1370 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1373 276)  (1373 276)  routing T_26_17.wire_logic_cluster/lc_2/out <X> T_26_17.lc_trk_g1_2
 (27 4)  (1375 276)  (1375 276)  routing T_26_17.lc_trk_g1_2 <X> T_26_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 276)  (1377 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 276)  (1380 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 276)  (1384 276)  LC_2 Logic Functioning bit
 (39 4)  (1387 276)  (1387 276)  LC_2 Logic Functioning bit
 (41 4)  (1389 276)  (1389 276)  LC_2 Logic Functioning bit
 (42 4)  (1390 276)  (1390 276)  LC_2 Logic Functioning bit
 (44 4)  (1392 276)  (1392 276)  LC_2 Logic Functioning bit
 (45 4)  (1393 276)  (1393 276)  LC_2 Logic Functioning bit
 (12 5)  (1360 277)  (1360 277)  routing T_26_17.sp4_h_l_46 <X> T_26_17.sp4_v_b_5
 (22 5)  (1370 277)  (1370 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1378 277)  (1378 277)  routing T_26_17.lc_trk_g1_2 <X> T_26_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (1384 277)  (1384 277)  LC_2 Logic Functioning bit
 (39 5)  (1387 277)  (1387 277)  LC_2 Logic Functioning bit
 (41 5)  (1389 277)  (1389 277)  LC_2 Logic Functioning bit
 (42 5)  (1390 277)  (1390 277)  LC_2 Logic Functioning bit
 (47 5)  (1395 277)  (1395 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (1365 278)  (1365 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1366 278)  (1366 278)  routing T_26_17.wire_logic_cluster/lc_5/out <X> T_26_17.lc_trk_g1_5
 (21 6)  (1369 278)  (1369 278)  routing T_26_17.wire_logic_cluster/lc_7/out <X> T_26_17.lc_trk_g1_7
 (22 6)  (1370 278)  (1370 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1375 278)  (1375 278)  routing T_26_17.lc_trk_g1_3 <X> T_26_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 278)  (1377 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 278)  (1380 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1384 278)  (1384 278)  LC_3 Logic Functioning bit
 (39 6)  (1387 278)  (1387 278)  LC_3 Logic Functioning bit
 (41 6)  (1389 278)  (1389 278)  LC_3 Logic Functioning bit
 (42 6)  (1390 278)  (1390 278)  LC_3 Logic Functioning bit
 (44 6)  (1392 278)  (1392 278)  LC_3 Logic Functioning bit
 (45 6)  (1393 278)  (1393 278)  LC_3 Logic Functioning bit
 (47 6)  (1395 278)  (1395 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (30 7)  (1378 279)  (1378 279)  routing T_26_17.lc_trk_g1_3 <X> T_26_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (1384 279)  (1384 279)  LC_3 Logic Functioning bit
 (39 7)  (1387 279)  (1387 279)  LC_3 Logic Functioning bit
 (41 7)  (1389 279)  (1389 279)  LC_3 Logic Functioning bit
 (42 7)  (1390 279)  (1390 279)  LC_3 Logic Functioning bit
 (27 8)  (1375 280)  (1375 280)  routing T_26_17.lc_trk_g3_4 <X> T_26_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1376 280)  (1376 280)  routing T_26_17.lc_trk_g3_4 <X> T_26_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 280)  (1377 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1378 280)  (1378 280)  routing T_26_17.lc_trk_g3_4 <X> T_26_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 280)  (1380 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1384 280)  (1384 280)  LC_4 Logic Functioning bit
 (39 8)  (1387 280)  (1387 280)  LC_4 Logic Functioning bit
 (41 8)  (1389 280)  (1389 280)  LC_4 Logic Functioning bit
 (42 8)  (1390 280)  (1390 280)  LC_4 Logic Functioning bit
 (44 8)  (1392 280)  (1392 280)  LC_4 Logic Functioning bit
 (45 8)  (1393 280)  (1393 280)  LC_4 Logic Functioning bit
 (46 8)  (1394 280)  (1394 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (36 9)  (1384 281)  (1384 281)  LC_4 Logic Functioning bit
 (39 9)  (1387 281)  (1387 281)  LC_4 Logic Functioning bit
 (41 9)  (1389 281)  (1389 281)  LC_4 Logic Functioning bit
 (42 9)  (1390 281)  (1390 281)  LC_4 Logic Functioning bit
 (12 10)  (1360 282)  (1360 282)  routing T_26_17.sp4_v_t_45 <X> T_26_17.sp4_h_l_45
 (27 10)  (1375 282)  (1375 282)  routing T_26_17.lc_trk_g1_5 <X> T_26_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 282)  (1377 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1378 282)  (1378 282)  routing T_26_17.lc_trk_g1_5 <X> T_26_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1380 282)  (1380 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1384 282)  (1384 282)  LC_5 Logic Functioning bit
 (39 10)  (1387 282)  (1387 282)  LC_5 Logic Functioning bit
 (41 10)  (1389 282)  (1389 282)  LC_5 Logic Functioning bit
 (42 10)  (1390 282)  (1390 282)  LC_5 Logic Functioning bit
 (44 10)  (1392 282)  (1392 282)  LC_5 Logic Functioning bit
 (45 10)  (1393 282)  (1393 282)  LC_5 Logic Functioning bit
 (46 10)  (1394 282)  (1394 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (11 11)  (1359 283)  (1359 283)  routing T_26_17.sp4_v_t_45 <X> T_26_17.sp4_h_l_45
 (36 11)  (1384 283)  (1384 283)  LC_5 Logic Functioning bit
 (39 11)  (1387 283)  (1387 283)  LC_5 Logic Functioning bit
 (41 11)  (1389 283)  (1389 283)  LC_5 Logic Functioning bit
 (42 11)  (1390 283)  (1390 283)  LC_5 Logic Functioning bit
 (14 12)  (1362 284)  (1362 284)  routing T_26_17.wire_logic_cluster/lc_0/out <X> T_26_17.lc_trk_g3_0
 (25 12)  (1373 284)  (1373 284)  routing T_26_17.sp4_h_r_42 <X> T_26_17.lc_trk_g3_2
 (27 12)  (1375 284)  (1375 284)  routing T_26_17.lc_trk_g3_2 <X> T_26_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1376 284)  (1376 284)  routing T_26_17.lc_trk_g3_2 <X> T_26_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 284)  (1377 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1380 284)  (1380 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1384 284)  (1384 284)  LC_6 Logic Functioning bit
 (39 12)  (1387 284)  (1387 284)  LC_6 Logic Functioning bit
 (41 12)  (1389 284)  (1389 284)  LC_6 Logic Functioning bit
 (42 12)  (1390 284)  (1390 284)  LC_6 Logic Functioning bit
 (44 12)  (1392 284)  (1392 284)  LC_6 Logic Functioning bit
 (45 12)  (1393 284)  (1393 284)  LC_6 Logic Functioning bit
 (17 13)  (1365 285)  (1365 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (1370 285)  (1370 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1371 285)  (1371 285)  routing T_26_17.sp4_h_r_42 <X> T_26_17.lc_trk_g3_2
 (24 13)  (1372 285)  (1372 285)  routing T_26_17.sp4_h_r_42 <X> T_26_17.lc_trk_g3_2
 (25 13)  (1373 285)  (1373 285)  routing T_26_17.sp4_h_r_42 <X> T_26_17.lc_trk_g3_2
 (30 13)  (1378 285)  (1378 285)  routing T_26_17.lc_trk_g3_2 <X> T_26_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (1384 285)  (1384 285)  LC_6 Logic Functioning bit
 (39 13)  (1387 285)  (1387 285)  LC_6 Logic Functioning bit
 (41 13)  (1389 285)  (1389 285)  LC_6 Logic Functioning bit
 (42 13)  (1390 285)  (1390 285)  LC_6 Logic Functioning bit
 (46 13)  (1394 285)  (1394 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (1362 286)  (1362 286)  routing T_26_17.wire_logic_cluster/lc_4/out <X> T_26_17.lc_trk_g3_4
 (27 14)  (1375 286)  (1375 286)  routing T_26_17.lc_trk_g1_7 <X> T_26_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1377 286)  (1377 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1378 286)  (1378 286)  routing T_26_17.lc_trk_g1_7 <X> T_26_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1380 286)  (1380 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1384 286)  (1384 286)  LC_7 Logic Functioning bit
 (39 14)  (1387 286)  (1387 286)  LC_7 Logic Functioning bit
 (41 14)  (1389 286)  (1389 286)  LC_7 Logic Functioning bit
 (42 14)  (1390 286)  (1390 286)  LC_7 Logic Functioning bit
 (45 14)  (1393 286)  (1393 286)  LC_7 Logic Functioning bit
 (46 14)  (1394 286)  (1394 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (17 15)  (1365 287)  (1365 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1378 287)  (1378 287)  routing T_26_17.lc_trk_g1_7 <X> T_26_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (1384 287)  (1384 287)  LC_7 Logic Functioning bit
 (39 15)  (1387 287)  (1387 287)  LC_7 Logic Functioning bit
 (41 15)  (1389 287)  (1389 287)  LC_7 Logic Functioning bit
 (42 15)  (1390 287)  (1390 287)  LC_7 Logic Functioning bit


IO_Tile_33_17

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit


IO_Tile_0_16

 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_4_16

 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0


LogicTile_6_16

 (14 0)  (302 256)  (302 256)  routing T_6_16.sp4_v_b_8 <X> T_6_16.lc_trk_g0_0
 (21 0)  (309 256)  (309 256)  routing T_6_16.wire_logic_cluster/lc_3/out <X> T_6_16.lc_trk_g0_3
 (22 0)  (310 256)  (310 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (314 256)  (314 256)  routing T_6_16.lc_trk_g0_4 <X> T_6_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 256)  (315 256)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 256)  (316 256)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 256)  (317 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 256)  (318 256)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 256)  (320 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 256)  (322 256)  routing T_6_16.lc_trk_g1_0 <X> T_6_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (325 256)  (325 256)  LC_0 Logic Functioning bit
 (41 0)  (329 256)  (329 256)  LC_0 Logic Functioning bit
 (42 0)  (330 256)  (330 256)  LC_0 Logic Functioning bit
 (43 0)  (331 256)  (331 256)  LC_0 Logic Functioning bit
 (45 0)  (333 256)  (333 256)  LC_0 Logic Functioning bit
 (46 0)  (334 256)  (334 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (302 257)  (302 257)  routing T_6_16.sp4_v_b_8 <X> T_6_16.lc_trk_g0_0
 (16 1)  (304 257)  (304 257)  routing T_6_16.sp4_v_b_8 <X> T_6_16.lc_trk_g0_0
 (17 1)  (305 257)  (305 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (29 1)  (317 257)  (317 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 257)  (318 257)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 257)  (320 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (321 257)  (321 257)  routing T_6_16.lc_trk_g2_0 <X> T_6_16.input_2_0
 (37 1)  (325 257)  (325 257)  LC_0 Logic Functioning bit
 (42 1)  (330 257)  (330 257)  LC_0 Logic Functioning bit
 (0 2)  (288 258)  (288 258)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_7/clk
 (2 2)  (290 258)  (290 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (302 258)  (302 258)  routing T_6_16.sp4_v_b_4 <X> T_6_16.lc_trk_g0_4
 (0 3)  (288 259)  (288 259)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_7/clk
 (2 3)  (290 259)  (290 259)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_7/clk
 (16 3)  (304 259)  (304 259)  routing T_6_16.sp4_v_b_4 <X> T_6_16.lc_trk_g0_4
 (17 3)  (305 259)  (305 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (27 4)  (315 260)  (315 260)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 260)  (316 260)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 260)  (317 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 260)  (319 260)  routing T_6_16.lc_trk_g1_4 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 260)  (320 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 260)  (322 260)  routing T_6_16.lc_trk_g1_4 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 260)  (323 260)  routing T_6_16.lc_trk_g0_4 <X> T_6_16.input_2_2
 (36 4)  (324 260)  (324 260)  LC_2 Logic Functioning bit
 (45 4)  (333 260)  (333 260)  LC_2 Logic Functioning bit
 (14 5)  (302 261)  (302 261)  routing T_6_16.sp4_r_v_b_24 <X> T_6_16.lc_trk_g1_0
 (17 5)  (305 261)  (305 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (29 5)  (317 261)  (317 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 261)  (318 261)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (320 261)  (320 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (324 261)  (324 261)  LC_2 Logic Functioning bit
 (37 5)  (325 261)  (325 261)  LC_2 Logic Functioning bit
 (38 5)  (326 261)  (326 261)  LC_2 Logic Functioning bit
 (41 5)  (329 261)  (329 261)  LC_2 Logic Functioning bit
 (43 5)  (331 261)  (331 261)  LC_2 Logic Functioning bit
 (48 5)  (336 261)  (336 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (303 262)  (303 262)  routing T_6_16.sp4_v_b_21 <X> T_6_16.lc_trk_g1_5
 (16 6)  (304 262)  (304 262)  routing T_6_16.sp4_v_b_21 <X> T_6_16.lc_trk_g1_5
 (17 6)  (305 262)  (305 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (29 6)  (317 262)  (317 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 262)  (320 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 262)  (321 262)  routing T_6_16.lc_trk_g2_2 <X> T_6_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 262)  (323 262)  routing T_6_16.lc_trk_g3_4 <X> T_6_16.input_2_3
 (36 6)  (324 262)  (324 262)  LC_3 Logic Functioning bit
 (45 6)  (333 262)  (333 262)  LC_3 Logic Functioning bit
 (17 7)  (305 263)  (305 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (26 7)  (314 263)  (314 263)  routing T_6_16.lc_trk_g0_3 <X> T_6_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 263)  (317 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 263)  (319 263)  routing T_6_16.lc_trk_g2_2 <X> T_6_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 263)  (320 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (321 263)  (321 263)  routing T_6_16.lc_trk_g3_4 <X> T_6_16.input_2_3
 (34 7)  (322 263)  (322 263)  routing T_6_16.lc_trk_g3_4 <X> T_6_16.input_2_3
 (36 7)  (324 263)  (324 263)  LC_3 Logic Functioning bit
 (37 7)  (325 263)  (325 263)  LC_3 Logic Functioning bit
 (39 7)  (327 263)  (327 263)  LC_3 Logic Functioning bit
 (40 7)  (328 263)  (328 263)  LC_3 Logic Functioning bit
 (42 7)  (330 263)  (330 263)  LC_3 Logic Functioning bit
 (14 8)  (302 264)  (302 264)  routing T_6_16.wire_logic_cluster/lc_0/out <X> T_6_16.lc_trk_g2_0
 (26 8)  (314 264)  (314 264)  routing T_6_16.lc_trk_g1_5 <X> T_6_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 264)  (315 264)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 264)  (316 264)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 264)  (317 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 264)  (318 264)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 264)  (320 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 264)  (322 264)  routing T_6_16.lc_trk_g1_0 <X> T_6_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 264)  (323 264)  routing T_6_16.lc_trk_g2_4 <X> T_6_16.input_2_4
 (37 8)  (325 264)  (325 264)  LC_4 Logic Functioning bit
 (41 8)  (329 264)  (329 264)  LC_4 Logic Functioning bit
 (42 8)  (330 264)  (330 264)  LC_4 Logic Functioning bit
 (43 8)  (331 264)  (331 264)  LC_4 Logic Functioning bit
 (45 8)  (333 264)  (333 264)  LC_4 Logic Functioning bit
 (17 9)  (305 265)  (305 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (310 265)  (310 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (315 265)  (315 265)  routing T_6_16.lc_trk_g1_5 <X> T_6_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 265)  (317 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 265)  (318 265)  routing T_6_16.lc_trk_g3_6 <X> T_6_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 265)  (320 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (321 265)  (321 265)  routing T_6_16.lc_trk_g2_4 <X> T_6_16.input_2_4
 (37 9)  (325 265)  (325 265)  LC_4 Logic Functioning bit
 (42 9)  (330 265)  (330 265)  LC_4 Logic Functioning bit
 (46 9)  (334 265)  (334 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (302 266)  (302 266)  routing T_6_16.wire_logic_cluster/lc_4/out <X> T_6_16.lc_trk_g2_4
 (17 11)  (305 267)  (305 267)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (17 12)  (305 268)  (305 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (313 268)  (313 268)  routing T_6_16.wire_logic_cluster/lc_2/out <X> T_6_16.lc_trk_g3_2
 (22 13)  (310 269)  (310 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (302 270)  (302 270)  routing T_6_16.sp12_v_t_3 <X> T_6_16.lc_trk_g3_4
 (14 15)  (302 271)  (302 271)  routing T_6_16.sp12_v_t_3 <X> T_6_16.lc_trk_g3_4
 (15 15)  (303 271)  (303 271)  routing T_6_16.sp12_v_t_3 <X> T_6_16.lc_trk_g3_4
 (17 15)  (305 271)  (305 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (310 271)  (310 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (313 271)  (313 271)  routing T_6_16.sp4_r_v_b_46 <X> T_6_16.lc_trk_g3_6


LogicTile_7_16

 (16 0)  (358 256)  (358 256)  routing T_7_16.sp4_v_b_9 <X> T_7_16.lc_trk_g0_1
 (17 0)  (359 256)  (359 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (360 256)  (360 256)  routing T_7_16.sp4_v_b_9 <X> T_7_16.lc_trk_g0_1
 (21 0)  (363 256)  (363 256)  routing T_7_16.lft_op_3 <X> T_7_16.lc_trk_g0_3
 (22 0)  (364 256)  (364 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (366 256)  (366 256)  routing T_7_16.lft_op_3 <X> T_7_16.lc_trk_g0_3
 (25 0)  (367 256)  (367 256)  routing T_7_16.sp4_v_b_10 <X> T_7_16.lc_trk_g0_2
 (27 0)  (369 256)  (369 256)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 256)  (370 256)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 256)  (371 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 256)  (374 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 256)  (375 256)  routing T_7_16.lc_trk_g2_3 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 256)  (379 256)  LC_0 Logic Functioning bit
 (38 0)  (380 256)  (380 256)  LC_0 Logic Functioning bit
 (41 0)  (383 256)  (383 256)  LC_0 Logic Functioning bit
 (45 0)  (387 256)  (387 256)  LC_0 Logic Functioning bit
 (46 0)  (388 256)  (388 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (360 257)  (360 257)  routing T_7_16.sp4_v_b_9 <X> T_7_16.lc_trk_g0_1
 (22 1)  (364 257)  (364 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (365 257)  (365 257)  routing T_7_16.sp4_v_b_10 <X> T_7_16.lc_trk_g0_2
 (25 1)  (367 257)  (367 257)  routing T_7_16.sp4_v_b_10 <X> T_7_16.lc_trk_g0_2
 (28 1)  (370 257)  (370 257)  routing T_7_16.lc_trk_g2_0 <X> T_7_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 257)  (371 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 257)  (373 257)  routing T_7_16.lc_trk_g2_3 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 257)  (374 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (375 257)  (375 257)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.input_2_0
 (34 1)  (376 257)  (376 257)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.input_2_0
 (35 1)  (377 257)  (377 257)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.input_2_0
 (36 1)  (378 257)  (378 257)  LC_0 Logic Functioning bit
 (38 1)  (380 257)  (380 257)  LC_0 Logic Functioning bit
 (41 1)  (383 257)  (383 257)  LC_0 Logic Functioning bit
 (2 2)  (344 258)  (344 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (356 258)  (356 258)  routing T_7_16.wire_logic_cluster/lc_4/out <X> T_7_16.lc_trk_g0_4
 (27 2)  (369 258)  (369 258)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 258)  (370 258)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 258)  (371 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 258)  (374 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 258)  (375 258)  routing T_7_16.lc_trk_g2_0 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (379 258)  (379 258)  LC_1 Logic Functioning bit
 (41 2)  (383 258)  (383 258)  LC_1 Logic Functioning bit
 (42 2)  (384 258)  (384 258)  LC_1 Logic Functioning bit
 (43 2)  (385 258)  (385 258)  LC_1 Logic Functioning bit
 (45 2)  (387 258)  (387 258)  LC_1 Logic Functioning bit
 (46 2)  (388 258)  (388 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (342 259)  (342 259)  routing T_7_16.lc_trk_g1_1 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (2 3)  (344 259)  (344 259)  routing T_7_16.lc_trk_g1_1 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (17 3)  (359 259)  (359 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (368 259)  (368 259)  routing T_7_16.lc_trk_g0_3 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 259)  (371 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 259)  (372 259)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 259)  (374 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (375 259)  (375 259)  routing T_7_16.lc_trk_g2_1 <X> T_7_16.input_2_1
 (37 3)  (379 259)  (379 259)  LC_1 Logic Functioning bit
 (42 3)  (384 259)  (384 259)  LC_1 Logic Functioning bit
 (15 4)  (357 260)  (357 260)  routing T_7_16.sp4_v_b_17 <X> T_7_16.lc_trk_g1_1
 (16 4)  (358 260)  (358 260)  routing T_7_16.sp4_v_b_17 <X> T_7_16.lc_trk_g1_1
 (17 4)  (359 260)  (359 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (367 260)  (367 260)  routing T_7_16.sp4_v_b_10 <X> T_7_16.lc_trk_g1_2
 (22 5)  (364 261)  (364 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (365 261)  (365 261)  routing T_7_16.sp4_v_b_10 <X> T_7_16.lc_trk_g1_2
 (25 5)  (367 261)  (367 261)  routing T_7_16.sp4_v_b_10 <X> T_7_16.lc_trk_g1_2
 (14 6)  (356 262)  (356 262)  routing T_7_16.wire_logic_cluster/lc_4/out <X> T_7_16.lc_trk_g1_4
 (17 7)  (359 263)  (359 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (14 8)  (356 264)  (356 264)  routing T_7_16.sp4_v_b_24 <X> T_7_16.lc_trk_g2_0
 (17 8)  (359 264)  (359 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (360 264)  (360 264)  routing T_7_16.wire_logic_cluster/lc_1/out <X> T_7_16.lc_trk_g2_1
 (21 8)  (363 264)  (363 264)  routing T_7_16.bnl_op_3 <X> T_7_16.lc_trk_g2_3
 (22 8)  (364 264)  (364 264)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (368 264)  (368 264)  routing T_7_16.lc_trk_g0_4 <X> T_7_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (371 264)  (371 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 264)  (374 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 264)  (376 264)  routing T_7_16.lc_trk_g1_2 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 264)  (377 264)  routing T_7_16.lc_trk_g2_6 <X> T_7_16.input_2_4
 (36 8)  (378 264)  (378 264)  LC_4 Logic Functioning bit
 (45 8)  (387 264)  (387 264)  LC_4 Logic Functioning bit
 (16 9)  (358 265)  (358 265)  routing T_7_16.sp4_v_b_24 <X> T_7_16.lc_trk_g2_0
 (17 9)  (359 265)  (359 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (363 265)  (363 265)  routing T_7_16.bnl_op_3 <X> T_7_16.lc_trk_g2_3
 (29 9)  (371 265)  (371 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 265)  (373 265)  routing T_7_16.lc_trk_g1_2 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 265)  (374 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (375 265)  (375 265)  routing T_7_16.lc_trk_g2_6 <X> T_7_16.input_2_4
 (35 9)  (377 265)  (377 265)  routing T_7_16.lc_trk_g2_6 <X> T_7_16.input_2_4
 (36 9)  (378 265)  (378 265)  LC_4 Logic Functioning bit
 (37 9)  (379 265)  (379 265)  LC_4 Logic Functioning bit
 (39 9)  (381 265)  (381 265)  LC_4 Logic Functioning bit
 (40 9)  (382 265)  (382 265)  LC_4 Logic Functioning bit
 (42 9)  (384 265)  (384 265)  LC_4 Logic Functioning bit
 (17 10)  (359 266)  (359 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 266)  (360 266)  routing T_7_16.wire_logic_cluster/lc_5/out <X> T_7_16.lc_trk_g2_5
 (21 10)  (363 266)  (363 266)  routing T_7_16.wire_logic_cluster/lc_7/out <X> T_7_16.lc_trk_g2_7
 (22 10)  (364 266)  (364 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (367 266)  (367 266)  routing T_7_16.wire_logic_cluster/lc_6/out <X> T_7_16.lc_trk_g2_6
 (26 10)  (368 266)  (368 266)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 266)  (369 266)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 266)  (370 266)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 266)  (371 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 266)  (374 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 266)  (375 266)  routing T_7_16.lc_trk_g2_0 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 266)  (377 266)  routing T_7_16.lc_trk_g2_5 <X> T_7_16.input_2_5
 (37 10)  (379 266)  (379 266)  LC_5 Logic Functioning bit
 (41 10)  (383 266)  (383 266)  LC_5 Logic Functioning bit
 (42 10)  (384 266)  (384 266)  LC_5 Logic Functioning bit
 (43 10)  (385 266)  (385 266)  LC_5 Logic Functioning bit
 (45 10)  (387 266)  (387 266)  LC_5 Logic Functioning bit
 (47 10)  (389 266)  (389 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (364 267)  (364 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (369 267)  (369 267)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 267)  (371 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 267)  (372 267)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (374 267)  (374 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (375 267)  (375 267)  routing T_7_16.lc_trk_g2_5 <X> T_7_16.input_2_5
 (37 11)  (379 267)  (379 267)  LC_5 Logic Functioning bit
 (42 11)  (384 267)  (384 267)  LC_5 Logic Functioning bit
 (14 12)  (356 268)  (356 268)  routing T_7_16.wire_logic_cluster/lc_0/out <X> T_7_16.lc_trk_g3_0
 (22 12)  (364 268)  (364 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (365 268)  (365 268)  routing T_7_16.sp12_v_b_11 <X> T_7_16.lc_trk_g3_3
 (26 12)  (368 268)  (368 268)  routing T_7_16.lc_trk_g2_6 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 268)  (371 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 268)  (374 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (378 268)  (378 268)  LC_6 Logic Functioning bit
 (45 12)  (387 268)  (387 268)  LC_6 Logic Functioning bit
 (17 13)  (359 269)  (359 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (368 269)  (368 269)  routing T_7_16.lc_trk_g2_6 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 269)  (370 269)  routing T_7_16.lc_trk_g2_6 <X> T_7_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 269)  (371 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 269)  (373 269)  routing T_7_16.lc_trk_g0_3 <X> T_7_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 269)  (374 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (377 269)  (377 269)  routing T_7_16.lc_trk_g0_2 <X> T_7_16.input_2_6
 (36 13)  (378 269)  (378 269)  LC_6 Logic Functioning bit
 (37 13)  (379 269)  (379 269)  LC_6 Logic Functioning bit
 (39 13)  (381 269)  (381 269)  LC_6 Logic Functioning bit
 (40 13)  (382 269)  (382 269)  LC_6 Logic Functioning bit
 (42 13)  (384 269)  (384 269)  LC_6 Logic Functioning bit
 (25 14)  (367 270)  (367 270)  routing T_7_16.wire_logic_cluster/lc_6/out <X> T_7_16.lc_trk_g3_6
 (26 14)  (368 270)  (368 270)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 270)  (369 270)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 270)  (370 270)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 270)  (371 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 270)  (374 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 270)  (375 270)  routing T_7_16.lc_trk_g2_0 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 270)  (377 270)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.input_2_7
 (37 14)  (379 270)  (379 270)  LC_7 Logic Functioning bit
 (41 14)  (383 270)  (383 270)  LC_7 Logic Functioning bit
 (42 14)  (384 270)  (384 270)  LC_7 Logic Functioning bit
 (43 14)  (385 270)  (385 270)  LC_7 Logic Functioning bit
 (45 14)  (387 270)  (387 270)  LC_7 Logic Functioning bit
 (47 14)  (389 270)  (389 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (364 271)  (364 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (368 271)  (368 271)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 271)  (369 271)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 271)  (370 271)  routing T_7_16.lc_trk_g3_6 <X> T_7_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 271)  (371 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 271)  (372 271)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (374 271)  (374 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (375 271)  (375 271)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.input_2_7
 (35 15)  (377 271)  (377 271)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.input_2_7
 (37 15)  (379 271)  (379 271)  LC_7 Logic Functioning bit
 (42 15)  (384 271)  (384 271)  LC_7 Logic Functioning bit


RAM_Tile_8_16

 (0 0)  (396 256)  (396 256)  Negative Clock bit

 (7 0)  (403 256)  (403 256)  Ram config bit: MEMT_bram_cbit_1

 (19 0)  (415 256)  (415 256)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (0 2)  (396 258)  (396 258)  routing T_8_16.glb_netwk_6 <X> T_8_16.wire_bram/ram/WCLK
 (1 2)  (397 258)  (397 258)  routing T_8_16.glb_netwk_6 <X> T_8_16.wire_bram/ram/WCLK
 (2 2)  (398 258)  (398 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 258)  (403 258)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (418 258)  (418 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (419 258)  (419 258)  routing T_8_16.sp4_h_r_7 <X> T_8_16.lc_trk_g0_7
 (24 2)  (420 258)  (420 258)  routing T_8_16.sp4_h_r_7 <X> T_8_16.lc_trk_g0_7
 (21 3)  (417 259)  (417 259)  routing T_8_16.sp4_h_r_7 <X> T_8_16.lc_trk_g0_7
 (7 4)  (403 260)  (403 260)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (29 4)  (425 260)  (425 260)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_7 wire_bram/ram/WDATA_5
 (30 4)  (426 260)  (426 260)  routing T_8_16.lc_trk_g0_7 <X> T_8_16.wire_bram/ram/WDATA_5
 (40 4)  (436 260)  (436 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_21
 (7 5)  (403 261)  (403 261)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (12 5)  (408 261)  (408 261)  routing T_8_16.sp4_h_r_5 <X> T_8_16.sp4_v_b_5
 (30 5)  (426 261)  (426 261)  routing T_8_16.lc_trk_g0_7 <X> T_8_16.wire_bram/ram/WDATA_5
 (7 6)  (403 262)  (403 262)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (15 6)  (411 262)  (411 262)  routing T_8_16.sp4_h_r_5 <X> T_8_16.lc_trk_g1_5
 (16 6)  (412 262)  (412 262)  routing T_8_16.sp4_h_r_5 <X> T_8_16.lc_trk_g1_5
 (17 6)  (413 262)  (413 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (7 7)  (403 263)  (403 263)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (18 7)  (414 263)  (414 263)  routing T_8_16.sp4_h_r_5 <X> T_8_16.lc_trk_g1_5
 (2 8)  (398 264)  (398 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (27 12)  (423 268)  (423 268)  routing T_8_16.lc_trk_g3_0 <X> T_8_16.wire_bram/ram/WDATA_1
 (28 12)  (424 268)  (424 268)  routing T_8_16.lc_trk_g3_0 <X> T_8_16.wire_bram/ram/WDATA_1
 (29 12)  (425 268)  (425 268)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_1
 (39 12)  (435 268)  (435 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (14 13)  (410 269)  (410 269)  routing T_8_16.sp4_r_v_b_40 <X> T_8_16.lc_trk_g3_0
 (17 13)  (413 269)  (413 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (1 14)  (397 270)  (397 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 271)  (396 271)  routing T_8_16.lc_trk_g1_5 <X> T_8_16.wire_bram/ram/WE
 (1 15)  (397 271)  (397 271)  routing T_8_16.lc_trk_g1_5 <X> T_8_16.wire_bram/ram/WE


LogicTile_9_16

 (16 0)  (454 256)  (454 256)  routing T_9_16.sp4_v_b_9 <X> T_9_16.lc_trk_g0_1
 (17 0)  (455 256)  (455 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (456 256)  (456 256)  routing T_9_16.sp4_v_b_9 <X> T_9_16.lc_trk_g0_1
 (25 0)  (463 256)  (463 256)  routing T_9_16.wire_logic_cluster/lc_2/out <X> T_9_16.lc_trk_g0_2
 (26 0)  (464 256)  (464 256)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 256)  (467 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 256)  (469 256)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 256)  (470 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 256)  (472 256)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 256)  (474 256)  LC_0 Logic Functioning bit
 (37 0)  (475 256)  (475 256)  LC_0 Logic Functioning bit
 (38 0)  (476 256)  (476 256)  LC_0 Logic Functioning bit
 (39 0)  (477 256)  (477 256)  LC_0 Logic Functioning bit
 (41 0)  (479 256)  (479 256)  LC_0 Logic Functioning bit
 (45 0)  (483 256)  (483 256)  LC_0 Logic Functioning bit
 (48 0)  (486 256)  (486 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (52 0)  (490 256)  (490 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (9 1)  (447 257)  (447 257)  routing T_9_16.sp4_v_t_36 <X> T_9_16.sp4_v_b_1
 (14 1)  (452 257)  (452 257)  routing T_9_16.sp4_h_r_0 <X> T_9_16.lc_trk_g0_0
 (15 1)  (453 257)  (453 257)  routing T_9_16.sp4_h_r_0 <X> T_9_16.lc_trk_g0_0
 (16 1)  (454 257)  (454 257)  routing T_9_16.sp4_h_r_0 <X> T_9_16.lc_trk_g0_0
 (17 1)  (455 257)  (455 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (456 257)  (456 257)  routing T_9_16.sp4_v_b_9 <X> T_9_16.lc_trk_g0_1
 (22 1)  (460 257)  (460 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (465 257)  (465 257)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 257)  (466 257)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 257)  (467 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 257)  (470 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (471 257)  (471 257)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.input_2_0
 (34 1)  (472 257)  (472 257)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.input_2_0
 (35 1)  (473 257)  (473 257)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.input_2_0
 (36 1)  (474 257)  (474 257)  LC_0 Logic Functioning bit
 (37 1)  (475 257)  (475 257)  LC_0 Logic Functioning bit
 (38 1)  (476 257)  (476 257)  LC_0 Logic Functioning bit
 (39 1)  (477 257)  (477 257)  LC_0 Logic Functioning bit
 (0 2)  (438 258)  (438 258)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (452 258)  (452 258)  routing T_9_16.wire_logic_cluster/lc_4/out <X> T_9_16.lc_trk_g0_4
 (21 2)  (459 258)  (459 258)  routing T_9_16.sp12_h_l_4 <X> T_9_16.lc_trk_g0_7
 (22 2)  (460 258)  (460 258)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (462 258)  (462 258)  routing T_9_16.sp12_h_l_4 <X> T_9_16.lc_trk_g0_7
 (26 2)  (464 258)  (464 258)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 258)  (465 258)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 258)  (467 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 258)  (470 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (473 258)  (473 258)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.input_2_1
 (37 2)  (475 258)  (475 258)  LC_1 Logic Functioning bit
 (38 2)  (476 258)  (476 258)  LC_1 Logic Functioning bit
 (39 2)  (477 258)  (477 258)  LC_1 Logic Functioning bit
 (41 2)  (479 258)  (479 258)  LC_1 Logic Functioning bit
 (42 2)  (480 258)  (480 258)  LC_1 Logic Functioning bit
 (43 2)  (481 258)  (481 258)  LC_1 Logic Functioning bit
 (2 3)  (440 259)  (440 259)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (17 3)  (455 259)  (455 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (459 259)  (459 259)  routing T_9_16.sp12_h_l_4 <X> T_9_16.lc_trk_g0_7
 (22 3)  (460 259)  (460 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (462 259)  (462 259)  routing T_9_16.bot_op_6 <X> T_9_16.lc_trk_g0_6
 (26 3)  (464 259)  (464 259)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 259)  (467 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 259)  (468 259)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 259)  (469 259)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 259)  (470 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (471 259)  (471 259)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.input_2_1
 (34 3)  (472 259)  (472 259)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.input_2_1
 (35 3)  (473 259)  (473 259)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.input_2_1
 (36 3)  (474 259)  (474 259)  LC_1 Logic Functioning bit
 (37 3)  (475 259)  (475 259)  LC_1 Logic Functioning bit
 (38 3)  (476 259)  (476 259)  LC_1 Logic Functioning bit
 (40 3)  (478 259)  (478 259)  LC_1 Logic Functioning bit
 (41 3)  (479 259)  (479 259)  LC_1 Logic Functioning bit
 (42 3)  (480 259)  (480 259)  LC_1 Logic Functioning bit
 (15 4)  (453 260)  (453 260)  routing T_9_16.sp4_h_r_1 <X> T_9_16.lc_trk_g1_1
 (16 4)  (454 260)  (454 260)  routing T_9_16.sp4_h_r_1 <X> T_9_16.lc_trk_g1_1
 (17 4)  (455 260)  (455 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (459 260)  (459 260)  routing T_9_16.wire_logic_cluster/lc_3/out <X> T_9_16.lc_trk_g1_3
 (22 4)  (460 260)  (460 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 260)  (463 260)  routing T_9_16.bnr_op_2 <X> T_9_16.lc_trk_g1_2
 (27 4)  (465 260)  (465 260)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 260)  (467 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 260)  (468 260)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 260)  (472 260)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 260)  (474 260)  LC_2 Logic Functioning bit
 (45 4)  (483 260)  (483 260)  LC_2 Logic Functioning bit
 (14 5)  (452 261)  (452 261)  routing T_9_16.sp4_h_r_0 <X> T_9_16.lc_trk_g1_0
 (15 5)  (453 261)  (453 261)  routing T_9_16.sp4_h_r_0 <X> T_9_16.lc_trk_g1_0
 (16 5)  (454 261)  (454 261)  routing T_9_16.sp4_h_r_0 <X> T_9_16.lc_trk_g1_0
 (17 5)  (455 261)  (455 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (456 261)  (456 261)  routing T_9_16.sp4_h_r_1 <X> T_9_16.lc_trk_g1_1
 (22 5)  (460 261)  (460 261)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (463 261)  (463 261)  routing T_9_16.bnr_op_2 <X> T_9_16.lc_trk_g1_2
 (26 5)  (464 261)  (464 261)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 261)  (467 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 261)  (468 261)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 261)  (469 261)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 261)  (470 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (472 261)  (472 261)  routing T_9_16.lc_trk_g1_1 <X> T_9_16.input_2_2
 (36 5)  (474 261)  (474 261)  LC_2 Logic Functioning bit
 (37 5)  (475 261)  (475 261)  LC_2 Logic Functioning bit
 (39 5)  (477 261)  (477 261)  LC_2 Logic Functioning bit
 (4 6)  (442 262)  (442 262)  routing T_9_16.sp4_h_r_9 <X> T_9_16.sp4_v_t_38
 (6 6)  (444 262)  (444 262)  routing T_9_16.sp4_h_r_9 <X> T_9_16.sp4_v_t_38
 (14 6)  (452 262)  (452 262)  routing T_9_16.sp4_v_t_1 <X> T_9_16.lc_trk_g1_4
 (21 6)  (459 262)  (459 262)  routing T_9_16.wire_logic_cluster/lc_7/out <X> T_9_16.lc_trk_g1_7
 (22 6)  (460 262)  (460 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (465 262)  (465 262)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 262)  (467 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 262)  (469 262)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (473 262)  (473 262)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.input_2_3
 (36 6)  (474 262)  (474 262)  LC_3 Logic Functioning bit
 (41 6)  (479 262)  (479 262)  LC_3 Logic Functioning bit
 (43 6)  (481 262)  (481 262)  LC_3 Logic Functioning bit
 (45 6)  (483 262)  (483 262)  LC_3 Logic Functioning bit
 (5 7)  (443 263)  (443 263)  routing T_9_16.sp4_h_r_9 <X> T_9_16.sp4_v_t_38
 (14 7)  (452 263)  (452 263)  routing T_9_16.sp4_v_t_1 <X> T_9_16.lc_trk_g1_4
 (16 7)  (454 263)  (454 263)  routing T_9_16.sp4_v_t_1 <X> T_9_16.lc_trk_g1_4
 (17 7)  (455 263)  (455 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (460 263)  (460 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (462 263)  (462 263)  routing T_9_16.bot_op_6 <X> T_9_16.lc_trk_g1_6
 (26 7)  (464 263)  (464 263)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 263)  (465 263)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 263)  (467 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 263)  (468 263)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 263)  (469 263)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 263)  (470 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (471 263)  (471 263)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.input_2_3
 (34 7)  (472 263)  (472 263)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.input_2_3
 (35 7)  (473 263)  (473 263)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.input_2_3
 (37 7)  (475 263)  (475 263)  LC_3 Logic Functioning bit
 (12 8)  (450 264)  (450 264)  routing T_9_16.sp4_v_t_45 <X> T_9_16.sp4_h_r_8
 (13 8)  (451 264)  (451 264)  routing T_9_16.sp4_v_t_45 <X> T_9_16.sp4_v_b_8
 (14 8)  (452 264)  (452 264)  routing T_9_16.sp4_v_t_21 <X> T_9_16.lc_trk_g2_0
 (16 8)  (454 264)  (454 264)  routing T_9_16.sp4_v_b_33 <X> T_9_16.lc_trk_g2_1
 (17 8)  (455 264)  (455 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (456 264)  (456 264)  routing T_9_16.sp4_v_b_33 <X> T_9_16.lc_trk_g2_1
 (26 8)  (464 264)  (464 264)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 264)  (465 264)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 264)  (467 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 264)  (468 264)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 264)  (472 264)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 264)  (474 264)  LC_4 Logic Functioning bit
 (45 8)  (483 264)  (483 264)  LC_4 Logic Functioning bit
 (14 9)  (452 265)  (452 265)  routing T_9_16.sp4_v_t_21 <X> T_9_16.lc_trk_g2_0
 (16 9)  (454 265)  (454 265)  routing T_9_16.sp4_v_t_21 <X> T_9_16.lc_trk_g2_0
 (17 9)  (455 265)  (455 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (456 265)  (456 265)  routing T_9_16.sp4_v_b_33 <X> T_9_16.lc_trk_g2_1
 (29 9)  (467 265)  (467 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 265)  (468 265)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 265)  (469 265)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 265)  (470 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (474 265)  (474 265)  LC_4 Logic Functioning bit
 (37 9)  (475 265)  (475 265)  LC_4 Logic Functioning bit
 (39 9)  (477 265)  (477 265)  LC_4 Logic Functioning bit
 (21 10)  (459 266)  (459 266)  routing T_9_16.sp4_v_t_26 <X> T_9_16.lc_trk_g2_7
 (22 10)  (460 266)  (460 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (461 266)  (461 266)  routing T_9_16.sp4_v_t_26 <X> T_9_16.lc_trk_g2_7
 (25 10)  (463 266)  (463 266)  routing T_9_16.wire_logic_cluster/lc_6/out <X> T_9_16.lc_trk_g2_6
 (26 10)  (464 266)  (464 266)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (467 266)  (467 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 266)  (468 266)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 266)  (469 266)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 266)  (470 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 266)  (471 266)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (475 266)  (475 266)  LC_5 Logic Functioning bit
 (38 10)  (476 266)  (476 266)  LC_5 Logic Functioning bit
 (39 10)  (477 266)  (477 266)  LC_5 Logic Functioning bit
 (41 10)  (479 266)  (479 266)  LC_5 Logic Functioning bit
 (42 10)  (480 266)  (480 266)  LC_5 Logic Functioning bit
 (43 10)  (481 266)  (481 266)  LC_5 Logic Functioning bit
 (21 11)  (459 267)  (459 267)  routing T_9_16.sp4_v_t_26 <X> T_9_16.lc_trk_g2_7
 (22 11)  (460 267)  (460 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (464 267)  (464 267)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 267)  (466 267)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 267)  (467 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 267)  (469 267)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 267)  (470 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (472 267)  (472 267)  routing T_9_16.lc_trk_g1_0 <X> T_9_16.input_2_5
 (36 11)  (474 267)  (474 267)  LC_5 Logic Functioning bit
 (37 11)  (475 267)  (475 267)  LC_5 Logic Functioning bit
 (38 11)  (476 267)  (476 267)  LC_5 Logic Functioning bit
 (40 11)  (478 267)  (478 267)  LC_5 Logic Functioning bit
 (41 11)  (479 267)  (479 267)  LC_5 Logic Functioning bit
 (42 11)  (480 267)  (480 267)  LC_5 Logic Functioning bit
 (3 12)  (441 268)  (441 268)  routing T_9_16.sp12_v_t_22 <X> T_9_16.sp12_h_r_1
 (22 12)  (460 268)  (460 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (461 268)  (461 268)  routing T_9_16.sp12_v_b_19 <X> T_9_16.lc_trk_g3_3
 (26 12)  (464 268)  (464 268)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 268)  (465 268)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 268)  (467 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 268)  (468 268)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 268)  (472 268)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 268)  (473 268)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.input_2_6
 (36 12)  (474 268)  (474 268)  LC_6 Logic Functioning bit
 (45 12)  (483 268)  (483 268)  LC_6 Logic Functioning bit
 (21 13)  (459 269)  (459 269)  routing T_9_16.sp12_v_b_19 <X> T_9_16.lc_trk_g3_3
 (26 13)  (464 269)  (464 269)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 269)  (466 269)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 269)  (467 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 269)  (468 269)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 269)  (469 269)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 269)  (470 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (471 269)  (471 269)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.input_2_6
 (34 13)  (472 269)  (472 269)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.input_2_6
 (35 13)  (473 269)  (473 269)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.input_2_6
 (36 13)  (474 269)  (474 269)  LC_6 Logic Functioning bit
 (37 13)  (475 269)  (475 269)  LC_6 Logic Functioning bit
 (39 13)  (477 269)  (477 269)  LC_6 Logic Functioning bit
 (15 14)  (453 270)  (453 270)  routing T_9_16.sp4_h_l_24 <X> T_9_16.lc_trk_g3_5
 (16 14)  (454 270)  (454 270)  routing T_9_16.sp4_h_l_24 <X> T_9_16.lc_trk_g3_5
 (17 14)  (455 270)  (455 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (456 270)  (456 270)  routing T_9_16.sp4_h_l_24 <X> T_9_16.lc_trk_g3_5
 (21 14)  (459 270)  (459 270)  routing T_9_16.sp4_v_t_26 <X> T_9_16.lc_trk_g3_7
 (22 14)  (460 270)  (460 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (461 270)  (461 270)  routing T_9_16.sp4_v_t_26 <X> T_9_16.lc_trk_g3_7
 (27 14)  (465 270)  (465 270)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 270)  (467 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 270)  (468 270)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 270)  (469 270)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 270)  (470 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 270)  (474 270)  LC_7 Logic Functioning bit
 (41 14)  (479 270)  (479 270)  LC_7 Logic Functioning bit
 (43 14)  (481 270)  (481 270)  LC_7 Logic Functioning bit
 (45 14)  (483 270)  (483 270)  LC_7 Logic Functioning bit
 (10 15)  (448 271)  (448 271)  routing T_9_16.sp4_h_l_40 <X> T_9_16.sp4_v_t_47
 (21 15)  (459 271)  (459 271)  routing T_9_16.sp4_v_t_26 <X> T_9_16.lc_trk_g3_7
 (22 15)  (460 271)  (460 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (461 271)  (461 271)  routing T_9_16.sp4_h_r_30 <X> T_9_16.lc_trk_g3_6
 (24 15)  (462 271)  (462 271)  routing T_9_16.sp4_h_r_30 <X> T_9_16.lc_trk_g3_6
 (25 15)  (463 271)  (463 271)  routing T_9_16.sp4_h_r_30 <X> T_9_16.lc_trk_g3_6
 (26 15)  (464 271)  (464 271)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 271)  (465 271)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 271)  (467 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 271)  (468 271)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 271)  (469 271)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 271)  (470 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (471 271)  (471 271)  routing T_9_16.lc_trk_g2_1 <X> T_9_16.input_2_7
 (37 15)  (475 271)  (475 271)  LC_7 Logic Functioning bit


LogicTile_10_16

 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 256)  (522 256)  routing T_10_16.lc_trk_g0_7 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 256)  (525 256)  routing T_10_16.lc_trk_g2_1 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 256)  (527 256)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.input_2_0
 (38 0)  (530 256)  (530 256)  LC_0 Logic Functioning bit
 (39 0)  (531 256)  (531 256)  LC_0 Logic Functioning bit
 (42 0)  (534 256)  (534 256)  LC_0 Logic Functioning bit
 (43 0)  (535 256)  (535 256)  LC_0 Logic Functioning bit
 (5 1)  (497 257)  (497 257)  routing T_10_16.sp4_h_r_0 <X> T_10_16.sp4_v_b_0
 (14 1)  (506 257)  (506 257)  routing T_10_16.top_op_0 <X> T_10_16.lc_trk_g0_0
 (15 1)  (507 257)  (507 257)  routing T_10_16.top_op_0 <X> T_10_16.lc_trk_g0_0
 (17 1)  (509 257)  (509 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (19 1)  (511 257)  (511 257)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (514 257)  (514 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (516 257)  (516 257)  routing T_10_16.bot_op_2 <X> T_10_16.lc_trk_g0_2
 (26 1)  (518 257)  (518 257)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 257)  (519 257)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 257)  (522 257)  routing T_10_16.lc_trk_g0_7 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 257)  (524 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (527 257)  (527 257)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.input_2_0
 (36 1)  (528 257)  (528 257)  LC_0 Logic Functioning bit
 (37 1)  (529 257)  (529 257)  LC_0 Logic Functioning bit
 (38 1)  (530 257)  (530 257)  LC_0 Logic Functioning bit
 (39 1)  (531 257)  (531 257)  LC_0 Logic Functioning bit
 (40 1)  (532 257)  (532 257)  LC_0 Logic Functioning bit
 (41 1)  (533 257)  (533 257)  LC_0 Logic Functioning bit
 (42 1)  (534 257)  (534 257)  LC_0 Logic Functioning bit
 (43 1)  (535 257)  (535 257)  LC_0 Logic Functioning bit
 (0 2)  (492 258)  (492 258)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (21 2)  (513 258)  (513 258)  routing T_10_16.lft_op_7 <X> T_10_16.lc_trk_g0_7
 (22 2)  (514 258)  (514 258)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (516 258)  (516 258)  routing T_10_16.lft_op_7 <X> T_10_16.lc_trk_g0_7
 (25 2)  (517 258)  (517 258)  routing T_10_16.sp4_h_r_14 <X> T_10_16.lc_trk_g0_6
 (28 2)  (520 258)  (520 258)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 258)  (522 258)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (527 258)  (527 258)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.input_2_1
 (36 2)  (528 258)  (528 258)  LC_1 Logic Functioning bit
 (45 2)  (537 258)  (537 258)  LC_1 Logic Functioning bit
 (0 3)  (492 259)  (492 259)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 3)  (494 259)  (494 259)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (4 3)  (496 259)  (496 259)  routing T_10_16.sp4_v_b_7 <X> T_10_16.sp4_h_l_37
 (14 3)  (506 259)  (506 259)  routing T_10_16.sp4_h_r_4 <X> T_10_16.lc_trk_g0_4
 (15 3)  (507 259)  (507 259)  routing T_10_16.sp4_h_r_4 <X> T_10_16.lc_trk_g0_4
 (16 3)  (508 259)  (508 259)  routing T_10_16.sp4_h_r_4 <X> T_10_16.lc_trk_g0_4
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (514 259)  (514 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (515 259)  (515 259)  routing T_10_16.sp4_h_r_14 <X> T_10_16.lc_trk_g0_6
 (24 3)  (516 259)  (516 259)  routing T_10_16.sp4_h_r_14 <X> T_10_16.lc_trk_g0_6
 (28 3)  (520 259)  (520 259)  routing T_10_16.lc_trk_g2_1 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 259)  (522 259)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 259)  (523 259)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 259)  (524 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (526 259)  (526 259)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.input_2_1
 (35 3)  (527 259)  (527 259)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.input_2_1
 (36 3)  (528 259)  (528 259)  LC_1 Logic Functioning bit
 (37 3)  (529 259)  (529 259)  LC_1 Logic Functioning bit
 (39 3)  (531 259)  (531 259)  LC_1 Logic Functioning bit
 (8 4)  (500 260)  (500 260)  routing T_10_16.sp4_h_l_45 <X> T_10_16.sp4_h_r_4
 (10 4)  (502 260)  (502 260)  routing T_10_16.sp4_h_l_45 <X> T_10_16.sp4_h_r_4
 (15 4)  (507 260)  (507 260)  routing T_10_16.sp12_h_r_1 <X> T_10_16.lc_trk_g1_1
 (17 4)  (509 260)  (509 260)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (510 260)  (510 260)  routing T_10_16.sp12_h_r_1 <X> T_10_16.lc_trk_g1_1
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (519 260)  (519 260)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 260)  (520 260)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 260)  (521 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 260)  (523 260)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 260)  (525 260)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 260)  (526 260)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 260)  (528 260)  LC_2 Logic Functioning bit
 (41 4)  (533 260)  (533 260)  LC_2 Logic Functioning bit
 (43 4)  (535 260)  (535 260)  LC_2 Logic Functioning bit
 (45 4)  (537 260)  (537 260)  LC_2 Logic Functioning bit
 (4 5)  (496 261)  (496 261)  routing T_10_16.sp4_h_l_42 <X> T_10_16.sp4_h_r_3
 (6 5)  (498 261)  (498 261)  routing T_10_16.sp4_h_l_42 <X> T_10_16.sp4_h_r_3
 (18 5)  (510 261)  (510 261)  routing T_10_16.sp12_h_r_1 <X> T_10_16.lc_trk_g1_1
 (21 5)  (513 261)  (513 261)  routing T_10_16.sp4_r_v_b_27 <X> T_10_16.lc_trk_g1_3
 (26 5)  (518 261)  (518 261)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 261)  (521 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 261)  (522 261)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 261)  (523 261)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 261)  (524 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (526 261)  (526 261)  routing T_10_16.lc_trk_g1_1 <X> T_10_16.input_2_2
 (37 5)  (529 261)  (529 261)  LC_2 Logic Functioning bit
 (3 6)  (495 262)  (495 262)  routing T_10_16.sp12_h_r_0 <X> T_10_16.sp12_v_t_23
 (14 6)  (506 262)  (506 262)  routing T_10_16.sp4_h_l_9 <X> T_10_16.lc_trk_g1_4
 (22 6)  (514 262)  (514 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (517 262)  (517 262)  routing T_10_16.sp4_h_r_14 <X> T_10_16.lc_trk_g1_6
 (3 7)  (495 263)  (495 263)  routing T_10_16.sp12_h_r_0 <X> T_10_16.sp12_v_t_23
 (14 7)  (506 263)  (506 263)  routing T_10_16.sp4_h_l_9 <X> T_10_16.lc_trk_g1_4
 (15 7)  (507 263)  (507 263)  routing T_10_16.sp4_h_l_9 <X> T_10_16.lc_trk_g1_4
 (16 7)  (508 263)  (508 263)  routing T_10_16.sp4_h_l_9 <X> T_10_16.lc_trk_g1_4
 (17 7)  (509 263)  (509 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (513 263)  (513 263)  routing T_10_16.sp4_r_v_b_31 <X> T_10_16.lc_trk_g1_7
 (22 7)  (514 263)  (514 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (515 263)  (515 263)  routing T_10_16.sp4_h_r_14 <X> T_10_16.lc_trk_g1_6
 (24 7)  (516 263)  (516 263)  routing T_10_16.sp4_h_r_14 <X> T_10_16.lc_trk_g1_6
 (3 8)  (495 264)  (495 264)  routing T_10_16.sp12_h_r_1 <X> T_10_16.sp12_v_b_1
 (12 8)  (504 264)  (504 264)  routing T_10_16.sp4_h_l_40 <X> T_10_16.sp4_h_r_8
 (17 8)  (509 264)  (509 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 264)  (510 264)  routing T_10_16.wire_logic_cluster/lc_1/out <X> T_10_16.lc_trk_g2_1
 (26 8)  (518 264)  (518 264)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 264)  (519 264)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 264)  (521 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 264)  (522 264)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 264)  (523 264)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 264)  (525 264)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 264)  (527 264)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.input_2_4
 (36 8)  (528 264)  (528 264)  LC_4 Logic Functioning bit
 (37 8)  (529 264)  (529 264)  LC_4 Logic Functioning bit
 (39 8)  (531 264)  (531 264)  LC_4 Logic Functioning bit
 (41 8)  (533 264)  (533 264)  LC_4 Logic Functioning bit
 (43 8)  (535 264)  (535 264)  LC_4 Logic Functioning bit
 (3 9)  (495 265)  (495 265)  routing T_10_16.sp12_h_r_1 <X> T_10_16.sp12_v_b_1
 (13 9)  (505 265)  (505 265)  routing T_10_16.sp4_h_l_40 <X> T_10_16.sp4_h_r_8
 (26 9)  (518 265)  (518 265)  routing T_10_16.lc_trk_g0_6 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 265)  (524 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (528 265)  (528 265)  LC_4 Logic Functioning bit
 (37 9)  (529 265)  (529 265)  LC_4 Logic Functioning bit
 (39 9)  (531 265)  (531 265)  LC_4 Logic Functioning bit
 (15 10)  (507 266)  (507 266)  routing T_10_16.sp4_v_t_32 <X> T_10_16.lc_trk_g2_5
 (16 10)  (508 266)  (508 266)  routing T_10_16.sp4_v_t_32 <X> T_10_16.lc_trk_g2_5
 (17 10)  (509 266)  (509 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (513 266)  (513 266)  routing T_10_16.sp4_h_l_34 <X> T_10_16.lc_trk_g2_7
 (22 10)  (514 266)  (514 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (515 266)  (515 266)  routing T_10_16.sp4_h_l_34 <X> T_10_16.lc_trk_g2_7
 (24 10)  (516 266)  (516 266)  routing T_10_16.sp4_h_l_34 <X> T_10_16.lc_trk_g2_7
 (25 10)  (517 266)  (517 266)  routing T_10_16.bnl_op_6 <X> T_10_16.lc_trk_g2_6
 (26 10)  (518 266)  (518 266)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 266)  (521 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 266)  (523 266)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 266)  (526 266)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 266)  (528 266)  LC_5 Logic Functioning bit
 (37 10)  (529 266)  (529 266)  LC_5 Logic Functioning bit
 (43 10)  (535 266)  (535 266)  LC_5 Logic Functioning bit
 (50 10)  (542 266)  (542 266)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (513 267)  (513 267)  routing T_10_16.sp4_h_l_34 <X> T_10_16.lc_trk_g2_7
 (22 11)  (514 267)  (514 267)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (517 267)  (517 267)  routing T_10_16.bnl_op_6 <X> T_10_16.lc_trk_g2_6
 (27 11)  (519 267)  (519 267)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 267)  (521 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 267)  (523 267)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 267)  (528 267)  LC_5 Logic Functioning bit
 (37 11)  (529 267)  (529 267)  LC_5 Logic Functioning bit
 (38 11)  (530 267)  (530 267)  LC_5 Logic Functioning bit
 (41 11)  (533 267)  (533 267)  LC_5 Logic Functioning bit
 (42 11)  (534 267)  (534 267)  LC_5 Logic Functioning bit
 (2 12)  (494 268)  (494 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (517 268)  (517 268)  routing T_10_16.wire_logic_cluster/lc_2/out <X> T_10_16.lc_trk_g3_2
 (28 12)  (520 268)  (520 268)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 268)  (521 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 268)  (522 268)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (36 12)  (528 268)  (528 268)  LC_6 Logic Functioning bit
 (43 12)  (535 268)  (535 268)  LC_6 Logic Functioning bit
 (47 12)  (539 268)  (539 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (542 268)  (542 268)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (513 269)  (513 269)  routing T_10_16.sp4_r_v_b_43 <X> T_10_16.lc_trk_g3_3
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 269)  (518 269)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 269)  (519 269)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 269)  (520 269)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 269)  (522 269)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 269)  (528 269)  LC_6 Logic Functioning bit
 (37 13)  (529 269)  (529 269)  LC_6 Logic Functioning bit
 (38 13)  (530 269)  (530 269)  LC_6 Logic Functioning bit
 (41 13)  (533 269)  (533 269)  LC_6 Logic Functioning bit
 (42 13)  (534 269)  (534 269)  LC_6 Logic Functioning bit
 (43 13)  (535 269)  (535 269)  LC_6 Logic Functioning bit
 (25 14)  (517 270)  (517 270)  routing T_10_16.bnl_op_6 <X> T_10_16.lc_trk_g3_6
 (22 15)  (514 271)  (514 271)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (517 271)  (517 271)  routing T_10_16.bnl_op_6 <X> T_10_16.lc_trk_g3_6


LogicTile_11_16

 (6 0)  (552 256)  (552 256)  routing T_11_16.sp4_h_r_7 <X> T_11_16.sp4_v_b_0
 (22 0)  (568 256)  (568 256)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 256)  (570 256)  routing T_11_16.top_op_3 <X> T_11_16.lc_trk_g0_3
 (25 0)  (571 256)  (571 256)  routing T_11_16.bnr_op_2 <X> T_11_16.lc_trk_g0_2
 (27 0)  (573 256)  (573 256)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 256)  (576 256)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 256)  (577 256)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 256)  (579 256)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 256)  (580 256)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 256)  (582 256)  LC_0 Logic Functioning bit
 (38 0)  (584 256)  (584 256)  LC_0 Logic Functioning bit
 (43 0)  (589 256)  (589 256)  LC_0 Logic Functioning bit
 (14 1)  (560 257)  (560 257)  routing T_11_16.top_op_0 <X> T_11_16.lc_trk_g0_0
 (15 1)  (561 257)  (561 257)  routing T_11_16.top_op_0 <X> T_11_16.lc_trk_g0_0
 (17 1)  (563 257)  (563 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (567 257)  (567 257)  routing T_11_16.top_op_3 <X> T_11_16.lc_trk_g0_3
 (22 1)  (568 257)  (568 257)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (571 257)  (571 257)  routing T_11_16.bnr_op_2 <X> T_11_16.lc_trk_g0_2
 (28 1)  (574 257)  (574 257)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 257)  (576 257)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 257)  (577 257)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 257)  (578 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (581 257)  (581 257)  routing T_11_16.lc_trk_g0_2 <X> T_11_16.input_2_0
 (36 1)  (582 257)  (582 257)  LC_0 Logic Functioning bit
 (38 1)  (584 257)  (584 257)  LC_0 Logic Functioning bit
 (40 1)  (586 257)  (586 257)  LC_0 Logic Functioning bit
 (42 1)  (588 257)  (588 257)  LC_0 Logic Functioning bit
 (43 1)  (589 257)  (589 257)  LC_0 Logic Functioning bit
 (53 1)  (599 257)  (599 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 258)  (577 258)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 258)  (579 258)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 258)  (581 258)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.input_2_1
 (36 2)  (582 258)  (582 258)  LC_1 Logic Functioning bit
 (38 2)  (584 258)  (584 258)  LC_1 Logic Functioning bit
 (43 2)  (589 258)  (589 258)  LC_1 Logic Functioning bit
 (27 3)  (573 259)  (573 259)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 259)  (574 259)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 259)  (575 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 259)  (577 259)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 259)  (578 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (579 259)  (579 259)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.input_2_1
 (36 3)  (582 259)  (582 259)  LC_1 Logic Functioning bit
 (38 3)  (584 259)  (584 259)  LC_1 Logic Functioning bit
 (40 3)  (586 259)  (586 259)  LC_1 Logic Functioning bit
 (42 3)  (588 259)  (588 259)  LC_1 Logic Functioning bit
 (43 3)  (589 259)  (589 259)  LC_1 Logic Functioning bit
 (51 3)  (597 259)  (597 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (567 260)  (567 260)  routing T_11_16.sp4_h_r_11 <X> T_11_16.lc_trk_g1_3
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (569 260)  (569 260)  routing T_11_16.sp4_h_r_11 <X> T_11_16.lc_trk_g1_3
 (24 4)  (570 260)  (570 260)  routing T_11_16.sp4_h_r_11 <X> T_11_16.lc_trk_g1_3
 (27 4)  (573 260)  (573 260)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 260)  (574 260)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 260)  (576 260)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 260)  (577 260)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 260)  (579 260)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 260)  (580 260)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 260)  (581 260)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.input_2_2
 (36 4)  (582 260)  (582 260)  LC_2 Logic Functioning bit
 (41 4)  (587 260)  (587 260)  LC_2 Logic Functioning bit
 (43 4)  (589 260)  (589 260)  LC_2 Logic Functioning bit
 (11 5)  (557 261)  (557 261)  routing T_11_16.sp4_h_l_44 <X> T_11_16.sp4_h_r_5
 (13 5)  (559 261)  (559 261)  routing T_11_16.sp4_h_l_44 <X> T_11_16.sp4_h_r_5
 (17 5)  (563 261)  (563 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (27 5)  (573 261)  (573 261)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 261)  (574 261)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 261)  (575 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 261)  (577 261)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 261)  (578 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (580 261)  (580 261)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.input_2_2
 (36 5)  (582 261)  (582 261)  LC_2 Logic Functioning bit
 (37 5)  (583 261)  (583 261)  LC_2 Logic Functioning bit
 (38 5)  (584 261)  (584 261)  LC_2 Logic Functioning bit
 (40 5)  (586 261)  (586 261)  LC_2 Logic Functioning bit
 (42 5)  (588 261)  (588 261)  LC_2 Logic Functioning bit
 (15 6)  (561 262)  (561 262)  routing T_11_16.sp4_h_r_21 <X> T_11_16.lc_trk_g1_5
 (16 6)  (562 262)  (562 262)  routing T_11_16.sp4_h_r_21 <X> T_11_16.lc_trk_g1_5
 (17 6)  (563 262)  (563 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (564 262)  (564 262)  routing T_11_16.sp4_h_r_21 <X> T_11_16.lc_trk_g1_5
 (25 6)  (571 262)  (571 262)  routing T_11_16.bnr_op_6 <X> T_11_16.lc_trk_g1_6
 (28 6)  (574 262)  (574 262)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 262)  (576 262)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 262)  (577 262)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 262)  (579 262)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 262)  (582 262)  LC_3 Logic Functioning bit
 (37 6)  (583 262)  (583 262)  LC_3 Logic Functioning bit
 (41 6)  (587 262)  (587 262)  LC_3 Logic Functioning bit
 (43 6)  (589 262)  (589 262)  LC_3 Logic Functioning bit
 (46 6)  (592 262)  (592 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (596 262)  (596 262)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (563 263)  (563 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (564 263)  (564 263)  routing T_11_16.sp4_h_r_21 <X> T_11_16.lc_trk_g1_5
 (22 7)  (568 263)  (568 263)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (571 263)  (571 263)  routing T_11_16.bnr_op_6 <X> T_11_16.lc_trk_g1_6
 (27 7)  (573 263)  (573 263)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 263)  (577 263)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 263)  (582 263)  LC_3 Logic Functioning bit
 (37 7)  (583 263)  (583 263)  LC_3 Logic Functioning bit
 (41 7)  (587 263)  (587 263)  LC_3 Logic Functioning bit
 (42 7)  (588 263)  (588 263)  LC_3 Logic Functioning bit
 (4 8)  (550 264)  (550 264)  routing T_11_16.sp4_v_t_43 <X> T_11_16.sp4_v_b_6
 (22 8)  (568 264)  (568 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (15 9)  (561 265)  (561 265)  routing T_11_16.sp4_v_t_29 <X> T_11_16.lc_trk_g2_0
 (16 9)  (562 265)  (562 265)  routing T_11_16.sp4_v_t_29 <X> T_11_16.lc_trk_g2_0
 (17 9)  (563 265)  (563 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (5 10)  (551 266)  (551 266)  routing T_11_16.sp4_v_t_43 <X> T_11_16.sp4_h_l_43
 (14 10)  (560 266)  (560 266)  routing T_11_16.sp4_v_b_36 <X> T_11_16.lc_trk_g2_4
 (16 10)  (562 266)  (562 266)  routing T_11_16.sp4_v_t_16 <X> T_11_16.lc_trk_g2_5
 (17 10)  (563 266)  (563 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (564 266)  (564 266)  routing T_11_16.sp4_v_t_16 <X> T_11_16.lc_trk_g2_5
 (25 10)  (571 266)  (571 266)  routing T_11_16.rgt_op_6 <X> T_11_16.lc_trk_g2_6
 (27 10)  (573 266)  (573 266)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 266)  (574 266)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 266)  (575 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 266)  (576 266)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 266)  (577 266)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 266)  (579 266)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 266)  (582 266)  LC_5 Logic Functioning bit
 (38 10)  (584 266)  (584 266)  LC_5 Logic Functioning bit
 (43 10)  (589 266)  (589 266)  LC_5 Logic Functioning bit
 (6 11)  (552 267)  (552 267)  routing T_11_16.sp4_v_t_43 <X> T_11_16.sp4_h_l_43
 (14 11)  (560 267)  (560 267)  routing T_11_16.sp4_v_b_36 <X> T_11_16.lc_trk_g2_4
 (16 11)  (562 267)  (562 267)  routing T_11_16.sp4_v_b_36 <X> T_11_16.lc_trk_g2_4
 (17 11)  (563 267)  (563 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (568 267)  (568 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 267)  (570 267)  routing T_11_16.rgt_op_6 <X> T_11_16.lc_trk_g2_6
 (26 11)  (572 267)  (572 267)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 267)  (573 267)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 267)  (574 267)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 267)  (575 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 267)  (576 267)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 267)  (577 267)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 267)  (578 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (579 267)  (579 267)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.input_2_5
 (35 11)  (581 267)  (581 267)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.input_2_5
 (36 11)  (582 267)  (582 267)  LC_5 Logic Functioning bit
 (38 11)  (584 267)  (584 267)  LC_5 Logic Functioning bit
 (40 11)  (586 267)  (586 267)  LC_5 Logic Functioning bit
 (42 11)  (588 267)  (588 267)  LC_5 Logic Functioning bit
 (43 11)  (589 267)  (589 267)  LC_5 Logic Functioning bit
 (53 11)  (599 267)  (599 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (4 12)  (550 268)  (550 268)  routing T_11_16.sp4_v_t_44 <X> T_11_16.sp4_v_b_9
 (14 12)  (560 268)  (560 268)  routing T_11_16.sp4_h_l_21 <X> T_11_16.lc_trk_g3_0
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (15 13)  (561 269)  (561 269)  routing T_11_16.sp4_h_l_21 <X> T_11_16.lc_trk_g3_0
 (16 13)  (562 269)  (562 269)  routing T_11_16.sp4_h_l_21 <X> T_11_16.lc_trk_g3_0
 (17 13)  (563 269)  (563 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (564 269)  (564 269)  routing T_11_16.sp4_r_v_b_41 <X> T_11_16.lc_trk_g3_1
 (22 13)  (568 269)  (568 269)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (569 269)  (569 269)  routing T_11_16.sp12_v_t_9 <X> T_11_16.lc_trk_g3_2
 (8 14)  (554 270)  (554 270)  routing T_11_16.sp4_h_r_2 <X> T_11_16.sp4_h_l_47
 (10 14)  (556 270)  (556 270)  routing T_11_16.sp4_h_r_2 <X> T_11_16.sp4_h_l_47
 (14 14)  (560 270)  (560 270)  routing T_11_16.rgt_op_4 <X> T_11_16.lc_trk_g3_4
 (21 14)  (567 270)  (567 270)  routing T_11_16.rgt_op_7 <X> T_11_16.lc_trk_g3_7
 (22 14)  (568 270)  (568 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (570 270)  (570 270)  routing T_11_16.rgt_op_7 <X> T_11_16.lc_trk_g3_7
 (25 14)  (571 270)  (571 270)  routing T_11_16.rgt_op_6 <X> T_11_16.lc_trk_g3_6
 (32 14)  (578 270)  (578 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 270)  (580 270)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 270)  (581 270)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.input_2_7
 (36 14)  (582 270)  (582 270)  LC_7 Logic Functioning bit
 (37 14)  (583 270)  (583 270)  LC_7 Logic Functioning bit
 (41 14)  (587 270)  (587 270)  LC_7 Logic Functioning bit
 (43 14)  (589 270)  (589 270)  LC_7 Logic Functioning bit
 (48 14)  (594 270)  (594 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (15 15)  (561 271)  (561 271)  routing T_11_16.rgt_op_4 <X> T_11_16.lc_trk_g3_4
 (17 15)  (563 271)  (563 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (568 271)  (568 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (570 271)  (570 271)  routing T_11_16.rgt_op_6 <X> T_11_16.lc_trk_g3_6
 (26 15)  (572 271)  (572 271)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 271)  (575 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 271)  (577 271)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 271)  (578 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (580 271)  (580 271)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.input_2_7
 (36 15)  (582 271)  (582 271)  LC_7 Logic Functioning bit
 (37 15)  (583 271)  (583 271)  LC_7 Logic Functioning bit
 (40 15)  (586 271)  (586 271)  LC_7 Logic Functioning bit
 (42 15)  (588 271)  (588 271)  LC_7 Logic Functioning bit


LogicTile_12_16

 (22 0)  (622 256)  (622 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 256)  (630 256)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 256)  (633 256)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 256)  (634 256)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 256)  (635 256)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.input_2_0
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (37 0)  (637 256)  (637 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (41 0)  (641 256)  (641 256)  LC_0 Logic Functioning bit
 (43 0)  (643 256)  (643 256)  LC_0 Logic Functioning bit
 (8 1)  (608 257)  (608 257)  routing T_12_16.sp4_h_r_1 <X> T_12_16.sp4_v_b_1
 (17 1)  (617 257)  (617 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (27 1)  (627 257)  (627 257)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 257)  (628 257)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 257)  (631 257)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 257)  (632 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (40 1)  (640 257)  (640 257)  LC_0 Logic Functioning bit
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 258)  (614 258)  routing T_12_16.sp4_h_l_1 <X> T_12_16.lc_trk_g0_4
 (15 2)  (615 258)  (615 258)  routing T_12_16.sp4_h_r_5 <X> T_12_16.lc_trk_g0_5
 (16 2)  (616 258)  (616 258)  routing T_12_16.sp4_h_r_5 <X> T_12_16.lc_trk_g0_5
 (17 2)  (617 258)  (617 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 258)  (631 258)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (37 2)  (637 258)  (637 258)  LC_1 Logic Functioning bit
 (41 2)  (641 258)  (641 258)  LC_1 Logic Functioning bit
 (43 2)  (643 258)  (643 258)  LC_1 Logic Functioning bit
 (50 2)  (650 258)  (650 258)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (653 258)  (653 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (15 3)  (615 259)  (615 259)  routing T_12_16.sp4_h_l_1 <X> T_12_16.lc_trk_g0_4
 (16 3)  (616 259)  (616 259)  routing T_12_16.sp4_h_l_1 <X> T_12_16.lc_trk_g0_4
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (618 259)  (618 259)  routing T_12_16.sp4_h_r_5 <X> T_12_16.lc_trk_g0_5
 (22 3)  (622 259)  (622 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (623 259)  (623 259)  routing T_12_16.sp4_v_b_22 <X> T_12_16.lc_trk_g0_6
 (24 3)  (624 259)  (624 259)  routing T_12_16.sp4_v_b_22 <X> T_12_16.lc_trk_g0_6
 (26 3)  (626 259)  (626 259)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (37 3)  (637 259)  (637 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (42 3)  (642 259)  (642 259)  LC_1 Logic Functioning bit
 (2 4)  (602 260)  (602 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (13 4)  (613 260)  (613 260)  routing T_12_16.sp4_v_t_40 <X> T_12_16.sp4_v_b_5
 (15 4)  (615 260)  (615 260)  routing T_12_16.sp4_h_r_1 <X> T_12_16.lc_trk_g1_1
 (16 4)  (616 260)  (616 260)  routing T_12_16.sp4_h_r_1 <X> T_12_16.lc_trk_g1_1
 (17 4)  (617 260)  (617 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (621 260)  (621 260)  routing T_12_16.wire_logic_cluster/lc_3/out <X> T_12_16.lc_trk_g1_3
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (628 260)  (628 260)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 260)  (633 260)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 260)  (634 260)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 260)  (637 260)  LC_2 Logic Functioning bit
 (39 4)  (639 260)  (639 260)  LC_2 Logic Functioning bit
 (45 4)  (645 260)  (645 260)  LC_2 Logic Functioning bit
 (47 4)  (647 260)  (647 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (18 5)  (618 261)  (618 261)  routing T_12_16.sp4_h_r_1 <X> T_12_16.lc_trk_g1_1
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (625 261)  (625 261)  routing T_12_16.sp4_r_v_b_26 <X> T_12_16.lc_trk_g1_2
 (27 5)  (627 261)  (627 261)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 261)  (631 261)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 261)  (632 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (633 261)  (633 261)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.input_2_2
 (34 5)  (634 261)  (634 261)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.input_2_2
 (35 5)  (635 261)  (635 261)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.input_2_2
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (37 5)  (637 261)  (637 261)  LC_2 Logic Functioning bit
 (39 5)  (639 261)  (639 261)  LC_2 Logic Functioning bit
 (43 5)  (643 261)  (643 261)  LC_2 Logic Functioning bit
 (47 5)  (647 261)  (647 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 6)  (612 262)  (612 262)  routing T_12_16.sp4_v_t_40 <X> T_12_16.sp4_h_l_40
 (14 6)  (614 262)  (614 262)  routing T_12_16.wire_logic_cluster/lc_4/out <X> T_12_16.lc_trk_g1_4
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (623 262)  (623 262)  routing T_12_16.sp4_h_r_7 <X> T_12_16.lc_trk_g1_7
 (24 6)  (624 262)  (624 262)  routing T_12_16.sp4_h_r_7 <X> T_12_16.lc_trk_g1_7
 (27 6)  (627 262)  (627 262)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 262)  (634 262)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 262)  (637 262)  LC_3 Logic Functioning bit
 (39 6)  (639 262)  (639 262)  LC_3 Logic Functioning bit
 (45 6)  (645 262)  (645 262)  LC_3 Logic Functioning bit
 (52 6)  (652 262)  (652 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (11 7)  (611 263)  (611 263)  routing T_12_16.sp4_v_t_40 <X> T_12_16.sp4_h_l_40
 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (621 263)  (621 263)  routing T_12_16.sp4_h_r_7 <X> T_12_16.lc_trk_g1_7
 (28 7)  (628 263)  (628 263)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 263)  (631 263)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 263)  (632 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (633 263)  (633 263)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.input_2_3
 (35 7)  (635 263)  (635 263)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.input_2_3
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (37 7)  (637 263)  (637 263)  LC_3 Logic Functioning bit
 (38 7)  (638 263)  (638 263)  LC_3 Logic Functioning bit
 (42 7)  (642 263)  (642 263)  LC_3 Logic Functioning bit
 (47 7)  (647 263)  (647 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (11 8)  (611 264)  (611 264)  routing T_12_16.sp4_v_t_37 <X> T_12_16.sp4_v_b_8
 (13 8)  (613 264)  (613 264)  routing T_12_16.sp4_v_t_37 <X> T_12_16.sp4_v_b_8
 (15 8)  (615 264)  (615 264)  routing T_12_16.sp4_h_r_41 <X> T_12_16.lc_trk_g2_1
 (16 8)  (616 264)  (616 264)  routing T_12_16.sp4_h_r_41 <X> T_12_16.lc_trk_g2_1
 (17 8)  (617 264)  (617 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (618 264)  (618 264)  routing T_12_16.sp4_h_r_41 <X> T_12_16.lc_trk_g2_1
 (22 8)  (622 264)  (622 264)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (624 264)  (624 264)  routing T_12_16.tnr_op_3 <X> T_12_16.lc_trk_g2_3
 (28 8)  (628 264)  (628 264)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 264)  (635 264)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.input_2_4
 (37 8)  (637 264)  (637 264)  LC_4 Logic Functioning bit
 (39 8)  (639 264)  (639 264)  LC_4 Logic Functioning bit
 (45 8)  (645 264)  (645 264)  LC_4 Logic Functioning bit
 (46 8)  (646 264)  (646 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (618 265)  (618 265)  routing T_12_16.sp4_h_r_41 <X> T_12_16.lc_trk_g2_1
 (27 9)  (627 265)  (627 265)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 265)  (632 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (634 265)  (634 265)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.input_2_4
 (35 9)  (635 265)  (635 265)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.input_2_4
 (36 9)  (636 265)  (636 265)  LC_4 Logic Functioning bit
 (37 9)  (637 265)  (637 265)  LC_4 Logic Functioning bit
 (39 9)  (639 265)  (639 265)  LC_4 Logic Functioning bit
 (43 9)  (643 265)  (643 265)  LC_4 Logic Functioning bit
 (8 10)  (608 266)  (608 266)  routing T_12_16.sp4_v_t_36 <X> T_12_16.sp4_h_l_42
 (9 10)  (609 266)  (609 266)  routing T_12_16.sp4_v_t_36 <X> T_12_16.sp4_h_l_42
 (10 10)  (610 266)  (610 266)  routing T_12_16.sp4_v_t_36 <X> T_12_16.sp4_h_l_42
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (618 266)  (618 266)  routing T_12_16.bnl_op_5 <X> T_12_16.lc_trk_g2_5
 (22 10)  (622 266)  (622 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (626 266)  (626 266)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (31 10)  (631 266)  (631 266)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (637 266)  (637 266)  LC_5 Logic Functioning bit
 (39 10)  (639 266)  (639 266)  LC_5 Logic Functioning bit
 (48 10)  (648 266)  (648 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (18 11)  (618 267)  (618 267)  routing T_12_16.bnl_op_5 <X> T_12_16.lc_trk_g2_5
 (21 11)  (621 267)  (621 267)  routing T_12_16.sp4_r_v_b_39 <X> T_12_16.lc_trk_g2_7
 (26 11)  (626 267)  (626 267)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 267)  (628 267)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 267)  (631 267)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 267)  (636 267)  LC_5 Logic Functioning bit
 (38 11)  (638 267)  (638 267)  LC_5 Logic Functioning bit
 (47 11)  (647 267)  (647 267)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (53 11)  (653 267)  (653 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (615 268)  (615 268)  routing T_12_16.sp4_v_t_28 <X> T_12_16.lc_trk_g3_1
 (16 12)  (616 268)  (616 268)  routing T_12_16.sp4_v_t_28 <X> T_12_16.lc_trk_g3_1
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (621 268)  (621 268)  routing T_12_16.sp12_v_t_0 <X> T_12_16.lc_trk_g3_3
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (624 268)  (624 268)  routing T_12_16.sp12_v_t_0 <X> T_12_16.lc_trk_g3_3
 (25 12)  (625 268)  (625 268)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g3_2
 (26 12)  (626 268)  (626 268)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 268)  (627 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 268)  (628 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 268)  (630 268)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 268)  (631 268)  routing T_12_16.lc_trk_g0_5 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 268)  (636 268)  LC_6 Logic Functioning bit
 (41 12)  (641 268)  (641 268)  LC_6 Logic Functioning bit
 (43 12)  (643 268)  (643 268)  LC_6 Logic Functioning bit
 (45 12)  (645 268)  (645 268)  LC_6 Logic Functioning bit
 (47 12)  (647 268)  (647 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (650 268)  (650 268)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (652 268)  (652 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (3 13)  (603 269)  (603 269)  routing T_12_16.sp12_h_l_22 <X> T_12_16.sp12_h_r_1
 (21 13)  (621 269)  (621 269)  routing T_12_16.sp12_v_t_0 <X> T_12_16.lc_trk_g3_3
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 269)  (630 269)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 269)  (636 269)  LC_6 Logic Functioning bit
 (40 13)  (640 269)  (640 269)  LC_6 Logic Functioning bit
 (42 13)  (642 269)  (642 269)  LC_6 Logic Functioning bit
 (46 13)  (646 269)  (646 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (47 13)  (647 269)  (647 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (648 269)  (648 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (651 269)  (651 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (653 269)  (653 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (26 14)  (626 270)  (626 270)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 270)  (630 270)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 270)  (633 270)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 270)  (634 270)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (37 14)  (637 270)  (637 270)  LC_7 Logic Functioning bit
 (39 14)  (639 270)  (639 270)  LC_7 Logic Functioning bit
 (41 14)  (641 270)  (641 270)  LC_7 Logic Functioning bit
 (43 14)  (643 270)  (643 270)  LC_7 Logic Functioning bit
 (8 15)  (608 271)  (608 271)  routing T_12_16.sp4_v_b_7 <X> T_12_16.sp4_v_t_47
 (10 15)  (610 271)  (610 271)  routing T_12_16.sp4_v_b_7 <X> T_12_16.sp4_v_t_47
 (14 15)  (614 271)  (614 271)  routing T_12_16.sp4_r_v_b_44 <X> T_12_16.lc_trk_g3_4
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (622 271)  (622 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 271)  (623 271)  routing T_12_16.sp4_h_r_30 <X> T_12_16.lc_trk_g3_6
 (24 15)  (624 271)  (624 271)  routing T_12_16.sp4_h_r_30 <X> T_12_16.lc_trk_g3_6
 (25 15)  (625 271)  (625 271)  routing T_12_16.sp4_h_r_30 <X> T_12_16.lc_trk_g3_6
 (28 15)  (628 271)  (628 271)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (632 271)  (632 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (634 271)  (634 271)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.input_2_7
 (35 15)  (635 271)  (635 271)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.input_2_7
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (37 15)  (637 271)  (637 271)  LC_7 Logic Functioning bit
 (39 15)  (639 271)  (639 271)  LC_7 Logic Functioning bit


LogicTile_13_16

 (22 0)  (676 256)  (676 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 256)  (684 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 256)  (689 256)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.input_2_0
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (42 0)  (696 256)  (696 256)  LC_0 Logic Functioning bit
 (14 1)  (668 257)  (668 257)  routing T_13_16.sp4_r_v_b_35 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 257)  (681 257)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 257)  (684 257)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 257)  (685 257)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (687 257)  (687 257)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.input_2_0
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (37 1)  (691 257)  (691 257)  LC_0 Logic Functioning bit
 (38 1)  (692 257)  (692 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (43 1)  (697 257)  (697 257)  LC_0 Logic Functioning bit
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (659 258)  (659 258)  routing T_13_16.sp4_v_t_43 <X> T_13_16.sp4_h_l_37
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (42 2)  (696 258)  (696 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (46 2)  (700 258)  (700 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (704 258)  (704 258)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (706 258)  (706 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (707 258)  (707 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (4 3)  (658 259)  (658 259)  routing T_13_16.sp4_v_t_43 <X> T_13_16.sp4_h_l_37
 (6 3)  (660 259)  (660 259)  routing T_13_16.sp4_v_t_43 <X> T_13_16.sp4_h_l_37
 (8 3)  (662 259)  (662 259)  routing T_13_16.sp4_h_r_1 <X> T_13_16.sp4_v_t_36
 (9 3)  (663 259)  (663 259)  routing T_13_16.sp4_h_r_1 <X> T_13_16.sp4_v_t_36
 (26 3)  (680 259)  (680 259)  routing T_13_16.lc_trk_g0_3 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (37 3)  (691 259)  (691 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (43 3)  (697 259)  (697 259)  LC_1 Logic Functioning bit
 (48 3)  (702 259)  (702 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (655 260)  (655 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (11 4)  (665 260)  (665 260)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_5
 (13 4)  (667 260)  (667 260)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_5
 (21 4)  (675 260)  (675 260)  routing T_13_16.sp12_h_r_3 <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (678 260)  (678 260)  routing T_13_16.sp12_h_r_3 <X> T_13_16.lc_trk_g1_3
 (27 4)  (681 260)  (681 260)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (46 4)  (700 260)  (700 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (654 261)  (654 261)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (1 5)  (655 261)  (655 261)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (4 5)  (658 261)  (658 261)  routing T_13_16.sp4_h_l_42 <X> T_13_16.sp4_h_r_3
 (6 5)  (660 261)  (660 261)  routing T_13_16.sp4_h_l_42 <X> T_13_16.sp4_h_r_3
 (12 5)  (666 261)  (666 261)  routing T_13_16.sp4_h_l_46 <X> T_13_16.sp4_v_b_5
 (16 5)  (670 261)  (670 261)  routing T_13_16.sp12_h_r_8 <X> T_13_16.lc_trk_g1_0
 (17 5)  (671 261)  (671 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (21 5)  (675 261)  (675 261)  routing T_13_16.sp12_h_r_3 <X> T_13_16.lc_trk_g1_3
 (27 5)  (681 261)  (681 261)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 261)  (682 261)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g0_3 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (40 5)  (694 261)  (694 261)  LC_2 Logic Functioning bit
 (42 5)  (696 261)  (696 261)  LC_2 Logic Functioning bit
 (46 5)  (700 261)  (700 261)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (9 6)  (663 262)  (663 262)  routing T_13_16.sp4_h_r_1 <X> T_13_16.sp4_h_l_41
 (10 6)  (664 262)  (664 262)  routing T_13_16.sp4_h_r_1 <X> T_13_16.sp4_h_l_41
 (15 6)  (669 262)  (669 262)  routing T_13_16.sp12_h_r_5 <X> T_13_16.lc_trk_g1_5
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (672 262)  (672 262)  routing T_13_16.sp12_h_r_5 <X> T_13_16.lc_trk_g1_5
 (21 6)  (675 262)  (675 262)  routing T_13_16.sp4_v_b_15 <X> T_13_16.lc_trk_g1_7
 (22 6)  (676 262)  (676 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (677 262)  (677 262)  routing T_13_16.sp4_v_b_15 <X> T_13_16.lc_trk_g1_7
 (18 7)  (672 263)  (672 263)  routing T_13_16.sp12_h_r_5 <X> T_13_16.lc_trk_g1_5
 (21 7)  (675 263)  (675 263)  routing T_13_16.sp4_v_b_15 <X> T_13_16.lc_trk_g1_7
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 264)  (678 264)  routing T_13_16.tnl_op_3 <X> T_13_16.lc_trk_g2_3
 (26 8)  (680 264)  (680 264)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 264)  (681 264)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (51 8)  (705 264)  (705 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (675 265)  (675 265)  routing T_13_16.tnl_op_3 <X> T_13_16.lc_trk_g2_3
 (26 9)  (680 265)  (680 265)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 265)  (682 265)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g0_3 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (40 9)  (694 265)  (694 265)  LC_4 Logic Functioning bit
 (42 9)  (696 265)  (696 265)  LC_4 Logic Functioning bit
 (9 11)  (663 267)  (663 267)  routing T_13_16.sp4_v_b_11 <X> T_13_16.sp4_v_t_42
 (10 11)  (664 267)  (664 267)  routing T_13_16.sp4_v_b_11 <X> T_13_16.sp4_v_t_42
 (14 11)  (668 267)  (668 267)  routing T_13_16.sp4_r_v_b_36 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (678 267)  (678 267)  routing T_13_16.tnr_op_6 <X> T_13_16.lc_trk_g2_6
 (12 12)  (666 268)  (666 268)  routing T_13_16.sp4_v_t_46 <X> T_13_16.sp4_h_r_11
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 268)  (672 268)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g3_1
 (21 12)  (675 268)  (675 268)  routing T_13_16.sp4_h_r_35 <X> T_13_16.lc_trk_g3_3
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 268)  (677 268)  routing T_13_16.sp4_h_r_35 <X> T_13_16.lc_trk_g3_3
 (24 12)  (678 268)  (678 268)  routing T_13_16.sp4_h_r_35 <X> T_13_16.lc_trk_g3_3
 (27 12)  (681 268)  (681 268)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (8 13)  (662 269)  (662 269)  routing T_13_16.sp4_h_r_10 <X> T_13_16.sp4_v_b_10
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 269)  (685 269)  routing T_13_16.lc_trk_g0_3 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (40 13)  (694 269)  (694 269)  LC_6 Logic Functioning bit
 (42 13)  (696 269)  (696 269)  LC_6 Logic Functioning bit
 (51 13)  (705 269)  (705 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (25 14)  (679 270)  (679 270)  routing T_13_16.sp4_h_r_46 <X> T_13_16.lc_trk_g3_6
 (0 15)  (654 271)  (654 271)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 271)  (655 271)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (677 271)  (677 271)  routing T_13_16.sp4_h_r_46 <X> T_13_16.lc_trk_g3_6
 (24 15)  (678 271)  (678 271)  routing T_13_16.sp4_h_r_46 <X> T_13_16.lc_trk_g3_6
 (25 15)  (679 271)  (679 271)  routing T_13_16.sp4_h_r_46 <X> T_13_16.lc_trk_g3_6


LogicTile_14_16

 (28 0)  (736 256)  (736 256)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 256)  (738 256)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 256)  (739 256)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 256)  (743 256)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_0
 (22 1)  (730 257)  (730 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (731 257)  (731 257)  routing T_14_16.sp4_h_r_2 <X> T_14_16.lc_trk_g0_2
 (24 1)  (732 257)  (732 257)  routing T_14_16.sp4_h_r_2 <X> T_14_16.lc_trk_g0_2
 (25 1)  (733 257)  (733 257)  routing T_14_16.sp4_h_r_2 <X> T_14_16.lc_trk_g0_2
 (27 1)  (735 257)  (735 257)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (743 257)  (743 257)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_0
 (43 1)  (751 257)  (751 257)  LC_0 Logic Functioning bit
 (13 2)  (721 258)  (721 258)  routing T_14_16.sp4_v_b_2 <X> T_14_16.sp4_v_t_39
 (15 2)  (723 258)  (723 258)  routing T_14_16.sp4_v_b_21 <X> T_14_16.lc_trk_g0_5
 (16 2)  (724 258)  (724 258)  routing T_14_16.sp4_v_b_21 <X> T_14_16.lc_trk_g0_5
 (17 2)  (725 258)  (725 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (734 258)  (734 258)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 258)  (735 258)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 258)  (742 258)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (40 2)  (748 258)  (748 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (43 2)  (751 258)  (751 258)  LC_1 Logic Functioning bit
 (50 2)  (758 258)  (758 258)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (731 259)  (731 259)  routing T_14_16.sp4_h_r_6 <X> T_14_16.lc_trk_g0_6
 (24 3)  (732 259)  (732 259)  routing T_14_16.sp4_h_r_6 <X> T_14_16.lc_trk_g0_6
 (25 3)  (733 259)  (733 259)  routing T_14_16.sp4_h_r_6 <X> T_14_16.lc_trk_g0_6
 (26 3)  (734 259)  (734 259)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 259)  (736 259)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 259)  (738 259)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (41 3)  (749 259)  (749 259)  LC_1 Logic Functioning bit
 (43 3)  (751 259)  (751 259)  LC_1 Logic Functioning bit
 (17 4)  (725 260)  (725 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (729 260)  (729 260)  routing T_14_16.sp12_h_r_3 <X> T_14_16.lc_trk_g1_3
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (732 260)  (732 260)  routing T_14_16.sp12_h_r_3 <X> T_14_16.lc_trk_g1_3
 (25 4)  (733 260)  (733 260)  routing T_14_16.sp12_h_r_2 <X> T_14_16.lc_trk_g1_2
 (28 4)  (736 260)  (736 260)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 260)  (741 260)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 260)  (742 260)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 260)  (744 260)  LC_2 Logic Functioning bit
 (37 4)  (745 260)  (745 260)  LC_2 Logic Functioning bit
 (38 4)  (746 260)  (746 260)  LC_2 Logic Functioning bit
 (50 4)  (758 260)  (758 260)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (726 261)  (726 261)  routing T_14_16.sp4_r_v_b_25 <X> T_14_16.lc_trk_g1_1
 (21 5)  (729 261)  (729 261)  routing T_14_16.sp12_h_r_3 <X> T_14_16.lc_trk_g1_3
 (22 5)  (730 261)  (730 261)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (732 261)  (732 261)  routing T_14_16.sp12_h_r_2 <X> T_14_16.lc_trk_g1_2
 (25 5)  (733 261)  (733 261)  routing T_14_16.sp12_h_r_2 <X> T_14_16.lc_trk_g1_2
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 261)  (739 261)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 261)  (744 261)  LC_2 Logic Functioning bit
 (37 5)  (745 261)  (745 261)  LC_2 Logic Functioning bit
 (38 5)  (746 261)  (746 261)  LC_2 Logic Functioning bit
 (6 6)  (714 262)  (714 262)  routing T_14_16.sp4_h_l_47 <X> T_14_16.sp4_v_t_38
 (11 6)  (719 262)  (719 262)  routing T_14_16.sp4_v_b_2 <X> T_14_16.sp4_v_t_40
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (37 6)  (745 262)  (745 262)  LC_3 Logic Functioning bit
 (50 6)  (758 262)  (758 262)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (720 263)  (720 263)  routing T_14_16.sp4_v_b_2 <X> T_14_16.sp4_v_t_40
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (53 7)  (761 263)  (761 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (722 264)  (722 264)  routing T_14_16.sp4_v_t_21 <X> T_14_16.lc_trk_g2_0
 (21 8)  (729 264)  (729 264)  routing T_14_16.sp4_h_r_43 <X> T_14_16.lc_trk_g2_3
 (22 8)  (730 264)  (730 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (731 264)  (731 264)  routing T_14_16.sp4_h_r_43 <X> T_14_16.lc_trk_g2_3
 (24 8)  (732 264)  (732 264)  routing T_14_16.sp4_h_r_43 <X> T_14_16.lc_trk_g2_3
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 264)  (738 264)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (14 9)  (722 265)  (722 265)  routing T_14_16.sp4_v_t_21 <X> T_14_16.lc_trk_g2_0
 (16 9)  (724 265)  (724 265)  routing T_14_16.sp4_v_t_21 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (729 265)  (729 265)  routing T_14_16.sp4_h_r_43 <X> T_14_16.lc_trk_g2_3
 (27 9)  (735 265)  (735 265)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (11 10)  (719 266)  (719 266)  routing T_14_16.sp4_v_b_5 <X> T_14_16.sp4_v_t_45
 (15 10)  (723 266)  (723 266)  routing T_14_16.sp4_h_r_45 <X> T_14_16.lc_trk_g2_5
 (16 10)  (724 266)  (724 266)  routing T_14_16.sp4_h_r_45 <X> T_14_16.lc_trk_g2_5
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (726 266)  (726 266)  routing T_14_16.sp4_h_r_45 <X> T_14_16.lc_trk_g2_5
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (734 266)  (734 266)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 266)  (735 266)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 266)  (741 266)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 266)  (742 266)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (38 10)  (746 266)  (746 266)  LC_5 Logic Functioning bit
 (41 10)  (749 266)  (749 266)  LC_5 Logic Functioning bit
 (42 10)  (750 266)  (750 266)  LC_5 Logic Functioning bit
 (43 10)  (751 266)  (751 266)  LC_5 Logic Functioning bit
 (50 10)  (758 266)  (758 266)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (712 267)  (712 267)  routing T_14_16.sp4_h_r_10 <X> T_14_16.sp4_h_l_43
 (6 11)  (714 267)  (714 267)  routing T_14_16.sp4_h_r_10 <X> T_14_16.sp4_h_l_43
 (12 11)  (720 267)  (720 267)  routing T_14_16.sp4_v_b_5 <X> T_14_16.sp4_v_t_45
 (18 11)  (726 267)  (726 267)  routing T_14_16.sp4_h_r_45 <X> T_14_16.lc_trk_g2_5
 (28 11)  (736 267)  (736 267)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 267)  (738 267)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 267)  (739 267)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (38 11)  (746 267)  (746 267)  LC_5 Logic Functioning bit
 (41 11)  (749 267)  (749 267)  LC_5 Logic Functioning bit
 (43 11)  (751 267)  (751 267)  LC_5 Logic Functioning bit
 (5 12)  (713 268)  (713 268)  routing T_14_16.sp4_v_b_3 <X> T_14_16.sp4_h_r_9
 (14 12)  (722 268)  (722 268)  routing T_14_16.rgt_op_0 <X> T_14_16.lc_trk_g3_0
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (733 268)  (733 268)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g3_2
 (27 12)  (735 268)  (735 268)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 268)  (736 268)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 268)  (741 268)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (43 12)  (751 268)  (751 268)  LC_6 Logic Functioning bit
 (47 12)  (755 268)  (755 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (758 268)  (758 268)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (759 268)  (759 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (760 268)  (760 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (4 13)  (712 269)  (712 269)  routing T_14_16.sp4_v_b_3 <X> T_14_16.sp4_h_r_9
 (6 13)  (714 269)  (714 269)  routing T_14_16.sp4_v_b_3 <X> T_14_16.sp4_h_r_9
 (10 13)  (718 269)  (718 269)  routing T_14_16.sp4_h_r_5 <X> T_14_16.sp4_v_b_10
 (11 13)  (719 269)  (719 269)  routing T_14_16.sp4_h_l_38 <X> T_14_16.sp4_h_r_11
 (13 13)  (721 269)  (721 269)  routing T_14_16.sp4_h_l_38 <X> T_14_16.sp4_h_r_11
 (15 13)  (723 269)  (723 269)  routing T_14_16.rgt_op_0 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (726 269)  (726 269)  routing T_14_16.sp4_r_v_b_41 <X> T_14_16.lc_trk_g3_1
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (731 269)  (731 269)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g3_2
 (24 13)  (732 269)  (732 269)  routing T_14_16.sp4_h_r_34 <X> T_14_16.lc_trk_g3_2
 (28 13)  (736 269)  (736 269)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 269)  (738 269)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (51 13)  (759 269)  (759 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (8 14)  (716 270)  (716 270)  routing T_14_16.sp4_h_r_10 <X> T_14_16.sp4_h_l_47
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 270)  (744 270)  LC_7 Logic Functioning bit
 (37 14)  (745 270)  (745 270)  LC_7 Logic Functioning bit
 (47 14)  (755 270)  (755 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (758 270)  (758 270)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (760 270)  (760 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (53 14)  (761 270)  (761 270)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 271)  (744 271)  LC_7 Logic Functioning bit
 (37 15)  (745 271)  (745 271)  LC_7 Logic Functioning bit
 (48 15)  (756 271)  (756 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_16

 (12 0)  (774 256)  (774 256)  routing T_15_16.sp4_v_b_2 <X> T_15_16.sp4_h_r_2
 (15 0)  (777 256)  (777 256)  routing T_15_16.top_op_1 <X> T_15_16.lc_trk_g0_1
 (17 0)  (779 256)  (779 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (784 256)  (784 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (47 0)  (809 256)  (809 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (11 1)  (773 257)  (773 257)  routing T_15_16.sp4_v_b_2 <X> T_15_16.sp4_h_r_2
 (18 1)  (780 257)  (780 257)  routing T_15_16.top_op_1 <X> T_15_16.lc_trk_g0_1
 (19 1)  (781 257)  (781 257)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (788 257)  (788 257)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 257)  (789 257)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 257)  (792 257)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (38 1)  (800 257)  (800 257)  LC_0 Logic Functioning bit
 (41 1)  (803 257)  (803 257)  LC_0 Logic Functioning bit
 (43 1)  (805 257)  (805 257)  LC_0 Logic Functioning bit
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (768 258)  (768 258)  routing T_15_16.sp4_v_b_9 <X> T_15_16.sp4_v_t_37
 (12 2)  (774 258)  (774 258)  routing T_15_16.sp4_v_t_45 <X> T_15_16.sp4_h_l_39
 (14 2)  (776 258)  (776 258)  routing T_15_16.wire_logic_cluster/lc_4/out <X> T_15_16.lc_trk_g0_4
 (15 2)  (777 258)  (777 258)  routing T_15_16.sp4_h_r_13 <X> T_15_16.lc_trk_g0_5
 (16 2)  (778 258)  (778 258)  routing T_15_16.sp4_h_r_13 <X> T_15_16.lc_trk_g0_5
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (780 258)  (780 258)  routing T_15_16.sp4_h_r_13 <X> T_15_16.lc_trk_g0_5
 (26 2)  (788 258)  (788 258)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 258)  (790 258)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 258)  (795 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 258)  (796 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 258)  (798 258)  LC_1 Logic Functioning bit
 (37 2)  (799 258)  (799 258)  LC_1 Logic Functioning bit
 (38 2)  (800 258)  (800 258)  LC_1 Logic Functioning bit
 (39 2)  (801 258)  (801 258)  LC_1 Logic Functioning bit
 (41 2)  (803 258)  (803 258)  LC_1 Logic Functioning bit
 (43 2)  (805 258)  (805 258)  LC_1 Logic Functioning bit
 (45 2)  (807 258)  (807 258)  LC_1 Logic Functioning bit
 (47 2)  (809 258)  (809 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (5 3)  (767 259)  (767 259)  routing T_15_16.sp4_v_b_9 <X> T_15_16.sp4_v_t_37
 (8 3)  (770 259)  (770 259)  routing T_15_16.sp4_h_l_36 <X> T_15_16.sp4_v_t_36
 (11 3)  (773 259)  (773 259)  routing T_15_16.sp4_v_t_45 <X> T_15_16.sp4_h_l_39
 (13 3)  (775 259)  (775 259)  routing T_15_16.sp4_v_t_45 <X> T_15_16.sp4_h_l_39
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (788 259)  (788 259)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 259)  (789 259)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 259)  (790 259)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (799 259)  (799 259)  LC_1 Logic Functioning bit
 (39 3)  (801 259)  (801 259)  LC_1 Logic Functioning bit
 (47 3)  (809 259)  (809 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (17 4)  (779 260)  (779 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (787 260)  (787 260)  routing T_15_16.sp4_h_r_10 <X> T_15_16.lc_trk_g1_2
 (18 5)  (780 261)  (780 261)  routing T_15_16.sp4_r_v_b_25 <X> T_15_16.lc_trk_g1_1
 (22 5)  (784 261)  (784 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (785 261)  (785 261)  routing T_15_16.sp4_h_r_10 <X> T_15_16.lc_trk_g1_2
 (24 5)  (786 261)  (786 261)  routing T_15_16.sp4_h_r_10 <X> T_15_16.lc_trk_g1_2
 (11 6)  (773 262)  (773 262)  routing T_15_16.sp4_h_r_11 <X> T_15_16.sp4_v_t_40
 (13 6)  (775 262)  (775 262)  routing T_15_16.sp4_h_r_11 <X> T_15_16.sp4_v_t_40
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g1_5
 (31 6)  (793 262)  (793 262)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 262)  (796 262)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 262)  (797 262)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_3
 (39 6)  (801 262)  (801 262)  LC_3 Logic Functioning bit
 (47 6)  (809 262)  (809 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (12 7)  (774 263)  (774 263)  routing T_15_16.sp4_h_r_11 <X> T_15_16.sp4_v_t_40
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (795 263)  (795 263)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_3
 (35 7)  (797 263)  (797 263)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_3
 (38 7)  (800 263)  (800 263)  LC_3 Logic Functioning bit
 (5 8)  (767 264)  (767 264)  routing T_15_16.sp4_v_t_43 <X> T_15_16.sp4_h_r_6
 (21 8)  (783 264)  (783 264)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g2_3
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 264)  (795 264)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 264)  (796 264)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 264)  (798 264)  LC_4 Logic Functioning bit
 (38 8)  (800 264)  (800 264)  LC_4 Logic Functioning bit
 (41 8)  (803 264)  (803 264)  LC_4 Logic Functioning bit
 (43 8)  (805 264)  (805 264)  LC_4 Logic Functioning bit
 (51 8)  (813 264)  (813 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (765 265)  (765 265)  routing T_15_16.sp12_h_l_22 <X> T_15_16.sp12_v_b_1
 (16 9)  (778 265)  (778 265)  routing T_15_16.sp12_v_b_8 <X> T_15_16.lc_trk_g2_0
 (17 9)  (779 265)  (779 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (27 9)  (789 265)  (789 265)  routing T_15_16.lc_trk_g1_1 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 265)  (792 265)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 265)  (794 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (797 265)  (797 265)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.input_2_4
 (38 9)  (800 265)  (800 265)  LC_4 Logic Functioning bit
 (47 9)  (809 265)  (809 265)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (2 10)  (764 266)  (764 266)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (5 10)  (767 266)  (767 266)  routing T_15_16.sp4_h_r_3 <X> T_15_16.sp4_h_l_43
 (21 10)  (783 266)  (783 266)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g2_7
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (789 266)  (789 266)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 266)  (790 266)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 266)  (793 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 266)  (796 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (38 10)  (800 266)  (800 266)  LC_5 Logic Functioning bit
 (39 10)  (801 266)  (801 266)  LC_5 Logic Functioning bit
 (43 10)  (805 266)  (805 266)  LC_5 Logic Functioning bit
 (45 10)  (807 266)  (807 266)  LC_5 Logic Functioning bit
 (50 10)  (812 266)  (812 266)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (766 267)  (766 267)  routing T_15_16.sp4_h_r_3 <X> T_15_16.sp4_h_l_43
 (11 11)  (773 267)  (773 267)  routing T_15_16.sp4_h_r_8 <X> T_15_16.sp4_h_l_45
 (26 11)  (788 267)  (788 267)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 267)  (789 267)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 267)  (792 267)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (38 11)  (800 267)  (800 267)  LC_5 Logic Functioning bit
 (39 11)  (801 267)  (801 267)  LC_5 Logic Functioning bit
 (11 12)  (773 268)  (773 268)  routing T_15_16.sp4_h_l_40 <X> T_15_16.sp4_v_b_11
 (13 12)  (775 268)  (775 268)  routing T_15_16.sp4_h_l_40 <X> T_15_16.sp4_v_b_11
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.wire_logic_cluster/lc_1/out <X> T_15_16.lc_trk_g3_1
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (785 268)  (785 268)  routing T_15_16.sp4_h_r_27 <X> T_15_16.lc_trk_g3_3
 (24 12)  (786 268)  (786 268)  routing T_15_16.sp4_h_r_27 <X> T_15_16.lc_trk_g3_3
 (26 12)  (788 268)  (788 268)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 268)  (795 268)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (37 12)  (799 268)  (799 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (39 12)  (801 268)  (801 268)  LC_6 Logic Functioning bit
 (40 12)  (802 268)  (802 268)  LC_6 Logic Functioning bit
 (41 12)  (803 268)  (803 268)  LC_6 Logic Functioning bit
 (42 12)  (804 268)  (804 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (53 12)  (815 268)  (815 268)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (12 13)  (774 269)  (774 269)  routing T_15_16.sp4_h_l_40 <X> T_15_16.sp4_v_b_11
 (14 13)  (776 269)  (776 269)  routing T_15_16.sp4_h_r_24 <X> T_15_16.lc_trk_g3_0
 (15 13)  (777 269)  (777 269)  routing T_15_16.sp4_h_r_24 <X> T_15_16.lc_trk_g3_0
 (16 13)  (778 269)  (778 269)  routing T_15_16.sp4_h_r_24 <X> T_15_16.lc_trk_g3_0
 (17 13)  (779 269)  (779 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (783 269)  (783 269)  routing T_15_16.sp4_h_r_27 <X> T_15_16.lc_trk_g3_3
 (27 13)  (789 269)  (789 269)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 269)  (793 269)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 269)  (798 269)  LC_6 Logic Functioning bit
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (38 13)  (800 269)  (800 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (41 13)  (803 269)  (803 269)  LC_6 Logic Functioning bit
 (43 13)  (805 269)  (805 269)  LC_6 Logic Functioning bit
 (11 14)  (773 270)  (773 270)  routing T_15_16.sp4_h_r_5 <X> T_15_16.sp4_v_t_46
 (13 14)  (775 270)  (775 270)  routing T_15_16.sp4_h_r_5 <X> T_15_16.sp4_v_t_46
 (26 14)  (788 270)  (788 270)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 270)  (789 270)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 270)  (790 270)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 270)  (793 270)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (797 270)  (797 270)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.input_2_7
 (36 14)  (798 270)  (798 270)  LC_7 Logic Functioning bit
 (41 14)  (803 270)  (803 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (45 14)  (807 270)  (807 270)  LC_7 Logic Functioning bit
 (11 15)  (773 271)  (773 271)  routing T_15_16.sp4_h_r_11 <X> T_15_16.sp4_h_l_46
 (12 15)  (774 271)  (774 271)  routing T_15_16.sp4_h_r_5 <X> T_15_16.sp4_v_t_46
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (787 271)  (787 271)  routing T_15_16.sp4_r_v_b_46 <X> T_15_16.lc_trk_g3_6
 (26 15)  (788 271)  (788 271)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 271)  (790 271)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 271)  (792 271)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 271)  (794 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (798 271)  (798 271)  LC_7 Logic Functioning bit
 (40 15)  (802 271)  (802 271)  LC_7 Logic Functioning bit
 (42 15)  (804 271)  (804 271)  LC_7 Logic Functioning bit


LogicTile_16_16

 (21 0)  (837 256)  (837 256)  routing T_16_16.wire_logic_cluster/lc_3/out <X> T_16_16.lc_trk_g0_3
 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (842 256)  (842 256)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (31 0)  (847 256)  (847 256)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 256)  (849 256)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 256)  (850 256)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 256)  (852 256)  LC_0 Logic Functioning bit
 (37 0)  (853 256)  (853 256)  LC_0 Logic Functioning bit
 (38 0)  (854 256)  (854 256)  LC_0 Logic Functioning bit
 (39 0)  (855 256)  (855 256)  LC_0 Logic Functioning bit
 (41 0)  (857 256)  (857 256)  LC_0 Logic Functioning bit
 (43 0)  (859 256)  (859 256)  LC_0 Logic Functioning bit
 (3 1)  (819 257)  (819 257)  routing T_16_16.sp12_h_l_23 <X> T_16_16.sp12_v_b_0
 (26 1)  (842 257)  (842 257)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 257)  (843 257)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 257)  (852 257)  LC_0 Logic Functioning bit
 (37 1)  (853 257)  (853 257)  LC_0 Logic Functioning bit
 (38 1)  (854 257)  (854 257)  LC_0 Logic Functioning bit
 (39 1)  (855 257)  (855 257)  LC_0 Logic Functioning bit
 (40 1)  (856 257)  (856 257)  LC_0 Logic Functioning bit
 (42 1)  (858 257)  (858 257)  LC_0 Logic Functioning bit
 (46 1)  (862 257)  (862 257)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (51 1)  (867 257)  (867 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (825 258)  (825 258)  routing T_16_16.sp4_h_r_10 <X> T_16_16.sp4_h_l_36
 (10 2)  (826 258)  (826 258)  routing T_16_16.sp4_h_r_10 <X> T_16_16.sp4_h_l_36
 (14 2)  (830 258)  (830 258)  routing T_16_16.lft_op_4 <X> T_16_16.lc_trk_g0_4
 (26 2)  (842 258)  (842 258)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 258)  (849 258)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (37 2)  (853 258)  (853 258)  LC_1 Logic Functioning bit
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (39 2)  (855 258)  (855 258)  LC_1 Logic Functioning bit
 (41 2)  (857 258)  (857 258)  LC_1 Logic Functioning bit
 (43 2)  (859 258)  (859 258)  LC_1 Logic Functioning bit
 (15 3)  (831 259)  (831 259)  routing T_16_16.lft_op_4 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (842 259)  (842 259)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 259)  (843 259)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 259)  (847 259)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 259)  (852 259)  LC_1 Logic Functioning bit
 (37 3)  (853 259)  (853 259)  LC_1 Logic Functioning bit
 (38 3)  (854 259)  (854 259)  LC_1 Logic Functioning bit
 (39 3)  (855 259)  (855 259)  LC_1 Logic Functioning bit
 (40 3)  (856 259)  (856 259)  LC_1 Logic Functioning bit
 (42 3)  (858 259)  (858 259)  LC_1 Logic Functioning bit
 (48 3)  (864 259)  (864 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 260)  (844 260)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 260)  (846 260)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 260)  (851 260)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.input_2_2
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (37 4)  (853 260)  (853 260)  LC_2 Logic Functioning bit
 (39 4)  (855 260)  (855 260)  LC_2 Logic Functioning bit
 (43 4)  (859 260)  (859 260)  LC_2 Logic Functioning bit
 (45 4)  (861 260)  (861 260)  LC_2 Logic Functioning bit
 (11 5)  (827 261)  (827 261)  routing T_16_16.sp4_h_l_44 <X> T_16_16.sp4_h_r_5
 (13 5)  (829 261)  (829 261)  routing T_16_16.sp4_h_l_44 <X> T_16_16.sp4_h_r_5
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 261)  (846 261)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 261)  (847 261)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 261)  (848 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (849 261)  (849 261)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.input_2_2
 (34 5)  (850 261)  (850 261)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.input_2_2
 (36 5)  (852 261)  (852 261)  LC_2 Logic Functioning bit
 (38 5)  (854 261)  (854 261)  LC_2 Logic Functioning bit
 (46 5)  (862 261)  (862 261)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (839 262)  (839 262)  routing T_16_16.sp12_h_l_12 <X> T_16_16.lc_trk_g1_7
 (25 6)  (841 262)  (841 262)  routing T_16_16.lft_op_6 <X> T_16_16.lc_trk_g1_6
 (28 6)  (844 262)  (844 262)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 262)  (846 262)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (41 6)  (857 262)  (857 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (45 6)  (861 262)  (861 262)  LC_3 Logic Functioning bit
 (46 6)  (862 262)  (862 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (867 262)  (867 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (868 262)  (868 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (869 262)  (869 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (838 263)  (838 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 263)  (840 263)  routing T_16_16.lft_op_6 <X> T_16_16.lc_trk_g1_6
 (26 7)  (842 263)  (842 263)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 263)  (846 263)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 263)  (848 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (849 263)  (849 263)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.input_2_3
 (35 7)  (851 263)  (851 263)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.input_2_3
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (40 7)  (856 263)  (856 263)  LC_3 Logic Functioning bit
 (42 7)  (858 263)  (858 263)  LC_3 Logic Functioning bit
 (46 7)  (862 263)  (862 263)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (52 7)  (868 263)  (868 263)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (22 8)  (838 264)  (838 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (839 264)  (839 264)  routing T_16_16.sp4_v_t_30 <X> T_16_16.lc_trk_g2_3
 (24 8)  (840 264)  (840 264)  routing T_16_16.sp4_v_t_30 <X> T_16_16.lc_trk_g2_3
 (25 8)  (841 264)  (841 264)  routing T_16_16.sp12_v_t_1 <X> T_16_16.lc_trk_g2_2
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 264)  (847 264)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 264)  (850 264)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (37 8)  (853 264)  (853 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (39 8)  (855 264)  (855 264)  LC_4 Logic Functioning bit
 (41 8)  (857 264)  (857 264)  LC_4 Logic Functioning bit
 (43 8)  (859 264)  (859 264)  LC_4 Logic Functioning bit
 (51 8)  (867 264)  (867 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (868 264)  (868 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (838 265)  (838 265)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (840 265)  (840 265)  routing T_16_16.sp12_v_t_1 <X> T_16_16.lc_trk_g2_2
 (25 9)  (841 265)  (841 265)  routing T_16_16.sp12_v_t_1 <X> T_16_16.lc_trk_g2_2
 (26 9)  (842 265)  (842 265)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 265)  (844 265)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 265)  (846 265)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 265)  (847 265)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 265)  (852 265)  LC_4 Logic Functioning bit
 (37 9)  (853 265)  (853 265)  LC_4 Logic Functioning bit
 (38 9)  (854 265)  (854 265)  LC_4 Logic Functioning bit
 (39 9)  (855 265)  (855 265)  LC_4 Logic Functioning bit
 (40 9)  (856 265)  (856 265)  LC_4 Logic Functioning bit
 (41 9)  (857 265)  (857 265)  LC_4 Logic Functioning bit
 (42 9)  (858 265)  (858 265)  LC_4 Logic Functioning bit
 (43 9)  (859 265)  (859 265)  LC_4 Logic Functioning bit
 (51 9)  (867 265)  (867 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (821 266)  (821 266)  routing T_16_16.sp4_h_r_3 <X> T_16_16.sp4_h_l_43
 (14 10)  (830 266)  (830 266)  routing T_16_16.sp4_v_t_17 <X> T_16_16.lc_trk_g2_4
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 266)  (839 266)  routing T_16_16.sp4_v_b_47 <X> T_16_16.lc_trk_g2_7
 (24 10)  (840 266)  (840 266)  routing T_16_16.sp4_v_b_47 <X> T_16_16.lc_trk_g2_7
 (25 10)  (841 266)  (841 266)  routing T_16_16.sp4_h_r_38 <X> T_16_16.lc_trk_g2_6
 (4 11)  (820 267)  (820 267)  routing T_16_16.sp4_h_r_3 <X> T_16_16.sp4_h_l_43
 (5 11)  (821 267)  (821 267)  routing T_16_16.sp4_h_l_43 <X> T_16_16.sp4_v_t_43
 (16 11)  (832 267)  (832 267)  routing T_16_16.sp4_v_t_17 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (839 267)  (839 267)  routing T_16_16.sp4_h_r_38 <X> T_16_16.lc_trk_g2_6
 (24 11)  (840 267)  (840 267)  routing T_16_16.sp4_h_r_38 <X> T_16_16.lc_trk_g2_6
 (25 12)  (841 268)  (841 268)  routing T_16_16.wire_logic_cluster/lc_2/out <X> T_16_16.lc_trk_g3_2
 (26 12)  (842 268)  (842 268)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 268)  (844 268)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 268)  (846 268)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (41 12)  (857 268)  (857 268)  LC_6 Logic Functioning bit
 (43 12)  (859 268)  (859 268)  LC_6 Logic Functioning bit
 (47 12)  (863 268)  (863 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (844 269)  (844 269)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 269)  (846 269)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 269)  (847 269)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit
 (41 13)  (857 269)  (857 269)  LC_6 Logic Functioning bit
 (43 13)  (859 269)  (859 269)  LC_6 Logic Functioning bit
 (4 14)  (820 270)  (820 270)  routing T_16_16.sp4_h_r_3 <X> T_16_16.sp4_v_t_44
 (6 14)  (822 270)  (822 270)  routing T_16_16.sp4_h_r_3 <X> T_16_16.sp4_v_t_44
 (9 14)  (825 270)  (825 270)  routing T_16_16.sp4_h_r_7 <X> T_16_16.sp4_h_l_47
 (10 14)  (826 270)  (826 270)  routing T_16_16.sp4_h_r_7 <X> T_16_16.sp4_h_l_47
 (15 14)  (831 270)  (831 270)  routing T_16_16.sp4_h_l_16 <X> T_16_16.lc_trk_g3_5
 (16 14)  (832 270)  (832 270)  routing T_16_16.sp4_h_l_16 <X> T_16_16.lc_trk_g3_5
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (841 270)  (841 270)  routing T_16_16.sp4_h_r_38 <X> T_16_16.lc_trk_g3_6
 (26 14)  (842 270)  (842 270)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (31 14)  (847 270)  (847 270)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 270)  (850 270)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 270)  (852 270)  LC_7 Logic Functioning bit
 (38 14)  (854 270)  (854 270)  LC_7 Logic Functioning bit
 (40 14)  (856 270)  (856 270)  LC_7 Logic Functioning bit
 (41 14)  (857 270)  (857 270)  LC_7 Logic Functioning bit
 (42 14)  (858 270)  (858 270)  LC_7 Logic Functioning bit
 (43 14)  (859 270)  (859 270)  LC_7 Logic Functioning bit
 (3 15)  (819 271)  (819 271)  routing T_16_16.sp12_h_l_22 <X> T_16_16.sp12_v_t_22
 (5 15)  (821 271)  (821 271)  routing T_16_16.sp4_h_r_3 <X> T_16_16.sp4_v_t_44
 (14 15)  (830 271)  (830 271)  routing T_16_16.sp4_r_v_b_44 <X> T_16_16.lc_trk_g3_4
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (834 271)  (834 271)  routing T_16_16.sp4_h_l_16 <X> T_16_16.lc_trk_g3_5
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (839 271)  (839 271)  routing T_16_16.sp4_h_r_38 <X> T_16_16.lc_trk_g3_6
 (24 15)  (840 271)  (840 271)  routing T_16_16.sp4_h_r_38 <X> T_16_16.lc_trk_g3_6
 (27 15)  (843 271)  (843 271)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 271)  (844 271)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 271)  (845 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 271)  (847 271)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (39 15)  (855 271)  (855 271)  LC_7 Logic Functioning bit
 (40 15)  (856 271)  (856 271)  LC_7 Logic Functioning bit
 (41 15)  (857 271)  (857 271)  LC_7 Logic Functioning bit
 (42 15)  (858 271)  (858 271)  LC_7 Logic Functioning bit
 (43 15)  (859 271)  (859 271)  LC_7 Logic Functioning bit
 (46 15)  (862 271)  (862 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_16

 (12 0)  (886 256)  (886 256)  routing T_17_16.sp4_h_l_46 <X> T_17_16.sp4_h_r_2
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (897 256)  (897 256)  routing T_17_16.sp4_v_b_19 <X> T_17_16.lc_trk_g0_3
 (24 0)  (898 256)  (898 256)  routing T_17_16.sp4_v_b_19 <X> T_17_16.lc_trk_g0_3
 (26 0)  (900 256)  (900 256)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 256)  (901 256)  routing T_17_16.lc_trk_g1_0 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 256)  (907 256)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 256)  (910 256)  LC_0 Logic Functioning bit
 (37 0)  (911 256)  (911 256)  LC_0 Logic Functioning bit
 (38 0)  (912 256)  (912 256)  LC_0 Logic Functioning bit
 (39 0)  (913 256)  (913 256)  LC_0 Logic Functioning bit
 (40 0)  (914 256)  (914 256)  LC_0 Logic Functioning bit
 (41 0)  (915 256)  (915 256)  LC_0 Logic Functioning bit
 (42 0)  (916 256)  (916 256)  LC_0 Logic Functioning bit
 (43 0)  (917 256)  (917 256)  LC_0 Logic Functioning bit
 (47 0)  (921 256)  (921 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (13 1)  (887 257)  (887 257)  routing T_17_16.sp4_h_l_46 <X> T_17_16.sp4_h_r_2
 (17 1)  (891 257)  (891 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (896 257)  (896 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (898 257)  (898 257)  routing T_17_16.bot_op_2 <X> T_17_16.lc_trk_g0_2
 (27 1)  (901 257)  (901 257)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 257)  (902 257)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 257)  (903 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 257)  (905 257)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 257)  (911 257)  LC_0 Logic Functioning bit
 (39 1)  (913 257)  (913 257)  LC_0 Logic Functioning bit
 (40 1)  (914 257)  (914 257)  LC_0 Logic Functioning bit
 (41 1)  (915 257)  (915 257)  LC_0 Logic Functioning bit
 (42 1)  (916 257)  (916 257)  LC_0 Logic Functioning bit
 (43 1)  (917 257)  (917 257)  LC_0 Logic Functioning bit
 (9 2)  (883 258)  (883 258)  routing T_17_16.sp4_h_r_10 <X> T_17_16.sp4_h_l_36
 (10 2)  (884 258)  (884 258)  routing T_17_16.sp4_h_r_10 <X> T_17_16.sp4_h_l_36
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (4 3)  (878 259)  (878 259)  routing T_17_16.sp4_h_r_4 <X> T_17_16.sp4_h_l_37
 (6 3)  (880 259)  (880 259)  routing T_17_16.sp4_h_r_4 <X> T_17_16.sp4_h_l_37
 (26 3)  (900 259)  (900 259)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 259)  (902 259)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 259)  (903 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 259)  (906 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (908 259)  (908 259)  routing T_17_16.lc_trk_g1_0 <X> T_17_16.input_2_1
 (38 3)  (912 259)  (912 259)  LC_1 Logic Functioning bit
 (41 3)  (915 259)  (915 259)  LC_1 Logic Functioning bit
 (53 3)  (927 259)  (927 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (897 260)  (897 260)  routing T_17_16.sp4_h_r_3 <X> T_17_16.lc_trk_g1_3
 (24 4)  (898 260)  (898 260)  routing T_17_16.sp4_h_r_3 <X> T_17_16.lc_trk_g1_3
 (27 4)  (901 260)  (901 260)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 260)  (903 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 260)  (906 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 260)  (910 260)  LC_2 Logic Functioning bit
 (37 4)  (911 260)  (911 260)  LC_2 Logic Functioning bit
 (38 4)  (912 260)  (912 260)  LC_2 Logic Functioning bit
 (39 4)  (913 260)  (913 260)  LC_2 Logic Functioning bit
 (41 4)  (915 260)  (915 260)  LC_2 Logic Functioning bit
 (43 4)  (917 260)  (917 260)  LC_2 Logic Functioning bit
 (9 5)  (883 261)  (883 261)  routing T_17_16.sp4_v_t_41 <X> T_17_16.sp4_v_b_4
 (14 5)  (888 261)  (888 261)  routing T_17_16.sp12_h_r_16 <X> T_17_16.lc_trk_g1_0
 (16 5)  (890 261)  (890 261)  routing T_17_16.sp12_h_r_16 <X> T_17_16.lc_trk_g1_0
 (17 5)  (891 261)  (891 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 5)  (895 261)  (895 261)  routing T_17_16.sp4_h_r_3 <X> T_17_16.lc_trk_g1_3
 (22 5)  (896 261)  (896 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (899 261)  (899 261)  routing T_17_16.sp4_r_v_b_26 <X> T_17_16.lc_trk_g1_2
 (26 5)  (900 261)  (900 261)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 261)  (903 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 261)  (904 261)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 261)  (905 261)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 261)  (910 261)  LC_2 Logic Functioning bit
 (37 5)  (911 261)  (911 261)  LC_2 Logic Functioning bit
 (38 5)  (912 261)  (912 261)  LC_2 Logic Functioning bit
 (39 5)  (913 261)  (913 261)  LC_2 Logic Functioning bit
 (40 5)  (914 261)  (914 261)  LC_2 Logic Functioning bit
 (41 5)  (915 261)  (915 261)  LC_2 Logic Functioning bit
 (42 5)  (916 261)  (916 261)  LC_2 Logic Functioning bit
 (43 5)  (917 261)  (917 261)  LC_2 Logic Functioning bit
 (51 5)  (925 261)  (925 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (6 6)  (880 262)  (880 262)  routing T_17_16.sp4_v_b_0 <X> T_17_16.sp4_v_t_38
 (11 6)  (885 262)  (885 262)  routing T_17_16.sp4_h_r_11 <X> T_17_16.sp4_v_t_40
 (13 6)  (887 262)  (887 262)  routing T_17_16.sp4_h_r_11 <X> T_17_16.sp4_v_t_40
 (26 6)  (900 262)  (900 262)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 262)  (902 262)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 262)  (907 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 262)  (909 262)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.input_2_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (37 6)  (911 262)  (911 262)  LC_3 Logic Functioning bit
 (39 6)  (913 262)  (913 262)  LC_3 Logic Functioning bit
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (5 7)  (879 263)  (879 263)  routing T_17_16.sp4_v_b_0 <X> T_17_16.sp4_v_t_38
 (12 7)  (886 263)  (886 263)  routing T_17_16.sp4_h_r_11 <X> T_17_16.sp4_v_t_40
 (26 7)  (900 263)  (900 263)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 263)  (901 263)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 263)  (902 263)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 263)  (905 263)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 263)  (906 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (907 263)  (907 263)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.input_2_3
 (34 7)  (908 263)  (908 263)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.input_2_3
 (36 7)  (910 263)  (910 263)  LC_3 Logic Functioning bit
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (39 7)  (913 263)  (913 263)  LC_3 Logic Functioning bit
 (5 8)  (879 264)  (879 264)  routing T_17_16.sp4_v_b_0 <X> T_17_16.sp4_h_r_6
 (14 8)  (888 264)  (888 264)  routing T_17_16.sp4_h_l_21 <X> T_17_16.lc_trk_g2_0
 (17 8)  (891 264)  (891 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (896 264)  (896 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (897 264)  (897 264)  routing T_17_16.sp12_v_b_19 <X> T_17_16.lc_trk_g2_3
 (28 8)  (902 264)  (902 264)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 264)  (904 264)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 264)  (907 264)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 264)  (910 264)  LC_4 Logic Functioning bit
 (39 8)  (913 264)  (913 264)  LC_4 Logic Functioning bit
 (43 8)  (917 264)  (917 264)  LC_4 Logic Functioning bit
 (46 8)  (920 264)  (920 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (924 264)  (924 264)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (878 265)  (878 265)  routing T_17_16.sp4_v_b_0 <X> T_17_16.sp4_h_r_6
 (6 9)  (880 265)  (880 265)  routing T_17_16.sp4_v_b_0 <X> T_17_16.sp4_h_r_6
 (15 9)  (889 265)  (889 265)  routing T_17_16.sp4_h_l_21 <X> T_17_16.lc_trk_g2_0
 (16 9)  (890 265)  (890 265)  routing T_17_16.sp4_h_l_21 <X> T_17_16.lc_trk_g2_0
 (17 9)  (891 265)  (891 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (892 265)  (892 265)  routing T_17_16.sp4_r_v_b_33 <X> T_17_16.lc_trk_g2_1
 (21 9)  (895 265)  (895 265)  routing T_17_16.sp12_v_b_19 <X> T_17_16.lc_trk_g2_3
 (28 9)  (902 265)  (902 265)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 265)  (904 265)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 265)  (910 265)  LC_4 Logic Functioning bit
 (37 9)  (911 265)  (911 265)  LC_4 Logic Functioning bit
 (38 9)  (912 265)  (912 265)  LC_4 Logic Functioning bit
 (42 9)  (916 265)  (916 265)  LC_4 Logic Functioning bit
 (43 9)  (917 265)  (917 265)  LC_4 Logic Functioning bit
 (4 10)  (878 266)  (878 266)  routing T_17_16.sp4_h_r_0 <X> T_17_16.sp4_v_t_43
 (6 10)  (880 266)  (880 266)  routing T_17_16.sp4_h_r_0 <X> T_17_16.sp4_v_t_43
 (21 10)  (895 266)  (895 266)  routing T_17_16.sp4_v_t_18 <X> T_17_16.lc_trk_g2_7
 (22 10)  (896 266)  (896 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (897 266)  (897 266)  routing T_17_16.sp4_v_t_18 <X> T_17_16.lc_trk_g2_7
 (27 10)  (901 266)  (901 266)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 266)  (902 266)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 266)  (904 266)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 266)  (908 266)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 266)  (910 266)  LC_5 Logic Functioning bit
 (38 10)  (912 266)  (912 266)  LC_5 Logic Functioning bit
 (5 11)  (879 267)  (879 267)  routing T_17_16.sp4_h_r_0 <X> T_17_16.sp4_v_t_43
 (14 11)  (888 267)  (888 267)  routing T_17_16.sp12_v_b_20 <X> T_17_16.lc_trk_g2_4
 (16 11)  (890 267)  (890 267)  routing T_17_16.sp12_v_b_20 <X> T_17_16.lc_trk_g2_4
 (17 11)  (891 267)  (891 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (31 11)  (905 267)  (905 267)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 267)  (910 267)  LC_5 Logic Functioning bit
 (38 11)  (912 267)  (912 267)  LC_5 Logic Functioning bit
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (897 268)  (897 268)  routing T_17_16.sp12_v_b_11 <X> T_17_16.lc_trk_g3_3
 (27 12)  (901 268)  (901 268)  routing T_17_16.lc_trk_g1_0 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 268)  (907 268)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (46 12)  (920 268)  (920 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (8 13)  (882 269)  (882 269)  routing T_17_16.sp4_h_l_41 <X> T_17_16.sp4_v_b_10
 (9 13)  (883 269)  (883 269)  routing T_17_16.sp4_h_l_41 <X> T_17_16.sp4_v_b_10
 (10 13)  (884 269)  (884 269)  routing T_17_16.sp4_h_l_41 <X> T_17_16.sp4_v_b_10
 (26 13)  (900 269)  (900 269)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 269)  (901 269)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 269)  (902 269)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 269)  (905 269)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (40 13)  (914 269)  (914 269)  LC_6 Logic Functioning bit
 (42 13)  (916 269)  (916 269)  LC_6 Logic Functioning bit
 (51 13)  (925 269)  (925 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (888 270)  (888 270)  routing T_17_16.sp4_h_r_44 <X> T_17_16.lc_trk_g3_4
 (16 14)  (890 270)  (890 270)  routing T_17_16.sp12_v_b_21 <X> T_17_16.lc_trk_g3_5
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 270)  (897 270)  routing T_17_16.sp4_v_b_47 <X> T_17_16.lc_trk_g3_7
 (24 14)  (898 270)  (898 270)  routing T_17_16.sp4_v_b_47 <X> T_17_16.lc_trk_g3_7
 (25 14)  (899 270)  (899 270)  routing T_17_16.rgt_op_6 <X> T_17_16.lc_trk_g3_6
 (28 14)  (902 270)  (902 270)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 270)  (904 270)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (9 15)  (883 271)  (883 271)  routing T_17_16.sp4_v_b_10 <X> T_17_16.sp4_v_t_47
 (14 15)  (888 271)  (888 271)  routing T_17_16.sp4_h_r_44 <X> T_17_16.lc_trk_g3_4
 (15 15)  (889 271)  (889 271)  routing T_17_16.sp4_h_r_44 <X> T_17_16.lc_trk_g3_4
 (16 15)  (890 271)  (890 271)  routing T_17_16.sp4_h_r_44 <X> T_17_16.lc_trk_g3_4
 (17 15)  (891 271)  (891 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (892 271)  (892 271)  routing T_17_16.sp12_v_b_21 <X> T_17_16.lc_trk_g3_5
 (22 15)  (896 271)  (896 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (898 271)  (898 271)  routing T_17_16.rgt_op_6 <X> T_17_16.lc_trk_g3_6
 (26 15)  (900 271)  (900 271)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 271)  (902 271)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 271)  (903 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (906 271)  (906 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (908 271)  (908 271)  routing T_17_16.lc_trk_g1_0 <X> T_17_16.input_2_7
 (38 15)  (912 271)  (912 271)  LC_7 Logic Functioning bit
 (41 15)  (915 271)  (915 271)  LC_7 Logic Functioning bit
 (46 15)  (920 271)  (920 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_16

 (11 0)  (939 256)  (939 256)  routing T_18_16.sp4_v_t_43 <X> T_18_16.sp4_v_b_2
 (13 0)  (941 256)  (941 256)  routing T_18_16.sp4_v_t_43 <X> T_18_16.sp4_v_b_2
 (28 0)  (956 256)  (956 256)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 256)  (957 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 256)  (958 256)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 256)  (959 256)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 256)  (961 256)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 256)  (962 256)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 256)  (964 256)  LC_0 Logic Functioning bit
 (38 0)  (966 256)  (966 256)  LC_0 Logic Functioning bit
 (45 0)  (973 256)  (973 256)  LC_0 Logic Functioning bit
 (5 1)  (933 257)  (933 257)  routing T_18_16.sp4_h_r_0 <X> T_18_16.sp4_v_b_0
 (13 1)  (941 257)  (941 257)  routing T_18_16.sp4_v_t_44 <X> T_18_16.sp4_h_r_2
 (16 1)  (944 257)  (944 257)  routing T_18_16.sp12_h_r_8 <X> T_18_16.lc_trk_g0_0
 (17 1)  (945 257)  (945 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 257)  (958 257)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 257)  (959 257)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 257)  (964 257)  LC_0 Logic Functioning bit
 (37 1)  (965 257)  (965 257)  LC_0 Logic Functioning bit
 (38 1)  (966 257)  (966 257)  LC_0 Logic Functioning bit
 (39 1)  (967 257)  (967 257)  LC_0 Logic Functioning bit
 (40 1)  (968 257)  (968 257)  LC_0 Logic Functioning bit
 (42 1)  (970 257)  (970 257)  LC_0 Logic Functioning bit
 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (936 258)  (936 258)  routing T_18_16.sp4_h_r_1 <X> T_18_16.sp4_h_l_36
 (12 2)  (940 258)  (940 258)  routing T_18_16.sp4_h_r_11 <X> T_18_16.sp4_h_l_39
 (15 2)  (943 258)  (943 258)  routing T_18_16.bot_op_5 <X> T_18_16.lc_trk_g0_5
 (17 2)  (945 258)  (945 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (954 258)  (954 258)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (31 2)  (959 258)  (959 258)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 258)  (960 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 258)  (961 258)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 258)  (964 258)  LC_1 Logic Functioning bit
 (37 2)  (965 258)  (965 258)  LC_1 Logic Functioning bit
 (39 2)  (967 258)  (967 258)  LC_1 Logic Functioning bit
 (43 2)  (971 258)  (971 258)  LC_1 Logic Functioning bit
 (45 2)  (973 258)  (973 258)  LC_1 Logic Functioning bit
 (51 2)  (979 258)  (979 258)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (4 3)  (932 259)  (932 259)  routing T_18_16.sp4_v_b_7 <X> T_18_16.sp4_h_l_37
 (13 3)  (941 259)  (941 259)  routing T_18_16.sp4_h_r_11 <X> T_18_16.sp4_h_l_39
 (15 3)  (943 259)  (943 259)  routing T_18_16.bot_op_4 <X> T_18_16.lc_trk_g0_4
 (17 3)  (945 259)  (945 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (950 259)  (950 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (952 259)  (952 259)  routing T_18_16.bot_op_6 <X> T_18_16.lc_trk_g0_6
 (26 3)  (954 259)  (954 259)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 259)  (956 259)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 259)  (957 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 259)  (959 259)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 259)  (960 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (962 259)  (962 259)  routing T_18_16.lc_trk_g1_0 <X> T_18_16.input_2_1
 (36 3)  (964 259)  (964 259)  LC_1 Logic Functioning bit
 (37 3)  (965 259)  (965 259)  LC_1 Logic Functioning bit
 (38 3)  (966 259)  (966 259)  LC_1 Logic Functioning bit
 (42 3)  (970 259)  (970 259)  LC_1 Logic Functioning bit
 (0 4)  (928 260)  (928 260)  routing T_18_16.lc_trk_g2_2 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (1 4)  (929 260)  (929 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (943 260)  (943 260)  routing T_18_16.bot_op_1 <X> T_18_16.lc_trk_g1_1
 (17 4)  (945 260)  (945 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (950 260)  (950 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (952 260)  (952 260)  routing T_18_16.bot_op_3 <X> T_18_16.lc_trk_g1_3
 (27 4)  (955 260)  (955 260)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 260)  (957 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 260)  (958 260)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 260)  (959 260)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 260)  (960 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 260)  (961 260)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 260)  (964 260)  LC_2 Logic Functioning bit
 (38 4)  (966 260)  (966 260)  LC_2 Logic Functioning bit
 (41 4)  (969 260)  (969 260)  LC_2 Logic Functioning bit
 (43 4)  (971 260)  (971 260)  LC_2 Logic Functioning bit
 (45 4)  (973 260)  (973 260)  LC_2 Logic Functioning bit
 (1 5)  (929 261)  (929 261)  routing T_18_16.lc_trk_g2_2 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (15 5)  (943 261)  (943 261)  routing T_18_16.bot_op_0 <X> T_18_16.lc_trk_g1_0
 (17 5)  (945 261)  (945 261)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (950 261)  (950 261)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (951 261)  (951 261)  routing T_18_16.sp12_h_l_17 <X> T_18_16.lc_trk_g1_2
 (25 5)  (953 261)  (953 261)  routing T_18_16.sp12_h_l_17 <X> T_18_16.lc_trk_g1_2
 (27 5)  (955 261)  (955 261)  routing T_18_16.lc_trk_g1_1 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 261)  (957 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 261)  (959 261)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 261)  (965 261)  LC_2 Logic Functioning bit
 (39 5)  (967 261)  (967 261)  LC_2 Logic Functioning bit
 (41 5)  (969 261)  (969 261)  LC_2 Logic Functioning bit
 (43 5)  (971 261)  (971 261)  LC_2 Logic Functioning bit
 (51 5)  (979 261)  (979 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (940 262)  (940 262)  routing T_18_16.sp4_v_b_5 <X> T_18_16.sp4_h_l_40
 (14 6)  (942 262)  (942 262)  routing T_18_16.sp4_v_b_4 <X> T_18_16.lc_trk_g1_4
 (16 6)  (944 262)  (944 262)  routing T_18_16.sp12_h_r_13 <X> T_18_16.lc_trk_g1_5
 (17 6)  (945 262)  (945 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 6)  (954 262)  (954 262)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 262)  (955 262)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 262)  (957 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 262)  (959 262)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 262)  (960 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 262)  (961 262)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 262)  (962 262)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 262)  (964 262)  LC_3 Logic Functioning bit
 (37 6)  (965 262)  (965 262)  LC_3 Logic Functioning bit
 (38 6)  (966 262)  (966 262)  LC_3 Logic Functioning bit
 (39 6)  (967 262)  (967 262)  LC_3 Logic Functioning bit
 (41 6)  (969 262)  (969 262)  LC_3 Logic Functioning bit
 (43 6)  (971 262)  (971 262)  LC_3 Logic Functioning bit
 (45 6)  (973 262)  (973 262)  LC_3 Logic Functioning bit
 (4 7)  (932 263)  (932 263)  routing T_18_16.sp4_h_r_7 <X> T_18_16.sp4_h_l_38
 (6 7)  (934 263)  (934 263)  routing T_18_16.sp4_h_r_7 <X> T_18_16.sp4_h_l_38
 (16 7)  (944 263)  (944 263)  routing T_18_16.sp4_v_b_4 <X> T_18_16.lc_trk_g1_4
 (17 7)  (945 263)  (945 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (26 7)  (954 263)  (954 263)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 263)  (956 263)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 263)  (957 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 263)  (958 263)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 263)  (959 263)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 263)  (964 263)  LC_3 Logic Functioning bit
 (38 7)  (966 263)  (966 263)  LC_3 Logic Functioning bit
 (52 7)  (980 263)  (980 263)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (5 8)  (933 264)  (933 264)  routing T_18_16.sp4_h_l_38 <X> T_18_16.sp4_h_r_6
 (6 8)  (934 264)  (934 264)  routing T_18_16.sp4_h_r_1 <X> T_18_16.sp4_v_b_6
 (26 8)  (954 264)  (954 264)  routing T_18_16.lc_trk_g0_4 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 264)  (955 264)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 264)  (957 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 264)  (959 264)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 264)  (960 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 264)  (961 264)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 264)  (964 264)  LC_4 Logic Functioning bit
 (38 8)  (966 264)  (966 264)  LC_4 Logic Functioning bit
 (41 8)  (969 264)  (969 264)  LC_4 Logic Functioning bit
 (43 8)  (971 264)  (971 264)  LC_4 Logic Functioning bit
 (45 8)  (973 264)  (973 264)  LC_4 Logic Functioning bit
 (4 9)  (932 265)  (932 265)  routing T_18_16.sp4_h_l_38 <X> T_18_16.sp4_h_r_6
 (22 9)  (950 265)  (950 265)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (952 265)  (952 265)  routing T_18_16.tnr_op_2 <X> T_18_16.lc_trk_g2_2
 (29 9)  (957 265)  (957 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 265)  (958 265)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 265)  (959 265)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 265)  (965 265)  LC_4 Logic Functioning bit
 (39 9)  (967 265)  (967 265)  LC_4 Logic Functioning bit
 (41 9)  (969 265)  (969 265)  LC_4 Logic Functioning bit
 (43 9)  (971 265)  (971 265)  LC_4 Logic Functioning bit
 (5 10)  (933 266)  (933 266)  routing T_18_16.sp4_h_r_3 <X> T_18_16.sp4_h_l_43
 (6 10)  (934 266)  (934 266)  routing T_18_16.sp4_h_l_36 <X> T_18_16.sp4_v_t_43
 (14 10)  (942 266)  (942 266)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (22 10)  (950 266)  (950 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (954 266)  (954 266)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (31 10)  (959 266)  (959 266)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 266)  (962 266)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 266)  (963 266)  routing T_18_16.lc_trk_g0_5 <X> T_18_16.input_2_5
 (36 10)  (964 266)  (964 266)  LC_5 Logic Functioning bit
 (37 10)  (965 266)  (965 266)  LC_5 Logic Functioning bit
 (39 10)  (967 266)  (967 266)  LC_5 Logic Functioning bit
 (43 10)  (971 266)  (971 266)  LC_5 Logic Functioning bit
 (45 10)  (973 266)  (973 266)  LC_5 Logic Functioning bit
 (4 11)  (932 267)  (932 267)  routing T_18_16.sp4_h_r_3 <X> T_18_16.sp4_h_l_43
 (12 11)  (940 267)  (940 267)  routing T_18_16.sp4_h_l_45 <X> T_18_16.sp4_v_t_45
 (14 11)  (942 267)  (942 267)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (15 11)  (943 267)  (943 267)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (16 11)  (944 267)  (944 267)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (17 11)  (945 267)  (945 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (950 267)  (950 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (951 267)  (951 267)  routing T_18_16.sp4_v_b_46 <X> T_18_16.lc_trk_g2_6
 (24 11)  (952 267)  (952 267)  routing T_18_16.sp4_v_b_46 <X> T_18_16.lc_trk_g2_6
 (26 11)  (954 267)  (954 267)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 267)  (956 267)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 267)  (957 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 267)  (960 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (964 267)  (964 267)  LC_5 Logic Functioning bit
 (37 11)  (965 267)  (965 267)  LC_5 Logic Functioning bit
 (38 11)  (966 267)  (966 267)  LC_5 Logic Functioning bit
 (42 11)  (970 267)  (970 267)  LC_5 Logic Functioning bit
 (48 11)  (976 267)  (976 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (26 12)  (954 268)  (954 268)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 268)  (955 268)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 268)  (956 268)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 268)  (957 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 268)  (959 268)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 268)  (961 268)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 268)  (964 268)  LC_6 Logic Functioning bit
 (38 12)  (966 268)  (966 268)  LC_6 Logic Functioning bit
 (41 12)  (969 268)  (969 268)  LC_6 Logic Functioning bit
 (43 12)  (971 268)  (971 268)  LC_6 Logic Functioning bit
 (45 12)  (973 268)  (973 268)  LC_6 Logic Functioning bit
 (22 13)  (950 269)  (950 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (954 269)  (954 269)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 269)  (957 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 269)  (958 269)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 269)  (959 269)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (965 269)  (965 269)  LC_6 Logic Functioning bit
 (39 13)  (967 269)  (967 269)  LC_6 Logic Functioning bit
 (41 13)  (969 269)  (969 269)  LC_6 Logic Functioning bit
 (43 13)  (971 269)  (971 269)  LC_6 Logic Functioning bit
 (0 14)  (928 270)  (928 270)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (932 270)  (932 270)  routing T_18_16.sp4_v_b_1 <X> T_18_16.sp4_v_t_44
 (6 14)  (934 270)  (934 270)  routing T_18_16.sp4_v_b_1 <X> T_18_16.sp4_v_t_44
 (8 14)  (936 270)  (936 270)  routing T_18_16.sp4_h_r_2 <X> T_18_16.sp4_h_l_47
 (10 14)  (938 270)  (938 270)  routing T_18_16.sp4_h_r_2 <X> T_18_16.sp4_h_l_47
 (21 14)  (949 270)  (949 270)  routing T_18_16.sp12_v_b_7 <X> T_18_16.lc_trk_g3_7
 (22 14)  (950 270)  (950 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (952 270)  (952 270)  routing T_18_16.sp12_v_b_7 <X> T_18_16.lc_trk_g3_7
 (1 15)  (929 271)  (929 271)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (9 15)  (937 271)  (937 271)  routing T_18_16.sp4_v_b_2 <X> T_18_16.sp4_v_t_47
 (10 15)  (938 271)  (938 271)  routing T_18_16.sp4_v_b_2 <X> T_18_16.sp4_v_t_47
 (12 15)  (940 271)  (940 271)  routing T_18_16.sp4_h_l_46 <X> T_18_16.sp4_v_t_46
 (21 15)  (949 271)  (949 271)  routing T_18_16.sp12_v_b_7 <X> T_18_16.lc_trk_g3_7
 (22 15)  (950 271)  (950 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_19_16

 (4 0)  (986 256)  (986 256)  routing T_19_16.sp4_v_t_37 <X> T_19_16.sp4_v_b_0
 (22 0)  (1004 256)  (1004 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1005 256)  (1005 256)  routing T_19_16.sp12_h_l_16 <X> T_19_16.lc_trk_g0_3
 (27 0)  (1009 256)  (1009 256)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 256)  (1011 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 256)  (1012 256)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 256)  (1014 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 256)  (1016 256)  routing T_19_16.lc_trk_g1_0 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 256)  (1017 256)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.input_2_0
 (36 0)  (1018 256)  (1018 256)  LC_0 Logic Functioning bit
 (37 0)  (1019 256)  (1019 256)  LC_0 Logic Functioning bit
 (38 0)  (1020 256)  (1020 256)  LC_0 Logic Functioning bit
 (39 0)  (1021 256)  (1021 256)  LC_0 Logic Functioning bit
 (40 0)  (1022 256)  (1022 256)  LC_0 Logic Functioning bit
 (41 0)  (1023 256)  (1023 256)  LC_0 Logic Functioning bit
 (42 0)  (1024 256)  (1024 256)  LC_0 Logic Functioning bit
 (43 0)  (1025 256)  (1025 256)  LC_0 Logic Functioning bit
 (6 1)  (988 257)  (988 257)  routing T_19_16.sp4_h_l_37 <X> T_19_16.sp4_h_r_0
 (9 1)  (991 257)  (991 257)  routing T_19_16.sp4_v_t_40 <X> T_19_16.sp4_v_b_1
 (10 1)  (992 257)  (992 257)  routing T_19_16.sp4_v_t_40 <X> T_19_16.sp4_v_b_1
 (11 1)  (993 257)  (993 257)  routing T_19_16.sp4_h_l_43 <X> T_19_16.sp4_h_r_2
 (13 1)  (995 257)  (995 257)  routing T_19_16.sp4_h_l_43 <X> T_19_16.sp4_h_r_2
 (17 1)  (999 257)  (999 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (1003 257)  (1003 257)  routing T_19_16.sp12_h_l_16 <X> T_19_16.lc_trk_g0_3
 (22 1)  (1004 257)  (1004 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1007 257)  (1007 257)  routing T_19_16.sp4_r_v_b_33 <X> T_19_16.lc_trk_g0_2
 (26 1)  (1008 257)  (1008 257)  routing T_19_16.lc_trk_g0_2 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 257)  (1011 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 257)  (1014 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1016 257)  (1016 257)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.input_2_0
 (35 1)  (1017 257)  (1017 257)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.input_2_0
 (36 1)  (1018 257)  (1018 257)  LC_0 Logic Functioning bit
 (38 1)  (1020 257)  (1020 257)  LC_0 Logic Functioning bit
 (39 1)  (1021 257)  (1021 257)  LC_0 Logic Functioning bit
 (41 1)  (1023 257)  (1023 257)  LC_0 Logic Functioning bit
 (43 1)  (1025 257)  (1025 257)  LC_0 Logic Functioning bit
 (26 2)  (1008 258)  (1008 258)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (1011 258)  (1011 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 258)  (1014 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 258)  (1015 258)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 258)  (1016 258)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 258)  (1018 258)  LC_1 Logic Functioning bit
 (43 2)  (1025 258)  (1025 258)  LC_1 Logic Functioning bit
 (46 2)  (1028 258)  (1028 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (1032 258)  (1032 258)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (994 259)  (994 259)  routing T_19_16.sp4_h_l_39 <X> T_19_16.sp4_v_t_39
 (28 3)  (1010 259)  (1010 259)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 259)  (1011 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 259)  (1013 259)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 259)  (1018 259)  LC_1 Logic Functioning bit
 (51 3)  (1033 259)  (1033 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (997 260)  (997 260)  routing T_19_16.sp4_h_r_9 <X> T_19_16.lc_trk_g1_1
 (16 4)  (998 260)  (998 260)  routing T_19_16.sp4_h_r_9 <X> T_19_16.lc_trk_g1_1
 (17 4)  (999 260)  (999 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1000 260)  (1000 260)  routing T_19_16.sp4_h_r_9 <X> T_19_16.lc_trk_g1_1
 (21 4)  (1003 260)  (1003 260)  routing T_19_16.sp4_v_b_11 <X> T_19_16.lc_trk_g1_3
 (22 4)  (1004 260)  (1004 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1005 260)  (1005 260)  routing T_19_16.sp4_v_b_11 <X> T_19_16.lc_trk_g1_3
 (28 4)  (1010 260)  (1010 260)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 260)  (1011 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 260)  (1013 260)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 260)  (1014 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 260)  (1016 260)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 260)  (1018 260)  LC_2 Logic Functioning bit
 (37 4)  (1019 260)  (1019 260)  LC_2 Logic Functioning bit
 (6 5)  (988 261)  (988 261)  routing T_19_16.sp4_h_l_38 <X> T_19_16.sp4_h_r_3
 (10 5)  (992 261)  (992 261)  routing T_19_16.sp4_h_r_11 <X> T_19_16.sp4_v_b_4
 (12 5)  (994 261)  (994 261)  routing T_19_16.sp4_h_r_5 <X> T_19_16.sp4_v_b_5
 (14 5)  (996 261)  (996 261)  routing T_19_16.sp12_h_r_16 <X> T_19_16.lc_trk_g1_0
 (16 5)  (998 261)  (998 261)  routing T_19_16.sp12_h_r_16 <X> T_19_16.lc_trk_g1_0
 (17 5)  (999 261)  (999 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 5)  (1003 261)  (1003 261)  routing T_19_16.sp4_v_b_11 <X> T_19_16.lc_trk_g1_3
 (26 5)  (1008 261)  (1008 261)  routing T_19_16.lc_trk_g0_2 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 261)  (1011 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 261)  (1012 261)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 261)  (1014 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (1018 261)  (1018 261)  LC_2 Logic Functioning bit
 (37 5)  (1019 261)  (1019 261)  LC_2 Logic Functioning bit
 (43 5)  (1025 261)  (1025 261)  LC_2 Logic Functioning bit
 (51 5)  (1033 261)  (1033 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (13 6)  (995 262)  (995 262)  routing T_19_16.sp4_h_r_5 <X> T_19_16.sp4_v_t_40
 (21 6)  (1003 262)  (1003 262)  routing T_19_16.sp4_v_b_15 <X> T_19_16.lc_trk_g1_7
 (22 6)  (1004 262)  (1004 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1005 262)  (1005 262)  routing T_19_16.sp4_v_b_15 <X> T_19_16.lc_trk_g1_7
 (31 6)  (1013 262)  (1013 262)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 262)  (1014 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 262)  (1015 262)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 262)  (1016 262)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 262)  (1019 262)  LC_3 Logic Functioning bit
 (39 6)  (1021 262)  (1021 262)  LC_3 Logic Functioning bit
 (10 7)  (992 263)  (992 263)  routing T_19_16.sp4_h_l_46 <X> T_19_16.sp4_v_t_41
 (11 7)  (993 263)  (993 263)  routing T_19_16.sp4_h_r_9 <X> T_19_16.sp4_h_l_40
 (12 7)  (994 263)  (994 263)  routing T_19_16.sp4_h_r_5 <X> T_19_16.sp4_v_t_40
 (13 7)  (995 263)  (995 263)  routing T_19_16.sp4_h_r_9 <X> T_19_16.sp4_h_l_40
 (14 7)  (996 263)  (996 263)  routing T_19_16.sp4_r_v_b_28 <X> T_19_16.lc_trk_g1_4
 (17 7)  (999 263)  (999 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (1003 263)  (1003 263)  routing T_19_16.sp4_v_b_15 <X> T_19_16.lc_trk_g1_7
 (22 7)  (1004 263)  (1004 263)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (1005 263)  (1005 263)  routing T_19_16.sp12_h_l_21 <X> T_19_16.lc_trk_g1_6
 (25 7)  (1007 263)  (1007 263)  routing T_19_16.sp12_h_l_21 <X> T_19_16.lc_trk_g1_6
 (27 7)  (1009 263)  (1009 263)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 263)  (1010 263)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 263)  (1011 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (1018 263)  (1018 263)  LC_3 Logic Functioning bit
 (38 7)  (1020 263)  (1020 263)  LC_3 Logic Functioning bit
 (8 8)  (990 264)  (990 264)  routing T_19_16.sp4_v_b_7 <X> T_19_16.sp4_h_r_7
 (9 8)  (991 264)  (991 264)  routing T_19_16.sp4_v_b_7 <X> T_19_16.sp4_h_r_7
 (17 8)  (999 264)  (999 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (1003 264)  (1003 264)  routing T_19_16.wire_logic_cluster/lc_3/out <X> T_19_16.lc_trk_g2_3
 (22 8)  (1004 264)  (1004 264)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (1009 264)  (1009 264)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 264)  (1011 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 264)  (1012 264)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 264)  (1014 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 264)  (1015 264)  routing T_19_16.lc_trk_g2_1 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 264)  (1018 264)  LC_4 Logic Functioning bit
 (38 8)  (1020 264)  (1020 264)  LC_4 Logic Functioning bit
 (41 8)  (1023 264)  (1023 264)  LC_4 Logic Functioning bit
 (43 8)  (1025 264)  (1025 264)  LC_4 Logic Functioning bit
 (47 8)  (1029 264)  (1029 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (1032 264)  (1032 264)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (1000 265)  (1000 265)  routing T_19_16.sp4_r_v_b_33 <X> T_19_16.lc_trk_g2_1
 (22 9)  (1004 265)  (1004 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1005 265)  (1005 265)  routing T_19_16.sp4_v_b_42 <X> T_19_16.lc_trk_g2_2
 (24 9)  (1006 265)  (1006 265)  routing T_19_16.sp4_v_b_42 <X> T_19_16.lc_trk_g2_2
 (29 9)  (1011 265)  (1011 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (1019 265)  (1019 265)  LC_4 Logic Functioning bit
 (52 9)  (1034 265)  (1034 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (4 10)  (986 266)  (986 266)  routing T_19_16.sp4_v_b_6 <X> T_19_16.sp4_v_t_43
 (11 10)  (993 266)  (993 266)  routing T_19_16.sp4_h_l_38 <X> T_19_16.sp4_v_t_45
 (12 10)  (994 266)  (994 266)  routing T_19_16.sp4_h_r_5 <X> T_19_16.sp4_h_l_45
 (15 10)  (997 266)  (997 266)  routing T_19_16.sp4_h_l_24 <X> T_19_16.lc_trk_g2_5
 (16 10)  (998 266)  (998 266)  routing T_19_16.sp4_h_l_24 <X> T_19_16.lc_trk_g2_5
 (17 10)  (999 266)  (999 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1000 266)  (1000 266)  routing T_19_16.sp4_h_l_24 <X> T_19_16.lc_trk_g2_5
 (28 10)  (1010 266)  (1010 266)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 266)  (1011 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 266)  (1016 266)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (41 10)  (1023 266)  (1023 266)  LC_5 Logic Functioning bit
 (13 11)  (995 267)  (995 267)  routing T_19_16.sp4_h_r_5 <X> T_19_16.sp4_h_l_45
 (26 11)  (1008 267)  (1008 267)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 267)  (1009 267)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 267)  (1010 267)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 267)  (1011 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 267)  (1012 267)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 267)  (1013 267)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 267)  (1014 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1017 267)  (1017 267)  routing T_19_16.lc_trk_g0_3 <X> T_19_16.input_2_5
 (36 11)  (1018 267)  (1018 267)  LC_5 Logic Functioning bit
 (41 11)  (1023 267)  (1023 267)  LC_5 Logic Functioning bit
 (42 11)  (1024 267)  (1024 267)  LC_5 Logic Functioning bit
 (13 12)  (995 268)  (995 268)  routing T_19_16.sp4_h_l_46 <X> T_19_16.sp4_v_b_11
 (16 12)  (998 268)  (998 268)  routing T_19_16.sp4_v_t_12 <X> T_19_16.lc_trk_g3_1
 (17 12)  (999 268)  (999 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1000 268)  (1000 268)  routing T_19_16.sp4_v_t_12 <X> T_19_16.lc_trk_g3_1
 (21 12)  (1003 268)  (1003 268)  routing T_19_16.wire_logic_cluster/lc_3/out <X> T_19_16.lc_trk_g3_3
 (22 12)  (1004 268)  (1004 268)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (31 12)  (1013 268)  (1013 268)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 268)  (1014 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 268)  (1016 268)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 268)  (1018 268)  LC_6 Logic Functioning bit
 (37 12)  (1019 268)  (1019 268)  LC_6 Logic Functioning bit
 (50 12)  (1032 268)  (1032 268)  Cascade bit: LH_LC06_inmux02_5

 (12 13)  (994 269)  (994 269)  routing T_19_16.sp4_h_l_46 <X> T_19_16.sp4_v_b_11
 (17 13)  (999 269)  (999 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (19 13)  (1001 269)  (1001 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (1004 269)  (1004 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1005 269)  (1005 269)  routing T_19_16.sp4_h_l_15 <X> T_19_16.lc_trk_g3_2
 (24 13)  (1006 269)  (1006 269)  routing T_19_16.sp4_h_l_15 <X> T_19_16.lc_trk_g3_2
 (25 13)  (1007 269)  (1007 269)  routing T_19_16.sp4_h_l_15 <X> T_19_16.lc_trk_g3_2
 (31 13)  (1013 269)  (1013 269)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 269)  (1018 269)  LC_6 Logic Functioning bit
 (37 13)  (1019 269)  (1019 269)  LC_6 Logic Functioning bit
 (2 14)  (984 270)  (984 270)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (5 14)  (987 270)  (987 270)  routing T_19_16.sp4_v_t_38 <X> T_19_16.sp4_h_l_44
 (6 14)  (988 270)  (988 270)  routing T_19_16.sp4_h_l_41 <X> T_19_16.sp4_v_t_44
 (9 14)  (991 270)  (991 270)  routing T_19_16.sp4_v_b_10 <X> T_19_16.sp4_h_l_47
 (17 14)  (999 270)  (999 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (1009 270)  (1009 270)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 270)  (1010 270)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 270)  (1011 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 270)  (1014 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 270)  (1016 270)  routing T_19_16.lc_trk_g1_1 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 270)  (1019 270)  LC_7 Logic Functioning bit
 (42 14)  (1024 270)  (1024 270)  LC_7 Logic Functioning bit
 (50 14)  (1032 270)  (1032 270)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (986 271)  (986 271)  routing T_19_16.sp4_v_t_38 <X> T_19_16.sp4_h_l_44
 (6 15)  (988 271)  (988 271)  routing T_19_16.sp4_v_t_38 <X> T_19_16.sp4_h_l_44
 (27 15)  (1009 271)  (1009 271)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 271)  (1010 271)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 271)  (1011 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (1018 271)  (1018 271)  LC_7 Logic Functioning bit
 (37 15)  (1019 271)  (1019 271)  LC_7 Logic Functioning bit
 (39 15)  (1021 271)  (1021 271)  LC_7 Logic Functioning bit
 (43 15)  (1025 271)  (1025 271)  LC_7 Logic Functioning bit


LogicTile_20_16

 (8 0)  (1044 256)  (1044 256)  routing T_20_16.sp4_v_b_1 <X> T_20_16.sp4_h_r_1
 (9 0)  (1045 256)  (1045 256)  routing T_20_16.sp4_v_b_1 <X> T_20_16.sp4_h_r_1
 (15 0)  (1051 256)  (1051 256)  routing T_20_16.sp4_h_r_9 <X> T_20_16.lc_trk_g0_1
 (16 0)  (1052 256)  (1052 256)  routing T_20_16.sp4_h_r_9 <X> T_20_16.lc_trk_g0_1
 (17 0)  (1053 256)  (1053 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1054 256)  (1054 256)  routing T_20_16.sp4_h_r_9 <X> T_20_16.lc_trk_g0_1
 (25 0)  (1061 256)  (1061 256)  routing T_20_16.bnr_op_2 <X> T_20_16.lc_trk_g0_2
 (27 0)  (1063 256)  (1063 256)  routing T_20_16.lc_trk_g3_0 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 256)  (1064 256)  routing T_20_16.lc_trk_g3_0 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 256)  (1065 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 256)  (1068 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 256)  (1069 256)  routing T_20_16.lc_trk_g2_3 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 256)  (1071 256)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.input_2_0
 (36 0)  (1072 256)  (1072 256)  LC_0 Logic Functioning bit
 (37 0)  (1073 256)  (1073 256)  LC_0 Logic Functioning bit
 (38 0)  (1074 256)  (1074 256)  LC_0 Logic Functioning bit
 (39 0)  (1075 256)  (1075 256)  LC_0 Logic Functioning bit
 (41 0)  (1077 256)  (1077 256)  LC_0 Logic Functioning bit
 (42 0)  (1078 256)  (1078 256)  LC_0 Logic Functioning bit
 (43 0)  (1079 256)  (1079 256)  LC_0 Logic Functioning bit
 (13 1)  (1049 257)  (1049 257)  routing T_20_16.sp4_v_t_44 <X> T_20_16.sp4_h_r_2
 (15 1)  (1051 257)  (1051 257)  routing T_20_16.bot_op_0 <X> T_20_16.lc_trk_g0_0
 (17 1)  (1053 257)  (1053 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (1058 257)  (1058 257)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (1061 257)  (1061 257)  routing T_20_16.bnr_op_2 <X> T_20_16.lc_trk_g0_2
 (26 1)  (1062 257)  (1062 257)  routing T_20_16.lc_trk_g0_2 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 257)  (1065 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 257)  (1067 257)  routing T_20_16.lc_trk_g2_3 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 257)  (1068 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1069 257)  (1069 257)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.input_2_0
 (34 1)  (1070 257)  (1070 257)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.input_2_0
 (36 1)  (1072 257)  (1072 257)  LC_0 Logic Functioning bit
 (37 1)  (1073 257)  (1073 257)  LC_0 Logic Functioning bit
 (38 1)  (1074 257)  (1074 257)  LC_0 Logic Functioning bit
 (39 1)  (1075 257)  (1075 257)  LC_0 Logic Functioning bit
 (40 1)  (1076 257)  (1076 257)  LC_0 Logic Functioning bit
 (41 1)  (1077 257)  (1077 257)  LC_0 Logic Functioning bit
 (42 1)  (1078 257)  (1078 257)  LC_0 Logic Functioning bit
 (43 1)  (1079 257)  (1079 257)  LC_0 Logic Functioning bit
 (9 2)  (1045 258)  (1045 258)  routing T_20_16.sp4_h_r_10 <X> T_20_16.sp4_h_l_36
 (10 2)  (1046 258)  (1046 258)  routing T_20_16.sp4_h_r_10 <X> T_20_16.sp4_h_l_36
 (14 2)  (1050 258)  (1050 258)  routing T_20_16.sp4_h_l_1 <X> T_20_16.lc_trk_g0_4
 (22 2)  (1058 258)  (1058 258)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1060 258)  (1060 258)  routing T_20_16.bot_op_7 <X> T_20_16.lc_trk_g0_7
 (26 2)  (1062 258)  (1062 258)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (1065 258)  (1065 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 258)  (1068 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 258)  (1070 258)  routing T_20_16.lc_trk_g1_3 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 258)  (1072 258)  LC_1 Logic Functioning bit
 (37 2)  (1073 258)  (1073 258)  LC_1 Logic Functioning bit
 (38 2)  (1074 258)  (1074 258)  LC_1 Logic Functioning bit
 (39 2)  (1075 258)  (1075 258)  LC_1 Logic Functioning bit
 (41 2)  (1077 258)  (1077 258)  LC_1 Logic Functioning bit
 (42 2)  (1078 258)  (1078 258)  LC_1 Logic Functioning bit
 (43 2)  (1079 258)  (1079 258)  LC_1 Logic Functioning bit
 (50 2)  (1086 258)  (1086 258)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (1051 259)  (1051 259)  routing T_20_16.sp4_h_l_1 <X> T_20_16.lc_trk_g0_4
 (16 3)  (1052 259)  (1052 259)  routing T_20_16.sp4_h_l_1 <X> T_20_16.lc_trk_g0_4
 (17 3)  (1053 259)  (1053 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (1062 259)  (1062 259)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 259)  (1065 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 259)  (1067 259)  routing T_20_16.lc_trk_g1_3 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 259)  (1072 259)  LC_1 Logic Functioning bit
 (37 3)  (1073 259)  (1073 259)  LC_1 Logic Functioning bit
 (38 3)  (1074 259)  (1074 259)  LC_1 Logic Functioning bit
 (39 3)  (1075 259)  (1075 259)  LC_1 Logic Functioning bit
 (40 3)  (1076 259)  (1076 259)  LC_1 Logic Functioning bit
 (41 3)  (1077 259)  (1077 259)  LC_1 Logic Functioning bit
 (42 3)  (1078 259)  (1078 259)  LC_1 Logic Functioning bit
 (43 3)  (1079 259)  (1079 259)  LC_1 Logic Functioning bit
 (5 4)  (1041 260)  (1041 260)  routing T_20_16.sp4_v_b_9 <X> T_20_16.sp4_h_r_3
 (22 4)  (1058 260)  (1058 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1060 260)  (1060 260)  routing T_20_16.bot_op_3 <X> T_20_16.lc_trk_g1_3
 (26 4)  (1062 260)  (1062 260)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (1065 260)  (1065 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 260)  (1067 260)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 260)  (1068 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 260)  (1069 260)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (38 4)  (1074 260)  (1074 260)  LC_2 Logic Functioning bit
 (50 4)  (1086 260)  (1086 260)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (1040 261)  (1040 261)  routing T_20_16.sp4_v_b_9 <X> T_20_16.sp4_h_r_3
 (6 5)  (1042 261)  (1042 261)  routing T_20_16.sp4_v_b_9 <X> T_20_16.sp4_h_r_3
 (22 5)  (1058 261)  (1058 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1060 261)  (1060 261)  routing T_20_16.top_op_2 <X> T_20_16.lc_trk_g1_2
 (25 5)  (1061 261)  (1061 261)  routing T_20_16.top_op_2 <X> T_20_16.lc_trk_g1_2
 (28 5)  (1064 261)  (1064 261)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 261)  (1065 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 261)  (1067 261)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (47 5)  (1083 261)  (1083 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (1087 261)  (1087 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (1089 261)  (1089 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (1050 262)  (1050 262)  routing T_20_16.lft_op_4 <X> T_20_16.lc_trk_g1_4
 (22 6)  (1058 262)  (1058 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1059 262)  (1059 262)  routing T_20_16.sp4_h_r_7 <X> T_20_16.lc_trk_g1_7
 (24 6)  (1060 262)  (1060 262)  routing T_20_16.sp4_h_r_7 <X> T_20_16.lc_trk_g1_7
 (26 6)  (1062 262)  (1062 262)  routing T_20_16.lc_trk_g1_4 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (1064 262)  (1064 262)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 262)  (1065 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 262)  (1067 262)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 262)  (1068 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 262)  (1070 262)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 262)  (1072 262)  LC_3 Logic Functioning bit
 (38 6)  (1074 262)  (1074 262)  LC_3 Logic Functioning bit
 (41 6)  (1077 262)  (1077 262)  LC_3 Logic Functioning bit
 (43 6)  (1079 262)  (1079 262)  LC_3 Logic Functioning bit
 (46 6)  (1082 262)  (1082 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (1039 263)  (1039 263)  routing T_20_16.sp12_h_l_23 <X> T_20_16.sp12_v_t_23
 (15 7)  (1051 263)  (1051 263)  routing T_20_16.lft_op_4 <X> T_20_16.lc_trk_g1_4
 (17 7)  (1053 263)  (1053 263)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (1057 263)  (1057 263)  routing T_20_16.sp4_h_r_7 <X> T_20_16.lc_trk_g1_7
 (27 7)  (1063 263)  (1063 263)  routing T_20_16.lc_trk_g1_4 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 263)  (1065 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 263)  (1066 263)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 263)  (1067 263)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (1076 263)  (1076 263)  LC_3 Logic Functioning bit
 (42 7)  (1078 263)  (1078 263)  LC_3 Logic Functioning bit
 (48 7)  (1084 263)  (1084 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (1088 263)  (1088 263)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (3 8)  (1039 264)  (1039 264)  routing T_20_16.sp12_v_t_22 <X> T_20_16.sp12_v_b_1
 (9 8)  (1045 264)  (1045 264)  routing T_20_16.sp4_h_l_41 <X> T_20_16.sp4_h_r_7
 (10 8)  (1046 264)  (1046 264)  routing T_20_16.sp4_h_l_41 <X> T_20_16.sp4_h_r_7
 (15 8)  (1051 264)  (1051 264)  routing T_20_16.rgt_op_1 <X> T_20_16.lc_trk_g2_1
 (17 8)  (1053 264)  (1053 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1054 264)  (1054 264)  routing T_20_16.rgt_op_1 <X> T_20_16.lc_trk_g2_1
 (22 8)  (1058 264)  (1058 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (1061 264)  (1061 264)  routing T_20_16.sp4_v_t_23 <X> T_20_16.lc_trk_g2_2
 (26 8)  (1062 264)  (1062 264)  routing T_20_16.lc_trk_g0_4 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 264)  (1063 264)  routing T_20_16.lc_trk_g1_2 <X> T_20_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 264)  (1065 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 264)  (1067 264)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 264)  (1068 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 264)  (1069 264)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 264)  (1070 264)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 264)  (1072 264)  LC_4 Logic Functioning bit
 (38 8)  (1074 264)  (1074 264)  LC_4 Logic Functioning bit
 (41 8)  (1077 264)  (1077 264)  LC_4 Logic Functioning bit
 (43 8)  (1079 264)  (1079 264)  LC_4 Logic Functioning bit
 (46 8)  (1082 264)  (1082 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (1044 265)  (1044 265)  routing T_20_16.sp4_h_l_36 <X> T_20_16.sp4_v_b_7
 (9 9)  (1045 265)  (1045 265)  routing T_20_16.sp4_h_l_36 <X> T_20_16.sp4_v_b_7
 (10 9)  (1046 265)  (1046 265)  routing T_20_16.sp4_h_l_36 <X> T_20_16.sp4_v_b_7
 (21 9)  (1057 265)  (1057 265)  routing T_20_16.sp4_r_v_b_35 <X> T_20_16.lc_trk_g2_3
 (22 9)  (1058 265)  (1058 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1059 265)  (1059 265)  routing T_20_16.sp4_v_t_23 <X> T_20_16.lc_trk_g2_2
 (25 9)  (1061 265)  (1061 265)  routing T_20_16.sp4_v_t_23 <X> T_20_16.lc_trk_g2_2
 (29 9)  (1065 265)  (1065 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 265)  (1066 265)  routing T_20_16.lc_trk_g1_2 <X> T_20_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 265)  (1067 265)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 265)  (1072 265)  LC_4 Logic Functioning bit
 (38 9)  (1074 265)  (1074 265)  LC_4 Logic Functioning bit
 (40 9)  (1076 265)  (1076 265)  LC_4 Logic Functioning bit
 (42 9)  (1078 265)  (1078 265)  LC_4 Logic Functioning bit
 (8 10)  (1044 266)  (1044 266)  routing T_20_16.sp4_v_t_42 <X> T_20_16.sp4_h_l_42
 (9 10)  (1045 266)  (1045 266)  routing T_20_16.sp4_v_t_42 <X> T_20_16.sp4_h_l_42
 (21 10)  (1057 266)  (1057 266)  routing T_20_16.wire_logic_cluster/lc_7/out <X> T_20_16.lc_trk_g2_7
 (22 10)  (1058 266)  (1058 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (8 11)  (1044 267)  (1044 267)  routing T_20_16.sp4_h_r_1 <X> T_20_16.sp4_v_t_42
 (9 11)  (1045 267)  (1045 267)  routing T_20_16.sp4_h_r_1 <X> T_20_16.sp4_v_t_42
 (10 11)  (1046 267)  (1046 267)  routing T_20_16.sp4_h_r_1 <X> T_20_16.sp4_v_t_42
 (15 11)  (1051 267)  (1051 267)  routing T_20_16.tnr_op_4 <X> T_20_16.lc_trk_g2_4
 (17 11)  (1053 267)  (1053 267)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (15 12)  (1051 268)  (1051 268)  routing T_20_16.tnr_op_1 <X> T_20_16.lc_trk_g3_1
 (17 12)  (1053 268)  (1053 268)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (15 13)  (1051 269)  (1051 269)  routing T_20_16.tnr_op_0 <X> T_20_16.lc_trk_g3_0
 (17 13)  (1053 269)  (1053 269)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (8 14)  (1044 270)  (1044 270)  routing T_20_16.sp4_v_t_41 <X> T_20_16.sp4_h_l_47
 (9 14)  (1045 270)  (1045 270)  routing T_20_16.sp4_v_t_41 <X> T_20_16.sp4_h_l_47
 (10 14)  (1046 270)  (1046 270)  routing T_20_16.sp4_v_t_41 <X> T_20_16.sp4_h_l_47
 (11 14)  (1047 270)  (1047 270)  routing T_20_16.sp4_h_l_43 <X> T_20_16.sp4_v_t_46
 (15 14)  (1051 270)  (1051 270)  routing T_20_16.rgt_op_5 <X> T_20_16.lc_trk_g3_5
 (17 14)  (1053 270)  (1053 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1054 270)  (1054 270)  routing T_20_16.rgt_op_5 <X> T_20_16.lc_trk_g3_5
 (32 14)  (1068 270)  (1068 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 270)  (1069 270)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 270)  (1070 270)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 270)  (1072 270)  LC_7 Logic Functioning bit
 (38 14)  (1074 270)  (1074 270)  LC_7 Logic Functioning bit
 (3 15)  (1039 271)  (1039 271)  routing T_20_16.sp12_h_l_22 <X> T_20_16.sp12_v_t_22
 (10 15)  (1046 271)  (1046 271)  routing T_20_16.sp4_h_l_40 <X> T_20_16.sp4_v_t_47
 (22 15)  (1058 271)  (1058 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (28 15)  (1064 271)  (1064 271)  routing T_20_16.lc_trk_g2_1 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 271)  (1065 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (1073 271)  (1073 271)  LC_7 Logic Functioning bit
 (39 15)  (1075 271)  (1075 271)  LC_7 Logic Functioning bit


LogicTile_21_16

 (8 0)  (1098 256)  (1098 256)  routing T_21_16.sp4_v_b_7 <X> T_21_16.sp4_h_r_1
 (9 0)  (1099 256)  (1099 256)  routing T_21_16.sp4_v_b_7 <X> T_21_16.sp4_h_r_1
 (10 0)  (1100 256)  (1100 256)  routing T_21_16.sp4_v_b_7 <X> T_21_16.sp4_h_r_1
 (27 0)  (1117 256)  (1117 256)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 256)  (1118 256)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 256)  (1119 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 256)  (1122 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 256)  (1126 256)  LC_0 Logic Functioning bit
 (39 0)  (1129 256)  (1129 256)  LC_0 Logic Functioning bit
 (41 0)  (1131 256)  (1131 256)  LC_0 Logic Functioning bit
 (42 0)  (1132 256)  (1132 256)  LC_0 Logic Functioning bit
 (44 0)  (1134 256)  (1134 256)  LC_0 Logic Functioning bit
 (45 0)  (1135 256)  (1135 256)  LC_0 Logic Functioning bit
 (36 1)  (1126 257)  (1126 257)  LC_0 Logic Functioning bit
 (39 1)  (1129 257)  (1129 257)  LC_0 Logic Functioning bit
 (41 1)  (1131 257)  (1131 257)  LC_0 Logic Functioning bit
 (42 1)  (1132 257)  (1132 257)  LC_0 Logic Functioning bit
 (49 1)  (1139 257)  (1139 257)  Carry_In_Mux bit 

 (0 2)  (1090 258)  (1090 258)  routing T_21_16.glb_netwk_3 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 258)  (1092 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1117 258)  (1117 258)  routing T_21_16.lc_trk_g3_1 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 258)  (1118 258)  routing T_21_16.lc_trk_g3_1 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 258)  (1119 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 258)  (1122 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 258)  (1126 258)  LC_1 Logic Functioning bit
 (39 2)  (1129 258)  (1129 258)  LC_1 Logic Functioning bit
 (41 2)  (1131 258)  (1131 258)  LC_1 Logic Functioning bit
 (42 2)  (1132 258)  (1132 258)  LC_1 Logic Functioning bit
 (44 2)  (1134 258)  (1134 258)  LC_1 Logic Functioning bit
 (45 2)  (1135 258)  (1135 258)  LC_1 Logic Functioning bit
 (0 3)  (1090 259)  (1090 259)  routing T_21_16.glb_netwk_3 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (3 3)  (1093 259)  (1093 259)  routing T_21_16.sp12_v_b_0 <X> T_21_16.sp12_h_l_23
 (6 3)  (1096 259)  (1096 259)  routing T_21_16.sp4_h_r_0 <X> T_21_16.sp4_h_l_37
 (8 3)  (1098 259)  (1098 259)  routing T_21_16.sp4_h_l_36 <X> T_21_16.sp4_v_t_36
 (36 3)  (1126 259)  (1126 259)  LC_1 Logic Functioning bit
 (39 3)  (1129 259)  (1129 259)  LC_1 Logic Functioning bit
 (41 3)  (1131 259)  (1131 259)  LC_1 Logic Functioning bit
 (42 3)  (1132 259)  (1132 259)  LC_1 Logic Functioning bit
 (21 4)  (1111 260)  (1111 260)  routing T_21_16.wire_logic_cluster/lc_3/out <X> T_21_16.lc_trk_g1_3
 (22 4)  (1112 260)  (1112 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 260)  (1115 260)  routing T_21_16.wire_logic_cluster/lc_2/out <X> T_21_16.lc_trk_g1_2
 (27 4)  (1117 260)  (1117 260)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 260)  (1119 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 260)  (1122 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 260)  (1126 260)  LC_2 Logic Functioning bit
 (39 4)  (1129 260)  (1129 260)  LC_2 Logic Functioning bit
 (41 4)  (1131 260)  (1131 260)  LC_2 Logic Functioning bit
 (42 4)  (1132 260)  (1132 260)  LC_2 Logic Functioning bit
 (44 4)  (1134 260)  (1134 260)  LC_2 Logic Functioning bit
 (45 4)  (1135 260)  (1135 260)  LC_2 Logic Functioning bit
 (22 5)  (1112 261)  (1112 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1120 261)  (1120 261)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (1126 261)  (1126 261)  LC_2 Logic Functioning bit
 (39 5)  (1129 261)  (1129 261)  LC_2 Logic Functioning bit
 (41 5)  (1131 261)  (1131 261)  LC_2 Logic Functioning bit
 (42 5)  (1132 261)  (1132 261)  LC_2 Logic Functioning bit
 (5 6)  (1095 262)  (1095 262)  routing T_21_16.sp4_h_r_0 <X> T_21_16.sp4_h_l_38
 (9 6)  (1099 262)  (1099 262)  routing T_21_16.sp4_v_b_4 <X> T_21_16.sp4_h_l_41
 (17 6)  (1107 262)  (1107 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1108 262)  (1108 262)  routing T_21_16.wire_logic_cluster/lc_5/out <X> T_21_16.lc_trk_g1_5
 (25 6)  (1115 262)  (1115 262)  routing T_21_16.wire_logic_cluster/lc_6/out <X> T_21_16.lc_trk_g1_6
 (27 6)  (1117 262)  (1117 262)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 262)  (1119 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 262)  (1122 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 262)  (1126 262)  LC_3 Logic Functioning bit
 (39 6)  (1129 262)  (1129 262)  LC_3 Logic Functioning bit
 (41 6)  (1131 262)  (1131 262)  LC_3 Logic Functioning bit
 (42 6)  (1132 262)  (1132 262)  LC_3 Logic Functioning bit
 (44 6)  (1134 262)  (1134 262)  LC_3 Logic Functioning bit
 (45 6)  (1135 262)  (1135 262)  LC_3 Logic Functioning bit
 (4 7)  (1094 263)  (1094 263)  routing T_21_16.sp4_h_r_0 <X> T_21_16.sp4_h_l_38
 (22 7)  (1112 263)  (1112 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1120 263)  (1120 263)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (1126 263)  (1126 263)  LC_3 Logic Functioning bit
 (39 7)  (1129 263)  (1129 263)  LC_3 Logic Functioning bit
 (41 7)  (1131 263)  (1131 263)  LC_3 Logic Functioning bit
 (42 7)  (1132 263)  (1132 263)  LC_3 Logic Functioning bit
 (6 8)  (1096 264)  (1096 264)  routing T_21_16.sp4_h_r_1 <X> T_21_16.sp4_v_b_6
 (27 8)  (1117 264)  (1117 264)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 264)  (1118 264)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 264)  (1119 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 264)  (1120 264)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 264)  (1122 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 264)  (1126 264)  LC_4 Logic Functioning bit
 (39 8)  (1129 264)  (1129 264)  LC_4 Logic Functioning bit
 (41 8)  (1131 264)  (1131 264)  LC_4 Logic Functioning bit
 (42 8)  (1132 264)  (1132 264)  LC_4 Logic Functioning bit
 (44 8)  (1134 264)  (1134 264)  LC_4 Logic Functioning bit
 (45 8)  (1135 264)  (1135 264)  LC_4 Logic Functioning bit
 (36 9)  (1126 265)  (1126 265)  LC_4 Logic Functioning bit
 (39 9)  (1129 265)  (1129 265)  LC_4 Logic Functioning bit
 (41 9)  (1131 265)  (1131 265)  LC_4 Logic Functioning bit
 (42 9)  (1132 265)  (1132 265)  LC_4 Logic Functioning bit
 (46 9)  (1136 265)  (1136 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (27 10)  (1117 266)  (1117 266)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 266)  (1119 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 266)  (1120 266)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 266)  (1122 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 266)  (1126 266)  LC_5 Logic Functioning bit
 (39 10)  (1129 266)  (1129 266)  LC_5 Logic Functioning bit
 (41 10)  (1131 266)  (1131 266)  LC_5 Logic Functioning bit
 (42 10)  (1132 266)  (1132 266)  LC_5 Logic Functioning bit
 (44 10)  (1134 266)  (1134 266)  LC_5 Logic Functioning bit
 (45 10)  (1135 266)  (1135 266)  LC_5 Logic Functioning bit
 (10 11)  (1100 267)  (1100 267)  routing T_21_16.sp4_h_l_39 <X> T_21_16.sp4_v_t_42
 (36 11)  (1126 267)  (1126 267)  LC_5 Logic Functioning bit
 (39 11)  (1129 267)  (1129 267)  LC_5 Logic Functioning bit
 (41 11)  (1131 267)  (1131 267)  LC_5 Logic Functioning bit
 (42 11)  (1132 267)  (1132 267)  LC_5 Logic Functioning bit
 (5 12)  (1095 268)  (1095 268)  routing T_21_16.sp4_h_l_43 <X> T_21_16.sp4_h_r_9
 (14 12)  (1104 268)  (1104 268)  routing T_21_16.wire_logic_cluster/lc_0/out <X> T_21_16.lc_trk_g3_0
 (17 12)  (1107 268)  (1107 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 268)  (1108 268)  routing T_21_16.wire_logic_cluster/lc_1/out <X> T_21_16.lc_trk_g3_1
 (27 12)  (1117 268)  (1117 268)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 268)  (1119 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 268)  (1120 268)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 268)  (1122 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 268)  (1126 268)  LC_6 Logic Functioning bit
 (39 12)  (1129 268)  (1129 268)  LC_6 Logic Functioning bit
 (41 12)  (1131 268)  (1131 268)  LC_6 Logic Functioning bit
 (42 12)  (1132 268)  (1132 268)  LC_6 Logic Functioning bit
 (44 12)  (1134 268)  (1134 268)  LC_6 Logic Functioning bit
 (45 12)  (1135 268)  (1135 268)  LC_6 Logic Functioning bit
 (4 13)  (1094 269)  (1094 269)  routing T_21_16.sp4_h_l_43 <X> T_21_16.sp4_h_r_9
 (17 13)  (1107 269)  (1107 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1120 269)  (1120 269)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (1126 269)  (1126 269)  LC_6 Logic Functioning bit
 (39 13)  (1129 269)  (1129 269)  LC_6 Logic Functioning bit
 (41 13)  (1131 269)  (1131 269)  LC_6 Logic Functioning bit
 (42 13)  (1132 269)  (1132 269)  LC_6 Logic Functioning bit
 (0 14)  (1090 270)  (1090 270)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 270)  (1091 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (1098 270)  (1098 270)  routing T_21_16.sp4_v_t_41 <X> T_21_16.sp4_h_l_47
 (9 14)  (1099 270)  (1099 270)  routing T_21_16.sp4_v_t_41 <X> T_21_16.sp4_h_l_47
 (10 14)  (1100 270)  (1100 270)  routing T_21_16.sp4_v_t_41 <X> T_21_16.sp4_h_l_47
 (14 14)  (1104 270)  (1104 270)  routing T_21_16.wire_logic_cluster/lc_4/out <X> T_21_16.lc_trk_g3_4
 (16 14)  (1106 270)  (1106 270)  routing T_21_16.sp4_v_b_37 <X> T_21_16.lc_trk_g3_5
 (17 14)  (1107 270)  (1107 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1108 270)  (1108 270)  routing T_21_16.sp4_v_b_37 <X> T_21_16.lc_trk_g3_5
 (21 14)  (1111 270)  (1111 270)  routing T_21_16.wire_logic_cluster/lc_7/out <X> T_21_16.lc_trk_g3_7
 (22 14)  (1112 270)  (1112 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1117 270)  (1117 270)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 270)  (1118 270)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 270)  (1119 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 270)  (1120 270)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 270)  (1122 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 270)  (1126 270)  LC_7 Logic Functioning bit
 (39 14)  (1129 270)  (1129 270)  LC_7 Logic Functioning bit
 (41 14)  (1131 270)  (1131 270)  LC_7 Logic Functioning bit
 (42 14)  (1132 270)  (1132 270)  LC_7 Logic Functioning bit
 (44 14)  (1134 270)  (1134 270)  LC_7 Logic Functioning bit
 (45 14)  (1135 270)  (1135 270)  LC_7 Logic Functioning bit
 (0 15)  (1090 271)  (1090 271)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 271)  (1091 271)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_7/s_r
 (13 15)  (1103 271)  (1103 271)  routing T_21_16.sp4_v_b_6 <X> T_21_16.sp4_h_l_46
 (17 15)  (1107 271)  (1107 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1108 271)  (1108 271)  routing T_21_16.sp4_v_b_37 <X> T_21_16.lc_trk_g3_5
 (30 15)  (1120 271)  (1120 271)  routing T_21_16.lc_trk_g3_7 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (1126 271)  (1126 271)  LC_7 Logic Functioning bit
 (39 15)  (1129 271)  (1129 271)  LC_7 Logic Functioning bit
 (41 15)  (1131 271)  (1131 271)  LC_7 Logic Functioning bit
 (42 15)  (1132 271)  (1132 271)  LC_7 Logic Functioning bit


LogicTile_22_16

 (8 0)  (1152 256)  (1152 256)  routing T_22_16.sp4_h_l_36 <X> T_22_16.sp4_h_r_1
 (17 0)  (1161 256)  (1161 256)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1162 256)  (1162 256)  routing T_22_16.bnr_op_1 <X> T_22_16.lc_trk_g0_1
 (22 0)  (1166 256)  (1166 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (1169 256)  (1169 256)  routing T_22_16.wire_logic_cluster/lc_2/out <X> T_22_16.lc_trk_g0_2
 (27 0)  (1171 256)  (1171 256)  routing T_22_16.lc_trk_g1_0 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 256)  (1173 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 256)  (1176 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 256)  (1178 256)  routing T_22_16.lc_trk_g1_2 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 256)  (1180 256)  LC_0 Logic Functioning bit
 (41 0)  (1185 256)  (1185 256)  LC_0 Logic Functioning bit
 (43 0)  (1187 256)  (1187 256)  LC_0 Logic Functioning bit
 (18 1)  (1162 257)  (1162 257)  routing T_22_16.bnr_op_1 <X> T_22_16.lc_trk_g0_1
 (22 1)  (1166 257)  (1166 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1170 257)  (1170 257)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 257)  (1172 257)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 257)  (1173 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 257)  (1175 257)  routing T_22_16.lc_trk_g1_2 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 257)  (1176 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1179 257)  (1179 257)  routing T_22_16.lc_trk_g0_2 <X> T_22_16.input_2_0
 (36 1)  (1180 257)  (1180 257)  LC_0 Logic Functioning bit
 (37 1)  (1181 257)  (1181 257)  LC_0 Logic Functioning bit
 (39 1)  (1183 257)  (1183 257)  LC_0 Logic Functioning bit
 (41 1)  (1185 257)  (1185 257)  LC_0 Logic Functioning bit
 (43 1)  (1187 257)  (1187 257)  LC_0 Logic Functioning bit
 (0 2)  (1144 258)  (1144 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 258)  (1145 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 258)  (1146 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1158 258)  (1158 258)  routing T_22_16.sp4_h_l_1 <X> T_22_16.lc_trk_g0_4
 (27 2)  (1171 258)  (1171 258)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 258)  (1173 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 258)  (1175 258)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 258)  (1176 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 258)  (1178 258)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 258)  (1180 258)  LC_1 Logic Functioning bit
 (37 2)  (1181 258)  (1181 258)  LC_1 Logic Functioning bit
 (43 2)  (1187 258)  (1187 258)  LC_1 Logic Functioning bit
 (45 2)  (1189 258)  (1189 258)  LC_1 Logic Functioning bit
 (46 2)  (1190 258)  (1190 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (1194 258)  (1194 258)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (1159 259)  (1159 259)  routing T_22_16.sp4_h_l_1 <X> T_22_16.lc_trk_g0_4
 (16 3)  (1160 259)  (1160 259)  routing T_22_16.sp4_h_l_1 <X> T_22_16.lc_trk_g0_4
 (17 3)  (1161 259)  (1161 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (1166 259)  (1166 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1168 259)  (1168 259)  routing T_22_16.bot_op_6 <X> T_22_16.lc_trk_g0_6
 (26 3)  (1170 259)  (1170 259)  routing T_22_16.lc_trk_g1_2 <X> T_22_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 259)  (1171 259)  routing T_22_16.lc_trk_g1_2 <X> T_22_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 259)  (1173 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 259)  (1174 259)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (1175 259)  (1175 259)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 259)  (1180 259)  LC_1 Logic Functioning bit
 (37 3)  (1181 259)  (1181 259)  LC_1 Logic Functioning bit
 (38 3)  (1182 259)  (1182 259)  LC_1 Logic Functioning bit
 (41 3)  (1185 259)  (1185 259)  LC_1 Logic Functioning bit
 (42 3)  (1186 259)  (1186 259)  LC_1 Logic Functioning bit
 (47 3)  (1191 259)  (1191 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (1144 260)  (1144 260)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 260)  (1145 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (1157 260)  (1157 260)  routing T_22_16.sp4_v_t_40 <X> T_22_16.sp4_v_b_5
 (14 4)  (1158 260)  (1158 260)  routing T_22_16.bnr_op_0 <X> T_22_16.lc_trk_g1_0
 (21 4)  (1165 260)  (1165 260)  routing T_22_16.wire_logic_cluster/lc_3/out <X> T_22_16.lc_trk_g1_3
 (22 4)  (1166 260)  (1166 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1169 260)  (1169 260)  routing T_22_16.bnr_op_2 <X> T_22_16.lc_trk_g1_2
 (29 4)  (1173 260)  (1173 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 260)  (1175 260)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 260)  (1176 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 260)  (1177 260)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (1181 260)  (1181 260)  LC_2 Logic Functioning bit
 (39 4)  (1183 260)  (1183 260)  LC_2 Logic Functioning bit
 (0 5)  (1144 261)  (1144 261)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 261)  (1145 261)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_7/cen
 (8 5)  (1152 261)  (1152 261)  routing T_22_16.sp4_h_l_47 <X> T_22_16.sp4_v_b_4
 (9 5)  (1153 261)  (1153 261)  routing T_22_16.sp4_h_l_47 <X> T_22_16.sp4_v_b_4
 (10 5)  (1154 261)  (1154 261)  routing T_22_16.sp4_h_l_47 <X> T_22_16.sp4_v_b_4
 (14 5)  (1158 261)  (1158 261)  routing T_22_16.bnr_op_0 <X> T_22_16.lc_trk_g1_0
 (17 5)  (1161 261)  (1161 261)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (1166 261)  (1166 261)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1169 261)  (1169 261)  routing T_22_16.bnr_op_2 <X> T_22_16.lc_trk_g1_2
 (31 5)  (1175 261)  (1175 261)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (1181 261)  (1181 261)  LC_2 Logic Functioning bit
 (39 5)  (1183 261)  (1183 261)  LC_2 Logic Functioning bit
 (21 6)  (1165 262)  (1165 262)  routing T_22_16.wire_logic_cluster/lc_7/out <X> T_22_16.lc_trk_g1_7
 (22 6)  (1166 262)  (1166 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1171 262)  (1171 262)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 262)  (1172 262)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 262)  (1173 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 262)  (1174 262)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 262)  (1175 262)  routing T_22_16.lc_trk_g2_4 <X> T_22_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 262)  (1176 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 262)  (1177 262)  routing T_22_16.lc_trk_g2_4 <X> T_22_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 262)  (1180 262)  LC_3 Logic Functioning bit
 (38 6)  (1182 262)  (1182 262)  LC_3 Logic Functioning bit
 (4 7)  (1148 263)  (1148 263)  routing T_22_16.sp4_v_b_10 <X> T_22_16.sp4_h_l_38
 (29 7)  (1173 263)  (1173 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (1180 263)  (1180 263)  LC_3 Logic Functioning bit
 (37 7)  (1181 263)  (1181 263)  LC_3 Logic Functioning bit
 (38 7)  (1182 263)  (1182 263)  LC_3 Logic Functioning bit
 (39 7)  (1183 263)  (1183 263)  LC_3 Logic Functioning bit
 (41 7)  (1185 263)  (1185 263)  LC_3 Logic Functioning bit
 (43 7)  (1187 263)  (1187 263)  LC_3 Logic Functioning bit
 (22 9)  (1166 265)  (1166 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1167 265)  (1167 265)  routing T_22_16.sp4_h_l_15 <X> T_22_16.lc_trk_g2_2
 (24 9)  (1168 265)  (1168 265)  routing T_22_16.sp4_h_l_15 <X> T_22_16.lc_trk_g2_2
 (25 9)  (1169 265)  (1169 265)  routing T_22_16.sp4_h_l_15 <X> T_22_16.lc_trk_g2_2
 (14 10)  (1158 266)  (1158 266)  routing T_22_16.sp4_v_t_17 <X> T_22_16.lc_trk_g2_4
 (21 10)  (1165 266)  (1165 266)  routing T_22_16.sp4_h_r_39 <X> T_22_16.lc_trk_g2_7
 (22 10)  (1166 266)  (1166 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1167 266)  (1167 266)  routing T_22_16.sp4_h_r_39 <X> T_22_16.lc_trk_g2_7
 (24 10)  (1168 266)  (1168 266)  routing T_22_16.sp4_h_r_39 <X> T_22_16.lc_trk_g2_7
 (27 10)  (1171 266)  (1171 266)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 266)  (1172 266)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 266)  (1173 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 266)  (1174 266)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 266)  (1175 266)  routing T_22_16.lc_trk_g0_6 <X> T_22_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 266)  (1176 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (1181 266)  (1181 266)  LC_5 Logic Functioning bit
 (39 10)  (1183 266)  (1183 266)  LC_5 Logic Functioning bit
 (48 10)  (1192 266)  (1192 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (5 11)  (1149 267)  (1149 267)  routing T_22_16.sp4_h_l_43 <X> T_22_16.sp4_v_t_43
 (8 11)  (1152 267)  (1152 267)  routing T_22_16.sp4_h_r_1 <X> T_22_16.sp4_v_t_42
 (9 11)  (1153 267)  (1153 267)  routing T_22_16.sp4_h_r_1 <X> T_22_16.sp4_v_t_42
 (10 11)  (1154 267)  (1154 267)  routing T_22_16.sp4_h_r_1 <X> T_22_16.sp4_v_t_42
 (16 11)  (1160 267)  (1160 267)  routing T_22_16.sp4_v_t_17 <X> T_22_16.lc_trk_g2_4
 (17 11)  (1161 267)  (1161 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1166 267)  (1166 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1167 267)  (1167 267)  routing T_22_16.sp4_v_b_46 <X> T_22_16.lc_trk_g2_6
 (24 11)  (1168 267)  (1168 267)  routing T_22_16.sp4_v_b_46 <X> T_22_16.lc_trk_g2_6
 (26 11)  (1170 267)  (1170 267)  routing T_22_16.lc_trk_g0_3 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 267)  (1173 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 267)  (1174 267)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 267)  (1175 267)  routing T_22_16.lc_trk_g0_6 <X> T_22_16.wire_logic_cluster/lc_5/in_3
 (48 11)  (1192 267)  (1192 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 12)  (1166 268)  (1166 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1167 268)  (1167 268)  routing T_22_16.sp4_h_r_27 <X> T_22_16.lc_trk_g3_3
 (24 12)  (1168 268)  (1168 268)  routing T_22_16.sp4_h_r_27 <X> T_22_16.lc_trk_g3_3
 (25 12)  (1169 268)  (1169 268)  routing T_22_16.sp4_h_r_42 <X> T_22_16.lc_trk_g3_2
 (29 12)  (1173 268)  (1173 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 268)  (1176 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 268)  (1178 268)  routing T_22_16.lc_trk_g1_0 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (1181 268)  (1181 268)  LC_6 Logic Functioning bit
 (50 12)  (1194 268)  (1194 268)  Cascade bit: LH_LC06_inmux02_5

 (12 13)  (1156 269)  (1156 269)  routing T_22_16.sp4_h_r_11 <X> T_22_16.sp4_v_b_11
 (21 13)  (1165 269)  (1165 269)  routing T_22_16.sp4_h_r_27 <X> T_22_16.lc_trk_g3_3
 (22 13)  (1166 269)  (1166 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1167 269)  (1167 269)  routing T_22_16.sp4_h_r_42 <X> T_22_16.lc_trk_g3_2
 (24 13)  (1168 269)  (1168 269)  routing T_22_16.sp4_h_r_42 <X> T_22_16.lc_trk_g3_2
 (25 13)  (1169 269)  (1169 269)  routing T_22_16.sp4_h_r_42 <X> T_22_16.lc_trk_g3_2
 (37 13)  (1181 269)  (1181 269)  LC_6 Logic Functioning bit
 (47 13)  (1191 269)  (1191 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (1 14)  (1145 270)  (1145 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1156 270)  (1156 270)  routing T_22_16.sp4_v_t_40 <X> T_22_16.sp4_h_l_46
 (16 14)  (1160 270)  (1160 270)  routing T_22_16.sp4_v_b_37 <X> T_22_16.lc_trk_g3_5
 (17 14)  (1161 270)  (1161 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1162 270)  (1162 270)  routing T_22_16.sp4_v_b_37 <X> T_22_16.lc_trk_g3_5
 (22 14)  (1166 270)  (1166 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1167 270)  (1167 270)  routing T_22_16.sp4_h_r_31 <X> T_22_16.lc_trk_g3_7
 (24 14)  (1168 270)  (1168 270)  routing T_22_16.sp4_h_r_31 <X> T_22_16.lc_trk_g3_7
 (31 14)  (1175 270)  (1175 270)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 270)  (1176 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 270)  (1177 270)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 270)  (1180 270)  LC_7 Logic Functioning bit
 (37 14)  (1181 270)  (1181 270)  LC_7 Logic Functioning bit
 (38 14)  (1182 270)  (1182 270)  LC_7 Logic Functioning bit
 (42 14)  (1186 270)  (1186 270)  LC_7 Logic Functioning bit
 (1 15)  (1145 271)  (1145 271)  routing T_22_16.lc_trk_g0_4 <X> T_22_16.wire_logic_cluster/lc_7/s_r
 (11 15)  (1155 271)  (1155 271)  routing T_22_16.sp4_v_t_40 <X> T_22_16.sp4_h_l_46
 (13 15)  (1157 271)  (1157 271)  routing T_22_16.sp4_v_t_40 <X> T_22_16.sp4_h_l_46
 (18 15)  (1162 271)  (1162 271)  routing T_22_16.sp4_v_b_37 <X> T_22_16.lc_trk_g3_5
 (21 15)  (1165 271)  (1165 271)  routing T_22_16.sp4_h_r_31 <X> T_22_16.lc_trk_g3_7
 (29 15)  (1173 271)  (1173 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 271)  (1175 271)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 271)  (1176 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1177 271)  (1177 271)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.input_2_7
 (34 15)  (1178 271)  (1178 271)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.input_2_7
 (35 15)  (1179 271)  (1179 271)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.input_2_7
 (36 15)  (1180 271)  (1180 271)  LC_7 Logic Functioning bit
 (37 15)  (1181 271)  (1181 271)  LC_7 Logic Functioning bit
 (39 15)  (1183 271)  (1183 271)  LC_7 Logic Functioning bit
 (43 15)  (1187 271)  (1187 271)  LC_7 Logic Functioning bit


LogicTile_23_16

 (15 0)  (1213 256)  (1213 256)  routing T_23_16.bot_op_1 <X> T_23_16.lc_trk_g0_1
 (17 0)  (1215 256)  (1215 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (1220 256)  (1220 256)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1222 256)  (1222 256)  routing T_23_16.top_op_3 <X> T_23_16.lc_trk_g0_3
 (26 0)  (1224 256)  (1224 256)  routing T_23_16.lc_trk_g0_4 <X> T_23_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 256)  (1225 256)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 256)  (1226 256)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 256)  (1227 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 256)  (1230 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 256)  (1232 256)  routing T_23_16.lc_trk_g1_0 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 256)  (1234 256)  LC_0 Logic Functioning bit
 (38 0)  (1236 256)  (1236 256)  LC_0 Logic Functioning bit
 (41 0)  (1239 256)  (1239 256)  LC_0 Logic Functioning bit
 (43 0)  (1241 256)  (1241 256)  LC_0 Logic Functioning bit
 (8 1)  (1206 257)  (1206 257)  routing T_23_16.sp4_h_r_1 <X> T_23_16.sp4_v_b_1
 (15 1)  (1213 257)  (1213 257)  routing T_23_16.bot_op_0 <X> T_23_16.lc_trk_g0_0
 (17 1)  (1215 257)  (1215 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (1219 257)  (1219 257)  routing T_23_16.top_op_3 <X> T_23_16.lc_trk_g0_3
 (22 1)  (1220 257)  (1220 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1222 257)  (1222 257)  routing T_23_16.bot_op_2 <X> T_23_16.lc_trk_g0_2
 (29 1)  (1227 257)  (1227 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (1235 257)  (1235 257)  LC_0 Logic Functioning bit
 (39 1)  (1237 257)  (1237 257)  LC_0 Logic Functioning bit
 (41 1)  (1239 257)  (1239 257)  LC_0 Logic Functioning bit
 (43 1)  (1241 257)  (1241 257)  LC_0 Logic Functioning bit
 (51 1)  (1249 257)  (1249 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (8 2)  (1206 258)  (1206 258)  routing T_23_16.sp4_v_t_42 <X> T_23_16.sp4_h_l_36
 (9 2)  (1207 258)  (1207 258)  routing T_23_16.sp4_v_t_42 <X> T_23_16.sp4_h_l_36
 (10 2)  (1208 258)  (1208 258)  routing T_23_16.sp4_v_t_42 <X> T_23_16.sp4_h_l_36
 (15 2)  (1213 258)  (1213 258)  routing T_23_16.lft_op_5 <X> T_23_16.lc_trk_g0_5
 (17 2)  (1215 258)  (1215 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1216 258)  (1216 258)  routing T_23_16.lft_op_5 <X> T_23_16.lc_trk_g0_5
 (27 2)  (1225 258)  (1225 258)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 258)  (1226 258)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 258)  (1227 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 258)  (1229 258)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 258)  (1230 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 258)  (1231 258)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 258)  (1232 258)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (5 3)  (1203 259)  (1203 259)  routing T_23_16.sp4_h_l_37 <X> T_23_16.sp4_v_t_37
 (15 3)  (1213 259)  (1213 259)  routing T_23_16.sp4_v_t_9 <X> T_23_16.lc_trk_g0_4
 (16 3)  (1214 259)  (1214 259)  routing T_23_16.sp4_v_t_9 <X> T_23_16.lc_trk_g0_4
 (17 3)  (1215 259)  (1215 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (1224 259)  (1224 259)  routing T_23_16.lc_trk_g1_2 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 259)  (1225 259)  routing T_23_16.lc_trk_g1_2 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 259)  (1227 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 259)  (1228 259)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (1229 259)  (1229 259)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (41 3)  (1239 259)  (1239 259)  LC_1 Logic Functioning bit
 (43 3)  (1241 259)  (1241 259)  LC_1 Logic Functioning bit
 (51 3)  (1249 259)  (1249 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 4)  (1210 260)  (1210 260)  routing T_23_16.sp4_v_b_11 <X> T_23_16.sp4_h_r_5
 (14 4)  (1212 260)  (1212 260)  routing T_23_16.sp4_h_l_5 <X> T_23_16.lc_trk_g1_0
 (21 4)  (1219 260)  (1219 260)  routing T_23_16.sp4_h_r_11 <X> T_23_16.lc_trk_g1_3
 (22 4)  (1220 260)  (1220 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1221 260)  (1221 260)  routing T_23_16.sp4_h_r_11 <X> T_23_16.lc_trk_g1_3
 (24 4)  (1222 260)  (1222 260)  routing T_23_16.sp4_h_r_11 <X> T_23_16.lc_trk_g1_3
 (29 4)  (1227 260)  (1227 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 260)  (1229 260)  routing T_23_16.lc_trk_g0_5 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 260)  (1230 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (11 5)  (1209 261)  (1209 261)  routing T_23_16.sp4_v_b_11 <X> T_23_16.sp4_h_r_5
 (13 5)  (1211 261)  (1211 261)  routing T_23_16.sp4_v_b_11 <X> T_23_16.sp4_h_r_5
 (14 5)  (1212 261)  (1212 261)  routing T_23_16.sp4_h_l_5 <X> T_23_16.lc_trk_g1_0
 (15 5)  (1213 261)  (1213 261)  routing T_23_16.sp4_h_l_5 <X> T_23_16.lc_trk_g1_0
 (16 5)  (1214 261)  (1214 261)  routing T_23_16.sp4_h_l_5 <X> T_23_16.lc_trk_g1_0
 (17 5)  (1215 261)  (1215 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (1220 261)  (1220 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1223 261)  (1223 261)  routing T_23_16.sp4_r_v_b_26 <X> T_23_16.lc_trk_g1_2
 (26 5)  (1224 261)  (1224 261)  routing T_23_16.lc_trk_g0_2 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 261)  (1227 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 261)  (1228 261)  routing T_23_16.lc_trk_g0_3 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (1230 261)  (1230 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (39 5)  (1237 261)  (1237 261)  LC_2 Logic Functioning bit
 (12 6)  (1210 262)  (1210 262)  routing T_23_16.sp4_v_b_5 <X> T_23_16.sp4_h_l_40
 (27 6)  (1225 262)  (1225 262)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 262)  (1226 262)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 262)  (1227 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 262)  (1228 262)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 262)  (1229 262)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 262)  (1230 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 262)  (1231 262)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.wire_logic_cluster/lc_3/in_3
 (40 6)  (1238 262)  (1238 262)  LC_3 Logic Functioning bit
 (42 6)  (1240 262)  (1240 262)  LC_3 Logic Functioning bit
 (50 6)  (1248 262)  (1248 262)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (1212 263)  (1212 263)  routing T_23_16.sp4_r_v_b_28 <X> T_23_16.lc_trk_g1_4
 (17 7)  (1215 263)  (1215 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (1220 263)  (1220 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1221 263)  (1221 263)  routing T_23_16.sp4_h_r_6 <X> T_23_16.lc_trk_g1_6
 (24 7)  (1222 263)  (1222 263)  routing T_23_16.sp4_h_r_6 <X> T_23_16.lc_trk_g1_6
 (25 7)  (1223 263)  (1223 263)  routing T_23_16.sp4_h_r_6 <X> T_23_16.lc_trk_g1_6
 (29 7)  (1227 263)  (1227 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 263)  (1228 263)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (1234 263)  (1234 263)  LC_3 Logic Functioning bit
 (40 7)  (1238 263)  (1238 263)  LC_3 Logic Functioning bit
 (42 7)  (1240 263)  (1240 263)  LC_3 Logic Functioning bit
 (43 7)  (1241 263)  (1241 263)  LC_3 Logic Functioning bit
 (5 8)  (1203 264)  (1203 264)  routing T_23_16.sp4_h_l_38 <X> T_23_16.sp4_h_r_6
 (21 8)  (1219 264)  (1219 264)  routing T_23_16.sp4_v_t_14 <X> T_23_16.lc_trk_g2_3
 (22 8)  (1220 264)  (1220 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1221 264)  (1221 264)  routing T_23_16.sp4_v_t_14 <X> T_23_16.lc_trk_g2_3
 (27 8)  (1225 264)  (1225 264)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 264)  (1227 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 264)  (1228 264)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 264)  (1229 264)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 264)  (1230 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 264)  (1231 264)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 264)  (1232 264)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 264)  (1234 264)  LC_4 Logic Functioning bit
 (37 8)  (1235 264)  (1235 264)  LC_4 Logic Functioning bit
 (38 8)  (1236 264)  (1236 264)  LC_4 Logic Functioning bit
 (46 8)  (1244 264)  (1244 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (1248 264)  (1248 264)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (1202 265)  (1202 265)  routing T_23_16.sp4_h_l_38 <X> T_23_16.sp4_h_r_6
 (30 9)  (1228 265)  (1228 265)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (1234 265)  (1234 265)  LC_4 Logic Functioning bit
 (37 9)  (1235 265)  (1235 265)  LC_4 Logic Functioning bit
 (38 9)  (1236 265)  (1236 265)  LC_4 Logic Functioning bit
 (25 10)  (1223 266)  (1223 266)  routing T_23_16.bnl_op_6 <X> T_23_16.lc_trk_g2_6
 (27 10)  (1225 266)  (1225 266)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 266)  (1226 266)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 266)  (1227 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 266)  (1228 266)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 266)  (1229 266)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 266)  (1230 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 266)  (1231 266)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (17 11)  (1215 267)  (1215 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1220 267)  (1220 267)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1223 267)  (1223 267)  routing T_23_16.bnl_op_6 <X> T_23_16.lc_trk_g2_6
 (26 11)  (1224 267)  (1224 267)  routing T_23_16.lc_trk_g1_2 <X> T_23_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (1225 267)  (1225 267)  routing T_23_16.lc_trk_g1_2 <X> T_23_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 267)  (1227 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 267)  (1228 267)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (1229 267)  (1229 267)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (1230 267)  (1230 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1231 267)  (1231 267)  routing T_23_16.lc_trk_g2_3 <X> T_23_16.input_2_5
 (35 11)  (1233 267)  (1233 267)  routing T_23_16.lc_trk_g2_3 <X> T_23_16.input_2_5
 (36 11)  (1234 267)  (1234 267)  LC_5 Logic Functioning bit
 (38 11)  (1236 267)  (1236 267)  LC_5 Logic Functioning bit
 (39 11)  (1237 267)  (1237 267)  LC_5 Logic Functioning bit
 (2 12)  (1200 268)  (1200 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (1212 268)  (1212 268)  routing T_23_16.wire_logic_cluster/lc_0/out <X> T_23_16.lc_trk_g3_0
 (22 12)  (1220 268)  (1220 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (1225 268)  (1225 268)  routing T_23_16.lc_trk_g1_4 <X> T_23_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 268)  (1227 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 268)  (1228 268)  routing T_23_16.lc_trk_g1_4 <X> T_23_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 268)  (1230 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 268)  (1232 268)  routing T_23_16.lc_trk_g1_2 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (1235 268)  (1235 268)  LC_6 Logic Functioning bit
 (38 12)  (1236 268)  (1236 268)  LC_6 Logic Functioning bit
 (39 12)  (1237 268)  (1237 268)  LC_6 Logic Functioning bit
 (40 12)  (1238 268)  (1238 268)  LC_6 Logic Functioning bit
 (42 12)  (1240 268)  (1240 268)  LC_6 Logic Functioning bit
 (50 12)  (1248 268)  (1248 268)  Cascade bit: LH_LC06_inmux02_5

 (13 13)  (1211 269)  (1211 269)  routing T_23_16.sp4_v_t_43 <X> T_23_16.sp4_h_r_11
 (17 13)  (1215 269)  (1215 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (1224 269)  (1224 269)  routing T_23_16.lc_trk_g1_3 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 269)  (1225 269)  routing T_23_16.lc_trk_g1_3 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 269)  (1227 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 269)  (1229 269)  routing T_23_16.lc_trk_g1_2 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (1235 269)  (1235 269)  LC_6 Logic Functioning bit
 (38 13)  (1236 269)  (1236 269)  LC_6 Logic Functioning bit
 (39 13)  (1237 269)  (1237 269)  LC_6 Logic Functioning bit
 (40 13)  (1238 269)  (1238 269)  LC_6 Logic Functioning bit
 (41 13)  (1239 269)  (1239 269)  LC_6 Logic Functioning bit
 (42 13)  (1240 269)  (1240 269)  LC_6 Logic Functioning bit
 (51 13)  (1249 269)  (1249 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (1212 270)  (1212 270)  routing T_23_16.sp4_h_r_36 <X> T_23_16.lc_trk_g3_4
 (22 14)  (1220 270)  (1220 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (15 15)  (1213 271)  (1213 271)  routing T_23_16.sp4_h_r_36 <X> T_23_16.lc_trk_g3_4
 (16 15)  (1214 271)  (1214 271)  routing T_23_16.sp4_h_r_36 <X> T_23_16.lc_trk_g3_4
 (17 15)  (1215 271)  (1215 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_24_16

 (26 0)  (1278 256)  (1278 256)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 256)  (1279 256)  routing T_24_16.lc_trk_g1_0 <X> T_24_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 256)  (1281 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 256)  (1283 256)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 256)  (1284 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 256)  (1285 256)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 256)  (1286 256)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 256)  (1288 256)  LC_0 Logic Functioning bit
 (38 0)  (1290 256)  (1290 256)  LC_0 Logic Functioning bit
 (41 0)  (1293 256)  (1293 256)  LC_0 Logic Functioning bit
 (43 0)  (1295 256)  (1295 256)  LC_0 Logic Functioning bit
 (27 1)  (1279 257)  (1279 257)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 257)  (1280 257)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 257)  (1281 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 257)  (1283 257)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (37 1)  (1289 257)  (1289 257)  LC_0 Logic Functioning bit
 (39 1)  (1291 257)  (1291 257)  LC_0 Logic Functioning bit
 (41 1)  (1293 257)  (1293 257)  LC_0 Logic Functioning bit
 (43 1)  (1295 257)  (1295 257)  LC_0 Logic Functioning bit
 (48 1)  (1300 257)  (1300 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (6 2)  (1258 258)  (1258 258)  routing T_24_16.sp4_h_l_42 <X> T_24_16.sp4_v_t_37
 (14 4)  (1266 260)  (1266 260)  routing T_24_16.wire_logic_cluster/lc_0/out <X> T_24_16.lc_trk_g1_0
 (26 4)  (1278 260)  (1278 260)  routing T_24_16.lc_trk_g1_5 <X> T_24_16.wire_logic_cluster/lc_2/in_0
 (31 4)  (1283 260)  (1283 260)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 260)  (1284 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 260)  (1285 260)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 260)  (1286 260)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 260)  (1288 260)  LC_2 Logic Functioning bit
 (38 4)  (1290 260)  (1290 260)  LC_2 Logic Functioning bit
 (17 5)  (1269 261)  (1269 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (1279 261)  (1279 261)  routing T_24_16.lc_trk_g1_5 <X> T_24_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 261)  (1281 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 261)  (1283 261)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (1289 261)  (1289 261)  LC_2 Logic Functioning bit
 (39 5)  (1291 261)  (1291 261)  LC_2 Logic Functioning bit
 (46 5)  (1298 261)  (1298 261)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (16 6)  (1268 262)  (1268 262)  routing T_24_16.sp4_v_b_13 <X> T_24_16.lc_trk_g1_5
 (17 6)  (1269 262)  (1269 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1270 262)  (1270 262)  routing T_24_16.sp4_v_b_13 <X> T_24_16.lc_trk_g1_5
 (26 6)  (1278 262)  (1278 262)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (31 6)  (1283 262)  (1283 262)  routing T_24_16.lc_trk_g1_5 <X> T_24_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 262)  (1284 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 262)  (1286 262)  routing T_24_16.lc_trk_g1_5 <X> T_24_16.wire_logic_cluster/lc_3/in_3
 (41 6)  (1293 262)  (1293 262)  LC_3 Logic Functioning bit
 (43 6)  (1295 262)  (1295 262)  LC_3 Logic Functioning bit
 (51 6)  (1303 262)  (1303 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (1270 263)  (1270 263)  routing T_24_16.sp4_v_b_13 <X> T_24_16.lc_trk_g1_5
 (26 7)  (1278 263)  (1278 263)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (1279 263)  (1279 263)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 263)  (1280 263)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 263)  (1281 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (40 7)  (1292 263)  (1292 263)  LC_3 Logic Functioning bit
 (42 7)  (1294 263)  (1294 263)  LC_3 Logic Functioning bit
 (25 8)  (1277 264)  (1277 264)  routing T_24_16.sp4_h_r_42 <X> T_24_16.lc_trk_g2_2
 (22 9)  (1274 265)  (1274 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1275 265)  (1275 265)  routing T_24_16.sp4_h_r_42 <X> T_24_16.lc_trk_g2_2
 (24 9)  (1276 265)  (1276 265)  routing T_24_16.sp4_h_r_42 <X> T_24_16.lc_trk_g2_2
 (25 9)  (1277 265)  (1277 265)  routing T_24_16.sp4_h_r_42 <X> T_24_16.lc_trk_g2_2
 (6 12)  (1258 268)  (1258 268)  routing T_24_16.sp4_h_r_4 <X> T_24_16.sp4_v_b_9
 (31 12)  (1283 268)  (1283 268)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 268)  (1284 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 268)  (1285 268)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 268)  (1286 268)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (1289 268)  (1289 268)  LC_6 Logic Functioning bit
 (39 12)  (1291 268)  (1291 268)  LC_6 Logic Functioning bit
 (26 13)  (1278 269)  (1278 269)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 269)  (1280 269)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 269)  (1281 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 269)  (1283 269)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (1288 269)  (1288 269)  LC_6 Logic Functioning bit
 (38 13)  (1290 269)  (1290 269)  LC_6 Logic Functioning bit
 (46 13)  (1298 269)  (1298 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (5 14)  (1257 270)  (1257 270)  routing T_24_16.sp4_v_t_44 <X> T_24_16.sp4_h_l_44
 (16 14)  (1268 270)  (1268 270)  routing T_24_16.sp4_v_t_16 <X> T_24_16.lc_trk_g3_5
 (17 14)  (1269 270)  (1269 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1270 270)  (1270 270)  routing T_24_16.sp4_v_t_16 <X> T_24_16.lc_trk_g3_5
 (6 15)  (1258 271)  (1258 271)  routing T_24_16.sp4_v_t_44 <X> T_24_16.sp4_h_l_44
 (22 15)  (1274 271)  (1274 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1277 271)  (1277 271)  routing T_24_16.sp4_r_v_b_46 <X> T_24_16.lc_trk_g3_6


RAM_Tile_25_16

 (12 11)  (1318 267)  (1318 267)  routing T_25_16.sp4_h_l_45 <X> T_25_16.sp4_v_t_45
 (5 15)  (1311 271)  (1311 271)  routing T_25_16.sp4_h_l_44 <X> T_25_16.sp4_v_t_44


LogicTile_26_16

 (27 4)  (1375 260)  (1375 260)  routing T_26_16.lc_trk_g3_4 <X> T_26_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1376 260)  (1376 260)  routing T_26_16.lc_trk_g3_4 <X> T_26_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 260)  (1377 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1378 260)  (1378 260)  routing T_26_16.lc_trk_g3_4 <X> T_26_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 260)  (1380 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1382 260)  (1382 260)  routing T_26_16.lc_trk_g1_0 <X> T_26_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 260)  (1384 260)  LC_2 Logic Functioning bit
 (37 4)  (1385 260)  (1385 260)  LC_2 Logic Functioning bit
 (38 4)  (1386 260)  (1386 260)  LC_2 Logic Functioning bit
 (39 4)  (1387 260)  (1387 260)  LC_2 Logic Functioning bit
 (40 4)  (1388 260)  (1388 260)  LC_2 Logic Functioning bit
 (41 4)  (1389 260)  (1389 260)  LC_2 Logic Functioning bit
 (42 4)  (1390 260)  (1390 260)  LC_2 Logic Functioning bit
 (43 4)  (1391 260)  (1391 260)  LC_2 Logic Functioning bit
 (15 5)  (1363 261)  (1363 261)  routing T_26_16.sp4_v_t_5 <X> T_26_16.lc_trk_g1_0
 (16 5)  (1364 261)  (1364 261)  routing T_26_16.sp4_v_t_5 <X> T_26_16.lc_trk_g1_0
 (17 5)  (1365 261)  (1365 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (28 5)  (1376 261)  (1376 261)  routing T_26_16.lc_trk_g2_0 <X> T_26_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 261)  (1377 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (1384 261)  (1384 261)  LC_2 Logic Functioning bit
 (37 5)  (1385 261)  (1385 261)  LC_2 Logic Functioning bit
 (38 5)  (1386 261)  (1386 261)  LC_2 Logic Functioning bit
 (39 5)  (1387 261)  (1387 261)  LC_2 Logic Functioning bit
 (41 5)  (1389 261)  (1389 261)  LC_2 Logic Functioning bit
 (43 5)  (1391 261)  (1391 261)  LC_2 Logic Functioning bit
 (12 6)  (1360 262)  (1360 262)  routing T_26_16.sp4_v_b_5 <X> T_26_16.sp4_h_l_40
 (14 8)  (1362 264)  (1362 264)  routing T_26_16.sp4_h_r_40 <X> T_26_16.lc_trk_g2_0
 (14 9)  (1362 265)  (1362 265)  routing T_26_16.sp4_h_r_40 <X> T_26_16.lc_trk_g2_0
 (15 9)  (1363 265)  (1363 265)  routing T_26_16.sp4_h_r_40 <X> T_26_16.lc_trk_g2_0
 (16 9)  (1364 265)  (1364 265)  routing T_26_16.sp4_h_r_40 <X> T_26_16.lc_trk_g2_0
 (17 9)  (1365 265)  (1365 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (17 15)  (1365 271)  (1365 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


IO_Tile_33_16

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit


LogicTile_6_15

 (14 0)  (302 240)  (302 240)  routing T_6_15.wire_logic_cluster/lc_0/out <X> T_6_15.lc_trk_g0_0
 (21 0)  (309 240)  (309 240)  routing T_6_15.bnr_op_3 <X> T_6_15.lc_trk_g0_3
 (22 0)  (310 240)  (310 240)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (314 240)  (314 240)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (317 240)  (317 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 240)  (320 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 240)  (322 240)  routing T_6_15.lc_trk_g1_0 <X> T_6_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 240)  (324 240)  LC_0 Logic Functioning bit
 (38 0)  (326 240)  (326 240)  LC_0 Logic Functioning bit
 (42 0)  (330 240)  (330 240)  LC_0 Logic Functioning bit
 (43 0)  (331 240)  (331 240)  LC_0 Logic Functioning bit
 (45 0)  (333 240)  (333 240)  LC_0 Logic Functioning bit
 (17 1)  (305 241)  (305 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (309 241)  (309 241)  routing T_6_15.bnr_op_3 <X> T_6_15.lc_trk_g0_3
 (26 1)  (314 241)  (314 241)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 241)  (315 241)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 241)  (316 241)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 241)  (317 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 241)  (318 241)  routing T_6_15.lc_trk_g0_3 <X> T_6_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 241)  (320 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (330 241)  (330 241)  LC_0 Logic Functioning bit
 (43 1)  (331 241)  (331 241)  LC_0 Logic Functioning bit
 (51 1)  (339 241)  (339 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (290 242)  (290 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (302 242)  (302 242)  routing T_6_15.wire_logic_cluster/lc_4/out <X> T_6_15.lc_trk_g0_4
 (17 2)  (305 242)  (305 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (306 242)  (306 242)  routing T_6_15.wire_logic_cluster/lc_5/out <X> T_6_15.lc_trk_g0_5
 (27 2)  (315 242)  (315 242)  routing T_6_15.lc_trk_g3_1 <X> T_6_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 242)  (316 242)  routing T_6_15.lc_trk_g3_1 <X> T_6_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 242)  (317 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 242)  (319 242)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 242)  (320 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 242)  (321 242)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 242)  (322 242)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 242)  (323 242)  routing T_6_15.lc_trk_g3_4 <X> T_6_15.input_2_1
 (36 2)  (324 242)  (324 242)  LC_1 Logic Functioning bit
 (45 2)  (333 242)  (333 242)  LC_1 Logic Functioning bit
 (0 3)  (288 243)  (288 243)  routing T_6_15.lc_trk_g1_1 <X> T_6_15.wire_logic_cluster/lc_7/clk
 (2 3)  (290 243)  (290 243)  routing T_6_15.lc_trk_g1_1 <X> T_6_15.wire_logic_cluster/lc_7/clk
 (17 3)  (305 243)  (305 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (315 243)  (315 243)  routing T_6_15.lc_trk_g1_0 <X> T_6_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 243)  (317 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 243)  (319 243)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 243)  (320 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (321 243)  (321 243)  routing T_6_15.lc_trk_g3_4 <X> T_6_15.input_2_1
 (34 3)  (322 243)  (322 243)  routing T_6_15.lc_trk_g3_4 <X> T_6_15.input_2_1
 (36 3)  (324 243)  (324 243)  LC_1 Logic Functioning bit
 (37 3)  (325 243)  (325 243)  LC_1 Logic Functioning bit
 (38 3)  (326 243)  (326 243)  LC_1 Logic Functioning bit
 (41 3)  (329 243)  (329 243)  LC_1 Logic Functioning bit
 (43 3)  (331 243)  (331 243)  LC_1 Logic Functioning bit
 (17 4)  (305 244)  (305 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (309 244)  (309 244)  routing T_6_15.wire_logic_cluster/lc_3/out <X> T_6_15.lc_trk_g1_3
 (22 4)  (310 244)  (310 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (314 244)  (314 244)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 244)  (315 244)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 244)  (316 244)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 244)  (317 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 244)  (320 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 244)  (322 244)  routing T_6_15.lc_trk_g1_0 <X> T_6_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 244)  (323 244)  routing T_6_15.lc_trk_g2_4 <X> T_6_15.input_2_2
 (36 4)  (324 244)  (324 244)  LC_2 Logic Functioning bit
 (41 4)  (329 244)  (329 244)  LC_2 Logic Functioning bit
 (43 4)  (331 244)  (331 244)  LC_2 Logic Functioning bit
 (45 4)  (333 244)  (333 244)  LC_2 Logic Functioning bit
 (15 5)  (303 245)  (303 245)  routing T_6_15.bot_op_0 <X> T_6_15.lc_trk_g1_0
 (17 5)  (305 245)  (305 245)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (306 245)  (306 245)  routing T_6_15.sp4_r_v_b_25 <X> T_6_15.lc_trk_g1_1
 (22 5)  (310 245)  (310 245)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (312 245)  (312 245)  routing T_6_15.top_op_2 <X> T_6_15.lc_trk_g1_2
 (25 5)  (313 245)  (313 245)  routing T_6_15.top_op_2 <X> T_6_15.lc_trk_g1_2
 (26 5)  (314 245)  (314 245)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (315 245)  (315 245)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 245)  (316 245)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 245)  (317 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 245)  (318 245)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (320 245)  (320 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (321 245)  (321 245)  routing T_6_15.lc_trk_g2_4 <X> T_6_15.input_2_2
 (37 5)  (325 245)  (325 245)  LC_2 Logic Functioning bit
 (41 5)  (329 245)  (329 245)  LC_2 Logic Functioning bit
 (43 5)  (331 245)  (331 245)  LC_2 Logic Functioning bit
 (22 6)  (310 246)  (310 246)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (312 246)  (312 246)  routing T_6_15.bot_op_7 <X> T_6_15.lc_trk_g1_7
 (27 6)  (315 246)  (315 246)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 246)  (317 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 246)  (319 246)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 246)  (320 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 246)  (321 246)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 246)  (322 246)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 246)  (324 246)  LC_3 Logic Functioning bit
 (45 6)  (333 246)  (333 246)  LC_3 Logic Functioning bit
 (27 7)  (315 247)  (315 247)  routing T_6_15.lc_trk_g1_0 <X> T_6_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 247)  (317 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 247)  (318 247)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 247)  (319 247)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 247)  (320 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (322 247)  (322 247)  routing T_6_15.lc_trk_g1_2 <X> T_6_15.input_2_3
 (35 7)  (323 247)  (323 247)  routing T_6_15.lc_trk_g1_2 <X> T_6_15.input_2_3
 (36 7)  (324 247)  (324 247)  LC_3 Logic Functioning bit
 (37 7)  (325 247)  (325 247)  LC_3 Logic Functioning bit
 (38 7)  (326 247)  (326 247)  LC_3 Logic Functioning bit
 (41 7)  (329 247)  (329 247)  LC_3 Logic Functioning bit
 (43 7)  (331 247)  (331 247)  LC_3 Logic Functioning bit
 (26 8)  (314 248)  (314 248)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 248)  (315 248)  routing T_6_15.lc_trk_g3_4 <X> T_6_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 248)  (316 248)  routing T_6_15.lc_trk_g3_4 <X> T_6_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 248)  (317 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 248)  (318 248)  routing T_6_15.lc_trk_g3_4 <X> T_6_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 248)  (320 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 248)  (322 248)  routing T_6_15.lc_trk_g1_0 <X> T_6_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 248)  (324 248)  LC_4 Logic Functioning bit
 (41 8)  (329 248)  (329 248)  LC_4 Logic Functioning bit
 (43 8)  (331 248)  (331 248)  LC_4 Logic Functioning bit
 (45 8)  (333 248)  (333 248)  LC_4 Logic Functioning bit
 (17 9)  (305 249)  (305 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (26 9)  (314 249)  (314 249)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 249)  (315 249)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 249)  (316 249)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 249)  (317 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (320 249)  (320 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (325 249)  (325 249)  LC_4 Logic Functioning bit
 (41 9)  (329 249)  (329 249)  LC_4 Logic Functioning bit
 (43 9)  (331 249)  (331 249)  LC_4 Logic Functioning bit
 (17 10)  (305 250)  (305 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (309 250)  (309 250)  routing T_6_15.wire_logic_cluster/lc_7/out <X> T_6_15.lc_trk_g2_7
 (22 10)  (310 250)  (310 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (313 250)  (313 250)  routing T_6_15.wire_logic_cluster/lc_6/out <X> T_6_15.lc_trk_g2_6
 (26 10)  (314 250)  (314 250)  routing T_6_15.lc_trk_g2_5 <X> T_6_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 250)  (315 250)  routing T_6_15.lc_trk_g1_7 <X> T_6_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 250)  (317 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 250)  (318 250)  routing T_6_15.lc_trk_g1_7 <X> T_6_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 250)  (320 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 250)  (321 250)  routing T_6_15.lc_trk_g2_0 <X> T_6_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 250)  (323 250)  routing T_6_15.lc_trk_g0_5 <X> T_6_15.input_2_5
 (42 10)  (330 250)  (330 250)  LC_5 Logic Functioning bit
 (43 10)  (331 250)  (331 250)  LC_5 Logic Functioning bit
 (45 10)  (333 250)  (333 250)  LC_5 Logic Functioning bit
 (51 10)  (339 250)  (339 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (303 251)  (303 251)  routing T_6_15.tnr_op_4 <X> T_6_15.lc_trk_g2_4
 (17 11)  (305 251)  (305 251)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (306 251)  (306 251)  routing T_6_15.sp4_r_v_b_37 <X> T_6_15.lc_trk_g2_5
 (22 11)  (310 251)  (310 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (316 251)  (316 251)  routing T_6_15.lc_trk_g2_5 <X> T_6_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 251)  (317 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 251)  (318 251)  routing T_6_15.lc_trk_g1_7 <X> T_6_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 251)  (320 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (324 251)  (324 251)  LC_5 Logic Functioning bit
 (38 11)  (326 251)  (326 251)  LC_5 Logic Functioning bit
 (42 11)  (330 251)  (330 251)  LC_5 Logic Functioning bit
 (43 11)  (331 251)  (331 251)  LC_5 Logic Functioning bit
 (17 12)  (305 252)  (305 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 252)  (306 252)  routing T_6_15.wire_logic_cluster/lc_1/out <X> T_6_15.lc_trk_g3_1
 (25 12)  (313 252)  (313 252)  routing T_6_15.wire_logic_cluster/lc_2/out <X> T_6_15.lc_trk_g3_2
 (27 12)  (315 252)  (315 252)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 252)  (316 252)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 252)  (317 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 252)  (319 252)  routing T_6_15.lc_trk_g2_5 <X> T_6_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 252)  (320 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 252)  (321 252)  routing T_6_15.lc_trk_g2_5 <X> T_6_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 252)  (323 252)  routing T_6_15.lc_trk_g2_6 <X> T_6_15.input_2_6
 (37 12)  (325 252)  (325 252)  LC_6 Logic Functioning bit
 (41 12)  (329 252)  (329 252)  LC_6 Logic Functioning bit
 (42 12)  (330 252)  (330 252)  LC_6 Logic Functioning bit
 (43 12)  (331 252)  (331 252)  LC_6 Logic Functioning bit
 (45 12)  (333 252)  (333 252)  LC_6 Logic Functioning bit
 (22 13)  (310 253)  (310 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (316 253)  (316 253)  routing T_6_15.lc_trk_g2_0 <X> T_6_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 253)  (317 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 253)  (318 253)  routing T_6_15.lc_trk_g3_2 <X> T_6_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (320 253)  (320 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (321 253)  (321 253)  routing T_6_15.lc_trk_g2_6 <X> T_6_15.input_2_6
 (35 13)  (323 253)  (323 253)  routing T_6_15.lc_trk_g2_6 <X> T_6_15.input_2_6
 (36 13)  (324 253)  (324 253)  LC_6 Logic Functioning bit
 (43 13)  (331 253)  (331 253)  LC_6 Logic Functioning bit
 (46 13)  (334 253)  (334 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (302 254)  (302 254)  routing T_6_15.wire_logic_cluster/lc_4/out <X> T_6_15.lc_trk_g3_4
 (22 14)  (310 254)  (310 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (314 254)  (314 254)  routing T_6_15.lc_trk_g2_5 <X> T_6_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (317 254)  (317 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 254)  (318 254)  routing T_6_15.lc_trk_g0_4 <X> T_6_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 254)  (320 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 254)  (321 254)  routing T_6_15.lc_trk_g2_0 <X> T_6_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (323 254)  (323 254)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.input_2_7
 (42 14)  (330 254)  (330 254)  LC_7 Logic Functioning bit
 (43 14)  (331 254)  (331 254)  LC_7 Logic Functioning bit
 (45 14)  (333 254)  (333 254)  LC_7 Logic Functioning bit
 (17 15)  (305 255)  (305 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (316 255)  (316 255)  routing T_6_15.lc_trk_g2_5 <X> T_6_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 255)  (317 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (320 255)  (320 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (321 255)  (321 255)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.input_2_7
 (35 15)  (323 255)  (323 255)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.input_2_7
 (36 15)  (324 255)  (324 255)  LC_7 Logic Functioning bit
 (38 15)  (326 255)  (326 255)  LC_7 Logic Functioning bit
 (42 15)  (330 255)  (330 255)  LC_7 Logic Functioning bit
 (43 15)  (331 255)  (331 255)  LC_7 Logic Functioning bit
 (46 15)  (334 255)  (334 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_7_15

 (14 0)  (356 240)  (356 240)  routing T_7_15.wire_logic_cluster/lc_0/out <X> T_7_15.lc_trk_g0_0
 (25 0)  (367 240)  (367 240)  routing T_7_15.wire_logic_cluster/lc_2/out <X> T_7_15.lc_trk_g0_2
 (27 0)  (369 240)  (369 240)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 240)  (371 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 240)  (372 240)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 240)  (374 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 240)  (376 240)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 240)  (377 240)  routing T_7_15.lc_trk_g1_7 <X> T_7_15.input_2_0
 (36 0)  (378 240)  (378 240)  LC_0 Logic Functioning bit
 (41 0)  (383 240)  (383 240)  LC_0 Logic Functioning bit
 (43 0)  (385 240)  (385 240)  LC_0 Logic Functioning bit
 (45 0)  (387 240)  (387 240)  LC_0 Logic Functioning bit
 (17 1)  (359 241)  (359 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (364 241)  (364 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (371 241)  (371 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 241)  (372 241)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 241)  (373 241)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 241)  (374 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (376 241)  (376 241)  routing T_7_15.lc_trk_g1_7 <X> T_7_15.input_2_0
 (35 1)  (377 241)  (377 241)  routing T_7_15.lc_trk_g1_7 <X> T_7_15.input_2_0
 (36 1)  (378 241)  (378 241)  LC_0 Logic Functioning bit
 (40 1)  (382 241)  (382 241)  LC_0 Logic Functioning bit
 (42 1)  (384 241)  (384 241)  LC_0 Logic Functioning bit
 (0 2)  (342 242)  (342 242)  routing T_7_15.lc_trk_g2_0 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (2 2)  (344 242)  (344 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (356 242)  (356 242)  routing T_7_15.wire_logic_cluster/lc_4/out <X> T_7_15.lc_trk_g0_4
 (25 2)  (367 242)  (367 242)  routing T_7_15.sp4_h_l_11 <X> T_7_15.lc_trk_g0_6
 (29 2)  (371 242)  (371 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 242)  (374 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 242)  (376 242)  routing T_7_15.lc_trk_g1_1 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (377 242)  (377 242)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.input_2_1
 (36 2)  (378 242)  (378 242)  LC_1 Logic Functioning bit
 (37 2)  (379 242)  (379 242)  LC_1 Logic Functioning bit
 (39 2)  (381 242)  (381 242)  LC_1 Logic Functioning bit
 (43 2)  (385 242)  (385 242)  LC_1 Logic Functioning bit
 (45 2)  (387 242)  (387 242)  LC_1 Logic Functioning bit
 (2 3)  (344 243)  (344 243)  routing T_7_15.lc_trk_g2_0 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (17 3)  (359 243)  (359 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (364 243)  (364 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (365 243)  (365 243)  routing T_7_15.sp4_h_l_11 <X> T_7_15.lc_trk_g0_6
 (24 3)  (366 243)  (366 243)  routing T_7_15.sp4_h_l_11 <X> T_7_15.lc_trk_g0_6
 (25 3)  (367 243)  (367 243)  routing T_7_15.sp4_h_l_11 <X> T_7_15.lc_trk_g0_6
 (26 3)  (368 243)  (368 243)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 243)  (369 243)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 243)  (371 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (374 243)  (374 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (375 243)  (375 243)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.input_2_1
 (35 3)  (377 243)  (377 243)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.input_2_1
 (36 3)  (378 243)  (378 243)  LC_1 Logic Functioning bit
 (38 3)  (380 243)  (380 243)  LC_1 Logic Functioning bit
 (14 4)  (356 244)  (356 244)  routing T_7_15.sp4_v_b_8 <X> T_7_15.lc_trk_g1_0
 (17 4)  (359 244)  (359 244)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (360 244)  (360 244)  routing T_7_15.wire_logic_cluster/lc_1/out <X> T_7_15.lc_trk_g1_1
 (22 4)  (364 244)  (364 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (366 244)  (366 244)  routing T_7_15.bot_op_3 <X> T_7_15.lc_trk_g1_3
 (28 4)  (370 244)  (370 244)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 244)  (371 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 244)  (372 244)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 244)  (374 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 244)  (376 244)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 244)  (378 244)  LC_2 Logic Functioning bit
 (38 4)  (380 244)  (380 244)  LC_2 Logic Functioning bit
 (42 4)  (384 244)  (384 244)  LC_2 Logic Functioning bit
 (43 4)  (385 244)  (385 244)  LC_2 Logic Functioning bit
 (45 4)  (387 244)  (387 244)  LC_2 Logic Functioning bit
 (14 5)  (356 245)  (356 245)  routing T_7_15.sp4_v_b_8 <X> T_7_15.lc_trk_g1_0
 (16 5)  (358 245)  (358 245)  routing T_7_15.sp4_v_b_8 <X> T_7_15.lc_trk_g1_0
 (17 5)  (359 245)  (359 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (364 245)  (364 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (365 245)  (365 245)  routing T_7_15.sp4_h_r_2 <X> T_7_15.lc_trk_g1_2
 (24 5)  (366 245)  (366 245)  routing T_7_15.sp4_h_r_2 <X> T_7_15.lc_trk_g1_2
 (25 5)  (367 245)  (367 245)  routing T_7_15.sp4_h_r_2 <X> T_7_15.lc_trk_g1_2
 (27 5)  (369 245)  (369 245)  routing T_7_15.lc_trk_g1_1 <X> T_7_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 245)  (371 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 245)  (372 245)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 245)  (373 245)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 245)  (374 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (377 245)  (377 245)  routing T_7_15.lc_trk_g0_2 <X> T_7_15.input_2_2
 (42 5)  (384 245)  (384 245)  LC_2 Logic Functioning bit
 (43 5)  (385 245)  (385 245)  LC_2 Logic Functioning bit
 (17 6)  (359 246)  (359 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 246)  (360 246)  routing T_7_15.wire_logic_cluster/lc_5/out <X> T_7_15.lc_trk_g1_5
 (21 6)  (363 246)  (363 246)  routing T_7_15.wire_logic_cluster/lc_7/out <X> T_7_15.lc_trk_g1_7
 (22 6)  (364 246)  (364 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (367 246)  (367 246)  routing T_7_15.sp12_h_l_5 <X> T_7_15.lc_trk_g1_6
 (29 6)  (371 246)  (371 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 246)  (372 246)  routing T_7_15.lc_trk_g0_6 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 246)  (374 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (377 246)  (377 246)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.input_2_3
 (36 6)  (378 246)  (378 246)  LC_3 Logic Functioning bit
 (45 6)  (387 246)  (387 246)  LC_3 Logic Functioning bit
 (46 6)  (388 246)  (388 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (364 247)  (364 247)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (366 247)  (366 247)  routing T_7_15.sp12_h_l_5 <X> T_7_15.lc_trk_g1_6
 (25 7)  (367 247)  (367 247)  routing T_7_15.sp12_h_l_5 <X> T_7_15.lc_trk_g1_6
 (26 7)  (368 247)  (368 247)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 247)  (369 247)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 247)  (371 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 247)  (372 247)  routing T_7_15.lc_trk_g0_6 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 247)  (373 247)  routing T_7_15.lc_trk_g0_2 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 247)  (374 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (375 247)  (375 247)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.input_2_3
 (35 7)  (377 247)  (377 247)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.input_2_3
 (36 7)  (378 247)  (378 247)  LC_3 Logic Functioning bit
 (37 7)  (379 247)  (379 247)  LC_3 Logic Functioning bit
 (38 7)  (380 247)  (380 247)  LC_3 Logic Functioning bit
 (41 7)  (383 247)  (383 247)  LC_3 Logic Functioning bit
 (43 7)  (385 247)  (385 247)  LC_3 Logic Functioning bit
 (14 8)  (356 248)  (356 248)  routing T_7_15.sp4_v_b_24 <X> T_7_15.lc_trk_g2_0
 (21 8)  (363 248)  (363 248)  routing T_7_15.sp4_v_t_14 <X> T_7_15.lc_trk_g2_3
 (22 8)  (364 248)  (364 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (365 248)  (365 248)  routing T_7_15.sp4_v_t_14 <X> T_7_15.lc_trk_g2_3
 (26 8)  (368 248)  (368 248)  routing T_7_15.lc_trk_g0_6 <X> T_7_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (370 248)  (370 248)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 248)  (371 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 248)  (372 248)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 248)  (374 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 248)  (376 248)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 248)  (377 248)  routing T_7_15.lc_trk_g0_4 <X> T_7_15.input_2_4
 (36 8)  (378 248)  (378 248)  LC_4 Logic Functioning bit
 (38 8)  (380 248)  (380 248)  LC_4 Logic Functioning bit
 (42 8)  (384 248)  (384 248)  LC_4 Logic Functioning bit
 (43 8)  (385 248)  (385 248)  LC_4 Logic Functioning bit
 (45 8)  (387 248)  (387 248)  LC_4 Logic Functioning bit
 (16 9)  (358 249)  (358 249)  routing T_7_15.sp4_v_b_24 <X> T_7_15.lc_trk_g2_0
 (17 9)  (359 249)  (359 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (26 9)  (368 249)  (368 249)  routing T_7_15.lc_trk_g0_6 <X> T_7_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 249)  (371 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 249)  (372 249)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 249)  (373 249)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 249)  (374 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (384 249)  (384 249)  LC_4 Logic Functioning bit
 (43 9)  (385 249)  (385 249)  LC_4 Logic Functioning bit
 (16 10)  (358 250)  (358 250)  routing T_7_15.sp4_v_b_37 <X> T_7_15.lc_trk_g2_5
 (17 10)  (359 250)  (359 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (360 250)  (360 250)  routing T_7_15.sp4_v_b_37 <X> T_7_15.lc_trk_g2_5
 (21 10)  (363 250)  (363 250)  routing T_7_15.wire_logic_cluster/lc_7/out <X> T_7_15.lc_trk_g2_7
 (22 10)  (364 250)  (364 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (367 250)  (367 250)  routing T_7_15.wire_logic_cluster/lc_6/out <X> T_7_15.lc_trk_g2_6
 (27 10)  (369 250)  (369 250)  routing T_7_15.lc_trk_g1_5 <X> T_7_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 250)  (371 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 250)  (372 250)  routing T_7_15.lc_trk_g1_5 <X> T_7_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 250)  (373 250)  routing T_7_15.lc_trk_g0_4 <X> T_7_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 250)  (374 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (377 250)  (377 250)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.input_2_5
 (36 10)  (378 250)  (378 250)  LC_5 Logic Functioning bit
 (45 10)  (387 250)  (387 250)  LC_5 Logic Functioning bit
 (46 10)  (388 250)  (388 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (18 11)  (360 251)  (360 251)  routing T_7_15.sp4_v_b_37 <X> T_7_15.lc_trk_g2_5
 (22 11)  (364 251)  (364 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (368 251)  (368 251)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 251)  (369 251)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 251)  (371 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (374 251)  (374 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (375 251)  (375 251)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.input_2_5
 (35 11)  (377 251)  (377 251)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.input_2_5
 (36 11)  (378 251)  (378 251)  LC_5 Logic Functioning bit
 (37 11)  (379 251)  (379 251)  LC_5 Logic Functioning bit
 (38 11)  (380 251)  (380 251)  LC_5 Logic Functioning bit
 (41 11)  (383 251)  (383 251)  LC_5 Logic Functioning bit
 (43 11)  (385 251)  (385 251)  LC_5 Logic Functioning bit
 (8 12)  (350 252)  (350 252)  routing T_7_15.sp4_v_b_10 <X> T_7_15.sp4_h_r_10
 (9 12)  (351 252)  (351 252)  routing T_7_15.sp4_v_b_10 <X> T_7_15.sp4_h_r_10
 (21 12)  (363 252)  (363 252)  routing T_7_15.sp4_v_t_22 <X> T_7_15.lc_trk_g3_3
 (22 12)  (364 252)  (364 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (365 252)  (365 252)  routing T_7_15.sp4_v_t_22 <X> T_7_15.lc_trk_g3_3
 (27 12)  (369 252)  (369 252)  routing T_7_15.lc_trk_g1_0 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 252)  (371 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (373 252)  (373 252)  routing T_7_15.lc_trk_g2_5 <X> T_7_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 252)  (374 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 252)  (375 252)  routing T_7_15.lc_trk_g2_5 <X> T_7_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (377 252)  (377 252)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.input_2_6
 (37 12)  (379 252)  (379 252)  LC_6 Logic Functioning bit
 (41 12)  (383 252)  (383 252)  LC_6 Logic Functioning bit
 (42 12)  (384 252)  (384 252)  LC_6 Logic Functioning bit
 (43 12)  (385 252)  (385 252)  LC_6 Logic Functioning bit
 (45 12)  (387 252)  (387 252)  LC_6 Logic Functioning bit
 (46 12)  (388 252)  (388 252)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (21 13)  (363 253)  (363 253)  routing T_7_15.sp4_v_t_22 <X> T_7_15.lc_trk_g3_3
 (26 13)  (368 253)  (368 253)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 253)  (369 253)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 253)  (371 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (374 253)  (374 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (375 253)  (375 253)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.input_2_6
 (35 13)  (377 253)  (377 253)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.input_2_6
 (37 13)  (379 253)  (379 253)  LC_6 Logic Functioning bit
 (42 13)  (384 253)  (384 253)  LC_6 Logic Functioning bit
 (11 14)  (353 254)  (353 254)  routing T_7_15.sp4_v_b_8 <X> T_7_15.sp4_v_t_46
 (27 14)  (369 254)  (369 254)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 254)  (370 254)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 254)  (371 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (12 15)  (354 255)  (354 255)  routing T_7_15.sp4_v_b_8 <X> T_7_15.sp4_v_t_46
 (26 15)  (368 255)  (368 255)  routing T_7_15.lc_trk_g2_3 <X> T_7_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 255)  (370 255)  routing T_7_15.lc_trk_g2_3 <X> T_7_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 255)  (371 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 255)  (372 255)  routing T_7_15.lc_trk_g3_3 <X> T_7_15.wire_logic_cluster/lc_7/in_1
 (37 15)  (379 255)  (379 255)  LC_7 Logic Functioning bit
 (39 15)  (381 255)  (381 255)  LC_7 Logic Functioning bit
 (40 15)  (382 255)  (382 255)  LC_7 Logic Functioning bit
 (42 15)  (384 255)  (384 255)  LC_7 Logic Functioning bit


RAM_Tile_8_15

 (9 0)  (405 240)  (405 240)  routing T_8_15.sp4_v_t_36 <X> T_8_15.sp4_h_r_1
 (7 1)  (403 241)  (403 241)  Ram config bit: MEMB_Power_Up_Control

 (13 1)  (409 241)  (409 241)  routing T_8_15.sp4_v_t_44 <X> T_8_15.sp4_h_r_2
 (0 2)  (396 242)  (396 242)  routing T_8_15.glb_netwk_6 <X> T_8_15.wire_bram/ram/RCLK
 (1 2)  (397 242)  (397 242)  routing T_8_15.glb_netwk_6 <X> T_8_15.wire_bram/ram/RCLK
 (2 2)  (398 242)  (398 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (22 2)  (418 242)  (418 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (419 242)  (419 242)  routing T_8_15.sp4_h_r_7 <X> T_8_15.lc_trk_g0_7
 (24 2)  (420 242)  (420 242)  routing T_8_15.sp4_h_r_7 <X> T_8_15.lc_trk_g0_7
 (21 3)  (417 243)  (417 243)  routing T_8_15.sp4_h_r_7 <X> T_8_15.lc_trk_g0_7
 (3 4)  (399 244)  (399 244)  routing T_8_15.sp12_v_b_0 <X> T_8_15.sp12_h_r_0
 (12 4)  (408 244)  (408 244)  routing T_8_15.sp4_v_b_5 <X> T_8_15.sp4_h_r_5
 (29 4)  (425 244)  (425 244)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_7 wire_bram/ram/WDATA_13
 (30 4)  (426 244)  (426 244)  routing T_8_15.lc_trk_g0_7 <X> T_8_15.wire_bram/ram/WDATA_13
 (37 4)  (433 244)  (433 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_bram/ram/RDATA_13 sp12_h_r_12
 (3 5)  (399 245)  (399 245)  routing T_8_15.sp12_v_b_0 <X> T_8_15.sp12_h_r_0
 (5 5)  (401 245)  (401 245)  routing T_8_15.sp4_h_r_3 <X> T_8_15.sp4_v_b_3
 (11 5)  (407 245)  (407 245)  routing T_8_15.sp4_v_b_5 <X> T_8_15.sp4_h_r_5
 (30 5)  (426 245)  (426 245)  routing T_8_15.lc_trk_g0_7 <X> T_8_15.wire_bram/ram/WDATA_13
 (25 6)  (421 246)  (421 246)  routing T_8_15.sp4_h_l_3 <X> T_8_15.lc_trk_g1_6
 (22 7)  (418 247)  (418 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_3 lc_trk_g1_6
 (23 7)  (419 247)  (419 247)  routing T_8_15.sp4_h_l_3 <X> T_8_15.lc_trk_g1_6
 (24 7)  (420 247)  (420 247)  routing T_8_15.sp4_h_l_3 <X> T_8_15.lc_trk_g1_6
 (14 10)  (410 250)  (410 250)  routing T_8_15.sp4_v_b_28 <X> T_8_15.lc_trk_g2_4
 (16 11)  (412 251)  (412 251)  routing T_8_15.sp4_v_b_28 <X> T_8_15.lc_trk_g2_4
 (17 11)  (413 251)  (413 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (5 12)  (401 252)  (401 252)  routing T_8_15.sp4_v_b_9 <X> T_8_15.sp4_h_r_9
 (11 12)  (407 252)  (407 252)  routing T_8_15.sp4_v_t_38 <X> T_8_15.sp4_v_b_11
 (13 12)  (409 252)  (409 252)  routing T_8_15.sp4_v_t_38 <X> T_8_15.sp4_v_b_11
 (27 12)  (423 252)  (423 252)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.wire_bram/ram/WDATA_9
 (29 12)  (425 252)  (425 252)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_6 wire_bram/ram/WDATA_9
 (30 12)  (426 252)  (426 252)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.wire_bram/ram/WDATA_9
 (37 12)  (433 252)  (433 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_9 sp12_h_l_3
 (6 13)  (402 253)  (402 253)  routing T_8_15.sp4_v_b_9 <X> T_8_15.sp4_h_r_9
 (30 13)  (426 253)  (426 253)  routing T_8_15.lc_trk_g1_6 <X> T_8_15.wire_bram/ram/WDATA_9
 (0 14)  (396 254)  (396 254)  routing T_8_15.lc_trk_g2_4 <X> T_8_15.wire_bram/ram/RE
 (1 14)  (397 254)  (397 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 255)  (397 255)  routing T_8_15.lc_trk_g2_4 <X> T_8_15.wire_bram/ram/RE


LogicTile_9_15

 (5 0)  (443 240)  (443 240)  routing T_9_15.sp4_v_b_0 <X> T_9_15.sp4_h_r_0
 (21 0)  (459 240)  (459 240)  routing T_9_15.wire_logic_cluster/lc_3/out <X> T_9_15.lc_trk_g0_3
 (22 0)  (460 240)  (460 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (463 240)  (463 240)  routing T_9_15.wire_logic_cluster/lc_2/out <X> T_9_15.lc_trk_g0_2
 (27 0)  (465 240)  (465 240)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 240)  (467 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 240)  (470 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 240)  (471 240)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 240)  (472 240)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 240)  (473 240)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.input_2_0
 (36 0)  (474 240)  (474 240)  LC_0 Logic Functioning bit
 (38 0)  (476 240)  (476 240)  LC_0 Logic Functioning bit
 (43 0)  (481 240)  (481 240)  LC_0 Logic Functioning bit
 (45 0)  (483 240)  (483 240)  LC_0 Logic Functioning bit
 (51 0)  (489 240)  (489 240)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (6 1)  (444 241)  (444 241)  routing T_9_15.sp4_v_b_0 <X> T_9_15.sp4_h_r_0
 (15 1)  (453 241)  (453 241)  routing T_9_15.bot_op_0 <X> T_9_15.lc_trk_g0_0
 (17 1)  (455 241)  (455 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (460 241)  (460 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (464 241)  (464 241)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 241)  (467 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 241)  (468 241)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 241)  (469 241)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 241)  (470 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (471 241)  (471 241)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.input_2_0
 (35 1)  (473 241)  (473 241)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.input_2_0
 (36 1)  (474 241)  (474 241)  LC_0 Logic Functioning bit
 (39 1)  (477 241)  (477 241)  LC_0 Logic Functioning bit
 (43 1)  (481 241)  (481 241)  LC_0 Logic Functioning bit
 (0 2)  (438 242)  (438 242)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 2)  (440 242)  (440 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (13 2)  (451 242)  (451 242)  routing T_9_15.sp4_h_r_2 <X> T_9_15.sp4_v_t_39
 (28 2)  (466 242)  (466 242)  routing T_9_15.lc_trk_g2_0 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 242)  (467 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 242)  (469 242)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 242)  (470 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 242)  (471 242)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 242)  (473 242)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.input_2_1
 (36 2)  (474 242)  (474 242)  LC_1 Logic Functioning bit
 (38 2)  (476 242)  (476 242)  LC_1 Logic Functioning bit
 (40 2)  (478 242)  (478 242)  LC_1 Logic Functioning bit
 (41 2)  (479 242)  (479 242)  LC_1 Logic Functioning bit
 (42 2)  (480 242)  (480 242)  LC_1 Logic Functioning bit
 (45 2)  (483 242)  (483 242)  LC_1 Logic Functioning bit
 (47 2)  (485 242)  (485 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (438 243)  (438 243)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 3)  (440 243)  (440 243)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (8 3)  (446 243)  (446 243)  routing T_9_15.sp4_h_l_36 <X> T_9_15.sp4_v_t_36
 (12 3)  (450 243)  (450 243)  routing T_9_15.sp4_h_r_2 <X> T_9_15.sp4_v_t_39
 (15 3)  (453 243)  (453 243)  routing T_9_15.bot_op_4 <X> T_9_15.lc_trk_g0_4
 (17 3)  (455 243)  (455 243)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (460 243)  (460 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (461 243)  (461 243)  routing T_9_15.sp4_v_b_22 <X> T_9_15.lc_trk_g0_6
 (24 3)  (462 243)  (462 243)  routing T_9_15.sp4_v_b_22 <X> T_9_15.lc_trk_g0_6
 (26 3)  (464 243)  (464 243)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 243)  (465 243)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 243)  (466 243)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 243)  (467 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 243)  (469 243)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 243)  (470 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (472 243)  (472 243)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.input_2_1
 (36 3)  (474 243)  (474 243)  LC_1 Logic Functioning bit
 (38 3)  (476 243)  (476 243)  LC_1 Logic Functioning bit
 (40 3)  (478 243)  (478 243)  LC_1 Logic Functioning bit
 (41 3)  (479 243)  (479 243)  LC_1 Logic Functioning bit
 (43 3)  (481 243)  (481 243)  LC_1 Logic Functioning bit
 (0 4)  (438 244)  (438 244)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (1 4)  (439 244)  (439 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (446 244)  (446 244)  routing T_9_15.sp4_h_l_41 <X> T_9_15.sp4_h_r_4
 (15 4)  (453 244)  (453 244)  routing T_9_15.top_op_1 <X> T_9_15.lc_trk_g1_1
 (17 4)  (455 244)  (455 244)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (25 4)  (463 244)  (463 244)  routing T_9_15.sp4_h_r_10 <X> T_9_15.lc_trk_g1_2
 (27 4)  (465 244)  (465 244)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 244)  (466 244)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 244)  (467 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 244)  (469 244)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 244)  (470 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 244)  (471 244)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 244)  (472 244)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 244)  (473 244)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.input_2_2
 (36 4)  (474 244)  (474 244)  LC_2 Logic Functioning bit
 (37 4)  (475 244)  (475 244)  LC_2 Logic Functioning bit
 (38 4)  (476 244)  (476 244)  LC_2 Logic Functioning bit
 (39 4)  (477 244)  (477 244)  LC_2 Logic Functioning bit
 (41 4)  (479 244)  (479 244)  LC_2 Logic Functioning bit
 (42 4)  (480 244)  (480 244)  LC_2 Logic Functioning bit
 (43 4)  (481 244)  (481 244)  LC_2 Logic Functioning bit
 (1 5)  (439 245)  (439 245)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (17 5)  (455 245)  (455 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (456 245)  (456 245)  routing T_9_15.top_op_1 <X> T_9_15.lc_trk_g1_1
 (22 5)  (460 245)  (460 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (461 245)  (461 245)  routing T_9_15.sp4_h_r_10 <X> T_9_15.lc_trk_g1_2
 (24 5)  (462 245)  (462 245)  routing T_9_15.sp4_h_r_10 <X> T_9_15.lc_trk_g1_2
 (27 5)  (465 245)  (465 245)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 245)  (467 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 245)  (470 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (472 245)  (472 245)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.input_2_2
 (36 5)  (474 245)  (474 245)  LC_2 Logic Functioning bit
 (37 5)  (475 245)  (475 245)  LC_2 Logic Functioning bit
 (38 5)  (476 245)  (476 245)  LC_2 Logic Functioning bit
 (39 5)  (477 245)  (477 245)  LC_2 Logic Functioning bit
 (40 5)  (478 245)  (478 245)  LC_2 Logic Functioning bit
 (41 5)  (479 245)  (479 245)  LC_2 Logic Functioning bit
 (42 5)  (480 245)  (480 245)  LC_2 Logic Functioning bit
 (43 5)  (481 245)  (481 245)  LC_2 Logic Functioning bit
 (48 5)  (486 245)  (486 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (453 246)  (453 246)  routing T_9_15.top_op_5 <X> T_9_15.lc_trk_g1_5
 (17 6)  (455 246)  (455 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (36 6)  (474 246)  (474 246)  LC_3 Logic Functioning bit
 (37 6)  (475 246)  (475 246)  LC_3 Logic Functioning bit
 (39 6)  (477 246)  (477 246)  LC_3 Logic Functioning bit
 (40 6)  (478 246)  (478 246)  LC_3 Logic Functioning bit
 (42 6)  (480 246)  (480 246)  LC_3 Logic Functioning bit
 (43 6)  (481 246)  (481 246)  LC_3 Logic Functioning bit
 (50 6)  (488 246)  (488 246)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (453 247)  (453 247)  routing T_9_15.sp4_v_t_9 <X> T_9_15.lc_trk_g1_4
 (16 7)  (454 247)  (454 247)  routing T_9_15.sp4_v_t_9 <X> T_9_15.lc_trk_g1_4
 (17 7)  (455 247)  (455 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (456 247)  (456 247)  routing T_9_15.top_op_5 <X> T_9_15.lc_trk_g1_5
 (26 7)  (464 247)  (464 247)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 247)  (465 247)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 247)  (466 247)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 247)  (467 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (474 247)  (474 247)  LC_3 Logic Functioning bit
 (37 7)  (475 247)  (475 247)  LC_3 Logic Functioning bit
 (38 7)  (476 247)  (476 247)  LC_3 Logic Functioning bit
 (41 7)  (479 247)  (479 247)  LC_3 Logic Functioning bit
 (42 7)  (480 247)  (480 247)  LC_3 Logic Functioning bit
 (43 7)  (481 247)  (481 247)  LC_3 Logic Functioning bit
 (14 8)  (452 248)  (452 248)  routing T_9_15.wire_logic_cluster/lc_0/out <X> T_9_15.lc_trk_g2_0
 (22 8)  (460 248)  (460 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (461 248)  (461 248)  routing T_9_15.sp4_v_t_30 <X> T_9_15.lc_trk_g2_3
 (24 8)  (462 248)  (462 248)  routing T_9_15.sp4_v_t_30 <X> T_9_15.lc_trk_g2_3
 (26 8)  (464 248)  (464 248)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 248)  (466 248)  routing T_9_15.lc_trk_g2_3 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 248)  (467 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 248)  (470 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 248)  (471 248)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 248)  (472 248)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 248)  (474 248)  LC_4 Logic Functioning bit
 (37 8)  (475 248)  (475 248)  LC_4 Logic Functioning bit
 (38 8)  (476 248)  (476 248)  LC_4 Logic Functioning bit
 (39 8)  (477 248)  (477 248)  LC_4 Logic Functioning bit
 (40 8)  (478 248)  (478 248)  LC_4 Logic Functioning bit
 (42 8)  (480 248)  (480 248)  LC_4 Logic Functioning bit
 (50 8)  (488 248)  (488 248)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (455 249)  (455 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (460 249)  (460 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (461 249)  (461 249)  routing T_9_15.sp4_h_l_15 <X> T_9_15.lc_trk_g2_2
 (24 9)  (462 249)  (462 249)  routing T_9_15.sp4_h_l_15 <X> T_9_15.lc_trk_g2_2
 (25 9)  (463 249)  (463 249)  routing T_9_15.sp4_h_l_15 <X> T_9_15.lc_trk_g2_2
 (26 9)  (464 249)  (464 249)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 249)  (466 249)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 249)  (467 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 249)  (468 249)  routing T_9_15.lc_trk_g2_3 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 249)  (469 249)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 249)  (474 249)  LC_4 Logic Functioning bit
 (37 9)  (475 249)  (475 249)  LC_4 Logic Functioning bit
 (39 9)  (477 249)  (477 249)  LC_4 Logic Functioning bit
 (43 9)  (481 249)  (481 249)  LC_4 Logic Functioning bit
 (11 10)  (449 250)  (449 250)  routing T_9_15.sp4_h_l_38 <X> T_9_15.sp4_v_t_45
 (29 10)  (467 250)  (467 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 250)  (468 250)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 250)  (469 250)  routing T_9_15.lc_trk_g0_4 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 250)  (470 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 250)  (474 250)  LC_5 Logic Functioning bit
 (38 10)  (476 250)  (476 250)  LC_5 Logic Functioning bit
 (41 10)  (479 250)  (479 250)  LC_5 Logic Functioning bit
 (42 10)  (480 250)  (480 250)  LC_5 Logic Functioning bit
 (43 10)  (481 250)  (481 250)  LC_5 Logic Functioning bit
 (46 10)  (484 250)  (484 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (488 250)  (488 250)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (455 251)  (455 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (460 251)  (460 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (465 251)  (465 251)  routing T_9_15.lc_trk_g1_0 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 251)  (467 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 251)  (468 251)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (43 11)  (481 251)  (481 251)  LC_5 Logic Functioning bit
 (6 12)  (444 252)  (444 252)  routing T_9_15.sp4_v_t_43 <X> T_9_15.sp4_v_b_9
 (8 12)  (446 252)  (446 252)  routing T_9_15.sp4_h_l_39 <X> T_9_15.sp4_h_r_10
 (10 12)  (448 252)  (448 252)  routing T_9_15.sp4_h_l_39 <X> T_9_15.sp4_h_r_10
 (16 12)  (454 252)  (454 252)  routing T_9_15.sp4_v_b_33 <X> T_9_15.lc_trk_g3_1
 (17 12)  (455 252)  (455 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (456 252)  (456 252)  routing T_9_15.sp4_v_b_33 <X> T_9_15.lc_trk_g3_1
 (27 12)  (465 252)  (465 252)  routing T_9_15.lc_trk_g1_0 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 252)  (467 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 252)  (470 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (473 252)  (473 252)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.input_2_6
 (36 12)  (474 252)  (474 252)  LC_6 Logic Functioning bit
 (37 12)  (475 252)  (475 252)  LC_6 Logic Functioning bit
 (39 12)  (477 252)  (477 252)  LC_6 Logic Functioning bit
 (43 12)  (481 252)  (481 252)  LC_6 Logic Functioning bit
 (5 13)  (443 253)  (443 253)  routing T_9_15.sp4_v_t_43 <X> T_9_15.sp4_v_b_9
 (15 13)  (453 253)  (453 253)  routing T_9_15.tnr_op_0 <X> T_9_15.lc_trk_g3_0
 (17 13)  (455 253)  (455 253)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (456 253)  (456 253)  routing T_9_15.sp4_v_b_33 <X> T_9_15.lc_trk_g3_1
 (22 13)  (460 253)  (460 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (29 13)  (467 253)  (467 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 253)  (469 253)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 253)  (470 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (473 253)  (473 253)  routing T_9_15.lc_trk_g0_6 <X> T_9_15.input_2_6
 (36 13)  (474 253)  (474 253)  LC_6 Logic Functioning bit
 (43 13)  (481 253)  (481 253)  LC_6 Logic Functioning bit
 (0 14)  (438 254)  (438 254)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 254)  (439 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (452 254)  (452 254)  routing T_9_15.rgt_op_4 <X> T_9_15.lc_trk_g3_4
 (1 15)  (439 255)  (439 255)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (15 15)  (453 255)  (453 255)  routing T_9_15.rgt_op_4 <X> T_9_15.lc_trk_g3_4
 (17 15)  (455 255)  (455 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_10_15

 (11 0)  (503 240)  (503 240)  routing T_10_15.sp4_v_t_43 <X> T_10_15.sp4_v_b_2
 (13 0)  (505 240)  (505 240)  routing T_10_15.sp4_v_t_43 <X> T_10_15.sp4_v_b_2
 (16 0)  (508 240)  (508 240)  routing T_10_15.sp4_v_b_9 <X> T_10_15.lc_trk_g0_1
 (17 0)  (509 240)  (509 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (510 240)  (510 240)  routing T_10_15.sp4_v_b_9 <X> T_10_15.lc_trk_g0_1
 (21 0)  (513 240)  (513 240)  routing T_10_15.wire_logic_cluster/lc_3/out <X> T_10_15.lc_trk_g0_3
 (22 0)  (514 240)  (514 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (18 1)  (510 241)  (510 241)  routing T_10_15.sp4_v_b_9 <X> T_10_15.lc_trk_g0_1
 (22 1)  (514 241)  (514 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (515 241)  (515 241)  routing T_10_15.sp4_v_b_18 <X> T_10_15.lc_trk_g0_2
 (24 1)  (516 241)  (516 241)  routing T_10_15.sp4_v_b_18 <X> T_10_15.lc_trk_g0_2
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (25 2)  (517 242)  (517 242)  routing T_10_15.lft_op_6 <X> T_10_15.lc_trk_g0_6
 (0 3)  (492 243)  (492 243)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 3)  (494 243)  (494 243)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (22 3)  (514 243)  (514 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (516 243)  (516 243)  routing T_10_15.lft_op_6 <X> T_10_15.lc_trk_g0_6
 (17 4)  (509 244)  (509 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (513 244)  (513 244)  routing T_10_15.lft_op_3 <X> T_10_15.lc_trk_g1_3
 (22 4)  (514 244)  (514 244)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (516 244)  (516 244)  routing T_10_15.lft_op_3 <X> T_10_15.lc_trk_g1_3
 (31 4)  (523 244)  (523 244)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 244)  (526 244)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (38 4)  (530 244)  (530 244)  LC_2 Logic Functioning bit
 (40 4)  (532 244)  (532 244)  LC_2 Logic Functioning bit
 (41 4)  (533 244)  (533 244)  LC_2 Logic Functioning bit
 (42 4)  (534 244)  (534 244)  LC_2 Logic Functioning bit
 (43 4)  (535 244)  (535 244)  LC_2 Logic Functioning bit
 (18 5)  (510 245)  (510 245)  routing T_10_15.sp4_r_v_b_25 <X> T_10_15.lc_trk_g1_1
 (22 5)  (514 245)  (514 245)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 245)  (516 245)  routing T_10_15.top_op_2 <X> T_10_15.lc_trk_g1_2
 (25 5)  (517 245)  (517 245)  routing T_10_15.top_op_2 <X> T_10_15.lc_trk_g1_2
 (26 5)  (518 245)  (518 245)  routing T_10_15.lc_trk_g0_2 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 245)  (521 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 245)  (523 245)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 245)  (524 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (525 245)  (525 245)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.input_2_2
 (34 5)  (526 245)  (526 245)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.input_2_2
 (39 5)  (531 245)  (531 245)  LC_2 Logic Functioning bit
 (40 5)  (532 245)  (532 245)  LC_2 Logic Functioning bit
 (41 5)  (533 245)  (533 245)  LC_2 Logic Functioning bit
 (42 5)  (534 245)  (534 245)  LC_2 Logic Functioning bit
 (43 5)  (535 245)  (535 245)  LC_2 Logic Functioning bit
 (16 6)  (508 246)  (508 246)  routing T_10_15.sp4_v_b_13 <X> T_10_15.lc_trk_g1_5
 (17 6)  (509 246)  (509 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (510 246)  (510 246)  routing T_10_15.sp4_v_b_13 <X> T_10_15.lc_trk_g1_5
 (25 6)  (517 246)  (517 246)  routing T_10_15.lft_op_6 <X> T_10_15.lc_trk_g1_6
 (27 6)  (519 246)  (519 246)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 246)  (521 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 246)  (522 246)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 246)  (523 246)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 246)  (524 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 246)  (528 246)  LC_3 Logic Functioning bit
 (43 6)  (535 246)  (535 246)  LC_3 Logic Functioning bit
 (45 6)  (537 246)  (537 246)  LC_3 Logic Functioning bit
 (50 6)  (542 246)  (542 246)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (510 247)  (510 247)  routing T_10_15.sp4_v_b_13 <X> T_10_15.lc_trk_g1_5
 (22 7)  (514 247)  (514 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (516 247)  (516 247)  routing T_10_15.lft_op_6 <X> T_10_15.lc_trk_g1_6
 (26 7)  (518 247)  (518 247)  routing T_10_15.lc_trk_g0_3 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 247)  (521 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 247)  (523 247)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 247)  (528 247)  LC_3 Logic Functioning bit
 (42 7)  (534 247)  (534 247)  LC_3 Logic Functioning bit
 (25 8)  (517 248)  (517 248)  routing T_10_15.sp12_v_t_1 <X> T_10_15.lc_trk_g2_2
 (26 8)  (518 248)  (518 248)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 248)  (519 248)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 248)  (521 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 248)  (524 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (529 248)  (529 248)  LC_4 Logic Functioning bit
 (38 8)  (530 248)  (530 248)  LC_4 Logic Functioning bit
 (39 8)  (531 248)  (531 248)  LC_4 Logic Functioning bit
 (41 8)  (533 248)  (533 248)  LC_4 Logic Functioning bit
 (42 8)  (534 248)  (534 248)  LC_4 Logic Functioning bit
 (43 8)  (535 248)  (535 248)  LC_4 Logic Functioning bit
 (22 9)  (514 249)  (514 249)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (516 249)  (516 249)  routing T_10_15.sp12_v_t_1 <X> T_10_15.lc_trk_g2_2
 (25 9)  (517 249)  (517 249)  routing T_10_15.sp12_v_t_1 <X> T_10_15.lc_trk_g2_2
 (27 9)  (519 249)  (519 249)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 249)  (521 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 249)  (522 249)  routing T_10_15.lc_trk_g1_2 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 249)  (523 249)  routing T_10_15.lc_trk_g0_3 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 249)  (524 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (525 249)  (525 249)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.input_2_4
 (35 9)  (527 249)  (527 249)  routing T_10_15.lc_trk_g2_2 <X> T_10_15.input_2_4
 (36 9)  (528 249)  (528 249)  LC_4 Logic Functioning bit
 (37 9)  (529 249)  (529 249)  LC_4 Logic Functioning bit
 (38 9)  (530 249)  (530 249)  LC_4 Logic Functioning bit
 (40 9)  (532 249)  (532 249)  LC_4 Logic Functioning bit
 (41 9)  (533 249)  (533 249)  LC_4 Logic Functioning bit
 (42 9)  (534 249)  (534 249)  LC_4 Logic Functioning bit
 (22 10)  (514 250)  (514 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (518 250)  (518 250)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (32 10)  (524 250)  (524 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 250)  (525 250)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 250)  (526 250)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 250)  (528 250)  LC_5 Logic Functioning bit
 (37 10)  (529 250)  (529 250)  LC_5 Logic Functioning bit
 (38 10)  (530 250)  (530 250)  LC_5 Logic Functioning bit
 (39 10)  (531 250)  (531 250)  LC_5 Logic Functioning bit
 (41 10)  (533 250)  (533 250)  LC_5 Logic Functioning bit
 (43 10)  (535 250)  (535 250)  LC_5 Logic Functioning bit
 (26 11)  (518 251)  (518 251)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 251)  (520 251)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 251)  (521 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (528 251)  (528 251)  LC_5 Logic Functioning bit
 (37 11)  (529 251)  (529 251)  LC_5 Logic Functioning bit
 (38 11)  (530 251)  (530 251)  LC_5 Logic Functioning bit
 (39 11)  (531 251)  (531 251)  LC_5 Logic Functioning bit
 (40 11)  (532 251)  (532 251)  LC_5 Logic Functioning bit
 (42 11)  (534 251)  (534 251)  LC_5 Logic Functioning bit
 (17 12)  (509 252)  (509 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (29 12)  (521 252)  (521 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 252)  (523 252)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 252)  (524 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 252)  (525 252)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 252)  (526 252)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 252)  (528 252)  LC_6 Logic Functioning bit
 (38 12)  (530 252)  (530 252)  LC_6 Logic Functioning bit
 (41 12)  (533 252)  (533 252)  LC_6 Logic Functioning bit
 (50 12)  (542 252)  (542 252)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (543 252)  (543 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (518 253)  (518 253)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 253)  (519 253)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 253)  (521 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (528 253)  (528 253)  LC_6 Logic Functioning bit
 (38 13)  (530 253)  (530 253)  LC_6 Logic Functioning bit
 (40 13)  (532 253)  (532 253)  LC_6 Logic Functioning bit
 (14 14)  (506 254)  (506 254)  routing T_10_15.bnl_op_4 <X> T_10_15.lc_trk_g3_4
 (32 14)  (524 254)  (524 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 254)  (525 254)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 254)  (526 254)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 254)  (528 254)  LC_7 Logic Functioning bit
 (37 14)  (529 254)  (529 254)  LC_7 Logic Functioning bit
 (50 14)  (542 254)  (542 254)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (543 254)  (543 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (506 255)  (506 255)  routing T_10_15.bnl_op_4 <X> T_10_15.lc_trk_g3_4
 (17 15)  (509 255)  (509 255)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (36 15)  (528 255)  (528 255)  LC_7 Logic Functioning bit
 (37 15)  (529 255)  (529 255)  LC_7 Logic Functioning bit


LogicTile_11_15

 (15 0)  (561 240)  (561 240)  routing T_11_15.sp4_h_r_1 <X> T_11_15.lc_trk_g0_1
 (16 0)  (562 240)  (562 240)  routing T_11_15.sp4_h_r_1 <X> T_11_15.lc_trk_g0_1
 (17 0)  (563 240)  (563 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (567 240)  (567 240)  routing T_11_15.sp4_h_r_11 <X> T_11_15.lc_trk_g0_3
 (22 0)  (568 240)  (568 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (569 240)  (569 240)  routing T_11_15.sp4_h_r_11 <X> T_11_15.lc_trk_g0_3
 (24 0)  (570 240)  (570 240)  routing T_11_15.sp4_h_r_11 <X> T_11_15.lc_trk_g0_3
 (18 1)  (564 241)  (564 241)  routing T_11_15.sp4_h_r_1 <X> T_11_15.lc_trk_g0_1
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (573 242)  (573 242)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 242)  (574 242)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 242)  (576 242)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 242)  (580 242)  routing T_11_15.lc_trk_g1_1 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (41 2)  (587 242)  (587 242)  LC_1 Logic Functioning bit
 (43 2)  (589 242)  (589 242)  LC_1 Logic Functioning bit
 (45 2)  (591 242)  (591 242)  LC_1 Logic Functioning bit
 (48 2)  (594 242)  (594 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (597 242)  (597 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (53 2)  (599 242)  (599 242)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (30 3)  (576 243)  (576 243)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (41 3)  (587 243)  (587 243)  LC_1 Logic Functioning bit
 (43 3)  (589 243)  (589 243)  LC_1 Logic Functioning bit
 (46 3)  (592 243)  (592 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (5 4)  (551 244)  (551 244)  routing T_11_15.sp4_v_b_9 <X> T_11_15.sp4_h_r_3
 (17 4)  (563 244)  (563 244)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (564 244)  (564 244)  routing T_11_15.wire_logic_cluster/lc_1/out <X> T_11_15.lc_trk_g1_1
 (4 5)  (550 245)  (550 245)  routing T_11_15.sp4_v_b_9 <X> T_11_15.sp4_h_r_3
 (6 5)  (552 245)  (552 245)  routing T_11_15.sp4_v_b_9 <X> T_11_15.sp4_h_r_3
 (5 6)  (551 246)  (551 246)  routing T_11_15.sp4_v_t_44 <X> T_11_15.sp4_h_l_38
 (14 6)  (560 246)  (560 246)  routing T_11_15.wire_logic_cluster/lc_4/out <X> T_11_15.lc_trk_g1_4
 (17 6)  (563 246)  (563 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 246)  (564 246)  routing T_11_15.wire_logic_cluster/lc_5/out <X> T_11_15.lc_trk_g1_5
 (26 6)  (572 246)  (572 246)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 246)  (574 246)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 246)  (576 246)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 246)  (579 246)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 246)  (580 246)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 246)  (583 246)  LC_3 Logic Functioning bit
 (41 6)  (587 246)  (587 246)  LC_3 Logic Functioning bit
 (43 6)  (589 246)  (589 246)  LC_3 Logic Functioning bit
 (4 7)  (550 247)  (550 247)  routing T_11_15.sp4_v_t_44 <X> T_11_15.sp4_h_l_38
 (6 7)  (552 247)  (552 247)  routing T_11_15.sp4_v_t_44 <X> T_11_15.sp4_h_l_38
 (8 7)  (554 247)  (554 247)  routing T_11_15.sp4_v_b_1 <X> T_11_15.sp4_v_t_41
 (10 7)  (556 247)  (556 247)  routing T_11_15.sp4_v_b_1 <X> T_11_15.sp4_v_t_41
 (17 7)  (563 247)  (563 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (573 247)  (573 247)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 247)  (574 247)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 247)  (575 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 247)  (576 247)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 247)  (578 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (583 247)  (583 247)  LC_3 Logic Functioning bit
 (53 7)  (599 247)  (599 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (561 248)  (561 248)  routing T_11_15.sp4_v_t_28 <X> T_11_15.lc_trk_g2_1
 (16 8)  (562 248)  (562 248)  routing T_11_15.sp4_v_t_28 <X> T_11_15.lc_trk_g2_1
 (17 8)  (563 248)  (563 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (567 248)  (567 248)  routing T_11_15.sp4_h_r_43 <X> T_11_15.lc_trk_g2_3
 (22 8)  (568 248)  (568 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (569 248)  (569 248)  routing T_11_15.sp4_h_r_43 <X> T_11_15.lc_trk_g2_3
 (24 8)  (570 248)  (570 248)  routing T_11_15.sp4_h_r_43 <X> T_11_15.lc_trk_g2_3
 (26 8)  (572 248)  (572 248)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 248)  (577 248)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 248)  (580 248)  routing T_11_15.lc_trk_g1_4 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 248)  (582 248)  LC_4 Logic Functioning bit
 (37 8)  (583 248)  (583 248)  LC_4 Logic Functioning bit
 (38 8)  (584 248)  (584 248)  LC_4 Logic Functioning bit
 (39 8)  (585 248)  (585 248)  LC_4 Logic Functioning bit
 (41 8)  (587 248)  (587 248)  LC_4 Logic Functioning bit
 (43 8)  (589 248)  (589 248)  LC_4 Logic Functioning bit
 (45 8)  (591 248)  (591 248)  LC_4 Logic Functioning bit
 (52 8)  (598 248)  (598 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (567 249)  (567 249)  routing T_11_15.sp4_h_r_43 <X> T_11_15.lc_trk_g2_3
 (22 9)  (568 249)  (568 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (571 249)  (571 249)  routing T_11_15.sp4_r_v_b_34 <X> T_11_15.lc_trk_g2_2
 (26 9)  (572 249)  (572 249)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 249)  (573 249)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 249)  (574 249)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 249)  (575 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 249)  (576 249)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (582 249)  (582 249)  LC_4 Logic Functioning bit
 (38 9)  (584 249)  (584 249)  LC_4 Logic Functioning bit
 (28 10)  (574 250)  (574 250)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 250)  (575 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 250)  (576 250)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 250)  (577 250)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 250)  (580 250)  routing T_11_15.lc_trk_g1_5 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 250)  (583 250)  LC_5 Logic Functioning bit
 (39 10)  (585 250)  (585 250)  LC_5 Logic Functioning bit
 (45 10)  (591 250)  (591 250)  LC_5 Logic Functioning bit
 (46 10)  (592 250)  (592 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (17 11)  (563 251)  (563 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (568 251)  (568 251)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (570 251)  (570 251)  routing T_11_15.tnr_op_6 <X> T_11_15.lc_trk_g2_6
 (26 11)  (572 251)  (572 251)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 251)  (573 251)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 251)  (574 251)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 251)  (575 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 251)  (578 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (579 251)  (579 251)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.input_2_5
 (36 11)  (582 251)  (582 251)  LC_5 Logic Functioning bit
 (37 11)  (583 251)  (583 251)  LC_5 Logic Functioning bit
 (38 11)  (584 251)  (584 251)  LC_5 Logic Functioning bit
 (42 11)  (588 251)  (588 251)  LC_5 Logic Functioning bit
 (8 12)  (554 252)  (554 252)  routing T_11_15.sp4_h_l_47 <X> T_11_15.sp4_h_r_10
 (15 12)  (561 252)  (561 252)  routing T_11_15.sp4_h_r_41 <X> T_11_15.lc_trk_g3_1
 (16 12)  (562 252)  (562 252)  routing T_11_15.sp4_h_r_41 <X> T_11_15.lc_trk_g3_1
 (17 12)  (563 252)  (563 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (564 252)  (564 252)  routing T_11_15.sp4_h_r_41 <X> T_11_15.lc_trk_g3_1
 (8 13)  (554 253)  (554 253)  routing T_11_15.sp4_v_t_42 <X> T_11_15.sp4_v_b_10
 (10 13)  (556 253)  (556 253)  routing T_11_15.sp4_v_t_42 <X> T_11_15.sp4_v_b_10
 (18 13)  (564 253)  (564 253)  routing T_11_15.sp4_h_r_41 <X> T_11_15.lc_trk_g3_1
 (22 13)  (568 253)  (568 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (571 253)  (571 253)  routing T_11_15.sp4_r_v_b_42 <X> T_11_15.lc_trk_g3_2
 (14 14)  (560 254)  (560 254)  routing T_11_15.sp4_h_r_44 <X> T_11_15.lc_trk_g3_4
 (17 14)  (563 254)  (563 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (567 254)  (567 254)  routing T_11_15.sp4_v_t_26 <X> T_11_15.lc_trk_g3_7
 (22 14)  (568 254)  (568 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 254)  (569 254)  routing T_11_15.sp4_v_t_26 <X> T_11_15.lc_trk_g3_7
 (27 14)  (573 254)  (573 254)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 254)  (574 254)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 254)  (575 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 254)  (576 254)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 254)  (578 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 254)  (579 254)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (51 14)  (597 254)  (597 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (560 255)  (560 255)  routing T_11_15.sp4_h_r_44 <X> T_11_15.lc_trk_g3_4
 (15 15)  (561 255)  (561 255)  routing T_11_15.sp4_h_r_44 <X> T_11_15.lc_trk_g3_4
 (16 15)  (562 255)  (562 255)  routing T_11_15.sp4_h_r_44 <X> T_11_15.lc_trk_g3_4
 (17 15)  (563 255)  (563 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (564 255)  (564 255)  routing T_11_15.sp4_r_v_b_45 <X> T_11_15.lc_trk_g3_5
 (21 15)  (567 255)  (567 255)  routing T_11_15.sp4_v_t_26 <X> T_11_15.lc_trk_g3_7
 (26 15)  (572 255)  (572 255)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 255)  (574 255)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 255)  (575 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 255)  (577 255)  routing T_11_15.lc_trk_g2_2 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (40 15)  (586 255)  (586 255)  LC_7 Logic Functioning bit
 (42 15)  (588 255)  (588 255)  LC_7 Logic Functioning bit


LogicTile_12_15

 (8 0)  (608 240)  (608 240)  routing T_12_15.sp4_h_l_36 <X> T_12_15.sp4_h_r_1
 (17 0)  (617 240)  (617 240)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (618 240)  (618 240)  routing T_12_15.bnr_op_1 <X> T_12_15.lc_trk_g0_1
 (25 0)  (625 240)  (625 240)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g0_2
 (14 1)  (614 241)  (614 241)  routing T_12_15.sp4_r_v_b_35 <X> T_12_15.lc_trk_g0_0
 (17 1)  (617 241)  (617 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (618 241)  (618 241)  routing T_12_15.bnr_op_1 <X> T_12_15.lc_trk_g0_1
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (600 242)  (600 242)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (614 242)  (614 242)  routing T_12_15.bnr_op_4 <X> T_12_15.lc_trk_g0_4
 (22 2)  (622 242)  (622 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (623 242)  (623 242)  routing T_12_15.sp4_v_b_23 <X> T_12_15.lc_trk_g0_7
 (24 2)  (624 242)  (624 242)  routing T_12_15.sp4_v_b_23 <X> T_12_15.lc_trk_g0_7
 (28 2)  (628 242)  (628 242)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 242)  (633 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 242)  (634 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 242)  (635 242)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.input_2_1
 (38 2)  (638 242)  (638 242)  LC_1 Logic Functioning bit
 (39 2)  (639 242)  (639 242)  LC_1 Logic Functioning bit
 (45 2)  (645 242)  (645 242)  LC_1 Logic Functioning bit
 (2 3)  (602 243)  (602 243)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (14 3)  (614 243)  (614 243)  routing T_12_15.bnr_op_4 <X> T_12_15.lc_trk_g0_4
 (17 3)  (617 243)  (617 243)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 243)  (630 243)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 243)  (632 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (635 243)  (635 243)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.input_2_1
 (37 3)  (637 243)  (637 243)  LC_1 Logic Functioning bit
 (38 3)  (638 243)  (638 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (48 3)  (648 243)  (648 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (9 4)  (609 244)  (609 244)  routing T_12_15.sp4_v_t_41 <X> T_12_15.sp4_h_r_4
 (12 4)  (612 244)  (612 244)  routing T_12_15.sp4_h_l_39 <X> T_12_15.sp4_h_r_5
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 244)  (630 244)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 244)  (637 244)  LC_2 Logic Functioning bit
 (42 4)  (642 244)  (642 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (13 5)  (613 245)  (613 245)  routing T_12_15.sp4_h_l_39 <X> T_12_15.sp4_h_r_5
 (18 5)  (618 245)  (618 245)  routing T_12_15.sp4_r_v_b_25 <X> T_12_15.lc_trk_g1_1
 (26 5)  (626 245)  (626 245)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 245)  (628 245)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 245)  (630 245)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 245)  (632 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (635 245)  (635 245)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.input_2_2
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (37 5)  (637 245)  (637 245)  LC_2 Logic Functioning bit
 (38 5)  (638 245)  (638 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (5 6)  (605 246)  (605 246)  routing T_12_15.sp4_v_t_38 <X> T_12_15.sp4_h_l_38
 (8 6)  (608 246)  (608 246)  routing T_12_15.sp4_h_r_4 <X> T_12_15.sp4_h_l_41
 (21 6)  (621 246)  (621 246)  routing T_12_15.sp4_h_l_10 <X> T_12_15.lc_trk_g1_7
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (623 246)  (623 246)  routing T_12_15.sp4_h_l_10 <X> T_12_15.lc_trk_g1_7
 (24 6)  (624 246)  (624 246)  routing T_12_15.sp4_h_l_10 <X> T_12_15.lc_trk_g1_7
 (26 6)  (626 246)  (626 246)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 246)  (628 246)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 246)  (631 246)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (635 246)  (635 246)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_3
 (37 6)  (637 246)  (637 246)  LC_3 Logic Functioning bit
 (42 6)  (642 246)  (642 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (6 7)  (606 247)  (606 247)  routing T_12_15.sp4_v_t_38 <X> T_12_15.sp4_h_l_38
 (14 7)  (614 247)  (614 247)  routing T_12_15.sp4_h_r_4 <X> T_12_15.lc_trk_g1_4
 (15 7)  (615 247)  (615 247)  routing T_12_15.sp4_h_r_4 <X> T_12_15.lc_trk_g1_4
 (16 7)  (616 247)  (616 247)  routing T_12_15.sp4_h_r_4 <X> T_12_15.lc_trk_g1_4
 (17 7)  (617 247)  (617 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (621 247)  (621 247)  routing T_12_15.sp4_h_l_10 <X> T_12_15.lc_trk_g1_7
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (624 247)  (624 247)  routing T_12_15.top_op_6 <X> T_12_15.lc_trk_g1_6
 (25 7)  (625 247)  (625 247)  routing T_12_15.top_op_6 <X> T_12_15.lc_trk_g1_6
 (26 7)  (626 247)  (626 247)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 247)  (632 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (633 247)  (633 247)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_3
 (34 7)  (634 247)  (634 247)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_3
 (35 7)  (635 247)  (635 247)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_3
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (37 7)  (637 247)  (637 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (43 7)  (643 247)  (643 247)  LC_3 Logic Functioning bit
 (48 7)  (648 247)  (648 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (651 247)  (651 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (612 248)  (612 248)  routing T_12_15.sp4_h_l_40 <X> T_12_15.sp4_h_r_8
 (15 8)  (615 248)  (615 248)  routing T_12_15.rgt_op_1 <X> T_12_15.lc_trk_g2_1
 (17 8)  (617 248)  (617 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 248)  (618 248)  routing T_12_15.rgt_op_1 <X> T_12_15.lc_trk_g2_1
 (22 8)  (622 248)  (622 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 248)  (623 248)  routing T_12_15.sp4_v_t_30 <X> T_12_15.lc_trk_g2_3
 (24 8)  (624 248)  (624 248)  routing T_12_15.sp4_v_t_30 <X> T_12_15.lc_trk_g2_3
 (25 8)  (625 248)  (625 248)  routing T_12_15.sp4_h_r_34 <X> T_12_15.lc_trk_g2_2
 (26 8)  (626 248)  (626 248)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 248)  (628 248)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 248)  (631 248)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (41 8)  (641 248)  (641 248)  LC_4 Logic Functioning bit
 (43 8)  (643 248)  (643 248)  LC_4 Logic Functioning bit
 (13 9)  (613 249)  (613 249)  routing T_12_15.sp4_h_l_40 <X> T_12_15.sp4_h_r_8
 (17 9)  (617 249)  (617 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 249)  (623 249)  routing T_12_15.sp4_h_r_34 <X> T_12_15.lc_trk_g2_2
 (24 9)  (624 249)  (624 249)  routing T_12_15.sp4_h_r_34 <X> T_12_15.lc_trk_g2_2
 (27 9)  (627 249)  (627 249)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 249)  (628 249)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 249)  (630 249)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (37 9)  (637 249)  (637 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (43 9)  (643 249)  (643 249)  LC_4 Logic Functioning bit
 (5 10)  (605 250)  (605 250)  routing T_12_15.sp4_v_t_37 <X> T_12_15.sp4_h_l_43
 (8 10)  (608 250)  (608 250)  routing T_12_15.sp4_v_t_42 <X> T_12_15.sp4_h_l_42
 (9 10)  (609 250)  (609 250)  routing T_12_15.sp4_v_t_42 <X> T_12_15.sp4_h_l_42
 (21 10)  (621 250)  (621 250)  routing T_12_15.wire_logic_cluster/lc_7/out <X> T_12_15.lc_trk_g2_7
 (22 10)  (622 250)  (622 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 250)  (634 250)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (37 10)  (637 250)  (637 250)  LC_5 Logic Functioning bit
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (43 10)  (643 250)  (643 250)  LC_5 Logic Functioning bit
 (50 10)  (650 250)  (650 250)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (604 251)  (604 251)  routing T_12_15.sp4_v_t_37 <X> T_12_15.sp4_h_l_43
 (6 11)  (606 251)  (606 251)  routing T_12_15.sp4_v_t_37 <X> T_12_15.sp4_h_l_43
 (14 11)  (614 251)  (614 251)  routing T_12_15.sp4_h_l_17 <X> T_12_15.lc_trk_g2_4
 (15 11)  (615 251)  (615 251)  routing T_12_15.sp4_h_l_17 <X> T_12_15.lc_trk_g2_4
 (16 11)  (616 251)  (616 251)  routing T_12_15.sp4_h_l_17 <X> T_12_15.lc_trk_g2_4
 (17 11)  (617 251)  (617 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (36 11)  (636 251)  (636 251)  LC_5 Logic Functioning bit
 (37 11)  (637 251)  (637 251)  LC_5 Logic Functioning bit
 (41 11)  (641 251)  (641 251)  LC_5 Logic Functioning bit
 (43 11)  (643 251)  (643 251)  LC_5 Logic Functioning bit
 (46 11)  (646 251)  (646 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g3_1
 (26 12)  (626 252)  (626 252)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 252)  (630 252)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 252)  (631 252)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 252)  (634 252)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 252)  (635 252)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.input_2_6
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (37 12)  (637 252)  (637 252)  LC_6 Logic Functioning bit
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (41 12)  (641 252)  (641 252)  LC_6 Logic Functioning bit
 (43 12)  (643 252)  (643 252)  LC_6 Logic Functioning bit
 (26 13)  (626 253)  (626 253)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 253)  (627 253)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 253)  (628 253)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 253)  (632 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (634 253)  (634 253)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.input_2_6
 (35 13)  (635 253)  (635 253)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.input_2_6
 (36 13)  (636 253)  (636 253)  LC_6 Logic Functioning bit
 (37 13)  (637 253)  (637 253)  LC_6 Logic Functioning bit
 (39 13)  (639 253)  (639 253)  LC_6 Logic Functioning bit
 (16 14)  (616 254)  (616 254)  routing T_12_15.sp12_v_t_10 <X> T_12_15.lc_trk_g3_5
 (17 14)  (617 254)  (617 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (625 254)  (625 254)  routing T_12_15.sp4_v_b_38 <X> T_12_15.lc_trk_g3_6
 (26 14)  (626 254)  (626 254)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 254)  (628 254)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 254)  (630 254)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 254)  (633 254)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 254)  (635 254)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.input_2_7
 (37 14)  (637 254)  (637 254)  LC_7 Logic Functioning bit
 (41 14)  (641 254)  (641 254)  LC_7 Logic Functioning bit
 (42 14)  (642 254)  (642 254)  LC_7 Logic Functioning bit
 (43 14)  (643 254)  (643 254)  LC_7 Logic Functioning bit
 (45 14)  (645 254)  (645 254)  LC_7 Logic Functioning bit
 (52 14)  (652 254)  (652 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (8 15)  (608 255)  (608 255)  routing T_12_15.sp4_v_b_7 <X> T_12_15.sp4_v_t_47
 (10 15)  (610 255)  (610 255)  routing T_12_15.sp4_v_b_7 <X> T_12_15.sp4_v_t_47
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (623 255)  (623 255)  routing T_12_15.sp4_v_b_38 <X> T_12_15.lc_trk_g3_6
 (25 15)  (625 255)  (625 255)  routing T_12_15.sp4_v_b_38 <X> T_12_15.lc_trk_g3_6
 (26 15)  (626 255)  (626 255)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 255)  (631 255)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 255)  (632 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (633 255)  (633 255)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.input_2_7
 (35 15)  (635 255)  (635 255)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.input_2_7
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (43 15)  (643 255)  (643 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (10 0)  (664 240)  (664 240)  routing T_13_15.sp4_v_t_45 <X> T_13_15.sp4_h_r_1
 (21 0)  (675 240)  (675 240)  routing T_13_15.bnr_op_3 <X> T_13_15.lc_trk_g0_3
 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (42 0)  (696 240)  (696 240)  LC_0 Logic Functioning bit
 (44 0)  (698 240)  (698 240)  LC_0 Logic Functioning bit
 (45 0)  (699 240)  (699 240)  LC_0 Logic Functioning bit
 (21 1)  (675 241)  (675 241)  routing T_13_15.bnr_op_3 <X> T_13_15.lc_trk_g0_3
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (41 1)  (695 241)  (695 241)  LC_0 Logic Functioning bit
 (42 1)  (696 241)  (696 241)  LC_0 Logic Functioning bit
 (49 1)  (703 241)  (703 241)  Carry_In_Mux bit 

 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (42 2)  (696 242)  (696 242)  LC_1 Logic Functioning bit
 (44 2)  (698 242)  (698 242)  LC_1 Logic Functioning bit
 (45 2)  (699 242)  (699 242)  LC_1 Logic Functioning bit
 (0 3)  (654 243)  (654 243)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 3)  (656 243)  (656 243)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (36 3)  (690 243)  (690 243)  LC_1 Logic Functioning bit
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (41 3)  (695 243)  (695 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (0 4)  (654 244)  (654 244)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_7/cen
 (1 4)  (655 244)  (655 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (657 244)  (657 244)  routing T_13_15.sp12_v_t_23 <X> T_13_15.sp12_h_r_0
 (15 4)  (669 244)  (669 244)  routing T_13_15.sp4_h_r_9 <X> T_13_15.lc_trk_g1_1
 (16 4)  (670 244)  (670 244)  routing T_13_15.sp4_h_r_9 <X> T_13_15.lc_trk_g1_1
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (672 244)  (672 244)  routing T_13_15.sp4_h_r_9 <X> T_13_15.lc_trk_g1_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (39 4)  (693 244)  (693 244)  LC_2 Logic Functioning bit
 (41 4)  (695 244)  (695 244)  LC_2 Logic Functioning bit
 (42 4)  (696 244)  (696 244)  LC_2 Logic Functioning bit
 (0 5)  (654 245)  (654 245)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_7/cen
 (1 5)  (655 245)  (655 245)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_7/cen
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (41 5)  (695 245)  (695 245)  LC_2 Logic Functioning bit
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (52 5)  (706 245)  (706 245)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (11 9)  (665 249)  (665 249)  routing T_13_15.sp4_h_l_37 <X> T_13_15.sp4_h_r_8
 (13 9)  (667 249)  (667 249)  routing T_13_15.sp4_h_l_37 <X> T_13_15.sp4_h_r_8
 (14 12)  (668 252)  (668 252)  routing T_13_15.wire_logic_cluster/lc_0/out <X> T_13_15.lc_trk_g3_0
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g3_1
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (675 253)  (675 253)  routing T_13_15.sp4_r_v_b_43 <X> T_13_15.lc_trk_g3_3
 (0 14)  (654 254)  (654 254)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (6 14)  (660 254)  (660 254)  routing T_13_15.sp4_h_l_41 <X> T_13_15.sp4_v_t_44
 (15 14)  (669 254)  (669 254)  routing T_13_15.sp4_h_l_16 <X> T_13_15.lc_trk_g3_5
 (16 14)  (670 254)  (670 254)  routing T_13_15.sp4_h_l_16 <X> T_13_15.lc_trk_g3_5
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (654 255)  (654 255)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 255)  (655 255)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (18 15)  (672 255)  (672 255)  routing T_13_15.sp4_h_l_16 <X> T_13_15.lc_trk_g3_5


LogicTile_14_15

 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 240)  (742 240)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (45 0)  (753 240)  (753 240)  LC_0 Logic Functioning bit
 (14 1)  (722 241)  (722 241)  routing T_14_15.sp12_h_r_16 <X> T_14_15.lc_trk_g0_0
 (16 1)  (724 241)  (724 241)  routing T_14_15.sp12_h_r_16 <X> T_14_15.lc_trk_g0_0
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 241)  (732 241)  routing T_14_15.top_op_2 <X> T_14_15.lc_trk_g0_2
 (25 1)  (733 241)  (733 241)  routing T_14_15.top_op_2 <X> T_14_15.lc_trk_g0_2
 (27 1)  (735 241)  (735 241)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 241)  (736 241)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 241)  (738 241)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (37 1)  (745 241)  (745 241)  LC_0 Logic Functioning bit
 (38 1)  (746 241)  (746 241)  LC_0 Logic Functioning bit
 (39 1)  (747 241)  (747 241)  LC_0 Logic Functioning bit
 (40 1)  (748 241)  (748 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (46 1)  (754 241)  (754 241)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (712 242)  (712 242)  routing T_14_15.sp4_v_b_4 <X> T_14_15.sp4_v_t_37
 (6 2)  (714 242)  (714 242)  routing T_14_15.sp4_v_b_4 <X> T_14_15.sp4_v_t_37
 (15 2)  (723 242)  (723 242)  routing T_14_15.sp4_h_r_21 <X> T_14_15.lc_trk_g0_5
 (16 2)  (724 242)  (724 242)  routing T_14_15.sp4_h_r_21 <X> T_14_15.lc_trk_g0_5
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (726 242)  (726 242)  routing T_14_15.sp4_h_r_21 <X> T_14_15.lc_trk_g0_5
 (25 2)  (733 242)  (733 242)  routing T_14_15.sp12_h_l_5 <X> T_14_15.lc_trk_g0_6
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 242)  (739 242)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 242)  (741 242)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (38 2)  (746 242)  (746 242)  LC_1 Logic Functioning bit
 (39 2)  (747 242)  (747 242)  LC_1 Logic Functioning bit
 (41 2)  (749 242)  (749 242)  LC_1 Logic Functioning bit
 (43 2)  (751 242)  (751 242)  LC_1 Logic Functioning bit
 (45 2)  (753 242)  (753 242)  LC_1 Logic Functioning bit
 (14 3)  (722 243)  (722 243)  routing T_14_15.sp4_r_v_b_28 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (726 243)  (726 243)  routing T_14_15.sp4_h_r_21 <X> T_14_15.lc_trk_g0_5
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (732 243)  (732 243)  routing T_14_15.sp12_h_l_5 <X> T_14_15.lc_trk_g0_6
 (25 3)  (733 243)  (733 243)  routing T_14_15.sp12_h_l_5 <X> T_14_15.lc_trk_g0_6
 (26 3)  (734 243)  (734 243)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 243)  (735 243)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 243)  (738 243)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 243)  (739 243)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 243)  (744 243)  LC_1 Logic Functioning bit
 (38 3)  (746 243)  (746 243)  LC_1 Logic Functioning bit
 (51 3)  (759 243)  (759 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (709 244)  (709 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (26 4)  (734 244)  (734 244)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 244)  (735 244)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 244)  (741 244)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 244)  (742 244)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (37 4)  (745 244)  (745 244)  LC_2 Logic Functioning bit
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (39 4)  (747 244)  (747 244)  LC_2 Logic Functioning bit
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (45 4)  (753 244)  (753 244)  LC_2 Logic Functioning bit
 (1 5)  (709 245)  (709 245)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (3 5)  (711 245)  (711 245)  routing T_14_15.sp12_h_l_23 <X> T_14_15.sp12_h_r_0
 (14 5)  (722 245)  (722 245)  routing T_14_15.sp4_r_v_b_24 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (733 245)  (733 245)  routing T_14_15.sp4_r_v_b_26 <X> T_14_15.lc_trk_g1_2
 (27 5)  (735 245)  (735 245)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (37 5)  (745 245)  (745 245)  LC_2 Logic Functioning bit
 (39 5)  (747 245)  (747 245)  LC_2 Logic Functioning bit
 (46 5)  (754 245)  (754 245)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (10 6)  (718 246)  (718 246)  routing T_14_15.sp4_v_b_11 <X> T_14_15.sp4_h_l_41
 (15 6)  (723 246)  (723 246)  routing T_14_15.sp4_h_r_5 <X> T_14_15.lc_trk_g1_5
 (16 6)  (724 246)  (724 246)  routing T_14_15.sp4_h_r_5 <X> T_14_15.lc_trk_g1_5
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (731 246)  (731 246)  routing T_14_15.sp4_v_b_23 <X> T_14_15.lc_trk_g1_7
 (24 6)  (732 246)  (732 246)  routing T_14_15.sp4_v_b_23 <X> T_14_15.lc_trk_g1_7
 (31 6)  (739 246)  (739 246)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 246)  (741 246)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 246)  (743 246)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.input_2_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (37 6)  (745 246)  (745 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (42 6)  (750 246)  (750 246)  LC_3 Logic Functioning bit
 (45 6)  (753 246)  (753 246)  LC_3 Logic Functioning bit
 (46 6)  (754 246)  (754 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (16 7)  (724 247)  (724 247)  routing T_14_15.sp12_h_r_12 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (726 247)  (726 247)  routing T_14_15.sp4_h_r_5 <X> T_14_15.lc_trk_g1_5
 (26 7)  (734 247)  (734 247)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 247)  (735 247)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 247)  (740 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (742 247)  (742 247)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.input_2_3
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (39 7)  (747 247)  (747 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (11 8)  (719 248)  (719 248)  routing T_14_15.sp4_v_t_37 <X> T_14_15.sp4_v_b_8
 (13 8)  (721 248)  (721 248)  routing T_14_15.sp4_v_t_37 <X> T_14_15.sp4_v_b_8
 (25 8)  (733 248)  (733 248)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g2_2
 (26 8)  (734 248)  (734 248)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 248)  (739 248)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 248)  (744 248)  LC_4 Logic Functioning bit
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (41 8)  (749 248)  (749 248)  LC_4 Logic Functioning bit
 (43 8)  (751 248)  (751 248)  LC_4 Logic Functioning bit
 (45 8)  (753 248)  (753 248)  LC_4 Logic Functioning bit
 (14 9)  (722 249)  (722 249)  routing T_14_15.sp4_h_r_24 <X> T_14_15.lc_trk_g2_0
 (15 9)  (723 249)  (723 249)  routing T_14_15.sp4_h_r_24 <X> T_14_15.lc_trk_g2_0
 (16 9)  (724 249)  (724 249)  routing T_14_15.sp4_h_r_24 <X> T_14_15.lc_trk_g2_0
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (731 249)  (731 249)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g2_2
 (24 9)  (732 249)  (732 249)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g2_2
 (25 9)  (733 249)  (733 249)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g2_2
 (26 9)  (734 249)  (734 249)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 249)  (738 249)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (37 9)  (745 249)  (745 249)  LC_4 Logic Functioning bit
 (39 9)  (747 249)  (747 249)  LC_4 Logic Functioning bit
 (46 9)  (754 249)  (754 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (722 250)  (722 250)  routing T_14_15.sp4_h_r_44 <X> T_14_15.lc_trk_g2_4
 (15 10)  (723 250)  (723 250)  routing T_14_15.sp4_h_l_16 <X> T_14_15.lc_trk_g2_5
 (16 10)  (724 250)  (724 250)  routing T_14_15.sp4_h_l_16 <X> T_14_15.lc_trk_g2_5
 (17 10)  (725 250)  (725 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (733 250)  (733 250)  routing T_14_15.sp4_h_r_38 <X> T_14_15.lc_trk_g2_6
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 250)  (741 250)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 250)  (742 250)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (45 10)  (753 250)  (753 250)  LC_5 Logic Functioning bit
 (14 11)  (722 251)  (722 251)  routing T_14_15.sp4_h_r_44 <X> T_14_15.lc_trk_g2_4
 (15 11)  (723 251)  (723 251)  routing T_14_15.sp4_h_r_44 <X> T_14_15.lc_trk_g2_4
 (16 11)  (724 251)  (724 251)  routing T_14_15.sp4_h_r_44 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (726 251)  (726 251)  routing T_14_15.sp4_h_l_16 <X> T_14_15.lc_trk_g2_5
 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 251)  (731 251)  routing T_14_15.sp4_h_r_38 <X> T_14_15.lc_trk_g2_6
 (24 11)  (732 251)  (732 251)  routing T_14_15.sp4_h_r_38 <X> T_14_15.lc_trk_g2_6
 (26 11)  (734 251)  (734 251)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 251)  (735 251)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 251)  (739 251)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 251)  (744 251)  LC_5 Logic Functioning bit
 (37 11)  (745 251)  (745 251)  LC_5 Logic Functioning bit
 (38 11)  (746 251)  (746 251)  LC_5 Logic Functioning bit
 (39 11)  (747 251)  (747 251)  LC_5 Logic Functioning bit
 (41 11)  (749 251)  (749 251)  LC_5 Logic Functioning bit
 (43 11)  (751 251)  (751 251)  LC_5 Logic Functioning bit
 (51 11)  (759 251)  (759 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (722 252)  (722 252)  routing T_14_15.sp4_h_l_21 <X> T_14_15.lc_trk_g3_0
 (15 12)  (723 252)  (723 252)  routing T_14_15.sp4_h_r_25 <X> T_14_15.lc_trk_g3_1
 (16 12)  (724 252)  (724 252)  routing T_14_15.sp4_h_r_25 <X> T_14_15.lc_trk_g3_1
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (730 252)  (730 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 252)  (731 252)  routing T_14_15.sp4_h_r_27 <X> T_14_15.lc_trk_g3_3
 (24 12)  (732 252)  (732 252)  routing T_14_15.sp4_h_r_27 <X> T_14_15.lc_trk_g3_3
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 252)  (739 252)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 252)  (741 252)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (38 12)  (746 252)  (746 252)  LC_6 Logic Functioning bit
 (39 12)  (747 252)  (747 252)  LC_6 Logic Functioning bit
 (41 12)  (749 252)  (749 252)  LC_6 Logic Functioning bit
 (43 12)  (751 252)  (751 252)  LC_6 Logic Functioning bit
 (45 12)  (753 252)  (753 252)  LC_6 Logic Functioning bit
 (15 13)  (723 253)  (723 253)  routing T_14_15.sp4_h_l_21 <X> T_14_15.lc_trk_g3_0
 (16 13)  (724 253)  (724 253)  routing T_14_15.sp4_h_l_21 <X> T_14_15.lc_trk_g3_0
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (726 253)  (726 253)  routing T_14_15.sp4_h_r_25 <X> T_14_15.lc_trk_g3_1
 (21 13)  (729 253)  (729 253)  routing T_14_15.sp4_h_r_27 <X> T_14_15.lc_trk_g3_3
 (26 13)  (734 253)  (734 253)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 253)  (736 253)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 253)  (738 253)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (37 13)  (745 253)  (745 253)  LC_6 Logic Functioning bit
 (39 13)  (747 253)  (747 253)  LC_6 Logic Functioning bit
 (53 13)  (761 253)  (761 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (708 254)  (708 254)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (9 14)  (717 254)  (717 254)  routing T_14_15.sp4_v_b_10 <X> T_14_15.sp4_h_l_47
 (11 14)  (719 254)  (719 254)  routing T_14_15.sp4_h_r_5 <X> T_14_15.sp4_v_t_46
 (13 14)  (721 254)  (721 254)  routing T_14_15.sp4_h_r_5 <X> T_14_15.sp4_v_t_46
 (15 14)  (723 254)  (723 254)  routing T_14_15.sp4_h_r_45 <X> T_14_15.lc_trk_g3_5
 (16 14)  (724 254)  (724 254)  routing T_14_15.sp4_h_r_45 <X> T_14_15.lc_trk_g3_5
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (726 254)  (726 254)  routing T_14_15.sp4_h_r_45 <X> T_14_15.lc_trk_g3_5
 (28 14)  (736 254)  (736 254)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 254)  (739 254)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 254)  (744 254)  LC_7 Logic Functioning bit
 (37 14)  (745 254)  (745 254)  LC_7 Logic Functioning bit
 (38 14)  (746 254)  (746 254)  LC_7 Logic Functioning bit
 (39 14)  (747 254)  (747 254)  LC_7 Logic Functioning bit
 (41 14)  (749 254)  (749 254)  LC_7 Logic Functioning bit
 (43 14)  (751 254)  (751 254)  LC_7 Logic Functioning bit
 (45 14)  (753 254)  (753 254)  LC_7 Logic Functioning bit
 (0 15)  (708 255)  (708 255)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 255)  (709 255)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (12 15)  (720 255)  (720 255)  routing T_14_15.sp4_h_r_5 <X> T_14_15.sp4_v_t_46
 (18 15)  (726 255)  (726 255)  routing T_14_15.sp4_h_r_45 <X> T_14_15.lc_trk_g3_5
 (26 15)  (734 255)  (734 255)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 255)  (735 255)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 255)  (744 255)  LC_7 Logic Functioning bit
 (38 15)  (746 255)  (746 255)  LC_7 Logic Functioning bit
 (48 15)  (756 255)  (756 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_15

 (5 0)  (767 240)  (767 240)  routing T_15_15.sp4_v_t_37 <X> T_15_15.sp4_h_r_0
 (17 0)  (779 240)  (779 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (788 240)  (788 240)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 240)  (796 240)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 240)  (798 240)  LC_0 Logic Functioning bit
 (38 0)  (800 240)  (800 240)  LC_0 Logic Functioning bit
 (26 1)  (788 241)  (788 241)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 241)  (793 241)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 241)  (798 241)  LC_0 Logic Functioning bit
 (37 1)  (799 241)  (799 241)  LC_0 Logic Functioning bit
 (38 1)  (800 241)  (800 241)  LC_0 Logic Functioning bit
 (39 1)  (801 241)  (801 241)  LC_0 Logic Functioning bit
 (40 1)  (802 241)  (802 241)  LC_0 Logic Functioning bit
 (42 1)  (804 241)  (804 241)  LC_0 Logic Functioning bit
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (770 242)  (770 242)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_h_l_36
 (9 2)  (771 242)  (771 242)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_h_l_36
 (14 2)  (776 242)  (776 242)  routing T_15_15.sp4_h_l_1 <X> T_15_15.lc_trk_g0_4
 (15 2)  (777 242)  (777 242)  routing T_15_15.sp4_h_r_5 <X> T_15_15.lc_trk_g0_5
 (16 2)  (778 242)  (778 242)  routing T_15_15.sp4_h_r_5 <X> T_15_15.lc_trk_g0_5
 (17 2)  (779 242)  (779 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (25 2)  (787 242)  (787 242)  routing T_15_15.sp4_h_l_11 <X> T_15_15.lc_trk_g0_6
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 242)  (799 242)  LC_1 Logic Functioning bit
 (42 2)  (804 242)  (804 242)  LC_1 Logic Functioning bit
 (50 2)  (812 242)  (812 242)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (777 243)  (777 243)  routing T_15_15.sp4_h_l_1 <X> T_15_15.lc_trk_g0_4
 (16 3)  (778 243)  (778 243)  routing T_15_15.sp4_h_l_1 <X> T_15_15.lc_trk_g0_4
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (780 243)  (780 243)  routing T_15_15.sp4_h_r_5 <X> T_15_15.lc_trk_g0_5
 (22 3)  (784 243)  (784 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (785 243)  (785 243)  routing T_15_15.sp4_h_l_11 <X> T_15_15.lc_trk_g0_6
 (24 3)  (786 243)  (786 243)  routing T_15_15.sp4_h_l_11 <X> T_15_15.lc_trk_g0_6
 (25 3)  (787 243)  (787 243)  routing T_15_15.sp4_h_l_11 <X> T_15_15.lc_trk_g0_6
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (37 3)  (799 243)  (799 243)  LC_1 Logic Functioning bit
 (38 3)  (800 243)  (800 243)  LC_1 Logic Functioning bit
 (42 3)  (804 243)  (804 243)  LC_1 Logic Functioning bit
 (53 3)  (815 243)  (815 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (762 244)  (762 244)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_7/cen
 (1 4)  (763 244)  (763 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (783 244)  (783 244)  routing T_15_15.sp4_h_r_19 <X> T_15_15.lc_trk_g1_3
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (785 244)  (785 244)  routing T_15_15.sp4_h_r_19 <X> T_15_15.lc_trk_g1_3
 (24 4)  (786 244)  (786 244)  routing T_15_15.sp4_h_r_19 <X> T_15_15.lc_trk_g1_3
 (25 4)  (787 244)  (787 244)  routing T_15_15.sp4_h_l_7 <X> T_15_15.lc_trk_g1_2
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 244)  (797 244)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.input_2_2
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (37 4)  (799 244)  (799 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (41 4)  (803 244)  (803 244)  LC_2 Logic Functioning bit
 (43 4)  (805 244)  (805 244)  LC_2 Logic Functioning bit
 (1 5)  (763 245)  (763 245)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_7/cen
 (17 5)  (779 245)  (779 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (783 245)  (783 245)  routing T_15_15.sp4_h_r_19 <X> T_15_15.lc_trk_g1_3
 (22 5)  (784 245)  (784 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (785 245)  (785 245)  routing T_15_15.sp4_h_l_7 <X> T_15_15.lc_trk_g1_2
 (24 5)  (786 245)  (786 245)  routing T_15_15.sp4_h_l_7 <X> T_15_15.lc_trk_g1_2
 (25 5)  (787 245)  (787 245)  routing T_15_15.sp4_h_l_7 <X> T_15_15.lc_trk_g1_2
 (27 5)  (789 245)  (789 245)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 245)  (794 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (795 245)  (795 245)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.input_2_2
 (34 5)  (796 245)  (796 245)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.input_2_2
 (35 5)  (797 245)  (797 245)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.input_2_2
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (37 5)  (799 245)  (799 245)  LC_2 Logic Functioning bit
 (39 5)  (801 245)  (801 245)  LC_2 Logic Functioning bit
 (48 5)  (810 245)  (810 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (766 246)  (766 246)  routing T_15_15.sp4_h_r_9 <X> T_15_15.sp4_v_t_38
 (6 6)  (768 246)  (768 246)  routing T_15_15.sp4_h_r_9 <X> T_15_15.sp4_v_t_38
 (15 6)  (777 246)  (777 246)  routing T_15_15.sp4_h_r_5 <X> T_15_15.lc_trk_g1_5
 (16 6)  (778 246)  (778 246)  routing T_15_15.sp4_h_r_5 <X> T_15_15.lc_trk_g1_5
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (37 6)  (799 246)  (799 246)  LC_3 Logic Functioning bit
 (39 6)  (801 246)  (801 246)  LC_3 Logic Functioning bit
 (40 6)  (802 246)  (802 246)  LC_3 Logic Functioning bit
 (42 6)  (804 246)  (804 246)  LC_3 Logic Functioning bit
 (45 6)  (807 246)  (807 246)  LC_3 Logic Functioning bit
 (46 6)  (808 246)  (808 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (767 247)  (767 247)  routing T_15_15.sp4_h_r_9 <X> T_15_15.sp4_v_t_38
 (13 7)  (775 247)  (775 247)  routing T_15_15.sp4_v_b_0 <X> T_15_15.sp4_h_l_40
 (18 7)  (780 247)  (780 247)  routing T_15_15.sp4_h_r_5 <X> T_15_15.lc_trk_g1_5
 (27 7)  (789 247)  (789 247)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 247)  (798 247)  LC_3 Logic Functioning bit
 (38 7)  (800 247)  (800 247)  LC_3 Logic Functioning bit
 (41 7)  (803 247)  (803 247)  LC_3 Logic Functioning bit
 (43 7)  (805 247)  (805 247)  LC_3 Logic Functioning bit
 (15 8)  (777 248)  (777 248)  routing T_15_15.sp4_h_r_41 <X> T_15_15.lc_trk_g2_1
 (16 8)  (778 248)  (778 248)  routing T_15_15.sp4_h_r_41 <X> T_15_15.lc_trk_g2_1
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (780 248)  (780 248)  routing T_15_15.sp4_h_r_41 <X> T_15_15.lc_trk_g2_1
 (21 8)  (783 248)  (783 248)  routing T_15_15.sp4_h_r_43 <X> T_15_15.lc_trk_g2_3
 (22 8)  (784 248)  (784 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (785 248)  (785 248)  routing T_15_15.sp4_h_r_43 <X> T_15_15.lc_trk_g2_3
 (24 8)  (786 248)  (786 248)  routing T_15_15.sp4_h_r_43 <X> T_15_15.lc_trk_g2_3
 (25 8)  (787 248)  (787 248)  routing T_15_15.sp4_h_r_42 <X> T_15_15.lc_trk_g2_2
 (31 8)  (793 248)  (793 248)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 248)  (798 248)  LC_4 Logic Functioning bit
 (38 8)  (800 248)  (800 248)  LC_4 Logic Functioning bit
 (18 9)  (780 249)  (780 249)  routing T_15_15.sp4_h_r_41 <X> T_15_15.lc_trk_g2_1
 (21 9)  (783 249)  (783 249)  routing T_15_15.sp4_h_r_43 <X> T_15_15.lc_trk_g2_3
 (22 9)  (784 249)  (784 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 249)  (785 249)  routing T_15_15.sp4_h_r_42 <X> T_15_15.lc_trk_g2_2
 (24 9)  (786 249)  (786 249)  routing T_15_15.sp4_h_r_42 <X> T_15_15.lc_trk_g2_2
 (25 9)  (787 249)  (787 249)  routing T_15_15.sp4_h_r_42 <X> T_15_15.lc_trk_g2_2
 (27 9)  (789 249)  (789 249)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 249)  (790 249)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 249)  (793 249)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 249)  (799 249)  LC_4 Logic Functioning bit
 (39 9)  (801 249)  (801 249)  LC_4 Logic Functioning bit
 (8 10)  (770 250)  (770 250)  routing T_15_15.sp4_h_r_7 <X> T_15_15.sp4_h_l_42
 (12 10)  (774 250)  (774 250)  routing T_15_15.sp4_v_t_39 <X> T_15_15.sp4_h_l_45
 (22 10)  (784 250)  (784 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (788 250)  (788 250)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 250)  (790 250)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 250)  (792 250)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 250)  (795 250)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 250)  (796 250)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (46 10)  (808 250)  (808 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (812 250)  (812 250)  Cascade bit: LH_LC05_inmux02_5

 (10 11)  (772 251)  (772 251)  routing T_15_15.sp4_h_l_39 <X> T_15_15.sp4_v_t_42
 (11 11)  (773 251)  (773 251)  routing T_15_15.sp4_v_t_39 <X> T_15_15.sp4_h_l_45
 (13 11)  (775 251)  (775 251)  routing T_15_15.sp4_v_t_39 <X> T_15_15.sp4_h_l_45
 (14 11)  (776 251)  (776 251)  routing T_15_15.sp12_v_b_20 <X> T_15_15.lc_trk_g2_4
 (16 11)  (778 251)  (778 251)  routing T_15_15.sp12_v_b_20 <X> T_15_15.lc_trk_g2_4
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (783 251)  (783 251)  routing T_15_15.sp4_r_v_b_39 <X> T_15_15.lc_trk_g2_7
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 251)  (787 251)  routing T_15_15.sp4_r_v_b_38 <X> T_15_15.lc_trk_g2_6
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 251)  (793 251)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (5 12)  (767 252)  (767 252)  routing T_15_15.sp4_v_b_9 <X> T_15_15.sp4_h_r_9
 (15 12)  (777 252)  (777 252)  routing T_15_15.sp4_h_r_25 <X> T_15_15.lc_trk_g3_1
 (16 12)  (778 252)  (778 252)  routing T_15_15.sp4_h_r_25 <X> T_15_15.lc_trk_g3_1
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (786 252)  (786 252)  routing T_15_15.tnr_op_3 <X> T_15_15.lc_trk_g3_3
 (25 12)  (787 252)  (787 252)  routing T_15_15.sp4_v_b_26 <X> T_15_15.lc_trk_g3_2
 (26 12)  (788 252)  (788 252)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 252)  (790 252)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 252)  (792 252)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 252)  (795 252)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 252)  (796 252)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (38 12)  (800 252)  (800 252)  LC_6 Logic Functioning bit
 (41 12)  (803 252)  (803 252)  LC_6 Logic Functioning bit
 (43 12)  (805 252)  (805 252)  LC_6 Logic Functioning bit
 (6 13)  (768 253)  (768 253)  routing T_15_15.sp4_v_b_9 <X> T_15_15.sp4_h_r_9
 (18 13)  (780 253)  (780 253)  routing T_15_15.sp4_h_r_25 <X> T_15_15.lc_trk_g3_1
 (22 13)  (784 253)  (784 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (785 253)  (785 253)  routing T_15_15.sp4_v_b_26 <X> T_15_15.lc_trk_g3_2
 (27 13)  (789 253)  (789 253)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 253)  (792 253)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 253)  (793 253)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 253)  (799 253)  LC_6 Logic Functioning bit
 (39 13)  (801 253)  (801 253)  LC_6 Logic Functioning bit
 (46 13)  (808 253)  (808 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (47 13)  (809 253)  (809 253)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (774 254)  (774 254)  routing T_15_15.sp4_v_t_46 <X> T_15_15.sp4_h_l_46
 (21 14)  (783 254)  (783 254)  routing T_15_15.sp4_h_r_39 <X> T_15_15.lc_trk_g3_7
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (785 254)  (785 254)  routing T_15_15.sp4_h_r_39 <X> T_15_15.lc_trk_g3_7
 (24 14)  (786 254)  (786 254)  routing T_15_15.sp4_h_r_39 <X> T_15_15.lc_trk_g3_7
 (28 14)  (790 254)  (790 254)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 254)  (792 254)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 254)  (793 254)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 254)  (796 254)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 254)  (798 254)  LC_7 Logic Functioning bit
 (38 14)  (800 254)  (800 254)  LC_7 Logic Functioning bit
 (41 14)  (803 254)  (803 254)  LC_7 Logic Functioning bit
 (1 15)  (763 255)  (763 255)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (4 15)  (766 255)  (766 255)  routing T_15_15.sp4_h_r_1 <X> T_15_15.sp4_h_l_44
 (6 15)  (768 255)  (768 255)  routing T_15_15.sp4_h_r_1 <X> T_15_15.sp4_h_l_44
 (11 15)  (773 255)  (773 255)  routing T_15_15.sp4_v_t_46 <X> T_15_15.sp4_h_l_46
 (26 15)  (788 255)  (788 255)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 255)  (789 255)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 255)  (790 255)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 255)  (792 255)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 255)  (794 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (795 255)  (795 255)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.input_2_7
 (35 15)  (797 255)  (797 255)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.input_2_7
 (36 15)  (798 255)  (798 255)  LC_7 Logic Functioning bit
 (38 15)  (800 255)  (800 255)  LC_7 Logic Functioning bit
 (47 15)  (809 255)  (809 255)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_16_15

 (27 0)  (843 240)  (843 240)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (37 0)  (853 240)  (853 240)  LC_0 Logic Functioning bit
 (38 0)  (854 240)  (854 240)  LC_0 Logic Functioning bit
 (39 0)  (855 240)  (855 240)  LC_0 Logic Functioning bit
 (42 0)  (858 240)  (858 240)  LC_0 Logic Functioning bit
 (45 0)  (861 240)  (861 240)  LC_0 Logic Functioning bit
 (47 0)  (863 240)  (863 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (831 241)  (831 241)  routing T_16_15.bot_op_0 <X> T_16_15.lc_trk_g0_0
 (17 1)  (833 241)  (833 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 241)  (846 241)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (850 241)  (850 241)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.input_2_0
 (36 1)  (852 241)  (852 241)  LC_0 Logic Functioning bit
 (37 1)  (853 241)  (853 241)  LC_0 Logic Functioning bit
 (38 1)  (854 241)  (854 241)  LC_0 Logic Functioning bit
 (39 1)  (855 241)  (855 241)  LC_0 Logic Functioning bit
 (45 1)  (861 241)  (861 241)  LC_0 Logic Functioning bit
 (0 2)  (816 242)  (816 242)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (4 2)  (820 242)  (820 242)  routing T_16_15.sp4_h_r_0 <X> T_16_15.sp4_v_t_37
 (12 2)  (828 242)  (828 242)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_h_l_39
 (13 2)  (829 242)  (829 242)  routing T_16_15.sp4_h_r_2 <X> T_16_15.sp4_v_t_39
 (2 3)  (818 243)  (818 243)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (4 3)  (820 243)  (820 243)  routing T_16_15.sp4_h_r_4 <X> T_16_15.sp4_h_l_37
 (5 3)  (821 243)  (821 243)  routing T_16_15.sp4_h_r_0 <X> T_16_15.sp4_v_t_37
 (6 3)  (822 243)  (822 243)  routing T_16_15.sp4_h_r_4 <X> T_16_15.sp4_h_l_37
 (11 3)  (827 243)  (827 243)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_h_l_39
 (12 3)  (828 243)  (828 243)  routing T_16_15.sp4_h_r_2 <X> T_16_15.sp4_v_t_39
 (13 3)  (829 243)  (829 243)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_h_l_39
 (19 3)  (835 243)  (835 243)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (5 4)  (821 244)  (821 244)  routing T_16_15.sp4_v_t_38 <X> T_16_15.sp4_h_r_3
 (14 4)  (830 244)  (830 244)  routing T_16_15.wire_logic_cluster/lc_0/out <X> T_16_15.lc_trk_g1_0
 (15 4)  (831 244)  (831 244)  routing T_16_15.bot_op_1 <X> T_16_15.lc_trk_g1_1
 (17 4)  (833 244)  (833 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (838 245)  (838 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 245)  (840 245)  routing T_16_15.bot_op_2 <X> T_16_15.lc_trk_g1_2
 (5 6)  (821 246)  (821 246)  routing T_16_15.sp4_h_r_0 <X> T_16_15.sp4_h_l_38
 (4 7)  (820 247)  (820 247)  routing T_16_15.sp4_h_r_0 <X> T_16_15.sp4_h_l_38
 (8 7)  (824 247)  (824 247)  routing T_16_15.sp4_h_r_10 <X> T_16_15.sp4_v_t_41
 (9 7)  (825 247)  (825 247)  routing T_16_15.sp4_h_r_10 <X> T_16_15.sp4_v_t_41
 (10 7)  (826 247)  (826 247)  routing T_16_15.sp4_h_r_10 <X> T_16_15.sp4_v_t_41
 (14 8)  (830 248)  (830 248)  routing T_16_15.sp4_h_r_40 <X> T_16_15.lc_trk_g2_0
 (14 9)  (830 249)  (830 249)  routing T_16_15.sp4_h_r_40 <X> T_16_15.lc_trk_g2_0
 (15 9)  (831 249)  (831 249)  routing T_16_15.sp4_h_r_40 <X> T_16_15.lc_trk_g2_0
 (16 9)  (832 249)  (832 249)  routing T_16_15.sp4_h_r_40 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (4 10)  (820 250)  (820 250)  routing T_16_15.sp4_h_r_0 <X> T_16_15.sp4_v_t_43
 (6 10)  (822 250)  (822 250)  routing T_16_15.sp4_h_r_0 <X> T_16_15.sp4_v_t_43
 (8 10)  (824 250)  (824 250)  routing T_16_15.sp4_h_r_11 <X> T_16_15.sp4_h_l_42
 (10 10)  (826 250)  (826 250)  routing T_16_15.sp4_h_r_11 <X> T_16_15.sp4_h_l_42
 (5 11)  (821 251)  (821 251)  routing T_16_15.sp4_h_r_0 <X> T_16_15.sp4_v_t_43
 (6 11)  (822 251)  (822 251)  routing T_16_15.sp4_h_r_6 <X> T_16_15.sp4_h_l_43
 (8 11)  (824 251)  (824 251)  routing T_16_15.sp4_h_r_7 <X> T_16_15.sp4_v_t_42
 (9 11)  (825 251)  (825 251)  routing T_16_15.sp4_h_r_7 <X> T_16_15.sp4_v_t_42
 (14 11)  (830 251)  (830 251)  routing T_16_15.sp4_r_v_b_36 <X> T_16_15.lc_trk_g2_4
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (6 13)  (822 253)  (822 253)  routing T_16_15.sp4_h_l_44 <X> T_16_15.sp4_h_r_9
 (11 13)  (827 253)  (827 253)  routing T_16_15.sp4_h_l_46 <X> T_16_15.sp4_h_r_11
 (0 14)  (816 254)  (816 254)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (827 254)  (827 254)  routing T_16_15.sp4_h_r_5 <X> T_16_15.sp4_v_t_46
 (13 14)  (829 254)  (829 254)  routing T_16_15.sp4_h_r_5 <X> T_16_15.sp4_v_t_46
 (1 15)  (817 255)  (817 255)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (8 15)  (824 255)  (824 255)  routing T_16_15.sp4_h_l_47 <X> T_16_15.sp4_v_t_47
 (12 15)  (828 255)  (828 255)  routing T_16_15.sp4_h_r_5 <X> T_16_15.sp4_v_t_46


LogicTile_17_15

 (0 0)  (874 240)  (874 240)  Negative Clock bit

 (4 0)  (878 240)  (878 240)  routing T_17_15.sp4_v_t_37 <X> T_17_15.sp4_v_b_0
 (9 0)  (883 240)  (883 240)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_h_r_1
 (11 0)  (885 240)  (885 240)  routing T_17_15.sp4_h_r_9 <X> T_17_15.sp4_v_b_2
 (11 1)  (885 241)  (885 241)  routing T_17_15.sp4_h_l_39 <X> T_17_15.sp4_h_r_2
 (15 1)  (889 241)  (889 241)  routing T_17_15.sp4_v_t_5 <X> T_17_15.lc_trk_g0_0
 (16 1)  (890 241)  (890 241)  routing T_17_15.sp4_v_t_5 <X> T_17_15.lc_trk_g0_0
 (17 1)  (891 241)  (891 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (5 2)  (879 242)  (879 242)  routing T_17_15.sp4_v_t_37 <X> T_17_15.sp4_h_l_37
 (13 2)  (887 242)  (887 242)  routing T_17_15.sp4_v_b_2 <X> T_17_15.sp4_v_t_39
 (2 3)  (876 243)  (876 243)  routing T_17_15.lc_trk_g0_0 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (6 3)  (880 243)  (880 243)  routing T_17_15.sp4_v_t_37 <X> T_17_15.sp4_h_l_37
 (14 3)  (888 243)  (888 243)  routing T_17_15.sp4_h_r_4 <X> T_17_15.lc_trk_g0_4
 (15 3)  (889 243)  (889 243)  routing T_17_15.sp4_h_r_4 <X> T_17_15.lc_trk_g0_4
 (16 3)  (890 243)  (890 243)  routing T_17_15.sp4_h_r_4 <X> T_17_15.lc_trk_g0_4
 (17 3)  (891 243)  (891 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (5 4)  (879 244)  (879 244)  routing T_17_15.sp4_h_l_37 <X> T_17_15.sp4_h_r_3
 (6 4)  (880 244)  (880 244)  routing T_17_15.sp4_h_r_10 <X> T_17_15.sp4_v_b_3
 (21 4)  (895 244)  (895 244)  routing T_17_15.wire_logic_cluster/lc_3/out <X> T_17_15.lc_trk_g1_3
 (22 4)  (896 244)  (896 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 244)  (907 244)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 244)  (908 244)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 244)  (911 244)  LC_2 Logic Functioning bit
 (39 4)  (913 244)  (913 244)  LC_2 Logic Functioning bit
 (41 4)  (915 244)  (915 244)  LC_2 Logic Functioning bit
 (43 4)  (917 244)  (917 244)  LC_2 Logic Functioning bit
 (45 4)  (919 244)  (919 244)  LC_2 Logic Functioning bit
 (4 5)  (878 245)  (878 245)  routing T_17_15.sp4_h_l_37 <X> T_17_15.sp4_h_r_3
 (26 5)  (900 245)  (900 245)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 245)  (901 245)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 245)  (903 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 245)  (905 245)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 245)  (910 245)  LC_2 Logic Functioning bit
 (38 5)  (912 245)  (912 245)  LC_2 Logic Functioning bit
 (40 5)  (914 245)  (914 245)  LC_2 Logic Functioning bit
 (42 5)  (916 245)  (916 245)  LC_2 Logic Functioning bit
 (45 5)  (919 245)  (919 245)  LC_2 Logic Functioning bit
 (3 6)  (877 246)  (877 246)  routing T_17_15.sp12_h_r_0 <X> T_17_15.sp12_v_t_23
 (4 6)  (878 246)  (878 246)  routing T_17_15.sp4_h_r_9 <X> T_17_15.sp4_v_t_38
 (6 6)  (880 246)  (880 246)  routing T_17_15.sp4_h_r_9 <X> T_17_15.sp4_v_t_38
 (12 6)  (886 246)  (886 246)  routing T_17_15.sp4_v_t_46 <X> T_17_15.sp4_h_l_40
 (21 6)  (895 246)  (895 246)  routing T_17_15.wire_logic_cluster/lc_7/out <X> T_17_15.lc_trk_g1_7
 (22 6)  (896 246)  (896 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (899 246)  (899 246)  routing T_17_15.wire_logic_cluster/lc_6/out <X> T_17_15.lc_trk_g1_6
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 246)  (908 246)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (914 246)  (914 246)  LC_3 Logic Functioning bit
 (41 6)  (915 246)  (915 246)  LC_3 Logic Functioning bit
 (42 6)  (916 246)  (916 246)  LC_3 Logic Functioning bit
 (43 6)  (917 246)  (917 246)  LC_3 Logic Functioning bit
 (45 6)  (919 246)  (919 246)  LC_3 Logic Functioning bit
 (3 7)  (877 247)  (877 247)  routing T_17_15.sp12_h_r_0 <X> T_17_15.sp12_v_t_23
 (5 7)  (879 247)  (879 247)  routing T_17_15.sp4_h_r_9 <X> T_17_15.sp4_v_t_38
 (11 7)  (885 247)  (885 247)  routing T_17_15.sp4_v_t_46 <X> T_17_15.sp4_h_l_40
 (13 7)  (887 247)  (887 247)  routing T_17_15.sp4_v_t_46 <X> T_17_15.sp4_h_l_40
 (22 7)  (896 247)  (896 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (31 7)  (905 247)  (905 247)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (40 7)  (914 247)  (914 247)  LC_3 Logic Functioning bit
 (41 7)  (915 247)  (915 247)  LC_3 Logic Functioning bit
 (42 7)  (916 247)  (916 247)  LC_3 Logic Functioning bit
 (43 7)  (917 247)  (917 247)  LC_3 Logic Functioning bit
 (45 7)  (919 247)  (919 247)  LC_3 Logic Functioning bit
 (53 7)  (927 247)  (927 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (8 8)  (882 248)  (882 248)  routing T_17_15.sp4_h_l_46 <X> T_17_15.sp4_h_r_7
 (10 8)  (884 248)  (884 248)  routing T_17_15.sp4_h_l_46 <X> T_17_15.sp4_h_r_7
 (4 10)  (878 250)  (878 250)  routing T_17_15.sp4_h_r_0 <X> T_17_15.sp4_v_t_43
 (6 10)  (880 250)  (880 250)  routing T_17_15.sp4_h_r_0 <X> T_17_15.sp4_v_t_43
 (13 10)  (887 250)  (887 250)  routing T_17_15.sp4_h_r_8 <X> T_17_15.sp4_v_t_45
 (5 11)  (879 251)  (879 251)  routing T_17_15.sp4_h_r_0 <X> T_17_15.sp4_v_t_43
 (8 11)  (882 251)  (882 251)  routing T_17_15.sp4_h_r_7 <X> T_17_15.sp4_v_t_42
 (9 11)  (883 251)  (883 251)  routing T_17_15.sp4_h_r_7 <X> T_17_15.sp4_v_t_42
 (12 11)  (886 251)  (886 251)  routing T_17_15.sp4_h_r_8 <X> T_17_15.sp4_v_t_45
 (6 12)  (880 252)  (880 252)  routing T_17_15.sp4_h_r_4 <X> T_17_15.sp4_v_b_9
 (25 12)  (899 252)  (899 252)  routing T_17_15.wire_logic_cluster/lc_2/out <X> T_17_15.lc_trk_g3_2
 (26 12)  (900 252)  (900 252)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 252)  (901 252)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 252)  (904 252)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 252)  (907 252)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 252)  (908 252)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (38 12)  (912 252)  (912 252)  LC_6 Logic Functioning bit
 (41 12)  (915 252)  (915 252)  LC_6 Logic Functioning bit
 (43 12)  (917 252)  (917 252)  LC_6 Logic Functioning bit
 (45 12)  (919 252)  (919 252)  LC_6 Logic Functioning bit
 (47 12)  (921 252)  (921 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (12 13)  (886 253)  (886 253)  routing T_17_15.sp4_h_r_11 <X> T_17_15.sp4_v_b_11
 (22 13)  (896 253)  (896 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (900 253)  (900 253)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 253)  (901 253)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 253)  (904 253)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 253)  (905 253)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 253)  (906 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (908 253)  (908 253)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.input_2_6
 (35 13)  (909 253)  (909 253)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.input_2_6
 (36 13)  (910 253)  (910 253)  LC_6 Logic Functioning bit
 (37 13)  (911 253)  (911 253)  LC_6 Logic Functioning bit
 (38 13)  (912 253)  (912 253)  LC_6 Logic Functioning bit
 (41 13)  (915 253)  (915 253)  LC_6 Logic Functioning bit
 (43 13)  (917 253)  (917 253)  LC_6 Logic Functioning bit
 (45 13)  (919 253)  (919 253)  LC_6 Logic Functioning bit
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (901 254)  (901 254)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 254)  (903 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 254)  (905 254)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 254)  (906 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 254)  (908 254)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 254)  (911 254)  LC_7 Logic Functioning bit
 (39 14)  (913 254)  (913 254)  LC_7 Logic Functioning bit
 (41 14)  (915 254)  (915 254)  LC_7 Logic Functioning bit
 (43 14)  (917 254)  (917 254)  LC_7 Logic Functioning bit
 (45 14)  (919 254)  (919 254)  LC_7 Logic Functioning bit
 (1 15)  (875 255)  (875 255)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (4 15)  (878 255)  (878 255)  routing T_17_15.sp4_v_b_4 <X> T_17_15.sp4_h_l_44
 (8 15)  (882 255)  (882 255)  routing T_17_15.sp4_h_r_10 <X> T_17_15.sp4_v_t_47
 (9 15)  (883 255)  (883 255)  routing T_17_15.sp4_h_r_10 <X> T_17_15.sp4_v_t_47
 (26 15)  (900 255)  (900 255)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 255)  (901 255)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 255)  (902 255)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 255)  (903 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 255)  (904 255)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 255)  (905 255)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 255)  (910 255)  LC_7 Logic Functioning bit
 (37 15)  (911 255)  (911 255)  LC_7 Logic Functioning bit
 (38 15)  (912 255)  (912 255)  LC_7 Logic Functioning bit
 (39 15)  (913 255)  (913 255)  LC_7 Logic Functioning bit
 (45 15)  (919 255)  (919 255)  LC_7 Logic Functioning bit
 (51 15)  (925 255)  (925 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_18_15

 (2 0)  (930 240)  (930 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (17 0)  (945 240)  (945 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 240)  (946 240)  routing T_18_15.wire_logic_cluster/lc_1/out <X> T_18_15.lc_trk_g0_1
 (21 0)  (949 240)  (949 240)  routing T_18_15.wire_logic_cluster/lc_3/out <X> T_18_15.lc_trk_g0_3
 (22 0)  (950 240)  (950 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (954 240)  (954 240)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 240)  (957 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 240)  (960 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 240)  (961 240)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 240)  (962 240)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 240)  (964 240)  LC_0 Logic Functioning bit
 (38 0)  (966 240)  (966 240)  LC_0 Logic Functioning bit
 (41 0)  (969 240)  (969 240)  LC_0 Logic Functioning bit
 (43 0)  (971 240)  (971 240)  LC_0 Logic Functioning bit
 (45 0)  (973 240)  (973 240)  LC_0 Logic Functioning bit
 (51 0)  (979 240)  (979 240)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (10 1)  (938 241)  (938 241)  routing T_18_15.sp4_h_r_8 <X> T_18_15.sp4_v_b_1
 (26 1)  (954 241)  (954 241)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 241)  (957 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 241)  (959 241)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 241)  (964 241)  LC_0 Logic Functioning bit
 (38 1)  (966 241)  (966 241)  LC_0 Logic Functioning bit
 (45 1)  (973 241)  (973 241)  LC_0 Logic Functioning bit
 (48 1)  (976 241)  (976 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (981 241)  (981 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (928 242)  (928 242)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (11 2)  (939 242)  (939 242)  routing T_18_15.sp4_h_r_8 <X> T_18_15.sp4_v_t_39
 (13 2)  (941 242)  (941 242)  routing T_18_15.sp4_h_r_8 <X> T_18_15.sp4_v_t_39
 (14 2)  (942 242)  (942 242)  routing T_18_15.wire_logic_cluster/lc_4/out <X> T_18_15.lc_trk_g0_4
 (25 2)  (953 242)  (953 242)  routing T_18_15.lft_op_6 <X> T_18_15.lc_trk_g0_6
 (28 2)  (956 242)  (956 242)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 242)  (957 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 242)  (959 242)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 242)  (964 242)  LC_1 Logic Functioning bit
 (38 2)  (966 242)  (966 242)  LC_1 Logic Functioning bit
 (41 2)  (969 242)  (969 242)  LC_1 Logic Functioning bit
 (43 2)  (971 242)  (971 242)  LC_1 Logic Functioning bit
 (45 2)  (973 242)  (973 242)  LC_1 Logic Functioning bit
 (52 2)  (980 242)  (980 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (981 242)  (981 242)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (928 243)  (928 243)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 3)  (930 243)  (930 243)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (12 3)  (940 243)  (940 243)  routing T_18_15.sp4_h_r_8 <X> T_18_15.sp4_v_t_39
 (17 3)  (945 243)  (945 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (950 243)  (950 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (952 243)  (952 243)  routing T_18_15.lft_op_6 <X> T_18_15.lc_trk_g0_6
 (26 3)  (954 243)  (954 243)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 243)  (955 243)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 243)  (956 243)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 243)  (957 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 243)  (958 243)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 243)  (959 243)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 243)  (964 243)  LC_1 Logic Functioning bit
 (38 3)  (966 243)  (966 243)  LC_1 Logic Functioning bit
 (45 3)  (973 243)  (973 243)  LC_1 Logic Functioning bit
 (46 3)  (974 243)  (974 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (975 243)  (975 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (976 243)  (976 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (979 243)  (979 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (26 4)  (954 244)  (954 244)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 244)  (957 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 244)  (961 244)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 244)  (962 244)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 244)  (964 244)  LC_2 Logic Functioning bit
 (38 4)  (966 244)  (966 244)  LC_2 Logic Functioning bit
 (41 4)  (969 244)  (969 244)  LC_2 Logic Functioning bit
 (43 4)  (971 244)  (971 244)  LC_2 Logic Functioning bit
 (45 4)  (973 244)  (973 244)  LC_2 Logic Functioning bit
 (46 4)  (974 244)  (974 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (954 245)  (954 245)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 245)  (957 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 245)  (958 245)  routing T_18_15.lc_trk_g0_3 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 245)  (959 245)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 245)  (964 245)  LC_2 Logic Functioning bit
 (38 5)  (966 245)  (966 245)  LC_2 Logic Functioning bit
 (45 5)  (973 245)  (973 245)  LC_2 Logic Functioning bit
 (47 5)  (975 245)  (975 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (979 245)  (979 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (981 245)  (981 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (931 246)  (931 246)  routing T_18_15.sp12_v_b_0 <X> T_18_15.sp12_v_t_23
 (12 6)  (940 246)  (940 246)  routing T_18_15.sp4_h_r_2 <X> T_18_15.sp4_h_l_40
 (15 6)  (943 246)  (943 246)  routing T_18_15.sp4_h_r_21 <X> T_18_15.lc_trk_g1_5
 (16 6)  (944 246)  (944 246)  routing T_18_15.sp4_h_r_21 <X> T_18_15.lc_trk_g1_5
 (17 6)  (945 246)  (945 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (946 246)  (946 246)  routing T_18_15.sp4_h_r_21 <X> T_18_15.lc_trk_g1_5
 (29 6)  (957 246)  (957 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 246)  (958 246)  routing T_18_15.lc_trk_g0_4 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 246)  (959 246)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 246)  (960 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (964 246)  (964 246)  LC_3 Logic Functioning bit
 (38 6)  (966 246)  (966 246)  LC_3 Logic Functioning bit
 (41 6)  (969 246)  (969 246)  LC_3 Logic Functioning bit
 (43 6)  (971 246)  (971 246)  LC_3 Logic Functioning bit
 (45 6)  (973 246)  (973 246)  LC_3 Logic Functioning bit
 (47 6)  (975 246)  (975 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (980 246)  (980 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (981 246)  (981 246)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (936 247)  (936 247)  routing T_18_15.sp4_h_r_10 <X> T_18_15.sp4_v_t_41
 (9 7)  (937 247)  (937 247)  routing T_18_15.sp4_h_r_10 <X> T_18_15.sp4_v_t_41
 (10 7)  (938 247)  (938 247)  routing T_18_15.sp4_h_r_10 <X> T_18_15.sp4_v_t_41
 (13 7)  (941 247)  (941 247)  routing T_18_15.sp4_h_r_2 <X> T_18_15.sp4_h_l_40
 (18 7)  (946 247)  (946 247)  routing T_18_15.sp4_h_r_21 <X> T_18_15.lc_trk_g1_5
 (26 7)  (954 247)  (954 247)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 247)  (955 247)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 247)  (956 247)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 247)  (957 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 247)  (959 247)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 247)  (964 247)  LC_3 Logic Functioning bit
 (38 7)  (966 247)  (966 247)  LC_3 Logic Functioning bit
 (45 7)  (973 247)  (973 247)  LC_3 Logic Functioning bit
 (51 7)  (979 247)  (979 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (3 8)  (931 248)  (931 248)  routing T_18_15.sp12_h_r_1 <X> T_18_15.sp12_v_b_1
 (4 8)  (932 248)  (932 248)  routing T_18_15.sp4_h_l_37 <X> T_18_15.sp4_v_b_6
 (6 8)  (934 248)  (934 248)  routing T_18_15.sp4_h_l_37 <X> T_18_15.sp4_v_b_6
 (22 8)  (950 248)  (950 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (953 248)  (953 248)  routing T_18_15.wire_logic_cluster/lc_2/out <X> T_18_15.lc_trk_g2_2
 (26 8)  (954 248)  (954 248)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 248)  (956 248)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 248)  (958 248)  routing T_18_15.lc_trk_g2_5 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 248)  (961 248)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 248)  (962 248)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 248)  (964 248)  LC_4 Logic Functioning bit
 (38 8)  (966 248)  (966 248)  LC_4 Logic Functioning bit
 (41 8)  (969 248)  (969 248)  LC_4 Logic Functioning bit
 (43 8)  (971 248)  (971 248)  LC_4 Logic Functioning bit
 (45 8)  (973 248)  (973 248)  LC_4 Logic Functioning bit
 (46 8)  (974 248)  (974 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (3 9)  (931 249)  (931 249)  routing T_18_15.sp12_h_r_1 <X> T_18_15.sp12_v_b_1
 (5 9)  (933 249)  (933 249)  routing T_18_15.sp4_h_l_37 <X> T_18_15.sp4_v_b_6
 (21 9)  (949 249)  (949 249)  routing T_18_15.sp4_r_v_b_35 <X> T_18_15.lc_trk_g2_3
 (22 9)  (950 249)  (950 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (954 249)  (954 249)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 249)  (957 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 249)  (959 249)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 249)  (964 249)  LC_4 Logic Functioning bit
 (38 9)  (966 249)  (966 249)  LC_4 Logic Functioning bit
 (45 9)  (973 249)  (973 249)  LC_4 Logic Functioning bit
 (51 9)  (979 249)  (979 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (933 250)  (933 250)  routing T_18_15.sp4_v_t_43 <X> T_18_15.sp4_h_l_43
 (8 10)  (936 250)  (936 250)  routing T_18_15.sp4_v_t_42 <X> T_18_15.sp4_h_l_42
 (9 10)  (937 250)  (937 250)  routing T_18_15.sp4_v_t_42 <X> T_18_15.sp4_h_l_42
 (13 10)  (941 250)  (941 250)  routing T_18_15.sp4_h_r_8 <X> T_18_15.sp4_v_t_45
 (17 10)  (945 250)  (945 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 250)  (946 250)  routing T_18_15.wire_logic_cluster/lc_5/out <X> T_18_15.lc_trk_g2_5
 (25 10)  (953 250)  (953 250)  routing T_18_15.wire_logic_cluster/lc_6/out <X> T_18_15.lc_trk_g2_6
 (28 10)  (956 250)  (956 250)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 250)  (958 250)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 250)  (959 250)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 250)  (964 250)  LC_5 Logic Functioning bit
 (38 10)  (966 250)  (966 250)  LC_5 Logic Functioning bit
 (41 10)  (969 250)  (969 250)  LC_5 Logic Functioning bit
 (43 10)  (971 250)  (971 250)  LC_5 Logic Functioning bit
 (45 10)  (973 250)  (973 250)  LC_5 Logic Functioning bit
 (46 10)  (974 250)  (974 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (975 250)  (975 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (979 250)  (979 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (6 11)  (934 251)  (934 251)  routing T_18_15.sp4_v_t_43 <X> T_18_15.sp4_h_l_43
 (12 11)  (940 251)  (940 251)  routing T_18_15.sp4_h_r_8 <X> T_18_15.sp4_v_t_45
 (22 11)  (950 251)  (950 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (954 251)  (954 251)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 251)  (955 251)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 251)  (956 251)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 251)  (957 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 251)  (958 251)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 251)  (959 251)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 251)  (964 251)  LC_5 Logic Functioning bit
 (38 11)  (966 251)  (966 251)  LC_5 Logic Functioning bit
 (45 11)  (973 251)  (973 251)  LC_5 Logic Functioning bit
 (47 11)  (975 251)  (975 251)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (12 12)  (940 252)  (940 252)  routing T_18_15.sp4_h_l_45 <X> T_18_15.sp4_h_r_11
 (17 12)  (945 252)  (945 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (19 12)  (947 252)  (947 252)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (26 12)  (954 252)  (954 252)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 252)  (955 252)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 252)  (956 252)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 252)  (961 252)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 252)  (964 252)  LC_6 Logic Functioning bit
 (38 12)  (966 252)  (966 252)  LC_6 Logic Functioning bit
 (45 12)  (973 252)  (973 252)  LC_6 Logic Functioning bit
 (46 12)  (974 252)  (974 252)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (53 12)  (981 252)  (981 252)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (10 13)  (938 253)  (938 253)  routing T_18_15.sp4_h_r_5 <X> T_18_15.sp4_v_b_10
 (13 13)  (941 253)  (941 253)  routing T_18_15.sp4_h_l_45 <X> T_18_15.sp4_h_r_11
 (18 13)  (946 253)  (946 253)  routing T_18_15.sp4_r_v_b_41 <X> T_18_15.lc_trk_g3_1
 (22 13)  (950 253)  (950 253)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (952 253)  (952 253)  routing T_18_15.tnl_op_2 <X> T_18_15.lc_trk_g3_2
 (25 13)  (953 253)  (953 253)  routing T_18_15.tnl_op_2 <X> T_18_15.lc_trk_g3_2
 (26 13)  (954 253)  (954 253)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 253)  (957 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 253)  (958 253)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 253)  (959 253)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 253)  (964 253)  LC_6 Logic Functioning bit
 (37 13)  (965 253)  (965 253)  LC_6 Logic Functioning bit
 (38 13)  (966 253)  (966 253)  LC_6 Logic Functioning bit
 (39 13)  (967 253)  (967 253)  LC_6 Logic Functioning bit
 (45 13)  (973 253)  (973 253)  LC_6 Logic Functioning bit
 (48 13)  (976 253)  (976 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (6 14)  (934 254)  (934 254)  routing T_18_15.sp4_h_l_41 <X> T_18_15.sp4_v_t_44
 (0 15)  (928 255)  (928 255)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 255)  (929 255)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_7/s_r


LogicTile_19_15

 (9 0)  (991 240)  (991 240)  routing T_19_15.sp4_v_t_36 <X> T_19_15.sp4_h_r_1
 (25 0)  (1007 240)  (1007 240)  routing T_19_15.wire_logic_cluster/lc_2/out <X> T_19_15.lc_trk_g0_2
 (26 0)  (1008 240)  (1008 240)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 240)  (1011 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 240)  (1012 240)  routing T_19_15.lc_trk_g0_5 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 240)  (1013 240)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 240)  (1014 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 240)  (1015 240)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 240)  (1018 240)  LC_0 Logic Functioning bit
 (37 0)  (1019 240)  (1019 240)  LC_0 Logic Functioning bit
 (38 0)  (1020 240)  (1020 240)  LC_0 Logic Functioning bit
 (39 0)  (1021 240)  (1021 240)  LC_0 Logic Functioning bit
 (41 0)  (1023 240)  (1023 240)  LC_0 Logic Functioning bit
 (43 0)  (1025 240)  (1025 240)  LC_0 Logic Functioning bit
 (45 0)  (1027 240)  (1027 240)  LC_0 Logic Functioning bit
 (46 0)  (1028 240)  (1028 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (1030 240)  (1030 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (1004 241)  (1004 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1008 241)  (1008 241)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 241)  (1009 241)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 241)  (1010 241)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 241)  (1011 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (1018 241)  (1018 241)  LC_0 Logic Functioning bit
 (38 1)  (1020 241)  (1020 241)  LC_0 Logic Functioning bit
 (44 1)  (1026 241)  (1026 241)  LC_0 Logic Functioning bit
 (45 1)  (1027 241)  (1027 241)  LC_0 Logic Functioning bit
 (0 2)  (982 242)  (982 242)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (16 2)  (998 242)  (998 242)  routing T_19_15.sp12_h_r_13 <X> T_19_15.lc_trk_g0_5
 (17 2)  (999 242)  (999 242)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (27 2)  (1009 242)  (1009 242)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 242)  (1010 242)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 242)  (1011 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 242)  (1014 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 242)  (1016 242)  routing T_19_15.lc_trk_g1_1 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 242)  (1018 242)  LC_1 Logic Functioning bit
 (37 2)  (1019 242)  (1019 242)  LC_1 Logic Functioning bit
 (38 2)  (1020 242)  (1020 242)  LC_1 Logic Functioning bit
 (39 2)  (1021 242)  (1021 242)  LC_1 Logic Functioning bit
 (41 2)  (1023 242)  (1023 242)  LC_1 Logic Functioning bit
 (43 2)  (1025 242)  (1025 242)  LC_1 Logic Functioning bit
 (47 2)  (1029 242)  (1029 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (982 243)  (982 243)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 3)  (983 243)  (983 243)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (2 3)  (984 243)  (984 243)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (15 3)  (997 243)  (997 243)  routing T_19_15.sp4_v_t_9 <X> T_19_15.lc_trk_g0_4
 (16 3)  (998 243)  (998 243)  routing T_19_15.sp4_v_t_9 <X> T_19_15.lc_trk_g0_4
 (17 3)  (999 243)  (999 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (27 3)  (1009 243)  (1009 243)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 243)  (1010 243)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 243)  (1011 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 243)  (1012 243)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (1018 243)  (1018 243)  LC_1 Logic Functioning bit
 (38 3)  (1020 243)  (1020 243)  LC_1 Logic Functioning bit
 (2 4)  (984 244)  (984 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (17 4)  (999 244)  (999 244)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1000 244)  (1000 244)  routing T_19_15.wire_logic_cluster/lc_1/out <X> T_19_15.lc_trk_g1_1
 (27 4)  (1009 244)  (1009 244)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 244)  (1010 244)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 244)  (1011 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 244)  (1014 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 244)  (1015 244)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 244)  (1016 244)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 244)  (1018 244)  LC_2 Logic Functioning bit
 (38 4)  (1020 244)  (1020 244)  LC_2 Logic Functioning bit
 (41 4)  (1023 244)  (1023 244)  LC_2 Logic Functioning bit
 (43 4)  (1025 244)  (1025 244)  LC_2 Logic Functioning bit
 (48 4)  (1030 244)  (1030 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (26 5)  (1008 245)  (1008 245)  routing T_19_15.lc_trk_g0_2 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 245)  (1011 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 245)  (1012 245)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 245)  (1018 245)  LC_2 Logic Functioning bit
 (38 5)  (1020 245)  (1020 245)  LC_2 Logic Functioning bit
 (40 5)  (1022 245)  (1022 245)  LC_2 Logic Functioning bit
 (42 5)  (1024 245)  (1024 245)  LC_2 Logic Functioning bit
 (4 6)  (986 246)  (986 246)  routing T_19_15.sp4_h_r_9 <X> T_19_15.sp4_v_t_38
 (6 6)  (988 246)  (988 246)  routing T_19_15.sp4_h_r_9 <X> T_19_15.sp4_v_t_38
 (11 6)  (993 246)  (993 246)  routing T_19_15.sp4_h_r_11 <X> T_19_15.sp4_v_t_40
 (12 6)  (994 246)  (994 246)  routing T_19_15.sp4_v_t_40 <X> T_19_15.sp4_h_l_40
 (13 6)  (995 246)  (995 246)  routing T_19_15.sp4_h_r_11 <X> T_19_15.sp4_v_t_40
 (5 7)  (987 247)  (987 247)  routing T_19_15.sp4_h_r_9 <X> T_19_15.sp4_v_t_38
 (11 7)  (993 247)  (993 247)  routing T_19_15.sp4_v_t_40 <X> T_19_15.sp4_h_l_40
 (12 7)  (994 247)  (994 247)  routing T_19_15.sp4_h_r_11 <X> T_19_15.sp4_v_t_40
 (4 8)  (986 248)  (986 248)  routing T_19_15.sp4_h_l_37 <X> T_19_15.sp4_v_b_6
 (6 8)  (988 248)  (988 248)  routing T_19_15.sp4_h_l_37 <X> T_19_15.sp4_v_b_6
 (36 8)  (1018 248)  (1018 248)  LC_4 Logic Functioning bit
 (43 8)  (1025 248)  (1025 248)  LC_4 Logic Functioning bit
 (53 8)  (1035 248)  (1035 248)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (5 9)  (987 249)  (987 249)  routing T_19_15.sp4_h_l_37 <X> T_19_15.sp4_v_b_6
 (17 9)  (999 249)  (999 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (19 9)  (1001 249)  (1001 249)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (1004 249)  (1004 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (1008 249)  (1008 249)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 249)  (1010 249)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 249)  (1011 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 249)  (1014 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1015 249)  (1015 249)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.input_2_4
 (37 9)  (1019 249)  (1019 249)  LC_4 Logic Functioning bit
 (42 9)  (1024 249)  (1024 249)  LC_4 Logic Functioning bit
 (15 10)  (997 250)  (997 250)  routing T_19_15.sp4_v_t_32 <X> T_19_15.lc_trk_g2_5
 (16 10)  (998 250)  (998 250)  routing T_19_15.sp4_v_t_32 <X> T_19_15.lc_trk_g2_5
 (17 10)  (999 250)  (999 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (1007 250)  (1007 250)  routing T_19_15.sp4_h_r_38 <X> T_19_15.lc_trk_g2_6
 (28 10)  (1010 250)  (1010 250)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 250)  (1011 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 250)  (1012 250)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 250)  (1013 250)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 250)  (1014 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 250)  (1015 250)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 250)  (1016 250)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 250)  (1019 250)  LC_5 Logic Functioning bit
 (39 10)  (1021 250)  (1021 250)  LC_5 Logic Functioning bit
 (22 11)  (1004 251)  (1004 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1005 251)  (1005 251)  routing T_19_15.sp4_h_r_38 <X> T_19_15.lc_trk_g2_6
 (24 11)  (1006 251)  (1006 251)  routing T_19_15.sp4_h_r_38 <X> T_19_15.lc_trk_g2_6
 (30 11)  (1012 251)  (1012 251)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (37 11)  (1019 251)  (1019 251)  LC_5 Logic Functioning bit
 (39 11)  (1021 251)  (1021 251)  LC_5 Logic Functioning bit
 (47 11)  (1029 251)  (1029 251)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (996 252)  (996 252)  routing T_19_15.sp4_h_l_21 <X> T_19_15.lc_trk_g3_0
 (15 12)  (997 252)  (997 252)  routing T_19_15.sp4_v_t_28 <X> T_19_15.lc_trk_g3_1
 (16 12)  (998 252)  (998 252)  routing T_19_15.sp4_v_t_28 <X> T_19_15.lc_trk_g3_1
 (17 12)  (999 252)  (999 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (1004 252)  (1004 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 252)  (1005 252)  routing T_19_15.sp4_h_r_27 <X> T_19_15.lc_trk_g3_3
 (24 12)  (1006 252)  (1006 252)  routing T_19_15.sp4_h_r_27 <X> T_19_15.lc_trk_g3_3
 (15 13)  (997 253)  (997 253)  routing T_19_15.sp4_h_l_21 <X> T_19_15.lc_trk_g3_0
 (16 13)  (998 253)  (998 253)  routing T_19_15.sp4_h_l_21 <X> T_19_15.lc_trk_g3_0
 (17 13)  (999 253)  (999 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (1003 253)  (1003 253)  routing T_19_15.sp4_h_r_27 <X> T_19_15.lc_trk_g3_3
 (22 13)  (1004 253)  (1004 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (998 254)  (998 254)  routing T_19_15.sp12_v_b_21 <X> T_19_15.lc_trk_g3_5
 (17 14)  (999 254)  (999 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (1003 254)  (1003 254)  routing T_19_15.sp4_v_t_26 <X> T_19_15.lc_trk_g3_7
 (22 14)  (1004 254)  (1004 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1005 254)  (1005 254)  routing T_19_15.sp4_v_t_26 <X> T_19_15.lc_trk_g3_7
 (1 15)  (983 255)  (983 255)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (18 15)  (1000 255)  (1000 255)  routing T_19_15.sp12_v_b_21 <X> T_19_15.lc_trk_g3_5
 (21 15)  (1003 255)  (1003 255)  routing T_19_15.sp4_v_t_26 <X> T_19_15.lc_trk_g3_7


LogicTile_20_15

 (6 0)  (1042 240)  (1042 240)  routing T_20_15.sp4_v_t_44 <X> T_20_15.sp4_v_b_0
 (9 0)  (1045 240)  (1045 240)  routing T_20_15.sp4_v_t_36 <X> T_20_15.sp4_h_r_1
 (21 0)  (1057 240)  (1057 240)  routing T_20_15.sp4_h_r_11 <X> T_20_15.lc_trk_g0_3
 (22 0)  (1058 240)  (1058 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1059 240)  (1059 240)  routing T_20_15.sp4_h_r_11 <X> T_20_15.lc_trk_g0_3
 (24 0)  (1060 240)  (1060 240)  routing T_20_15.sp4_h_r_11 <X> T_20_15.lc_trk_g0_3
 (25 0)  (1061 240)  (1061 240)  routing T_20_15.bnr_op_2 <X> T_20_15.lc_trk_g0_2
 (26 0)  (1062 240)  (1062 240)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 240)  (1063 240)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 240)  (1064 240)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 240)  (1065 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 240)  (1066 240)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 240)  (1068 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 240)  (1072 240)  LC_0 Logic Functioning bit
 (37 0)  (1073 240)  (1073 240)  LC_0 Logic Functioning bit
 (38 0)  (1074 240)  (1074 240)  LC_0 Logic Functioning bit
 (39 0)  (1075 240)  (1075 240)  LC_0 Logic Functioning bit
 (41 0)  (1077 240)  (1077 240)  LC_0 Logic Functioning bit
 (42 0)  (1078 240)  (1078 240)  LC_0 Logic Functioning bit
 (43 0)  (1079 240)  (1079 240)  LC_0 Logic Functioning bit
 (5 1)  (1041 241)  (1041 241)  routing T_20_15.sp4_v_t_44 <X> T_20_15.sp4_v_b_0
 (22 1)  (1058 241)  (1058 241)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (1061 241)  (1061 241)  routing T_20_15.bnr_op_2 <X> T_20_15.lc_trk_g0_2
 (26 1)  (1062 241)  (1062 241)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 241)  (1064 241)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 241)  (1065 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 241)  (1066 241)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 241)  (1067 241)  routing T_20_15.lc_trk_g0_3 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 241)  (1068 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1069 241)  (1069 241)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.input_2_0
 (35 1)  (1071 241)  (1071 241)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.input_2_0
 (36 1)  (1072 241)  (1072 241)  LC_0 Logic Functioning bit
 (37 1)  (1073 241)  (1073 241)  LC_0 Logic Functioning bit
 (38 1)  (1074 241)  (1074 241)  LC_0 Logic Functioning bit
 (39 1)  (1075 241)  (1075 241)  LC_0 Logic Functioning bit
 (40 1)  (1076 241)  (1076 241)  LC_0 Logic Functioning bit
 (41 1)  (1077 241)  (1077 241)  LC_0 Logic Functioning bit
 (42 1)  (1078 241)  (1078 241)  LC_0 Logic Functioning bit
 (43 1)  (1079 241)  (1079 241)  LC_0 Logic Functioning bit
 (25 2)  (1061 242)  (1061 242)  routing T_20_15.sp4_v_t_3 <X> T_20_15.lc_trk_g0_6
 (26 2)  (1062 242)  (1062 242)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (1065 242)  (1065 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 242)  (1066 242)  routing T_20_15.lc_trk_g0_6 <X> T_20_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 242)  (1068 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (52 2)  (1088 242)  (1088 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (1050 243)  (1050 243)  routing T_20_15.sp4_r_v_b_28 <X> T_20_15.lc_trk_g0_4
 (17 3)  (1053 243)  (1053 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (19 3)  (1055 243)  (1055 243)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (22 3)  (1058 243)  (1058 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1059 243)  (1059 243)  routing T_20_15.sp4_v_t_3 <X> T_20_15.lc_trk_g0_6
 (25 3)  (1061 243)  (1061 243)  routing T_20_15.sp4_v_t_3 <X> T_20_15.lc_trk_g0_6
 (28 3)  (1064 243)  (1064 243)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 243)  (1065 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 243)  (1066 243)  routing T_20_15.lc_trk_g0_6 <X> T_20_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 243)  (1067 243)  routing T_20_15.lc_trk_g0_2 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (41 3)  (1077 243)  (1077 243)  LC_1 Logic Functioning bit
 (43 3)  (1079 243)  (1079 243)  LC_1 Logic Functioning bit
 (46 3)  (1082 243)  (1082 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (1083 243)  (1083 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (25 4)  (1061 244)  (1061 244)  routing T_20_15.bnr_op_2 <X> T_20_15.lc_trk_g1_2
 (26 4)  (1062 244)  (1062 244)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 244)  (1063 244)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 244)  (1065 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 244)  (1067 244)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 244)  (1068 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 244)  (1069 244)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (46 4)  (1082 244)  (1082 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (1058 245)  (1058 245)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1061 245)  (1061 245)  routing T_20_15.bnr_op_2 <X> T_20_15.lc_trk_g1_2
 (26 5)  (1062 245)  (1062 245)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 245)  (1063 245)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 245)  (1064 245)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 245)  (1065 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 245)  (1066 245)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (1076 245)  (1076 245)  LC_2 Logic Functioning bit
 (42 5)  (1078 245)  (1078 245)  LC_2 Logic Functioning bit
 (53 5)  (1089 245)  (1089 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 6)  (1048 246)  (1048 246)  routing T_20_15.sp4_h_r_2 <X> T_20_15.sp4_h_l_40
 (21 6)  (1057 246)  (1057 246)  routing T_20_15.sp4_h_l_2 <X> T_20_15.lc_trk_g1_7
 (22 6)  (1058 246)  (1058 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1059 246)  (1059 246)  routing T_20_15.sp4_h_l_2 <X> T_20_15.lc_trk_g1_7
 (24 6)  (1060 246)  (1060 246)  routing T_20_15.sp4_h_l_2 <X> T_20_15.lc_trk_g1_7
 (25 6)  (1061 246)  (1061 246)  routing T_20_15.sp4_h_l_11 <X> T_20_15.lc_trk_g1_6
 (26 6)  (1062 246)  (1062 246)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (1064 246)  (1064 246)  routing T_20_15.lc_trk_g2_0 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 246)  (1065 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 246)  (1067 246)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 246)  (1068 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 246)  (1070 246)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 246)  (1072 246)  LC_3 Logic Functioning bit
 (37 6)  (1073 246)  (1073 246)  LC_3 Logic Functioning bit
 (38 6)  (1074 246)  (1074 246)  LC_3 Logic Functioning bit
 (39 6)  (1075 246)  (1075 246)  LC_3 Logic Functioning bit
 (41 6)  (1077 246)  (1077 246)  LC_3 Logic Functioning bit
 (42 6)  (1078 246)  (1078 246)  LC_3 Logic Functioning bit
 (43 6)  (1079 246)  (1079 246)  LC_3 Logic Functioning bit
 (13 7)  (1049 247)  (1049 247)  routing T_20_15.sp4_h_r_2 <X> T_20_15.sp4_h_l_40
 (22 7)  (1058 247)  (1058 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1059 247)  (1059 247)  routing T_20_15.sp4_h_l_11 <X> T_20_15.lc_trk_g1_6
 (24 7)  (1060 247)  (1060 247)  routing T_20_15.sp4_h_l_11 <X> T_20_15.lc_trk_g1_6
 (25 7)  (1061 247)  (1061 247)  routing T_20_15.sp4_h_l_11 <X> T_20_15.lc_trk_g1_6
 (26 7)  (1062 247)  (1062 247)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 247)  (1064 247)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 247)  (1065 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 247)  (1067 247)  routing T_20_15.lc_trk_g1_7 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 247)  (1068 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1069 247)  (1069 247)  routing T_20_15.lc_trk_g2_1 <X> T_20_15.input_2_3
 (36 7)  (1072 247)  (1072 247)  LC_3 Logic Functioning bit
 (37 7)  (1073 247)  (1073 247)  LC_3 Logic Functioning bit
 (38 7)  (1074 247)  (1074 247)  LC_3 Logic Functioning bit
 (39 7)  (1075 247)  (1075 247)  LC_3 Logic Functioning bit
 (40 7)  (1076 247)  (1076 247)  LC_3 Logic Functioning bit
 (41 7)  (1077 247)  (1077 247)  LC_3 Logic Functioning bit
 (42 7)  (1078 247)  (1078 247)  LC_3 Logic Functioning bit
 (43 7)  (1079 247)  (1079 247)  LC_3 Logic Functioning bit
 (15 8)  (1051 248)  (1051 248)  routing T_20_15.rgt_op_1 <X> T_20_15.lc_trk_g2_1
 (17 8)  (1053 248)  (1053 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1054 248)  (1054 248)  routing T_20_15.rgt_op_1 <X> T_20_15.lc_trk_g2_1
 (22 8)  (1058 248)  (1058 248)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1060 248)  (1060 248)  routing T_20_15.tnr_op_3 <X> T_20_15.lc_trk_g2_3
 (27 8)  (1063 248)  (1063 248)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 248)  (1064 248)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 248)  (1065 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 248)  (1067 248)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 248)  (1068 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 248)  (1069 248)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 248)  (1072 248)  LC_4 Logic Functioning bit
 (38 8)  (1074 248)  (1074 248)  LC_4 Logic Functioning bit
 (40 8)  (1076 248)  (1076 248)  LC_4 Logic Functioning bit
 (42 8)  (1078 248)  (1078 248)  LC_4 Logic Functioning bit
 (15 9)  (1051 249)  (1051 249)  routing T_20_15.tnr_op_0 <X> T_20_15.lc_trk_g2_0
 (17 9)  (1053 249)  (1053 249)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (1058 249)  (1058 249)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1060 249)  (1060 249)  routing T_20_15.tnr_op_2 <X> T_20_15.lc_trk_g2_2
 (26 9)  (1062 249)  (1062 249)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 249)  (1063 249)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 249)  (1064 249)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 249)  (1065 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 249)  (1066 249)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (1072 249)  (1072 249)  LC_4 Logic Functioning bit
 (37 9)  (1073 249)  (1073 249)  LC_4 Logic Functioning bit
 (38 9)  (1074 249)  (1074 249)  LC_4 Logic Functioning bit
 (39 9)  (1075 249)  (1075 249)  LC_4 Logic Functioning bit
 (41 9)  (1077 249)  (1077 249)  LC_4 Logic Functioning bit
 (43 9)  (1079 249)  (1079 249)  LC_4 Logic Functioning bit
 (51 9)  (1087 249)  (1087 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (11 10)  (1047 250)  (1047 250)  routing T_20_15.sp4_h_r_2 <X> T_20_15.sp4_v_t_45
 (13 10)  (1049 250)  (1049 250)  routing T_20_15.sp4_h_r_2 <X> T_20_15.sp4_v_t_45
 (14 10)  (1050 250)  (1050 250)  routing T_20_15.rgt_op_4 <X> T_20_15.lc_trk_g2_4
 (16 10)  (1052 250)  (1052 250)  routing T_20_15.sp4_v_t_16 <X> T_20_15.lc_trk_g2_5
 (17 10)  (1053 250)  (1053 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1054 250)  (1054 250)  routing T_20_15.sp4_v_t_16 <X> T_20_15.lc_trk_g2_5
 (22 10)  (1058 250)  (1058 250)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1060 250)  (1060 250)  routing T_20_15.tnr_op_7 <X> T_20_15.lc_trk_g2_7
 (25 10)  (1061 250)  (1061 250)  routing T_20_15.rgt_op_6 <X> T_20_15.lc_trk_g2_6
 (32 10)  (1068 250)  (1068 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 250)  (1069 250)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 250)  (1070 250)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 250)  (1072 250)  LC_5 Logic Functioning bit
 (38 10)  (1074 250)  (1074 250)  LC_5 Logic Functioning bit
 (40 10)  (1076 250)  (1076 250)  LC_5 Logic Functioning bit
 (41 10)  (1077 250)  (1077 250)  LC_5 Logic Functioning bit
 (42 10)  (1078 250)  (1078 250)  LC_5 Logic Functioning bit
 (43 10)  (1079 250)  (1079 250)  LC_5 Logic Functioning bit
 (51 10)  (1087 250)  (1087 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (1089 250)  (1089 250)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (4 11)  (1040 251)  (1040 251)  routing T_20_15.sp4_v_b_1 <X> T_20_15.sp4_h_l_43
 (12 11)  (1048 251)  (1048 251)  routing T_20_15.sp4_h_r_2 <X> T_20_15.sp4_v_t_45
 (15 11)  (1051 251)  (1051 251)  routing T_20_15.rgt_op_4 <X> T_20_15.lc_trk_g2_4
 (17 11)  (1053 251)  (1053 251)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (1058 251)  (1058 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1060 251)  (1060 251)  routing T_20_15.rgt_op_6 <X> T_20_15.lc_trk_g2_6
 (26 11)  (1062 251)  (1062 251)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 251)  (1063 251)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 251)  (1064 251)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 251)  (1065 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 251)  (1067 251)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (1073 251)  (1073 251)  LC_5 Logic Functioning bit
 (39 11)  (1075 251)  (1075 251)  LC_5 Logic Functioning bit
 (40 11)  (1076 251)  (1076 251)  LC_5 Logic Functioning bit
 (41 11)  (1077 251)  (1077 251)  LC_5 Logic Functioning bit
 (42 11)  (1078 251)  (1078 251)  LC_5 Logic Functioning bit
 (43 11)  (1079 251)  (1079 251)  LC_5 Logic Functioning bit
 (52 11)  (1088 251)  (1088 251)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (1050 252)  (1050 252)  routing T_20_15.rgt_op_0 <X> T_20_15.lc_trk_g3_0
 (21 12)  (1057 252)  (1057 252)  routing T_20_15.sp4_v_t_14 <X> T_20_15.lc_trk_g3_3
 (22 12)  (1058 252)  (1058 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1059 252)  (1059 252)  routing T_20_15.sp4_v_t_14 <X> T_20_15.lc_trk_g3_3
 (26 12)  (1062 252)  (1062 252)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 252)  (1063 252)  routing T_20_15.lc_trk_g1_6 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 252)  (1065 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 252)  (1066 252)  routing T_20_15.lc_trk_g1_6 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 252)  (1068 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 252)  (1070 252)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 252)  (1072 252)  LC_6 Logic Functioning bit
 (38 12)  (1074 252)  (1074 252)  LC_6 Logic Functioning bit
 (41 12)  (1077 252)  (1077 252)  LC_6 Logic Functioning bit
 (43 12)  (1079 252)  (1079 252)  LC_6 Logic Functioning bit
 (15 13)  (1051 253)  (1051 253)  routing T_20_15.rgt_op_0 <X> T_20_15.lc_trk_g3_0
 (17 13)  (1053 253)  (1053 253)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (1058 253)  (1058 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1061 253)  (1061 253)  routing T_20_15.sp4_r_v_b_42 <X> T_20_15.lc_trk_g3_2
 (27 13)  (1063 253)  (1063 253)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 253)  (1064 253)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 253)  (1065 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 253)  (1066 253)  routing T_20_15.lc_trk_g1_6 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 253)  (1067 253)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (1073 253)  (1073 253)  LC_6 Logic Functioning bit
 (39 13)  (1075 253)  (1075 253)  LC_6 Logic Functioning bit
 (48 13)  (1084 253)  (1084 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (16 14)  (1052 254)  (1052 254)  routing T_20_15.sp4_v_b_37 <X> T_20_15.lc_trk_g3_5
 (17 14)  (1053 254)  (1053 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1054 254)  (1054 254)  routing T_20_15.sp4_v_b_37 <X> T_20_15.lc_trk_g3_5
 (22 14)  (1058 254)  (1058 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1059 254)  (1059 254)  routing T_20_15.sp4_h_r_31 <X> T_20_15.lc_trk_g3_7
 (24 14)  (1060 254)  (1060 254)  routing T_20_15.sp4_h_r_31 <X> T_20_15.lc_trk_g3_7
 (29 14)  (1065 254)  (1065 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 254)  (1066 254)  routing T_20_15.lc_trk_g0_4 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 254)  (1067 254)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 254)  (1068 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 254)  (1069 254)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 254)  (1072 254)  LC_7 Logic Functioning bit
 (37 14)  (1073 254)  (1073 254)  LC_7 Logic Functioning bit
 (38 14)  (1074 254)  (1074 254)  LC_7 Logic Functioning bit
 (39 14)  (1075 254)  (1075 254)  LC_7 Logic Functioning bit
 (41 14)  (1077 254)  (1077 254)  LC_7 Logic Functioning bit
 (42 14)  (1078 254)  (1078 254)  LC_7 Logic Functioning bit
 (43 14)  (1079 254)  (1079 254)  LC_7 Logic Functioning bit
 (5 15)  (1041 255)  (1041 255)  routing T_20_15.sp4_h_l_44 <X> T_20_15.sp4_v_t_44
 (18 15)  (1054 255)  (1054 255)  routing T_20_15.sp4_v_b_37 <X> T_20_15.lc_trk_g3_5
 (21 15)  (1057 255)  (1057 255)  routing T_20_15.sp4_h_r_31 <X> T_20_15.lc_trk_g3_7
 (22 15)  (1058 255)  (1058 255)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1060 255)  (1060 255)  routing T_20_15.tnr_op_6 <X> T_20_15.lc_trk_g3_6
 (27 15)  (1063 255)  (1063 255)  routing T_20_15.lc_trk_g3_0 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 255)  (1064 255)  routing T_20_15.lc_trk_g3_0 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 255)  (1065 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (1068 255)  (1068 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1069 255)  (1069 255)  routing T_20_15.lc_trk_g2_3 <X> T_20_15.input_2_7
 (35 15)  (1071 255)  (1071 255)  routing T_20_15.lc_trk_g2_3 <X> T_20_15.input_2_7
 (36 15)  (1072 255)  (1072 255)  LC_7 Logic Functioning bit
 (37 15)  (1073 255)  (1073 255)  LC_7 Logic Functioning bit
 (38 15)  (1074 255)  (1074 255)  LC_7 Logic Functioning bit
 (39 15)  (1075 255)  (1075 255)  LC_7 Logic Functioning bit
 (40 15)  (1076 255)  (1076 255)  LC_7 Logic Functioning bit
 (41 15)  (1077 255)  (1077 255)  LC_7 Logic Functioning bit
 (42 15)  (1078 255)  (1078 255)  LC_7 Logic Functioning bit
 (43 15)  (1079 255)  (1079 255)  LC_7 Logic Functioning bit


LogicTile_21_15

 (27 0)  (1117 240)  (1117 240)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 240)  (1118 240)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 240)  (1119 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 240)  (1122 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 240)  (1126 240)  LC_0 Logic Functioning bit
 (39 0)  (1129 240)  (1129 240)  LC_0 Logic Functioning bit
 (41 0)  (1131 240)  (1131 240)  LC_0 Logic Functioning bit
 (42 0)  (1132 240)  (1132 240)  LC_0 Logic Functioning bit
 (44 0)  (1134 240)  (1134 240)  LC_0 Logic Functioning bit
 (45 0)  (1135 240)  (1135 240)  LC_0 Logic Functioning bit
 (36 1)  (1126 241)  (1126 241)  LC_0 Logic Functioning bit
 (39 1)  (1129 241)  (1129 241)  LC_0 Logic Functioning bit
 (41 1)  (1131 241)  (1131 241)  LC_0 Logic Functioning bit
 (42 1)  (1132 241)  (1132 241)  LC_0 Logic Functioning bit
 (50 1)  (1140 241)  (1140 241)  Carry_In_Mux bit 

 (0 2)  (1090 242)  (1090 242)  routing T_21_15.glb_netwk_3 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 242)  (1092 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 242)  (1104 242)  routing T_21_15.sp4_h_l_1 <X> T_21_15.lc_trk_g0_4
 (27 2)  (1117 242)  (1117 242)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 242)  (1118 242)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 242)  (1119 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 242)  (1122 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 242)  (1126 242)  LC_1 Logic Functioning bit
 (39 2)  (1129 242)  (1129 242)  LC_1 Logic Functioning bit
 (41 2)  (1131 242)  (1131 242)  LC_1 Logic Functioning bit
 (42 2)  (1132 242)  (1132 242)  LC_1 Logic Functioning bit
 (44 2)  (1134 242)  (1134 242)  LC_1 Logic Functioning bit
 (45 2)  (1135 242)  (1135 242)  LC_1 Logic Functioning bit
 (0 3)  (1090 243)  (1090 243)  routing T_21_15.glb_netwk_3 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (15 3)  (1105 243)  (1105 243)  routing T_21_15.sp4_h_l_1 <X> T_21_15.lc_trk_g0_4
 (16 3)  (1106 243)  (1106 243)  routing T_21_15.sp4_h_l_1 <X> T_21_15.lc_trk_g0_4
 (17 3)  (1107 243)  (1107 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (36 3)  (1126 243)  (1126 243)  LC_1 Logic Functioning bit
 (39 3)  (1129 243)  (1129 243)  LC_1 Logic Functioning bit
 (41 3)  (1131 243)  (1131 243)  LC_1 Logic Functioning bit
 (42 3)  (1132 243)  (1132 243)  LC_1 Logic Functioning bit
 (12 4)  (1102 244)  (1102 244)  routing T_21_15.sp4_v_b_5 <X> T_21_15.sp4_h_r_5
 (21 4)  (1111 244)  (1111 244)  routing T_21_15.wire_logic_cluster/lc_3/out <X> T_21_15.lc_trk_g1_3
 (22 4)  (1112 244)  (1112 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 244)  (1115 244)  routing T_21_15.wire_logic_cluster/lc_2/out <X> T_21_15.lc_trk_g1_2
 (27 4)  (1117 244)  (1117 244)  routing T_21_15.lc_trk_g1_2 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 244)  (1119 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 244)  (1122 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 244)  (1126 244)  LC_2 Logic Functioning bit
 (39 4)  (1129 244)  (1129 244)  LC_2 Logic Functioning bit
 (41 4)  (1131 244)  (1131 244)  LC_2 Logic Functioning bit
 (42 4)  (1132 244)  (1132 244)  LC_2 Logic Functioning bit
 (44 4)  (1134 244)  (1134 244)  LC_2 Logic Functioning bit
 (45 4)  (1135 244)  (1135 244)  LC_2 Logic Functioning bit
 (11 5)  (1101 245)  (1101 245)  routing T_21_15.sp4_v_b_5 <X> T_21_15.sp4_h_r_5
 (22 5)  (1112 245)  (1112 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1120 245)  (1120 245)  routing T_21_15.lc_trk_g1_2 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (1126 245)  (1126 245)  LC_2 Logic Functioning bit
 (39 5)  (1129 245)  (1129 245)  LC_2 Logic Functioning bit
 (41 5)  (1131 245)  (1131 245)  LC_2 Logic Functioning bit
 (42 5)  (1132 245)  (1132 245)  LC_2 Logic Functioning bit
 (8 6)  (1098 246)  (1098 246)  routing T_21_15.sp4_h_r_8 <X> T_21_15.sp4_h_l_41
 (10 6)  (1100 246)  (1100 246)  routing T_21_15.sp4_h_r_8 <X> T_21_15.sp4_h_l_41
 (17 6)  (1107 246)  (1107 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1108 246)  (1108 246)  routing T_21_15.wire_logic_cluster/lc_5/out <X> T_21_15.lc_trk_g1_5
 (25 6)  (1115 246)  (1115 246)  routing T_21_15.wire_logic_cluster/lc_6/out <X> T_21_15.lc_trk_g1_6
 (27 6)  (1117 246)  (1117 246)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 246)  (1119 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 246)  (1122 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 246)  (1126 246)  LC_3 Logic Functioning bit
 (39 6)  (1129 246)  (1129 246)  LC_3 Logic Functioning bit
 (41 6)  (1131 246)  (1131 246)  LC_3 Logic Functioning bit
 (42 6)  (1132 246)  (1132 246)  LC_3 Logic Functioning bit
 (44 6)  (1134 246)  (1134 246)  LC_3 Logic Functioning bit
 (45 6)  (1135 246)  (1135 246)  LC_3 Logic Functioning bit
 (46 6)  (1136 246)  (1136 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (1102 247)  (1102 247)  routing T_21_15.sp4_h_l_40 <X> T_21_15.sp4_v_t_40
 (22 7)  (1112 247)  (1112 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1120 247)  (1120 247)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (1126 247)  (1126 247)  LC_3 Logic Functioning bit
 (39 7)  (1129 247)  (1129 247)  LC_3 Logic Functioning bit
 (41 7)  (1131 247)  (1131 247)  LC_3 Logic Functioning bit
 (42 7)  (1132 247)  (1132 247)  LC_3 Logic Functioning bit
 (27 8)  (1117 248)  (1117 248)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 248)  (1118 248)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 248)  (1119 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 248)  (1120 248)  routing T_21_15.lc_trk_g3_4 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 248)  (1122 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 248)  (1126 248)  LC_4 Logic Functioning bit
 (39 8)  (1129 248)  (1129 248)  LC_4 Logic Functioning bit
 (41 8)  (1131 248)  (1131 248)  LC_4 Logic Functioning bit
 (42 8)  (1132 248)  (1132 248)  LC_4 Logic Functioning bit
 (44 8)  (1134 248)  (1134 248)  LC_4 Logic Functioning bit
 (45 8)  (1135 248)  (1135 248)  LC_4 Logic Functioning bit
 (36 9)  (1126 249)  (1126 249)  LC_4 Logic Functioning bit
 (39 9)  (1129 249)  (1129 249)  LC_4 Logic Functioning bit
 (41 9)  (1131 249)  (1131 249)  LC_4 Logic Functioning bit
 (42 9)  (1132 249)  (1132 249)  LC_4 Logic Functioning bit
 (27 10)  (1117 250)  (1117 250)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 250)  (1119 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 250)  (1120 250)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 250)  (1122 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 250)  (1126 250)  LC_5 Logic Functioning bit
 (39 10)  (1129 250)  (1129 250)  LC_5 Logic Functioning bit
 (41 10)  (1131 250)  (1131 250)  LC_5 Logic Functioning bit
 (42 10)  (1132 250)  (1132 250)  LC_5 Logic Functioning bit
 (44 10)  (1134 250)  (1134 250)  LC_5 Logic Functioning bit
 (45 10)  (1135 250)  (1135 250)  LC_5 Logic Functioning bit
 (46 10)  (1136 250)  (1136 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (10 11)  (1100 251)  (1100 251)  routing T_21_15.sp4_h_l_39 <X> T_21_15.sp4_v_t_42
 (11 11)  (1101 251)  (1101 251)  routing T_21_15.sp4_h_r_8 <X> T_21_15.sp4_h_l_45
 (36 11)  (1126 251)  (1126 251)  LC_5 Logic Functioning bit
 (39 11)  (1129 251)  (1129 251)  LC_5 Logic Functioning bit
 (41 11)  (1131 251)  (1131 251)  LC_5 Logic Functioning bit
 (42 11)  (1132 251)  (1132 251)  LC_5 Logic Functioning bit
 (14 12)  (1104 252)  (1104 252)  routing T_21_15.wire_logic_cluster/lc_0/out <X> T_21_15.lc_trk_g3_0
 (17 12)  (1107 252)  (1107 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 252)  (1108 252)  routing T_21_15.wire_logic_cluster/lc_1/out <X> T_21_15.lc_trk_g3_1
 (27 12)  (1117 252)  (1117 252)  routing T_21_15.lc_trk_g1_6 <X> T_21_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 252)  (1119 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 252)  (1120 252)  routing T_21_15.lc_trk_g1_6 <X> T_21_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 252)  (1122 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 252)  (1126 252)  LC_6 Logic Functioning bit
 (39 12)  (1129 252)  (1129 252)  LC_6 Logic Functioning bit
 (41 12)  (1131 252)  (1131 252)  LC_6 Logic Functioning bit
 (42 12)  (1132 252)  (1132 252)  LC_6 Logic Functioning bit
 (44 12)  (1134 252)  (1134 252)  LC_6 Logic Functioning bit
 (45 12)  (1135 252)  (1135 252)  LC_6 Logic Functioning bit
 (4 13)  (1094 253)  (1094 253)  routing T_21_15.sp4_h_l_36 <X> T_21_15.sp4_h_r_9
 (6 13)  (1096 253)  (1096 253)  routing T_21_15.sp4_h_l_36 <X> T_21_15.sp4_h_r_9
 (17 13)  (1107 253)  (1107 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1120 253)  (1120 253)  routing T_21_15.lc_trk_g1_6 <X> T_21_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (1126 253)  (1126 253)  LC_6 Logic Functioning bit
 (39 13)  (1129 253)  (1129 253)  LC_6 Logic Functioning bit
 (41 13)  (1131 253)  (1131 253)  LC_6 Logic Functioning bit
 (42 13)  (1132 253)  (1132 253)  LC_6 Logic Functioning bit
 (1 14)  (1091 254)  (1091 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (1098 254)  (1098 254)  routing T_21_15.sp4_h_r_10 <X> T_21_15.sp4_h_l_47
 (14 14)  (1104 254)  (1104 254)  routing T_21_15.wire_logic_cluster/lc_4/out <X> T_21_15.lc_trk_g3_4
 (21 14)  (1111 254)  (1111 254)  routing T_21_15.wire_logic_cluster/lc_7/out <X> T_21_15.lc_trk_g3_7
 (22 14)  (1112 254)  (1112 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1117 254)  (1117 254)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 254)  (1118 254)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 254)  (1119 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 254)  (1120 254)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 254)  (1122 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 254)  (1126 254)  LC_7 Logic Functioning bit
 (39 14)  (1129 254)  (1129 254)  LC_7 Logic Functioning bit
 (41 14)  (1131 254)  (1131 254)  LC_7 Logic Functioning bit
 (42 14)  (1132 254)  (1132 254)  LC_7 Logic Functioning bit
 (44 14)  (1134 254)  (1134 254)  LC_7 Logic Functioning bit
 (45 14)  (1135 254)  (1135 254)  LC_7 Logic Functioning bit
 (51 14)  (1141 254)  (1141 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (1091 255)  (1091 255)  routing T_21_15.lc_trk_g0_4 <X> T_21_15.wire_logic_cluster/lc_7/s_r
 (8 15)  (1098 255)  (1098 255)  routing T_21_15.sp4_h_r_10 <X> T_21_15.sp4_v_t_47
 (9 15)  (1099 255)  (1099 255)  routing T_21_15.sp4_h_r_10 <X> T_21_15.sp4_v_t_47
 (11 15)  (1101 255)  (1101 255)  routing T_21_15.sp4_h_r_3 <X> T_21_15.sp4_h_l_46
 (13 15)  (1103 255)  (1103 255)  routing T_21_15.sp4_h_r_3 <X> T_21_15.sp4_h_l_46
 (17 15)  (1107 255)  (1107 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1120 255)  (1120 255)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (1126 255)  (1126 255)  LC_7 Logic Functioning bit
 (39 15)  (1129 255)  (1129 255)  LC_7 Logic Functioning bit
 (41 15)  (1131 255)  (1131 255)  LC_7 Logic Functioning bit
 (42 15)  (1132 255)  (1132 255)  LC_7 Logic Functioning bit


LogicTile_22_15

 (0 0)  (1144 240)  (1144 240)  Negative Clock bit

 (28 0)  (1172 240)  (1172 240)  routing T_22_15.lc_trk_g2_3 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 240)  (1173 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 240)  (1175 240)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 240)  (1176 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 240)  (1177 240)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 240)  (1178 240)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 240)  (1179 240)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.input_2_0
 (36 0)  (1180 240)  (1180 240)  LC_0 Logic Functioning bit
 (37 0)  (1181 240)  (1181 240)  LC_0 Logic Functioning bit
 (38 0)  (1182 240)  (1182 240)  LC_0 Logic Functioning bit
 (39 0)  (1183 240)  (1183 240)  LC_0 Logic Functioning bit
 (41 0)  (1185 240)  (1185 240)  LC_0 Logic Functioning bit
 (42 0)  (1186 240)  (1186 240)  LC_0 Logic Functioning bit
 (43 0)  (1187 240)  (1187 240)  LC_0 Logic Functioning bit
 (30 1)  (1174 241)  (1174 241)  routing T_22_15.lc_trk_g2_3 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 241)  (1175 241)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 241)  (1176 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1177 241)  (1177 241)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.input_2_0
 (35 1)  (1179 241)  (1179 241)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.input_2_0
 (36 1)  (1180 241)  (1180 241)  LC_0 Logic Functioning bit
 (37 1)  (1181 241)  (1181 241)  LC_0 Logic Functioning bit
 (38 1)  (1182 241)  (1182 241)  LC_0 Logic Functioning bit
 (39 1)  (1183 241)  (1183 241)  LC_0 Logic Functioning bit
 (41 1)  (1185 241)  (1185 241)  LC_0 Logic Functioning bit
 (42 1)  (1186 241)  (1186 241)  LC_0 Logic Functioning bit
 (43 1)  (1187 241)  (1187 241)  LC_0 Logic Functioning bit
 (0 2)  (1144 242)  (1144 242)  routing T_22_15.glb_netwk_6 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 242)  (1145 242)  routing T_22_15.glb_netwk_6 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 242)  (1146 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (1150 242)  (1150 242)  routing T_22_15.sp4_h_l_42 <X> T_22_15.sp4_v_t_37
 (14 2)  (1158 242)  (1158 242)  routing T_22_15.wire_logic_cluster/lc_4/out <X> T_22_15.lc_trk_g0_4
 (22 2)  (1166 242)  (1166 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1167 242)  (1167 242)  routing T_22_15.sp12_h_l_12 <X> T_22_15.lc_trk_g0_7
 (31 2)  (1175 242)  (1175 242)  routing T_22_15.lc_trk_g0_4 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 242)  (1176 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 242)  (1180 242)  LC_1 Logic Functioning bit
 (37 2)  (1181 242)  (1181 242)  LC_1 Logic Functioning bit
 (38 2)  (1182 242)  (1182 242)  LC_1 Logic Functioning bit
 (41 2)  (1185 242)  (1185 242)  LC_1 Logic Functioning bit
 (43 2)  (1187 242)  (1187 242)  LC_1 Logic Functioning bit
 (50 2)  (1194 242)  (1194 242)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (1161 243)  (1161 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1166 243)  (1166 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1169 243)  (1169 243)  routing T_22_15.sp4_r_v_b_30 <X> T_22_15.lc_trk_g0_6
 (27 3)  (1171 243)  (1171 243)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 243)  (1172 243)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 243)  (1173 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (1180 243)  (1180 243)  LC_1 Logic Functioning bit
 (37 3)  (1181 243)  (1181 243)  LC_1 Logic Functioning bit
 (39 3)  (1183 243)  (1183 243)  LC_1 Logic Functioning bit
 (40 3)  (1184 243)  (1184 243)  LC_1 Logic Functioning bit
 (42 3)  (1186 243)  (1186 243)  LC_1 Logic Functioning bit
 (25 4)  (1169 244)  (1169 244)  routing T_22_15.bnr_op_2 <X> T_22_15.lc_trk_g1_2
 (26 4)  (1170 244)  (1170 244)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 244)  (1171 244)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 244)  (1173 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 244)  (1175 244)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 244)  (1176 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 244)  (1178 244)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 244)  (1180 244)  LC_2 Logic Functioning bit
 (50 4)  (1194 244)  (1194 244)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (1156 245)  (1156 245)  routing T_22_15.sp4_h_r_5 <X> T_22_15.sp4_v_b_5
 (22 5)  (1166 245)  (1166 245)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1169 245)  (1169 245)  routing T_22_15.bnr_op_2 <X> T_22_15.lc_trk_g1_2
 (26 5)  (1170 245)  (1170 245)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 245)  (1171 245)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 245)  (1172 245)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 245)  (1173 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 245)  (1174 245)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 245)  (1175 245)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 245)  (1180 245)  LC_2 Logic Functioning bit
 (37 5)  (1181 245)  (1181 245)  LC_2 Logic Functioning bit
 (53 5)  (1197 245)  (1197 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (1158 246)  (1158 246)  routing T_22_15.sp4_h_l_9 <X> T_22_15.lc_trk_g1_4
 (15 6)  (1159 246)  (1159 246)  routing T_22_15.sp4_h_r_21 <X> T_22_15.lc_trk_g1_5
 (16 6)  (1160 246)  (1160 246)  routing T_22_15.sp4_h_r_21 <X> T_22_15.lc_trk_g1_5
 (17 6)  (1161 246)  (1161 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1162 246)  (1162 246)  routing T_22_15.sp4_h_r_21 <X> T_22_15.lc_trk_g1_5
 (14 7)  (1158 247)  (1158 247)  routing T_22_15.sp4_h_l_9 <X> T_22_15.lc_trk_g1_4
 (15 7)  (1159 247)  (1159 247)  routing T_22_15.sp4_h_l_9 <X> T_22_15.lc_trk_g1_4
 (16 7)  (1160 247)  (1160 247)  routing T_22_15.sp4_h_l_9 <X> T_22_15.lc_trk_g1_4
 (17 7)  (1161 247)  (1161 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (1162 247)  (1162 247)  routing T_22_15.sp4_h_r_21 <X> T_22_15.lc_trk_g1_5
 (22 7)  (1166 247)  (1166 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1168 247)  (1168 247)  routing T_22_15.bot_op_6 <X> T_22_15.lc_trk_g1_6
 (21 8)  (1165 248)  (1165 248)  routing T_22_15.sp4_v_t_22 <X> T_22_15.lc_trk_g2_3
 (22 8)  (1166 248)  (1166 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1167 248)  (1167 248)  routing T_22_15.sp4_v_t_22 <X> T_22_15.lc_trk_g2_3
 (28 8)  (1172 248)  (1172 248)  routing T_22_15.lc_trk_g2_3 <X> T_22_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 248)  (1173 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 248)  (1175 248)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 248)  (1176 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 248)  (1177 248)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 248)  (1178 248)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 248)  (1179 248)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.input_2_4
 (37 8)  (1181 248)  (1181 248)  LC_4 Logic Functioning bit
 (39 8)  (1183 248)  (1183 248)  LC_4 Logic Functioning bit
 (40 8)  (1184 248)  (1184 248)  LC_4 Logic Functioning bit
 (42 8)  (1186 248)  (1186 248)  LC_4 Logic Functioning bit
 (43 8)  (1187 248)  (1187 248)  LC_4 Logic Functioning bit
 (21 9)  (1165 249)  (1165 249)  routing T_22_15.sp4_v_t_22 <X> T_22_15.lc_trk_g2_3
 (22 9)  (1166 249)  (1166 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1167 249)  (1167 249)  routing T_22_15.sp4_v_b_42 <X> T_22_15.lc_trk_g2_2
 (24 9)  (1168 249)  (1168 249)  routing T_22_15.sp4_v_b_42 <X> T_22_15.lc_trk_g2_2
 (30 9)  (1174 249)  (1174 249)  routing T_22_15.lc_trk_g2_3 <X> T_22_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 249)  (1175 249)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 249)  (1176 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1177 249)  (1177 249)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.input_2_4
 (35 9)  (1179 249)  (1179 249)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.input_2_4
 (37 9)  (1181 249)  (1181 249)  LC_4 Logic Functioning bit
 (39 9)  (1183 249)  (1183 249)  LC_4 Logic Functioning bit
 (40 9)  (1184 249)  (1184 249)  LC_4 Logic Functioning bit
 (42 9)  (1186 249)  (1186 249)  LC_4 Logic Functioning bit
 (43 9)  (1187 249)  (1187 249)  LC_4 Logic Functioning bit
 (12 10)  (1156 250)  (1156 250)  routing T_22_15.sp4_h_r_5 <X> T_22_15.sp4_h_l_45
 (26 10)  (1170 250)  (1170 250)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (1172 250)  (1172 250)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 250)  (1173 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 250)  (1174 250)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 250)  (1175 250)  routing T_22_15.lc_trk_g0_6 <X> T_22_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 250)  (1176 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 250)  (1180 250)  LC_5 Logic Functioning bit
 (37 10)  (1181 250)  (1181 250)  LC_5 Logic Functioning bit
 (41 10)  (1185 250)  (1185 250)  LC_5 Logic Functioning bit
 (42 10)  (1186 250)  (1186 250)  LC_5 Logic Functioning bit
 (43 10)  (1187 250)  (1187 250)  LC_5 Logic Functioning bit
 (13 11)  (1157 251)  (1157 251)  routing T_22_15.sp4_h_r_5 <X> T_22_15.sp4_h_l_45
 (22 11)  (1166 251)  (1166 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1169 251)  (1169 251)  routing T_22_15.sp4_r_v_b_38 <X> T_22_15.lc_trk_g2_6
 (26 11)  (1170 251)  (1170 251)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 251)  (1171 251)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 251)  (1172 251)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 251)  (1173 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 251)  (1174 251)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 251)  (1175 251)  routing T_22_15.lc_trk_g0_6 <X> T_22_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 251)  (1176 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1177 251)  (1177 251)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.input_2_5
 (34 11)  (1178 251)  (1178 251)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.input_2_5
 (36 11)  (1180 251)  (1180 251)  LC_5 Logic Functioning bit
 (37 11)  (1181 251)  (1181 251)  LC_5 Logic Functioning bit
 (38 11)  (1182 251)  (1182 251)  LC_5 Logic Functioning bit
 (40 11)  (1184 251)  (1184 251)  LC_5 Logic Functioning bit
 (41 11)  (1185 251)  (1185 251)  LC_5 Logic Functioning bit
 (42 11)  (1186 251)  (1186 251)  LC_5 Logic Functioning bit
 (43 11)  (1187 251)  (1187 251)  LC_5 Logic Functioning bit
 (29 12)  (1173 252)  (1173 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 252)  (1174 252)  routing T_22_15.lc_trk_g0_7 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 252)  (1175 252)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 252)  (1176 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 252)  (1178 252)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (41 12)  (1185 252)  (1185 252)  LC_6 Logic Functioning bit
 (43 12)  (1187 252)  (1187 252)  LC_6 Logic Functioning bit
 (45 12)  (1189 252)  (1189 252)  LC_6 Logic Functioning bit
 (8 13)  (1152 253)  (1152 253)  routing T_22_15.sp4_h_l_41 <X> T_22_15.sp4_v_b_10
 (9 13)  (1153 253)  (1153 253)  routing T_22_15.sp4_h_l_41 <X> T_22_15.sp4_v_b_10
 (10 13)  (1154 253)  (1154 253)  routing T_22_15.sp4_h_l_41 <X> T_22_15.sp4_v_b_10
 (14 13)  (1158 253)  (1158 253)  routing T_22_15.sp4_h_r_24 <X> T_22_15.lc_trk_g3_0
 (15 13)  (1159 253)  (1159 253)  routing T_22_15.sp4_h_r_24 <X> T_22_15.lc_trk_g3_0
 (16 13)  (1160 253)  (1160 253)  routing T_22_15.sp4_h_r_24 <X> T_22_15.lc_trk_g3_0
 (17 13)  (1161 253)  (1161 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (30 13)  (1174 253)  (1174 253)  routing T_22_15.lc_trk_g0_7 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (41 13)  (1185 253)  (1185 253)  LC_6 Logic Functioning bit
 (43 13)  (1187 253)  (1187 253)  LC_6 Logic Functioning bit
 (45 13)  (1189 253)  (1189 253)  LC_6 Logic Functioning bit
 (48 13)  (1192 253)  (1192 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (1195 253)  (1195 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (1145 254)  (1145 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (21 14)  (1165 254)  (1165 254)  routing T_22_15.bnl_op_7 <X> T_22_15.lc_trk_g3_7
 (22 14)  (1166 254)  (1166 254)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (1169 254)  (1169 254)  routing T_22_15.wire_logic_cluster/lc_6/out <X> T_22_15.lc_trk_g3_6
 (26 14)  (1170 254)  (1170 254)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (1172 254)  (1172 254)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 254)  (1173 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 254)  (1174 254)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 254)  (1176 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 254)  (1177 254)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (1181 254)  (1181 254)  LC_7 Logic Functioning bit
 (39 14)  (1183 254)  (1183 254)  LC_7 Logic Functioning bit
 (0 15)  (1144 255)  (1144 255)  routing T_22_15.lc_trk_g1_5 <X> T_22_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 255)  (1145 255)  routing T_22_15.lc_trk_g1_5 <X> T_22_15.wire_logic_cluster/lc_7/s_r
 (12 15)  (1156 255)  (1156 255)  routing T_22_15.sp4_h_l_46 <X> T_22_15.sp4_v_t_46
 (21 15)  (1165 255)  (1165 255)  routing T_22_15.bnl_op_7 <X> T_22_15.lc_trk_g3_7
 (22 15)  (1166 255)  (1166 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1170 255)  (1170 255)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 255)  (1171 255)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 255)  (1172 255)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 255)  (1173 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 255)  (1174 255)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 255)  (1175 255)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (48 15)  (1192 255)  (1192 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_23_15

 (14 0)  (1212 240)  (1212 240)  routing T_23_15.sp4_h_l_5 <X> T_23_15.lc_trk_g0_0
 (26 0)  (1224 240)  (1224 240)  routing T_23_15.lc_trk_g0_6 <X> T_23_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 240)  (1225 240)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 240)  (1226 240)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 240)  (1227 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 240)  (1228 240)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 240)  (1230 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 240)  (1232 240)  routing T_23_15.lc_trk_g1_0 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 240)  (1234 240)  LC_0 Logic Functioning bit
 (37 0)  (1235 240)  (1235 240)  LC_0 Logic Functioning bit
 (38 0)  (1236 240)  (1236 240)  LC_0 Logic Functioning bit
 (39 0)  (1237 240)  (1237 240)  LC_0 Logic Functioning bit
 (45 0)  (1243 240)  (1243 240)  LC_0 Logic Functioning bit
 (46 0)  (1244 240)  (1244 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (1212 241)  (1212 241)  routing T_23_15.sp4_h_l_5 <X> T_23_15.lc_trk_g0_0
 (15 1)  (1213 241)  (1213 241)  routing T_23_15.sp4_h_l_5 <X> T_23_15.lc_trk_g0_0
 (16 1)  (1214 241)  (1214 241)  routing T_23_15.sp4_h_l_5 <X> T_23_15.lc_trk_g0_0
 (17 1)  (1215 241)  (1215 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (1224 241)  (1224 241)  routing T_23_15.lc_trk_g0_6 <X> T_23_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 241)  (1227 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 241)  (1228 241)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (1230 241)  (1230 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1231 241)  (1231 241)  routing T_23_15.lc_trk_g3_1 <X> T_23_15.input_2_0
 (34 1)  (1232 241)  (1232 241)  routing T_23_15.lc_trk_g3_1 <X> T_23_15.input_2_0
 (36 1)  (1234 241)  (1234 241)  LC_0 Logic Functioning bit
 (38 1)  (1236 241)  (1236 241)  LC_0 Logic Functioning bit
 (39 1)  (1237 241)  (1237 241)  LC_0 Logic Functioning bit
 (42 1)  (1240 241)  (1240 241)  LC_0 Logic Functioning bit
 (48 1)  (1246 241)  (1246 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1249 241)  (1249 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (1251 241)  (1251 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1198 242)  (1198 242)  routing T_23_15.glb_netwk_6 <X> T_23_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 242)  (1199 242)  routing T_23_15.glb_netwk_6 <X> T_23_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 242)  (1200 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1223 242)  (1223 242)  routing T_23_15.lft_op_6 <X> T_23_15.lc_trk_g0_6
 (26 2)  (1224 242)  (1224 242)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (1225 242)  (1225 242)  routing T_23_15.lc_trk_g3_1 <X> T_23_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 242)  (1226 242)  routing T_23_15.lc_trk_g3_1 <X> T_23_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 242)  (1227 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 242)  (1229 242)  routing T_23_15.lc_trk_g0_6 <X> T_23_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 242)  (1230 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 242)  (1234 242)  LC_1 Logic Functioning bit
 (37 2)  (1235 242)  (1235 242)  LC_1 Logic Functioning bit
 (38 2)  (1236 242)  (1236 242)  LC_1 Logic Functioning bit
 (39 2)  (1237 242)  (1237 242)  LC_1 Logic Functioning bit
 (41 2)  (1239 242)  (1239 242)  LC_1 Logic Functioning bit
 (43 2)  (1241 242)  (1241 242)  LC_1 Logic Functioning bit
 (45 2)  (1243 242)  (1243 242)  LC_1 Logic Functioning bit
 (47 2)  (1245 242)  (1245 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (1212 243)  (1212 243)  routing T_23_15.sp4_h_r_4 <X> T_23_15.lc_trk_g0_4
 (15 3)  (1213 243)  (1213 243)  routing T_23_15.sp4_h_r_4 <X> T_23_15.lc_trk_g0_4
 (16 3)  (1214 243)  (1214 243)  routing T_23_15.sp4_h_r_4 <X> T_23_15.lc_trk_g0_4
 (17 3)  (1215 243)  (1215 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (1220 243)  (1220 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1222 243)  (1222 243)  routing T_23_15.lft_op_6 <X> T_23_15.lc_trk_g0_6
 (26 3)  (1224 243)  (1224 243)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 243)  (1225 243)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 243)  (1226 243)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 243)  (1227 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 243)  (1229 243)  routing T_23_15.lc_trk_g0_6 <X> T_23_15.wire_logic_cluster/lc_1/in_3
 (41 3)  (1239 243)  (1239 243)  LC_1 Logic Functioning bit
 (43 3)  (1241 243)  (1241 243)  LC_1 Logic Functioning bit
 (47 3)  (1245 243)  (1245 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (1249 243)  (1249 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (1198 244)  (1198 244)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 244)  (1199 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (9 4)  (1207 244)  (1207 244)  routing T_23_15.sp4_h_l_36 <X> T_23_15.sp4_h_r_4
 (10 4)  (1208 244)  (1208 244)  routing T_23_15.sp4_h_l_36 <X> T_23_15.sp4_h_r_4
 (14 4)  (1212 244)  (1212 244)  routing T_23_15.sp4_h_l_5 <X> T_23_15.lc_trk_g1_0
 (27 4)  (1225 244)  (1225 244)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 244)  (1226 244)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 244)  (1227 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 244)  (1229 244)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 244)  (1230 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 244)  (1231 244)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (38 4)  (1236 244)  (1236 244)  LC_2 Logic Functioning bit
 (41 4)  (1239 244)  (1239 244)  LC_2 Logic Functioning bit
 (43 4)  (1241 244)  (1241 244)  LC_2 Logic Functioning bit
 (45 4)  (1243 244)  (1243 244)  LC_2 Logic Functioning bit
 (47 4)  (1245 244)  (1245 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (1199 245)  (1199 245)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_7/cen
 (14 5)  (1212 245)  (1212 245)  routing T_23_15.sp4_h_l_5 <X> T_23_15.lc_trk_g1_0
 (15 5)  (1213 245)  (1213 245)  routing T_23_15.sp4_h_l_5 <X> T_23_15.lc_trk_g1_0
 (16 5)  (1214 245)  (1214 245)  routing T_23_15.sp4_h_l_5 <X> T_23_15.lc_trk_g1_0
 (17 5)  (1215 245)  (1215 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (27 5)  (1225 245)  (1225 245)  routing T_23_15.lc_trk_g3_1 <X> T_23_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 245)  (1226 245)  routing T_23_15.lc_trk_g3_1 <X> T_23_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 245)  (1227 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 245)  (1228 245)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (1230 245)  (1230 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (1234 245)  (1234 245)  LC_2 Logic Functioning bit
 (37 5)  (1235 245)  (1235 245)  LC_2 Logic Functioning bit
 (38 5)  (1236 245)  (1236 245)  LC_2 Logic Functioning bit
 (41 5)  (1239 245)  (1239 245)  LC_2 Logic Functioning bit
 (43 5)  (1241 245)  (1241 245)  LC_2 Logic Functioning bit
 (51 5)  (1249 245)  (1249 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (6 6)  (1204 246)  (1204 246)  routing T_23_15.sp4_v_b_0 <X> T_23_15.sp4_v_t_38
 (5 7)  (1203 247)  (1203 247)  routing T_23_15.sp4_v_b_0 <X> T_23_15.sp4_v_t_38
 (22 9)  (1220 249)  (1220 249)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (1221 249)  (1221 249)  routing T_23_15.sp12_v_b_18 <X> T_23_15.lc_trk_g2_2
 (25 9)  (1223 249)  (1223 249)  routing T_23_15.sp12_v_b_18 <X> T_23_15.lc_trk_g2_2
 (15 10)  (1213 250)  (1213 250)  routing T_23_15.sp4_h_l_16 <X> T_23_15.lc_trk_g2_5
 (16 10)  (1214 250)  (1214 250)  routing T_23_15.sp4_h_l_16 <X> T_23_15.lc_trk_g2_5
 (17 10)  (1215 250)  (1215 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (1216 251)  (1216 251)  routing T_23_15.sp4_h_l_16 <X> T_23_15.lc_trk_g2_5
 (17 12)  (1215 252)  (1215 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 252)  (1216 252)  routing T_23_15.wire_logic_cluster/lc_1/out <X> T_23_15.lc_trk_g3_1
 (25 12)  (1223 252)  (1223 252)  routing T_23_15.wire_logic_cluster/lc_2/out <X> T_23_15.lc_trk_g3_2
 (11 13)  (1209 253)  (1209 253)  routing T_23_15.sp4_h_l_46 <X> T_23_15.sp4_h_r_11
 (22 13)  (1220 253)  (1220 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (1199 254)  (1199 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1223 254)  (1223 254)  routing T_23_15.sp4_v_b_38 <X> T_23_15.lc_trk_g3_6
 (1 15)  (1199 255)  (1199 255)  routing T_23_15.lc_trk_g0_4 <X> T_23_15.wire_logic_cluster/lc_7/s_r
 (13 15)  (1211 255)  (1211 255)  routing T_23_15.sp4_v_b_6 <X> T_23_15.sp4_h_l_46
 (22 15)  (1220 255)  (1220 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1221 255)  (1221 255)  routing T_23_15.sp4_v_b_38 <X> T_23_15.lc_trk_g3_6
 (25 15)  (1223 255)  (1223 255)  routing T_23_15.sp4_v_b_38 <X> T_23_15.lc_trk_g3_6


LogicTile_24_15

 (14 0)  (1266 240)  (1266 240)  routing T_24_15.sp4_v_b_8 <X> T_24_15.lc_trk_g0_0
 (14 1)  (1266 241)  (1266 241)  routing T_24_15.sp4_v_b_8 <X> T_24_15.lc_trk_g0_0
 (16 1)  (1268 241)  (1268 241)  routing T_24_15.sp4_v_b_8 <X> T_24_15.lc_trk_g0_0
 (17 1)  (1269 241)  (1269 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (0 2)  (1252 242)  (1252 242)  routing T_24_15.lc_trk_g3_1 <X> T_24_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 242)  (1254 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1252 243)  (1252 243)  routing T_24_15.lc_trk_g3_1 <X> T_24_15.wire_logic_cluster/lc_7/clk
 (2 3)  (1254 243)  (1254 243)  routing T_24_15.lc_trk_g3_1 <X> T_24_15.wire_logic_cluster/lc_7/clk
 (4 3)  (1256 243)  (1256 243)  routing T_24_15.sp4_v_b_7 <X> T_24_15.sp4_h_l_37
 (15 3)  (1267 243)  (1267 243)  routing T_24_15.sp4_v_t_9 <X> T_24_15.lc_trk_g0_4
 (16 3)  (1268 243)  (1268 243)  routing T_24_15.sp4_v_t_9 <X> T_24_15.lc_trk_g0_4
 (17 3)  (1269 243)  (1269 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (14 5)  (1266 245)  (1266 245)  routing T_24_15.top_op_0 <X> T_24_15.lc_trk_g1_0
 (15 5)  (1267 245)  (1267 245)  routing T_24_15.top_op_0 <X> T_24_15.lc_trk_g1_0
 (17 5)  (1269 245)  (1269 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (19 5)  (1271 245)  (1271 245)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (3 7)  (1255 247)  (1255 247)  routing T_24_15.sp12_h_l_23 <X> T_24_15.sp12_v_t_23
 (15 11)  (1267 251)  (1267 251)  routing T_24_15.sp4_v_t_33 <X> T_24_15.lc_trk_g2_4
 (16 11)  (1268 251)  (1268 251)  routing T_24_15.sp4_v_t_33 <X> T_24_15.lc_trk_g2_4
 (17 11)  (1269 251)  (1269 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (17 12)  (1269 252)  (1269 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (1270 253)  (1270 253)  routing T_24_15.sp4_r_v_b_41 <X> T_24_15.lc_trk_g3_1
 (1 14)  (1253 254)  (1253 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (1281 254)  (1281 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 254)  (1283 254)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 254)  (1284 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 254)  (1285 254)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 254)  (1288 254)  LC_7 Logic Functioning bit
 (38 14)  (1290 254)  (1290 254)  LC_7 Logic Functioning bit
 (45 14)  (1297 254)  (1297 254)  LC_7 Logic Functioning bit
 (48 14)  (1300 254)  (1300 254)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (1303 254)  (1303 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (1253 255)  (1253 255)  routing T_24_15.lc_trk_g0_4 <X> T_24_15.wire_logic_cluster/lc_7/s_r
 (27 15)  (1279 255)  (1279 255)  routing T_24_15.lc_trk_g1_0 <X> T_24_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 255)  (1281 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (1288 255)  (1288 255)  LC_7 Logic Functioning bit
 (37 15)  (1289 255)  (1289 255)  LC_7 Logic Functioning bit
 (38 15)  (1290 255)  (1290 255)  LC_7 Logic Functioning bit
 (39 15)  (1291 255)  (1291 255)  LC_7 Logic Functioning bit
 (41 15)  (1293 255)  (1293 255)  LC_7 Logic Functioning bit
 (43 15)  (1295 255)  (1295 255)  LC_7 Logic Functioning bit
 (44 15)  (1296 255)  (1296 255)  LC_7 Logic Functioning bit
 (45 15)  (1297 255)  (1297 255)  LC_7 Logic Functioning bit


RAM_Tile_25_15

 (5 6)  (1311 246)  (1311 246)  routing T_25_15.sp4_v_t_44 <X> T_25_15.sp4_h_l_38
 (4 7)  (1310 247)  (1310 247)  routing T_25_15.sp4_v_t_44 <X> T_25_15.sp4_h_l_38
 (6 7)  (1312 247)  (1312 247)  routing T_25_15.sp4_v_t_44 <X> T_25_15.sp4_h_l_38
 (12 10)  (1318 250)  (1318 250)  routing T_25_15.sp4_h_r_5 <X> T_25_15.sp4_h_l_45
 (13 11)  (1319 251)  (1319 251)  routing T_25_15.sp4_h_r_5 <X> T_25_15.sp4_h_l_45
 (11 14)  (1317 254)  (1317 254)  routing T_25_15.sp4_h_r_5 <X> T_25_15.sp4_v_t_46
 (13 14)  (1319 254)  (1319 254)  routing T_25_15.sp4_h_r_5 <X> T_25_15.sp4_v_t_46
 (12 15)  (1318 255)  (1318 255)  routing T_25_15.sp4_h_r_5 <X> T_25_15.sp4_v_t_46


LogicTile_26_15

 (26 0)  (1374 240)  (1374 240)  routing T_26_15.lc_trk_g2_6 <X> T_26_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (1376 240)  (1376 240)  routing T_26_15.lc_trk_g2_1 <X> T_26_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 240)  (1377 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1379 240)  (1379 240)  routing T_26_15.lc_trk_g2_5 <X> T_26_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1380 240)  (1380 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 240)  (1381 240)  routing T_26_15.lc_trk_g2_5 <X> T_26_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (1385 240)  (1385 240)  LC_0 Logic Functioning bit
 (39 0)  (1387 240)  (1387 240)  LC_0 Logic Functioning bit
 (40 0)  (1388 240)  (1388 240)  LC_0 Logic Functioning bit
 (42 0)  (1390 240)  (1390 240)  LC_0 Logic Functioning bit
 (45 0)  (1393 240)  (1393 240)  LC_0 Logic Functioning bit
 (46 0)  (1394 240)  (1394 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (1396 240)  (1396 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (1370 241)  (1370 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1372 241)  (1372 241)  routing T_26_15.top_op_2 <X> T_26_15.lc_trk_g0_2
 (25 1)  (1373 241)  (1373 241)  routing T_26_15.top_op_2 <X> T_26_15.lc_trk_g0_2
 (26 1)  (1374 241)  (1374 241)  routing T_26_15.lc_trk_g2_6 <X> T_26_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1376 241)  (1376 241)  routing T_26_15.lc_trk_g2_6 <X> T_26_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 241)  (1377 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (1384 241)  (1384 241)  LC_0 Logic Functioning bit
 (37 1)  (1385 241)  (1385 241)  LC_0 Logic Functioning bit
 (38 1)  (1386 241)  (1386 241)  LC_0 Logic Functioning bit
 (39 1)  (1387 241)  (1387 241)  LC_0 Logic Functioning bit
 (40 1)  (1388 241)  (1388 241)  LC_0 Logic Functioning bit
 (42 1)  (1390 241)  (1390 241)  LC_0 Logic Functioning bit
 (48 1)  (1396 241)  (1396 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1399 241)  (1399 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1348 242)  (1348 242)  routing T_26_15.glb_netwk_6 <X> T_26_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 242)  (1349 242)  routing T_26_15.glb_netwk_6 <X> T_26_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 242)  (1350 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1349 244)  (1349 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1349 245)  (1349 245)  routing T_26_15.lc_trk_g0_2 <X> T_26_15.wire_logic_cluster/lc_7/cen
 (17 8)  (1365 248)  (1365 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (1366 249)  (1366 249)  routing T_26_15.sp4_r_v_b_33 <X> T_26_15.lc_trk_g2_1
 (16 10)  (1364 250)  (1364 250)  routing T_26_15.sp4_v_t_16 <X> T_26_15.lc_trk_g2_5
 (17 10)  (1365 250)  (1365 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1366 250)  (1366 250)  routing T_26_15.sp4_v_t_16 <X> T_26_15.lc_trk_g2_5
 (25 10)  (1373 250)  (1373 250)  routing T_26_15.sp4_h_r_46 <X> T_26_15.lc_trk_g2_6
 (22 11)  (1370 251)  (1370 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1371 251)  (1371 251)  routing T_26_15.sp4_h_r_46 <X> T_26_15.lc_trk_g2_6
 (24 11)  (1372 251)  (1372 251)  routing T_26_15.sp4_h_r_46 <X> T_26_15.lc_trk_g2_6
 (25 11)  (1373 251)  (1373 251)  routing T_26_15.sp4_h_r_46 <X> T_26_15.lc_trk_g2_6


IO_Tile_33_15

 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (13 1)  (4 225)  (4 225)  routing T_0_14.span4_horz_25 <X> T_0_14.span4_vert_b_0


LogicTile_2_14

 (10 2)  (82 226)  (82 226)  routing T_2_14.sp4_v_b_8 <X> T_2_14.sp4_h_l_36


LogicTile_4_14

 (12 8)  (192 232)  (192 232)  routing T_4_14.sp4_v_b_2 <X> T_4_14.sp4_h_r_8
 (11 9)  (191 233)  (191 233)  routing T_4_14.sp4_v_b_2 <X> T_4_14.sp4_h_r_8
 (13 9)  (193 233)  (193 233)  routing T_4_14.sp4_v_b_2 <X> T_4_14.sp4_h_r_8


LogicTile_6_14

 (14 0)  (302 224)  (302 224)  routing T_6_14.bnr_op_0 <X> T_6_14.lc_trk_g0_0
 (15 0)  (303 224)  (303 224)  routing T_6_14.top_op_1 <X> T_6_14.lc_trk_g0_1
 (17 0)  (305 224)  (305 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (309 224)  (309 224)  routing T_6_14.wire_logic_cluster/lc_3/out <X> T_6_14.lc_trk_g0_3
 (22 0)  (310 224)  (310 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (314 224)  (314 224)  routing T_6_14.lc_trk_g2_6 <X> T_6_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 224)  (315 224)  routing T_6_14.lc_trk_g1_0 <X> T_6_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 224)  (317 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 224)  (319 224)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 224)  (320 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 224)  (321 224)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 224)  (322 224)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 224)  (323 224)  routing T_6_14.lc_trk_g3_7 <X> T_6_14.input_2_0
 (36 0)  (324 224)  (324 224)  LC_0 Logic Functioning bit
 (37 0)  (325 224)  (325 224)  LC_0 Logic Functioning bit
 (38 0)  (326 224)  (326 224)  LC_0 Logic Functioning bit
 (39 0)  (327 224)  (327 224)  LC_0 Logic Functioning bit
 (40 0)  (328 224)  (328 224)  LC_0 Logic Functioning bit
 (46 0)  (334 224)  (334 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (302 225)  (302 225)  routing T_6_14.bnr_op_0 <X> T_6_14.lc_trk_g0_0
 (17 1)  (305 225)  (305 225)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (306 225)  (306 225)  routing T_6_14.top_op_1 <X> T_6_14.lc_trk_g0_1
 (26 1)  (314 225)  (314 225)  routing T_6_14.lc_trk_g2_6 <X> T_6_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 225)  (316 225)  routing T_6_14.lc_trk_g2_6 <X> T_6_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 225)  (317 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 225)  (319 225)  routing T_6_14.lc_trk_g3_6 <X> T_6_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 225)  (320 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (321 225)  (321 225)  routing T_6_14.lc_trk_g3_7 <X> T_6_14.input_2_0
 (34 1)  (322 225)  (322 225)  routing T_6_14.lc_trk_g3_7 <X> T_6_14.input_2_0
 (35 1)  (323 225)  (323 225)  routing T_6_14.lc_trk_g3_7 <X> T_6_14.input_2_0
 (36 1)  (324 225)  (324 225)  LC_0 Logic Functioning bit
 (51 1)  (339 225)  (339 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (341 225)  (341 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (290 226)  (290 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (27 2)  (315 226)  (315 226)  routing T_6_14.lc_trk_g3_1 <X> T_6_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 226)  (316 226)  routing T_6_14.lc_trk_g3_1 <X> T_6_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 226)  (317 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 226)  (320 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 226)  (321 226)  routing T_6_14.lc_trk_g2_2 <X> T_6_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 226)  (324 226)  LC_1 Logic Functioning bit
 (38 2)  (326 226)  (326 226)  LC_1 Logic Functioning bit
 (41 2)  (329 226)  (329 226)  LC_1 Logic Functioning bit
 (45 2)  (333 226)  (333 226)  LC_1 Logic Functioning bit
 (50 2)  (338 226)  (338 226)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 227)  (288 227)  routing T_6_14.lc_trk_g1_1 <X> T_6_14.wire_logic_cluster/lc_7/clk
 (2 3)  (290 227)  (290 227)  routing T_6_14.lc_trk_g1_1 <X> T_6_14.wire_logic_cluster/lc_7/clk
 (29 3)  (317 227)  (317 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 227)  (319 227)  routing T_6_14.lc_trk_g2_2 <X> T_6_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (325 227)  (325 227)  LC_1 Logic Functioning bit
 (38 3)  (326 227)  (326 227)  LC_1 Logic Functioning bit
 (41 3)  (329 227)  (329 227)  LC_1 Logic Functioning bit
 (15 4)  (303 228)  (303 228)  routing T_6_14.sp4_h_l_4 <X> T_6_14.lc_trk_g1_1
 (16 4)  (304 228)  (304 228)  routing T_6_14.sp4_h_l_4 <X> T_6_14.lc_trk_g1_1
 (17 4)  (305 228)  (305 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (306 228)  (306 228)  routing T_6_14.sp4_h_l_4 <X> T_6_14.lc_trk_g1_1
 (17 5)  (305 229)  (305 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (306 229)  (306 229)  routing T_6_14.sp4_h_l_4 <X> T_6_14.lc_trk_g1_1
 (22 5)  (310 229)  (310 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (312 229)  (312 229)  routing T_6_14.top_op_2 <X> T_6_14.lc_trk_g1_2
 (25 5)  (313 229)  (313 229)  routing T_6_14.top_op_2 <X> T_6_14.lc_trk_g1_2
 (14 6)  (302 230)  (302 230)  routing T_6_14.wire_logic_cluster/lc_4/out <X> T_6_14.lc_trk_g1_4
 (25 6)  (313 230)  (313 230)  routing T_6_14.wire_logic_cluster/lc_6/out <X> T_6_14.lc_trk_g1_6
 (29 6)  (317 230)  (317 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 230)  (319 230)  routing T_6_14.lc_trk_g2_4 <X> T_6_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 230)  (320 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 230)  (321 230)  routing T_6_14.lc_trk_g2_4 <X> T_6_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (325 230)  (325 230)  LC_3 Logic Functioning bit
 (42 6)  (330 230)  (330 230)  LC_3 Logic Functioning bit
 (45 6)  (333 230)  (333 230)  LC_3 Logic Functioning bit
 (46 6)  (334 230)  (334 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (305 231)  (305 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (310 231)  (310 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (315 231)  (315 231)  routing T_6_14.lc_trk_g1_0 <X> T_6_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 231)  (317 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (320 231)  (320 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (323 231)  (323 231)  routing T_6_14.lc_trk_g0_3 <X> T_6_14.input_2_3
 (36 7)  (324 231)  (324 231)  LC_3 Logic Functioning bit
 (37 7)  (325 231)  (325 231)  LC_3 Logic Functioning bit
 (38 7)  (326 231)  (326 231)  LC_3 Logic Functioning bit
 (42 7)  (330 231)  (330 231)  LC_3 Logic Functioning bit
 (14 8)  (302 232)  (302 232)  routing T_6_14.wire_logic_cluster/lc_0/out <X> T_6_14.lc_trk_g2_0
 (28 8)  (316 232)  (316 232)  routing T_6_14.lc_trk_g2_7 <X> T_6_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 232)  (317 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 232)  (318 232)  routing T_6_14.lc_trk_g2_7 <X> T_6_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 232)  (319 232)  routing T_6_14.lc_trk_g1_4 <X> T_6_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 232)  (320 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 232)  (322 232)  routing T_6_14.lc_trk_g1_4 <X> T_6_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 232)  (324 232)  LC_4 Logic Functioning bit
 (37 8)  (325 232)  (325 232)  LC_4 Logic Functioning bit
 (39 8)  (327 232)  (327 232)  LC_4 Logic Functioning bit
 (43 8)  (331 232)  (331 232)  LC_4 Logic Functioning bit
 (45 8)  (333 232)  (333 232)  LC_4 Logic Functioning bit
 (52 8)  (340 232)  (340 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (17 9)  (305 233)  (305 233)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (310 233)  (310 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (313 233)  (313 233)  routing T_6_14.sp4_r_v_b_34 <X> T_6_14.lc_trk_g2_2
 (28 9)  (316 233)  (316 233)  routing T_6_14.lc_trk_g2_0 <X> T_6_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 233)  (317 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 233)  (318 233)  routing T_6_14.lc_trk_g2_7 <X> T_6_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 233)  (320 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (321 233)  (321 233)  routing T_6_14.lc_trk_g2_2 <X> T_6_14.input_2_4
 (35 9)  (323 233)  (323 233)  routing T_6_14.lc_trk_g2_2 <X> T_6_14.input_2_4
 (36 9)  (324 233)  (324 233)  LC_4 Logic Functioning bit
 (38 9)  (326 233)  (326 233)  LC_4 Logic Functioning bit
 (21 10)  (309 234)  (309 234)  routing T_6_14.wire_logic_cluster/lc_7/out <X> T_6_14.lc_trk_g2_7
 (22 10)  (310 234)  (310 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (15 11)  (303 235)  (303 235)  routing T_6_14.sp4_v_t_33 <X> T_6_14.lc_trk_g2_4
 (16 11)  (304 235)  (304 235)  routing T_6_14.sp4_v_t_33 <X> T_6_14.lc_trk_g2_4
 (17 11)  (305 235)  (305 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (310 235)  (310 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (313 235)  (313 235)  routing T_6_14.sp4_r_v_b_38 <X> T_6_14.lc_trk_g2_6
 (14 12)  (302 236)  (302 236)  routing T_6_14.sp4_h_l_21 <X> T_6_14.lc_trk_g3_0
 (17 12)  (305 236)  (305 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 236)  (306 236)  routing T_6_14.wire_logic_cluster/lc_1/out <X> T_6_14.lc_trk_g3_1
 (27 12)  (315 236)  (315 236)  routing T_6_14.lc_trk_g1_2 <X> T_6_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 236)  (317 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 236)  (319 236)  routing T_6_14.lc_trk_g1_6 <X> T_6_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 236)  (320 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 236)  (322 236)  routing T_6_14.lc_trk_g1_6 <X> T_6_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 236)  (324 236)  LC_6 Logic Functioning bit
 (37 12)  (325 236)  (325 236)  LC_6 Logic Functioning bit
 (39 12)  (327 236)  (327 236)  LC_6 Logic Functioning bit
 (43 12)  (331 236)  (331 236)  LC_6 Logic Functioning bit
 (45 12)  (333 236)  (333 236)  LC_6 Logic Functioning bit
 (15 13)  (303 237)  (303 237)  routing T_6_14.sp4_h_l_21 <X> T_6_14.lc_trk_g3_0
 (16 13)  (304 237)  (304 237)  routing T_6_14.sp4_h_l_21 <X> T_6_14.lc_trk_g3_0
 (17 13)  (305 237)  (305 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (28 13)  (316 237)  (316 237)  routing T_6_14.lc_trk_g2_0 <X> T_6_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 237)  (317 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 237)  (318 237)  routing T_6_14.lc_trk_g1_2 <X> T_6_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 237)  (319 237)  routing T_6_14.lc_trk_g1_6 <X> T_6_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 237)  (320 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (321 237)  (321 237)  routing T_6_14.lc_trk_g2_2 <X> T_6_14.input_2_6
 (35 13)  (323 237)  (323 237)  routing T_6_14.lc_trk_g2_2 <X> T_6_14.input_2_6
 (36 13)  (324 237)  (324 237)  LC_6 Logic Functioning bit
 (38 13)  (326 237)  (326 237)  LC_6 Logic Functioning bit
 (51 13)  (339 237)  (339 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (22 14)  (310 238)  (310 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (314 238)  (314 238)  routing T_6_14.lc_trk_g2_7 <X> T_6_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (316 238)  (316 238)  routing T_6_14.lc_trk_g2_2 <X> T_6_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 238)  (317 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 238)  (320 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 238)  (321 238)  routing T_6_14.lc_trk_g2_0 <X> T_6_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 238)  (324 238)  LC_7 Logic Functioning bit
 (41 14)  (329 238)  (329 238)  LC_7 Logic Functioning bit
 (43 14)  (331 238)  (331 238)  LC_7 Logic Functioning bit
 (45 14)  (333 238)  (333 238)  LC_7 Logic Functioning bit
 (21 15)  (309 239)  (309 239)  routing T_6_14.sp4_r_v_b_47 <X> T_6_14.lc_trk_g3_7
 (22 15)  (310 239)  (310 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (313 239)  (313 239)  routing T_6_14.sp4_r_v_b_46 <X> T_6_14.lc_trk_g3_6
 (26 15)  (314 239)  (314 239)  routing T_6_14.lc_trk_g2_7 <X> T_6_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 239)  (316 239)  routing T_6_14.lc_trk_g2_7 <X> T_6_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 239)  (317 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 239)  (318 239)  routing T_6_14.lc_trk_g2_2 <X> T_6_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (320 239)  (320 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (321 239)  (321 239)  routing T_6_14.lc_trk_g3_0 <X> T_6_14.input_2_7
 (34 15)  (322 239)  (322 239)  routing T_6_14.lc_trk_g3_0 <X> T_6_14.input_2_7
 (36 15)  (324 239)  (324 239)  LC_7 Logic Functioning bit
 (40 15)  (328 239)  (328 239)  LC_7 Logic Functioning bit
 (42 15)  (330 239)  (330 239)  LC_7 Logic Functioning bit


LogicTile_7_14

 (17 0)  (359 224)  (359 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (360 224)  (360 224)  routing T_7_14.wire_logic_cluster/lc_1/out <X> T_7_14.lc_trk_g0_1
 (21 0)  (363 224)  (363 224)  routing T_7_14.wire_logic_cluster/lc_3/out <X> T_7_14.lc_trk_g0_3
 (22 0)  (364 224)  (364 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (5 1)  (347 225)  (347 225)  routing T_7_14.sp4_h_r_0 <X> T_7_14.sp4_v_b_0
 (15 1)  (357 225)  (357 225)  routing T_7_14.bot_op_0 <X> T_7_14.lc_trk_g0_0
 (17 1)  (359 225)  (359 225)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (342 226)  (342 226)  routing T_7_14.lc_trk_g2_0 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (2 2)  (344 226)  (344 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (4 2)  (346 226)  (346 226)  routing T_7_14.sp4_h_r_0 <X> T_7_14.sp4_v_t_37
 (14 2)  (356 226)  (356 226)  routing T_7_14.lft_op_4 <X> T_7_14.lc_trk_g0_4
 (29 2)  (371 226)  (371 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 226)  (373 226)  routing T_7_14.lc_trk_g0_4 <X> T_7_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 226)  (374 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (379 226)  (379 226)  LC_1 Logic Functioning bit
 (42 2)  (384 226)  (384 226)  LC_1 Logic Functioning bit
 (45 2)  (387 226)  (387 226)  LC_1 Logic Functioning bit
 (46 2)  (388 226)  (388 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (344 227)  (344 227)  routing T_7_14.lc_trk_g2_0 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (5 3)  (347 227)  (347 227)  routing T_7_14.sp4_h_r_0 <X> T_7_14.sp4_v_t_37
 (15 3)  (357 227)  (357 227)  routing T_7_14.lft_op_4 <X> T_7_14.lc_trk_g0_4
 (17 3)  (359 227)  (359 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (369 227)  (369 227)  routing T_7_14.lc_trk_g1_0 <X> T_7_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 227)  (371 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (374 227)  (374 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (378 227)  (378 227)  LC_1 Logic Functioning bit
 (37 3)  (379 227)  (379 227)  LC_1 Logic Functioning bit
 (38 3)  (380 227)  (380 227)  LC_1 Logic Functioning bit
 (42 3)  (384 227)  (384 227)  LC_1 Logic Functioning bit
 (26 4)  (368 228)  (368 228)  routing T_7_14.lc_trk_g3_5 <X> T_7_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (370 228)  (370 228)  routing T_7_14.lc_trk_g2_3 <X> T_7_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 228)  (371 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 228)  (374 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 228)  (375 228)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 228)  (376 228)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 228)  (378 228)  LC_2 Logic Functioning bit
 (37 4)  (379 228)  (379 228)  LC_2 Logic Functioning bit
 (39 4)  (381 228)  (381 228)  LC_2 Logic Functioning bit
 (43 4)  (385 228)  (385 228)  LC_2 Logic Functioning bit
 (45 4)  (387 228)  (387 228)  LC_2 Logic Functioning bit
 (14 5)  (356 229)  (356 229)  routing T_7_14.sp4_h_r_0 <X> T_7_14.lc_trk_g1_0
 (15 5)  (357 229)  (357 229)  routing T_7_14.sp4_h_r_0 <X> T_7_14.lc_trk_g1_0
 (16 5)  (358 229)  (358 229)  routing T_7_14.sp4_h_r_0 <X> T_7_14.lc_trk_g1_0
 (17 5)  (359 229)  (359 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (27 5)  (369 229)  (369 229)  routing T_7_14.lc_trk_g3_5 <X> T_7_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 229)  (370 229)  routing T_7_14.lc_trk_g3_5 <X> T_7_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 229)  (371 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 229)  (372 229)  routing T_7_14.lc_trk_g2_3 <X> T_7_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 229)  (373 229)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 229)  (374 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (375 229)  (375 229)  routing T_7_14.lc_trk_g2_2 <X> T_7_14.input_2_2
 (35 5)  (377 229)  (377 229)  routing T_7_14.lc_trk_g2_2 <X> T_7_14.input_2_2
 (36 5)  (378 229)  (378 229)  LC_2 Logic Functioning bit
 (38 5)  (380 229)  (380 229)  LC_2 Logic Functioning bit
 (17 6)  (359 230)  (359 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 230)  (360 230)  routing T_7_14.wire_logic_cluster/lc_5/out <X> T_7_14.lc_trk_g1_5
 (28 6)  (370 230)  (370 230)  routing T_7_14.lc_trk_g2_2 <X> T_7_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 230)  (371 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 230)  (373 230)  routing T_7_14.lc_trk_g3_5 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 230)  (374 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 230)  (375 230)  routing T_7_14.lc_trk_g3_5 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 230)  (376 230)  routing T_7_14.lc_trk_g3_5 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 230)  (378 230)  LC_3 Logic Functioning bit
 (38 6)  (380 230)  (380 230)  LC_3 Logic Functioning bit
 (42 6)  (384 230)  (384 230)  LC_3 Logic Functioning bit
 (43 6)  (385 230)  (385 230)  LC_3 Logic Functioning bit
 (45 6)  (387 230)  (387 230)  LC_3 Logic Functioning bit
 (26 7)  (368 231)  (368 231)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 231)  (369 231)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 231)  (370 231)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 231)  (371 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 231)  (372 231)  routing T_7_14.lc_trk_g2_2 <X> T_7_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (374 231)  (374 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (377 231)  (377 231)  routing T_7_14.lc_trk_g0_3 <X> T_7_14.input_2_3
 (42 7)  (384 231)  (384 231)  LC_3 Logic Functioning bit
 (43 7)  (385 231)  (385 231)  LC_3 Logic Functioning bit
 (14 8)  (356 232)  (356 232)  routing T_7_14.sp4_h_l_21 <X> T_7_14.lc_trk_g2_0
 (15 8)  (357 232)  (357 232)  routing T_7_14.tnl_op_1 <X> T_7_14.lc_trk_g2_1
 (17 8)  (359 232)  (359 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (364 232)  (364 232)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (366 232)  (366 232)  routing T_7_14.tnl_op_3 <X> T_7_14.lc_trk_g2_3
 (25 8)  (367 232)  (367 232)  routing T_7_14.sp4_v_t_23 <X> T_7_14.lc_trk_g2_2
 (28 8)  (370 232)  (370 232)  routing T_7_14.lc_trk_g2_1 <X> T_7_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 232)  (371 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 232)  (374 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 232)  (376 232)  routing T_7_14.lc_trk_g1_0 <X> T_7_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 232)  (377 232)  routing T_7_14.lc_trk_g2_4 <X> T_7_14.input_2_4
 (37 8)  (379 232)  (379 232)  LC_4 Logic Functioning bit
 (41 8)  (383 232)  (383 232)  LC_4 Logic Functioning bit
 (42 8)  (384 232)  (384 232)  LC_4 Logic Functioning bit
 (43 8)  (385 232)  (385 232)  LC_4 Logic Functioning bit
 (45 8)  (387 232)  (387 232)  LC_4 Logic Functioning bit
 (15 9)  (357 233)  (357 233)  routing T_7_14.sp4_h_l_21 <X> T_7_14.lc_trk_g2_0
 (16 9)  (358 233)  (358 233)  routing T_7_14.sp4_h_l_21 <X> T_7_14.lc_trk_g2_0
 (17 9)  (359 233)  (359 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (360 233)  (360 233)  routing T_7_14.tnl_op_1 <X> T_7_14.lc_trk_g2_1
 (21 9)  (363 233)  (363 233)  routing T_7_14.tnl_op_3 <X> T_7_14.lc_trk_g2_3
 (22 9)  (364 233)  (364 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (365 233)  (365 233)  routing T_7_14.sp4_v_t_23 <X> T_7_14.lc_trk_g2_2
 (25 9)  (367 233)  (367 233)  routing T_7_14.sp4_v_t_23 <X> T_7_14.lc_trk_g2_2
 (29 9)  (371 233)  (371 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (374 233)  (374 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (375 233)  (375 233)  routing T_7_14.lc_trk_g2_4 <X> T_7_14.input_2_4
 (36 9)  (378 233)  (378 233)  LC_4 Logic Functioning bit
 (43 9)  (385 233)  (385 233)  LC_4 Logic Functioning bit
 (46 9)  (388 233)  (388 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (356 234)  (356 234)  routing T_7_14.wire_logic_cluster/lc_4/out <X> T_7_14.lc_trk_g2_4
 (29 10)  (371 234)  (371 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 234)  (373 234)  routing T_7_14.lc_trk_g1_5 <X> T_7_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 234)  (374 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 234)  (376 234)  routing T_7_14.lc_trk_g1_5 <X> T_7_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (379 234)  (379 234)  LC_5 Logic Functioning bit
 (39 10)  (381 234)  (381 234)  LC_5 Logic Functioning bit
 (45 10)  (387 234)  (387 234)  LC_5 Logic Functioning bit
 (46 10)  (388 234)  (388 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (17 11)  (359 235)  (359 235)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (27 11)  (369 235)  (369 235)  routing T_7_14.lc_trk_g1_0 <X> T_7_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 235)  (371 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (374 235)  (374 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (375 235)  (375 235)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.input_2_5
 (34 11)  (376 235)  (376 235)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.input_2_5
 (35 11)  (377 235)  (377 235)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.input_2_5
 (36 11)  (378 235)  (378 235)  LC_5 Logic Functioning bit
 (37 11)  (379 235)  (379 235)  LC_5 Logic Functioning bit
 (39 11)  (381 235)  (381 235)  LC_5 Logic Functioning bit
 (43 11)  (385 235)  (385 235)  LC_5 Logic Functioning bit
 (25 12)  (367 236)  (367 236)  routing T_7_14.wire_logic_cluster/lc_2/out <X> T_7_14.lc_trk_g3_2
 (22 13)  (364 237)  (364 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (15 14)  (357 238)  (357 238)  routing T_7_14.sp4_h_l_16 <X> T_7_14.lc_trk_g3_5
 (16 14)  (358 238)  (358 238)  routing T_7_14.sp4_h_l_16 <X> T_7_14.lc_trk_g3_5
 (17 14)  (359 238)  (359 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (360 239)  (360 239)  routing T_7_14.sp4_h_l_16 <X> T_7_14.lc_trk_g3_5


RAM_Tile_8_14

 (0 0)  (396 224)  (396 224)  Negative Clock bit

 (7 0)  (403 224)  (403 224)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (396 226)  (396 226)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_bram/ram/WCLK
 (1 2)  (397 226)  (397 226)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_bram/ram/WCLK
 (2 2)  (398 226)  (398 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 226)  (403 226)  Ram config bit: MEMT_bram_cbit_3

 (7 4)  (403 228)  (403 228)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (27 4)  (423 228)  (423 228)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.wire_bram/ram/WDATA_5
 (28 4)  (424 228)  (424 228)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.wire_bram/ram/WDATA_5
 (29 4)  (425 228)  (425 228)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_6 wire_bram/ram/WDATA_5
 (30 4)  (426 228)  (426 228)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.wire_bram/ram/WDATA_5
 (7 5)  (403 229)  (403 229)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (14 5)  (410 229)  (410 229)  routing T_8_14.sp4_h_r_0 <X> T_8_14.lc_trk_g1_0
 (15 5)  (411 229)  (411 229)  routing T_8_14.sp4_h_r_0 <X> T_8_14.lc_trk_g1_0
 (16 5)  (412 229)  (412 229)  routing T_8_14.sp4_h_r_0 <X> T_8_14.lc_trk_g1_0
 (17 5)  (413 229)  (413 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (30 5)  (426 229)  (426 229)  routing T_8_14.lc_trk_g3_6 <X> T_8_14.wire_bram/ram/WDATA_5
 (36 5)  (432 229)  (432 229)  Enable bit of Mux _out_links/OutMux6_2 => wire_bram/ram/RDATA_5 sp4_h_r_4
 (7 6)  (403 230)  (403 230)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (403 231)  (403 231)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (27 12)  (423 236)  (423 236)  routing T_8_14.lc_trk_g1_0 <X> T_8_14.wire_bram/ram/WDATA_1
 (29 12)  (425 236)  (425 236)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_0 wire_bram/ram/WDATA_1
 (37 12)  (433 236)  (433 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (0 14)  (396 238)  (396 238)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_bram/ram/WE
 (1 14)  (397 238)  (397 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 238)  (412 238)  routing T_8_14.sp4_v_b_29 <X> T_8_14.lc_trk_g3_5
 (17 14)  (413 238)  (413 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 238)  (414 238)  routing T_8_14.sp4_v_b_29 <X> T_8_14.lc_trk_g3_5
 (0 15)  (396 239)  (396 239)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_bram/ram/WE
 (1 15)  (397 239)  (397 239)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_bram/ram/WE
 (22 15)  (418 239)  (418 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (421 239)  (421 239)  routing T_8_14.sp4_r_v_b_46 <X> T_8_14.lc_trk_g3_6


LogicTile_9_14

 (10 0)  (448 224)  (448 224)  routing T_9_14.sp4_v_t_45 <X> T_9_14.sp4_h_r_1
 (13 0)  (451 224)  (451 224)  routing T_9_14.sp4_v_t_39 <X> T_9_14.sp4_v_b_2
 (21 0)  (459 224)  (459 224)  routing T_9_14.bnr_op_3 <X> T_9_14.lc_trk_g0_3
 (22 0)  (460 224)  (460 224)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (29 0)  (467 224)  (467 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 224)  (469 224)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 224)  (470 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 224)  (472 224)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 224)  (474 224)  LC_0 Logic Functioning bit
 (37 0)  (475 224)  (475 224)  LC_0 Logic Functioning bit
 (38 0)  (476 224)  (476 224)  LC_0 Logic Functioning bit
 (39 0)  (477 224)  (477 224)  LC_0 Logic Functioning bit
 (41 0)  (479 224)  (479 224)  LC_0 Logic Functioning bit
 (43 0)  (481 224)  (481 224)  LC_0 Logic Functioning bit
 (8 1)  (446 225)  (446 225)  routing T_9_14.sp4_h_r_1 <X> T_9_14.sp4_v_b_1
 (11 1)  (449 225)  (449 225)  routing T_9_14.sp4_h_l_39 <X> T_9_14.sp4_h_r_2
 (21 1)  (459 225)  (459 225)  routing T_9_14.bnr_op_3 <X> T_9_14.lc_trk_g0_3
 (22 1)  (460 225)  (460 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (462 225)  (462 225)  routing T_9_14.top_op_2 <X> T_9_14.lc_trk_g0_2
 (25 1)  (463 225)  (463 225)  routing T_9_14.top_op_2 <X> T_9_14.lc_trk_g0_2
 (30 1)  (468 225)  (468 225)  routing T_9_14.lc_trk_g0_3 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (36 1)  (474 225)  (474 225)  LC_0 Logic Functioning bit
 (37 1)  (475 225)  (475 225)  LC_0 Logic Functioning bit
 (38 1)  (476 225)  (476 225)  LC_0 Logic Functioning bit
 (39 1)  (477 225)  (477 225)  LC_0 Logic Functioning bit
 (41 1)  (479 225)  (479 225)  LC_0 Logic Functioning bit
 (43 1)  (481 225)  (481 225)  LC_0 Logic Functioning bit
 (2 2)  (440 226)  (440 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (452 226)  (452 226)  routing T_9_14.bnr_op_4 <X> T_9_14.lc_trk_g0_4
 (17 2)  (455 226)  (455 226)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (456 226)  (456 226)  routing T_9_14.bnr_op_5 <X> T_9_14.lc_trk_g0_5
 (26 2)  (464 226)  (464 226)  routing T_9_14.lc_trk_g0_5 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 226)  (465 226)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 226)  (467 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 226)  (470 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 226)  (474 226)  LC_1 Logic Functioning bit
 (37 2)  (475 226)  (475 226)  LC_1 Logic Functioning bit
 (41 2)  (479 226)  (479 226)  LC_1 Logic Functioning bit
 (42 2)  (480 226)  (480 226)  LC_1 Logic Functioning bit
 (43 2)  (481 226)  (481 226)  LC_1 Logic Functioning bit
 (50 2)  (488 226)  (488 226)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (438 227)  (438 227)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (2 3)  (440 227)  (440 227)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (14 3)  (452 227)  (452 227)  routing T_9_14.bnr_op_4 <X> T_9_14.lc_trk_g0_4
 (17 3)  (455 227)  (455 227)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (456 227)  (456 227)  routing T_9_14.bnr_op_5 <X> T_9_14.lc_trk_g0_5
 (29 3)  (467 227)  (467 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 227)  (468 227)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 227)  (469 227)  routing T_9_14.lc_trk_g0_2 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 227)  (474 227)  LC_1 Logic Functioning bit
 (37 3)  (475 227)  (475 227)  LC_1 Logic Functioning bit
 (42 3)  (480 227)  (480 227)  LC_1 Logic Functioning bit
 (43 3)  (481 227)  (481 227)  LC_1 Logic Functioning bit
 (0 4)  (438 228)  (438 228)  routing T_9_14.lc_trk_g3_3 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (1 4)  (439 228)  (439 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (453 228)  (453 228)  routing T_9_14.sp4_h_r_1 <X> T_9_14.lc_trk_g1_1
 (16 4)  (454 228)  (454 228)  routing T_9_14.sp4_h_r_1 <X> T_9_14.lc_trk_g1_1
 (17 4)  (455 228)  (455 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (459 228)  (459 228)  routing T_9_14.sp4_v_b_3 <X> T_9_14.lc_trk_g1_3
 (22 4)  (460 228)  (460 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (461 228)  (461 228)  routing T_9_14.sp4_v_b_3 <X> T_9_14.lc_trk_g1_3
 (26 4)  (464 228)  (464 228)  routing T_9_14.lc_trk_g0_4 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 228)  (465 228)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 228)  (466 228)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 228)  (467 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 228)  (469 228)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 228)  (470 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 228)  (472 228)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (41 4)  (479 228)  (479 228)  LC_2 Logic Functioning bit
 (43 4)  (481 228)  (481 228)  LC_2 Logic Functioning bit
 (50 4)  (488 228)  (488 228)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (438 229)  (438 229)  routing T_9_14.lc_trk_g3_3 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (1 5)  (439 229)  (439 229)  routing T_9_14.lc_trk_g3_3 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (18 5)  (456 229)  (456 229)  routing T_9_14.sp4_h_r_1 <X> T_9_14.lc_trk_g1_1
 (29 5)  (467 229)  (467 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (474 229)  (474 229)  LC_2 Logic Functioning bit
 (43 5)  (481 229)  (481 229)  LC_2 Logic Functioning bit
 (51 5)  (489 229)  (489 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (6 6)  (444 230)  (444 230)  routing T_9_14.sp4_v_b_0 <X> T_9_14.sp4_v_t_38
 (9 6)  (447 230)  (447 230)  routing T_9_14.sp4_h_r_1 <X> T_9_14.sp4_h_l_41
 (10 6)  (448 230)  (448 230)  routing T_9_14.sp4_h_r_1 <X> T_9_14.sp4_h_l_41
 (14 6)  (452 230)  (452 230)  routing T_9_14.wire_logic_cluster/lc_4/out <X> T_9_14.lc_trk_g1_4
 (17 6)  (455 230)  (455 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 230)  (456 230)  routing T_9_14.wire_logic_cluster/lc_5/out <X> T_9_14.lc_trk_g1_5
 (25 6)  (463 230)  (463 230)  routing T_9_14.wire_logic_cluster/lc_6/out <X> T_9_14.lc_trk_g1_6
 (29 6)  (467 230)  (467 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 230)  (468 230)  routing T_9_14.lc_trk_g0_4 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 230)  (469 230)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 230)  (470 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 230)  (472 230)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 230)  (474 230)  LC_3 Logic Functioning bit
 (38 6)  (476 230)  (476 230)  LC_3 Logic Functioning bit
 (41 6)  (479 230)  (479 230)  LC_3 Logic Functioning bit
 (43 6)  (481 230)  (481 230)  LC_3 Logic Functioning bit
 (5 7)  (443 231)  (443 231)  routing T_9_14.sp4_v_b_0 <X> T_9_14.sp4_v_t_38
 (10 7)  (448 231)  (448 231)  routing T_9_14.sp4_h_l_46 <X> T_9_14.sp4_v_t_41
 (17 7)  (455 231)  (455 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (460 231)  (460 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (464 231)  (464 231)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 231)  (465 231)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 231)  (466 231)  routing T_9_14.lc_trk_g3_2 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 231)  (467 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (470 231)  (470 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (471 231)  (471 231)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.input_2_3
 (34 7)  (472 231)  (472 231)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.input_2_3
 (37 7)  (475 231)  (475 231)  LC_3 Logic Functioning bit
 (39 7)  (477 231)  (477 231)  LC_3 Logic Functioning bit
 (42 7)  (480 231)  (480 231)  LC_3 Logic Functioning bit
 (26 8)  (464 232)  (464 232)  routing T_9_14.lc_trk_g0_4 <X> T_9_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 232)  (465 232)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 232)  (467 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 232)  (468 232)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 232)  (469 232)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 232)  (470 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 232)  (472 232)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (42 8)  (480 232)  (480 232)  LC_4 Logic Functioning bit
 (43 8)  (481 232)  (481 232)  LC_4 Logic Functioning bit
 (45 8)  (483 232)  (483 232)  LC_4 Logic Functioning bit
 (46 8)  (484 232)  (484 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (488 232)  (488 232)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (489 232)  (489 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (467 233)  (467 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 233)  (468 233)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (474 233)  (474 233)  LC_4 Logic Functioning bit
 (38 9)  (476 233)  (476 233)  LC_4 Logic Functioning bit
 (42 9)  (480 233)  (480 233)  LC_4 Logic Functioning bit
 (43 9)  (481 233)  (481 233)  LC_4 Logic Functioning bit
 (48 9)  (486 233)  (486 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (490 233)  (490 233)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (6 10)  (444 234)  (444 234)  routing T_9_14.sp4_v_b_3 <X> T_9_14.sp4_v_t_43
 (12 10)  (450 234)  (450 234)  routing T_9_14.sp4_v_t_45 <X> T_9_14.sp4_h_l_45
 (26 10)  (464 234)  (464 234)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (31 10)  (469 234)  (469 234)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 234)  (470 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 234)  (471 234)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 234)  (474 234)  LC_5 Logic Functioning bit
 (38 10)  (476 234)  (476 234)  LC_5 Logic Functioning bit
 (40 10)  (478 234)  (478 234)  LC_5 Logic Functioning bit
 (41 10)  (479 234)  (479 234)  LC_5 Logic Functioning bit
 (42 10)  (480 234)  (480 234)  LC_5 Logic Functioning bit
 (43 10)  (481 234)  (481 234)  LC_5 Logic Functioning bit
 (5 11)  (443 235)  (443 235)  routing T_9_14.sp4_v_b_3 <X> T_9_14.sp4_v_t_43
 (11 11)  (449 235)  (449 235)  routing T_9_14.sp4_v_t_45 <X> T_9_14.sp4_h_l_45
 (17 11)  (455 235)  (455 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (464 235)  (464 235)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 235)  (465 235)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 235)  (466 235)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 235)  (467 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (475 235)  (475 235)  LC_5 Logic Functioning bit
 (39 11)  (477 235)  (477 235)  LC_5 Logic Functioning bit
 (40 11)  (478 235)  (478 235)  LC_5 Logic Functioning bit
 (41 11)  (479 235)  (479 235)  LC_5 Logic Functioning bit
 (42 11)  (480 235)  (480 235)  LC_5 Logic Functioning bit
 (43 11)  (481 235)  (481 235)  LC_5 Logic Functioning bit
 (14 12)  (452 236)  (452 236)  routing T_9_14.sp4_v_b_24 <X> T_9_14.lc_trk_g3_0
 (22 12)  (460 236)  (460 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (461 236)  (461 236)  routing T_9_14.sp12_v_b_19 <X> T_9_14.lc_trk_g3_3
 (29 12)  (467 236)  (467 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 236)  (469 236)  routing T_9_14.lc_trk_g0_5 <X> T_9_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 236)  (470 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (474 236)  (474 236)  LC_6 Logic Functioning bit
 (37 12)  (475 236)  (475 236)  LC_6 Logic Functioning bit
 (38 12)  (476 236)  (476 236)  LC_6 Logic Functioning bit
 (39 12)  (477 236)  (477 236)  LC_6 Logic Functioning bit
 (41 12)  (479 236)  (479 236)  LC_6 Logic Functioning bit
 (43 12)  (481 236)  (481 236)  LC_6 Logic Functioning bit
 (12 13)  (450 237)  (450 237)  routing T_9_14.sp4_h_r_11 <X> T_9_14.sp4_v_b_11
 (16 13)  (454 237)  (454 237)  routing T_9_14.sp4_v_b_24 <X> T_9_14.lc_trk_g3_0
 (17 13)  (455 237)  (455 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (21 13)  (459 237)  (459 237)  routing T_9_14.sp12_v_b_19 <X> T_9_14.lc_trk_g3_3
 (22 13)  (460 237)  (460 237)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (461 237)  (461 237)  routing T_9_14.sp12_v_t_9 <X> T_9_14.lc_trk_g3_2
 (30 13)  (468 237)  (468 237)  routing T_9_14.lc_trk_g0_3 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (474 237)  (474 237)  LC_6 Logic Functioning bit
 (37 13)  (475 237)  (475 237)  LC_6 Logic Functioning bit
 (38 13)  (476 237)  (476 237)  LC_6 Logic Functioning bit
 (39 13)  (477 237)  (477 237)  LC_6 Logic Functioning bit
 (41 13)  (479 237)  (479 237)  LC_6 Logic Functioning bit
 (43 13)  (481 237)  (481 237)  LC_6 Logic Functioning bit
 (51 13)  (489 237)  (489 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (22 15)  (460 239)  (460 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_10_14

 (17 0)  (509 224)  (509 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 224)  (510 224)  routing T_10_14.wire_logic_cluster/lc_1/out <X> T_10_14.lc_trk_g0_1
 (26 0)  (518 224)  (518 224)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 224)  (520 224)  routing T_10_14.lc_trk_g2_7 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 224)  (521 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 224)  (522 224)  routing T_10_14.lc_trk_g2_7 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 224)  (523 224)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 224)  (524 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 224)  (525 224)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 224)  (527 224)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.input_2_0
 (36 0)  (528 224)  (528 224)  LC_0 Logic Functioning bit
 (38 0)  (530 224)  (530 224)  LC_0 Logic Functioning bit
 (43 0)  (535 224)  (535 224)  LC_0 Logic Functioning bit
 (45 0)  (537 224)  (537 224)  LC_0 Logic Functioning bit
 (13 1)  (505 225)  (505 225)  routing T_10_14.sp4_v_t_44 <X> T_10_14.sp4_h_r_2
 (17 1)  (509 225)  (509 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (514 225)  (514 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (515 225)  (515 225)  routing T_10_14.sp4_h_r_2 <X> T_10_14.lc_trk_g0_2
 (24 1)  (516 225)  (516 225)  routing T_10_14.sp4_h_r_2 <X> T_10_14.lc_trk_g0_2
 (25 1)  (517 225)  (517 225)  routing T_10_14.sp4_h_r_2 <X> T_10_14.lc_trk_g0_2
 (27 1)  (519 225)  (519 225)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 225)  (521 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 225)  (522 225)  routing T_10_14.lc_trk_g2_7 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 225)  (524 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (525 225)  (525 225)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.input_2_0
 (34 1)  (526 225)  (526 225)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.input_2_0
 (36 1)  (528 225)  (528 225)  LC_0 Logic Functioning bit
 (39 1)  (531 225)  (531 225)  LC_0 Logic Functioning bit
 (43 1)  (535 225)  (535 225)  LC_0 Logic Functioning bit
 (0 2)  (492 226)  (492 226)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (17 2)  (509 226)  (509 226)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (510 226)  (510 226)  routing T_10_14.wire_logic_cluster/lc_5/out <X> T_10_14.lc_trk_g0_5
 (26 2)  (518 226)  (518 226)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 226)  (521 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 226)  (523 226)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 226)  (524 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 226)  (526 226)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 226)  (528 226)  LC_1 Logic Functioning bit
 (43 2)  (535 226)  (535 226)  LC_1 Logic Functioning bit
 (45 2)  (537 226)  (537 226)  LC_1 Logic Functioning bit
 (0 3)  (492 227)  (492 227)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 3)  (494 227)  (494 227)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (14 3)  (506 227)  (506 227)  routing T_10_14.sp4_h_r_4 <X> T_10_14.lc_trk_g0_4
 (15 3)  (507 227)  (507 227)  routing T_10_14.sp4_h_r_4 <X> T_10_14.lc_trk_g0_4
 (16 3)  (508 227)  (508 227)  routing T_10_14.sp4_h_r_4 <X> T_10_14.lc_trk_g0_4
 (17 3)  (509 227)  (509 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (519 227)  (519 227)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 227)  (521 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 227)  (524 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (526 227)  (526 227)  routing T_10_14.lc_trk_g1_0 <X> T_10_14.input_2_1
 (36 3)  (528 227)  (528 227)  LC_1 Logic Functioning bit
 (37 3)  (529 227)  (529 227)  LC_1 Logic Functioning bit
 (38 3)  (530 227)  (530 227)  LC_1 Logic Functioning bit
 (42 3)  (534 227)  (534 227)  LC_1 Logic Functioning bit
 (1 4)  (493 228)  (493 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (10 4)  (502 228)  (502 228)  routing T_10_14.sp4_v_t_46 <X> T_10_14.sp4_h_r_4
 (14 4)  (506 228)  (506 228)  routing T_10_14.wire_logic_cluster/lc_0/out <X> T_10_14.lc_trk_g1_0
 (22 4)  (514 228)  (514 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (518 228)  (518 228)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 228)  (521 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 228)  (523 228)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 228)  (524 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 228)  (526 228)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 228)  (528 228)  LC_2 Logic Functioning bit
 (38 4)  (530 228)  (530 228)  LC_2 Logic Functioning bit
 (43 4)  (535 228)  (535 228)  LC_2 Logic Functioning bit
 (45 4)  (537 228)  (537 228)  LC_2 Logic Functioning bit
 (1 5)  (493 229)  (493 229)  routing T_10_14.lc_trk_g0_2 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (4 5)  (496 229)  (496 229)  routing T_10_14.sp4_h_l_42 <X> T_10_14.sp4_h_r_3
 (6 5)  (498 229)  (498 229)  routing T_10_14.sp4_h_l_42 <X> T_10_14.sp4_h_r_3
 (17 5)  (509 229)  (509 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (519 229)  (519 229)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 229)  (521 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 229)  (524 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (525 229)  (525 229)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.input_2_2
 (34 5)  (526 229)  (526 229)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.input_2_2
 (35 5)  (527 229)  (527 229)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.input_2_2
 (36 5)  (528 229)  (528 229)  LC_2 Logic Functioning bit
 (38 5)  (530 229)  (530 229)  LC_2 Logic Functioning bit
 (42 5)  (534 229)  (534 229)  LC_2 Logic Functioning bit
 (14 6)  (506 230)  (506 230)  routing T_10_14.lft_op_4 <X> T_10_14.lc_trk_g1_4
 (15 6)  (507 230)  (507 230)  routing T_10_14.bot_op_5 <X> T_10_14.lc_trk_g1_5
 (17 6)  (509 230)  (509 230)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (518 230)  (518 230)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 230)  (520 230)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 230)  (521 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 230)  (523 230)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 230)  (524 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 230)  (526 230)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 230)  (527 230)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.input_2_3
 (36 6)  (528 230)  (528 230)  LC_3 Logic Functioning bit
 (37 6)  (529 230)  (529 230)  LC_3 Logic Functioning bit
 (38 6)  (530 230)  (530 230)  LC_3 Logic Functioning bit
 (41 6)  (533 230)  (533 230)  LC_3 Logic Functioning bit
 (43 6)  (535 230)  (535 230)  LC_3 Logic Functioning bit
 (45 6)  (537 230)  (537 230)  LC_3 Logic Functioning bit
 (15 7)  (507 231)  (507 231)  routing T_10_14.lft_op_4 <X> T_10_14.lc_trk_g1_4
 (17 7)  (509 231)  (509 231)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (514 231)  (514 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (517 231)  (517 231)  routing T_10_14.sp4_r_v_b_30 <X> T_10_14.lc_trk_g1_6
 (27 7)  (519 231)  (519 231)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 231)  (521 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 231)  (522 231)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 231)  (524 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (526 231)  (526 231)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.input_2_3
 (35 7)  (527 231)  (527 231)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.input_2_3
 (36 7)  (528 231)  (528 231)  LC_3 Logic Functioning bit
 (21 8)  (513 232)  (513 232)  routing T_10_14.wire_logic_cluster/lc_3/out <X> T_10_14.lc_trk_g2_3
 (22 8)  (514 232)  (514 232)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (517 232)  (517 232)  routing T_10_14.wire_logic_cluster/lc_2/out <X> T_10_14.lc_trk_g2_2
 (26 8)  (518 232)  (518 232)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 232)  (519 232)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 232)  (521 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 232)  (522 232)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 232)  (525 232)  routing T_10_14.lc_trk_g2_3 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 232)  (528 232)  LC_4 Logic Functioning bit
 (38 8)  (530 232)  (530 232)  LC_4 Logic Functioning bit
 (45 8)  (537 232)  (537 232)  LC_4 Logic Functioning bit
 (22 9)  (514 233)  (514 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (519 233)  (519 233)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 233)  (521 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 233)  (523 233)  routing T_10_14.lc_trk_g2_3 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 233)  (524 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (526 233)  (526 233)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.input_2_4
 (35 9)  (527 233)  (527 233)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.input_2_4
 (36 9)  (528 233)  (528 233)  LC_4 Logic Functioning bit
 (37 9)  (529 233)  (529 233)  LC_4 Logic Functioning bit
 (38 9)  (530 233)  (530 233)  LC_4 Logic Functioning bit
 (42 9)  (534 233)  (534 233)  LC_4 Logic Functioning bit
 (4 10)  (496 234)  (496 234)  routing T_10_14.sp4_h_r_6 <X> T_10_14.sp4_v_t_43
 (14 10)  (506 234)  (506 234)  routing T_10_14.wire_logic_cluster/lc_4/out <X> T_10_14.lc_trk_g2_4
 (15 10)  (507 234)  (507 234)  routing T_10_14.tnr_op_5 <X> T_10_14.lc_trk_g2_5
 (17 10)  (509 234)  (509 234)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (513 234)  (513 234)  routing T_10_14.wire_logic_cluster/lc_7/out <X> T_10_14.lc_trk_g2_7
 (22 10)  (514 234)  (514 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (517 234)  (517 234)  routing T_10_14.wire_logic_cluster/lc_6/out <X> T_10_14.lc_trk_g2_6
 (26 10)  (518 234)  (518 234)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 234)  (520 234)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 234)  (521 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 234)  (522 234)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 234)  (523 234)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 234)  (524 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 234)  (526 234)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 234)  (527 234)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.input_2_5
 (36 10)  (528 234)  (528 234)  LC_5 Logic Functioning bit
 (37 10)  (529 234)  (529 234)  LC_5 Logic Functioning bit
 (38 10)  (530 234)  (530 234)  LC_5 Logic Functioning bit
 (41 10)  (533 234)  (533 234)  LC_5 Logic Functioning bit
 (43 10)  (535 234)  (535 234)  LC_5 Logic Functioning bit
 (45 10)  (537 234)  (537 234)  LC_5 Logic Functioning bit
 (5 11)  (497 235)  (497 235)  routing T_10_14.sp4_h_r_6 <X> T_10_14.sp4_v_t_43
 (17 11)  (509 235)  (509 235)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (514 235)  (514 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (519 235)  (519 235)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 235)  (521 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 235)  (524 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (525 235)  (525 235)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.input_2_5
 (34 11)  (526 235)  (526 235)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.input_2_5
 (36 11)  (528 235)  (528 235)  LC_5 Logic Functioning bit
 (14 12)  (506 236)  (506 236)  routing T_10_14.sp4_v_b_24 <X> T_10_14.lc_trk_g3_0
 (17 12)  (509 236)  (509 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (513 236)  (513 236)  routing T_10_14.sp4_h_r_35 <X> T_10_14.lc_trk_g3_3
 (22 12)  (514 236)  (514 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 236)  (515 236)  routing T_10_14.sp4_h_r_35 <X> T_10_14.lc_trk_g3_3
 (24 12)  (516 236)  (516 236)  routing T_10_14.sp4_h_r_35 <X> T_10_14.lc_trk_g3_3
 (26 12)  (518 236)  (518 236)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 236)  (521 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 236)  (522 236)  routing T_10_14.lc_trk_g0_5 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 236)  (523 236)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 236)  (524 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 236)  (526 236)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 236)  (527 236)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.input_2_6
 (36 12)  (528 236)  (528 236)  LC_6 Logic Functioning bit
 (38 12)  (530 236)  (530 236)  LC_6 Logic Functioning bit
 (43 12)  (535 236)  (535 236)  LC_6 Logic Functioning bit
 (45 12)  (537 236)  (537 236)  LC_6 Logic Functioning bit
 (16 13)  (508 237)  (508 237)  routing T_10_14.sp4_v_b_24 <X> T_10_14.lc_trk_g3_0
 (17 13)  (509 237)  (509 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (510 237)  (510 237)  routing T_10_14.sp4_r_v_b_41 <X> T_10_14.lc_trk_g3_1
 (27 13)  (519 237)  (519 237)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 237)  (521 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 237)  (524 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (525 237)  (525 237)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.input_2_6
 (34 13)  (526 237)  (526 237)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.input_2_6
 (35 13)  (527 237)  (527 237)  routing T_10_14.lc_trk_g3_7 <X> T_10_14.input_2_6
 (36 13)  (528 237)  (528 237)  LC_6 Logic Functioning bit
 (38 13)  (530 237)  (530 237)  LC_6 Logic Functioning bit
 (42 13)  (534 237)  (534 237)  LC_6 Logic Functioning bit
 (51 13)  (543 237)  (543 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (493 238)  (493 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 238)  (506 238)  routing T_10_14.sp4_v_b_36 <X> T_10_14.lc_trk_g3_4
 (15 14)  (507 238)  (507 238)  routing T_10_14.sp4_h_l_24 <X> T_10_14.lc_trk_g3_5
 (16 14)  (508 238)  (508 238)  routing T_10_14.sp4_h_l_24 <X> T_10_14.lc_trk_g3_5
 (17 14)  (509 238)  (509 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (510 238)  (510 238)  routing T_10_14.sp4_h_l_24 <X> T_10_14.lc_trk_g3_5
 (22 14)  (514 238)  (514 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (518 238)  (518 238)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 238)  (520 238)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 238)  (521 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 238)  (522 238)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 238)  (523 238)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 238)  (524 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 238)  (526 238)  routing T_10_14.lc_trk_g1_5 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 238)  (528 238)  LC_7 Logic Functioning bit
 (37 14)  (529 238)  (529 238)  LC_7 Logic Functioning bit
 (38 14)  (530 238)  (530 238)  LC_7 Logic Functioning bit
 (41 14)  (533 238)  (533 238)  LC_7 Logic Functioning bit
 (43 14)  (535 238)  (535 238)  LC_7 Logic Functioning bit
 (45 14)  (537 238)  (537 238)  LC_7 Logic Functioning bit
 (1 15)  (493 239)  (493 239)  routing T_10_14.lc_trk_g0_4 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (14 15)  (506 239)  (506 239)  routing T_10_14.sp4_v_b_36 <X> T_10_14.lc_trk_g3_4
 (16 15)  (508 239)  (508 239)  routing T_10_14.sp4_v_b_36 <X> T_10_14.lc_trk_g3_4
 (17 15)  (509 239)  (509 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (519 239)  (519 239)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 239)  (521 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 239)  (522 239)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 239)  (524 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (525 239)  (525 239)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.input_2_7
 (34 15)  (526 239)  (526 239)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.input_2_7
 (36 15)  (528 239)  (528 239)  LC_7 Logic Functioning bit


LogicTile_11_14

 (11 2)  (557 226)  (557 226)  routing T_11_14.sp4_v_b_11 <X> T_11_14.sp4_v_t_39
 (12 3)  (558 227)  (558 227)  routing T_11_14.sp4_v_b_11 <X> T_11_14.sp4_v_t_39
 (4 4)  (550 228)  (550 228)  routing T_11_14.sp4_v_t_38 <X> T_11_14.sp4_v_b_3
 (13 6)  (559 230)  (559 230)  routing T_11_14.sp4_h_r_5 <X> T_11_14.sp4_v_t_40
 (12 7)  (558 231)  (558 231)  routing T_11_14.sp4_h_r_5 <X> T_11_14.sp4_v_t_40
 (8 11)  (554 235)  (554 235)  routing T_11_14.sp4_h_r_1 <X> T_11_14.sp4_v_t_42
 (9 11)  (555 235)  (555 235)  routing T_11_14.sp4_h_r_1 <X> T_11_14.sp4_v_t_42
 (10 11)  (556 235)  (556 235)  routing T_11_14.sp4_h_r_1 <X> T_11_14.sp4_v_t_42
 (12 11)  (558 235)  (558 235)  routing T_11_14.sp4_h_l_45 <X> T_11_14.sp4_v_t_45
 (4 14)  (550 238)  (550 238)  routing T_11_14.sp4_h_r_9 <X> T_11_14.sp4_v_t_44
 (5 15)  (551 239)  (551 239)  routing T_11_14.sp4_h_r_9 <X> T_11_14.sp4_v_t_44


LogicTile_12_14

 (14 0)  (614 224)  (614 224)  routing T_12_14.wire_logic_cluster/lc_0/out <X> T_12_14.lc_trk_g0_0
 (16 0)  (616 224)  (616 224)  routing T_12_14.sp4_v_b_9 <X> T_12_14.lc_trk_g0_1
 (17 0)  (617 224)  (617 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (618 224)  (618 224)  routing T_12_14.sp4_v_b_9 <X> T_12_14.lc_trk_g0_1
 (21 0)  (621 224)  (621 224)  routing T_12_14.wire_logic_cluster/lc_3/out <X> T_12_14.lc_trk_g0_3
 (22 0)  (622 224)  (622 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 224)  (625 224)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g0_2
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 224)  (634 224)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (42 0)  (642 224)  (642 224)  LC_0 Logic Functioning bit
 (43 0)  (643 224)  (643 224)  LC_0 Logic Functioning bit
 (45 0)  (645 224)  (645 224)  LC_0 Logic Functioning bit
 (46 0)  (646 224)  (646 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (617 225)  (617 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (618 225)  (618 225)  routing T_12_14.sp4_v_b_9 <X> T_12_14.lc_trk_g0_1
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (628 225)  (628 225)  routing T_12_14.lc_trk_g2_0 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 225)  (631 225)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (637 225)  (637 225)  LC_0 Logic Functioning bit
 (39 1)  (639 225)  (639 225)  LC_0 Logic Functioning bit
 (42 1)  (642 225)  (642 225)  LC_0 Logic Functioning bit
 (43 1)  (643 225)  (643 225)  LC_0 Logic Functioning bit
 (0 2)  (600 226)  (600 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (5 2)  (605 226)  (605 226)  routing T_12_14.sp4_v_t_43 <X> T_12_14.sp4_h_l_37
 (14 2)  (614 226)  (614 226)  routing T_12_14.wire_logic_cluster/lc_4/out <X> T_12_14.lc_trk_g0_4
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 226)  (631 226)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 226)  (633 226)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 226)  (634 226)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (42 2)  (642 226)  (642 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (0 3)  (600 227)  (600 227)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 3)  (602 227)  (602 227)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (4 3)  (604 227)  (604 227)  routing T_12_14.sp4_v_t_43 <X> T_12_14.sp4_h_l_37
 (6 3)  (606 227)  (606 227)  routing T_12_14.sp4_v_t_43 <X> T_12_14.sp4_h_l_37
 (17 3)  (617 227)  (617 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 227)  (630 227)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 227)  (631 227)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 227)  (632 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (633 227)  (633 227)  routing T_12_14.lc_trk_g2_1 <X> T_12_14.input_2_1
 (36 3)  (636 227)  (636 227)  LC_1 Logic Functioning bit
 (37 3)  (637 227)  (637 227)  LC_1 Logic Functioning bit
 (38 3)  (638 227)  (638 227)  LC_1 Logic Functioning bit
 (42 3)  (642 227)  (642 227)  LC_1 Logic Functioning bit
 (53 3)  (653 227)  (653 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (8 4)  (608 228)  (608 228)  routing T_12_14.sp4_h_l_41 <X> T_12_14.sp4_h_r_4
 (16 4)  (616 228)  (616 228)  routing T_12_14.sp4_v_b_9 <X> T_12_14.lc_trk_g1_1
 (17 4)  (617 228)  (617 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (618 228)  (618 228)  routing T_12_14.sp4_v_b_9 <X> T_12_14.lc_trk_g1_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 228)  (633 228)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 228)  (634 228)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 228)  (637 228)  LC_2 Logic Functioning bit
 (42 4)  (642 228)  (642 228)  LC_2 Logic Functioning bit
 (45 4)  (645 228)  (645 228)  LC_2 Logic Functioning bit
 (46 4)  (646 228)  (646 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (18 5)  (618 229)  (618 229)  routing T_12_14.sp4_v_b_9 <X> T_12_14.lc_trk_g1_1
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (626 229)  (626 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 229)  (627 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 229)  (628 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 229)  (632 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (635 229)  (635 229)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.input_2_2
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (37 5)  (637 229)  (637 229)  LC_2 Logic Functioning bit
 (39 5)  (639 229)  (639 229)  LC_2 Logic Functioning bit
 (43 5)  (643 229)  (643 229)  LC_2 Logic Functioning bit
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 230)  (628 230)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 230)  (631 230)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 230)  (633 230)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 230)  (634 230)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 230)  (637 230)  LC_3 Logic Functioning bit
 (42 6)  (642 230)  (642 230)  LC_3 Logic Functioning bit
 (45 6)  (645 230)  (645 230)  LC_3 Logic Functioning bit
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 231)  (630 231)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 231)  (632 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 231)  (635 231)  routing T_12_14.lc_trk_g0_3 <X> T_12_14.input_2_3
 (36 7)  (636 231)  (636 231)  LC_3 Logic Functioning bit
 (37 7)  (637 231)  (637 231)  LC_3 Logic Functioning bit
 (38 7)  (638 231)  (638 231)  LC_3 Logic Functioning bit
 (42 7)  (642 231)  (642 231)  LC_3 Logic Functioning bit
 (47 7)  (647 231)  (647 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (17 8)  (617 232)  (617 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 232)  (618 232)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g2_1
 (21 8)  (621 232)  (621 232)  routing T_12_14.rgt_op_3 <X> T_12_14.lc_trk_g2_3
 (22 8)  (622 232)  (622 232)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 232)  (624 232)  routing T_12_14.rgt_op_3 <X> T_12_14.lc_trk_g2_3
 (25 8)  (625 232)  (625 232)  routing T_12_14.rgt_op_2 <X> T_12_14.lc_trk_g2_2
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 232)  (633 232)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 232)  (635 232)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.input_2_4
 (37 8)  (637 232)  (637 232)  LC_4 Logic Functioning bit
 (42 8)  (642 232)  (642 232)  LC_4 Logic Functioning bit
 (45 8)  (645 232)  (645 232)  LC_4 Logic Functioning bit
 (15 9)  (615 233)  (615 233)  routing T_12_14.tnr_op_0 <X> T_12_14.lc_trk_g2_0
 (17 9)  (617 233)  (617 233)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (622 233)  (622 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 233)  (624 233)  routing T_12_14.rgt_op_2 <X> T_12_14.lc_trk_g2_2
 (26 9)  (626 233)  (626 233)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 233)  (627 233)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 233)  (628 233)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 233)  (631 233)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 233)  (632 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (636 233)  (636 233)  LC_4 Logic Functioning bit
 (37 9)  (637 233)  (637 233)  LC_4 Logic Functioning bit
 (39 9)  (639 233)  (639 233)  LC_4 Logic Functioning bit
 (43 9)  (643 233)  (643 233)  LC_4 Logic Functioning bit
 (51 9)  (651 233)  (651 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (13 10)  (613 234)  (613 234)  routing T_12_14.sp4_h_r_8 <X> T_12_14.sp4_v_t_45
 (17 10)  (617 234)  (617 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 234)  (618 234)  routing T_12_14.wire_logic_cluster/lc_5/out <X> T_12_14.lc_trk_g2_5
 (21 10)  (621 234)  (621 234)  routing T_12_14.wire_logic_cluster/lc_7/out <X> T_12_14.lc_trk_g2_7
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (625 234)  (625 234)  routing T_12_14.wire_logic_cluster/lc_6/out <X> T_12_14.lc_trk_g2_6
 (27 10)  (627 234)  (627 234)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 234)  (628 234)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 234)  (634 234)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 234)  (635 234)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.input_2_5
 (37 10)  (637 234)  (637 234)  LC_5 Logic Functioning bit
 (41 10)  (641 234)  (641 234)  LC_5 Logic Functioning bit
 (42 10)  (642 234)  (642 234)  LC_5 Logic Functioning bit
 (43 10)  (643 234)  (643 234)  LC_5 Logic Functioning bit
 (45 10)  (645 234)  (645 234)  LC_5 Logic Functioning bit
 (51 10)  (651 234)  (651 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (12 11)  (612 235)  (612 235)  routing T_12_14.sp4_h_r_8 <X> T_12_14.sp4_v_t_45
 (22 11)  (622 235)  (622 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (626 235)  (626 235)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 235)  (627 235)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 235)  (630 235)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 235)  (632 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (633 235)  (633 235)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.input_2_5
 (37 11)  (637 235)  (637 235)  LC_5 Logic Functioning bit
 (42 11)  (642 235)  (642 235)  LC_5 Logic Functioning bit
 (14 12)  (614 236)  (614 236)  routing T_12_14.rgt_op_0 <X> T_12_14.lc_trk_g3_0
 (15 12)  (615 236)  (615 236)  routing T_12_14.sp4_h_r_41 <X> T_12_14.lc_trk_g3_1
 (16 12)  (616 236)  (616 236)  routing T_12_14.sp4_h_r_41 <X> T_12_14.lc_trk_g3_1
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.sp4_h_r_41 <X> T_12_14.lc_trk_g3_1
 (21 12)  (621 236)  (621 236)  routing T_12_14.sp4_v_t_14 <X> T_12_14.lc_trk_g3_3
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (623 236)  (623 236)  routing T_12_14.sp4_v_t_14 <X> T_12_14.lc_trk_g3_3
 (25 12)  (625 236)  (625 236)  routing T_12_14.sp4_v_t_23 <X> T_12_14.lc_trk_g3_2
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 236)  (631 236)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 236)  (633 236)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 236)  (634 236)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 236)  (635 236)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_6
 (37 12)  (637 236)  (637 236)  LC_6 Logic Functioning bit
 (42 12)  (642 236)  (642 236)  LC_6 Logic Functioning bit
 (45 12)  (645 236)  (645 236)  LC_6 Logic Functioning bit
 (15 13)  (615 237)  (615 237)  routing T_12_14.rgt_op_0 <X> T_12_14.lc_trk_g3_0
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (618 237)  (618 237)  routing T_12_14.sp4_h_r_41 <X> T_12_14.lc_trk_g3_1
 (22 13)  (622 237)  (622 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (623 237)  (623 237)  routing T_12_14.sp4_v_t_23 <X> T_12_14.lc_trk_g3_2
 (25 13)  (625 237)  (625 237)  routing T_12_14.sp4_v_t_23 <X> T_12_14.lc_trk_g3_2
 (26 13)  (626 237)  (626 237)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 237)  (627 237)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 237)  (628 237)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 237)  (631 237)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 237)  (632 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (633 237)  (633 237)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_6
 (35 13)  (635 237)  (635 237)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.input_2_6
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (37 13)  (637 237)  (637 237)  LC_6 Logic Functioning bit
 (39 13)  (639 237)  (639 237)  LC_6 Logic Functioning bit
 (43 13)  (643 237)  (643 237)  LC_6 Logic Functioning bit
 (46 13)  (646 237)  (646 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (12 14)  (612 238)  (612 238)  routing T_12_14.sp4_v_t_46 <X> T_12_14.sp4_h_l_46
 (15 14)  (615 238)  (615 238)  routing T_12_14.rgt_op_5 <X> T_12_14.lc_trk_g3_5
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 238)  (618 238)  routing T_12_14.rgt_op_5 <X> T_12_14.lc_trk_g3_5
 (21 14)  (621 238)  (621 238)  routing T_12_14.rgt_op_7 <X> T_12_14.lc_trk_g3_7
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 238)  (624 238)  routing T_12_14.rgt_op_7 <X> T_12_14.lc_trk_g3_7
 (25 14)  (625 238)  (625 238)  routing T_12_14.rgt_op_6 <X> T_12_14.lc_trk_g3_6
 (27 14)  (627 238)  (627 238)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 238)  (628 238)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 238)  (633 238)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 238)  (635 238)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.input_2_7
 (37 14)  (637 238)  (637 238)  LC_7 Logic Functioning bit
 (42 14)  (642 238)  (642 238)  LC_7 Logic Functioning bit
 (45 14)  (645 238)  (645 238)  LC_7 Logic Functioning bit
 (46 14)  (646 238)  (646 238)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (11 15)  (611 239)  (611 239)  routing T_12_14.sp4_v_t_46 <X> T_12_14.sp4_h_l_46
 (22 15)  (622 239)  (622 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (624 239)  (624 239)  routing T_12_14.rgt_op_6 <X> T_12_14.lc_trk_g3_6
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 239)  (630 239)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 239)  (631 239)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 239)  (632 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (633 239)  (633 239)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.input_2_7
 (35 15)  (635 239)  (635 239)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.input_2_7
 (36 15)  (636 239)  (636 239)  LC_7 Logic Functioning bit
 (37 15)  (637 239)  (637 239)  LC_7 Logic Functioning bit
 (38 15)  (638 239)  (638 239)  LC_7 Logic Functioning bit
 (42 15)  (642 239)  (642 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (14 0)  (668 224)  (668 224)  routing T_13_14.sp4_h_r_8 <X> T_13_14.lc_trk_g0_0
 (27 0)  (681 224)  (681 224)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 224)  (682 224)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 224)  (690 224)  LC_0 Logic Functioning bit
 (39 0)  (693 224)  (693 224)  LC_0 Logic Functioning bit
 (41 0)  (695 224)  (695 224)  LC_0 Logic Functioning bit
 (42 0)  (696 224)  (696 224)  LC_0 Logic Functioning bit
 (44 0)  (698 224)  (698 224)  LC_0 Logic Functioning bit
 (45 0)  (699 224)  (699 224)  LC_0 Logic Functioning bit
 (15 1)  (669 225)  (669 225)  routing T_13_14.sp4_h_r_8 <X> T_13_14.lc_trk_g0_0
 (16 1)  (670 225)  (670 225)  routing T_13_14.sp4_h_r_8 <X> T_13_14.lc_trk_g0_0
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (36 1)  (690 225)  (690 225)  LC_0 Logic Functioning bit
 (39 1)  (693 225)  (693 225)  LC_0 Logic Functioning bit
 (41 1)  (695 225)  (695 225)  LC_0 Logic Functioning bit
 (42 1)  (696 225)  (696 225)  LC_0 Logic Functioning bit
 (49 1)  (703 225)  (703 225)  Carry_In_Mux bit 

 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (27 2)  (681 226)  (681 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 226)  (682 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 226)  (690 226)  LC_1 Logic Functioning bit
 (39 2)  (693 226)  (693 226)  LC_1 Logic Functioning bit
 (41 2)  (695 226)  (695 226)  LC_1 Logic Functioning bit
 (42 2)  (696 226)  (696 226)  LC_1 Logic Functioning bit
 (44 2)  (698 226)  (698 226)  LC_1 Logic Functioning bit
 (45 2)  (699 226)  (699 226)  LC_1 Logic Functioning bit
 (2 3)  (656 227)  (656 227)  routing T_13_14.lc_trk_g0_0 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (12 3)  (666 227)  (666 227)  routing T_13_14.sp4_h_l_39 <X> T_13_14.sp4_v_t_39
 (36 3)  (690 227)  (690 227)  LC_1 Logic Functioning bit
 (39 3)  (693 227)  (693 227)  LC_1 Logic Functioning bit
 (41 3)  (695 227)  (695 227)  LC_1 Logic Functioning bit
 (42 3)  (696 227)  (696 227)  LC_1 Logic Functioning bit
 (0 4)  (654 228)  (654 228)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (1 4)  (655 228)  (655 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (662 228)  (662 228)  routing T_13_14.sp4_h_l_41 <X> T_13_14.sp4_h_r_4
 (21 4)  (675 228)  (675 228)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g1_3
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 228)  (679 228)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g1_2
 (27 4)  (681 228)  (681 228)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (39 4)  (693 228)  (693 228)  LC_2 Logic Functioning bit
 (41 4)  (695 228)  (695 228)  LC_2 Logic Functioning bit
 (42 4)  (696 228)  (696 228)  LC_2 Logic Functioning bit
 (44 4)  (698 228)  (698 228)  LC_2 Logic Functioning bit
 (45 4)  (699 228)  (699 228)  LC_2 Logic Functioning bit
 (1 5)  (655 229)  (655 229)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (22 5)  (676 229)  (676 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 229)  (684 229)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 229)  (690 229)  LC_2 Logic Functioning bit
 (39 5)  (693 229)  (693 229)  LC_2 Logic Functioning bit
 (41 5)  (695 229)  (695 229)  LC_2 Logic Functioning bit
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (10 6)  (664 230)  (664 230)  routing T_13_14.sp4_v_b_11 <X> T_13_14.sp4_h_l_41
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 230)  (672 230)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g1_5
 (25 6)  (679 230)  (679 230)  routing T_13_14.wire_logic_cluster/lc_6/out <X> T_13_14.lc_trk_g1_6
 (27 6)  (681 230)  (681 230)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (41 6)  (695 230)  (695 230)  LC_3 Logic Functioning bit
 (42 6)  (696 230)  (696 230)  LC_3 Logic Functioning bit
 (44 6)  (698 230)  (698 230)  LC_3 Logic Functioning bit
 (45 6)  (699 230)  (699 230)  LC_3 Logic Functioning bit
 (5 7)  (659 231)  (659 231)  routing T_13_14.sp4_h_l_38 <X> T_13_14.sp4_v_t_38
 (22 7)  (676 231)  (676 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 231)  (684 231)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (42 7)  (696 231)  (696 231)  LC_3 Logic Functioning bit
 (27 8)  (681 232)  (681 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 232)  (682 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 232)  (684 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 232)  (690 232)  LC_4 Logic Functioning bit
 (39 8)  (693 232)  (693 232)  LC_4 Logic Functioning bit
 (41 8)  (695 232)  (695 232)  LC_4 Logic Functioning bit
 (42 8)  (696 232)  (696 232)  LC_4 Logic Functioning bit
 (44 8)  (698 232)  (698 232)  LC_4 Logic Functioning bit
 (45 8)  (699 232)  (699 232)  LC_4 Logic Functioning bit
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (36 9)  (690 233)  (690 233)  LC_4 Logic Functioning bit
 (39 9)  (693 233)  (693 233)  LC_4 Logic Functioning bit
 (41 9)  (695 233)  (695 233)  LC_4 Logic Functioning bit
 (42 9)  (696 233)  (696 233)  LC_4 Logic Functioning bit
 (27 10)  (681 234)  (681 234)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 234)  (684 234)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (39 10)  (693 234)  (693 234)  LC_5 Logic Functioning bit
 (41 10)  (695 234)  (695 234)  LC_5 Logic Functioning bit
 (42 10)  (696 234)  (696 234)  LC_5 Logic Functioning bit
 (44 10)  (698 234)  (698 234)  LC_5 Logic Functioning bit
 (45 10)  (699 234)  (699 234)  LC_5 Logic Functioning bit
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (39 11)  (693 235)  (693 235)  LC_5 Logic Functioning bit
 (41 11)  (695 235)  (695 235)  LC_5 Logic Functioning bit
 (42 11)  (696 235)  (696 235)  LC_5 Logic Functioning bit
 (14 12)  (668 236)  (668 236)  routing T_13_14.wire_logic_cluster/lc_0/out <X> T_13_14.lc_trk_g3_0
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 236)  (672 236)  routing T_13_14.wire_logic_cluster/lc_1/out <X> T_13_14.lc_trk_g3_1
 (27 12)  (681 236)  (681 236)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 236)  (684 236)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (39 12)  (693 236)  (693 236)  LC_6 Logic Functioning bit
 (41 12)  (695 236)  (695 236)  LC_6 Logic Functioning bit
 (42 12)  (696 236)  (696 236)  LC_6 Logic Functioning bit
 (44 12)  (698 236)  (698 236)  LC_6 Logic Functioning bit
 (45 12)  (699 236)  (699 236)  LC_6 Logic Functioning bit
 (17 13)  (671 237)  (671 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (684 237)  (684 237)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 237)  (690 237)  LC_6 Logic Functioning bit
 (39 13)  (693 237)  (693 237)  LC_6 Logic Functioning bit
 (41 13)  (695 237)  (695 237)  LC_6 Logic Functioning bit
 (42 13)  (696 237)  (696 237)  LC_6 Logic Functioning bit
 (0 14)  (654 238)  (654 238)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 238)  (655 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (666 238)  (666 238)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_h_l_46
 (14 14)  (668 238)  (668 238)  routing T_13_14.wire_logic_cluster/lc_4/out <X> T_13_14.lc_trk_g3_4
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (675 238)  (675 238)  routing T_13_14.wire_logic_cluster/lc_7/out <X> T_13_14.lc_trk_g3_7
 (22 14)  (676 238)  (676 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 238)  (681 238)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 238)  (682 238)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 238)  (684 238)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 238)  (690 238)  LC_7 Logic Functioning bit
 (39 14)  (693 238)  (693 238)  LC_7 Logic Functioning bit
 (41 14)  (695 238)  (695 238)  LC_7 Logic Functioning bit
 (42 14)  (696 238)  (696 238)  LC_7 Logic Functioning bit
 (44 14)  (698 238)  (698 238)  LC_7 Logic Functioning bit
 (45 14)  (699 238)  (699 238)  LC_7 Logic Functioning bit
 (0 15)  (654 239)  (654 239)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 239)  (655 239)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (11 15)  (665 239)  (665 239)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_h_l_46
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (684 239)  (684 239)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 239)  (690 239)  LC_7 Logic Functioning bit
 (39 15)  (693 239)  (693 239)  LC_7 Logic Functioning bit
 (41 15)  (695 239)  (695 239)  LC_7 Logic Functioning bit
 (42 15)  (696 239)  (696 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (17 0)  (725 224)  (725 224)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (726 224)  (726 224)  routing T_14_14.bnr_op_1 <X> T_14_14.lc_trk_g0_1
 (25 0)  (733 224)  (733 224)  routing T_14_14.bnr_op_2 <X> T_14_14.lc_trk_g0_2
 (15 1)  (723 225)  (723 225)  routing T_14_14.sp4_v_t_5 <X> T_14_14.lc_trk_g0_0
 (16 1)  (724 225)  (724 225)  routing T_14_14.sp4_v_t_5 <X> T_14_14.lc_trk_g0_0
 (17 1)  (725 225)  (725 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (726 225)  (726 225)  routing T_14_14.bnr_op_1 <X> T_14_14.lc_trk_g0_1
 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (733 225)  (733 225)  routing T_14_14.bnr_op_2 <X> T_14_14.lc_trk_g0_2
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (22 2)  (730 226)  (730 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (733 226)  (733 226)  routing T_14_14.bnr_op_6 <X> T_14_14.lc_trk_g0_6
 (26 2)  (734 226)  (734 226)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 226)  (736 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 226)  (738 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 226)  (741 226)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (43 2)  (751 226)  (751 226)  LC_1 Logic Functioning bit
 (0 3)  (708 227)  (708 227)  routing T_14_14.lc_trk_g1_1 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 3)  (710 227)  (710 227)  routing T_14_14.lc_trk_g1_1 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (8 3)  (716 227)  (716 227)  routing T_14_14.sp4_h_r_1 <X> T_14_14.sp4_v_t_36
 (9 3)  (717 227)  (717 227)  routing T_14_14.sp4_h_r_1 <X> T_14_14.sp4_v_t_36
 (21 3)  (729 227)  (729 227)  routing T_14_14.sp4_r_v_b_31 <X> T_14_14.lc_trk_g0_7
 (22 3)  (730 227)  (730 227)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (733 227)  (733 227)  routing T_14_14.bnr_op_6 <X> T_14_14.lc_trk_g0_6
 (26 3)  (734 227)  (734 227)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 227)  (738 227)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 227)  (740 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 227)  (741 227)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.input_2_1
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (40 3)  (748 227)  (748 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (47 3)  (755 227)  (755 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (708 228)  (708 228)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (1 4)  (709 228)  (709 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (722 228)  (722 228)  routing T_14_14.bnr_op_0 <X> T_14_14.lc_trk_g1_0
 (15 4)  (723 228)  (723 228)  routing T_14_14.sp4_h_l_4 <X> T_14_14.lc_trk_g1_1
 (16 4)  (724 228)  (724 228)  routing T_14_14.sp4_h_l_4 <X> T_14_14.lc_trk_g1_1
 (17 4)  (725 228)  (725 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 228)  (726 228)  routing T_14_14.sp4_h_l_4 <X> T_14_14.lc_trk_g1_1
 (21 4)  (729 228)  (729 228)  routing T_14_14.wire_logic_cluster/lc_3/out <X> T_14_14.lc_trk_g1_3
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (736 228)  (736 228)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 228)  (739 228)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 228)  (741 228)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (40 4)  (748 228)  (748 228)  LC_2 Logic Functioning bit
 (42 4)  (750 228)  (750 228)  LC_2 Logic Functioning bit
 (1 5)  (709 229)  (709 229)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (6 5)  (714 229)  (714 229)  routing T_14_14.sp4_h_l_38 <X> T_14_14.sp4_h_r_3
 (14 5)  (722 229)  (722 229)  routing T_14_14.bnr_op_0 <X> T_14_14.lc_trk_g1_0
 (17 5)  (725 229)  (725 229)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (726 229)  (726 229)  routing T_14_14.sp4_h_l_4 <X> T_14_14.lc_trk_g1_1
 (26 5)  (734 229)  (734 229)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 229)  (735 229)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 229)  (739 229)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (3 6)  (711 230)  (711 230)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_v_t_23
 (4 6)  (712 230)  (712 230)  routing T_14_14.sp4_h_r_9 <X> T_14_14.sp4_v_t_38
 (6 6)  (714 230)  (714 230)  routing T_14_14.sp4_h_r_9 <X> T_14_14.sp4_v_t_38
 (21 6)  (729 230)  (729 230)  routing T_14_14.sp12_h_l_4 <X> T_14_14.lc_trk_g1_7
 (22 6)  (730 230)  (730 230)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (732 230)  (732 230)  routing T_14_14.sp12_h_l_4 <X> T_14_14.lc_trk_g1_7
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 230)  (741 230)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (45 6)  (753 230)  (753 230)  LC_3 Logic Functioning bit
 (50 6)  (758 230)  (758 230)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (711 231)  (711 231)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_v_t_23
 (5 7)  (713 231)  (713 231)  routing T_14_14.sp4_h_r_9 <X> T_14_14.sp4_v_t_38
 (21 7)  (729 231)  (729 231)  routing T_14_14.sp12_h_l_4 <X> T_14_14.lc_trk_g1_7
 (26 7)  (734 231)  (734 231)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (38 7)  (746 231)  (746 231)  LC_3 Logic Functioning bit
 (41 7)  (749 231)  (749 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (43 7)  (751 231)  (751 231)  LC_3 Logic Functioning bit
 (48 7)  (756 231)  (756 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (712 232)  (712 232)  routing T_14_14.sp4_v_t_43 <X> T_14_14.sp4_v_b_6
 (14 8)  (722 232)  (722 232)  routing T_14_14.sp12_v_b_0 <X> T_14_14.lc_trk_g2_0
 (15 8)  (723 232)  (723 232)  routing T_14_14.sp4_h_r_33 <X> T_14_14.lc_trk_g2_1
 (16 8)  (724 232)  (724 232)  routing T_14_14.sp4_h_r_33 <X> T_14_14.lc_trk_g2_1
 (17 8)  (725 232)  (725 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 232)  (726 232)  routing T_14_14.sp4_h_r_33 <X> T_14_14.lc_trk_g2_1
 (21 8)  (729 232)  (729 232)  routing T_14_14.rgt_op_3 <X> T_14_14.lc_trk_g2_3
 (22 8)  (730 232)  (730 232)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 232)  (732 232)  routing T_14_14.rgt_op_3 <X> T_14_14.lc_trk_g2_3
 (25 8)  (733 232)  (733 232)  routing T_14_14.sp4_h_r_34 <X> T_14_14.lc_trk_g2_2
 (14 9)  (722 233)  (722 233)  routing T_14_14.sp12_v_b_0 <X> T_14_14.lc_trk_g2_0
 (15 9)  (723 233)  (723 233)  routing T_14_14.sp12_v_b_0 <X> T_14_14.lc_trk_g2_0
 (17 9)  (725 233)  (725 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 233)  (731 233)  routing T_14_14.sp4_h_r_34 <X> T_14_14.lc_trk_g2_2
 (24 9)  (732 233)  (732 233)  routing T_14_14.sp4_h_r_34 <X> T_14_14.lc_trk_g2_2
 (4 10)  (712 234)  (712 234)  routing T_14_14.sp4_v_b_10 <X> T_14_14.sp4_v_t_43
 (6 10)  (714 234)  (714 234)  routing T_14_14.sp4_v_b_10 <X> T_14_14.sp4_v_t_43
 (11 10)  (719 234)  (719 234)  routing T_14_14.sp4_h_r_2 <X> T_14_14.sp4_v_t_45
 (13 10)  (721 234)  (721 234)  routing T_14_14.sp4_h_r_2 <X> T_14_14.sp4_v_t_45
 (21 10)  (729 234)  (729 234)  routing T_14_14.sp12_v_b_7 <X> T_14_14.lc_trk_g2_7
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (732 234)  (732 234)  routing T_14_14.sp12_v_b_7 <X> T_14_14.lc_trk_g2_7
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 234)  (739 234)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (37 10)  (745 234)  (745 234)  LC_5 Logic Functioning bit
 (38 10)  (746 234)  (746 234)  LC_5 Logic Functioning bit
 (39 10)  (747 234)  (747 234)  LC_5 Logic Functioning bit
 (40 10)  (748 234)  (748 234)  LC_5 Logic Functioning bit
 (41 10)  (749 234)  (749 234)  LC_5 Logic Functioning bit
 (42 10)  (750 234)  (750 234)  LC_5 Logic Functioning bit
 (43 10)  (751 234)  (751 234)  LC_5 Logic Functioning bit
 (52 10)  (760 234)  (760 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (9 11)  (717 235)  (717 235)  routing T_14_14.sp4_v_b_7 <X> T_14_14.sp4_v_t_42
 (12 11)  (720 235)  (720 235)  routing T_14_14.sp4_h_r_2 <X> T_14_14.sp4_v_t_45
 (21 11)  (729 235)  (729 235)  routing T_14_14.sp12_v_b_7 <X> T_14_14.lc_trk_g2_7
 (26 11)  (734 235)  (734 235)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 235)  (736 235)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 235)  (738 235)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 235)  (739 235)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 235)  (740 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (37 11)  (745 235)  (745 235)  LC_5 Logic Functioning bit
 (38 11)  (746 235)  (746 235)  LC_5 Logic Functioning bit
 (39 11)  (747 235)  (747 235)  LC_5 Logic Functioning bit
 (41 11)  (749 235)  (749 235)  LC_5 Logic Functioning bit
 (42 11)  (750 235)  (750 235)  LC_5 Logic Functioning bit
 (43 11)  (751 235)  (751 235)  LC_5 Logic Functioning bit
 (15 12)  (723 236)  (723 236)  routing T_14_14.rgt_op_1 <X> T_14_14.lc_trk_g3_1
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.rgt_op_1 <X> T_14_14.lc_trk_g3_1
 (25 12)  (733 236)  (733 236)  routing T_14_14.rgt_op_2 <X> T_14_14.lc_trk_g3_2
 (27 12)  (735 236)  (735 236)  routing T_14_14.lc_trk_g1_0 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 236)  (742 236)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 236)  (743 236)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.input_2_6
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (37 12)  (745 236)  (745 236)  LC_6 Logic Functioning bit
 (38 12)  (746 236)  (746 236)  LC_6 Logic Functioning bit
 (39 12)  (747 236)  (747 236)  LC_6 Logic Functioning bit
 (41 12)  (749 236)  (749 236)  LC_6 Logic Functioning bit
 (42 12)  (750 236)  (750 236)  LC_6 Logic Functioning bit
 (43 12)  (751 236)  (751 236)  LC_6 Logic Functioning bit
 (52 12)  (760 236)  (760 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (730 237)  (730 237)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 237)  (732 237)  routing T_14_14.rgt_op_2 <X> T_14_14.lc_trk_g3_2
 (27 13)  (735 237)  (735 237)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 237)  (736 237)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 237)  (739 237)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 237)  (740 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (742 237)  (742 237)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.input_2_6
 (35 13)  (743 237)  (743 237)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.input_2_6
 (36 13)  (744 237)  (744 237)  LC_6 Logic Functioning bit
 (37 13)  (745 237)  (745 237)  LC_6 Logic Functioning bit
 (38 13)  (746 237)  (746 237)  LC_6 Logic Functioning bit
 (39 13)  (747 237)  (747 237)  LC_6 Logic Functioning bit
 (40 13)  (748 237)  (748 237)  LC_6 Logic Functioning bit
 (41 13)  (749 237)  (749 237)  LC_6 Logic Functioning bit
 (42 13)  (750 237)  (750 237)  LC_6 Logic Functioning bit
 (43 13)  (751 237)  (751 237)  LC_6 Logic Functioning bit
 (4 14)  (712 238)  (712 238)  routing T_14_14.sp4_h_r_9 <X> T_14_14.sp4_v_t_44
 (21 14)  (729 238)  (729 238)  routing T_14_14.sp4_v_t_18 <X> T_14_14.lc_trk_g3_7
 (22 14)  (730 238)  (730 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (731 238)  (731 238)  routing T_14_14.sp4_v_t_18 <X> T_14_14.lc_trk_g3_7
 (5 15)  (713 239)  (713 239)  routing T_14_14.sp4_h_r_9 <X> T_14_14.sp4_v_t_44


LogicTile_15_14

 (12 0)  (774 224)  (774 224)  routing T_15_14.sp4_v_b_2 <X> T_15_14.sp4_h_r_2
 (25 0)  (787 224)  (787 224)  routing T_15_14.sp4_h_r_10 <X> T_15_14.lc_trk_g0_2
 (27 0)  (789 224)  (789 224)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 224)  (790 224)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (39 0)  (801 224)  (801 224)  LC_0 Logic Functioning bit
 (41 0)  (803 224)  (803 224)  LC_0 Logic Functioning bit
 (42 0)  (804 224)  (804 224)  LC_0 Logic Functioning bit
 (44 0)  (806 224)  (806 224)  LC_0 Logic Functioning bit
 (45 0)  (807 224)  (807 224)  LC_0 Logic Functioning bit
 (47 0)  (809 224)  (809 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (11 1)  (773 225)  (773 225)  routing T_15_14.sp4_v_b_2 <X> T_15_14.sp4_h_r_2
 (22 1)  (784 225)  (784 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (785 225)  (785 225)  routing T_15_14.sp4_h_r_10 <X> T_15_14.lc_trk_g0_2
 (24 1)  (786 225)  (786 225)  routing T_15_14.sp4_h_r_10 <X> T_15_14.lc_trk_g0_2
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (41 1)  (803 225)  (803 225)  LC_0 Logic Functioning bit
 (42 1)  (804 225)  (804 225)  LC_0 Logic Functioning bit
 (49 1)  (811 225)  (811 225)  Carry_In_Mux bit 

 (0 2)  (762 226)  (762 226)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (789 226)  (789 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 226)  (790 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (39 2)  (801 226)  (801 226)  LC_1 Logic Functioning bit
 (41 2)  (803 226)  (803 226)  LC_1 Logic Functioning bit
 (42 2)  (804 226)  (804 226)  LC_1 Logic Functioning bit
 (44 2)  (806 226)  (806 226)  LC_1 Logic Functioning bit
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (2 3)  (764 227)  (764 227)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (8 3)  (770 227)  (770 227)  routing T_15_14.sp4_h_r_1 <X> T_15_14.sp4_v_t_36
 (9 3)  (771 227)  (771 227)  routing T_15_14.sp4_h_r_1 <X> T_15_14.sp4_v_t_36
 (11 3)  (773 227)  (773 227)  routing T_15_14.sp4_h_r_6 <X> T_15_14.sp4_h_l_39
 (12 3)  (774 227)  (774 227)  routing T_15_14.sp4_h_l_39 <X> T_15_14.sp4_v_t_39
 (13 3)  (775 227)  (775 227)  routing T_15_14.sp4_h_r_6 <X> T_15_14.sp4_h_l_39
 (36 3)  (798 227)  (798 227)  LC_1 Logic Functioning bit
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (41 3)  (803 227)  (803 227)  LC_1 Logic Functioning bit
 (42 3)  (804 227)  (804 227)  LC_1 Logic Functioning bit
 (1 4)  (763 228)  (763 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (783 228)  (783 228)  routing T_15_14.wire_logic_cluster/lc_3/out <X> T_15_14.lc_trk_g1_3
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 228)  (787 228)  routing T_15_14.wire_logic_cluster/lc_2/out <X> T_15_14.lc_trk_g1_2
 (27 4)  (789 228)  (789 228)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (39 4)  (801 228)  (801 228)  LC_2 Logic Functioning bit
 (41 4)  (803 228)  (803 228)  LC_2 Logic Functioning bit
 (42 4)  (804 228)  (804 228)  LC_2 Logic Functioning bit
 (44 4)  (806 228)  (806 228)  LC_2 Logic Functioning bit
 (45 4)  (807 228)  (807 228)  LC_2 Logic Functioning bit
 (1 5)  (763 229)  (763 229)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (13 5)  (775 229)  (775 229)  routing T_15_14.sp4_v_t_37 <X> T_15_14.sp4_h_r_5
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 229)  (792 229)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (39 5)  (801 229)  (801 229)  LC_2 Logic Functioning bit
 (41 5)  (803 229)  (803 229)  LC_2 Logic Functioning bit
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (16 6)  (778 230)  (778 230)  routing T_15_14.sp4_v_b_13 <X> T_15_14.lc_trk_g1_5
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 230)  (780 230)  routing T_15_14.sp4_v_b_13 <X> T_15_14.lc_trk_g1_5
 (27 6)  (789 230)  (789 230)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (39 6)  (801 230)  (801 230)  LC_3 Logic Functioning bit
 (41 6)  (803 230)  (803 230)  LC_3 Logic Functioning bit
 (42 6)  (804 230)  (804 230)  LC_3 Logic Functioning bit
 (45 6)  (807 230)  (807 230)  LC_3 Logic Functioning bit
 (18 7)  (780 231)  (780 231)  routing T_15_14.sp4_v_b_13 <X> T_15_14.lc_trk_g1_5
 (30 7)  (792 231)  (792 231)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 231)  (798 231)  LC_3 Logic Functioning bit
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (41 7)  (803 231)  (803 231)  LC_3 Logic Functioning bit
 (42 7)  (804 231)  (804 231)  LC_3 Logic Functioning bit
 (12 8)  (774 232)  (774 232)  routing T_15_14.sp4_v_t_45 <X> T_15_14.sp4_h_r_8
 (14 8)  (776 232)  (776 232)  routing T_15_14.sp4_h_l_21 <X> T_15_14.lc_trk_g2_0
 (15 9)  (777 233)  (777 233)  routing T_15_14.sp4_h_l_21 <X> T_15_14.lc_trk_g2_0
 (16 9)  (778 233)  (778 233)  routing T_15_14.sp4_h_l_21 <X> T_15_14.lc_trk_g2_0
 (17 9)  (779 233)  (779 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (8 12)  (770 236)  (770 236)  routing T_15_14.sp4_v_b_4 <X> T_15_14.sp4_h_r_10
 (9 12)  (771 236)  (771 236)  routing T_15_14.sp4_v_b_4 <X> T_15_14.sp4_h_r_10
 (10 12)  (772 236)  (772 236)  routing T_15_14.sp4_v_b_4 <X> T_15_14.sp4_h_r_10
 (14 12)  (776 236)  (776 236)  routing T_15_14.wire_logic_cluster/lc_0/out <X> T_15_14.lc_trk_g3_0
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 236)  (780 236)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g3_1
 (17 13)  (779 237)  (779 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 239)  (762 239)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 239)  (763 239)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r


LogicTile_16_14

 (27 0)  (843 224)  (843 224)  routing T_16_14.lc_trk_g1_0 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 224)  (849 224)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 224)  (850 224)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 224)  (853 224)  LC_0 Logic Functioning bit
 (39 0)  (855 224)  (855 224)  LC_0 Logic Functioning bit
 (40 0)  (856 224)  (856 224)  LC_0 Logic Functioning bit
 (42 0)  (858 224)  (858 224)  LC_0 Logic Functioning bit
 (45 0)  (861 224)  (861 224)  LC_0 Logic Functioning bit
 (27 1)  (843 225)  (843 225)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 225)  (844 225)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 225)  (847 225)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 225)  (853 225)  LC_0 Logic Functioning bit
 (39 1)  (855 225)  (855 225)  LC_0 Logic Functioning bit
 (45 1)  (861 225)  (861 225)  LC_0 Logic Functioning bit
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 226)  (849 226)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 226)  (850 226)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 226)  (853 226)  LC_1 Logic Functioning bit
 (38 2)  (854 226)  (854 226)  LC_1 Logic Functioning bit
 (43 2)  (859 226)  (859 226)  LC_1 Logic Functioning bit
 (45 2)  (861 226)  (861 226)  LC_1 Logic Functioning bit
 (0 3)  (816 227)  (816 227)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 3)  (818 227)  (818 227)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (8 3)  (824 227)  (824 227)  routing T_16_14.sp4_h_r_1 <X> T_16_14.sp4_v_t_36
 (9 3)  (825 227)  (825 227)  routing T_16_14.sp4_h_r_1 <X> T_16_14.sp4_v_t_36
 (26 3)  (842 227)  (842 227)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 227)  (843 227)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 227)  (844 227)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 227)  (848 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (850 227)  (850 227)  routing T_16_14.lc_trk_g1_0 <X> T_16_14.input_2_1
 (36 3)  (852 227)  (852 227)  LC_1 Logic Functioning bit
 (39 3)  (855 227)  (855 227)  LC_1 Logic Functioning bit
 (42 3)  (858 227)  (858 227)  LC_1 Logic Functioning bit
 (45 3)  (861 227)  (861 227)  LC_1 Logic Functioning bit
 (0 4)  (816 228)  (816 228)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (1 4)  (817 228)  (817 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (830 228)  (830 228)  routing T_16_14.wire_logic_cluster/lc_0/out <X> T_16_14.lc_trk_g1_0
 (16 4)  (832 228)  (832 228)  routing T_16_14.sp12_h_l_14 <X> T_16_14.lc_trk_g1_1
 (17 4)  (833 228)  (833 228)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (27 4)  (843 228)  (843 228)  routing T_16_14.lc_trk_g1_0 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 228)  (850 228)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 228)  (853 228)  LC_2 Logic Functioning bit
 (39 4)  (855 228)  (855 228)  LC_2 Logic Functioning bit
 (41 4)  (857 228)  (857 228)  LC_2 Logic Functioning bit
 (43 4)  (859 228)  (859 228)  LC_2 Logic Functioning bit
 (45 4)  (861 228)  (861 228)  LC_2 Logic Functioning bit
 (1 5)  (817 229)  (817 229)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (17 5)  (833 229)  (833 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (834 229)  (834 229)  routing T_16_14.sp12_h_l_14 <X> T_16_14.lc_trk_g1_1
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 229)  (853 229)  LC_2 Logic Functioning bit
 (39 5)  (855 229)  (855 229)  LC_2 Logic Functioning bit
 (41 5)  (857 229)  (857 229)  LC_2 Logic Functioning bit
 (43 5)  (859 229)  (859 229)  LC_2 Logic Functioning bit
 (45 5)  (861 229)  (861 229)  LC_2 Logic Functioning bit
 (4 6)  (820 230)  (820 230)  routing T_16_14.sp4_h_r_3 <X> T_16_14.sp4_v_t_38
 (5 7)  (821 231)  (821 231)  routing T_16_14.sp4_h_r_3 <X> T_16_14.sp4_v_t_38
 (8 7)  (824 231)  (824 231)  routing T_16_14.sp4_h_l_41 <X> T_16_14.sp4_v_t_41
 (12 8)  (828 232)  (828 232)  routing T_16_14.sp4_v_t_45 <X> T_16_14.sp4_h_r_8
 (25 8)  (841 232)  (841 232)  routing T_16_14.rgt_op_2 <X> T_16_14.lc_trk_g2_2
 (22 9)  (838 233)  (838 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (840 233)  (840 233)  routing T_16_14.rgt_op_2 <X> T_16_14.lc_trk_g2_2
 (12 10)  (828 234)  (828 234)  routing T_16_14.sp4_v_t_39 <X> T_16_14.sp4_h_l_45
 (11 11)  (827 235)  (827 235)  routing T_16_14.sp4_v_t_39 <X> T_16_14.sp4_h_l_45
 (13 11)  (829 235)  (829 235)  routing T_16_14.sp4_v_t_39 <X> T_16_14.sp4_h_l_45
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 236)  (834 236)  routing T_16_14.wire_logic_cluster/lc_1/out <X> T_16_14.lc_trk_g3_1
 (25 12)  (841 236)  (841 236)  routing T_16_14.wire_logic_cluster/lc_2/out <X> T_16_14.lc_trk_g3_2
 (22 13)  (838 237)  (838 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (816 238)  (816 238)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (821 238)  (821 238)  routing T_16_14.sp4_v_b_9 <X> T_16_14.sp4_h_l_44
 (15 14)  (831 238)  (831 238)  routing T_16_14.sp4_h_l_16 <X> T_16_14.lc_trk_g3_5
 (16 14)  (832 238)  (832 238)  routing T_16_14.sp4_h_l_16 <X> T_16_14.lc_trk_g3_5
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (816 239)  (816 239)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 239)  (817 239)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (18 15)  (834 239)  (834 239)  routing T_16_14.sp4_h_l_16 <X> T_16_14.lc_trk_g3_5


LogicTile_17_14

 (12 0)  (886 224)  (886 224)  routing T_17_14.sp4_v_t_39 <X> T_17_14.sp4_h_r_2
 (26 0)  (900 224)  (900 224)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 224)  (901 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 224)  (902 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 224)  (904 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 224)  (908 224)  routing T_17_14.lc_trk_g1_0 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 224)  (910 224)  LC_0 Logic Functioning bit
 (37 0)  (911 224)  (911 224)  LC_0 Logic Functioning bit
 (38 0)  (912 224)  (912 224)  LC_0 Logic Functioning bit
 (39 0)  (913 224)  (913 224)  LC_0 Logic Functioning bit
 (41 0)  (915 224)  (915 224)  LC_0 Logic Functioning bit
 (43 0)  (917 224)  (917 224)  LC_0 Logic Functioning bit
 (45 0)  (919 224)  (919 224)  LC_0 Logic Functioning bit
 (47 0)  (921 224)  (921 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (900 225)  (900 225)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 225)  (901 225)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 225)  (902 225)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 225)  (904 225)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (37 1)  (911 225)  (911 225)  LC_0 Logic Functioning bit
 (39 1)  (913 225)  (913 225)  LC_0 Logic Functioning bit
 (44 1)  (918 225)  (918 225)  LC_0 Logic Functioning bit
 (45 1)  (919 225)  (919 225)  LC_0 Logic Functioning bit
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 227)  (874 227)  routing T_17_14.lc_trk_g1_1 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 3)  (876 227)  (876 227)  routing T_17_14.lc_trk_g1_1 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (8 3)  (882 227)  (882 227)  routing T_17_14.sp4_h_r_7 <X> T_17_14.sp4_v_t_36
 (9 3)  (883 227)  (883 227)  routing T_17_14.sp4_h_r_7 <X> T_17_14.sp4_v_t_36
 (10 3)  (884 227)  (884 227)  routing T_17_14.sp4_h_r_7 <X> T_17_14.sp4_v_t_36
 (14 4)  (888 228)  (888 228)  routing T_17_14.sp4_h_r_8 <X> T_17_14.lc_trk_g1_0
 (15 4)  (889 228)  (889 228)  routing T_17_14.sp4_h_r_9 <X> T_17_14.lc_trk_g1_1
 (16 4)  (890 228)  (890 228)  routing T_17_14.sp4_h_r_9 <X> T_17_14.lc_trk_g1_1
 (17 4)  (891 228)  (891 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (892 228)  (892 228)  routing T_17_14.sp4_h_r_9 <X> T_17_14.lc_trk_g1_1
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 228)  (907 228)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 228)  (908 228)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (40 4)  (914 228)  (914 228)  LC_2 Logic Functioning bit
 (41 4)  (915 228)  (915 228)  LC_2 Logic Functioning bit
 (42 4)  (916 228)  (916 228)  LC_2 Logic Functioning bit
 (43 4)  (917 228)  (917 228)  LC_2 Logic Functioning bit
 (13 5)  (887 229)  (887 229)  routing T_17_14.sp4_v_t_37 <X> T_17_14.sp4_h_r_5
 (15 5)  (889 229)  (889 229)  routing T_17_14.sp4_h_r_8 <X> T_17_14.lc_trk_g1_0
 (16 5)  (890 229)  (890 229)  routing T_17_14.sp4_h_r_8 <X> T_17_14.lc_trk_g1_0
 (17 5)  (891 229)  (891 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (40 5)  (914 229)  (914 229)  LC_2 Logic Functioning bit
 (41 5)  (915 229)  (915 229)  LC_2 Logic Functioning bit
 (42 5)  (916 229)  (916 229)  LC_2 Logic Functioning bit
 (43 5)  (917 229)  (917 229)  LC_2 Logic Functioning bit
 (11 10)  (885 234)  (885 234)  routing T_17_14.sp4_v_b_5 <X> T_17_14.sp4_v_t_45
 (12 10)  (886 234)  (886 234)  routing T_17_14.sp4_v_t_45 <X> T_17_14.sp4_h_l_45
 (11 11)  (885 235)  (885 235)  routing T_17_14.sp4_v_t_45 <X> T_17_14.sp4_h_l_45
 (12 11)  (886 235)  (886 235)  routing T_17_14.sp4_v_b_5 <X> T_17_14.sp4_v_t_45
 (11 12)  (885 236)  (885 236)  routing T_17_14.sp4_v_t_38 <X> T_17_14.sp4_v_b_11
 (13 12)  (887 236)  (887 236)  routing T_17_14.sp4_v_t_38 <X> T_17_14.sp4_v_b_11
 (14 13)  (888 237)  (888 237)  routing T_17_14.tnl_op_0 <X> T_17_14.lc_trk_g3_0
 (15 13)  (889 237)  (889 237)  routing T_17_14.tnl_op_0 <X> T_17_14.lc_trk_g3_0
 (17 13)  (891 237)  (891 237)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (0 14)  (874 238)  (874 238)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (877 238)  (877 238)  routing T_17_14.sp12_h_r_1 <X> T_17_14.sp12_v_t_22
 (16 14)  (890 238)  (890 238)  routing T_17_14.sp12_v_t_10 <X> T_17_14.lc_trk_g3_5
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (899 238)  (899 238)  routing T_17_14.sp4_v_b_30 <X> T_17_14.lc_trk_g3_6
 (0 15)  (874 239)  (874 239)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 239)  (875 239)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (3 15)  (877 239)  (877 239)  routing T_17_14.sp12_h_r_1 <X> T_17_14.sp12_v_t_22
 (22 15)  (896 239)  (896 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (897 239)  (897 239)  routing T_17_14.sp4_v_b_30 <X> T_17_14.lc_trk_g3_6


LogicTile_18_14

 (22 0)  (950 224)  (950 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (951 224)  (951 224)  routing T_18_14.sp4_v_b_19 <X> T_18_14.lc_trk_g0_3
 (24 0)  (952 224)  (952 224)  routing T_18_14.sp4_v_b_19 <X> T_18_14.lc_trk_g0_3
 (26 0)  (954 224)  (954 224)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 224)  (955 224)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 224)  (956 224)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 224)  (959 224)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 224)  (961 224)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 224)  (964 224)  LC_0 Logic Functioning bit
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (41 0)  (969 224)  (969 224)  LC_0 Logic Functioning bit
 (17 1)  (945 225)  (945 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (26 1)  (954 225)  (954 225)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 225)  (956 225)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 225)  (957 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 225)  (958 225)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 225)  (960 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (962 225)  (962 225)  routing T_18_14.lc_trk_g1_1 <X> T_18_14.input_2_0
 (36 1)  (964 225)  (964 225)  LC_0 Logic Functioning bit
 (37 1)  (965 225)  (965 225)  LC_0 Logic Functioning bit
 (39 1)  (967 225)  (967 225)  LC_0 Logic Functioning bit
 (40 1)  (968 225)  (968 225)  LC_0 Logic Functioning bit
 (43 1)  (971 225)  (971 225)  LC_0 Logic Functioning bit
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (936 226)  (936 226)  routing T_18_14.sp4_v_t_42 <X> T_18_14.sp4_h_l_36
 (9 2)  (937 226)  (937 226)  routing T_18_14.sp4_v_t_42 <X> T_18_14.sp4_h_l_36
 (10 2)  (938 226)  (938 226)  routing T_18_14.sp4_v_t_42 <X> T_18_14.sp4_h_l_36
 (12 2)  (940 226)  (940 226)  routing T_18_14.sp4_h_r_11 <X> T_18_14.sp4_h_l_39
 (26 2)  (954 226)  (954 226)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 226)  (956 226)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 226)  (957 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 226)  (959 226)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 226)  (962 226)  routing T_18_14.lc_trk_g1_5 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 226)  (964 226)  LC_1 Logic Functioning bit
 (37 2)  (965 226)  (965 226)  LC_1 Logic Functioning bit
 (43 2)  (971 226)  (971 226)  LC_1 Logic Functioning bit
 (50 2)  (978 226)  (978 226)  Cascade bit: LH_LC01_inmux02_5

 (13 3)  (941 227)  (941 227)  routing T_18_14.sp4_h_r_11 <X> T_18_14.sp4_h_l_39
 (14 3)  (942 227)  (942 227)  routing T_18_14.sp4_r_v_b_28 <X> T_18_14.lc_trk_g0_4
 (17 3)  (945 227)  (945 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (955 227)  (955 227)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 227)  (957 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 227)  (964 227)  LC_1 Logic Functioning bit
 (37 3)  (965 227)  (965 227)  LC_1 Logic Functioning bit
 (38 3)  (966 227)  (966 227)  LC_1 Logic Functioning bit
 (41 3)  (969 227)  (969 227)  LC_1 Logic Functioning bit
 (42 3)  (970 227)  (970 227)  LC_1 Logic Functioning bit
 (0 4)  (928 228)  (928 228)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (942 228)  (942 228)  routing T_18_14.sp4_h_l_5 <X> T_18_14.lc_trk_g1_0
 (17 4)  (945 228)  (945 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (953 228)  (953 228)  routing T_18_14.sp4_h_r_10 <X> T_18_14.lc_trk_g1_2
 (26 4)  (954 228)  (954 228)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (31 4)  (959 228)  (959 228)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 228)  (961 228)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 228)  (964 228)  LC_2 Logic Functioning bit
 (37 4)  (965 228)  (965 228)  LC_2 Logic Functioning bit
 (38 4)  (966 228)  (966 228)  LC_2 Logic Functioning bit
 (42 4)  (970 228)  (970 228)  LC_2 Logic Functioning bit
 (45 4)  (973 228)  (973 228)  LC_2 Logic Functioning bit
 (50 4)  (978 228)  (978 228)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (981 228)  (981 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (929 229)  (929 229)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (13 5)  (941 229)  (941 229)  routing T_18_14.sp4_v_t_37 <X> T_18_14.sp4_h_r_5
 (14 5)  (942 229)  (942 229)  routing T_18_14.sp4_h_l_5 <X> T_18_14.lc_trk_g1_0
 (15 5)  (943 229)  (943 229)  routing T_18_14.sp4_h_l_5 <X> T_18_14.lc_trk_g1_0
 (16 5)  (944 229)  (944 229)  routing T_18_14.sp4_h_l_5 <X> T_18_14.lc_trk_g1_0
 (17 5)  (945 229)  (945 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (946 229)  (946 229)  routing T_18_14.sp4_r_v_b_25 <X> T_18_14.lc_trk_g1_1
 (22 5)  (950 229)  (950 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (951 229)  (951 229)  routing T_18_14.sp4_h_r_10 <X> T_18_14.lc_trk_g1_2
 (24 5)  (952 229)  (952 229)  routing T_18_14.sp4_h_r_10 <X> T_18_14.lc_trk_g1_2
 (28 5)  (956 229)  (956 229)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 229)  (959 229)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 229)  (964 229)  LC_2 Logic Functioning bit
 (37 5)  (965 229)  (965 229)  LC_2 Logic Functioning bit
 (39 5)  (967 229)  (967 229)  LC_2 Logic Functioning bit
 (43 5)  (971 229)  (971 229)  LC_2 Logic Functioning bit
 (12 6)  (940 230)  (940 230)  routing T_18_14.sp4_h_r_2 <X> T_18_14.sp4_h_l_40
 (14 6)  (942 230)  (942 230)  routing T_18_14.sp4_v_t_1 <X> T_18_14.lc_trk_g1_4
 (15 6)  (943 230)  (943 230)  routing T_18_14.sp4_h_r_5 <X> T_18_14.lc_trk_g1_5
 (16 6)  (944 230)  (944 230)  routing T_18_14.sp4_h_r_5 <X> T_18_14.lc_trk_g1_5
 (17 6)  (945 230)  (945 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 230)  (959 230)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 230)  (961 230)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 230)  (964 230)  LC_3 Logic Functioning bit
 (38 6)  (966 230)  (966 230)  LC_3 Logic Functioning bit
 (41 6)  (969 230)  (969 230)  LC_3 Logic Functioning bit
 (43 6)  (971 230)  (971 230)  LC_3 Logic Functioning bit
 (3 7)  (931 231)  (931 231)  routing T_18_14.sp12_h_l_23 <X> T_18_14.sp12_v_t_23
 (13 7)  (941 231)  (941 231)  routing T_18_14.sp4_h_r_2 <X> T_18_14.sp4_h_l_40
 (14 7)  (942 231)  (942 231)  routing T_18_14.sp4_v_t_1 <X> T_18_14.lc_trk_g1_4
 (16 7)  (944 231)  (944 231)  routing T_18_14.sp4_v_t_1 <X> T_18_14.lc_trk_g1_4
 (17 7)  (945 231)  (945 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (946 231)  (946 231)  routing T_18_14.sp4_h_r_5 <X> T_18_14.lc_trk_g1_5
 (26 7)  (954 231)  (954 231)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 231)  (955 231)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 231)  (957 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (965 231)  (965 231)  LC_3 Logic Functioning bit
 (39 7)  (967 231)  (967 231)  LC_3 Logic Functioning bit
 (41 7)  (969 231)  (969 231)  LC_3 Logic Functioning bit
 (43 7)  (971 231)  (971 231)  LC_3 Logic Functioning bit
 (14 8)  (942 232)  (942 232)  routing T_18_14.sp4_h_r_40 <X> T_18_14.lc_trk_g2_0
 (22 8)  (950 232)  (950 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (951 232)  (951 232)  routing T_18_14.sp12_v_b_19 <X> T_18_14.lc_trk_g2_3
 (25 8)  (953 232)  (953 232)  routing T_18_14.sp4_v_b_26 <X> T_18_14.lc_trk_g2_2
 (26 8)  (954 232)  (954 232)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 232)  (957 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 232)  (959 232)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 232)  (962 232)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (42 8)  (970 232)  (970 232)  LC_4 Logic Functioning bit
 (43 8)  (971 232)  (971 232)  LC_4 Logic Functioning bit
 (50 8)  (978 232)  (978 232)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (942 233)  (942 233)  routing T_18_14.sp4_h_r_40 <X> T_18_14.lc_trk_g2_0
 (15 9)  (943 233)  (943 233)  routing T_18_14.sp4_h_r_40 <X> T_18_14.lc_trk_g2_0
 (16 9)  (944 233)  (944 233)  routing T_18_14.sp4_h_r_40 <X> T_18_14.lc_trk_g2_0
 (17 9)  (945 233)  (945 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (949 233)  (949 233)  routing T_18_14.sp12_v_b_19 <X> T_18_14.lc_trk_g2_3
 (22 9)  (950 233)  (950 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (951 233)  (951 233)  routing T_18_14.sp4_v_b_26 <X> T_18_14.lc_trk_g2_2
 (28 9)  (956 233)  (956 233)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 233)  (957 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 233)  (958 233)  routing T_18_14.lc_trk_g0_3 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 233)  (964 233)  LC_4 Logic Functioning bit
 (38 9)  (966 233)  (966 233)  LC_4 Logic Functioning bit
 (42 9)  (970 233)  (970 233)  LC_4 Logic Functioning bit
 (43 9)  (971 233)  (971 233)  LC_4 Logic Functioning bit
 (11 10)  (939 234)  (939 234)  routing T_18_14.sp4_h_l_38 <X> T_18_14.sp4_v_t_45
 (14 10)  (942 234)  (942 234)  routing T_18_14.sp4_h_r_36 <X> T_18_14.lc_trk_g2_4
 (15 10)  (943 234)  (943 234)  routing T_18_14.sp4_h_r_45 <X> T_18_14.lc_trk_g2_5
 (16 10)  (944 234)  (944 234)  routing T_18_14.sp4_h_r_45 <X> T_18_14.lc_trk_g2_5
 (17 10)  (945 234)  (945 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (946 234)  (946 234)  routing T_18_14.sp4_h_r_45 <X> T_18_14.lc_trk_g2_5
 (21 10)  (949 234)  (949 234)  routing T_18_14.wire_logic_cluster/lc_7/out <X> T_18_14.lc_trk_g2_7
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (955 234)  (955 234)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 234)  (956 234)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 234)  (958 234)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 234)  (959 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 234)  (961 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 234)  (964 234)  LC_5 Logic Functioning bit
 (37 10)  (965 234)  (965 234)  LC_5 Logic Functioning bit
 (41 10)  (969 234)  (969 234)  LC_5 Logic Functioning bit
 (43 10)  (971 234)  (971 234)  LC_5 Logic Functioning bit
 (45 10)  (973 234)  (973 234)  LC_5 Logic Functioning bit
 (46 10)  (974 234)  (974 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (978 234)  (978 234)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (943 235)  (943 235)  routing T_18_14.sp4_h_r_36 <X> T_18_14.lc_trk_g2_4
 (16 11)  (944 235)  (944 235)  routing T_18_14.sp4_h_r_36 <X> T_18_14.lc_trk_g2_4
 (17 11)  (945 235)  (945 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (946 235)  (946 235)  routing T_18_14.sp4_h_r_45 <X> T_18_14.lc_trk_g2_5
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 235)  (953 235)  routing T_18_14.sp4_r_v_b_38 <X> T_18_14.lc_trk_g2_6
 (31 11)  (959 235)  (959 235)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 235)  (964 235)  LC_5 Logic Functioning bit
 (37 11)  (965 235)  (965 235)  LC_5 Logic Functioning bit
 (41 11)  (969 235)  (969 235)  LC_5 Logic Functioning bit
 (43 11)  (971 235)  (971 235)  LC_5 Logic Functioning bit
 (10 12)  (938 236)  (938 236)  routing T_18_14.sp4_v_t_40 <X> T_18_14.sp4_h_r_10
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (953 236)  (953 236)  routing T_18_14.sp4_v_t_23 <X> T_18_14.lc_trk_g3_2
 (26 12)  (954 236)  (954 236)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 236)  (956 236)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 236)  (962 236)  routing T_18_14.lc_trk_g1_0 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 236)  (964 236)  LC_6 Logic Functioning bit
 (37 12)  (965 236)  (965 236)  LC_6 Logic Functioning bit
 (38 12)  (966 236)  (966 236)  LC_6 Logic Functioning bit
 (39 12)  (967 236)  (967 236)  LC_6 Logic Functioning bit
 (41 12)  (969 236)  (969 236)  LC_6 Logic Functioning bit
 (43 12)  (971 236)  (971 236)  LC_6 Logic Functioning bit
 (22 13)  (950 237)  (950 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (951 237)  (951 237)  routing T_18_14.sp4_v_t_23 <X> T_18_14.lc_trk_g3_2
 (25 13)  (953 237)  (953 237)  routing T_18_14.sp4_v_t_23 <X> T_18_14.lc_trk_g3_2
 (26 13)  (954 237)  (954 237)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 237)  (956 237)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 237)  (957 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 237)  (958 237)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 237)  (964 237)  LC_6 Logic Functioning bit
 (38 13)  (966 237)  (966 237)  LC_6 Logic Functioning bit
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (945 238)  (945 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (954 238)  (954 238)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 238)  (955 238)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 238)  (956 238)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 238)  (959 238)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 238)  (961 238)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 238)  (965 238)  LC_7 Logic Functioning bit
 (41 14)  (969 238)  (969 238)  LC_7 Logic Functioning bit
 (42 14)  (970 238)  (970 238)  LC_7 Logic Functioning bit
 (43 14)  (971 238)  (971 238)  LC_7 Logic Functioning bit
 (50 14)  (978 238)  (978 238)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (929 239)  (929 239)  routing T_18_14.lc_trk_g0_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (4 15)  (932 239)  (932 239)  routing T_18_14.sp4_h_r_1 <X> T_18_14.sp4_h_l_44
 (6 15)  (934 239)  (934 239)  routing T_18_14.sp4_h_r_1 <X> T_18_14.sp4_h_l_44
 (18 15)  (946 239)  (946 239)  routing T_18_14.sp4_r_v_b_45 <X> T_18_14.lc_trk_g3_5
 (27 15)  (955 239)  (955 239)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 239)  (958 239)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 239)  (959 239)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 239)  (964 239)  LC_7 Logic Functioning bit
 (43 15)  (971 239)  (971 239)  LC_7 Logic Functioning bit


LogicTile_19_14

 (27 0)  (1009 224)  (1009 224)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 224)  (1010 224)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 224)  (1011 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 224)  (1014 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 224)  (1016 224)  routing T_19_14.lc_trk_g1_0 <X> T_19_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 224)  (1018 224)  LC_0 Logic Functioning bit
 (37 0)  (1019 224)  (1019 224)  LC_0 Logic Functioning bit
 (38 0)  (1020 224)  (1020 224)  LC_0 Logic Functioning bit
 (39 0)  (1021 224)  (1021 224)  LC_0 Logic Functioning bit
 (41 0)  (1023 224)  (1023 224)  LC_0 Logic Functioning bit
 (43 0)  (1025 224)  (1025 224)  LC_0 Logic Functioning bit
 (45 0)  (1027 224)  (1027 224)  LC_0 Logic Functioning bit
 (22 1)  (1004 225)  (1004 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1005 225)  (1005 225)  routing T_19_14.sp4_h_r_2 <X> T_19_14.lc_trk_g0_2
 (24 1)  (1006 225)  (1006 225)  routing T_19_14.sp4_h_r_2 <X> T_19_14.lc_trk_g0_2
 (25 1)  (1007 225)  (1007 225)  routing T_19_14.sp4_h_r_2 <X> T_19_14.lc_trk_g0_2
 (26 1)  (1008 225)  (1008 225)  routing T_19_14.lc_trk_g0_2 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 225)  (1011 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 225)  (1012 225)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (36 1)  (1018 225)  (1018 225)  LC_0 Logic Functioning bit
 (38 1)  (1020 225)  (1020 225)  LC_0 Logic Functioning bit
 (45 1)  (1027 225)  (1027 225)  LC_0 Logic Functioning bit
 (47 1)  (1029 225)  (1029 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (982 226)  (982 226)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (8 2)  (990 226)  (990 226)  routing T_19_14.sp4_h_r_1 <X> T_19_14.sp4_h_l_36
 (13 2)  (995 226)  (995 226)  routing T_19_14.sp4_h_r_2 <X> T_19_14.sp4_v_t_39
 (0 3)  (982 227)  (982 227)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 3)  (984 227)  (984 227)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (8 3)  (990 227)  (990 227)  routing T_19_14.sp4_h_r_1 <X> T_19_14.sp4_v_t_36
 (9 3)  (991 227)  (991 227)  routing T_19_14.sp4_h_r_1 <X> T_19_14.sp4_v_t_36
 (12 3)  (994 227)  (994 227)  routing T_19_14.sp4_h_r_2 <X> T_19_14.sp4_v_t_39
 (14 3)  (996 227)  (996 227)  routing T_19_14.sp4_h_r_4 <X> T_19_14.lc_trk_g0_4
 (15 3)  (997 227)  (997 227)  routing T_19_14.sp4_h_r_4 <X> T_19_14.lc_trk_g0_4
 (16 3)  (998 227)  (998 227)  routing T_19_14.sp4_h_r_4 <X> T_19_14.lc_trk_g0_4
 (17 3)  (999 227)  (999 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (2 4)  (984 228)  (984 228)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 4)  (990 228)  (990 228)  routing T_19_14.sp4_v_b_10 <X> T_19_14.sp4_h_r_4
 (9 4)  (991 228)  (991 228)  routing T_19_14.sp4_v_b_10 <X> T_19_14.sp4_h_r_4
 (10 4)  (992 228)  (992 228)  routing T_19_14.sp4_v_b_10 <X> T_19_14.sp4_h_r_4
 (14 4)  (996 228)  (996 228)  routing T_19_14.sp4_h_r_8 <X> T_19_14.lc_trk_g1_0
 (15 5)  (997 229)  (997 229)  routing T_19_14.sp4_h_r_8 <X> T_19_14.lc_trk_g1_0
 (16 5)  (998 229)  (998 229)  routing T_19_14.sp4_h_r_8 <X> T_19_14.lc_trk_g1_0
 (17 5)  (999 229)  (999 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (10 7)  (992 231)  (992 231)  routing T_19_14.sp4_h_l_46 <X> T_19_14.sp4_v_t_41
 (5 10)  (987 234)  (987 234)  routing T_19_14.sp4_v_t_37 <X> T_19_14.sp4_h_l_43
 (13 10)  (995 234)  (995 234)  routing T_19_14.sp4_h_r_8 <X> T_19_14.sp4_v_t_45
 (4 11)  (986 235)  (986 235)  routing T_19_14.sp4_v_t_37 <X> T_19_14.sp4_h_l_43
 (6 11)  (988 235)  (988 235)  routing T_19_14.sp4_v_t_37 <X> T_19_14.sp4_h_l_43
 (10 11)  (992 235)  (992 235)  routing T_19_14.sp4_h_l_39 <X> T_19_14.sp4_v_t_42
 (12 11)  (994 235)  (994 235)  routing T_19_14.sp4_h_r_8 <X> T_19_14.sp4_v_t_45
 (4 12)  (986 236)  (986 236)  routing T_19_14.sp4_v_t_36 <X> T_19_14.sp4_v_b_9
 (6 12)  (988 236)  (988 236)  routing T_19_14.sp4_v_t_36 <X> T_19_14.sp4_v_b_9
 (15 12)  (997 236)  (997 236)  routing T_19_14.sp4_h_r_33 <X> T_19_14.lc_trk_g3_1
 (16 12)  (998 236)  (998 236)  routing T_19_14.sp4_h_r_33 <X> T_19_14.lc_trk_g3_1
 (17 12)  (999 236)  (999 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1000 236)  (1000 236)  routing T_19_14.sp4_h_r_33 <X> T_19_14.lc_trk_g3_1
 (25 12)  (1007 236)  (1007 236)  routing T_19_14.sp4_h_r_42 <X> T_19_14.lc_trk_g3_2
 (22 13)  (1004 237)  (1004 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1005 237)  (1005 237)  routing T_19_14.sp4_h_r_42 <X> T_19_14.lc_trk_g3_2
 (24 13)  (1006 237)  (1006 237)  routing T_19_14.sp4_h_r_42 <X> T_19_14.lc_trk_g3_2
 (25 13)  (1007 237)  (1007 237)  routing T_19_14.sp4_h_r_42 <X> T_19_14.lc_trk_g3_2
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (983 239)  (983 239)  routing T_19_14.lc_trk_g0_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (13 15)  (995 239)  (995 239)  routing T_19_14.sp4_v_b_6 <X> T_19_14.sp4_h_l_46


LogicTile_20_14

 (12 0)  (1048 224)  (1048 224)  routing T_20_14.sp4_v_b_8 <X> T_20_14.sp4_h_r_2
 (14 0)  (1050 224)  (1050 224)  routing T_20_14.bnr_op_0 <X> T_20_14.lc_trk_g0_0
 (15 0)  (1051 224)  (1051 224)  routing T_20_14.sp4_h_r_9 <X> T_20_14.lc_trk_g0_1
 (16 0)  (1052 224)  (1052 224)  routing T_20_14.sp4_h_r_9 <X> T_20_14.lc_trk_g0_1
 (17 0)  (1053 224)  (1053 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1054 224)  (1054 224)  routing T_20_14.sp4_h_r_9 <X> T_20_14.lc_trk_g0_1
 (26 0)  (1062 224)  (1062 224)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 224)  (1063 224)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 224)  (1064 224)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 224)  (1065 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 224)  (1066 224)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 224)  (1067 224)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 224)  (1068 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 224)  (1069 224)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 224)  (1070 224)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 224)  (1072 224)  LC_0 Logic Functioning bit
 (43 0)  (1079 224)  (1079 224)  LC_0 Logic Functioning bit
 (11 1)  (1047 225)  (1047 225)  routing T_20_14.sp4_v_b_8 <X> T_20_14.sp4_h_r_2
 (13 1)  (1049 225)  (1049 225)  routing T_20_14.sp4_v_b_8 <X> T_20_14.sp4_h_r_2
 (14 1)  (1050 225)  (1050 225)  routing T_20_14.bnr_op_0 <X> T_20_14.lc_trk_g0_0
 (17 1)  (1053 225)  (1053 225)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (1058 225)  (1058 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1059 225)  (1059 225)  routing T_20_14.sp4_h_r_2 <X> T_20_14.lc_trk_g0_2
 (24 1)  (1060 225)  (1060 225)  routing T_20_14.sp4_h_r_2 <X> T_20_14.lc_trk_g0_2
 (25 1)  (1061 225)  (1061 225)  routing T_20_14.sp4_h_r_2 <X> T_20_14.lc_trk_g0_2
 (27 1)  (1063 225)  (1063 225)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 225)  (1064 225)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 225)  (1065 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 225)  (1067 225)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 225)  (1068 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1070 225)  (1070 225)  routing T_20_14.lc_trk_g1_3 <X> T_20_14.input_2_0
 (35 1)  (1071 225)  (1071 225)  routing T_20_14.lc_trk_g1_3 <X> T_20_14.input_2_0
 (37 1)  (1073 225)  (1073 225)  LC_0 Logic Functioning bit
 (40 1)  (1076 225)  (1076 225)  LC_0 Logic Functioning bit
 (42 1)  (1078 225)  (1078 225)  LC_0 Logic Functioning bit
 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1040 226)  (1040 226)  routing T_20_14.sp4_h_r_0 <X> T_20_14.sp4_v_t_37
 (9 2)  (1045 226)  (1045 226)  routing T_20_14.sp4_h_r_10 <X> T_20_14.sp4_h_l_36
 (10 2)  (1046 226)  (1046 226)  routing T_20_14.sp4_h_r_10 <X> T_20_14.sp4_h_l_36
 (26 2)  (1062 226)  (1062 226)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (37 2)  (1073 226)  (1073 226)  LC_1 Logic Functioning bit
 (42 2)  (1078 226)  (1078 226)  LC_1 Logic Functioning bit
 (46 2)  (1082 226)  (1082 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (1086 226)  (1086 226)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (1041 227)  (1041 227)  routing T_20_14.sp4_h_r_0 <X> T_20_14.sp4_v_t_37
 (16 3)  (1052 227)  (1052 227)  routing T_20_14.sp12_h_r_12 <X> T_20_14.lc_trk_g0_4
 (17 3)  (1053 227)  (1053 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (28 3)  (1064 227)  (1064 227)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 227)  (1065 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (1072 227)  (1072 227)  LC_1 Logic Functioning bit
 (43 3)  (1079 227)  (1079 227)  LC_1 Logic Functioning bit
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (1041 228)  (1041 228)  routing T_20_14.sp4_v_t_38 <X> T_20_14.sp4_h_r_3
 (8 4)  (1044 228)  (1044 228)  routing T_20_14.sp4_h_l_45 <X> T_20_14.sp4_h_r_4
 (10 4)  (1046 228)  (1046 228)  routing T_20_14.sp4_h_l_45 <X> T_20_14.sp4_h_r_4
 (12 4)  (1048 228)  (1048 228)  routing T_20_14.sp4_h_l_39 <X> T_20_14.sp4_h_r_5
 (22 4)  (1058 228)  (1058 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1059 228)  (1059 228)  routing T_20_14.sp4_h_r_3 <X> T_20_14.lc_trk_g1_3
 (24 4)  (1060 228)  (1060 228)  routing T_20_14.sp4_h_r_3 <X> T_20_14.lc_trk_g1_3
 (25 4)  (1061 228)  (1061 228)  routing T_20_14.sp4_h_r_10 <X> T_20_14.lc_trk_g1_2
 (31 4)  (1067 228)  (1067 228)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 228)  (1068 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 228)  (1069 228)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 228)  (1072 228)  LC_2 Logic Functioning bit
 (37 4)  (1073 228)  (1073 228)  LC_2 Logic Functioning bit
 (38 4)  (1074 228)  (1074 228)  LC_2 Logic Functioning bit
 (39 4)  (1075 228)  (1075 228)  LC_2 Logic Functioning bit
 (41 4)  (1077 228)  (1077 228)  LC_2 Logic Functioning bit
 (43 4)  (1079 228)  (1079 228)  LC_2 Logic Functioning bit
 (1 5)  (1037 229)  (1037 229)  routing T_20_14.lc_trk_g0_2 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (13 5)  (1049 229)  (1049 229)  routing T_20_14.sp4_h_l_39 <X> T_20_14.sp4_h_r_5
 (21 5)  (1057 229)  (1057 229)  routing T_20_14.sp4_h_r_3 <X> T_20_14.lc_trk_g1_3
 (22 5)  (1058 229)  (1058 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1059 229)  (1059 229)  routing T_20_14.sp4_h_r_10 <X> T_20_14.lc_trk_g1_2
 (24 5)  (1060 229)  (1060 229)  routing T_20_14.sp4_h_r_10 <X> T_20_14.lc_trk_g1_2
 (29 5)  (1065 229)  (1065 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (1072 229)  (1072 229)  LC_2 Logic Functioning bit
 (37 5)  (1073 229)  (1073 229)  LC_2 Logic Functioning bit
 (38 5)  (1074 229)  (1074 229)  LC_2 Logic Functioning bit
 (39 5)  (1075 229)  (1075 229)  LC_2 Logic Functioning bit
 (40 5)  (1076 229)  (1076 229)  LC_2 Logic Functioning bit
 (42 5)  (1078 229)  (1078 229)  LC_2 Logic Functioning bit
 (47 5)  (1083 229)  (1083 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (1041 230)  (1041 230)  routing T_20_14.sp4_h_r_0 <X> T_20_14.sp4_h_l_38
 (16 6)  (1052 230)  (1052 230)  routing T_20_14.sp4_v_b_13 <X> T_20_14.lc_trk_g1_5
 (17 6)  (1053 230)  (1053 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1054 230)  (1054 230)  routing T_20_14.sp4_v_b_13 <X> T_20_14.lc_trk_g1_5
 (26 6)  (1062 230)  (1062 230)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (1065 230)  (1065 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (1072 230)  (1072 230)  LC_3 Logic Functioning bit
 (38 6)  (1074 230)  (1074 230)  LC_3 Logic Functioning bit
 (41 6)  (1077 230)  (1077 230)  LC_3 Logic Functioning bit
 (43 6)  (1079 230)  (1079 230)  LC_3 Logic Functioning bit
 (4 7)  (1040 231)  (1040 231)  routing T_20_14.sp4_h_r_0 <X> T_20_14.sp4_h_l_38
 (8 7)  (1044 231)  (1044 231)  routing T_20_14.sp4_h_r_10 <X> T_20_14.sp4_v_t_41
 (9 7)  (1045 231)  (1045 231)  routing T_20_14.sp4_h_r_10 <X> T_20_14.sp4_v_t_41
 (10 7)  (1046 231)  (1046 231)  routing T_20_14.sp4_h_r_10 <X> T_20_14.sp4_v_t_41
 (18 7)  (1054 231)  (1054 231)  routing T_20_14.sp4_v_b_13 <X> T_20_14.lc_trk_g1_5
 (28 7)  (1064 231)  (1064 231)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 231)  (1065 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (3 8)  (1039 232)  (1039 232)  routing T_20_14.sp12_v_t_22 <X> T_20_14.sp12_v_b_1
 (9 8)  (1045 232)  (1045 232)  routing T_20_14.sp4_v_t_42 <X> T_20_14.sp4_h_r_7
 (26 8)  (1062 232)  (1062 232)  routing T_20_14.lc_trk_g0_4 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (1065 232)  (1065 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 232)  (1068 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 232)  (1070 232)  routing T_20_14.lc_trk_g1_2 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 232)  (1072 232)  LC_4 Logic Functioning bit
 (38 8)  (1074 232)  (1074 232)  LC_4 Logic Functioning bit
 (50 8)  (1086 232)  (1086 232)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (1065 233)  (1065 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 233)  (1067 233)  routing T_20_14.lc_trk_g1_2 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (1073 233)  (1073 233)  LC_4 Logic Functioning bit
 (39 9)  (1075 233)  (1075 233)  LC_4 Logic Functioning bit
 (40 9)  (1076 233)  (1076 233)  LC_4 Logic Functioning bit
 (48 9)  (1084 233)  (1084 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (3 10)  (1039 234)  (1039 234)  routing T_20_14.sp12_v_t_22 <X> T_20_14.sp12_h_l_22
 (8 10)  (1044 234)  (1044 234)  routing T_20_14.sp4_h_r_11 <X> T_20_14.sp4_h_l_42
 (10 10)  (1046 234)  (1046 234)  routing T_20_14.sp4_h_r_11 <X> T_20_14.sp4_h_l_42
 (15 10)  (1051 234)  (1051 234)  routing T_20_14.sp4_v_t_32 <X> T_20_14.lc_trk_g2_5
 (16 10)  (1052 234)  (1052 234)  routing T_20_14.sp4_v_t_32 <X> T_20_14.lc_trk_g2_5
 (17 10)  (1053 234)  (1053 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (1062 234)  (1062 234)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (1065 234)  (1065 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (1072 234)  (1072 234)  LC_5 Logic Functioning bit
 (37 10)  (1073 234)  (1073 234)  LC_5 Logic Functioning bit
 (38 10)  (1074 234)  (1074 234)  LC_5 Logic Functioning bit
 (39 10)  (1075 234)  (1075 234)  LC_5 Logic Functioning bit
 (40 10)  (1076 234)  (1076 234)  LC_5 Logic Functioning bit
 (41 10)  (1077 234)  (1077 234)  LC_5 Logic Functioning bit
 (42 10)  (1078 234)  (1078 234)  LC_5 Logic Functioning bit
 (43 10)  (1079 234)  (1079 234)  LC_5 Logic Functioning bit
 (45 10)  (1081 234)  (1081 234)  LC_5 Logic Functioning bit
 (46 10)  (1082 234)  (1082 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (28 11)  (1064 235)  (1064 235)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 235)  (1065 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (1072 235)  (1072 235)  LC_5 Logic Functioning bit
 (38 11)  (1074 235)  (1074 235)  LC_5 Logic Functioning bit
 (41 11)  (1077 235)  (1077 235)  LC_5 Logic Functioning bit
 (43 11)  (1079 235)  (1079 235)  LC_5 Logic Functioning bit
 (47 11)  (1083 235)  (1083 235)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (29 12)  (1065 236)  (1065 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 236)  (1067 236)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 236)  (1068 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 236)  (1069 236)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 236)  (1072 236)  LC_6 Logic Functioning bit
 (37 12)  (1073 236)  (1073 236)  LC_6 Logic Functioning bit
 (38 12)  (1074 236)  (1074 236)  LC_6 Logic Functioning bit
 (39 12)  (1075 236)  (1075 236)  LC_6 Logic Functioning bit
 (41 12)  (1077 236)  (1077 236)  LC_6 Logic Functioning bit
 (43 12)  (1079 236)  (1079 236)  LC_6 Logic Functioning bit
 (36 13)  (1072 237)  (1072 237)  LC_6 Logic Functioning bit
 (37 13)  (1073 237)  (1073 237)  LC_6 Logic Functioning bit
 (38 13)  (1074 237)  (1074 237)  LC_6 Logic Functioning bit
 (39 13)  (1075 237)  (1075 237)  LC_6 Logic Functioning bit
 (41 13)  (1077 237)  (1077 237)  LC_6 Logic Functioning bit
 (43 13)  (1079 237)  (1079 237)  LC_6 Logic Functioning bit
 (48 13)  (1084 237)  (1084 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (1040 238)  (1040 238)  routing T_20_14.sp4_h_r_9 <X> T_20_14.sp4_v_t_44
 (15 14)  (1051 238)  (1051 238)  routing T_20_14.sp12_v_t_2 <X> T_20_14.lc_trk_g3_5
 (17 14)  (1053 238)  (1053 238)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1054 238)  (1054 238)  routing T_20_14.sp12_v_t_2 <X> T_20_14.lc_trk_g3_5
 (0 15)  (1036 239)  (1036 239)  routing T_20_14.lc_trk_g1_5 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 239)  (1037 239)  routing T_20_14.lc_trk_g1_5 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (5 15)  (1041 239)  (1041 239)  routing T_20_14.sp4_h_r_9 <X> T_20_14.sp4_v_t_44
 (8 15)  (1044 239)  (1044 239)  routing T_20_14.sp4_h_r_10 <X> T_20_14.sp4_v_t_47
 (9 15)  (1045 239)  (1045 239)  routing T_20_14.sp4_h_r_10 <X> T_20_14.sp4_v_t_47
 (15 15)  (1051 239)  (1051 239)  routing T_20_14.sp4_v_t_33 <X> T_20_14.lc_trk_g3_4
 (16 15)  (1052 239)  (1052 239)  routing T_20_14.sp4_v_t_33 <X> T_20_14.lc_trk_g3_4
 (17 15)  (1053 239)  (1053 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (1054 239)  (1054 239)  routing T_20_14.sp12_v_t_2 <X> T_20_14.lc_trk_g3_5
 (19 15)  (1055 239)  (1055 239)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (1058 239)  (1058 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 239)  (1061 239)  routing T_20_14.sp4_r_v_b_46 <X> T_20_14.lc_trk_g3_6


LogicTile_21_14

 (25 0)  (1115 224)  (1115 224)  routing T_21_14.wire_logic_cluster/lc_2/out <X> T_21_14.lc_trk_g0_2
 (31 0)  (1121 224)  (1121 224)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 224)  (1122 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 224)  (1123 224)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 224)  (1124 224)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (1127 224)  (1127 224)  LC_0 Logic Functioning bit
 (39 0)  (1129 224)  (1129 224)  LC_0 Logic Functioning bit
 (15 1)  (1105 225)  (1105 225)  routing T_21_14.bot_op_0 <X> T_21_14.lc_trk_g0_0
 (17 1)  (1107 225)  (1107 225)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (1112 225)  (1112 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1116 225)  (1116 225)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 225)  (1117 225)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 225)  (1118 225)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 225)  (1119 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 225)  (1121 225)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (1126 225)  (1126 225)  LC_0 Logic Functioning bit
 (38 1)  (1128 225)  (1128 225)  LC_0 Logic Functioning bit
 (48 1)  (1138 225)  (1138 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1090 226)  (1090 226)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 226)  (1091 226)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 226)  (1092 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1116 226)  (1116 226)  routing T_21_14.lc_trk_g1_4 <X> T_21_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (1119 226)  (1119 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 226)  (1121 226)  routing T_21_14.lc_trk_g0_4 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 226)  (1122 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 226)  (1126 226)  LC_1 Logic Functioning bit
 (43 2)  (1133 226)  (1133 226)  LC_1 Logic Functioning bit
 (50 2)  (1140 226)  (1140 226)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (1104 227)  (1104 227)  routing T_21_14.sp4_r_v_b_28 <X> T_21_14.lc_trk_g0_4
 (17 3)  (1107 227)  (1107 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (1117 227)  (1117 227)  routing T_21_14.lc_trk_g1_4 <X> T_21_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 227)  (1119 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (1126 227)  (1126 227)  LC_1 Logic Functioning bit
 (37 3)  (1127 227)  (1127 227)  LC_1 Logic Functioning bit
 (39 3)  (1129 227)  (1129 227)  LC_1 Logic Functioning bit
 (43 3)  (1133 227)  (1133 227)  LC_1 Logic Functioning bit
 (0 4)  (1090 228)  (1090 228)  routing T_21_14.lc_trk_g2_2 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 228)  (1091 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (9 4)  (1099 228)  (1099 228)  routing T_21_14.sp4_h_l_36 <X> T_21_14.sp4_h_r_4
 (10 4)  (1100 228)  (1100 228)  routing T_21_14.sp4_h_l_36 <X> T_21_14.sp4_h_r_4
 (21 4)  (1111 228)  (1111 228)  routing T_21_14.wire_logic_cluster/lc_3/out <X> T_21_14.lc_trk_g1_3
 (22 4)  (1112 228)  (1112 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (1118 228)  (1118 228)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 228)  (1119 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 228)  (1120 228)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 228)  (1122 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 228)  (1123 228)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 228)  (1124 228)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 228)  (1126 228)  LC_2 Logic Functioning bit
 (38 4)  (1128 228)  (1128 228)  LC_2 Logic Functioning bit
 (41 4)  (1131 228)  (1131 228)  LC_2 Logic Functioning bit
 (42 4)  (1132 228)  (1132 228)  LC_2 Logic Functioning bit
 (43 4)  (1133 228)  (1133 228)  LC_2 Logic Functioning bit
 (45 4)  (1135 228)  (1135 228)  LC_2 Logic Functioning bit
 (46 4)  (1136 228)  (1136 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (1140 228)  (1140 228)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (1141 228)  (1141 228)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (1091 229)  (1091 229)  routing T_21_14.lc_trk_g2_2 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (26 5)  (1116 229)  (1116 229)  routing T_21_14.lc_trk_g1_3 <X> T_21_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 229)  (1117 229)  routing T_21_14.lc_trk_g1_3 <X> T_21_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 229)  (1119 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 229)  (1121 229)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (42 5)  (1132 229)  (1132 229)  LC_2 Logic Functioning bit
 (43 5)  (1133 229)  (1133 229)  LC_2 Logic Functioning bit
 (51 5)  (1141 229)  (1141 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (1143 229)  (1143 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (1104 230)  (1104 230)  routing T_21_14.sp4_h_l_9 <X> T_21_14.lc_trk_g1_4
 (17 6)  (1107 230)  (1107 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (1117 230)  (1117 230)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 230)  (1118 230)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 230)  (1119 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 230)  (1122 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 230)  (1127 230)  LC_3 Logic Functioning bit
 (39 6)  (1129 230)  (1129 230)  LC_3 Logic Functioning bit
 (14 7)  (1104 231)  (1104 231)  routing T_21_14.sp4_h_l_9 <X> T_21_14.lc_trk_g1_4
 (15 7)  (1105 231)  (1105 231)  routing T_21_14.sp4_h_l_9 <X> T_21_14.lc_trk_g1_4
 (16 7)  (1106 231)  (1106 231)  routing T_21_14.sp4_h_l_9 <X> T_21_14.lc_trk_g1_4
 (17 7)  (1107 231)  (1107 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (1108 231)  (1108 231)  routing T_21_14.sp4_r_v_b_29 <X> T_21_14.lc_trk_g1_5
 (30 7)  (1120 231)  (1120 231)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 231)  (1121 231)  routing T_21_14.lc_trk_g0_2 <X> T_21_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (1127 231)  (1127 231)  LC_3 Logic Functioning bit
 (39 7)  (1129 231)  (1129 231)  LC_3 Logic Functioning bit
 (11 8)  (1101 232)  (1101 232)  routing T_21_14.sp4_h_l_39 <X> T_21_14.sp4_v_b_8
 (13 8)  (1103 232)  (1103 232)  routing T_21_14.sp4_h_l_39 <X> T_21_14.sp4_v_b_8
 (15 8)  (1105 232)  (1105 232)  routing T_21_14.rgt_op_1 <X> T_21_14.lc_trk_g2_1
 (17 8)  (1107 232)  (1107 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1108 232)  (1108 232)  routing T_21_14.rgt_op_1 <X> T_21_14.lc_trk_g2_1
 (25 8)  (1115 232)  (1115 232)  routing T_21_14.sp4_h_r_34 <X> T_21_14.lc_trk_g2_2
 (27 8)  (1117 232)  (1117 232)  routing T_21_14.lc_trk_g3_0 <X> T_21_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 232)  (1118 232)  routing T_21_14.lc_trk_g3_0 <X> T_21_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 232)  (1119 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 232)  (1121 232)  routing T_21_14.lc_trk_g2_7 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 232)  (1122 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 232)  (1123 232)  routing T_21_14.lc_trk_g2_7 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 232)  (1125 232)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.input_2_4
 (36 8)  (1126 232)  (1126 232)  LC_4 Logic Functioning bit
 (37 8)  (1127 232)  (1127 232)  LC_4 Logic Functioning bit
 (38 8)  (1128 232)  (1128 232)  LC_4 Logic Functioning bit
 (39 8)  (1129 232)  (1129 232)  LC_4 Logic Functioning bit
 (40 8)  (1130 232)  (1130 232)  LC_4 Logic Functioning bit
 (41 8)  (1131 232)  (1131 232)  LC_4 Logic Functioning bit
 (42 8)  (1132 232)  (1132 232)  LC_4 Logic Functioning bit
 (46 8)  (1136 232)  (1136 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (12 9)  (1102 233)  (1102 233)  routing T_21_14.sp4_h_l_39 <X> T_21_14.sp4_v_b_8
 (22 9)  (1112 233)  (1112 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1113 233)  (1113 233)  routing T_21_14.sp4_h_r_34 <X> T_21_14.lc_trk_g2_2
 (24 9)  (1114 233)  (1114 233)  routing T_21_14.sp4_h_r_34 <X> T_21_14.lc_trk_g2_2
 (29 9)  (1119 233)  (1119 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 233)  (1121 233)  routing T_21_14.lc_trk_g2_7 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 233)  (1122 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1123 233)  (1123 233)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.input_2_4
 (36 9)  (1126 233)  (1126 233)  LC_4 Logic Functioning bit
 (37 9)  (1127 233)  (1127 233)  LC_4 Logic Functioning bit
 (38 9)  (1128 233)  (1128 233)  LC_4 Logic Functioning bit
 (39 9)  (1129 233)  (1129 233)  LC_4 Logic Functioning bit
 (41 9)  (1131 233)  (1131 233)  LC_4 Logic Functioning bit
 (42 9)  (1132 233)  (1132 233)  LC_4 Logic Functioning bit
 (43 9)  (1133 233)  (1133 233)  LC_4 Logic Functioning bit
 (17 10)  (1107 234)  (1107 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1108 234)  (1108 234)  routing T_21_14.wire_logic_cluster/lc_5/out <X> T_21_14.lc_trk_g2_5
 (22 10)  (1112 234)  (1112 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1113 234)  (1113 234)  routing T_21_14.sp4_v_b_47 <X> T_21_14.lc_trk_g2_7
 (24 10)  (1114 234)  (1114 234)  routing T_21_14.sp4_v_b_47 <X> T_21_14.lc_trk_g2_7
 (29 10)  (1119 234)  (1119 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (1126 234)  (1126 234)  LC_5 Logic Functioning bit
 (43 10)  (1133 234)  (1133 234)  LC_5 Logic Functioning bit
 (50 10)  (1140 234)  (1140 234)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (1098 235)  (1098 235)  routing T_21_14.sp4_h_r_1 <X> T_21_14.sp4_v_t_42
 (9 11)  (1099 235)  (1099 235)  routing T_21_14.sp4_h_r_1 <X> T_21_14.sp4_v_t_42
 (10 11)  (1100 235)  (1100 235)  routing T_21_14.sp4_h_r_1 <X> T_21_14.sp4_v_t_42
 (15 11)  (1105 235)  (1105 235)  routing T_21_14.sp4_v_t_33 <X> T_21_14.lc_trk_g2_4
 (16 11)  (1106 235)  (1106 235)  routing T_21_14.sp4_v_t_33 <X> T_21_14.lc_trk_g2_4
 (17 11)  (1107 235)  (1107 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (1116 235)  (1116 235)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 235)  (1117 235)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 235)  (1118 235)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 235)  (1119 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (1126 235)  (1126 235)  LC_5 Logic Functioning bit
 (37 11)  (1127 235)  (1127 235)  LC_5 Logic Functioning bit
 (38 11)  (1128 235)  (1128 235)  LC_5 Logic Functioning bit
 (41 11)  (1131 235)  (1131 235)  LC_5 Logic Functioning bit
 (42 11)  (1132 235)  (1132 235)  LC_5 Logic Functioning bit
 (43 11)  (1133 235)  (1133 235)  LC_5 Logic Functioning bit
 (22 12)  (1112 236)  (1112 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1113 236)  (1113 236)  routing T_21_14.sp4_h_r_27 <X> T_21_14.lc_trk_g3_3
 (24 12)  (1114 236)  (1114 236)  routing T_21_14.sp4_h_r_27 <X> T_21_14.lc_trk_g3_3
 (27 12)  (1117 236)  (1117 236)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 236)  (1118 236)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 236)  (1119 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 236)  (1121 236)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 236)  (1122 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 236)  (1123 236)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 236)  (1124 236)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (17 13)  (1107 237)  (1107 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (1111 237)  (1111 237)  routing T_21_14.sp4_h_r_27 <X> T_21_14.lc_trk_g3_3
 (22 13)  (1112 237)  (1112 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1115 237)  (1115 237)  routing T_21_14.sp4_r_v_b_42 <X> T_21_14.lc_trk_g3_2
 (29 13)  (1119 237)  (1119 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 237)  (1120 237)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 237)  (1121 237)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 237)  (1122 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (1123 237)  (1123 237)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.input_2_6
 (34 13)  (1124 237)  (1124 237)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.input_2_6
 (35 13)  (1125 237)  (1125 237)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.input_2_6
 (36 13)  (1126 237)  (1126 237)  LC_6 Logic Functioning bit
 (38 13)  (1128 237)  (1128 237)  LC_6 Logic Functioning bit
 (39 13)  (1129 237)  (1129 237)  LC_6 Logic Functioning bit
 (41 13)  (1131 237)  (1131 237)  LC_6 Logic Functioning bit
 (43 13)  (1133 237)  (1133 237)  LC_6 Logic Functioning bit
 (51 13)  (1141 237)  (1141 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (1091 238)  (1091 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (29 14)  (1119 238)  (1119 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 238)  (1122 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 238)  (1126 238)  LC_7 Logic Functioning bit
 (38 14)  (1128 238)  (1128 238)  LC_7 Logic Functioning bit
 (40 14)  (1130 238)  (1130 238)  LC_7 Logic Functioning bit
 (41 14)  (1131 238)  (1131 238)  LC_7 Logic Functioning bit
 (42 14)  (1132 238)  (1132 238)  LC_7 Logic Functioning bit
 (43 14)  (1133 238)  (1133 238)  LC_7 Logic Functioning bit
 (0 15)  (1090 239)  (1090 239)  routing T_21_14.lc_trk_g1_5 <X> T_21_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 239)  (1091 239)  routing T_21_14.lc_trk_g1_5 <X> T_21_14.wire_logic_cluster/lc_7/s_r
 (4 15)  (1094 239)  (1094 239)  routing T_21_14.sp4_v_b_4 <X> T_21_14.sp4_h_l_44
 (22 15)  (1112 239)  (1112 239)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1114 239)  (1114 239)  routing T_21_14.tnr_op_6 <X> T_21_14.lc_trk_g3_6
 (28 15)  (1118 239)  (1118 239)  routing T_21_14.lc_trk_g2_1 <X> T_21_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 239)  (1119 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 239)  (1121 239)  routing T_21_14.lc_trk_g0_2 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 239)  (1126 239)  LC_7 Logic Functioning bit
 (37 15)  (1127 239)  (1127 239)  LC_7 Logic Functioning bit
 (38 15)  (1128 239)  (1128 239)  LC_7 Logic Functioning bit
 (39 15)  (1129 239)  (1129 239)  LC_7 Logic Functioning bit
 (40 15)  (1130 239)  (1130 239)  LC_7 Logic Functioning bit
 (41 15)  (1131 239)  (1131 239)  LC_7 Logic Functioning bit
 (42 15)  (1132 239)  (1132 239)  LC_7 Logic Functioning bit
 (43 15)  (1133 239)  (1133 239)  LC_7 Logic Functioning bit
 (47 15)  (1137 239)  (1137 239)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_22_14

 (25 0)  (1169 224)  (1169 224)  routing T_22_14.sp4_h_l_7 <X> T_22_14.lc_trk_g0_2
 (26 0)  (1170 224)  (1170 224)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (1172 224)  (1172 224)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 224)  (1173 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 224)  (1174 224)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 224)  (1176 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 224)  (1178 224)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 224)  (1180 224)  LC_0 Logic Functioning bit
 (38 0)  (1182 224)  (1182 224)  LC_0 Logic Functioning bit
 (42 0)  (1186 224)  (1186 224)  LC_0 Logic Functioning bit
 (43 0)  (1187 224)  (1187 224)  LC_0 Logic Functioning bit
 (14 1)  (1158 225)  (1158 225)  routing T_22_14.top_op_0 <X> T_22_14.lc_trk_g0_0
 (15 1)  (1159 225)  (1159 225)  routing T_22_14.top_op_0 <X> T_22_14.lc_trk_g0_0
 (17 1)  (1161 225)  (1161 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (1166 225)  (1166 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1167 225)  (1167 225)  routing T_22_14.sp4_h_l_7 <X> T_22_14.lc_trk_g0_2
 (24 1)  (1168 225)  (1168 225)  routing T_22_14.sp4_h_l_7 <X> T_22_14.lc_trk_g0_2
 (25 1)  (1169 225)  (1169 225)  routing T_22_14.sp4_h_l_7 <X> T_22_14.lc_trk_g0_2
 (27 1)  (1171 225)  (1171 225)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 225)  (1172 225)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 225)  (1173 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 225)  (1174 225)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 225)  (1175 225)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 225)  (1176 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1178 225)  (1178 225)  routing T_22_14.lc_trk_g1_1 <X> T_22_14.input_2_0
 (36 1)  (1180 225)  (1180 225)  LC_0 Logic Functioning bit
 (37 1)  (1181 225)  (1181 225)  LC_0 Logic Functioning bit
 (38 1)  (1182 225)  (1182 225)  LC_0 Logic Functioning bit
 (39 1)  (1183 225)  (1183 225)  LC_0 Logic Functioning bit
 (42 1)  (1186 225)  (1186 225)  LC_0 Logic Functioning bit
 (43 1)  (1187 225)  (1187 225)  LC_0 Logic Functioning bit
 (0 2)  (1144 226)  (1144 226)  routing T_22_14.glb_netwk_6 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 226)  (1145 226)  routing T_22_14.glb_netwk_6 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 226)  (1146 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1152 226)  (1152 226)  routing T_22_14.sp4_v_t_42 <X> T_22_14.sp4_h_l_36
 (9 2)  (1153 226)  (1153 226)  routing T_22_14.sp4_v_t_42 <X> T_22_14.sp4_h_l_36
 (10 2)  (1154 226)  (1154 226)  routing T_22_14.sp4_v_t_42 <X> T_22_14.sp4_h_l_36
 (15 2)  (1159 226)  (1159 226)  routing T_22_14.top_op_5 <X> T_22_14.lc_trk_g0_5
 (17 2)  (1161 226)  (1161 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (1170 226)  (1170 226)  routing T_22_14.lc_trk_g2_5 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (1172 226)  (1172 226)  routing T_22_14.lc_trk_g2_2 <X> T_22_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 226)  (1173 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 226)  (1176 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 226)  (1177 226)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 226)  (1178 226)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (40 2)  (1184 226)  (1184 226)  LC_1 Logic Functioning bit
 (41 2)  (1185 226)  (1185 226)  LC_1 Logic Functioning bit
 (45 2)  (1189 226)  (1189 226)  LC_1 Logic Functioning bit
 (47 2)  (1191 226)  (1191 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1194 226)  (1194 226)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (1196 226)  (1196 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (1197 226)  (1197 226)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (1158 227)  (1158 227)  routing T_22_14.top_op_4 <X> T_22_14.lc_trk_g0_4
 (15 3)  (1159 227)  (1159 227)  routing T_22_14.top_op_4 <X> T_22_14.lc_trk_g0_4
 (17 3)  (1161 227)  (1161 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (1162 227)  (1162 227)  routing T_22_14.top_op_5 <X> T_22_14.lc_trk_g0_5
 (28 3)  (1172 227)  (1172 227)  routing T_22_14.lc_trk_g2_5 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 227)  (1173 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 227)  (1174 227)  routing T_22_14.lc_trk_g2_2 <X> T_22_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (1180 227)  (1180 227)  LC_1 Logic Functioning bit
 (38 3)  (1182 227)  (1182 227)  LC_1 Logic Functioning bit
 (40 3)  (1184 227)  (1184 227)  LC_1 Logic Functioning bit
 (41 3)  (1185 227)  (1185 227)  LC_1 Logic Functioning bit
 (47 3)  (1191 227)  (1191 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (53 3)  (1197 227)  (1197 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (1145 228)  (1145 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (1147 228)  (1147 228)  routing T_22_14.sp12_v_b_0 <X> T_22_14.sp12_h_r_0
 (15 4)  (1159 228)  (1159 228)  routing T_22_14.sp4_h_l_4 <X> T_22_14.lc_trk_g1_1
 (16 4)  (1160 228)  (1160 228)  routing T_22_14.sp4_h_l_4 <X> T_22_14.lc_trk_g1_1
 (17 4)  (1161 228)  (1161 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1162 228)  (1162 228)  routing T_22_14.sp4_h_l_4 <X> T_22_14.lc_trk_g1_1
 (25 4)  (1169 228)  (1169 228)  routing T_22_14.lft_op_2 <X> T_22_14.lc_trk_g1_2
 (1 5)  (1145 229)  (1145 229)  routing T_22_14.lc_trk_g0_2 <X> T_22_14.wire_logic_cluster/lc_7/cen
 (3 5)  (1147 229)  (1147 229)  routing T_22_14.sp12_v_b_0 <X> T_22_14.sp12_h_r_0
 (18 5)  (1162 229)  (1162 229)  routing T_22_14.sp4_h_l_4 <X> T_22_14.lc_trk_g1_1
 (22 5)  (1166 229)  (1166 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1168 229)  (1168 229)  routing T_22_14.lft_op_2 <X> T_22_14.lc_trk_g1_2
 (3 6)  (1147 230)  (1147 230)  routing T_22_14.sp12_v_b_0 <X> T_22_14.sp12_v_t_23
 (21 8)  (1165 232)  (1165 232)  routing T_22_14.sp4_v_t_22 <X> T_22_14.lc_trk_g2_3
 (22 8)  (1166 232)  (1166 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1167 232)  (1167 232)  routing T_22_14.sp4_v_t_22 <X> T_22_14.lc_trk_g2_3
 (25 8)  (1169 232)  (1169 232)  routing T_22_14.sp4_h_r_42 <X> T_22_14.lc_trk_g2_2
 (27 8)  (1171 232)  (1171 232)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 232)  (1173 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 232)  (1176 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 232)  (1177 232)  routing T_22_14.lc_trk_g3_0 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 232)  (1178 232)  routing T_22_14.lc_trk_g3_0 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 232)  (1180 232)  LC_4 Logic Functioning bit
 (37 8)  (1181 232)  (1181 232)  LC_4 Logic Functioning bit
 (38 8)  (1182 232)  (1182 232)  LC_4 Logic Functioning bit
 (39 8)  (1183 232)  (1183 232)  LC_4 Logic Functioning bit
 (40 8)  (1184 232)  (1184 232)  LC_4 Logic Functioning bit
 (41 8)  (1185 232)  (1185 232)  LC_4 Logic Functioning bit
 (42 8)  (1186 232)  (1186 232)  LC_4 Logic Functioning bit
 (43 8)  (1187 232)  (1187 232)  LC_4 Logic Functioning bit
 (46 8)  (1190 232)  (1190 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (1192 232)  (1192 232)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (8 9)  (1152 233)  (1152 233)  routing T_22_14.sp4_h_l_42 <X> T_22_14.sp4_v_b_7
 (9 9)  (1153 233)  (1153 233)  routing T_22_14.sp4_h_l_42 <X> T_22_14.sp4_v_b_7
 (21 9)  (1165 233)  (1165 233)  routing T_22_14.sp4_v_t_22 <X> T_22_14.lc_trk_g2_3
 (22 9)  (1166 233)  (1166 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1167 233)  (1167 233)  routing T_22_14.sp4_h_r_42 <X> T_22_14.lc_trk_g2_2
 (24 9)  (1168 233)  (1168 233)  routing T_22_14.sp4_h_r_42 <X> T_22_14.lc_trk_g2_2
 (25 9)  (1169 233)  (1169 233)  routing T_22_14.sp4_h_r_42 <X> T_22_14.lc_trk_g2_2
 (27 9)  (1171 233)  (1171 233)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 233)  (1172 233)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 233)  (1173 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 233)  (1174 233)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (1180 233)  (1180 233)  LC_4 Logic Functioning bit
 (37 9)  (1181 233)  (1181 233)  LC_4 Logic Functioning bit
 (38 9)  (1182 233)  (1182 233)  LC_4 Logic Functioning bit
 (39 9)  (1183 233)  (1183 233)  LC_4 Logic Functioning bit
 (41 9)  (1185 233)  (1185 233)  LC_4 Logic Functioning bit
 (43 9)  (1187 233)  (1187 233)  LC_4 Logic Functioning bit
 (15 10)  (1159 234)  (1159 234)  routing T_22_14.sp4_v_t_32 <X> T_22_14.lc_trk_g2_5
 (16 10)  (1160 234)  (1160 234)  routing T_22_14.sp4_v_t_32 <X> T_22_14.lc_trk_g2_5
 (17 10)  (1161 234)  (1161 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (1166 234)  (1166 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1167 234)  (1167 234)  routing T_22_14.sp4_h_r_31 <X> T_22_14.lc_trk_g2_7
 (24 10)  (1168 234)  (1168 234)  routing T_22_14.sp4_h_r_31 <X> T_22_14.lc_trk_g2_7
 (29 10)  (1173 234)  (1173 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 234)  (1175 234)  routing T_22_14.lc_trk_g0_4 <X> T_22_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 234)  (1176 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 234)  (1180 234)  LC_5 Logic Functioning bit
 (38 10)  (1182 234)  (1182 234)  LC_5 Logic Functioning bit
 (43 10)  (1187 234)  (1187 234)  LC_5 Logic Functioning bit
 (50 10)  (1194 234)  (1194 234)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (1152 235)  (1152 235)  routing T_22_14.sp4_v_b_4 <X> T_22_14.sp4_v_t_42
 (10 11)  (1154 235)  (1154 235)  routing T_22_14.sp4_v_b_4 <X> T_22_14.sp4_v_t_42
 (15 11)  (1159 235)  (1159 235)  routing T_22_14.sp4_v_t_33 <X> T_22_14.lc_trk_g2_4
 (16 11)  (1160 235)  (1160 235)  routing T_22_14.sp4_v_t_33 <X> T_22_14.lc_trk_g2_4
 (17 11)  (1161 235)  (1161 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (1165 235)  (1165 235)  routing T_22_14.sp4_h_r_31 <X> T_22_14.lc_trk_g2_7
 (22 11)  (1166 235)  (1166 235)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1167 235)  (1167 235)  routing T_22_14.sp12_v_b_14 <X> T_22_14.lc_trk_g2_6
 (26 11)  (1170 235)  (1170 235)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 235)  (1172 235)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 235)  (1173 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (1180 235)  (1180 235)  LC_5 Logic Functioning bit
 (37 11)  (1181 235)  (1181 235)  LC_5 Logic Functioning bit
 (38 11)  (1182 235)  (1182 235)  LC_5 Logic Functioning bit
 (39 11)  (1183 235)  (1183 235)  LC_5 Logic Functioning bit
 (42 11)  (1186 235)  (1186 235)  LC_5 Logic Functioning bit
 (43 11)  (1187 235)  (1187 235)  LC_5 Logic Functioning bit
 (14 12)  (1158 236)  (1158 236)  routing T_22_14.bnl_op_0 <X> T_22_14.lc_trk_g3_0
 (17 12)  (1161 236)  (1161 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1162 236)  (1162 236)  routing T_22_14.wire_logic_cluster/lc_1/out <X> T_22_14.lc_trk_g3_1
 (26 12)  (1170 236)  (1170 236)  routing T_22_14.lc_trk_g2_4 <X> T_22_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 236)  (1171 236)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 236)  (1172 236)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 236)  (1173 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 236)  (1174 236)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 236)  (1175 236)  routing T_22_14.lc_trk_g3_4 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 236)  (1176 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 236)  (1177 236)  routing T_22_14.lc_trk_g3_4 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 236)  (1178 236)  routing T_22_14.lc_trk_g3_4 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 236)  (1180 236)  LC_6 Logic Functioning bit
 (37 12)  (1181 236)  (1181 236)  LC_6 Logic Functioning bit
 (42 12)  (1186 236)  (1186 236)  LC_6 Logic Functioning bit
 (43 12)  (1187 236)  (1187 236)  LC_6 Logic Functioning bit
 (50 12)  (1194 236)  (1194 236)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (1158 237)  (1158 237)  routing T_22_14.bnl_op_0 <X> T_22_14.lc_trk_g3_0
 (17 13)  (1161 237)  (1161 237)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (19 13)  (1163 237)  (1163 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (28 13)  (1172 237)  (1172 237)  routing T_22_14.lc_trk_g2_4 <X> T_22_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 237)  (1173 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 237)  (1174 237)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (1180 237)  (1180 237)  LC_6 Logic Functioning bit
 (37 13)  (1181 237)  (1181 237)  LC_6 Logic Functioning bit
 (42 13)  (1186 237)  (1186 237)  LC_6 Logic Functioning bit
 (15 14)  (1159 238)  (1159 238)  routing T_22_14.sp4_h_l_24 <X> T_22_14.lc_trk_g3_5
 (16 14)  (1160 238)  (1160 238)  routing T_22_14.sp4_h_l_24 <X> T_22_14.lc_trk_g3_5
 (17 14)  (1161 238)  (1161 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1162 238)  (1162 238)  routing T_22_14.sp4_h_l_24 <X> T_22_14.lc_trk_g3_5
 (25 14)  (1169 238)  (1169 238)  routing T_22_14.sp4_h_r_38 <X> T_22_14.lc_trk_g3_6
 (26 14)  (1170 238)  (1170 238)  routing T_22_14.lc_trk_g0_5 <X> T_22_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (1172 238)  (1172 238)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 238)  (1173 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 238)  (1174 238)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 238)  (1175 238)  routing T_22_14.lc_trk_g2_4 <X> T_22_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 238)  (1176 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 238)  (1177 238)  routing T_22_14.lc_trk_g2_4 <X> T_22_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 238)  (1180 238)  LC_7 Logic Functioning bit
 (43 14)  (1187 238)  (1187 238)  LC_7 Logic Functioning bit
 (50 14)  (1194 238)  (1194 238)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (1158 239)  (1158 239)  routing T_22_14.sp4_h_l_17 <X> T_22_14.lc_trk_g3_4
 (15 15)  (1159 239)  (1159 239)  routing T_22_14.sp4_h_l_17 <X> T_22_14.lc_trk_g3_4
 (16 15)  (1160 239)  (1160 239)  routing T_22_14.sp4_h_l_17 <X> T_22_14.lc_trk_g3_4
 (17 15)  (1161 239)  (1161 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (1166 239)  (1166 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1167 239)  (1167 239)  routing T_22_14.sp4_h_r_38 <X> T_22_14.lc_trk_g3_6
 (24 15)  (1168 239)  (1168 239)  routing T_22_14.sp4_h_r_38 <X> T_22_14.lc_trk_g3_6
 (29 15)  (1173 239)  (1173 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 239)  (1174 239)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (1181 239)  (1181 239)  LC_7 Logic Functioning bit
 (46 15)  (1190 239)  (1190 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_23_14

 (8 2)  (1206 226)  (1206 226)  routing T_23_14.sp4_v_t_36 <X> T_23_14.sp4_h_l_36
 (9 2)  (1207 226)  (1207 226)  routing T_23_14.sp4_v_t_36 <X> T_23_14.sp4_h_l_36
 (12 2)  (1210 226)  (1210 226)  routing T_23_14.sp4_v_t_45 <X> T_23_14.sp4_h_l_39
 (11 3)  (1209 227)  (1209 227)  routing T_23_14.sp4_v_t_45 <X> T_23_14.sp4_h_l_39
 (13 3)  (1211 227)  (1211 227)  routing T_23_14.sp4_v_t_45 <X> T_23_14.sp4_h_l_39
 (22 4)  (1220 228)  (1220 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1221 228)  (1221 228)  routing T_23_14.sp12_h_r_11 <X> T_23_14.lc_trk_g1_3
 (28 4)  (1226 228)  (1226 228)  routing T_23_14.lc_trk_g2_3 <X> T_23_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 228)  (1227 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 228)  (1229 228)  routing T_23_14.lc_trk_g3_6 <X> T_23_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 228)  (1230 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 228)  (1231 228)  routing T_23_14.lc_trk_g3_6 <X> T_23_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 228)  (1232 228)  routing T_23_14.lc_trk_g3_6 <X> T_23_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 228)  (1234 228)  LC_2 Logic Functioning bit
 (37 4)  (1235 228)  (1235 228)  LC_2 Logic Functioning bit
 (38 4)  (1236 228)  (1236 228)  LC_2 Logic Functioning bit
 (39 4)  (1237 228)  (1237 228)  LC_2 Logic Functioning bit
 (40 4)  (1238 228)  (1238 228)  LC_2 Logic Functioning bit
 (41 4)  (1239 228)  (1239 228)  LC_2 Logic Functioning bit
 (42 4)  (1240 228)  (1240 228)  LC_2 Logic Functioning bit
 (43 4)  (1241 228)  (1241 228)  LC_2 Logic Functioning bit
 (26 5)  (1224 229)  (1224 229)  routing T_23_14.lc_trk_g1_3 <X> T_23_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 229)  (1225 229)  routing T_23_14.lc_trk_g1_3 <X> T_23_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 229)  (1227 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 229)  (1228 229)  routing T_23_14.lc_trk_g2_3 <X> T_23_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 229)  (1229 229)  routing T_23_14.lc_trk_g3_6 <X> T_23_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (1235 229)  (1235 229)  LC_2 Logic Functioning bit
 (39 5)  (1237 229)  (1237 229)  LC_2 Logic Functioning bit
 (40 5)  (1238 229)  (1238 229)  LC_2 Logic Functioning bit
 (41 5)  (1239 229)  (1239 229)  LC_2 Logic Functioning bit
 (42 5)  (1240 229)  (1240 229)  LC_2 Logic Functioning bit
 (43 5)  (1241 229)  (1241 229)  LC_2 Logic Functioning bit
 (5 7)  (1203 231)  (1203 231)  routing T_23_14.sp4_h_l_38 <X> T_23_14.sp4_v_t_38
 (22 8)  (1220 232)  (1220 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1221 232)  (1221 232)  routing T_23_14.sp4_v_t_30 <X> T_23_14.lc_trk_g2_3
 (24 8)  (1222 232)  (1222 232)  routing T_23_14.sp4_v_t_30 <X> T_23_14.lc_trk_g2_3
 (5 10)  (1203 234)  (1203 234)  routing T_23_14.sp4_v_t_37 <X> T_23_14.sp4_h_l_43
 (12 10)  (1210 234)  (1210 234)  routing T_23_14.sp4_h_r_5 <X> T_23_14.sp4_h_l_45
 (4 11)  (1202 235)  (1202 235)  routing T_23_14.sp4_v_t_37 <X> T_23_14.sp4_h_l_43
 (5 11)  (1203 235)  (1203 235)  routing T_23_14.sp4_h_l_43 <X> T_23_14.sp4_v_t_43
 (6 11)  (1204 235)  (1204 235)  routing T_23_14.sp4_v_t_37 <X> T_23_14.sp4_h_l_43
 (13 11)  (1211 235)  (1211 235)  routing T_23_14.sp4_h_r_5 <X> T_23_14.sp4_h_l_45
 (8 14)  (1206 238)  (1206 238)  routing T_23_14.sp4_v_t_41 <X> T_23_14.sp4_h_l_47
 (9 14)  (1207 238)  (1207 238)  routing T_23_14.sp4_v_t_41 <X> T_23_14.sp4_h_l_47
 (10 14)  (1208 238)  (1208 238)  routing T_23_14.sp4_v_t_41 <X> T_23_14.sp4_h_l_47
 (22 15)  (1220 239)  (1220 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1222 239)  (1222 239)  routing T_23_14.tnl_op_6 <X> T_23_14.lc_trk_g3_6
 (25 15)  (1223 239)  (1223 239)  routing T_23_14.tnl_op_6 <X> T_23_14.lc_trk_g3_6


LogicTile_24_14

 (16 0)  (1268 224)  (1268 224)  routing T_24_14.sp4_v_b_9 <X> T_24_14.lc_trk_g0_1
 (17 0)  (1269 224)  (1269 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1270 224)  (1270 224)  routing T_24_14.sp4_v_b_9 <X> T_24_14.lc_trk_g0_1
 (29 0)  (1281 224)  (1281 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 224)  (1284 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 224)  (1286 224)  routing T_24_14.lc_trk_g1_0 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 224)  (1288 224)  LC_0 Logic Functioning bit
 (37 0)  (1289 224)  (1289 224)  LC_0 Logic Functioning bit
 (38 0)  (1290 224)  (1290 224)  LC_0 Logic Functioning bit
 (39 0)  (1291 224)  (1291 224)  LC_0 Logic Functioning bit
 (41 0)  (1293 224)  (1293 224)  LC_0 Logic Functioning bit
 (43 0)  (1295 224)  (1295 224)  LC_0 Logic Functioning bit
 (45 0)  (1297 224)  (1297 224)  LC_0 Logic Functioning bit
 (46 0)  (1298 224)  (1298 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (1269 225)  (1269 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (1270 225)  (1270 225)  routing T_24_14.sp4_v_b_9 <X> T_24_14.lc_trk_g0_1
 (28 1)  (1280 225)  (1280 225)  routing T_24_14.lc_trk_g2_0 <X> T_24_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 225)  (1281 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (1288 225)  (1288 225)  LC_0 Logic Functioning bit
 (38 1)  (1290 225)  (1290 225)  LC_0 Logic Functioning bit
 (45 1)  (1297 225)  (1297 225)  LC_0 Logic Functioning bit
 (2 2)  (1254 226)  (1254 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (11 2)  (1263 226)  (1263 226)  routing T_24_14.sp4_h_l_44 <X> T_24_14.sp4_v_t_39
 (2 3)  (1254 227)  (1254 227)  routing T_24_14.lc_trk_g0_0 <X> T_24_14.wire_logic_cluster/lc_7/clk
 (4 4)  (1256 228)  (1256 228)  routing T_24_14.sp4_h_l_44 <X> T_24_14.sp4_v_b_3
 (6 4)  (1258 228)  (1258 228)  routing T_24_14.sp4_h_l_44 <X> T_24_14.sp4_v_b_3
 (13 4)  (1265 228)  (1265 228)  routing T_24_14.sp4_h_l_40 <X> T_24_14.sp4_v_b_5
 (5 5)  (1257 229)  (1257 229)  routing T_24_14.sp4_h_l_44 <X> T_24_14.sp4_v_b_3
 (12 5)  (1264 229)  (1264 229)  routing T_24_14.sp4_h_l_40 <X> T_24_14.sp4_v_b_5
 (15 5)  (1267 229)  (1267 229)  routing T_24_14.bot_op_0 <X> T_24_14.lc_trk_g1_0
 (17 5)  (1269 229)  (1269 229)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (12 7)  (1264 231)  (1264 231)  routing T_24_14.sp4_h_l_40 <X> T_24_14.sp4_v_t_40
 (15 9)  (1267 233)  (1267 233)  routing T_24_14.sp4_v_t_29 <X> T_24_14.lc_trk_g2_0
 (16 9)  (1268 233)  (1268 233)  routing T_24_14.sp4_v_t_29 <X> T_24_14.lc_trk_g2_0
 (17 9)  (1269 233)  (1269 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (0 14)  (1252 238)  (1252 238)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 238)  (1253 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (1256 238)  (1256 238)  routing T_24_14.sp4_v_b_9 <X> T_24_14.sp4_v_t_44
 (12 14)  (1264 238)  (1264 238)  routing T_24_14.sp4_v_t_46 <X> T_24_14.sp4_h_l_46
 (16 14)  (1268 238)  (1268 238)  routing T_24_14.sp4_v_t_16 <X> T_24_14.lc_trk_g3_5
 (17 14)  (1269 238)  (1269 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1270 238)  (1270 238)  routing T_24_14.sp4_v_t_16 <X> T_24_14.lc_trk_g3_5
 (0 15)  (1252 239)  (1252 239)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (1253 239)  (1253 239)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_7/s_r
 (8 15)  (1260 239)  (1260 239)  routing T_24_14.sp4_h_l_47 <X> T_24_14.sp4_v_t_47
 (11 15)  (1263 239)  (1263 239)  routing T_24_14.sp4_v_t_46 <X> T_24_14.sp4_h_l_46


RAM_Tile_25_14

 (9 7)  (1315 231)  (1315 231)  routing T_25_14.sp4_v_b_4 <X> T_25_14.sp4_v_t_41
 (8 10)  (1314 234)  (1314 234)  routing T_25_14.sp4_h_r_11 <X> T_25_14.sp4_h_l_42
 (10 10)  (1316 234)  (1316 234)  routing T_25_14.sp4_h_r_11 <X> T_25_14.sp4_h_l_42
 (11 13)  (1317 237)  (1317 237)  routing T_25_14.sp4_h_l_38 <X> T_25_14.sp4_h_r_11
 (13 13)  (1319 237)  (1319 237)  routing T_25_14.sp4_h_l_38 <X> T_25_14.sp4_h_r_11


LogicTile_30_14

 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_v_b_0 <X> T_30_14.sp12_h_l_23


IO_Tile_33_14

 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


LogicTile_2_13

 (19 8)  (91 216)  (91 216)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_4_13

 (19 2)  (199 210)  (199 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (10 9)  (190 217)  (190 217)  routing T_4_13.sp4_h_r_2 <X> T_4_13.sp4_v_b_7


LogicTile_6_13

 (0 2)  (288 210)  (288 210)  routing T_6_13.lc_trk_g3_1 <X> T_6_13.wire_logic_cluster/lc_7/clk
 (2 2)  (290 210)  (290 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (288 211)  (288 211)  routing T_6_13.lc_trk_g3_1 <X> T_6_13.wire_logic_cluster/lc_7/clk
 (2 3)  (290 211)  (290 211)  routing T_6_13.lc_trk_g3_1 <X> T_6_13.wire_logic_cluster/lc_7/clk
 (0 4)  (288 212)  (288 212)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.wire_logic_cluster/lc_7/cen
 (1 4)  (289 212)  (289 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (310 212)  (310 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (1 5)  (289 213)  (289 213)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.wire_logic_cluster/lc_7/cen
 (22 5)  (310 213)  (310 213)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (311 213)  (311 213)  routing T_6_13.sp12_h_r_10 <X> T_6_13.lc_trk_g1_2
 (15 6)  (303 214)  (303 214)  routing T_6_13.sp12_h_r_5 <X> T_6_13.lc_trk_g1_5
 (17 6)  (305 214)  (305 214)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (306 214)  (306 214)  routing T_6_13.sp12_h_r_5 <X> T_6_13.lc_trk_g1_5
 (18 7)  (306 215)  (306 215)  routing T_6_13.sp12_h_r_5 <X> T_6_13.lc_trk_g1_5
 (22 9)  (310 217)  (310 217)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (311 217)  (311 217)  routing T_6_13.sp12_v_t_9 <X> T_6_13.lc_trk_g2_2
 (27 10)  (315 218)  (315 218)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 218)  (317 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 218)  (318 218)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 218)  (320 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 218)  (322 218)  routing T_6_13.lc_trk_g1_3 <X> T_6_13.wire_logic_cluster/lc_5/in_3
 (39 10)  (327 218)  (327 218)  LC_5 Logic Functioning bit
 (40 10)  (328 218)  (328 218)  LC_5 Logic Functioning bit
 (42 10)  (330 218)  (330 218)  LC_5 Logic Functioning bit
 (45 10)  (333 218)  (333 218)  LC_5 Logic Functioning bit
 (46 10)  (334 218)  (334 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (314 219)  (314 219)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 219)  (315 219)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 219)  (317 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 219)  (319 219)  routing T_6_13.lc_trk_g1_3 <X> T_6_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 219)  (320 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (321 219)  (321 219)  routing T_6_13.lc_trk_g3_0 <X> T_6_13.input_2_5
 (34 11)  (322 219)  (322 219)  routing T_6_13.lc_trk_g3_0 <X> T_6_13.input_2_5
 (38 11)  (326 219)  (326 219)  LC_5 Logic Functioning bit
 (39 11)  (327 219)  (327 219)  LC_5 Logic Functioning bit
 (40 11)  (328 219)  (328 219)  LC_5 Logic Functioning bit
 (41 11)  (329 219)  (329 219)  LC_5 Logic Functioning bit
 (43 11)  (331 219)  (331 219)  LC_5 Logic Functioning bit
 (14 12)  (302 220)  (302 220)  routing T_6_13.sp4_h_r_40 <X> T_6_13.lc_trk_g3_0
 (15 12)  (303 220)  (303 220)  routing T_6_13.sp4_h_r_41 <X> T_6_13.lc_trk_g3_1
 (16 12)  (304 220)  (304 220)  routing T_6_13.sp4_h_r_41 <X> T_6_13.lc_trk_g3_1
 (17 12)  (305 220)  (305 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (306 220)  (306 220)  routing T_6_13.sp4_h_r_41 <X> T_6_13.lc_trk_g3_1
 (14 13)  (302 221)  (302 221)  routing T_6_13.sp4_h_r_40 <X> T_6_13.lc_trk_g3_0
 (15 13)  (303 221)  (303 221)  routing T_6_13.sp4_h_r_40 <X> T_6_13.lc_trk_g3_0
 (16 13)  (304 221)  (304 221)  routing T_6_13.sp4_h_r_40 <X> T_6_13.lc_trk_g3_0
 (17 13)  (305 221)  (305 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (306 221)  (306 221)  routing T_6_13.sp4_h_r_41 <X> T_6_13.lc_trk_g3_1


LogicTile_7_13

 (21 0)  (363 208)  (363 208)  routing T_7_13.wire_logic_cluster/lc_3/out <X> T_7_13.lc_trk_g0_3
 (22 0)  (364 208)  (364 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (371 208)  (371 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 208)  (372 208)  routing T_7_13.lc_trk_g0_5 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 208)  (373 208)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 208)  (374 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (377 208)  (377 208)  routing T_7_13.lc_trk_g1_5 <X> T_7_13.input_2_0
 (36 0)  (378 208)  (378 208)  LC_0 Logic Functioning bit
 (43 0)  (385 208)  (385 208)  LC_0 Logic Functioning bit
 (52 0)  (394 208)  (394 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (350 209)  (350 209)  routing T_7_13.sp4_h_r_1 <X> T_7_13.sp4_v_b_1
 (14 1)  (356 209)  (356 209)  routing T_7_13.sp4_h_r_0 <X> T_7_13.lc_trk_g0_0
 (15 1)  (357 209)  (357 209)  routing T_7_13.sp4_h_r_0 <X> T_7_13.lc_trk_g0_0
 (16 1)  (358 209)  (358 209)  routing T_7_13.sp4_h_r_0 <X> T_7_13.lc_trk_g0_0
 (17 1)  (359 209)  (359 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (26 1)  (368 209)  (368 209)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 209)  (369 209)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 209)  (371 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 209)  (373 209)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 209)  (374 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (376 209)  (376 209)  routing T_7_13.lc_trk_g1_5 <X> T_7_13.input_2_0
 (36 1)  (378 209)  (378 209)  LC_0 Logic Functioning bit
 (37 1)  (379 209)  (379 209)  LC_0 Logic Functioning bit
 (51 1)  (393 209)  (393 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (344 210)  (344 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (4 2)  (346 210)  (346 210)  routing T_7_13.sp4_h_r_0 <X> T_7_13.sp4_v_t_37
 (14 2)  (356 210)  (356 210)  routing T_7_13.wire_logic_cluster/lc_4/out <X> T_7_13.lc_trk_g0_4
 (16 2)  (358 210)  (358 210)  routing T_7_13.sp4_v_b_13 <X> T_7_13.lc_trk_g0_5
 (17 2)  (359 210)  (359 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (360 210)  (360 210)  routing T_7_13.sp4_v_b_13 <X> T_7_13.lc_trk_g0_5
 (22 2)  (364 210)  (364 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (365 210)  (365 210)  routing T_7_13.sp4_h_r_7 <X> T_7_13.lc_trk_g0_7
 (24 2)  (366 210)  (366 210)  routing T_7_13.sp4_h_r_7 <X> T_7_13.lc_trk_g0_7
 (26 2)  (368 210)  (368 210)  routing T_7_13.lc_trk_g0_5 <X> T_7_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 210)  (369 210)  routing T_7_13.lc_trk_g1_1 <X> T_7_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 210)  (371 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 210)  (374 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 210)  (375 210)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 210)  (376 210)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (379 210)  (379 210)  LC_1 Logic Functioning bit
 (38 2)  (380 210)  (380 210)  LC_1 Logic Functioning bit
 (41 2)  (383 210)  (383 210)  LC_1 Logic Functioning bit
 (45 2)  (387 210)  (387 210)  LC_1 Logic Functioning bit
 (50 2)  (392 210)  (392 210)  Cascade bit: LH_LC01_inmux02_5

 (2 3)  (344 211)  (344 211)  routing T_7_13.lc_trk_g0_0 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (5 3)  (347 211)  (347 211)  routing T_7_13.sp4_h_r_0 <X> T_7_13.sp4_v_t_37
 (8 3)  (350 211)  (350 211)  routing T_7_13.sp4_h_r_1 <X> T_7_13.sp4_v_t_36
 (9 3)  (351 211)  (351 211)  routing T_7_13.sp4_h_r_1 <X> T_7_13.sp4_v_t_36
 (17 3)  (359 211)  (359 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (360 211)  (360 211)  routing T_7_13.sp4_v_b_13 <X> T_7_13.lc_trk_g0_5
 (21 3)  (363 211)  (363 211)  routing T_7_13.sp4_h_r_7 <X> T_7_13.lc_trk_g0_7
 (29 3)  (371 211)  (371 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (378 211)  (378 211)  LC_1 Logic Functioning bit
 (38 3)  (380 211)  (380 211)  LC_1 Logic Functioning bit
 (41 3)  (383 211)  (383 211)  LC_1 Logic Functioning bit
 (51 3)  (393 211)  (393 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (359 212)  (359 212)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (360 212)  (360 212)  routing T_7_13.wire_logic_cluster/lc_1/out <X> T_7_13.lc_trk_g1_1
 (22 4)  (364 212)  (364 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (365 212)  (365 212)  routing T_7_13.sp4_h_r_3 <X> T_7_13.lc_trk_g1_3
 (24 4)  (366 212)  (366 212)  routing T_7_13.sp4_h_r_3 <X> T_7_13.lc_trk_g1_3
 (5 5)  (347 213)  (347 213)  routing T_7_13.sp4_h_r_3 <X> T_7_13.sp4_v_b_3
 (21 5)  (363 213)  (363 213)  routing T_7_13.sp4_h_r_3 <X> T_7_13.lc_trk_g1_3
 (4 6)  (346 214)  (346 214)  routing T_7_13.sp4_h_r_3 <X> T_7_13.sp4_v_t_38
 (8 6)  (350 214)  (350 214)  routing T_7_13.sp4_h_r_4 <X> T_7_13.sp4_h_l_41
 (15 6)  (357 214)  (357 214)  routing T_7_13.sp4_h_r_5 <X> T_7_13.lc_trk_g1_5
 (16 6)  (358 214)  (358 214)  routing T_7_13.sp4_h_r_5 <X> T_7_13.lc_trk_g1_5
 (17 6)  (359 214)  (359 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (368 214)  (368 214)  routing T_7_13.lc_trk_g0_5 <X> T_7_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (371 214)  (371 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 214)  (372 214)  routing T_7_13.lc_trk_g0_4 <X> T_7_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 214)  (374 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 214)  (375 214)  routing T_7_13.lc_trk_g2_0 <X> T_7_13.wire_logic_cluster/lc_3/in_3
 (42 6)  (384 214)  (384 214)  LC_3 Logic Functioning bit
 (43 6)  (385 214)  (385 214)  LC_3 Logic Functioning bit
 (45 6)  (387 214)  (387 214)  LC_3 Logic Functioning bit
 (5 7)  (347 215)  (347 215)  routing T_7_13.sp4_h_r_3 <X> T_7_13.sp4_v_t_38
 (8 7)  (350 215)  (350 215)  routing T_7_13.sp4_h_r_4 <X> T_7_13.sp4_v_t_41
 (9 7)  (351 215)  (351 215)  routing T_7_13.sp4_h_r_4 <X> T_7_13.sp4_v_t_41
 (11 7)  (353 215)  (353 215)  routing T_7_13.sp4_h_r_5 <X> T_7_13.sp4_h_l_40
 (18 7)  (360 215)  (360 215)  routing T_7_13.sp4_h_r_5 <X> T_7_13.lc_trk_g1_5
 (29 7)  (371 215)  (371 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (374 215)  (374 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (377 215)  (377 215)  routing T_7_13.lc_trk_g0_3 <X> T_7_13.input_2_3
 (36 7)  (378 215)  (378 215)  LC_3 Logic Functioning bit
 (38 7)  (380 215)  (380 215)  LC_3 Logic Functioning bit
 (42 7)  (384 215)  (384 215)  LC_3 Logic Functioning bit
 (43 7)  (385 215)  (385 215)  LC_3 Logic Functioning bit
 (46 7)  (388 215)  (388 215)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (14 8)  (356 216)  (356 216)  routing T_7_13.wire_logic_cluster/lc_0/out <X> T_7_13.lc_trk_g2_0
 (26 8)  (368 216)  (368 216)  routing T_7_13.lc_trk_g0_4 <X> T_7_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (370 216)  (370 216)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 216)  (371 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 216)  (372 216)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 216)  (374 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 216)  (375 216)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 216)  (376 216)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 216)  (378 216)  LC_4 Logic Functioning bit
 (41 8)  (383 216)  (383 216)  LC_4 Logic Functioning bit
 (43 8)  (385 216)  (385 216)  LC_4 Logic Functioning bit
 (45 8)  (387 216)  (387 216)  LC_4 Logic Functioning bit
 (8 9)  (350 217)  (350 217)  routing T_7_13.sp4_h_r_7 <X> T_7_13.sp4_v_b_7
 (17 9)  (359 217)  (359 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (29 9)  (371 217)  (371 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 217)  (372 217)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (374 217)  (374 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (375 217)  (375 217)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.input_2_4
 (34 9)  (376 217)  (376 217)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.input_2_4
 (36 9)  (378 217)  (378 217)  LC_4 Logic Functioning bit
 (40 9)  (382 217)  (382 217)  LC_4 Logic Functioning bit
 (42 9)  (384 217)  (384 217)  LC_4 Logic Functioning bit
 (22 10)  (364 218)  (364 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (365 218)  (365 218)  routing T_7_13.sp4_v_b_47 <X> T_7_13.lc_trk_g2_7
 (24 10)  (366 218)  (366 218)  routing T_7_13.sp4_v_b_47 <X> T_7_13.lc_trk_g2_7
 (6 12)  (348 220)  (348 220)  routing T_7_13.sp4_h_r_4 <X> T_7_13.sp4_v_b_9
 (15 12)  (357 220)  (357 220)  routing T_7_13.tnl_op_1 <X> T_7_13.lc_trk_g3_1
 (17 12)  (359 220)  (359 220)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (14 13)  (356 221)  (356 221)  routing T_7_13.tnl_op_0 <X> T_7_13.lc_trk_g3_0
 (15 13)  (357 221)  (357 221)  routing T_7_13.tnl_op_0 <X> T_7_13.lc_trk_g3_0
 (17 13)  (359 221)  (359 221)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (360 221)  (360 221)  routing T_7_13.tnl_op_1 <X> T_7_13.lc_trk_g3_1
 (11 14)  (353 222)  (353 222)  routing T_7_13.sp4_h_r_5 <X> T_7_13.sp4_v_t_46
 (13 14)  (355 222)  (355 222)  routing T_7_13.sp4_h_r_5 <X> T_7_13.sp4_v_t_46
 (8 15)  (350 223)  (350 223)  routing T_7_13.sp4_v_b_7 <X> T_7_13.sp4_v_t_47
 (10 15)  (352 223)  (352 223)  routing T_7_13.sp4_v_b_7 <X> T_7_13.sp4_v_t_47
 (12 15)  (354 223)  (354 223)  routing T_7_13.sp4_h_r_5 <X> T_7_13.sp4_v_t_46


RAM_Tile_8_13

 (8 0)  (404 208)  (404 208)  routing T_8_13.sp4_v_b_1 <X> T_8_13.sp4_h_r_1
 (9 0)  (405 208)  (405 208)  routing T_8_13.sp4_v_b_1 <X> T_8_13.sp4_h_r_1
 (7 1)  (403 209)  (403 209)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 210)  (396 210)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_bram/ram/RCLK
 (1 2)  (397 210)  (397 210)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_bram/ram/RCLK
 (2 2)  (398 210)  (398 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (16 2)  (412 210)  (412 210)  routing T_8_13.sp12_h_r_21 <X> T_8_13.lc_trk_g0_5
 (17 2)  (413 210)  (413 210)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_21 lc_trk_g0_5
 (14 3)  (410 211)  (410 211)  routing T_8_13.sp12_h_r_20 <X> T_8_13.lc_trk_g0_4
 (16 3)  (412 211)  (412 211)  routing T_8_13.sp12_h_r_20 <X> T_8_13.lc_trk_g0_4
 (17 3)  (413 211)  (413 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (18 3)  (414 211)  (414 211)  routing T_8_13.sp12_h_r_21 <X> T_8_13.lc_trk_g0_5
 (29 4)  (425 212)  (425 212)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_5 wire_bram/ram/WDATA_13
 (30 4)  (426 212)  (426 212)  routing T_8_13.lc_trk_g0_5 <X> T_8_13.wire_bram/ram/WDATA_13
 (36 5)  (432 213)  (432 213)  Enable bit of Mux _out_links/OutMux6_2 => wire_bram/ram/RDATA_13 sp4_h_r_4
 (9 7)  (405 215)  (405 215)  routing T_8_13.sp4_v_b_4 <X> T_8_13.sp4_v_t_41
 (21 8)  (417 216)  (417 216)  routing T_8_13.sp4_v_b_27 <X> T_8_13.lc_trk_g2_3
 (22 8)  (418 216)  (418 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_27 lc_trk_g2_3
 (23 8)  (419 216)  (419 216)  routing T_8_13.sp4_v_b_27 <X> T_8_13.lc_trk_g2_3
 (28 12)  (424 220)  (424 220)  routing T_8_13.lc_trk_g2_3 <X> T_8_13.wire_bram/ram/WDATA_9
 (29 12)  (425 220)  (425 220)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_3 wire_bram/ram/WDATA_9
 (37 12)  (433 220)  (433 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_9 sp12_h_l_3
 (19 13)  (415 221)  (415 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (30 13)  (426 221)  (426 221)  routing T_8_13.lc_trk_g2_3 <X> T_8_13.wire_bram/ram/WDATA_9
 (1 14)  (397 222)  (397 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 223)  (397 223)  routing T_8_13.lc_trk_g0_4 <X> T_8_13.wire_bram/ram/RE


LogicTile_9_13

 (25 0)  (463 208)  (463 208)  routing T_9_13.bnr_op_2 <X> T_9_13.lc_trk_g0_2
 (26 0)  (464 208)  (464 208)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 208)  (465 208)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 208)  (466 208)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 208)  (467 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 208)  (468 208)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 208)  (470 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 208)  (471 208)  routing T_9_13.lc_trk_g2_3 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 208)  (474 208)  LC_0 Logic Functioning bit
 (37 0)  (475 208)  (475 208)  LC_0 Logic Functioning bit
 (38 0)  (476 208)  (476 208)  LC_0 Logic Functioning bit
 (39 0)  (477 208)  (477 208)  LC_0 Logic Functioning bit
 (41 0)  (479 208)  (479 208)  LC_0 Logic Functioning bit
 (43 0)  (481 208)  (481 208)  LC_0 Logic Functioning bit
 (14 1)  (452 209)  (452 209)  routing T_9_13.sp4_r_v_b_35 <X> T_9_13.lc_trk_g0_0
 (17 1)  (455 209)  (455 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (460 209)  (460 209)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (463 209)  (463 209)  routing T_9_13.bnr_op_2 <X> T_9_13.lc_trk_g0_2
 (27 1)  (465 209)  (465 209)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 209)  (466 209)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 209)  (467 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 209)  (469 209)  routing T_9_13.lc_trk_g2_3 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 209)  (474 209)  LC_0 Logic Functioning bit
 (38 1)  (476 209)  (476 209)  LC_0 Logic Functioning bit
 (53 1)  (491 209)  (491 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (25 2)  (463 210)  (463 210)  routing T_9_13.sp4_v_t_3 <X> T_9_13.lc_trk_g0_6
 (29 2)  (467 210)  (467 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 210)  (468 210)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 210)  (469 210)  routing T_9_13.lc_trk_g2_4 <X> T_9_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 210)  (470 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 210)  (471 210)  routing T_9_13.lc_trk_g2_4 <X> T_9_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 210)  (474 210)  LC_1 Logic Functioning bit
 (37 2)  (475 210)  (475 210)  LC_1 Logic Functioning bit
 (38 2)  (476 210)  (476 210)  LC_1 Logic Functioning bit
 (39 2)  (477 210)  (477 210)  LC_1 Logic Functioning bit
 (40 2)  (478 210)  (478 210)  LC_1 Logic Functioning bit
 (42 2)  (480 210)  (480 210)  LC_1 Logic Functioning bit
 (47 2)  (485 210)  (485 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (452 211)  (452 211)  routing T_9_13.top_op_4 <X> T_9_13.lc_trk_g0_4
 (15 3)  (453 211)  (453 211)  routing T_9_13.top_op_4 <X> T_9_13.lc_trk_g0_4
 (17 3)  (455 211)  (455 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (460 211)  (460 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (461 211)  (461 211)  routing T_9_13.sp4_v_t_3 <X> T_9_13.lc_trk_g0_6
 (25 3)  (463 211)  (463 211)  routing T_9_13.sp4_v_t_3 <X> T_9_13.lc_trk_g0_6
 (30 3)  (468 211)  (468 211)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (474 211)  (474 211)  LC_1 Logic Functioning bit
 (37 3)  (475 211)  (475 211)  LC_1 Logic Functioning bit
 (38 3)  (476 211)  (476 211)  LC_1 Logic Functioning bit
 (39 3)  (477 211)  (477 211)  LC_1 Logic Functioning bit
 (40 3)  (478 211)  (478 211)  LC_1 Logic Functioning bit
 (42 3)  (480 211)  (480 211)  LC_1 Logic Functioning bit
 (12 4)  (450 212)  (450 212)  routing T_9_13.sp4_v_t_40 <X> T_9_13.sp4_h_r_5
 (14 4)  (452 212)  (452 212)  routing T_9_13.sp12_h_r_0 <X> T_9_13.lc_trk_g1_0
 (26 4)  (464 212)  (464 212)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_2/in_0
 (32 4)  (470 212)  (470 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 212)  (472 212)  routing T_9_13.lc_trk_g1_0 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 212)  (474 212)  LC_2 Logic Functioning bit
 (37 4)  (475 212)  (475 212)  LC_2 Logic Functioning bit
 (38 4)  (476 212)  (476 212)  LC_2 Logic Functioning bit
 (39 4)  (477 212)  (477 212)  LC_2 Logic Functioning bit
 (40 4)  (478 212)  (478 212)  LC_2 Logic Functioning bit
 (42 4)  (480 212)  (480 212)  LC_2 Logic Functioning bit
 (43 4)  (481 212)  (481 212)  LC_2 Logic Functioning bit
 (50 4)  (488 212)  (488 212)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (490 212)  (490 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (452 213)  (452 213)  routing T_9_13.sp12_h_r_0 <X> T_9_13.lc_trk_g1_0
 (15 5)  (453 213)  (453 213)  routing T_9_13.sp12_h_r_0 <X> T_9_13.lc_trk_g1_0
 (17 5)  (455 213)  (455 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (27 5)  (465 213)  (465 213)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 213)  (466 213)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 213)  (467 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (474 213)  (474 213)  LC_2 Logic Functioning bit
 (37 5)  (475 213)  (475 213)  LC_2 Logic Functioning bit
 (38 5)  (476 213)  (476 213)  LC_2 Logic Functioning bit
 (39 5)  (477 213)  (477 213)  LC_2 Logic Functioning bit
 (41 5)  (479 213)  (479 213)  LC_2 Logic Functioning bit
 (42 5)  (480 213)  (480 213)  LC_2 Logic Functioning bit
 (43 5)  (481 213)  (481 213)  LC_2 Logic Functioning bit
 (3 6)  (441 214)  (441 214)  routing T_9_13.sp12_h_r_0 <X> T_9_13.sp12_v_t_23
 (21 6)  (459 214)  (459 214)  routing T_9_13.wire_logic_cluster/lc_7/out <X> T_9_13.lc_trk_g1_7
 (22 6)  (460 214)  (460 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (464 214)  (464 214)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (31 6)  (469 214)  (469 214)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 214)  (470 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 214)  (472 214)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 214)  (474 214)  LC_3 Logic Functioning bit
 (38 6)  (476 214)  (476 214)  LC_3 Logic Functioning bit
 (3 7)  (441 215)  (441 215)  routing T_9_13.sp12_h_r_0 <X> T_9_13.sp12_v_t_23
 (8 7)  (446 215)  (446 215)  routing T_9_13.sp4_v_b_1 <X> T_9_13.sp4_v_t_41
 (10 7)  (448 215)  (448 215)  routing T_9_13.sp4_v_b_1 <X> T_9_13.sp4_v_t_41
 (14 7)  (452 215)  (452 215)  routing T_9_13.top_op_4 <X> T_9_13.lc_trk_g1_4
 (15 7)  (453 215)  (453 215)  routing T_9_13.top_op_4 <X> T_9_13.lc_trk_g1_4
 (17 7)  (455 215)  (455 215)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (465 215)  (465 215)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 215)  (466 215)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 215)  (467 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 215)  (469 215)  routing T_9_13.lc_trk_g1_7 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 215)  (475 215)  LC_3 Logic Functioning bit
 (39 7)  (477 215)  (477 215)  LC_3 Logic Functioning bit
 (53 7)  (491 215)  (491 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (11 8)  (449 216)  (449 216)  routing T_9_13.sp4_h_r_3 <X> T_9_13.sp4_v_b_8
 (21 8)  (459 216)  (459 216)  routing T_9_13.rgt_op_3 <X> T_9_13.lc_trk_g2_3
 (22 8)  (460 216)  (460 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (462 216)  (462 216)  routing T_9_13.rgt_op_3 <X> T_9_13.lc_trk_g2_3
 (26 8)  (464 216)  (464 216)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 216)  (466 216)  routing T_9_13.lc_trk_g2_7 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 216)  (467 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 216)  (468 216)  routing T_9_13.lc_trk_g2_7 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 216)  (469 216)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 216)  (470 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 216)  (471 216)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 216)  (474 216)  LC_4 Logic Functioning bit
 (37 8)  (475 216)  (475 216)  LC_4 Logic Functioning bit
 (38 8)  (476 216)  (476 216)  LC_4 Logic Functioning bit
 (39 8)  (477 216)  (477 216)  LC_4 Logic Functioning bit
 (40 8)  (478 216)  (478 216)  LC_4 Logic Functioning bit
 (41 8)  (479 216)  (479 216)  LC_4 Logic Functioning bit
 (42 8)  (480 216)  (480 216)  LC_4 Logic Functioning bit
 (43 8)  (481 216)  (481 216)  LC_4 Logic Functioning bit
 (27 9)  (465 217)  (465 217)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 217)  (466 217)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 217)  (467 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 217)  (468 217)  routing T_9_13.lc_trk_g2_7 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (474 217)  (474 217)  LC_4 Logic Functioning bit
 (38 9)  (476 217)  (476 217)  LC_4 Logic Functioning bit
 (40 9)  (478 217)  (478 217)  LC_4 Logic Functioning bit
 (41 9)  (479 217)  (479 217)  LC_4 Logic Functioning bit
 (42 9)  (480 217)  (480 217)  LC_4 Logic Functioning bit
 (43 9)  (481 217)  (481 217)  LC_4 Logic Functioning bit
 (17 10)  (455 218)  (455 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 218)  (456 218)  routing T_9_13.wire_logic_cluster/lc_5/out <X> T_9_13.lc_trk_g2_5
 (22 10)  (460 218)  (460 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (461 218)  (461 218)  routing T_9_13.sp12_v_b_23 <X> T_9_13.lc_trk_g2_7
 (29 10)  (467 218)  (467 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 218)  (470 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (15 11)  (453 219)  (453 219)  routing T_9_13.sp4_v_t_33 <X> T_9_13.lc_trk_g2_4
 (16 11)  (454 219)  (454 219)  routing T_9_13.sp4_v_t_33 <X> T_9_13.lc_trk_g2_4
 (17 11)  (455 219)  (455 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (459 219)  (459 219)  routing T_9_13.sp12_v_b_23 <X> T_9_13.lc_trk_g2_7
 (26 11)  (464 219)  (464 219)  routing T_9_13.lc_trk_g2_3 <X> T_9_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 219)  (466 219)  routing T_9_13.lc_trk_g2_3 <X> T_9_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 219)  (467 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 219)  (469 219)  routing T_9_13.lc_trk_g0_2 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (475 219)  (475 219)  LC_5 Logic Functioning bit
 (39 11)  (477 219)  (477 219)  LC_5 Logic Functioning bit
 (12 12)  (450 220)  (450 220)  routing T_9_13.sp4_v_b_5 <X> T_9_13.sp4_h_r_11
 (26 12)  (464 220)  (464 220)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 220)  (466 220)  routing T_9_13.lc_trk_g2_7 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 220)  (467 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 220)  (468 220)  routing T_9_13.lc_trk_g2_7 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 220)  (469 220)  routing T_9_13.lc_trk_g1_4 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 220)  (470 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 220)  (472 220)  routing T_9_13.lc_trk_g1_4 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (39 12)  (477 220)  (477 220)  LC_6 Logic Functioning bit
 (40 12)  (478 220)  (478 220)  LC_6 Logic Functioning bit
 (42 12)  (480 220)  (480 220)  LC_6 Logic Functioning bit
 (43 12)  (481 220)  (481 220)  LC_6 Logic Functioning bit
 (50 12)  (488 220)  (488 220)  Cascade bit: LH_LC06_inmux02_5

 (9 13)  (447 221)  (447 221)  routing T_9_13.sp4_v_t_47 <X> T_9_13.sp4_v_b_10
 (11 13)  (449 221)  (449 221)  routing T_9_13.sp4_v_b_5 <X> T_9_13.sp4_h_r_11
 (13 13)  (451 221)  (451 221)  routing T_9_13.sp4_v_b_5 <X> T_9_13.sp4_h_r_11
 (27 13)  (465 221)  (465 221)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 221)  (466 221)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 221)  (467 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 221)  (468 221)  routing T_9_13.lc_trk_g2_7 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (38 13)  (476 221)  (476 221)  LC_6 Logic Functioning bit
 (41 13)  (479 221)  (479 221)  LC_6 Logic Functioning bit
 (43 13)  (481 221)  (481 221)  LC_6 Logic Functioning bit
 (4 14)  (442 222)  (442 222)  routing T_9_13.sp4_h_r_3 <X> T_9_13.sp4_v_t_44
 (6 14)  (444 222)  (444 222)  routing T_9_13.sp4_h_r_3 <X> T_9_13.sp4_v_t_44
 (14 14)  (452 222)  (452 222)  routing T_9_13.rgt_op_4 <X> T_9_13.lc_trk_g3_4
 (15 14)  (453 222)  (453 222)  routing T_9_13.rgt_op_5 <X> T_9_13.lc_trk_g3_5
 (17 14)  (455 222)  (455 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (456 222)  (456 222)  routing T_9_13.rgt_op_5 <X> T_9_13.lc_trk_g3_5
 (29 14)  (467 222)  (467 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 222)  (468 222)  routing T_9_13.lc_trk_g0_4 <X> T_9_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 222)  (469 222)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 222)  (470 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 222)  (471 222)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 222)  (472 222)  routing T_9_13.lc_trk_g3_5 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 222)  (474 222)  LC_7 Logic Functioning bit
 (38 14)  (476 222)  (476 222)  LC_7 Logic Functioning bit
 (41 14)  (479 222)  (479 222)  LC_7 Logic Functioning bit
 (43 14)  (481 222)  (481 222)  LC_7 Logic Functioning bit
 (51 14)  (489 222)  (489 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (443 223)  (443 223)  routing T_9_13.sp4_h_r_3 <X> T_9_13.sp4_v_t_44
 (15 15)  (453 223)  (453 223)  routing T_9_13.rgt_op_4 <X> T_9_13.lc_trk_g3_4
 (17 15)  (455 223)  (455 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (464 223)  (464 223)  routing T_9_13.lc_trk_g2_3 <X> T_9_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 223)  (466 223)  routing T_9_13.lc_trk_g2_3 <X> T_9_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 223)  (467 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 223)  (474 223)  LC_7 Logic Functioning bit
 (38 15)  (476 223)  (476 223)  LC_7 Logic Functioning bit


LogicTile_10_13

 (25 0)  (517 208)  (517 208)  routing T_10_13.lft_op_2 <X> T_10_13.lc_trk_g0_2
 (22 1)  (514 209)  (514 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (516 209)  (516 209)  routing T_10_13.lft_op_2 <X> T_10_13.lc_trk_g0_2
 (0 2)  (492 210)  (492 210)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (3 2)  (495 210)  (495 210)  routing T_10_13.sp12_h_r_0 <X> T_10_13.sp12_h_l_23
 (25 2)  (517 210)  (517 210)  routing T_10_13.lft_op_6 <X> T_10_13.lc_trk_g0_6
 (0 3)  (492 211)  (492 211)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 3)  (494 211)  (494 211)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (3 3)  (495 211)  (495 211)  routing T_10_13.sp12_h_r_0 <X> T_10_13.sp12_h_l_23
 (15 3)  (507 211)  (507 211)  routing T_10_13.bot_op_4 <X> T_10_13.lc_trk_g0_4
 (17 3)  (509 211)  (509 211)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (514 211)  (514 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (516 211)  (516 211)  routing T_10_13.lft_op_6 <X> T_10_13.lc_trk_g0_6
 (1 4)  (493 212)  (493 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (506 212)  (506 212)  routing T_10_13.sp4_h_l_5 <X> T_10_13.lc_trk_g1_0
 (1 5)  (493 213)  (493 213)  routing T_10_13.lc_trk_g0_2 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (14 5)  (506 213)  (506 213)  routing T_10_13.sp4_h_l_5 <X> T_10_13.lc_trk_g1_0
 (15 5)  (507 213)  (507 213)  routing T_10_13.sp4_h_l_5 <X> T_10_13.lc_trk_g1_0
 (16 5)  (508 213)  (508 213)  routing T_10_13.sp4_h_l_5 <X> T_10_13.lc_trk_g1_0
 (17 5)  (509 213)  (509 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (14 6)  (506 214)  (506 214)  routing T_10_13.lft_op_4 <X> T_10_13.lc_trk_g1_4
 (17 6)  (509 214)  (509 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 214)  (510 214)  routing T_10_13.wire_logic_cluster/lc_5/out <X> T_10_13.lc_trk_g1_5
 (28 6)  (520 214)  (520 214)  routing T_10_13.lc_trk_g2_0 <X> T_10_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 214)  (521 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 214)  (523 214)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 214)  (524 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 214)  (526 214)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 214)  (527 214)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.input_2_3
 (37 6)  (529 214)  (529 214)  LC_3 Logic Functioning bit
 (39 6)  (531 214)  (531 214)  LC_3 Logic Functioning bit
 (42 6)  (534 214)  (534 214)  LC_3 Logic Functioning bit
 (45 6)  (537 214)  (537 214)  LC_3 Logic Functioning bit
 (15 7)  (507 215)  (507 215)  routing T_10_13.lft_op_4 <X> T_10_13.lc_trk_g1_4
 (17 7)  (509 215)  (509 215)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (519 215)  (519 215)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 215)  (520 215)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 215)  (521 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 215)  (524 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (525 215)  (525 215)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.input_2_3
 (34 7)  (526 215)  (526 215)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.input_2_3
 (36 7)  (528 215)  (528 215)  LC_3 Logic Functioning bit
 (37 7)  (529 215)  (529 215)  LC_3 Logic Functioning bit
 (39 7)  (531 215)  (531 215)  LC_3 Logic Functioning bit
 (43 7)  (535 215)  (535 215)  LC_3 Logic Functioning bit
 (47 7)  (539 215)  (539 215)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (543 215)  (543 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (545 215)  (545 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (26 8)  (518 216)  (518 216)  routing T_10_13.lc_trk_g2_4 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 216)  (519 216)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 216)  (521 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 216)  (522 216)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 216)  (524 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 216)  (526 216)  routing T_10_13.lc_trk_g1_0 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (39 8)  (531 216)  (531 216)  LC_4 Logic Functioning bit
 (40 8)  (532 216)  (532 216)  LC_4 Logic Functioning bit
 (41 8)  (533 216)  (533 216)  LC_4 Logic Functioning bit
 (42 8)  (534 216)  (534 216)  LC_4 Logic Functioning bit
 (43 8)  (535 216)  (535 216)  LC_4 Logic Functioning bit
 (45 8)  (537 216)  (537 216)  LC_4 Logic Functioning bit
 (14 9)  (506 217)  (506 217)  routing T_10_13.tnl_op_0 <X> T_10_13.lc_trk_g2_0
 (15 9)  (507 217)  (507 217)  routing T_10_13.tnl_op_0 <X> T_10_13.lc_trk_g2_0
 (17 9)  (509 217)  (509 217)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (28 9)  (520 217)  (520 217)  routing T_10_13.lc_trk_g2_4 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 217)  (521 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 217)  (524 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (525 217)  (525 217)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.input_2_4
 (34 9)  (526 217)  (526 217)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.input_2_4
 (35 9)  (527 217)  (527 217)  routing T_10_13.lc_trk_g3_3 <X> T_10_13.input_2_4
 (38 9)  (530 217)  (530 217)  LC_4 Logic Functioning bit
 (40 9)  (532 217)  (532 217)  LC_4 Logic Functioning bit
 (42 9)  (534 217)  (534 217)  LC_4 Logic Functioning bit
 (47 9)  (539 217)  (539 217)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (543 217)  (543 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (545 217)  (545 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (3 10)  (495 218)  (495 218)  routing T_10_13.sp12_v_t_22 <X> T_10_13.sp12_h_l_22
 (14 10)  (506 218)  (506 218)  routing T_10_13.wire_logic_cluster/lc_4/out <X> T_10_13.lc_trk_g2_4
 (19 10)  (511 218)  (511 218)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (29 10)  (521 218)  (521 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 218)  (522 218)  routing T_10_13.lc_trk_g0_4 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 218)  (523 218)  routing T_10_13.lc_trk_g0_6 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 218)  (524 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (529 218)  (529 218)  LC_5 Logic Functioning bit
 (39 10)  (531 218)  (531 218)  LC_5 Logic Functioning bit
 (45 10)  (537 218)  (537 218)  LC_5 Logic Functioning bit
 (48 10)  (540 218)  (540 218)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (543 218)  (543 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (509 219)  (509 219)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (27 11)  (519 219)  (519 219)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 219)  (520 219)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 219)  (521 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 219)  (523 219)  routing T_10_13.lc_trk_g0_6 <X> T_10_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 219)  (528 219)  LC_5 Logic Functioning bit
 (37 11)  (529 219)  (529 219)  LC_5 Logic Functioning bit
 (38 11)  (530 219)  (530 219)  LC_5 Logic Functioning bit
 (39 11)  (531 219)  (531 219)  LC_5 Logic Functioning bit
 (40 11)  (532 219)  (532 219)  LC_5 Logic Functioning bit
 (42 11)  (534 219)  (534 219)  LC_5 Logic Functioning bit
 (47 11)  (539 219)  (539 219)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (506 220)  (506 220)  routing T_10_13.sp4_h_r_40 <X> T_10_13.lc_trk_g3_0
 (15 12)  (507 220)  (507 220)  routing T_10_13.sp4_h_r_41 <X> T_10_13.lc_trk_g3_1
 (16 12)  (508 220)  (508 220)  routing T_10_13.sp4_h_r_41 <X> T_10_13.lc_trk_g3_1
 (17 12)  (509 220)  (509 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (510 220)  (510 220)  routing T_10_13.sp4_h_r_41 <X> T_10_13.lc_trk_g3_1
 (21 12)  (513 220)  (513 220)  routing T_10_13.bnl_op_3 <X> T_10_13.lc_trk_g3_3
 (22 12)  (514 220)  (514 220)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (14 13)  (506 221)  (506 221)  routing T_10_13.sp4_h_r_40 <X> T_10_13.lc_trk_g3_0
 (15 13)  (507 221)  (507 221)  routing T_10_13.sp4_h_r_40 <X> T_10_13.lc_trk_g3_0
 (16 13)  (508 221)  (508 221)  routing T_10_13.sp4_h_r_40 <X> T_10_13.lc_trk_g3_0
 (17 13)  (509 221)  (509 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (510 221)  (510 221)  routing T_10_13.sp4_h_r_41 <X> T_10_13.lc_trk_g3_1
 (21 13)  (513 221)  (513 221)  routing T_10_13.bnl_op_3 <X> T_10_13.lc_trk_g3_3
 (14 14)  (506 222)  (506 222)  routing T_10_13.bnl_op_4 <X> T_10_13.lc_trk_g3_4
 (14 15)  (506 223)  (506 223)  routing T_10_13.bnl_op_4 <X> T_10_13.lc_trk_g3_4
 (17 15)  (509 223)  (509 223)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (19 15)  (511 223)  (511 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_13

 (16 0)  (562 208)  (562 208)  routing T_11_13.sp4_v_b_9 <X> T_11_13.lc_trk_g0_1
 (17 0)  (563 208)  (563 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (564 208)  (564 208)  routing T_11_13.sp4_v_b_9 <X> T_11_13.lc_trk_g0_1
 (21 0)  (567 208)  (567 208)  routing T_11_13.lft_op_3 <X> T_11_13.lc_trk_g0_3
 (22 0)  (568 208)  (568 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (570 208)  (570 208)  routing T_11_13.lft_op_3 <X> T_11_13.lc_trk_g0_3
 (18 1)  (564 209)  (564 209)  routing T_11_13.sp4_v_b_9 <X> T_11_13.lc_trk_g0_1
 (0 2)  (546 210)  (546 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (547 210)  (547 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 210)  (560 210)  routing T_11_13.lft_op_4 <X> T_11_13.lc_trk_g0_4
 (4 3)  (550 211)  (550 211)  routing T_11_13.sp4_h_r_4 <X> T_11_13.sp4_h_l_37
 (6 3)  (552 211)  (552 211)  routing T_11_13.sp4_h_r_4 <X> T_11_13.sp4_h_l_37
 (8 3)  (554 211)  (554 211)  routing T_11_13.sp4_h_l_36 <X> T_11_13.sp4_v_t_36
 (15 3)  (561 211)  (561 211)  routing T_11_13.lft_op_4 <X> T_11_13.lc_trk_g0_4
 (17 3)  (563 211)  (563 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (9 4)  (555 212)  (555 212)  routing T_11_13.sp4_h_l_36 <X> T_11_13.sp4_h_r_4
 (10 4)  (556 212)  (556 212)  routing T_11_13.sp4_h_l_36 <X> T_11_13.sp4_h_r_4
 (8 6)  (554 214)  (554 214)  routing T_11_13.sp4_h_r_4 <X> T_11_13.sp4_h_l_41
 (8 7)  (554 215)  (554 215)  routing T_11_13.sp4_h_r_4 <X> T_11_13.sp4_v_t_41
 (9 7)  (555 215)  (555 215)  routing T_11_13.sp4_h_r_4 <X> T_11_13.sp4_v_t_41
 (17 8)  (563 216)  (563 216)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (564 216)  (564 216)  routing T_11_13.bnl_op_1 <X> T_11_13.lc_trk_g2_1
 (25 8)  (571 216)  (571 216)  routing T_11_13.sp4_v_b_26 <X> T_11_13.lc_trk_g2_2
 (29 8)  (575 216)  (575 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 216)  (579 216)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 216)  (581 216)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.input_2_4
 (37 8)  (583 216)  (583 216)  LC_4 Logic Functioning bit
 (40 8)  (586 216)  (586 216)  LC_4 Logic Functioning bit
 (42 8)  (588 216)  (588 216)  LC_4 Logic Functioning bit
 (43 8)  (589 216)  (589 216)  LC_4 Logic Functioning bit
 (45 8)  (591 216)  (591 216)  LC_4 Logic Functioning bit
 (52 8)  (598 216)  (598 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (18 9)  (564 217)  (564 217)  routing T_11_13.bnl_op_1 <X> T_11_13.lc_trk_g2_1
 (22 9)  (568 217)  (568 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (569 217)  (569 217)  routing T_11_13.sp4_v_b_26 <X> T_11_13.lc_trk_g2_2
 (26 9)  (572 217)  (572 217)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 217)  (574 217)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 217)  (575 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 217)  (578 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (579 217)  (579 217)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.input_2_4
 (36 9)  (582 217)  (582 217)  LC_4 Logic Functioning bit
 (38 9)  (584 217)  (584 217)  LC_4 Logic Functioning bit
 (43 9)  (589 217)  (589 217)  LC_4 Logic Functioning bit
 (14 10)  (560 218)  (560 218)  routing T_11_13.wire_logic_cluster/lc_4/out <X> T_11_13.lc_trk_g2_4
 (15 10)  (561 218)  (561 218)  routing T_11_13.sp4_h_l_16 <X> T_11_13.lc_trk_g2_5
 (16 10)  (562 218)  (562 218)  routing T_11_13.sp4_h_l_16 <X> T_11_13.lc_trk_g2_5
 (17 10)  (563 218)  (563 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (17 11)  (563 219)  (563 219)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (564 219)  (564 219)  routing T_11_13.sp4_h_l_16 <X> T_11_13.lc_trk_g2_5
 (26 12)  (572 220)  (572 220)  routing T_11_13.lc_trk_g0_4 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 220)  (575 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 220)  (577 220)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 220)  (579 220)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 220)  (582 220)  LC_6 Logic Functioning bit
 (37 12)  (583 220)  (583 220)  LC_6 Logic Functioning bit
 (38 12)  (584 220)  (584 220)  LC_6 Logic Functioning bit
 (39 12)  (585 220)  (585 220)  LC_6 Logic Functioning bit
 (41 12)  (587 220)  (587 220)  LC_6 Logic Functioning bit
 (43 12)  (589 220)  (589 220)  LC_6 Logic Functioning bit
 (47 12)  (593 220)  (593 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (29 13)  (575 221)  (575 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 221)  (576 221)  routing T_11_13.lc_trk_g0_3 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 221)  (582 221)  LC_6 Logic Functioning bit
 (37 13)  (583 221)  (583 221)  LC_6 Logic Functioning bit
 (38 13)  (584 221)  (584 221)  LC_6 Logic Functioning bit
 (39 13)  (585 221)  (585 221)  LC_6 Logic Functioning bit
 (40 13)  (586 221)  (586 221)  LC_6 Logic Functioning bit
 (41 13)  (587 221)  (587 221)  LC_6 Logic Functioning bit
 (42 13)  (588 221)  (588 221)  LC_6 Logic Functioning bit
 (43 13)  (589 221)  (589 221)  LC_6 Logic Functioning bit
 (11 14)  (557 222)  (557 222)  routing T_11_13.sp4_h_l_43 <X> T_11_13.sp4_v_t_46


LogicTile_12_13

 (8 0)  (608 208)  (608 208)  routing T_12_13.sp4_h_l_36 <X> T_12_13.sp4_h_r_1
 (17 0)  (617 208)  (617 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (618 209)  (618 209)  routing T_12_13.sp4_r_v_b_34 <X> T_12_13.lc_trk_g0_1
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (600 211)  (600 211)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 3)  (602 211)  (602 211)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (15 4)  (615 212)  (615 212)  routing T_12_13.sp4_h_r_9 <X> T_12_13.lc_trk_g1_1
 (16 4)  (616 212)  (616 212)  routing T_12_13.sp4_h_r_9 <X> T_12_13.lc_trk_g1_1
 (17 4)  (617 212)  (617 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (618 212)  (618 212)  routing T_12_13.sp4_h_r_9 <X> T_12_13.lc_trk_g1_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 212)  (631 212)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 212)  (634 212)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 212)  (635 212)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.input_2_2
 (37 4)  (637 212)  (637 212)  LC_2 Logic Functioning bit
 (38 4)  (638 212)  (638 212)  LC_2 Logic Functioning bit
 (41 4)  (641 212)  (641 212)  LC_2 Logic Functioning bit
 (45 4)  (645 212)  (645 212)  LC_2 Logic Functioning bit
 (26 5)  (626 213)  (626 213)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 213)  (628 213)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 213)  (631 213)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 213)  (632 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (633 213)  (633 213)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.input_2_2
 (37 5)  (637 213)  (637 213)  LC_2 Logic Functioning bit
 (39 5)  (639 213)  (639 213)  LC_2 Logic Functioning bit
 (40 5)  (640 213)  (640 213)  LC_2 Logic Functioning bit
 (52 5)  (652 213)  (652 213)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 215)  (624 215)  routing T_12_13.bot_op_6 <X> T_12_13.lc_trk_g1_6
 (25 8)  (625 216)  (625 216)  routing T_12_13.wire_logic_cluster/lc_2/out <X> T_12_13.lc_trk_g2_2
 (22 9)  (622 217)  (622 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (13 10)  (613 218)  (613 218)  routing T_12_13.sp4_h_r_8 <X> T_12_13.sp4_v_t_45
 (14 10)  (614 218)  (614 218)  routing T_12_13.sp4_v_t_17 <X> T_12_13.lc_trk_g2_4
 (12 11)  (612 219)  (612 219)  routing T_12_13.sp4_h_r_8 <X> T_12_13.sp4_v_t_45
 (16 11)  (616 219)  (616 219)  routing T_12_13.sp4_v_t_17 <X> T_12_13.lc_trk_g2_4
 (17 11)  (617 219)  (617 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (6 14)  (606 222)  (606 222)  routing T_12_13.sp4_h_l_41 <X> T_12_13.sp4_v_t_44
 (13 14)  (613 222)  (613 222)  routing T_12_13.sp4_h_r_11 <X> T_12_13.sp4_v_t_46
 (12 15)  (612 223)  (612 223)  routing T_12_13.sp4_h_r_11 <X> T_12_13.sp4_v_t_46


LogicTile_13_13

 (14 0)  (668 208)  (668 208)  routing T_13_13.sp4_h_l_5 <X> T_13_13.lc_trk_g0_0
 (16 0)  (670 208)  (670 208)  routing T_13_13.sp4_v_b_1 <X> T_13_13.lc_trk_g0_1
 (17 0)  (671 208)  (671 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (672 208)  (672 208)  routing T_13_13.sp4_v_b_1 <X> T_13_13.lc_trk_g0_1
 (25 0)  (679 208)  (679 208)  routing T_13_13.lft_op_2 <X> T_13_13.lc_trk_g0_2
 (27 0)  (681 208)  (681 208)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 208)  (682 208)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 208)  (690 208)  LC_0 Logic Functioning bit
 (39 0)  (693 208)  (693 208)  LC_0 Logic Functioning bit
 (41 0)  (695 208)  (695 208)  LC_0 Logic Functioning bit
 (42 0)  (696 208)  (696 208)  LC_0 Logic Functioning bit
 (44 0)  (698 208)  (698 208)  LC_0 Logic Functioning bit
 (45 0)  (699 208)  (699 208)  LC_0 Logic Functioning bit
 (14 1)  (668 209)  (668 209)  routing T_13_13.sp4_h_l_5 <X> T_13_13.lc_trk_g0_0
 (15 1)  (669 209)  (669 209)  routing T_13_13.sp4_h_l_5 <X> T_13_13.lc_trk_g0_0
 (16 1)  (670 209)  (670 209)  routing T_13_13.sp4_h_l_5 <X> T_13_13.lc_trk_g0_0
 (17 1)  (671 209)  (671 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (676 209)  (676 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 209)  (678 209)  routing T_13_13.lft_op_2 <X> T_13_13.lc_trk_g0_2
 (32 1)  (686 209)  (686 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (688 209)  (688 209)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.input_2_0
 (36 1)  (690 209)  (690 209)  LC_0 Logic Functioning bit
 (39 1)  (693 209)  (693 209)  LC_0 Logic Functioning bit
 (41 1)  (695 209)  (695 209)  LC_0 Logic Functioning bit
 (42 1)  (696 209)  (696 209)  LC_0 Logic Functioning bit
 (49 1)  (703 209)  (703 209)  Carry_In_Mux bit 

 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (11 2)  (665 210)  (665 210)  routing T_13_13.sp4_h_r_8 <X> T_13_13.sp4_v_t_39
 (13 2)  (667 210)  (667 210)  routing T_13_13.sp4_h_r_8 <X> T_13_13.sp4_v_t_39
 (27 2)  (681 210)  (681 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 210)  (682 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 210)  (690 210)  LC_1 Logic Functioning bit
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (41 2)  (695 210)  (695 210)  LC_1 Logic Functioning bit
 (42 2)  (696 210)  (696 210)  LC_1 Logic Functioning bit
 (44 2)  (698 210)  (698 210)  LC_1 Logic Functioning bit
 (45 2)  (699 210)  (699 210)  LC_1 Logic Functioning bit
 (2 3)  (656 211)  (656 211)  routing T_13_13.lc_trk_g0_0 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (12 3)  (666 211)  (666 211)  routing T_13_13.sp4_h_r_8 <X> T_13_13.sp4_v_t_39
 (14 3)  (668 211)  (668 211)  routing T_13_13.sp4_r_v_b_28 <X> T_13_13.lc_trk_g0_4
 (17 3)  (671 211)  (671 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (32 3)  (686 211)  (686 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (688 211)  (688 211)  routing T_13_13.lc_trk_g1_0 <X> T_13_13.input_2_1
 (36 3)  (690 211)  (690 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (42 3)  (696 211)  (696 211)  LC_1 Logic Functioning bit
 (0 4)  (654 212)  (654 212)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 4)  (655 212)  (655 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (668 212)  (668 212)  routing T_13_13.bnr_op_0 <X> T_13_13.lc_trk_g1_0
 (17 4)  (671 212)  (671 212)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (672 212)  (672 212)  routing T_13_13.bnr_op_1 <X> T_13_13.lc_trk_g1_1
 (21 4)  (675 212)  (675 212)  routing T_13_13.wire_logic_cluster/lc_3/out <X> T_13_13.lc_trk_g1_3
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 212)  (679 212)  routing T_13_13.wire_logic_cluster/lc_2/out <X> T_13_13.lc_trk_g1_2
 (27 4)  (681 212)  (681 212)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 212)  (690 212)  LC_2 Logic Functioning bit
 (39 4)  (693 212)  (693 212)  LC_2 Logic Functioning bit
 (41 4)  (695 212)  (695 212)  LC_2 Logic Functioning bit
 (42 4)  (696 212)  (696 212)  LC_2 Logic Functioning bit
 (44 4)  (698 212)  (698 212)  LC_2 Logic Functioning bit
 (45 4)  (699 212)  (699 212)  LC_2 Logic Functioning bit
 (0 5)  (654 213)  (654 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 5)  (655 213)  (655 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (13 5)  (667 213)  (667 213)  routing T_13_13.sp4_v_t_37 <X> T_13_13.sp4_h_r_5
 (14 5)  (668 213)  (668 213)  routing T_13_13.bnr_op_0 <X> T_13_13.lc_trk_g1_0
 (17 5)  (671 213)  (671 213)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (672 213)  (672 213)  routing T_13_13.bnr_op_1 <X> T_13_13.lc_trk_g1_1
 (22 5)  (676 213)  (676 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 213)  (684 213)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 213)  (686 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (687 213)  (687 213)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.input_2_2
 (35 5)  (689 213)  (689 213)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.input_2_2
 (36 5)  (690 213)  (690 213)  LC_2 Logic Functioning bit
 (39 5)  (693 213)  (693 213)  LC_2 Logic Functioning bit
 (41 5)  (695 213)  (695 213)  LC_2 Logic Functioning bit
 (42 5)  (696 213)  (696 213)  LC_2 Logic Functioning bit
 (14 6)  (668 214)  (668 214)  routing T_13_13.wire_logic_cluster/lc_4/out <X> T_13_13.lc_trk_g1_4
 (17 6)  (671 214)  (671 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 214)  (672 214)  routing T_13_13.wire_logic_cluster/lc_5/out <X> T_13_13.lc_trk_g1_5
 (21 6)  (675 214)  (675 214)  routing T_13_13.bnr_op_7 <X> T_13_13.lc_trk_g1_7
 (22 6)  (676 214)  (676 214)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (679 214)  (679 214)  routing T_13_13.wire_logic_cluster/lc_6/out <X> T_13_13.lc_trk_g1_6
 (27 6)  (681 214)  (681 214)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (689 214)  (689 214)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.input_2_3
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (39 6)  (693 214)  (693 214)  LC_3 Logic Functioning bit
 (41 6)  (695 214)  (695 214)  LC_3 Logic Functioning bit
 (42 6)  (696 214)  (696 214)  LC_3 Logic Functioning bit
 (44 6)  (698 214)  (698 214)  LC_3 Logic Functioning bit
 (45 6)  (699 214)  (699 214)  LC_3 Logic Functioning bit
 (17 7)  (671 215)  (671 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (675 215)  (675 215)  routing T_13_13.bnr_op_7 <X> T_13_13.lc_trk_g1_7
 (22 7)  (676 215)  (676 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 215)  (684 215)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 215)  (686 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (687 215)  (687 215)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.input_2_3
 (34 7)  (688 215)  (688 215)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.input_2_3
 (36 7)  (690 215)  (690 215)  LC_3 Logic Functioning bit
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (41 7)  (695 215)  (695 215)  LC_3 Logic Functioning bit
 (42 7)  (696 215)  (696 215)  LC_3 Logic Functioning bit
 (8 8)  (662 216)  (662 216)  routing T_13_13.sp4_h_l_46 <X> T_13_13.sp4_h_r_7
 (10 8)  (664 216)  (664 216)  routing T_13_13.sp4_h_l_46 <X> T_13_13.sp4_h_r_7
 (25 8)  (679 216)  (679 216)  routing T_13_13.bnl_op_2 <X> T_13_13.lc_trk_g2_2
 (27 8)  (681 216)  (681 216)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 216)  (684 216)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (689 216)  (689 216)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.input_2_4
 (36 8)  (690 216)  (690 216)  LC_4 Logic Functioning bit
 (39 8)  (693 216)  (693 216)  LC_4 Logic Functioning bit
 (41 8)  (695 216)  (695 216)  LC_4 Logic Functioning bit
 (42 8)  (696 216)  (696 216)  LC_4 Logic Functioning bit
 (44 8)  (698 216)  (698 216)  LC_4 Logic Functioning bit
 (45 8)  (699 216)  (699 216)  LC_4 Logic Functioning bit
 (22 9)  (676 217)  (676 217)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (679 217)  (679 217)  routing T_13_13.bnl_op_2 <X> T_13_13.lc_trk_g2_2
 (32 9)  (686 217)  (686 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (688 217)  (688 217)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.input_2_4
 (35 9)  (689 217)  (689 217)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.input_2_4
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (39 9)  (693 217)  (693 217)  LC_4 Logic Functioning bit
 (41 9)  (695 217)  (695 217)  LC_4 Logic Functioning bit
 (42 9)  (696 217)  (696 217)  LC_4 Logic Functioning bit
 (27 10)  (681 218)  (681 218)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 218)  (684 218)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (689 218)  (689 218)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.input_2_5
 (36 10)  (690 218)  (690 218)  LC_5 Logic Functioning bit
 (39 10)  (693 218)  (693 218)  LC_5 Logic Functioning bit
 (41 10)  (695 218)  (695 218)  LC_5 Logic Functioning bit
 (42 10)  (696 218)  (696 218)  LC_5 Logic Functioning bit
 (44 10)  (698 218)  (698 218)  LC_5 Logic Functioning bit
 (45 10)  (699 218)  (699 218)  LC_5 Logic Functioning bit
 (32 11)  (686 219)  (686 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (687 219)  (687 219)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.input_2_5
 (34 11)  (688 219)  (688 219)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.input_2_5
 (35 11)  (689 219)  (689 219)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.input_2_5
 (36 11)  (690 219)  (690 219)  LC_5 Logic Functioning bit
 (39 11)  (693 219)  (693 219)  LC_5 Logic Functioning bit
 (41 11)  (695 219)  (695 219)  LC_5 Logic Functioning bit
 (42 11)  (696 219)  (696 219)  LC_5 Logic Functioning bit
 (14 12)  (668 220)  (668 220)  routing T_13_13.wire_logic_cluster/lc_0/out <X> T_13_13.lc_trk_g3_0
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 220)  (672 220)  routing T_13_13.wire_logic_cluster/lc_1/out <X> T_13_13.lc_trk_g3_1
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (681 220)  (681 220)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 220)  (684 220)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 220)  (690 220)  LC_6 Logic Functioning bit
 (39 12)  (693 220)  (693 220)  LC_6 Logic Functioning bit
 (41 12)  (695 220)  (695 220)  LC_6 Logic Functioning bit
 (42 12)  (696 220)  (696 220)  LC_6 Logic Functioning bit
 (44 12)  (698 220)  (698 220)  LC_6 Logic Functioning bit
 (45 12)  (699 220)  (699 220)  LC_6 Logic Functioning bit
 (17 13)  (671 221)  (671 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (684 221)  (684 221)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 221)  (686 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (689 221)  (689 221)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.input_2_6
 (36 13)  (690 221)  (690 221)  LC_6 Logic Functioning bit
 (39 13)  (693 221)  (693 221)  LC_6 Logic Functioning bit
 (41 13)  (695 221)  (695 221)  LC_6 Logic Functioning bit
 (42 13)  (696 221)  (696 221)  LC_6 Logic Functioning bit
 (1 14)  (655 222)  (655 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 222)  (668 222)  routing T_13_13.bnl_op_4 <X> T_13_13.lc_trk_g3_4
 (21 14)  (675 222)  (675 222)  routing T_13_13.wire_logic_cluster/lc_7/out <X> T_13_13.lc_trk_g3_7
 (22 14)  (676 222)  (676 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (679 222)  (679 222)  routing T_13_13.bnl_op_6 <X> T_13_13.lc_trk_g3_6
 (27 14)  (681 222)  (681 222)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 222)  (682 222)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 222)  (684 222)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 222)  (690 222)  LC_7 Logic Functioning bit
 (39 14)  (693 222)  (693 222)  LC_7 Logic Functioning bit
 (41 14)  (695 222)  (695 222)  LC_7 Logic Functioning bit
 (42 14)  (696 222)  (696 222)  LC_7 Logic Functioning bit
 (44 14)  (698 222)  (698 222)  LC_7 Logic Functioning bit
 (45 14)  (699 222)  (699 222)  LC_7 Logic Functioning bit
 (1 15)  (655 223)  (655 223)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (14 15)  (668 223)  (668 223)  routing T_13_13.bnl_op_4 <X> T_13_13.lc_trk_g3_4
 (17 15)  (671 223)  (671 223)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (676 223)  (676 223)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (679 223)  (679 223)  routing T_13_13.bnl_op_6 <X> T_13_13.lc_trk_g3_6
 (30 15)  (684 223)  (684 223)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 223)  (686 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (690 223)  (690 223)  LC_7 Logic Functioning bit
 (39 15)  (693 223)  (693 223)  LC_7 Logic Functioning bit
 (41 15)  (695 223)  (695 223)  LC_7 Logic Functioning bit
 (42 15)  (696 223)  (696 223)  LC_7 Logic Functioning bit


LogicTile_14_13

 (15 0)  (723 208)  (723 208)  routing T_14_13.lft_op_1 <X> T_14_13.lc_trk_g0_1
 (17 0)  (725 208)  (725 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 208)  (726 208)  routing T_14_13.lft_op_1 <X> T_14_13.lc_trk_g0_1
 (21 0)  (729 208)  (729 208)  routing T_14_13.lft_op_3 <X> T_14_13.lc_trk_g0_3
 (22 0)  (730 208)  (730 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 208)  (732 208)  routing T_14_13.lft_op_3 <X> T_14_13.lc_trk_g0_3
 (25 0)  (733 208)  (733 208)  routing T_14_13.lft_op_2 <X> T_14_13.lc_trk_g0_2
 (27 0)  (735 208)  (735 208)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 208)  (736 208)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 208)  (739 208)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (745 208)  (745 208)  LC_0 Logic Functioning bit
 (42 0)  (750 208)  (750 208)  LC_0 Logic Functioning bit
 (45 0)  (753 208)  (753 208)  LC_0 Logic Functioning bit
 (22 1)  (730 209)  (730 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 209)  (732 209)  routing T_14_13.lft_op_2 <X> T_14_13.lc_trk_g0_2
 (26 1)  (734 209)  (734 209)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 209)  (736 209)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 209)  (739 209)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 209)  (740 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (741 209)  (741 209)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.input_2_0
 (36 1)  (744 209)  (744 209)  LC_0 Logic Functioning bit
 (37 1)  (745 209)  (745 209)  LC_0 Logic Functioning bit
 (38 1)  (746 209)  (746 209)  LC_0 Logic Functioning bit
 (42 1)  (750 209)  (750 209)  LC_0 Logic Functioning bit
 (47 1)  (755 209)  (755 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (708 210)  (708 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (722 210)  (722 210)  routing T_14_13.lft_op_4 <X> T_14_13.lc_trk_g0_4
 (17 2)  (725 210)  (725 210)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 210)  (726 210)  routing T_14_13.wire_logic_cluster/lc_5/out <X> T_14_13.lc_trk_g0_5
 (21 2)  (729 210)  (729 210)  routing T_14_13.lft_op_7 <X> T_14_13.lc_trk_g0_7
 (22 2)  (730 210)  (730 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 210)  (732 210)  routing T_14_13.lft_op_7 <X> T_14_13.lc_trk_g0_7
 (25 2)  (733 210)  (733 210)  routing T_14_13.lft_op_6 <X> T_14_13.lc_trk_g0_6
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 210)  (739 210)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (745 210)  (745 210)  LC_1 Logic Functioning bit
 (42 2)  (750 210)  (750 210)  LC_1 Logic Functioning bit
 (45 2)  (753 210)  (753 210)  LC_1 Logic Functioning bit
 (0 3)  (708 211)  (708 211)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 3)  (710 211)  (710 211)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (15 3)  (723 211)  (723 211)  routing T_14_13.lft_op_4 <X> T_14_13.lc_trk_g0_4
 (17 3)  (725 211)  (725 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (730 211)  (730 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 211)  (732 211)  routing T_14_13.lft_op_6 <X> T_14_13.lc_trk_g0_6
 (27 3)  (735 211)  (735 211)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 211)  (736 211)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 211)  (738 211)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 211)  (740 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 211)  (741 211)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.input_2_1
 (36 3)  (744 211)  (744 211)  LC_1 Logic Functioning bit
 (37 3)  (745 211)  (745 211)  LC_1 Logic Functioning bit
 (39 3)  (747 211)  (747 211)  LC_1 Logic Functioning bit
 (43 3)  (751 211)  (751 211)  LC_1 Logic Functioning bit
 (48 3)  (756 211)  (756 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (12 4)  (720 212)  (720 212)  routing T_14_13.sp4_v_b_5 <X> T_14_13.sp4_h_r_5
 (14 4)  (722 212)  (722 212)  routing T_14_13.lft_op_0 <X> T_14_13.lc_trk_g1_0
 (27 4)  (735 212)  (735 212)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 212)  (736 212)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 212)  (741 212)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 212)  (742 212)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 212)  (743 212)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.input_2_2
 (37 4)  (745 212)  (745 212)  LC_2 Logic Functioning bit
 (39 4)  (747 212)  (747 212)  LC_2 Logic Functioning bit
 (45 4)  (753 212)  (753 212)  LC_2 Logic Functioning bit
 (52 4)  (760 212)  (760 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (4 5)  (712 213)  (712 213)  routing T_14_13.sp4_v_t_47 <X> T_14_13.sp4_h_r_3
 (11 5)  (719 213)  (719 213)  routing T_14_13.sp4_v_b_5 <X> T_14_13.sp4_h_r_5
 (15 5)  (723 213)  (723 213)  routing T_14_13.lft_op_0 <X> T_14_13.lc_trk_g1_0
 (17 5)  (725 213)  (725 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (734 213)  (734 213)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 213)  (736 213)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 213)  (737 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 213)  (739 213)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 213)  (740 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (741 213)  (741 213)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.input_2_2
 (34 5)  (742 213)  (742 213)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.input_2_2
 (35 5)  (743 213)  (743 213)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.input_2_2
 (36 5)  (744 213)  (744 213)  LC_2 Logic Functioning bit
 (37 5)  (745 213)  (745 213)  LC_2 Logic Functioning bit
 (39 5)  (747 213)  (747 213)  LC_2 Logic Functioning bit
 (43 5)  (751 213)  (751 213)  LC_2 Logic Functioning bit
 (21 6)  (729 214)  (729 214)  routing T_14_13.wire_logic_cluster/lc_7/out <X> T_14_13.lc_trk_g1_7
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (736 214)  (736 214)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 214)  (739 214)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (745 214)  (745 214)  LC_3 Logic Functioning bit
 (42 6)  (750 214)  (750 214)  LC_3 Logic Functioning bit
 (45 6)  (753 214)  (753 214)  LC_3 Logic Functioning bit
 (27 7)  (735 215)  (735 215)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 215)  (736 215)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 215)  (738 215)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 215)  (740 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (741 215)  (741 215)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.input_2_3
 (35 7)  (743 215)  (743 215)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.input_2_3
 (36 7)  (744 215)  (744 215)  LC_3 Logic Functioning bit
 (37 7)  (745 215)  (745 215)  LC_3 Logic Functioning bit
 (39 7)  (747 215)  (747 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (53 7)  (761 215)  (761 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (722 216)  (722 216)  routing T_14_13.wire_logic_cluster/lc_0/out <X> T_14_13.lc_trk_g2_0
 (17 8)  (725 216)  (725 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 216)  (726 216)  routing T_14_13.wire_logic_cluster/lc_1/out <X> T_14_13.lc_trk_g2_1
 (21 8)  (729 216)  (729 216)  routing T_14_13.wire_logic_cluster/lc_3/out <X> T_14_13.lc_trk_g2_3
 (22 8)  (730 216)  (730 216)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (733 216)  (733 216)  routing T_14_13.sp4_v_t_23 <X> T_14_13.lc_trk_g2_2
 (27 8)  (735 216)  (735 216)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 216)  (736 216)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 216)  (743 216)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.input_2_4
 (37 8)  (745 216)  (745 216)  LC_4 Logic Functioning bit
 (42 8)  (750 216)  (750 216)  LC_4 Logic Functioning bit
 (45 8)  (753 216)  (753 216)  LC_4 Logic Functioning bit
 (51 8)  (759 216)  (759 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (720 217)  (720 217)  routing T_14_13.sp4_h_r_8 <X> T_14_13.sp4_v_b_8
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (730 217)  (730 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (731 217)  (731 217)  routing T_14_13.sp4_v_t_23 <X> T_14_13.lc_trk_g2_2
 (25 9)  (733 217)  (733 217)  routing T_14_13.sp4_v_t_23 <X> T_14_13.lc_trk_g2_2
 (26 9)  (734 217)  (734 217)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 217)  (736 217)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 217)  (737 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 217)  (739 217)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 217)  (740 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (741 217)  (741 217)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.input_2_4
 (36 9)  (744 217)  (744 217)  LC_4 Logic Functioning bit
 (37 9)  (745 217)  (745 217)  LC_4 Logic Functioning bit
 (38 9)  (746 217)  (746 217)  LC_4 Logic Functioning bit
 (42 9)  (750 217)  (750 217)  LC_4 Logic Functioning bit
 (14 10)  (722 218)  (722 218)  routing T_14_13.wire_logic_cluster/lc_4/out <X> T_14_13.lc_trk_g2_4
 (25 10)  (733 218)  (733 218)  routing T_14_13.wire_logic_cluster/lc_6/out <X> T_14_13.lc_trk_g2_6
 (28 10)  (736 218)  (736 218)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 218)  (743 218)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.input_2_5
 (37 10)  (745 218)  (745 218)  LC_5 Logic Functioning bit
 (42 10)  (750 218)  (750 218)  LC_5 Logic Functioning bit
 (45 10)  (753 218)  (753 218)  LC_5 Logic Functioning bit
 (47 10)  (755 218)  (755 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (17 11)  (725 219)  (725 219)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (730 219)  (730 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (735 219)  (735 219)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 219)  (736 219)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 219)  (738 219)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 219)  (739 219)  routing T_14_13.lc_trk_g0_2 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 219)  (740 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (744 219)  (744 219)  LC_5 Logic Functioning bit
 (37 11)  (745 219)  (745 219)  LC_5 Logic Functioning bit
 (39 11)  (747 219)  (747 219)  LC_5 Logic Functioning bit
 (43 11)  (751 219)  (751 219)  LC_5 Logic Functioning bit
 (15 12)  (723 220)  (723 220)  routing T_14_13.sp4_h_r_33 <X> T_14_13.lc_trk_g3_1
 (16 12)  (724 220)  (724 220)  routing T_14_13.sp4_h_r_33 <X> T_14_13.lc_trk_g3_1
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 220)  (726 220)  routing T_14_13.sp4_h_r_33 <X> T_14_13.lc_trk_g3_1
 (25 12)  (733 220)  (733 220)  routing T_14_13.wire_logic_cluster/lc_2/out <X> T_14_13.lc_trk_g3_2
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 220)  (741 220)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 220)  (742 220)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 220)  (743 220)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.input_2_6
 (42 12)  (750 220)  (750 220)  LC_6 Logic Functioning bit
 (43 12)  (751 220)  (751 220)  LC_6 Logic Functioning bit
 (45 12)  (753 220)  (753 220)  LC_6 Logic Functioning bit
 (14 13)  (722 221)  (722 221)  routing T_14_13.sp4_r_v_b_40 <X> T_14_13.lc_trk_g3_0
 (17 13)  (725 221)  (725 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (730 221)  (730 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 221)  (734 221)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 221)  (736 221)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 221)  (740 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 221)  (741 221)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.input_2_6
 (35 13)  (743 221)  (743 221)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.input_2_6
 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (38 13)  (746 221)  (746 221)  LC_6 Logic Functioning bit
 (42 13)  (750 221)  (750 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (46 13)  (754 221)  (754 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (21 14)  (729 222)  (729 222)  routing T_14_13.bnl_op_7 <X> T_14_13.lc_trk_g3_7
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (28 14)  (736 222)  (736 222)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 222)  (739 222)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 222)  (742 222)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 222)  (745 222)  LC_7 Logic Functioning bit
 (39 14)  (747 222)  (747 222)  LC_7 Logic Functioning bit
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (21 15)  (729 223)  (729 223)  routing T_14_13.bnl_op_7 <X> T_14_13.lc_trk_g3_7
 (27 15)  (735 223)  (735 223)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 223)  (736 223)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 223)  (738 223)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 223)  (739 223)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 223)  (740 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (742 223)  (742 223)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.input_2_7
 (36 15)  (744 223)  (744 223)  LC_7 Logic Functioning bit
 (37 15)  (745 223)  (745 223)  LC_7 Logic Functioning bit
 (38 15)  (746 223)  (746 223)  LC_7 Logic Functioning bit
 (42 15)  (750 223)  (750 223)  LC_7 Logic Functioning bit
 (52 15)  (760 223)  (760 223)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_15_13

 (27 0)  (789 208)  (789 208)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 208)  (790 208)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (39 0)  (801 208)  (801 208)  LC_0 Logic Functioning bit
 (41 0)  (803 208)  (803 208)  LC_0 Logic Functioning bit
 (42 0)  (804 208)  (804 208)  LC_0 Logic Functioning bit
 (44 0)  (806 208)  (806 208)  LC_0 Logic Functioning bit
 (45 0)  (807 208)  (807 208)  LC_0 Logic Functioning bit
 (36 1)  (798 209)  (798 209)  LC_0 Logic Functioning bit
 (39 1)  (801 209)  (801 209)  LC_0 Logic Functioning bit
 (41 1)  (803 209)  (803 209)  LC_0 Logic Functioning bit
 (42 1)  (804 209)  (804 209)  LC_0 Logic Functioning bit
 (50 1)  (812 209)  (812 209)  Carry_In_Mux bit 

 (0 2)  (762 210)  (762 210)  routing T_15_13.lc_trk_g2_0 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (4 2)  (766 210)  (766 210)  routing T_15_13.sp4_v_b_4 <X> T_15_13.sp4_v_t_37
 (6 2)  (768 210)  (768 210)  routing T_15_13.sp4_v_b_4 <X> T_15_13.sp4_v_t_37
 (13 2)  (775 210)  (775 210)  routing T_15_13.sp4_h_r_2 <X> T_15_13.sp4_v_t_39
 (27 2)  (789 210)  (789 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 210)  (790 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (39 2)  (801 210)  (801 210)  LC_1 Logic Functioning bit
 (41 2)  (803 210)  (803 210)  LC_1 Logic Functioning bit
 (42 2)  (804 210)  (804 210)  LC_1 Logic Functioning bit
 (44 2)  (806 210)  (806 210)  LC_1 Logic Functioning bit
 (45 2)  (807 210)  (807 210)  LC_1 Logic Functioning bit
 (2 3)  (764 211)  (764 211)  routing T_15_13.lc_trk_g2_0 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (12 3)  (774 211)  (774 211)  routing T_15_13.sp4_h_r_2 <X> T_15_13.sp4_v_t_39
 (36 3)  (798 211)  (798 211)  LC_1 Logic Functioning bit
 (39 3)  (801 211)  (801 211)  LC_1 Logic Functioning bit
 (41 3)  (803 211)  (803 211)  LC_1 Logic Functioning bit
 (42 3)  (804 211)  (804 211)  LC_1 Logic Functioning bit
 (0 4)  (762 212)  (762 212)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (1 4)  (763 212)  (763 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (783 212)  (783 212)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g1_3
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 212)  (787 212)  routing T_15_13.wire_logic_cluster/lc_2/out <X> T_15_13.lc_trk_g1_2
 (27 4)  (789 212)  (789 212)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (39 4)  (801 212)  (801 212)  LC_2 Logic Functioning bit
 (41 4)  (803 212)  (803 212)  LC_2 Logic Functioning bit
 (42 4)  (804 212)  (804 212)  LC_2 Logic Functioning bit
 (44 4)  (806 212)  (806 212)  LC_2 Logic Functioning bit
 (45 4)  (807 212)  (807 212)  LC_2 Logic Functioning bit
 (1 5)  (763 213)  (763 213)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (22 5)  (784 213)  (784 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 213)  (792 213)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 213)  (798 213)  LC_2 Logic Functioning bit
 (39 5)  (801 213)  (801 213)  LC_2 Logic Functioning bit
 (41 5)  (803 213)  (803 213)  LC_2 Logic Functioning bit
 (42 5)  (804 213)  (804 213)  LC_2 Logic Functioning bit
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 214)  (780 214)  routing T_15_13.wire_logic_cluster/lc_5/out <X> T_15_13.lc_trk_g1_5
 (25 6)  (787 214)  (787 214)  routing T_15_13.wire_logic_cluster/lc_6/out <X> T_15_13.lc_trk_g1_6
 (27 6)  (789 214)  (789 214)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (41 6)  (803 214)  (803 214)  LC_3 Logic Functioning bit
 (42 6)  (804 214)  (804 214)  LC_3 Logic Functioning bit
 (44 6)  (806 214)  (806 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 215)  (792 215)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (39 7)  (801 215)  (801 215)  LC_3 Logic Functioning bit
 (41 7)  (803 215)  (803 215)  LC_3 Logic Functioning bit
 (42 7)  (804 215)  (804 215)  LC_3 Logic Functioning bit
 (14 8)  (776 216)  (776 216)  routing T_15_13.sp4_h_r_40 <X> T_15_13.lc_trk_g2_0
 (25 8)  (787 216)  (787 216)  routing T_15_13.sp4_v_b_26 <X> T_15_13.lc_trk_g2_2
 (27 8)  (789 216)  (789 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 216)  (790 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 216)  (792 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (39 8)  (801 216)  (801 216)  LC_4 Logic Functioning bit
 (41 8)  (803 216)  (803 216)  LC_4 Logic Functioning bit
 (42 8)  (804 216)  (804 216)  LC_4 Logic Functioning bit
 (44 8)  (806 216)  (806 216)  LC_4 Logic Functioning bit
 (45 8)  (807 216)  (807 216)  LC_4 Logic Functioning bit
 (14 9)  (776 217)  (776 217)  routing T_15_13.sp4_h_r_40 <X> T_15_13.lc_trk_g2_0
 (15 9)  (777 217)  (777 217)  routing T_15_13.sp4_h_r_40 <X> T_15_13.lc_trk_g2_0
 (16 9)  (778 217)  (778 217)  routing T_15_13.sp4_h_r_40 <X> T_15_13.lc_trk_g2_0
 (17 9)  (779 217)  (779 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (784 217)  (784 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (785 217)  (785 217)  routing T_15_13.sp4_v_b_26 <X> T_15_13.lc_trk_g2_2
 (36 9)  (798 217)  (798 217)  LC_4 Logic Functioning bit
 (39 9)  (801 217)  (801 217)  LC_4 Logic Functioning bit
 (41 9)  (803 217)  (803 217)  LC_4 Logic Functioning bit
 (42 9)  (804 217)  (804 217)  LC_4 Logic Functioning bit
 (27 10)  (789 218)  (789 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 218)  (792 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (39 10)  (801 218)  (801 218)  LC_5 Logic Functioning bit
 (41 10)  (803 218)  (803 218)  LC_5 Logic Functioning bit
 (42 10)  (804 218)  (804 218)  LC_5 Logic Functioning bit
 (44 10)  (806 218)  (806 218)  LC_5 Logic Functioning bit
 (45 10)  (807 218)  (807 218)  LC_5 Logic Functioning bit
 (14 11)  (776 219)  (776 219)  routing T_15_13.sp4_r_v_b_36 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (36 11)  (798 219)  (798 219)  LC_5 Logic Functioning bit
 (39 11)  (801 219)  (801 219)  LC_5 Logic Functioning bit
 (41 11)  (803 219)  (803 219)  LC_5 Logic Functioning bit
 (42 11)  (804 219)  (804 219)  LC_5 Logic Functioning bit
 (10 12)  (772 220)  (772 220)  routing T_15_13.sp4_v_t_40 <X> T_15_13.sp4_h_r_10
 (14 12)  (776 220)  (776 220)  routing T_15_13.wire_logic_cluster/lc_0/out <X> T_15_13.lc_trk_g3_0
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 220)  (780 220)  routing T_15_13.wire_logic_cluster/lc_1/out <X> T_15_13.lc_trk_g3_1
 (27 12)  (789 220)  (789 220)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 220)  (792 220)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (39 12)  (801 220)  (801 220)  LC_6 Logic Functioning bit
 (41 12)  (803 220)  (803 220)  LC_6 Logic Functioning bit
 (42 12)  (804 220)  (804 220)  LC_6 Logic Functioning bit
 (44 12)  (806 220)  (806 220)  LC_6 Logic Functioning bit
 (45 12)  (807 220)  (807 220)  LC_6 Logic Functioning bit
 (17 13)  (779 221)  (779 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 221)  (792 221)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 221)  (798 221)  LC_6 Logic Functioning bit
 (39 13)  (801 221)  (801 221)  LC_6 Logic Functioning bit
 (41 13)  (803 221)  (803 221)  LC_6 Logic Functioning bit
 (42 13)  (804 221)  (804 221)  LC_6 Logic Functioning bit
 (0 14)  (762 222)  (762 222)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 222)  (776 222)  routing T_15_13.wire_logic_cluster/lc_4/out <X> T_15_13.lc_trk_g3_4
 (21 14)  (783 222)  (783 222)  routing T_15_13.wire_logic_cluster/lc_7/out <X> T_15_13.lc_trk_g3_7
 (22 14)  (784 222)  (784 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 222)  (789 222)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 222)  (790 222)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 222)  (792 222)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 222)  (798 222)  LC_7 Logic Functioning bit
 (39 14)  (801 222)  (801 222)  LC_7 Logic Functioning bit
 (41 14)  (803 222)  (803 222)  LC_7 Logic Functioning bit
 (42 14)  (804 222)  (804 222)  LC_7 Logic Functioning bit
 (44 14)  (806 222)  (806 222)  LC_7 Logic Functioning bit
 (45 14)  (807 222)  (807 222)  LC_7 Logic Functioning bit
 (1 15)  (763 223)  (763 223)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (792 223)  (792 223)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 223)  (798 223)  LC_7 Logic Functioning bit
 (39 15)  (801 223)  (801 223)  LC_7 Logic Functioning bit
 (41 15)  (803 223)  (803 223)  LC_7 Logic Functioning bit
 (42 15)  (804 223)  (804 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (12 0)  (828 208)  (828 208)  routing T_16_13.sp4_v_t_39 <X> T_16_13.sp4_h_r_2
 (14 0)  (830 208)  (830 208)  routing T_16_13.bnr_op_0 <X> T_16_13.lc_trk_g0_0
 (17 0)  (833 208)  (833 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (838 208)  (838 208)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (840 208)  (840 208)  routing T_16_13.bot_op_3 <X> T_16_13.lc_trk_g0_3
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 208)  (847 208)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 208)  (849 208)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 208)  (851 208)  routing T_16_13.lc_trk_g0_4 <X> T_16_13.input_2_0
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (37 0)  (853 208)  (853 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (40 0)  (856 208)  (856 208)  LC_0 Logic Functioning bit
 (41 0)  (857 208)  (857 208)  LC_0 Logic Functioning bit
 (43 0)  (859 208)  (859 208)  LC_0 Logic Functioning bit
 (14 1)  (830 209)  (830 209)  routing T_16_13.bnr_op_0 <X> T_16_13.lc_trk_g0_0
 (17 1)  (833 209)  (833 209)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (834 209)  (834 209)  routing T_16_13.sp4_r_v_b_34 <X> T_16_13.lc_trk_g0_1
 (27 1)  (843 209)  (843 209)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 209)  (844 209)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 209)  (848 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (852 209)  (852 209)  LC_0 Logic Functioning bit
 (37 1)  (853 209)  (853 209)  LC_0 Logic Functioning bit
 (38 1)  (854 209)  (854 209)  LC_0 Logic Functioning bit
 (41 1)  (857 209)  (857 209)  LC_0 Logic Functioning bit
 (42 1)  (858 209)  (858 209)  LC_0 Logic Functioning bit
 (43 1)  (859 209)  (859 209)  LC_0 Logic Functioning bit
 (47 1)  (863 209)  (863 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (17 2)  (833 210)  (833 210)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (834 210)  (834 210)  routing T_16_13.bnr_op_5 <X> T_16_13.lc_trk_g0_5
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 210)  (850 210)  routing T_16_13.lc_trk_g1_1 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 210)  (852 210)  LC_1 Logic Functioning bit
 (37 2)  (853 210)  (853 210)  LC_1 Logic Functioning bit
 (38 2)  (854 210)  (854 210)  LC_1 Logic Functioning bit
 (42 2)  (858 210)  (858 210)  LC_1 Logic Functioning bit
 (43 2)  (859 210)  (859 210)  LC_1 Logic Functioning bit
 (8 3)  (824 211)  (824 211)  routing T_16_13.sp4_h_l_36 <X> T_16_13.sp4_v_t_36
 (15 3)  (831 211)  (831 211)  routing T_16_13.sp4_v_t_9 <X> T_16_13.lc_trk_g0_4
 (16 3)  (832 211)  (832 211)  routing T_16_13.sp4_v_t_9 <X> T_16_13.lc_trk_g0_4
 (17 3)  (833 211)  (833 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (834 211)  (834 211)  routing T_16_13.bnr_op_5 <X> T_16_13.lc_trk_g0_5
 (26 3)  (842 211)  (842 211)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 211)  (843 211)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 211)  (845 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 211)  (848 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (849 211)  (849 211)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.input_2_1
 (35 3)  (851 211)  (851 211)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.input_2_1
 (36 3)  (852 211)  (852 211)  LC_1 Logic Functioning bit
 (37 3)  (853 211)  (853 211)  LC_1 Logic Functioning bit
 (42 3)  (858 211)  (858 211)  LC_1 Logic Functioning bit
 (43 3)  (859 211)  (859 211)  LC_1 Logic Functioning bit
 (17 4)  (833 212)  (833 212)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (834 212)  (834 212)  routing T_16_13.bnr_op_1 <X> T_16_13.lc_trk_g1_1
 (22 4)  (838 212)  (838 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (841 212)  (841 212)  routing T_16_13.bnr_op_2 <X> T_16_13.lc_trk_g1_2
 (36 4)  (852 212)  (852 212)  LC_2 Logic Functioning bit
 (37 4)  (853 212)  (853 212)  LC_2 Logic Functioning bit
 (38 4)  (854 212)  (854 212)  LC_2 Logic Functioning bit
 (39 4)  (855 212)  (855 212)  LC_2 Logic Functioning bit
 (40 4)  (856 212)  (856 212)  LC_2 Logic Functioning bit
 (41 4)  (857 212)  (857 212)  LC_2 Logic Functioning bit
 (42 4)  (858 212)  (858 212)  LC_2 Logic Functioning bit
 (43 4)  (859 212)  (859 212)  LC_2 Logic Functioning bit
 (47 4)  (863 212)  (863 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (868 212)  (868 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (18 5)  (834 213)  (834 213)  routing T_16_13.bnr_op_1 <X> T_16_13.lc_trk_g1_1
 (21 5)  (837 213)  (837 213)  routing T_16_13.sp4_r_v_b_27 <X> T_16_13.lc_trk_g1_3
 (22 5)  (838 213)  (838 213)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (841 213)  (841 213)  routing T_16_13.bnr_op_2 <X> T_16_13.lc_trk_g1_2
 (36 5)  (852 213)  (852 213)  LC_2 Logic Functioning bit
 (37 5)  (853 213)  (853 213)  LC_2 Logic Functioning bit
 (38 5)  (854 213)  (854 213)  LC_2 Logic Functioning bit
 (39 5)  (855 213)  (855 213)  LC_2 Logic Functioning bit
 (40 5)  (856 213)  (856 213)  LC_2 Logic Functioning bit
 (41 5)  (857 213)  (857 213)  LC_2 Logic Functioning bit
 (42 5)  (858 213)  (858 213)  LC_2 Logic Functioning bit
 (43 5)  (859 213)  (859 213)  LC_2 Logic Functioning bit
 (46 5)  (862 213)  (862 213)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (53 5)  (869 213)  (869 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (28 6)  (844 214)  (844 214)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 214)  (850 214)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (38 6)  (854 214)  (854 214)  LC_3 Logic Functioning bit
 (41 6)  (857 214)  (857 214)  LC_3 Logic Functioning bit
 (43 6)  (859 214)  (859 214)  LC_3 Logic Functioning bit
 (46 6)  (862 214)  (862 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (13 7)  (829 215)  (829 215)  routing T_16_13.sp4_v_b_0 <X> T_16_13.sp4_h_l_40
 (27 7)  (843 215)  (843 215)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 215)  (844 215)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 215)  (845 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 215)  (846 215)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 215)  (847 215)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 215)  (852 215)  LC_3 Logic Functioning bit
 (38 7)  (854 215)  (854 215)  LC_3 Logic Functioning bit
 (40 7)  (856 215)  (856 215)  LC_3 Logic Functioning bit
 (42 7)  (858 215)  (858 215)  LC_3 Logic Functioning bit
 (9 8)  (825 216)  (825 216)  routing T_16_13.sp4_v_t_42 <X> T_16_13.sp4_h_r_7
 (22 8)  (838 216)  (838 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (843 216)  (843 216)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 216)  (845 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 216)  (847 216)  routing T_16_13.lc_trk_g0_5 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (41 8)  (857 216)  (857 216)  LC_4 Logic Functioning bit
 (22 9)  (838 217)  (838 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (839 217)  (839 217)  routing T_16_13.sp4_h_l_15 <X> T_16_13.lc_trk_g2_2
 (24 9)  (840 217)  (840 217)  routing T_16_13.sp4_h_l_15 <X> T_16_13.lc_trk_g2_2
 (25 9)  (841 217)  (841 217)  routing T_16_13.sp4_h_l_15 <X> T_16_13.lc_trk_g2_2
 (29 9)  (845 217)  (845 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 217)  (846 217)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 217)  (848 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (850 217)  (850 217)  routing T_16_13.lc_trk_g1_1 <X> T_16_13.input_2_4
 (15 10)  (831 218)  (831 218)  routing T_16_13.sp4_h_l_16 <X> T_16_13.lc_trk_g2_5
 (16 10)  (832 218)  (832 218)  routing T_16_13.sp4_h_l_16 <X> T_16_13.lc_trk_g2_5
 (17 10)  (833 218)  (833 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (834 219)  (834 219)  routing T_16_13.sp4_h_l_16 <X> T_16_13.lc_trk_g2_5
 (14 12)  (830 220)  (830 220)  routing T_16_13.sp4_h_r_40 <X> T_16_13.lc_trk_g3_0
 (17 12)  (833 220)  (833 220)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (834 220)  (834 220)  routing T_16_13.bnl_op_1 <X> T_16_13.lc_trk_g3_1
 (28 12)  (844 220)  (844 220)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 220)  (845 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 220)  (846 220)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 220)  (848 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (851 220)  (851 220)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.input_2_6
 (36 12)  (852 220)  (852 220)  LC_6 Logic Functioning bit
 (38 12)  (854 220)  (854 220)  LC_6 Logic Functioning bit
 (39 12)  (855 220)  (855 220)  LC_6 Logic Functioning bit
 (40 12)  (856 220)  (856 220)  LC_6 Logic Functioning bit
 (14 13)  (830 221)  (830 221)  routing T_16_13.sp4_h_r_40 <X> T_16_13.lc_trk_g3_0
 (15 13)  (831 221)  (831 221)  routing T_16_13.sp4_h_r_40 <X> T_16_13.lc_trk_g3_0
 (16 13)  (832 221)  (832 221)  routing T_16_13.sp4_h_r_40 <X> T_16_13.lc_trk_g3_0
 (17 13)  (833 221)  (833 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (834 221)  (834 221)  routing T_16_13.bnl_op_1 <X> T_16_13.lc_trk_g3_1
 (27 13)  (843 221)  (843 221)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 221)  (844 221)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 221)  (845 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 221)  (847 221)  routing T_16_13.lc_trk_g0_3 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 221)  (848 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (849 221)  (849 221)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.input_2_6
 (34 13)  (850 221)  (850 221)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.input_2_6
 (35 13)  (851 221)  (851 221)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.input_2_6
 (37 13)  (853 221)  (853 221)  LC_6 Logic Functioning bit
 (38 13)  (854 221)  (854 221)  LC_6 Logic Functioning bit
 (41 13)  (857 221)  (857 221)  LC_6 Logic Functioning bit
 (42 13)  (858 221)  (858 221)  LC_6 Logic Functioning bit
 (48 13)  (864 221)  (864 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (5 14)  (821 222)  (821 222)  routing T_16_13.sp4_v_b_9 <X> T_16_13.sp4_h_l_44
 (21 14)  (837 222)  (837 222)  routing T_16_13.sp12_v_b_7 <X> T_16_13.lc_trk_g3_7
 (22 14)  (838 222)  (838 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (840 222)  (840 222)  routing T_16_13.sp12_v_b_7 <X> T_16_13.lc_trk_g3_7
 (11 15)  (827 223)  (827 223)  routing T_16_13.sp4_h_r_11 <X> T_16_13.sp4_h_l_46
 (21 15)  (837 223)  (837 223)  routing T_16_13.sp12_v_b_7 <X> T_16_13.lc_trk_g3_7


LogicTile_17_13

 (0 0)  (874 208)  (874 208)  Negative Clock bit

 (22 0)  (896 208)  (896 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (900 208)  (900 208)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 208)  (901 208)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 208)  (902 208)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 208)  (904 208)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 208)  (910 208)  LC_0 Logic Functioning bit
 (37 0)  (911 208)  (911 208)  LC_0 Logic Functioning bit
 (38 0)  (912 208)  (912 208)  LC_0 Logic Functioning bit
 (39 0)  (913 208)  (913 208)  LC_0 Logic Functioning bit
 (41 0)  (915 208)  (915 208)  LC_0 Logic Functioning bit
 (43 0)  (917 208)  (917 208)  LC_0 Logic Functioning bit
 (45 0)  (919 208)  (919 208)  LC_0 Logic Functioning bit
 (21 1)  (895 209)  (895 209)  routing T_17_13.sp4_r_v_b_32 <X> T_17_13.lc_trk_g0_3
 (22 1)  (896 209)  (896 209)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (898 209)  (898 209)  routing T_17_13.bot_op_2 <X> T_17_13.lc_trk_g0_2
 (27 1)  (901 209)  (901 209)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 209)  (902 209)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 209)  (903 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 209)  (904 209)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 209)  (905 209)  routing T_17_13.lc_trk_g0_3 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 209)  (911 209)  LC_0 Logic Functioning bit
 (39 1)  (913 209)  (913 209)  LC_0 Logic Functioning bit
 (44 1)  (918 209)  (918 209)  LC_0 Logic Functioning bit
 (45 1)  (919 209)  (919 209)  LC_0 Logic Functioning bit
 (46 1)  (920 209)  (920 209)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (921 209)  (921 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (874 210)  (874 210)  routing T_17_13.lc_trk_g2_0 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (6 2)  (880 210)  (880 210)  routing T_17_13.sp4_h_l_42 <X> T_17_13.sp4_v_t_37
 (2 3)  (876 211)  (876 211)  routing T_17_13.lc_trk_g2_0 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (8 3)  (882 211)  (882 211)  routing T_17_13.sp4_h_l_36 <X> T_17_13.sp4_v_t_36
 (10 4)  (884 212)  (884 212)  routing T_17_13.sp4_v_t_46 <X> T_17_13.sp4_h_r_4
 (22 4)  (896 212)  (896 212)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 212)  (898 212)  routing T_17_13.bot_op_3 <X> T_17_13.lc_trk_g1_3
 (3 6)  (877 214)  (877 214)  routing T_17_13.sp12_h_r_0 <X> T_17_13.sp12_v_t_23
 (15 6)  (889 214)  (889 214)  routing T_17_13.sp4_h_r_21 <X> T_17_13.lc_trk_g1_5
 (16 6)  (890 214)  (890 214)  routing T_17_13.sp4_h_r_21 <X> T_17_13.lc_trk_g1_5
 (17 6)  (891 214)  (891 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 214)  (892 214)  routing T_17_13.sp4_h_r_21 <X> T_17_13.lc_trk_g1_5
 (3 7)  (877 215)  (877 215)  routing T_17_13.sp12_h_r_0 <X> T_17_13.sp12_v_t_23
 (18 7)  (892 215)  (892 215)  routing T_17_13.sp4_h_r_21 <X> T_17_13.lc_trk_g1_5
 (28 8)  (902 216)  (902 216)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 216)  (904 216)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 216)  (907 216)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 216)  (908 216)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 216)  (910 216)  LC_4 Logic Functioning bit
 (38 8)  (912 216)  (912 216)  LC_4 Logic Functioning bit
 (41 8)  (915 216)  (915 216)  LC_4 Logic Functioning bit
 (43 8)  (917 216)  (917 216)  LC_4 Logic Functioning bit
 (15 9)  (889 217)  (889 217)  routing T_17_13.sp4_v_t_29 <X> T_17_13.lc_trk_g2_0
 (16 9)  (890 217)  (890 217)  routing T_17_13.sp4_v_t_29 <X> T_17_13.lc_trk_g2_0
 (17 9)  (891 217)  (891 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (900 217)  (900 217)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 217)  (901 217)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 217)  (902 217)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 217)  (905 217)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 217)  (911 217)  LC_4 Logic Functioning bit
 (39 9)  (913 217)  (913 217)  LC_4 Logic Functioning bit
 (41 9)  (915 217)  (915 217)  LC_4 Logic Functioning bit
 (43 9)  (917 217)  (917 217)  LC_4 Logic Functioning bit
 (53 9)  (927 217)  (927 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (886 218)  (886 218)  routing T_17_13.sp4_v_b_8 <X> T_17_13.sp4_h_l_45
 (17 10)  (891 218)  (891 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (27 10)  (901 218)  (901 218)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 218)  (910 218)  LC_5 Logic Functioning bit
 (38 10)  (912 218)  (912 218)  LC_5 Logic Functioning bit
 (40 10)  (914 218)  (914 218)  LC_5 Logic Functioning bit
 (41 10)  (915 218)  (915 218)  LC_5 Logic Functioning bit
 (42 10)  (916 218)  (916 218)  LC_5 Logic Functioning bit
 (43 10)  (917 218)  (917 218)  LC_5 Logic Functioning bit
 (18 11)  (892 219)  (892 219)  routing T_17_13.sp4_r_v_b_37 <X> T_17_13.lc_trk_g2_5
 (30 11)  (904 219)  (904 219)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 219)  (905 219)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 219)  (910 219)  LC_5 Logic Functioning bit
 (38 11)  (912 219)  (912 219)  LC_5 Logic Functioning bit
 (40 11)  (914 219)  (914 219)  LC_5 Logic Functioning bit
 (41 11)  (915 219)  (915 219)  LC_5 Logic Functioning bit
 (42 11)  (916 219)  (916 219)  LC_5 Logic Functioning bit
 (43 11)  (917 219)  (917 219)  LC_5 Logic Functioning bit
 (14 12)  (888 220)  (888 220)  routing T_17_13.sp4_v_b_24 <X> T_17_13.lc_trk_g3_0
 (16 12)  (890 220)  (890 220)  routing T_17_13.sp4_v_b_33 <X> T_17_13.lc_trk_g3_1
 (17 12)  (891 220)  (891 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (892 220)  (892 220)  routing T_17_13.sp4_v_b_33 <X> T_17_13.lc_trk_g3_1
 (21 12)  (895 220)  (895 220)  routing T_17_13.sp4_v_t_22 <X> T_17_13.lc_trk_g3_3
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (897 220)  (897 220)  routing T_17_13.sp4_v_t_22 <X> T_17_13.lc_trk_g3_3
 (27 12)  (901 220)  (901 220)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 220)  (902 220)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 220)  (903 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (16 13)  (890 221)  (890 221)  routing T_17_13.sp4_v_b_24 <X> T_17_13.lc_trk_g3_0
 (17 13)  (891 221)  (891 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (892 221)  (892 221)  routing T_17_13.sp4_v_b_33 <X> T_17_13.lc_trk_g3_1
 (21 13)  (895 221)  (895 221)  routing T_17_13.sp4_v_t_22 <X> T_17_13.lc_trk_g3_3
 (22 13)  (896 221)  (896 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 221)  (897 221)  routing T_17_13.sp4_v_b_42 <X> T_17_13.lc_trk_g3_2
 (24 13)  (898 221)  (898 221)  routing T_17_13.sp4_v_b_42 <X> T_17_13.lc_trk_g3_2
 (27 13)  (901 221)  (901 221)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 221)  (902 221)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 221)  (903 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (911 221)  (911 221)  LC_6 Logic Functioning bit
 (39 13)  (913 221)  (913 221)  LC_6 Logic Functioning bit
 (40 13)  (914 221)  (914 221)  LC_6 Logic Functioning bit
 (42 13)  (916 221)  (916 221)  LC_6 Logic Functioning bit
 (46 13)  (920 221)  (920 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 222)  (891 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (899 222)  (899 222)  routing T_17_13.rgt_op_6 <X> T_17_13.lc_trk_g3_6
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 222)  (907 222)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 222)  (908 222)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 222)  (910 222)  LC_7 Logic Functioning bit
 (38 14)  (912 222)  (912 222)  LC_7 Logic Functioning bit
 (52 14)  (926 222)  (926 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (874 223)  (874 223)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 223)  (875 223)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (22 15)  (896 223)  (896 223)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (898 223)  (898 223)  routing T_17_13.rgt_op_6 <X> T_17_13.lc_trk_g3_6
 (27 15)  (901 223)  (901 223)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 223)  (902 223)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 223)  (903 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (911 223)  (911 223)  LC_7 Logic Functioning bit
 (39 15)  (913 223)  (913 223)  LC_7 Logic Functioning bit


LogicTile_18_13

 (12 0)  (940 208)  (940 208)  routing T_18_13.sp4_v_t_39 <X> T_18_13.sp4_h_r_2
 (17 0)  (945 208)  (945 208)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 208)  (946 208)  routing T_18_13.wire_logic_cluster/lc_1/out <X> T_18_13.lc_trk_g0_1
 (28 0)  (956 208)  (956 208)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 208)  (959 208)  routing T_18_13.lc_trk_g2_5 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 208)  (961 208)  routing T_18_13.lc_trk_g2_5 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 208)  (964 208)  LC_0 Logic Functioning bit
 (38 0)  (966 208)  (966 208)  LC_0 Logic Functioning bit
 (41 0)  (969 208)  (969 208)  LC_0 Logic Functioning bit
 (43 0)  (971 208)  (971 208)  LC_0 Logic Functioning bit
 (22 1)  (950 209)  (950 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (951 209)  (951 209)  routing T_18_13.sp4_h_r_2 <X> T_18_13.lc_trk_g0_2
 (24 1)  (952 209)  (952 209)  routing T_18_13.sp4_h_r_2 <X> T_18_13.lc_trk_g0_2
 (25 1)  (953 209)  (953 209)  routing T_18_13.sp4_h_r_2 <X> T_18_13.lc_trk_g0_2
 (26 1)  (954 209)  (954 209)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 209)  (955 209)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 209)  (957 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (965 209)  (965 209)  LC_0 Logic Functioning bit
 (39 1)  (967 209)  (967 209)  LC_0 Logic Functioning bit
 (41 1)  (969 209)  (969 209)  LC_0 Logic Functioning bit
 (43 1)  (971 209)  (971 209)  LC_0 Logic Functioning bit
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (940 210)  (940 210)  routing T_18_13.sp4_v_t_45 <X> T_18_13.sp4_h_l_39
 (14 2)  (942 210)  (942 210)  routing T_18_13.wire_logic_cluster/lc_4/out <X> T_18_13.lc_trk_g0_4
 (25 2)  (953 210)  (953 210)  routing T_18_13.wire_logic_cluster/lc_6/out <X> T_18_13.lc_trk_g0_6
 (26 2)  (954 210)  (954 210)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 210)  (956 210)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 210)  (957 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 210)  (958 210)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 210)  (959 210)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 210)  (960 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 210)  (964 210)  LC_1 Logic Functioning bit
 (37 2)  (965 210)  (965 210)  LC_1 Logic Functioning bit
 (38 2)  (966 210)  (966 210)  LC_1 Logic Functioning bit
 (45 2)  (973 210)  (973 210)  LC_1 Logic Functioning bit
 (50 2)  (978 210)  (978 210)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (939 211)  (939 211)  routing T_18_13.sp4_v_t_45 <X> T_18_13.sp4_h_l_39
 (13 3)  (941 211)  (941 211)  routing T_18_13.sp4_v_t_45 <X> T_18_13.sp4_h_l_39
 (17 3)  (945 211)  (945 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (950 211)  (950 211)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (955 211)  (955 211)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 211)  (956 211)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 211)  (957 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 211)  (958 211)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 211)  (964 211)  LC_1 Logic Functioning bit
 (37 3)  (965 211)  (965 211)  LC_1 Logic Functioning bit
 (39 3)  (967 211)  (967 211)  LC_1 Logic Functioning bit
 (41 3)  (969 211)  (969 211)  LC_1 Logic Functioning bit
 (43 3)  (971 211)  (971 211)  LC_1 Logic Functioning bit
 (0 4)  (928 212)  (928 212)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (6 4)  (934 212)  (934 212)  routing T_18_13.sp4_h_r_10 <X> T_18_13.sp4_v_b_3
 (21 4)  (949 212)  (949 212)  routing T_18_13.sp4_h_r_11 <X> T_18_13.lc_trk_g1_3
 (22 4)  (950 212)  (950 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (951 212)  (951 212)  routing T_18_13.sp4_h_r_11 <X> T_18_13.lc_trk_g1_3
 (24 4)  (952 212)  (952 212)  routing T_18_13.sp4_h_r_11 <X> T_18_13.lc_trk_g1_3
 (25 4)  (953 212)  (953 212)  routing T_18_13.sp4_h_r_10 <X> T_18_13.lc_trk_g1_2
 (27 4)  (955 212)  (955 212)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 212)  (956 212)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 212)  (957 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 212)  (959 212)  routing T_18_13.lc_trk_g2_5 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 212)  (961 212)  routing T_18_13.lc_trk_g2_5 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 212)  (964 212)  LC_2 Logic Functioning bit
 (38 4)  (966 212)  (966 212)  LC_2 Logic Functioning bit
 (41 4)  (969 212)  (969 212)  LC_2 Logic Functioning bit
 (43 4)  (971 212)  (971 212)  LC_2 Logic Functioning bit
 (0 5)  (928 213)  (928 213)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 5)  (929 213)  (929 213)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (22 5)  (950 213)  (950 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (951 213)  (951 213)  routing T_18_13.sp4_h_r_10 <X> T_18_13.lc_trk_g1_2
 (24 5)  (952 213)  (952 213)  routing T_18_13.sp4_h_r_10 <X> T_18_13.lc_trk_g1_2
 (26 5)  (954 213)  (954 213)  routing T_18_13.lc_trk_g0_2 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 213)  (957 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 213)  (958 213)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (37 5)  (965 213)  (965 213)  LC_2 Logic Functioning bit
 (39 5)  (967 213)  (967 213)  LC_2 Logic Functioning bit
 (41 5)  (969 213)  (969 213)  LC_2 Logic Functioning bit
 (43 5)  (971 213)  (971 213)  LC_2 Logic Functioning bit
 (26 6)  (954 214)  (954 214)  routing T_18_13.lc_trk_g2_5 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (31 6)  (959 214)  (959 214)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 214)  (961 214)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 214)  (962 214)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 214)  (965 214)  LC_3 Logic Functioning bit
 (39 6)  (967 214)  (967 214)  LC_3 Logic Functioning bit
 (3 7)  (931 215)  (931 215)  routing T_18_13.sp12_h_l_23 <X> T_18_13.sp12_v_t_23
 (28 7)  (956 215)  (956 215)  routing T_18_13.lc_trk_g2_5 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 215)  (957 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 215)  (959 215)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 215)  (964 215)  LC_3 Logic Functioning bit
 (38 7)  (966 215)  (966 215)  LC_3 Logic Functioning bit
 (16 8)  (944 216)  (944 216)  routing T_18_13.sp12_v_t_6 <X> T_18_13.lc_trk_g2_1
 (17 8)  (945 216)  (945 216)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (25 8)  (953 216)  (953 216)  routing T_18_13.wire_logic_cluster/lc_2/out <X> T_18_13.lc_trk_g2_2
 (27 8)  (955 216)  (955 216)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 216)  (956 216)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 216)  (957 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 216)  (959 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 216)  (961 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 216)  (962 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 216)  (964 216)  LC_4 Logic Functioning bit
 (41 8)  (969 216)  (969 216)  LC_4 Logic Functioning bit
 (43 8)  (971 216)  (971 216)  LC_4 Logic Functioning bit
 (50 8)  (978 216)  (978 216)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (950 217)  (950 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (954 217)  (954 217)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 217)  (956 217)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 217)  (957 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 217)  (964 217)  LC_4 Logic Functioning bit
 (37 9)  (965 217)  (965 217)  LC_4 Logic Functioning bit
 (39 9)  (967 217)  (967 217)  LC_4 Logic Functioning bit
 (41 9)  (969 217)  (969 217)  LC_4 Logic Functioning bit
 (43 9)  (971 217)  (971 217)  LC_4 Logic Functioning bit
 (15 10)  (943 218)  (943 218)  routing T_18_13.sp12_v_t_2 <X> T_18_13.lc_trk_g2_5
 (17 10)  (945 218)  (945 218)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (946 218)  (946 218)  routing T_18_13.sp12_v_t_2 <X> T_18_13.lc_trk_g2_5
 (25 10)  (953 218)  (953 218)  routing T_18_13.sp4_h_r_46 <X> T_18_13.lc_trk_g2_6
 (18 11)  (946 219)  (946 219)  routing T_18_13.sp12_v_t_2 <X> T_18_13.lc_trk_g2_5
 (22 11)  (950 219)  (950 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (951 219)  (951 219)  routing T_18_13.sp4_h_r_46 <X> T_18_13.lc_trk_g2_6
 (24 11)  (952 219)  (952 219)  routing T_18_13.sp4_h_r_46 <X> T_18_13.lc_trk_g2_6
 (25 11)  (953 219)  (953 219)  routing T_18_13.sp4_h_r_46 <X> T_18_13.lc_trk_g2_6
 (22 12)  (950 220)  (950 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (951 220)  (951 220)  routing T_18_13.sp4_v_t_30 <X> T_18_13.lc_trk_g3_3
 (24 12)  (952 220)  (952 220)  routing T_18_13.sp4_v_t_30 <X> T_18_13.lc_trk_g3_3
 (26 12)  (954 220)  (954 220)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 220)  (957 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 220)  (962 220)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 220)  (964 220)  LC_6 Logic Functioning bit
 (38 12)  (966 220)  (966 220)  LC_6 Logic Functioning bit
 (41 12)  (969 220)  (969 220)  LC_6 Logic Functioning bit
 (43 12)  (971 220)  (971 220)  LC_6 Logic Functioning bit
 (51 12)  (979 220)  (979 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (11 13)  (939 221)  (939 221)  routing T_18_13.sp4_h_l_38 <X> T_18_13.sp4_h_r_11
 (13 13)  (941 221)  (941 221)  routing T_18_13.sp4_h_l_38 <X> T_18_13.sp4_h_r_11
 (14 13)  (942 221)  (942 221)  routing T_18_13.sp4_r_v_b_40 <X> T_18_13.lc_trk_g3_0
 (17 13)  (945 221)  (945 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (950 221)  (950 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (951 221)  (951 221)  routing T_18_13.sp4_h_l_15 <X> T_18_13.lc_trk_g3_2
 (24 13)  (952 221)  (952 221)  routing T_18_13.sp4_h_l_15 <X> T_18_13.lc_trk_g3_2
 (25 13)  (953 221)  (953 221)  routing T_18_13.sp4_h_l_15 <X> T_18_13.lc_trk_g3_2
 (26 13)  (954 221)  (954 221)  routing T_18_13.lc_trk_g0_6 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 221)  (957 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 221)  (959 221)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 221)  (964 221)  LC_6 Logic Functioning bit
 (38 13)  (966 221)  (966 221)  LC_6 Logic Functioning bit
 (40 13)  (968 221)  (968 221)  LC_6 Logic Functioning bit
 (42 13)  (970 221)  (970 221)  LC_6 Logic Functioning bit
 (0 14)  (928 222)  (928 222)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 222)  (943 222)  routing T_18_13.sp4_h_l_16 <X> T_18_13.lc_trk_g3_5
 (16 14)  (944 222)  (944 222)  routing T_18_13.sp4_h_l_16 <X> T_18_13.lc_trk_g3_5
 (17 14)  (945 222)  (945 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (949 222)  (949 222)  routing T_18_13.sp4_h_l_34 <X> T_18_13.lc_trk_g3_7
 (22 14)  (950 222)  (950 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (951 222)  (951 222)  routing T_18_13.sp4_h_l_34 <X> T_18_13.lc_trk_g3_7
 (24 14)  (952 222)  (952 222)  routing T_18_13.sp4_h_l_34 <X> T_18_13.lc_trk_g3_7
 (38 14)  (966 222)  (966 222)  LC_7 Logic Functioning bit
 (41 14)  (969 222)  (969 222)  LC_7 Logic Functioning bit
 (46 14)  (974 222)  (974 222)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (53 14)  (981 222)  (981 222)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (928 223)  (928 223)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 223)  (929 223)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (946 223)  (946 223)  routing T_18_13.sp4_h_l_16 <X> T_18_13.lc_trk_g3_5
 (21 15)  (949 223)  (949 223)  routing T_18_13.sp4_h_l_34 <X> T_18_13.lc_trk_g3_7
 (26 15)  (954 223)  (954 223)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 223)  (955 223)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 223)  (957 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 223)  (960 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (39 15)  (967 223)  (967 223)  LC_7 Logic Functioning bit
 (40 15)  (968 223)  (968 223)  LC_7 Logic Functioning bit
 (46 15)  (974 223)  (974 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_19_13

 (6 0)  (988 208)  (988 208)  routing T_19_13.sp4_h_r_7 <X> T_19_13.sp4_v_b_0
 (11 0)  (993 208)  (993 208)  routing T_19_13.sp4_h_l_45 <X> T_19_13.sp4_v_b_2
 (13 0)  (995 208)  (995 208)  routing T_19_13.sp4_h_l_45 <X> T_19_13.sp4_v_b_2
 (26 0)  (1008 208)  (1008 208)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 208)  (1009 208)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 208)  (1010 208)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 208)  (1016 208)  routing T_19_13.lc_trk_g1_0 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 208)  (1018 208)  LC_0 Logic Functioning bit
 (37 0)  (1019 208)  (1019 208)  LC_0 Logic Functioning bit
 (38 0)  (1020 208)  (1020 208)  LC_0 Logic Functioning bit
 (39 0)  (1021 208)  (1021 208)  LC_0 Logic Functioning bit
 (41 0)  (1023 208)  (1023 208)  LC_0 Logic Functioning bit
 (43 0)  (1025 208)  (1025 208)  LC_0 Logic Functioning bit
 (45 0)  (1027 208)  (1027 208)  LC_0 Logic Functioning bit
 (46 0)  (1028 208)  (1028 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (1029 208)  (1029 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (12 1)  (994 209)  (994 209)  routing T_19_13.sp4_h_l_45 <X> T_19_13.sp4_v_b_2
 (29 1)  (1011 209)  (1011 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (1018 209)  (1018 209)  LC_0 Logic Functioning bit
 (38 1)  (1020 209)  (1020 209)  LC_0 Logic Functioning bit
 (45 1)  (1027 209)  (1027 209)  LC_0 Logic Functioning bit
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (11 2)  (993 210)  (993 210)  routing T_19_13.sp4_h_r_8 <X> T_19_13.sp4_v_t_39
 (12 2)  (994 210)  (994 210)  routing T_19_13.sp4_v_t_39 <X> T_19_13.sp4_h_l_39
 (13 2)  (995 210)  (995 210)  routing T_19_13.sp4_h_r_8 <X> T_19_13.sp4_v_t_39
 (0 3)  (982 211)  (982 211)  routing T_19_13.lc_trk_g1_1 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 3)  (984 211)  (984 211)  routing T_19_13.lc_trk_g1_1 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (11 3)  (993 211)  (993 211)  routing T_19_13.sp4_v_t_39 <X> T_19_13.sp4_h_l_39
 (12 3)  (994 211)  (994 211)  routing T_19_13.sp4_h_r_8 <X> T_19_13.sp4_v_t_39
 (15 3)  (997 211)  (997 211)  routing T_19_13.bot_op_4 <X> T_19_13.lc_trk_g0_4
 (17 3)  (999 211)  (999 211)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (15 4)  (997 212)  (997 212)  routing T_19_13.sp4_h_l_4 <X> T_19_13.lc_trk_g1_1
 (16 4)  (998 212)  (998 212)  routing T_19_13.sp4_h_l_4 <X> T_19_13.lc_trk_g1_1
 (17 4)  (999 212)  (999 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1000 212)  (1000 212)  routing T_19_13.sp4_h_l_4 <X> T_19_13.lc_trk_g1_1
 (14 5)  (996 213)  (996 213)  routing T_19_13.top_op_0 <X> T_19_13.lc_trk_g1_0
 (15 5)  (997 213)  (997 213)  routing T_19_13.top_op_0 <X> T_19_13.lc_trk_g1_0
 (17 5)  (999 213)  (999 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (1000 213)  (1000 213)  routing T_19_13.sp4_h_l_4 <X> T_19_13.lc_trk_g1_1
 (14 10)  (996 218)  (996 218)  routing T_19_13.sp4_h_r_36 <X> T_19_13.lc_trk_g2_4
 (15 11)  (997 219)  (997 219)  routing T_19_13.sp4_h_r_36 <X> T_19_13.lc_trk_g2_4
 (16 11)  (998 219)  (998 219)  routing T_19_13.sp4_h_r_36 <X> T_19_13.lc_trk_g2_4
 (17 11)  (999 219)  (999 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (14 12)  (996 220)  (996 220)  routing T_19_13.sp4_v_b_24 <X> T_19_13.lc_trk_g3_0
 (16 13)  (998 221)  (998 221)  routing T_19_13.sp4_v_b_24 <X> T_19_13.lc_trk_g3_0
 (17 13)  (999 221)  (999 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (0 14)  (982 222)  (982 222)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (993 222)  (993 222)  routing T_19_13.sp4_v_b_3 <X> T_19_13.sp4_v_t_46
 (13 14)  (995 222)  (995 222)  routing T_19_13.sp4_v_b_3 <X> T_19_13.sp4_v_t_46
 (1 15)  (983 223)  (983 223)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r


LogicTile_20_13

 (4 0)  (1040 208)  (1040 208)  routing T_20_13.sp4_h_l_43 <X> T_20_13.sp4_v_b_0
 (6 0)  (1042 208)  (1042 208)  routing T_20_13.sp4_h_l_43 <X> T_20_13.sp4_v_b_0
 (32 0)  (1068 208)  (1068 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 208)  (1070 208)  routing T_20_13.lc_trk_g1_0 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 208)  (1073 208)  LC_0 Logic Functioning bit
 (39 0)  (1075 208)  (1075 208)  LC_0 Logic Functioning bit
 (41 0)  (1077 208)  (1077 208)  LC_0 Logic Functioning bit
 (43 0)  (1079 208)  (1079 208)  LC_0 Logic Functioning bit
 (45 0)  (1081 208)  (1081 208)  LC_0 Logic Functioning bit
 (52 0)  (1088 208)  (1088 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (1040 209)  (1040 209)  routing T_20_13.sp4_h_l_41 <X> T_20_13.sp4_h_r_0
 (5 1)  (1041 209)  (1041 209)  routing T_20_13.sp4_h_l_43 <X> T_20_13.sp4_v_b_0
 (6 1)  (1042 209)  (1042 209)  routing T_20_13.sp4_h_l_41 <X> T_20_13.sp4_h_r_0
 (27 1)  (1063 209)  (1063 209)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 209)  (1064 209)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 209)  (1065 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (1072 209)  (1072 209)  LC_0 Logic Functioning bit
 (38 1)  (1074 209)  (1074 209)  LC_0 Logic Functioning bit
 (40 1)  (1076 209)  (1076 209)  LC_0 Logic Functioning bit
 (42 1)  (1078 209)  (1078 209)  LC_0 Logic Functioning bit
 (51 1)  (1087 209)  (1087 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1036 210)  (1036 210)  routing T_20_13.glb_netwk_3 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (1039 210)  (1039 210)  routing T_20_13.sp12_v_t_23 <X> T_20_13.sp12_h_l_23
 (14 2)  (1050 210)  (1050 210)  routing T_20_13.sp4_v_b_4 <X> T_20_13.lc_trk_g0_4
 (32 2)  (1068 210)  (1068 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 210)  (1069 210)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 210)  (1070 210)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (40 2)  (1076 210)  (1076 210)  LC_1 Logic Functioning bit
 (41 2)  (1077 210)  (1077 210)  LC_1 Logic Functioning bit
 (42 2)  (1078 210)  (1078 210)  LC_1 Logic Functioning bit
 (43 2)  (1079 210)  (1079 210)  LC_1 Logic Functioning bit
 (45 2)  (1081 210)  (1081 210)  LC_1 Logic Functioning bit
 (52 2)  (1088 210)  (1088 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1036 211)  (1036 211)  routing T_20_13.glb_netwk_3 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (16 3)  (1052 211)  (1052 211)  routing T_20_13.sp4_v_b_4 <X> T_20_13.lc_trk_g0_4
 (17 3)  (1053 211)  (1053 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (40 3)  (1076 211)  (1076 211)  LC_1 Logic Functioning bit
 (41 3)  (1077 211)  (1077 211)  LC_1 Logic Functioning bit
 (42 3)  (1078 211)  (1078 211)  LC_1 Logic Functioning bit
 (43 3)  (1079 211)  (1079 211)  LC_1 Logic Functioning bit
 (51 3)  (1087 211)  (1087 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (2 4)  (1038 212)  (1038 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (1050 212)  (1050 212)  routing T_20_13.wire_logic_cluster/lc_0/out <X> T_20_13.lc_trk_g1_0
 (4 5)  (1040 213)  (1040 213)  routing T_20_13.sp4_h_l_42 <X> T_20_13.sp4_h_r_3
 (6 5)  (1042 213)  (1042 213)  routing T_20_13.sp4_h_l_42 <X> T_20_13.sp4_h_r_3
 (8 5)  (1044 213)  (1044 213)  routing T_20_13.sp4_v_t_36 <X> T_20_13.sp4_v_b_4
 (10 5)  (1046 213)  (1046 213)  routing T_20_13.sp4_v_t_36 <X> T_20_13.sp4_v_b_4
 (17 5)  (1053 213)  (1053 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (12 6)  (1048 214)  (1048 214)  routing T_20_13.sp4_v_t_46 <X> T_20_13.sp4_h_l_40
 (13 6)  (1049 214)  (1049 214)  routing T_20_13.sp4_h_r_5 <X> T_20_13.sp4_v_t_40
 (11 7)  (1047 215)  (1047 215)  routing T_20_13.sp4_v_t_46 <X> T_20_13.sp4_h_l_40
 (12 7)  (1048 215)  (1048 215)  routing T_20_13.sp4_h_r_5 <X> T_20_13.sp4_v_t_40
 (13 7)  (1049 215)  (1049 215)  routing T_20_13.sp4_v_t_46 <X> T_20_13.sp4_h_l_40
 (12 10)  (1048 218)  (1048 218)  routing T_20_13.sp4_v_b_8 <X> T_20_13.sp4_h_l_45
 (17 12)  (1053 220)  (1053 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 220)  (1054 220)  routing T_20_13.wire_logic_cluster/lc_1/out <X> T_20_13.lc_trk_g3_1
 (8 13)  (1044 221)  (1044 221)  routing T_20_13.sp4_h_l_41 <X> T_20_13.sp4_v_b_10
 (9 13)  (1045 221)  (1045 221)  routing T_20_13.sp4_h_l_41 <X> T_20_13.sp4_v_b_10
 (10 13)  (1046 221)  (1046 221)  routing T_20_13.sp4_h_l_41 <X> T_20_13.sp4_v_b_10
 (1 14)  (1037 222)  (1037 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1048 222)  (1048 222)  routing T_20_13.sp4_v_t_40 <X> T_20_13.sp4_h_l_46
 (1 15)  (1037 223)  (1037 223)  routing T_20_13.lc_trk_g0_4 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (11 15)  (1047 223)  (1047 223)  routing T_20_13.sp4_v_t_40 <X> T_20_13.sp4_h_l_46
 (13 15)  (1049 223)  (1049 223)  routing T_20_13.sp4_v_t_40 <X> T_20_13.sp4_h_l_46


LogicTile_21_13

 (28 0)  (1118 208)  (1118 208)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 208)  (1119 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 208)  (1120 208)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 208)  (1122 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 208)  (1123 208)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 208)  (1124 208)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (1127 208)  (1127 208)  LC_0 Logic Functioning bit
 (38 0)  (1128 208)  (1128 208)  LC_0 Logic Functioning bit
 (39 0)  (1129 208)  (1129 208)  LC_0 Logic Functioning bit
 (41 0)  (1131 208)  (1131 208)  LC_0 Logic Functioning bit
 (45 0)  (1135 208)  (1135 208)  LC_0 Logic Functioning bit
 (46 0)  (1136 208)  (1136 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (1137 208)  (1137 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (1142 208)  (1142 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (1143 208)  (1143 208)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (1104 209)  (1104 209)  routing T_21_13.top_op_0 <X> T_21_13.lc_trk_g0_0
 (15 1)  (1105 209)  (1105 209)  routing T_21_13.top_op_0 <X> T_21_13.lc_trk_g0_0
 (17 1)  (1107 209)  (1107 209)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (1112 209)  (1112 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1114 209)  (1114 209)  routing T_21_13.top_op_2 <X> T_21_13.lc_trk_g0_2
 (25 1)  (1115 209)  (1115 209)  routing T_21_13.top_op_2 <X> T_21_13.lc_trk_g0_2
 (27 1)  (1117 209)  (1117 209)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 209)  (1118 209)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 209)  (1119 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 209)  (1120 209)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 209)  (1121 209)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 209)  (1122 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1123 209)  (1123 209)  routing T_21_13.lc_trk_g2_2 <X> T_21_13.input_2_0
 (35 1)  (1125 209)  (1125 209)  routing T_21_13.lc_trk_g2_2 <X> T_21_13.input_2_0
 (36 1)  (1126 209)  (1126 209)  LC_0 Logic Functioning bit
 (38 1)  (1128 209)  (1128 209)  LC_0 Logic Functioning bit
 (47 1)  (1137 209)  (1137 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1090 210)  (1090 210)  routing T_21_13.glb_netwk_6 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 210)  (1091 210)  routing T_21_13.glb_netwk_6 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 210)  (1092 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1115 210)  (1115 210)  routing T_21_13.sp4_h_r_14 <X> T_21_13.lc_trk_g0_6
 (29 2)  (1119 210)  (1119 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 210)  (1120 210)  routing T_21_13.lc_trk_g0_6 <X> T_21_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 210)  (1122 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 210)  (1126 210)  LC_1 Logic Functioning bit
 (41 2)  (1131 210)  (1131 210)  LC_1 Logic Functioning bit
 (43 2)  (1133 210)  (1133 210)  LC_1 Logic Functioning bit
 (22 3)  (1112 211)  (1112 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1113 211)  (1113 211)  routing T_21_13.sp4_h_r_14 <X> T_21_13.lc_trk_g0_6
 (24 3)  (1114 211)  (1114 211)  routing T_21_13.sp4_h_r_14 <X> T_21_13.lc_trk_g0_6
 (27 3)  (1117 211)  (1117 211)  routing T_21_13.lc_trk_g1_0 <X> T_21_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 211)  (1119 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 211)  (1120 211)  routing T_21_13.lc_trk_g0_6 <X> T_21_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (1121 211)  (1121 211)  routing T_21_13.lc_trk_g0_2 <X> T_21_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (1122 211)  (1122 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1123 211)  (1123 211)  routing T_21_13.lc_trk_g2_3 <X> T_21_13.input_2_1
 (35 3)  (1125 211)  (1125 211)  routing T_21_13.lc_trk_g2_3 <X> T_21_13.input_2_1
 (36 3)  (1126 211)  (1126 211)  LC_1 Logic Functioning bit
 (37 3)  (1127 211)  (1127 211)  LC_1 Logic Functioning bit
 (38 3)  (1128 211)  (1128 211)  LC_1 Logic Functioning bit
 (40 3)  (1130 211)  (1130 211)  LC_1 Logic Functioning bit
 (42 3)  (1132 211)  (1132 211)  LC_1 Logic Functioning bit
 (1 4)  (1091 212)  (1091 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1104 212)  (1104 212)  routing T_21_13.wire_logic_cluster/lc_0/out <X> T_21_13.lc_trk_g1_0
 (22 4)  (1112 212)  (1112 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (1117 212)  (1117 212)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 212)  (1118 212)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 212)  (1119 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 212)  (1121 212)  routing T_21_13.lc_trk_g1_4 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 212)  (1122 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 212)  (1124 212)  routing T_21_13.lc_trk_g1_4 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 212)  (1126 212)  LC_2 Logic Functioning bit
 (37 4)  (1127 212)  (1127 212)  LC_2 Logic Functioning bit
 (43 4)  (1133 212)  (1133 212)  LC_2 Logic Functioning bit
 (50 4)  (1140 212)  (1140 212)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (1090 213)  (1090 213)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 213)  (1091 213)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (8 5)  (1098 213)  (1098 213)  routing T_21_13.sp4_h_l_41 <X> T_21_13.sp4_v_b_4
 (9 5)  (1099 213)  (1099 213)  routing T_21_13.sp4_h_l_41 <X> T_21_13.sp4_v_b_4
 (17 5)  (1107 213)  (1107 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1112 213)  (1112 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1114 213)  (1114 213)  routing T_21_13.top_op_2 <X> T_21_13.lc_trk_g1_2
 (25 5)  (1115 213)  (1115 213)  routing T_21_13.top_op_2 <X> T_21_13.lc_trk_g1_2
 (26 5)  (1116 213)  (1116 213)  routing T_21_13.lc_trk_g0_2 <X> T_21_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 213)  (1119 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (1126 213)  (1126 213)  LC_2 Logic Functioning bit
 (37 5)  (1127 213)  (1127 213)  LC_2 Logic Functioning bit
 (38 5)  (1128 213)  (1128 213)  LC_2 Logic Functioning bit
 (41 5)  (1131 213)  (1131 213)  LC_2 Logic Functioning bit
 (42 5)  (1132 213)  (1132 213)  LC_2 Logic Functioning bit
 (14 6)  (1104 214)  (1104 214)  routing T_21_13.wire_logic_cluster/lc_4/out <X> T_21_13.lc_trk_g1_4
 (27 6)  (1117 214)  (1117 214)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 214)  (1118 214)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 214)  (1119 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 214)  (1120 214)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 214)  (1121 214)  routing T_21_13.lc_trk_g2_4 <X> T_21_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 214)  (1122 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 214)  (1123 214)  routing T_21_13.lc_trk_g2_4 <X> T_21_13.wire_logic_cluster/lc_3/in_3
 (41 6)  (1131 214)  (1131 214)  LC_3 Logic Functioning bit
 (43 6)  (1133 214)  (1133 214)  LC_3 Logic Functioning bit
 (17 7)  (1107 215)  (1107 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (1120 215)  (1120 215)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_3/in_1
 (41 7)  (1131 215)  (1131 215)  LC_3 Logic Functioning bit
 (43 7)  (1133 215)  (1133 215)  LC_3 Logic Functioning bit
 (4 8)  (1094 216)  (1094 216)  routing T_21_13.sp4_h_l_37 <X> T_21_13.sp4_v_b_6
 (6 8)  (1096 216)  (1096 216)  routing T_21_13.sp4_h_l_37 <X> T_21_13.sp4_v_b_6
 (11 8)  (1101 216)  (1101 216)  routing T_21_13.sp4_h_r_3 <X> T_21_13.sp4_v_b_8
 (15 8)  (1105 216)  (1105 216)  routing T_21_13.tnr_op_1 <X> T_21_13.lc_trk_g2_1
 (17 8)  (1107 216)  (1107 216)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (1111 216)  (1111 216)  routing T_21_13.sp4_v_t_22 <X> T_21_13.lc_trk_g2_3
 (22 8)  (1112 216)  (1112 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1113 216)  (1113 216)  routing T_21_13.sp4_v_t_22 <X> T_21_13.lc_trk_g2_3
 (25 8)  (1115 216)  (1115 216)  routing T_21_13.sp4_h_r_42 <X> T_21_13.lc_trk_g2_2
 (26 8)  (1116 216)  (1116 216)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 216)  (1117 216)  routing T_21_13.lc_trk_g1_0 <X> T_21_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 216)  (1119 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 216)  (1122 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 216)  (1123 216)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 216)  (1124 216)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_4/in_3
 (38 8)  (1128 216)  (1128 216)  LC_4 Logic Functioning bit
 (41 8)  (1131 216)  (1131 216)  LC_4 Logic Functioning bit
 (43 8)  (1133 216)  (1133 216)  LC_4 Logic Functioning bit
 (50 8)  (1140 216)  (1140 216)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (1095 217)  (1095 217)  routing T_21_13.sp4_h_l_37 <X> T_21_13.sp4_v_b_6
 (14 9)  (1104 217)  (1104 217)  routing T_21_13.tnl_op_0 <X> T_21_13.lc_trk_g2_0
 (15 9)  (1105 217)  (1105 217)  routing T_21_13.tnl_op_0 <X> T_21_13.lc_trk_g2_0
 (17 9)  (1107 217)  (1107 217)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (1111 217)  (1111 217)  routing T_21_13.sp4_v_t_22 <X> T_21_13.lc_trk_g2_3
 (22 9)  (1112 217)  (1112 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1113 217)  (1113 217)  routing T_21_13.sp4_h_r_42 <X> T_21_13.lc_trk_g2_2
 (24 9)  (1114 217)  (1114 217)  routing T_21_13.sp4_h_r_42 <X> T_21_13.lc_trk_g2_2
 (25 9)  (1115 217)  (1115 217)  routing T_21_13.sp4_h_r_42 <X> T_21_13.lc_trk_g2_2
 (26 9)  (1116 217)  (1116 217)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 217)  (1117 217)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 217)  (1118 217)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 217)  (1119 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (38 9)  (1128 217)  (1128 217)  LC_4 Logic Functioning bit
 (40 9)  (1130 217)  (1130 217)  LC_4 Logic Functioning bit
 (42 9)  (1132 217)  (1132 217)  LC_4 Logic Functioning bit
 (21 10)  (1111 218)  (1111 218)  routing T_21_13.wire_logic_cluster/lc_7/out <X> T_21_13.lc_trk_g2_7
 (22 10)  (1112 218)  (1112 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (1119 218)  (1119 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 218)  (1121 218)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 218)  (1122 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 218)  (1123 218)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 218)  (1124 218)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (39 10)  (1129 218)  (1129 218)  LC_5 Logic Functioning bit
 (14 11)  (1104 219)  (1104 219)  routing T_21_13.sp4_r_v_b_36 <X> T_21_13.lc_trk_g2_4
 (17 11)  (1107 219)  (1107 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1112 219)  (1112 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1115 219)  (1115 219)  routing T_21_13.sp4_r_v_b_38 <X> T_21_13.lc_trk_g2_6
 (27 11)  (1117 219)  (1117 219)  routing T_21_13.lc_trk_g1_0 <X> T_21_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 219)  (1119 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 219)  (1121 219)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 219)  (1122 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1124 219)  (1124 219)  routing T_21_13.lc_trk_g1_2 <X> T_21_13.input_2_5
 (35 11)  (1125 219)  (1125 219)  routing T_21_13.lc_trk_g1_2 <X> T_21_13.input_2_5
 (36 11)  (1126 219)  (1126 219)  LC_5 Logic Functioning bit
 (38 11)  (1128 219)  (1128 219)  LC_5 Logic Functioning bit
 (43 11)  (1133 219)  (1133 219)  LC_5 Logic Functioning bit
 (4 12)  (1094 220)  (1094 220)  routing T_21_13.sp4_h_l_38 <X> T_21_13.sp4_v_b_9
 (6 12)  (1096 220)  (1096 220)  routing T_21_13.sp4_h_l_38 <X> T_21_13.sp4_v_b_9
 (15 12)  (1105 220)  (1105 220)  routing T_21_13.tnr_op_1 <X> T_21_13.lc_trk_g3_1
 (17 12)  (1107 220)  (1107 220)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (1111 220)  (1111 220)  routing T_21_13.wire_logic_cluster/lc_3/out <X> T_21_13.lc_trk_g3_3
 (22 12)  (1112 220)  (1112 220)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (1115 220)  (1115 220)  routing T_21_13.wire_logic_cluster/lc_2/out <X> T_21_13.lc_trk_g3_2
 (26 12)  (1116 220)  (1116 220)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (1118 220)  (1118 220)  routing T_21_13.lc_trk_g2_1 <X> T_21_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 220)  (1119 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 220)  (1122 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 220)  (1123 220)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 220)  (1124 220)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 220)  (1126 220)  LC_6 Logic Functioning bit
 (38 12)  (1128 220)  (1128 220)  LC_6 Logic Functioning bit
 (39 12)  (1129 220)  (1129 220)  LC_6 Logic Functioning bit
 (40 12)  (1130 220)  (1130 220)  LC_6 Logic Functioning bit
 (41 12)  (1131 220)  (1131 220)  LC_6 Logic Functioning bit
 (42 12)  (1132 220)  (1132 220)  LC_6 Logic Functioning bit
 (43 12)  (1133 220)  (1133 220)  LC_6 Logic Functioning bit
 (50 12)  (1140 220)  (1140 220)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (1095 221)  (1095 221)  routing T_21_13.sp4_h_l_38 <X> T_21_13.sp4_v_b_9
 (14 13)  (1104 221)  (1104 221)  routing T_21_13.sp4_h_r_24 <X> T_21_13.lc_trk_g3_0
 (15 13)  (1105 221)  (1105 221)  routing T_21_13.sp4_h_r_24 <X> T_21_13.lc_trk_g3_0
 (16 13)  (1106 221)  (1106 221)  routing T_21_13.sp4_h_r_24 <X> T_21_13.lc_trk_g3_0
 (17 13)  (1107 221)  (1107 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (1112 221)  (1112 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1116 221)  (1116 221)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 221)  (1118 221)  routing T_21_13.lc_trk_g2_6 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 221)  (1119 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (1126 221)  (1126 221)  LC_6 Logic Functioning bit
 (38 13)  (1128 221)  (1128 221)  LC_6 Logic Functioning bit
 (39 13)  (1129 221)  (1129 221)  LC_6 Logic Functioning bit
 (41 13)  (1131 221)  (1131 221)  LC_6 Logic Functioning bit
 (43 13)  (1133 221)  (1133 221)  LC_6 Logic Functioning bit
 (47 13)  (1137 221)  (1137 221)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (22 14)  (1112 222)  (1112 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (1118 222)  (1118 222)  routing T_21_13.lc_trk_g2_0 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 222)  (1119 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 222)  (1122 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 222)  (1123 222)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 222)  (1124 222)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 222)  (1127 222)  LC_7 Logic Functioning bit
 (39 14)  (1129 222)  (1129 222)  LC_7 Logic Functioning bit
 (40 14)  (1130 222)  (1130 222)  LC_7 Logic Functioning bit
 (42 14)  (1132 222)  (1132 222)  LC_7 Logic Functioning bit
 (43 14)  (1133 222)  (1133 222)  LC_7 Logic Functioning bit
 (27 15)  (1117 223)  (1117 223)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 223)  (1118 223)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 223)  (1119 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 223)  (1121 223)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 223)  (1122 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1124 223)  (1124 223)  routing T_21_13.lc_trk_g1_0 <X> T_21_13.input_2_7
 (42 15)  (1132 223)  (1132 223)  LC_7 Logic Functioning bit


LogicTile_22_13

 (27 0)  (1171 208)  (1171 208)  routing T_22_13.lc_trk_g1_2 <X> T_22_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 208)  (1173 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 208)  (1175 208)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 208)  (1176 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 208)  (1180 208)  LC_0 Logic Functioning bit
 (37 0)  (1181 208)  (1181 208)  LC_0 Logic Functioning bit
 (38 0)  (1182 208)  (1182 208)  LC_0 Logic Functioning bit
 (39 0)  (1183 208)  (1183 208)  LC_0 Logic Functioning bit
 (41 0)  (1185 208)  (1185 208)  LC_0 Logic Functioning bit
 (43 0)  (1187 208)  (1187 208)  LC_0 Logic Functioning bit
 (45 0)  (1189 208)  (1189 208)  LC_0 Logic Functioning bit
 (48 0)  (1192 208)  (1192 208)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (26 1)  (1170 209)  (1170 209)  routing T_22_13.lc_trk_g2_2 <X> T_22_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 209)  (1172 209)  routing T_22_13.lc_trk_g2_2 <X> T_22_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 209)  (1173 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 209)  (1174 209)  routing T_22_13.lc_trk_g1_2 <X> T_22_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 209)  (1175 209)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 209)  (1180 209)  LC_0 Logic Functioning bit
 (38 1)  (1182 209)  (1182 209)  LC_0 Logic Functioning bit
 (45 1)  (1189 209)  (1189 209)  LC_0 Logic Functioning bit
 (48 1)  (1192 209)  (1192 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (1146 210)  (1146 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (22 2)  (1166 210)  (1166 210)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1167 210)  (1167 210)  routing T_22_13.sp12_h_l_12 <X> T_22_13.lc_trk_g0_7
 (0 3)  (1144 211)  (1144 211)  routing T_22_13.lc_trk_g1_1 <X> T_22_13.wire_logic_cluster/lc_7/clk
 (2 3)  (1146 211)  (1146 211)  routing T_22_13.lc_trk_g1_1 <X> T_22_13.wire_logic_cluster/lc_7/clk
 (4 4)  (1148 212)  (1148 212)  routing T_22_13.sp4_h_l_44 <X> T_22_13.sp4_v_b_3
 (6 4)  (1150 212)  (1150 212)  routing T_22_13.sp4_h_l_44 <X> T_22_13.sp4_v_b_3
 (16 4)  (1160 212)  (1160 212)  routing T_22_13.sp4_v_b_9 <X> T_22_13.lc_trk_g1_1
 (17 4)  (1161 212)  (1161 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1162 212)  (1162 212)  routing T_22_13.sp4_v_b_9 <X> T_22_13.lc_trk_g1_1
 (3 5)  (1147 213)  (1147 213)  routing T_22_13.sp12_h_l_23 <X> T_22_13.sp12_h_r_0
 (5 5)  (1149 213)  (1149 213)  routing T_22_13.sp4_h_l_44 <X> T_22_13.sp4_v_b_3
 (18 5)  (1162 213)  (1162 213)  routing T_22_13.sp4_v_b_9 <X> T_22_13.lc_trk_g1_1
 (22 5)  (1166 213)  (1166 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1167 213)  (1167 213)  routing T_22_13.sp4_v_b_18 <X> T_22_13.lc_trk_g1_2
 (24 5)  (1168 213)  (1168 213)  routing T_22_13.sp4_v_b_18 <X> T_22_13.lc_trk_g1_2
 (9 6)  (1153 214)  (1153 214)  routing T_22_13.sp4_v_b_4 <X> T_22_13.sp4_h_l_41
 (25 8)  (1169 216)  (1169 216)  routing T_22_13.sp4_v_t_23 <X> T_22_13.lc_trk_g2_2
 (22 9)  (1166 217)  (1166 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1167 217)  (1167 217)  routing T_22_13.sp4_v_t_23 <X> T_22_13.lc_trk_g2_2
 (25 9)  (1169 217)  (1169 217)  routing T_22_13.sp4_v_t_23 <X> T_22_13.lc_trk_g2_2
 (8 10)  (1152 218)  (1152 218)  routing T_22_13.sp4_v_t_36 <X> T_22_13.sp4_h_l_42
 (9 10)  (1153 218)  (1153 218)  routing T_22_13.sp4_v_t_36 <X> T_22_13.sp4_h_l_42
 (10 10)  (1154 218)  (1154 218)  routing T_22_13.sp4_v_t_36 <X> T_22_13.sp4_h_l_42
 (14 11)  (1158 219)  (1158 219)  routing T_22_13.sp4_r_v_b_36 <X> T_22_13.lc_trk_g2_4
 (17 11)  (1161 219)  (1161 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (11 12)  (1155 220)  (1155 220)  routing T_22_13.sp4_h_l_40 <X> T_22_13.sp4_v_b_11
 (13 12)  (1157 220)  (1157 220)  routing T_22_13.sp4_h_l_40 <X> T_22_13.sp4_v_b_11
 (12 13)  (1156 221)  (1156 221)  routing T_22_13.sp4_h_l_40 <X> T_22_13.sp4_v_b_11
 (0 14)  (1144 222)  (1144 222)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 222)  (1145 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (1152 222)  (1152 222)  routing T_22_13.sp4_h_r_2 <X> T_22_13.sp4_h_l_47
 (10 14)  (1154 222)  (1154 222)  routing T_22_13.sp4_h_r_2 <X> T_22_13.sp4_h_l_47
 (1 15)  (1145 223)  (1145 223)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_7/s_r
 (19 15)  (1163 223)  (1163 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_23_13

 (25 0)  (1223 208)  (1223 208)  routing T_23_13.sp4_h_l_7 <X> T_23_13.lc_trk_g0_2
 (28 0)  (1226 208)  (1226 208)  routing T_23_13.lc_trk_g2_1 <X> T_23_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 208)  (1227 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 208)  (1229 208)  routing T_23_13.lc_trk_g3_6 <X> T_23_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 208)  (1230 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 208)  (1231 208)  routing T_23_13.lc_trk_g3_6 <X> T_23_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 208)  (1232 208)  routing T_23_13.lc_trk_g3_6 <X> T_23_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 208)  (1233 208)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.input_2_0
 (45 0)  (1243 208)  (1243 208)  LC_0 Logic Functioning bit
 (47 0)  (1245 208)  (1245 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (1220 209)  (1220 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1221 209)  (1221 209)  routing T_23_13.sp4_h_l_7 <X> T_23_13.lc_trk_g0_2
 (24 1)  (1222 209)  (1222 209)  routing T_23_13.sp4_h_l_7 <X> T_23_13.lc_trk_g0_2
 (25 1)  (1223 209)  (1223 209)  routing T_23_13.sp4_h_l_7 <X> T_23_13.lc_trk_g0_2
 (28 1)  (1226 209)  (1226 209)  routing T_23_13.lc_trk_g2_0 <X> T_23_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 209)  (1227 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1229 209)  (1229 209)  routing T_23_13.lc_trk_g3_6 <X> T_23_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 209)  (1230 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1231 209)  (1231 209)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.input_2_0
 (35 1)  (1233 209)  (1233 209)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.input_2_0
 (38 1)  (1236 209)  (1236 209)  LC_0 Logic Functioning bit
 (40 1)  (1238 209)  (1238 209)  LC_0 Logic Functioning bit
 (41 1)  (1239 209)  (1239 209)  LC_0 Logic Functioning bit
 (42 1)  (1240 209)  (1240 209)  LC_0 Logic Functioning bit
 (0 2)  (1198 210)  (1198 210)  routing T_23_13.glb_netwk_6 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 210)  (1199 210)  routing T_23_13.glb_netwk_6 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 210)  (1200 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1203 210)  (1203 210)  routing T_23_13.sp4_v_t_43 <X> T_23_13.sp4_h_l_37
 (26 2)  (1224 210)  (1224 210)  routing T_23_13.lc_trk_g3_6 <X> T_23_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (1226 210)  (1226 210)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 210)  (1227 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 210)  (1228 210)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 210)  (1229 210)  routing T_23_13.lc_trk_g2_4 <X> T_23_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 210)  (1230 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 210)  (1231 210)  routing T_23_13.lc_trk_g2_4 <X> T_23_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 210)  (1234 210)  LC_1 Logic Functioning bit
 (37 2)  (1235 210)  (1235 210)  LC_1 Logic Functioning bit
 (39 2)  (1237 210)  (1237 210)  LC_1 Logic Functioning bit
 (43 2)  (1241 210)  (1241 210)  LC_1 Logic Functioning bit
 (46 2)  (1244 210)  (1244 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (4 3)  (1202 211)  (1202 211)  routing T_23_13.sp4_v_t_43 <X> T_23_13.sp4_h_l_37
 (6 3)  (1204 211)  (1204 211)  routing T_23_13.sp4_v_t_43 <X> T_23_13.sp4_h_l_37
 (26 3)  (1224 211)  (1224 211)  routing T_23_13.lc_trk_g3_6 <X> T_23_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 211)  (1225 211)  routing T_23_13.lc_trk_g3_6 <X> T_23_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 211)  (1226 211)  routing T_23_13.lc_trk_g3_6 <X> T_23_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 211)  (1227 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 211)  (1228 211)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (1230 211)  (1230 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1231 211)  (1231 211)  routing T_23_13.lc_trk_g2_1 <X> T_23_13.input_2_1
 (36 3)  (1234 211)  (1234 211)  LC_1 Logic Functioning bit
 (37 3)  (1235 211)  (1235 211)  LC_1 Logic Functioning bit
 (39 3)  (1237 211)  (1237 211)  LC_1 Logic Functioning bit
 (40 3)  (1238 211)  (1238 211)  LC_1 Logic Functioning bit
 (42 3)  (1240 211)  (1240 211)  LC_1 Logic Functioning bit
 (1 4)  (1199 212)  (1199 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (8 4)  (1206 212)  (1206 212)  routing T_23_13.sp4_h_l_45 <X> T_23_13.sp4_h_r_4
 (10 4)  (1208 212)  (1208 212)  routing T_23_13.sp4_h_l_45 <X> T_23_13.sp4_h_r_4
 (31 4)  (1229 212)  (1229 212)  routing T_23_13.lc_trk_g3_6 <X> T_23_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 212)  (1230 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 212)  (1231 212)  routing T_23_13.lc_trk_g3_6 <X> T_23_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 212)  (1232 212)  routing T_23_13.lc_trk_g3_6 <X> T_23_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (1233 212)  (1233 212)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.input_2_2
 (39 4)  (1237 212)  (1237 212)  LC_2 Logic Functioning bit
 (43 4)  (1241 212)  (1241 212)  LC_2 Logic Functioning bit
 (1 5)  (1199 213)  (1199 213)  routing T_23_13.lc_trk_g0_2 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (28 5)  (1226 213)  (1226 213)  routing T_23_13.lc_trk_g2_0 <X> T_23_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 213)  (1227 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (1229 213)  (1229 213)  routing T_23_13.lc_trk_g3_6 <X> T_23_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (1230 213)  (1230 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1231 213)  (1231 213)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.input_2_2
 (35 5)  (1233 213)  (1233 213)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.input_2_2
 (38 5)  (1236 213)  (1236 213)  LC_2 Logic Functioning bit
 (42 5)  (1240 213)  (1240 213)  LC_2 Logic Functioning bit
 (28 6)  (1226 214)  (1226 214)  routing T_23_13.lc_trk_g2_4 <X> T_23_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 214)  (1227 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 214)  (1228 214)  routing T_23_13.lc_trk_g2_4 <X> T_23_13.wire_logic_cluster/lc_3/in_1
 (36 6)  (1234 214)  (1234 214)  LC_3 Logic Functioning bit
 (38 6)  (1236 214)  (1236 214)  LC_3 Logic Functioning bit
 (41 6)  (1239 214)  (1239 214)  LC_3 Logic Functioning bit
 (43 6)  (1241 214)  (1241 214)  LC_3 Logic Functioning bit
 (50 6)  (1248 214)  (1248 214)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (1250 214)  (1250 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (8 7)  (1206 215)  (1206 215)  routing T_23_13.sp4_h_r_10 <X> T_23_13.sp4_v_t_41
 (9 7)  (1207 215)  (1207 215)  routing T_23_13.sp4_h_r_10 <X> T_23_13.sp4_v_t_41
 (10 7)  (1208 215)  (1208 215)  routing T_23_13.sp4_h_r_10 <X> T_23_13.sp4_v_t_41
 (28 7)  (1226 215)  (1226 215)  routing T_23_13.lc_trk_g2_1 <X> T_23_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 215)  (1227 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (1234 215)  (1234 215)  LC_3 Logic Functioning bit
 (43 7)  (1241 215)  (1241 215)  LC_3 Logic Functioning bit
 (14 8)  (1212 216)  (1212 216)  routing T_23_13.sp4_h_r_40 <X> T_23_13.lc_trk_g2_0
 (15 8)  (1213 216)  (1213 216)  routing T_23_13.tnl_op_1 <X> T_23_13.lc_trk_g2_1
 (17 8)  (1215 216)  (1215 216)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (14 9)  (1212 217)  (1212 217)  routing T_23_13.sp4_h_r_40 <X> T_23_13.lc_trk_g2_0
 (15 9)  (1213 217)  (1213 217)  routing T_23_13.sp4_h_r_40 <X> T_23_13.lc_trk_g2_0
 (16 9)  (1214 217)  (1214 217)  routing T_23_13.sp4_h_r_40 <X> T_23_13.lc_trk_g2_0
 (17 9)  (1215 217)  (1215 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (1216 217)  (1216 217)  routing T_23_13.tnl_op_1 <X> T_23_13.lc_trk_g2_1
 (14 11)  (1212 219)  (1212 219)  routing T_23_13.tnl_op_4 <X> T_23_13.lc_trk_g2_4
 (15 11)  (1213 219)  (1213 219)  routing T_23_13.tnl_op_4 <X> T_23_13.lc_trk_g2_4
 (17 11)  (1215 219)  (1215 219)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (1220 219)  (1220 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 14)  (1226 222)  (1226 222)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 222)  (1227 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 222)  (1228 222)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 222)  (1230 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 222)  (1231 222)  routing T_23_13.lc_trk_g2_0 <X> T_23_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 222)  (1234 222)  LC_7 Logic Functioning bit
 (38 14)  (1236 222)  (1236 222)  LC_7 Logic Functioning bit
 (40 14)  (1238 222)  (1238 222)  LC_7 Logic Functioning bit
 (41 14)  (1239 222)  (1239 222)  LC_7 Logic Functioning bit
 (42 14)  (1240 222)  (1240 222)  LC_7 Logic Functioning bit
 (43 14)  (1241 222)  (1241 222)  LC_7 Logic Functioning bit
 (53 14)  (1251 222)  (1251 222)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (22 15)  (1220 223)  (1220 223)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1221 223)  (1221 223)  routing T_23_13.sp12_v_b_14 <X> T_23_13.lc_trk_g3_6
 (28 15)  (1226 223)  (1226 223)  routing T_23_13.lc_trk_g2_1 <X> T_23_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 223)  (1227 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 223)  (1228 223)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (1234 223)  (1234 223)  LC_7 Logic Functioning bit
 (37 15)  (1235 223)  (1235 223)  LC_7 Logic Functioning bit
 (38 15)  (1236 223)  (1236 223)  LC_7 Logic Functioning bit
 (39 15)  (1237 223)  (1237 223)  LC_7 Logic Functioning bit
 (40 15)  (1238 223)  (1238 223)  LC_7 Logic Functioning bit
 (41 15)  (1239 223)  (1239 223)  LC_7 Logic Functioning bit
 (42 15)  (1240 223)  (1240 223)  LC_7 Logic Functioning bit
 (43 15)  (1241 223)  (1241 223)  LC_7 Logic Functioning bit


LogicTile_24_13

 (31 0)  (1283 208)  (1283 208)  routing T_24_13.lc_trk_g1_4 <X> T_24_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 208)  (1284 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 208)  (1286 208)  routing T_24_13.lc_trk_g1_4 <X> T_24_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 208)  (1288 208)  LC_0 Logic Functioning bit
 (37 0)  (1289 208)  (1289 208)  LC_0 Logic Functioning bit
 (38 0)  (1290 208)  (1290 208)  LC_0 Logic Functioning bit
 (39 0)  (1291 208)  (1291 208)  LC_0 Logic Functioning bit
 (45 0)  (1297 208)  (1297 208)  LC_0 Logic Functioning bit
 (36 1)  (1288 209)  (1288 209)  LC_0 Logic Functioning bit
 (37 1)  (1289 209)  (1289 209)  LC_0 Logic Functioning bit
 (38 1)  (1290 209)  (1290 209)  LC_0 Logic Functioning bit
 (39 1)  (1291 209)  (1291 209)  LC_0 Logic Functioning bit
 (45 1)  (1297 209)  (1297 209)  LC_0 Logic Functioning bit
 (51 1)  (1303 209)  (1303 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1252 210)  (1252 210)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 210)  (1254 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1252 211)  (1252 211)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_7/clk
 (2 3)  (1254 211)  (1254 211)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_7/clk
 (14 6)  (1266 214)  (1266 214)  routing T_24_13.sp12_h_l_3 <X> T_24_13.lc_trk_g1_4
 (15 6)  (1267 214)  (1267 214)  routing T_24_13.sp4_v_b_21 <X> T_24_13.lc_trk_g1_5
 (16 6)  (1268 214)  (1268 214)  routing T_24_13.sp4_v_b_21 <X> T_24_13.lc_trk_g1_5
 (17 6)  (1269 214)  (1269 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (14 7)  (1266 215)  (1266 215)  routing T_24_13.sp12_h_l_3 <X> T_24_13.lc_trk_g1_4
 (15 7)  (1267 215)  (1267 215)  routing T_24_13.sp12_h_l_3 <X> T_24_13.lc_trk_g1_4
 (17 7)  (1269 215)  (1269 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (4 8)  (1256 216)  (1256 216)  routing T_24_13.sp4_h_l_37 <X> T_24_13.sp4_v_b_6
 (6 8)  (1258 216)  (1258 216)  routing T_24_13.sp4_h_l_37 <X> T_24_13.sp4_v_b_6
 (19 8)  (1271 216)  (1271 216)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (5 9)  (1257 217)  (1257 217)  routing T_24_13.sp4_h_l_37 <X> T_24_13.sp4_v_b_6
 (17 12)  (1269 220)  (1269 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (1 14)  (1253 222)  (1253 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (2 14)  (1254 222)  (1254 222)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (0 15)  (1252 223)  (1252 223)  routing T_24_13.lc_trk_g1_5 <X> T_24_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (1253 223)  (1253 223)  routing T_24_13.lc_trk_g1_5 <X> T_24_13.wire_logic_cluster/lc_7/s_r
 (10 15)  (1262 223)  (1262 223)  routing T_24_13.sp4_h_l_40 <X> T_24_13.sp4_v_t_47


RAM_Tile_25_13

 (13 6)  (1319 214)  (1319 214)  routing T_25_13.sp4_h_r_5 <X> T_25_13.sp4_v_t_40
 (12 7)  (1318 215)  (1318 215)  routing T_25_13.sp4_h_r_5 <X> T_25_13.sp4_v_t_40


LogicTile_26_13

 (2 0)  (1350 208)  (1350 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 2)  (1360 210)  (1360 210)  routing T_26_13.sp4_v_t_45 <X> T_26_13.sp4_h_l_39
 (3 3)  (1351 211)  (1351 211)  routing T_26_13.sp12_v_b_0 <X> T_26_13.sp12_h_l_23
 (11 3)  (1359 211)  (1359 211)  routing T_26_13.sp4_v_t_45 <X> T_26_13.sp4_h_l_39
 (13 3)  (1361 211)  (1361 211)  routing T_26_13.sp4_v_t_45 <X> T_26_13.sp4_h_l_39


LogicTile_27_13

 (6 14)  (1408 222)  (1408 222)  routing T_27_13.sp4_h_l_41 <X> T_27_13.sp4_v_t_44


LogicTile_31_13

 (3 1)  (1621 209)  (1621 209)  routing T_31_13.sp12_h_l_23 <X> T_31_13.sp12_v_b_0


LogicTile_32_13

 (3 3)  (1675 211)  (1675 211)  routing T_32_13.sp12_v_b_0 <X> T_32_13.sp12_h_l_23


IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (12 4)  (5 196)  (5 196)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (4 8)  (13 200)  (13 200)  routing T_0_12.span12_horz_0 <X> T_0_12.lc_trk_g1_0
 (4 9)  (13 201)  (13 201)  routing T_0_12.span12_horz_0 <X> T_0_12.lc_trk_g1_0
 (5 9)  (12 201)  (12 201)  routing T_0_12.span12_horz_0 <X> T_0_12.lc_trk_g1_0
 (7 9)  (10 201)  (10 201)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_0 lc_trk_g1_0
 (12 10)  (5 202)  (5 202)  routing T_0_12.lc_trk_g1_0 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 204)  (12 204)  routing T_0_12.span4_vert_b_5 <X> T_0_12.lc_trk_g1_5
 (7 12)  (10 204)  (10 204)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (9 205)  (9 205)  routing T_0_12.span4_vert_b_5 <X> T_0_12.lc_trk_g1_5
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (16 14)  (1 206)  (1 206)  IOB_1 IO Functioning bit


LogicTile_4_12

 (8 1)  (188 193)  (188 193)  routing T_4_12.sp4_h_r_1 <X> T_4_12.sp4_v_b_1


LogicTile_5_12

 (19 13)  (253 205)  (253 205)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_6_12

 (5 4)  (293 196)  (293 196)  routing T_6_12.sp4_v_b_9 <X> T_6_12.sp4_h_r_3
 (4 5)  (292 197)  (292 197)  routing T_6_12.sp4_v_b_9 <X> T_6_12.sp4_h_r_3
 (6 5)  (294 197)  (294 197)  routing T_6_12.sp4_v_b_9 <X> T_6_12.sp4_h_r_3


LogicTile_7_12

 (8 7)  (350 199)  (350 199)  routing T_7_12.sp4_h_r_4 <X> T_7_12.sp4_v_t_41
 (9 7)  (351 199)  (351 199)  routing T_7_12.sp4_h_r_4 <X> T_7_12.sp4_v_t_41
 (8 15)  (350 207)  (350 207)  routing T_7_12.sp4_h_r_4 <X> T_7_12.sp4_v_t_47
 (9 15)  (351 207)  (351 207)  routing T_7_12.sp4_h_r_4 <X> T_7_12.sp4_v_t_47
 (10 15)  (352 207)  (352 207)  routing T_7_12.sp4_h_r_4 <X> T_7_12.sp4_v_t_47


RAM_Tile_8_12

 (0 0)  (396 192)  (396 192)  Negative Clock bit

 (7 0)  (403 192)  (403 192)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (396 194)  (396 194)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_bram/ram/WCLK
 (1 2)  (397 194)  (397 194)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_bram/ram/WCLK
 (2 2)  (398 194)  (398 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 194)  (403 194)  Ram config bit: MEMT_bram_cbit_3

 (7 4)  (403 196)  (403 196)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (27 4)  (423 196)  (423 196)  routing T_8_12.lc_trk_g3_4 <X> T_8_12.wire_bram/ram/WDATA_5
 (28 4)  (424 196)  (424 196)  routing T_8_12.lc_trk_g3_4 <X> T_8_12.wire_bram/ram/WDATA_5
 (29 4)  (425 196)  (425 196)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_4 wire_bram/ram/WDATA_5
 (30 4)  (426 196)  (426 196)  routing T_8_12.lc_trk_g3_4 <X> T_8_12.wire_bram/ram/WDATA_5
 (7 5)  (403 197)  (403 197)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (12 5)  (408 197)  (408 197)  routing T_8_12.sp4_h_r_5 <X> T_8_12.sp4_v_b_5
 (36 5)  (432 197)  (432 197)  Enable bit of Mux _out_links/OutMux6_2 => wire_bram/ram/RDATA_5 sp4_h_r_4
 (7 6)  (403 198)  (403 198)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (14 6)  (410 198)  (410 198)  routing T_8_12.sp4_h_r_20 <X> T_8_12.lc_trk_g1_4
 (15 6)  (411 198)  (411 198)  routing T_8_12.sp4_h_r_5 <X> T_8_12.lc_trk_g1_5
 (16 6)  (412 198)  (412 198)  routing T_8_12.sp4_h_r_5 <X> T_8_12.lc_trk_g1_5
 (17 6)  (413 198)  (413 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (7 7)  (403 199)  (403 199)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (14 7)  (410 199)  (410 199)  routing T_8_12.sp4_h_r_20 <X> T_8_12.lc_trk_g1_4
 (15 7)  (411 199)  (411 199)  routing T_8_12.sp4_h_r_20 <X> T_8_12.lc_trk_g1_4
 (16 7)  (412 199)  (412 199)  routing T_8_12.sp4_h_r_20 <X> T_8_12.lc_trk_g1_4
 (17 7)  (413 199)  (413 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_20 lc_trk_g1_4
 (18 7)  (414 199)  (414 199)  routing T_8_12.sp4_h_r_5 <X> T_8_12.lc_trk_g1_5
 (27 12)  (423 204)  (423 204)  routing T_8_12.lc_trk_g1_4 <X> T_8_12.wire_bram/ram/WDATA_1
 (29 12)  (425 204)  (425 204)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_4 wire_bram/ram/WDATA_1
 (30 12)  (426 204)  (426 204)  routing T_8_12.lc_trk_g1_4 <X> T_8_12.wire_bram/ram/WDATA_1
 (37 12)  (433 204)  (433 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (1 14)  (397 206)  (397 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 207)  (396 207)  routing T_8_12.lc_trk_g1_5 <X> T_8_12.wire_bram/ram/WE
 (1 15)  (397 207)  (397 207)  routing T_8_12.lc_trk_g1_5 <X> T_8_12.wire_bram/ram/WE
 (14 15)  (410 207)  (410 207)  routing T_8_12.sp4_r_v_b_44 <X> T_8_12.lc_trk_g3_4
 (17 15)  (413 207)  (413 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_9_12

 (26 0)  (464 192)  (464 192)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 192)  (466 192)  routing T_9_12.lc_trk_g2_7 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 192)  (467 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 192)  (468 192)  routing T_9_12.lc_trk_g2_7 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 192)  (470 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 192)  (471 192)  routing T_9_12.lc_trk_g3_0 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 192)  (472 192)  routing T_9_12.lc_trk_g3_0 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 192)  (473 192)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.input_2_0
 (36 0)  (474 192)  (474 192)  LC_0 Logic Functioning bit
 (41 0)  (479 192)  (479 192)  LC_0 Logic Functioning bit
 (43 0)  (481 192)  (481 192)  LC_0 Logic Functioning bit
 (45 0)  (483 192)  (483 192)  LC_0 Logic Functioning bit
 (47 0)  (485 192)  (485 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (465 193)  (465 193)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 193)  (466 193)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 193)  (467 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 193)  (468 193)  routing T_9_12.lc_trk_g2_7 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 193)  (470 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (471 193)  (471 193)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.input_2_0
 (34 1)  (472 193)  (472 193)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.input_2_0
 (35 1)  (473 193)  (473 193)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.input_2_0
 (36 1)  (474 193)  (474 193)  LC_0 Logic Functioning bit
 (37 1)  (475 193)  (475 193)  LC_0 Logic Functioning bit
 (38 1)  (476 193)  (476 193)  LC_0 Logic Functioning bit
 (41 1)  (479 193)  (479 193)  LC_0 Logic Functioning bit
 (43 1)  (481 193)  (481 193)  LC_0 Logic Functioning bit
 (0 2)  (438 194)  (438 194)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (2 2)  (440 194)  (440 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (438 195)  (438 195)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (2 3)  (440 195)  (440 195)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (1 4)  (439 196)  (439 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (9 4)  (447 196)  (447 196)  routing T_9_12.sp4_v_t_41 <X> T_9_12.sp4_h_r_4
 (22 4)  (460 196)  (460 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (0 5)  (438 197)  (438 197)  routing T_9_12.lc_trk_g1_3 <X> T_9_12.wire_logic_cluster/lc_7/cen
 (1 5)  (439 197)  (439 197)  routing T_9_12.lc_trk_g1_3 <X> T_9_12.wire_logic_cluster/lc_7/cen
 (8 5)  (446 197)  (446 197)  routing T_9_12.sp4_v_t_36 <X> T_9_12.sp4_v_b_4
 (10 5)  (448 197)  (448 197)  routing T_9_12.sp4_v_t_36 <X> T_9_12.sp4_v_b_4
 (17 6)  (455 198)  (455 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (28 6)  (466 198)  (466 198)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 198)  (467 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 198)  (469 198)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 198)  (470 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 198)  (471 198)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 198)  (472 198)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 198)  (473 198)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.input_2_3
 (36 6)  (474 198)  (474 198)  LC_3 Logic Functioning bit
 (37 6)  (475 198)  (475 198)  LC_3 Logic Functioning bit
 (38 6)  (476 198)  (476 198)  LC_3 Logic Functioning bit
 (39 6)  (477 198)  (477 198)  LC_3 Logic Functioning bit
 (40 6)  (478 198)  (478 198)  LC_3 Logic Functioning bit
 (42 6)  (480 198)  (480 198)  LC_3 Logic Functioning bit
 (43 6)  (481 198)  (481 198)  LC_3 Logic Functioning bit
 (26 7)  (464 199)  (464 199)  routing T_9_12.lc_trk_g2_3 <X> T_9_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 199)  (466 199)  routing T_9_12.lc_trk_g2_3 <X> T_9_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 199)  (467 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 199)  (468 199)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 199)  (470 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (471 199)  (471 199)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.input_2_3
 (34 7)  (472 199)  (472 199)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.input_2_3
 (35 7)  (473 199)  (473 199)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.input_2_3
 (36 7)  (474 199)  (474 199)  LC_3 Logic Functioning bit
 (37 7)  (475 199)  (475 199)  LC_3 Logic Functioning bit
 (38 7)  (476 199)  (476 199)  LC_3 Logic Functioning bit
 (39 7)  (477 199)  (477 199)  LC_3 Logic Functioning bit
 (40 7)  (478 199)  (478 199)  LC_3 Logic Functioning bit
 (41 7)  (479 199)  (479 199)  LC_3 Logic Functioning bit
 (42 7)  (480 199)  (480 199)  LC_3 Logic Functioning bit
 (43 7)  (481 199)  (481 199)  LC_3 Logic Functioning bit
 (22 8)  (460 200)  (460 200)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (462 200)  (462 200)  routing T_9_12.tnr_op_3 <X> T_9_12.lc_trk_g2_3
 (25 8)  (463 200)  (463 200)  routing T_9_12.rgt_op_2 <X> T_9_12.lc_trk_g2_2
 (26 8)  (464 200)  (464 200)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 200)  (466 200)  routing T_9_12.lc_trk_g2_3 <X> T_9_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 200)  (467 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 200)  (470 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 200)  (471 200)  routing T_9_12.lc_trk_g3_0 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 200)  (472 200)  routing T_9_12.lc_trk_g3_0 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 200)  (474 200)  LC_4 Logic Functioning bit
 (37 8)  (475 200)  (475 200)  LC_4 Logic Functioning bit
 (50 8)  (488 200)  (488 200)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (460 201)  (460 201)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 201)  (462 201)  routing T_9_12.rgt_op_2 <X> T_9_12.lc_trk_g2_2
 (27 9)  (465 201)  (465 201)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 201)  (466 201)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 201)  (467 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 201)  (468 201)  routing T_9_12.lc_trk_g2_3 <X> T_9_12.wire_logic_cluster/lc_4/in_1
 (36 9)  (474 201)  (474 201)  LC_4 Logic Functioning bit
 (37 9)  (475 201)  (475 201)  LC_4 Logic Functioning bit
 (41 9)  (479 201)  (479 201)  LC_4 Logic Functioning bit
 (43 9)  (481 201)  (481 201)  LC_4 Logic Functioning bit
 (21 10)  (459 202)  (459 202)  routing T_9_12.sp12_v_b_7 <X> T_9_12.lc_trk_g2_7
 (22 10)  (460 202)  (460 202)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (462 202)  (462 202)  routing T_9_12.sp12_v_b_7 <X> T_9_12.lc_trk_g2_7
 (21 11)  (459 203)  (459 203)  routing T_9_12.sp12_v_b_7 <X> T_9_12.lc_trk_g2_7
 (11 12)  (449 204)  (449 204)  routing T_9_12.sp4_v_t_45 <X> T_9_12.sp4_v_b_11
 (14 12)  (452 204)  (452 204)  routing T_9_12.sp4_v_t_21 <X> T_9_12.lc_trk_g3_0
 (16 12)  (454 204)  (454 204)  routing T_9_12.sp4_v_t_12 <X> T_9_12.lc_trk_g3_1
 (17 12)  (455 204)  (455 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (456 204)  (456 204)  routing T_9_12.sp4_v_t_12 <X> T_9_12.lc_trk_g3_1
 (22 12)  (460 204)  (460 204)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (462 204)  (462 204)  routing T_9_12.tnr_op_3 <X> T_9_12.lc_trk_g3_3
 (26 12)  (464 204)  (464 204)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 204)  (465 204)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 204)  (466 204)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 204)  (467 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 204)  (468 204)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 204)  (470 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 204)  (471 204)  routing T_9_12.lc_trk_g3_0 <X> T_9_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 204)  (472 204)  routing T_9_12.lc_trk_g3_0 <X> T_9_12.wire_logic_cluster/lc_6/in_3
 (41 12)  (479 204)  (479 204)  LC_6 Logic Functioning bit
 (43 12)  (481 204)  (481 204)  LC_6 Logic Functioning bit
 (46 12)  (484 204)  (484 204)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (12 13)  (450 205)  (450 205)  routing T_9_12.sp4_v_t_45 <X> T_9_12.sp4_v_b_11
 (14 13)  (452 205)  (452 205)  routing T_9_12.sp4_v_t_21 <X> T_9_12.lc_trk_g3_0
 (16 13)  (454 205)  (454 205)  routing T_9_12.sp4_v_t_21 <X> T_9_12.lc_trk_g3_0
 (17 13)  (455 205)  (455 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (27 13)  (465 205)  (465 205)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 205)  (466 205)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 205)  (467 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (1 14)  (439 206)  (439 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (453 206)  (453 206)  routing T_9_12.tnr_op_5 <X> T_9_12.lc_trk_g3_5
 (17 14)  (455 206)  (455 206)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (459 206)  (459 206)  routing T_9_12.sp4_h_l_34 <X> T_9_12.lc_trk_g3_7
 (22 14)  (460 206)  (460 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (461 206)  (461 206)  routing T_9_12.sp4_h_l_34 <X> T_9_12.lc_trk_g3_7
 (24 14)  (462 206)  (462 206)  routing T_9_12.sp4_h_l_34 <X> T_9_12.lc_trk_g3_7
 (27 14)  (465 206)  (465 206)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 206)  (466 206)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 206)  (467 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 206)  (469 206)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 206)  (470 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 206)  (471 206)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 206)  (472 206)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 206)  (474 206)  LC_7 Logic Functioning bit
 (38 14)  (476 206)  (476 206)  LC_7 Logic Functioning bit
 (52 14)  (490 206)  (490 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (438 207)  (438 207)  routing T_9_12.lc_trk_g1_5 <X> T_9_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 207)  (439 207)  routing T_9_12.lc_trk_g1_5 <X> T_9_12.wire_logic_cluster/lc_7/s_r
 (15 15)  (453 207)  (453 207)  routing T_9_12.tnr_op_4 <X> T_9_12.lc_trk_g3_4
 (17 15)  (455 207)  (455 207)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (459 207)  (459 207)  routing T_9_12.sp4_h_l_34 <X> T_9_12.lc_trk_g3_7
 (22 15)  (460 207)  (460 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (463 207)  (463 207)  routing T_9_12.sp4_r_v_b_46 <X> T_9_12.lc_trk_g3_6
 (30 15)  (468 207)  (468 207)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (474 207)  (474 207)  LC_7 Logic Functioning bit
 (38 15)  (476 207)  (476 207)  LC_7 Logic Functioning bit


LogicTile_10_12

 (17 0)  (509 192)  (509 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 192)  (510 192)  routing T_10_12.wire_logic_cluster/lc_1/out <X> T_10_12.lc_trk_g0_1
 (25 0)  (517 192)  (517 192)  routing T_10_12.sp4_v_b_10 <X> T_10_12.lc_trk_g0_2
 (29 0)  (521 192)  (521 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 192)  (523 192)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 192)  (524 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 192)  (525 192)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 192)  (528 192)  LC_0 Logic Functioning bit
 (37 0)  (529 192)  (529 192)  LC_0 Logic Functioning bit
 (38 0)  (530 192)  (530 192)  LC_0 Logic Functioning bit
 (39 0)  (531 192)  (531 192)  LC_0 Logic Functioning bit
 (41 0)  (533 192)  (533 192)  LC_0 Logic Functioning bit
 (42 0)  (534 192)  (534 192)  LC_0 Logic Functioning bit
 (43 0)  (535 192)  (535 192)  LC_0 Logic Functioning bit
 (52 0)  (544 192)  (544 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (15 1)  (507 193)  (507 193)  routing T_10_12.bot_op_0 <X> T_10_12.lc_trk_g0_0
 (17 1)  (509 193)  (509 193)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (514 193)  (514 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (515 193)  (515 193)  routing T_10_12.sp4_v_b_10 <X> T_10_12.lc_trk_g0_2
 (25 1)  (517 193)  (517 193)  routing T_10_12.sp4_v_b_10 <X> T_10_12.lc_trk_g0_2
 (29 1)  (521 193)  (521 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 193)  (523 193)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 193)  (524 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (525 193)  (525 193)  routing T_10_12.lc_trk_g2_0 <X> T_10_12.input_2_0
 (36 1)  (528 193)  (528 193)  LC_0 Logic Functioning bit
 (37 1)  (529 193)  (529 193)  LC_0 Logic Functioning bit
 (38 1)  (530 193)  (530 193)  LC_0 Logic Functioning bit
 (39 1)  (531 193)  (531 193)  LC_0 Logic Functioning bit
 (40 1)  (532 193)  (532 193)  LC_0 Logic Functioning bit
 (41 1)  (533 193)  (533 193)  LC_0 Logic Functioning bit
 (43 1)  (535 193)  (535 193)  LC_0 Logic Functioning bit
 (52 1)  (544 193)  (544 193)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (492 194)  (492 194)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (1 2)  (493 194)  (493 194)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (494 194)  (494 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (507 194)  (507 194)  routing T_10_12.top_op_5 <X> T_10_12.lc_trk_g0_5
 (17 2)  (509 194)  (509 194)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (518 194)  (518 194)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 194)  (521 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (45 2)  (537 194)  (537 194)  LC_1 Logic Functioning bit
 (46 2)  (538 194)  (538 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (545 194)  (545 194)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (9 3)  (501 195)  (501 195)  routing T_10_12.sp4_v_b_5 <X> T_10_12.sp4_v_t_36
 (10 3)  (502 195)  (502 195)  routing T_10_12.sp4_v_b_5 <X> T_10_12.sp4_v_t_36
 (18 3)  (510 195)  (510 195)  routing T_10_12.top_op_5 <X> T_10_12.lc_trk_g0_5
 (26 3)  (518 195)  (518 195)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 195)  (520 195)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 195)  (521 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 195)  (528 195)  LC_1 Logic Functioning bit
 (37 3)  (529 195)  (529 195)  LC_1 Logic Functioning bit
 (38 3)  (530 195)  (530 195)  LC_1 Logic Functioning bit
 (39 3)  (531 195)  (531 195)  LC_1 Logic Functioning bit
 (40 3)  (532 195)  (532 195)  LC_1 Logic Functioning bit
 (41 3)  (533 195)  (533 195)  LC_1 Logic Functioning bit
 (42 3)  (534 195)  (534 195)  LC_1 Logic Functioning bit
 (43 3)  (535 195)  (535 195)  LC_1 Logic Functioning bit
 (46 3)  (538 195)  (538 195)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (53 3)  (545 195)  (545 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (492 196)  (492 196)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (1 4)  (493 196)  (493 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (496 196)  (496 196)  routing T_10_12.sp4_h_l_38 <X> T_10_12.sp4_v_b_3
 (11 4)  (503 196)  (503 196)  routing T_10_12.sp4_v_t_39 <X> T_10_12.sp4_v_b_5
 (15 4)  (507 196)  (507 196)  routing T_10_12.sp4_h_l_4 <X> T_10_12.lc_trk_g1_1
 (16 4)  (508 196)  (508 196)  routing T_10_12.sp4_h_l_4 <X> T_10_12.lc_trk_g1_1
 (17 4)  (509 196)  (509 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (510 196)  (510 196)  routing T_10_12.sp4_h_l_4 <X> T_10_12.lc_trk_g1_1
 (22 4)  (514 196)  (514 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 196)  (516 196)  routing T_10_12.top_op_3 <X> T_10_12.lc_trk_g1_3
 (28 4)  (520 196)  (520 196)  routing T_10_12.lc_trk_g2_3 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 196)  (521 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 196)  (523 196)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 196)  (524 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 196)  (525 196)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 196)  (526 196)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 196)  (528 196)  LC_2 Logic Functioning bit
 (38 4)  (530 196)  (530 196)  LC_2 Logic Functioning bit
 (0 5)  (492 197)  (492 197)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (1 5)  (493 197)  (493 197)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (5 5)  (497 197)  (497 197)  routing T_10_12.sp4_h_l_38 <X> T_10_12.sp4_v_b_3
 (12 5)  (504 197)  (504 197)  routing T_10_12.sp4_v_t_39 <X> T_10_12.sp4_v_b_5
 (18 5)  (510 197)  (510 197)  routing T_10_12.sp4_h_l_4 <X> T_10_12.lc_trk_g1_1
 (21 5)  (513 197)  (513 197)  routing T_10_12.top_op_3 <X> T_10_12.lc_trk_g1_3
 (27 5)  (519 197)  (519 197)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 197)  (520 197)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 197)  (521 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 197)  (522 197)  routing T_10_12.lc_trk_g2_3 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 197)  (523 197)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (51 5)  (543 197)  (543 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (507 198)  (507 198)  routing T_10_12.sp4_h_r_13 <X> T_10_12.lc_trk_g1_5
 (16 6)  (508 198)  (508 198)  routing T_10_12.sp4_h_r_13 <X> T_10_12.lc_trk_g1_5
 (17 6)  (509 198)  (509 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (510 198)  (510 198)  routing T_10_12.sp4_h_r_13 <X> T_10_12.lc_trk_g1_5
 (28 6)  (520 198)  (520 198)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 198)  (521 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 198)  (522 198)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 198)  (524 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 198)  (526 198)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 198)  (528 198)  LC_3 Logic Functioning bit
 (37 6)  (529 198)  (529 198)  LC_3 Logic Functioning bit
 (38 6)  (530 198)  (530 198)  LC_3 Logic Functioning bit
 (39 6)  (531 198)  (531 198)  LC_3 Logic Functioning bit
 (40 6)  (532 198)  (532 198)  LC_3 Logic Functioning bit
 (41 6)  (533 198)  (533 198)  LC_3 Logic Functioning bit
 (42 6)  (534 198)  (534 198)  LC_3 Logic Functioning bit
 (50 6)  (542 198)  (542 198)  Cascade bit: LH_LC03_inmux02_5

 (30 7)  (522 199)  (522 199)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 199)  (523 199)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 199)  (528 199)  LC_3 Logic Functioning bit
 (37 7)  (529 199)  (529 199)  LC_3 Logic Functioning bit
 (38 7)  (530 199)  (530 199)  LC_3 Logic Functioning bit
 (39 7)  (531 199)  (531 199)  LC_3 Logic Functioning bit
 (40 7)  (532 199)  (532 199)  LC_3 Logic Functioning bit
 (41 7)  (533 199)  (533 199)  LC_3 Logic Functioning bit
 (42 7)  (534 199)  (534 199)  LC_3 Logic Functioning bit
 (14 8)  (506 200)  (506 200)  routing T_10_12.sp4_h_l_21 <X> T_10_12.lc_trk_g2_0
 (16 8)  (508 200)  (508 200)  routing T_10_12.sp4_v_b_33 <X> T_10_12.lc_trk_g2_1
 (17 8)  (509 200)  (509 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (510 200)  (510 200)  routing T_10_12.sp4_v_b_33 <X> T_10_12.lc_trk_g2_1
 (21 8)  (513 200)  (513 200)  routing T_10_12.bnl_op_3 <X> T_10_12.lc_trk_g2_3
 (22 8)  (514 200)  (514 200)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (28 8)  (520 200)  (520 200)  routing T_10_12.lc_trk_g2_1 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 200)  (521 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 200)  (523 200)  routing T_10_12.lc_trk_g0_5 <X> T_10_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 200)  (524 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 200)  (528 200)  LC_4 Logic Functioning bit
 (37 8)  (529 200)  (529 200)  LC_4 Logic Functioning bit
 (38 8)  (530 200)  (530 200)  LC_4 Logic Functioning bit
 (41 8)  (533 200)  (533 200)  LC_4 Logic Functioning bit
 (43 8)  (535 200)  (535 200)  LC_4 Logic Functioning bit
 (50 8)  (542 200)  (542 200)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (507 201)  (507 201)  routing T_10_12.sp4_h_l_21 <X> T_10_12.lc_trk_g2_0
 (16 9)  (508 201)  (508 201)  routing T_10_12.sp4_h_l_21 <X> T_10_12.lc_trk_g2_0
 (17 9)  (509 201)  (509 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (510 201)  (510 201)  routing T_10_12.sp4_v_b_33 <X> T_10_12.lc_trk_g2_1
 (21 9)  (513 201)  (513 201)  routing T_10_12.bnl_op_3 <X> T_10_12.lc_trk_g2_3
 (27 9)  (519 201)  (519 201)  routing T_10_12.lc_trk_g1_1 <X> T_10_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 201)  (521 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (529 201)  (529 201)  LC_4 Logic Functioning bit
 (17 10)  (509 202)  (509 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (514 202)  (514 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (518 202)  (518 202)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 202)  (521 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 202)  (524 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (527 202)  (527 202)  routing T_10_12.lc_trk_g2_5 <X> T_10_12.input_2_5
 (21 11)  (513 203)  (513 203)  routing T_10_12.sp4_r_v_b_39 <X> T_10_12.lc_trk_g2_7
 (22 11)  (514 203)  (514 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (515 203)  (515 203)  routing T_10_12.sp4_v_b_46 <X> T_10_12.lc_trk_g2_6
 (24 11)  (516 203)  (516 203)  routing T_10_12.sp4_v_b_46 <X> T_10_12.lc_trk_g2_6
 (26 11)  (518 203)  (518 203)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 203)  (520 203)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 203)  (521 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 203)  (523 203)  routing T_10_12.lc_trk_g0_2 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 203)  (524 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (525 203)  (525 203)  routing T_10_12.lc_trk_g2_5 <X> T_10_12.input_2_5
 (36 11)  (528 203)  (528 203)  LC_5 Logic Functioning bit
 (17 12)  (509 204)  (509 204)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (510 204)  (510 204)  routing T_10_12.bnl_op_1 <X> T_10_12.lc_trk_g3_1
 (21 12)  (513 204)  (513 204)  routing T_10_12.sp4_h_r_43 <X> T_10_12.lc_trk_g3_3
 (22 12)  (514 204)  (514 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (515 204)  (515 204)  routing T_10_12.sp4_h_r_43 <X> T_10_12.lc_trk_g3_3
 (24 12)  (516 204)  (516 204)  routing T_10_12.sp4_h_r_43 <X> T_10_12.lc_trk_g3_3
 (29 12)  (521 204)  (521 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 204)  (523 204)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 204)  (524 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 204)  (525 204)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 204)  (528 204)  LC_6 Logic Functioning bit
 (38 12)  (530 204)  (530 204)  LC_6 Logic Functioning bit
 (18 13)  (510 205)  (510 205)  routing T_10_12.bnl_op_1 <X> T_10_12.lc_trk_g3_1
 (21 13)  (513 205)  (513 205)  routing T_10_12.sp4_h_r_43 <X> T_10_12.lc_trk_g3_3
 (29 13)  (521 205)  (521 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 205)  (523 205)  routing T_10_12.lc_trk_g2_7 <X> T_10_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 205)  (528 205)  LC_6 Logic Functioning bit
 (38 13)  (530 205)  (530 205)  LC_6 Logic Functioning bit
 (41 13)  (533 205)  (533 205)  LC_6 Logic Functioning bit
 (43 13)  (535 205)  (535 205)  LC_6 Logic Functioning bit
 (48 13)  (540 205)  (540 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (493 206)  (493 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (500 206)  (500 206)  routing T_10_12.sp4_v_t_41 <X> T_10_12.sp4_h_l_47
 (9 14)  (501 206)  (501 206)  routing T_10_12.sp4_v_t_41 <X> T_10_12.sp4_h_l_47
 (10 14)  (502 206)  (502 206)  routing T_10_12.sp4_v_t_41 <X> T_10_12.sp4_h_l_47
 (25 14)  (517 206)  (517 206)  routing T_10_12.bnl_op_6 <X> T_10_12.lc_trk_g3_6
 (0 15)  (492 207)  (492 207)  routing T_10_12.lc_trk_g1_5 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 207)  (493 207)  routing T_10_12.lc_trk_g1_5 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (514 207)  (514 207)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (517 207)  (517 207)  routing T_10_12.bnl_op_6 <X> T_10_12.lc_trk_g3_6


LogicTile_11_12

 (8 4)  (554 196)  (554 196)  routing T_11_12.sp4_v_b_4 <X> T_11_12.sp4_h_r_4
 (9 4)  (555 196)  (555 196)  routing T_11_12.sp4_v_b_4 <X> T_11_12.sp4_h_r_4
 (4 11)  (550 203)  (550 203)  routing T_11_12.sp4_v_b_1 <X> T_11_12.sp4_h_l_43
 (5 14)  (551 206)  (551 206)  routing T_11_12.sp4_v_t_44 <X> T_11_12.sp4_h_l_44
 (6 15)  (552 207)  (552 207)  routing T_11_12.sp4_v_t_44 <X> T_11_12.sp4_h_l_44


LogicTile_12_12

 (11 0)  (611 192)  (611 192)  routing T_12_12.sp4_v_t_43 <X> T_12_12.sp4_v_b_2
 (13 0)  (613 192)  (613 192)  routing T_12_12.sp4_v_t_43 <X> T_12_12.sp4_v_b_2
 (17 0)  (617 192)  (617 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 192)  (618 192)  routing T_12_12.wire_logic_cluster/lc_1/out <X> T_12_12.lc_trk_g0_1
 (21 0)  (621 192)  (621 192)  routing T_12_12.wire_logic_cluster/lc_3/out <X> T_12_12.lc_trk_g0_3
 (22 0)  (622 192)  (622 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 192)  (625 192)  routing T_12_12.sp12_h_r_2 <X> T_12_12.lc_trk_g0_2
 (26 0)  (626 192)  (626 192)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 192)  (628 192)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 192)  (630 192)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 192)  (633 192)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (42 0)  (642 192)  (642 192)  LC_0 Logic Functioning bit
 (43 0)  (643 192)  (643 192)  LC_0 Logic Functioning bit
 (45 0)  (645 192)  (645 192)  LC_0 Logic Functioning bit
 (14 1)  (614 193)  (614 193)  routing T_12_12.sp4_r_v_b_35 <X> T_12_12.lc_trk_g0_0
 (17 1)  (617 193)  (617 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (622 193)  (622 193)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (624 193)  (624 193)  routing T_12_12.sp12_h_r_2 <X> T_12_12.lc_trk_g0_2
 (25 1)  (625 193)  (625 193)  routing T_12_12.sp12_h_r_2 <X> T_12_12.lc_trk_g0_2
 (26 1)  (626 193)  (626 193)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 193)  (627 193)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 193)  (628 193)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 193)  (629 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 193)  (630 193)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 193)  (632 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 193)  (633 193)  routing T_12_12.lc_trk_g2_0 <X> T_12_12.input_2_0
 (36 1)  (636 193)  (636 193)  LC_0 Logic Functioning bit
 (38 1)  (638 193)  (638 193)  LC_0 Logic Functioning bit
 (42 1)  (642 193)  (642 193)  LC_0 Logic Functioning bit
 (43 1)  (643 193)  (643 193)  LC_0 Logic Functioning bit
 (53 1)  (653 193)  (653 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (3 2)  (603 194)  (603 194)  routing T_12_12.sp12_h_r_0 <X> T_12_12.sp12_h_l_23
 (14 2)  (614 194)  (614 194)  routing T_12_12.sp12_h_l_3 <X> T_12_12.lc_trk_g0_4
 (17 2)  (617 194)  (617 194)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (618 194)  (618 194)  routing T_12_12.wire_logic_cluster/lc_5/out <X> T_12_12.lc_trk_g0_5
 (25 2)  (625 194)  (625 194)  routing T_12_12.sp4_h_r_14 <X> T_12_12.lc_trk_g0_6
 (27 2)  (627 194)  (627 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 194)  (628 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 194)  (633 194)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 194)  (634 194)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 194)  (637 194)  LC_1 Logic Functioning bit
 (42 2)  (642 194)  (642 194)  LC_1 Logic Functioning bit
 (45 2)  (645 194)  (645 194)  LC_1 Logic Functioning bit
 (52 2)  (652 194)  (652 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (2 3)  (602 195)  (602 195)  routing T_12_12.lc_trk_g0_0 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (3 3)  (603 195)  (603 195)  routing T_12_12.sp12_h_r_0 <X> T_12_12.sp12_h_l_23
 (14 3)  (614 195)  (614 195)  routing T_12_12.sp12_h_l_3 <X> T_12_12.lc_trk_g0_4
 (15 3)  (615 195)  (615 195)  routing T_12_12.sp12_h_l_3 <X> T_12_12.lc_trk_g0_4
 (17 3)  (617 195)  (617 195)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (622 195)  (622 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (623 195)  (623 195)  routing T_12_12.sp4_h_r_14 <X> T_12_12.lc_trk_g0_6
 (24 3)  (624 195)  (624 195)  routing T_12_12.sp4_h_r_14 <X> T_12_12.lc_trk_g0_6
 (27 3)  (627 195)  (627 195)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 195)  (629 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 195)  (631 195)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 195)  (632 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (636 195)  (636 195)  LC_1 Logic Functioning bit
 (37 3)  (637 195)  (637 195)  LC_1 Logic Functioning bit
 (39 3)  (639 195)  (639 195)  LC_1 Logic Functioning bit
 (43 3)  (643 195)  (643 195)  LC_1 Logic Functioning bit
 (5 4)  (605 196)  (605 196)  routing T_12_12.sp4_v_b_3 <X> T_12_12.sp4_h_r_3
 (12 4)  (612 196)  (612 196)  routing T_12_12.sp4_v_b_11 <X> T_12_12.sp4_h_r_5
 (13 4)  (613 196)  (613 196)  routing T_12_12.sp4_v_t_40 <X> T_12_12.sp4_v_b_5
 (14 4)  (614 196)  (614 196)  routing T_12_12.sp4_h_l_5 <X> T_12_12.lc_trk_g1_0
 (26 4)  (626 196)  (626 196)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 196)  (627 196)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 196)  (628 196)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 196)  (633 196)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 196)  (635 196)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.input_2_2
 (37 4)  (637 196)  (637 196)  LC_2 Logic Functioning bit
 (41 4)  (641 196)  (641 196)  LC_2 Logic Functioning bit
 (43 4)  (643 196)  (643 196)  LC_2 Logic Functioning bit
 (45 4)  (645 196)  (645 196)  LC_2 Logic Functioning bit
 (6 5)  (606 197)  (606 197)  routing T_12_12.sp4_v_b_3 <X> T_12_12.sp4_h_r_3
 (11 5)  (611 197)  (611 197)  routing T_12_12.sp4_v_b_11 <X> T_12_12.sp4_h_r_5
 (13 5)  (613 197)  (613 197)  routing T_12_12.sp4_v_b_11 <X> T_12_12.sp4_h_r_5
 (14 5)  (614 197)  (614 197)  routing T_12_12.sp4_h_l_5 <X> T_12_12.lc_trk_g1_0
 (15 5)  (615 197)  (615 197)  routing T_12_12.sp4_h_l_5 <X> T_12_12.lc_trk_g1_0
 (16 5)  (616 197)  (616 197)  routing T_12_12.sp4_h_l_5 <X> T_12_12.lc_trk_g1_0
 (17 5)  (617 197)  (617 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (626 197)  (626 197)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 197)  (627 197)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 197)  (628 197)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 197)  (629 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 197)  (630 197)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 197)  (632 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (636 197)  (636 197)  LC_2 Logic Functioning bit
 (41 5)  (641 197)  (641 197)  LC_2 Logic Functioning bit
 (43 5)  (643 197)  (643 197)  LC_2 Logic Functioning bit
 (6 6)  (606 198)  (606 198)  routing T_12_12.sp4_h_l_47 <X> T_12_12.sp4_v_t_38
 (12 6)  (612 198)  (612 198)  routing T_12_12.sp4_v_t_40 <X> T_12_12.sp4_h_l_40
 (14 6)  (614 198)  (614 198)  routing T_12_12.wire_logic_cluster/lc_4/out <X> T_12_12.lc_trk_g1_4
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 198)  (628 198)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 198)  (631 198)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 198)  (633 198)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 198)  (637 198)  LC_3 Logic Functioning bit
 (42 6)  (642 198)  (642 198)  LC_3 Logic Functioning bit
 (45 6)  (645 198)  (645 198)  LC_3 Logic Functioning bit
 (52 6)  (652 198)  (652 198)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (8 7)  (608 199)  (608 199)  routing T_12_12.sp4_h_l_41 <X> T_12_12.sp4_v_t_41
 (11 7)  (611 199)  (611 199)  routing T_12_12.sp4_v_t_40 <X> T_12_12.sp4_h_l_40
 (17 7)  (617 199)  (617 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (627 199)  (627 199)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 199)  (629 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 199)  (632 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 199)  (635 199)  routing T_12_12.lc_trk_g0_3 <X> T_12_12.input_2_3
 (36 7)  (636 199)  (636 199)  LC_3 Logic Functioning bit
 (37 7)  (637 199)  (637 199)  LC_3 Logic Functioning bit
 (39 7)  (639 199)  (639 199)  LC_3 Logic Functioning bit
 (43 7)  (643 199)  (643 199)  LC_3 Logic Functioning bit
 (5 8)  (605 200)  (605 200)  routing T_12_12.sp4_v_t_43 <X> T_12_12.sp4_h_r_6
 (13 8)  (613 200)  (613 200)  routing T_12_12.sp4_v_t_45 <X> T_12_12.sp4_v_b_8
 (14 8)  (614 200)  (614 200)  routing T_12_12.wire_logic_cluster/lc_0/out <X> T_12_12.lc_trk_g2_0
 (15 8)  (615 200)  (615 200)  routing T_12_12.sp4_v_t_28 <X> T_12_12.lc_trk_g2_1
 (16 8)  (616 200)  (616 200)  routing T_12_12.sp4_v_t_28 <X> T_12_12.lc_trk_g2_1
 (17 8)  (617 200)  (617 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (625 200)  (625 200)  routing T_12_12.wire_logic_cluster/lc_2/out <X> T_12_12.lc_trk_g2_2
 (26 8)  (626 200)  (626 200)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 200)  (627 200)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 200)  (630 200)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 200)  (633 200)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 200)  (637 200)  LC_4 Logic Functioning bit
 (41 8)  (641 200)  (641 200)  LC_4 Logic Functioning bit
 (43 8)  (643 200)  (643 200)  LC_4 Logic Functioning bit
 (45 8)  (645 200)  (645 200)  LC_4 Logic Functioning bit
 (17 9)  (617 201)  (617 201)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (622 201)  (622 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (626 201)  (626 201)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 201)  (627 201)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 201)  (628 201)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 201)  (632 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (633 201)  (633 201)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.input_2_4
 (35 9)  (635 201)  (635 201)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.input_2_4
 (36 9)  (636 201)  (636 201)  LC_4 Logic Functioning bit
 (41 9)  (641 201)  (641 201)  LC_4 Logic Functioning bit
 (43 9)  (643 201)  (643 201)  LC_4 Logic Functioning bit
 (46 9)  (646 201)  (646 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (12 10)  (612 202)  (612 202)  routing T_12_12.sp4_v_t_45 <X> T_12_12.sp4_h_l_45
 (14 10)  (614 202)  (614 202)  routing T_12_12.rgt_op_4 <X> T_12_12.lc_trk_g2_4
 (21 10)  (621 202)  (621 202)  routing T_12_12.wire_logic_cluster/lc_7/out <X> T_12_12.lc_trk_g2_7
 (22 10)  (622 202)  (622 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (627 202)  (627 202)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 202)  (628 202)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 202)  (631 202)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 202)  (633 202)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 202)  (634 202)  routing T_12_12.lc_trk_g3_5 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 202)  (635 202)  routing T_12_12.lc_trk_g0_5 <X> T_12_12.input_2_5
 (37 10)  (637 202)  (637 202)  LC_5 Logic Functioning bit
 (42 10)  (642 202)  (642 202)  LC_5 Logic Functioning bit
 (45 10)  (645 202)  (645 202)  LC_5 Logic Functioning bit
 (51 10)  (651 202)  (651 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (611 203)  (611 203)  routing T_12_12.sp4_v_t_45 <X> T_12_12.sp4_h_l_45
 (15 11)  (615 203)  (615 203)  routing T_12_12.rgt_op_4 <X> T_12_12.lc_trk_g2_4
 (17 11)  (617 203)  (617 203)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (627 203)  (627 203)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 203)  (629 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 203)  (632 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (636 203)  (636 203)  LC_5 Logic Functioning bit
 (37 11)  (637 203)  (637 203)  LC_5 Logic Functioning bit
 (39 11)  (639 203)  (639 203)  LC_5 Logic Functioning bit
 (43 11)  (643 203)  (643 203)  LC_5 Logic Functioning bit
 (16 12)  (616 204)  (616 204)  routing T_12_12.sp4_v_b_33 <X> T_12_12.lc_trk_g3_1
 (17 12)  (617 204)  (617 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (618 204)  (618 204)  routing T_12_12.sp4_v_b_33 <X> T_12_12.lc_trk_g3_1
 (21 12)  (621 204)  (621 204)  routing T_12_12.rgt_op_3 <X> T_12_12.lc_trk_g3_3
 (22 12)  (622 204)  (622 204)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 204)  (624 204)  routing T_12_12.rgt_op_3 <X> T_12_12.lc_trk_g3_3
 (25 12)  (625 204)  (625 204)  routing T_12_12.wire_logic_cluster/lc_2/out <X> T_12_12.lc_trk_g3_2
 (26 12)  (626 204)  (626 204)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 204)  (627 204)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 204)  (628 204)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 204)  (630 204)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 204)  (633 204)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 204)  (637 204)  LC_6 Logic Functioning bit
 (41 12)  (641 204)  (641 204)  LC_6 Logic Functioning bit
 (43 12)  (643 204)  (643 204)  LC_6 Logic Functioning bit
 (45 12)  (645 204)  (645 204)  LC_6 Logic Functioning bit
 (18 13)  (618 205)  (618 205)  routing T_12_12.sp4_v_b_33 <X> T_12_12.lc_trk_g3_1
 (22 13)  (622 205)  (622 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (626 205)  (626 205)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 205)  (627 205)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 205)  (628 205)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 205)  (629 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 205)  (630 205)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 205)  (632 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (635 205)  (635 205)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.input_2_6
 (36 13)  (636 205)  (636 205)  LC_6 Logic Functioning bit
 (41 13)  (641 205)  (641 205)  LC_6 Logic Functioning bit
 (43 13)  (643 205)  (643 205)  LC_6 Logic Functioning bit
 (8 14)  (608 206)  (608 206)  routing T_12_12.sp4_v_t_47 <X> T_12_12.sp4_h_l_47
 (9 14)  (609 206)  (609 206)  routing T_12_12.sp4_v_t_47 <X> T_12_12.sp4_h_l_47
 (15 14)  (615 206)  (615 206)  routing T_12_12.tnr_op_5 <X> T_12_12.lc_trk_g3_5
 (17 14)  (617 206)  (617 206)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (622 206)  (622 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (625 206)  (625 206)  routing T_12_12.wire_logic_cluster/lc_6/out <X> T_12_12.lc_trk_g3_6
 (26 14)  (626 206)  (626 206)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 206)  (630 206)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 206)  (631 206)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 206)  (633 206)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 206)  (634 206)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (38 14)  (638 206)  (638 206)  LC_7 Logic Functioning bit
 (41 14)  (641 206)  (641 206)  LC_7 Logic Functioning bit
 (43 14)  (643 206)  (643 206)  LC_7 Logic Functioning bit
 (45 14)  (645 206)  (645 206)  LC_7 Logic Functioning bit
 (8 15)  (608 207)  (608 207)  routing T_12_12.sp4_h_r_4 <X> T_12_12.sp4_v_t_47
 (9 15)  (609 207)  (609 207)  routing T_12_12.sp4_h_r_4 <X> T_12_12.sp4_v_t_47
 (10 15)  (610 207)  (610 207)  routing T_12_12.sp4_h_r_4 <X> T_12_12.sp4_v_t_47
 (21 15)  (621 207)  (621 207)  routing T_12_12.sp4_r_v_b_47 <X> T_12_12.lc_trk_g3_7
 (22 15)  (622 207)  (622 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (626 207)  (626 207)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 207)  (628 207)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 207)  (629 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 207)  (630 207)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 207)  (631 207)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 207)  (632 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (633 207)  (633 207)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.input_2_7
 (39 15)  (639 207)  (639 207)  LC_7 Logic Functioning bit
 (40 15)  (640 207)  (640 207)  LC_7 Logic Functioning bit
 (43 15)  (643 207)  (643 207)  LC_7 Logic Functioning bit


LogicTile_13_12

 (6 0)  (660 192)  (660 192)  routing T_13_12.sp4_h_r_7 <X> T_13_12.sp4_v_b_0
 (14 0)  (668 192)  (668 192)  routing T_13_12.lft_op_0 <X> T_13_12.lc_trk_g0_0
 (27 0)  (681 192)  (681 192)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 192)  (682 192)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (689 192)  (689 192)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.input_2_0
 (36 0)  (690 192)  (690 192)  LC_0 Logic Functioning bit
 (39 0)  (693 192)  (693 192)  LC_0 Logic Functioning bit
 (41 0)  (695 192)  (695 192)  LC_0 Logic Functioning bit
 (42 0)  (696 192)  (696 192)  LC_0 Logic Functioning bit
 (44 0)  (698 192)  (698 192)  LC_0 Logic Functioning bit
 (45 0)  (699 192)  (699 192)  LC_0 Logic Functioning bit
 (15 1)  (669 193)  (669 193)  routing T_13_12.lft_op_0 <X> T_13_12.lc_trk_g0_0
 (17 1)  (671 193)  (671 193)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (32 1)  (686 193)  (686 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (688 193)  (688 193)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.input_2_0
 (35 1)  (689 193)  (689 193)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.input_2_0
 (36 1)  (690 193)  (690 193)  LC_0 Logic Functioning bit
 (39 1)  (693 193)  (693 193)  LC_0 Logic Functioning bit
 (41 1)  (695 193)  (695 193)  LC_0 Logic Functioning bit
 (42 1)  (696 193)  (696 193)  LC_0 Logic Functioning bit
 (49 1)  (703 193)  (703 193)  Carry_In_Mux bit 

 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (5 2)  (659 194)  (659 194)  routing T_13_12.sp4_v_b_0 <X> T_13_12.sp4_h_l_37
 (14 2)  (668 194)  (668 194)  routing T_13_12.sp4_h_l_1 <X> T_13_12.lc_trk_g0_4
 (21 2)  (675 194)  (675 194)  routing T_13_12.lft_op_7 <X> T_13_12.lc_trk_g0_7
 (22 2)  (676 194)  (676 194)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 194)  (678 194)  routing T_13_12.lft_op_7 <X> T_13_12.lc_trk_g0_7
 (28 2)  (682 194)  (682 194)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 194)  (690 194)  LC_1 Logic Functioning bit
 (39 2)  (693 194)  (693 194)  LC_1 Logic Functioning bit
 (41 2)  (695 194)  (695 194)  LC_1 Logic Functioning bit
 (42 2)  (696 194)  (696 194)  LC_1 Logic Functioning bit
 (44 2)  (698 194)  (698 194)  LC_1 Logic Functioning bit
 (45 2)  (699 194)  (699 194)  LC_1 Logic Functioning bit
 (0 3)  (654 195)  (654 195)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 3)  (656 195)  (656 195)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (15 3)  (669 195)  (669 195)  routing T_13_12.sp4_h_l_1 <X> T_13_12.lc_trk_g0_4
 (16 3)  (670 195)  (670 195)  routing T_13_12.sp4_h_l_1 <X> T_13_12.lc_trk_g0_4
 (17 3)  (671 195)  (671 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (32 3)  (686 195)  (686 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (687 195)  (687 195)  routing T_13_12.lc_trk_g2_1 <X> T_13_12.input_2_1
 (36 3)  (690 195)  (690 195)  LC_1 Logic Functioning bit
 (39 3)  (693 195)  (693 195)  LC_1 Logic Functioning bit
 (41 3)  (695 195)  (695 195)  LC_1 Logic Functioning bit
 (42 3)  (696 195)  (696 195)  LC_1 Logic Functioning bit
 (0 4)  (654 196)  (654 196)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (1 4)  (655 196)  (655 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (669 196)  (669 196)  routing T_13_12.sp4_h_r_9 <X> T_13_12.lc_trk_g1_1
 (16 4)  (670 196)  (670 196)  routing T_13_12.sp4_h_r_9 <X> T_13_12.lc_trk_g1_1
 (17 4)  (671 196)  (671 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (672 196)  (672 196)  routing T_13_12.sp4_h_r_9 <X> T_13_12.lc_trk_g1_1
 (21 4)  (675 196)  (675 196)  routing T_13_12.wire_logic_cluster/lc_3/out <X> T_13_12.lc_trk_g1_3
 (22 4)  (676 196)  (676 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 196)  (679 196)  routing T_13_12.wire_logic_cluster/lc_2/out <X> T_13_12.lc_trk_g1_2
 (27 4)  (681 196)  (681 196)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 196)  (690 196)  LC_2 Logic Functioning bit
 (39 4)  (693 196)  (693 196)  LC_2 Logic Functioning bit
 (41 4)  (695 196)  (695 196)  LC_2 Logic Functioning bit
 (42 4)  (696 196)  (696 196)  LC_2 Logic Functioning bit
 (44 4)  (698 196)  (698 196)  LC_2 Logic Functioning bit
 (45 4)  (699 196)  (699 196)  LC_2 Logic Functioning bit
 (1 5)  (655 197)  (655 197)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (22 5)  (676 197)  (676 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 197)  (684 197)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 197)  (686 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (687 197)  (687 197)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.input_2_2
 (34 5)  (688 197)  (688 197)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.input_2_2
 (35 5)  (689 197)  (689 197)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.input_2_2
 (36 5)  (690 197)  (690 197)  LC_2 Logic Functioning bit
 (39 5)  (693 197)  (693 197)  LC_2 Logic Functioning bit
 (41 5)  (695 197)  (695 197)  LC_2 Logic Functioning bit
 (42 5)  (696 197)  (696 197)  LC_2 Logic Functioning bit
 (14 6)  (668 198)  (668 198)  routing T_13_12.wire_logic_cluster/lc_4/out <X> T_13_12.lc_trk_g1_4
 (21 6)  (675 198)  (675 198)  routing T_13_12.bnr_op_7 <X> T_13_12.lc_trk_g1_7
 (22 6)  (676 198)  (676 198)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (679 198)  (679 198)  routing T_13_12.wire_logic_cluster/lc_6/out <X> T_13_12.lc_trk_g1_6
 (27 6)  (681 198)  (681 198)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 198)  (683 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (689 198)  (689 198)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.input_2_3
 (36 6)  (690 198)  (690 198)  LC_3 Logic Functioning bit
 (39 6)  (693 198)  (693 198)  LC_3 Logic Functioning bit
 (41 6)  (695 198)  (695 198)  LC_3 Logic Functioning bit
 (42 6)  (696 198)  (696 198)  LC_3 Logic Functioning bit
 (44 6)  (698 198)  (698 198)  LC_3 Logic Functioning bit
 (45 6)  (699 198)  (699 198)  LC_3 Logic Functioning bit
 (17 7)  (671 199)  (671 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (675 199)  (675 199)  routing T_13_12.bnr_op_7 <X> T_13_12.lc_trk_g1_7
 (22 7)  (676 199)  (676 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 199)  (684 199)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 199)  (686 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (687 199)  (687 199)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.input_2_3
 (34 7)  (688 199)  (688 199)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.input_2_3
 (36 7)  (690 199)  (690 199)  LC_3 Logic Functioning bit
 (39 7)  (693 199)  (693 199)  LC_3 Logic Functioning bit
 (41 7)  (695 199)  (695 199)  LC_3 Logic Functioning bit
 (42 7)  (696 199)  (696 199)  LC_3 Logic Functioning bit
 (8 8)  (662 200)  (662 200)  routing T_13_12.sp4_h_l_42 <X> T_13_12.sp4_h_r_7
 (14 8)  (668 200)  (668 200)  routing T_13_12.bnl_op_0 <X> T_13_12.lc_trk_g2_0
 (17 8)  (671 200)  (671 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 200)  (672 200)  routing T_13_12.wire_logic_cluster/lc_1/out <X> T_13_12.lc_trk_g2_1
 (27 8)  (681 200)  (681 200)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 200)  (684 200)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (689 200)  (689 200)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.input_2_4
 (36 8)  (690 200)  (690 200)  LC_4 Logic Functioning bit
 (39 8)  (693 200)  (693 200)  LC_4 Logic Functioning bit
 (41 8)  (695 200)  (695 200)  LC_4 Logic Functioning bit
 (42 8)  (696 200)  (696 200)  LC_4 Logic Functioning bit
 (44 8)  (698 200)  (698 200)  LC_4 Logic Functioning bit
 (45 8)  (699 200)  (699 200)  LC_4 Logic Functioning bit
 (14 9)  (668 201)  (668 201)  routing T_13_12.bnl_op_0 <X> T_13_12.lc_trk_g2_0
 (17 9)  (671 201)  (671 201)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (676 201)  (676 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (679 201)  (679 201)  routing T_13_12.sp4_r_v_b_34 <X> T_13_12.lc_trk_g2_2
 (32 9)  (686 201)  (686 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (687 201)  (687 201)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.input_2_4
 (35 9)  (689 201)  (689 201)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.input_2_4
 (36 9)  (690 201)  (690 201)  LC_4 Logic Functioning bit
 (39 9)  (693 201)  (693 201)  LC_4 Logic Functioning bit
 (41 9)  (695 201)  (695 201)  LC_4 Logic Functioning bit
 (42 9)  (696 201)  (696 201)  LC_4 Logic Functioning bit
 (21 10)  (675 202)  (675 202)  routing T_13_12.bnl_op_7 <X> T_13_12.lc_trk_g2_7
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (681 202)  (681 202)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 202)  (682 202)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 202)  (684 202)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (689 202)  (689 202)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.input_2_5
 (36 10)  (690 202)  (690 202)  LC_5 Logic Functioning bit
 (39 10)  (693 202)  (693 202)  LC_5 Logic Functioning bit
 (41 10)  (695 202)  (695 202)  LC_5 Logic Functioning bit
 (42 10)  (696 202)  (696 202)  LC_5 Logic Functioning bit
 (44 10)  (698 202)  (698 202)  LC_5 Logic Functioning bit
 (45 10)  (699 202)  (699 202)  LC_5 Logic Functioning bit
 (21 11)  (675 203)  (675 203)  routing T_13_12.bnl_op_7 <X> T_13_12.lc_trk_g2_7
 (22 11)  (676 203)  (676 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 203)  (679 203)  routing T_13_12.sp4_r_v_b_38 <X> T_13_12.lc_trk_g2_6
 (32 11)  (686 203)  (686 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (689 203)  (689 203)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.input_2_5
 (36 11)  (690 203)  (690 203)  LC_5 Logic Functioning bit
 (39 11)  (693 203)  (693 203)  LC_5 Logic Functioning bit
 (41 11)  (695 203)  (695 203)  LC_5 Logic Functioning bit
 (42 11)  (696 203)  (696 203)  LC_5 Logic Functioning bit
 (51 11)  (705 203)  (705 203)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (10 12)  (664 204)  (664 204)  routing T_13_12.sp4_v_t_40 <X> T_13_12.sp4_h_r_10
 (14 12)  (668 204)  (668 204)  routing T_13_12.wire_logic_cluster/lc_0/out <X> T_13_12.lc_trk_g3_0
 (21 12)  (675 204)  (675 204)  routing T_13_12.bnl_op_3 <X> T_13_12.lc_trk_g3_3
 (22 12)  (676 204)  (676 204)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (681 204)  (681 204)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 204)  (684 204)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 204)  (690 204)  LC_6 Logic Functioning bit
 (39 12)  (693 204)  (693 204)  LC_6 Logic Functioning bit
 (41 12)  (695 204)  (695 204)  LC_6 Logic Functioning bit
 (42 12)  (696 204)  (696 204)  LC_6 Logic Functioning bit
 (44 12)  (698 204)  (698 204)  LC_6 Logic Functioning bit
 (45 12)  (699 204)  (699 204)  LC_6 Logic Functioning bit
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (675 205)  (675 205)  routing T_13_12.bnl_op_3 <X> T_13_12.lc_trk_g3_3
 (30 13)  (684 205)  (684 205)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 205)  (686 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (690 205)  (690 205)  LC_6 Logic Functioning bit
 (39 13)  (693 205)  (693 205)  LC_6 Logic Functioning bit
 (41 13)  (695 205)  (695 205)  LC_6 Logic Functioning bit
 (42 13)  (696 205)  (696 205)  LC_6 Logic Functioning bit
 (1 14)  (655 206)  (655 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 206)  (668 206)  routing T_13_12.rgt_op_4 <X> T_13_12.lc_trk_g3_4
 (17 14)  (671 206)  (671 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 206)  (672 206)  routing T_13_12.wire_logic_cluster/lc_5/out <X> T_13_12.lc_trk_g3_5
 (21 14)  (675 206)  (675 206)  routing T_13_12.wire_logic_cluster/lc_7/out <X> T_13_12.lc_trk_g3_7
 (22 14)  (676 206)  (676 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 206)  (681 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 206)  (682 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 206)  (684 206)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (689 206)  (689 206)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_7
 (36 14)  (690 206)  (690 206)  LC_7 Logic Functioning bit
 (39 14)  (693 206)  (693 206)  LC_7 Logic Functioning bit
 (41 14)  (695 206)  (695 206)  LC_7 Logic Functioning bit
 (42 14)  (696 206)  (696 206)  LC_7 Logic Functioning bit
 (44 14)  (698 206)  (698 206)  LC_7 Logic Functioning bit
 (45 14)  (699 206)  (699 206)  LC_7 Logic Functioning bit
 (1 15)  (655 207)  (655 207)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (15 15)  (669 207)  (669 207)  routing T_13_12.rgt_op_4 <X> T_13_12.lc_trk_g3_4
 (17 15)  (671 207)  (671 207)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (30 15)  (684 207)  (684 207)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 207)  (686 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 207)  (687 207)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_7
 (35 15)  (689 207)  (689 207)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_7
 (36 15)  (690 207)  (690 207)  LC_7 Logic Functioning bit
 (39 15)  (693 207)  (693 207)  LC_7 Logic Functioning bit
 (41 15)  (695 207)  (695 207)  LC_7 Logic Functioning bit
 (42 15)  (696 207)  (696 207)  LC_7 Logic Functioning bit


LogicTile_14_12

 (6 0)  (714 192)  (714 192)  routing T_14_12.sp4_h_r_7 <X> T_14_12.sp4_v_b_0
 (14 0)  (722 192)  (722 192)  routing T_14_12.sp4_h_l_5 <X> T_14_12.lc_trk_g0_0
 (17 0)  (725 192)  (725 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 192)  (726 192)  routing T_14_12.wire_logic_cluster/lc_1/out <X> T_14_12.lc_trk_g0_1
 (21 0)  (729 192)  (729 192)  routing T_14_12.wire_logic_cluster/lc_3/out <X> T_14_12.lc_trk_g0_3
 (22 0)  (730 192)  (730 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 192)  (741 192)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 192)  (742 192)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 192)  (743 192)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_0
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (39 0)  (747 192)  (747 192)  LC_0 Logic Functioning bit
 (45 0)  (753 192)  (753 192)  LC_0 Logic Functioning bit
 (47 0)  (755 192)  (755 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (716 193)  (716 193)  routing T_14_12.sp4_h_r_1 <X> T_14_12.sp4_v_b_1
 (14 1)  (722 193)  (722 193)  routing T_14_12.sp4_h_l_5 <X> T_14_12.lc_trk_g0_0
 (15 1)  (723 193)  (723 193)  routing T_14_12.sp4_h_l_5 <X> T_14_12.lc_trk_g0_0
 (16 1)  (724 193)  (724 193)  routing T_14_12.sp4_h_l_5 <X> T_14_12.lc_trk_g0_0
 (17 1)  (725 193)  (725 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (27 1)  (735 193)  (735 193)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 193)  (737 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 193)  (740 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (742 193)  (742 193)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_0
 (35 1)  (743 193)  (743 193)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_0
 (36 1)  (744 193)  (744 193)  LC_0 Logic Functioning bit
 (38 1)  (746 193)  (746 193)  LC_0 Logic Functioning bit
 (39 1)  (747 193)  (747 193)  LC_0 Logic Functioning bit
 (43 1)  (751 193)  (751 193)  LC_0 Logic Functioning bit
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (15 2)  (723 194)  (723 194)  routing T_14_12.sp4_v_b_21 <X> T_14_12.lc_trk_g0_5
 (16 2)  (724 194)  (724 194)  routing T_14_12.sp4_v_b_21 <X> T_14_12.lc_trk_g0_5
 (17 2)  (725 194)  (725 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (27 2)  (735 194)  (735 194)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 194)  (739 194)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 194)  (742 194)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 194)  (745 194)  LC_1 Logic Functioning bit
 (41 2)  (749 194)  (749 194)  LC_1 Logic Functioning bit
 (43 2)  (751 194)  (751 194)  LC_1 Logic Functioning bit
 (45 2)  (753 194)  (753 194)  LC_1 Logic Functioning bit
 (2 3)  (710 195)  (710 195)  routing T_14_12.lc_trk_g0_0 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (12 3)  (720 195)  (720 195)  routing T_14_12.sp4_h_l_39 <X> T_14_12.sp4_v_t_39
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 195)  (739 195)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 195)  (740 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (741 195)  (741 195)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.input_2_1
 (35 3)  (743 195)  (743 195)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.input_2_1
 (37 3)  (745 195)  (745 195)  LC_1 Logic Functioning bit
 (40 3)  (748 195)  (748 195)  LC_1 Logic Functioning bit
 (42 3)  (750 195)  (750 195)  LC_1 Logic Functioning bit
 (3 4)  (711 196)  (711 196)  routing T_14_12.sp12_v_t_23 <X> T_14_12.sp12_h_r_0
 (17 4)  (725 196)  (725 196)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (726 196)  (726 196)  routing T_14_12.bnr_op_1 <X> T_14_12.lc_trk_g1_1
 (27 4)  (735 196)  (735 196)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 196)  (736 196)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 196)  (742 196)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 196)  (743 196)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_2
 (37 4)  (745 196)  (745 196)  LC_2 Logic Functioning bit
 (38 4)  (746 196)  (746 196)  LC_2 Logic Functioning bit
 (41 4)  (749 196)  (749 196)  LC_2 Logic Functioning bit
 (45 4)  (753 196)  (753 196)  LC_2 Logic Functioning bit
 (15 5)  (723 197)  (723 197)  routing T_14_12.sp4_v_t_5 <X> T_14_12.lc_trk_g1_0
 (16 5)  (724 197)  (724 197)  routing T_14_12.sp4_v_t_5 <X> T_14_12.lc_trk_g1_0
 (17 5)  (725 197)  (725 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (726 197)  (726 197)  routing T_14_12.bnr_op_1 <X> T_14_12.lc_trk_g1_1
 (22 5)  (730 197)  (730 197)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 197)  (732 197)  routing T_14_12.bot_op_2 <X> T_14_12.lc_trk_g1_2
 (27 5)  (735 197)  (735 197)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 197)  (737 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 197)  (738 197)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 197)  (739 197)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 197)  (740 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (742 197)  (742 197)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_2
 (35 5)  (743 197)  (743 197)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_2
 (36 5)  (744 197)  (744 197)  LC_2 Logic Functioning bit
 (38 5)  (746 197)  (746 197)  LC_2 Logic Functioning bit
 (41 5)  (749 197)  (749 197)  LC_2 Logic Functioning bit
 (48 5)  (756 197)  (756 197)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (722 198)  (722 198)  routing T_14_12.wire_logic_cluster/lc_4/out <X> T_14_12.lc_trk_g1_4
 (22 6)  (730 198)  (730 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (731 198)  (731 198)  routing T_14_12.sp4_v_b_23 <X> T_14_12.lc_trk_g1_7
 (24 6)  (732 198)  (732 198)  routing T_14_12.sp4_v_b_23 <X> T_14_12.lc_trk_g1_7
 (26 6)  (734 198)  (734 198)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 198)  (735 198)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 198)  (739 198)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 198)  (742 198)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (42 6)  (750 198)  (750 198)  LC_3 Logic Functioning bit
 (43 6)  (751 198)  (751 198)  LC_3 Logic Functioning bit
 (45 6)  (753 198)  (753 198)  LC_3 Logic Functioning bit
 (17 7)  (725 199)  (725 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (735 199)  (735 199)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 199)  (737 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 199)  (739 199)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 199)  (740 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (743 199)  (743 199)  routing T_14_12.lc_trk_g0_3 <X> T_14_12.input_2_3
 (37 7)  (745 199)  (745 199)  LC_3 Logic Functioning bit
 (39 7)  (747 199)  (747 199)  LC_3 Logic Functioning bit
 (42 7)  (750 199)  (750 199)  LC_3 Logic Functioning bit
 (43 7)  (751 199)  (751 199)  LC_3 Logic Functioning bit
 (47 7)  (755 199)  (755 199)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (759 199)  (759 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (11 8)  (719 200)  (719 200)  routing T_14_12.sp4_h_r_3 <X> T_14_12.sp4_v_b_8
 (14 8)  (722 200)  (722 200)  routing T_14_12.sp4_h_l_21 <X> T_14_12.lc_trk_g2_0
 (22 8)  (730 200)  (730 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (731 200)  (731 200)  routing T_14_12.sp4_h_r_27 <X> T_14_12.lc_trk_g2_3
 (24 8)  (732 200)  (732 200)  routing T_14_12.sp4_h_r_27 <X> T_14_12.lc_trk_g2_3
 (27 8)  (735 200)  (735 200)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 200)  (738 200)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 200)  (739 200)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 200)  (741 200)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 200)  (743 200)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_4
 (37 8)  (745 200)  (745 200)  LC_4 Logic Functioning bit
 (38 8)  (746 200)  (746 200)  LC_4 Logic Functioning bit
 (41 8)  (749 200)  (749 200)  LC_4 Logic Functioning bit
 (45 8)  (753 200)  (753 200)  LC_4 Logic Functioning bit
 (15 9)  (723 201)  (723 201)  routing T_14_12.sp4_h_l_21 <X> T_14_12.lc_trk_g2_0
 (16 9)  (724 201)  (724 201)  routing T_14_12.sp4_h_l_21 <X> T_14_12.lc_trk_g2_0
 (17 9)  (725 201)  (725 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (729 201)  (729 201)  routing T_14_12.sp4_h_r_27 <X> T_14_12.lc_trk_g2_3
 (27 9)  (735 201)  (735 201)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 201)  (737 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 201)  (740 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (742 201)  (742 201)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_4
 (35 9)  (743 201)  (743 201)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_4
 (36 9)  (744 201)  (744 201)  LC_4 Logic Functioning bit
 (38 9)  (746 201)  (746 201)  LC_4 Logic Functioning bit
 (41 9)  (749 201)  (749 201)  LC_4 Logic Functioning bit
 (15 10)  (723 202)  (723 202)  routing T_14_12.sp4_h_l_16 <X> T_14_12.lc_trk_g2_5
 (16 10)  (724 202)  (724 202)  routing T_14_12.sp4_h_l_16 <X> T_14_12.lc_trk_g2_5
 (17 10)  (725 202)  (725 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (729 202)  (729 202)  routing T_14_12.wire_logic_cluster/lc_7/out <X> T_14_12.lc_trk_g2_7
 (22 10)  (730 202)  (730 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 202)  (733 202)  routing T_14_12.wire_logic_cluster/lc_6/out <X> T_14_12.lc_trk_g2_6
 (27 10)  (735 202)  (735 202)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 202)  (736 202)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 202)  (738 202)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 202)  (742 202)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 202)  (745 202)  LC_5 Logic Functioning bit
 (39 10)  (747 202)  (747 202)  LC_5 Logic Functioning bit
 (41 10)  (749 202)  (749 202)  LC_5 Logic Functioning bit
 (43 10)  (751 202)  (751 202)  LC_5 Logic Functioning bit
 (8 11)  (716 203)  (716 203)  routing T_14_12.sp4_h_r_7 <X> T_14_12.sp4_v_t_42
 (9 11)  (717 203)  (717 203)  routing T_14_12.sp4_h_r_7 <X> T_14_12.sp4_v_t_42
 (18 11)  (726 203)  (726 203)  routing T_14_12.sp4_h_l_16 <X> T_14_12.lc_trk_g2_5
 (22 11)  (730 203)  (730 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (738 203)  (738 203)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (37 11)  (745 203)  (745 203)  LC_5 Logic Functioning bit
 (39 11)  (747 203)  (747 203)  LC_5 Logic Functioning bit
 (41 11)  (749 203)  (749 203)  LC_5 Logic Functioning bit
 (43 11)  (751 203)  (751 203)  LC_5 Logic Functioning bit
 (14 12)  (722 204)  (722 204)  routing T_14_12.wire_logic_cluster/lc_0/out <X> T_14_12.lc_trk_g3_0
 (25 12)  (733 204)  (733 204)  routing T_14_12.wire_logic_cluster/lc_2/out <X> T_14_12.lc_trk_g3_2
 (26 12)  (734 204)  (734 204)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 204)  (738 204)  routing T_14_12.lc_trk_g0_5 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 204)  (742 204)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (43 12)  (751 204)  (751 204)  LC_6 Logic Functioning bit
 (45 12)  (753 204)  (753 204)  LC_6 Logic Functioning bit
 (47 12)  (755 204)  (755 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (758 204)  (758 204)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (730 205)  (730 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 205)  (734 205)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 205)  (736 205)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (745 205)  (745 205)  LC_6 Logic Functioning bit
 (39 13)  (747 205)  (747 205)  LC_6 Logic Functioning bit
 (40 13)  (748 205)  (748 205)  LC_6 Logic Functioning bit
 (42 13)  (750 205)  (750 205)  LC_6 Logic Functioning bit
 (43 13)  (751 205)  (751 205)  LC_6 Logic Functioning bit
 (14 14)  (722 206)  (722 206)  routing T_14_12.sp4_h_r_36 <X> T_14_12.lc_trk_g3_4
 (22 14)  (730 206)  (730 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 206)  (731 206)  routing T_14_12.sp4_v_b_47 <X> T_14_12.lc_trk_g3_7
 (24 14)  (732 206)  (732 206)  routing T_14_12.sp4_v_b_47 <X> T_14_12.lc_trk_g3_7
 (26 14)  (734 206)  (734 206)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 206)  (736 206)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 206)  (739 206)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 206)  (742 206)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 206)  (743 206)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.input_2_7
 (38 14)  (746 206)  (746 206)  LC_7 Logic Functioning bit
 (41 14)  (749 206)  (749 206)  LC_7 Logic Functioning bit
 (43 14)  (751 206)  (751 206)  LC_7 Logic Functioning bit
 (45 14)  (753 206)  (753 206)  LC_7 Logic Functioning bit
 (47 14)  (755 206)  (755 206)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (723 207)  (723 207)  routing T_14_12.sp4_h_r_36 <X> T_14_12.lc_trk_g3_4
 (16 15)  (724 207)  (724 207)  routing T_14_12.sp4_h_r_36 <X> T_14_12.lc_trk_g3_4
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (734 207)  (734 207)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 207)  (736 207)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 207)  (737 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 207)  (739 207)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 207)  (740 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (741 207)  (741 207)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.input_2_7
 (34 15)  (742 207)  (742 207)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.input_2_7
 (38 15)  (746 207)  (746 207)  LC_7 Logic Functioning bit
 (40 15)  (748 207)  (748 207)  LC_7 Logic Functioning bit
 (42 15)  (750 207)  (750 207)  LC_7 Logic Functioning bit


LogicTile_15_12

 (8 0)  (770 192)  (770 192)  routing T_15_12.sp4_v_b_7 <X> T_15_12.sp4_h_r_1
 (9 0)  (771 192)  (771 192)  routing T_15_12.sp4_v_b_7 <X> T_15_12.sp4_h_r_1
 (10 0)  (772 192)  (772 192)  routing T_15_12.sp4_v_b_7 <X> T_15_12.sp4_h_r_1
 (11 0)  (773 192)  (773 192)  routing T_15_12.sp4_v_t_46 <X> T_15_12.sp4_v_b_2
 (15 0)  (777 192)  (777 192)  routing T_15_12.bot_op_1 <X> T_15_12.lc_trk_g0_1
 (17 0)  (779 192)  (779 192)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (784 192)  (784 192)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 192)  (786 192)  routing T_15_12.top_op_3 <X> T_15_12.lc_trk_g0_3
 (4 1)  (766 193)  (766 193)  routing T_15_12.sp4_h_l_41 <X> T_15_12.sp4_h_r_0
 (6 1)  (768 193)  (768 193)  routing T_15_12.sp4_h_l_41 <X> T_15_12.sp4_h_r_0
 (12 1)  (774 193)  (774 193)  routing T_15_12.sp4_v_t_46 <X> T_15_12.sp4_v_b_2
 (21 1)  (783 193)  (783 193)  routing T_15_12.top_op_3 <X> T_15_12.lc_trk_g0_3
 (0 2)  (762 194)  (762 194)  routing T_15_12.lc_trk_g2_0 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (8 2)  (770 194)  (770 194)  routing T_15_12.sp4_v_t_42 <X> T_15_12.sp4_h_l_36
 (9 2)  (771 194)  (771 194)  routing T_15_12.sp4_v_t_42 <X> T_15_12.sp4_h_l_36
 (10 2)  (772 194)  (772 194)  routing T_15_12.sp4_v_t_42 <X> T_15_12.sp4_h_l_36
 (22 2)  (784 194)  (784 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (785 194)  (785 194)  routing T_15_12.sp4_h_r_7 <X> T_15_12.lc_trk_g0_7
 (24 2)  (786 194)  (786 194)  routing T_15_12.sp4_h_r_7 <X> T_15_12.lc_trk_g0_7
 (28 2)  (790 194)  (790 194)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 194)  (795 194)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 194)  (796 194)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 194)  (797 194)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.input_2_1
 (41 2)  (803 194)  (803 194)  LC_1 Logic Functioning bit
 (42 2)  (804 194)  (804 194)  LC_1 Logic Functioning bit
 (45 2)  (807 194)  (807 194)  LC_1 Logic Functioning bit
 (46 2)  (808 194)  (808 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (764 195)  (764 195)  routing T_15_12.lc_trk_g2_0 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (21 3)  (783 195)  (783 195)  routing T_15_12.sp4_h_r_7 <X> T_15_12.lc_trk_g0_7
 (29 3)  (791 195)  (791 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 195)  (792 195)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 195)  (794 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (796 195)  (796 195)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.input_2_1
 (35 3)  (797 195)  (797 195)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.input_2_1
 (40 3)  (802 195)  (802 195)  LC_1 Logic Functioning bit
 (41 3)  (803 195)  (803 195)  LC_1 Logic Functioning bit
 (43 3)  (805 195)  (805 195)  LC_1 Logic Functioning bit
 (46 3)  (808 195)  (808 195)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (762 196)  (762 196)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (16 4)  (778 196)  (778 196)  routing T_15_12.sp4_v_b_1 <X> T_15_12.lc_trk_g1_1
 (17 4)  (779 196)  (779 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (780 196)  (780 196)  routing T_15_12.sp4_v_b_1 <X> T_15_12.lc_trk_g1_1
 (21 4)  (783 196)  (783 196)  routing T_15_12.sp12_h_r_3 <X> T_15_12.lc_trk_g1_3
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (786 196)  (786 196)  routing T_15_12.sp12_h_r_3 <X> T_15_12.lc_trk_g1_3
 (31 4)  (793 196)  (793 196)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (37 4)  (799 196)  (799 196)  LC_2 Logic Functioning bit
 (38 4)  (800 196)  (800 196)  LC_2 Logic Functioning bit
 (41 4)  (803 196)  (803 196)  LC_2 Logic Functioning bit
 (42 4)  (804 196)  (804 196)  LC_2 Logic Functioning bit
 (0 5)  (762 197)  (762 197)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (14 5)  (776 197)  (776 197)  routing T_15_12.sp4_h_r_0 <X> T_15_12.lc_trk_g1_0
 (15 5)  (777 197)  (777 197)  routing T_15_12.sp4_h_r_0 <X> T_15_12.lc_trk_g1_0
 (16 5)  (778 197)  (778 197)  routing T_15_12.sp4_h_r_0 <X> T_15_12.lc_trk_g1_0
 (17 5)  (779 197)  (779 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (783 197)  (783 197)  routing T_15_12.sp12_h_r_3 <X> T_15_12.lc_trk_g1_3
 (26 5)  (788 197)  (788 197)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 197)  (790 197)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 197)  (793 197)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 197)  (794 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (795 197)  (795 197)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.input_2_2
 (34 5)  (796 197)  (796 197)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.input_2_2
 (36 5)  (798 197)  (798 197)  LC_2 Logic Functioning bit
 (37 5)  (799 197)  (799 197)  LC_2 Logic Functioning bit
 (39 5)  (801 197)  (801 197)  LC_2 Logic Functioning bit
 (40 5)  (802 197)  (802 197)  LC_2 Logic Functioning bit
 (43 5)  (805 197)  (805 197)  LC_2 Logic Functioning bit
 (12 6)  (774 198)  (774 198)  routing T_15_12.sp4_v_b_5 <X> T_15_12.sp4_h_l_40
 (13 6)  (775 198)  (775 198)  routing T_15_12.sp4_v_b_5 <X> T_15_12.sp4_v_t_40
 (15 6)  (777 198)  (777 198)  routing T_15_12.top_op_5 <X> T_15_12.lc_trk_g1_5
 (17 6)  (779 198)  (779 198)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (784 198)  (784 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 198)  (786 198)  routing T_15_12.top_op_7 <X> T_15_12.lc_trk_g1_7
 (25 6)  (787 198)  (787 198)  routing T_15_12.bnr_op_6 <X> T_15_12.lc_trk_g1_6
 (27 6)  (789 198)  (789 198)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 198)  (790 198)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 198)  (796 198)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 198)  (798 198)  LC_3 Logic Functioning bit
 (38 6)  (800 198)  (800 198)  LC_3 Logic Functioning bit
 (14 7)  (776 199)  (776 199)  routing T_15_12.top_op_4 <X> T_15_12.lc_trk_g1_4
 (15 7)  (777 199)  (777 199)  routing T_15_12.top_op_4 <X> T_15_12.lc_trk_g1_4
 (17 7)  (779 199)  (779 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (780 199)  (780 199)  routing T_15_12.top_op_5 <X> T_15_12.lc_trk_g1_5
 (21 7)  (783 199)  (783 199)  routing T_15_12.top_op_7 <X> T_15_12.lc_trk_g1_7
 (22 7)  (784 199)  (784 199)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (787 199)  (787 199)  routing T_15_12.bnr_op_6 <X> T_15_12.lc_trk_g1_6
 (36 7)  (798 199)  (798 199)  LC_3 Logic Functioning bit
 (38 7)  (800 199)  (800 199)  LC_3 Logic Functioning bit
 (8 8)  (770 200)  (770 200)  routing T_15_12.sp4_v_b_1 <X> T_15_12.sp4_h_r_7
 (9 8)  (771 200)  (771 200)  routing T_15_12.sp4_v_b_1 <X> T_15_12.sp4_h_r_7
 (10 8)  (772 200)  (772 200)  routing T_15_12.sp4_v_b_1 <X> T_15_12.sp4_h_r_7
 (21 8)  (783 200)  (783 200)  routing T_15_12.sp4_h_r_43 <X> T_15_12.lc_trk_g2_3
 (22 8)  (784 200)  (784 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (785 200)  (785 200)  routing T_15_12.sp4_h_r_43 <X> T_15_12.lc_trk_g2_3
 (24 8)  (786 200)  (786 200)  routing T_15_12.sp4_h_r_43 <X> T_15_12.lc_trk_g2_3
 (25 8)  (787 200)  (787 200)  routing T_15_12.sp4_h_r_34 <X> T_15_12.lc_trk_g2_2
 (31 8)  (793 200)  (793 200)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (798 200)  (798 200)  LC_4 Logic Functioning bit
 (38 8)  (800 200)  (800 200)  LC_4 Logic Functioning bit
 (14 9)  (776 201)  (776 201)  routing T_15_12.sp4_h_r_24 <X> T_15_12.lc_trk_g2_0
 (15 9)  (777 201)  (777 201)  routing T_15_12.sp4_h_r_24 <X> T_15_12.lc_trk_g2_0
 (16 9)  (778 201)  (778 201)  routing T_15_12.sp4_h_r_24 <X> T_15_12.lc_trk_g2_0
 (17 9)  (779 201)  (779 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (783 201)  (783 201)  routing T_15_12.sp4_h_r_43 <X> T_15_12.lc_trk_g2_3
 (22 9)  (784 201)  (784 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 201)  (785 201)  routing T_15_12.sp4_h_r_34 <X> T_15_12.lc_trk_g2_2
 (24 9)  (786 201)  (786 201)  routing T_15_12.sp4_h_r_34 <X> T_15_12.lc_trk_g2_2
 (26 9)  (788 201)  (788 201)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 201)  (790 201)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 201)  (791 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 201)  (793 201)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 201)  (799 201)  LC_4 Logic Functioning bit
 (39 9)  (801 201)  (801 201)  LC_4 Logic Functioning bit
 (48 9)  (810 201)  (810 201)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (26 10)  (788 202)  (788 202)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 202)  (789 202)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 202)  (792 202)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 202)  (793 202)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 202)  (796 202)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 202)  (798 202)  LC_5 Logic Functioning bit
 (37 10)  (799 202)  (799 202)  LC_5 Logic Functioning bit
 (38 10)  (800 202)  (800 202)  LC_5 Logic Functioning bit
 (39 10)  (801 202)  (801 202)  LC_5 Logic Functioning bit
 (41 10)  (803 202)  (803 202)  LC_5 Logic Functioning bit
 (42 10)  (804 202)  (804 202)  LC_5 Logic Functioning bit
 (43 10)  (805 202)  (805 202)  LC_5 Logic Functioning bit
 (51 10)  (813 202)  (813 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (770 203)  (770 203)  routing T_15_12.sp4_h_r_1 <X> T_15_12.sp4_v_t_42
 (9 11)  (771 203)  (771 203)  routing T_15_12.sp4_h_r_1 <X> T_15_12.sp4_v_t_42
 (10 11)  (772 203)  (772 203)  routing T_15_12.sp4_h_r_1 <X> T_15_12.sp4_v_t_42
 (27 11)  (789 203)  (789 203)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 203)  (791 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 203)  (792 203)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 203)  (794 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (797 203)  (797 203)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.input_2_5
 (36 11)  (798 203)  (798 203)  LC_5 Logic Functioning bit
 (37 11)  (799 203)  (799 203)  LC_5 Logic Functioning bit
 (38 11)  (800 203)  (800 203)  LC_5 Logic Functioning bit
 (39 11)  (801 203)  (801 203)  LC_5 Logic Functioning bit
 (40 11)  (802 203)  (802 203)  LC_5 Logic Functioning bit
 (41 11)  (803 203)  (803 203)  LC_5 Logic Functioning bit
 (42 11)  (804 203)  (804 203)  LC_5 Logic Functioning bit
 (43 11)  (805 203)  (805 203)  LC_5 Logic Functioning bit
 (13 12)  (775 204)  (775 204)  routing T_15_12.sp4_v_t_46 <X> T_15_12.sp4_v_b_11
 (17 12)  (779 204)  (779 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 204)  (780 204)  routing T_15_12.wire_logic_cluster/lc_1/out <X> T_15_12.lc_trk_g3_1
 (22 12)  (784 204)  (784 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 204)  (785 204)  routing T_15_12.sp4_v_t_30 <X> T_15_12.lc_trk_g3_3
 (24 12)  (786 204)  (786 204)  routing T_15_12.sp4_v_t_30 <X> T_15_12.lc_trk_g3_3
 (26 12)  (788 204)  (788 204)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 204)  (790 204)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 204)  (796 204)  routing T_15_12.lc_trk_g1_0 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 204)  (798 204)  LC_6 Logic Functioning bit
 (38 12)  (800 204)  (800 204)  LC_6 Logic Functioning bit
 (39 12)  (801 204)  (801 204)  LC_6 Logic Functioning bit
 (41 12)  (803 204)  (803 204)  LC_6 Logic Functioning bit
 (43 12)  (805 204)  (805 204)  LC_6 Logic Functioning bit
 (51 12)  (813 204)  (813 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (788 205)  (788 205)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 205)  (789 205)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 205)  (790 205)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 205)  (792 205)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 205)  (794 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (796 205)  (796 205)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.input_2_6
 (35 13)  (797 205)  (797 205)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.input_2_6
 (41 13)  (803 205)  (803 205)  LC_6 Logic Functioning bit
 (43 13)  (805 205)  (805 205)  LC_6 Logic Functioning bit
 (22 14)  (784 206)  (784 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (785 206)  (785 206)  routing T_15_12.sp4_h_r_31 <X> T_15_12.lc_trk_g3_7
 (24 14)  (786 206)  (786 206)  routing T_15_12.sp4_h_r_31 <X> T_15_12.lc_trk_g3_7
 (21 15)  (783 207)  (783 207)  routing T_15_12.sp4_h_r_31 <X> T_15_12.lc_trk_g3_7


LogicTile_16_12

 (15 0)  (831 192)  (831 192)  routing T_16_12.lft_op_1 <X> T_16_12.lc_trk_g0_1
 (17 0)  (833 192)  (833 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 192)  (834 192)  routing T_16_12.lft_op_1 <X> T_16_12.lc_trk_g0_1
 (21 0)  (837 192)  (837 192)  routing T_16_12.wire_logic_cluster/lc_3/out <X> T_16_12.lc_trk_g0_3
 (22 0)  (838 192)  (838 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 192)  (852 192)  LC_0 Logic Functioning bit
 (38 0)  (854 192)  (854 192)  LC_0 Logic Functioning bit
 (31 1)  (847 193)  (847 193)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 193)  (852 193)  LC_0 Logic Functioning bit
 (38 1)  (854 193)  (854 193)  LC_0 Logic Functioning bit
 (8 2)  (824 194)  (824 194)  routing T_16_12.sp4_v_t_36 <X> T_16_12.sp4_h_l_36
 (9 2)  (825 194)  (825 194)  routing T_16_12.sp4_v_t_36 <X> T_16_12.sp4_h_l_36
 (26 2)  (842 194)  (842 194)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 194)  (843 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 194)  (844 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 194)  (846 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 194)  (847 194)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 194)  (849 194)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (37 2)  (853 194)  (853 194)  LC_1 Logic Functioning bit
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (39 2)  (855 194)  (855 194)  LC_1 Logic Functioning bit
 (41 2)  (857 194)  (857 194)  LC_1 Logic Functioning bit
 (43 2)  (859 194)  (859 194)  LC_1 Logic Functioning bit
 (8 3)  (824 195)  (824 195)  routing T_16_12.sp4_v_b_10 <X> T_16_12.sp4_v_t_36
 (10 3)  (826 195)  (826 195)  routing T_16_12.sp4_v_b_10 <X> T_16_12.sp4_v_t_36
 (22 3)  (838 195)  (838 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (839 195)  (839 195)  routing T_16_12.sp4_v_b_22 <X> T_16_12.lc_trk_g0_6
 (24 3)  (840 195)  (840 195)  routing T_16_12.sp4_v_b_22 <X> T_16_12.lc_trk_g0_6
 (28 3)  (844 195)  (844 195)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 195)  (846 195)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 195)  (847 195)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 195)  (852 195)  LC_1 Logic Functioning bit
 (37 3)  (853 195)  (853 195)  LC_1 Logic Functioning bit
 (38 3)  (854 195)  (854 195)  LC_1 Logic Functioning bit
 (39 3)  (855 195)  (855 195)  LC_1 Logic Functioning bit
 (40 3)  (856 195)  (856 195)  LC_1 Logic Functioning bit
 (41 3)  (857 195)  (857 195)  LC_1 Logic Functioning bit
 (42 3)  (858 195)  (858 195)  LC_1 Logic Functioning bit
 (43 3)  (859 195)  (859 195)  LC_1 Logic Functioning bit
 (51 3)  (867 195)  (867 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (831 196)  (831 196)  routing T_16_12.top_op_1 <X> T_16_12.lc_trk_g1_1
 (17 4)  (833 196)  (833 196)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (837 196)  (837 196)  routing T_16_12.lft_op_3 <X> T_16_12.lc_trk_g1_3
 (22 4)  (838 196)  (838 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 196)  (840 196)  routing T_16_12.lft_op_3 <X> T_16_12.lc_trk_g1_3
 (36 4)  (852 196)  (852 196)  LC_2 Logic Functioning bit
 (37 4)  (853 196)  (853 196)  LC_2 Logic Functioning bit
 (38 4)  (854 196)  (854 196)  LC_2 Logic Functioning bit
 (41 4)  (857 196)  (857 196)  LC_2 Logic Functioning bit
 (42 4)  (858 196)  (858 196)  LC_2 Logic Functioning bit
 (43 4)  (859 196)  (859 196)  LC_2 Logic Functioning bit
 (50 4)  (866 196)  (866 196)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (834 197)  (834 197)  routing T_16_12.top_op_1 <X> T_16_12.lc_trk_g1_1
 (27 5)  (843 197)  (843 197)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 197)  (844 197)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 197)  (852 197)  LC_2 Logic Functioning bit
 (37 5)  (853 197)  (853 197)  LC_2 Logic Functioning bit
 (39 5)  (855 197)  (855 197)  LC_2 Logic Functioning bit
 (40 5)  (856 197)  (856 197)  LC_2 Logic Functioning bit
 (42 5)  (858 197)  (858 197)  LC_2 Logic Functioning bit
 (43 5)  (859 197)  (859 197)  LC_2 Logic Functioning bit
 (9 6)  (825 198)  (825 198)  routing T_16_12.sp4_v_b_4 <X> T_16_12.sp4_h_l_41
 (21 6)  (837 198)  (837 198)  routing T_16_12.sp4_h_l_2 <X> T_16_12.lc_trk_g1_7
 (22 6)  (838 198)  (838 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (839 198)  (839 198)  routing T_16_12.sp4_h_l_2 <X> T_16_12.lc_trk_g1_7
 (24 6)  (840 198)  (840 198)  routing T_16_12.sp4_h_l_2 <X> T_16_12.lc_trk_g1_7
 (26 6)  (842 198)  (842 198)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 198)  (843 198)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 198)  (844 198)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 198)  (846 198)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 198)  (849 198)  routing T_16_12.lc_trk_g2_0 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 198)  (852 198)  LC_3 Logic Functioning bit
 (37 6)  (853 198)  (853 198)  LC_3 Logic Functioning bit
 (38 6)  (854 198)  (854 198)  LC_3 Logic Functioning bit
 (40 6)  (856 198)  (856 198)  LC_3 Logic Functioning bit
 (41 6)  (857 198)  (857 198)  LC_3 Logic Functioning bit
 (42 6)  (858 198)  (858 198)  LC_3 Logic Functioning bit
 (43 6)  (859 198)  (859 198)  LC_3 Logic Functioning bit
 (50 6)  (866 198)  (866 198)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (830 199)  (830 199)  routing T_16_12.top_op_4 <X> T_16_12.lc_trk_g1_4
 (15 7)  (831 199)  (831 199)  routing T_16_12.top_op_4 <X> T_16_12.lc_trk_g1_4
 (17 7)  (833 199)  (833 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (843 199)  (843 199)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 199)  (844 199)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 199)  (845 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 199)  (852 199)  LC_3 Logic Functioning bit
 (37 7)  (853 199)  (853 199)  LC_3 Logic Functioning bit
 (38 7)  (854 199)  (854 199)  LC_3 Logic Functioning bit
 (39 7)  (855 199)  (855 199)  LC_3 Logic Functioning bit
 (40 7)  (856 199)  (856 199)  LC_3 Logic Functioning bit
 (41 7)  (857 199)  (857 199)  LC_3 Logic Functioning bit
 (42 7)  (858 199)  (858 199)  LC_3 Logic Functioning bit
 (43 7)  (859 199)  (859 199)  LC_3 Logic Functioning bit
 (14 8)  (830 200)  (830 200)  routing T_16_12.rgt_op_0 <X> T_16_12.lc_trk_g2_0
 (17 8)  (833 200)  (833 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 200)  (834 200)  routing T_16_12.wire_logic_cluster/lc_1/out <X> T_16_12.lc_trk_g2_1
 (26 8)  (842 200)  (842 200)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 200)  (844 200)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 200)  (846 200)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 200)  (847 200)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 200)  (850 200)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 200)  (853 200)  LC_4 Logic Functioning bit
 (39 8)  (855 200)  (855 200)  LC_4 Logic Functioning bit
 (15 9)  (831 201)  (831 201)  routing T_16_12.rgt_op_0 <X> T_16_12.lc_trk_g2_0
 (17 9)  (833 201)  (833 201)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (838 201)  (838 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (842 201)  (842 201)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 201)  (844 201)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 201)  (845 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 201)  (846 201)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (15 10)  (831 202)  (831 202)  routing T_16_12.rgt_op_5 <X> T_16_12.lc_trk_g2_5
 (17 10)  (833 202)  (833 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (834 202)  (834 202)  routing T_16_12.rgt_op_5 <X> T_16_12.lc_trk_g2_5
 (19 10)  (835 202)  (835 202)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (837 202)  (837 202)  routing T_16_12.rgt_op_7 <X> T_16_12.lc_trk_g2_7
 (22 10)  (838 202)  (838 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (840 202)  (840 202)  routing T_16_12.rgt_op_7 <X> T_16_12.lc_trk_g2_7
 (25 10)  (841 202)  (841 202)  routing T_16_12.rgt_op_6 <X> T_16_12.lc_trk_g2_6
 (26 10)  (842 202)  (842 202)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 202)  (845 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 202)  (846 202)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 202)  (849 202)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 202)  (850 202)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (42 10)  (858 202)  (858 202)  LC_5 Logic Functioning bit
 (50 10)  (866 202)  (866 202)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (838 203)  (838 203)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 203)  (840 203)  routing T_16_12.rgt_op_6 <X> T_16_12.lc_trk_g2_6
 (27 11)  (843 203)  (843 203)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 203)  (844 203)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 203)  (845 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 203)  (846 203)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 203)  (847 203)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (51 11)  (867 203)  (867 203)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (831 204)  (831 204)  routing T_16_12.rgt_op_1 <X> T_16_12.lc_trk_g3_1
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (834 204)  (834 204)  routing T_16_12.rgt_op_1 <X> T_16_12.lc_trk_g3_1
 (21 12)  (837 204)  (837 204)  routing T_16_12.rgt_op_3 <X> T_16_12.lc_trk_g3_3
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (840 204)  (840 204)  routing T_16_12.rgt_op_3 <X> T_16_12.lc_trk_g3_3
 (27 12)  (843 204)  (843 204)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 204)  (844 204)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 204)  (845 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 204)  (846 204)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 204)  (848 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 204)  (849 204)  routing T_16_12.lc_trk_g2_1 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 204)  (851 204)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.input_2_6
 (36 12)  (852 204)  (852 204)  LC_6 Logic Functioning bit
 (37 12)  (853 204)  (853 204)  LC_6 Logic Functioning bit
 (43 12)  (859 204)  (859 204)  LC_6 Logic Functioning bit
 (27 13)  (843 205)  (843 205)  routing T_16_12.lc_trk_g1_1 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 205)  (845 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 205)  (848 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (850 205)  (850 205)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.input_2_6
 (35 13)  (851 205)  (851 205)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.input_2_6
 (36 13)  (852 205)  (852 205)  LC_6 Logic Functioning bit
 (37 13)  (853 205)  (853 205)  LC_6 Logic Functioning bit
 (51 13)  (867 205)  (867 205)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (830 206)  (830 206)  routing T_16_12.rgt_op_4 <X> T_16_12.lc_trk_g3_4
 (15 14)  (831 206)  (831 206)  routing T_16_12.tnr_op_5 <X> T_16_12.lc_trk_g3_5
 (17 14)  (833 206)  (833 206)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (837 206)  (837 206)  routing T_16_12.rgt_op_7 <X> T_16_12.lc_trk_g3_7
 (22 14)  (838 206)  (838 206)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (840 206)  (840 206)  routing T_16_12.rgt_op_7 <X> T_16_12.lc_trk_g3_7
 (28 14)  (844 206)  (844 206)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 206)  (850 206)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 206)  (852 206)  LC_7 Logic Functioning bit
 (38 14)  (854 206)  (854 206)  LC_7 Logic Functioning bit
 (15 15)  (831 207)  (831 207)  routing T_16_12.rgt_op_4 <X> T_16_12.lc_trk_g3_4
 (17 15)  (833 207)  (833 207)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (30 15)  (846 207)  (846 207)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 207)  (847 207)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 207)  (852 207)  LC_7 Logic Functioning bit
 (38 15)  (854 207)  (854 207)  LC_7 Logic Functioning bit


LogicTile_17_12

 (4 0)  (878 192)  (878 192)  routing T_17_12.sp4_h_l_37 <X> T_17_12.sp4_v_b_0
 (27 0)  (901 192)  (901 192)  routing T_17_12.lc_trk_g3_0 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 192)  (902 192)  routing T_17_12.lc_trk_g3_0 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 192)  (903 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 192)  (906 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 192)  (910 192)  LC_0 Logic Functioning bit
 (39 0)  (913 192)  (913 192)  LC_0 Logic Functioning bit
 (41 0)  (915 192)  (915 192)  LC_0 Logic Functioning bit
 (42 0)  (916 192)  (916 192)  LC_0 Logic Functioning bit
 (44 0)  (918 192)  (918 192)  LC_0 Logic Functioning bit
 (45 0)  (919 192)  (919 192)  LC_0 Logic Functioning bit
 (5 1)  (879 193)  (879 193)  routing T_17_12.sp4_h_l_37 <X> T_17_12.sp4_v_b_0
 (22 1)  (896 193)  (896 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (36 1)  (910 193)  (910 193)  LC_0 Logic Functioning bit
 (39 1)  (913 193)  (913 193)  LC_0 Logic Functioning bit
 (41 1)  (915 193)  (915 193)  LC_0 Logic Functioning bit
 (42 1)  (916 193)  (916 193)  LC_0 Logic Functioning bit
 (50 1)  (924 193)  (924 193)  Carry_In_Mux bit 

 (51 1)  (925 193)  (925 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (27 2)  (901 194)  (901 194)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 194)  (902 194)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 194)  (903 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 194)  (906 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 194)  (910 194)  LC_1 Logic Functioning bit
 (39 2)  (913 194)  (913 194)  LC_1 Logic Functioning bit
 (41 2)  (915 194)  (915 194)  LC_1 Logic Functioning bit
 (42 2)  (916 194)  (916 194)  LC_1 Logic Functioning bit
 (44 2)  (918 194)  (918 194)  LC_1 Logic Functioning bit
 (45 2)  (919 194)  (919 194)  LC_1 Logic Functioning bit
 (0 3)  (874 195)  (874 195)  routing T_17_12.lc_trk_g1_1 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 3)  (876 195)  (876 195)  routing T_17_12.lc_trk_g1_1 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (4 3)  (878 195)  (878 195)  routing T_17_12.sp4_v_b_7 <X> T_17_12.sp4_h_l_37
 (36 3)  (910 195)  (910 195)  LC_1 Logic Functioning bit
 (39 3)  (913 195)  (913 195)  LC_1 Logic Functioning bit
 (41 3)  (915 195)  (915 195)  LC_1 Logic Functioning bit
 (42 3)  (916 195)  (916 195)  LC_1 Logic Functioning bit
 (51 3)  (925 195)  (925 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (16 4)  (890 196)  (890 196)  routing T_17_12.sp4_v_b_1 <X> T_17_12.lc_trk_g1_1
 (17 4)  (891 196)  (891 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (892 196)  (892 196)  routing T_17_12.sp4_v_b_1 <X> T_17_12.lc_trk_g1_1
 (21 4)  (895 196)  (895 196)  routing T_17_12.wire_logic_cluster/lc_3/out <X> T_17_12.lc_trk_g1_3
 (22 4)  (896 196)  (896 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 196)  (899 196)  routing T_17_12.wire_logic_cluster/lc_2/out <X> T_17_12.lc_trk_g1_2
 (27 4)  (901 196)  (901 196)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 196)  (903 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 196)  (906 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 196)  (910 196)  LC_2 Logic Functioning bit
 (39 4)  (913 196)  (913 196)  LC_2 Logic Functioning bit
 (41 4)  (915 196)  (915 196)  LC_2 Logic Functioning bit
 (42 4)  (916 196)  (916 196)  LC_2 Logic Functioning bit
 (44 4)  (918 196)  (918 196)  LC_2 Logic Functioning bit
 (45 4)  (919 196)  (919 196)  LC_2 Logic Functioning bit
 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g0_2 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (22 5)  (896 197)  (896 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (904 197)  (904 197)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 197)  (910 197)  LC_2 Logic Functioning bit
 (39 5)  (913 197)  (913 197)  LC_2 Logic Functioning bit
 (41 5)  (915 197)  (915 197)  LC_2 Logic Functioning bit
 (42 5)  (916 197)  (916 197)  LC_2 Logic Functioning bit
 (47 5)  (921 197)  (921 197)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (4 6)  (878 198)  (878 198)  routing T_17_12.sp4_v_b_7 <X> T_17_12.sp4_v_t_38
 (6 6)  (880 198)  (880 198)  routing T_17_12.sp4_v_b_7 <X> T_17_12.sp4_v_t_38
 (13 6)  (887 198)  (887 198)  routing T_17_12.sp4_h_r_5 <X> T_17_12.sp4_v_t_40
 (17 6)  (891 198)  (891 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 198)  (892 198)  routing T_17_12.wire_logic_cluster/lc_5/out <X> T_17_12.lc_trk_g1_5
 (21 6)  (895 198)  (895 198)  routing T_17_12.wire_logic_cluster/lc_7/out <X> T_17_12.lc_trk_g1_7
 (22 6)  (896 198)  (896 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (899 198)  (899 198)  routing T_17_12.wire_logic_cluster/lc_6/out <X> T_17_12.lc_trk_g1_6
 (27 6)  (901 198)  (901 198)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 198)  (903 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 198)  (906 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 198)  (910 198)  LC_3 Logic Functioning bit
 (39 6)  (913 198)  (913 198)  LC_3 Logic Functioning bit
 (41 6)  (915 198)  (915 198)  LC_3 Logic Functioning bit
 (42 6)  (916 198)  (916 198)  LC_3 Logic Functioning bit
 (44 6)  (918 198)  (918 198)  LC_3 Logic Functioning bit
 (45 6)  (919 198)  (919 198)  LC_3 Logic Functioning bit
 (12 7)  (886 199)  (886 199)  routing T_17_12.sp4_h_r_5 <X> T_17_12.sp4_v_t_40
 (13 7)  (887 199)  (887 199)  routing T_17_12.sp4_v_b_0 <X> T_17_12.sp4_h_l_40
 (22 7)  (896 199)  (896 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (904 199)  (904 199)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 199)  (910 199)  LC_3 Logic Functioning bit
 (39 7)  (913 199)  (913 199)  LC_3 Logic Functioning bit
 (41 7)  (915 199)  (915 199)  LC_3 Logic Functioning bit
 (42 7)  (916 199)  (916 199)  LC_3 Logic Functioning bit
 (47 7)  (921 199)  (921 199)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (922 199)  (922 199)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (901 200)  (901 200)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 200)  (902 200)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 200)  (903 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 200)  (904 200)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 200)  (906 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 200)  (910 200)  LC_4 Logic Functioning bit
 (39 8)  (913 200)  (913 200)  LC_4 Logic Functioning bit
 (41 8)  (915 200)  (915 200)  LC_4 Logic Functioning bit
 (42 8)  (916 200)  (916 200)  LC_4 Logic Functioning bit
 (44 8)  (918 200)  (918 200)  LC_4 Logic Functioning bit
 (45 8)  (919 200)  (919 200)  LC_4 Logic Functioning bit
 (4 9)  (878 201)  (878 201)  routing T_17_12.sp4_h_l_47 <X> T_17_12.sp4_h_r_6
 (6 9)  (880 201)  (880 201)  routing T_17_12.sp4_h_l_47 <X> T_17_12.sp4_h_r_6
 (36 9)  (910 201)  (910 201)  LC_4 Logic Functioning bit
 (39 9)  (913 201)  (913 201)  LC_4 Logic Functioning bit
 (41 9)  (915 201)  (915 201)  LC_4 Logic Functioning bit
 (42 9)  (916 201)  (916 201)  LC_4 Logic Functioning bit
 (51 9)  (925 201)  (925 201)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (878 202)  (878 202)  routing T_17_12.sp4_h_r_0 <X> T_17_12.sp4_v_t_43
 (6 10)  (880 202)  (880 202)  routing T_17_12.sp4_h_r_0 <X> T_17_12.sp4_v_t_43
 (27 10)  (901 202)  (901 202)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 202)  (903 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 202)  (904 202)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 202)  (906 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 202)  (910 202)  LC_5 Logic Functioning bit
 (39 10)  (913 202)  (913 202)  LC_5 Logic Functioning bit
 (41 10)  (915 202)  (915 202)  LC_5 Logic Functioning bit
 (42 10)  (916 202)  (916 202)  LC_5 Logic Functioning bit
 (44 10)  (918 202)  (918 202)  LC_5 Logic Functioning bit
 (45 10)  (919 202)  (919 202)  LC_5 Logic Functioning bit
 (5 11)  (879 203)  (879 203)  routing T_17_12.sp4_h_r_0 <X> T_17_12.sp4_v_t_43
 (36 11)  (910 203)  (910 203)  LC_5 Logic Functioning bit
 (39 11)  (913 203)  (913 203)  LC_5 Logic Functioning bit
 (41 11)  (915 203)  (915 203)  LC_5 Logic Functioning bit
 (42 11)  (916 203)  (916 203)  LC_5 Logic Functioning bit
 (3 12)  (877 204)  (877 204)  routing T_17_12.sp12_v_t_22 <X> T_17_12.sp12_h_r_1
 (14 12)  (888 204)  (888 204)  routing T_17_12.wire_logic_cluster/lc_0/out <X> T_17_12.lc_trk_g3_0
 (17 12)  (891 204)  (891 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 204)  (892 204)  routing T_17_12.wire_logic_cluster/lc_1/out <X> T_17_12.lc_trk_g3_1
 (27 12)  (901 204)  (901 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 204)  (903 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 204)  (904 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 204)  (910 204)  LC_6 Logic Functioning bit
 (39 12)  (913 204)  (913 204)  LC_6 Logic Functioning bit
 (41 12)  (915 204)  (915 204)  LC_6 Logic Functioning bit
 (42 12)  (916 204)  (916 204)  LC_6 Logic Functioning bit
 (44 12)  (918 204)  (918 204)  LC_6 Logic Functioning bit
 (45 12)  (919 204)  (919 204)  LC_6 Logic Functioning bit
 (4 13)  (878 205)  (878 205)  routing T_17_12.sp4_v_t_41 <X> T_17_12.sp4_h_r_9
 (8 13)  (882 205)  (882 205)  routing T_17_12.sp4_h_l_47 <X> T_17_12.sp4_v_b_10
 (9 13)  (883 205)  (883 205)  routing T_17_12.sp4_h_l_47 <X> T_17_12.sp4_v_b_10
 (17 13)  (891 205)  (891 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (904 205)  (904 205)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 205)  (910 205)  LC_6 Logic Functioning bit
 (39 13)  (913 205)  (913 205)  LC_6 Logic Functioning bit
 (41 13)  (915 205)  (915 205)  LC_6 Logic Functioning bit
 (42 13)  (916 205)  (916 205)  LC_6 Logic Functioning bit
 (0 14)  (874 206)  (874 206)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (879 206)  (879 206)  routing T_17_12.sp4_v_t_38 <X> T_17_12.sp4_h_l_44
 (14 14)  (888 206)  (888 206)  routing T_17_12.wire_logic_cluster/lc_4/out <X> T_17_12.lc_trk_g3_4
 (15 14)  (889 206)  (889 206)  routing T_17_12.sp4_h_l_24 <X> T_17_12.lc_trk_g3_5
 (16 14)  (890 206)  (890 206)  routing T_17_12.sp4_h_l_24 <X> T_17_12.lc_trk_g3_5
 (17 14)  (891 206)  (891 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (892 206)  (892 206)  routing T_17_12.sp4_h_l_24 <X> T_17_12.lc_trk_g3_5
 (27 14)  (901 206)  (901 206)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 206)  (903 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 206)  (904 206)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 206)  (906 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (910 206)  (910 206)  LC_7 Logic Functioning bit
 (39 14)  (913 206)  (913 206)  LC_7 Logic Functioning bit
 (41 14)  (915 206)  (915 206)  LC_7 Logic Functioning bit
 (42 14)  (916 206)  (916 206)  LC_7 Logic Functioning bit
 (45 14)  (919 206)  (919 206)  LC_7 Logic Functioning bit
 (0 15)  (874 207)  (874 207)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 207)  (875 207)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (4 15)  (878 207)  (878 207)  routing T_17_12.sp4_v_t_38 <X> T_17_12.sp4_h_l_44
 (6 15)  (880 207)  (880 207)  routing T_17_12.sp4_v_t_38 <X> T_17_12.sp4_h_l_44
 (17 15)  (891 207)  (891 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (904 207)  (904 207)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 207)  (910 207)  LC_7 Logic Functioning bit
 (39 15)  (913 207)  (913 207)  LC_7 Logic Functioning bit
 (41 15)  (915 207)  (915 207)  LC_7 Logic Functioning bit
 (42 15)  (916 207)  (916 207)  LC_7 Logic Functioning bit


LogicTile_18_12

 (0 0)  (928 192)  (928 192)  Negative Clock bit

 (25 0)  (953 192)  (953 192)  routing T_18_12.sp4_v_b_2 <X> T_18_12.lc_trk_g0_2
 (22 1)  (950 193)  (950 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (951 193)  (951 193)  routing T_18_12.sp4_v_b_2 <X> T_18_12.lc_trk_g0_2
 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (933 194)  (933 194)  routing T_18_12.sp4_v_b_0 <X> T_18_12.sp4_h_l_37
 (29 2)  (957 194)  (957 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 194)  (960 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 194)  (962 194)  routing T_18_12.lc_trk_g1_1 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 194)  (965 194)  LC_1 Logic Functioning bit
 (39 2)  (967 194)  (967 194)  LC_1 Logic Functioning bit
 (41 2)  (969 194)  (969 194)  LC_1 Logic Functioning bit
 (43 2)  (971 194)  (971 194)  LC_1 Logic Functioning bit
 (45 2)  (973 194)  (973 194)  LC_1 Logic Functioning bit
 (0 3)  (928 195)  (928 195)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (30 3)  (958 195)  (958 195)  routing T_18_12.lc_trk_g0_2 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (37 3)  (965 195)  (965 195)  LC_1 Logic Functioning bit
 (39 3)  (967 195)  (967 195)  LC_1 Logic Functioning bit
 (41 3)  (969 195)  (969 195)  LC_1 Logic Functioning bit
 (43 3)  (971 195)  (971 195)  LC_1 Logic Functioning bit
 (48 3)  (976 195)  (976 195)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (981 195)  (981 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (928 196)  (928 196)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (1 4)  (929 196)  (929 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (17 4)  (945 196)  (945 196)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (946 196)  (946 196)  routing T_18_12.wire_logic_cluster/lc_1/out <X> T_18_12.lc_trk_g1_1
 (21 4)  (949 196)  (949 196)  routing T_18_12.sp4_h_r_19 <X> T_18_12.lc_trk_g1_3
 (22 4)  (950 196)  (950 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (951 196)  (951 196)  routing T_18_12.sp4_h_r_19 <X> T_18_12.lc_trk_g1_3
 (24 4)  (952 196)  (952 196)  routing T_18_12.sp4_h_r_19 <X> T_18_12.lc_trk_g1_3
 (1 5)  (929 197)  (929 197)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (21 5)  (949 197)  (949 197)  routing T_18_12.sp4_h_r_19 <X> T_18_12.lc_trk_g1_3
 (3 7)  (931 199)  (931 199)  routing T_18_12.sp12_h_l_23 <X> T_18_12.sp12_v_t_23
 (25 8)  (953 200)  (953 200)  routing T_18_12.bnl_op_2 <X> T_18_12.lc_trk_g2_2
 (31 8)  (959 200)  (959 200)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 200)  (960 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 200)  (961 200)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 200)  (964 200)  LC_4 Logic Functioning bit
 (37 8)  (965 200)  (965 200)  LC_4 Logic Functioning bit
 (38 8)  (966 200)  (966 200)  LC_4 Logic Functioning bit
 (39 8)  (967 200)  (967 200)  LC_4 Logic Functioning bit
 (41 8)  (969 200)  (969 200)  LC_4 Logic Functioning bit
 (43 8)  (971 200)  (971 200)  LC_4 Logic Functioning bit
 (8 9)  (936 201)  (936 201)  routing T_18_12.sp4_h_l_42 <X> T_18_12.sp4_v_b_7
 (9 9)  (937 201)  (937 201)  routing T_18_12.sp4_h_l_42 <X> T_18_12.sp4_v_b_7
 (22 9)  (950 201)  (950 201)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (953 201)  (953 201)  routing T_18_12.bnl_op_2 <X> T_18_12.lc_trk_g2_2
 (26 9)  (954 201)  (954 201)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 201)  (955 201)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 201)  (957 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 201)  (959 201)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 201)  (964 201)  LC_4 Logic Functioning bit
 (37 9)  (965 201)  (965 201)  LC_4 Logic Functioning bit
 (38 9)  (966 201)  (966 201)  LC_4 Logic Functioning bit
 (39 9)  (967 201)  (967 201)  LC_4 Logic Functioning bit
 (40 9)  (968 201)  (968 201)  LC_4 Logic Functioning bit
 (42 9)  (970 201)  (970 201)  LC_4 Logic Functioning bit
 (14 10)  (942 202)  (942 202)  routing T_18_12.sp4_h_r_36 <X> T_18_12.lc_trk_g2_4
 (21 10)  (949 202)  (949 202)  routing T_18_12.sp4_h_r_39 <X> T_18_12.lc_trk_g2_7
 (22 10)  (950 202)  (950 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (951 202)  (951 202)  routing T_18_12.sp4_h_r_39 <X> T_18_12.lc_trk_g2_7
 (24 10)  (952 202)  (952 202)  routing T_18_12.sp4_h_r_39 <X> T_18_12.lc_trk_g2_7
 (26 10)  (954 202)  (954 202)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 202)  (956 202)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 202)  (957 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 202)  (958 202)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 202)  (960 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 202)  (961 202)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 202)  (962 202)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 202)  (964 202)  LC_5 Logic Functioning bit
 (37 10)  (965 202)  (965 202)  LC_5 Logic Functioning bit
 (38 10)  (966 202)  (966 202)  LC_5 Logic Functioning bit
 (41 10)  (969 202)  (969 202)  LC_5 Logic Functioning bit
 (42 10)  (970 202)  (970 202)  LC_5 Logic Functioning bit
 (43 10)  (971 202)  (971 202)  LC_5 Logic Functioning bit
 (50 10)  (978 202)  (978 202)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (943 203)  (943 203)  routing T_18_12.sp4_h_r_36 <X> T_18_12.lc_trk_g2_4
 (16 11)  (944 203)  (944 203)  routing T_18_12.sp4_h_r_36 <X> T_18_12.lc_trk_g2_4
 (17 11)  (945 203)  (945 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (27 11)  (955 203)  (955 203)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 203)  (956 203)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 203)  (957 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (40 11)  (968 203)  (968 203)  LC_5 Logic Functioning bit
 (42 11)  (970 203)  (970 203)  LC_5 Logic Functioning bit
 (51 11)  (979 203)  (979 203)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (933 204)  (933 204)  routing T_18_12.sp4_v_t_44 <X> T_18_12.sp4_h_r_9
 (16 12)  (944 204)  (944 204)  routing T_18_12.sp4_v_t_12 <X> T_18_12.lc_trk_g3_1
 (17 12)  (945 204)  (945 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (946 204)  (946 204)  routing T_18_12.sp4_v_t_12 <X> T_18_12.lc_trk_g3_1
 (15 15)  (943 207)  (943 207)  routing T_18_12.sp4_v_t_33 <X> T_18_12.lc_trk_g3_4
 (16 15)  (944 207)  (944 207)  routing T_18_12.sp4_v_t_33 <X> T_18_12.lc_trk_g3_4
 (17 15)  (945 207)  (945 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_19_12

 (0 0)  (982 192)  (982 192)  Negative Clock bit

 (29 0)  (1011 192)  (1011 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 192)  (1012 192)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 192)  (1013 192)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 192)  (1014 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 192)  (1015 192)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 192)  (1016 192)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 192)  (1018 192)  LC_0 Logic Functioning bit
 (38 0)  (1020 192)  (1020 192)  LC_0 Logic Functioning bit
 (41 0)  (1023 192)  (1023 192)  LC_0 Logic Functioning bit
 (43 0)  (1025 192)  (1025 192)  LC_0 Logic Functioning bit
 (45 0)  (1027 192)  (1027 192)  LC_0 Logic Functioning bit
 (46 0)  (1028 192)  (1028 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (1010 193)  (1010 193)  routing T_19_12.lc_trk_g2_0 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 193)  (1011 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 193)  (1012 193)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 193)  (1013 193)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 193)  (1018 193)  LC_0 Logic Functioning bit
 (38 1)  (1020 193)  (1020 193)  LC_0 Logic Functioning bit
 (40 1)  (1022 193)  (1022 193)  LC_0 Logic Functioning bit
 (42 1)  (1024 193)  (1024 193)  LC_0 Logic Functioning bit
 (44 1)  (1026 193)  (1026 193)  LC_0 Logic Functioning bit
 (45 1)  (1027 193)  (1027 193)  LC_0 Logic Functioning bit
 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (1 2)  (983 194)  (983 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1003 194)  (1003 194)  routing T_19_12.sp4_v_b_15 <X> T_19_12.lc_trk_g0_7
 (22 2)  (1004 194)  (1004 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1005 194)  (1005 194)  routing T_19_12.sp4_v_b_15 <X> T_19_12.lc_trk_g0_7
 (31 2)  (1013 194)  (1013 194)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 194)  (1014 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 194)  (1015 194)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 194)  (1016 194)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (41 2)  (1023 194)  (1023 194)  LC_1 Logic Functioning bit
 (43 2)  (1025 194)  (1025 194)  LC_1 Logic Functioning bit
 (21 3)  (1003 195)  (1003 195)  routing T_19_12.sp4_v_b_15 <X> T_19_12.lc_trk_g0_7
 (26 3)  (1008 195)  (1008 195)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 195)  (1009 195)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 195)  (1011 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (40 3)  (1022 195)  (1022 195)  LC_1 Logic Functioning bit
 (42 3)  (1024 195)  (1024 195)  LC_1 Logic Functioning bit
 (51 3)  (1033 195)  (1033 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (25 4)  (1007 196)  (1007 196)  routing T_19_12.sp4_h_l_7 <X> T_19_12.lc_trk_g1_2
 (28 4)  (1010 196)  (1010 196)  routing T_19_12.lc_trk_g2_1 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 196)  (1011 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 196)  (1014 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 196)  (1016 196)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 196)  (1018 196)  LC_2 Logic Functioning bit
 (38 4)  (1020 196)  (1020 196)  LC_2 Logic Functioning bit
 (53 4)  (1035 196)  (1035 196)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (1004 197)  (1004 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1005 197)  (1005 197)  routing T_19_12.sp4_h_l_7 <X> T_19_12.lc_trk_g1_2
 (24 5)  (1006 197)  (1006 197)  routing T_19_12.sp4_h_l_7 <X> T_19_12.lc_trk_g1_2
 (25 5)  (1007 197)  (1007 197)  routing T_19_12.sp4_h_l_7 <X> T_19_12.lc_trk_g1_2
 (31 5)  (1013 197)  (1013 197)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 197)  (1018 197)  LC_2 Logic Functioning bit
 (38 5)  (1020 197)  (1020 197)  LC_2 Logic Functioning bit
 (51 5)  (1033 197)  (1033 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (996 198)  (996 198)  routing T_19_12.wire_logic_cluster/lc_4/out <X> T_19_12.lc_trk_g1_4
 (16 6)  (998 198)  (998 198)  routing T_19_12.sp4_v_b_13 <X> T_19_12.lc_trk_g1_5
 (17 6)  (999 198)  (999 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1000 198)  (1000 198)  routing T_19_12.sp4_v_b_13 <X> T_19_12.lc_trk_g1_5
 (31 6)  (1013 198)  (1013 198)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 198)  (1014 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 198)  (1015 198)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 198)  (1016 198)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 198)  (1018 198)  LC_3 Logic Functioning bit
 (38 6)  (1020 198)  (1020 198)  LC_3 Logic Functioning bit
 (52 6)  (1034 198)  (1034 198)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (999 199)  (999 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (1000 199)  (1000 199)  routing T_19_12.sp4_v_b_13 <X> T_19_12.lc_trk_g1_5
 (26 7)  (1008 199)  (1008 199)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 199)  (1009 199)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 199)  (1011 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (1019 199)  (1019 199)  LC_3 Logic Functioning bit
 (39 7)  (1021 199)  (1021 199)  LC_3 Logic Functioning bit
 (14 8)  (996 200)  (996 200)  routing T_19_12.rgt_op_0 <X> T_19_12.lc_trk_g2_0
 (15 8)  (997 200)  (997 200)  routing T_19_12.tnl_op_1 <X> T_19_12.lc_trk_g2_1
 (17 8)  (999 200)  (999 200)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (1007 200)  (1007 200)  routing T_19_12.sp4_h_r_42 <X> T_19_12.lc_trk_g2_2
 (26 8)  (1008 200)  (1008 200)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 200)  (1009 200)  routing T_19_12.lc_trk_g1_4 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 200)  (1011 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 200)  (1012 200)  routing T_19_12.lc_trk_g1_4 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 200)  (1014 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 200)  (1016 200)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 200)  (1018 200)  LC_4 Logic Functioning bit
 (38 8)  (1020 200)  (1020 200)  LC_4 Logic Functioning bit
 (41 8)  (1023 200)  (1023 200)  LC_4 Logic Functioning bit
 (43 8)  (1025 200)  (1025 200)  LC_4 Logic Functioning bit
 (46 8)  (1028 200)  (1028 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (997 201)  (997 201)  routing T_19_12.rgt_op_0 <X> T_19_12.lc_trk_g2_0
 (17 9)  (999 201)  (999 201)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (1000 201)  (1000 201)  routing T_19_12.tnl_op_1 <X> T_19_12.lc_trk_g2_1
 (22 9)  (1004 201)  (1004 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1005 201)  (1005 201)  routing T_19_12.sp4_h_r_42 <X> T_19_12.lc_trk_g2_2
 (24 9)  (1006 201)  (1006 201)  routing T_19_12.sp4_h_r_42 <X> T_19_12.lc_trk_g2_2
 (25 9)  (1007 201)  (1007 201)  routing T_19_12.sp4_h_r_42 <X> T_19_12.lc_trk_g2_2
 (27 9)  (1009 201)  (1009 201)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 201)  (1010 201)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 201)  (1011 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 201)  (1013 201)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (37 9)  (1019 201)  (1019 201)  LC_4 Logic Functioning bit
 (39 9)  (1021 201)  (1021 201)  LC_4 Logic Functioning bit
 (41 9)  (1023 201)  (1023 201)  LC_4 Logic Functioning bit
 (43 9)  (1025 201)  (1025 201)  LC_4 Logic Functioning bit
 (14 10)  (996 202)  (996 202)  routing T_19_12.sp4_v_b_36 <X> T_19_12.lc_trk_g2_4
 (31 10)  (1013 202)  (1013 202)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 202)  (1014 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 202)  (1016 202)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 202)  (1018 202)  LC_5 Logic Functioning bit
 (38 10)  (1020 202)  (1020 202)  LC_5 Logic Functioning bit
 (14 11)  (996 203)  (996 203)  routing T_19_12.sp4_v_b_36 <X> T_19_12.lc_trk_g2_4
 (16 11)  (998 203)  (998 203)  routing T_19_12.sp4_v_b_36 <X> T_19_12.lc_trk_g2_4
 (17 11)  (999 203)  (999 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 11)  (1008 203)  (1008 203)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 203)  (1009 203)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 203)  (1011 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (1019 203)  (1019 203)  LC_5 Logic Functioning bit
 (39 11)  (1021 203)  (1021 203)  LC_5 Logic Functioning bit
 (26 12)  (1008 204)  (1008 204)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (32 12)  (1014 204)  (1014 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 204)  (1016 204)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 204)  (1019 204)  LC_6 Logic Functioning bit
 (39 12)  (1021 204)  (1021 204)  LC_6 Logic Functioning bit
 (51 12)  (1033 204)  (1033 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (1009 205)  (1009 205)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 205)  (1011 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 205)  (1013 205)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 205)  (1018 205)  LC_6 Logic Functioning bit
 (38 13)  (1020 205)  (1020 205)  LC_6 Logic Functioning bit
 (0 14)  (982 206)  (982 206)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 206)  (983 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (997 206)  (997 206)  routing T_19_12.sp4_v_t_32 <X> T_19_12.lc_trk_g3_5
 (16 14)  (998 206)  (998 206)  routing T_19_12.sp4_v_t_32 <X> T_19_12.lc_trk_g3_5
 (17 14)  (999 206)  (999 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (32 14)  (1014 206)  (1014 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 206)  (1015 206)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 206)  (1018 206)  LC_7 Logic Functioning bit
 (38 14)  (1020 206)  (1020 206)  LC_7 Logic Functioning bit
 (47 14)  (1029 206)  (1029 206)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (1 15)  (983 207)  (983 207)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (1004 207)  (1004 207)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1006 207)  (1006 207)  routing T_19_12.tnl_op_6 <X> T_19_12.lc_trk_g3_6
 (25 15)  (1007 207)  (1007 207)  routing T_19_12.tnl_op_6 <X> T_19_12.lc_trk_g3_6
 (26 15)  (1008 207)  (1008 207)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 207)  (1009 207)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 207)  (1011 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 207)  (1013 207)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 207)  (1019 207)  LC_7 Logic Functioning bit
 (39 15)  (1021 207)  (1021 207)  LC_7 Logic Functioning bit


LogicTile_20_12

 (0 0)  (1036 192)  (1036 192)  Negative Clock bit

 (14 0)  (1050 192)  (1050 192)  routing T_20_12.sp4_v_b_8 <X> T_20_12.lc_trk_g0_0
 (27 0)  (1063 192)  (1063 192)  routing T_20_12.lc_trk_g1_0 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 192)  (1065 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 192)  (1068 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 192)  (1069 192)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 192)  (1072 192)  LC_0 Logic Functioning bit
 (38 0)  (1074 192)  (1074 192)  LC_0 Logic Functioning bit
 (41 0)  (1077 192)  (1077 192)  LC_0 Logic Functioning bit
 (43 0)  (1079 192)  (1079 192)  LC_0 Logic Functioning bit
 (45 0)  (1081 192)  (1081 192)  LC_0 Logic Functioning bit
 (14 1)  (1050 193)  (1050 193)  routing T_20_12.sp4_v_b_8 <X> T_20_12.lc_trk_g0_0
 (16 1)  (1052 193)  (1052 193)  routing T_20_12.sp4_v_b_8 <X> T_20_12.lc_trk_g0_0
 (17 1)  (1053 193)  (1053 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (29 1)  (1065 193)  (1065 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (1073 193)  (1073 193)  LC_0 Logic Functioning bit
 (39 1)  (1075 193)  (1075 193)  LC_0 Logic Functioning bit
 (41 1)  (1077 193)  (1077 193)  LC_0 Logic Functioning bit
 (43 1)  (1079 193)  (1079 193)  LC_0 Logic Functioning bit
 (45 1)  (1081 193)  (1081 193)  LC_0 Logic Functioning bit
 (0 2)  (1036 194)  (1036 194)  routing T_20_12.lc_trk_g2_0 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (1038 195)  (1038 195)  routing T_20_12.lc_trk_g2_0 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (15 5)  (1051 197)  (1051 197)  routing T_20_12.bot_op_0 <X> T_20_12.lc_trk_g1_0
 (17 5)  (1053 197)  (1053 197)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (16 6)  (1052 198)  (1052 198)  routing T_20_12.sp4_v_b_13 <X> T_20_12.lc_trk_g1_5
 (17 6)  (1053 198)  (1053 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1054 198)  (1054 198)  routing T_20_12.sp4_v_b_13 <X> T_20_12.lc_trk_g1_5
 (18 7)  (1054 199)  (1054 199)  routing T_20_12.sp4_v_b_13 <X> T_20_12.lc_trk_g1_5
 (14 8)  (1050 200)  (1050 200)  routing T_20_12.sp4_h_r_40 <X> T_20_12.lc_trk_g2_0
 (15 8)  (1051 200)  (1051 200)  routing T_20_12.sp4_h_r_33 <X> T_20_12.lc_trk_g2_1
 (16 8)  (1052 200)  (1052 200)  routing T_20_12.sp4_h_r_33 <X> T_20_12.lc_trk_g2_1
 (17 8)  (1053 200)  (1053 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1054 200)  (1054 200)  routing T_20_12.sp4_h_r_33 <X> T_20_12.lc_trk_g2_1
 (14 9)  (1050 201)  (1050 201)  routing T_20_12.sp4_h_r_40 <X> T_20_12.lc_trk_g2_0
 (15 9)  (1051 201)  (1051 201)  routing T_20_12.sp4_h_r_40 <X> T_20_12.lc_trk_g2_0
 (16 9)  (1052 201)  (1052 201)  routing T_20_12.sp4_h_r_40 <X> T_20_12.lc_trk_g2_0
 (17 9)  (1053 201)  (1053 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (8 10)  (1044 202)  (1044 202)  routing T_20_12.sp4_v_t_42 <X> T_20_12.sp4_h_l_42
 (9 10)  (1045 202)  (1045 202)  routing T_20_12.sp4_v_t_42 <X> T_20_12.sp4_h_l_42
 (1 14)  (1037 206)  (1037 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (19 14)  (1055 206)  (1055 206)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (0 15)  (1036 207)  (1036 207)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 207)  (1037 207)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.wire_logic_cluster/lc_7/s_r


LogicTile_21_12

 (0 0)  (1090 192)  (1090 192)  Negative Clock bit

 (5 0)  (1095 192)  (1095 192)  routing T_21_12.sp4_v_b_0 <X> T_21_12.sp4_h_r_0
 (14 0)  (1104 192)  (1104 192)  routing T_21_12.lft_op_0 <X> T_21_12.lc_trk_g0_0
 (22 0)  (1112 192)  (1112 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1113 192)  (1113 192)  routing T_21_12.sp4_v_b_19 <X> T_21_12.lc_trk_g0_3
 (24 0)  (1114 192)  (1114 192)  routing T_21_12.sp4_v_b_19 <X> T_21_12.lc_trk_g0_3
 (29 0)  (1119 192)  (1119 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 192)  (1121 192)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 192)  (1122 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 192)  (1123 192)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 192)  (1124 192)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 192)  (1126 192)  LC_0 Logic Functioning bit
 (38 0)  (1128 192)  (1128 192)  LC_0 Logic Functioning bit
 (41 0)  (1131 192)  (1131 192)  LC_0 Logic Functioning bit
 (43 0)  (1133 192)  (1133 192)  LC_0 Logic Functioning bit
 (45 0)  (1135 192)  (1135 192)  LC_0 Logic Functioning bit
 (6 1)  (1096 193)  (1096 193)  routing T_21_12.sp4_v_b_0 <X> T_21_12.sp4_h_r_0
 (15 1)  (1105 193)  (1105 193)  routing T_21_12.lft_op_0 <X> T_21_12.lc_trk_g0_0
 (17 1)  (1107 193)  (1107 193)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (1119 193)  (1119 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 193)  (1120 193)  routing T_21_12.lc_trk_g0_3 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (36 1)  (1126 193)  (1126 193)  LC_0 Logic Functioning bit
 (38 1)  (1128 193)  (1128 193)  LC_0 Logic Functioning bit
 (40 1)  (1130 193)  (1130 193)  LC_0 Logic Functioning bit
 (42 1)  (1132 193)  (1132 193)  LC_0 Logic Functioning bit
 (45 1)  (1135 193)  (1135 193)  LC_0 Logic Functioning bit
 (48 1)  (1138 193)  (1138 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1090 194)  (1090 194)  routing T_21_12.glb_netwk_6 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 194)  (1091 194)  routing T_21_12.glb_netwk_6 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 194)  (1092 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 3)  (1105 195)  (1105 195)  routing T_21_12.sp4_v_t_9 <X> T_21_12.lc_trk_g0_4
 (16 3)  (1106 195)  (1106 195)  routing T_21_12.sp4_v_t_9 <X> T_21_12.lc_trk_g0_4
 (17 3)  (1107 195)  (1107 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (13 7)  (1103 199)  (1103 199)  routing T_21_12.sp4_v_b_0 <X> T_21_12.sp4_h_l_40
 (4 12)  (1094 204)  (1094 204)  routing T_21_12.sp4_h_l_44 <X> T_21_12.sp4_v_b_9
 (5 13)  (1095 205)  (1095 205)  routing T_21_12.sp4_h_l_44 <X> T_21_12.sp4_v_b_9
 (1 14)  (1091 206)  (1091 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1104 206)  (1104 206)  routing T_21_12.sp4_h_r_44 <X> T_21_12.lc_trk_g3_4
 (1 15)  (1091 207)  (1091 207)  routing T_21_12.lc_trk_g0_4 <X> T_21_12.wire_logic_cluster/lc_7/s_r
 (14 15)  (1104 207)  (1104 207)  routing T_21_12.sp4_h_r_44 <X> T_21_12.lc_trk_g3_4
 (15 15)  (1105 207)  (1105 207)  routing T_21_12.sp4_h_r_44 <X> T_21_12.lc_trk_g3_4
 (16 15)  (1106 207)  (1106 207)  routing T_21_12.sp4_h_r_44 <X> T_21_12.lc_trk_g3_4
 (17 15)  (1107 207)  (1107 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_22_12

 (26 0)  (1170 192)  (1170 192)  routing T_22_12.lc_trk_g3_7 <X> T_22_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (1172 192)  (1172 192)  routing T_22_12.lc_trk_g2_7 <X> T_22_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 192)  (1173 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 192)  (1174 192)  routing T_22_12.lc_trk_g2_7 <X> T_22_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 192)  (1175 192)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 192)  (1176 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 192)  (1178 192)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 192)  (1180 192)  LC_0 Logic Functioning bit
 (37 0)  (1181 192)  (1181 192)  LC_0 Logic Functioning bit
 (38 0)  (1182 192)  (1182 192)  LC_0 Logic Functioning bit
 (39 0)  (1183 192)  (1183 192)  LC_0 Logic Functioning bit
 (41 0)  (1185 192)  (1185 192)  LC_0 Logic Functioning bit
 (43 0)  (1187 192)  (1187 192)  LC_0 Logic Functioning bit
 (45 0)  (1189 192)  (1189 192)  LC_0 Logic Functioning bit
 (26 1)  (1170 193)  (1170 193)  routing T_22_12.lc_trk_g3_7 <X> T_22_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 193)  (1171 193)  routing T_22_12.lc_trk_g3_7 <X> T_22_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 193)  (1172 193)  routing T_22_12.lc_trk_g3_7 <X> T_22_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 193)  (1173 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 193)  (1174 193)  routing T_22_12.lc_trk_g2_7 <X> T_22_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 193)  (1175 193)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 193)  (1180 193)  LC_0 Logic Functioning bit
 (38 1)  (1182 193)  (1182 193)  LC_0 Logic Functioning bit
 (44 1)  (1188 193)  (1188 193)  LC_0 Logic Functioning bit
 (45 1)  (1189 193)  (1189 193)  LC_0 Logic Functioning bit
 (48 1)  (1192 193)  (1192 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (1146 194)  (1146 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 195)  (1144 195)  routing T_22_12.lc_trk_g1_1 <X> T_22_12.wire_logic_cluster/lc_7/clk
 (2 3)  (1146 195)  (1146 195)  routing T_22_12.lc_trk_g1_1 <X> T_22_12.wire_logic_cluster/lc_7/clk
 (4 4)  (1148 196)  (1148 196)  routing T_22_12.sp4_h_l_44 <X> T_22_12.sp4_v_b_3
 (6 4)  (1150 196)  (1150 196)  routing T_22_12.sp4_h_l_44 <X> T_22_12.sp4_v_b_3
 (13 4)  (1157 196)  (1157 196)  routing T_22_12.sp4_h_l_40 <X> T_22_12.sp4_v_b_5
 (15 4)  (1159 196)  (1159 196)  routing T_22_12.sp4_v_b_17 <X> T_22_12.lc_trk_g1_1
 (16 4)  (1160 196)  (1160 196)  routing T_22_12.sp4_v_b_17 <X> T_22_12.lc_trk_g1_1
 (17 4)  (1161 196)  (1161 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (5 5)  (1149 197)  (1149 197)  routing T_22_12.sp4_h_l_44 <X> T_22_12.sp4_v_b_3
 (10 5)  (1154 197)  (1154 197)  routing T_22_12.sp4_h_r_11 <X> T_22_12.sp4_v_b_4
 (12 5)  (1156 197)  (1156 197)  routing T_22_12.sp4_h_l_40 <X> T_22_12.sp4_v_b_5
 (16 6)  (1160 198)  (1160 198)  routing T_22_12.sp12_h_r_13 <X> T_22_12.lc_trk_g1_5
 (17 6)  (1161 198)  (1161 198)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 7)  (1166 199)  (1166 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1167 199)  (1167 199)  routing T_22_12.sp4_v_b_22 <X> T_22_12.lc_trk_g1_6
 (24 7)  (1168 199)  (1168 199)  routing T_22_12.sp4_v_b_22 <X> T_22_12.lc_trk_g1_6
 (8 10)  (1152 202)  (1152 202)  routing T_22_12.sp4_h_r_11 <X> T_22_12.sp4_h_l_42
 (10 10)  (1154 202)  (1154 202)  routing T_22_12.sp4_h_r_11 <X> T_22_12.sp4_h_l_42
 (21 10)  (1165 202)  (1165 202)  routing T_22_12.sp4_v_t_18 <X> T_22_12.lc_trk_g2_7
 (22 10)  (1166 202)  (1166 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1167 202)  (1167 202)  routing T_22_12.sp4_v_t_18 <X> T_22_12.lc_trk_g2_7
 (1 14)  (1145 206)  (1145 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (22 14)  (1166 206)  (1166 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1167 206)  (1167 206)  routing T_22_12.sp4_v_b_47 <X> T_22_12.lc_trk_g3_7
 (24 14)  (1168 206)  (1168 206)  routing T_22_12.sp4_v_b_47 <X> T_22_12.lc_trk_g3_7
 (0 15)  (1144 207)  (1144 207)  routing T_22_12.lc_trk_g1_5 <X> T_22_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 207)  (1145 207)  routing T_22_12.lc_trk_g1_5 <X> T_22_12.wire_logic_cluster/lc_7/s_r


LogicTile_23_12

 (13 0)  (1211 192)  (1211 192)  routing T_23_12.sp4_h_l_39 <X> T_23_12.sp4_v_b_2
 (36 0)  (1234 192)  (1234 192)  LC_0 Logic Functioning bit
 (38 0)  (1236 192)  (1236 192)  LC_0 Logic Functioning bit
 (41 0)  (1239 192)  (1239 192)  LC_0 Logic Functioning bit
 (43 0)  (1241 192)  (1241 192)  LC_0 Logic Functioning bit
 (45 0)  (1243 192)  (1243 192)  LC_0 Logic Functioning bit
 (12 1)  (1210 193)  (1210 193)  routing T_23_12.sp4_h_l_39 <X> T_23_12.sp4_v_b_2
 (26 1)  (1224 193)  (1224 193)  routing T_23_12.lc_trk_g3_3 <X> T_23_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 193)  (1225 193)  routing T_23_12.lc_trk_g3_3 <X> T_23_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 193)  (1226 193)  routing T_23_12.lc_trk_g3_3 <X> T_23_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 193)  (1227 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (1235 193)  (1235 193)  LC_0 Logic Functioning bit
 (39 1)  (1237 193)  (1237 193)  LC_0 Logic Functioning bit
 (40 1)  (1238 193)  (1238 193)  LC_0 Logic Functioning bit
 (42 1)  (1240 193)  (1240 193)  LC_0 Logic Functioning bit
 (44 1)  (1242 193)  (1242 193)  LC_0 Logic Functioning bit
 (45 1)  (1243 193)  (1243 193)  LC_0 Logic Functioning bit
 (53 1)  (1251 193)  (1251 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1198 194)  (1198 194)  routing T_23_12.lc_trk_g2_0 <X> T_23_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 194)  (1200 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (1200 195)  (1200 195)  routing T_23_12.lc_trk_g2_0 <X> T_23_12.wire_logic_cluster/lc_7/clk
 (14 3)  (1212 195)  (1212 195)  routing T_23_12.sp4_r_v_b_28 <X> T_23_12.lc_trk_g0_4
 (17 3)  (1215 195)  (1215 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (14 9)  (1212 201)  (1212 201)  routing T_23_12.sp4_h_r_24 <X> T_23_12.lc_trk_g2_0
 (15 9)  (1213 201)  (1213 201)  routing T_23_12.sp4_h_r_24 <X> T_23_12.lc_trk_g2_0
 (16 9)  (1214 201)  (1214 201)  routing T_23_12.sp4_h_r_24 <X> T_23_12.lc_trk_g2_0
 (17 9)  (1215 201)  (1215 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 12)  (1220 204)  (1220 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (1 14)  (1199 206)  (1199 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1199 207)  (1199 207)  routing T_23_12.lc_trk_g0_4 <X> T_23_12.wire_logic_cluster/lc_7/s_r


LogicTile_24_12

 (31 4)  (1283 196)  (1283 196)  routing T_24_12.lc_trk_g2_5 <X> T_24_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 196)  (1284 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 196)  (1285 196)  routing T_24_12.lc_trk_g2_5 <X> T_24_12.wire_logic_cluster/lc_2/in_3
 (41 4)  (1293 196)  (1293 196)  LC_2 Logic Functioning bit
 (43 4)  (1295 196)  (1295 196)  LC_2 Logic Functioning bit
 (52 4)  (1304 196)  (1304 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (1278 197)  (1278 197)  routing T_24_12.lc_trk_g3_3 <X> T_24_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (1279 197)  (1279 197)  routing T_24_12.lc_trk_g3_3 <X> T_24_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 197)  (1280 197)  routing T_24_12.lc_trk_g3_3 <X> T_24_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 197)  (1281 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (40 5)  (1292 197)  (1292 197)  LC_2 Logic Functioning bit
 (42 5)  (1294 197)  (1294 197)  LC_2 Logic Functioning bit
 (16 10)  (1268 202)  (1268 202)  routing T_24_12.sp4_v_t_16 <X> T_24_12.lc_trk_g2_5
 (17 10)  (1269 202)  (1269 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1270 202)  (1270 202)  routing T_24_12.sp4_v_t_16 <X> T_24_12.lc_trk_g2_5
 (21 12)  (1273 204)  (1273 204)  routing T_24_12.sp4_h_r_35 <X> T_24_12.lc_trk_g3_3
 (22 12)  (1274 204)  (1274 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1275 204)  (1275 204)  routing T_24_12.sp4_h_r_35 <X> T_24_12.lc_trk_g3_3
 (24 12)  (1276 204)  (1276 204)  routing T_24_12.sp4_h_r_35 <X> T_24_12.lc_trk_g3_3
 (31 12)  (1283 204)  (1283 204)  routing T_24_12.lc_trk_g2_5 <X> T_24_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 204)  (1284 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 204)  (1285 204)  routing T_24_12.lc_trk_g2_5 <X> T_24_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 204)  (1288 204)  LC_6 Logic Functioning bit
 (38 12)  (1290 204)  (1290 204)  LC_6 Logic Functioning bit
 (26 13)  (1278 205)  (1278 205)  routing T_24_12.lc_trk_g3_3 <X> T_24_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 205)  (1279 205)  routing T_24_12.lc_trk_g3_3 <X> T_24_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 205)  (1280 205)  routing T_24_12.lc_trk_g3_3 <X> T_24_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 205)  (1281 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (1289 205)  (1289 205)  LC_6 Logic Functioning bit
 (39 13)  (1291 205)  (1291 205)  LC_6 Logic Functioning bit
 (51 13)  (1303 205)  (1303 205)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17


RAM_Tile_25_12

 (5 3)  (1311 195)  (1311 195)  routing T_25_12.sp4_h_l_37 <X> T_25_12.sp4_v_t_37


LogicTile_26_12

 (12 14)  (1360 206)  (1360 206)  routing T_26_12.sp4_v_t_40 <X> T_26_12.sp4_h_l_46
 (11 15)  (1359 207)  (1359 207)  routing T_26_12.sp4_v_t_40 <X> T_26_12.sp4_h_l_46
 (13 15)  (1361 207)  (1361 207)  routing T_26_12.sp4_v_t_40 <X> T_26_12.sp4_h_l_46


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 188)  (13 188)  routing T_0_11.span4_vert_b_12 <X> T_0_11.lc_trk_g1_4
 (5 13)  (12 189)  (12 189)  routing T_0_11.span4_vert_b_12 <X> T_0_11.lc_trk_g1_4
 (7 13)  (10 189)  (10 189)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_4_11

 (10 1)  (190 177)  (190 177)  routing T_4_11.sp4_h_r_8 <X> T_4_11.sp4_v_b_1


LogicTile_6_11

 (25 0)  (313 176)  (313 176)  routing T_6_11.sp4_h_l_7 <X> T_6_11.lc_trk_g0_2
 (28 0)  (316 176)  (316 176)  routing T_6_11.lc_trk_g2_5 <X> T_6_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 176)  (317 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 176)  (318 176)  routing T_6_11.lc_trk_g2_5 <X> T_6_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 176)  (319 176)  routing T_6_11.lc_trk_g0_7 <X> T_6_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 176)  (320 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (323 176)  (323 176)  routing T_6_11.lc_trk_g0_6 <X> T_6_11.input_2_0
 (38 0)  (326 176)  (326 176)  LC_0 Logic Functioning bit
 (42 0)  (330 176)  (330 176)  LC_0 Logic Functioning bit
 (45 0)  (333 176)  (333 176)  LC_0 Logic Functioning bit
 (22 1)  (310 177)  (310 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (311 177)  (311 177)  routing T_6_11.sp4_h_l_7 <X> T_6_11.lc_trk_g0_2
 (24 1)  (312 177)  (312 177)  routing T_6_11.sp4_h_l_7 <X> T_6_11.lc_trk_g0_2
 (25 1)  (313 177)  (313 177)  routing T_6_11.sp4_h_l_7 <X> T_6_11.lc_trk_g0_2
 (26 1)  (314 177)  (314 177)  routing T_6_11.lc_trk_g1_3 <X> T_6_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 177)  (315 177)  routing T_6_11.lc_trk_g1_3 <X> T_6_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 177)  (317 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 177)  (319 177)  routing T_6_11.lc_trk_g0_7 <X> T_6_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 177)  (320 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (323 177)  (323 177)  routing T_6_11.lc_trk_g0_6 <X> T_6_11.input_2_0
 (37 1)  (325 177)  (325 177)  LC_0 Logic Functioning bit
 (38 1)  (326 177)  (326 177)  LC_0 Logic Functioning bit
 (40 1)  (328 177)  (328 177)  LC_0 Logic Functioning bit
 (41 1)  (329 177)  (329 177)  LC_0 Logic Functioning bit
 (42 1)  (330 177)  (330 177)  LC_0 Logic Functioning bit
 (47 1)  (335 177)  (335 177)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (2 2)  (290 178)  (290 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (22 2)  (310 178)  (310 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (314 178)  (314 178)  routing T_6_11.lc_trk_g0_7 <X> T_6_11.wire_logic_cluster/lc_1/in_0
 (29 2)  (317 178)  (317 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 178)  (318 178)  routing T_6_11.lc_trk_g0_6 <X> T_6_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 178)  (320 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 178)  (322 178)  routing T_6_11.lc_trk_g1_3 <X> T_6_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 178)  (323 178)  routing T_6_11.lc_trk_g2_5 <X> T_6_11.input_2_1
 (36 2)  (324 178)  (324 178)  LC_1 Logic Functioning bit
 (37 2)  (325 178)  (325 178)  LC_1 Logic Functioning bit
 (39 2)  (327 178)  (327 178)  LC_1 Logic Functioning bit
 (40 2)  (328 178)  (328 178)  LC_1 Logic Functioning bit
 (41 2)  (329 178)  (329 178)  LC_1 Logic Functioning bit
 (42 2)  (330 178)  (330 178)  LC_1 Logic Functioning bit
 (43 2)  (331 178)  (331 178)  LC_1 Logic Functioning bit
 (46 2)  (334 178)  (334 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (288 179)  (288 179)  routing T_6_11.lc_trk_g1_1 <X> T_6_11.wire_logic_cluster/lc_7/clk
 (2 3)  (290 179)  (290 179)  routing T_6_11.lc_trk_g1_1 <X> T_6_11.wire_logic_cluster/lc_7/clk
 (21 3)  (309 179)  (309 179)  routing T_6_11.sp4_r_v_b_31 <X> T_6_11.lc_trk_g0_7
 (22 3)  (310 179)  (310 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (311 179)  (311 179)  routing T_6_11.sp4_h_r_6 <X> T_6_11.lc_trk_g0_6
 (24 3)  (312 179)  (312 179)  routing T_6_11.sp4_h_r_6 <X> T_6_11.lc_trk_g0_6
 (25 3)  (313 179)  (313 179)  routing T_6_11.sp4_h_r_6 <X> T_6_11.lc_trk_g0_6
 (26 3)  (314 179)  (314 179)  routing T_6_11.lc_trk_g0_7 <X> T_6_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 179)  (317 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 179)  (318 179)  routing T_6_11.lc_trk_g0_6 <X> T_6_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (319 179)  (319 179)  routing T_6_11.lc_trk_g1_3 <X> T_6_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 179)  (320 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (321 179)  (321 179)  routing T_6_11.lc_trk_g2_5 <X> T_6_11.input_2_1
 (36 3)  (324 179)  (324 179)  LC_1 Logic Functioning bit
 (37 3)  (325 179)  (325 179)  LC_1 Logic Functioning bit
 (38 3)  (326 179)  (326 179)  LC_1 Logic Functioning bit
 (39 3)  (327 179)  (327 179)  LC_1 Logic Functioning bit
 (40 3)  (328 179)  (328 179)  LC_1 Logic Functioning bit
 (41 3)  (329 179)  (329 179)  LC_1 Logic Functioning bit
 (42 3)  (330 179)  (330 179)  LC_1 Logic Functioning bit
 (1 4)  (289 180)  (289 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (305 180)  (305 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (310 180)  (310 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (28 4)  (316 180)  (316 180)  routing T_6_11.lc_trk_g2_5 <X> T_6_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 180)  (317 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 180)  (318 180)  routing T_6_11.lc_trk_g2_5 <X> T_6_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 180)  (319 180)  routing T_6_11.lc_trk_g0_7 <X> T_6_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 180)  (320 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (323 180)  (323 180)  routing T_6_11.lc_trk_g0_6 <X> T_6_11.input_2_2
 (36 4)  (324 180)  (324 180)  LC_2 Logic Functioning bit
 (38 4)  (326 180)  (326 180)  LC_2 Logic Functioning bit
 (43 4)  (331 180)  (331 180)  LC_2 Logic Functioning bit
 (1 5)  (289 181)  (289 181)  routing T_6_11.lc_trk_g0_2 <X> T_6_11.wire_logic_cluster/lc_7/cen
 (18 5)  (306 181)  (306 181)  routing T_6_11.sp4_r_v_b_25 <X> T_6_11.lc_trk_g1_1
 (21 5)  (309 181)  (309 181)  routing T_6_11.sp4_r_v_b_27 <X> T_6_11.lc_trk_g1_3
 (26 5)  (314 181)  (314 181)  routing T_6_11.lc_trk_g1_3 <X> T_6_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (315 181)  (315 181)  routing T_6_11.lc_trk_g1_3 <X> T_6_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 181)  (317 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 181)  (319 181)  routing T_6_11.lc_trk_g0_7 <X> T_6_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 181)  (320 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (323 181)  (323 181)  routing T_6_11.lc_trk_g0_6 <X> T_6_11.input_2_2
 (36 5)  (324 181)  (324 181)  LC_2 Logic Functioning bit
 (38 5)  (326 181)  (326 181)  LC_2 Logic Functioning bit
 (40 5)  (328 181)  (328 181)  LC_2 Logic Functioning bit
 (41 5)  (329 181)  (329 181)  LC_2 Logic Functioning bit
 (48 5)  (336 181)  (336 181)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (26 6)  (314 182)  (314 182)  routing T_6_11.lc_trk_g0_7 <X> T_6_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 182)  (317 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 182)  (318 182)  routing T_6_11.lc_trk_g0_6 <X> T_6_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 182)  (320 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 182)  (322 182)  routing T_6_11.lc_trk_g1_3 <X> T_6_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 182)  (323 182)  routing T_6_11.lc_trk_g2_5 <X> T_6_11.input_2_3
 (36 6)  (324 182)  (324 182)  LC_3 Logic Functioning bit
 (37 6)  (325 182)  (325 182)  LC_3 Logic Functioning bit
 (39 6)  (327 182)  (327 182)  LC_3 Logic Functioning bit
 (41 6)  (329 182)  (329 182)  LC_3 Logic Functioning bit
 (43 6)  (331 182)  (331 182)  LC_3 Logic Functioning bit
 (46 6)  (334 182)  (334 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (314 183)  (314 183)  routing T_6_11.lc_trk_g0_7 <X> T_6_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 183)  (317 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 183)  (318 183)  routing T_6_11.lc_trk_g0_6 <X> T_6_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 183)  (319 183)  routing T_6_11.lc_trk_g1_3 <X> T_6_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 183)  (320 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (321 183)  (321 183)  routing T_6_11.lc_trk_g2_5 <X> T_6_11.input_2_3
 (36 7)  (324 183)  (324 183)  LC_3 Logic Functioning bit
 (39 7)  (327 183)  (327 183)  LC_3 Logic Functioning bit
 (41 7)  (329 183)  (329 183)  LC_3 Logic Functioning bit
 (42 7)  (330 183)  (330 183)  LC_3 Logic Functioning bit
 (28 8)  (316 184)  (316 184)  routing T_6_11.lc_trk_g2_5 <X> T_6_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 184)  (317 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 184)  (318 184)  routing T_6_11.lc_trk_g2_5 <X> T_6_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 184)  (319 184)  routing T_6_11.lc_trk_g0_7 <X> T_6_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 184)  (320 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (323 184)  (323 184)  routing T_6_11.lc_trk_g0_6 <X> T_6_11.input_2_4
 (36 8)  (324 184)  (324 184)  LC_4 Logic Functioning bit
 (42 8)  (330 184)  (330 184)  LC_4 Logic Functioning bit
 (43 8)  (331 184)  (331 184)  LC_4 Logic Functioning bit
 (46 8)  (334 184)  (334 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (314 185)  (314 185)  routing T_6_11.lc_trk_g1_3 <X> T_6_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 185)  (315 185)  routing T_6_11.lc_trk_g1_3 <X> T_6_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 185)  (317 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 185)  (319 185)  routing T_6_11.lc_trk_g0_7 <X> T_6_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 185)  (320 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (323 185)  (323 185)  routing T_6_11.lc_trk_g0_6 <X> T_6_11.input_2_4
 (36 9)  (324 185)  (324 185)  LC_4 Logic Functioning bit
 (38 9)  (326 185)  (326 185)  LC_4 Logic Functioning bit
 (40 9)  (328 185)  (328 185)  LC_4 Logic Functioning bit
 (17 10)  (305 186)  (305 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (306 187)  (306 187)  routing T_6_11.sp4_r_v_b_37 <X> T_6_11.lc_trk_g2_5
 (26 14)  (314 190)  (314 190)  routing T_6_11.lc_trk_g2_5 <X> T_6_11.wire_logic_cluster/lc_7/in_0
 (29 14)  (317 190)  (317 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 190)  (318 190)  routing T_6_11.lc_trk_g0_6 <X> T_6_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 190)  (320 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 190)  (322 190)  routing T_6_11.lc_trk_g1_3 <X> T_6_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 190)  (324 190)  LC_7 Logic Functioning bit
 (38 14)  (326 190)  (326 190)  LC_7 Logic Functioning bit
 (40 14)  (328 190)  (328 190)  LC_7 Logic Functioning bit
 (41 14)  (329 190)  (329 190)  LC_7 Logic Functioning bit
 (42 14)  (330 190)  (330 190)  LC_7 Logic Functioning bit
 (43 14)  (331 190)  (331 190)  LC_7 Logic Functioning bit
 (52 14)  (340 190)  (340 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (28 15)  (316 191)  (316 191)  routing T_6_11.lc_trk_g2_5 <X> T_6_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 191)  (317 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 191)  (318 191)  routing T_6_11.lc_trk_g0_6 <X> T_6_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 191)  (319 191)  routing T_6_11.lc_trk_g1_3 <X> T_6_11.wire_logic_cluster/lc_7/in_3


LogicTile_7_11

 (21 0)  (363 176)  (363 176)  routing T_7_11.wire_logic_cluster/lc_3/out <X> T_7_11.lc_trk_g0_3
 (22 0)  (364 176)  (364 176)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (367 176)  (367 176)  routing T_7_11.sp4_h_r_10 <X> T_7_11.lc_trk_g0_2
 (22 1)  (364 177)  (364 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (365 177)  (365 177)  routing T_7_11.sp4_h_r_10 <X> T_7_11.lc_trk_g0_2
 (24 1)  (366 177)  (366 177)  routing T_7_11.sp4_h_r_10 <X> T_7_11.lc_trk_g0_2
 (0 2)  (342 178)  (342 178)  routing T_7_11.lc_trk_g3_1 <X> T_7_11.wire_logic_cluster/lc_7/clk
 (2 2)  (344 178)  (344 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (342 179)  (342 179)  routing T_7_11.lc_trk_g3_1 <X> T_7_11.wire_logic_cluster/lc_7/clk
 (2 3)  (344 179)  (344 179)  routing T_7_11.lc_trk_g3_1 <X> T_7_11.wire_logic_cluster/lc_7/clk
 (14 3)  (356 179)  (356 179)  routing T_7_11.sp4_h_r_4 <X> T_7_11.lc_trk_g0_4
 (15 3)  (357 179)  (357 179)  routing T_7_11.sp4_h_r_4 <X> T_7_11.lc_trk_g0_4
 (16 3)  (358 179)  (358 179)  routing T_7_11.sp4_h_r_4 <X> T_7_11.lc_trk_g0_4
 (17 3)  (359 179)  (359 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (1 4)  (343 180)  (343 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (363 180)  (363 180)  routing T_7_11.lft_op_3 <X> T_7_11.lc_trk_g1_3
 (22 4)  (364 180)  (364 180)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (366 180)  (366 180)  routing T_7_11.lft_op_3 <X> T_7_11.lc_trk_g1_3
 (0 5)  (342 181)  (342 181)  routing T_7_11.lc_trk_g1_3 <X> T_7_11.wire_logic_cluster/lc_7/cen
 (1 5)  (343 181)  (343 181)  routing T_7_11.lc_trk_g1_3 <X> T_7_11.wire_logic_cluster/lc_7/cen
 (25 6)  (367 182)  (367 182)  routing T_7_11.sp4_h_r_14 <X> T_7_11.lc_trk_g1_6
 (26 6)  (368 182)  (368 182)  routing T_7_11.lc_trk_g1_6 <X> T_7_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (371 182)  (371 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 182)  (372 182)  routing T_7_11.lc_trk_g0_4 <X> T_7_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 182)  (374 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (379 182)  (379 182)  LC_3 Logic Functioning bit
 (38 6)  (380 182)  (380 182)  LC_3 Logic Functioning bit
 (42 6)  (384 182)  (384 182)  LC_3 Logic Functioning bit
 (43 6)  (385 182)  (385 182)  LC_3 Logic Functioning bit
 (45 6)  (387 182)  (387 182)  LC_3 Logic Functioning bit
 (46 6)  (388 182)  (388 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (364 183)  (364 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (365 183)  (365 183)  routing T_7_11.sp4_h_r_14 <X> T_7_11.lc_trk_g1_6
 (24 7)  (366 183)  (366 183)  routing T_7_11.sp4_h_r_14 <X> T_7_11.lc_trk_g1_6
 (26 7)  (368 183)  (368 183)  routing T_7_11.lc_trk_g1_6 <X> T_7_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (369 183)  (369 183)  routing T_7_11.lc_trk_g1_6 <X> T_7_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 183)  (371 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 183)  (373 183)  routing T_7_11.lc_trk_g0_2 <X> T_7_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (374 183)  (374 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (377 183)  (377 183)  routing T_7_11.lc_trk_g0_3 <X> T_7_11.input_2_3
 (36 7)  (378 183)  (378 183)  LC_3 Logic Functioning bit
 (37 7)  (379 183)  (379 183)  LC_3 Logic Functioning bit
 (42 7)  (384 183)  (384 183)  LC_3 Logic Functioning bit
 (43 7)  (385 183)  (385 183)  LC_3 Logic Functioning bit
 (16 12)  (358 188)  (358 188)  routing T_7_11.sp4_v_b_33 <X> T_7_11.lc_trk_g3_1
 (17 12)  (359 188)  (359 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (360 188)  (360 188)  routing T_7_11.sp4_v_b_33 <X> T_7_11.lc_trk_g3_1
 (18 13)  (360 189)  (360 189)  routing T_7_11.sp4_v_b_33 <X> T_7_11.lc_trk_g3_1
 (0 14)  (342 190)  (342 190)  routing T_7_11.lc_trk_g3_5 <X> T_7_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 190)  (343 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (357 190)  (357 190)  routing T_7_11.sp4_h_l_24 <X> T_7_11.lc_trk_g3_5
 (16 14)  (358 190)  (358 190)  routing T_7_11.sp4_h_l_24 <X> T_7_11.lc_trk_g3_5
 (17 14)  (359 190)  (359 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (360 190)  (360 190)  routing T_7_11.sp4_h_l_24 <X> T_7_11.lc_trk_g3_5
 (0 15)  (342 191)  (342 191)  routing T_7_11.lc_trk_g3_5 <X> T_7_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 191)  (343 191)  routing T_7_11.lc_trk_g3_5 <X> T_7_11.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_11

 (11 0)  (407 176)  (407 176)  routing T_8_11.sp4_v_t_46 <X> T_8_11.sp4_v_b_2
 (17 0)  (413 176)  (413 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (6 1)  (402 177)  (402 177)  routing T_8_11.sp4_h_l_37 <X> T_8_11.sp4_h_r_0
 (7 1)  (403 177)  (403 177)  Ram config bit: MEMB_Power_Up_Control

 (12 1)  (408 177)  (408 177)  routing T_8_11.sp4_v_t_46 <X> T_8_11.sp4_v_b_2
 (18 1)  (414 177)  (414 177)  routing T_8_11.sp4_r_v_b_34 <X> T_8_11.lc_trk_g0_1
 (0 2)  (396 178)  (396 178)  routing T_8_11.glb_netwk_6 <X> T_8_11.wire_bram/ram/RCLK
 (1 2)  (397 178)  (397 178)  routing T_8_11.glb_netwk_6 <X> T_8_11.wire_bram/ram/RCLK
 (2 2)  (398 178)  (398 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (29 4)  (425 180)  (425 180)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_1 wire_bram/ram/WDATA_13
 (41 4)  (437 180)  (437 180)  Enable bit of Mux _out_links/OutMuxb_2 => wire_bram/ram/RDATA_13 sp4_r_v_b_37
 (11 6)  (407 182)  (407 182)  routing T_8_11.sp4_v_b_9 <X> T_8_11.sp4_v_t_40
 (13 6)  (409 182)  (409 182)  routing T_8_11.sp4_v_b_9 <X> T_8_11.sp4_v_t_40
 (14 10)  (410 186)  (410 186)  routing T_8_11.sp4_v_b_28 <X> T_8_11.lc_trk_g2_4
 (16 11)  (412 187)  (412 187)  routing T_8_11.sp4_v_b_28 <X> T_8_11.lc_trk_g2_4
 (17 11)  (413 187)  (413 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (14 12)  (410 188)  (410 188)  routing T_8_11.sp4_h_r_32 <X> T_8_11.lc_trk_g3_0
 (27 12)  (423 188)  (423 188)  routing T_8_11.lc_trk_g3_0 <X> T_8_11.wire_bram/ram/WDATA_9
 (28 12)  (424 188)  (424 188)  routing T_8_11.lc_trk_g3_0 <X> T_8_11.wire_bram/ram/WDATA_9
 (29 12)  (425 188)  (425 188)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_9
 (40 12)  (436 188)  (436 188)  Enable bit of Mux _out_links/OutMuxa_6 => wire_bram/ram/RDATA_9 sp4_r_v_b_29
 (15 13)  (411 189)  (411 189)  routing T_8_11.sp4_h_r_32 <X> T_8_11.lc_trk_g3_0
 (16 13)  (412 189)  (412 189)  routing T_8_11.sp4_h_r_32 <X> T_8_11.lc_trk_g3_0
 (17 13)  (413 189)  (413 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_32 lc_trk_g3_0
 (0 14)  (396 190)  (396 190)  routing T_8_11.lc_trk_g2_4 <X> T_8_11.wire_bram/ram/RE
 (1 14)  (397 190)  (397 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (4 14)  (400 190)  (400 190)  routing T_8_11.sp4_v_b_1 <X> T_8_11.sp4_v_t_44
 (6 14)  (402 190)  (402 190)  routing T_8_11.sp4_v_b_1 <X> T_8_11.sp4_v_t_44
 (1 15)  (397 191)  (397 191)  routing T_8_11.lc_trk_g2_4 <X> T_8_11.wire_bram/ram/RE


LogicTile_9_11

 (12 0)  (450 176)  (450 176)  routing T_9_11.sp4_h_l_46 <X> T_9_11.sp4_h_r_2
 (13 1)  (451 177)  (451 177)  routing T_9_11.sp4_h_l_46 <X> T_9_11.sp4_h_r_2
 (22 1)  (460 177)  (460 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (461 177)  (461 177)  routing T_9_11.sp4_h_r_2 <X> T_9_11.lc_trk_g0_2
 (24 1)  (462 177)  (462 177)  routing T_9_11.sp4_h_r_2 <X> T_9_11.lc_trk_g0_2
 (25 1)  (463 177)  (463 177)  routing T_9_11.sp4_h_r_2 <X> T_9_11.lc_trk_g0_2
 (0 2)  (438 178)  (438 178)  routing T_9_11.lc_trk_g2_0 <X> T_9_11.wire_logic_cluster/lc_7/clk
 (2 2)  (440 178)  (440 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (4 2)  (442 178)  (442 178)  routing T_9_11.sp4_v_b_0 <X> T_9_11.sp4_v_t_37
 (27 2)  (465 178)  (465 178)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 178)  (467 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 178)  (470 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 178)  (471 178)  routing T_9_11.lc_trk_g3_1 <X> T_9_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 178)  (472 178)  routing T_9_11.lc_trk_g3_1 <X> T_9_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (475 178)  (475 178)  LC_1 Logic Functioning bit
 (39 2)  (477 178)  (477 178)  LC_1 Logic Functioning bit
 (41 2)  (479 178)  (479 178)  LC_1 Logic Functioning bit
 (43 2)  (481 178)  (481 178)  LC_1 Logic Functioning bit
 (45 2)  (483 178)  (483 178)  LC_1 Logic Functioning bit
 (2 3)  (440 179)  (440 179)  routing T_9_11.lc_trk_g2_0 <X> T_9_11.wire_logic_cluster/lc_7/clk
 (30 3)  (468 179)  (468 179)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_1/in_1
 (37 3)  (475 179)  (475 179)  LC_1 Logic Functioning bit
 (39 3)  (477 179)  (477 179)  LC_1 Logic Functioning bit
 (41 3)  (479 179)  (479 179)  LC_1 Logic Functioning bit
 (43 3)  (481 179)  (481 179)  LC_1 Logic Functioning bit
 (47 3)  (485 179)  (485 179)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (439 180)  (439 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (459 180)  (459 180)  routing T_9_11.wire_logic_cluster/lc_3/out <X> T_9_11.lc_trk_g1_3
 (22 4)  (460 180)  (460 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (1 5)  (439 181)  (439 181)  routing T_9_11.lc_trk_g0_2 <X> T_9_11.wire_logic_cluster/lc_7/cen
 (15 6)  (453 182)  (453 182)  routing T_9_11.sp4_h_r_13 <X> T_9_11.lc_trk_g1_5
 (16 6)  (454 182)  (454 182)  routing T_9_11.sp4_h_r_13 <X> T_9_11.lc_trk_g1_5
 (17 6)  (455 182)  (455 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (456 182)  (456 182)  routing T_9_11.sp4_h_r_13 <X> T_9_11.lc_trk_g1_5
 (32 6)  (470 182)  (470 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 182)  (472 182)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_3/in_3
 (40 6)  (478 182)  (478 182)  LC_3 Logic Functioning bit
 (41 6)  (479 182)  (479 182)  LC_3 Logic Functioning bit
 (42 6)  (480 182)  (480 182)  LC_3 Logic Functioning bit
 (43 6)  (481 182)  (481 182)  LC_3 Logic Functioning bit
 (45 6)  (483 182)  (483 182)  LC_3 Logic Functioning bit
 (31 7)  (469 183)  (469 183)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_3/in_3
 (40 7)  (478 183)  (478 183)  LC_3 Logic Functioning bit
 (41 7)  (479 183)  (479 183)  LC_3 Logic Functioning bit
 (42 7)  (480 183)  (480 183)  LC_3 Logic Functioning bit
 (43 7)  (481 183)  (481 183)  LC_3 Logic Functioning bit
 (47 7)  (485 183)  (485 183)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (452 184)  (452 184)  routing T_9_11.sp4_v_t_21 <X> T_9_11.lc_trk_g2_0
 (14 9)  (452 185)  (452 185)  routing T_9_11.sp4_v_t_21 <X> T_9_11.lc_trk_g2_0
 (16 9)  (454 185)  (454 185)  routing T_9_11.sp4_v_t_21 <X> T_9_11.lc_trk_g2_0
 (17 9)  (455 185)  (455 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (17 12)  (455 188)  (455 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 188)  (456 188)  routing T_9_11.wire_logic_cluster/lc_1/out <X> T_9_11.lc_trk_g3_1
 (31 12)  (469 188)  (469 188)  routing T_9_11.lc_trk_g3_6 <X> T_9_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 188)  (470 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 188)  (471 188)  routing T_9_11.lc_trk_g3_6 <X> T_9_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 188)  (472 188)  routing T_9_11.lc_trk_g3_6 <X> T_9_11.wire_logic_cluster/lc_6/in_3
 (37 12)  (475 188)  (475 188)  LC_6 Logic Functioning bit
 (38 12)  (476 188)  (476 188)  LC_6 Logic Functioning bit
 (39 12)  (477 188)  (477 188)  LC_6 Logic Functioning bit
 (43 12)  (481 188)  (481 188)  LC_6 Logic Functioning bit
 (45 12)  (483 188)  (483 188)  LC_6 Logic Functioning bit
 (46 12)  (484 188)  (484 188)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (27 13)  (465 189)  (465 189)  routing T_9_11.lc_trk_g3_1 <X> T_9_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 189)  (466 189)  routing T_9_11.lc_trk_g3_1 <X> T_9_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 189)  (467 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 189)  (469 189)  routing T_9_11.lc_trk_g3_6 <X> T_9_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 189)  (470 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (472 189)  (472 189)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.input_2_6
 (35 13)  (473 189)  (473 189)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.input_2_6
 (36 13)  (474 189)  (474 189)  LC_6 Logic Functioning bit
 (38 13)  (476 189)  (476 189)  LC_6 Logic Functioning bit
 (39 13)  (477 189)  (477 189)  LC_6 Logic Functioning bit
 (42 13)  (480 189)  (480 189)  LC_6 Logic Functioning bit
 (1 14)  (439 190)  (439 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (25 14)  (463 190)  (463 190)  routing T_9_11.wire_logic_cluster/lc_6/out <X> T_9_11.lc_trk_g3_6
 (0 15)  (438 191)  (438 191)  routing T_9_11.lc_trk_g1_5 <X> T_9_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 191)  (439 191)  routing T_9_11.lc_trk_g1_5 <X> T_9_11.wire_logic_cluster/lc_7/s_r
 (22 15)  (460 191)  (460 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_10_11

 (14 0)  (506 176)  (506 176)  routing T_10_11.sp4_h_l_5 <X> T_10_11.lc_trk_g0_0
 (29 0)  (521 176)  (521 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 176)  (522 176)  routing T_10_11.lc_trk_g0_5 <X> T_10_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 176)  (523 176)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 176)  (524 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 176)  (525 176)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 176)  (528 176)  LC_0 Logic Functioning bit
 (39 0)  (531 176)  (531 176)  LC_0 Logic Functioning bit
 (40 0)  (532 176)  (532 176)  LC_0 Logic Functioning bit
 (45 0)  (537 176)  (537 176)  LC_0 Logic Functioning bit
 (46 0)  (538 176)  (538 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (545 176)  (545 176)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (506 177)  (506 177)  routing T_10_11.sp4_h_l_5 <X> T_10_11.lc_trk_g0_0
 (15 1)  (507 177)  (507 177)  routing T_10_11.sp4_h_l_5 <X> T_10_11.lc_trk_g0_0
 (16 1)  (508 177)  (508 177)  routing T_10_11.sp4_h_l_5 <X> T_10_11.lc_trk_g0_0
 (17 1)  (509 177)  (509 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (29 1)  (521 177)  (521 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 177)  (524 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (526 177)  (526 177)  routing T_10_11.lc_trk_g1_1 <X> T_10_11.input_2_0
 (36 1)  (528 177)  (528 177)  LC_0 Logic Functioning bit
 (38 1)  (530 177)  (530 177)  LC_0 Logic Functioning bit
 (41 1)  (533 177)  (533 177)  LC_0 Logic Functioning bit
 (53 1)  (545 177)  (545 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (492 178)  (492 178)  routing T_10_11.glb_netwk_6 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (1 2)  (493 178)  (493 178)  routing T_10_11.glb_netwk_6 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (2 2)  (494 178)  (494 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (507 178)  (507 178)  routing T_10_11.top_op_5 <X> T_10_11.lc_trk_g0_5
 (17 2)  (509 178)  (509 178)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (510 179)  (510 179)  routing T_10_11.top_op_5 <X> T_10_11.lc_trk_g0_5
 (0 4)  (492 180)  (492 180)  routing T_10_11.lc_trk_g3_3 <X> T_10_11.wire_logic_cluster/lc_7/cen
 (1 4)  (493 180)  (493 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (507 180)  (507 180)  routing T_10_11.top_op_1 <X> T_10_11.lc_trk_g1_1
 (17 4)  (509 180)  (509 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (0 5)  (492 181)  (492 181)  routing T_10_11.lc_trk_g3_3 <X> T_10_11.wire_logic_cluster/lc_7/cen
 (1 5)  (493 181)  (493 181)  routing T_10_11.lc_trk_g3_3 <X> T_10_11.wire_logic_cluster/lc_7/cen
 (18 5)  (510 181)  (510 181)  routing T_10_11.top_op_1 <X> T_10_11.lc_trk_g1_1
 (5 10)  (497 186)  (497 186)  routing T_10_11.sp4_v_t_37 <X> T_10_11.sp4_h_l_43
 (12 10)  (504 186)  (504 186)  routing T_10_11.sp4_v_t_39 <X> T_10_11.sp4_h_l_45
 (15 10)  (507 186)  (507 186)  routing T_10_11.sp4_v_t_32 <X> T_10_11.lc_trk_g2_5
 (16 10)  (508 186)  (508 186)  routing T_10_11.sp4_v_t_32 <X> T_10_11.lc_trk_g2_5
 (17 10)  (509 186)  (509 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (4 11)  (496 187)  (496 187)  routing T_10_11.sp4_v_t_37 <X> T_10_11.sp4_h_l_43
 (6 11)  (498 187)  (498 187)  routing T_10_11.sp4_v_t_37 <X> T_10_11.sp4_h_l_43
 (11 11)  (503 187)  (503 187)  routing T_10_11.sp4_v_t_39 <X> T_10_11.sp4_h_l_45
 (13 11)  (505 187)  (505 187)  routing T_10_11.sp4_v_t_39 <X> T_10_11.sp4_h_l_45
 (22 12)  (514 188)  (514 188)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (515 188)  (515 188)  routing T_10_11.sp12_v_b_19 <X> T_10_11.lc_trk_g3_3
 (21 13)  (513 189)  (513 189)  routing T_10_11.sp12_v_b_19 <X> T_10_11.lc_trk_g3_3
 (12 15)  (504 191)  (504 191)  routing T_10_11.sp4_h_l_46 <X> T_10_11.sp4_v_t_46


LogicTile_11_11

 (22 1)  (568 177)  (568 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (546 178)  (546 178)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (1 2)  (547 178)  (547 178)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 2)  (548 178)  (548 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 3)  (554 179)  (554 179)  routing T_11_11.sp4_h_r_7 <X> T_11_11.sp4_v_t_36
 (9 3)  (555 179)  (555 179)  routing T_11_11.sp4_h_r_7 <X> T_11_11.sp4_v_t_36
 (10 3)  (556 179)  (556 179)  routing T_11_11.sp4_h_r_7 <X> T_11_11.sp4_v_t_36
 (1 4)  (547 180)  (547 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (547 181)  (547 181)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (19 6)  (565 182)  (565 182)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (28 6)  (574 182)  (574 182)  routing T_11_11.lc_trk_g2_2 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 182)  (575 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 182)  (577 182)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 182)  (578 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 182)  (579 182)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 182)  (580 182)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (40 6)  (586 182)  (586 182)  LC_3 Logic Functioning bit
 (42 6)  (588 182)  (588 182)  LC_3 Logic Functioning bit
 (45 6)  (591 182)  (591 182)  LC_3 Logic Functioning bit
 (28 7)  (574 183)  (574 183)  routing T_11_11.lc_trk_g2_1 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 183)  (575 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 183)  (576 183)  routing T_11_11.lc_trk_g2_2 <X> T_11_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 183)  (582 183)  LC_3 Logic Functioning bit
 (38 7)  (584 183)  (584 183)  LC_3 Logic Functioning bit
 (40 7)  (586 183)  (586 183)  LC_3 Logic Functioning bit
 (41 7)  (587 183)  (587 183)  LC_3 Logic Functioning bit
 (42 7)  (588 183)  (588 183)  LC_3 Logic Functioning bit
 (43 7)  (589 183)  (589 183)  LC_3 Logic Functioning bit
 (48 7)  (594 183)  (594 183)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (561 184)  (561 184)  routing T_11_11.tnl_op_1 <X> T_11_11.lc_trk_g2_1
 (17 8)  (563 184)  (563 184)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (564 185)  (564 185)  routing T_11_11.tnl_op_1 <X> T_11_11.lc_trk_g2_1
 (22 9)  (568 185)  (568 185)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (569 185)  (569 185)  routing T_11_11.sp12_v_t_9 <X> T_11_11.lc_trk_g2_2
 (6 14)  (552 190)  (552 190)  routing T_11_11.sp4_v_b_6 <X> T_11_11.sp4_v_t_44
 (15 14)  (561 190)  (561 190)  routing T_11_11.sp4_h_l_16 <X> T_11_11.lc_trk_g3_5
 (16 14)  (562 190)  (562 190)  routing T_11_11.sp4_h_l_16 <X> T_11_11.lc_trk_g3_5
 (17 14)  (563 190)  (563 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (5 15)  (551 191)  (551 191)  routing T_11_11.sp4_v_b_6 <X> T_11_11.sp4_v_t_44
 (18 15)  (564 191)  (564 191)  routing T_11_11.sp4_h_l_16 <X> T_11_11.lc_trk_g3_5


LogicTile_12_11

 (17 0)  (617 176)  (617 176)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 176)  (618 176)  routing T_12_11.wire_logic_cluster/lc_1/out <X> T_12_11.lc_trk_g0_1
 (21 0)  (621 176)  (621 176)  routing T_12_11.sp12_h_r_3 <X> T_12_11.lc_trk_g0_3
 (22 0)  (622 176)  (622 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (624 176)  (624 176)  routing T_12_11.sp12_h_r_3 <X> T_12_11.lc_trk_g0_3
 (25 0)  (625 176)  (625 176)  routing T_12_11.sp4_h_r_10 <X> T_12_11.lc_trk_g0_2
 (27 0)  (627 176)  (627 176)  routing T_12_11.lc_trk_g1_0 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 176)  (629 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 176)  (631 176)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 176)  (632 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 176)  (634 176)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 176)  (637 176)  LC_0 Logic Functioning bit
 (38 0)  (638 176)  (638 176)  LC_0 Logic Functioning bit
 (41 0)  (641 176)  (641 176)  LC_0 Logic Functioning bit
 (45 0)  (645 176)  (645 176)  LC_0 Logic Functioning bit
 (21 1)  (621 177)  (621 177)  routing T_12_11.sp12_h_r_3 <X> T_12_11.lc_trk_g0_3
 (22 1)  (622 177)  (622 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (623 177)  (623 177)  routing T_12_11.sp4_h_r_10 <X> T_12_11.lc_trk_g0_2
 (24 1)  (624 177)  (624 177)  routing T_12_11.sp4_h_r_10 <X> T_12_11.lc_trk_g0_2
 (26 1)  (626 177)  (626 177)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 177)  (627 177)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 177)  (629 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 177)  (631 177)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 177)  (632 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (635 177)  (635 177)  routing T_12_11.lc_trk_g0_2 <X> T_12_11.input_2_0
 (36 1)  (636 177)  (636 177)  LC_0 Logic Functioning bit
 (38 1)  (638 177)  (638 177)  LC_0 Logic Functioning bit
 (41 1)  (641 177)  (641 177)  LC_0 Logic Functioning bit
 (0 2)  (600 178)  (600 178)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (2 2)  (602 178)  (602 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (15 2)  (615 178)  (615 178)  routing T_12_11.sp4_v_b_21 <X> T_12_11.lc_trk_g0_5
 (16 2)  (616 178)  (616 178)  routing T_12_11.sp4_v_b_21 <X> T_12_11.lc_trk_g0_5
 (17 2)  (617 178)  (617 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (28 2)  (628 178)  (628 178)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 178)  (629 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 178)  (631 178)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 178)  (632 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 178)  (633 178)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 178)  (637 178)  LC_1 Logic Functioning bit
 (42 2)  (642 178)  (642 178)  LC_1 Logic Functioning bit
 (45 2)  (645 178)  (645 178)  LC_1 Logic Functioning bit
 (46 2)  (646 178)  (646 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (600 179)  (600 179)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (2 3)  (602 179)  (602 179)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (26 3)  (626 179)  (626 179)  routing T_12_11.lc_trk_g0_3 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 179)  (629 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 179)  (630 179)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 179)  (631 179)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 179)  (632 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (636 179)  (636 179)  LC_1 Logic Functioning bit
 (37 3)  (637 179)  (637 179)  LC_1 Logic Functioning bit
 (39 3)  (639 179)  (639 179)  LC_1 Logic Functioning bit
 (43 3)  (643 179)  (643 179)  LC_1 Logic Functioning bit
 (14 4)  (614 180)  (614 180)  routing T_12_11.wire_logic_cluster/lc_0/out <X> T_12_11.lc_trk_g1_0
 (22 4)  (622 180)  (622 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (627 180)  (627 180)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 180)  (628 180)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 180)  (629 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 180)  (631 180)  routing T_12_11.lc_trk_g1_4 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 180)  (632 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 180)  (634 180)  routing T_12_11.lc_trk_g1_4 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 180)  (637 180)  LC_2 Logic Functioning bit
 (38 4)  (638 180)  (638 180)  LC_2 Logic Functioning bit
 (41 4)  (641 180)  (641 180)  LC_2 Logic Functioning bit
 (45 4)  (645 180)  (645 180)  LC_2 Logic Functioning bit
 (17 5)  (617 181)  (617 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (622 181)  (622 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (623 181)  (623 181)  routing T_12_11.sp4_h_r_2 <X> T_12_11.lc_trk_g1_2
 (24 5)  (624 181)  (624 181)  routing T_12_11.sp4_h_r_2 <X> T_12_11.lc_trk_g1_2
 (25 5)  (625 181)  (625 181)  routing T_12_11.sp4_h_r_2 <X> T_12_11.lc_trk_g1_2
 (26 5)  (626 181)  (626 181)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 181)  (627 181)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 181)  (629 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 181)  (630 181)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 181)  (632 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (635 181)  (635 181)  routing T_12_11.lc_trk_g0_2 <X> T_12_11.input_2_2
 (36 5)  (636 181)  (636 181)  LC_2 Logic Functioning bit
 (38 5)  (638 181)  (638 181)  LC_2 Logic Functioning bit
 (41 5)  (641 181)  (641 181)  LC_2 Logic Functioning bit
 (46 5)  (646 181)  (646 181)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (614 182)  (614 182)  routing T_12_11.wire_logic_cluster/lc_4/out <X> T_12_11.lc_trk_g1_4
 (21 6)  (621 182)  (621 182)  routing T_12_11.sp4_v_b_15 <X> T_12_11.lc_trk_g1_7
 (22 6)  (622 182)  (622 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (623 182)  (623 182)  routing T_12_11.sp4_v_b_15 <X> T_12_11.lc_trk_g1_7
 (27 6)  (627 182)  (627 182)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 182)  (629 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 182)  (632 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (42 6)  (642 182)  (642 182)  LC_3 Logic Functioning bit
 (43 6)  (643 182)  (643 182)  LC_3 Logic Functioning bit
 (45 6)  (645 182)  (645 182)  LC_3 Logic Functioning bit
 (8 7)  (608 183)  (608 183)  routing T_12_11.sp4_h_r_10 <X> T_12_11.sp4_v_t_41
 (9 7)  (609 183)  (609 183)  routing T_12_11.sp4_h_r_10 <X> T_12_11.sp4_v_t_41
 (10 7)  (610 183)  (610 183)  routing T_12_11.sp4_h_r_10 <X> T_12_11.sp4_v_t_41
 (17 7)  (617 183)  (617 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (621 183)  (621 183)  routing T_12_11.sp4_v_b_15 <X> T_12_11.lc_trk_g1_7
 (22 7)  (622 183)  (622 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (623 183)  (623 183)  routing T_12_11.sp4_h_r_6 <X> T_12_11.lc_trk_g1_6
 (24 7)  (624 183)  (624 183)  routing T_12_11.sp4_h_r_6 <X> T_12_11.lc_trk_g1_6
 (25 7)  (625 183)  (625 183)  routing T_12_11.sp4_h_r_6 <X> T_12_11.lc_trk_g1_6
 (27 7)  (627 183)  (627 183)  routing T_12_11.lc_trk_g1_0 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 183)  (629 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 183)  (630 183)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 183)  (631 183)  routing T_12_11.lc_trk_g0_2 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 183)  (632 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (633 183)  (633 183)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.input_2_3
 (35 7)  (635 183)  (635 183)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.input_2_3
 (37 7)  (637 183)  (637 183)  LC_3 Logic Functioning bit
 (39 7)  (639 183)  (639 183)  LC_3 Logic Functioning bit
 (42 7)  (642 183)  (642 183)  LC_3 Logic Functioning bit
 (43 7)  (643 183)  (643 183)  LC_3 Logic Functioning bit
 (48 7)  (648 183)  (648 183)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (608 184)  (608 184)  routing T_12_11.sp4_v_b_7 <X> T_12_11.sp4_h_r_7
 (9 8)  (609 184)  (609 184)  routing T_12_11.sp4_v_b_7 <X> T_12_11.sp4_h_r_7
 (14 8)  (614 184)  (614 184)  routing T_12_11.sp4_h_r_40 <X> T_12_11.lc_trk_g2_0
 (21 8)  (621 184)  (621 184)  routing T_12_11.wire_logic_cluster/lc_3/out <X> T_12_11.lc_trk_g2_3
 (22 8)  (622 184)  (622 184)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (625 184)  (625 184)  routing T_12_11.sp4_h_r_34 <X> T_12_11.lc_trk_g2_2
 (27 8)  (627 184)  (627 184)  routing T_12_11.lc_trk_g1_4 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 184)  (629 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 184)  (630 184)  routing T_12_11.lc_trk_g1_4 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 184)  (631 184)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 184)  (633 184)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 184)  (634 184)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 184)  (637 184)  LC_4 Logic Functioning bit
 (38 8)  (638 184)  (638 184)  LC_4 Logic Functioning bit
 (41 8)  (641 184)  (641 184)  LC_4 Logic Functioning bit
 (45 8)  (645 184)  (645 184)  LC_4 Logic Functioning bit
 (14 9)  (614 185)  (614 185)  routing T_12_11.sp4_h_r_40 <X> T_12_11.lc_trk_g2_0
 (15 9)  (615 185)  (615 185)  routing T_12_11.sp4_h_r_40 <X> T_12_11.lc_trk_g2_0
 (16 9)  (616 185)  (616 185)  routing T_12_11.sp4_h_r_40 <X> T_12_11.lc_trk_g2_0
 (17 9)  (617 185)  (617 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (622 185)  (622 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 185)  (623 185)  routing T_12_11.sp4_h_r_34 <X> T_12_11.lc_trk_g2_2
 (24 9)  (624 185)  (624 185)  routing T_12_11.sp4_h_r_34 <X> T_12_11.lc_trk_g2_2
 (26 9)  (626 185)  (626 185)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 185)  (627 185)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 185)  (629 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 185)  (631 185)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 185)  (632 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (635 185)  (635 185)  routing T_12_11.lc_trk_g0_2 <X> T_12_11.input_2_4
 (36 9)  (636 185)  (636 185)  LC_4 Logic Functioning bit
 (38 9)  (638 185)  (638 185)  LC_4 Logic Functioning bit
 (41 9)  (641 185)  (641 185)  LC_4 Logic Functioning bit
 (17 10)  (617 186)  (617 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (621 186)  (621 186)  routing T_12_11.wire_logic_cluster/lc_7/out <X> T_12_11.lc_trk_g2_7
 (22 10)  (622 186)  (622 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (626 186)  (626 186)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 186)  (627 186)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 186)  (629 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 186)  (630 186)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 186)  (632 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 186)  (633 186)  routing T_12_11.lc_trk_g2_0 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 186)  (635 186)  routing T_12_11.lc_trk_g0_5 <X> T_12_11.input_2_5
 (36 10)  (636 186)  (636 186)  LC_5 Logic Functioning bit
 (38 10)  (638 186)  (638 186)  LC_5 Logic Functioning bit
 (39 10)  (639 186)  (639 186)  LC_5 Logic Functioning bit
 (40 10)  (640 186)  (640 186)  LC_5 Logic Functioning bit
 (41 10)  (641 186)  (641 186)  LC_5 Logic Functioning bit
 (42 10)  (642 186)  (642 186)  LC_5 Logic Functioning bit
 (43 10)  (643 186)  (643 186)  LC_5 Logic Functioning bit
 (22 11)  (622 187)  (622 187)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (624 187)  (624 187)  routing T_12_11.tnr_op_6 <X> T_12_11.lc_trk_g2_6
 (28 11)  (628 187)  (628 187)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 187)  (629 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 187)  (630 187)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 187)  (632 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (636 187)  (636 187)  LC_5 Logic Functioning bit
 (38 11)  (638 187)  (638 187)  LC_5 Logic Functioning bit
 (51 11)  (651 187)  (651 187)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (615 188)  (615 188)  routing T_12_11.sp4_h_r_41 <X> T_12_11.lc_trk_g3_1
 (16 12)  (616 188)  (616 188)  routing T_12_11.sp4_h_r_41 <X> T_12_11.lc_trk_g3_1
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 188)  (618 188)  routing T_12_11.sp4_h_r_41 <X> T_12_11.lc_trk_g3_1
 (25 12)  (625 188)  (625 188)  routing T_12_11.wire_logic_cluster/lc_2/out <X> T_12_11.lc_trk_g3_2
 (27 12)  (627 188)  (627 188)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 188)  (628 188)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 188)  (629 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 188)  (630 188)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 188)  (632 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 188)  (634 188)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 188)  (637 188)  LC_6 Logic Functioning bit
 (38 12)  (638 188)  (638 188)  LC_6 Logic Functioning bit
 (41 12)  (641 188)  (641 188)  LC_6 Logic Functioning bit
 (45 12)  (645 188)  (645 188)  LC_6 Logic Functioning bit
 (18 13)  (618 189)  (618 189)  routing T_12_11.sp4_h_r_41 <X> T_12_11.lc_trk_g3_1
 (22 13)  (622 189)  (622 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (626 189)  (626 189)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 189)  (627 189)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 189)  (629 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 189)  (630 189)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 189)  (631 189)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 189)  (632 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (635 189)  (635 189)  routing T_12_11.lc_trk_g0_2 <X> T_12_11.input_2_6
 (36 13)  (636 189)  (636 189)  LC_6 Logic Functioning bit
 (38 13)  (638 189)  (638 189)  LC_6 Logic Functioning bit
 (41 13)  (641 189)  (641 189)  LC_6 Logic Functioning bit
 (25 14)  (625 190)  (625 190)  routing T_12_11.wire_logic_cluster/lc_6/out <X> T_12_11.lc_trk_g3_6
 (26 14)  (626 190)  (626 190)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 190)  (627 190)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 190)  (629 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 190)  (632 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (635 190)  (635 190)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.input_2_7
 (37 14)  (637 190)  (637 190)  LC_7 Logic Functioning bit
 (41 14)  (641 190)  (641 190)  LC_7 Logic Functioning bit
 (43 14)  (643 190)  (643 190)  LC_7 Logic Functioning bit
 (45 14)  (645 190)  (645 190)  LC_7 Logic Functioning bit
 (14 15)  (614 191)  (614 191)  routing T_12_11.sp4_r_v_b_44 <X> T_12_11.lc_trk_g3_4
 (17 15)  (617 191)  (617 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (622 191)  (622 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (626 191)  (626 191)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 191)  (628 191)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 191)  (629 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 191)  (630 191)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 191)  (631 191)  routing T_12_11.lc_trk_g0_2 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 191)  (632 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (633 191)  (633 191)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.input_2_7
 (34 15)  (634 191)  (634 191)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.input_2_7
 (37 15)  (637 191)  (637 191)  LC_7 Logic Functioning bit
 (40 15)  (640 191)  (640 191)  LC_7 Logic Functioning bit
 (42 15)  (642 191)  (642 191)  LC_7 Logic Functioning bit
 (48 15)  (648 191)  (648 191)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_11

 (14 0)  (668 176)  (668 176)  routing T_13_11.sp4_h_r_8 <X> T_13_11.lc_trk_g0_0
 (15 0)  (669 176)  (669 176)  routing T_13_11.sp4_h_l_4 <X> T_13_11.lc_trk_g0_1
 (16 0)  (670 176)  (670 176)  routing T_13_11.sp4_h_l_4 <X> T_13_11.lc_trk_g0_1
 (17 0)  (671 176)  (671 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (672 176)  (672 176)  routing T_13_11.sp4_h_l_4 <X> T_13_11.lc_trk_g0_1
 (25 0)  (679 176)  (679 176)  routing T_13_11.wire_logic_cluster/lc_2/out <X> T_13_11.lc_trk_g0_2
 (27 0)  (681 176)  (681 176)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 176)  (682 176)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (36 0)  (690 176)  (690 176)  LC_0 Logic Functioning bit
 (39 0)  (693 176)  (693 176)  LC_0 Logic Functioning bit
 (41 0)  (695 176)  (695 176)  LC_0 Logic Functioning bit
 (42 0)  (696 176)  (696 176)  LC_0 Logic Functioning bit
 (44 0)  (698 176)  (698 176)  LC_0 Logic Functioning bit
 (45 0)  (699 176)  (699 176)  LC_0 Logic Functioning bit
 (15 1)  (669 177)  (669 177)  routing T_13_11.sp4_h_r_8 <X> T_13_11.lc_trk_g0_0
 (16 1)  (670 177)  (670 177)  routing T_13_11.sp4_h_r_8 <X> T_13_11.lc_trk_g0_0
 (17 1)  (671 177)  (671 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (672 177)  (672 177)  routing T_13_11.sp4_h_l_4 <X> T_13_11.lc_trk_g0_1
 (22 1)  (676 177)  (676 177)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (686 177)  (686 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 177)  (687 177)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.input_2_0
 (34 1)  (688 177)  (688 177)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.input_2_0
 (35 1)  (689 177)  (689 177)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.input_2_0
 (36 1)  (690 177)  (690 177)  LC_0 Logic Functioning bit
 (39 1)  (693 177)  (693 177)  LC_0 Logic Functioning bit
 (41 1)  (695 177)  (695 177)  LC_0 Logic Functioning bit
 (42 1)  (696 177)  (696 177)  LC_0 Logic Functioning bit
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (668 178)  (668 178)  routing T_13_11.lft_op_4 <X> T_13_11.lc_trk_g0_4
 (15 2)  (669 178)  (669 178)  routing T_13_11.sp4_h_r_5 <X> T_13_11.lc_trk_g0_5
 (16 2)  (670 178)  (670 178)  routing T_13_11.sp4_h_r_5 <X> T_13_11.lc_trk_g0_5
 (17 2)  (671 178)  (671 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (27 2)  (681 178)  (681 178)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 178)  (682 178)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 178)  (683 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 178)  (686 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 178)  (690 178)  LC_1 Logic Functioning bit
 (39 2)  (693 178)  (693 178)  LC_1 Logic Functioning bit
 (41 2)  (695 178)  (695 178)  LC_1 Logic Functioning bit
 (42 2)  (696 178)  (696 178)  LC_1 Logic Functioning bit
 (44 2)  (698 178)  (698 178)  LC_1 Logic Functioning bit
 (45 2)  (699 178)  (699 178)  LC_1 Logic Functioning bit
 (2 3)  (656 179)  (656 179)  routing T_13_11.lc_trk_g0_0 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (15 3)  (669 179)  (669 179)  routing T_13_11.lft_op_4 <X> T_13_11.lc_trk_g0_4
 (17 3)  (671 179)  (671 179)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (672 179)  (672 179)  routing T_13_11.sp4_h_r_5 <X> T_13_11.lc_trk_g0_5
 (32 3)  (686 179)  (686 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (687 179)  (687 179)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.input_2_1
 (34 3)  (688 179)  (688 179)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.input_2_1
 (35 3)  (689 179)  (689 179)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.input_2_1
 (36 3)  (690 179)  (690 179)  LC_1 Logic Functioning bit
 (39 3)  (693 179)  (693 179)  LC_1 Logic Functioning bit
 (41 3)  (695 179)  (695 179)  LC_1 Logic Functioning bit
 (42 3)  (696 179)  (696 179)  LC_1 Logic Functioning bit
 (0 4)  (654 180)  (654 180)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (1 4)  (655 180)  (655 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (6 4)  (660 180)  (660 180)  routing T_13_11.sp4_h_r_10 <X> T_13_11.sp4_v_b_3
 (21 4)  (675 180)  (675 180)  routing T_13_11.wire_logic_cluster/lc_3/out <X> T_13_11.lc_trk_g1_3
 (22 4)  (676 180)  (676 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (682 180)  (682 180)  routing T_13_11.lc_trk_g2_1 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 180)  (690 180)  LC_2 Logic Functioning bit
 (39 4)  (693 180)  (693 180)  LC_2 Logic Functioning bit
 (41 4)  (695 180)  (695 180)  LC_2 Logic Functioning bit
 (42 4)  (696 180)  (696 180)  LC_2 Logic Functioning bit
 (44 4)  (698 180)  (698 180)  LC_2 Logic Functioning bit
 (45 4)  (699 180)  (699 180)  LC_2 Logic Functioning bit
 (1 5)  (655 181)  (655 181)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_7/cen
 (32 5)  (686 181)  (686 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 181)  (689 181)  routing T_13_11.lc_trk_g0_2 <X> T_13_11.input_2_2
 (36 5)  (690 181)  (690 181)  LC_2 Logic Functioning bit
 (39 5)  (693 181)  (693 181)  LC_2 Logic Functioning bit
 (41 5)  (695 181)  (695 181)  LC_2 Logic Functioning bit
 (42 5)  (696 181)  (696 181)  LC_2 Logic Functioning bit
 (8 6)  (662 182)  (662 182)  routing T_13_11.sp4_h_r_4 <X> T_13_11.sp4_h_l_41
 (17 6)  (671 182)  (671 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 182)  (672 182)  routing T_13_11.wire_logic_cluster/lc_5/out <X> T_13_11.lc_trk_g1_5
 (25 6)  (679 182)  (679 182)  routing T_13_11.lft_op_6 <X> T_13_11.lc_trk_g1_6
 (27 6)  (681 182)  (681 182)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 182)  (683 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 182)  (686 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (689 182)  (689 182)  routing T_13_11.lc_trk_g0_5 <X> T_13_11.input_2_3
 (36 6)  (690 182)  (690 182)  LC_3 Logic Functioning bit
 (39 6)  (693 182)  (693 182)  LC_3 Logic Functioning bit
 (41 6)  (695 182)  (695 182)  LC_3 Logic Functioning bit
 (42 6)  (696 182)  (696 182)  LC_3 Logic Functioning bit
 (44 6)  (698 182)  (698 182)  LC_3 Logic Functioning bit
 (45 6)  (699 182)  (699 182)  LC_3 Logic Functioning bit
 (22 7)  (676 183)  (676 183)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 183)  (678 183)  routing T_13_11.lft_op_6 <X> T_13_11.lc_trk_g1_6
 (30 7)  (684 183)  (684 183)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 183)  (686 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (690 183)  (690 183)  LC_3 Logic Functioning bit
 (39 7)  (693 183)  (693 183)  LC_3 Logic Functioning bit
 (41 7)  (695 183)  (695 183)  LC_3 Logic Functioning bit
 (42 7)  (696 183)  (696 183)  LC_3 Logic Functioning bit
 (17 8)  (671 184)  (671 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (27 8)  (681 184)  (681 184)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 184)  (682 184)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 184)  (683 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 184)  (684 184)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 184)  (686 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (689 184)  (689 184)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.input_2_4
 (36 8)  (690 184)  (690 184)  LC_4 Logic Functioning bit
 (39 8)  (693 184)  (693 184)  LC_4 Logic Functioning bit
 (41 8)  (695 184)  (695 184)  LC_4 Logic Functioning bit
 (42 8)  (696 184)  (696 184)  LC_4 Logic Functioning bit
 (44 8)  (698 184)  (698 184)  LC_4 Logic Functioning bit
 (45 8)  (699 184)  (699 184)  LC_4 Logic Functioning bit
 (18 9)  (672 185)  (672 185)  routing T_13_11.sp4_r_v_b_33 <X> T_13_11.lc_trk_g2_1
 (22 9)  (676 185)  (676 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (677 185)  (677 185)  routing T_13_11.sp4_h_l_15 <X> T_13_11.lc_trk_g2_2
 (24 9)  (678 185)  (678 185)  routing T_13_11.sp4_h_l_15 <X> T_13_11.lc_trk_g2_2
 (25 9)  (679 185)  (679 185)  routing T_13_11.sp4_h_l_15 <X> T_13_11.lc_trk_g2_2
 (32 9)  (686 185)  (686 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (687 185)  (687 185)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.input_2_4
 (34 9)  (688 185)  (688 185)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.input_2_4
 (36 9)  (690 185)  (690 185)  LC_4 Logic Functioning bit
 (39 9)  (693 185)  (693 185)  LC_4 Logic Functioning bit
 (41 9)  (695 185)  (695 185)  LC_4 Logic Functioning bit
 (42 9)  (696 185)  (696 185)  LC_4 Logic Functioning bit
 (13 10)  (667 186)  (667 186)  routing T_13_11.sp4_h_r_8 <X> T_13_11.sp4_v_t_45
 (14 10)  (668 186)  (668 186)  routing T_13_11.sp4_h_r_44 <X> T_13_11.lc_trk_g2_4
 (27 10)  (681 186)  (681 186)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 186)  (683 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 186)  (684 186)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 186)  (686 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (689 186)  (689 186)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.input_2_5
 (36 10)  (690 186)  (690 186)  LC_5 Logic Functioning bit
 (39 10)  (693 186)  (693 186)  LC_5 Logic Functioning bit
 (41 10)  (695 186)  (695 186)  LC_5 Logic Functioning bit
 (42 10)  (696 186)  (696 186)  LC_5 Logic Functioning bit
 (44 10)  (698 186)  (698 186)  LC_5 Logic Functioning bit
 (45 10)  (699 186)  (699 186)  LC_5 Logic Functioning bit
 (12 11)  (666 187)  (666 187)  routing T_13_11.sp4_h_r_8 <X> T_13_11.sp4_v_t_45
 (14 11)  (668 187)  (668 187)  routing T_13_11.sp4_h_r_44 <X> T_13_11.lc_trk_g2_4
 (15 11)  (669 187)  (669 187)  routing T_13_11.sp4_h_r_44 <X> T_13_11.lc_trk_g2_4
 (16 11)  (670 187)  (670 187)  routing T_13_11.sp4_h_r_44 <X> T_13_11.lc_trk_g2_4
 (17 11)  (671 187)  (671 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (32 11)  (686 187)  (686 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (688 187)  (688 187)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.input_2_5
 (35 11)  (689 187)  (689 187)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.input_2_5
 (36 11)  (690 187)  (690 187)  LC_5 Logic Functioning bit
 (39 11)  (693 187)  (693 187)  LC_5 Logic Functioning bit
 (41 11)  (695 187)  (695 187)  LC_5 Logic Functioning bit
 (42 11)  (696 187)  (696 187)  LC_5 Logic Functioning bit
 (14 12)  (668 188)  (668 188)  routing T_13_11.wire_logic_cluster/lc_0/out <X> T_13_11.lc_trk_g3_0
 (17 12)  (671 188)  (671 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 188)  (672 188)  routing T_13_11.wire_logic_cluster/lc_1/out <X> T_13_11.lc_trk_g3_1
 (21 12)  (675 188)  (675 188)  routing T_13_11.rgt_op_3 <X> T_13_11.lc_trk_g3_3
 (22 12)  (676 188)  (676 188)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 188)  (678 188)  routing T_13_11.rgt_op_3 <X> T_13_11.lc_trk_g3_3
 (25 12)  (679 188)  (679 188)  routing T_13_11.rgt_op_2 <X> T_13_11.lc_trk_g3_2
 (27 12)  (681 188)  (681 188)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 188)  (682 188)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 188)  (683 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 188)  (684 188)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 188)  (686 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (689 188)  (689 188)  routing T_13_11.lc_trk_g0_4 <X> T_13_11.input_2_6
 (36 12)  (690 188)  (690 188)  LC_6 Logic Functioning bit
 (39 12)  (693 188)  (693 188)  LC_6 Logic Functioning bit
 (41 12)  (695 188)  (695 188)  LC_6 Logic Functioning bit
 (42 12)  (696 188)  (696 188)  LC_6 Logic Functioning bit
 (44 12)  (698 188)  (698 188)  LC_6 Logic Functioning bit
 (45 12)  (699 188)  (699 188)  LC_6 Logic Functioning bit
 (17 13)  (671 189)  (671 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (676 189)  (676 189)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 189)  (678 189)  routing T_13_11.rgt_op_2 <X> T_13_11.lc_trk_g3_2
 (30 13)  (684 189)  (684 189)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 189)  (686 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (690 189)  (690 189)  LC_6 Logic Functioning bit
 (39 13)  (693 189)  (693 189)  LC_6 Logic Functioning bit
 (41 13)  (695 189)  (695 189)  LC_6 Logic Functioning bit
 (42 13)  (696 189)  (696 189)  LC_6 Logic Functioning bit
 (0 14)  (654 190)  (654 190)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 190)  (655 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 190)  (668 190)  routing T_13_11.wire_logic_cluster/lc_4/out <X> T_13_11.lc_trk_g3_4
 (15 14)  (669 190)  (669 190)  routing T_13_11.rgt_op_5 <X> T_13_11.lc_trk_g3_5
 (17 14)  (671 190)  (671 190)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 190)  (672 190)  routing T_13_11.rgt_op_5 <X> T_13_11.lc_trk_g3_5
 (21 14)  (675 190)  (675 190)  routing T_13_11.wire_logic_cluster/lc_7/out <X> T_13_11.lc_trk_g3_7
 (22 14)  (676 190)  (676 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (679 190)  (679 190)  routing T_13_11.wire_logic_cluster/lc_6/out <X> T_13_11.lc_trk_g3_6
 (27 14)  (681 190)  (681 190)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 190)  (682 190)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 190)  (683 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 190)  (684 190)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 190)  (686 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 190)  (690 190)  LC_7 Logic Functioning bit
 (39 14)  (693 190)  (693 190)  LC_7 Logic Functioning bit
 (41 14)  (695 190)  (695 190)  LC_7 Logic Functioning bit
 (42 14)  (696 190)  (696 190)  LC_7 Logic Functioning bit
 (44 14)  (698 190)  (698 190)  LC_7 Logic Functioning bit
 (45 14)  (699 190)  (699 190)  LC_7 Logic Functioning bit
 (1 15)  (655 191)  (655 191)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_7/s_r
 (8 15)  (662 191)  (662 191)  routing T_13_11.sp4_h_r_10 <X> T_13_11.sp4_v_t_47
 (9 15)  (663 191)  (663 191)  routing T_13_11.sp4_h_r_10 <X> T_13_11.sp4_v_t_47
 (17 15)  (671 191)  (671 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (676 191)  (676 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (30 15)  (684 191)  (684 191)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 191)  (686 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (690 191)  (690 191)  LC_7 Logic Functioning bit
 (39 15)  (693 191)  (693 191)  LC_7 Logic Functioning bit
 (41 15)  (695 191)  (695 191)  LC_7 Logic Functioning bit
 (42 15)  (696 191)  (696 191)  LC_7 Logic Functioning bit


LogicTile_14_11

 (17 0)  (725 176)  (725 176)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 176)  (726 176)  routing T_14_11.wire_logic_cluster/lc_1/out <X> T_14_11.lc_trk_g0_1
 (21 0)  (729 176)  (729 176)  routing T_14_11.wire_logic_cluster/lc_3/out <X> T_14_11.lc_trk_g0_3
 (22 0)  (730 176)  (730 176)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (737 176)  (737 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 176)  (740 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 176)  (741 176)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 176)  (742 176)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 176)  (745 176)  LC_0 Logic Functioning bit
 (39 0)  (747 176)  (747 176)  LC_0 Logic Functioning bit
 (45 0)  (753 176)  (753 176)  LC_0 Logic Functioning bit
 (46 0)  (754 176)  (754 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (730 177)  (730 177)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 177)  (732 177)  routing T_14_11.top_op_2 <X> T_14_11.lc_trk_g0_2
 (25 1)  (733 177)  (733 177)  routing T_14_11.top_op_2 <X> T_14_11.lc_trk_g0_2
 (27 1)  (735 177)  (735 177)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 177)  (736 177)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 177)  (737 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 177)  (740 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (743 177)  (743 177)  routing T_14_11.lc_trk_g0_2 <X> T_14_11.input_2_0
 (36 1)  (744 177)  (744 177)  LC_0 Logic Functioning bit
 (37 1)  (745 177)  (745 177)  LC_0 Logic Functioning bit
 (39 1)  (747 177)  (747 177)  LC_0 Logic Functioning bit
 (43 1)  (751 177)  (751 177)  LC_0 Logic Functioning bit
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (26 2)  (734 178)  (734 178)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 178)  (735 178)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 178)  (736 178)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 178)  (737 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 178)  (739 178)  routing T_14_11.lc_trk_g0_4 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 178)  (744 178)  LC_1 Logic Functioning bit
 (37 2)  (745 178)  (745 178)  LC_1 Logic Functioning bit
 (38 2)  (746 178)  (746 178)  LC_1 Logic Functioning bit
 (0 3)  (708 179)  (708 179)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 3)  (710 179)  (710 179)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (14 3)  (722 179)  (722 179)  routing T_14_11.sp4_h_r_4 <X> T_14_11.lc_trk_g0_4
 (15 3)  (723 179)  (723 179)  routing T_14_11.sp4_h_r_4 <X> T_14_11.lc_trk_g0_4
 (16 3)  (724 179)  (724 179)  routing T_14_11.sp4_h_r_4 <X> T_14_11.lc_trk_g0_4
 (17 3)  (725 179)  (725 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (735 179)  (735 179)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 179)  (737 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 179)  (740 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 179)  (741 179)  routing T_14_11.lc_trk_g2_1 <X> T_14_11.input_2_1
 (36 3)  (744 179)  (744 179)  LC_1 Logic Functioning bit
 (38 3)  (746 179)  (746 179)  LC_1 Logic Functioning bit
 (47 3)  (755 179)  (755 179)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (759 179)  (759 179)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 4)  (711 180)  (711 180)  routing T_14_11.sp12_v_t_23 <X> T_14_11.sp12_h_r_0
 (15 4)  (723 180)  (723 180)  routing T_14_11.sp4_h_l_4 <X> T_14_11.lc_trk_g1_1
 (16 4)  (724 180)  (724 180)  routing T_14_11.sp4_h_l_4 <X> T_14_11.lc_trk_g1_1
 (17 4)  (725 180)  (725 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 180)  (726 180)  routing T_14_11.sp4_h_l_4 <X> T_14_11.lc_trk_g1_1
 (21 4)  (729 180)  (729 180)  routing T_14_11.wire_logic_cluster/lc_3/out <X> T_14_11.lc_trk_g1_3
 (22 4)  (730 180)  (730 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 180)  (741 180)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 180)  (742 180)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (38 4)  (746 180)  (746 180)  LC_2 Logic Functioning bit
 (39 4)  (747 180)  (747 180)  LC_2 Logic Functioning bit
 (45 4)  (753 180)  (753 180)  LC_2 Logic Functioning bit
 (50 4)  (758 180)  (758 180)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (718 181)  (718 181)  routing T_14_11.sp4_h_r_11 <X> T_14_11.sp4_v_b_4
 (18 5)  (726 181)  (726 181)  routing T_14_11.sp4_h_l_4 <X> T_14_11.lc_trk_g1_1
 (27 5)  (735 181)  (735 181)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 181)  (736 181)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 181)  (737 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 181)  (738 181)  routing T_14_11.lc_trk_g0_3 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 181)  (739 181)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 181)  (744 181)  LC_2 Logic Functioning bit
 (38 5)  (746 181)  (746 181)  LC_2 Logic Functioning bit
 (39 5)  (747 181)  (747 181)  LC_2 Logic Functioning bit
 (43 5)  (751 181)  (751 181)  LC_2 Logic Functioning bit
 (27 6)  (735 182)  (735 182)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 182)  (737 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 182)  (741 182)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 182)  (742 182)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 182)  (743 182)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.input_2_3
 (43 6)  (751 182)  (751 182)  LC_3 Logic Functioning bit
 (45 6)  (753 182)  (753 182)  LC_3 Logic Functioning bit
 (9 7)  (717 183)  (717 183)  routing T_14_11.sp4_v_b_4 <X> T_14_11.sp4_v_t_41
 (15 7)  (723 183)  (723 183)  routing T_14_11.bot_op_4 <X> T_14_11.lc_trk_g1_4
 (17 7)  (725 183)  (725 183)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (29 7)  (737 183)  (737 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 183)  (738 183)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 183)  (740 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (741 183)  (741 183)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.input_2_3
 (34 7)  (742 183)  (742 183)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.input_2_3
 (35 7)  (743 183)  (743 183)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.input_2_3
 (36 7)  (744 183)  (744 183)  LC_3 Logic Functioning bit
 (38 7)  (746 183)  (746 183)  LC_3 Logic Functioning bit
 (41 7)  (749 183)  (749 183)  LC_3 Logic Functioning bit
 (42 7)  (750 183)  (750 183)  LC_3 Logic Functioning bit
 (43 7)  (751 183)  (751 183)  LC_3 Logic Functioning bit
 (15 8)  (723 184)  (723 184)  routing T_14_11.tnr_op_1 <X> T_14_11.lc_trk_g2_1
 (17 8)  (725 184)  (725 184)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (28 8)  (736 184)  (736 184)  routing T_14_11.lc_trk_g2_1 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 184)  (737 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 184)  (739 184)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 184)  (740 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 184)  (742 184)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 184)  (743 184)  routing T_14_11.lc_trk_g0_4 <X> T_14_11.input_2_4
 (36 8)  (744 184)  (744 184)  LC_4 Logic Functioning bit
 (43 8)  (751 184)  (751 184)  LC_4 Logic Functioning bit
 (51 8)  (759 184)  (759 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (735 185)  (735 185)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 185)  (736 185)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 185)  (737 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 185)  (740 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (744 185)  (744 185)  LC_4 Logic Functioning bit
 (37 9)  (745 185)  (745 185)  LC_4 Logic Functioning bit
 (39 9)  (747 185)  (747 185)  LC_4 Logic Functioning bit
 (42 9)  (750 185)  (750 185)  LC_4 Logic Functioning bit
 (52 9)  (760 185)  (760 185)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (761 185)  (761 185)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (729 186)  (729 186)  routing T_14_11.wire_logic_cluster/lc_7/out <X> T_14_11.lc_trk_g2_7
 (22 10)  (730 186)  (730 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (735 186)  (735 186)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 186)  (736 186)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 186)  (737 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 186)  (738 186)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 186)  (740 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 186)  (741 186)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 186)  (742 186)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (38 10)  (746 186)  (746 186)  LC_5 Logic Functioning bit
 (41 10)  (749 186)  (749 186)  LC_5 Logic Functioning bit
 (43 10)  (751 186)  (751 186)  LC_5 Logic Functioning bit
 (45 10)  (753 186)  (753 186)  LC_5 Logic Functioning bit
 (46 10)  (754 186)  (754 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (722 187)  (722 187)  routing T_14_11.sp4_h_l_17 <X> T_14_11.lc_trk_g2_4
 (15 11)  (723 187)  (723 187)  routing T_14_11.sp4_h_l_17 <X> T_14_11.lc_trk_g2_4
 (16 11)  (724 187)  (724 187)  routing T_14_11.sp4_h_l_17 <X> T_14_11.lc_trk_g2_4
 (17 11)  (725 187)  (725 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (735 187)  (735 187)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 187)  (736 187)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 187)  (737 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 187)  (740 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (38 11)  (746 187)  (746 187)  LC_5 Logic Functioning bit
 (41 11)  (749 187)  (749 187)  LC_5 Logic Functioning bit
 (42 11)  (750 187)  (750 187)  LC_5 Logic Functioning bit
 (14 12)  (722 188)  (722 188)  routing T_14_11.wire_logic_cluster/lc_0/out <X> T_14_11.lc_trk_g3_0
 (15 12)  (723 188)  (723 188)  routing T_14_11.rgt_op_1 <X> T_14_11.lc_trk_g3_1
 (17 12)  (725 188)  (725 188)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 188)  (726 188)  routing T_14_11.rgt_op_1 <X> T_14_11.lc_trk_g3_1
 (25 12)  (733 188)  (733 188)  routing T_14_11.wire_logic_cluster/lc_2/out <X> T_14_11.lc_trk_g3_2
 (28 12)  (736 188)  (736 188)  routing T_14_11.lc_trk_g2_1 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 188)  (739 188)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 188)  (742 188)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 188)  (743 188)  routing T_14_11.lc_trk_g0_4 <X> T_14_11.input_2_6
 (36 12)  (744 188)  (744 188)  LC_6 Logic Functioning bit
 (37 12)  (745 188)  (745 188)  LC_6 Logic Functioning bit
 (43 12)  (751 188)  (751 188)  LC_6 Logic Functioning bit
 (17 13)  (725 189)  (725 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (730 189)  (730 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (735 189)  (735 189)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 189)  (736 189)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 189)  (737 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 189)  (740 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (745 189)  (745 189)  LC_6 Logic Functioning bit
 (42 13)  (750 189)  (750 189)  LC_6 Logic Functioning bit
 (43 13)  (751 189)  (751 189)  LC_6 Logic Functioning bit
 (53 13)  (761 189)  (761 189)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (8 14)  (716 190)  (716 190)  routing T_14_11.sp4_v_t_47 <X> T_14_11.sp4_h_l_47
 (9 14)  (717 190)  (717 190)  routing T_14_11.sp4_v_t_47 <X> T_14_11.sp4_h_l_47
 (17 14)  (725 190)  (725 190)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 190)  (726 190)  routing T_14_11.wire_logic_cluster/lc_5/out <X> T_14_11.lc_trk_g3_5
 (26 14)  (734 190)  (734 190)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 190)  (736 190)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 190)  (737 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 190)  (738 190)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 190)  (740 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 190)  (741 190)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 190)  (742 190)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (38 14)  (746 190)  (746 190)  LC_7 Logic Functioning bit
 (41 14)  (749 190)  (749 190)  LC_7 Logic Functioning bit
 (43 14)  (751 190)  (751 190)  LC_7 Logic Functioning bit
 (45 14)  (753 190)  (753 190)  LC_7 Logic Functioning bit
 (46 14)  (754 190)  (754 190)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (4 15)  (712 191)  (712 191)  routing T_14_11.sp4_v_b_4 <X> T_14_11.sp4_h_l_44
 (8 15)  (716 191)  (716 191)  routing T_14_11.sp4_h_r_4 <X> T_14_11.sp4_v_t_47
 (9 15)  (717 191)  (717 191)  routing T_14_11.sp4_h_r_4 <X> T_14_11.sp4_v_t_47
 (10 15)  (718 191)  (718 191)  routing T_14_11.sp4_h_r_4 <X> T_14_11.sp4_v_t_47
 (22 15)  (730 191)  (730 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (734 191)  (734 191)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 191)  (736 191)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 191)  (737 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 191)  (740 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (39 15)  (747 191)  (747 191)  LC_7 Logic Functioning bit
 (40 15)  (748 191)  (748 191)  LC_7 Logic Functioning bit
 (43 15)  (751 191)  (751 191)  LC_7 Logic Functioning bit


LogicTile_15_11

 (15 0)  (777 176)  (777 176)  routing T_15_11.top_op_1 <X> T_15_11.lc_trk_g0_1
 (17 0)  (779 176)  (779 176)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (791 176)  (791 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 176)  (793 176)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 176)  (794 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 176)  (795 176)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 176)  (796 176)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 176)  (797 176)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.input_2_0
 (36 0)  (798 176)  (798 176)  LC_0 Logic Functioning bit
 (38 0)  (800 176)  (800 176)  LC_0 Logic Functioning bit
 (41 0)  (803 176)  (803 176)  LC_0 Logic Functioning bit
 (47 0)  (809 176)  (809 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (815 176)  (815 176)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (779 177)  (779 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (780 177)  (780 177)  routing T_15_11.top_op_1 <X> T_15_11.lc_trk_g0_1
 (22 1)  (784 177)  (784 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (789 177)  (789 177)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 177)  (790 177)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 177)  (791 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 177)  (793 177)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 177)  (794 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (795 177)  (795 177)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.input_2_0
 (37 1)  (799 177)  (799 177)  LC_0 Logic Functioning bit
 (39 1)  (801 177)  (801 177)  LC_0 Logic Functioning bit
 (48 1)  (810 177)  (810 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (4 2)  (766 178)  (766 178)  routing T_15_11.sp4_h_r_6 <X> T_15_11.sp4_v_t_37
 (6 2)  (768 178)  (768 178)  routing T_15_11.sp4_h_r_6 <X> T_15_11.sp4_v_t_37
 (14 2)  (776 178)  (776 178)  routing T_15_11.lft_op_4 <X> T_15_11.lc_trk_g0_4
 (26 2)  (788 178)  (788 178)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 178)  (789 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 178)  (790 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 178)  (791 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 178)  (794 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 178)  (796 178)  routing T_15_11.lc_trk_g1_1 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 178)  (797 178)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.input_2_1
 (41 2)  (803 178)  (803 178)  LC_1 Logic Functioning bit
 (45 2)  (807 178)  (807 178)  LC_1 Logic Functioning bit
 (2 3)  (764 179)  (764 179)  routing T_15_11.lc_trk_g0_0 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (5 3)  (767 179)  (767 179)  routing T_15_11.sp4_h_r_6 <X> T_15_11.sp4_v_t_37
 (12 3)  (774 179)  (774 179)  routing T_15_11.sp4_h_l_39 <X> T_15_11.sp4_v_t_39
 (13 3)  (775 179)  (775 179)  routing T_15_11.sp4_v_b_9 <X> T_15_11.sp4_h_l_39
 (15 3)  (777 179)  (777 179)  routing T_15_11.lft_op_4 <X> T_15_11.lc_trk_g0_4
 (17 3)  (779 179)  (779 179)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (789 179)  (789 179)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 179)  (790 179)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 179)  (791 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 179)  (794 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (795 179)  (795 179)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.input_2_1
 (34 3)  (796 179)  (796 179)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.input_2_1
 (35 3)  (797 179)  (797 179)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.input_2_1
 (37 3)  (799 179)  (799 179)  LC_1 Logic Functioning bit
 (38 3)  (800 179)  (800 179)  LC_1 Logic Functioning bit
 (41 3)  (803 179)  (803 179)  LC_1 Logic Functioning bit
 (47 3)  (809 179)  (809 179)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (810 179)  (810 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (815 179)  (815 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (763 180)  (763 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (766 180)  (766 180)  routing T_15_11.sp4_v_t_42 <X> T_15_11.sp4_v_b_3
 (6 4)  (768 180)  (768 180)  routing T_15_11.sp4_v_t_42 <X> T_15_11.sp4_v_b_3
 (15 4)  (777 180)  (777 180)  routing T_15_11.top_op_1 <X> T_15_11.lc_trk_g1_1
 (17 4)  (779 180)  (779 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (1 5)  (763 181)  (763 181)  routing T_15_11.lc_trk_g0_2 <X> T_15_11.wire_logic_cluster/lc_7/cen
 (18 5)  (780 181)  (780 181)  routing T_15_11.top_op_1 <X> T_15_11.lc_trk_g1_1
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 182)  (792 182)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 182)  (795 182)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 182)  (796 182)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 182)  (798 182)  LC_3 Logic Functioning bit
 (38 6)  (800 182)  (800 182)  LC_3 Logic Functioning bit
 (46 6)  (808 182)  (808 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (815 182)  (815 182)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (36 7)  (798 183)  (798 183)  LC_3 Logic Functioning bit
 (38 7)  (800 183)  (800 183)  LC_3 Logic Functioning bit
 (46 7)  (808 183)  (808 183)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (31 8)  (793 184)  (793 184)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 184)  (795 184)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 184)  (796 184)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 184)  (798 184)  LC_4 Logic Functioning bit
 (37 8)  (799 184)  (799 184)  LC_4 Logic Functioning bit
 (38 8)  (800 184)  (800 184)  LC_4 Logic Functioning bit
 (39 8)  (801 184)  (801 184)  LC_4 Logic Functioning bit
 (41 8)  (803 184)  (803 184)  LC_4 Logic Functioning bit
 (43 8)  (805 184)  (805 184)  LC_4 Logic Functioning bit
 (15 9)  (777 185)  (777 185)  routing T_15_11.tnr_op_0 <X> T_15_11.lc_trk_g2_0
 (17 9)  (779 185)  (779 185)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (27 9)  (789 185)  (789 185)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 185)  (790 185)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 185)  (791 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 185)  (793 185)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 185)  (798 185)  LC_4 Logic Functioning bit
 (37 9)  (799 185)  (799 185)  LC_4 Logic Functioning bit
 (38 9)  (800 185)  (800 185)  LC_4 Logic Functioning bit
 (39 9)  (801 185)  (801 185)  LC_4 Logic Functioning bit
 (40 9)  (802 185)  (802 185)  LC_4 Logic Functioning bit
 (42 9)  (804 185)  (804 185)  LC_4 Logic Functioning bit
 (4 10)  (766 186)  (766 186)  routing T_15_11.sp4_v_b_10 <X> T_15_11.sp4_v_t_43
 (6 10)  (768 186)  (768 186)  routing T_15_11.sp4_v_b_10 <X> T_15_11.sp4_v_t_43
 (14 10)  (776 186)  (776 186)  routing T_15_11.bnl_op_4 <X> T_15_11.lc_trk_g2_4
 (26 10)  (788 186)  (788 186)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 186)  (789 186)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 186)  (790 186)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 186)  (791 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 186)  (792 186)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 186)  (794 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 186)  (795 186)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 186)  (798 186)  LC_5 Logic Functioning bit
 (41 10)  (803 186)  (803 186)  LC_5 Logic Functioning bit
 (43 10)  (805 186)  (805 186)  LC_5 Logic Functioning bit
 (50 10)  (812 186)  (812 186)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (776 187)  (776 187)  routing T_15_11.bnl_op_4 <X> T_15_11.lc_trk_g2_4
 (17 11)  (779 187)  (779 187)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (27 11)  (789 187)  (789 187)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 187)  (790 187)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 187)  (791 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 187)  (792 187)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 187)  (798 187)  LC_5 Logic Functioning bit
 (38 11)  (800 187)  (800 187)  LC_5 Logic Functioning bit
 (41 11)  (803 187)  (803 187)  LC_5 Logic Functioning bit
 (43 11)  (805 187)  (805 187)  LC_5 Logic Functioning bit
 (48 11)  (810 187)  (810 187)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 188)  (780 188)  routing T_15_11.wire_logic_cluster/lc_1/out <X> T_15_11.lc_trk_g3_1
 (14 14)  (776 190)  (776 190)  routing T_15_11.bnl_op_4 <X> T_15_11.lc_trk_g3_4
 (21 14)  (783 190)  (783 190)  routing T_15_11.rgt_op_7 <X> T_15_11.lc_trk_g3_7
 (22 14)  (784 190)  (784 190)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 190)  (786 190)  routing T_15_11.rgt_op_7 <X> T_15_11.lc_trk_g3_7
 (25 14)  (787 190)  (787 190)  routing T_15_11.rgt_op_6 <X> T_15_11.lc_trk_g3_6
 (14 15)  (776 191)  (776 191)  routing T_15_11.bnl_op_4 <X> T_15_11.lc_trk_g3_4
 (17 15)  (779 191)  (779 191)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (784 191)  (784 191)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 191)  (786 191)  routing T_15_11.rgt_op_6 <X> T_15_11.lc_trk_g3_6


LogicTile_16_11

 (22 0)  (838 176)  (838 176)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 176)  (840 176)  routing T_16_11.top_op_3 <X> T_16_11.lc_trk_g0_3
 (27 0)  (843 176)  (843 176)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 176)  (845 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 176)  (846 176)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 176)  (848 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 176)  (849 176)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 176)  (851 176)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.input_2_0
 (36 0)  (852 176)  (852 176)  LC_0 Logic Functioning bit
 (38 0)  (854 176)  (854 176)  LC_0 Logic Functioning bit
 (41 0)  (857 176)  (857 176)  LC_0 Logic Functioning bit
 (43 0)  (859 176)  (859 176)  LC_0 Logic Functioning bit
 (21 1)  (837 177)  (837 177)  routing T_16_11.top_op_3 <X> T_16_11.lc_trk_g0_3
 (27 1)  (843 177)  (843 177)  routing T_16_11.lc_trk_g1_1 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 177)  (845 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 177)  (846 177)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 177)  (847 177)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 177)  (848 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (849 177)  (849 177)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.input_2_0
 (34 1)  (850 177)  (850 177)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.input_2_0
 (35 1)  (851 177)  (851 177)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.input_2_0
 (39 1)  (855 177)  (855 177)  LC_0 Logic Functioning bit
 (40 1)  (856 177)  (856 177)  LC_0 Logic Functioning bit
 (42 1)  (858 177)  (858 177)  LC_0 Logic Functioning bit
 (52 1)  (868 177)  (868 177)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (816 178)  (816 178)  routing T_16_11.lc_trk_g2_0 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (6 2)  (822 178)  (822 178)  routing T_16_11.sp4_h_l_42 <X> T_16_11.sp4_v_t_37
 (2 3)  (818 179)  (818 179)  routing T_16_11.lc_trk_g2_0 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (0 4)  (816 180)  (816 180)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (1 4)  (817 180)  (817 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (831 180)  (831 180)  routing T_16_11.lft_op_1 <X> T_16_11.lc_trk_g1_1
 (17 4)  (833 180)  (833 180)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 180)  (834 180)  routing T_16_11.lft_op_1 <X> T_16_11.lc_trk_g1_1
 (26 4)  (842 180)  (842 180)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 180)  (843 180)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 180)  (845 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 180)  (846 180)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 180)  (847 180)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 180)  (848 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 180)  (849 180)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 180)  (850 180)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 180)  (852 180)  LC_2 Logic Functioning bit
 (37 4)  (853 180)  (853 180)  LC_2 Logic Functioning bit
 (38 4)  (854 180)  (854 180)  LC_2 Logic Functioning bit
 (40 4)  (856 180)  (856 180)  LC_2 Logic Functioning bit
 (41 4)  (857 180)  (857 180)  LC_2 Logic Functioning bit
 (42 4)  (858 180)  (858 180)  LC_2 Logic Functioning bit
 (43 4)  (859 180)  (859 180)  LC_2 Logic Functioning bit
 (1 5)  (817 181)  (817 181)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (26 5)  (842 181)  (842 181)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 181)  (843 181)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 181)  (845 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 181)  (846 181)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 181)  (848 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (850 181)  (850 181)  routing T_16_11.lc_trk_g1_1 <X> T_16_11.input_2_2
 (36 5)  (852 181)  (852 181)  LC_2 Logic Functioning bit
 (38 5)  (854 181)  (854 181)  LC_2 Logic Functioning bit
 (40 5)  (856 181)  (856 181)  LC_2 Logic Functioning bit
 (41 5)  (857 181)  (857 181)  LC_2 Logic Functioning bit
 (43 5)  (859 181)  (859 181)  LC_2 Logic Functioning bit
 (22 6)  (838 182)  (838 182)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 182)  (840 182)  routing T_16_11.top_op_7 <X> T_16_11.lc_trk_g1_7
 (25 6)  (841 182)  (841 182)  routing T_16_11.wire_logic_cluster/lc_6/out <X> T_16_11.lc_trk_g1_6
 (21 7)  (837 183)  (837 183)  routing T_16_11.top_op_7 <X> T_16_11.lc_trk_g1_7
 (22 7)  (838 183)  (838 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (22 8)  (838 184)  (838 184)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (840 184)  (840 184)  routing T_16_11.tnl_op_3 <X> T_16_11.lc_trk_g2_3
 (25 8)  (841 184)  (841 184)  routing T_16_11.wire_logic_cluster/lc_2/out <X> T_16_11.lc_trk_g2_2
 (27 8)  (843 184)  (843 184)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 184)  (844 184)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 184)  (845 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 184)  (848 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (851 184)  (851 184)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.input_2_4
 (37 8)  (853 184)  (853 184)  LC_4 Logic Functioning bit
 (41 8)  (857 184)  (857 184)  LC_4 Logic Functioning bit
 (42 8)  (858 184)  (858 184)  LC_4 Logic Functioning bit
 (43 8)  (859 184)  (859 184)  LC_4 Logic Functioning bit
 (17 9)  (833 185)  (833 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (837 185)  (837 185)  routing T_16_11.tnl_op_3 <X> T_16_11.lc_trk_g2_3
 (22 9)  (838 185)  (838 185)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (843 185)  (843 185)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 185)  (844 185)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 185)  (845 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 185)  (847 185)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 185)  (848 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (849 185)  (849 185)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.input_2_4
 (34 9)  (850 185)  (850 185)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.input_2_4
 (35 9)  (851 185)  (851 185)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.input_2_4
 (36 9)  (852 185)  (852 185)  LC_4 Logic Functioning bit
 (39 9)  (855 185)  (855 185)  LC_4 Logic Functioning bit
 (40 9)  (856 185)  (856 185)  LC_4 Logic Functioning bit
 (43 9)  (859 185)  (859 185)  LC_4 Logic Functioning bit
 (14 10)  (830 186)  (830 186)  routing T_16_11.sp4_h_r_36 <X> T_16_11.lc_trk_g2_4
 (26 10)  (842 186)  (842 186)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 186)  (843 186)  routing T_16_11.lc_trk_g1_1 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 186)  (845 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 186)  (847 186)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 186)  (848 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 186)  (850 186)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 186)  (852 186)  LC_5 Logic Functioning bit
 (37 10)  (853 186)  (853 186)  LC_5 Logic Functioning bit
 (38 10)  (854 186)  (854 186)  LC_5 Logic Functioning bit
 (41 10)  (857 186)  (857 186)  LC_5 Logic Functioning bit
 (42 10)  (858 186)  (858 186)  LC_5 Logic Functioning bit
 (43 10)  (859 186)  (859 186)  LC_5 Logic Functioning bit
 (50 10)  (866 186)  (866 186)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (831 187)  (831 187)  routing T_16_11.sp4_h_r_36 <X> T_16_11.lc_trk_g2_4
 (16 11)  (832 187)  (832 187)  routing T_16_11.sp4_h_r_36 <X> T_16_11.lc_trk_g2_4
 (17 11)  (833 187)  (833 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (26 11)  (842 187)  (842 187)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 187)  (843 187)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 187)  (845 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 187)  (847 187)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 187)  (853 187)  LC_5 Logic Functioning bit
 (39 11)  (855 187)  (855 187)  LC_5 Logic Functioning bit
 (40 11)  (856 187)  (856 187)  LC_5 Logic Functioning bit
 (41 11)  (857 187)  (857 187)  LC_5 Logic Functioning bit
 (42 11)  (858 187)  (858 187)  LC_5 Logic Functioning bit
 (43 11)  (859 187)  (859 187)  LC_5 Logic Functioning bit
 (51 11)  (867 187)  (867 187)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (831 188)  (831 188)  routing T_16_11.tnl_op_1 <X> T_16_11.lc_trk_g3_1
 (17 12)  (833 188)  (833 188)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (27 12)  (843 188)  (843 188)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 188)  (845 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 188)  (846 188)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 188)  (848 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 188)  (849 188)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 188)  (850 188)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (41 12)  (857 188)  (857 188)  LC_6 Logic Functioning bit
 (43 12)  (859 188)  (859 188)  LC_6 Logic Functioning bit
 (45 12)  (861 188)  (861 188)  LC_6 Logic Functioning bit
 (46 12)  (862 188)  (862 188)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (867 188)  (867 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (831 189)  (831 189)  routing T_16_11.sp4_v_t_29 <X> T_16_11.lc_trk_g3_0
 (16 13)  (832 189)  (832 189)  routing T_16_11.sp4_v_t_29 <X> T_16_11.lc_trk_g3_0
 (17 13)  (833 189)  (833 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (834 189)  (834 189)  routing T_16_11.tnl_op_1 <X> T_16_11.lc_trk_g3_1
 (22 13)  (838 189)  (838 189)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (840 189)  (840 189)  routing T_16_11.tnl_op_2 <X> T_16_11.lc_trk_g3_2
 (25 13)  (841 189)  (841 189)  routing T_16_11.tnl_op_2 <X> T_16_11.lc_trk_g3_2
 (27 13)  (843 189)  (843 189)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 189)  (844 189)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 189)  (845 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 189)  (846 189)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 189)  (852 189)  LC_6 Logic Functioning bit
 (37 13)  (853 189)  (853 189)  LC_6 Logic Functioning bit
 (38 13)  (854 189)  (854 189)  LC_6 Logic Functioning bit
 (39 13)  (855 189)  (855 189)  LC_6 Logic Functioning bit
 (41 13)  (857 189)  (857 189)  LC_6 Logic Functioning bit
 (43 13)  (859 189)  (859 189)  LC_6 Logic Functioning bit
 (0 14)  (816 190)  (816 190)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 190)  (830 190)  routing T_16_11.sp4_v_b_36 <X> T_16_11.lc_trk_g3_4
 (22 14)  (838 190)  (838 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (843 190)  (843 190)  routing T_16_11.lc_trk_g1_1 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 190)  (845 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 190)  (847 190)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 190)  (848 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 190)  (850 190)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 190)  (851 190)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.input_2_7
 (36 14)  (852 190)  (852 190)  LC_7 Logic Functioning bit
 (37 14)  (853 190)  (853 190)  LC_7 Logic Functioning bit
 (41 14)  (857 190)  (857 190)  LC_7 Logic Functioning bit
 (42 14)  (858 190)  (858 190)  LC_7 Logic Functioning bit
 (43 14)  (859 190)  (859 190)  LC_7 Logic Functioning bit
 (1 15)  (817 191)  (817 191)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (14 15)  (830 191)  (830 191)  routing T_16_11.sp4_v_b_36 <X> T_16_11.lc_trk_g3_4
 (16 15)  (832 191)  (832 191)  routing T_16_11.sp4_v_b_36 <X> T_16_11.lc_trk_g3_4
 (17 15)  (833 191)  (833 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (842 191)  (842 191)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 191)  (843 191)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 191)  (844 191)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 191)  (845 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 191)  (847 191)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 191)  (848 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (850 191)  (850 191)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.input_2_7
 (35 15)  (851 191)  (851 191)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.input_2_7
 (36 15)  (852 191)  (852 191)  LC_7 Logic Functioning bit
 (37 15)  (853 191)  (853 191)  LC_7 Logic Functioning bit
 (39 15)  (855 191)  (855 191)  LC_7 Logic Functioning bit
 (40 15)  (856 191)  (856 191)  LC_7 Logic Functioning bit
 (41 15)  (857 191)  (857 191)  LC_7 Logic Functioning bit
 (42 15)  (858 191)  (858 191)  LC_7 Logic Functioning bit
 (43 15)  (859 191)  (859 191)  LC_7 Logic Functioning bit


LogicTile_17_11

 (17 0)  (891 176)  (891 176)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (892 176)  (892 176)  routing T_17_11.bnr_op_1 <X> T_17_11.lc_trk_g0_1
 (22 0)  (896 176)  (896 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (899 176)  (899 176)  routing T_17_11.sp4_h_r_10 <X> T_17_11.lc_trk_g0_2
 (37 0)  (911 176)  (911 176)  LC_0 Logic Functioning bit
 (39 0)  (913 176)  (913 176)  LC_0 Logic Functioning bit
 (40 0)  (914 176)  (914 176)  LC_0 Logic Functioning bit
 (42 0)  (916 176)  (916 176)  LC_0 Logic Functioning bit
 (46 0)  (920 176)  (920 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (892 177)  (892 177)  routing T_17_11.bnr_op_1 <X> T_17_11.lc_trk_g0_1
 (22 1)  (896 177)  (896 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (897 177)  (897 177)  routing T_17_11.sp4_h_r_10 <X> T_17_11.lc_trk_g0_2
 (24 1)  (898 177)  (898 177)  routing T_17_11.sp4_h_r_10 <X> T_17_11.lc_trk_g0_2
 (27 1)  (901 177)  (901 177)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 177)  (902 177)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 177)  (903 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 177)  (910 177)  LC_0 Logic Functioning bit
 (38 1)  (912 177)  (912 177)  LC_0 Logic Functioning bit
 (41 1)  (915 177)  (915 177)  LC_0 Logic Functioning bit
 (43 1)  (917 177)  (917 177)  LC_0 Logic Functioning bit
 (9 2)  (883 178)  (883 178)  routing T_17_11.sp4_v_b_1 <X> T_17_11.sp4_h_l_36
 (25 2)  (899 178)  (899 178)  routing T_17_11.lft_op_6 <X> T_17_11.lc_trk_g0_6
 (22 3)  (896 179)  (896 179)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (898 179)  (898 179)  routing T_17_11.lft_op_6 <X> T_17_11.lc_trk_g0_6
 (21 4)  (895 180)  (895 180)  routing T_17_11.wire_logic_cluster/lc_3/out <X> T_17_11.lc_trk_g1_3
 (22 4)  (896 180)  (896 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 180)  (899 180)  routing T_17_11.sp4_h_r_10 <X> T_17_11.lc_trk_g1_2
 (29 4)  (903 180)  (903 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 180)  (906 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 180)  (907 180)  routing T_17_11.lc_trk_g2_1 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 180)  (911 180)  LC_2 Logic Functioning bit
 (38 4)  (912 180)  (912 180)  LC_2 Logic Functioning bit
 (39 4)  (913 180)  (913 180)  LC_2 Logic Functioning bit
 (40 4)  (914 180)  (914 180)  LC_2 Logic Functioning bit
 (41 4)  (915 180)  (915 180)  LC_2 Logic Functioning bit
 (42 4)  (916 180)  (916 180)  LC_2 Logic Functioning bit
 (43 4)  (917 180)  (917 180)  LC_2 Logic Functioning bit
 (22 5)  (896 181)  (896 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (897 181)  (897 181)  routing T_17_11.sp4_h_r_10 <X> T_17_11.lc_trk_g1_2
 (24 5)  (898 181)  (898 181)  routing T_17_11.sp4_h_r_10 <X> T_17_11.lc_trk_g1_2
 (27 5)  (901 181)  (901 181)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 181)  (902 181)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 181)  (903 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 181)  (906 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (907 181)  (907 181)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.input_2_2
 (35 5)  (909 181)  (909 181)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.input_2_2
 (38 5)  (912 181)  (912 181)  LC_2 Logic Functioning bit
 (39 5)  (913 181)  (913 181)  LC_2 Logic Functioning bit
 (40 5)  (914 181)  (914 181)  LC_2 Logic Functioning bit
 (41 5)  (915 181)  (915 181)  LC_2 Logic Functioning bit
 (42 5)  (916 181)  (916 181)  LC_2 Logic Functioning bit
 (8 6)  (882 182)  (882 182)  routing T_17_11.sp4_v_t_41 <X> T_17_11.sp4_h_l_41
 (9 6)  (883 182)  (883 182)  routing T_17_11.sp4_v_t_41 <X> T_17_11.sp4_h_l_41
 (28 6)  (902 182)  (902 182)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 182)  (903 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 182)  (904 182)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 182)  (906 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 182)  (908 182)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 182)  (910 182)  LC_3 Logic Functioning bit
 (37 6)  (911 182)  (911 182)  LC_3 Logic Functioning bit
 (38 6)  (912 182)  (912 182)  LC_3 Logic Functioning bit
 (39 6)  (913 182)  (913 182)  LC_3 Logic Functioning bit
 (41 6)  (915 182)  (915 182)  LC_3 Logic Functioning bit
 (43 6)  (917 182)  (917 182)  LC_3 Logic Functioning bit
 (47 6)  (921 182)  (921 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (9 7)  (883 183)  (883 183)  routing T_17_11.sp4_v_b_8 <X> T_17_11.sp4_v_t_41
 (10 7)  (884 183)  (884 183)  routing T_17_11.sp4_v_b_8 <X> T_17_11.sp4_v_t_41
 (26 7)  (900 183)  (900 183)  routing T_17_11.lc_trk_g0_3 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 183)  (903 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 183)  (904 183)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 183)  (905 183)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 183)  (910 183)  LC_3 Logic Functioning bit
 (38 7)  (912 183)  (912 183)  LC_3 Logic Functioning bit
 (46 7)  (920 183)  (920 183)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (17 8)  (891 184)  (891 184)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (892 184)  (892 184)  routing T_17_11.bnl_op_1 <X> T_17_11.lc_trk_g2_1
 (25 8)  (899 184)  (899 184)  routing T_17_11.sp12_v_t_1 <X> T_17_11.lc_trk_g2_2
 (18 9)  (892 185)  (892 185)  routing T_17_11.bnl_op_1 <X> T_17_11.lc_trk_g2_1
 (22 9)  (896 185)  (896 185)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (898 185)  (898 185)  routing T_17_11.sp12_v_t_1 <X> T_17_11.lc_trk_g2_2
 (25 9)  (899 185)  (899 185)  routing T_17_11.sp12_v_t_1 <X> T_17_11.lc_trk_g2_2
 (12 10)  (886 186)  (886 186)  routing T_17_11.sp4_v_b_8 <X> T_17_11.sp4_h_l_45
 (21 10)  (895 186)  (895 186)  routing T_17_11.wire_logic_cluster/lc_7/out <X> T_17_11.lc_trk_g2_7
 (22 10)  (896 186)  (896 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (900 186)  (900 186)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (28 10)  (902 186)  (902 186)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 186)  (903 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 186)  (904 186)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 186)  (905 186)  routing T_17_11.lc_trk_g0_6 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 186)  (906 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 186)  (910 186)  LC_5 Logic Functioning bit
 (37 10)  (911 186)  (911 186)  LC_5 Logic Functioning bit
 (39 10)  (913 186)  (913 186)  LC_5 Logic Functioning bit
 (41 10)  (915 186)  (915 186)  LC_5 Logic Functioning bit
 (14 11)  (888 187)  (888 187)  routing T_17_11.sp4_r_v_b_36 <X> T_17_11.lc_trk_g2_4
 (17 11)  (891 187)  (891 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (896 187)  (896 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (897 187)  (897 187)  routing T_17_11.sp4_v_b_46 <X> T_17_11.lc_trk_g2_6
 (24 11)  (898 187)  (898 187)  routing T_17_11.sp4_v_b_46 <X> T_17_11.lc_trk_g2_6
 (27 11)  (901 187)  (901 187)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 187)  (902 187)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 187)  (903 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 187)  (905 187)  routing T_17_11.lc_trk_g0_6 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 187)  (906 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (908 187)  (908 187)  routing T_17_11.lc_trk_g1_2 <X> T_17_11.input_2_5
 (35 11)  (909 187)  (909 187)  routing T_17_11.lc_trk_g1_2 <X> T_17_11.input_2_5
 (36 11)  (910 187)  (910 187)  LC_5 Logic Functioning bit
 (37 11)  (911 187)  (911 187)  LC_5 Logic Functioning bit
 (39 11)  (913 187)  (913 187)  LC_5 Logic Functioning bit
 (40 11)  (914 187)  (914 187)  LC_5 Logic Functioning bit
 (8 12)  (882 188)  (882 188)  routing T_17_11.sp4_h_l_47 <X> T_17_11.sp4_h_r_10
 (15 12)  (889 188)  (889 188)  routing T_17_11.tnr_op_1 <X> T_17_11.lc_trk_g3_1
 (17 12)  (891 188)  (891 188)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (28 12)  (902 188)  (902 188)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 188)  (903 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 188)  (904 188)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 188)  (906 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 188)  (907 188)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 188)  (908 188)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 188)  (910 188)  LC_6 Logic Functioning bit
 (42 12)  (916 188)  (916 188)  LC_6 Logic Functioning bit
 (43 12)  (917 188)  (917 188)  LC_6 Logic Functioning bit
 (50 12)  (924 188)  (924 188)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (896 189)  (896 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (900 189)  (900 189)  routing T_17_11.lc_trk_g0_2 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 189)  (903 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 189)  (904 189)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 189)  (905 189)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 189)  (910 189)  LC_6 Logic Functioning bit
 (37 13)  (911 189)  (911 189)  LC_6 Logic Functioning bit
 (42 13)  (916 189)  (916 189)  LC_6 Logic Functioning bit
 (43 13)  (917 189)  (917 189)  LC_6 Logic Functioning bit
 (52 13)  (926 189)  (926 189)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (29 14)  (903 190)  (903 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 190)  (904 190)  routing T_17_11.lc_trk_g0_6 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 190)  (905 190)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 190)  (906 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 190)  (907 190)  routing T_17_11.lc_trk_g2_4 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 190)  (910 190)  LC_7 Logic Functioning bit
 (38 14)  (912 190)  (912 190)  LC_7 Logic Functioning bit
 (8 15)  (882 191)  (882 191)  routing T_17_11.sp4_h_l_47 <X> T_17_11.sp4_v_t_47
 (15 15)  (889 191)  (889 191)  routing T_17_11.tnr_op_4 <X> T_17_11.lc_trk_g3_4
 (17 15)  (891 191)  (891 191)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (30 15)  (904 191)  (904 191)  routing T_17_11.lc_trk_g0_6 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 191)  (910 191)  LC_7 Logic Functioning bit
 (38 15)  (912 191)  (912 191)  LC_7 Logic Functioning bit


LogicTile_18_11

 (12 0)  (940 176)  (940 176)  routing T_18_11.sp4_v_b_2 <X> T_18_11.sp4_h_r_2
 (31 0)  (959 176)  (959 176)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 176)  (960 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 176)  (961 176)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 176)  (962 176)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 176)  (964 176)  LC_0 Logic Functioning bit
 (37 0)  (965 176)  (965 176)  LC_0 Logic Functioning bit
 (38 0)  (966 176)  (966 176)  LC_0 Logic Functioning bit
 (39 0)  (967 176)  (967 176)  LC_0 Logic Functioning bit
 (45 0)  (973 176)  (973 176)  LC_0 Logic Functioning bit
 (11 1)  (939 177)  (939 177)  routing T_18_11.sp4_v_b_2 <X> T_18_11.sp4_h_r_2
 (36 1)  (964 177)  (964 177)  LC_0 Logic Functioning bit
 (37 1)  (965 177)  (965 177)  LC_0 Logic Functioning bit
 (38 1)  (966 177)  (966 177)  LC_0 Logic Functioning bit
 (39 1)  (967 177)  (967 177)  LC_0 Logic Functioning bit
 (45 1)  (973 177)  (973 177)  LC_0 Logic Functioning bit
 (48 1)  (976 177)  (976 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (928 178)  (928 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (1 2)  (929 178)  (929 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 10)  (941 186)  (941 186)  routing T_18_11.sp4_h_r_8 <X> T_18_11.sp4_v_t_45
 (14 10)  (942 186)  (942 186)  routing T_18_11.sp4_h_r_44 <X> T_18_11.lc_trk_g2_4
 (12 11)  (940 187)  (940 187)  routing T_18_11.sp4_h_r_8 <X> T_18_11.sp4_v_t_45
 (14 11)  (942 187)  (942 187)  routing T_18_11.sp4_h_r_44 <X> T_18_11.lc_trk_g2_4
 (15 11)  (943 187)  (943 187)  routing T_18_11.sp4_h_r_44 <X> T_18_11.lc_trk_g2_4
 (16 11)  (944 187)  (944 187)  routing T_18_11.sp4_h_r_44 <X> T_18_11.lc_trk_g2_4
 (17 11)  (945 187)  (945 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (10 13)  (938 189)  (938 189)  routing T_18_11.sp4_h_r_5 <X> T_18_11.sp4_v_b_10
 (0 14)  (928 190)  (928 190)  routing T_18_11.lc_trk_g2_4 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 190)  (929 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (934 190)  (934 190)  routing T_18_11.sp4_h_l_41 <X> T_18_11.sp4_v_t_44
 (14 14)  (942 190)  (942 190)  routing T_18_11.sp12_v_t_3 <X> T_18_11.lc_trk_g3_4
 (1 15)  (929 191)  (929 191)  routing T_18_11.lc_trk_g2_4 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (14 15)  (942 191)  (942 191)  routing T_18_11.sp12_v_t_3 <X> T_18_11.lc_trk_g3_4
 (15 15)  (943 191)  (943 191)  routing T_18_11.sp12_v_t_3 <X> T_18_11.lc_trk_g3_4
 (17 15)  (945 191)  (945 191)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_19_11

 (26 0)  (1008 176)  (1008 176)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (36 0)  (1018 176)  (1018 176)  LC_0 Logic Functioning bit
 (38 0)  (1020 176)  (1020 176)  LC_0 Logic Functioning bit
 (41 0)  (1023 176)  (1023 176)  LC_0 Logic Functioning bit
 (43 0)  (1025 176)  (1025 176)  LC_0 Logic Functioning bit
 (45 0)  (1027 176)  (1027 176)  LC_0 Logic Functioning bit
 (46 0)  (1028 176)  (1028 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (986 177)  (986 177)  routing T_19_11.sp4_v_t_42 <X> T_19_11.sp4_h_r_0
 (26 1)  (1008 177)  (1008 177)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 177)  (1009 177)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 177)  (1011 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (1019 177)  (1019 177)  LC_0 Logic Functioning bit
 (39 1)  (1021 177)  (1021 177)  LC_0 Logic Functioning bit
 (40 1)  (1022 177)  (1022 177)  LC_0 Logic Functioning bit
 (42 1)  (1024 177)  (1024 177)  LC_0 Logic Functioning bit
 (44 1)  (1026 177)  (1026 177)  LC_0 Logic Functioning bit
 (45 1)  (1027 177)  (1027 177)  LC_0 Logic Functioning bit
 (51 1)  (1033 177)  (1033 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (982 178)  (982 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (1 2)  (983 178)  (983 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 6)  (997 182)  (997 182)  routing T_19_11.top_op_5 <X> T_19_11.lc_trk_g1_5
 (17 6)  (999 182)  (999 182)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (1003 182)  (1003 182)  routing T_19_11.sp4_h_l_2 <X> T_19_11.lc_trk_g1_7
 (22 6)  (1004 182)  (1004 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1005 182)  (1005 182)  routing T_19_11.sp4_h_l_2 <X> T_19_11.lc_trk_g1_7
 (24 6)  (1006 182)  (1006 182)  routing T_19_11.sp4_h_l_2 <X> T_19_11.lc_trk_g1_7
 (18 7)  (1000 183)  (1000 183)  routing T_19_11.top_op_5 <X> T_19_11.lc_trk_g1_5
 (4 13)  (986 189)  (986 189)  routing T_19_11.sp4_v_t_41 <X> T_19_11.sp4_h_r_9
 (1 14)  (983 190)  (983 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (987 190)  (987 190)  routing T_19_11.sp4_v_t_44 <X> T_19_11.sp4_h_l_44
 (0 15)  (982 191)  (982 191)  routing T_19_11.lc_trk_g1_5 <X> T_19_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 191)  (983 191)  routing T_19_11.lc_trk_g1_5 <X> T_19_11.wire_logic_cluster/lc_7/s_r
 (6 15)  (988 191)  (988 191)  routing T_19_11.sp4_v_t_44 <X> T_19_11.sp4_h_l_44


LogicTile_20_11

 (8 0)  (1044 176)  (1044 176)  routing T_20_11.sp4_h_l_40 <X> T_20_11.sp4_h_r_1
 (10 0)  (1046 176)  (1046 176)  routing T_20_11.sp4_h_l_40 <X> T_20_11.sp4_h_r_1
 (27 0)  (1063 176)  (1063 176)  routing T_20_11.lc_trk_g1_0 <X> T_20_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 176)  (1065 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 176)  (1067 176)  routing T_20_11.lc_trk_g3_4 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 176)  (1068 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 176)  (1069 176)  routing T_20_11.lc_trk_g3_4 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 176)  (1070 176)  routing T_20_11.lc_trk_g3_4 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 176)  (1072 176)  LC_0 Logic Functioning bit
 (38 0)  (1074 176)  (1074 176)  LC_0 Logic Functioning bit
 (45 0)  (1081 176)  (1081 176)  LC_0 Logic Functioning bit
 (28 1)  (1064 177)  (1064 177)  routing T_20_11.lc_trk_g2_0 <X> T_20_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 177)  (1065 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (1072 177)  (1072 177)  LC_0 Logic Functioning bit
 (37 1)  (1073 177)  (1073 177)  LC_0 Logic Functioning bit
 (38 1)  (1074 177)  (1074 177)  LC_0 Logic Functioning bit
 (39 1)  (1075 177)  (1075 177)  LC_0 Logic Functioning bit
 (40 1)  (1076 177)  (1076 177)  LC_0 Logic Functioning bit
 (42 1)  (1078 177)  (1078 177)  LC_0 Logic Functioning bit
 (45 1)  (1081 177)  (1081 177)  LC_0 Logic Functioning bit
 (47 1)  (1083 177)  (1083 177)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1036 178)  (1036 178)  routing T_20_11.lc_trk_g3_1 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 178)  (1038 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 179)  (1036 179)  routing T_20_11.lc_trk_g3_1 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (2 3)  (1038 179)  (1038 179)  routing T_20_11.lc_trk_g3_1 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (2 4)  (1038 180)  (1038 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 5)  (1047 181)  (1047 181)  routing T_20_11.sp4_h_l_40 <X> T_20_11.sp4_h_r_5
 (15 5)  (1051 181)  (1051 181)  routing T_20_11.sp4_v_t_5 <X> T_20_11.lc_trk_g1_0
 (16 5)  (1052 181)  (1052 181)  routing T_20_11.sp4_v_t_5 <X> T_20_11.lc_trk_g1_0
 (17 5)  (1053 181)  (1053 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (15 6)  (1051 182)  (1051 182)  routing T_20_11.sp4_h_r_13 <X> T_20_11.lc_trk_g1_5
 (16 6)  (1052 182)  (1052 182)  routing T_20_11.sp4_h_r_13 <X> T_20_11.lc_trk_g1_5
 (17 6)  (1053 182)  (1053 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1054 182)  (1054 182)  routing T_20_11.sp4_h_r_13 <X> T_20_11.lc_trk_g1_5
 (6 8)  (1042 184)  (1042 184)  routing T_20_11.sp4_h_r_1 <X> T_20_11.sp4_v_b_6
 (17 9)  (1053 185)  (1053 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (17 12)  (1053 188)  (1053 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (10 13)  (1046 189)  (1046 189)  routing T_20_11.sp4_h_r_5 <X> T_20_11.sp4_v_b_10
 (18 13)  (1054 189)  (1054 189)  routing T_20_11.sp4_r_v_b_41 <X> T_20_11.lc_trk_g3_1
 (1 14)  (1037 190)  (1037 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (1050 190)  (1050 190)  routing T_20_11.rgt_op_4 <X> T_20_11.lc_trk_g3_4
 (0 15)  (1036 191)  (1036 191)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 191)  (1037 191)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.wire_logic_cluster/lc_7/s_r
 (15 15)  (1051 191)  (1051 191)  routing T_20_11.rgt_op_4 <X> T_20_11.lc_trk_g3_4
 (17 15)  (1053 191)  (1053 191)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_21_11

 (0 2)  (1090 178)  (1090 178)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 178)  (1092 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 179)  (1090 179)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (2 3)  (1092 179)  (1092 179)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (22 3)  (1112 179)  (1112 179)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1113 179)  (1113 179)  routing T_21_11.sp12_h_l_21 <X> T_21_11.lc_trk_g0_6
 (25 3)  (1115 179)  (1115 179)  routing T_21_11.sp12_h_l_21 <X> T_21_11.lc_trk_g0_6
 (14 4)  (1104 180)  (1104 180)  routing T_21_11.bnr_op_0 <X> T_21_11.lc_trk_g1_0
 (14 5)  (1104 181)  (1104 181)  routing T_21_11.bnr_op_0 <X> T_21_11.lc_trk_g1_0
 (17 5)  (1107 181)  (1107 181)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (4 8)  (1094 184)  (1094 184)  routing T_21_11.sp4_h_l_43 <X> T_21_11.sp4_v_b_6
 (26 8)  (1116 184)  (1116 184)  routing T_21_11.lc_trk_g0_6 <X> T_21_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 184)  (1117 184)  routing T_21_11.lc_trk_g3_0 <X> T_21_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 184)  (1118 184)  routing T_21_11.lc_trk_g3_0 <X> T_21_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 184)  (1119 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 184)  (1122 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 184)  (1124 184)  routing T_21_11.lc_trk_g1_0 <X> T_21_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 184)  (1126 184)  LC_4 Logic Functioning bit
 (37 8)  (1127 184)  (1127 184)  LC_4 Logic Functioning bit
 (38 8)  (1128 184)  (1128 184)  LC_4 Logic Functioning bit
 (39 8)  (1129 184)  (1129 184)  LC_4 Logic Functioning bit
 (41 8)  (1131 184)  (1131 184)  LC_4 Logic Functioning bit
 (43 8)  (1133 184)  (1133 184)  LC_4 Logic Functioning bit
 (45 8)  (1135 184)  (1135 184)  LC_4 Logic Functioning bit
 (5 9)  (1095 185)  (1095 185)  routing T_21_11.sp4_h_l_43 <X> T_21_11.sp4_v_b_6
 (26 9)  (1116 185)  (1116 185)  routing T_21_11.lc_trk_g0_6 <X> T_21_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 185)  (1119 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (1126 185)  (1126 185)  LC_4 Logic Functioning bit
 (38 9)  (1128 185)  (1128 185)  LC_4 Logic Functioning bit
 (44 9)  (1134 185)  (1134 185)  LC_4 Logic Functioning bit
 (45 9)  (1135 185)  (1135 185)  LC_4 Logic Functioning bit
 (14 10)  (1104 186)  (1104 186)  routing T_21_11.sp4_v_t_17 <X> T_21_11.lc_trk_g2_4
 (16 11)  (1106 187)  (1106 187)  routing T_21_11.sp4_v_t_17 <X> T_21_11.lc_trk_g2_4
 (17 11)  (1107 187)  (1107 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (14 12)  (1104 188)  (1104 188)  routing T_21_11.rgt_op_0 <X> T_21_11.lc_trk_g3_0
 (15 12)  (1105 188)  (1105 188)  routing T_21_11.sp4_v_t_28 <X> T_21_11.lc_trk_g3_1
 (16 12)  (1106 188)  (1106 188)  routing T_21_11.sp4_v_t_28 <X> T_21_11.lc_trk_g3_1
 (17 12)  (1107 188)  (1107 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (15 13)  (1105 189)  (1105 189)  routing T_21_11.rgt_op_0 <X> T_21_11.lc_trk_g3_0
 (17 13)  (1107 189)  (1107 189)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (0 14)  (1090 190)  (1090 190)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 190)  (1091 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 191)  (1091 191)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_7/s_r


LogicTile_22_11

 (26 0)  (1170 176)  (1170 176)  routing T_22_11.lc_trk_g2_4 <X> T_22_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 176)  (1171 176)  routing T_22_11.lc_trk_g1_0 <X> T_22_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 176)  (1173 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 176)  (1176 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 176)  (1177 176)  routing T_22_11.lc_trk_g3_0 <X> T_22_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 176)  (1178 176)  routing T_22_11.lc_trk_g3_0 <X> T_22_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 176)  (1180 176)  LC_0 Logic Functioning bit
 (37 0)  (1181 176)  (1181 176)  LC_0 Logic Functioning bit
 (38 0)  (1182 176)  (1182 176)  LC_0 Logic Functioning bit
 (39 0)  (1183 176)  (1183 176)  LC_0 Logic Functioning bit
 (41 0)  (1185 176)  (1185 176)  LC_0 Logic Functioning bit
 (43 0)  (1187 176)  (1187 176)  LC_0 Logic Functioning bit
 (45 0)  (1189 176)  (1189 176)  LC_0 Logic Functioning bit
 (48 0)  (1192 176)  (1192 176)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (28 1)  (1172 177)  (1172 177)  routing T_22_11.lc_trk_g2_4 <X> T_22_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 177)  (1173 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (1180 177)  (1180 177)  LC_0 Logic Functioning bit
 (38 1)  (1182 177)  (1182 177)  LC_0 Logic Functioning bit
 (44 1)  (1188 177)  (1188 177)  LC_0 Logic Functioning bit
 (45 1)  (1189 177)  (1189 177)  LC_0 Logic Functioning bit
 (0 2)  (1144 178)  (1144 178)  routing T_22_11.lc_trk_g3_1 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 178)  (1146 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 179)  (1144 179)  routing T_22_11.lc_trk_g3_1 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (2 3)  (1146 179)  (1146 179)  routing T_22_11.lc_trk_g3_1 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (14 5)  (1158 181)  (1158 181)  routing T_22_11.top_op_0 <X> T_22_11.lc_trk_g1_0
 (15 5)  (1159 181)  (1159 181)  routing T_22_11.top_op_0 <X> T_22_11.lc_trk_g1_0
 (17 5)  (1161 181)  (1161 181)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (15 6)  (1159 182)  (1159 182)  routing T_22_11.sp12_h_r_5 <X> T_22_11.lc_trk_g1_5
 (17 6)  (1161 182)  (1161 182)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (1162 182)  (1162 182)  routing T_22_11.sp12_h_r_5 <X> T_22_11.lc_trk_g1_5
 (18 7)  (1162 183)  (1162 183)  routing T_22_11.sp12_h_r_5 <X> T_22_11.lc_trk_g1_5
 (14 10)  (1158 186)  (1158 186)  routing T_22_11.sp4_h_r_44 <X> T_22_11.lc_trk_g2_4
 (14 11)  (1158 187)  (1158 187)  routing T_22_11.sp4_h_r_44 <X> T_22_11.lc_trk_g2_4
 (15 11)  (1159 187)  (1159 187)  routing T_22_11.sp4_h_r_44 <X> T_22_11.lc_trk_g2_4
 (16 11)  (1160 187)  (1160 187)  routing T_22_11.sp4_h_r_44 <X> T_22_11.lc_trk_g2_4
 (17 11)  (1161 187)  (1161 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (16 12)  (1160 188)  (1160 188)  routing T_22_11.sp4_v_b_33 <X> T_22_11.lc_trk_g3_1
 (17 12)  (1161 188)  (1161 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1162 188)  (1162 188)  routing T_22_11.sp4_v_b_33 <X> T_22_11.lc_trk_g3_1
 (15 13)  (1159 189)  (1159 189)  routing T_22_11.sp4_v_t_29 <X> T_22_11.lc_trk_g3_0
 (16 13)  (1160 189)  (1160 189)  routing T_22_11.sp4_v_t_29 <X> T_22_11.lc_trk_g3_0
 (17 13)  (1161 189)  (1161 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (1162 189)  (1162 189)  routing T_22_11.sp4_v_b_33 <X> T_22_11.lc_trk_g3_1
 (1 14)  (1145 190)  (1145 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1144 191)  (1144 191)  routing T_22_11.lc_trk_g1_5 <X> T_22_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 191)  (1145 191)  routing T_22_11.lc_trk_g1_5 <X> T_22_11.wire_logic_cluster/lc_7/s_r


LogicTile_23_11

 (6 2)  (1204 178)  (1204 178)  routing T_23_11.sp4_h_l_42 <X> T_23_11.sp4_v_t_37
 (4 4)  (1202 180)  (1202 180)  routing T_23_11.sp4_h_l_44 <X> T_23_11.sp4_v_b_3
 (6 4)  (1204 180)  (1204 180)  routing T_23_11.sp4_h_l_44 <X> T_23_11.sp4_v_b_3
 (5 5)  (1203 181)  (1203 181)  routing T_23_11.sp4_h_l_44 <X> T_23_11.sp4_v_b_3
 (22 5)  (1220 181)  (1220 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (15 6)  (1213 182)  (1213 182)  routing T_23_11.sp4_h_r_13 <X> T_23_11.lc_trk_g1_5
 (16 6)  (1214 182)  (1214 182)  routing T_23_11.sp4_h_r_13 <X> T_23_11.lc_trk_g1_5
 (17 6)  (1215 182)  (1215 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1216 182)  (1216 182)  routing T_23_11.sp4_h_r_13 <X> T_23_11.lc_trk_g1_5
 (21 6)  (1219 182)  (1219 182)  routing T_23_11.sp4_v_b_15 <X> T_23_11.lc_trk_g1_7
 (22 6)  (1220 182)  (1220 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1221 182)  (1221 182)  routing T_23_11.sp4_v_b_15 <X> T_23_11.lc_trk_g1_7
 (31 6)  (1229 182)  (1229 182)  routing T_23_11.lc_trk_g1_5 <X> T_23_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 182)  (1230 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 182)  (1232 182)  routing T_23_11.lc_trk_g1_5 <X> T_23_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 182)  (1234 182)  LC_3 Logic Functioning bit
 (38 6)  (1236 182)  (1236 182)  LC_3 Logic Functioning bit
 (21 7)  (1219 183)  (1219 183)  routing T_23_11.sp4_v_b_15 <X> T_23_11.lc_trk_g1_7
 (26 7)  (1224 183)  (1224 183)  routing T_23_11.lc_trk_g1_2 <X> T_23_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 183)  (1225 183)  routing T_23_11.lc_trk_g1_2 <X> T_23_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 183)  (1227 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (1235 183)  (1235 183)  LC_3 Logic Functioning bit
 (39 7)  (1237 183)  (1237 183)  LC_3 Logic Functioning bit
 (53 7)  (1251 183)  (1251 183)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 14)  (1225 190)  (1225 190)  routing T_23_11.lc_trk_g1_7 <X> T_23_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 190)  (1227 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 190)  (1228 190)  routing T_23_11.lc_trk_g1_7 <X> T_23_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 190)  (1229 190)  routing T_23_11.lc_trk_g1_5 <X> T_23_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 190)  (1230 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 190)  (1232 190)  routing T_23_11.lc_trk_g1_5 <X> T_23_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 190)  (1234 190)  LC_7 Logic Functioning bit
 (38 14)  (1236 190)  (1236 190)  LC_7 Logic Functioning bit
 (47 14)  (1245 190)  (1245 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (30 15)  (1228 191)  (1228 191)  routing T_23_11.lc_trk_g1_7 <X> T_23_11.wire_logic_cluster/lc_7/in_1
 (36 15)  (1234 191)  (1234 191)  LC_7 Logic Functioning bit
 (38 15)  (1236 191)  (1236 191)  LC_7 Logic Functioning bit


LogicTile_24_11

 (26 0)  (1278 176)  (1278 176)  routing T_24_11.lc_trk_g2_4 <X> T_24_11.wire_logic_cluster/lc_0/in_0
 (32 0)  (1284 176)  (1284 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 176)  (1285 176)  routing T_24_11.lc_trk_g3_0 <X> T_24_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 176)  (1286 176)  routing T_24_11.lc_trk_g3_0 <X> T_24_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (1289 176)  (1289 176)  LC_0 Logic Functioning bit
 (39 0)  (1291 176)  (1291 176)  LC_0 Logic Functioning bit
 (28 1)  (1280 177)  (1280 177)  routing T_24_11.lc_trk_g2_4 <X> T_24_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 177)  (1281 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (1288 177)  (1288 177)  LC_0 Logic Functioning bit
 (38 1)  (1290 177)  (1290 177)  LC_0 Logic Functioning bit
 (51 1)  (1303 177)  (1303 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (14 10)  (1266 186)  (1266 186)  routing T_24_11.sp12_v_t_3 <X> T_24_11.lc_trk_g2_4
 (14 11)  (1266 187)  (1266 187)  routing T_24_11.sp12_v_t_3 <X> T_24_11.lc_trk_g2_4
 (15 11)  (1267 187)  (1267 187)  routing T_24_11.sp12_v_t_3 <X> T_24_11.lc_trk_g2_4
 (17 11)  (1269 187)  (1269 187)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (14 13)  (1266 189)  (1266 189)  routing T_24_11.sp4_h_r_24 <X> T_24_11.lc_trk_g3_0
 (15 13)  (1267 189)  (1267 189)  routing T_24_11.sp4_h_r_24 <X> T_24_11.lc_trk_g3_0
 (16 13)  (1268 189)  (1268 189)  routing T_24_11.sp4_h_r_24 <X> T_24_11.lc_trk_g3_0
 (17 13)  (1269 189)  (1269 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0


LogicTile_26_11

 (5 2)  (1353 178)  (1353 178)  routing T_26_11.sp4_v_t_37 <X> T_26_11.sp4_h_l_37
 (6 3)  (1354 179)  (1354 179)  routing T_26_11.sp4_v_t_37 <X> T_26_11.sp4_h_l_37


RAM_Tile_8_10

 (0 0)  (396 160)  (396 160)  Negative Clock bit

 (7 0)  (403 160)  (403 160)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (396 162)  (396 162)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_bram/ram/WCLK
 (1 2)  (397 162)  (397 162)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_bram/ram/WCLK
 (2 2)  (398 162)  (398 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 162)  (403 162)  Ram config bit: MEMT_bram_cbit_3

 (7 4)  (403 164)  (403 164)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_5

 (27 4)  (423 164)  (423 164)  routing T_8_10.lc_trk_g3_2 <X> T_8_10.wire_bram/ram/WDATA_5
 (28 4)  (424 164)  (424 164)  routing T_8_10.lc_trk_g3_2 <X> T_8_10.wire_bram/ram/WDATA_5
 (29 4)  (425 164)  (425 164)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_5
 (38 4)  (434 164)  (434 164)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (7 5)  (403 165)  (403 165)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (30 5)  (426 165)  (426 165)  routing T_8_10.lc_trk_g3_2 <X> T_8_10.wire_bram/ram/WDATA_5
 (7 6)  (403 166)  (403 166)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (403 167)  (403 167)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (14 7)  (410 167)  (410 167)  routing T_8_10.sp4_r_v_b_28 <X> T_8_10.lc_trk_g1_4
 (17 7)  (413 167)  (413 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (25 12)  (421 172)  (421 172)  routing T_8_10.sp4_h_r_34 <X> T_8_10.lc_trk_g3_2
 (27 12)  (423 172)  (423 172)  routing T_8_10.lc_trk_g1_4 <X> T_8_10.wire_bram/ram/WDATA_1
 (29 12)  (425 172)  (425 172)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_4 wire_bram/ram/WDATA_1
 (30 12)  (426 172)  (426 172)  routing T_8_10.lc_trk_g1_4 <X> T_8_10.wire_bram/ram/WDATA_1
 (22 13)  (418 173)  (418 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (419 173)  (419 173)  routing T_8_10.sp4_h_r_34 <X> T_8_10.lc_trk_g3_2
 (24 13)  (420 173)  (420 173)  routing T_8_10.sp4_h_r_34 <X> T_8_10.lc_trk_g3_2
 (41 13)  (437 173)  (437 173)  Enable bit of Mux _out_links/OutMux9_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_13
 (0 14)  (396 174)  (396 174)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_bram/ram/WE
 (1 14)  (397 174)  (397 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 174)  (412 174)  routing T_8_10.sp4_v_b_29 <X> T_8_10.lc_trk_g3_5
 (17 14)  (413 174)  (413 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 174)  (414 174)  routing T_8_10.sp4_v_b_29 <X> T_8_10.lc_trk_g3_5
 (0 15)  (396 175)  (396 175)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_bram/ram/WE
 (1 15)  (397 175)  (397 175)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_bram/ram/WE


LogicTile_9_10

 (11 4)  (449 164)  (449 164)  routing T_9_10.sp4_v_t_39 <X> T_9_10.sp4_v_b_5
 (12 5)  (450 165)  (450 165)  routing T_9_10.sp4_v_t_39 <X> T_9_10.sp4_v_b_5
 (6 6)  (444 166)  (444 166)  routing T_9_10.sp4_v_b_0 <X> T_9_10.sp4_v_t_38
 (5 7)  (443 167)  (443 167)  routing T_9_10.sp4_v_b_0 <X> T_9_10.sp4_v_t_38
 (9 9)  (447 169)  (447 169)  routing T_9_10.sp4_v_t_46 <X> T_9_10.sp4_v_b_7
 (10 9)  (448 169)  (448 169)  routing T_9_10.sp4_v_t_46 <X> T_9_10.sp4_v_b_7


LogicTile_10_10

 (14 0)  (506 160)  (506 160)  routing T_10_10.sp4_h_l_5 <X> T_10_10.lc_trk_g0_0
 (28 0)  (520 160)  (520 160)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 160)  (521 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 160)  (522 160)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 160)  (524 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 160)  (525 160)  routing T_10_10.lc_trk_g3_2 <X> T_10_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 160)  (526 160)  routing T_10_10.lc_trk_g3_2 <X> T_10_10.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 160)  (529 160)  LC_0 Logic Functioning bit
 (38 0)  (530 160)  (530 160)  LC_0 Logic Functioning bit
 (42 0)  (534 160)  (534 160)  LC_0 Logic Functioning bit
 (43 0)  (535 160)  (535 160)  LC_0 Logic Functioning bit
 (45 0)  (537 160)  (537 160)  LC_0 Logic Functioning bit
 (46 0)  (538 160)  (538 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (506 161)  (506 161)  routing T_10_10.sp4_h_l_5 <X> T_10_10.lc_trk_g0_0
 (15 1)  (507 161)  (507 161)  routing T_10_10.sp4_h_l_5 <X> T_10_10.lc_trk_g0_0
 (16 1)  (508 161)  (508 161)  routing T_10_10.sp4_h_l_5 <X> T_10_10.lc_trk_g0_0
 (17 1)  (509 161)  (509 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (27 1)  (519 161)  (519 161)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 161)  (520 161)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 161)  (521 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 161)  (523 161)  routing T_10_10.lc_trk_g3_2 <X> T_10_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 161)  (524 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (528 161)  (528 161)  LC_0 Logic Functioning bit
 (37 1)  (529 161)  (529 161)  LC_0 Logic Functioning bit
 (42 1)  (534 161)  (534 161)  LC_0 Logic Functioning bit
 (43 1)  (535 161)  (535 161)  LC_0 Logic Functioning bit
 (0 2)  (492 162)  (492 162)  routing T_10_10.glb_netwk_6 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (1 2)  (493 162)  (493 162)  routing T_10_10.glb_netwk_6 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (2 2)  (494 162)  (494 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (518 162)  (518 162)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.wire_logic_cluster/lc_1/in_0
 (32 2)  (524 162)  (524 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 162)  (525 162)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 162)  (526 162)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 162)  (529 162)  LC_1 Logic Functioning bit
 (38 2)  (530 162)  (530 162)  LC_1 Logic Functioning bit
 (39 2)  (531 162)  (531 162)  LC_1 Logic Functioning bit
 (43 2)  (535 162)  (535 162)  LC_1 Logic Functioning bit
 (45 2)  (537 162)  (537 162)  LC_1 Logic Functioning bit
 (28 3)  (520 163)  (520 163)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 163)  (521 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 163)  (524 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (525 163)  (525 163)  routing T_10_10.lc_trk_g3_2 <X> T_10_10.input_2_1
 (34 3)  (526 163)  (526 163)  routing T_10_10.lc_trk_g3_2 <X> T_10_10.input_2_1
 (35 3)  (527 163)  (527 163)  routing T_10_10.lc_trk_g3_2 <X> T_10_10.input_2_1
 (36 3)  (528 163)  (528 163)  LC_1 Logic Functioning bit
 (38 3)  (530 163)  (530 163)  LC_1 Logic Functioning bit
 (39 3)  (531 163)  (531 163)  LC_1 Logic Functioning bit
 (42 3)  (534 163)  (534 163)  LC_1 Logic Functioning bit
 (51 3)  (543 163)  (543 163)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (492 164)  (492 164)  routing T_10_10.lc_trk_g3_3 <X> T_10_10.wire_logic_cluster/lc_7/cen
 (1 4)  (493 164)  (493 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (27 4)  (519 164)  (519 164)  routing T_10_10.lc_trk_g3_2 <X> T_10_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 164)  (520 164)  routing T_10_10.lc_trk_g3_2 <X> T_10_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 164)  (521 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 164)  (523 164)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 164)  (524 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 164)  (525 164)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 164)  (529 164)  LC_2 Logic Functioning bit
 (39 4)  (531 164)  (531 164)  LC_2 Logic Functioning bit
 (41 4)  (533 164)  (533 164)  LC_2 Logic Functioning bit
 (43 4)  (535 164)  (535 164)  LC_2 Logic Functioning bit
 (45 4)  (537 164)  (537 164)  LC_2 Logic Functioning bit
 (0 5)  (492 165)  (492 165)  routing T_10_10.lc_trk_g3_3 <X> T_10_10.wire_logic_cluster/lc_7/cen
 (1 5)  (493 165)  (493 165)  routing T_10_10.lc_trk_g3_3 <X> T_10_10.wire_logic_cluster/lc_7/cen
 (30 5)  (522 165)  (522 165)  routing T_10_10.lc_trk_g3_2 <X> T_10_10.wire_logic_cluster/lc_2/in_1
 (37 5)  (529 165)  (529 165)  LC_2 Logic Functioning bit
 (39 5)  (531 165)  (531 165)  LC_2 Logic Functioning bit
 (41 5)  (533 165)  (533 165)  LC_2 Logic Functioning bit
 (43 5)  (535 165)  (535 165)  LC_2 Logic Functioning bit
 (53 5)  (545 165)  (545 165)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 10)  (503 170)  (503 170)  routing T_10_10.sp4_h_r_2 <X> T_10_10.sp4_v_t_45
 (13 10)  (505 170)  (505 170)  routing T_10_10.sp4_h_r_2 <X> T_10_10.sp4_v_t_45
 (14 10)  (506 170)  (506 170)  routing T_10_10.sp4_v_b_36 <X> T_10_10.lc_trk_g2_4
 (15 10)  (507 170)  (507 170)  routing T_10_10.rgt_op_5 <X> T_10_10.lc_trk_g2_5
 (17 10)  (509 170)  (509 170)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (510 170)  (510 170)  routing T_10_10.rgt_op_5 <X> T_10_10.lc_trk_g2_5
 (12 11)  (504 171)  (504 171)  routing T_10_10.sp4_h_r_2 <X> T_10_10.sp4_v_t_45
 (14 11)  (506 171)  (506 171)  routing T_10_10.sp4_v_b_36 <X> T_10_10.lc_trk_g2_4
 (16 11)  (508 171)  (508 171)  routing T_10_10.sp4_v_b_36 <X> T_10_10.lc_trk_g2_4
 (17 11)  (509 171)  (509 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (17 12)  (509 172)  (509 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 172)  (510 172)  routing T_10_10.wire_logic_cluster/lc_1/out <X> T_10_10.lc_trk_g3_1
 (22 12)  (514 172)  (514 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (517 172)  (517 172)  routing T_10_10.wire_logic_cluster/lc_2/out <X> T_10_10.lc_trk_g3_2
 (21 13)  (513 173)  (513 173)  routing T_10_10.sp4_r_v_b_43 <X> T_10_10.lc_trk_g3_3
 (22 13)  (514 173)  (514 173)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (492 174)  (492 174)  routing T_10_10.lc_trk_g2_4 <X> T_10_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 174)  (493 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (500 174)  (500 174)  routing T_10_10.sp4_v_t_47 <X> T_10_10.sp4_h_l_47
 (9 14)  (501 174)  (501 174)  routing T_10_10.sp4_v_t_47 <X> T_10_10.sp4_h_l_47
 (1 15)  (493 175)  (493 175)  routing T_10_10.lc_trk_g2_4 <X> T_10_10.wire_logic_cluster/lc_7/s_r


LogicTile_11_10

 (0 2)  (546 162)  (546 162)  routing T_11_10.glb_netwk_6 <X> T_11_10.wire_logic_cluster/lc_7/clk
 (1 2)  (547 162)  (547 162)  routing T_11_10.glb_netwk_6 <X> T_11_10.wire_logic_cluster/lc_7/clk
 (2 2)  (548 162)  (548 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 5)  (568 165)  (568 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (571 165)  (571 165)  routing T_11_10.sp4_r_v_b_26 <X> T_11_10.lc_trk_g1_2
 (17 6)  (563 166)  (563 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 166)  (564 166)  routing T_11_10.wire_logic_cluster/lc_5/out <X> T_11_10.lc_trk_g1_5
 (22 8)  (568 168)  (568 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (569 168)  (569 168)  routing T_11_10.sp4_v_t_30 <X> T_11_10.lc_trk_g2_3
 (24 8)  (570 168)  (570 168)  routing T_11_10.sp4_v_t_30 <X> T_11_10.lc_trk_g2_3
 (14 9)  (560 169)  (560 169)  routing T_11_10.tnl_op_0 <X> T_11_10.lc_trk_g2_0
 (15 9)  (561 169)  (561 169)  routing T_11_10.tnl_op_0 <X> T_11_10.lc_trk_g2_0
 (17 9)  (563 169)  (563 169)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (28 10)  (574 170)  (574 170)  routing T_11_10.lc_trk_g2_0 <X> T_11_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 170)  (575 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 170)  (577 170)  routing T_11_10.lc_trk_g1_5 <X> T_11_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 170)  (578 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 170)  (580 170)  routing T_11_10.lc_trk_g1_5 <X> T_11_10.wire_logic_cluster/lc_5/in_3
 (38 10)  (584 170)  (584 170)  LC_5 Logic Functioning bit
 (39 10)  (585 170)  (585 170)  LC_5 Logic Functioning bit
 (45 10)  (591 170)  (591 170)  LC_5 Logic Functioning bit
 (26 11)  (572 171)  (572 171)  routing T_11_10.lc_trk_g1_2 <X> T_11_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 171)  (573 171)  routing T_11_10.lc_trk_g1_2 <X> T_11_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 171)  (575 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 171)  (578 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (579 171)  (579 171)  routing T_11_10.lc_trk_g2_3 <X> T_11_10.input_2_5
 (35 11)  (581 171)  (581 171)  routing T_11_10.lc_trk_g2_3 <X> T_11_10.input_2_5
 (38 11)  (584 171)  (584 171)  LC_5 Logic Functioning bit
 (39 11)  (585 171)  (585 171)  LC_5 Logic Functioning bit
 (43 11)  (589 171)  (589 171)  LC_5 Logic Functioning bit


LogicTile_12_10

 (22 4)  (622 164)  (622 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (623 164)  (623 164)  routing T_12_10.sp4_h_r_3 <X> T_12_10.lc_trk_g1_3
 (24 4)  (624 164)  (624 164)  routing T_12_10.sp4_h_r_3 <X> T_12_10.lc_trk_g1_3
 (21 5)  (621 165)  (621 165)  routing T_12_10.sp4_h_r_3 <X> T_12_10.lc_trk_g1_3
 (15 6)  (615 166)  (615 166)  routing T_12_10.lft_op_5 <X> T_12_10.lc_trk_g1_5
 (17 6)  (617 166)  (617 166)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 166)  (618 166)  routing T_12_10.lft_op_5 <X> T_12_10.lc_trk_g1_5
 (27 6)  (627 166)  (627 166)  routing T_12_10.lc_trk_g1_3 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 166)  (629 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 166)  (631 166)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 166)  (632 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 166)  (633 166)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 166)  (636 166)  LC_3 Logic Functioning bit
 (38 6)  (638 166)  (638 166)  LC_3 Logic Functioning bit
 (46 6)  (646 166)  (646 166)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (30 7)  (630 167)  (630 167)  routing T_12_10.lc_trk_g1_3 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 167)  (631 167)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 167)  (636 167)  LC_3 Logic Functioning bit
 (38 7)  (638 167)  (638 167)  LC_3 Logic Functioning bit
 (14 8)  (614 168)  (614 168)  routing T_12_10.sp4_h_r_40 <X> T_12_10.lc_trk_g2_0
 (14 9)  (614 169)  (614 169)  routing T_12_10.sp4_h_r_40 <X> T_12_10.lc_trk_g2_0
 (15 9)  (615 169)  (615 169)  routing T_12_10.sp4_h_r_40 <X> T_12_10.lc_trk_g2_0
 (16 9)  (616 169)  (616 169)  routing T_12_10.sp4_h_r_40 <X> T_12_10.lc_trk_g2_0
 (17 9)  (617 169)  (617 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (27 10)  (627 170)  (627 170)  routing T_12_10.lc_trk_g1_5 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 170)  (629 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 170)  (630 170)  routing T_12_10.lc_trk_g1_5 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 170)  (632 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 170)  (633 170)  routing T_12_10.lc_trk_g2_0 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 170)  (636 170)  LC_5 Logic Functioning bit
 (38 10)  (638 170)  (638 170)  LC_5 Logic Functioning bit
 (46 10)  (646 170)  (646 170)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (622 171)  (622 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (36 11)  (636 171)  (636 171)  LC_5 Logic Functioning bit
 (38 11)  (638 171)  (638 171)  LC_5 Logic Functioning bit
 (4 14)  (604 174)  (604 174)  routing T_12_10.sp4_h_r_3 <X> T_12_10.sp4_v_t_44
 (6 14)  (606 174)  (606 174)  routing T_12_10.sp4_h_r_3 <X> T_12_10.sp4_v_t_44
 (5 15)  (605 175)  (605 175)  routing T_12_10.sp4_h_r_3 <X> T_12_10.sp4_v_t_44


LogicTile_13_10

 (25 0)  (679 160)  (679 160)  routing T_13_10.wire_logic_cluster/lc_2/out <X> T_13_10.lc_trk_g0_2
 (22 1)  (676 161)  (676 161)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (2 2)  (656 162)  (656 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (654 163)  (654 163)  routing T_13_10.lc_trk_g1_1 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (2 3)  (656 163)  (656 163)  routing T_13_10.lc_trk_g1_1 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (0 4)  (654 164)  (654 164)  routing T_13_10.lc_trk_g2_2 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (1 4)  (655 164)  (655 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (669 164)  (669 164)  routing T_13_10.sp4_h_r_9 <X> T_13_10.lc_trk_g1_1
 (16 4)  (670 164)  (670 164)  routing T_13_10.sp4_h_r_9 <X> T_13_10.lc_trk_g1_1
 (17 4)  (671 164)  (671 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (672 164)  (672 164)  routing T_13_10.sp4_h_r_9 <X> T_13_10.lc_trk_g1_1
 (21 4)  (675 164)  (675 164)  routing T_13_10.sp4_h_r_11 <X> T_13_10.lc_trk_g1_3
 (22 4)  (676 164)  (676 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (677 164)  (677 164)  routing T_13_10.sp4_h_r_11 <X> T_13_10.lc_trk_g1_3
 (24 4)  (678 164)  (678 164)  routing T_13_10.sp4_h_r_11 <X> T_13_10.lc_trk_g1_3
 (27 4)  (681 164)  (681 164)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 164)  (682 164)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 164)  (683 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 164)  (684 164)  routing T_13_10.lc_trk_g3_4 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 164)  (685 164)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 164)  (686 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 164)  (687 164)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 164)  (688 164)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 164)  (690 164)  LC_2 Logic Functioning bit
 (41 4)  (695 164)  (695 164)  LC_2 Logic Functioning bit
 (45 4)  (699 164)  (699 164)  LC_2 Logic Functioning bit
 (1 5)  (655 165)  (655 165)  routing T_13_10.lc_trk_g2_2 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (28 5)  (682 165)  (682 165)  routing T_13_10.lc_trk_g2_0 <X> T_13_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 165)  (683 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 165)  (685 165)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 165)  (686 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 165)  (689 165)  routing T_13_10.lc_trk_g0_2 <X> T_13_10.input_2_2
 (36 5)  (690 165)  (690 165)  LC_2 Logic Functioning bit
 (37 5)  (691 165)  (691 165)  LC_2 Logic Functioning bit
 (39 5)  (693 165)  (693 165)  LC_2 Logic Functioning bit
 (40 5)  (694 165)  (694 165)  LC_2 Logic Functioning bit
 (41 5)  (695 165)  (695 165)  LC_2 Logic Functioning bit
 (42 5)  (696 165)  (696 165)  LC_2 Logic Functioning bit
 (51 5)  (705 165)  (705 165)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 9)  (669 169)  (669 169)  routing T_13_10.sp4_v_t_29 <X> T_13_10.lc_trk_g2_0
 (16 9)  (670 169)  (670 169)  routing T_13_10.sp4_v_t_29 <X> T_13_10.lc_trk_g2_0
 (17 9)  (671 169)  (671 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (676 169)  (676 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (677 169)  (677 169)  routing T_13_10.sp4_h_l_15 <X> T_13_10.lc_trk_g2_2
 (24 9)  (678 169)  (678 169)  routing T_13_10.sp4_h_l_15 <X> T_13_10.lc_trk_g2_2
 (25 9)  (679 169)  (679 169)  routing T_13_10.sp4_h_l_15 <X> T_13_10.lc_trk_g2_2
 (27 10)  (681 170)  (681 170)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 170)  (683 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 170)  (685 170)  routing T_13_10.lc_trk_g2_6 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 170)  (686 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 170)  (687 170)  routing T_13_10.lc_trk_g2_6 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 170)  (691 170)  LC_5 Logic Functioning bit
 (39 10)  (693 170)  (693 170)  LC_5 Logic Functioning bit
 (47 10)  (701 170)  (701 170)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (676 171)  (676 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 171)  (679 171)  routing T_13_10.sp4_r_v_b_38 <X> T_13_10.lc_trk_g2_6
 (30 11)  (684 171)  (684 171)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 171)  (685 171)  routing T_13_10.lc_trk_g2_6 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 171)  (691 171)  LC_5 Logic Functioning bit
 (39 11)  (693 171)  (693 171)  LC_5 Logic Functioning bit
 (0 14)  (654 174)  (654 174)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 174)  (655 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (665 174)  (665 174)  routing T_13_10.sp4_h_r_5 <X> T_13_10.sp4_v_t_46
 (13 14)  (667 174)  (667 174)  routing T_13_10.sp4_h_r_5 <X> T_13_10.sp4_v_t_46
 (14 14)  (668 174)  (668 174)  routing T_13_10.rgt_op_4 <X> T_13_10.lc_trk_g3_4
 (15 14)  (669 174)  (669 174)  routing T_13_10.sp4_h_l_16 <X> T_13_10.lc_trk_g3_5
 (16 14)  (670 174)  (670 174)  routing T_13_10.sp4_h_l_16 <X> T_13_10.lc_trk_g3_5
 (17 14)  (671 174)  (671 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (679 174)  (679 174)  routing T_13_10.rgt_op_6 <X> T_13_10.lc_trk_g3_6
 (0 15)  (654 175)  (654 175)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 175)  (655 175)  routing T_13_10.lc_trk_g3_5 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (12 15)  (666 175)  (666 175)  routing T_13_10.sp4_h_r_5 <X> T_13_10.sp4_v_t_46
 (15 15)  (669 175)  (669 175)  routing T_13_10.rgt_op_4 <X> T_13_10.lc_trk_g3_4
 (17 15)  (671 175)  (671 175)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (672 175)  (672 175)  routing T_13_10.sp4_h_l_16 <X> T_13_10.lc_trk_g3_5
 (22 15)  (676 175)  (676 175)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 175)  (678 175)  routing T_13_10.rgt_op_6 <X> T_13_10.lc_trk_g3_6


LogicTile_14_10

 (14 0)  (722 160)  (722 160)  routing T_14_10.sp4_h_l_5 <X> T_14_10.lc_trk_g0_0
 (15 0)  (723 160)  (723 160)  routing T_14_10.sp4_h_l_4 <X> T_14_10.lc_trk_g0_1
 (16 0)  (724 160)  (724 160)  routing T_14_10.sp4_h_l_4 <X> T_14_10.lc_trk_g0_1
 (17 0)  (725 160)  (725 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (726 160)  (726 160)  routing T_14_10.sp4_h_l_4 <X> T_14_10.lc_trk_g0_1
 (22 0)  (730 160)  (730 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (733 160)  (733 160)  routing T_14_10.sp4_h_l_7 <X> T_14_10.lc_trk_g0_2
 (27 0)  (735 160)  (735 160)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 160)  (737 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 160)  (740 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 160)  (741 160)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 160)  (742 160)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 160)  (743 160)  routing T_14_10.lc_trk_g0_4 <X> T_14_10.input_2_0
 (36 0)  (744 160)  (744 160)  LC_0 Logic Functioning bit
 (14 1)  (722 161)  (722 161)  routing T_14_10.sp4_h_l_5 <X> T_14_10.lc_trk_g0_0
 (15 1)  (723 161)  (723 161)  routing T_14_10.sp4_h_l_5 <X> T_14_10.lc_trk_g0_0
 (16 1)  (724 161)  (724 161)  routing T_14_10.sp4_h_l_5 <X> T_14_10.lc_trk_g0_0
 (17 1)  (725 161)  (725 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (726 161)  (726 161)  routing T_14_10.sp4_h_l_4 <X> T_14_10.lc_trk_g0_1
 (21 1)  (729 161)  (729 161)  routing T_14_10.sp4_r_v_b_32 <X> T_14_10.lc_trk_g0_3
 (22 1)  (730 161)  (730 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 161)  (731 161)  routing T_14_10.sp4_h_l_7 <X> T_14_10.lc_trk_g0_2
 (24 1)  (732 161)  (732 161)  routing T_14_10.sp4_h_l_7 <X> T_14_10.lc_trk_g0_2
 (25 1)  (733 161)  (733 161)  routing T_14_10.sp4_h_l_7 <X> T_14_10.lc_trk_g0_2
 (28 1)  (736 161)  (736 161)  routing T_14_10.lc_trk_g2_0 <X> T_14_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 161)  (737 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 161)  (738 161)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 161)  (739 161)  routing T_14_10.lc_trk_g3_2 <X> T_14_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 161)  (740 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (744 161)  (744 161)  LC_0 Logic Functioning bit
 (37 1)  (745 161)  (745 161)  LC_0 Logic Functioning bit
 (38 1)  (746 161)  (746 161)  LC_0 Logic Functioning bit
 (39 1)  (747 161)  (747 161)  LC_0 Logic Functioning bit
 (40 1)  (748 161)  (748 161)  LC_0 Logic Functioning bit
 (41 1)  (749 161)  (749 161)  LC_0 Logic Functioning bit
 (43 1)  (751 161)  (751 161)  LC_0 Logic Functioning bit
 (2 2)  (710 162)  (710 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (722 162)  (722 162)  routing T_14_10.wire_logic_cluster/lc_4/out <X> T_14_10.lc_trk_g0_4
 (22 2)  (730 162)  (730 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (735 162)  (735 162)  routing T_14_10.lc_trk_g3_3 <X> T_14_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 162)  (736 162)  routing T_14_10.lc_trk_g3_3 <X> T_14_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 162)  (737 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 162)  (740 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 162)  (741 162)  routing T_14_10.lc_trk_g3_1 <X> T_14_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 162)  (742 162)  routing T_14_10.lc_trk_g3_1 <X> T_14_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 162)  (744 162)  LC_1 Logic Functioning bit
 (37 2)  (745 162)  (745 162)  LC_1 Logic Functioning bit
 (38 2)  (746 162)  (746 162)  LC_1 Logic Functioning bit
 (39 2)  (747 162)  (747 162)  LC_1 Logic Functioning bit
 (41 2)  (749 162)  (749 162)  LC_1 Logic Functioning bit
 (42 2)  (750 162)  (750 162)  LC_1 Logic Functioning bit
 (43 2)  (751 162)  (751 162)  LC_1 Logic Functioning bit
 (46 2)  (754 162)  (754 162)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (758 162)  (758 162)  Cascade bit: LH_LC01_inmux02_5

 (2 3)  (710 163)  (710 163)  routing T_14_10.lc_trk_g0_0 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (17 3)  (725 163)  (725 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (729 163)  (729 163)  routing T_14_10.sp4_r_v_b_31 <X> T_14_10.lc_trk_g0_7
 (26 3)  (734 163)  (734 163)  routing T_14_10.lc_trk_g0_3 <X> T_14_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 163)  (737 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 163)  (738 163)  routing T_14_10.lc_trk_g3_3 <X> T_14_10.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 163)  (744 163)  LC_1 Logic Functioning bit
 (37 3)  (745 163)  (745 163)  LC_1 Logic Functioning bit
 (38 3)  (746 163)  (746 163)  LC_1 Logic Functioning bit
 (41 3)  (749 163)  (749 163)  LC_1 Logic Functioning bit
 (42 3)  (750 163)  (750 163)  LC_1 Logic Functioning bit
 (43 3)  (751 163)  (751 163)  LC_1 Logic Functioning bit
 (1 4)  (709 164)  (709 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (723 164)  (723 164)  routing T_14_10.bot_op_1 <X> T_14_10.lc_trk_g1_1
 (17 4)  (725 164)  (725 164)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (735 164)  (735 164)  routing T_14_10.lc_trk_g3_4 <X> T_14_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 164)  (736 164)  routing T_14_10.lc_trk_g3_4 <X> T_14_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 164)  (737 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 164)  (738 164)  routing T_14_10.lc_trk_g3_4 <X> T_14_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 164)  (739 164)  routing T_14_10.lc_trk_g3_6 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 164)  (740 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 164)  (741 164)  routing T_14_10.lc_trk_g3_6 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 164)  (742 164)  routing T_14_10.lc_trk_g3_6 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (38 4)  (746 164)  (746 164)  LC_2 Logic Functioning bit
 (41 4)  (749 164)  (749 164)  LC_2 Logic Functioning bit
 (1 5)  (709 165)  (709 165)  routing T_14_10.lc_trk_g0_2 <X> T_14_10.wire_logic_cluster/lc_7/cen
 (22 5)  (730 165)  (730 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (733 165)  (733 165)  routing T_14_10.sp4_r_v_b_26 <X> T_14_10.lc_trk_g1_2
 (28 5)  (736 165)  (736 165)  routing T_14_10.lc_trk_g2_0 <X> T_14_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 165)  (737 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 165)  (739 165)  routing T_14_10.lc_trk_g3_6 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 165)  (740 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (741 165)  (741 165)  routing T_14_10.lc_trk_g3_3 <X> T_14_10.input_2_2
 (34 5)  (742 165)  (742 165)  routing T_14_10.lc_trk_g3_3 <X> T_14_10.input_2_2
 (35 5)  (743 165)  (743 165)  routing T_14_10.lc_trk_g3_3 <X> T_14_10.input_2_2
 (37 5)  (745 165)  (745 165)  LC_2 Logic Functioning bit
 (38 5)  (746 165)  (746 165)  LC_2 Logic Functioning bit
 (41 5)  (749 165)  (749 165)  LC_2 Logic Functioning bit
 (42 5)  (750 165)  (750 165)  LC_2 Logic Functioning bit
 (43 5)  (751 165)  (751 165)  LC_2 Logic Functioning bit
 (15 6)  (723 166)  (723 166)  routing T_14_10.sp4_h_r_13 <X> T_14_10.lc_trk_g1_5
 (16 6)  (724 166)  (724 166)  routing T_14_10.sp4_h_r_13 <X> T_14_10.lc_trk_g1_5
 (17 6)  (725 166)  (725 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (726 166)  (726 166)  routing T_14_10.sp4_h_r_13 <X> T_14_10.lc_trk_g1_5
 (21 6)  (729 166)  (729 166)  routing T_14_10.sp4_h_l_2 <X> T_14_10.lc_trk_g1_7
 (22 6)  (730 166)  (730 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (731 166)  (731 166)  routing T_14_10.sp4_h_l_2 <X> T_14_10.lc_trk_g1_7
 (24 6)  (732 166)  (732 166)  routing T_14_10.sp4_h_l_2 <X> T_14_10.lc_trk_g1_7
 (28 6)  (736 166)  (736 166)  routing T_14_10.lc_trk_g2_2 <X> T_14_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 166)  (737 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 166)  (740 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 166)  (741 166)  routing T_14_10.lc_trk_g2_0 <X> T_14_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 166)  (744 166)  LC_3 Logic Functioning bit
 (42 6)  (750 166)  (750 166)  LC_3 Logic Functioning bit
 (43 6)  (751 166)  (751 166)  LC_3 Logic Functioning bit
 (50 6)  (758 166)  (758 166)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (734 167)  (734 167)  routing T_14_10.lc_trk_g2_3 <X> T_14_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 167)  (736 167)  routing T_14_10.lc_trk_g2_3 <X> T_14_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 167)  (737 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 167)  (738 167)  routing T_14_10.lc_trk_g2_2 <X> T_14_10.wire_logic_cluster/lc_3/in_1
 (37 7)  (745 167)  (745 167)  LC_3 Logic Functioning bit
 (38 7)  (746 167)  (746 167)  LC_3 Logic Functioning bit
 (41 7)  (749 167)  (749 167)  LC_3 Logic Functioning bit
 (42 7)  (750 167)  (750 167)  LC_3 Logic Functioning bit
 (43 7)  (751 167)  (751 167)  LC_3 Logic Functioning bit
 (14 8)  (722 168)  (722 168)  routing T_14_10.sp4_v_b_24 <X> T_14_10.lc_trk_g2_0
 (16 8)  (724 168)  (724 168)  routing T_14_10.sp4_v_t_12 <X> T_14_10.lc_trk_g2_1
 (17 8)  (725 168)  (725 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (726 168)  (726 168)  routing T_14_10.sp4_v_t_12 <X> T_14_10.lc_trk_g2_1
 (22 8)  (730 168)  (730 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (731 168)  (731 168)  routing T_14_10.sp4_h_r_27 <X> T_14_10.lc_trk_g2_3
 (24 8)  (732 168)  (732 168)  routing T_14_10.sp4_h_r_27 <X> T_14_10.lc_trk_g2_3
 (25 8)  (733 168)  (733 168)  routing T_14_10.sp4_h_r_34 <X> T_14_10.lc_trk_g2_2
 (28 8)  (736 168)  (736 168)  routing T_14_10.lc_trk_g2_3 <X> T_14_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 168)  (737 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 168)  (739 168)  routing T_14_10.lc_trk_g0_7 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 168)  (740 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (42 8)  (750 168)  (750 168)  LC_4 Logic Functioning bit
 (43 8)  (751 168)  (751 168)  LC_4 Logic Functioning bit
 (45 8)  (753 168)  (753 168)  LC_4 Logic Functioning bit
 (46 8)  (754 168)  (754 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (758 168)  (758 168)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (759 168)  (759 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (760 168)  (760 168)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (53 8)  (761 168)  (761 168)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (16 9)  (724 169)  (724 169)  routing T_14_10.sp4_v_b_24 <X> T_14_10.lc_trk_g2_0
 (17 9)  (725 169)  (725 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (729 169)  (729 169)  routing T_14_10.sp4_h_r_27 <X> T_14_10.lc_trk_g2_3
 (22 9)  (730 169)  (730 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 169)  (731 169)  routing T_14_10.sp4_h_r_34 <X> T_14_10.lc_trk_g2_2
 (24 9)  (732 169)  (732 169)  routing T_14_10.sp4_h_r_34 <X> T_14_10.lc_trk_g2_2
 (27 9)  (735 169)  (735 169)  routing T_14_10.lc_trk_g1_1 <X> T_14_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 169)  (737 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 169)  (738 169)  routing T_14_10.lc_trk_g2_3 <X> T_14_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 169)  (739 169)  routing T_14_10.lc_trk_g0_7 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 169)  (745 169)  LC_4 Logic Functioning bit
 (39 9)  (747 169)  (747 169)  LC_4 Logic Functioning bit
 (42 9)  (750 169)  (750 169)  LC_4 Logic Functioning bit
 (43 9)  (751 169)  (751 169)  LC_4 Logic Functioning bit
 (46 9)  (754 169)  (754 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (27 10)  (735 170)  (735 170)  routing T_14_10.lc_trk_g1_7 <X> T_14_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 170)  (737 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 170)  (738 170)  routing T_14_10.lc_trk_g1_7 <X> T_14_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 170)  (739 170)  routing T_14_10.lc_trk_g2_4 <X> T_14_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 170)  (740 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 170)  (741 170)  routing T_14_10.lc_trk_g2_4 <X> T_14_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 170)  (744 170)  LC_5 Logic Functioning bit
 (37 10)  (745 170)  (745 170)  LC_5 Logic Functioning bit
 (38 10)  (746 170)  (746 170)  LC_5 Logic Functioning bit
 (39 10)  (747 170)  (747 170)  LC_5 Logic Functioning bit
 (41 10)  (749 170)  (749 170)  LC_5 Logic Functioning bit
 (43 10)  (751 170)  (751 170)  LC_5 Logic Functioning bit
 (14 11)  (722 171)  (722 171)  routing T_14_10.sp4_h_l_17 <X> T_14_10.lc_trk_g2_4
 (15 11)  (723 171)  (723 171)  routing T_14_10.sp4_h_l_17 <X> T_14_10.lc_trk_g2_4
 (16 11)  (724 171)  (724 171)  routing T_14_10.sp4_h_l_17 <X> T_14_10.lc_trk_g2_4
 (17 11)  (725 171)  (725 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (29 11)  (737 171)  (737 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 171)  (738 171)  routing T_14_10.lc_trk_g1_7 <X> T_14_10.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 171)  (744 171)  LC_5 Logic Functioning bit
 (37 11)  (745 171)  (745 171)  LC_5 Logic Functioning bit
 (38 11)  (746 171)  (746 171)  LC_5 Logic Functioning bit
 (39 11)  (747 171)  (747 171)  LC_5 Logic Functioning bit
 (40 11)  (748 171)  (748 171)  LC_5 Logic Functioning bit
 (41 11)  (749 171)  (749 171)  LC_5 Logic Functioning bit
 (42 11)  (750 171)  (750 171)  LC_5 Logic Functioning bit
 (43 11)  (751 171)  (751 171)  LC_5 Logic Functioning bit
 (10 12)  (718 172)  (718 172)  routing T_14_10.sp4_v_t_40 <X> T_14_10.sp4_h_r_10
 (14 12)  (722 172)  (722 172)  routing T_14_10.sp4_v_t_21 <X> T_14_10.lc_trk_g3_0
 (15 12)  (723 172)  (723 172)  routing T_14_10.tnr_op_1 <X> T_14_10.lc_trk_g3_1
 (17 12)  (725 172)  (725 172)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (730 172)  (730 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 172)  (731 172)  routing T_14_10.sp4_h_r_27 <X> T_14_10.lc_trk_g3_3
 (24 12)  (732 172)  (732 172)  routing T_14_10.sp4_h_r_27 <X> T_14_10.lc_trk_g3_3
 (26 12)  (734 172)  (734 172)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 172)  (735 172)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 172)  (736 172)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 172)  (737 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 172)  (740 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 172)  (741 172)  routing T_14_10.lc_trk_g2_1 <X> T_14_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 172)  (744 172)  LC_6 Logic Functioning bit
 (37 12)  (745 172)  (745 172)  LC_6 Logic Functioning bit
 (38 12)  (746 172)  (746 172)  LC_6 Logic Functioning bit
 (39 12)  (747 172)  (747 172)  LC_6 Logic Functioning bit
 (40 12)  (748 172)  (748 172)  LC_6 Logic Functioning bit
 (42 12)  (750 172)  (750 172)  LC_6 Logic Functioning bit
 (43 12)  (751 172)  (751 172)  LC_6 Logic Functioning bit
 (50 12)  (758 172)  (758 172)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (722 173)  (722 173)  routing T_14_10.sp4_v_t_21 <X> T_14_10.lc_trk_g3_0
 (16 13)  (724 173)  (724 173)  routing T_14_10.sp4_v_t_21 <X> T_14_10.lc_trk_g3_0
 (17 13)  (725 173)  (725 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (729 173)  (729 173)  routing T_14_10.sp4_h_r_27 <X> T_14_10.lc_trk_g3_3
 (22 13)  (730 173)  (730 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (731 173)  (731 173)  routing T_14_10.sp4_h_l_15 <X> T_14_10.lc_trk_g3_2
 (24 13)  (732 173)  (732 173)  routing T_14_10.sp4_h_l_15 <X> T_14_10.lc_trk_g3_2
 (25 13)  (733 173)  (733 173)  routing T_14_10.sp4_h_l_15 <X> T_14_10.lc_trk_g3_2
 (27 13)  (735 173)  (735 173)  routing T_14_10.lc_trk_g1_5 <X> T_14_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 173)  (737 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 173)  (744 173)  LC_6 Logic Functioning bit
 (37 13)  (745 173)  (745 173)  LC_6 Logic Functioning bit
 (38 13)  (746 173)  (746 173)  LC_6 Logic Functioning bit
 (39 13)  (747 173)  (747 173)  LC_6 Logic Functioning bit
 (40 13)  (748 173)  (748 173)  LC_6 Logic Functioning bit
 (41 13)  (749 173)  (749 173)  LC_6 Logic Functioning bit
 (42 13)  (750 173)  (750 173)  LC_6 Logic Functioning bit
 (43 13)  (751 173)  (751 173)  LC_6 Logic Functioning bit
 (14 14)  (722 174)  (722 174)  routing T_14_10.wire_logic_cluster/lc_4/out <X> T_14_10.lc_trk_g3_4
 (25 14)  (733 174)  (733 174)  routing T_14_10.wire_logic_cluster/lc_6/out <X> T_14_10.lc_trk_g3_6
 (8 15)  (716 175)  (716 175)  routing T_14_10.sp4_h_r_10 <X> T_14_10.sp4_v_t_47
 (9 15)  (717 175)  (717 175)  routing T_14_10.sp4_h_r_10 <X> T_14_10.sp4_v_t_47
 (17 15)  (725 175)  (725 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (730 175)  (730 175)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_10

 (0 0)  (762 160)  (762 160)  Negative Clock bit

 (12 0)  (774 160)  (774 160)  routing T_15_10.sp4_h_l_46 <X> T_15_10.sp4_h_r_2
 (21 0)  (783 160)  (783 160)  routing T_15_10.wire_logic_cluster/lc_3/out <X> T_15_10.lc_trk_g0_3
 (22 0)  (784 160)  (784 160)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (789 160)  (789 160)  routing T_15_10.lc_trk_g3_0 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 160)  (790 160)  routing T_15_10.lc_trk_g3_0 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 160)  (791 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 160)  (794 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (797 160)  (797 160)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_0
 (36 0)  (798 160)  (798 160)  LC_0 Logic Functioning bit
 (39 0)  (801 160)  (801 160)  LC_0 Logic Functioning bit
 (41 0)  (803 160)  (803 160)  LC_0 Logic Functioning bit
 (42 0)  (804 160)  (804 160)  LC_0 Logic Functioning bit
 (44 0)  (806 160)  (806 160)  LC_0 Logic Functioning bit
 (45 0)  (807 160)  (807 160)  LC_0 Logic Functioning bit
 (13 1)  (775 161)  (775 161)  routing T_15_10.sp4_h_l_46 <X> T_15_10.sp4_h_r_2
 (22 1)  (784 161)  (784 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (32 1)  (794 161)  (794 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (795 161)  (795 161)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_0
 (34 1)  (796 161)  (796 161)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_0
 (35 1)  (797 161)  (797 161)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_0
 (36 1)  (798 161)  (798 161)  LC_0 Logic Functioning bit
 (39 1)  (801 161)  (801 161)  LC_0 Logic Functioning bit
 (41 1)  (803 161)  (803 161)  LC_0 Logic Functioning bit
 (42 1)  (804 161)  (804 161)  LC_0 Logic Functioning bit
 (49 1)  (811 161)  (811 161)  Carry_In_Mux bit 

 (0 2)  (762 162)  (762 162)  routing T_15_10.glb_netwk_3 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (2 2)  (764 162)  (764 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (774 162)  (774 162)  routing T_15_10.sp4_v_t_45 <X> T_15_10.sp4_h_l_39
 (14 2)  (776 162)  (776 162)  routing T_15_10.bnr_op_4 <X> T_15_10.lc_trk_g0_4
 (17 2)  (779 162)  (779 162)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 162)  (780 162)  routing T_15_10.wire_logic_cluster/lc_5/out <X> T_15_10.lc_trk_g0_5
 (27 2)  (789 162)  (789 162)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 162)  (790 162)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 162)  (791 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 162)  (792 162)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 162)  (794 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 162)  (798 162)  LC_1 Logic Functioning bit
 (39 2)  (801 162)  (801 162)  LC_1 Logic Functioning bit
 (41 2)  (803 162)  (803 162)  LC_1 Logic Functioning bit
 (42 2)  (804 162)  (804 162)  LC_1 Logic Functioning bit
 (44 2)  (806 162)  (806 162)  LC_1 Logic Functioning bit
 (45 2)  (807 162)  (807 162)  LC_1 Logic Functioning bit
 (0 3)  (762 163)  (762 163)  routing T_15_10.glb_netwk_3 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (11 3)  (773 163)  (773 163)  routing T_15_10.sp4_v_t_45 <X> T_15_10.sp4_h_l_39
 (13 3)  (775 163)  (775 163)  routing T_15_10.sp4_v_t_45 <X> T_15_10.sp4_h_l_39
 (14 3)  (776 163)  (776 163)  routing T_15_10.bnr_op_4 <X> T_15_10.lc_trk_g0_4
 (17 3)  (779 163)  (779 163)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (30 3)  (792 163)  (792 163)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 163)  (794 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (795 163)  (795 163)  routing T_15_10.lc_trk_g2_1 <X> T_15_10.input_2_1
 (36 3)  (798 163)  (798 163)  LC_1 Logic Functioning bit
 (39 3)  (801 163)  (801 163)  LC_1 Logic Functioning bit
 (41 3)  (803 163)  (803 163)  LC_1 Logic Functioning bit
 (42 3)  (804 163)  (804 163)  LC_1 Logic Functioning bit
 (1 4)  (763 164)  (763 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (25 4)  (787 164)  (787 164)  routing T_15_10.wire_logic_cluster/lc_2/out <X> T_15_10.lc_trk_g1_2
 (27 4)  (789 164)  (789 164)  routing T_15_10.lc_trk_g1_2 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 164)  (791 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 164)  (794 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (797 164)  (797 164)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_2
 (36 4)  (798 164)  (798 164)  LC_2 Logic Functioning bit
 (39 4)  (801 164)  (801 164)  LC_2 Logic Functioning bit
 (41 4)  (803 164)  (803 164)  LC_2 Logic Functioning bit
 (42 4)  (804 164)  (804 164)  LC_2 Logic Functioning bit
 (44 4)  (806 164)  (806 164)  LC_2 Logic Functioning bit
 (45 4)  (807 164)  (807 164)  LC_2 Logic Functioning bit
 (1 5)  (763 165)  (763 165)  routing T_15_10.lc_trk_g0_2 <X> T_15_10.wire_logic_cluster/lc_7/cen
 (22 5)  (784 165)  (784 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 165)  (792 165)  routing T_15_10.lc_trk_g1_2 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 165)  (794 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (795 165)  (795 165)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_2
 (34 5)  (796 165)  (796 165)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_2
 (35 5)  (797 165)  (797 165)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_2
 (36 5)  (798 165)  (798 165)  LC_2 Logic Functioning bit
 (39 5)  (801 165)  (801 165)  LC_2 Logic Functioning bit
 (41 5)  (803 165)  (803 165)  LC_2 Logic Functioning bit
 (42 5)  (804 165)  (804 165)  LC_2 Logic Functioning bit
 (12 6)  (774 166)  (774 166)  routing T_15_10.sp4_h_r_2 <X> T_15_10.sp4_h_l_40
 (25 6)  (787 166)  (787 166)  routing T_15_10.wire_logic_cluster/lc_6/out <X> T_15_10.lc_trk_g1_6
 (27 6)  (789 166)  (789 166)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 166)  (790 166)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 166)  (791 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 166)  (792 166)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 166)  (794 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 166)  (798 166)  LC_3 Logic Functioning bit
 (39 6)  (801 166)  (801 166)  LC_3 Logic Functioning bit
 (41 6)  (803 166)  (803 166)  LC_3 Logic Functioning bit
 (42 6)  (804 166)  (804 166)  LC_3 Logic Functioning bit
 (44 6)  (806 166)  (806 166)  LC_3 Logic Functioning bit
 (45 6)  (807 166)  (807 166)  LC_3 Logic Functioning bit
 (13 7)  (775 167)  (775 167)  routing T_15_10.sp4_h_r_2 <X> T_15_10.sp4_h_l_40
 (22 7)  (784 167)  (784 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 167)  (792 167)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 167)  (794 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 167)  (797 167)  routing T_15_10.lc_trk_g0_3 <X> T_15_10.input_2_3
 (36 7)  (798 167)  (798 167)  LC_3 Logic Functioning bit
 (39 7)  (801 167)  (801 167)  LC_3 Logic Functioning bit
 (41 7)  (803 167)  (803 167)  LC_3 Logic Functioning bit
 (42 7)  (804 167)  (804 167)  LC_3 Logic Functioning bit
 (17 8)  (779 168)  (779 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 168)  (780 168)  routing T_15_10.wire_logic_cluster/lc_1/out <X> T_15_10.lc_trk_g2_1
 (27 8)  (789 168)  (789 168)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 168)  (790 168)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 168)  (791 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 168)  (792 168)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 168)  (794 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (797 168)  (797 168)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_4
 (36 8)  (798 168)  (798 168)  LC_4 Logic Functioning bit
 (39 8)  (801 168)  (801 168)  LC_4 Logic Functioning bit
 (41 8)  (803 168)  (803 168)  LC_4 Logic Functioning bit
 (42 8)  (804 168)  (804 168)  LC_4 Logic Functioning bit
 (44 8)  (806 168)  (806 168)  LC_4 Logic Functioning bit
 (45 8)  (807 168)  (807 168)  LC_4 Logic Functioning bit
 (32 9)  (794 169)  (794 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (795 169)  (795 169)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_4
 (34 9)  (796 169)  (796 169)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_4
 (35 9)  (797 169)  (797 169)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_4
 (36 9)  (798 169)  (798 169)  LC_4 Logic Functioning bit
 (39 9)  (801 169)  (801 169)  LC_4 Logic Functioning bit
 (41 9)  (803 169)  (803 169)  LC_4 Logic Functioning bit
 (42 9)  (804 169)  (804 169)  LC_4 Logic Functioning bit
 (21 10)  (783 170)  (783 170)  routing T_15_10.wire_logic_cluster/lc_7/out <X> T_15_10.lc_trk_g2_7
 (22 10)  (784 170)  (784 170)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (789 170)  (789 170)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 170)  (790 170)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 170)  (791 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 170)  (792 170)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 170)  (794 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (797 170)  (797 170)  routing T_15_10.lc_trk_g0_5 <X> T_15_10.input_2_5
 (36 10)  (798 170)  (798 170)  LC_5 Logic Functioning bit
 (39 10)  (801 170)  (801 170)  LC_5 Logic Functioning bit
 (41 10)  (803 170)  (803 170)  LC_5 Logic Functioning bit
 (42 10)  (804 170)  (804 170)  LC_5 Logic Functioning bit
 (44 10)  (806 170)  (806 170)  LC_5 Logic Functioning bit
 (45 10)  (807 170)  (807 170)  LC_5 Logic Functioning bit
 (30 11)  (792 171)  (792 171)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 171)  (794 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (798 171)  (798 171)  LC_5 Logic Functioning bit
 (39 11)  (801 171)  (801 171)  LC_5 Logic Functioning bit
 (41 11)  (803 171)  (803 171)  LC_5 Logic Functioning bit
 (42 11)  (804 171)  (804 171)  LC_5 Logic Functioning bit
 (14 12)  (776 172)  (776 172)  routing T_15_10.wire_logic_cluster/lc_0/out <X> T_15_10.lc_trk_g3_0
 (27 12)  (789 172)  (789 172)  routing T_15_10.lc_trk_g1_6 <X> T_15_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 172)  (791 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 172)  (792 172)  routing T_15_10.lc_trk_g1_6 <X> T_15_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 172)  (794 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (797 172)  (797 172)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_6
 (36 12)  (798 172)  (798 172)  LC_6 Logic Functioning bit
 (39 12)  (801 172)  (801 172)  LC_6 Logic Functioning bit
 (41 12)  (803 172)  (803 172)  LC_6 Logic Functioning bit
 (42 12)  (804 172)  (804 172)  LC_6 Logic Functioning bit
 (44 12)  (806 172)  (806 172)  LC_6 Logic Functioning bit
 (45 12)  (807 172)  (807 172)  LC_6 Logic Functioning bit
 (17 13)  (779 173)  (779 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 173)  (792 173)  routing T_15_10.lc_trk_g1_6 <X> T_15_10.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 173)  (794 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (795 173)  (795 173)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_6
 (34 13)  (796 173)  (796 173)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_6
 (35 13)  (797 173)  (797 173)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.input_2_6
 (36 13)  (798 173)  (798 173)  LC_6 Logic Functioning bit
 (39 13)  (801 173)  (801 173)  LC_6 Logic Functioning bit
 (41 13)  (803 173)  (803 173)  LC_6 Logic Functioning bit
 (42 13)  (804 173)  (804 173)  LC_6 Logic Functioning bit
 (1 14)  (763 174)  (763 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 174)  (776 174)  routing T_15_10.wire_logic_cluster/lc_4/out <X> T_15_10.lc_trk_g3_4
 (22 14)  (784 174)  (784 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (788 174)  (788 174)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 174)  (789 174)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 174)  (790 174)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 174)  (791 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 174)  (792 174)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 174)  (794 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 174)  (798 174)  LC_7 Logic Functioning bit
 (37 14)  (799 174)  (799 174)  LC_7 Logic Functioning bit
 (38 14)  (800 174)  (800 174)  LC_7 Logic Functioning bit
 (39 14)  (801 174)  (801 174)  LC_7 Logic Functioning bit
 (45 14)  (807 174)  (807 174)  LC_7 Logic Functioning bit
 (1 15)  (763 175)  (763 175)  routing T_15_10.lc_trk_g0_4 <X> T_15_10.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 175)  (779 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (783 175)  (783 175)  routing T_15_10.sp4_r_v_b_47 <X> T_15_10.lc_trk_g3_7
 (26 15)  (788 175)  (788 175)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 175)  (790 175)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 175)  (791 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 175)  (792 175)  routing T_15_10.lc_trk_g3_7 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (40 15)  (802 175)  (802 175)  LC_7 Logic Functioning bit
 (41 15)  (803 175)  (803 175)  LC_7 Logic Functioning bit
 (42 15)  (804 175)  (804 175)  LC_7 Logic Functioning bit
 (43 15)  (805 175)  (805 175)  LC_7 Logic Functioning bit


LogicTile_16_10

 (14 0)  (830 160)  (830 160)  routing T_16_10.lft_op_0 <X> T_16_10.lc_trk_g0_0
 (15 0)  (831 160)  (831 160)  routing T_16_10.lft_op_1 <X> T_16_10.lc_trk_g0_1
 (17 0)  (833 160)  (833 160)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 160)  (834 160)  routing T_16_10.lft_op_1 <X> T_16_10.lc_trk_g0_1
 (21 0)  (837 160)  (837 160)  routing T_16_10.lft_op_3 <X> T_16_10.lc_trk_g0_3
 (22 0)  (838 160)  (838 160)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 160)  (840 160)  routing T_16_10.lft_op_3 <X> T_16_10.lc_trk_g0_3
 (25 0)  (841 160)  (841 160)  routing T_16_10.wire_logic_cluster/lc_2/out <X> T_16_10.lc_trk_g0_2
 (26 0)  (842 160)  (842 160)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 160)  (844 160)  routing T_16_10.lc_trk_g2_1 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 160)  (845 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 160)  (848 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 160)  (849 160)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 160)  (850 160)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 160)  (851 160)  routing T_16_10.lc_trk_g2_4 <X> T_16_10.input_2_0
 (36 0)  (852 160)  (852 160)  LC_0 Logic Functioning bit
 (37 0)  (853 160)  (853 160)  LC_0 Logic Functioning bit
 (38 0)  (854 160)  (854 160)  LC_0 Logic Functioning bit
 (39 0)  (855 160)  (855 160)  LC_0 Logic Functioning bit
 (40 0)  (856 160)  (856 160)  LC_0 Logic Functioning bit
 (41 0)  (857 160)  (857 160)  LC_0 Logic Functioning bit
 (42 0)  (858 160)  (858 160)  LC_0 Logic Functioning bit
 (43 0)  (859 160)  (859 160)  LC_0 Logic Functioning bit
 (15 1)  (831 161)  (831 161)  routing T_16_10.lft_op_0 <X> T_16_10.lc_trk_g0_0
 (17 1)  (833 161)  (833 161)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (838 161)  (838 161)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (842 161)  (842 161)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 161)  (844 161)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 161)  (845 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 161)  (848 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (849 161)  (849 161)  routing T_16_10.lc_trk_g2_4 <X> T_16_10.input_2_0
 (36 1)  (852 161)  (852 161)  LC_0 Logic Functioning bit
 (37 1)  (853 161)  (853 161)  LC_0 Logic Functioning bit
 (38 1)  (854 161)  (854 161)  LC_0 Logic Functioning bit
 (39 1)  (855 161)  (855 161)  LC_0 Logic Functioning bit
 (40 1)  (856 161)  (856 161)  LC_0 Logic Functioning bit
 (42 1)  (858 161)  (858 161)  LC_0 Logic Functioning bit
 (43 1)  (859 161)  (859 161)  LC_0 Logic Functioning bit
 (12 2)  (828 162)  (828 162)  routing T_16_10.sp4_v_t_39 <X> T_16_10.sp4_h_l_39
 (14 2)  (830 162)  (830 162)  routing T_16_10.lft_op_4 <X> T_16_10.lc_trk_g0_4
 (15 2)  (831 162)  (831 162)  routing T_16_10.lft_op_5 <X> T_16_10.lc_trk_g0_5
 (17 2)  (833 162)  (833 162)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 162)  (834 162)  routing T_16_10.lft_op_5 <X> T_16_10.lc_trk_g0_5
 (25 2)  (841 162)  (841 162)  routing T_16_10.lft_op_6 <X> T_16_10.lc_trk_g0_6
 (26 2)  (842 162)  (842 162)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 162)  (843 162)  routing T_16_10.lc_trk_g1_5 <X> T_16_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 162)  (845 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 162)  (846 162)  routing T_16_10.lc_trk_g1_5 <X> T_16_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 162)  (848 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 162)  (852 162)  LC_1 Logic Functioning bit
 (37 2)  (853 162)  (853 162)  LC_1 Logic Functioning bit
 (38 2)  (854 162)  (854 162)  LC_1 Logic Functioning bit
 (39 2)  (855 162)  (855 162)  LC_1 Logic Functioning bit
 (41 2)  (857 162)  (857 162)  LC_1 Logic Functioning bit
 (42 2)  (858 162)  (858 162)  LC_1 Logic Functioning bit
 (43 2)  (859 162)  (859 162)  LC_1 Logic Functioning bit
 (50 2)  (866 162)  (866 162)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (827 163)  (827 163)  routing T_16_10.sp4_v_t_39 <X> T_16_10.sp4_h_l_39
 (15 3)  (831 163)  (831 163)  routing T_16_10.lft_op_4 <X> T_16_10.lc_trk_g0_4
 (17 3)  (833 163)  (833 163)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (838 163)  (838 163)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 163)  (840 163)  routing T_16_10.lft_op_6 <X> T_16_10.lc_trk_g0_6
 (27 3)  (843 163)  (843 163)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 163)  (844 163)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 163)  (845 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 163)  (847 163)  routing T_16_10.lc_trk_g0_2 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 163)  (852 163)  LC_1 Logic Functioning bit
 (37 3)  (853 163)  (853 163)  LC_1 Logic Functioning bit
 (38 3)  (854 163)  (854 163)  LC_1 Logic Functioning bit
 (39 3)  (855 163)  (855 163)  LC_1 Logic Functioning bit
 (40 3)  (856 163)  (856 163)  LC_1 Logic Functioning bit
 (41 3)  (857 163)  (857 163)  LC_1 Logic Functioning bit
 (42 3)  (858 163)  (858 163)  LC_1 Logic Functioning bit
 (43 3)  (859 163)  (859 163)  LC_1 Logic Functioning bit
 (21 4)  (837 164)  (837 164)  routing T_16_10.bnr_op_3 <X> T_16_10.lc_trk_g1_3
 (22 4)  (838 164)  (838 164)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (841 164)  (841 164)  routing T_16_10.lft_op_2 <X> T_16_10.lc_trk_g1_2
 (26 4)  (842 164)  (842 164)  routing T_16_10.lc_trk_g0_4 <X> T_16_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 164)  (843 164)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 164)  (844 164)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 164)  (845 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 164)  (848 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 164)  (850 164)  routing T_16_10.lc_trk_g1_2 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 164)  (851 164)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.input_2_2
 (36 4)  (852 164)  (852 164)  LC_2 Logic Functioning bit
 (37 4)  (853 164)  (853 164)  LC_2 Logic Functioning bit
 (38 4)  (854 164)  (854 164)  LC_2 Logic Functioning bit
 (39 4)  (855 164)  (855 164)  LC_2 Logic Functioning bit
 (41 4)  (857 164)  (857 164)  LC_2 Logic Functioning bit
 (42 4)  (858 164)  (858 164)  LC_2 Logic Functioning bit
 (43 4)  (859 164)  (859 164)  LC_2 Logic Functioning bit
 (21 5)  (837 165)  (837 165)  routing T_16_10.bnr_op_3 <X> T_16_10.lc_trk_g1_3
 (22 5)  (838 165)  (838 165)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 165)  (840 165)  routing T_16_10.lft_op_2 <X> T_16_10.lc_trk_g1_2
 (29 5)  (845 165)  (845 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 165)  (846 165)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 165)  (847 165)  routing T_16_10.lc_trk_g1_2 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 165)  (848 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (849 165)  (849 165)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.input_2_2
 (34 5)  (850 165)  (850 165)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.input_2_2
 (35 5)  (851 165)  (851 165)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.input_2_2
 (36 5)  (852 165)  (852 165)  LC_2 Logic Functioning bit
 (37 5)  (853 165)  (853 165)  LC_2 Logic Functioning bit
 (38 5)  (854 165)  (854 165)  LC_2 Logic Functioning bit
 (39 5)  (855 165)  (855 165)  LC_2 Logic Functioning bit
 (40 5)  (856 165)  (856 165)  LC_2 Logic Functioning bit
 (41 5)  (857 165)  (857 165)  LC_2 Logic Functioning bit
 (42 5)  (858 165)  (858 165)  LC_2 Logic Functioning bit
 (43 5)  (859 165)  (859 165)  LC_2 Logic Functioning bit
 (5 6)  (821 166)  (821 166)  routing T_16_10.sp4_v_t_44 <X> T_16_10.sp4_h_l_38
 (8 6)  (824 166)  (824 166)  routing T_16_10.sp4_v_t_47 <X> T_16_10.sp4_h_l_41
 (9 6)  (825 166)  (825 166)  routing T_16_10.sp4_v_t_47 <X> T_16_10.sp4_h_l_41
 (10 6)  (826 166)  (826 166)  routing T_16_10.sp4_v_t_47 <X> T_16_10.sp4_h_l_41
 (11 6)  (827 166)  (827 166)  routing T_16_10.sp4_h_l_37 <X> T_16_10.sp4_v_t_40
 (16 6)  (832 166)  (832 166)  routing T_16_10.sp4_v_b_5 <X> T_16_10.lc_trk_g1_5
 (17 6)  (833 166)  (833 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (834 166)  (834 166)  routing T_16_10.sp4_v_b_5 <X> T_16_10.lc_trk_g1_5
 (21 6)  (837 166)  (837 166)  routing T_16_10.lft_op_7 <X> T_16_10.lc_trk_g1_7
 (22 6)  (838 166)  (838 166)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 166)  (840 166)  routing T_16_10.lft_op_7 <X> T_16_10.lc_trk_g1_7
 (25 6)  (841 166)  (841 166)  routing T_16_10.sp4_h_l_11 <X> T_16_10.lc_trk_g1_6
 (26 6)  (842 166)  (842 166)  routing T_16_10.lc_trk_g0_5 <X> T_16_10.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 166)  (845 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 166)  (848 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 166)  (849 166)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 166)  (850 166)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 166)  (851 166)  routing T_16_10.lc_trk_g2_5 <X> T_16_10.input_2_3
 (36 6)  (852 166)  (852 166)  LC_3 Logic Functioning bit
 (37 6)  (853 166)  (853 166)  LC_3 Logic Functioning bit
 (38 6)  (854 166)  (854 166)  LC_3 Logic Functioning bit
 (39 6)  (855 166)  (855 166)  LC_3 Logic Functioning bit
 (41 6)  (857 166)  (857 166)  LC_3 Logic Functioning bit
 (42 6)  (858 166)  (858 166)  LC_3 Logic Functioning bit
 (43 6)  (859 166)  (859 166)  LC_3 Logic Functioning bit
 (51 6)  (867 166)  (867 166)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (4 7)  (820 167)  (820 167)  routing T_16_10.sp4_v_t_44 <X> T_16_10.sp4_h_l_38
 (6 7)  (822 167)  (822 167)  routing T_16_10.sp4_v_t_44 <X> T_16_10.sp4_h_l_38
 (22 7)  (838 167)  (838 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (839 167)  (839 167)  routing T_16_10.sp4_h_l_11 <X> T_16_10.lc_trk_g1_6
 (24 7)  (840 167)  (840 167)  routing T_16_10.sp4_h_l_11 <X> T_16_10.lc_trk_g1_6
 (25 7)  (841 167)  (841 167)  routing T_16_10.sp4_h_l_11 <X> T_16_10.lc_trk_g1_6
 (29 7)  (845 167)  (845 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 167)  (847 167)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 167)  (848 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (849 167)  (849 167)  routing T_16_10.lc_trk_g2_5 <X> T_16_10.input_2_3
 (36 7)  (852 167)  (852 167)  LC_3 Logic Functioning bit
 (37 7)  (853 167)  (853 167)  LC_3 Logic Functioning bit
 (38 7)  (854 167)  (854 167)  LC_3 Logic Functioning bit
 (39 7)  (855 167)  (855 167)  LC_3 Logic Functioning bit
 (40 7)  (856 167)  (856 167)  LC_3 Logic Functioning bit
 (41 7)  (857 167)  (857 167)  LC_3 Logic Functioning bit
 (42 7)  (858 167)  (858 167)  LC_3 Logic Functioning bit
 (43 7)  (859 167)  (859 167)  LC_3 Logic Functioning bit
 (17 8)  (833 168)  (833 168)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (834 168)  (834 168)  routing T_16_10.bnl_op_1 <X> T_16_10.lc_trk_g2_1
 (26 8)  (842 168)  (842 168)  routing T_16_10.lc_trk_g0_6 <X> T_16_10.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 168)  (845 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 168)  (848 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (851 168)  (851 168)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.input_2_4
 (36 8)  (852 168)  (852 168)  LC_4 Logic Functioning bit
 (37 8)  (853 168)  (853 168)  LC_4 Logic Functioning bit
 (38 8)  (854 168)  (854 168)  LC_4 Logic Functioning bit
 (39 8)  (855 168)  (855 168)  LC_4 Logic Functioning bit
 (41 8)  (857 168)  (857 168)  LC_4 Logic Functioning bit
 (42 8)  (858 168)  (858 168)  LC_4 Logic Functioning bit
 (43 8)  (859 168)  (859 168)  LC_4 Logic Functioning bit
 (18 9)  (834 169)  (834 169)  routing T_16_10.bnl_op_1 <X> T_16_10.lc_trk_g2_1
 (26 9)  (842 169)  (842 169)  routing T_16_10.lc_trk_g0_6 <X> T_16_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 169)  (845 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 169)  (847 169)  routing T_16_10.lc_trk_g0_3 <X> T_16_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 169)  (848 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (850 169)  (850 169)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.input_2_4
 (35 9)  (851 169)  (851 169)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.input_2_4
 (36 9)  (852 169)  (852 169)  LC_4 Logic Functioning bit
 (37 9)  (853 169)  (853 169)  LC_4 Logic Functioning bit
 (38 9)  (854 169)  (854 169)  LC_4 Logic Functioning bit
 (39 9)  (855 169)  (855 169)  LC_4 Logic Functioning bit
 (40 9)  (856 169)  (856 169)  LC_4 Logic Functioning bit
 (41 9)  (857 169)  (857 169)  LC_4 Logic Functioning bit
 (42 9)  (858 169)  (858 169)  LC_4 Logic Functioning bit
 (43 9)  (859 169)  (859 169)  LC_4 Logic Functioning bit
 (14 10)  (830 170)  (830 170)  routing T_16_10.bnl_op_4 <X> T_16_10.lc_trk_g2_4
 (17 10)  (833 170)  (833 170)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (834 170)  (834 170)  routing T_16_10.bnl_op_5 <X> T_16_10.lc_trk_g2_5
 (25 10)  (841 170)  (841 170)  routing T_16_10.bnl_op_6 <X> T_16_10.lc_trk_g2_6
 (26 10)  (842 170)  (842 170)  routing T_16_10.lc_trk_g1_6 <X> T_16_10.wire_logic_cluster/lc_5/in_0
 (32 10)  (848 170)  (848 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 170)  (850 170)  routing T_16_10.lc_trk_g1_3 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 170)  (852 170)  LC_5 Logic Functioning bit
 (38 10)  (854 170)  (854 170)  LC_5 Logic Functioning bit
 (40 10)  (856 170)  (856 170)  LC_5 Logic Functioning bit
 (42 10)  (858 170)  (858 170)  LC_5 Logic Functioning bit
 (51 10)  (867 170)  (867 170)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (830 171)  (830 171)  routing T_16_10.bnl_op_4 <X> T_16_10.lc_trk_g2_4
 (17 11)  (833 171)  (833 171)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (834 171)  (834 171)  routing T_16_10.bnl_op_5 <X> T_16_10.lc_trk_g2_5
 (22 11)  (838 171)  (838 171)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (841 171)  (841 171)  routing T_16_10.bnl_op_6 <X> T_16_10.lc_trk_g2_6
 (26 11)  (842 171)  (842 171)  routing T_16_10.lc_trk_g1_6 <X> T_16_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 171)  (843 171)  routing T_16_10.lc_trk_g1_6 <X> T_16_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 171)  (845 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 171)  (847 171)  routing T_16_10.lc_trk_g1_3 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 171)  (853 171)  LC_5 Logic Functioning bit
 (39 11)  (855 171)  (855 171)  LC_5 Logic Functioning bit
 (41 11)  (857 171)  (857 171)  LC_5 Logic Functioning bit
 (43 11)  (859 171)  (859 171)  LC_5 Logic Functioning bit
 (51 11)  (867 171)  (867 171)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (830 172)  (830 172)  routing T_16_10.bnl_op_0 <X> T_16_10.lc_trk_g3_0
 (21 12)  (837 172)  (837 172)  routing T_16_10.bnl_op_3 <X> T_16_10.lc_trk_g3_3
 (22 12)  (838 172)  (838 172)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (841 172)  (841 172)  routing T_16_10.bnl_op_2 <X> T_16_10.lc_trk_g3_2
 (14 13)  (830 173)  (830 173)  routing T_16_10.bnl_op_0 <X> T_16_10.lc_trk_g3_0
 (17 13)  (833 173)  (833 173)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (837 173)  (837 173)  routing T_16_10.bnl_op_3 <X> T_16_10.lc_trk_g3_3
 (22 13)  (838 173)  (838 173)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (841 173)  (841 173)  routing T_16_10.bnl_op_2 <X> T_16_10.lc_trk_g3_2
 (8 14)  (824 174)  (824 174)  routing T_16_10.sp4_v_t_41 <X> T_16_10.sp4_h_l_47
 (9 14)  (825 174)  (825 174)  routing T_16_10.sp4_v_t_41 <X> T_16_10.sp4_h_l_47
 (10 14)  (826 174)  (826 174)  routing T_16_10.sp4_v_t_41 <X> T_16_10.sp4_h_l_47
 (14 14)  (830 174)  (830 174)  routing T_16_10.wire_logic_cluster/lc_4/out <X> T_16_10.lc_trk_g3_4
 (21 14)  (837 174)  (837 174)  routing T_16_10.bnl_op_7 <X> T_16_10.lc_trk_g3_7
 (22 14)  (838 174)  (838 174)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (17 15)  (833 175)  (833 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (837 175)  (837 175)  routing T_16_10.bnl_op_7 <X> T_16_10.lc_trk_g3_7


LogicTile_17_10

 (26 0)  (900 160)  (900 160)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 160)  (901 160)  routing T_17_10.lc_trk_g3_0 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 160)  (902 160)  routing T_17_10.lc_trk_g3_0 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 160)  (903 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 160)  (905 160)  routing T_17_10.lc_trk_g1_4 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 160)  (906 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 160)  (908 160)  routing T_17_10.lc_trk_g1_4 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 160)  (910 160)  LC_0 Logic Functioning bit
 (38 0)  (912 160)  (912 160)  LC_0 Logic Functioning bit
 (41 0)  (915 160)  (915 160)  LC_0 Logic Functioning bit
 (43 0)  (917 160)  (917 160)  LC_0 Logic Functioning bit
 (45 0)  (919 160)  (919 160)  LC_0 Logic Functioning bit
 (16 1)  (890 161)  (890 161)  routing T_17_10.sp12_h_r_8 <X> T_17_10.lc_trk_g0_0
 (17 1)  (891 161)  (891 161)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (26 1)  (900 161)  (900 161)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 161)  (901 161)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 161)  (902 161)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 161)  (903 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (911 161)  (911 161)  LC_0 Logic Functioning bit
 (39 1)  (913 161)  (913 161)  LC_0 Logic Functioning bit
 (41 1)  (915 161)  (915 161)  LC_0 Logic Functioning bit
 (43 1)  (917 161)  (917 161)  LC_0 Logic Functioning bit
 (44 1)  (918 161)  (918 161)  LC_0 Logic Functioning bit
 (45 1)  (919 161)  (919 161)  LC_0 Logic Functioning bit
 (2 2)  (876 162)  (876 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (5 2)  (879 162)  (879 162)  routing T_17_10.sp4_v_t_37 <X> T_17_10.sp4_h_l_37
 (12 2)  (886 162)  (886 162)  routing T_17_10.sp4_v_t_45 <X> T_17_10.sp4_h_l_39
 (2 3)  (876 163)  (876 163)  routing T_17_10.lc_trk_g0_0 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (6 3)  (880 163)  (880 163)  routing T_17_10.sp4_v_t_37 <X> T_17_10.sp4_h_l_37
 (11 3)  (885 163)  (885 163)  routing T_17_10.sp4_v_t_45 <X> T_17_10.sp4_h_l_39
 (13 3)  (887 163)  (887 163)  routing T_17_10.sp4_v_t_45 <X> T_17_10.sp4_h_l_39
 (8 6)  (882 166)  (882 166)  routing T_17_10.sp4_v_t_47 <X> T_17_10.sp4_h_l_41
 (9 6)  (883 166)  (883 166)  routing T_17_10.sp4_v_t_47 <X> T_17_10.sp4_h_l_41
 (10 6)  (884 166)  (884 166)  routing T_17_10.sp4_v_t_47 <X> T_17_10.sp4_h_l_41
 (11 6)  (885 166)  (885 166)  routing T_17_10.sp4_v_b_9 <X> T_17_10.sp4_v_t_40
 (12 6)  (886 166)  (886 166)  routing T_17_10.sp4_v_t_40 <X> T_17_10.sp4_h_l_40
 (13 6)  (887 166)  (887 166)  routing T_17_10.sp4_v_b_9 <X> T_17_10.sp4_v_t_40
 (11 7)  (885 167)  (885 167)  routing T_17_10.sp4_v_t_40 <X> T_17_10.sp4_h_l_40
 (15 7)  (889 167)  (889 167)  routing T_17_10.bot_op_4 <X> T_17_10.lc_trk_g1_4
 (17 7)  (891 167)  (891 167)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (19 8)  (893 168)  (893 168)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (15 13)  (889 173)  (889 173)  routing T_17_10.tnr_op_0 <X> T_17_10.lc_trk_g3_0
 (17 13)  (891 173)  (891 173)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (0 14)  (874 174)  (874 174)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 174)  (875 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (879 174)  (879 174)  routing T_17_10.sp4_v_b_9 <X> T_17_10.sp4_h_l_44
 (12 14)  (886 174)  (886 174)  routing T_17_10.sp4_v_t_46 <X> T_17_10.sp4_h_l_46
 (15 14)  (889 174)  (889 174)  routing T_17_10.sp4_h_l_24 <X> T_17_10.lc_trk_g3_5
 (16 14)  (890 174)  (890 174)  routing T_17_10.sp4_h_l_24 <X> T_17_10.lc_trk_g3_5
 (17 14)  (891 174)  (891 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (892 174)  (892 174)  routing T_17_10.sp4_h_l_24 <X> T_17_10.lc_trk_g3_5
 (22 14)  (896 174)  (896 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (0 15)  (874 175)  (874 175)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 175)  (875 175)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (11 15)  (885 175)  (885 175)  routing T_17_10.sp4_v_t_46 <X> T_17_10.sp4_h_l_46


LogicTile_18_10

 (17 0)  (945 160)  (945 160)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (946 160)  (946 160)  routing T_18_10.bnr_op_1 <X> T_18_10.lc_trk_g0_1
 (21 0)  (949 160)  (949 160)  routing T_18_10.bnr_op_3 <X> T_18_10.lc_trk_g0_3
 (22 0)  (950 160)  (950 160)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (954 160)  (954 160)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 160)  (957 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 160)  (960 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 160)  (962 160)  routing T_18_10.lc_trk_g1_0 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 160)  (963 160)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.input_2_0
 (36 0)  (964 160)  (964 160)  LC_0 Logic Functioning bit
 (37 0)  (965 160)  (965 160)  LC_0 Logic Functioning bit
 (38 0)  (966 160)  (966 160)  LC_0 Logic Functioning bit
 (39 0)  (967 160)  (967 160)  LC_0 Logic Functioning bit
 (40 0)  (968 160)  (968 160)  LC_0 Logic Functioning bit
 (41 0)  (969 160)  (969 160)  LC_0 Logic Functioning bit
 (42 0)  (970 160)  (970 160)  LC_0 Logic Functioning bit
 (43 0)  (971 160)  (971 160)  LC_0 Logic Functioning bit
 (18 1)  (946 161)  (946 161)  routing T_18_10.bnr_op_1 <X> T_18_10.lc_trk_g0_1
 (21 1)  (949 161)  (949 161)  routing T_18_10.bnr_op_3 <X> T_18_10.lc_trk_g0_3
 (26 1)  (954 161)  (954 161)  routing T_18_10.lc_trk_g0_6 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 161)  (957 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 161)  (960 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (962 161)  (962 161)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.input_2_0
 (36 1)  (964 161)  (964 161)  LC_0 Logic Functioning bit
 (37 1)  (965 161)  (965 161)  LC_0 Logic Functioning bit
 (38 1)  (966 161)  (966 161)  LC_0 Logic Functioning bit
 (39 1)  (967 161)  (967 161)  LC_0 Logic Functioning bit
 (40 1)  (968 161)  (968 161)  LC_0 Logic Functioning bit
 (42 1)  (970 161)  (970 161)  LC_0 Logic Functioning bit
 (43 1)  (971 161)  (971 161)  LC_0 Logic Functioning bit
 (5 2)  (933 162)  (933 162)  routing T_18_10.sp4_v_b_0 <X> T_18_10.sp4_h_l_37
 (14 2)  (942 162)  (942 162)  routing T_18_10.wire_logic_cluster/lc_4/out <X> T_18_10.lc_trk_g0_4
 (17 2)  (945 162)  (945 162)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (946 162)  (946 162)  routing T_18_10.bnr_op_5 <X> T_18_10.lc_trk_g0_5
 (19 2)  (947 162)  (947 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (25 2)  (953 162)  (953 162)  routing T_18_10.bnr_op_6 <X> T_18_10.lc_trk_g0_6
 (26 2)  (954 162)  (954 162)  routing T_18_10.lc_trk_g1_4 <X> T_18_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 162)  (955 162)  routing T_18_10.lc_trk_g1_3 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 162)  (957 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 162)  (959 162)  routing T_18_10.lc_trk_g0_4 <X> T_18_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 162)  (960 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (964 162)  (964 162)  LC_1 Logic Functioning bit
 (37 2)  (965 162)  (965 162)  LC_1 Logic Functioning bit
 (38 2)  (966 162)  (966 162)  LC_1 Logic Functioning bit
 (39 2)  (967 162)  (967 162)  LC_1 Logic Functioning bit
 (41 2)  (969 162)  (969 162)  LC_1 Logic Functioning bit
 (42 2)  (970 162)  (970 162)  LC_1 Logic Functioning bit
 (43 2)  (971 162)  (971 162)  LC_1 Logic Functioning bit
 (50 2)  (978 162)  (978 162)  Cascade bit: LH_LC01_inmux02_5

 (10 3)  (938 163)  (938 163)  routing T_18_10.sp4_h_l_45 <X> T_18_10.sp4_v_t_36
 (17 3)  (945 163)  (945 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (946 163)  (946 163)  routing T_18_10.bnr_op_5 <X> T_18_10.lc_trk_g0_5
 (22 3)  (950 163)  (950 163)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (953 163)  (953 163)  routing T_18_10.bnr_op_6 <X> T_18_10.lc_trk_g0_6
 (27 3)  (955 163)  (955 163)  routing T_18_10.lc_trk_g1_4 <X> T_18_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 163)  (957 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 163)  (958 163)  routing T_18_10.lc_trk_g1_3 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 163)  (964 163)  LC_1 Logic Functioning bit
 (37 3)  (965 163)  (965 163)  LC_1 Logic Functioning bit
 (38 3)  (966 163)  (966 163)  LC_1 Logic Functioning bit
 (39 3)  (967 163)  (967 163)  LC_1 Logic Functioning bit
 (40 3)  (968 163)  (968 163)  LC_1 Logic Functioning bit
 (41 3)  (969 163)  (969 163)  LC_1 Logic Functioning bit
 (42 3)  (970 163)  (970 163)  LC_1 Logic Functioning bit
 (43 3)  (971 163)  (971 163)  LC_1 Logic Functioning bit
 (14 4)  (942 164)  (942 164)  routing T_18_10.bnr_op_0 <X> T_18_10.lc_trk_g1_0
 (21 4)  (949 164)  (949 164)  routing T_18_10.wire_logic_cluster/lc_3/out <X> T_18_10.lc_trk_g1_3
 (22 4)  (950 164)  (950 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 164)  (953 164)  routing T_18_10.bnr_op_2 <X> T_18_10.lc_trk_g1_2
 (26 4)  (954 164)  (954 164)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 164)  (956 164)  routing T_18_10.lc_trk_g2_1 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 164)  (957 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 164)  (960 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 164)  (961 164)  routing T_18_10.lc_trk_g2_3 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 164)  (963 164)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.input_2_2
 (36 4)  (964 164)  (964 164)  LC_2 Logic Functioning bit
 (37 4)  (965 164)  (965 164)  LC_2 Logic Functioning bit
 (38 4)  (966 164)  (966 164)  LC_2 Logic Functioning bit
 (39 4)  (967 164)  (967 164)  LC_2 Logic Functioning bit
 (41 4)  (969 164)  (969 164)  LC_2 Logic Functioning bit
 (42 4)  (970 164)  (970 164)  LC_2 Logic Functioning bit
 (43 4)  (971 164)  (971 164)  LC_2 Logic Functioning bit
 (46 4)  (974 164)  (974 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (942 165)  (942 165)  routing T_18_10.bnr_op_0 <X> T_18_10.lc_trk_g1_0
 (17 5)  (945 165)  (945 165)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (950 165)  (950 165)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (953 165)  (953 165)  routing T_18_10.bnr_op_2 <X> T_18_10.lc_trk_g1_2
 (26 5)  (954 165)  (954 165)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 165)  (956 165)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 165)  (957 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 165)  (959 165)  routing T_18_10.lc_trk_g2_3 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 165)  (960 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (961 165)  (961 165)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.input_2_2
 (34 5)  (962 165)  (962 165)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.input_2_2
 (35 5)  (963 165)  (963 165)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.input_2_2
 (36 5)  (964 165)  (964 165)  LC_2 Logic Functioning bit
 (37 5)  (965 165)  (965 165)  LC_2 Logic Functioning bit
 (38 5)  (966 165)  (966 165)  LC_2 Logic Functioning bit
 (39 5)  (967 165)  (967 165)  LC_2 Logic Functioning bit
 (40 5)  (968 165)  (968 165)  LC_2 Logic Functioning bit
 (41 5)  (969 165)  (969 165)  LC_2 Logic Functioning bit
 (42 5)  (970 165)  (970 165)  LC_2 Logic Functioning bit
 (43 5)  (971 165)  (971 165)  LC_2 Logic Functioning bit
 (14 6)  (942 166)  (942 166)  routing T_18_10.sp4_h_l_9 <X> T_18_10.lc_trk_g1_4
 (17 6)  (945 166)  (945 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (949 166)  (949 166)  routing T_18_10.bnr_op_7 <X> T_18_10.lc_trk_g1_7
 (22 6)  (950 166)  (950 166)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (955 166)  (955 166)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 166)  (956 166)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 166)  (957 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 166)  (958 166)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 166)  (960 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 166)  (961 166)  routing T_18_10.lc_trk_g2_0 <X> T_18_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 166)  (963 166)  routing T_18_10.lc_trk_g0_5 <X> T_18_10.input_2_3
 (36 6)  (964 166)  (964 166)  LC_3 Logic Functioning bit
 (37 6)  (965 166)  (965 166)  LC_3 Logic Functioning bit
 (38 6)  (966 166)  (966 166)  LC_3 Logic Functioning bit
 (39 6)  (967 166)  (967 166)  LC_3 Logic Functioning bit
 (41 6)  (969 166)  (969 166)  LC_3 Logic Functioning bit
 (42 6)  (970 166)  (970 166)  LC_3 Logic Functioning bit
 (43 6)  (971 166)  (971 166)  LC_3 Logic Functioning bit
 (14 7)  (942 167)  (942 167)  routing T_18_10.sp4_h_l_9 <X> T_18_10.lc_trk_g1_4
 (15 7)  (943 167)  (943 167)  routing T_18_10.sp4_h_l_9 <X> T_18_10.lc_trk_g1_4
 (16 7)  (944 167)  (944 167)  routing T_18_10.sp4_h_l_9 <X> T_18_10.lc_trk_g1_4
 (17 7)  (945 167)  (945 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (946 167)  (946 167)  routing T_18_10.sp4_r_v_b_29 <X> T_18_10.lc_trk_g1_5
 (21 7)  (949 167)  (949 167)  routing T_18_10.bnr_op_7 <X> T_18_10.lc_trk_g1_7
 (26 7)  (954 167)  (954 167)  routing T_18_10.lc_trk_g0_3 <X> T_18_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 167)  (957 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 167)  (960 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (964 167)  (964 167)  LC_3 Logic Functioning bit
 (37 7)  (965 167)  (965 167)  LC_3 Logic Functioning bit
 (38 7)  (966 167)  (966 167)  LC_3 Logic Functioning bit
 (39 7)  (967 167)  (967 167)  LC_3 Logic Functioning bit
 (40 7)  (968 167)  (968 167)  LC_3 Logic Functioning bit
 (41 7)  (969 167)  (969 167)  LC_3 Logic Functioning bit
 (42 7)  (970 167)  (970 167)  LC_3 Logic Functioning bit
 (43 7)  (971 167)  (971 167)  LC_3 Logic Functioning bit
 (14 8)  (942 168)  (942 168)  routing T_18_10.rgt_op_0 <X> T_18_10.lc_trk_g2_0
 (15 8)  (943 168)  (943 168)  routing T_18_10.rgt_op_1 <X> T_18_10.lc_trk_g2_1
 (17 8)  (945 168)  (945 168)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 168)  (946 168)  routing T_18_10.rgt_op_1 <X> T_18_10.lc_trk_g2_1
 (21 8)  (949 168)  (949 168)  routing T_18_10.rgt_op_3 <X> T_18_10.lc_trk_g2_3
 (22 8)  (950 168)  (950 168)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 168)  (952 168)  routing T_18_10.rgt_op_3 <X> T_18_10.lc_trk_g2_3
 (26 8)  (954 168)  (954 168)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 168)  (955 168)  routing T_18_10.lc_trk_g1_2 <X> T_18_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 168)  (957 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 168)  (960 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 168)  (961 168)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 168)  (962 168)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 168)  (963 168)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.input_2_4
 (36 8)  (964 168)  (964 168)  LC_4 Logic Functioning bit
 (37 8)  (965 168)  (965 168)  LC_4 Logic Functioning bit
 (38 8)  (966 168)  (966 168)  LC_4 Logic Functioning bit
 (39 8)  (967 168)  (967 168)  LC_4 Logic Functioning bit
 (41 8)  (969 168)  (969 168)  LC_4 Logic Functioning bit
 (42 8)  (970 168)  (970 168)  LC_4 Logic Functioning bit
 (43 8)  (971 168)  (971 168)  LC_4 Logic Functioning bit
 (15 9)  (943 169)  (943 169)  routing T_18_10.rgt_op_0 <X> T_18_10.lc_trk_g2_0
 (17 9)  (945 169)  (945 169)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (28 9)  (956 169)  (956 169)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 169)  (957 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 169)  (958 169)  routing T_18_10.lc_trk_g1_2 <X> T_18_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 169)  (959 169)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 169)  (960 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (962 169)  (962 169)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.input_2_4
 (35 9)  (963 169)  (963 169)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.input_2_4
 (36 9)  (964 169)  (964 169)  LC_4 Logic Functioning bit
 (37 9)  (965 169)  (965 169)  LC_4 Logic Functioning bit
 (38 9)  (966 169)  (966 169)  LC_4 Logic Functioning bit
 (39 9)  (967 169)  (967 169)  LC_4 Logic Functioning bit
 (40 9)  (968 169)  (968 169)  LC_4 Logic Functioning bit
 (41 9)  (969 169)  (969 169)  LC_4 Logic Functioning bit
 (42 9)  (970 169)  (970 169)  LC_4 Logic Functioning bit
 (43 9)  (971 169)  (971 169)  LC_4 Logic Functioning bit
 (13 10)  (941 170)  (941 170)  routing T_18_10.sp4_h_r_8 <X> T_18_10.sp4_v_t_45
 (14 10)  (942 170)  (942 170)  routing T_18_10.rgt_op_4 <X> T_18_10.lc_trk_g2_4
 (25 10)  (953 170)  (953 170)  routing T_18_10.rgt_op_6 <X> T_18_10.lc_trk_g2_6
 (12 11)  (940 171)  (940 171)  routing T_18_10.sp4_h_r_8 <X> T_18_10.sp4_v_t_45
 (15 11)  (943 171)  (943 171)  routing T_18_10.rgt_op_4 <X> T_18_10.lc_trk_g2_4
 (17 11)  (945 171)  (945 171)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (950 171)  (950 171)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (952 171)  (952 171)  routing T_18_10.rgt_op_6 <X> T_18_10.lc_trk_g2_6
 (25 12)  (953 172)  (953 172)  routing T_18_10.rgt_op_2 <X> T_18_10.lc_trk_g3_2
 (22 13)  (950 173)  (950 173)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (952 173)  (952 173)  routing T_18_10.rgt_op_2 <X> T_18_10.lc_trk_g3_2
 (15 14)  (943 174)  (943 174)  routing T_18_10.rgt_op_5 <X> T_18_10.lc_trk_g3_5
 (17 14)  (945 174)  (945 174)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (946 174)  (946 174)  routing T_18_10.rgt_op_5 <X> T_18_10.lc_trk_g3_5
 (21 14)  (949 174)  (949 174)  routing T_18_10.rgt_op_7 <X> T_18_10.lc_trk_g3_7
 (22 14)  (950 174)  (950 174)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (952 174)  (952 174)  routing T_18_10.rgt_op_7 <X> T_18_10.lc_trk_g3_7


LogicTile_19_10

 (0 0)  (982 160)  (982 160)  Negative Clock bit

 (21 0)  (1003 160)  (1003 160)  routing T_19_10.wire_logic_cluster/lc_3/out <X> T_19_10.lc_trk_g0_3
 (22 0)  (1004 160)  (1004 160)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1009 160)  (1009 160)  routing T_19_10.lc_trk_g3_0 <X> T_19_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 160)  (1010 160)  routing T_19_10.lc_trk_g3_0 <X> T_19_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 160)  (1011 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 160)  (1014 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 160)  (1017 160)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input_2_0
 (36 0)  (1018 160)  (1018 160)  LC_0 Logic Functioning bit
 (39 0)  (1021 160)  (1021 160)  LC_0 Logic Functioning bit
 (41 0)  (1023 160)  (1023 160)  LC_0 Logic Functioning bit
 (42 0)  (1024 160)  (1024 160)  LC_0 Logic Functioning bit
 (44 0)  (1026 160)  (1026 160)  LC_0 Logic Functioning bit
 (45 0)  (1027 160)  (1027 160)  LC_0 Logic Functioning bit
 (32 1)  (1014 161)  (1014 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1015 161)  (1015 161)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input_2_0
 (34 1)  (1016 161)  (1016 161)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input_2_0
 (35 1)  (1017 161)  (1017 161)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input_2_0
 (36 1)  (1018 161)  (1018 161)  LC_0 Logic Functioning bit
 (39 1)  (1021 161)  (1021 161)  LC_0 Logic Functioning bit
 (41 1)  (1023 161)  (1023 161)  LC_0 Logic Functioning bit
 (42 1)  (1024 161)  (1024 161)  LC_0 Logic Functioning bit
 (49 1)  (1031 161)  (1031 161)  Carry_In_Mux bit 

 (0 2)  (982 162)  (982 162)  routing T_19_10.glb_netwk_3 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (2 2)  (984 162)  (984 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (999 162)  (999 162)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1000 162)  (1000 162)  routing T_19_10.wire_logic_cluster/lc_5/out <X> T_19_10.lc_trk_g0_5
 (27 2)  (1009 162)  (1009 162)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 162)  (1010 162)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 162)  (1011 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 162)  (1012 162)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 162)  (1014 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 162)  (1018 162)  LC_1 Logic Functioning bit
 (39 2)  (1021 162)  (1021 162)  LC_1 Logic Functioning bit
 (41 2)  (1023 162)  (1023 162)  LC_1 Logic Functioning bit
 (42 2)  (1024 162)  (1024 162)  LC_1 Logic Functioning bit
 (44 2)  (1026 162)  (1026 162)  LC_1 Logic Functioning bit
 (45 2)  (1027 162)  (1027 162)  LC_1 Logic Functioning bit
 (0 3)  (982 163)  (982 163)  routing T_19_10.glb_netwk_3 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (30 3)  (1012 163)  (1012 163)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 163)  (1014 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1015 163)  (1015 163)  routing T_19_10.lc_trk_g2_1 <X> T_19_10.input_2_1
 (36 3)  (1018 163)  (1018 163)  LC_1 Logic Functioning bit
 (39 3)  (1021 163)  (1021 163)  LC_1 Logic Functioning bit
 (41 3)  (1023 163)  (1023 163)  LC_1 Logic Functioning bit
 (42 3)  (1024 163)  (1024 163)  LC_1 Logic Functioning bit
 (0 4)  (982 164)  (982 164)  routing T_19_10.lc_trk_g3_3 <X> T_19_10.wire_logic_cluster/lc_7/cen
 (1 4)  (983 164)  (983 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (25 4)  (1007 164)  (1007 164)  routing T_19_10.wire_logic_cluster/lc_2/out <X> T_19_10.lc_trk_g1_2
 (27 4)  (1009 164)  (1009 164)  routing T_19_10.lc_trk_g1_2 <X> T_19_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 164)  (1011 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 164)  (1014 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 164)  (1017 164)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input_2_2
 (36 4)  (1018 164)  (1018 164)  LC_2 Logic Functioning bit
 (39 4)  (1021 164)  (1021 164)  LC_2 Logic Functioning bit
 (41 4)  (1023 164)  (1023 164)  LC_2 Logic Functioning bit
 (42 4)  (1024 164)  (1024 164)  LC_2 Logic Functioning bit
 (44 4)  (1026 164)  (1026 164)  LC_2 Logic Functioning bit
 (45 4)  (1027 164)  (1027 164)  LC_2 Logic Functioning bit
 (0 5)  (982 165)  (982 165)  routing T_19_10.lc_trk_g3_3 <X> T_19_10.wire_logic_cluster/lc_7/cen
 (1 5)  (983 165)  (983 165)  routing T_19_10.lc_trk_g3_3 <X> T_19_10.wire_logic_cluster/lc_7/cen
 (22 5)  (1004 165)  (1004 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1012 165)  (1012 165)  routing T_19_10.lc_trk_g1_2 <X> T_19_10.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 165)  (1014 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1015 165)  (1015 165)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input_2_2
 (34 5)  (1016 165)  (1016 165)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input_2_2
 (35 5)  (1017 165)  (1017 165)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input_2_2
 (36 5)  (1018 165)  (1018 165)  LC_2 Logic Functioning bit
 (39 5)  (1021 165)  (1021 165)  LC_2 Logic Functioning bit
 (41 5)  (1023 165)  (1023 165)  LC_2 Logic Functioning bit
 (42 5)  (1024 165)  (1024 165)  LC_2 Logic Functioning bit
 (25 6)  (1007 166)  (1007 166)  routing T_19_10.wire_logic_cluster/lc_6/out <X> T_19_10.lc_trk_g1_6
 (27 6)  (1009 166)  (1009 166)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 166)  (1010 166)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 166)  (1011 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 166)  (1012 166)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 166)  (1014 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 166)  (1018 166)  LC_3 Logic Functioning bit
 (39 6)  (1021 166)  (1021 166)  LC_3 Logic Functioning bit
 (41 6)  (1023 166)  (1023 166)  LC_3 Logic Functioning bit
 (42 6)  (1024 166)  (1024 166)  LC_3 Logic Functioning bit
 (44 6)  (1026 166)  (1026 166)  LC_3 Logic Functioning bit
 (45 6)  (1027 166)  (1027 166)  LC_3 Logic Functioning bit
 (22 7)  (1004 167)  (1004 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1012 167)  (1012 167)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 167)  (1014 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1017 167)  (1017 167)  routing T_19_10.lc_trk_g0_3 <X> T_19_10.input_2_3
 (36 7)  (1018 167)  (1018 167)  LC_3 Logic Functioning bit
 (39 7)  (1021 167)  (1021 167)  LC_3 Logic Functioning bit
 (41 7)  (1023 167)  (1023 167)  LC_3 Logic Functioning bit
 (42 7)  (1024 167)  (1024 167)  LC_3 Logic Functioning bit
 (17 8)  (999 168)  (999 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 168)  (1000 168)  routing T_19_10.wire_logic_cluster/lc_1/out <X> T_19_10.lc_trk_g2_1
 (27 8)  (1009 168)  (1009 168)  routing T_19_10.lc_trk_g3_4 <X> T_19_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 168)  (1010 168)  routing T_19_10.lc_trk_g3_4 <X> T_19_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 168)  (1011 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 168)  (1012 168)  routing T_19_10.lc_trk_g3_4 <X> T_19_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 168)  (1014 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 168)  (1017 168)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input_2_4
 (36 8)  (1018 168)  (1018 168)  LC_4 Logic Functioning bit
 (39 8)  (1021 168)  (1021 168)  LC_4 Logic Functioning bit
 (41 8)  (1023 168)  (1023 168)  LC_4 Logic Functioning bit
 (42 8)  (1024 168)  (1024 168)  LC_4 Logic Functioning bit
 (44 8)  (1026 168)  (1026 168)  LC_4 Logic Functioning bit
 (45 8)  (1027 168)  (1027 168)  LC_4 Logic Functioning bit
 (32 9)  (1014 169)  (1014 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1015 169)  (1015 169)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input_2_4
 (34 9)  (1016 169)  (1016 169)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input_2_4
 (35 9)  (1017 169)  (1017 169)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input_2_4
 (36 9)  (1018 169)  (1018 169)  LC_4 Logic Functioning bit
 (39 9)  (1021 169)  (1021 169)  LC_4 Logic Functioning bit
 (41 9)  (1023 169)  (1023 169)  LC_4 Logic Functioning bit
 (42 9)  (1024 169)  (1024 169)  LC_4 Logic Functioning bit
 (4 10)  (986 170)  (986 170)  routing T_19_10.sp4_h_r_0 <X> T_19_10.sp4_v_t_43
 (6 10)  (988 170)  (988 170)  routing T_19_10.sp4_h_r_0 <X> T_19_10.sp4_v_t_43
 (21 10)  (1003 170)  (1003 170)  routing T_19_10.wire_logic_cluster/lc_7/out <X> T_19_10.lc_trk_g2_7
 (22 10)  (1004 170)  (1004 170)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (1009 170)  (1009 170)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 170)  (1010 170)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 170)  (1011 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 170)  (1012 170)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 170)  (1014 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 170)  (1017 170)  routing T_19_10.lc_trk_g0_5 <X> T_19_10.input_2_5
 (36 10)  (1018 170)  (1018 170)  LC_5 Logic Functioning bit
 (39 10)  (1021 170)  (1021 170)  LC_5 Logic Functioning bit
 (41 10)  (1023 170)  (1023 170)  LC_5 Logic Functioning bit
 (42 10)  (1024 170)  (1024 170)  LC_5 Logic Functioning bit
 (44 10)  (1026 170)  (1026 170)  LC_5 Logic Functioning bit
 (45 10)  (1027 170)  (1027 170)  LC_5 Logic Functioning bit
 (5 11)  (987 171)  (987 171)  routing T_19_10.sp4_h_r_0 <X> T_19_10.sp4_v_t_43
 (14 11)  (996 171)  (996 171)  routing T_19_10.sp4_r_v_b_36 <X> T_19_10.lc_trk_g2_4
 (17 11)  (999 171)  (999 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (30 11)  (1012 171)  (1012 171)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 171)  (1014 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1018 171)  (1018 171)  LC_5 Logic Functioning bit
 (39 11)  (1021 171)  (1021 171)  LC_5 Logic Functioning bit
 (41 11)  (1023 171)  (1023 171)  LC_5 Logic Functioning bit
 (42 11)  (1024 171)  (1024 171)  LC_5 Logic Functioning bit
 (14 12)  (996 172)  (996 172)  routing T_19_10.wire_logic_cluster/lc_0/out <X> T_19_10.lc_trk_g3_0
 (22 12)  (1004 172)  (1004 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (1009 172)  (1009 172)  routing T_19_10.lc_trk_g1_6 <X> T_19_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 172)  (1011 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 172)  (1012 172)  routing T_19_10.lc_trk_g1_6 <X> T_19_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 172)  (1014 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 172)  (1017 172)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input_2_6
 (36 12)  (1018 172)  (1018 172)  LC_6 Logic Functioning bit
 (39 12)  (1021 172)  (1021 172)  LC_6 Logic Functioning bit
 (41 12)  (1023 172)  (1023 172)  LC_6 Logic Functioning bit
 (42 12)  (1024 172)  (1024 172)  LC_6 Logic Functioning bit
 (44 12)  (1026 172)  (1026 172)  LC_6 Logic Functioning bit
 (45 12)  (1027 172)  (1027 172)  LC_6 Logic Functioning bit
 (17 13)  (999 173)  (999 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1012 173)  (1012 173)  routing T_19_10.lc_trk_g1_6 <X> T_19_10.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 173)  (1014 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1015 173)  (1015 173)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input_2_6
 (34 13)  (1016 173)  (1016 173)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input_2_6
 (35 13)  (1017 173)  (1017 173)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.input_2_6
 (36 13)  (1018 173)  (1018 173)  LC_6 Logic Functioning bit
 (39 13)  (1021 173)  (1021 173)  LC_6 Logic Functioning bit
 (41 13)  (1023 173)  (1023 173)  LC_6 Logic Functioning bit
 (42 13)  (1024 173)  (1024 173)  LC_6 Logic Functioning bit
 (0 14)  (982 174)  (982 174)  routing T_19_10.lc_trk_g2_4 <X> T_19_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 174)  (983 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (994 174)  (994 174)  routing T_19_10.sp4_v_t_46 <X> T_19_10.sp4_h_l_46
 (14 14)  (996 174)  (996 174)  routing T_19_10.wire_logic_cluster/lc_4/out <X> T_19_10.lc_trk_g3_4
 (22 14)  (1004 174)  (1004 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (1008 174)  (1008 174)  routing T_19_10.lc_trk_g2_7 <X> T_19_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 174)  (1009 174)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 174)  (1010 174)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 174)  (1011 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 174)  (1012 174)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 174)  (1014 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 174)  (1018 174)  LC_7 Logic Functioning bit
 (37 14)  (1019 174)  (1019 174)  LC_7 Logic Functioning bit
 (38 14)  (1020 174)  (1020 174)  LC_7 Logic Functioning bit
 (39 14)  (1021 174)  (1021 174)  LC_7 Logic Functioning bit
 (45 14)  (1027 174)  (1027 174)  LC_7 Logic Functioning bit
 (1 15)  (983 175)  (983 175)  routing T_19_10.lc_trk_g2_4 <X> T_19_10.wire_logic_cluster/lc_7/s_r
 (11 15)  (993 175)  (993 175)  routing T_19_10.sp4_v_t_46 <X> T_19_10.sp4_h_l_46
 (17 15)  (999 175)  (999 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (1003 175)  (1003 175)  routing T_19_10.sp4_r_v_b_47 <X> T_19_10.lc_trk_g3_7
 (26 15)  (1008 175)  (1008 175)  routing T_19_10.lc_trk_g2_7 <X> T_19_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 175)  (1010 175)  routing T_19_10.lc_trk_g2_7 <X> T_19_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 175)  (1011 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 175)  (1012 175)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (40 15)  (1022 175)  (1022 175)  LC_7 Logic Functioning bit
 (41 15)  (1023 175)  (1023 175)  LC_7 Logic Functioning bit
 (42 15)  (1024 175)  (1024 175)  LC_7 Logic Functioning bit
 (43 15)  (1025 175)  (1025 175)  LC_7 Logic Functioning bit


LogicTile_20_10

 (26 0)  (1062 160)  (1062 160)  routing T_20_10.lc_trk_g0_4 <X> T_20_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 160)  (1063 160)  routing T_20_10.lc_trk_g3_4 <X> T_20_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 160)  (1064 160)  routing T_20_10.lc_trk_g3_4 <X> T_20_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 160)  (1065 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 160)  (1066 160)  routing T_20_10.lc_trk_g3_4 <X> T_20_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 160)  (1068 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 160)  (1070 160)  routing T_20_10.lc_trk_g1_0 <X> T_20_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 160)  (1072 160)  LC_0 Logic Functioning bit
 (37 0)  (1073 160)  (1073 160)  LC_0 Logic Functioning bit
 (38 0)  (1074 160)  (1074 160)  LC_0 Logic Functioning bit
 (39 0)  (1075 160)  (1075 160)  LC_0 Logic Functioning bit
 (41 0)  (1077 160)  (1077 160)  LC_0 Logic Functioning bit
 (43 0)  (1079 160)  (1079 160)  LC_0 Logic Functioning bit
 (45 0)  (1081 160)  (1081 160)  LC_0 Logic Functioning bit
 (17 1)  (1053 161)  (1053 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (29 1)  (1065 161)  (1065 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (1072 161)  (1072 161)  LC_0 Logic Functioning bit
 (38 1)  (1074 161)  (1074 161)  LC_0 Logic Functioning bit
 (44 1)  (1080 161)  (1080 161)  LC_0 Logic Functioning bit
 (45 1)  (1081 161)  (1081 161)  LC_0 Logic Functioning bit
 (47 1)  (1083 161)  (1083 161)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (1087 161)  (1087 161)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (1038 162)  (1038 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (1038 163)  (1038 163)  routing T_20_10.lc_trk_g0_0 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (15 3)  (1051 163)  (1051 163)  routing T_20_10.bot_op_4 <X> T_20_10.lc_trk_g0_4
 (17 3)  (1053 163)  (1053 163)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (14 4)  (1050 164)  (1050 164)  routing T_20_10.bnr_op_0 <X> T_20_10.lc_trk_g1_0
 (14 5)  (1050 165)  (1050 165)  routing T_20_10.bnr_op_0 <X> T_20_10.lc_trk_g1_0
 (17 5)  (1053 165)  (1053 165)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (0 14)  (1036 174)  (1036 174)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 174)  (1037 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (1051 174)  (1051 174)  routing T_20_10.sp4_v_t_32 <X> T_20_10.lc_trk_g3_5
 (16 14)  (1052 174)  (1052 174)  routing T_20_10.sp4_v_t_32 <X> T_20_10.lc_trk_g3_5
 (17 14)  (1053 174)  (1053 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (1036 175)  (1036 175)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 175)  (1037 175)  routing T_20_10.lc_trk_g3_5 <X> T_20_10.wire_logic_cluster/lc_7/s_r
 (15 15)  (1051 175)  (1051 175)  routing T_20_10.tnr_op_4 <X> T_20_10.lc_trk_g3_4
 (17 15)  (1053 175)  (1053 175)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_21_10

 (21 0)  (1111 160)  (1111 160)  routing T_21_10.sp12_h_r_3 <X> T_21_10.lc_trk_g0_3
 (22 0)  (1112 160)  (1112 160)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1114 160)  (1114 160)  routing T_21_10.sp12_h_r_3 <X> T_21_10.lc_trk_g0_3
 (21 1)  (1111 161)  (1111 161)  routing T_21_10.sp12_h_r_3 <X> T_21_10.lc_trk_g0_3
 (17 2)  (1107 162)  (1107 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (14 3)  (1104 163)  (1104 163)  routing T_21_10.sp4_r_v_b_28 <X> T_21_10.lc_trk_g0_4
 (17 3)  (1107 163)  (1107 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (1108 163)  (1108 163)  routing T_21_10.sp4_r_v_b_29 <X> T_21_10.lc_trk_g0_5
 (9 4)  (1099 164)  (1099 164)  routing T_21_10.sp4_v_t_41 <X> T_21_10.sp4_h_r_4
 (14 4)  (1104 164)  (1104 164)  routing T_21_10.sp4_h_r_8 <X> T_21_10.lc_trk_g1_0
 (22 4)  (1112 164)  (1112 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (9 5)  (1099 165)  (1099 165)  routing T_21_10.sp4_v_t_41 <X> T_21_10.sp4_v_b_4
 (15 5)  (1105 165)  (1105 165)  routing T_21_10.sp4_h_r_8 <X> T_21_10.lc_trk_g1_0
 (16 5)  (1106 165)  (1106 165)  routing T_21_10.sp4_h_r_8 <X> T_21_10.lc_trk_g1_0
 (17 5)  (1107 165)  (1107 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (1111 165)  (1111 165)  routing T_21_10.sp4_r_v_b_27 <X> T_21_10.lc_trk_g1_3
 (26 6)  (1116 166)  (1116 166)  routing T_21_10.lc_trk_g2_5 <X> T_21_10.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 166)  (1117 166)  routing T_21_10.lc_trk_g3_3 <X> T_21_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 166)  (1118 166)  routing T_21_10.lc_trk_g3_3 <X> T_21_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 166)  (1119 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 166)  (1121 166)  routing T_21_10.lc_trk_g0_4 <X> T_21_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 166)  (1122 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 166)  (1126 166)  LC_3 Logic Functioning bit
 (38 6)  (1128 166)  (1128 166)  LC_3 Logic Functioning bit
 (41 6)  (1131 166)  (1131 166)  LC_3 Logic Functioning bit
 (43 6)  (1133 166)  (1133 166)  LC_3 Logic Functioning bit
 (9 7)  (1099 167)  (1099 167)  routing T_21_10.sp4_v_b_8 <X> T_21_10.sp4_v_t_41
 (10 7)  (1100 167)  (1100 167)  routing T_21_10.sp4_v_b_8 <X> T_21_10.sp4_v_t_41
 (28 7)  (1118 167)  (1118 167)  routing T_21_10.lc_trk_g2_5 <X> T_21_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 167)  (1119 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 167)  (1120 167)  routing T_21_10.lc_trk_g3_3 <X> T_21_10.wire_logic_cluster/lc_3/in_1
 (37 7)  (1127 167)  (1127 167)  LC_3 Logic Functioning bit
 (39 7)  (1129 167)  (1129 167)  LC_3 Logic Functioning bit
 (41 7)  (1131 167)  (1131 167)  LC_3 Logic Functioning bit
 (43 7)  (1133 167)  (1133 167)  LC_3 Logic Functioning bit
 (29 8)  (1119 168)  (1119 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 168)  (1122 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 168)  (1124 168)  routing T_21_10.lc_trk_g1_0 <X> T_21_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 168)  (1126 168)  LC_4 Logic Functioning bit
 (37 8)  (1127 168)  (1127 168)  LC_4 Logic Functioning bit
 (38 8)  (1128 168)  (1128 168)  LC_4 Logic Functioning bit
 (41 8)  (1131 168)  (1131 168)  LC_4 Logic Functioning bit
 (46 8)  (1136 168)  (1136 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (1138 168)  (1138 168)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (1140 168)  (1140 168)  Cascade bit: LH_LC04_inmux02_5

 (30 9)  (1120 169)  (1120 169)  routing T_21_10.lc_trk_g0_3 <X> T_21_10.wire_logic_cluster/lc_4/in_1
 (36 9)  (1126 169)  (1126 169)  LC_4 Logic Functioning bit
 (37 9)  (1127 169)  (1127 169)  LC_4 Logic Functioning bit
 (38 9)  (1128 169)  (1128 169)  LC_4 Logic Functioning bit
 (41 9)  (1131 169)  (1131 169)  LC_4 Logic Functioning bit
 (48 9)  (1138 169)  (1138 169)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (1141 169)  (1141 169)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (1143 169)  (1143 169)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (1105 170)  (1105 170)  routing T_21_10.sp4_v_t_32 <X> T_21_10.lc_trk_g2_5
 (16 10)  (1106 170)  (1106 170)  routing T_21_10.sp4_v_t_32 <X> T_21_10.lc_trk_g2_5
 (17 10)  (1107 170)  (1107 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (11 12)  (1101 172)  (1101 172)  routing T_21_10.sp4_v_t_45 <X> T_21_10.sp4_v_b_11
 (21 12)  (1111 172)  (1111 172)  routing T_21_10.wire_logic_cluster/lc_3/out <X> T_21_10.lc_trk_g3_3
 (22 12)  (1112 172)  (1112 172)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (1117 172)  (1117 172)  routing T_21_10.lc_trk_g3_0 <X> T_21_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 172)  (1118 172)  routing T_21_10.lc_trk_g3_0 <X> T_21_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 172)  (1119 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 172)  (1121 172)  routing T_21_10.lc_trk_g0_5 <X> T_21_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 172)  (1122 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 172)  (1126 172)  LC_6 Logic Functioning bit
 (38 12)  (1128 172)  (1128 172)  LC_6 Logic Functioning bit
 (47 12)  (1137 172)  (1137 172)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (12 13)  (1102 173)  (1102 173)  routing T_21_10.sp4_v_t_45 <X> T_21_10.sp4_v_b_11
 (15 13)  (1105 173)  (1105 173)  routing T_21_10.sp4_v_t_29 <X> T_21_10.lc_trk_g3_0
 (16 13)  (1106 173)  (1106 173)  routing T_21_10.sp4_v_t_29 <X> T_21_10.lc_trk_g3_0
 (17 13)  (1107 173)  (1107 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (1116 173)  (1116 173)  routing T_21_10.lc_trk_g1_3 <X> T_21_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 173)  (1117 173)  routing T_21_10.lc_trk_g1_3 <X> T_21_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 173)  (1119 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (1126 173)  (1126 173)  LC_6 Logic Functioning bit
 (37 13)  (1127 173)  (1127 173)  LC_6 Logic Functioning bit
 (38 13)  (1128 173)  (1128 173)  LC_6 Logic Functioning bit
 (39 13)  (1129 173)  (1129 173)  LC_6 Logic Functioning bit
 (41 13)  (1131 173)  (1131 173)  LC_6 Logic Functioning bit
 (43 13)  (1133 173)  (1133 173)  LC_6 Logic Functioning bit


LogicTile_22_10

 (26 0)  (1170 160)  (1170 160)  routing T_22_10.lc_trk_g2_6 <X> T_22_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 160)  (1171 160)  routing T_22_10.lc_trk_g3_0 <X> T_22_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 160)  (1172 160)  routing T_22_10.lc_trk_g3_0 <X> T_22_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 160)  (1173 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 160)  (1175 160)  routing T_22_10.lc_trk_g2_5 <X> T_22_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 160)  (1176 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 160)  (1177 160)  routing T_22_10.lc_trk_g2_5 <X> T_22_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 160)  (1180 160)  LC_0 Logic Functioning bit
 (37 0)  (1181 160)  (1181 160)  LC_0 Logic Functioning bit
 (38 0)  (1182 160)  (1182 160)  LC_0 Logic Functioning bit
 (39 0)  (1183 160)  (1183 160)  LC_0 Logic Functioning bit
 (41 0)  (1185 160)  (1185 160)  LC_0 Logic Functioning bit
 (43 0)  (1187 160)  (1187 160)  LC_0 Logic Functioning bit
 (45 0)  (1189 160)  (1189 160)  LC_0 Logic Functioning bit
 (26 1)  (1170 161)  (1170 161)  routing T_22_10.lc_trk_g2_6 <X> T_22_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 161)  (1172 161)  routing T_22_10.lc_trk_g2_6 <X> T_22_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 161)  (1173 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (1180 161)  (1180 161)  LC_0 Logic Functioning bit
 (38 1)  (1182 161)  (1182 161)  LC_0 Logic Functioning bit
 (45 1)  (1189 161)  (1189 161)  LC_0 Logic Functioning bit
 (2 2)  (1146 162)  (1146 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 163)  (1144 163)  routing T_22_10.lc_trk_g1_1 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (2 3)  (1146 163)  (1146 163)  routing T_22_10.lc_trk_g1_1 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (15 4)  (1159 164)  (1159 164)  routing T_22_10.sp4_h_l_4 <X> T_22_10.lc_trk_g1_1
 (16 4)  (1160 164)  (1160 164)  routing T_22_10.sp4_h_l_4 <X> T_22_10.lc_trk_g1_1
 (17 4)  (1161 164)  (1161 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1162 164)  (1162 164)  routing T_22_10.sp4_h_l_4 <X> T_22_10.lc_trk_g1_1
 (18 5)  (1162 165)  (1162 165)  routing T_22_10.sp4_h_l_4 <X> T_22_10.lc_trk_g1_1
 (16 6)  (1160 166)  (1160 166)  routing T_22_10.sp12_h_l_18 <X> T_22_10.lc_trk_g1_5
 (17 6)  (1161 166)  (1161 166)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (18 7)  (1162 167)  (1162 167)  routing T_22_10.sp12_h_l_18 <X> T_22_10.lc_trk_g1_5
 (16 10)  (1160 170)  (1160 170)  routing T_22_10.sp4_v_b_37 <X> T_22_10.lc_trk_g2_5
 (17 10)  (1161 170)  (1161 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1162 170)  (1162 170)  routing T_22_10.sp4_v_b_37 <X> T_22_10.lc_trk_g2_5
 (18 11)  (1162 171)  (1162 171)  routing T_22_10.sp4_v_b_37 <X> T_22_10.lc_trk_g2_5
 (22 11)  (1166 171)  (1166 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (15 13)  (1159 173)  (1159 173)  routing T_22_10.sp4_v_t_29 <X> T_22_10.lc_trk_g3_0
 (16 13)  (1160 173)  (1160 173)  routing T_22_10.sp4_v_t_29 <X> T_22_10.lc_trk_g3_0
 (17 13)  (1161 173)  (1161 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (1 14)  (1145 174)  (1145 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1144 175)  (1144 175)  routing T_22_10.lc_trk_g1_5 <X> T_22_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 175)  (1145 175)  routing T_22_10.lc_trk_g1_5 <X> T_22_10.wire_logic_cluster/lc_7/s_r
 (8 15)  (1152 175)  (1152 175)  routing T_22_10.sp4_h_r_4 <X> T_22_10.sp4_v_t_47
 (9 15)  (1153 175)  (1153 175)  routing T_22_10.sp4_h_r_4 <X> T_22_10.sp4_v_t_47
 (10 15)  (1154 175)  (1154 175)  routing T_22_10.sp4_h_r_4 <X> T_22_10.sp4_v_t_47


LogicTile_23_10

 (31 0)  (1229 160)  (1229 160)  routing T_23_10.lc_trk_g2_7 <X> T_23_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 160)  (1230 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 160)  (1231 160)  routing T_23_10.lc_trk_g2_7 <X> T_23_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 160)  (1234 160)  LC_0 Logic Functioning bit
 (37 0)  (1235 160)  (1235 160)  LC_0 Logic Functioning bit
 (38 0)  (1236 160)  (1236 160)  LC_0 Logic Functioning bit
 (39 0)  (1237 160)  (1237 160)  LC_0 Logic Functioning bit
 (45 0)  (1243 160)  (1243 160)  LC_0 Logic Functioning bit
 (31 1)  (1229 161)  (1229 161)  routing T_23_10.lc_trk_g2_7 <X> T_23_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (1234 161)  (1234 161)  LC_0 Logic Functioning bit
 (37 1)  (1235 161)  (1235 161)  LC_0 Logic Functioning bit
 (38 1)  (1236 161)  (1236 161)  LC_0 Logic Functioning bit
 (39 1)  (1237 161)  (1237 161)  LC_0 Logic Functioning bit
 (44 1)  (1242 161)  (1242 161)  LC_0 Logic Functioning bit
 (45 1)  (1243 161)  (1243 161)  LC_0 Logic Functioning bit
 (47 1)  (1245 161)  (1245 161)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1198 162)  (1198 162)  routing T_23_10.glb_netwk_6 <X> T_23_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 162)  (1199 162)  routing T_23_10.glb_netwk_6 <X> T_23_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 162)  (1200 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 10)  (1220 170)  (1220 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (0 14)  (1198 174)  (1198 174)  routing T_23_10.lc_trk_g3_5 <X> T_23_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 174)  (1199 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (1213 174)  (1213 174)  routing T_23_10.sp4_h_r_45 <X> T_23_10.lc_trk_g3_5
 (16 14)  (1214 174)  (1214 174)  routing T_23_10.sp4_h_r_45 <X> T_23_10.lc_trk_g3_5
 (17 14)  (1215 174)  (1215 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1216 174)  (1216 174)  routing T_23_10.sp4_h_r_45 <X> T_23_10.lc_trk_g3_5
 (0 15)  (1198 175)  (1198 175)  routing T_23_10.lc_trk_g3_5 <X> T_23_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (1199 175)  (1199 175)  routing T_23_10.lc_trk_g3_5 <X> T_23_10.wire_logic_cluster/lc_7/s_r
 (18 15)  (1216 175)  (1216 175)  routing T_23_10.sp4_h_r_45 <X> T_23_10.lc_trk_g3_5


LogicTile_24_10

 (31 0)  (1283 160)  (1283 160)  routing T_24_10.lc_trk_g2_7 <X> T_24_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 160)  (1284 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 160)  (1285 160)  routing T_24_10.lc_trk_g2_7 <X> T_24_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 160)  (1288 160)  LC_0 Logic Functioning bit
 (37 0)  (1289 160)  (1289 160)  LC_0 Logic Functioning bit
 (38 0)  (1290 160)  (1290 160)  LC_0 Logic Functioning bit
 (39 0)  (1291 160)  (1291 160)  LC_0 Logic Functioning bit
 (45 0)  (1297 160)  (1297 160)  LC_0 Logic Functioning bit
 (47 0)  (1299 160)  (1299 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (1283 161)  (1283 161)  routing T_24_10.lc_trk_g2_7 <X> T_24_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (1288 161)  (1288 161)  LC_0 Logic Functioning bit
 (37 1)  (1289 161)  (1289 161)  LC_0 Logic Functioning bit
 (38 1)  (1290 161)  (1290 161)  LC_0 Logic Functioning bit
 (39 1)  (1291 161)  (1291 161)  LC_0 Logic Functioning bit
 (45 1)  (1297 161)  (1297 161)  LC_0 Logic Functioning bit
 (0 2)  (1252 162)  (1252 162)  routing T_24_10.glb_netwk_6 <X> T_24_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 162)  (1253 162)  routing T_24_10.glb_netwk_6 <X> T_24_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 162)  (1254 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (1271 162)  (1271 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (12 10)  (1264 170)  (1264 170)  routing T_24_10.sp4_v_t_39 <X> T_24_10.sp4_h_l_45
 (21 10)  (1273 170)  (1273 170)  routing T_24_10.sp12_v_b_7 <X> T_24_10.lc_trk_g2_7
 (22 10)  (1274 170)  (1274 170)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1276 170)  (1276 170)  routing T_24_10.sp12_v_b_7 <X> T_24_10.lc_trk_g2_7
 (11 11)  (1263 171)  (1263 171)  routing T_24_10.sp4_v_t_39 <X> T_24_10.sp4_h_l_45
 (13 11)  (1265 171)  (1265 171)  routing T_24_10.sp4_v_t_39 <X> T_24_10.sp4_h_l_45
 (21 11)  (1273 171)  (1273 171)  routing T_24_10.sp12_v_b_7 <X> T_24_10.lc_trk_g2_7
 (0 14)  (1252 174)  (1252 174)  routing T_24_10.lc_trk_g3_5 <X> T_24_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 174)  (1253 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (1267 174)  (1267 174)  routing T_24_10.sp4_v_t_32 <X> T_24_10.lc_trk_g3_5
 (16 14)  (1268 174)  (1268 174)  routing T_24_10.sp4_v_t_32 <X> T_24_10.lc_trk_g3_5
 (17 14)  (1269 174)  (1269 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (1252 175)  (1252 175)  routing T_24_10.lc_trk_g3_5 <X> T_24_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (1253 175)  (1253 175)  routing T_24_10.lc_trk_g3_5 <X> T_24_10.wire_logic_cluster/lc_7/s_r


RAM_Tile_25_10

 (8 7)  (1314 167)  (1314 167)  routing T_25_10.sp4_h_l_41 <X> T_25_10.sp4_v_t_41


LogicTile_26_10

 (8 6)  (1356 166)  (1356 166)  routing T_26_10.sp4_h_r_4 <X> T_26_10.sp4_h_l_41


LogicTile_30_10

 (9 6)  (1573 166)  (1573 166)  routing T_30_10.sp4_v_b_4 <X> T_30_10.sp4_h_l_41


LogicTile_31_10

 (3 1)  (1621 161)  (1621 161)  routing T_31_10.sp12_h_l_23 <X> T_31_10.sp12_v_b_0


IO_Tile_33_10

 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (11 2)  (6 146)  (6 146)  routing T_0_9.span4_horz_7 <X> T_0_9.span4_vert_t_13
 (12 2)  (5 146)  (5 146)  routing T_0_9.span4_horz_7 <X> T_0_9.span4_vert_t_13


LogicTile_1_9



LogicTile_2_9



LogicTile_3_9

 (19 10)  (145 154)  (145 154)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_4_9

 (3 6)  (183 150)  (183 150)  routing T_4_9.sp12_h_r_0 <X> T_4_9.sp12_v_t_23
 (3 7)  (183 151)  (183 151)  routing T_4_9.sp12_h_r_0 <X> T_4_9.sp12_v_t_23
 (9 9)  (189 153)  (189 153)  routing T_4_9.sp4_v_t_42 <X> T_4_9.sp4_v_b_7
 (9 10)  (189 154)  (189 154)  routing T_4_9.sp4_h_r_4 <X> T_4_9.sp4_h_l_42
 (10 10)  (190 154)  (190 154)  routing T_4_9.sp4_h_r_4 <X> T_4_9.sp4_h_l_42


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9

 (3 12)  (345 156)  (345 156)  routing T_7_9.sp12_v_t_22 <X> T_7_9.sp12_h_r_1


RAM_Tile_8_9

 (7 1)  (403 145)  (403 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 146)  (396 146)  routing T_8_9.glb_netwk_6 <X> T_8_9.wire_bram/ram/RCLK
 (1 2)  (397 146)  (397 146)  routing T_8_9.glb_netwk_6 <X> T_8_9.wire_bram/ram/RCLK
 (2 2)  (398 146)  (398 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 3)  (410 147)  (410 147)  routing T_8_9.sp4_h_r_4 <X> T_8_9.lc_trk_g0_4
 (15 3)  (411 147)  (411 147)  routing T_8_9.sp4_h_r_4 <X> T_8_9.lc_trk_g0_4
 (16 3)  (412 147)  (412 147)  routing T_8_9.sp4_h_r_4 <X> T_8_9.lc_trk_g0_4
 (17 3)  (413 147)  (413 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (9 4)  (405 148)  (405 148)  routing T_8_9.sp4_v_t_41 <X> T_8_9.sp4_h_r_4
 (25 4)  (421 148)  (421 148)  routing T_8_9.sp12_h_l_1 <X> T_8_9.lc_trk_g1_2
 (27 4)  (423 148)  (423 148)  routing T_8_9.lc_trk_g1_2 <X> T_8_9.wire_bram/ram/WDATA_13
 (29 4)  (425 148)  (425 148)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g1_2 wire_bram/ram/WDATA_13
 (36 4)  (432 148)  (432 148)  Enable bit of Mux _out_links/OutMux8_2 => wire_bram/ram/RDATA_13 sp4_h_r_36
 (8 5)  (404 149)  (404 149)  routing T_8_9.sp4_h_r_4 <X> T_8_9.sp4_v_b_4
 (22 5)  (418 149)  (418 149)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_1 lc_trk_g1_2
 (24 5)  (420 149)  (420 149)  routing T_8_9.sp12_h_l_1 <X> T_8_9.lc_trk_g1_2
 (25 5)  (421 149)  (421 149)  routing T_8_9.sp12_h_l_1 <X> T_8_9.lc_trk_g1_2
 (30 5)  (426 149)  (426 149)  routing T_8_9.lc_trk_g1_2 <X> T_8_9.wire_bram/ram/WDATA_13
 (8 6)  (404 150)  (404 150)  routing T_8_9.sp4_h_r_8 <X> T_8_9.sp4_h_l_41
 (10 6)  (406 150)  (406 150)  routing T_8_9.sp4_h_r_8 <X> T_8_9.sp4_h_l_41
 (8 7)  (404 151)  (404 151)  routing T_8_9.sp4_h_r_10 <X> T_8_9.sp4_v_t_41
 (9 7)  (405 151)  (405 151)  routing T_8_9.sp4_h_r_10 <X> T_8_9.sp4_v_t_41
 (10 7)  (406 151)  (406 151)  routing T_8_9.sp4_h_r_10 <X> T_8_9.sp4_v_t_41
 (27 12)  (423 156)  (423 156)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_bram/ram/WDATA_9
 (28 12)  (424 156)  (424 156)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_bram/ram/WDATA_9
 (29 12)  (425 156)  (425 156)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_6 wire_bram/ram/WDATA_9
 (30 12)  (426 156)  (426 156)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_bram/ram/WDATA_9
 (30 13)  (426 157)  (426 157)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_bram/ram/WDATA_9
 (40 13)  (436 157)  (436 157)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_9 sp12_v_t_11
 (1 14)  (397 158)  (397 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 159)  (397 159)  routing T_8_9.lc_trk_g0_4 <X> T_8_9.wire_bram/ram/RE
 (7 15)  (403 159)  (403 159)  Column buffer control bit: MEMB_colbuf_cntl_6

 (22 15)  (418 159)  (418 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (421 159)  (421 159)  routing T_8_9.sp4_r_v_b_46 <X> T_8_9.lc_trk_g3_6


LogicTile_9_9

 (8 3)  (446 147)  (446 147)  routing T_9_9.sp4_h_l_36 <X> T_9_9.sp4_v_t_36


LogicTile_10_9

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (11 11)  (611 155)  (611 155)  routing T_12_9.sp4_h_r_0 <X> T_12_9.sp4_h_l_45
 (13 11)  (613 155)  (613 155)  routing T_12_9.sp4_h_r_0 <X> T_12_9.sp4_h_l_45
 (8 14)  (608 158)  (608 158)  routing T_12_9.sp4_h_r_10 <X> T_12_9.sp4_h_l_47
 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (22 0)  (730 144)  (730 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (734 144)  (734 144)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 144)  (737 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 144)  (739 144)  routing T_14_9.lc_trk_g2_5 <X> T_14_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 144)  (740 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 144)  (741 144)  routing T_14_9.lc_trk_g2_5 <X> T_14_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 144)  (744 144)  LC_0 Logic Functioning bit
 (37 0)  (745 144)  (745 144)  LC_0 Logic Functioning bit
 (38 0)  (746 144)  (746 144)  LC_0 Logic Functioning bit
 (39 0)  (747 144)  (747 144)  LC_0 Logic Functioning bit
 (41 0)  (749 144)  (749 144)  LC_0 Logic Functioning bit
 (43 0)  (751 144)  (751 144)  LC_0 Logic Functioning bit
 (52 0)  (760 144)  (760 144)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (734 145)  (734 145)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 145)  (735 145)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 145)  (736 145)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 145)  (737 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 145)  (738 145)  routing T_14_9.lc_trk_g0_3 <X> T_14_9.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 145)  (744 145)  LC_0 Logic Functioning bit
 (37 1)  (745 145)  (745 145)  LC_0 Logic Functioning bit
 (38 1)  (746 145)  (746 145)  LC_0 Logic Functioning bit
 (39 1)  (747 145)  (747 145)  LC_0 Logic Functioning bit
 (40 1)  (748 145)  (748 145)  LC_0 Logic Functioning bit
 (41 1)  (749 145)  (749 145)  LC_0 Logic Functioning bit
 (42 1)  (750 145)  (750 145)  LC_0 Logic Functioning bit
 (43 1)  (751 145)  (751 145)  LC_0 Logic Functioning bit
 (27 2)  (735 146)  (735 146)  routing T_14_9.lc_trk_g3_5 <X> T_14_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 146)  (736 146)  routing T_14_9.lc_trk_g3_5 <X> T_14_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 146)  (737 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 146)  (738 146)  routing T_14_9.lc_trk_g3_5 <X> T_14_9.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 146)  (739 146)  routing T_14_9.lc_trk_g0_4 <X> T_14_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 146)  (740 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (745 146)  (745 146)  LC_1 Logic Functioning bit
 (39 2)  (747 146)  (747 146)  LC_1 Logic Functioning bit
 (41 2)  (749 146)  (749 146)  LC_1 Logic Functioning bit
 (42 2)  (750 146)  (750 146)  LC_1 Logic Functioning bit
 (43 2)  (751 146)  (751 146)  LC_1 Logic Functioning bit
 (50 2)  (758 146)  (758 146)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (722 147)  (722 147)  routing T_14_9.top_op_4 <X> T_14_9.lc_trk_g0_4
 (15 3)  (723 147)  (723 147)  routing T_14_9.top_op_4 <X> T_14_9.lc_trk_g0_4
 (17 3)  (725 147)  (725 147)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (37 3)  (745 147)  (745 147)  LC_1 Logic Functioning bit
 (39 3)  (747 147)  (747 147)  LC_1 Logic Functioning bit
 (41 3)  (749 147)  (749 147)  LC_1 Logic Functioning bit
 (42 3)  (750 147)  (750 147)  LC_1 Logic Functioning bit
 (43 3)  (751 147)  (751 147)  LC_1 Logic Functioning bit
 (22 5)  (730 149)  (730 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (4 6)  (712 150)  (712 150)  routing T_14_9.sp4_h_r_3 <X> T_14_9.sp4_v_t_38
 (5 7)  (713 151)  (713 151)  routing T_14_9.sp4_h_r_3 <X> T_14_9.sp4_v_t_38
 (16 10)  (724 154)  (724 154)  routing T_14_9.sp12_v_b_21 <X> T_14_9.lc_trk_g2_5
 (17 10)  (725 154)  (725 154)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (18 11)  (726 155)  (726 155)  routing T_14_9.sp12_v_b_21 <X> T_14_9.lc_trk_g2_5
 (32 12)  (740 156)  (740 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 156)  (742 156)  routing T_14_9.lc_trk_g1_2 <X> T_14_9.wire_logic_cluster/lc_6/in_3
 (40 12)  (748 156)  (748 156)  LC_6 Logic Functioning bit
 (41 12)  (749 156)  (749 156)  LC_6 Logic Functioning bit
 (42 12)  (750 156)  (750 156)  LC_6 Logic Functioning bit
 (43 12)  (751 156)  (751 156)  LC_6 Logic Functioning bit
 (48 12)  (756 156)  (756 156)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (31 13)  (739 157)  (739 157)  routing T_14_9.lc_trk_g1_2 <X> T_14_9.wire_logic_cluster/lc_6/in_3
 (40 13)  (748 157)  (748 157)  LC_6 Logic Functioning bit
 (41 13)  (749 157)  (749 157)  LC_6 Logic Functioning bit
 (42 13)  (750 157)  (750 157)  LC_6 Logic Functioning bit
 (43 13)  (751 157)  (751 157)  LC_6 Logic Functioning bit
 (16 14)  (724 158)  (724 158)  routing T_14_9.sp4_v_b_37 <X> T_14_9.lc_trk_g3_5
 (17 14)  (725 158)  (725 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (726 158)  (726 158)  routing T_14_9.sp4_v_b_37 <X> T_14_9.lc_trk_g3_5
 (22 14)  (730 158)  (730 158)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (731 158)  (731 158)  routing T_14_9.sp12_v_b_23 <X> T_14_9.lc_trk_g3_7
 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (726 159)  (726 159)  routing T_14_9.sp4_v_b_37 <X> T_14_9.lc_trk_g3_5
 (21 15)  (729 159)  (729 159)  routing T_14_9.sp12_v_b_23 <X> T_14_9.lc_trk_g3_7


LogicTile_15_9

 (0 0)  (762 144)  (762 144)  Negative Clock bit

 (25 0)  (787 144)  (787 144)  routing T_15_9.wire_logic_cluster/lc_2/out <X> T_15_9.lc_trk_g0_2
 (27 0)  (789 144)  (789 144)  routing T_15_9.lc_trk_g3_0 <X> T_15_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 144)  (790 144)  routing T_15_9.lc_trk_g3_0 <X> T_15_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 144)  (791 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 144)  (794 144)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 144)  (798 144)  LC_0 Logic Functioning bit
 (39 0)  (801 144)  (801 144)  LC_0 Logic Functioning bit
 (41 0)  (803 144)  (803 144)  LC_0 Logic Functioning bit
 (42 0)  (804 144)  (804 144)  LC_0 Logic Functioning bit
 (44 0)  (806 144)  (806 144)  LC_0 Logic Functioning bit
 (45 0)  (807 144)  (807 144)  LC_0 Logic Functioning bit
 (22 1)  (784 145)  (784 145)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (798 145)  (798 145)  LC_0 Logic Functioning bit
 (39 1)  (801 145)  (801 145)  LC_0 Logic Functioning bit
 (41 1)  (803 145)  (803 145)  LC_0 Logic Functioning bit
 (42 1)  (804 145)  (804 145)  LC_0 Logic Functioning bit
 (50 1)  (812 145)  (812 145)  Carry_In_Mux bit 

 (0 2)  (762 146)  (762 146)  routing T_15_9.glb_netwk_3 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (2 2)  (764 146)  (764 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 146)  (776 146)  routing T_15_9.wire_logic_cluster/lc_4/out <X> T_15_9.lc_trk_g0_4
 (27 2)  (789 146)  (789 146)  routing T_15_9.lc_trk_g3_1 <X> T_15_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 146)  (790 146)  routing T_15_9.lc_trk_g3_1 <X> T_15_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 146)  (791 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 146)  (794 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (797 146)  (797 146)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.input_2_1
 (36 2)  (798 146)  (798 146)  LC_1 Logic Functioning bit
 (39 2)  (801 146)  (801 146)  LC_1 Logic Functioning bit
 (41 2)  (803 146)  (803 146)  LC_1 Logic Functioning bit
 (42 2)  (804 146)  (804 146)  LC_1 Logic Functioning bit
 (44 2)  (806 146)  (806 146)  LC_1 Logic Functioning bit
 (45 2)  (807 146)  (807 146)  LC_1 Logic Functioning bit
 (0 3)  (762 147)  (762 147)  routing T_15_9.glb_netwk_3 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (17 3)  (779 147)  (779 147)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (32 3)  (794 147)  (794 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (795 147)  (795 147)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.input_2_1
 (35 3)  (797 147)  (797 147)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.input_2_1
 (36 3)  (798 147)  (798 147)  LC_1 Logic Functioning bit
 (39 3)  (801 147)  (801 147)  LC_1 Logic Functioning bit
 (41 3)  (803 147)  (803 147)  LC_1 Logic Functioning bit
 (42 3)  (804 147)  (804 147)  LC_1 Logic Functioning bit
 (0 4)  (762 148)  (762 148)  routing T_15_9.lc_trk_g2_2 <X> T_15_9.wire_logic_cluster/lc_7/cen
 (1 4)  (763 148)  (763 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (783 148)  (783 148)  routing T_15_9.wire_logic_cluster/lc_3/out <X> T_15_9.lc_trk_g1_3
 (22 4)  (784 148)  (784 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (790 148)  (790 148)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 148)  (791 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 148)  (792 148)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 148)  (794 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 148)  (798 148)  LC_2 Logic Functioning bit
 (39 4)  (801 148)  (801 148)  LC_2 Logic Functioning bit
 (41 4)  (803 148)  (803 148)  LC_2 Logic Functioning bit
 (42 4)  (804 148)  (804 148)  LC_2 Logic Functioning bit
 (44 4)  (806 148)  (806 148)  LC_2 Logic Functioning bit
 (45 4)  (807 148)  (807 148)  LC_2 Logic Functioning bit
 (1 5)  (763 149)  (763 149)  routing T_15_9.lc_trk_g2_2 <X> T_15_9.wire_logic_cluster/lc_7/cen
 (30 5)  (792 149)  (792 149)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 149)  (794 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 149)  (797 149)  routing T_15_9.lc_trk_g0_2 <X> T_15_9.input_2_2
 (36 5)  (798 149)  (798 149)  LC_2 Logic Functioning bit
 (39 5)  (801 149)  (801 149)  LC_2 Logic Functioning bit
 (41 5)  (803 149)  (803 149)  LC_2 Logic Functioning bit
 (42 5)  (804 149)  (804 149)  LC_2 Logic Functioning bit
 (17 6)  (779 150)  (779 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 150)  (780 150)  routing T_15_9.wire_logic_cluster/lc_5/out <X> T_15_9.lc_trk_g1_5
 (27 6)  (789 150)  (789 150)  routing T_15_9.lc_trk_g1_3 <X> T_15_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 150)  (791 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 150)  (794 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (797 150)  (797 150)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.input_2_3
 (36 6)  (798 150)  (798 150)  LC_3 Logic Functioning bit
 (39 6)  (801 150)  (801 150)  LC_3 Logic Functioning bit
 (41 6)  (803 150)  (803 150)  LC_3 Logic Functioning bit
 (42 6)  (804 150)  (804 150)  LC_3 Logic Functioning bit
 (44 6)  (806 150)  (806 150)  LC_3 Logic Functioning bit
 (45 6)  (807 150)  (807 150)  LC_3 Logic Functioning bit
 (8 7)  (770 151)  (770 151)  routing T_15_9.sp4_h_r_10 <X> T_15_9.sp4_v_t_41
 (9 7)  (771 151)  (771 151)  routing T_15_9.sp4_h_r_10 <X> T_15_9.sp4_v_t_41
 (10 7)  (772 151)  (772 151)  routing T_15_9.sp4_h_r_10 <X> T_15_9.sp4_v_t_41
 (30 7)  (792 151)  (792 151)  routing T_15_9.lc_trk_g1_3 <X> T_15_9.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 151)  (794 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (795 151)  (795 151)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.input_2_3
 (35 7)  (797 151)  (797 151)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.input_2_3
 (36 7)  (798 151)  (798 151)  LC_3 Logic Functioning bit
 (39 7)  (801 151)  (801 151)  LC_3 Logic Functioning bit
 (41 7)  (803 151)  (803 151)  LC_3 Logic Functioning bit
 (42 7)  (804 151)  (804 151)  LC_3 Logic Functioning bit
 (44 7)  (806 151)  (806 151)  LC_3 Logic Functioning bit
 (25 8)  (787 152)  (787 152)  routing T_15_9.sp4_h_r_42 <X> T_15_9.lc_trk_g2_2
 (28 8)  (790 152)  (790 152)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 152)  (791 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 152)  (792 152)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 152)  (794 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (797 152)  (797 152)  routing T_15_9.lc_trk_g0_4 <X> T_15_9.input_2_4
 (36 8)  (798 152)  (798 152)  LC_4 Logic Functioning bit
 (39 8)  (801 152)  (801 152)  LC_4 Logic Functioning bit
 (41 8)  (803 152)  (803 152)  LC_4 Logic Functioning bit
 (42 8)  (804 152)  (804 152)  LC_4 Logic Functioning bit
 (44 8)  (806 152)  (806 152)  LC_4 Logic Functioning bit
 (45 8)  (807 152)  (807 152)  LC_4 Logic Functioning bit
 (22 9)  (784 153)  (784 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 153)  (785 153)  routing T_15_9.sp4_h_r_42 <X> T_15_9.lc_trk_g2_2
 (24 9)  (786 153)  (786 153)  routing T_15_9.sp4_h_r_42 <X> T_15_9.lc_trk_g2_2
 (25 9)  (787 153)  (787 153)  routing T_15_9.sp4_h_r_42 <X> T_15_9.lc_trk_g2_2
 (30 9)  (792 153)  (792 153)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 153)  (794 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (798 153)  (798 153)  LC_4 Logic Functioning bit
 (39 9)  (801 153)  (801 153)  LC_4 Logic Functioning bit
 (41 9)  (803 153)  (803 153)  LC_4 Logic Functioning bit
 (42 9)  (804 153)  (804 153)  LC_4 Logic Functioning bit
 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (776 154)  (776 154)  routing T_15_9.rgt_op_4 <X> T_15_9.lc_trk_g2_4
 (21 10)  (783 154)  (783 154)  routing T_15_9.sp4_h_l_34 <X> T_15_9.lc_trk_g2_7
 (22 10)  (784 154)  (784 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (785 154)  (785 154)  routing T_15_9.sp4_h_l_34 <X> T_15_9.lc_trk_g2_7
 (24 10)  (786 154)  (786 154)  routing T_15_9.sp4_h_l_34 <X> T_15_9.lc_trk_g2_7
 (25 10)  (787 154)  (787 154)  routing T_15_9.wire_logic_cluster/lc_6/out <X> T_15_9.lc_trk_g2_6
 (27 10)  (789 154)  (789 154)  routing T_15_9.lc_trk_g1_5 <X> T_15_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 154)  (791 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 154)  (792 154)  routing T_15_9.lc_trk_g1_5 <X> T_15_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 154)  (794 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (797 154)  (797 154)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.input_2_5
 (36 10)  (798 154)  (798 154)  LC_5 Logic Functioning bit
 (39 10)  (801 154)  (801 154)  LC_5 Logic Functioning bit
 (41 10)  (803 154)  (803 154)  LC_5 Logic Functioning bit
 (42 10)  (804 154)  (804 154)  LC_5 Logic Functioning bit
 (44 10)  (806 154)  (806 154)  LC_5 Logic Functioning bit
 (45 10)  (807 154)  (807 154)  LC_5 Logic Functioning bit
 (15 11)  (777 155)  (777 155)  routing T_15_9.rgt_op_4 <X> T_15_9.lc_trk_g2_4
 (17 11)  (779 155)  (779 155)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (783 155)  (783 155)  routing T_15_9.sp4_h_l_34 <X> T_15_9.lc_trk_g2_7
 (22 11)  (784 155)  (784 155)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 11)  (794 155)  (794 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (795 155)  (795 155)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.input_2_5
 (35 11)  (797 155)  (797 155)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.input_2_5
 (36 11)  (798 155)  (798 155)  LC_5 Logic Functioning bit
 (39 11)  (801 155)  (801 155)  LC_5 Logic Functioning bit
 (41 11)  (803 155)  (803 155)  LC_5 Logic Functioning bit
 (42 11)  (804 155)  (804 155)  LC_5 Logic Functioning bit
 (14 12)  (776 156)  (776 156)  routing T_15_9.wire_logic_cluster/lc_0/out <X> T_15_9.lc_trk_g3_0
 (17 12)  (779 156)  (779 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 156)  (780 156)  routing T_15_9.wire_logic_cluster/lc_1/out <X> T_15_9.lc_trk_g3_1
 (28 12)  (790 156)  (790 156)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 156)  (791 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 156)  (792 156)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 156)  (794 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (797 156)  (797 156)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.input_2_6
 (36 12)  (798 156)  (798 156)  LC_6 Logic Functioning bit
 (39 12)  (801 156)  (801 156)  LC_6 Logic Functioning bit
 (41 12)  (803 156)  (803 156)  LC_6 Logic Functioning bit
 (42 12)  (804 156)  (804 156)  LC_6 Logic Functioning bit
 (44 12)  (806 156)  (806 156)  LC_6 Logic Functioning bit
 (45 12)  (807 156)  (807 156)  LC_6 Logic Functioning bit
 (17 13)  (779 157)  (779 157)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 157)  (792 157)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 157)  (794 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 157)  (795 157)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.input_2_6
 (35 13)  (797 157)  (797 157)  routing T_15_9.lc_trk_g2_6 <X> T_15_9.input_2_6
 (36 13)  (798 157)  (798 157)  LC_6 Logic Functioning bit
 (39 13)  (801 157)  (801 157)  LC_6 Logic Functioning bit
 (41 13)  (803 157)  (803 157)  LC_6 Logic Functioning bit
 (42 13)  (804 157)  (804 157)  LC_6 Logic Functioning bit
 (0 14)  (762 158)  (762 158)  routing T_15_9.lc_trk_g2_4 <X> T_15_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 158)  (763 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (783 158)  (783 158)  routing T_15_9.wire_logic_cluster/lc_7/out <X> T_15_9.lc_trk_g3_7
 (22 14)  (784 158)  (784 158)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 158)  (789 158)  routing T_15_9.lc_trk_g3_7 <X> T_15_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 158)  (790 158)  routing T_15_9.lc_trk_g3_7 <X> T_15_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 158)  (791 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 158)  (792 158)  routing T_15_9.lc_trk_g3_7 <X> T_15_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 158)  (794 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (797 158)  (797 158)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.input_2_7
 (36 14)  (798 158)  (798 158)  LC_7 Logic Functioning bit
 (39 14)  (801 158)  (801 158)  LC_7 Logic Functioning bit
 (41 14)  (803 158)  (803 158)  LC_7 Logic Functioning bit
 (42 14)  (804 158)  (804 158)  LC_7 Logic Functioning bit
 (44 14)  (806 158)  (806 158)  LC_7 Logic Functioning bit
 (45 14)  (807 158)  (807 158)  LC_7 Logic Functioning bit
 (1 15)  (763 159)  (763 159)  routing T_15_9.lc_trk_g2_4 <X> T_15_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6

 (30 15)  (792 159)  (792 159)  routing T_15_9.lc_trk_g3_7 <X> T_15_9.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 159)  (794 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 159)  (795 159)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.input_2_7
 (35 15)  (797 159)  (797 159)  routing T_15_9.lc_trk_g2_7 <X> T_15_9.input_2_7
 (36 15)  (798 159)  (798 159)  LC_7 Logic Functioning bit
 (39 15)  (801 159)  (801 159)  LC_7 Logic Functioning bit
 (41 15)  (803 159)  (803 159)  LC_7 Logic Functioning bit
 (42 15)  (804 159)  (804 159)  LC_7 Logic Functioning bit


LogicTile_16_9

 (5 2)  (821 146)  (821 146)  routing T_16_9.sp4_h_r_9 <X> T_16_9.sp4_h_l_37
 (4 3)  (820 147)  (820 147)  routing T_16_9.sp4_h_r_9 <X> T_16_9.sp4_h_l_37
 (5 3)  (821 147)  (821 147)  routing T_16_9.sp4_h_l_37 <X> T_16_9.sp4_v_t_37
 (19 5)  (835 149)  (835 149)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (15 8)  (831 152)  (831 152)  routing T_16_9.sp4_h_r_25 <X> T_16_9.lc_trk_g2_1
 (16 8)  (832 152)  (832 152)  routing T_16_9.sp4_h_r_25 <X> T_16_9.lc_trk_g2_1
 (17 8)  (833 152)  (833 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (837 152)  (837 152)  routing T_16_9.rgt_op_3 <X> T_16_9.lc_trk_g2_3
 (22 8)  (838 152)  (838 152)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (840 152)  (840 152)  routing T_16_9.rgt_op_3 <X> T_16_9.lc_trk_g2_3
 (28 8)  (844 152)  (844 152)  routing T_16_9.lc_trk_g2_3 <X> T_16_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 152)  (845 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 152)  (848 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 152)  (849 152)  routing T_16_9.lc_trk_g2_1 <X> T_16_9.wire_logic_cluster/lc_4/in_3
 (40 8)  (856 152)  (856 152)  LC_4 Logic Functioning bit
 (42 8)  (858 152)  (858 152)  LC_4 Logic Functioning bit
 (18 9)  (834 153)  (834 153)  routing T_16_9.sp4_h_r_25 <X> T_16_9.lc_trk_g2_1
 (30 9)  (846 153)  (846 153)  routing T_16_9.lc_trk_g2_3 <X> T_16_9.wire_logic_cluster/lc_4/in_1
 (40 9)  (856 153)  (856 153)  LC_4 Logic Functioning bit
 (42 9)  (858 153)  (858 153)  LC_4 Logic Functioning bit
 (46 9)  (862 153)  (862 153)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 10)  (824 154)  (824 154)  routing T_16_9.sp4_v_t_42 <X> T_16_9.sp4_h_l_42
 (9 10)  (825 154)  (825 154)  routing T_16_9.sp4_v_t_42 <X> T_16_9.sp4_h_l_42
 (9 12)  (825 156)  (825 156)  routing T_16_9.sp4_v_t_47 <X> T_16_9.sp4_h_r_10
 (4 14)  (820 158)  (820 158)  routing T_16_9.sp4_h_r_9 <X> T_16_9.sp4_v_t_44
 (8 14)  (824 158)  (824 158)  routing T_16_9.sp4_v_t_47 <X> T_16_9.sp4_h_l_47
 (9 14)  (825 158)  (825 158)  routing T_16_9.sp4_v_t_47 <X> T_16_9.sp4_h_l_47
 (5 15)  (821 159)  (821 159)  routing T_16_9.sp4_h_r_9 <X> T_16_9.sp4_v_t_44
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (0 0)  (874 144)  (874 144)  Negative Clock bit

 (14 0)  (888 144)  (888 144)  routing T_17_9.wire_logic_cluster/lc_0/out <X> T_17_9.lc_trk_g0_0
 (28 0)  (902 144)  (902 144)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 144)  (903 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 144)  (904 144)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 144)  (905 144)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 144)  (906 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 144)  (907 144)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 144)  (908 144)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 144)  (910 144)  LC_0 Logic Functioning bit
 (38 0)  (912 144)  (912 144)  LC_0 Logic Functioning bit
 (41 0)  (915 144)  (915 144)  LC_0 Logic Functioning bit
 (43 0)  (917 144)  (917 144)  LC_0 Logic Functioning bit
 (17 1)  (891 145)  (891 145)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (896 145)  (896 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (903 145)  (903 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 145)  (905 145)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 145)  (910 145)  LC_0 Logic Functioning bit
 (38 1)  (912 145)  (912 145)  LC_0 Logic Functioning bit
 (40 1)  (914 145)  (914 145)  LC_0 Logic Functioning bit
 (42 1)  (916 145)  (916 145)  LC_0 Logic Functioning bit
 (0 2)  (874 146)  (874 146)  routing T_17_9.glb_netwk_3 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (2 2)  (876 146)  (876 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (906 146)  (906 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 146)  (907 146)  routing T_17_9.lc_trk_g2_0 <X> T_17_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 146)  (910 146)  LC_1 Logic Functioning bit
 (38 2)  (912 146)  (912 146)  LC_1 Logic Functioning bit
 (39 2)  (913 146)  (913 146)  LC_1 Logic Functioning bit
 (43 2)  (917 146)  (917 146)  LC_1 Logic Functioning bit
 (50 2)  (924 146)  (924 146)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (874 147)  (874 147)  routing T_17_9.glb_netwk_3 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (27 3)  (901 147)  (901 147)  routing T_17_9.lc_trk_g1_0 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 147)  (903 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (911 147)  (911 147)  LC_1 Logic Functioning bit
 (38 3)  (912 147)  (912 147)  LC_1 Logic Functioning bit
 (39 3)  (913 147)  (913 147)  LC_1 Logic Functioning bit
 (42 3)  (916 147)  (916 147)  LC_1 Logic Functioning bit
 (46 3)  (920 147)  (920 147)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (921 147)  (921 147)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (895 148)  (895 148)  routing T_17_9.wire_logic_cluster/lc_3/out <X> T_17_9.lc_trk_g1_3
 (22 4)  (896 148)  (896 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (905 148)  (905 148)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 148)  (906 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 148)  (907 148)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 148)  (908 148)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_2/in_3
 (40 4)  (914 148)  (914 148)  LC_2 Logic Functioning bit
 (41 4)  (915 148)  (915 148)  LC_2 Logic Functioning bit
 (42 4)  (916 148)  (916 148)  LC_2 Logic Functioning bit
 (43 4)  (917 148)  (917 148)  LC_2 Logic Functioning bit
 (45 4)  (919 148)  (919 148)  LC_2 Logic Functioning bit
 (46 4)  (920 148)  (920 148)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (926 148)  (926 148)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (888 149)  (888 149)  routing T_17_9.top_op_0 <X> T_17_9.lc_trk_g1_0
 (15 5)  (889 149)  (889 149)  routing T_17_9.top_op_0 <X> T_17_9.lc_trk_g1_0
 (17 5)  (891 149)  (891 149)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (40 5)  (914 149)  (914 149)  LC_2 Logic Functioning bit
 (41 5)  (915 149)  (915 149)  LC_2 Logic Functioning bit
 (42 5)  (916 149)  (916 149)  LC_2 Logic Functioning bit
 (43 5)  (917 149)  (917 149)  LC_2 Logic Functioning bit
 (48 5)  (922 149)  (922 149)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (925 149)  (925 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (888 150)  (888 150)  routing T_17_9.wire_logic_cluster/lc_4/out <X> T_17_9.lc_trk_g1_4
 (27 6)  (901 150)  (901 150)  routing T_17_9.lc_trk_g1_3 <X> T_17_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 150)  (903 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 150)  (906 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 150)  (907 150)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 150)  (908 150)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 150)  (909 150)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.input_2_3
 (36 6)  (910 150)  (910 150)  LC_3 Logic Functioning bit
 (37 6)  (911 150)  (911 150)  LC_3 Logic Functioning bit
 (38 6)  (912 150)  (912 150)  LC_3 Logic Functioning bit
 (39 6)  (913 150)  (913 150)  LC_3 Logic Functioning bit
 (40 6)  (914 150)  (914 150)  LC_3 Logic Functioning bit
 (42 6)  (916 150)  (916 150)  LC_3 Logic Functioning bit
 (43 6)  (917 150)  (917 150)  LC_3 Logic Functioning bit
 (45 6)  (919 150)  (919 150)  LC_3 Logic Functioning bit
 (51 6)  (925 150)  (925 150)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (17 7)  (891 151)  (891 151)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (902 151)  (902 151)  routing T_17_9.lc_trk_g2_1 <X> T_17_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 151)  (903 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 151)  (904 151)  routing T_17_9.lc_trk_g1_3 <X> T_17_9.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 151)  (906 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (907 151)  (907 151)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.input_2_3
 (34 7)  (908 151)  (908 151)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.input_2_3
 (37 7)  (911 151)  (911 151)  LC_3 Logic Functioning bit
 (38 7)  (912 151)  (912 151)  LC_3 Logic Functioning bit
 (39 7)  (913 151)  (913 151)  LC_3 Logic Functioning bit
 (40 7)  (914 151)  (914 151)  LC_3 Logic Functioning bit
 (42 7)  (916 151)  (916 151)  LC_3 Logic Functioning bit
 (53 7)  (927 151)  (927 151)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (888 152)  (888 152)  routing T_17_9.rgt_op_0 <X> T_17_9.lc_trk_g2_0
 (15 8)  (889 152)  (889 152)  routing T_17_9.tnl_op_1 <X> T_17_9.lc_trk_g2_1
 (17 8)  (891 152)  (891 152)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (27 8)  (901 152)  (901 152)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 152)  (903 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 152)  (904 152)  routing T_17_9.lc_trk_g1_4 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 152)  (905 152)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 152)  (906 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 152)  (907 152)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 152)  (908 152)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 152)  (910 152)  LC_4 Logic Functioning bit
 (38 8)  (912 152)  (912 152)  LC_4 Logic Functioning bit
 (41 8)  (915 152)  (915 152)  LC_4 Logic Functioning bit
 (43 8)  (917 152)  (917 152)  LC_4 Logic Functioning bit
 (15 9)  (889 153)  (889 153)  routing T_17_9.rgt_op_0 <X> T_17_9.lc_trk_g2_0
 (17 9)  (891 153)  (891 153)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (892 153)  (892 153)  routing T_17_9.tnl_op_1 <X> T_17_9.lc_trk_g2_1
 (22 9)  (896 153)  (896 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (897 153)  (897 153)  routing T_17_9.sp4_h_l_15 <X> T_17_9.lc_trk_g2_2
 (24 9)  (898 153)  (898 153)  routing T_17_9.sp4_h_l_15 <X> T_17_9.lc_trk_g2_2
 (25 9)  (899 153)  (899 153)  routing T_17_9.sp4_h_l_15 <X> T_17_9.lc_trk_g2_2
 (26 9)  (900 153)  (900 153)  routing T_17_9.lc_trk_g0_2 <X> T_17_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 153)  (903 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 153)  (905 153)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 153)  (911 153)  LC_4 Logic Functioning bit
 (39 9)  (913 153)  (913 153)  LC_4 Logic Functioning bit
 (41 9)  (915 153)  (915 153)  LC_4 Logic Functioning bit
 (43 9)  (917 153)  (917 153)  LC_4 Logic Functioning bit
 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (11 10)  (885 154)  (885 154)  routing T_17_9.sp4_h_r_2 <X> T_17_9.sp4_v_t_45
 (13 10)  (887 154)  (887 154)  routing T_17_9.sp4_h_r_2 <X> T_17_9.sp4_v_t_45
 (17 10)  (891 154)  (891 154)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 154)  (892 154)  routing T_17_9.wire_logic_cluster/lc_5/out <X> T_17_9.lc_trk_g2_5
 (32 10)  (906 154)  (906 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 154)  (907 154)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 154)  (910 154)  LC_5 Logic Functioning bit
 (37 10)  (911 154)  (911 154)  LC_5 Logic Functioning bit
 (38 10)  (912 154)  (912 154)  LC_5 Logic Functioning bit
 (41 10)  (915 154)  (915 154)  LC_5 Logic Functioning bit
 (50 10)  (924 154)  (924 154)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (886 155)  (886 155)  routing T_17_9.sp4_h_r_2 <X> T_17_9.sp4_v_t_45
 (27 11)  (901 155)  (901 155)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 155)  (902 155)  routing T_17_9.lc_trk_g3_0 <X> T_17_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 155)  (903 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 155)  (905 155)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 155)  (910 155)  LC_5 Logic Functioning bit
 (37 11)  (911 155)  (911 155)  LC_5 Logic Functioning bit
 (39 11)  (913 155)  (913 155)  LC_5 Logic Functioning bit
 (40 11)  (914 155)  (914 155)  LC_5 Logic Functioning bit
 (15 12)  (889 156)  (889 156)  routing T_17_9.tnr_op_1 <X> T_17_9.lc_trk_g3_1
 (17 12)  (891 156)  (891 156)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (31 12)  (905 156)  (905 156)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 156)  (906 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 156)  (907 156)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 156)  (908 156)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 156)  (910 156)  LC_6 Logic Functioning bit
 (37 12)  (911 156)  (911 156)  LC_6 Logic Functioning bit
 (50 12)  (924 156)  (924 156)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (888 157)  (888 157)  routing T_17_9.sp4_r_v_b_40 <X> T_17_9.lc_trk_g3_0
 (17 13)  (891 157)  (891 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (31 13)  (905 157)  (905 157)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 157)  (910 157)  LC_6 Logic Functioning bit
 (37 13)  (911 157)  (911 157)  LC_6 Logic Functioning bit
 (52 13)  (926 157)  (926 157)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (888 158)  (888 158)  routing T_17_9.sp4_h_r_36 <X> T_17_9.lc_trk_g3_4
 (25 14)  (899 158)  (899 158)  routing T_17_9.sp4_h_r_38 <X> T_17_9.lc_trk_g3_6
 (26 14)  (900 158)  (900 158)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.wire_logic_cluster/lc_7/in_0
 (35 14)  (909 158)  (909 158)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.input_2_7
 (37 14)  (911 158)  (911 158)  LC_7 Logic Functioning bit
 (42 14)  (916 158)  (916 158)  LC_7 Logic Functioning bit
 (47 14)  (921 158)  (921 158)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (889 159)  (889 159)  routing T_17_9.sp4_h_r_36 <X> T_17_9.lc_trk_g3_4
 (16 15)  (890 159)  (890 159)  routing T_17_9.sp4_h_r_36 <X> T_17_9.lc_trk_g3_4
 (17 15)  (891 159)  (891 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (896 159)  (896 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (897 159)  (897 159)  routing T_17_9.sp4_h_r_38 <X> T_17_9.lc_trk_g3_6
 (24 15)  (898 159)  (898 159)  routing T_17_9.sp4_h_r_38 <X> T_17_9.lc_trk_g3_6
 (28 15)  (902 159)  (902 159)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 159)  (903 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (906 159)  (906 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (907 159)  (907 159)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.input_2_7
 (34 15)  (908 159)  (908 159)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.input_2_7
 (35 15)  (909 159)  (909 159)  routing T_17_9.lc_trk_g3_6 <X> T_17_9.input_2_7
 (36 15)  (910 159)  (910 159)  LC_7 Logic Functioning bit
 (43 15)  (917 159)  (917 159)  LC_7 Logic Functioning bit


LogicTile_18_9

 (26 0)  (954 144)  (954 144)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 144)  (955 144)  routing T_18_9.lc_trk_g3_0 <X> T_18_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 144)  (956 144)  routing T_18_9.lc_trk_g3_0 <X> T_18_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 144)  (957 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 144)  (959 144)  routing T_18_9.lc_trk_g1_4 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 144)  (960 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 144)  (962 144)  routing T_18_9.lc_trk_g1_4 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 144)  (964 144)  LC_0 Logic Functioning bit
 (38 0)  (966 144)  (966 144)  LC_0 Logic Functioning bit
 (41 0)  (969 144)  (969 144)  LC_0 Logic Functioning bit
 (43 0)  (971 144)  (971 144)  LC_0 Logic Functioning bit
 (45 0)  (973 144)  (973 144)  LC_0 Logic Functioning bit
 (26 1)  (954 145)  (954 145)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 145)  (955 145)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 145)  (956 145)  routing T_18_9.lc_trk_g3_7 <X> T_18_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 145)  (957 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (965 145)  (965 145)  LC_0 Logic Functioning bit
 (39 1)  (967 145)  (967 145)  LC_0 Logic Functioning bit
 (41 1)  (969 145)  (969 145)  LC_0 Logic Functioning bit
 (43 1)  (971 145)  (971 145)  LC_0 Logic Functioning bit
 (45 1)  (973 145)  (973 145)  LC_0 Logic Functioning bit
 (2 2)  (930 146)  (930 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (8 2)  (936 146)  (936 146)  routing T_18_9.sp4_v_t_42 <X> T_18_9.sp4_h_l_36
 (9 2)  (937 146)  (937 146)  routing T_18_9.sp4_v_t_42 <X> T_18_9.sp4_h_l_36
 (10 2)  (938 146)  (938 146)  routing T_18_9.sp4_v_t_42 <X> T_18_9.sp4_h_l_36
 (0 3)  (928 147)  (928 147)  routing T_18_9.lc_trk_g1_1 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (2 3)  (930 147)  (930 147)  routing T_18_9.lc_trk_g1_1 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (14 3)  (942 147)  (942 147)  routing T_18_9.sp4_h_r_4 <X> T_18_9.lc_trk_g0_4
 (15 3)  (943 147)  (943 147)  routing T_18_9.sp4_h_r_4 <X> T_18_9.lc_trk_g0_4
 (16 3)  (944 147)  (944 147)  routing T_18_9.sp4_h_r_4 <X> T_18_9.lc_trk_g0_4
 (17 3)  (945 147)  (945 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (5 4)  (933 148)  (933 148)  routing T_18_9.sp4_v_t_38 <X> T_18_9.sp4_h_r_3
 (15 4)  (943 148)  (943 148)  routing T_18_9.sp4_h_r_9 <X> T_18_9.lc_trk_g1_1
 (16 4)  (944 148)  (944 148)  routing T_18_9.sp4_h_r_9 <X> T_18_9.lc_trk_g1_1
 (17 4)  (945 148)  (945 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (946 148)  (946 148)  routing T_18_9.sp4_h_r_9 <X> T_18_9.lc_trk_g1_1
 (5 6)  (933 150)  (933 150)  routing T_18_9.sp4_v_t_38 <X> T_18_9.sp4_h_l_38
 (14 6)  (942 150)  (942 150)  routing T_18_9.lft_op_4 <X> T_18_9.lc_trk_g1_4
 (6 7)  (934 151)  (934 151)  routing T_18_9.sp4_v_t_38 <X> T_18_9.sp4_h_l_38
 (15 7)  (943 151)  (943 151)  routing T_18_9.lft_op_4 <X> T_18_9.lc_trk_g1_4
 (17 7)  (945 151)  (945 151)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (15 13)  (943 157)  (943 157)  routing T_18_9.sp4_v_t_29 <X> T_18_9.lc_trk_g3_0
 (16 13)  (944 157)  (944 157)  routing T_18_9.sp4_v_t_29 <X> T_18_9.lc_trk_g3_0
 (17 13)  (945 157)  (945 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (1 14)  (929 158)  (929 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (949 158)  (949 158)  routing T_18_9.sp4_h_r_39 <X> T_18_9.lc_trk_g3_7
 (22 14)  (950 158)  (950 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (951 158)  (951 158)  routing T_18_9.sp4_h_r_39 <X> T_18_9.lc_trk_g3_7
 (24 14)  (952 158)  (952 158)  routing T_18_9.sp4_h_r_39 <X> T_18_9.lc_trk_g3_7
 (1 15)  (929 159)  (929 159)  routing T_18_9.lc_trk_g0_4 <X> T_18_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (0 0)  (982 144)  (982 144)  Negative Clock bit

 (25 0)  (1007 144)  (1007 144)  routing T_19_9.wire_logic_cluster/lc_2/out <X> T_19_9.lc_trk_g0_2
 (27 0)  (1009 144)  (1009 144)  routing T_19_9.lc_trk_g3_0 <X> T_19_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 144)  (1010 144)  routing T_19_9.lc_trk_g3_0 <X> T_19_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 144)  (1011 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 144)  (1014 144)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 144)  (1018 144)  LC_0 Logic Functioning bit
 (39 0)  (1021 144)  (1021 144)  LC_0 Logic Functioning bit
 (41 0)  (1023 144)  (1023 144)  LC_0 Logic Functioning bit
 (42 0)  (1024 144)  (1024 144)  LC_0 Logic Functioning bit
 (44 0)  (1026 144)  (1026 144)  LC_0 Logic Functioning bit
 (45 0)  (1027 144)  (1027 144)  LC_0 Logic Functioning bit
 (22 1)  (1004 145)  (1004 145)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (1018 145)  (1018 145)  LC_0 Logic Functioning bit
 (39 1)  (1021 145)  (1021 145)  LC_0 Logic Functioning bit
 (41 1)  (1023 145)  (1023 145)  LC_0 Logic Functioning bit
 (42 1)  (1024 145)  (1024 145)  LC_0 Logic Functioning bit
 (50 1)  (1032 145)  (1032 145)  Carry_In_Mux bit 

 (0 2)  (982 146)  (982 146)  routing T_19_9.glb_netwk_3 <X> T_19_9.wire_logic_cluster/lc_7/clk
 (2 2)  (984 146)  (984 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (994 146)  (994 146)  routing T_19_9.sp4_v_t_45 <X> T_19_9.sp4_h_l_39
 (27 2)  (1009 146)  (1009 146)  routing T_19_9.lc_trk_g3_1 <X> T_19_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 146)  (1010 146)  routing T_19_9.lc_trk_g3_1 <X> T_19_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 146)  (1011 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 146)  (1014 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 146)  (1017 146)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.input_2_1
 (36 2)  (1018 146)  (1018 146)  LC_1 Logic Functioning bit
 (39 2)  (1021 146)  (1021 146)  LC_1 Logic Functioning bit
 (41 2)  (1023 146)  (1023 146)  LC_1 Logic Functioning bit
 (42 2)  (1024 146)  (1024 146)  LC_1 Logic Functioning bit
 (44 2)  (1026 146)  (1026 146)  LC_1 Logic Functioning bit
 (45 2)  (1027 146)  (1027 146)  LC_1 Logic Functioning bit
 (0 3)  (982 147)  (982 147)  routing T_19_9.glb_netwk_3 <X> T_19_9.wire_logic_cluster/lc_7/clk
 (1 3)  (983 147)  (983 147)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (11 3)  (993 147)  (993 147)  routing T_19_9.sp4_v_t_45 <X> T_19_9.sp4_h_l_39
 (13 3)  (995 147)  (995 147)  routing T_19_9.sp4_v_t_45 <X> T_19_9.sp4_h_l_39
 (32 3)  (1014 147)  (1014 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1015 147)  (1015 147)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.input_2_1
 (35 3)  (1017 147)  (1017 147)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.input_2_1
 (36 3)  (1018 147)  (1018 147)  LC_1 Logic Functioning bit
 (39 3)  (1021 147)  (1021 147)  LC_1 Logic Functioning bit
 (41 3)  (1023 147)  (1023 147)  LC_1 Logic Functioning bit
 (42 3)  (1024 147)  (1024 147)  LC_1 Logic Functioning bit
 (0 4)  (982 148)  (982 148)  routing T_19_9.lc_trk_g2_2 <X> T_19_9.wire_logic_cluster/lc_7/cen
 (1 4)  (983 148)  (983 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 148)  (1003 148)  routing T_19_9.wire_logic_cluster/lc_3/out <X> T_19_9.lc_trk_g1_3
 (22 4)  (1004 148)  (1004 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (1010 148)  (1010 148)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 148)  (1011 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 148)  (1012 148)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 148)  (1014 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 148)  (1018 148)  LC_2 Logic Functioning bit
 (39 4)  (1021 148)  (1021 148)  LC_2 Logic Functioning bit
 (41 4)  (1023 148)  (1023 148)  LC_2 Logic Functioning bit
 (42 4)  (1024 148)  (1024 148)  LC_2 Logic Functioning bit
 (44 4)  (1026 148)  (1026 148)  LC_2 Logic Functioning bit
 (45 4)  (1027 148)  (1027 148)  LC_2 Logic Functioning bit
 (1 5)  (983 149)  (983 149)  routing T_19_9.lc_trk_g2_2 <X> T_19_9.wire_logic_cluster/lc_7/cen
 (30 5)  (1012 149)  (1012 149)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 149)  (1014 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1017 149)  (1017 149)  routing T_19_9.lc_trk_g0_2 <X> T_19_9.input_2_2
 (36 5)  (1018 149)  (1018 149)  LC_2 Logic Functioning bit
 (39 5)  (1021 149)  (1021 149)  LC_2 Logic Functioning bit
 (41 5)  (1023 149)  (1023 149)  LC_2 Logic Functioning bit
 (42 5)  (1024 149)  (1024 149)  LC_2 Logic Functioning bit
 (6 6)  (988 150)  (988 150)  routing T_19_9.sp4_h_l_47 <X> T_19_9.sp4_v_t_38
 (17 6)  (999 150)  (999 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 150)  (1000 150)  routing T_19_9.wire_logic_cluster/lc_5/out <X> T_19_9.lc_trk_g1_5
 (27 6)  (1009 150)  (1009 150)  routing T_19_9.lc_trk_g1_3 <X> T_19_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 150)  (1011 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 150)  (1014 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 150)  (1017 150)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.input_2_3
 (36 6)  (1018 150)  (1018 150)  LC_3 Logic Functioning bit
 (39 6)  (1021 150)  (1021 150)  LC_3 Logic Functioning bit
 (41 6)  (1023 150)  (1023 150)  LC_3 Logic Functioning bit
 (42 6)  (1024 150)  (1024 150)  LC_3 Logic Functioning bit
 (44 6)  (1026 150)  (1026 150)  LC_3 Logic Functioning bit
 (45 6)  (1027 150)  (1027 150)  LC_3 Logic Functioning bit
 (30 7)  (1012 151)  (1012 151)  routing T_19_9.lc_trk_g1_3 <X> T_19_9.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 151)  (1014 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1015 151)  (1015 151)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.input_2_3
 (35 7)  (1017 151)  (1017 151)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.input_2_3
 (36 7)  (1018 151)  (1018 151)  LC_3 Logic Functioning bit
 (39 7)  (1021 151)  (1021 151)  LC_3 Logic Functioning bit
 (41 7)  (1023 151)  (1023 151)  LC_3 Logic Functioning bit
 (42 7)  (1024 151)  (1024 151)  LC_3 Logic Functioning bit
 (44 7)  (1026 151)  (1026 151)  LC_3 Logic Functioning bit
 (28 8)  (1010 152)  (1010 152)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 152)  (1011 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 152)  (1012 152)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 152)  (1014 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 152)  (1017 152)  routing T_19_9.lc_trk_g2_4 <X> T_19_9.input_2_4
 (36 8)  (1018 152)  (1018 152)  LC_4 Logic Functioning bit
 (39 8)  (1021 152)  (1021 152)  LC_4 Logic Functioning bit
 (41 8)  (1023 152)  (1023 152)  LC_4 Logic Functioning bit
 (42 8)  (1024 152)  (1024 152)  LC_4 Logic Functioning bit
 (44 8)  (1026 152)  (1026 152)  LC_4 Logic Functioning bit
 (45 8)  (1027 152)  (1027 152)  LC_4 Logic Functioning bit
 (51 8)  (1033 152)  (1033 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1004 153)  (1004 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1007 153)  (1007 153)  routing T_19_9.sp4_r_v_b_34 <X> T_19_9.lc_trk_g2_2
 (30 9)  (1012 153)  (1012 153)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 153)  (1014 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1015 153)  (1015 153)  routing T_19_9.lc_trk_g2_4 <X> T_19_9.input_2_4
 (36 9)  (1018 153)  (1018 153)  LC_4 Logic Functioning bit
 (39 9)  (1021 153)  (1021 153)  LC_4 Logic Functioning bit
 (41 9)  (1023 153)  (1023 153)  LC_4 Logic Functioning bit
 (42 9)  (1024 153)  (1024 153)  LC_4 Logic Functioning bit
 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (996 154)  (996 154)  routing T_19_9.wire_logic_cluster/lc_4/out <X> T_19_9.lc_trk_g2_4
 (21 10)  (1003 154)  (1003 154)  routing T_19_9.sp4_h_l_34 <X> T_19_9.lc_trk_g2_7
 (22 10)  (1004 154)  (1004 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1005 154)  (1005 154)  routing T_19_9.sp4_h_l_34 <X> T_19_9.lc_trk_g2_7
 (24 10)  (1006 154)  (1006 154)  routing T_19_9.sp4_h_l_34 <X> T_19_9.lc_trk_g2_7
 (25 10)  (1007 154)  (1007 154)  routing T_19_9.wire_logic_cluster/lc_6/out <X> T_19_9.lc_trk_g2_6
 (27 10)  (1009 154)  (1009 154)  routing T_19_9.lc_trk_g1_5 <X> T_19_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 154)  (1011 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 154)  (1012 154)  routing T_19_9.lc_trk_g1_5 <X> T_19_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 154)  (1014 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 154)  (1017 154)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.input_2_5
 (36 10)  (1018 154)  (1018 154)  LC_5 Logic Functioning bit
 (39 10)  (1021 154)  (1021 154)  LC_5 Logic Functioning bit
 (41 10)  (1023 154)  (1023 154)  LC_5 Logic Functioning bit
 (42 10)  (1024 154)  (1024 154)  LC_5 Logic Functioning bit
 (44 10)  (1026 154)  (1026 154)  LC_5 Logic Functioning bit
 (45 10)  (1027 154)  (1027 154)  LC_5 Logic Functioning bit
 (17 11)  (999 155)  (999 155)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (1003 155)  (1003 155)  routing T_19_9.sp4_h_l_34 <X> T_19_9.lc_trk_g2_7
 (22 11)  (1004 155)  (1004 155)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (32 11)  (1014 155)  (1014 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1015 155)  (1015 155)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.input_2_5
 (35 11)  (1017 155)  (1017 155)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.input_2_5
 (36 11)  (1018 155)  (1018 155)  LC_5 Logic Functioning bit
 (39 11)  (1021 155)  (1021 155)  LC_5 Logic Functioning bit
 (41 11)  (1023 155)  (1023 155)  LC_5 Logic Functioning bit
 (42 11)  (1024 155)  (1024 155)  LC_5 Logic Functioning bit
 (14 12)  (996 156)  (996 156)  routing T_19_9.wire_logic_cluster/lc_0/out <X> T_19_9.lc_trk_g3_0
 (17 12)  (999 156)  (999 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 156)  (1000 156)  routing T_19_9.wire_logic_cluster/lc_1/out <X> T_19_9.lc_trk_g3_1
 (28 12)  (1010 156)  (1010 156)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 156)  (1011 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 156)  (1012 156)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 156)  (1014 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 156)  (1017 156)  routing T_19_9.lc_trk_g2_6 <X> T_19_9.input_2_6
 (36 12)  (1018 156)  (1018 156)  LC_6 Logic Functioning bit
 (39 12)  (1021 156)  (1021 156)  LC_6 Logic Functioning bit
 (41 12)  (1023 156)  (1023 156)  LC_6 Logic Functioning bit
 (42 12)  (1024 156)  (1024 156)  LC_6 Logic Functioning bit
 (44 12)  (1026 156)  (1026 156)  LC_6 Logic Functioning bit
 (45 12)  (1027 156)  (1027 156)  LC_6 Logic Functioning bit
 (17 13)  (999 157)  (999 157)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1012 157)  (1012 157)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 157)  (1014 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1015 157)  (1015 157)  routing T_19_9.lc_trk_g2_6 <X> T_19_9.input_2_6
 (35 13)  (1017 157)  (1017 157)  routing T_19_9.lc_trk_g2_6 <X> T_19_9.input_2_6
 (36 13)  (1018 157)  (1018 157)  LC_6 Logic Functioning bit
 (39 13)  (1021 157)  (1021 157)  LC_6 Logic Functioning bit
 (41 13)  (1023 157)  (1023 157)  LC_6 Logic Functioning bit
 (42 13)  (1024 157)  (1024 157)  LC_6 Logic Functioning bit
 (0 14)  (982 158)  (982 158)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 158)  (983 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (997 158)  (997 158)  routing T_19_9.sp4_h_r_45 <X> T_19_9.lc_trk_g3_5
 (16 14)  (998 158)  (998 158)  routing T_19_9.sp4_h_r_45 <X> T_19_9.lc_trk_g3_5
 (17 14)  (999 158)  (999 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1000 158)  (1000 158)  routing T_19_9.sp4_h_r_45 <X> T_19_9.lc_trk_g3_5
 (21 14)  (1003 158)  (1003 158)  routing T_19_9.wire_logic_cluster/lc_7/out <X> T_19_9.lc_trk_g3_7
 (22 14)  (1004 158)  (1004 158)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1009 158)  (1009 158)  routing T_19_9.lc_trk_g3_7 <X> T_19_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 158)  (1010 158)  routing T_19_9.lc_trk_g3_7 <X> T_19_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 158)  (1011 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 158)  (1012 158)  routing T_19_9.lc_trk_g3_7 <X> T_19_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 158)  (1014 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 158)  (1017 158)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.input_2_7
 (36 14)  (1018 158)  (1018 158)  LC_7 Logic Functioning bit
 (39 14)  (1021 158)  (1021 158)  LC_7 Logic Functioning bit
 (41 14)  (1023 158)  (1023 158)  LC_7 Logic Functioning bit
 (42 14)  (1024 158)  (1024 158)  LC_7 Logic Functioning bit
 (44 14)  (1026 158)  (1026 158)  LC_7 Logic Functioning bit
 (45 14)  (1027 158)  (1027 158)  LC_7 Logic Functioning bit
 (0 15)  (982 159)  (982 159)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 159)  (983 159)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (1000 159)  (1000 159)  routing T_19_9.sp4_h_r_45 <X> T_19_9.lc_trk_g3_5
 (30 15)  (1012 159)  (1012 159)  routing T_19_9.lc_trk_g3_7 <X> T_19_9.wire_logic_cluster/lc_7/in_1
 (32 15)  (1014 159)  (1014 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1015 159)  (1015 159)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.input_2_7
 (35 15)  (1017 159)  (1017 159)  routing T_19_9.lc_trk_g2_7 <X> T_19_9.input_2_7
 (36 15)  (1018 159)  (1018 159)  LC_7 Logic Functioning bit
 (39 15)  (1021 159)  (1021 159)  LC_7 Logic Functioning bit
 (41 15)  (1023 159)  (1023 159)  LC_7 Logic Functioning bit
 (42 15)  (1024 159)  (1024 159)  LC_7 Logic Functioning bit


LogicTile_20_9

 (14 2)  (1050 146)  (1050 146)  routing T_20_9.wire_logic_cluster/lc_4/out <X> T_20_9.lc_trk_g0_4
 (10 3)  (1046 147)  (1046 147)  routing T_20_9.sp4_h_l_45 <X> T_20_9.sp4_v_t_36
 (17 3)  (1053 147)  (1053 147)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (8 5)  (1044 149)  (1044 149)  routing T_20_9.sp4_h_l_47 <X> T_20_9.sp4_v_b_4
 (9 5)  (1045 149)  (1045 149)  routing T_20_9.sp4_h_l_47 <X> T_20_9.sp4_v_b_4
 (10 5)  (1046 149)  (1046 149)  routing T_20_9.sp4_h_l_47 <X> T_20_9.sp4_v_b_4
 (22 8)  (1058 152)  (1058 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1059 152)  (1059 152)  routing T_20_9.sp4_h_r_27 <X> T_20_9.lc_trk_g2_3
 (24 8)  (1060 152)  (1060 152)  routing T_20_9.sp4_h_r_27 <X> T_20_9.lc_trk_g2_3
 (26 8)  (1062 152)  (1062 152)  routing T_20_9.lc_trk_g0_4 <X> T_20_9.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 152)  (1063 152)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 152)  (1064 152)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 152)  (1065 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 152)  (1066 152)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 152)  (1068 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 152)  (1069 152)  routing T_20_9.lc_trk_g2_3 <X> T_20_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 152)  (1072 152)  LC_4 Logic Functioning bit
 (38 8)  (1074 152)  (1074 152)  LC_4 Logic Functioning bit
 (41 8)  (1077 152)  (1077 152)  LC_4 Logic Functioning bit
 (43 8)  (1079 152)  (1079 152)  LC_4 Logic Functioning bit
 (51 8)  (1087 152)  (1087 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (1057 153)  (1057 153)  routing T_20_9.sp4_h_r_27 <X> T_20_9.lc_trk_g2_3
 (29 9)  (1065 153)  (1065 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 153)  (1066 153)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 153)  (1067 153)  routing T_20_9.lc_trk_g2_3 <X> T_20_9.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 153)  (1072 153)  LC_4 Logic Functioning bit
 (38 9)  (1074 153)  (1074 153)  LC_4 Logic Functioning bit
 (40 9)  (1076 153)  (1076 153)  LC_4 Logic Functioning bit
 (42 9)  (1078 153)  (1078 153)  LC_4 Logic Functioning bit
 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1058 159)  (1058 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_21_9

 (26 0)  (1116 144)  (1116 144)  routing T_21_9.lc_trk_g2_6 <X> T_21_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 144)  (1117 144)  routing T_21_9.lc_trk_g1_0 <X> T_21_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 144)  (1119 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 144)  (1122 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 144)  (1123 144)  routing T_21_9.lc_trk_g3_0 <X> T_21_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 144)  (1124 144)  routing T_21_9.lc_trk_g3_0 <X> T_21_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 144)  (1126 144)  LC_0 Logic Functioning bit
 (37 0)  (1127 144)  (1127 144)  LC_0 Logic Functioning bit
 (38 0)  (1128 144)  (1128 144)  LC_0 Logic Functioning bit
 (39 0)  (1129 144)  (1129 144)  LC_0 Logic Functioning bit
 (41 0)  (1131 144)  (1131 144)  LC_0 Logic Functioning bit
 (43 0)  (1133 144)  (1133 144)  LC_0 Logic Functioning bit
 (45 0)  (1135 144)  (1135 144)  LC_0 Logic Functioning bit
 (26 1)  (1116 145)  (1116 145)  routing T_21_9.lc_trk_g2_6 <X> T_21_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 145)  (1118 145)  routing T_21_9.lc_trk_g2_6 <X> T_21_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 145)  (1119 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (1126 145)  (1126 145)  LC_0 Logic Functioning bit
 (38 1)  (1128 145)  (1128 145)  LC_0 Logic Functioning bit
 (45 1)  (1135 145)  (1135 145)  LC_0 Logic Functioning bit
 (51 1)  (1141 145)  (1141 145)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (1092 146)  (1092 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 147)  (1090 147)  routing T_21_9.lc_trk_g1_1 <X> T_21_9.wire_logic_cluster/lc_7/clk
 (2 3)  (1092 147)  (1092 147)  routing T_21_9.lc_trk_g1_1 <X> T_21_9.wire_logic_cluster/lc_7/clk
 (15 4)  (1105 148)  (1105 148)  routing T_21_9.sp4_v_b_17 <X> T_21_9.lc_trk_g1_1
 (16 4)  (1106 148)  (1106 148)  routing T_21_9.sp4_v_b_17 <X> T_21_9.lc_trk_g1_1
 (17 4)  (1107 148)  (1107 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (14 5)  (1104 149)  (1104 149)  routing T_21_9.sp4_r_v_b_24 <X> T_21_9.lc_trk_g1_0
 (17 5)  (1107 149)  (1107 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3

 (25 10)  (1115 154)  (1115 154)  routing T_21_9.sp4_v_b_30 <X> T_21_9.lc_trk_g2_6
 (15 11)  (1105 155)  (1105 155)  routing T_21_9.sp4_v_t_33 <X> T_21_9.lc_trk_g2_4
 (16 11)  (1106 155)  (1106 155)  routing T_21_9.sp4_v_t_33 <X> T_21_9.lc_trk_g2_4
 (17 11)  (1107 155)  (1107 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (1112 155)  (1112 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1113 155)  (1113 155)  routing T_21_9.sp4_v_b_30 <X> T_21_9.lc_trk_g2_6
 (15 13)  (1105 157)  (1105 157)  routing T_21_9.tnr_op_0 <X> T_21_9.lc_trk_g3_0
 (17 13)  (1107 157)  (1107 157)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (0 14)  (1090 158)  (1090 158)  routing T_21_9.lc_trk_g2_4 <X> T_21_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 158)  (1091 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 159)  (1091 159)  routing T_21_9.lc_trk_g2_4 <X> T_21_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_9

 (4 13)  (1148 157)  (1148 157)  routing T_22_9.sp4_v_t_41 <X> T_22_9.sp4_h_r_9
 (4 14)  (1148 158)  (1148 158)  routing T_22_9.sp4_h_r_9 <X> T_22_9.sp4_v_t_44
 (5 14)  (1149 158)  (1149 158)  routing T_22_9.sp4_v_t_44 <X> T_22_9.sp4_h_l_44
 (5 15)  (1149 159)  (1149 159)  routing T_22_9.sp4_h_r_9 <X> T_22_9.sp4_v_t_44
 (6 15)  (1150 159)  (1150 159)  routing T_22_9.sp4_v_t_44 <X> T_22_9.sp4_h_l_44
 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_9

 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_9

 (7 15)  (1259 159)  (1259 159)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_25_9



LogicTile_26_9

 (7 15)  (1355 159)  (1355 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9

 (19 4)  (1583 148)  (1583 148)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8

 (13 3)  (4 131)  (4 131)  routing T_0_8.span4_horz_7 <X> T_0_8.span4_vert_b_1
 (14 3)  (3 131)  (3 131)  routing T_0_8.span4_horz_7 <X> T_0_8.span4_vert_b_1


LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8

 (8 10)  (188 138)  (188 138)  routing T_4_8.sp4_v_t_36 <X> T_4_8.sp4_h_l_42
 (9 10)  (189 138)  (189 138)  routing T_4_8.sp4_v_t_36 <X> T_4_8.sp4_h_l_42
 (10 10)  (190 138)  (190 138)  routing T_4_8.sp4_v_t_36 <X> T_4_8.sp4_h_l_42


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8

 (12 13)  (354 141)  (354 141)  routing T_7_8.sp4_h_r_11 <X> T_7_8.sp4_v_b_11


RAM_Tile_8_8

 (0 0)  (396 128)  (396 128)  Negative Clock bit

 (7 0)  (403 128)  (403 128)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (396 130)  (396 130)  routing T_8_8.glb_netwk_6 <X> T_8_8.wire_bram/ram/WCLK
 (1 2)  (397 130)  (397 130)  routing T_8_8.glb_netwk_6 <X> T_8_8.wire_bram/ram/WCLK
 (2 2)  (398 130)  (398 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 130)  (403 130)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 130)  (411 130)  routing T_8_8.sp4_h_r_13 <X> T_8_8.lc_trk_g0_5
 (16 2)  (412 130)  (412 130)  routing T_8_8.sp4_h_r_13 <X> T_8_8.lc_trk_g0_5
 (17 2)  (413 130)  (413 130)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (414 130)  (414 130)  routing T_8_8.sp4_h_r_13 <X> T_8_8.lc_trk_g0_5
 (28 4)  (424 132)  (424 132)  routing T_8_8.lc_trk_g2_7 <X> T_8_8.wire_bram/ram/WDATA_5
 (29 4)  (425 132)  (425 132)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_5
 (30 4)  (426 132)  (426 132)  routing T_8_8.lc_trk_g2_7 <X> T_8_8.wire_bram/ram/WDATA_5
 (38 4)  (434 132)  (434 132)  Enable bit of Mux _out_links/OutMux2_2 => wire_bram/ram/RDATA_5 sp4_v_t_25
 (7 5)  (403 133)  (403 133)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_4

 (30 5)  (426 133)  (426 133)  routing T_8_8.lc_trk_g2_7 <X> T_8_8.wire_bram/ram/WDATA_5
 (15 6)  (411 134)  (411 134)  routing T_8_8.sp4_h_r_5 <X> T_8_8.lc_trk_g1_5
 (16 6)  (412 134)  (412 134)  routing T_8_8.sp4_h_r_5 <X> T_8_8.lc_trk_g1_5
 (17 6)  (413 134)  (413 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (7 7)  (403 135)  (403 135)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (18 7)  (414 135)  (414 135)  routing T_8_8.sp4_h_r_5 <X> T_8_8.lc_trk_g1_5
 (21 10)  (417 138)  (417 138)  routing T_8_8.sp4_v_t_26 <X> T_8_8.lc_trk_g2_7
 (22 10)  (418 138)  (418 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (419 138)  (419 138)  routing T_8_8.sp4_v_t_26 <X> T_8_8.lc_trk_g2_7
 (21 11)  (417 139)  (417 139)  routing T_8_8.sp4_v_t_26 <X> T_8_8.lc_trk_g2_7
 (29 12)  (425 140)  (425 140)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_5 wire_bram/ram/WDATA_1
 (30 12)  (426 140)  (426 140)  routing T_8_8.lc_trk_g0_5 <X> T_8_8.wire_bram/ram/WDATA_1
 (39 12)  (435 140)  (435 140)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (1 14)  (397 142)  (397 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 143)  (396 143)  routing T_8_8.lc_trk_g1_5 <X> T_8_8.wire_bram/ram/WE
 (1 15)  (397 143)  (397 143)  routing T_8_8.lc_trk_g1_5 <X> T_8_8.wire_bram/ram/WE
 (7 15)  (403 143)  (403 143)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (5 2)  (551 130)  (551 130)  routing T_11_8.sp4_v_t_43 <X> T_11_8.sp4_h_l_37
 (4 3)  (550 131)  (550 131)  routing T_11_8.sp4_v_t_43 <X> T_11_8.sp4_h_l_37
 (6 3)  (552 131)  (552 131)  routing T_11_8.sp4_v_t_43 <X> T_11_8.sp4_h_l_37
 (7 10)  (553 138)  (553 138)  Column buffer control bit: LH_colbuf_cntl_3

 (12 14)  (558 142)  (558 142)  routing T_11_8.sp4_v_t_46 <X> T_11_8.sp4_h_l_46
 (11 15)  (557 143)  (557 143)  routing T_11_8.sp4_v_t_46 <X> T_11_8.sp4_h_l_46


LogicTile_12_8

 (12 6)  (612 134)  (612 134)  routing T_12_8.sp4_v_t_40 <X> T_12_8.sp4_h_l_40
 (11 7)  (611 135)  (611 135)  routing T_12_8.sp4_v_t_40 <X> T_12_8.sp4_h_l_40


LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (19 2)  (781 130)  (781 130)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_16_8



LogicTile_17_8

 (9 0)  (883 128)  (883 128)  routing T_17_8.sp4_v_t_36 <X> T_17_8.sp4_h_r_1
 (8 11)  (882 139)  (882 139)  routing T_17_8.sp4_h_r_1 <X> T_17_8.sp4_v_t_42
 (9 11)  (883 139)  (883 139)  routing T_17_8.sp4_h_r_1 <X> T_17_8.sp4_v_t_42
 (10 11)  (884 139)  (884 139)  routing T_17_8.sp4_h_r_1 <X> T_17_8.sp4_v_t_42


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8

 (19 4)  (1637 132)  (1637 132)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_32_8



IO_Tile_33_8



IO_Tile_0_7

 (13 1)  (4 113)  (4 113)  routing T_0_7.span4_horz_1 <X> T_0_7.span4_vert_b_0
 (14 1)  (3 113)  (3 113)  routing T_0_7.span4_horz_1 <X> T_0_7.span4_vert_b_0


LogicTile_4_7

 (8 2)  (188 114)  (188 114)  routing T_4_7.sp4_v_t_36 <X> T_4_7.sp4_h_l_36
 (9 2)  (189 114)  (189 114)  routing T_4_7.sp4_v_t_36 <X> T_4_7.sp4_h_l_36


LogicTile_6_7

 (10 5)  (298 117)  (298 117)  routing T_6_7.sp4_h_r_11 <X> T_6_7.sp4_v_b_4


RAM_Tile_8_7

 (7 1)  (403 113)  (403 113)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 114)  (396 114)  routing T_8_7.glb_netwk_6 <X> T_8_7.wire_bram/ram/RCLK
 (1 2)  (397 114)  (397 114)  routing T_8_7.glb_netwk_6 <X> T_8_7.wire_bram/ram/RCLK
 (2 2)  (398 114)  (398 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (27 4)  (423 116)  (423 116)  routing T_8_7.lc_trk_g3_2 <X> T_8_7.wire_bram/ram/WDATA_13
 (28 4)  (424 116)  (424 116)  routing T_8_7.lc_trk_g3_2 <X> T_8_7.wire_bram/ram/WDATA_13
 (29 4)  (425 116)  (425 116)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_13
 (30 5)  (426 117)  (426 117)  routing T_8_7.lc_trk_g3_2 <X> T_8_7.wire_bram/ram/WDATA_13
 (40 5)  (436 117)  (436 117)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_13 sp12_v_b_20
 (14 10)  (410 122)  (410 122)  routing T_8_7.sp4_v_b_28 <X> T_8_7.lc_trk_g2_4
 (16 11)  (412 123)  (412 123)  routing T_8_7.sp4_v_b_28 <X> T_8_7.lc_trk_g2_4
 (17 11)  (413 123)  (413 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (27 12)  (423 124)  (423 124)  routing T_8_7.lc_trk_g3_0 <X> T_8_7.wire_bram/ram/WDATA_9
 (28 12)  (424 124)  (424 124)  routing T_8_7.lc_trk_g3_0 <X> T_8_7.wire_bram/ram/WDATA_9
 (29 12)  (425 124)  (425 124)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_0 wire_bram/ram/WDATA_9
 (14 13)  (410 125)  (410 125)  routing T_8_7.sp4_r_v_b_40 <X> T_8_7.lc_trk_g3_0
 (17 13)  (413 125)  (413 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (418 125)  (418 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 125)  (421 125)  routing T_8_7.sp4_r_v_b_42 <X> T_8_7.lc_trk_g3_2
 (36 13)  (432 125)  (432 125)  Enable bit of Mux _out_links/OutMux6_6 => wire_bram/ram/RDATA_9 sp4_h_l_1
 (0 14)  (396 126)  (396 126)  routing T_8_7.lc_trk_g2_4 <X> T_8_7.wire_bram/ram/RE
 (1 14)  (397 126)  (397 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 127)  (397 127)  routing T_8_7.lc_trk_g2_4 <X> T_8_7.wire_bram/ram/RE


LogicTile_10_7

 (11 15)  (503 127)  (503 127)  routing T_10_7.sp4_h_r_3 <X> T_10_7.sp4_h_l_46
 (13 15)  (505 127)  (505 127)  routing T_10_7.sp4_h_r_3 <X> T_10_7.sp4_h_l_46


LogicTile_11_7

 (3 0)  (549 112)  (549 112)  routing T_11_7.sp12_v_t_23 <X> T_11_7.sp12_v_b_0
 (17 3)  (563 115)  (563 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (546 118)  (546 118)  routing T_11_7.glb_netwk_3 <X> T_11_7.glb2local_0
 (1 6)  (547 118)  (547 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (0 7)  (546 119)  (546 119)  routing T_11_7.glb_netwk_3 <X> T_11_7.glb2local_0
 (6 10)  (552 122)  (552 122)  routing T_11_7.sp4_h_l_36 <X> T_11_7.sp4_v_t_43
 (31 14)  (577 126)  (577 126)  routing T_11_7.lc_trk_g0_4 <X> T_11_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 126)  (578 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (586 126)  (586 126)  LC_7 Logic Functioning bit
 (41 14)  (587 126)  (587 126)  LC_7 Logic Functioning bit
 (42 14)  (588 126)  (588 126)  LC_7 Logic Functioning bit
 (43 14)  (589 126)  (589 126)  LC_7 Logic Functioning bit
 (40 15)  (586 127)  (586 127)  LC_7 Logic Functioning bit
 (41 15)  (587 127)  (587 127)  LC_7 Logic Functioning bit
 (42 15)  (588 127)  (588 127)  LC_7 Logic Functioning bit
 (43 15)  (589 127)  (589 127)  LC_7 Logic Functioning bit
 (46 15)  (592 127)  (592 127)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_7

 (9 11)  (609 123)  (609 123)  routing T_12_7.sp4_v_b_11 <X> T_12_7.sp4_v_t_42
 (10 11)  (610 123)  (610 123)  routing T_12_7.sp4_v_b_11 <X> T_12_7.sp4_v_t_42


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (5 6)  (12 102)  (12 102)  routing T_0_6.span4_horz_23 <X> T_0_6.lc_trk_g0_7
 (6 6)  (11 102)  (11 102)  routing T_0_6.span4_horz_23 <X> T_0_6.lc_trk_g0_7
 (7 6)  (10 102)  (10 102)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_23 lc_trk_g0_7
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (13 10)  (4 106)  (4 106)  routing T_0_6.lc_trk_g0_7 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (12 11)  (5 107)  (5 107)  routing T_0_6.lc_trk_g0_7 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (16 14)  (1 110)  (1 110)  IOB_1 IO Functioning bit


LogicTile_3_6

 (8 14)  (134 110)  (134 110)  routing T_3_6.sp4_v_t_47 <X> T_3_6.sp4_h_l_47
 (9 14)  (135 110)  (135 110)  routing T_3_6.sp4_v_t_47 <X> T_3_6.sp4_h_l_47


LogicTile_6_6

 (2 4)  (290 100)  (290 100)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_9_6

 (6 2)  (444 98)  (444 98)  routing T_9_6.sp4_h_l_42 <X> T_9_6.sp4_v_t_37


LogicTile_11_6

 (19 10)  (565 106)  (565 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


IO_Tile_33_6

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (4 0)  (13 80)  (13 80)  routing T_0_5.span4_vert_b_8 <X> T_0_5.lc_trk_g0_0
 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (5 1)  (12 81)  (12 81)  routing T_0_5.span4_vert_b_8 <X> T_0_5.lc_trk_g0_0
 (7 1)  (10 81)  (10 81)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (13 3)  (4 83)  (4 83)  routing T_0_5.span4_horz_7 <X> T_0_5.span4_vert_b_1
 (14 3)  (3 83)  (3 83)  routing T_0_5.span4_horz_7 <X> T_0_5.span4_vert_b_1
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (5 4)  (12 84)  (12 84)  routing T_0_5.span4_vert_b_13 <X> T_0_5.lc_trk_g0_5
 (7 4)  (10 84)  (10 84)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 84)  (9 84)  routing T_0_5.span4_vert_b_13 <X> T_0_5.lc_trk_g0_5
 (16 4)  (1 84)  (1 84)  IOB_0 IO Functioning bit
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (13 10)  (4 90)  (4 90)  routing T_0_5.lc_trk_g0_5 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (16 14)  (1 94)  (1 94)  IOB_1 IO Functioning bit


LogicTile_4_5

 (8 10)  (188 90)  (188 90)  routing T_4_5.sp4_v_t_42 <X> T_4_5.sp4_h_l_42
 (9 10)  (189 90)  (189 90)  routing T_4_5.sp4_v_t_42 <X> T_4_5.sp4_h_l_42


LogicTile_20_5

 (9 5)  (1045 85)  (1045 85)  routing T_20_5.sp4_v_t_41 <X> T_20_5.sp4_v_b_4


LogicTile_31_5

 (19 4)  (1637 84)  (1637 84)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (4 13)  (1622 93)  (1622 93)  routing T_31_5.sp4_v_t_41 <X> T_31_5.sp4_h_r_9


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g0_4 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (5 5)  (1731 85)  (1731 85)  routing T_33_5.span4_horz_20 <X> T_33_5.lc_trk_g0_4
 (6 5)  (1732 85)  (1732 85)  routing T_33_5.span4_horz_20 <X> T_33_5.lc_trk_g0_4
 (7 5)  (1733 85)  (1733 85)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (5 4)  (12 68)  (12 68)  routing T_0_4.span4_vert_b_5 <X> T_0_4.lc_trk_g0_5
 (7 4)  (10 68)  (10 68)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (8 5)  (9 69)  (9 69)  routing T_0_4.span4_vert_b_5 <X> T_0_4.lc_trk_g0_5
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_5 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit


LogicTile_4_4

 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_v_t_23


LogicTile_7_4

 (11 0)  (353 64)  (353 64)  routing T_7_4.sp4_v_t_46 <X> T_7_4.sp4_v_b_2
 (12 1)  (354 65)  (354 65)  routing T_7_4.sp4_v_t_46 <X> T_7_4.sp4_v_b_2


LogicTile_13_4

 (6 8)  (660 72)  (660 72)  routing T_13_4.sp4_h_r_1 <X> T_13_4.sp4_v_b_6


LogicTile_14_4

 (19 13)  (727 77)  (727 77)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (3 3)  (1351 67)  (1351 67)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23


IO_Tile_33_4

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 73)  (1743 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit


LogicTile_6_3

 (8 9)  (296 57)  (296 57)  routing T_6_3.sp4_v_t_41 <X> T_6_3.sp4_v_b_7
 (10 9)  (298 57)  (298 57)  routing T_6_3.sp4_v_t_41 <X> T_6_3.sp4_v_b_7


LogicTile_11_3

 (8 1)  (554 49)  (554 49)  routing T_11_3.sp4_v_t_47 <X> T_11_3.sp4_v_b_1
 (10 1)  (556 49)  (556 49)  routing T_11_3.sp4_v_t_47 <X> T_11_3.sp4_v_b_1


LogicTile_12_3

 (11 14)  (611 62)  (611 62)  routing T_12_3.sp4_v_b_8 <X> T_12_3.sp4_v_t_46
 (12 15)  (612 63)  (612 63)  routing T_12_3.sp4_v_b_8 <X> T_12_3.sp4_v_t_46


IO_Tile_33_3

 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit


RAM_Tile_8_2

 (5 1)  (401 33)  (401 33)  routing T_8_2.sp4_h_r_0 <X> T_8_2.sp4_v_b_0


LogicTile_9_2

 (19 12)  (457 44)  (457 44)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_20_2

 (3 10)  (1039 42)  (1039 42)  routing T_20_2.sp12_v_t_22 <X> T_20_2.sp12_h_l_22


LogicTile_22_2

 (3 6)  (1147 38)  (1147 38)  routing T_22_2.sp12_h_r_0 <X> T_22_2.sp12_v_t_23
 (3 7)  (1147 39)  (1147 39)  routing T_22_2.sp12_h_r_0 <X> T_22_2.sp12_v_t_23


LogicTile_30_2

 (3 6)  (1567 38)  (1567 38)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_v_t_23
 (3 7)  (1567 39)  (1567 39)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_v_t_23


LogicTile_31_2

 (4 13)  (1622 45)  (1622 45)  routing T_31_2.sp4_v_t_41 <X> T_31_2.sp4_h_r_9


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_4 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (5 5)  (1731 37)  (1731 37)  routing T_33_2.span4_horz_20 <X> T_33_2.lc_trk_g0_4
 (6 5)  (1732 37)  (1732 37)  routing T_33_2.span4_horz_20 <X> T_33_2.lc_trk_g0_4
 (7 5)  (1733 37)  (1733 37)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (16 8)  (1742 40)  (1742 40)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 41)  (1742 41)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit


LogicTile_18_1

 (3 6)  (931 22)  (931 22)  routing T_18_1.sp12_h_r_0 <X> T_18_1.sp12_v_t_23
 (3 7)  (931 23)  (931 23)  routing T_18_1.sp12_h_r_0 <X> T_18_1.sp12_v_t_23


LogicTile_20_1

 (4 0)  (1040 16)  (1040 16)  routing T_20_1.sp4_v_t_41 <X> T_20_1.sp4_v_b_0
 (6 0)  (1042 16)  (1042 16)  routing T_20_1.sp4_v_t_41 <X> T_20_1.sp4_v_b_0


LogicTile_24_1

 (3 6)  (1255 22)  (1255 22)  routing T_24_1.sp12_h_r_0 <X> T_24_1.sp12_v_t_23
 (3 7)  (1255 23)  (1255 23)  routing T_24_1.sp12_h_r_0 <X> T_24_1.sp12_v_t_23


LogicTile_26_1

 (3 6)  (1351 22)  (1351 22)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_v_t_23
 (3 7)  (1351 23)  (1351 23)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_v_t_23


LogicTile_30_1

 (3 2)  (1567 18)  (1567 18)  routing T_30_1.sp12_h_r_0 <X> T_30_1.sp12_h_l_23
 (3 3)  (1567 19)  (1567 19)  routing T_30_1.sp12_h_r_0 <X> T_30_1.sp12_h_l_23


LogicTile_32_1

 (3 6)  (1675 22)  (1675 22)  routing T_32_1.sp12_h_r_0 <X> T_32_1.sp12_v_t_23
 (3 7)  (1675 23)  (1675 23)  routing T_32_1.sp12_h_r_0 <X> T_32_1.sp12_v_t_23


IO_Tile_33_1

 (17 1)  (1743 17)  (1743 17)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (17 5)  (1743 21)  (1743 21)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (16 9)  (1742 25)  (1742 25)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 25)  (1743 25)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (1 3)  (205 13)  (205 13)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (12 10)  (214 4)  (214 4)  routing T_4_0.lc_trk_g1_2 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (4 11)  (196 5)  (196 5)  routing T_4_0.span4_horz_r_2 <X> T_4_0.lc_trk_g1_2
 (5 11)  (197 5)  (197 5)  routing T_4_0.span4_horz_r_2 <X> T_4_0.lc_trk_g1_2
 (7 11)  (199 5)  (199 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g1_2 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (5 6)  (305 8)  (305 8)  routing T_6_0.span4_vert_31 <X> T_6_0.lc_trk_g0_7
 (6 6)  (306 8)  (306 8)  routing T_6_0.span4_vert_31 <X> T_6_0.lc_trk_g0_7
 (7 6)  (307 8)  (307 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_31 lc_trk_g0_7
 (8 7)  (308 9)  (308 9)  routing T_6_0.span4_vert_31 <X> T_6_0.lc_trk_g0_7
 (13 10)  (323 4)  (323 4)  routing T_6_0.lc_trk_g0_7 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (12 11)  (322 5)  (322 5)  routing T_6_0.lc_trk_g0_7 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (5 6)  (359 8)  (359 8)  routing T_7_0.span4_vert_39 <X> T_7_0.lc_trk_g0_7
 (6 6)  (360 8)  (360 8)  routing T_7_0.span4_vert_39 <X> T_7_0.lc_trk_g0_7
 (7 6)  (361 8)  (361 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
 (8 6)  (362 8)  (362 8)  routing T_7_0.span4_vert_39 <X> T_7_0.lc_trk_g0_7
 (13 10)  (377 4)  (377 4)  routing T_7_0.lc_trk_g0_7 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (12 11)  (376 5)  (376 5)  routing T_7_0.lc_trk_g0_7 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (14 1)  (432 14)  (432 14)  routing T_8_0.span4_horz_l_12 <X> T_8_0.span4_horz_r_0
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (13 4)  (431 11)  (431 11)  routing T_8_0.lc_trk_g0_4 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (4 5)  (412 10)  (412 10)  routing T_8_0.span4_horz_r_4 <X> T_8_0.lc_trk_g0_4
 (5 5)  (413 10)  (413 10)  routing T_8_0.span4_horz_r_4 <X> T_8_0.lc_trk_g0_4
 (7 5)  (415 10)  (415 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (11 6)  (429 8)  (429 8)  routing T_8_0.span4_vert_13 <X> T_8_0.span4_horz_l_14
 (12 6)  (430 8)  (430 8)  routing T_8_0.span4_vert_13 <X> T_8_0.span4_horz_l_14


IO_Tile_11_0

 (12 0)  (580 15)  (580 15)  routing T_11_0.span4_vert_25 <X> T_11_0.span4_horz_l_12
 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (12 10)  (580 4)  (580 4)  routing T_11_0.lc_trk_g1_4 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (581 4)  (581 4)  routing T_11_0.lc_trk_g1_4 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (6 13)  (564 2)  (564 2)  routing T_11_0.span12_vert_12 <X> T_11_0.lc_trk_g1_4
 (7 13)  (565 2)  (565 2)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_12 lc_trk_g1_4
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (2 1)  (626 14)  (626 14)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (14 1)  (636 14)  (636 14)  routing T_12_0.span4_horz_l_12 <X> T_12_0.span4_horz_r_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (5 6)  (617 8)  (617 8)  routing T_12_0.span4_horz_r_15 <X> T_12_0.lc_trk_g0_7
 (7 6)  (619 8)  (619 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (620 8)  (620 8)  routing T_12_0.span4_horz_r_15 <X> T_12_0.lc_trk_g0_7
 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (12 12)  (688 3)  (688 3)  routing T_13_0.span4_vert_43 <X> T_13_0.span4_horz_l_15
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (3 7)  (735 9)  (735 9)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_9



IO_Tile_15_0

 (3 2)  (789 12)  (789 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_5

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (16 8)  (766 7)  (766 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3



IO_Tile_20_0

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_0 <X> T_20_0.fabout
 (4 8)  (1052 7)  (1052 7)  routing T_20_0.span4_vert_0 <X> T_20_0.lc_trk_g1_0
 (6 9)  (1054 6)  (1054 6)  routing T_20_0.span4_vert_0 <X> T_20_0.lc_trk_g1_0
 (7 9)  (1055 6)  (1055 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_0 lc_trk_g1_0


IO_Tile_22_0

 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit


IO_Tile_28_0

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit


IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1515 13)  (1515 13)  IOB_0 IO Functioning bit
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit

