INFO: [VRFC 10-2263] Analyzing Verilog file "D:/win32pe/6.8-3/6.8-3.srcs/sources_1/new/Regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfiles
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-311] analyzing module selector321
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/win32pe/6.8-3/6.8-3.srcs/sources_1/new/Regfiles_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfiles_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/win32pe/6.8-3/6.8-3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
