$date
	Thu Dec 16 18:17:50 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 6 ! counter1 [5:0] $end
$var reg 1 " clk1 $end
$var reg 1 # reset1 $end
$scope module G $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 6 $ a [5:0] $end
$var reg 6 % count [5:0] $end
$var reg 1 & var $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
b100000 %
b111110 $
1#
0"
b100000 !
$end
#2
1"
#4
0"
#6
1"
#8
0"
#10
1"
#12
0"
#14
1"
#16
0"
#18
1"
#20
b11110 !
b11110 %
0"
0#
#22
b11100 !
b11100 %
1"
#24
0"
#26
b11010 !
b11010 %
1"
#28
0"
#30
b11000 !
b11000 %
1"
#32
0"
#34
b10110 !
b10110 %
1"
#36
0"
#38
b10100 !
b10100 %
1"
#40
0"
#42
b10010 !
b10010 %
1"
#44
0"
#46
b10000 !
b10000 %
1"
#48
0"
#50
b1110 !
b1110 %
1"
#52
0"
#54
b1100 !
b1100 %
1"
#56
0"
#58
b1010 !
b1010 %
1"
#60
0"
#62
b1000 !
b1000 %
1"
#64
0"
#66
b110 !
b110 %
1"
#68
0"
#70
b100 !
b100 %
1"
#72
0"
#74
b10 !
b10 %
1"
#76
0"
#78
b0 !
b0 %
1"
#80
0"
#82
b11 !
b11 %
b11 $
1"
#84
0"
#86
b110 !
b110 %
1"
#88
0"
#90
b1001 !
b1001 %
1"
#92
0"
#94
b1100 !
b1100 %
1&
1"
#96
0"
#98
b1111 !
b1111 %
1"
#100
0"
#102
b10010 !
b10010 %
1"
#104
0"
#106
b10101 !
b10101 %
1"
#108
0"
#110
b11000 !
b11000 %
1"
#112
0"
#114
b11011 !
b11011 %
1"
#116
0"
#118
b11001 !
b11001 %
b111110 $
1"
#120
0"
#122
b10111 !
b10111 %
1"
#124
0"
#126
b10101 !
b10101 %
1"
#128
0"
#130
b10011 !
b10011 %
1"
#132
0"
#134
b10001 !
b10001 %
1"
#136
0"
#138
b1111 !
b1111 %
1"
#140
0"
#142
b1101 !
b1101 %
1"
#144
0"
#146
b1011 !
b1011 %
1"
#148
0"
#150
b1001 !
b1001 %
1"
#152
0"
#154
b0 $
1"
#156
0"
#158
1"
#160
0"
#162
1"
#164
0"
#166
1"
#168
0"
#170
1"
#172
0"
#174
1"
#176
0"
#178
1"
#180
0"
#182
1"
#184
0"
#186
1"
#188
0"
#190
1"
#192
0"
#194
1"
#196
0"
#198
1"
#200
0"
#202
1"
#204
0"
#206
1"
#208
0"
#210
1"
#212
0"
#214
1"
#216
0"
#218
1"
#220
0"
