// Generated by CIRCT firtool-1.40.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module Queue_21(
  input         clock,
                reset,
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [30:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_cache,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0]  io_enq_bits_prot,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_echo_tl_state_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [4:0]  io_enq_bits_echo_tl_state_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_wen,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [30:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0]  io_deq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_lock,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_cache,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_prot,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_qos,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_bits_echo_tl_state_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [4:0]  io_deq_bits_echo_tl_state_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_wen	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  wire        _io_enq_ready_output;	// src/main/scala/chisel3/util/Decoupled.scala:304:16, :324:{24,39}
  wire        enq_ptr_value = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:73, src/main/scala/chisel3/util/Decoupled.scala:273:14
  wire        deq_ptr_value = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:73, src/main/scala/chisel3/util/Decoupled.scala:273:14
  wire        ptr_diff = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:273:14, :327:32
  wire        ptr_match = 1'h1;	// src/main/scala/chisel3/util/Decoupled.scala:278:33
  reg  [68:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire        full = maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :280:24
  wire        empty = ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :279:{25,28}
  wire        do_enq = _io_enq_ready_output & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :281:27, :304:16, :324:{24,39}
  wire        do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :282:27, :303:19
  assign _io_enq_ready_output = io_deq_ready | ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:{16,19}, :324:{24,39}
  always @(posedge clock) begin
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:281:27
      ram <=
        {io_enq_bits_wen,
         io_enq_bits_echo_tl_state_source,
         io_enq_bits_echo_tl_state_size,
         4'h0,
         io_enq_bits_prot,
         io_enq_bits_cache,
         3'h1,
         io_enq_bits_size,
         io_enq_bits_len,
         io_enq_bits_addr,
         io_enq_bits_id};	// src/main/scala/chisel3/util/Decoupled.scala:273:14, :274:95
    if (reset)
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:273:14, :277:27
    else if (do_enq != do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:281:27, :282:27, :294:15
      maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :281:27
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:2];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        ram = {_RANDOM[2'h0][31:1], _RANDOM[2'h1], _RANDOM[2'h2][5:0]};	// src/main/scala/chisel3/util/Decoupled.scala:274:95
        maybe_full = _RANDOM[2'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  assign io_enq_ready = _io_enq_ready_output;	// src/main/scala/chisel3/util/Decoupled.scala:304:16, :324:{24,39}
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
  assign io_deq_bits_id = ram[2:0];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_addr = ram[33:3];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_len = ram[41:34];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_size = ram[44:42];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_burst = ram[46:45];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_lock = ram[47];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_cache = ram[51:48];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_prot = ram[54:52];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_qos = ram[58:55];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_echo_tl_state_size = ram[62:59];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_echo_tl_state_source = ram[67:63];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_wen = ram[68];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

