Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Tue Feb  6 15:25:34 2024
| Host              : JieLeiX1C2021 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file PolyDecFilter_timing_summary_routed.rpt -pb PolyDecFilter_timing_summary_routed.pb -rpx PolyDecFilter_timing_summary_routed.rpx -warn_on_violation
| Design            : PolyDecFilter
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.30 05-03-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.318        0.000                      0                 1208        0.035        0.000                      0                 1208        4.468        0.000                       0                   281  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             7.318        0.000                      0                 1208        0.035        0.000                      0                 1208        4.468        0.000                       0                   281  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[43]
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 1.028ns (38.873%)  route 1.617ns (61.127%))
  Logic Levels:           3  (DSP_A_B_DATA=1 DSP_ALU=1 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 12.099 - 10.000 ) 
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.505ns (routing 0.596ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.543ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.505     2.849    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y119      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[43])
                                                      0.208     3.057 f  U4/acc_r0_reg/DSP_OUTPUT_INST/P[43]
                         net (fo=2, routed)           1.352     4.409    U4/acc_r0_reg__0[43]
    SLICE_X82Y299        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.497 f  U4/acc_r0_reg_i_23/O
                         net (fo=1, routed)           0.265     4.762    U4/acc_r0_reg/A[25]
    DSP48E2_X15Y119      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[25]_A_ALU[25])
                                                      0.194     4.956 r  U4/acc_r0_reg/DSP_A_B_DATA_INST/A_ALU[25]
                         net (fo=1, routed)           0.000     4.956    U4/acc_r0_reg/DSP_A_B_DATA.A_ALU<25>
    DSP48E2_X15Y119      DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[25]_ALU_OUT[43])
                                                      0.538     5.494 r  U4/acc_r0_reg/DSP_ALU_INST/ALU_OUT[43]
                         net (fo=1, routed)           0.000     5.494    U4/acc_r0_reg/DSP_ALU.ALU_OUT<43>
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[43]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    B10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604    10.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.302    12.099    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.733    12.832    
                         clock uncertainty           -0.035    12.797    
    DSP48E2_X15Y119      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[43])
                                                      0.015    12.812    U4/acc_r0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[44]
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 1.028ns (38.873%)  route 1.617ns (61.127%))
  Logic Levels:           3  (DSP_A_B_DATA=1 DSP_ALU=1 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 12.099 - 10.000 ) 
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.505ns (routing 0.596ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.543ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.505     2.849    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y119      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[43])
                                                      0.208     3.057 f  U4/acc_r0_reg/DSP_OUTPUT_INST/P[43]
                         net (fo=2, routed)           1.352     4.409    U4/acc_r0_reg__0[43]
    SLICE_X82Y299        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.497 f  U4/acc_r0_reg_i_23/O
                         net (fo=1, routed)           0.265     4.762    U4/acc_r0_reg/A[25]
    DSP48E2_X15Y119      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[25]_A_ALU[25])
                                                      0.194     4.956 r  U4/acc_r0_reg/DSP_A_B_DATA_INST/A_ALU[25]
                         net (fo=1, routed)           0.000     4.956    U4/acc_r0_reg/DSP_A_B_DATA.A_ALU<25>
    DSP48E2_X15Y119      DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[25]_ALU_OUT[44])
                                                      0.538     5.494 r  U4/acc_r0_reg/DSP_ALU_INST/ALU_OUT[44]
                         net (fo=1, routed)           0.000     5.494    U4/acc_r0_reg/DSP_ALU.ALU_OUT<44>
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[44]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    B10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604    10.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.302    12.099    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.733    12.832    
                         clock uncertainty           -0.035    12.797    
    DSP48E2_X15Y119      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[44])
                                                      0.015    12.812    U4/acc_r0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[45]
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 1.028ns (38.873%)  route 1.617ns (61.127%))
  Logic Levels:           3  (DSP_A_B_DATA=1 DSP_ALU=1 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 12.099 - 10.000 ) 
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.505ns (routing 0.596ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.543ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.505     2.849    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y119      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[43])
                                                      0.208     3.057 f  U4/acc_r0_reg/DSP_OUTPUT_INST/P[43]
                         net (fo=2, routed)           1.352     4.409    U4/acc_r0_reg__0[43]
    SLICE_X82Y299        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.497 f  U4/acc_r0_reg_i_23/O
                         net (fo=1, routed)           0.265     4.762    U4/acc_r0_reg/A[25]
    DSP48E2_X15Y119      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[25]_A_ALU[25])
                                                      0.194     4.956 r  U4/acc_r0_reg/DSP_A_B_DATA_INST/A_ALU[25]
                         net (fo=1, routed)           0.000     4.956    U4/acc_r0_reg/DSP_A_B_DATA.A_ALU<25>
    DSP48E2_X15Y119      DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[25]_ALU_OUT[45])
                                                      0.538     5.494 r  U4/acc_r0_reg/DSP_ALU_INST/ALU_OUT[45]
                         net (fo=1, routed)           0.000     5.494    U4/acc_r0_reg/DSP_ALU.ALU_OUT<45>
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[45]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    B10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604    10.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.302    12.099    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.733    12.832    
                         clock uncertainty           -0.035    12.797    
    DSP48E2_X15Y119      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[45])
                                                      0.015    12.812    U4/acc_r0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[46]
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 1.028ns (38.873%)  route 1.617ns (61.127%))
  Logic Levels:           3  (DSP_A_B_DATA=1 DSP_ALU=1 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 12.099 - 10.000 ) 
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.505ns (routing 0.596ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.543ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.505     2.849    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y119      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[43])
                                                      0.208     3.057 f  U4/acc_r0_reg/DSP_OUTPUT_INST/P[43]
                         net (fo=2, routed)           1.352     4.409    U4/acc_r0_reg__0[43]
    SLICE_X82Y299        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.497 f  U4/acc_r0_reg_i_23/O
                         net (fo=1, routed)           0.265     4.762    U4/acc_r0_reg/A[25]
    DSP48E2_X15Y119      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[25]_A_ALU[25])
                                                      0.194     4.956 r  U4/acc_r0_reg/DSP_A_B_DATA_INST/A_ALU[25]
                         net (fo=1, routed)           0.000     4.956    U4/acc_r0_reg/DSP_A_B_DATA.A_ALU<25>
    DSP48E2_X15Y119      DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[25]_ALU_OUT[46])
                                                      0.538     5.494 r  U4/acc_r0_reg/DSP_ALU_INST/ALU_OUT[46]
                         net (fo=1, routed)           0.000     5.494    U4/acc_r0_reg/DSP_ALU.ALU_OUT<46>
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[46]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    B10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604    10.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.302    12.099    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.733    12.832    
                         clock uncertainty           -0.035    12.797    
    DSP48E2_X15Y119      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[46])
                                                      0.015    12.812    U4/acc_r0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[47]
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 1.028ns (38.873%)  route 1.617ns (61.127%))
  Logic Levels:           3  (DSP_A_B_DATA=1 DSP_ALU=1 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 12.099 - 10.000 ) 
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.505ns (routing 0.596ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.543ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.505     2.849    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y119      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[43])
                                                      0.208     3.057 f  U4/acc_r0_reg/DSP_OUTPUT_INST/P[43]
                         net (fo=2, routed)           1.352     4.409    U4/acc_r0_reg__0[43]
    SLICE_X82Y299        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     4.497 f  U4/acc_r0_reg_i_23/O
                         net (fo=1, routed)           0.265     4.762    U4/acc_r0_reg/A[25]
    DSP48E2_X15Y119      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[25]_A_ALU[25])
                                                      0.194     4.956 r  U4/acc_r0_reg/DSP_A_B_DATA_INST/A_ALU[25]
                         net (fo=1, routed)           0.000     4.956    U4/acc_r0_reg/DSP_A_B_DATA.A_ALU<25>
    DSP48E2_X15Y119      DSP_ALU (Prop_DSP_ALU_DSP48E2_A_ALU[25]_ALU_OUT[47])
                                                      0.538     5.494 r  U4/acc_r0_reg/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.494    U4/acc_r0_reg/DSP_ALU.ALU_OUT<47>
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[47]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    B10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604    10.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.302    12.099    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.733    12.832    
                         clock uncertainty           -0.035    12.797    
    DSP48E2_X15Y119      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[47])
                                                      0.015    12.812    U4/acc_r0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 1.085ns (41.074%)  route 1.557ns (58.926%))
  Logic Levels:           3  (DSP_A_B_DATA=1 DSP_ALU=1 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 12.099 - 10.000 ) 
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.505ns (routing 0.596ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.543ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.505     2.849    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y119      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[17])
                                                      0.218     3.067 f  U4/acc_r0_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.347     3.414    U4/acc_r0_reg__0[17]
    SLICE_X82Y298        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     3.575 f  U4/acc_r0_reg_i_1/O
                         net (fo=1, routed)           1.210     4.785    U4/acc_r0_reg/B[17]
    DSP48E2_X15Y119      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[17]_B_ALU[17])
                                                      0.165     4.950 r  U4/acc_r0_reg/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     4.950    U4/acc_r0_reg/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X15Y119      DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[17])
                                                      0.541     5.491 r  U4/acc_r0_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     5.491    U4/acc_r0_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    B10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604    10.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.302    12.099    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.733    12.832    
                         clock uncertainty           -0.035    12.797    
    DSP48E2_X15Y119      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.015    12.812    U4/acc_r0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  7.321    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 1.085ns (41.074%)  route 1.557ns (58.926%))
  Logic Levels:           3  (DSP_A_B_DATA=1 DSP_ALU=1 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 12.099 - 10.000 ) 
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.505ns (routing 0.596ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.543ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.505     2.849    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y119      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[17])
                                                      0.218     3.067 f  U4/acc_r0_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.347     3.414    U4/acc_r0_reg__0[17]
    SLICE_X82Y298        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     3.575 f  U4/acc_r0_reg_i_1/O
                         net (fo=1, routed)           1.210     4.785    U4/acc_r0_reg/B[17]
    DSP48E2_X15Y119      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[17]_B_ALU[17])
                                                      0.165     4.950 r  U4/acc_r0_reg/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     4.950    U4/acc_r0_reg/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X15Y119      DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[18])
                                                      0.541     5.491 r  U4/acc_r0_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     5.491    U4/acc_r0_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    B10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604    10.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.302    12.099    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.733    12.832    
                         clock uncertainty           -0.035    12.797    
    DSP48E2_X15Y119      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.015    12.812    U4/acc_r0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  7.321    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[19]
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 1.085ns (41.074%)  route 1.557ns (58.926%))
  Logic Levels:           3  (DSP_A_B_DATA=1 DSP_ALU=1 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 12.099 - 10.000 ) 
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.505ns (routing 0.596ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.543ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.505     2.849    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y119      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[17])
                                                      0.218     3.067 f  U4/acc_r0_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.347     3.414    U4/acc_r0_reg__0[17]
    SLICE_X82Y298        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     3.575 f  U4/acc_r0_reg_i_1/O
                         net (fo=1, routed)           1.210     4.785    U4/acc_r0_reg/B[17]
    DSP48E2_X15Y119      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[17]_B_ALU[17])
                                                      0.165     4.950 r  U4/acc_r0_reg/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     4.950    U4/acc_r0_reg/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X15Y119      DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[19])
                                                      0.541     5.491 r  U4/acc_r0_reg/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     5.491    U4/acc_r0_reg/DSP_ALU.ALU_OUT<19>
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    B10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604    10.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.302    12.099    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.733    12.832    
                         clock uncertainty           -0.035    12.797    
    DSP48E2_X15Y119      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[19])
                                                      0.015    12.812    U4/acc_r0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  7.321    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[20]
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 1.085ns (41.074%)  route 1.557ns (58.926%))
  Logic Levels:           3  (DSP_A_B_DATA=1 DSP_ALU=1 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 12.099 - 10.000 ) 
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.505ns (routing 0.596ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.543ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.505     2.849    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y119      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[17])
                                                      0.218     3.067 f  U4/acc_r0_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.347     3.414    U4/acc_r0_reg__0[17]
    SLICE_X82Y298        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     3.575 f  U4/acc_r0_reg_i_1/O
                         net (fo=1, routed)           1.210     4.785    U4/acc_r0_reg/B[17]
    DSP48E2_X15Y119      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[17]_B_ALU[17])
                                                      0.165     4.950 r  U4/acc_r0_reg/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     4.950    U4/acc_r0_reg/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X15Y119      DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[20])
                                                      0.541     5.491 r  U4/acc_r0_reg/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     5.491    U4/acc_r0_reg/DSP_ALU.ALU_OUT<20>
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    B10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604    10.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.302    12.099    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.733    12.832    
                         clock uncertainty           -0.035    12.797    
    DSP48E2_X15Y119      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[20])
                                                      0.015    12.812    U4/acc_r0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  7.321    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[21]
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 1.085ns (41.074%)  route 1.557ns (58.926%))
  Logic Levels:           3  (DSP_A_B_DATA=1 DSP_ALU=1 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 12.099 - 10.000 ) 
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.505ns (routing 0.596ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.543ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.505     2.849    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y119      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[17])
                                                      0.218     3.067 f  U4/acc_r0_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.347     3.414    U4/acc_r0_reg__0[17]
    SLICE_X82Y298        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     3.575 f  U4/acc_r0_reg_i_1/O
                         net (fo=1, routed)           1.210     4.785    U4/acc_r0_reg/B[17]
    DSP48E2_X15Y119      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[17]_B_ALU[17])
                                                      0.165     4.950 r  U4/acc_r0_reg/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     4.950    U4/acc_r0_reg/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X15Y119      DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[21])
                                                      0.541     5.491 r  U4/acc_r0_reg/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     5.491    U4/acc_r0_reg/DSP_ALU.ALU_OUT<21>
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/ALU_OUT[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    B10                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604    10.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.302    12.099    U4/acc_r0_reg/CLK
    DSP48E2_X15Y119      DSP_OUTPUT                                   r  U4/acc_r0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.733    12.832    
                         clock uncertainty           -0.035    12.797    
    DSP48E2_X15Y119      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[21])
                                                      0.015    12.812    U4/acc_r0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  7.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 L0[1].U0/DataBuffer_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L0[2].U0/DataBuffer_reg[8][8]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.039ns (32.050%)  route 0.083ns (67.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Net Delay (Source):      0.808ns (routing 0.331ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.368ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.808     1.361    L0[1].U0/clk_IBUF_BUFG
    SLICE_X82Y289        FDRE                                         r  L0[1].U0/DataBuffer_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y289        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.400 r  L0[1].U0/DataBuffer_reg[9][8]/Q
                         net (fo=2, routed)           0.083     1.482    L0[2].U0/DataBuffer_reg[9][15]_0[8]
    SLICE_X82Y291        SRL16E                                       r  L0[2].U0/DataBuffer_reg[8][8]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.937     1.803    L0[2].U0/clk_IBUF_BUFG
    SLICE_X82Y291        SRL16E                                       r  L0[2].U0/DataBuffer_reg[8][8]_srl9/CLK
                         clock pessimism             -0.402     1.402    
    SLICE_X82Y291        SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.046     1.448    L0[2].U0/DataBuffer_reg[8][8]_srl9
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 L0[1].U0/DataBuffer_reg[9][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L0[2].U0/DataBuffer_reg[8][9]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.069%)  route 0.081ns (66.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Net Delay (Source):      0.808ns (routing 0.331ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.368ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.808     1.361    L0[1].U0/clk_IBUF_BUFG
    SLICE_X82Y289        FDRE                                         r  L0[1].U0/DataBuffer_reg[9][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y289        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.401 r  L0[1].U0/DataBuffer_reg[9][9]/Q
                         net (fo=2, routed)           0.081     1.482    L0[2].U0/DataBuffer_reg[9][15]_0[9]
    SLICE_X82Y291        SRL16E                                       r  L0[2].U0/DataBuffer_reg[8][9]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.937     1.803    L0[2].U0/clk_IBUF_BUFG
    SLICE_X82Y291        SRL16E                                       r  L0[2].U0/DataBuffer_reg[8][9]_srl9/CLK
                         clock pessimism             -0.402     1.402    
    SLICE_X82Y291        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.045     1.447    L0[2].U0/DataBuffer_reg[8][9]_srl9
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 L0[1].U0/DataBuffer_reg[9][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L0[2].U0/DataBuffer_reg[8][13]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.598%)  route 0.087ns (68.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Net Delay (Source):      0.807ns (routing 0.331ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.368ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.807     1.360    L0[1].U0/clk_IBUF_BUFG
    SLICE_X82Y289        FDRE                                         r  L0[1].U0/DataBuffer_reg[9][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y289        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.400 r  L0[1].U0/DataBuffer_reg[9][13]/Q
                         net (fo=2, routed)           0.087     1.486    L0[2].U0/DataBuffer_reg[9][15]_0[13]
    SLICE_X82Y291        SRL16E                                       r  L0[2].U0/DataBuffer_reg[8][13]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.937     1.803    L0[2].U0/clk_IBUF_BUFG
    SLICE_X82Y291        SRL16E                                       r  L0[2].U0/DataBuffer_reg[8][13]_srl9/CLK
                         clock pessimism             -0.402     1.402    
    SLICE_X82Y291        SRL16E (Hold_F5LUT_SLICEM_CLK_D)
                                                      0.046     1.448    L0[2].U0/DataBuffer_reg[8][13]_srl9
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 L0[1].U0/DataBuffer_reg[9][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L0[2].U0/DataBuffer_reg[8][10]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.544%)  route 0.089ns (69.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Net Delay (Source):      0.808ns (routing 0.331ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.368ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.808     1.361    L0[1].U0/clk_IBUF_BUFG
    SLICE_X82Y289        FDRE                                         r  L0[1].U0/DataBuffer_reg[9][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y289        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.400 r  L0[1].U0/DataBuffer_reg[9][10]/Q
                         net (fo=2, routed)           0.089     1.488    L0[2].U0/DataBuffer_reg[9][15]_0[10]
    SLICE_X82Y291        SRL16E                                       r  L0[2].U0/DataBuffer_reg[8][10]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.937     1.803    L0[2].U0/clk_IBUF_BUFG
    SLICE_X82Y291        SRL16E                                       r  L0[2].U0/DataBuffer_reg[8][10]_srl9/CLK
                         clock pessimism             -0.402     1.402    
    SLICE_X82Y291        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.046     1.448    L0[2].U0/DataBuffer_reg[8][10]_srl9
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 L0[1].U0/DataBuffer_reg[9][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L0[2].U0/DataBuffer_reg[8][7]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.058ns (42.521%)  route 0.078ns (57.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.686ns
  Clock Net Delay (Source):      1.280ns (routing 0.543ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.596ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.280     2.077    L0[1].U0/clk_IBUF_BUFG
    SLICE_X82Y289        FDRE                                         r  L0[1].U0/DataBuffer_reg[9][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y289        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.135 r  L0[1].U0/DataBuffer_reg[9][7]/Q
                         net (fo=2, routed)           0.078     2.213    L0[2].U0/DataBuffer_reg[9][15]_0[7]
    SLICE_X82Y291        SRL16E                                       r  L0[2].U0/DataBuffer_reg[8][7]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.480     2.824    L0[2].U0/clk_IBUF_BUFG
    SLICE_X82Y291        SRL16E                                       r  L0[2].U0/DataBuffer_reg[8][7]_srl9/CLK
                         clock pessimism             -0.686     2.139    
    SLICE_X82Y291        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     2.171    L0[2].U0/DataBuffer_reg[8][7]_srl9
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 U0/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L0[0].U0/DataBuffer_reg[8][1]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Net Delay (Source):      0.805ns (routing 0.331ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.368ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.805     1.358    U0/clk_IBUF_BUFG
    SLICE_X82Y285        FDRE                                         r  U0/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y285        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.397 r  U0/dout_reg[1]/Q
                         net (fo=1, routed)           0.066     1.463    L0[0].U0/Q[1]
    SLICE_X82Y286        SRL16E                                       r  L0[0].U0/DataBuffer_reg[8][1]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.936     1.802    L0[0].U0/clk_IBUF_BUFG
    SLICE_X82Y286        SRL16E                                       r  L0[0].U0/DataBuffer_reg[8][1]_srl9/CLK
                         clock pessimism             -0.402     1.400    
    SLICE_X82Y286        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.016     1.416    L0[0].U0/DataBuffer_reg[8][1]_srl9
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 U0/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L0[0].U0/DataBuffer_reg[8][5]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.449%)  route 0.068ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Net Delay (Source):      0.805ns (routing 0.331ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.368ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.805     1.358    U0/clk_IBUF_BUFG
    SLICE_X82Y285        FDRE                                         r  U0/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y285        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.397 r  U0/dout_reg[5]/Q
                         net (fo=1, routed)           0.068     1.465    L0[0].U0/Q[5]
    SLICE_X82Y286        SRL16E                                       r  L0[0].U0/DataBuffer_reg[8][5]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.936     1.802    L0[0].U0/clk_IBUF_BUFG
    SLICE_X82Y286        SRL16E                                       r  L0[0].U0/DataBuffer_reg[8][5]_srl9/CLK
                         clock pessimism             -0.402     1.400    
    SLICE_X82Y286        SRL16E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.017     1.417    L0[0].U0/DataBuffer_reg[8][5]_srl9
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 U0/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L0[0].U0/DataBuffer_reg[8][3]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.040ns (37.383%)  route 0.067ns (62.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Net Delay (Source):      0.805ns (routing 0.331ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.368ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.805     1.358    U0/clk_IBUF_BUFG
    SLICE_X82Y285        FDRE                                         r  U0/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y285        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.398 r  U0/dout_reg[3]/Q
                         net (fo=1, routed)           0.067     1.465    L0[0].U0/Q[3]
    SLICE_X82Y286        SRL16E                                       r  L0[0].U0/DataBuffer_reg[8][3]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.936     1.802    L0[0].U0/clk_IBUF_BUFG
    SLICE_X82Y286        SRL16E                                       r  L0[0].U0/DataBuffer_reg[8][3]_srl9/CLK
                         clock pessimism             -0.402     1.400    
    SLICE_X82Y286        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.016     1.416    L0[0].U0/DataBuffer_reg[8][3]_srl9
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 L0[0].U0/DataBuffer_reg[9][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L0[1].U0/DataBuffer_reg[8][15]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.061%)  route 0.111ns (73.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Net Delay (Source):      0.809ns (routing 0.331ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.368ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.809     1.362    L0[0].U0/clk_IBUF_BUFG
    SLICE_X82Y286        FDRE                                         r  L0[0].U0/DataBuffer_reg[9][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y286        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.401 r  L0[0].U0/DataBuffer_reg[9][15]/Q
                         net (fo=16, routed)          0.111     1.512    L0[1].U0/A[15]
    SLICE_X82Y289        SRL16E                                       r  L0[1].U0/DataBuffer_reg[8][15]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.937     1.803    L0[1].U0/clk_IBUF_BUFG
    SLICE_X82Y289        SRL16E                                       r  L0[1].U0/DataBuffer_reg[8][15]_srl9/CLK
                         clock pessimism             -0.402     1.402    
    SLICE_X82Y289        SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.062     1.464    L0[1].U0/DataBuffer_reg[8][15]_srl9
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 L0[0].U3/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L0[1].U3/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.057ns (36.363%)  route 0.100ns (63.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Net Delay (Source):      1.278ns (routing 0.543ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.464ns (routing 0.596ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.278     2.075    L0[0].U3/clk_IBUF_BUFG
    SLICE_X82Y287        FDRE                                         r  L0[0].U3/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y287        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.132 r  L0[0].U3/dout_reg[2]/Q
                         net (fo=11, routed)          0.100     2.232    L0[1].U3/D[2]
    SLICE_X82Y288        FDRE                                         r  L0[1].U3/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.464     2.808    L0[1].U3/clk_IBUF_BUFG
    SLICE_X82Y288        FDRE                                         r  L0[1].U3/dout_reg[2]/C
                         clock pessimism             -0.685     2.123    
    SLICE_X82Y288        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     2.183    L0[1].U3/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         10.000      8.710      BUFGCE_HDIO_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][0]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][10]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][11]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][12]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][13]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][14]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][15]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][1]_srl9/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][2]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][0]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][0]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][10]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][10]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][11]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][11]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][12]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][12]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][13]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][13]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][0]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][0]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][10]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][10]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][11]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][11]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][12]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][12]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][13]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X82Y286     L0[0].U0/DataBuffer_reg[8][13]_srl9/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U4/acc_r1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.336ns  (logic 1.009ns (30.244%)  route 2.327ns (69.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.456ns (routing 0.596ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.456     2.800    U4/clk_IBUF_BUFG
    SLICE_X82Y299        FDRE                                         r  U4/acc_r1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y299        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.876 r  U4/acc_r1_reg[18]/Q
                         net (fo=1, routed)           2.327     5.203    dout_OBUF[18]
    G15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.933     6.136 r  dout_OBUF[18]_inst/O
                         net (fo=0)                   0.000     6.136    dout[18]
    G15                                                               r  dout[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/acc_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.180ns  (logic 1.018ns (32.002%)  route 2.162ns (67.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.512ns (routing 0.596ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.512     2.856    U4/clk_IBUF_BUFG
    SLICE_X82Y300        FDRE                                         r  U4/acc_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y300        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.935 r  U4/acc_r1_reg[1]/Q
                         net (fo=1, routed)           2.162     5.097    dout_OBUF[1]
    A16                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.939     6.036 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.036    dout[1]
    A16                                                               r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/acc_r1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.148ns  (logic 1.012ns (32.147%)  route 2.136ns (67.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.513ns (routing 0.596ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.513     2.857    U4/clk_IBUF_BUFG
    SLICE_X82Y301        FDRE                                         r  U4/acc_r1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y301        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.937 r  U4/acc_r1_reg[16]/Q
                         net (fo=1, routed)           2.136     5.073    dout_OBUF[16]
    G19                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.932     6.005 r  dout_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.005    dout[16]
    G19                                                               r  dout[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/acc_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.149ns  (logic 1.010ns (32.068%)  route 2.139ns (67.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.512ns (routing 0.596ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.512     2.856    U4/clk_IBUF_BUFG
    SLICE_X82Y300        FDRE                                         r  U4/acc_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y300        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.932 r  U4/acc_r1_reg[2]/Q
                         net (fo=1, routed)           2.139     5.071    dout_OBUF[2]
    D16                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.934     6.005 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.005    dout[2]
    D16                                                               r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/acc_r1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.042ns  (logic 1.013ns (33.298%)  route 2.029ns (66.702%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.458ns (routing 0.596ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.458     2.802    U4/clk_IBUF_BUFG
    SLICE_X82Y299        FDRE                                         r  U4/acc_r1_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y299        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.880 r  U4/acc_r1_reg[39]/Q
                         net (fo=1, routed)           2.029     4.909    dout_OBUF[39]
    L12                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.935     5.844 r  dout_OBUF[39]_inst/O
                         net (fo=0)                   0.000     5.844    dout[39]
    L12                                                               r  dout[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/acc_r1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.933ns  (logic 1.026ns (34.985%)  route 1.907ns (65.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.469ns (routing 0.596ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.469     2.813    U4/clk_IBUF_BUFG
    SLICE_X82Y298        FDRE                                         r  U4/acc_r1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y298        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.893 r  U4/acc_r1_reg[21]/Q
                         net (fo=1, routed)           1.907     4.800    dout_OBUF[21]
    G18                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.946     5.746 r  dout_OBUF[21]_inst/O
                         net (fo=0)                   0.000     5.746    dout[21]
    G18                                                               r  dout[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/acc_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.889ns  (logic 1.031ns (35.686%)  route 1.858ns (64.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.512ns (routing 0.596ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.512     2.856    U4/clk_IBUF_BUFG
    SLICE_X82Y301        FDRE                                         r  U4/acc_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y301        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.935 r  U4/acc_r1_reg[26]/Q
                         net (fo=1, routed)           1.858     4.793    dout_OBUF[26]
    H17                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.952     5.745 r  dout_OBUF[26]_inst/O
                         net (fo=0)                   0.000     5.745    dout[26]
    H17                                                               r  dout[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/acc_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.909ns  (logic 1.036ns (35.603%)  route 1.873ns (64.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.596ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.467     2.811    U4/clk_IBUF_BUFG
    SLICE_X82Y298        FDRE                                         r  U4/acc_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y298        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.890 r  U4/acc_r1_reg[31]/Q
                         net (fo=1, routed)           1.873     4.763    dout_OBUF[31]
    J16                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.957     5.720 r  dout_OBUF[31]_inst/O
                         net (fo=0)                   0.000     5.720    dout[31]
    J16                                                               r  dout[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/acc_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.888ns  (logic 1.013ns (35.086%)  route 1.875ns (64.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.456ns (routing 0.596ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.456     2.800    U4/clk_IBUF_BUFG
    SLICE_X82Y299        FDRE                                         r  U4/acc_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y299        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.879 r  U4/acc_r1_reg[6]/Q
                         net (fo=1, routed)           1.875     4.754    dout_OBUF[6]
    C17                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.934     5.689 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.689    dout[6]
    C17                                                               r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/acc_r1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.760ns  (logic 1.001ns (36.277%)  route 1.759ns (63.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.512ns (routing 0.596ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.512     2.856    U4/clk_IBUF_BUFG
    SLICE_X82Y301        FDRE                                         r  U4/acc_r1_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y301        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.935 r  U4/acc_r1_reg[37]/Q
                         net (fo=1, routed)           1.759     4.694    dout_OBUF[37]
    M17                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.922     5.617 r  dout_OBUF[37]_inst/O
                         net (fo=0)                   0.000     5.617    dout[37]
    M17                                                               r  dout[37] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U4/acc_r1_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.869ns  (logic 0.439ns (50.495%)  route 0.430ns (49.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.837ns (routing 0.331ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.837     1.390    U4/clk_IBUF_BUFG
    SLICE_X82Y300        FDRE                                         r  U4/acc_r1_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y300        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.429 r  U4/acc_r1_reg[46]/Q
                         net (fo=1, routed)           0.430     1.859    dout_OBUF[46]
    N14                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.400     2.258 r  dout_OBUF[46]_inst/O
                         net (fo=0)                   0.000     2.258    dout[46]
    N14                                                               r  dout[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/acc_r1_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.875ns  (logic 0.441ns (50.372%)  route 0.434ns (49.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.838ns (routing 0.331ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.838     1.391    U4/clk_IBUF_BUFG
    SLICE_X82Y300        FDRE                                         r  U4/acc_r1_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y300        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.432 r  U4/acc_r1_reg[47]/Q
                         net (fo=1, routed)           0.434     1.866    dout_OBUF[47]
    M14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.400     2.265 r  dout_OBUF[47]_inst/O
                         net (fo=0)                   0.000     2.265    dout[47]
    M14                                                               r  dout[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/acc_r1_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.459ns (50.696%)  route 0.446ns (49.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.838ns (routing 0.331ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.838     1.391    U4/clk_IBUF_BUFG
    SLICE_X82Y301        FDRE                                         r  U4/acc_r1_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y301        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.430 r  U4/acc_r1_reg[42]/Q
                         net (fo=1, routed)           0.446     1.876    dout_OBUF[42]
    N13                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.420     2.295 r  dout_OBUF[42]_inst/O
                         net (fo=0)                   0.000     2.295    dout[42]
    N13                                                               r  dout[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/acc_r1_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.910ns  (logic 0.447ns (49.103%)  route 0.463ns (50.897%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.838ns (routing 0.331ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.838     1.391    U4/clk_IBUF_BUFG
    SLICE_X82Y300        FDRE                                         r  U4/acc_r1_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y300        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.430 r  U4/acc_r1_reg[44]/Q
                         net (fo=1, routed)           0.463     1.893    dout_OBUF[44]
    N15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.408     2.300 r  dout_OBUF[44]_inst/O
                         net (fo=0)                   0.000     2.300    dout[44]
    N15                                                               r  dout[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/acc_r1_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.912ns  (logic 0.446ns (48.924%)  route 0.466ns (51.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.838ns (routing 0.331ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.838     1.391    U4/clk_IBUF_BUFG
    SLICE_X82Y300        FDRE                                         r  U4/acc_r1_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y300        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.430 r  U4/acc_r1_reg[45]/Q
                         net (fo=1, routed)           0.466     1.896    dout_OBUF[45]
    M15                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.407     2.303 r  dout_OBUF[45]_inst/O
                         net (fo=0)                   0.000     2.303    dout[45]
    M15                                                               r  dout[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/acc_r1_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.456ns (49.392%)  route 0.467ns (50.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.838ns (routing 0.331ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.838     1.391    U4/clk_IBUF_BUFG
    SLICE_X82Y301        FDRE                                         r  U4/acc_r1_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y301        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.432 r  U4/acc_r1_reg[43]/Q
                         net (fo=1, routed)           0.467     1.899    dout_OBUF[43]
    M13                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.415     2.313 r  dout_OBUF[43]_inst/O
                         net (fo=0)                   0.000     2.313    dout[43]
    M13                                                               r  dout[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/acc_r1_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.949ns  (logic 0.455ns (47.952%)  route 0.494ns (52.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.838ns (routing 0.331ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.838     1.391    U4/clk_IBUF_BUFG
    SLICE_X82Y301        FDRE                                         r  U4/acc_r1_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y301        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.429 r  U4/acc_r1_reg[40]/Q
                         net (fo=1, routed)           0.494     1.923    dout_OBUF[40]
    L15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.417     2.340 r  dout_OBUF[40]_inst/O
                         net (fo=0)                   0.000     2.340    dout[40]
    L15                                                               r  dout[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/acc_r1_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.956ns  (logic 0.456ns (47.721%)  route 0.500ns (52.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.838ns (routing 0.331ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.838     1.391    U4/clk_IBUF_BUFG
    SLICE_X82Y301        FDRE                                         r  U4/acc_r1_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y301        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.430 r  U4/acc_r1_reg[41]/Q
                         net (fo=1, routed)           0.500     1.930    dout_OBUF[41]
    L14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.417     2.347 r  dout_OBUF[41]_inst/O
                         net (fo=0)                   0.000     2.347    dout[41]
    L14                                                               r  dout[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/acc_r1_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.983ns  (logic 0.465ns (47.306%)  route 0.518ns (52.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.837ns (routing 0.331ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.837     1.390    U4/clk_IBUF_BUFG
    SLICE_X82Y301        FDRE                                         r  U4/acc_r1_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y301        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.429 r  U4/acc_r1_reg[38]/Q
                         net (fo=1, routed)           0.518     1.947    dout_OBUF[38]
    M12                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.426     2.373 r  dout_OBUF[38]_inst/O
                         net (fo=0)                   0.000     2.373    dout[38]
    M12                                                               r  dout[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/acc_r1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.015ns  (logic 0.477ns (46.975%)  route 0.538ns (53.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.808ns (routing 0.331ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.808     1.361    U4/clk_IBUF_BUFG
    SLICE_X82Y299        FDRE                                         r  U4/acc_r1_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y299        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.400 r  U4/acc_r1_reg[34]/Q
                         net (fo=1, routed)           0.538     1.938    dout_OBUF[34]
    J15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.438     2.375 r  dout_OBUF[34]_inst/O
                         net (fo=0)                   0.000     2.375    dout[34]
    J15                                                               r  dout[34] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           378 Endpoints
Min Delay           378 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            L0[0].U3/dout_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.271ns  (logic 1.109ns (21.035%)  route 4.162ns (78.965%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.278ns (routing 0.543ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.109     1.109 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.109    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.109 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=257, routed)         4.162     5.271    L0[0].U3/ce_IBUF
    SLICE_X82Y287        FDRE                                         r  L0[0].U3/dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.278     2.075    L0[0].U3/clk_IBUF_BUFG
    SLICE_X82Y287        FDRE                                         r  L0[0].U3/dout_reg[1]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            L0[0].U3/dout_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.271ns  (logic 1.109ns (21.035%)  route 4.162ns (78.965%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.278ns (routing 0.543ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.109     1.109 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.109    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.109 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=257, routed)         4.162     5.271    L0[0].U3/ce_IBUF
    SLICE_X82Y287        FDRE                                         r  L0[0].U3/dout_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.278     2.075    L0[0].U3/clk_IBUF_BUFG
    SLICE_X82Y287        FDRE                                         r  L0[0].U3/dout_reg[3]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            L0[0].U3/dout_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 1.109ns (21.043%)  route 4.160ns (78.957%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.278ns (routing 0.543ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.109     1.109 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.109    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.109 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=257, routed)         4.160     5.269    L0[0].U3/ce_IBUF
    SLICE_X82Y287        FDRE                                         r  L0[0].U3/dout_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.278     2.075    L0[0].U3/clk_IBUF_BUFG
    SLICE_X82Y287        FDRE                                         r  L0[0].U3/dout_reg[0]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            L0[0].U3/dout_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.269ns  (logic 1.109ns (21.043%)  route 4.160ns (78.957%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.278ns (routing 0.543ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.109     1.109 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.109    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.109 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=257, routed)         4.160     5.269    L0[0].U3/ce_IBUF
    SLICE_X82Y287        FDRE                                         r  L0[0].U3/dout_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.278     2.075    L0[0].U3/clk_IBUF_BUFG
    SLICE_X82Y287        FDRE                                         r  L0[0].U3/dout_reg[2]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            L0[1].U2/sum_r_reg__10/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.243ns  (logic 1.109ns (21.146%)  route 4.134ns (78.854%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.284ns (routing 0.543ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.109     1.109 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.109    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.109 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=257, routed)         4.134     5.243    L0[1].U2/ce_IBUF
    SLICE_X82Y288        FDRE                                         r  L0[1].U2/sum_r_reg__10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.284     2.081    L0[1].U2/clk_IBUF_BUFG
    SLICE_X82Y288        FDRE                                         r  L0[1].U2/sum_r_reg__10/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            L0[1].U2/sum_r_reg__4/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.243ns  (logic 1.109ns (21.146%)  route 4.134ns (78.854%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.284ns (routing 0.543ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.109     1.109 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.109    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.109 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=257, routed)         4.134     5.243    L0[1].U2/ce_IBUF
    SLICE_X82Y288        FDRE                                         r  L0[1].U2/sum_r_reg__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.284     2.081    L0[1].U2/clk_IBUF_BUFG
    SLICE_X82Y288        FDRE                                         r  L0[1].U2/sum_r_reg__4/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            L0[1].U2/sum_r_reg__5/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.243ns  (logic 1.109ns (21.146%)  route 4.134ns (78.854%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.284ns (routing 0.543ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.109     1.109 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.109    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.109 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=257, routed)         4.134     5.243    L0[1].U2/ce_IBUF
    SLICE_X82Y288        FDRE                                         r  L0[1].U2/sum_r_reg__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.284     2.081    L0[1].U2/clk_IBUF_BUFG
    SLICE_X82Y288        FDRE                                         r  L0[1].U2/sum_r_reg__5/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            L0[1].U2/sum_r_reg__6/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.243ns  (logic 1.109ns (21.146%)  route 4.134ns (78.854%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.284ns (routing 0.543ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.109     1.109 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.109    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.109 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=257, routed)         4.134     5.243    L0[1].U2/ce_IBUF
    SLICE_X82Y288        FDRE                                         r  L0[1].U2/sum_r_reg__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.284     2.081    L0[1].U2/clk_IBUF_BUFG
    SLICE_X82Y288        FDRE                                         r  L0[1].U2/sum_r_reg__6/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            L0[1].U2/sum_r_reg__7/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.243ns  (logic 1.109ns (21.146%)  route 4.134ns (78.854%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.284ns (routing 0.543ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.109     1.109 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.109    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.109 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=257, routed)         4.134     5.243    L0[1].U2/ce_IBUF
    SLICE_X82Y288        FDRE                                         r  L0[1].U2/sum_r_reg__7/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.284     2.081    L0[1].U2/clk_IBUF_BUFG
    SLICE_X82Y288        FDRE                                         r  L0[1].U2/sum_r_reg__7/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            L0[1].U2/sum_r_reg__8/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.243ns  (logic 1.109ns (21.146%)  route 4.134ns (78.854%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.284ns (routing 0.543ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.109     1.109 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.109    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.109 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=257, routed)         4.134     5.243    L0[1].U2/ce_IBUF
    SLICE_X82Y288        FDRE                                         r  L0[1].U2/sum_r_reg__8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         1.284     2.081    L0[1].U2/clk_IBUF_BUFG
    SLICE_X82Y288        FDRE                                         r  L0[1].U2/sum_r_reg__8/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            U0/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.440ns (39.013%)  route 0.688ns (60.987%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.912ns (routing 0.368ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[2]_inst/I
    A7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.440     0.440 r  din_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.440    din_IBUF[2]_inst/OUT
    A7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.440 r  din_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.688     1.128    U0/D[2]
    SLICE_X82Y285        FDRE                                         r  U0/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.912     1.778    U0/clk_IBUF_BUFG
    SLICE_X82Y285        FDRE                                         r  U0/dout_reg[2]/C

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            U0/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.452ns (39.729%)  route 0.685ns (60.271%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.912ns (routing 0.368ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[3]_inst/I
    A6                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.452     0.452 r  din_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.452    din_IBUF[3]_inst/OUT
    A6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.452 r  din_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.685     1.137    U0/D[3]
    SLICE_X82Y285        FDRE                                         r  U0/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.912     1.778    U0/clk_IBUF_BUFG
    SLICE_X82Y285        FDRE                                         r  U0/dout_reg[3]/C

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            U0/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.433ns (37.595%)  route 0.718ns (62.405%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.912ns (routing 0.368ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[1]_inst/I
    A9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.433     0.433 r  din_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.433    din_IBUF[1]_inst/OUT
    A9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.433 r  din_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.718     1.151    U0/D[1]
    SLICE_X82Y285        FDRE                                         r  U0/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.912     1.778    U0/clk_IBUF_BUFG
    SLICE_X82Y285        FDRE                                         r  U0/dout_reg[1]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            U0/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.433ns (37.442%)  route 0.723ns (62.558%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.914ns (routing 0.368ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[0]_inst/I
    A10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.433     0.433 r  din_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.433    din_IBUF[0]_inst/OUT
    A10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.433 r  din_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.723     1.156    U0/D[0]
    SLICE_X82Y285        FDRE                                         r  U0/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.914     1.780    U0/clk_IBUF_BUFG
    SLICE_X82Y285        FDRE                                         r  U0/dout_reg[0]/C

Slack:                    inf
  Source:                 din[6]
                            (input port)
  Destination:            U0/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.440ns (37.820%)  route 0.723ns (62.180%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.914ns (routing 0.368ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  din[6] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[6]_inst/I
    C6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.440     0.440 r  din_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.440    din_IBUF[6]_inst/OUT
    C6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.440 r  din_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.723     1.162    U0/D[6]
    SLICE_X82Y285        FDRE                                         r  U0/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.914     1.780    U0/clk_IBUF_BUFG
    SLICE_X82Y285        FDRE                                         r  U0/dout_reg[6]/C

Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            U0/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.456ns (37.280%)  route 0.767ns (62.720%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.912ns (routing 0.368ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 r  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[4]_inst/I
    B5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.456     0.456 r  din_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.456    din_IBUF[4]_inst/OUT
    B5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.456 r  din_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.767     1.222    U0/D[4]
    SLICE_X82Y285        FDRE                                         r  U0/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.912     1.778    U0/clk_IBUF_BUFG
    SLICE_X82Y285        FDRE                                         r  U0/dout_reg[4]/C

Slack:                    inf
  Source:                 din[7]
                            (input port)
  Destination:            U0/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.446ns (36.430%)  route 0.778ns (63.570%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.914ns (routing 0.368ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C5                                                0.000     0.000 r  din[7] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[7]_inst/I
    C5                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.446     0.446 r  din_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.446    din_IBUF[7]_inst/OUT
    C5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.446 r  din_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.223    U0/D[7]
    SLICE_X82Y285        FDRE                                         r  U0/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.914     1.780    U0/clk_IBUF_BUFG
    SLICE_X82Y285        FDRE                                         r  U0/dout_reg[7]/C

Slack:                    inf
  Source:                 din[10]
                            (input port)
  Destination:            U0/dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.439ns (35.786%)  route 0.788ns (64.214%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.914ns (routing 0.368ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  din[10] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[10]_inst/I
    B7                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.439     0.439 r  din_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.439    din_IBUF[10]_inst/OUT
    B7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.439 r  din_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.788     1.226    U0/D[10]
    SLICE_X82Y285        FDRE                                         r  U0/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.914     1.780    U0/clk_IBUF_BUFG
    SLICE_X82Y285        FDRE                                         r  U0/dout_reg[10]/C

Slack:                    inf
  Source:                 din[11]
                            (input port)
  Destination:            U0/dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.450ns (36.211%)  route 0.792ns (63.789%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.911ns (routing 0.368ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  din[11] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[11]_inst/I
    D9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.450     0.450 r  din_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.450    din_IBUF[11]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.450 r  din_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.792     1.242    U0/D[11]
    SLICE_X81Y286        FDRE                                         r  U0/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.911     1.777    U0/clk_IBUF_BUFG
    SLICE_X81Y286        FDRE                                         r  U0/dout_reg[11]/C

Slack:                    inf
  Source:                 din[12]
                            (input port)
  Destination:            U0/dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.449ns (35.880%)  route 0.803ns (64.120%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.911ns (routing 0.368ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 r  din[12] (IN)
                         net (fo=0)                   0.000     0.000    din_IBUF[12]_inst/I
    D8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.449     0.449 r  din_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.449    din_IBUF[12]_inst/OUT
    D8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.449 r  din_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.803     1.252    U0/D[12]
    SLICE_X81Y286        FDRE                                         r  U0/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=309, routed)         0.911     1.777    U0/clk_IBUF_BUFG
    SLICE_X81Y286        FDRE                                         r  U0/dout_reg[12]/C





