--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

E:\Xilinx\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml testSRAM.twx testSRAM.ncd -o testSRAM.twr testSRAM.pcf -ucf
testSRAM.ucf

Design file:              testSRAM.ncd
Physical constraint file: testSRAM.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ram2data<0> |    1.472(R)|    0.072(R)|clk_BUFGP         |   0.000|
ram2data<1> |    1.343(R)|    0.175(R)|clk_BUFGP         |   0.000|
ram2data<2> |    1.422(R)|    0.086(R)|clk_BUFGP         |   0.000|
ram2data<3> |    1.930(R)|   -0.321(R)|clk_BUFGP         |   0.000|
ram2data<4> |    1.903(R)|   -0.299(R)|clk_BUFGP         |   0.000|
ram2data<5> |    2.274(R)|   -0.596(R)|clk_BUFGP         |   0.000|
ram2data<6> |    1.453(R)|    0.061(R)|clk_BUFGP         |   0.000|
ram2data<7> |    1.261(R)|    0.215(R)|clk_BUFGP         |   0.000|
ram2data<8> |    0.876(R)|    0.525(R)|clk_BUFGP         |   0.000|
ram2data<9> |    0.950(R)|    0.466(R)|clk_BUFGP         |   0.000|
ram2data<10>|    1.567(R)|   -0.028(R)|clk_BUFGP         |   0.000|
ram2data<11>|    1.511(R)|    0.016(R)|clk_BUFGP         |   0.000|
ram2data<12>|    1.663(R)|   -0.105(R)|clk_BUFGP         |   0.000|
ram2data<13>|    1.644(R)|   -0.091(R)|clk_BUFGP         |   0.000|
ram2data<14>|    1.956(R)|   -0.342(R)|clk_BUFGP         |   0.000|
ram2data<15>|    2.161(R)|   -0.506(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
outinstruction<0> |    9.398(R)|clk_BUFGP         |   0.000|
outinstruction<1> |   10.803(R)|clk_BUFGP         |   0.000|
outinstruction<2> |   10.350(R)|clk_BUFGP         |   0.000|
outinstruction<3> |   10.848(R)|clk_BUFGP         |   0.000|
outinstruction<4> |    8.850(R)|clk_BUFGP         |   0.000|
outinstruction<5> |    9.455(R)|clk_BUFGP         |   0.000|
outinstruction<6> |    9.081(R)|clk_BUFGP         |   0.000|
outinstruction<7> |    8.985(R)|clk_BUFGP         |   0.000|
outinstruction<8> |   12.135(R)|clk_BUFGP         |   0.000|
outinstruction<9> |   10.461(R)|clk_BUFGP         |   0.000|
outinstruction<10>|    9.705(R)|clk_BUFGP         |   0.000|
outinstruction<11>|    8.800(R)|clk_BUFGP         |   0.000|
outinstruction<12>|    9.893(R)|clk_BUFGP         |   0.000|
outinstruction<13>|    9.959(R)|clk_BUFGP         |   0.000|
outinstruction<14>|   10.126(R)|clk_BUFGP         |   0.000|
outinstruction<15>|   11.292(R)|clk_BUFGP         |   0.000|
ram2addr<0>       |    8.998(R)|clk_BUFGP         |   0.000|
ram2addr<1>       |    8.995(R)|clk_BUFGP         |   0.000|
ram2oe            |    9.431(R)|clk_BUFGP         |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.616|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 28 22:24:54 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



