$date
	Sat Oct  7 14:39:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module composed_circuit_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 2 $ select [1:0] $end
$scope module xxx $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 2 % select [1:0] $end
$var wire 1 & w2 $end
$var wire 1 ! y $end
$var wire 1 ' w1 $end
$scope module levy_mux $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ( select $end
$var wire 1 ' y $end
$upscope $end
$scope module pravy_mux $end
$var wire 1 ' a $end
$var wire 1 & b $end
$var wire 1 ) select $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
x'
x&
bx %
bx $
x#
x"
x!
$end
#10
