{
    "nl": "/home/ngoduc/test_adder16/runs/opt_run/53-openroad-fillinsertion/adder16.nl.v",
    "pnl": "/home/ngoduc/test_adder16/runs/opt_run/53-openroad-fillinsertion/adder16.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/ngoduc/test_adder16/runs/opt_run/54-odb-cellfrequencytables/adder16.def",
    "lef": "/home/ngoduc/test_adder16/runs/opt_run/60-magic-writelef/adder16.lef",
    "openroad-lef": null,
    "odb": "/home/ngoduc/test_adder16/runs/opt_run/54-odb-cellfrequencytables/adder16.odb",
    "sdc": "/home/ngoduc/test_adder16/runs/opt_run/53-openroad-fillinsertion/adder16.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/ngoduc/test_adder16/runs/opt_run/56-openroad-stapostpnr/nom_tt_025C_1v80/adder16__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/ngoduc/test_adder16/runs/opt_run/56-openroad-stapostpnr/nom_ss_100C_1v60/adder16__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/ngoduc/test_adder16/runs/opt_run/56-openroad-stapostpnr/nom_ff_n40C_1v95/adder16__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/ngoduc/test_adder16/runs/opt_run/56-openroad-stapostpnr/min_tt_025C_1v80/adder16__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/ngoduc/test_adder16/runs/opt_run/56-openroad-stapostpnr/min_ss_100C_1v60/adder16__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/ngoduc/test_adder16/runs/opt_run/56-openroad-stapostpnr/min_ff_n40C_1v95/adder16__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/ngoduc/test_adder16/runs/opt_run/56-openroad-stapostpnr/max_tt_025C_1v80/adder16__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/ngoduc/test_adder16/runs/opt_run/56-openroad-stapostpnr/max_ss_100C_1v60/adder16__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/ngoduc/test_adder16/runs/opt_run/56-openroad-stapostpnr/max_ff_n40C_1v95/adder16__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/ngoduc/test_adder16/runs/opt_run/55-openroad-rcx/nom/adder16.nom.spef",
        "min_*": "/home/ngoduc/test_adder16/runs/opt_run/55-openroad-rcx/min/adder16.min.spef",
        "max_*": "/home/ngoduc/test_adder16/runs/opt_run/55-openroad-rcx/max/adder16.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/ngoduc/test_adder16/runs/opt_run/56-openroad-stapostpnr/nom_tt_025C_1v80/adder16__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/ngoduc/test_adder16/runs/opt_run/56-openroad-stapostpnr/nom_ss_100C_1v60/adder16__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/ngoduc/test_adder16/runs/opt_run/56-openroad-stapostpnr/nom_ff_n40C_1v95/adder16__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/ngoduc/test_adder16/runs/opt_run/56-openroad-stapostpnr/min_tt_025C_1v80/adder16__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/ngoduc/test_adder16/runs/opt_run/56-openroad-stapostpnr/min_ss_100C_1v60/adder16__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/ngoduc/test_adder16/runs/opt_run/56-openroad-stapostpnr/min_ff_n40C_1v95/adder16__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/ngoduc/test_adder16/runs/opt_run/56-openroad-stapostpnr/max_tt_025C_1v80/adder16__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/ngoduc/test_adder16/runs/opt_run/56-openroad-stapostpnr/max_ss_100C_1v60/adder16__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/ngoduc/test_adder16/runs/opt_run/56-openroad-stapostpnr/max_ff_n40C_1v95/adder16__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/home/ngoduc/test_adder16/runs/opt_run/58-magic-streamout/adder16.mag",
    "gds": "/home/ngoduc/test_adder16/runs/opt_run/58-magic-streamout/adder16.gds",
    "mag_gds": "/home/ngoduc/test_adder16/runs/opt_run/58-magic-streamout/adder16.magic.gds",
    "klayout_gds": "/home/ngoduc/test_adder16/runs/opt_run/59-klayout-streamout/adder16.klayout.gds",
    "json_h": "/home/ngoduc/test_adder16/runs/opt_run/05-yosys-jsonheader/adder16.h.json",
    "vh": "/home/ngoduc/test_adder16/runs/opt_run/28-odb-writeverilogheader/adder16.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 0,
        "design__inferred_latch__count": 0,
        "design__instance__count": 255,
        "design__instance__area": 1825.5,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.0003793385112658143,
        "power__switching__total": 0.00016242876881733537,
        "power__leakage__total": 1.9137538220803663e-09,
        "power__total": 0.0005417692009359598,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.47886107545753126,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1.5273354124850578,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.478861,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9713681245412698,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 0.09564616036572524,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.971368,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.29956082906572845,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 2.08047096550215,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.299561,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 0.2983014197865507,
        "timing__setup__ws": 0.0604121214597346,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.298301,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": Infinity,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 75.37 86.09",
        "design__core__bbox": "5.52 10.88 69.46 73.44",
        "design__io": 54,
        "design__die__area": 6488.6,
        "design__core__area": 4000.09,
        "design__instance__count__stdcell": 255,
        "design__instance__area__stdcell": 1825.5,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.456365,
        "design__instance__utilization__stdcell": 0.456365,
        "design__instance__count__class:inverter": 3,
        "design__instance__count__class:sequential_cell": 17,
        "design__instance__count__class:multi_input_combinational_cell": 130,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 309,
        "design__instance__count__class:tap_cell": 50,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 52,
        "design__io__hpwl": 1540263,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 7.74,
        "design__instance__displacement__mean": 0.025,
        "design__instance__displacement__max": 3.18,
        "route__wirelength__estimated": 3090.24,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 51,
        "design__instance__count__class:clock_buffer": 3,
        "design__instance__count__class:clock_inverter": 1,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 239,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 61,
        "route__wirelength__iter:1": 3334,
        "route__drc_errors__iter:2": 6,
        "route__wirelength__iter:2": 3306,
        "route__drc_errors__iter:3": 24,
        "route__wirelength__iter:3": 3317,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 3312,
        "route__drc_errors": 0,
        "route__wirelength": 3312,
        "route__vias": 1355,
        "route__vias__singlecut": 1355,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 210.88,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.4766953633421444,
        "timing__setup__ws__corner:min_tt_025C_1v80": 1.5447026317504475,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.476695,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.967640217563751,
        "timing__setup__ws__corner:min_ss_100C_1v60": 0.12294299259958617,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.96764,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.2983014197865507,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 2.0920985536125047,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.298301,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.4809055512152002,
        "timing__setup__ws__corner:max_tt_025C_1v80": 1.5099939503945676,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.480906,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.9748464533757942,
        "timing__setup__ws__corner:max_ss_100C_1v60": 0.0604121214597346,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.974846,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.30071251895289536,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 2.068876906128087,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.300713,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 1,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79958,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79989,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000415248,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000283562,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 9.57981e-05,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000283562,
        "design_powergrid__voltage__worst": 0.000283562,
        "design_powergrid__voltage__worst__net:VPWR": 1.79958,
        "design_powergrid__drop__worst": 0.000415248,
        "design_powergrid__drop__worst__net:VPWR": 0.000415248,
        "design_powergrid__voltage__worst__net:VGND": 0.000283562,
        "design_powergrid__drop__worst__net:VGND": 0.000283562,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 0.000109,
        "ir__drop__worst": 0.000415,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0
    }
}