# Benchmark "control_merge_dataless" written by ABC on Sun Jul 13 20:30:33 2025
.model control_merge_dataless
.inputs clk rst ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] \
 ins_valid[4] ins_valid[5] ins_valid[6] ins_valid[7] ins_valid[8] \
 outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] ins_ready[8] outs_valid index \
 index_valid

.latch        n52 fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n57 fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n62 tehb.dataReg  0
.latch        n67 tehb.control.fullReg  0

.names ins_valid[0] tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n39
01 1
.names tehb.control.fullReg new_n39 ins_ready[1]
01 1
.names ins_valid[0] new_n39 new_n41
00 1
.names ins_valid[2] new_n41 new_n42
11 1
.names tehb.control.fullReg new_n42 ins_ready[2]
01 1
.names new_n41 new_n42 new_n44
00 1
.names new_n42 new_n44 new_n45
00 1
.names ins_valid[3] new_n45 new_n46
11 1
.names tehb.control.fullReg new_n46 ins_ready[3]
01 1
.names new_n45 new_n46 new_n48
00 1
.names new_n46 new_n48 new_n49
00 1
.names ins_valid[4] new_n49 new_n50
11 1
.names tehb.control.fullReg new_n50 ins_ready[4]
01 1
.names new_n49 new_n50 new_n52_1
00 1
.names new_n50 new_n52_1 new_n53
00 1
.names ins_valid[5] new_n53 new_n54
11 1
.names tehb.control.fullReg new_n54 ins_ready[5]
01 1
.names new_n53 new_n54 new_n56
00 1
.names new_n54 new_n56 new_n57_1
00 1
.names ins_valid[6] new_n57_1 new_n58
11 1
.names tehb.control.fullReg new_n58 ins_ready[6]
01 1
.names new_n57_1 new_n58 new_n60
00 1
.names new_n58 new_n60 new_n61
00 1
.names ins_valid[7] new_n61 new_n62_1
11 1
.names tehb.control.fullReg new_n62_1 ins_ready[7]
01 1
.names new_n61 new_n62_1 new_n64
00 1
.names new_n62_1 new_n64 new_n65
00 1
.names ins_valid[8] new_n65 new_n66
11 1
.names tehb.control.fullReg new_n66 ins_ready[8]
01 1
.names new_n65 new_n66 new_n68
00 1
.names new_n66 new_n68 new_n69
00 1
.names tehb.control.fullReg new_n69 new_n70
01 1
.names fork_dataless.regBlock[0].regblock.transmitValue new_n70 outs_valid
10 1
.names tehb.dataReg tehb.control.fullReg new_n72
11 1
.names new_n39 new_n46 new_n73
00 1
.names new_n50 new_n73 new_n74
00 1
.names new_n54 new_n74 new_n75
00 1
.names new_n58 new_n75 new_n76
00 1
.names new_n62_1 new_n76 new_n77
00 1
.names new_n66 new_n77 new_n78
00 1
.names tehb.control.fullReg new_n78 new_n79
01 1
.names new_n72 new_n79 index
00 0
.names fork_dataless.regBlock[1].regblock.transmitValue new_n70 index_valid
10 1
.names outs_ready fork_dataless.regBlock[0].regblock.transmitValue new_n82
01 1
.names index_ready fork_dataless.regBlock[1].regblock.transmitValue new_n83
01 1
.names new_n82 new_n83 new_n84
00 1
.names rst new_n84 new_n85
00 1
.names new_n70 new_n85 n67
01 1
.names new_n82 n67 n52
01 0
.names new_n83 n67 n57
01 0
.names tehb.control.fullReg new_n84 new_n89
00 1
.names new_n69 new_n89 new_n90
01 1
.names tehb.dataReg new_n90 new_n91
10 1
.names new_n78 new_n90 new_n92
11 1
.names new_n91 new_n92 new_n93
00 1
.names rst new_n93 n62
00 1
.end
