// Seed: 4286375231
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic \id_3 = -1;
  assign \id_3 = id_2;
  always begin : LABEL_0
    $unsigned(15);
    ;
  end
  parameter id_4 = 1'b0;
  wand id_5 = id_1 & 1'b0;
  tri0 [-1 : -1] id_6;
  assign id_5  = id_4;
  assign id_6  = ("" ^ id_5);
  assign \id_3 = -1 || 1;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output wand id_2,
    input tri id_3,
    input tri1 id_4
);
  assign id_2 = 1;
  wire id_6, id_7;
  module_0 modCall_1 (
      id_7,
      id_6
  );
endmodule
