
---------- Begin Simulation Statistics ----------
simSeconds                                  12.025616                       # Number of seconds simulated (Second)
simTicks                                 12025616113500                       # Number of ticks simulated (Tick)
finalTick                                12025616113500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                 109510.76                       # Real time elapsed on the host (Second)
hostTickRate                                109812190                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   18113164                       # Number of bytes of host memory used (Byte)
simInsts                                  15834001894                       # Number of instructions simulated (Count)
simOps                                    18047860760                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   144589                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     164804                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                      1440388783                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.committedInsts                  643512442                       # Number of instructions committed (Count)
system.cpu0.numVMExits                         115767                       # total number of KVM exits (Count)
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu0.numExitSignal                        3590                       # exits due to signal delivery (Count)
system.cpu0.numMMIO                            112177                       # number of VM exits due to memory mapped IO (Count)
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu0.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu0.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu0.dcache.demandHits::switch_cpus0.data   4381889598                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total       4381889598                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::switch_cpus0.data   4381922099                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total      4381922099                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::switch_cpus0.data   1042183408                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total     1042183408                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::switch_cpus0.data   1042191429                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total    1042191429                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::switch_cpus0.data 98561715289571                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 98561715289571                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::switch_cpus0.data 98561715289571                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 98561715289571                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::switch_cpus0.data   5424073006                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total   5424073006                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::switch_cpus0.data   5424113528                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total   5424113528                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::switch_cpus0.data     0.192140                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.192140                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::switch_cpus0.data     0.192140                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.192140                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::switch_cpus0.data 94572.332022                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 94572.332022                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::switch_cpus0.data 94571.604167                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 94571.604167                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs   1845460254                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         2257                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs     57871308                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           33                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     31.889037                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    68.393939                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks     65208500                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total         65208500                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::switch_cpus0.data    815223557                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total    815223557                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::switch_cpus0.data    815223557                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total    815223557                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::switch_cpus0.data    226959851                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total    226959851                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::switch_cpus0.data    226965837                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total    226965837                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrUncacheable::switch_cpus0.data       120950                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.overallMshrUncacheable::total       120950                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.demandMshrMissLatency::switch_cpus0.data 21389904975365                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 21389904975365                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::switch_cpus0.data 21390126193865                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 21390126193865                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::switch_cpus0.data   6748572500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::total   6748572500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::switch_cpus0.data     0.041843                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.041843                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::switch_cpus0.data     0.041844                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.041844                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::switch_cpus0.data 94245.325246                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 94245.325246                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::switch_cpus0.data 94243.814296                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 94243.814296                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::switch_cpus0.data 55796.382803                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::total 55796.382803                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.replacements             226994336                       # number of replacements (Count)
system.cpu0.dcache.CleanSharedReq.missLatency::switch_cpus0.data        70000                       # number of CleanSharedReq miss ticks (Tick)
system.cpu0.dcache.CleanSharedReq.missLatency::total        70000                       # number of CleanSharedReq miss ticks (Tick)
system.cpu0.dcache.CleanSharedReq.avgMissLatency::switch_cpus0.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu0.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu0.dcache.CleanSharedReq.mshrMisses::switch_cpus0.data        61376                       # number of CleanSharedReq MSHR misses (Count)
system.cpu0.dcache.CleanSharedReq.mshrMisses::total        61376                       # number of CleanSharedReq MSHR misses (Count)
system.cpu0.dcache.CleanSharedReq.mshrMissLatency::switch_cpus0.data     93631026                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu0.dcache.CleanSharedReq.mshrMissLatency::total     93631026                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu0.dcache.CleanSharedReq.mshrMissRate::switch_cpus0.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu0.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu0.dcache.CleanSharedReq.avgMshrMissLatency::switch_cpus0.data  1525.531576                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.CleanSharedReq.avgMshrMissLatency::total  1525.531576                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.hits::switch_cpus0.data          158                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total          158                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::switch_cpus0.data            5                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total            5                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::switch_cpus0.data       204500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total       204500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::switch_cpus0.data          163                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total          163                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::switch_cpus0.data     0.030675                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.030675                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::switch_cpus0.data        40900                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total        40900                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrHits::switch_cpus0.data            1                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrHits::total            1                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::switch_cpus0.data            4                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::total            4                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::switch_cpus0.data       189000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::total       189000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::switch_cpus0.data     0.024540                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::total     0.024540                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus0.data        47250                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::total        47250                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.hits::switch_cpus0.data   3085212587                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total     3085212587                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::switch_cpus0.data    960524237                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total    960524237                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::switch_cpus0.data 94224339079500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 94224339079500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::switch_cpus0.data   4045736824                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total   4045736824                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::switch_cpus0.data     0.237416                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.237416                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::switch_cpus0.data 98096.784495                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 98096.784495                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::switch_cpus0.data    796203557                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total    796203557                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::switch_cpus0.data    164320680                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total    164320680                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::switch_cpus0.data       105712                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::total       105712                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::switch_cpus0.data 18007509459002                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total 18007509459002                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::switch_cpus0.data   6748572500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::total   6748572500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::switch_cpus0.data     0.040616                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.040616                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::switch_cpus0.data 109587.603088                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 109587.603088                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 63839.228281                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::total 63839.228281                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.SoftPFExReq.hits::switch_cpus0.data        24783                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.hits::total        24783                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.misses::switch_cpus0.data            1                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.misses::total            1                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.accesses::switch_cpus0.data        24784                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.accesses::total        24784                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.missRate::switch_cpus0.data     0.000040                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.missRate::total     0.000040                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.hits::switch_cpus0.data         7718                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total         7718                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::switch_cpus0.data         8020                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total         8020                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::switch_cpus0.data        15738                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total        15738                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::switch_cpus0.data     0.509595                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.509595                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::switch_cpus0.data         5986                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total         5986                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::switch_cpus0.data    221218500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total    221218500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::switch_cpus0.data     0.380353                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.380353                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus0.data 36955.980621                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 36955.980621                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::switch_cpus0.data          133                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total          133                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.misses::switch_cpus0.data            1                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.misses::total            1                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.missLatency::switch_cpus0.data        13000                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.missLatency::total        13000                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.accesses::switch_cpus0.data          134                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total          134                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.missRate::switch_cpus0.data     0.007463                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.missRate::total     0.007463                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMissLatency::switch_cpus0.data        13000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMissLatency::total        13000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.mshrMisses::switch_cpus0.data            1                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMisses::total            1                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::switch_cpus0.data        12000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::total        12000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissRate::switch_cpus0.data     0.007463                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.mshrMissRate::total     0.007463                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::switch_cpus0.data        12000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::total        12000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.hits::switch_cpus0.data      4254807                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.hits::total        4254807                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.misses::switch_cpus0.data       149489                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.misses::total       149489                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.missLatency::switch_cpus0.data  10201935000                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.missLatency::total  10201935000                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.accesses::switch_cpus0.data      4404296                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.accesses::total      4404296                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.missRate::switch_cpus0.data     0.033942                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.missRate::total     0.033942                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMissLatency::switch_cpus0.data 68245.389293                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMissLatency::total 68245.389293                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.mshrHits::switch_cpus0.data            3                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrHits::total            3                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrMisses::switch_cpus0.data       149486                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMisses::total       149486                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMissLatency::switch_cpus0.data  10052350500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissLatency::total  10052350500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissRate::switch_cpus0.data     0.033941                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.mshrMissRate::total     0.033941                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMshrMissLatency::switch_cpus0.data 67246.099969                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMshrMissLatency::total 67246.099969                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.hits::switch_cpus0.data       698691                       # number of WriteLineReq hits (Count)
system.cpu0.dcache.WriteLineReq.hits::total       698691                       # number of WriteLineReq hits (Count)
system.cpu0.dcache.WriteLineReq.misses::switch_cpus0.data     52077661                       # number of WriteLineReq misses (Count)
system.cpu0.dcache.WriteLineReq.misses::total     52077661                       # number of WriteLineReq misses (Count)
system.cpu0.dcache.WriteLineReq.missLatency::switch_cpus0.data 3034947861382                       # number of WriteLineReq miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.missLatency::total 3034947861382                       # number of WriteLineReq miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.accesses::switch_cpus0.data     52776352                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteLineReq.accesses::total     52776352                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteLineReq.missRate::switch_cpus0.data     0.986761                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.missRate::total     0.986761                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.avgMissLatency::switch_cpus0.data 58277.345854                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.avgMissLatency::total 58277.345854                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.mshrHits::switch_cpus0.data          338                       # number of WriteLineReq MSHR hits (Count)
system.cpu0.dcache.WriteLineReq.mshrHits::total          338                       # number of WriteLineReq MSHR hits (Count)
system.cpu0.dcache.WriteLineReq.mshrMisses::switch_cpus0.data     52077323                       # number of WriteLineReq MSHR misses (Count)
system.cpu0.dcache.WriteLineReq.mshrMisses::total     52077323                       # number of WriteLineReq MSHR misses (Count)
system.cpu0.dcache.WriteLineReq.mshrMissLatency::switch_cpus0.data 2982845248882                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.mshrMissLatency::total 2982845248882                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.mshrMissRate::switch_cpus0.data     0.986755                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.mshrMissRate::total     0.986755                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus0.data 57277.238480                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.avgMshrMissLatency::total 57277.238480                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::switch_cpus0.data   1295978320                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total    1295978320                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::switch_cpus0.data     29581510                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total     29581510                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::switch_cpus0.data 1302428348689                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total 1302428348689                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::switch_cpus0.data   1325559830                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total   1325559830                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::switch_cpus0.data     0.022316                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.022316                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::switch_cpus0.data 44028.460639                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 44028.460639                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::switch_cpus0.data     19019662                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total     19019662                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::switch_cpus0.data     10561848                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total     10561848                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::switch_cpus0.data        15238                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::total        15238                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::switch_cpus0.data 399550267481                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total 399550267481                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::switch_cpus0.data     0.007968                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.007968                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::switch_cpus0.data 37829.579396                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 37829.579396                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          824.737424                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs          4613433576                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs         226997051                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             20.323760                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick       2335636785500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::switch_cpus0.data   824.737424                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::switch_cpus0.data     0.805408                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.805408                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.tagAccesses       21941315039                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses      21941315039                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.demandHits::switch_cpus0.inst   1719822005                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total       1719822005                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::switch_cpus0.inst   1719822005                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total      1719822005                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::switch_cpus0.inst      3807095                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total        3807095                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::switch_cpus0.inst      3807095                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total       3807095                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::switch_cpus0.inst 198071152644                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total 198071152644                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::switch_cpus0.inst 198071152644                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total 198071152644                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::switch_cpus0.inst   1723629100                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total   1723629100                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::switch_cpus0.inst   1723629100                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total   1723629100                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::switch_cpus0.inst     0.002209                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.002209                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::switch_cpus0.inst     0.002209                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.002209                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::switch_cpus0.inst 52026.847936                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 52026.847936                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::switch_cpus0.inst 52026.847936                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 52026.847936                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs       140304                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs         3468                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     40.456747                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks      3461838                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total          3461838                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::switch_cpus0.inst       344233                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total       344233                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::switch_cpus0.inst       344233                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total       344233                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::switch_cpus0.inst      3462862                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total      3462862                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::switch_cpus0.inst      3462862                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total      3462862                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::switch_cpus0.inst 177248191665                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total 177248191665                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::switch_cpus0.inst 177248191665                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total 177248191665                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::switch_cpus0.inst     0.002009                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.002009                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::switch_cpus0.inst     0.002009                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.002009                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::switch_cpus0.inst 51185.462102                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 51185.462102                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::switch_cpus0.inst 51185.462102                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 51185.462102                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements               3461838                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::switch_cpus0.inst   1719822005                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total     1719822005                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::switch_cpus0.inst      3807095                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total      3807095                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::switch_cpus0.inst 198071152644                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total 198071152644                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::switch_cpus0.inst   1723629100                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total   1723629100                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::switch_cpus0.inst     0.002209                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.002209                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::switch_cpus0.inst 52026.847936                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 52026.847936                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::switch_cpus0.inst       344233                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total       344233                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::switch_cpus0.inst      3462862                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total      3462862                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::switch_cpus0.inst 177248191665                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total 177248191665                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::switch_cpus0.inst     0.002009                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.002009                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::switch_cpus0.inst 51185.462102                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 51185.462102                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          824.771523                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs          1723284867                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs           3462862                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs            497.647572                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick       2335636399500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::switch_cpus0.inst   824.771523                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::switch_cpus0.inst     0.805441                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.805441                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.tagAccesses        6897979262                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses       6897979262                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.dtb_walker      2509490                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.itb_walker        32680                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.inst      2065051                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.data      8806981                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total        13414202                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.dtb_walker      2509490                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.itb_walker        32680                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.inst      2065051                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.data      8806981                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total       13414202                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.dtb_walker       474400                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.itb_walker        72348                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.inst      1397811                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.data    165857326                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total     167801885                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.dtb_walker       474400                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.itb_walker        72348                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.inst      1397811                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.data    165857326                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total    167801885                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.dtb_walker  55276112418                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.itb_walker   7800274153                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.inst 150082726500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.data 18053988263000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total 18267147376071                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.dtb_walker  55276112418                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.itb_walker   7800274153                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.inst 150082726500                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.data 18053988263000                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total 18267147376071                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.dtb_walker      2983890                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.itb_walker       105028                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.inst      3462862                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.data    174664307                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total    181216087                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.dtb_walker      2983890                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.itb_walker       105028                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.inst      3462862                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.data    174664307                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total    181216087                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.dtb_walker     0.158987                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.itb_walker     0.688845                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.inst     0.403658                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.data     0.949578                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.925977                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.dtb_walker     0.158987                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.itb_walker     0.688845                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.inst     0.403658                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.data     0.949578                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.925977                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.dtb_walker 116517.943546                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.itb_walker 107816.030201                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.inst 107369.827895                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.data 108852.522215                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 108861.395544                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.dtb_walker 116517.943546                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.itb_walker 107816.030201                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.inst 107369.827895                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.data 108852.522215                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 108861.395544                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.writebacks::writebacks     56304904                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total        56304904                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrHits::switch_cpus0.mmu.dtb_walker            2                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::switch_cpus0.mmu.itb_walker           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::total           20                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::switch_cpus0.mmu.dtb_walker            2                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::switch_cpus0.mmu.itb_walker           17                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::switch_cpus0.data            1                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::total           20                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.dtb_walker       474398                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.itb_walker        72331                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.inst      1397811                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.data    165857325                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total    167801865                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.dtb_walker       474398                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.itb_walker        72331                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.inst      1397811                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.data    165857325                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total    167801865                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::switch_cpus0.data       120950                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::total       120950                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.dtb_walker  50531870419                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.itb_walker   7075027667                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.inst 136104616500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.data 16395414947500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total 16589126462086                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.dtb_walker  50531870419                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.itb_walker   7075027667                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.inst 136104616500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.data 16395414947500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total 16589126462086                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::switch_cpus0.data   5478523000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::total   5478523000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.dtb_walker     0.158986                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.itb_walker     0.688683                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.inst     0.403658                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.data     0.949578                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.925977                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.dtb_walker     0.158986                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.itb_walker     0.688683                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.inst     0.403658                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.data     0.949578                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.925977                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb_walker 106517.882493                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.itb_walker 97814.597711                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.inst 97369.827895                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.data 98852.522477                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 98861.395027                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb_walker 106517.882493                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.itb_walker 97814.597711                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.inst 97369.827895                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.data 98852.522477                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 98861.395027                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::switch_cpus0.data 45295.766846                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::total 45295.766846                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.replacements            221074828                       # number of replacements (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::writebacks         2822                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::total         2822                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.hits::switch_cpus0.data       694289                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.hits::total       694289                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.misses::switch_cpus0.data     51638720                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.misses::total     51638720                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.missLatency::switch_cpus0.data      2625000                       # number of InvalidateReq miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.missLatency::total      2625000                       # number of InvalidateReq miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.accesses::switch_cpus0.data     52333009                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.accesses::total     52333009                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.missRate::switch_cpus0.data     0.986733                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.missRate::total     0.986733                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMissLatency::switch_cpus0.data     0.050834                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMissLatency::total     0.050834                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.mshrMisses::switch_cpus0.data     51638720                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::total     51638720                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::switch_cpus0.data 2316509302500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::total 2316509302500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::switch_cpus0.data     0.986733                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::total     0.986733                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus0.data 44859.928800                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::total 44859.928800                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.hits::switch_cpus0.inst      2065051                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total      2065051                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::switch_cpus0.inst      1397811                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total      1397811                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::switch_cpus0.inst 150082726500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total 150082726500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::switch_cpus0.inst      3462862                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total      3462862                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::switch_cpus0.inst     0.403658                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.403658                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::switch_cpus0.inst 107369.827895                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 107369.827895                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::switch_cpus0.inst      1397811                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total      1397811                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus0.inst 136104616500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total 136104616500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::switch_cpus0.inst     0.403658                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.403658                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus0.inst 97369.827895                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 97369.827895                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::switch_cpus0.data      7420640                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total      7420640                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::switch_cpus0.data      2921331                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total      2921331                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::switch_cpus0.data 308492602500                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total 308492602500                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::switch_cpus0.data     10341971                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total     10341971                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::switch_cpus0.data     0.282473                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.282473                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::switch_cpus0.data 105600.016739                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 105600.016739                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::switch_cpus0.data      2921331                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total      2921331                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::switch_cpus0.data 279279282500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total 279279282500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::switch_cpus0.data     0.282473                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.282473                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus0.data 95600.013316                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 95600.013316                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.dtb_walker      2509490                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.itb_walker        32680                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::total       2542170                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.dtb_walker       474400                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.itb_walker        72348                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::total       546748                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.dtb_walker  55276112418                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.itb_walker   7800274153                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::total  63076386571                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.dtb_walker      2983890                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.itb_walker       105028                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::total      3088918                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.dtb_walker     0.158987                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.itb_walker     0.688845                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::total     0.177003                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.dtb_walker 116517.943546                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.itb_walker 107816.030201                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::total 115366.469692                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.mshrHits::switch_cpus0.mmu.dtb_walker            2                       # number of ReadReq MSHR hits (Count)
system.cpu0.l2cache.ReadReq.mshrHits::switch_cpus0.mmu.itb_walker           17                       # number of ReadReq MSHR hits (Count)
system.cpu0.l2cache.ReadReq.mshrHits::total           19                       # number of ReadReq MSHR hits (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.dtb_walker       474398                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.itb_walker        72331                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::total       546729                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::switch_cpus0.data       105712                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::total       105712                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.dtb_walker  50531870419                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.itb_walker   7075027667                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::total  57606898086                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus0.data   5478523000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::total   5478523000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.dtb_walker     0.158986                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.itb_walker     0.688683                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::total     0.176997                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.dtb_walker 106517.882493                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.itb_walker 97814.597711                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::total 105366.457762                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 51824.986756                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::total 51824.986756                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::switch_cpus0.data      1386341                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total      1386341                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::switch_cpus0.data    162935995                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total    162935995                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::switch_cpus0.data 17745495660500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total 17745495660500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::switch_cpus0.data    164322336                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total    164322336                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::switch_cpus0.data     0.991563                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.991563                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::switch_cpus0.data 108910.837415                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 108910.837415                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrHits::switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrHits::total            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::switch_cpus0.data    162935994                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total    162935994                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus0.data 16116135665000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total 16116135665000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.991563                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.991563                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 98910.837743                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 98910.837743                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits (Count)
system.cpu0.l2cache.SCUpgradeReq.hits::total            1                       # number of SCUpgradeReq hits (Count)
system.cpu0.l2cache.SCUpgradeReq.accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.SCUpgradeReq.accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.hits::switch_cpus0.data        95496                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total        95496                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::switch_cpus0.data        23434                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total        23434                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::switch_cpus0.data   1022752497                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total   1022752497                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::switch_cpus0.data       118930                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total       118930                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::switch_cpus0.data     0.197040                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.197040                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::switch_cpus0.data 43643.957370                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 43643.957370                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::switch_cpus0.data        23434                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total        23434                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::switch_cpus0.data    803599497                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total    803599497                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::switch_cpus0.data     0.197040                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.197040                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 34292.032816                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 34292.032816                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WriteReq.mshrUncacheable::switch_cpus0.data        15238                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WriteReq.mshrUncacheable::total        15238                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WritebackClean.hits::writebacks      3461808                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total      3461808                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks      3461808                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total      3461808                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks     65208500                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total     65208500                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks     65208500                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total     65208500                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse        6596.036948                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs          412482380                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs        221781722                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             1.859857                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick      2335636061500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks  1058.709354                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.dtb_walker    14.421917                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.itb_walker     1.303251                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.inst   213.452601                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.data  5308.149825                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.129237                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.dtb_walker     0.001760                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.itb_walker     0.000159                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.inst     0.026056                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.data     0.647968                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.805180                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.tagAccesses       7647768314                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses      7647768314                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu0.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu0.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu0.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.readHits                        8                       # Read hits (Count)
system.cpu0.mmu.dtb.readMisses                      8                       # Read misses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # Write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # Write misses (Count)
system.cpu0.mmu.dtb.inserts                         8                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.readAccesses                   16                       # Read accesses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # Write accesses (Count)
system.cpu0.mmu.dtb.hits                            8                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.misses                          8                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.accesses                       16                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb_walker.walks                    8                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb_walker.walksLongDescriptor            8                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.dtb_walker.walkWaitTime::samples            8                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::0            8    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::total            8                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::samples    566329996                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::0    566329996    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::total    566329996                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pageSizes::4KiB            8    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.pageSizes::total            8                       # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Data            8                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::total            8                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Data            8                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::total            8                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin::total           16                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.instHits                        0                       # Inst hits (Count)
system.cpu0.mmu.itb.instMisses                      0                       # Inst misses (Count)
system.cpu0.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.instAccesses                    0                       # Inst accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.l2_shared.partialHits               6                       # partial translation hits (Count)
system.cpu0.mmu.l2_shared.instHits                  0                       # Inst hits (Count)
system.cpu0.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu0.mmu.l2_shared.readHits                  6                       # Read hits (Count)
system.cpu0.mmu.l2_shared.readMisses                2                       # Read misses (Count)
system.cpu0.mmu.l2_shared.inserts                  10                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.l2_shared.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.l2_shared.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.l2_shared.readAccesses              8                       # Read accesses (Count)
system.cpu0.mmu.l2_shared.instAccesses              0                       # Inst accesses (Count)
system.cpu0.mmu.l2_shared.hits                      6                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.l2_shared.misses                    2                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.l2_shared.accesses                  8                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu0.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu0.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu0.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu0.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_dtb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu0.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu0.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu0.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu0.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_itb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu0.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu0.power_state.pwrStateResidencyTicks::ON 2335635959500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF 9689980154000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadReq        3354220                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadResp     171150389                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteReq         33662                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteResp        33662                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty    121513963                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean      3461838                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict    327696394                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq       121831                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::SCUpgradeReq            1                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp       119878                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq     10342895                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp     10342267                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq      3462862                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq    164340395                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanSharedReq        61376                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateReq     52333634                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateResp     52333009                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     10387562                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    681766668                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.itb_walker.port::system.cpu0.l2cache.cpu_side_port       210622                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.dtb_walker.port::system.cpu0.l2cache.cpu_side_port      6033054                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total         698397906                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port    443180800                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port  15353457292                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.itb_walker.port::system.cpu0.l2cache.cpu_side_port       840224                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.dtb_walker.port::system.cpu0.l2cache.cpu_side_port     23871120                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total        15821349436                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                  222316584                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic           3604797376                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples    456154724                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.006183                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.078389                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0          453334283     99.38%     99.38% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1            2820441      0.62%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total      456154724                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy  301909378337                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy   5198102859                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy 288345210565                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer2.occupancy    105694247                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer3.occupancy   3049354260                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy     17376992                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests    461163794                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests    230642535                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests           39                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops      2753268                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops      2753268                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.numCycles                       219701898                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.committedInsts                  112992042                       # Number of instructions committed (Count)
system.cpu1.numVMExits                          53245                       # total number of KVM exits (Count)
system.cpu1.numVMHalfEntries                        1                       # number of KVM entries to finalize pending operations (Count)
system.cpu1.numExitSignal                        3239                       # exits due to signal delivery (Count)
system.cpu1.numMMIO                             50006                       # number of VM exits due to memory mapped IO (Count)
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu1.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu1.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu1.dcache.demandHits::switch_cpus1.data      8407295                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          8407295                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::switch_cpus1.data      8407386                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         8407386                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::switch_cpus1.data       319044                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         319044                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::switch_cpus1.data       319446                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        319446                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::switch_cpus1.data  17463052894                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  17463052894                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::switch_cpus1.data  17463052894                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  17463052894                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::switch_cpus1.data      8726339                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      8726339                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::switch_cpus1.data      8726832                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      8726832                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::switch_cpus1.data     0.036561                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.036561                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::switch_cpus1.data     0.036605                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.036605                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::switch_cpus1.data 54735.562788                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 54735.562788                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::switch_cpus1.data 54666.681987                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 54666.681987                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs      1289649                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets       152623                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs        24438                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets         4499                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     52.772281                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    33.923761                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        31302                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            31302                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::switch_cpus1.data       239763                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       239763                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::switch_cpus1.data       239763                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       239763                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::switch_cpus1.data        79281                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total        79281                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::switch_cpus1.data        79681                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total        79681                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrUncacheable::switch_cpus1.data        69516                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.overallMshrUncacheable::total        69516                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.demandMshrMissLatency::switch_cpus1.data   5414518442                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   5414518442                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::switch_cpus1.data   5451607942                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   5451607942                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::switch_cpus1.data   4100201000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::total   4100201000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::switch_cpus1.data     0.009085                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.009085                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::switch_cpus1.data     0.009131                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.009131                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::switch_cpus1.data 68295.284393                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 68295.284393                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::switch_cpus1.data 68417.915714                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 68417.915714                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::switch_cpus1.data 58982.119224                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::total 58982.119224                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.replacements                 51263                       # number of replacements (Count)
system.cpu1.dcache.CleanSharedReq.mshrMisses::switch_cpus1.data          256                       # number of CleanSharedReq MSHR misses (Count)
system.cpu1.dcache.CleanSharedReq.mshrMisses::total          256                       # number of CleanSharedReq MSHR misses (Count)
system.cpu1.dcache.CleanSharedReq.mshrMissLatency::switch_cpus1.data       398488                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu1.dcache.CleanSharedReq.mshrMissLatency::total       398488                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu1.dcache.CleanSharedReq.mshrMissRate::switch_cpus1.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu1.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu1.dcache.CleanSharedReq.avgMshrMissLatency::switch_cpus1.data  1556.593750                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.CleanSharedReq.avgMshrMissLatency::total  1556.593750                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.hits::switch_cpus1.data            2                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.hits::total            2                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.misses::switch_cpus1.data            1                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.missLatency::switch_cpus1.data        44500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.missLatency::total        44500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.accesses::switch_cpus1.data            3                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.accesses::total            3                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.missRate::switch_cpus1.data     0.333333                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.missRate::total     0.333333                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMissLatency::switch_cpus1.data        44500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMissLatency::total        44500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.mshrMisses::switch_cpus1.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::switch_cpus1.data        43500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::total        43500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::switch_cpus1.data     0.333333                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::total     0.333333                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus1.data        43500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::total        43500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.hits::switch_cpus1.data      4767618                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        4767618                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::switch_cpus1.data       226086                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       226086                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::switch_cpus1.data  10609596500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  10609596500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::switch_cpus1.data      4993704                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      4993704                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::switch_cpus1.data     0.045274                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.045274                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::switch_cpus1.data 46927.259981                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 46927.259981                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::switch_cpus1.data       169123                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       169123                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::switch_cpus1.data        56963                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        56963                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::switch_cpus1.data        66763                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::total        66763                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::switch_cpus1.data   3767835501                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   3767835501                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::switch_cpus1.data   4100201000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::total   4100201000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::switch_cpus1.data     0.011407                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.011407                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::switch_cpus1.data 66145.313642                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 66145.313642                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 61414.271378                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::total 61414.271378                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.SoftPFExReq.hits::switch_cpus1.data            5                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.hits::total            5                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.accesses::switch_cpus1.data            5                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFExReq.accesses::total            5                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.hits::switch_cpus1.data           86                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total           86                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::switch_cpus1.data          402                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total          402                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::switch_cpus1.data          488                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total          488                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::switch_cpus1.data     0.823770                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.823770                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::switch_cpus1.data          400                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total          400                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::switch_cpus1.data     37089500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total     37089500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::switch_cpus1.data     0.819672                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.819672                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus1.data 92723.750000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 92723.750000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.hits::switch_cpus1.data       117895                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.hits::total         117895                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.misses::switch_cpus1.data         3828                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.misses::total         3828                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.missLatency::switch_cpus1.data    116877000                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.missLatency::total    116877000                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.accesses::switch_cpus1.data       121723                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.accesses::total       121723                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.missRate::switch_cpus1.data     0.031448                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.missRate::total     0.031448                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMissLatency::switch_cpus1.data 30532.131661                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMissLatency::total 30532.131661                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.mshrHits::switch_cpus1.data            5                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrHits::total            5                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrMisses::switch_cpus1.data         3823                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMisses::total         3823                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMissLatency::switch_cpus1.data    113049000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissLatency::total    113049000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissRate::switch_cpus1.data     0.031407                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.mshrMissRate::total     0.031407                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMshrMissLatency::switch_cpus1.data 29570.755951                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMshrMissLatency::total 29570.755951                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.hits::switch_cpus1.data          245                       # number of WriteLineReq hits (Count)
system.cpu1.dcache.WriteLineReq.hits::total          245                       # number of WriteLineReq hits (Count)
system.cpu1.dcache.WriteLineReq.misses::switch_cpus1.data         4856                       # number of WriteLineReq misses (Count)
system.cpu1.dcache.WriteLineReq.misses::total         4856                       # number of WriteLineReq misses (Count)
system.cpu1.dcache.WriteLineReq.missLatency::switch_cpus1.data    263265335                       # number of WriteLineReq miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.missLatency::total    263265335                       # number of WriteLineReq miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.accesses::switch_cpus1.data         5101                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteLineReq.accesses::total         5101                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteLineReq.missRate::switch_cpus1.data     0.951970                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.missRate::total     0.951970                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.avgMissLatency::switch_cpus1.data 54214.442957                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.avgMissLatency::total 54214.442957                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.mshrHits::switch_cpus1.data           14                       # number of WriteLineReq MSHR hits (Count)
system.cpu1.dcache.WriteLineReq.mshrHits::total           14                       # number of WriteLineReq MSHR hits (Count)
system.cpu1.dcache.WriteLineReq.mshrMisses::switch_cpus1.data         4842                       # number of WriteLineReq MSHR misses (Count)
system.cpu1.dcache.WriteLineReq.mshrMisses::total         4842                       # number of WriteLineReq MSHR misses (Count)
system.cpu1.dcache.WriteLineReq.mshrMissLatency::switch_cpus1.data    257492835                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.mshrMissLatency::total    257492835                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.mshrMissRate::switch_cpus1.data     0.949226                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.mshrMissRate::total     0.949226                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus1.data 53179.024164                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.avgMshrMissLatency::total 53179.024164                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::switch_cpus1.data      3639432                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       3639432                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::switch_cpus1.data        88102                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        88102                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::switch_cpus1.data   6590191059                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   6590191059                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::switch_cpus1.data      3727534                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      3727534                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::switch_cpus1.data     0.023635                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.023635                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::switch_cpus1.data 74801.832637                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 74801.832637                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::switch_cpus1.data        70626                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total        70626                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::switch_cpus1.data        17476                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        17476                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::switch_cpus1.data         2753                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::total         2753                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::switch_cpus1.data   1389190106                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total   1389190106                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::switch_cpus1.data     0.004688                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.004688                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::switch_cpus1.data 79491.308423                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 79491.308423                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          704.429541                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             8614497                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs             76690                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs            112.328817                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick       2335636902500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::switch_cpus1.data   704.429541                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::switch_cpus1.data     0.687919                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.687919                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.tagAccesses          35471946                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         35471946                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.demandHits::switch_cpus1.inst      5523101                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          5523101                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::switch_cpus1.inst      5523101                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         5523101                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::switch_cpus1.inst       121975                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total         121975                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::switch_cpus1.inst       121975                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total        121975                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::switch_cpus1.inst   3469168980                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total   3469168980                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::switch_cpus1.inst   3469168980                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total   3469168980                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::switch_cpus1.inst      5645076                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      5645076                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::switch_cpus1.inst      5645076                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      5645076                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::switch_cpus1.inst     0.021607                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.021607                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::switch_cpus1.inst     0.021607                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.021607                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::switch_cpus1.inst 28441.639516                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 28441.639516                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::switch_cpus1.inst 28441.639516                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 28441.639516                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs        18589                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs          308                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     60.353896                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks       104434                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total           104434                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::switch_cpus1.inst        16517                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total        16517                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::switch_cpus1.inst        16517                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total        16517                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::switch_cpus1.inst       105458                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total       105458                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::switch_cpus1.inst       105458                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total       105458                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::switch_cpus1.inst   2887238988                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total   2887238988                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::switch_cpus1.inst   2887238988                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total   2887238988                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::switch_cpus1.inst     0.018681                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.018681                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::switch_cpus1.inst     0.018681                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.018681                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::switch_cpus1.inst 27378.093535                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 27378.093535                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::switch_cpus1.inst 27378.093535                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 27378.093535                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                104434                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::switch_cpus1.inst      5523101                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        5523101                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::switch_cpus1.inst       121975                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total       121975                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::switch_cpus1.inst   3469168980                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total   3469168980                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::switch_cpus1.inst      5645076                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      5645076                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::switch_cpus1.inst     0.021607                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.021607                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::switch_cpus1.inst 28441.639516                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 28441.639516                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::switch_cpus1.inst        16517                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total        16517                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::switch_cpus1.inst       105458                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total       105458                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::switch_cpus1.inst   2887238988                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total   2887238988                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::switch_cpus1.inst     0.018681                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.018681                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::switch_cpus1.inst 27378.093535                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 27378.093535                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          824.798323                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             5628559                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs            105458                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs             53.372518                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick       2335636392500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::switch_cpus1.inst   824.798323                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::switch_cpus1.inst     0.805467                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.805467                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.tagAccesses          22685762                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         22685762                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.dtb_walker         7145                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.itb_walker          828                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.inst        82233                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.data        16465                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total          106671                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.dtb_walker         7145                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.itb_walker          828                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.inst        82233                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.data        16465                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total         106671                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.mmu.dtb_walker          942                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.mmu.itb_walker          154                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.inst        23225                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.data        55193                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total         79514                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.mmu.dtb_walker          942                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.mmu.itb_walker          154                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.inst        23225                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.data        55193                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total        79514                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.mmu.dtb_walker     79049174                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.mmu.itb_walker     12414387                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.inst   1859058500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.data   4755341000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total   6705863061                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.mmu.dtb_walker     79049174                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.mmu.itb_walker     12414387                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.inst   1859058500                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.data   4755341000                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total   6705863061                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.dtb_walker         8087                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.itb_walker          982                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.inst       105458                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.data        71658                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total       186185                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.dtb_walker         8087                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.itb_walker          982                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.inst       105458                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.data        71658                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total       186185                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::switch_cpus1.mmu.dtb_walker     0.116483                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.mmu.itb_walker     0.156823                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.inst     0.220230                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.data     0.770228                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.427070                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.mmu.dtb_walker     0.116483                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.mmu.itb_walker     0.156823                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.inst     0.220230                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.data     0.770228                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.427070                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.mmu.dtb_walker 83916.320594                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.mmu.itb_walker 80612.902597                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.inst 80045.575888                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.data 86158.407769                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 84335.627198                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.mmu.dtb_walker 83916.320594                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.mmu.itb_walker 80612.902597                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.inst 80045.575888                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.data 86158.407769                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 84335.627198                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.writebacks::writebacks        14634                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total           14634                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.mmu.dtb_walker          942                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.mmu.itb_walker          154                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.inst        23225                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.data        55193                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total        79514                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.mmu.dtb_walker          942                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.mmu.itb_walker          154                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.inst        23225                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.data        55193                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total        79514                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::switch_cpus1.data        69516                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::total        69516                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.mmu.dtb_walker     69629174                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.mmu.itb_walker     10874387                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.inst   1626808500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.data   4203401000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total   5910713061                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.mmu.dtb_walker     69629174                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.mmu.itb_walker     10874387                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.inst   1626808500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.data   4203401000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total   5910713061                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::switch_cpus1.data   3299037000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::total   3299037000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.mmu.dtb_walker     0.116483                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.mmu.itb_walker     0.156823                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.inst     0.220230                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.data     0.770228                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.427070                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.mmu.dtb_walker     0.116483                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.mmu.itb_walker     0.156823                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.inst     0.220230                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.data     0.770228                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.427070                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb_walker 73916.320594                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.mmu.itb_walker 70612.902597                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.inst 70045.575888                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.data 76158.226587                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 74335.501434                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb_walker 73916.320594                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.mmu.itb_walker 70612.902597                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.inst 70045.575888                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.data 76158.226587                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 74335.501434                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::switch_cpus1.data 47457.232867                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::total 47457.232867                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.replacements                48196                       # number of replacements (Count)
system.cpu1.l2cache.CleanEvict.mshrMisses::writebacks          190                       # number of CleanEvict MSHR misses (Count)
system.cpu1.l2cache.CleanEvict.mshrMisses::total          190                       # number of CleanEvict MSHR misses (Count)
system.cpu1.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu1.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.hits::switch_cpus1.data          322                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.hits::total          322                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.misses::switch_cpus1.data         4724                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.misses::total         4724                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.missLatency::switch_cpus1.data       595500                       # number of InvalidateReq miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.missLatency::total       595500                       # number of InvalidateReq miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.accesses::switch_cpus1.data         5046                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.accesses::total         5046                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.missRate::switch_cpus1.data     0.936187                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.missRate::total     0.936187                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.avgMissLatency::switch_cpus1.data   126.058425                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMissLatency::total   126.058425                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.mshrMisses::switch_cpus1.data         4724                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMisses::total         4724                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::switch_cpus1.data    203121000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::total    203121000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::switch_cpus1.data     0.936187                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::total     0.936187                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus1.data 42997.671465                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::total 42997.671465                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.hits::switch_cpus1.inst        82233                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.hits::total        82233                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.misses::switch_cpus1.inst        23225                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total        23225                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::switch_cpus1.inst   1859058500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total   1859058500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::switch_cpus1.inst       105458                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total       105458                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::switch_cpus1.inst     0.220230                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total     0.220230                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::switch_cpus1.inst 80045.575888                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 80045.575888                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::switch_cpus1.inst        23225                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total        23225                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus1.inst   1626808500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total   1626808500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::switch_cpus1.inst     0.220230                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total     0.220230                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus1.inst 70045.575888                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 70045.575888                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::switch_cpus1.data         2750                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total         2750                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::switch_cpus1.data        11528                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total        11528                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::switch_cpus1.data   1191734500                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total   1191734500                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::switch_cpus1.data        14278                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total        14278                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::switch_cpus1.data     0.807396                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.807396                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::switch_cpus1.data 103377.385496                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 103377.385496                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::switch_cpus1.data        11528                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total        11528                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::switch_cpus1.data   1076444500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total   1076444500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::switch_cpus1.data     0.807396                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.807396                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus1.data 93376.518043                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 93376.518043                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.dtb_walker         7145                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.itb_walker          828                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::total          7973                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.misses::switch_cpus1.mmu.dtb_walker          942                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::switch_cpus1.mmu.itb_walker          154                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::total         1096                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.missLatency::switch_cpus1.mmu.dtb_walker     79049174                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.missLatency::switch_cpus1.mmu.itb_walker     12414387                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.missLatency::total     91463561                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.dtb_walker         8087                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.itb_walker          982                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::total         9069                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.missRate::switch_cpus1.mmu.dtb_walker     0.116483                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::switch_cpus1.mmu.itb_walker     0.156823                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::total     0.120851                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.avgMissLatency::switch_cpus1.mmu.dtb_walker 83916.320594                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMissLatency::switch_cpus1.mmu.itb_walker 80612.902597                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMissLatency::total 83452.154197                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.mshrMisses::switch_cpus1.mmu.dtb_walker          942                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::switch_cpus1.mmu.itb_walker          154                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::total         1096                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::switch_cpus1.data        66763                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::total        66763                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.dtb_walker     69629174                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.itb_walker     10874387                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissLatency::total     80503561                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus1.data   3299037000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::total   3299037000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissRate::switch_cpus1.mmu.dtb_walker     0.116483                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.mshrMissRate::switch_cpus1.mmu.itb_walker     0.156823                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.mshrMissRate::total     0.120851                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.dtb_walker 73916.320594                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.itb_walker 70612.902597                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::total 73452.154197                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 49414.151551                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::total 49414.151551                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::switch_cpus1.data        13715                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total        13715                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::switch_cpus1.data        43665                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total        43665                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::switch_cpus1.data   3563606500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total   3563606500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::switch_cpus1.data        57380                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total        57380                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::switch_cpus1.data     0.760979                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.760979                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::switch_cpus1.data 81612.424138                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 81612.424138                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::switch_cpus1.data        43665                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total        43665                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus1.data   3126956500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total   3126956500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.760979                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.760979                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 71612.424138                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 71612.424138                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.hits::switch_cpus1.data         2187                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total         2187                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.misses::switch_cpus1.data         4761                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total         4761                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::switch_cpus1.data    212658500                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total    212658500                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::switch_cpus1.data         6948                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total         6948                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::switch_cpus1.data     0.685233                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total     0.685233                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::switch_cpus1.data 44666.771687                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 44666.771687                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::switch_cpus1.data         4761                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total         4761                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::switch_cpus1.data    165654000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total    165654000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::switch_cpus1.data     0.685233                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total     0.685233                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus1.data 34793.950851                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 34793.950851                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WriteReq.mshrUncacheable::switch_cpus1.data         2753                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WriteReq.mshrUncacheable::total         2753                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WritebackClean.hits::writebacks       104429                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.hits::total       104429                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.accesses::writebacks       104429                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackClean.accesses::total       104429                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.hits::writebacks        31302                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total        31302                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks        31302                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total        31302                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse        6354.308779                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs             348960                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs            85147                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs             4.098324                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick      2335636061000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks   488.441516                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.dtb_walker    85.657492                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.itb_walker     0.034310                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.inst  3034.553124                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.data  2745.622337                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.059624                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.dtb_walker     0.010456                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.itb_walker     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.inst     0.370429                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.data     0.335159                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.775672                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.tagAccesses          5747067                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses         5747067                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu1.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu1.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu1.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.readHits                        0                       # Read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # Read misses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # Write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     1                       # Write misses (Count)
system.cpu1.mmu.dtb.inserts                         1                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.dtb.flushedEntries                  1                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # Read accesses (Count)
system.cpu1.mmu.dtb.writeAccesses                   1                       # Write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.misses                          1                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.accesses                        1                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb_walker.walks                    1                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb_walker.walksLongDescriptor            1                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.dtb_walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::0            1    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::samples   -712991892                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::0   -712991892    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::total   -712991892                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pageSizes::4KiB            1    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.pageSizes::total            1                       # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.instHits                        0                       # Inst hits (Count)
system.cpu1.mmu.itb.instMisses                      0                       # Inst misses (Count)
system.cpu1.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.instAccesses                    0                       # Inst accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.l2_shared.instHits                  0                       # Inst hits (Count)
system.cpu1.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu1.mmu.l2_shared.writeMisses               1                       # Write misses (Count)
system.cpu1.mmu.l2_shared.inserts                   2                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.l2_shared.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.l2_shared.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.l2_shared.flushedEntries            2                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.l2_shared.writeAccesses             1                       # Write accesses (Count)
system.cpu1.mmu.l2_shared.instAccesses              0                       # Inst accesses (Count)
system.cpu1.mmu.l2_shared.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.l2_shared.misses                    1                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.l2_shared.accesses                  1                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu1.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu1.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu1.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu1.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_dtb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu1.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu1.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu1.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu1.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_itb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu1.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.pwrStateResidencyTicks::ON 2335635959500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF 9689980154000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadReq         119449                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadResp        290022                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadRespWithInvalidate            5                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteReq         10099                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteResp        10099                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty        76023                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackClean       104434                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict       539561                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq        30678                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp         9534                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq        23041                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp        14836                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq       105458                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq       665814                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanSharedReq          256                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateReq         7623                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateResp         5257                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       315350                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       468958                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.itb_walker.port::system.cpu1.l2cache.cpu_side_port         2143                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.dtb_walker.port::system.cpu1.l2cache.cpu_side_port        16954                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total            803405                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port     13433088                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7576667                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.itb_walker.port::system.cpu1.l2cache.cpu_side_port         7856                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.dtb_walker.port::system.cpu1.l2cache.cpu_side_port        64696                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total           21082307                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                    1219879                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic              3400824                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples      1476735                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.456202                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.498078                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0             803046     54.38%     54.38% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1             673689     45.62%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total        1476735                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy     353945423                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy    158274823                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy    181713821                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer2.occupancy      1164649                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer3.occupancy      8872212                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy     13856975                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests       346618                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests       164299                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops       672128                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops       672128                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 40294                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                40294                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                23632                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               23632                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          136                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.pci_host.pio          204                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio0.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio1.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio       122024                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart1.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart2.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart3.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_vio_block.pio         5404                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total       127852                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                   127852                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          272                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.pci_host.pio          323                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio0.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio1.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio       173020                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart1.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart2.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart3.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_vio_block.pio         4092                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total       177851                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    177851                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer12.occupancy             6438000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy             2875000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy             7470000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.llc.demandHits::switch_cpus0.mmu.dtb_walker        25545                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus0.mmu.itb_walker        11282                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus0.inst        98250                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus0.data       953778                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus1.mmu.dtb_walker          428                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus1.mmu.itb_walker           59                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus1.inst        10083                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus1.data         8860                       # number of demand (read+write) hits (Count)
system.llc.demandHits::total                  1108285                       # number of demand (read+write) hits (Count)
system.llc.overallHits::switch_cpus0.mmu.dtb_walker        25545                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus0.mmu.itb_walker        11282                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus0.inst        98250                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus0.data       953778                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus1.mmu.dtb_walker          428                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus1.mmu.itb_walker           59                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus1.inst        10083                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus1.data         8860                       # number of overall hits (Count)
system.llc.overallHits::total                 1108285                       # number of overall hits (Count)
system.llc.demandMisses::switch_cpus0.mmu.dtb_walker       448638                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus0.mmu.itb_walker        60985                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus0.inst      1285184                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus0.data    164885742                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus1.mmu.dtb_walker          499                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus1.mmu.itb_walker           79                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus1.inst        13142                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus1.data        32419                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::total              166726688                       # number of demand (read+write) misses (Count)
system.llc.overallMisses::switch_cpus0.mmu.dtb_walker       448638                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus0.mmu.itb_walker        60985                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus0.inst      1285184                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus0.data    164885742                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus1.mmu.dtb_walker          499                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus1.mmu.itb_walker           79                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus1.inst        13142                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus1.data        32419                       # number of overall misses (Count)
system.llc.overallMisses::total             166726688                       # number of overall misses (Count)
system.llc.demandMissLatency::switch_cpus0.mmu.dtb_walker  44599571553                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus0.mmu.itb_walker   6052458420                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus0.inst 118714069500                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus0.data 14557721857000                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus1.mmu.dtb_walker     50633946                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus1.mmu.itb_walker      8075563                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus1.inst   1201320000                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus1.data   3204611500                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::total      14731552597482                       # number of demand (read+write) miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus0.mmu.dtb_walker  44599571553                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus0.mmu.itb_walker   6052458420                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus0.inst 118714069500                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus0.data 14557721857000                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus1.mmu.dtb_walker     50633946                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus1.mmu.itb_walker      8075563                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus1.inst   1201320000                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus1.data   3204611500                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::total     14731552597482                       # number of overall miss ticks (Tick)
system.llc.demandAccesses::switch_cpus0.mmu.dtb_walker       474183                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus0.mmu.itb_walker        72267                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus0.inst      1383434                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus0.data    165839520                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus1.mmu.dtb_walker          927                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus1.mmu.itb_walker          138                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus1.inst        23225                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus1.data        41279                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::total            167834973                       # number of demand (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus0.mmu.dtb_walker       474183                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus0.mmu.itb_walker        72267                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus0.inst      1383434                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus0.data    165839520                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus1.mmu.dtb_walker          927                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus1.mmu.itb_walker          138                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus1.inst        23225                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus1.data        41279                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::total           167834973                       # number of overall (read+write) accesses (Count)
system.llc.demandMissRate::switch_cpus0.mmu.dtb_walker     0.946128                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus0.mmu.itb_walker     0.843884                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus0.inst     0.928981                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus0.data     0.994249                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus1.mmu.dtb_walker     0.538296                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus1.mmu.itb_walker     0.572464                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus1.inst     0.565856                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus1.data     0.785363                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::total             0.993397                       # miss rate for demand accesses (Ratio)
system.llc.overallMissRate::switch_cpus0.mmu.dtb_walker     0.946128                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus0.mmu.itb_walker     0.843884                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus0.inst     0.928981                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus0.data     0.994249                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus1.mmu.dtb_walker     0.538296                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus1.mmu.itb_walker     0.572464                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus1.inst     0.565856                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus1.data     0.785363                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::total            0.993397                       # miss rate for overall accesses (Ratio)
system.llc.demandAvgMissLatency::switch_cpus0.mmu.dtb_walker 99411.043097                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus0.mmu.itb_walker 99245.034353                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus0.inst 92371.263181                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus0.data 88289.755563                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus1.mmu.dtb_walker 101470.833667                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus1.mmu.itb_walker 102222.316456                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus1.inst 91410.744179                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus1.data 98849.794873                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::total   88357.495577                       # average overall miss latency in ticks ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus0.mmu.dtb_walker 99411.043097                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus0.mmu.itb_walker 99245.034353                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus0.inst 92371.263181                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus0.data 88289.755563                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus1.mmu.dtb_walker 101470.833667                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus1.mmu.itb_walker 102222.316456                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus1.inst 91410.744179                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus1.data 98849.794873                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::total  88357.495577                       # average overall miss latency ((Tick/Count))
system.llc.blockedCycles::no_mshrs                  0                       # number of cycles access was blocked (Cycle)
system.llc.blockedCycles::no_targets                0                       # number of cycles access was blocked (Cycle)
system.llc.blockedCauses::no_mshrs                  0                       # number of times access was blocked (Count)
system.llc.blockedCauses::no_targets                0                       # number of times access was blocked (Count)
system.llc.avgBlocked::no_mshrs                   nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llc.avgBlocked::no_targets                 nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llc.writebacks::writebacks            54834605                       # number of writebacks (Count)
system.llc.writebacks::total                 54834605                       # number of writebacks (Count)
system.llc.demandMshrHits::switch_cpus0.mmu.itb_walker            3                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus0.data           50                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus1.data           21                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::total                   89                       # number of demand (read+write) MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus0.mmu.itb_walker            3                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus0.inst            4                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus0.data           50                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus1.inst           11                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus1.data           21                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::total                  89                       # number of overall MSHR hits (Count)
system.llc.demandMshrMisses::switch_cpus0.mmu.dtb_walker       448638                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus0.mmu.itb_walker        60982                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus0.inst      1285180                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus0.data    164885692                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus1.mmu.dtb_walker          499                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus1.mmu.itb_walker           79                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus1.inst        13131                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus1.data        32398                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::total          166726599                       # number of demand (read+write) MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus0.mmu.dtb_walker       448638                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus0.mmu.itb_walker        60982                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus0.inst      1285180                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus0.data    164885692                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus1.mmu.dtb_walker          499                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus1.mmu.itb_walker           79                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus1.inst        13131                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus1.data        32398                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::total         166726599                       # number of overall MSHR misses (Count)
system.llc.overallMshrUncacheable::switch_cpus0.data       120950                       # number of overall MSHR uncacheable misses (Count)
system.llc.overallMshrUncacheable::switch_cpus1.data        69516                       # number of overall MSHR uncacheable misses (Count)
system.llc.overallMshrUncacheable::total       190466                       # number of overall MSHR uncacheable misses (Count)
system.llc.demandMshrMissLatency::switch_cpus0.mmu.dtb_walker  38977833634                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus0.mmu.itb_walker   5289892996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus0.inst 102648394925                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus0.data 12496647671537                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus1.mmu.dtb_walker     44396446                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus1.mmu.itb_walker      7088063                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus1.inst   1036544509                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus1.data   2797420020                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::total  12647449242130                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus0.mmu.dtb_walker  38977833634                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus0.mmu.itb_walker   5289892996                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus0.inst 102648394925                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus0.data 12496647671537                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus1.mmu.dtb_walker     44396446                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus1.mmu.itb_walker      7088063                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus1.inst   1036544509                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus1.data   2797420020                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::total 12647449242130                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrUncacheableLatency::switch_cpus0.data   2888187000                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.overallMshrUncacheableLatency::switch_cpus1.data   1662311014                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.overallMshrUncacheableLatency::total   4550498014                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.demandMshrMissRate::switch_cpus0.mmu.dtb_walker     0.946128                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus0.mmu.itb_walker     0.843843                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus0.inst     0.928978                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus0.data     0.994248                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus1.mmu.dtb_walker     0.538296                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus1.mmu.itb_walker     0.572464                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus1.inst     0.565382                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus1.data     0.784854                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::total         0.993396                       # mshr miss ratio for demand accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus0.mmu.dtb_walker     0.946128                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus0.mmu.itb_walker     0.843843                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus0.inst     0.928978                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus0.data     0.994248                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus1.mmu.dtb_walker     0.538296                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus1.mmu.itb_walker     0.572464                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus1.inst     0.565382                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus1.data     0.784854                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::total        0.993396                       # mshr miss ratio for overall accesses (Ratio)
system.llc.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb_walker 86880.365983                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus0.mmu.itb_walker 86745.154242                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus0.inst 79870.831265                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus0.data 75789.763926                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb_walker 88970.833667                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus1.mmu.itb_walker 89722.316456                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus1.inst 78938.733455                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus1.data 86345.454040                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::total 75857.417581                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb_walker 86880.365983                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus0.mmu.itb_walker 86745.154242                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus0.inst 79870.831265                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus0.data 75789.763926                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb_walker 88970.833667                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus1.mmu.itb_walker 89722.316456                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus1.inst 78938.733455                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus1.data 86345.454040                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::total 75857.417581                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::switch_cpus0.data 23879.181480                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::switch_cpus1.data 23912.639018                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::total 23891.392763                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.replacements                     217735791                       # number of replacements (Count)
system.llc.CleanEvict.mshrMisses::writebacks       771150                       # number of CleanEvict MSHR misses (Count)
system.llc.CleanEvict.mshrMisses::total        771150                       # number of CleanEvict MSHR misses (Count)
system.llc.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llc.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llc.InvalidateReq.hits::switch_cpus0.data       727501                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.hits::switch_cpus1.data          637                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.hits::total           728138                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.misses::switch_cpus0.data     50909908                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.misses::switch_cpus1.data         3990                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.misses::total       50913898                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.missLatency::switch_cpus0.data       138000                       # number of InvalidateReq miss ticks (Tick)
system.llc.InvalidateReq.missLatency::switch_cpus1.data       104000                       # number of InvalidateReq miss ticks (Tick)
system.llc.InvalidateReq.missLatency::total       242000                       # number of InvalidateReq miss ticks (Tick)
system.llc.InvalidateReq.accesses::switch_cpus0.data     51637409                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.accesses::switch_cpus1.data         4627                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.accesses::total     51642036                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.missRate::switch_cpus0.data     0.985911                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.missRate::switch_cpus1.data     0.862330                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.missRate::total     0.985900                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.avgMissLatency::switch_cpus0.data     0.002711                       # average InvalidateReq miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMissLatency::switch_cpus1.data    26.065163                       # average InvalidateReq miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMissLatency::total     0.004753                       # average InvalidateReq miss latency ((Tick/Count))
system.llc.InvalidateReq.mshrMisses::switch_cpus0.data     50909908                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMisses::switch_cpus1.data         3990                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMisses::total     50913898                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMissLatency::switch_cpus0.data 1102518929000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissLatency::switch_cpus1.data     86805500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissLatency::total 1102605734500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissRate::switch_cpus0.data     0.985911                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMissRate::switch_cpus1.data     0.862330                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMissRate::total     0.985900                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.avgMshrMissLatency::switch_cpus0.data 21656.274236                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMshrMissLatency::switch_cpus1.data 21755.764411                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMshrMissLatency::total 21656.282033                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.hits::switch_cpus0.data       522213                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.hits::switch_cpus1.data         1192                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.hits::total               523405                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.misses::switch_cpus0.data      2397237                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.misses::switch_cpus1.data         9476                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.misses::total            2406713                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.missLatency::switch_cpus0.data 240208105500                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.missLatency::switch_cpus1.data    918174000                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.missLatency::total  241126279500                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.accesses::switch_cpus0.data      2919450                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.accesses::switch_cpus1.data        10668                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.accesses::total          2930118                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.missRate::switch_cpus0.data     0.821126                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.missRate::switch_cpus1.data     0.888264                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.missRate::total         0.821371                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.avgMissLatency::switch_cpus0.data 100202.068256                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.avgMissLatency::switch_cpus1.data 96894.681300                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.avgMissLatency::total 100189.046014                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.mshrMisses::switch_cpus0.data      2397237                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMisses::switch_cpus1.data         9476                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMisses::total        2406713                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMissLatency::switch_cpus0.data 210242642002                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissLatency::switch_cpus1.data    799721006                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissLatency::total 211042363008                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissRate::switch_cpus0.data     0.821126                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.mshrMissRate::switch_cpus1.data     0.888264                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.mshrMissRate::total     0.821371                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.avgMshrMissLatency::switch_cpus0.data 87702.067840                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.avgMshrMissLatency::switch_cpus1.data 84394.365344                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.avgMshrMissLatency::total 87689.044356                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadReq.mshrUncacheable::switch_cpus0.data       105712                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheable::switch_cpus1.data        66763                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheable::total       172475                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheableLatency::switch_cpus0.data   2888187000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.mshrUncacheableLatency::switch_cpus1.data   1662311014                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.mshrUncacheableLatency::total   4550498014                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 27321.278568                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 24898.686608                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadReq.avgMshrUncacheableLatency::total 26383.522331                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadSharedReq.hits::switch_cpus0.mmu.dtb_walker        25545                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus0.mmu.itb_walker        11282                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus0.inst        98250                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus0.data       431565                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus1.mmu.dtb_walker          428                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus1.mmu.itb_walker           59                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus1.inst        10083                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus1.data         7668                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::total           584880                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.misses::switch_cpus0.mmu.dtb_walker       448638                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus0.mmu.itb_walker        60985                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus0.inst      1285184                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus0.data    162488505                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus1.mmu.dtb_walker          499                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus1.mmu.itb_walker           79                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus1.inst        13142                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus1.data        22943                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::total      164319975                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.missLatency::switch_cpus0.mmu.dtb_walker  44599571553                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus0.mmu.itb_walker   6052458420                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus0.inst 118714069500                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus0.data 14317513751500                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus1.mmu.dtb_walker     50633946                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus1.mmu.itb_walker      8075563                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus1.inst   1201320000                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus1.data   2286437500                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::total 14490426317982                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.accesses::switch_cpus0.mmu.dtb_walker       474183                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus0.mmu.itb_walker        72267                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus0.inst      1383434                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus0.data    162920070                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus1.mmu.dtb_walker          927                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus1.mmu.itb_walker          138                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus1.inst        23225                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus1.data        30611                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::total    164904855                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.missRate::switch_cpus0.mmu.dtb_walker     0.946128                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus0.mmu.itb_walker     0.843884                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus0.inst     0.928981                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus0.data     0.997351                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus1.mmu.dtb_walker     0.538296                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus1.mmu.itb_walker     0.572464                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus1.inst     0.565856                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus1.data     0.749502                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::total     0.996453                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.dtb_walker 99411.043097                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.itb_walker 99245.034353                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus0.inst 92371.263181                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus0.data 88114.009982                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.dtb_walker 101470.833667                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.itb_walker 102222.316456                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus1.inst 91410.744179                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus1.data 99657.302881                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::total 88184.204738                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.mshrHits::switch_cpus0.mmu.itb_walker            3                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus0.inst            4                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus0.data           50                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus1.inst           11                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus1.data           21                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::total           89                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus0.mmu.dtb_walker       448638                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus0.mmu.itb_walker        60982                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus0.inst      1285180                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus0.data    162488455                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus1.mmu.dtb_walker          499                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus1.mmu.itb_walker           79                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus1.inst        13131                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus1.data        22922                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::total    164319886                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.dtb_walker  38977833634                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.itb_walker   5289892996                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus0.inst 102648394925                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus0.data 12286405029535                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.dtb_walker     44396446                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.itb_walker      7088063                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus1.inst   1036544509                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus1.data   1997699014                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::total 12436406879122                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.dtb_walker     0.946128                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.itb_walker     0.843843                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus0.inst     0.928978                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.997351                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.dtb_walker     0.538296                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.itb_walker     0.572464                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus1.inst     0.565382                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.748816                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::total     0.996453                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.dtb_walker 86880.365983                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.itb_walker 86745.154242                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus0.inst 79870.831265                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 75614.018421                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.dtb_walker 88970.833667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.itb_walker 89722.316456                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus1.inst 78938.733455                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 87152.037955                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::total 75684.125530                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.hits::switch_cpus0.data        14691                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.hits::switch_cpus1.data          913                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.hits::total               15604                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.misses::switch_cpus0.data         3158                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.misses::switch_cpus1.data         2228                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.misses::total              5386                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.missLatency::switch_cpus0.data    110260000                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.missLatency::switch_cpus1.data      1114500                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.missLatency::total    111374500                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.accesses::switch_cpus0.data        17849                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.accesses::switch_cpus1.data         3141                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.accesses::total           20990                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.missRate::switch_cpus0.data     0.176929                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.missRate::switch_cpus1.data     0.709328                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.missRate::total        0.256598                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.avgMissLatency::switch_cpus0.data 34914.502850                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMissLatency::switch_cpus1.data   500.224417                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMissLatency::total 20678.518381                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.mshrMisses::switch_cpus0.data         3158                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMisses::switch_cpus1.data         2228                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMisses::total          5386                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMissLatency::switch_cpus0.data     99334500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissLatency::switch_cpus1.data     51894500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissLatency::total    151229000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissRate::switch_cpus0.data     0.176929                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.mshrMissRate::switch_cpus1.data     0.709328                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.mshrMissRate::total     0.256598                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 31454.876504                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMshrMissLatency::switch_cpus1.data 23291.965889                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMshrMissLatency::total 28078.165615                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.WriteReq.mshrUncacheable::switch_cpus0.data        15238                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WriteReq.mshrUncacheable::switch_cpus1.data         2753                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WriteReq.mshrUncacheable::total        17991                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WritebackDirty.hits::writebacks     56319538                       # number of WritebackDirty hits (Count)
system.llc.WritebackDirty.hits::total        56319538                       # number of WritebackDirty hits (Count)
system.llc.WritebackDirty.accesses::writebacks     56319538                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llc.WritebackDirty.accesses::total     56319538                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llc.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.llc.tags.tagsInUse                26384.810788                       # Average ticks per tags in use ((Tick/Count))
system.llc.tags.totalRefs                   386706141                       # Total number of references to valid blocks. (Count)
system.llc.tags.sampledRefs                 218495528                       # Sample count of references to valid blocks. (Count)
system.llc.tags.avgRefs                      1.769858                       # Average number of references to valid blocks. ((Count/Count))
system.llc.tags.warmupTick               2335636048000                       # The tick when the warmup percentage was hit. (Tick)
system.llc.tags.occupancies::writebacks   5025.475736                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus0.mmu.dtb_walker    62.537605                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus0.mmu.itb_walker     6.247646                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus0.inst   205.119901                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus0.data 21059.978186                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus1.mmu.dtb_walker     0.340368                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus1.mmu.itb_walker     0.042706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus1.inst    11.240974                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus1.data    13.827665                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.avgOccs::writebacks          0.153365                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus0.mmu.dtb_walker     0.001908                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus0.mmu.itb_walker     0.000191                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus0.inst     0.006260                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus0.data     0.642700                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus1.mmu.dtb_walker     0.000010                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus1.mmu.itb_walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus1.inst     0.000343                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus1.data     0.000422                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::total               0.805201                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.tagAccesses                7232802024                       # Number of tag accesses (Count)
system.llc.tags.dataAccesses               7232802024                       # Number of data accesses (Count)
system.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples  54834510.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.dtb_walker::samples    448637.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.itb_walker::samples     60982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.inst::samples   1285180.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.data::samples 164818709.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.dtb_walker::samples       499.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.itb_walker::samples        79.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.inst::samples     13131.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.data::samples     32385.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.007983763750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds      3387637                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds      3387637                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState           373827676                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState           51603082                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                   166726579                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                   54834605                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                 166726579                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                 54834605                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  66977                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                    95                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.56                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      20.98                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6             166726579                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6             54834605                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0               111149699                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                34612982                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                19788518                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                 1077132                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   29524                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    1534                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     163                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      46                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  76838                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  90750                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                1015428                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                2150550                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                3099583                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                3347484                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                3471572                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                3575381                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                3722844                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                3712377                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                4289272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                3813624                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                3636791                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                3705462                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                3871581                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                3649204                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                4109407                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                3428629                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  25351                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  12399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                   6347                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                   4491                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                   3238                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                   2583                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   2310                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   1880                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                   1630                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                   1538                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   1285                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   1099                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                    886                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                    758                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    365                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    278                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    237                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    124                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples      3387637                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      49.196417                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    783.455825                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047      3379373     99.76%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-4095         1493      0.04%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-6143         1132      0.03%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-8191          993      0.03%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-10239         1092      0.03%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-12287          773      0.02%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-14335         1058      0.03%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-16383          232      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-18431           62      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-20479           60      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-22527           70      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22528-24575           56      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-26623           59      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-28671           72      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-30719          137      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-32767          168      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-34815          207      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34816-36863          198      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36864-38911          192      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38912-40959          153      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40960-43007           53      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::43008-45055            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total       3387637                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples      3387637                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.186655                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.138684                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.733400                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-19       3341510     98.64%     98.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-23         17408      0.51%     99.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-27         12238      0.36%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-31          6076      0.18%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-35          3190      0.09%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-39          3252      0.10%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-43          1843      0.05%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-47           326      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-51           522      0.02%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-55           204      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-59           165      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-63           170      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-67           182      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-71           126      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-75            84      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76-79           113      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-83            73      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::84-87            47      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::88-91            47      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::92-95            15      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-99             7      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::100-103            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::104-107            5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::108-111            5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-115            6      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::116-119            6      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::120-123            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-147            5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::148-151            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::156-159            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::172-175            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total       3387637                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 4286528                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys             10670501056                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys           3509414720                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              887314292.69734108                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              291828267.83072829                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  9685323077500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      43713.99                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.dtb_walker     28712768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.itb_walker      3902848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.inst     82251520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.data  10548397376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.dtb_walker        31936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.itb_walker         5056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.inst       840384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.data      2072640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks   3509408640                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.dtb_walker 2387633.841709527187                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.itb_walker 324544.535861131386                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.inst 6839692.804401443340                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.data 877160660.746382117271                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.dtb_walker 2655.664350049270                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.itb_walker 420.435838985756                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.inst 69882.822806607131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.data 172352.084120933054                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 291827762.243327021599                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.dtb_walker       448638                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.itb_walker        60982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.inst      1285180                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.data    164885682                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.dtb_walker          499                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.itb_walker           79                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.inst        13131                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.data        32388                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks     54834605                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.dtb_walker  18703472378                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.itb_walker   2556383888                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.inst  42895467660                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.data 5336437079957                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.dtb_walker     22264687                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.itb_walker      3566240                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.inst    458018080                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.data   1369389579                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 237719345579892                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.dtb_walker     41689.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.itb_walker     41920.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.inst     33377.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.data     32364.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.dtb_walker     44618.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.itb_walker     45142.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.inst     34880.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.data     42280.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   4335206.67                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.dtb_walker     28712832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.itb_walker      3902848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.inst     82251520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.data  10552683648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.dtb_walker        31936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.itb_walker         5056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.inst       840384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.data      2072832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total    10670501056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus0.inst     82251520                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus1.inst       840384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total     83091904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks   3509414720                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total   3509414720                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.dtb_walker       448638                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.itb_walker        60982                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.inst      1285180                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.data    164885682                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.dtb_walker          499                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.itb_walker           79                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.inst        13131                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.data        32388                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total       166726579                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks     54834605                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total       54834605                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.dtb_walker      2387639                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.itb_walker       324545                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.inst      6839693                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.data    877517089                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.dtb_walker         2656                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.itb_walker          420                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.inst        69883                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.data       172368                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         887314293                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus0.inst      6839693                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus1.inst        69883                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       6909576                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    291828268                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        291828268                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    291828268                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.dtb_walker      2387639                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.itb_walker       324545                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.inst      6839693                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.data    877517089                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.dtb_walker         2656                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.itb_walker          420                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.inst        69883                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.data       172368                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1179142561                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts            166659602                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts            54834510                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0     10503741                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1     10502232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2     10405865                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3     10619454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4     10490027                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5     10623516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6     10703240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7     10576229                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8     10389479                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9     10208312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10     10146626                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11     10076276                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12     10140686                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13     10440250                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14     10498458                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15     10335211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0      3625960                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1      3518244                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2      3339596                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3      3354883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4      3341305                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5      3353151                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6      3486185                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7      3554379                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8      3467974                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9      3341111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10      3365068                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11      3348562                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12      3381551                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13      3334393                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14      3478922                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15      3543226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            2277578104969                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat          833298010000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       5402445642469                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13666.05                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32416.05                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits           150424992                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits           46101495                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.26                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           84.07                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     24967625                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   567.760176                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   344.470335                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   417.852388                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      6320309     25.31%     25.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255      2888763     11.57%     36.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383      1253034      5.02%     41.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511      1022662      4.10%     46.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639      1222418      4.90%     50.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767       842416      3.37%     54.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895       984555      3.94%     58.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023      1783328      7.14%     65.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151      8650140     34.65%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     24967625                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead           10666214528                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten         3509408640                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              886.957843                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              291.827762                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    9.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                6.93                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.73                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy     88735241700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy     47163899475                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   602789530560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  143934729660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 764630599200.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 2246028608190                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1829559866880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  5722842475665                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   475.887674                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 4705589332021                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 323447800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 4660943021979                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy     89533600800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy     47588237400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   587160027720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  142301412540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 764630599200.000122                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 2361616123170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1732223012160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  5725053012990                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   476.071493                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 4452193109110                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF 323447800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 4914339244890                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq               308883                       # Transaction distribution (Count)
system.membus.transDist::ReadResp           164628769                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               43761                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              43761                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty      54834605                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict         162318007                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq             13404                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2407560                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2406693                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq      164319886                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq       50914291                       # Transaction distribution (Count)
system.membus.pktCount_system.llc.mem_side_port::system.bridge.cpu_side_port       127852                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.generic_timer_mem.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.generic_timer_mem.frames0.pio       523430                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.gic.pio        54000                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.mem_ctrls.port    601534332                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::total    602239620                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               602239620                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.llc.mem_side_port::system.bridge.cpu_side_port       177851                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.generic_timer_mem.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.generic_timer_mem.frames0.pio      1046860                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.gic.pio       107988                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.mem_ctrls.port  14179915776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::total  14181248487                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total              14181248487                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             9258                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          217845607                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                217845607    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            217845607                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             9313000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer10.occupancy          191949186                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy           33094967                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy       760268560348                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       875390322713                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests      434807755                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests    217622695                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_vio_block.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles             19356058981                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded            17756160718                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded         9756107                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued           17748184147                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued       5998698                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined    503658826                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined    338808373                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved       448733                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples  19157918131                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      0.926415                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     1.675348                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0      13113526662     68.45%     68.45% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1       1430152782      7.47%     75.91% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2       1421874387      7.42%     83.34% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3       1364203485      7.12%     90.46% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4        731544017      3.82%     94.28% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5        518564309      2.71%     96.98% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6        290500898      1.52%     98.50% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7        180743593      0.94%     99.44% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8        106807998      0.56%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total  19157918131                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu       62716549     28.30%     28.30% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult       6818998      3.08%     31.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv         202303      0.09%     31.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd            0      0.00%     31.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%     31.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt            0      0.00%     31.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult         1500      0.00%     31.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc       144136      0.07%     31.53% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%     31.53% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc      2812374      1.27%     32.80% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     32.80% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd            18      0.00%     32.80% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     32.80% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu       1689868      0.76%     33.57% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp        315055      0.14%     33.71% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt           431      0.00%     33.71% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc      1069798      0.48%     34.19% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     34.19% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     34.19% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift      1384725      0.62%     34.82% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     34.82% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     34.82% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     34.82% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd         1469      0.00%     34.82% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     34.82% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp         8588      0.00%     34.82% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     34.82% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     34.82% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     34.82% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult          256      0.00%     34.82% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc       419950      0.19%     35.01% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     35.01% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     35.01% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     35.01% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     35.01% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     35.01% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     35.01% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     35.01% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     35.01% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     35.01% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     35.01% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     35.01% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     35.01% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     35.01% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     35.01% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     35.01% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead      92499802     41.74%     76.75% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite     51527238     23.25%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass      9542391      0.05%      0.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu  10551269228     59.45%     59.50% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult     64658280      0.36%     59.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv      8996948      0.05%     59.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd      8683775      0.05%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp       192096      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt        47982      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult      1818500      0.01%     59.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc   1256418125      7.08%     67.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv         3007      0.00%     67.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc     43405639      0.24%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd      7189080      0.04%     67.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu     15739921      0.09%     67.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp     42457663      0.24%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt     10616390      0.06%     67.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc     16077122      0.09%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift      5696080      0.03%     67.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     67.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     67.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd      3649313      0.02%     67.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp      1826534      0.01%     67.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv      4827500      0.03%     67.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult      3667200      0.02%     67.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc      3735268      0.02%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead   4274475909     24.08%     92.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite   1413190196      7.96%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total  17748184147                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                0.916932                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                  221613058                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.012487                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads     47913030842                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites    14831826965                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses  14152764476                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads      6968867339                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites     3438277503                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses   3407796111                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses        14468778077                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses         3491476737                       # Number of vector alu accesses (Count)
system.switch_cpus0.numInsts              17682161511                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts           4249206162                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts         50415537                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                   58264068                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                5654934684                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches            2445004280                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts          1405728522                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  0.913521                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.timesIdled                2370645                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles              198140850                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.quiesceCycles            14592679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus0.committedInsts        15052808241                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps          17262257999                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      1.285877                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 1.285877                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      0.777679                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 0.777679                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads       16897410477                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites       9675019801                       # Number of integer regfile writes (Count)
system.switch_cpus0.vecRegfileReads        8024912596                       # number of vector regfile reads (Count)
system.switch_cpus0.ccRegfileReads         4983112221                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites        4943655993                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads      37804477672                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites      1305166878                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads   4159106127                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores   1424117615                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads    110399378                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores     44767086                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups     2572389057                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted   1884873411                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect     37098629                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups   1352692757                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBHits     1319905298                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.975761                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed      241143337                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect       207944                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups     73588143                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits     72432674                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses      1155469                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted       110930                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts    507883578                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls      9307374                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts     28252478                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples  19079135375                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     0.907586                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     2.031123                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0  14237331781     74.62%     74.62% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1   1543912874      8.09%     82.71% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2    704187642      3.69%     86.41% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3    501563422      2.63%     89.03% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4    643570839      3.37%     92.41% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5    316818972      1.66%     94.07% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6    101307278      0.53%     94.60% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7    150784524      0.79%     95.39% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8    879658043      4.61%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total  19079135375                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted  15106506562                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted   17315956320                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs         5491454628                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads           4110064126                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos               4404296                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars            5530196                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches        2386677033                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions   3403127169                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer        14395629523                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls    235123522                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass      8907927      0.05%      0.05% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu  10326282981     59.63%     59.69% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult     62020790      0.36%     60.04% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv      8433032      0.05%     60.09% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd      8683668      0.05%     60.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp       175759      0.00%     60.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt        45951      0.00%     60.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult      1818191      0.01%     60.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc   1256414130      7.26%     67.41% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv         3007      0.00%     67.41% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc     38326573      0.22%     67.63% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     67.63% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd      7049027      0.04%     67.67% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.67% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu     15491950      0.09%     67.76% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp     40878281      0.24%     68.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt     10600008      0.06%     68.06% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc     16037917      0.09%     68.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     68.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift      5682000      0.03%     68.18% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.18% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     68.18% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     68.18% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd      3643000      0.02%     68.21% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.21% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp      1818000      0.01%     68.22% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.22% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      4827500      0.03%     68.24% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.24% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult      3651000      0.02%     68.27% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc      3711000      0.02%     68.29% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.29% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.29% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.29% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.29% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.29% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.29% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     68.29% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     68.29% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.29% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.29% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.29% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.29% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.29% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.29% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.29% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead   4110064126     23.74%     92.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite   1381390502      7.98%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total  17315956320                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples    879658043                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles      2048544511                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles  13903164218                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles       2497221755                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles    680157664                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles      28829976                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved   1307534319                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred      9607904                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts   18060008172                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts     37595612                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles   1858739757                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts           16117456925                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches         2572389057                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches   1633481309                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles          17241508295                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles       76551075                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles          11010634                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles      1408575                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingDrainCycles           31                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles      6961395                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles         3764                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.icacheWaitRetryStallCycles        10143                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus0.fetch.cacheLines       1723629122                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes      8656778                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes           19363                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples  19157918131                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     0.962140                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     2.365903                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0     15845621808     82.71%     82.71% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1       283425508      1.48%     84.19% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2       335925510      1.75%     85.94% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3       323387541      1.69%     87.63% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4       288662240      1.51%     89.14% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5       296663114      1.55%     90.69% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6       138733424      0.72%     91.41% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7       127200580      0.66%     92.07% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8      1518298406      7.93%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total  19157918131                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.132898                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               0.832683                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.iew.squashCycles         28829976                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.iew.blockCycles         258641625                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.iew.unblockCycles      1624333453                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.iew.dispatchedInsts   17824180893                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.iew.dispSquashedInsts     32334001                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.iew.dispLoadInsts      4159106127                       # Number of dispatched load instructions (Count)
system.switch_cpus0.iew.dispStoreInsts     1424117615                       # Number of dispatched store instructions (Count)
system.switch_cpus0.iew.dispNonSpecInsts      9408424                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iew.iqFullEvents          3051580                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.iew.lsqFullEvents      1620299574                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.iew.memOrderViolationEvents       626412                       # Number of memory order violations (Count)
system.switch_cpus0.iew.predictedTakenIncorrect     11734991                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.iew.predictedNotTakenIncorrect     19117233                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.iew.branchMispredicts     30852224                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.iew.instsToCommit     17563033741                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.iew.writebackCount    17560560587                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.iew.producerInst      10556555596                       # Number of instructions producing a value (Count)
system.switch_cpus0.iew.consumerInst      16465701569                       # Number of instructions consuming a value (Count)
system.switch_cpus0.iew.wbRate               0.907238                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.iew.wbFanout             0.641124                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.lsq0.forwLoads           93374826                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads       49042001                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses        27903                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation       626412                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores      42727113                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads     45590217                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache      52307478                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.lsq0.loadToUse::samples   4110023898                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::mean    50.023373                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::stdev   103.267800                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::0-9    3127236946     76.09%     76.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::10-19     31726144      0.77%     76.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::20-29     15827450      0.39%     77.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::30-39      2628210      0.06%     77.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::40-49      1870342      0.05%     77.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::50-59      1532983      0.04%     77.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::60-69      1552272      0.04%     77.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::70-79     13470764      0.33%     77.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::80-89      3750132      0.09%     77.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::90-99      1215249      0.03%     77.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::100-109     27560642      0.67%     78.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::110-119      7676994      0.19%     78.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::120-129      2161347      0.05%     78.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::130-139     88896671      2.16%     80.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::140-149      3411135      0.08%     81.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::150-159      4920263      0.12%     81.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::160-169     28002529      0.68%     81.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::170-179      9813231      0.24%     82.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::180-189     12558331      0.31%     82.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::190-199    575659404     14.01%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::200-209     27474207      0.67%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::210-219      2587588      0.06%     97.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::220-229     18717156      0.46%     97.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::230-239      3362156      0.08%     97.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::240-249      8874062      0.22%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::250-259     17294230      0.42%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::260-269       620236      0.02%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::270-279       372617      0.01%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::280-289       319242      0.01%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::290-299       402340      0.01%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::overflows     68529025      1.67%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::max_value         5728                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::total   4110023898                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.mmu.alignFaults                33                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.prefetchFaults            140                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus0.mmu.domainFaults                0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus0.mmu.permsFaults            909248                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.dtb.readHits       4184585687                       # Read hits (Count)
system.switch_cpus0.mmu.dtb.readMisses       13195206                       # Read misses (Count)
system.switch_cpus0.mmu.dtb.writeHits      1406506887                       # Write hits (Count)
system.switch_cpus0.mmu.dtb.writeMisses       3623447                       # Write misses (Count)
system.switch_cpus0.mmu.dtb.inserts           3934445                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.dtb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.dtb.flushTlbMvaAsid         1029                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.dtb.flushTlbAsid           14                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.dtb.flushedEntries          561                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.dtb.readAccesses   4197780893                       # Read accesses (Count)
system.switch_cpus0.mmu.dtb.writeAccesses   1410130334                       # Write accesses (Count)
system.switch_cpus0.mmu.dtb.hits           5591092574                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.dtb.misses           16818653                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.dtb.accesses       5607911227                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.dtb_walker.walks     15611127                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.dtb_walker.walksLongDescriptor     15611127                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2        45511                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3      2681548                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb_walker.squashedBefore     12736888                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::samples      2874239                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::mean 10817.394448                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::stdev 108363.134136                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::0-262143      2842591     98.90%     98.90% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::262144-524287         8539      0.30%     99.20% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::524288-786431         6673      0.23%     99.43% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::786432-1.04858e+06         4826      0.17%     99.60% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::1.04858e+06-1.31072e+06         3633      0.13%     99.72% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::1.31072e+06-1.57286e+06         3688      0.13%     99.85% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::1.57286e+06-1.83501e+06         3430      0.12%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::1.83501e+06-2.09715e+06          848      0.03%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::2.09715e+06-2.3593e+06           11      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::total      2874239                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::samples     15270262                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::mean 35751.964046                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::gmean 16329.072047                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::stdev 90604.680396                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::0-262143     15115643     98.99%     98.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::262144-524287        99537      0.65%     99.64% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::524288-786431        13858      0.09%     99.73% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::786432-1.04858e+06        10564      0.07%     99.80% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::1.04858e+06-1.31072e+06         6936      0.05%     99.84% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::1.31072e+06-1.57286e+06         5698      0.04%     99.88% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::1.57286e+06-1.83501e+06        12349      0.08%     99.96% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::1.83501e+06-2.09715e+06         5416      0.04%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::2.09715e+06-2.3593e+06          261      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::total     15270262                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::samples 9645842228812                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::mean     0.378065                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::stdev     0.878890                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::0-3 9611117323812     99.64%     99.64% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::4-7  10670536500      0.11%     99.75% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::8-11  10961212500      0.11%     99.86% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::12-15   8971258500      0.09%     99.96% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::16-19    578973500      0.01%     99.96% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::20-23   2635729000      0.03%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::24-27    246162000      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::28-31    659539000      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::32-35      1014500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::36-39       479500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::total 9645842228812                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pageSizes::4KiB      2681548     98.33%     98.33% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb_walker.pageSizes::2MiB        45511      1.67%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb_walker.pageSizes::total      2727059                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Requested::Data     15611127                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Requested::total     15611127                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Completed::Data      2727059                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Completed::total      2727059                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin::total     18338186                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.instHits       1724305750                       # Inst hits (Count)
system.switch_cpus0.mmu.itb.instMisses         282804                       # Inst misses (Count)
system.switch_cpus0.mmu.itb.inserts            275795                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.itb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.itb.flushTlbMvaAsid         1029                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.itb.flushTlbAsid           14                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.itb.flushedEntries          494                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.itb.instAccesses   1724588554                       # Inst accesses (Count)
system.switch_cpus0.mmu.itb.hits           1724305750                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.itb.misses             282804                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.itb.accesses       1724588554                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.itb_walker.walks        90659                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.itb_walker.walksLongDescriptor        90659                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level2         6470                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level3        77180                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.itb_walker.squashedBefore         5159                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::samples        85500                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::mean  5735.502924                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::stdev 33620.092779                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::0-65535        82471     96.46%     96.46% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::65536-131071         2078      2.43%     98.89% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::131072-196607           51      0.06%     98.95% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::196608-262143          354      0.41%     99.36% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::262144-327679          369      0.43%     99.79% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::327680-393215          151      0.18%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::393216-458751            6      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::458752-524287            9      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::524288-589823           11      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::total        85500                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::samples        88809                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::mean 101982.040109                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::gmean 68920.004331                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::stdev 80322.353046                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::0-65535        28021     31.55%     31.55% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::65536-131071        49684     55.94%     87.50% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::131072-196607         5225      5.88%     93.38% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::196608-262143         1356      1.53%     94.91% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::262144-327679         1701      1.92%     96.82% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::327680-393215         1624      1.83%     98.65% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::393216-458751          899      1.01%     99.66% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::458752-524287          182      0.20%     99.87% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::524288-589823           53      0.06%     99.93% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::589824-655359           38      0.04%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::655360-720895           26      0.03%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::total        88809                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::samples 1300617975684                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::mean     0.682980                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::stdev     0.465507                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::0 412435729580     31.71%     31.71% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::1 888071305104     68.28%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::2    108794000      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::3      1999500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::4       147500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::total 1300617975684                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pageSizes::4KiB        77180     92.27%     92.27% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb_walker.pageSizes::2MiB         6470      7.73%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb_walker.pageSizes::total        83650                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Requested::Inst        90659                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Requested::total        90659                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Completed::Inst        83650                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Completed::total        83650                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin::total       174309                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.l2_shared.partialHits     15242076                       # partial translation hits (Count)
system.switch_cpus0.mmu.l2_shared.instHits       272368                       # Inst hits (Count)
system.switch_cpus0.mmu.l2_shared.instMisses        10436                       # Inst misses (Count)
system.switch_cpus0.mmu.l2_shared.readHits     12778690                       # Read hits (Count)
system.switch_cpus0.mmu.l2_shared.readMisses       416516                       # Read misses (Count)
system.switch_cpus0.mmu.l2_shared.writeHits      3590549                       # Write hits (Count)
system.switch_cpus0.mmu.l2_shared.writeMisses        32898                       # Write misses (Count)
system.switch_cpus0.mmu.l2_shared.inserts      2841029                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.l2_shared.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.l2_shared.flushTlbMvaAsid         1029                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.l2_shared.flushTlbAsid           14                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.l2_shared.flushedEntries         6013                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.l2_shared.readAccesses     13195206                       # Read accesses (Count)
system.switch_cpus0.mmu.l2_shared.writeAccesses      3623447                       # Write accesses (Count)
system.switch_cpus0.mmu.l2_shared.instAccesses       282804                       # Inst accesses (Count)
system.switch_cpus0.mmu.l2_shared.hits       16641607                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.l2_shared.misses       459850                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.l2_shared.accesses     17101457                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus0.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus0.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus0.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.stage2_dtb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus0.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus0.mmu.stage2_dtb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus0.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.stage2_itb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus0.mmu.stage2_itb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions           31                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples           15                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 486423019.066667                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 990967340.825755                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::underflows            2     13.33%     13.33% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           13     86.67%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value          501                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value   3980328180                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total           15                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 9678987435964                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED   7296345286                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 2339332332250                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles      28829976                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles      2111927364                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles     1950383898                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles    393996499                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles       3113422438                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles  11559357950                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts   17983481114                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents       432801                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents      50952560                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents   10489064689                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents    1009222056                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.renamedOperands  21617565891                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups        35955497497                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups     17165819472                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.vecLookups      4059260873                       # Number of vector rename lookups (Count)
system.switch_cpus0.rename.committedMaps  20828459248                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps       789106643                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing       15437284                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing       737572                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts       1864677160                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads             36022673298                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes            35726845105                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts     15052808241                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps       17262257999                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                38786797                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded               30286243                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded          389937                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued              30701200                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued         23659                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined      1577903                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined       945776                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved        15472                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples     36769911                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      0.834954                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     1.559456                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0         24726580     67.25%     67.25% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1          4624399     12.58%     79.82% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2          2667892      7.26%     87.08% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3          1623300      4.41%     91.49% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4          1289762      3.51%     95.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5          1011715      2.75%     97.75% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6           344259      0.94%     98.69% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7           268092      0.73%     99.42% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8           213912      0.58%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total     36769911                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu         151757     13.85%     13.85% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult         50787      4.64%     18.48% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv         111734     10.20%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            5      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd             0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu             0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp             0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt             0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%     28.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead        428476     39.10%     67.79% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite       352965     32.21%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass         2405      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu     20818739     67.81%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult       108102      0.35%     68.17% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv        31681      0.10%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     68.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc          791      0.00%     68.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     68.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd          561      0.00%     68.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu          761      0.00%     68.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp         1277      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc          777      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead      5781287     18.83%     87.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite      3954819     12.88%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total     30701200                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                0.791537                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                    1095724                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.035690                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads        99269407                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites       32251471                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses     30003043                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads           22287                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites          14513                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses        10146                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses           31783531                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses              10988                       # Number of vector alu accesses (Count)
system.switch_cpus1.numInsts                 30598677                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts              5744914                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts            82529                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                     562191                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs                   9683539                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches               5561243                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts             3938625                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  0.788894                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.timesIdled                  44197                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                2016886                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.quiesceCycles         19331859512                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus1.committedInsts           24689169                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps             29098277                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                      1.571005                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                 1.571005                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      0.636535                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 0.636535                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads          32884936                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites         20795117                       # Number of integer regfile writes (Count)
system.switch_cpus1.vecRegfileReads             16030                       # number of vector regfile reads (Count)
system.switch_cpus1.ccRegfileReads            5673393                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites           3381597                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads         75309500                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites          466627                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads      5353571                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores      4003065                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads      1597826                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores       681241                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups        6118352                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted      3145258                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect       105635                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups      3596324                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBHits        3467664                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.964225                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed         995416                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect         1185                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups        80619                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits        51591                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses        29028                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted         4648                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts      1579681                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls       374465                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts        70670                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples     36509000                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     0.811816                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     1.944505                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0     27074885     74.16%     74.16% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1      4186816     11.47%     85.63% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2      1469139      4.02%     89.65% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3      1015045      2.78%     92.43% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4       284062      0.78%     93.21% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5       310895      0.85%     94.06% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6       170754      0.47%     94.53% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7       226126      0.62%     95.15% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8      1771278      4.85%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total     36509000                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted     25229474                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted      29638582                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs            8883926                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads              5026706                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                121723                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars             243601                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches           5358751                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions         8959                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer           26534966                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls       890702                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass         1620      0.01%      0.01% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu     20611219     69.54%     69.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult       106966      0.36%     69.91% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv        31339      0.11%     70.01% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     70.01% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     70.01% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     70.01% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     70.01% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.01% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     70.01% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc          644      0.00%     70.02% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     70.02% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd          502      0.00%     70.02% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.02% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu          663      0.00%     70.02% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp          973      0.00%     70.02% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     70.02% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc          730      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.03% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead      5026706     16.96%     86.99% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite      3857220     13.01%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total     29638582                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples      1771278                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles         4662414                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles     26028997                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles          4997843                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles       991415                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles         89235                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved      3404506                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred        36004                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts      31841859                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts       110493                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles      7879045                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts              28620093                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches            6118352                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches      4514671                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles             28572530                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles         249679                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles             18807                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles        37217                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles        24989                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles       111453                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.icacheWaitRetryStallCycles         1027                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus1.fetch.cacheLines          5645088                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes        64003                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes             406                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples     36769911                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     0.910842                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     2.143128                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0        28892030     78.58%     78.58% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1         1271316      3.46%     82.03% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2         2076527      5.65%     87.68% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3          614011      1.67%     89.35% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4          509993      1.39%     90.74% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5          502110      1.37%     92.10% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6          536599      1.46%     93.56% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7          483528      1.32%     94.88% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8         1883797      5.12%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total     36769911                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.157743                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               0.737882                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.iew.squashCycles            89235                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.iew.blockCycles           2753447                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.iew.unblockCycles          573289                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.iew.dispatchedInsts      31238371                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.iew.dispSquashedInsts        23441                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.iew.dispLoadInsts         5353571                       # Number of dispatched load instructions (Count)
system.switch_cpus1.iew.dispStoreInsts        4003065                       # Number of dispatched store instructions (Count)
system.switch_cpus1.iew.dispNonSpecInsts       342238                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iew.iqFullEvents            14765                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.iew.lsqFullEvents          546984                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.iew.memOrderViolationEvents        12281                       # Number of memory order violations (Count)
system.switch_cpus1.iew.predictedTakenIncorrect        23498                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.iew.predictedNotTakenIncorrect        61658                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.iew.branchMispredicts        85156                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.iew.instsToCommit        30194369                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.iew.writebackCount       30013189                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.iew.producerInst         15639998                       # Number of instructions producing a value (Count)
system.switch_cpus1.iew.consumerInst         23769415                       # Number of instructions consuming a value (Count)
system.switch_cpus1.iew.wbRate               0.773799                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.iew.wbFanout             0.657988                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.lsq0.forwLoads             178625                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads         326865                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses          263                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation        12281                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores        145845                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads       350763                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache         27279                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.lsq0.loadToUse::samples      5026160                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::mean    12.893159                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::stdev    57.699420                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::0-9       4670277     92.92%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::10-19        49526      0.99%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::20-29        34224      0.68%     94.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::30-39        14645      0.29%     94.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::40-49        13570      0.27%     95.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::50-59        12998      0.26%     95.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::60-69        20474      0.41%     95.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::70-79        40039      0.80%     96.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::80-89         8503      0.17%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::90-99         8224      0.16%     96.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::100-109         7292      0.15%     97.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::110-119         8510      0.17%     97.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::120-129         1222      0.02%     97.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::130-139        19997      0.40%     97.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::140-149         1361      0.03%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::150-159         5345      0.11%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::160-169          675      0.01%     97.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::170-179          421      0.01%     97.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::180-189          562      0.01%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::190-199         6733      0.13%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::200-209         7376      0.15%     98.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::210-219         3691      0.07%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::220-229         4786      0.10%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::230-239         3449      0.07%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::240-249         3097      0.06%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::250-259        12251      0.24%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::260-269        21902      0.44%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::270-279         6387      0.13%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::280-289         3310      0.07%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::290-299          725      0.01%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::overflows        34588      0.69%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::max_value         5401                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::total      5026160                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.mmu.alignFaults                 0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.prefetchFaults             55                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus1.mmu.domainFaults                0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus1.mmu.permsFaults              1960                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.dtb.readHits          5587132                       # Read hits (Count)
system.switch_cpus1.mmu.dtb.readMisses          19173                       # Read misses (Count)
system.switch_cpus1.mmu.dtb.writeHits         3938192                       # Write hits (Count)
system.switch_cpus1.mmu.dtb.writeMisses          7019                       # Write misses (Count)
system.switch_cpus1.mmu.dtb.inserts              7028                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.dtb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.dtb.flushTlbMvaAsid         1029                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.dtb.flushTlbAsid           14                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.dtb.flushedEntries          485                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.dtb.readAccesses      5606305                       # Read accesses (Count)
system.switch_cpus1.mmu.dtb.writeAccesses      3945211                       # Write accesses (Count)
system.switch_cpus1.mmu.dtb.hits              9525324                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.dtb.misses              26192                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.dtb.accesses          9551516                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.dtb_walker.walks        21202                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.dtb_walker.walksLongDescriptor        21202                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           22                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         2071                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb_walker.squashedBefore        13672                       # Table walks squashed before starting (Count)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::samples         7530                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::mean  1301.527224                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::stdev 12571.287664                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::0-32767         7446     98.88%     98.88% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::32768-65535           41      0.54%     99.43% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::65536-98303            8      0.11%     99.54% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::98304-131071           18      0.24%     99.77% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::131072-163839            7      0.09%     99.87% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::163840-196607            6      0.08%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::262144-294911            1      0.01%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::294912-327679            1      0.01%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::360448-393215            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::393216-425983            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::total         7530                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::samples        10118                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::mean 55772.781182                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::gmean 30107.528583                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::stdev 57752.106323                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::0-65535         6541     64.65%     64.65% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::65536-131071         2966     29.31%     93.96% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::131072-196607          369      3.65%     97.61% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::196608-262143          152      1.50%     99.11% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::262144-327679           62      0.61%     99.72% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::327680-393215           17      0.17%     99.89% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::393216-458751            6      0.06%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::458752-524287            4      0.04%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::524288-589823            1      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::total        10118                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::samples -469326425268                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::mean     0.113763                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::stdev     0.284182                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::0-3 -469355753268    100.01%    100.01% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::4-7      8722000     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::8-11      2996500     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::12-15      2394000     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::16-19      2647000     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::20-23      7952500     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::24-27       426500     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::28-31      4037000     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::32-35       152500     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::total -469326425268                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pageSizes::4KiB         2071     98.95%     98.95% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb_walker.pageSizes::2MiB           22      1.05%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb_walker.pageSizes::total         2093                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Requested::Data        21202                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Requested::total        21202                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Completed::Data         2093                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Completed::total         2093                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin::total        23295                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.instHits          5646151                       # Inst hits (Count)
system.switch_cpus1.mmu.itb.instMisses           1331                       # Inst misses (Count)
system.switch_cpus1.mmu.itb.inserts               794                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.itb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.itb.flushTlbMvaAsid         1029                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.itb.flushTlbAsid           14                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.itb.flushedEntries          375                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.itb.instAccesses      5647482                       # Inst accesses (Count)
system.switch_cpus1.mmu.itb.hits              5646151                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.itb.misses               1331                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.itb.accesses          5647482                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.itb_walker.walks         1152                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.itb_walker.walksLongDescriptor         1152                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           16                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          599                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.itb_walker.squashedBefore           99                       # Table walks squashed before starting (Count)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::samples         1053                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::mean  1133.903134                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::stdev  9008.188061                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::0-8191         1028     97.63%     97.63% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::8192-16383            7      0.66%     98.29% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::16384-24575            2      0.19%     98.48% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::24576-32767            4      0.38%     98.86% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::32768-40959            4      0.38%     99.24% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::49152-57343            1      0.09%     99.34% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::57344-65535            1      0.09%     99.43% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::90112-98303            2      0.19%     99.62% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::98304-106495            2      0.19%     99.81% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::122880-131071            2      0.19%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::total         1053                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::samples          714                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::mean 21516.806723                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::gmean 10846.353909                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::stdev 41193.864831                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::0-65535          664     93.00%     93.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::65536-131071           40      5.60%     98.60% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::131072-196607            4      0.56%     99.16% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::196608-262143            3      0.42%     99.58% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::262144-327679            1      0.14%     99.72% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::327680-393215            1      0.14%     99.86% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::589824-655359            1      0.14%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::total          714                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::samples   7405609088                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::mean     1.018099                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::0   -133800024     -1.81%     -1.81% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::1   7539205612    101.80%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::2       173500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::3        30000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::total   7405609088                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pageSizes::4KiB          599     97.40%     97.40% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb_walker.pageSizes::2MiB           16      2.60%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb_walker.pageSizes::total          615                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Requested::Inst         1152                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Requested::total         1152                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Completed::Inst          615                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Completed::total          615                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin::total         1767                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.l2_shared.partialHits        10402                       # partial translation hits (Count)
system.switch_cpus1.mmu.l2_shared.instHits         1235                       # Inst hits (Count)
system.switch_cpus1.mmu.l2_shared.instMisses           96                       # Inst misses (Count)
system.switch_cpus1.mmu.l2_shared.readHits         8796                       # Read hits (Count)
system.switch_cpus1.mmu.l2_shared.readMisses        10377                       # Read misses (Count)
system.switch_cpus1.mmu.l2_shared.writeHits         5485                       # Write hits (Count)
system.switch_cpus1.mmu.l2_shared.writeMisses         1534                       # Write misses (Count)
system.switch_cpus1.mmu.l2_shared.inserts         3133                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.l2_shared.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.l2_shared.flushTlbMvaAsid         1029                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.l2_shared.flushTlbAsid           14                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.l2_shared.flushedEntries         2970                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.l2_shared.readAccesses        19173                       # Read accesses (Count)
system.switch_cpus1.mmu.l2_shared.writeAccesses         7019                       # Write accesses (Count)
system.switch_cpus1.mmu.l2_shared.instAccesses         1331                       # Inst accesses (Count)
system.switch_cpus1.mmu.l2_shared.hits          15516                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.l2_shared.misses        12007                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.l2_shared.accesses        27523                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus1.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus1.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus1.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.stage2_dtb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus1.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus1.mmu.stage2_dtb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus1.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.stage2_itb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus1.mmu.stage2_itb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions         4907                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples         2453                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 3940452906.443539                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 449598747.970082                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::underflows            3      0.12%      0.12% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10         2450     99.88%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value          501                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value   4003907500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total         2453                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON  19598622244                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 9665930979506                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 2340086511750                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles         89235                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles         5138344                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles        3510594                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles     20306066                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles          5514119                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles      2211547                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts      31459088                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents         2448                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents        302663                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents        338765                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents        515794                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.renamedOperands     26524178                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups           44845259                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups        33177363                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.vecLookups           11869                       # Number of vector rename lookups (Count)
system.switch_cpus1.rename.committedMaps     24870163                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps         1654015                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing         864690                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing       217821                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts          5563144                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads                65908979                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes               62688546                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts        24689169                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps          29098277                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tollcbus.transDist::ReadReq             308883                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadResp         165257403                       # Transaction distribution (Count)
system.tollcbus.transDist::WriteReq             43761                       # Transaction distribution (Count)
system.tollcbus.transDist::WriteResp            43761                       # Transaction distribution (Count)
system.tollcbus.transDist::WritebackDirty    111154143                       # Transaction distribution (Count)
system.tollcbus.transDist::CleanEvict       326055390                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeReq           28988                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeResp          28988                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExReq          2932066                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExResp         2932066                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadSharedReq    164948520                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateReq     51643444                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateResp     51643444                       # Transaction distribution (Count)
system.tollcbus.pktCount_system.cpu0.l2cache.mem_side_port::system.llc.cpu_side_port    658781440                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount_system.cpu1.l2cache.mem_side_port::system.llc.cpu_side_port       448607                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount::total             659230047                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktSize_system.cpu0.l2cache.mem_side_port::system.llc.cpu_side_port  14341632268                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize_system.cpu1.l2cache.mem_side_port::system.llc.cpu_side_port      5589147                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize::total            14347221415                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.snoops                      217790810                       # Total snoops (Count)
system.tollcbus.snoopTraffic               3512333952                       # Total snoop traffic (Byte)
system.tollcbus.snoopFanout::samples        437479275                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::mean            0.005311                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::stdev           0.080390                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::0              435414087     99.53%     99.53% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::1                1807049      0.41%     99.94% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::2                 258139      0.06%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::max_value              2                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::total          437479275                       # Request fanout histogram (Count)
system.tollcbus.power_state.pwrStateResidencyTicks::UNDEFINED 12025616113500                       # Cumulative time (in ticks) in various power states (Tick)
system.tollcbus.reqLayer0.occupancy      275937555102                       # Layer occupancy (ticks) (Tick)
system.tollcbus.reqLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer0.occupancy     277646844658                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer1.occupancy        191988838                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer1.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.snoop_filter.totRequests    439026760                       # Total number of requests made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleRequests    219499547                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiRequests       652641                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.snoop_filter.totSnoops        1399179                       # Total number of snoops made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleSnoops      1141040                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiSnoops       258139                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                     2468                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
