{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1751, "design__instance__area": 14311.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 12, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0011833389289677143, "power__switching__total": 0.00046441194717772305, "power__leakage__total": 1.6049103379600638e-08, "power__total": 0.001647766912356019, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.8576334329906555, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.9404549627470205, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.33415121615498894, "timing__setup__ws__corner:nom_tt_025C_1v80": -1.501876887587362, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": -11.02191080712217, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": -1.501876887587362, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 12, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 12, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.713972789987209, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.9034163672857676, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9224390401499956, "timing__setup__ws__corner:nom_ss_100C_1v60": -10.211487056075923, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -219.88524334812632, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -10.211487056075923, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 70, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -3.3203, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 7, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 12, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.5385685383436072, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.2204247957661423, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11640511106726964, "timing__setup__ws__corner:nom_ff_n40C_1v95": 2.0220998781086106, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 12, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.7234273385100074, "clock__skew__worst_setup": 1.2042713833679037, "timing__hold__ws": 0.11275353192485256, "timing__setup__ws": -10.40707638412341, "timing__hold__tns": 0, "timing__setup__tns": -230.8923890767818, "timing__hold__wns": 0, "timing__setup__wns": -10.40707638412341, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 255, "timing__setup_r2r__ws": -3.411449, "timing__setup_r2r_vio__count": 31, "design__die__bbox": "0.0 0.0 151.325 162.045", "design__core__bbox": "5.52 10.88 145.36 149.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 213, "design__die__area": 24521.5, "design__core__area": 19398.6, "design__instance__count__stdcell": 1751, "design__instance__area__stdcell": 14311.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.737745, "design__instance__utilization__stdcell": 0.737745, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 211, "design__io__hpwl": 8480730, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 37133.8, "design__violations": 0, "design__instance__count__setup_buffer": 15, "design__instance__count__hold_buffer": 108, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1578, "route__net__special": 2, "route__drc_errors__iter:1": 1448, "route__wirelength__iter:1": 43476, "route__drc_errors__iter:2": 727, "route__wirelength__iter:2": 43055, "route__drc_errors__iter:3": 559, "route__wirelength__iter:3": 43070, "route__drc_errors__iter:4": 53, "route__wirelength__iter:4": 43056, "route__drc_errors__iter:5": 1, "route__wirelength__iter:5": 43039, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 43032, "route__drc_errors": 0, "route__wirelength": 43032, "route__vias": 11391, "route__vias__singlecut": 11391, "route__vias__multicut": 0, "design__disconnected_pin__count": 20, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 308.64, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 12, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.8510579704078927, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.9161286433218585, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3286500054012352, "timing__setup__ws__corner:min_tt_025C_1v80": -1.3838566240181882, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": -9.647467986440624, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": -1.3838566240181882, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 12, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 12, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.7013591017584935, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.8746993377186403, "timing__hold__ws__corner:min_ss_100C_1v60": 0.9131381464981511, "timing__setup__ws__corner:min_ss_100C_1v60": -10.002972955299422, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -209.5711752343875, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -10.002972955299422, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 68, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -3.24622, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 7, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 12, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.5342322846425398, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.2042713833679037, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11275353192485256, "timing__setup__ws__corner:min_ff_n40C_1v95": 2.0990179077868714, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 12, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.8628580871811536, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 1.9630237990744959, "timing__hold__ws__corner:max_tt_025C_1v80": 0.34079873221408785, "timing__setup__ws__corner:max_tt_025C_1v80": -1.6142341253923667, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": -12.365588014653612, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": -1.6142341253923667, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 13, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 12, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.7234273385100074, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.9296118582480526, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9338867721252745, "timing__setup__ws__corner:max_ss_100C_1v60": -10.40707638412341, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -230.8923890767818, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -10.40707638412341, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 80, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -3.411449, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 17, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 12, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.5419982394082777, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.2361344520088875, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12004514388990406, "timing__setup__ws__corner:max_ff_n40C_1v95": 1.9435409387535458, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 38, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79842, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79972, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00158437, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00168758, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000263598, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00168758, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.00028, "ir__drop__worst": 0.00158, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}