<html class="_theme-default">
<head>
    <meta charset="utf-8">
    <title>3.18.40. RISC-V Options</title>
    
    <link rel="preload" href="assets/index.js" as="script" type="text/javascript" />

    <link rel="stylesheet" type="text/css" href="application.css" />
    <link rel="stylesheet" type="text/css" href="assets/index.css" />
</head>
<body>
    <div class="_app">
        <devdocs-navbar current="risc-v-options" prefix="" listing-src="navbar.json"></devdocs-navbar>
        <div class="_container">
            <main class="_content">
                <div class="_page _gcc"><h1 class="subsection" id="RISC-V-Options-1">3.18.40 RISC-V Options</h1>  <p id="index-RISC-V-Options">These command-line options are defined for RISC-V targets: </p> <dl compact> <dt><code>-mbranch-cost=<var>n</var></code></dt> <dd> <p id="index-mbranch-cost-3">Set the cost of branches to roughly <var>n</var> instructions. </p> </dd> <dt><code>-mplt</code></dt> <dt><code>-mno-plt</code></dt> <dd> <p id="index-plt">When generating PIC code, do or don’t allow the use of PLTs. Ignored for non-PIC. The default is <samp>-mplt</samp>. </p> </dd> <dt><code>-mabi=<var>ABI-string</var></code></dt> <dd> <p id="index-mabi-2">Specify integer and floating-point calling convention. <var>ABI-string</var> contains two parts: the size of integer types and the registers used for floating-point types. For example ‘<samp>-march=rv64ifd -mabi=lp64d</samp>’ means that ‘<samp>long</samp>’ and pointers are 64-bit (implicitly defining ‘<samp>int</samp>’ to be 32-bit), and that floating-point values up to 64 bits wide are passed in F registers. Contrast this with ‘<samp>-march=rv64ifd -mabi=lp64f</samp>’, which still allows the compiler to generate code that uses the F and D extensions but only allows floating-point values up to 32 bits long to be passed in registers; or ‘<samp>-march=rv64ifd -mabi=lp64</samp>’, in which no floating-point arguments will be passed in registers. </p> <p>The default for this argument is system dependent, users who want a specific calling convention should specify one explicitly. The valid calling conventions are: ‘<samp>ilp32</samp>’, ‘<samp>ilp32f</samp>’, ‘<samp>ilp32d</samp>’, ‘<samp>lp64</samp>’, ‘<samp>lp64f</samp>’, and ‘<samp>lp64d</samp>’. Some calling conventions are impossible to implement on some ISAs: for example, ‘<samp>-march=rv32if -mabi=ilp32d</samp>’ is invalid because the ABI requires 64-bit values be passed in F registers, but F registers are only 32 bits wide. There is also the ‘<samp>ilp32e</samp>’ ABI that can only be used with the ‘<samp>rv32e</samp>’ architecture. This ABI is not well specified at present, and is subject to change. </p> </dd> <dt><code>-mfdiv</code></dt> <dt><code>-mno-fdiv</code></dt> <dd> <p id="index-mfdiv">Do or don’t use hardware floating-point divide and square root instructions. This requires the F or D extensions for floating-point registers. The default is to use them if the specified architecture has these instructions. </p> </dd> <dt><code>-mdiv</code></dt> <dt><code>-mno-div</code></dt> <dd> <p id="index-mdiv-4">Do or don’t use hardware instructions for integer division. This requires the M extension. The default is to use them if the specified architecture has these instructions. </p> </dd> <dt><code>-march=<var>ISA-string</var></code></dt> <dd> <p id="index-march-12">Generate code for given RISC-V ISA (e.g. ‘<samp>rv64im</samp>’). ISA strings must be lower-case. Examples include ‘<samp>rv64i</samp>’, ‘<samp>rv32g</samp>’, ‘<samp>rv32e</samp>’, and ‘<samp>rv32imaf</samp>’. </p> </dd> <dt><code>-mtune=<var>processor-string</var></code></dt> <dd> <p id="index-mtune-11">Optimize the output for the given processor, specified by microarchitecture name. Permissible values for this option are: ‘<samp>rocket</samp>’, ‘<samp>sifive-3-series</samp>’, ‘<samp>sifive-5-series</samp>’, ‘<samp>sifive-7-series</samp>’, and ‘<samp>size</samp>’. </p> <p>When <samp>-mtune=</samp> is not specified, the default is ‘<samp>rocket</samp>’. </p> <p>The ‘<samp>size</samp>’ choice is not intended for use by end-users. This is used when <samp>-Os</samp> is specified. It overrides the instruction cost info provided by <samp>-mtune=</samp>, but does not override the pipeline info. This helps reduce code size while still giving good performance. </p> </dd> <dt><code>-mpreferred-stack-boundary=<var>num</var></code></dt> <dd> <p id="index-mpreferred-stack-boundary">Attempt to keep the stack boundary aligned to a 2 raised to <var>num</var> byte boundary. If <samp>-mpreferred-stack-boundary</samp> is not specified, the default is 4 (16 bytes or 128-bits). </p> <p><strong>Warning:</strong> If you use this switch, then you must build all modules with the same value, including any libraries. This includes the system libraries and startup modules. </p> </dd> <dt><code>-msmall-data-limit=<var>n</var></code></dt> <dd> <p id="index-msmall-data-limit">Put global and static data smaller than <var>n</var> bytes into a special section (on some targets). </p> </dd> <dt><code>-msave-restore</code></dt> <dt><code>-mno-save-restore</code></dt> <dd> <p id="index-msave-restore">Do or don’t use smaller but slower prologue and epilogue code that uses library function calls. The default is to use fast inline prologues and epilogues. </p> </dd> <dt><code>-mstrict-align</code></dt> <dt><code>-mno-strict-align</code></dt> <dd> <p id="index-mstrict-align-2">Do not or do generate unaligned memory accesses. The default is set depending on whether the processor we are optimizing for supports fast unaligned access or not. </p> </dd> <dt><code>-mcmodel=medlow</code></dt> <dd> <p id="index-mcmodel_003dmedlow">Generate code for the medium-low code model. The program and its statically defined symbols must lie within a single 2 GiB address range and must lie between absolute addresses -2 GiB and +2 GiB. Programs can be statically or dynamically linked. This is the default code model. </p> </dd> <dt><code>-mcmodel=medany</code></dt> <dd> <p id="index-mcmodel_003dmedany">Generate code for the medium-any code model. The program and its statically defined symbols must be within any single 2 GiB address range. Programs can be statically or dynamically linked. </p> </dd> <dt><code>-mexplicit-relocs</code></dt> <dt><code>-mno-exlicit-relocs</code></dt> <dd>
<p>Use or do not use assembler relocation operators when dealing with symbolic addresses. The alternative is to use assembler macros instead, which may limit optimization. </p> </dd> <dt><code>-mrelax</code></dt> <dt><code>-mno-relax</code></dt> <dd>
<p>Take advantage of linker relaxations to reduce the number of instructions required to materialize symbol addresses. The default is to take advantage of linker relaxations. </p> </dd> <dt><code>-memit-attribute</code></dt> <dt><code>-mno-emit-attribute</code></dt> <dd><p>Emit (do not emit) RISC-V attribute to record extra information into ELF objects. This feature requires at least binutils 2.32. </p></dd> </dl>  <p class="header"> <p> Next: <a href="rl78-options#RL78-Options" accesskey="n" rel="next">RL78 Options</a>, Previous: <a href="powerpc-options#PowerPC-Options" accesskey="p" rel="prev">PowerPC Options</a>, Up: <a href="submodel-options#Submodel-Options" accesskey="u" rel="up">Submodel Options</a> [<a href="index#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/Option-Index.html#Option-Index" title="Index" rel="index">Index</a>]</p> </p><div class="_attribution">
  <p class="_attribution-p">
    &copy; Free Software Foundation<br>Licensed under the GNU Free Documentation License, Version 1.3.<br>
    <a href="https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/RISC-V-Options.html" class="_attribution-link">https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/RISC-V-Options.html</a>
  </p>
</div>
</div>
            </main>
        </div>
    </div>
    <script type="text/javascript" src="assets/index.js"></script>
</body>

</html>