# SFAL-VSD SoC Design Program
Welcome to the repository documenting my journey through the SoC Design. This repository documents my hands-on progress, key takeaways, and daily explorations in digital hardware design. It covers topics from tool installation to advanced SoC design and implementation.

<details>
  <summary><a href="https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%200/README.md" target="_blank">Day 0 - Tools Installation</a></summary>
  
  #### Key Takeaways
  * Set up Ngspice and Magic; configured environment for simulation and layout tools
</details>

<details>
  <summary><a href="https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%201/README.md" target="_blank">Day 1 - Introduction to Verilog RTL Design and Synthesis</a></summary>
  
  #### Key Takeaways
  * Set up Ngspice and Magic; configured environment for simulation and layout tools
</details>

<details>
  <summary><a href="https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%202/README.md" target="_blank">Day 2 - Timing Libraries, Hierarchical vs Flat Synthesis, Efficient Flop Coding Styles</a></summary>
  
  #### Key Takeaways
  * Set up Ngspice and Magic; configured environment for simulation and layout tools
</details>

<details>
  <summary><a href="https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%203/README.md" target="_blank">Day 3 - Combinational and Sequential Optimizations </a></summary>
  
  #### Key Takeaways
  * Set up Ngspice and Magic; configured environment for simulation and layout tools
</details>

<details>
  <summary><a href="https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%204/README.md" target="_blank">Day 4 - GLS, Blocking vs Non-Blocking, Synthesis-Simulation Mismatch </a></summary>
  
  #### Key Takeaways
  * Set up Ngspice and Magic; configured environment for simulation and layout tools
</details>


| Day 5     | [Introduction to Logic Synthesis](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%205/README.md) | Learned timing paths, setup/hold checks, and delay models           |
| Day 6     | [Basics of Static Time Analysis (STA)](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%206/README.md) | Applied multi-cycle path, false path, and clock uncertainty handling|
| Day 7     | [Advanced Constraints](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%207/README.md) | Refined RTL to meet timing using retiming and redundancy elimination|
| Day 8    | [Logic Optimizations](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%208/README.md)  | Interpreted timing reports and debugged critical paths              |
| Day 9     | [Report timing](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%209/README.md) | Understood SoC architecture and system-level integration             |
| Day 10   | [Fundamentals SoC Design](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%2010/README.md) | Understood  |
| Day 11    | [ VSD BabySoC Modelling Process](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%2011/README.md)  | Modeled SoC structure and interfaced IP blocks  |
| Day 12  | [Post-Synthesis Simulation](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%2012/README.md)  | Verified synthesized netlists and validated functional correctness  | 
