{"vcs1":{"timestamp_begin":1739258725.922581018, "rt":0.25, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1739258726.248892181, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739258726.557504627, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739258725.701862271}
{"VCS_COMP_START_TIME": 1739258725.701862271}
{"VCS_COMP_END_TIME": 1739258726.775493514}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150360}}
