

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Sat Sep  5 12:35:36 2015

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        float_iter_15.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.59|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  632|  632|  633|  633|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  630|  630|        42|          -|          -|    15|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      8|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|    1372|   2177|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    330|
|Register         |        -|      -|     526|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      2|    1898|   2515|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |                  Instance                  |                  Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |cordic_faddfsub_32ns_32ns_32_5_full_dsp_U1  |cordic_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |cordic_fcmp_32ns_32ns_1_3_U4                |cordic_fcmp_32ns_32ns_1_3                |        0|      0|   66|  239|
    |cordic_fdiv_32ns_32ns_32_16_U2              |cordic_fdiv_32ns_32ns_32_16              |        0|      0|  761|  994|
    |cordic_uitofp_32ns_32_6_U3                  |cordic_uitofp_32ns_32_6                  |        0|      0|  340|  554|
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |Total                                       |                                         |        0|      2| 1372| 2177|
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+

    * Memory: 
    +---------------+--------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+---+----+------+-----+------+-------------+
    |cordic_ctab_U  |cordic_cordic_ctab  |        1|  0|   0|    64|   32|     1|         2048|
    +---------------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                    |        1|  0|   0|    64|   32|     1|         2048|
    +---------------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |step_1_fu_201_p2    |     +    |      0|  0|   4|           4|           1|
    |exitcond_fu_195_p2  |   icmp   |      0|  0|   4|           4|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|   8|           8|           3|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  126|         65|    6|        390|
    |cordic_ctab_address0  |    6|          3|    6|         18|
    |grp_fu_144_opcode     |    2|          3|    2|          6|
    |grp_fu_144_p0         |   32|          5|   32|        160|
    |grp_fu_144_p1         |   32|          4|   32|        128|
    |grp_fu_148_p0         |   32|          3|   32|         96|
    |step_reg_129          |    4|          2|    4|          8|
    |storemerge1_reg_103   |   32|          3|   32|         96|
    |storemerge2_reg_116   |   32|          3|   32|         96|
    |storemerge_reg_90     |   32|          2|   32|         64|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  330|         93|  210|       1062|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |T_1_reg_306           |  32|   0|   32|          0|
    |T_reg_321             |  32|   0|   32|          0|
    |X_fu_42               |  32|   0|   32|          0|
    |X_load_1_reg_290      |  32|   0|   32|          0|
    |Y_fu_46               |  32|   0|   32|          0|
    |Y_load_1_reg_274      |  32|   0|   32|          0|
    |ap_CS_fsm             |   6|   0|    6|          0|
    |current_1_reg_326     |  32|   0|   32|          0|
    |current_2_reg_311     |  32|   0|   32|          0|
    |current_fu_38         |  32|   0|   32|          0|
    |current_load_reg_281  |  32|   0|   32|          0|
    |reg_169               |  32|   0|   32|          0|
    |reg_175               |  32|   0|   32|          0|
    |step_1_reg_258        |   4|   0|    4|          0|
    |step_reg_129          |   4|   0|    4|          0|
    |storemerge1_reg_103   |  32|   0|   32|          0|
    |storemerge2_reg_116   |  32|   0|   32|          0|
    |storemerge_reg_90     |  32|   0|   32|          0|
    |tmp_3_reg_269         |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 526|   0|  526|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_start  |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_done   | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_idle   | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_ready  | out |    1| ap_ctrl_hs |    cordic    | return value |
|theta     |  in |   32|   ap_none  |     theta    |    scalar    |
|s         | out |   32|   ap_vld   |       s      |    pointer   |
|s_ap_vld  | out |    1|   ap_vld   |       s      |    pointer   |
|c         | out |   32|   ap_vld   |       c      |    pointer   |
|c_ap_vld  | out |    1|   ap_vld   |       c      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

