{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734117090110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734117090111 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734117090111 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734117090111 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734117090111 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734117090111 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734117090111 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734117090111 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734117090111 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734117090111 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734117090111 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734117090111 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734117090111 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734117090111 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734117090111 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734117090111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 13:11:29 2024 " "Processing started: Fri Dec 13 13:11:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734117090111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1734117090111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1734117090111 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1734117090340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1734117090441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1734117090441 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1734117090462 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1734117090462 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1734117090735 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1734117090792 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1734117090807 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1734117090821 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734117090852 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734117090852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.672 " "Worst-case setup slack is -0.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117090854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117090854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.672              -7.538 iCLK  " "   -0.672              -7.538 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117090854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734117090854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.350 " "Worst-case hold slack is 0.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117090860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117090860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 iCLK  " "    0.350               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117090860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734117090860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.289 " "Worst-case recovery slack is -0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117090863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117090863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289              -1.025 iCLK  " "   -0.289              -1.025 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117090863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734117090863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.916 " "Worst-case removal slack is 1.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117090867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117090867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.916               0.000 iCLK  " "    1.916               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117090867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734117090867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.628 " "Worst-case minimum pulse width slack is 9.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117090869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117090869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.628               0.000 iCLK  " "    9.628               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117090869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734117090869 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734117090972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734117090972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734117090972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734117090972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.437 ns " "Worst Case Available Settling Time: 18.437 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734117090972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734117090972 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117090972 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.672 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.672" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090981 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117090981 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.672 (VIOLATED) " "Path #1: Setup slack is -0.672 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|stackPointerRegister:STACK_POINTER\|dffgPC:\\G_NBit_Reg1:4:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|stackPointerRegister:STACK_POINTER\|dffgPC:\\G_NBit_Reg1:4:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.170      3.170  F        clock network delay " "    13.170      3.170  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.402      0.232     uTco  regFile:g_REGFILE\|stackPointerRegister:STACK_POINTER\|dffgPC:\\G_NBit_Reg1:4:REGI\|s_Q " "    13.402      0.232     uTco  regFile:g_REGFILE\|stackPointerRegister:STACK_POINTER\|dffgPC:\\G_NBit_Reg1:4:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.402      0.000 FF  CELL  g_REGFILE\|STACK_POINTER\|\\G_NBit_Reg1:4:REGI\|s_Q\|q " "    13.402      0.000 FF  CELL  g_REGFILE\|STACK_POINTER\|\\G_NBit_Reg1:4:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.287      0.885 FF    IC  g_REGFILE\|g_MUX_RT\|Mux27~12\|datab " "    14.287      0.885 FF    IC  g_REGFILE\|g_MUX_RT\|Mux27~12\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.676      0.389 FR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~12\|combout " "    14.676      0.389 FR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.646      0.970 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~15\|datac " "    15.646      0.970 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.933      0.287 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~15\|combout " "    15.933      0.287 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.134      0.201 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~18\|datac " "    16.134      0.201 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.421      0.287 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~18\|combout " "    16.421      0.287 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.382      0.961 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~19\|datac " "    17.382      0.961 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.667      0.285 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~19\|combout " "    17.667      0.285 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.401      0.734 RR    IC  e_equalityModule\|Equal0~17\|datad " "    18.401      0.734 RR    IC  e_equalityModule\|Equal0~17\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.556      0.155 RR  CELL  e_equalityModule\|Equal0~17\|combout " "    18.556      0.155 RR  CELL  e_equalityModule\|Equal0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.762      0.206 RR    IC  e_equalityModule\|Equal0~18\|datad " "    18.762      0.206 RR    IC  e_equalityModule\|Equal0~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.901      0.139 RF  CELL  e_equalityModule\|Equal0~18\|combout " "    18.901      0.139 RF  CELL  e_equalityModule\|Equal0~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.659      0.758 FF    IC  e_equalityModule\|Equal0~19\|dataa " "    19.659      0.758 FF    IC  e_equalityModule\|Equal0~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.012      0.353 FF  CELL  e_equalityModule\|Equal0~19\|combout " "    20.012      0.353 FF  CELL  e_equalityModule\|Equal0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.432      0.420 FF    IC  e_equalityModule\|Equal0~38\|dataa " "    20.432      0.420 FF    IC  e_equalityModule\|Equal0~38\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.785      0.353 FF  CELL  e_equalityModule\|Equal0~38\|combout " "    20.785      0.353 FF  CELL  e_equalityModule\|Equal0~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.012      0.227 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad " "    21.012      0.227 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.162      0.150 FR  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout " "    21.162      0.150 FR  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.647      0.485 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg2:23:REGI\|s_Q~0\|datad " "    21.647      0.485 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg2:23:REGI\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.802      0.155 RR  CELL  g_NBITREG_PC\|\\G_NBit_Reg2:23:REGI\|s_Q~0\|combout " "    21.802      0.155 RR  CELL  g_NBITREG_PC\|\\G_NBit_Reg2:23:REGI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.554      0.752 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~0\|datad " "    22.554      0.752 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.693      0.139 RF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~0\|combout " "    22.693      0.139 RF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.920      0.227 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~1\|datad " "    22.920      0.227 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.070      0.150 FR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~1\|combout " "    23.070      0.150 FR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.801      0.731 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~2\|datad " "    23.801      0.731 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.956      0.155 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~2\|combout " "    23.956      0.155 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.956      0.000 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg0:12:REGI\|s_Q\|d " "    23.956      0.000 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg0:12:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.043      0.087 RR  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q " "    24.043      0.087 RR  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.365      3.365  R        clock network delay " "    23.365      3.365  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.373      0.008           clock pessimism removed " "    23.373      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.353     -0.020           clock uncertainty " "    23.353     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.371      0.018     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q " "    23.371      0.018     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.043 " "Data Arrival Time  :    24.043" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.371 " "Data Required Time :    23.371" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.672 (VIOLATED) " "Slack              :    -0.672 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090982 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117090982 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.350 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.350" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090986 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117090986 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.350  " "Path #1: Hold slack is 0.350 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:19:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:19:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.945      2.945  R        clock network delay " "     2.945      2.945  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.177      0.232     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:19:REGI\|s_Q " "     3.177      0.232     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:19:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.177      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:19:REGI\|s_Q\|q " "     3.177      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:19:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.878      0.701 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a15\|portadatain\[4\] " "     3.878      0.701 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a15\|portadatain\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.950      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0 " "     3.950      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.410      3.410  R        clock network delay " "     3.410      3.410  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.378     -0.032           clock pessimism removed " "     3.378     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.378      0.000           clock uncertainty " "     3.378      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.600      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0 " "     3.600      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.950 " "Data Arrival Time  :     3.950" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.600 " "Data Required Time :     3.600" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.350  " "Slack              :     0.350 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090987 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117090987 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -0.289 " "Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -0.289" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117090989 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is -0.289 (VIOLATED) " "Path #1: Recovery slack is -0.289 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|stackPointerRegister:STACK_POINTER\|dffgPC:\\G_NBit_Reg1:4:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|stackPointerRegister:STACK_POINTER\|dffgPC:\\G_NBit_Reg1:4:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:31:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.170      3.170  F        clock network delay " "    13.170      3.170  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.402      0.232     uTco  regFile:g_REGFILE\|stackPointerRegister:STACK_POINTER\|dffgPC:\\G_NBit_Reg1:4:REGI\|s_Q " "    13.402      0.232     uTco  regFile:g_REGFILE\|stackPointerRegister:STACK_POINTER\|dffgPC:\\G_NBit_Reg1:4:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.402      0.000 FF  CELL  g_REGFILE\|STACK_POINTER\|\\G_NBit_Reg1:4:REGI\|s_Q\|q " "    13.402      0.000 FF  CELL  g_REGFILE\|STACK_POINTER\|\\G_NBit_Reg1:4:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.287      0.885 FF    IC  g_REGFILE\|g_MUX_RT\|Mux27~12\|datab " "    14.287      0.885 FF    IC  g_REGFILE\|g_MUX_RT\|Mux27~12\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.676      0.389 FR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~12\|combout " "    14.676      0.389 FR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.646      0.970 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~15\|datac " "    15.646      0.970 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.933      0.287 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~15\|combout " "    15.933      0.287 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.134      0.201 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~18\|datac " "    16.134      0.201 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.421      0.287 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~18\|combout " "    16.421      0.287 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.382      0.961 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~19\|datac " "    17.382      0.961 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.667      0.285 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~19\|combout " "    17.667      0.285 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.401      0.734 RR    IC  e_equalityModule\|Equal0~17\|datad " "    18.401      0.734 RR    IC  e_equalityModule\|Equal0~17\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.556      0.155 RR  CELL  e_equalityModule\|Equal0~17\|combout " "    18.556      0.155 RR  CELL  e_equalityModule\|Equal0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.762      0.206 RR    IC  e_equalityModule\|Equal0~18\|datad " "    18.762      0.206 RR    IC  e_equalityModule\|Equal0~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.901      0.139 RF  CELL  e_equalityModule\|Equal0~18\|combout " "    18.901      0.139 RF  CELL  e_equalityModule\|Equal0~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.659      0.758 FF    IC  e_equalityModule\|Equal0~19\|dataa " "    19.659      0.758 FF    IC  e_equalityModule\|Equal0~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.012      0.353 FF  CELL  e_equalityModule\|Equal0~19\|combout " "    20.012      0.353 FF  CELL  e_equalityModule\|Equal0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.432      0.420 FF    IC  e_equalityModule\|Equal0~38\|dataa " "    20.432      0.420 FF    IC  e_equalityModule\|Equal0~38\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.785      0.353 FF  CELL  e_equalityModule\|Equal0~38\|combout " "    20.785      0.353 FF  CELL  e_equalityModule\|Equal0~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.012      0.227 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad " "    21.012      0.227 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.162      0.150 FR  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout " "    21.162      0.150 FR  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.411      0.249 RR    IC  comb~2\|datac " "    21.411      0.249 RR    IC  comb~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.678      0.267 RF  CELL  comb~2\|combout " "    21.678      0.267 RF  CELL  comb~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.474      0.796 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:31:REGI\|s_Q\|clrn " "    22.474      0.796 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:31:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.255      0.781 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:31:REGI\|s_Q " "    23.255      0.781 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.960      2.960  R        clock network delay " "    22.960      2.960  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.968      0.008           clock pessimism removed " "    22.968      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.948     -0.020           clock uncertainty " "    22.948     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.966      0.018     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:31:REGI\|s_Q " "    22.966      0.018     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.255 " "Data Arrival Time  :    23.255" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.966 " "Data Required Time :    22.966" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.289 (VIOLATED) " "Slack              :    -0.289 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090989 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117090989 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.916 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.916" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117090992 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.916  " "Path #1: Removal slack is 1.916 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFID " "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:IMem\|ram~43 " "To Node      : mem:IMem\|ram~43" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.957      2.957  R        clock network delay " "     2.957      2.957  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.189      0.232     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFID " "     3.189      0.232     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.189      0.000 RR  CELL  hazard_Detection\|s_FlushIFID\|q " "     3.189      0.000 RR  CELL  hazard_Detection\|s_FlushIFID\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.192      1.003 RR    IC  comb~2\|dataa " "     4.192      1.003 RR    IC  comb~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.573      0.381 RR  CELL  comb~2\|combout " "     4.573      0.381 RR  CELL  comb~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.853      0.280 RR    IC  IMem\|ram~43\|clrn " "     4.853      0.280 RR    IC  IMem\|ram~43\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.582      0.729 RF  CELL  mem:IMem\|ram~43 " "     5.582      0.729 RF  CELL  mem:IMem\|ram~43" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.512      3.512  R        clock network delay " "     3.512      3.512  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.480     -0.032           clock pessimism removed " "     3.480     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.480      0.000           clock uncertainty " "     3.480      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.666      0.186      uTh  mem:IMem\|ram~43 " "     3.666      0.186      uTh  mem:IMem\|ram~43" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.582 " "Data Arrival Time  :     5.582" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.666 " "Data Required Time :     3.666" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.916  " "Slack              :     1.916 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117090992 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117090992 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734117090993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734117091007 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734117091289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.155 " "Worst-case setup slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 iCLK  " "    0.155               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734117091402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.349 " "Worst-case hold slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 iCLK  " "    0.349               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734117091409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.572 " "Worst-case recovery slack is 0.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 iCLK  " "    0.572               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734117091413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.732 " "Worst-case removal slack is 1.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.732               0.000 iCLK  " "    1.732               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734117091417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.647 " "Worst-case minimum pulse width slack is 9.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 iCLK  " "    9.647               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734117091419 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734117091519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734117091519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734117091519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734117091519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 20.207 ns " "Worst Case Available Settling Time: 20.207 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734117091519 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734117091519 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117091519 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.155 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.155" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117091527 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.155  " "Path #1: Setup slack is 0.155 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|stackPointerRegister:STACK_POINTER\|dffgPC:\\G_NBit_Reg1:4:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|stackPointerRegister:STACK_POINTER\|dffgPC:\\G_NBit_Reg1:4:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.860      2.860  F        clock network delay " "    12.860      2.860  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.073      0.213     uTco  regFile:g_REGFILE\|stackPointerRegister:STACK_POINTER\|dffgPC:\\G_NBit_Reg1:4:REGI\|s_Q " "    13.073      0.213     uTco  regFile:g_REGFILE\|stackPointerRegister:STACK_POINTER\|dffgPC:\\G_NBit_Reg1:4:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.073      0.000 FF  CELL  g_REGFILE\|STACK_POINTER\|\\G_NBit_Reg1:4:REGI\|s_Q\|q " "    13.073      0.000 FF  CELL  g_REGFILE\|STACK_POINTER\|\\G_NBit_Reg1:4:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.867      0.794 FF    IC  g_REGFILE\|g_MUX_RT\|Mux27~12\|datab " "    13.867      0.794 FF    IC  g_REGFILE\|g_MUX_RT\|Mux27~12\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.210      0.343 FR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~12\|combout " "    14.210      0.343 FR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.118      0.908 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~15\|datac " "    15.118      0.908 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.383      0.265 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~15\|combout " "    15.383      0.265 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.567      0.184 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~18\|datac " "    15.567      0.184 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.832      0.265 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~18\|combout " "    15.832      0.265 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.735      0.903 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~19\|datac " "    16.735      0.903 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.998      0.263 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~19\|combout " "    16.998      0.263 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.688      0.690 RR    IC  e_equalityModule\|Equal0~17\|datad " "    17.688      0.690 RR    IC  e_equalityModule\|Equal0~17\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.832      0.144 RR  CELL  e_equalityModule\|Equal0~17\|combout " "    17.832      0.144 RR  CELL  e_equalityModule\|Equal0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.022      0.190 RR    IC  e_equalityModule\|Equal0~18\|datad " "    18.022      0.190 RR    IC  e_equalityModule\|Equal0~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.166      0.144 RR  CELL  e_equalityModule\|Equal0~18\|combout " "    18.166      0.144 RR  CELL  e_equalityModule\|Equal0~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.885      0.719 RR    IC  e_equalityModule\|Equal0~19\|dataa " "    18.885      0.719 RR    IC  e_equalityModule\|Equal0~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.192      0.307 RR  CELL  e_equalityModule\|Equal0~19\|combout " "    19.192      0.307 RR  CELL  e_equalityModule\|Equal0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.580      0.388 RR    IC  e_equalityModule\|Equal0~38\|dataa " "    19.580      0.388 RR    IC  e_equalityModule\|Equal0~38\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.887      0.307 RR  CELL  e_equalityModule\|Equal0~38\|combout " "    19.887      0.307 RR  CELL  e_equalityModule\|Equal0~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.075      0.188 RR    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad " "    20.075      0.188 RR    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.219      0.144 RR  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout " "    20.219      0.144 RR  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.674      0.455 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg2:23:REGI\|s_Q~0\|datad " "    20.674      0.455 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg2:23:REGI\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.818      0.144 RR  CELL  g_NBITREG_PC\|\\G_NBit_Reg2:23:REGI\|s_Q~0\|combout " "    20.818      0.144 RR  CELL  g_NBITREG_PC\|\\G_NBit_Reg2:23:REGI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.520      0.702 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~0\|datad " "    21.520      0.702 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.664      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~0\|combout " "    21.664      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.851      0.187 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~1\|datad " "    21.851      0.187 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.995      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~1\|combout " "    21.995      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.684      0.689 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~2\|datad " "    22.684      0.689 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.828      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~2\|combout " "    22.828      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.828      0.000 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg0:12:REGI\|s_Q\|d " "    22.828      0.000 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg0:12:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.908      0.080 RR  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q " "    22.908      0.080 RR  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.057      3.057  R        clock network delay " "    23.057      3.057  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.064      0.007           clock pessimism removed " "    23.064      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.044     -0.020           clock uncertainty " "    23.044     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.063      0.019     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q " "    23.063      0.019     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.908 " "Data Arrival Time  :    22.908" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.063 " "Data Required Time :    23.063" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.155  " "Slack              :     0.155 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091527 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117091527 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.349 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.349" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117091532 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.349  " "Path #1: Hold slack is 0.349 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q " "From Node    : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.072      3.072  R        clock network delay " "     3.072      3.072  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.285      0.213     uTco  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q " "     3.285      0.213     uTco  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.285      0.000 FF  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q\|q " "     3.285      0.000 FF  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.285      0.000 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~2\|datac " "     3.285      0.000 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.618      0.333 FR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~2\|combout " "     3.618      0.333 FR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.618      0.000 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q\|d " "     3.618      0.000 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg0:2:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.680      0.062 RR  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q " "     3.680      0.062 RR  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.188      3.188  R        clock network delay " "     3.188      3.188  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.160     -0.028           clock pessimism removed " "     3.160     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.160      0.000           clock uncertainty " "     3.160      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.331      0.171      uTh  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q " "     3.331      0.171      uTh  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.680 " "Data Arrival Time  :     3.680" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.331 " "Data Required Time :     3.331" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.349  " "Slack              :     0.349 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091532 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117091532 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.572 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.572" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117091535 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 0.572  " "Path #1: Recovery slack is 0.572 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|stackPointerRegister:STACK_POINTER\|dffgPC:\\G_NBit_Reg1:4:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|stackPointerRegister:STACK_POINTER\|dffgPC:\\G_NBit_Reg1:4:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:31:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.860      2.860  F        clock network delay " "    12.860      2.860  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.073      0.213     uTco  regFile:g_REGFILE\|stackPointerRegister:STACK_POINTER\|dffgPC:\\G_NBit_Reg1:4:REGI\|s_Q " "    13.073      0.213     uTco  regFile:g_REGFILE\|stackPointerRegister:STACK_POINTER\|dffgPC:\\G_NBit_Reg1:4:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.073      0.000 FF  CELL  g_REGFILE\|STACK_POINTER\|\\G_NBit_Reg1:4:REGI\|s_Q\|q " "    13.073      0.000 FF  CELL  g_REGFILE\|STACK_POINTER\|\\G_NBit_Reg1:4:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.867      0.794 FF    IC  g_REGFILE\|g_MUX_RT\|Mux27~12\|datab " "    13.867      0.794 FF    IC  g_REGFILE\|g_MUX_RT\|Mux27~12\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.210      0.343 FR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~12\|combout " "    14.210      0.343 FR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.118      0.908 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~15\|datac " "    15.118      0.908 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.383      0.265 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~15\|combout " "    15.383      0.265 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.567      0.184 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~18\|datac " "    15.567      0.184 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.832      0.265 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~18\|combout " "    15.832      0.265 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.735      0.903 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~19\|datac " "    16.735      0.903 RR    IC  g_REGFILE\|g_MUX_RT\|Mux27~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.998      0.263 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~19\|combout " "    16.998      0.263 RR  CELL  g_REGFILE\|g_MUX_RT\|Mux27~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.688      0.690 RR    IC  e_equalityModule\|Equal0~17\|datad " "    17.688      0.690 RR    IC  e_equalityModule\|Equal0~17\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.832      0.144 RR  CELL  e_equalityModule\|Equal0~17\|combout " "    17.832      0.144 RR  CELL  e_equalityModule\|Equal0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.022      0.190 RR    IC  e_equalityModule\|Equal0~18\|datad " "    18.022      0.190 RR    IC  e_equalityModule\|Equal0~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.166      0.144 RR  CELL  e_equalityModule\|Equal0~18\|combout " "    18.166      0.144 RR  CELL  e_equalityModule\|Equal0~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.885      0.719 RR    IC  e_equalityModule\|Equal0~19\|dataa " "    18.885      0.719 RR    IC  e_equalityModule\|Equal0~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.192      0.307 RR  CELL  e_equalityModule\|Equal0~19\|combout " "    19.192      0.307 RR  CELL  e_equalityModule\|Equal0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.580      0.388 RR    IC  e_equalityModule\|Equal0~38\|dataa " "    19.580      0.388 RR    IC  e_equalityModule\|Equal0~38\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.887      0.307 RR  CELL  e_equalityModule\|Equal0~38\|combout " "    19.887      0.307 RR  CELL  e_equalityModule\|Equal0~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.075      0.188 RR    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad " "    20.075      0.188 RR    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.200      0.125 RF  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout " "    20.200      0.125 RF  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.455      0.255 FF    IC  comb~2\|datac " "    20.455      0.255 FF    IC  comb~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.693      0.238 FR  CELL  comb~2\|combout " "    20.693      0.238 FR  CELL  comb~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.432      0.739 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:31:REGI\|s_Q\|clrn " "    21.432      0.739 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:31:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.122      0.690 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:31:REGI\|s_Q " "    22.122      0.690 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.688      2.688  R        clock network delay " "    22.688      2.688  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.695      0.007           clock pessimism removed " "    22.695      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.675     -0.020           clock uncertainty " "    22.675     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.694      0.019     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:31:REGI\|s_Q " "    22.694      0.019     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.122 " "Data Arrival Time  :    22.122" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.694 " "Data Required Time :    22.694" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.572  " "Slack              :     0.572 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091535 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117091535 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.732 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.732" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117091538 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.732  " "Path #1: Removal slack is 1.732 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFID " "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:IMem\|ram~43 " "To Node      : mem:IMem\|ram~43" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.686      2.686  R        clock network delay " "     2.686      2.686  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.899      0.213     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFID " "     2.899      0.213     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.899      0.000 FF  CELL  hazard_Detection\|s_FlushIFID\|q " "     2.899      0.000 FF  CELL  hazard_Detection\|s_FlushIFID\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.811      0.912 FF    IC  comb~2\|dataa " "     3.811      0.912 FF    IC  comb~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.127      0.316 FF  CELL  comb~2\|combout " "     4.127      0.316 FF  CELL  comb~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.403      0.276 FF    IC  IMem\|ram~43\|clrn " "     4.403      0.276 FF    IC  IMem\|ram~43\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.066      0.663 FR  CELL  mem:IMem\|ram~43 " "     5.066      0.663 FR  CELL  mem:IMem\|ram~43" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.191      3.191  R        clock network delay " "     3.191      3.191  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.163     -0.028           clock pessimism removed " "     3.163     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.163      0.000           clock uncertainty " "     3.163      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.334      0.171      uTh  mem:IMem\|ram~43 " "     3.334      0.171      uTh  mem:IMem\|ram~43" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.066 " "Data Arrival Time  :     5.066" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.334 " "Data Required Time :     3.334" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.732  " "Slack              :     1.732 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091538 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117091538 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734117091538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.269 " "Worst-case setup slack is 4.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.269               0.000 iCLK  " "    4.269               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734117091629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 iCLK  " "    0.144               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734117091636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.492 " "Worst-case recovery slack is 4.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.492               0.000 iCLK  " "    4.492               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734117091640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.907 " "Worst-case removal slack is 0.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.907               0.000 iCLK  " "    0.907               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734117091645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.367 " "Worst-case minimum pulse width slack is 9.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.367               0.000 iCLK  " "    9.367               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734117091648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734117091648 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734117091734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734117091734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734117091734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734117091734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 29.332 ns " "Worst Case Available Settling Time: 29.332 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734117091734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734117091734 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117091734 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.269 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.269" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117091742 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.269  " "Path #1: Setup slack is 4.269 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.050      2.050  F        clock network delay " "    12.050      2.050  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.155      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q " "    12.155      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.155      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:17:REGI\|\\G_NBit_Reg:6:REGI\|s_Q\|q " "    12.155      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:17:REGI\|\\G_NBit_Reg:6:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.403      0.248 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~11\|datad " "    12.403      0.248 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.466      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~11\|combout " "    12.466      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.254      0.788 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~12\|datac " "    13.254      0.788 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~12\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.387      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~12\|combout " "    13.387      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.498      0.111 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~15\|datac " "    13.498      0.111 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.631      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~15\|combout " "    13.631      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.742      0.111 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~18\|datac " "    13.742      0.111 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.875      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~18\|combout " "    13.875      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.536      0.661 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~19\|datad " "    14.536      0.661 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.599      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~19\|combout " "    14.599      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.711      0.112 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~1\|datad " "    14.711      0.112 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.774      0.063 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~1\|combout " "    14.774      0.063 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.892      0.118 FF    IC  e_equalityModule\|Equal0~14\|datac " "    14.892      0.118 FF    IC  e_equalityModule\|Equal0~14\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.025      0.133 FF  CELL  e_equalityModule\|Equal0~14\|combout " "    15.025      0.133 FF  CELL  e_equalityModule\|Equal0~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.328      0.303 FF    IC  e_equalityModule\|Equal0~19\|datac " "    15.328      0.303 FF    IC  e_equalityModule\|Equal0~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.461      0.133 FF  CELL  e_equalityModule\|Equal0~19\|combout " "    15.461      0.133 FF  CELL  e_equalityModule\|Equal0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.674      0.213 FF    IC  e_equalityModule\|Equal0~38\|dataa " "    15.674      0.213 FF    IC  e_equalityModule\|Equal0~38\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.847      0.173 FF  CELL  e_equalityModule\|Equal0~38\|combout " "    15.847      0.173 FF  CELL  e_equalityModule\|Equal0~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.955      0.108 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad " "    15.955      0.108 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.018      0.063 FF  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout " "    16.018      0.063 FF  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.277      0.259 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg2:23:REGI\|s_Q~0\|datad " "    16.277      0.259 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg2:23:REGI\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.340      0.063 FF  CELL  g_NBITREG_PC\|\\G_NBit_Reg2:23:REGI\|s_Q~0\|combout " "    16.340      0.063 FF  CELL  g_NBITREG_PC\|\\G_NBit_Reg2:23:REGI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.740      0.400 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~0\|datad " "    16.740      0.400 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.803      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~0\|combout " "    16.803      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.909      0.106 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~1\|datad " "    16.909      0.106 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.972      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~1\|combout " "    16.972      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.369      0.397 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~2\|datad " "    17.369      0.397 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.432      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~2\|combout " "    17.432      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.432      0.000 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg0:12:REGI\|s_Q\|d " "    17.432      0.000 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg0:12:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.482      0.050 FF  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q " "    17.482      0.050 FF  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.760      1.760  R        clock network delay " "    21.760      1.760  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.764      0.004           clock pessimism removed " "    21.764      0.004           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.744     -0.020           clock uncertainty " "    21.744     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.751      0.007     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q " "    21.751      0.007     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.482 " "Data Arrival Time  :    17.482" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.751 " "Data Required Time :    21.751" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.269  " "Slack              :     4.269 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091742 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117091742 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.144 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.144" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117091747 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.144  " "Path #1: Hold slack is 0.144 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:0:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.562      1.562  R        clock network delay " "     1.562      1.562  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.667      0.105     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:0:REGI\|s_Q " "     1.667      0.105     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.667      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:0:REGI\|s_Q\|q " "     1.667      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:0:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.999      0.332 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[0\] " "     1.999      0.332 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.035      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.035      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.807      1.807  R        clock network delay " "     1.807      1.807  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.787     -0.020           clock pessimism removed " "     1.787     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.787      0.000           clock uncertainty " "     1.787      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.891      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.891      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.035 " "Data Arrival Time  :     2.035" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.891 " "Data Required Time :     1.891" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.144  " "Slack              :     0.144 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091747 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117091747 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.492 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.492" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117091750 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.492  " "Path #1: Recovery slack is 4.492 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:31:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.050      2.050  F        clock network delay " "    12.050      2.050  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.155      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q " "    12.155      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.155      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:17:REGI\|\\G_NBit_Reg:6:REGI\|s_Q\|q " "    12.155      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:17:REGI\|\\G_NBit_Reg:6:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.403      0.248 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~11\|datad " "    12.403      0.248 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.466      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~11\|combout " "    12.466      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.254      0.788 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~12\|datac " "    13.254      0.788 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~12\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.387      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~12\|combout " "    13.387      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.498      0.111 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~15\|datac " "    13.498      0.111 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.631      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~15\|combout " "    13.631      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.742      0.111 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~18\|datac " "    13.742      0.111 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.875      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~18\|combout " "    13.875      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.536      0.661 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~19\|datad " "    14.536      0.661 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.599      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~19\|combout " "    14.599      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.711      0.112 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~1\|datad " "    14.711      0.112 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.774      0.063 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~1\|combout " "    14.774      0.063 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.892      0.118 FF    IC  e_equalityModule\|Equal0~14\|datac " "    14.892      0.118 FF    IC  e_equalityModule\|Equal0~14\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.025      0.133 FF  CELL  e_equalityModule\|Equal0~14\|combout " "    15.025      0.133 FF  CELL  e_equalityModule\|Equal0~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.328      0.303 FF    IC  e_equalityModule\|Equal0~19\|datac " "    15.328      0.303 FF    IC  e_equalityModule\|Equal0~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.461      0.133 FF  CELL  e_equalityModule\|Equal0~19\|combout " "    15.461      0.133 FF  CELL  e_equalityModule\|Equal0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.674      0.213 FF    IC  e_equalityModule\|Equal0~38\|dataa " "    15.674      0.213 FF    IC  e_equalityModule\|Equal0~38\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.847      0.173 FF  CELL  e_equalityModule\|Equal0~38\|combout " "    15.847      0.173 FF  CELL  e_equalityModule\|Equal0~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.955      0.108 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad " "    15.955      0.108 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.027      0.072 FR  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout " "    16.027      0.072 FR  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.140      0.113 RR    IC  comb~2\|datac " "    16.140      0.113 RR    IC  comb~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.264      0.124 RF  CELL  comb~2\|combout " "    16.264      0.124 RF  CELL  comb~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.682      0.418 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:31:REGI\|s_Q\|clrn " "    16.682      0.418 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:31:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.073      0.391 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:31:REGI\|s_Q " "    17.073      0.391 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.574      1.574  R        clock network delay " "    21.574      1.574  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.578      0.004           clock pessimism removed " "    21.578      0.004           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.558     -0.020           clock uncertainty " "    21.558     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.565      0.007     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:31:REGI\|s_Q " "    21.565      0.007     uTsu  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.073 " "Data Arrival Time  :    17.073" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.565 " "Data Required Time :    21.565" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.492  " "Slack              :     4.492 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091750 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117091750 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.907 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.907" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117091753 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.907  " "Path #1: Removal slack is 0.907 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFID " "From Node    : hazardDetectionUnit:hazard_Detection\|s_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:IMem\|ram~43 " "To Node      : mem:IMem\|ram~43" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.574      1.574  R        clock network delay " "     1.574      1.574  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.679      0.105     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFID " "     1.679      0.105     uTco  hazardDetectionUnit:hazard_Detection\|s_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.679      0.000 RR  CELL  hazard_Detection\|s_FlushIFID\|q " "     1.679      0.000 RR  CELL  hazard_Detection\|s_FlushIFID\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.139      0.460 RR    IC  comb~2\|dataa " "     2.139      0.460 RR    IC  comb~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.320      0.181 RR  CELL  comb~2\|combout " "     2.320      0.181 RR  CELL  comb~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.448      0.128 RR    IC  IMem\|ram~43\|clrn " "     2.448      0.128 RR    IC  IMem\|ram~43\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.814      0.366 RF  CELL  mem:IMem\|ram~43 " "     2.814      0.366 RF  CELL  mem:IMem\|ram~43" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.843      1.843  R        clock network delay " "     1.843      1.843  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.823     -0.020           clock pessimism removed " "     1.823     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.823      0.000           clock uncertainty " "     1.823      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.907      0.084      uTh  mem:IMem\|ram~43 " "     1.907      0.084      uTh  mem:IMem\|ram~43" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.814 " "Data Arrival Time  :     2.814" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.907 " "Data Required Time :     1.907" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.907  " "Slack              :     0.907 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1734117091753 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734117091753 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734117091988 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734117092002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "951 " "Peak virtual memory: 951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734117092069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 13:11:32 2024 " "Processing ended: Fri Dec 13 13:11:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734117092069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734117092069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734117092069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1734117092069 ""}
