Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto e2049235179c45d19f6820d0c891d216 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PmodOLEDCtrl_behav xil_defaultlib.PmodOLEDCtrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <BLK_MEM_GEN_V6_3> not found while processing module instance <inst> [H:/ECE527/ECE_527_MP/mp2/OLED_porting/ipcore_dir/charLib.v:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
