--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 449 paths analyzed, 134 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.029ns.
--------------------------------------------------------------------------------
Slack:                  16.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.976ns (Levels of Logic = 0)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y32.SR       net (fanout=7)        2.117   M_reset_cond_out
    SLICE_X6Y32.CLK      Tsrck                 0.429   M_counter_q[27]
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.976ns (0.859ns logic, 2.117ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  16.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.965ns (Levels of Logic = 0)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y32.SR       net (fanout=7)        2.117   M_reset_cond_out
    SLICE_X6Y32.CLK      Tsrck                 0.418   M_counter_q[27]
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.965ns (0.848ns logic, 2.117ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  17.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.942ns (Levels of Logic = 0)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y32.SR       net (fanout=7)        2.117   M_reset_cond_out
    SLICE_X6Y32.CLK      Tsrck                 0.395   M_counter_q[27]
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.942ns (0.825ns logic, 2.117ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  17.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.928ns (Levels of Logic = 0)
  Clock Path Skew:      -0.018ns (0.725 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y32.SR       net (fanout=7)        2.117   M_reset_cond_out
    SLICE_X6Y32.CLK      Tsrck                 0.381   M_counter_q[27]
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.928ns (0.811ns logic, 2.117ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  17.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.751ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.333 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y31.SR       net (fanout=7)        1.892   M_reset_cond_out
    SLICE_X6Y31.CLK      Tsrck                 0.429   M_counter_q[23]
                                                       M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (0.859ns logic, 1.892ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  17.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.740ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.333 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y31.SR       net (fanout=7)        1.892   M_reset_cond_out
    SLICE_X6Y31.CLK      Tsrck                 0.418   M_counter_q[23]
                                                       M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.740ns (0.848ns logic, 1.892ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  17.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.717ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.333 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y31.SR       net (fanout=7)        1.892   M_reset_cond_out
    SLICE_X6Y31.CLK      Tsrck                 0.395   M_counter_q[23]
                                                       M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (0.825ns logic, 1.892ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  17.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.703ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.333 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y31.SR       net (fanout=7)        1.892   M_reset_cond_out
    SLICE_X6Y31.CLK      Tsrck                 0.381   M_counter_q[23]
                                                       M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.703ns (0.811ns logic, 1.892ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  17.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.557ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.333 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y30.SR       net (fanout=7)        1.698   M_reset_cond_out
    SLICE_X6Y30.CLK      Tsrck                 0.429   M_counter_q[19]
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (0.859ns logic, 1.698ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  17.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.546ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.333 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y30.SR       net (fanout=7)        1.698   M_reset_cond_out
    SLICE_X6Y30.CLK      Tsrck                 0.418   M_counter_q[19]
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (0.848ns logic, 1.698ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  17.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.523ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.333 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y30.SR       net (fanout=7)        1.698   M_reset_cond_out
    SLICE_X6Y30.CLK      Tsrck                 0.395   M_counter_q[19]
                                                       M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (0.825ns logic, 1.698ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  17.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.509ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.333 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y30.SR       net (fanout=7)        1.698   M_reset_cond_out
    SLICE_X6Y30.CLK      Tsrck                 0.381   M_counter_q[19]
                                                       M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.509ns (0.811ns logic, 1.698ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  17.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.364ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.332 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y29.SR       net (fanout=7)        1.505   M_reset_cond_out
    SLICE_X6Y29.CLK      Tsrck                 0.429   M_counter_q[15]
                                                       M_counter_q_13
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (0.859ns logic, 1.505ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  17.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.353ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.332 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y29.SR       net (fanout=7)        1.505   M_reset_cond_out
    SLICE_X6Y29.CLK      Tsrck                 0.418   M_counter_q[15]
                                                       M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.848ns logic, 1.505ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  17.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.330ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.332 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y29.SR       net (fanout=7)        1.505   M_reset_cond_out
    SLICE_X6Y29.CLK      Tsrck                 0.395   M_counter_q[15]
                                                       M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      2.330ns (0.825ns logic, 1.505ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  17.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.316ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.332 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y29.SR       net (fanout=7)        1.505   M_reset_cond_out
    SLICE_X6Y29.CLK      Tsrck                 0.381   M_counter_q[15]
                                                       M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.316ns (0.811ns logic, 1.505ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  17.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.725 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y26.AQ       Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X6Y26.A5       net (fanout=1)        0.405   M_counter_q[0]
    SLICE_X6Y26.COUT     Topcya                0.472   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.CLK      Tcinck                0.319   M_counter_q[27]
                                                       Mcount_M_counter_q_xor<27>
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (1.722ns logic, 0.555ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack:                  17.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.725 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y26.AQ       Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X6Y26.A5       net (fanout=1)        0.405   M_counter_q[0]
    SLICE_X6Y26.COUT     Topcya                0.472   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.CLK      Tcinck                0.319   M_counter_q[27]
                                                       Mcount_M_counter_q_xor<27>
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (1.722ns logic, 0.555ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack:                  17.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.265ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.725 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y26.AQ       Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X6Y26.A5       net (fanout=1)        0.405   M_counter_q[0]
    SLICE_X6Y26.COUT     Topcya                0.472   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.CLK      Tcinck                0.307   M_counter_q[27]
                                                       Mcount_M_counter_q_xor<27>
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (1.710ns logic, 0.555ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------
Slack:                  17.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.198ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.725 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y26.AQ       Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X6Y26.A5       net (fanout=1)        0.405   M_counter_q[0]
    SLICE_X6Y26.COUT     Topcya                0.472   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.CLK      Tcinck                0.240   M_counter_q[27]
                                                       Mcount_M_counter_q_xor<27>
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.198ns (1.643ns logic, 0.555ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Slack:                  17.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.183ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.725 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.AQ       Tcko                  0.476   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X6Y27.A5       net (fanout=1)        0.405   M_counter_q[4]
    SLICE_X6Y27.COUT     Topcya                0.472   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.CLK      Tcinck                0.319   M_counter_q[27]
                                                       Mcount_M_counter_q_xor<27>
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.183ns (1.631ns logic, 0.552ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Slack:                  17.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.183ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.725 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.AQ       Tcko                  0.476   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X6Y27.A5       net (fanout=1)        0.405   M_counter_q[4]
    SLICE_X6Y27.COUT     Topcya                0.472   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.CLK      Tcinck                0.319   M_counter_q[27]
                                                       Mcount_M_counter_q_xor<27>
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.183ns (1.631ns logic, 0.552ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Slack:                  17.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.171ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.725 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.AQ       Tcko                  0.476   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X6Y27.A5       net (fanout=1)        0.405   M_counter_q[4]
    SLICE_X6Y27.COUT     Topcya                0.472   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.CLK      Tcinck                0.307   M_counter_q[27]
                                                       Mcount_M_counter_q_xor<27>
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.171ns (1.619ns logic, 0.552ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Slack:                  17.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.170ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.330 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y28.SR       net (fanout=7)        1.311   M_reset_cond_out
    SLICE_X6Y28.CLK      Tsrck                 0.429   M_counter_q[11]
                                                       M_counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.170ns (0.859ns logic, 1.311ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  17.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.150ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.725 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y26.DQ       Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X6Y26.D5       net (fanout=1)        0.460   M_counter_q[3]
    SLICE_X6Y26.COUT     Topcyd                0.290   M_counter_q[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.CLK      Tcinck                0.319   M_counter_q[27]
                                                       Mcount_M_counter_q_xor<27>
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (1.540ns logic, 0.610ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Slack:                  17.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.150ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.725 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y26.DQ       Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X6Y26.D5       net (fanout=1)        0.460   M_counter_q[3]
    SLICE_X6Y26.COUT     Topcyd                0.290   M_counter_q[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.CLK      Tcinck                0.319   M_counter_q[27]
                                                       Mcount_M_counter_q_xor<27>
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (1.540ns logic, 0.610ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Slack:                  17.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.159ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.330 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y28.SR       net (fanout=7)        1.311   M_reset_cond_out
    SLICE_X6Y28.CLK      Tsrck                 0.418   M_counter_q[11]
                                                       M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (0.848ns logic, 1.311ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  17.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.138ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.725 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y26.DQ       Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X6Y26.D5       net (fanout=1)        0.460   M_counter_q[3]
    SLICE_X6Y26.COUT     Topcyd                0.290   M_counter_q[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X6Y27.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X6Y27.COUT     Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X6Y28.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X6Y28.COUT     Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X6Y29.COUT     Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X6Y30.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X6Y30.COUT     Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X6Y31.CIN      net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X6Y31.COUT     Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X6Y32.CLK      Tcinck                0.307   M_counter_q[27]
                                                       Mcount_M_counter_q_xor<27>
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (1.528ns logic, 0.610ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------
Slack:                  17.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.136ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.330 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y28.SR       net (fanout=7)        1.311   M_reset_cond_out
    SLICE_X6Y28.CLK      Tsrck                 0.395   M_counter_q[11]
                                                       M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (0.825ns logic, 1.311ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  17.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.122ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.330 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.AQ       Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y28.SR       net (fanout=7)        1.311   M_reset_cond_out
    SLICE_X6Y28.CLK      Tsrck                 0.381   M_counter_q[11]
                                                       M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (0.811ns logic, 1.311ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X6Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X6Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X6Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X6Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X6Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X6Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X6Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X6Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X6Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X6Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X6Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X6Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X6Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X6Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_14/CK
  Location pin: SLICE_X6Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_15/CK
  Location pin: SLICE_X6Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_16/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_17/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_18/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_19/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_21/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_22/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_23/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_24/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_25/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_26/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_27/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.029|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 449 paths, 0 nets, and 70 connections

Design statistics:
   Minimum period:   3.029ns{1}   (Maximum frequency: 330.142MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 08 16:25:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



