###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Fri Aug 26 04:48:55 2022
#  Design:            Design_Top
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix Design_Top_preCTS -outDir timingReports
###############################################################
Path 1: MET Removal Check with Pin u_RST_Sync/u_Multi_Flop_Synchronizer/Q_
reg[0]/CK 
Endpoint:   u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.026
  Arrival Time                  0.129
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                                                  |      |          |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------+-----------+-------+---------+----------| 
     | scan_rst                                         |  ^   | scan_rst |           |       |   0.000 |   -0.103 | 
     | u_MUX2_RST/U1/B                                  |  ^   | scan_rst | MX2X2M    | 0.000 |   0.000 |   -0.103 | 
     | u_MUX2_RST/U1/Y                                  |  ^   | RST_MUX  | MX2X2M    | 0.129 |   0.129 |    0.026 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/RN |  ^   | RST_MUX  | SDFFRQX2M | 0.000 |   0.129 |    0.026 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                                  |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                         |  ^   | scan_clk     |           |       |   0.000 |    0.103 | 
     | u_MUX2_RX_CLOCK/U1/B                             |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.103 | 
     | u_MUX2_RX_CLOCK/U1/Y                             |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.103 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/Q_reg[0]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.103 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin u_RST_Sync/u_Multi_Flop_Synchronizer/sync_
reg/CK 
Endpoint:   u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.026
  Arrival Time                  0.129
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                                                  |      |          |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------+----------+-----------+-------+---------+----------| 
     | scan_rst                                         |  ^   | scan_rst |           |       |   0.000 |   -0.103 | 
     | u_MUX2_RST/U1/B                                  |  ^   | scan_rst | MX2X2M    | 0.000 |   0.000 |   -0.103 | 
     | u_MUX2_RST/U1/Y                                  |  ^   | RST_MUX  | MX2X2M    | 0.129 |   0.129 |    0.026 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/RN |  ^   | RST_MUX  | SDFFRQX2M | 0.000 |   0.129 |    0.026 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                                  |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                         |  ^   | scan_clk     |           |       |   0.000 |    0.103 | 
     | u_MUX2_RX_CLOCK/U1/B                             |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.103 | 
     | u_MUX2_RX_CLOCK/U1/Y                             |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.103 | 
     | u_RST_Sync/u_Multi_Flop_Synchronizer/sync_reg/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.103 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/
Q_reg[0]/CK 
Endpoint:   u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q_reg[0]/RN (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.026
  Arrival Time                  0.129
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |          |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst |           |       |   0.000 |   -0.103 | 
     | u_MUX2_RST/U1/B                                    |  ^   | scan_rst | MX2X2M    | 0.000 |   0.000 |   -0.103 | 
     | u_MUX2_RST/U1/Y                                    |  ^   | RST_MUX  | MX2X2M    | 0.129 |   0.129 |    0.026 | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q_reg[ |  ^   | RST_MUX  | SDFFRQX2M | 0.000 |   0.129 |    0.026 | 
     | 0]/RN                                              |      |          |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk    |           |       |   0.000 |    0.103 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.103 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.103 | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/Q_reg[ |  ^   | REF_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.103 | 
     | 0]/CK                                              |      |             |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/
sync_reg/CK 
Endpoint:   u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/sync_reg/RN (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.078
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.022
  Arrival Time                  0.129
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |          |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst |           |       |   0.000 |   -0.107 | 
     | u_MUX2_RST/U1/B                                    |  ^   | scan_rst | MX2X2M    | 0.000 |   0.000 |   -0.107 | 
     | u_MUX2_RST/U1/Y                                    |  ^   | RST_MUX  | MX2X2M    | 0.129 |   0.129 |    0.022 | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/sync_r |  ^   | RST_MUX  | SDFFRQX1M | 0.000 |   0.129 |    0.022 | 
     | eg/RN                                              |      |          |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk    |           |       |   0.000 |    0.107 | 
     | u_MUX2_TX_CLOCK/U1/B                               |  ^   | scan_clk    | CLKMX2X4M | 0.000 |   0.000 |    0.107 | 
     | u_MUX2_TX_CLOCK/U1/Y                               |  ^   | REF_CLK_MUX | CLKMX2X4M | 0.000 |   0.000 |    0.107 | 
     | u_REF_CLK_RST_SYN/u_Multi_Flop_Synchronizer/sync_r |  ^   | REF_CLK_MUX | SDFFRQX1M | 0.000 |   0.000 |    0.107 | 
     | eg/CK                                              |      |             |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin u_Clock_Divider/odd_edge_tog_reg/CK 
Endpoint:   u_Clock_Divider/odd_edge_tog_reg/SN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                       0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.146
  Arrival Time                  0.322
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |          Net          |   Cell   | Delay | Arrival | Required | 
     |                                     |      |                       |          |       |  Time   |   Time   | 
     |-------------------------------------+------+-----------------------+----------+-------+---------+----------| 
     | scan_rst                            |  ^   | scan_rst              |          |       |   0.000 |   -0.177 | 
     | u_MUX2_UART_RST/U1/B                |  ^   | scan_rst              | MX2X8M   | 0.000 |   0.000 |   -0.177 | 
     | u_MUX2_UART_RST/U1/Y                |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M   | 0.318 |   0.318 |    0.141 | 
     | u_Clock_Divider/odd_edge_tog_reg/SN |  ^   | UART_CLK_Sync_RST_MUX | SDFFSX1M | 0.004 |   0.322 |    0.146 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |     Net      |   Cell   | Delay | Arrival | Required | 
     |                                     |      |              |          |       |  Time   |   Time   | 
     |-------------------------------------+------+--------------+----------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk     |          |       |   0.000 |    0.177 | 
     | u_MUX2_RX_CLOCK/U1/B                |  ^   | scan_clk     | MX2X2M   | 0.000 |   0.000 |    0.177 | 
     | u_MUX2_RX_CLOCK/U1/Y                |  ^   | UART_CLK_MUX | MX2X2M   | 0.000 |   0.000 |    0.177 | 
     | u_Clock_Divider/odd_edge_tog_reg/CK |  ^   | UART_CLK_MUX | SDFFSX1M | 0.000 |   0.000 |    0.177 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin u_Clock_Divider/div_clk_reg/CK 
Endpoint:   u_Clock_Divider/div_clk_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.320
  Slack Time                    0.285
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                |      |                       |           |       |  Time   |   Time   | 
     |--------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                       |  ^   | scan_rst              |           |       |   0.000 |   -0.285 | 
     | u_MUX2_UART_RST/U1/B           |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.285 | 
     | u_MUX2_UART_RST/U1/Y           |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.033 | 
     | u_Clock_Divider/div_clk_reg/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.002 |   0.320 |    0.035 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk     |           |       |   0.000 |    0.285 | 
     | u_MUX2_RX_CLOCK/U1/B           |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.285 | 
     | u_MUX2_RX_CLOCK/U1/Y           |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.285 | 
     | u_Clock_Divider/div_clk_reg/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.285 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_
Counter/edge_cnt_reg[3]/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[3]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.321
  Slack Time                    0.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.286 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.286 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.033 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.003 |   0.321 |    0.035 | 
     | e_cnt_reg[3]/RN                                    |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |              |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk     |           |       |   0.000 |    0.286 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.286 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.286 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.286 | 
     | e_cnt_reg[3]/CK                                    |      |              |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_
Counter/edge_cnt_reg[4]/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[4]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.321
  Slack Time                    0.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.286 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.286 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.033 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.003 |   0.321 |    0.035 | 
     | e_cnt_reg[4]/RN                                    |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |              |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk     |           |       |   0.000 |    0.286 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.286 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.286 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.286 | 
     | e_cnt_reg[4]/CK                                    |      |              |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin u_UART/u_RX1/u_RX_FSM/data_valid_reg/CK 
Endpoint:   u_UART/u_RX1/u_RX_FSM/data_valid_reg/RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.321
  Slack Time                    0.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                         |      |                       |           |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                |  ^   | scan_rst              |           |       |   0.000 |   -0.286 | 
     | u_MUX2_UART_RST/U1/B                    |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.286 | 
     | u_MUX2_UART_RST/U1/Y                    |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.032 | 
     | u_UART/u_RX1/u_RX_FSM/data_valid_reg/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.003 |   0.321 |    0.035 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                         |      |              |           |       |  Time   |   Time   | 
     |-----------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                |  ^   | scan_clk     |           |       |   0.000 |    0.286 | 
     | u_MUX2_RX_CLOCK/U1/B                    |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.286 | 
     | u_MUX2_RX_CLOCK/U1/Y                    |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.286 | 
     | u_UART/u_RX1/u_RX_FSM/data_valid_reg/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.286 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin u_Clock_Divider/couter_reg[0]/CK 
Endpoint:   u_Clock_Divider/couter_reg[0]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.322
  Slack Time                    0.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                  |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                         |  ^   | scan_rst              |           |       |   0.000 |   -0.286 | 
     | u_MUX2_UART_RST/U1/B             |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.286 | 
     | u_MUX2_UART_RST/U1/Y             |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.032 | 
     | u_Clock_Divider/couter_reg[0]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.322 |    0.035 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |      |              |           |       |  Time   |   Time   | 
     |----------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk     |           |       |   0.000 |    0.286 | 
     | u_MUX2_RX_CLOCK/U1/B             |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.286 | 
     | u_MUX2_RX_CLOCK/U1/Y             |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.286 | 
     | u_Clock_Divider/couter_reg[0]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.286 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin u_UART/u_RX1/u_RX_FSM/CurrentState_reg[2]/
CK 
Endpoint:   u_UART/u_RX1/u_RX_FSM/CurrentState_reg[2]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.322
  Slack Time                    0.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                              |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                     |  ^   | scan_rst              |           |       |   0.000 |   -0.286 | 
     | u_MUX2_UART_RST/U1/B                         |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.286 | 
     | u_MUX2_UART_RST/U1/Y                         |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.032 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[2]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.322 |    0.035 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                              |      |              |           |       |  Time   |   Time   | 
     |----------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                     |  ^   | scan_clk     |           |       |   0.000 |    0.286 | 
     | u_MUX2_RX_CLOCK/U1/B                         |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.286 | 
     | u_MUX2_RX_CLOCK/U1/Y                         |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.286 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[2]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.286 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin u_UART/u_RX1/u_RX_FSM/Error_REG_reg/CK 
Endpoint:   u_UART/u_RX1/u_RX_FSM/Error_REG_reg/RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.322
  Slack Time                    0.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                        |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                               |  ^   | scan_rst              |           |       |   0.000 |   -0.286 | 
     | u_MUX2_UART_RST/U1/B                   |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.286 | 
     | u_MUX2_UART_RST/U1/Y                   |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.032 | 
     | u_UART/u_RX1/u_RX_FSM/Error_REG_reg/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.322 |    0.035 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                        |      |              |           |       |  Time   |   Time   | 
     |----------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                               |  ^   | scan_clk     |           |       |   0.000 |    0.286 | 
     | u_MUX2_RX_CLOCK/U1/B                   |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.286 | 
     | u_MUX2_RX_CLOCK/U1/Y                   |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.286 | 
     | u_UART/u_RX1/u_RX_FSM/Error_REG_reg/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.286 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_
Counter/finish_reg/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/finish_reg/RN (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                     (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.322
  Slack Time                    0.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.286 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.286 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.032 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/fin |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.322 |    0.035 | 
     | ish_reg/RN                                         |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |              |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk     |           |       |   0.000 |    0.286 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.286 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.286 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/fin |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.286 | 
     | ish_reg/CK                                         |      |              |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_
Counter/edge_cnt_reg[1]/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[1]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.322
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.032 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.322 |    0.035 | 
     | e_cnt_reg[1]/RN                                    |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |              |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk     |           |       |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.287 | 
     | e_cnt_reg[1]/CK                                    |      |              |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_
Counter/edge_cnt_reg[2]/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[2]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.322
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.032 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.322 |    0.035 | 
     | e_cnt_reg[2]/RN                                    |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |              |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk     |           |       |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.287 | 
     | e_cnt_reg[2]/CK                                    |      |              |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_
Counter/edge_cnt_reg[0]/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edge_cnt_reg[0]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.322
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.031 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.322 |    0.035 | 
     | e_cnt_reg[0]/RN                                    |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |              |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk     |           |       |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Edge_Bit_Counter/edg |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.287 | 
     | e_cnt_reg[0]/CK                                    |      |              |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]/
CK 
Endpoint:   u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.322
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                              |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                     |  ^   | scan_rst              |           |       |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/B                         |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/Y                         |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.031 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.004 |   0.322 |    0.035 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                              |      |              |           |       |  Time   |   Time   | 
     |----------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                     |  ^   | scan_clk     |           |       |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/B                         |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/Y                         |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[0]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.287 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin u_Clock_Divider/couter_reg[1]/CK 
Endpoint:   u_Clock_Divider/couter_reg[1]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.323
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                  |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                         |  ^   | scan_rst              |           |       |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/B             |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/Y             |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.031 | 
     | u_Clock_Divider/couter_reg[1]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.323 |    0.035 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |      |              |           |       |  Time   |   Time   | 
     |----------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk     |           |       |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/B             |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/Y             |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_Clock_Divider/couter_reg[1]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.287 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin u_UART/u_RX1/u_Data_Sampling/bits_reg[0]/CK 
Endpoint:   u_UART/u_RX1/u_Data_Sampling/bits_reg[0]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.323
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                             |      |                       |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                    |  ^   | scan_rst              |           |       |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/B                        |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/Y                        |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.031 | 
     | u_UART/u_RX1/u_Data_Sampling/bits_reg[0]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.323 |    0.035 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                             |      |              |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                    |  ^   | scan_clk     |           |       |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/B                        |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/Y                        |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_UART/u_RX1/u_Data_Sampling/bits_reg[0]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.287 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin u_UART/u_RX1/u_Data_Sampling/bits_reg[1]/CK 
Endpoint:   u_UART/u_RX1/u_Data_Sampling/bits_reg[1]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.323
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                             |      |                       |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                    |  ^   | scan_rst              |           |       |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/B                        |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/Y                        |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.031 | 
     | u_UART/u_RX1/u_Data_Sampling/bits_reg[1]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.323 |    0.035 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                             |      |              |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                    |  ^   | scan_clk     |           |       |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/B                        |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/Y                        |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_UART/u_RX1/u_Data_Sampling/bits_reg[1]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.287 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin u_Clock_Divider/couter_reg[2]/CK 
Endpoint:   u_Clock_Divider/couter_reg[2]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.323
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                  |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                         |  ^   | scan_rst              |           |       |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/B             |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/Y             |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.031 | 
     | u_Clock_Divider/couter_reg[2]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.323 |    0.035 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |      |              |           |       |  Time   |   Time   | 
     |----------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk     |           |       |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/B             |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/Y             |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_Clock_Divider/couter_reg[2]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.287 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin u_UART/u_RX1/u_Data_Sampling/bits_reg[2]/CK 
Endpoint:   u_UART/u_RX1/u_Data_Sampling/bits_reg[2]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.323
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                             |      |                       |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                    |  ^   | scan_rst              |           |       |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/B                        |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/Y                        |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.031 | 
     | u_UART/u_RX1/u_Data_Sampling/bits_reg[2]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.323 |    0.035 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                             |      |              |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                    |  ^   | scan_clk     |           |       |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/B                        |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/Y                        |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_UART/u_RX1/u_Data_Sampling/bits_reg[2]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.287 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/
bits_counter_reg[2]/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[2]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.323
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.287 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.031 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_co |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.323 |    0.035 | 
     | unter_reg[2]/RN                                    |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |              |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk     |           |       |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.287 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_co |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.287 | 
     | unter_reg[2]/CK                                    |      |              |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[0]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[0]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.323
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                       |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                   |  ^   | scan_rst              |           |       |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/B                       |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/Y                       |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.031 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[0]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.323 |    0.035 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk     |           |       |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[0]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.288 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/
bits_counter_reg[0]/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[0]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.323
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.031 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_co |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.323 |    0.035 | 
     | unter_reg[0]/RN                                    |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |              |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk     |           |       |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_co |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.288 | 
     | unter_reg[0]/CK                                    |      |              |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/
bits_counter_reg[1]/CK 
Endpoint:   u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_counter_reg[1]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.323
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.031 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_co |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.323 |    0.035 | 
     | unter_reg[1]/RN                                    |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |              |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk     |           |       |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/B                               |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/Y                               |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_UART/u_RX1/u_Counter_Unit/u_Bits_Counter/bits_co |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.288 | 
     | unter_reg[1]/CK                                    |      |              |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin u_UART/u_RX1/u_RX_FSM/CurrentState_reg[1]/
CK 
Endpoint:   u_UART/u_RX1/u_RX_FSM/CurrentState_reg[1]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.323
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                              |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                     |  ^   | scan_rst              |           |       |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/B                         |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/Y                         |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.031 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[1]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.323 |    0.035 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                              |      |              |           |       |  Time   |   Time   | 
     |----------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                     |  ^   | scan_clk     |           |       |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/B                         |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/Y                         |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_UART/u_RX1/u_RX_FSM/CurrentState_reg[1]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.288 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[7]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[7]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.323
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                       |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                   |  ^   | scan_rst              |           |       |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/B                       |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/Y                       |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.030 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[7]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.323 |    0.035 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk     |           |       |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[7]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.288 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[6]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[6]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.323
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                       |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                   |  ^   | scan_rst              |           |       |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/B                       |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/Y                       |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.030 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[6]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.323 |    0.035 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk     |           |       |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[6]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.288 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[4]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[4]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.323
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                       |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                   |  ^   | scan_rst              |           |       |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/B                       |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/Y                       |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.030 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[4]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.323 |    0.035 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk     |           |       |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[4]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.288 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[1]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[1]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.323
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                       |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                   |  ^   | scan_rst              |           |       |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/B                       |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/Y                       |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.030 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[1]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.323 |    0.035 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk     |           |       |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[1]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.288 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[5]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[5]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.324
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                       |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                   |  ^   | scan_rst              |           |       |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/B                       |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/Y                       |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.030 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[5]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.324 |    0.035 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk     |           |       |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[5]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.288 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[2]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[2]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.324
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                       |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                   |  ^   | scan_rst              |           |       |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/B                       |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/Y                       |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.030 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[2]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.324 |    0.035 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk     |           |       |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[2]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.288 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin u_UART/u_RX1/u_Deserializer/Data_reg[3]/CK 
Endpoint:   u_UART/u_RX1/u_Deserializer/Data_reg[3]/RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.324
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                       |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                   |  ^   | scan_rst              |           |       |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/B                       |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.288 | 
     | u_MUX2_UART_RST/U1/Y                       |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.030 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[3]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.005 |   0.324 |    0.035 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |              |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk     |           |       |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/B                       |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_MUX2_RX_CLOCK/U1/Y                       |  ^   | UART_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.288 | 
     | u_UART/u_RX1/u_Deserializer/Data_reg[3]/CK |  ^   | UART_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.288 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin u_UART/u_UART_TX_Top1/u_FSM/Current_State_
reg[0]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/RN (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                            (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.326
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.290 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.290 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.028 | 
     | u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/R |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.007 |   0.326 |    0.035 | 
     | N                                                  |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.290 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.290 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.290 | 
     | u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[0]/C |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.290 | 
     | K                                                  |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin u_Tx_Data_Syn/u_Pulse_Gen/Q_reg/CK 
Endpoint:   u_Tx_Data_Syn/u_Pulse_Gen/Q_reg/RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.326
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                       |           |       |  Time   |   Time   | 
     |------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                           |  ^   | scan_rst              |           |       |   0.000 |   -0.291 | 
     | u_MUX2_UART_RST/U1/B               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.291 | 
     | u_MUX2_UART_RST/U1/Y               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.027 | 
     | u_Tx_Data_Syn/u_Pulse_Gen/Q_reg/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.008 |   0.326 |    0.035 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                    |      |            |           |       |  Time   |   Time   | 
     |------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk   |           |       |   0.000 |    0.291 | 
     | u_MUX2/U1/B                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.291 | 
     | u_MUX2/U1/Y                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.291 | 
     | u_Tx_Data_Syn/u_Pulse_Gen/Q_reg/CK |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.291 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_
Multi_bits/genblk1[0].u0/Q_reg[0]/CK 
Endpoint:   u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits/genblk1[0].u0/Q_
reg[0]/RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                            
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.327
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.291 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.291 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.027 | 
     | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.009 |   0.327 |    0.035 | 
     | /genblk1[0].u0/Q_reg[0]/RN                         |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.291 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.291 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.291 | 
     | u_Tx_Data_Syn/u_Multi_Flop_Synchronizer_Multi_bits |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.291 | 
     | /genblk1[0].u0/Q_reg[0]/CK                         |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin u_Tx_Data_Syn/Enable_Pulse_reg/CK 
Endpoint:   u_Tx_Data_Syn/Enable_Pulse_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.328
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                   |      |                       |           |       |  Time   |   Time   | 
     |-----------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                          |  ^   | scan_rst              |           |       |   0.000 |   -0.292 | 
     | u_MUX2_UART_RST/U1/B              |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.292 | 
     | u_MUX2_UART_RST/U1/Y              |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.026 | 
     | u_Tx_Data_Syn/Enable_Pulse_reg/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.010 |   0.328 |    0.035 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |      |            |           |       |  Time   |   Time   | 
     |-----------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                          |  ^   | scan_clk   |           |       |   0.000 |    0.292 | 
     | u_MUX2/U1/B                       |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.292 | 
     | u_MUX2/U1/Y                       |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.292 | 
     | u_Tx_Data_Syn/Enable_Pulse_reg/CK |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.292 | 
     +------------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Counter/Counter_reg[0]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[0]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                           
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.328
  Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.293 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.293 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.025 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/C |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.010 |   0.328 |    0.035 | 
     | ounter_reg[0]/RN                                   |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.293 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.293 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.293 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/C |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.293 | 
     | ounter_reg[0]/CK                                   |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Counter/Counter_reg[1]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[1]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                           
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.328
  Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.293 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.293 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.025 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/C |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.010 |   0.328 |    0.035 | 
     | ounter_reg[1]/RN                                   |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.293 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.293 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.293 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/C |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.293 | 
     | ounter_reg[1]/CK                                   |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin u_UART/u_UART_TX_Top1/u_FSM/Current_State_
reg[1]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[1]/RN (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                            (^) triggered 
by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.328
  Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.293 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.293 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.025 | 
     | u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[1]/R |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.010 |   0.328 |    0.035 | 
     | N                                                  |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.293 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.293 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.293 | 
     | u_UART/u_UART_TX_Top1/u_FSM/Current_State_reg[1]/C |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.293 | 
     | K                                                  |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin u_Clock_Divider/couter_reg[3]/CK 
Endpoint:   u_Clock_Divider/couter_reg[3]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.028
  Arrival Time                  0.321
  Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |          Net          |   Cell   | Delay | Arrival | Required | 
     |                                  |      |                       |          |       |  Time   |   Time   | 
     |----------------------------------+------+-----------------------+----------+-------+---------+----------| 
     | scan_rst                         |  ^   | scan_rst              |          |       |   0.000 |   -0.293 | 
     | u_MUX2_UART_RST/U1/B             |  ^   | scan_rst              | MX2X8M   | 0.000 |   0.000 |   -0.293 | 
     | u_MUX2_UART_RST/U1/Y             |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M   | 0.318 |   0.318 |    0.025 | 
     | u_Clock_Divider/couter_reg[3]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRX1M | 0.002 |   0.321 |    0.028 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net      |   Cell   | Delay | Arrival | Required | 
     |                                  |      |              |          |       |  Time   |   Time   | 
     |----------------------------------+------+--------------+----------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk     |          |       |   0.000 |    0.293 | 
     | u_MUX2_RX_CLOCK/U1/B             |  ^   | scan_clk     | MX2X2M   | 0.000 |   0.000 |    0.293 | 
     | u_MUX2_RX_CLOCK/U1/Y             |  ^   | UART_CLK_MUX | MX2X2M   | 0.000 |   0.000 |    0.293 | 
     | u_Clock_Divider/couter_reg[3]/CK |  ^   | UART_CLK_MUX | SDFFRX1M | 0.000 |   0.000 |    0.293 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Counter/Counter_reg[2]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/Counter_reg[2]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                           
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.329
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.294 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.294 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.025 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/C |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.011 |   0.329 |    0.035 | 
     | ounter_reg[2]/RN                                   |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.294 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.294 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.294 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Counter/C |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.294 | 
     | ounter_reg[2]/CK                                   |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[0]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[0]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                           
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.329
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.294 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.294 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.024 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.011 |   0.329 |    0.035 | 
     | r/Data_reg[0]/RN                                   |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.294 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.294 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.294 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.294 | 
     | r/Data_reg[0]/CK                                   |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[2]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[2]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                           
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.329
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.294 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.294 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.024 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.011 |   0.329 |    0.035 | 
     | r/Data_reg[2]/RN                                   |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.294 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.294 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.294 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.294 | 
     | r/Data_reg[2]/CK                                   |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[1]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[1]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                           
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.330
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.294 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.294 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.024 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.011 |   0.330 |    0.035 | 
     | r/Data_reg[1]/RN                                   |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.294 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.294 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.294 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.294 | 
     | r/Data_reg[1]/CK                                   |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[7]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[7]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                           
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.330
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.295 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.295 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.024 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.012 |   0.330 |    0.035 | 
     | r/Data_reg[7]/RN                                   |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.295 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.295 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.295 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.295 | 
     | r/Data_reg[7]/CK                                   |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin u_UART/u_UART_TX_Top1/u_Serializer_Top/u_
Serializer/Data_reg[6]/CK 
Endpoint:   u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serializer/Data_reg[6]/RN 
(^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                                           
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.330
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                                           |  ^   | scan_rst              |           |       |   0.000 |   -0.295 | 
     | u_MUX2_UART_RST/U1/B                               |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.295 | 
     | u_MUX2_UART_RST/U1/Y                               |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.023 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.012 |   0.330 |    0.035 | 
     | r/Data_reg[6]/RN                                   |      |                       |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk   |           |       |   0.000 |    0.295 | 
     | u_MUX2/U1/B                                        |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.295 | 
     | u_MUX2/U1/Y                                        |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.295 | 
     | u_UART/u_UART_TX_Top1/u_Serializer_Top/u_Serialize |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.295 | 
     | r/Data_reg[6]/CK                                   |      |            |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin u_Tx_Data_Syn/Sync_Bus_reg[7]/CK 
Endpoint:   u_Tx_Data_Syn/Sync_Bus_reg[7]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.331
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                  |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                         |  ^   | scan_rst              |           |       |   0.000 |   -0.295 | 
     | u_MUX2_UART_RST/U1/B             |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.295 | 
     | u_MUX2_UART_RST/U1/Y             |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.023 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[7]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.012 |   0.331 |    0.035 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |      |            |           |       |  Time   |   Time   | 
     |----------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk   |           |       |   0.000 |    0.295 | 
     | u_MUX2/U1/B                      |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.295 | 
     | u_MUX2/U1/Y                      |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.295 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[7]/CK |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.295 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin u_Tx_Data_Syn/Sync_Bus_reg[6]/CK 
Endpoint:   u_Tx_Data_Syn/Sync_Bus_reg[6]/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Removal                      -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.331
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                  |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_rst                         |  ^   | scan_rst              |           |       |   0.000 |   -0.295 | 
     | u_MUX2_UART_RST/U1/B             |  ^   | scan_rst              | MX2X8M    | 0.000 |   0.000 |   -0.295 | 
     | u_MUX2_UART_RST/U1/Y             |  ^   | UART_CLK_Sync_RST_MUX | MX2X8M    | 0.318 |   0.318 |    0.023 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[6]/RN |  ^   | UART_CLK_Sync_RST_MUX | SDFFRQX2M | 0.013 |   0.331 |    0.035 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |      |            |           |       |  Time   |   Time   | 
     |----------------------------------+------+------------+-----------+-------+---------+----------| 
     | scan_clk                         |  ^   | scan_clk   |           |       |   0.000 |    0.295 | 
     | u_MUX2/U1/B                      |  ^   | scan_clk   | MX2X2M    | 0.000 |   0.000 |    0.295 | 
     | u_MUX2/U1/Y                      |  ^   | TX_CLK_MUX | MX2X2M    | 0.000 |   0.000 |    0.295 | 
     | u_Tx_Data_Syn/Sync_Bus_reg[6]/CK |  ^   | TX_CLK_MUX | SDFFRQX2M | 0.000 |   0.000 |    0.295 | 
     +-----------------------------------------------------------------------------------------------+ 

