`ifndef ALU_CONTRAL_SIGNAL_V
`define ALU_CONTRAL_SIGNAL_V

`define ALU_CTL_ADD    24'b000000000000000000000001
`define ALU_CTL_SUB    24'b000000000000000000000010
`define ALU_CTL_MUL    24'b000000000000000000000100
`define ALU_CTL_DIV    24'b000000000000000000001000
`define ALU_CTL_REM    24'b000000000000000000010000
`define ALU_CTL_DIVU   24'b000000000000000000100000
`define ALU_CTL_REMU   24'b000000000000000001000000
`define ALU_CTL_MULH   24'b000000000000000010000000
`define ALU_CTL_MULHU  24'b000000000000000100000000
`define ALU_CTL_MULHSU 24'b000000000000001000000000
`define ALU_CTL_SLT    24'b000000000000010000000000
`define ALU_CTL_SLTU   24'b000000000000100000000000
`define ALU_CTL_SLL    24'b000000000001000000000000
`define ALU_CTL_SRL    24'b000000000010000000000000
`define ALU_CTL_SRA    24'b000000000100000000000000
`define ALU_CTL_OR     24'b000000001000000000000000
`define ALU_CTL_AND    24'b000000010000000000000000
`define ALU_CTL_XOR    24'b000000100000000000000000

`endif 