INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/reports/atax_0_0_hw
	Log files: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/logs/atax_0_0_hw
INFO: [v++ 60-1548] Creating build summary session with primary output /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/atax_0_0_hw.xo.compile_summary, at Wed Nov 20 15:33:34 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/reports/atax_0_0_hw/v++_compile_atax_0_0_hw_guidance.html', at Wed Nov 20 15:33:34 2024
INFO: [v++ 60-895]   Target platform: /home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u250_gen3x16_xdma_4_1_202210_1
INFO: [v++ 60-242] Creating kernel: 'atax_0_0'

===>The following messages were generated while  performing high-level synthesis for kernel: atax_0_0 Log file: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/atax_0_0_hw/atax_0_0/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_43_2_VITIS_LOOP_49_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 160, loop 'VITIS_LOOP_43_2_VITIS_LOOP_49_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_147_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_147_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_183_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_183_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_201_2_VITIS_LOOP_207_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 235, loop 'VITIS_LOOP_201_2_VITIS_LOOP_207_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_305_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_305_5'
INFO: [v++ 200-789] **** Estimated Fmax: 322.06 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/reports/atax_0_0_hw/system_estimate_atax_0_0_hw.xtxt
INFO: [v++ 60-586] Created /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/atax_0_0_hw.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/atax_0_0_hw.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 2s
