{:input (genetic.crossover/dumb-crossover 1310422509 (genetic.mutation/change-constant-value 1604116307 (genetic.mutation/change-constant-value 323011997 (genetic.mutation/change-constant-value 2048927328 (genetic.representation/genetic-representation "examples/58030.B227B96A.blif")))) (genetic.mutation/change-constant-value 2009301068 (genetic.mutation/change-constant-value 35081917 (genetic.mutation/change-constant-value 81537226 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_1, wire3_8, wire4_7, wire5_8);\n  wire \\:missing_edge ;\n  input wire0_1;\n  wire wire0_1;\n  input wire3_8;\n  wire wire3_8;\n  input wire4_7;\n  wire wire4_7;\n  output wire5_8;\n  wire wire5_8;\n  wire \\wire7_:missing ;\n  wire wire8_1;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h6 >> { wire8_1, wire0_1 };\n  assign \\wire7_:missing  = 2'h1 >> wire4_7;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire8_1 = wire3_8;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/A8B9DA80.v:3.1-22.10\" *)\nmodule postsynth(wire0_1, wire3_8, wire4_7, wire5_8);\n  (* src = \"/tmp/fuzzmount6020635C/A8B9DA80.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/A8B9DA80.v:5.9-5.16\" *)\n  input wire0_1;\n  wire wire0_1;\n  (* src = \"/tmp/fuzzmount6020635C/A8B9DA80.v:7.9-7.16\" *)\n  input wire3_8;\n  wire wire3_8;\n  (* src = \"/tmp/fuzzmount6020635C/A8B9DA80.v:9.9-9.16\" *)\n  input wire4_7;\n  wire wire4_7;\n  (* src = \"/tmp/fuzzmount6020635C/A8B9DA80.v:11.10-11.17\" *)\n  output wire5_8;\n  wire wire5_8;\n  (* src = \"/tmp/fuzzmount6020635C/A8B9DA80.v:14.8-14.15\" *)\n  (* unused_bits = \"0\" *)\n  wire wire8_1;\n  (* src = \"/tmp/fuzzmount6020635C/A8B9DA80.v:15.8-15.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire5_8 = 1'hx;\n  assign wire8_1 = wire3_8;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 13:03:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49/src/top.v'.\nSBY 13:03:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] Copy '/tmp/fuzzmount6020635C/A8B9DA80.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49/src/A8B9DA80.v'.\nSBY 13:03:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] Copy '/tmp/fuzzmount6020635C/A8B9DA80.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49/src/A8B9DA80.post.v'.\nSBY 13:03:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] engine_0: abc pdr\nSBY 13:03:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 13:03:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] base: /tmp/fuzzmount6020635C/top.v:9: Warning: Identifier `\\clk' is implicitly declared.\nSBY 13:03:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] base: Warning: Wire presynth.\\wire5_8 is used but has no driver.\nSBY 13:03:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:03:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] base: finished (returncode=0)\nSBY 13:03:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 13:03:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] aig: Warning: Wire presynth.\\wire5_8 is used but has no driver.\nSBY 13:03:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:03:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] aig: finished (returncode=0)\nSBY 13:03:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 13:03:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 13:03:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] engine_0: Warning: The network has no constraints.\nSBY 13:03:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 13:03:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] engine_0: finished (returncode=0)\nSBY 13:03:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] engine_0: Status returned by engine: FAIL\nSBY 13:03:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY 13:03:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 13:03:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] summary: engine_0 (abc pdr) returned FAIL\nSBY 13:03:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49'.\nSBY 13:03:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdf4mgm49] DONE (FAIL, rc=2)\n", :err ""}}}