strict digraph "" {
	node [label="\N"];
	"11:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f42a2339390>",
		fillcolor=lightcyan,
		label="11:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"11:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f42a23394d0>",
		fillcolor=cadetblue,
		label="11:BS
pos = 2'd1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f42a23394d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:CA" -> "11:BS"	[cond="[]",
		lineno=None];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f42a2339650>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"13:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f42a2339690>",
		fillcolor=cadetblue,
		label="13:BS
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f42a2339690>]",
		style=filled,
		typ=BlockingSubstitution];
	"13:CA" -> "13:BS"	[cond="[]",
		lineno=None];
	"9:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f42a23397d0>",
		fillcolor=cadetblue,
		label="9:BS
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f42a23397d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"9:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"7:CX"	[ast="<pyverilog.vparser.ast.CasexStatement object at 0x7f42a2339950>",
		fillcolor=lightgray,
		label="7:CX",
		statements="[]",
		style=filled,
		typ=CasexStatement];
	"7:CX" -> "11:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"7:CX" -> "13:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"10:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f42a2339c90>",
		fillcolor=lightcyan,
		label="10:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "10:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"9:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f42a2339bd0>",
		fillcolor=lightcyan,
		label="9:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "9:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"8:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f42a2339a10>",
		fillcolor=lightcyan,
		label="8:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "8:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"12:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f42a2339e90>",
		fillcolor=lightcyan,
		label="12:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "12:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"10:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f42a2339d10>",
		fillcolor=cadetblue,
		label="10:BS
pos = 2'd1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f42a2339d10>]",
		style=filled,
		typ=BlockingSubstitution];
	"10:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"10:CA" -> "10:BS"	[cond="[]",
		lineno=None];
	"8:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f42a2339a90>",
		fillcolor=cadetblue,
		label="8:BS
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f42a2339a90>]",
		style=filled,
		typ=BlockingSubstitution];
	"8:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f42a2339f10>",
		fillcolor=cadetblue,
		label="12:BS
pos = 2'd2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f42a2339f10>]",
		style=filled,
		typ=BlockingSubstitution];
	"12:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"13:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f42a1bc0110>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"6:AL" -> "7:CX"	[cond="[]",
		lineno=None];
	"11:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"9:CA" -> "9:BS"	[cond="[]",
		lineno=None];
	"8:CA" -> "8:BS"	[cond="[]",
		lineno=None];
	"12:CA" -> "12:BS"	[cond="[]",
		lineno=None];
}
