# Available taxonomies
Produced by enabling every possible category in the window opened by button 9, Vivado 2020.2.
On clicking the button, Vivado produces the following command:

`set_property taxonomy { ` ... ` } [ipx::current_core]`

Then, executing `get_property taxonomy [ ipx::current_core ]` produces:

`/AXI_Infrastructure`
`/AXI_Peripheral`
`/Automotive_&_Industrial`
`/Automotive_&_Industrial/Automotive`
`/BaseIP`
`/Basic_Elements`
`/Basic_Elements/Accumulators`
`/Basic_Elements/Comparators`
`/Basic_Elements/Counters`
`/Basic_Elements/Memory_Elements`
`/Basic_Elements/Registers,_Shifters_&_Pipelining`
`/Communication_&_Networking`
`/Communication_&_Networking/Error_Correction`
`/Communication_&_Networking/Ethernet`
`/Communication_&_Networking/Modulation`
`/Communication_&_Networking/Networking`
`/Communication_&_Networking/Serial_Interfaces`
`/Communication_&_Networking/Telecommunications`
`/Communication_&_Networking/Wireless`
`/Debug_&_Verification`
`/Debug_&_Verification/ChipScope_Pro`
`/Debug_&_Verification/Debug`
`/Debug_&_Verification/Verification`
`/Digital_Signal_Processing`
`/Digital_Signal_Processing/Building_Blocks`
`/Digital_Signal_Processing/Filters`
`/Digital_Signal_Processing/Modulation`
`/Digital_Signal_Processing/Transforms`
`/Digital_Signal_Processing/Transforms/DFTs`
`/Digital_Signal_Processing/Transforms/FFTs`
`/Digital_Signal_Processing/Trig_Functions`
`/Digital_Signal_Processing/Waveform_Synthesis`
`/Embedded_Processing`
`/Embedded_Processing/AXI_Infrastructure`
`/Embedded_Processing/AXI_Infrastructure/DMA`
`/Embedded_Processing/AXI_Infrastructure/Interconnect`
`/Embedded_Processing/AXI_Peripheral`
`/Embedded_Processing/AXI_Peripheral/Analog`
`/Embedded_Processing/AXI_Peripheral/High_Speed_Peripheral`
`/Embedded_Processing/AXI_Peripheral/Low_Speed_Peripheral`
`/Embedded_Processing/Clock_&_Reset`
`/Embedded_Processing/Debug_&_Verification`
`/Embedded_Processing/Debug_&_Verification/Debug`
`/Embedded_Processing/Debug_&_Verification/Verification`
`/Embedded_Processing/Interprocessor_Communication`
`/Embedded_Processing/Memory_and_Memory_Controller`
`/Embedded_Processing/Processor`
`/Embedded_Processing/Utility`
`/FPGA_Features_and_Design`
`/FPGA_Features_and_Design/Clocking`
`/FPGA_Features_and_Design/IO_Interfaces`
`/FPGA_Features_and_Design/Soft_Error_Mitigation`
`/FPGA_Features_and_Design/System_Management`
`/FPGA_Features_and_Design/System_Monitor`
`/FPGA_Features_and_Design/XADC`
`/Math_Functions`
`/Math_Functions/CORDIC`
`/Math_Functions/Comparators`
`/Math_Functions/Conversions`
`/Math_Functions/Dividers`
`/Math_Functions/Floating_Point`
`/Math_Functions/Multipliers`
`/Math_Functions/Square_Root`
`/Math_Functions/Trig_Functions`
`/Memories_&_Storage_Elements`
`/Memories_&_Storage_Elements/CAMs`
`/Memories_&_Storage_Elements/FIFOs`
`/Memories_&_Storage_Elements/Memory_Interface_Generators`
`/Memories_&_Storage_Elements/RAMs_&_ROMs`
`/Partial_Reconfiguration`
`/Standard_Bus_Interfaces`
`/Standard_Bus_Interfaces/DisplayPort`
`/Standard_Bus_Interfaces/PCI`
`/Standard_Bus_Interfaces/PCI_Express`
`/Standard_Bus_Interfaces/RapidIO`
`/Storage,_NAS_and_SAN`
`/Storage,_NAS_and_SAN/Storage_Area_Networking`
`/Video_&_Image_Processing`
