ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_rtc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.RTC_ByteToBcd2,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	RTC_ByteToBcd2:
  26              	.LVL0:
  27              	.LFB178:
  28              		.file 1 "FWLIB/src/stm32f4xx_rtc.c"
   1:FWLIB/src/stm32f4xx_rtc.c **** /**
   2:FWLIB/src/stm32f4xx_rtc.c ****   ******************************************************************************
   3:FWLIB/src/stm32f4xx_rtc.c ****   * @file    stm32f4xx_rtc.c
   4:FWLIB/src/stm32f4xx_rtc.c ****   * @author  MCD Application Team
   5:FWLIB/src/stm32f4xx_rtc.c ****   * @version V1.8.0
   6:FWLIB/src/stm32f4xx_rtc.c ****   * @date    04-November-2016
   7:FWLIB/src/stm32f4xx_rtc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:FWLIB/src/stm32f4xx_rtc.c ****   *          functionalities of the Real-Time Clock (RTC) peripheral:
   9:FWLIB/src/stm32f4xx_rtc.c ****   *           + Initialization
  10:FWLIB/src/stm32f4xx_rtc.c ****   *           + Calendar (Time and Date) configuration
  11:FWLIB/src/stm32f4xx_rtc.c ****   *           + Alarms (Alarm A and Alarm B) configuration
  12:FWLIB/src/stm32f4xx_rtc.c ****   *           + WakeUp Timer configuration
  13:FWLIB/src/stm32f4xx_rtc.c ****   *           + Daylight Saving configuration
  14:FWLIB/src/stm32f4xx_rtc.c ****   *           + Output pin Configuration
  15:FWLIB/src/stm32f4xx_rtc.c ****   *           + Coarse digital Calibration configuration
  16:FWLIB/src/stm32f4xx_rtc.c ****   *           + Smooth digital Calibration configuration
  17:FWLIB/src/stm32f4xx_rtc.c ****   *           + TimeStamp configuration
  18:FWLIB/src/stm32f4xx_rtc.c ****   *           + Tampers configuration
  19:FWLIB/src/stm32f4xx_rtc.c ****   *           + Backup Data Registers configuration
  20:FWLIB/src/stm32f4xx_rtc.c ****   *           + Shift control synchronisation    
  21:FWLIB/src/stm32f4xx_rtc.c ****   *           + RTC Tamper and TimeStamp Pins Selection and Output Type Config configuration
  22:FWLIB/src/stm32f4xx_rtc.c ****   *           + Interrupts and flags management
  23:FWLIB/src/stm32f4xx_rtc.c ****   *
  24:FWLIB/src/stm32f4xx_rtc.c **** @verbatim
  25:FWLIB/src/stm32f4xx_rtc.c **** 
  26:FWLIB/src/stm32f4xx_rtc.c ****  ===================================================================
  27:FWLIB/src/stm32f4xx_rtc.c ****               ##### Backup Domain Operating Condition #####
  28:FWLIB/src/stm32f4xx_rtc.c ****  ===================================================================
  29:FWLIB/src/stm32f4xx_rtc.c ****  [..] The real-time clock (RTC), the RTC backup registers, and the backup 
  30:FWLIB/src/stm32f4xx_rtc.c ****       SRAM (BKP SRAM) can be powered from the VBAT voltage when the main 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 2


  31:FWLIB/src/stm32f4xx_rtc.c ****       VDD supply is powered off.
  32:FWLIB/src/stm32f4xx_rtc.c ****       To retain the content of the RTC backup registers, backup SRAM, and supply 
  33:FWLIB/src/stm32f4xx_rtc.c ****       the RTC when VDD is turned off, VBAT pin can be connected to an optional 
  34:FWLIB/src/stm32f4xx_rtc.c ****       standby voltage supplied by a battery or by another source.
  35:FWLIB/src/stm32f4xx_rtc.c **** 
  36:FWLIB/src/stm32f4xx_rtc.c ****  [..] To allow the RTC to operate even when the main digital supply (VDD) is turned
  37:FWLIB/src/stm32f4xx_rtc.c ****       off, the VBAT pin powers the following blocks:
  38:FWLIB/src/stm32f4xx_rtc.c ****    (#) The RTC
  39:FWLIB/src/stm32f4xx_rtc.c ****    (#) The LSE oscillator
  40:FWLIB/src/stm32f4xx_rtc.c ****    (#) The backup SRAM when the low power backup regulator is enabled
  41:FWLIB/src/stm32f4xx_rtc.c ****    (#) PC13 to PC15 I/Os, plus PI8 I/O (when available)
  42:FWLIB/src/stm32f4xx_rtc.c ****   
  43:FWLIB/src/stm32f4xx_rtc.c ****  [..] When the backup domain is supplied by VDD (analog switch connected to VDD),
  44:FWLIB/src/stm32f4xx_rtc.c ****       the following functions are available:
  45:FWLIB/src/stm32f4xx_rtc.c ****    (#) PC14 and PC15 can be used as either GPIO or LSE pins
  46:FWLIB/src/stm32f4xx_rtc.c ****    (#) PC13 can be used as a GPIO or as the RTC_AF1 pin
  47:FWLIB/src/stm32f4xx_rtc.c ****    (#) PI8 can be used as a GPIO or as the RTC_AF2 pin
  48:FWLIB/src/stm32f4xx_rtc.c ****   
  49:FWLIB/src/stm32f4xx_rtc.c ****  [..] When the backup domain is supplied by VBAT (analog switch connected to VBAT 
  50:FWLIB/src/stm32f4xx_rtc.c ****       because VDD is not present), the following functions are available:
  51:FWLIB/src/stm32f4xx_rtc.c ****    (#) PC14 and PC15 can be used as LSE pins only
  52:FWLIB/src/stm32f4xx_rtc.c ****    (#) PC13 can be used as the RTC_AF1 pin 
  53:FWLIB/src/stm32f4xx_rtc.c ****    (#) PI8 can be used as the RTC_AF2 pin
  54:FWLIB/src/stm32f4xx_rtc.c ****   
  55:FWLIB/src/stm32f4xx_rtc.c ****             
  56:FWLIB/src/stm32f4xx_rtc.c ****                    ##### Backup Domain Reset #####
  57:FWLIB/src/stm32f4xx_rtc.c ****  ===================================================================
  58:FWLIB/src/stm32f4xx_rtc.c ****  [..] The backup domain reset sets all RTC registers and the RCC_BDCR register 
  59:FWLIB/src/stm32f4xx_rtc.c ****       to their reset values. The BKPSRAM is not affected by this reset. The only
  60:FWLIB/src/stm32f4xx_rtc.c ****       way of resetting the BKPSRAM is through the Flash interface by requesting 
  61:FWLIB/src/stm32f4xx_rtc.c ****       a protection level change from 1 to 0.
  62:FWLIB/src/stm32f4xx_rtc.c ****  [..] A backup domain reset is generated when one of the following events occurs:
  63:FWLIB/src/stm32f4xx_rtc.c ****    (#) Software reset, triggered by setting the BDRST bit in the 
  64:FWLIB/src/stm32f4xx_rtc.c ****        RCC Backup domain control register (RCC_BDCR). You can use the
  65:FWLIB/src/stm32f4xx_rtc.c ****        RCC_BackupResetCmd().
  66:FWLIB/src/stm32f4xx_rtc.c ****    (#) VDD or VBAT power on, if both supplies have previously been powered off.
  67:FWLIB/src/stm32f4xx_rtc.c ****   
  68:FWLIB/src/stm32f4xx_rtc.c **** 
  69:FWLIB/src/stm32f4xx_rtc.c ****                    ##### Backup Domain Access #####
  70:FWLIB/src/stm32f4xx_rtc.c ****  ===================================================================
  71:FWLIB/src/stm32f4xx_rtc.c ****  [..] After reset, the backup domain (RTC registers, RTC backup data 
  72:FWLIB/src/stm32f4xx_rtc.c ****       registers and backup SRAM) is protected against possible unwanted write 
  73:FWLIB/src/stm32f4xx_rtc.c ****       accesses. 
  74:FWLIB/src/stm32f4xx_rtc.c ****  [..] To enable access to the RTC Domain and RTC registers, proceed as follows:
  75:FWLIB/src/stm32f4xx_rtc.c ****    (+) Enable the Power Controller (PWR) APB1 interface clock using the
  76:FWLIB/src/stm32f4xx_rtc.c ****        RCC_APB1PeriphClockCmd() function.
  77:FWLIB/src/stm32f4xx_rtc.c ****    (+) Enable access to RTC domain using the PWR_BackupAccessCmd() function.
  78:FWLIB/src/stm32f4xx_rtc.c ****    (+) Select the RTC clock source using the RCC_RTCCLKConfig() function.
  79:FWLIB/src/stm32f4xx_rtc.c ****    (+) Enable RTC Clock using the RCC_RTCCLKCmd() function.
  80:FWLIB/src/stm32f4xx_rtc.c ****   
  81:FWLIB/src/stm32f4xx_rtc.c ****   
  82:FWLIB/src/stm32f4xx_rtc.c ****                   ##### How to use RTC Driver #####
  83:FWLIB/src/stm32f4xx_rtc.c ****  ===================================================================
  84:FWLIB/src/stm32f4xx_rtc.c ****  [..] 
  85:FWLIB/src/stm32f4xx_rtc.c ****    (+) Enable the RTC domain access (see description in the section above)
  86:FWLIB/src/stm32f4xx_rtc.c ****    (+) Configure the RTC Prescaler (Asynchronous and Synchronous) and RTC hour 
  87:FWLIB/src/stm32f4xx_rtc.c ****        format using the RTC_Init() function.
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 3


  88:FWLIB/src/stm32f4xx_rtc.c ****   
  89:FWLIB/src/stm32f4xx_rtc.c ****  *** Time and Date configuration ***
  90:FWLIB/src/stm32f4xx_rtc.c ****  ===================================
  91:FWLIB/src/stm32f4xx_rtc.c ****  [..] 
  92:FWLIB/src/stm32f4xx_rtc.c ****    (+) To configure the RTC Calendar (Time and Date) use the RTC_SetTime()
  93:FWLIB/src/stm32f4xx_rtc.c ****        and RTC_SetDate() functions.
  94:FWLIB/src/stm32f4xx_rtc.c ****    (+) To read the RTC Calendar, use the RTC_GetTime() and RTC_GetDate() functions.
  95:FWLIB/src/stm32f4xx_rtc.c ****    (+) Use the RTC_DayLightSavingConfig() function to add or sub one
  96:FWLIB/src/stm32f4xx_rtc.c ****        hour to the RTC Calendar.    
  97:FWLIB/src/stm32f4xx_rtc.c ****   
  98:FWLIB/src/stm32f4xx_rtc.c ****  *** Alarm configuration ***
  99:FWLIB/src/stm32f4xx_rtc.c ****  ===========================
 100:FWLIB/src/stm32f4xx_rtc.c ****  [..]
 101:FWLIB/src/stm32f4xx_rtc.c ****    (+) To configure the RTC Alarm use the RTC_SetAlarm() function.
 102:FWLIB/src/stm32f4xx_rtc.c ****    (+) Enable the selected RTC Alarm using the RTC_AlarmCmd() function
 103:FWLIB/src/stm32f4xx_rtc.c ****    (+) To read the RTC Alarm, use the RTC_GetAlarm() function.
 104:FWLIB/src/stm32f4xx_rtc.c ****    (+) To read the RTC alarm SubSecond, use the RTC_GetAlarmSubSecond() function.
 105:FWLIB/src/stm32f4xx_rtc.c ****   
 106:FWLIB/src/stm32f4xx_rtc.c ****  *** RTC Wakeup configuration ***
 107:FWLIB/src/stm32f4xx_rtc.c ****  ================================
 108:FWLIB/src/stm32f4xx_rtc.c ****  [..] 
 109:FWLIB/src/stm32f4xx_rtc.c ****    (+) Configure the RTC Wakeup Clock source use the RTC_WakeUpClockConfig()
 110:FWLIB/src/stm32f4xx_rtc.c ****        function.
 111:FWLIB/src/stm32f4xx_rtc.c ****    (+) Configure the RTC WakeUp Counter using the RTC_SetWakeUpCounter() function  
 112:FWLIB/src/stm32f4xx_rtc.c ****    (+) Enable the RTC WakeUp using the RTC_WakeUpCmd() function  
 113:FWLIB/src/stm32f4xx_rtc.c ****    (+) To read the RTC WakeUp Counter register, use the RTC_GetWakeUpCounter() 
 114:FWLIB/src/stm32f4xx_rtc.c ****        function.
 115:FWLIB/src/stm32f4xx_rtc.c ****   
 116:FWLIB/src/stm32f4xx_rtc.c ****  *** Outputs configuration ***
 117:FWLIB/src/stm32f4xx_rtc.c ****  =============================
 118:FWLIB/src/stm32f4xx_rtc.c ****  [..] The RTC has 2 different outputs:
 119:FWLIB/src/stm32f4xx_rtc.c ****    (+) AFO_ALARM: this output is used to manage the RTC Alarm A, Alarm B
 120:FWLIB/src/stm32f4xx_rtc.c ****        and WaKeUp signals. To output the selected RTC signal on RTC_AF1 pin, use the 
 121:FWLIB/src/stm32f4xx_rtc.c ****        RTC_OutputConfig() function.                
 122:FWLIB/src/stm32f4xx_rtc.c ****    (+) AFO_CALIB: this output is 512Hz signal or 1Hz. To output the RTC Clock on 
 123:FWLIB/src/stm32f4xx_rtc.c ****        RTC_AF1 pin, use the RTC_CalibOutputCmd() function.
 124:FWLIB/src/stm32f4xx_rtc.c ****   
 125:FWLIB/src/stm32f4xx_rtc.c ****  *** Smooth digital Calibration configuration ***
 126:FWLIB/src/stm32f4xx_rtc.c ****  ================================================    
 127:FWLIB/src/stm32f4xx_rtc.c ****  [..]
 128:FWLIB/src/stm32f4xx_rtc.c ****    (+) Configure the RTC Original Digital Calibration Value and the corresponding
 129:FWLIB/src/stm32f4xx_rtc.c ****        calibration cycle period (32s,16s and 8s) using the RTC_SmoothCalibConfig() 
 130:FWLIB/src/stm32f4xx_rtc.c ****        function.
 131:FWLIB/src/stm32f4xx_rtc.c ****   
 132:FWLIB/src/stm32f4xx_rtc.c ****  *** Coarse digital Calibration configuration ***
 133:FWLIB/src/stm32f4xx_rtc.c ****  ================================================
 134:FWLIB/src/stm32f4xx_rtc.c ****  [..]
 135:FWLIB/src/stm32f4xx_rtc.c ****    (+) Configure the RTC Coarse Calibration Value and the corresponding
 136:FWLIB/src/stm32f4xx_rtc.c ****        sign using the RTC_CoarseCalibConfig() function.
 137:FWLIB/src/stm32f4xx_rtc.c ****    (+) Enable the RTC Coarse Calibration using the RTC_CoarseCalibCmd() function  
 138:FWLIB/src/stm32f4xx_rtc.c ****   
 139:FWLIB/src/stm32f4xx_rtc.c ****  *** TimeStamp configuration ***
 140:FWLIB/src/stm32f4xx_rtc.c ****  ===============================
 141:FWLIB/src/stm32f4xx_rtc.c ****  [..]
 142:FWLIB/src/stm32f4xx_rtc.c ****    (+) Configure the RTC_AF1 trigger and enables the RTC TimeStamp using the RTC
 143:FWLIB/src/stm32f4xx_rtc.c ****       _TimeStampCmd() function.
 144:FWLIB/src/stm32f4xx_rtc.c ****    (+) To read the RTC TimeStamp Time and Date register, use the RTC_GetTimeStamp()
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 4


 145:FWLIB/src/stm32f4xx_rtc.c ****        function.
 146:FWLIB/src/stm32f4xx_rtc.c ****    (+) To read the RTC TimeStamp SubSecond register, use the 
 147:FWLIB/src/stm32f4xx_rtc.c ****        RTC_GetTimeStampSubSecond() function.
 148:FWLIB/src/stm32f4xx_rtc.c ****    (+) The TAMPER1 alternate function can be mapped either to RTC_AF1(PC13)
 149:FWLIB/src/stm32f4xx_rtc.c ****        or RTC_AF2 (PI8) depending on the value of TAMP1INSEL bit in 
 150:FWLIB/src/stm32f4xx_rtc.c ****        RTC_TAFCR register. You can use the  RTC_TamperPinSelection() function to
 151:FWLIB/src/stm32f4xx_rtc.c ****        select the corresponding pin.     
 152:FWLIB/src/stm32f4xx_rtc.c ****   
 153:FWLIB/src/stm32f4xx_rtc.c ****  *** Tamper configuration ***
 154:FWLIB/src/stm32f4xx_rtc.c ****  ============================
 155:FWLIB/src/stm32f4xx_rtc.c ****  [..]
 156:FWLIB/src/stm32f4xx_rtc.c ****    (+) Enable the RTC Tamper using the RTC_TamperCmd() function.
 157:FWLIB/src/stm32f4xx_rtc.c ****    (+) Configure the Tamper filter count using RTC_TamperFilterConfig()
 158:FWLIB/src/stm32f4xx_rtc.c ****        function. 
 159:FWLIB/src/stm32f4xx_rtc.c ****    (+) Configure the RTC Tamper trigger Edge or Level according to the Tamper 
 160:FWLIB/src/stm32f4xx_rtc.c ****        filter (if equal to 0 Edge else Level) value using the RTC_TamperConfig() 
 161:FWLIB/src/stm32f4xx_rtc.c ****        function.
 162:FWLIB/src/stm32f4xx_rtc.c ****    (+) Configure the Tamper sampling frequency using RTC_TamperSamplingFreqConfig()
 163:FWLIB/src/stm32f4xx_rtc.c ****        function.
 164:FWLIB/src/stm32f4xx_rtc.c ****    (+) Configure the Tamper precharge or discharge duration using 
 165:FWLIB/src/stm32f4xx_rtc.c ****        RTC_TamperPinsPrechargeDuration() function.
 166:FWLIB/src/stm32f4xx_rtc.c ****    (+) Enable the Tamper Pull-UP using RTC_TamperPullUpDisableCmd() function.
 167:FWLIB/src/stm32f4xx_rtc.c ****    (+) Enable the Time stamp on Tamper detection event using  
 168:FWLIB/src/stm32f4xx_rtc.c ****        TC_TSOnTamperDetecCmd() function.
 169:FWLIB/src/stm32f4xx_rtc.c ****    (+) The TIMESTAMP alternate function can be mapped to either RTC_AF1 
 170:FWLIB/src/stm32f4xx_rtc.c ****        or RTC_AF2 depending on the value of the TSINSEL bit in the RTC_TAFCR 
 171:FWLIB/src/stm32f4xx_rtc.c ****        register. You can use the  RTC_TimeStampPinSelection() function to select 
 172:FWLIB/src/stm32f4xx_rtc.c ****        the corresponding pin. 
 173:FWLIB/src/stm32f4xx_rtc.c ****   
 174:FWLIB/src/stm32f4xx_rtc.c ****  *** Backup Data Registers configuration ***
 175:FWLIB/src/stm32f4xx_rtc.c ****  ===========================================
 176:FWLIB/src/stm32f4xx_rtc.c ****  [..]
 177:FWLIB/src/stm32f4xx_rtc.c ****    (+) To write to the RTC Backup Data registers, use the RTC_WriteBackupRegister()
 178:FWLIB/src/stm32f4xx_rtc.c ****        function.  
 179:FWLIB/src/stm32f4xx_rtc.c ****    (+) To read the RTC Backup Data registers, use the RTC_ReadBackupRegister()
 180:FWLIB/src/stm32f4xx_rtc.c ****        function.
 181:FWLIB/src/stm32f4xx_rtc.c ****    
 182:FWLIB/src/stm32f4xx_rtc.c **** 
 183:FWLIB/src/stm32f4xx_rtc.c ****                   ##### RTC and low power modes #####
 184:FWLIB/src/stm32f4xx_rtc.c ****  ===================================================================
 185:FWLIB/src/stm32f4xx_rtc.c ****  [..] The MCU can be woken up from a low power mode by an RTC alternate 
 186:FWLIB/src/stm32f4xx_rtc.c ****       function.
 187:FWLIB/src/stm32f4xx_rtc.c ****  [..] The RTC alternate functions are the RTC alarms (Alarm A and Alarm B), 
 188:FWLIB/src/stm32f4xx_rtc.c ****       RTC wakeup, RTC tamper event detection and RTC time stamp event detection.
 189:FWLIB/src/stm32f4xx_rtc.c ****       These RTC alternate functions can wake up the system from the Stop and 
 190:FWLIB/src/stm32f4xx_rtc.c ****       Standby lowpower modes.
 191:FWLIB/src/stm32f4xx_rtc.c ****  [..] The system can also wake up from low power modes without depending 
 192:FWLIB/src/stm32f4xx_rtc.c ****       on an external interrupt (Auto-wakeup mode), by using the RTC alarm 
 193:FWLIB/src/stm32f4xx_rtc.c ****       or the RTC wakeup events.
 194:FWLIB/src/stm32f4xx_rtc.c ****  [..] The RTC provides a programmable time base for waking up from the 
 195:FWLIB/src/stm32f4xx_rtc.c ****       Stop or Standby mode at regular intervals.
 196:FWLIB/src/stm32f4xx_rtc.c ****       Wakeup from STOP and Standby modes is possible only when the RTC clock source
 197:FWLIB/src/stm32f4xx_rtc.c ****       is LSE or LSI.
 198:FWLIB/src/stm32f4xx_rtc.c ****   
 199:FWLIB/src/stm32f4xx_rtc.c **** 
 200:FWLIB/src/stm32f4xx_rtc.c ****           ##### Selection of RTC_AF1 alternate functions #####
 201:FWLIB/src/stm32f4xx_rtc.c ****  ===================================================================
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 5


 202:FWLIB/src/stm32f4xx_rtc.c ****  [..] The RTC_AF1 pin (PC13) can be used for the following purposes:
 203:FWLIB/src/stm32f4xx_rtc.c ****    (+) AFO_ALARM output
 204:FWLIB/src/stm32f4xx_rtc.c ****    (+) AFO_CALIB output
 205:FWLIB/src/stm32f4xx_rtc.c ****    (+) AFI_TAMPER
 206:FWLIB/src/stm32f4xx_rtc.c ****    (+) AFI_TIMESTAMP
 207:FWLIB/src/stm32f4xx_rtc.c ****  
 208:FWLIB/src/stm32f4xx_rtc.c ****  [..]   
 209:FWLIB/src/stm32f4xx_rtc.c ****    +-----------------------------------------------------------------------------------------------
 210:FWLIB/src/stm32f4xx_rtc.c ****    |     Pin         |AFO_ALARM |AFO_CALIB |AFI_TAMPER |AFI_TIMESTAMP | TAMP1INSEL |   TSINSEL    |
 211:FWLIB/src/stm32f4xx_rtc.c ****    |  configuration  | ENABLED  | ENABLED  |  ENABLED  |   ENABLED    |TAMPER1 pin |TIMESTAMP pin |
 212:FWLIB/src/stm32f4xx_rtc.c ****    |  and function   |          |          |           |              | selection  |  selection   |
 213:FWLIB/src/stm32f4xx_rtc.c ****    |-----------------|----------|----------|-----------|--------------|------------|--------------|
 214:FWLIB/src/stm32f4xx_rtc.c ****    |   Alarm out     |          |          |           |              |    Don't   |     Don't    |
 215:FWLIB/src/stm32f4xx_rtc.c ****    |   output OD     |     1    |Don't care|Don't care | Don't care   |    care    |     care     |
 216:FWLIB/src/stm32f4xx_rtc.c ****    |-----------------|----------|----------|-----------|--------------|------------|--------------|
 217:FWLIB/src/stm32f4xx_rtc.c ****    |   Alarm out     |          |          |           |              |    Don't   |     Don't    |
 218:FWLIB/src/stm32f4xx_rtc.c ****    |   output PP     |     1    |Don't care|Don't care | Don't care   |    care    |     care     |
 219:FWLIB/src/stm32f4xx_rtc.c ****    |-----------------|----------|----------|-----------|--------------|------------|--------------|
 220:FWLIB/src/stm32f4xx_rtc.c ****    | Calibration out |          |          |           |              |    Don't   |     Don't    |
 221:FWLIB/src/stm32f4xx_rtc.c ****    |   output PP     |     0    |    1     |Don't care | Don't care   |    care    |     care     |
 222:FWLIB/src/stm32f4xx_rtc.c ****    |-----------------|----------|----------|-----------|--------------|------------|--------------|
 223:FWLIB/src/stm32f4xx_rtc.c ****    |  TAMPER input   |          |          |           |              |            |     Don't    |
 224:FWLIB/src/stm32f4xx_rtc.c ****    |   floating      |     0    |    0     |     1     |      0       |      0     |     care     |
 225:FWLIB/src/stm32f4xx_rtc.c ****    |-----------------|----------|----------|-----------|--------------|------------|--------------|
 226:FWLIB/src/stm32f4xx_rtc.c ****    |  TIMESTAMP and  |          |          |           |              |            |              |
 227:FWLIB/src/stm32f4xx_rtc.c ****    |  TAMPER input   |     0    |    0     |     1     |      1       |      0     |      0       |
 228:FWLIB/src/stm32f4xx_rtc.c ****    |   floating      |          |          |           |              |            |              |
 229:FWLIB/src/stm32f4xx_rtc.c ****    |-----------------|----------|----------|-----------|--------------|------------|--------------|
 230:FWLIB/src/stm32f4xx_rtc.c ****    | TIMESTAMP input |          |          |           |              |    Don't   |              |
 231:FWLIB/src/stm32f4xx_rtc.c ****    |    floating     |     0    |    0     |     0     |      1       |    care    |      0       |
 232:FWLIB/src/stm32f4xx_rtc.c ****    |-----------------|----------|----------|-----------|--------------|------------|--------------|
 233:FWLIB/src/stm32f4xx_rtc.c ****    |  Standard GPIO  |     0    |    0     |     0     |      0       | Don't care |  Don't care  |
 234:FWLIB/src/stm32f4xx_rtc.c ****    +-----------------------------------------------------------------------------------------------
 235:FWLIB/src/stm32f4xx_rtc.c **** 
 236:FWLIB/src/stm32f4xx_rtc.c ****             
 237:FWLIB/src/stm32f4xx_rtc.c ****         #####  Selection of RTC_AF2 alternate functions #####
 238:FWLIB/src/stm32f4xx_rtc.c ****  ===================================================================
 239:FWLIB/src/stm32f4xx_rtc.c ****  [..] The RTC_AF2 pin (PI8) can be used for the following purposes:
 240:FWLIB/src/stm32f4xx_rtc.c ****    (+) AFI_TAMPER
 241:FWLIB/src/stm32f4xx_rtc.c ****    (+) AFI_TIMESTAMP
 242:FWLIB/src/stm32f4xx_rtc.c ****  [..]
 243:FWLIB/src/stm32f4xx_rtc.c ****    +---------------------------------------------------------------------------------------+
 244:FWLIB/src/stm32f4xx_rtc.c ****    |     Pin         |AFI_TAMPER |AFI_TIMESTAMP | TAMP1INSEL |   TSINSEL    |ALARMOUTTYPE  |
 245:FWLIB/src/stm32f4xx_rtc.c ****    |  configuration  |  ENABLED  |   ENABLED    |TAMPER1 pin |TIMESTAMP pin |  AFO_ALARM   |
 246:FWLIB/src/stm32f4xx_rtc.c ****    |  and function   |           |              | selection  |  selection   |Configuration |
 247:FWLIB/src/stm32f4xx_rtc.c ****    |-----------------|-----------|--------------|------------|--------------|--------------|
 248:FWLIB/src/stm32f4xx_rtc.c ****    |  TAMPER input   |           |              |            |     Don't    |              |
 249:FWLIB/src/stm32f4xx_rtc.c ****    |   floating      |     1     |      0       |      1     |     care     |  Don't care  |
 250:FWLIB/src/stm32f4xx_rtc.c ****    |-----------------|-----------|--------------|------------|--------------|--------------|
 251:FWLIB/src/stm32f4xx_rtc.c ****    |  TIMESTAMP and  |           |              |            |              |              |
 252:FWLIB/src/stm32f4xx_rtc.c ****    |  TAMPER input   |     1     |      1       |      1     |      1       |  Don't care  |
 253:FWLIB/src/stm32f4xx_rtc.c ****    |   floating      |           |              |            |              |              |
 254:FWLIB/src/stm32f4xx_rtc.c ****    |-----------------|-----------|--------------|------------|--------------|--------------|
 255:FWLIB/src/stm32f4xx_rtc.c ****    | TIMESTAMP input |           |              |    Don't   |              |              |
 256:FWLIB/src/stm32f4xx_rtc.c ****    |    floating     |     0     |      1       |    care    |      1       |  Don't care  |
 257:FWLIB/src/stm32f4xx_rtc.c ****    |-----------------|-----------|--------------|------------|--------------|--------------|
 258:FWLIB/src/stm32f4xx_rtc.c ****    |  Standard GPIO  |     0     |      0       | Don't care |  Don't care  |  Don't care  |
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 6


 259:FWLIB/src/stm32f4xx_rtc.c ****    +---------------------------------------------------------------------------------------+   
 260:FWLIB/src/stm32f4xx_rtc.c ****  
 261:FWLIB/src/stm32f4xx_rtc.c ****      
 262:FWLIB/src/stm32f4xx_rtc.c **** @endverbatim
 263:FWLIB/src/stm32f4xx_rtc.c ****   
 264:FWLIB/src/stm32f4xx_rtc.c ****   ******************************************************************************
 265:FWLIB/src/stm32f4xx_rtc.c ****   * @attention
 266:FWLIB/src/stm32f4xx_rtc.c ****   *
 267:FWLIB/src/stm32f4xx_rtc.c ****   * <h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
 268:FWLIB/src/stm32f4xx_rtc.c ****   *
 269:FWLIB/src/stm32f4xx_rtc.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
 270:FWLIB/src/stm32f4xx_rtc.c ****   * You may not use this file except in compliance with the License.
 271:FWLIB/src/stm32f4xx_rtc.c ****   * You may obtain a copy of the License at:
 272:FWLIB/src/stm32f4xx_rtc.c ****   *
 273:FWLIB/src/stm32f4xx_rtc.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
 274:FWLIB/src/stm32f4xx_rtc.c ****   *
 275:FWLIB/src/stm32f4xx_rtc.c ****   * Unless required by applicable law or agreed to in writing, software 
 276:FWLIB/src/stm32f4xx_rtc.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
 277:FWLIB/src/stm32f4xx_rtc.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 278:FWLIB/src/stm32f4xx_rtc.c ****   * See the License for the specific language governing permissions and
 279:FWLIB/src/stm32f4xx_rtc.c ****   * limitations under the License.
 280:FWLIB/src/stm32f4xx_rtc.c ****   *
 281:FWLIB/src/stm32f4xx_rtc.c ****   ******************************************************************************
 282:FWLIB/src/stm32f4xx_rtc.c ****   */ 
 283:FWLIB/src/stm32f4xx_rtc.c **** 
 284:FWLIB/src/stm32f4xx_rtc.c **** /* Includes ------------------------------------------------------------------*/
 285:FWLIB/src/stm32f4xx_rtc.c **** #include "stm32f4xx_rtc.h"
 286:FWLIB/src/stm32f4xx_rtc.c **** 
 287:FWLIB/src/stm32f4xx_rtc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
 288:FWLIB/src/stm32f4xx_rtc.c ****   * @{
 289:FWLIB/src/stm32f4xx_rtc.c ****   */
 290:FWLIB/src/stm32f4xx_rtc.c **** 
 291:FWLIB/src/stm32f4xx_rtc.c **** /** @defgroup RTC 
 292:FWLIB/src/stm32f4xx_rtc.c ****   * @brief RTC driver modules
 293:FWLIB/src/stm32f4xx_rtc.c ****   * @{
 294:FWLIB/src/stm32f4xx_rtc.c ****   */
 295:FWLIB/src/stm32f4xx_rtc.c **** 
 296:FWLIB/src/stm32f4xx_rtc.c **** /* Private typedef -----------------------------------------------------------*/
 297:FWLIB/src/stm32f4xx_rtc.c **** /* Private define ------------------------------------------------------------*/
 298:FWLIB/src/stm32f4xx_rtc.c **** 
 299:FWLIB/src/stm32f4xx_rtc.c **** /* Masks Definition */
 300:FWLIB/src/stm32f4xx_rtc.c **** #define RTC_TR_RESERVED_MASK    ((uint32_t)0x007F7F7F)
 301:FWLIB/src/stm32f4xx_rtc.c **** #define RTC_DR_RESERVED_MASK    ((uint32_t)0x00FFFF3F) 
 302:FWLIB/src/stm32f4xx_rtc.c **** #define RTC_INIT_MASK           ((uint32_t)0xFFFFFFFF)  
 303:FWLIB/src/stm32f4xx_rtc.c **** #define RTC_RSF_MASK            ((uint32_t)0xFFFFFF5F)
 304:FWLIB/src/stm32f4xx_rtc.c **** #define RTC_FLAGS_MASK          ((uint32_t)(RTC_FLAG_TSOVF | RTC_FLAG_TSF | RTC_FLAG_WUTF | \
 305:FWLIB/src/stm32f4xx_rtc.c ****                                             RTC_FLAG_ALRBF | RTC_FLAG_ALRAF | RTC_FLAG_INITF | \
 306:FWLIB/src/stm32f4xx_rtc.c ****                                             RTC_FLAG_RSF | RTC_FLAG_INITS | RTC_FLAG_WUTWF | \
 307:FWLIB/src/stm32f4xx_rtc.c ****                                             RTC_FLAG_ALRBWF | RTC_FLAG_ALRAWF | RTC_FLAG_TAMP1F | \
 308:FWLIB/src/stm32f4xx_rtc.c ****                                             RTC_FLAG_TAMP2F | RTC_FLAG_RECALPF | RTC_FLAG_SHPF))
 309:FWLIB/src/stm32f4xx_rtc.c **** 
 310:FWLIB/src/stm32f4xx_rtc.c **** #define INITMODE_TIMEOUT         ((uint32_t) 0x00010000)
 311:FWLIB/src/stm32f4xx_rtc.c **** #define SYNCHRO_TIMEOUT          ((uint32_t) 0x00020000)
 312:FWLIB/src/stm32f4xx_rtc.c **** #define RECALPF_TIMEOUT          ((uint32_t) 0x00020000)
 313:FWLIB/src/stm32f4xx_rtc.c **** #define SHPF_TIMEOUT             ((uint32_t) 0x00001000)
 314:FWLIB/src/stm32f4xx_rtc.c **** 
 315:FWLIB/src/stm32f4xx_rtc.c **** /* Private macro -------------------------------------------------------------*/
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 7


 316:FWLIB/src/stm32f4xx_rtc.c **** /* Private variables ---------------------------------------------------------*/
 317:FWLIB/src/stm32f4xx_rtc.c **** /* Private function prototypes -----------------------------------------------*/
 318:FWLIB/src/stm32f4xx_rtc.c **** static uint8_t RTC_ByteToBcd2(uint8_t Value);
 319:FWLIB/src/stm32f4xx_rtc.c **** static uint8_t RTC_Bcd2ToByte(uint8_t Value);
 320:FWLIB/src/stm32f4xx_rtc.c **** 
 321:FWLIB/src/stm32f4xx_rtc.c **** /* Private functions ---------------------------------------------------------*/
 322:FWLIB/src/stm32f4xx_rtc.c **** 
 323:FWLIB/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Private_Functions
 324:FWLIB/src/stm32f4xx_rtc.c ****   * @{
 325:FWLIB/src/stm32f4xx_rtc.c ****   */ 
 326:FWLIB/src/stm32f4xx_rtc.c **** 
 327:FWLIB/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group1 Initialization and Configuration functions
 328:FWLIB/src/stm32f4xx_rtc.c ****  *  @brief   Initialization and Configuration functions 
 329:FWLIB/src/stm32f4xx_rtc.c ****  *
 330:FWLIB/src/stm32f4xx_rtc.c **** @verbatim   
 331:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================
 332:FWLIB/src/stm32f4xx_rtc.c ****              ##### Initialization and Configuration functions #####
 333:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================
 334:FWLIB/src/stm32f4xx_rtc.c ****  
 335:FWLIB/src/stm32f4xx_rtc.c ****  [..] This section provide functions allowing to initialize and configure the RTC
 336:FWLIB/src/stm32f4xx_rtc.c ****       Prescaler (Synchronous and Asynchronous), RTC Hour format, disable RTC registers
 337:FWLIB/src/stm32f4xx_rtc.c ****       Write protection, enter and exit the RTC initialization mode, RTC registers
 338:FWLIB/src/stm32f4xx_rtc.c ****       synchronization check and reference clock detection enable.
 339:FWLIB/src/stm32f4xx_rtc.c ****   
 340:FWLIB/src/stm32f4xx_rtc.c ****    (#) The RTC Prescaler is programmed to generate the RTC 1Hz time base. It is
 341:FWLIB/src/stm32f4xx_rtc.c ****        split into 2 programmable prescalers to minimize power consumption.
 342:FWLIB/src/stm32f4xx_rtc.c ****        (++) A 7-bit asynchronous prescaler and A 13-bit synchronous prescaler.
 343:FWLIB/src/stm32f4xx_rtc.c ****        (++) When both prescalers are used, it is recommended to configure the 
 344:FWLIB/src/stm32f4xx_rtc.c ****             asynchronous prescaler to a high value to minimize consumption.
 345:FWLIB/src/stm32f4xx_rtc.c **** 
 346:FWLIB/src/stm32f4xx_rtc.c ****    (#) All RTC registers are Write protected. Writing to the RTC registers
 347:FWLIB/src/stm32f4xx_rtc.c ****        is enabled by writing a key into the Write Protection register, RTC_WPR.
 348:FWLIB/src/stm32f4xx_rtc.c **** 
 349:FWLIB/src/stm32f4xx_rtc.c ****    (#) To Configure the RTC Calendar, user application should enter initialization
 350:FWLIB/src/stm32f4xx_rtc.c ****        mode. In this mode, the calendar counter is stopped and its value can be 
 351:FWLIB/src/stm32f4xx_rtc.c ****        updated. When the initialization sequence is complete, the calendar restarts 
 352:FWLIB/src/stm32f4xx_rtc.c ****        counting after 4 RTCCLK cycles.
 353:FWLIB/src/stm32f4xx_rtc.c **** 
 354:FWLIB/src/stm32f4xx_rtc.c ****    (#) To read the calendar through the shadow registers after Calendar initialization,
 355:FWLIB/src/stm32f4xx_rtc.c ****        calendar update or after wakeup from low power modes the software must first 
 356:FWLIB/src/stm32f4xx_rtc.c ****        clear the RSF flag. The software must then wait until it is set again before 
 357:FWLIB/src/stm32f4xx_rtc.c ****        reading the calendar, which means that the calendar registers have been 
 358:FWLIB/src/stm32f4xx_rtc.c ****        correctly copied into the RTC_TR and RTC_DR shadow registers.
 359:FWLIB/src/stm32f4xx_rtc.c ****        The RTC_WaitForSynchro() function implements the above software sequence 
 360:FWLIB/src/stm32f4xx_rtc.c ****        (RSF clear and RSF check).
 361:FWLIB/src/stm32f4xx_rtc.c **** 
 362:FWLIB/src/stm32f4xx_rtc.c **** @endverbatim
 363:FWLIB/src/stm32f4xx_rtc.c ****   * @{
 364:FWLIB/src/stm32f4xx_rtc.c ****   */
 365:FWLIB/src/stm32f4xx_rtc.c **** 
 366:FWLIB/src/stm32f4xx_rtc.c **** /**
 367:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Deinitializes the RTC registers to their default reset values.
 368:FWLIB/src/stm32f4xx_rtc.c ****   * @note   This function doesn't reset the RTC Clock source and RTC Backup Data
 369:FWLIB/src/stm32f4xx_rtc.c ****   *         registers.       
 370:FWLIB/src/stm32f4xx_rtc.c ****   * @param  None
 371:FWLIB/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
 372:FWLIB/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC registers are deinitialized
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 8


 373:FWLIB/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC registers are not deinitialized
 374:FWLIB/src/stm32f4xx_rtc.c ****   */
 375:FWLIB/src/stm32f4xx_rtc.c **** ErrorStatus RTC_DeInit(void)
 376:FWLIB/src/stm32f4xx_rtc.c **** {
 377:FWLIB/src/stm32f4xx_rtc.c ****   __IO uint32_t wutcounter = 0x00;
 378:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t wutwfstatus = 0x00;
 379:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 380:FWLIB/src/stm32f4xx_rtc.c ****   
 381:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
 382:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 383:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 384:FWLIB/src/stm32f4xx_rtc.c **** 
 385:FWLIB/src/stm32f4xx_rtc.c ****   /* Set Initialization mode */
 386:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_EnterInitMode() == ERROR)
 387:FWLIB/src/stm32f4xx_rtc.c ****   {
 388:FWLIB/src/stm32f4xx_rtc.c ****     status = ERROR;
 389:FWLIB/src/stm32f4xx_rtc.c ****   }  
 390:FWLIB/src/stm32f4xx_rtc.c ****   else
 391:FWLIB/src/stm32f4xx_rtc.c ****   {
 392:FWLIB/src/stm32f4xx_rtc.c ****     /* Reset TR, DR and CR registers */
 393:FWLIB/src/stm32f4xx_rtc.c ****     RTC->TR = (uint32_t)0x00000000;
 394:FWLIB/src/stm32f4xx_rtc.c ****     RTC->DR = (uint32_t)0x00002101;
 395:FWLIB/src/stm32f4xx_rtc.c ****     /* Reset All CR bits except CR[2:0] */
 396:FWLIB/src/stm32f4xx_rtc.c ****     RTC->CR &= (uint32_t)0x00000007;
 397:FWLIB/src/stm32f4xx_rtc.c ****   
 398:FWLIB/src/stm32f4xx_rtc.c ****     /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
 399:FWLIB/src/stm32f4xx_rtc.c ****     do
 400:FWLIB/src/stm32f4xx_rtc.c ****     {
 401:FWLIB/src/stm32f4xx_rtc.c ****       wutwfstatus = RTC->ISR & RTC_ISR_WUTWF;
 402:FWLIB/src/stm32f4xx_rtc.c ****       wutcounter++;  
 403:FWLIB/src/stm32f4xx_rtc.c ****     } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 404:FWLIB/src/stm32f4xx_rtc.c ****     
 405:FWLIB/src/stm32f4xx_rtc.c ****     if ((RTC->ISR & RTC_ISR_WUTWF) == RESET)
 406:FWLIB/src/stm32f4xx_rtc.c ****     {
 407:FWLIB/src/stm32f4xx_rtc.c ****       status = ERROR;
 408:FWLIB/src/stm32f4xx_rtc.c ****     }
 409:FWLIB/src/stm32f4xx_rtc.c ****     else
 410:FWLIB/src/stm32f4xx_rtc.c ****     {
 411:FWLIB/src/stm32f4xx_rtc.c ****       /* Reset all RTC CR register bits */
 412:FWLIB/src/stm32f4xx_rtc.c ****       RTC->CR &= (uint32_t)0x00000000;
 413:FWLIB/src/stm32f4xx_rtc.c ****       RTC->WUTR = (uint32_t)0x0000FFFF;
 414:FWLIB/src/stm32f4xx_rtc.c ****       RTC->PRER = (uint32_t)0x007F00FF;
 415:FWLIB/src/stm32f4xx_rtc.c ****       RTC->CALIBR = (uint32_t)0x00000000;
 416:FWLIB/src/stm32f4xx_rtc.c ****       RTC->ALRMAR = (uint32_t)0x00000000;        
 417:FWLIB/src/stm32f4xx_rtc.c ****       RTC->ALRMBR = (uint32_t)0x00000000;
 418:FWLIB/src/stm32f4xx_rtc.c ****       RTC->SHIFTR = (uint32_t)0x00000000;
 419:FWLIB/src/stm32f4xx_rtc.c ****       RTC->CALR = (uint32_t)0x00000000;
 420:FWLIB/src/stm32f4xx_rtc.c ****       RTC->ALRMASSR = (uint32_t)0x00000000;
 421:FWLIB/src/stm32f4xx_rtc.c ****       RTC->ALRMBSSR = (uint32_t)0x00000000;
 422:FWLIB/src/stm32f4xx_rtc.c ****       
 423:FWLIB/src/stm32f4xx_rtc.c ****       /* Reset ISR register and exit initialization mode */
 424:FWLIB/src/stm32f4xx_rtc.c ****       RTC->ISR = (uint32_t)0x00000000;
 425:FWLIB/src/stm32f4xx_rtc.c ****       
 426:FWLIB/src/stm32f4xx_rtc.c ****       /* Reset Tamper and alternate functions configuration register */
 427:FWLIB/src/stm32f4xx_rtc.c ****       RTC->TAFCR = 0x00000000;
 428:FWLIB/src/stm32f4xx_rtc.c ****   
 429:FWLIB/src/stm32f4xx_rtc.c ****       if(RTC_WaitForSynchro() == ERROR)
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 9


 430:FWLIB/src/stm32f4xx_rtc.c ****       {
 431:FWLIB/src/stm32f4xx_rtc.c ****         status = ERROR;
 432:FWLIB/src/stm32f4xx_rtc.c ****       }
 433:FWLIB/src/stm32f4xx_rtc.c ****       else
 434:FWLIB/src/stm32f4xx_rtc.c ****       {
 435:FWLIB/src/stm32f4xx_rtc.c ****         status = SUCCESS;      
 436:FWLIB/src/stm32f4xx_rtc.c ****       }
 437:FWLIB/src/stm32f4xx_rtc.c ****     }
 438:FWLIB/src/stm32f4xx_rtc.c ****   }
 439:FWLIB/src/stm32f4xx_rtc.c ****   
 440:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
 441:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF;  
 442:FWLIB/src/stm32f4xx_rtc.c ****   
 443:FWLIB/src/stm32f4xx_rtc.c ****   return status;
 444:FWLIB/src/stm32f4xx_rtc.c **** }
 445:FWLIB/src/stm32f4xx_rtc.c **** 
 446:FWLIB/src/stm32f4xx_rtc.c **** /**
 447:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Initializes the RTC registers according to the specified parameters 
 448:FWLIB/src/stm32f4xx_rtc.c ****   *         in RTC_InitStruct.
 449:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_InitStruct: pointer to a RTC_InitTypeDef structure that contains 
 450:FWLIB/src/stm32f4xx_rtc.c ****   *         the configuration information for the RTC peripheral.
 451:FWLIB/src/stm32f4xx_rtc.c ****   * @note   The RTC Prescaler register is write protected and can be written in 
 452:FWLIB/src/stm32f4xx_rtc.c ****   *         initialization mode only.  
 453:FWLIB/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
 454:FWLIB/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC registers are initialized
 455:FWLIB/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC registers are not initialized  
 456:FWLIB/src/stm32f4xx_rtc.c ****   */
 457:FWLIB/src/stm32f4xx_rtc.c **** ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
 458:FWLIB/src/stm32f4xx_rtc.c **** {
 459:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 460:FWLIB/src/stm32f4xx_rtc.c ****   
 461:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 462:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
 463:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
 464:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));
 465:FWLIB/src/stm32f4xx_rtc.c **** 
 466:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
 467:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 468:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 469:FWLIB/src/stm32f4xx_rtc.c **** 
 470:FWLIB/src/stm32f4xx_rtc.c ****   /* Set Initialization mode */
 471:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_EnterInitMode() == ERROR)
 472:FWLIB/src/stm32f4xx_rtc.c ****   {
 473:FWLIB/src/stm32f4xx_rtc.c ****     status = ERROR;
 474:FWLIB/src/stm32f4xx_rtc.c ****   } 
 475:FWLIB/src/stm32f4xx_rtc.c ****   else
 476:FWLIB/src/stm32f4xx_rtc.c ****   {
 477:FWLIB/src/stm32f4xx_rtc.c ****     /* Clear RTC CR FMT Bit */
 478:FWLIB/src/stm32f4xx_rtc.c ****     RTC->CR &= ((uint32_t)~(RTC_CR_FMT));
 479:FWLIB/src/stm32f4xx_rtc.c ****     /* Set RTC_CR register */
 480:FWLIB/src/stm32f4xx_rtc.c ****     RTC->CR |=  ((uint32_t)(RTC_InitStruct->RTC_HourFormat));
 481:FWLIB/src/stm32f4xx_rtc.c ****   
 482:FWLIB/src/stm32f4xx_rtc.c ****     /* Configure the RTC PRER */
 483:FWLIB/src/stm32f4xx_rtc.c ****     RTC->PRER = (uint32_t)(RTC_InitStruct->RTC_SynchPrediv);
 484:FWLIB/src/stm32f4xx_rtc.c ****     RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16);
 485:FWLIB/src/stm32f4xx_rtc.c **** 
 486:FWLIB/src/stm32f4xx_rtc.c ****     /* Exit Initialization mode */
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 10


 487:FWLIB/src/stm32f4xx_rtc.c ****     RTC_ExitInitMode();
 488:FWLIB/src/stm32f4xx_rtc.c **** 
 489:FWLIB/src/stm32f4xx_rtc.c ****     status = SUCCESS;    
 490:FWLIB/src/stm32f4xx_rtc.c ****   }
 491:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
 492:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
 493:FWLIB/src/stm32f4xx_rtc.c ****   
 494:FWLIB/src/stm32f4xx_rtc.c ****   return status;
 495:FWLIB/src/stm32f4xx_rtc.c **** }
 496:FWLIB/src/stm32f4xx_rtc.c **** 
 497:FWLIB/src/stm32f4xx_rtc.c **** /**
 498:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Fills each RTC_InitStruct member with its default value.
 499:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_InitStruct: pointer to a RTC_InitTypeDef structure which will be 
 500:FWLIB/src/stm32f4xx_rtc.c ****   *         initialized.
 501:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
 502:FWLIB/src/stm32f4xx_rtc.c ****   */
 503:FWLIB/src/stm32f4xx_rtc.c **** void RTC_StructInit(RTC_InitTypeDef* RTC_InitStruct)
 504:FWLIB/src/stm32f4xx_rtc.c **** {
 505:FWLIB/src/stm32f4xx_rtc.c ****   /* Initialize the RTC_HourFormat member */
 506:FWLIB/src/stm32f4xx_rtc.c ****   RTC_InitStruct->RTC_HourFormat = RTC_HourFormat_24;
 507:FWLIB/src/stm32f4xx_rtc.c ****     
 508:FWLIB/src/stm32f4xx_rtc.c ****   /* Initialize the RTC_AsynchPrediv member */
 509:FWLIB/src/stm32f4xx_rtc.c ****   RTC_InitStruct->RTC_AsynchPrediv = (uint32_t)0x7F;
 510:FWLIB/src/stm32f4xx_rtc.c **** 
 511:FWLIB/src/stm32f4xx_rtc.c ****   /* Initialize the RTC_SynchPrediv member */
 512:FWLIB/src/stm32f4xx_rtc.c ****   RTC_InitStruct->RTC_SynchPrediv = (uint32_t)0xFF; 
 513:FWLIB/src/stm32f4xx_rtc.c **** }
 514:FWLIB/src/stm32f4xx_rtc.c **** 
 515:FWLIB/src/stm32f4xx_rtc.c **** /**
 516:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Enables or disables the RTC registers write protection.
 517:FWLIB/src/stm32f4xx_rtc.c ****   * @note   All the RTC registers are write protected except for RTC_ISR[13:8], 
 518:FWLIB/src/stm32f4xx_rtc.c ****   *         RTC_TAFCR and RTC_BKPxR.
 519:FWLIB/src/stm32f4xx_rtc.c ****   * @note   Writing a wrong key reactivates the write protection.
 520:FWLIB/src/stm32f4xx_rtc.c ****   * @note   The protection mechanism is not affected by system reset.  
 521:FWLIB/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the write protection.
 522:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be: ENABLE or DISABLE.
 523:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
 524:FWLIB/src/stm32f4xx_rtc.c ****   */
 525:FWLIB/src/stm32f4xx_rtc.c **** void RTC_WriteProtectionCmd(FunctionalState NewState)
 526:FWLIB/src/stm32f4xx_rtc.c **** {
 527:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 528:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 529:FWLIB/src/stm32f4xx_rtc.c ****     
 530:FWLIB/src/stm32f4xx_rtc.c ****   if (NewState != DISABLE)
 531:FWLIB/src/stm32f4xx_rtc.c ****   {
 532:FWLIB/src/stm32f4xx_rtc.c ****     /* Enable the write protection for RTC registers */
 533:FWLIB/src/stm32f4xx_rtc.c ****     RTC->WPR = 0xFF;   
 534:FWLIB/src/stm32f4xx_rtc.c ****   }
 535:FWLIB/src/stm32f4xx_rtc.c ****   else
 536:FWLIB/src/stm32f4xx_rtc.c ****   {
 537:FWLIB/src/stm32f4xx_rtc.c ****     /* Disable the write protection for RTC registers */
 538:FWLIB/src/stm32f4xx_rtc.c ****     RTC->WPR = 0xCA;
 539:FWLIB/src/stm32f4xx_rtc.c ****     RTC->WPR = 0x53;    
 540:FWLIB/src/stm32f4xx_rtc.c ****   }
 541:FWLIB/src/stm32f4xx_rtc.c **** }
 542:FWLIB/src/stm32f4xx_rtc.c **** 
 543:FWLIB/src/stm32f4xx_rtc.c **** /**
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 11


 544:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Enters the RTC Initialization mode.
 545:FWLIB/src/stm32f4xx_rtc.c ****   * @note   The RTC Initialization mode is write protected, use the 
 546:FWLIB/src/stm32f4xx_rtc.c ****   *         RTC_WriteProtectionCmd(DISABLE) before calling this function.    
 547:FWLIB/src/stm32f4xx_rtc.c ****   * @param  None
 548:FWLIB/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
 549:FWLIB/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC is in Init mode
 550:FWLIB/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC is not in Init mode  
 551:FWLIB/src/stm32f4xx_rtc.c ****   */
 552:FWLIB/src/stm32f4xx_rtc.c **** ErrorStatus RTC_EnterInitMode(void)
 553:FWLIB/src/stm32f4xx_rtc.c **** {
 554:FWLIB/src/stm32f4xx_rtc.c ****   __IO uint32_t initcounter = 0x00;
 555:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 556:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t initstatus = 0x00;
 557:FWLIB/src/stm32f4xx_rtc.c ****      
 558:FWLIB/src/stm32f4xx_rtc.c ****   /* Check if the Initialization mode is set */
 559:FWLIB/src/stm32f4xx_rtc.c ****   if ((RTC->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 560:FWLIB/src/stm32f4xx_rtc.c ****   {
 561:FWLIB/src/stm32f4xx_rtc.c ****     /* Set the Initialization mode */
 562:FWLIB/src/stm32f4xx_rtc.c ****     RTC->ISR = (uint32_t)RTC_INIT_MASK;
 563:FWLIB/src/stm32f4xx_rtc.c ****     
 564:FWLIB/src/stm32f4xx_rtc.c ****     /* Wait till RTC is in INIT state and if Time out is reached exit */
 565:FWLIB/src/stm32f4xx_rtc.c ****     do
 566:FWLIB/src/stm32f4xx_rtc.c ****     {
 567:FWLIB/src/stm32f4xx_rtc.c ****       initstatus = RTC->ISR & RTC_ISR_INITF;
 568:FWLIB/src/stm32f4xx_rtc.c ****       initcounter++;  
 569:FWLIB/src/stm32f4xx_rtc.c ****     } while((initcounter != INITMODE_TIMEOUT) && (initstatus == 0x00));
 570:FWLIB/src/stm32f4xx_rtc.c ****     
 571:FWLIB/src/stm32f4xx_rtc.c ****     if ((RTC->ISR & RTC_ISR_INITF) != RESET)
 572:FWLIB/src/stm32f4xx_rtc.c ****     {
 573:FWLIB/src/stm32f4xx_rtc.c ****       status = SUCCESS;
 574:FWLIB/src/stm32f4xx_rtc.c ****     }
 575:FWLIB/src/stm32f4xx_rtc.c ****     else
 576:FWLIB/src/stm32f4xx_rtc.c ****     {
 577:FWLIB/src/stm32f4xx_rtc.c ****       status = ERROR;
 578:FWLIB/src/stm32f4xx_rtc.c ****     }        
 579:FWLIB/src/stm32f4xx_rtc.c ****   }
 580:FWLIB/src/stm32f4xx_rtc.c ****   else
 581:FWLIB/src/stm32f4xx_rtc.c ****   {
 582:FWLIB/src/stm32f4xx_rtc.c ****     status = SUCCESS;  
 583:FWLIB/src/stm32f4xx_rtc.c ****   } 
 584:FWLIB/src/stm32f4xx_rtc.c ****     
 585:FWLIB/src/stm32f4xx_rtc.c ****   return (status);  
 586:FWLIB/src/stm32f4xx_rtc.c **** }
 587:FWLIB/src/stm32f4xx_rtc.c **** 
 588:FWLIB/src/stm32f4xx_rtc.c **** /**
 589:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Exits the RTC Initialization mode.
 590:FWLIB/src/stm32f4xx_rtc.c ****   * @note   When the initialization sequence is complete, the calendar restarts 
 591:FWLIB/src/stm32f4xx_rtc.c ****   *         counting after 4 RTCCLK cycles.  
 592:FWLIB/src/stm32f4xx_rtc.c ****   * @note   The RTC Initialization mode is write protected, use the 
 593:FWLIB/src/stm32f4xx_rtc.c ****   *         RTC_WriteProtectionCmd(DISABLE) before calling this function.      
 594:FWLIB/src/stm32f4xx_rtc.c ****   * @param  None
 595:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
 596:FWLIB/src/stm32f4xx_rtc.c ****   */
 597:FWLIB/src/stm32f4xx_rtc.c **** void RTC_ExitInitMode(void)
 598:FWLIB/src/stm32f4xx_rtc.c **** { 
 599:FWLIB/src/stm32f4xx_rtc.c ****   /* Exit Initialization mode */
 600:FWLIB/src/stm32f4xx_rtc.c ****   RTC->ISR &= (uint32_t)~RTC_ISR_INIT;  
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 12


 601:FWLIB/src/stm32f4xx_rtc.c **** }
 602:FWLIB/src/stm32f4xx_rtc.c **** 
 603:FWLIB/src/stm32f4xx_rtc.c **** /**
 604:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Waits until the RTC Time and Date registers (RTC_TR and RTC_DR) are 
 605:FWLIB/src/stm32f4xx_rtc.c ****   *         synchronized with RTC APB clock.
 606:FWLIB/src/stm32f4xx_rtc.c ****   * @note   The RTC Resynchronization mode is write protected, use the 
 607:FWLIB/src/stm32f4xx_rtc.c ****   *         RTC_WriteProtectionCmd(DISABLE) before calling this function. 
 608:FWLIB/src/stm32f4xx_rtc.c ****   * @note   To read the calendar through the shadow registers after Calendar 
 609:FWLIB/src/stm32f4xx_rtc.c ****   *         initialization, calendar update or after wakeup from low power modes 
 610:FWLIB/src/stm32f4xx_rtc.c ****   *         the software must first clear the RSF flag. 
 611:FWLIB/src/stm32f4xx_rtc.c ****   *         The software must then wait until it is set again before reading 
 612:FWLIB/src/stm32f4xx_rtc.c ****   *         the calendar, which means that the calendar registers have been 
 613:FWLIB/src/stm32f4xx_rtc.c ****   *         correctly copied into the RTC_TR and RTC_DR shadow registers.   
 614:FWLIB/src/stm32f4xx_rtc.c ****   * @param  None
 615:FWLIB/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
 616:FWLIB/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC registers are synchronised
 617:FWLIB/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC registers are not synchronised
 618:FWLIB/src/stm32f4xx_rtc.c ****   */
 619:FWLIB/src/stm32f4xx_rtc.c **** ErrorStatus RTC_WaitForSynchro(void)
 620:FWLIB/src/stm32f4xx_rtc.c **** {
 621:FWLIB/src/stm32f4xx_rtc.c ****   __IO uint32_t synchrocounter = 0;
 622:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 623:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t synchrostatus = 0x00;
 624:FWLIB/src/stm32f4xx_rtc.c **** 
 625:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
 626:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 627:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 628:FWLIB/src/stm32f4xx_rtc.c ****     
 629:FWLIB/src/stm32f4xx_rtc.c ****   /* Clear RSF flag */
 630:FWLIB/src/stm32f4xx_rtc.c ****   RTC->ISR &= (uint32_t)RTC_RSF_MASK;
 631:FWLIB/src/stm32f4xx_rtc.c ****     
 632:FWLIB/src/stm32f4xx_rtc.c ****   /* Wait the registers to be synchronised */
 633:FWLIB/src/stm32f4xx_rtc.c ****   do
 634:FWLIB/src/stm32f4xx_rtc.c ****   {
 635:FWLIB/src/stm32f4xx_rtc.c ****     synchrostatus = RTC->ISR & RTC_ISR_RSF;
 636:FWLIB/src/stm32f4xx_rtc.c ****     synchrocounter++;  
 637:FWLIB/src/stm32f4xx_rtc.c ****   } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 638:FWLIB/src/stm32f4xx_rtc.c ****     
 639:FWLIB/src/stm32f4xx_rtc.c ****   if ((RTC->ISR & RTC_ISR_RSF) != RESET)
 640:FWLIB/src/stm32f4xx_rtc.c ****   {
 641:FWLIB/src/stm32f4xx_rtc.c ****     status = SUCCESS;
 642:FWLIB/src/stm32f4xx_rtc.c ****   }
 643:FWLIB/src/stm32f4xx_rtc.c ****   else
 644:FWLIB/src/stm32f4xx_rtc.c ****   {
 645:FWLIB/src/stm32f4xx_rtc.c ****     status = ERROR;
 646:FWLIB/src/stm32f4xx_rtc.c ****   }        
 647:FWLIB/src/stm32f4xx_rtc.c **** 
 648:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
 649:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
 650:FWLIB/src/stm32f4xx_rtc.c ****     
 651:FWLIB/src/stm32f4xx_rtc.c ****   return (status); 
 652:FWLIB/src/stm32f4xx_rtc.c **** }
 653:FWLIB/src/stm32f4xx_rtc.c **** 
 654:FWLIB/src/stm32f4xx_rtc.c **** /**
 655:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Enables or disables the RTC reference clock detection.
 656:FWLIB/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the RTC reference clock.
 657:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be: ENABLE or DISABLE.
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 13


 658:FWLIB/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
 659:FWLIB/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC reference clock detection is enabled
 660:FWLIB/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC reference clock detection is disabled  
 661:FWLIB/src/stm32f4xx_rtc.c ****   */
 662:FWLIB/src/stm32f4xx_rtc.c **** ErrorStatus RTC_RefClockCmd(FunctionalState NewState)
 663:FWLIB/src/stm32f4xx_rtc.c **** { 
 664:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 665:FWLIB/src/stm32f4xx_rtc.c ****   
 666:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 667:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 668:FWLIB/src/stm32f4xx_rtc.c ****   
 669:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
 670:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 671:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 672:FWLIB/src/stm32f4xx_rtc.c ****     
 673:FWLIB/src/stm32f4xx_rtc.c ****   /* Set Initialization mode */
 674:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_EnterInitMode() == ERROR)
 675:FWLIB/src/stm32f4xx_rtc.c ****   {
 676:FWLIB/src/stm32f4xx_rtc.c ****     status = ERROR;
 677:FWLIB/src/stm32f4xx_rtc.c ****   } 
 678:FWLIB/src/stm32f4xx_rtc.c ****   else
 679:FWLIB/src/stm32f4xx_rtc.c ****   {  
 680:FWLIB/src/stm32f4xx_rtc.c ****     if (NewState != DISABLE)
 681:FWLIB/src/stm32f4xx_rtc.c ****     {
 682:FWLIB/src/stm32f4xx_rtc.c ****       /* Enable the RTC reference clock detection */
 683:FWLIB/src/stm32f4xx_rtc.c ****       RTC->CR |= RTC_CR_REFCKON;   
 684:FWLIB/src/stm32f4xx_rtc.c ****     }
 685:FWLIB/src/stm32f4xx_rtc.c ****     else
 686:FWLIB/src/stm32f4xx_rtc.c ****     {
 687:FWLIB/src/stm32f4xx_rtc.c ****       /* Disable the RTC reference clock detection */
 688:FWLIB/src/stm32f4xx_rtc.c ****       RTC->CR &= ~RTC_CR_REFCKON;    
 689:FWLIB/src/stm32f4xx_rtc.c ****     }
 690:FWLIB/src/stm32f4xx_rtc.c ****     /* Exit Initialization mode */
 691:FWLIB/src/stm32f4xx_rtc.c ****     RTC_ExitInitMode();
 692:FWLIB/src/stm32f4xx_rtc.c ****     
 693:FWLIB/src/stm32f4xx_rtc.c ****     status = SUCCESS;
 694:FWLIB/src/stm32f4xx_rtc.c ****   }
 695:FWLIB/src/stm32f4xx_rtc.c ****   
 696:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
 697:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF;  
 698:FWLIB/src/stm32f4xx_rtc.c ****   
 699:FWLIB/src/stm32f4xx_rtc.c ****   return status; 
 700:FWLIB/src/stm32f4xx_rtc.c **** }
 701:FWLIB/src/stm32f4xx_rtc.c **** 
 702:FWLIB/src/stm32f4xx_rtc.c **** /**
 703:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Enables or Disables the Bypass Shadow feature.
 704:FWLIB/src/stm32f4xx_rtc.c ****   * @note   When the Bypass Shadow is enabled the calendar value are taken 
 705:FWLIB/src/stm32f4xx_rtc.c ****   *         directly from the Calendar counter.
 706:FWLIB/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the Bypass Shadow feature.
 707:FWLIB/src/stm32f4xx_rtc.c ****   *         This parameter can be: ENABLE or DISABLE.
 708:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
 709:FWLIB/src/stm32f4xx_rtc.c **** */
 710:FWLIB/src/stm32f4xx_rtc.c **** void RTC_BypassShadowCmd(FunctionalState NewState)
 711:FWLIB/src/stm32f4xx_rtc.c **** {
 712:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 713:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 714:FWLIB/src/stm32f4xx_rtc.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 14


 715:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
 716:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 717:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 718:FWLIB/src/stm32f4xx_rtc.c ****   
 719:FWLIB/src/stm32f4xx_rtc.c ****   if (NewState != DISABLE)
 720:FWLIB/src/stm32f4xx_rtc.c ****   {
 721:FWLIB/src/stm32f4xx_rtc.c ****     /* Set the BYPSHAD bit */
 722:FWLIB/src/stm32f4xx_rtc.c ****     RTC->CR |= (uint8_t)RTC_CR_BYPSHAD;
 723:FWLIB/src/stm32f4xx_rtc.c ****   }
 724:FWLIB/src/stm32f4xx_rtc.c ****   else
 725:FWLIB/src/stm32f4xx_rtc.c ****   {
 726:FWLIB/src/stm32f4xx_rtc.c ****     /* Reset the BYPSHAD bit */
 727:FWLIB/src/stm32f4xx_rtc.c ****     RTC->CR &= (uint8_t)~RTC_CR_BYPSHAD;
 728:FWLIB/src/stm32f4xx_rtc.c ****   }
 729:FWLIB/src/stm32f4xx_rtc.c **** 
 730:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
 731:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF;
 732:FWLIB/src/stm32f4xx_rtc.c **** }
 733:FWLIB/src/stm32f4xx_rtc.c **** 
 734:FWLIB/src/stm32f4xx_rtc.c **** /**
 735:FWLIB/src/stm32f4xx_rtc.c ****   * @}
 736:FWLIB/src/stm32f4xx_rtc.c ****   */
 737:FWLIB/src/stm32f4xx_rtc.c **** 
 738:FWLIB/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group2 Time and Date configuration functions
 739:FWLIB/src/stm32f4xx_rtc.c ****  *  @brief   Time and Date configuration functions 
 740:FWLIB/src/stm32f4xx_rtc.c ****  *
 741:FWLIB/src/stm32f4xx_rtc.c **** @verbatim   
 742:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================
 743:FWLIB/src/stm32f4xx_rtc.c ****                  ##### Time and Date configuration functions #####
 744:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================  
 745:FWLIB/src/stm32f4xx_rtc.c ****  
 746:FWLIB/src/stm32f4xx_rtc.c ****  [..] This section provide functions allowing to program and read the RTC Calendar
 747:FWLIB/src/stm32f4xx_rtc.c ****       (Time and Date).
 748:FWLIB/src/stm32f4xx_rtc.c **** 
 749:FWLIB/src/stm32f4xx_rtc.c **** @endverbatim
 750:FWLIB/src/stm32f4xx_rtc.c ****   * @{
 751:FWLIB/src/stm32f4xx_rtc.c ****   */
 752:FWLIB/src/stm32f4xx_rtc.c **** 
 753:FWLIB/src/stm32f4xx_rtc.c **** /**
 754:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Set the RTC current time.
 755:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_Format: specifies the format of the entered parameters.
 756:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be  one of the following values:
 757:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BIN:  Binary data format 
 758:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BCD:  BCD data format
 759:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that contains 
 760:FWLIB/src/stm32f4xx_rtc.c ****   *                        the time configuration information for the RTC.     
 761:FWLIB/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
 762:FWLIB/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC Time register is configured
 763:FWLIB/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC Time register is not configured
 764:FWLIB/src/stm32f4xx_rtc.c ****   */
 765:FWLIB/src/stm32f4xx_rtc.c **** ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
 766:FWLIB/src/stm32f4xx_rtc.c **** {
 767:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 768:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 769:FWLIB/src/stm32f4xx_rtc.c ****     
 770:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 771:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_FORMAT(RTC_Format));
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 15


 772:FWLIB/src/stm32f4xx_rtc.c ****   
 773:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_Format == RTC_Format_BIN)
 774:FWLIB/src/stm32f4xx_rtc.c ****   {
 775:FWLIB/src/stm32f4xx_rtc.c ****     if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 776:FWLIB/src/stm32f4xx_rtc.c ****     {
 777:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR12(RTC_TimeStruct->RTC_Hours));
 778:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12));
 779:FWLIB/src/stm32f4xx_rtc.c ****     } 
 780:FWLIB/src/stm32f4xx_rtc.c ****     else
 781:FWLIB/src/stm32f4xx_rtc.c ****     {
 782:FWLIB/src/stm32f4xx_rtc.c ****       RTC_TimeStruct->RTC_H12 = 0x00;
 783:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR24(RTC_TimeStruct->RTC_Hours));
 784:FWLIB/src/stm32f4xx_rtc.c ****     }
 785:FWLIB/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_MINUTES(RTC_TimeStruct->RTC_Minutes));
 786:FWLIB/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_SECONDS(RTC_TimeStruct->RTC_Seconds));
 787:FWLIB/src/stm32f4xx_rtc.c ****   }
 788:FWLIB/src/stm32f4xx_rtc.c ****   else
 789:FWLIB/src/stm32f4xx_rtc.c ****   {
 790:FWLIB/src/stm32f4xx_rtc.c ****     if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 791:FWLIB/src/stm32f4xx_rtc.c ****     {
 792:FWLIB/src/stm32f4xx_rtc.c ****       tmpreg = RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 793:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR12(tmpreg));
 794:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12)); 
 795:FWLIB/src/stm32f4xx_rtc.c ****     } 
 796:FWLIB/src/stm32f4xx_rtc.c ****     else
 797:FWLIB/src/stm32f4xx_rtc.c ****     {
 798:FWLIB/src/stm32f4xx_rtc.c ****       RTC_TimeStruct->RTC_H12 = 0x00;
 799:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours)));
 800:FWLIB/src/stm32f4xx_rtc.c ****     }
 801:FWLIB/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes)));
 802:FWLIB/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds)));
 803:FWLIB/src/stm32f4xx_rtc.c ****   }
 804:FWLIB/src/stm32f4xx_rtc.c ****   
 805:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the input parameters format */
 806:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_Format != RTC_Format_BIN)
 807:FWLIB/src/stm32f4xx_rtc.c ****   {
 808:FWLIB/src/stm32f4xx_rtc.c ****     tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 809:FWLIB/src/stm32f4xx_rtc.c ****              ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 810:FWLIB/src/stm32f4xx_rtc.c ****              ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
 811:FWLIB/src/stm32f4xx_rtc.c ****              ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
 812:FWLIB/src/stm32f4xx_rtc.c ****   }  
 813:FWLIB/src/stm32f4xx_rtc.c ****   else
 814:FWLIB/src/stm32f4xx_rtc.c ****   {
 815:FWLIB/src/stm32f4xx_rtc.c ****     tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 816:FWLIB/src/stm32f4xx_rtc.c ****                    ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 817:FWLIB/src/stm32f4xx_rtc.c ****                    ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
 818:FWLIB/src/stm32f4xx_rtc.c ****                    (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
 819:FWLIB/src/stm32f4xx_rtc.c ****   }  
 820:FWLIB/src/stm32f4xx_rtc.c **** 
 821:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
 822:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 823:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 824:FWLIB/src/stm32f4xx_rtc.c **** 
 825:FWLIB/src/stm32f4xx_rtc.c ****   /* Set Initialization mode */
 826:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_EnterInitMode() == ERROR)
 827:FWLIB/src/stm32f4xx_rtc.c ****   {
 828:FWLIB/src/stm32f4xx_rtc.c ****     status = ERROR;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 16


 829:FWLIB/src/stm32f4xx_rtc.c ****   } 
 830:FWLIB/src/stm32f4xx_rtc.c ****   else
 831:FWLIB/src/stm32f4xx_rtc.c ****   {
 832:FWLIB/src/stm32f4xx_rtc.c ****     /* Set the RTC_TR register */
 833:FWLIB/src/stm32f4xx_rtc.c ****     RTC->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 834:FWLIB/src/stm32f4xx_rtc.c **** 
 835:FWLIB/src/stm32f4xx_rtc.c ****     /* Exit Initialization mode */
 836:FWLIB/src/stm32f4xx_rtc.c ****     RTC_ExitInitMode(); 
 837:FWLIB/src/stm32f4xx_rtc.c **** 
 838:FWLIB/src/stm32f4xx_rtc.c ****     /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
 839:FWLIB/src/stm32f4xx_rtc.c ****     if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 840:FWLIB/src/stm32f4xx_rtc.c ****     {
 841:FWLIB/src/stm32f4xx_rtc.c ****     if(RTC_WaitForSynchro() == ERROR)
 842:FWLIB/src/stm32f4xx_rtc.c ****     {
 843:FWLIB/src/stm32f4xx_rtc.c ****       status = ERROR;
 844:FWLIB/src/stm32f4xx_rtc.c ****     }
 845:FWLIB/src/stm32f4xx_rtc.c ****     else
 846:FWLIB/src/stm32f4xx_rtc.c ****     {
 847:FWLIB/src/stm32f4xx_rtc.c ****       status = SUCCESS;
 848:FWLIB/src/stm32f4xx_rtc.c ****     }
 849:FWLIB/src/stm32f4xx_rtc.c ****   }
 850:FWLIB/src/stm32f4xx_rtc.c ****     else
 851:FWLIB/src/stm32f4xx_rtc.c ****     {
 852:FWLIB/src/stm32f4xx_rtc.c ****       status = SUCCESS;
 853:FWLIB/src/stm32f4xx_rtc.c ****     }
 854:FWLIB/src/stm32f4xx_rtc.c ****   }
 855:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
 856:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
 857:FWLIB/src/stm32f4xx_rtc.c ****     
 858:FWLIB/src/stm32f4xx_rtc.c ****   return status;
 859:FWLIB/src/stm32f4xx_rtc.c **** }
 860:FWLIB/src/stm32f4xx_rtc.c **** 
 861:FWLIB/src/stm32f4xx_rtc.c **** /**
 862:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Fills each RTC_TimeStruct member with its default value
 863:FWLIB/src/stm32f4xx_rtc.c ****   *         (Time = 00h:00min:00sec).
 864:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure which will be 
 865:FWLIB/src/stm32f4xx_rtc.c ****   *         initialized.
 866:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
 867:FWLIB/src/stm32f4xx_rtc.c ****   */
 868:FWLIB/src/stm32f4xx_rtc.c **** void RTC_TimeStructInit(RTC_TimeTypeDef* RTC_TimeStruct)
 869:FWLIB/src/stm32f4xx_rtc.c **** {
 870:FWLIB/src/stm32f4xx_rtc.c ****   /* Time = 00h:00min:00sec */
 871:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_H12 = RTC_H12_AM;
 872:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Hours = 0;
 873:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Minutes = 0;
 874:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Seconds = 0; 
 875:FWLIB/src/stm32f4xx_rtc.c **** }
 876:FWLIB/src/stm32f4xx_rtc.c **** 
 877:FWLIB/src/stm32f4xx_rtc.c **** /**
 878:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Get the RTC current Time.
 879:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_Format: specifies the format of the returned parameters.
 880:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be  one of the following values:
 881:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BIN:  Binary data format 
 882:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BCD:  BCD data format
 883:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that will 
 884:FWLIB/src/stm32f4xx_rtc.c ****   *                        contain the returned current time configuration.     
 885:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 17


 886:FWLIB/src/stm32f4xx_rtc.c ****   */
 887:FWLIB/src/stm32f4xx_rtc.c **** void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
 888:FWLIB/src/stm32f4xx_rtc.c **** {
 889:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 890:FWLIB/src/stm32f4xx_rtc.c **** 
 891:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 892:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_FORMAT(RTC_Format));
 893:FWLIB/src/stm32f4xx_rtc.c **** 
 894:FWLIB/src/stm32f4xx_rtc.c ****   /* Get the RTC_TR register */
 895:FWLIB/src/stm32f4xx_rtc.c ****   tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); 
 896:FWLIB/src/stm32f4xx_rtc.c ****   
 897:FWLIB/src/stm32f4xx_rtc.c ****   /* Fill the structure fields with the read parameters */
 898:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 899:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 900:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 901:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);  
 902:FWLIB/src/stm32f4xx_rtc.c **** 
 903:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the input parameters format */
 904:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_Format == RTC_Format_BIN)
 905:FWLIB/src/stm32f4xx_rtc.c ****   {
 906:FWLIB/src/stm32f4xx_rtc.c ****     /* Convert the structure parameters to Binary format */
 907:FWLIB/src/stm32f4xx_rtc.c ****     RTC_TimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 908:FWLIB/src/stm32f4xx_rtc.c ****     RTC_TimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes);
 909:FWLIB/src/stm32f4xx_rtc.c ****     RTC_TimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds);   
 910:FWLIB/src/stm32f4xx_rtc.c ****   }
 911:FWLIB/src/stm32f4xx_rtc.c **** }
 912:FWLIB/src/stm32f4xx_rtc.c **** 
 913:FWLIB/src/stm32f4xx_rtc.c **** /**
 914:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Gets the RTC current Calendar Sub seconds value.
 915:FWLIB/src/stm32f4xx_rtc.c ****   * @note   This function freeze the Time and Date registers after reading the 
 916:FWLIB/src/stm32f4xx_rtc.c ****   *         SSR register.
 917:FWLIB/src/stm32f4xx_rtc.c ****   * @param  None
 918:FWLIB/src/stm32f4xx_rtc.c ****   * @retval RTC current Calendar Sub seconds value.
 919:FWLIB/src/stm32f4xx_rtc.c ****   */
 920:FWLIB/src/stm32f4xx_rtc.c **** uint32_t RTC_GetSubSecond(void)
 921:FWLIB/src/stm32f4xx_rtc.c **** {
 922:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 923:FWLIB/src/stm32f4xx_rtc.c ****   
 924:FWLIB/src/stm32f4xx_rtc.c ****   /* Get sub seconds values from the correspondent registers*/
 925:FWLIB/src/stm32f4xx_rtc.c ****   tmpreg = (uint32_t)(RTC->SSR);
 926:FWLIB/src/stm32f4xx_rtc.c ****   
 927:FWLIB/src/stm32f4xx_rtc.c ****   /* Read DR register to unfroze calendar registers */
 928:FWLIB/src/stm32f4xx_rtc.c ****   (void) (RTC->DR);
 929:FWLIB/src/stm32f4xx_rtc.c ****   
 930:FWLIB/src/stm32f4xx_rtc.c ****   return (tmpreg);
 931:FWLIB/src/stm32f4xx_rtc.c **** }
 932:FWLIB/src/stm32f4xx_rtc.c **** 
 933:FWLIB/src/stm32f4xx_rtc.c **** /**
 934:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Set the RTC current date.
 935:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_Format: specifies the format of the entered parameters.
 936:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be  one of the following values:
 937:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BIN:  Binary data format 
 938:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BCD:  BCD data format
 939:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_DateStruct: pointer to a RTC_DateTypeDef structure that contains 
 940:FWLIB/src/stm32f4xx_rtc.c ****   *                         the date configuration information for the RTC.
 941:FWLIB/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
 942:FWLIB/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC Date register is configured
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 18


 943:FWLIB/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC Date register is not configured
 944:FWLIB/src/stm32f4xx_rtc.c ****   */
 945:FWLIB/src/stm32f4xx_rtc.c **** ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
 946:FWLIB/src/stm32f4xx_rtc.c **** {
 947:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 948:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 949:FWLIB/src/stm32f4xx_rtc.c ****   
 950:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 951:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_FORMAT(RTC_Format));
 952:FWLIB/src/stm32f4xx_rtc.c **** 
 953:FWLIB/src/stm32f4xx_rtc.c ****   if ((RTC_Format == RTC_Format_BIN) && ((RTC_DateStruct->RTC_Month & 0x10) == 0x10))
 954:FWLIB/src/stm32f4xx_rtc.c ****   {
 955:FWLIB/src/stm32f4xx_rtc.c ****     RTC_DateStruct->RTC_Month = (RTC_DateStruct->RTC_Month & (uint32_t)~(0x10)) + 0x0A;
 956:FWLIB/src/stm32f4xx_rtc.c ****   }  
 957:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_Format == RTC_Format_BIN)
 958:FWLIB/src/stm32f4xx_rtc.c ****   {
 959:FWLIB/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_YEAR(RTC_DateStruct->RTC_Year));
 960:FWLIB/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_MONTH(RTC_DateStruct->RTC_Month));
 961:FWLIB/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_DATE(RTC_DateStruct->RTC_Date));
 962:FWLIB/src/stm32f4xx_rtc.c ****   }
 963:FWLIB/src/stm32f4xx_rtc.c ****   else
 964:FWLIB/src/stm32f4xx_rtc.c ****   {
 965:FWLIB/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year)));
 966:FWLIB/src/stm32f4xx_rtc.c ****     tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 967:FWLIB/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_MONTH(tmpreg));
 968:FWLIB/src/stm32f4xx_rtc.c ****     tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 969:FWLIB/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_DATE(tmpreg));
 970:FWLIB/src/stm32f4xx_rtc.c ****   }
 971:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));
 972:FWLIB/src/stm32f4xx_rtc.c **** 
 973:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the input parameters format */
 974:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_Format != RTC_Format_BIN)
 975:FWLIB/src/stm32f4xx_rtc.c ****   {
 976:FWLIB/src/stm32f4xx_rtc.c ****     tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 977:FWLIB/src/stm32f4xx_rtc.c ****               (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 978:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_DateStruct->RTC_Date) | \
 979:FWLIB/src/stm32f4xx_rtc.c ****               (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
 980:FWLIB/src/stm32f4xx_rtc.c ****   }  
 981:FWLIB/src/stm32f4xx_rtc.c ****   else
 982:FWLIB/src/stm32f4xx_rtc.c ****   {
 983:FWLIB/src/stm32f4xx_rtc.c ****     tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 984:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 985:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
 986:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_DateStruct->RTC_WeekDay << 13));
 987:FWLIB/src/stm32f4xx_rtc.c ****   }
 988:FWLIB/src/stm32f4xx_rtc.c **** 
 989:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
 990:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
 991:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 992:FWLIB/src/stm32f4xx_rtc.c **** 
 993:FWLIB/src/stm32f4xx_rtc.c ****   /* Set Initialization mode */
 994:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_EnterInitMode() == ERROR)
 995:FWLIB/src/stm32f4xx_rtc.c ****   {
 996:FWLIB/src/stm32f4xx_rtc.c ****     status = ERROR;
 997:FWLIB/src/stm32f4xx_rtc.c ****   } 
 998:FWLIB/src/stm32f4xx_rtc.c ****   else
 999:FWLIB/src/stm32f4xx_rtc.c ****   {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 19


1000:FWLIB/src/stm32f4xx_rtc.c ****     /* Set the RTC_DR register */
1001:FWLIB/src/stm32f4xx_rtc.c ****     RTC->DR = (uint32_t)(tmpreg & RTC_DR_RESERVED_MASK);
1002:FWLIB/src/stm32f4xx_rtc.c **** 
1003:FWLIB/src/stm32f4xx_rtc.c ****     /* Exit Initialization mode */
1004:FWLIB/src/stm32f4xx_rtc.c ****     RTC_ExitInitMode(); 
1005:FWLIB/src/stm32f4xx_rtc.c **** 
1006:FWLIB/src/stm32f4xx_rtc.c ****     /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
1007:FWLIB/src/stm32f4xx_rtc.c ****     if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
1008:FWLIB/src/stm32f4xx_rtc.c ****     {
1009:FWLIB/src/stm32f4xx_rtc.c ****     if(RTC_WaitForSynchro() == ERROR)
1010:FWLIB/src/stm32f4xx_rtc.c ****     {
1011:FWLIB/src/stm32f4xx_rtc.c ****       status = ERROR;
1012:FWLIB/src/stm32f4xx_rtc.c ****     }
1013:FWLIB/src/stm32f4xx_rtc.c ****     else
1014:FWLIB/src/stm32f4xx_rtc.c ****     {
1015:FWLIB/src/stm32f4xx_rtc.c ****       status = SUCCESS;
1016:FWLIB/src/stm32f4xx_rtc.c ****     }
1017:FWLIB/src/stm32f4xx_rtc.c ****   }
1018:FWLIB/src/stm32f4xx_rtc.c ****     else
1019:FWLIB/src/stm32f4xx_rtc.c ****     {
1020:FWLIB/src/stm32f4xx_rtc.c ****       status = SUCCESS;
1021:FWLIB/src/stm32f4xx_rtc.c ****     }
1022:FWLIB/src/stm32f4xx_rtc.c ****   }
1023:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1024:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF;   
1025:FWLIB/src/stm32f4xx_rtc.c ****   
1026:FWLIB/src/stm32f4xx_rtc.c ****   return status;
1027:FWLIB/src/stm32f4xx_rtc.c **** }
1028:FWLIB/src/stm32f4xx_rtc.c **** 
1029:FWLIB/src/stm32f4xx_rtc.c **** /**
1030:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Fills each RTC_DateStruct member with its default value
1031:FWLIB/src/stm32f4xx_rtc.c ****   *         (Monday, January 01 xx00).
1032:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_DateStruct: pointer to a RTC_DateTypeDef structure which will be 
1033:FWLIB/src/stm32f4xx_rtc.c ****   *         initialized.
1034:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
1035:FWLIB/src/stm32f4xx_rtc.c ****   */
1036:FWLIB/src/stm32f4xx_rtc.c **** void RTC_DateStructInit(RTC_DateTypeDef* RTC_DateStruct)
1037:FWLIB/src/stm32f4xx_rtc.c **** {
1038:FWLIB/src/stm32f4xx_rtc.c ****   /* Monday, January 01 xx00 */
1039:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_WeekDay = RTC_Weekday_Monday;
1040:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Date = 1;
1041:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Month = RTC_Month_January;
1042:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Year = 0;
1043:FWLIB/src/stm32f4xx_rtc.c **** }
1044:FWLIB/src/stm32f4xx_rtc.c **** 
1045:FWLIB/src/stm32f4xx_rtc.c **** /**
1046:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Get the RTC current date. 
1047:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_Format: specifies the format of the returned parameters.
1048:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
1049:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BIN: Binary data format 
1050:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BCD: BCD data format
1051:FWLIB/src/stm32f4xx_rtc.c ****   * @param RTC_DateStruct: pointer to a RTC_DateTypeDef structure that will 
1052:FWLIB/src/stm32f4xx_rtc.c ****   *                        contain the returned current date configuration.     
1053:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
1054:FWLIB/src/stm32f4xx_rtc.c ****   */
1055:FWLIB/src/stm32f4xx_rtc.c **** void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
1056:FWLIB/src/stm32f4xx_rtc.c **** {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 20


1057:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
1058:FWLIB/src/stm32f4xx_rtc.c **** 
1059:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1060:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_FORMAT(RTC_Format));
1061:FWLIB/src/stm32f4xx_rtc.c ****   
1062:FWLIB/src/stm32f4xx_rtc.c ****   /* Get the RTC_TR register */
1063:FWLIB/src/stm32f4xx_rtc.c ****   tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); 
1064:FWLIB/src/stm32f4xx_rtc.c **** 
1065:FWLIB/src/stm32f4xx_rtc.c ****   /* Fill the structure fields with the read parameters */
1066:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Year = (uint8_t)((tmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
1067:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
1068:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU));
1069:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13);
1070:FWLIB/src/stm32f4xx_rtc.c **** 
1071:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the input parameters format */
1072:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_Format == RTC_Format_BIN)
1073:FWLIB/src/stm32f4xx_rtc.c ****   {
1074:FWLIB/src/stm32f4xx_rtc.c ****     /* Convert the structure parameters to Binary format */
1075:FWLIB/src/stm32f4xx_rtc.c ****     RTC_DateStruct->RTC_Year = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year);
1076:FWLIB/src/stm32f4xx_rtc.c ****     RTC_DateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
1077:FWLIB/src/stm32f4xx_rtc.c ****     RTC_DateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
1078:FWLIB/src/stm32f4xx_rtc.c ****   }
1079:FWLIB/src/stm32f4xx_rtc.c **** }
1080:FWLIB/src/stm32f4xx_rtc.c **** 
1081:FWLIB/src/stm32f4xx_rtc.c **** /**
1082:FWLIB/src/stm32f4xx_rtc.c ****   * @}
1083:FWLIB/src/stm32f4xx_rtc.c ****   */
1084:FWLIB/src/stm32f4xx_rtc.c **** 
1085:FWLIB/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group3 Alarms configuration functions
1086:FWLIB/src/stm32f4xx_rtc.c ****  *  @brief   Alarms (Alarm A and Alarm B) configuration functions 
1087:FWLIB/src/stm32f4xx_rtc.c ****  *
1088:FWLIB/src/stm32f4xx_rtc.c **** @verbatim   
1089:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================
1090:FWLIB/src/stm32f4xx_rtc.c ****          ##### Alarms A and B configuration functions #####
1091:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================  
1092:FWLIB/src/stm32f4xx_rtc.c ****  
1093:FWLIB/src/stm32f4xx_rtc.c ****  [..] This section provide functions allowing to program and read the RTC Alarms.
1094:FWLIB/src/stm32f4xx_rtc.c **** 
1095:FWLIB/src/stm32f4xx_rtc.c **** @endverbatim
1096:FWLIB/src/stm32f4xx_rtc.c ****   * @{
1097:FWLIB/src/stm32f4xx_rtc.c ****   */
1098:FWLIB/src/stm32f4xx_rtc.c **** 
1099:FWLIB/src/stm32f4xx_rtc.c **** /**
1100:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Set the specified RTC Alarm.
1101:FWLIB/src/stm32f4xx_rtc.c ****   * @note   The Alarm register can only be written when the corresponding Alarm
1102:FWLIB/src/stm32f4xx_rtc.c ****   *         is disabled (Use the RTC_AlarmCmd(DISABLE)).    
1103:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_Format: specifies the format of the returned parameters.
1104:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
1105:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BIN: Binary data format 
1106:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BCD: BCD data format
1107:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_Alarm: specifies the alarm to be configured.
1108:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
1109:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Alarm_A: to select Alarm A
1110:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Alarm_B: to select Alarm B  
1111:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that 
1112:FWLIB/src/stm32f4xx_rtc.c ****   *                          contains the alarm configuration parameters.     
1113:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 21


1114:FWLIB/src/stm32f4xx_rtc.c ****   */
1115:FWLIB/src/stm32f4xx_rtc.c **** void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
1116:FWLIB/src/stm32f4xx_rtc.c **** {
1117:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
1118:FWLIB/src/stm32f4xx_rtc.c ****   
1119:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1120:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_FORMAT(RTC_Format));
1121:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ALARM(RTC_Alarm));
1122:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_ALARM_MASK(RTC_AlarmStruct->RTC_AlarmMask));
1123:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel));
1124:FWLIB/src/stm32f4xx_rtc.c **** 
1125:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_Format == RTC_Format_BIN)
1126:FWLIB/src/stm32f4xx_rtc.c ****   {
1127:FWLIB/src/stm32f4xx_rtc.c ****     if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
1128:FWLIB/src/stm32f4xx_rtc.c ****     {
1129:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR12(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours));
1130:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_H12(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12));
1131:FWLIB/src/stm32f4xx_rtc.c ****     } 
1132:FWLIB/src/stm32f4xx_rtc.c ****     else
1133:FWLIB/src/stm32f4xx_rtc.c ****     {
1134:FWLIB/src/stm32f4xx_rtc.c ****       RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = 0x00;
1135:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR24(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours));
1136:FWLIB/src/stm32f4xx_rtc.c ****     }
1137:FWLIB/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_MINUTES(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes));
1138:FWLIB/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_SECONDS(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds));
1139:FWLIB/src/stm32f4xx_rtc.c ****     
1140:FWLIB/src/stm32f4xx_rtc.c ****     if(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel == RTC_AlarmDateWeekDaySel_Date)
1141:FWLIB/src/stm32f4xx_rtc.c ****     {
1142:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(RTC_AlarmStruct->RTC_AlarmDateWeekDay));
1143:FWLIB/src/stm32f4xx_rtc.c ****     }
1144:FWLIB/src/stm32f4xx_rtc.c ****     else
1145:FWLIB/src/stm32f4xx_rtc.c ****     {
1146:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_AlarmStruct->RTC_AlarmDateWeekDay));
1147:FWLIB/src/stm32f4xx_rtc.c ****     }
1148:FWLIB/src/stm32f4xx_rtc.c ****   }
1149:FWLIB/src/stm32f4xx_rtc.c ****   else
1150:FWLIB/src/stm32f4xx_rtc.c ****   {
1151:FWLIB/src/stm32f4xx_rtc.c ****     if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
1152:FWLIB/src/stm32f4xx_rtc.c ****     {
1153:FWLIB/src/stm32f4xx_rtc.c ****       tmpreg = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours);
1154:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR12(tmpreg));
1155:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_H12(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12));
1156:FWLIB/src/stm32f4xx_rtc.c ****     } 
1157:FWLIB/src/stm32f4xx_rtc.c ****     else
1158:FWLIB/src/stm32f4xx_rtc.c ****     {
1159:FWLIB/src/stm32f4xx_rtc.c ****       RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = 0x00;
1160:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours)));
1161:FWLIB/src/stm32f4xx_rtc.c ****     }
1162:FWLIB/src/stm32f4xx_rtc.c ****     
1163:FWLIB/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes)));
1164:FWLIB/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)));
1165:FWLIB/src/stm32f4xx_rtc.c ****     
1166:FWLIB/src/stm32f4xx_rtc.c ****     if(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel == RTC_AlarmDateWeekDaySel_Date)
1167:FWLIB/src/stm32f4xx_rtc.c ****     {
1168:FWLIB/src/stm32f4xx_rtc.c ****       tmpreg = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmDateWeekDay);
1169:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(tmpreg));    
1170:FWLIB/src/stm32f4xx_rtc.c ****     }
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 22


1171:FWLIB/src/stm32f4xx_rtc.c ****     else
1172:FWLIB/src/stm32f4xx_rtc.c ****     {
1173:FWLIB/src/stm32f4xx_rtc.c ****       tmpreg = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmDateWeekDay);
1174:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(tmpreg));      
1175:FWLIB/src/stm32f4xx_rtc.c ****     }    
1176:FWLIB/src/stm32f4xx_rtc.c ****   }
1177:FWLIB/src/stm32f4xx_rtc.c **** 
1178:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the input parameters format */
1179:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_Format != RTC_Format_BIN)
1180:FWLIB/src/stm32f4xx_rtc.c ****   {
1181:FWLIB/src/stm32f4xx_rtc.c ****     tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
1182:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
1183:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
1184:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
1185:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
1186:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
1187:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
1188:FWLIB/src/stm32f4xx_rtc.c ****   }  
1189:FWLIB/src/stm32f4xx_rtc.c ****   else
1190:FWLIB/src/stm32f4xx_rtc.c ****   {
1191:FWLIB/src/stm32f4xx_rtc.c ****     tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
1192:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
1193:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
1194:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
1195:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
1196:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
1197:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
1198:FWLIB/src/stm32f4xx_rtc.c ****   } 
1199:FWLIB/src/stm32f4xx_rtc.c **** 
1200:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1201:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
1202:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
1203:FWLIB/src/stm32f4xx_rtc.c **** 
1204:FWLIB/src/stm32f4xx_rtc.c ****   /* Configure the Alarm register */
1205:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_Alarm == RTC_Alarm_A)
1206:FWLIB/src/stm32f4xx_rtc.c ****   {
1207:FWLIB/src/stm32f4xx_rtc.c ****     RTC->ALRMAR = (uint32_t)tmpreg;
1208:FWLIB/src/stm32f4xx_rtc.c ****   }
1209:FWLIB/src/stm32f4xx_rtc.c ****   else
1210:FWLIB/src/stm32f4xx_rtc.c ****   {
1211:FWLIB/src/stm32f4xx_rtc.c ****     RTC->ALRMBR = (uint32_t)tmpreg;
1212:FWLIB/src/stm32f4xx_rtc.c ****   }
1213:FWLIB/src/stm32f4xx_rtc.c **** 
1214:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1215:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF;   
1216:FWLIB/src/stm32f4xx_rtc.c **** }
1217:FWLIB/src/stm32f4xx_rtc.c **** 
1218:FWLIB/src/stm32f4xx_rtc.c **** /**
1219:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Fills each RTC_AlarmStruct member with its default value
1220:FWLIB/src/stm32f4xx_rtc.c ****   *         (Time = 00h:00mn:00sec / Date = 1st day of the month/Mask =
1221:FWLIB/src/stm32f4xx_rtc.c ****   *         all fields are masked).
1222:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_AlarmStruct: pointer to a @ref RTC_AlarmTypeDef structure which
1223:FWLIB/src/stm32f4xx_rtc.c ****   *         will be initialized.
1224:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
1225:FWLIB/src/stm32f4xx_rtc.c ****   */
1226:FWLIB/src/stm32f4xx_rtc.c **** void RTC_AlarmStructInit(RTC_AlarmTypeDef* RTC_AlarmStruct)
1227:FWLIB/src/stm32f4xx_rtc.c **** {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 23


1228:FWLIB/src/stm32f4xx_rtc.c ****   /* Alarm Time Settings : Time = 00h:00mn:00sec */
1229:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = RTC_H12_AM;
1230:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = 0;
1231:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = 0;
1232:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = 0;
1233:FWLIB/src/stm32f4xx_rtc.c **** 
1234:FWLIB/src/stm32f4xx_rtc.c ****   /* Alarm Date Settings : Date = 1st day of the month */
1235:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = RTC_AlarmDateWeekDaySel_Date;
1236:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmDateWeekDay = 1;
1237:FWLIB/src/stm32f4xx_rtc.c **** 
1238:FWLIB/src/stm32f4xx_rtc.c ****   /* Alarm Masks Settings : Mask =  all fields are not masked */
1239:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmMask = RTC_AlarmMask_None;
1240:FWLIB/src/stm32f4xx_rtc.c **** }
1241:FWLIB/src/stm32f4xx_rtc.c **** 
1242:FWLIB/src/stm32f4xx_rtc.c **** /**
1243:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Get the RTC Alarm value and masks.
1244:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_Format: specifies the format of the output parameters.
1245:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
1246:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BIN: Binary data format 
1247:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BCD: BCD data format
1248:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_Alarm: specifies the alarm to be read.
1249:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
1250:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Alarm_A: to select Alarm A
1251:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Alarm_B: to select Alarm B  
1252:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that will 
1253:FWLIB/src/stm32f4xx_rtc.c ****   *                          contains the output alarm configuration values.     
1254:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
1255:FWLIB/src/stm32f4xx_rtc.c ****   */
1256:FWLIB/src/stm32f4xx_rtc.c **** void RTC_GetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
1257:FWLIB/src/stm32f4xx_rtc.c **** {
1258:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
1259:FWLIB/src/stm32f4xx_rtc.c **** 
1260:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1261:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_FORMAT(RTC_Format));
1262:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ALARM(RTC_Alarm)); 
1263:FWLIB/src/stm32f4xx_rtc.c **** 
1264:FWLIB/src/stm32f4xx_rtc.c ****   /* Get the RTC_ALRMxR register */
1265:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_Alarm == RTC_Alarm_A)
1266:FWLIB/src/stm32f4xx_rtc.c ****   {
1267:FWLIB/src/stm32f4xx_rtc.c ****     tmpreg = (uint32_t)(RTC->ALRMAR);
1268:FWLIB/src/stm32f4xx_rtc.c ****   }
1269:FWLIB/src/stm32f4xx_rtc.c ****   else
1270:FWLIB/src/stm32f4xx_rtc.c ****   {
1271:FWLIB/src/stm32f4xx_rtc.c ****     tmpreg = (uint32_t)(RTC->ALRMBR);
1272:FWLIB/src/stm32f4xx_rtc.c ****   }
1273:FWLIB/src/stm32f4xx_rtc.c **** 
1274:FWLIB/src/stm32f4xx_rtc.c ****   /* Fill the structure with the read parameters */
1275:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = (uint32_t)((tmpreg & (RTC_ALRMAR_HT | \
1276:FWLIB/src/stm32f4xx_rtc.c ****                                                      RTC_ALRMAR_HU)) >> 16);
1277:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = (uint32_t)((tmpreg & (RTC_ALRMAR_MNT | \
1278:FWLIB/src/stm32f4xx_rtc.c ****                                                      RTC_ALRMAR_MNU)) >> 8);
1279:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | \
1280:FWLIB/src/stm32f4xx_rtc.c ****                                                      RTC_ALRMAR_SU));
1281:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16);
1282:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmDateWeekDay = (uint32_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> 
1283:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
1284:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmMask = (uint32_t)(tmpreg & RTC_AlarmMask_All);
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 24


1285:FWLIB/src/stm32f4xx_rtc.c **** 
1286:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_Format == RTC_Format_BIN)
1287:FWLIB/src/stm32f4xx_rtc.c ****   {
1288:FWLIB/src/stm32f4xx_rtc.c ****     RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = RTC_Bcd2ToByte(RTC_AlarmStruct-> \
1289:FWLIB/src/stm32f4xx_rtc.c ****                                                         RTC_AlarmTime.RTC_Hours);
1290:FWLIB/src/stm32f4xx_rtc.c ****     RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = RTC_Bcd2ToByte(RTC_AlarmStruct-> \
1291:FWLIB/src/stm32f4xx_rtc.c ****                                                         RTC_AlarmTime.RTC_Minutes);
1292:FWLIB/src/stm32f4xx_rtc.c ****     RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = RTC_Bcd2ToByte(RTC_AlarmStruct-> \
1293:FWLIB/src/stm32f4xx_rtc.c ****                                                         RTC_AlarmTime.RTC_Seconds);
1294:FWLIB/src/stm32f4xx_rtc.c ****     RTC_AlarmStruct->RTC_AlarmDateWeekDay = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmDateWeekDay);
1295:FWLIB/src/stm32f4xx_rtc.c ****   }  
1296:FWLIB/src/stm32f4xx_rtc.c **** }
1297:FWLIB/src/stm32f4xx_rtc.c **** 
1298:FWLIB/src/stm32f4xx_rtc.c **** /**
1299:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Enables or disables the specified RTC Alarm.
1300:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_Alarm: specifies the alarm to be configured.
1301:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be any combination of the following values:
1302:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Alarm_A: to select Alarm A
1303:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Alarm_B: to select Alarm B  
1304:FWLIB/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the specified alarm.
1305:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be: ENABLE or DISABLE.
1306:FWLIB/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
1307:FWLIB/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC Alarm is enabled/disabled
1308:FWLIB/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC Alarm is not enabled/disabled  
1309:FWLIB/src/stm32f4xx_rtc.c ****   */
1310:FWLIB/src/stm32f4xx_rtc.c **** ErrorStatus RTC_AlarmCmd(uint32_t RTC_Alarm, FunctionalState NewState)
1311:FWLIB/src/stm32f4xx_rtc.c **** {
1312:FWLIB/src/stm32f4xx_rtc.c ****   __IO uint32_t alarmcounter = 0x00;
1313:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t alarmstatus = 0x00;
1314:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
1315:FWLIB/src/stm32f4xx_rtc.c ****     
1316:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1317:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_CMD_ALARM(RTC_Alarm));
1318:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1319:FWLIB/src/stm32f4xx_rtc.c **** 
1320:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1321:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
1322:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
1323:FWLIB/src/stm32f4xx_rtc.c **** 
1324:FWLIB/src/stm32f4xx_rtc.c ****   /* Configure the Alarm state */
1325:FWLIB/src/stm32f4xx_rtc.c ****   if (NewState != DISABLE)
1326:FWLIB/src/stm32f4xx_rtc.c ****   {
1327:FWLIB/src/stm32f4xx_rtc.c ****     RTC->CR |= (uint32_t)RTC_Alarm;
1328:FWLIB/src/stm32f4xx_rtc.c **** 
1329:FWLIB/src/stm32f4xx_rtc.c ****     status = SUCCESS;    
1330:FWLIB/src/stm32f4xx_rtc.c ****   }
1331:FWLIB/src/stm32f4xx_rtc.c ****   else
1332:FWLIB/src/stm32f4xx_rtc.c ****   { 
1333:FWLIB/src/stm32f4xx_rtc.c ****     /* Disable the Alarm in RTC_CR register */
1334:FWLIB/src/stm32f4xx_rtc.c ****     RTC->CR &= (uint32_t)~RTC_Alarm;
1335:FWLIB/src/stm32f4xx_rtc.c ****    
1336:FWLIB/src/stm32f4xx_rtc.c ****     /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
1337:FWLIB/src/stm32f4xx_rtc.c ****     do
1338:FWLIB/src/stm32f4xx_rtc.c ****     {
1339:FWLIB/src/stm32f4xx_rtc.c ****       alarmstatus = RTC->ISR & (RTC_Alarm >> 8);
1340:FWLIB/src/stm32f4xx_rtc.c ****       alarmcounter++;  
1341:FWLIB/src/stm32f4xx_rtc.c ****     } while((alarmcounter != INITMODE_TIMEOUT) && (alarmstatus == 0x00));
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 25


1342:FWLIB/src/stm32f4xx_rtc.c ****     
1343:FWLIB/src/stm32f4xx_rtc.c ****     if ((RTC->ISR & (RTC_Alarm >> 8)) == RESET)
1344:FWLIB/src/stm32f4xx_rtc.c ****     {
1345:FWLIB/src/stm32f4xx_rtc.c ****       status = ERROR;
1346:FWLIB/src/stm32f4xx_rtc.c ****     } 
1347:FWLIB/src/stm32f4xx_rtc.c ****     else
1348:FWLIB/src/stm32f4xx_rtc.c ****     {
1349:FWLIB/src/stm32f4xx_rtc.c ****       status = SUCCESS;
1350:FWLIB/src/stm32f4xx_rtc.c ****     }        
1351:FWLIB/src/stm32f4xx_rtc.c ****   } 
1352:FWLIB/src/stm32f4xx_rtc.c **** 
1353:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1354:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
1355:FWLIB/src/stm32f4xx_rtc.c ****   
1356:FWLIB/src/stm32f4xx_rtc.c ****   return status;
1357:FWLIB/src/stm32f4xx_rtc.c **** }
1358:FWLIB/src/stm32f4xx_rtc.c **** 
1359:FWLIB/src/stm32f4xx_rtc.c **** /**
1360:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Configure the RTC AlarmA/B Sub seconds value and mask.*
1361:FWLIB/src/stm32f4xx_rtc.c ****   * @note   This function is performed only when the Alarm is disabled. 
1362:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_Alarm: specifies the alarm to be configured.
1363:FWLIB/src/stm32f4xx_rtc.c ****   *   This parameter can be one of the following values:
1364:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_Alarm_A: to select Alarm A
1365:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_Alarm_B: to select Alarm B
1366:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_AlarmSubSecondValue: specifies the Sub seconds value.
1367:FWLIB/src/stm32f4xx_rtc.c ****   *   This parameter can be a value from 0 to 0x00007FFF.
1368:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_AlarmSubSecondMask:  specifies the Sub seconds Mask.
1369:FWLIB/src/stm32f4xx_rtc.c ****   *   This parameter can be any combination of the following values:
1370:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_All    : All Alarm SS fields are masked.
1371:FWLIB/src/stm32f4xx_rtc.c ****   *                                          There is no comparison on sub seconds for Alarm.
1372:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_1 : SS[14:1] are don't care in Alarm comparison.
1373:FWLIB/src/stm32f4xx_rtc.c ****   *                                          Only SS[0] is compared
1374:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_2 : SS[14:2] are don't care in Alarm comparison.
1375:FWLIB/src/stm32f4xx_rtc.c ****   *                                          Only SS[1:0] are compared
1376:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_3 : SS[14:3] are don't care in Alarm comparison.
1377:FWLIB/src/stm32f4xx_rtc.c ****   *                                          Only SS[2:0] are compared
1378:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_4 : SS[14:4] are don't care in Alarm comparison.
1379:FWLIB/src/stm32f4xx_rtc.c ****   *                                          Only SS[3:0] are compared
1380:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_5 : SS[14:5] are don't care in Alarm comparison.
1381:FWLIB/src/stm32f4xx_rtc.c ****   *                                          Only SS[4:0] are compared
1382:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_6 : SS[14:6] are don't care in Alarm comparison.
1383:FWLIB/src/stm32f4xx_rtc.c ****   *                                          Only SS[5:0] are compared
1384:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_7 : SS[14:7] are don't care in Alarm comparison.
1385:FWLIB/src/stm32f4xx_rtc.c ****   *                                          Only SS[6:0] are compared
1386:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_8 : SS[14:8] are don't care in Alarm comparison.
1387:FWLIB/src/stm32f4xx_rtc.c ****   *                                          Only SS[7:0] are compared
1388:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_9 : SS[14:9] are don't care in Alarm comparison.
1389:FWLIB/src/stm32f4xx_rtc.c ****   *                                          Only SS[8:0] are compared
1390:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_10: SS[14:10] are don't care in Alarm comparison.
1391:FWLIB/src/stm32f4xx_rtc.c ****   *                                          Only SS[9:0] are compared
1392:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_11: SS[14:11] are don't care in Alarm comparison.
1393:FWLIB/src/stm32f4xx_rtc.c ****   *                                          Only SS[10:0] are compared
1394:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_12: SS[14:12] are don't care in Alarm comparison.
1395:FWLIB/src/stm32f4xx_rtc.c ****   *                                          Only SS[11:0] are compared
1396:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14_13: SS[14:13] are don't care in Alarm comparison.
1397:FWLIB/src/stm32f4xx_rtc.c ****   *                                          Only SS[12:0] are compared
1398:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_SS14   : SS[14] is don't care in Alarm comparison.
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 26


1399:FWLIB/src/stm32f4xx_rtc.c ****   *                                          Only SS[13:0] are compared
1400:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_AlarmSubSecondMask_None   : SS[14:0] are compared and must match
1401:FWLIB/src/stm32f4xx_rtc.c ****   *                                          to activate alarm
1402:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
1403:FWLIB/src/stm32f4xx_rtc.c ****   */
1404:FWLIB/src/stm32f4xx_rtc.c **** void RTC_AlarmSubSecondConfig(uint32_t RTC_Alarm, uint32_t RTC_AlarmSubSecondValue, uint32_t RTC_Al
1405:FWLIB/src/stm32f4xx_rtc.c **** {
1406:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
1407:FWLIB/src/stm32f4xx_rtc.c **** 
1408:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1409:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ALARM(RTC_Alarm));
1410:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(RTC_AlarmSubSecondValue));
1411:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(RTC_AlarmSubSecondMask));
1412:FWLIB/src/stm32f4xx_rtc.c ****   
1413:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1414:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
1415:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
1416:FWLIB/src/stm32f4xx_rtc.c ****   
1417:FWLIB/src/stm32f4xx_rtc.c ****   /* Configure the Alarm A or Alarm B Sub Second registers */
1418:FWLIB/src/stm32f4xx_rtc.c ****   tmpreg = (uint32_t) (uint32_t)(RTC_AlarmSubSecondValue) | (uint32_t)(RTC_AlarmSubSecondMask);
1419:FWLIB/src/stm32f4xx_rtc.c ****   
1420:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_Alarm == RTC_Alarm_A)
1421:FWLIB/src/stm32f4xx_rtc.c ****   {
1422:FWLIB/src/stm32f4xx_rtc.c ****     /* Configure the Alarm A Sub Second register */
1423:FWLIB/src/stm32f4xx_rtc.c ****     RTC->ALRMASSR = tmpreg;
1424:FWLIB/src/stm32f4xx_rtc.c ****   }
1425:FWLIB/src/stm32f4xx_rtc.c ****   else
1426:FWLIB/src/stm32f4xx_rtc.c ****   {
1427:FWLIB/src/stm32f4xx_rtc.c ****     /* Configure the Alarm B Sub Second register */
1428:FWLIB/src/stm32f4xx_rtc.c ****     RTC->ALRMBSSR = tmpreg;
1429:FWLIB/src/stm32f4xx_rtc.c ****   }
1430:FWLIB/src/stm32f4xx_rtc.c **** 
1431:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1432:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF;
1433:FWLIB/src/stm32f4xx_rtc.c **** 
1434:FWLIB/src/stm32f4xx_rtc.c **** }
1435:FWLIB/src/stm32f4xx_rtc.c **** 
1436:FWLIB/src/stm32f4xx_rtc.c **** /**
1437:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Gets the RTC Alarm Sub seconds value.
1438:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_Alarm: specifies the alarm to be read.
1439:FWLIB/src/stm32f4xx_rtc.c ****   *   This parameter can be one of the following values:
1440:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_Alarm_A: to select Alarm A
1441:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_Alarm_B: to select Alarm B
1442:FWLIB/src/stm32f4xx_rtc.c ****   * @param  None
1443:FWLIB/src/stm32f4xx_rtc.c ****   * @retval RTC Alarm Sub seconds value.
1444:FWLIB/src/stm32f4xx_rtc.c ****   */
1445:FWLIB/src/stm32f4xx_rtc.c **** uint32_t RTC_GetAlarmSubSecond(uint32_t RTC_Alarm)
1446:FWLIB/src/stm32f4xx_rtc.c **** {
1447:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
1448:FWLIB/src/stm32f4xx_rtc.c ****   
1449:FWLIB/src/stm32f4xx_rtc.c ****   /* Get the RTC_ALRMxR register */
1450:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_Alarm == RTC_Alarm_A)
1451:FWLIB/src/stm32f4xx_rtc.c ****   {
1452:FWLIB/src/stm32f4xx_rtc.c ****     tmpreg = (uint32_t)((RTC->ALRMASSR) & RTC_ALRMASSR_SS);
1453:FWLIB/src/stm32f4xx_rtc.c ****   }
1454:FWLIB/src/stm32f4xx_rtc.c ****   else
1455:FWLIB/src/stm32f4xx_rtc.c ****   {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 27


1456:FWLIB/src/stm32f4xx_rtc.c ****     tmpreg = (uint32_t)((RTC->ALRMBSSR) & RTC_ALRMBSSR_SS);
1457:FWLIB/src/stm32f4xx_rtc.c ****   } 
1458:FWLIB/src/stm32f4xx_rtc.c ****   
1459:FWLIB/src/stm32f4xx_rtc.c ****   return (tmpreg);
1460:FWLIB/src/stm32f4xx_rtc.c **** }
1461:FWLIB/src/stm32f4xx_rtc.c **** 
1462:FWLIB/src/stm32f4xx_rtc.c **** /**
1463:FWLIB/src/stm32f4xx_rtc.c ****   * @}
1464:FWLIB/src/stm32f4xx_rtc.c ****   */
1465:FWLIB/src/stm32f4xx_rtc.c **** 
1466:FWLIB/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group4 WakeUp Timer configuration functions
1467:FWLIB/src/stm32f4xx_rtc.c ****  *  @brief   WakeUp Timer configuration functions 
1468:FWLIB/src/stm32f4xx_rtc.c ****  *
1469:FWLIB/src/stm32f4xx_rtc.c **** @verbatim   
1470:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================
1471:FWLIB/src/stm32f4xx_rtc.c ****                  ##### WakeUp Timer configuration functions #####
1472:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================  
1473:FWLIB/src/stm32f4xx_rtc.c **** 
1474:FWLIB/src/stm32f4xx_rtc.c ****  [..] This section provide functions allowing to program and read the RTC WakeUp.
1475:FWLIB/src/stm32f4xx_rtc.c **** 
1476:FWLIB/src/stm32f4xx_rtc.c **** @endverbatim
1477:FWLIB/src/stm32f4xx_rtc.c ****   * @{
1478:FWLIB/src/stm32f4xx_rtc.c ****   */
1479:FWLIB/src/stm32f4xx_rtc.c **** 
1480:FWLIB/src/stm32f4xx_rtc.c **** /**
1481:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Configures the RTC Wakeup clock source.
1482:FWLIB/src/stm32f4xx_rtc.c ****   * @note   The WakeUp Clock source can only be changed when the RTC WakeUp
1483:FWLIB/src/stm32f4xx_rtc.c ****   *         is disabled (Use the RTC_WakeUpCmd(DISABLE)).      
1484:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_WakeUpClock: Wakeup Clock source.
1485:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
1486:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_WakeUpClock_RTCCLK_Div16: RTC Wakeup Counter Clock = RTCCLK/16
1487:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_WakeUpClock_RTCCLK_Div8: RTC Wakeup Counter Clock = RTCCLK/8
1488:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_WakeUpClock_RTCCLK_Div4: RTC Wakeup Counter Clock = RTCCLK/4
1489:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_WakeUpClock_RTCCLK_Div2: RTC Wakeup Counter Clock = RTCCLK/2
1490:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_WakeUpClock_CK_SPRE_16bits: RTC Wakeup Counter Clock = CK_SPRE
1491:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_WakeUpClock_CK_SPRE_17bits: RTC Wakeup Counter Clock = CK_SPRE
1492:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
1493:FWLIB/src/stm32f4xx_rtc.c ****   */
1494:FWLIB/src/stm32f4xx_rtc.c **** void RTC_WakeUpClockConfig(uint32_t RTC_WakeUpClock)
1495:FWLIB/src/stm32f4xx_rtc.c **** {
1496:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1497:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_WAKEUP_CLOCK(RTC_WakeUpClock));
1498:FWLIB/src/stm32f4xx_rtc.c **** 
1499:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1500:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
1501:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
1502:FWLIB/src/stm32f4xx_rtc.c **** 
1503:FWLIB/src/stm32f4xx_rtc.c ****   /* Clear the Wakeup Timer clock source bits in CR register */
1504:FWLIB/src/stm32f4xx_rtc.c ****   RTC->CR &= (uint32_t)~RTC_CR_WUCKSEL;
1505:FWLIB/src/stm32f4xx_rtc.c **** 
1506:FWLIB/src/stm32f4xx_rtc.c ****   /* Configure the clock source */
1507:FWLIB/src/stm32f4xx_rtc.c ****   RTC->CR |= (uint32_t)RTC_WakeUpClock;
1508:FWLIB/src/stm32f4xx_rtc.c ****   
1509:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1510:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
1511:FWLIB/src/stm32f4xx_rtc.c **** }
1512:FWLIB/src/stm32f4xx_rtc.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 28


1513:FWLIB/src/stm32f4xx_rtc.c **** /**
1514:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Configures the RTC Wakeup counter.
1515:FWLIB/src/stm32f4xx_rtc.c ****   * @note   The RTC WakeUp counter can only be written when the RTC WakeUp
1516:FWLIB/src/stm32f4xx_rtc.c ****   *         is disabled (Use the RTC_WakeUpCmd(DISABLE)).        
1517:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_WakeUpCounter: specifies the WakeUp counter.
1518:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be a value from 0x0000 to 0xFFFF. 
1519:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
1520:FWLIB/src/stm32f4xx_rtc.c ****   */
1521:FWLIB/src/stm32f4xx_rtc.c **** void RTC_SetWakeUpCounter(uint32_t RTC_WakeUpCounter)
1522:FWLIB/src/stm32f4xx_rtc.c **** {
1523:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1524:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_WAKEUP_COUNTER(RTC_WakeUpCounter));
1525:FWLIB/src/stm32f4xx_rtc.c ****   
1526:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1527:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
1528:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
1529:FWLIB/src/stm32f4xx_rtc.c ****   
1530:FWLIB/src/stm32f4xx_rtc.c ****   /* Configure the Wakeup Timer counter */
1531:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WUTR = (uint32_t)RTC_WakeUpCounter;
1532:FWLIB/src/stm32f4xx_rtc.c ****   
1533:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1534:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
1535:FWLIB/src/stm32f4xx_rtc.c **** }
1536:FWLIB/src/stm32f4xx_rtc.c **** 
1537:FWLIB/src/stm32f4xx_rtc.c **** /**
1538:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Returns the RTC WakeUp timer counter value.
1539:FWLIB/src/stm32f4xx_rtc.c ****   * @param  None
1540:FWLIB/src/stm32f4xx_rtc.c ****   * @retval The RTC WakeUp Counter value.
1541:FWLIB/src/stm32f4xx_rtc.c ****   */
1542:FWLIB/src/stm32f4xx_rtc.c **** uint32_t RTC_GetWakeUpCounter(void)
1543:FWLIB/src/stm32f4xx_rtc.c **** {
1544:FWLIB/src/stm32f4xx_rtc.c ****   /* Get the counter value */
1545:FWLIB/src/stm32f4xx_rtc.c ****   return ((uint32_t)(RTC->WUTR & RTC_WUTR_WUT));
1546:FWLIB/src/stm32f4xx_rtc.c **** }
1547:FWLIB/src/stm32f4xx_rtc.c **** 
1548:FWLIB/src/stm32f4xx_rtc.c **** /**
1549:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Enables or Disables the RTC WakeUp timer.
1550:FWLIB/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the WakeUp timer.
1551:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be: ENABLE or DISABLE.
1552:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
1553:FWLIB/src/stm32f4xx_rtc.c ****   */
1554:FWLIB/src/stm32f4xx_rtc.c **** ErrorStatus RTC_WakeUpCmd(FunctionalState NewState)
1555:FWLIB/src/stm32f4xx_rtc.c **** {
1556:FWLIB/src/stm32f4xx_rtc.c ****   __IO uint32_t wutcounter = 0x00;
1557:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t wutwfstatus = 0x00;
1558:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
1559:FWLIB/src/stm32f4xx_rtc.c ****   
1560:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1561:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1562:FWLIB/src/stm32f4xx_rtc.c **** 
1563:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1564:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
1565:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
1566:FWLIB/src/stm32f4xx_rtc.c **** 
1567:FWLIB/src/stm32f4xx_rtc.c ****   if (NewState != DISABLE)
1568:FWLIB/src/stm32f4xx_rtc.c ****   {
1569:FWLIB/src/stm32f4xx_rtc.c ****     /* Enable the Wakeup Timer */
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 29


1570:FWLIB/src/stm32f4xx_rtc.c ****     RTC->CR |= (uint32_t)RTC_CR_WUTE;
1571:FWLIB/src/stm32f4xx_rtc.c ****     status = SUCCESS;    
1572:FWLIB/src/stm32f4xx_rtc.c ****   }
1573:FWLIB/src/stm32f4xx_rtc.c ****   else
1574:FWLIB/src/stm32f4xx_rtc.c ****   {
1575:FWLIB/src/stm32f4xx_rtc.c ****     /* Disable the Wakeup Timer */
1576:FWLIB/src/stm32f4xx_rtc.c ****     RTC->CR &= (uint32_t)~RTC_CR_WUTE;
1577:FWLIB/src/stm32f4xx_rtc.c ****     /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
1578:FWLIB/src/stm32f4xx_rtc.c ****     do
1579:FWLIB/src/stm32f4xx_rtc.c ****     {
1580:FWLIB/src/stm32f4xx_rtc.c ****       wutwfstatus = RTC->ISR & RTC_ISR_WUTWF;
1581:FWLIB/src/stm32f4xx_rtc.c ****       wutcounter++;  
1582:FWLIB/src/stm32f4xx_rtc.c ****     } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
1583:FWLIB/src/stm32f4xx_rtc.c ****     
1584:FWLIB/src/stm32f4xx_rtc.c ****     if ((RTC->ISR & RTC_ISR_WUTWF) == RESET)
1585:FWLIB/src/stm32f4xx_rtc.c ****     {
1586:FWLIB/src/stm32f4xx_rtc.c ****       status = ERROR;
1587:FWLIB/src/stm32f4xx_rtc.c ****     }
1588:FWLIB/src/stm32f4xx_rtc.c ****     else
1589:FWLIB/src/stm32f4xx_rtc.c ****     {
1590:FWLIB/src/stm32f4xx_rtc.c ****       status = SUCCESS;
1591:FWLIB/src/stm32f4xx_rtc.c ****     }    
1592:FWLIB/src/stm32f4xx_rtc.c ****   }
1593:FWLIB/src/stm32f4xx_rtc.c **** 
1594:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1595:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
1596:FWLIB/src/stm32f4xx_rtc.c ****   
1597:FWLIB/src/stm32f4xx_rtc.c ****   return status;
1598:FWLIB/src/stm32f4xx_rtc.c **** }
1599:FWLIB/src/stm32f4xx_rtc.c **** 
1600:FWLIB/src/stm32f4xx_rtc.c **** /**
1601:FWLIB/src/stm32f4xx_rtc.c ****   * @}
1602:FWLIB/src/stm32f4xx_rtc.c ****   */
1603:FWLIB/src/stm32f4xx_rtc.c **** 
1604:FWLIB/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group5 Daylight Saving configuration functions
1605:FWLIB/src/stm32f4xx_rtc.c ****  *  @brief   Daylight Saving configuration functions 
1606:FWLIB/src/stm32f4xx_rtc.c ****  *
1607:FWLIB/src/stm32f4xx_rtc.c **** @verbatim   
1608:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================
1609:FWLIB/src/stm32f4xx_rtc.c ****               ##### Daylight Saving configuration functions #####
1610:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================  
1611:FWLIB/src/stm32f4xx_rtc.c **** 
1612:FWLIB/src/stm32f4xx_rtc.c ****  [..] This section provide functions allowing to configure the RTC DayLight Saving.
1613:FWLIB/src/stm32f4xx_rtc.c **** 
1614:FWLIB/src/stm32f4xx_rtc.c **** @endverbatim
1615:FWLIB/src/stm32f4xx_rtc.c ****   * @{
1616:FWLIB/src/stm32f4xx_rtc.c ****   */
1617:FWLIB/src/stm32f4xx_rtc.c **** 
1618:FWLIB/src/stm32f4xx_rtc.c **** /**
1619:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Adds or substract one hour from the current time.
1620:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_DayLightSaveOperation: the value of hour adjustment. 
1621:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
1622:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_DayLightSaving_SUB1H: Substract one hour (winter time)
1623:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_DayLightSaving_ADD1H: Add one hour (summer time)
1624:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_StoreOperation: Specifies the value to be written in the BCK bit 
1625:FWLIB/src/stm32f4xx_rtc.c ****   *                            in CR register to store the operation.
1626:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 30


1627:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_StoreOperation_Reset: BCK Bit Reset
1628:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_StoreOperation_Set: BCK Bit Set
1629:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
1630:FWLIB/src/stm32f4xx_rtc.c ****   */
1631:FWLIB/src/stm32f4xx_rtc.c **** void RTC_DayLightSavingConfig(uint32_t RTC_DayLightSaving, uint32_t RTC_StoreOperation)
1632:FWLIB/src/stm32f4xx_rtc.c **** {
1633:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1634:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_DAYLIGHT_SAVING(RTC_DayLightSaving));
1635:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_STORE_OPERATION(RTC_StoreOperation));
1636:FWLIB/src/stm32f4xx_rtc.c **** 
1637:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1638:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
1639:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
1640:FWLIB/src/stm32f4xx_rtc.c **** 
1641:FWLIB/src/stm32f4xx_rtc.c ****   /* Clear the bits to be configured */
1642:FWLIB/src/stm32f4xx_rtc.c ****   RTC->CR &= (uint32_t)~(RTC_CR_BCK);
1643:FWLIB/src/stm32f4xx_rtc.c **** 
1644:FWLIB/src/stm32f4xx_rtc.c ****   /* Configure the RTC_CR register */
1645:FWLIB/src/stm32f4xx_rtc.c ****   RTC->CR |= (uint32_t)(RTC_DayLightSaving | RTC_StoreOperation);
1646:FWLIB/src/stm32f4xx_rtc.c **** 
1647:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1648:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
1649:FWLIB/src/stm32f4xx_rtc.c **** }
1650:FWLIB/src/stm32f4xx_rtc.c **** 
1651:FWLIB/src/stm32f4xx_rtc.c **** /**
1652:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Returns the RTC Day Light Saving stored operation.
1653:FWLIB/src/stm32f4xx_rtc.c ****   * @param  None
1654:FWLIB/src/stm32f4xx_rtc.c ****   * @retval RTC Day Light Saving stored operation.
1655:FWLIB/src/stm32f4xx_rtc.c ****   *          - RTC_StoreOperation_Reset
1656:FWLIB/src/stm32f4xx_rtc.c ****   *          - RTC_StoreOperation_Set       
1657:FWLIB/src/stm32f4xx_rtc.c ****   */
1658:FWLIB/src/stm32f4xx_rtc.c **** uint32_t RTC_GetStoreOperation(void)
1659:FWLIB/src/stm32f4xx_rtc.c **** {
1660:FWLIB/src/stm32f4xx_rtc.c ****   return (RTC->CR & RTC_CR_BCK);
1661:FWLIB/src/stm32f4xx_rtc.c **** }
1662:FWLIB/src/stm32f4xx_rtc.c **** 
1663:FWLIB/src/stm32f4xx_rtc.c **** /**
1664:FWLIB/src/stm32f4xx_rtc.c ****   * @}
1665:FWLIB/src/stm32f4xx_rtc.c ****   */
1666:FWLIB/src/stm32f4xx_rtc.c **** 
1667:FWLIB/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group6 Output pin Configuration function
1668:FWLIB/src/stm32f4xx_rtc.c ****  *  @brief   Output pin Configuration function 
1669:FWLIB/src/stm32f4xx_rtc.c ****  *
1670:FWLIB/src/stm32f4xx_rtc.c **** @verbatim   
1671:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================
1672:FWLIB/src/stm32f4xx_rtc.c ****                  ##### Output pin Configuration function #####
1673:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================  
1674:FWLIB/src/stm32f4xx_rtc.c **** 
1675:FWLIB/src/stm32f4xx_rtc.c ****  [..] This section provide functions allowing to configure the RTC Output source.
1676:FWLIB/src/stm32f4xx_rtc.c **** 
1677:FWLIB/src/stm32f4xx_rtc.c **** @endverbatim
1678:FWLIB/src/stm32f4xx_rtc.c ****   * @{
1679:FWLIB/src/stm32f4xx_rtc.c ****   */
1680:FWLIB/src/stm32f4xx_rtc.c **** 
1681:FWLIB/src/stm32f4xx_rtc.c **** /**
1682:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Configures the RTC output source (AFO_ALARM).
1683:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_Output: Specifies which signal will be routed to the RTC output. 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 31


1684:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
1685:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Output_Disable: No output selected
1686:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Output_AlarmA: signal of AlarmA mapped to output
1687:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Output_AlarmB: signal of AlarmB mapped to output
1688:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Output_WakeUp: signal of WakeUp mapped to output
1689:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_OutputPolarity: Specifies the polarity of the output signal. 
1690:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following:
1691:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_OutputPolarity_High: The output pin is high when the 
1692:FWLIB/src/stm32f4xx_rtc.c ****   *                                 ALRAF/ALRBF/WUTF is high (depending on OSEL)
1693:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_OutputPolarity_Low: The output pin is low when the 
1694:FWLIB/src/stm32f4xx_rtc.c ****   *                                 ALRAF/ALRBF/WUTF is high (depending on OSEL)
1695:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
1696:FWLIB/src/stm32f4xx_rtc.c ****   */
1697:FWLIB/src/stm32f4xx_rtc.c **** void RTC_OutputConfig(uint32_t RTC_Output, uint32_t RTC_OutputPolarity)
1698:FWLIB/src/stm32f4xx_rtc.c **** {
1699:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1700:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_OUTPUT(RTC_Output));
1701:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_OUTPUT_POL(RTC_OutputPolarity));
1702:FWLIB/src/stm32f4xx_rtc.c **** 
1703:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1704:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
1705:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
1706:FWLIB/src/stm32f4xx_rtc.c **** 
1707:FWLIB/src/stm32f4xx_rtc.c ****   /* Clear the bits to be configured */
1708:FWLIB/src/stm32f4xx_rtc.c ****   RTC->CR &= (uint32_t)~(RTC_CR_OSEL | RTC_CR_POL);
1709:FWLIB/src/stm32f4xx_rtc.c **** 
1710:FWLIB/src/stm32f4xx_rtc.c ****   /* Configure the output selection and polarity */
1711:FWLIB/src/stm32f4xx_rtc.c ****   RTC->CR |= (uint32_t)(RTC_Output | RTC_OutputPolarity);
1712:FWLIB/src/stm32f4xx_rtc.c **** 
1713:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1714:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
1715:FWLIB/src/stm32f4xx_rtc.c **** }
1716:FWLIB/src/stm32f4xx_rtc.c **** 
1717:FWLIB/src/stm32f4xx_rtc.c **** /**
1718:FWLIB/src/stm32f4xx_rtc.c ****   * @}
1719:FWLIB/src/stm32f4xx_rtc.c ****   */
1720:FWLIB/src/stm32f4xx_rtc.c **** 
1721:FWLIB/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group7 Digital Calibration configuration functions
1722:FWLIB/src/stm32f4xx_rtc.c ****  *  @brief   Coarse Calibration configuration functions 
1723:FWLIB/src/stm32f4xx_rtc.c ****  *
1724:FWLIB/src/stm32f4xx_rtc.c **** @verbatim   
1725:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================
1726:FWLIB/src/stm32f4xx_rtc.c ****               ##### Digital Calibration configuration functions #####
1727:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================  
1728:FWLIB/src/stm32f4xx_rtc.c **** 
1729:FWLIB/src/stm32f4xx_rtc.c **** @endverbatim
1730:FWLIB/src/stm32f4xx_rtc.c ****   * @{
1731:FWLIB/src/stm32f4xx_rtc.c ****   */
1732:FWLIB/src/stm32f4xx_rtc.c **** 
1733:FWLIB/src/stm32f4xx_rtc.c **** /**
1734:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Configures the Coarse calibration parameters.
1735:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_CalibSign: specifies the sign of the coarse calibration value.
1736:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be  one of the following values:
1737:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_CalibSign_Positive: The value sign is positive 
1738:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_CalibSign_Negative: The value sign is negative
1739:FWLIB/src/stm32f4xx_rtc.c ****   * @param  Value: value of coarse calibration expressed in ppm (coded on 5 bits).
1740:FWLIB/src/stm32f4xx_rtc.c ****   *    
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 32


1741:FWLIB/src/stm32f4xx_rtc.c ****   * @note   This Calibration value should be between 0 and 63 when using negative
1742:FWLIB/src/stm32f4xx_rtc.c ****   *         sign with a 2-ppm step.
1743:FWLIB/src/stm32f4xx_rtc.c ****   *           
1744:FWLIB/src/stm32f4xx_rtc.c ****   * @note   This Calibration value should be between 0 and 126 when using positive
1745:FWLIB/src/stm32f4xx_rtc.c ****   *         sign with a 4-ppm step.
1746:FWLIB/src/stm32f4xx_rtc.c ****   *           
1747:FWLIB/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
1748:FWLIB/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC Coarse calibration are initialized
1749:FWLIB/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC Coarse calibration are not initialized     
1750:FWLIB/src/stm32f4xx_rtc.c ****   */
1751:FWLIB/src/stm32f4xx_rtc.c **** ErrorStatus RTC_CoarseCalibConfig(uint32_t RTC_CalibSign, uint32_t Value)
1752:FWLIB/src/stm32f4xx_rtc.c **** {
1753:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
1754:FWLIB/src/stm32f4xx_rtc.c ****    
1755:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1756:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_CALIB_SIGN(RTC_CalibSign));
1757:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_CALIB_VALUE(Value)); 
1758:FWLIB/src/stm32f4xx_rtc.c **** 
1759:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1760:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
1761:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
1762:FWLIB/src/stm32f4xx_rtc.c **** 
1763:FWLIB/src/stm32f4xx_rtc.c ****   /* Set Initialization mode */
1764:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_EnterInitMode() == ERROR)
1765:FWLIB/src/stm32f4xx_rtc.c ****   {
1766:FWLIB/src/stm32f4xx_rtc.c ****     status = ERROR;
1767:FWLIB/src/stm32f4xx_rtc.c ****   } 
1768:FWLIB/src/stm32f4xx_rtc.c ****   else
1769:FWLIB/src/stm32f4xx_rtc.c ****   {
1770:FWLIB/src/stm32f4xx_rtc.c ****     /* Set the coarse calibration value */
1771:FWLIB/src/stm32f4xx_rtc.c ****     RTC->CALIBR = (uint32_t)(RTC_CalibSign | Value);
1772:FWLIB/src/stm32f4xx_rtc.c ****     /* Exit Initialization mode */
1773:FWLIB/src/stm32f4xx_rtc.c ****     RTC_ExitInitMode();
1774:FWLIB/src/stm32f4xx_rtc.c ****     
1775:FWLIB/src/stm32f4xx_rtc.c ****     status = SUCCESS;
1776:FWLIB/src/stm32f4xx_rtc.c ****   } 
1777:FWLIB/src/stm32f4xx_rtc.c **** 
1778:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1779:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
1780:FWLIB/src/stm32f4xx_rtc.c ****   
1781:FWLIB/src/stm32f4xx_rtc.c ****   return status;
1782:FWLIB/src/stm32f4xx_rtc.c **** }
1783:FWLIB/src/stm32f4xx_rtc.c **** 
1784:FWLIB/src/stm32f4xx_rtc.c **** /**
1785:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Enables or disables the Coarse calibration process.
1786:FWLIB/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the Coarse calibration.
1787:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be: ENABLE or DISABLE.
1788:FWLIB/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
1789:FWLIB/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC Coarse calibration are enabled/disabled
1790:FWLIB/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC Coarse calibration are not enabled/disabled    
1791:FWLIB/src/stm32f4xx_rtc.c ****   */
1792:FWLIB/src/stm32f4xx_rtc.c **** ErrorStatus RTC_CoarseCalibCmd(FunctionalState NewState)
1793:FWLIB/src/stm32f4xx_rtc.c **** {
1794:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
1795:FWLIB/src/stm32f4xx_rtc.c ****   
1796:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1797:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 33


1798:FWLIB/src/stm32f4xx_rtc.c **** 
1799:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1800:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
1801:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
1802:FWLIB/src/stm32f4xx_rtc.c ****   
1803:FWLIB/src/stm32f4xx_rtc.c ****   /* Set Initialization mode */
1804:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_EnterInitMode() == ERROR)
1805:FWLIB/src/stm32f4xx_rtc.c ****   {
1806:FWLIB/src/stm32f4xx_rtc.c ****     status =  ERROR;
1807:FWLIB/src/stm32f4xx_rtc.c ****   }
1808:FWLIB/src/stm32f4xx_rtc.c ****   else
1809:FWLIB/src/stm32f4xx_rtc.c ****   {
1810:FWLIB/src/stm32f4xx_rtc.c ****     if (NewState != DISABLE)
1811:FWLIB/src/stm32f4xx_rtc.c ****     {
1812:FWLIB/src/stm32f4xx_rtc.c ****       /* Enable the Coarse Calibration */
1813:FWLIB/src/stm32f4xx_rtc.c ****       RTC->CR |= (uint32_t)RTC_CR_DCE;
1814:FWLIB/src/stm32f4xx_rtc.c ****     }
1815:FWLIB/src/stm32f4xx_rtc.c ****     else
1816:FWLIB/src/stm32f4xx_rtc.c ****     { 
1817:FWLIB/src/stm32f4xx_rtc.c ****       /* Disable the Coarse Calibration */
1818:FWLIB/src/stm32f4xx_rtc.c ****       RTC->CR &= (uint32_t)~RTC_CR_DCE;
1819:FWLIB/src/stm32f4xx_rtc.c ****     }
1820:FWLIB/src/stm32f4xx_rtc.c ****     /* Exit Initialization mode */
1821:FWLIB/src/stm32f4xx_rtc.c ****     RTC_ExitInitMode();
1822:FWLIB/src/stm32f4xx_rtc.c ****     
1823:FWLIB/src/stm32f4xx_rtc.c ****     status = SUCCESS;
1824:FWLIB/src/stm32f4xx_rtc.c ****   } 
1825:FWLIB/src/stm32f4xx_rtc.c ****   
1826:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1827:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
1828:FWLIB/src/stm32f4xx_rtc.c ****   
1829:FWLIB/src/stm32f4xx_rtc.c ****   return status;
1830:FWLIB/src/stm32f4xx_rtc.c **** }
1831:FWLIB/src/stm32f4xx_rtc.c **** 
1832:FWLIB/src/stm32f4xx_rtc.c **** /**
1833:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Enables or disables the RTC clock to be output through the relative pin.
1834:FWLIB/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the digital calibration Output.
1835:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be: ENABLE or DISABLE.
1836:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
1837:FWLIB/src/stm32f4xx_rtc.c ****   */
1838:FWLIB/src/stm32f4xx_rtc.c **** void RTC_CalibOutputCmd(FunctionalState NewState)
1839:FWLIB/src/stm32f4xx_rtc.c **** {
1840:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1841:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1842:FWLIB/src/stm32f4xx_rtc.c ****   
1843:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1844:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
1845:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
1846:FWLIB/src/stm32f4xx_rtc.c ****   
1847:FWLIB/src/stm32f4xx_rtc.c ****   if (NewState != DISABLE)
1848:FWLIB/src/stm32f4xx_rtc.c ****   {
1849:FWLIB/src/stm32f4xx_rtc.c ****     /* Enable the RTC clock output */
1850:FWLIB/src/stm32f4xx_rtc.c ****     RTC->CR |= (uint32_t)RTC_CR_COE;
1851:FWLIB/src/stm32f4xx_rtc.c ****   }
1852:FWLIB/src/stm32f4xx_rtc.c ****   else
1853:FWLIB/src/stm32f4xx_rtc.c ****   { 
1854:FWLIB/src/stm32f4xx_rtc.c ****     /* Disable the RTC clock output */
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 34


1855:FWLIB/src/stm32f4xx_rtc.c ****     RTC->CR &= (uint32_t)~RTC_CR_COE;
1856:FWLIB/src/stm32f4xx_rtc.c ****   }
1857:FWLIB/src/stm32f4xx_rtc.c ****   
1858:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1859:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
1860:FWLIB/src/stm32f4xx_rtc.c **** }
1861:FWLIB/src/stm32f4xx_rtc.c **** 
1862:FWLIB/src/stm32f4xx_rtc.c **** /**
1863:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Configure the Calibration Pinout (RTC_CALIB) Selection (1Hz or 512Hz).
1864:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_CalibOutput : Select the Calibration output Selection .
1865:FWLIB/src/stm32f4xx_rtc.c ****   *   This parameter can be one of the following values:
1866:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_CalibOutput_512Hz: A signal has a regular waveform at 512Hz. 
1867:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_CalibOutput_1Hz  : A signal has a regular waveform at 1Hz.
1868:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
1869:FWLIB/src/stm32f4xx_rtc.c **** */
1870:FWLIB/src/stm32f4xx_rtc.c **** void RTC_CalibOutputConfig(uint32_t RTC_CalibOutput)
1871:FWLIB/src/stm32f4xx_rtc.c **** {
1872:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1873:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_CALIB_OUTPUT(RTC_CalibOutput));
1874:FWLIB/src/stm32f4xx_rtc.c **** 
1875:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1876:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
1877:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
1878:FWLIB/src/stm32f4xx_rtc.c ****   
1879:FWLIB/src/stm32f4xx_rtc.c ****   /*clear flags before configuration */
1880:FWLIB/src/stm32f4xx_rtc.c ****   RTC->CR &= (uint32_t)~(RTC_CR_COSEL);
1881:FWLIB/src/stm32f4xx_rtc.c **** 
1882:FWLIB/src/stm32f4xx_rtc.c ****   /* Configure the RTC_CR register */
1883:FWLIB/src/stm32f4xx_rtc.c ****   RTC->CR |= (uint32_t)RTC_CalibOutput;
1884:FWLIB/src/stm32f4xx_rtc.c **** 
1885:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1886:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF;
1887:FWLIB/src/stm32f4xx_rtc.c **** }
1888:FWLIB/src/stm32f4xx_rtc.c **** 
1889:FWLIB/src/stm32f4xx_rtc.c **** /**
1890:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Configures the Smooth Calibration Settings.
1891:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_SmoothCalibPeriod : Select the Smooth Calibration Period.
1892:FWLIB/src/stm32f4xx_rtc.c ****   *   This parameter can be can be one of the following values:
1893:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_SmoothCalibPeriod_32sec : The smooth calibration period is 32s.
1894:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_SmoothCalibPeriod_16sec : The smooth calibration period is 16s.
1895:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_SmoothCalibPeriod_8sec  : The smooth calibration period is 8s.
1896:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_SmoothCalibPlusPulses : Select to Set or reset the CALP bit.
1897:FWLIB/src/stm32f4xx_rtc.c ****   *   This parameter can be one of the following values:
1898:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_SmoothCalibPlusPulses_Set  : Add one RTCCLK pulse every 2**11 pulses.
1899:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_SmoothCalibPlusPulses_Reset: No RTCCLK pulses are added.
1900:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_SmouthCalibMinusPulsesValue: Select the value of CALM[8:0] bits.
1901:FWLIB/src/stm32f4xx_rtc.c ****   *   This parameter can be one any value from 0 to 0x000001FF.
1902:FWLIB/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
1903:FWLIB/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC Calib registers are configured
1904:FWLIB/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC Calib registers are not configured
1905:FWLIB/src/stm32f4xx_rtc.c **** */
1906:FWLIB/src/stm32f4xx_rtc.c **** ErrorStatus RTC_SmoothCalibConfig(uint32_t RTC_SmoothCalibPeriod,
1907:FWLIB/src/stm32f4xx_rtc.c ****                                   uint32_t RTC_SmoothCalibPlusPulses,
1908:FWLIB/src/stm32f4xx_rtc.c ****                                   uint32_t RTC_SmouthCalibMinusPulsesValue)
1909:FWLIB/src/stm32f4xx_rtc.c **** {
1910:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
1911:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t recalpfcount = 0;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 35


1912:FWLIB/src/stm32f4xx_rtc.c **** 
1913:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1914:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(RTC_SmoothCalibPeriod));
1915:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_SMOOTH_CALIB_PLUS(RTC_SmoothCalibPlusPulses));
1916:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_SMOOTH_CALIB_MINUS(RTC_SmouthCalibMinusPulsesValue));
1917:FWLIB/src/stm32f4xx_rtc.c **** 
1918:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
1919:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
1920:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
1921:FWLIB/src/stm32f4xx_rtc.c ****   
1922:FWLIB/src/stm32f4xx_rtc.c ****   /* check if a calibration is pending*/
1923:FWLIB/src/stm32f4xx_rtc.c ****   if ((RTC->ISR & RTC_ISR_RECALPF) != RESET)
1924:FWLIB/src/stm32f4xx_rtc.c ****   {
1925:FWLIB/src/stm32f4xx_rtc.c ****     /* wait until the Calibration is completed*/
1926:FWLIB/src/stm32f4xx_rtc.c ****     while (((RTC->ISR & RTC_ISR_RECALPF) != RESET) && (recalpfcount != RECALPF_TIMEOUT))
1927:FWLIB/src/stm32f4xx_rtc.c ****     {
1928:FWLIB/src/stm32f4xx_rtc.c ****       recalpfcount++;
1929:FWLIB/src/stm32f4xx_rtc.c ****     }
1930:FWLIB/src/stm32f4xx_rtc.c ****   }
1931:FWLIB/src/stm32f4xx_rtc.c **** 
1932:FWLIB/src/stm32f4xx_rtc.c ****   /* check if the calibration pending is completed or if there is no calibration operation at all*/
1933:FWLIB/src/stm32f4xx_rtc.c ****   if ((RTC->ISR & RTC_ISR_RECALPF) == RESET)
1934:FWLIB/src/stm32f4xx_rtc.c ****   {
1935:FWLIB/src/stm32f4xx_rtc.c ****     /* Configure the Smooth calibration settings */
1936:FWLIB/src/stm32f4xx_rtc.c ****     RTC->CALR = (uint32_t)((uint32_t)RTC_SmoothCalibPeriod | (uint32_t)RTC_SmoothCalibPlusPulses | 
1937:FWLIB/src/stm32f4xx_rtc.c **** 
1938:FWLIB/src/stm32f4xx_rtc.c ****     status = SUCCESS;
1939:FWLIB/src/stm32f4xx_rtc.c ****   }
1940:FWLIB/src/stm32f4xx_rtc.c ****   else
1941:FWLIB/src/stm32f4xx_rtc.c ****   {
1942:FWLIB/src/stm32f4xx_rtc.c ****     status = ERROR;
1943:FWLIB/src/stm32f4xx_rtc.c ****   }
1944:FWLIB/src/stm32f4xx_rtc.c **** 
1945:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
1946:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF;
1947:FWLIB/src/stm32f4xx_rtc.c ****   
1948:FWLIB/src/stm32f4xx_rtc.c ****   return (ErrorStatus)(status);
1949:FWLIB/src/stm32f4xx_rtc.c **** }
1950:FWLIB/src/stm32f4xx_rtc.c **** 
1951:FWLIB/src/stm32f4xx_rtc.c **** /**
1952:FWLIB/src/stm32f4xx_rtc.c ****   * @}
1953:FWLIB/src/stm32f4xx_rtc.c ****   */
1954:FWLIB/src/stm32f4xx_rtc.c **** 
1955:FWLIB/src/stm32f4xx_rtc.c **** 
1956:FWLIB/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group8 TimeStamp configuration functions
1957:FWLIB/src/stm32f4xx_rtc.c ****  *  @brief   TimeStamp configuration functions 
1958:FWLIB/src/stm32f4xx_rtc.c ****  *
1959:FWLIB/src/stm32f4xx_rtc.c **** @verbatim   
1960:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================
1961:FWLIB/src/stm32f4xx_rtc.c ****                  ##### TimeStamp configuration functions #####
1962:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================  
1963:FWLIB/src/stm32f4xx_rtc.c **** 
1964:FWLIB/src/stm32f4xx_rtc.c **** @endverbatim
1965:FWLIB/src/stm32f4xx_rtc.c ****   * @{
1966:FWLIB/src/stm32f4xx_rtc.c ****   */
1967:FWLIB/src/stm32f4xx_rtc.c **** 
1968:FWLIB/src/stm32f4xx_rtc.c **** /**
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 36


1969:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Enables or Disables the RTC TimeStamp functionality with the 
1970:FWLIB/src/stm32f4xx_rtc.c ****   *         specified time stamp pin stimulating edge.
1971:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_TimeStampEdge: Specifies the pin edge on which the TimeStamp is 
1972:FWLIB/src/stm32f4xx_rtc.c ****   *         activated.
1973:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following:
1974:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_TimeStampEdge_Rising: the Time stamp event occurs on the rising 
1975:FWLIB/src/stm32f4xx_rtc.c ****   *                                    edge of the related pin.
1976:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_TimeStampEdge_Falling: the Time stamp event occurs on the 
1977:FWLIB/src/stm32f4xx_rtc.c ****   *                                     falling edge of the related pin.
1978:FWLIB/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the TimeStamp.
1979:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be: ENABLE or DISABLE.
1980:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
1981:FWLIB/src/stm32f4xx_rtc.c ****   */
1982:FWLIB/src/stm32f4xx_rtc.c **** void RTC_TimeStampCmd(uint32_t RTC_TimeStampEdge, FunctionalState NewState)
1983:FWLIB/src/stm32f4xx_rtc.c **** {
1984:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
1985:FWLIB/src/stm32f4xx_rtc.c **** 
1986:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
1987:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_TIMESTAMP_EDGE(RTC_TimeStampEdge));
1988:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1989:FWLIB/src/stm32f4xx_rtc.c **** 
1990:FWLIB/src/stm32f4xx_rtc.c ****   /* Get the RTC_CR register and clear the bits to be configured */
1991:FWLIB/src/stm32f4xx_rtc.c ****   tmpreg = (uint32_t)(RTC->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
1992:FWLIB/src/stm32f4xx_rtc.c **** 
1993:FWLIB/src/stm32f4xx_rtc.c ****   /* Get the new configuration */
1994:FWLIB/src/stm32f4xx_rtc.c ****   if (NewState != DISABLE)
1995:FWLIB/src/stm32f4xx_rtc.c ****   {
1996:FWLIB/src/stm32f4xx_rtc.c ****     tmpreg |= (uint32_t)(RTC_TimeStampEdge | RTC_CR_TSE);
1997:FWLIB/src/stm32f4xx_rtc.c ****   }
1998:FWLIB/src/stm32f4xx_rtc.c ****   else
1999:FWLIB/src/stm32f4xx_rtc.c ****   {
2000:FWLIB/src/stm32f4xx_rtc.c ****     tmpreg |= (uint32_t)(RTC_TimeStampEdge);
2001:FWLIB/src/stm32f4xx_rtc.c ****   }
2002:FWLIB/src/stm32f4xx_rtc.c **** 
2003:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
2004:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
2005:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
2006:FWLIB/src/stm32f4xx_rtc.c **** 
2007:FWLIB/src/stm32f4xx_rtc.c ****   /* Configure the Time Stamp TSEDGE and Enable bits */
2008:FWLIB/src/stm32f4xx_rtc.c ****   RTC->CR = (uint32_t)tmpreg;
2009:FWLIB/src/stm32f4xx_rtc.c **** 
2010:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
2011:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
2012:FWLIB/src/stm32f4xx_rtc.c **** }
2013:FWLIB/src/stm32f4xx_rtc.c **** 
2014:FWLIB/src/stm32f4xx_rtc.c **** /**
2015:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Get the RTC TimeStamp value and masks.
2016:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_Format: specifies the format of the output parameters.
2017:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
2018:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BIN: Binary data format 
2019:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_Format_BCD: BCD data format
2020:FWLIB/src/stm32f4xx_rtc.c ****   * @param RTC_StampTimeStruct: pointer to a RTC_TimeTypeDef structure that will 
2021:FWLIB/src/stm32f4xx_rtc.c ****   *                             contains the TimeStamp time values. 
2022:FWLIB/src/stm32f4xx_rtc.c ****   * @param RTC_StampDateStruct: pointer to a RTC_DateTypeDef structure that will 
2023:FWLIB/src/stm32f4xx_rtc.c ****   *                             contains the TimeStamp date values.     
2024:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
2025:FWLIB/src/stm32f4xx_rtc.c ****   */
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 37


2026:FWLIB/src/stm32f4xx_rtc.c **** void RTC_GetTimeStamp(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, 
2027:FWLIB/src/stm32f4xx_rtc.c ****                                       RTC_DateTypeDef* RTC_StampDateStruct)
2028:FWLIB/src/stm32f4xx_rtc.c **** {
2029:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmptime = 0, tmpdate = 0;
2030:FWLIB/src/stm32f4xx_rtc.c **** 
2031:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2032:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_FORMAT(RTC_Format));
2033:FWLIB/src/stm32f4xx_rtc.c **** 
2034:FWLIB/src/stm32f4xx_rtc.c ****   /* Get the TimeStamp time and date registers values */
2035:FWLIB/src/stm32f4xx_rtc.c ****   tmptime = (uint32_t)(RTC->TSTR & RTC_TR_RESERVED_MASK);
2036:FWLIB/src/stm32f4xx_rtc.c ****   tmpdate = (uint32_t)(RTC->TSDR & RTC_DR_RESERVED_MASK);
2037:FWLIB/src/stm32f4xx_rtc.c **** 
2038:FWLIB/src/stm32f4xx_rtc.c ****   /* Fill the Time structure fields with the read parameters */
2039:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampTimeStruct->RTC_Hours = (uint8_t)((tmptime & (RTC_TR_HT | RTC_TR_HU)) >> 16);
2040:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampTimeStruct->RTC_Minutes = (uint8_t)((tmptime & (RTC_TR_MNT | RTC_TR_MNU)) >> 8);
2041:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampTimeStruct->RTC_Seconds = (uint8_t)(tmptime & (RTC_TR_ST | RTC_TR_SU));
2042:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampTimeStruct->RTC_H12 = (uint8_t)((tmptime & (RTC_TR_PM)) >> 16);  
2043:FWLIB/src/stm32f4xx_rtc.c **** 
2044:FWLIB/src/stm32f4xx_rtc.c ****   /* Fill the Date structure fields with the read parameters */
2045:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampDateStruct->RTC_Year = 0;
2046:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampDateStruct->RTC_Month = (uint8_t)((tmpdate & (RTC_DR_MT | RTC_DR_MU)) >> 8);
2047:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampDateStruct->RTC_Date = (uint8_t)(tmpdate & (RTC_DR_DT | RTC_DR_DU));
2048:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampDateStruct->RTC_WeekDay = (uint8_t)((tmpdate & (RTC_DR_WDU)) >> 13);
2049:FWLIB/src/stm32f4xx_rtc.c **** 
2050:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the input parameters format */
2051:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_Format == RTC_Format_BIN)
2052:FWLIB/src/stm32f4xx_rtc.c ****   {
2053:FWLIB/src/stm32f4xx_rtc.c ****     /* Convert the Time structure parameters to Binary format */
2054:FWLIB/src/stm32f4xx_rtc.c ****     RTC_StampTimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Hours);
2055:FWLIB/src/stm32f4xx_rtc.c ****     RTC_StampTimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Minutes);
2056:FWLIB/src/stm32f4xx_rtc.c ****     RTC_StampTimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Seconds);
2057:FWLIB/src/stm32f4xx_rtc.c **** 
2058:FWLIB/src/stm32f4xx_rtc.c ****     /* Convert the Date structure parameters to Binary format */
2059:FWLIB/src/stm32f4xx_rtc.c ****     RTC_StampDateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_Month);
2060:FWLIB/src/stm32f4xx_rtc.c ****     RTC_StampDateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_Date);
2061:FWLIB/src/stm32f4xx_rtc.c ****     RTC_StampDateStruct->RTC_WeekDay = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_WeekDay);
2062:FWLIB/src/stm32f4xx_rtc.c ****   }
2063:FWLIB/src/stm32f4xx_rtc.c **** }
2064:FWLIB/src/stm32f4xx_rtc.c **** 
2065:FWLIB/src/stm32f4xx_rtc.c **** /**
2066:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Get the RTC timestamp Sub seconds value.
2067:FWLIB/src/stm32f4xx_rtc.c ****   * @param  None
2068:FWLIB/src/stm32f4xx_rtc.c ****   * @retval RTC current timestamp Sub seconds value.
2069:FWLIB/src/stm32f4xx_rtc.c ****   */
2070:FWLIB/src/stm32f4xx_rtc.c **** uint32_t RTC_GetTimeStampSubSecond(void)
2071:FWLIB/src/stm32f4xx_rtc.c **** {
2072:FWLIB/src/stm32f4xx_rtc.c ****   /* Get timestamp sub seconds values from the correspondent registers */
2073:FWLIB/src/stm32f4xx_rtc.c ****   return (uint32_t)(RTC->TSSSR);
2074:FWLIB/src/stm32f4xx_rtc.c **** }
2075:FWLIB/src/stm32f4xx_rtc.c **** 
2076:FWLIB/src/stm32f4xx_rtc.c **** /**
2077:FWLIB/src/stm32f4xx_rtc.c ****   * @}
2078:FWLIB/src/stm32f4xx_rtc.c ****   */
2079:FWLIB/src/stm32f4xx_rtc.c **** 
2080:FWLIB/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group9 Tampers configuration functions
2081:FWLIB/src/stm32f4xx_rtc.c ****  *  @brief   Tampers configuration functions 
2082:FWLIB/src/stm32f4xx_rtc.c ****  *
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 38


2083:FWLIB/src/stm32f4xx_rtc.c **** @verbatim   
2084:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================
2085:FWLIB/src/stm32f4xx_rtc.c ****                  ##### Tampers configuration functions #####
2086:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================  
2087:FWLIB/src/stm32f4xx_rtc.c **** 
2088:FWLIB/src/stm32f4xx_rtc.c **** @endverbatim
2089:FWLIB/src/stm32f4xx_rtc.c ****   * @{
2090:FWLIB/src/stm32f4xx_rtc.c ****   */
2091:FWLIB/src/stm32f4xx_rtc.c **** 
2092:FWLIB/src/stm32f4xx_rtc.c **** /**
2093:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Configures the select Tamper pin edge.
2094:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_Tamper: Selected tamper pin.
2095:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be RTC_Tamper_1 or RTC_Tamper 2
2096:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_TamperTrigger: Specifies the trigger on the tamper pin that 
2097:FWLIB/src/stm32f4xx_rtc.c ****   *         stimulates tamper event. 
2098:FWLIB/src/stm32f4xx_rtc.c ****   *   This parameter can be one of the following values:
2099:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperTrigger_RisingEdge: Rising Edge of the tamper pin causes tamper event.
2100:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperTrigger_FallingEdge: Falling Edge of the tamper pin causes tamper event.
2101:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperTrigger_LowLevel: Low Level of the tamper pin causes tamper event.
2102:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperTrigger_HighLevel: High Level of the tamper pin causes tamper event.
2103:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
2104:FWLIB/src/stm32f4xx_rtc.c ****   */
2105:FWLIB/src/stm32f4xx_rtc.c **** void RTC_TamperTriggerConfig(uint32_t RTC_Tamper, uint32_t RTC_TamperTrigger)
2106:FWLIB/src/stm32f4xx_rtc.c **** {
2107:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2108:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_TAMPER(RTC_Tamper)); 
2109:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_TAMPER_TRIGGER(RTC_TamperTrigger));
2110:FWLIB/src/stm32f4xx_rtc.c ****  
2111:FWLIB/src/stm32f4xx_rtc.c ****   if (RTC_TamperTrigger == RTC_TamperTrigger_RisingEdge)
2112:FWLIB/src/stm32f4xx_rtc.c ****   {  
2113:FWLIB/src/stm32f4xx_rtc.c ****     /* Configure the RTC_TAFCR register */
2114:FWLIB/src/stm32f4xx_rtc.c ****     RTC->TAFCR &= (uint32_t)((uint32_t)~(RTC_Tamper << 1));	
2115:FWLIB/src/stm32f4xx_rtc.c ****   }
2116:FWLIB/src/stm32f4xx_rtc.c ****   else
2117:FWLIB/src/stm32f4xx_rtc.c ****   { 
2118:FWLIB/src/stm32f4xx_rtc.c ****     /* Configure the RTC_TAFCR register */
2119:FWLIB/src/stm32f4xx_rtc.c ****     RTC->TAFCR |= (uint32_t)(RTC_Tamper << 1);  
2120:FWLIB/src/stm32f4xx_rtc.c ****   }  
2121:FWLIB/src/stm32f4xx_rtc.c **** }
2122:FWLIB/src/stm32f4xx_rtc.c **** 
2123:FWLIB/src/stm32f4xx_rtc.c **** /**
2124:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Enables or Disables the Tamper detection.
2125:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_Tamper: Selected tamper pin.
2126:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be RTC_Tamper_1 or RTC_Tamper_2
2127:FWLIB/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the tamper pin.
2128:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be: ENABLE or DISABLE.                   
2129:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
2130:FWLIB/src/stm32f4xx_rtc.c ****   */
2131:FWLIB/src/stm32f4xx_rtc.c **** void RTC_TamperCmd(uint32_t RTC_Tamper, FunctionalState NewState)
2132:FWLIB/src/stm32f4xx_rtc.c **** {
2133:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2134:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_TAMPER(RTC_Tamper));  
2135:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2136:FWLIB/src/stm32f4xx_rtc.c ****   
2137:FWLIB/src/stm32f4xx_rtc.c ****   if (NewState != DISABLE)
2138:FWLIB/src/stm32f4xx_rtc.c ****   {
2139:FWLIB/src/stm32f4xx_rtc.c ****     /* Enable the selected Tamper pin */
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 39


2140:FWLIB/src/stm32f4xx_rtc.c ****     RTC->TAFCR |= (uint32_t)RTC_Tamper;
2141:FWLIB/src/stm32f4xx_rtc.c ****   }
2142:FWLIB/src/stm32f4xx_rtc.c ****   else
2143:FWLIB/src/stm32f4xx_rtc.c ****   {
2144:FWLIB/src/stm32f4xx_rtc.c ****     /* Disable the selected Tamper pin */
2145:FWLIB/src/stm32f4xx_rtc.c ****     RTC->TAFCR &= (uint32_t)~RTC_Tamper;    
2146:FWLIB/src/stm32f4xx_rtc.c ****   }  
2147:FWLIB/src/stm32f4xx_rtc.c **** }
2148:FWLIB/src/stm32f4xx_rtc.c **** 
2149:FWLIB/src/stm32f4xx_rtc.c **** /**
2150:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Configures the Tampers Filter.
2151:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_TamperFilter: Specifies the tampers filter.
2152:FWLIB/src/stm32f4xx_rtc.c ****   *   This parameter can be one of the following values:
2153:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperFilter_Disable: Tamper filter is disabled.
2154:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperFilter_2Sample: Tamper is activated after 2 consecutive 
2155:FWLIB/src/stm32f4xx_rtc.c ****   *                                    samples at the active level 
2156:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperFilter_4Sample: Tamper is activated after 4 consecutive 
2157:FWLIB/src/stm32f4xx_rtc.c ****   *                                    samples at the active level
2158:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperFilter_8Sample: Tamper is activated after 8 consecutive 
2159:FWLIB/src/stm32f4xx_rtc.c ****   *                                    samples at the active level 
2160:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
2161:FWLIB/src/stm32f4xx_rtc.c ****   */
2162:FWLIB/src/stm32f4xx_rtc.c **** void RTC_TamperFilterConfig(uint32_t RTC_TamperFilter)
2163:FWLIB/src/stm32f4xx_rtc.c **** {
2164:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2165:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_TAMPER_FILTER(RTC_TamperFilter));
2166:FWLIB/src/stm32f4xx_rtc.c ****    
2167:FWLIB/src/stm32f4xx_rtc.c ****   /* Clear TAMPFLT[1:0] bits in the RTC_TAFCR register */
2168:FWLIB/src/stm32f4xx_rtc.c ****   RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPFLT);
2169:FWLIB/src/stm32f4xx_rtc.c **** 
2170:FWLIB/src/stm32f4xx_rtc.c ****   /* Configure the RTC_TAFCR register */
2171:FWLIB/src/stm32f4xx_rtc.c ****   RTC->TAFCR |= (uint32_t)RTC_TamperFilter;
2172:FWLIB/src/stm32f4xx_rtc.c **** }
2173:FWLIB/src/stm32f4xx_rtc.c **** 
2174:FWLIB/src/stm32f4xx_rtc.c **** /**
2175:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Configures the Tampers Sampling Frequency.
2176:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_TamperSamplingFreq: Specifies the tampers Sampling Frequency.
2177:FWLIB/src/stm32f4xx_rtc.c ****   *   This parameter can be one of the following values:
2178:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperSamplingFreq_RTCCLK_Div32768: Each of the tamper inputs are sampled
2179:FWLIB/src/stm32f4xx_rtc.c ****   *                                           with a frequency =  RTCCLK / 32768
2180:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperSamplingFreq_RTCCLK_Div16384: Each of the tamper inputs are sampled
2181:FWLIB/src/stm32f4xx_rtc.c ****   *                                           with a frequency =  RTCCLK / 16384
2182:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperSamplingFreq_RTCCLK_Div8192: Each of the tamper inputs are sampled
2183:FWLIB/src/stm32f4xx_rtc.c ****   *                                           with a frequency =  RTCCLK / 8192
2184:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperSamplingFreq_RTCCLK_Div4096: Each of the tamper inputs are sampled
2185:FWLIB/src/stm32f4xx_rtc.c ****   *                                           with a frequency =  RTCCLK / 4096
2186:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperSamplingFreq_RTCCLK_Div2048: Each of the tamper inputs are sampled
2187:FWLIB/src/stm32f4xx_rtc.c ****   *                                           with a frequency =  RTCCLK / 2048
2188:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperSamplingFreq_RTCCLK_Div1024: Each of the tamper inputs are sampled
2189:FWLIB/src/stm32f4xx_rtc.c ****   *                                           with a frequency =  RTCCLK / 1024
2190:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperSamplingFreq_RTCCLK_Div512: Each of the tamper inputs are sampled
2191:FWLIB/src/stm32f4xx_rtc.c ****   *                                           with a frequency =  RTCCLK / 512  
2192:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperSamplingFreq_RTCCLK_Div256: Each of the tamper inputs are sampled
2193:FWLIB/src/stm32f4xx_rtc.c ****   *                                           with a frequency =  RTCCLK / 256  
2194:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
2195:FWLIB/src/stm32f4xx_rtc.c ****   */
2196:FWLIB/src/stm32f4xx_rtc.c **** void RTC_TamperSamplingFreqConfig(uint32_t RTC_TamperSamplingFreq)
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 40


2197:FWLIB/src/stm32f4xx_rtc.c **** {
2198:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2199:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_TAMPER_SAMPLING_FREQ(RTC_TamperSamplingFreq));
2200:FWLIB/src/stm32f4xx_rtc.c ****  
2201:FWLIB/src/stm32f4xx_rtc.c ****   /* Clear TAMPFREQ[2:0] bits in the RTC_TAFCR register */
2202:FWLIB/src/stm32f4xx_rtc.c ****   RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPFREQ);
2203:FWLIB/src/stm32f4xx_rtc.c **** 
2204:FWLIB/src/stm32f4xx_rtc.c ****   /* Configure the RTC_TAFCR register */
2205:FWLIB/src/stm32f4xx_rtc.c ****   RTC->TAFCR |= (uint32_t)RTC_TamperSamplingFreq;
2206:FWLIB/src/stm32f4xx_rtc.c **** }
2207:FWLIB/src/stm32f4xx_rtc.c **** 
2208:FWLIB/src/stm32f4xx_rtc.c **** /**
2209:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Configures the Tampers Pins input Precharge Duration.
2210:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_TamperPrechargeDuration: Specifies the Tampers Pins input
2211:FWLIB/src/stm32f4xx_rtc.c ****   *         Precharge Duration.
2212:FWLIB/src/stm32f4xx_rtc.c ****   *   This parameter can be one of the following values:
2213:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperPrechargeDuration_1RTCCLK: Tamper pins are precharged before sampling during
2214:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperPrechargeDuration_2RTCCLK: Tamper pins are precharged before sampling during
2215:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperPrechargeDuration_4RTCCLK: Tamper pins are precharged before sampling during
2216:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_TamperPrechargeDuration_8RTCCLK: Tamper pins are precharged before sampling during
2217:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
2218:FWLIB/src/stm32f4xx_rtc.c ****   */
2219:FWLIB/src/stm32f4xx_rtc.c **** void RTC_TamperPinsPrechargeDuration(uint32_t RTC_TamperPrechargeDuration)
2220:FWLIB/src/stm32f4xx_rtc.c **** {
2221:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2222:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(RTC_TamperPrechargeDuration));
2223:FWLIB/src/stm32f4xx_rtc.c ****    
2224:FWLIB/src/stm32f4xx_rtc.c ****   /* Clear TAMPPRCH[1:0] bits in the RTC_TAFCR register */
2225:FWLIB/src/stm32f4xx_rtc.c ****   RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPPRCH);
2226:FWLIB/src/stm32f4xx_rtc.c **** 
2227:FWLIB/src/stm32f4xx_rtc.c ****   /* Configure the RTC_TAFCR register */
2228:FWLIB/src/stm32f4xx_rtc.c ****   RTC->TAFCR |= (uint32_t)RTC_TamperPrechargeDuration;
2229:FWLIB/src/stm32f4xx_rtc.c **** }
2230:FWLIB/src/stm32f4xx_rtc.c **** 
2231:FWLIB/src/stm32f4xx_rtc.c **** /**
2232:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Enables or Disables the TimeStamp on Tamper Detection Event.
2233:FWLIB/src/stm32f4xx_rtc.c ****   * @note   The timestamp is valid even the TSE bit in tamper control register 
2234:FWLIB/src/stm32f4xx_rtc.c ****   *         is reset.   
2235:FWLIB/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the timestamp on tamper event.
2236:FWLIB/src/stm32f4xx_rtc.c ****   *         This parameter can be: ENABLE or DISABLE.
2237:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
2238:FWLIB/src/stm32f4xx_rtc.c ****   */
2239:FWLIB/src/stm32f4xx_rtc.c **** void RTC_TimeStampOnTamperDetectionCmd(FunctionalState NewState)
2240:FWLIB/src/stm32f4xx_rtc.c **** {
2241:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2242:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2243:FWLIB/src/stm32f4xx_rtc.c ****    
2244:FWLIB/src/stm32f4xx_rtc.c ****   if (NewState != DISABLE)
2245:FWLIB/src/stm32f4xx_rtc.c ****   {
2246:FWLIB/src/stm32f4xx_rtc.c ****     /* Save timestamp on tamper detection event */
2247:FWLIB/src/stm32f4xx_rtc.c ****     RTC->TAFCR |= (uint32_t)RTC_TAFCR_TAMPTS;
2248:FWLIB/src/stm32f4xx_rtc.c ****   }
2249:FWLIB/src/stm32f4xx_rtc.c ****   else
2250:FWLIB/src/stm32f4xx_rtc.c ****   {
2251:FWLIB/src/stm32f4xx_rtc.c ****     /* Tamper detection does not cause a timestamp to be saved */
2252:FWLIB/src/stm32f4xx_rtc.c ****     RTC->TAFCR &= (uint32_t)~RTC_TAFCR_TAMPTS;    
2253:FWLIB/src/stm32f4xx_rtc.c ****   }
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 41


2254:FWLIB/src/stm32f4xx_rtc.c **** }
2255:FWLIB/src/stm32f4xx_rtc.c **** 
2256:FWLIB/src/stm32f4xx_rtc.c **** /**
2257:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Enables or Disables the Precharge of Tamper pin.
2258:FWLIB/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of tamper pull up.
2259:FWLIB/src/stm32f4xx_rtc.c ****   *   This parameter can be: ENABLE or DISABLE.                   
2260:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
2261:FWLIB/src/stm32f4xx_rtc.c ****   */
2262:FWLIB/src/stm32f4xx_rtc.c **** void RTC_TamperPullUpCmd(FunctionalState NewState)
2263:FWLIB/src/stm32f4xx_rtc.c **** {
2264:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2265:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2266:FWLIB/src/stm32f4xx_rtc.c ****   
2267:FWLIB/src/stm32f4xx_rtc.c ****  if (NewState != DISABLE)
2268:FWLIB/src/stm32f4xx_rtc.c ****   {
2269:FWLIB/src/stm32f4xx_rtc.c ****     /* Enable precharge of the selected Tamper pin */
2270:FWLIB/src/stm32f4xx_rtc.c ****     RTC->TAFCR &= (uint32_t)~RTC_TAFCR_TAMPPUDIS; 
2271:FWLIB/src/stm32f4xx_rtc.c ****   }
2272:FWLIB/src/stm32f4xx_rtc.c ****   else
2273:FWLIB/src/stm32f4xx_rtc.c ****   {
2274:FWLIB/src/stm32f4xx_rtc.c ****     /* Disable precharge of the selected Tamper pin */
2275:FWLIB/src/stm32f4xx_rtc.c ****     RTC->TAFCR |= (uint32_t)RTC_TAFCR_TAMPPUDIS;    
2276:FWLIB/src/stm32f4xx_rtc.c ****   } 
2277:FWLIB/src/stm32f4xx_rtc.c **** }
2278:FWLIB/src/stm32f4xx_rtc.c **** 
2279:FWLIB/src/stm32f4xx_rtc.c **** /**
2280:FWLIB/src/stm32f4xx_rtc.c ****   * @}
2281:FWLIB/src/stm32f4xx_rtc.c ****   */
2282:FWLIB/src/stm32f4xx_rtc.c **** 
2283:FWLIB/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group10 Backup Data Registers configuration functions
2284:FWLIB/src/stm32f4xx_rtc.c ****  *  @brief   Backup Data Registers configuration functions  
2285:FWLIB/src/stm32f4xx_rtc.c ****  *
2286:FWLIB/src/stm32f4xx_rtc.c **** @verbatim   
2287:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================
2288:FWLIB/src/stm32f4xx_rtc.c ****              ##### Backup Data Registers configuration functions ##### 
2289:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================  
2290:FWLIB/src/stm32f4xx_rtc.c **** 
2291:FWLIB/src/stm32f4xx_rtc.c **** @endverbatim
2292:FWLIB/src/stm32f4xx_rtc.c ****   * @{
2293:FWLIB/src/stm32f4xx_rtc.c ****   */
2294:FWLIB/src/stm32f4xx_rtc.c **** 
2295:FWLIB/src/stm32f4xx_rtc.c **** /**
2296:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Writes a data in a specified RTC Backup data register.
2297:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_BKP_DR: RTC Backup data Register number.
2298:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to 
2299:FWLIB/src/stm32f4xx_rtc.c ****   *                          specify the register.
2300:FWLIB/src/stm32f4xx_rtc.c ****   * @param  Data: Data to be written in the specified RTC Backup data register.                    
2301:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
2302:FWLIB/src/stm32f4xx_rtc.c ****   */
2303:FWLIB/src/stm32f4xx_rtc.c **** void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data)
2304:FWLIB/src/stm32f4xx_rtc.c **** {
2305:FWLIB/src/stm32f4xx_rtc.c ****   __IO uint32_t tmp = 0;
2306:FWLIB/src/stm32f4xx_rtc.c ****   
2307:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2308:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_BKP(RTC_BKP_DR));
2309:FWLIB/src/stm32f4xx_rtc.c **** 
2310:FWLIB/src/stm32f4xx_rtc.c ****   tmp = RTC_BASE + 0x50;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 42


2311:FWLIB/src/stm32f4xx_rtc.c ****   tmp += (RTC_BKP_DR * 4);
2312:FWLIB/src/stm32f4xx_rtc.c **** 
2313:FWLIB/src/stm32f4xx_rtc.c ****   /* Write the specified register */
2314:FWLIB/src/stm32f4xx_rtc.c ****   *(__IO uint32_t *)tmp = (uint32_t)Data;
2315:FWLIB/src/stm32f4xx_rtc.c **** }
2316:FWLIB/src/stm32f4xx_rtc.c **** 
2317:FWLIB/src/stm32f4xx_rtc.c **** /**
2318:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Reads data from the specified RTC Backup data Register.
2319:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_BKP_DR: RTC Backup data Register number.
2320:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to 
2321:FWLIB/src/stm32f4xx_rtc.c ****   *                          specify the register.                   
2322:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
2323:FWLIB/src/stm32f4xx_rtc.c ****   */
2324:FWLIB/src/stm32f4xx_rtc.c **** uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR)
2325:FWLIB/src/stm32f4xx_rtc.c **** {
2326:FWLIB/src/stm32f4xx_rtc.c ****   __IO uint32_t tmp = 0;
2327:FWLIB/src/stm32f4xx_rtc.c ****   
2328:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2329:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_BKP(RTC_BKP_DR));
2330:FWLIB/src/stm32f4xx_rtc.c **** 
2331:FWLIB/src/stm32f4xx_rtc.c ****   tmp = RTC_BASE + 0x50;
2332:FWLIB/src/stm32f4xx_rtc.c ****   tmp += (RTC_BKP_DR * 4);
2333:FWLIB/src/stm32f4xx_rtc.c ****   
2334:FWLIB/src/stm32f4xx_rtc.c ****   /* Read the specified register */
2335:FWLIB/src/stm32f4xx_rtc.c ****   return (*(__IO uint32_t *)tmp);
2336:FWLIB/src/stm32f4xx_rtc.c **** }
2337:FWLIB/src/stm32f4xx_rtc.c **** 
2338:FWLIB/src/stm32f4xx_rtc.c **** /**
2339:FWLIB/src/stm32f4xx_rtc.c ****   * @}
2340:FWLIB/src/stm32f4xx_rtc.c ****   */
2341:FWLIB/src/stm32f4xx_rtc.c **** 
2342:FWLIB/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group11 RTC Tamper and TimeStamp Pins Selection and Output Type Config configurat
2343:FWLIB/src/stm32f4xx_rtc.c ****  *  @brief   RTC Tamper and TimeStamp Pins Selection and Output Type Config 
2344:FWLIB/src/stm32f4xx_rtc.c ****  *           configuration functions  
2345:FWLIB/src/stm32f4xx_rtc.c ****  *
2346:FWLIB/src/stm32f4xx_rtc.c **** @verbatim   
2347:FWLIB/src/stm32f4xx_rtc.c ****  ==================================================================================================
2348:FWLIB/src/stm32f4xx_rtc.c ****  ##### RTC Tamper and TimeStamp Pins Selection and Output Type Config configuration functions #####
2349:FWLIB/src/stm32f4xx_rtc.c ****  ==================================================================================================
2350:FWLIB/src/stm32f4xx_rtc.c **** 
2351:FWLIB/src/stm32f4xx_rtc.c **** @endverbatim
2352:FWLIB/src/stm32f4xx_rtc.c ****   * @{
2353:FWLIB/src/stm32f4xx_rtc.c ****   */
2354:FWLIB/src/stm32f4xx_rtc.c **** 
2355:FWLIB/src/stm32f4xx_rtc.c **** /**
2356:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Selects the RTC Tamper Pin.
2357:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_TamperPin: specifies the RTC Tamper Pin.
2358:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
2359:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_TamperPin_Default: RTC_AF1 is used as RTC Tamper Pin.
2360:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_TamperPin_Pos1: RTC_AF2 is selected as RTC Tamper Pin.    
2361:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
2362:FWLIB/src/stm32f4xx_rtc.c ****   */
2363:FWLIB/src/stm32f4xx_rtc.c **** void RTC_TamperPinSelection(uint32_t RTC_TamperPin)
2364:FWLIB/src/stm32f4xx_rtc.c **** {
2365:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2366:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_TAMPER_PIN(RTC_TamperPin));
2367:FWLIB/src/stm32f4xx_rtc.c ****   
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 43


2368:FWLIB/src/stm32f4xx_rtc.c ****   RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPINSEL);
2369:FWLIB/src/stm32f4xx_rtc.c ****   RTC->TAFCR |= (uint32_t)(RTC_TamperPin);  
2370:FWLIB/src/stm32f4xx_rtc.c **** }
2371:FWLIB/src/stm32f4xx_rtc.c **** 
2372:FWLIB/src/stm32f4xx_rtc.c **** /**
2373:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Selects the RTC TimeStamp Pin.
2374:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_TimeStampPin: specifies the RTC TimeStamp Pin.
2375:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
2376:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_TimeStampPin_PC13: PC13 is selected as RTC TimeStamp Pin.
2377:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_TimeStampPin_PI8: PI8 is selected as RTC TimeStamp Pin.    
2378:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
2379:FWLIB/src/stm32f4xx_rtc.c ****   */
2380:FWLIB/src/stm32f4xx_rtc.c **** void RTC_TimeStampPinSelection(uint32_t RTC_TimeStampPin)
2381:FWLIB/src/stm32f4xx_rtc.c **** {
2382:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2383:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));
2384:FWLIB/src/stm32f4xx_rtc.c ****   
2385:FWLIB/src/stm32f4xx_rtc.c ****   RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TSINSEL);
2386:FWLIB/src/stm32f4xx_rtc.c ****   RTC->TAFCR |= (uint32_t)(RTC_TimeStampPin);  
2387:FWLIB/src/stm32f4xx_rtc.c **** }
2388:FWLIB/src/stm32f4xx_rtc.c **** 
2389:FWLIB/src/stm32f4xx_rtc.c **** /**
2390:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Configures the RTC Output Pin mode. 
2391:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_OutputType: specifies the RTC Output (PC13) pin mode.
2392:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
2393:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_OutputType_OpenDrain: RTC Output (PC13) is configured in 
2394:FWLIB/src/stm32f4xx_rtc.c ****   *                                    Open Drain mode.
2395:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_OutputType_PushPull:  RTC Output (PC13) is configured in 
2396:FWLIB/src/stm32f4xx_rtc.c ****   *                                    Push Pull mode.    
2397:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
2398:FWLIB/src/stm32f4xx_rtc.c ****   */
2399:FWLIB/src/stm32f4xx_rtc.c **** void RTC_OutputTypeConfig(uint32_t RTC_OutputType)
2400:FWLIB/src/stm32f4xx_rtc.c **** {
2401:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2402:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_OUTPUT_TYPE(RTC_OutputType));
2403:FWLIB/src/stm32f4xx_rtc.c ****   
2404:FWLIB/src/stm32f4xx_rtc.c ****   RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_ALARMOUTTYPE);
2405:FWLIB/src/stm32f4xx_rtc.c ****   RTC->TAFCR |= (uint32_t)(RTC_OutputType);  
2406:FWLIB/src/stm32f4xx_rtc.c **** }
2407:FWLIB/src/stm32f4xx_rtc.c **** 
2408:FWLIB/src/stm32f4xx_rtc.c **** /**
2409:FWLIB/src/stm32f4xx_rtc.c ****   * @}
2410:FWLIB/src/stm32f4xx_rtc.c ****   */
2411:FWLIB/src/stm32f4xx_rtc.c **** 
2412:FWLIB/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group12 Shift control synchronisation functions
2413:FWLIB/src/stm32f4xx_rtc.c ****  *  @brief   Shift control synchronisation functions 
2414:FWLIB/src/stm32f4xx_rtc.c ****  *
2415:FWLIB/src/stm32f4xx_rtc.c **** @verbatim   
2416:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================
2417:FWLIB/src/stm32f4xx_rtc.c ****               ##### Shift control synchronisation functions #####
2418:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================  
2419:FWLIB/src/stm32f4xx_rtc.c **** 
2420:FWLIB/src/stm32f4xx_rtc.c **** @endverbatim
2421:FWLIB/src/stm32f4xx_rtc.c ****   * @{
2422:FWLIB/src/stm32f4xx_rtc.c ****   */
2423:FWLIB/src/stm32f4xx_rtc.c **** 
2424:FWLIB/src/stm32f4xx_rtc.c **** /**
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 44


2425:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Configures the Synchronization Shift Control Settings.
2426:FWLIB/src/stm32f4xx_rtc.c ****   * @note   When REFCKON is set, firmware must not write to Shift control register 
2427:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_ShiftAdd1S : Select to add or not 1 second to the time Calendar.
2428:FWLIB/src/stm32f4xx_rtc.c ****   *   This parameter can be one of the following values :
2429:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_ShiftAdd1S_Set  : Add one second to the clock calendar. 
2430:FWLIB/src/stm32f4xx_rtc.c ****   *     @arg RTC_ShiftAdd1S_Reset: No effect.
2431:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_ShiftSubFS: Select the number of Second Fractions to Substitute.
2432:FWLIB/src/stm32f4xx_rtc.c ****   *         This parameter can be one any value from 0 to 0x7FFF.
2433:FWLIB/src/stm32f4xx_rtc.c ****   * @retval An ErrorStatus enumeration value:
2434:FWLIB/src/stm32f4xx_rtc.c ****   *          - SUCCESS: RTC Shift registers are configured
2435:FWLIB/src/stm32f4xx_rtc.c ****   *          - ERROR: RTC Shift registers are not configured
2436:FWLIB/src/stm32f4xx_rtc.c **** */
2437:FWLIB/src/stm32f4xx_rtc.c **** ErrorStatus RTC_SynchroShiftConfig(uint32_t RTC_ShiftAdd1S, uint32_t RTC_ShiftSubFS)
2438:FWLIB/src/stm32f4xx_rtc.c **** {
2439:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
2440:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t shpfcount = 0;
2441:FWLIB/src/stm32f4xx_rtc.c **** 
2442:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2443:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_SHIFT_ADD1S(RTC_ShiftAdd1S));
2444:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_SHIFT_SUBFS(RTC_ShiftSubFS));
2445:FWLIB/src/stm32f4xx_rtc.c **** 
2446:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
2447:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
2448:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
2449:FWLIB/src/stm32f4xx_rtc.c ****   
2450:FWLIB/src/stm32f4xx_rtc.c ****   /* Check if a Shift is pending*/
2451:FWLIB/src/stm32f4xx_rtc.c ****   if ((RTC->ISR & RTC_ISR_SHPF) != RESET)
2452:FWLIB/src/stm32f4xx_rtc.c ****   {
2453:FWLIB/src/stm32f4xx_rtc.c ****     /* Wait until the shift is completed*/
2454:FWLIB/src/stm32f4xx_rtc.c ****     while (((RTC->ISR & RTC_ISR_SHPF) != RESET) && (shpfcount != SHPF_TIMEOUT))
2455:FWLIB/src/stm32f4xx_rtc.c ****     {
2456:FWLIB/src/stm32f4xx_rtc.c ****       shpfcount++;
2457:FWLIB/src/stm32f4xx_rtc.c ****     }
2458:FWLIB/src/stm32f4xx_rtc.c ****   }
2459:FWLIB/src/stm32f4xx_rtc.c **** 
2460:FWLIB/src/stm32f4xx_rtc.c ****   /* Check if the Shift pending is completed or if there is no Shift operation at all*/
2461:FWLIB/src/stm32f4xx_rtc.c ****   if ((RTC->ISR & RTC_ISR_SHPF) == RESET)
2462:FWLIB/src/stm32f4xx_rtc.c ****   {
2463:FWLIB/src/stm32f4xx_rtc.c ****     /* check if the reference clock detection is disabled */
2464:FWLIB/src/stm32f4xx_rtc.c ****     if((RTC->CR & RTC_CR_REFCKON) == RESET)
2465:FWLIB/src/stm32f4xx_rtc.c ****     {
2466:FWLIB/src/stm32f4xx_rtc.c ****       /* Configure the Shift settings */
2467:FWLIB/src/stm32f4xx_rtc.c ****       RTC->SHIFTR = (uint32_t)(uint32_t)(RTC_ShiftSubFS) | (uint32_t)(RTC_ShiftAdd1S);
2468:FWLIB/src/stm32f4xx_rtc.c ****     
2469:FWLIB/src/stm32f4xx_rtc.c ****       if(RTC_WaitForSynchro() == ERROR)
2470:FWLIB/src/stm32f4xx_rtc.c ****       {
2471:FWLIB/src/stm32f4xx_rtc.c ****         status = ERROR;
2472:FWLIB/src/stm32f4xx_rtc.c ****       }
2473:FWLIB/src/stm32f4xx_rtc.c ****       else
2474:FWLIB/src/stm32f4xx_rtc.c ****       {
2475:FWLIB/src/stm32f4xx_rtc.c ****         status = SUCCESS;
2476:FWLIB/src/stm32f4xx_rtc.c ****       }
2477:FWLIB/src/stm32f4xx_rtc.c ****     }
2478:FWLIB/src/stm32f4xx_rtc.c ****     else
2479:FWLIB/src/stm32f4xx_rtc.c ****     {
2480:FWLIB/src/stm32f4xx_rtc.c ****       status = ERROR;
2481:FWLIB/src/stm32f4xx_rtc.c ****     }
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 45


2482:FWLIB/src/stm32f4xx_rtc.c ****   }
2483:FWLIB/src/stm32f4xx_rtc.c ****   else
2484:FWLIB/src/stm32f4xx_rtc.c ****   {
2485:FWLIB/src/stm32f4xx_rtc.c ****     status = ERROR;
2486:FWLIB/src/stm32f4xx_rtc.c ****   }
2487:FWLIB/src/stm32f4xx_rtc.c **** 
2488:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
2489:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF;
2490:FWLIB/src/stm32f4xx_rtc.c ****   
2491:FWLIB/src/stm32f4xx_rtc.c ****   return (ErrorStatus)(status);
2492:FWLIB/src/stm32f4xx_rtc.c **** }
2493:FWLIB/src/stm32f4xx_rtc.c **** 
2494:FWLIB/src/stm32f4xx_rtc.c **** /**
2495:FWLIB/src/stm32f4xx_rtc.c ****   * @}
2496:FWLIB/src/stm32f4xx_rtc.c ****   */
2497:FWLIB/src/stm32f4xx_rtc.c **** 
2498:FWLIB/src/stm32f4xx_rtc.c **** /** @defgroup RTC_Group13 Interrupts and flags management functions
2499:FWLIB/src/stm32f4xx_rtc.c ****  *  @brief   Interrupts and flags management functions  
2500:FWLIB/src/stm32f4xx_rtc.c ****  *
2501:FWLIB/src/stm32f4xx_rtc.c **** @verbatim   
2502:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================
2503:FWLIB/src/stm32f4xx_rtc.c ****               ##### Interrupts and flags management functions #####
2504:FWLIB/src/stm32f4xx_rtc.c ****  ===============================================================================  
2505:FWLIB/src/stm32f4xx_rtc.c ****  [..] All RTC interrupts are connected to the EXTI controller.
2506:FWLIB/src/stm32f4xx_rtc.c ****  
2507:FWLIB/src/stm32f4xx_rtc.c ****    (+) To enable the RTC Alarm interrupt, the following sequence is required:
2508:FWLIB/src/stm32f4xx_rtc.c ****        (++) Configure and enable the EXTI Line 17 in interrupt mode and select 
2509:FWLIB/src/stm32f4xx_rtc.c ****             the rising edge sensitivity using the EXTI_Init() function.
2510:FWLIB/src/stm32f4xx_rtc.c ****        (++) Configure and enable the RTC_Alarm IRQ channel in the NVIC using the 
2511:FWLIB/src/stm32f4xx_rtc.c ****             NVIC_Init() function.
2512:FWLIB/src/stm32f4xx_rtc.c ****        (++) Configure the RTC to generate RTC alarms (Alarm A and/or Alarm B) using
2513:FWLIB/src/stm32f4xx_rtc.c ****             the RTC_SetAlarm() and RTC_AlarmCmd() functions.
2514:FWLIB/src/stm32f4xx_rtc.c **** 
2515:FWLIB/src/stm32f4xx_rtc.c ****    (+) To enable the RTC Wakeup interrupt, the following sequence is required:
2516:FWLIB/src/stm32f4xx_rtc.c ****        (++) Configure and enable the EXTI Line 22 in interrupt mode and select the
2517:FWLIB/src/stm32f4xx_rtc.c ****             rising edge sensitivity using the EXTI_Init() function.
2518:FWLIB/src/stm32f4xx_rtc.c ****        (++) Configure and enable the RTC_WKUP IRQ channel in the NVIC using the 
2519:FWLIB/src/stm32f4xx_rtc.c ****             NVIC_Init() function.
2520:FWLIB/src/stm32f4xx_rtc.c ****        (++) Configure the RTC to generate the RTC wakeup timer event using the 
2521:FWLIB/src/stm32f4xx_rtc.c ****             RTC_WakeUpClockConfig(), RTC_SetWakeUpCounter() and RTC_WakeUpCmd() 
2522:FWLIB/src/stm32f4xx_rtc.c ****             functions.
2523:FWLIB/src/stm32f4xx_rtc.c **** 
2524:FWLIB/src/stm32f4xx_rtc.c ****    (+) To enable the RTC Tamper interrupt, the following sequence is required:
2525:FWLIB/src/stm32f4xx_rtc.c ****        (++) Configure and enable the EXTI Line 21 in interrupt mode and select 
2526:FWLIB/src/stm32f4xx_rtc.c ****             the rising edge sensitivity using the EXTI_Init() function.
2527:FWLIB/src/stm32f4xx_rtc.c ****        (++) Configure and enable the TAMP_STAMP IRQ channel in the NVIC using the
2528:FWLIB/src/stm32f4xx_rtc.c ****             NVIC_Init() function.
2529:FWLIB/src/stm32f4xx_rtc.c ****        (++) Configure the RTC to detect the RTC tamper event using the 
2530:FWLIB/src/stm32f4xx_rtc.c ****             RTC_TamperTriggerConfig() and RTC_TamperCmd() functions.
2531:FWLIB/src/stm32f4xx_rtc.c **** 
2532:FWLIB/src/stm32f4xx_rtc.c ****    (+) To enable the RTC TimeStamp interrupt, the following sequence is required:
2533:FWLIB/src/stm32f4xx_rtc.c ****        (++) Configure and enable the EXTI Line 21 in interrupt mode and select the
2534:FWLIB/src/stm32f4xx_rtc.c ****             rising edge sensitivity using the EXTI_Init() function.
2535:FWLIB/src/stm32f4xx_rtc.c ****        (++) Configure and enable the TAMP_STAMP IRQ channel in the NVIC using the 
2536:FWLIB/src/stm32f4xx_rtc.c ****             NVIC_Init() function.
2537:FWLIB/src/stm32f4xx_rtc.c ****        (++) Configure the RTC to detect the RTC time stamp event using the 
2538:FWLIB/src/stm32f4xx_rtc.c ****             RTC_TimeStampCmd() functions.
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 46


2539:FWLIB/src/stm32f4xx_rtc.c **** 
2540:FWLIB/src/stm32f4xx_rtc.c **** @endverbatim
2541:FWLIB/src/stm32f4xx_rtc.c ****   * @{
2542:FWLIB/src/stm32f4xx_rtc.c ****   */
2543:FWLIB/src/stm32f4xx_rtc.c **** 
2544:FWLIB/src/stm32f4xx_rtc.c **** /**
2545:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Enables or disables the specified RTC interrupts.
2546:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_IT: specifies the RTC interrupt sources to be enabled or disabled. 
2547:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be any combination of the following values:
2548:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_TS:  Time Stamp interrupt mask
2549:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_WUT:  WakeUp Timer interrupt mask
2550:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_ALRB:  Alarm B interrupt mask
2551:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_ALRA:  Alarm A interrupt mask
2552:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_TAMP: Tamper event interrupt mask
2553:FWLIB/src/stm32f4xx_rtc.c ****   * @param  NewState: new state of the specified RTC interrupts.
2554:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be: ENABLE or DISABLE.
2555:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
2556:FWLIB/src/stm32f4xx_rtc.c ****   */
2557:FWLIB/src/stm32f4xx_rtc.c **** void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState)
2558:FWLIB/src/stm32f4xx_rtc.c **** {
2559:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2560:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_CONFIG_IT(RTC_IT));
2561:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2562:FWLIB/src/stm32f4xx_rtc.c **** 
2563:FWLIB/src/stm32f4xx_rtc.c ****   /* Disable the write protection for RTC registers */
2564:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xCA;
2565:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
2566:FWLIB/src/stm32f4xx_rtc.c **** 
2567:FWLIB/src/stm32f4xx_rtc.c ****   if (NewState != DISABLE)
2568:FWLIB/src/stm32f4xx_rtc.c ****   {
2569:FWLIB/src/stm32f4xx_rtc.c ****     /* Configure the Interrupts in the RTC_CR register */
2570:FWLIB/src/stm32f4xx_rtc.c ****     RTC->CR |= (uint32_t)(RTC_IT & ~RTC_TAFCR_TAMPIE);
2571:FWLIB/src/stm32f4xx_rtc.c ****     /* Configure the Tamper Interrupt in the RTC_TAFCR */
2572:FWLIB/src/stm32f4xx_rtc.c ****     RTC->TAFCR |= (uint32_t)(RTC_IT & RTC_TAFCR_TAMPIE);
2573:FWLIB/src/stm32f4xx_rtc.c ****   }
2574:FWLIB/src/stm32f4xx_rtc.c ****   else
2575:FWLIB/src/stm32f4xx_rtc.c ****   {
2576:FWLIB/src/stm32f4xx_rtc.c ****     /* Configure the Interrupts in the RTC_CR register */
2577:FWLIB/src/stm32f4xx_rtc.c ****     RTC->CR &= (uint32_t)~(RTC_IT & (uint32_t)~RTC_TAFCR_TAMPIE);
2578:FWLIB/src/stm32f4xx_rtc.c ****     /* Configure the Tamper Interrupt in the RTC_TAFCR */
2579:FWLIB/src/stm32f4xx_rtc.c ****     RTC->TAFCR &= (uint32_t)~(RTC_IT & RTC_TAFCR_TAMPIE);
2580:FWLIB/src/stm32f4xx_rtc.c ****   }
2581:FWLIB/src/stm32f4xx_rtc.c ****   /* Enable the write protection for RTC registers */
2582:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0xFF; 
2583:FWLIB/src/stm32f4xx_rtc.c **** }
2584:FWLIB/src/stm32f4xx_rtc.c **** 
2585:FWLIB/src/stm32f4xx_rtc.c **** /**
2586:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Checks whether the specified RTC flag is set or not.
2587:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_FLAG: specifies the flag to check.
2588:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
2589:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_RECALPF: RECALPF event flag.
2590:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_TAMP1F: Tamper 1 event flag
2591:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_TAMP2F: Tamper 2 event flag
2592:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_TSOVF: Time Stamp OverFlow flag
2593:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_TSF: Time Stamp event flag
2594:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_WUTF: WakeUp Timer flag
2595:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_ALRBF: Alarm B flag
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 47


2596:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_ALRAF: Alarm A flag
2597:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_INITF: Initialization mode flag
2598:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_RSF: Registers Synchronized flag
2599:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_INITS: Registers Configured flag
2600:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_SHPF: Shift operation pending flag.
2601:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_WUTWF: WakeUp Timer Write flag
2602:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_ALRBWF: Alarm B Write flag
2603:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_ALRAWF: Alarm A write flag
2604:FWLIB/src/stm32f4xx_rtc.c ****   * @retval The new state of RTC_FLAG (SET or RESET).
2605:FWLIB/src/stm32f4xx_rtc.c ****   */
2606:FWLIB/src/stm32f4xx_rtc.c **** FlagStatus RTC_GetFlagStatus(uint32_t RTC_FLAG)
2607:FWLIB/src/stm32f4xx_rtc.c **** {
2608:FWLIB/src/stm32f4xx_rtc.c ****   FlagStatus bitstatus = RESET;
2609:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
2610:FWLIB/src/stm32f4xx_rtc.c ****   
2611:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2612:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_GET_FLAG(RTC_FLAG));
2613:FWLIB/src/stm32f4xx_rtc.c ****   
2614:FWLIB/src/stm32f4xx_rtc.c ****   /* Get all the flags */
2615:FWLIB/src/stm32f4xx_rtc.c ****   tmpreg = (uint32_t)(RTC->ISR & RTC_FLAGS_MASK);
2616:FWLIB/src/stm32f4xx_rtc.c ****   
2617:FWLIB/src/stm32f4xx_rtc.c ****   /* Return the status of the flag */
2618:FWLIB/src/stm32f4xx_rtc.c ****   if ((tmpreg & RTC_FLAG) != (uint32_t)RESET)
2619:FWLIB/src/stm32f4xx_rtc.c ****   {
2620:FWLIB/src/stm32f4xx_rtc.c ****     bitstatus = SET;
2621:FWLIB/src/stm32f4xx_rtc.c ****   }
2622:FWLIB/src/stm32f4xx_rtc.c ****   else
2623:FWLIB/src/stm32f4xx_rtc.c ****   {
2624:FWLIB/src/stm32f4xx_rtc.c ****     bitstatus = RESET;
2625:FWLIB/src/stm32f4xx_rtc.c ****   }
2626:FWLIB/src/stm32f4xx_rtc.c ****   return bitstatus;
2627:FWLIB/src/stm32f4xx_rtc.c **** }
2628:FWLIB/src/stm32f4xx_rtc.c **** 
2629:FWLIB/src/stm32f4xx_rtc.c **** /**
2630:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Clears the RTC's pending flags.
2631:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_FLAG: specifies the RTC flag to clear.
2632:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be any combination of the following values:
2633:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_TAMP1F: Tamper 1 event flag
2634:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_TAMP2F: Tamper 2 event flag
2635:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_TSOVF: Time Stamp Overflow flag 
2636:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_TSF: Time Stamp event flag
2637:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_WUTF: WakeUp Timer flag
2638:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_ALRBF: Alarm B flag
2639:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_ALRAF: Alarm A flag
2640:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_FLAG_RSF: Registers Synchronized flag
2641:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
2642:FWLIB/src/stm32f4xx_rtc.c ****   */
2643:FWLIB/src/stm32f4xx_rtc.c **** void RTC_ClearFlag(uint32_t RTC_FLAG)
2644:FWLIB/src/stm32f4xx_rtc.c **** {
2645:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2646:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG));
2647:FWLIB/src/stm32f4xx_rtc.c **** 
2648:FWLIB/src/stm32f4xx_rtc.c ****   /* Clear the Flags in the RTC_ISR register */
2649:FWLIB/src/stm32f4xx_rtc.c ****   RTC->ISR = (uint32_t)((uint32_t)(~((RTC_FLAG | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR &
2650:FWLIB/src/stm32f4xx_rtc.c **** }
2651:FWLIB/src/stm32f4xx_rtc.c **** 
2652:FWLIB/src/stm32f4xx_rtc.c **** /**
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 48


2653:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Checks whether the specified RTC interrupt has occurred or not.
2654:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_IT: specifies the RTC interrupt source to check.
2655:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be one of the following values:
2656:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_TS: Time Stamp interrupt 
2657:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_WUT: WakeUp Timer interrupt 
2658:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_ALRB: Alarm B interrupt 
2659:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_ALRA: Alarm A interrupt 
2660:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt
2661:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_TAMP2: Tamper 2 event interrupt
2662:FWLIB/src/stm32f4xx_rtc.c ****   * @retval The new state of RTC_IT (SET or RESET).
2663:FWLIB/src/stm32f4xx_rtc.c ****   */
2664:FWLIB/src/stm32f4xx_rtc.c **** ITStatus RTC_GetITStatus(uint32_t RTC_IT)
2665:FWLIB/src/stm32f4xx_rtc.c **** {
2666:FWLIB/src/stm32f4xx_rtc.c ****   ITStatus bitstatus = RESET;
2667:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0, enablestatus = 0;
2668:FWLIB/src/stm32f4xx_rtc.c ****  
2669:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
2670:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_GET_IT(RTC_IT));
2671:FWLIB/src/stm32f4xx_rtc.c ****   
2672:FWLIB/src/stm32f4xx_rtc.c ****   /* Get the TAMPER Interrupt enable bit and pending bit */
2673:FWLIB/src/stm32f4xx_rtc.c ****   tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
2674:FWLIB/src/stm32f4xx_rtc.c ****  
2675:FWLIB/src/stm32f4xx_rtc.c ****   /* Get the Interrupt enable Status */
2676:FWLIB/src/stm32f4xx_rtc.c ****   enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)) | (tmpreg & (RTC_IT >> 1
2677:FWLIB/src/stm32f4xx_rtc.c ****   
2678:FWLIB/src/stm32f4xx_rtc.c ****   /* Get the Interrupt pending bit */
2679:FWLIB/src/stm32f4xx_rtc.c ****   tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
2680:FWLIB/src/stm32f4xx_rtc.c ****   
2681:FWLIB/src/stm32f4xx_rtc.c ****   /* Get the status of the Interrupt */
2682:FWLIB/src/stm32f4xx_rtc.c ****   if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
2683:FWLIB/src/stm32f4xx_rtc.c ****   {
2684:FWLIB/src/stm32f4xx_rtc.c ****     bitstatus = SET;
2685:FWLIB/src/stm32f4xx_rtc.c ****   }
2686:FWLIB/src/stm32f4xx_rtc.c ****   else
2687:FWLIB/src/stm32f4xx_rtc.c ****   {
2688:FWLIB/src/stm32f4xx_rtc.c ****     bitstatus = RESET;
2689:FWLIB/src/stm32f4xx_rtc.c ****   }
2690:FWLIB/src/stm32f4xx_rtc.c ****   return bitstatus;
2691:FWLIB/src/stm32f4xx_rtc.c **** }
2692:FWLIB/src/stm32f4xx_rtc.c **** 
2693:FWLIB/src/stm32f4xx_rtc.c **** /**
2694:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Clears the RTC's interrupt pending bits.
2695:FWLIB/src/stm32f4xx_rtc.c ****   * @param  RTC_IT: specifies the RTC interrupt pending bit to clear.
2696:FWLIB/src/stm32f4xx_rtc.c ****   *          This parameter can be any combination of the following values:
2697:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_TS: Time Stamp interrupt 
2698:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_WUT: WakeUp Timer interrupt 
2699:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_ALRB: Alarm B interrupt 
2700:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_ALRA: Alarm A interrupt 
2701:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt
2702:FWLIB/src/stm32f4xx_rtc.c ****   *            @arg RTC_IT_TAMP2: Tamper 2 event interrupt 
2703:FWLIB/src/stm32f4xx_rtc.c ****   * @retval None
2704:FWLIB/src/stm32f4xx_rtc.c ****   */
2705:FWLIB/src/stm32f4xx_rtc.c **** void RTC_ClearITPendingBit(uint32_t RTC_IT)
2706:FWLIB/src/stm32f4xx_rtc.c **** {
2707:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
2708:FWLIB/src/stm32f4xx_rtc.c **** 
2709:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 49


2710:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_CLEAR_IT(RTC_IT));
2711:FWLIB/src/stm32f4xx_rtc.c **** 
2712:FWLIB/src/stm32f4xx_rtc.c ****   /* Get the RTC_ISR Interrupt pending bits mask */
2713:FWLIB/src/stm32f4xx_rtc.c ****   tmpreg = (uint32_t)(RTC_IT >> 4);
2714:FWLIB/src/stm32f4xx_rtc.c **** 
2715:FWLIB/src/stm32f4xx_rtc.c ****   /* Clear the interrupt pending bits in the RTC_ISR register */
2716:FWLIB/src/stm32f4xx_rtc.c ****   RTC->ISR = (uint32_t)((uint32_t)(~((tmpreg | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & R
2717:FWLIB/src/stm32f4xx_rtc.c **** }
2718:FWLIB/src/stm32f4xx_rtc.c **** 
2719:FWLIB/src/stm32f4xx_rtc.c **** /**
2720:FWLIB/src/stm32f4xx_rtc.c ****   * @}
2721:FWLIB/src/stm32f4xx_rtc.c ****   */
2722:FWLIB/src/stm32f4xx_rtc.c **** 
2723:FWLIB/src/stm32f4xx_rtc.c **** /**
2724:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Converts a 2 digit decimal to BCD format.
2725:FWLIB/src/stm32f4xx_rtc.c ****   * @param  Value: Byte to be converted.
2726:FWLIB/src/stm32f4xx_rtc.c ****   * @retval Converted byte
2727:FWLIB/src/stm32f4xx_rtc.c ****   */
2728:FWLIB/src/stm32f4xx_rtc.c **** static uint8_t RTC_ByteToBcd2(uint8_t Value)
2729:FWLIB/src/stm32f4xx_rtc.c **** {
  29              		.loc 1 2729 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
2730:FWLIB/src/stm32f4xx_rtc.c ****   uint8_t bcdhigh = 0;
  34              		.loc 1 2730 3 view .LVU1
2731:FWLIB/src/stm32f4xx_rtc.c ****   
2732:FWLIB/src/stm32f4xx_rtc.c ****   while (Value >= 10)
  35              		.loc 1 2732 3 view .LVU2
2730:FWLIB/src/stm32f4xx_rtc.c ****   uint8_t bcdhigh = 0;
  36              		.loc 1 2730 11 is_stmt 0 view .LVU3
  37 0000 0023     		movs	r3, #0
  38              		.loc 1 2732 9 view .LVU4
  39 0002 03E0     		b	.L2
  40              	.LVL1:
  41              	.L3:
2733:FWLIB/src/stm32f4xx_rtc.c ****   {
2734:FWLIB/src/stm32f4xx_rtc.c ****     bcdhigh++;
  42              		.loc 1 2734 5 is_stmt 1 view .LVU5
  43              		.loc 1 2734 12 is_stmt 0 view .LVU6
  44 0004 0133     		adds	r3, r3, #1
  45              	.LVL2:
  46              		.loc 1 2734 12 view .LVU7
  47 0006 DBB2     		uxtb	r3, r3
  48              	.LVL3:
2735:FWLIB/src/stm32f4xx_rtc.c ****     Value -= 10;
  49              		.loc 1 2735 5 is_stmt 1 view .LVU8
  50              		.loc 1 2735 11 is_stmt 0 view .LVU9
  51 0008 0A38     		subs	r0, r0, #10
  52              	.LVL4:
  53              		.loc 1 2735 11 view .LVU10
  54 000a C0B2     		uxtb	r0, r0
  55              	.LVL5:
  56              	.L2:
2732:FWLIB/src/stm32f4xx_rtc.c ****   {
  57              		.loc 1 2732 9 is_stmt 1 view .LVU11
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 50


  58 000c 0928     		cmp	r0, #9
  59 000e F9D8     		bhi	.L3
2736:FWLIB/src/stm32f4xx_rtc.c ****   }
2737:FWLIB/src/stm32f4xx_rtc.c ****   
2738:FWLIB/src/stm32f4xx_rtc.c ****   return  ((uint8_t)(bcdhigh << 4) | Value);
  60              		.loc 1 2738 3 view .LVU12
  61              		.loc 1 2738 12 is_stmt 0 view .LVU13
  62 0010 1B01     		lsls	r3, r3, #4
  63              	.LVL6:
  64              		.loc 1 2738 12 view .LVU14
  65 0012 DBB2     		uxtb	r3, r3
2739:FWLIB/src/stm32f4xx_rtc.c **** }
  66              		.loc 1 2739 1 view .LVU15
  67 0014 1843     		orrs	r0, r0, r3
  68              	.LVL7:
  69              		.loc 1 2739 1 view .LVU16
  70 0016 7047     		bx	lr
  71              		.cfi_endproc
  72              	.LFE178:
  74              		.section	.text.RTC_Bcd2ToByte,"ax",%progbits
  75              		.align	1
  76              		.syntax unified
  77              		.thumb
  78              		.thumb_func
  79              		.fpu fpv4-sp-d16
  81              	RTC_Bcd2ToByte:
  82              	.LVL8:
  83              	.LFB179:
2740:FWLIB/src/stm32f4xx_rtc.c **** 
2741:FWLIB/src/stm32f4xx_rtc.c **** /**
2742:FWLIB/src/stm32f4xx_rtc.c ****   * @brief  Convert from 2 digit BCD to Binary.
2743:FWLIB/src/stm32f4xx_rtc.c ****   * @param  Value: BCD value to be converted.
2744:FWLIB/src/stm32f4xx_rtc.c ****   * @retval Converted word
2745:FWLIB/src/stm32f4xx_rtc.c ****   */
2746:FWLIB/src/stm32f4xx_rtc.c **** static uint8_t RTC_Bcd2ToByte(uint8_t Value)
2747:FWLIB/src/stm32f4xx_rtc.c **** {
  84              		.loc 1 2747 1 is_stmt 1 view -0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 0
  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88              		@ link register save eliminated.
2748:FWLIB/src/stm32f4xx_rtc.c ****   uint8_t tmp = 0;
  89              		.loc 1 2748 3 view .LVU18
2749:FWLIB/src/stm32f4xx_rtc.c ****   tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
  90              		.loc 1 2749 3 view .LVU19
  91              		.loc 1 2749 43 is_stmt 0 view .LVU20
  92 0000 0309     		lsrs	r3, r0, #4
  93              		.loc 1 2749 7 view .LVU21
  94 0002 03EB8303 		add	r3, r3, r3, lsl #2
  95              	.LVL9:
2750:FWLIB/src/stm32f4xx_rtc.c ****   return (tmp + (Value & (uint8_t)0x0F));
  96              		.loc 1 2750 3 is_stmt 1 view .LVU22
  97              		.loc 1 2750 24 is_stmt 0 view .LVU23
  98 0006 00F00F00 		and	r0, r0, #15
  99              	.LVL10:
 100              		.loc 1 2750 15 view .LVU24
 101 000a 00EB4300 		add	r0, r0, r3, lsl #1
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 51


2751:FWLIB/src/stm32f4xx_rtc.c **** }
 102              		.loc 1 2751 1 view .LVU25
 103 000e C0B2     		uxtb	r0, r0
 104 0010 7047     		bx	lr
 105              		.cfi_endproc
 106              	.LFE179:
 108              		.section	.text.RTC_StructInit,"ax",%progbits
 109              		.align	1
 110              		.global	RTC_StructInit
 111              		.syntax unified
 112              		.thumb
 113              		.thumb_func
 114              		.fpu fpv4-sp-d16
 116              	RTC_StructInit:
 117              	.LVL11:
 118              	.LFB125:
 504:FWLIB/src/stm32f4xx_rtc.c ****   /* Initialize the RTC_HourFormat member */
 119              		.loc 1 504 1 is_stmt 1 view -0
 120              		.cfi_startproc
 121              		@ args = 0, pretend = 0, frame = 0
 122              		@ frame_needed = 0, uses_anonymous_args = 0
 123              		@ link register save eliminated.
 506:FWLIB/src/stm32f4xx_rtc.c ****     
 124              		.loc 1 506 3 view .LVU27
 506:FWLIB/src/stm32f4xx_rtc.c ****     
 125              		.loc 1 506 34 is_stmt 0 view .LVU28
 126 0000 0023     		movs	r3, #0
 127 0002 0360     		str	r3, [r0]
 509:FWLIB/src/stm32f4xx_rtc.c **** 
 128              		.loc 1 509 3 is_stmt 1 view .LVU29
 509:FWLIB/src/stm32f4xx_rtc.c **** 
 129              		.loc 1 509 36 is_stmt 0 view .LVU30
 130 0004 7F23     		movs	r3, #127
 131 0006 4360     		str	r3, [r0, #4]
 512:FWLIB/src/stm32f4xx_rtc.c **** }
 132              		.loc 1 512 3 is_stmt 1 view .LVU31
 512:FWLIB/src/stm32f4xx_rtc.c **** }
 133              		.loc 1 512 35 is_stmt 0 view .LVU32
 134 0008 FF23     		movs	r3, #255
 135 000a 8360     		str	r3, [r0, #8]
 513:FWLIB/src/stm32f4xx_rtc.c **** 
 136              		.loc 1 513 1 view .LVU33
 137 000c 7047     		bx	lr
 138              		.cfi_endproc
 139              	.LFE125:
 141              		.section	.text.RTC_WriteProtectionCmd,"ax",%progbits
 142              		.align	1
 143              		.global	RTC_WriteProtectionCmd
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 147              		.fpu fpv4-sp-d16
 149              	RTC_WriteProtectionCmd:
 150              	.LVL12:
 151              	.LFB126:
 526:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 152              		.loc 1 526 1 is_stmt 1 view -0
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 52


 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 0
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156              		@ link register save eliminated.
 528:FWLIB/src/stm32f4xx_rtc.c ****     
 157              		.loc 1 528 3 view .LVU35
 530:FWLIB/src/stm32f4xx_rtc.c ****   {
 158              		.loc 1 530 3 view .LVU36
 530:FWLIB/src/stm32f4xx_rtc.c ****   {
 159              		.loc 1 530 6 is_stmt 0 view .LVU37
 160 0000 18B1     		cbz	r0, .L7
 533:FWLIB/src/stm32f4xx_rtc.c ****   }
 161              		.loc 1 533 5 is_stmt 1 view .LVU38
 533:FWLIB/src/stm32f4xx_rtc.c ****   }
 162              		.loc 1 533 14 is_stmt 0 view .LVU39
 163 0002 054B     		ldr	r3, .L9
 164 0004 FF22     		movs	r2, #255
 165 0006 5A62     		str	r2, [r3, #36]
 166 0008 7047     		bx	lr
 167              	.L7:
 538:FWLIB/src/stm32f4xx_rtc.c ****     RTC->WPR = 0x53;    
 168              		.loc 1 538 5 is_stmt 1 view .LVU40
 538:FWLIB/src/stm32f4xx_rtc.c ****     RTC->WPR = 0x53;    
 169              		.loc 1 538 14 is_stmt 0 view .LVU41
 170 000a 034B     		ldr	r3, .L9
 171 000c CA22     		movs	r2, #202
 172 000e 5A62     		str	r2, [r3, #36]
 539:FWLIB/src/stm32f4xx_rtc.c ****   }
 173              		.loc 1 539 5 is_stmt 1 view .LVU42
 539:FWLIB/src/stm32f4xx_rtc.c ****   }
 174              		.loc 1 539 14 is_stmt 0 view .LVU43
 175 0010 5322     		movs	r2, #83
 176 0012 5A62     		str	r2, [r3, #36]
 541:FWLIB/src/stm32f4xx_rtc.c **** 
 177              		.loc 1 541 1 view .LVU44
 178 0014 7047     		bx	lr
 179              	.L10:
 180 0016 00BF     		.align	2
 181              	.L9:
 182 0018 00280040 		.word	1073752064
 183              		.cfi_endproc
 184              	.LFE126:
 186              		.section	.text.RTC_EnterInitMode,"ax",%progbits
 187              		.align	1
 188              		.global	RTC_EnterInitMode
 189              		.syntax unified
 190              		.thumb
 191              		.thumb_func
 192              		.fpu fpv4-sp-d16
 194              	RTC_EnterInitMode:
 195              	.LFB127:
 553:FWLIB/src/stm32f4xx_rtc.c ****   __IO uint32_t initcounter = 0x00;
 196              		.loc 1 553 1 is_stmt 1 view -0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 8
 199              		@ frame_needed = 0, uses_anonymous_args = 0
 200              		@ link register save eliminated.
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 53


 201 0000 82B0     		sub	sp, sp, #8
 202              	.LCFI0:
 203              		.cfi_def_cfa_offset 8
 554:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 204              		.loc 1 554 3 view .LVU46
 554:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 205              		.loc 1 554 17 is_stmt 0 view .LVU47
 206 0002 0023     		movs	r3, #0
 207 0004 0193     		str	r3, [sp, #4]
 555:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t initstatus = 0x00;
 208              		.loc 1 555 3 is_stmt 1 view .LVU48
 209              	.LVL13:
 556:FWLIB/src/stm32f4xx_rtc.c ****      
 210              		.loc 1 556 3 view .LVU49
 559:FWLIB/src/stm32f4xx_rtc.c ****   {
 211              		.loc 1 559 3 view .LVU50
 559:FWLIB/src/stm32f4xx_rtc.c ****   {
 212              		.loc 1 559 11 is_stmt 0 view .LVU51
 213 0006 114B     		ldr	r3, .L18
 214 0008 DB68     		ldr	r3, [r3, #12]
 559:FWLIB/src/stm32f4xx_rtc.c ****   {
 215              		.loc 1 559 6 view .LVU52
 216 000a 13F0400F 		tst	r3, #64
 217 000e 17D1     		bne	.L15
 562:FWLIB/src/stm32f4xx_rtc.c ****     
 218              		.loc 1 562 5 is_stmt 1 view .LVU53
 562:FWLIB/src/stm32f4xx_rtc.c ****     
 219              		.loc 1 562 14 is_stmt 0 view .LVU54
 220 0010 0E4B     		ldr	r3, .L18
 221 0012 4FF0FF32 		mov	r2, #-1
 222 0016 DA60     		str	r2, [r3, #12]
 223              	.LVL14:
 224              	.L14:
 565:FWLIB/src/stm32f4xx_rtc.c ****     {
 225              		.loc 1 565 5 is_stmt 1 discriminator 2 view .LVU55
 567:FWLIB/src/stm32f4xx_rtc.c ****       initcounter++;  
 226              		.loc 1 567 7 discriminator 2 view .LVU56
 567:FWLIB/src/stm32f4xx_rtc.c ****       initcounter++;  
 227              		.loc 1 567 23 is_stmt 0 discriminator 2 view .LVU57
 228 0018 0C4B     		ldr	r3, .L18
 229 001a DA68     		ldr	r2, [r3, #12]
 567:FWLIB/src/stm32f4xx_rtc.c ****       initcounter++;  
 230              		.loc 1 567 18 discriminator 2 view .LVU58
 231 001c 02F04002 		and	r2, r2, #64
 232              	.LVL15:
 568:FWLIB/src/stm32f4xx_rtc.c ****     } while((initcounter != INITMODE_TIMEOUT) && (initstatus == 0x00));
 233              		.loc 1 568 7 is_stmt 1 discriminator 2 view .LVU59
 568:FWLIB/src/stm32f4xx_rtc.c ****     } while((initcounter != INITMODE_TIMEOUT) && (initstatus == 0x00));
 234              		.loc 1 568 18 is_stmt 0 discriminator 2 view .LVU60
 235 0020 019B     		ldr	r3, [sp, #4]
 236 0022 0133     		adds	r3, r3, #1
 237 0024 0193     		str	r3, [sp, #4]
 569:FWLIB/src/stm32f4xx_rtc.c ****     
 238              		.loc 1 569 12 is_stmt 1 discriminator 2 view .LVU61
 569:FWLIB/src/stm32f4xx_rtc.c ****     
 239              		.loc 1 569 26 is_stmt 0 discriminator 2 view .LVU62
 240 0026 019B     		ldr	r3, [sp, #4]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 54


 569:FWLIB/src/stm32f4xx_rtc.c ****     
 241              		.loc 1 569 5 discriminator 2 view .LVU63
 242 0028 B3F5803F 		cmp	r3, #65536
 243 002c 01D0     		beq	.L13
 569:FWLIB/src/stm32f4xx_rtc.c ****     
 244              		.loc 1 569 47 discriminator 1 view .LVU64
 245 002e 002A     		cmp	r2, #0
 246 0030 F2D0     		beq	.L14
 247              	.L13:
 571:FWLIB/src/stm32f4xx_rtc.c ****     {
 248              		.loc 1 571 5 is_stmt 1 view .LVU65
 571:FWLIB/src/stm32f4xx_rtc.c ****     {
 249              		.loc 1 571 13 is_stmt 0 view .LVU66
 250 0032 064B     		ldr	r3, .L18
 251 0034 DB68     		ldr	r3, [r3, #12]
 571:FWLIB/src/stm32f4xx_rtc.c ****     {
 252              		.loc 1 571 8 view .LVU67
 253 0036 13F0400F 		tst	r3, #64
 254 003a 04D0     		beq	.L16
 573:FWLIB/src/stm32f4xx_rtc.c ****     }
 255              		.loc 1 573 14 view .LVU68
 256 003c 0120     		movs	r0, #1
 257 003e 00E0     		b	.L12
 258              	.LVL16:
 259              	.L15:
 582:FWLIB/src/stm32f4xx_rtc.c ****   } 
 260              		.loc 1 582 12 view .LVU69
 261 0040 0120     		movs	r0, #1
 262              	.LVL17:
 263              	.L12:
 585:FWLIB/src/stm32f4xx_rtc.c **** }
 264              		.loc 1 585 3 is_stmt 1 view .LVU70
 586:FWLIB/src/stm32f4xx_rtc.c **** 
 265              		.loc 1 586 1 is_stmt 0 view .LVU71
 266 0042 02B0     		add	sp, sp, #8
 267              	.LCFI1:
 268              		.cfi_remember_state
 269              		.cfi_def_cfa_offset 0
 270              		@ sp needed
 271 0044 7047     		bx	lr
 272              	.LVL18:
 273              	.L16:
 274              	.LCFI2:
 275              		.cfi_restore_state
 577:FWLIB/src/stm32f4xx_rtc.c ****     }        
 276              		.loc 1 577 14 view .LVU72
 277 0046 0020     		movs	r0, #0
 278 0048 FBE7     		b	.L12
 279              	.L19:
 280 004a 00BF     		.align	2
 281              	.L18:
 282 004c 00280040 		.word	1073752064
 283              		.cfi_endproc
 284              	.LFE127:
 286              		.section	.text.RTC_ExitInitMode,"ax",%progbits
 287              		.align	1
 288              		.global	RTC_ExitInitMode
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 55


 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 292              		.fpu fpv4-sp-d16
 294              	RTC_ExitInitMode:
 295              	.LFB128:
 598:FWLIB/src/stm32f4xx_rtc.c ****   /* Exit Initialization mode */
 296              		.loc 1 598 1 is_stmt 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300              		@ link register save eliminated.
 600:FWLIB/src/stm32f4xx_rtc.c **** }
 301              		.loc 1 600 3 view .LVU74
 600:FWLIB/src/stm32f4xx_rtc.c **** }
 302              		.loc 1 600 12 is_stmt 0 view .LVU75
 303 0000 024A     		ldr	r2, .L21
 304 0002 D368     		ldr	r3, [r2, #12]
 305 0004 23F08003 		bic	r3, r3, #128
 306 0008 D360     		str	r3, [r2, #12]
 601:FWLIB/src/stm32f4xx_rtc.c **** 
 307              		.loc 1 601 1 view .LVU76
 308 000a 7047     		bx	lr
 309              	.L22:
 310              		.align	2
 311              	.L21:
 312 000c 00280040 		.word	1073752064
 313              		.cfi_endproc
 314              	.LFE128:
 316              		.section	.text.RTC_Init,"ax",%progbits
 317              		.align	1
 318              		.global	RTC_Init
 319              		.syntax unified
 320              		.thumb
 321              		.thumb_func
 322              		.fpu fpv4-sp-d16
 324              	RTC_Init:
 325              	.LVL19:
 326              	.LFB124:
 458:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 327              		.loc 1 458 1 is_stmt 1 view -0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 0
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 458:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 331              		.loc 1 458 1 is_stmt 0 view .LVU78
 332 0000 10B5     		push	{r4, lr}
 333              	.LCFI3:
 334              		.cfi_def_cfa_offset 8
 335              		.cfi_offset 4, -8
 336              		.cfi_offset 14, -4
 337 0002 0446     		mov	r4, r0
 459:FWLIB/src/stm32f4xx_rtc.c ****   
 338              		.loc 1 459 3 is_stmt 1 view .LVU79
 339              	.LVL20:
 462:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
 340              		.loc 1 462 3 view .LVU80
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 56


 463:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));
 341              		.loc 1 463 3 view .LVU81
 464:FWLIB/src/stm32f4xx_rtc.c **** 
 342              		.loc 1 464 3 view .LVU82
 467:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 343              		.loc 1 467 3 view .LVU83
 467:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 344              		.loc 1 467 12 is_stmt 0 view .LVU84
 345 0004 0F4B     		ldr	r3, .L27
 346 0006 CA22     		movs	r2, #202
 347 0008 5A62     		str	r2, [r3, #36]
 468:FWLIB/src/stm32f4xx_rtc.c **** 
 348              		.loc 1 468 3 is_stmt 1 view .LVU85
 468:FWLIB/src/stm32f4xx_rtc.c **** 
 349              		.loc 1 468 12 is_stmt 0 view .LVU86
 350 000a 5322     		movs	r2, #83
 351 000c 5A62     		str	r2, [r3, #36]
 471:FWLIB/src/stm32f4xx_rtc.c ****   {
 352              		.loc 1 471 3 is_stmt 1 view .LVU87
 471:FWLIB/src/stm32f4xx_rtc.c ****   {
 353              		.loc 1 471 7 is_stmt 0 view .LVU88
 354 000e FFF7FEFF 		bl	RTC_EnterInitMode
 355              	.LVL21:
 471:FWLIB/src/stm32f4xx_rtc.c ****   {
 356              		.loc 1 471 6 view .LVU89
 357 0012 18B9     		cbnz	r0, .L26
 358              	.LVL22:
 359              	.L24:
 492:FWLIB/src/stm32f4xx_rtc.c ****   
 360              		.loc 1 492 3 is_stmt 1 view .LVU90
 492:FWLIB/src/stm32f4xx_rtc.c ****   
 361              		.loc 1 492 12 is_stmt 0 view .LVU91
 362 0014 0B4B     		ldr	r3, .L27
 363 0016 FF22     		movs	r2, #255
 364 0018 5A62     		str	r2, [r3, #36]
 494:FWLIB/src/stm32f4xx_rtc.c **** }
 365              		.loc 1 494 3 is_stmt 1 view .LVU92
 495:FWLIB/src/stm32f4xx_rtc.c **** 
 366              		.loc 1 495 1 is_stmt 0 view .LVU93
 367 001a 10BD     		pop	{r4, pc}
 368              	.LVL23:
 369              	.L26:
 478:FWLIB/src/stm32f4xx_rtc.c ****     /* Set RTC_CR register */
 370              		.loc 1 478 5 is_stmt 1 view .LVU94
 478:FWLIB/src/stm32f4xx_rtc.c ****     /* Set RTC_CR register */
 371              		.loc 1 478 13 is_stmt 0 view .LVU95
 372 001c 094B     		ldr	r3, .L27
 373 001e 9A68     		ldr	r2, [r3, #8]
 374 0020 22F04002 		bic	r2, r2, #64
 375 0024 9A60     		str	r2, [r3, #8]
 480:FWLIB/src/stm32f4xx_rtc.c ****   
 376              		.loc 1 480 5 is_stmt 1 view .LVU96
 480:FWLIB/src/stm32f4xx_rtc.c ****   
 377              		.loc 1 480 13 is_stmt 0 view .LVU97
 378 0026 9A68     		ldr	r2, [r3, #8]
 480:FWLIB/src/stm32f4xx_rtc.c ****   
 379              		.loc 1 480 43 view .LVU98
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 57


 380 0028 2168     		ldr	r1, [r4]
 480:FWLIB/src/stm32f4xx_rtc.c ****   
 381              		.loc 1 480 13 view .LVU99
 382 002a 0A43     		orrs	r2, r2, r1
 383 002c 9A60     		str	r2, [r3, #8]
 483:FWLIB/src/stm32f4xx_rtc.c ****     RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16);
 384              		.loc 1 483 5 is_stmt 1 view .LVU100
 483:FWLIB/src/stm32f4xx_rtc.c ****     RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16);
 385              		.loc 1 483 42 is_stmt 0 view .LVU101
 386 002e A268     		ldr	r2, [r4, #8]
 483:FWLIB/src/stm32f4xx_rtc.c ****     RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16);
 387              		.loc 1 483 15 view .LVU102
 388 0030 1A61     		str	r2, [r3, #16]
 484:FWLIB/src/stm32f4xx_rtc.c **** 
 389              		.loc 1 484 5 is_stmt 1 view .LVU103
 484:FWLIB/src/stm32f4xx_rtc.c **** 
 390              		.loc 1 484 15 is_stmt 0 view .LVU104
 391 0032 1A69     		ldr	r2, [r3, #16]
 484:FWLIB/src/stm32f4xx_rtc.c **** 
 392              		.loc 1 484 43 view .LVU105
 393 0034 6168     		ldr	r1, [r4, #4]
 484:FWLIB/src/stm32f4xx_rtc.c **** 
 394              		.loc 1 484 15 view .LVU106
 395 0036 42EA0142 		orr	r2, r2, r1, lsl #16
 396 003a 1A61     		str	r2, [r3, #16]
 487:FWLIB/src/stm32f4xx_rtc.c **** 
 397              		.loc 1 487 5 is_stmt 1 view .LVU107
 398 003c FFF7FEFF 		bl	RTC_ExitInitMode
 399              	.LVL24:
 489:FWLIB/src/stm32f4xx_rtc.c ****   }
 400              		.loc 1 489 5 view .LVU108
 489:FWLIB/src/stm32f4xx_rtc.c ****   }
 401              		.loc 1 489 12 is_stmt 0 view .LVU109
 402 0040 0120     		movs	r0, #1
 403 0042 E7E7     		b	.L24
 404              	.L28:
 405              		.align	2
 406              	.L27:
 407 0044 00280040 		.word	1073752064
 408              		.cfi_endproc
 409              	.LFE124:
 411              		.section	.text.RTC_WaitForSynchro,"ax",%progbits
 412              		.align	1
 413              		.global	RTC_WaitForSynchro
 414              		.syntax unified
 415              		.thumb
 416              		.thumb_func
 417              		.fpu fpv4-sp-d16
 419              	RTC_WaitForSynchro:
 420              	.LFB129:
 620:FWLIB/src/stm32f4xx_rtc.c ****   __IO uint32_t synchrocounter = 0;
 421              		.loc 1 620 1 is_stmt 1 view -0
 422              		.cfi_startproc
 423              		@ args = 0, pretend = 0, frame = 8
 424              		@ frame_needed = 0, uses_anonymous_args = 0
 425              		@ link register save eliminated.
 426 0000 82B0     		sub	sp, sp, #8
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 58


 427              	.LCFI4:
 428              		.cfi_def_cfa_offset 8
 621:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 429              		.loc 1 621 3 view .LVU111
 621:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 430              		.loc 1 621 17 is_stmt 0 view .LVU112
 431 0002 0023     		movs	r3, #0
 432 0004 0193     		str	r3, [sp, #4]
 622:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t synchrostatus = 0x00;
 433              		.loc 1 622 3 is_stmt 1 view .LVU113
 434              	.LVL25:
 623:FWLIB/src/stm32f4xx_rtc.c **** 
 435              		.loc 1 623 3 view .LVU114
 626:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 436              		.loc 1 626 3 view .LVU115
 626:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 437              		.loc 1 626 12 is_stmt 0 view .LVU116
 438 0006 114B     		ldr	r3, .L35
 439 0008 CA22     		movs	r2, #202
 440 000a 5A62     		str	r2, [r3, #36]
 627:FWLIB/src/stm32f4xx_rtc.c ****     
 441              		.loc 1 627 3 is_stmt 1 view .LVU117
 627:FWLIB/src/stm32f4xx_rtc.c ****     
 442              		.loc 1 627 12 is_stmt 0 view .LVU118
 443 000c 5322     		movs	r2, #83
 444 000e 5A62     		str	r2, [r3, #36]
 630:FWLIB/src/stm32f4xx_rtc.c ****     
 445              		.loc 1 630 3 is_stmt 1 view .LVU119
 630:FWLIB/src/stm32f4xx_rtc.c ****     
 446              		.loc 1 630 12 is_stmt 0 view .LVU120
 447 0010 DA68     		ldr	r2, [r3, #12]
 448 0012 22F0A002 		bic	r2, r2, #160
 449 0016 DA60     		str	r2, [r3, #12]
 450              	.LVL26:
 451              	.L31:
 633:FWLIB/src/stm32f4xx_rtc.c ****   {
 452              		.loc 1 633 3 is_stmt 1 discriminator 2 view .LVU121
 635:FWLIB/src/stm32f4xx_rtc.c ****     synchrocounter++;  
 453              		.loc 1 635 5 discriminator 2 view .LVU122
 635:FWLIB/src/stm32f4xx_rtc.c ****     synchrocounter++;  
 454              		.loc 1 635 24 is_stmt 0 discriminator 2 view .LVU123
 455 0018 0C4B     		ldr	r3, .L35
 456 001a DA68     		ldr	r2, [r3, #12]
 635:FWLIB/src/stm32f4xx_rtc.c ****     synchrocounter++;  
 457              		.loc 1 635 19 discriminator 2 view .LVU124
 458 001c 02F02002 		and	r2, r2, #32
 459              	.LVL27:
 636:FWLIB/src/stm32f4xx_rtc.c ****   } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 460              		.loc 1 636 5 is_stmt 1 discriminator 2 view .LVU125
 636:FWLIB/src/stm32f4xx_rtc.c ****   } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 461              		.loc 1 636 19 is_stmt 0 discriminator 2 view .LVU126
 462 0020 019B     		ldr	r3, [sp, #4]
 463 0022 0133     		adds	r3, r3, #1
 464 0024 0193     		str	r3, [sp, #4]
 637:FWLIB/src/stm32f4xx_rtc.c ****     
 465              		.loc 1 637 10 is_stmt 1 discriminator 2 view .LVU127
 637:FWLIB/src/stm32f4xx_rtc.c ****     
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 59


 466              		.loc 1 637 27 is_stmt 0 discriminator 2 view .LVU128
 467 0026 019B     		ldr	r3, [sp, #4]
 637:FWLIB/src/stm32f4xx_rtc.c ****     
 468              		.loc 1 637 3 discriminator 2 view .LVU129
 469 0028 B3F5003F 		cmp	r3, #131072
 470 002c 01D0     		beq	.L30
 637:FWLIB/src/stm32f4xx_rtc.c ****     
 471              		.loc 1 637 47 discriminator 1 view .LVU130
 472 002e 002A     		cmp	r2, #0
 473 0030 F2D0     		beq	.L31
 474              	.L30:
 639:FWLIB/src/stm32f4xx_rtc.c ****   {
 475              		.loc 1 639 3 is_stmt 1 view .LVU131
 639:FWLIB/src/stm32f4xx_rtc.c ****   {
 476              		.loc 1 639 11 is_stmt 0 view .LVU132
 477 0032 064B     		ldr	r3, .L35
 478 0034 DB68     		ldr	r3, [r3, #12]
 639:FWLIB/src/stm32f4xx_rtc.c ****   {
 479              		.loc 1 639 6 view .LVU133
 480 0036 13F0200F 		tst	r3, #32
 481 003a 05D0     		beq	.L33
 641:FWLIB/src/stm32f4xx_rtc.c ****   }
 482              		.loc 1 641 12 view .LVU134
 483 003c 0120     		movs	r0, #1
 484              	.L32:
 485              	.LVL28:
 649:FWLIB/src/stm32f4xx_rtc.c ****     
 486              		.loc 1 649 3 is_stmt 1 view .LVU135
 649:FWLIB/src/stm32f4xx_rtc.c ****     
 487              		.loc 1 649 12 is_stmt 0 view .LVU136
 488 003e 034B     		ldr	r3, .L35
 489 0040 FF22     		movs	r2, #255
 490              	.LVL29:
 649:FWLIB/src/stm32f4xx_rtc.c ****     
 491              		.loc 1 649 12 view .LVU137
 492 0042 5A62     		str	r2, [r3, #36]
 651:FWLIB/src/stm32f4xx_rtc.c **** }
 493              		.loc 1 651 3 is_stmt 1 view .LVU138
 652:FWLIB/src/stm32f4xx_rtc.c **** 
 494              		.loc 1 652 1 is_stmt 0 view .LVU139
 495 0044 02B0     		add	sp, sp, #8
 496              	.LCFI5:
 497              		.cfi_remember_state
 498              		.cfi_def_cfa_offset 0
 499              		@ sp needed
 500 0046 7047     		bx	lr
 501              	.LVL30:
 502              	.L33:
 503              	.LCFI6:
 504              		.cfi_restore_state
 645:FWLIB/src/stm32f4xx_rtc.c ****   }        
 505              		.loc 1 645 12 view .LVU140
 506 0048 0020     		movs	r0, #0
 507 004a F8E7     		b	.L32
 508              	.L36:
 509              		.align	2
 510              	.L35:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 60


 511 004c 00280040 		.word	1073752064
 512              		.cfi_endproc
 513              	.LFE129:
 515              		.section	.text.RTC_DeInit,"ax",%progbits
 516              		.align	1
 517              		.global	RTC_DeInit
 518              		.syntax unified
 519              		.thumb
 520              		.thumb_func
 521              		.fpu fpv4-sp-d16
 523              	RTC_DeInit:
 524              	.LFB123:
 376:FWLIB/src/stm32f4xx_rtc.c ****   __IO uint32_t wutcounter = 0x00;
 525              		.loc 1 376 1 is_stmt 1 view -0
 526              		.cfi_startproc
 527              		@ args = 0, pretend = 0, frame = 8
 528              		@ frame_needed = 0, uses_anonymous_args = 0
 529 0000 00B5     		push	{lr}
 530              	.LCFI7:
 531              		.cfi_def_cfa_offset 4
 532              		.cfi_offset 14, -4
 533 0002 83B0     		sub	sp, sp, #12
 534              	.LCFI8:
 535              		.cfi_def_cfa_offset 16
 377:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t wutwfstatus = 0x00;
 536              		.loc 1 377 3 view .LVU142
 377:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t wutwfstatus = 0x00;
 537              		.loc 1 377 17 is_stmt 0 view .LVU143
 538 0004 0023     		movs	r3, #0
 539 0006 0193     		str	r3, [sp, #4]
 378:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 540              		.loc 1 378 3 is_stmt 1 view .LVU144
 541              	.LVL31:
 379:FWLIB/src/stm32f4xx_rtc.c ****   
 542              		.loc 1 379 3 view .LVU145
 382:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 543              		.loc 1 382 3 view .LVU146
 382:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 544              		.loc 1 382 12 is_stmt 0 view .LVU147
 545 0008 214B     		ldr	r3, .L45
 546 000a CA22     		movs	r2, #202
 547 000c 5A62     		str	r2, [r3, #36]
 383:FWLIB/src/stm32f4xx_rtc.c **** 
 548              		.loc 1 383 3 is_stmt 1 view .LVU148
 383:FWLIB/src/stm32f4xx_rtc.c **** 
 549              		.loc 1 383 12 is_stmt 0 view .LVU149
 550 000e 5322     		movs	r2, #83
 551 0010 5A62     		str	r2, [r3, #36]
 386:FWLIB/src/stm32f4xx_rtc.c ****   {
 552              		.loc 1 386 3 is_stmt 1 view .LVU150
 386:FWLIB/src/stm32f4xx_rtc.c ****   {
 553              		.loc 1 386 7 is_stmt 0 view .LVU151
 554 0012 FFF7FEFF 		bl	RTC_EnterInitMode
 555              	.LVL32:
 386:FWLIB/src/stm32f4xx_rtc.c ****   {
 556              		.loc 1 386 6 view .LVU152
 557 0016 E0B1     		cbz	r0, .L38
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 61


 393:FWLIB/src/stm32f4xx_rtc.c ****     RTC->DR = (uint32_t)0x00002101;
 558              		.loc 1 393 5 is_stmt 1 view .LVU153
 393:FWLIB/src/stm32f4xx_rtc.c ****     RTC->DR = (uint32_t)0x00002101;
 559              		.loc 1 393 13 is_stmt 0 view .LVU154
 560 0018 1D4B     		ldr	r3, .L45
 561 001a 0022     		movs	r2, #0
 562 001c 1A60     		str	r2, [r3]
 394:FWLIB/src/stm32f4xx_rtc.c ****     /* Reset All CR bits except CR[2:0] */
 563              		.loc 1 394 5 is_stmt 1 view .LVU155
 394:FWLIB/src/stm32f4xx_rtc.c ****     /* Reset All CR bits except CR[2:0] */
 564              		.loc 1 394 13 is_stmt 0 view .LVU156
 565 001e 42F20112 		movw	r2, #8449
 566 0022 5A60     		str	r2, [r3, #4]
 396:FWLIB/src/stm32f4xx_rtc.c ****   
 567              		.loc 1 396 5 is_stmt 1 view .LVU157
 396:FWLIB/src/stm32f4xx_rtc.c ****   
 568              		.loc 1 396 13 is_stmt 0 view .LVU158
 569 0024 9A68     		ldr	r2, [r3, #8]
 570 0026 02F00702 		and	r2, r2, #7
 571 002a 9A60     		str	r2, [r3, #8]
 572              	.LVL33:
 573              	.L40:
 399:FWLIB/src/stm32f4xx_rtc.c ****     {
 574              		.loc 1 399 5 is_stmt 1 discriminator 2 view .LVU159
 401:FWLIB/src/stm32f4xx_rtc.c ****       wutcounter++;  
 575              		.loc 1 401 7 discriminator 2 view .LVU160
 401:FWLIB/src/stm32f4xx_rtc.c ****       wutcounter++;  
 576              		.loc 1 401 24 is_stmt 0 discriminator 2 view .LVU161
 577 002c 184B     		ldr	r3, .L45
 578 002e DA68     		ldr	r2, [r3, #12]
 401:FWLIB/src/stm32f4xx_rtc.c ****       wutcounter++;  
 579              		.loc 1 401 19 discriminator 2 view .LVU162
 580 0030 02F00402 		and	r2, r2, #4
 581              	.LVL34:
 402:FWLIB/src/stm32f4xx_rtc.c ****     } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 582              		.loc 1 402 7 is_stmt 1 discriminator 2 view .LVU163
 402:FWLIB/src/stm32f4xx_rtc.c ****     } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 583              		.loc 1 402 17 is_stmt 0 discriminator 2 view .LVU164
 584 0034 019B     		ldr	r3, [sp, #4]
 585 0036 0133     		adds	r3, r3, #1
 586 0038 0193     		str	r3, [sp, #4]
 403:FWLIB/src/stm32f4xx_rtc.c ****     
 587              		.loc 1 403 12 is_stmt 1 discriminator 2 view .LVU165
 403:FWLIB/src/stm32f4xx_rtc.c ****     
 588              		.loc 1 403 25 is_stmt 0 discriminator 2 view .LVU166
 589 003a 019B     		ldr	r3, [sp, #4]
 403:FWLIB/src/stm32f4xx_rtc.c ****     
 590              		.loc 1 403 5 discriminator 2 view .LVU167
 591 003c B3F5803F 		cmp	r3, #65536
 592 0040 01D0     		beq	.L39
 403:FWLIB/src/stm32f4xx_rtc.c ****     
 593              		.loc 1 403 46 discriminator 1 view .LVU168
 594 0042 002A     		cmp	r2, #0
 595 0044 F2D0     		beq	.L40
 596              	.L39:
 405:FWLIB/src/stm32f4xx_rtc.c ****     {
 597              		.loc 1 405 5 is_stmt 1 view .LVU169
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 62


 405:FWLIB/src/stm32f4xx_rtc.c ****     {
 598              		.loc 1 405 13 is_stmt 0 view .LVU170
 599 0046 124B     		ldr	r3, .L45
 600 0048 DB68     		ldr	r3, [r3, #12]
 405:FWLIB/src/stm32f4xx_rtc.c ****     {
 601              		.loc 1 405 8 view .LVU171
 602 004a 13F0040F 		tst	r3, #4
 603 004e 06D1     		bne	.L44
 407:FWLIB/src/stm32f4xx_rtc.c ****     }
 604              		.loc 1 407 14 view .LVU172
 605 0050 0020     		movs	r0, #0
 606              	.LVL35:
 607              	.L38:
 441:FWLIB/src/stm32f4xx_rtc.c ****   
 608              		.loc 1 441 3 is_stmt 1 view .LVU173
 441:FWLIB/src/stm32f4xx_rtc.c ****   
 609              		.loc 1 441 12 is_stmt 0 view .LVU174
 610 0052 0F4B     		ldr	r3, .L45
 611 0054 FF22     		movs	r2, #255
 612 0056 5A62     		str	r2, [r3, #36]
 443:FWLIB/src/stm32f4xx_rtc.c **** }
 613              		.loc 1 443 3 is_stmt 1 view .LVU175
 444:FWLIB/src/stm32f4xx_rtc.c **** 
 614              		.loc 1 444 1 is_stmt 0 view .LVU176
 615 0058 03B0     		add	sp, sp, #12
 616              	.LCFI9:
 617              		.cfi_remember_state
 618              		.cfi_def_cfa_offset 4
 619              		@ sp needed
 620 005a 5DF804FB 		ldr	pc, [sp], #4
 621              	.LVL36:
 622              	.L44:
 623              	.LCFI10:
 624              		.cfi_restore_state
 412:FWLIB/src/stm32f4xx_rtc.c ****       RTC->WUTR = (uint32_t)0x0000FFFF;
 625              		.loc 1 412 7 is_stmt 1 view .LVU177
 412:FWLIB/src/stm32f4xx_rtc.c ****       RTC->WUTR = (uint32_t)0x0000FFFF;
 626              		.loc 1 412 15 is_stmt 0 view .LVU178
 627 005e 0C4B     		ldr	r3, .L45
 628 0060 9A68     		ldr	r2, [r3, #8]
 629              	.LVL37:
 412:FWLIB/src/stm32f4xx_rtc.c ****       RTC->WUTR = (uint32_t)0x0000FFFF;
 630              		.loc 1 412 15 view .LVU179
 631 0062 0022     		movs	r2, #0
 632 0064 9A60     		str	r2, [r3, #8]
 413:FWLIB/src/stm32f4xx_rtc.c ****       RTC->PRER = (uint32_t)0x007F00FF;
 633              		.loc 1 413 7 is_stmt 1 view .LVU180
 413:FWLIB/src/stm32f4xx_rtc.c ****       RTC->PRER = (uint32_t)0x007F00FF;
 634              		.loc 1 413 17 is_stmt 0 view .LVU181
 635 0066 4FF6FF71 		movw	r1, #65535
 636 006a 5961     		str	r1, [r3, #20]
 414:FWLIB/src/stm32f4xx_rtc.c ****       RTC->CALIBR = (uint32_t)0x00000000;
 637              		.loc 1 414 7 is_stmt 1 view .LVU182
 414:FWLIB/src/stm32f4xx_rtc.c ****       RTC->CALIBR = (uint32_t)0x00000000;
 638              		.loc 1 414 17 is_stmt 0 view .LVU183
 639 006c 0949     		ldr	r1, .L45+4
 640 006e 1961     		str	r1, [r3, #16]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 63


 415:FWLIB/src/stm32f4xx_rtc.c ****       RTC->ALRMAR = (uint32_t)0x00000000;        
 641              		.loc 1 415 7 is_stmt 1 view .LVU184
 415:FWLIB/src/stm32f4xx_rtc.c ****       RTC->ALRMAR = (uint32_t)0x00000000;        
 642              		.loc 1 415 19 is_stmt 0 view .LVU185
 643 0070 9A61     		str	r2, [r3, #24]
 416:FWLIB/src/stm32f4xx_rtc.c ****       RTC->ALRMBR = (uint32_t)0x00000000;
 644              		.loc 1 416 7 is_stmt 1 view .LVU186
 416:FWLIB/src/stm32f4xx_rtc.c ****       RTC->ALRMBR = (uint32_t)0x00000000;
 645              		.loc 1 416 19 is_stmt 0 view .LVU187
 646 0072 DA61     		str	r2, [r3, #28]
 417:FWLIB/src/stm32f4xx_rtc.c ****       RTC->SHIFTR = (uint32_t)0x00000000;
 647              		.loc 1 417 7 is_stmt 1 view .LVU188
 417:FWLIB/src/stm32f4xx_rtc.c ****       RTC->SHIFTR = (uint32_t)0x00000000;
 648              		.loc 1 417 19 is_stmt 0 view .LVU189
 649 0074 1A62     		str	r2, [r3, #32]
 418:FWLIB/src/stm32f4xx_rtc.c ****       RTC->CALR = (uint32_t)0x00000000;
 650              		.loc 1 418 7 is_stmt 1 view .LVU190
 418:FWLIB/src/stm32f4xx_rtc.c ****       RTC->CALR = (uint32_t)0x00000000;
 651              		.loc 1 418 19 is_stmt 0 view .LVU191
 652 0076 DA62     		str	r2, [r3, #44]
 419:FWLIB/src/stm32f4xx_rtc.c ****       RTC->ALRMASSR = (uint32_t)0x00000000;
 653              		.loc 1 419 7 is_stmt 1 view .LVU192
 419:FWLIB/src/stm32f4xx_rtc.c ****       RTC->ALRMASSR = (uint32_t)0x00000000;
 654              		.loc 1 419 17 is_stmt 0 view .LVU193
 655 0078 DA63     		str	r2, [r3, #60]
 420:FWLIB/src/stm32f4xx_rtc.c ****       RTC->ALRMBSSR = (uint32_t)0x00000000;
 656              		.loc 1 420 7 is_stmt 1 view .LVU194
 420:FWLIB/src/stm32f4xx_rtc.c ****       RTC->ALRMBSSR = (uint32_t)0x00000000;
 657              		.loc 1 420 21 is_stmt 0 view .LVU195
 658 007a 5A64     		str	r2, [r3, #68]
 421:FWLIB/src/stm32f4xx_rtc.c ****       
 659              		.loc 1 421 7 is_stmt 1 view .LVU196
 421:FWLIB/src/stm32f4xx_rtc.c ****       
 660              		.loc 1 421 21 is_stmt 0 view .LVU197
 661 007c 9A64     		str	r2, [r3, #72]
 424:FWLIB/src/stm32f4xx_rtc.c ****       
 662              		.loc 1 424 7 is_stmt 1 view .LVU198
 424:FWLIB/src/stm32f4xx_rtc.c ****       
 663              		.loc 1 424 16 is_stmt 0 view .LVU199
 664 007e DA60     		str	r2, [r3, #12]
 427:FWLIB/src/stm32f4xx_rtc.c ****   
 665              		.loc 1 427 7 is_stmt 1 view .LVU200
 427:FWLIB/src/stm32f4xx_rtc.c ****   
 666              		.loc 1 427 18 is_stmt 0 view .LVU201
 667 0080 1A64     		str	r2, [r3, #64]
 429:FWLIB/src/stm32f4xx_rtc.c ****       {
 668              		.loc 1 429 7 is_stmt 1 view .LVU202
 429:FWLIB/src/stm32f4xx_rtc.c ****       {
 669              		.loc 1 429 10 is_stmt 0 view .LVU203
 670 0082 FFF7FEFF 		bl	RTC_WaitForSynchro
 671              	.LVL38:
 429:FWLIB/src/stm32f4xx_rtc.c ****       {
 672              		.loc 1 429 9 view .LVU204
 673 0086 0028     		cmp	r0, #0
 674 0088 E3D0     		beq	.L38
 435:FWLIB/src/stm32f4xx_rtc.c ****       }
 675              		.loc 1 435 16 view .LVU205
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 64


 676 008a 0120     		movs	r0, #1
 677 008c E1E7     		b	.L38
 678              	.L46:
 679 008e 00BF     		.align	2
 680              	.L45:
 681 0090 00280040 		.word	1073752064
 682 0094 FF007F00 		.word	8323327
 683              		.cfi_endproc
 684              	.LFE123:
 686              		.section	.text.RTC_RefClockCmd,"ax",%progbits
 687              		.align	1
 688              		.global	RTC_RefClockCmd
 689              		.syntax unified
 690              		.thumb
 691              		.thumb_func
 692              		.fpu fpv4-sp-d16
 694              	RTC_RefClockCmd:
 695              	.LVL39:
 696              	.LFB130:
 663:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 697              		.loc 1 663 1 is_stmt 1 view -0
 698              		.cfi_startproc
 699              		@ args = 0, pretend = 0, frame = 0
 700              		@ frame_needed = 0, uses_anonymous_args = 0
 663:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 701              		.loc 1 663 1 is_stmt 0 view .LVU207
 702 0000 10B5     		push	{r4, lr}
 703              	.LCFI11:
 704              		.cfi_def_cfa_offset 8
 705              		.cfi_offset 4, -8
 706              		.cfi_offset 14, -4
 707 0002 0446     		mov	r4, r0
 664:FWLIB/src/stm32f4xx_rtc.c ****   
 708              		.loc 1 664 3 is_stmt 1 view .LVU208
 709              	.LVL40:
 667:FWLIB/src/stm32f4xx_rtc.c ****   
 710              		.loc 1 667 3 view .LVU209
 670:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 711              		.loc 1 670 3 view .LVU210
 670:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 712              		.loc 1 670 12 is_stmt 0 view .LVU211
 713 0004 0D4B     		ldr	r3, .L52
 714 0006 CA22     		movs	r2, #202
 715 0008 5A62     		str	r2, [r3, #36]
 671:FWLIB/src/stm32f4xx_rtc.c ****     
 716              		.loc 1 671 3 is_stmt 1 view .LVU212
 671:FWLIB/src/stm32f4xx_rtc.c ****     
 717              		.loc 1 671 12 is_stmt 0 view .LVU213
 718 000a 5322     		movs	r2, #83
 719 000c 5A62     		str	r2, [r3, #36]
 674:FWLIB/src/stm32f4xx_rtc.c ****   {
 720              		.loc 1 674 3 is_stmt 1 view .LVU214
 674:FWLIB/src/stm32f4xx_rtc.c ****   {
 721              		.loc 1 674 7 is_stmt 0 view .LVU215
 722 000e FFF7FEFF 		bl	RTC_EnterInitMode
 723              	.LVL41:
 674:FWLIB/src/stm32f4xx_rtc.c ****   {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 65


 724              		.loc 1 674 6 view .LVU216
 725 0012 40B1     		cbz	r0, .L48
 680:FWLIB/src/stm32f4xx_rtc.c ****     {
 726              		.loc 1 680 5 is_stmt 1 view .LVU217
 680:FWLIB/src/stm32f4xx_rtc.c ****     {
 727              		.loc 1 680 8 is_stmt 0 view .LVU218
 728 0014 5CB1     		cbz	r4, .L49
 683:FWLIB/src/stm32f4xx_rtc.c ****     }
 729              		.loc 1 683 7 is_stmt 1 view .LVU219
 683:FWLIB/src/stm32f4xx_rtc.c ****     }
 730              		.loc 1 683 15 is_stmt 0 view .LVU220
 731 0016 094A     		ldr	r2, .L52
 732 0018 9368     		ldr	r3, [r2, #8]
 733 001a 43F01003 		orr	r3, r3, #16
 734 001e 9360     		str	r3, [r2, #8]
 735              	.L50:
 691:FWLIB/src/stm32f4xx_rtc.c ****     
 736              		.loc 1 691 5 is_stmt 1 view .LVU221
 737 0020 FFF7FEFF 		bl	RTC_ExitInitMode
 738              	.LVL42:
 693:FWLIB/src/stm32f4xx_rtc.c ****   }
 739              		.loc 1 693 5 view .LVU222
 693:FWLIB/src/stm32f4xx_rtc.c ****   }
 740              		.loc 1 693 12 is_stmt 0 view .LVU223
 741 0024 0120     		movs	r0, #1
 742              	.LVL43:
 743              	.L48:
 697:FWLIB/src/stm32f4xx_rtc.c ****   
 744              		.loc 1 697 3 is_stmt 1 view .LVU224
 697:FWLIB/src/stm32f4xx_rtc.c ****   
 745              		.loc 1 697 12 is_stmt 0 view .LVU225
 746 0026 054B     		ldr	r3, .L52
 747 0028 FF22     		movs	r2, #255
 748 002a 5A62     		str	r2, [r3, #36]
 699:FWLIB/src/stm32f4xx_rtc.c **** }
 749              		.loc 1 699 3 is_stmt 1 view .LVU226
 700:FWLIB/src/stm32f4xx_rtc.c **** 
 750              		.loc 1 700 1 is_stmt 0 view .LVU227
 751 002c 10BD     		pop	{r4, pc}
 752              	.LVL44:
 753              	.L49:
 688:FWLIB/src/stm32f4xx_rtc.c ****     }
 754              		.loc 1 688 7 is_stmt 1 view .LVU228
 688:FWLIB/src/stm32f4xx_rtc.c ****     }
 755              		.loc 1 688 15 is_stmt 0 view .LVU229
 756 002e 034A     		ldr	r2, .L52
 757 0030 9368     		ldr	r3, [r2, #8]
 758 0032 23F01003 		bic	r3, r3, #16
 759 0036 9360     		str	r3, [r2, #8]
 760 0038 F2E7     		b	.L50
 761              	.L53:
 762 003a 00BF     		.align	2
 763              	.L52:
 764 003c 00280040 		.word	1073752064
 765              		.cfi_endproc
 766              	.LFE130:
 768              		.section	.text.RTC_BypassShadowCmd,"ax",%progbits
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 66


 769              		.align	1
 770              		.global	RTC_BypassShadowCmd
 771              		.syntax unified
 772              		.thumb
 773              		.thumb_func
 774              		.fpu fpv4-sp-d16
 776              	RTC_BypassShadowCmd:
 777              	.LVL45:
 778              	.LFB131:
 711:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 779              		.loc 1 711 1 is_stmt 1 view -0
 780              		.cfi_startproc
 781              		@ args = 0, pretend = 0, frame = 0
 782              		@ frame_needed = 0, uses_anonymous_args = 0
 783              		@ link register save eliminated.
 713:FWLIB/src/stm32f4xx_rtc.c **** 
 784              		.loc 1 713 3 view .LVU231
 716:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 785              		.loc 1 716 3 view .LVU232
 716:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 786              		.loc 1 716 12 is_stmt 0 view .LVU233
 787 0000 0A4B     		ldr	r3, .L57
 788 0002 CA22     		movs	r2, #202
 789 0004 5A62     		str	r2, [r3, #36]
 717:FWLIB/src/stm32f4xx_rtc.c ****   
 790              		.loc 1 717 3 is_stmt 1 view .LVU234
 717:FWLIB/src/stm32f4xx_rtc.c ****   
 791              		.loc 1 717 12 is_stmt 0 view .LVU235
 792 0006 5322     		movs	r2, #83
 793 0008 5A62     		str	r2, [r3, #36]
 719:FWLIB/src/stm32f4xx_rtc.c ****   {
 794              		.loc 1 719 3 is_stmt 1 view .LVU236
 719:FWLIB/src/stm32f4xx_rtc.c ****   {
 795              		.loc 1 719 6 is_stmt 0 view .LVU237
 796 000a 40B1     		cbz	r0, .L55
 722:FWLIB/src/stm32f4xx_rtc.c ****   }
 797              		.loc 1 722 5 is_stmt 1 view .LVU238
 722:FWLIB/src/stm32f4xx_rtc.c ****   }
 798              		.loc 1 722 13 is_stmt 0 view .LVU239
 799 000c 1A46     		mov	r2, r3
 800 000e 9B68     		ldr	r3, [r3, #8]
 801 0010 43F02003 		orr	r3, r3, #32
 802 0014 9360     		str	r3, [r2, #8]
 803              	.L56:
 731:FWLIB/src/stm32f4xx_rtc.c **** }
 804              		.loc 1 731 3 is_stmt 1 view .LVU240
 731:FWLIB/src/stm32f4xx_rtc.c **** }
 805              		.loc 1 731 12 is_stmt 0 view .LVU241
 806 0016 054B     		ldr	r3, .L57
 807 0018 FF22     		movs	r2, #255
 808 001a 5A62     		str	r2, [r3, #36]
 732:FWLIB/src/stm32f4xx_rtc.c **** 
 809              		.loc 1 732 1 view .LVU242
 810 001c 7047     		bx	lr
 811              	.L55:
 727:FWLIB/src/stm32f4xx_rtc.c ****   }
 812              		.loc 1 727 5 is_stmt 1 view .LVU243
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 67


 727:FWLIB/src/stm32f4xx_rtc.c ****   }
 813              		.loc 1 727 13 is_stmt 0 view .LVU244
 814 001e 034A     		ldr	r2, .L57
 815 0020 9368     		ldr	r3, [r2, #8]
 816 0022 03F0DF03 		and	r3, r3, #223
 817 0026 9360     		str	r3, [r2, #8]
 818 0028 F5E7     		b	.L56
 819              	.L58:
 820 002a 00BF     		.align	2
 821              	.L57:
 822 002c 00280040 		.word	1073752064
 823              		.cfi_endproc
 824              	.LFE131:
 826              		.section	.text.RTC_SetTime,"ax",%progbits
 827              		.align	1
 828              		.global	RTC_SetTime
 829              		.syntax unified
 830              		.thumb
 831              		.thumb_func
 832              		.fpu fpv4-sp-d16
 834              	RTC_SetTime:
 835              	.LVL46:
 836              	.LFB132:
 766:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 837              		.loc 1 766 1 is_stmt 1 view -0
 838              		.cfi_startproc
 839              		@ args = 0, pretend = 0, frame = 0
 840              		@ frame_needed = 0, uses_anonymous_args = 0
 766:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 841              		.loc 1 766 1 is_stmt 0 view .LVU246
 842 0000 38B5     		push	{r3, r4, r5, lr}
 843              	.LCFI12:
 844              		.cfi_def_cfa_offset 16
 845              		.cfi_offset 3, -16
 846              		.cfi_offset 4, -12
 847              		.cfi_offset 5, -8
 848              		.cfi_offset 14, -4
 849 0002 0D46     		mov	r5, r1
 767:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 850              		.loc 1 767 3 is_stmt 1 view .LVU247
 851              	.LVL47:
 768:FWLIB/src/stm32f4xx_rtc.c ****     
 852              		.loc 1 768 3 view .LVU248
 771:FWLIB/src/stm32f4xx_rtc.c ****   
 853              		.loc 1 771 3 view .LVU249
 773:FWLIB/src/stm32f4xx_rtc.c ****   {
 854              		.loc 1 773 3 view .LVU250
 773:FWLIB/src/stm32f4xx_rtc.c ****   {
 855              		.loc 1 773 6 is_stmt 0 view .LVU251
 856 0004 0346     		mov	r3, r0
 857 0006 E8B9     		cbnz	r0, .L60
 775:FWLIB/src/stm32f4xx_rtc.c ****     {
 858              		.loc 1 775 5 is_stmt 1 view .LVU252
 775:FWLIB/src/stm32f4xx_rtc.c ****     {
 859              		.loc 1 775 13 is_stmt 0 view .LVU253
 860 0008 254A     		ldr	r2, .L70
 861 000a 9268     		ldr	r2, [r2, #8]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 68


 775:FWLIB/src/stm32f4xx_rtc.c ****     {
 862              		.loc 1 775 8 view .LVU254
 863 000c 12F0400F 		tst	r2, #64
 864 0010 01D1     		bne	.L61
 782:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR24(RTC_TimeStruct->RTC_Hours));
 865              		.loc 1 782 7 is_stmt 1 view .LVU255
 782:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR24(RTC_TimeStruct->RTC_Hours));
 866              		.loc 1 782 31 is_stmt 0 view .LVU256
 867 0012 0022     		movs	r2, #0
 868 0014 CA70     		strb	r2, [r1, #3]
 869              	.L61:
 870              	.LVL48:
 799:FWLIB/src/stm32f4xx_rtc.c ****     }
 871              		.loc 1 799 7 is_stmt 1 view .LVU257
 801:FWLIB/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds)));
 872              		.loc 1 801 5 view .LVU258
 802:FWLIB/src/stm32f4xx_rtc.c ****   }
 873              		.loc 1 802 5 view .LVU259
 806:FWLIB/src/stm32f4xx_rtc.c ****   {
 874              		.loc 1 806 3 view .LVU260
 806:FWLIB/src/stm32f4xx_rtc.c ****   {
 875              		.loc 1 806 6 is_stmt 0 view .LVU261
 876 0016 EBB1     		cbz	r3, .L62
 808:FWLIB/src/stm32f4xx_rtc.c ****              ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 877              		.loc 1 808 5 is_stmt 1 view .LVU262
 808:FWLIB/src/stm32f4xx_rtc.c ****              ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 878              		.loc 1 808 41 is_stmt 0 view .LVU263
 879 0018 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 809:FWLIB/src/stm32f4xx_rtc.c ****              ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
 880              		.loc 1 809 40 view .LVU264
 881 001a 6C78     		ldrb	r4, [r5, #1]	@ zero_extendqisi2
 809:FWLIB/src/stm32f4xx_rtc.c ****              ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
 882              		.loc 1 809 55 view .LVU265
 883 001c 2402     		lsls	r4, r4, #8
 808:FWLIB/src/stm32f4xx_rtc.c ****              ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 884              		.loc 1 808 61 view .LVU266
 885 001e 44EA0344 		orr	r4, r4, r3, lsl #16
 810:FWLIB/src/stm32f4xx_rtc.c ****              ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
 886              		.loc 1 810 39 view .LVU267
 887 0022 A878     		ldrb	r0, [r5, #2]	@ zero_extendqisi2
 888              	.LVL49:
 809:FWLIB/src/stm32f4xx_rtc.c ****              ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
 889              		.loc 1 809 61 view .LVU268
 890 0024 0443     		orrs	r4, r4, r0
 811:FWLIB/src/stm32f4xx_rtc.c ****   }  
 891              		.loc 1 811 40 view .LVU269
 892 0026 E878     		ldrb	r0, [r5, #3]	@ zero_extendqisi2
 808:FWLIB/src/stm32f4xx_rtc.c ****              ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 893              		.loc 1 808 12 view .LVU270
 894 0028 44EA0044 		orr	r4, r4, r0, lsl #16
 895              	.LVL50:
 896              	.L63:
 822:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 897              		.loc 1 822 3 is_stmt 1 view .LVU271
 822:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 898              		.loc 1 822 12 is_stmt 0 view .LVU272
 899 002c 1C4B     		ldr	r3, .L70
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 69


 900 002e CA22     		movs	r2, #202
 901 0030 5A62     		str	r2, [r3, #36]
 823:FWLIB/src/stm32f4xx_rtc.c **** 
 902              		.loc 1 823 3 is_stmt 1 view .LVU273
 823:FWLIB/src/stm32f4xx_rtc.c **** 
 903              		.loc 1 823 12 is_stmt 0 view .LVU274
 904 0032 5322     		movs	r2, #83
 905 0034 5A62     		str	r2, [r3, #36]
 826:FWLIB/src/stm32f4xx_rtc.c ****   {
 906              		.loc 1 826 3 is_stmt 1 view .LVU275
 826:FWLIB/src/stm32f4xx_rtc.c ****   {
 907              		.loc 1 826 7 is_stmt 0 view .LVU276
 908 0036 FFF7FEFF 		bl	RTC_EnterInitMode
 909              	.LVL51:
 826:FWLIB/src/stm32f4xx_rtc.c ****   {
 910              		.loc 1 826 6 view .LVU277
 911 003a E0B9     		cbnz	r0, .L68
 912              	.LVL52:
 913              	.L64:
 856:FWLIB/src/stm32f4xx_rtc.c ****     
 914              		.loc 1 856 3 is_stmt 1 view .LVU278
 856:FWLIB/src/stm32f4xx_rtc.c ****     
 915              		.loc 1 856 12 is_stmt 0 view .LVU279
 916 003c 184B     		ldr	r3, .L70
 917 003e FF22     		movs	r2, #255
 918 0040 5A62     		str	r2, [r3, #36]
 858:FWLIB/src/stm32f4xx_rtc.c **** }
 919              		.loc 1 858 3 is_stmt 1 view .LVU280
 859:FWLIB/src/stm32f4xx_rtc.c **** 
 920              		.loc 1 859 1 is_stmt 0 view .LVU281
 921 0042 38BD     		pop	{r3, r4, r5, pc}
 922              	.LVL53:
 923              	.L60:
 790:FWLIB/src/stm32f4xx_rtc.c ****     {
 924              		.loc 1 790 5 is_stmt 1 view .LVU282
 790:FWLIB/src/stm32f4xx_rtc.c ****     {
 925              		.loc 1 790 13 is_stmt 0 view .LVU283
 926 0044 164A     		ldr	r2, .L70
 927 0046 9268     		ldr	r2, [r2, #8]
 790:FWLIB/src/stm32f4xx_rtc.c ****     {
 928              		.loc 1 790 8 view .LVU284
 929 0048 12F0400F 		tst	r2, #64
 930 004c E3D1     		bne	.L61
 798:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours)));
 931              		.loc 1 798 7 is_stmt 1 view .LVU285
 798:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours)));
 932              		.loc 1 798 31 is_stmt 0 view .LVU286
 933 004e 0022     		movs	r2, #0
 934 0050 CA70     		strb	r2, [r1, #3]
 935 0052 E0E7     		b	.L61
 936              	.LVL54:
 937              	.L62:
 815:FWLIB/src/stm32f4xx_rtc.c ****                    ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 938              		.loc 1 815 5 is_stmt 1 view .LVU287
 815:FWLIB/src/stm32f4xx_rtc.c ****                    ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 939              		.loc 1 815 36 is_stmt 0 view .LVU288
 940 0054 2878     		ldrb	r0, [r5]	@ zero_extendqisi2
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 70


 941              	.LVL55:
 815:FWLIB/src/stm32f4xx_rtc.c ****                    ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 942              		.loc 1 815 36 view .LVU289
 943 0056 FFF7FEFF 		bl	RTC_ByteToBcd2
 944              	.LVL56:
 815:FWLIB/src/stm32f4xx_rtc.c ****                    ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 945              		.loc 1 815 78 view .LVU290
 946 005a 0404     		lsls	r4, r0, #16
 816:FWLIB/src/stm32f4xx_rtc.c ****                    ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
 947              		.loc 1 816 31 view .LVU291
 948 005c 6878     		ldrb	r0, [r5, #1]	@ zero_extendqisi2
 949 005e FFF7FEFF 		bl	RTC_ByteToBcd2
 950              	.LVL57:
 815:FWLIB/src/stm32f4xx_rtc.c ****                    ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 951              		.loc 1 815 85 view .LVU292
 952 0062 44EA0024 		orr	r4, r4, r0, lsl #8
 817:FWLIB/src/stm32f4xx_rtc.c ****                    (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
 953              		.loc 1 817 31 view .LVU293
 954 0066 A878     		ldrb	r0, [r5, #2]	@ zero_extendqisi2
 955 0068 FFF7FEFF 		bl	RTC_ByteToBcd2
 956              	.LVL58:
 816:FWLIB/src/stm32f4xx_rtc.c ****                    ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
 957              		.loc 1 816 81 view .LVU294
 958 006c 0443     		orrs	r4, r4, r0
 818:FWLIB/src/stm32f4xx_rtc.c ****   }  
 959              		.loc 1 818 46 view .LVU295
 960 006e E878     		ldrb	r0, [r5, #3]	@ zero_extendqisi2
 815:FWLIB/src/stm32f4xx_rtc.c ****                    ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 961              		.loc 1 815 12 view .LVU296
 962 0070 44EA0044 		orr	r4, r4, r0, lsl #16
 963              	.LVL59:
 815:FWLIB/src/stm32f4xx_rtc.c ****                    ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 964              		.loc 1 815 12 view .LVU297
 965 0074 DAE7     		b	.L63
 966              	.L68:
 833:FWLIB/src/stm32f4xx_rtc.c **** 
 967              		.loc 1 833 5 is_stmt 1 view .LVU298
 833:FWLIB/src/stm32f4xx_rtc.c **** 
 968              		.loc 1 833 15 is_stmt 0 view .LVU299
 969 0076 04F07F34 		and	r4, r4, #2139062143
 970              	.LVL60:
 833:FWLIB/src/stm32f4xx_rtc.c **** 
 971              		.loc 1 833 15 view .LVU300
 972 007a 24F0FE44 		bic	r4, r4, #2130706432
 833:FWLIB/src/stm32f4xx_rtc.c **** 
 973              		.loc 1 833 13 view .LVU301
 974 007e 084D     		ldr	r5, .L70
 975              	.LVL61:
 833:FWLIB/src/stm32f4xx_rtc.c **** 
 976              		.loc 1 833 13 view .LVU302
 977 0080 2C60     		str	r4, [r5]
 836:FWLIB/src/stm32f4xx_rtc.c **** 
 978              		.loc 1 836 5 is_stmt 1 view .LVU303
 979 0082 FFF7FEFF 		bl	RTC_ExitInitMode
 980              	.LVL62:
 839:FWLIB/src/stm32f4xx_rtc.c ****     {
 981              		.loc 1 839 5 view .LVU304
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 71


 839:FWLIB/src/stm32f4xx_rtc.c ****     {
 982              		.loc 1 839 13 is_stmt 0 view .LVU305
 983 0086 AB68     		ldr	r3, [r5, #8]
 839:FWLIB/src/stm32f4xx_rtc.c ****     {
 984              		.loc 1 839 8 view .LVU306
 985 0088 13F0200F 		tst	r3, #32
 986 008c 01D0     		beq	.L69
 852:FWLIB/src/stm32f4xx_rtc.c ****     }
 987              		.loc 1 852 14 view .LVU307
 988 008e 0120     		movs	r0, #1
 989 0090 D4E7     		b	.L64
 990              	.L69:
 841:FWLIB/src/stm32f4xx_rtc.c ****     {
 991              		.loc 1 841 5 is_stmt 1 view .LVU308
 841:FWLIB/src/stm32f4xx_rtc.c ****     {
 992              		.loc 1 841 8 is_stmt 0 view .LVU309
 993 0092 FFF7FEFF 		bl	RTC_WaitForSynchro
 994              	.LVL63:
 841:FWLIB/src/stm32f4xx_rtc.c ****     {
 995              		.loc 1 841 7 view .LVU310
 996 0096 0028     		cmp	r0, #0
 997 0098 D0D0     		beq	.L64
 847:FWLIB/src/stm32f4xx_rtc.c ****     }
 998              		.loc 1 847 14 view .LVU311
 999 009a 0120     		movs	r0, #1
 1000 009c CEE7     		b	.L64
 1001              	.L71:
 1002 009e 00BF     		.align	2
 1003              	.L70:
 1004 00a0 00280040 		.word	1073752064
 1005              		.cfi_endproc
 1006              	.LFE132:
 1008              		.section	.text.RTC_TimeStructInit,"ax",%progbits
 1009              		.align	1
 1010              		.global	RTC_TimeStructInit
 1011              		.syntax unified
 1012              		.thumb
 1013              		.thumb_func
 1014              		.fpu fpv4-sp-d16
 1016              	RTC_TimeStructInit:
 1017              	.LVL64:
 1018              	.LFB133:
 869:FWLIB/src/stm32f4xx_rtc.c ****   /* Time = 00h:00min:00sec */
 1019              		.loc 1 869 1 is_stmt 1 view -0
 1020              		.cfi_startproc
 1021              		@ args = 0, pretend = 0, frame = 0
 1022              		@ frame_needed = 0, uses_anonymous_args = 0
 1023              		@ link register save eliminated.
 871:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Hours = 0;
 1024              		.loc 1 871 3 view .LVU313
 871:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Hours = 0;
 1025              		.loc 1 871 27 is_stmt 0 view .LVU314
 1026 0000 0023     		movs	r3, #0
 1027 0002 C370     		strb	r3, [r0, #3]
 872:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Minutes = 0;
 1028              		.loc 1 872 3 is_stmt 1 view .LVU315
 872:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Minutes = 0;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 72


 1029              		.loc 1 872 29 is_stmt 0 view .LVU316
 1030 0004 0370     		strb	r3, [r0]
 873:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Seconds = 0; 
 1031              		.loc 1 873 3 is_stmt 1 view .LVU317
 873:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Seconds = 0; 
 1032              		.loc 1 873 31 is_stmt 0 view .LVU318
 1033 0006 4370     		strb	r3, [r0, #1]
 874:FWLIB/src/stm32f4xx_rtc.c **** }
 1034              		.loc 1 874 3 is_stmt 1 view .LVU319
 874:FWLIB/src/stm32f4xx_rtc.c **** }
 1035              		.loc 1 874 31 is_stmt 0 view .LVU320
 1036 0008 8370     		strb	r3, [r0, #2]
 875:FWLIB/src/stm32f4xx_rtc.c **** 
 1037              		.loc 1 875 1 view .LVU321
 1038 000a 7047     		bx	lr
 1039              		.cfi_endproc
 1040              	.LFE133:
 1042              		.section	.text.RTC_GetTime,"ax",%progbits
 1043              		.align	1
 1044              		.global	RTC_GetTime
 1045              		.syntax unified
 1046              		.thumb
 1047              		.thumb_func
 1048              		.fpu fpv4-sp-d16
 1050              	RTC_GetTime:
 1051              	.LVL65:
 1052              	.LFB134:
 888:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 1053              		.loc 1 888 1 is_stmt 1 view -0
 1054              		.cfi_startproc
 1055              		@ args = 0, pretend = 0, frame = 0
 1056              		@ frame_needed = 0, uses_anonymous_args = 0
 888:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 1057              		.loc 1 888 1 is_stmt 0 view .LVU323
 1058 0000 70B5     		push	{r4, r5, r6, lr}
 1059              	.LCFI13:
 1060              		.cfi_def_cfa_offset 16
 1061              		.cfi_offset 4, -16
 1062              		.cfi_offset 5, -12
 1063              		.cfi_offset 6, -8
 1064              		.cfi_offset 14, -4
 1065 0002 0C46     		mov	r4, r1
 889:FWLIB/src/stm32f4xx_rtc.c **** 
 1066              		.loc 1 889 3 is_stmt 1 view .LVU324
 1067              	.LVL66:
 892:FWLIB/src/stm32f4xx_rtc.c **** 
 1068              		.loc 1 892 3 view .LVU325
 895:FWLIB/src/stm32f4xx_rtc.c ****   
 1069              		.loc 1 895 3 view .LVU326
 895:FWLIB/src/stm32f4xx_rtc.c ****   
 1070              		.loc 1 895 26 is_stmt 0 view .LVU327
 1071 0004 0E4B     		ldr	r3, .L76
 1072 0006 1D68     		ldr	r5, [r3]
 1073              	.LVL67:
 898:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 1074              		.loc 1 898 3 is_stmt 1 view .LVU328
 898:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 73


 1075              		.loc 1 898 31 is_stmt 0 view .LVU329
 1076 0008 C5F30642 		ubfx	r2, r5, #16, #7
 1077 000c C5F30541 		ubfx	r1, r5, #16, #6
 1078              	.LVL68:
 898:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 1079              		.loc 1 898 29 view .LVU330
 1080 0010 2170     		strb	r1, [r4]
 899:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 1081              		.loc 1 899 3 is_stmt 1 view .LVU331
 899:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 1082              		.loc 1 899 33 is_stmt 0 view .LVU332
 1083 0012 C5F30626 		ubfx	r6, r5, #8, #7
 899:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 1084              		.loc 1 899 31 view .LVU333
 1085 0016 6670     		strb	r6, [r4, #1]
 900:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);  
 1086              		.loc 1 900 3 is_stmt 1 view .LVU334
 900:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);  
 1087              		.loc 1 900 33 is_stmt 0 view .LVU335
 1088 0018 05F07F05 		and	r5, r5, #127
 1089              	.LVL69:
 900:FWLIB/src/stm32f4xx_rtc.c ****   RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);  
 1090              		.loc 1 900 31 view .LVU336
 1091 001c A570     		strb	r5, [r4, #2]
 901:FWLIB/src/stm32f4xx_rtc.c **** 
 1092              		.loc 1 901 3 is_stmt 1 view .LVU337
 901:FWLIB/src/stm32f4xx_rtc.c **** 
 1093              		.loc 1 901 29 is_stmt 0 view .LVU338
 1094 001e 02F04003 		and	r3, r2, #64
 901:FWLIB/src/stm32f4xx_rtc.c **** 
 1095              		.loc 1 901 27 view .LVU339
 1096 0022 E370     		strb	r3, [r4, #3]
 904:FWLIB/src/stm32f4xx_rtc.c ****   {
 1097              		.loc 1 904 3 is_stmt 1 view .LVU340
 904:FWLIB/src/stm32f4xx_rtc.c ****   {
 1098              		.loc 1 904 6 is_stmt 0 view .LVU341
 1099 0024 58B9     		cbnz	r0, .L73
 907:FWLIB/src/stm32f4xx_rtc.c ****     RTC_TimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes);
 1100              		.loc 1 907 5 is_stmt 1 view .LVU342
 907:FWLIB/src/stm32f4xx_rtc.c ****     RTC_TimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes);
 1101              		.loc 1 907 42 is_stmt 0 view .LVU343
 1102 0026 0846     		mov	r0, r1
 1103              	.LVL70:
 907:FWLIB/src/stm32f4xx_rtc.c ****     RTC_TimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes);
 1104              		.loc 1 907 42 view .LVU344
 1105 0028 FFF7FEFF 		bl	RTC_Bcd2ToByte
 1106              	.LVL71:
 907:FWLIB/src/stm32f4xx_rtc.c ****     RTC_TimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes);
 1107              		.loc 1 907 31 view .LVU345
 1108 002c 2070     		strb	r0, [r4]
 908:FWLIB/src/stm32f4xx_rtc.c ****     RTC_TimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds);   
 1109              		.loc 1 908 5 is_stmt 1 view .LVU346
 908:FWLIB/src/stm32f4xx_rtc.c ****     RTC_TimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds);   
 1110              		.loc 1 908 44 is_stmt 0 view .LVU347
 1111 002e 3046     		mov	r0, r6
 1112 0030 FFF7FEFF 		bl	RTC_Bcd2ToByte
 1113              	.LVL72:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 74


 908:FWLIB/src/stm32f4xx_rtc.c ****     RTC_TimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds);   
 1114              		.loc 1 908 33 view .LVU348
 1115 0034 6070     		strb	r0, [r4, #1]
 909:FWLIB/src/stm32f4xx_rtc.c ****   }
 1116              		.loc 1 909 5 is_stmt 1 view .LVU349
 909:FWLIB/src/stm32f4xx_rtc.c ****   }
 1117              		.loc 1 909 44 is_stmt 0 view .LVU350
 1118 0036 2846     		mov	r0, r5
 1119 0038 FFF7FEFF 		bl	RTC_Bcd2ToByte
 1120              	.LVL73:
 909:FWLIB/src/stm32f4xx_rtc.c ****   }
 1121              		.loc 1 909 33 view .LVU351
 1122 003c A070     		strb	r0, [r4, #2]
 1123              	.L73:
 911:FWLIB/src/stm32f4xx_rtc.c **** 
 1124              		.loc 1 911 1 view .LVU352
 1125 003e 70BD     		pop	{r4, r5, r6, pc}
 1126              	.LVL74:
 1127              	.L77:
 911:FWLIB/src/stm32f4xx_rtc.c **** 
 1128              		.loc 1 911 1 view .LVU353
 1129              		.align	2
 1130              	.L76:
 1131 0040 00280040 		.word	1073752064
 1132              		.cfi_endproc
 1133              	.LFE134:
 1135              		.section	.text.RTC_GetSubSecond,"ax",%progbits
 1136              		.align	1
 1137              		.global	RTC_GetSubSecond
 1138              		.syntax unified
 1139              		.thumb
 1140              		.thumb_func
 1141              		.fpu fpv4-sp-d16
 1143              	RTC_GetSubSecond:
 1144              	.LFB135:
 921:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 1145              		.loc 1 921 1 is_stmt 1 view -0
 1146              		.cfi_startproc
 1147              		@ args = 0, pretend = 0, frame = 0
 1148              		@ frame_needed = 0, uses_anonymous_args = 0
 1149              		@ link register save eliminated.
 922:FWLIB/src/stm32f4xx_rtc.c ****   
 1150              		.loc 1 922 3 view .LVU355
 1151              	.LVL75:
 925:FWLIB/src/stm32f4xx_rtc.c ****   
 1152              		.loc 1 925 3 view .LVU356
 925:FWLIB/src/stm32f4xx_rtc.c ****   
 1153              		.loc 1 925 10 is_stmt 0 view .LVU357
 1154 0000 014B     		ldr	r3, .L79
 1155 0002 986A     		ldr	r0, [r3, #40]
 1156              	.LVL76:
 928:FWLIB/src/stm32f4xx_rtc.c ****   
 1157              		.loc 1 928 3 is_stmt 1 view .LVU358
 1158 0004 5B68     		ldr	r3, [r3, #4]
 930:FWLIB/src/stm32f4xx_rtc.c **** }
 1159              		.loc 1 930 3 view .LVU359
 931:FWLIB/src/stm32f4xx_rtc.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 75


 1160              		.loc 1 931 1 is_stmt 0 view .LVU360
 1161 0006 7047     		bx	lr
 1162              	.L80:
 1163              		.align	2
 1164              	.L79:
 1165 0008 00280040 		.word	1073752064
 1166              		.cfi_endproc
 1167              	.LFE135:
 1169              		.section	.text.RTC_SetDate,"ax",%progbits
 1170              		.align	1
 1171              		.global	RTC_SetDate
 1172              		.syntax unified
 1173              		.thumb
 1174              		.thumb_func
 1175              		.fpu fpv4-sp-d16
 1177              	RTC_SetDate:
 1178              	.LVL77:
 1179              	.LFB136:
 946:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 1180              		.loc 1 946 1 is_stmt 1 view -0
 1181              		.cfi_startproc
 1182              		@ args = 0, pretend = 0, frame = 0
 1183              		@ frame_needed = 0, uses_anonymous_args = 0
 946:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 1184              		.loc 1 946 1 is_stmt 0 view .LVU362
 1185 0000 38B5     		push	{r3, r4, r5, lr}
 1186              	.LCFI14:
 1187              		.cfi_def_cfa_offset 16
 1188              		.cfi_offset 3, -16
 1189              		.cfi_offset 4, -12
 1190              		.cfi_offset 5, -8
 1191              		.cfi_offset 14, -4
 1192 0002 0D46     		mov	r5, r1
 947:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 1193              		.loc 1 947 3 is_stmt 1 view .LVU363
 1194              	.LVL78:
 948:FWLIB/src/stm32f4xx_rtc.c ****   
 1195              		.loc 1 948 3 view .LVU364
 951:FWLIB/src/stm32f4xx_rtc.c **** 
 1196              		.loc 1 951 3 view .LVU365
 953:FWLIB/src/stm32f4xx_rtc.c ****   {
 1197              		.loc 1 953 3 view .LVU366
 953:FWLIB/src/stm32f4xx_rtc.c ****   {
 1198              		.loc 1 953 6 is_stmt 0 view .LVU367
 1199 0004 0246     		mov	r2, r0
 1200 0006 38B9     		cbnz	r0, .L82
 953:FWLIB/src/stm32f4xx_rtc.c ****   {
 1201              		.loc 1 953 57 discriminator 1 view .LVU368
 1202 0008 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 953:FWLIB/src/stm32f4xx_rtc.c ****   {
 1203              		.loc 1 953 38 discriminator 1 view .LVU369
 1204 000a 13F0100F 		tst	r3, #16
 1205 000e 03D0     		beq	.L82
 955:FWLIB/src/stm32f4xx_rtc.c ****   }  
 1206              		.loc 1 955 5 is_stmt 1 view .LVU370
 955:FWLIB/src/stm32f4xx_rtc.c ****   }  
 1207              		.loc 1 955 60 is_stmt 0 view .LVU371
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 76


 1208 0010 03F0EF03 		and	r3, r3, #239
 955:FWLIB/src/stm32f4xx_rtc.c ****   }  
 1209              		.loc 1 955 81 view .LVU372
 1210 0014 0A33     		adds	r3, r3, #10
 955:FWLIB/src/stm32f4xx_rtc.c ****   }  
 1211              		.loc 1 955 31 view .LVU373
 1212 0016 4B70     		strb	r3, [r1, #1]
 1213              	.L82:
 957:FWLIB/src/stm32f4xx_rtc.c ****   {
 1214              		.loc 1 957 3 is_stmt 1 view .LVU374
 1215              	.LVL79:
 969:FWLIB/src/stm32f4xx_rtc.c ****   }
 1216              		.loc 1 969 5 view .LVU375
 971:FWLIB/src/stm32f4xx_rtc.c **** 
 1217              		.loc 1 971 3 view .LVU376
 974:FWLIB/src/stm32f4xx_rtc.c ****   {
 1218              		.loc 1 974 3 view .LVU377
 974:FWLIB/src/stm32f4xx_rtc.c ****   {
 1219              		.loc 1 974 6 is_stmt 0 view .LVU378
 1220 0018 AAB1     		cbz	r2, .L83
 976:FWLIB/src/stm32f4xx_rtc.c ****               (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 1221              		.loc 1 976 5 is_stmt 1 view .LVU379
 976:FWLIB/src/stm32f4xx_rtc.c ****               (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 1222              		.loc 1 976 41 is_stmt 0 view .LVU380
 1223 001a EB78     		ldrb	r3, [r5, #3]	@ zero_extendqisi2
 977:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_DateStruct->RTC_Date) | \
 1224              		.loc 1 977 41 view .LVU381
 1225 001c 6C78     		ldrb	r4, [r5, #1]	@ zero_extendqisi2
 977:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_DateStruct->RTC_Date) | \
 1226              		.loc 1 977 54 view .LVU382
 1227 001e 2402     		lsls	r4, r4, #8
 976:FWLIB/src/stm32f4xx_rtc.c ****               (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 1228              		.loc 1 976 60 view .LVU383
 1229 0020 44EA0344 		orr	r4, r4, r3, lsl #16
 978:FWLIB/src/stm32f4xx_rtc.c ****               (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
 1230              		.loc 1 978 40 view .LVU384
 1231 0024 A878     		ldrb	r0, [r5, #2]	@ zero_extendqisi2
 1232              	.LVL80:
 977:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_DateStruct->RTC_Date) | \
 1233              		.loc 1 977 60 view .LVU385
 1234 0026 0443     		orrs	r4, r4, r0
 979:FWLIB/src/stm32f4xx_rtc.c ****   }  
 1235              		.loc 1 979 41 view .LVU386
 1236 0028 2878     		ldrb	r0, [r5]	@ zero_extendqisi2
 976:FWLIB/src/stm32f4xx_rtc.c ****               (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 1237              		.loc 1 976 12 view .LVU387
 1238 002a 44EA4034 		orr	r4, r4, r0, lsl #13
 1239              	.LVL81:
 1240              	.L84:
 990:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 1241              		.loc 1 990 3 is_stmt 1 view .LVU388
 990:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 1242              		.loc 1 990 12 is_stmt 0 view .LVU389
 1243 002e 184B     		ldr	r3, .L91
 1244 0030 CA22     		movs	r2, #202
 1245 0032 5A62     		str	r2, [r3, #36]
 991:FWLIB/src/stm32f4xx_rtc.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 77


 1246              		.loc 1 991 3 is_stmt 1 view .LVU390
 991:FWLIB/src/stm32f4xx_rtc.c **** 
 1247              		.loc 1 991 12 is_stmt 0 view .LVU391
 1248 0034 5322     		movs	r2, #83
 1249 0036 5A62     		str	r2, [r3, #36]
 994:FWLIB/src/stm32f4xx_rtc.c ****   {
 1250              		.loc 1 994 3 is_stmt 1 view .LVU392
 994:FWLIB/src/stm32f4xx_rtc.c ****   {
 1251              		.loc 1 994 7 is_stmt 0 view .LVU393
 1252 0038 FFF7FEFF 		bl	RTC_EnterInitMode
 1253              	.LVL82:
 994:FWLIB/src/stm32f4xx_rtc.c ****   {
 1254              		.loc 1 994 6 view .LVU394
 1255 003c A0B9     		cbnz	r0, .L89
 1256              	.LVL83:
 1257              	.L85:
1024:FWLIB/src/stm32f4xx_rtc.c ****   
 1258              		.loc 1 1024 3 is_stmt 1 view .LVU395
1024:FWLIB/src/stm32f4xx_rtc.c ****   
 1259              		.loc 1 1024 12 is_stmt 0 view .LVU396
 1260 003e 144B     		ldr	r3, .L91
 1261 0040 FF22     		movs	r2, #255
 1262 0042 5A62     		str	r2, [r3, #36]
1026:FWLIB/src/stm32f4xx_rtc.c **** }
 1263              		.loc 1 1026 3 is_stmt 1 view .LVU397
1027:FWLIB/src/stm32f4xx_rtc.c **** 
 1264              		.loc 1 1027 1 is_stmt 0 view .LVU398
 1265 0044 38BD     		pop	{r3, r4, r5, pc}
 1266              	.LVL84:
 1267              	.L83:
 983:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 1268              		.loc 1 983 5 is_stmt 1 view .LVU399
 983:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 1269              		.loc 1 983 26 is_stmt 0 view .LVU400
 1270 0046 E878     		ldrb	r0, [r5, #3]	@ zero_extendqisi2
 1271              	.LVL85:
 983:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 1272              		.loc 1 983 26 view .LVU401
 1273 0048 FFF7FEFF 		bl	RTC_ByteToBcd2
 1274              	.LVL86:
 983:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 1275              		.loc 1 983 67 view .LVU402
 1276 004c 0404     		lsls	r4, r0, #16
 984:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
 1277              		.loc 1 984 26 view .LVU403
 1278 004e 6878     		ldrb	r0, [r5, #1]	@ zero_extendqisi2
 1279 0050 FFF7FEFF 		bl	RTC_ByteToBcd2
 1280              	.LVL87:
 983:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 1281              		.loc 1 983 74 view .LVU404
 1282 0054 44EA0024 		orr	r4, r4, r0, lsl #8
 985:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_DateStruct->RTC_WeekDay << 13));
 1283              		.loc 1 985 26 view .LVU405
 1284 0058 A878     		ldrb	r0, [r5, #2]	@ zero_extendqisi2
 1285 005a FFF7FEFF 		bl	RTC_ByteToBcd2
 1286              	.LVL88:
 984:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 78


 1287              		.loc 1 984 74 view .LVU406
 1288 005e 0443     		orrs	r4, r4, r0
 986:FWLIB/src/stm32f4xx_rtc.c ****   }
 1289              		.loc 1 986 40 view .LVU407
 1290 0060 2878     		ldrb	r0, [r5]	@ zero_extendqisi2
 983:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 1291              		.loc 1 983 12 view .LVU408
 1292 0062 44EA4034 		orr	r4, r4, r0, lsl #13
 1293              	.LVL89:
 983:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 1294              		.loc 1 983 12 view .LVU409
 1295 0066 E2E7     		b	.L84
 1296              	.L89:
1001:FWLIB/src/stm32f4xx_rtc.c **** 
 1297              		.loc 1 1001 5 is_stmt 1 view .LVU410
1001:FWLIB/src/stm32f4xx_rtc.c **** 
 1298              		.loc 1 1001 15 is_stmt 0 view .LVU411
 1299 0068 24F07F44 		bic	r4, r4, #-16777216
 1300              	.LVL90:
1001:FWLIB/src/stm32f4xx_rtc.c **** 
 1301              		.loc 1 1001 15 view .LVU412
 1302 006c 24F0C004 		bic	r4, r4, #192
1001:FWLIB/src/stm32f4xx_rtc.c **** 
 1303              		.loc 1 1001 13 view .LVU413
 1304 0070 074D     		ldr	r5, .L91
 1305              	.LVL91:
1001:FWLIB/src/stm32f4xx_rtc.c **** 
 1306              		.loc 1 1001 13 view .LVU414
 1307 0072 6C60     		str	r4, [r5, #4]
1004:FWLIB/src/stm32f4xx_rtc.c **** 
 1308              		.loc 1 1004 5 is_stmt 1 view .LVU415
 1309 0074 FFF7FEFF 		bl	RTC_ExitInitMode
 1310              	.LVL92:
1007:FWLIB/src/stm32f4xx_rtc.c ****     {
 1311              		.loc 1 1007 5 view .LVU416
1007:FWLIB/src/stm32f4xx_rtc.c ****     {
 1312              		.loc 1 1007 13 is_stmt 0 view .LVU417
 1313 0078 AB68     		ldr	r3, [r5, #8]
1007:FWLIB/src/stm32f4xx_rtc.c ****     {
 1314              		.loc 1 1007 8 view .LVU418
 1315 007a 13F0200F 		tst	r3, #32
 1316 007e 01D0     		beq	.L90
1020:FWLIB/src/stm32f4xx_rtc.c ****     }
 1317              		.loc 1 1020 14 view .LVU419
 1318 0080 0120     		movs	r0, #1
 1319 0082 DCE7     		b	.L85
 1320              	.L90:
1009:FWLIB/src/stm32f4xx_rtc.c ****     {
 1321              		.loc 1 1009 5 is_stmt 1 view .LVU420
1009:FWLIB/src/stm32f4xx_rtc.c ****     {
 1322              		.loc 1 1009 8 is_stmt 0 view .LVU421
 1323 0084 FFF7FEFF 		bl	RTC_WaitForSynchro
 1324              	.LVL93:
1009:FWLIB/src/stm32f4xx_rtc.c ****     {
 1325              		.loc 1 1009 7 view .LVU422
 1326 0088 0028     		cmp	r0, #0
 1327 008a D8D0     		beq	.L85
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 79


1015:FWLIB/src/stm32f4xx_rtc.c ****     }
 1328              		.loc 1 1015 14 view .LVU423
 1329 008c 0120     		movs	r0, #1
 1330 008e D6E7     		b	.L85
 1331              	.L92:
 1332              		.align	2
 1333              	.L91:
 1334 0090 00280040 		.word	1073752064
 1335              		.cfi_endproc
 1336              	.LFE136:
 1338              		.section	.text.RTC_DateStructInit,"ax",%progbits
 1339              		.align	1
 1340              		.global	RTC_DateStructInit
 1341              		.syntax unified
 1342              		.thumb
 1343              		.thumb_func
 1344              		.fpu fpv4-sp-d16
 1346              	RTC_DateStructInit:
 1347              	.LVL94:
 1348              	.LFB137:
1037:FWLIB/src/stm32f4xx_rtc.c ****   /* Monday, January 01 xx00 */
 1349              		.loc 1 1037 1 is_stmt 1 view -0
 1350              		.cfi_startproc
 1351              		@ args = 0, pretend = 0, frame = 0
 1352              		@ frame_needed = 0, uses_anonymous_args = 0
 1353              		@ link register save eliminated.
1039:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Date = 1;
 1354              		.loc 1 1039 3 view .LVU425
1039:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Date = 1;
 1355              		.loc 1 1039 31 is_stmt 0 view .LVU426
 1356 0000 0123     		movs	r3, #1
 1357 0002 0370     		strb	r3, [r0]
1040:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Month = RTC_Month_January;
 1358              		.loc 1 1040 3 is_stmt 1 view .LVU427
1040:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Month = RTC_Month_January;
 1359              		.loc 1 1040 28 is_stmt 0 view .LVU428
 1360 0004 8370     		strb	r3, [r0, #2]
1041:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Year = 0;
 1361              		.loc 1 1041 3 is_stmt 1 view .LVU429
1041:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Year = 0;
 1362              		.loc 1 1041 29 is_stmt 0 view .LVU430
 1363 0006 4370     		strb	r3, [r0, #1]
1042:FWLIB/src/stm32f4xx_rtc.c **** }
 1364              		.loc 1 1042 3 is_stmt 1 view .LVU431
1042:FWLIB/src/stm32f4xx_rtc.c **** }
 1365              		.loc 1 1042 28 is_stmt 0 view .LVU432
 1366 0008 0023     		movs	r3, #0
 1367 000a C370     		strb	r3, [r0, #3]
1043:FWLIB/src/stm32f4xx_rtc.c **** 
 1368              		.loc 1 1043 1 view .LVU433
 1369 000c 7047     		bx	lr
 1370              		.cfi_endproc
 1371              	.LFE137:
 1373              		.section	.text.RTC_GetDate,"ax",%progbits
 1374              		.align	1
 1375              		.global	RTC_GetDate
 1376              		.syntax unified
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 80


 1377              		.thumb
 1378              		.thumb_func
 1379              		.fpu fpv4-sp-d16
 1381              	RTC_GetDate:
 1382              	.LVL95:
 1383              	.LFB138:
1056:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 1384              		.loc 1 1056 1 is_stmt 1 view -0
 1385              		.cfi_startproc
 1386              		@ args = 0, pretend = 0, frame = 0
 1387              		@ frame_needed = 0, uses_anonymous_args = 0
1056:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 1388              		.loc 1 1056 1 is_stmt 0 view .LVU435
 1389 0000 70B5     		push	{r4, r5, r6, lr}
 1390              	.LCFI15:
 1391              		.cfi_def_cfa_offset 16
 1392              		.cfi_offset 4, -16
 1393              		.cfi_offset 5, -12
 1394              		.cfi_offset 6, -8
 1395              		.cfi_offset 14, -4
1057:FWLIB/src/stm32f4xx_rtc.c **** 
 1396              		.loc 1 1057 3 is_stmt 1 view .LVU436
 1397              	.LVL96:
1060:FWLIB/src/stm32f4xx_rtc.c ****   
 1398              		.loc 1 1060 3 view .LVU437
1063:FWLIB/src/stm32f4xx_rtc.c **** 
 1399              		.loc 1 1063 3 view .LVU438
1063:FWLIB/src/stm32f4xx_rtc.c **** 
 1400              		.loc 1 1063 26 is_stmt 0 view .LVU439
 1401 0002 0E4B     		ldr	r3, .L97
 1402 0004 5B68     		ldr	r3, [r3, #4]
 1403              	.LVL97:
1066:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 1404              		.loc 1 1066 3 is_stmt 1 view .LVU440
1066:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 1405              		.loc 1 1066 30 is_stmt 0 view .LVU441
 1406 0006 C3F30742 		ubfx	r2, r3, #16, #8
1066:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 1407              		.loc 1 1066 28 view .LVU442
 1408 000a CA70     		strb	r2, [r1, #3]
1067:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU));
 1409              		.loc 1 1067 3 is_stmt 1 view .LVU443
1067:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU));
 1410              		.loc 1 1067 31 is_stmt 0 view .LVU444
 1411 000c C3F30426 		ubfx	r6, r3, #8, #5
1067:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU));
 1412              		.loc 1 1067 29 view .LVU445
 1413 0010 4E70     		strb	r6, [r1, #1]
1068:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13);
 1414              		.loc 1 1068 3 is_stmt 1 view .LVU446
1068:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13);
 1415              		.loc 1 1068 30 is_stmt 0 view .LVU447
 1416 0012 03F03F05 		and	r5, r3, #63
1068:FWLIB/src/stm32f4xx_rtc.c ****   RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13);
 1417              		.loc 1 1068 28 view .LVU448
 1418 0016 8D70     		strb	r5, [r1, #2]
1069:FWLIB/src/stm32f4xx_rtc.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 81


 1419              		.loc 1 1069 3 is_stmt 1 view .LVU449
1069:FWLIB/src/stm32f4xx_rtc.c **** 
 1420              		.loc 1 1069 33 is_stmt 0 view .LVU450
 1421 0018 C3F34233 		ubfx	r3, r3, #13, #3
 1422              	.LVL98:
1069:FWLIB/src/stm32f4xx_rtc.c **** 
 1423              		.loc 1 1069 31 view .LVU451
 1424 001c 0B70     		strb	r3, [r1]
1072:FWLIB/src/stm32f4xx_rtc.c ****   {
 1425              		.loc 1 1072 3 is_stmt 1 view .LVU452
1072:FWLIB/src/stm32f4xx_rtc.c ****   {
 1426              		.loc 1 1072 6 is_stmt 0 view .LVU453
 1427 001e 60B9     		cbnz	r0, .L94
 1428 0020 0C46     		mov	r4, r1
1075:FWLIB/src/stm32f4xx_rtc.c ****     RTC_DateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 1429              		.loc 1 1075 5 is_stmt 1 view .LVU454
1075:FWLIB/src/stm32f4xx_rtc.c ****     RTC_DateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 1430              		.loc 1 1075 41 is_stmt 0 view .LVU455
 1431 0022 1046     		mov	r0, r2
 1432              	.LVL99:
1075:FWLIB/src/stm32f4xx_rtc.c ****     RTC_DateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 1433              		.loc 1 1075 41 view .LVU456
 1434 0024 FFF7FEFF 		bl	RTC_Bcd2ToByte
 1435              	.LVL100:
1075:FWLIB/src/stm32f4xx_rtc.c ****     RTC_DateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 1436              		.loc 1 1075 30 view .LVU457
 1437 0028 E070     		strb	r0, [r4, #3]
1076:FWLIB/src/stm32f4xx_rtc.c ****     RTC_DateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 1438              		.loc 1 1076 5 is_stmt 1 view .LVU458
1076:FWLIB/src/stm32f4xx_rtc.c ****     RTC_DateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 1439              		.loc 1 1076 42 is_stmt 0 view .LVU459
 1440 002a 3046     		mov	r0, r6
 1441 002c FFF7FEFF 		bl	RTC_Bcd2ToByte
 1442              	.LVL101:
1076:FWLIB/src/stm32f4xx_rtc.c ****     RTC_DateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 1443              		.loc 1 1076 31 view .LVU460
 1444 0030 6070     		strb	r0, [r4, #1]
1077:FWLIB/src/stm32f4xx_rtc.c ****   }
 1445              		.loc 1 1077 5 is_stmt 1 view .LVU461
1077:FWLIB/src/stm32f4xx_rtc.c ****   }
 1446              		.loc 1 1077 41 is_stmt 0 view .LVU462
 1447 0032 2846     		mov	r0, r5
 1448 0034 FFF7FEFF 		bl	RTC_Bcd2ToByte
 1449              	.LVL102:
1077:FWLIB/src/stm32f4xx_rtc.c ****   }
 1450              		.loc 1 1077 30 view .LVU463
 1451 0038 A070     		strb	r0, [r4, #2]
 1452              	.LVL103:
 1453              	.L94:
1079:FWLIB/src/stm32f4xx_rtc.c **** 
 1454              		.loc 1 1079 1 view .LVU464
 1455 003a 70BD     		pop	{r4, r5, r6, pc}
 1456              	.L98:
 1457              		.align	2
 1458              	.L97:
 1459 003c 00280040 		.word	1073752064
 1460              		.cfi_endproc
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 82


 1461              	.LFE138:
 1463              		.section	.text.RTC_SetAlarm,"ax",%progbits
 1464              		.align	1
 1465              		.global	RTC_SetAlarm
 1466              		.syntax unified
 1467              		.thumb
 1468              		.thumb_func
 1469              		.fpu fpv4-sp-d16
 1471              	RTC_SetAlarm:
 1472              	.LVL104:
 1473              	.LFB139:
1116:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 1474              		.loc 1 1116 1 is_stmt 1 view -0
 1475              		.cfi_startproc
 1476              		@ args = 0, pretend = 0, frame = 0
 1477              		@ frame_needed = 0, uses_anonymous_args = 0
1116:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 1478              		.loc 1 1116 1 is_stmt 0 view .LVU466
 1479 0000 70B5     		push	{r4, r5, r6, lr}
 1480              	.LCFI16:
 1481              		.cfi_def_cfa_offset 16
 1482              		.cfi_offset 4, -16
 1483              		.cfi_offset 5, -12
 1484              		.cfi_offset 6, -8
 1485              		.cfi_offset 14, -4
 1486 0002 0D46     		mov	r5, r1
 1487 0004 1646     		mov	r6, r2
1117:FWLIB/src/stm32f4xx_rtc.c ****   
 1488              		.loc 1 1117 3 is_stmt 1 view .LVU467
 1489              	.LVL105:
1120:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ALARM(RTC_Alarm));
 1490              		.loc 1 1120 3 view .LVU468
1121:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_ALARM_MASK(RTC_AlarmStruct->RTC_AlarmMask));
 1491              		.loc 1 1121 3 view .LVU469
1122:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel));
 1492              		.loc 1 1122 3 view .LVU470
1123:FWLIB/src/stm32f4xx_rtc.c **** 
 1493              		.loc 1 1123 3 view .LVU471
1125:FWLIB/src/stm32f4xx_rtc.c ****   {
 1494              		.loc 1 1125 3 view .LVU472
1125:FWLIB/src/stm32f4xx_rtc.c ****   {
 1495              		.loc 1 1125 6 is_stmt 0 view .LVU473
 1496 0006 0346     		mov	r3, r0
 1497 0008 30BB     		cbnz	r0, .L100
1127:FWLIB/src/stm32f4xx_rtc.c ****     {
 1498              		.loc 1 1127 5 is_stmt 1 view .LVU474
1127:FWLIB/src/stm32f4xx_rtc.c ****     {
 1499              		.loc 1 1127 13 is_stmt 0 view .LVU475
 1500 000a 254A     		ldr	r2, .L110
 1501              	.LVL106:
1127:FWLIB/src/stm32f4xx_rtc.c ****     {
 1502              		.loc 1 1127 13 view .LVU476
 1503 000c 9268     		ldr	r2, [r2, #8]
1127:FWLIB/src/stm32f4xx_rtc.c ****     {
 1504              		.loc 1 1127 8 view .LVU477
 1505 000e 12F0400F 		tst	r2, #64
 1506 0012 01D1     		bne	.L102
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 83


1134:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR24(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours));
 1507              		.loc 1 1134 7 is_stmt 1 view .LVU478
1134:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR24(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours));
 1508              		.loc 1 1134 46 is_stmt 0 view .LVU479
 1509 0014 0022     		movs	r2, #0
 1510 0016 F270     		strb	r2, [r6, #3]
1135:FWLIB/src/stm32f4xx_rtc.c ****     }
 1511              		.loc 1 1135 7 is_stmt 1 view .LVU480
1137:FWLIB/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_SECONDS(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds));
 1512              		.loc 1 1137 5 view .LVU481
1138:FWLIB/src/stm32f4xx_rtc.c ****     
 1513              		.loc 1 1138 5 view .LVU482
1140:FWLIB/src/stm32f4xx_rtc.c ****     {
 1514              		.loc 1 1140 5 view .LVU483
 1515              	.LVL107:
 1516              	.L102:
1174:FWLIB/src/stm32f4xx_rtc.c ****     }    
 1517              		.loc 1 1174 7 view .LVU484
1179:FWLIB/src/stm32f4xx_rtc.c ****   {
 1518              		.loc 1 1179 3 view .LVU485
1179:FWLIB/src/stm32f4xx_rtc.c ****   {
 1519              		.loc 1 1179 6 is_stmt 0 view .LVU486
 1520 0018 33B3     		cbz	r3, .L104
1181:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 1521              		.loc 1 1181 5 is_stmt 1 view .LVU487
1181:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 1522              		.loc 1 1181 57 is_stmt 0 view .LVU488
 1523 001a 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
1182:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
 1524              		.loc 1 1182 57 view .LVU489
 1525 001c 7078     		ldrb	r0, [r6, #1]	@ zero_extendqisi2
 1526              	.LVL108:
1182:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
 1527              		.loc 1 1182 71 view .LVU490
 1528 001e 0002     		lsls	r0, r0, #8
1181:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 1529              		.loc 1 1181 76 view .LVU491
 1530 0020 40EA0340 		orr	r0, r0, r3, lsl #16
1183:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 1531              		.loc 1 1183 56 view .LVU492
 1532 0024 B378     		ldrb	r3, [r6, #2]	@ zero_extendqisi2
1182:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
 1533              		.loc 1 1182 77 view .LVU493
 1534 0026 1843     		orrs	r0, r0, r3
1184:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 1535              		.loc 1 1184 57 view .LVU494
 1536 0028 F378     		ldrb	r3, [r6, #3]	@ zero_extendqisi2
1183:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 1537              		.loc 1 1183 70 view .LVU495
 1538 002a 40EA0340 		orr	r0, r0, r3, lsl #16
1185:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
 1539              		.loc 1 1185 42 view .LVU496
 1540 002e 337B     		ldrb	r3, [r6, #12]	@ zero_extendqisi2
1184:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 1541              		.loc 1 1184 74 view .LVU497
 1542 0030 40EA0360 		orr	r0, r0, r3, lsl #24
1186:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 84


 1543              		.loc 1 1186 41 view .LVU498
 1544 0034 B368     		ldr	r3, [r6, #8]
1185:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
 1545              		.loc 1 1185 73 view .LVU499
 1546 0036 1843     		orrs	r0, r0, r3
1187:FWLIB/src/stm32f4xx_rtc.c ****   }  
 1547              		.loc 1 1187 41 view .LVU500
 1548 0038 7368     		ldr	r3, [r6, #4]
1181:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 1549              		.loc 1 1181 12 view .LVU501
 1550 003a 1843     		orrs	r0, r0, r3
 1551              	.LVL109:
 1552              	.L105:
1201:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 1553              		.loc 1 1201 3 is_stmt 1 view .LVU502
1201:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 1554              		.loc 1 1201 12 is_stmt 0 view .LVU503
 1555 003c 184B     		ldr	r3, .L110
 1556 003e CA22     		movs	r2, #202
 1557 0040 5A62     		str	r2, [r3, #36]
1202:FWLIB/src/stm32f4xx_rtc.c **** 
 1558              		.loc 1 1202 3 is_stmt 1 view .LVU504
1202:FWLIB/src/stm32f4xx_rtc.c **** 
 1559              		.loc 1 1202 12 is_stmt 0 view .LVU505
 1560 0042 5322     		movs	r2, #83
 1561 0044 5A62     		str	r2, [r3, #36]
1205:FWLIB/src/stm32f4xx_rtc.c ****   {
 1562              		.loc 1 1205 3 is_stmt 1 view .LVU506
1205:FWLIB/src/stm32f4xx_rtc.c ****   {
 1563              		.loc 1 1205 6 is_stmt 0 view .LVU507
 1564 0046 B5F5807F 		cmp	r5, #256
 1565 004a 27D0     		beq	.L109
1211:FWLIB/src/stm32f4xx_rtc.c ****   }
 1566              		.loc 1 1211 5 is_stmt 1 view .LVU508
1211:FWLIB/src/stm32f4xx_rtc.c ****   }
 1567              		.loc 1 1211 17 is_stmt 0 view .LVU509
 1568 004c 144B     		ldr	r3, .L110
 1569 004e 1862     		str	r0, [r3, #32]
 1570              	.L107:
1215:FWLIB/src/stm32f4xx_rtc.c **** }
 1571              		.loc 1 1215 3 is_stmt 1 view .LVU510
1215:FWLIB/src/stm32f4xx_rtc.c **** }
 1572              		.loc 1 1215 12 is_stmt 0 view .LVU511
 1573 0050 134B     		ldr	r3, .L110
 1574 0052 FF22     		movs	r2, #255
 1575 0054 5A62     		str	r2, [r3, #36]
1216:FWLIB/src/stm32f4xx_rtc.c **** 
 1576              		.loc 1 1216 1 view .LVU512
 1577 0056 70BD     		pop	{r4, r5, r6, pc}
 1578              	.LVL110:
 1579              	.L100:
1151:FWLIB/src/stm32f4xx_rtc.c ****     {
 1580              		.loc 1 1151 5 is_stmt 1 view .LVU513
1151:FWLIB/src/stm32f4xx_rtc.c ****     {
 1581              		.loc 1 1151 13 is_stmt 0 view .LVU514
 1582 0058 114A     		ldr	r2, .L110
 1583              	.LVL111:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 85


1151:FWLIB/src/stm32f4xx_rtc.c ****     {
 1584              		.loc 1 1151 13 view .LVU515
 1585 005a 9268     		ldr	r2, [r2, #8]
1151:FWLIB/src/stm32f4xx_rtc.c ****     {
 1586              		.loc 1 1151 8 view .LVU516
 1587 005c 12F0400F 		tst	r2, #64
 1588 0060 DAD1     		bne	.L102
1159:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours)));
 1589              		.loc 1 1159 7 is_stmt 1 view .LVU517
1159:FWLIB/src/stm32f4xx_rtc.c ****       assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours)));
 1590              		.loc 1 1159 46 is_stmt 0 view .LVU518
 1591 0062 0022     		movs	r2, #0
 1592 0064 F270     		strb	r2, [r6, #3]
 1593              	.LVL112:
1160:FWLIB/src/stm32f4xx_rtc.c ****     }
 1594              		.loc 1 1160 7 is_stmt 1 view .LVU519
1163:FWLIB/src/stm32f4xx_rtc.c ****     assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)));
 1595              		.loc 1 1163 5 view .LVU520
1164:FWLIB/src/stm32f4xx_rtc.c ****     
 1596              		.loc 1 1164 5 view .LVU521
1166:FWLIB/src/stm32f4xx_rtc.c ****     {
 1597              		.loc 1 1166 5 view .LVU522
 1598 0066 D7E7     		b	.L102
 1599              	.L104:
1191:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 1600              		.loc 1 1191 5 view .LVU523
1191:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 1601              		.loc 1 1191 26 is_stmt 0 view .LVU524
 1602 0068 3078     		ldrb	r0, [r6]	@ zero_extendqisi2
 1603              	.LVL113:
1191:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 1604              		.loc 1 1191 26 view .LVU525
 1605 006a FFF7FEFF 		bl	RTC_ByteToBcd2
 1606              	.LVL114:
1191:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 1607              		.loc 1 1191 83 view .LVU526
 1608 006e 0404     		lsls	r4, r0, #16
1192:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
 1609              		.loc 1 1192 26 view .LVU527
 1610 0070 7078     		ldrb	r0, [r6, #1]	@ zero_extendqisi2
 1611 0072 FFF7FEFF 		bl	RTC_ByteToBcd2
 1612              	.LVL115:
1191:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 1613              		.loc 1 1191 90 view .LVU528
 1614 0076 44EA0024 		orr	r4, r4, r0, lsl #8
1193:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 1615              		.loc 1 1193 26 view .LVU529
 1616 007a B078     		ldrb	r0, [r6, #2]	@ zero_extendqisi2
 1617 007c FFF7FEFF 		bl	RTC_ByteToBcd2
 1618              	.LVL116:
1192:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
 1619              		.loc 1 1192 91 view .LVU530
 1620 0080 0443     		orrs	r4, r4, r0
1194:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 1621              		.loc 1 1194 57 view .LVU531
 1622 0082 F078     		ldrb	r0, [r6, #3]	@ zero_extendqisi2
1193:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 86


 1623              		.loc 1 1193 86 view .LVU532
 1624 0084 44EA0044 		orr	r4, r4, r0, lsl #16
1195:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
 1625              		.loc 1 1195 26 view .LVU533
 1626 0088 307B     		ldrb	r0, [r6, #12]	@ zero_extendqisi2
 1627 008a FFF7FEFF 		bl	RTC_ByteToBcd2
 1628              	.LVL117:
1194:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 1629              		.loc 1 1194 74 view .LVU534
 1630 008e 44EA0060 		orr	r0, r4, r0, lsl #24
1196:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
 1631              		.loc 1 1196 41 view .LVU535
 1632 0092 B468     		ldr	r4, [r6, #8]
1195:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
 1633              		.loc 1 1195 87 view .LVU536
 1634 0094 2043     		orrs	r0, r0, r4
1197:FWLIB/src/stm32f4xx_rtc.c ****   } 
 1635              		.loc 1 1197 41 view .LVU537
 1636 0096 7368     		ldr	r3, [r6, #4]
1191:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 1637              		.loc 1 1191 12 view .LVU538
 1638 0098 1843     		orrs	r0, r0, r3
 1639              	.LVL118:
1191:FWLIB/src/stm32f4xx_rtc.c ****               ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 1640              		.loc 1 1191 12 view .LVU539
 1641 009a CFE7     		b	.L105
 1642              	.L109:
1207:FWLIB/src/stm32f4xx_rtc.c ****   }
 1643              		.loc 1 1207 5 is_stmt 1 view .LVU540
1207:FWLIB/src/stm32f4xx_rtc.c ****   }
 1644              		.loc 1 1207 17 is_stmt 0 view .LVU541
 1645 009c D861     		str	r0, [r3, #28]
 1646 009e D7E7     		b	.L107
 1647              	.L111:
 1648              		.align	2
 1649              	.L110:
 1650 00a0 00280040 		.word	1073752064
 1651              		.cfi_endproc
 1652              	.LFE139:
 1654              		.section	.text.RTC_AlarmStructInit,"ax",%progbits
 1655              		.align	1
 1656              		.global	RTC_AlarmStructInit
 1657              		.syntax unified
 1658              		.thumb
 1659              		.thumb_func
 1660              		.fpu fpv4-sp-d16
 1662              	RTC_AlarmStructInit:
 1663              	.LVL119:
 1664              	.LFB140:
1227:FWLIB/src/stm32f4xx_rtc.c ****   /* Alarm Time Settings : Time = 00h:00mn:00sec */
 1665              		.loc 1 1227 1 is_stmt 1 view -0
 1666              		.cfi_startproc
 1667              		@ args = 0, pretend = 0, frame = 0
 1668              		@ frame_needed = 0, uses_anonymous_args = 0
 1669              		@ link register save eliminated.
1229:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = 0;
 1670              		.loc 1 1229 3 view .LVU543
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 87


1229:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = 0;
 1671              		.loc 1 1229 42 is_stmt 0 view .LVU544
 1672 0000 0023     		movs	r3, #0
 1673 0002 C370     		strb	r3, [r0, #3]
1230:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = 0;
 1674              		.loc 1 1230 3 is_stmt 1 view .LVU545
1230:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = 0;
 1675              		.loc 1 1230 44 is_stmt 0 view .LVU546
 1676 0004 0370     		strb	r3, [r0]
1231:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = 0;
 1677              		.loc 1 1231 3 is_stmt 1 view .LVU547
1231:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = 0;
 1678              		.loc 1 1231 46 is_stmt 0 view .LVU548
 1679 0006 4370     		strb	r3, [r0, #1]
1232:FWLIB/src/stm32f4xx_rtc.c **** 
 1680              		.loc 1 1232 3 is_stmt 1 view .LVU549
1232:FWLIB/src/stm32f4xx_rtc.c **** 
 1681              		.loc 1 1232 46 is_stmt 0 view .LVU550
 1682 0008 8370     		strb	r3, [r0, #2]
1235:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmDateWeekDay = 1;
 1683              		.loc 1 1235 3 is_stmt 1 view .LVU551
1235:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmDateWeekDay = 1;
 1684              		.loc 1 1235 44 is_stmt 0 view .LVU552
 1685 000a 8360     		str	r3, [r0, #8]
1236:FWLIB/src/stm32f4xx_rtc.c **** 
 1686              		.loc 1 1236 3 is_stmt 1 view .LVU553
1236:FWLIB/src/stm32f4xx_rtc.c **** 
 1687              		.loc 1 1236 41 is_stmt 0 view .LVU554
 1688 000c 0122     		movs	r2, #1
 1689 000e 0273     		strb	r2, [r0, #12]
1239:FWLIB/src/stm32f4xx_rtc.c **** }
 1690              		.loc 1 1239 3 is_stmt 1 view .LVU555
1239:FWLIB/src/stm32f4xx_rtc.c **** }
 1691              		.loc 1 1239 34 is_stmt 0 view .LVU556
 1692 0010 4360     		str	r3, [r0, #4]
1240:FWLIB/src/stm32f4xx_rtc.c **** 
 1693              		.loc 1 1240 1 view .LVU557
 1694 0012 7047     		bx	lr
 1695              		.cfi_endproc
 1696              	.LFE140:
 1698              		.section	.text.RTC_GetAlarm,"ax",%progbits
 1699              		.align	1
 1700              		.global	RTC_GetAlarm
 1701              		.syntax unified
 1702              		.thumb
 1703              		.thumb_func
 1704              		.fpu fpv4-sp-d16
 1706              	RTC_GetAlarm:
 1707              	.LVL120:
 1708              	.LFB141:
1257:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 1709              		.loc 1 1257 1 is_stmt 1 view -0
 1710              		.cfi_startproc
 1711              		@ args = 0, pretend = 0, frame = 0
 1712              		@ frame_needed = 0, uses_anonymous_args = 0
1257:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 1713              		.loc 1 1257 1 is_stmt 0 view .LVU559
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 88


 1714 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1715              	.LCFI17:
 1716              		.cfi_def_cfa_offset 24
 1717              		.cfi_offset 4, -24
 1718              		.cfi_offset 5, -20
 1719              		.cfi_offset 6, -16
 1720              		.cfi_offset 7, -12
 1721              		.cfi_offset 8, -8
 1722              		.cfi_offset 14, -4
 1723 0004 0546     		mov	r5, r0
 1724 0006 1446     		mov	r4, r2
1258:FWLIB/src/stm32f4xx_rtc.c **** 
 1725              		.loc 1 1258 3 is_stmt 1 view .LVU560
 1726              	.LVL121:
1261:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ALARM(RTC_Alarm)); 
 1727              		.loc 1 1261 3 view .LVU561
1262:FWLIB/src/stm32f4xx_rtc.c **** 
 1728              		.loc 1 1262 3 view .LVU562
1265:FWLIB/src/stm32f4xx_rtc.c ****   {
 1729              		.loc 1 1265 3 view .LVU563
1265:FWLIB/src/stm32f4xx_rtc.c ****   {
 1730              		.loc 1 1265 6 is_stmt 0 view .LVU564
 1731 0008 B1F5807F 		cmp	r1, #256
 1732 000c 2BD0     		beq	.L118
1271:FWLIB/src/stm32f4xx_rtc.c ****   }
 1733              		.loc 1 1271 5 is_stmt 1 view .LVU565
1271:FWLIB/src/stm32f4xx_rtc.c ****   }
 1734              		.loc 1 1271 12 is_stmt 0 view .LVU566
 1735 000e 174B     		ldr	r3, .L119
 1736 0010 1B6A     		ldr	r3, [r3, #32]
 1737              	.LVL122:
 1738              	.L115:
1275:FWLIB/src/stm32f4xx_rtc.c ****                                                      RTC_ALRMAR_HU)) >> 16);
 1739              		.loc 1 1275 3 is_stmt 1 view .LVU567
1275:FWLIB/src/stm32f4xx_rtc.c ****                                                      RTC_ALRMAR_HU)) >> 16);
 1740              		.loc 1 1275 46 is_stmt 0 view .LVU568
 1741 0012 C3F30742 		ubfx	r2, r3, #16, #8
 1742              	.LVL123:
1275:FWLIB/src/stm32f4xx_rtc.c ****                                                      RTC_ALRMAR_HU)) >> 16);
 1743              		.loc 1 1275 46 view .LVU569
 1744 0016 C3F30540 		ubfx	r0, r3, #16, #6
 1745              	.LVL124:
1275:FWLIB/src/stm32f4xx_rtc.c ****                                                      RTC_ALRMAR_HU)) >> 16);
 1746              		.loc 1 1275 44 view .LVU570
 1747 001a 2070     		strb	r0, [r4]
1277:FWLIB/src/stm32f4xx_rtc.c ****                                                      RTC_ALRMAR_MNU)) >> 8);
 1748              		.loc 1 1277 3 is_stmt 1 view .LVU571
1277:FWLIB/src/stm32f4xx_rtc.c ****                                                      RTC_ALRMAR_MNU)) >> 8);
 1749              		.loc 1 1277 48 is_stmt 0 view .LVU572
 1750 001c C3F30627 		ubfx	r7, r3, #8, #7
1277:FWLIB/src/stm32f4xx_rtc.c ****                                                      RTC_ALRMAR_MNU)) >> 8);
 1751              		.loc 1 1277 46 view .LVU573
 1752 0020 6770     		strb	r7, [r4, #1]
1279:FWLIB/src/stm32f4xx_rtc.c ****                                                      RTC_ALRMAR_SU));
 1753              		.loc 1 1279 3 is_stmt 1 view .LVU574
1279:FWLIB/src/stm32f4xx_rtc.c ****                                                      RTC_ALRMAR_SU));
 1754              		.loc 1 1279 48 is_stmt 0 view .LVU575
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 89


 1755 0022 03F07F06 		and	r6, r3, #127
1279:FWLIB/src/stm32f4xx_rtc.c ****                                                      RTC_ALRMAR_SU));
 1756              		.loc 1 1279 46 view .LVU576
 1757 0026 A670     		strb	r6, [r4, #2]
1281:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmDateWeekDay = (uint32_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> 
 1758              		.loc 1 1281 3 is_stmt 1 view .LVU577
1281:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmDateWeekDay = (uint32_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> 
 1759              		.loc 1 1281 44 is_stmt 0 view .LVU578
 1760 0028 02F04002 		and	r2, r2, #64
1281:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmDateWeekDay = (uint32_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> 
 1761              		.loc 1 1281 42 view .LVU579
 1762 002c E270     		strb	r2, [r4, #3]
1282:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 1763              		.loc 1 1282 3 is_stmt 1 view .LVU580
1282:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 1764              		.loc 1 1282 43 is_stmt 0 view .LVU581
 1765 002e C3F30568 		ubfx	r8, r3, #24, #6
1282:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 1766              		.loc 1 1282 41 view .LVU582
 1767 0032 84F80C80 		strb	r8, [r4, #12]
1283:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmMask = (uint32_t)(tmpreg & RTC_AlarmMask_All);
 1768              		.loc 1 1283 3 is_stmt 1 view .LVU583
1283:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmMask = (uint32_t)(tmpreg & RTC_AlarmMask_All);
 1769              		.loc 1 1283 46 is_stmt 0 view .LVU584
 1770 0036 03F08042 		and	r2, r3, #1073741824
1283:FWLIB/src/stm32f4xx_rtc.c ****   RTC_AlarmStruct->RTC_AlarmMask = (uint32_t)(tmpreg & RTC_AlarmMask_All);
 1771              		.loc 1 1283 44 view .LVU585
 1772 003a A260     		str	r2, [r4, #8]
1284:FWLIB/src/stm32f4xx_rtc.c **** 
 1773              		.loc 1 1284 3 is_stmt 1 view .LVU586
1284:FWLIB/src/stm32f4xx_rtc.c **** 
 1774              		.loc 1 1284 36 is_stmt 0 view .LVU587
 1775 003c 03F08033 		and	r3, r3, #-2139062144
 1776              	.LVL125:
1284:FWLIB/src/stm32f4xx_rtc.c **** 
 1777              		.loc 1 1284 34 view .LVU588
 1778 0040 6360     		str	r3, [r4, #4]
1286:FWLIB/src/stm32f4xx_rtc.c ****   {
 1779              		.loc 1 1286 3 is_stmt 1 view .LVU589
1286:FWLIB/src/stm32f4xx_rtc.c ****   {
 1780              		.loc 1 1286 6 is_stmt 0 view .LVU590
 1781 0042 75B9     		cbnz	r5, .L113
1288:FWLIB/src/stm32f4xx_rtc.c ****                                                         RTC_AlarmTime.RTC_Hours);
 1782              		.loc 1 1288 5 is_stmt 1 view .LVU591
1288:FWLIB/src/stm32f4xx_rtc.c ****                                                         RTC_AlarmTime.RTC_Hours);
 1783              		.loc 1 1288 48 is_stmt 0 view .LVU592
 1784 0044 FFF7FEFF 		bl	RTC_Bcd2ToByte
 1785              	.LVL126:
1288:FWLIB/src/stm32f4xx_rtc.c ****                                                         RTC_AlarmTime.RTC_Hours);
 1786              		.loc 1 1288 46 view .LVU593
 1787 0048 2070     		strb	r0, [r4]
1290:FWLIB/src/stm32f4xx_rtc.c ****                                                         RTC_AlarmTime.RTC_Minutes);
 1788              		.loc 1 1290 5 is_stmt 1 view .LVU594
1290:FWLIB/src/stm32f4xx_rtc.c ****                                                         RTC_AlarmTime.RTC_Minutes);
 1789              		.loc 1 1290 50 is_stmt 0 view .LVU595
 1790 004a 3846     		mov	r0, r7
 1791 004c FFF7FEFF 		bl	RTC_Bcd2ToByte
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 90


 1792              	.LVL127:
1290:FWLIB/src/stm32f4xx_rtc.c ****                                                         RTC_AlarmTime.RTC_Minutes);
 1793              		.loc 1 1290 48 view .LVU596
 1794 0050 6070     		strb	r0, [r4, #1]
1292:FWLIB/src/stm32f4xx_rtc.c ****                                                         RTC_AlarmTime.RTC_Seconds);
 1795              		.loc 1 1292 5 is_stmt 1 view .LVU597
1292:FWLIB/src/stm32f4xx_rtc.c ****                                                         RTC_AlarmTime.RTC_Seconds);
 1796              		.loc 1 1292 50 is_stmt 0 view .LVU598
 1797 0052 3046     		mov	r0, r6
 1798 0054 FFF7FEFF 		bl	RTC_Bcd2ToByte
 1799              	.LVL128:
1292:FWLIB/src/stm32f4xx_rtc.c ****                                                         RTC_AlarmTime.RTC_Seconds);
 1800              		.loc 1 1292 48 view .LVU599
 1801 0058 A070     		strb	r0, [r4, #2]
1294:FWLIB/src/stm32f4xx_rtc.c ****   }  
 1802              		.loc 1 1294 5 is_stmt 1 view .LVU600
1294:FWLIB/src/stm32f4xx_rtc.c ****   }  
 1803              		.loc 1 1294 45 is_stmt 0 view .LVU601
 1804 005a 4046     		mov	r0, r8
 1805 005c FFF7FEFF 		bl	RTC_Bcd2ToByte
 1806              	.LVL129:
1294:FWLIB/src/stm32f4xx_rtc.c ****   }  
 1807              		.loc 1 1294 43 view .LVU602
 1808 0060 2073     		strb	r0, [r4, #12]
 1809              	.L113:
1296:FWLIB/src/stm32f4xx_rtc.c **** 
 1810              		.loc 1 1296 1 view .LVU603
 1811 0062 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1812              	.LVL130:
 1813              	.L118:
1267:FWLIB/src/stm32f4xx_rtc.c ****   }
 1814              		.loc 1 1267 5 is_stmt 1 view .LVU604
1267:FWLIB/src/stm32f4xx_rtc.c ****   }
 1815              		.loc 1 1267 12 is_stmt 0 view .LVU605
 1816 0066 014B     		ldr	r3, .L119
 1817 0068 DB69     		ldr	r3, [r3, #28]
 1818              	.LVL131:
1267:FWLIB/src/stm32f4xx_rtc.c ****   }
 1819              		.loc 1 1267 12 view .LVU606
 1820 006a D2E7     		b	.L115
 1821              	.L120:
 1822              		.align	2
 1823              	.L119:
 1824 006c 00280040 		.word	1073752064
 1825              		.cfi_endproc
 1826              	.LFE141:
 1828              		.section	.text.RTC_AlarmCmd,"ax",%progbits
 1829              		.align	1
 1830              		.global	RTC_AlarmCmd
 1831              		.syntax unified
 1832              		.thumb
 1833              		.thumb_func
 1834              		.fpu fpv4-sp-d16
 1836              	RTC_AlarmCmd:
 1837              	.LVL132:
 1838              	.LFB142:
1311:FWLIB/src/stm32f4xx_rtc.c ****   __IO uint32_t alarmcounter = 0x00;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 91


 1839              		.loc 1 1311 1 is_stmt 1 view -0
 1840              		.cfi_startproc
 1841              		@ args = 0, pretend = 0, frame = 8
 1842              		@ frame_needed = 0, uses_anonymous_args = 0
 1843              		@ link register save eliminated.
1311:FWLIB/src/stm32f4xx_rtc.c ****   __IO uint32_t alarmcounter = 0x00;
 1844              		.loc 1 1311 1 is_stmt 0 view .LVU608
 1845 0000 82B0     		sub	sp, sp, #8
 1846              	.LCFI18:
 1847              		.cfi_def_cfa_offset 8
1312:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t alarmstatus = 0x00;
 1848              		.loc 1 1312 3 is_stmt 1 view .LVU609
1312:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t alarmstatus = 0x00;
 1849              		.loc 1 1312 17 is_stmt 0 view .LVU610
 1850 0002 0023     		movs	r3, #0
 1851 0004 0193     		str	r3, [sp, #4]
1313:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 1852              		.loc 1 1313 3 is_stmt 1 view .LVU611
 1853              	.LVL133:
1314:FWLIB/src/stm32f4xx_rtc.c ****     
 1854              		.loc 1 1314 3 view .LVU612
1317:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1855              		.loc 1 1317 3 view .LVU613
1318:FWLIB/src/stm32f4xx_rtc.c **** 
 1856              		.loc 1 1318 3 view .LVU614
1321:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 1857              		.loc 1 1321 3 view .LVU615
1321:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 1858              		.loc 1 1321 12 is_stmt 0 view .LVU616
 1859 0006 164B     		ldr	r3, .L128
 1860 0008 CA22     		movs	r2, #202
 1861 000a 5A62     		str	r2, [r3, #36]
1322:FWLIB/src/stm32f4xx_rtc.c **** 
 1862              		.loc 1 1322 3 is_stmt 1 view .LVU617
1322:FWLIB/src/stm32f4xx_rtc.c **** 
 1863              		.loc 1 1322 12 is_stmt 0 view .LVU618
 1864 000c 5322     		movs	r2, #83
 1865 000e 5A62     		str	r2, [r3, #36]
1325:FWLIB/src/stm32f4xx_rtc.c ****   {
 1866              		.loc 1 1325 3 is_stmt 1 view .LVU619
1325:FWLIB/src/stm32f4xx_rtc.c ****   {
 1867              		.loc 1 1325 6 is_stmt 0 view .LVU620
 1868 0010 49B1     		cbz	r1, .L122
1327:FWLIB/src/stm32f4xx_rtc.c **** 
 1869              		.loc 1 1327 5 is_stmt 1 view .LVU621
1327:FWLIB/src/stm32f4xx_rtc.c **** 
 1870              		.loc 1 1327 13 is_stmt 0 view .LVU622
 1871 0012 1A46     		mov	r2, r3
 1872 0014 9B68     		ldr	r3, [r3, #8]
 1873 0016 1843     		orrs	r0, r0, r3
 1874              	.LVL134:
1327:FWLIB/src/stm32f4xx_rtc.c **** 
 1875              		.loc 1 1327 13 view .LVU623
 1876 0018 9060     		str	r0, [r2, #8]
1329:FWLIB/src/stm32f4xx_rtc.c ****   }
 1877              		.loc 1 1329 5 is_stmt 1 view .LVU624
 1878              	.LVL135:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 92


1329:FWLIB/src/stm32f4xx_rtc.c ****   }
 1879              		.loc 1 1329 12 is_stmt 0 view .LVU625
 1880 001a 0120     		movs	r0, #1
 1881              	.LVL136:
 1882              	.L123:
1354:FWLIB/src/stm32f4xx_rtc.c ****   
 1883              		.loc 1 1354 3 is_stmt 1 view .LVU626
1354:FWLIB/src/stm32f4xx_rtc.c ****   
 1884              		.loc 1 1354 12 is_stmt 0 view .LVU627
 1885 001c 104B     		ldr	r3, .L128
 1886 001e FF22     		movs	r2, #255
 1887 0020 5A62     		str	r2, [r3, #36]
1356:FWLIB/src/stm32f4xx_rtc.c **** }
 1888              		.loc 1 1356 3 is_stmt 1 view .LVU628
1357:FWLIB/src/stm32f4xx_rtc.c **** 
 1889              		.loc 1 1357 1 is_stmt 0 view .LVU629
 1890 0022 02B0     		add	sp, sp, #8
 1891              	.LCFI19:
 1892              		.cfi_remember_state
 1893              		.cfi_def_cfa_offset 0
 1894              		@ sp needed
 1895 0024 7047     		bx	lr
 1896              	.LVL137:
 1897              	.L122:
 1898              	.LCFI20:
 1899              		.cfi_restore_state
1357:FWLIB/src/stm32f4xx_rtc.c **** 
 1900              		.loc 1 1357 1 view .LVU630
 1901 0026 8C46     		mov	ip, r1
1334:FWLIB/src/stm32f4xx_rtc.c ****    
 1902              		.loc 1 1334 5 is_stmt 1 view .LVU631
1334:FWLIB/src/stm32f4xx_rtc.c ****    
 1903              		.loc 1 1334 13 is_stmt 0 view .LVU632
 1904 0028 0D4A     		ldr	r2, .L128
 1905 002a 9368     		ldr	r3, [r2, #8]
 1906 002c 23EA0003 		bic	r3, r3, r0
 1907 0030 9360     		str	r3, [r2, #8]
 1908              	.LVL138:
 1909              	.L125:
1337:FWLIB/src/stm32f4xx_rtc.c ****     {
 1910              		.loc 1 1337 5 is_stmt 1 discriminator 2 view .LVU633
1339:FWLIB/src/stm32f4xx_rtc.c ****       alarmcounter++;  
 1911              		.loc 1 1339 7 discriminator 2 view .LVU634
1339:FWLIB/src/stm32f4xx_rtc.c ****       alarmcounter++;  
 1912              		.loc 1 1339 24 is_stmt 0 discriminator 2 view .LVU635
 1913 0032 0B4B     		ldr	r3, .L128
 1914 0034 DA68     		ldr	r2, [r3, #12]
1339:FWLIB/src/stm32f4xx_rtc.c ****       alarmcounter++;  
 1915              		.loc 1 1339 43 discriminator 2 view .LVU636
 1916 0036 010A     		lsrs	r1, r0, #8
1339:FWLIB/src/stm32f4xx_rtc.c ****       alarmcounter++;  
 1917              		.loc 1 1339 19 discriminator 2 view .LVU637
 1918 0038 02EA1022 		and	r2, r2, r0, lsr #8
 1919              	.LVL139:
1340:FWLIB/src/stm32f4xx_rtc.c ****     } while((alarmcounter != INITMODE_TIMEOUT) && (alarmstatus == 0x00));
 1920              		.loc 1 1340 7 is_stmt 1 discriminator 2 view .LVU638
1340:FWLIB/src/stm32f4xx_rtc.c ****     } while((alarmcounter != INITMODE_TIMEOUT) && (alarmstatus == 0x00));
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 93


 1921              		.loc 1 1340 19 is_stmt 0 discriminator 2 view .LVU639
 1922 003c 019B     		ldr	r3, [sp, #4]
 1923 003e 0133     		adds	r3, r3, #1
 1924 0040 0193     		str	r3, [sp, #4]
1341:FWLIB/src/stm32f4xx_rtc.c ****     
 1925              		.loc 1 1341 12 is_stmt 1 discriminator 2 view .LVU640
1341:FWLIB/src/stm32f4xx_rtc.c ****     
 1926              		.loc 1 1341 27 is_stmt 0 discriminator 2 view .LVU641
 1927 0042 019B     		ldr	r3, [sp, #4]
1341:FWLIB/src/stm32f4xx_rtc.c ****     
 1928              		.loc 1 1341 5 discriminator 2 view .LVU642
 1929 0044 B3F5803F 		cmp	r3, #65536
 1930 0048 01D0     		beq	.L124
1341:FWLIB/src/stm32f4xx_rtc.c ****     
 1931              		.loc 1 1341 48 discriminator 1 view .LVU643
 1932 004a 002A     		cmp	r2, #0
 1933 004c F1D0     		beq	.L125
 1934              	.L124:
1343:FWLIB/src/stm32f4xx_rtc.c ****     {
 1935              		.loc 1 1343 5 is_stmt 1 view .LVU644
1343:FWLIB/src/stm32f4xx_rtc.c ****     {
 1936              		.loc 1 1343 13 is_stmt 0 view .LVU645
 1937 004e 044B     		ldr	r3, .L128
 1938 0050 DB68     		ldr	r3, [r3, #12]
1343:FWLIB/src/stm32f4xx_rtc.c ****     {
 1939              		.loc 1 1343 8 view .LVU646
 1940 0052 1942     		tst	r1, r3
 1941 0054 01D1     		bne	.L126
1345:FWLIB/src/stm32f4xx_rtc.c ****     } 
 1942              		.loc 1 1345 14 view .LVU647
 1943 0056 6046     		mov	r0, ip
 1944              	.LVL140:
1345:FWLIB/src/stm32f4xx_rtc.c ****     } 
 1945              		.loc 1 1345 14 view .LVU648
 1946 0058 E0E7     		b	.L123
 1947              	.LVL141:
 1948              	.L126:
1349:FWLIB/src/stm32f4xx_rtc.c ****     }        
 1949              		.loc 1 1349 14 view .LVU649
 1950 005a 0120     		movs	r0, #1
 1951              	.LVL142:
1349:FWLIB/src/stm32f4xx_rtc.c ****     }        
 1952              		.loc 1 1349 14 view .LVU650
 1953 005c DEE7     		b	.L123
 1954              	.L129:
 1955 005e 00BF     		.align	2
 1956              	.L128:
 1957 0060 00280040 		.word	1073752064
 1958              		.cfi_endproc
 1959              	.LFE142:
 1961              		.section	.text.RTC_AlarmSubSecondConfig,"ax",%progbits
 1962              		.align	1
 1963              		.global	RTC_AlarmSubSecondConfig
 1964              		.syntax unified
 1965              		.thumb
 1966              		.thumb_func
 1967              		.fpu fpv4-sp-d16
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 94


 1969              	RTC_AlarmSubSecondConfig:
 1970              	.LVL143:
 1971              	.LFB143:
1405:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 1972              		.loc 1 1405 1 is_stmt 1 view -0
 1973              		.cfi_startproc
 1974              		@ args = 0, pretend = 0, frame = 0
 1975              		@ frame_needed = 0, uses_anonymous_args = 0
 1976              		@ link register save eliminated.
1405:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 1977              		.loc 1 1405 1 is_stmt 0 view .LVU652
 1978 0000 10B4     		push	{r4}
 1979              	.LCFI21:
 1980              		.cfi_def_cfa_offset 4
 1981              		.cfi_offset 4, -4
1406:FWLIB/src/stm32f4xx_rtc.c **** 
 1982              		.loc 1 1406 3 is_stmt 1 view .LVU653
 1983              	.LVL144:
1409:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(RTC_AlarmSubSecondValue));
 1984              		.loc 1 1409 3 view .LVU654
1410:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(RTC_AlarmSubSecondMask));
 1985              		.loc 1 1410 3 view .LVU655
1411:FWLIB/src/stm32f4xx_rtc.c ****   
 1986              		.loc 1 1411 3 view .LVU656
1414:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 1987              		.loc 1 1414 3 view .LVU657
1414:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 1988              		.loc 1 1414 12 is_stmt 0 view .LVU658
 1989 0002 094B     		ldr	r3, .L135
 1990 0004 CA24     		movs	r4, #202
 1991 0006 5C62     		str	r4, [r3, #36]
1415:FWLIB/src/stm32f4xx_rtc.c ****   
 1992              		.loc 1 1415 3 is_stmt 1 view .LVU659
1415:FWLIB/src/stm32f4xx_rtc.c ****   
 1993              		.loc 1 1415 12 is_stmt 0 view .LVU660
 1994 0008 5324     		movs	r4, #83
 1995 000a 5C62     		str	r4, [r3, #36]
1418:FWLIB/src/stm32f4xx_rtc.c ****   
 1996              		.loc 1 1418 3 is_stmt 1 view .LVU661
1418:FWLIB/src/stm32f4xx_rtc.c ****   
 1997              		.loc 1 1418 10 is_stmt 0 view .LVU662
 1998 000c 1143     		orrs	r1, r1, r2
 1999              	.LVL145:
1420:FWLIB/src/stm32f4xx_rtc.c ****   {
 2000              		.loc 1 1420 3 is_stmt 1 view .LVU663
1420:FWLIB/src/stm32f4xx_rtc.c ****   {
 2001              		.loc 1 1420 6 is_stmt 0 view .LVU664
 2002 000e B0F5807F 		cmp	r0, #256
 2003 0012 07D0     		beq	.L134
1428:FWLIB/src/stm32f4xx_rtc.c ****   }
 2004              		.loc 1 1428 5 is_stmt 1 view .LVU665
1428:FWLIB/src/stm32f4xx_rtc.c ****   }
 2005              		.loc 1 1428 19 is_stmt 0 view .LVU666
 2006 0014 044B     		ldr	r3, .L135
 2007 0016 9964     		str	r1, [r3, #72]
 2008              	.L132:
1432:FWLIB/src/stm32f4xx_rtc.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 95


 2009              		.loc 1 1432 3 is_stmt 1 view .LVU667
1432:FWLIB/src/stm32f4xx_rtc.c **** 
 2010              		.loc 1 1432 12 is_stmt 0 view .LVU668
 2011 0018 034B     		ldr	r3, .L135
 2012 001a FF22     		movs	r2, #255
 2013              	.LVL146:
1432:FWLIB/src/stm32f4xx_rtc.c **** 
 2014              		.loc 1 1432 12 view .LVU669
 2015 001c 5A62     		str	r2, [r3, #36]
1434:FWLIB/src/stm32f4xx_rtc.c **** 
 2016              		.loc 1 1434 1 view .LVU670
 2017 001e 5DF8044B 		ldr	r4, [sp], #4
 2018              	.LCFI22:
 2019              		.cfi_remember_state
 2020              		.cfi_restore 4
 2021              		.cfi_def_cfa_offset 0
 2022 0022 7047     		bx	lr
 2023              	.LVL147:
 2024              	.L134:
 2025              	.LCFI23:
 2026              		.cfi_restore_state
1423:FWLIB/src/stm32f4xx_rtc.c ****   }
 2027              		.loc 1 1423 5 is_stmt 1 view .LVU671
1423:FWLIB/src/stm32f4xx_rtc.c ****   }
 2028              		.loc 1 1423 19 is_stmt 0 view .LVU672
 2029 0024 5964     		str	r1, [r3, #68]
 2030 0026 F7E7     		b	.L132
 2031              	.L136:
 2032              		.align	2
 2033              	.L135:
 2034 0028 00280040 		.word	1073752064
 2035              		.cfi_endproc
 2036              	.LFE143:
 2038              		.section	.text.RTC_GetAlarmSubSecond,"ax",%progbits
 2039              		.align	1
 2040              		.global	RTC_GetAlarmSubSecond
 2041              		.syntax unified
 2042              		.thumb
 2043              		.thumb_func
 2044              		.fpu fpv4-sp-d16
 2046              	RTC_GetAlarmSubSecond:
 2047              	.LVL148:
 2048              	.LFB144:
1446:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 2049              		.loc 1 1446 1 is_stmt 1 view -0
 2050              		.cfi_startproc
 2051              		@ args = 0, pretend = 0, frame = 0
 2052              		@ frame_needed = 0, uses_anonymous_args = 0
 2053              		@ link register save eliminated.
1447:FWLIB/src/stm32f4xx_rtc.c ****   
 2054              		.loc 1 1447 3 view .LVU674
1450:FWLIB/src/stm32f4xx_rtc.c ****   {
 2055              		.loc 1 1450 3 view .LVU675
1450:FWLIB/src/stm32f4xx_rtc.c ****   {
 2056              		.loc 1 1450 6 is_stmt 0 view .LVU676
 2057 0000 B0F5807F 		cmp	r0, #256
 2058 0004 04D0     		beq	.L140
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 96


1456:FWLIB/src/stm32f4xx_rtc.c ****   } 
 2059              		.loc 1 1456 5 is_stmt 1 view .LVU677
1456:FWLIB/src/stm32f4xx_rtc.c ****   } 
 2060              		.loc 1 1456 29 is_stmt 0 view .LVU678
 2061 0006 054B     		ldr	r3, .L141
 2062 0008 986C     		ldr	r0, [r3, #72]
 2063              	.LVL149:
1456:FWLIB/src/stm32f4xx_rtc.c ****   } 
 2064              		.loc 1 1456 12 view .LVU679
 2065 000a C0F30E00 		ubfx	r0, r0, #0, #15
 2066              	.LVL150:
1459:FWLIB/src/stm32f4xx_rtc.c **** }
 2067              		.loc 1 1459 3 is_stmt 1 view .LVU680
1460:FWLIB/src/stm32f4xx_rtc.c **** 
 2068              		.loc 1 1460 1 is_stmt 0 view .LVU681
 2069 000e 7047     		bx	lr
 2070              	.LVL151:
 2071              	.L140:
1452:FWLIB/src/stm32f4xx_rtc.c ****   }
 2072              		.loc 1 1452 5 is_stmt 1 view .LVU682
1452:FWLIB/src/stm32f4xx_rtc.c ****   }
 2073              		.loc 1 1452 29 is_stmt 0 view .LVU683
 2074 0010 024B     		ldr	r3, .L141
 2075 0012 586C     		ldr	r0, [r3, #68]
 2076              	.LVL152:
1452:FWLIB/src/stm32f4xx_rtc.c ****   }
 2077              		.loc 1 1452 12 view .LVU684
 2078 0014 C0F30E00 		ubfx	r0, r0, #0, #15
 2079              	.LVL153:
1452:FWLIB/src/stm32f4xx_rtc.c ****   }
 2080              		.loc 1 1452 12 view .LVU685
 2081 0018 7047     		bx	lr
 2082              	.L142:
 2083 001a 00BF     		.align	2
 2084              	.L141:
 2085 001c 00280040 		.word	1073752064
 2086              		.cfi_endproc
 2087              	.LFE144:
 2089              		.section	.text.RTC_WakeUpClockConfig,"ax",%progbits
 2090              		.align	1
 2091              		.global	RTC_WakeUpClockConfig
 2092              		.syntax unified
 2093              		.thumb
 2094              		.thumb_func
 2095              		.fpu fpv4-sp-d16
 2097              	RTC_WakeUpClockConfig:
 2098              	.LVL154:
 2099              	.LFB145:
1495:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 2100              		.loc 1 1495 1 is_stmt 1 view -0
 2101              		.cfi_startproc
 2102              		@ args = 0, pretend = 0, frame = 0
 2103              		@ frame_needed = 0, uses_anonymous_args = 0
 2104              		@ link register save eliminated.
1497:FWLIB/src/stm32f4xx_rtc.c **** 
 2105              		.loc 1 1497 3 view .LVU687
1500:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 97


 2106              		.loc 1 1500 3 view .LVU688
1500:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2107              		.loc 1 1500 12 is_stmt 0 view .LVU689
 2108 0000 074B     		ldr	r3, .L144
 2109 0002 CA22     		movs	r2, #202
 2110 0004 5A62     		str	r2, [r3, #36]
1501:FWLIB/src/stm32f4xx_rtc.c **** 
 2111              		.loc 1 1501 3 is_stmt 1 view .LVU690
1501:FWLIB/src/stm32f4xx_rtc.c **** 
 2112              		.loc 1 1501 12 is_stmt 0 view .LVU691
 2113 0006 5322     		movs	r2, #83
 2114 0008 5A62     		str	r2, [r3, #36]
1504:FWLIB/src/stm32f4xx_rtc.c **** 
 2115              		.loc 1 1504 3 is_stmt 1 view .LVU692
1504:FWLIB/src/stm32f4xx_rtc.c **** 
 2116              		.loc 1 1504 11 is_stmt 0 view .LVU693
 2117 000a 9968     		ldr	r1, [r3, #8]
 2118 000c 21F00701 		bic	r1, r1, #7
 2119 0010 9960     		str	r1, [r3, #8]
1507:FWLIB/src/stm32f4xx_rtc.c ****   
 2120              		.loc 1 1507 3 is_stmt 1 view .LVU694
1507:FWLIB/src/stm32f4xx_rtc.c ****   
 2121              		.loc 1 1507 11 is_stmt 0 view .LVU695
 2122 0012 9A68     		ldr	r2, [r3, #8]
 2123 0014 0243     		orrs	r2, r2, r0
 2124 0016 9A60     		str	r2, [r3, #8]
1510:FWLIB/src/stm32f4xx_rtc.c **** }
 2125              		.loc 1 1510 3 is_stmt 1 view .LVU696
1510:FWLIB/src/stm32f4xx_rtc.c **** }
 2126              		.loc 1 1510 12 is_stmt 0 view .LVU697
 2127 0018 FF22     		movs	r2, #255
 2128 001a 5A62     		str	r2, [r3, #36]
1511:FWLIB/src/stm32f4xx_rtc.c **** 
 2129              		.loc 1 1511 1 view .LVU698
 2130 001c 7047     		bx	lr
 2131              	.L145:
 2132 001e 00BF     		.align	2
 2133              	.L144:
 2134 0020 00280040 		.word	1073752064
 2135              		.cfi_endproc
 2136              	.LFE145:
 2138              		.section	.text.RTC_SetWakeUpCounter,"ax",%progbits
 2139              		.align	1
 2140              		.global	RTC_SetWakeUpCounter
 2141              		.syntax unified
 2142              		.thumb
 2143              		.thumb_func
 2144              		.fpu fpv4-sp-d16
 2146              	RTC_SetWakeUpCounter:
 2147              	.LVL155:
 2148              	.LFB146:
1522:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 2149              		.loc 1 1522 1 is_stmt 1 view -0
 2150              		.cfi_startproc
 2151              		@ args = 0, pretend = 0, frame = 0
 2152              		@ frame_needed = 0, uses_anonymous_args = 0
 2153              		@ link register save eliminated.
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 98


1524:FWLIB/src/stm32f4xx_rtc.c ****   
 2154              		.loc 1 1524 3 view .LVU700
1527:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2155              		.loc 1 1527 3 view .LVU701
1527:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2156              		.loc 1 1527 12 is_stmt 0 view .LVU702
 2157 0000 044B     		ldr	r3, .L147
 2158 0002 CA22     		movs	r2, #202
 2159 0004 5A62     		str	r2, [r3, #36]
1528:FWLIB/src/stm32f4xx_rtc.c ****   
 2160              		.loc 1 1528 3 is_stmt 1 view .LVU703
1528:FWLIB/src/stm32f4xx_rtc.c ****   
 2161              		.loc 1 1528 12 is_stmt 0 view .LVU704
 2162 0006 5322     		movs	r2, #83
 2163 0008 5A62     		str	r2, [r3, #36]
1531:FWLIB/src/stm32f4xx_rtc.c ****   
 2164              		.loc 1 1531 3 is_stmt 1 view .LVU705
1531:FWLIB/src/stm32f4xx_rtc.c ****   
 2165              		.loc 1 1531 13 is_stmt 0 view .LVU706
 2166 000a 5861     		str	r0, [r3, #20]
1534:FWLIB/src/stm32f4xx_rtc.c **** }
 2167              		.loc 1 1534 3 is_stmt 1 view .LVU707
1534:FWLIB/src/stm32f4xx_rtc.c **** }
 2168              		.loc 1 1534 12 is_stmt 0 view .LVU708
 2169 000c FF22     		movs	r2, #255
 2170 000e 5A62     		str	r2, [r3, #36]
1535:FWLIB/src/stm32f4xx_rtc.c **** 
 2171              		.loc 1 1535 1 view .LVU709
 2172 0010 7047     		bx	lr
 2173              	.L148:
 2174 0012 00BF     		.align	2
 2175              	.L147:
 2176 0014 00280040 		.word	1073752064
 2177              		.cfi_endproc
 2178              	.LFE146:
 2180              		.section	.text.RTC_GetWakeUpCounter,"ax",%progbits
 2181              		.align	1
 2182              		.global	RTC_GetWakeUpCounter
 2183              		.syntax unified
 2184              		.thumb
 2185              		.thumb_func
 2186              		.fpu fpv4-sp-d16
 2188              	RTC_GetWakeUpCounter:
 2189              	.LFB147:
1543:FWLIB/src/stm32f4xx_rtc.c ****   /* Get the counter value */
 2190              		.loc 1 1543 1 is_stmt 1 view -0
 2191              		.cfi_startproc
 2192              		@ args = 0, pretend = 0, frame = 0
 2193              		@ frame_needed = 0, uses_anonymous_args = 0
 2194              		@ link register save eliminated.
1545:FWLIB/src/stm32f4xx_rtc.c **** }
 2195              		.loc 1 1545 3 view .LVU711
1545:FWLIB/src/stm32f4xx_rtc.c **** }
 2196              		.loc 1 1545 25 is_stmt 0 view .LVU712
 2197 0000 014B     		ldr	r3, .L150
 2198 0002 5869     		ldr	r0, [r3, #20]
1546:FWLIB/src/stm32f4xx_rtc.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 99


 2199              		.loc 1 1546 1 view .LVU713
 2200 0004 80B2     		uxth	r0, r0
 2201 0006 7047     		bx	lr
 2202              	.L151:
 2203              		.align	2
 2204              	.L150:
 2205 0008 00280040 		.word	1073752064
 2206              		.cfi_endproc
 2207              	.LFE147:
 2209              		.section	.text.RTC_WakeUpCmd,"ax",%progbits
 2210              		.align	1
 2211              		.global	RTC_WakeUpCmd
 2212              		.syntax unified
 2213              		.thumb
 2214              		.thumb_func
 2215              		.fpu fpv4-sp-d16
 2217              	RTC_WakeUpCmd:
 2218              	.LVL156:
 2219              	.LFB148:
1555:FWLIB/src/stm32f4xx_rtc.c ****   __IO uint32_t wutcounter = 0x00;
 2220              		.loc 1 1555 1 is_stmt 1 view -0
 2221              		.cfi_startproc
 2222              		@ args = 0, pretend = 0, frame = 8
 2223              		@ frame_needed = 0, uses_anonymous_args = 0
 2224              		@ link register save eliminated.
1555:FWLIB/src/stm32f4xx_rtc.c ****   __IO uint32_t wutcounter = 0x00;
 2225              		.loc 1 1555 1 is_stmt 0 view .LVU715
 2226 0000 82B0     		sub	sp, sp, #8
 2227              	.LCFI24:
 2228              		.cfi_def_cfa_offset 8
1556:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t wutwfstatus = 0x00;
 2229              		.loc 1 1556 3 is_stmt 1 view .LVU716
1556:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t wutwfstatus = 0x00;
 2230              		.loc 1 1556 17 is_stmt 0 view .LVU717
 2231 0002 0023     		movs	r3, #0
 2232 0004 0193     		str	r3, [sp, #4]
1557:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 2233              		.loc 1 1557 3 is_stmt 1 view .LVU718
 2234              	.LVL157:
1558:FWLIB/src/stm32f4xx_rtc.c ****   
 2235              		.loc 1 1558 3 view .LVU719
1561:FWLIB/src/stm32f4xx_rtc.c **** 
 2236              		.loc 1 1561 3 view .LVU720
1564:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2237              		.loc 1 1564 3 view .LVU721
1564:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2238              		.loc 1 1564 12 is_stmt 0 view .LVU722
 2239 0006 164B     		ldr	r3, .L159
 2240 0008 CA22     		movs	r2, #202
 2241 000a 5A62     		str	r2, [r3, #36]
1565:FWLIB/src/stm32f4xx_rtc.c **** 
 2242              		.loc 1 1565 3 is_stmt 1 view .LVU723
1565:FWLIB/src/stm32f4xx_rtc.c **** 
 2243              		.loc 1 1565 12 is_stmt 0 view .LVU724
 2244 000c 5322     		movs	r2, #83
 2245 000e 5A62     		str	r2, [r3, #36]
1567:FWLIB/src/stm32f4xx_rtc.c ****   {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 100


 2246              		.loc 1 1567 3 is_stmt 1 view .LVU725
1567:FWLIB/src/stm32f4xx_rtc.c ****   {
 2247              		.loc 1 1567 6 is_stmt 0 view .LVU726
 2248 0010 50B1     		cbz	r0, .L153
1570:FWLIB/src/stm32f4xx_rtc.c ****     status = SUCCESS;    
 2249              		.loc 1 1570 5 is_stmt 1 view .LVU727
1570:FWLIB/src/stm32f4xx_rtc.c ****     status = SUCCESS;    
 2250              		.loc 1 1570 13 is_stmt 0 view .LVU728
 2251 0012 1A46     		mov	r2, r3
 2252 0014 9B68     		ldr	r3, [r3, #8]
 2253 0016 43F48063 		orr	r3, r3, #1024
 2254 001a 9360     		str	r3, [r2, #8]
1571:FWLIB/src/stm32f4xx_rtc.c ****   }
 2255              		.loc 1 1571 5 is_stmt 1 view .LVU729
 2256              	.LVL158:
1571:FWLIB/src/stm32f4xx_rtc.c ****   }
 2257              		.loc 1 1571 12 is_stmt 0 view .LVU730
 2258 001c 0120     		movs	r0, #1
 2259              	.LVL159:
 2260              	.L154:
1595:FWLIB/src/stm32f4xx_rtc.c ****   
 2261              		.loc 1 1595 3 is_stmt 1 view .LVU731
1595:FWLIB/src/stm32f4xx_rtc.c ****   
 2262              		.loc 1 1595 12 is_stmt 0 view .LVU732
 2263 001e 104B     		ldr	r3, .L159
 2264 0020 FF22     		movs	r2, #255
 2265 0022 5A62     		str	r2, [r3, #36]
1597:FWLIB/src/stm32f4xx_rtc.c **** }
 2266              		.loc 1 1597 3 is_stmt 1 view .LVU733
1598:FWLIB/src/stm32f4xx_rtc.c **** 
 2267              		.loc 1 1598 1 is_stmt 0 view .LVU734
 2268 0024 02B0     		add	sp, sp, #8
 2269              	.LCFI25:
 2270              		.cfi_remember_state
 2271              		.cfi_def_cfa_offset 0
 2272              		@ sp needed
 2273 0026 7047     		bx	lr
 2274              	.LVL160:
 2275              	.L153:
 2276              	.LCFI26:
 2277              		.cfi_restore_state
1598:FWLIB/src/stm32f4xx_rtc.c **** 
 2278              		.loc 1 1598 1 view .LVU735
 2279 0028 0146     		mov	r1, r0
1576:FWLIB/src/stm32f4xx_rtc.c ****     /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
 2280              		.loc 1 1576 5 is_stmt 1 view .LVU736
1576:FWLIB/src/stm32f4xx_rtc.c ****     /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
 2281              		.loc 1 1576 13 is_stmt 0 view .LVU737
 2282 002a 0D4A     		ldr	r2, .L159
 2283 002c 9368     		ldr	r3, [r2, #8]
 2284 002e 23F48063 		bic	r3, r3, #1024
 2285 0032 9360     		str	r3, [r2, #8]
 2286              	.LVL161:
 2287              	.L156:
1578:FWLIB/src/stm32f4xx_rtc.c ****     {
 2288              		.loc 1 1578 5 is_stmt 1 discriminator 2 view .LVU738
1580:FWLIB/src/stm32f4xx_rtc.c ****       wutcounter++;  
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 101


 2289              		.loc 1 1580 7 discriminator 2 view .LVU739
1580:FWLIB/src/stm32f4xx_rtc.c ****       wutcounter++;  
 2290              		.loc 1 1580 24 is_stmt 0 discriminator 2 view .LVU740
 2291 0034 0A4B     		ldr	r3, .L159
 2292 0036 DA68     		ldr	r2, [r3, #12]
1580:FWLIB/src/stm32f4xx_rtc.c ****       wutcounter++;  
 2293              		.loc 1 1580 19 discriminator 2 view .LVU741
 2294 0038 02F00402 		and	r2, r2, #4
 2295              	.LVL162:
1581:FWLIB/src/stm32f4xx_rtc.c ****     } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 2296              		.loc 1 1581 7 is_stmt 1 discriminator 2 view .LVU742
1581:FWLIB/src/stm32f4xx_rtc.c ****     } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 2297              		.loc 1 1581 17 is_stmt 0 discriminator 2 view .LVU743
 2298 003c 019B     		ldr	r3, [sp, #4]
 2299 003e 0133     		adds	r3, r3, #1
 2300 0040 0193     		str	r3, [sp, #4]
1582:FWLIB/src/stm32f4xx_rtc.c ****     
 2301              		.loc 1 1582 12 is_stmt 1 discriminator 2 view .LVU744
1582:FWLIB/src/stm32f4xx_rtc.c ****     
 2302              		.loc 1 1582 25 is_stmt 0 discriminator 2 view .LVU745
 2303 0042 019B     		ldr	r3, [sp, #4]
1582:FWLIB/src/stm32f4xx_rtc.c ****     
 2304              		.loc 1 1582 5 discriminator 2 view .LVU746
 2305 0044 B3F5803F 		cmp	r3, #65536
 2306 0048 01D0     		beq	.L155
1582:FWLIB/src/stm32f4xx_rtc.c ****     
 2307              		.loc 1 1582 46 discriminator 1 view .LVU747
 2308 004a 002A     		cmp	r2, #0
 2309 004c F2D0     		beq	.L156
 2310              	.L155:
1584:FWLIB/src/stm32f4xx_rtc.c ****     {
 2311              		.loc 1 1584 5 is_stmt 1 view .LVU748
1584:FWLIB/src/stm32f4xx_rtc.c ****     {
 2312              		.loc 1 1584 13 is_stmt 0 view .LVU749
 2313 004e 044B     		ldr	r3, .L159
 2314 0050 DB68     		ldr	r3, [r3, #12]
1584:FWLIB/src/stm32f4xx_rtc.c ****     {
 2315              		.loc 1 1584 8 view .LVU750
 2316 0052 13F0040F 		tst	r3, #4
 2317 0056 01D1     		bne	.L157
1586:FWLIB/src/stm32f4xx_rtc.c ****     }
 2318              		.loc 1 1586 14 view .LVU751
 2319 0058 0846     		mov	r0, r1
 2320              	.LVL163:
1586:FWLIB/src/stm32f4xx_rtc.c ****     }
 2321              		.loc 1 1586 14 view .LVU752
 2322 005a E0E7     		b	.L154
 2323              	.LVL164:
 2324              	.L157:
1590:FWLIB/src/stm32f4xx_rtc.c ****     }    
 2325              		.loc 1 1590 14 view .LVU753
 2326 005c 0120     		movs	r0, #1
 2327              	.LVL165:
1590:FWLIB/src/stm32f4xx_rtc.c ****     }    
 2328              		.loc 1 1590 14 view .LVU754
 2329 005e DEE7     		b	.L154
 2330              	.L160:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 102


 2331              		.align	2
 2332              	.L159:
 2333 0060 00280040 		.word	1073752064
 2334              		.cfi_endproc
 2335              	.LFE148:
 2337              		.section	.text.RTC_DayLightSavingConfig,"ax",%progbits
 2338              		.align	1
 2339              		.global	RTC_DayLightSavingConfig
 2340              		.syntax unified
 2341              		.thumb
 2342              		.thumb_func
 2343              		.fpu fpv4-sp-d16
 2345              	RTC_DayLightSavingConfig:
 2346              	.LVL166:
 2347              	.LFB149:
1632:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 2348              		.loc 1 1632 1 is_stmt 1 view -0
 2349              		.cfi_startproc
 2350              		@ args = 0, pretend = 0, frame = 0
 2351              		@ frame_needed = 0, uses_anonymous_args = 0
 2352              		@ link register save eliminated.
1632:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 2353              		.loc 1 1632 1 is_stmt 0 view .LVU756
 2354 0000 10B4     		push	{r4}
 2355              	.LCFI27:
 2356              		.cfi_def_cfa_offset 4
 2357              		.cfi_offset 4, -4
1634:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_STORE_OPERATION(RTC_StoreOperation));
 2358              		.loc 1 1634 3 is_stmt 1 view .LVU757
1635:FWLIB/src/stm32f4xx_rtc.c **** 
 2359              		.loc 1 1635 3 view .LVU758
1638:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2360              		.loc 1 1638 3 view .LVU759
1638:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2361              		.loc 1 1638 12 is_stmt 0 view .LVU760
 2362 0002 094B     		ldr	r3, .L163
 2363 0004 CA22     		movs	r2, #202
 2364 0006 5A62     		str	r2, [r3, #36]
1639:FWLIB/src/stm32f4xx_rtc.c **** 
 2365              		.loc 1 1639 3 is_stmt 1 view .LVU761
1639:FWLIB/src/stm32f4xx_rtc.c **** 
 2366              		.loc 1 1639 12 is_stmt 0 view .LVU762
 2367 0008 5322     		movs	r2, #83
 2368 000a 5A62     		str	r2, [r3, #36]
1642:FWLIB/src/stm32f4xx_rtc.c **** 
 2369              		.loc 1 1642 3 is_stmt 1 view .LVU763
1642:FWLIB/src/stm32f4xx_rtc.c **** 
 2370              		.loc 1 1642 11 is_stmt 0 view .LVU764
 2371 000c 9C68     		ldr	r4, [r3, #8]
 2372 000e 24F48024 		bic	r4, r4, #262144
 2373 0012 9C60     		str	r4, [r3, #8]
1645:FWLIB/src/stm32f4xx_rtc.c **** 
 2374              		.loc 1 1645 3 is_stmt 1 view .LVU765
1645:FWLIB/src/stm32f4xx_rtc.c **** 
 2375              		.loc 1 1645 11 is_stmt 0 view .LVU766
 2376 0014 9A68     		ldr	r2, [r3, #8]
1645:FWLIB/src/stm32f4xx_rtc.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 103


 2377              		.loc 1 1645 44 view .LVU767
 2378 0016 0843     		orrs	r0, r0, r1
 2379              	.LVL167:
1645:FWLIB/src/stm32f4xx_rtc.c **** 
 2380              		.loc 1 1645 11 view .LVU768
 2381 0018 0243     		orrs	r2, r2, r0
 2382 001a 9A60     		str	r2, [r3, #8]
1648:FWLIB/src/stm32f4xx_rtc.c **** }
 2383              		.loc 1 1648 3 is_stmt 1 view .LVU769
1648:FWLIB/src/stm32f4xx_rtc.c **** }
 2384              		.loc 1 1648 12 is_stmt 0 view .LVU770
 2385 001c FF22     		movs	r2, #255
 2386 001e 5A62     		str	r2, [r3, #36]
1649:FWLIB/src/stm32f4xx_rtc.c **** 
 2387              		.loc 1 1649 1 view .LVU771
 2388 0020 5DF8044B 		ldr	r4, [sp], #4
 2389              	.LCFI28:
 2390              		.cfi_restore 4
 2391              		.cfi_def_cfa_offset 0
 2392 0024 7047     		bx	lr
 2393              	.L164:
 2394 0026 00BF     		.align	2
 2395              	.L163:
 2396 0028 00280040 		.word	1073752064
 2397              		.cfi_endproc
 2398              	.LFE149:
 2400              		.section	.text.RTC_GetStoreOperation,"ax",%progbits
 2401              		.align	1
 2402              		.global	RTC_GetStoreOperation
 2403              		.syntax unified
 2404              		.thumb
 2405              		.thumb_func
 2406              		.fpu fpv4-sp-d16
 2408              	RTC_GetStoreOperation:
 2409              	.LFB150:
1659:FWLIB/src/stm32f4xx_rtc.c ****   return (RTC->CR & RTC_CR_BCK);
 2410              		.loc 1 1659 1 is_stmt 1 view -0
 2411              		.cfi_startproc
 2412              		@ args = 0, pretend = 0, frame = 0
 2413              		@ frame_needed = 0, uses_anonymous_args = 0
 2414              		@ link register save eliminated.
1660:FWLIB/src/stm32f4xx_rtc.c **** }
 2415              		.loc 1 1660 3 view .LVU773
1660:FWLIB/src/stm32f4xx_rtc.c **** }
 2416              		.loc 1 1660 14 is_stmt 0 view .LVU774
 2417 0000 024B     		ldr	r3, .L166
 2418 0002 9868     		ldr	r0, [r3, #8]
1661:FWLIB/src/stm32f4xx_rtc.c **** 
 2419              		.loc 1 1661 1 view .LVU775
 2420 0004 00F48020 		and	r0, r0, #262144
 2421 0008 7047     		bx	lr
 2422              	.L167:
 2423 000a 00BF     		.align	2
 2424              	.L166:
 2425 000c 00280040 		.word	1073752064
 2426              		.cfi_endproc
 2427              	.LFE150:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 104


 2429              		.section	.text.RTC_OutputConfig,"ax",%progbits
 2430              		.align	1
 2431              		.global	RTC_OutputConfig
 2432              		.syntax unified
 2433              		.thumb
 2434              		.thumb_func
 2435              		.fpu fpv4-sp-d16
 2437              	RTC_OutputConfig:
 2438              	.LVL168:
 2439              	.LFB151:
1698:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 2440              		.loc 1 1698 1 is_stmt 1 view -0
 2441              		.cfi_startproc
 2442              		@ args = 0, pretend = 0, frame = 0
 2443              		@ frame_needed = 0, uses_anonymous_args = 0
 2444              		@ link register save eliminated.
1698:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 2445              		.loc 1 1698 1 is_stmt 0 view .LVU777
 2446 0000 10B4     		push	{r4}
 2447              	.LCFI29:
 2448              		.cfi_def_cfa_offset 4
 2449              		.cfi_offset 4, -4
1700:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_OUTPUT_POL(RTC_OutputPolarity));
 2450              		.loc 1 1700 3 is_stmt 1 view .LVU778
1701:FWLIB/src/stm32f4xx_rtc.c **** 
 2451              		.loc 1 1701 3 view .LVU779
1704:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2452              		.loc 1 1704 3 view .LVU780
1704:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2453              		.loc 1 1704 12 is_stmt 0 view .LVU781
 2454 0002 094B     		ldr	r3, .L170
 2455 0004 CA22     		movs	r2, #202
 2456 0006 5A62     		str	r2, [r3, #36]
1705:FWLIB/src/stm32f4xx_rtc.c **** 
 2457              		.loc 1 1705 3 is_stmt 1 view .LVU782
1705:FWLIB/src/stm32f4xx_rtc.c **** 
 2458              		.loc 1 1705 12 is_stmt 0 view .LVU783
 2459 0008 5322     		movs	r2, #83
 2460 000a 5A62     		str	r2, [r3, #36]
1708:FWLIB/src/stm32f4xx_rtc.c **** 
 2461              		.loc 1 1708 3 is_stmt 1 view .LVU784
1708:FWLIB/src/stm32f4xx_rtc.c **** 
 2462              		.loc 1 1708 11 is_stmt 0 view .LVU785
 2463 000c 9C68     		ldr	r4, [r3, #8]
 2464 000e 24F4E004 		bic	r4, r4, #7340032
 2465 0012 9C60     		str	r4, [r3, #8]
1711:FWLIB/src/stm32f4xx_rtc.c **** 
 2466              		.loc 1 1711 3 is_stmt 1 view .LVU786
1711:FWLIB/src/stm32f4xx_rtc.c **** 
 2467              		.loc 1 1711 11 is_stmt 0 view .LVU787
 2468 0014 9A68     		ldr	r2, [r3, #8]
1711:FWLIB/src/stm32f4xx_rtc.c **** 
 2469              		.loc 1 1711 36 view .LVU788
 2470 0016 0843     		orrs	r0, r0, r1
 2471              	.LVL169:
1711:FWLIB/src/stm32f4xx_rtc.c **** 
 2472              		.loc 1 1711 11 view .LVU789
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 105


 2473 0018 0243     		orrs	r2, r2, r0
 2474 001a 9A60     		str	r2, [r3, #8]
1714:FWLIB/src/stm32f4xx_rtc.c **** }
 2475              		.loc 1 1714 3 is_stmt 1 view .LVU790
1714:FWLIB/src/stm32f4xx_rtc.c **** }
 2476              		.loc 1 1714 12 is_stmt 0 view .LVU791
 2477 001c FF22     		movs	r2, #255
 2478 001e 5A62     		str	r2, [r3, #36]
1715:FWLIB/src/stm32f4xx_rtc.c **** 
 2479              		.loc 1 1715 1 view .LVU792
 2480 0020 5DF8044B 		ldr	r4, [sp], #4
 2481              	.LCFI30:
 2482              		.cfi_restore 4
 2483              		.cfi_def_cfa_offset 0
 2484 0024 7047     		bx	lr
 2485              	.L171:
 2486 0026 00BF     		.align	2
 2487              	.L170:
 2488 0028 00280040 		.word	1073752064
 2489              		.cfi_endproc
 2490              	.LFE151:
 2492              		.section	.text.RTC_CoarseCalibConfig,"ax",%progbits
 2493              		.align	1
 2494              		.global	RTC_CoarseCalibConfig
 2495              		.syntax unified
 2496              		.thumb
 2497              		.thumb_func
 2498              		.fpu fpv4-sp-d16
 2500              	RTC_CoarseCalibConfig:
 2501              	.LVL170:
 2502              	.LFB152:
1752:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 2503              		.loc 1 1752 1 is_stmt 1 view -0
 2504              		.cfi_startproc
 2505              		@ args = 0, pretend = 0, frame = 0
 2506              		@ frame_needed = 0, uses_anonymous_args = 0
1752:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 2507              		.loc 1 1752 1 is_stmt 0 view .LVU794
 2508 0000 38B5     		push	{r3, r4, r5, lr}
 2509              	.LCFI31:
 2510              		.cfi_def_cfa_offset 16
 2511              		.cfi_offset 3, -16
 2512              		.cfi_offset 4, -12
 2513              		.cfi_offset 5, -8
 2514              		.cfi_offset 14, -4
 2515 0002 0446     		mov	r4, r0
 2516 0004 0D46     		mov	r5, r1
1753:FWLIB/src/stm32f4xx_rtc.c ****    
 2517              		.loc 1 1753 3 is_stmt 1 view .LVU795
 2518              	.LVL171:
1756:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_CALIB_VALUE(Value)); 
 2519              		.loc 1 1756 3 view .LVU796
1757:FWLIB/src/stm32f4xx_rtc.c **** 
 2520              		.loc 1 1757 3 view .LVU797
1760:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2521              		.loc 1 1760 3 view .LVU798
1760:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 106


 2522              		.loc 1 1760 12 is_stmt 0 view .LVU799
 2523 0006 094B     		ldr	r3, .L176
 2524 0008 CA22     		movs	r2, #202
 2525 000a 5A62     		str	r2, [r3, #36]
1761:FWLIB/src/stm32f4xx_rtc.c **** 
 2526              		.loc 1 1761 3 is_stmt 1 view .LVU800
1761:FWLIB/src/stm32f4xx_rtc.c **** 
 2527              		.loc 1 1761 12 is_stmt 0 view .LVU801
 2528 000c 5322     		movs	r2, #83
 2529 000e 5A62     		str	r2, [r3, #36]
1764:FWLIB/src/stm32f4xx_rtc.c ****   {
 2530              		.loc 1 1764 3 is_stmt 1 view .LVU802
1764:FWLIB/src/stm32f4xx_rtc.c ****   {
 2531              		.loc 1 1764 7 is_stmt 0 view .LVU803
 2532 0010 FFF7FEFF 		bl	RTC_EnterInitMode
 2533              	.LVL172:
1764:FWLIB/src/stm32f4xx_rtc.c ****   {
 2534              		.loc 1 1764 6 view .LVU804
 2535 0014 18B9     		cbnz	r0, .L175
 2536              	.LVL173:
 2537              	.L173:
1779:FWLIB/src/stm32f4xx_rtc.c ****   
 2538              		.loc 1 1779 3 is_stmt 1 view .LVU805
1779:FWLIB/src/stm32f4xx_rtc.c ****   
 2539              		.loc 1 1779 12 is_stmt 0 view .LVU806
 2540 0016 054B     		ldr	r3, .L176
 2541 0018 FF22     		movs	r2, #255
 2542 001a 5A62     		str	r2, [r3, #36]
1781:FWLIB/src/stm32f4xx_rtc.c **** }
 2543              		.loc 1 1781 3 is_stmt 1 view .LVU807
1782:FWLIB/src/stm32f4xx_rtc.c **** 
 2544              		.loc 1 1782 1 is_stmt 0 view .LVU808
 2545 001c 38BD     		pop	{r3, r4, r5, pc}
 2546              	.LVL174:
 2547              	.L175:
1771:FWLIB/src/stm32f4xx_rtc.c ****     /* Exit Initialization mode */
 2548              		.loc 1 1771 5 is_stmt 1 view .LVU809
1771:FWLIB/src/stm32f4xx_rtc.c ****     /* Exit Initialization mode */
 2549              		.loc 1 1771 44 is_stmt 0 view .LVU810
 2550 001e 2C43     		orrs	r4, r4, r5
 2551              	.LVL175:
1771:FWLIB/src/stm32f4xx_rtc.c ****     /* Exit Initialization mode */
 2552              		.loc 1 1771 17 view .LVU811
 2553 0020 024B     		ldr	r3, .L176
 2554 0022 9C61     		str	r4, [r3, #24]
1773:FWLIB/src/stm32f4xx_rtc.c ****     
 2555              		.loc 1 1773 5 is_stmt 1 view .LVU812
 2556 0024 FFF7FEFF 		bl	RTC_ExitInitMode
 2557              	.LVL176:
1775:FWLIB/src/stm32f4xx_rtc.c ****   } 
 2558              		.loc 1 1775 5 view .LVU813
1775:FWLIB/src/stm32f4xx_rtc.c ****   } 
 2559              		.loc 1 1775 12 is_stmt 0 view .LVU814
 2560 0028 0120     		movs	r0, #1
 2561 002a F4E7     		b	.L173
 2562              	.L177:
 2563              		.align	2
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 107


 2564              	.L176:
 2565 002c 00280040 		.word	1073752064
 2566              		.cfi_endproc
 2567              	.LFE152:
 2569              		.section	.text.RTC_CoarseCalibCmd,"ax",%progbits
 2570              		.align	1
 2571              		.global	RTC_CoarseCalibCmd
 2572              		.syntax unified
 2573              		.thumb
 2574              		.thumb_func
 2575              		.fpu fpv4-sp-d16
 2577              	RTC_CoarseCalibCmd:
 2578              	.LVL177:
 2579              	.LFB153:
1793:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 2580              		.loc 1 1793 1 is_stmt 1 view -0
 2581              		.cfi_startproc
 2582              		@ args = 0, pretend = 0, frame = 0
 2583              		@ frame_needed = 0, uses_anonymous_args = 0
1793:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 2584              		.loc 1 1793 1 is_stmt 0 view .LVU816
 2585 0000 10B5     		push	{r4, lr}
 2586              	.LCFI32:
 2587              		.cfi_def_cfa_offset 8
 2588              		.cfi_offset 4, -8
 2589              		.cfi_offset 14, -4
 2590 0002 0446     		mov	r4, r0
1794:FWLIB/src/stm32f4xx_rtc.c ****   
 2591              		.loc 1 1794 3 is_stmt 1 view .LVU817
 2592              	.LVL178:
1797:FWLIB/src/stm32f4xx_rtc.c **** 
 2593              		.loc 1 1797 3 view .LVU818
1800:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2594              		.loc 1 1800 3 view .LVU819
1800:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2595              		.loc 1 1800 12 is_stmt 0 view .LVU820
 2596 0004 0D4B     		ldr	r3, .L183
 2597 0006 CA22     		movs	r2, #202
 2598 0008 5A62     		str	r2, [r3, #36]
1801:FWLIB/src/stm32f4xx_rtc.c ****   
 2599              		.loc 1 1801 3 is_stmt 1 view .LVU821
1801:FWLIB/src/stm32f4xx_rtc.c ****   
 2600              		.loc 1 1801 12 is_stmt 0 view .LVU822
 2601 000a 5322     		movs	r2, #83
 2602 000c 5A62     		str	r2, [r3, #36]
1804:FWLIB/src/stm32f4xx_rtc.c ****   {
 2603              		.loc 1 1804 3 is_stmt 1 view .LVU823
1804:FWLIB/src/stm32f4xx_rtc.c ****   {
 2604              		.loc 1 1804 7 is_stmt 0 view .LVU824
 2605 000e FFF7FEFF 		bl	RTC_EnterInitMode
 2606              	.LVL179:
1804:FWLIB/src/stm32f4xx_rtc.c ****   {
 2607              		.loc 1 1804 6 view .LVU825
 2608 0012 40B1     		cbz	r0, .L179
1810:FWLIB/src/stm32f4xx_rtc.c ****     {
 2609              		.loc 1 1810 5 is_stmt 1 view .LVU826
1810:FWLIB/src/stm32f4xx_rtc.c ****     {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 108


 2610              		.loc 1 1810 8 is_stmt 0 view .LVU827
 2611 0014 5CB1     		cbz	r4, .L180
1813:FWLIB/src/stm32f4xx_rtc.c ****     }
 2612              		.loc 1 1813 7 is_stmt 1 view .LVU828
1813:FWLIB/src/stm32f4xx_rtc.c ****     }
 2613              		.loc 1 1813 15 is_stmt 0 view .LVU829
 2614 0016 094A     		ldr	r2, .L183
 2615 0018 9368     		ldr	r3, [r2, #8]
 2616 001a 43F08003 		orr	r3, r3, #128
 2617 001e 9360     		str	r3, [r2, #8]
 2618              	.L181:
1821:FWLIB/src/stm32f4xx_rtc.c ****     
 2619              		.loc 1 1821 5 is_stmt 1 view .LVU830
 2620 0020 FFF7FEFF 		bl	RTC_ExitInitMode
 2621              	.LVL180:
1823:FWLIB/src/stm32f4xx_rtc.c ****   } 
 2622              		.loc 1 1823 5 view .LVU831
1823:FWLIB/src/stm32f4xx_rtc.c ****   } 
 2623              		.loc 1 1823 12 is_stmt 0 view .LVU832
 2624 0024 0120     		movs	r0, #1
 2625              	.LVL181:
 2626              	.L179:
1827:FWLIB/src/stm32f4xx_rtc.c ****   
 2627              		.loc 1 1827 3 is_stmt 1 view .LVU833
1827:FWLIB/src/stm32f4xx_rtc.c ****   
 2628              		.loc 1 1827 12 is_stmt 0 view .LVU834
 2629 0026 054B     		ldr	r3, .L183
 2630 0028 FF22     		movs	r2, #255
 2631 002a 5A62     		str	r2, [r3, #36]
1829:FWLIB/src/stm32f4xx_rtc.c **** }
 2632              		.loc 1 1829 3 is_stmt 1 view .LVU835
1830:FWLIB/src/stm32f4xx_rtc.c **** 
 2633              		.loc 1 1830 1 is_stmt 0 view .LVU836
 2634 002c 10BD     		pop	{r4, pc}
 2635              	.LVL182:
 2636              	.L180:
1818:FWLIB/src/stm32f4xx_rtc.c ****     }
 2637              		.loc 1 1818 7 is_stmt 1 view .LVU837
1818:FWLIB/src/stm32f4xx_rtc.c ****     }
 2638              		.loc 1 1818 15 is_stmt 0 view .LVU838
 2639 002e 034A     		ldr	r2, .L183
 2640 0030 9368     		ldr	r3, [r2, #8]
 2641 0032 23F08003 		bic	r3, r3, #128
 2642 0036 9360     		str	r3, [r2, #8]
 2643 0038 F2E7     		b	.L181
 2644              	.L184:
 2645 003a 00BF     		.align	2
 2646              	.L183:
 2647 003c 00280040 		.word	1073752064
 2648              		.cfi_endproc
 2649              	.LFE153:
 2651              		.section	.text.RTC_CalibOutputCmd,"ax",%progbits
 2652              		.align	1
 2653              		.global	RTC_CalibOutputCmd
 2654              		.syntax unified
 2655              		.thumb
 2656              		.thumb_func
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 109


 2657              		.fpu fpv4-sp-d16
 2659              	RTC_CalibOutputCmd:
 2660              	.LVL183:
 2661              	.LFB154:
1839:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 2662              		.loc 1 1839 1 is_stmt 1 view -0
 2663              		.cfi_startproc
 2664              		@ args = 0, pretend = 0, frame = 0
 2665              		@ frame_needed = 0, uses_anonymous_args = 0
 2666              		@ link register save eliminated.
1841:FWLIB/src/stm32f4xx_rtc.c ****   
 2667              		.loc 1 1841 3 view .LVU840
1844:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2668              		.loc 1 1844 3 view .LVU841
1844:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2669              		.loc 1 1844 12 is_stmt 0 view .LVU842
 2670 0000 0A4B     		ldr	r3, .L188
 2671 0002 CA22     		movs	r2, #202
 2672 0004 5A62     		str	r2, [r3, #36]
1845:FWLIB/src/stm32f4xx_rtc.c ****   
 2673              		.loc 1 1845 3 is_stmt 1 view .LVU843
1845:FWLIB/src/stm32f4xx_rtc.c ****   
 2674              		.loc 1 1845 12 is_stmt 0 view .LVU844
 2675 0006 5322     		movs	r2, #83
 2676 0008 5A62     		str	r2, [r3, #36]
1847:FWLIB/src/stm32f4xx_rtc.c ****   {
 2677              		.loc 1 1847 3 is_stmt 1 view .LVU845
1847:FWLIB/src/stm32f4xx_rtc.c ****   {
 2678              		.loc 1 1847 6 is_stmt 0 view .LVU846
 2679 000a 40B1     		cbz	r0, .L186
1850:FWLIB/src/stm32f4xx_rtc.c ****   }
 2680              		.loc 1 1850 5 is_stmt 1 view .LVU847
1850:FWLIB/src/stm32f4xx_rtc.c ****   }
 2681              		.loc 1 1850 13 is_stmt 0 view .LVU848
 2682 000c 1A46     		mov	r2, r3
 2683 000e 9B68     		ldr	r3, [r3, #8]
 2684 0010 43F40003 		orr	r3, r3, #8388608
 2685 0014 9360     		str	r3, [r2, #8]
 2686              	.L187:
1859:FWLIB/src/stm32f4xx_rtc.c **** }
 2687              		.loc 1 1859 3 is_stmt 1 view .LVU849
1859:FWLIB/src/stm32f4xx_rtc.c **** }
 2688              		.loc 1 1859 12 is_stmt 0 view .LVU850
 2689 0016 054B     		ldr	r3, .L188
 2690 0018 FF22     		movs	r2, #255
 2691 001a 5A62     		str	r2, [r3, #36]
1860:FWLIB/src/stm32f4xx_rtc.c **** 
 2692              		.loc 1 1860 1 view .LVU851
 2693 001c 7047     		bx	lr
 2694              	.L186:
1855:FWLIB/src/stm32f4xx_rtc.c ****   }
 2695              		.loc 1 1855 5 is_stmt 1 view .LVU852
1855:FWLIB/src/stm32f4xx_rtc.c ****   }
 2696              		.loc 1 1855 13 is_stmt 0 view .LVU853
 2697 001e 034A     		ldr	r2, .L188
 2698 0020 9368     		ldr	r3, [r2, #8]
 2699 0022 23F40003 		bic	r3, r3, #8388608
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 110


 2700 0026 9360     		str	r3, [r2, #8]
 2701 0028 F5E7     		b	.L187
 2702              	.L189:
 2703 002a 00BF     		.align	2
 2704              	.L188:
 2705 002c 00280040 		.word	1073752064
 2706              		.cfi_endproc
 2707              	.LFE154:
 2709              		.section	.text.RTC_CalibOutputConfig,"ax",%progbits
 2710              		.align	1
 2711              		.global	RTC_CalibOutputConfig
 2712              		.syntax unified
 2713              		.thumb
 2714              		.thumb_func
 2715              		.fpu fpv4-sp-d16
 2717              	RTC_CalibOutputConfig:
 2718              	.LVL184:
 2719              	.LFB155:
1871:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 2720              		.loc 1 1871 1 is_stmt 1 view -0
 2721              		.cfi_startproc
 2722              		@ args = 0, pretend = 0, frame = 0
 2723              		@ frame_needed = 0, uses_anonymous_args = 0
 2724              		@ link register save eliminated.
1873:FWLIB/src/stm32f4xx_rtc.c **** 
 2725              		.loc 1 1873 3 view .LVU855
1876:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2726              		.loc 1 1876 3 view .LVU856
1876:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2727              		.loc 1 1876 12 is_stmt 0 view .LVU857
 2728 0000 074B     		ldr	r3, .L191
 2729 0002 CA22     		movs	r2, #202
 2730 0004 5A62     		str	r2, [r3, #36]
1877:FWLIB/src/stm32f4xx_rtc.c ****   
 2731              		.loc 1 1877 3 is_stmt 1 view .LVU858
1877:FWLIB/src/stm32f4xx_rtc.c ****   
 2732              		.loc 1 1877 12 is_stmt 0 view .LVU859
 2733 0006 5322     		movs	r2, #83
 2734 0008 5A62     		str	r2, [r3, #36]
1880:FWLIB/src/stm32f4xx_rtc.c **** 
 2735              		.loc 1 1880 3 is_stmt 1 view .LVU860
1880:FWLIB/src/stm32f4xx_rtc.c **** 
 2736              		.loc 1 1880 11 is_stmt 0 view .LVU861
 2737 000a 9968     		ldr	r1, [r3, #8]
 2738 000c 21F40021 		bic	r1, r1, #524288
 2739 0010 9960     		str	r1, [r3, #8]
1883:FWLIB/src/stm32f4xx_rtc.c **** 
 2740              		.loc 1 1883 3 is_stmt 1 view .LVU862
1883:FWLIB/src/stm32f4xx_rtc.c **** 
 2741              		.loc 1 1883 11 is_stmt 0 view .LVU863
 2742 0012 9A68     		ldr	r2, [r3, #8]
 2743 0014 0243     		orrs	r2, r2, r0
 2744 0016 9A60     		str	r2, [r3, #8]
1886:FWLIB/src/stm32f4xx_rtc.c **** }
 2745              		.loc 1 1886 3 is_stmt 1 view .LVU864
1886:FWLIB/src/stm32f4xx_rtc.c **** }
 2746              		.loc 1 1886 12 is_stmt 0 view .LVU865
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 111


 2747 0018 FF22     		movs	r2, #255
 2748 001a 5A62     		str	r2, [r3, #36]
1887:FWLIB/src/stm32f4xx_rtc.c **** 
 2749              		.loc 1 1887 1 view .LVU866
 2750 001c 7047     		bx	lr
 2751              	.L192:
 2752 001e 00BF     		.align	2
 2753              	.L191:
 2754 0020 00280040 		.word	1073752064
 2755              		.cfi_endproc
 2756              	.LFE155:
 2758              		.section	.text.RTC_SmoothCalibConfig,"ax",%progbits
 2759              		.align	1
 2760              		.global	RTC_SmoothCalibConfig
 2761              		.syntax unified
 2762              		.thumb
 2763              		.thumb_func
 2764              		.fpu fpv4-sp-d16
 2766              	RTC_SmoothCalibConfig:
 2767              	.LVL185:
 2768              	.LFB156:
1909:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 2769              		.loc 1 1909 1 is_stmt 1 view -0
 2770              		.cfi_startproc
 2771              		@ args = 0, pretend = 0, frame = 0
 2772              		@ frame_needed = 0, uses_anonymous_args = 0
 2773              		@ link register save eliminated.
1909:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 2774              		.loc 1 1909 1 is_stmt 0 view .LVU868
 2775 0000 10B4     		push	{r4}
 2776              	.LCFI33:
 2777              		.cfi_def_cfa_offset 4
 2778              		.cfi_offset 4, -4
1910:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t recalpfcount = 0;
 2779              		.loc 1 1910 3 is_stmt 1 view .LVU869
 2780              	.LVL186:
1911:FWLIB/src/stm32f4xx_rtc.c **** 
 2781              		.loc 1 1911 3 view .LVU870
1914:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_SMOOTH_CALIB_PLUS(RTC_SmoothCalibPlusPulses));
 2782              		.loc 1 1914 3 view .LVU871
1915:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_SMOOTH_CALIB_MINUS(RTC_SmouthCalibMinusPulsesValue));
 2783              		.loc 1 1915 3 view .LVU872
1916:FWLIB/src/stm32f4xx_rtc.c **** 
 2784              		.loc 1 1916 3 view .LVU873
1919:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2785              		.loc 1 1919 3 view .LVU874
1919:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2786              		.loc 1 1919 12 is_stmt 0 view .LVU875
 2787 0002 134B     		ldr	r3, .L201
 2788 0004 CA24     		movs	r4, #202
 2789 0006 5C62     		str	r4, [r3, #36]
1920:FWLIB/src/stm32f4xx_rtc.c ****   
 2790              		.loc 1 1920 3 is_stmt 1 view .LVU876
1920:FWLIB/src/stm32f4xx_rtc.c ****   
 2791              		.loc 1 1920 12 is_stmt 0 view .LVU877
 2792 0008 5324     		movs	r4, #83
 2793 000a 5C62     		str	r4, [r3, #36]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 112


1923:FWLIB/src/stm32f4xx_rtc.c ****   {
 2794              		.loc 1 1923 3 is_stmt 1 view .LVU878
1923:FWLIB/src/stm32f4xx_rtc.c ****   {
 2795              		.loc 1 1923 11 is_stmt 0 view .LVU879
 2796 000c DB68     		ldr	r3, [r3, #12]
1923:FWLIB/src/stm32f4xx_rtc.c ****   {
 2797              		.loc 1 1923 6 view .LVU880
 2798 000e 13F4803F 		tst	r3, #65536
 2799 0012 0FD1     		bne	.L198
 2800              	.LVL187:
 2801              	.L195:
1933:FWLIB/src/stm32f4xx_rtc.c ****   {
 2802              		.loc 1 1933 3 is_stmt 1 view .LVU881
1933:FWLIB/src/stm32f4xx_rtc.c ****   {
 2803              		.loc 1 1933 11 is_stmt 0 view .LVU882
 2804 0014 0E4B     		ldr	r3, .L201
 2805 0016 DB68     		ldr	r3, [r3, #12]
1933:FWLIB/src/stm32f4xx_rtc.c ****   {
 2806              		.loc 1 1933 6 view .LVU883
 2807 0018 13F4803F 		tst	r3, #65536
 2808 001c 15D1     		bne	.L199
1936:FWLIB/src/stm32f4xx_rtc.c **** 
 2809              		.loc 1 1936 5 is_stmt 1 view .LVU884
1936:FWLIB/src/stm32f4xx_rtc.c **** 
 2810              		.loc 1 1936 60 is_stmt 0 view .LVU885
 2811 001e 0843     		orrs	r0, r0, r1
 2812              	.LVL188:
1936:FWLIB/src/stm32f4xx_rtc.c **** 
 2813              		.loc 1 1936 17 view .LVU886
 2814 0020 1043     		orrs	r0, r0, r2
1936:FWLIB/src/stm32f4xx_rtc.c **** 
 2815              		.loc 1 1936 15 view .LVU887
 2816 0022 0B4B     		ldr	r3, .L201
 2817 0024 D863     		str	r0, [r3, #60]
1938:FWLIB/src/stm32f4xx_rtc.c ****   }
 2818              		.loc 1 1938 5 is_stmt 1 view .LVU888
 2819              	.LVL189:
1938:FWLIB/src/stm32f4xx_rtc.c ****   }
 2820              		.loc 1 1938 12 is_stmt 0 view .LVU889
 2821 0026 0120     		movs	r0, #1
 2822              	.LVL190:
 2823              	.L197:
1946:FWLIB/src/stm32f4xx_rtc.c ****   
 2824              		.loc 1 1946 3 is_stmt 1 view .LVU890
1946:FWLIB/src/stm32f4xx_rtc.c ****   
 2825              		.loc 1 1946 12 is_stmt 0 view .LVU891
 2826 0028 094B     		ldr	r3, .L201
 2827 002a FF22     		movs	r2, #255
 2828              	.LVL191:
1946:FWLIB/src/stm32f4xx_rtc.c ****   
 2829              		.loc 1 1946 12 view .LVU892
 2830 002c 5A62     		str	r2, [r3, #36]
1948:FWLIB/src/stm32f4xx_rtc.c **** }
 2831              		.loc 1 1948 3 is_stmt 1 view .LVU893
1949:FWLIB/src/stm32f4xx_rtc.c **** 
 2832              		.loc 1 1949 1 is_stmt 0 view .LVU894
 2833 002e 5DF8044B 		ldr	r4, [sp], #4
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 113


 2834              	.LCFI34:
 2835              		.cfi_remember_state
 2836              		.cfi_restore 4
 2837              		.cfi_def_cfa_offset 0
 2838 0032 7047     		bx	lr
 2839              	.LVL192:
 2840              	.L198:
 2841              	.LCFI35:
 2842              		.cfi_restore_state
1911:FWLIB/src/stm32f4xx_rtc.c **** 
 2843              		.loc 1 1911 12 view .LVU895
 2844 0034 0023     		movs	r3, #0
 2845              	.LVL193:
 2846              	.L194:
1926:FWLIB/src/stm32f4xx_rtc.c ****     {
 2847              		.loc 1 1926 11 is_stmt 1 view .LVU896
1926:FWLIB/src/stm32f4xx_rtc.c ****     {
 2848              		.loc 1 1926 17 is_stmt 0 view .LVU897
 2849 0036 064C     		ldr	r4, .L201
 2850 0038 E468     		ldr	r4, [r4, #12]
1926:FWLIB/src/stm32f4xx_rtc.c ****     {
 2851              		.loc 1 1926 11 view .LVU898
 2852 003a 14F4803F 		tst	r4, #65536
 2853 003e E9D0     		beq	.L195
1926:FWLIB/src/stm32f4xx_rtc.c ****     {
 2854              		.loc 1 1926 52 discriminator 1 view .LVU899
 2855 0040 B3F5003F 		cmp	r3, #131072
 2856 0044 E6D0     		beq	.L195
1928:FWLIB/src/stm32f4xx_rtc.c ****     }
 2857              		.loc 1 1928 7 is_stmt 1 view .LVU900
1928:FWLIB/src/stm32f4xx_rtc.c ****     }
 2858              		.loc 1 1928 19 is_stmt 0 view .LVU901
 2859 0046 0133     		adds	r3, r3, #1
 2860              	.LVL194:
1928:FWLIB/src/stm32f4xx_rtc.c ****     }
 2861              		.loc 1 1928 19 view .LVU902
 2862 0048 F5E7     		b	.L194
 2863              	.LVL195:
 2864              	.L199:
1942:FWLIB/src/stm32f4xx_rtc.c ****   }
 2865              		.loc 1 1942 12 view .LVU903
 2866 004a 0020     		movs	r0, #0
 2867              	.LVL196:
1942:FWLIB/src/stm32f4xx_rtc.c ****   }
 2868              		.loc 1 1942 12 view .LVU904
 2869 004c ECE7     		b	.L197
 2870              	.L202:
 2871 004e 00BF     		.align	2
 2872              	.L201:
 2873 0050 00280040 		.word	1073752064
 2874              		.cfi_endproc
 2875              	.LFE156:
 2877              		.section	.text.RTC_TimeStampCmd,"ax",%progbits
 2878              		.align	1
 2879              		.global	RTC_TimeStampCmd
 2880              		.syntax unified
 2881              		.thumb
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 114


 2882              		.thumb_func
 2883              		.fpu fpv4-sp-d16
 2885              	RTC_TimeStampCmd:
 2886              	.LVL197:
 2887              	.LFB157:
1983:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 2888              		.loc 1 1983 1 is_stmt 1 view -0
 2889              		.cfi_startproc
 2890              		@ args = 0, pretend = 0, frame = 0
 2891              		@ frame_needed = 0, uses_anonymous_args = 0
 2892              		@ link register save eliminated.
1984:FWLIB/src/stm32f4xx_rtc.c **** 
 2893              		.loc 1 1984 3 view .LVU906
1987:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2894              		.loc 1 1987 3 view .LVU907
1988:FWLIB/src/stm32f4xx_rtc.c **** 
 2895              		.loc 1 1988 3 view .LVU908
1991:FWLIB/src/stm32f4xx_rtc.c **** 
 2896              		.loc 1 1991 3 view .LVU909
1991:FWLIB/src/stm32f4xx_rtc.c **** 
 2897              		.loc 1 1991 26 is_stmt 0 view .LVU910
 2898 0000 0A4B     		ldr	r3, .L206
 2899 0002 9B68     		ldr	r3, [r3, #8]
1991:FWLIB/src/stm32f4xx_rtc.c **** 
 2900              		.loc 1 1991 10 view .LVU911
 2901 0004 23F40063 		bic	r3, r3, #2048
 2902 0008 23F00803 		bic	r3, r3, #8
 2903              	.LVL198:
1994:FWLIB/src/stm32f4xx_rtc.c ****   {
 2904              		.loc 1 1994 3 is_stmt 1 view .LVU912
1994:FWLIB/src/stm32f4xx_rtc.c ****   {
 2905              		.loc 1 1994 6 is_stmt 0 view .LVU913
 2906 000c 59B1     		cbz	r1, .L204
1996:FWLIB/src/stm32f4xx_rtc.c ****   }
 2907              		.loc 1 1996 5 is_stmt 1 view .LVU914
1996:FWLIB/src/stm32f4xx_rtc.c ****   }
 2908              		.loc 1 1996 12 is_stmt 0 view .LVU915
 2909 000e 0343     		orrs	r3, r3, r0
 2910              	.LVL199:
1996:FWLIB/src/stm32f4xx_rtc.c ****   }
 2911              		.loc 1 1996 12 view .LVU916
 2912 0010 43F40063 		orr	r3, r3, #2048
 2913              	.LVL200:
 2914              	.L205:
2004:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2915              		.loc 1 2004 3 is_stmt 1 view .LVU917
2004:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2916              		.loc 1 2004 12 is_stmt 0 view .LVU918
 2917 0014 054A     		ldr	r2, .L206
 2918 0016 CA21     		movs	r1, #202
 2919              	.LVL201:
2004:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 2920              		.loc 1 2004 12 view .LVU919
 2921 0018 5162     		str	r1, [r2, #36]
2005:FWLIB/src/stm32f4xx_rtc.c **** 
 2922              		.loc 1 2005 3 is_stmt 1 view .LVU920
2005:FWLIB/src/stm32f4xx_rtc.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 115


 2923              		.loc 1 2005 12 is_stmt 0 view .LVU921
 2924 001a 5321     		movs	r1, #83
 2925 001c 5162     		str	r1, [r2, #36]
2008:FWLIB/src/stm32f4xx_rtc.c **** 
 2926              		.loc 1 2008 3 is_stmt 1 view .LVU922
2008:FWLIB/src/stm32f4xx_rtc.c **** 
 2927              		.loc 1 2008 11 is_stmt 0 view .LVU923
 2928 001e 9360     		str	r3, [r2, #8]
2011:FWLIB/src/stm32f4xx_rtc.c **** }
 2929              		.loc 1 2011 3 is_stmt 1 view .LVU924
2011:FWLIB/src/stm32f4xx_rtc.c **** }
 2930              		.loc 1 2011 12 is_stmt 0 view .LVU925
 2931 0020 FF23     		movs	r3, #255
 2932              	.LVL202:
2011:FWLIB/src/stm32f4xx_rtc.c **** }
 2933              		.loc 1 2011 12 view .LVU926
 2934 0022 5362     		str	r3, [r2, #36]
 2935              	.LVL203:
2012:FWLIB/src/stm32f4xx_rtc.c **** 
 2936              		.loc 1 2012 1 view .LVU927
 2937 0024 7047     		bx	lr
 2938              	.LVL204:
 2939              	.L204:
2000:FWLIB/src/stm32f4xx_rtc.c ****   }
 2940              		.loc 1 2000 5 is_stmt 1 view .LVU928
2000:FWLIB/src/stm32f4xx_rtc.c ****   }
 2941              		.loc 1 2000 12 is_stmt 0 view .LVU929
 2942 0026 0343     		orrs	r3, r3, r0
 2943              	.LVL205:
2000:FWLIB/src/stm32f4xx_rtc.c ****   }
 2944              		.loc 1 2000 12 view .LVU930
 2945 0028 F4E7     		b	.L205
 2946              	.L207:
 2947 002a 00BF     		.align	2
 2948              	.L206:
 2949 002c 00280040 		.word	1073752064
 2950              		.cfi_endproc
 2951              	.LFE157:
 2953              		.section	.text.RTC_GetTimeStamp,"ax",%progbits
 2954              		.align	1
 2955              		.global	RTC_GetTimeStamp
 2956              		.syntax unified
 2957              		.thumb
 2958              		.thumb_func
 2959              		.fpu fpv4-sp-d16
 2961              	RTC_GetTimeStamp:
 2962              	.LVL206:
 2963              	.LFB158:
2028:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmptime = 0, tmpdate = 0;
 2964              		.loc 1 2028 1 is_stmt 1 view -0
 2965              		.cfi_startproc
 2966              		@ args = 0, pretend = 0, frame = 0
 2967              		@ frame_needed = 0, uses_anonymous_args = 0
2028:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmptime = 0, tmpdate = 0;
 2968              		.loc 1 2028 1 is_stmt 0 view .LVU932
 2969 0000 38B5     		push	{r3, r4, r5, lr}
 2970              	.LCFI36:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 116


 2971              		.cfi_def_cfa_offset 16
 2972              		.cfi_offset 3, -16
 2973              		.cfi_offset 4, -12
 2974              		.cfi_offset 5, -8
 2975              		.cfi_offset 14, -4
 2976 0002 0D46     		mov	r5, r1
 2977 0004 1446     		mov	r4, r2
2029:FWLIB/src/stm32f4xx_rtc.c **** 
 2978              		.loc 1 2029 3 is_stmt 1 view .LVU933
 2979              	.LVL207:
2032:FWLIB/src/stm32f4xx_rtc.c **** 
 2980              		.loc 1 2032 3 view .LVU934
2035:FWLIB/src/stm32f4xx_rtc.c ****   tmpdate = (uint32_t)(RTC->TSDR & RTC_DR_RESERVED_MASK);
 2981              		.loc 1 2035 3 view .LVU935
2035:FWLIB/src/stm32f4xx_rtc.c ****   tmpdate = (uint32_t)(RTC->TSDR & RTC_DR_RESERVED_MASK);
 2982              		.loc 1 2035 27 is_stmt 0 view .LVU936
 2983 0006 1C4A     		ldr	r2, .L211
 2984              	.LVL208:
2035:FWLIB/src/stm32f4xx_rtc.c ****   tmpdate = (uint32_t)(RTC->TSDR & RTC_DR_RESERVED_MASK);
 2985              		.loc 1 2035 27 view .LVU937
 2986 0008 136B     		ldr	r3, [r2, #48]
 2987              	.LVL209:
2036:FWLIB/src/stm32f4xx_rtc.c **** 
 2988              		.loc 1 2036 3 is_stmt 1 view .LVU938
2036:FWLIB/src/stm32f4xx_rtc.c **** 
 2989              		.loc 1 2036 27 is_stmt 0 view .LVU939
 2990 000a 526B     		ldr	r2, [r2, #52]
 2991              	.LVL210:
2039:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampTimeStruct->RTC_Minutes = (uint8_t)((tmptime & (RTC_TR_MNT | RTC_TR_MNU)) >> 8);
 2992              		.loc 1 2039 3 is_stmt 1 view .LVU940
2039:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampTimeStruct->RTC_Minutes = (uint8_t)((tmptime & (RTC_TR_MNT | RTC_TR_MNU)) >> 8);
 2993              		.loc 1 2039 36 is_stmt 0 view .LVU941
 2994 000c C3F30641 		ubfx	r1, r3, #16, #7
 2995              	.LVL211:
2039:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampTimeStruct->RTC_Minutes = (uint8_t)((tmptime & (RTC_TR_MNT | RTC_TR_MNU)) >> 8);
 2996              		.loc 1 2039 36 view .LVU942
 2997 0010 C3F3054C 		ubfx	ip, r3, #16, #6
2039:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampTimeStruct->RTC_Minutes = (uint8_t)((tmptime & (RTC_TR_MNT | RTC_TR_MNU)) >> 8);
 2998              		.loc 1 2039 34 view .LVU943
 2999 0014 85F800C0 		strb	ip, [r5]
2040:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampTimeStruct->RTC_Seconds = (uint8_t)(tmptime & (RTC_TR_ST | RTC_TR_SU));
 3000              		.loc 1 2040 3 is_stmt 1 view .LVU944
2040:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampTimeStruct->RTC_Seconds = (uint8_t)(tmptime & (RTC_TR_ST | RTC_TR_SU));
 3001              		.loc 1 2040 38 is_stmt 0 view .LVU945
 3002 0018 C3F3062C 		ubfx	ip, r3, #8, #7
2040:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampTimeStruct->RTC_Seconds = (uint8_t)(tmptime & (RTC_TR_ST | RTC_TR_SU));
 3003              		.loc 1 2040 36 view .LVU946
 3004 001c 85F801C0 		strb	ip, [r5, #1]
2041:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampTimeStruct->RTC_H12 = (uint8_t)((tmptime & (RTC_TR_PM)) >> 16);  
 3005              		.loc 1 2041 3 is_stmt 1 view .LVU947
2041:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampTimeStruct->RTC_H12 = (uint8_t)((tmptime & (RTC_TR_PM)) >> 16);  
 3006              		.loc 1 2041 38 is_stmt 0 view .LVU948
 3007 0020 03F07F03 		and	r3, r3, #127
 3008              	.LVL212:
2041:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampTimeStruct->RTC_H12 = (uint8_t)((tmptime & (RTC_TR_PM)) >> 16);  
 3009              		.loc 1 2041 36 view .LVU949
 3010 0024 AB70     		strb	r3, [r5, #2]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 117


2042:FWLIB/src/stm32f4xx_rtc.c **** 
 3011              		.loc 1 2042 3 is_stmt 1 view .LVU950
2042:FWLIB/src/stm32f4xx_rtc.c **** 
 3012              		.loc 1 2042 34 is_stmt 0 view .LVU951
 3013 0026 01F04003 		and	r3, r1, #64
2042:FWLIB/src/stm32f4xx_rtc.c **** 
 3014              		.loc 1 2042 32 view .LVU952
 3015 002a EB70     		strb	r3, [r5, #3]
2045:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampDateStruct->RTC_Month = (uint8_t)((tmpdate & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 3016              		.loc 1 2045 3 is_stmt 1 view .LVU953
2045:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampDateStruct->RTC_Month = (uint8_t)((tmpdate & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 3017              		.loc 1 2045 33 is_stmt 0 view .LVU954
 3018 002c 0023     		movs	r3, #0
 3019 002e E370     		strb	r3, [r4, #3]
2046:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampDateStruct->RTC_Date = (uint8_t)(tmpdate & (RTC_DR_DT | RTC_DR_DU));
 3020              		.loc 1 2046 3 is_stmt 1 view .LVU955
2046:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampDateStruct->RTC_Date = (uint8_t)(tmpdate & (RTC_DR_DT | RTC_DR_DU));
 3021              		.loc 1 2046 36 is_stmt 0 view .LVU956
 3022 0030 C2F30423 		ubfx	r3, r2, #8, #5
2046:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampDateStruct->RTC_Date = (uint8_t)(tmpdate & (RTC_DR_DT | RTC_DR_DU));
 3023              		.loc 1 2046 34 view .LVU957
 3024 0034 6370     		strb	r3, [r4, #1]
2047:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampDateStruct->RTC_WeekDay = (uint8_t)((tmpdate & (RTC_DR_WDU)) >> 13);
 3025              		.loc 1 2047 3 is_stmt 1 view .LVU958
2047:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampDateStruct->RTC_WeekDay = (uint8_t)((tmpdate & (RTC_DR_WDU)) >> 13);
 3026              		.loc 1 2047 35 is_stmt 0 view .LVU959
 3027 0036 02F03F03 		and	r3, r2, #63
2047:FWLIB/src/stm32f4xx_rtc.c ****   RTC_StampDateStruct->RTC_WeekDay = (uint8_t)((tmpdate & (RTC_DR_WDU)) >> 13);
 3028              		.loc 1 2047 33 view .LVU960
 3029 003a A370     		strb	r3, [r4, #2]
2048:FWLIB/src/stm32f4xx_rtc.c **** 
 3030              		.loc 1 2048 3 is_stmt 1 view .LVU961
2048:FWLIB/src/stm32f4xx_rtc.c **** 
 3031              		.loc 1 2048 38 is_stmt 0 view .LVU962
 3032 003c C2F34232 		ubfx	r2, r2, #13, #3
 3033              	.LVL213:
2048:FWLIB/src/stm32f4xx_rtc.c **** 
 3034              		.loc 1 2048 36 view .LVU963
 3035 0040 2270     		strb	r2, [r4]
2051:FWLIB/src/stm32f4xx_rtc.c ****   {
 3036              		.loc 1 2051 3 is_stmt 1 view .LVU964
2051:FWLIB/src/stm32f4xx_rtc.c ****   {
 3037              		.loc 1 2051 6 is_stmt 0 view .LVU965
 3038 0042 B8B9     		cbnz	r0, .L208
2054:FWLIB/src/stm32f4xx_rtc.c ****     RTC_StampTimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Minutes);
 3039              		.loc 1 2054 5 is_stmt 1 view .LVU966
2054:FWLIB/src/stm32f4xx_rtc.c ****     RTC_StampTimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Minutes);
 3040              		.loc 1 2054 47 is_stmt 0 view .LVU967
 3041 0044 2878     		ldrb	r0, [r5]	@ zero_extendqisi2
 3042              	.LVL214:
2054:FWLIB/src/stm32f4xx_rtc.c ****     RTC_StampTimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Minutes);
 3043              		.loc 1 2054 47 view .LVU968
 3044 0046 FFF7FEFF 		bl	RTC_Bcd2ToByte
 3045              	.LVL215:
2054:FWLIB/src/stm32f4xx_rtc.c ****     RTC_StampTimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Minutes);
 3046              		.loc 1 2054 36 view .LVU969
 3047 004a 2870     		strb	r0, [r5]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 118


2055:FWLIB/src/stm32f4xx_rtc.c ****     RTC_StampTimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Seconds);
 3048              		.loc 1 2055 5 is_stmt 1 view .LVU970
2055:FWLIB/src/stm32f4xx_rtc.c ****     RTC_StampTimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Seconds);
 3049              		.loc 1 2055 49 is_stmt 0 view .LVU971
 3050 004c 6878     		ldrb	r0, [r5, #1]	@ zero_extendqisi2
 3051 004e FFF7FEFF 		bl	RTC_Bcd2ToByte
 3052              	.LVL216:
2055:FWLIB/src/stm32f4xx_rtc.c ****     RTC_StampTimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Seconds);
 3053              		.loc 1 2055 38 view .LVU972
 3054 0052 6870     		strb	r0, [r5, #1]
2056:FWLIB/src/stm32f4xx_rtc.c **** 
 3055              		.loc 1 2056 5 is_stmt 1 view .LVU973
2056:FWLIB/src/stm32f4xx_rtc.c **** 
 3056              		.loc 1 2056 49 is_stmt 0 view .LVU974
 3057 0054 A878     		ldrb	r0, [r5, #2]	@ zero_extendqisi2
 3058 0056 FFF7FEFF 		bl	RTC_Bcd2ToByte
 3059              	.LVL217:
2056:FWLIB/src/stm32f4xx_rtc.c **** 
 3060              		.loc 1 2056 38 view .LVU975
 3061 005a A870     		strb	r0, [r5, #2]
2059:FWLIB/src/stm32f4xx_rtc.c ****     RTC_StampDateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_Date);
 3062              		.loc 1 2059 5 is_stmt 1 view .LVU976
2059:FWLIB/src/stm32f4xx_rtc.c ****     RTC_StampDateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_Date);
 3063              		.loc 1 2059 47 is_stmt 0 view .LVU977
 3064 005c 6078     		ldrb	r0, [r4, #1]	@ zero_extendqisi2
 3065 005e FFF7FEFF 		bl	RTC_Bcd2ToByte
 3066              	.LVL218:
2059:FWLIB/src/stm32f4xx_rtc.c ****     RTC_StampDateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_Date);
 3067              		.loc 1 2059 36 view .LVU978
 3068 0062 6070     		strb	r0, [r4, #1]
2060:FWLIB/src/stm32f4xx_rtc.c ****     RTC_StampDateStruct->RTC_WeekDay = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_WeekDay);
 3069              		.loc 1 2060 5 is_stmt 1 view .LVU979
2060:FWLIB/src/stm32f4xx_rtc.c ****     RTC_StampDateStruct->RTC_WeekDay = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_WeekDay);
 3070              		.loc 1 2060 46 is_stmt 0 view .LVU980
 3071 0064 A078     		ldrb	r0, [r4, #2]	@ zero_extendqisi2
 3072 0066 FFF7FEFF 		bl	RTC_Bcd2ToByte
 3073              	.LVL219:
2060:FWLIB/src/stm32f4xx_rtc.c ****     RTC_StampDateStruct->RTC_WeekDay = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_WeekDay);
 3074              		.loc 1 2060 35 view .LVU981
 3075 006a A070     		strb	r0, [r4, #2]
2061:FWLIB/src/stm32f4xx_rtc.c ****   }
 3076              		.loc 1 2061 5 is_stmt 1 view .LVU982
2061:FWLIB/src/stm32f4xx_rtc.c ****   }
 3077              		.loc 1 2061 49 is_stmt 0 view .LVU983
 3078 006c 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 3079 006e FFF7FEFF 		bl	RTC_Bcd2ToByte
 3080              	.LVL220:
2061:FWLIB/src/stm32f4xx_rtc.c ****   }
 3081              		.loc 1 2061 38 view .LVU984
 3082 0072 2070     		strb	r0, [r4]
 3083              	.L208:
2063:FWLIB/src/stm32f4xx_rtc.c **** 
 3084              		.loc 1 2063 1 view .LVU985
 3085 0074 38BD     		pop	{r3, r4, r5, pc}
 3086              	.LVL221:
 3087              	.L212:
2063:FWLIB/src/stm32f4xx_rtc.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 119


 3088              		.loc 1 2063 1 view .LVU986
 3089 0076 00BF     		.align	2
 3090              	.L211:
 3091 0078 00280040 		.word	1073752064
 3092              		.cfi_endproc
 3093              	.LFE158:
 3095              		.section	.text.RTC_GetTimeStampSubSecond,"ax",%progbits
 3096              		.align	1
 3097              		.global	RTC_GetTimeStampSubSecond
 3098              		.syntax unified
 3099              		.thumb
 3100              		.thumb_func
 3101              		.fpu fpv4-sp-d16
 3103              	RTC_GetTimeStampSubSecond:
 3104              	.LFB159:
2071:FWLIB/src/stm32f4xx_rtc.c ****   /* Get timestamp sub seconds values from the correspondent registers */
 3105              		.loc 1 2071 1 is_stmt 1 view -0
 3106              		.cfi_startproc
 3107              		@ args = 0, pretend = 0, frame = 0
 3108              		@ frame_needed = 0, uses_anonymous_args = 0
 3109              		@ link register save eliminated.
2073:FWLIB/src/stm32f4xx_rtc.c **** }
 3110              		.loc 1 2073 3 view .LVU988
2073:FWLIB/src/stm32f4xx_rtc.c **** }
 3111              		.loc 1 2073 10 is_stmt 0 view .LVU989
 3112 0000 014B     		ldr	r3, .L214
 3113 0002 986B     		ldr	r0, [r3, #56]
2074:FWLIB/src/stm32f4xx_rtc.c **** 
 3114              		.loc 1 2074 1 view .LVU990
 3115 0004 7047     		bx	lr
 3116              	.L215:
 3117 0006 00BF     		.align	2
 3118              	.L214:
 3119 0008 00280040 		.word	1073752064
 3120              		.cfi_endproc
 3121              	.LFE159:
 3123              		.section	.text.RTC_TamperTriggerConfig,"ax",%progbits
 3124              		.align	1
 3125              		.global	RTC_TamperTriggerConfig
 3126              		.syntax unified
 3127              		.thumb
 3128              		.thumb_func
 3129              		.fpu fpv4-sp-d16
 3131              	RTC_TamperTriggerConfig:
 3132              	.LVL222:
 3133              	.LFB160:
2106:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 3134              		.loc 1 2106 1 is_stmt 1 view -0
 3135              		.cfi_startproc
 3136              		@ args = 0, pretend = 0, frame = 0
 3137              		@ frame_needed = 0, uses_anonymous_args = 0
 3138              		@ link register save eliminated.
2108:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_TAMPER_TRIGGER(RTC_TamperTrigger));
 3139              		.loc 1 2108 3 view .LVU992
2109:FWLIB/src/stm32f4xx_rtc.c ****  
 3140              		.loc 1 2109 3 view .LVU993
2111:FWLIB/src/stm32f4xx_rtc.c ****   {  
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 120


 3141              		.loc 1 2111 3 view .LVU994
2111:FWLIB/src/stm32f4xx_rtc.c ****   {  
 3142              		.loc 1 2111 6 is_stmt 0 view .LVU995
 3143 0000 29B9     		cbnz	r1, .L217
2114:FWLIB/src/stm32f4xx_rtc.c ****   }
 3144              		.loc 1 2114 5 is_stmt 1 view .LVU996
2114:FWLIB/src/stm32f4xx_rtc.c ****   }
 3145              		.loc 1 2114 16 is_stmt 0 view .LVU997
 3146 0002 064A     		ldr	r2, .L219
 3147 0004 136C     		ldr	r3, [r2, #64]
 3148 0006 23EA4000 		bic	r0, r3, r0, lsl #1
 3149              	.LVL223:
2114:FWLIB/src/stm32f4xx_rtc.c ****   }
 3150              		.loc 1 2114 16 view .LVU998
 3151 000a 1064     		str	r0, [r2, #64]
 3152 000c 7047     		bx	lr
 3153              	.LVL224:
 3154              	.L217:
2119:FWLIB/src/stm32f4xx_rtc.c ****   }  
 3155              		.loc 1 2119 5 is_stmt 1 view .LVU999
2119:FWLIB/src/stm32f4xx_rtc.c ****   }  
 3156              		.loc 1 2119 16 is_stmt 0 view .LVU1000
 3157 000e 034A     		ldr	r2, .L219
 3158 0010 136C     		ldr	r3, [r2, #64]
 3159 0012 43EA4000 		orr	r0, r3, r0, lsl #1
 3160              	.LVL225:
2119:FWLIB/src/stm32f4xx_rtc.c ****   }  
 3161              		.loc 1 2119 16 view .LVU1001
 3162 0016 1064     		str	r0, [r2, #64]
2121:FWLIB/src/stm32f4xx_rtc.c **** 
 3163              		.loc 1 2121 1 view .LVU1002
 3164 0018 7047     		bx	lr
 3165              	.L220:
 3166 001a 00BF     		.align	2
 3167              	.L219:
 3168 001c 00280040 		.word	1073752064
 3169              		.cfi_endproc
 3170              	.LFE160:
 3172              		.section	.text.RTC_TamperCmd,"ax",%progbits
 3173              		.align	1
 3174              		.global	RTC_TamperCmd
 3175              		.syntax unified
 3176              		.thumb
 3177              		.thumb_func
 3178              		.fpu fpv4-sp-d16
 3180              	RTC_TamperCmd:
 3181              	.LVL226:
 3182              	.LFB161:
2132:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 3183              		.loc 1 2132 1 is_stmt 1 view -0
 3184              		.cfi_startproc
 3185              		@ args = 0, pretend = 0, frame = 0
 3186              		@ frame_needed = 0, uses_anonymous_args = 0
 3187              		@ link register save eliminated.
2134:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3188              		.loc 1 2134 3 view .LVU1004
2135:FWLIB/src/stm32f4xx_rtc.c ****   
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 121


 3189              		.loc 1 2135 3 view .LVU1005
2137:FWLIB/src/stm32f4xx_rtc.c ****   {
 3190              		.loc 1 2137 3 view .LVU1006
2137:FWLIB/src/stm32f4xx_rtc.c ****   {
 3191              		.loc 1 2137 6 is_stmt 0 view .LVU1007
 3192 0000 21B1     		cbz	r1, .L222
2140:FWLIB/src/stm32f4xx_rtc.c ****   }
 3193              		.loc 1 2140 5 is_stmt 1 view .LVU1008
2140:FWLIB/src/stm32f4xx_rtc.c ****   }
 3194              		.loc 1 2140 16 is_stmt 0 view .LVU1009
 3195 0002 054A     		ldr	r2, .L224
 3196 0004 136C     		ldr	r3, [r2, #64]
 3197 0006 1843     		orrs	r0, r0, r3
 3198              	.LVL227:
2140:FWLIB/src/stm32f4xx_rtc.c ****   }
 3199              		.loc 1 2140 16 view .LVU1010
 3200 0008 1064     		str	r0, [r2, #64]
 3201 000a 7047     		bx	lr
 3202              	.LVL228:
 3203              	.L222:
2145:FWLIB/src/stm32f4xx_rtc.c ****   }  
 3204              		.loc 1 2145 5 is_stmt 1 view .LVU1011
2145:FWLIB/src/stm32f4xx_rtc.c ****   }  
 3205              		.loc 1 2145 16 is_stmt 0 view .LVU1012
 3206 000c 024A     		ldr	r2, .L224
 3207 000e 136C     		ldr	r3, [r2, #64]
 3208 0010 23EA0000 		bic	r0, r3, r0
 3209              	.LVL229:
2145:FWLIB/src/stm32f4xx_rtc.c ****   }  
 3210              		.loc 1 2145 16 view .LVU1013
 3211 0014 1064     		str	r0, [r2, #64]
2147:FWLIB/src/stm32f4xx_rtc.c **** 
 3212              		.loc 1 2147 1 view .LVU1014
 3213 0016 7047     		bx	lr
 3214              	.L225:
 3215              		.align	2
 3216              	.L224:
 3217 0018 00280040 		.word	1073752064
 3218              		.cfi_endproc
 3219              	.LFE161:
 3221              		.section	.text.RTC_TamperFilterConfig,"ax",%progbits
 3222              		.align	1
 3223              		.global	RTC_TamperFilterConfig
 3224              		.syntax unified
 3225              		.thumb
 3226              		.thumb_func
 3227              		.fpu fpv4-sp-d16
 3229              	RTC_TamperFilterConfig:
 3230              	.LVL230:
 3231              	.LFB162:
2163:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 3232              		.loc 1 2163 1 is_stmt 1 view -0
 3233              		.cfi_startproc
 3234              		@ args = 0, pretend = 0, frame = 0
 3235              		@ frame_needed = 0, uses_anonymous_args = 0
 3236              		@ link register save eliminated.
2165:FWLIB/src/stm32f4xx_rtc.c ****    
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 122


 3237              		.loc 1 2165 3 view .LVU1016
2168:FWLIB/src/stm32f4xx_rtc.c **** 
 3238              		.loc 1 2168 3 view .LVU1017
2168:FWLIB/src/stm32f4xx_rtc.c **** 
 3239              		.loc 1 2168 14 is_stmt 0 view .LVU1018
 3240 0000 044B     		ldr	r3, .L227
 3241 0002 196C     		ldr	r1, [r3, #64]
 3242 0004 21F4C051 		bic	r1, r1, #6144
 3243 0008 1964     		str	r1, [r3, #64]
2171:FWLIB/src/stm32f4xx_rtc.c **** }
 3244              		.loc 1 2171 3 is_stmt 1 view .LVU1019
2171:FWLIB/src/stm32f4xx_rtc.c **** }
 3245              		.loc 1 2171 14 is_stmt 0 view .LVU1020
 3246 000a 1A6C     		ldr	r2, [r3, #64]
 3247 000c 0243     		orrs	r2, r2, r0
 3248 000e 1A64     		str	r2, [r3, #64]
2172:FWLIB/src/stm32f4xx_rtc.c **** 
 3249              		.loc 1 2172 1 view .LVU1021
 3250 0010 7047     		bx	lr
 3251              	.L228:
 3252 0012 00BF     		.align	2
 3253              	.L227:
 3254 0014 00280040 		.word	1073752064
 3255              		.cfi_endproc
 3256              	.LFE162:
 3258              		.section	.text.RTC_TamperSamplingFreqConfig,"ax",%progbits
 3259              		.align	1
 3260              		.global	RTC_TamperSamplingFreqConfig
 3261              		.syntax unified
 3262              		.thumb
 3263              		.thumb_func
 3264              		.fpu fpv4-sp-d16
 3266              	RTC_TamperSamplingFreqConfig:
 3267              	.LVL231:
 3268              	.LFB163:
2197:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 3269              		.loc 1 2197 1 is_stmt 1 view -0
 3270              		.cfi_startproc
 3271              		@ args = 0, pretend = 0, frame = 0
 3272              		@ frame_needed = 0, uses_anonymous_args = 0
 3273              		@ link register save eliminated.
2199:FWLIB/src/stm32f4xx_rtc.c ****  
 3274              		.loc 1 2199 3 view .LVU1023
2202:FWLIB/src/stm32f4xx_rtc.c **** 
 3275              		.loc 1 2202 3 view .LVU1024
2202:FWLIB/src/stm32f4xx_rtc.c **** 
 3276              		.loc 1 2202 14 is_stmt 0 view .LVU1025
 3277 0000 044B     		ldr	r3, .L230
 3278 0002 196C     		ldr	r1, [r3, #64]
 3279 0004 21F4E061 		bic	r1, r1, #1792
 3280 0008 1964     		str	r1, [r3, #64]
2205:FWLIB/src/stm32f4xx_rtc.c **** }
 3281              		.loc 1 2205 3 is_stmt 1 view .LVU1026
2205:FWLIB/src/stm32f4xx_rtc.c **** }
 3282              		.loc 1 2205 14 is_stmt 0 view .LVU1027
 3283 000a 1A6C     		ldr	r2, [r3, #64]
 3284 000c 0243     		orrs	r2, r2, r0
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 123


 3285 000e 1A64     		str	r2, [r3, #64]
2206:FWLIB/src/stm32f4xx_rtc.c **** 
 3286              		.loc 1 2206 1 view .LVU1028
 3287 0010 7047     		bx	lr
 3288              	.L231:
 3289 0012 00BF     		.align	2
 3290              	.L230:
 3291 0014 00280040 		.word	1073752064
 3292              		.cfi_endproc
 3293              	.LFE163:
 3295              		.section	.text.RTC_TamperPinsPrechargeDuration,"ax",%progbits
 3296              		.align	1
 3297              		.global	RTC_TamperPinsPrechargeDuration
 3298              		.syntax unified
 3299              		.thumb
 3300              		.thumb_func
 3301              		.fpu fpv4-sp-d16
 3303              	RTC_TamperPinsPrechargeDuration:
 3304              	.LVL232:
 3305              	.LFB164:
2220:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 3306              		.loc 1 2220 1 is_stmt 1 view -0
 3307              		.cfi_startproc
 3308              		@ args = 0, pretend = 0, frame = 0
 3309              		@ frame_needed = 0, uses_anonymous_args = 0
 3310              		@ link register save eliminated.
2222:FWLIB/src/stm32f4xx_rtc.c ****    
 3311              		.loc 1 2222 3 view .LVU1030
2225:FWLIB/src/stm32f4xx_rtc.c **** 
 3312              		.loc 1 2225 3 view .LVU1031
2225:FWLIB/src/stm32f4xx_rtc.c **** 
 3313              		.loc 1 2225 14 is_stmt 0 view .LVU1032
 3314 0000 044B     		ldr	r3, .L233
 3315 0002 196C     		ldr	r1, [r3, #64]
 3316 0004 21F4C041 		bic	r1, r1, #24576
 3317 0008 1964     		str	r1, [r3, #64]
2228:FWLIB/src/stm32f4xx_rtc.c **** }
 3318              		.loc 1 2228 3 is_stmt 1 view .LVU1033
2228:FWLIB/src/stm32f4xx_rtc.c **** }
 3319              		.loc 1 2228 14 is_stmt 0 view .LVU1034
 3320 000a 1A6C     		ldr	r2, [r3, #64]
 3321 000c 0243     		orrs	r2, r2, r0
 3322 000e 1A64     		str	r2, [r3, #64]
2229:FWLIB/src/stm32f4xx_rtc.c **** 
 3323              		.loc 1 2229 1 view .LVU1035
 3324 0010 7047     		bx	lr
 3325              	.L234:
 3326 0012 00BF     		.align	2
 3327              	.L233:
 3328 0014 00280040 		.word	1073752064
 3329              		.cfi_endproc
 3330              	.LFE164:
 3332              		.section	.text.RTC_TimeStampOnTamperDetectionCmd,"ax",%progbits
 3333              		.align	1
 3334              		.global	RTC_TimeStampOnTamperDetectionCmd
 3335              		.syntax unified
 3336              		.thumb
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 124


 3337              		.thumb_func
 3338              		.fpu fpv4-sp-d16
 3340              	RTC_TimeStampOnTamperDetectionCmd:
 3341              	.LVL233:
 3342              	.LFB165:
2240:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 3343              		.loc 1 2240 1 is_stmt 1 view -0
 3344              		.cfi_startproc
 3345              		@ args = 0, pretend = 0, frame = 0
 3346              		@ frame_needed = 0, uses_anonymous_args = 0
 3347              		@ link register save eliminated.
2242:FWLIB/src/stm32f4xx_rtc.c ****    
 3348              		.loc 1 2242 3 view .LVU1037
2244:FWLIB/src/stm32f4xx_rtc.c ****   {
 3349              		.loc 1 2244 3 view .LVU1038
2244:FWLIB/src/stm32f4xx_rtc.c ****   {
 3350              		.loc 1 2244 6 is_stmt 0 view .LVU1039
 3351 0000 28B1     		cbz	r0, .L236
2247:FWLIB/src/stm32f4xx_rtc.c ****   }
 3352              		.loc 1 2247 5 is_stmt 1 view .LVU1040
2247:FWLIB/src/stm32f4xx_rtc.c ****   }
 3353              		.loc 1 2247 16 is_stmt 0 view .LVU1041
 3354 0002 064A     		ldr	r2, .L238
 3355 0004 136C     		ldr	r3, [r2, #64]
 3356 0006 43F08003 		orr	r3, r3, #128
 3357 000a 1364     		str	r3, [r2, #64]
 3358 000c 7047     		bx	lr
 3359              	.L236:
2252:FWLIB/src/stm32f4xx_rtc.c ****   }
 3360              		.loc 1 2252 5 is_stmt 1 view .LVU1042
2252:FWLIB/src/stm32f4xx_rtc.c ****   }
 3361              		.loc 1 2252 16 is_stmt 0 view .LVU1043
 3362 000e 034A     		ldr	r2, .L238
 3363 0010 136C     		ldr	r3, [r2, #64]
 3364 0012 23F08003 		bic	r3, r3, #128
 3365 0016 1364     		str	r3, [r2, #64]
2254:FWLIB/src/stm32f4xx_rtc.c **** 
 3366              		.loc 1 2254 1 view .LVU1044
 3367 0018 7047     		bx	lr
 3368              	.L239:
 3369 001a 00BF     		.align	2
 3370              	.L238:
 3371 001c 00280040 		.word	1073752064
 3372              		.cfi_endproc
 3373              	.LFE165:
 3375              		.section	.text.RTC_TamperPullUpCmd,"ax",%progbits
 3376              		.align	1
 3377              		.global	RTC_TamperPullUpCmd
 3378              		.syntax unified
 3379              		.thumb
 3380              		.thumb_func
 3381              		.fpu fpv4-sp-d16
 3383              	RTC_TamperPullUpCmd:
 3384              	.LVL234:
 3385              	.LFB166:
2263:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 3386              		.loc 1 2263 1 is_stmt 1 view -0
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 125


 3387              		.cfi_startproc
 3388              		@ args = 0, pretend = 0, frame = 0
 3389              		@ frame_needed = 0, uses_anonymous_args = 0
 3390              		@ link register save eliminated.
2265:FWLIB/src/stm32f4xx_rtc.c ****   
 3391              		.loc 1 2265 3 view .LVU1046
2267:FWLIB/src/stm32f4xx_rtc.c ****   {
 3392              		.loc 1 2267 2 view .LVU1047
2267:FWLIB/src/stm32f4xx_rtc.c ****   {
 3393              		.loc 1 2267 5 is_stmt 0 view .LVU1048
 3394 0000 28B1     		cbz	r0, .L241
2270:FWLIB/src/stm32f4xx_rtc.c ****   }
 3395              		.loc 1 2270 5 is_stmt 1 view .LVU1049
2270:FWLIB/src/stm32f4xx_rtc.c ****   }
 3396              		.loc 1 2270 16 is_stmt 0 view .LVU1050
 3397 0002 064A     		ldr	r2, .L243
 3398 0004 136C     		ldr	r3, [r2, #64]
 3399 0006 23F40043 		bic	r3, r3, #32768
 3400 000a 1364     		str	r3, [r2, #64]
 3401 000c 7047     		bx	lr
 3402              	.L241:
2275:FWLIB/src/stm32f4xx_rtc.c ****   } 
 3403              		.loc 1 2275 5 is_stmt 1 view .LVU1051
2275:FWLIB/src/stm32f4xx_rtc.c ****   } 
 3404              		.loc 1 2275 16 is_stmt 0 view .LVU1052
 3405 000e 034A     		ldr	r2, .L243
 3406 0010 136C     		ldr	r3, [r2, #64]
 3407 0012 43F40043 		orr	r3, r3, #32768
 3408 0016 1364     		str	r3, [r2, #64]
2277:FWLIB/src/stm32f4xx_rtc.c **** 
 3409              		.loc 1 2277 1 view .LVU1053
 3410 0018 7047     		bx	lr
 3411              	.L244:
 3412 001a 00BF     		.align	2
 3413              	.L243:
 3414 001c 00280040 		.word	1073752064
 3415              		.cfi_endproc
 3416              	.LFE166:
 3418              		.section	.text.RTC_WriteBackupRegister,"ax",%progbits
 3419              		.align	1
 3420              		.global	RTC_WriteBackupRegister
 3421              		.syntax unified
 3422              		.thumb
 3423              		.thumb_func
 3424              		.fpu fpv4-sp-d16
 3426              	RTC_WriteBackupRegister:
 3427              	.LVL235:
 3428              	.LFB167:
2304:FWLIB/src/stm32f4xx_rtc.c ****   __IO uint32_t tmp = 0;
 3429              		.loc 1 2304 1 is_stmt 1 view -0
 3430              		.cfi_startproc
 3431              		@ args = 0, pretend = 0, frame = 8
 3432              		@ frame_needed = 0, uses_anonymous_args = 0
 3433              		@ link register save eliminated.
2304:FWLIB/src/stm32f4xx_rtc.c ****   __IO uint32_t tmp = 0;
 3434              		.loc 1 2304 1 is_stmt 0 view .LVU1055
 3435 0000 82B0     		sub	sp, sp, #8
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 126


 3436              	.LCFI37:
 3437              		.cfi_def_cfa_offset 8
2305:FWLIB/src/stm32f4xx_rtc.c ****   
 3438              		.loc 1 2305 3 is_stmt 1 view .LVU1056
2305:FWLIB/src/stm32f4xx_rtc.c ****   
 3439              		.loc 1 2305 17 is_stmt 0 view .LVU1057
 3440 0002 0023     		movs	r3, #0
 3441 0004 0193     		str	r3, [sp, #4]
2308:FWLIB/src/stm32f4xx_rtc.c **** 
 3442              		.loc 1 2308 3 is_stmt 1 view .LVU1058
2310:FWLIB/src/stm32f4xx_rtc.c ****   tmp += (RTC_BKP_DR * 4);
 3443              		.loc 1 2310 3 view .LVU1059
2310:FWLIB/src/stm32f4xx_rtc.c ****   tmp += (RTC_BKP_DR * 4);
 3444              		.loc 1 2310 7 is_stmt 0 view .LVU1060
 3445 0006 054B     		ldr	r3, .L247
 3446 0008 0193     		str	r3, [sp, #4]
2311:FWLIB/src/stm32f4xx_rtc.c **** 
 3447              		.loc 1 2311 3 is_stmt 1 view .LVU1061
2311:FWLIB/src/stm32f4xx_rtc.c **** 
 3448              		.loc 1 2311 7 is_stmt 0 view .LVU1062
 3449 000a 019B     		ldr	r3, [sp, #4]
 3450 000c 03EB8003 		add	r3, r3, r0, lsl #2
 3451 0010 0193     		str	r3, [sp, #4]
2314:FWLIB/src/stm32f4xx_rtc.c **** }
 3452              		.loc 1 2314 3 is_stmt 1 view .LVU1063
2314:FWLIB/src/stm32f4xx_rtc.c **** }
 3453              		.loc 1 2314 4 is_stmt 0 view .LVU1064
 3454 0012 019B     		ldr	r3, [sp, #4]
2314:FWLIB/src/stm32f4xx_rtc.c **** }
 3455              		.loc 1 2314 25 view .LVU1065
 3456 0014 1960     		str	r1, [r3]
2315:FWLIB/src/stm32f4xx_rtc.c **** 
 3457              		.loc 1 2315 1 view .LVU1066
 3458 0016 02B0     		add	sp, sp, #8
 3459              	.LCFI38:
 3460              		.cfi_def_cfa_offset 0
 3461              		@ sp needed
 3462 0018 7047     		bx	lr
 3463              	.L248:
 3464 001a 00BF     		.align	2
 3465              	.L247:
 3466 001c 50280040 		.word	1073752144
 3467              		.cfi_endproc
 3468              	.LFE167:
 3470              		.section	.text.RTC_ReadBackupRegister,"ax",%progbits
 3471              		.align	1
 3472              		.global	RTC_ReadBackupRegister
 3473              		.syntax unified
 3474              		.thumb
 3475              		.thumb_func
 3476              		.fpu fpv4-sp-d16
 3478              	RTC_ReadBackupRegister:
 3479              	.LVL236:
 3480              	.LFB168:
2325:FWLIB/src/stm32f4xx_rtc.c ****   __IO uint32_t tmp = 0;
 3481              		.loc 1 2325 1 is_stmt 1 view -0
 3482              		.cfi_startproc
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 127


 3483              		@ args = 0, pretend = 0, frame = 8
 3484              		@ frame_needed = 0, uses_anonymous_args = 0
 3485              		@ link register save eliminated.
2325:FWLIB/src/stm32f4xx_rtc.c ****   __IO uint32_t tmp = 0;
 3486              		.loc 1 2325 1 is_stmt 0 view .LVU1068
 3487 0000 82B0     		sub	sp, sp, #8
 3488              	.LCFI39:
 3489              		.cfi_def_cfa_offset 8
2326:FWLIB/src/stm32f4xx_rtc.c ****   
 3490              		.loc 1 2326 3 is_stmt 1 view .LVU1069
2326:FWLIB/src/stm32f4xx_rtc.c ****   
 3491              		.loc 1 2326 17 is_stmt 0 view .LVU1070
 3492 0002 0023     		movs	r3, #0
 3493 0004 0193     		str	r3, [sp, #4]
2329:FWLIB/src/stm32f4xx_rtc.c **** 
 3494              		.loc 1 2329 3 is_stmt 1 view .LVU1071
2331:FWLIB/src/stm32f4xx_rtc.c ****   tmp += (RTC_BKP_DR * 4);
 3495              		.loc 1 2331 3 view .LVU1072
2331:FWLIB/src/stm32f4xx_rtc.c ****   tmp += (RTC_BKP_DR * 4);
 3496              		.loc 1 2331 7 is_stmt 0 view .LVU1073
 3497 0006 054B     		ldr	r3, .L251
 3498 0008 0193     		str	r3, [sp, #4]
2332:FWLIB/src/stm32f4xx_rtc.c ****   
 3499              		.loc 1 2332 3 is_stmt 1 view .LVU1074
2332:FWLIB/src/stm32f4xx_rtc.c ****   
 3500              		.loc 1 2332 7 is_stmt 0 view .LVU1075
 3501 000a 019B     		ldr	r3, [sp, #4]
 3502 000c 03EB8003 		add	r3, r3, r0, lsl #2
 3503 0010 0193     		str	r3, [sp, #4]
2335:FWLIB/src/stm32f4xx_rtc.c **** }
 3504              		.loc 1 2335 3 is_stmt 1 view .LVU1076
2335:FWLIB/src/stm32f4xx_rtc.c **** }
 3505              		.loc 1 2335 12 is_stmt 0 view .LVU1077
 3506 0012 019B     		ldr	r3, [sp, #4]
2335:FWLIB/src/stm32f4xx_rtc.c **** }
 3507              		.loc 1 2335 11 view .LVU1078
 3508 0014 1868     		ldr	r0, [r3]
 3509              	.LVL237:
2336:FWLIB/src/stm32f4xx_rtc.c **** 
 3510              		.loc 1 2336 1 view .LVU1079
 3511 0016 02B0     		add	sp, sp, #8
 3512              	.LCFI40:
 3513              		.cfi_def_cfa_offset 0
 3514              		@ sp needed
 3515 0018 7047     		bx	lr
 3516              	.L252:
 3517 001a 00BF     		.align	2
 3518              	.L251:
 3519 001c 50280040 		.word	1073752144
 3520              		.cfi_endproc
 3521              	.LFE168:
 3523              		.section	.text.RTC_TamperPinSelection,"ax",%progbits
 3524              		.align	1
 3525              		.global	RTC_TamperPinSelection
 3526              		.syntax unified
 3527              		.thumb
 3528              		.thumb_func
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 128


 3529              		.fpu fpv4-sp-d16
 3531              	RTC_TamperPinSelection:
 3532              	.LVL238:
 3533              	.LFB169:
2364:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 3534              		.loc 1 2364 1 is_stmt 1 view -0
 3535              		.cfi_startproc
 3536              		@ args = 0, pretend = 0, frame = 0
 3537              		@ frame_needed = 0, uses_anonymous_args = 0
 3538              		@ link register save eliminated.
2366:FWLIB/src/stm32f4xx_rtc.c ****   
 3539              		.loc 1 2366 3 view .LVU1081
2368:FWLIB/src/stm32f4xx_rtc.c ****   RTC->TAFCR |= (uint32_t)(RTC_TamperPin);  
 3540              		.loc 1 2368 3 view .LVU1082
2368:FWLIB/src/stm32f4xx_rtc.c ****   RTC->TAFCR |= (uint32_t)(RTC_TamperPin);  
 3541              		.loc 1 2368 14 is_stmt 0 view .LVU1083
 3542 0000 044B     		ldr	r3, .L254
 3543 0002 196C     		ldr	r1, [r3, #64]
 3544 0004 21F48031 		bic	r1, r1, #65536
 3545 0008 1964     		str	r1, [r3, #64]
2369:FWLIB/src/stm32f4xx_rtc.c **** }
 3546              		.loc 1 2369 3 is_stmt 1 view .LVU1084
2369:FWLIB/src/stm32f4xx_rtc.c **** }
 3547              		.loc 1 2369 14 is_stmt 0 view .LVU1085
 3548 000a 1A6C     		ldr	r2, [r3, #64]
 3549 000c 0243     		orrs	r2, r2, r0
 3550 000e 1A64     		str	r2, [r3, #64]
2370:FWLIB/src/stm32f4xx_rtc.c **** 
 3551              		.loc 1 2370 1 view .LVU1086
 3552 0010 7047     		bx	lr
 3553              	.L255:
 3554 0012 00BF     		.align	2
 3555              	.L254:
 3556 0014 00280040 		.word	1073752064
 3557              		.cfi_endproc
 3558              	.LFE169:
 3560              		.section	.text.RTC_TimeStampPinSelection,"ax",%progbits
 3561              		.align	1
 3562              		.global	RTC_TimeStampPinSelection
 3563              		.syntax unified
 3564              		.thumb
 3565              		.thumb_func
 3566              		.fpu fpv4-sp-d16
 3568              	RTC_TimeStampPinSelection:
 3569              	.LVL239:
 3570              	.LFB170:
2381:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 3571              		.loc 1 2381 1 is_stmt 1 view -0
 3572              		.cfi_startproc
 3573              		@ args = 0, pretend = 0, frame = 0
 3574              		@ frame_needed = 0, uses_anonymous_args = 0
 3575              		@ link register save eliminated.
2383:FWLIB/src/stm32f4xx_rtc.c ****   
 3576              		.loc 1 2383 3 view .LVU1088
2385:FWLIB/src/stm32f4xx_rtc.c ****   RTC->TAFCR |= (uint32_t)(RTC_TimeStampPin);  
 3577              		.loc 1 2385 3 view .LVU1089
2385:FWLIB/src/stm32f4xx_rtc.c ****   RTC->TAFCR |= (uint32_t)(RTC_TimeStampPin);  
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 129


 3578              		.loc 1 2385 14 is_stmt 0 view .LVU1090
 3579 0000 044B     		ldr	r3, .L257
 3580 0002 196C     		ldr	r1, [r3, #64]
 3581 0004 21F40031 		bic	r1, r1, #131072
 3582 0008 1964     		str	r1, [r3, #64]
2386:FWLIB/src/stm32f4xx_rtc.c **** }
 3583              		.loc 1 2386 3 is_stmt 1 view .LVU1091
2386:FWLIB/src/stm32f4xx_rtc.c **** }
 3584              		.loc 1 2386 14 is_stmt 0 view .LVU1092
 3585 000a 1A6C     		ldr	r2, [r3, #64]
 3586 000c 0243     		orrs	r2, r2, r0
 3587 000e 1A64     		str	r2, [r3, #64]
2387:FWLIB/src/stm32f4xx_rtc.c **** 
 3588              		.loc 1 2387 1 view .LVU1093
 3589 0010 7047     		bx	lr
 3590              	.L258:
 3591 0012 00BF     		.align	2
 3592              	.L257:
 3593 0014 00280040 		.word	1073752064
 3594              		.cfi_endproc
 3595              	.LFE170:
 3597              		.section	.text.RTC_OutputTypeConfig,"ax",%progbits
 3598              		.align	1
 3599              		.global	RTC_OutputTypeConfig
 3600              		.syntax unified
 3601              		.thumb
 3602              		.thumb_func
 3603              		.fpu fpv4-sp-d16
 3605              	RTC_OutputTypeConfig:
 3606              	.LVL240:
 3607              	.LFB171:
2400:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 3608              		.loc 1 2400 1 is_stmt 1 view -0
 3609              		.cfi_startproc
 3610              		@ args = 0, pretend = 0, frame = 0
 3611              		@ frame_needed = 0, uses_anonymous_args = 0
 3612              		@ link register save eliminated.
2402:FWLIB/src/stm32f4xx_rtc.c ****   
 3613              		.loc 1 2402 3 view .LVU1095
2404:FWLIB/src/stm32f4xx_rtc.c ****   RTC->TAFCR |= (uint32_t)(RTC_OutputType);  
 3614              		.loc 1 2404 3 view .LVU1096
2404:FWLIB/src/stm32f4xx_rtc.c ****   RTC->TAFCR |= (uint32_t)(RTC_OutputType);  
 3615              		.loc 1 2404 14 is_stmt 0 view .LVU1097
 3616 0000 044B     		ldr	r3, .L260
 3617 0002 196C     		ldr	r1, [r3, #64]
 3618 0004 21F48021 		bic	r1, r1, #262144
 3619 0008 1964     		str	r1, [r3, #64]
2405:FWLIB/src/stm32f4xx_rtc.c **** }
 3620              		.loc 1 2405 3 is_stmt 1 view .LVU1098
2405:FWLIB/src/stm32f4xx_rtc.c **** }
 3621              		.loc 1 2405 14 is_stmt 0 view .LVU1099
 3622 000a 1A6C     		ldr	r2, [r3, #64]
 3623 000c 0243     		orrs	r2, r2, r0
 3624 000e 1A64     		str	r2, [r3, #64]
2406:FWLIB/src/stm32f4xx_rtc.c **** 
 3625              		.loc 1 2406 1 view .LVU1100
 3626 0010 7047     		bx	lr
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 130


 3627              	.L261:
 3628 0012 00BF     		.align	2
 3629              	.L260:
 3630 0014 00280040 		.word	1073752064
 3631              		.cfi_endproc
 3632              	.LFE171:
 3634              		.section	.text.RTC_SynchroShiftConfig,"ax",%progbits
 3635              		.align	1
 3636              		.global	RTC_SynchroShiftConfig
 3637              		.syntax unified
 3638              		.thumb
 3639              		.thumb_func
 3640              		.fpu fpv4-sp-d16
 3642              	RTC_SynchroShiftConfig:
 3643              	.LVL241:
 3644              	.LFB172:
2438:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 3645              		.loc 1 2438 1 is_stmt 1 view -0
 3646              		.cfi_startproc
 3647              		@ args = 0, pretend = 0, frame = 0
 3648              		@ frame_needed = 0, uses_anonymous_args = 0
2438:FWLIB/src/stm32f4xx_rtc.c ****   ErrorStatus status = ERROR;
 3649              		.loc 1 2438 1 is_stmt 0 view .LVU1102
 3650 0000 08B5     		push	{r3, lr}
 3651              	.LCFI41:
 3652              		.cfi_def_cfa_offset 8
 3653              		.cfi_offset 3, -8
 3654              		.cfi_offset 14, -4
2439:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t shpfcount = 0;
 3655              		.loc 1 2439 3 is_stmt 1 view .LVU1103
 3656              	.LVL242:
2440:FWLIB/src/stm32f4xx_rtc.c **** 
 3657              		.loc 1 2440 3 view .LVU1104
2443:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_RTC_SHIFT_SUBFS(RTC_ShiftSubFS));
 3658              		.loc 1 2443 3 view .LVU1105
2444:FWLIB/src/stm32f4xx_rtc.c **** 
 3659              		.loc 1 2444 3 view .LVU1106
2447:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 3660              		.loc 1 2447 3 view .LVU1107
2447:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 3661              		.loc 1 2447 12 is_stmt 0 view .LVU1108
 3662 0002 164B     		ldr	r3, .L273
 3663 0004 CA22     		movs	r2, #202
 3664 0006 5A62     		str	r2, [r3, #36]
2448:FWLIB/src/stm32f4xx_rtc.c ****   
 3665              		.loc 1 2448 3 is_stmt 1 view .LVU1109
2448:FWLIB/src/stm32f4xx_rtc.c ****   
 3666              		.loc 1 2448 12 is_stmt 0 view .LVU1110
 3667 0008 5322     		movs	r2, #83
 3668 000a 5A62     		str	r2, [r3, #36]
2451:FWLIB/src/stm32f4xx_rtc.c ****   {
 3669              		.loc 1 2451 3 is_stmt 1 view .LVU1111
2451:FWLIB/src/stm32f4xx_rtc.c ****   {
 3670              		.loc 1 2451 11 is_stmt 0 view .LVU1112
 3671 000c DB68     		ldr	r3, [r3, #12]
2451:FWLIB/src/stm32f4xx_rtc.c ****   {
 3672              		.loc 1 2451 6 view .LVU1113
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 131


 3673 000e 13F0080F 		tst	r3, #8
 3674 0012 0BD1     		bne	.L267
 3675              	.LVL243:
 3676              	.L264:
2461:FWLIB/src/stm32f4xx_rtc.c ****   {
 3677              		.loc 1 2461 3 is_stmt 1 view .LVU1114
2461:FWLIB/src/stm32f4xx_rtc.c ****   {
 3678              		.loc 1 2461 11 is_stmt 0 view .LVU1115
 3679 0014 114B     		ldr	r3, .L273
 3680 0016 DB68     		ldr	r3, [r3, #12]
2461:FWLIB/src/stm32f4xx_rtc.c ****   {
 3681              		.loc 1 2461 6 view .LVU1116
 3682 0018 13F0080F 		tst	r3, #8
 3683 001c 19D1     		bne	.L268
2464:FWLIB/src/stm32f4xx_rtc.c ****     {
 3684              		.loc 1 2464 5 is_stmt 1 view .LVU1117
2464:FWLIB/src/stm32f4xx_rtc.c ****     {
 3685              		.loc 1 2464 12 is_stmt 0 view .LVU1118
 3686 001e 0F4B     		ldr	r3, .L273
 3687 0020 9B68     		ldr	r3, [r3, #8]
2464:FWLIB/src/stm32f4xx_rtc.c ****     {
 3688              		.loc 1 2464 7 view .LVU1119
 3689 0022 13F0100F 		tst	r3, #16
 3690 0026 0CD0     		beq	.L272
2480:FWLIB/src/stm32f4xx_rtc.c ****     }
 3691              		.loc 1 2480 14 view .LVU1120
 3692 0028 0020     		movs	r0, #0
 3693              	.LVL244:
2480:FWLIB/src/stm32f4xx_rtc.c ****     }
 3694              		.loc 1 2480 14 view .LVU1121
 3695 002a 13E0     		b	.L266
 3696              	.LVL245:
 3697              	.L267:
2440:FWLIB/src/stm32f4xx_rtc.c **** 
 3698              		.loc 1 2440 12 view .LVU1122
 3699 002c 0023     		movs	r3, #0
 3700              	.LVL246:
 3701              	.L263:
2454:FWLIB/src/stm32f4xx_rtc.c ****     {
 3702              		.loc 1 2454 11 is_stmt 1 view .LVU1123
2454:FWLIB/src/stm32f4xx_rtc.c ****     {
 3703              		.loc 1 2454 17 is_stmt 0 view .LVU1124
 3704 002e 0B4A     		ldr	r2, .L273
 3705 0030 D268     		ldr	r2, [r2, #12]
2454:FWLIB/src/stm32f4xx_rtc.c ****     {
 3706              		.loc 1 2454 11 view .LVU1125
 3707 0032 12F0080F 		tst	r2, #8
 3708 0036 EDD0     		beq	.L264
2454:FWLIB/src/stm32f4xx_rtc.c ****     {
 3709              		.loc 1 2454 49 discriminator 1 view .LVU1126
 3710 0038 B3F5805F 		cmp	r3, #4096
 3711 003c EAD0     		beq	.L264
2456:FWLIB/src/stm32f4xx_rtc.c ****     }
 3712              		.loc 1 2456 7 is_stmt 1 view .LVU1127
2456:FWLIB/src/stm32f4xx_rtc.c ****     }
 3713              		.loc 1 2456 16 is_stmt 0 view .LVU1128
 3714 003e 0133     		adds	r3, r3, #1
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 132


 3715              	.LVL247:
2456:FWLIB/src/stm32f4xx_rtc.c ****     }
 3716              		.loc 1 2456 16 view .LVU1129
 3717 0040 F5E7     		b	.L263
 3718              	.LVL248:
 3719              	.L272:
2467:FWLIB/src/stm32f4xx_rtc.c ****     
 3720              		.loc 1 2467 7 is_stmt 1 view .LVU1130
2467:FWLIB/src/stm32f4xx_rtc.c ****     
 3721              		.loc 1 2467 58 is_stmt 0 view .LVU1131
 3722 0042 0143     		orrs	r1, r1, r0
 3723              	.LVL249:
2467:FWLIB/src/stm32f4xx_rtc.c ****     
 3724              		.loc 1 2467 19 view .LVU1132
 3725 0044 054B     		ldr	r3, .L273
 3726 0046 D962     		str	r1, [r3, #44]
2469:FWLIB/src/stm32f4xx_rtc.c ****       {
 3727              		.loc 1 2469 7 is_stmt 1 view .LVU1133
2469:FWLIB/src/stm32f4xx_rtc.c ****       {
 3728              		.loc 1 2469 10 is_stmt 0 view .LVU1134
 3729 0048 FFF7FEFF 		bl	RTC_WaitForSynchro
 3730              	.LVL250:
2469:FWLIB/src/stm32f4xx_rtc.c ****       {
 3731              		.loc 1 2469 9 view .LVU1135
 3732 004c 10B1     		cbz	r0, .L266
2475:FWLIB/src/stm32f4xx_rtc.c ****       }
 3733              		.loc 1 2475 16 view .LVU1136
 3734 004e 0120     		movs	r0, #1
 3735 0050 00E0     		b	.L266
 3736              	.LVL251:
 3737              	.L268:
2485:FWLIB/src/stm32f4xx_rtc.c ****   }
 3738              		.loc 1 2485 12 view .LVU1137
 3739 0052 0020     		movs	r0, #0
 3740              	.LVL252:
 3741              	.L266:
2489:FWLIB/src/stm32f4xx_rtc.c ****   
 3742              		.loc 1 2489 3 is_stmt 1 view .LVU1138
2489:FWLIB/src/stm32f4xx_rtc.c ****   
 3743              		.loc 1 2489 12 is_stmt 0 view .LVU1139
 3744 0054 014B     		ldr	r3, .L273
 3745 0056 FF22     		movs	r2, #255
 3746 0058 5A62     		str	r2, [r3, #36]
2491:FWLIB/src/stm32f4xx_rtc.c **** }
 3747              		.loc 1 2491 3 is_stmt 1 view .LVU1140
2492:FWLIB/src/stm32f4xx_rtc.c **** 
 3748              		.loc 1 2492 1 is_stmt 0 view .LVU1141
 3749 005a 08BD     		pop	{r3, pc}
 3750              	.L274:
 3751              		.align	2
 3752              	.L273:
 3753 005c 00280040 		.word	1073752064
 3754              		.cfi_endproc
 3755              	.LFE172:
 3757              		.section	.text.RTC_ITConfig,"ax",%progbits
 3758              		.align	1
 3759              		.global	RTC_ITConfig
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 133


 3760              		.syntax unified
 3761              		.thumb
 3762              		.thumb_func
 3763              		.fpu fpv4-sp-d16
 3765              	RTC_ITConfig:
 3766              	.LVL253:
 3767              	.LFB173:
2558:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 3768              		.loc 1 2558 1 is_stmt 1 view -0
 3769              		.cfi_startproc
 3770              		@ args = 0, pretend = 0, frame = 0
 3771              		@ frame_needed = 0, uses_anonymous_args = 0
 3772              		@ link register save eliminated.
2560:FWLIB/src/stm32f4xx_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3773              		.loc 1 2560 3 view .LVU1143
2561:FWLIB/src/stm32f4xx_rtc.c **** 
 3774              		.loc 1 2561 3 view .LVU1144
2564:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 3775              		.loc 1 2564 3 view .LVU1145
2564:FWLIB/src/stm32f4xx_rtc.c ****   RTC->WPR = 0x53;
 3776              		.loc 1 2564 12 is_stmt 0 view .LVU1146
 3777 0000 104B     		ldr	r3, .L278
 3778 0002 CA22     		movs	r2, #202
 3779 0004 5A62     		str	r2, [r3, #36]
2565:FWLIB/src/stm32f4xx_rtc.c **** 
 3780              		.loc 1 2565 3 is_stmt 1 view .LVU1147
2565:FWLIB/src/stm32f4xx_rtc.c **** 
 3781              		.loc 1 2565 12 is_stmt 0 view .LVU1148
 3782 0006 5322     		movs	r2, #83
 3783 0008 5A62     		str	r2, [r3, #36]
2567:FWLIB/src/stm32f4xx_rtc.c ****   {
 3784              		.loc 1 2567 3 is_stmt 1 view .LVU1149
2567:FWLIB/src/stm32f4xx_rtc.c ****   {
 3785              		.loc 1 2567 6 is_stmt 0 view .LVU1150
 3786 000a 69B1     		cbz	r1, .L276
2570:FWLIB/src/stm32f4xx_rtc.c ****     /* Configure the Tamper Interrupt in the RTC_TAFCR */
 3787              		.loc 1 2570 5 is_stmt 1 view .LVU1151
2570:FWLIB/src/stm32f4xx_rtc.c ****     /* Configure the Tamper Interrupt in the RTC_TAFCR */
 3788              		.loc 1 2570 13 is_stmt 0 view .LVU1152
 3789 000c 9A68     		ldr	r2, [r3, #8]
2570:FWLIB/src/stm32f4xx_rtc.c ****     /* Configure the Tamper Interrupt in the RTC_TAFCR */
 3790              		.loc 1 2570 16 view .LVU1153
 3791 000e 20F00401 		bic	r1, r0, #4
 3792              	.LVL254:
2570:FWLIB/src/stm32f4xx_rtc.c ****     /* Configure the Tamper Interrupt in the RTC_TAFCR */
 3793              		.loc 1 2570 13 view .LVU1154
 3794 0012 0A43     		orrs	r2, r2, r1
 3795 0014 9A60     		str	r2, [r3, #8]
2572:FWLIB/src/stm32f4xx_rtc.c ****   }
 3796              		.loc 1 2572 5 is_stmt 1 view .LVU1155
2572:FWLIB/src/stm32f4xx_rtc.c ****   }
 3797              		.loc 1 2572 16 is_stmt 0 view .LVU1156
 3798 0016 1A6C     		ldr	r2, [r3, #64]
2572:FWLIB/src/stm32f4xx_rtc.c ****   }
 3799              		.loc 1 2572 19 view .LVU1157
 3800 0018 00F00400 		and	r0, r0, #4
 3801              	.LVL255:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 134


2572:FWLIB/src/stm32f4xx_rtc.c ****   }
 3802              		.loc 1 2572 16 view .LVU1158
 3803 001c 1043     		orrs	r0, r0, r2
 3804 001e 1864     		str	r0, [r3, #64]
 3805              	.L277:
2582:FWLIB/src/stm32f4xx_rtc.c **** }
 3806              		.loc 1 2582 3 is_stmt 1 view .LVU1159
2582:FWLIB/src/stm32f4xx_rtc.c **** }
 3807              		.loc 1 2582 12 is_stmt 0 view .LVU1160
 3808 0020 084B     		ldr	r3, .L278
 3809 0022 FF22     		movs	r2, #255
 3810 0024 5A62     		str	r2, [r3, #36]
2583:FWLIB/src/stm32f4xx_rtc.c **** 
 3811              		.loc 1 2583 1 view .LVU1161
 3812 0026 7047     		bx	lr
 3813              	.LVL256:
 3814              	.L276:
2577:FWLIB/src/stm32f4xx_rtc.c ****     /* Configure the Tamper Interrupt in the RTC_TAFCR */
 3815              		.loc 1 2577 5 is_stmt 1 view .LVU1162
2577:FWLIB/src/stm32f4xx_rtc.c ****     /* Configure the Tamper Interrupt in the RTC_TAFCR */
 3816              		.loc 1 2577 13 is_stmt 0 view .LVU1163
 3817 0028 064B     		ldr	r3, .L278
 3818 002a 9A68     		ldr	r2, [r3, #8]
2577:FWLIB/src/stm32f4xx_rtc.c ****     /* Configure the Tamper Interrupt in the RTC_TAFCR */
 3819              		.loc 1 2577 35 view .LVU1164
 3820 002c 20F00401 		bic	r1, r0, #4
 3821              	.LVL257:
2577:FWLIB/src/stm32f4xx_rtc.c ****     /* Configure the Tamper Interrupt in the RTC_TAFCR */
 3822              		.loc 1 2577 13 view .LVU1165
 3823 0030 22EA0102 		bic	r2, r2, r1
 3824 0034 9A60     		str	r2, [r3, #8]
2579:FWLIB/src/stm32f4xx_rtc.c ****   }
 3825              		.loc 1 2579 5 is_stmt 1 view .LVU1166
2579:FWLIB/src/stm32f4xx_rtc.c ****   }
 3826              		.loc 1 2579 16 is_stmt 0 view .LVU1167
 3827 0036 1A6C     		ldr	r2, [r3, #64]
2579:FWLIB/src/stm32f4xx_rtc.c ****   }
 3828              		.loc 1 2579 38 view .LVU1168
 3829 0038 00F00400 		and	r0, r0, #4
 3830              	.LVL258:
2579:FWLIB/src/stm32f4xx_rtc.c ****   }
 3831              		.loc 1 2579 16 view .LVU1169
 3832 003c 22EA0000 		bic	r0, r2, r0
 3833 0040 1864     		str	r0, [r3, #64]
 3834 0042 EDE7     		b	.L277
 3835              	.L279:
 3836              		.align	2
 3837              	.L278:
 3838 0044 00280040 		.word	1073752064
 3839              		.cfi_endproc
 3840              	.LFE173:
 3842              		.section	.text.RTC_GetFlagStatus,"ax",%progbits
 3843              		.align	1
 3844              		.global	RTC_GetFlagStatus
 3845              		.syntax unified
 3846              		.thumb
 3847              		.thumb_func
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 135


 3848              		.fpu fpv4-sp-d16
 3850              	RTC_GetFlagStatus:
 3851              	.LVL259:
 3852              	.LFB174:
2607:FWLIB/src/stm32f4xx_rtc.c ****   FlagStatus bitstatus = RESET;
 3853              		.loc 1 2607 1 is_stmt 1 view -0
 3854              		.cfi_startproc
 3855              		@ args = 0, pretend = 0, frame = 0
 3856              		@ frame_needed = 0, uses_anonymous_args = 0
 3857              		@ link register save eliminated.
2608:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 3858              		.loc 1 2608 3 view .LVU1171
2609:FWLIB/src/stm32f4xx_rtc.c ****   
 3859              		.loc 1 2609 3 view .LVU1172
2612:FWLIB/src/stm32f4xx_rtc.c ****   
 3860              		.loc 1 2612 3 view .LVU1173
2615:FWLIB/src/stm32f4xx_rtc.c ****   
 3861              		.loc 1 2615 3 view .LVU1174
2615:FWLIB/src/stm32f4xx_rtc.c ****   
 3862              		.loc 1 2615 26 is_stmt 0 view .LVU1175
 3863 0000 074B     		ldr	r3, .L283
 3864 0002 DB68     		ldr	r3, [r3, #12]
2615:FWLIB/src/stm32f4xx_rtc.c ****   
 3865              		.loc 1 2615 10 view .LVU1176
 3866 0004 23F07F43 		bic	r3, r3, #-16777216
 3867 0008 23F47E03 		bic	r3, r3, #16646144
 3868 000c 23F40043 		bic	r3, r3, #32768
 3869 0010 23F08003 		bic	r3, r3, #128
 3870              	.LVL260:
2618:FWLIB/src/stm32f4xx_rtc.c ****   {
 3871              		.loc 1 2618 3 is_stmt 1 view .LVU1177
2618:FWLIB/src/stm32f4xx_rtc.c ****   {
 3872              		.loc 1 2618 6 is_stmt 0 view .LVU1178
 3873 0014 0342     		tst	r3, r0
 3874 0016 01D0     		beq	.L282
2620:FWLIB/src/stm32f4xx_rtc.c ****   }
 3875              		.loc 1 2620 15 view .LVU1179
 3876 0018 0120     		movs	r0, #1
 3877              	.LVL261:
2620:FWLIB/src/stm32f4xx_rtc.c ****   }
 3878              		.loc 1 2620 15 view .LVU1180
 3879 001a 7047     		bx	lr
 3880              	.LVL262:
 3881              	.L282:
2624:FWLIB/src/stm32f4xx_rtc.c ****   }
 3882              		.loc 1 2624 15 view .LVU1181
 3883 001c 0020     		movs	r0, #0
 3884              	.LVL263:
2626:FWLIB/src/stm32f4xx_rtc.c **** }
 3885              		.loc 1 2626 3 is_stmt 1 view .LVU1182
2627:FWLIB/src/stm32f4xx_rtc.c **** 
 3886              		.loc 1 2627 1 is_stmt 0 view .LVU1183
 3887 001e 7047     		bx	lr
 3888              	.L284:
 3889              		.align	2
 3890              	.L283:
 3891 0020 00280040 		.word	1073752064
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 136


 3892              		.cfi_endproc
 3893              	.LFE174:
 3895              		.section	.text.RTC_ClearFlag,"ax",%progbits
 3896              		.align	1
 3897              		.global	RTC_ClearFlag
 3898              		.syntax unified
 3899              		.thumb
 3900              		.thumb_func
 3901              		.fpu fpv4-sp-d16
 3903              	RTC_ClearFlag:
 3904              	.LVL264:
 3905              	.LFB175:
2644:FWLIB/src/stm32f4xx_rtc.c ****   /* Check the parameters */
 3906              		.loc 1 2644 1 is_stmt 1 view -0
 3907              		.cfi_startproc
 3908              		@ args = 0, pretend = 0, frame = 0
 3909              		@ frame_needed = 0, uses_anonymous_args = 0
 3910              		@ link register save eliminated.
2646:FWLIB/src/stm32f4xx_rtc.c **** 
 3911              		.loc 1 2646 3 view .LVU1185
2649:FWLIB/src/stm32f4xx_rtc.c **** }
 3912              		.loc 1 2649 3 view .LVU1186
2649:FWLIB/src/stm32f4xx_rtc.c **** }
 3913              		.loc 1 2649 63 is_stmt 0 view .LVU1187
 3914 0000 80B2     		uxth	r0, r0
 3915              	.LVL265:
2649:FWLIB/src/stm32f4xx_rtc.c **** }
 3916              		.loc 1 2649 63 view .LVU1188
 3917 0002 40F08003 		orr	r3, r0, #128
2649:FWLIB/src/stm32f4xx_rtc.c **** }
 3918              		.loc 1 2649 93 view .LVU1189
 3919 0006 044A     		ldr	r2, .L286
 3920 0008 D068     		ldr	r0, [r2, #12]
2649:FWLIB/src/stm32f4xx_rtc.c **** }
 3921              		.loc 1 2649 79 view .LVU1190
 3922 000a 00F08000 		and	r0, r0, #128
2649:FWLIB/src/stm32f4xx_rtc.c **** }
 3923              		.loc 1 2649 14 view .LVU1191
 3924 000e 60EA0300 		orn	r0, r0, r3
2649:FWLIB/src/stm32f4xx_rtc.c **** }
 3925              		.loc 1 2649 12 view .LVU1192
 3926 0012 D060     		str	r0, [r2, #12]
2650:FWLIB/src/stm32f4xx_rtc.c **** 
 3927              		.loc 1 2650 1 view .LVU1193
 3928 0014 7047     		bx	lr
 3929              	.L287:
 3930 0016 00BF     		.align	2
 3931              	.L286:
 3932 0018 00280040 		.word	1073752064
 3933              		.cfi_endproc
 3934              	.LFE175:
 3936              		.section	.text.RTC_GetITStatus,"ax",%progbits
 3937              		.align	1
 3938              		.global	RTC_GetITStatus
 3939              		.syntax unified
 3940              		.thumb
 3941              		.thumb_func
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 137


 3942              		.fpu fpv4-sp-d16
 3944              	RTC_GetITStatus:
 3945              	.LVL266:
 3946              	.LFB176:
2665:FWLIB/src/stm32f4xx_rtc.c ****   ITStatus bitstatus = RESET;
 3947              		.loc 1 2665 1 is_stmt 1 view -0
 3948              		.cfi_startproc
 3949              		@ args = 0, pretend = 0, frame = 0
 3950              		@ frame_needed = 0, uses_anonymous_args = 0
 3951              		@ link register save eliminated.
2666:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0, enablestatus = 0;
 3952              		.loc 1 2666 3 view .LVU1195
2667:FWLIB/src/stm32f4xx_rtc.c ****  
 3953              		.loc 1 2667 3 view .LVU1196
2670:FWLIB/src/stm32f4xx_rtc.c ****   
 3954              		.loc 1 2670 3 view .LVU1197
2673:FWLIB/src/stm32f4xx_rtc.c ****  
 3955              		.loc 1 2673 3 view .LVU1198
2673:FWLIB/src/stm32f4xx_rtc.c ****  
 3956              		.loc 1 2673 26 is_stmt 0 view .LVU1199
 3957 0000 0B49     		ldr	r1, .L292
 3958 0002 0B6C     		ldr	r3, [r1, #64]
2673:FWLIB/src/stm32f4xx_rtc.c ****  
 3959              		.loc 1 2673 10 view .LVU1200
 3960 0004 03F00403 		and	r3, r3, #4
 3961              	.LVL267:
2676:FWLIB/src/stm32f4xx_rtc.c ****   
 3962              		.loc 1 2676 3 is_stmt 1 view .LVU1201
2676:FWLIB/src/stm32f4xx_rtc.c ****   
 3963              		.loc 1 2676 33 is_stmt 0 view .LVU1202
 3964 0008 8A68     		ldr	r2, [r1, #8]
2676:FWLIB/src/stm32f4xx_rtc.c ****   
 3965              		.loc 1 2676 38 view .LVU1203
 3966 000a 0240     		ands	r2, r2, r0
2676:FWLIB/src/stm32f4xx_rtc.c ****   
 3967              		.loc 1 2676 58 view .LVU1204
 3968 000c 03EAD03C 		and	ip, r3, r0, lsr #15
2676:FWLIB/src/stm32f4xx_rtc.c ****   
 3969              		.loc 1 2676 48 view .LVU1205
 3970 0010 42EA0C02 		orr	r2, r2, ip
2676:FWLIB/src/stm32f4xx_rtc.c ****   
 3971              		.loc 1 2676 86 view .LVU1206
 3972 0014 03EA1043 		and	r3, r3, r0, lsr #16
 3973              	.LVL268:
2679:FWLIB/src/stm32f4xx_rtc.c ****   
 3974              		.loc 1 2679 3 is_stmt 1 view .LVU1207
2679:FWLIB/src/stm32f4xx_rtc.c ****   
 3975              		.loc 1 2679 27 is_stmt 0 view .LVU1208
 3976 0018 C968     		ldr	r1, [r1, #12]
2679:FWLIB/src/stm32f4xx_rtc.c ****   
 3977              		.loc 1 2679 10 view .LVU1209
 3978 001a 01EA1010 		and	r0, r1, r0, lsr #4
 3979              	.LVL269:
2682:FWLIB/src/stm32f4xx_rtc.c ****   {
 3980              		.loc 1 2682 3 is_stmt 1 view .LVU1210
2682:FWLIB/src/stm32f4xx_rtc.c ****   {
 3981              		.loc 1 2682 6 is_stmt 0 view .LVU1211
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 138


 3982 001e 1343     		orrs	r3, r2, r3
 3983              	.LVL270:
2682:FWLIB/src/stm32f4xx_rtc.c ****   {
 3984              		.loc 1 2682 6 view .LVU1212
 3985 0020 02D0     		beq	.L290
2682:FWLIB/src/stm32f4xx_rtc.c ****   {
 3986              		.loc 1 2682 53 discriminator 1 view .LVU1213
 3987 0022 80B2     		uxth	r0, r0
 3988              	.LVL271:
2682:FWLIB/src/stm32f4xx_rtc.c ****   {
 3989              		.loc 1 2682 41 discriminator 1 view .LVU1214
 3990 0024 10B9     		cbnz	r0, .L291
 3991 0026 7047     		bx	lr
 3992              	.LVL272:
 3993              	.L290:
2688:FWLIB/src/stm32f4xx_rtc.c ****   }
 3994              		.loc 1 2688 15 view .LVU1215
 3995 0028 0020     		movs	r0, #0
 3996              	.LVL273:
2688:FWLIB/src/stm32f4xx_rtc.c ****   }
 3997              		.loc 1 2688 15 view .LVU1216
 3998 002a 7047     		bx	lr
 3999              	.L291:
2684:FWLIB/src/stm32f4xx_rtc.c ****   }
 4000              		.loc 1 2684 15 view .LVU1217
 4001 002c 0120     		movs	r0, #1
 4002              	.LVL274:
2690:FWLIB/src/stm32f4xx_rtc.c **** }
 4003              		.loc 1 2690 3 is_stmt 1 view .LVU1218
2691:FWLIB/src/stm32f4xx_rtc.c **** 
 4004              		.loc 1 2691 1 is_stmt 0 view .LVU1219
 4005 002e 7047     		bx	lr
 4006              	.L293:
 4007              		.align	2
 4008              	.L292:
 4009 0030 00280040 		.word	1073752064
 4010              		.cfi_endproc
 4011              	.LFE176:
 4013              		.section	.text.RTC_ClearITPendingBit,"ax",%progbits
 4014              		.align	1
 4015              		.global	RTC_ClearITPendingBit
 4016              		.syntax unified
 4017              		.thumb
 4018              		.thumb_func
 4019              		.fpu fpv4-sp-d16
 4021              	RTC_ClearITPendingBit:
 4022              	.LVL275:
 4023              	.LFB177:
2706:FWLIB/src/stm32f4xx_rtc.c ****   uint32_t tmpreg = 0;
 4024              		.loc 1 2706 1 is_stmt 1 view -0
 4025              		.cfi_startproc
 4026              		@ args = 0, pretend = 0, frame = 0
 4027              		@ frame_needed = 0, uses_anonymous_args = 0
 4028              		@ link register save eliminated.
2707:FWLIB/src/stm32f4xx_rtc.c **** 
 4029              		.loc 1 2707 3 view .LVU1221
2710:FWLIB/src/stm32f4xx_rtc.c **** 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 139


 4030              		.loc 1 2710 3 view .LVU1222
2713:FWLIB/src/stm32f4xx_rtc.c **** 
 4031              		.loc 1 2713 3 view .LVU1223
2716:FWLIB/src/stm32f4xx_rtc.c **** }
 4032              		.loc 1 2716 3 view .LVU1224
2716:FWLIB/src/stm32f4xx_rtc.c **** }
 4033              		.loc 1 2716 61 is_stmt 0 view .LVU1225
 4034 0000 C0F30F10 		ubfx	r0, r0, #4, #16
 4035              	.LVL276:
2716:FWLIB/src/stm32f4xx_rtc.c **** }
 4036              		.loc 1 2716 61 view .LVU1226
 4037 0004 40F08003 		orr	r3, r0, #128
2716:FWLIB/src/stm32f4xx_rtc.c **** }
 4038              		.loc 1 2716 91 view .LVU1227
 4039 0008 034A     		ldr	r2, .L295
 4040 000a D068     		ldr	r0, [r2, #12]
2716:FWLIB/src/stm32f4xx_rtc.c **** }
 4041              		.loc 1 2716 77 view .LVU1228
 4042 000c 00F08000 		and	r0, r0, #128
2716:FWLIB/src/stm32f4xx_rtc.c **** }
 4043              		.loc 1 2716 14 view .LVU1229
 4044 0010 60EA0300 		orn	r0, r0, r3
2716:FWLIB/src/stm32f4xx_rtc.c **** }
 4045              		.loc 1 2716 12 view .LVU1230
 4046 0014 D060     		str	r0, [r2, #12]
2717:FWLIB/src/stm32f4xx_rtc.c **** 
 4047              		.loc 1 2717 1 view .LVU1231
 4048 0016 7047     		bx	lr
 4049              	.L296:
 4050              		.align	2
 4051              	.L295:
 4052 0018 00280040 		.word	1073752064
 4053              		.cfi_endproc
 4054              	.LFE177:
 4056              		.text
 4057              	.Letext0:
 4058              		.file 2 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/mac
 4059              		.file 3 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys
 4060              		.file 4 "USER/stm32f4xx.h"
 4061              		.file 5 "FWLIB/inc/stm32f4xx_rtc.h"
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 140


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_rtc.c
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:18     .text.RTC_ByteToBcd2:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:25     .text.RTC_ByteToBcd2:0000000000000000 RTC_ByteToBcd2
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:75     .text.RTC_Bcd2ToByte:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:81     .text.RTC_Bcd2ToByte:0000000000000000 RTC_Bcd2ToByte
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:109    .text.RTC_StructInit:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:116    .text.RTC_StructInit:0000000000000000 RTC_StructInit
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:142    .text.RTC_WriteProtectionCmd:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:149    .text.RTC_WriteProtectionCmd:0000000000000000 RTC_WriteProtectionCmd
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:182    .text.RTC_WriteProtectionCmd:0000000000000018 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:187    .text.RTC_EnterInitMode:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:194    .text.RTC_EnterInitMode:0000000000000000 RTC_EnterInitMode
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:282    .text.RTC_EnterInitMode:000000000000004c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:287    .text.RTC_ExitInitMode:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:294    .text.RTC_ExitInitMode:0000000000000000 RTC_ExitInitMode
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:312    .text.RTC_ExitInitMode:000000000000000c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:317    .text.RTC_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:324    .text.RTC_Init:0000000000000000 RTC_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:407    .text.RTC_Init:0000000000000044 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:412    .text.RTC_WaitForSynchro:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:419    .text.RTC_WaitForSynchro:0000000000000000 RTC_WaitForSynchro
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:511    .text.RTC_WaitForSynchro:000000000000004c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:516    .text.RTC_DeInit:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:523    .text.RTC_DeInit:0000000000000000 RTC_DeInit
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:681    .text.RTC_DeInit:0000000000000090 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:687    .text.RTC_RefClockCmd:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:694    .text.RTC_RefClockCmd:0000000000000000 RTC_RefClockCmd
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:764    .text.RTC_RefClockCmd:000000000000003c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:769    .text.RTC_BypassShadowCmd:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:776    .text.RTC_BypassShadowCmd:0000000000000000 RTC_BypassShadowCmd
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:822    .text.RTC_BypassShadowCmd:000000000000002c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:827    .text.RTC_SetTime:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:834    .text.RTC_SetTime:0000000000000000 RTC_SetTime
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1004   .text.RTC_SetTime:00000000000000a0 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1009   .text.RTC_TimeStructInit:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1016   .text.RTC_TimeStructInit:0000000000000000 RTC_TimeStructInit
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1043   .text.RTC_GetTime:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1050   .text.RTC_GetTime:0000000000000000 RTC_GetTime
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1131   .text.RTC_GetTime:0000000000000040 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1136   .text.RTC_GetSubSecond:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1143   .text.RTC_GetSubSecond:0000000000000000 RTC_GetSubSecond
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1165   .text.RTC_GetSubSecond:0000000000000008 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1170   .text.RTC_SetDate:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1177   .text.RTC_SetDate:0000000000000000 RTC_SetDate
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1334   .text.RTC_SetDate:0000000000000090 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1339   .text.RTC_DateStructInit:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1346   .text.RTC_DateStructInit:0000000000000000 RTC_DateStructInit
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1374   .text.RTC_GetDate:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1381   .text.RTC_GetDate:0000000000000000 RTC_GetDate
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1459   .text.RTC_GetDate:000000000000003c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1464   .text.RTC_SetAlarm:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1471   .text.RTC_SetAlarm:0000000000000000 RTC_SetAlarm
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1650   .text.RTC_SetAlarm:00000000000000a0 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1655   .text.RTC_AlarmStructInit:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1662   .text.RTC_AlarmStructInit:0000000000000000 RTC_AlarmStructInit
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1699   .text.RTC_GetAlarm:0000000000000000 $t
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 141


/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1706   .text.RTC_GetAlarm:0000000000000000 RTC_GetAlarm
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1824   .text.RTC_GetAlarm:000000000000006c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1829   .text.RTC_AlarmCmd:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1836   .text.RTC_AlarmCmd:0000000000000000 RTC_AlarmCmd
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1957   .text.RTC_AlarmCmd:0000000000000060 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1962   .text.RTC_AlarmSubSecondConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:1969   .text.RTC_AlarmSubSecondConfig:0000000000000000 RTC_AlarmSubSecondConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2034   .text.RTC_AlarmSubSecondConfig:0000000000000028 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2039   .text.RTC_GetAlarmSubSecond:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2046   .text.RTC_GetAlarmSubSecond:0000000000000000 RTC_GetAlarmSubSecond
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2085   .text.RTC_GetAlarmSubSecond:000000000000001c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2090   .text.RTC_WakeUpClockConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2097   .text.RTC_WakeUpClockConfig:0000000000000000 RTC_WakeUpClockConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2134   .text.RTC_WakeUpClockConfig:0000000000000020 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2139   .text.RTC_SetWakeUpCounter:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2146   .text.RTC_SetWakeUpCounter:0000000000000000 RTC_SetWakeUpCounter
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2176   .text.RTC_SetWakeUpCounter:0000000000000014 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2181   .text.RTC_GetWakeUpCounter:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2188   .text.RTC_GetWakeUpCounter:0000000000000000 RTC_GetWakeUpCounter
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2205   .text.RTC_GetWakeUpCounter:0000000000000008 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2210   .text.RTC_WakeUpCmd:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2217   .text.RTC_WakeUpCmd:0000000000000000 RTC_WakeUpCmd
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2333   .text.RTC_WakeUpCmd:0000000000000060 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2338   .text.RTC_DayLightSavingConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2345   .text.RTC_DayLightSavingConfig:0000000000000000 RTC_DayLightSavingConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2396   .text.RTC_DayLightSavingConfig:0000000000000028 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2401   .text.RTC_GetStoreOperation:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2408   .text.RTC_GetStoreOperation:0000000000000000 RTC_GetStoreOperation
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2425   .text.RTC_GetStoreOperation:000000000000000c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2430   .text.RTC_OutputConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2437   .text.RTC_OutputConfig:0000000000000000 RTC_OutputConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2488   .text.RTC_OutputConfig:0000000000000028 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2493   .text.RTC_CoarseCalibConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2500   .text.RTC_CoarseCalibConfig:0000000000000000 RTC_CoarseCalibConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2565   .text.RTC_CoarseCalibConfig:000000000000002c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2570   .text.RTC_CoarseCalibCmd:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2577   .text.RTC_CoarseCalibCmd:0000000000000000 RTC_CoarseCalibCmd
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2647   .text.RTC_CoarseCalibCmd:000000000000003c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2652   .text.RTC_CalibOutputCmd:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2659   .text.RTC_CalibOutputCmd:0000000000000000 RTC_CalibOutputCmd
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2705   .text.RTC_CalibOutputCmd:000000000000002c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2710   .text.RTC_CalibOutputConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2717   .text.RTC_CalibOutputConfig:0000000000000000 RTC_CalibOutputConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2754   .text.RTC_CalibOutputConfig:0000000000000020 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2759   .text.RTC_SmoothCalibConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2766   .text.RTC_SmoothCalibConfig:0000000000000000 RTC_SmoothCalibConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2873   .text.RTC_SmoothCalibConfig:0000000000000050 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2878   .text.RTC_TimeStampCmd:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2885   .text.RTC_TimeStampCmd:0000000000000000 RTC_TimeStampCmd
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2949   .text.RTC_TimeStampCmd:000000000000002c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2954   .text.RTC_GetTimeStamp:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:2961   .text.RTC_GetTimeStamp:0000000000000000 RTC_GetTimeStamp
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3091   .text.RTC_GetTimeStamp:0000000000000078 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3096   .text.RTC_GetTimeStampSubSecond:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3103   .text.RTC_GetTimeStampSubSecond:0000000000000000 RTC_GetTimeStampSubSecond
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3119   .text.RTC_GetTimeStampSubSecond:0000000000000008 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3124   .text.RTC_TamperTriggerConfig:0000000000000000 $t
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s 			page 142


/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3131   .text.RTC_TamperTriggerConfig:0000000000000000 RTC_TamperTriggerConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3168   .text.RTC_TamperTriggerConfig:000000000000001c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3173   .text.RTC_TamperCmd:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3180   .text.RTC_TamperCmd:0000000000000000 RTC_TamperCmd
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3217   .text.RTC_TamperCmd:0000000000000018 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3222   .text.RTC_TamperFilterConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3229   .text.RTC_TamperFilterConfig:0000000000000000 RTC_TamperFilterConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3254   .text.RTC_TamperFilterConfig:0000000000000014 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3259   .text.RTC_TamperSamplingFreqConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3266   .text.RTC_TamperSamplingFreqConfig:0000000000000000 RTC_TamperSamplingFreqConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3291   .text.RTC_TamperSamplingFreqConfig:0000000000000014 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3296   .text.RTC_TamperPinsPrechargeDuration:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3303   .text.RTC_TamperPinsPrechargeDuration:0000000000000000 RTC_TamperPinsPrechargeDuration
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3328   .text.RTC_TamperPinsPrechargeDuration:0000000000000014 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3333   .text.RTC_TimeStampOnTamperDetectionCmd:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3340   .text.RTC_TimeStampOnTamperDetectionCmd:0000000000000000 RTC_TimeStampOnTamperDetectionCmd
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3371   .text.RTC_TimeStampOnTamperDetectionCmd:000000000000001c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3376   .text.RTC_TamperPullUpCmd:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3383   .text.RTC_TamperPullUpCmd:0000000000000000 RTC_TamperPullUpCmd
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3414   .text.RTC_TamperPullUpCmd:000000000000001c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3419   .text.RTC_WriteBackupRegister:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3426   .text.RTC_WriteBackupRegister:0000000000000000 RTC_WriteBackupRegister
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3466   .text.RTC_WriteBackupRegister:000000000000001c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3471   .text.RTC_ReadBackupRegister:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3478   .text.RTC_ReadBackupRegister:0000000000000000 RTC_ReadBackupRegister
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3519   .text.RTC_ReadBackupRegister:000000000000001c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3524   .text.RTC_TamperPinSelection:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3531   .text.RTC_TamperPinSelection:0000000000000000 RTC_TamperPinSelection
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3556   .text.RTC_TamperPinSelection:0000000000000014 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3561   .text.RTC_TimeStampPinSelection:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3568   .text.RTC_TimeStampPinSelection:0000000000000000 RTC_TimeStampPinSelection
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3593   .text.RTC_TimeStampPinSelection:0000000000000014 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3598   .text.RTC_OutputTypeConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3605   .text.RTC_OutputTypeConfig:0000000000000000 RTC_OutputTypeConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3630   .text.RTC_OutputTypeConfig:0000000000000014 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3635   .text.RTC_SynchroShiftConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3642   .text.RTC_SynchroShiftConfig:0000000000000000 RTC_SynchroShiftConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3753   .text.RTC_SynchroShiftConfig:000000000000005c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3758   .text.RTC_ITConfig:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3765   .text.RTC_ITConfig:0000000000000000 RTC_ITConfig
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3838   .text.RTC_ITConfig:0000000000000044 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3843   .text.RTC_GetFlagStatus:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3850   .text.RTC_GetFlagStatus:0000000000000000 RTC_GetFlagStatus
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3891   .text.RTC_GetFlagStatus:0000000000000020 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3896   .text.RTC_ClearFlag:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3903   .text.RTC_ClearFlag:0000000000000000 RTC_ClearFlag
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3932   .text.RTC_ClearFlag:0000000000000018 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3937   .text.RTC_GetITStatus:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:3944   .text.RTC_GetITStatus:0000000000000000 RTC_GetITStatus
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:4009   .text.RTC_GetITStatus:0000000000000030 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:4014   .text.RTC_ClearITPendingBit:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:4021   .text.RTC_ClearITPendingBit:0000000000000000 RTC_ClearITPendingBit
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cctJo0Z5.s:4052   .text.RTC_ClearITPendingBit:0000000000000018 $d

NO UNDEFINED SYMBOLS
