$date
	Thu May  9 15:37:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench_add_4_nums $end
$var wire 10 ! w_sum [9:0] $end
$var reg 8 " r_a [7:0] $end
$var reg 8 # r_b [7:0] $end
$var reg 8 $ r_c [7:0] $end
$var reg 1 % r_clk $end
$var reg 8 & r_d [7:0] $end
$var reg 1 ' r_enable $end
$var reg 1 ( r_rst_n $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
bx &
0%
bx $
bx #
bx "
b0 !
$end
#10
b0 &
b0 $
b0 #
b0 "
1%
#20
0%
#30
1%
#40
0%
1(
#50
1%
#60
0%
#70
1%
#80
0%
#90
1'
1%
#100
0%
#110
b1100011 &
b1001 $
b10000001 #
b100100 "
1%
#120
0%
#130
b100010001 !
b10010 &
b1100101 $
b10001101 #
b1101 "
1%
#140
0%
#150
b111101 &
b1110110 $
b1101 #
b1 "
1%
#160
0%
#170
b11000001 !
b11000110 &
b11111001 $
b10001100 #
b11101101 "
1%
#180
0%
#190
b1100111000 !
b1110111 &
b11100101 $
b10101010 #
b11000101 "
1%
#200
0%
#210
b1011001011 !
b11001110 &
b11110010 $
b10001111 #
b10010 "
1%
#220
0%
#230
b1001100001 !
b10111101 &
b1011100 $
b11000101 #
b11101000 "
1%
#240
0%
#250
b1011000110 !
b1010 &
b1100011 $
b1100101 #
b101101 "
1%
#260
0%
#270
b11111111 !
b10011101 &
b10101010 $
b100000 #
b10000000 "
1%
#280
0%
#290
0'
b1010011 &
b1101 $
b10011 #
b10010110 "
1%
#300
0%
#310
1%
#320
0%
#330
1%
#340
0%
#350
1%
#360
0%
#370
1%
#380
0%
#390
b111100111 !
b10101110 &
b10 $
b11010101 #
b1101011 "
1'
1%
#400
0%
