# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_24.srcs/sources_1/new/CustomLogic.v" \
"../../../../project_24.srcs/sources_1/new/Lab1.v" \
"../../../../project_24.srcs/sources_1/new/adder8bits.v" \
"../../../../project_24.srcs/sim_1/new/TestBench_Lab1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
