0.6
2018.2
Jun 14 2018
20:41:02
F:/CompArch/FPGA_Lab/Lab2/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
F:/CompArch/FPGA_Lab/Lab2/project_1/project_1.srcs/sim_1/new/testbench_counter.v,1630642427,verilog,,,,testbench_counter,,,,,,,,
F:/CompArch/FPGA_Lab/Lab2/project_1/project_1.srcs/sources_1/new/Counter_N.v,1630642155,verilog,,F:/CompArch/FPGA_Lab/Lab2/project_1/project_1.srcs/sim_1/new/testbench_counter.v,,Counter_N,,,,,,,,
