m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 17 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/WorkSpace/project/FPGA/prj_modulesim/prj_modulesim
T_opt
!s110 1576734121
Va_IQREc8K=F7c6;=l]K@D3
04 4 4 work glbl fast 0
=1-085700f4aee5-5dfb0da7-398-3814
o-quiet -auto_acc_if_foreign -work work +acc -L D:/modeltech64_2019.2/vivado_2018.2_lib/unisims_ver -L D:/modeltech64_2019.2/vivado_2018.2_lib/secureip
Z1 tCvgOpt 0
n@_opt
OL;O;2019.2;69
R0
vbit_alignment
Z2 !s110 1576734212
!i10b 1
!s100 _6YGVIIz_8Xf56ah^dPgQ1
!s11b 6@3:iFVY4[CRFnzFOT15j0
IIMfn_l`1eK[TKN3kf45Fe3
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 dE:/WorkSpace/project/FPGA/prj_modelsim
Z5 w1576722620
8E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/bit_alignment.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/bit_alignment.v
L0 6
Z6 OL;L;2019.2;69
r1
!s85 0
31
Z7 !s108 1576734212.000000
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/bit_alignment.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/bit_alignment.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vchecksum
Z9 !s110 1576734214
!i10b 1
!s100 A;2[Va9ND@^PNH;Z]b3M63
!s11b <EXMBeZ=JfFVgZkFI4R6C3
IKAFRDoBD;7FnF^LXB=AhR1
R3
R4
w1573032123
8E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/checksum.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/checksum.v
Z10 L0 23
R6
r1
!s85 0
31
Z11 !s108 1576734214.000000
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/checksum.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/checksum.v|
!i113 0
R8
R1
veth_frame
R9
!i10b 1
!s100 >kocE_e@I6M;^UzjYl83b1
!s11b :^G__E9jh9Uj8`>KmVORm1
I4=WQRl80kK4^EMkolcO5C2
R3
R4
w1573035817
8E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/eth_frame.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/eth_frame.v
L0 1
R6
r1
!s85 0
31
R11
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/eth_frame.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/eth_frame.v|
!i113 0
R8
R1
vglbl
R2
!i10b 1
!s100 YT=VK=SZSe0:l@G9JBMjF3
!s11b YQOzO7oo>lcF<9P^e=lBG1
I0:ilM:j[12g8LWQUB3?3M2
R3
R4
w1575279555
8E:/WorkSpace/project/FPGA/prj_modelsim/src/glbl.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/glbl.v
L0 6
R6
r1
!s85 0
31
R7
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/glbl.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/glbl.v|
!i113 0
R8
R1
viic_opr
R2
!i10b 1
!s100 c<^]=YP6nWDRNf9jCGR`b2
!s11b 82n8eDcnbS5FR7TKY8e<O0
Ilm>TQhPMgY=0:_fBaZ:0^0
R3
R4
w1572242389
8E:/WorkSpace/project/FPGA/prj_modelsim/src/IIC/iic_opr.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/IIC/iic_opr.v
L0 39
R6
r1
!s85 0
31
R7
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/IIC/iic_opr.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/IIC/iic_opr.v|
!i113 0
R8
R1
vlvds
Z12 !s110 1576734213
!i10b 1
!s100 c`K<2D2P2TU]_9UW5S7g10
!s11b _Xi>e`XHaTZNg1:e[f:F=1
IYJT5]ce^>f;dQ4JMLHH7>3
R3
R4
R5
8E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds.v
L0 4
R6
r1
!s85 0
31
Z13 !s108 1576734213.000000
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds.v|
!i113 0
R8
R1
vlvds_bitslip
R12
!i10b 1
!s100 i>4SCTBA4@J`2E2zBK`j_0
!s11b UQ9DUz=40HWoFZ6H4J^>G0
Iai3ZZ7nfm7c[oB_OlG3F<0
R3
R4
R5
8E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_bitslip.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_bitslip.v
L0 1
R6
r1
!s85 0
31
R13
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_bitslip.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_bitslip.v|
!i113 0
R8
R1
vlvds_gen_rxclk
R12
!i10b 1
!s100 5Rg9lA8Z4Wf[AM;N7i^R<1
!s11b ^TcPlQNDMldYTzd4[FP[10
ID`Z9Cb:zhSlYCW`Q2X7mg2
R3
R4
R5
8E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_gen_rxclk.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_gen_rxclk.v
L0 3
R6
r1
!s85 0
31
R13
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_gen_rxclk.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_gen_rxclk.v|
!i113 0
R8
R1
vlvds_iserdese
R12
!i10b 1
!s100 Z4<[QXZ2=<JM^NZlLRFBW1
!s11b AllHg1@Vj:K<bPAn8d]:C3
ID>T:U`F7FQcLJobm];Ff]3
R3
R4
R5
8E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_iserdese.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_iserdese.v
L0 2
R6
r1
!s85 0
31
R13
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_iserdese.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_iserdese.v|
!i113 0
R8
R1
vlvds_oserdese
R12
!i10b 1
!s100 ]QkLS3J0_bSz=hdmTgI:20
!s11b nnOA0XKILF?3=VKk7zjeg3
Ilaz2o9k<F_@bW3bb`3jY43
R3
R4
R5
8E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_oserdes.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_oserdes.v
L0 1
R6
r1
!s85 0
31
R13
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_oserdes.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_oserdes.v|
!i113 0
R8
R1
vlvds_rx
R12
!i10b 1
!s100 m3z3QY1R_dK_]O=Td98>Q1
!s11b `S55DYnG:lk=S7Mg;JWL<3
ISzkP]7T5:PgmX0ZgFZbSN0
R3
R4
R5
8E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_rx.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_rx.v
L0 1
R6
r1
!s85 0
31
R13
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_rx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_rx.v|
!i113 0
R8
R1
vlvds_tx
R9
!i10b 1
!s100 nN<X:1OboCjVL5f2oT2h40
!s11b lknBNWC>DcR^`KkFKmk3C1
IP4XXg830=_;T2W]3Y8OWj1
R3
R4
R5
8E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_tx.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_tx.v
L0 1
R6
r1
!s85 0
31
R11
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_tx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/LVDS/lvds_tx.v|
!i113 0
R8
R1
vMAC_Packet
R9
!i10b 1
!s100 S@JhABiOQ2jI^4GEPoO8z1
!s11b M4INzSieXIV6QaY13U?em0
I3W<PEoYE5a`R<;>[PfMkN3
R3
R4
w1573039261
8E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/MAC_Packet.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/MAC_Packet.v
R10
R6
r1
!s85 0
31
R11
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/MAC_Packet.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/MAC_Packet.v|
!i113 0
R8
R1
n@m@a@c_@packet
vmdio_cfg
R9
!i10b 1
!s100 B[F5M4boQzJkKLQ_m:23>0
!s11b VGX9J9]f3k>Lhi6HJHX<g0
IheIl;RlG^h3lYBfUMJz4U0
R3
R4
w1573088008
8E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/mdio_cfg.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/mdio_cfg.v
R10
R6
r1
!s85 0
31
R11
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/mdio_cfg.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/mdio_cfg.v|
!i113 0
R8
R1
vmdio_opr
R9
!i10b 1
!s100 4F^dkBOkRDkiQUe>n_g@b2
!s11b :JYAmOYf1[M@^O5R^<2L73
IQj6KhBm1Wc2N<60E9YP=n0
R3
R4
w1572912149
8E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/mdio_opr.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/mdio_opr.v
L0 37
R6
r1
!s85 0
31
R11
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/mdio_opr.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/MDIO/mdio_opr.v|
!i113 0
R8
R1
vTM1640_cfg
Z14 !s110 1576734215
!i10b 1
!s100 gga50M]kzc?l9a2DdD0Tm2
!s11b jlnY4;4g8U1S`H?h1R50l1
IV`?ZAJkjX_RY[5YkmkGg<3
R3
R4
w1572590595
8E:/WorkSpace/project/FPGA/prj_modelsim/src/TM1640/TM1640_cfg.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/TM1640/TM1640_cfg.v
L0 2
R6
r1
!s85 0
31
Z15 !s108 1576734215.000000
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/TM1640/TM1640_cfg.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/TM1640/TM1640_cfg.v|
!i113 0
R8
R1
n@t@m1640_cfg
vTM1640_driver
R14
!i10b 1
!s100 [;MjW[?fGRJfAP34`_cTC3
!s11b _jiP]6njY9h?I7>08CZ`>3
IZ9_lB1oa@XVNX@^zHXAF@2
R3
R4
w1572252053
8E:/WorkSpace/project/FPGA/prj_modelsim/src/TM1640/TM1640_driver.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/TM1640/TM1640_driver.v
L0 3
R6
r1
!s85 0
31
R15
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/TM1640/TM1640_driver.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/TM1640/TM1640_driver.v|
!i113 0
R8
R1
n@t@m1640_driver
vtop_tb
R2
!i10b 1
!s100 YTZ5zXV430Go1Ji`8mAed3
!s11b ZSch[`_Hz89;z4@8Cjn;D3
IN7d6Y;`^KCSQYGd0E`:kS1
R3
R4
w1576646078
8E:/WorkSpace/project/FPGA/prj_modelsim/src/top_tb.v
FE:/WorkSpace/project/FPGA/prj_modelsim/src/top_tb.v
L0 3
R6
r1
!s85 0
31
R7
!s107 E:/WorkSpace/project/FPGA/prj_modelsim/src/top_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/WorkSpace/project/FPGA/prj_modelsim/src/top_tb.v|
!i113 0
R8
R1
