<div id="readme" class="md" data-path="README.md"><article class="markdown-body entry-content container-lg" itemprop="text"><h1 dir="auto"><a id="user-content-cpu-what-can-you-do" class="anchor" aria-hidden="true" href="#cpu-what-can-you-do"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a>CPU, what can you do?</h1>
<p dir="auto"><em>CpuId</em> is a package for the Julia programming language that enables you to
query the availability of specific CPU features with low run-time cost
using the assembly instruction <code>cpuid</code>.</p>
<table>
<thead>
<tr>
<th>Test</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>Windows, Linux &amp; Mac Build</td>
<td><a href="https://travis-ci.org/m-j-w/CpuId.jl" rel="nofollow"><img src="https://camo.githubusercontent.com/963b28f942330a08b686034920dc04ec4be5a24aea09d2c664868e1efb66c5cc/68747470733a2f2f7472617669732d63692e6f72672f6d2d6a2d772f43707549642e6a6c2e7376673f6272616e63683d6d6173746572" alt="Build Status" data-canonical-src="https://travis-ci.org/m-j-w/CpuId.jl.svg?branch=master" style="max-width: 100%;"></a></td>
</tr>
<tr>
<td>Code Coverage</td>
<td><a href="https://codecov.io/gh/m-j-w/CpuId.jl" rel="nofollow"><img src="https://camo.githubusercontent.com/7bf6e91887f3f00d196fafc1224ac05712e563dacb073070d07b9bc77a81cf52/68747470733a2f2f636f6465636f762e696f2f67682f6d2d6a2d772f43707549642e6a6c2f6272616e63682f6d61737465722f67726170682f62616467652e737667" alt="codecov" data-canonical-src="https://codecov.io/gh/m-j-w/CpuId.jl/branch/master/graph/badge.svg" style="max-width: 100%;"></a></td>
</tr>
</tbody>
</table>
<p dir="auto"><em>Status: considered a beta version for the core functionality, ready for you to try out.</em></p>
<p dir="auto">Works on Julia 1.0 and later, on Linux, Mac and Windows with Intel CPUs
and AMD CPUs.  Other processor types like ARM are <em>not</em> supported.</p>
<h2 dir="auto"><a id="user-content-motivation" class="anchor" aria-hidden="true" href="#motivation"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a>Motivation</h2>
<p dir="auto">Besides the obvious reason to gather information for diagnostics, the CPU
provides valuable information when aiming at increasing the efficiency of code.
Such use-cases could be to tailor the size of working sets of data according to
the available cache sizes, to detect when the code is executed in a virtual
machine (hypervisor), or to determine the size of the largest SIMD registers
available to choose the best algorithm for the current hardware.</p>
<p dir="auto">This information is obtained by directly querying the CPU through the <code>cpuid</code>
assembly instruction which operates only using CPU registers, and provides
a portable way to adapt code to specific hardware.</p>
<p dir="auto">Same information may of course be collected from various sources, from Julia
itself or from the operating system, e.g. on Linux from <code>/proc/cpuinfo</code>.  See
below for a few <a href="#alternatives">alternatives</a>.  However, the <code>cpuid</code> instruction
is portable in the sense that it doesn't rely on other external dependencies.</p>
<p dir="auto">The full documentation is found in Intel's 4670 page combined <a href="http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-manual-325462.html" rel="nofollow">Architectures
Software Devleoper Manual</a>.
A more practical and concise overview of the <code>cpuid</code> instruction is found at
<a href="http://www.sandpile.org/x86/cpuid.htm" rel="nofollow">sandpile.org</a>.</p>
<h2 dir="auto"><a id="user-content-installation-and-usage" class="anchor" aria-hidden="true" href="#installation-and-usage"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a>Installation and Usage</h2>
<p dir="auto"><em>CpuId</em> is a registered Julia package; use the package manager to install:</p>
<div class="snippet-clipboard-content notranslate position-relative overflow-auto" data-snippet-clipboard-copy-content="Julia&gt; Pkg.add(&quot;CpuId&quot;)"><pre class="notranslate"><code>Julia&gt; Pkg.add("CpuId")
</code></pre></div>
<p dir="auto">Or, if you're keen to get some intermediate updates, clone from GitHub
<a href="https://github.com/m-j-w/CpuId.jl/tree/master">master branch</a>:</p>
<div class="snippet-clipboard-content notranslate position-relative overflow-auto" data-snippet-clipboard-copy-content="Julia&gt; Pkg.clone(&quot;https://github.com/m-j-w/CpuId.jl&quot;)"><pre class="notranslate"><code>Julia&gt; Pkg.clone("https://github.com/m-j-w/CpuId.jl")
</code></pre></div>
<p dir="auto">See the diagnostic summary on your CPU by typing</p>
<div class="snippet-clipboard-content notranslate position-relative overflow-auto" data-snippet-clipboard-copy-content="julia&gt; using CpuId
julia&gt; cpuinfo()

   Cpu Property         Value
  ╾───────────────────╌───────────────────────────────────────────────────────────╼
   Brand                Intel(R) Xeon(R) CPU E3-1225 v5 @ 3.30GHz
   Vendor               :Intel
   Architecture         :Skylake
   Model                Family: 6, Model: 94, Stepping: 3, Type: 0
   Cores                4 physical cores, 4 logical cores (on executing CPU)
                        No Hyperthreading detected
   Clock Frequencies    3300 / 3700 MHz (base/max), 100 MHz bus
   Data Cache           Level 1:3 : (32, 256, 8192) kbytes
                        64 byte cache line size
   Address Size         48 bits virtual, 39 bits physical
   SIMD                 256 bit = 32 byte max. SIMD vector size
   Time Stamp Counter   TSC is accessible via `rdtsc`
                        TSC runs at constant rate (invariant from clock frequency)
   Perf. Monitoring     Performance Monitoring Counters (PMC) revision 4
                        Available hardware counters per logical core:
                        3 fixed-function counters of 48 bit width
                        8 general-purpose counters of 48 bit width
   Hypervisor           No"><pre class="notranslate"><code>julia&gt; using CpuId
julia&gt; cpuinfo()

   Cpu Property         Value
  ╾───────────────────╌───────────────────────────────────────────────────────────╼
   Brand                Intel(R) Xeon(R) CPU E3-1225 v5 @ 3.30GHz
   Vendor               :Intel
   Architecture         :Skylake
   Model                Family: 6, Model: 94, Stepping: 3, Type: 0
   Cores                4 physical cores, 4 logical cores (on executing CPU)
                        No Hyperthreading detected
   Clock Frequencies    3300 / 3700 MHz (base/max), 100 MHz bus
   Data Cache           Level 1:3 : (32, 256, 8192) kbytes
                        64 byte cache line size
   Address Size         48 bits virtual, 39 bits physical
   SIMD                 256 bit = 32 byte max. SIMD vector size
   Time Stamp Counter   TSC is accessible via `rdtsc`
                        TSC runs at constant rate (invariant from clock frequency)
   Perf. Monitoring     Performance Monitoring Counters (PMC) revision 4
                        Available hardware counters per logical core:
                        3 fixed-function counters of 48 bit width
                        8 general-purpose counters of 48 bit width
   Hypervisor           No
</code></pre></div>
<p dir="auto">Or get a list of the feature flags of your CPU with</p>
<div class="snippet-clipboard-content notranslate position-relative overflow-auto" data-snippet-clipboard-copy-content="julia&gt; cpufeaturetable()

   Cpu Feature   Description
  ╾────────────╌───────────────────────────────────────────────────────────────╼
   3DNowP        3D Now PREFETCH and PREFETCHW instructions
   ACPI          Thermal monitor and software controlled clock facilities (MSR)
   ADX           Intel ADX (Multi-Precision Add-Carry Instruction Extensions)
   AES           AES encryption instruction set
   AHF64         LAHF and SAHF in PM64
   APIC          APIC on-chip (Advanced Programmable Interrupt Controller)
   AVX           256bit Advanced Vector Extensions, AVX
   AVX2          SIMD 256bit Advanced Vector Extensions 2
   BMI1          Bit Manipulation Instruction Set 1
   BMI2          Bit Manipulation Instruction Set 2
   CLFLUSH       CLFLUSHOPT Instructions
   CLFSH         CLFLUSH instruction (SSE2)
   CMOV          Conditional move CMOV and FCMOV instructions
   CX16          CMPXCHG16B instruction
   CX8           CMPXCHG8 instruction (64bit compare and exchange)
   ..."><pre class="notranslate"><code>julia&gt; cpufeaturetable()

   Cpu Feature   Description
  ╾────────────╌───────────────────────────────────────────────────────────────╼
   3DNowP        3D Now PREFETCH and PREFETCHW instructions
   ACPI          Thermal monitor and software controlled clock facilities (MSR)
   ADX           Intel ADX (Multi-Precision Add-Carry Instruction Extensions)
   AES           AES encryption instruction set
   AHF64         LAHF and SAHF in PM64
   APIC          APIC on-chip (Advanced Programmable Interrupt Controller)
   AVX           256bit Advanced Vector Extensions, AVX
   AVX2          SIMD 256bit Advanced Vector Extensions 2
   BMI1          Bit Manipulation Instruction Set 1
   BMI2          Bit Manipulation Instruction Set 2
   CLFLUSH       CLFLUSHOPT Instructions
   CLFSH         CLFLUSH instruction (SSE2)
   CMOV          Conditional move CMOV and FCMOV instructions
   CX16          CMPXCHG16B instruction
   CX8           CMPXCHG8 instruction (64bit compare and exchange)
   ...
</code></pre></div>
<h2 dir="auto"><a id="user-content-features" class="anchor" aria-hidden="true" href="#features"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a>Features</h2>
<p dir="auto">This release covers a selection of fundamental and higher level functionality:</p>
<ul dir="auto">
<li><code>cpuinfo()</code> generates the summary shown above (markdown string).</li>
<li><code>cpubrand()</code>, <code>cpumodel()</code>, <code>cpuvendor()</code> allow the identification of the
CPU.</li>
<li><code>cpuarchitecture()</code> tries to infer the microarchitecture, currently only of
Intel CPUs.</li>
<li><code>cpucores()</code> and <code>cputhreads()</code> to determine the number of physical and
logical cores on the currently executing CPU, which typically share L3
caches and main memory bandwidth.  If the result of both functions is
equal, then the CPU does <em>not</em> use of hyperthreading.</li>
<li><code>address_size()</code> and <code>physical_address_size()</code> return the number of bits used
in pointers.  Useful when stealing a few bits from a pointer.</li>
<li><code>cachelinesize()</code> gives the size in bytes of one cache line, which is
typically 64 bytes.</li>
<li><code>cachesize()</code> returns a tuple with the sizes of the data caches in bytes.</li>
<li><code>cacheinclusive()</code> returns a tuple indicating lower cache levels being
included in the data cache sizes reported by <code>cachesize()</code>.</li>
<li><code>cpu_base_frequency()</code>, <code>cpu_max_frequency()</code>, <code>cpu_bus_frequency()</code> give -
if supported by the CPU, the base, maximum and bus clock frequencies.
Use <code>has_cpu_frequencies()</code> to check whether this property is supported.</li>
<li><code>hypervised()</code> returns true when the CPU indicates that a hypervisor is
running the operating system, aka a virtual machine.  In that case,
<code>hvvendor()</code> may be invoked to get the, well, hypervisor vendor, and
<code>hvversion()</code> returns a dictionary of additional version tags.
<code>hvinfo()</code> generates a markdown summary of same dictionary.</li>
<li><code>simdbits()</code> and <code>simdbytes()</code> return the size of the largest SIMD register
available on the executing CPU.</li>
<li><code>perf_revision()</code> to query the revision number of hardware performance
monitoring counters, along with <code>perf_fix_counters()</code>, <code>perf_gen_counters()</code>,
<code>perf_fix_bits()</code>, <code>perf_gen_bits()</code> to determine the number and bit width
of available fixed-function and general purpose counters per logical core.</li>
<li><code>cpucycle()</code> and <code>cpucycle_id()</code> let you directly get the CPU's time stamp
counter, which is increased for every CPU clock cycle. This is a method to
perform low overhead micro-benchmarking; though, technically, this uses the
<code>rdtsc</code> and <code>rdtscp</code> instructions rather than <code>cpuid</code>.</li>
<li><code>cpufeature(::Symbol)</code> permits asking for the availability of a specific
feature, and <code>cpufeaturetable()</code> gives a complete overview of all detected
features with a brief explanation, as shown above.</li>
</ul>
<h2 dir="auto"><a id="user-content-background" class="anchor" aria-hidden="true" href="#background"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a>Background</h2>
<p dir="auto">The <code>cpuid</code> instruction is a generic way provided by the CPU vendor to obtain
basic hardware information.  It provides data in form of boolean bit fields,
integer fields and strings, all packed in the returned CPU registers EAX, EBX,
ECX and EDX. Which information is returned is determined by the so called leaf,
which is defined by setting the input register EAX to a specific 32 bit integer
value before executing the instruction.  The extent and kind of information
obtainable via this instruction has changed quite a lot over the past decade and
still evolves with every CPU generation.  Thus, not all information is available
on every CPU model, and certainly everything is vendor dependent.</p>
<p dir="auto">This Julia package also provides the <code>cpucycle()</code> function which allows getting
the current time stamp counter (TSC) by emitting a <code>rdtsc</code> instruction.
Similarly to <code>cpuid</code>, it only requires CPU registers and is usable in user-land
code and facilitates an alternative approach to micro-benchmarking.</p>
<h2 dir="auto"><a id="user-content-limitations" class="anchor" aria-hidden="true" href="#limitations"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a>Limitations</h2>
<p dir="auto">The behaviour on non-Intel CPUs is currently unknown; though technically a crash
of Julia could be expected, theoretically, a rather large list of CPUs support
the <code>cpuid</code> instruction. Tip: Just try it and report back.</p>
<p dir="auto">There are plenty of different CPUs, and in particular the <code>cpuid</code> instruction
has numerous corner cases, which this package does not address, yet.</p>
<p dir="auto">Moreover, the <code>cpuid</code> instruction can only provide information for the executing
physical CPU, called a package.  To obtain information on all packages, and all
physical and logical cores, the executing program must be pinned sequentially to
each and every core, and gather its properties. This is how <code>libuv</code>, <code>hwloc</code> or
the operating system obtain that kind information.  However, this would require
additional external or operating system dependent code which is not the scope of
this package.</p>
<h4 dir="auto"><a id="user-content-specific-limitations-and-caveats" class="anchor" aria-hidden="true" href="#specific-limitations-and-caveats"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a>Specific limitations and caveats</h4>
<ul dir="auto">
<li>
<p dir="auto">The number of physical cores and logical cores reported by <code>CpuId</code> seems wrong!
If you have multiple processors on your motherboard, then <code>CpuId</code> will
always only give you information for the processor the current task is running
on.  For example: You have 2 processors, each with 12 physical cores and 24
logical cores (thus with hyperthreading).  While you have in total 48 logical
cores on both processors, <code>CpuId</code> will only give you 24 logical and 12 physical
cores from the one it is running on.
Resolving this is outside the scope of this Julia module, since it requires
additional other operating system dependent functions, pinning the current
task to a specific CPU, or querying other BIOS related functions.</p>
</li>
<li>
<p dir="auto">Why aren't all infos available that are seen e.g. in <code>/proc/cpuinfo</code>?
Many of those features, flags and properties reside in the so called machine
specific registers (MSR), which are only accessible to privileged programs
running in the so called <em>ring 0</em>, such as the Linux kernel itself. Thus,
short answer: You're not allowed to.</p>
</li>
<li>
<p dir="auto">The results obtained by <code>CpuId</code> functions are inconsistent with my hardware!
Try other programs whether they give the same information or differ. If they
differ, then you found a bug.  See below for some
<a href="#alternatives">alternatives</a>, in particular the Linux command line tool
<em>cpuid</em>.</p>
</li>
<li>
<p dir="auto">When running a hypervisor (virtual machine) the presented information is wrong!
Hypervisor vendors are free to provide the <code>cpuid</code> information
by intercepting calls to that instruction.  Not all vendors comply, and some
even permit the user to change what is reported.  Thus, expect some
surprises when a hypervisor is detected.</p>
</li>
<li>
<p dir="auto">My hypervisor is not detected!
Either you're not really running a hypervisor, e.g. <em>Bash on Windows</em> is
<em>not</em> a virtual machine, or there is a feature missing. Raise an issue on
GitHub.</p>
</li>
<li>
<p dir="auto"><code>cpucycles()</code> invokes <code>rdtsc</code>; that is not <code>cpuid</code>!
True. However, both are valuable when diagnosing performance issues
and trying to perform micro benchmarks on specific hardware.</p>
</li>
</ul>
<h2 dir="auto"><a id="user-content-alternatives" class="anchor" aria-hidden="true" href="#alternatives"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a>Alternatives</h2>
<p dir="auto">On Linux, most of the information may be obtained by reading from the <code>/proc</code>
tree, in particular <code>/proc/cpuinfo</code>, which eventually also invokes the <code>cpuid</code>
instruction.  Type <code>man 4 cpuid</code> to get a brief description of this kernel
driver.</p>
<p dir="auto">On many Linux distributions, there is also the command line tool <a href="http://www.etallen.com/cpuid.html" rel="nofollow">cpuid</a>, which essentially does exactly the same.  On
Ubuntu, you would install it using <code>sudo apt install cpuid</code>, then use it to show
a summary by simply typing <code>cpuid</code>.</p>
<p dir="auto">Then, of course, there are a few functions in Julia Base. These are
<code>Base.Sys.cpu_info()</code>, and <code>Base.Sys.cpu_summary()</code>, as well as the global
variable <code>Base.Sys.CPU_THREADS</code>.  These are mostly provided by wrapping <em>libuv</em>.
In particular <code>CPU_THREADS</code> is the reason for this module: This reports the
number of logical cores, but how many physical cores do you have that you would
want to run your code on?</p>
<p dir="auto">The Julia package <a href="https://github.com/JuliaParallel/Hwloc.jl">Hwloc.jl</a> provides
similar and more information primarily directed towards the topology of your
CPUs, viz.  number of CPU packages, physical &amp; logical cores and associated
caches, along with a number of features to deal with thread affinity. However,
it also pulls in additional external binary dependencies in that it relies on
<a href="https://www.open-mpi.org/projects/hwloc/" rel="nofollow">hwloc</a>, which also implies quite some
computational overhead. Whether this is an issue in the first place depends much
on your use-case.</p>
<h2 dir="auto"><a id="user-content-terms-of-usage" class="anchor" aria-hidden="true" href="#terms-of-usage"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a>Terms of usage</h2>
<p dir="auto">This Julia package <em>CpuId</em> is published as open source and licensed under the
<a href="./LICENSE.md">MIT "Expat" License</a>.</p>
<p dir="auto"><strong>Contributions welcome!</strong></p>
<p dir="auto">You're welcome to report successful usage or any issues via GitHub, and to open
pull requests to extend the current functionality.</p>
</article></div>