

================================================================
== Vivado HLS Report for 'pix_subtract'
================================================================
* Date:           Tue Jan 23 17:36:58 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_axi
* Solution:       KCU035
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     1.534|        0.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10246|  10246|  10246|  10246|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  10244|  10244|         6|          1|          1|  10240|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     342|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |       64|      -|      96|       0|
|Multiplexer      |        -|      -|       -|     129|
|Register         |        0|      -|    1142|       3|
+-----------------+---------+-------+--------+--------+
|Total            |       64|      0|    1238|     474|
+-----------------+---------+-------+--------+--------+
|Available        |     1080|   1700|  406256|  203128|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        5|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+----+----+-------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+----+----+-------+-----+------+-------------+
    |buf_V_0_U  |pix_subtract_buf_V_0  |        8|  12|   0|  10240|   12|     1|       122880|
    |buf_V_1_U  |pix_subtract_buf_V_0  |        8|  12|   0|  10240|   12|     1|       122880|
    |buf_V_2_U  |pix_subtract_buf_V_0  |        8|  12|   0|  10240|   12|     1|       122880|
    |buf_V_3_U  |pix_subtract_buf_V_0  |        8|  12|   0|  10240|   12|     1|       122880|
    |buf_V_4_U  |pix_subtract_buf_V_0  |        8|  12|   0|  10240|   12|     1|       122880|
    |buf_V_5_U  |pix_subtract_buf_V_0  |        8|  12|   0|  10240|   12|     1|       122880|
    |buf_V_6_U  |pix_subtract_buf_V_0  |        8|  12|   0|  10240|   12|     1|       122880|
    |buf_V_7_U  |pix_subtract_buf_V_0  |        8|  12|   0|  10240|   12|     1|       122880|
    +-----------+----------------------+---------+----+----+-------+-----+------+-------------+
    |Total      |                      |       64|  96|   0|  81920|   96|     8|       983040|
    +-----------+----------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_416_p2                     |     +    |      0|  0|  21|          14|           1|
    |ret_V_9_1_fu_580_p2               |     -    |      0|  0|  24|          17|          17|
    |ret_V_9_2_fu_614_p2               |     -    |      0|  0|  24|          17|          17|
    |ret_V_9_3_fu_648_p2               |     -    |      0|  0|  24|          17|          17|
    |ret_V_9_4_fu_682_p2               |     -    |      0|  0|  24|          17|          17|
    |ret_V_9_5_fu_716_p2               |     -    |      0|  0|  24|          17|          17|
    |ret_V_9_6_fu_750_p2               |     -    |      0|  0|  24|          17|          17|
    |ret_V_9_7_fu_784_p2               |     -    |      0|  0|  24|          17|          17|
    |ret_V_9_fu_546_p2                 |     -    |      0|  0|  24|          17|          17|
    |StreamIn_V_Data_V0_status         |    and   |      0|  0|   2|           1|           1|
    |StreamOut_V_Data_V1_status        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter5  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_329                  |    and   |      0|  0|   2|           1|           1|
    |tmp_s_fu_410_p2                   |   icmp   |      0|  0|  13|          14|          14|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_11_fu_872_p3                  |  select  |      0|  0|  12|           1|           1|
    |tmp_1_fu_842_p3                   |  select  |      0|  0|  12|           1|           1|
    |tmp_2_fu_832_p3                   |  select  |      0|  0|  12|           1|           1|
    |tmp_3_fu_852_p3                   |  select  |      0|  0|  12|           1|           1|
    |tmp_5_fu_802_p3                   |  select  |      0|  0|  12|           1|           1|
    |tmp_6_fu_862_p3                   |  select  |      0|  0|  12|           1|           1|
    |tmp_7_fu_812_p3                   |  select  |      0|  0|  12|           1|           1|
    |tmp_9_fu_822_p3                   |  select  |      0|  0|  12|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |tmp_4_fu_902_p2                   |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 342|         183|         171|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |StreamIn_V_Data_V_blk_n                    |   9|          2|    1|          2|
    |StreamIn_V_User_V_blk_n                    |   9|          2|    1|          2|
    |StreamOut_V_Data_V_blk_n                   |   9|          2|    1|          2|
    |StreamOut_V_User_V_blk_n                   |   9|          2|    1|          2|
    |ap_NS_fsm                                  |  21|          4|    1|          4|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                    |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_388_p4                 |   9|          2|   14|         28|
    |ap_phi_reg_pp0_iter2_tmp_Data_V_4_reg_396  |   9|          2|  128|        256|
    |ap_phi_reg_pp0_iter5_tmp_Data_V_4_reg_396  |   9|          2|  128|        256|
    |i_reg_384                                  |   9|          2|   14|         28|
    |real_start                                 |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 129|         28|  293|        588|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                  |    3|   0|    3|          0|
    |ap_done_reg                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_Data_V_4_reg_396  |  128|   0|  128|          0|
    |ap_phi_reg_pp0_iter2_tmp_Data_V_4_reg_396  |  128|   0|  128|          0|
    |ap_phi_reg_pp0_iter3_tmp_Data_V_4_reg_396  |  128|   0|  128|          0|
    |ap_phi_reg_pp0_iter4_tmp_Data_V_4_reg_396  |  128|   0|  128|          0|
    |ap_phi_reg_pp0_iter5_tmp_Data_V_4_reg_396  |  128|   0|  128|          0|
    |arbitrator                                 |    1|   0|    1|          0|
    |arbitrator_load_reg_913                    |    1|   0|    1|          0|
    |buf_V_0_load_reg_985                       |   12|   0|   12|          0|
    |buf_V_1_load_reg_990                       |   12|   0|   12|          0|
    |buf_V_2_load_reg_995                       |   12|   0|   12|          0|
    |buf_V_3_load_reg_1000                      |   12|   0|   12|          0|
    |buf_V_4_load_reg_1005                      |   12|   0|   12|          0|
    |buf_V_5_load_reg_1010                      |   12|   0|   12|          0|
    |buf_V_6_load_reg_1015                      |   12|   0|   12|          0|
    |buf_V_7_load_reg_1020                      |   12|   0|   12|          0|
    |i_2_reg_922                                |   14|   0|   14|          0|
    |i_reg_384                                  |   14|   0|   14|          0|
    |start_once_reg                             |    1|   0|    1|          0|
    |tmp_10_reg_1025                            |    1|   0|    1|          0|
    |tmp_12_reg_1030                            |   12|   0|   12|          0|
    |tmp_14_reg_1035                            |    1|   0|    1|          0|
    |tmp_16_reg_1040                            |   12|   0|   12|          0|
    |tmp_19_reg_1045                            |    1|   0|    1|          0|
    |tmp_20_reg_1050                            |   12|   0|   12|          0|
    |tmp_21_reg_1055                            |    1|   0|    1|          0|
    |tmp_22_reg_1060                            |   12|   0|   12|          0|
    |tmp_23_reg_1065                            |    1|   0|    1|          0|
    |tmp_24_reg_1070                            |   12|   0|   12|          0|
    |tmp_25_reg_1075                            |    1|   0|    1|          0|
    |tmp_26_reg_1080                            |   12|   0|   12|          0|
    |tmp_27_reg_1085                            |    1|   0|    1|          0|
    |tmp_28_reg_1090                            |   12|   0|   12|          0|
    |tmp_29_reg_1095                            |    1|   0|    1|          0|
    |tmp_30_reg_1100                            |   12|   0|   12|          0|
    |tmp_Data_V_reg_967                         |  128|   0|  128|          0|
    |tmp_Data_V_reg_967_pp0_iter2_reg           |  128|   0|  128|          0|
    |tmp_User_V_reg_980                         |    4|   0|    4|          0|
    |tmp_s_reg_918                              |    1|   0|    1|          0|
    |tmp_User_V_reg_980                         |    0|   2|    4|          0|
    |tmp_s_reg_918                              |    0|   1|    1|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      | 1142|   3| 1147|          0|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    pix_subtract    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    pix_subtract    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    pix_subtract    | return value |
|start_full_n               |  in |    1| ap_ctrl_hs |    pix_subtract    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    pix_subtract    | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |    pix_subtract    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    pix_subtract    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    pix_subtract    | return value |
|start_out                  | out |    1| ap_ctrl_hs |    pix_subtract    | return value |
|start_write                | out |    1| ap_ctrl_hs |    pix_subtract    | return value |
|StreamIn_V_Data_V_dout     |  in |  128|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_Data_V_empty_n  |  in |    1|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_Data_V_read     | out |    1|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_User_V_dout     |  in |    4|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamIn_V_User_V_empty_n  |  in |    1|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamIn_V_User_V_read     | out |    1|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamOut_V_Data_V_din     | out |  128|   ap_fifo  | StreamOut_V_Data_V |    pointer   |
|StreamOut_V_Data_V_full_n  |  in |    1|   ap_fifo  | StreamOut_V_Data_V |    pointer   |
|StreamOut_V_Data_V_write   | out |    1|   ap_fifo  | StreamOut_V_Data_V |    pointer   |
|StreamOut_V_User_V_din     | out |    4|   ap_fifo  | StreamOut_V_User_V |    pointer   |
|StreamOut_V_User_V_full_n  |  in |    1|   ap_fifo  | StreamOut_V_User_V |    pointer   |
|StreamOut_V_User_V_write   | out |    1|   ap_fifo  | StreamOut_V_User_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (tmp_s)
	3  / (!tmp_s)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %StreamOut_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str80, i32 0, i32 0, [1 x i8]* @p_str81, [1 x i8]* @p_str82, [1 x i8]* @p_str83, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str84, [1 x i8]* @p_str85)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %StreamOut_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str73, i32 0, i32 0, [1 x i8]* @p_str74, [1 x i8]* @p_str75, [1 x i8]* @p_str76, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str77, [1 x i8]* @p_str78)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %StreamIn_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str66, i32 0, i32 0, [1 x i8]* @p_str67, [1 x i8]* @p_str68, [1 x i8]* @p_str69, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str70, [1 x i8]* @p_str71)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %StreamIn_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str60, [1 x i8]* @p_str61, [1 x i8]* @p_str62, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str63, [1 x i8]* @p_str64)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arbitrator_load = load i1* @arbitrator, align 1" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:183]   --->   Operation 13 'load' 'arbitrator_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.83ns)   --->   "br label %0" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:178]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.38>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i = phi i14 [ 0, %codeRepl ], [ %i_2, %.loopexit394 ]"   --->   Operation 15 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.01ns)   --->   "%tmp_s = icmp eq i14 %i, -6144" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:178]   --->   Operation 16 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10240, i64 10240, i64 10240)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.38ns)   --->   "%i_2 = add i14 %i, 1" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:178]   --->   Operation 18 'add' 'i_2' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %2, label %1" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:178]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i2 = zext i14 %i to i64" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 20 'zext' 'i2' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%buf_V_0_addr = getelementptr [10240 x i12]* @buf_V_0, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 21 'getelementptr' 'buf_V_0_addr' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_2 : Operation 22 [3/3] (0.83ns)   --->   "%buf_V_0_load = load i12* %buf_V_0_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 22 'load' 'buf_V_0_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%buf_V_1_addr = getelementptr [10240 x i12]* @buf_V_1, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 23 'getelementptr' 'buf_V_1_addr' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_2 : Operation 24 [3/3] (0.83ns)   --->   "%buf_V_1_load = load i12* %buf_V_1_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 24 'load' 'buf_V_1_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%buf_V_2_addr = getelementptr [10240 x i12]* @buf_V_2, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 25 'getelementptr' 'buf_V_2_addr' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_2 : Operation 26 [3/3] (0.83ns)   --->   "%buf_V_2_load = load i12* %buf_V_2_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 26 'load' 'buf_V_2_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%buf_V_3_addr = getelementptr [10240 x i12]* @buf_V_3, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 27 'getelementptr' 'buf_V_3_addr' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_2 : Operation 28 [3/3] (0.83ns)   --->   "%buf_V_3_load = load i12* %buf_V_3_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 28 'load' 'buf_V_3_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%buf_V_4_addr = getelementptr [10240 x i12]* @buf_V_4, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 29 'getelementptr' 'buf_V_4_addr' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_2 : Operation 30 [3/3] (0.83ns)   --->   "%buf_V_4_load = load i12* %buf_V_4_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 30 'load' 'buf_V_4_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%buf_V_5_addr = getelementptr [10240 x i12]* @buf_V_5, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 31 'getelementptr' 'buf_V_5_addr' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_2 : Operation 32 [3/3] (0.83ns)   --->   "%buf_V_5_load = load i12* %buf_V_5_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 32 'load' 'buf_V_5_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%buf_V_6_addr = getelementptr [10240 x i12]* @buf_V_6, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 33 'getelementptr' 'buf_V_6_addr' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_2 : Operation 34 [3/3] (0.83ns)   --->   "%buf_V_6_load = load i12* %buf_V_6_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 34 'load' 'buf_V_6_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%buf_V_7_addr = getelementptr [10240 x i12]* @buf_V_7, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 35 'getelementptr' 'buf_V_7_addr' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_2 : Operation 36 [3/3] (0.83ns)   --->   "%buf_V_7_load = load i12* %buf_V_7_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 36 'load' 'buf_V_7_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>

State 3 <SV = 2> <Delay = 1.53>
ST_3 : Operation 37 [1/1] (0.69ns)   --->   "%empty_13 = call { i128, i4 } @_ssdm_op_Read.ap_fifo.volatile.i128P.i4P(i128* %StreamIn_V_Data_V, i4* %StreamIn_V_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 37 'read' 'empty_13' <Predicate = (!tmp_s)> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_Data_V = extractvalue { i128, i4 } %empty_13, 0" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 38 'extractvalue' 'tmp_Data_V' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_User_V = extractvalue { i128, i4 } %empty_13, 1" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 39 'extractvalue' 'tmp_User_V' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %arbitrator_load, label %_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0, label %.preheader393.0" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:183]   --->   Operation 40 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%i3 = zext i14 %i to i64" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 41 'zext' 'i3' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%buf_V_0_addr_1 = getelementptr [10240 x i12]* @buf_V_0, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 42 'getelementptr' 'buf_V_0_addr_1' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i128 %tmp_Data_V to i12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 43 'trunc' 'tmp_31' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.83ns)   --->   "store i12 %tmp_31, i12* %buf_V_0_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 44 'store' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%buf_V_1_addr_1 = getelementptr [10240 x i12]* @buf_V_1, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 45 'getelementptr' 'buf_V_1_addr_1' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_16_trunc_1 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 16, i32 27)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 46 'partselect' 'p_Result_16_trunc_1' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.83ns)   --->   "store i12 %p_Result_16_trunc_1, i12* %buf_V_1_addr_1, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 47 'store' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%buf_V_2_addr_1 = getelementptr [10240 x i12]* @buf_V_2, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 48 'getelementptr' 'buf_V_2_addr_1' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_16_trunc_2 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 32, i32 43)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 49 'partselect' 'p_Result_16_trunc_2' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.83ns)   --->   "store i12 %p_Result_16_trunc_2, i12* %buf_V_2_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 50 'store' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%buf_V_3_addr_1 = getelementptr [10240 x i12]* @buf_V_3, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 51 'getelementptr' 'buf_V_3_addr_1' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_16_trunc_3 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 48, i32 59)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 52 'partselect' 'p_Result_16_trunc_3' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.83ns)   --->   "store i12 %p_Result_16_trunc_3, i12* %buf_V_3_addr_1, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 53 'store' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%buf_V_4_addr_1 = getelementptr [10240 x i12]* @buf_V_4, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 54 'getelementptr' 'buf_V_4_addr_1' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_16_trunc_4 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 64, i32 75)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 55 'partselect' 'p_Result_16_trunc_4' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.83ns)   --->   "store i12 %p_Result_16_trunc_4, i12* %buf_V_4_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 56 'store' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%buf_V_5_addr_1 = getelementptr [10240 x i12]* @buf_V_5, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 57 'getelementptr' 'buf_V_5_addr_1' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_16_trunc_5 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 80, i32 91)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 58 'partselect' 'p_Result_16_trunc_5' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.83ns)   --->   "store i12 %p_Result_16_trunc_5, i12* %buf_V_5_addr_1, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 59 'store' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%buf_V_6_addr_1 = getelementptr [10240 x i12]* @buf_V_6, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 60 'getelementptr' 'buf_V_6_addr_1' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_16_trunc_6 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 96, i32 107)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 61 'partselect' 'p_Result_16_trunc_6' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.83ns)   --->   "store i12 %p_Result_16_trunc_6, i12* %buf_V_6_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 62 'store' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%buf_V_7_addr_1 = getelementptr [10240 x i12]* @buf_V_7, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 63 'getelementptr' 'buf_V_7_addr_1' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_16_trunc_7 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 112, i32 123)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:181]   --->   Operation 64 'partselect' 'p_Result_16_trunc_7' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.83ns)   --->   "store i12 %p_Result_16_trunc_7, i12* %buf_V_7_addr_1, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:187]   --->   Operation 65 'store' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 66 [1/1] (0.83ns)   --->   "br label %.loopexit394"   --->   Operation 66 'br' <Predicate = (!tmp_s & !arbitrator_load)> <Delay = 0.83>
ST_3 : Operation 67 [2/3] (0.83ns)   --->   "%buf_V_0_load = load i12* %buf_V_0_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 67 'load' 'buf_V_0_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 68 [2/3] (0.83ns)   --->   "%buf_V_1_load = load i12* %buf_V_1_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 68 'load' 'buf_V_1_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 69 [2/3] (0.83ns)   --->   "%buf_V_2_load = load i12* %buf_V_2_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 69 'load' 'buf_V_2_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 70 [2/3] (0.83ns)   --->   "%buf_V_3_load = load i12* %buf_V_3_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 70 'load' 'buf_V_3_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 71 [2/3] (0.83ns)   --->   "%buf_V_4_load = load i12* %buf_V_4_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 71 'load' 'buf_V_4_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 72 [2/3] (0.83ns)   --->   "%buf_V_5_load = load i12* %buf_V_5_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 72 'load' 'buf_V_5_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 73 [2/3] (0.83ns)   --->   "%buf_V_6_load = load i12* %buf_V_6_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 73 'load' 'buf_V_6_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_3 : Operation 74 [2/3] (0.83ns)   --->   "%buf_V_7_load = load i12* %buf_V_7_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 74 'load' 'buf_V_7_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 75 [1/3] (0.83ns)   --->   "%buf_V_0_load = load i12* %buf_V_0_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 75 'load' 'buf_V_0_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_4 : Operation 76 [1/3] (0.83ns)   --->   "%buf_V_1_load = load i12* %buf_V_1_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 76 'load' 'buf_V_1_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_4 : Operation 77 [1/3] (0.83ns)   --->   "%buf_V_2_load = load i12* %buf_V_2_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 77 'load' 'buf_V_2_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_4 : Operation 78 [1/3] (0.83ns)   --->   "%buf_V_3_load = load i12* %buf_V_3_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 78 'load' 'buf_V_3_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_4 : Operation 79 [1/3] (0.83ns)   --->   "%buf_V_4_load = load i12* %buf_V_4_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 79 'load' 'buf_V_4_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_4 : Operation 80 [1/3] (0.83ns)   --->   "%buf_V_5_load = load i12* %buf_V_5_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 80 'load' 'buf_V_5_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_4 : Operation 81 [1/3] (0.83ns)   --->   "%buf_V_6_load = load i12* %buf_V_6_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 81 'load' 'buf_V_6_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>
ST_4 : Operation 82 [1/3] (0.83ns)   --->   "%buf_V_7_load = load i12* %buf_V_7_addr, align 2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 82 'load' 'buf_V_7_load' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10240> <RAM>

State 5 <SV = 4> <Delay = 1.41>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i128 %tmp_Data_V to i16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 83 'trunc' 'tmp_8' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%lhs_V = zext i16 %tmp_8 to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 84 'zext' 'lhs_V' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%rhs_V = zext i12 %buf_V_0_load to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 85 'zext' 'rhs_V' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.41ns)   --->   "%ret_V_9 = sub i17 %lhs_V, %rhs_V" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 86 'sub' 'ret_V_9' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9, i32 16)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 87 'bitselect' 'tmp_10' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i17 %ret_V_9 to i12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 88 'trunc' 'tmp_12' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_18_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 16, i32 31)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 89 'partselect' 'p_Result_18_1' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i16 %p_Result_18_1 to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 90 'zext' 'lhs_V_1' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i12 %buf_V_1_load to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 91 'zext' 'rhs_V_1' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.41ns)   --->   "%ret_V_9_1 = sub i17 %lhs_V_1, %rhs_V_1" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 92 'sub' 'ret_V_9_1' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_1, i32 16)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 93 'bitselect' 'tmp_14' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i17 %ret_V_9_1 to i12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 94 'trunc' 'tmp_16' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_18_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 32, i32 47)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 95 'partselect' 'p_Result_18_2' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%lhs_V_2 = zext i16 %p_Result_18_2 to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 96 'zext' 'lhs_V_2' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i12 %buf_V_2_load to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 97 'zext' 'rhs_V_2' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.41ns)   --->   "%ret_V_9_2 = sub i17 %lhs_V_2, %rhs_V_2" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 98 'sub' 'ret_V_9_2' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_2, i32 16)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 99 'bitselect' 'tmp_19' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i17 %ret_V_9_2 to i12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 100 'trunc' 'tmp_20' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_18_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 48, i32 63)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 101 'partselect' 'p_Result_18_3' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%lhs_V_3 = zext i16 %p_Result_18_3 to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 102 'zext' 'lhs_V_3' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%rhs_V_3 = zext i12 %buf_V_3_load to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 103 'zext' 'rhs_V_3' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (1.41ns)   --->   "%ret_V_9_3 = sub i17 %lhs_V_3, %rhs_V_3" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 104 'sub' 'ret_V_9_3' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_3, i32 16)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 105 'bitselect' 'tmp_21' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i17 %ret_V_9_3 to i12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 106 'trunc' 'tmp_22' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_18_4 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 64, i32 79)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 107 'partselect' 'p_Result_18_4' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%lhs_V_4 = zext i16 %p_Result_18_4 to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 108 'zext' 'lhs_V_4' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%rhs_V_4 = zext i12 %buf_V_4_load to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 109 'zext' 'rhs_V_4' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.41ns)   --->   "%ret_V_9_4 = sub i17 %lhs_V_4, %rhs_V_4" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 110 'sub' 'ret_V_9_4' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_4, i32 16)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 111 'bitselect' 'tmp_23' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i17 %ret_V_9_4 to i12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 112 'trunc' 'tmp_24' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_18_5 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 80, i32 95)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 113 'partselect' 'p_Result_18_5' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%lhs_V_5 = zext i16 %p_Result_18_5 to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 114 'zext' 'lhs_V_5' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%rhs_V_5 = zext i12 %buf_V_5_load to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 115 'zext' 'rhs_V_5' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.41ns)   --->   "%ret_V_9_5 = sub i17 %lhs_V_5, %rhs_V_5" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 116 'sub' 'ret_V_9_5' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_5, i32 16)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 117 'bitselect' 'tmp_25' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i17 %ret_V_9_5 to i12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 118 'trunc' 'tmp_26' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_18_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 96, i32 111)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 119 'partselect' 'p_Result_18_6' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%lhs_V_6 = zext i16 %p_Result_18_6 to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 120 'zext' 'lhs_V_6' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%rhs_V_6 = zext i12 %buf_V_6_load to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 121 'zext' 'rhs_V_6' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (1.41ns)   --->   "%ret_V_9_6 = sub i17 %lhs_V_6, %rhs_V_6" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 122 'sub' 'ret_V_9_6' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_6, i32 16)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 123 'bitselect' 'tmp_27' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i17 %ret_V_9_6 to i12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 124 'trunc' 'tmp_28' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_18_7 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 112, i32 127)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 125 'partselect' 'p_Result_18_7' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%lhs_V_7 = zext i16 %p_Result_18_7 to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 126 'zext' 'lhs_V_7' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%rhs_V_7 = zext i12 %buf_V_7_load to i17" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 127 'zext' 'rhs_V_7' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (1.41ns)   --->   "%ret_V_9_7 = sub i17 %lhs_V_7, %rhs_V_7" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 128 'sub' 'ret_V_9_7' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_7, i32 16)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 129 'bitselect' 'tmp_29' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i17 %ret_V_9_7 to i12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 130 'trunc' 'tmp_30' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.83>
ST_6 : Operation 131 [1/1] (0.37ns)   --->   "%tmp_5 = select i1 %tmp_10, i12 0, i12 %tmp_12" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 131 'select' 'tmp_5' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_V_0_trunc = zext i12 %tmp_5 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 132 'zext' 'tmp_V_0_trunc' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.37ns)   --->   "%tmp_7 = select i1 %tmp_14, i12 0, i12 %tmp_16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 133 'select' 'tmp_7' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_V_1_trunc = zext i12 %tmp_7 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 134 'zext' 'tmp_V_1_trunc' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.37ns)   --->   "%tmp_9 = select i1 %tmp_19, i12 0, i12 %tmp_20" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 135 'select' 'tmp_9' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_V_2_trunc = zext i12 %tmp_9 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 136 'zext' 'tmp_V_2_trunc' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.37ns)   --->   "%tmp_2 = select i1 %tmp_21, i12 0, i12 %tmp_22" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 137 'select' 'tmp_2' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_V_3_trunc = zext i12 %tmp_2 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 138 'zext' 'tmp_V_3_trunc' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.37ns)   --->   "%tmp_1 = select i1 %tmp_23, i12 0, i12 %tmp_24" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 139 'select' 'tmp_1' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_V_4_trunc = zext i12 %tmp_1 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 140 'zext' 'tmp_V_4_trunc' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.37ns)   --->   "%tmp_3 = select i1 %tmp_25, i12 0, i12 %tmp_26" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 141 'select' 'tmp_3' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_V_5_trunc = zext i12 %tmp_3 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 142 'zext' 'tmp_V_5_trunc' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.37ns)   --->   "%tmp_6 = select i1 %tmp_27, i12 0, i12 %tmp_28" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 143 'select' 'tmp_6' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_V_6_trunc = zext i12 %tmp_6 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 144 'zext' 'tmp_V_6_trunc' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.37ns)   --->   "%tmp_11 = select i1 %tmp_29, i12 0, i12 %tmp_30" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 145 'select' 'tmp_11' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_13 = call i124 @_ssdm_op_BitConcatenate.i124.i12.i16.i16.i16.i16.i16.i16.i16(i12 %tmp_11, i16 %tmp_V_6_trunc, i16 %tmp_V_5_trunc, i16 %tmp_V_4_trunc, i16 %tmp_V_3_trunc, i16 %tmp_V_2_trunc, i16 %tmp_V_1_trunc, i16 %tmp_V_0_trunc)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 146 'bitconcatenate' 'tmp_13' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_22_7 = zext i124 %tmp_13 to i128" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 147 'zext' 'p_Result_22_7' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.83ns)   --->   "br label %.loopexit394"   --->   Operation 148 'br' <Predicate = (!tmp_s & arbitrator_load)> <Delay = 0.83>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:178]   --->   Operation 149 'specregionbegin' 'tmp' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:179]   --->   Operation 150 'specpipeline' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_Data_V_4 = phi i128 [ %p_Result_22_7, %_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0 ], [ %tmp_Data_V, %.preheader393.0 ]"   --->   Operation 151 'phi' 'tmp_Data_V_4' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.69ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P.i4P(i128* %StreamOut_V_Data_V, i4* %StreamOut_V_User_V, i128 %tmp_Data_V_4, i4 %tmp_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 152 'write' <Predicate = (!tmp_s)> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:200]   --->   Operation 153 'specregionend' 'empty_14' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "br label %0" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:178]   --->   Operation 154 'br' <Predicate = (!tmp_s)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.33>
ST_8 : Operation 155 [1/1] (0.33ns)   --->   "%tmp_4 = xor i1 %arbitrator_load, true" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 155 'xor' 'tmp_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "store i1 %tmp_4, i1* @arbitrator, align 1" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 156 'store' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "ret void" [/home/rforelli/MSU_work/CustomLogic_samples/02_fw_sample_subtraction/05_model_design_hls/srcs/myproject.cpp:203]   --->   Operation 157 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ StreamIn_V_Data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ StreamIn_V_User_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ StreamOut_V_Data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ StreamOut_V_User_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arbitrator]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buf_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_V_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_V_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_V_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_V_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9          (specinterface    ) [ 000000000]
StgValue_10         (specinterface    ) [ 000000000]
StgValue_11         (specinterface    ) [ 000000000]
StgValue_12         (specinterface    ) [ 000000000]
arbitrator_load     (load             ) [ 001111111]
StgValue_14         (br               ) [ 011111110]
i                   (phi              ) [ 001100000]
tmp_s               (icmp             ) [ 001111110]
empty               (speclooptripcount) [ 000000000]
i_2                 (add              ) [ 011111110]
StgValue_19         (br               ) [ 000000000]
i2                  (zext             ) [ 000000000]
buf_V_0_addr        (getelementptr    ) [ 001110000]
buf_V_1_addr        (getelementptr    ) [ 001110000]
buf_V_2_addr        (getelementptr    ) [ 001110000]
buf_V_3_addr        (getelementptr    ) [ 001110000]
buf_V_4_addr        (getelementptr    ) [ 001110000]
buf_V_5_addr        (getelementptr    ) [ 001110000]
buf_V_6_addr        (getelementptr    ) [ 001110000]
buf_V_7_addr        (getelementptr    ) [ 001110000]
empty_13            (read             ) [ 000000000]
tmp_Data_V          (extractvalue     ) [ 001111110]
tmp_User_V          (extractvalue     ) [ 001011110]
StgValue_40         (br               ) [ 000000000]
i3                  (zext             ) [ 000000000]
buf_V_0_addr_1      (getelementptr    ) [ 000000000]
tmp_31              (trunc            ) [ 000000000]
StgValue_44         (store            ) [ 000000000]
buf_V_1_addr_1      (getelementptr    ) [ 000000000]
p_Result_16_trunc_1 (partselect       ) [ 000000000]
StgValue_47         (store            ) [ 000000000]
buf_V_2_addr_1      (getelementptr    ) [ 000000000]
p_Result_16_trunc_2 (partselect       ) [ 000000000]
StgValue_50         (store            ) [ 000000000]
buf_V_3_addr_1      (getelementptr    ) [ 000000000]
p_Result_16_trunc_3 (partselect       ) [ 000000000]
StgValue_53         (store            ) [ 000000000]
buf_V_4_addr_1      (getelementptr    ) [ 000000000]
p_Result_16_trunc_4 (partselect       ) [ 000000000]
StgValue_56         (store            ) [ 000000000]
buf_V_5_addr_1      (getelementptr    ) [ 000000000]
p_Result_16_trunc_5 (partselect       ) [ 000000000]
StgValue_59         (store            ) [ 000000000]
buf_V_6_addr_1      (getelementptr    ) [ 000000000]
p_Result_16_trunc_6 (partselect       ) [ 000000000]
StgValue_62         (store            ) [ 000000000]
buf_V_7_addr_1      (getelementptr    ) [ 000000000]
p_Result_16_trunc_7 (partselect       ) [ 000000000]
StgValue_65         (store            ) [ 000000000]
StgValue_66         (br               ) [ 001111110]
buf_V_0_load        (load             ) [ 001001000]
buf_V_1_load        (load             ) [ 001001000]
buf_V_2_load        (load             ) [ 001001000]
buf_V_3_load        (load             ) [ 001001000]
buf_V_4_load        (load             ) [ 001001000]
buf_V_5_load        (load             ) [ 001001000]
buf_V_6_load        (load             ) [ 001001000]
buf_V_7_load        (load             ) [ 001001000]
tmp_8               (trunc            ) [ 000000000]
lhs_V               (zext             ) [ 000000000]
rhs_V               (zext             ) [ 000000000]
ret_V_9             (sub              ) [ 000000000]
tmp_10              (bitselect        ) [ 001000100]
tmp_12              (trunc            ) [ 001000100]
p_Result_18_1       (partselect       ) [ 000000000]
lhs_V_1             (zext             ) [ 000000000]
rhs_V_1             (zext             ) [ 000000000]
ret_V_9_1           (sub              ) [ 000000000]
tmp_14              (bitselect        ) [ 001000100]
tmp_16              (trunc            ) [ 001000100]
p_Result_18_2       (partselect       ) [ 000000000]
lhs_V_2             (zext             ) [ 000000000]
rhs_V_2             (zext             ) [ 000000000]
ret_V_9_2           (sub              ) [ 000000000]
tmp_19              (bitselect        ) [ 001000100]
tmp_20              (trunc            ) [ 001000100]
p_Result_18_3       (partselect       ) [ 000000000]
lhs_V_3             (zext             ) [ 000000000]
rhs_V_3             (zext             ) [ 000000000]
ret_V_9_3           (sub              ) [ 000000000]
tmp_21              (bitselect        ) [ 001000100]
tmp_22              (trunc            ) [ 001000100]
p_Result_18_4       (partselect       ) [ 000000000]
lhs_V_4             (zext             ) [ 000000000]
rhs_V_4             (zext             ) [ 000000000]
ret_V_9_4           (sub              ) [ 000000000]
tmp_23              (bitselect        ) [ 001000100]
tmp_24              (trunc            ) [ 001000100]
p_Result_18_5       (partselect       ) [ 000000000]
lhs_V_5             (zext             ) [ 000000000]
rhs_V_5             (zext             ) [ 000000000]
ret_V_9_5           (sub              ) [ 000000000]
tmp_25              (bitselect        ) [ 001000100]
tmp_26              (trunc            ) [ 001000100]
p_Result_18_6       (partselect       ) [ 000000000]
lhs_V_6             (zext             ) [ 000000000]
rhs_V_6             (zext             ) [ 000000000]
ret_V_9_6           (sub              ) [ 000000000]
tmp_27              (bitselect        ) [ 001000100]
tmp_28              (trunc            ) [ 001000100]
p_Result_18_7       (partselect       ) [ 000000000]
lhs_V_7             (zext             ) [ 000000000]
rhs_V_7             (zext             ) [ 000000000]
ret_V_9_7           (sub              ) [ 000000000]
tmp_29              (bitselect        ) [ 001000100]
tmp_30              (trunc            ) [ 001000100]
tmp_5               (select           ) [ 000000000]
tmp_V_0_trunc       (zext             ) [ 000000000]
tmp_7               (select           ) [ 000000000]
tmp_V_1_trunc       (zext             ) [ 000000000]
tmp_9               (select           ) [ 000000000]
tmp_V_2_trunc       (zext             ) [ 000000000]
tmp_2               (select           ) [ 000000000]
tmp_V_3_trunc       (zext             ) [ 000000000]
tmp_1               (select           ) [ 000000000]
tmp_V_4_trunc       (zext             ) [ 000000000]
tmp_3               (select           ) [ 000000000]
tmp_V_5_trunc       (zext             ) [ 000000000]
tmp_6               (select           ) [ 000000000]
tmp_V_6_trunc       (zext             ) [ 000000000]
tmp_11              (select           ) [ 000000000]
tmp_13              (bitconcatenate   ) [ 000000000]
p_Result_22_7       (zext             ) [ 001111110]
StgValue_148        (br               ) [ 001111110]
tmp                 (specregionbegin  ) [ 000000000]
StgValue_150        (specpipeline     ) [ 000000000]
tmp_Data_V_4        (phi              ) [ 001000010]
StgValue_152        (write            ) [ 000000000]
empty_14            (specregionend    ) [ 000000000]
StgValue_154        (br               ) [ 011111110]
tmp_4               (xor              ) [ 000000000]
StgValue_156        (store            ) [ 000000000]
StgValue_157        (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="StreamIn_V_Data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamIn_V_Data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="StreamIn_V_User_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamIn_V_User_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="StreamOut_V_Data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamOut_V_Data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="StreamOut_V_User_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamOut_V_User_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arbitrator">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arbitrator"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_V_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_V_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf_V_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf_V_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buf_V_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buf_V_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buf_V_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str85"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P.i4P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i124.i12.i16.i16.i16.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P.i4P"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="empty_13_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="132" slack="0"/>
<pin id="168" dir="0" index="1" bw="128" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="1" index="3" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_13/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="StgValue_152_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="128" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="0" index="3" bw="128" slack="0"/>
<pin id="179" dir="0" index="4" bw="4" slack="4"/>
<pin id="180" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_152/7 "/>
</bind>
</comp>

<comp id="184" class="1004" name="buf_V_0_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="14" slack="0"/>
<pin id="188" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_0_addr/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="14" slack="0"/>
<pin id="193" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="0"/>
<pin id="295" dir="0" index="4" bw="14" slack="0"/>
<pin id="296" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="297" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="12" slack="1"/>
<pin id="298" dir="1" index="7" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_0_load/2 StgValue_44/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="buf_V_1_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="14" slack="0"/>
<pin id="201" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_1_addr/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="14" slack="0"/>
<pin id="206" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="0"/>
<pin id="307" dir="0" index="4" bw="14" slack="0"/>
<pin id="308" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="309" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="12" slack="1"/>
<pin id="310" dir="1" index="7" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_1_load/2 StgValue_47/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="buf_V_2_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="14" slack="0"/>
<pin id="214" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_2_addr/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="14" slack="0"/>
<pin id="219" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="0"/>
<pin id="319" dir="0" index="4" bw="14" slack="0"/>
<pin id="320" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="321" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="12" slack="1"/>
<pin id="322" dir="1" index="7" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_2_load/2 StgValue_50/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="buf_V_3_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="12" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="14" slack="0"/>
<pin id="227" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_3_addr/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="14" slack="0"/>
<pin id="232" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="0"/>
<pin id="331" dir="0" index="4" bw="14" slack="0"/>
<pin id="332" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="333" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="12" slack="1"/>
<pin id="334" dir="1" index="7" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_3_load/2 StgValue_53/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="buf_V_4_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="12" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="14" slack="0"/>
<pin id="240" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_4_addr/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="0"/>
<pin id="245" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="0" slack="0"/>
<pin id="343" dir="0" index="4" bw="14" slack="0"/>
<pin id="344" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="345" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="12" slack="1"/>
<pin id="346" dir="1" index="7" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_4_load/2 StgValue_56/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="buf_V_5_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="12" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="14" slack="0"/>
<pin id="253" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_5_addr/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="14" slack="0"/>
<pin id="258" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="0"/>
<pin id="355" dir="0" index="4" bw="14" slack="0"/>
<pin id="356" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="357" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="12" slack="1"/>
<pin id="358" dir="1" index="7" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_5_load/2 StgValue_59/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="buf_V_6_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="14" slack="0"/>
<pin id="266" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_6_addr/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="14" slack="0"/>
<pin id="271" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="0" slack="0"/>
<pin id="367" dir="0" index="4" bw="14" slack="0"/>
<pin id="368" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="369" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="12" slack="1"/>
<pin id="370" dir="1" index="7" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_6_load/2 StgValue_62/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="buf_V_7_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="14" slack="0"/>
<pin id="279" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_7_addr/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="14" slack="0"/>
<pin id="284" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="0"/>
<pin id="379" dir="0" index="4" bw="14" slack="0"/>
<pin id="380" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="381" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="12" slack="1"/>
<pin id="382" dir="1" index="7" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_7_load/2 StgValue_65/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="buf_V_0_addr_1_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="14" slack="0"/>
<pin id="292" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_0_addr_1/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="buf_V_1_addr_1_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="14" slack="0"/>
<pin id="304" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_1_addr_1/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="buf_V_2_addr_1_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="12" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="14" slack="0"/>
<pin id="316" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_2_addr_1/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="buf_V_3_addr_1_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="14" slack="0"/>
<pin id="328" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_3_addr_1/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="buf_V_4_addr_1_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="12" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="14" slack="0"/>
<pin id="340" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_4_addr_1/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="buf_V_5_addr_1_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="14" slack="0"/>
<pin id="352" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_5_addr_1/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="buf_V_6_addr_1_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="12" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="14" slack="0"/>
<pin id="364" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_6_addr_1/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="buf_V_7_addr_1_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="12" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="14" slack="0"/>
<pin id="376" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_7_addr_1/3 "/>
</bind>
</comp>

<comp id="384" class="1005" name="i_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="14" slack="1"/>
<pin id="386" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="14" slack="0"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_Data_V_4_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="398" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_Data_V_4 (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_Data_V_4_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="124" slack="1"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="128" slack="4"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_Data_V_4/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="arbitrator_load_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arbitrator_load/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_s_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="14" slack="0"/>
<pin id="412" dir="0" index="1" bw="14" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="i_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="14" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="i2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="14" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i2/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_Data_V_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="132" slack="0"/>
<pin id="436" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_Data_V/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_User_V_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="132" slack="0"/>
<pin id="440" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_User_V/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="i3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="14" slack="1"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i3/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_31_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="128" slack="0"/>
<pin id="456" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_Result_16_trunc_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="12" slack="0"/>
<pin id="461" dir="0" index="1" bw="128" slack="0"/>
<pin id="462" dir="0" index="2" bw="6" slack="0"/>
<pin id="463" dir="0" index="3" bw="6" slack="0"/>
<pin id="464" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_trunc_1/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_Result_16_trunc_2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="0"/>
<pin id="472" dir="0" index="1" bw="128" slack="0"/>
<pin id="473" dir="0" index="2" bw="7" slack="0"/>
<pin id="474" dir="0" index="3" bw="7" slack="0"/>
<pin id="475" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_trunc_2/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_Result_16_trunc_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="12" slack="0"/>
<pin id="483" dir="0" index="1" bw="128" slack="0"/>
<pin id="484" dir="0" index="2" bw="7" slack="0"/>
<pin id="485" dir="0" index="3" bw="7" slack="0"/>
<pin id="486" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_trunc_3/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_Result_16_trunc_4_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="12" slack="0"/>
<pin id="494" dir="0" index="1" bw="128" slack="0"/>
<pin id="495" dir="0" index="2" bw="8" slack="0"/>
<pin id="496" dir="0" index="3" bw="8" slack="0"/>
<pin id="497" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_trunc_4/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="p_Result_16_trunc_5_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="12" slack="0"/>
<pin id="505" dir="0" index="1" bw="128" slack="0"/>
<pin id="506" dir="0" index="2" bw="8" slack="0"/>
<pin id="507" dir="0" index="3" bw="8" slack="0"/>
<pin id="508" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_trunc_5/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_Result_16_trunc_6_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="12" slack="0"/>
<pin id="516" dir="0" index="1" bw="128" slack="0"/>
<pin id="517" dir="0" index="2" bw="8" slack="0"/>
<pin id="518" dir="0" index="3" bw="8" slack="0"/>
<pin id="519" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_trunc_6/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_Result_16_trunc_7_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="12" slack="0"/>
<pin id="527" dir="0" index="1" bw="128" slack="0"/>
<pin id="528" dir="0" index="2" bw="8" slack="0"/>
<pin id="529" dir="0" index="3" bw="8" slack="0"/>
<pin id="530" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_trunc_7/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_8_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="128" slack="2"/>
<pin id="538" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="lhs_V_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="0"/>
<pin id="541" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="rhs_V_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="12" slack="1"/>
<pin id="545" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="ret_V_9_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="0"/>
<pin id="548" dir="0" index="1" bw="12" slack="0"/>
<pin id="549" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_9/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_10_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="17" slack="0"/>
<pin id="555" dir="0" index="2" bw="6" slack="0"/>
<pin id="556" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_12_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="17" slack="0"/>
<pin id="562" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="p_Result_18_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="0" index="1" bw="128" slack="2"/>
<pin id="567" dir="0" index="2" bw="6" slack="0"/>
<pin id="568" dir="0" index="3" bw="6" slack="0"/>
<pin id="569" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_18_1/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="lhs_V_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="rhs_V_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="12" slack="1"/>
<pin id="579" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="ret_V_9_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="0"/>
<pin id="582" dir="0" index="1" bw="12" slack="0"/>
<pin id="583" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_9_1/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_14_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="17" slack="0"/>
<pin id="589" dir="0" index="2" bw="6" slack="0"/>
<pin id="590" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_16_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="17" slack="0"/>
<pin id="596" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="p_Result_18_2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="16" slack="0"/>
<pin id="600" dir="0" index="1" bw="128" slack="2"/>
<pin id="601" dir="0" index="2" bw="7" slack="0"/>
<pin id="602" dir="0" index="3" bw="7" slack="0"/>
<pin id="603" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_18_2/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="lhs_V_2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="0"/>
<pin id="609" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_2/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="rhs_V_2_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="12" slack="1"/>
<pin id="613" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="ret_V_9_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="0"/>
<pin id="616" dir="0" index="1" bw="12" slack="0"/>
<pin id="617" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_9_2/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_19_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="17" slack="0"/>
<pin id="623" dir="0" index="2" bw="6" slack="0"/>
<pin id="624" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_20_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="17" slack="0"/>
<pin id="630" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="p_Result_18_3_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="0"/>
<pin id="634" dir="0" index="1" bw="128" slack="2"/>
<pin id="635" dir="0" index="2" bw="7" slack="0"/>
<pin id="636" dir="0" index="3" bw="7" slack="0"/>
<pin id="637" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_18_3/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="lhs_V_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="0"/>
<pin id="643" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_3/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="rhs_V_3_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="12" slack="1"/>
<pin id="647" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_3/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="ret_V_9_3_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="0"/>
<pin id="650" dir="0" index="1" bw="12" slack="0"/>
<pin id="651" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_9_3/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_21_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="17" slack="0"/>
<pin id="657" dir="0" index="2" bw="6" slack="0"/>
<pin id="658" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_22_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="17" slack="0"/>
<pin id="664" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="p_Result_18_4_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="0"/>
<pin id="668" dir="0" index="1" bw="128" slack="2"/>
<pin id="669" dir="0" index="2" bw="8" slack="0"/>
<pin id="670" dir="0" index="3" bw="8" slack="0"/>
<pin id="671" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_18_4/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="lhs_V_4_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="16" slack="0"/>
<pin id="677" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_4/5 "/>
</bind>
</comp>

<comp id="679" class="1004" name="rhs_V_4_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="12" slack="1"/>
<pin id="681" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_4/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="ret_V_9_4_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="16" slack="0"/>
<pin id="684" dir="0" index="1" bw="12" slack="0"/>
<pin id="685" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_9_4/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_23_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="17" slack="0"/>
<pin id="691" dir="0" index="2" bw="6" slack="0"/>
<pin id="692" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_24_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="17" slack="0"/>
<pin id="698" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="p_Result_18_5_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="16" slack="0"/>
<pin id="702" dir="0" index="1" bw="128" slack="2"/>
<pin id="703" dir="0" index="2" bw="8" slack="0"/>
<pin id="704" dir="0" index="3" bw="8" slack="0"/>
<pin id="705" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_18_5/5 "/>
</bind>
</comp>

<comp id="709" class="1004" name="lhs_V_5_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="16" slack="0"/>
<pin id="711" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_5/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="rhs_V_5_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="12" slack="1"/>
<pin id="715" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_5/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="ret_V_9_5_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="16" slack="0"/>
<pin id="718" dir="0" index="1" bw="12" slack="0"/>
<pin id="719" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_9_5/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_25_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="17" slack="0"/>
<pin id="725" dir="0" index="2" bw="6" slack="0"/>
<pin id="726" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_26_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="17" slack="0"/>
<pin id="732" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="734" class="1004" name="p_Result_18_6_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="16" slack="0"/>
<pin id="736" dir="0" index="1" bw="128" slack="2"/>
<pin id="737" dir="0" index="2" bw="8" slack="0"/>
<pin id="738" dir="0" index="3" bw="8" slack="0"/>
<pin id="739" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_18_6/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="lhs_V_6_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="0"/>
<pin id="745" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_6/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="rhs_V_6_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="12" slack="1"/>
<pin id="749" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_6/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="ret_V_9_6_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="0"/>
<pin id="752" dir="0" index="1" bw="12" slack="0"/>
<pin id="753" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_9_6/5 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_27_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="17" slack="0"/>
<pin id="759" dir="0" index="2" bw="6" slack="0"/>
<pin id="760" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_28_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="17" slack="0"/>
<pin id="766" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="p_Result_18_7_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="0"/>
<pin id="770" dir="0" index="1" bw="128" slack="2"/>
<pin id="771" dir="0" index="2" bw="8" slack="0"/>
<pin id="772" dir="0" index="3" bw="8" slack="0"/>
<pin id="773" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_18_7/5 "/>
</bind>
</comp>

<comp id="777" class="1004" name="lhs_V_7_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="0"/>
<pin id="779" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_7/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="rhs_V_7_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="12" slack="1"/>
<pin id="783" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_7/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="ret_V_9_7_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="0"/>
<pin id="786" dir="0" index="1" bw="12" slack="0"/>
<pin id="787" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_9_7/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_29_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="17" slack="0"/>
<pin id="793" dir="0" index="2" bw="6" slack="0"/>
<pin id="794" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_30_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="17" slack="0"/>
<pin id="800" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_5_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="1"/>
<pin id="804" dir="0" index="1" bw="12" slack="0"/>
<pin id="805" dir="0" index="2" bw="12" slack="1"/>
<pin id="806" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_V_0_trunc_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="12" slack="0"/>
<pin id="810" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_0_trunc/6 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_7_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="1"/>
<pin id="814" dir="0" index="1" bw="12" slack="0"/>
<pin id="815" dir="0" index="2" bw="12" slack="1"/>
<pin id="816" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_V_1_trunc_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="12" slack="0"/>
<pin id="820" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_1_trunc/6 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_9_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="1"/>
<pin id="824" dir="0" index="1" bw="12" slack="0"/>
<pin id="825" dir="0" index="2" bw="12" slack="1"/>
<pin id="826" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_V_2_trunc_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="12" slack="0"/>
<pin id="830" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_2_trunc/6 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_2_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="1"/>
<pin id="834" dir="0" index="1" bw="12" slack="0"/>
<pin id="835" dir="0" index="2" bw="12" slack="1"/>
<pin id="836" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_V_3_trunc_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="12" slack="0"/>
<pin id="840" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_3_trunc/6 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="1"/>
<pin id="844" dir="0" index="1" bw="12" slack="0"/>
<pin id="845" dir="0" index="2" bw="12" slack="1"/>
<pin id="846" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_V_4_trunc_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="12" slack="0"/>
<pin id="850" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_4_trunc/6 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_3_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="1"/>
<pin id="854" dir="0" index="1" bw="12" slack="0"/>
<pin id="855" dir="0" index="2" bw="12" slack="1"/>
<pin id="856" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_V_5_trunc_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="12" slack="0"/>
<pin id="860" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_5_trunc/6 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp_6_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="1"/>
<pin id="864" dir="0" index="1" bw="12" slack="0"/>
<pin id="865" dir="0" index="2" bw="12" slack="1"/>
<pin id="866" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_V_6_trunc_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="12" slack="0"/>
<pin id="870" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_6_trunc/6 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_11_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="1"/>
<pin id="874" dir="0" index="1" bw="12" slack="0"/>
<pin id="875" dir="0" index="2" bw="12" slack="1"/>
<pin id="876" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_13_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="124" slack="0"/>
<pin id="880" dir="0" index="1" bw="12" slack="0"/>
<pin id="881" dir="0" index="2" bw="12" slack="0"/>
<pin id="882" dir="0" index="3" bw="12" slack="0"/>
<pin id="883" dir="0" index="4" bw="12" slack="0"/>
<pin id="884" dir="0" index="5" bw="12" slack="0"/>
<pin id="885" dir="0" index="6" bw="12" slack="0"/>
<pin id="886" dir="0" index="7" bw="12" slack="0"/>
<pin id="887" dir="0" index="8" bw="12" slack="0"/>
<pin id="888" dir="1" index="9" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="898" class="1004" name="p_Result_22_7_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="124" slack="0"/>
<pin id="900" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_22_7/6 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_4_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="2"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="907" class="1004" name="StgValue_156_store_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_156/8 "/>
</bind>
</comp>

<comp id="913" class="1005" name="arbitrator_load_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="1"/>
<pin id="915" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="arbitrator_load "/>
</bind>
</comp>

<comp id="918" class="1005" name="tmp_s_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="1"/>
<pin id="920" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="922" class="1005" name="i_2_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="14" slack="0"/>
<pin id="924" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="927" class="1005" name="buf_V_0_addr_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="14" slack="1"/>
<pin id="929" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_0_addr "/>
</bind>
</comp>

<comp id="932" class="1005" name="buf_V_1_addr_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="14" slack="1"/>
<pin id="934" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_1_addr "/>
</bind>
</comp>

<comp id="937" class="1005" name="buf_V_2_addr_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="14" slack="1"/>
<pin id="939" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_2_addr "/>
</bind>
</comp>

<comp id="942" class="1005" name="buf_V_3_addr_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="14" slack="1"/>
<pin id="944" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_3_addr "/>
</bind>
</comp>

<comp id="947" class="1005" name="buf_V_4_addr_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="14" slack="1"/>
<pin id="949" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_4_addr "/>
</bind>
</comp>

<comp id="952" class="1005" name="buf_V_5_addr_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="14" slack="1"/>
<pin id="954" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_5_addr "/>
</bind>
</comp>

<comp id="957" class="1005" name="buf_V_6_addr_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="14" slack="1"/>
<pin id="959" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_6_addr "/>
</bind>
</comp>

<comp id="962" class="1005" name="buf_V_7_addr_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="14" slack="1"/>
<pin id="964" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_7_addr "/>
</bind>
</comp>

<comp id="967" class="1005" name="tmp_Data_V_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="128" slack="2"/>
<pin id="969" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="tmp_Data_V "/>
</bind>
</comp>

<comp id="980" class="1005" name="tmp_User_V_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="4" slack="4"/>
<pin id="982" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="tmp_User_V "/>
</bind>
</comp>

<comp id="985" class="1005" name="buf_V_0_load_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="12" slack="1"/>
<pin id="987" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_0_load "/>
</bind>
</comp>

<comp id="990" class="1005" name="buf_V_1_load_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="12" slack="1"/>
<pin id="992" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_1_load "/>
</bind>
</comp>

<comp id="995" class="1005" name="buf_V_2_load_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="12" slack="1"/>
<pin id="997" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_2_load "/>
</bind>
</comp>

<comp id="1000" class="1005" name="buf_V_3_load_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="12" slack="1"/>
<pin id="1002" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_3_load "/>
</bind>
</comp>

<comp id="1005" class="1005" name="buf_V_4_load_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="12" slack="1"/>
<pin id="1007" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_4_load "/>
</bind>
</comp>

<comp id="1010" class="1005" name="buf_V_5_load_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="12" slack="1"/>
<pin id="1012" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_5_load "/>
</bind>
</comp>

<comp id="1015" class="1005" name="buf_V_6_load_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="12" slack="1"/>
<pin id="1017" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_6_load "/>
</bind>
</comp>

<comp id="1020" class="1005" name="buf_V_7_load_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="12" slack="1"/>
<pin id="1022" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_7_load "/>
</bind>
</comp>

<comp id="1025" class="1005" name="tmp_10_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="1"/>
<pin id="1027" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_12_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="12" slack="1"/>
<pin id="1032" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="tmp_14_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="1"/>
<pin id="1037" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="tmp_16_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="12" slack="1"/>
<pin id="1042" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="tmp_19_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="1"/>
<pin id="1047" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="tmp_20_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="12" slack="1"/>
<pin id="1052" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="tmp_21_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="1"/>
<pin id="1057" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="tmp_22_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="12" slack="1"/>
<pin id="1062" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="tmp_23_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="1"/>
<pin id="1067" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="tmp_24_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="12" slack="1"/>
<pin id="1072" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="tmp_25_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="1"/>
<pin id="1077" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="tmp_26_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="12" slack="1"/>
<pin id="1082" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="tmp_27_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="tmp_28_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="12" slack="1"/>
<pin id="1092" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="tmp_29_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="1"/>
<pin id="1097" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="tmp_30_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="12" slack="1"/>
<pin id="1102" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="p_Result_22_7_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="128" slack="1"/>
<pin id="1107" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_22_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="171"><net_src comp="96" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="181"><net_src comp="160" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="94" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="12" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="94" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="94" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="94" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="94" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="94" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="22" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="94" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="262" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="24" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="94" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="275" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="10" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="94" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="191" pin=2"/></net>

<net id="305"><net_src comp="12" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="94" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="317"><net_src comp="14" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="94" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="329"><net_src comp="16" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="94" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="324" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="341"><net_src comp="18" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="94" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="353"><net_src comp="20" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="94" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="348" pin="3"/><net_sink comp="256" pin=2"/></net>

<net id="365"><net_src comp="22" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="94" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="377"><net_src comp="24" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="94" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="372" pin="3"/><net_sink comp="282" pin=2"/></net>

<net id="387"><net_src comp="84" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="388" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="405"><net_src comp="399" pin="4"/><net_sink comp="174" pin=3"/></net>

<net id="409"><net_src comp="8" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="388" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="86" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="388" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="92" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="388" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="429"><net_src comp="422" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="431"><net_src comp="422" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="432"><net_src comp="422" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="433"><net_src comp="422" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="437"><net_src comp="166" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="166" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="384" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="448"><net_src comp="442" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="449"><net_src comp="442" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="451"><net_src comp="442" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="453"><net_src comp="442" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="457"><net_src comp="434" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="191" pin=4"/></net>

<net id="465"><net_src comp="98" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="434" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="42" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="100" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="469"><net_src comp="459" pin="4"/><net_sink comp="204" pin=4"/></net>

<net id="476"><net_src comp="98" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="434" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="102" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="104" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="480"><net_src comp="470" pin="4"/><net_sink comp="217" pin=4"/></net>

<net id="487"><net_src comp="98" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="434" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="106" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="490"><net_src comp="108" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="491"><net_src comp="481" pin="4"/><net_sink comp="230" pin=4"/></net>

<net id="498"><net_src comp="98" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="434" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="110" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="501"><net_src comp="112" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="502"><net_src comp="492" pin="4"/><net_sink comp="243" pin=4"/></net>

<net id="509"><net_src comp="98" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="434" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="114" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="512"><net_src comp="116" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="513"><net_src comp="503" pin="4"/><net_sink comp="256" pin=4"/></net>

<net id="520"><net_src comp="98" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="434" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="118" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="120" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="524"><net_src comp="514" pin="4"/><net_sink comp="269" pin=4"/></net>

<net id="531"><net_src comp="98" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="434" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="533"><net_src comp="122" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="534"><net_src comp="124" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="535"><net_src comp="525" pin="4"/><net_sink comp="282" pin=4"/></net>

<net id="542"><net_src comp="536" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="550"><net_src comp="539" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="543" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="126" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="546" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="42" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="546" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="570"><net_src comp="128" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="42" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="572"><net_src comp="130" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="576"><net_src comp="564" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="584"><net_src comp="573" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="126" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="580" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="42" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="580" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="604"><net_src comp="128" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="102" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="606"><net_src comp="132" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="610"><net_src comp="598" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="618"><net_src comp="607" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="625"><net_src comp="126" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="614" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="42" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="631"><net_src comp="614" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="638"><net_src comp="128" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="106" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="640"><net_src comp="134" pin="0"/><net_sink comp="632" pin=3"/></net>

<net id="644"><net_src comp="632" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="652"><net_src comp="641" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="645" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="126" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="648" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="42" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="665"><net_src comp="648" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="672"><net_src comp="128" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="110" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="674"><net_src comp="136" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="678"><net_src comp="666" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="686"><net_src comp="675" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="679" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="693"><net_src comp="126" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="682" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="42" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="699"><net_src comp="682" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="706"><net_src comp="128" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="114" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="708"><net_src comp="138" pin="0"/><net_sink comp="700" pin=3"/></net>

<net id="712"><net_src comp="700" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="720"><net_src comp="709" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="713" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="727"><net_src comp="126" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="716" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="729"><net_src comp="42" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="733"><net_src comp="716" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="740"><net_src comp="128" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="118" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="742"><net_src comp="140" pin="0"/><net_sink comp="734" pin=3"/></net>

<net id="746"><net_src comp="734" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="754"><net_src comp="743" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="747" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="761"><net_src comp="126" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="750" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="42" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="767"><net_src comp="750" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="774"><net_src comp="128" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="122" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="776"><net_src comp="142" pin="0"/><net_sink comp="768" pin=3"/></net>

<net id="780"><net_src comp="768" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="788"><net_src comp="777" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="781" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="795"><net_src comp="126" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="784" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="42" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="801"><net_src comp="784" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="807"><net_src comp="144" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="811"><net_src comp="802" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="817"><net_src comp="144" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="821"><net_src comp="812" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="827"><net_src comp="144" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="831"><net_src comp="822" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="837"><net_src comp="144" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="832" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="847"><net_src comp="144" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="851"><net_src comp="842" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="857"><net_src comp="144" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="861"><net_src comp="852" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="867"><net_src comp="144" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="871"><net_src comp="862" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="877"><net_src comp="144" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="889"><net_src comp="146" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="890"><net_src comp="872" pin="3"/><net_sink comp="878" pin=1"/></net>

<net id="891"><net_src comp="868" pin="1"/><net_sink comp="878" pin=2"/></net>

<net id="892"><net_src comp="858" pin="1"/><net_sink comp="878" pin=3"/></net>

<net id="893"><net_src comp="848" pin="1"/><net_sink comp="878" pin=4"/></net>

<net id="894"><net_src comp="838" pin="1"/><net_sink comp="878" pin=5"/></net>

<net id="895"><net_src comp="828" pin="1"/><net_sink comp="878" pin=6"/></net>

<net id="896"><net_src comp="818" pin="1"/><net_sink comp="878" pin=7"/></net>

<net id="897"><net_src comp="808" pin="1"/><net_sink comp="878" pin=8"/></net>

<net id="901"><net_src comp="878" pin="9"/><net_sink comp="898" pin=0"/></net>

<net id="906"><net_src comp="164" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="911"><net_src comp="902" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="8" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="916"><net_src comp="406" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="921"><net_src comp="410" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="416" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="930"><net_src comp="184" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="935"><net_src comp="197" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="940"><net_src comp="210" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="945"><net_src comp="223" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="950"><net_src comp="236" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="955"><net_src comp="249" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="960"><net_src comp="262" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="965"><net_src comp="275" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="970"><net_src comp="434" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="972"><net_src comp="967" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="973"><net_src comp="967" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="974"><net_src comp="967" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="975"><net_src comp="967" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="976"><net_src comp="967" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="977"><net_src comp="967" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="978"><net_src comp="967" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="979"><net_src comp="967" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="983"><net_src comp="438" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="174" pin=4"/></net>

<net id="988"><net_src comp="191" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="993"><net_src comp="204" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="998"><net_src comp="217" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1003"><net_src comp="230" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1008"><net_src comp="243" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1013"><net_src comp="256" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1018"><net_src comp="269" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1023"><net_src comp="282" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1028"><net_src comp="552" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1033"><net_src comp="560" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="802" pin=2"/></net>

<net id="1038"><net_src comp="586" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1043"><net_src comp="594" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="812" pin=2"/></net>

<net id="1048"><net_src comp="620" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1053"><net_src comp="628" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="822" pin=2"/></net>

<net id="1058"><net_src comp="654" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1063"><net_src comp="662" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="832" pin=2"/></net>

<net id="1068"><net_src comp="688" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1073"><net_src comp="696" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="842" pin=2"/></net>

<net id="1078"><net_src comp="722" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1083"><net_src comp="730" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="852" pin=2"/></net>

<net id="1088"><net_src comp="756" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1093"><net_src comp="764" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="862" pin=2"/></net>

<net id="1098"><net_src comp="790" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1103"><net_src comp="798" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="872" pin=2"/></net>

<net id="1108"><net_src comp="898" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="399" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: StreamOut_V_Data_V | {7 }
	Port: StreamOut_V_User_V | {7 }
	Port: arbitrator | {8 }
	Port: buf_V_0 | {3 }
	Port: buf_V_1 | {3 }
	Port: buf_V_2 | {3 }
	Port: buf_V_3 | {3 }
	Port: buf_V_4 | {3 }
	Port: buf_V_5 | {3 }
	Port: buf_V_6 | {3 }
	Port: buf_V_7 | {3 }
 - Input state : 
	Port: pix_subtract : StreamIn_V_Data_V | {3 }
	Port: pix_subtract : StreamIn_V_User_V | {3 }
	Port: pix_subtract : arbitrator | {1 }
	Port: pix_subtract : buf_V_0 | {2 3 4 }
	Port: pix_subtract : buf_V_1 | {2 3 4 }
	Port: pix_subtract : buf_V_2 | {2 3 4 }
	Port: pix_subtract : buf_V_3 | {2 3 4 }
	Port: pix_subtract : buf_V_4 | {2 3 4 }
	Port: pix_subtract : buf_V_5 | {2 3 4 }
	Port: pix_subtract : buf_V_6 | {2 3 4 }
	Port: pix_subtract : buf_V_7 | {2 3 4 }
  - Chain level:
	State 1
	State 2
		tmp_s : 1
		i_2 : 1
		StgValue_19 : 2
		i2 : 1
		buf_V_0_addr : 2
		buf_V_0_load : 3
		buf_V_1_addr : 2
		buf_V_1_load : 3
		buf_V_2_addr : 2
		buf_V_2_load : 3
		buf_V_3_addr : 2
		buf_V_3_load : 3
		buf_V_4_addr : 2
		buf_V_4_load : 3
		buf_V_5_addr : 2
		buf_V_5_load : 3
		buf_V_6_addr : 2
		buf_V_6_load : 3
		buf_V_7_addr : 2
		buf_V_7_load : 3
	State 3
		buf_V_0_addr_1 : 1
		tmp_31 : 1
		StgValue_44 : 2
		buf_V_1_addr_1 : 1
		p_Result_16_trunc_1 : 1
		StgValue_47 : 2
		buf_V_2_addr_1 : 1
		p_Result_16_trunc_2 : 1
		StgValue_50 : 2
		buf_V_3_addr_1 : 1
		p_Result_16_trunc_3 : 1
		StgValue_53 : 2
		buf_V_4_addr_1 : 1
		p_Result_16_trunc_4 : 1
		StgValue_56 : 2
		buf_V_5_addr_1 : 1
		p_Result_16_trunc_5 : 1
		StgValue_59 : 2
		buf_V_6_addr_1 : 1
		p_Result_16_trunc_6 : 1
		StgValue_62 : 2
		buf_V_7_addr_1 : 1
		p_Result_16_trunc_7 : 1
		StgValue_65 : 2
	State 4
	State 5
		lhs_V : 1
		ret_V_9 : 2
		tmp_10 : 3
		tmp_12 : 3
		lhs_V_1 : 1
		ret_V_9_1 : 2
		tmp_14 : 3
		tmp_16 : 3
		lhs_V_2 : 1
		ret_V_9_2 : 2
		tmp_19 : 3
		tmp_20 : 3
		lhs_V_3 : 1
		ret_V_9_3 : 2
		tmp_21 : 3
		tmp_22 : 3
		lhs_V_4 : 1
		ret_V_9_4 : 2
		tmp_23 : 3
		tmp_24 : 3
		lhs_V_5 : 1
		ret_V_9_5 : 2
		tmp_25 : 3
		tmp_26 : 3
		lhs_V_6 : 1
		ret_V_9_6 : 2
		tmp_27 : 3
		tmp_28 : 3
		lhs_V_7 : 1
		ret_V_9_7 : 2
		tmp_29 : 3
		tmp_30 : 3
	State 6
		tmp_V_0_trunc : 1
		tmp_V_1_trunc : 1
		tmp_V_2_trunc : 1
		tmp_V_3_trunc : 1
		tmp_V_4_trunc : 1
		tmp_V_5_trunc : 1
		tmp_V_6_trunc : 1
		tmp_13 : 2
		p_Result_22_7 : 3
	State 7
		StgValue_152 : 1
		empty_14 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       ret_V_9_fu_546       |    0    |    23   |
|          |      ret_V_9_1_fu_580      |    0    |    23   |
|          |      ret_V_9_2_fu_614      |    0    |    23   |
|    sub   |      ret_V_9_3_fu_648      |    0    |    23   |
|          |      ret_V_9_4_fu_682      |    0    |    23   |
|          |      ret_V_9_5_fu_716      |    0    |    23   |
|          |      ret_V_9_6_fu_750      |    0    |    23   |
|          |      ret_V_9_7_fu_784      |    0    |    23   |
|----------|----------------------------|---------|---------|
|          |        tmp_5_fu_802        |    0    |    12   |
|          |        tmp_7_fu_812        |    0    |    12   |
|          |        tmp_9_fu_822        |    0    |    12   |
|  select  |        tmp_2_fu_832        |    0    |    12   |
|          |        tmp_1_fu_842        |    0    |    12   |
|          |        tmp_3_fu_852        |    0    |    12   |
|          |        tmp_6_fu_862        |    0    |    12   |
|          |        tmp_11_fu_872       |    0    |    12   |
|----------|----------------------------|---------|---------|
|    add   |         i_2_fu_416         |    0    |    21   |
|----------|----------------------------|---------|---------|
|   icmp   |        tmp_s_fu_410        |    0    |    13   |
|----------|----------------------------|---------|---------|
|    xor   |        tmp_4_fu_902        |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   |    empty_13_read_fu_166    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  StgValue_152_write_fu_174 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |          i2_fu_422         |    0    |    0    |
|          |          i3_fu_442         |    0    |    0    |
|          |        lhs_V_fu_539        |    0    |    0    |
|          |        rhs_V_fu_543        |    0    |    0    |
|          |       lhs_V_1_fu_573       |    0    |    0    |
|          |       rhs_V_1_fu_577       |    0    |    0    |
|          |       lhs_V_2_fu_607       |    0    |    0    |
|          |       rhs_V_2_fu_611       |    0    |    0    |
|          |       lhs_V_3_fu_641       |    0    |    0    |
|          |       rhs_V_3_fu_645       |    0    |    0    |
|          |       lhs_V_4_fu_675       |    0    |    0    |
|          |       rhs_V_4_fu_679       |    0    |    0    |
|   zext   |       lhs_V_5_fu_709       |    0    |    0    |
|          |       rhs_V_5_fu_713       |    0    |    0    |
|          |       lhs_V_6_fu_743       |    0    |    0    |
|          |       rhs_V_6_fu_747       |    0    |    0    |
|          |       lhs_V_7_fu_777       |    0    |    0    |
|          |       rhs_V_7_fu_781       |    0    |    0    |
|          |    tmp_V_0_trunc_fu_808    |    0    |    0    |
|          |    tmp_V_1_trunc_fu_818    |    0    |    0    |
|          |    tmp_V_2_trunc_fu_828    |    0    |    0    |
|          |    tmp_V_3_trunc_fu_838    |    0    |    0    |
|          |    tmp_V_4_trunc_fu_848    |    0    |    0    |
|          |    tmp_V_5_trunc_fu_858    |    0    |    0    |
|          |    tmp_V_6_trunc_fu_868    |    0    |    0    |
|          |    p_Result_22_7_fu_898    |    0    |    0    |
|----------|----------------------------|---------|---------|
|extractvalue|      tmp_Data_V_fu_434     |    0    |    0    |
|          |      tmp_User_V_fu_438     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_31_fu_454       |    0    |    0    |
|          |        tmp_8_fu_536        |    0    |    0    |
|          |        tmp_12_fu_560       |    0    |    0    |
|          |        tmp_16_fu_594       |    0    |    0    |
|   trunc  |        tmp_20_fu_628       |    0    |    0    |
|          |        tmp_22_fu_662       |    0    |    0    |
|          |        tmp_24_fu_696       |    0    |    0    |
|          |        tmp_26_fu_730       |    0    |    0    |
|          |        tmp_28_fu_764       |    0    |    0    |
|          |        tmp_30_fu_798       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          | p_Result_16_trunc_1_fu_459 |    0    |    0    |
|          | p_Result_16_trunc_2_fu_470 |    0    |    0    |
|          | p_Result_16_trunc_3_fu_481 |    0    |    0    |
|          | p_Result_16_trunc_4_fu_492 |    0    |    0    |
|          | p_Result_16_trunc_5_fu_503 |    0    |    0    |
|          | p_Result_16_trunc_6_fu_514 |    0    |    0    |
|partselect| p_Result_16_trunc_7_fu_525 |    0    |    0    |
|          |    p_Result_18_1_fu_564    |    0    |    0    |
|          |    p_Result_18_2_fu_598    |    0    |    0    |
|          |    p_Result_18_3_fu_632    |    0    |    0    |
|          |    p_Result_18_4_fu_666    |    0    |    0    |
|          |    p_Result_18_5_fu_700    |    0    |    0    |
|          |    p_Result_18_6_fu_734    |    0    |    0    |
|          |    p_Result_18_7_fu_768    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_10_fu_552       |    0    |    0    |
|          |        tmp_14_fu_586       |    0    |    0    |
|          |        tmp_19_fu_620       |    0    |    0    |
| bitselect|        tmp_21_fu_654       |    0    |    0    |
|          |        tmp_23_fu_688       |    0    |    0    |
|          |        tmp_25_fu_722       |    0    |    0    |
|          |        tmp_27_fu_756       |    0    |    0    |
|          |        tmp_29_fu_790       |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_13_fu_878       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   316   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|arbitrator_load_reg_913|    1   |
|  buf_V_0_addr_reg_927 |   14   |
|  buf_V_0_load_reg_985 |   12   |
|  buf_V_1_addr_reg_932 |   14   |
|  buf_V_1_load_reg_990 |   12   |
|  buf_V_2_addr_reg_937 |   14   |
|  buf_V_2_load_reg_995 |   12   |
|  buf_V_3_addr_reg_942 |   14   |
| buf_V_3_load_reg_1000 |   12   |
|  buf_V_4_addr_reg_947 |   14   |
| buf_V_4_load_reg_1005 |   12   |
|  buf_V_5_addr_reg_952 |   14   |
| buf_V_5_load_reg_1010 |   12   |
|  buf_V_6_addr_reg_957 |   14   |
| buf_V_6_load_reg_1015 |   12   |
|  buf_V_7_addr_reg_962 |   14   |
| buf_V_7_load_reg_1020 |   12   |
|      i_2_reg_922      |   14   |
|       i_reg_384       |   14   |
| p_Result_22_7_reg_1105|   128  |
|    tmp_10_reg_1025    |    1   |
|    tmp_12_reg_1030    |   12   |
|    tmp_14_reg_1035    |    1   |
|    tmp_16_reg_1040    |   12   |
|    tmp_19_reg_1045    |    1   |
|    tmp_20_reg_1050    |   12   |
|    tmp_21_reg_1055    |    1   |
|    tmp_22_reg_1060    |   12   |
|    tmp_23_reg_1065    |    1   |
|    tmp_24_reg_1070    |   12   |
|    tmp_25_reg_1075    |    1   |
|    tmp_26_reg_1080    |   12   |
|    tmp_27_reg_1085    |    1   |
|    tmp_28_reg_1090    |   12   |
|    tmp_29_reg_1095    |    1   |
|    tmp_30_reg_1100    |   12   |
|  tmp_Data_V_4_reg_396 |   128  |
|   tmp_Data_V_reg_967  |   128  |
|   tmp_User_V_reg_980  |    4   |
|     tmp_s_reg_918     |    1   |
+-----------------------+--------+
|         Total         |   730  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_191 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_204 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_217 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_230 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_243 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_256 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_269 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_282 |  p0  |   2  |  14  |   28   ||    9    |
|     i_reg_384     |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   252  ||  7.515  ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   316  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   81   |
|  Register |    -   |   730  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   730  |   397  |
+-----------+--------+--------+--------+
