/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for SW_GLOBAL
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file SW_GLOBAL.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for SW_GLOBAL
 *
 * CMSIS Peripheral Access Layer for SW_GLOBAL
 */

#if !defined(SW_GLOBAL_H_)
#define SW_GLOBAL_H_                             /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- SW_GLOBAL Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SW_GLOBAL_Peripheral_Access_Layer SW_GLOBAL Peripheral Access Layer
 * @{
 */

/** SW_GLOBAL - Size of Registers Arrays */
#define SW_GLOBAL_PCE_SL_COUNT                    1u
#define SW_GLOBAL_HTA_LOOP_COUNT                  1u
#define SW_GLOBAL_ARRAY_NUM_RC_COUNT              1u
#define SW_GLOBAL_G_BOOT_COUNT                    2u

/** SW_GLOBAL - Register Layout Typedef */
typedef struct {
  __I  uint32_t SMCAPR;                            /**< Shared memory capability register, offset: 0x0 */
  __I  uint32_t SMDTR;                             /**< Shared memory depletion threshold register, offset: 0x4 */
  __I  uint32_t SMACR;                             /**< Shared memory available count register, offset: 0x8 */
       uint8_t RESERVED_0[4];
  __I  uint32_t SMCLWMR;                           /**< Shared memory count low watermark register, offset: 0x10 */
  __I  uint32_t SMBUCR;                            /**< Shared memory buffer unassigned count register, offset: 0x14 */
  __I  uint32_t SMBUCHWMR;                         /**< Shared memory buffer unassigned count high watermark register, offset: 0x18 */
  __I  uint32_t SMLCR;                             /**< Shared memory loss count register, offset: 0x1C */
  __I  uint32_t HBTCAPR;                           /**< Hash bucket table capability register, offset: 0x20 */
  __I  uint32_t HBTOR0;                            /**< Hash bucket table operational register 0, offset: 0x24 */
       uint8_t RESERVED_1[4];
  __I  uint32_t HBTOR2;                            /**< Hash bucket table operational register 2, offset: 0x2C */
       uint8_t RESERVED_2[16];
  __I  uint32_t SMERBCAPR;                         /**< Shared memory ENETC receive buffer capability register, offset: 0x40 */
  __I  uint32_t SMERBOR0;                          /**< Shared memory ENETC receive buffer operational register 0, offset: 0x44 */
  __I  uint32_t SMERBOR1;                          /**< Shared memory ENETC receive buffer operational 1, offset: 0x48 */
       uint8_t RESERVED_3[180];
  struct {                                         /* offset: 0x100, array step: 0x8 */
    __I  uint32_t PCEOR;                             /**< PCE 0 operational register, array offset: 0x100, array step: 0x8 */
    __I  uint32_t RFEOR;                             /**< Replication Forwarding Engine 0 operational register, array offset: 0x104, array step: 0x8 */
  } PCE_SL[SW_GLOBAL_PCE_SL_COUNT];
       uint8_t RESERVED_4[92];
  __I  uint32_t NETCCLKR;                          /**< NETC clock register, offset: 0x164 */
       uint8_t RESERVED_5[152];
  struct {                                         /* offset: 0x200, array step: 0x28 */
    __I  uint32_t HTACAPR;                           /**< HTA 0 capability register, array offset: 0x200, array step: 0x28 */
    __I  uint32_t HTARFCOR;                          /**< HTA 0 receive frame count operational register, array offset: 0x204, array step: 0x28 */
    __I  uint32_t HTAHPBCOR;                         /**< HTA 0 high priority byte count operational register, array offset: 0x208, array step: 0x28 */
    __I  uint32_t HTALPBCOR;                         /**< HTA 0 low priority byte count operational register, array offset: 0x20C, array step: 0x28 */
         uint8_t RESERVED_0[20];
    __I  uint32_t HTATFCOR;                          /**< HTA 0 transmit frame count operational register, array offset: 0x224, array step: 0x28 */
  } HTA_LOOP[SW_GLOBAL_HTA_LOOP_COUNT];
       uint8_t RESERVED_6[216];
  struct {                                         /* offset: 0x300, array step: 0x10 */
    __IO uint32_t RCSBRLAR;                          /**< Root complex 0 system bus read latency average register, array offset: 0x300, array step: 0x10 */
    __I  uint32_t RCSBRLHWMR;                        /**< Root complex 0 system bus read latency high watermark register, array offset: 0x304, array step: 0x10 */
    __IO uint32_t RCSBWLAR;                          /**< Root complex 0 system bus write latency average register, array offset: 0x308, array step: 0x10 */
    __I  uint32_t RCSBWLHWMR;                        /**< Root complex 0 system bus write latency high watermark register, array offset: 0x30C, array step: 0x10 */
  } ARRAY_NUM_RC[SW_GLOBAL_ARRAY_NUM_RC_COUNT];
       uint8_t RESERVED_7[2280];
  __I  uint32_t IPBRR0;                            /**< IP block revision register 0, offset: 0xBF8 */
  __I  uint32_t IPBRR1;                            /**< IP block revision register 1, offset: 0xBFC */
       uint8_t RESERVED_8[256];
  __I  uint32_t FBLPR[SW_GLOBAL_G_BOOT_COUNT];     /**< Function boot loader parameter register 0..Function boot loader parameter register 1, array offset: 0xD00, array step: 0x4 */
} SW_GLOBAL_Type;

/* ----------------------------------------------------------------------------
   -- SW_GLOBAL Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SW_GLOBAL_Register_Masks SW_GLOBAL Register Masks
 * @{
 */

/*! @name SMCAPR - Shared memory capability register */
/*! @{ */

#define SW_GLOBAL_SMCAPR_NUM_WORDS_MASK          (0xFFFFFFU)
#define SW_GLOBAL_SMCAPR_NUM_WORDS_SHIFT         (0U)
#define SW_GLOBAL_SMCAPR_NUM_WORDS(x)            (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_SMCAPR_NUM_WORDS_SHIFT)) & SW_GLOBAL_SMCAPR_NUM_WORDS_MASK)
/*! @} */

/*! @name SMDTR - Shared memory depletion threshold register */
/*! @{ */

#define SW_GLOBAL_SMDTR_THRESH_MASK              (0xFFFFFFU)
#define SW_GLOBAL_SMDTR_THRESH_SHIFT             (0U)
/*! THRESH - Shared memory depletion threshold in Words */
#define SW_GLOBAL_SMDTR_THRESH(x)                (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_SMDTR_THRESH_SHIFT)) & SW_GLOBAL_SMDTR_THRESH_MASK)
/*! @} */

/*! @name SMACR - Shared memory available count register */
/*! @{ */

#define SW_GLOBAL_SMACR_COUNT_MASK               (0xFFFFFFU)
#define SW_GLOBAL_SMACR_COUNT_SHIFT              (0U)
#define SW_GLOBAL_SMACR_COUNT(x)                 (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_SMACR_COUNT_SHIFT)) & SW_GLOBAL_SMACR_COUNT_MASK)
/*! @} */

/*! @name SMCLWMR - Shared memory count low watermark register */
/*! @{ */

#define SW_GLOBAL_SMCLWMR_WATERMARK_MASK         (0xFFFFFFU)
#define SW_GLOBAL_SMCLWMR_WATERMARK_SHIFT        (0U)
/*! WATERMARK - Watermark for shared memory in words */
#define SW_GLOBAL_SMCLWMR_WATERMARK(x)           (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_SMCLWMR_WATERMARK_SHIFT)) & SW_GLOBAL_SMCLWMR_WATERMARK_MASK)
/*! @} */

/*! @name SMBUCR - Shared memory buffer unassigned count register */
/*! @{ */

#define SW_GLOBAL_SMBUCR_COUNT_MASK              (0xFFFFFFU)
#define SW_GLOBAL_SMBUCR_COUNT_SHIFT             (0U)
/*! COUNT - Shows the current amount of unassigned shared memory buffer in words */
#define SW_GLOBAL_SMBUCR_COUNT(x)                (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_SMBUCR_COUNT_SHIFT)) & SW_GLOBAL_SMBUCR_COUNT_MASK)
/*! @} */

/*! @name SMBUCHWMR - Shared memory buffer unassigned count high watermark register */
/*! @{ */

#define SW_GLOBAL_SMBUCHWMR_WATERMARK_MASK       (0xFFFFFFU)
#define SW_GLOBAL_SMBUCHWMR_WATERMARK_SHIFT      (0U)
/*! WATERMARK - Shows the high watermark for unassigned memory */
#define SW_GLOBAL_SMBUCHWMR_WATERMARK(x)         (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_SMBUCHWMR_WATERMARK_SHIFT)) & SW_GLOBAL_SMBUCHWMR_WATERMARK_MASK)
/*! @} */

/*! @name SMLCR - Shared memory loss count register */
/*! @{ */

#define SW_GLOBAL_SMLCR_COUNT_MASK               (0xFFFFFFU)
#define SW_GLOBAL_SMLCR_COUNT_SHIFT              (0U)
/*! COUNT - Determinate number of lost words */
#define SW_GLOBAL_SMLCR_COUNT(x)                 (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_SMLCR_COUNT_SHIFT)) & SW_GLOBAL_SMLCR_COUNT_MASK)

#define SW_GLOBAL_SMLCR_IFLC_MASK                (0x40000000U)
#define SW_GLOBAL_SMLCR_IFLC_SHIFT               (30U)
/*! IFLC - Indeterminate free list corruption */
#define SW_GLOBAL_SMLCR_IFLC(x)                  (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_SMLCR_IFLC_SHIFT)) & SW_GLOBAL_SMLCR_IFLC_MASK)

#define SW_GLOBAL_SMLCR_IFDC_MASK                (0x80000000U)
#define SW_GLOBAL_SMLCR_IFDC_SHIFT               (31U)
/*! IFDC - Indeterminate frame descriptor corruption */
#define SW_GLOBAL_SMLCR_IFDC(x)                  (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_SMLCR_IFDC_SHIFT)) & SW_GLOBAL_SMLCR_IFDC_MASK)
/*! @} */

/*! @name HBTCAPR - Hash bucket table capability register */
/*! @{ */

#define SW_GLOBAL_HBTCAPR_NUM_ENTRIES_MASK       (0xFFFFU)
#define SW_GLOBAL_HBTCAPR_NUM_ENTRIES_SHIFT      (0U)
/*! NUM_ENTRIES - Number of allocated bucket entries */
#define SW_GLOBAL_HBTCAPR_NUM_ENTRIES(x)         (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HBTCAPR_NUM_ENTRIES_SHIFT)) & SW_GLOBAL_HBTCAPR_NUM_ENTRIES_MASK)

#define SW_GLOBAL_HBTCAPR_MAX_COL_MASK           (0x7000000U)
#define SW_GLOBAL_HBTCAPR_MAX_COL_SHIFT          (24U)
/*! MAX_COL - Maximum hash table collision chain length */
#define SW_GLOBAL_HBTCAPR_MAX_COL(x)             (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HBTCAPR_MAX_COL_SHIFT)) & SW_GLOBAL_HBTCAPR_MAX_COL_MASK)

#define SW_GLOBAL_HBTCAPR_MAX_VISITS_MASK        (0xF0000000U)
#define SW_GLOBAL_HBTCAPR_MAX_VISITS_SHIFT       (28U)
/*! MAX_VISITS - Maximum number of table entry visits */
#define SW_GLOBAL_HBTCAPR_MAX_VISITS(x)          (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HBTCAPR_MAX_VISITS_SHIFT)) & SW_GLOBAL_HBTCAPR_MAX_VISITS_MASK)
/*! @} */

/*! @name HBTOR0 - Hash bucket table operational register 0 */
/*! @{ */

#define SW_GLOBAL_HBTOR0_NUM_ENTRIES_MASK        (0xFFFFU)
#define SW_GLOBAL_HBTOR0_NUM_ENTRIES_SHIFT       (0U)
#define SW_GLOBAL_HBTOR0_NUM_ENTRIES(x)          (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HBTOR0_NUM_ENTRIES_SHIFT)) & SW_GLOBAL_HBTOR0_NUM_ENTRIES_MASK)

#define SW_GLOBAL_HBTOR0_HWM_ENTRIES_MASK        (0xFFFF0000U)
#define SW_GLOBAL_HBTOR0_HWM_ENTRIES_SHIFT       (16U)
#define SW_GLOBAL_HBTOR0_HWM_ENTRIES(x)          (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HBTOR0_HWM_ENTRIES_SHIFT)) & SW_GLOBAL_HBTOR0_HWM_ENTRIES_MASK)
/*! @} */

/*! @name HBTOR2 - Hash bucket table operational register 2 */
/*! @{ */

#define SW_GLOBAL_HBTOR2_RUN_AVG_FRACT_MASK      (0xFFU)
#define SW_GLOBAL_HBTOR2_RUN_AVG_FRACT_SHIFT     (0U)
/*! RUN_AVG_FRACT - Fractional portion of the running average length of hash lookup */
#define SW_GLOBAL_HBTOR2_RUN_AVG_FRACT(x)        (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HBTOR2_RUN_AVG_FRACT_SHIFT)) & SW_GLOBAL_HBTOR2_RUN_AVG_FRACT_MASK)

#define SW_GLOBAL_HBTOR2_RUN_AVG_INT_MASK        (0xFF00U)
#define SW_GLOBAL_HBTOR2_RUN_AVG_INT_SHIFT       (8U)
/*! RUN_AVG_INT - Integer portion of the running average length of hash lookup */
#define SW_GLOBAL_HBTOR2_RUN_AVG_INT(x)          (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HBTOR2_RUN_AVG_INT_SHIFT)) & SW_GLOBAL_HBTOR2_RUN_AVG_INT_MASK)

#define SW_GLOBAL_HBTOR2_HWM_COL_MASK            (0xF0000U)
#define SW_GLOBAL_HBTOR2_HWM_COL_SHIFT           (16U)
#define SW_GLOBAL_HBTOR2_HWM_COL(x)              (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HBTOR2_HWM_COL_SHIFT)) & SW_GLOBAL_HBTOR2_HWM_COL_MASK)
/*! @} */

/*! @name SMERBCAPR - Shared memory ENETC receive buffer capability register */
/*! @{ */

#define SW_GLOBAL_SMERBCAPR_THRESH_MASK          (0xFFFFFFU)
#define SW_GLOBAL_SMERBCAPR_THRESH_SHIFT         (0U)
/*! THRESH - Receive buffer memory threshold */
#define SW_GLOBAL_SMERBCAPR_THRESH(x)            (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_SMERBCAPR_THRESH_SHIFT)) & SW_GLOBAL_SMERBCAPR_THRESH_MASK)

#define SW_GLOBAL_SMERBCAPR_WORD_SIZE_MASK       (0x30000000U)
#define SW_GLOBAL_SMERBCAPR_WORD_SIZE_SHIFT      (28U)
/*! WORD_SIZE - Word Size */
#define SW_GLOBAL_SMERBCAPR_WORD_SIZE(x)         (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_SMERBCAPR_WORD_SIZE_SHIFT)) & SW_GLOBAL_SMERBCAPR_WORD_SIZE_MASK)

#define SW_GLOBAL_SMERBCAPR_MLOC_MASK            (0xC0000000U)
#define SW_GLOBAL_SMERBCAPR_MLOC_SHIFT           (30U)
/*! MLOC - Memory Location */
#define SW_GLOBAL_SMERBCAPR_MLOC(x)              (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_SMERBCAPR_MLOC_SHIFT)) & SW_GLOBAL_SMERBCAPR_MLOC_MASK)
/*! @} */

/*! @name SMERBOR0 - Shared memory ENETC receive buffer operational register 0 */
/*! @{ */

#define SW_GLOBAL_SMERBOR0_AMOUNT_MASK           (0xFFFFFFU)
#define SW_GLOBAL_SMERBOR0_AMOUNT_SHIFT          (0U)
#define SW_GLOBAL_SMERBOR0_AMOUNT(x)             (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_SMERBOR0_AMOUNT_SHIFT)) & SW_GLOBAL_SMERBOR0_AMOUNT_MASK)
/*! @} */

/*! @name SMERBOR1 - Shared memory ENETC receive buffer operational 1 */
/*! @{ */

#define SW_GLOBAL_SMERBOR1_WATERMARK_MASK        (0xFFFFFFU)
#define SW_GLOBAL_SMERBOR1_WATERMARK_SHIFT       (0U)
/*! WATERMARK - High Watermark */
#define SW_GLOBAL_SMERBOR1_WATERMARK(x)          (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_SMERBOR1_WATERMARK_SHIFT)) & SW_GLOBAL_SMERBOR1_WATERMARK_MASK)
/*! @} */

/*! @name PCEOR - PCE 0 operational register */
/*! @{ */

#define SW_GLOBAL_PCEOR_NUM_FRAMES_MASK          (0x7FU)
#define SW_GLOBAL_PCEOR_NUM_FRAMES_SHIFT         (0U)
#define SW_GLOBAL_PCEOR_NUM_FRAMES(x)            (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_PCEOR_NUM_FRAMES_SHIFT)) & SW_GLOBAL_PCEOR_NUM_FRAMES_MASK)

#define SW_GLOBAL_PCEOR_HWM_FRAMES_MASK          (0x7F00U)
#define SW_GLOBAL_PCEOR_HWM_FRAMES_SHIFT         (8U)
#define SW_GLOBAL_PCEOR_HWM_FRAMES(x)            (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_PCEOR_HWM_FRAMES_SHIFT)) & SW_GLOBAL_PCEOR_HWM_FRAMES_MASK)

#define SW_GLOBAL_PCEOR_MAX_FRAMES_MASK          (0x7F0000U)
#define SW_GLOBAL_PCEOR_MAX_FRAMES_SHIFT         (16U)
/*! MAX_FRAMES - Maximum number of concurrent frames that can be processed by the PCE block */
#define SW_GLOBAL_PCEOR_MAX_FRAMES(x)            (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_PCEOR_MAX_FRAMES_SHIFT)) & SW_GLOBAL_PCEOR_MAX_FRAMES_MASK)
/*! @} */

/* The count of SW_GLOBAL_PCEOR */
#define SW_GLOBAL_PCEOR_COUNT                    (1U)

/*! @name RFEOR - Replication Forwarding Engine 0 operational register */
/*! @{ */

#define SW_GLOBAL_RFEOR_NUM_FRAMES_MASK          (0x3FU)
#define SW_GLOBAL_RFEOR_NUM_FRAMES_SHIFT         (0U)
#define SW_GLOBAL_RFEOR_NUM_FRAMES(x)            (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_RFEOR_NUM_FRAMES_SHIFT)) & SW_GLOBAL_RFEOR_NUM_FRAMES_MASK)

#define SW_GLOBAL_RFEOR_HWM_FRAMES_MASK          (0x3F00U)
#define SW_GLOBAL_RFEOR_HWM_FRAMES_SHIFT         (8U)
#define SW_GLOBAL_RFEOR_HWM_FRAMES(x)            (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_RFEOR_HWM_FRAMES_SHIFT)) & SW_GLOBAL_RFEOR_HWM_FRAMES_MASK)

#define SW_GLOBAL_RFEOR_MAX_FRAMES_MASK          (0x3F0000U)
#define SW_GLOBAL_RFEOR_MAX_FRAMES_SHIFT         (16U)
/*! MAX_FRAMES - Maximum number of concurrent frames that can be processed by the RFE block. */
#define SW_GLOBAL_RFEOR_MAX_FRAMES(x)            (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_RFEOR_MAX_FRAMES_SHIFT)) & SW_GLOBAL_RFEOR_MAX_FRAMES_MASK)
/*! @} */

/* The count of SW_GLOBAL_RFEOR */
#define SW_GLOBAL_RFEOR_COUNT                    (1U)

/*! @name NETCCLKR - NETC clock register */
/*! @{ */

#define SW_GLOBAL_NETCCLKR_FREQ_MASK             (0x7FFU)
#define SW_GLOBAL_NETCCLKR_FREQ_SHIFT            (0U)
/*! FREQ - Frequency */
#define SW_GLOBAL_NETCCLKR_FREQ(x)               (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_NETCCLKR_FREQ_SHIFT)) & SW_GLOBAL_NETCCLKR_FREQ_MASK)
/*! @} */

/*! @name HTACAPR - HTA 0 capability register */
/*! @{ */

#define SW_GLOBAL_HTACAPR_MAX_RX_FRAMES_MASK     (0xFFU)
#define SW_GLOBAL_HTACAPR_MAX_RX_FRAMES_SHIFT    (0U)
#define SW_GLOBAL_HTACAPR_MAX_RX_FRAMES(x)       (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HTACAPR_MAX_RX_FRAMES_SHIFT)) & SW_GLOBAL_HTACAPR_MAX_RX_FRAMES_MASK)

#define SW_GLOBAL_HTACAPR_MAX_TX_FRAMES_MASK     (0xFF00U)
#define SW_GLOBAL_HTACAPR_MAX_TX_FRAMES_SHIFT    (8U)
#define SW_GLOBAL_HTACAPR_MAX_TX_FRAMES(x)       (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HTACAPR_MAX_TX_FRAMES_SHIFT)) & SW_GLOBAL_HTACAPR_MAX_TX_FRAMES_MASK)
/*! @} */

/* The count of SW_GLOBAL_HTACAPR */
#define SW_GLOBAL_HTACAPR_COUNT                  (1U)

/*! @name HTARFCOR - HTA 0 receive frame count operational register */
/*! @{ */

#define SW_GLOBAL_HTARFCOR_HP_COUNT_MASK         (0xFFU)
#define SW_GLOBAL_HTARFCOR_HP_COUNT_SHIFT        (0U)
#define SW_GLOBAL_HTARFCOR_HP_COUNT(x)           (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HTARFCOR_HP_COUNT_SHIFT)) & SW_GLOBAL_HTARFCOR_HP_COUNT_MASK)

#define SW_GLOBAL_HTARFCOR_HP_HWM_MASK           (0xFF00U)
#define SW_GLOBAL_HTARFCOR_HP_HWM_SHIFT          (8U)
#define SW_GLOBAL_HTARFCOR_HP_HWM(x)             (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HTARFCOR_HP_HWM_SHIFT)) & SW_GLOBAL_HTARFCOR_HP_HWM_MASK)

#define SW_GLOBAL_HTARFCOR_LP_COUNT_MASK         (0xFF0000U)
#define SW_GLOBAL_HTARFCOR_LP_COUNT_SHIFT        (16U)
#define SW_GLOBAL_HTARFCOR_LP_COUNT(x)           (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HTARFCOR_LP_COUNT_SHIFT)) & SW_GLOBAL_HTARFCOR_LP_COUNT_MASK)

#define SW_GLOBAL_HTARFCOR_LP_HWM_MASK           (0xFF000000U)
#define SW_GLOBAL_HTARFCOR_LP_HWM_SHIFT          (24U)
#define SW_GLOBAL_HTARFCOR_LP_HWM(x)             (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HTARFCOR_LP_HWM_SHIFT)) & SW_GLOBAL_HTARFCOR_LP_HWM_MASK)
/*! @} */

/* The count of SW_GLOBAL_HTARFCOR */
#define SW_GLOBAL_HTARFCOR_COUNT                 (1U)

/*! @name HTAHPBCOR - HTA 0 high priority byte count operational register */
/*! @{ */

#define SW_GLOBAL_HTAHPBCOR_HP_COUNT_MASK        (0xFFFFU)
#define SW_GLOBAL_HTAHPBCOR_HP_COUNT_SHIFT       (0U)
#define SW_GLOBAL_HTAHPBCOR_HP_COUNT(x)          (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HTAHPBCOR_HP_COUNT_SHIFT)) & SW_GLOBAL_HTAHPBCOR_HP_COUNT_MASK)

#define SW_GLOBAL_HTAHPBCOR_HWM_MASK             (0xFFFF0000U)
#define SW_GLOBAL_HTAHPBCOR_HWM_SHIFT            (16U)
#define SW_GLOBAL_HTAHPBCOR_HWM(x)               (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HTAHPBCOR_HWM_SHIFT)) & SW_GLOBAL_HTAHPBCOR_HWM_MASK)
/*! @} */

/* The count of SW_GLOBAL_HTAHPBCOR */
#define SW_GLOBAL_HTAHPBCOR_COUNT                (1U)

/*! @name HTALPBCOR - HTA 0 low priority byte count operational register */
/*! @{ */

#define SW_GLOBAL_HTALPBCOR_LP_COUNT_MASK        (0xFFFFU)
#define SW_GLOBAL_HTALPBCOR_LP_COUNT_SHIFT       (0U)
#define SW_GLOBAL_HTALPBCOR_LP_COUNT(x)          (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HTALPBCOR_LP_COUNT_SHIFT)) & SW_GLOBAL_HTALPBCOR_LP_COUNT_MASK)

#define SW_GLOBAL_HTALPBCOR_HWM_MASK             (0xFFFF0000U)
#define SW_GLOBAL_HTALPBCOR_HWM_SHIFT            (16U)
#define SW_GLOBAL_HTALPBCOR_HWM(x)               (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HTALPBCOR_HWM_SHIFT)) & SW_GLOBAL_HTALPBCOR_HWM_MASK)
/*! @} */

/* The count of SW_GLOBAL_HTALPBCOR */
#define SW_GLOBAL_HTALPBCOR_COUNT                (1U)

/*! @name HTATFCOR - HTA 0 transmit frame count operational register */
/*! @{ */

#define SW_GLOBAL_HTATFCOR_HP_COUNT_MASK         (0xFFU)
#define SW_GLOBAL_HTATFCOR_HP_COUNT_SHIFT        (0U)
#define SW_GLOBAL_HTATFCOR_HP_COUNT(x)           (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HTATFCOR_HP_COUNT_SHIFT)) & SW_GLOBAL_HTATFCOR_HP_COUNT_MASK)

#define SW_GLOBAL_HTATFCOR_HP_HWM_MASK           (0xFF00U)
#define SW_GLOBAL_HTATFCOR_HP_HWM_SHIFT          (8U)
#define SW_GLOBAL_HTATFCOR_HP_HWM(x)             (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HTATFCOR_HP_HWM_SHIFT)) & SW_GLOBAL_HTATFCOR_HP_HWM_MASK)

#define SW_GLOBAL_HTATFCOR_LP_COUNT_MASK         (0xFF0000U)
#define SW_GLOBAL_HTATFCOR_LP_COUNT_SHIFT        (16U)
#define SW_GLOBAL_HTATFCOR_LP_COUNT(x)           (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HTATFCOR_LP_COUNT_SHIFT)) & SW_GLOBAL_HTATFCOR_LP_COUNT_MASK)

#define SW_GLOBAL_HTATFCOR_LP_HWM_MASK           (0xFF000000U)
#define SW_GLOBAL_HTATFCOR_LP_HWM_SHIFT          (24U)
#define SW_GLOBAL_HTATFCOR_LP_HWM(x)             (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_HTATFCOR_LP_HWM_SHIFT)) & SW_GLOBAL_HTATFCOR_LP_HWM_MASK)
/*! @} */

/* The count of SW_GLOBAL_HTATFCOR */
#define SW_GLOBAL_HTATFCOR_COUNT                 (1U)

/*! @name RCSBRLAR - Root complex 0 system bus read latency average register */
/*! @{ */

#define SW_GLOBAL_RCSBRLAR_FRACT_MASK            (0xFFU)
#define SW_GLOBAL_RCSBRLAR_FRACT_SHIFT           (0U)
#define SW_GLOBAL_RCSBRLAR_FRACT(x)              (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_RCSBRLAR_FRACT_SHIFT)) & SW_GLOBAL_RCSBRLAR_FRACT_MASK)

#define SW_GLOBAL_RCSBRLAR_INT_MASK              (0xFFF00U)
#define SW_GLOBAL_RCSBRLAR_INT_SHIFT             (8U)
#define SW_GLOBAL_RCSBRLAR_INT(x)                (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_RCSBRLAR_INT_SHIFT)) & SW_GLOBAL_RCSBRLAR_INT_MASK)
/*! @} */

/* The count of SW_GLOBAL_RCSBRLAR */
#define SW_GLOBAL_RCSBRLAR_COUNT                 (1U)

/*! @name RCSBRLHWMR - Root complex 0 system bus read latency high watermark register */
/*! @{ */

#define SW_GLOBAL_RCSBRLHWMR_FRACT_MASK          (0xFFU)
#define SW_GLOBAL_RCSBRLHWMR_FRACT_SHIFT         (0U)
#define SW_GLOBAL_RCSBRLHWMR_FRACT(x)            (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_RCSBRLHWMR_FRACT_SHIFT)) & SW_GLOBAL_RCSBRLHWMR_FRACT_MASK)

#define SW_GLOBAL_RCSBRLHWMR_INT_MASK            (0xFFF00U)
#define SW_GLOBAL_RCSBRLHWMR_INT_SHIFT           (8U)
#define SW_GLOBAL_RCSBRLHWMR_INT(x)              (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_RCSBRLHWMR_INT_SHIFT)) & SW_GLOBAL_RCSBRLHWMR_INT_MASK)
/*! @} */

/* The count of SW_GLOBAL_RCSBRLHWMR */
#define SW_GLOBAL_RCSBRLHWMR_COUNT               (1U)

/*! @name RCSBWLAR - Root complex 0 system bus write latency average register */
/*! @{ */

#define SW_GLOBAL_RCSBWLAR_FRACT_MASK            (0xFFU)
#define SW_GLOBAL_RCSBWLAR_FRACT_SHIFT           (0U)
#define SW_GLOBAL_RCSBWLAR_FRACT(x)              (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_RCSBWLAR_FRACT_SHIFT)) & SW_GLOBAL_RCSBWLAR_FRACT_MASK)

#define SW_GLOBAL_RCSBWLAR_INT_MASK              (0xFFF00U)
#define SW_GLOBAL_RCSBWLAR_INT_SHIFT             (8U)
#define SW_GLOBAL_RCSBWLAR_INT(x)                (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_RCSBWLAR_INT_SHIFT)) & SW_GLOBAL_RCSBWLAR_INT_MASK)
/*! @} */

/* The count of SW_GLOBAL_RCSBWLAR */
#define SW_GLOBAL_RCSBWLAR_COUNT                 (1U)

/*! @name RCSBWLHWMR - Root complex 0 system bus write latency high watermark register */
/*! @{ */

#define SW_GLOBAL_RCSBWLHWMR_FRACT_MASK          (0xFFU)
#define SW_GLOBAL_RCSBWLHWMR_FRACT_SHIFT         (0U)
#define SW_GLOBAL_RCSBWLHWMR_FRACT(x)            (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_RCSBWLHWMR_FRACT_SHIFT)) & SW_GLOBAL_RCSBWLHWMR_FRACT_MASK)

#define SW_GLOBAL_RCSBWLHWMR_INT_MASK            (0xFFF00U)
#define SW_GLOBAL_RCSBWLHWMR_INT_SHIFT           (8U)
#define SW_GLOBAL_RCSBWLHWMR_INT(x)              (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_RCSBWLHWMR_INT_SHIFT)) & SW_GLOBAL_RCSBWLHWMR_INT_MASK)
/*! @} */

/* The count of SW_GLOBAL_RCSBWLHWMR */
#define SW_GLOBAL_RCSBWLHWMR_COUNT               (1U)

/*! @name IPBRR0 - IP block revision register 0 */
/*! @{ */

#define SW_GLOBAL_IPBRR0_IP_MN_MASK              (0xFFU)
#define SW_GLOBAL_IPBRR0_IP_MN_SHIFT             (0U)
#define SW_GLOBAL_IPBRR0_IP_MN(x)                (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_IPBRR0_IP_MN_SHIFT)) & SW_GLOBAL_IPBRR0_IP_MN_MASK)

#define SW_GLOBAL_IPBRR0_IP_MJ_MASK              (0xFF00U)
#define SW_GLOBAL_IPBRR0_IP_MJ_SHIFT             (8U)
#define SW_GLOBAL_IPBRR0_IP_MJ(x)                (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_IPBRR0_IP_MJ_SHIFT)) & SW_GLOBAL_IPBRR0_IP_MJ_MASK)
/*! @} */

/*! @name IPBRR1 - IP block revision register 1 */
/*! @{ */

#define SW_GLOBAL_IPBRR1_IP_CFG_MASK             (0xFFU)
#define SW_GLOBAL_IPBRR1_IP_CFG_SHIFT            (0U)
#define SW_GLOBAL_IPBRR1_IP_CFG(x)               (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_IPBRR1_IP_CFG_SHIFT)) & SW_GLOBAL_IPBRR1_IP_CFG_MASK)

#define SW_GLOBAL_IPBRR1_IP_MNT_MASK             (0xFF00U)
#define SW_GLOBAL_IPBRR1_IP_MNT_SHIFT            (8U)
#define SW_GLOBAL_IPBRR1_IP_MNT(x)               (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_IPBRR1_IP_MNT_SHIFT)) & SW_GLOBAL_IPBRR1_IP_MNT_MASK)

#define SW_GLOBAL_IPBRR1_IP_INT_MASK             (0xFF0000U)
#define SW_GLOBAL_IPBRR1_IP_INT_SHIFT            (16U)
#define SW_GLOBAL_IPBRR1_IP_INT(x)               (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_IPBRR1_IP_INT_SHIFT)) & SW_GLOBAL_IPBRR1_IP_INT_MASK)
/*! @} */

/*! @name FBLPR - Function boot loader parameter register 0..Function boot loader parameter register 1 */
/*! @{ */

#define SW_GLOBAL_FBLPR_PARAM_VAL_MASK           (0xFFFFFFFFU)
#define SW_GLOBAL_FBLPR_PARAM_VAL_SHIFT          (0U)
#define SW_GLOBAL_FBLPR_PARAM_VAL(x)             (((uint32_t)(((uint32_t)(x)) << SW_GLOBAL_FBLPR_PARAM_VAL_SHIFT)) & SW_GLOBAL_FBLPR_PARAM_VAL_MASK)
/*! @} */

/* The count of SW_GLOBAL_FBLPR */
#define SW_GLOBAL_FBLPR_COUNT                    (2U)


/*!
 * @}
 */ /* end of group SW_GLOBAL_Register_Masks */


/*!
 * @}
 */ /* end of group SW_GLOBAL_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* SW_GLOBAL_H_ */

