$version Generated by VerilatedVcd $end
$date Tue Mar 29 14:48:40 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 & clock $end
  $var wire  1 ' reset $end
  $scope module RangeTester $end
   $var wire  1 % checkWrap $end
   $var wire  1 & clock $end
   $var wire  5 # cnt [4:0] $end
   $var wire  1 ' reset $end
   $var wire  1 $ wrap_wrap $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000 #
0$
0%
0&
1'
#1
b00001 #
1&
#2
#3
#4
#5
#6
0&
#7
#8
#9
#10
0'
#11
b00100 #
1&
#12
#13
#14
#15
#16
0&
#17
#18
#19
#20
#21
b00111 #
1&
#22
#23
#24
#25
#26
0&
#27
#28
#29
#30
#31
b01010 #
1&
#32
#33
#34
#35
#36
0&
#37
#38
#39
#40
#41
b01101 #
1&
#42
#43
#44
#45
#46
0&
#47
#48
#49
#50
#51
b10000 #
1&
#52
#53
#54
#55
#56
0&
#57
#58
#59
#60
#61
b10011 #
1&
#62
#63
#64
#65
#66
0&
#67
#68
#69
#70
#71
b10110 #
1&
#72
#73
#74
#75
#76
0&
#77
#78
#79
#80
#81
b11001 #
1&
#82
#83
#84
#85
#86
0&
#87
#88
#89
#90
#91
b11100 #
1$
1&
#92
#93
#94
#95
#96
0&
#97
#98
#99
#100
#101
b00001 #
0$
1%
1&
#102
#103
#104
#105
#106
0&
#107
#108
#109
#110
