FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Cache definitions for the Hexagon architecture
 *
/* bench 4897.0.0 7779508cd680 */
/* bench 4897.0.1 45d33c1d811d */
/* bench 4897.0.2 df78b8ac07d0 */
/* bench 4897.0.3 e27ffc3d154c */
/* bench 4897.0.4 331ad672233c */
/* bench 4897.0.5 98420e4e4ec1 */
 * Copyright (c) 2010-2011,2014 The Linux Foundation. All rights reserved.
 */

#ifndef __ASM_CACHE_H
#define __ASM_CACHE_H

/* Bytes per L1 cache line */
#define L1_CACHE_SHIFT		(5)
#define L1_CACHE_BYTES		(1 << L1_CACHE_SHIFT)

#define ARCH_DMA_MINALIGN	L1_CACHE_BYTES

#define __cacheline_aligned	__aligned(L1_CACHE_BYTES)
#define ____cacheline_aligned	__aligned(L1_CACHE_BYTES)

/* See http://lwn.net/Articles/262554/ */
#define __read_mostly

#endif
