#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Jul 30 21:38:12 2022
# Process ID: 5712
# Current directory: E:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.runs/design_2_sw_compute_0_0_synth_1
# Command line: vivado.exe -log design_2_sw_compute_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_sw_compute_0_0.tcl
# Log file: E:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.runs/design_2_sw_compute_0_0_synth_1/design_2_sw_compute_0_0.vds
# Journal file: E:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.runs/design_2_sw_compute_0_0_synth_1\vivado.jou
# Running On: 51-0460864-H1, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 17005 MB
#-----------------------------------------------------------
source design_2_sw_compute_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1377.051 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/HLS_Projects/iris_hls/iris_hls_vitis'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_2_sw_compute_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18552
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1377.051 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_sw_compute_0_0' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ip/design_2_sw_compute_0_0/synth/design_2_sw_compute_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'sw_compute' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute.v:10]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_w_ROM_AUTO_1R' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_w_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './sw_compute_w_ROM_AUTO_1R.dat' is read successfully [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_w_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_w_ROM_AUTO_1R' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_w_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_acc_RAM_AUTO_1R1W' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_acc_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_acc_RAM_AUTO_1R1W' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_acc_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_sw_compute_Pipeline_VITIS_LOOP_75_1' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_sw_compute_Pipeline_VITIS_LOOP_75_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_sw_compute_Pipeline_VITIS_LOOP_75_1' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_sw_compute_Pipeline_VITIS_LOOP_75_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_flow_control_loop_pipe_sequential_init' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_flow_control_loop_pipe_sequential_init' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_sw_compute_Pipeline_VITIS_LOOP_89_5' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_sw_compute_Pipeline_VITIS_LOOP_89_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_mul_32s_10ns_32_2_1' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_mul_32s_10ns_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_mul_32s_10ns_32_2_1' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_mul_32s_10ns_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_sw_compute_Pipeline_VITIS_LOOP_89_5' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_sw_compute_Pipeline_VITIS_LOOP_89_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.v:10]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_mul_32s_11s_32_2_1' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_mul_32s_11s_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_mul_32s_11s_32_2_1' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_mul_32s_11s_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.v:10]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9.v:10]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_control_s_axi' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_control_s_axi.v:213]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_control_s_axi' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_store' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_fifo' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_srl' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_srl' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_fifo' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_fifo__parameterized0' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_mem' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_mem' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_fifo__parameterized0' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_fifo__parameterized1' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_srl__parameterized0' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_srl__parameterized0' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_fifo__parameterized1' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_fifo__parameterized2' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_srl__parameterized1' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_srl__parameterized1' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_fifo__parameterized2' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_store' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_load' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_fifo__parameterized3' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_mem__parameterized0' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_mem__parameterized0' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_fifo__parameterized3' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_load' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_write' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_reg_slice' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_reg_slice' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_fifo__parameterized4' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_srl__parameterized2' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_srl__parameterized2' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_fifo__parameterized4' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_throttle' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_reg_slice__parameterized0' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_reg_slice__parameterized0' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_fifo__parameterized5' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_srl__parameterized3' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_srl__parameterized3' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_fifo__parameterized5' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_fifo__parameterized6' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_srl__parameterized4' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_srl__parameterized4' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_fifo__parameterized6' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_throttle' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_reg_slice__parameterized1' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_reg_slice__parameterized1' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_write' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_read' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'sw_compute_gmem_m_axi_reg_slice__parameterized2' [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_reg_slice__parameterized2' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi_read' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute_gmem_m_axi' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_gmem_m_axi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'sw_compute' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_2_sw_compute_0_0' (0#1) [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ip/design_2_sw_compute_0_0/synth/design_2_sw_compute_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ipshared/65eb/hdl/verilog/sw_compute_control_s_axi.v:284]
WARNING: [Synth 8-7129] Port reset in module sw_compute_mul_32s_11s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module sw_compute_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module sw_compute_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module sw_compute_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module sw_compute_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module sw_compute_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module sw_compute_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module sw_compute_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module sw_compute_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module sw_compute_gmem_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module sw_compute_gmem_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RVALID in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[31] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[30] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[29] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[28] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[27] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[26] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[25] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[24] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[23] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[22] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[21] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[20] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[19] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[18] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[17] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[16] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[15] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[14] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[13] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[12] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[11] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[10] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[9] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[8] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[7] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[6] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[5] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[4] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[3] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[2] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[1] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[0] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[5] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[4] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[3] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[2] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[1] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[0] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[63] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[62] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[61] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[60] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[59] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[58] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[57] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[56] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[55] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[54] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[53] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[52] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[51] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[50] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[49] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[48] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[47] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[46] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[45] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[44] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[43] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[42] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[41] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[40] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[39] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[38] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[37] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[36] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[35] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[34] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[33] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[32] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[31] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[30] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[29] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[28] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_r[27] in module sw_compute_sw_compute_Pipeline_VITIS_LOOP_107_9 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1422.633 ; gain = 45.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1422.633 ; gain = 45.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1422.633 ; gain = 45.582
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.329 . Memory (MB): peak = 1422.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ip/design_2_sw_compute_0_0/constraints/sw_compute_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.gen/sources_1/bd/design_2/ip/design_2_sw_compute_0_0/constraints/sw_compute_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.runs/design_2_sw_compute_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.runs/design_2_sw_compute_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1501.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.291 . Memory (MB): peak = 1504.387 ; gain = 2.766
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1504.387 ; gain = 127.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1504.387 ; gain = 127.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.runs/design_2_sw_compute_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1504.387 ; gain = 127.336
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'sw_compute_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'sw_compute_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sw_compute_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sw_compute_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sw_compute_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sw_compute_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "sw_compute_acc_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'sw_compute_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'sw_compute_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sw_compute_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sw_compute_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sw_compute_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sw_compute_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1504.387 ; gain = 127.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 12    
	   2 Input   17 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 16    
	   3 Input    6 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 20    
	   2 Input    4 Bit       Adders := 18    
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 13    
	               62 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               43 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 44    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 16    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 114   
+---Multipliers : 
	              11x32  Multipliers := 9     
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	               3K Bit	(125 X 32 bit)          RAMs := 1     
	              540 Bit	(15 X 36 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 8     
	   2 Input   52 Bit        Muxes := 2     
	  44 Input   43 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 9     
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 5     
	   3 Input    9 Bit        Muxes := 1     
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 7     
	   4 Input    8 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 19    
	   2 Input    4 Bit        Muxes := 20    
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 67    
	   4 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 134   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_32s_11s_32_2_1_U18/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_load_8_reg_1010_reg is absorbed into DSP mul_32s_11s_32_2_1_U18/tmp_product.
DSP Report: register mul_32s_11s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U18/tmp_product.
DSP Report: operator mul_32s_11s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U18/tmp_product.
DSP Report: operator mul_32s_11s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U18/tmp_product.
DSP Report: Generating DSP mul_32s_11s_32_2_1_U18/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register w_load_8_reg_1010_reg is absorbed into DSP mul_32s_11s_32_2_1_U18/dout_reg.
DSP Report: register mul_32s_11s_32_2_1_U18/dout_reg is absorbed into DSP mul_32s_11s_32_2_1_U18/dout_reg.
DSP Report: operator mul_32s_11s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U18/dout_reg.
DSP Report: operator mul_32s_11s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U18/dout_reg.
DSP Report: Generating DSP mul_32s_11s_32_2_1_U17/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_load_7_reg_995_reg is absorbed into DSP mul_32s_11s_32_2_1_U17/tmp_product.
DSP Report: register mul_32s_11s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U17/tmp_product.
DSP Report: operator mul_32s_11s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U17/tmp_product.
DSP Report: operator mul_32s_11s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U17/tmp_product.
DSP Report: Generating DSP mul_32s_11s_32_2_1_U17/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register w_load_7_reg_995_reg is absorbed into DSP mul_32s_11s_32_2_1_U17/dout_reg.
DSP Report: register mul_32s_11s_32_2_1_U17/dout_reg is absorbed into DSP mul_32s_11s_32_2_1_U17/dout_reg.
DSP Report: operator mul_32s_11s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U17/dout_reg.
DSP Report: operator mul_32s_11s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U17/dout_reg.
DSP Report: Generating DSP mul_32s_11s_32_2_1_U16/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_load_6_reg_980_reg is absorbed into DSP mul_32s_11s_32_2_1_U16/tmp_product.
DSP Report: register mul_32s_11s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U16/tmp_product.
DSP Report: operator mul_32s_11s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U16/tmp_product.
DSP Report: operator mul_32s_11s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U16/tmp_product.
DSP Report: Generating DSP mul_32s_11s_32_2_1_U16/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register w_load_6_reg_980_reg is absorbed into DSP mul_32s_11s_32_2_1_U16/dout_reg.
DSP Report: register mul_32s_11s_32_2_1_U16/dout_reg is absorbed into DSP mul_32s_11s_32_2_1_U16/dout_reg.
DSP Report: operator mul_32s_11s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U16/dout_reg.
DSP Report: operator mul_32s_11s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U16/dout_reg.
DSP Report: Generating DSP mul_32s_11s_32_2_1_U15/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_266_reg is absorbed into DSP mul_32s_11s_32_2_1_U15/tmp_product.
DSP Report: register mul_32s_11s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U15/tmp_product.
DSP Report: operator mul_32s_11s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U15/tmp_product.
DSP Report: operator mul_32s_11s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U15/tmp_product.
DSP Report: Generating DSP mul_32s_11s_32_2_1_U15/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_266_reg is absorbed into DSP mul_32s_11s_32_2_1_U15/dout_reg.
DSP Report: register mul_32s_11s_32_2_1_U15/dout_reg is absorbed into DSP mul_32s_11s_32_2_1_U15/dout_reg.
DSP Report: operator mul_32s_11s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U15/dout_reg.
DSP Report: operator mul_32s_11s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U15/dout_reg.
DSP Report: Generating DSP mul_32s_11s_32_2_1_U14/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_load_4_reg_955_reg is absorbed into DSP mul_32s_11s_32_2_1_U14/tmp_product.
DSP Report: register mul_32s_11s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U14/tmp_product.
DSP Report: operator mul_32s_11s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U14/tmp_product.
DSP Report: operator mul_32s_11s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U14/tmp_product.
DSP Report: Generating DSP mul_32s_11s_32_2_1_U14/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register w_load_4_reg_955_reg is absorbed into DSP mul_32s_11s_32_2_1_U14/dout_reg.
DSP Report: register mul_32s_11s_32_2_1_U14/dout_reg is absorbed into DSP mul_32s_11s_32_2_1_U14/dout_reg.
DSP Report: operator mul_32s_11s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U14/dout_reg.
DSP Report: operator mul_32s_11s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U14/dout_reg.
DSP Report: Generating DSP mul_32s_11s_32_2_1_U13/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_load_3_reg_945_reg is absorbed into DSP mul_32s_11s_32_2_1_U13/tmp_product.
DSP Report: register mul_32s_11s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U13/tmp_product.
DSP Report: operator mul_32s_11s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U13/tmp_product.
DSP Report: operator mul_32s_11s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U13/tmp_product.
DSP Report: Generating DSP mul_32s_11s_32_2_1_U13/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register w_load_3_reg_945_reg is absorbed into DSP mul_32s_11s_32_2_1_U13/dout_reg.
DSP Report: register mul_32s_11s_32_2_1_U13/dout_reg is absorbed into DSP mul_32s_11s_32_2_1_U13/dout_reg.
DSP Report: operator mul_32s_11s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U13/dout_reg.
DSP Report: operator mul_32s_11s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U13/dout_reg.
DSP Report: Generating DSP mul_32s_11s_32_2_1_U12/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_258_reg is absorbed into DSP mul_32s_11s_32_2_1_U12/tmp_product.
DSP Report: register mul_32s_11s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U12/tmp_product.
DSP Report: operator mul_32s_11s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U12/tmp_product.
DSP Report: operator mul_32s_11s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U12/tmp_product.
DSP Report: Generating DSP mul_32s_11s_32_2_1_U12/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_258_reg is absorbed into DSP mul_32s_11s_32_2_1_U12/dout_reg.
DSP Report: register mul_32s_11s_32_2_1_U12/dout_reg is absorbed into DSP mul_32s_11s_32_2_1_U12/dout_reg.
DSP Report: operator mul_32s_11s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U12/dout_reg.
DSP Report: operator mul_32s_11s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U12/dout_reg.
DSP Report: Generating DSP mul_32s_11s_32_2_1_U25/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_11s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U25/tmp_product.
DSP Report: operator mul_32s_11s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U25/tmp_product.
DSP Report: Generating DSP mul_32s_11s_32_2_1_U25/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_11s_32_2_1_U25/dout_reg is absorbed into DSP mul_32s_11s_32_2_1_U25/dout_reg.
DSP Report: operator mul_32s_11s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U25/dout_reg.
DSP Report: operator mul_32s_11s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_11s_32_2_1_U25/dout_reg.
INFO: [Synth 8-3971] The signal "inst/acc_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[47]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[46]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[45]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[44]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[43]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[42]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[41]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[40]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[39]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[38]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[37]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[36]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[35]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[34]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[33]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[32]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[31]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[30]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[29]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[28]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[27]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[26]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[25]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[24]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[23]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[22]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[21]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[20]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[19]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[18]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U18/dout_reg[17]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[47]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[46]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[45]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[44]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[43]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[42]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[41]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[40]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[39]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[38]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[37]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[36]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[35]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[34]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[33]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[32]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[31]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[30]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[29]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[28]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[27]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[26]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[25]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[24]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[23]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[22]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[21]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[20]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[19]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[18]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U17/dout_reg[17]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[47]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[46]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[45]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[44]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[43]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[42]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[41]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[40]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[39]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[38]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[37]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[36]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[35]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[34]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[33]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[32]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[31]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[30]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[29]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[28]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[27]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[26]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[25]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[24]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[23]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[22]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[21]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[20]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[19]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[18]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U16/dout_reg[17]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U15/dout_reg[47]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U15/dout_reg[46]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U15/dout_reg[45]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U15/dout_reg[44]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U15/dout_reg[43]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U15/dout_reg[42]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
WARNING: [Synth 8-3332] Sequential element (mul_32s_11s_32_2_1_U15/dout_reg[41]) is unused and will be removed from module sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1504.387 ; gain = 127.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|sw_compute_w_ROM_AUTO_1R | ram        | 64x11         | LUT            | 
|sw_compute               | p_0_out    | 64x11         | LUT            | 
+-------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst              | acc_U/ram_reg                            | 125 x 32(READ_FIRST)   | W | R | 125 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst/gmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                    | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | A2*B2           | 18     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | (PCIN>>17)+A*B2 | 15     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | A2*B2           | 18     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | (PCIN>>17)+A*B2 | 15     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | A2*B2           | 18     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | (PCIN>>17)+A*B2 | 15     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | A2*B2           | 18     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | (PCIN>>17)+A*B2 | 15     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | A2*B2           | 18     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | (PCIN>>17)+A*B2 | 15     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | A2*B2           | 18     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | (PCIN>>17)+A*B2 | 15     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | A2*B2           | 18     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | (PCIN>>17)+A*B2 | 15     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|sw_compute                                                     | A*B             | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sw_compute                                                     | (PCIN>>17)+A*B  | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1504.387 ; gain = 127.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 1581.430 ; gain = 204.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst              | acc_U/ram_reg                            | 125 x 32(READ_FIRST)   | W | R | 125 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst/gmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/acc_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 1581.430 ; gain = 204.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 1581.430 ; gain = 204.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 1581.430 ; gain = 204.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:01:44 . Memory (MB): peak = 1581.430 ; gain = 204.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:01:44 . Memory (MB): peak = 1581.430 ; gain = 204.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 1581.430 ; gain = 204.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 1581.430 ; gain = 204.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sw_compute  | grp_sw_compute_Pipeline_VITIS_LOOP_89_5_fu_96/acc_addr_1_reg_208_pp0_iter3_reg_reg[6] | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
+------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                    | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|sw_compute_sw_compute_Pipeline_VITIS_LOOP_98_6_VITIS_LOOP_99_7 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|sw_compute                                                     | A*B                | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sw_compute                                                     | (PCIN>>17+A*B)'    | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   240|
|2     |DSP48E1  |    16|
|6     |LUT1     |   127|
|7     |LUT2     |   482|
|8     |LUT3     |   676|
|9     |LUT4     |   443|
|10    |LUT5     |   308|
|11    |LUT6     |   611|
|12    |MUXF7    |    35|
|13    |RAMB18E1 |     2|
|15    |RAMB36E1 |     1|
|16    |SRL16E   |   251|
|17    |FDRE     |  3320|
|18    |FDSE     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 1581.430 ; gain = 204.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 259 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:38 . Memory (MB): peak = 1581.430 ; gain = 122.625
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 1581.430 ; gain = 204.379
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1585.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 294 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1589.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f4cff836
INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 205 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:57 . Memory (MB): peak = 1589.230 ; gain = 212.180
INFO: [Common 17-1381] The checkpoint 'E:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.runs/design_2_sw_compute_0_0_synth_1/design_2_sw_compute_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_2_sw_compute_0_0, cache-ID = 3aab9f4483e9ea16
INFO: [Coretcl 2-1174] Renamed 54 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/HLS_Projects/iris_hls/iris_hls_vivado/iris_hls_vivado.runs/design_2_sw_compute_0_0_synth_1/design_2_sw_compute_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_sw_compute_0_0_utilization_synth.rpt -pb design_2_sw_compute_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul 30 21:40:35 2022...
