{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601121775744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601121775752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 26 20:02:55 2020 " "Processing started: Sat Sep 26 20:02:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601121775752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121775752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my_clock -c my_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off my_clock -c my_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121775752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601121776366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601121776366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121789325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121789325 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "CL CL.v(1) " "Verilog Module Declaration warning at CL.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"CL\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601121789328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cl.v 1 1 " "Found 1 design units, including 1 entities, in source file cl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CL " "Found entity 1: CL" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121789328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121789328 ""}
{ "Warning" "WSGN_SEARCH_FILE" "my_clock.v 1 1 " "Using design file my_clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 my_clock " "Found entity 1: my_clock" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121789441 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1601121789441 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_clock " "Elaborating entity \"my_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601121789442 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDRa\[9..1\] 0 my_clock.v(38) " "Net \"LEDRa\[9..1\]\" at my_clock.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601121789444 "|my_clock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDRb\[9..2\] 0 my_clock.v(38) " "Net \"LEDRb\[9..2\]\" at my_clock.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1601121789444 "|my_clock"}
{ "Warning" "WSGN_SEARCH_FILE" "clock.v 1 1 " "Using design file clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121789458 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1601121789458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:clock " "Elaborating entity \"Clock\" for hierarchy \"Clock:clock\"" {  } { { "my_clock.v" "clock" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601121789458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clock.v(22) " "Verilog HDL assignment warning at clock.v(22): truncated value with size 32 to match size of target (25)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601121789461 "|my_clock|Clock:clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 clock.v(28) " "Verilog HDL assignment warning at clock.v(28): truncated value with size 32 to match size of target (17)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601121789461 "|my_clock|Clock:clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 clock.v(30) " "Verilog HDL assignment warning at clock.v(30): truncated value with size 32 to match size of target (17)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601121789461 "|my_clock|Clock:clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 clock.v(32) " "Verilog HDL assignment warning at clock.v(32): truncated value with size 32 to match size of target (17)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601121789461 "|my_clock|Clock:clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 clock.v(39) " "Verilog HDL assignment warning at clock.v(39): truncated value with size 32 to match size of target (17)" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601121789461 "|my_clock|Clock:clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:timer " "Elaborating entity \"Timer\" for hierarchy \"Timer:timer\"" {  } { { "my_clock.v" "timer" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601121789462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Timer.v(26) " "Verilog HDL assignment warning at Timer.v(26): truncated value with size 32 to match size of target (25)" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601121789464 "|my_clock|Timer:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Timer.v(43) " "Verilog HDL assignment warning at Timer.v(43): truncated value with size 32 to match size of target (20)" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601121789464 "|my_clock|Timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CL CL:cl " "Elaborating entity \"CL\" for hierarchy \"CL:cl\"" {  } { { "my_clock.v" "cl" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601121789465 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 CL.v(13) " "Verilog HDL assignment warning at CL.v(13): truncated value with size 32 to match size of target (20)" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601121789466 "|my_clock|CL:cl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 CL.v(15) " "Verilog HDL assignment warning at CL.v(15): truncated value with size 32 to match size of target (20)" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601121789466 "|my_clock|CL:cl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 CL.v(17) " "Verilog HDL assignment warning at CL.v(17): truncated value with size 32 to match size of target (20)" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1601121789466 "|my_clock|CL:cl"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "24 " "Inferred 24 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Timer:timer\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Timer:timer\|Mod0\"" {  } { { "Timer.v" "Mod0" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clock\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clock\|Mod0\"" {  } { { "clock.v" "Mod0" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CL:cl\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CL:cl\|Mod0\"" {  } { { "CL.v" "Mod0" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Timer:timer\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Timer:timer\|Mod1\"" {  } { { "Timer.v" "Mod1" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clock\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clock\|Mod1\"" {  } { { "clock.v" "Mod1" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CL:cl\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CL:cl\|Mod1\"" {  } { { "CL.v" "Mod1" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Timer:timer\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Timer:timer\|Div1\"" {  } { { "Timer.v" "Div1" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Timer:timer\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Timer:timer\|Mod2\"" {  } { { "Timer.v" "Mod2" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Timer:timer\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Timer:timer\|Mod3\"" {  } { { "Timer.v" "Mod3" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clock\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clock\|Div1\"" {  } { { "clock.v" "Div1" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clock\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clock\|Mod2\"" {  } { { "clock.v" "Mod2" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clock\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clock\|Mod3\"" {  } { { "clock.v" "Mod3" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CL:cl\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CL:cl\|Div1\"" {  } { { "CL.v" "Div1" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CL:cl\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CL:cl\|Mod2\"" {  } { { "CL.v" "Mod2" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CL:cl\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CL:cl\|Mod3\"" {  } { { "CL.v" "Mod3" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Timer:timer\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Timer:timer\|Div3\"" {  } { { "Timer.v" "Div3" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Timer:timer\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Timer:timer\|Mod4\"" {  } { { "Timer.v" "Mod4" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clock\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clock\|Div3\"" {  } { { "clock.v" "Div3" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clock\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clock\|Mod4\"" {  } { { "clock.v" "Mod4" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CL:cl\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CL:cl\|Div3\"" {  } { { "CL.v" "Div3" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CL:cl\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CL:cl\|Mod4\"" {  } { { "CL.v" "Mod4" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Timer:timer\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Timer:timer\|Div4\"" {  } { { "Timer.v" "Div4" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Clock:clock\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Clock:clock\|Div4\"" {  } { { "clock.v" "Div4" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CL:cl\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CL:cl\|Div4\"" {  } { { "CL.v" "Div4" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121790192 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1601121790192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timer:timer\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Timer:timer\|lpm_divide:Mod0\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601121790241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer:timer\|lpm_divide:Mod0 " "Instantiated megafunction \"Timer:timer\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790241 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601121790241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3m " "Found entity 1: lpm_divide_i3m" {  } { { "db/lpm_divide_i3m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_i3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121790297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121790297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121790311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121790311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/alt_u_div_gve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121790340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121790340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:clock\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Clock:clock\|lpm_divide:Mod0\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601121790355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:clock\|lpm_divide:Mod0 " "Instantiated megafunction \"Clock:clock\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790355 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601121790355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o3m " "Found entity 1: lpm_divide_o3m" {  } { { "db/lpm_divide_o3m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_o3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121790410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121790410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121790426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121790426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/alt_u_div_sve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121790453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121790453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timer:timer\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Timer:timer\|lpm_divide:Mod1\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601121790475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer:timer\|lpm_divide:Mod1 " "Instantiated megafunction \"Timer:timer\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790475 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601121790475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121790541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121790541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121790556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121790556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121790589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121790589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:clock\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Clock:clock\|lpm_divide:Mod1\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601121790605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:clock\|lpm_divide:Mod1 " "Instantiated megafunction \"Clock:clock\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790606 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601121790606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q3m " "Found entity 1: lpm_divide_q3m" {  } { { "db/lpm_divide_q3m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_q3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121790660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121790660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121790675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121790675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/alt_u_div_00f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121790704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121790704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CL:cl\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"CL:cl\|lpm_divide:Mod1\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601121790719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CL:cl\|lpm_divide:Mod1 " "Instantiated megafunction \"CL:cl\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790719 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601121790719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_k3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121790772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121790772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121790786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121790786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121790818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121790818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timer:timer\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Timer:timer\|lpm_divide:Div1\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601121790835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer:timer\|lpm_divide:Div1 " "Instantiated megafunction \"Timer:timer\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790835 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601121790835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121790890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121790890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timer:timer\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"Timer:timer\|lpm_divide:Mod3\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601121790913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer:timer\|lpm_divide:Mod3 " "Instantiated megafunction \"Timer:timer\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121790913 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601121790913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121790968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121790968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121790983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121790983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121791001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121791001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:clock\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Clock:clock\|lpm_divide:Div1\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601121791012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:clock\|lpm_divide:Div1 " "Instantiated megafunction \"Clock:clock\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791012 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601121791012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nbm " "Found entity 1: lpm_divide_nbm" {  } { { "db/lpm_divide_nbm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_nbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121791068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121791068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CL:cl\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"CL:cl\|lpm_divide:Div1\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601121791099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CL:cl\|lpm_divide:Div1 " "Instantiated megafunction \"CL:cl\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791100 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601121791100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121791153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121791153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timer:timer\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"Timer:timer\|lpm_divide:Div3\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601121791187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer:timer\|lpm_divide:Div3 " "Instantiated megafunction \"Timer:timer\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791187 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601121791187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121791243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121791243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121791259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121791259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/alt_u_div_g2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121791300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121791300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:clock\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"Clock:clock\|lpm_divide:Div3\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601121791327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:clock\|lpm_divide:Div3 " "Instantiated megafunction \"Clock:clock\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791327 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601121791327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_4dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121791382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121791382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121791398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121791398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/alt_u_div_q2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121791433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121791433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CL:cl\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"CL:cl\|lpm_divide:Div3\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601121791457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CL:cl\|lpm_divide:Div3 " "Instantiated megafunction \"CL:cl\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791457 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601121791457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ucm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ucm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ucm " "Found entity 1: lpm_divide_ucm" {  } { { "db/lpm_divide_ucm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_ucm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121791514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121791514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/sign_div_unsign_4nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121791530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121791530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e2f " "Found entity 1: alt_u_div_e2f" {  } { { "db/alt_u_div_e2f.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/alt_u_div_e2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121791569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121791569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timer:timer\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"Timer:timer\|lpm_divide:Div4\"" {  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 115 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601121791597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer:timer\|lpm_divide:Div4 " "Instantiated megafunction \"Timer:timer\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791597 ""}  } { { "Timer.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/Timer.v" 115 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601121791597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbm " "Found entity 1: lpm_divide_fbm" {  } { { "db/lpm_divide_fbm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_fbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121791651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121791651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:clock\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"Clock:clock\|lpm_divide:Div4\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 110 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601121791663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:clock\|lpm_divide:Div4 " "Instantiated megafunction \"Clock:clock\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601121791663 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 110 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601121791663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/db/lpm_divide_lbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601121791718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121791718 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1601121792596 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[0\] Clock:clock\|count\[0\]~_emulated Clock:clock\|count\[0\]~1 " "Register \"Clock:clock\|count\[0\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[0\]~_emulated\" and latch \"Clock:clock\|count\[0\]~1\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|Clock:clock|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[1\] Clock:clock\|count\[1\]~_emulated Clock:clock\|count\[1\]~5 " "Register \"Clock:clock\|count\[1\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[1\]~_emulated\" and latch \"Clock:clock\|count\[1\]~5\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|Clock:clock|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[2\] Clock:clock\|count\[2\]~_emulated Clock:clock\|count\[2\]~9 " "Register \"Clock:clock\|count\[2\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[2\]~_emulated\" and latch \"Clock:clock\|count\[2\]~9\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|Clock:clock|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[3\] Clock:clock\|count\[3\]~_emulated Clock:clock\|count\[3\]~13 " "Register \"Clock:clock\|count\[3\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[3\]~_emulated\" and latch \"Clock:clock\|count\[3\]~13\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|Clock:clock|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[0\] CL:cl\|count\[0\]~_emulated CL:cl\|count\[0\]~1 " "Register \"CL:cl\|count\[0\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[0\]~_emulated\" and latch \"CL:cl\|count\[0\]~1\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[1\] CL:cl\|count\[1\]~_emulated CL:cl\|count\[1\]~5 " "Register \"CL:cl\|count\[1\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[1\]~_emulated\" and latch \"CL:cl\|count\[1\]~5\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[2\] CL:cl\|count\[2\]~_emulated CL:cl\|count\[2\]~9 " "Register \"CL:cl\|count\[2\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[2\]~_emulated\" and latch \"CL:cl\|count\[2\]~9\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[3\] CL:cl\|count\[3\]~_emulated CL:cl\|count\[3\]~13 " "Register \"CL:cl\|count\[3\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[3\]~_emulated\" and latch \"CL:cl\|count\[3\]~13\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[5\] Clock:clock\|count\[5\]~_emulated Clock:clock\|count\[5\]~17 " "Register \"Clock:clock\|count\[5\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[5\]~_emulated\" and latch \"Clock:clock\|count\[5\]~17\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|Clock:clock|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[4\] Clock:clock\|count\[4\]~_emulated Clock:clock\|count\[4\]~21 " "Register \"Clock:clock\|count\[4\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[4\]~_emulated\" and latch \"Clock:clock\|count\[4\]~21\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|Clock:clock|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[5\] CL:cl\|count\[5\]~_emulated CL:cl\|count\[5\]~17 " "Register \"CL:cl\|count\[5\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[5\]~_emulated\" and latch \"CL:cl\|count\[5\]~17\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[4\] CL:cl\|count\[4\]~_emulated CL:cl\|count\[4\]~21 " "Register \"CL:cl\|count\[4\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[4\]~_emulated\" and latch \"CL:cl\|count\[4\]~21\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[16\] Clock:clock\|count\[16\]~_emulated Clock:clock\|count\[16\]~25 " "Register \"Clock:clock\|count\[16\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[16\]~_emulated\" and latch \"Clock:clock\|count\[16\]~25\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|Clock:clock|count[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[15\] Clock:clock\|count\[15\]~_emulated Clock:clock\|count\[15\]~29 " "Register \"Clock:clock\|count\[15\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[15\]~_emulated\" and latch \"Clock:clock\|count\[15\]~29\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|Clock:clock|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[14\] Clock:clock\|count\[14\]~_emulated Clock:clock\|count\[14\]~33 " "Register \"Clock:clock\|count\[14\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[14\]~_emulated\" and latch \"Clock:clock\|count\[14\]~33\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|Clock:clock|count[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[13\] Clock:clock\|count\[13\]~_emulated Clock:clock\|count\[13\]~37 " "Register \"Clock:clock\|count\[13\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[13\]~_emulated\" and latch \"Clock:clock\|count\[13\]~37\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|Clock:clock|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[12\] Clock:clock\|count\[12\]~_emulated Clock:clock\|count\[12\]~41 " "Register \"Clock:clock\|count\[12\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[12\]~_emulated\" and latch \"Clock:clock\|count\[12\]~41\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|Clock:clock|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[11\] Clock:clock\|count\[11\]~_emulated Clock:clock\|count\[11\]~45 " "Register \"Clock:clock\|count\[11\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[11\]~_emulated\" and latch \"Clock:clock\|count\[11\]~45\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|Clock:clock|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[10\] Clock:clock\|count\[10\]~_emulated Clock:clock\|count\[10\]~49 " "Register \"Clock:clock\|count\[10\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[10\]~_emulated\" and latch \"Clock:clock\|count\[10\]~49\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|Clock:clock|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[9\] Clock:clock\|count\[9\]~_emulated Clock:clock\|count\[9\]~53 " "Register \"Clock:clock\|count\[9\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[9\]~_emulated\" and latch \"Clock:clock\|count\[9\]~53\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|Clock:clock|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[8\] Clock:clock\|count\[8\]~_emulated Clock:clock\|count\[8\]~57 " "Register \"Clock:clock\|count\[8\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[8\]~_emulated\" and latch \"Clock:clock\|count\[8\]~57\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|Clock:clock|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[7\] Clock:clock\|count\[7\]~_emulated Clock:clock\|count\[7\]~61 " "Register \"Clock:clock\|count\[7\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[7\]~_emulated\" and latch \"Clock:clock\|count\[7\]~61\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|Clock:clock|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Clock:clock\|count\[6\] Clock:clock\|count\[6\]~_emulated Clock:clock\|count\[6\]~65 " "Register \"Clock:clock\|count\[6\]\" is converted into an equivalent circuit using register \"Clock:clock\|count\[6\]~_emulated\" and latch \"Clock:clock\|count\[6\]~65\"" {  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|Clock:clock|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[6\] CL:cl\|count\[6\]~_emulated CL:cl\|count\[6\]~25 " "Register \"CL:cl\|count\[6\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[6\]~_emulated\" and latch \"CL:cl\|count\[6\]~25\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[7\] CL:cl\|count\[7\]~_emulated CL:cl\|count\[7\]~29 " "Register \"CL:cl\|count\[7\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[7\]~_emulated\" and latch \"CL:cl\|count\[7\]~29\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[11\] CL:cl\|count\[11\]~_emulated CL:cl\|count\[11\]~33 " "Register \"CL:cl\|count\[11\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[11\]~_emulated\" and latch \"CL:cl\|count\[11\]~33\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[10\] CL:cl\|count\[10\]~_emulated CL:cl\|count\[10\]~37 " "Register \"CL:cl\|count\[10\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[10\]~_emulated\" and latch \"CL:cl\|count\[10\]~37\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[9\] CL:cl\|count\[9\]~_emulated CL:cl\|count\[9\]~41 " "Register \"CL:cl\|count\[9\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[9\]~_emulated\" and latch \"CL:cl\|count\[9\]~41\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[8\] CL:cl\|count\[8\]~_emulated CL:cl\|count\[8\]~45 " "Register \"CL:cl\|count\[8\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[8\]~_emulated\" and latch \"CL:cl\|count\[8\]~45\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[12\] CL:cl\|count\[12\]~_emulated CL:cl\|count\[12\]~49 " "Register \"CL:cl\|count\[12\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[12\]~_emulated\" and latch \"CL:cl\|count\[12\]~49\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[13\] CL:cl\|count\[13\]~_emulated CL:cl\|count\[13\]~53 " "Register \"CL:cl\|count\[13\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[13\]~_emulated\" and latch \"CL:cl\|count\[13\]~53\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[14\] CL:cl\|count\[14\]~_emulated CL:cl\|count\[14\]~57 " "Register \"CL:cl\|count\[14\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[14\]~_emulated\" and latch \"CL:cl\|count\[14\]~57\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[15\] CL:cl\|count\[15\]~_emulated CL:cl\|count\[15\]~61 " "Register \"CL:cl\|count\[15\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[15\]~_emulated\" and latch \"CL:cl\|count\[15\]~61\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[17\] CL:cl\|count\[17\]~_emulated CL:cl\|count\[17\]~65 " "Register \"CL:cl\|count\[17\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[17\]~_emulated\" and latch \"CL:cl\|count\[17\]~65\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[16\] CL:cl\|count\[16\]~_emulated CL:cl\|count\[16\]~69 " "Register \"CL:cl\|count\[16\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[16\]~_emulated\" and latch \"CL:cl\|count\[16\]~69\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[19\] CL:cl\|count\[19\]~_emulated CL:cl\|count\[19\]~73 " "Register \"CL:cl\|count\[19\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[19\]~_emulated\" and latch \"CL:cl\|count\[19\]~73\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CL:cl\|count\[18\] CL:cl\|count\[18\]~_emulated CL:cl\|count\[18\]~77 " "Register \"CL:cl\|count\[18\]\" is converted into an equivalent circuit using register \"CL:cl\|count\[18\]~_emulated\" and latch \"CL:cl\|count\[18\]~77\"" {  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1601121792691 "|my_clock|CL:cl|count[18]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1601121792691 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601121794637 "|my_clock|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601121794637 "|my_clock|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601121794637 "|my_clock|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601121794637 "|my_clock|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601121794637 "|my_clock|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601121794637 "|my_clock|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601121794637 "|my_clock|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601121794637 "|my_clock|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1601121794637 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601121794834 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601121796598 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601121796598 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121796946 "|my_clock|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121796946 "|my_clock|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121796946 "|my_clock|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121796946 "|my_clock|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121796946 "|my_clock|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121796946 "|my_clock|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121796946 "|my_clock|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121796946 "|my_clock|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121796946 "|my_clock|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121796946 "|my_clock|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121796946 "|my_clock|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "my_clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121796946 "|my_clock|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1601121796946 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4164 " "Implemented 4164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601121796959 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601121796959 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4094 " "Implemented 4094 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601121796959 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601121796959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601121797029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 26 20:03:17 2020 " "Processing ended: Sat Sep 26 20:03:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601121797029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601121797029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601121797029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601121797029 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1601121798454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601121798462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 26 20:03:18 2020 " "Processing started: Sat Sep 26 20:03:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601121798462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1601121798462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off my_clock -c my_clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off my_clock -c my_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1601121798462 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1601121798589 ""}
{ "Info" "0" "" "Project  = my_clock" {  } {  } 0 0 "Project  = my_clock" 0 0 "Fitter" 0 0 1601121798590 ""}
{ "Info" "0" "" "Revision = my_clock" {  } {  } 0 0 "Revision = my_clock" 0 0 "Fitter" 0 0 1601121798590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1601121798832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1601121798833 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "my_clock 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"my_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1601121798873 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601121798935 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601121798935 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1601121799551 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1601121799583 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1601121799880 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1601121816467 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 50 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 50 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1601121816782 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[2\]~inputCLKENA0 65 global CLKCTRL_G7 " "KEY\[2\]~inputCLKENA0 with 65 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1601121816782 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1601121816782 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1601121816782 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[2\]~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[2\]~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[2\] PIN_AA14 " "Refclk input I/O pad KEY\[2\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1601121816782 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1601121816782 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1601121816782 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601121816783 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1601121816834 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601121816835 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601121816836 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1601121816838 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1601121816839 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1601121816840 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1601121816840 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1601121816842 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1601121816842 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601121817043 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "TimeQuest Timing Analyzer is analyzing 37 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1601121826312 ""}
{ "Info" "ISTA_SDC_FOUND" "my_clock.SDC " "Reading SDC File: 'my_clock.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1601121826315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at my_clock.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601121826330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock my_clock.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at my_clock.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601121826331 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601121826331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 16 altera_reserved_tdi port " "Ignored filter at my_clock.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601121826331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 16 altera_reserved_tck clock " "Ignored filter at my_clock.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601121826331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay my_clock.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at my_clock.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601121826331 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601121826331 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay my_clock.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at my_clock.sdc(16): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601121826331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 17 altera_reserved_tms port " "Ignored filter at my_clock.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601121826332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay my_clock.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at my_clock.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601121826332 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601121826332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay my_clock.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at my_clock.sdc(17): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601121826332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 18 altera_reserved_tdo port " "Ignored filter at my_clock.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601121826332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay my_clock.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at my_clock.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601121826332 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601121826332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay my_clock.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at my_clock.sdc(18): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601121826333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1601121826333 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|count\[16\]~119\|combout " "Node \"clock\|count\[16\]~119\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[16\]~26\|datad " "Node \"clock\|count\[16\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[16\]~26\|combout " "Node \"clock\|count\[16\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~65\|datad " "Node \"clock\|Add3~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~65\|sumout " "Node \"clock\|Add3~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[16\]~119\|datac " "Node \"clock\|count\[16\]~119\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~49\|datad " "Node \"clock\|Add2~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~49\|sumout " "Node \"clock\|Add2~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[16\]~119\|datad " "Node \"clock\|count\[16\]~119\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~57\|datad " "Node \"clock\|Add1~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~57\|sumout " "Node \"clock\|Add1~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[16\]~119\|datae " "Node \"clock\|count\[16\]~119\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826343 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|count\[15\]~109\|combout " "Node \"clock\|count\[15\]~109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[15\]~30\|datad " "Node \"clock\|count\[15\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[15\]~30\|combout " "Node \"clock\|count\[15\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~25\|datad " "Node \"clock\|Add3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~25\|sumout " "Node \"clock\|Add3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[15\]~109\|datac " "Node \"clock\|count\[15\]~109\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~9\|datad " "Node \"clock\|Add2~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~9\|sumout " "Node \"clock\|Add2~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[15\]~109\|datad " "Node \"clock\|count\[15\]~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~17\|datad " "Node \"clock\|Add1~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~17\|sumout " "Node \"clock\|Add1~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[15\]~109\|datae " "Node \"clock\|count\[15\]~109\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826343 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826343 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~29\|datad " "Node \"clock\|Add3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826344 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~29\|sumout " "Node \"clock\|Add3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826344 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[14\]~110\|datac " "Node \"clock\|count\[14\]~110\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826344 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[14\]~110\|combout " "Node \"clock\|count\[14\]~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826344 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[14\]~34\|datad " "Node \"clock\|count\[14\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826344 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[14\]~34\|combout " "Node \"clock\|count\[14\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826344 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~13\|datad " "Node \"clock\|Add2~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826344 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~13\|sumout " "Node \"clock\|Add2~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826344 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[14\]~110\|datad " "Node \"clock\|count\[14\]~110\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826344 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~21\|datad " "Node \"clock\|Add1~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826344 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~21\|sumout " "Node \"clock\|Add1~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826344 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[14\]~110\|datae " "Node \"clock\|count\[14\]~110\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826344 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826344 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~33\|datad " "Node \"clock\|Add3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~33\|sumout " "Node \"clock\|Add3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[13\]~111\|datac " "Node \"clock\|count\[13\]~111\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[13\]~111\|combout " "Node \"clock\|count\[13\]~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[13\]~38\|datad " "Node \"clock\|count\[13\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[13\]~38\|combout " "Node \"clock\|count\[13\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~17\|datad " "Node \"clock\|Add2~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~17\|sumout " "Node \"clock\|Add2~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[13\]~111\|datad " "Node \"clock\|count\[13\]~111\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~25\|datad " "Node \"clock\|Add1~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~25\|sumout " "Node \"clock\|Add1~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[13\]~111\|datae " "Node \"clock\|count\[13\]~111\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826345 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~37\|datad " "Node \"clock\|Add3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~37\|sumout " "Node \"clock\|Add3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[12\]~112\|datac " "Node \"clock\|count\[12\]~112\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[12\]~112\|combout " "Node \"clock\|count\[12\]~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[12\]~42\|datad " "Node \"clock\|count\[12\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[12\]~42\|combout " "Node \"clock\|count\[12\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~21\|datad " "Node \"clock\|Add2~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~21\|sumout " "Node \"clock\|Add2~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[12\]~112\|datad " "Node \"clock\|count\[12\]~112\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~29\|datad " "Node \"clock\|Add1~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~29\|sumout " "Node \"clock\|Add1~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[12\]~112\|datae " "Node \"clock\|count\[12\]~112\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826345 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~53\|datad " "Node \"clock\|Add3~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~53\|sumout " "Node \"clock\|Add3~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[11\]~116\|datac " "Node \"clock\|count\[11\]~116\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[11\]~116\|combout " "Node \"clock\|count\[11\]~116\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[11\]~46\|datad " "Node \"clock\|count\[11\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[11\]~46\|combout " "Node \"clock\|count\[11\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~37\|datad " "Node \"clock\|Add2~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~37\|sumout " "Node \"clock\|Add2~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[11\]~116\|datad " "Node \"clock\|count\[11\]~116\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~45\|datad " "Node \"clock\|Add1~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~45\|sumout " "Node \"clock\|Add1~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[11\]~116\|datae " "Node \"clock\|count\[11\]~116\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826345 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826345 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~57\|datad " "Node \"clock\|Add3~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~57\|sumout " "Node \"clock\|Add3~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[10\]~117\|datac " "Node \"clock\|count\[10\]~117\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[10\]~117\|combout " "Node \"clock\|count\[10\]~117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[10\]~50\|datad " "Node \"clock\|count\[10\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[10\]~50\|combout " "Node \"clock\|count\[10\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~41\|datad " "Node \"clock\|Add2~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~41\|sumout " "Node \"clock\|Add2~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[10\]~117\|datad " "Node \"clock\|count\[10\]~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~49\|datad " "Node \"clock\|Add1~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~49\|sumout " "Node \"clock\|Add1~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[10\]~117\|datae " "Node \"clock\|count\[10\]~117\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826346 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~61\|datad " "Node \"clock\|Add3~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~61\|sumout " "Node \"clock\|Add3~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[9\]~118\|datac " "Node \"clock\|count\[9\]~118\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[9\]~118\|combout " "Node \"clock\|count\[9\]~118\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[9\]~54\|datad " "Node \"clock\|count\[9\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[9\]~54\|combout " "Node \"clock\|count\[9\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~45\|datad " "Node \"clock\|Add2~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~45\|sumout " "Node \"clock\|Add2~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[9\]~118\|datad " "Node \"clock\|count\[9\]~118\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~53\|datad " "Node \"clock\|Add1~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~53\|sumout " "Node \"clock\|Add1~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[9\]~118\|datae " "Node \"clock\|count\[9\]~118\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826346 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826346 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~41\|datad " "Node \"clock\|Add3~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~41\|sumout " "Node \"clock\|Add3~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[8\]~113\|datac " "Node \"clock\|count\[8\]~113\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[8\]~113\|combout " "Node \"clock\|count\[8\]~113\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[8\]~58\|datad " "Node \"clock\|count\[8\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[8\]~58\|combout " "Node \"clock\|count\[8\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~33\|datad " "Node \"clock\|Add1~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~33\|sumout " "Node \"clock\|Add1~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[8\]~113\|datae " "Node \"clock\|count\[8\]~113\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~25\|datad " "Node \"clock\|Add2~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~25\|sumout " "Node \"clock\|Add2~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[8\]~113\|datad " "Node \"clock\|count\[8\]~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826347 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~45\|datad " "Node \"clock\|Add3~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~45\|sumout " "Node \"clock\|Add3~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[7\]~114\|datac " "Node \"clock\|count\[7\]~114\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[7\]~114\|combout " "Node \"clock\|count\[7\]~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[7\]~62\|datad " "Node \"clock\|count\[7\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[7\]~62\|combout " "Node \"clock\|count\[7\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~37\|datad " "Node \"clock\|Add1~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~37\|sumout " "Node \"clock\|Add1~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[7\]~114\|datae " "Node \"clock\|count\[7\]~114\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~29\|datad " "Node \"clock\|Add2~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~29\|sumout " "Node \"clock\|Add2~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[7\]~114\|datad " "Node \"clock\|count\[7\]~114\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826347 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826347 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~49\|datad " "Node \"clock\|Add3~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~49\|sumout " "Node \"clock\|Add3~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[6\]~115\|datac " "Node \"clock\|count\[6\]~115\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[6\]~115\|combout " "Node \"clock\|count\[6\]~115\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[6\]~66\|datad " "Node \"clock\|count\[6\]~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[6\]~66\|combout " "Node \"clock\|count\[6\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~41\|datad " "Node \"clock\|Add1~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~41\|sumout " "Node \"clock\|Add1~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[6\]~115\|datae " "Node \"clock\|count\[6\]~115\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~33\|datad " "Node \"clock\|Add2~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~33\|sumout " "Node \"clock\|Add2~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[6\]~115\|datad " "Node \"clock\|count\[6\]~115\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826348 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|count\[5\]~95\|combout " "Node \"clock\|count\[5\]~95\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[5\]~18\|datad " "Node \"clock\|count\[5\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[5\]~18\|combout " "Node \"clock\|count\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~17\|datad " "Node \"clock\|Add3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~17\|sumout " "Node \"clock\|Add3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[5\]~95\|datac " "Node \"clock\|count\[5\]~95\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~9\|datad " "Node \"clock\|Add1~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~9\|sumout " "Node \"clock\|Add1~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[5\]~95\|datae " "Node \"clock\|count\[5\]~95\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~1\|datad " "Node \"clock\|Add2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~1\|sumout " "Node \"clock\|Add2~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[5\]~95\|datad " "Node \"clock\|count\[5\]~95\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826348 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826348 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~21\|datad " "Node \"clock\|Add3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~21\|sumout " "Node \"clock\|Add3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[4\]~96\|datac " "Node \"clock\|count\[4\]~96\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[4\]~96\|combout " "Node \"clock\|count\[4\]~96\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[4\]~22\|datad " "Node \"clock\|count\[4\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[4\]~22\|combout " "Node \"clock\|count\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~13\|datad " "Node \"clock\|Add1~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~13\|sumout " "Node \"clock\|Add1~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[4\]~96\|datae " "Node \"clock\|count\[4\]~96\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~5\|datad " "Node \"clock\|Add2~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~5\|sumout " "Node \"clock\|Add2~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[4\]~96\|datad " "Node \"clock\|count\[4\]~96\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826349 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|count\[3\]~93\|combout " "Node \"clock\|count\[3\]~93\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[3\]~14\|datad " "Node \"clock\|count\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[3\]~14\|combout " "Node \"clock\|count\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~5\|datad " "Node \"clock\|Add1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~5\|sumout " "Node \"clock\|Add1~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[3\]~93\|datab " "Node \"clock\|count\[3\]~93\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~13\|datad " "Node \"clock\|Add3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~13\|sumout " "Node \"clock\|Add3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[3\]~93\|datac " "Node \"clock\|count\[3\]~93\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826349 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|count\[2\]~92\|combout " "Node \"clock\|count\[2\]~92\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[2\]~10\|datad " "Node \"clock\|count\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[2\]~10\|combout " "Node \"clock\|count\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~9\|datad " "Node \"clock\|Add3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~9\|sumout " "Node \"clock\|Add3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[2\]~92\|datac " "Node \"clock\|count\[2\]~92\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~1\|datad " "Node \"clock\|Add1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~1\|sumout " "Node \"clock\|Add1~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[2\]~92\|datab " "Node \"clock\|count\[2\]~92\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826349 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826349 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~5\|sumout " "Node \"clock\|Add3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826350 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[1\]~6\|datad " "Node \"clock\|count\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826350 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[1\]~6\|combout " "Node \"clock\|count\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826350 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~5\|datad " "Node \"clock\|Add3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826350 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826350 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~1\|sumout " "Node \"clock\|Add3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826350 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[0\]~2\|datad " "Node \"clock\|count\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826350 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[0\]~2\|combout " "Node \"clock\|count\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826350 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~1\|datad " "Node \"clock\|Add3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826350 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826350 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[19\]~74\|combout " "Node \"cl\|count\[19\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826350 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~77\|datad " "Node \"cl\|Add0~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826350 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~77\|sumout " "Node \"cl\|Add0~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826350 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[19\]~74\|datad " "Node \"cl\|count\[19\]~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826350 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826350 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~73\|datad " "Node \"cl\|Add0~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826350 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~73\|sumout " "Node \"cl\|Add0~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826350 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[18\]~78\|datad " "Node \"cl\|count\[18\]~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826350 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[18\]~78\|combout " "Node \"cl\|count\[18\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826350 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826350 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~69\|datad " "Node \"cl\|Add0~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~69\|sumout " "Node \"cl\|Add0~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[17\]~66\|datad " "Node \"cl\|count\[17\]~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[17\]~66\|combout " "Node \"cl\|count\[17\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826351 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~65\|datad " "Node \"cl\|Add0~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~65\|sumout " "Node \"cl\|Add0~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[16\]~70\|datad " "Node \"cl\|count\[16\]~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[16\]~70\|combout " "Node \"cl\|count\[16\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826351 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~61\|datad " "Node \"cl\|Add0~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~61\|sumout " "Node \"cl\|Add0~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[15\]~62\|datad " "Node \"cl\|count\[15\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[15\]~62\|combout " "Node \"cl\|count\[15\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826351 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~57\|datad " "Node \"cl\|Add0~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~57\|sumout " "Node \"cl\|Add0~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[14\]~58\|datad " "Node \"cl\|count\[14\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[14\]~58\|combout " "Node \"cl\|count\[14\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826351 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~53\|datad " "Node \"cl\|Add0~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~53\|sumout " "Node \"cl\|Add0~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[13\]~54\|datad " "Node \"cl\|count\[13\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[13\]~54\|combout " "Node \"cl\|count\[13\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826351 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826351 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~49\|datad " "Node \"cl\|Add0~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826352 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~49\|sumout " "Node \"cl\|Add0~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826352 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[12\]~50\|datad " "Node \"cl\|count\[12\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826352 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[12\]~50\|combout " "Node \"cl\|count\[12\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826352 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826352 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~45\|datad " "Node \"cl\|Add0~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826352 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~45\|sumout " "Node \"cl\|Add0~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826352 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[11\]~34\|datad " "Node \"cl\|count\[11\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826352 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[11\]~34\|combout " "Node \"cl\|count\[11\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826352 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826352 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~41\|datad " "Node \"cl\|Add0~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826352 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~41\|sumout " "Node \"cl\|Add0~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826352 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[10\]~38\|datad " "Node \"cl\|count\[10\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826352 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[10\]~38\|combout " "Node \"cl\|count\[10\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826352 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826352 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~37\|datad " "Node \"cl\|Add0~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826352 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~37\|sumout " "Node \"cl\|Add0~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826352 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[9\]~42\|datad " "Node \"cl\|count\[9\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826352 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[9\]~42\|combout " "Node \"cl\|count\[9\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826352 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826352 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~33\|datad " "Node \"cl\|Add0~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~33\|sumout " "Node \"cl\|Add0~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[8\]~46\|datad " "Node \"cl\|count\[8\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[8\]~46\|combout " "Node \"cl\|count\[8\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826353 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~29\|datad " "Node \"cl\|Add0~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~29\|sumout " "Node \"cl\|Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[7\]~30\|datad " "Node \"cl\|count\[7\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[7\]~30\|combout " "Node \"cl\|count\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826353 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~25\|datad " "Node \"cl\|Add0~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~25\|sumout " "Node \"cl\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[6\]~26\|datad " "Node \"cl\|count\[6\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[6\]~26\|combout " "Node \"cl\|count\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826353 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~17\|datad " "Node \"cl\|Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~17\|sumout " "Node \"cl\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[5\]~18\|datad " "Node \"cl\|count\[5\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[5\]~18\|combout " "Node \"cl\|count\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826353 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~21\|datad " "Node \"cl\|Add0~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~21\|sumout " "Node \"cl\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[4\]~22\|datad " "Node \"cl\|count\[4\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[4\]~22\|combout " "Node \"cl\|count\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826353 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~13\|datad " "Node \"cl\|Add0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~13\|sumout " "Node \"cl\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[3\]~14\|datad " "Node \"cl\|count\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[3\]~14\|combout " "Node \"cl\|count\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826353 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826353 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~9\|datad " "Node \"cl\|Add0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826354 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~9\|sumout " "Node \"cl\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826354 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[2\]~10\|datad " "Node \"cl\|count\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826354 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[2\]~10\|combout " "Node \"cl\|count\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826354 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826354 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~5\|datad " "Node \"cl\|Add0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826354 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~5\|sumout " "Node \"cl\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826354 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[1\]~6\|datad " "Node \"cl\|count\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826354 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[1\]~6\|combout " "Node \"cl\|count\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826354 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826354 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~1\|datad " "Node \"cl\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826354 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~1\|sumout " "Node \"cl\|Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826354 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[0\]~2\|datad " "Node \"cl\|count\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826354 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[0\]~2\|combout " "Node \"cl\|count\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121826354 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1601121826354 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CL:cl\|count\[1\]~5 KEY\[0\] " "Latch CL:cl\|count\[1\]~5 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121826361 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1601121826361 "|my_clock|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CL:cl\|count\[0\]~_emulated KEY\[2\] " "Register CL:cl\|count\[0\]~_emulated is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121826361 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1601121826361 "|my_clock|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock:clock\|clk_1s " "Node: Clock:clock\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Clock:clock\|count\[0\]~_emulated Clock:clock\|clk_1s " "Register Clock:clock\|count\[0\]~_emulated is being clocked by Clock:clock\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121826361 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1601121826361 "|my_clock|Clock:clock|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Timer:timer\|clk_1s " "Node: Timer:timer\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer\|count\[0\] Timer:timer\|clk_1s " "Register Timer:timer\|count\[0\] is being clocked by Timer:timer\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121826361 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1601121826361 "|my_clock|Timer:timer|clk_1s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1601121826376 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1601121826377 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601121826377 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601121826377 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601121826377 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601121826377 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601121826377 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601121826377 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1601121826377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1601121826461 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1601121826737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601121834191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1601121843077 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1601121844373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601121844373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1601121846457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "D:/data/Homework/FPGA/Exp/Exp5/my_clock/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1601121854172 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1601121854172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1601121854919 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1601121854919 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1601121854919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601121854924 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.09 " "Total time spent on timing analysis during the Fitter is 1.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1601121862368 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601121862444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601121864429 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601121864431 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601121866304 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601121874090 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.fit.smsg " "Generated suppressed messages file D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1601121874905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 321 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 321 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6674 " "Peak virtual memory: 6674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601121876519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 26 20:04:36 2020 " "Processing ended: Sat Sep 26 20:04:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601121876519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601121876519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:55 " "Total CPU time (on all processors): 00:02:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601121876519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1601121876519 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1601121877850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601121877857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 26 20:04:37 2020 " "Processing started: Sat Sep 26 20:04:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601121877857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1601121877857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off my_clock -c my_clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off my_clock -c my_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1601121877857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1601121879310 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1601121888270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601121888919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 26 20:04:48 2020 " "Processing ended: Sat Sep 26 20:04:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601121888919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601121888919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601121888919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1601121888919 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1601121889607 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1601121890325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601121890333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 26 20:04:49 2020 " "Processing started: Sat Sep 26 20:04:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601121890333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121890333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta my_clock -c my_clock " "Command: quartus_sta my_clock -c my_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121890333 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1601121890464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121891804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121891804 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121891862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121891862 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "TimeQuest Timing Analyzer is analyzing 37 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892716 ""}
{ "Info" "ISTA_SDC_FOUND" "my_clock.SDC " "Reading SDC File: 'my_clock.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892852 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at my_clock.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock my_clock.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at my_clock.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601121892868 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892868 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 16 altera_reserved_tdi port " "Ignored filter at my_clock.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892869 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 16 altera_reserved_tck clock " "Ignored filter at my_clock.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay my_clock.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at my_clock.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601121892869 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay my_clock.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at my_clock.sdc(16): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892869 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 17 altera_reserved_tms port " "Ignored filter at my_clock.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay my_clock.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at my_clock.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601121892870 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay my_clock.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at my_clock.sdc(17): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892870 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "my_clock.sdc 18 altera_reserved_tdo port " "Ignored filter at my_clock.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay my_clock.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at my_clock.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601121892871 ""}  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay my_clock.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at my_clock.sdc(18): Argument -clock is not an object ID" {  } { { "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/my_clock.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892871 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892871 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|count\[16\]~119\|combout " "Node \"clock\|count\[16\]~119\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[16\]~26\|datad " "Node \"clock\|count\[16\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[16\]~26\|combout " "Node \"clock\|count\[16\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~65\|datad " "Node \"clock\|Add3~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~65\|sumout " "Node \"clock\|Add3~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[16\]~119\|dataa " "Node \"clock\|count\[16\]~119\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~57\|datac " "Node \"clock\|Add1~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~57\|sumout " "Node \"clock\|Add1~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[16\]~119\|datad " "Node \"clock\|count\[16\]~119\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~49\|datad " "Node \"clock\|Add2~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~49\|sumout " "Node \"clock\|Add2~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[16\]~119\|dataf " "Node \"clock\|count\[16\]~119\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892886 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|count\[15\]~109\|combout " "Node \"clock\|count\[15\]~109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[15\]~30\|datad " "Node \"clock\|count\[15\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[15\]~30\|combout " "Node \"clock\|count\[15\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~25\|datad " "Node \"clock\|Add3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~25\|sumout " "Node \"clock\|Add3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[15\]~109\|datab " "Node \"clock\|count\[15\]~109\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~17\|datad " "Node \"clock\|Add1~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~17\|sumout " "Node \"clock\|Add1~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[15\]~109\|datad " "Node \"clock\|count\[15\]~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~9\|datad " "Node \"clock\|Add2~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~9\|sumout " "Node \"clock\|Add2~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[15\]~109\|datac " "Node \"clock\|count\[15\]~109\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892886 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892886 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~29\|datad " "Node \"clock\|Add3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892887 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~29\|sumout " "Node \"clock\|Add3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892887 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[14\]~110\|datae " "Node \"clock\|count\[14\]~110\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892887 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[14\]~110\|combout " "Node \"clock\|count\[14\]~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892887 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[14\]~34\|dataf " "Node \"clock\|count\[14\]~34\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892887 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[14\]~34\|combout " "Node \"clock\|count\[14\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892887 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~13\|datac " "Node \"clock\|Add2~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892887 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~13\|sumout " "Node \"clock\|Add2~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892887 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[14\]~110\|datad " "Node \"clock\|count\[14\]~110\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892887 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~21\|datac " "Node \"clock\|Add1~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892887 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~21\|sumout " "Node \"clock\|Add1~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892887 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[14\]~110\|dataf " "Node \"clock\|count\[14\]~110\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892887 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892887 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~33\|datad " "Node \"clock\|Add3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~33\|sumout " "Node \"clock\|Add3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[13\]~111\|dataa " "Node \"clock\|count\[13\]~111\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[13\]~111\|combout " "Node \"clock\|count\[13\]~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[13\]~38\|dataf " "Node \"clock\|count\[13\]~38\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[13\]~38\|combout " "Node \"clock\|count\[13\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~17\|datac " "Node \"clock\|Add2~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~17\|sumout " "Node \"clock\|Add2~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[13\]~111\|datad " "Node \"clock\|count\[13\]~111\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~25\|datac " "Node \"clock\|Add1~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~25\|sumout " "Node \"clock\|Add1~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[13\]~111\|dataf " "Node \"clock\|count\[13\]~111\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892888 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~37\|datad " "Node \"clock\|Add3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~37\|sumout " "Node \"clock\|Add3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[12\]~112\|datad " "Node \"clock\|count\[12\]~112\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[12\]~112\|combout " "Node \"clock\|count\[12\]~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[12\]~42\|datad " "Node \"clock\|count\[12\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[12\]~42\|combout " "Node \"clock\|count\[12\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~21\|datac " "Node \"clock\|Add2~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~21\|sumout " "Node \"clock\|Add2~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[12\]~112\|datac " "Node \"clock\|count\[12\]~112\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~29\|datac " "Node \"clock\|Add1~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~29\|sumout " "Node \"clock\|Add1~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[12\]~112\|dataf " "Node \"clock\|count\[12\]~112\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892888 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892888 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~53\|datad " "Node \"clock\|Add3~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~53\|sumout " "Node \"clock\|Add3~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[11\]~116\|dataf " "Node \"clock\|count\[11\]~116\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[11\]~116\|combout " "Node \"clock\|count\[11\]~116\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[11\]~46\|dataf " "Node \"clock\|count\[11\]~46\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[11\]~46\|combout " "Node \"clock\|count\[11\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~37\|datac " "Node \"clock\|Add2~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~37\|sumout " "Node \"clock\|Add2~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[11\]~116\|datac " "Node \"clock\|count\[11\]~116\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~45\|datac " "Node \"clock\|Add1~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~45\|sumout " "Node \"clock\|Add1~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[11\]~116\|datae " "Node \"clock\|count\[11\]~116\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892889 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~57\|datac " "Node \"clock\|Add3~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~57\|sumout " "Node \"clock\|Add3~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[10\]~117\|dataf " "Node \"clock\|count\[10\]~117\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[10\]~117\|combout " "Node \"clock\|count\[10\]~117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[10\]~50\|dataf " "Node \"clock\|count\[10\]~50\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[10\]~50\|combout " "Node \"clock\|count\[10\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~41\|datac " "Node \"clock\|Add2~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~41\|sumout " "Node \"clock\|Add2~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[10\]~117\|datad " "Node \"clock\|count\[10\]~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~49\|datad " "Node \"clock\|Add1~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~49\|sumout " "Node \"clock\|Add1~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[10\]~117\|datae " "Node \"clock\|count\[10\]~117\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892889 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892889 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~61\|datad " "Node \"clock\|Add3~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~61\|sumout " "Node \"clock\|Add3~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[9\]~118\|datae " "Node \"clock\|count\[9\]~118\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[9\]~118\|combout " "Node \"clock\|count\[9\]~118\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[9\]~54\|dataf " "Node \"clock\|count\[9\]~54\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[9\]~54\|combout " "Node \"clock\|count\[9\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~53\|datac " "Node \"clock\|Add1~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~53\|sumout " "Node \"clock\|Add1~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[9\]~118\|datab " "Node \"clock\|count\[9\]~118\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~45\|datad " "Node \"clock\|Add2~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~45\|sumout " "Node \"clock\|Add2~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[9\]~118\|dataf " "Node \"clock\|count\[9\]~118\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892890 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~41\|datab " "Node \"clock\|Add3~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~41\|sumout " "Node \"clock\|Add3~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[8\]~113\|datad " "Node \"clock\|count\[8\]~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[8\]~113\|combout " "Node \"clock\|count\[8\]~113\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[8\]~58\|dataf " "Node \"clock\|count\[8\]~58\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[8\]~58\|combout " "Node \"clock\|count\[8\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~33\|datac " "Node \"clock\|Add1~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~33\|sumout " "Node \"clock\|Add1~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[8\]~113\|dataf " "Node \"clock\|count\[8\]~113\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~25\|datac " "Node \"clock\|Add2~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~25\|sumout " "Node \"clock\|Add2~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[8\]~113\|datac " "Node \"clock\|count\[8\]~113\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892890 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892890 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~45\|datad " "Node \"clock\|Add3~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~45\|sumout " "Node \"clock\|Add3~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[7\]~114\|dataf " "Node \"clock\|count\[7\]~114\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[7\]~114\|combout " "Node \"clock\|count\[7\]~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[7\]~62\|dataf " "Node \"clock\|count\[7\]~62\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[7\]~62\|combout " "Node \"clock\|count\[7\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~29\|datac " "Node \"clock\|Add2~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~29\|sumout " "Node \"clock\|Add2~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[7\]~114\|datac " "Node \"clock\|count\[7\]~114\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~37\|datac " "Node \"clock\|Add1~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~37\|sumout " "Node \"clock\|Add1~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[7\]~114\|datae " "Node \"clock\|count\[7\]~114\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892891 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~49\|datac " "Node \"clock\|Add3~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~49\|sumout " "Node \"clock\|Add3~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[6\]~115\|dataa " "Node \"clock\|count\[6\]~115\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[6\]~115\|combout " "Node \"clock\|count\[6\]~115\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[6\]~66\|dataf " "Node \"clock\|count\[6\]~66\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[6\]~66\|combout " "Node \"clock\|count\[6\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~33\|datab " "Node \"clock\|Add2~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~33\|sumout " "Node \"clock\|Add2~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[6\]~115\|datad " "Node \"clock\|count\[6\]~115\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~41\|datac " "Node \"clock\|Add1~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~41\|sumout " "Node \"clock\|Add1~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[6\]~115\|dataf " "Node \"clock\|count\[6\]~115\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892891 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|count\[5\]~95\|combout " "Node \"clock\|count\[5\]~95\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[5\]~18\|dataf " "Node \"clock\|count\[5\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[5\]~18\|combout " "Node \"clock\|count\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~17\|datad " "Node \"clock\|Add3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~17\|sumout " "Node \"clock\|Add3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[5\]~95\|datab " "Node \"clock\|count\[5\]~95\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~1\|datac " "Node \"clock\|Add2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~1\|sumout " "Node \"clock\|Add2~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[5\]~95\|dataf " "Node \"clock\|count\[5\]~95\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~9\|dataa " "Node \"clock\|Add1~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~9\|sumout " "Node \"clock\|Add1~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[5\]~95\|datac " "Node \"clock\|count\[5\]~95\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892891 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892891 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~21\|datac " "Node \"clock\|Add3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~21\|sumout " "Node \"clock\|Add3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[4\]~96\|dataf " "Node \"clock\|count\[4\]~96\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[4\]~96\|combout " "Node \"clock\|count\[4\]~96\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[4\]~22\|dataf " "Node \"clock\|count\[4\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[4\]~22\|combout " "Node \"clock\|count\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~13\|datad " "Node \"clock\|Add1~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~13\|sumout " "Node \"clock\|Add1~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[4\]~96\|datad " "Node \"clock\|count\[4\]~96\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~5\|datac " "Node \"clock\|Add2~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add2~5\|sumout " "Node \"clock\|Add2~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[4\]~96\|datac " "Node \"clock\|count\[4\]~96\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892892 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|count\[3\]~93\|combout " "Node \"clock\|count\[3\]~93\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[3\]~14\|dataf " "Node \"clock\|count\[3\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[3\]~14\|combout " "Node \"clock\|count\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~5\|datac " "Node \"clock\|Add1~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~5\|sumout " "Node \"clock\|Add1~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[3\]~93\|datad " "Node \"clock\|count\[3\]~93\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~13\|datad " "Node \"clock\|Add3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~13\|sumout " "Node \"clock\|Add3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[3\]~93\|dataf " "Node \"clock\|count\[3\]~93\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892892 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|count\[2\]~92\|combout " "Node \"clock\|count\[2\]~92\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[2\]~10\|datad " "Node \"clock\|count\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[2\]~10\|combout " "Node \"clock\|count\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~9\|datad " "Node \"clock\|Add3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~9\|sumout " "Node \"clock\|Add3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[2\]~92\|dataf " "Node \"clock\|count\[2\]~92\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~1\|datac " "Node \"clock\|Add1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add1~1\|sumout " "Node \"clock\|Add1~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[2\]~92\|datac " "Node \"clock\|count\[2\]~92\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892892 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892892 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~5\|sumout " "Node \"clock\|Add3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892893 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[1\]~6\|dataf " "Node \"clock\|count\[1\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892893 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[1\]~6\|combout " "Node \"clock\|count\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892893 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~5\|datac " "Node \"clock\|Add3~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892893 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892893 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "clock\|Add3~1\|sumout " "Node \"clock\|Add3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892893 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[0\]~2\|dataf " "Node \"clock\|count\[0\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892893 ""} { "Warning" "WSTA_SCC_NODE" "clock\|count\[0\]~2\|combout " "Node \"clock\|count\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892893 ""} { "Warning" "WSTA_SCC_NODE" "clock\|Add3~1\|datad " "Node \"clock\|Add3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892893 ""}  } { { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 39 -1 0 } } { "clock.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/clock.v" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892893 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[19\]~74\|combout " "Node \"cl\|count\[19\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892893 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~77\|datac " "Node \"cl\|Add0~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892893 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~77\|sumout " "Node \"cl\|Add0~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892893 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[19\]~74\|dataf " "Node \"cl\|count\[19\]~74\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892893 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892893 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[18\]~78\|combout " "Node \"cl\|count\[18\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~73\|datac " "Node \"cl\|Add0~73\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~73\|sumout " "Node \"cl\|Add0~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[18\]~78\|dataf " "Node \"cl\|count\[18\]~78\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892894 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[17\]~66\|combout " "Node \"cl\|count\[17\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~69\|datac " "Node \"cl\|Add0~69\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~69\|sumout " "Node \"cl\|Add0~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[17\]~66\|dataf " "Node \"cl\|count\[17\]~66\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892894 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|Add0~65\|datac " "Node \"cl\|Add0~65\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~65\|sumout " "Node \"cl\|Add0~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[16\]~70\|dataf " "Node \"cl\|count\[16\]~70\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[16\]~70\|combout " "Node \"cl\|count\[16\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892894 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[15\]~62\|combout " "Node \"cl\|count\[15\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~61\|datac " "Node \"cl\|Add0~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~61\|sumout " "Node \"cl\|Add0~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[15\]~62\|dataf " "Node \"cl\|count\[15\]~62\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892894 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[14\]~58\|combout " "Node \"cl\|count\[14\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~57\|datac " "Node \"cl\|Add0~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~57\|sumout " "Node \"cl\|Add0~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[14\]~58\|dataf " "Node \"cl\|count\[14\]~58\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892894 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[13\]~54\|combout " "Node \"cl\|count\[13\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~53\|datac " "Node \"cl\|Add0~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~53\|sumout " "Node \"cl\|Add0~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[13\]~54\|dataf " "Node \"cl\|count\[13\]~54\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892894 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892894 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[12\]~50\|combout " "Node \"cl\|count\[12\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~49\|datad " "Node \"cl\|Add0~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~49\|sumout " "Node \"cl\|Add0~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[12\]~50\|dataf " "Node \"cl\|count\[12\]~50\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892895 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[11\]~34\|combout " "Node \"cl\|count\[11\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~45\|datad " "Node \"cl\|Add0~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~45\|sumout " "Node \"cl\|Add0~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[11\]~34\|dataf " "Node \"cl\|count\[11\]~34\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892895 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[10\]~38\|combout " "Node \"cl\|count\[10\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~41\|datad " "Node \"cl\|Add0~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~41\|sumout " "Node \"cl\|Add0~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[10\]~38\|dataf " "Node \"cl\|count\[10\]~38\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892895 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[9\]~42\|combout " "Node \"cl\|count\[9\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~37\|datac " "Node \"cl\|Add0~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~37\|sumout " "Node \"cl\|Add0~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[9\]~42\|datac " "Node \"cl\|count\[9\]~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892895 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[8\]~46\|combout " "Node \"cl\|count\[8\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~33\|datac " "Node \"cl\|Add0~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~33\|sumout " "Node \"cl\|Add0~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[8\]~46\|dataf " "Node \"cl\|count\[8\]~46\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892895 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[7\]~30\|combout " "Node \"cl\|count\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~29\|datac " "Node \"cl\|Add0~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~29\|sumout " "Node \"cl\|Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[7\]~30\|dataf " "Node \"cl\|count\[7\]~30\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892895 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892895 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[6\]~26\|combout " "Node \"cl\|count\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~25\|datac " "Node \"cl\|Add0~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~25\|sumout " "Node \"cl\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[6\]~26\|dataf " "Node \"cl\|count\[6\]~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892896 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[5\]~18\|combout " "Node \"cl\|count\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~17\|datad " "Node \"cl\|Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~17\|sumout " "Node \"cl\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[5\]~18\|dataf " "Node \"cl\|count\[5\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892896 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[4\]~22\|combout " "Node \"cl\|count\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~21\|datac " "Node \"cl\|Add0~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~21\|sumout " "Node \"cl\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[4\]~22\|dataf " "Node \"cl\|count\[4\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892896 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[3\]~14\|combout " "Node \"cl\|count\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~13\|dataa " "Node \"cl\|Add0~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~13\|sumout " "Node \"cl\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[3\]~14\|datad " "Node \"cl\|count\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892896 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[2\]~10\|combout " "Node \"cl\|count\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~9\|datac " "Node \"cl\|Add0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~9\|sumout " "Node \"cl\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[2\]~10\|datad " "Node \"cl\|count\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892896 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[1\]~6\|combout " "Node \"cl\|count\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~5\|datad " "Node \"cl\|Add0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~5\|sumout " "Node \"cl\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[1\]~6\|dataf " "Node \"cl\|count\[1\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892896 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892896 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cl\|count\[0\]~2\|combout " "Node \"cl\|count\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892897 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~1\|datab " "Node \"cl\|Add0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892897 ""} { "Warning" "WSTA_SCC_NODE" "cl\|Add0~1\|sumout " "Node \"cl\|Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892897 ""} { "Warning" "WSTA_SCC_NODE" "cl\|count\[0\]~2\|dataf " "Node \"cl\|count\[0\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1601121892897 ""}  } { { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 16 -1 0 } } { "CL.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp5/my_clock/CL.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892897 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CL:cl\|count\[3\]~_emulated KEY\[2\] " "Register CL:cl\|count\[3\]~_emulated is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121892904 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892904 "|my_clock|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Clock:clock\|count\[0\]~1 KEY\[0\] " "Latch Clock:clock\|count\[0\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121892904 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892904 "|my_clock|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock:clock\|clk_1s " "Node: Clock:clock\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Clock:clock\|count\[2\]~_emulated Clock:clock\|clk_1s " "Register Clock:clock\|count\[2\]~_emulated is being clocked by Clock:clock\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121892904 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892904 "|my_clock|Clock:clock|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Timer:timer\|clk_1s " "Node: Timer:timer\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer\|count\[0\] Timer:timer\|clk_1s " "Register Timer:timer\|count\[0\] is being clocked by Timer:timer\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121892904 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892904 "|my_clock|Timer:timer|clk_1s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892912 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1601121892914 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1601121892930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.038 " "Worst-case setup slack is 14.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121892961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121892961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.038               0.000 CLOCK_50  " "   14.038               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121892961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121892970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121892970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 CLOCK_50  " "    0.387               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121892970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892970 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121892999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.827 " "Worst-case minimum pulse width slack is 8.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121893011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121893011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.827               0.000 CLOCK_50  " "    8.827               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121893011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121893011 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1601121893031 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121893079 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121895671 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CL:cl\|count\[3\]~_emulated KEY\[2\] " "Register CL:cl\|count\[3\]~_emulated is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121895944 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121895944 "|my_clock|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Clock:clock\|count\[0\]~1 KEY\[0\] " "Latch Clock:clock\|count\[0\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121895944 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121895944 "|my_clock|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock:clock\|clk_1s " "Node: Clock:clock\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Clock:clock\|count\[2\]~_emulated Clock:clock\|clk_1s " "Register Clock:clock\|count\[2\]~_emulated is being clocked by Clock:clock\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121895944 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121895944 "|my_clock|Clock:clock|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Timer:timer\|clk_1s " "Node: Timer:timer\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer\|count\[0\] Timer:timer\|clk_1s " "Register Timer:timer\|count\[0\] is being clocked by Timer:timer\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121895944 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121895944 "|my_clock|Timer:timer|clk_1s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121895945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.943 " "Worst-case setup slack is 13.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121895962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121895962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.943               0.000 CLOCK_50  " "   13.943               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121895962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121895962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121895980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121895980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 CLOCK_50  " "    0.386               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121895980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121895980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121895987 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121895995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.796 " "Worst-case minimum pulse width slack is 8.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121896001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121896001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.796               0.000 CLOCK_50  " "    8.796               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121896001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121896001 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1601121896020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121896247 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121898728 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CL:cl\|count\[3\]~_emulated KEY\[2\] " "Register CL:cl\|count\[3\]~_emulated is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121899000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899000 "|my_clock|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Clock:clock\|count\[0\]~1 KEY\[0\] " "Latch Clock:clock\|count\[0\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121899000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899000 "|my_clock|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock:clock\|clk_1s " "Node: Clock:clock\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Clock:clock\|count\[2\]~_emulated Clock:clock\|clk_1s " "Register Clock:clock\|count\[2\]~_emulated is being clocked by Clock:clock\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121899000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899000 "|my_clock|Clock:clock|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Timer:timer\|clk_1s " "Node: Timer:timer\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer\|count\[0\] Timer:timer\|clk_1s " "Register Timer:timer\|count\[0\] is being clocked by Timer:timer\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121899000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899000 "|my_clock|Timer:timer|clk_1s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.161 " "Worst-case setup slack is 16.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121899010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121899010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.161               0.000 CLOCK_50  " "   16.161               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121899010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.206 " "Worst-case hold slack is 0.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121899018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121899018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 CLOCK_50  " "    0.206               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121899018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899018 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899026 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.728 " "Worst-case minimum pulse width slack is 8.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121899042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121899042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.728               0.000 CLOCK_50  " "    8.728               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121899042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899042 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1601121899060 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CL:cl\|count\[3\]~_emulated KEY\[2\] " "Register CL:cl\|count\[3\]~_emulated is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121899405 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899405 "|my_clock|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Clock:clock\|count\[0\]~1 KEY\[0\] " "Latch Clock:clock\|count\[0\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121899405 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899405 "|my_clock|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock:clock\|clk_1s " "Node: Clock:clock\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Clock:clock\|count\[2\]~_emulated Clock:clock\|clk_1s " "Register Clock:clock\|count\[2\]~_emulated is being clocked by Clock:clock\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121899405 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899405 "|my_clock|Clock:clock|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Timer:timer\|clk_1s " "Node: Timer:timer\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Timer:timer\|count\[0\] Timer:timer\|clk_1s " "Register Timer:timer\|count\[0\] is being clocked by Timer:timer\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601121899405 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899405 "|my_clock|Timer:timer|clk_1s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.422 " "Worst-case setup slack is 16.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121899416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121899416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.422               0.000 CLOCK_50  " "   16.422               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121899416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.194 " "Worst-case hold slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121899424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121899424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 CLOCK_50  " "    0.194               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121899424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.695 " "Worst-case minimum pulse width slack is 8.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121899447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121899447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.695               0.000 CLOCK_50  " "    8.695               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1601121899447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121899447 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121901945 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121902037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 329 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 329 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5191 " "Peak virtual memory: 5191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601121902215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 26 20:05:02 2020 " "Processing ended: Sat Sep 26 20:05:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601121902215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601121902215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601121902215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121902215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1601121903510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601121903518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 26 20:05:03 2020 " "Processing started: Sat Sep 26 20:05:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601121903518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1601121903518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off my_clock -c my_clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off my_clock -c my_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1601121903518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1601121905206 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1601121905291 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_clock.vo D:/data/Homework/FPGA/Exp/Exp5/my_clock/simulation/modelsim/ simulation " "Generated file my_clock.vo in folder \"D:/data/Homework/FPGA/Exp/Exp5/my_clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1601121906270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601121906420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 26 20:05:06 2020 " "Processing ended: Sat Sep 26 20:05:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601121906420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601121906420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601121906420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1601121906420 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 730 s " "Quartus Prime Full Compilation was successful. 0 errors, 730 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1601121907108 ""}
