// Benchmark "./pla/in2.pla_dbb_orig_1NonExact" written by ABC on Fri Nov 20 10:23:04 2020

module \./pla/in2.pla_dbb_orig_1NonExact  ( 
    x00, x01, x02, x03, x04, x05, x06, x07, x08, x09, x10, x11,
    z0  );
  input  x00, x01, x02, x03, x04, x05, x06, x07, x08, x09, x10, x11;
  output z0;
  wire new_n14_, new_n15_, new_n16_, new_n17_, new_n18_, new_n19_, new_n20_,
    new_n21_, new_n22_, new_n23_, new_n24_, new_n25_, new_n26_, new_n27_,
    new_n28_, new_n29_, new_n30_, new_n31_, new_n32_, new_n33_, new_n34_,
    new_n35_, new_n36_, new_n37_, new_n38_, new_n39_, new_n40_, new_n41_,
    new_n42_, new_n43_, new_n44_, new_n45_;
  assign new_n14_ = ~x10 & ~x11;
  assign new_n15_ = ~x09 & new_n14_;
  assign new_n16_ = x04 & x10;
  assign new_n17_ = ~x04 & ~x05;
  assign new_n18_ = ~x11 & ~new_n17_;
  assign new_n19_ = ~new_n16_ & new_n18_;
  assign new_n20_ = ~x09 & ~new_n14_;
  assign new_n21_ = x03 & ~x10;
  assign new_n22_ = ~new_n20_ & ~new_n21_;
  assign new_n23_ = ~new_n19_ & new_n22_;
  assign new_n24_ = x02 & ~new_n23_;
  assign new_n25_ = x04 & ~x11;
  assign new_n26_ = x04 & x05;
  assign new_n27_ = ~new_n21_ & ~new_n26_;
  assign new_n28_ = x11 & ~new_n27_;
  assign new_n29_ = ~x02 & x09;
  assign new_n30_ = ~x03 & x10;
  assign new_n31_ = ~new_n29_ & ~new_n30_;
  assign new_n32_ = ~new_n28_ & new_n31_;
  assign new_n33_ = ~new_n25_ & ~new_n32_;
  assign new_n34_ = ~x03 & new_n29_;
  assign new_n35_ = ~x01 & ~new_n34_;
  assign new_n36_ = x04 & ~x10;
  assign new_n37_ = x03 & ~new_n36_;
  assign new_n38_ = new_n18_ & new_n37_;
  assign new_n39_ = ~x06 & ~new_n38_;
  assign new_n40_ = new_n35_ & new_n39_;
  assign new_n41_ = ~new_n33_ & new_n40_;
  assign new_n42_ = ~new_n24_ & new_n41_;
  assign new_n43_ = ~new_n15_ & ~new_n42_;
  assign new_n44_ = ~x07 & x08;
  assign new_n45_ = ~new_n43_ & new_n44_;
  assign z0 = x00 | new_n45_;
endmodule


