
*** Running vivado
    with args -log my_module2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source my_module2_0.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source my_module2_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top my_module2_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1042789
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2089.703 ; gain = 0.000 ; free physical = 2914 ; free virtual = 37130
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'my_module2_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/synth/my_module2_0.vhd:72]
INFO: [Synth 8-3491] module 'my_module2' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/my_module2.vhd:12' bound to instance 'U0' of component 'my_module2' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/synth/my_module2_0.vhd:114]
INFO: [Synth 8-638] synthesizing module 'my_module2' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/my_module2.vhd:28]
INFO: [Synth 8-3491] module 'ModuleCompute' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/ModuleCompute.vhd:12' bound to instance 'grp_ModuleCompute_fu_212' of component 'ModuleCompute' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/my_module2.vhd:218]
INFO: [Synth 8-638] synthesizing module 'ModuleCompute' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/ModuleCompute.vhd:25]
INFO: [Synth 8-3491] module 'ModuleCompute_do_gen' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/ModuleCompute_do_gen.vhd:12' bound to instance 'grp_ModuleCompute_do_gen_fu_58' of component 'ModuleCompute_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/ModuleCompute.vhd:52]
INFO: [Synth 8-638] synthesizing module 'ModuleCompute_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/ModuleCompute_do_gen.vhd:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ModuleCompute_macg8j' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/ModuleCompute_macg8j.vhd:41' bound to instance 'ModuleCompute_macg8j_U51' of component 'ModuleCompute_macg8j' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/ModuleCompute_do_gen.vhd:113]
INFO: [Synth 8-638] synthesizing module 'ModuleCompute_macg8j' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/ModuleCompute_macg8j.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ModuleCompute_macg8j_DSP48_3' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/ModuleCompute_macg8j.vhd:9' bound to instance 'ModuleCompute_macg8j_DSP48_3_U' of component 'ModuleCompute_macg8j_DSP48_3' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/ModuleCompute_macg8j.vhd:68]
INFO: [Synth 8-638] synthesizing module 'ModuleCompute_macg8j_DSP48_3' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/ModuleCompute_macg8j.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ModuleCompute_macg8j_DSP48_3' (1#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/ModuleCompute_macg8j.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ModuleCompute_macg8j' (2#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/ModuleCompute_macg8j.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'ModuleCompute_do_gen' (3#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/ModuleCompute_do_gen.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'ModuleCompute' (4#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/ModuleCompute.vhd:25]
INFO: [Synth 8-3491] module 'Detecteur2' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Detecteur2.vhd:12' bound to instance 'grp_Detecteur2_fu_226' of component 'Detecteur2' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/my_module2.vhd:229]
INFO: [Synth 8-638] synthesizing module 'Detecteur2' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Detecteur2.vhd:25]
INFO: [Synth 8-3491] module 'Seuil_calc2' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2.vhd:12' bound to instance 'grp_Seuil_calc2_fu_100' of component 'Seuil_calc2' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Detecteur2.vhd:133]
INFO: [Synth 8-638] synthesizing module 'Seuil_calc2' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2.vhd:25]
INFO: [Synth 8-3491] module 'Seuil_calc2_do_gen' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_do_gen.vhd:12' bound to instance 'grp_Seuil_calc2_do_gen_fu_56' of component 'Seuil_calc2_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Seuil_calc2_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_do_gen.vhd:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc2_mac_mdEe' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mac_mdEe.vhd:41' bound to instance 'Seuil_calc2_mac_mdEe_U22' of component 'Seuil_calc2_mac_mdEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_do_gen.vhd:206]
INFO: [Synth 8-638] synthesizing module 'Seuil_calc2_mac_mdEe' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mac_mdEe.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc2_mac_mdEe_DSP48_0' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mac_mdEe.vhd:9' bound to instance 'Seuil_calc2_mac_mdEe_DSP48_0_U' of component 'Seuil_calc2_mac_mdEe_DSP48_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mac_mdEe.vhd:68]
INFO: [Synth 8-638] synthesizing module 'Seuil_calc2_mac_mdEe_DSP48_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mac_mdEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Seuil_calc2_mac_mdEe_DSP48_0' (5#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mac_mdEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Seuil_calc2_mac_mdEe' (6#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mac_mdEe.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc2_mul_meOg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mul_meOg.vhd:31' bound to instance 'Seuil_calc2_mul_meOg_U23' of component 'Seuil_calc2_mul_meOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_do_gen.vhd:220]
INFO: [Synth 8-638] synthesizing module 'Seuil_calc2_mul_meOg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mul_meOg.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc2_mul_meOg_DSP48_1' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mul_meOg.vhd:6' bound to instance 'Seuil_calc2_mul_meOg_DSP48_1_U' of component 'Seuil_calc2_mul_meOg_DSP48_1' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mul_meOg.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Seuil_calc2_mul_meOg_DSP48_1' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mul_meOg.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Seuil_calc2_mul_meOg_DSP48_1' (7#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mul_meOg.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Seuil_calc2_mul_meOg' (8#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mul_meOg.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc2_mul_mfYi' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mul_mfYi.vhd:31' bound to instance 'Seuil_calc2_mul_mfYi_U24' of component 'Seuil_calc2_mul_mfYi' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_do_gen.vhd:232]
INFO: [Synth 8-638] synthesizing module 'Seuil_calc2_mul_mfYi' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mul_mfYi.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'Seuil_calc2_mul_mfYi_DSP48_2' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mul_mfYi.vhd:6' bound to instance 'Seuil_calc2_mul_mfYi_DSP48_2_U' of component 'Seuil_calc2_mul_mfYi_DSP48_2' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mul_mfYi.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Seuil_calc2_mul_mfYi_DSP48_2' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mul_mfYi.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Seuil_calc2_mul_mfYi_DSP48_2' (9#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mul_mfYi.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Seuil_calc2_mul_mfYi' (10#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_mul_mfYi.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Seuil_calc2_do_gen' (11#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2_do_gen.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Seuil_calc2' (12#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Seuil_calc2.vhd:25]
INFO: [Synth 8-3491] module 'trames_separ2' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/trames_separ2.vhd:12' bound to instance 'grp_trames_separ2_fu_114' of component 'trames_separ2' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Detecteur2.vhd:144]
INFO: [Synth 8-638] synthesizing module 'trames_separ2' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/trames_separ2.vhd:28]
INFO: [Synth 8-3491] module 'trames_separ2_do_gen' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/trames_separ2_do_gen.vhd:12' bound to instance 'grp_trames_separ2_do_gen_fu_60' of component 'trames_separ2_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/trames_separ2.vhd:59]
INFO: [Synth 8-638] synthesizing module 'trames_separ2_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/trames_separ2_do_gen.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'trames_separ2_do_gen' (13#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/trames_separ2_do_gen.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'trames_separ2' (14#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/trames_separ2.vhd:28]
INFO: [Synth 8-3491] module 'DOUBLEUR_U' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/DOUBLEUR_U.vhd:12' bound to instance 'grp_DOUBLEUR_U_fu_130' of component 'DOUBLEUR_U' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Detecteur2.vhd:158]
INFO: [Synth 8-638] synthesizing module 'DOUBLEUR_U' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/DOUBLEUR_U.vhd:28]
INFO: [Synth 8-3491] module 'DOUBLEUR_U_do_gen' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/DOUBLEUR_U_do_gen.vhd:12' bound to instance 'grp_DOUBLEUR_U_do_gen_fu_60' of component 'DOUBLEUR_U_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/DOUBLEUR_U.vhd:60]
INFO: [Synth 8-638] synthesizing module 'DOUBLEUR_U_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/DOUBLEUR_U_do_gen.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'DOUBLEUR_U_do_gen' (15#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/DOUBLEUR_U_do_gen.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'DOUBLEUR_U' (16#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/DOUBLEUR_U.vhd:28]
INFO: [Synth 8-3491] module 'fifo_w8_d1024_A' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w8_d1024_A.vhd:10' bound to instance 'dbl2scalc_1_fifo_U' of component 'fifo_w8_d1024_A' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Detecteur2.vhd:172]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1024_A' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w8_d1024_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1024_A' (17#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w8_d1024_A.vhd:31]
INFO: [Synth 8-3491] module 'fifo_w8_d1024_A' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w8_d1024_A.vhd:10' bound to instance 'dbl2tsep_1_fifo_U' of component 'fifo_w8_d1024_A' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Detecteur2.vhd:185]
INFO: [Synth 8-3491] module 'fifo_w1_d1024_A' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w1_d1024_A.vhd:47' bound to instance 'detect_1_fifo_U' of component 'fifo_w1_d1024_A' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Detecteur2.vhd:198]
INFO: [Synth 8-638] synthesizing module 'fifo_w1_d1024_A' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w1_d1024_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w1_d1024_A_shiftReg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w1_d1024_A.vhd:10' bound to instance 'U_fifo_w1_d1024_A_shiftReg' of component 'fifo_w1_d1024_A_shiftReg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w1_d1024_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w1_d1024_A_shiftReg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w1_d1024_A.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w1_d1024_A_shiftReg' (18#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w1_d1024_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w1_d1024_A' (19#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w1_d1024_A.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'Detecteur2' (20#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/Detecteur2.vhd:25]
INFO: [Synth 8-3491] module 'DownSampling' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/DownSampling.vhd:12' bound to instance 'grp_DownSampling_fu_278' of component 'DownSampling' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/my_module2.vhd:240]
INFO: [Synth 8-638] synthesizing module 'DownSampling' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/DownSampling.vhd:25]
INFO: [Synth 8-3491] module 'DownSampling_do_gen' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/DownSampling_do_gen.vhd:12' bound to instance 'grp_DownSampling_do_gen_fu_56' of component 'DownSampling_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/DownSampling.vhd:52]
INFO: [Synth 8-638] synthesizing module 'DownSampling_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/DownSampling_do_gen.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'DownSampling_do_gen' (21#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/DownSampling_do_gen.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'DownSampling' (22#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/DownSampling.vhd:25]
INFO: [Synth 8-3491] module 'BitDecider' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/BitDecider.vhd:12' bound to instance 'grp_BitDecider_fu_292' of component 'BitDecider' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/my_module2.vhd:251]
INFO: [Synth 8-638] synthesizing module 'BitDecider' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/BitDecider.vhd:25]
INFO: [Synth 8-3491] module 'BitDecider_do_gen' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/BitDecider_do_gen.vhd:12' bound to instance 'grp_BitDecider_do_gen_fu_58' of component 'BitDecider_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/BitDecider.vhd:52]
INFO: [Synth 8-638] synthesizing module 'BitDecider_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/BitDecider_do_gen.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'BitDecider_do_gen' (23#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/BitDecider_do_gen.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'BitDecider' (24#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/BitDecider.vhd:25]
INFO: [Synth 8-3491] module 'BitsToBytes' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/BitsToBytes.vhd:12' bound to instance 'grp_BitsToBytes_fu_306' of component 'BitsToBytes' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/my_module2.vhd:262]
INFO: [Synth 8-638] synthesizing module 'BitsToBytes' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/BitsToBytes.vhd:25]
INFO: [Synth 8-3491] module 'BitsToBytes_do_gen' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/BitsToBytes_do_gen.vhd:12' bound to instance 'grp_BitsToBytes_do_gen_fu_58' of component 'BitsToBytes_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/BitsToBytes.vhd:52]
INFO: [Synth 8-638] synthesizing module 'BitsToBytes_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/BitsToBytes_do_gen.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'BitsToBytes_do_gen' (25#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/BitsToBytes_do_gen.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'BitsToBytes' (26#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/BitsToBytes.vhd:25]
INFO: [Synth 8-3491] module 'CRCCheck' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/CRCCheck.vhd:12' bound to instance 'grp_CRCCheck_fu_320' of component 'CRCCheck' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/my_module2.vhd:273]
INFO: [Synth 8-638] synthesizing module 'CRCCheck' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/CRCCheck.vhd:25]
INFO: [Synth 8-3491] module 'CRCCheck_do_gen' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/CRCCheck_do_gen.vhd:12' bound to instance 'grp_CRCCheck_do_gen_fu_56' of component 'CRCCheck_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/CRCCheck.vhd:52]
INFO: [Synth 8-638] synthesizing module 'CRCCheck_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/CRCCheck_do_gen.vhd:25]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 68 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'CRCCheck_do_gen_ibkb' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/CRCCheck_do_gen_ibkb.vhd:74' bound to instance 'ibuffer_V_U' of component 'CRCCheck_do_gen_ibkb' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/CRCCheck_do_gen.vhd:223]
INFO: [Synth 8-638] synthesizing module 'CRCCheck_do_gen_ibkb' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/CRCCheck_do_gen_ibkb.vhd:89]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 68 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'CRCCheck_do_gen_ibkb_ram' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/CRCCheck_do_gen_ibkb.vhd:10' bound to instance 'CRCCheck_do_gen_ibkb_ram_U' of component 'CRCCheck_do_gen_ibkb_ram' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/CRCCheck_do_gen_ibkb.vhd:103]
INFO: [Synth 8-638] synthesizing module 'CRCCheck_do_gen_ibkb_ram' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/CRCCheck_do_gen_ibkb.vhd:28]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CRCCheck_do_gen_ibkb_ram' (27#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/CRCCheck_do_gen_ibkb.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'CRCCheck_do_gen_ibkb' (28#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/CRCCheck_do_gen_ibkb.vhd:89]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'CRCCheck_mux_42_8cud' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/CRCCheck_mux_42_8cud.vhd:10' bound to instance 'CRCCheck_mux_42_8cud_U9' of component 'CRCCheck_mux_42_8cud' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/CRCCheck_do_gen.vhd:237]
INFO: [Synth 8-638] synthesizing module 'CRCCheck_mux_42_8cud' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/CRCCheck_mux_42_8cud.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CRCCheck_mux_42_8cud' (29#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/CRCCheck_mux_42_8cud.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'CRCCheck_do_gen' (30#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/CRCCheck_do_gen.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'CRCCheck' (31#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/CRCCheck.vhd:25]
INFO: [Synth 8-3491] module 'FrameProcessing' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/FrameProcessing.vhd:12' bound to instance 'grp_FrameProcessing_fu_334' of component 'FrameProcessing' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/my_module2.vhd:284]
INFO: [Synth 8-638] synthesizing module 'FrameProcessing' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/FrameProcessing.vhd:28]
INFO: [Synth 8-3491] module 'FrameProcessing_do_gen' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/FrameProcessing_do_gen.vhd:12' bound to instance 'grp_FrameProcessing_do_gen_fu_64' of component 'FrameProcessing_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/FrameProcessing.vhd:60]
INFO: [Synth 8-638] synthesizing module 'FrameProcessing_do_gen' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/FrameProcessing_do_gen.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'FrameProcessing_do_gen' (32#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/FrameProcessing_do_gen.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'FrameProcessing' (33#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/FrameProcessing.vhd:28]
INFO: [Synth 8-3491] module 'fifo_w8_d1024_A_x' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w8_d1024_A_x.vhd:10' bound to instance 'mod2dbl_1_fifo_U' of component 'fifo_w8_d1024_A_x' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/my_module2.vhd:298]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1024_A_x' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w8_d1024_A_x.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1024_A_x' (34#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w8_d1024_A_x.vhd:31]
INFO: [Synth 8-3491] module 'fifo_w8_d32_A' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w8_d32_A.vhd:47' bound to instance 'det2dow_1_fifo_U' of component 'fifo_w8_d32_A' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/my_module2.vhd:311]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d32_A' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w8_d32_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w8_d32_A_shiftReg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w8_d32_A.vhd:10' bound to instance 'U_fifo_w8_d32_A_shiftReg' of component 'fifo_w8_d32_A_shiftReg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w8_d32_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d32_A_shiftReg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w8_d32_A.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d32_A_shiftReg' (35#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w8_d32_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d32_A' (36#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w8_d32_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w8_d32_A' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w8_d32_A.vhd:47' bound to instance 'dow2bit_1_fifo_U' of component 'fifo_w8_d32_A' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/my_module2.vhd:324]
INFO: [Synth 8-3491] module 'fifo_w1_d32_A' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w1_d32_A.vhd:47' bound to instance 'bit2byt_1_fifo_U' of component 'fifo_w1_d32_A' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/my_module2.vhd:337]
INFO: [Synth 8-638] synthesizing module 'fifo_w1_d32_A' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w1_d32_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w1_d32_A_shiftReg' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w1_d32_A.vhd:10' bound to instance 'U_fifo_w1_d32_A_shiftReg' of component 'fifo_w1_d32_A_shiftReg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w1_d32_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w1_d32_A_shiftReg' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w1_d32_A.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w1_d32_A_shiftReg' (37#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w1_d32_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w1_d32_A' (38#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w1_d32_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w8_d32_A' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w8_d32_A.vhd:47' bound to instance 'byt2crc_1_fifo_U' of component 'fifo_w8_d32_A' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/my_module2.vhd:350]
INFO: [Synth 8-3491] module 'fifo_w8_d32_A' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/fifo_w8_d32_A.vhd:47' bound to instance 'crc2fra_1_fifo_U' of component 'fifo_w8_d32_A' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/my_module2.vhd:363]
INFO: [Synth 8-256] done synthesizing module 'my_module2' (39#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/hdl/vhdl/my_module2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'my_module2_0' (40#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/synth/my_module2_0.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2089.703 ; gain = 0.000 ; free physical = 2970 ; free virtual = 37188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2089.703 ; gain = 0.000 ; free physical = 2974 ; free virtual = 37192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2089.703 ; gain = 0.000 ; free physical = 2974 ; free virtual = 37192
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2089.703 ; gain = 0.000 ; free physical = 2966 ; free virtual = 37184
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/constraints/my_module2_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.srcs/sources_1/ip/my_module2_0/constraints/my_module2_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.runs/my_module2_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.runs/my_module2_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2176.379 ; gain = 0.000 ; free physical = 2878 ; free virtual = 37096
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2176.379 ; gain = 0.000 ; free physical = 2877 ; free virtual = 37095
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2176.379 ; gain = 86.676 ; free physical = 2956 ; free virtual = 37175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2176.379 ; gain = 86.676 ; free physical = 2956 ; free virtual = 37175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.runs/my_module2_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2176.379 ; gain = 86.676 ; free physical = 2956 ; free virtual = 37175
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2176.379 ; gain = 86.676 ; free physical = 2946 ; free virtual = 37165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   26 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 1     
	   4 Input   16 Bit       Adders := 1     
	   8 Input   11 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 9     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 9     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 67    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 44    
+---RAMs : 
	               8K Bit	(1024 X 8 bit)          RAMs := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	  12 Input   12 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 8     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 12    
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   3 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 8     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 49    
	   3 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP grp_ModuleCompute_do_gen_fu_58/g2_fu_152_p2, operation Mode is: A*B.
DSP Report: operator grp_ModuleCompute_do_gen_fu_58/g2_fu_152_p2 is absorbed into DSP grp_ModuleCompute_do_gen_fu_58/g2_fu_152_p2.
DSP Report: Generating DSP p, operation Mode is: C-A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/mul_ln895_reg_907_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/mul_ln895_reg_907_reg is absorbed into DSP grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/mul_ln895_reg_907_reg.
DSP Report: operator grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/Seuil_calc2_mul_mfYi_U24/Seuil_calc2_mul_mfYi_DSP48_2_U/p_cvt is absorbed into DSP grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/mul_ln895_reg_907_reg.
DSP Report: Generating DSP grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_reg_887_reg is absorbed into DSP grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg.
DSP Report: register grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_reg_887_reg is absorbed into DSP grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg.
DSP Report: register grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg is absorbed into DSP grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg.
DSP Report: operator grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/Seuil_calc2_mul_meOg_U23/Seuil_calc2_mul_meOg_DSP48_1_U/p_cvt is absorbed into DSP grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg.
DSP Report: Generating DSP grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_5_fu_242_p2, operation Mode is: A2*B2.
DSP Report: register grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/val_V_reg_876_reg is absorbed into DSP grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_5_fu_242_p2.
DSP Report: register grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/val_V_reg_876_reg is absorbed into DSP grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_5_fu_242_p2.
DSP Report: operator grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_5_fu_242_p2 is absorbed into DSP grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_5_fu_242_p2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2176.379 ; gain = 86.676 ; free physical = 2915 ; free virtual = 37142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0          | grp_Detecteur2_fu_226/dbl2scalc_1_fifo_U/mem_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0          | grp_Detecteur2_fu_226/dbl2tsep_1_fifo_U/mem_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0          | mod2dbl_1_fifo_U/mem_reg                         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|Module Name | RTL Object                                                                                   | Inference      | Size (Depth x Width) | Primitives                 | 
+------------+----------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|U0          | grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg | User Attribute | 128 x 8              | RAM16X1S x 8	RAM64X1S x 8	 | 
+------------+----------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ModuleCompute_macg8j_DSP48_3 | C+A*B         | 8      | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ModuleCompute_do_gen         | A*B           | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Seuil_calc2_mac_mdEe_DSP48_0 | C-A*B         | 9      | 9      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Detecteur2                   | (A*(B:0x1b))' | 17     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Detecteur2                   | (A2*B2)'      | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Detecteur2                   | A2*B2         | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+-----------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2176.379 ; gain = 86.676 ; free physical = 2756 ; free virtual = 36982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2176.379 ; gain = 86.676 ; free physical = 2752 ; free virtual = 36978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0          | grp_Detecteur2_fu_226/dbl2scalc_1_fifo_U/mem_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0          | grp_Detecteur2_fu_226/dbl2tsep_1_fifo_U/mem_reg  | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|U0          | mod2dbl_1_fifo_U/mem_reg                         | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+----------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|Module Name | RTL Object                                                                                   | Inference      | Size (Depth x Width) | Primitives                 | 
+------------+----------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|U0          | grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg | User Attribute | 128 x 8              | RAM16X1S x 8	RAM64X1S x 8	 | 
+------------+----------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/grp_Detecteur2_fu_226/dbl2scalc_1_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_Detecteur2_fu_226/dbl2tsep_1_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/mod2dbl_1_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2176.379 ; gain = 86.676 ; free physical = 2742 ; free virtual = 36969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2176.379 ; gain = 86.676 ; free physical = 2739 ; free virtual = 36965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2176.379 ; gain = 86.676 ; free physical = 2739 ; free virtual = 36965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2176.379 ; gain = 86.676 ; free physical = 2739 ; free virtual = 36965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2176.379 ; gain = 86.676 ; free physical = 2739 ; free virtual = 36965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2176.379 ; gain = 86.676 ; free physical = 2739 ; free virtual = 36965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2176.379 ; gain = 86.676 ; free physical = 2739 ; free virtual = 36965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|my_module2  | grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_19_V_fu_160_reg[7] | 12     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|my_module2  | grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_15_V_fu_144_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|my_module2  | grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[7]  | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|my_module2  | grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_1_V_fu_88_reg[7]   | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name          | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[1023] | 1      | 1          | 0      | 32      | 16     | 8      | 0      | 
|dsrl__1     | SRL_SIG_reg[31]   | 8      | 8          | 0      | 8       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[31]   | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+-------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    74|
|2     |DSP48E1  |     6|
|6     |LUT1     |    26|
|7     |LUT2     |   178|
|8     |LUT3     |   152|
|9     |LUT4     |   256|
|10    |LUT5     |   149|
|11    |LUT6     |   240|
|12    |MUXF7    |    16|
|13    |MUXF8    |     8|
|14    |RAM16X1S |     8|
|15    |RAM64X1S |     8|
|16    |RAMB18E1 |     3|
|17    |SRL16E   |    32|
|18    |SRLC32E  |    65|
|19    |FDRE     |   775|
|20    |FDSE     |    56|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2176.379 ; gain = 86.676 ; free physical = 2739 ; free virtual = 36965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2176.379 ; gain = 0.000 ; free physical = 2797 ; free virtual = 37024
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2176.379 ; gain = 86.676 ; free physical = 2797 ; free virtual = 37024
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2176.379 ; gain = 0.000 ; free physical = 2873 ; free virtual = 37099
INFO: [Netlist 29-17] Analyzing 123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.355 ; gain = 0.000 ; free physical = 2818 ; free virtual = 37044
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
152 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2208.355 ; gain = 118.820 ; free physical = 2989 ; free virtual = 37215
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.runs/my_module2_0_synth_1/my_module2_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP my_module2_0, cache-ID = 11766b07a0a02e2e
INFO: [Coretcl 2-1174] Renamed 39 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/FPGA_RECEIVER_FIXED_ACC/FPGA_RECEIVER_FIXED_ACC.runs/my_module2_0_synth_1/my_module2_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file my_module2_0_utilization_synth.rpt -pb my_module2_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 14:17:06 2021...
