/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "dut.sv:215.1-224.10" *)
module myDFFNCE(Q, D, CLK, CE, CLEAR);
  (* src = "dut.sv:215.46-215.48" *)
  input CE;
  wire CE;
  (* src = "dut.sv:215.50-215.55" *)
  input CLEAR;
  wire CLEAR;
  (* src = "dut.sv:215.41-215.44" *)
  input CLK;
  wire CLK;
  (* src = "dut.sv:215.38-215.39" *)
  input D;
  wire D;
  (* init = 1'h0 *)
  (* src = "dut.sv:215.29-215.30" *)
  output Q;
  wire Q;
  (* src = "dut.sv:218.2-223.5" *)
  \$_DFFE_NP0P_  Q_reg /* _0_ */ (
    .C(CLK),
    .D(D),
    .E(CE),
    .Q(Q),
    .R(CLEAR)
  );
endmodule
