$date
	Sat Oct 22 21:08:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#260725
b111 !
1"
#260726
b111 &
b111 %
1$
#260727
0"
#260730
b10110 &
b10110 %
#260734
b1011 &
b1011 %
#260738
b100010 &
b100010 %
#260742
b10001 &
b10001 %
#260746
b110100 &
b110100 %
#260750
b11010 &
b11010 %
#260754
b1101 &
b1101 %
#260758
b101000 &
b101000 %
#260762
b10100 &
b10100 %
#260766
b1010 &
b1010 %
#260770
b101 &
b101 %
#260774
b10000 &
b10000 %
#260778
b1000 &
b1000 %
#260782
b100 &
b100 %
#260786
b10 &
b10 %
#260790
b1 &
1#
b1 %
#260794
b0 &
b0 %
0#
0$
#1299962
b10 &
b10 %
1$
b10 !
1"
#1299963
0"
#1299966
b1 &
1#
b1 %
#1299970
b0 &
b0 %
0#
0$
#2303491
b11010 !
1"
#2303494
b11010 &
b11010 %
1$
#2303495
0"
#2303498
b1101 &
b1101 %
#2303502
b101000 &
b101000 %
#2303506
b10100 &
b10100 %
#2303510
b1010 &
b1010 %
#2303514
b101 &
b101 %
#2303518
b10000 &
b10000 %
#2303522
b1000 &
b1000 %
#2303526
b100 &
b100 %
#2303530
b10 &
b10 %
#2303534
b1 &
1#
b1 %
#2303538
b0 &
b0 %
0#
0$
#4500012
