Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: functions.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "functions.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "functions"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : functions
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Shubham Jindal\Desktop\asignment2attempt4\i1.v" into library work
Parsing module <functions>.
Parsing module <DeBounce>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <functions>.

Elaborating module <DeBounce>.
WARNING:HDLCompiler:413 - "C:\Users\Shubham Jindal\Desktop\asignment2attempt4\i1.v" Line 175: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Shubham Jindal\Desktop\asignment2attempt4\i1.v" Line 54: Result of 6-bit expression is truncated to fit in 5-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <functions>.
    Related source file is "C:\Users\Shubham Jindal\Desktop\asignment2attempt4\i1.v".
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 50-bit register for signal <n0301[49:0]>.
    Found 5-bit register for signal <count>.
    Found 16-bit register for signal <temp2>.
    Found 6-bit register for signal <avg>.
    Found 5-bit register for signal <n>.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_65_OUT> created at line 106.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_68_OUT> created at line 108.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_75_OUT> created at line 106.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_79_OUT> created at line 108.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_87_OUT> created at line 106.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_91_OUT> created at line 108.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_99_OUT> created at line 106.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_103_OUT> created at line 108.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_111_OUT> created at line 106.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_115_OUT> created at line 108.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_123_OUT> created at line 106.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_127_OUT> created at line 108.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_135_OUT> created at line 106.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_139_OUT> created at line 108.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_147_OUT> created at line 106.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_151_OUT> created at line 108.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_159_OUT> created at line 106.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_163_OUT> created at line 108.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_171_OUT> created at line 106.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_175_OUT> created at line 108.
    Found 5-bit adder for signal <count[4]_GND_1_o_add_21_OUT> created at line 54.
    Found 8-bit adder for signal <n0647[7:0]> created at line 74.
    Found 9-bit adder for signal <n0650[8:0]> created at line 74.
    Found 10-bit adder for signal <n0653[9:0]> created at line 74.
    Found 11-bit adder for signal <n0656[10:0]> created at line 74.
    Found 12-bit adder for signal <n0659[11:0]> created at line 74.
    Found 13-bit adder for signal <n0662[12:0]> created at line 74.
    Found 14-bit adder for signal <n0665[13:0]> created at line 74.
    Found 6-bit adder for signal <n0668[5:0]> created at line 83.
    Found 7-bit adder for signal <n0671[6:0]> created at line 83.
    Found 11-bit adder for signal <n0695[10:0]> created at line 93.
    Found 12-bit adder for signal <n0698[11:0]> created at line 93.
    Found 13-bit adder for signal <n0701[12:0]> created at line 93.
    Found 14-bit adder for signal <GND_1_o_GND_1_o_add_77_OUT> created at line 106.
    Found 14-bit adder for signal <GND_1_o_GND_1_o_add_81_OUT> created at line 108.
    Found 14-bit adder for signal <GND_1_o_GND_1_o_add_89_OUT> created at line 106.
    Found 14-bit adder for signal <GND_1_o_GND_1_o_add_93_OUT> created at line 108.
    Found 14-bit adder for signal <GND_1_o_GND_1_o_add_101_OUT> created at line 106.
    Found 14-bit adder for signal <GND_1_o_GND_1_o_add_105_OUT> created at line 108.
    Found 14-bit adder for signal <GND_1_o_GND_1_o_add_113_OUT> created at line 106.
    Found 14-bit adder for signal <GND_1_o_GND_1_o_add_117_OUT> created at line 108.
    Found 14-bit adder for signal <GND_1_o_GND_1_o_add_125_OUT> created at line 106.
    Found 14-bit adder for signal <GND_1_o_GND_1_o_add_129_OUT> created at line 108.
    Found 14-bit adder for signal <GND_1_o_GND_1_o_add_137_OUT> created at line 106.
    Found 14-bit adder for signal <GND_1_o_GND_1_o_add_141_OUT> created at line 108.
    Found 14-bit adder for signal <GND_1_o_GND_1_o_add_149_OUT> created at line 106.
    Found 14-bit adder for signal <GND_1_o_GND_1_o_add_153_OUT> created at line 108.
    Found 14-bit adder for signal <GND_1_o_GND_1_o_add_161_OUT> created at line 106.
    Found 14-bit adder for signal <GND_1_o_GND_1_o_add_165_OUT> created at line 108.
    Found 14-bit adder for signal <GND_1_o_GND_1_o_add_173_OUT> created at line 106.
    Found 14-bit adder for signal <GND_1_o_GND_1_o_add_177_OUT> created at line 108.
    Found 14-bit adder for signal <_n0905> created at line 93.
    Found 14-bit adder for signal <_n0906> created at line 93.
    Found 14-bit adder for signal <_n0907> created at line 93.
    Found 14-bit adder for signal <_n0908> created at line 93.
    Found 14-bit adder for signal <_n0909> created at line 93.
    Found 14-bit adder for signal <BUS_0023_GND_1_o_add_61_OUT> created at line 93.
    Found 6-bit adder for signal <_n0912> created at line 83.
    Found 6-bit adder for signal <_n0913> created at line 83.
    Found 6-bit adder for signal <_n0914> created at line 83.
    Found 6-bit adder for signal <_n0915> created at line 83.
    Found 6-bit adder for signal <_n0916> created at line 83.
    Found 6-bit adder for signal <_n0917> created at line 83.
    Found 6-bit adder for signal <BUS_0011_GND_1_o_add_41_OUT> created at line 83.
    Found 5x5-bit multiplier for signal <inp[0][4]_inp[0][4]_MuLt_43_OUT> created at line 93.
    Found 5x5-bit multiplier for signal <inp[1][4]_inp[1][4]_MuLt_44_OUT> created at line 93.
    Found 5x5-bit multiplier for signal <inp[2][4]_inp[2][4]_MuLt_46_OUT> created at line 93.
    Found 5x5-bit multiplier for signal <inp[3][4]_inp[3][4]_MuLt_48_OUT> created at line 93.
    Found 5x5-bit multiplier for signal <inp[4][4]_inp[4][4]_MuLt_50_OUT> created at line 93.
    Found 5x5-bit multiplier for signal <inp[5][4]_inp[5][4]_MuLt_52_OUT> created at line 93.
    Found 5x5-bit multiplier for signal <inp[6][4]_inp[6][4]_MuLt_54_OUT> created at line 93.
    Found 5x5-bit multiplier for signal <inp[7][4]_inp[7][4]_MuLt_56_OUT> created at line 93.
    Found 5x5-bit multiplier for signal <inp[8][4]_inp[8][4]_MuLt_58_OUT> created at line 93.
    Found 5x5-bit multiplier for signal <inp[9][4]_inp[9][4]_MuLt_60_OUT> created at line 93.
    Found 14x14-bit multiplier for signal <n0347> created at line 106.
    Found 14x14-bit multiplier for signal <n0349> created at line 108.
    Found 14x14-bit multiplier for signal <n0353> created at line 106.
    Found 14x14-bit multiplier for signal <n0356> created at line 108.
    Found 14x14-bit multiplier for signal <n0361> created at line 106.
    Found 14x14-bit multiplier for signal <n0364> created at line 108.
    Found 14x14-bit multiplier for signal <n0369> created at line 106.
    Found 14x14-bit multiplier for signal <n0372> created at line 108.
    Found 14x14-bit multiplier for signal <n0377> created at line 106.
    Found 14x14-bit multiplier for signal <n0380> created at line 108.
    Found 14x14-bit multiplier for signal <n0385> created at line 106.
    Found 14x14-bit multiplier for signal <n0388> created at line 108.
    Found 14x14-bit multiplier for signal <n0393> created at line 106.
    Found 14x14-bit multiplier for signal <n0396> created at line 108.
    Found 14x14-bit multiplier for signal <n0401> created at line 106.
    Found 14x14-bit multiplier for signal <n0404> created at line 108.
    Found 14x14-bit multiplier for signal <n0409> created at line 106.
    Found 14x14-bit multiplier for signal <n0412> created at line 108.
    Found 14x14-bit multiplier for signal <n0417> created at line 106.
    Found 14x14-bit multiplier for signal <n0420> created at line 108.
    Found 16-bit 4-to-1 multiplexer for signal <selected[1]_temp2[15]_wide_mux_281_OUT> created at line 68.
    Found 5-bit comparator greater for signal <n0000> created at line 25
    Found 6-bit comparator greater for signal <avg[5]_GND_1_o_LessThan_64_o> created at line 105
    Found 5-bit comparator greater for signal <GND_1_o_n[4]_LessThan_73_o> created at line 103
    Found 6-bit comparator greater for signal <avg[5]_GND_1_o_LessThan_74_o> created at line 105
    Found 5-bit comparator greater for signal <GND_1_o_n[4]_LessThan_85_o> created at line 103
    Found 6-bit comparator greater for signal <avg[5]_GND_1_o_LessThan_86_o> created at line 105
    Found 5-bit comparator greater for signal <GND_1_o_n[4]_LessThan_97_o> created at line 103
    Found 6-bit comparator greater for signal <avg[5]_GND_1_o_LessThan_98_o> created at line 105
    Found 5-bit comparator greater for signal <GND_1_o_n[4]_LessThan_109_o> created at line 103
    Found 6-bit comparator greater for signal <avg[5]_GND_1_o_LessThan_110_o> created at line 105
    Found 5-bit comparator greater for signal <GND_1_o_n[4]_LessThan_121_o> created at line 103
    Found 6-bit comparator greater for signal <avg[5]_GND_1_o_LessThan_122_o> created at line 105
    Found 5-bit comparator greater for signal <GND_1_o_n[4]_LessThan_133_o> created at line 103
    Found 6-bit comparator greater for signal <avg[5]_GND_1_o_LessThan_134_o> created at line 105
    Found 5-bit comparator greater for signal <GND_1_o_n[4]_LessThan_145_o> created at line 103
    Found 6-bit comparator greater for signal <avg[5]_GND_1_o_LessThan_146_o> created at line 105
    Found 5-bit comparator greater for signal <GND_1_o_n[4]_LessThan_157_o> created at line 103
    Found 6-bit comparator greater for signal <avg[5]_GND_1_o_LessThan_158_o> created at line 105
    Found 5-bit comparator greater for signal <GND_1_o_n[4]_LessThan_169_o> created at line 103
    Found 6-bit comparator greater for signal <avg[5]_GND_1_o_LessThan_170_o> created at line 105
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_182_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_185_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_188_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_191_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_194_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_197_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_200_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_203_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_206_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_209_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_212_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_215_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_218_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_221_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_224_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_227_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_230_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_233_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_236_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_239_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_242_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_245_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_248_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_251_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_254_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_257_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_260_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_263_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_266_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_269_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_272_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_275_o> created at line 116
    Found 14-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_278_o> created at line 116
    Summary:
	inferred  30 Multiplier(s).
	inferred  64 Adder/Subtractor(s).
	inferred  82 D-type flip-flop(s).
	inferred  53 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <functions> synthesized.

Synthesizing Unit <DeBounce>.
    Related source file is "C:\Users\Shubham Jindal\Desktop\asignment2attempt4\i1.v".
        N = 11
    Found 1-bit register for signal <DFF2>.
    Found 11-bit register for signal <q_reg>.
    Found 1-bit register for signal <DB_out>.
    Found 1-bit register for signal <DFF1>.
    Found 11-bit adder for signal <q_reg[10]_GND_2_o_add_0_OUT> created at line 175.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <DeBounce> synthesized.

Synthesizing Unit <div_6u_5u>.
    Related source file is "".
    Found 11-bit adder for signal <n0175> created at line 0.
    Found 11-bit adder for signal <GND_3_o_b[4]_add_1_OUT> created at line 0.
    Found 10-bit adder for signal <n0179> created at line 0.
    Found 10-bit adder for signal <GND_3_o_b[4]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal <n0183> created at line 0.
    Found 9-bit adder for signal <GND_3_o_b[4]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <n0187> created at line 0.
    Found 8-bit adder for signal <GND_3_o_b[4]_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <n0191> created at line 0.
    Found 7-bit adder for signal <GND_3_o_b[4]_add_9_OUT> created at line 0.
    Found 6-bit adder for signal <n0195> created at line 0.
    Found 6-bit adder for signal <a[5]_b[4]_add_11_OUT[5:0]> created at line 0.
    Found 11-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <div_6u_5u> synthesized.

Synthesizing Unit <div_14u_5u>.
    Related source file is "".
    Found 19-bit adder for signal <n0575> created at line 0.
    Found 19-bit adder for signal <GND_6_o_b[4]_add_1_OUT> created at line 0.
    Found 18-bit adder for signal <n0579> created at line 0.
    Found 18-bit adder for signal <GND_6_o_b[4]_add_3_OUT> created at line 0.
    Found 17-bit adder for signal <n0583> created at line 0.
    Found 17-bit adder for signal <GND_6_o_b[4]_add_5_OUT> created at line 0.
    Found 16-bit adder for signal <n0587> created at line 0.
    Found 16-bit adder for signal <GND_6_o_b[4]_add_7_OUT> created at line 0.
    Found 15-bit adder for signal <n0591> created at line 0.
    Found 15-bit adder for signal <GND_6_o_b[4]_add_9_OUT> created at line 0.
    Found 14-bit adder for signal <n0595> created at line 0.
    Found 14-bit adder for signal <a[13]_b[4]_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <n0599> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <n0603> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_15_OUT> created at line 0.
    Found 14-bit adder for signal <n0607> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <n0611> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <n0615> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <n0619> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_23_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <n0623> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_25_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <n0627> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_27_OUT[13:0]> created at line 0.
    Found 19-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  28 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 157 Multiplexer(s).
Unit <div_14u_5u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 30
 14x14-bit multiplier                                  : 20
 5x5-bit multiplier                                    : 10
# Adders/Subtractors                                   : 105
 10-bit adder                                          : 3
 11-bit adder                                          : 5
 12-bit adder                                          : 2
 13-bit adder                                          : 2
 14-bit adder                                          : 43
 15-bit adder                                          : 2
 16-bit adder                                          : 2
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 19-bit adder                                          : 2
 5-bit adder                                           : 1
 6-bit adder                                           : 10
 7-bit adder                                           : 3
 7-bit subtractor                                      : 20
 8-bit adder                                           : 3
 9-bit adder                                           : 3
# Registers                                            : 8
 1-bit register                                        : 1
 11-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 1
 5-bit register                                        : 2
 50-bit register                                       : 1
 6-bit register                                        : 1
# Comparators                                          : 75
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 14-bit comparator greater                             : 33
 14-bit comparator lessequal                           : 10
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 5-bit comparator greater                              : 10
 6-bit comparator greater                              : 10
 6-bit comparator lessequal                            : 2
 7-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 247
 1-bit 2-to-1 multiplexer                              : 178
 14-bit 2-to-1 multiplexer                             : 23
 16-bit 2-to-1 multiplexer                             : 33
 16-bit 4-to-1 multiplexer                             : 1
 50-bit 2-to-1 multiplexer                             : 9
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <functions>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
	The following adders/subtractors are grouped into adder tree <Madd_n0665[13:0]1> :
 	<Madd_n0647[7:0]> in block <functions>, 	<Madd_n0650[8:0]> in block <functions>, 	<Madd_n0653[9:0]> in block <functions>, 	<Madd_n0656[10:0]> in block <functions>, 	<Madd_n0659[11:0]> in block <functions>, 	<Madd_n0662[12:0]> in block <functions>, 	<Madd_n0665[13:0]> in block <functions>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0023_GND_1_o_add_61_OUT1> :
 	<Madd_n0695[10:0]> in block <functions>, 	<Madd_n0698[11:0]> in block <functions>, 	<Madd_n0701[12:0]> in block <functions>, 	<Madd__n0905> in block <functions>, 	<Madd__n0906> in block <functions>, 	<Madd__n0907> in block <functions>.
	The following adders/subtractors are grouped into adder tree <Madd__n09171> :
 	<Madd__n0913> in block <functions>, 	<Madd__n0912> in block <functions>, 	<Madd__n0914> in block <functions>, 	<Madd__n0915> in block <functions>.
	Multiplier <Mmult_n0417> in block <functions> and adder/subtractor <Madd_GND_1_o_GND_1_o_add_173_OUT> in block <functions> are combined into a MAC<Maddsub_n0417>.
	Multiplier <Mmult_n0420> in block <functions> and adder/subtractor <Madd_GND_1_o_GND_1_o_add_177_OUT> in block <functions> are combined into a MAC<Maddsub_n0420>.
	Multiplier <Mmult_n0409> in block <functions> and adder/subtractor <Madd_GND_1_o_GND_1_o_add_161_OUT> in block <functions> are combined into a MAC<Maddsub_n0409>.
	Multiplier <Mmult_n0412> in block <functions> and adder/subtractor <Madd_GND_1_o_GND_1_o_add_165_OUT> in block <functions> are combined into a MAC<Maddsub_n0412>.
	Multiplier <Mmult_n0401> in block <functions> and adder/subtractor <Madd_GND_1_o_GND_1_o_add_149_OUT> in block <functions> are combined into a MAC<Maddsub_n0401>.
	Multiplier <Mmult_n0404> in block <functions> and adder/subtractor <Madd_GND_1_o_GND_1_o_add_153_OUT> in block <functions> are combined into a MAC<Maddsub_n0404>.
	Multiplier <Mmult_n0393> in block <functions> and adder/subtractor <Madd_GND_1_o_GND_1_o_add_137_OUT> in block <functions> are combined into a MAC<Maddsub_n0393>.
	Multiplier <Mmult_n0396> in block <functions> and adder/subtractor <Madd_GND_1_o_GND_1_o_add_141_OUT> in block <functions> are combined into a MAC<Maddsub_n0396>.
	Multiplier <Mmult_n0385> in block <functions> and adder/subtractor <Madd_GND_1_o_GND_1_o_add_125_OUT> in block <functions> are combined into a MAC<Maddsub_n0385>.
	Multiplier <Mmult_n0388> in block <functions> and adder/subtractor <Madd_GND_1_o_GND_1_o_add_129_OUT> in block <functions> are combined into a MAC<Maddsub_n0388>.
	Multiplier <Mmult_n0377> in block <functions> and adder/subtractor <Madd_GND_1_o_GND_1_o_add_113_OUT> in block <functions> are combined into a MAC<Maddsub_n0377>.
	Multiplier <Mmult_n0380> in block <functions> and adder/subtractor <Madd_GND_1_o_GND_1_o_add_117_OUT> in block <functions> are combined into a MAC<Maddsub_n0380>.
	Multiplier <Mmult_n0369> in block <functions> and adder/subtractor <Madd_GND_1_o_GND_1_o_add_101_OUT> in block <functions> are combined into a MAC<Maddsub_n0369>.
	Multiplier <Mmult_n0372> in block <functions> and adder/subtractor <Madd_GND_1_o_GND_1_o_add_105_OUT> in block <functions> are combined into a MAC<Maddsub_n0372>.
	Multiplier <Mmult_n0361> in block <functions> and adder/subtractor <Madd_GND_1_o_GND_1_o_add_89_OUT> in block <functions> are combined into a MAC<Maddsub_n0361>.
	Multiplier <Mmult_n0364> in block <functions> and adder/subtractor <Madd_GND_1_o_GND_1_o_add_93_OUT> in block <functions> are combined into a MAC<Maddsub_n0364>.
	Multiplier <Mmult_n0353> in block <functions> and adder/subtractor <Madd_GND_1_o_GND_1_o_add_77_OUT> in block <functions> are combined into a MAC<Maddsub_n0353>.
	Multiplier <Mmult_n0356> in block <functions> and adder/subtractor <Madd_GND_1_o_GND_1_o_add_81_OUT> in block <functions> are combined into a MAC<Maddsub_n0356>.
	Multiplier <Mmult_inp[7][4]_inp[7][4]_MuLt_56_OUT> in block <functions> and adder/subtractor <ADDER_FOR_MULTADD_Madd8> in block <functions> are combined into a MAC<Maddsub_inp[7][4]_inp[7][4]_MuLt_56_OUT>.
	Multiplier <Mmult_inp[6][4]_inp[6][4]_MuLt_54_OUT> in block <functions> and adder/subtractor <ADDER_FOR_MULTADD_Madd7> in block <functions> are combined into a MAC<Maddsub_inp[6][4]_inp[6][4]_MuLt_54_OUT>.
	Multiplier <Mmult_inp[5][4]_inp[5][4]_MuLt_52_OUT> in block <functions> and adder/subtractor <ADDER_FOR_MULTADD_Madd6> in block <functions> are combined into a MAC<Maddsub_inp[5][4]_inp[5][4]_MuLt_52_OUT>.
	Multiplier <Mmult_inp[4][4]_inp[4][4]_MuLt_50_OUT> in block <functions> and adder/subtractor <ADDER_FOR_MULTADD_Madd5> in block <functions> are combined into a MAC<Maddsub_inp[4][4]_inp[4][4]_MuLt_50_OUT>.
	Multiplier <Mmult_inp[9][4]_inp[9][4]_MuLt_60_OUT> in block <functions> and adder/subtractor <ADDER_FOR_MULTADD_Madd4> in block <functions> are combined into a MAC<Maddsub_inp[9][4]_inp[9][4]_MuLt_60_OUT>.
	Multiplier <Mmult_inp[8][4]_inp[8][4]_MuLt_58_OUT> in block <functions> and adder/subtractor <ADDER_FOR_MULTADD_Madd3> in block <functions> are combined into a MAC<Maddsub_inp[8][4]_inp[8][4]_MuLt_58_OUT>.
	Multiplier <Mmult_inp[3][4]_inp[3][4]_MuLt_48_OUT> in block <functions> and adder/subtractor <ADDER_FOR_MULTADD_Madd2> in block <functions> are combined into a MAC<Maddsub_inp[3][4]_inp[3][4]_MuLt_48_OUT>.
	Multiplier <Mmult_inp[2][4]_inp[2][4]_MuLt_46_OUT> in block <functions> and adder/subtractor <ADDER_FOR_MULTADD_Madd1> in block <functions> are combined into a MAC<Maddsub_inp[2][4]_inp[2][4]_MuLt_46_OUT>.
	Multiplier <Mmult_inp[0][4]_inp[0][4]_MuLt_43_OUT> in block <functions> and adder/subtractor <ADDER_FOR_MULTADD_Madd> in block <functions> are combined into a MAC<Maddsub_inp[0][4]_inp[0][4]_MuLt_43_OUT>.
Unit <functions> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 27
 5x5-to-14-bit MAC                                     : 9
 7x7-to-14-bit Dynamic Mult/MultAdd                    : 2
 7x7-to-14-bit MAC                                     : 16
# Multipliers                                          : 3
 5x5-bit multiplier                                    : 1
 7x7-bit multiplier                                    : 2
# Adders/Subtractors                                   : 44
 11-bit adder                                          : 1
 14-bit adder carry in                                 : 14
 6-bit adder                                           : 2
 6-bit adder carry in                                  : 6
 7-bit adder                                           : 1
 7-bit subtractor                                      : 20
# Adder Trees                                          : 2
 14-bit / 8-inputs adder tree                          : 1
 6-bit / 7-inputs adder tree                           : 1
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 91
 Flip-Flops                                            : 91
# Comparators                                          : 75
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 14-bit comparator greater                             : 33
 14-bit comparator lessequal                           : 10
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 5-bit comparator greater                              : 10
 6-bit comparator greater                              : 10
 6-bit comparator lessequal                            : 2
 7-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 254
 1-bit 2-to-1 multiplexer                              : 186
 14-bit 2-to-1 multiplexer                             : 23
 16-bit 2-to-1 multiplexer                             : 33
 16-bit 4-to-1 multiplexer                             : 1
 50-bit 2-to-1 multiplexer                             : 9
 6-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <temp2_14> (without init value) has a constant value of 0 in block <functions>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp2_15> (without init value) has a constant value of 0 in block <functions>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <functions> ...

Optimizing unit <DeBounce> ...

Optimizing unit <div_14u_5u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block functions, actual ratio is 4.
FlipFlop avg_0 has been replicated 6 time(s)
FlipFlop avg_1 has been replicated 6 time(s)
FlipFlop avg_2 has been replicated 6 time(s)
FlipFlop avg_3 has been replicated 5 time(s)
FlipFlop avg_4 has been replicated 5 time(s)
FlipFlop avg_5 has been replicated 6 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : functions.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1767
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 6
#      LUT2                        : 56
#      LUT3                        : 116
#      LUT4                        : 118
#      LUT5                        : 326
#      LUT6                        : 750
#      MUXCY                       : 171
#      MUXF7                       : 30
#      VCC                         : 1
#      XORCY                       : 178
# FlipFlops/Latches                : 128
#      FD                          : 32
#      FDE                         : 96
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 17
#      IBUF                        : 9
#      OBUF                        : 8
# DSPs                             : 27
#      DSP48A1                     : 27

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             128  out of  54576     0%  
 Number of Slice LUTs:                 1386  out of  27288     5%  
    Number used as Logic:              1386  out of  27288     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1417
   Number with an unused Flip Flop:    1289  out of   1417    90%  
   Number with an unused LUT:            31  out of   1417     2%  
   Number of fully used LUT-FF pairs:    97  out of   1417     6%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  19  out of    218     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                     27  out of     58    46%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
bd/DB_out                          | BUFG                   | 69    |
b                                  | BUFGP                  | 54    |
myClk                              | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 81.873ns (Maximum Frequency: 12.214MHz)
   Minimum input arrival time before clock: 6.782ns
   Maximum output required time after clock: 4.484ns
   Maximum combinational path delay: 5.607ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'bd/DB_out'
  Clock period: 13.278ns (frequency: 75.313MHz)
  Total number of paths / destination ports: 1735 / 218
-------------------------------------------------------------------------
Delay:               6.639ns (Levels of Logic = 3)
  Source:            count_1 (FF)
  Destination:       inp_9_0 (FF)
  Source Clock:      bd/DB_out falling
  Destination Clock: bd/DB_out rising

  Data Path: count_1 to inp_9_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              57   0.447   1.822  count_1 (count_1)
     LUT6:I3->O            1   0.205   0.808  n00001 (n00001)
     LUT5:I2->O            2   0.205   0.961  n000011 (n0000)
     LUT6:I1->O           68   0.203   1.666  _n0984_inv1 (_n0984_inv)
     FDE:CE                    0.322          inp_9_0
    ----------------------------------------
    Total                      6.639ns (1.382ns logic, 5.257ns route)
                                       (20.8% logic, 79.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'b'
  Clock period: 81.873ns (frequency: 12.214MHz)
  Total number of paths / destination ports: 4856445202800444700000000000000000000 / 6
-------------------------------------------------------------------------
Delay:               81.873ns (Levels of Logic = 67)
  Source:            avg_2_1 (FF)
  Destination:       temp2_0 (FF)
  Source Clock:      b rising
  Destination Clock: b rising

  Data Path: avg_2_1 to temp2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.845  avg_2_1 (avg_2_1)
     LUT6:I3->O            1   0.205   0.580  Msub_GND_1_o_GND_1_o_sub_65_OUT_cy<2>11_1 (Msub_GND_1_o_GND_1_o_sub_65_OUT_cy<2>11)
     LUT6:I5->O           15   0.205   0.982  Msub_GND_1_o_GND_1_o_sub_65_OUT_cy<5>11 (Msub_GND_1_o_GND_1_o_sub_65_OUT_cy<5>)
     LUT6:I5->O            4   0.205   0.788  Mmult_n0347_Madd1_lut<5>1 (Mmult_n0347_Madd1_lut<5>)
     LUT6:I4->O            3   0.203   0.651  Mmult_n0347_Madd1_cy<7>11 (Mmult_n0347_Madd1_cy<7>)
     LUT6:I5->O            1   0.205   0.000  Mmult_n0347_Madd3_lut<9> (Mmult_n0347_Madd3_lut<9>)
     MUXCY:S->O            1   0.172   0.000  Mmult_n0347_Madd3_cy<9> (Mmult_n0347_Madd3_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmult_n0347_Madd3_cy<10> (Mmult_n0347_Madd3_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmult_n0347_Madd3_cy<11> (Mmult_n0347_Madd3_cy<11>)
     XORCY:CI->O           1   0.180   0.580  Mmult_n0347_Madd3_xor<12> (Mmult_n0347_Madd_123)
     LUT2:I1->O            1   0.205   0.000  Mmult_n0347_Madd4_lut<12> (Mmult_n0347_Madd4_lut<12>)
     MUXCY:S->O            0   0.172   0.000  Mmult_n0347_Madd4_cy<12> (Mmult_n0347_Madd4_cy<12>)
     XORCY:CI->O           5   0.180   0.715  Mmult_n0347_Madd4_xor<13> (n0347<13>)
     LUT3:I2->O           18   0.205   1.049  Mmux_GND_1_o_GND_1_o_mux_70_OUT51_2 (Mmux_GND_1_o_GND_1_o_mux_70_OUT511)
     DSP48A1:C13->P13      5   2.687   0.819  Maddsub_n0353 (GND_1_o_GND_1_o_add_77_OUT<13>)
     LUT6:I4->O           19   0.203   1.071  Mmux_n072651_2 (Mmux_n0726511)
     DSP48A1:C13->P13      5   2.687   0.819  Maddsub_n0361 (GND_1_o_GND_1_o_add_89_OUT<13>)
     LUT5:I3->O           18   0.203   1.049  Mmux_n073251_2 (Mmux_n0732511)
     DSP48A1:C13->P13      5   2.687   0.819  Maddsub_n0369 (GND_1_o_GND_1_o_add_101_OUT<13>)
     LUT6:I4->O           19   0.203   1.071  Mmux_n073851_2 (Mmux_n0738511)
     DSP48A1:C13->P13      5   2.687   0.819  Maddsub_n0377 (GND_1_o_GND_1_o_add_113_OUT<13>)
     LUT5:I3->O           18   0.203   1.049  Mmux_n074451_2 (Mmux_n0744511)
     DSP48A1:C13->P13      5   2.687   0.819  Maddsub_n0385 (GND_1_o_GND_1_o_add_125_OUT<13>)
     LUT5:I3->O           19   0.203   1.071  Mmux_n075051_2 (Mmux_n0750511)
     DSP48A1:C13->P13      5   2.687   0.819  Maddsub_n0393 (GND_1_o_GND_1_o_add_137_OUT<13>)
     LUT5:I3->O           18   0.203   1.049  Mmux_n075651_2 (Mmux_n0756511)
     DSP48A1:C13->P13      4   2.687   0.788  Maddsub_n0401 (GND_1_o_GND_1_o_add_149_OUT<13>)
     LUT6:I4->O           19   0.203   1.071  Mmux_n076251_2 (Mmux_n0762511)
     DSP48A1:C13->P13      4   2.687   0.788  Maddsub_n0412 (GND_1_o_GND_1_o_add_165_OUT<13>)
     LUT5:I3->O           19   0.203   1.071  Mmux_n076851_1 (Mmux_n076851)
     DSP48A1:C13->P12      1   2.687   0.684  Maddsub_n0420 (GND_1_o_GND_1_o_add_177_OUT<12>)
     LUT5:I3->O            8   0.203   0.803  Mmux_GND_1_o_GND_1_o_mux_179_OUT41 (GND_1_o_GND_1_o_mux_179_OUT<12>)
     LUT6:I5->O            9   0.205   0.934  GND_1_o_n[4]_div_180/o<12>11 (_n0793<1>)
     LUT6:I4->O           12   0.203   0.909  GND_1_o_n[4]_div_180/Mmux_a[0]_GND_6_o_MUX_336_o131 (GND_1_o_n[4]_div_180/a[12]_GND_6_o_MUX_324_o)
     LUT6:I5->O           16   0.205   1.005  GND_1_o_n[4]_div_180/o<10>2 (GND_1_o_n[4]_div_180/o<10>1)
     LUT6:I5->O            4   0.205   0.684  GND_1_o_n[4]_div_180/Mmux_a[0]_GND_6_o_MUX_366_o121 (GND_1_o_n[4]_div_180/a[11]_GND_6_o_MUX_355_o)
     LUT5:I4->O           18   0.205   1.154  GND_1_o_n[4]_div_180/o<9>1 (GND_1_o_n[4]_div_180/o<9>1)
     LUT6:I4->O           17   0.203   1.028  GND_1_o_n[4]_div_180/Mmux_a[0]_a[13]_MUX_394_o111 (GND_1_o_n[4]_div_180/a[10]_a[13]_MUX_384_o)
     LUT6:I5->O            3   0.205   0.755  GND_1_o_n[4]_div_180/Mmux_a[0]_a[13]_MUX_408_o111_SW0 (N752)
     LUT5:I3->O           11   0.203   0.882  GND_1_o_n[4]_div_180/Mmux_a[0]_a[13]_MUX_408_o111 (GND_1_o_n[4]_div_180/a[10]_a[13]_MUX_398_o)
     MUXCY:DI->O           1   0.145   0.000  GND_1_o_n[4]_div_180/Madd_a[13]_GND_6_o_add_15_OUT_Madd_cy<10> (GND_1_o_n[4]_div_180/Madd_a[13]_GND_6_o_add_15_OUT_Madd_cy<10>)
     XORCY:CI->O           5   0.180   0.962  GND_1_o_n[4]_div_180/Madd_a[13]_GND_6_o_add_15_OUT_Madd_xor<11> (GND_1_o_n[4]_div_180/a[13]_GND_6_o_add_15_OUT<11>)
     LUT6:I2->O           14   0.203   0.958  GND_1_o_n[4]_div_180/o<6>1_SW0 (N59)
     LUT6:I5->O            5   0.205   0.715  GND_1_o_n[4]_div_180/o<6>1_1 (GND_1_o_n[4]_div_180/o<6>11)
     LUT6:I5->O            6   0.205   0.745  GND_1_o_n[4]_div_180/o<5>1 (GND_1_o_n[4]_div_180/o<5>1)
     LUT3:I2->O            2   0.205   0.617  GND_1_o_n[4]_div_180/Mmux_a[0]_a[13]_MUX_450_o191_SW0 (N624)
     LUT6:I5->O            8   0.205   0.802  GND_1_o_n[4]_div_180/Mmux_a[0]_a[13]_MUX_450_o191 (GND_1_o_n[4]_div_180/a[5]_a[13]_MUX_445_o)
     MUXCY:DI->O           1   0.145   0.000  GND_1_o_n[4]_div_180/Madd_a[13]_GND_6_o_add_21_OUT_Madd_cy<5> (GND_1_o_n[4]_div_180/Madd_a[13]_GND_6_o_add_21_OUT_Madd_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_n[4]_div_180/Madd_a[13]_GND_6_o_add_21_OUT_Madd_cy<6> (GND_1_o_n[4]_div_180/Madd_a[13]_GND_6_o_add_21_OUT_Madd_cy<6>)
     XORCY:CI->O           4   0.180   0.684  GND_1_o_n[4]_div_180/Madd_a[13]_GND_6_o_add_21_OUT_Madd_xor<7> (GND_1_o_n[4]_div_180/a[13]_GND_6_o_add_21_OUT<7>)
     LUT6:I5->O            2   0.205   0.617  GND_1_o_n[4]_div_180/Mmux_a[0]_a[13]_MUX_464_o1111_F (N1241)
     LUT3:I2->O           17   0.205   1.027  GND_1_o_n[4]_div_180/Mmux_a[0]_a[13]_MUX_464_o11111 (GND_1_o_n[4]_div_180/a[7]_a[13]_MUX_457_o)
     MUXCY:DI->O           1   0.145   0.000  GND_1_o_n[4]_div_180/Madd_a[13]_GND_6_o_add_23_OUT[13:0]_Madd_cy<7> (GND_1_o_n[4]_div_180/Madd_a[13]_GND_6_o_add_23_OUT[13:0]_Madd_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  GND_1_o_n[4]_div_180/Madd_a[13]_GND_6_o_add_23_OUT[13:0]_Madd_cy<8> (GND_1_o_n[4]_div_180/Madd_a[13]_GND_6_o_add_23_OUT[13:0]_Madd_cy<8>)
     XORCY:CI->O           6   0.180   0.973  GND_1_o_n[4]_div_180/Madd_a[13]_GND_6_o_add_23_OUT[13:0]_Madd_xor<9> (GND_1_o_n[4]_div_180/a[13]_GND_6_o_add_23_OUT[13:0]<9>)
     LUT5:I2->O            2   0.205   0.617  GND_1_o_n[4]_div_180/o<2>22_SW0 (N1138)
     LUT6:I5->O           20   0.205   1.093  GND_1_o_n[4]_div_180/o<2>22 (GND_1_o_n[4]_div_180/o<2>21)
     LUT6:I5->O            2   0.205   0.617  GND_1_o_n[4]_div_180/o<2>23_1 (GND_1_o_n[4]_div_180/o<2>23)
     LUT6:I5->O           14   0.205   1.062  GND_1_o_n[4]_div_180/o<1>22 (GND_1_o_n[4]_div_180/o<1>21)
     LUT5:I3->O            8   0.203   0.803  GND_1_o_n[4]_div_180/o<1>24_SW6_SW0 (N807)
     LUT6:I5->O            2   0.205   0.961  GND_1_o_n[4]_div_180/Mmux_n0568131 (GND_1_o_n[4]_div_180/n0568<8>)
     LUT5:I0->O            1   0.203   0.000  GND_1_o_n[4]_div_180/Mcompar_o<0>_lut<3> (GND_1_o_n[4]_div_180/Mcompar_o<0>_lut<3>)
     MUXCY:S->O            1   0.172   0.000  GND_1_o_n[4]_div_180/Mcompar_o<0>_cy<3> (GND_1_o_n[4]_div_180/Mcompar_o<0>_cy<3>)
     MUXCY:CI->O          26   0.019   1.207  GND_1_o_n[4]_div_180/Mcompar_o<0>_cy<4> (_n0793<13>)
     LUT6:I5->O            3   0.205   0.879  GND_1_o_GND_1_o_OR_76_o1 (GND_1_o_GND_1_o_OR_76_o)
     LUT6:I3->O            1   0.205   0.684  Mmux_selected[1]_temp2[15]_wide_mux_281_OUT24_SW0 (N695)
     LUT6:I4->O            1   0.203   0.580  Mmux_selected[1]_temp2[15]_wide_mux_281_OUT25 (Mmux_selected[1]_temp2[15]_wide_mux_281_OUT24)
     LUT6:I5->O            1   0.205   0.000  Mmux_selected[1]_temp2[15]_wide_mux_281_OUT29 (selected[1]_temp2[15]_wide_mux_281_OUT<0>)
     FD:D                      0.102          temp2_0
    ----------------------------------------
    Total                     81.873ns (35.254ns logic, 46.619ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'myClk'
  Clock period: 3.718ns (frequency: 268.936MHz)
  Total number of paths / destination ports: 125 / 14
-------------------------------------------------------------------------
Delay:               3.718ns (Levels of Logic = 3)
  Source:            bd/q_reg_3 (FF)
  Destination:       bd/q_reg_10 (FF)
  Source Clock:      myClk rising
  Destination Clock: myClk rising

  Data Path: bd/q_reg_3 to bd/q_reg_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.912  bd/q_reg_3 (bd/q_reg_3)
     LUT3:I0->O            2   0.205   0.617  bd/q_next<5>51 (bd/q_next<5>4)
     LUT5:I4->O            4   0.205   1.028  bd/Madd_q_reg[10]_GND_2_o_add_0_OUT_cy<6>11 (bd/Madd_q_reg[10]_GND_2_o_add_0_OUT_cy<6>)
     LUT6:I1->O            1   0.203   0.000  bd/q_next<1>1 (bd/q_next<10>)
     FD:D                      0.102          bd/q_reg_10
    ----------------------------------------
    Total                      3.718ns (1.162ns logic, 2.556ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bd/DB_out'
  Total number of paths / destination ports: 145 / 145
-------------------------------------------------------------------------
Offset:              3.110ns (Levels of Logic = 2)
  Source:            temp<4> (PAD)
  Destination:       Maddsub_inp[0][4]_inp[0][4]_MuLt_43_OUT (DSP)
  Destination Clock: bd/DB_out rising

  Data Path: temp<4> to Maddsub_inp[0][4]_inp[0][4]_MuLt_43_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   0.883  temp_4_IBUF (temp_4_IBUF)
     LUT4:I3->O            3   0.205   0.650  Mmux__n0940451 (_n0940<4>)
     DSP48A1:A4                0.149          Maddsub_inp[9][4]_inp[9][4]_MuLt_60_OUT
    ----------------------------------------
    Total                      3.110ns (1.576ns logic, 1.534ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'b'
  Total number of paths / destination ports: 166 / 54
-------------------------------------------------------------------------
Offset:              6.782ns (Levels of Logic = 5)
  Source:            selected<1> (PAD)
  Destination:       temp2_1 (FF)
  Destination Clock: b rising

  Data Path: selected<1> to temp2_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.222   1.551  selected_1_IBUF (selected_1_IBUF)
     LUT5:I0->O           11   0.203   1.227  Mmux_selected[1]_temp2[15]_wide_mux_281_OUT203 (Mmux_selected[1]_temp2[15]_wide_mux_281_OUT142)
     LUT6:I1->O            1   0.203   0.924  Mmux_selected[1]_temp2[15]_wide_mux_281_OUT145_SW0 (N573)
     LUT5:I0->O            1   0.203   0.944  Mmux_selected[1]_temp2[15]_wide_mux_281_OUT1416_SW11 (N137)
     LUT6:I0->O            1   0.203   0.000  Mmux_selected[1]_temp2[15]_wide_mux_281_OUT1417 (selected[1]_temp2[15]_wide_mux_281_OUT<1>)
     FD:D                      0.102          temp2_1
    ----------------------------------------
    Total                      6.782ns (2.136ns logic, 4.646ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'myClk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            a (PAD)
  Destination:       bd/DFF1 (FF)
  Destination Clock: myClk rising

  Data Path: a to bd/DFF1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  a_IBUF (a_IBUF)
     FD:D                      0.102          bd/DFF1
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'b'
  Total number of paths / destination ports: 14 / 8
-------------------------------------------------------------------------
Offset:              4.484ns (Levels of Logic = 2)
  Source:            temp2_7 (FF)
  Destination:       sum<7> (PAD)
  Source Clock:      b rising

  Data Path: temp2_7 to sum<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.684  temp2_7 (temp2_7)
     LUT2:I0->O            1   0.203   0.579  mux711 (sum_7_OBUF)
     OBUF:I->O                 2.571          sum_7_OBUF (sum<7>)
    ----------------------------------------
    Total                      4.484ns (3.221ns logic, 1.263ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               5.607ns (Levels of Logic = 3)
  Source:            c (PAD)
  Destination:       sum<5> (PAD)

  Data Path: c to sum<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.031  c_IBUF (c_IBUF)
     LUT3:I0->O            1   0.205   0.579  mux112 (sum_0_OBUF)
     OBUF:I->O                 2.571          sum_0_OBUF (sum<0>)
    ----------------------------------------
    Total                      5.607ns (3.998ns logic, 1.609ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock b
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
b              |   81.873|         |         |         |
bd/DB_out      |   82.739|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bd/DB_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bd/DB_out      |    7.119|    6.639|    2.852|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock myClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
myClk          |    3.718|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 35.00 secs
Total CPU time to Xst completion: 35.23 secs
 
--> 

Total memory usage is 379120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

