Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 24 12:11:52 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/course-lab_3/project_1/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (114)
6. checking no_output_delay (127)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (114)
--------------------------------
 There are 114 input ports with no input delay specified. (HIGH)

arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
ss_tlast
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (127)
---------------------------------
 There are 127 ports with no output delay specified. (HIGH)

arready
awready
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.111        0.000                      0                  152        0.146        0.000                      0                  152        1.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.111        0.000                      0                  152        0.146        0.000                      0                  152        1.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 genblk1.sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.sum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 2.638ns (70.290%)  route 1.115ns (29.710%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.sum_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  genblk1.sum[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  genblk1.sum[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    genblk1.sum[3]_i_5_n_0
                                                                      r  genblk1.sum_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  genblk1.sum_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    genblk1.sum_reg[3]_i_2_n_0
                                                                      r  genblk1.sum_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  genblk1.sum_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    genblk1.sum_reg[7]_i_2_n_0
                                                                      r  genblk1.sum_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  genblk1.sum_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    genblk1.sum_reg[11]_i_2_n_0
                                                                      r  genblk1.sum_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  genblk1.sum_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    genblk1.sum_reg[15]_i_2_n_0
                                                                      r  genblk1.sum_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  genblk1.sum_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    genblk1.sum_reg[19]_i_2_n_0
                                                                      r  genblk1.sum_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  genblk1.sum_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    genblk1.sum_reg[23]_i_2_n_0
                                                                      r  genblk1.sum_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.961 r  genblk1.sum_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.961    genblk1.sum_reg[27]_i_2_n_0
                                                                      r  genblk1.sum_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.292 r  genblk1.sum_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.618     5.910    in7[31]
                                                                      r  genblk1.sum[31]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.299     6.209 r  genblk1.sum[31]_i_2/O
                         net (fo=1, unplaced)         0.000     6.209    genblk1.sum[31]_i_2_n_0
                         FDRE                                         r  genblk1.sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[31]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDRE (Setup_fdre_C_D)        0.044     6.320    genblk1.sum_reg[31]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 genblk1.sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.sum_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 2.521ns (69.334%)  route 1.115ns (30.666%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.sum_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  genblk1.sum[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  genblk1.sum[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    genblk1.sum[3]_i_5_n_0
                                                                      r  genblk1.sum_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  genblk1.sum_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    genblk1.sum_reg[3]_i_2_n_0
                                                                      r  genblk1.sum_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  genblk1.sum_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    genblk1.sum_reg[7]_i_2_n_0
                                                                      r  genblk1.sum_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  genblk1.sum_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    genblk1.sum_reg[11]_i_2_n_0
                                                                      r  genblk1.sum_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  genblk1.sum_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    genblk1.sum_reg[15]_i_2_n_0
                                                                      r  genblk1.sum_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  genblk1.sum_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    genblk1.sum_reg[19]_i_2_n_0
                                                                      r  genblk1.sum_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  genblk1.sum_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    genblk1.sum_reg[23]_i_2_n_0
                                                                      r  genblk1.sum_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.175 r  genblk1.sum_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.793    in7[27]
                                                                      r  genblk1.sum[27]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.299     6.092 r  genblk1.sum[27]_i_1/O
                         net (fo=1, unplaced)         0.000     6.092    genblk1.sum[27]_i_1_n_0
                         FDRE                                         r  genblk1.sum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[27]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDRE (Setup_fdre_C_D)        0.044     6.320    genblk1.sum_reg[27]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 genblk1.sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.sum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 2.404ns (68.315%)  route 1.115ns (31.685%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.sum_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  genblk1.sum[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  genblk1.sum[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    genblk1.sum[3]_i_5_n_0
                                                                      r  genblk1.sum_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  genblk1.sum_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    genblk1.sum_reg[3]_i_2_n_0
                                                                      r  genblk1.sum_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  genblk1.sum_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    genblk1.sum_reg[7]_i_2_n_0
                                                                      r  genblk1.sum_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  genblk1.sum_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    genblk1.sum_reg[11]_i_2_n_0
                                                                      r  genblk1.sum_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  genblk1.sum_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    genblk1.sum_reg[15]_i_2_n_0
                                                                      r  genblk1.sum_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  genblk1.sum_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    genblk1.sum_reg[19]_i_2_n_0
                                                                      r  genblk1.sum_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.058 r  genblk1.sum_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.676    in7[23]
                                                                      r  genblk1.sum[23]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.299     5.975 r  genblk1.sum[23]_i_1/O
                         net (fo=1, unplaced)         0.000     5.975    genblk1.sum[23]_i_1_n_0
                         FDRE                                         r  genblk1.sum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[23]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDRE (Setup_fdre_C_D)        0.044     6.320    genblk1.sum_reg[23]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 genblk1.sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.sum_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 2.557ns (72.932%)  route 0.949ns (27.068%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.sum_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  genblk1.sum[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  genblk1.sum[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    genblk1.sum[3]_i_5_n_0
                                                                      r  genblk1.sum_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  genblk1.sum_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    genblk1.sum_reg[3]_i_2_n_0
                                                                      r  genblk1.sum_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  genblk1.sum_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    genblk1.sum_reg[7]_i_2_n_0
                                                                      r  genblk1.sum_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  genblk1.sum_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    genblk1.sum_reg[11]_i_2_n_0
                                                                      r  genblk1.sum_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  genblk1.sum_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    genblk1.sum_reg[15]_i_2_n_0
                                                                      r  genblk1.sum_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  genblk1.sum_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    genblk1.sum_reg[19]_i_2_n_0
                                                                      r  genblk1.sum_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  genblk1.sum_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    genblk1.sum_reg[23]_i_2_n_0
                                                                      r  genblk1.sum_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.961 r  genblk1.sum_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.961    genblk1.sum_reg[27]_i_2_n_0
                                                                      r  genblk1.sum_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.217 r  genblk1.sum_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.452     5.669    in7[30]
                                                                      r  genblk1.sum[30]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.293     5.962 r  genblk1.sum[30]_i_1/O
                         net (fo=1, unplaced)         0.000     5.962    genblk1.sum[30]_i_1_n_0
                         FDRE                                         r  genblk1.sum_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[30]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDRE (Setup_fdre_C_D)        0.044     6.320    genblk1.sum_reg[30]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 genblk1.sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.sum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 2.651ns (76.618%)  route 0.809ns (23.381%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.sum_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  genblk1.sum[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  genblk1.sum[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    genblk1.sum[3]_i_5_n_0
                                                                      r  genblk1.sum_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  genblk1.sum_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    genblk1.sum_reg[3]_i_2_n_0
                                                                      r  genblk1.sum_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  genblk1.sum_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    genblk1.sum_reg[7]_i_2_n_0
                                                                      r  genblk1.sum_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  genblk1.sum_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    genblk1.sum_reg[11]_i_2_n_0
                                                                      r  genblk1.sum_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  genblk1.sum_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    genblk1.sum_reg[15]_i_2_n_0
                                                                      r  genblk1.sum_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  genblk1.sum_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    genblk1.sum_reg[19]_i_2_n_0
                                                                      r  genblk1.sum_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  genblk1.sum_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    genblk1.sum_reg[23]_i_2_n_0
                                                                      r  genblk1.sum_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.961 r  genblk1.sum_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.961    genblk1.sum_reg[27]_i_2_n_0
                                                                      r  genblk1.sum_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.298 r  genblk1.sum_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.312     5.610    in7[29]
                                                                      r  genblk1.sum[29]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.306     5.916 r  genblk1.sum[29]_i_1/O
                         net (fo=1, unplaced)         0.000     5.916    genblk1.sum[29]_i_1_n_0
                         FDRE                                         r  genblk1.sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[29]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDRE (Setup_fdre_C_D)        0.044     6.320    genblk1.sum_reg[29]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 genblk1.sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.sum_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 2.287ns (67.225%)  route 1.115ns (32.775%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.sum_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  genblk1.sum[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  genblk1.sum[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    genblk1.sum[3]_i_5_n_0
                                                                      r  genblk1.sum_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  genblk1.sum_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    genblk1.sum_reg[3]_i_2_n_0
                                                                      r  genblk1.sum_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  genblk1.sum_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    genblk1.sum_reg[7]_i_2_n_0
                                                                      r  genblk1.sum_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  genblk1.sum_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    genblk1.sum_reg[11]_i_2_n_0
                                                                      r  genblk1.sum_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  genblk1.sum_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    genblk1.sum_reg[15]_i_2_n_0
                                                                      r  genblk1.sum_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.941 r  genblk1.sum_reg[19]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.559    in7[19]
                                                                      r  genblk1.sum[19]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.299     5.858 r  genblk1.sum[19]_i_1/O
                         net (fo=1, unplaced)         0.000     5.858    genblk1.sum[19]_i_1_n_0
                         FDRE                                         r  genblk1.sum_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[19]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDRE (Setup_fdre_C_D)        0.044     6.320    genblk1.sum_reg[19]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 genblk1.sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.sum_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 2.440ns (71.998%)  route 0.949ns (28.002%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.sum_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  genblk1.sum[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  genblk1.sum[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    genblk1.sum[3]_i_5_n_0
                                                                      r  genblk1.sum_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  genblk1.sum_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    genblk1.sum_reg[3]_i_2_n_0
                                                                      r  genblk1.sum_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  genblk1.sum_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    genblk1.sum_reg[7]_i_2_n_0
                                                                      r  genblk1.sum_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  genblk1.sum_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    genblk1.sum_reg[11]_i_2_n_0
                                                                      r  genblk1.sum_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  genblk1.sum_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    genblk1.sum_reg[15]_i_2_n_0
                                                                      r  genblk1.sum_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  genblk1.sum_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    genblk1.sum_reg[19]_i_2_n_0
                                                                      r  genblk1.sum_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  genblk1.sum_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    genblk1.sum_reg[23]_i_2_n_0
                                                                      r  genblk1.sum_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.100 r  genblk1.sum_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452     5.552    in7[26]
                                                                      r  genblk1.sum[26]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.293     5.845 r  genblk1.sum[26]_i_1/O
                         net (fo=1, unplaced)         0.000     5.845    genblk1.sum[26]_i_1_n_0
                         FDRE                                         r  genblk1.sum_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[26]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDRE (Setup_fdre_C_D)        0.044     6.320    genblk1.sum_reg[26]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 genblk1.sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.sum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 2.534ns (75.800%)  route 0.809ns (24.200%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.sum_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  genblk1.sum[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  genblk1.sum[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    genblk1.sum[3]_i_5_n_0
                                                                      r  genblk1.sum_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  genblk1.sum_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    genblk1.sum_reg[3]_i_2_n_0
                                                                      r  genblk1.sum_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  genblk1.sum_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    genblk1.sum_reg[7]_i_2_n_0
                                                                      r  genblk1.sum_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  genblk1.sum_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    genblk1.sum_reg[11]_i_2_n_0
                                                                      r  genblk1.sum_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  genblk1.sum_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    genblk1.sum_reg[15]_i_2_n_0
                                                                      r  genblk1.sum_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  genblk1.sum_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    genblk1.sum_reg[19]_i_2_n_0
                                                                      r  genblk1.sum_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  genblk1.sum_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    genblk1.sum_reg[23]_i_2_n_0
                                                                      r  genblk1.sum_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.181 r  genblk1.sum_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312     5.493    in7[25]
                                                                      r  genblk1.sum[25]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.306     5.799 r  genblk1.sum[25]_i_1/O
                         net (fo=1, unplaced)         0.000     5.799    genblk1.sum[25]_i_1_n_0
                         FDRE                                         r  genblk1.sum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[25]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDRE (Setup_fdre_C_D)        0.044     6.320    genblk1.sum_reg[25]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 genblk1.sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.sum_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 2.535ns (75.830%)  route 0.808ns (24.170%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.sum_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  genblk1.sum[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  genblk1.sum[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    genblk1.sum[3]_i_5_n_0
                                                                      r  genblk1.sum_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  genblk1.sum_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    genblk1.sum_reg[3]_i_2_n_0
                                                                      r  genblk1.sum_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  genblk1.sum_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    genblk1.sum_reg[7]_i_2_n_0
                                                                      r  genblk1.sum_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  genblk1.sum_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    genblk1.sum_reg[11]_i_2_n_0
                                                                      r  genblk1.sum_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  genblk1.sum_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    genblk1.sum_reg[15]_i_2_n_0
                                                                      r  genblk1.sum_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  genblk1.sum_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    genblk1.sum_reg[19]_i_2_n_0
                                                                      r  genblk1.sum_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  genblk1.sum_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    genblk1.sum_reg[23]_i_2_n_0
                                                                      r  genblk1.sum_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.961 r  genblk1.sum_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.961    genblk1.sum_reg[27]_i_2_n_0
                                                                      r  genblk1.sum_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.193 r  genblk1.sum_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.311     5.504    in7[28]
                                                                      r  genblk1.sum[28]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     5.799 r  genblk1.sum[28]_i_1/O
                         net (fo=1, unplaced)         0.000     5.799    genblk1.sum[28]_i_1_n_0
                         FDRE                                         r  genblk1.sum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[28]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDRE (Setup_fdre_C_D)        0.044     6.320    genblk1.sum_reg[28]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 genblk1.sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axis_clk rise@4.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 2.170ns (66.058%)  route 1.115ns (33.942%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.128 - 4.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  genblk1.sum_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  genblk1.sum[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  genblk1.sum[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    genblk1.sum[3]_i_5_n_0
                                                                      r  genblk1.sum_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  genblk1.sum_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    genblk1.sum_reg[3]_i_2_n_0
                                                                      r  genblk1.sum_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  genblk1.sum_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    genblk1.sum_reg[7]_i_2_n_0
                                                                      r  genblk1.sum_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  genblk1.sum_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    genblk1.sum_reg[11]_i_2_n_0
                                                                      r  genblk1.sum_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.824 r  genblk1.sum_reg[15]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.442    in7[15]
                                                                      r  genblk1.sum[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.299     5.741 r  genblk1.sum[15]_i_1/O
                         net (fo=1, unplaced)         0.000     5.741    genblk1.sum[15]_i_1_n_0
                         FDRE                                         r  genblk1.sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     6.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[15]/C
                         clock pessimism              0.184     6.311    
                         clock uncertainty           -0.035     6.276    
                         FDRE (Setup_fdre_C_D)        0.044     6.320    genblk1.sum_reg[15]
  -------------------------------------------------------------------
                         required time                          6.320    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  0.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 FSM_onehot_genblk1.fir_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FSM_onehot_genblk1.fir_state_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.fir_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  FSM_onehot_genblk1.fir_state_reg[0]/Q
                         net (fo=6, unplaced)         0.145     0.969    genblk1.last
                                                                      r  FSM_onehot_genblk1.fir_state[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.067 r  FSM_onehot_genblk1.fir_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    FSM_onehot_genblk1.fir_state[1]_i_1_n_0
                         FDSE                                         r  FSM_onehot_genblk1.fir_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDSE                                         r  FSM_onehot_genblk1.fir_state_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDSE (Hold_fdse_C_D)         0.099     0.922    FSM_onehot_genblk1.fir_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 FSM_onehot_genblk1.fir_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FSM_onehot_genblk1.fir_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.fir_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  FSM_onehot_genblk1.fir_state_reg[0]/Q
                         net (fo=6, unplaced)         0.145     0.969    genblk1.last
                                                                      r  FSM_onehot_genblk1.fir_state[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.067 r  FSM_onehot_genblk1.fir_state[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    FSM_onehot_genblk1.fir_state[2]_i_1_n_0
                         FDRE                                         r  FSM_onehot_genblk1.fir_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.fir_state_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    FSM_onehot_genblk1.fir_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 genblk1.write_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.write_ptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.491%)  route 0.153ns (38.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.write_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  genblk1.write_ptr_reg[0]/Q
                         net (fo=15, unplaced)        0.153     0.978    genblk1.write_ptr_reg_n_0_[0]
                                                                      f  genblk1.write_ptr[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.076 r  genblk1.write_ptr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.076    genblk1.write_ptr[0]_i_1_n_0
                         FDRE                                         r  genblk1.write_ptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.write_ptr_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.write_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 genblk1.write_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.write_ptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.491%)  route 0.153ns (38.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.write_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.write_ptr_reg[1]/Q
                         net (fo=15, unplaced)        0.153     0.978    genblk1.write_ptr_reg_n_0_[1]
                                                                      r  genblk1.write_ptr[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.076 r  genblk1.write_ptr[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.076    genblk1.write_ptr[1]_i_1_n_0
                         FDRE                                         r  genblk1.write_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.write_ptr_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.write_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 genblk1.write_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.write_ptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.248ns (62.105%)  route 0.151ns (37.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.write_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.write_ptr_reg[3]/Q
                         net (fo=12, unplaced)        0.151     0.976    genblk1.write_ptr_reg_n_0_[3]
                                                                      r  genblk1.write_ptr[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.077 r  genblk1.write_ptr[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.077    genblk1.write_ptr[3]_i_2_n_0
                         FDRE                                         r  genblk1.write_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.write_ptr_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.write_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 genblk1.cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.245ns (61.232%)  route 0.155ns (38.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.cnt_reg[2]/Q
                         net (fo=18, unplaced)        0.155     0.980    genblk1.cnt_reg_n_0_[2]
                                                                      r  genblk1.cnt[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.078 r  genblk1.cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.078    genblk1.cnt[2]_i_1_n_0
                         FDRE                                         r  genblk1.cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 genblk1.write_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.write_ptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.248ns (61.779%)  route 0.153ns (38.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.write_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.write_ptr_reg[1]/Q
                         net (fo=15, unplaced)        0.153     0.978    genblk1.write_ptr_reg_n_0_[1]
                                                                      r  genblk1.write_ptr[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.079 r  genblk1.write_ptr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.079    genblk1.write_ptr[2]_i_1_n_0
                         FDRE                                         r  genblk1.write_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.write_ptr_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.write_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 genblk1.cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.248ns (61.520%)  route 0.155ns (38.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.cnt_reg[1]/Q
                         net (fo=18, unplaced)        0.155     0.980    genblk1.cnt_reg_n_0_[1]
                                                                      r  genblk1.cnt[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.081 r  genblk1.cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.081    genblk1.cnt[1]_i_1_n_0
                         FDRE                                         r  genblk1.cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 genblk1.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1.state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.248ns (61.200%)  route 0.157ns (38.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.state_reg[0]/Q
                         net (fo=22, unplaced)        0.157     0.982    genblk1.state[0]
                                                                      r  genblk1.state[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.083 r  genblk1.state[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.083    genblk1.next_state[2]
                         FDRE                                         r  genblk1.state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.state_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    genblk1.state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 FSM_onehot_genblk1.fir_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FSM_onehot_genblk1.fir_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.245ns (59.722%)  route 0.165ns (40.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.fir_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  FSM_onehot_genblk1.fir_state_reg[3]/Q
                         net (fo=47, unplaced)        0.165     0.990    FSM_onehot_genblk1.fir_state_reg_n_0_[3]
                                                                      r  FSM_onehot_genblk1.fir_state[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.088 r  FSM_onehot_genblk1.fir_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.088    FSM_onehot_genblk1.fir_state[0]_i_1_n_0
                         FDRE                                         r  FSM_onehot_genblk1.fir_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_genblk1.fir_state_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    FSM_onehot_genblk1.fir_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.000       1.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                FSM_onehot_genblk1.fir_state_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         4.000       3.000                FSM_onehot_genblk1.fir_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                FSM_onehot_genblk1.fir_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                FSM_onehot_genblk1.fir_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                genblk1.ap_ctrl_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                genblk1.ap_ctrl_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                genblk1.ap_ctrl_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                genblk1.ap_ctrl_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                genblk1.ap_ctrl_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                FSM_onehot_genblk1.fir_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                FSM_onehot_genblk1.fir_state_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         2.000       1.500                FSM_onehot_genblk1.fir_state_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         2.000       1.500                FSM_onehot_genblk1.fir_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                FSM_onehot_genblk1.fir_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                FSM_onehot_genblk1.fir_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                FSM_onehot_genblk1.fir_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                FSM_onehot_genblk1.fir_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                genblk1.ap_ctrl_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                genblk1.ap_ctrl_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                FSM_onehot_genblk1.fir_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                FSM_onehot_genblk1.fir_state_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.000       1.500                FSM_onehot_genblk1.fir_state_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.000       1.500                FSM_onehot_genblk1.fir_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                FSM_onehot_genblk1.fir_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                FSM_onehot_genblk1.fir_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                FSM_onehot_genblk1.fir_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                FSM_onehot_genblk1.fir_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                genblk1.ap_ctrl_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                genblk1.ap_ctrl_reg_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 3.978ns (53.301%)  route 3.485ns (46.699%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      f  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[1]
                                                                      f  rdata_OBUF[31]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.932 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     3.905    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[0]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.029 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.829    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.464 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.464    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 3.978ns (53.301%)  route 3.485ns (46.699%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      f  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[1]
                                                                      f  rdata_OBUF[31]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.932 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.973     3.905    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[10]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.029 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.829    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.464 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.464    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 3.978ns (53.301%)  route 3.485ns (46.699%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      f  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[1]
                                                                      f  rdata_OBUF[31]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.932 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     3.905    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.029 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.829    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.464 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.464    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 3.978ns (53.301%)  route 3.485ns (46.699%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      f  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[1]
                                                                      f  rdata_OBUF[31]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.932 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.973     3.905    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[12]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.029 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.829    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.464 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.464    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 3.978ns (53.301%)  route 3.485ns (46.699%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      f  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[1]
                                                                      f  rdata_OBUF[31]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.932 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     3.905    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[13]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.029 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.829    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.464 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.464    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 3.978ns (53.301%)  route 3.485ns (46.699%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      f  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[1]
                                                                      f  rdata_OBUF[31]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.932 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.973     3.905    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[14]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.029 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.829    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.464 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.464    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 3.978ns (53.301%)  route 3.485ns (46.699%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      f  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[1]
                                                                      f  rdata_OBUF[31]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.932 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.973     3.905    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[15]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.029 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.829    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.464 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.464    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 3.978ns (53.301%)  route 3.485ns (46.699%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      f  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[1]
                                                                      f  rdata_OBUF[31]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.932 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     3.905    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[16]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.029 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.829    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.464 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.464    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 3.978ns (53.301%)  route 3.485ns (46.699%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      f  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[1]
                                                                      f  rdata_OBUF[31]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_4/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.932 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.973     3.905    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[17]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.029 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.829    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.464 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.464    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 3.978ns (53.301%)  route 3.485ns (46.699%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      f  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    araddr_IBUF[1]
                                                                      f  rdata_OBUF[31]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_5/O
                         net (fo=2, unplaced)         0.913     2.808    rdata_OBUF[31]_inst_i_5_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.932 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     3.905    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[18]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.029 r  rdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.829    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.464 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     7.464    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            tap_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[0]
                                                                      r  tap_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[0]
                                                                      r  tap_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            tap_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[10]
                                                                      r  tap_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[10]
                                                                      r  tap_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            tap_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                                                                      r  tap_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[11]
                                                                      r  tap_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            tap_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[12]
                                                                      r  tap_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[12]
                                                                      r  tap_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            tap_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                                                                      r  tap_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[13]
                                                                      r  tap_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            tap_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[14]
                                                                      r  tap_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[14]
                                                                      r  tap_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            tap_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                                                                      r  tap_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[15]
                                                                      r  tap_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            tap_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[16]
                                                                      r  tap_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[16]
                                                                      r  tap_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            tap_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[17]
                                                                      r  tap_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[17]
                                                                      r  tap_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            tap_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[18]
                                                                      r  tap_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[18]
                                                                      r  tap_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.928ns  (logic 3.655ns (52.762%)  route 3.273ns (47.238%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.state_reg[0]/Q
                         net (fo=22, unplaced)        0.803     3.737    genblk1.state[0]
                                                                      f  genblk1.ap_ctrl_reg[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.032 f  genblk1.ap_ctrl_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.697     4.729    genblk1.ap_ctrl_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.853 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     5.826    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[0]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.950 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.750    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.385 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.385    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.928ns  (logic 3.655ns (52.762%)  route 3.273ns (47.238%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.state_reg[0]/Q
                         net (fo=22, unplaced)        0.803     3.737    genblk1.state[0]
                                                                      f  genblk1.ap_ctrl_reg[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.032 f  genblk1.ap_ctrl_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.697     4.729    genblk1.ap_ctrl_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.853 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.973     5.826    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[10]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.950 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.750    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.385 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.385    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.928ns  (logic 3.655ns (52.762%)  route 3.273ns (47.238%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.state_reg[0]/Q
                         net (fo=22, unplaced)        0.803     3.737    genblk1.state[0]
                                                                      f  genblk1.ap_ctrl_reg[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.032 f  genblk1.ap_ctrl_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.697     4.729    genblk1.ap_ctrl_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.853 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     5.826    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.950 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.750    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.385 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.385    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.928ns  (logic 3.655ns (52.762%)  route 3.273ns (47.238%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.state_reg[0]/Q
                         net (fo=22, unplaced)        0.803     3.737    genblk1.state[0]
                                                                      f  genblk1.ap_ctrl_reg[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.032 f  genblk1.ap_ctrl_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.697     4.729    genblk1.ap_ctrl_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.853 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.973     5.826    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[12]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.950 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.750    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.385 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.385    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.928ns  (logic 3.655ns (52.762%)  route 3.273ns (47.238%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.state_reg[0]/Q
                         net (fo=22, unplaced)        0.803     3.737    genblk1.state[0]
                                                                      f  genblk1.ap_ctrl_reg[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.032 f  genblk1.ap_ctrl_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.697     4.729    genblk1.ap_ctrl_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.853 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     5.826    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[13]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.950 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.750    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.385 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.385    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.928ns  (logic 3.655ns (52.762%)  route 3.273ns (47.238%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.state_reg[0]/Q
                         net (fo=22, unplaced)        0.803     3.737    genblk1.state[0]
                                                                      f  genblk1.ap_ctrl_reg[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.032 f  genblk1.ap_ctrl_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.697     4.729    genblk1.ap_ctrl_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.853 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.973     5.826    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[14]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.950 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.750    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.385 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.385    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.928ns  (logic 3.655ns (52.762%)  route 3.273ns (47.238%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.state_reg[0]/Q
                         net (fo=22, unplaced)        0.803     3.737    genblk1.state[0]
                                                                      f  genblk1.ap_ctrl_reg[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.032 f  genblk1.ap_ctrl_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.697     4.729    genblk1.ap_ctrl_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.853 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.973     5.826    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[15]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.950 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.750    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.385 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.385    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.928ns  (logic 3.655ns (52.762%)  route 3.273ns (47.238%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.state_reg[0]/Q
                         net (fo=22, unplaced)        0.803     3.737    genblk1.state[0]
                                                                      f  genblk1.ap_ctrl_reg[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.032 f  genblk1.ap_ctrl_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.697     4.729    genblk1.ap_ctrl_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.853 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     5.826    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[16]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.950 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.750    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.385 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.385    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.928ns  (logic 3.655ns (52.762%)  route 3.273ns (47.238%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.state_reg[0]/Q
                         net (fo=22, unplaced)        0.803     3.737    genblk1.state[0]
                                                                      f  genblk1.ap_ctrl_reg[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.032 f  genblk1.ap_ctrl_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.697     4.729    genblk1.ap_ctrl_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.853 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=32, unplaced)        0.973     5.826    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[17]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.950 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.750    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.385 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.385    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.928ns  (logic 3.655ns (52.762%)  route 3.273ns (47.238%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  genblk1.state_reg[0]/Q
                         net (fo=22, unplaced)        0.803     3.737    genblk1.state[0]
                                                                      f  genblk1.ap_ctrl_reg[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.032 f  genblk1.ap_ctrl_reg[1]_i_2/O
                         net (fo=6, unplaced)         0.697     4.729    genblk1.ap_ctrl_reg[1]_i_2_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.853 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     5.826    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[18]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.950 r  rdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.750    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.385 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.385    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.sum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.sum_reg[0]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.sum_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.sum_reg[10]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.sum_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.sum_reg[11]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.sum_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.sum_reg[12]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.sum_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.sum_reg[13]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.sum_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.sum_reg[14]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[14]
                                                                      r  sm_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.sum_reg[15]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[15]
                                                                      r  sm_tdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[15]
                                                                      r  sm_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.sum_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.sum_reg[16]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[16]
                                                                      r  sm_tdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[16]
                                                                      r  sm_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.sum_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.sum_reg[17]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[17]
                                                                      r  sm_tdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[17]
                                                                      r  sm_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.sum_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sm_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.sum_reg[18]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[18]
                                                                      r  sm_tdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[18]
                                                                      r  sm_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           273 Endpoints
Min Delay           273 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.843ns  (logic 8.944ns (75.518%)  route 2.899ns (24.482%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.sum1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.sum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.sum1__0_n_106
                                                                      r  genblk1.sum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.sum1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.sum1__1_n_105
                                                                      r  genblk1.sum[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sum[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sum[19]_i_10_n_0
                                                                      r  genblk1.sum_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.sum_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.sum_reg[19]_i_7_n_0
                                                                      r  genblk1.sum_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.sum_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.sum_reg[23]_i_7_n_0
                                                                      r  genblk1.sum_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.sum_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    genblk1.sum_reg[27]_i_7_n_4
                                                                      r  genblk1.sum[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  genblk1.sum[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    genblk1.sum[27]_i_3_n_0
                                                                      r  genblk1.sum_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  genblk1.sum_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    genblk1.sum_reg[27]_i_2_n_0
                                                                      r  genblk1.sum_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.926 r  genblk1.sum_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    11.544    in7[31]
                                                                      r  genblk1.sum[31]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.299    11.843 r  genblk1.sum[31]_i_2/O
                         net (fo=1, unplaced)         0.000    11.843    genblk1.sum[31]_i_2_n_0
                         FDRE                                         r  genblk1.sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[31]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sum_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.726ns  (logic 8.827ns (75.274%)  route 2.899ns (24.726%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.sum1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.sum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.sum1__0_n_106
                                                                      r  genblk1.sum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.sum1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.sum1__1_n_105
                                                                      r  genblk1.sum[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sum[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sum[19]_i_10_n_0
                                                                      r  genblk1.sum_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.sum_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.sum_reg[19]_i_7_n_0
                                                                      r  genblk1.sum_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.sum_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    genblk1.sum_reg[23]_i_7_n_4
                                                                      r  genblk1.sum[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  genblk1.sum[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    genblk1.sum[23]_i_3_n_0
                                                                      r  genblk1.sum_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  genblk1.sum_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    genblk1.sum_reg[23]_i_2_n_0
                                                                      r  genblk1.sum_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.809 r  genblk1.sum_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.427    in7[27]
                                                                      r  genblk1.sum[27]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.299    11.726 r  genblk1.sum[27]_i_1/O
                         net (fo=1, unplaced)         0.000    11.726    genblk1.sum[27]_i_1_n_0
                         FDRE                                         r  genblk1.sum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[27]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sum_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.596ns  (logic 8.863ns (76.428%)  route 2.733ns (23.572%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.sum1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.sum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.sum1__0_n_106
                                                                      r  genblk1.sum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.sum1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.sum1__1_n_105
                                                                      r  genblk1.sum[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sum[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sum[19]_i_10_n_0
                                                                      r  genblk1.sum_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.sum_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.sum_reg[19]_i_7_n_0
                                                                      r  genblk1.sum_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.sum_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.sum_reg[23]_i_7_n_0
                                                                      r  genblk1.sum_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.sum_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    genblk1.sum_reg[27]_i_7_n_4
                                                                      r  genblk1.sum[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  genblk1.sum[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    genblk1.sum[27]_i_3_n_0
                                                                      r  genblk1.sum_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  genblk1.sum_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    genblk1.sum_reg[27]_i_2_n_0
                                                                      r  genblk1.sum_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.851 r  genblk1.sum_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.452    11.303    in7[30]
                                                                      r  genblk1.sum[30]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.293    11.596 r  genblk1.sum[30]_i_1/O
                         net (fo=1, unplaced)         0.000    11.596    genblk1.sum[30]_i_1_n_0
                         FDRE                                         r  genblk1.sum_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.550ns  (logic 8.957ns (77.546%)  route 2.593ns (22.454%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.sum1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.sum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.sum1__0_n_106
                                                                      r  genblk1.sum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.sum1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.sum1__1_n_105
                                                                      r  genblk1.sum[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sum[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sum[19]_i_10_n_0
                                                                      r  genblk1.sum_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.sum_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.sum_reg[19]_i_7_n_0
                                                                      r  genblk1.sum_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.sum_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.sum_reg[23]_i_7_n_0
                                                                      r  genblk1.sum_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.sum_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    genblk1.sum_reg[27]_i_7_n_4
                                                                      r  genblk1.sum[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  genblk1.sum[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    genblk1.sum[27]_i_3_n_0
                                                                      r  genblk1.sum_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  genblk1.sum_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    genblk1.sum_reg[27]_i_2_n_0
                                                                      r  genblk1.sum_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.932 r  genblk1.sum_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.312    11.244    in7[29]
                                                                      r  genblk1.sum[29]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.306    11.550 r  genblk1.sum[29]_i_1/O
                         net (fo=1, unplaced)         0.000    11.550    genblk1.sum[29]_i_1_n_0
                         FDRE                                         r  genblk1.sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.496ns  (logic 8.606ns (74.857%)  route 2.890ns (25.143%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.sum1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.sum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.sum1__0_n_106
                                                                      r  genblk1.sum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.sum1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.sum1__1_n_105
                                                                      r  genblk1.sum[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sum[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sum[19]_i_10_n_0
                                                                      r  genblk1.sum_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  genblk1.sum_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.565    genblk1.sum_reg[19]_i_7_n_4
                                                                      r  genblk1.sum[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  genblk1.sum[19]_i_3/O
                         net (fo=1, unplaced)         0.000     9.872    genblk1.sum[19]_i_3_n_0
                                                                      r  genblk1.sum_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  genblk1.sum_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    genblk1.sum_reg[19]_i_2_n_0
                                                                      r  genblk1.sum_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.579 r  genblk1.sum_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.197    in7[23]
                                                                      r  genblk1.sum[23]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.299    11.496 r  genblk1.sum[23]_i_1/O
                         net (fo=1, unplaced)         0.000    11.496    genblk1.sum[23]_i_1_n_0
                         FDRE                                         r  genblk1.sum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[23]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sum_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.479ns  (logic 8.746ns (76.188%)  route 2.733ns (23.812%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.sum1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.sum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.sum1__0_n_106
                                                                      r  genblk1.sum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.sum1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.sum1__1_n_105
                                                                      r  genblk1.sum[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sum[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sum[19]_i_10_n_0
                                                                      r  genblk1.sum_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.sum_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.sum_reg[19]_i_7_n_0
                                                                      r  genblk1.sum_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.sum_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    genblk1.sum_reg[23]_i_7_n_4
                                                                      r  genblk1.sum[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  genblk1.sum[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    genblk1.sum[23]_i_3_n_0
                                                                      r  genblk1.sum_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  genblk1.sum_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    genblk1.sum_reg[23]_i_2_n_0
                                                                      r  genblk1.sum_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.734 r  genblk1.sum_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.186    in7[26]
                                                                      r  genblk1.sum[26]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.293    11.479 r  genblk1.sum[26]_i_1/O
                         net (fo=1, unplaced)         0.000    11.479    genblk1.sum[26]_i_1_n_0
                         FDRE                                         r  genblk1.sum_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[26]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.433ns  (logic 8.840ns (77.316%)  route 2.593ns (22.684%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.sum1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.sum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.sum1__0_n_106
                                                                      r  genblk1.sum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.sum1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.sum1__1_n_105
                                                                      r  genblk1.sum[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sum[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sum[19]_i_10_n_0
                                                                      r  genblk1.sum_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.sum_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.sum_reg[19]_i_7_n_0
                                                                      r  genblk1.sum_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.sum_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    genblk1.sum_reg[23]_i_7_n_4
                                                                      r  genblk1.sum[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  genblk1.sum[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    genblk1.sum[23]_i_3_n_0
                                                                      r  genblk1.sum_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  genblk1.sum_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    genblk1.sum_reg[23]_i_2_n_0
                                                                      r  genblk1.sum_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.815 r  genblk1.sum_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.127    in7[25]
                                                                      r  genblk1.sum[25]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.306    11.433 r  genblk1.sum[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.433    genblk1.sum[25]_i_1_n_0
                         FDRE                                         r  genblk1.sum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[25]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sum_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.433ns  (logic 8.841ns (77.325%)  route 2.592ns (22.675%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.sum1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.sum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.sum1__0_n_106
                                                                      r  genblk1.sum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.sum1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.sum1__1_n_105
                                                                      r  genblk1.sum[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sum[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sum[19]_i_10_n_0
                                                                      r  genblk1.sum_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.sum_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.sum_reg[19]_i_7_n_0
                                                                      r  genblk1.sum_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  genblk1.sum_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    genblk1.sum_reg[23]_i_7_n_0
                                                                      r  genblk1.sum_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  genblk1.sum_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    genblk1.sum_reg[27]_i_7_n_4
                                                                      r  genblk1.sum[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  genblk1.sum[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    genblk1.sum[27]_i_3_n_0
                                                                      r  genblk1.sum_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  genblk1.sum_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    genblk1.sum_reg[27]_i_2_n_0
                                                                      r  genblk1.sum_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.827 r  genblk1.sum_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.311    11.138    in7[28]
                                                                      r  genblk1.sum[28]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295    11.433 r  genblk1.sum[28]_i_1/O
                         net (fo=1, unplaced)         0.000    11.433    genblk1.sum[28]_i_1_n_0
                         FDRE                                         r  genblk1.sum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sum_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.316ns  (logic 8.724ns (77.091%)  route 2.592ns (22.909%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.sum1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.sum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.sum1__0_n_106
                                                                      r  genblk1.sum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.sum1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.sum1__1_n_105
                                                                      r  genblk1.sum[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sum[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sum[19]_i_10_n_0
                                                                      r  genblk1.sum_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  genblk1.sum_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    genblk1.sum_reg[19]_i_7_n_0
                                                                      r  genblk1.sum_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  genblk1.sum_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    genblk1.sum_reg[23]_i_7_n_4
                                                                      r  genblk1.sum[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  genblk1.sum[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    genblk1.sum[23]_i_3_n_0
                                                                      r  genblk1.sum_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  genblk1.sum_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    genblk1.sum_reg[23]_i_2_n_0
                                                                      r  genblk1.sum_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.710 r  genblk1.sum_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.021    in7[24]
                                                                      r  genblk1.sum[24]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295    11.316 r  genblk1.sum[24]_i_1/O
                         net (fo=1, unplaced)         0.000    11.316    genblk1.sum[24]_i_1_n_0
                         FDRE                                         r  genblk1.sum_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[24]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.sum_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.249ns  (logic 8.525ns (75.781%)  route 2.724ns (24.219%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  genblk1.sum1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  genblk1.sum1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    genblk1.sum1__0_n_106
                                                                      r  genblk1.sum1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  genblk1.sum1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    genblk1.sum1__1_n_105
                                                                      r  genblk1.sum[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  genblk1.sum[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    genblk1.sum[19]_i_10_n_0
                                                                      r  genblk1.sum_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  genblk1.sum_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.565    genblk1.sum_reg[19]_i_7_n_4
                                                                      r  genblk1.sum[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  genblk1.sum[19]_i_3/O
                         net (fo=1, unplaced)         0.000     9.872    genblk1.sum[19]_i_3_n_0
                                                                      r  genblk1.sum_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  genblk1.sum_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    genblk1.sum_reg[19]_i_2_n_0
                                                                      r  genblk1.sum_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.504 r  genblk1.sum_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    10.956    in7[22]
                                                                      r  genblk1.sum[22]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.293    11.249 r  genblk1.sum[22]_i_1/O
                         net (fo=1, unplaced)         0.000    11.249    genblk1.sum[22]_i_1_n_0
                         FDRE                                         r  genblk1.sum_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.sum_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            genblk1.ap_ctrl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[10]
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[10]/C

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            genblk1.ap_ctrl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[11]/C

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            genblk1.ap_ctrl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[12]
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[12]/C

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            genblk1.ap_ctrl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[13]/C

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            genblk1.ap_ctrl_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[14]
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[14]/C

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            genblk1.ap_ctrl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[15]/C

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            genblk1.ap_ctrl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[16]
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[16]/C

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            genblk1.ap_ctrl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[17]
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[17]/C

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            genblk1.ap_ctrl_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[18]
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[18]/C

Slack:                    inf
  Source:                 wdata[19]
                            (input port)
  Destination:            genblk1.ap_ctrl_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[19] (IN)
                         net (fo=0)                   0.000     0.000    wdata[19]
                                                                      r  wdata_IBUF[19]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[19]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[19]
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=112, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.ap_ctrl_reg_reg[19]/C





