#!/bin/bash -f
# Vivado (TM) v2015.3 (64-bit)
#
# Filename    : BoardDesign_0.sh
# Simulator   : Cadence Incisive Enterprise Simulator
# Description : Simulation script for compiling, elaborating and verifying the project source files.
#               The script will automatically create the design libraries sub-directories in the run
#               directory, add the library logical mappings in the simulator setup file, create default
#               'do' file, copy glbl.v into the run directory for verilog sources in the design (if any),
#               execute compilation, elaboration and simulation steps.
#
# Generated by Vivado on Wed Apr 27 20:10:13 EDT 2016
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015 
#
# usage: BoardDesign_0.sh [-help]
# usage: BoardDesign_0.sh [-lib_map_path]
# usage: BoardDesign_0.sh [-noclean_files]
# usage: BoardDesign_0.sh [-reset_run]
#
# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the
# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the
# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch
# that points to these libraries and rerun export_simulation. For more information about this switch please
# type 'export_simulation -help' in the Tcl shell.
#
# You can also point to the simulation libraries by either replacing the <SPECIFY_COMPILED_LIB_PATH> in this
# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when
# executing this script. Please type 'BoardDesign_0.sh -help' for more information.
#
# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)'
#
# ********************************************************************************************************

# Script info
echo -e "BoardDesign_0.sh - Script generated by export_simulation (Vivado v2015.3 (64-bit)-id)\n"

# Script usage
usage()
{
  msg="Usage: BoardDesign_0.sh [-help]\n\
Usage: BoardDesign_0.sh [-lib_map_path]\n\
Usage: BoardDesign_0.sh [-reset_run]\n\
Usage: BoardDesign_0.sh [-noclean_files]\n\n\
[-help] -- Print help information for this script\n\n\
[-lib_map_path <path>] -- Compiled simulation library directory path. The simulation library is compiled\n\
using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\
[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\
from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\
-noclean_files switch.\n\n\
[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n"
  echo -e $msg
  exit 1
}

if [[ ($# == 1 ) && ($1 != "-lib_map_path" && $1 != "-noclean_files" && $1 != "-reset_run" && $1 != "-help" && $1 != "-h") ]]; then
  echo -e "ERROR: Unknown option specified '$1' (type \"./BoardDesign_0.sh -help\" for more information)\n"
  exit 1
fi

if [[ ($1 == "-help" || $1 == "-h") ]]; then
  usage
fi

# STEP: setup
setup()
{
  case $1 in
    "-lib_map_path" )
      if [[ ($2 == "") ]]; then
        echo -e "ERROR: Simulation library directory path not specified (type \"./BoardDesign_0.sh -help\" for more information)\n"
        exit 1
      fi
      # precompiled simulation library directory path
     create_lib_mappings $2
     touch hdl.var
     copy_glbl_file
    ;;
    "-reset_run" )
      reset_run
      echo -e "INFO: Simulation run files deleted.\n"
      exit 0
    ;;
    "-noclean_files" )
      # do not remove previous data
    ;;
    * )
     create_lib_mappings $2
     touch hdl.var
     copy_glbl_file
  esac

  # Add any setup/initialization commands here:-

  # <user specific commands>

}

# Copy glbl.v file into run directory
copy_glbl_file()
{
  glbl_file="glbl.v"
  src_file="/opt/Xilinx/Vivado/2015.3/data/verilog/src/glbl.v"
  if [[ ! -e $glbl_file ]]; then
    cp $src_file .
  fi
}

# Remove generated data from the previous run and re-create setup files/library mappings
reset_run()
{
  files_to_remove=(ncsim.key irun.key ncvlog.log ncvhdl.log compile.log elaborate.log simulate.log run.log waves.shm INCA_libs)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done
}

# Main steps
run()
{
  setup $1 $2
  compile
  elaborate
  simulate
}

# Create design library directory paths and define design library mappings in cds.lib
create_lib_mappings()
{
  libs=(xil_defaultlib blk_mem_gen_v8_3_0 lib_cdc_v1_0_2 proc_sys_reset_v5_0_8 generic_baseblocks_v2_1_0 fifo_generator_v13_0_0 axi_data_fifo_v2_1_5 axi_infrastructure_v1_1_0 axi_register_slice_v2_1_6 axi_protocol_converter_v2_1_6)
  file="cds.lib"
  dir="ies"

  if [[ -e $file ]]; then
    rm -f $file
  fi

  if [[ -e $dir ]]; then
    rm -rf $dir
  fi

  touch $file
  lib_map_path="<SPECIFY_COMPILED_LIB_PATH>"
  if [[ ($1 != "" && -e $1) ]]; then
    lib_map_path="$1"
  else
    echo -e "ERROR: Compiled simulation library directory path not specified or does not exist (type "./top.sh -help" for more information)\n"
  fi
  incl_ref="INCLUDE $lib_map_path/cds.lib"
  echo $incl_ref >> $file

  for (( i=0; i<${#libs[*]}; i++ )); do
    lib="${libs[i]}"
    lib_dir="$dir/$lib"
    if [[ ! -e $lib_dir ]]; then
      mkdir -p $lib_dir
      mapping="DEFINE $lib $dir/$lib"
      echo $mapping >> $file
    fi
  done
}


# RUN_STEP: <compile>
compile()
{
  # Directory path for design sources and include directories (if any) wrt this path
  ref_dir="."
  # Command line options
  opts_ver="-64bit -messages -logfile ncvlog.log -append_log"
  opts_vhd="-64bit -V93 -RELAX -logfile ncvhdl.log -append_log"

  # Compile design files
  ncvlog -work xil_defaultlib $opts_ver +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl" +incdir+"$ref_dir/../../../bd/BoardDesign_0/ip/BoardDesign_0_processing_system7_0_0" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ip/BoardDesign_0_processing_system7_0_0" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/vga_v1_0/drivers/VGA_v1_0/src" +incdir+"$ref_dir/../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" +incdir+"$ref_dir/../../../ipstatic/processing_system7_bfm_v2_0/hdl" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ssw_hp.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_sparse_mem.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_reg_map.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ocm_mem.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_fmsw_gp.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_regc.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ocmc.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_interconnect_model.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_reset.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_clock.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ddrc.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_slave.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_master.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_afi_slave.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v" \
    "$ref_dir/./../../../bd/BoardDesign_0/ip/BoardDesign_0_processing_system7_0_0/sim/BoardDesign_0_processing_system7_0_0.v" \

  ncvhdl -work blk_mem_gen_v8_3_0 $opts_vhd \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ip/BoardDesign_0_VGA_0_0/src/blk_mem_gen_pixel/blk_mem_gen_v8_3_0/simulation/blk_mem_gen_v8_3.vhd" \
    "$ref_dir/./../../../bd/BoardDesign_0/ip/BoardDesign_0_VGA_0_0/src/blk_mem_gen_pixel/sim/blk_mem_gen_pixel.vhd" \

  ncvhdl -work xil_defaultlib $opts_vhd \
    "$ref_dir/./../../../bd/BoardDesign_0/ipshared/xilinx.com/vga_v1_0/src/DownSample.vhd" \
    "$ref_dir/./../../../bd/BoardDesign_0/ipshared/xilinx.com/vga_v1_0/src/VGA.vhd" \
    "$ref_dir/./../../../bd/BoardDesign_0/ipshared/xilinx.com/vga_v1_0/hdl/VGA_v1_0.vhd" \
    "$ref_dir/./../../../bd/BoardDesign_0/ipshared/xilinx.com/vga_v1_0/src/VGA_controller.vhd" \
    "$ref_dir/./../../../bd/BoardDesign_0/ipshared/xilinx.com/vga_v1_0/src/axi_fb_controller.vhd" \
    "$ref_dir/./../../../bd/BoardDesign_0/ipshared/xilinx.com/vga_v1_0/src/axi_config_controller.vhd" \
    "$ref_dir/./../../../bd/BoardDesign_0/ip/BoardDesign_0_VGA_0_0/sim/BoardDesign_0_VGA_0_0.vhd" \

  ncvhdl -work lib_cdc_v1_0_2 $opts_vhd \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd" \

  ncvhdl -work proc_sys_reset_v5_0_8 $opts_vhd \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd" \

  ncvhdl -work xil_defaultlib $opts_vhd \
    "$ref_dir/./../../../bd/BoardDesign_0/ip/BoardDesign_0_proc_sys_reset_0_0/sim/BoardDesign_0_proc_sys_reset_0_0.vhd" \
    "$ref_dir/./../../../bd/BoardDesign_0/hdl/BoardDesign_0.vhd" \
    "$ref_dir/./../../../bd/BoardDesign_0/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.vhd" \
    "$ref_dir/./../../../bd/BoardDesign_0/ip/BoardDesign_0_xlconcat_0_0/sim/BoardDesign_0_xlconcat_0_0.vhd" \
    "$ref_dir/./../../../bd/BoardDesign_0/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd" \
    "$ref_dir/./../../../bd/BoardDesign_0/ip/BoardDesign_0_xlconstant_0_0/sim/BoardDesign_0_xlconstant_0_0.vhd" \
    "$ref_dir/./../../../bd/BoardDesign_0/ip/BoardDesign_0_xlconstant_0_1/sim/BoardDesign_0_xlconstant_0_1.vhd" \
    "$ref_dir/./../../../bd/BoardDesign_0/ip/BoardDesign_0_xlconcat_0_1/sim/BoardDesign_0_xlconcat_0_1.vhd" \
    "$ref_dir/./../../../bd/BoardDesign_0/ip/BoardDesign_0_xlconstant_0_2/sim/BoardDesign_0_xlconstant_0_2.vhd" \
    "$ref_dir/./../../../bd/BoardDesign_0/ip/BoardDesign_0_xlconcat_0_2/sim/BoardDesign_0_xlconcat_0_2.vhd" \

  ncvlog -work generic_baseblocks_v2_1_0 $opts_ver +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl" +incdir+"$ref_dir/../../../bd/BoardDesign_0/ip/BoardDesign_0_processing_system7_0_0" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ip/BoardDesign_0_processing_system7_0_0" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/vga_v1_0/drivers/VGA_v1_0/src" +incdir+"$ref_dir/../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" +incdir+"$ref_dir/../../../ipstatic/processing_system7_bfm_v2_0/hdl" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" \

  ncvhdl -work fifo_generator_v13_0_0 $opts_vhd \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/fifo_generator_v13_0/simulation/fifo_generator_vhdl_beh.vhd" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_rfs.vhd" \

  ncvlog -work axi_data_fifo_v2_1_5 $opts_ver +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl" +incdir+"$ref_dir/../../../bd/BoardDesign_0/ip/BoardDesign_0_processing_system7_0_0" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ip/BoardDesign_0_processing_system7_0_0" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/vga_v1_0/drivers/VGA_v1_0/src" +incdir+"$ref_dir/../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" +incdir+"$ref_dir/../../../ipstatic/processing_system7_bfm_v2_0/hdl" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" \

  ncvlog -work axi_infrastructure_v1_1_0 $opts_ver +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl" +incdir+"$ref_dir/../../../bd/BoardDesign_0/ip/BoardDesign_0_processing_system7_0_0" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ip/BoardDesign_0_processing_system7_0_0" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/vga_v1_0/drivers/VGA_v1_0/src" +incdir+"$ref_dir/../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" +incdir+"$ref_dir/../../../ipstatic/processing_system7_bfm_v2_0/hdl" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" \

  ncvlog -work axi_register_slice_v2_1_6 $opts_ver +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl" +incdir+"$ref_dir/../../../bd/BoardDesign_0/ip/BoardDesign_0_processing_system7_0_0" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ip/BoardDesign_0_processing_system7_0_0" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/vga_v1_0/drivers/VGA_v1_0/src" +incdir+"$ref_dir/../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" +incdir+"$ref_dir/../../../ipstatic/processing_system7_bfm_v2_0/hdl" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" \

  ncvlog -work axi_protocol_converter_v2_1_6 $opts_ver +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl" +incdir+"$ref_dir/../../../bd/BoardDesign_0/ip/BoardDesign_0_processing_system7_0_0" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ip/BoardDesign_0_processing_system7_0_0" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/vga_v1_0/drivers/VGA_v1_0/src" +incdir+"$ref_dir/../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" +incdir+"$ref_dir/../../../ipstatic/processing_system7_bfm_v2_0/hdl" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v" \
    "$ref_dir/./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v" \

  ncvlog -work xil_defaultlib $opts_ver +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/processing_system7_bfm_v2_0/hdl" +incdir+"$ref_dir/../../../bd/BoardDesign_0/ip/BoardDesign_0_processing_system7_0_0" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ip/BoardDesign_0_processing_system7_0_0" +incdir+"$ref_dir/../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/vga_v1_0/drivers/VGA_v1_0/src" +incdir+"$ref_dir/../../../ipstatic/axi_infrastructure_v1_1/hdl/verilog" +incdir+"$ref_dir/../../../ipstatic/processing_system7_bfm_v2_0/hdl" \
    "$ref_dir/./../../../bd/BoardDesign_0/ip/BoardDesign_0_auto_pc_0/sim/BoardDesign_0_auto_pc_0.v" \
    "$ref_dir/./../../../bd/BoardDesign_0/ip/BoardDesign_0_auto_pc_1/sim/BoardDesign_0_auto_pc_1.v" \


  ncvlog $opts_ver -work xil_defaultlib \
    "./glbl.v"

}

# RUN_STEP: <elaborate>
elaborate()
{
  opts="-loadvpi "/opt/Xilinx/Vivado/2015.3/lib/lnx64.o/libxil_ncsim.so:xilinx_register_systf" -64bit -relax -access +rwc -messages -logfile elaborate.log -timescale 1ps/1ps"
  libs="-libname unisims_ver -libname unimacro_ver -libname secureip -libname xil_defaultlib -libname blk_mem_gen_v8_3_0 -libname lib_cdc_v1_0_2 -libname proc_sys_reset_v5_0_8 -libname generic_baseblocks_v2_1_0 -libname fifo_generator_v13_0_0 -libname axi_data_fifo_v2_1_5 -libname axi_infrastructure_v1_1_0 -libname axi_register_slice_v2_1_6 -libname axi_protocol_converter_v2_1_6"
  ncelab $opts xil_defaultlib.BoardDesign_0 xil_defaultlib.glbl $libs
}

# RUN_STEP: <simulate>
simulate()
{
  opts="-64bit -logfile simulate.log"
  ncsim $opts xil_defaultlib.BoardDesign_0 -input simulate.do
}
# Script usage
usage()
{
  msg="Usage: BoardDesign_0.sh [-help]\n\
Usage: BoardDesign_0.sh [-lib_map_path]\n\
Usage: BoardDesign_0.sh [-reset_run]\n\
Usage: BoardDesign_0.sh [-noclean_files]\n\n\
[-help] -- Print help information for this script\n\n\
[-lib_map_path <path>] -- Compiled simulation library directory path. The simulation library is compiled\n\
using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\
[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\
from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\
-noclean_files switch.\n\n\
[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n"
  echo -e $msg
  exit 1
}


# Launch script
run $1 $2
