###############################################################################
#
# IAR ELF Linker V8.40.1.212/W32 for ARM                  15/Dec/2020  00:30:01
# Copyright 2007-2019 IAR Systems AB.
#
#    Output file  =
#        C:\UW_GitRepo\embsys310\Final Project\Final Project\EWARM\Final
#        Project\Exe\Final Project.out
#    Map file     =
#        C:\UW_GitRepo\embsys310\Final Project\Final Project\EWARM\Final
#        Project\List\Final Project.map
#    Command line =
#        -f C:\Users\navde\AppData\Local\Temp\EW2F26.tmp
#        ("C:\UW_GitRepo\embsys310\Final Project\Final Project\EWARM\Final
#        Project\Obj\main.o" "C:\UW_GitRepo\embsys310\Final Project\Final
#        Project\EWARM\Final Project\Obj\startup_stm32l475xx.o"
#        "C:\UW_GitRepo\embsys310\Final Project\Final Project\EWARM\Final
#        Project\Obj\stm32l4xx_hal.o" "C:\UW_GitRepo\embsys310\Final
#        Project\Final Project\EWARM\Final Project\Obj\stm32l4xx_hal_cortex.o"
#        "C:\UW_GitRepo\embsys310\Final Project\Final Project\EWARM\Final
#        Project\Obj\stm32l4xx_hal_dma.o" "C:\UW_GitRepo\embsys310\Final
#        Project\Final Project\EWARM\Final Project\Obj\stm32l4xx_hal_dma_ex.o"
#        "C:\UW_GitRepo\embsys310\Final Project\Final Project\EWARM\Final
#        Project\Obj\stm32l4xx_hal_exti.o" "C:\UW_GitRepo\embsys310\Final
#        Project\Final Project\EWARM\Final Project\Obj\stm32l4xx_hal_flash.o"
#        "C:\UW_GitRepo\embsys310\Final Project\Final Project\EWARM\Final
#        Project\Obj\stm32l4xx_hal_flash_ex.o" "C:\UW_GitRepo\embsys310\Final
#        Project\Final Project\EWARM\Final
#        Project\Obj\stm32l4xx_hal_flash_ramfunc.o"
#        "C:\UW_GitRepo\embsys310\Final Project\Final Project\EWARM\Final
#        Project\Obj\stm32l4xx_hal_gpio.o" "C:\UW_GitRepo\embsys310\Final
#        Project\Final Project\EWARM\Final Project\Obj\stm32l4xx_hal_i2c.o"
#        "C:\UW_GitRepo\embsys310\Final Project\Final Project\EWARM\Final
#        Project\Obj\stm32l4xx_hal_i2c_ex.o" "C:\UW_GitRepo\embsys310\Final
#        Project\Final Project\EWARM\Final Project\Obj\stm32l4xx_hal_msp.o"
#        "C:\UW_GitRepo\embsys310\Final Project\Final Project\EWARM\Final
#        Project\Obj\stm32l4xx_hal_pwr.o" "C:\UW_GitRepo\embsys310\Final
#        Project\Final Project\EWARM\Final Project\Obj\stm32l4xx_hal_pwr_ex.o"
#        "C:\UW_GitRepo\embsys310\Final Project\Final Project\EWARM\Final
#        Project\Obj\stm32l4xx_hal_rcc.o" "C:\UW_GitRepo\embsys310\Final
#        Project\Final Project\EWARM\Final Project\Obj\stm32l4xx_hal_rcc_ex.o"
#        "C:\UW_GitRepo\embsys310\Final Project\Final Project\EWARM\Final
#        Project\Obj\stm32l4xx_hal_tim.o" "C:\UW_GitRepo\embsys310\Final
#        Project\Final Project\EWARM\Final Project\Obj\stm32l4xx_hal_tim_ex.o"
#        "C:\UW_GitRepo\embsys310\Final Project\Final Project\EWARM\Final
#        Project\Obj\stm32l4xx_it.o" "C:\UW_GitRepo\embsys310\Final
#        Project\Final Project\EWARM\Final Project\Obj\system_stm32l4xx.o"
#        --redirect _Printf=_PrintfFull --redirect _Scanf=_ScanfFull
#        --no_out_extension -o "C:\UW_GitRepo\embsys310\Final Project\Final
#        Project\EWARM\Final Project\Exe\Final Project.out" --map
#        "C:\UW_GitRepo\embsys310\Final Project\Final Project\EWARM\Final
#        Project\List\Final Project.map" --config
#        "C:\UW_GitRepo\embsys310\Final Project\Final
#        Project\EWARM/stm32l475xx_flash.icf" --semihosting --entry
#        __iar_program_start --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The basic heap was selected because some modules are built with
size limitations (and not runtime checking), and --advanced_heap
was not specified.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at address 0x800'0000 { ro section .intvec };
"P1":  place in [from 0x800'0000 to 0x80f'ffff] { ro };
define block CSTACK with size = 1K, alignment = 8 { };
define block HEAP with size = 512, alignment = 8 { };
"P2":  place in [from 0x2000'0000 to 0x2001'7fff] {
          rw, block CSTACK, block HEAP };
"P3":  place in [from 0x2000'0000 to 0x2001'7fff] { };
initialize by copy { rw };

  Section            Kind         Address    Size  Object
  -------            ----         -------    ----  ------
"A0":                                       0x188
  .intvec            ro code   0x800'0000   0x188  startup_stm32l475xx.o [1]
                             - 0x800'0188   0x188

"P1":                                      0x1b94
  .text              ro code   0x800'0188   0x7fe  stm32l4xx_hal_tim.o [1]
  .text              ro code   0x800'0986    0x3a  zero_init3.o [4]
  .text              ro code   0x800'09c0    0xf0  stm32l4xx_hal_msp.o [1]
  .text              ro code   0x800'0ab0     0x2  stm32l4xx_hal_tim.o [1]
  .text              ro code   0x800'0ab2    0x14  memset.o [4]
  .text              ro code   0x800'0ac6    0x2e  copy_init3.o [4]
  .text              ro code   0x800'0af4   0x212  stm32l4xx_hal_gpio.o [1]
  .text              ro code   0x800'0d08    0x66  ABImemset.o [4]
  .text              ro code   0x800'0d70   0x6bc  stm32l4xx_hal_rcc.o [1]
  .text              ro code   0x800'142c    0x44  stm32l4xx_hal.o [1]
  .text              ro code   0x800'1470     0xc  stm32l4xx_hal.o [1]
  .text              ro code   0x800'147c    0x84  stm32l4xx_hal_pwr_ex.o [1]
  .text              ro code   0x800'1500    0xc8  stm32l4xx_hal_cortex.o [1]
  .text              ro code   0x800'15c8   0x308  main.o [1]
  .text              ro code   0x800'18d0    0x1e  stm32l4xx_hal.o [1]
  .text              ro code   0x800'18f0   0x118  stm32l4xx_hal_tim_ex.o [1]
  .text              ro code   0x800'1a08    0x28  stm32l4xx_hal.o [1]
  .text              ro code   0x800'1a30    0x5c  system_stm32l4xx.o [1]
  .rodata            const     0x800'1a8c    0x30  system_stm32l4xx.o [1]
  .text              ro code   0x800'1abc    0x30  stm32l4xx_it.o [1]
  .text              ro code   0x800'1aec    0x10  stm32l4xx_hal.o [1]
  .text              ro code   0x800'1afc    0x28  data_init.o [4]
  .text              ro code   0x800'1b24    0x22  fpinit_M.o [3]
  .iar.init_table    const     0x800'1b48    0x24  - Linker created -
  .text              ro code   0x800'1b6c    0x1e  cmain.o [4]
  .text              ro code   0x800'1b8a     0x4  low_level_init.o [2]
  .text              ro code   0x800'1b8e     0x4  exit.o [2]
  .text              ro code   0x800'1b94     0xa  cexit.o [4]
  .text              ro code   0x800'1ba0    0x14  exit.o [5]
  .text              ro code   0x800'1bb4    0x10  startup_stm32l475xx.o [1]
  Initializer bytes  const     0x800'1bc4    0x10  <for P2-P3-1>
  .text              ro code   0x800'1bd4     0xc  cstartup_M.o [4]
  .text              ro code   0x800'1be0     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1be4     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1be8     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1bec     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1bf0     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1bf4     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1bf8     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1bfc     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c00     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c04     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c08     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c0c     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c10     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c14     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c18     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c1c     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c20     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c24     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c28     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c2c     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c30     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c34     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c38     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c3c     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c40     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c44     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c48     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c4c     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c50     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c54     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c58     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c5c     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c60     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c64     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c68     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c6c     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c70     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c74     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c78     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c7c     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c80     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c84     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c88     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c8c     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c90     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c94     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c98     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1c9c     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1ca0     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1ca4     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1ca8     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1cac     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1cb0     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1cb4     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1cb8     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1cbc     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1cc0     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1cc4     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1cc8     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1ccc     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1cd0     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1cd4     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1cd8     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1cdc     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1ce0     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1ce4     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1ce8     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1cec     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1cf0     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1cf4     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1cf8     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1cfc     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1d00     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1d04     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1d08     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1d0c     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1d10     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1d14     0x4  startup_stm32l475xx.o [1]
  .text              ro code   0x800'1d18     0x4  startup_stm32l475xx.o [1]
  .rodata            const     0x800'1d1c     0x0  zero_init3.o [4]
  .rodata            const     0x800'1d1c     0x0  copy_init3.o [4]
                             - 0x800'1d1c  0x1b94

"P2-P3", part 1 of 3:                        0x10
  P2-P3-1                     0x2000'0000    0x10  <Init block>
    .data            inited   0x2000'0000     0xc  stm32l4xx_hal.o [1]
    .data            inited   0x2000'000c     0x4  system_stm32l4xx.o [1]
                            - 0x2000'0010    0x10

"P2-P3", part 2 of 3:                        0x9c
  .bss               zero     0x2000'0010    0x50  main.o [1]
  .bss               zero     0x2000'0060    0x4c  main.o [1]
                            - 0x2000'00ac    0x9c

"P2-P3", part 3 of 3:                       0x400
  CSTACK                      0x2000'00b0   0x400  <Block>
    CSTACK           uninit   0x2000'00b0   0x400  <Block tail>
                            - 0x2000'04b0   0x400

Unused ranges:

         From           To      Size
         ----           --      ----
   0x800'1d1c   0x80f'ffff  0xf'e2e4
  0x2000'00ac  0x2000'00af       0x4
  0x2000'04b0  0x2001'7fff  0x1'7b50


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Zero (__iar_zero_init3)
    1 destination range, total size 0x9c:
          0x2000'0010  0x9c

Copy (__iar_copy_init3)
    1 source range, total size 0x10:
           0x800'1bc4  0x10
    1 destination range, total size 0x10:
          0x2000'0000  0x10



*******************************************************************************
*** MODULE SUMMARY
***

    Module                  ro code  ro data  rw data
    ------                  -------  -------  -------
command line/config:
    -------------------------------------------------
    Total:

C:\UW_GitRepo\embsys310\Final Project\Final Project\EWARM\Final Project\Obj: [1]
    main.o                      776               156
    startup_stm32l475xx.o       724
    stm32l4xx_hal.o             166       12       12
    stm32l4xx_hal_cortex.o      200
    stm32l4xx_hal_gpio.o        530
    stm32l4xx_hal_msp.o         240
    stm32l4xx_hal_pwr_ex.o      132
    stm32l4xx_hal_rcc.o       1'724
    stm32l4xx_hal_tim.o       2'048
    stm32l4xx_hal_tim_ex.o      280
    stm32l4xx_it.o               48
    system_stm32l4xx.o           92       52        4
    -------------------------------------------------
    Total:                    6'960       64      172

dl7M_tln.a: [2]
    exit.o                        4
    low_level_init.o              4
    -------------------------------------------------
    Total:                        8

m7M_tls.a: [3]
    fpinit_M.o                   34
    -------------------------------------------------
    Total:                       34

rt7M_tl.a: [4]
    ABImemset.o                 102
    cexit.o                      10
    cmain.o                      30
    copy_init3.o                 46
    cstartup_M.o                 12
    data_init.o                  40
    memset.o                     20
    zero_init3.o                 58
    -------------------------------------------------
    Total:                      318

shb_l.a: [5]
    exit.o                       20
    -------------------------------------------------
    Total:                       20

    Gaps                         10        2
    Linker created                        36    1'024
-----------------------------------------------------
    Grand Total:              7'350      102    1'196


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address   Size  Type      Object
-----                       -------   ----  ----      ------
.iar.init_table$$Base    0x800'1b48          --   Gb  - Linker created -
.iar.init_table$$Limit   0x800'1b6c          --   Gb  - Linker created -
?main                    0x800'1b6d         Code  Gb  cmain.o [4]
AHBPrescTable            0x800'1a7c   0x10  Data  Gb  system_stm32l4xx.o [1]
BusFault_Handler         0x800'1ac3    0x2  Code  Gb  stm32l4xx_it.o [1]
CSTACK$$Base            0x2000'00b0          --   Gb  - Linker created -
CSTACK$$Limit           0x2000'04b0          --   Gb  - Linker created -
DebugMon_Handler         0x800'1ac9    0x2  Code  Gb  stm32l4xx_it.o [1]
EXTI15_10_IRQHandler     0x800'1ad1   0x16  Code  Gb  stm32l4xx_it.o [1]
HAL_Delay                0x800'1a09   0x28  Code  Wk  stm32l4xx_hal.o [1]
HAL_GPIO_EXTI_IRQHandler
                         0x800'0ccb   0x10  Code  Gb  stm32l4xx_hal_gpio.o [1]
HAL_GPIO_Init            0x800'0af5  0x1bc  Code  Gb  stm32l4xx_hal_gpio.o [1]
HAL_GPIO_TogglePin       0x800'0cbb   0x10  Code  Gb  stm32l4xx_hal_gpio.o [1]
HAL_GPIO_WritePin        0x800'0cb1    0xa  Code  Gb  stm32l4xx_hal_gpio.o [1]
HAL_GetTick              0x800'1471    0xc  Code  Wk  stm32l4xx_hal.o [1]
HAL_IncTick              0x800'1aed   0x10  Code  Wk  stm32l4xx_hal.o [1]
HAL_Init                 0x800'18d1   0x1e  Code  Gb  stm32l4xx_hal.o [1]
HAL_InitTick             0x800'142d   0x44  Code  Wk  stm32l4xx_hal.o [1]
HAL_MspInit              0x800'09c1   0x2c  Code  Gb  stm32l4xx_hal_msp.o [1]
HAL_NVIC_EnableIRQ       0x800'1571   0x16  Code  Gb  stm32l4xx_hal_cortex.o [1]
HAL_NVIC_SetPriority     0x800'1535   0x3a  Code  Gb  stm32l4xx_hal_cortex.o [1]
HAL_NVIC_SetPriorityGrouping
                         0x800'151b   0x1a  Code  Gb  stm32l4xx_hal_cortex.o [1]
HAL_PWREx_ControlVoltageScaling
                         0x800'1489   0x5c  Code  Gb  stm32l4xx_hal_pwr_ex.o [1]
HAL_PWREx_GetVoltageRange
                         0x800'147d    0xc  Code  Gb  stm32l4xx_hal_pwr_ex.o [1]
HAL_RCC_ClockConfig      0x800'11db  0x100  Code  Gb  stm32l4xx_hal_rcc.o [1]
HAL_RCC_GetSysClockFreq
                         0x800'12ef   0x92  Code  Gb  stm32l4xx_hal_rcc.o [1]
HAL_RCC_OscConfig        0x800'0d71  0x43e  Code  Gb  stm32l4xx_hal_rcc.o [1]
HAL_SYSTICK_Config       0x800'1587   0x28  Code  Gb  stm32l4xx_hal_cortex.o [1]
HAL_TIMEx_ConfigBreakDeadTime
                         0x800'196b   0x84  Code  Gb  stm32l4xx_hal_tim_ex.o [1]
HAL_TIMEx_MasterConfigSynchronization
                         0x800'18f1   0x7a  Code  Gb  stm32l4xx_hal_tim_ex.o [1]
HAL_TIM_Base_Init        0x800'0189   0x1a  Code  Gb  stm32l4xx_hal_tim.o [1]
HAL_TIM_Base_MspInit     0x800'09ed   0x3a  Code  Gb  stm32l4xx_hal_msp.o [1]
HAL_TIM_ConfigClockSource
                         0x800'0507   0x90  Code  Gb  stm32l4xx_hal_tim.o [1]
HAL_TIM_MspPostInit      0x800'0a27   0x6e  Code  Gb  stm32l4xx_hal_msp.o [1]
HAL_TIM_PWM_ConfigChannel
                         0x800'03f9  0x102  Code  Gb  stm32l4xx_hal_tim.o [1]
HAL_TIM_PWM_Init         0x800'01cd   0x1a  Code  Gb  stm32l4xx_hal_tim.o [1]
HAL_TIM_PWM_Start        0x800'01e7   0xc8  Code  Gb  stm32l4xx_hal_tim.o [1]
HAL_TIM_PWM_Stop         0x800'02f7   0x7c  Code  Gb  stm32l4xx_hal_tim.o [1]
HardFault_Handler        0x800'1abf    0x2  Code  Gb  stm32l4xx_it.o [1]
MSIRangeTable            0x800'1a8c   0x30  Data  Gb  system_stm32l4xx.o [1]
MemManage_Handler        0x800'1ac1    0x2  Code  Gb  stm32l4xx_it.o [1]
NMI_Handler              0x800'1abd    0x2  Code  Gb  stm32l4xx_it.o [1]
PendSV_Handler           0x800'1acb    0x2  Code  Gb  stm32l4xx_it.o [1]
RCC_SetFlashLatencyFromMSIRange
                         0x800'1381   0x74  Code  Lc  stm32l4xx_hal_rcc.o [1]
Region$$Table$$Base      0x800'1b48          --   Gb  - Linker created -
Region$$Table$$Limit     0x800'1b6c          --   Gb  - Linker created -
SVC_Handler              0x800'1ac7    0x2  Code  Gb  stm32l4xx_it.o [1]
SysTick_Handler          0x800'1acd    0x4  Code  Gb  stm32l4xx_it.o [1]
SystemClock_Config       0x800'1813   0x60  Code  Gb  main.o [1]
SystemCoreClock         0x2000'000c    0x4  Data  Gb  system_stm32l4xx.o [1]
SystemInit               0x800'1a31   0x3c  Code  Gb  system_stm32l4xx.o [1]
TIM_Base_SetConfig       0x800'05c1   0xac  Code  Gb  stm32l4xx_hal_tim.o [1]
TIM_CCxChannelCmd        0x800'096b   0x16  Code  Gb  stm32l4xx_hal_tim.o [1]
TIM_ETR_SetConfig        0x800'0957   0x14  Code  Gb  stm32l4xx_hal_tim.o [1]
TIM_ITRx_SetConfig       0x800'0947   0x10  Code  Lc  stm32l4xx_hal_tim.o [1]
TIM_OC1_SetConfig        0x800'066d   0x82  Code  Lc  stm32l4xx_hal_tim.o [1]
TIM_OC2_SetConfig        0x800'06ef   0x72  Code  Gb  stm32l4xx_hal_tim.o [1]
TIM_OC3_SetConfig        0x800'0761   0x70  Code  Lc  stm32l4xx_hal_tim.o [1]
TIM_OC4_SetConfig        0x800'07d1   0x4e  Code  Lc  stm32l4xx_hal_tim.o [1]
TIM_OC5_SetConfig        0x800'081f   0x54  Code  Lc  stm32l4xx_hal_tim.o [1]
TIM_OC6_SetConfig        0x800'0873   0x4e  Code  Lc  stm32l4xx_hal_tim.o [1]
TIM_TI1_ConfigInputStage
                         0x800'0905   0x1e  Code  Lc  stm32l4xx_hal_tim.o [1]
TIM_TI2_ConfigInputStage
                         0x800'0923   0x24  Code  Lc  stm32l4xx_hal_tim.o [1]
UsageFault_Handler       0x800'1ac5    0x2  Code  Gb  stm32l4xx_it.o [1]
__NVIC_SetPriority       0x800'1501   0x1a  Code  Lc  stm32l4xx_hal_cortex.o [1]
__aeabi_memset           0x800'0d09         Code  Gb  ABImemset.o [4]
__cmain                  0x800'1b6d         Code  Gb  cmain.o [4]
__exit                   0x800'1ba1   0x14  Code  Gb  exit.o [5]
__iar_Memset             0x800'0d09         Code  Gb  ABImemset.o [4]
__iar_Memset_word        0x800'0d11         Code  Gb  ABImemset.o [4]
__iar_copy_init3         0x800'0ac7   0x2e  Code  Gb  copy_init3.o [4]
__iar_data_init3         0x800'1afd   0x28  Code  Gb  data_init.o [4]
__iar_init_vfp           0x800'1b25         Code  Gb  fpinit_M.o [3]
__iar_program_start      0x800'1bd5         Code  Gb  cstartup_M.o [4]
__iar_zero_init3         0x800'0987   0x3a  Code  Gb  zero_init3.o [4]
__low_level_init         0x800'1b8b    0x4  Code  Gb  low_level_init.o [2]
__vector_table           0x800'0000         Data  Gb  startup_stm32l475xx.o [1]
_call_main               0x800'1b79         Code  Gb  cmain.o [4]
_exit                    0x800'1b95         Code  Gb  cexit.o [4]
_main                    0x800'1b87         Code  Gb  cmain.o [4]
exit                     0x800'1b8f    0x4  Code  Gb  exit.o [2]
htim15                  0x2000'0060   0x4c  Data  Gb  main.o [1]
htim2                   0x2000'0014   0x4c  Data  Gb  main.o [1]
ledState                0x2000'0010    0x1  Data  Gb  main.o [1]
main                     0x800'15c9  0x218  Code  Gb  main.o [1]
memset                   0x800'0ab3   0x14  Code  Gb  memset.o [4]
user_pwm_setvalue        0x800'187d   0x3a  Code  Gb  main.o [1]
uwTick                  0x2000'0004    0x4  Data  Gb  stm32l4xx_hal.o [1]
uwTickFreq              0x2000'0000    0x1  Data  Gb  stm32l4xx_hal.o [1]
uwTickPrio              0x2000'0008    0x4  Data  Gb  stm32l4xx_hal.o [1]


[1] = C:\UW_GitRepo\embsys310\Final Project\Final Project\EWARM\Final Project\Obj
[2] = dl7M_tln.a
[3] = m7M_tls.a
[4] = rt7M_tl.a
[5] = shb_l.a

  7'350 bytes of readonly  code memory
    102 bytes of readonly  data memory
  1'196 bytes of readwrite data memory

Errors: none
Warnings: none
