 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 40
        -max_paths 40
Design : timer0_1
Version: E-2010.12-SP5-3
Date   : Sun May  3 02:22:11 2015
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht_pg
Wire Load Model Mode: top

  Startpoint: u3/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter2_reg[0]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[0]/Q (DFFARX1)           0.4101    10.8101 r
  u3/output[0] (ndff_n8_1)               0.0000    10.8101 r
  U31/Q (AO222X1)                        0.2117    11.0217 r
  counter2_reg[0]/D (DFFNASRQX1)         0.0245    11.0463 r
  data arrival time                                11.0463

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[0]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0463
  -----------------------------------------------------------
  slack (MET)                                       0.2299


  Startpoint: u3/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter2_reg[5]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[5]/Q (DFFARX1)           0.4103    10.8103 r
  u3/output[5] (ndff_n8_1)               0.0000    10.8103 r
  U25/Q (AO222X1)                        0.2214    11.0317 r
  counter2_reg[5]/D (DFFNASRQX1)         0.0245    11.0562 r
  data arrival time                                11.0562

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[5]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0562
  -----------------------------------------------------------
  slack (MET)                                       0.2399


  Startpoint: u3/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter2_reg[4]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[4]/Q (DFFARX1)           0.4103    10.8103 r
  u3/output[4] (ndff_n8_1)               0.0000    10.8103 r
  U26/Q (AO222X1)                        0.2214    11.0317 r
  counter2_reg[4]/D (DFFNASRQX1)         0.0245    11.0562 r
  data arrival time                                11.0562

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[4]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0562
  -----------------------------------------------------------
  slack (MET)                                       0.2399


  Startpoint: u3/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter2_reg[2]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[2]/Q (DFFARX1)           0.4103    10.8103 r
  u3/output[2] (ndff_n8_1)               0.0000    10.8103 r
  U28/Q (AO222X1)                        0.2214    11.0317 r
  counter2_reg[2]/D (DFFNASRQX1)         0.0245    11.0562 r
  data arrival time                                11.0562

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[2]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0562
  -----------------------------------------------------------
  slack (MET)                                       0.2399


  Startpoint: u3/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter2_reg[3]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[3]/Q (DFFARX1)           0.4103    10.8103 r
  u3/output[3] (ndff_n8_1)               0.0000    10.8103 r
  U27/Q (AO222X1)                        0.2214    11.0317 r
  counter2_reg[3]/D (DFFNASRQX1)         0.0245    11.0562 r
  data arrival time                                11.0562

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[3]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0562
  -----------------------------------------------------------
  slack (MET)                                       0.2399


  Startpoint: u3/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter2_reg[1]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[1]/Q (DFFARX1)           0.4103    10.8103 r
  u3/output[1] (ndff_n8_1)               0.0000    10.8103 r
  U29/Q (AO222X1)                        0.2214    11.0317 r
  counter2_reg[1]/D (DFFNASRQX1)         0.0245    11.0562 r
  data arrival time                                11.0562

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[1]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0562
  -----------------------------------------------------------
  slack (MET)                                       0.2399


  Startpoint: u3/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[6]/Q (DFFARX1)           0.4103    10.8103 r
  u3/output[6] (ndff_n8_1)               0.0000    10.8103 r
  U24/Q (AO222X1)                        0.2214    11.0317 r
  counter2_reg[6]/D (DFFNASRQX1)         0.0245    11.0562 r
  data arrival time                                11.0562

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[6]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0562
  -----------------------------------------------------------
  slack (MET)                                       0.2399


  Startpoint: u3/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000    10.4000 r
  u3/output_reg[7]/Q (DFFARX1)           0.4103    10.8103 r
  u3/output[7] (ndff_n8_1)               0.0000    10.8103 r
  U30/Q (AO222X1)                        0.2214    11.0317 r
  counter2_reg[7]/D (DFFNASRQX1)         0.0245    11.0562 r
  data arrival time                                11.0562

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[7]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                      0.1163    10.8163
  data required time                               10.8163
  -----------------------------------------------------------
  data required time                               10.8163
  data arrival time                               -11.0562
  -----------------------------------------------------------
  slack (MET)                                       0.2399


  Startpoint: u5/output_reg
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u5/output_reg
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u5/output_reg/CLK (DFFARX1)            0.0000     0.4000 r
  u5/output_reg/Q (DFFARX1)              0.3865     0.7865 r
  u5/U3/Q (AO22X1)                       0.1320     0.9186 r
  u5/output_reg/D (DFFARX1)              0.0240     0.9426 r
  data arrival time                                 0.9426

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u5/output_reg/CLK (DFFARX1)            0.0000     0.7000 r
  library hold time                     -0.0931     0.6069
  data required time                                0.6069
  -----------------------------------------------------------
  data required time                                0.6069
  data arrival time                                -0.9426
  -----------------------------------------------------------
  slack (MET)                                       0.3357


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.3879     0.7879 r
  u1/U5/Q (AO22X1)                       0.1324     0.9203 r
  u1/output_reg[3]/D (DFFARX1)           0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: u1/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[5]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[5]/Q (DFFARX1)           0.3879     0.7879 r
  u1/U7/Q (AO22X1)                       0.1324     0.9203 r
  u1/output_reg[5]/D (DFFARX1)           0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[5]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: u1/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[6]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[6]/Q (DFFARX1)           0.3879     0.7879 r
  u1/U8/Q (AO22X1)                       0.1324     0.9203 r
  u1/output_reg[6]/D (DFFARX1)           0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[6]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: u1/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[7]/Q (DFFARX1)           0.3879     0.7879 r
  u1/U10/Q (AO22X1)                      0.1324     0.9203 r
  u1/output_reg[7]/D (DFFARX1)           0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.3937     0.7937 r
  u1/U4/Q (AO22X1)                       0.1361     0.9298 r
  u1/output_reg[2]/D (DFFARX1)           0.0240     0.9538 r
  data arrival time                                 0.9538

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9538
  -----------------------------------------------------------
  slack (MET)                                       0.3467


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: t0_out1_reg
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    10.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    10.8402 f
  U95/QN (NAND2X0)                       0.1326    10.9729 r
  U23/Q (AO22X1)                         0.1688    11.1416 r
  t0_out1_reg/D (DFFNASRQX1)             0.0245    11.1662 r
  data arrival time                                11.1662

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  t0_out1_reg/CLK (DFFNASRQX1)           0.0000    10.7000 f
  library hold time                      0.1168    10.8168
  data required time                               10.8168
  -----------------------------------------------------------
  data required time                               10.8168
  data arrival time                               -11.1662
  -----------------------------------------------------------
  slack (MET)                                       0.3493


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.3992     0.7992 r
  u1/U2/Q (AO22X1)                       0.1394     0.9386 r
  u1/output_reg[0]/D (DFFARX1)           0.0240     0.9626 r
  data arrival time                                 0.9626

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -0.9626
  -----------------------------------------------------------
  slack (MET)                                       0.3555


  Startpoint: u1/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[1]/Q (DFFARX1)           0.4021     0.8021 r
  u1/U3/Q (AO22X1)                       0.1402     0.9423 r
  u1/output_reg[1]/D (DFFARX1)           0.0240     0.9663 r
  data arrival time                                 0.9663

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -0.9663
  -----------------------------------------------------------
  slack (MET)                                       0.3592


  Startpoint: u5/output_reg
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u5/output_reg
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u5/output_reg/CLK (DFFARX1)            0.0000     0.4000 r
  u5/output_reg/Q (DFFARX1)              0.4186     0.8186 f
  u5/U3/Q (AO22X1)                       0.1748     0.9934 f
  u5/output_reg/D (DFFARX1)              0.0240     1.0174 f
  data arrival time                                 1.0174

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u5/output_reg/CLK (DFFARX1)            0.0000     0.7000 r
  library hold time                     -0.0535     0.6465
  data required time                                0.6465
  -----------------------------------------------------------
  data required time                                0.6465
  data arrival time                                -1.0174
  -----------------------------------------------------------
  slack (MET)                                       0.3709


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097     0.8097 r
  u1/U6/Q (AO22X1)                       0.1455     0.9552 r
  u1/output_reg[4]/D (DFFARX1)           0.0240     0.9792 r
  data arrival time                                 0.9792

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9792
  -----------------------------------------------------------
  slack (MET)                                       0.3722


  Startpoint: u3/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[0]/Q (DFFARX1)           0.4101     0.8101 r
  u3/U2/Q (AO22X1)                       0.1456     0.9557 r
  u3/output_reg[0]/D (DFFARX1)           0.0240     0.9797 r
  data arrival time                                 0.9797

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9797
  -----------------------------------------------------------
  slack (MET)                                       0.3727


  Startpoint: u3/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[1]/Q (DFFARX1)           0.4103     0.8103 r
  u3/U3/Q (AO22X1)                       0.1456     0.9559 r
  u3/output_reg[1]/D (DFFARX1)           0.0240     0.9800 r
  data arrival time                                 0.9800

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9800
  -----------------------------------------------------------
  slack (MET)                                       0.3730


  Startpoint: u3/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[2]/Q (DFFARX1)           0.4103     0.8103 r
  u3/U4/Q (AO22X1)                       0.1456     0.9559 r
  u3/output_reg[2]/D (DFFARX1)           0.0240     0.9800 r
  data arrival time                                 0.9800

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9800
  -----------------------------------------------------------
  slack (MET)                                       0.3730


  Startpoint: u3/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[3]/Q (DFFARX1)           0.4103     0.8103 r
  u3/U5/Q (AO22X1)                       0.1456     0.9559 r
  u3/output_reg[3]/D (DFFARX1)           0.0240     0.9800 r
  data arrival time                                 0.9800

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9800
  -----------------------------------------------------------
  slack (MET)                                       0.3730


  Startpoint: u3/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[4]/Q (DFFARX1)           0.4103     0.8103 r
  u3/U6/Q (AO22X1)                       0.1456     0.9559 r
  u3/output_reg[4]/D (DFFARX1)           0.0240     0.9800 r
  data arrival time                                 0.9800

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9800
  -----------------------------------------------------------
  slack (MET)                                       0.3730


  Startpoint: u3/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[5]/Q (DFFARX1)           0.4103     0.8103 r
  u3/U7/Q (AO22X1)                       0.1456     0.9559 r
  u3/output_reg[5]/D (DFFARX1)           0.0240     0.9800 r
  data arrival time                                 0.9800

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9800
  -----------------------------------------------------------
  slack (MET)                                       0.3730


  Startpoint: u3/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[6]/Q (DFFARX1)           0.4103     0.8103 r
  u3/U8/Q (AO22X1)                       0.1456     0.9559 r
  u3/output_reg[6]/D (DFFARX1)           0.0240     0.9800 r
  data arrival time                                 0.9800

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9800
  -----------------------------------------------------------
  slack (MET)                                       0.3730


  Startpoint: u3/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[7]/Q (DFFARX1)           0.4103     0.8103 r
  u3/U10/Q (AO22X1)                      0.1456     0.9559 r
  u3/output_reg[7]/D (DFFARX1)           0.0240     0.9800 r
  data arrival time                                 0.9800

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9800
  -----------------------------------------------------------
  slack (MET)                                       0.3730


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.4199     0.8199 f
  u1/U5/Q (AO22X1)                       0.1751     0.9949 f
  u1/output_reg[3]/D (DFFARX1)           0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0541     0.6459
  data required time                                0.6459
  -----------------------------------------------------------
  data required time                                0.6459
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       0.3730


  Startpoint: u1/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[5]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[5]/Q (DFFARX1)           0.4199     0.8199 f
  u1/U7/Q (AO22X1)                       0.1751     0.9949 f
  u1/output_reg[5]/D (DFFARX1)           0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[5]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0541     0.6459
  data required time                                0.6459
  -----------------------------------------------------------
  data required time                                0.6459
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       0.3730


  Startpoint: u1/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[6]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[6]/Q (DFFARX1)           0.4199     0.8199 f
  u1/U8/Q (AO22X1)                       0.1751     0.9949 f
  u1/output_reg[6]/D (DFFARX1)           0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[6]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0541     0.6459
  data required time                                0.6459
  -----------------------------------------------------------
  data required time                                0.6459
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       0.3730


  Startpoint: u1/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[7]/Q (DFFARX1)           0.4199     0.8199 f
  u1/U10/Q (AO22X1)                      0.1751     0.9949 f
  u1/output_reg[7]/D (DFFARX1)           0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0541     0.6459
  data required time                                0.6459
  -----------------------------------------------------------
  data required time                                0.6459
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       0.3730


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: t0_out1_reg
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    10.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    10.8097 r
  U95/QN (NAND2X0)                       0.1269    10.9366 f
  U91/QN (INVX0)                         0.0985    11.0352 r
  U23/Q (AO22X1)                         0.1387    11.1738 r
  t0_out1_reg/D (DFFNASRQX1)             0.0245    11.1984 r
  data arrival time                                11.1984

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  t0_out1_reg/CLK (DFFNASRQX1)           0.0000    10.7000 f
  library hold time                      0.1168    10.8168
  data required time                               10.8168
  -----------------------------------------------------------
  data required time                               10.8168
  data arrival time                               -11.1984
  -----------------------------------------------------------
  slack (MET)                                       0.3815


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.4255     0.8255 f
  u1/U4/Q (AO22X1)                       0.1781     1.0036 f
  u1/output_reg[2]/D (DFFARX1)           0.0240     1.0276 f
  data arrival time                                 1.0276

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0541     0.6459
  data required time                                0.6459
  -----------------------------------------------------------
  data required time                                0.6459
  data arrival time                                -1.0276
  -----------------------------------------------------------
  slack (MET)                                       0.3817


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.4308     0.8308 f
  u1/U2/Q (AO22X1)                       0.1808     1.0116 f
  u1/output_reg[0]/D (DFFARX1)           0.0240     1.0356 f
  data arrival time                                 1.0356

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0541     0.6459
  data required time                                0.6459
  -----------------------------------------------------------
  data required time                                0.6459
  data arrival time                                -1.0356
  -----------------------------------------------------------
  slack (MET)                                       0.3897


  Startpoint: u1/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[1]/Q (DFFARX1)           0.4334     0.8334 f
  u1/U3/Q (AO22X1)                       0.1813     1.0147 f
  u1/output_reg[1]/D (DFFARX1)           0.0240     1.0387 f
  data arrival time                                 1.0387

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0541     0.6459
  data required time                                0.6459
  -----------------------------------------------------------
  data required time                                0.6459
  data arrival time                                -1.0387
  -----------------------------------------------------------
  slack (MET)                                       0.3928


  Startpoint: u3/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[0]/Q (DFFARX1)           0.4405     0.8405 f
  u3/U2/Q (AO22X1)                       0.1860     1.0266 f
  u3/output_reg[0]/D (DFFARX1)           0.0240     1.0506 f
  data arrival time                                 1.0506

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -1.0506
  -----------------------------------------------------------
  slack (MET)                                       0.4043


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402     0.8402 f
  u1/U6/Q (AO22X1)                       0.1860     1.0262 f
  u1/output_reg[4]/D (DFFARX1)           0.0240     1.0502 f
  data arrival time                                 1.0502

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0541     0.6459
  data required time                                0.6459
  -----------------------------------------------------------
  data required time                                0.6459
  data arrival time                                -1.0502
  -----------------------------------------------------------
  slack (MET)                                       0.4043


  Startpoint: u3/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[1]/Q (DFFARX1)           0.4408     0.8408 f
  u3/U3/Q (AO22X1)                       0.1861     1.0268 f
  u3/output_reg[1]/D (DFFARX1)           0.0240     1.0509 f
  data arrival time                                 1.0509

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -1.0509
  -----------------------------------------------------------
  slack (MET)                                       0.4046


  Startpoint: u3/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[2]/Q (DFFARX1)           0.4408     0.8408 f
  u3/U4/Q (AO22X1)                       0.1861     1.0268 f
  u3/output_reg[2]/D (DFFARX1)           0.0240     1.0509 f
  data arrival time                                 1.0509

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -1.0509
  -----------------------------------------------------------
  slack (MET)                                       0.4046


  Startpoint: u3/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[3]/Q (DFFARX1)           0.4408     0.8408 f
  u3/U5/Q (AO22X1)                       0.1861     1.0268 f
  u3/output_reg[3]/D (DFFARX1)           0.0240     1.0509 f
  data arrival time                                 1.0509

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -1.0509
  -----------------------------------------------------------
  slack (MET)                                       0.4046


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[0]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0259     1.2759 r
  U99/QN (INVX0)                         0.1134     1.3893 f
  U98/QN (NAND2X0)                       0.3836     1.7729 r
  U22/Q (AO222X1)                        0.2551     2.0280 r
  counter1_reg[0]/D (DFFASRX1)           0.0267     2.0547 r
  data arrival time                                 2.0547

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[0]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1009     0.5991
  data required time                                0.5991
  -----------------------------------------------------------
  data required time                                0.5991
  data arrival time                                -2.0547
  -----------------------------------------------------------
  slack (MET)                                       1.4556


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[3]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0259     1.2759 r
  U99/QN (INVX0)                         0.1134     1.3893 f
  U98/QN (NAND2X0)                       0.3836     1.7729 r
  U57/Q (AO222X1)                        0.2551     2.0280 r
  counter1_reg[3]/D (DFFASRX1)           0.0267     2.0547 r
  data arrival time                                 2.0547

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[3]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1010     0.5990
  data required time                                0.5990
  -----------------------------------------------------------
  data required time                                0.5990
  data arrival time                                -2.0547
  -----------------------------------------------------------
  slack (MET)                                       1.4557


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[1]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0259     1.2759 r
  U99/QN (INVX0)                         0.1134     1.3893 f
  U98/QN (NAND2X0)                       0.3836     1.7729 r
  U66/Q (AO222X1)                        0.2551     2.0280 r
  counter1_reg[1]/D (DFFASRX1)           0.0267     2.0547 r
  data arrival time                                 2.0547

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[1]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.0547
  -----------------------------------------------------------
  slack (MET)                                       1.4557


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[2]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0259     1.2759 r
  U99/QN (INVX0)                         0.1134     1.3893 f
  U98/QN (NAND2X0)                       0.3836     1.7729 r
  U61/Q (AO222X1)                        0.2551     2.0280 r
  counter1_reg[2]/D (DFFASRX1)           0.0267     2.0547 r
  data arrival time                                 2.0547

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[2]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.0547
  -----------------------------------------------------------
  slack (MET)                                       1.4557


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[4]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0259     1.2759 r
  U99/QN (INVX0)                         0.1134     1.3893 f
  U98/QN (NAND2X0)                       0.3836     1.7729 r
  U52/Q (AO222X1)                        0.2551     2.0280 r
  counter1_reg[4]/D (DFFASRX1)           0.0267     2.0547 r
  data arrival time                                 2.0547

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[4]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.0547
  -----------------------------------------------------------
  slack (MET)                                       1.4557


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0259     1.2759 r
  U99/QN (INVX0)                         0.1134     1.3893 f
  U98/QN (NAND2X0)                       0.3836     1.7729 r
  U47/Q (AO222X1)                        0.2551     2.0280 r
  counter1_reg[5]/D (DFFASRX1)           0.0267     2.0547 r
  data arrival time                                 2.0547

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[5]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.0547
  -----------------------------------------------------------
  slack (MET)                                       1.4557


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0259     1.2759 r
  U99/QN (INVX0)                         0.1134     1.3893 f
  U98/QN (NAND2X0)                       0.3836     1.7729 r
  U42/Q (AO222X1)                        0.2551     2.0280 r
  counter1_reg[6]/D (DFFASRX1)           0.0267     2.0547 r
  data arrival time                                 2.0547

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[6]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.0547
  -----------------------------------------------------------
  slack (MET)                                       1.4557


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0259     1.2759 r
  U99/QN (INVX0)                         0.1134     1.3893 f
  U98/QN (NAND2X0)                       0.3836     1.7729 r
  U71/Q (AO222X1)                        0.2551     2.0280 r
  counter1_reg[7]/D (DFFASRX1)           0.0267     2.0547 r
  data arrival time                                 2.0547

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[7]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.0547
  -----------------------------------------------------------
  slack (MET)                                       1.4558


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[1]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0267     1.2767 f
  U99/QN (INVX0)                         0.1278     1.4045 r
  U98/QN (NAND2X0)                       0.3337     1.7382 f
  U66/Q (AO222X1)                        0.3176     2.0558 f
  counter1_reg[1]/D (DFFASRX1)           0.0267     2.0825 f
  data arrival time                                 2.0825

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[1]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.0825
  -----------------------------------------------------------
  slack (MET)                                       1.4562


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[2]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0267     1.2767 f
  U99/QN (INVX0)                         0.1278     1.4045 r
  U98/QN (NAND2X0)                       0.3337     1.7382 f
  U61/Q (AO222X1)                        0.3176     2.0558 f
  counter1_reg[2]/D (DFFASRX1)           0.0267     2.0825 f
  data arrival time                                 2.0825

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[2]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.0825
  -----------------------------------------------------------
  slack (MET)                                       1.4562


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[4]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0267     1.2767 f
  U99/QN (INVX0)                         0.1278     1.4045 r
  U98/QN (NAND2X0)                       0.3337     1.7382 f
  U52/Q (AO222X1)                        0.3176     2.0558 f
  counter1_reg[4]/D (DFFASRX1)           0.0267     2.0825 f
  data arrival time                                 2.0825

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[4]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.0825
  -----------------------------------------------------------
  slack (MET)                                       1.4562


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0267     1.2767 f
  U99/QN (INVX0)                         0.1278     1.4045 r
  U98/QN (NAND2X0)                       0.3337     1.7382 f
  U47/Q (AO222X1)                        0.3176     2.0558 f
  counter1_reg[5]/D (DFFASRX1)           0.0267     2.0825 f
  data arrival time                                 2.0825

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[5]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.0825
  -----------------------------------------------------------
  slack (MET)                                       1.4562


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0267     1.2767 f
  U99/QN (INVX0)                         0.1278     1.4045 r
  U98/QN (NAND2X0)                       0.3337     1.7382 f
  U42/Q (AO222X1)                        0.3176     2.0558 f
  counter1_reg[6]/D (DFFASRX1)           0.0267     2.0825 f
  data arrival time                                 2.0825

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[6]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.0825
  -----------------------------------------------------------
  slack (MET)                                       1.4562


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[3]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0267     1.2767 f
  U99/QN (INVX0)                         0.1278     1.4045 r
  U98/QN (NAND2X0)                       0.3337     1.7382 f
  U57/Q (AO222X1)                        0.3176     2.0558 f
  counter1_reg[3]/D (DFFASRX1)           0.0267     2.0825 f
  data arrival time                                 2.0825

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[3]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.0825
  -----------------------------------------------------------
  slack (MET)                                       1.4562


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0267     1.2767 f
  U99/QN (INVX0)                         0.1278     1.4045 r
  U98/QN (NAND2X0)                       0.3337     1.7382 f
  U71/Q (AO222X1)                        0.3176     2.0558 f
  counter1_reg[7]/D (DFFASRX1)           0.0267     2.0825 f
  data arrival time                                 2.0825

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[7]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0738     0.6262
  data required time                                0.6262
  -----------------------------------------------------------
  data required time                                0.6262
  data arrival time                                -2.0825
  -----------------------------------------------------------
  slack (MET)                                       1.4563


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[0]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0267     1.2767 f
  U99/QN (INVX0)                         0.1278     1.4045 r
  U98/QN (NAND2X0)                       0.3337     1.7382 f
  U22/Q (AO222X1)                        0.3176     2.0558 f
  counter1_reg[0]/D (DFFASRX1)           0.0267     2.0825 f
  data arrival time                                 2.0825

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[0]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0739     0.6261
  data required time                                0.6261
  -----------------------------------------------------------
  data required time                                0.6261
  data arrival time                                -2.0825
  -----------------------------------------------------------
  slack (MET)                                       1.4564


  Startpoint: ext_clk (clock source 'external_clock')
  Endpoint: u5/output_reg
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  input external delay                   2.0000     2.0000 r
  ext_clk (in)                           0.0008     2.0008 r
  u5/d (dff_bit_1)                       0.0000     2.0008 r
  u5/U3/Q (AO22X1)                       0.1552     2.1560 r
  u5/output_reg/D (DFFARX1)              0.0240     2.1800 r
  data arrival time                                 2.1800

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u5/output_reg/CLK (DFFARX1)            0.0000     0.7000 r
  library hold time                     -0.0931     0.6069
  data required time                                0.6069
  -----------------------------------------------------------
  data required time                                0.6069
  data arrival time                                -2.1800
  -----------------------------------------------------------
  slack (MET)                                       1.5730


  Startpoint: ext_clk (clock source 'external_clock')
  Endpoint: u5/output_reg
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  input external delay                   2.0000    12.0000 f
  ext_clk (in)                           0.0007    12.0007 f
  u5/d (dff_bit_1)                       0.0000    12.0007 f
  u5/U3/Q (AO22X1)                       0.2006    12.2013 f
  u5/output_reg/D (DFFARX1)              0.0240    12.2254 f
  data arrival time                                12.2254

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  u5/output_reg/CLK (DFFARX1)            0.0000    10.7000 r
  library hold time                     -0.0535    10.6465
  data required time                               10.6465
  -----------------------------------------------------------
  data required time                               10.6465
  data arrival time                               -12.2254
  -----------------------------------------------------------
  slack (MET)                                       1.5789


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[0]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0267     1.2767 f
  U99/QN (INVX0)                         0.1278     1.4045 r
  U98/QN (NAND2X0)                       0.3337     1.7382 f
  U93/QN (NOR2X0)                        0.3076     2.0458 r
  U22/Q (AO222X1)                        0.2226     2.2684 r
  counter1_reg[0]/D (DFFASRX1)           0.0267     2.2951 r
  data arrival time                                 2.2951

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[0]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1009     0.5991
  data required time                                0.5991
  -----------------------------------------------------------
  data required time                                0.5991
  data arrival time                                -2.2951
  -----------------------------------------------------------
  slack (MET)                                       1.6960


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[3]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0267     1.2767 f
  U99/QN (INVX0)                         0.1278     1.4045 r
  U98/QN (NAND2X0)                       0.3337     1.7382 f
  U93/QN (NOR2X0)                        0.3076     2.0458 r
  U57/Q (AO222X1)                        0.2226     2.2684 r
  counter1_reg[3]/D (DFFASRX1)           0.0267     2.2951 r
  data arrival time                                 2.2951

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[3]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1010     0.5990
  data required time                                0.5990
  -----------------------------------------------------------
  data required time                                0.5990
  data arrival time                                -2.2951
  -----------------------------------------------------------
  slack (MET)                                       1.6961


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[1]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0267     1.2767 f
  U99/QN (INVX0)                         0.1278     1.4045 r
  U98/QN (NAND2X0)                       0.3337     1.7382 f
  U93/QN (NOR2X0)                        0.3076     2.0458 r
  U66/Q (AO222X1)                        0.2226     2.2684 r
  counter1_reg[1]/D (DFFASRX1)           0.0267     2.2951 r
  data arrival time                                 2.2951

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[1]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.2951
  -----------------------------------------------------------
  slack (MET)                                       1.6962


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[2]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0267     1.2767 f
  U99/QN (INVX0)                         0.1278     1.4045 r
  U98/QN (NAND2X0)                       0.3337     1.7382 f
  U93/QN (NOR2X0)                        0.3076     2.0458 r
  U61/Q (AO222X1)                        0.2226     2.2684 r
  counter1_reg[2]/D (DFFASRX1)           0.0267     2.2951 r
  data arrival time                                 2.2951

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[2]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.2951
  -----------------------------------------------------------
  slack (MET)                                       1.6962


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[4]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0267     1.2767 f
  U99/QN (INVX0)                         0.1278     1.4045 r
  U98/QN (NAND2X0)                       0.3337     1.7382 f
  U93/QN (NOR2X0)                        0.3076     2.0458 r
  U52/Q (AO222X1)                        0.2226     2.2684 r
  counter1_reg[4]/D (DFFASRX1)           0.0267     2.2951 r
  data arrival time                                 2.2951

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[4]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.2951
  -----------------------------------------------------------
  slack (MET)                                       1.6962


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0267     1.2767 f
  U99/QN (INVX0)                         0.1278     1.4045 r
  U98/QN (NAND2X0)                       0.3337     1.7382 f
  U93/QN (NOR2X0)                        0.3076     2.0458 r
  U47/Q (AO222X1)                        0.2226     2.2684 r
  counter1_reg[5]/D (DFFASRX1)           0.0267     2.2951 r
  data arrival time                                 2.2951

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[5]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.2951
  -----------------------------------------------------------
  slack (MET)                                       1.6962


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0267     1.2767 f
  U99/QN (INVX0)                         0.1278     1.4045 r
  U98/QN (NAND2X0)                       0.3337     1.7382 f
  U93/QN (NOR2X0)                        0.3076     2.0458 r
  U42/Q (AO222X1)                        0.2226     2.2684 r
  counter1_reg[6]/D (DFFASRX1)           0.0267     2.2951 r
  data arrival time                                 2.2951

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[6]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.2951
  -----------------------------------------------------------
  slack (MET)                                       1.6962


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0267     1.2767 f
  U99/QN (INVX0)                         0.1278     1.4045 r
  U98/QN (NAND2X0)                       0.3337     1.7382 f
  U93/QN (NOR2X0)                        0.3076     2.0458 r
  U71/Q (AO222X1)                        0.2226     2.2684 r
  counter1_reg[7]/D (DFFASRX1)           0.0267     2.2951 r
  data arrival time                                 2.2951

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[7]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.2951
  -----------------------------------------------------------
  slack (MET)                                       1.6962


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[1]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0259     1.2759 r
  U99/QN (INVX0)                         0.1134     1.3893 f
  U98/QN (NAND2X0)                       0.3836     1.7729 r
  U93/QN (NOR2X0)                        0.2777     2.0506 f
  U66/Q (AO222X1)                        0.3125     2.3631 f
  counter1_reg[1]/D (DFFASRX1)           0.0267     2.3898 f
  data arrival time                                 2.3898

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[1]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.3898
  -----------------------------------------------------------
  slack (MET)                                       1.7635


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[2]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0259     1.2759 r
  U99/QN (INVX0)                         0.1134     1.3893 f
  U98/QN (NAND2X0)                       0.3836     1.7729 r
  U93/QN (NOR2X0)                        0.2777     2.0506 f
  U61/Q (AO222X1)                        0.3125     2.3631 f
  counter1_reg[2]/D (DFFASRX1)           0.0267     2.3898 f
  data arrival time                                 2.3898

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[2]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.3898
  -----------------------------------------------------------
  slack (MET)                                       1.7635


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[4]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0259     1.2759 r
  U99/QN (INVX0)                         0.1134     1.3893 f
  U98/QN (NAND2X0)                       0.3836     1.7729 r
  U93/QN (NOR2X0)                        0.2777     2.0506 f
  U52/Q (AO222X1)                        0.3125     2.3631 f
  counter1_reg[4]/D (DFFASRX1)           0.0267     2.3898 f
  data arrival time                                 2.3898

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[4]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.3898
  -----------------------------------------------------------
  slack (MET)                                       1.7635


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0259     1.2759 r
  U99/QN (INVX0)                         0.1134     1.3893 f
  U98/QN (NAND2X0)                       0.3836     1.7729 r
  U93/QN (NOR2X0)                        0.2777     2.0506 f
  U47/Q (AO222X1)                        0.3125     2.3631 f
  counter1_reg[5]/D (DFFASRX1)           0.0267     2.3898 f
  data arrival time                                 2.3898

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[5]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.3898
  -----------------------------------------------------------
  slack (MET)                                       1.7635


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0259     1.2759 r
  U99/QN (INVX0)                         0.1134     1.3893 f
  U98/QN (NAND2X0)                       0.3836     1.7729 r
  U93/QN (NOR2X0)                        0.2777     2.0506 f
  U42/Q (AO222X1)                        0.3125     2.3631 f
  counter1_reg[6]/D (DFFASRX1)           0.0267     2.3898 f
  data arrival time                                 2.3898

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[6]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.3898
  -----------------------------------------------------------
  slack (MET)                                       1.7635


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[3]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0259     1.2759 r
  U99/QN (INVX0)                         0.1134     1.3893 f
  U98/QN (NAND2X0)                       0.3836     1.7729 r
  U93/QN (NOR2X0)                        0.2777     2.0506 f
  U57/Q (AO222X1)                        0.3125     2.3631 f
  counter1_reg[3]/D (DFFASRX1)           0.0267     2.3898 f
  data arrival time                                 2.3898

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[3]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.3898
  -----------------------------------------------------------
  slack (MET)                                       1.7635


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0259     1.2759 r
  U99/QN (INVX0)                         0.1134     1.3893 f
  U98/QN (NAND2X0)                       0.3836     1.7729 r
  U93/QN (NOR2X0)                        0.2777     2.0506 f
  U71/Q (AO222X1)                        0.3125     2.3631 f
  counter1_reg[7]/D (DFFASRX1)           0.0267     2.3898 f
  data arrival time                                 2.3898

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[7]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0738     0.6262
  data required time                                0.6262
  -----------------------------------------------------------
  data required time                                0.6262
  data arrival time                                -2.3898
  -----------------------------------------------------------
  slack (MET)                                       1.7636


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: counter1_reg[0]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0259     1.2759 r
  U99/QN (INVX0)                         0.1134     1.3893 f
  U98/QN (NAND2X0)                       0.3836     1.7729 r
  U93/QN (NOR2X0)                        0.2777     2.0506 f
  U22/Q (AO222X1)                        0.3125     2.3631 f
  counter1_reg[0]/D (DFFASRX1)           0.0267     2.3898 f
  data arrival time                                 2.3898

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[0]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0739     0.6261
  data required time                                0.6261
  -----------------------------------------------------------
  data required time                                0.6261
  data arrival time                                -2.3898
  -----------------------------------------------------------
  slack (MET)                                       1.7637


  Startpoint: data_bus[1]
              (input port clocked by external_clock)
  Endpoint: u1/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  data_bus[1] (inout)                    0.0000     2.4000 r
  u1/d[1] (ndff_n8_0)                    0.0000     2.4000 r
  u1/U3/Q (AO22X1)                       0.1651     2.5651 r
  u1/output_reg[1]/D (DFFARX1)           0.0240     2.5891 r
  data arrival time                                 2.5891

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -2.5891
  -----------------------------------------------------------
  slack (MET)                                       1.9819


  Startpoint: data_bus[0]
              (input port clocked by external_clock)
  Endpoint: u1/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  data_bus[0] (inout)                    0.0000     2.4000 r
  u1/d[0] (ndff_n8_0)                    0.0000     2.4000 r
  u1/U2/Q (AO22X1)                       0.1651     2.5651 r
  u1/output_reg[0]/D (DFFARX1)           0.0240     2.5891 r
  data arrival time                                 2.5891

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -2.5891
  -----------------------------------------------------------
  slack (MET)                                       1.9820


  Startpoint: data_bus[2]
              (input port clocked by external_clock)
  Endpoint: u1/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  data_bus[2] (inout)                    0.0000     2.4000 r
  u1/d[2] (ndff_n8_0)                    0.0000     2.4000 r
  u1/U4/Q (AO22X1)                       0.1651     2.5651 r
  u1/output_reg[2]/D (DFFARX1)           0.0240     2.5891 r
  data arrival time                                 2.5891

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.5891
  -----------------------------------------------------------
  slack (MET)                                       1.9821


  Startpoint: data_bus[4]
              (input port clocked by external_clock)
  Endpoint: u1/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  data_bus[4] (inout)                    0.0000     2.4000 r
  u1/d[4] (ndff_n8_0)                    0.0000     2.4000 r
  u1/U6/Q (AO22X1)                       0.1651     2.5651 r
  u1/output_reg[4]/D (DFFARX1)           0.0240     2.5891 r
  data arrival time                                 2.5891

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.5891
  -----------------------------------------------------------
  slack (MET)                                       1.9821


  Startpoint: data_bus[0]
              (input port clocked by external_clock)
  Endpoint: u3/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  data_bus[0] (inout)                    0.0000     2.4000 r
  u3/d[0] (ndff_n8_1)                    0.0000     2.4000 r
  u3/U2/Q (AO22X1)                       0.1651     2.5651 r
  u3/output_reg[0]/D (DFFARX1)           0.0240     2.5891 r
  data arrival time                                 2.5891

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.5891
  -----------------------------------------------------------
  slack (MET)                                       1.9821


  Startpoint: data_bus[1]
              (input port clocked by external_clock)
  Endpoint: u3/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   2.0000     2.4000 r
  data_bus[1] (inout)                    0.0000     2.4000 r
  u3/d[1] (ndff_n8_1)                    0.0000     2.4000 r
  u3/U3/Q (AO22X1)                       0.1651     2.5651 r
  u3/output_reg[1]/D (DFFARX1)           0.0240     2.5891 r
  data arrival time                                 2.5891

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.5891
  -----------------------------------------------------------
  slack (MET)                                       1.9821


  Startpoint: t0_out0_reg
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  t0_out0_reg/CLK (DFFARX1)              0.0000     0.4000 r
  t0_out0_reg/Q (DFFARX1)                0.3844     0.7844 r
  U3/Q (AO22X1)                          0.2434     1.0277 r
  timer0_out (out)                       0.4643     1.4921 r
  data arrival time                                 1.4921

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -2.0000    -1.3000
  data required time                               -1.3000
  -----------------------------------------------------------
  data required time                               -1.3000
  data arrival time                                -1.4921
  -----------------------------------------------------------
  slack (MET)                                       2.7921


  Startpoint: t0_out0_reg
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  t0_out0_reg/CLK (DFFARX1)              0.0000     0.4000 r
  t0_out0_reg/Q (DFFARX1)                0.4165     0.8165 f
  U3/Q (AO22X1)                          0.2835     1.0999 f
  timer0_out (out)                       0.4643     1.5643 f
  data arrival time                                 1.5643

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -2.0000    -1.3000
  data required time                               -1.3000
  -----------------------------------------------------------
  data required time                               -1.3000
  data arrival time                                -1.5643
  -----------------------------------------------------------
  slack (MET)                                       2.8643


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    20.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    20.8097 r
  U6/Q (AND2X1)                          0.1496    20.9593 r
  U3/Q (AO22X1)                          0.2434    21.2027 r
  timer0_out (out)                       0.4643    21.6670 r
  data arrival time                                21.6670

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.6670
  -----------------------------------------------------------
  slack (MET)                                       2.9670


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    20.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    20.8097 r
  U102/QN (INVX0)                        0.0871    20.8969 f
  U101/QN (NOR2X0)                       0.1006    20.9975 r
  U3/Q (AO22X1)                          0.2135    21.2109 r
  timer0_out (out)                       0.4643    21.6753 r
  data arrival time                                21.6753

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.6753
  -----------------------------------------------------------
  slack (MET)                                       2.9753


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    20.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    20.8402 f
  U102/QN (INVX0)                        0.0921    20.9324 r
  U101/QN (NOR2X0)                       0.0911    21.0235 f
  U3/Q (AO22X1)                          0.2499    21.2734 f
  timer0_out (out)                       0.4643    21.7377 f
  data arrival time                                21.7377

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.7377
  -----------------------------------------------------------
  slack (MET)                                       3.0377


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    20.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    20.8402 f
  U6/Q (AND2X1)                          0.1481    20.9883 f
  U3/Q (AO22X1)                          0.2937    21.2820 f
  timer0_out (out)                       0.4643    21.7463 f
  data arrival time                                21.7463

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.7463
  -----------------------------------------------------------
  slack (MET)                                       3.0463


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    20.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    20.8097 r
  U6/Q (AND2X1)                          0.1496    20.9593 r
  U101/QN (NOR2X0)                       0.0835    21.0429 f
  U3/Q (AO22X1)                          0.2499    21.2928 f
  timer0_out (out)                       0.4643    21.7571 f
  data arrival time                                21.7571

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.7571
  -----------------------------------------------------------
  slack (MET)                                       3.0571


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    20.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    20.8402 f
  U6/Q (AND2X1)                          0.1481    20.9883 f
  U101/QN (NOR2X0)                       0.0920    21.0803 r
  U3/Q (AO22X1)                          0.2135    21.2938 r
  timer0_out (out)                       0.4643    21.7581 r
  data arrival time                                21.7581

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.7581
  -----------------------------------------------------------
  slack (MET)                                       3.0581


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.3937    20.7937 r
  u1/output[2] (ndff_n8_0)               0.0000    20.7937 r
  U7/Q (AO21X1)                          0.1291    20.9228 r
  U6/Q (AND2X1)                          0.1339    21.0567 r
  U3/Q (AO22X1)                          0.2434    21.3001 r
  timer0_out (out)                       0.4643    21.7644 r
  data arrival time                                21.7644

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.7644
  -----------------------------------------------------------
  slack (MET)                                       3.0644


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.3879    20.7879 r
  u1/output[3] (ndff_n8_0)               0.0000    20.7879 r
  u2/Input[3] (tsb_n8_0)                 0.0000    20.7879 r
  u2/Output_tri[3]/Z (TNBUFFX1)          0.2561    21.0440 r
  u2/Output[3] (tsb_n8_0)                0.0000    21.0440 r
  data_bus[3] (inout)                    0.7693    21.8133 r
  data arrival time                                21.8133

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8133
  -----------------------------------------------------------
  slack (MET)                                       3.1133


  Startpoint: u1/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[5]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[5]/Q (DFFARX1)           0.3879    20.7879 r
  u1/output[5] (ndff_n8_0)               0.0000    20.7879 r
  u2/Input[5] (tsb_n8_0)                 0.0000    20.7879 r
  u2/Output_tri[5]/Z (TNBUFFX1)          0.2561    21.0440 r
  u2/Output[5] (tsb_n8_0)                0.0000    21.0440 r
  data_bus[5] (inout)                    0.7693    21.8133 r
  data arrival time                                21.8133

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8133
  -----------------------------------------------------------
  slack (MET)                                       3.1133


  Startpoint: u1/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[6]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[6]/Q (DFFARX1)           0.3879    20.7879 r
  u1/output[6] (ndff_n8_0)               0.0000    20.7879 r
  u2/Input[6] (tsb_n8_0)                 0.0000    20.7879 r
  u2/Output_tri[6]/Z (TNBUFFX1)          0.2561    21.0440 r
  u2/Output[6] (tsb_n8_0)                0.0000    21.0440 r
  data_bus[6] (inout)                    0.7693    21.8133 r
  data arrival time                                21.8133

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8133
  -----------------------------------------------------------
  slack (MET)                                       3.1133


  Startpoint: u1/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[7]/Q (DFFARX1)           0.3879    20.7879 r
  u1/output[7] (ndff_n8_0)               0.0000    20.7879 r
  u2/Input[7] (tsb_n8_0)                 0.0000    20.7879 r
  u2/Output_tri[7]/Z (TNBUFFX1)          0.2561    21.0440 r
  u2/Output[7] (tsb_n8_0)                0.0000    21.0440 r
  data_bus[7] (inout)                    0.7693    21.8133 r
  data arrival time                                21.8133

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8133
  -----------------------------------------------------------
  slack (MET)                                       3.1133


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.4199    20.8199 f
  u1/output[3] (ndff_n8_0)               0.0000    20.8199 f
  u2/Input[3] (tsb_n8_0)                 0.0000    20.8199 f
  u2/Output_tri[3]/Z (TNBUFFX1)          0.2344    21.0543 f
  u2/Output[3] (tsb_n8_0)                0.0000    21.0543 f
  data_bus[3] (inout)                    0.7693    21.8236 f
  data arrival time                                21.8236

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8236
  -----------------------------------------------------------
  slack (MET)                                       3.1236


  Startpoint: u1/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[5]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[5]/Q (DFFARX1)           0.4199    20.8199 f
  u1/output[5] (ndff_n8_0)               0.0000    20.8199 f
  u2/Input[5] (tsb_n8_0)                 0.0000    20.8199 f
  u2/Output_tri[5]/Z (TNBUFFX1)          0.2344    21.0543 f
  u2/Output[5] (tsb_n8_0)                0.0000    21.0543 f
  data_bus[5] (inout)                    0.7693    21.8236 f
  data arrival time                                21.8236

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8236
  -----------------------------------------------------------
  slack (MET)                                       3.1236


  Startpoint: u1/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[6]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[6]/Q (DFFARX1)           0.4199    20.8199 f
  u1/output[6] (ndff_n8_0)               0.0000    20.8199 f
  u2/Input[6] (tsb_n8_0)                 0.0000    20.8199 f
  u2/Output_tri[6]/Z (TNBUFFX1)          0.2344    21.0543 f
  u2/Output[6] (tsb_n8_0)                0.0000    21.0543 f
  data_bus[6] (inout)                    0.7693    21.8236 f
  data arrival time                                21.8236

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8236
  -----------------------------------------------------------
  slack (MET)                                       3.1236


  Startpoint: u1/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[7]/Q (DFFARX1)           0.4199    20.8199 f
  u1/output[7] (ndff_n8_0)               0.0000    20.8199 f
  u2/Input[7] (tsb_n8_0)                 0.0000    20.8199 f
  u2/Output_tri[7]/Z (TNBUFFX1)          0.2344    21.0543 f
  u2/Output[7] (tsb_n8_0)                0.0000    21.0543 f
  data_bus[7] (inout)                    0.7693    21.8236 f
  data arrival time                                21.8236

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8236
  -----------------------------------------------------------
  slack (MET)                                       3.1236


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.3937    20.7937 r
  u1/output[2] (ndff_n8_0)               0.0000    20.7937 r
  u2/Input[2] (tsb_n8_0)                 0.0000    20.7937 r
  u2/Output_tri[2]/Z (TNBUFFX1)          0.2615    21.0552 r
  u2/Output[2] (tsb_n8_0)                0.0000    21.0552 r
  data_bus[2] (inout)                    0.7693    21.8245 r
  data arrival time                                21.8245

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8245
  -----------------------------------------------------------
  slack (MET)                                       3.1245


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.4255    20.8255 f
  u1/output[2] (ndff_n8_0)               0.0000    20.8255 f
  u2/Input[2] (tsb_n8_0)                 0.0000    20.8255 f
  u2/Output_tri[2]/Z (TNBUFFX1)          0.2389    21.0644 f
  u2/Output[2] (tsb_n8_0)                0.0000    21.0644 f
  data_bus[2] (inout)                    0.7693    21.8337 f
  data arrival time                                21.8337

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8337
  -----------------------------------------------------------
  slack (MET)                                       3.1337


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.3992    20.7992 r
  u1/output[0] (ndff_n8_0)               0.0000    20.7992 r
  u2/Input[0] (tsb_n8_0)                 0.0000    20.7992 r
  u2/Output_tri[0]/Z (TNBUFFX1)          0.2663    21.0655 r
  u2/Output[0] (tsb_n8_0)                0.0000    21.0655 r
  data_bus[0] (inout)                    0.7693    21.8348 r
  data arrival time                                21.8348

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8348
  -----------------------------------------------------------
  slack (MET)                                       3.1348


  Startpoint: u1/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[1]/Q (DFFARX1)           0.4021    20.8021 r
  u1/output[1] (ndff_n8_0)               0.0000    20.8021 r
  u2/Input[1] (tsb_n8_0)                 0.0000    20.8021 r
  u2/Output_tri[1]/Z (TNBUFFX1)          0.2673    21.0694 r
  u2/Output[1] (tsb_n8_0)                0.0000    21.0694 r
  data_bus[1] (inout)                    0.7693    21.8387 r
  data arrival time                                21.8387

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8387
  -----------------------------------------------------------
  slack (MET)                                       3.1387


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.4308    20.8308 f
  u1/output[0] (ndff_n8_0)               0.0000    20.8308 f
  u2/Input[0] (tsb_n8_0)                 0.0000    20.8308 f
  u2/Output_tri[0]/Z (TNBUFFX1)          0.2428    21.0736 f
  u2/Output[0] (tsb_n8_0)                0.0000    21.0736 f
  data_bus[0] (inout)                    0.7693    21.8429 f
  data arrival time                                21.8429

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8429
  -----------------------------------------------------------
  slack (MET)                                       3.1429


  Startpoint: u1/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[1]/Q (DFFARX1)           0.4334    20.8334 f
  u1/output[1] (ndff_n8_0)               0.0000    20.8334 f
  u2/Input[1] (tsb_n8_0)                 0.0000    20.8334 f
  u2/Output_tri[1]/Z (TNBUFFX1)          0.2434    21.0768 f
  u2/Output[1] (tsb_n8_0)                0.0000    21.0768 f
  data_bus[1] (inout)                    0.7693    21.8461 f
  data arrival time                                21.8461

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8461
  -----------------------------------------------------------
  slack (MET)                                       3.1461


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: timer0_out (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.3937    20.7937 r
  u1/output[2] (ndff_n8_0)               0.0000    20.7937 r
  U7/Q (AO21X1)                          0.1291    20.9228 r
  U6/Q (AND2X1)                          0.1339    21.0567 r
  U101/QN (NOR2X0)                       0.0835    21.1403 f
  U3/Q (AO22X1)                          0.2499    21.3902 f
  timer0_out (out)                       0.4643    21.8545 f
  data arrival time                                21.8545

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8545
  -----------------------------------------------------------
  slack (MET)                                       3.1545


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4097    20.8097 r
  u1/output[4] (ndff_n8_0)               0.0000    20.8097 r
  u2/Input[4] (tsb_n8_0)                 0.0000    20.8097 r
  u2/Output_tri[4]/Z (TNBUFFX1)          0.2755    21.0853 r
  u2/Output[4] (tsb_n8_0)                0.0000    21.0853 r
  data_bus[4] (inout)                    0.7693    21.8546 r
  data arrival time                                21.8546

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8546
  -----------------------------------------------------------
  slack (MET)                                       3.1546


  Startpoint: u3/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000    20.4000 r
  u3/output_reg[0]/Q (DFFARX1)           0.4101    20.8101 r
  u3/output[0] (ndff_n8_1)               0.0000    20.8101 r
  u4/Input[0] (tsb_n8_1)                 0.0000    20.8101 r
  u4/Output_tri[0]/Z (TNBUFFX1)          0.2757    21.0857 r
  u4/Output[0] (tsb_n8_1)                0.0000    21.0857 r
  data_bus[0] (inout)                    0.7693    21.8550 r
  data arrival time                                21.8550

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8550
  -----------------------------------------------------------
  slack (MET)                                       3.1550


  Startpoint: u3/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000    20.4000 r
  u3/output_reg[1]/Q (DFFARX1)           0.4103    20.8103 r
  u3/output[1] (ndff_n8_1)               0.0000    20.8103 r
  u4/Input[1] (tsb_n8_1)                 0.0000    20.8103 r
  u4/Output_tri[1]/Z (TNBUFFX1)          0.2758    21.0861 r
  u4/Output[1] (tsb_n8_1)                0.0000    21.0861 r
  data_bus[1] (inout)                    0.7693    21.8554 r
  data arrival time                                21.8554

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8554
  -----------------------------------------------------------
  slack (MET)                                       3.1554


  Startpoint: u3/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000    20.4000 r
  u3/output_reg[2]/Q (DFFARX1)           0.4103    20.8103 r
  u3/output[2] (ndff_n8_1)               0.0000    20.8103 r
  u4/Input[2] (tsb_n8_1)                 0.0000    20.8103 r
  u4/Output_tri[2]/Z (TNBUFFX1)          0.2758    21.0861 r
  u4/Output[2] (tsb_n8_1)                0.0000    21.0861 r
  data_bus[2] (inout)                    0.7693    21.8554 r
  data arrival time                                21.8554

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8554
  -----------------------------------------------------------
  slack (MET)                                       3.1554


  Startpoint: u3/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000    20.4000 r
  u3/output_reg[3]/Q (DFFARX1)           0.4103    20.8103 r
  u3/output[3] (ndff_n8_1)               0.0000    20.8103 r
  u4/Input[3] (tsb_n8_1)                 0.0000    20.8103 r
  u4/Output_tri[3]/Z (TNBUFFX1)          0.2758    21.0861 r
  u4/Output[3] (tsb_n8_1)                0.0000    21.0861 r
  data_bus[3] (inout)                    0.7693    21.8554 r
  data arrival time                                21.8554

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8554
  -----------------------------------------------------------
  slack (MET)                                       3.1554


  Startpoint: u3/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000    20.4000 r
  u3/output_reg[4]/Q (DFFARX1)           0.4103    20.8103 r
  u3/output[4] (ndff_n8_1)               0.0000    20.8103 r
  u4/Input[4] (tsb_n8_1)                 0.0000    20.8103 r
  u4/Output_tri[4]/Z (TNBUFFX1)          0.2758    21.0861 r
  u4/Output[4] (tsb_n8_1)                0.0000    21.0861 r
  data_bus[4] (inout)                    0.7693    21.8554 r
  data arrival time                                21.8554

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8554
  -----------------------------------------------------------
  slack (MET)                                       3.1554


  Startpoint: u3/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000    20.4000 r
  u3/output_reg[5]/Q (DFFARX1)           0.4103    20.8103 r
  u3/output[5] (ndff_n8_1)               0.0000    20.8103 r
  u4/Input[5] (tsb_n8_1)                 0.0000    20.8103 r
  u4/Output_tri[5]/Z (TNBUFFX1)          0.2758    21.0861 r
  u4/Output[5] (tsb_n8_1)                0.0000    21.0861 r
  data_bus[5] (inout)                    0.7693    21.8554 r
  data arrival time                                21.8554

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8554
  -----------------------------------------------------------
  slack (MET)                                       3.1554


  Startpoint: u3/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000    20.4000 r
  u3/output_reg[6]/Q (DFFARX1)           0.4103    20.8103 r
  u3/output[6] (ndff_n8_1)               0.0000    20.8103 r
  u4/Input[6] (tsb_n8_1)                 0.0000    20.8103 r
  u4/Output_tri[6]/Z (TNBUFFX1)          0.2758    21.0861 r
  u4/Output[6] (tsb_n8_1)                0.0000    21.0861 r
  data_bus[6] (inout)                    0.7693    21.8554 r
  data arrival time                                21.8554

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8554
  -----------------------------------------------------------
  slack (MET)                                       3.1554


  Startpoint: u3/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000    20.4000 r
  u3/output_reg[7]/Q (DFFARX1)           0.4103    20.8103 r
  u3/output[7] (ndff_n8_1)               0.0000    20.8103 r
  u4/Input[7] (tsb_n8_1)                 0.0000    20.8103 r
  u4/Output_tri[7]/Z (TNBUFFX1)          0.2758    21.0861 r
  u4/Output[7] (tsb_n8_1)                0.0000    21.0861 r
  data_bus[7] (inout)                    0.7693    21.8554 r
  data arrival time                                21.8554

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8554
  -----------------------------------------------------------
  slack (MET)                                       3.1554


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    20.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4402    20.8402 f
  u1/output[4] (ndff_n8_0)               0.0000    20.8402 f
  u2/Input[4] (tsb_n8_0)                 0.0000    20.8402 f
  u2/Output_tri[4]/Z (TNBUFFX1)          0.2504    21.0906 f
  u2/Output[4] (tsb_n8_0)                0.0000    21.0906 f
  data_bus[4] (inout)                    0.7693    21.8599 f
  data arrival time                                21.8599

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8599
  -----------------------------------------------------------
  slack (MET)                                       3.1599


  Startpoint: u3/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000    20.4000 r
  u3/output_reg[0]/Q (DFFARX1)           0.4405    20.8405 f
  u3/output[0] (ndff_n8_1)               0.0000    20.8405 f
  u4/Input[0] (tsb_n8_1)                 0.0000    20.8405 f
  u4/Output_tri[0]/Z (TNBUFFX1)          0.2504    21.0910 f
  u4/Output[0] (tsb_n8_1)                0.0000    21.0910 f
  data_bus[0] (inout)                    0.7693    21.8603 f
  data arrival time                                21.8603

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8603
  -----------------------------------------------------------
  slack (MET)                                       3.1603


  Startpoint: u3/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000    20.4000 r
  u3/output_reg[1]/Q (DFFARX1)           0.4408    20.8408 f
  u3/output[1] (ndff_n8_1)               0.0000    20.8408 f
  u4/Input[1] (tsb_n8_1)                 0.0000    20.8408 f
  u4/Output_tri[1]/Z (TNBUFFX1)          0.2505    21.0912 f
  u4/Output[1] (tsb_n8_1)                0.0000    21.0912 f
  data_bus[1] (inout)                    0.7693    21.8605 f
  data arrival time                                21.8605

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8605
  -----------------------------------------------------------
  slack (MET)                                       3.1605


  Startpoint: u3/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000    20.4000 r
  u3/output_reg[2]/Q (DFFARX1)           0.4408    20.8408 f
  u3/output[2] (ndff_n8_1)               0.0000    20.8408 f
  u4/Input[2] (tsb_n8_1)                 0.0000    20.8408 f
  u4/Output_tri[2]/Z (TNBUFFX1)          0.2505    21.0912 f
  u4/Output[2] (tsb_n8_1)                0.0000    21.0912 f
  data_bus[2] (inout)                    0.7693    21.8605 f
  data arrival time                                21.8605

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8605
  -----------------------------------------------------------
  slack (MET)                                       3.1605


  Startpoint: u3/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000    20.4000 r
  u3/output_reg[3]/Q (DFFARX1)           0.4408    20.8408 f
  u3/output[3] (ndff_n8_1)               0.0000    20.8408 f
  u4/Input[3] (tsb_n8_1)                 0.0000    20.8408 f
  u4/Output_tri[3]/Z (TNBUFFX1)          0.2505    21.0912 f
  u4/Output[3] (tsb_n8_1)                0.0000    21.0912 f
  data_bus[3] (inout)                    0.7693    21.8605 f
  data arrival time                                21.8605

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8605
  -----------------------------------------------------------
  slack (MET)                                       3.1605


  Startpoint: u3/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000    20.4000 r
  u3/output_reg[4]/Q (DFFARX1)           0.4408    20.8408 f
  u3/output[4] (ndff_n8_1)               0.0000    20.8408 f
  u4/Input[4] (tsb_n8_1)                 0.0000    20.8408 f
  u4/Output_tri[4]/Z (TNBUFFX1)          0.2505    21.0912 f
  u4/Output[4] (tsb_n8_1)                0.0000    21.0912 f
  data_bus[4] (inout)                    0.7693    21.8605 f
  data arrival time                                21.8605

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8605
  -----------------------------------------------------------
  slack (MET)                                       3.1605


  Startpoint: u3/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000    20.4000 r
  u3/output_reg[5]/Q (DFFARX1)           0.4408    20.8408 f
  u3/output[5] (ndff_n8_1)               0.0000    20.8408 f
  u4/Input[5] (tsb_n8_1)                 0.0000    20.8408 f
  u4/Output_tri[5]/Z (TNBUFFX1)          0.2505    21.0912 f
  u4/Output[5] (tsb_n8_1)                0.0000    21.0912 f
  data_bus[5] (inout)                    0.7693    21.8605 f
  data arrival time                                21.8605

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                      0.3000    20.7000
  output external delay                 -2.0000    18.7000
  data required time                               18.7000
  -----------------------------------------------------------
  data required time                               18.7000
  data arrival time                               -21.8605
  -----------------------------------------------------------
  slack (MET)                                       3.1605


  Startpoint: t0_out1_reg
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: t0_out1_reg
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  t0_out1_reg/CLK (DFFNASRQX1)           0.0000    10.4000 f
  t0_out1_reg/Q (DFFNASRQX1)             0.4597    10.8597 r
  U23/Q (AO22X1)                         0.1573    11.0171 r
  t0_out1_reg/D (DFFNASRQX1)             0.0245    11.0416 r
  data arrival time                                11.0416

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  t0_out1_reg/CLK (DFFNASRQX1)           0.0000    10.7000 f
  library hold time                      0.1168    10.8168
  data required time                               10.8168
  -----------------------------------------------------------
  data required time                               10.8168
  data arrival time                               -11.0416
  -----------------------------------------------------------
  slack (MET)                                       0.2248


  Startpoint: counter2_reg[7]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  counter2_reg[7]/CLK (DFFNASRQX1)       0.0000    10.4000 f
  counter2_reg[7]/Q (DFFNASRQX1)         0.4715    10.8715 r
  U30/Q (AO222X1)                        0.1502    11.0217 r
  counter2_reg[7]/D (DFFNASRQX1)         0.0245    11.0462 r
  data arrival time                                11.0462

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[7]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                      0.1163    10.8163
  data required time                               10.8163
  -----------------------------------------------------------
  data required time                               10.8163
  data arrival time                               -11.0462
  -----------------------------------------------------------
  slack (MET)                                       0.2299


  Startpoint: counter2_reg[1]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[1]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  counter2_reg[1]/CLK (DFFNASRQX1)       0.0000    10.4000 f
  counter2_reg[1]/Q (DFFNASRQX1)         0.4732    10.8732 r
  U29/Q (AO222X1)                        0.1507    11.0239 r
  counter2_reg[1]/D (DFFNASRQX1)         0.0245    11.0484 r
  data arrival time                                11.0484

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[1]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0484
  -----------------------------------------------------------
  slack (MET)                                       0.2320


  Startpoint: counter2_reg[6]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  counter2_reg[6]/CLK (DFFNASRQX1)       0.0000    10.4000 f
  counter2_reg[6]/Q (DFFNASRQX1)         0.4732    10.8732 r
  U24/Q (AO222X1)                        0.1507    11.0239 r
  counter2_reg[6]/D (DFFNASRQX1)         0.0245    11.0484 r
  data arrival time                                11.0484

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[6]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0484
  -----------------------------------------------------------
  slack (MET)                                       0.2320


  Startpoint: counter2_reg[3]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[3]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  counter2_reg[3]/CLK (DFFNASRQX1)       0.0000    10.4000 f
  counter2_reg[3]/Q (DFFNASRQX1)         0.4734    10.8734 r
  U27/Q (AO222X1)                        0.1507    11.0241 r
  counter2_reg[3]/D (DFFNASRQX1)         0.0245    11.0487 r
  data arrival time                                11.0487

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[3]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0487
  -----------------------------------------------------------
  slack (MET)                                       0.2323


  Startpoint: counter2_reg[2]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[2]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  counter2_reg[2]/CLK (DFFNASRQX1)       0.0000    10.4000 f
  counter2_reg[2]/Q (DFFNASRQX1)         0.4740    10.8740 r
  U28/Q (AO222X1)                        0.1509    11.0249 r
  counter2_reg[2]/D (DFFNASRQX1)         0.0245    11.0495 r
  data arrival time                                11.0495

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[2]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0495
  -----------------------------------------------------------
  slack (MET)                                       0.2331


  Startpoint: counter2_reg[4]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[4]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  counter2_reg[4]/CLK (DFFNASRQX1)       0.0000    10.4000 f
  counter2_reg[4]/Q (DFFNASRQX1)         0.4743    10.8743 r
  U26/Q (AO222X1)                        0.1510    11.0252 r
  counter2_reg[4]/D (DFFNASRQX1)         0.0245    11.0498 r
  data arrival time                                11.0498

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[4]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0498
  -----------------------------------------------------------
  slack (MET)                                       0.2334


  Startpoint: counter2_reg[5]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[5]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  counter2_reg[5]/CLK (DFFNASRQX1)       0.0000    10.4000 f
  counter2_reg[5]/Q (DFFNASRQX1)         0.4743    10.8743 r
  U25/Q (AO222X1)                        0.1510    11.0253 r
  counter2_reg[5]/D (DFFNASRQX1)         0.0245    11.0498 r
  data arrival time                                11.0498

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[5]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0498
  -----------------------------------------------------------
  slack (MET)                                       0.2335


  Startpoint: counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[0]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  counter2_reg[0]/CLK (DFFNASRQX1)       0.0000    10.4000 f
  counter2_reg[0]/Q (DFFNASRQX1)         0.4789    10.8789 r
  U31/Q (AO222X1)                        0.1544    11.0333 r
  counter2_reg[0]/D (DFFNASRQX1)         0.0245    11.0579 r
  data arrival time                                11.0579

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[0]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0579
  -----------------------------------------------------------
  slack (MET)                                       0.2414


  Startpoint: t0_out0_reg
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: t0_out0_reg
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  t0_out0_reg/CLK (DFFARX1)              0.0000     0.4000 r
  t0_out0_reg/Q (DFFARX1)                0.3844     0.7844 r
  U36/Q (AO22X1)                         0.1581     0.9425 r
  t0_out0_reg/D (DFFARX1)                0.0240     0.9665 r
  data arrival time                                 0.9665

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  t0_out0_reg/CLK (DFFARX1)              0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -0.9665
  -----------------------------------------------------------
  slack (MET)                                       0.3594


  Startpoint: counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[0]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  counter2_reg[0]/CLK (DFFNASRQX1)                      0.0000    10.4000 f
  counter2_reg[0]/Q (DFFNASRQX1)                        0.5008    10.9008 f
  add_121/A[0] (timer0_1_DW01_inc_0)                    0.0000    10.9008 f
  add_121/U1/QN (INVX0)                                 0.0881    10.9889 r
  add_121/SUM[0] (timer0_1_DW01_inc_0)                  0.0000    10.9889 r
  U31/Q (AO222X1)                                       0.1876    11.1765 r
  counter2_reg[0]/D (DFFNASRQX1)                        0.0245    11.2010 r
  data arrival time                                               11.2010

  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                     0.3000    10.7000
  counter2_reg[0]/CLK (DFFNASRQX1)                      0.0000    10.7000 f
  library hold time                                     0.1164    10.8164
  data required time                                              10.8164
  --------------------------------------------------------------------------
  data required time                                              10.8164
  data arrival time                                              -11.2010
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3846


  Startpoint: t0_out0_reg
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: t0_out0_reg
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  t0_out0_reg/CLK (DFFARX1)              0.0000     0.4000 r
  t0_out0_reg/Q (DFFARX1)                0.4165     0.8165 f
  U36/Q (AO22X1)                         0.2009     1.0174 f
  t0_out0_reg/D (DFFARX1)                0.0240     1.0414 f
  data arrival time                                 1.0414

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  t0_out0_reg/CLK (DFFARX1)              0.0000     0.7000 r
  library hold time                     -0.0535     0.6465
  data required time                                0.6465
  -----------------------------------------------------------
  data required time                                0.6465
  data arrival time                                -1.0414
  -----------------------------------------------------------
  slack (MET)                                       0.3949


  Startpoint: t0_out1_reg
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: t0_out1_reg
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  t0_out1_reg/CLK (DFFNASRQX1)           0.0000    10.4000 f
  t0_out1_reg/Q (DFFNASRQX1)             0.4832    10.8832 f
  U23/Q (AO22X1)                         0.2030    11.0862 f
  t0_out1_reg/D (DFFNASRQX1)             0.0245    11.1107 f
  data arrival time                                11.1107

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  t0_out1_reg/CLK (DFFNASRQX1)           0.0000    10.7000 f
  library hold time                     -0.0149    10.6851
  data required time                               10.6851
  -----------------------------------------------------------
  data required time                               10.6851
  data arrival time                               -11.1107
  -----------------------------------------------------------
  slack (MET)                                       0.4256


  Startpoint: counter1_reg[7]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  counter1_reg[7]/CLK (DFFASRX1)         0.0000     0.4000 r
  counter1_reg[7]/Q (DFFASRX1)           0.4710     0.8710 r
  U71/Q (AO222X1)                        0.1467     1.0177 r
  counter1_reg[7]/D (DFFASRX1)           0.0267     1.0444 r
  data arrival time                                 1.0444

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[7]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -1.0444
  -----------------------------------------------------------
  slack (MET)                                       0.4455


  Startpoint: counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[1]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  counter1_reg[1]/CLK (DFFASRX1)         0.0000     0.4000 r
  counter1_reg[1]/Q (DFFASRX1)           0.4725     0.8725 r
  U66/Q (AO222X1)                        0.1470     1.0194 r
  counter1_reg[1]/D (DFFASRX1)           0.0267     1.0462 r
  data arrival time                                 1.0462

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[1]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -1.0462
  -----------------------------------------------------------
  slack (MET)                                       0.4472


  Startpoint: counter1_reg[2]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[2]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  counter1_reg[2]/CLK (DFFASRX1)         0.0000     0.4000 r
  counter1_reg[2]/Q (DFFASRX1)           0.4725     0.8725 r
  U61/Q (AO222X1)                        0.1470     1.0194 r
  counter1_reg[2]/D (DFFASRX1)           0.0267     1.0462 r
  data arrival time                                 1.0462

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[2]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -1.0462
  -----------------------------------------------------------
  slack (MET)                                       0.4472


  Startpoint: counter1_reg[4]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[4]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  counter1_reg[4]/CLK (DFFASRX1)         0.0000     0.4000 r
  counter1_reg[4]/Q (DFFASRX1)           0.4725     0.8725 r
  U52/Q (AO222X1)                        0.1470     1.0194 r
  counter1_reg[4]/D (DFFASRX1)           0.0267     1.0462 r
  data arrival time                                 1.0462

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[4]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -1.0462
  -----------------------------------------------------------
  slack (MET)                                       0.4472


  Startpoint: counter1_reg[5]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  counter1_reg[5]/CLK (DFFASRX1)         0.0000     0.4000 r
  counter1_reg[5]/Q (DFFASRX1)           0.4725     0.8725 r
  U47/Q (AO222X1)                        0.1470     1.0194 r
  counter1_reg[5]/D (DFFASRX1)           0.0267     1.0462 r
  data arrival time                                 1.0462

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[5]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -1.0462
  -----------------------------------------------------------
  slack (MET)                                       0.4472


  Startpoint: counter1_reg[6]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  counter1_reg[6]/CLK (DFFASRX1)         0.0000     0.4000 r
  counter1_reg[6]/Q (DFFASRX1)           0.4725     0.8725 r
  U42/Q (AO222X1)                        0.1470     1.0194 r
  counter1_reg[6]/D (DFFASRX1)           0.0267     1.0462 r
  data arrival time                                 1.0462

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[6]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -1.0462
  -----------------------------------------------------------
  slack (MET)                                       0.4472


  Startpoint: counter2_reg[7]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  counter2_reg[7]/CLK (DFFNASRQX1)       0.0000    10.4000 f
  counter2_reg[7]/Q (DFFNASRQX1)         0.4941    10.8941 f
  U30/Q (AO222X1)                        0.2111    11.1052 f
  counter2_reg[7]/D (DFFNASRQX1)         0.0245    11.1298 f
  data arrival time                                11.1298

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[7]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                     -0.0197    10.6803
  data required time                               10.6803
  -----------------------------------------------------------
  data required time                               10.6803
  data arrival time                               -11.1298
  -----------------------------------------------------------
  slack (MET)                                       0.4495


  Startpoint: counter2_reg[1]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[1]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  counter2_reg[1]/CLK (DFFNASRQX1)       0.0000    10.4000 f
  counter2_reg[1]/Q (DFFNASRQX1)         0.4957    10.8957 f
  U29/Q (AO222X1)                        0.2114    11.1071 f
  counter2_reg[1]/D (DFFNASRQX1)         0.0245    11.1317 f
  data arrival time                                11.1317

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[1]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                     -0.0197    10.6803
  data required time                               10.6803
  -----------------------------------------------------------
  data required time                               10.6803
  data arrival time                               -11.1317
  -----------------------------------------------------------
  slack (MET)                                       0.4514


  Startpoint: counter2_reg[6]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  counter2_reg[6]/CLK (DFFNASRQX1)       0.0000    10.4000 f
  counter2_reg[6]/Q (DFFNASRQX1)         0.4957    10.8957 f
  U24/Q (AO222X1)                        0.2114    11.1071 f
  counter2_reg[6]/D (DFFNASRQX1)         0.0245    11.1317 f
  data arrival time                                11.1317

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[6]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                     -0.0197    10.6803
  data required time                               10.6803
  -----------------------------------------------------------
  data required time                               10.6803
  data arrival time                               -11.1317
  -----------------------------------------------------------
  slack (MET)                                       0.4514


  Startpoint: counter2_reg[3]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[3]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  counter2_reg[3]/CLK (DFFNASRQX1)       0.0000    10.4000 f
  counter2_reg[3]/Q (DFFNASRQX1)         0.4959    10.8959 f
  U27/Q (AO222X1)                        0.2114    11.1073 f
  counter2_reg[3]/D (DFFNASRQX1)         0.0245    11.1319 f
  data arrival time                                11.1319

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[3]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                     -0.0197    10.6803
  data required time                               10.6803
  -----------------------------------------------------------
  data required time                               10.6803
  data arrival time                               -11.1319
  -----------------------------------------------------------
  slack (MET)                                       0.4516


  Startpoint: counter2_reg[2]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[2]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  counter2_reg[2]/CLK (DFFNASRQX1)       0.0000    10.4000 f
  counter2_reg[2]/Q (DFFNASRQX1)         0.4965    10.8965 f
  U28/Q (AO222X1)                        0.2116    11.1081 f
  counter2_reg[2]/D (DFFNASRQX1)         0.0245    11.1326 f
  data arrival time                                11.1326

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[2]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                     -0.0197    10.6803
  data required time                               10.6803
  -----------------------------------------------------------
  data required time                               10.6803
  data arrival time                               -11.1326
  -----------------------------------------------------------
  slack (MET)                                       0.4523


  Startpoint: counter2_reg[4]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[4]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  counter2_reg[4]/CLK (DFFNASRQX1)       0.0000    10.4000 f
  counter2_reg[4]/Q (DFFNASRQX1)         0.4967    10.8967 f
  U26/Q (AO222X1)                        0.2116    11.1083 f
  counter2_reg[4]/D (DFFNASRQX1)         0.0245    11.1329 f
  data arrival time                                11.1329

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[4]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                     -0.0197    10.6803
  data required time                               10.6803
  -----------------------------------------------------------
  data required time                               10.6803
  data arrival time                               -11.1329
  -----------------------------------------------------------
  slack (MET)                                       0.4526


  Startpoint: counter2_reg[5]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[5]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  counter2_reg[5]/CLK (DFFNASRQX1)       0.0000    10.4000 f
  counter2_reg[5]/Q (DFFNASRQX1)         0.4967    10.8967 f
  U25/Q (AO222X1)                        0.2116    11.1083 f
  counter2_reg[5]/D (DFFNASRQX1)         0.0245    11.1329 f
  data arrival time                                11.1329

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[5]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                     -0.0197    10.6803
  data required time                               10.6803
  -----------------------------------------------------------
  data required time                               10.6803
  data arrival time                               -11.1329
  -----------------------------------------------------------
  slack (MET)                                       0.4526


  Startpoint: counter1_reg[3]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[3]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  counter1_reg[3]/CLK (DFFASRX1)         0.0000     0.4000 r
  counter1_reg[3]/Q (DFFASRX1)           0.4771     0.8771 r
  U57/Q (AO222X1)                        0.1502     1.0273 r
  counter1_reg[3]/D (DFFASRX1)           0.0267     1.0540 r
  data arrival time                                 1.0540

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[3]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1010     0.5990
  data required time                                0.5990
  -----------------------------------------------------------
  data required time                                0.5990
  data arrival time                                -1.0540
  -----------------------------------------------------------
  slack (MET)                                       0.4550


  Startpoint: counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[0]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  counter2_reg[0]/CLK (DFFNASRQX1)       0.0000    10.4000 f
  counter2_reg[0]/Q (DFFNASRQX1)         0.5008    10.9008 f
  U31/Q (AO222X1)                        0.2143    11.1151 f
  counter2_reg[0]/D (DFFNASRQX1)         0.0245    11.1396 f
  data arrival time                                11.1396

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  counter2_reg[0]/CLK (DFFNASRQX1)       0.0000    10.7000 f
  library hold time                     -0.0197    10.6803
  data required time                               10.6803
  -----------------------------------------------------------
  data required time                               10.6803
  data arrival time                               -11.1396
  -----------------------------------------------------------
  slack (MET)                                       0.4593


  Startpoint: counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[0]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  counter1_reg[0]/CLK (DFFASRX1)         0.0000     0.4000 r
  counter1_reg[0]/Q (DFFASRX1)           0.4825     0.8825 r
  U22/Q (AO222X1)                        0.1531     1.0356 r
  counter1_reg[0]/D (DFFASRX1)           0.0267     1.0623 r
  data arrival time                                 1.0623

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[0]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.1009     0.5991
  data required time                                0.5991
  -----------------------------------------------------------
  data required time                                0.5991
  data arrival time                                -1.0623
  -----------------------------------------------------------
  slack (MET)                                       0.4632


  Startpoint: counter2_reg[7]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: t0_out1_reg
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  counter2_reg[7]/CLK (DFFNASRQX1)       0.0000    10.4000 f
  counter2_reg[7]/Q (DFFNASRQX1)         0.4715    10.8715 r
  U33/Q (AND4X1)                         0.2272    11.0986 r
  U23/Q (AO22X1)                         0.1575    11.2561 r
  t0_out1_reg/D (DFFNASRQX1)             0.0245    11.2807 r
  data arrival time                                11.2807

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  t0_out1_reg/CLK (DFFNASRQX1)           0.0000    10.7000 f
  library hold time                      0.1168    10.8168
  data required time                               10.8168
  -----------------------------------------------------------
  data required time                               10.8168
  data arrival time                               -11.2807
  -----------------------------------------------------------
  slack (MET)                                       0.4638


  Startpoint: counter2_reg[6]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: t0_out1_reg
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  counter2_reg[6]/CLK (DFFNASRQX1)       0.0000    10.4000 f
  counter2_reg[6]/Q (DFFNASRQX1)         0.4732    10.8732 r
  U33/Q (AND4X1)                         0.2427    11.1159 r
  U23/Q (AO22X1)                         0.1575    11.2734 r
  t0_out1_reg/D (DFFNASRQX1)             0.0245    11.2980 r
  data arrival time                                11.2980

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  t0_out1_reg/CLK (DFFNASRQX1)           0.0000    10.7000 f
  library hold time                      0.1168    10.8168
  data required time                               10.8168
  -----------------------------------------------------------
  data required time                               10.8168
  data arrival time                               -11.2980
  -----------------------------------------------------------
  slack (MET)                                       0.4811


  Startpoint: counter2_reg[7]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  counter2_reg[7]/CLK (DFFNASRQX1)                      0.0000    10.4000 f
  counter2_reg[7]/Q (DFFNASRQX1)                        0.4715    10.8715 r
  add_121/A[7] (timer0_1_DW01_inc_0)                    0.0000    10.8715 r
  add_121/U2/Q (XOR2X1)                                 0.2356    11.1070 r
  add_121/SUM[7] (timer0_1_DW01_inc_0)                  0.0000    11.1070 r
  U30/Q (AO222X1)                                       0.1856    11.2926 r
  counter2_reg[7]/D (DFFNASRQX1)                        0.0245    11.3172 r
  data arrival time                                               11.3172

  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                     0.3000    10.7000
  counter2_reg[7]/CLK (DFFNASRQX1)                      0.0000    10.7000 f
  library hold time                                     0.1163    10.8163
  data required time                                              10.8163
  --------------------------------------------------------------------------
  data required time                                              10.8163
  data arrival time                                              -11.3172
  --------------------------------------------------------------------------
  slack (MET)                                                      0.5008


  Startpoint: counter1_reg[7]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  counter1_reg[7]/CLK (DFFASRX1)         0.0000     0.4000 r
  counter1_reg[7]/Q (DFFASRX1)           0.4845     0.8845 f
  U71/Q (AO222X1)                        0.2164     1.1008 f
  counter1_reg[7]/D (DFFASRX1)           0.0267     1.1276 f
  data arrival time                                 1.1276

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[7]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0738     0.6262
  data required time                                0.6262
  -----------------------------------------------------------
  data required time                                0.6262
  data arrival time                                -1.1276
  -----------------------------------------------------------
  slack (MET)                                       0.5013


  Startpoint: counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[1]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  counter1_reg[1]/CLK (DFFASRX1)         0.0000     0.4000 r
  counter1_reg[1]/Q (DFFASRX1)           0.4860     0.8860 f
  U66/Q (AO222X1)                        0.2166     1.1026 f
  counter1_reg[1]/D (DFFASRX1)           0.0267     1.1293 f
  data arrival time                                 1.1293

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[1]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -1.1293
  -----------------------------------------------------------
  slack (MET)                                       0.5030


  Startpoint: counter1_reg[2]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[2]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  counter1_reg[2]/CLK (DFFASRX1)         0.0000     0.4000 r
  counter1_reg[2]/Q (DFFASRX1)           0.4860     0.8860 f
  U61/Q (AO222X1)                        0.2166     1.1026 f
  counter1_reg[2]/D (DFFASRX1)           0.0267     1.1293 f
  data arrival time                                 1.1293

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[2]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -1.1293
  -----------------------------------------------------------
  slack (MET)                                       0.5030


  Startpoint: counter1_reg[4]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[4]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  counter1_reg[4]/CLK (DFFASRX1)         0.0000     0.4000 r
  counter1_reg[4]/Q (DFFASRX1)           0.4860     0.8860 f
  U52/Q (AO222X1)                        0.2166     1.1026 f
  counter1_reg[4]/D (DFFASRX1)           0.0267     1.1293 f
  data arrival time                                 1.1293

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[4]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -1.1293
  -----------------------------------------------------------
  slack (MET)                                       0.5030


  Startpoint: counter1_reg[5]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  counter1_reg[5]/CLK (DFFASRX1)         0.0000     0.4000 r
  counter1_reg[5]/Q (DFFASRX1)           0.4860     0.8860 f
  U47/Q (AO222X1)                        0.2166     1.1026 f
  counter1_reg[5]/D (DFFASRX1)           0.0267     1.1293 f
  data arrival time                                 1.1293

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[5]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -1.1293
  -----------------------------------------------------------
  slack (MET)                                       0.5030


  Startpoint: counter1_reg[6]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  counter1_reg[6]/CLK (DFFASRX1)         0.0000     0.4000 r
  counter1_reg[6]/Q (DFFASRX1)           0.4860     0.8860 f
  U42/Q (AO222X1)                        0.2166     1.1026 f
  counter1_reg[6]/D (DFFASRX1)           0.0267     1.1293 f
  data arrival time                                 1.1293

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[6]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -1.1293
  -----------------------------------------------------------
  slack (MET)                                       0.5030


  Startpoint: counter1_reg[3]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[3]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  counter1_reg[3]/CLK (DFFASRX1)         0.0000     0.4000 r
  counter1_reg[3]/Q (DFFASRX1)           0.4907     0.8907 f
  U57/Q (AO222X1)                        0.2198     1.1105 f
  counter1_reg[3]/D (DFFASRX1)           0.0267     1.1372 f
  data arrival time                                 1.1372

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[3]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -1.1372
  -----------------------------------------------------------
  slack (MET)                                       0.5109


  Startpoint: counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: counter1_reg[0]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer0_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  counter1_reg[0]/CLK (DFFASRX1)         0.0000     0.4000 r
  counter1_reg[0]/Q (DFFASRX1)           0.4959     0.8959 f
  U22/Q (AO222X1)                        0.2227     1.1186 f
  counter1_reg[0]/D (DFFASRX1)           0.0267     1.1454 f
  data arrival time                                 1.1454

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  counter1_reg[0]/CLK (DFFASRX1)         0.0000     0.7000 r
  library hold time                     -0.0739     0.6261
  data required time                                0.6261
  -----------------------------------------------------------
  data required time                                0.6261
  data arrival time                                -1.1454
  -----------------------------------------------------------
  slack (MET)                                       0.5193


1
