$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module test_wgt $end
  $var wire 1 * clk $end
  $var wire 1 # rst $end
  $var wire 32 , CLK_PERIOD [31:0] $end
  $var wire 5 $ gamma_in [4:0] $end
  $var wire 5 + gamma_out [4:0] $end
  $var wire 5 % gamma_expected [4:0] $end
  $var wire 5 & wgt1_address [4:0] $end
  $var wire 1 ' wgt1_output $end
  $var wire 5 ( wgt2_address [4:0] $end
  $var wire 1 ) wgt2_output $end
  $scope module gamma_mult_inst $end
   $var wire 5 $ x [4:0] $end
   $var wire 5 + y [4:0] $end
  $upscope $end
  $scope module wgt1_inst $end
   $var wire 5 & address [4:0] $end
   $var wire 1 ' wgt1_5o $end
   $var wire 32 - LUT [31:0] $end
  $upscope $end
  $scope module wgt2_inst $end
   $var wire 5 ( address [4:0] $end
   $var wire 1 ) wgt2_5o $end
   $var wire 32 . LUT [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
b00000 $
b00000 %
b00000 &
1'
b00000 (
1)
0*
b00000 +
b00000000000000000000000000001010 ,
b00100111011110001010001101100101 -
b00000100000111111101110010011101 .
#5000
1*
#10000
0*
#15000
1*
#20000
0#
0*
#25000
1*
#30000
b00001 $
b01100 %
0*
b01100 +
#31000
b00010 $
b11000 %
b11000 +
#32000
b10101 $
b10000 %
b10000 +
#33000
#34000
b00001 &
0'
#35000
b00010 &
1'
1*
#36000
#37000
b00001 (
0)
#38000
b00010 (
1)
#39000
#40000
0*
#45000
1*
#50000
0*
#55000
1*
#60000
0*
#65000
1*
#70000
0*
#75000
1*
#80000
0*
#85000
1*
#90000
0*
#95000
1*
#100000
0*
#105000
1*
#110000
0*
#115000
1*
#120000
0*
#125000
1*
#130000
0*
#135000
1*
#139000
