<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh-CN" xml:lang="zh-CN" data-theme="tufte">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <meta name="description" content="SpinalWorkshop实验笔记（一）" />
  <meta name="keywords" content="spinalworkshop, spinalhdl, fpga" />
  <style>
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    span.underline{text-decoration: underline;}
    div.column{display: inline-block; vertical-align: top; width: 50%;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    ul.task-list{list-style: none;}
    pre > code.sourceCode { white-space: pre; position: relative; }
    pre > code.sourceCode > span { display: inline-block; line-height: 1.25; }
    pre > code.sourceCode > span:empty { height: 1.2em; }
    code.sourceCode > span { color: inherit; text-decoration: inherit; }
    div.sourceCode { margin: 1em 0; }
    pre.sourceCode { margin: 0; }
    @media screen {
    div.sourceCode { overflow: auto; }
    }
    @media print {
    pre > code.sourceCode { white-space: pre-wrap; }
    pre > code.sourceCode > span { text-indent: -5em; padding-left: 5em; }
    }
    pre.numberSource code
      { counter-reset: source-line 0; }
    pre.numberSource code > span
      { position: relative; left: -4em; counter-increment: source-line; }
    pre.numberSource code > span > a:first-child::before
      { content: counter(source-line);
        position: relative; left: -1em; text-align: right; vertical-align: baseline;
        border: none; display: inline-block;
        -webkit-touch-callout: none; -webkit-user-select: none;
        -khtml-user-select: none; -moz-user-select: none;
        -ms-user-select: none; user-select: none;
        padding: 0 4px; width: 4em;
        color: #aaaaaa;
      }
    pre.numberSource { margin-left: 3em; border-left: 1px solid #aaaaaa;  padding-left: 4px; }
    div.sourceCode
      {   }
    @media screen {
    pre > code.sourceCode > span > a:first-child::before { text-decoration: underline; }
    }
    code span.al { color: #ff0000; font-weight: bold; } /* Alert */
    code span.an { color: #60a0b0; font-weight: bold; font-style: italic; } /* Annotation */
    code span.at { color: #7d9029; } /* Attribute */
    code span.bn { color: #40a070; } /* BaseN */
    code span.bu { } /* BuiltIn */
    code span.cf { color: #007020; font-weight: bold; } /* ControlFlow */
    code span.ch { color: #4070a0; } /* Char */
    code span.cn { color: #880000; } /* Constant */
    code span.co { color: #60a0b0; font-style: italic; } /* Comment */
    code span.cv { color: #60a0b0; font-weight: bold; font-style: italic; } /* CommentVar */
    code span.do { color: #ba2121; font-style: italic; } /* Documentation */
    code span.dt { color: #902000; } /* DataType */
    code span.dv { color: #40a070; } /* DecVal */
    code span.er { color: #ff0000; font-weight: bold; } /* Error */
    code span.ex { } /* Extension */
    code span.fl { color: #40a070; } /* Float */
    code span.fu { color: #06287e; } /* Function */
    code span.im { } /* Import */
    code span.in { color: #60a0b0; font-weight: bold; font-style: italic; } /* Information */
    code span.kw { color: #007020; font-weight: bold; } /* Keyword */
    code span.op { color: #666666; } /* Operator */
    code span.ot { color: #007020; } /* Other */
    code span.pp { color: #bc7a00; } /* Preprocessor */
    code span.sc { color: #4070a0; } /* SpecialChar */
    code span.ss { color: #bb6688; } /* SpecialString */
    code span.st { color: #4070a0; } /* String */
    code span.va { color: #19177c; } /* Variable */
    code span.vs { color: #4070a0; } /* VerbatimString */
    code span.wa { color: #60a0b0; font-weight: bold; font-style: italic; } /* Warning */
  </style>
  <link rel="stylesheet" href="/extra/classless.css" />
  <script>
      let search = () => {
          let word = document.querySelector('input');
          if (word.value.length == 0) {
              word.focus();
          } else {
              location.href = '/search.html?' + word.value;
          }
      };
      window.onload = () => {
          document.querySelector('input').addEventListener(
              'keydown',  (event) => {
                  if (event.key == 'Enter') search();
          });
      }
  </script>
  <link rel="icon" href="/img/favicon.ico" type="image/x-icon" />
  <link rel="shortcut icon" href="/img/favicon.ico" type="image/x-icon" />
  <link rel="stylesheet" type="text/css" href="https://chinese-fonts-cdn.deno.dev/packages/lxgwwenkaibright/dist/LXGWBright-Regular/result.css"/>
  <title>SpinalWorkshop实验笔记（一）</title>
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>
    <nav>
        <ul>
            <li><big>VnYzm的博客</big></li>
            <li><a href="/index.html">所有文章</a> ▾
                <ul>
                    <li><a href="/technique.html">技术</a></li>
                    <li><a href="/miscellany.html">杂谈</a></li>
                </ul>
            </li>
            <li><a href="/friends.html">友链</a></li>
            <li><a href="/html/关于.html">关于</a></li>
            <li><a href="https://www.travellings.cn/go.html" target="_blank">开往</a></li>
            <li><a href="/extra/atom.xml">RSS</a></li>
            <li class="float-right">
              <div style="position: relative; display: inline-block;">
                <input type="search" placeholder="搜索标题" style="margin: 0; padding-right: 2em;">
                <button style="position: absolute; right: 0; top: 50%; transform: translateY(-50%); border: none; background: transparent; margin: 0;" onclick="search()">
                  <svg width="1em" height="1em" viewBox="0 0 24 24" fill="none" xmlns="http://www.w3.org/2000/svg"><g id="SVGRepo_bgCarrier" stroke-width="0"></g><g id="SVGRepo_tracerCarrier" stroke-linecap="round" stroke-linejoin="round"></g><g id="SVGRepo_iconCarrier"> <path d="M15.7955 15.8111L21 21M18 10.5C18 14.6421 14.6421 18 10.5 18C6.35786 18 3 14.6421 3 10.5C3 6.35786 6.35786 3 10.5 3C14.6421 3 18 6.35786 18 10.5Z" stroke="#000000" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"></path> </g></svg>
                </button>
              </div>
            </li>
        </ul>
    </nav>
<header id="title-block-header">
<h1 class="title">SpinalWorkshop实验笔记（一）</h1>
<hr>
</header>
<h3 id="概述">概述</h3>
<p>最近在学习SpinalHDL，在github上看到了<a href="https://github.com/SpinalHDL/SpinalWorkshop">SpinalHDL实验</a>，于是试着做了做。虽然这些实验的答案在仓库里给出来了，但我是FPGA初学者，虽然会一点verilog却对各种总线一窍不通，也不了解scala，所以即使要理解这些实验也花费了一番功夫。在这里记录一下我做这些实验的感想。本文涉及Counter、PWM、UART、Prime四个实验。</p>
<h3 id="内容">内容</h3>
<h4 id="counter">Counter</h4>
<p>Counter实验很简单，只要实现一个计数器，并且不要求时钟信号。所以直接按教程里的图片连线即可：</p>
<div class="sourceCode" id="cb1"><pre class="sourceCode scala"><code class="sourceCode scala"><span id="cb1-1"><a href="#cb1-1"></a>  <span class="kw">val</span> r = <span class="fu">Reg</span>(<span class="fu">UInt</span>(width bits)) <span class="fu">init</span>(<span class="dv">0</span>)</span>
<span id="cb1-2"><a href="#cb1-2"></a>  r := io.<span class="fu">clear</span> ? <span class="fu">U</span>(<span class="dv">0</span>) | r + <span class="dv">1</span></span>
<span id="cb1-3"><a href="#cb1-3"></a>  io.<span class="fu">value</span> := r</span>
<span id="cb1-4"><a href="#cb1-4"></a>  io.<span class="fu">full</span> := r === (<span class="dv">1</span> &lt;&lt; width) - <span class="dv">1</span></span></code></pre></div>
<p>注意的点：</p>
<ul>
<li>比较SpinalHDL的类型需要使用三等于号</li>
<li>寄存器声明的时候一定要初始化，不初始化测试会出错</li>
</ul>
<h4 id="pwm">PWM</h4>
<p>难度陡然上升（当然可能是我太菜）。这个实验的关键是理解SpinalHDL的master/slave模型。我们可以把实现了IMasterSlave的端口集合理解为一个两种用途的端口集合。当它在模块里被声明成master时，集合里某些端口是输入端口，另一些是输出，而被声明成slave时，那些master时的输入端口此时变为输出端口，master的输出端口变为输入端口。也就是所有端口的输入输出方向发生了反转。</p>
<p>由于教程的Component interfaces指定了模块的apb端口集合是slave类型的，所以我们需要APB这个端口集合中哪些端口在被声明成slave时是输入端口，哪些是输出端口。这回我们需要理解这个模块是干啥的，查看波形可以发现这个模块似乎是一个方波发生器，就是比较timer寄存器和dutycycle寄存器的值，前者小于后者输出高电平，否则输出低电平。同时有另外一个需求，就是外面的模块要能读写enable和dutycycle两个寄存器（其实我一开始没看出来，这教程写得不清不楚的）。很容易想出当APB作为slave时，是外界向本模块提供要写入的值，同时读出值。因此，写相关的端口当然是输入，读相关的端口当然是输出。加上一些控制信号PSEL、PENABLE和PADDR也明显是输入进这些模块的，因此就可以写出APB的声明：</p>
<div class="sourceCode" id="cb2"><pre class="sourceCode scala"><code class="sourceCode scala"><span id="cb2-1"><a href="#cb2-1"></a><span class="co">//APB interface definition</span></span>
<span id="cb2-2"><a href="#cb2-2"></a><span class="kw">case</span> <span class="kw">class</span> <span class="fu">Apb</span>(config: ApbConfig) <span class="kw">extends</span> Bundle <span class="kw">with</span> IMasterSlave {</span>
<span id="cb2-3"><a href="#cb2-3"></a>  <span class="co">//TODO define APB signals</span></span>
<span id="cb2-4"><a href="#cb2-4"></a>  <span class="kw">val</span> PSEL = <span class="fu">Bits</span>(config.<span class="fu">selWidth</span> bits)</span>
<span id="cb2-5"><a href="#cb2-5"></a>  <span class="kw">val</span> PENABLE = <span class="fu">Bool</span>()</span>
<span id="cb2-6"><a href="#cb2-6"></a>  <span class="kw">val</span> PWRITE = <span class="fu">Bool</span>()</span>
<span id="cb2-7"><a href="#cb2-7"></a>  <span class="kw">val</span> PADDR = <span class="fu">UInt</span>(config.<span class="fu">addressWidth</span> bits)</span>
<span id="cb2-8"><a href="#cb2-8"></a>  <span class="kw">val</span> PWDATA = <span class="fu">Bits</span>(config.<span class="fu">dataWidth</span> bits)</span>
<span id="cb2-9"><a href="#cb2-9"></a>  <span class="kw">val</span> PRDATA = <span class="fu">Bits</span>(config.<span class="fu">dataWidth</span> bits)</span>
<span id="cb2-10"><a href="#cb2-10"></a>  <span class="kw">val</span> PREADY = <span class="fu">Bool</span>()</span>
<span id="cb2-11"><a href="#cb2-11"></a></span>
<span id="cb2-12"><a href="#cb2-12"></a>  <span class="kw">override</span> <span class="kw">def</span> <span class="fu">asMaster</span>(): Unit = {</span>
<span id="cb2-13"><a href="#cb2-13"></a>    <span class="co">//TODO define direction of each signal in a master mode</span></span>
<span id="cb2-14"><a href="#cb2-14"></a>    <span class="fu">out</span>(PSEL, PENABLE, PWRITE, PADDR, PWDATA)</span>
<span id="cb2-15"><a href="#cb2-15"></a>    <span class="fu">in</span>(PRDATA, PREADY)</span>
<span id="cb2-16"><a href="#cb2-16"></a></span>
<span id="cb2-17"><a href="#cb2-17"></a>  }</span>
<span id="cb2-18"><a href="#cb2-18"></a>}</span></code></pre></div>
<p>声明里定义端口的输入和输出是通过重写asMaster方法，而且针对的是master声明的，因此需要将我们刚才的讨论倒过来，就是上面的代码。</p>
<p>io端口的声明和logic块很简单，和Counter实验差不多：</p>
<div class="sourceCode" id="cb3"><pre class="sourceCode scala"><code class="sourceCode scala"><span id="cb3-1"><a href="#cb3-1"></a>  <span class="kw">val</span> io = <span class="kw">new</span> Bundle{</span>
<span id="cb3-2"><a href="#cb3-2"></a>    <span class="kw">val</span> apb = <span class="fu">slave</span>(<span class="fu">Apb</span>(apbConfig)) <span class="co">//TODO</span></span>
<span id="cb3-3"><a href="#cb3-3"></a>    <span class="kw">val</span> pwm = out <span class="fu">Bool</span>() <span class="co">//TODO</span></span>
<span id="cb3-4"><a href="#cb3-4"></a>  }</span>
<span id="cb3-5"><a href="#cb3-5"></a></span>
<span id="cb3-6"><a href="#cb3-6"></a>  <span class="kw">val</span> logic = <span class="kw">new</span> Area {</span>
<span id="cb3-7"><a href="#cb3-7"></a>    <span class="co">//TODO define the PWM logic</span></span>
<span id="cb3-8"><a href="#cb3-8"></a>    <span class="kw">val</span> enable = <span class="fu">Reg</span>(False)</span>
<span id="cb3-9"><a href="#cb3-9"></a>    <span class="kw">val</span> timer = <span class="fu">Reg</span>(<span class="fu">UInt</span>(timerWidth bits)) <span class="fu">init</span>(<span class="dv">0</span>)</span>
<span id="cb3-10"><a href="#cb3-10"></a>    <span class="fu">when</span> (enable) {</span>
<span id="cb3-11"><a href="#cb3-11"></a>      timer := timer + <span class="dv">1</span></span>
<span id="cb3-12"><a href="#cb3-12"></a>    }</span>
<span id="cb3-13"><a href="#cb3-13"></a>    <span class="kw">val</span> dutycycle = <span class="fu">Reg</span>(<span class="fu">UInt</span>(timerWidth bits)) <span class="fu">init</span>(<span class="dv">0</span>)</span>
<span id="cb3-14"><a href="#cb3-14"></a>    <span class="kw">val</span> output = <span class="fu">Reg</span>(False)</span>
<span id="cb3-15"><a href="#cb3-15"></a>    output := timer &lt; dutycycle</span>
<span id="cb3-16"><a href="#cb3-16"></a>    io.<span class="fu">pwm</span> := output</span>
<span id="cb3-17"><a href="#cb3-17"></a>  }</span></code></pre></div>
<p>control块就比较复杂，其负责控制那两个寄存器的读写，所以首先需要根据地址来决定读写那个寄存器，同时写寄存器需要收到控制信号的制约，包括片选信号（PSEL）、使能信号（PENABLE）和写信号（PWRITE）。读寄存器直接读，写寄存器需要控制信号均为真才可以写：</p>
<div class="sourceCode" id="cb4"><pre class="sourceCode scala"><code class="sourceCode scala"><span id="cb4-1"><a href="#cb4-1"></a>  <span class="kw">val</span> control = <span class="kw">new</span> Area{</span>
<span id="cb4-2"><a href="#cb4-2"></a>    <span class="co">//TODO define the APB slave logic that will make PWM&#39;s registers writable/readable</span></span>
<span id="cb4-3"><a href="#cb4-3"></a>    <span class="kw">val</span> doWrite = io.<span class="fu">apb</span>.<span class="fu">PSEL</span>(<span class="dv">0</span>) &amp;&amp; io.<span class="fu">apb</span>.<span class="fu">PENABLE</span> &amp;&amp; io.<span class="fu">apb</span>.<span class="fu">PWRITE</span></span>
<span id="cb4-4"><a href="#cb4-4"></a>    io.<span class="fu">apb</span>.<span class="fu">PRDATA</span> := <span class="dv">0</span></span>
<span id="cb4-5"><a href="#cb4-5"></a>    io.<span class="fu">apb</span>.<span class="fu">PREADY</span> := True</span>
<span id="cb4-6"><a href="#cb4-6"></a>    <span class="fu">switch</span>(io.<span class="fu">apb</span>.<span class="fu">PADDR</span>){</span>
<span id="cb4-7"><a href="#cb4-7"></a>      <span class="fu">is</span>(<span class="dv">0</span>){</span>
<span id="cb4-8"><a href="#cb4-8"></a>        io.<span class="fu">apb</span>.<span class="fu">PRDATA</span>(<span class="dv">0</span>) := logic.<span class="fu">enable</span></span>
<span id="cb4-9"><a href="#cb4-9"></a>        <span class="fu">when</span>(doWrite){</span>
<span id="cb4-10"><a href="#cb4-10"></a>          logic.<span class="fu">enable</span> := io.<span class="fu">apb</span>.<span class="fu">PWDATA</span>(<span class="dv">0</span>)</span>
<span id="cb4-11"><a href="#cb4-11"></a>        }</span>
<span id="cb4-12"><a href="#cb4-12"></a>      }</span>
<span id="cb4-13"><a href="#cb4-13"></a>      <span class="fu">is</span>(<span class="dv">4</span>){</span>
<span id="cb4-14"><a href="#cb4-14"></a>        io.<span class="fu">apb</span>.<span class="fu">PRDATA</span> := logic.<span class="fu">dutycycle</span>.<span class="fu">asBits</span>.<span class="fu">resized</span></span>
<span id="cb4-15"><a href="#cb4-15"></a>        <span class="fu">when</span>(doWrite){</span>
<span id="cb4-16"><a href="#cb4-16"></a>          logic.<span class="fu">dutycycle</span> := io.<span class="fu">apb</span>.<span class="fu">PWDATA</span>.<span class="fu">asUInt</span>.<span class="fu">resized</span></span>
<span id="cb4-17"><a href="#cb4-17"></a>        }</span>
<span id="cb4-18"><a href="#cb4-18"></a>      }</span>
<span id="cb4-19"><a href="#cb4-19"></a>    }</span>
<span id="cb4-20"><a href="#cb4-20"></a>  }</span></code></pre></div>
<h4 id="uart">UART</h4>
<p>这个实验只看文档也挺懵的，实际上它描述的采样状态机应该是这样：</p>
<ul>
<li><p>IDLE：什么也不做，直到满足跳转条件</p></li>
<li><p>START：等待一定的时间，然后跳转</p></li>
<li><p>DATA：重复8次以下操作（用bitCounter计数）：</p>
<ul>
<li>获取<code>preSamplingSize + samplingSize + postSamplingSize</code>个采样tick里rxd信号的值，取其中出现次数超过一半的电平作为本次采样的输出电平（因为samplingSize大于<code>preSamplingSize + samplingSize + postSamplingSize</code>的一半）</li>
<li>假设当前是第i次操作，那么采样的输出电平放到输出寄存器的第i-1位</li>
</ul>
<p>这样重复结束后输出寄存器的值就是采样得到的8位整数</p></li>
<li><p>STOP：等待<code>preSamplingSize + samplingSize + postSamplingSize</code>个采样tick，回到IDLE状态</p></li>
</ul>
<p>DATA这一步还是比较清晰的，可能实际的电路没有那么稳定，所以才要通过采样一段时间然后用MajorityVote取出现次数超过一半的电平。但是START和STOP为什么要等待这个数量的采样tick我就不明白了，尤其是START的式子<code>preSamplingSize + (samplingSize - 1) / 2 - 1</code>更是奇怪，不知道怎么回事：</p>
<div class="sourceCode" id="cb5"><pre class="sourceCode scala"><code class="sourceCode scala"><span id="cb5-1"><a href="#cb5-1"></a>  <span class="co">// Statemachine that use all precedent area</span></span>
<span id="cb5-2"><a href="#cb5-2"></a>  <span class="kw">val</span> stateMachine = <span class="kw">new</span> StateMachine {</span>
<span id="cb5-3"><a href="#cb5-3"></a>    <span class="co">//TODO state machine</span></span>
<span id="cb5-4"><a href="#cb5-4"></a>    <span class="kw">val</span> value = <span class="fu">Reg</span>(io.<span class="fu">read</span>.<span class="fu">payload</span>)</span>
<span id="cb5-5"><a href="#cb5-5"></a>    io.<span class="fu">read</span>.<span class="fu">valid</span> := False</span>
<span id="cb5-6"><a href="#cb5-6"></a>    always {</span>
<span id="cb5-7"><a href="#cb5-7"></a>      io.<span class="fu">read</span>.<span class="fu">payload</span> := value</span>
<span id="cb5-8"><a href="#cb5-8"></a>    }</span>
<span id="cb5-9"><a href="#cb5-9"></a>    <span class="kw">val</span> IDLE: State = <span class="kw">new</span> State <span class="kw">with</span> EntryPoint {</span>
<span id="cb5-10"><a href="#cb5-10"></a>      whenIsActive {</span>
<span id="cb5-11"><a href="#cb5-11"></a>        <span class="fu">when</span> (sampler.<span class="fu">tick</span> &amp;&amp; !sampler.<span class="fu">value</span>) {</span>
<span id="cb5-12"><a href="#cb5-12"></a>          bitTimer.<span class="fu">recenter</span> := True</span>
<span id="cb5-13"><a href="#cb5-13"></a>          <span class="fu">goto</span>(START)</span>
<span id="cb5-14"><a href="#cb5-14"></a>        }</span>
<span id="cb5-15"><a href="#cb5-15"></a>      }</span>
<span id="cb5-16"><a href="#cb5-16"></a>    }</span>
<span id="cb5-17"><a href="#cb5-17"></a>    <span class="kw">val</span> START = <span class="kw">new</span> State {</span>
<span id="cb5-18"><a href="#cb5-18"></a>      whenIsActive {</span>
<span id="cb5-19"><a href="#cb5-19"></a>        <span class="fu">when</span> (bitTimer.<span class="fu">tick</span>) {</span>
<span id="cb5-20"><a href="#cb5-20"></a>          bitCounter.<span class="fu">clear</span> := True</span>
<span id="cb5-21"><a href="#cb5-21"></a>          <span class="fu">goto</span>(DATA)</span>
<span id="cb5-22"><a href="#cb5-22"></a>        }</span>
<span id="cb5-23"><a href="#cb5-23"></a>      }</span>
<span id="cb5-24"><a href="#cb5-24"></a>    }</span>
<span id="cb5-25"><a href="#cb5-25"></a>    <span class="kw">val</span> DATA = <span class="kw">new</span> State {</span>
<span id="cb5-26"><a href="#cb5-26"></a>      whenIsActive {</span>
<span id="cb5-27"><a href="#cb5-27"></a>        <span class="fu">when</span> (bitTimer.<span class="fu">tick</span>) {</span>
<span id="cb5-28"><a href="#cb5-28"></a>          <span class="fu">value</span>(bitCounter.<span class="fu">value</span>) := sampler.<span class="fu">value</span></span>
<span id="cb5-29"><a href="#cb5-29"></a>          <span class="fu">when</span> (bitCounter.<span class="fu">value</span> === <span class="dv">7</span>) {</span>
<span id="cb5-30"><a href="#cb5-30"></a>            <span class="fu">goto</span>(STOP)</span>
<span id="cb5-31"><a href="#cb5-31"></a>          }</span>
<span id="cb5-32"><a href="#cb5-32"></a>        }</span>
<span id="cb5-33"><a href="#cb5-33"></a>      }</span>
<span id="cb5-34"><a href="#cb5-34"></a>    }</span>
<span id="cb5-35"><a href="#cb5-35"></a>    <span class="kw">val</span> STOP = <span class="kw">new</span> State {</span>
<span id="cb5-36"><a href="#cb5-36"></a>      whenIsActive {</span>
<span id="cb5-37"><a href="#cb5-37"></a>        <span class="fu">when</span> (bitTimer.<span class="fu">tick</span>) {</span>
<span id="cb5-38"><a href="#cb5-38"></a>          io.<span class="fu">read</span>.<span class="fu">valid</span> := True</span>
<span id="cb5-39"><a href="#cb5-39"></a>          <span class="fu">goto</span>(IDLE)</span>
<span id="cb5-40"><a href="#cb5-40"></a>        }</span>
<span id="cb5-41"><a href="#cb5-41"></a>      }</span>
<span id="cb5-42"><a href="#cb5-42"></a>    }</span>
<span id="cb5-43"><a href="#cb5-43"></a>  }</span></code></pre></div>
<p>“等待一定的时间”和“采样一定的时间”这些操作都由bitTimer计算，当recenter信号被触发时，等待的采样tick是<code>preSamplingSize + (samplingSize - 1) / 2 - 1</code>，在START结束后bitTimer里的计数器减到0自然溢出到<code>(1 &lt;&lt; width) - 1</code>，由于程序前面规定了<code>preSamplingSize + samplingSize + postSamplingSize</code>必须是2的幂，所以两条式子相等，之后在recenter下一次被触发前计都是按那条式子计算等待时间和采样时间。</p>
<p>另外是Flow的用法，当数据有效时把valid端口置为真，数据传到payload端口。注意寄存器传到payload端口这句必须放在状态机之外或者状态机内的always块里，否则会报“latch”错误。因为payload端口应该是短时间的信号而不是寄存器，所以不能在“某个状态”内赋值。同时，对于bitCounter和bitTimer内的信号进行的操作也是短时间的，在当前状态内是高电平，出了这个状态就又变回低电平了。</p>
<p>最后注意状态机，我用的是文档里介绍的style A写法，这种写法需要注意如果是当前声明的状态被后面声明的状态使用（如当前声明的IDLE在后面声明STOP中用到了），那么当前声明的状态就不能用自动类型推断，不然会报“递归定义”的错误。如上面的IDLE就在声明里显式指出了其类型State。</p>
<h4 id="prime">Prime</h4>
<p>代码很简单，但是新手很容易误解。比如我，一开始看见源程序里给出了基于scala基础类型判断质数的函数apply，就在想能不能将传给我的SpinalHDL类型的数转换成基础类型然后调用apply判断，但找不到转换函数。看了答案才意识到这样肯定是不行的，因为apply不能被编译成电路，怎么能用来判断呢。正确方法是利用apply函数构造一个质数表，然后将传给我的数依次和质数表里的数比较，如果其中一个为真就返回真。这种情况下质数表可以转换成一组常量信号，然后用比较器和参数进行比较最后用一个大或门就能计算结果，可以编译成电路的形式，实际上就类似于教程里给出的Verilog代码：</p>
<div class="sourceCode" id="cb6"><pre class="sourceCode scala"><code class="sourceCode scala"><span id="cb6-1"><a href="#cb6-1"></a>  <span class="kw">def</span> <span class="fu">apply</span>(n : UInt) : Bool = {</span>
<span id="cb6-2"><a href="#cb6-2"></a>    <span class="co">//TODO</span></span>
<span id="cb6-3"><a href="#cb6-3"></a>    <span class="kw">return</span> (<span class="dv">0</span> until <span class="dv">1</span> &lt;&lt; <span class="fu">widthOf</span>(n)).<span class="fu">filter</span>(<span class="fu">apply</span>(_)).<span class="fu">map</span>(n === _).<span class="fu">orR</span></span>
<span id="cb6-4"><a href="#cb6-4"></a>  }</span></code></pre></div>
<p>这里缩成一行，意思是构造整数区间[0, 1 &lt;&lt; n的位宽)（注意是左闭右开区间），将整数区间里的所有数用apply检查一下（这里的apply是针对scala基础类型的），选出是质数的，这样就构造出了一个质数表。然后将质数表里的每个数和n比较一下，相等的为真，不等的为假，这样就构造出了一个布尔表，注意这个布尔，指的是SpinalHDL的Bool而不是scala的Boolean了，因为是UInt参与比较，用的也是三等于号。最后将布尔表或一下，如果表里有一个真值，即n和一个质数相等，则返回真。</p>
<p>另外scala的匿名函数写起来真爽，连lambda关键字还是箭头标识符之类的都不用了，够简洁。</p>
<footer>
    <hr>
    <center>
        Powered by <a href="https://github.com/ZimingYuan/Yblogs" target="_blank">Yblogs</a><br>
        转载请注明出处<br>
        © 2025 VnYzm的博客<br>
    </center>
</footer>
</body>
</html>
