
SkyFire.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002a34  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000010a  00802000  00002a34  00002ac8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000fe  0080210a  0080210a  00002bd2  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002bd2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002c30  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003e0  00000000  00000000  00002c70  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00013745  00000000  00000000  00003050  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005827  00000000  00000000  00016795  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000675b  00000000  00000000  0001bfbc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000eec  00000000  00000000  00022718  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000332ea  00000000  00000000  00023604  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003e4a  00000000  00000000  000568ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000348  00000000  00000000  0005a738  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00002759  00000000  00000000  0005aa80  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	3e c1       	rjmp	.+636    	; 0x27e <__ctors_end>
       2:	00 00       	nop
       4:	62 c1       	rjmp	.+708    	; 0x2ca <__bad_interrupt>
       6:	00 00       	nop
       8:	60 c1       	rjmp	.+704    	; 0x2ca <__bad_interrupt>
       a:	00 00       	nop
       c:	5e c1       	rjmp	.+700    	; 0x2ca <__bad_interrupt>
       e:	00 00       	nop
      10:	5c c1       	rjmp	.+696    	; 0x2ca <__bad_interrupt>
      12:	00 00       	nop
      14:	5a c1       	rjmp	.+692    	; 0x2ca <__bad_interrupt>
      16:	00 00       	nop
      18:	58 c1       	rjmp	.+688    	; 0x2ca <__bad_interrupt>
      1a:	00 00       	nop
      1c:	56 c1       	rjmp	.+684    	; 0x2ca <__bad_interrupt>
      1e:	00 00       	nop
      20:	54 c1       	rjmp	.+680    	; 0x2ca <__bad_interrupt>
      22:	00 00       	nop
      24:	52 c1       	rjmp	.+676    	; 0x2ca <__bad_interrupt>
      26:	00 00       	nop
      28:	50 c1       	rjmp	.+672    	; 0x2ca <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4e c1       	rjmp	.+668    	; 0x2ca <__bad_interrupt>
      2e:	00 00       	nop
      30:	4c c1       	rjmp	.+664    	; 0x2ca <__bad_interrupt>
      32:	00 00       	nop
      34:	4a c1       	rjmp	.+660    	; 0x2ca <__bad_interrupt>
      36:	00 00       	nop
      38:	48 c1       	rjmp	.+656    	; 0x2ca <__bad_interrupt>
      3a:	00 00       	nop
      3c:	46 c1       	rjmp	.+652    	; 0x2ca <__bad_interrupt>
      3e:	00 00       	nop
      40:	44 c1       	rjmp	.+648    	; 0x2ca <__bad_interrupt>
      42:	00 00       	nop
      44:	42 c1       	rjmp	.+644    	; 0x2ca <__bad_interrupt>
      46:	00 00       	nop
      48:	40 c1       	rjmp	.+640    	; 0x2ca <__bad_interrupt>
      4a:	00 00       	nop
      4c:	3e c1       	rjmp	.+636    	; 0x2ca <__bad_interrupt>
      4e:	00 00       	nop
      50:	3c c1       	rjmp	.+632    	; 0x2ca <__bad_interrupt>
      52:	00 00       	nop
      54:	3a c1       	rjmp	.+628    	; 0x2ca <__bad_interrupt>
      56:	00 00       	nop
      58:	38 c1       	rjmp	.+624    	; 0x2ca <__bad_interrupt>
      5a:	00 00       	nop
      5c:	36 c1       	rjmp	.+620    	; 0x2ca <__bad_interrupt>
      5e:	00 00       	nop
      60:	34 c1       	rjmp	.+616    	; 0x2ca <__bad_interrupt>
      62:	00 00       	nop
      64:	0c 94 1f 0c 	jmp	0x183e	; 0x183e <__vector_25>
      68:	30 c1       	rjmp	.+608    	; 0x2ca <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2e c1       	rjmp	.+604    	; 0x2ca <__bad_interrupt>
      6e:	00 00       	nop
      70:	2c c1       	rjmp	.+600    	; 0x2ca <__bad_interrupt>
      72:	00 00       	nop
      74:	2a c1       	rjmp	.+596    	; 0x2ca <__bad_interrupt>
      76:	00 00       	nop
      78:	28 c1       	rjmp	.+592    	; 0x2ca <__bad_interrupt>
      7a:	00 00       	nop
      7c:	26 c1       	rjmp	.+588    	; 0x2ca <__bad_interrupt>
      7e:	00 00       	nop
      80:	24 c1       	rjmp	.+584    	; 0x2ca <__bad_interrupt>
      82:	00 00       	nop
      84:	22 c1       	rjmp	.+580    	; 0x2ca <__bad_interrupt>
      86:	00 00       	nop
      88:	20 c1       	rjmp	.+576    	; 0x2ca <__bad_interrupt>
      8a:	00 00       	nop
      8c:	1e c1       	rjmp	.+572    	; 0x2ca <__bad_interrupt>
      8e:	00 00       	nop
      90:	1c c1       	rjmp	.+568    	; 0x2ca <__bad_interrupt>
      92:	00 00       	nop
      94:	1a c1       	rjmp	.+564    	; 0x2ca <__bad_interrupt>
      96:	00 00       	nop
      98:	18 c1       	rjmp	.+560    	; 0x2ca <__bad_interrupt>
      9a:	00 00       	nop
      9c:	36 c2       	rjmp	.+1132   	; 0x50a <__vector_39>
      9e:	00 00       	nop
      a0:	71 c2       	rjmp	.+1250   	; 0x584 <__vector_40>
      a2:	00 00       	nop
      a4:	ac c2       	rjmp	.+1368   	; 0x5fe <__vector_41>
      a6:	00 00       	nop
      a8:	e7 c2       	rjmp	.+1486   	; 0x678 <__vector_42>
      aa:	00 00       	nop
      ac:	0e c1       	rjmp	.+540    	; 0x2ca <__bad_interrupt>
      ae:	00 00       	nop
      b0:	0c c1       	rjmp	.+536    	; 0x2ca <__bad_interrupt>
      b2:	00 00       	nop
      b4:	0a c1       	rjmp	.+532    	; 0x2ca <__bad_interrupt>
      b6:	00 00       	nop
      b8:	08 c1       	rjmp	.+528    	; 0x2ca <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 db 0b 	jmp	0x17b6	; 0x17b6 <__vector_47>
      c0:	04 c1       	rjmp	.+520    	; 0x2ca <__bad_interrupt>
      c2:	00 00       	nop
      c4:	02 c1       	rjmp	.+516    	; 0x2ca <__bad_interrupt>
      c6:	00 00       	nop
      c8:	00 c1       	rjmp	.+512    	; 0x2ca <__bad_interrupt>
      ca:	00 00       	nop
      cc:	fe c0       	rjmp	.+508    	; 0x2ca <__bad_interrupt>
      ce:	00 00       	nop
      d0:	fc c0       	rjmp	.+504    	; 0x2ca <__bad_interrupt>
      d2:	00 00       	nop
      d4:	fa c0       	rjmp	.+500    	; 0x2ca <__bad_interrupt>
      d6:	00 00       	nop
      d8:	f8 c0       	rjmp	.+496    	; 0x2ca <__bad_interrupt>
      da:	00 00       	nop
      dc:	f6 c0       	rjmp	.+492    	; 0x2ca <__bad_interrupt>
      de:	00 00       	nop
      e0:	f4 c0       	rjmp	.+488    	; 0x2ca <__bad_interrupt>
      e2:	00 00       	nop
      e4:	f2 c0       	rjmp	.+484    	; 0x2ca <__bad_interrupt>
      e6:	00 00       	nop
      e8:	f0 c0       	rjmp	.+480    	; 0x2ca <__bad_interrupt>
      ea:	00 00       	nop
      ec:	ee c0       	rjmp	.+476    	; 0x2ca <__bad_interrupt>
      ee:	00 00       	nop
      f0:	ec c0       	rjmp	.+472    	; 0x2ca <__bad_interrupt>
      f2:	00 00       	nop
      f4:	ea c0       	rjmp	.+468    	; 0x2ca <__bad_interrupt>
      f6:	00 00       	nop
      f8:	e8 c0       	rjmp	.+464    	; 0x2ca <__bad_interrupt>
      fa:	00 00       	nop
      fc:	e6 c0       	rjmp	.+460    	; 0x2ca <__bad_interrupt>
      fe:	00 00       	nop
     100:	e4 c0       	rjmp	.+456    	; 0x2ca <__bad_interrupt>
     102:	00 00       	nop
     104:	e2 c0       	rjmp	.+452    	; 0x2ca <__bad_interrupt>
     106:	00 00       	nop
     108:	e0 c0       	rjmp	.+448    	; 0x2ca <__bad_interrupt>
     10a:	00 00       	nop
     10c:	de c0       	rjmp	.+444    	; 0x2ca <__bad_interrupt>
     10e:	00 00       	nop
     110:	dc c0       	rjmp	.+440    	; 0x2ca <__bad_interrupt>
     112:	00 00       	nop
     114:	da c0       	rjmp	.+436    	; 0x2ca <__bad_interrupt>
     116:	00 00       	nop
     118:	d8 c0       	rjmp	.+432    	; 0x2ca <__bad_interrupt>
     11a:	00 00       	nop
     11c:	02 c1       	rjmp	.+516    	; 0x322 <__vector_71>
     11e:	00 00       	nop
     120:	3d c1       	rjmp	.+634    	; 0x39c <__vector_72>
     122:	00 00       	nop
     124:	78 c1       	rjmp	.+752    	; 0x416 <__vector_73>
     126:	00 00       	nop
     128:	b3 c1       	rjmp	.+870    	; 0x490 <__vector_74>
     12a:	00 00       	nop
     12c:	ce c0       	rjmp	.+412    	; 0x2ca <__bad_interrupt>
     12e:	00 00       	nop
     130:	cc c0       	rjmp	.+408    	; 0x2ca <__bad_interrupt>
     132:	00 00       	nop
     134:	ca c0       	rjmp	.+404    	; 0x2ca <__bad_interrupt>
     136:	00 00       	nop
     138:	c8 c0       	rjmp	.+400    	; 0x2ca <__bad_interrupt>
     13a:	00 00       	nop
     13c:	c6 c0       	rjmp	.+396    	; 0x2ca <__bad_interrupt>
     13e:	00 00       	nop
     140:	c4 c0       	rjmp	.+392    	; 0x2ca <__bad_interrupt>
     142:	00 00       	nop
     144:	c2 c0       	rjmp	.+388    	; 0x2ca <__bad_interrupt>
     146:	00 00       	nop
     148:	c0 c0       	rjmp	.+384    	; 0x2ca <__bad_interrupt>
     14a:	00 00       	nop
     14c:	be c0       	rjmp	.+380    	; 0x2ca <__bad_interrupt>
     14e:	00 00       	nop
     150:	bc c0       	rjmp	.+376    	; 0x2ca <__bad_interrupt>
     152:	00 00       	nop
     154:	ba c0       	rjmp	.+372    	; 0x2ca <__bad_interrupt>
     156:	00 00       	nop
     158:	b8 c0       	rjmp	.+368    	; 0x2ca <__bad_interrupt>
     15a:	00 00       	nop
     15c:	b6 c0       	rjmp	.+364    	; 0x2ca <__bad_interrupt>
     15e:	00 00       	nop
     160:	b4 c0       	rjmp	.+360    	; 0x2ca <__bad_interrupt>
     162:	00 00       	nop
     164:	b2 c0       	rjmp	.+356    	; 0x2ca <__bad_interrupt>
     166:	00 00       	nop
     168:	b0 c0       	rjmp	.+352    	; 0x2ca <__bad_interrupt>
     16a:	00 00       	nop
     16c:	0c 94 56 0c 	jmp	0x18ac	; 0x18ac <__vector_91>
     170:	ac c0       	rjmp	.+344    	; 0x2ca <__bad_interrupt>
     172:	00 00       	nop
     174:	aa c0       	rjmp	.+340    	; 0x2ca <__bad_interrupt>
     176:	00 00       	nop
     178:	a8 c0       	rjmp	.+336    	; 0x2ca <__bad_interrupt>
     17a:	00 00       	nop
     17c:	a6 c0       	rjmp	.+332    	; 0x2ca <__bad_interrupt>
     17e:	00 00       	nop
     180:	a4 c0       	rjmp	.+328    	; 0x2ca <__bad_interrupt>
     182:	00 00       	nop
     184:	a2 c0       	rjmp	.+324    	; 0x2ca <__bad_interrupt>
     186:	00 00       	nop
     188:	a0 c0       	rjmp	.+320    	; 0x2ca <__bad_interrupt>
     18a:	00 00       	nop
     18c:	9e c0       	rjmp	.+316    	; 0x2ca <__bad_interrupt>
     18e:	00 00       	nop
     190:	9c c0       	rjmp	.+312    	; 0x2ca <__bad_interrupt>
     192:	00 00       	nop
     194:	9a c0       	rjmp	.+308    	; 0x2ca <__bad_interrupt>
     196:	00 00       	nop
     198:	98 c0       	rjmp	.+304    	; 0x2ca <__bad_interrupt>
     19a:	00 00       	nop
     19c:	96 c0       	rjmp	.+300    	; 0x2ca <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	94 c0       	rjmp	.+296    	; 0x2ca <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	92 c0       	rjmp	.+292    	; 0x2ca <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	90 c0       	rjmp	.+288    	; 0x2ca <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	8e c0       	rjmp	.+284    	; 0x2ca <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	8c c0       	rjmp	.+280    	; 0x2ca <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	8a c0       	rjmp	.+276    	; 0x2ca <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	88 c0       	rjmp	.+272    	; 0x2ca <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	86 c0       	rjmp	.+268    	; 0x2ca <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	84 c0       	rjmp	.+264    	; 0x2ca <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	82 c0       	rjmp	.+260    	; 0x2ca <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	80 c0       	rjmp	.+256    	; 0x2ca <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	7e c0       	rjmp	.+252    	; 0x2ca <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	7c c0       	rjmp	.+248    	; 0x2ca <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	7a c0       	rjmp	.+244    	; 0x2ca <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	78 c0       	rjmp	.+240    	; 0x2ca <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	76 c0       	rjmp	.+236    	; 0x2ca <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	74 c0       	rjmp	.+232    	; 0x2ca <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	72 c0       	rjmp	.+228    	; 0x2ca <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	70 c0       	rjmp	.+224    	; 0x2ca <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	6e c0       	rjmp	.+220    	; 0x2ca <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	6c c0       	rjmp	.+216    	; 0x2ca <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	6a c0       	rjmp	.+212    	; 0x2ca <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	68 c0       	rjmp	.+208    	; 0x2ca <__bad_interrupt>
     1fa:	00 00       	nop
     1fc:	07 63       	ori	r16, 0x37	; 55
     1fe:	42 36       	cpi	r20, 0x62	; 98
     200:	b7 9b       	sbis	0x16, 7	; 22
     202:	d8 a7       	std	Y+40, r29	; 0x28
     204:	1a 39       	cpi	r17, 0x9A	; 154
     206:	68 56       	subi	r22, 0x68	; 104
     208:	18 ae       	std	Y+56, r1	; 0x38
     20a:	ba ab       	std	Y+50, r27	; 0x32
     20c:	55 8c       	ldd	r5, Z+29	; 0x1d
     20e:	1d 3c       	cpi	r17, 0xCD	; 205
     210:	b7 cc       	rjmp	.-1682   	; 0xfffffb80 <__eeprom_end+0xff7efb80>
     212:	57 63       	ori	r21, 0x37	; 55
     214:	bd 6d       	ori	r27, 0xDD	; 221
     216:	ed fd       	.word	0xfded	; ????
     218:	75 3e       	cpi	r23, 0xE5	; 229
     21a:	f6 17       	cp	r31, r22
     21c:	72 31       	cpi	r23, 0x12	; 18
     21e:	bf 00       	.word	0x00bf	; ????
     220:	00 00       	nop
     222:	80 3f       	cpi	r24, 0xF0	; 240
     224:	08 00       	.word	0x0008	; ????
     226:	00 00       	nop
     228:	be 92       	st	-X, r11
     22a:	24 49       	sbci	r18, 0x94	; 148
     22c:	12 3e       	cpi	r17, 0xE2	; 226
     22e:	ab aa       	std	Y+51, r10	; 0x33
     230:	aa 2a       	or	r10, r26
     232:	be cd       	rjmp	.-1156   	; 0xfffffdb0 <__eeprom_end+0xff7efdb0>
     234:	cc cc       	rjmp	.-1640   	; 0xfffffbce <__eeprom_end+0xff7efbce>
     236:	4c 3e       	cpi	r20, 0xEC	; 236
     238:	00 00       	nop
     23a:	00 80       	ld	r0, Z
     23c:	be ab       	std	Y+54, r27	; 0x36
     23e:	aa aa       	std	Y+50, r10	; 0x32
     240:	aa 3e       	cpi	r26, 0xEA	; 234
     242:	00 00       	nop
     244:	00 00       	nop
     246:	bf 00       	.word	0x00bf	; ????
     248:	00 00       	nop
     24a:	80 3f       	cpi	r24, 0xF0	; 240
     24c:	00 00       	nop
     24e:	00 00       	nop
     250:	00 08       	sbc	r0, r0
     252:	41 78       	andi	r20, 0x81	; 129
     254:	d3 bb       	out	0x13, r29	; 19
     256:	43 87       	std	Z+11, r20	; 0x0b
     258:	d1 13       	cpse	r29, r17
     25a:	3d 19       	sub	r19, r13
     25c:	0e 3c       	cpi	r16, 0xCE	; 206
     25e:	c3 bd       	out	0x23, r28	; 35
     260:	42 82       	std	Z+2, r4	; 0x02
     262:	ad 2b       	or	r26, r29
     264:	3e 68       	ori	r19, 0x8E	; 142
     266:	ec 82       	std	Y+4, r14	; 0x04
     268:	76 be       	out	0x36, r7	; 54
     26a:	d9 8f       	std	Y+25, r29	; 0x19
     26c:	e1 a9       	ldd	r30, Z+49	; 0x31
     26e:	3e 4c       	sbci	r19, 0xCE	; 206
     270:	80 ef       	ldi	r24, 0xF0	; 240
     272:	ff be       	out	0x3f, r15	; 63
     274:	01 c4       	rjmp	.+2050   	; 0xa78 <usart_init_rs232+0x144>
     276:	ff 7f       	andi	r31, 0xFF	; 255
     278:	3f 00       	.word	0x003f	; ????
     27a:	00 00       	nop
	...

0000027e <__ctors_end>:
     27e:	11 24       	eor	r1, r1
     280:	1f be       	out	0x3f, r1	; 63
     282:	cf ef       	ldi	r28, 0xFF	; 255
     284:	cd bf       	out	0x3d, r28	; 61
     286:	df e3       	ldi	r29, 0x3F	; 63
     288:	de bf       	out	0x3e, r29	; 62
     28a:	00 e0       	ldi	r16, 0x00	; 0
     28c:	0c bf       	out	0x3c, r16	; 60
     28e:	18 be       	out	0x38, r1	; 56
     290:	19 be       	out	0x39, r1	; 57
     292:	1a be       	out	0x3a, r1	; 58
     294:	1b be       	out	0x3b, r1	; 59

00000296 <__do_copy_data>:
     296:	11 e2       	ldi	r17, 0x21	; 33
     298:	a0 e0       	ldi	r26, 0x00	; 0
     29a:	b0 e2       	ldi	r27, 0x20	; 32
     29c:	e4 e3       	ldi	r30, 0x34	; 52
     29e:	fa e2       	ldi	r31, 0x2A	; 42
     2a0:	00 e0       	ldi	r16, 0x00	; 0
     2a2:	0b bf       	out	0x3b, r16	; 59
     2a4:	02 c0       	rjmp	.+4      	; 0x2aa <__do_copy_data+0x14>
     2a6:	07 90       	elpm	r0, Z+
     2a8:	0d 92       	st	X+, r0
     2aa:	aa 30       	cpi	r26, 0x0A	; 10
     2ac:	b1 07       	cpc	r27, r17
     2ae:	d9 f7       	brne	.-10     	; 0x2a6 <__do_copy_data+0x10>
     2b0:	1b be       	out	0x3b, r1	; 59

000002b2 <__do_clear_bss>:
     2b2:	22 e2       	ldi	r18, 0x22	; 34
     2b4:	aa e0       	ldi	r26, 0x0A	; 10
     2b6:	b1 e2       	ldi	r27, 0x21	; 33
     2b8:	01 c0       	rjmp	.+2      	; 0x2bc <.do_clear_bss_start>

000002ba <.do_clear_bss_loop>:
     2ba:	1d 92       	st	X+, r1

000002bc <.do_clear_bss_start>:
     2bc:	a8 30       	cpi	r26, 0x08	; 8
     2be:	b2 07       	cpc	r27, r18
     2c0:	e1 f7       	brne	.-8      	; 0x2ba <.do_clear_bss_loop>
     2c2:	0e 94 da 0a 	call	0x15b4	; 0x15b4 <main>
     2c6:	0c 94 18 15 	jmp	0x2a30	; 0x2a30 <_exit>

000002ca <__bad_interrupt>:
     2ca:	9a ce       	rjmp	.-716    	; 0x0 <__vectors>

000002cc <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
     2cc:	cf 93       	push	r28
     2ce:	df 93       	push	r29
     2d0:	1f 92       	push	r1
     2d2:	cd b7       	in	r28, 0x3d	; 61
     2d4:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
     2d6:	80 91 4c 21 	lds	r24, 0x214C	; 0x80214c <stdio_base>
     2da:	90 91 4d 21 	lds	r25, 0x214D	; 0x80214d <stdio_base+0x1>
     2de:	e0 91 48 21 	lds	r30, 0x2148	; 0x802148 <ptr_get>
     2e2:	f0 91 49 21 	lds	r31, 0x2149	; 0x802149 <ptr_get+0x1>
     2e6:	be 01       	movw	r22, r28
     2e8:	6f 5f       	subi	r22, 0xFF	; 255
     2ea:	7f 4f       	sbci	r23, 0xFF	; 255
     2ec:	19 95       	eicall
	return c;
     2ee:	89 81       	ldd	r24, Y+1	; 0x01
}
     2f0:	08 2e       	mov	r0, r24
     2f2:	00 0c       	add	r0, r0
     2f4:	99 0b       	sbc	r25, r25
     2f6:	0f 90       	pop	r0
     2f8:	df 91       	pop	r29
     2fa:	cf 91       	pop	r28
     2fc:	08 95       	ret

000002fe <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
     2fe:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
     300:	80 91 4c 21 	lds	r24, 0x214C	; 0x80214c <stdio_base>
     304:	90 91 4d 21 	lds	r25, 0x214D	; 0x80214d <stdio_base+0x1>
     308:	e0 91 4a 21 	lds	r30, 0x214A	; 0x80214a <ptr_put>
     30c:	f0 91 4b 21 	lds	r31, 0x214B	; 0x80214b <ptr_put+0x1>
     310:	19 95       	eicall
     312:	99 23       	and	r25, r25
     314:	1c f0       	brlt	.+6      	; 0x31c <_write+0x1e>
		return -1;
	}
	return 1;
     316:	81 e0       	ldi	r24, 0x01	; 1
     318:	90 e0       	ldi	r25, 0x00	; 0
     31a:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
     31c:	8f ef       	ldi	r24, 0xFF	; 255
     31e:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
     320:	08 95       	ret

00000322 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
     322:	1f 92       	push	r1
     324:	0f 92       	push	r0
     326:	0f b6       	in	r0, 0x3f	; 63
     328:	0f 92       	push	r0
     32a:	11 24       	eor	r1, r1
     32c:	08 b6       	in	r0, 0x38	; 56
     32e:	0f 92       	push	r0
     330:	18 be       	out	0x38, r1	; 56
     332:	09 b6       	in	r0, 0x39	; 57
     334:	0f 92       	push	r0
     336:	19 be       	out	0x39, r1	; 57
     338:	0b b6       	in	r0, 0x3b	; 59
     33a:	0f 92       	push	r0
     33c:	1b be       	out	0x3b, r1	; 59
     33e:	2f 93       	push	r18
     340:	3f 93       	push	r19
     342:	4f 93       	push	r20
     344:	5f 93       	push	r21
     346:	6f 93       	push	r22
     348:	7f 93       	push	r23
     34a:	8f 93       	push	r24
     34c:	9f 93       	push	r25
     34e:	af 93       	push	r26
     350:	bf 93       	push	r27
     352:	ef 93       	push	r30
     354:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
     356:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
     35a:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
     35e:	e0 91 50 21 	lds	r30, 0x2150	; 0x802150 <adca_callback>
     362:	f0 91 51 21 	lds	r31, 0x2151	; 0x802151 <adca_callback+0x1>
     366:	61 e0       	ldi	r22, 0x01	; 1
     368:	80 e0       	ldi	r24, 0x00	; 0
     36a:	92 e0       	ldi	r25, 0x02	; 2
     36c:	19 95       	eicall
}
     36e:	ff 91       	pop	r31
     370:	ef 91       	pop	r30
     372:	bf 91       	pop	r27
     374:	af 91       	pop	r26
     376:	9f 91       	pop	r25
     378:	8f 91       	pop	r24
     37a:	7f 91       	pop	r23
     37c:	6f 91       	pop	r22
     37e:	5f 91       	pop	r21
     380:	4f 91       	pop	r20
     382:	3f 91       	pop	r19
     384:	2f 91       	pop	r18
     386:	0f 90       	pop	r0
     388:	0b be       	out	0x3b, r0	; 59
     38a:	0f 90       	pop	r0
     38c:	09 be       	out	0x39, r0	; 57
     38e:	0f 90       	pop	r0
     390:	08 be       	out	0x38, r0	; 56
     392:	0f 90       	pop	r0
     394:	0f be       	out	0x3f, r0	; 63
     396:	0f 90       	pop	r0
     398:	1f 90       	pop	r1
     39a:	18 95       	reti

0000039c <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
     39c:	1f 92       	push	r1
     39e:	0f 92       	push	r0
     3a0:	0f b6       	in	r0, 0x3f	; 63
     3a2:	0f 92       	push	r0
     3a4:	11 24       	eor	r1, r1
     3a6:	08 b6       	in	r0, 0x38	; 56
     3a8:	0f 92       	push	r0
     3aa:	18 be       	out	0x38, r1	; 56
     3ac:	09 b6       	in	r0, 0x39	; 57
     3ae:	0f 92       	push	r0
     3b0:	19 be       	out	0x39, r1	; 57
     3b2:	0b b6       	in	r0, 0x3b	; 59
     3b4:	0f 92       	push	r0
     3b6:	1b be       	out	0x3b, r1	; 59
     3b8:	2f 93       	push	r18
     3ba:	3f 93       	push	r19
     3bc:	4f 93       	push	r20
     3be:	5f 93       	push	r21
     3c0:	6f 93       	push	r22
     3c2:	7f 93       	push	r23
     3c4:	8f 93       	push	r24
     3c6:	9f 93       	push	r25
     3c8:	af 93       	push	r26
     3ca:	bf 93       	push	r27
     3cc:	ef 93       	push	r30
     3ce:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
     3d0:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
     3d4:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
     3d8:	e0 91 50 21 	lds	r30, 0x2150	; 0x802150 <adca_callback>
     3dc:	f0 91 51 21 	lds	r31, 0x2151	; 0x802151 <adca_callback+0x1>
     3e0:	62 e0       	ldi	r22, 0x02	; 2
     3e2:	80 e0       	ldi	r24, 0x00	; 0
     3e4:	92 e0       	ldi	r25, 0x02	; 2
     3e6:	19 95       	eicall
}
     3e8:	ff 91       	pop	r31
     3ea:	ef 91       	pop	r30
     3ec:	bf 91       	pop	r27
     3ee:	af 91       	pop	r26
     3f0:	9f 91       	pop	r25
     3f2:	8f 91       	pop	r24
     3f4:	7f 91       	pop	r23
     3f6:	6f 91       	pop	r22
     3f8:	5f 91       	pop	r21
     3fa:	4f 91       	pop	r20
     3fc:	3f 91       	pop	r19
     3fe:	2f 91       	pop	r18
     400:	0f 90       	pop	r0
     402:	0b be       	out	0x3b, r0	; 59
     404:	0f 90       	pop	r0
     406:	09 be       	out	0x39, r0	; 57
     408:	0f 90       	pop	r0
     40a:	08 be       	out	0x38, r0	; 56
     40c:	0f 90       	pop	r0
     40e:	0f be       	out	0x3f, r0	; 63
     410:	0f 90       	pop	r0
     412:	1f 90       	pop	r1
     414:	18 95       	reti

00000416 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
     416:	1f 92       	push	r1
     418:	0f 92       	push	r0
     41a:	0f b6       	in	r0, 0x3f	; 63
     41c:	0f 92       	push	r0
     41e:	11 24       	eor	r1, r1
     420:	08 b6       	in	r0, 0x38	; 56
     422:	0f 92       	push	r0
     424:	18 be       	out	0x38, r1	; 56
     426:	09 b6       	in	r0, 0x39	; 57
     428:	0f 92       	push	r0
     42a:	19 be       	out	0x39, r1	; 57
     42c:	0b b6       	in	r0, 0x3b	; 59
     42e:	0f 92       	push	r0
     430:	1b be       	out	0x3b, r1	; 59
     432:	2f 93       	push	r18
     434:	3f 93       	push	r19
     436:	4f 93       	push	r20
     438:	5f 93       	push	r21
     43a:	6f 93       	push	r22
     43c:	7f 93       	push	r23
     43e:	8f 93       	push	r24
     440:	9f 93       	push	r25
     442:	af 93       	push	r26
     444:	bf 93       	push	r27
     446:	ef 93       	push	r30
     448:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
     44a:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
     44e:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
     452:	e0 91 50 21 	lds	r30, 0x2150	; 0x802150 <adca_callback>
     456:	f0 91 51 21 	lds	r31, 0x2151	; 0x802151 <adca_callback+0x1>
     45a:	64 e0       	ldi	r22, 0x04	; 4
     45c:	80 e0       	ldi	r24, 0x00	; 0
     45e:	92 e0       	ldi	r25, 0x02	; 2
     460:	19 95       	eicall
}
     462:	ff 91       	pop	r31
     464:	ef 91       	pop	r30
     466:	bf 91       	pop	r27
     468:	af 91       	pop	r26
     46a:	9f 91       	pop	r25
     46c:	8f 91       	pop	r24
     46e:	7f 91       	pop	r23
     470:	6f 91       	pop	r22
     472:	5f 91       	pop	r21
     474:	4f 91       	pop	r20
     476:	3f 91       	pop	r19
     478:	2f 91       	pop	r18
     47a:	0f 90       	pop	r0
     47c:	0b be       	out	0x3b, r0	; 59
     47e:	0f 90       	pop	r0
     480:	09 be       	out	0x39, r0	; 57
     482:	0f 90       	pop	r0
     484:	08 be       	out	0x38, r0	; 56
     486:	0f 90       	pop	r0
     488:	0f be       	out	0x3f, r0	; 63
     48a:	0f 90       	pop	r0
     48c:	1f 90       	pop	r1
     48e:	18 95       	reti

00000490 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
     490:	1f 92       	push	r1
     492:	0f 92       	push	r0
     494:	0f b6       	in	r0, 0x3f	; 63
     496:	0f 92       	push	r0
     498:	11 24       	eor	r1, r1
     49a:	08 b6       	in	r0, 0x38	; 56
     49c:	0f 92       	push	r0
     49e:	18 be       	out	0x38, r1	; 56
     4a0:	09 b6       	in	r0, 0x39	; 57
     4a2:	0f 92       	push	r0
     4a4:	19 be       	out	0x39, r1	; 57
     4a6:	0b b6       	in	r0, 0x3b	; 59
     4a8:	0f 92       	push	r0
     4aa:	1b be       	out	0x3b, r1	; 59
     4ac:	2f 93       	push	r18
     4ae:	3f 93       	push	r19
     4b0:	4f 93       	push	r20
     4b2:	5f 93       	push	r21
     4b4:	6f 93       	push	r22
     4b6:	7f 93       	push	r23
     4b8:	8f 93       	push	r24
     4ba:	9f 93       	push	r25
     4bc:	af 93       	push	r26
     4be:	bf 93       	push	r27
     4c0:	ef 93       	push	r30
     4c2:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
     4c4:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
     4c8:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
     4cc:	e0 91 50 21 	lds	r30, 0x2150	; 0x802150 <adca_callback>
     4d0:	f0 91 51 21 	lds	r31, 0x2151	; 0x802151 <adca_callback+0x1>
     4d4:	68 e0       	ldi	r22, 0x08	; 8
     4d6:	80 e0       	ldi	r24, 0x00	; 0
     4d8:	92 e0       	ldi	r25, 0x02	; 2
     4da:	19 95       	eicall
}
     4dc:	ff 91       	pop	r31
     4de:	ef 91       	pop	r30
     4e0:	bf 91       	pop	r27
     4e2:	af 91       	pop	r26
     4e4:	9f 91       	pop	r25
     4e6:	8f 91       	pop	r24
     4e8:	7f 91       	pop	r23
     4ea:	6f 91       	pop	r22
     4ec:	5f 91       	pop	r21
     4ee:	4f 91       	pop	r20
     4f0:	3f 91       	pop	r19
     4f2:	2f 91       	pop	r18
     4f4:	0f 90       	pop	r0
     4f6:	0b be       	out	0x3b, r0	; 59
     4f8:	0f 90       	pop	r0
     4fa:	09 be       	out	0x39, r0	; 57
     4fc:	0f 90       	pop	r0
     4fe:	08 be       	out	0x38, r0	; 56
     500:	0f 90       	pop	r0
     502:	0f be       	out	0x3f, r0	; 63
     504:	0f 90       	pop	r0
     506:	1f 90       	pop	r1
     508:	18 95       	reti

0000050a <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
     50a:	1f 92       	push	r1
     50c:	0f 92       	push	r0
     50e:	0f b6       	in	r0, 0x3f	; 63
     510:	0f 92       	push	r0
     512:	11 24       	eor	r1, r1
     514:	08 b6       	in	r0, 0x38	; 56
     516:	0f 92       	push	r0
     518:	18 be       	out	0x38, r1	; 56
     51a:	09 b6       	in	r0, 0x39	; 57
     51c:	0f 92       	push	r0
     51e:	19 be       	out	0x39, r1	; 57
     520:	0b b6       	in	r0, 0x3b	; 59
     522:	0f 92       	push	r0
     524:	1b be       	out	0x3b, r1	; 59
     526:	2f 93       	push	r18
     528:	3f 93       	push	r19
     52a:	4f 93       	push	r20
     52c:	5f 93       	push	r21
     52e:	6f 93       	push	r22
     530:	7f 93       	push	r23
     532:	8f 93       	push	r24
     534:	9f 93       	push	r25
     536:	af 93       	push	r26
     538:	bf 93       	push	r27
     53a:	ef 93       	push	r30
     53c:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
     53e:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x700264>
     542:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x700265>
     546:	e0 91 4e 21 	lds	r30, 0x214E	; 0x80214e <adcb_callback>
     54a:	f0 91 4f 21 	lds	r31, 0x214F	; 0x80214f <adcb_callback+0x1>
     54e:	61 e0       	ldi	r22, 0x01	; 1
     550:	80 e4       	ldi	r24, 0x40	; 64
     552:	92 e0       	ldi	r25, 0x02	; 2
     554:	19 95       	eicall
}
     556:	ff 91       	pop	r31
     558:	ef 91       	pop	r30
     55a:	bf 91       	pop	r27
     55c:	af 91       	pop	r26
     55e:	9f 91       	pop	r25
     560:	8f 91       	pop	r24
     562:	7f 91       	pop	r23
     564:	6f 91       	pop	r22
     566:	5f 91       	pop	r21
     568:	4f 91       	pop	r20
     56a:	3f 91       	pop	r19
     56c:	2f 91       	pop	r18
     56e:	0f 90       	pop	r0
     570:	0b be       	out	0x3b, r0	; 59
     572:	0f 90       	pop	r0
     574:	09 be       	out	0x39, r0	; 57
     576:	0f 90       	pop	r0
     578:	08 be       	out	0x38, r0	; 56
     57a:	0f 90       	pop	r0
     57c:	0f be       	out	0x3f, r0	; 63
     57e:	0f 90       	pop	r0
     580:	1f 90       	pop	r1
     582:	18 95       	reti

00000584 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
     584:	1f 92       	push	r1
     586:	0f 92       	push	r0
     588:	0f b6       	in	r0, 0x3f	; 63
     58a:	0f 92       	push	r0
     58c:	11 24       	eor	r1, r1
     58e:	08 b6       	in	r0, 0x38	; 56
     590:	0f 92       	push	r0
     592:	18 be       	out	0x38, r1	; 56
     594:	09 b6       	in	r0, 0x39	; 57
     596:	0f 92       	push	r0
     598:	19 be       	out	0x39, r1	; 57
     59a:	0b b6       	in	r0, 0x3b	; 59
     59c:	0f 92       	push	r0
     59e:	1b be       	out	0x3b, r1	; 59
     5a0:	2f 93       	push	r18
     5a2:	3f 93       	push	r19
     5a4:	4f 93       	push	r20
     5a6:	5f 93       	push	r21
     5a8:	6f 93       	push	r22
     5aa:	7f 93       	push	r23
     5ac:	8f 93       	push	r24
     5ae:	9f 93       	push	r25
     5b0:	af 93       	push	r26
     5b2:	bf 93       	push	r27
     5b4:	ef 93       	push	r30
     5b6:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
     5b8:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x70026c>
     5bc:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x70026d>
     5c0:	e0 91 4e 21 	lds	r30, 0x214E	; 0x80214e <adcb_callback>
     5c4:	f0 91 4f 21 	lds	r31, 0x214F	; 0x80214f <adcb_callback+0x1>
     5c8:	62 e0       	ldi	r22, 0x02	; 2
     5ca:	80 e4       	ldi	r24, 0x40	; 64
     5cc:	92 e0       	ldi	r25, 0x02	; 2
     5ce:	19 95       	eicall
}
     5d0:	ff 91       	pop	r31
     5d2:	ef 91       	pop	r30
     5d4:	bf 91       	pop	r27
     5d6:	af 91       	pop	r26
     5d8:	9f 91       	pop	r25
     5da:	8f 91       	pop	r24
     5dc:	7f 91       	pop	r23
     5de:	6f 91       	pop	r22
     5e0:	5f 91       	pop	r21
     5e2:	4f 91       	pop	r20
     5e4:	3f 91       	pop	r19
     5e6:	2f 91       	pop	r18
     5e8:	0f 90       	pop	r0
     5ea:	0b be       	out	0x3b, r0	; 59
     5ec:	0f 90       	pop	r0
     5ee:	09 be       	out	0x39, r0	; 57
     5f0:	0f 90       	pop	r0
     5f2:	08 be       	out	0x38, r0	; 56
     5f4:	0f 90       	pop	r0
     5f6:	0f be       	out	0x3f, r0	; 63
     5f8:	0f 90       	pop	r0
     5fa:	1f 90       	pop	r1
     5fc:	18 95       	reti

000005fe <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
     5fe:	1f 92       	push	r1
     600:	0f 92       	push	r0
     602:	0f b6       	in	r0, 0x3f	; 63
     604:	0f 92       	push	r0
     606:	11 24       	eor	r1, r1
     608:	08 b6       	in	r0, 0x38	; 56
     60a:	0f 92       	push	r0
     60c:	18 be       	out	0x38, r1	; 56
     60e:	09 b6       	in	r0, 0x39	; 57
     610:	0f 92       	push	r0
     612:	19 be       	out	0x39, r1	; 57
     614:	0b b6       	in	r0, 0x3b	; 59
     616:	0f 92       	push	r0
     618:	1b be       	out	0x3b, r1	; 59
     61a:	2f 93       	push	r18
     61c:	3f 93       	push	r19
     61e:	4f 93       	push	r20
     620:	5f 93       	push	r21
     622:	6f 93       	push	r22
     624:	7f 93       	push	r23
     626:	8f 93       	push	r24
     628:	9f 93       	push	r25
     62a:	af 93       	push	r26
     62c:	bf 93       	push	r27
     62e:	ef 93       	push	r30
     630:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
     632:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x700274>
     636:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x700275>
     63a:	e0 91 4e 21 	lds	r30, 0x214E	; 0x80214e <adcb_callback>
     63e:	f0 91 4f 21 	lds	r31, 0x214F	; 0x80214f <adcb_callback+0x1>
     642:	64 e0       	ldi	r22, 0x04	; 4
     644:	80 e4       	ldi	r24, 0x40	; 64
     646:	92 e0       	ldi	r25, 0x02	; 2
     648:	19 95       	eicall
}
     64a:	ff 91       	pop	r31
     64c:	ef 91       	pop	r30
     64e:	bf 91       	pop	r27
     650:	af 91       	pop	r26
     652:	9f 91       	pop	r25
     654:	8f 91       	pop	r24
     656:	7f 91       	pop	r23
     658:	6f 91       	pop	r22
     65a:	5f 91       	pop	r21
     65c:	4f 91       	pop	r20
     65e:	3f 91       	pop	r19
     660:	2f 91       	pop	r18
     662:	0f 90       	pop	r0
     664:	0b be       	out	0x3b, r0	; 59
     666:	0f 90       	pop	r0
     668:	09 be       	out	0x39, r0	; 57
     66a:	0f 90       	pop	r0
     66c:	08 be       	out	0x38, r0	; 56
     66e:	0f 90       	pop	r0
     670:	0f be       	out	0x3f, r0	; 63
     672:	0f 90       	pop	r0
     674:	1f 90       	pop	r1
     676:	18 95       	reti

00000678 <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
     678:	1f 92       	push	r1
     67a:	0f 92       	push	r0
     67c:	0f b6       	in	r0, 0x3f	; 63
     67e:	0f 92       	push	r0
     680:	11 24       	eor	r1, r1
     682:	08 b6       	in	r0, 0x38	; 56
     684:	0f 92       	push	r0
     686:	18 be       	out	0x38, r1	; 56
     688:	09 b6       	in	r0, 0x39	; 57
     68a:	0f 92       	push	r0
     68c:	19 be       	out	0x39, r1	; 57
     68e:	0b b6       	in	r0, 0x3b	; 59
     690:	0f 92       	push	r0
     692:	1b be       	out	0x3b, r1	; 59
     694:	2f 93       	push	r18
     696:	3f 93       	push	r19
     698:	4f 93       	push	r20
     69a:	5f 93       	push	r21
     69c:	6f 93       	push	r22
     69e:	7f 93       	push	r23
     6a0:	8f 93       	push	r24
     6a2:	9f 93       	push	r25
     6a4:	af 93       	push	r26
     6a6:	bf 93       	push	r27
     6a8:	ef 93       	push	r30
     6aa:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
     6ac:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x70027c>
     6b0:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x70027d>
     6b4:	e0 91 4e 21 	lds	r30, 0x214E	; 0x80214e <adcb_callback>
     6b8:	f0 91 4f 21 	lds	r31, 0x214F	; 0x80214f <adcb_callback+0x1>
     6bc:	68 e0       	ldi	r22, 0x08	; 8
     6be:	80 e4       	ldi	r24, 0x40	; 64
     6c0:	92 e0       	ldi	r25, 0x02	; 2
     6c2:	19 95       	eicall
}
     6c4:	ff 91       	pop	r31
     6c6:	ef 91       	pop	r30
     6c8:	bf 91       	pop	r27
     6ca:	af 91       	pop	r26
     6cc:	9f 91       	pop	r25
     6ce:	8f 91       	pop	r24
     6d0:	7f 91       	pop	r23
     6d2:	6f 91       	pop	r22
     6d4:	5f 91       	pop	r21
     6d6:	4f 91       	pop	r20
     6d8:	3f 91       	pop	r19
     6da:	2f 91       	pop	r18
     6dc:	0f 90       	pop	r0
     6de:	0b be       	out	0x3b, r0	; 59
     6e0:	0f 90       	pop	r0
     6e2:	09 be       	out	0x39, r0	; 57
     6e4:	0f 90       	pop	r0
     6e6:	08 be       	out	0x38, r0	; 56
     6e8:	0f 90       	pop	r0
     6ea:	0f be       	out	0x3f, r0	; 63
     6ec:	0f 90       	pop	r0
     6ee:	1f 90       	pop	r1
     6f0:	18 95       	reti

000006f2 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
     6f2:	fc 01       	movw	r30, r24
     6f4:	91 81       	ldd	r25, Z+1	; 0x01
     6f6:	95 ff       	sbrs	r25, 5
     6f8:	fd cf       	rjmp	.-6      	; 0x6f4 <usart_putchar+0x2>
     6fa:	60 83       	st	Z, r22
     6fc:	80 e0       	ldi	r24, 0x00	; 0
     6fe:	90 e0       	ldi	r25, 0x00	; 0
     700:	08 95       	ret

00000702 <usart_getchar>:
     702:	fc 01       	movw	r30, r24
     704:	91 81       	ldd	r25, Z+1	; 0x01
     706:	99 23       	and	r25, r25
     708:	ec f7       	brge	.-6      	; 0x704 <usart_getchar+0x2>
     70a:	80 81       	ld	r24, Z
     70c:	08 95       	ret

0000070e <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     70e:	4f 92       	push	r4
     710:	5f 92       	push	r5
     712:	6f 92       	push	r6
     714:	7f 92       	push	r7
     716:	8f 92       	push	r8
     718:	9f 92       	push	r9
     71a:	af 92       	push	r10
     71c:	bf 92       	push	r11
     71e:	ef 92       	push	r14
     720:	ff 92       	push	r15
     722:	0f 93       	push	r16
     724:	1f 93       	push	r17
     726:	cf 93       	push	r28
     728:	7c 01       	movw	r14, r24
     72a:	4a 01       	movw	r8, r20
     72c:	5b 01       	movw	r10, r22
     72e:	28 01       	movw	r4, r16
     730:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     732:	fc 01       	movw	r30, r24
     734:	84 81       	ldd	r24, Z+4	; 0x04
     736:	82 ff       	sbrs	r24, 2
     738:	16 c0       	rjmp	.+44     	; 0x766 <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
     73a:	d9 01       	movw	r26, r18
     73c:	c8 01       	movw	r24, r16
     73e:	68 94       	set
     740:	12 f8       	bld	r1, 2
     742:	b6 95       	lsr	r27
     744:	a7 95       	ror	r26
     746:	97 95       	ror	r25
     748:	87 95       	ror	r24
     74a:	16 94       	lsr	r1
     74c:	d1 f7       	brne	.-12     	; 0x742 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
     74e:	b9 01       	movw	r22, r18
     750:	a8 01       	movw	r20, r16
     752:	03 2e       	mov	r0, r19
     754:	36 e1       	ldi	r19, 0x16	; 22
     756:	76 95       	lsr	r23
     758:	67 95       	ror	r22
     75a:	57 95       	ror	r21
     75c:	47 95       	ror	r20
     75e:	3a 95       	dec	r19
     760:	d1 f7       	brne	.-12     	; 0x756 <usart_set_baudrate+0x48>
     762:	30 2d       	mov	r19, r0
     764:	15 c0       	rjmp	.+42     	; 0x790 <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
     766:	d9 01       	movw	r26, r18
     768:	c8 01       	movw	r24, r16
     76a:	68 94       	set
     76c:	13 f8       	bld	r1, 3
     76e:	b6 95       	lsr	r27
     770:	a7 95       	ror	r26
     772:	97 95       	ror	r25
     774:	87 95       	ror	r24
     776:	16 94       	lsr	r1
     778:	d1 f7       	brne	.-12     	; 0x76e <usart_set_baudrate+0x60>
		min_rate /= 2;
     77a:	b9 01       	movw	r22, r18
     77c:	a8 01       	movw	r20, r16
     77e:	03 2e       	mov	r0, r19
     780:	37 e1       	ldi	r19, 0x17	; 23
     782:	76 95       	lsr	r23
     784:	67 95       	ror	r22
     786:	57 95       	ror	r21
     788:	47 95       	ror	r20
     78a:	3a 95       	dec	r19
     78c:	d1 f7       	brne	.-12     	; 0x782 <usart_set_baudrate+0x74>
     78e:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     790:	88 15       	cp	r24, r8
     792:	99 05       	cpc	r25, r9
     794:	aa 05       	cpc	r26, r10
     796:	bb 05       	cpc	r27, r11
     798:	08 f4       	brcc	.+2      	; 0x79c <usart_set_baudrate+0x8e>
     79a:	a6 c0       	rjmp	.+332    	; 0x8e8 <usart_set_baudrate+0x1da>
     79c:	84 16       	cp	r8, r20
     79e:	95 06       	cpc	r9, r21
     7a0:	a6 06       	cpc	r10, r22
     7a2:	b7 06       	cpc	r11, r23
     7a4:	08 f4       	brcc	.+2      	; 0x7a8 <usart_set_baudrate+0x9a>
     7a6:	a2 c0       	rjmp	.+324    	; 0x8ec <usart_set_baudrate+0x1de>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     7a8:	f7 01       	movw	r30, r14
     7aa:	84 81       	ldd	r24, Z+4	; 0x04
     7ac:	82 fd       	sbrc	r24, 2
     7ae:	04 c0       	rjmp	.+8      	; 0x7b8 <usart_set_baudrate+0xaa>
		baud *= 2;
     7b0:	88 0c       	add	r8, r8
     7b2:	99 1c       	adc	r9, r9
     7b4:	aa 1c       	adc	r10, r10
     7b6:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
     7b8:	c3 01       	movw	r24, r6
     7ba:	b2 01       	movw	r22, r4
     7bc:	a5 01       	movw	r20, r10
     7be:	94 01       	movw	r18, r8
     7c0:	0e 94 3a 10 	call	0x2074	; 0x2074 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
     7c4:	2f 3f       	cpi	r18, 0xFF	; 255
     7c6:	31 05       	cpc	r19, r1
     7c8:	41 05       	cpc	r20, r1
     7ca:	51 05       	cpc	r21, r1
     7cc:	08 f4       	brcc	.+2      	; 0x7d0 <usart_set_baudrate+0xc2>
     7ce:	90 c0       	rjmp	.+288    	; 0x8f0 <usart_set_baudrate+0x1e2>
     7d0:	8f ef       	ldi	r24, 0xFF	; 255
     7d2:	90 e0       	ldi	r25, 0x00	; 0
     7d4:	a0 e0       	ldi	r26, 0x00	; 0
     7d6:	b0 e0       	ldi	r27, 0x00	; 0
     7d8:	c9 ef       	ldi	r28, 0xF9	; 249
     7da:	05 c0       	rjmp	.+10     	; 0x7e6 <usart_set_baudrate+0xd8>
     7dc:	28 17       	cp	r18, r24
     7de:	39 07       	cpc	r19, r25
     7e0:	4a 07       	cpc	r20, r26
     7e2:	5b 07       	cpc	r21, r27
     7e4:	58 f0       	brcs	.+22     	; 0x7fc <usart_set_baudrate+0xee>
			break;
		}

		limit <<= 1;
     7e6:	88 0f       	add	r24, r24
     7e8:	99 1f       	adc	r25, r25
     7ea:	aa 1f       	adc	r26, r26
     7ec:	bb 1f       	adc	r27, r27

		if (exp < -3) {
     7ee:	cd 3f       	cpi	r28, 0xFD	; 253
     7f0:	0c f4       	brge	.+2      	; 0x7f4 <usart_set_baudrate+0xe6>
			limit |= 1;
     7f2:	81 60       	ori	r24, 0x01	; 1
     7f4:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     7f6:	c7 30       	cpi	r28, 0x07	; 7
     7f8:	89 f7       	brne	.-30     	; 0x7dc <usart_set_baudrate+0xce>
     7fa:	4f c0       	rjmp	.+158    	; 0x89a <usart_set_baudrate+0x18c>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
     7fc:	cc 23       	and	r28, r28
     7fe:	0c f0       	brlt	.+2      	; 0x802 <usart_set_baudrate+0xf4>
     800:	4c c0       	rjmp	.+152    	; 0x89a <usart_set_baudrate+0x18c>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     802:	d5 01       	movw	r26, r10
     804:	c4 01       	movw	r24, r8
     806:	88 0f       	add	r24, r24
     808:	99 1f       	adc	r25, r25
     80a:	aa 1f       	adc	r26, r26
     80c:	bb 1f       	adc	r27, r27
     80e:	88 0f       	add	r24, r24
     810:	99 1f       	adc	r25, r25
     812:	aa 1f       	adc	r26, r26
     814:	bb 1f       	adc	r27, r27
     816:	88 0f       	add	r24, r24
     818:	99 1f       	adc	r25, r25
     81a:	aa 1f       	adc	r26, r26
     81c:	bb 1f       	adc	r27, r27
     81e:	48 1a       	sub	r4, r24
     820:	59 0a       	sbc	r5, r25
     822:	6a 0a       	sbc	r6, r26
     824:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
     826:	ce 3f       	cpi	r28, 0xFE	; 254
     828:	f4 f4       	brge	.+60     	; 0x866 <usart_set_baudrate+0x158>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
     82a:	8d ef       	ldi	r24, 0xFD	; 253
     82c:	9f ef       	ldi	r25, 0xFF	; 255
     82e:	8c 1b       	sub	r24, r28
     830:	91 09       	sbc	r25, r1
     832:	c7 fd       	sbrc	r28, 7
     834:	93 95       	inc	r25
     836:	04 c0       	rjmp	.+8      	; 0x840 <usart_set_baudrate+0x132>
     838:	44 0c       	add	r4, r4
     83a:	55 1c       	adc	r5, r5
     83c:	66 1c       	adc	r6, r6
     83e:	77 1c       	adc	r7, r7
     840:	8a 95       	dec	r24
     842:	d2 f7       	brpl	.-12     	; 0x838 <usart_set_baudrate+0x12a>
     844:	d5 01       	movw	r26, r10
     846:	c4 01       	movw	r24, r8
     848:	b6 95       	lsr	r27
     84a:	a7 95       	ror	r26
     84c:	97 95       	ror	r25
     84e:	87 95       	ror	r24
     850:	bc 01       	movw	r22, r24
     852:	cd 01       	movw	r24, r26
     854:	64 0d       	add	r22, r4
     856:	75 1d       	adc	r23, r5
     858:	86 1d       	adc	r24, r6
     85a:	97 1d       	adc	r25, r7
     85c:	a5 01       	movw	r20, r10
     85e:	94 01       	movw	r18, r8
     860:	0e 94 3a 10 	call	0x2074	; 0x2074 <__udivmodsi4>
     864:	37 c0       	rjmp	.+110    	; 0x8d4 <usart_set_baudrate+0x1c6>
		} else {
			baud <<= exp + 3;
     866:	83 e0       	ldi	r24, 0x03	; 3
     868:	8c 0f       	add	r24, r28
     86a:	a5 01       	movw	r20, r10
     86c:	94 01       	movw	r18, r8
     86e:	04 c0       	rjmp	.+8      	; 0x878 <usart_set_baudrate+0x16a>
     870:	22 0f       	add	r18, r18
     872:	33 1f       	adc	r19, r19
     874:	44 1f       	adc	r20, r20
     876:	55 1f       	adc	r21, r21
     878:	8a 95       	dec	r24
     87a:	d2 f7       	brpl	.-12     	; 0x870 <usart_set_baudrate+0x162>
			div = (cpu_hz + baud / 2) / baud;
     87c:	da 01       	movw	r26, r20
     87e:	c9 01       	movw	r24, r18
     880:	b6 95       	lsr	r27
     882:	a7 95       	ror	r26
     884:	97 95       	ror	r25
     886:	87 95       	ror	r24
     888:	bc 01       	movw	r22, r24
     88a:	cd 01       	movw	r24, r26
     88c:	64 0d       	add	r22, r4
     88e:	75 1d       	adc	r23, r5
     890:	86 1d       	adc	r24, r6
     892:	97 1d       	adc	r25, r7
     894:	0e 94 3a 10 	call	0x2074	; 0x2074 <__udivmodsi4>
     898:	1d c0       	rjmp	.+58     	; 0x8d4 <usart_set_baudrate+0x1c6>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
     89a:	83 e0       	ldi	r24, 0x03	; 3
     89c:	8c 0f       	add	r24, r28
     89e:	a5 01       	movw	r20, r10
     8a0:	94 01       	movw	r18, r8
     8a2:	04 c0       	rjmp	.+8      	; 0x8ac <usart_set_baudrate+0x19e>
     8a4:	22 0f       	add	r18, r18
     8a6:	33 1f       	adc	r19, r19
     8a8:	44 1f       	adc	r20, r20
     8aa:	55 1f       	adc	r21, r21
     8ac:	8a 95       	dec	r24
     8ae:	d2 f7       	brpl	.-12     	; 0x8a4 <usart_set_baudrate+0x196>
		div = (cpu_hz + baud / 2) / baud - 1;
     8b0:	da 01       	movw	r26, r20
     8b2:	c9 01       	movw	r24, r18
     8b4:	b6 95       	lsr	r27
     8b6:	a7 95       	ror	r26
     8b8:	97 95       	ror	r25
     8ba:	87 95       	ror	r24
     8bc:	bc 01       	movw	r22, r24
     8be:	cd 01       	movw	r24, r26
     8c0:	64 0d       	add	r22, r4
     8c2:	75 1d       	adc	r23, r5
     8c4:	86 1d       	adc	r24, r6
     8c6:	97 1d       	adc	r25, r7
     8c8:	0e 94 3a 10 	call	0x2074	; 0x2074 <__udivmodsi4>
     8cc:	21 50       	subi	r18, 0x01	; 1
     8ce:	31 09       	sbc	r19, r1
     8d0:	41 09       	sbc	r20, r1
     8d2:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
     8d4:	83 2f       	mov	r24, r19
     8d6:	8f 70       	andi	r24, 0x0F	; 15
     8d8:	c2 95       	swap	r28
     8da:	c0 7f       	andi	r28, 0xF0	; 240
     8dc:	c8 2b       	or	r28, r24
     8de:	f7 01       	movw	r30, r14
     8e0:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
     8e2:	26 83       	std	Z+6, r18	; 0x06

	return true;
     8e4:	81 e0       	ldi	r24, 0x01	; 1
     8e6:	18 c0       	rjmp	.+48     	; 0x918 <usart_set_baudrate+0x20a>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
     8e8:	80 e0       	ldi	r24, 0x00	; 0
     8ea:	16 c0       	rjmp	.+44     	; 0x918 <usart_set_baudrate+0x20a>
     8ec:	80 e0       	ldi	r24, 0x00	; 0
     8ee:	14 c0       	rjmp	.+40     	; 0x918 <usart_set_baudrate+0x20a>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     8f0:	d5 01       	movw	r26, r10
     8f2:	c4 01       	movw	r24, r8
     8f4:	88 0f       	add	r24, r24
     8f6:	99 1f       	adc	r25, r25
     8f8:	aa 1f       	adc	r26, r26
     8fa:	bb 1f       	adc	r27, r27
     8fc:	88 0f       	add	r24, r24
     8fe:	99 1f       	adc	r25, r25
     900:	aa 1f       	adc	r26, r26
     902:	bb 1f       	adc	r27, r27
     904:	88 0f       	add	r24, r24
     906:	99 1f       	adc	r25, r25
     908:	aa 1f       	adc	r26, r26
     90a:	bb 1f       	adc	r27, r27
     90c:	48 1a       	sub	r4, r24
     90e:	59 0a       	sbc	r5, r25
     910:	6a 0a       	sbc	r6, r26
     912:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     914:	c9 ef       	ldi	r28, 0xF9	; 249
     916:	89 cf       	rjmp	.-238    	; 0x82a <usart_set_baudrate+0x11c>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
     918:	cf 91       	pop	r28
     91a:	1f 91       	pop	r17
     91c:	0f 91       	pop	r16
     91e:	ff 90       	pop	r15
     920:	ef 90       	pop	r14
     922:	bf 90       	pop	r11
     924:	af 90       	pop	r10
     926:	9f 90       	pop	r9
     928:	8f 90       	pop	r8
     92a:	7f 90       	pop	r7
     92c:	6f 90       	pop	r6
     92e:	5f 90       	pop	r5
     930:	4f 90       	pop	r4
     932:	08 95       	ret

00000934 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
     934:	0f 93       	push	r16
     936:	1f 93       	push	r17
     938:	cf 93       	push	r28
     93a:	df 93       	push	r29
     93c:	ec 01       	movw	r28, r24
     93e:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     940:	00 97       	sbiw	r24, 0x00	; 0
     942:	09 f4       	brne	.+2      	; 0x946 <usart_init_rs232+0x12>
     944:	36 c1       	rjmp	.+620    	; 0xbb2 <usart_init_rs232+0x27e>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     946:	80 3c       	cpi	r24, 0xC0	; 192
     948:	91 05       	cpc	r25, r1
     94a:	21 f4       	brne	.+8      	; 0x954 <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     94c:	60 e1       	ldi	r22, 0x10	; 16
     94e:	80 e0       	ldi	r24, 0x00	; 0
     950:	30 d3       	rcall	.+1632   	; 0xfb2 <sysclk_enable_module>
     952:	2f c1       	rjmp	.+606    	; 0xbb2 <usart_init_rs232+0x27e>
	}
#endif
#ifdef EBI
	else if (module == &EBI) {
     954:	c0 34       	cpi	r28, 0x40	; 64
     956:	84 e0       	ldi	r24, 0x04	; 4
     958:	d8 07       	cpc	r29, r24
     95a:	21 f4       	brne	.+8      	; 0x964 <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
     95c:	68 e0       	ldi	r22, 0x08	; 8
     95e:	80 e0       	ldi	r24, 0x00	; 0
     960:	28 d3       	rcall	.+1616   	; 0xfb2 <sysclk_enable_module>
     962:	27 c1       	rjmp	.+590    	; 0xbb2 <usart_init_rs232+0x27e>
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
     964:	c1 15       	cp	r28, r1
     966:	e4 e0       	ldi	r30, 0x04	; 4
     968:	de 07       	cpc	r29, r30
     96a:	21 f4       	brne	.+8      	; 0x974 <usart_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
     96c:	64 e0       	ldi	r22, 0x04	; 4
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	20 d3       	rcall	.+1600   	; 0xfb2 <sysclk_enable_module>
     972:	1f c1       	rjmp	.+574    	; 0xbb2 <usart_init_rs232+0x27e>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     974:	c0 38       	cpi	r28, 0x80	; 128
     976:	f1 e0       	ldi	r31, 0x01	; 1
     978:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     97a:	21 f4       	brne	.+8      	; 0x984 <usart_init_rs232+0x50>
     97c:	62 e0       	ldi	r22, 0x02	; 2
     97e:	80 e0       	ldi	r24, 0x00	; 0
     980:	18 d3       	rcall	.+1584   	; 0xfb2 <sysclk_enable_module>
     982:	17 c1       	rjmp	.+558    	; 0xbb2 <usart_init_rs232+0x27e>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     984:	c1 15       	cp	r28, r1
     986:	81 e0       	ldi	r24, 0x01	; 1
     988:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     98a:	21 f4       	brne	.+8      	; 0x994 <usart_init_rs232+0x60>
     98c:	61 e0       	ldi	r22, 0x01	; 1
     98e:	80 e0       	ldi	r24, 0x00	; 0
     990:	10 d3       	rcall	.+1568   	; 0xfb2 <sysclk_enable_module>
     992:	0f c1       	rjmp	.+542    	; 0xbb2 <usart_init_rs232+0x27e>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     994:	c0 38       	cpi	r28, 0x80	; 128
     996:	e3 e0       	ldi	r30, 0x03	; 3
     998:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     99a:	21 f4       	brne	.+8      	; 0x9a4 <usart_init_rs232+0x70>
     99c:	61 e0       	ldi	r22, 0x01	; 1
     99e:	81 e0       	ldi	r24, 0x01	; 1
     9a0:	08 d3       	rcall	.+1552   	; 0xfb2 <sysclk_enable_module>
     9a2:	07 c1       	rjmp	.+526    	; 0xbb2 <usart_init_rs232+0x27e>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
     9a4:	c0 39       	cpi	r28, 0x90	; 144
     9a6:	f3 e0       	ldi	r31, 0x03	; 3
     9a8:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
     9aa:	21 f4       	brne	.+8      	; 0x9b4 <usart_init_rs232+0x80>
     9ac:	61 e0       	ldi	r22, 0x01	; 1
     9ae:	82 e0       	ldi	r24, 0x02	; 2
     9b0:	00 d3       	rcall	.+1536   	; 0xfb2 <sysclk_enable_module>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     9b2:	ff c0       	rjmp	.+510    	; 0xbb2 <usart_init_rs232+0x27e>
     9b4:	c1 15       	cp	r28, r1
     9b6:	82 e0       	ldi	r24, 0x02	; 2
     9b8:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     9ba:	21 f4       	brne	.+8      	; 0x9c4 <usart_init_rs232+0x90>
     9bc:	62 e0       	ldi	r22, 0x02	; 2
     9be:	81 e0       	ldi	r24, 0x01	; 1
     9c0:	f8 d2       	rcall	.+1520   	; 0xfb2 <sysclk_enable_module>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
     9c2:	f7 c0       	rjmp	.+494    	; 0xbb2 <usart_init_rs232+0x27e>
     9c4:	c0 34       	cpi	r28, 0x40	; 64
     9c6:	e2 e0       	ldi	r30, 0x02	; 2
     9c8:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     9ca:	21 f4       	brne	.+8      	; 0x9d4 <usart_init_rs232+0xa0>
     9cc:	62 e0       	ldi	r22, 0x02	; 2
     9ce:	82 e0       	ldi	r24, 0x02	; 2
     9d0:	f0 d2       	rcall	.+1504   	; 0xfb2 <sysclk_enable_module>
	}
#endif
#ifdef DACA
	else if (module == &DACA) {
     9d2:	ef c0       	rjmp	.+478    	; 0xbb2 <usart_init_rs232+0x27e>
     9d4:	c1 15       	cp	r28, r1
     9d6:	f3 e0       	ldi	r31, 0x03	; 3
     9d8:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_DAC);
     9da:	21 f4       	brne	.+8      	; 0x9e4 <usart_init_rs232+0xb0>
     9dc:	64 e0       	ldi	r22, 0x04	; 4
     9de:	81 e0       	ldi	r24, 0x01	; 1
     9e0:	e8 d2       	rcall	.+1488   	; 0xfb2 <sysclk_enable_module>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
     9e2:	e7 c0       	rjmp	.+462    	; 0xbb2 <usart_init_rs232+0x27e>
     9e4:	c0 32       	cpi	r28, 0x20	; 32
     9e6:	83 e0       	ldi	r24, 0x03	; 3
     9e8:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
     9ea:	21 f4       	brne	.+8      	; 0x9f4 <usart_init_rs232+0xc0>
     9ec:	64 e0       	ldi	r22, 0x04	; 4
     9ee:	82 e0       	ldi	r24, 0x02	; 2
     9f0:	e0 d2       	rcall	.+1472   	; 0xfb2 <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     9f2:	df c0       	rjmp	.+446    	; 0xbb2 <usart_init_rs232+0x27e>
     9f4:	c1 15       	cp	r28, r1
     9f6:	e8 e0       	ldi	r30, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     9f8:	de 07       	cpc	r29, r30
     9fa:	21 f4       	brne	.+8      	; 0xa04 <usart_init_rs232+0xd0>
     9fc:	61 e0       	ldi	r22, 0x01	; 1
     9fe:	83 e0       	ldi	r24, 0x03	; 3
     a00:	d8 d2       	rcall	.+1456   	; 0xfb2 <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     a02:	d7 c0       	rjmp	.+430    	; 0xbb2 <usart_init_rs232+0x27e>
     a04:	c1 15       	cp	r28, r1
     a06:	f9 e0       	ldi	r31, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     a08:	df 07       	cpc	r29, r31
     a0a:	21 f4       	brne	.+8      	; 0xa14 <usart_init_rs232+0xe0>
     a0c:	61 e0       	ldi	r22, 0x01	; 1
     a0e:	84 e0       	ldi	r24, 0x04	; 4
     a10:	d0 d2       	rcall	.+1440   	; 0xfb2 <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     a12:	cf c0       	rjmp	.+414    	; 0xbb2 <usart_init_rs232+0x27e>
     a14:	c1 15       	cp	r28, r1
     a16:	8a e0       	ldi	r24, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     a18:	d8 07       	cpc	r29, r24
     a1a:	21 f4       	brne	.+8      	; 0xa24 <usart_init_rs232+0xf0>
     a1c:	61 e0       	ldi	r22, 0x01	; 1
     a1e:	85 e0       	ldi	r24, 0x05	; 5
     a20:	c8 d2       	rcall	.+1424   	; 0xfb2 <sysclk_enable_module>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
     a22:	c7 c0       	rjmp	.+398    	; 0xbb2 <usart_init_rs232+0x27e>
     a24:	c1 15       	cp	r28, r1
     a26:	eb e0       	ldi	r30, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
     a28:	de 07       	cpc	r29, r30
     a2a:	21 f4       	brne	.+8      	; 0xa34 <usart_init_rs232+0x100>
     a2c:	61 e0       	ldi	r22, 0x01	; 1
     a2e:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     a30:	c0 d2       	rcall	.+1408   	; 0xfb2 <sysclk_enable_module>
     a32:	bf c0       	rjmp	.+382    	; 0xbb2 <usart_init_rs232+0x27e>
     a34:	c0 34       	cpi	r28, 0x40	; 64
     a36:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     a38:	df 07       	cpc	r29, r31
     a3a:	21 f4       	brne	.+8      	; 0xa44 <usart_init_rs232+0x110>
     a3c:	62 e0       	ldi	r22, 0x02	; 2
     a3e:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
     a40:	b8 d2       	rcall	.+1392   	; 0xfb2 <sysclk_enable_module>
     a42:	b7 c0       	rjmp	.+366    	; 0xbb2 <usart_init_rs232+0x27e>
     a44:	c0 34       	cpi	r28, 0x40	; 64
     a46:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
     a48:	d8 07       	cpc	r29, r24
     a4a:	21 f4       	brne	.+8      	; 0xa54 <usart_init_rs232+0x120>
     a4c:	62 e0       	ldi	r22, 0x02	; 2
     a4e:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
     a50:	b0 d2       	rcall	.+1376   	; 0xfb2 <sysclk_enable_module>
     a52:	af c0       	rjmp	.+350    	; 0xbb2 <usart_init_rs232+0x27e>
     a54:	c0 34       	cpi	r28, 0x40	; 64
     a56:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
     a58:	de 07       	cpc	r29, r30
     a5a:	21 f4       	brne	.+8      	; 0xa64 <usart_init_rs232+0x130>
     a5c:	62 e0       	ldi	r22, 0x02	; 2
     a5e:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef TCF1
	else if (module == &TCF1) {
     a60:	a8 d2       	rcall	.+1360   	; 0xfb2 <sysclk_enable_module>
     a62:	a7 c0       	rjmp	.+334    	; 0xbb2 <usart_init_rs232+0x27e>
     a64:	c0 34       	cpi	r28, 0x40	; 64
     a66:	fb e0       	ldi	r31, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC1);
     a68:	df 07       	cpc	r29, r31
     a6a:	21 f4       	brne	.+8      	; 0xa74 <usart_init_rs232+0x140>
     a6c:	62 e0       	ldi	r22, 0x02	; 2
     a6e:	86 e0       	ldi	r24, 0x06	; 6
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     a70:	a0 d2       	rcall	.+1344   	; 0xfb2 <sysclk_enable_module>
     a72:	9f c0       	rjmp	.+318    	; 0xbb2 <usart_init_rs232+0x27e>
     a74:	c0 39       	cpi	r28, 0x90	; 144
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     a76:	88 e0       	ldi	r24, 0x08	; 8
     a78:	d8 07       	cpc	r29, r24
     a7a:	21 f4       	brne	.+8      	; 0xa84 <usart_init_rs232+0x150>
     a7c:	64 e0       	ldi	r22, 0x04	; 4
     a7e:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
     a80:	98 d2       	rcall	.+1328   	; 0xfb2 <sysclk_enable_module>
     a82:	97 c0       	rjmp	.+302    	; 0xbb2 <usart_init_rs232+0x27e>
     a84:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
     a86:	e9 e0       	ldi	r30, 0x09	; 9
     a88:	de 07       	cpc	r29, r30
     a8a:	21 f4       	brne	.+8      	; 0xa94 <usart_init_rs232+0x160>
     a8c:	64 e0       	ldi	r22, 0x04	; 4
     a8e:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
     a90:	90 d2       	rcall	.+1312   	; 0xfb2 <sysclk_enable_module>
     a92:	8f c0       	rjmp	.+286    	; 0xbb2 <usart_init_rs232+0x27e>
     a94:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
     a96:	fa e0       	ldi	r31, 0x0A	; 10
     a98:	df 07       	cpc	r29, r31
     a9a:	21 f4       	brne	.+8      	; 0xaa4 <usart_init_rs232+0x170>
     a9c:	64 e0       	ldi	r22, 0x04	; 4
     a9e:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
     aa0:	88 d2       	rcall	.+1296   	; 0xfb2 <sysclk_enable_module>
     aa2:	87 c0       	rjmp	.+270    	; 0xbb2 <usart_init_rs232+0x27e>
     aa4:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
     aa6:	8b e0       	ldi	r24, 0x0B	; 11
     aa8:	d8 07       	cpc	r29, r24
     aaa:	21 f4       	brne	.+8      	; 0xab4 <usart_init_rs232+0x180>
     aac:	64 e0       	ldi	r22, 0x04	; 4
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     aae:	86 e0       	ldi	r24, 0x06	; 6
     ab0:	80 d2       	rcall	.+1280   	; 0xfb2 <sysclk_enable_module>
     ab2:	7f c0       	rjmp	.+254    	; 0xbb2 <usart_init_rs232+0x27e>
     ab4:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     ab6:	e8 e0       	ldi	r30, 0x08	; 8
     ab8:	de 07       	cpc	r29, r30
     aba:	21 f4       	brne	.+8      	; 0xac4 <usart_init_rs232+0x190>
     abc:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     abe:	83 e0       	ldi	r24, 0x03	; 3
     ac0:	78 d2       	rcall	.+1264   	; 0xfb2 <sysclk_enable_module>
     ac2:	77 c0       	rjmp	.+238    	; 0xbb2 <usart_init_rs232+0x27e>
     ac4:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     ac6:	f9 e0       	ldi	r31, 0x09	; 9
     ac8:	df 07       	cpc	r29, r31
     aca:	21 f4       	brne	.+8      	; 0xad4 <usart_init_rs232+0x1a0>
     acc:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPIE
	else if (module == &SPIE) {
     ace:	84 e0       	ldi	r24, 0x04	; 4
     ad0:	70 d2       	rcall	.+1248   	; 0xfb2 <sysclk_enable_module>
     ad2:	6f c0       	rjmp	.+222    	; 0xbb2 <usart_init_rs232+0x27e>
     ad4:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_SPI);
     ad6:	8a e0       	ldi	r24, 0x0A	; 10
     ad8:	d8 07       	cpc	r29, r24
     ada:	21 f4       	brne	.+8      	; 0xae4 <usart_init_rs232+0x1b0>
     adc:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPIF
	else if (module == &SPIF) {
     ade:	85 e0       	ldi	r24, 0x05	; 5
     ae0:	68 d2       	rcall	.+1232   	; 0xfb2 <sysclk_enable_module>
     ae2:	67 c0       	rjmp	.+206    	; 0xbb2 <usart_init_rs232+0x27e>
     ae4:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
     ae6:	eb e0       	ldi	r30, 0x0B	; 11
     ae8:	de 07       	cpc	r29, r30
     aea:	21 f4       	brne	.+8      	; 0xaf4 <usart_init_rs232+0x1c0>
     aec:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     aee:	86 e0       	ldi	r24, 0x06	; 6
     af0:	60 d2       	rcall	.+1216   	; 0xfb2 <sysclk_enable_module>
     af2:	5f c0       	rjmp	.+190    	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     af4:	c0 3a       	cpi	r28, 0xA0	; 160
     af6:	f8 e0       	ldi	r31, 0x08	; 8
     af8:	df 07       	cpc	r29, r31
     afa:	21 f4       	brne	.+8      	; 0xb04 <usart_init_rs232+0x1d0>
     afc:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     afe:	83 e0       	ldi	r24, 0x03	; 3
     b00:	58 d2       	rcall	.+1200   	; 0xfb2 <sysclk_enable_module>
     b02:	57 c0       	rjmp	.+174    	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     b04:	c0 3a       	cpi	r28, 0xA0	; 160
     b06:	89 e0       	ldi	r24, 0x09	; 9
     b08:	d8 07       	cpc	r29, r24
     b0a:	21 f4       	brne	.+8      	; 0xb14 <usart_init_rs232+0x1e0>
     b0c:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
     b0e:	84 e0       	ldi	r24, 0x04	; 4
     b10:	50 d2       	rcall	.+1184   	; 0xfb2 <sysclk_enable_module>
     b12:	4f c0       	rjmp	.+158    	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
     b14:	c0 3a       	cpi	r28, 0xA0	; 160
     b16:	ea e0       	ldi	r30, 0x0A	; 10
     b18:	de 07       	cpc	r29, r30
     b1a:	21 f4       	brne	.+8      	; 0xb24 <usart_init_rs232+0x1f0>
     b1c:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
     b1e:	85 e0       	ldi	r24, 0x05	; 5
     b20:	48 d2       	rcall	.+1168   	; 0xfb2 <sysclk_enable_module>
     b22:	47 c0       	rjmp	.+142    	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
     b24:	c0 3a       	cpi	r28, 0xA0	; 160
     b26:	fb e0       	ldi	r31, 0x0B	; 11
     b28:	df 07       	cpc	r29, r31
     b2a:	21 f4       	brne	.+8      	; 0xb34 <usart_init_rs232+0x200>
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
     b2c:	60 e1       	ldi	r22, 0x10	; 16
     b2e:	86 e0       	ldi	r24, 0x06	; 6
     b30:	40 d2       	rcall	.+1152   	; 0xfb2 <sysclk_enable_module>
     b32:	3f c0       	rjmp	.+126    	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
     b34:	c0 3b       	cpi	r28, 0xB0	; 176
     b36:	88 e0       	ldi	r24, 0x08	; 8
     b38:	d8 07       	cpc	r29, r24
     b3a:	21 f4       	brne	.+8      	; 0xb44 <usart_init_rs232+0x210>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
     b3c:	60 e2       	ldi	r22, 0x20	; 32
     b3e:	83 e0       	ldi	r24, 0x03	; 3
     b40:	38 d2       	rcall	.+1136   	; 0xfb2 <sysclk_enable_module>
     b42:	37 c0       	rjmp	.+110    	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
     b44:	c0 3b       	cpi	r28, 0xB0	; 176
     b46:	e9 e0       	ldi	r30, 0x09	; 9
     b48:	de 07       	cpc	r29, r30
     b4a:	21 f4       	brne	.+8      	; 0xb54 <usart_init_rs232+0x220>
	}
#endif
#ifdef USARTE1
	else if (module == &USARTE1) {
     b4c:	60 e2       	ldi	r22, 0x20	; 32
     b4e:	84 e0       	ldi	r24, 0x04	; 4
     b50:	30 d2       	rcall	.+1120   	; 0xfb2 <sysclk_enable_module>
     b52:	2f c0       	rjmp	.+94     	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART1);
     b54:	c0 3b       	cpi	r28, 0xB0	; 176
     b56:	fa e0       	ldi	r31, 0x0A	; 10
     b58:	df 07       	cpc	r29, r31
     b5a:	21 f4       	brne	.+8      	; 0xb64 <usart_init_rs232+0x230>
	}
#endif
#ifdef USARTF1
	else if (module == &USARTF1) {
     b5c:	60 e2       	ldi	r22, 0x20	; 32
     b5e:	85 e0       	ldi	r24, 0x05	; 5
     b60:	28 d2       	rcall	.+1104   	; 0xfb2 <sysclk_enable_module>
     b62:	27 c0       	rjmp	.+78     	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
     b64:	c0 3b       	cpi	r28, 0xB0	; 176
     b66:	8b e0       	ldi	r24, 0x0B	; 11
     b68:	d8 07       	cpc	r29, r24
     b6a:	21 f4       	brne	.+8      	; 0xb74 <usart_init_rs232+0x240>
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
     b6c:	60 e2       	ldi	r22, 0x20	; 32
     b6e:	86 e0       	ldi	r24, 0x06	; 6
     b70:	20 d2       	rcall	.+1088   	; 0xfb2 <sysclk_enable_module>
     b72:	1f c0       	rjmp	.+62     	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
     b74:	c0 38       	cpi	r28, 0x80	; 128
     b76:	e4 e0       	ldi	r30, 0x04	; 4
     b78:	de 07       	cpc	r29, r30
     b7a:	21 f4       	brne	.+8      	; 0xb84 <usart_init_rs232+0x250>
     b7c:	60 e4       	ldi	r22, 0x40	; 64
	}
#endif
#ifdef TWID
	else if (module == &TWID) {
     b7e:	83 e0       	ldi	r24, 0x03	; 3
     b80:	18 d2       	rcall	.+1072   	; 0xfb2 <sysclk_enable_module>
     b82:	17 c0       	rjmp	.+46     	; 0xbb2 <usart_init_rs232+0x27e>
     b84:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
     b86:	f4 e0       	ldi	r31, 0x04	; 4
     b88:	df 07       	cpc	r29, r31
     b8a:	21 f4       	brne	.+8      	; 0xb94 <usart_init_rs232+0x260>
     b8c:	60 e4       	ldi	r22, 0x40	; 64
     b8e:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
     b90:	10 d2       	rcall	.+1056   	; 0xfb2 <sysclk_enable_module>
     b92:	0f c0       	rjmp	.+30     	; 0xbb2 <usart_init_rs232+0x27e>
     b94:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
     b96:	84 e0       	ldi	r24, 0x04	; 4
     b98:	d8 07       	cpc	r29, r24
     b9a:	21 f4       	brne	.+8      	; 0xba4 <usart_init_rs232+0x270>
     b9c:	60 e4       	ldi	r22, 0x40	; 64
     b9e:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef TWIF
	else if (module == &TWIF) {
     ba0:	08 d2       	rcall	.+1040   	; 0xfb2 <sysclk_enable_module>
     ba2:	07 c0       	rjmp	.+14     	; 0xbb2 <usart_init_rs232+0x27e>
     ba4:	c0 3b       	cpi	r28, 0xB0	; 176
     ba6:	e4 e0       	ldi	r30, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TWI);
     ba8:	de 07       	cpc	r29, r30
     baa:	19 f4       	brne	.+6      	; 0xbb2 <usart_init_rs232+0x27e>
     bac:	60 e4       	ldi	r22, 0x40	; 64
     bae:	86 e0       	ldi	r24, 0x06	; 6
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
     bb0:	00 d2       	rcall	.+1024   	; 0xfb2 <sysclk_enable_module>
     bb2:	8d 81       	ldd	r24, Y+5	; 0x05
     bb4:	8f 73       	andi	r24, 0x3F	; 63
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
     bb6:	8d 83       	std	Y+5, r24	; 0x05
     bb8:	f8 01       	movw	r30, r16
     bba:	95 81       	ldd	r25, Z+5	; 0x05
     bbc:	84 81       	ldd	r24, Z+4	; 0x04
     bbe:	89 2b       	or	r24, r25
     bc0:	96 81       	ldd	r25, Z+6	; 0x06
     bc2:	91 11       	cpse	r25, r1
     bc4:	98 e0       	ldi	r25, 0x08	; 8
     bc6:	89 2b       	or	r24, r25
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
     bc8:	8d 83       	std	Y+5, r24	; 0x05
     bca:	f8 01       	movw	r30, r16
     bcc:	40 81       	ld	r20, Z
     bce:	51 81       	ldd	r21, Z+1	; 0x01
     bd0:	62 81       	ldd	r22, Z+2	; 0x02
     bd2:	73 81       	ldd	r23, Z+3	; 0x03
     bd4:	00 e0       	ldi	r16, 0x00	; 0
     bd6:	18 e4       	ldi	r17, 0x48	; 72
     bd8:	28 ee       	ldi	r18, 0xE8	; 232
     bda:	31 e0       	ldi	r19, 0x01	; 1
     bdc:	ce 01       	movw	r24, r28
     bde:	97 dd       	rcall	.-1234   	; 0x70e <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
     be0:	9c 81       	ldd	r25, Y+4	; 0x04
     be2:	98 60       	ori	r25, 0x08	; 8
     be4:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
     be6:	9c 81       	ldd	r25, Y+4	; 0x04
     be8:	90 61       	ori	r25, 0x10	; 16
     bea:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
     bec:	df 91       	pop	r29
     bee:	cf 91       	pop	r28
     bf0:	1f 91       	pop	r17
     bf2:	0f 91       	pop	r16
     bf4:	08 95       	ret

00000bf6 <spi_init>:
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     bf6:	68 e0       	ldi	r22, 0x08	; 8
     bf8:	83 e0       	ldi	r24, 0x03	; 3
     bfa:	db d1       	rcall	.+950    	; 0xfb2 <sysclk_enable_module>
#include "spi_controller.h"

void spi_init(void)
{
	sysclk_enable_peripheral_clock(&SPIC);
	SPIC.CTRL = 0x51; //enables SPI and puts a  prescaler of 16
     bfc:	81 e5       	ldi	r24, 0x51	; 81
     bfe:	80 93 c0 08 	sts	0x08C0, r24	; 0x8008c0 <__TEXT_REGION_LENGTH__+0x7008c0>
     c02:	08 95       	ret

00000c04 <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
     c04:	cf 93       	push	r28
     c06:	df 93       	push	r29
     c08:	eb 01       	movw	r28, r22
	*data = usart_getchar(usart);
     c0a:	7b dd       	rcall	.-1290   	; 0x702 <usart_getchar>
     c0c:	88 83       	st	Y, r24
}
     c0e:	df 91       	pop	r29
     c10:	cf 91       	pop	r28
     c12:	08 95       	ret

00000c14 <usart_serial_putchar>:
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
     c14:	6e cd       	rjmp	.-1316   	; 0x6f2 <usart_putchar>
}
     c16:	08 95       	ret

00000c18 <data_terminal_init>:

#include <asf.h>
#include "uart.h"

void data_terminal_init()
{
     c18:	cf 93       	push	r28
     c1a:	df 93       	push	r29
     c1c:	cd b7       	in	r28, 0x3d	; 61
     c1e:	de b7       	in	r29, 0x3e	; 62
     c20:	27 97       	sbiw	r28, 0x07	; 7
     c22:	cd bf       	out	0x3d, r28	; 61
     c24:	de bf       	out	0x3e, r29	; 62
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
     c26:	60 e1       	ldi	r22, 0x10	; 16
     c28:	85 e0       	ldi	r24, 0x05	; 5
     c2a:	c3 d1       	rcall	.+902    	; 0xfb2 <sysclk_enable_module>
		.charlength =	UART_TERMINAL_SERIAL_CHAR_LEN,
		.paritytype =	UART_TERMINAL_SERIAL_PARITY,
		.stopbits	=	UART_TERMINAL_SERIAL_STOP_BIT
	};
	
	UART_TERMINAL_PORT.DIR |= UART_TERMINAL_TX_PIN;	// set the USART transmit pin to output
     c2c:	e0 e8       	ldi	r30, 0x80	; 128
     c2e:	f6 e0       	ldi	r31, 0x06	; 6
     c30:	80 81       	ld	r24, Z
     c32:	88 60       	ori	r24, 0x08	; 8
     c34:	80 83       	st	Z, r24
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
     c36:	80 ea       	ldi	r24, 0xA0	; 160
     c38:	9a e0       	ldi	r25, 0x0A	; 10
     c3a:	80 93 4c 21 	sts	0x214C, r24	; 0x80214c <stdio_base>
     c3e:	90 93 4d 21 	sts	0x214D, r25	; 0x80214d <stdio_base+0x1>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     c42:	8a e0       	ldi	r24, 0x0A	; 10
     c44:	96 e0       	ldi	r25, 0x06	; 6
     c46:	80 93 4a 21 	sts	0x214A, r24	; 0x80214a <ptr_put>
     c4a:	90 93 4b 21 	sts	0x214B, r25	; 0x80214b <ptr_put+0x1>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     c4e:	82 e0       	ldi	r24, 0x02	; 2
     c50:	96 e0       	ldi	r25, 0x06	; 6
     c52:	80 93 48 21 	sts	0x2148, r24	; 0x802148 <ptr_get>
     c56:	90 93 49 21 	sts	0x2149, r25	; 0x802149 <ptr_get+0x1>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
     c5a:	e6 e0       	ldi	r30, 0x06	; 6
     c5c:	f0 e2       	ldi	r31, 0x20	; 32
     c5e:	84 81       	ldd	r24, Z+4	; 0x04
     c60:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
     c62:	85 81       	ldd	r24, Z+5	; 0x05
     c64:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
     c66:	86 81       	ldd	r24, Z+6	; 0x06
     c68:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
     c6a:	80 81       	ld	r24, Z
     c6c:	91 81       	ldd	r25, Z+1	; 0x01
     c6e:	a2 81       	ldd	r26, Z+2	; 0x02
     c70:	b3 81       	ldd	r27, Z+3	; 0x03
     c72:	89 83       	std	Y+1, r24	; 0x01
     c74:	9a 83       	std	Y+2, r25	; 0x02
     c76:	ab 83       	std	Y+3, r26	; 0x03
     c78:	bc 83       	std	Y+4, r27	; 0x04
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART1_bm);
	}
#endif
#ifdef USARTE0
	if((uint16_t)usart == (uint16_t)&USARTE0) {
		sysclk_enable_module(SYSCLK_PORT_E,PR_USART0_bm);
     c7a:	60 e1       	ldi	r22, 0x10	; 16
     c7c:	85 e0       	ldi	r24, 0x05	; 5
     c7e:	99 d1       	rcall	.+818    	; 0xfb2 <sysclk_enable_module>
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
     c80:	be 01       	movw	r22, r28
     c82:	6f 5f       	subi	r22, 0xFF	; 255
     c84:	7f 4f       	sbci	r23, 0xFF	; 255
     c86:	80 ea       	ldi	r24, 0xA0	; 160
     c88:	9a e0       	ldi	r25, 0x0A	; 10
     c8a:	54 de       	rcall	.-856    	; 0x934 <usart_init_rs232>
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
     c8c:	66 e6       	ldi	r22, 0x66	; 102
     c8e:	71 e0       	ldi	r23, 0x01	; 1
     c90:	8f e7       	ldi	r24, 0x7F	; 127
     c92:	91 e0       	ldi	r25, 0x01	; 1
     c94:	0e 94 75 10 	call	0x20ea	; 0x20ea <fdevopen>
	
	stdio_serial_init(UART_TERMINAL_SERIAL, &usart_config); // function maps the serial output to printf, not necessary to know how it works
     c98:	27 96       	adiw	r28, 0x07	; 7
     c9a:	cd bf       	out	0x3d, r28	; 61
     c9c:	de bf       	out	0x3e, r29	; 62
     c9e:	df 91       	pop	r29
     ca0:	cf 91       	pop	r28
     ca2:	08 95       	ret

00000ca4 <XBEE_uart_init>:

#include <asf.h>
#include <string.h>
#include "xbee.h"

void XBEE_uart_init(void){
     ca4:	cf 93       	push	r28
     ca6:	df 93       	push	r29
     ca8:	cd b7       	in	r28, 0x3d	; 61
     caa:	de b7       	in	r29, 0x3e	; 62
     cac:	27 97       	sbiw	r28, 0x07	; 7
     cae:	cd bf       	out	0x3d, r28	; 61
     cb0:	de bf       	out	0x3e, r29	; 62
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     cb2:	60 e1       	ldi	r22, 0x10	; 16
     cb4:	83 e0       	ldi	r24, 0x03	; 3
     cb6:	7d d1       	rcall	.+762    	; 0xfb2 <sysclk_enable_module>
		.charlength =	XBEE_TERMINAL_SERIAL_CHAR_LEN,
		.paritytype =	XBEE_TERMINAL_SERIAL_PARITY,
		.stopbits	=	XBEE_TERMINAL_SERIAL_STOP_BIT
	};
	
	XBEE_TERMINAL_PORT.DIR |= XBEE_TERMINAL_TX_PIN; // Puts pin to output
     cb8:	e0 e4       	ldi	r30, 0x40	; 64
     cba:	f6 e0       	ldi	r31, 0x06	; 6
     cbc:	80 81       	ld	r24, Z
     cbe:	88 60       	ori	r24, 0x08	; 8
     cc0:	80 83       	st	Z, r24
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
     cc2:	ed e0       	ldi	r30, 0x0D	; 13
     cc4:	f0 e2       	ldi	r31, 0x20	; 32
     cc6:	84 81       	ldd	r24, Z+4	; 0x04
     cc8:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
     cca:	85 81       	ldd	r24, Z+5	; 0x05
     ccc:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
     cce:	86 81       	ldd	r24, Z+6	; 0x06
     cd0:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
     cd2:	80 81       	ld	r24, Z
     cd4:	91 81       	ldd	r25, Z+1	; 0x01
     cd6:	a2 81       	ldd	r26, Z+2	; 0x02
     cd8:	b3 81       	ldd	r27, Z+3	; 0x03
     cda:	89 83       	std	Y+1, r24	; 0x01
     cdc:	9a 83       	std	Y+2, r25	; 0x02
     cde:	ab 83       	std	Y+3, r26	; 0x03
     ce0:	bc 83       	std	Y+4, r27	; 0x04

#ifdef USARTC0
	if((uint16_t)usart == (uint16_t)&USARTC0) {
		sysclk_enable_module(SYSCLK_PORT_C,PR_USART0_bm);
     ce2:	60 e1       	ldi	r22, 0x10	; 16
     ce4:	83 e0       	ldi	r24, 0x03	; 3
     ce6:	65 d1       	rcall	.+714    	; 0xfb2 <sysclk_enable_module>
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
     ce8:	be 01       	movw	r22, r28
     cea:	6f 5f       	subi	r22, 0xFF	; 255
     cec:	7f 4f       	sbci	r23, 0xFF	; 255
     cee:	80 ea       	ldi	r24, 0xA0	; 160
     cf0:	98 e0       	ldi	r25, 0x08	; 8
     cf2:	20 de       	rcall	.-960    	; 0x934 <usart_init_rs232>
	
	usart_serial_init(XBEE_TERMINAL_SERIAL,&XBEE_config);
}
     cf4:	27 96       	adiw	r28, 0x07	; 7
     cf6:	cd bf       	out	0x3d, r28	; 61
     cf8:	de bf       	out	0x3e, r29	; 62
     cfa:	df 91       	pop	r29
     cfc:	cf 91       	pop	r28
     cfe:	08 95       	ret

00000d00 <XBEE_write>:

void XBEE_write(char* data){
     d00:	1f 93       	push	r17
     d02:	cf 93       	push	r28
     d04:	df 93       	push	r29
     d06:	ec 01       	movw	r28, r24
	for(uint8_t i = 0; i < strlen(data); i++){
     d08:	10 e0       	ldi	r17, 0x00	; 0
     d0a:	08 c0       	rjmp	.+16     	; 0xd1c <XBEE_write+0x1c>
		usart_putchar(XBEE_TERMINAL_SERIAL, (uint8_t) data[i]);
     d0c:	fe 01       	movw	r30, r28
     d0e:	e8 0f       	add	r30, r24
     d10:	f9 1f       	adc	r31, r25
     d12:	60 81       	ld	r22, Z
     d14:	80 ea       	ldi	r24, 0xA0	; 160
     d16:	98 e0       	ldi	r25, 0x08	; 8
     d18:	ec dc       	rcall	.-1576   	; 0x6f2 <usart_putchar>
	
	usart_serial_init(XBEE_TERMINAL_SERIAL,&XBEE_config);
}

void XBEE_write(char* data){
	for(uint8_t i = 0; i < strlen(data); i++){
     d1a:	1f 5f       	subi	r17, 0xFF	; 255
     d1c:	81 2f       	mov	r24, r17
     d1e:	90 e0       	ldi	r25, 0x00	; 0
     d20:	fe 01       	movw	r30, r28
     d22:	01 90       	ld	r0, Z+
     d24:	00 20       	and	r0, r0
     d26:	e9 f7       	brne	.-6      	; 0xd22 <XBEE_write+0x22>
     d28:	31 97       	sbiw	r30, 0x01	; 1
     d2a:	ec 1b       	sub	r30, r28
     d2c:	fd 0b       	sbc	r31, r29
     d2e:	8e 17       	cp	r24, r30
     d30:	9f 07       	cpc	r25, r31
     d32:	60 f3       	brcs	.-40     	; 0xd0c <XBEE_write+0xc>
		usart_putchar(XBEE_TERMINAL_SERIAL, (uint8_t) data[i]);
	}
	//usart_putchar(XBEE_TERMINAL_SERIAL, 10);
}
     d34:	df 91       	pop	r29
     d36:	cf 91       	pop	r28
     d38:	1f 91       	pop	r17
     d3a:	08 95       	ret

00000d3c <rb16_write>:
	}
	else
	{
		buffer->tail = (buffer->tail + move_distance) % buffer->array_length; //Modulus is so that we don't point to above the buffer's location
	}
}
     d3c:	cf 93       	push	r28
     d3e:	df 93       	push	r29
     d40:	fc 01       	movw	r30, r24
     d42:	41 15       	cp	r20, r1
     d44:	51 05       	cpc	r21, r1
     d46:	b1 f1       	breq	.+108    	; 0xdb4 <rb16_write+0x78>
     d48:	80 e0       	ldi	r24, 0x00	; 0
     d4a:	90 e0       	ldi	r25, 0x00	; 0
     d4c:	20 e0       	ldi	r18, 0x00	; 0
     d4e:	88 0f       	add	r24, r24
     d50:	99 1f       	adc	r25, r25
     d52:	db 01       	movw	r26, r22
     d54:	a8 0f       	add	r26, r24
     d56:	b9 1f       	adc	r27, r25
     d58:	8d 91       	ld	r24, X+
     d5a:	9c 91       	ld	r25, X
     d5c:	a2 81       	ldd	r26, Z+2	; 0x02
     d5e:	b3 81       	ldd	r27, Z+3	; 0x03
     d60:	aa 0f       	add	r26, r26
     d62:	bb 1f       	adc	r27, r27
     d64:	c6 81       	ldd	r28, Z+6	; 0x06
     d66:	d7 81       	ldd	r29, Z+7	; 0x07
     d68:	ac 0f       	add	r26, r28
     d6a:	bd 1f       	adc	r27, r29
     d6c:	8d 93       	st	X+, r24
     d6e:	9c 93       	st	X, r25
     d70:	82 81       	ldd	r24, Z+2	; 0x02
     d72:	93 81       	ldd	r25, Z+3	; 0x03
     d74:	01 96       	adiw	r24, 0x01	; 1
     d76:	82 83       	std	Z+2, r24	; 0x02
     d78:	93 83       	std	Z+3, r25	; 0x03
     d7a:	a0 81       	ld	r26, Z
     d7c:	b1 81       	ldd	r27, Z+1	; 0x01
     d7e:	8a 17       	cp	r24, r26
     d80:	9b 07       	cpc	r25, r27
     d82:	11 f4       	brne	.+4      	; 0xd88 <rb16_write+0x4c>
     d84:	12 82       	std	Z+2, r1	; 0x02
     d86:	13 82       	std	Z+3, r1	; 0x03
     d88:	82 81       	ldd	r24, Z+2	; 0x02
     d8a:	93 81       	ldd	r25, Z+3	; 0x03
     d8c:	c4 81       	ldd	r28, Z+4	; 0x04
     d8e:	d5 81       	ldd	r29, Z+5	; 0x05
     d90:	8c 17       	cp	r24, r28
     d92:	9d 07       	cpc	r25, r29
     d94:	49 f4       	brne	.+18     	; 0xda8 <rb16_write+0x6c>
     d96:	01 96       	adiw	r24, 0x01	; 1
     d98:	a8 17       	cp	r26, r24
     d9a:	b9 07       	cpc	r27, r25
     d9c:	19 f0       	breq	.+6      	; 0xda4 <rb16_write+0x68>
     d9e:	84 83       	std	Z+4, r24	; 0x04
     da0:	95 83       	std	Z+5, r25	; 0x05
     da2:	02 c0       	rjmp	.+4      	; 0xda8 <rb16_write+0x6c>
     da4:	14 82       	std	Z+4, r1	; 0x04
     da6:	15 82       	std	Z+5, r1	; 0x05
     da8:	2f 5f       	subi	r18, 0xFF	; 255
     daa:	82 2f       	mov	r24, r18
     dac:	90 e0       	ldi	r25, 0x00	; 0
     dae:	84 17       	cp	r24, r20
     db0:	95 07       	cpc	r25, r21
     db2:	68 f2       	brcs	.-102    	; 0xd4e <rb16_write+0x12>
     db4:	df 91       	pop	r29
     db6:	cf 91       	pop	r28
     db8:	08 95       	ret

00000dba <rb16_init>:
     dba:	fc 01       	movw	r30, r24
     dbc:	12 82       	std	Z+2, r1	; 0x02
     dbe:	13 82       	std	Z+3, r1	; 0x03
     dc0:	14 82       	std	Z+4, r1	; 0x04
     dc2:	15 82       	std	Z+5, r1	; 0x05
     dc4:	66 83       	std	Z+6, r22	; 0x06
     dc6:	77 83       	std	Z+7, r23	; 0x07
     dc8:	40 83       	st	Z, r20
     dca:	51 83       	std	Z+1, r21	; 0x01
     dcc:	08 95       	ret

00000dce <rb16_get_nth>:
     dce:	dc 01       	movw	r26, r24
     dd0:	12 96       	adiw	r26, 0x02	; 2
     dd2:	ed 91       	ld	r30, X+
     dd4:	fc 91       	ld	r31, X
     dd6:	13 97       	sbiw	r26, 0x03	; 3
     dd8:	cb 01       	movw	r24, r22
     dda:	01 96       	adiw	r24, 0x01	; 1
     ddc:	e8 17       	cp	r30, r24
     dde:	f9 07       	cpc	r31, r25
     de0:	78 f0       	brcs	.+30     	; 0xe00 <rb16_get_nth+0x32>
     de2:	e1 50       	subi	r30, 0x01	; 1
     de4:	f0 48       	sbci	r31, 0x80	; 128
     de6:	e6 1b       	sub	r30, r22
     de8:	f7 0b       	sbc	r31, r23
     dea:	ee 0f       	add	r30, r30
     dec:	ff 1f       	adc	r31, r31
     dee:	16 96       	adiw	r26, 0x06	; 6
     df0:	8d 91       	ld	r24, X+
     df2:	9c 91       	ld	r25, X
     df4:	17 97       	sbiw	r26, 0x07	; 7
     df6:	e8 0f       	add	r30, r24
     df8:	f9 1f       	adc	r31, r25
     dfa:	80 81       	ld	r24, Z
     dfc:	91 81       	ldd	r25, Z+1	; 0x01
     dfe:	08 95       	ret
     e00:	2d 91       	ld	r18, X+
     e02:	3c 91       	ld	r19, X
     e04:	11 97       	sbiw	r26, 0x01	; 1
     e06:	e2 0f       	add	r30, r18
     e08:	f3 1f       	adc	r31, r19
     e0a:	e1 50       	subi	r30, 0x01	; 1
     e0c:	f0 48       	sbci	r31, 0x80	; 128
     e0e:	e6 1b       	sub	r30, r22
     e10:	f7 0b       	sbc	r31, r23
     e12:	ee 0f       	add	r30, r30
     e14:	ff 1f       	adc	r31, r31
     e16:	16 96       	adiw	r26, 0x06	; 6
     e18:	8d 91       	ld	r24, X+
     e1a:	9c 91       	ld	r25, X
     e1c:	17 97       	sbiw	r26, 0x07	; 7
     e1e:	e8 0f       	add	r30, r24
     e20:	f9 1f       	adc	r31, r25
     e22:	80 81       	ld	r24, Z
     e24:	91 81       	ldd	r25, Z+1	; 0x01
     e26:	08 95       	ret

00000e28 <rb32_write>:
     e28:	cf 92       	push	r12
     e2a:	df 92       	push	r13
     e2c:	ef 92       	push	r14
     e2e:	ff 92       	push	r15
     e30:	cf 93       	push	r28
     e32:	df 93       	push	r29
     e34:	fc 01       	movw	r30, r24
     e36:	41 15       	cp	r20, r1
     e38:	51 05       	cpc	r21, r1
     e3a:	09 f4       	brne	.+2      	; 0xe3e <rb32_write+0x16>
     e3c:	3f c0       	rjmp	.+126    	; 0xebc <rb32_write+0x94>
     e3e:	80 e0       	ldi	r24, 0x00	; 0
     e40:	90 e0       	ldi	r25, 0x00	; 0
     e42:	20 e0       	ldi	r18, 0x00	; 0
     e44:	88 0f       	add	r24, r24
     e46:	99 1f       	adc	r25, r25
     e48:	88 0f       	add	r24, r24
     e4a:	99 1f       	adc	r25, r25
     e4c:	db 01       	movw	r26, r22
     e4e:	a8 0f       	add	r26, r24
     e50:	b9 1f       	adc	r27, r25
     e52:	cd 90       	ld	r12, X+
     e54:	dd 90       	ld	r13, X+
     e56:	ed 90       	ld	r14, X+
     e58:	fc 90       	ld	r15, X
     e5a:	a2 81       	ldd	r26, Z+2	; 0x02
     e5c:	b3 81       	ldd	r27, Z+3	; 0x03
     e5e:	aa 0f       	add	r26, r26
     e60:	bb 1f       	adc	r27, r27
     e62:	aa 0f       	add	r26, r26
     e64:	bb 1f       	adc	r27, r27
     e66:	86 81       	ldd	r24, Z+6	; 0x06
     e68:	97 81       	ldd	r25, Z+7	; 0x07
     e6a:	a8 0f       	add	r26, r24
     e6c:	b9 1f       	adc	r27, r25
     e6e:	cd 92       	st	X+, r12
     e70:	dd 92       	st	X+, r13
     e72:	ed 92       	st	X+, r14
     e74:	fc 92       	st	X, r15
     e76:	13 97       	sbiw	r26, 0x03	; 3
     e78:	82 81       	ldd	r24, Z+2	; 0x02
     e7a:	93 81       	ldd	r25, Z+3	; 0x03
     e7c:	01 96       	adiw	r24, 0x01	; 1
     e7e:	82 83       	std	Z+2, r24	; 0x02
     e80:	93 83       	std	Z+3, r25	; 0x03
     e82:	a0 81       	ld	r26, Z
     e84:	b1 81       	ldd	r27, Z+1	; 0x01
     e86:	8a 17       	cp	r24, r26
     e88:	9b 07       	cpc	r25, r27
     e8a:	11 f4       	brne	.+4      	; 0xe90 <rb32_write+0x68>
     e8c:	12 82       	std	Z+2, r1	; 0x02
     e8e:	13 82       	std	Z+3, r1	; 0x03
     e90:	82 81       	ldd	r24, Z+2	; 0x02
     e92:	93 81       	ldd	r25, Z+3	; 0x03
     e94:	c4 81       	ldd	r28, Z+4	; 0x04
     e96:	d5 81       	ldd	r29, Z+5	; 0x05
     e98:	8c 17       	cp	r24, r28
     e9a:	9d 07       	cpc	r25, r29
     e9c:	49 f4       	brne	.+18     	; 0xeb0 <rb32_write+0x88>
     e9e:	01 96       	adiw	r24, 0x01	; 1
     ea0:	a8 17       	cp	r26, r24
     ea2:	b9 07       	cpc	r27, r25
     ea4:	19 f0       	breq	.+6      	; 0xeac <rb32_write+0x84>
     ea6:	84 83       	std	Z+4, r24	; 0x04
     ea8:	95 83       	std	Z+5, r25	; 0x05
     eaa:	02 c0       	rjmp	.+4      	; 0xeb0 <rb32_write+0x88>
     eac:	14 82       	std	Z+4, r1	; 0x04
     eae:	15 82       	std	Z+5, r1	; 0x05
     eb0:	2f 5f       	subi	r18, 0xFF	; 255
     eb2:	82 2f       	mov	r24, r18
     eb4:	90 e0       	ldi	r25, 0x00	; 0
     eb6:	84 17       	cp	r24, r20
     eb8:	95 07       	cpc	r25, r21
     eba:	20 f2       	brcs	.-120    	; 0xe44 <rb32_write+0x1c>
     ebc:	df 91       	pop	r29
     ebe:	cf 91       	pop	r28
     ec0:	ff 90       	pop	r15
     ec2:	ef 90       	pop	r14
     ec4:	df 90       	pop	r13
     ec6:	cf 90       	pop	r12
     ec8:	08 95       	ret

00000eca <rb32_init>:
     eca:	fc 01       	movw	r30, r24
     ecc:	12 82       	std	Z+2, r1	; 0x02
     ece:	13 82       	std	Z+3, r1	; 0x03
     ed0:	14 82       	std	Z+4, r1	; 0x04
     ed2:	15 82       	std	Z+5, r1	; 0x05
     ed4:	66 83       	std	Z+6, r22	; 0x06
     ed6:	77 83       	std	Z+7, r23	; 0x07
     ed8:	40 83       	st	Z, r20
     eda:	51 83       	std	Z+1, r21	; 0x01
     edc:	08 95       	ret

00000ede <rb32_get_nth>:
	}
}

int32_t rb32_get_nth(RingBuffer32_t* buffer, uint16_t index)
//Returns the nth newest value in the RingBuffer
{
     ede:	dc 01       	movw	r26, r24
	//Does not do bounds checking, so be careful in usage
	//	Verify index < rb16_length() to guard against requesting a value beyond what the buffer currently stores
	//	Verify index < buffer->array_length to guard against requesting a value from some random memory location
	
	//Most recent value is in head - 1
	if (index + 1 <= buffer->head) //Value is between zero and buffer->head
     ee0:	12 96       	adiw	r26, 0x02	; 2
     ee2:	ed 91       	ld	r30, X+
     ee4:	fc 91       	ld	r31, X
     ee6:	13 97       	sbiw	r26, 0x03	; 3
     ee8:	cb 01       	movw	r24, r22
     eea:	01 96       	adiw	r24, 0x01	; 1
     eec:	e8 17       	cp	r30, r24
     eee:	f9 07       	cpc	r31, r25
     ef0:	98 f0       	brcs	.+38     	; 0xf18 <rb32_get_nth+0x3a>
		return buffer->buffer[buffer->head - index - 1];
     ef2:	e1 50       	subi	r30, 0x01	; 1
     ef4:	f0 4c       	sbci	r31, 0xC0	; 192
     ef6:	e6 1b       	sub	r30, r22
     ef8:	f7 0b       	sbc	r31, r23
     efa:	ee 0f       	add	r30, r30
     efc:	ff 1f       	adc	r31, r31
     efe:	ee 0f       	add	r30, r30
     f00:	ff 1f       	adc	r31, r31
     f02:	16 96       	adiw	r26, 0x06	; 6
     f04:	8d 91       	ld	r24, X+
     f06:	9c 91       	ld	r25, X
     f08:	17 97       	sbiw	r26, 0x07	; 7
     f0a:	e8 0f       	add	r30, r24
     f0c:	f9 1f       	adc	r31, r25
     f0e:	60 81       	ld	r22, Z
     f10:	71 81       	ldd	r23, Z+1	; 0x01
     f12:	82 81       	ldd	r24, Z+2	; 0x02
     f14:	93 81       	ldd	r25, Z+3	; 0x03
     f16:	08 95       	ret
	else
		return buffer->buffer[buffer->array_length - 1 - index + buffer->head];
     f18:	2d 91       	ld	r18, X+
     f1a:	3c 91       	ld	r19, X
     f1c:	11 97       	sbiw	r26, 0x01	; 1
     f1e:	e2 0f       	add	r30, r18
     f20:	f3 1f       	adc	r31, r19
     f22:	e1 50       	subi	r30, 0x01	; 1
     f24:	f0 4c       	sbci	r31, 0xC0	; 192
     f26:	e6 1b       	sub	r30, r22
     f28:	f7 0b       	sbc	r31, r23
     f2a:	ee 0f       	add	r30, r30
     f2c:	ff 1f       	adc	r31, r31
     f2e:	ee 0f       	add	r30, r30
     f30:	ff 1f       	adc	r31, r31
     f32:	16 96       	adiw	r26, 0x06	; 6
     f34:	8d 91       	ld	r24, X+
     f36:	9c 91       	ld	r25, X
     f38:	17 97       	sbiw	r26, 0x07	; 7
     f3a:	e8 0f       	add	r30, r24
     f3c:	f9 1f       	adc	r31, r25
     f3e:	60 81       	ld	r22, Z
     f40:	71 81       	ldd	r23, Z+1	; 0x01
     f42:	82 81       	ldd	r24, Z+2	; 0x02
     f44:	93 81       	ldd	r25, Z+3	; 0x03
}
     f46:	08 95       	ret

00000f48 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
     f48:	cf 93       	push	r28
     f4a:	df 93       	push	r29
     f4c:	1f 92       	push	r1
     f4e:	1f 92       	push	r1
     f50:	cd b7       	in	r28, 0x3d	; 61
     f52:	de b7       	in	r29, 0x3e	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     f54:	8f ef       	ldi	r24, 0xFF	; 255
     f56:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
     f5a:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
     f5e:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
     f62:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
     f66:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
     f6a:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
     f6e:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     f72:	8f b7       	in	r24, 0x3f	; 63
     f74:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     f76:	f8 94       	cli
	return flags;
     f78:	9a 81       	ldd	r25, Y+2	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     f7a:	e0 e5       	ldi	r30, 0x50	; 80
     f7c:	f0 e0       	ldi	r31, 0x00	; 0
     f7e:	80 81       	ld	r24, Z
     f80:	82 60       	ori	r24, 0x02	; 2
     f82:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     f84:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     f86:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
     f88:	81 ff       	sbrs	r24, 1
     f8a:	fd cf       	rjmp	.-6      	; 0xf86 <sysclk_init+0x3e>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
     f8c:	61 e0       	ldi	r22, 0x01	; 1
     f8e:	80 e4       	ldi	r24, 0x40	; 64
     f90:	90 e0       	ldi	r25, 0x00	; 0
     f92:	25 d0       	rcall	.+74     	; 0xfde <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     f94:	8f b7       	in	r24, 0x3f	; 63
     f96:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     f98:	f8 94       	cli
	return flags;
     f9a:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
     f9c:	e0 e5       	ldi	r30, 0x50	; 80
     f9e:	f0 e0       	ldi	r31, 0x00	; 0
     fa0:	80 81       	ld	r24, Z
     fa2:	8e 7f       	andi	r24, 0xFE	; 254
     fa4:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     fa6:	9f bf       	out	0x3f, r25	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
     fa8:	0f 90       	pop	r0
     faa:	0f 90       	pop	r0
     fac:	df 91       	pop	r29
     fae:	cf 91       	pop	r28
     fb0:	08 95       	ret

00000fb2 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
     fb2:	cf 93       	push	r28
     fb4:	df 93       	push	r29
     fb6:	1f 92       	push	r1
     fb8:	cd b7       	in	r28, 0x3d	; 61
     fba:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     fbc:	9f b7       	in	r25, 0x3f	; 63
     fbe:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     fc0:	f8 94       	cli
	return flags;
     fc2:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     fc4:	e8 2f       	mov	r30, r24
     fc6:	f0 e0       	ldi	r31, 0x00	; 0
     fc8:	e0 59       	subi	r30, 0x90	; 144
     fca:	ff 4f       	sbci	r31, 0xFF	; 255
     fcc:	60 95       	com	r22
     fce:	80 81       	ld	r24, Z
     fd0:	68 23       	and	r22, r24
     fd2:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     fd4:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     fd6:	0f 90       	pop	r0
     fd8:	df 91       	pop	r29
     fda:	cf 91       	pop	r28
     fdc:	08 95       	ret

00000fde <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
     fde:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
     fe0:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
     fe2:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
     fe4:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
     fe6:	60 83       	st	Z, r22
	ret                             // Return to caller
     fe8:	08 95       	ret

00000fea <__portable_avr_delay_cycles>:
	TCD1.CCA = (uint16_t) ((TCD1.PER) * (servo_on_time_us / 1000.0)); // makes the waveform be created for a duty cycle
}

void servo_timer_alt(void){
	TCD1.CCA = (uint16_t) ((TCD0.PER) * (servo_on_time_us / 1000.0)); // makes the waveform be created for a duty cycle
}
     fea:	04 c0       	rjmp	.+8      	; 0xff4 <__portable_avr_delay_cycles+0xa>
     fec:	61 50       	subi	r22, 0x01	; 1
     fee:	71 09       	sbc	r23, r1
     ff0:	81 09       	sbc	r24, r1
     ff2:	91 09       	sbc	r25, r1
     ff4:	61 15       	cp	r22, r1
     ff6:	71 05       	cpc	r23, r1
     ff8:	81 05       	cpc	r24, r1
     ffa:	91 05       	cpc	r25, r1
     ffc:	b9 f7       	brne	.-18     	; 0xfec <__portable_avr_delay_cycles+0x2>
     ffe:	08 95       	ret

00001000 <xbee_init>:
    1000:	51 de       	rcall	.-862    	; 0xca4 <XBEE_uart_init>
    1002:	6b ea       	ldi	r22, 0xAB	; 171
    1004:	79 e2       	ldi	r23, 0x29	; 41
    1006:	80 e0       	ldi	r24, 0x00	; 0
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	ef df       	rcall	.-34     	; 0xfea <__portable_avr_delay_cycles>
    100c:	80 e1       	ldi	r24, 0x10	; 16
    100e:	80 93 a3 08 	sts	0x08A3, r24	; 0x8008a3 <__TEXT_REGION_LENGTH__+0x7008a3>
    1012:	08 95       	ret

00001014 <get_altitude>:
    1014:	4f 92       	push	r4
    1016:	5f 92       	push	r5
    1018:	6f 92       	push	r6
    101a:	7f 92       	push	r7
    101c:	8f 92       	push	r8
    101e:	9f 92       	push	r9
    1020:	af 92       	push	r10
    1022:	bf 92       	push	r11
    1024:	cf 92       	push	r12
    1026:	df 92       	push	r13
    1028:	ef 92       	push	r14
    102a:	ff 92       	push	r15
    102c:	2b 01       	movw	r4, r22
    102e:	3c 01       	movw	r6, r24
    1030:	c0 90 1b 20 	lds	r12, 0x201B	; 0x80201b <L>
    1034:	d0 90 1c 20 	lds	r13, 0x201C	; 0x80201c <L+0x1>
    1038:	e0 90 1d 20 	lds	r14, 0x201D	; 0x80201d <L+0x2>
    103c:	f0 90 1e 20 	lds	r15, 0x201E	; 0x80201e <L+0x3>
    1040:	20 91 1f 20 	lds	r18, 0x201F	; 0x80201f <R>
    1044:	30 91 20 20 	lds	r19, 0x2020	; 0x802020 <R+0x1>
    1048:	40 91 21 20 	lds	r20, 0x2021	; 0x802021 <R+0x2>
    104c:	50 91 22 20 	lds	r21, 0x2022	; 0x802022 <R+0x3>
    1050:	c7 01       	movw	r24, r14
    1052:	b6 01       	movw	r22, r12
    1054:	24 d6       	rcall	.+3144   	; 0x1c9e <__mulsf3>
    1056:	20 91 17 20 	lds	r18, 0x2017	; 0x802017 <g_0>
    105a:	30 91 18 20 	lds	r19, 0x2018	; 0x802018 <g_0+0x1>
    105e:	40 91 19 20 	lds	r20, 0x2019	; 0x802019 <g_0+0x2>
    1062:	50 91 1a 20 	lds	r21, 0x201A	; 0x80201a <g_0+0x3>
    1066:	cc d4       	rcall	.+2456   	; 0x1a00 <__divsf3>
    1068:	4b 01       	movw	r8, r22
    106a:	5c 01       	movw	r10, r24
    106c:	a3 01       	movw	r20, r6
    106e:	92 01       	movw	r18, r4
    1070:	60 91 27 20 	lds	r22, 0x2027	; 0x802027 <ground_p>
    1074:	70 91 28 20 	lds	r23, 0x2028	; 0x802028 <ground_p+0x1>
    1078:	80 91 29 20 	lds	r24, 0x2029	; 0x802029 <ground_p+0x2>
    107c:	90 91 2a 20 	lds	r25, 0x202A	; 0x80202a <ground_p+0x3>
    1080:	bf d4       	rcall	.+2430   	; 0x1a00 <__divsf3>
    1082:	a5 01       	movw	r20, r10
    1084:	94 01       	movw	r18, r8
    1086:	6e d6       	rcall	.+3292   	; 0x1d64 <pow>
    1088:	20 e0       	ldi	r18, 0x00	; 0
    108a:	30 e0       	ldi	r19, 0x00	; 0
    108c:	40 e8       	ldi	r20, 0x80	; 128
    108e:	5f e3       	ldi	r21, 0x3F	; 63
    1090:	4e d4       	rcall	.+2204   	; 0x192e <__subsf3>
    1092:	20 91 23 20 	lds	r18, 0x2023	; 0x802023 <ground_t>
    1096:	30 91 24 20 	lds	r19, 0x2024	; 0x802024 <ground_t+0x1>
    109a:	40 91 25 20 	lds	r20, 0x2025	; 0x802025 <ground_t+0x2>
    109e:	50 91 26 20 	lds	r21, 0x2026	; 0x802026 <ground_t+0x3>
    10a2:	fd d5       	rcall	.+3066   	; 0x1c9e <__mulsf3>
    10a4:	a7 01       	movw	r20, r14
    10a6:	96 01       	movw	r18, r12
    10a8:	ab d4       	rcall	.+2390   	; 0x1a00 <__divsf3>
    10aa:	20 91 43 21 	lds	r18, 0x2143	; 0x802143 <ground_a>
    10ae:	30 91 44 21 	lds	r19, 0x2144	; 0x802144 <ground_a+0x1>
    10b2:	40 91 45 21 	lds	r20, 0x2145	; 0x802145 <ground_a+0x2>
    10b6:	50 91 46 21 	lds	r21, 0x2146	; 0x802146 <ground_a+0x3>
    10ba:	39 d4       	rcall	.+2162   	; 0x192e <__subsf3>
    10bc:	ff 90       	pop	r15
    10be:	ef 90       	pop	r14
    10c0:	df 90       	pop	r13
    10c2:	cf 90       	pop	r12
    10c4:	bf 90       	pop	r11
    10c6:	af 90       	pop	r10
    10c8:	9f 90       	pop	r9
    10ca:	8f 90       	pop	r8
    10cc:	7f 90       	pop	r7
    10ce:	6f 90       	pop	r6
    10d0:	5f 90       	pop	r5
    10d2:	4f 90       	pop	r4
    10d4:	08 95       	ret

000010d6 <get_velocity>:
    10d6:	2f 92       	push	r2
    10d8:	3f 92       	push	r3
    10da:	4f 92       	push	r4
    10dc:	5f 92       	push	r5
    10de:	6f 92       	push	r6
    10e0:	7f 92       	push	r7
    10e2:	8f 92       	push	r8
    10e4:	9f 92       	push	r9
    10e6:	af 92       	push	r10
    10e8:	bf 92       	push	r11
    10ea:	cf 92       	push	r12
    10ec:	df 92       	push	r13
    10ee:	ef 92       	push	r14
    10f0:	ff 92       	push	r15
    10f2:	0f 93       	push	r16
    10f4:	1f 93       	push	r17
    10f6:	cf 93       	push	r28
    10f8:	df 93       	push	r29
    10fa:	00 d0       	rcall	.+0      	; 0x10fc <get_velocity+0x26>
    10fc:	00 d0       	rcall	.+0      	; 0x10fe <get_velocity+0x28>
    10fe:	cd b7       	in	r28, 0x3d	; 61
    1100:	de b7       	in	r29, 0x3e	; 62
    1102:	6c 01       	movw	r12, r24
    1104:	80 91 14 20 	lds	r24, 0x2014	; 0x802014 <data_samples>
    1108:	88 23       	and	r24, r24
    110a:	09 f4       	brne	.+2      	; 0x110e <get_velocity+0x38>
    110c:	68 c0       	rjmp	.+208    	; 0x11de <get_velocity+0x108>
    110e:	00 e0       	ldi	r16, 0x00	; 0
    1110:	10 e0       	ldi	r17, 0x00	; 0
    1112:	41 2c       	mov	r4, r1
    1114:	51 2c       	mov	r5, r1
    1116:	32 01       	movw	r6, r4
    1118:	86 2e       	mov	r8, r22
    111a:	91 2c       	mov	r9, r1
    111c:	a1 2c       	mov	r10, r1
    111e:	b1 2c       	mov	r11, r1
    1120:	89 82       	std	Y+1, r8	; 0x01
    1122:	9a 82       	std	Y+2, r9	; 0x02
    1124:	ab 82       	std	Y+3, r10	; 0x03
    1126:	bc 82       	std	Y+4, r11	; 0x04
    1128:	b8 01       	movw	r22, r16
    112a:	c6 01       	movw	r24, r12
    112c:	50 de       	rcall	.-864    	; 0xdce <rb16_get_nth>
    112e:	5c 01       	movw	r10, r24
    1130:	18 01       	movw	r2, r16
    1132:	2f ef       	ldi	r18, 0xFF	; 255
    1134:	22 1a       	sub	r2, r18
    1136:	32 0a       	sbc	r3, r18
    1138:	b1 01       	movw	r22, r2
    113a:	c6 01       	movw	r24, r12
    113c:	48 de       	rcall	.-880    	; 0xdce <rb16_get_nth>
    113e:	7c 01       	movw	r14, r24
    1140:	b8 01       	movw	r22, r16
    1142:	6e 5f       	subi	r22, 0xFE	; 254
    1144:	7f 4f       	sbci	r23, 0xFF	; 255
    1146:	c6 01       	movw	r24, r12
    1148:	42 de       	rcall	.-892    	; 0xdce <rb16_get_nth>
    114a:	a5 01       	movw	r20, r10
    114c:	bb 0c       	add	r11, r11
    114e:	66 0b       	sbc	r22, r22
    1150:	77 0b       	sbc	r23, r23
    1152:	8a 01       	movw	r16, r20
    1154:	9b 01       	movw	r18, r22
    1156:	00 0f       	add	r16, r16
    1158:	11 1f       	adc	r17, r17
    115a:	22 1f       	adc	r18, r18
    115c:	33 1f       	adc	r19, r19
    115e:	40 0f       	add	r20, r16
    1160:	51 1f       	adc	r21, r17
    1162:	62 1f       	adc	r22, r18
    1164:	73 1f       	adc	r23, r19
    1166:	87 01       	movw	r16, r14
    1168:	ff 0c       	add	r15, r15
    116a:	22 0b       	sbc	r18, r18
    116c:	33 0b       	sbc	r19, r19
    116e:	78 01       	movw	r14, r16
    1170:	89 01       	movw	r16, r18
    1172:	ee 0c       	add	r14, r14
    1174:	ff 1c       	adc	r15, r15
    1176:	00 1f       	adc	r16, r16
    1178:	11 1f       	adc	r17, r17
    117a:	ee 0c       	add	r14, r14
    117c:	ff 1c       	adc	r15, r15
    117e:	00 1f       	adc	r16, r16
    1180:	11 1f       	adc	r17, r17
    1182:	4a 01       	movw	r8, r20
    1184:	5b 01       	movw	r10, r22
    1186:	8e 18       	sub	r8, r14
    1188:	9f 08       	sbc	r9, r15
    118a:	a0 0a       	sbc	r10, r16
    118c:	b1 0a       	sbc	r11, r17
    118e:	ac 01       	movw	r20, r24
    1190:	99 0f       	add	r25, r25
    1192:	66 0b       	sbc	r22, r22
    1194:	77 0b       	sbc	r23, r23
    1196:	d5 01       	movw	r26, r10
    1198:	c4 01       	movw	r24, r8
    119a:	84 0f       	add	r24, r20
    119c:	95 1f       	adc	r25, r21
    119e:	a6 1f       	adc	r26, r22
    11a0:	b7 1f       	adc	r27, r23
    11a2:	9c 01       	movw	r18, r24
    11a4:	ad 01       	movw	r20, r26
    11a6:	69 81       	ldd	r22, Y+1	; 0x01
    11a8:	7a 81       	ldd	r23, Y+2	; 0x02
    11aa:	8b 81       	ldd	r24, Y+3	; 0x03
    11ac:	9c 81       	ldd	r25, Y+4	; 0x04
    11ae:	3f d7       	rcall	.+3710   	; 0x202e <__mulsi3>
    11b0:	c2 d4       	rcall	.+2436   	; 0x1b36 <__floatsisf>
    11b2:	20 e0       	ldi	r18, 0x00	; 0
    11b4:	30 e0       	ldi	r19, 0x00	; 0
    11b6:	40 e0       	ldi	r20, 0x00	; 0
    11b8:	5f e3       	ldi	r21, 0x3F	; 63
    11ba:	71 d5       	rcall	.+2786   	; 0x1c9e <__mulsf3>
    11bc:	9b 01       	movw	r18, r22
    11be:	ac 01       	movw	r20, r24
    11c0:	c3 01       	movw	r24, r6
    11c2:	b2 01       	movw	r22, r4
    11c4:	b5 d3       	rcall	.+1898   	; 0x1930 <__addsf3>
    11c6:	2b 01       	movw	r4, r22
    11c8:	3c 01       	movw	r6, r24
    11ca:	80 91 14 20 	lds	r24, 0x2014	; 0x802014 <data_samples>
    11ce:	81 01       	movw	r16, r2
    11d0:	28 2f       	mov	r18, r24
    11d2:	30 e0       	ldi	r19, 0x00	; 0
    11d4:	22 16       	cp	r2, r18
    11d6:	33 06       	cpc	r3, r19
    11d8:	08 f4       	brcc	.+2      	; 0x11dc <get_velocity+0x106>
    11da:	a6 cf       	rjmp	.-180    	; 0x1128 <get_velocity+0x52>
    11dc:	03 c0       	rjmp	.+6      	; 0x11e4 <get_velocity+0x10e>
    11de:	41 2c       	mov	r4, r1
    11e0:	51 2c       	mov	r5, r1
    11e2:	32 01       	movw	r6, r4
    11e4:	68 2f       	mov	r22, r24
    11e6:	70 e0       	ldi	r23, 0x00	; 0
    11e8:	80 e0       	ldi	r24, 0x00	; 0
    11ea:	90 e0       	ldi	r25, 0x00	; 0
    11ec:	a4 d4       	rcall	.+2376   	; 0x1b36 <__floatsisf>
    11ee:	9b 01       	movw	r18, r22
    11f0:	ac 01       	movw	r20, r24
    11f2:	c3 01       	movw	r24, r6
    11f4:	b2 01       	movw	r22, r4
    11f6:	04 d4       	rcall	.+2056   	; 0x1a00 <__divsf3>
    11f8:	20 e0       	ldi	r18, 0x00	; 0
    11fa:	30 e0       	ldi	r19, 0x00	; 0
    11fc:	48 ec       	ldi	r20, 0xC8	; 200
    11fe:	52 e4       	ldi	r21, 0x42	; 66
    1200:	ff d3       	rcall	.+2046   	; 0x1a00 <__divsf3>
    1202:	26 96       	adiw	r28, 0x06	; 6
    1204:	cd bf       	out	0x3d, r28	; 61
    1206:	de bf       	out	0x3e, r29	; 62
    1208:	df 91       	pop	r29
    120a:	cf 91       	pop	r28
    120c:	1f 91       	pop	r17
    120e:	0f 91       	pop	r16
    1210:	ff 90       	pop	r15
    1212:	ef 90       	pop	r14
    1214:	df 90       	pop	r13
    1216:	cf 90       	pop	r12
    1218:	bf 90       	pop	r11
    121a:	af 90       	pop	r10
    121c:	9f 90       	pop	r9
    121e:	8f 90       	pop	r8
    1220:	7f 90       	pop	r7
    1222:	6f 90       	pop	r6
    1224:	5f 90       	pop	r5
    1226:	4f 90       	pop	r4
    1228:	3f 90       	pop	r3
    122a:	2f 90       	pop	r2
    122c:	08 95       	ret

0000122e <data_check>:
    122e:	3f 92       	push	r3
    1230:	4f 92       	push	r4
    1232:	5f 92       	push	r5
    1234:	6f 92       	push	r6
    1236:	7f 92       	push	r7
    1238:	8f 92       	push	r8
    123a:	9f 92       	push	r9
    123c:	af 92       	push	r10
    123e:	bf 92       	push	r11
    1240:	cf 92       	push	r12
    1242:	df 92       	push	r13
    1244:	ef 92       	push	r14
    1246:	ff 92       	push	r15
    1248:	0f 93       	push	r16
    124a:	1f 93       	push	r17
    124c:	cf 93       	push	r28
    124e:	df 93       	push	r29
    1250:	00 d0       	rcall	.+0      	; 0x1252 <data_check+0x24>
    1252:	00 d0       	rcall	.+0      	; 0x1254 <data_check+0x26>
    1254:	cd b7       	in	r28, 0x3d	; 61
    1256:	de b7       	in	r29, 0x3e	; 62
    1258:	8c 01       	movw	r16, r24
    125a:	19 82       	std	Y+1, r1	; 0x01
    125c:	1a 82       	std	Y+2, r1	; 0x02
    125e:	c1 2c       	mov	r12, r1
    1260:	d1 2c       	mov	r13, r1
    1262:	76 01       	movw	r14, r12
    1264:	69 81       	ldd	r22, Y+1	; 0x01
    1266:	7a 81       	ldd	r23, Y+2	; 0x02
    1268:	c8 01       	movw	r24, r16
    126a:	39 de       	rcall	.-910    	; 0xede <rb32_get_nth>
    126c:	4b 01       	movw	r8, r22
    126e:	5c 01       	movw	r10, r24
    1270:	21 ea       	ldi	r18, 0xA1	; 161
    1272:	82 1a       	sub	r8, r18
    1274:	26 e8       	ldi	r18, 0x86	; 134
    1276:	92 0a       	sbc	r9, r18
    1278:	21 e0       	ldi	r18, 0x01	; 1
    127a:	a2 0a       	sbc	r10, r18
    127c:	b1 08       	sbc	r11, r1
    127e:	2f ed       	ldi	r18, 0xDF	; 223
    1280:	82 16       	cp	r8, r18
    1282:	2f e0       	ldi	r18, 0x0F	; 15
    1284:	92 06       	cpc	r9, r18
    1286:	27 e9       	ldi	r18, 0x97	; 151
    1288:	a2 06       	cpc	r10, r18
    128a:	b1 04       	cpc	r11, r1
    128c:	68 f4       	brcc	.+26     	; 0x12a8 <data_check+0x7a>
    128e:	53 d4       	rcall	.+2214   	; 0x1b36 <__floatsisf>
    1290:	20 e0       	ldi	r18, 0x00	; 0
    1292:	30 e0       	ldi	r19, 0x00	; 0
    1294:	40 ea       	ldi	r20, 0xA0	; 160
    1296:	50 e4       	ldi	r21, 0x40	; 64
    1298:	b3 d3       	rcall	.+1894   	; 0x1a00 <__divsf3>
    129a:	9b 01       	movw	r18, r22
    129c:	ac 01       	movw	r20, r24
    129e:	c7 01       	movw	r24, r14
    12a0:	b6 01       	movw	r22, r12
    12a2:	46 d3       	rcall	.+1676   	; 0x1930 <__addsf3>
    12a4:	6b 01       	movw	r12, r22
    12a6:	7c 01       	movw	r14, r24
    12a8:	89 81       	ldd	r24, Y+1	; 0x01
    12aa:	9a 81       	ldd	r25, Y+2	; 0x02
    12ac:	01 96       	adiw	r24, 0x01	; 1
    12ae:	89 83       	std	Y+1, r24	; 0x01
    12b0:	9a 83       	std	Y+2, r25	; 0x02
    12b2:	05 97       	sbiw	r24, 0x05	; 5
    12b4:	b9 f6       	brne	.-82     	; 0x1264 <data_check+0x36>
    12b6:	19 82       	std	Y+1, r1	; 0x01
    12b8:	1a 82       	std	Y+2, r1	; 0x02
    12ba:	81 2c       	mov	r8, r1
    12bc:	91 2c       	mov	r9, r1
    12be:	54 01       	movw	r10, r8
    12c0:	69 81       	ldd	r22, Y+1	; 0x01
    12c2:	7a 81       	ldd	r23, Y+2	; 0x02
    12c4:	c8 01       	movw	r24, r16
    12c6:	0b de       	rcall	.-1002   	; 0xede <rb32_get_nth>
    12c8:	2b 01       	movw	r4, r22
    12ca:	3c 01       	movw	r6, r24
    12cc:	21 ea       	ldi	r18, 0xA1	; 161
    12ce:	42 1a       	sub	r4, r18
    12d0:	26 e8       	ldi	r18, 0x86	; 134
    12d2:	52 0a       	sbc	r5, r18
    12d4:	21 e0       	ldi	r18, 0x01	; 1
    12d6:	62 0a       	sbc	r6, r18
    12d8:	71 08       	sbc	r7, r1
    12da:	2f ed       	ldi	r18, 0xDF	; 223
    12dc:	42 16       	cp	r4, r18
    12de:	2f e0       	ldi	r18, 0x0F	; 15
    12e0:	52 06       	cpc	r5, r18
    12e2:	27 e9       	ldi	r18, 0x97	; 151
    12e4:	62 06       	cpc	r6, r18
    12e6:	71 04       	cpc	r7, r1
    12e8:	70 f4       	brcc	.+28     	; 0x1306 <data_check+0xd8>
    12ea:	25 d4       	rcall	.+2122   	; 0x1b36 <__floatsisf>
    12ec:	a7 01       	movw	r20, r14
    12ee:	96 01       	movw	r18, r12
    12f0:	1e d3       	rcall	.+1596   	; 0x192e <__subsf3>
    12f2:	9b 01       	movw	r18, r22
    12f4:	ac 01       	movw	r20, r24
    12f6:	d3 d4       	rcall	.+2470   	; 0x1c9e <__mulsf3>
    12f8:	9b 01       	movw	r18, r22
    12fa:	ac 01       	movw	r20, r24
    12fc:	c5 01       	movw	r24, r10
    12fe:	b4 01       	movw	r22, r8
    1300:	17 d3       	rcall	.+1582   	; 0x1930 <__addsf3>
    1302:	4b 01       	movw	r8, r22
    1304:	5c 01       	movw	r10, r24
    1306:	89 81       	ldd	r24, Y+1	; 0x01
    1308:	9a 81       	ldd	r25, Y+2	; 0x02
    130a:	01 96       	adiw	r24, 0x01	; 1
    130c:	89 83       	std	Y+1, r24	; 0x01
    130e:	9a 83       	std	Y+2, r25	; 0x02
    1310:	05 97       	sbiw	r24, 0x05	; 5
    1312:	b1 f6       	brne	.-84     	; 0x12c0 <data_check+0x92>
    1314:	20 e0       	ldi	r18, 0x00	; 0
    1316:	30 e0       	ldi	r19, 0x00	; 0
    1318:	40 e8       	ldi	r20, 0x80	; 128
    131a:	5e e3       	ldi	r21, 0x3E	; 62
    131c:	c5 01       	movw	r24, r10
    131e:	b4 01       	movw	r22, r8
    1320:	be d4       	rcall	.+2428   	; 0x1c9e <__mulsf3>
    1322:	69 83       	std	Y+1, r22	; 0x01
    1324:	7a 83       	std	Y+2, r23	; 0x02
    1326:	8b 83       	std	Y+3, r24	; 0x03
    1328:	9c 83       	std	Y+4, r25	; 0x04
    132a:	1d 82       	std	Y+5, r1	; 0x05
    132c:	1e 82       	std	Y+6, r1	; 0x06
    132e:	31 2c       	mov	r3, r1
    1330:	41 2c       	mov	r4, r1
    1332:	51 2c       	mov	r5, r1
    1334:	32 01       	movw	r6, r4
    1336:	6d 81       	ldd	r22, Y+5	; 0x05
    1338:	7e 81       	ldd	r23, Y+6	; 0x06
    133a:	c8 01       	movw	r24, r16
    133c:	d0 dd       	rcall	.-1120   	; 0xede <rb32_get_nth>
    133e:	4b 01       	movw	r8, r22
    1340:	5c 01       	movw	r10, r24
    1342:	21 ea       	ldi	r18, 0xA1	; 161
    1344:	82 1a       	sub	r8, r18
    1346:	26 e8       	ldi	r18, 0x86	; 134
    1348:	92 0a       	sbc	r9, r18
    134a:	21 e0       	ldi	r18, 0x01	; 1
    134c:	a2 0a       	sbc	r10, r18
    134e:	b1 08       	sbc	r11, r1
    1350:	2f ed       	ldi	r18, 0xDF	; 223
    1352:	82 16       	cp	r8, r18
    1354:	2f e0       	ldi	r18, 0x0F	; 15
    1356:	92 06       	cpc	r9, r18
    1358:	27 e9       	ldi	r18, 0x97	; 151
    135a:	a2 06       	cpc	r10, r18
    135c:	b1 04       	cpc	r11, r1
    135e:	20 f5       	brcc	.+72     	; 0x13a8 <data_check+0x17a>
    1360:	ea d3       	rcall	.+2004   	; 0x1b36 <__floatsisf>
    1362:	4b 01       	movw	r8, r22
    1364:	5c 01       	movw	r10, r24
    1366:	a7 01       	movw	r20, r14
    1368:	96 01       	movw	r18, r12
    136a:	e1 d2       	rcall	.+1474   	; 0x192e <__subsf3>
    136c:	b1 d3       	rcall	.+1890   	; 0x1ad0 <__fixsfsi>
    136e:	9b 01       	movw	r18, r22
    1370:	77 23       	and	r23, r23
    1372:	24 f4       	brge	.+8      	; 0x137c <data_check+0x14e>
    1374:	22 27       	eor	r18, r18
    1376:	33 27       	eor	r19, r19
    1378:	26 1b       	sub	r18, r22
    137a:	37 0b       	sbc	r19, r23
    137c:	b9 01       	movw	r22, r18
    137e:	33 0f       	add	r19, r19
    1380:	88 0b       	sbc	r24, r24
    1382:	99 0b       	sbc	r25, r25
    1384:	d8 d3       	rcall	.+1968   	; 0x1b36 <__floatsisf>
    1386:	9b 01       	movw	r18, r22
    1388:	ac 01       	movw	r20, r24
    138a:	69 81       	ldd	r22, Y+1	; 0x01
    138c:	7a 81       	ldd	r23, Y+2	; 0x02
    138e:	8b 81       	ldd	r24, Y+3	; 0x03
    1390:	9c 81       	ldd	r25, Y+4	; 0x04
    1392:	81 d4       	rcall	.+2306   	; 0x1c96 <__gesf2>
    1394:	88 23       	and	r24, r24
    1396:	44 f0       	brlt	.+16     	; 0x13a8 <data_check+0x17a>
    1398:	a5 01       	movw	r20, r10
    139a:	94 01       	movw	r18, r8
    139c:	c3 01       	movw	r24, r6
    139e:	b2 01       	movw	r22, r4
    13a0:	c7 d2       	rcall	.+1422   	; 0x1930 <__addsf3>
    13a2:	2b 01       	movw	r4, r22
    13a4:	3c 01       	movw	r6, r24
    13a6:	33 94       	inc	r3
    13a8:	8d 81       	ldd	r24, Y+5	; 0x05
    13aa:	9e 81       	ldd	r25, Y+6	; 0x06
    13ac:	01 96       	adiw	r24, 0x01	; 1
    13ae:	8d 83       	std	Y+5, r24	; 0x05
    13b0:	9e 83       	std	Y+6, r25	; 0x06
    13b2:	05 97       	sbiw	r24, 0x05	; 5
    13b4:	09 f0       	breq	.+2      	; 0x13b8 <data_check+0x18a>
    13b6:	bf cf       	rjmp	.-130    	; 0x1336 <data_check+0x108>
    13b8:	33 20       	and	r3, r3
    13ba:	59 f0       	breq	.+22     	; 0x13d2 <data_check+0x1a4>
    13bc:	63 2d       	mov	r22, r3
    13be:	70 e0       	ldi	r23, 0x00	; 0
    13c0:	80 e0       	ldi	r24, 0x00	; 0
    13c2:	90 e0       	ldi	r25, 0x00	; 0
    13c4:	b6 d3       	rcall	.+1900   	; 0x1b32 <__floatunsisf>
    13c6:	9b 01       	movw	r18, r22
    13c8:	ac 01       	movw	r20, r24
    13ca:	c3 01       	movw	r24, r6
    13cc:	b2 01       	movw	r22, r4
    13ce:	18 d3       	rcall	.+1584   	; 0x1a00 <__divsf3>
    13d0:	04 c0       	rjmp	.+8      	; 0x13da <data_check+0x1ac>
    13d2:	60 e0       	ldi	r22, 0x00	; 0
    13d4:	70 e0       	ldi	r23, 0x00	; 0
    13d6:	80 e8       	ldi	r24, 0x80	; 128
    13d8:	9f eb       	ldi	r25, 0xBF	; 191
    13da:	26 96       	adiw	r28, 0x06	; 6
    13dc:	cd bf       	out	0x3d, r28	; 61
    13de:	de bf       	out	0x3e, r29	; 62
    13e0:	df 91       	pop	r29
    13e2:	cf 91       	pop	r28
    13e4:	1f 91       	pop	r17
    13e6:	0f 91       	pop	r16
    13e8:	ff 90       	pop	r15
    13ea:	ef 90       	pop	r14
    13ec:	df 90       	pop	r13
    13ee:	cf 90       	pop	r12
    13f0:	bf 90       	pop	r11
    13f2:	af 90       	pop	r10
    13f4:	9f 90       	pop	r9
    13f6:	8f 90       	pop	r8
    13f8:	7f 90       	pop	r7
    13fa:	6f 90       	pop	r6
    13fc:	5f 90       	pop	r5
    13fe:	4f 90       	pop	r4
    1400:	3f 90       	pop	r3
    1402:	08 95       	ret

00001404 <data_collect>:
    1404:	af 92       	push	r10
    1406:	bf 92       	push	r11
    1408:	cf 92       	push	r12
    140a:	df 92       	push	r13
    140c:	ef 92       	push	r14
    140e:	ff 92       	push	r15
    1410:	0f 93       	push	r16
    1412:	1f 93       	push	r17
    1414:	cf 93       	push	r28
    1416:	df 93       	push	r29
    1418:	00 d0       	rcall	.+0      	; 0x141a <data_collect+0x16>
    141a:	00 d0       	rcall	.+0      	; 0x141c <data_collect+0x18>
    141c:	cd b7       	in	r28, 0x3d	; 61
    141e:	de b7       	in	r29, 0x3e	; 62
    1420:	5c 01       	movw	r10, r24
    1422:	8b 01       	movw	r16, r22
    1424:	82 e0       	ldi	r24, 0x02	; 2
    1426:	96 e7       	ldi	r25, 0x76	; 118
    1428:	af e0       	ldi	r26, 0x0F	; 15
    142a:	b0 e0       	ldi	r27, 0x00	; 0
    142c:	89 83       	std	Y+1, r24	; 0x01
    142e:	9a 83       	std	Y+2, r25	; 0x02
    1430:	ab 83       	std	Y+3, r26	; 0x03
    1432:	bc 83       	std	Y+4, r27	; 0x04
    1434:	41 e0       	ldi	r20, 0x01	; 1
    1436:	50 e0       	ldi	r21, 0x00	; 0
    1438:	be 01       	movw	r22, r28
    143a:	6f 5f       	subi	r22, 0xFF	; 255
    143c:	7f 4f       	sbci	r23, 0xFF	; 255
    143e:	c8 01       	movw	r24, r16
    1440:	f3 dc       	rcall	.-1562   	; 0xe28 <rb32_write>
    1442:	c8 01       	movw	r24, r16
    1444:	f4 de       	rcall	.-536    	; 0x122e <data_check>
    1446:	20 e0       	ldi	r18, 0x00	; 0
    1448:	30 e0       	ldi	r19, 0x00	; 0
    144a:	40 e2       	ldi	r20, 0x20	; 32
    144c:	51 e4       	ldi	r21, 0x41	; 65
    144e:	d8 d2       	rcall	.+1456   	; 0x1a00 <__divsf3>
    1450:	6b 01       	movw	r12, r22
    1452:	7c 01       	movw	r14, r24
    1454:	20 e0       	ldi	r18, 0x00	; 0
    1456:	30 e0       	ldi	r19, 0x00	; 0
    1458:	40 e8       	ldi	r20, 0x80	; 128
    145a:	5f eb       	ldi	r21, 0xBF	; 191
    145c:	cd d2       	rcall	.+1434   	; 0x19f8 <__cmpsf2>
    145e:	88 23       	and	r24, r24
    1460:	71 f1       	breq	.+92     	; 0x14be <data_collect+0xba>
    1462:	c0 92 3b 21 	sts	0x213B, r12	; 0x80213b <press>
    1466:	d0 92 3c 21 	sts	0x213C, r13	; 0x80213c <press+0x1>
    146a:	e0 92 3d 21 	sts	0x213D, r14	; 0x80213d <press+0x2>
    146e:	f0 92 3e 21 	sts	0x213E, r15	; 0x80213e <press+0x3>
    1472:	c7 01       	movw	r24, r14
    1474:	b6 01       	movw	r22, r12
    1476:	ce dd       	rcall	.-1124   	; 0x1014 <get_altitude>
    1478:	60 93 33 21 	sts	0x2133, r22	; 0x802133 <alt>
    147c:	70 93 34 21 	sts	0x2134, r23	; 0x802134 <alt+0x1>
    1480:	80 93 35 21 	sts	0x2135, r24	; 0x802135 <alt+0x2>
    1484:	90 93 36 21 	sts	0x2136, r25	; 0x802136 <alt+0x3>
    1488:	20 e0       	ldi	r18, 0x00	; 0
    148a:	30 e0       	ldi	r19, 0x00	; 0
    148c:	48 ec       	ldi	r20, 0xC8	; 200
    148e:	52 e4       	ldi	r21, 0x42	; 66
    1490:	06 d4       	rcall	.+2060   	; 0x1c9e <__mulsf3>
    1492:	1e d3       	rcall	.+1596   	; 0x1ad0 <__fixsfsi>
    1494:	6d 83       	std	Y+5, r22	; 0x05
    1496:	7e 83       	std	Y+6, r23	; 0x06
    1498:	41 e0       	ldi	r20, 0x01	; 1
    149a:	50 e0       	ldi	r21, 0x00	; 0
    149c:	be 01       	movw	r22, r28
    149e:	6b 5f       	subi	r22, 0xFB	; 251
    14a0:	7f 4f       	sbci	r23, 0xFF	; 255
    14a2:	c5 01       	movw	r24, r10
    14a4:	4b dc       	rcall	.-1898   	; 0xd3c <rb16_write>
    14a6:	60 91 15 20 	lds	r22, 0x2015	; 0x802015 <rate>
    14aa:	c5 01       	movw	r24, r10
    14ac:	14 de       	rcall	.-984    	; 0x10d6 <get_velocity>
    14ae:	60 93 2b 21 	sts	0x212B, r22	; 0x80212b <velocity>
    14b2:	70 93 2c 21 	sts	0x212C, r23	; 0x80212c <velocity+0x1>
    14b6:	80 93 2d 21 	sts	0x212D, r24	; 0x80212d <velocity+0x2>
    14ba:	90 93 2e 21 	sts	0x212E, r25	; 0x80212e <velocity+0x3>
    14be:	83 e3       	ldi	r24, 0x33	; 51
    14c0:	93 e1       	ldi	r25, 0x13	; 19
    14c2:	a0 e9       	ldi	r26, 0x90	; 144
    14c4:	b3 e4       	ldi	r27, 0x43	; 67
    14c6:	80 93 37 21 	sts	0x2137, r24	; 0x802137 <temp>
    14ca:	90 93 38 21 	sts	0x2138, r25	; 0x802138 <temp+0x1>
    14ce:	a0 93 39 21 	sts	0x2139, r26	; 0x802139 <temp+0x2>
    14d2:	b0 93 3a 21 	sts	0x213A, r27	; 0x80213a <temp+0x3>
    14d6:	26 96       	adiw	r28, 0x06	; 6
    14d8:	cd bf       	out	0x3d, r28	; 61
    14da:	de bf       	out	0x3e, r29	; 62
    14dc:	df 91       	pop	r29
    14de:	cf 91       	pop	r28
    14e0:	1f 91       	pop	r17
    14e2:	0f 91       	pop	r16
    14e4:	ff 90       	pop	r15
    14e6:	ef 90       	pop	r14
    14e8:	df 90       	pop	r13
    14ea:	cf 90       	pop	r12
    14ec:	bf 90       	pop	r11
    14ee:	af 90       	pop	r10
    14f0:	08 95       	ret

000014f2 <clock_init>:
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    14f2:	61 e0       	ldi	r22, 0x01	; 1
    14f4:	85 e0       	ldi	r24, 0x05	; 5
    14f6:	5d dd       	rcall	.-1350   	; 0xfb2 <sysclk_enable_module>

void clock_init(void){
	sysclk_enable_peripheral_clock(&TCE0); // starts peripheral clock

	TCE0.CTRLA = 0x07; // divisor set to 1024
    14f8:	e0 e0       	ldi	r30, 0x00	; 0
    14fa:	fa e0       	ldi	r31, 0x0A	; 10
    14fc:	87 e0       	ldi	r24, 0x07	; 7
    14fe:	80 83       	st	Z, r24
	TCE0.PER = 31249; // 1 Hz
    1500:	81 e1       	ldi	r24, 0x11	; 17
    1502:	9a e7       	ldi	r25, 0x7A	; 122
    1504:	86 a3       	std	Z+38, r24	; 0x26
    1506:	97 a3       	std	Z+39, r25	; 0x27
	TCE0.INTCTRLA = TC_OVFINTLVL_LO_gc; // CCA int flag Lo level
    1508:	81 e0       	ldi	r24, 0x01	; 1
    150a:	86 83       	std	Z+6, r24	; 0x06
    150c:	08 95       	ret

0000150e <system_init>:


// Sensor functions
void system_init(void){
	// Initialization of systems
	sysclk_init(); // initializes the system clock
    150e:	1c dd       	rcall	.-1480   	; 0xf48 <sysclk_init>
	delay_ms(2); // delays the rest of the processes to ensure a started clock
    1510:	6b ea       	ldi	r22, 0xAB	; 171
    1512:	79 e2       	ldi	r23, 0x29	; 41
    1514:	80 e0       	ldi	r24, 0x00	; 0
    1516:	90 e0       	ldi	r25, 0x00	; 0
    1518:	68 dd       	rcall	.-1328   	; 0xfea <__portable_avr_delay_cycles>
	sei();
    151a:	78 94       	sei
	
	// Initialization of pins
	PORTC.DIR = 0xBB; // makes Port C have pins, 7, 5, 4, 3, 1, 0 be output (0b10111011)
    151c:	e0 e4       	ldi	r30, 0x40	; 64
    151e:	f6 e0       	ldi	r31, 0x06	; 6
    1520:	8b eb       	ldi	r24, 0xBB	; 187
    1522:	80 83       	st	Z, r24
	PORTC.OUT = 0x10; // makes the 4th pin on Port C be set on high (0b00010000)
    1524:	80 e1       	ldi	r24, 0x10	; 16
    1526:	84 83       	std	Z+4, r24	; 0x04
	PMIC.CTRL = PMIC_LOLVLEN_bm; // enables lo level interrupts
    1528:	81 e0       	ldi	r24, 0x01	; 1
    152a:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	
	// Driver Initialization
	data_terminal_init();
    152e:	74 db       	rcall	.-2328   	; 0xc18 <data_terminal_init>
	delay_ms(2);
    1530:	6b ea       	ldi	r22, 0xAB	; 171
    1532:	79 e2       	ldi	r23, 0x29	; 41
    1534:	80 e0       	ldi	r24, 0x00	; 0
    1536:	90 e0       	ldi	r25, 0x00	; 0
    1538:	58 dd       	rcall	.-1360   	; 0xfea <__portable_avr_delay_cycles>
	
//	thermistor_init();
	delay_ms(2);
    153a:	6b ea       	ldi	r22, 0xAB	; 171
    153c:	79 e2       	ldi	r23, 0x29	; 41
    153e:	80 e0       	ldi	r24, 0x00	; 0
    1540:	90 e0       	ldi	r25, 0x00	; 0
	
	spi_init();
    1542:	53 dd       	rcall	.-1370   	; 0xfea <__portable_avr_delay_cycles>
	delay_ms(2);
    1544:	58 db       	rcall	.-2384   	; 0xbf6 <spi_init>
    1546:	6b ea       	ldi	r22, 0xAB	; 171
    1548:	79 e2       	ldi	r23, 0x29	; 41
    154a:	80 e0       	ldi	r24, 0x00	; 0
	
//	pressure_init();
	delay_ms(2);
    154c:	90 e0       	ldi	r25, 0x00	; 0
    154e:	4d dd       	rcall	.-1382   	; 0xfea <__portable_avr_delay_cycles>
    1550:	6b ea       	ldi	r22, 0xAB	; 171
    1552:	79 e2       	ldi	r23, 0x29	; 41
    1554:	80 e0       	ldi	r24, 0x00	; 0
	
	xbee_init();
    1556:	90 e0       	ldi	r25, 0x00	; 0
    1558:	48 dd       	rcall	.-1392   	; 0xfea <__portable_avr_delay_cycles>
	//gps_init();
	
	clock_init();
    155a:	52 dd       	rcall	.-1372   	; 0x1000 <xbee_init>
    155c:	ca df       	rcall	.-108    	; 0x14f2 <clock_init>
//  servo_timer_init();
	
	delay_ms(10);
    155e:	66 e5       	ldi	r22, 0x56	; 86
    1560:	70 ed       	ldi	r23, 0xD0	; 208
    1562:	80 e0       	ldi	r24, 0x00	; 0
    1564:	90 e0       	ldi	r25, 0x00	; 0
    1566:	41 dd       	rcall	.-1406   	; 0xfea <__portable_avr_delay_cycles>
    1568:	80 e8       	ldi	r24, 0x80	; 128
	
	// Initialization of variables
	ground_p = get_pressure();
    156a:	96 ee       	ldi	r25, 0xE6	; 230
    156c:	a5 ec       	ldi	r26, 0xC5	; 197
    156e:	b7 e4       	ldi	r27, 0x47	; 71
    1570:	80 93 27 20 	sts	0x2027, r24	; 0x802027 <ground_p>
    1574:	90 93 28 20 	sts	0x2028, r25	; 0x802028 <ground_p+0x1>
    1578:	a0 93 29 20 	sts	0x2029, r26	; 0x802029 <ground_p+0x2>
    157c:	b0 93 2a 20 	sts	0x202A, r27	; 0x80202a <ground_p+0x3>
    1580:	83 e3       	ldi	r24, 0x33	; 51
	ground_t = get_temperature();
    1582:	93 e1       	ldi	r25, 0x13	; 19
    1584:	a0 e9       	ldi	r26, 0x90	; 144
    1586:	b3 e4       	ldi	r27, 0x43	; 67
    1588:	80 93 23 20 	sts	0x2023, r24	; 0x802023 <ground_t>
    158c:	90 93 24 20 	sts	0x2024, r25	; 0x802024 <ground_t+0x1>
    1590:	a0 93 25 20 	sts	0x2025, r26	; 0x802025 <ground_t+0x2>
    1594:	b0 93 26 20 	sts	0x2026, r27	; 0x802026 <ground_t+0x3>
	ground_a = get_altitude(ground_p);
    1598:	60 e8       	ldi	r22, 0x80	; 128
    159a:	76 ee       	ldi	r23, 0xE6	; 230
    159c:	85 ec       	ldi	r24, 0xC5	; 197
    159e:	97 e4       	ldi	r25, 0x47	; 71
    15a0:	39 dd       	rcall	.-1422   	; 0x1014 <get_altitude>
    15a2:	60 93 43 21 	sts	0x2143, r22	; 0x802143 <ground_a>
    15a6:	70 93 44 21 	sts	0x2144, r23	; 0x802144 <ground_a+0x1>
    15aa:	80 93 45 21 	sts	0x2145, r24	; 0x802145 <ground_a+0x2>
    15ae:	90 93 46 21 	sts	0x2146, r25	; 0x802146 <ground_a+0x3>
    15b2:	08 95       	ret

000015b4 <main>:
    15b4:	cf 93       	push	r28
double angle = 0;			// Angle of Bonus Direction	


////////////////////////////// Functions ///////////////////////////////
int main (void)
{
    15b6:	df 93       	push	r29
    15b8:	cd b7       	in	r28, 0x3d	; 61
    15ba:	de b7       	in	r29, 0x3e	; 62
    15bc:	cc 54       	subi	r28, 0x4C	; 76
    15be:	d1 09       	sbc	r29, r1
    15c0:	cd bf       	out	0x3d, r28	; 61
    15c2:	de bf       	out	0x3e, r29	; 62
	system_init();
    15c4:	a4 df       	rcall	.-184    	; 0x150e <system_init>
	
	printf("Initialized\n");
    15c6:	8d ef       	ldi	r24, 0xFD	; 253
    15c8:	90 e2       	ldi	r25, 0x20	; 32
    15ca:	f1 d5       	rcall	.+3042   	; 0x21ae <puts>
	
	int16_t alt_array[] = {0,0,0,0,0,0,0,0,0,0};
    15cc:	be 01       	movw	r22, r28
    15ce:	6f 5f       	subi	r22, 0xFF	; 255
    15d0:	7f 4f       	sbci	r23, 0xFF	; 255
    15d2:	84 e1       	ldi	r24, 0x14	; 20
    15d4:	fb 01       	movw	r30, r22
    15d6:	11 92       	st	Z+, r1
    15d8:	8a 95       	dec	r24
    15da:	e9 f7       	brne	.-6      	; 0x15d6 <main+0x22>
	RingBuffer16_t altitudes;	// in centimeters
	rb16_init(&altitudes, alt_array, (uint16_t) 10);
    15dc:	4a e0       	ldi	r20, 0x0A	; 10
    15de:	50 e0       	ldi	r21, 0x00	; 0
    15e0:	ce 01       	movw	r24, r28
    15e2:	45 96       	adiw	r24, 0x15	; 21
    15e4:	ea db       	rcall	.-2092   	; 0xdba <rb16_init>
	
	int32_t press_array[] = {0,0,0,0,0,0,0,0,0,0};
    15e6:	be 01       	movw	r22, r28
    15e8:	63 5e       	subi	r22, 0xE3	; 227
    15ea:	7f 4f       	sbci	r23, 0xFF	; 255
    15ec:	88 e2       	ldi	r24, 0x28	; 40
    15ee:	fb 01       	movw	r30, r22
    15f0:	11 92       	st	Z+, r1
    15f2:	8a 95       	dec	r24
    15f4:	e9 f7       	brne	.-6      	; 0x15f0 <main+0x3c>
	RingBuffer32_t pressures;	// in Pascals / 10
	rb32_init(&pressures, press_array, (uint16_t) 10);
    15f6:	4a e0       	ldi	r20, 0x0A	; 10
    15f8:	50 e0       	ldi	r21, 0x00	; 0
    15fa:	ce 01       	movw	r24, r28
    15fc:	8b 5b       	subi	r24, 0xBB	; 187
    15fe:	9f 4f       	sbci	r25, 0xFF	; 255
    1600:	64 dc       	rcall	.-1848   	; 0xeca <rb32_init>
		if(timer != 0){
			rate = packets / timer;
		}
		// Prints information
		//printf("5343,%i,%i,%i,%li,%i,%i,%li,%li,%li,%i,%i,%i,%i,%i,%i,%i",time,packets,(int16_t)alt*10,(int32_t) press,(int16_t) temp*10,volt,gps_t,gps_lat,gps_long,gps_alt,gps_sats,pitch,roll,rpm,state,angle)
		sprintf(str,format,timer,packets,(int16_t)(alt),(int32_t) press,(int16_t)(temp-273.15),(int16_t)volt,(int32_t)gps_t,(int32_t)gps_lat,(int32_t)gps_long,(int16_t)gps_alt,(int16_t)gps_sats,(int16_t)pitch,(int16_t)roll,(int16_t)rpm,state,(int16_t)angle); // Data Logging Test
    1602:	0f 2e       	mov	r0, r31
    1604:	fb eb       	ldi	r31, 0xBB	; 187
    1606:	af 2e       	mov	r10, r31
    1608:	f0 e2       	ldi	r31, 0x20	; 32
    160a:	bf 2e       	mov	r11, r31
    160c:	f0 2d       	mov	r31, r0
    160e:	0f 2e       	mov	r0, r31
    1610:	fa e9       	ldi	r31, 0x9A	; 154
    1612:	cf 2e       	mov	r12, r31
    1614:	f1 e2       	ldi	r31, 0x21	; 33
    1616:	df 2e       	mov	r13, r31
    1618:	f0 2d       	mov	r31, r0
	
	char* format = "5343,%i,%i,%i,%li,%i,%i,%li,%li,%li,%i,%i,%i,%i,%i,%i,%i\n\0";
	
	while(1){
		// Check Sensors
		data_collect(&altitudes,&pressures);
    161a:	be 01       	movw	r22, r28
    161c:	6b 5b       	subi	r22, 0xBB	; 187
    161e:	7f 4f       	sbci	r23, 0xFF	; 255
    1620:	ce 01       	movw	r24, r28
    1622:	45 96       	adiw	r24, 0x15	; 21
    1624:	ef de       	rcall	.-546    	; 0x1404 <data_collect>
		
		// Checks State
		//state_check();
		
		//Gives each flight state their unique tasks
		switch(state){
    1626:	80 91 47 21 	lds	r24, 0x2147	; 0x802147 <state>
    162a:	84 30       	cpi	r24, 0x04	; 4
    162c:	10 f0       	brcs	.+4      	; 0x1632 <main+0x7e>
			case 2:
				break;
			case 3:
				break;
			default:
				state = 0;
    162e:	10 92 47 21 	sts	0x2147, r1	; 0x802147 <state>
				break;
		}	
		
		packets++;
    1632:	00 91 3f 21 	lds	r16, 0x213F	; 0x80213f <packets>
    1636:	10 91 40 21 	lds	r17, 0x2140	; 0x802140 <packets+0x1>
    163a:	0f 5f       	subi	r16, 0xFF	; 255
    163c:	1f 4f       	sbci	r17, 0xFF	; 255
    163e:	00 93 3f 21 	sts	0x213F, r16	; 0x80213f <packets>
    1642:	10 93 40 21 	sts	0x2140, r17	; 0x802140 <packets+0x1>
		if(timer != 0){
    1646:	e0 90 41 21 	lds	r14, 0x2141	; 0x802141 <timer>
    164a:	f0 90 42 21 	lds	r15, 0x2142	; 0x802142 <timer+0x1>
    164e:	e1 14       	cp	r14, r1
    1650:	f1 04       	cpc	r15, r1
			rate = packets / timer;
    1652:	39 f0       	breq	.+14     	; 0x1662 <main+0xae>
    1654:	c8 01       	movw	r24, r16
    1656:	b7 01       	movw	r22, r14
    1658:	f9 d4       	rcall	.+2546   	; 0x204c <__udivmodhi4>
    165a:	60 93 15 20 	sts	0x2015, r22	; 0x802015 <rate>
    165e:	70 93 16 20 	sts	0x2016, r23	; 0x802016 <rate+0x1>
		}
		// Prints information
		//printf("5343,%i,%i,%i,%li,%i,%i,%li,%li,%li,%i,%i,%i,%i,%i,%i,%i",time,packets,(int16_t)alt*10,(int32_t) press,(int16_t) temp*10,volt,gps_t,gps_lat,gps_long,gps_alt,gps_sats,pitch,roll,rpm,state,angle)
		sprintf(str,format,timer,packets,(int16_t)(alt),(int32_t) press,(int16_t)(temp-273.15),(int16_t)volt,(int32_t)gps_t,(int32_t)gps_lat,(int32_t)gps_long,(int16_t)gps_alt,(int16_t)gps_sats,(int16_t)pitch,(int16_t)roll,(int16_t)rpm,state,(int16_t)angle); // Data Logging Test
    1662:	60 91 0a 21 	lds	r22, 0x210A	; 0x80210a <__data_end>
    1666:	70 91 0b 21 	lds	r23, 0x210B	; 0x80210b <__data_end+0x1>
    166a:	80 91 0c 21 	lds	r24, 0x210C	; 0x80210c <__data_end+0x2>
    166e:	90 91 0d 21 	lds	r25, 0x210D	; 0x80210d <__data_end+0x3>
    1672:	2e d2       	rcall	.+1116   	; 0x1ad0 <__fixsfsi>
    1674:	7f 93       	push	r23
    1676:	6f 93       	push	r22
    1678:	80 91 47 21 	lds	r24, 0x2147	; 0x802147 <state>
    167c:	1f 92       	push	r1
    167e:	8f 93       	push	r24
    1680:	60 91 0e 21 	lds	r22, 0x210E	; 0x80210e <rpm>
    1684:	70 91 0f 21 	lds	r23, 0x210F	; 0x80210f <rpm+0x1>
    1688:	80 91 10 21 	lds	r24, 0x2110	; 0x802110 <rpm+0x2>
    168c:	90 91 11 21 	lds	r25, 0x2111	; 0x802111 <rpm+0x3>
    1690:	1f d2       	rcall	.+1086   	; 0x1ad0 <__fixsfsi>
    1692:	7f 93       	push	r23
    1694:	6f 93       	push	r22
    1696:	60 91 12 21 	lds	r22, 0x2112	; 0x802112 <roll>
    169a:	70 91 13 21 	lds	r23, 0x2113	; 0x802113 <roll+0x1>
    169e:	80 91 14 21 	lds	r24, 0x2114	; 0x802114 <roll+0x2>
    16a2:	90 91 15 21 	lds	r25, 0x2115	; 0x802115 <roll+0x3>
    16a6:	14 d2       	rcall	.+1064   	; 0x1ad0 <__fixsfsi>
    16a8:	7f 93       	push	r23
    16aa:	6f 93       	push	r22
    16ac:	60 91 16 21 	lds	r22, 0x2116	; 0x802116 <pitch>
    16b0:	70 91 17 21 	lds	r23, 0x2117	; 0x802117 <pitch+0x1>
    16b4:	80 91 18 21 	lds	r24, 0x2118	; 0x802118 <pitch+0x2>
    16b8:	90 91 19 21 	lds	r25, 0x2119	; 0x802119 <pitch+0x3>
    16bc:	09 d2       	rcall	.+1042   	; 0x1ad0 <__fixsfsi>
    16be:	7f 93       	push	r23
    16c0:	6f 93       	push	r22
    16c2:	80 91 1a 21 	lds	r24, 0x211A	; 0x80211a <gps_sats>
    16c6:	1f 92       	push	r1
    16c8:	8f 93       	push	r24
    16ca:	60 91 1b 21 	lds	r22, 0x211B	; 0x80211b <gps_alt>
    16ce:	70 91 1c 21 	lds	r23, 0x211C	; 0x80211c <gps_alt+0x1>
    16d2:	80 91 1d 21 	lds	r24, 0x211D	; 0x80211d <gps_alt+0x2>
    16d6:	90 91 1e 21 	lds	r25, 0x211E	; 0x80211e <gps_alt+0x3>
    16da:	fa d1       	rcall	.+1012   	; 0x1ad0 <__fixsfsi>
    16dc:	7f 93       	push	r23
    16de:	6f 93       	push	r22
    16e0:	60 91 1f 21 	lds	r22, 0x211F	; 0x80211f <gps_long>
    16e4:	70 91 20 21 	lds	r23, 0x2120	; 0x802120 <gps_long+0x1>
    16e8:	80 91 21 21 	lds	r24, 0x2121	; 0x802121 <gps_long+0x2>
    16ec:	90 91 22 21 	lds	r25, 0x2122	; 0x802122 <gps_long+0x3>
    16f0:	ef d1       	rcall	.+990    	; 0x1ad0 <__fixsfsi>
    16f2:	9f 93       	push	r25
    16f4:	8f 93       	push	r24
    16f6:	7f 93       	push	r23
    16f8:	6f 93       	push	r22
    16fa:	60 91 23 21 	lds	r22, 0x2123	; 0x802123 <gps_lat>
    16fe:	70 91 24 21 	lds	r23, 0x2124	; 0x802124 <gps_lat+0x1>
    1702:	80 91 25 21 	lds	r24, 0x2125	; 0x802125 <gps_lat+0x2>
    1706:	90 91 26 21 	lds	r25, 0x2126	; 0x802126 <gps_lat+0x3>
    170a:	e2 d1       	rcall	.+964    	; 0x1ad0 <__fixsfsi>
    170c:	9f 93       	push	r25
    170e:	8f 93       	push	r24
    1710:	7f 93       	push	r23
    1712:	6f 93       	push	r22
    1714:	60 91 27 21 	lds	r22, 0x2127	; 0x802127 <gps_t>
    1718:	70 91 28 21 	lds	r23, 0x2128	; 0x802128 <gps_t+0x1>
    171c:	80 91 29 21 	lds	r24, 0x2129	; 0x802129 <gps_t+0x2>
    1720:	90 91 2a 21 	lds	r25, 0x212A	; 0x80212a <gps_t+0x3>
    1724:	d5 d1       	rcall	.+938    	; 0x1ad0 <__fixsfsi>
    1726:	9f 93       	push	r25
    1728:	8f 93       	push	r24
    172a:	7f 93       	push	r23
    172c:	6f 93       	push	r22
    172e:	60 91 2f 21 	lds	r22, 0x212F	; 0x80212f <volt>
    1732:	70 91 30 21 	lds	r23, 0x2130	; 0x802130 <volt+0x1>
    1736:	80 91 31 21 	lds	r24, 0x2131	; 0x802131 <volt+0x2>
    173a:	90 91 32 21 	lds	r25, 0x2132	; 0x802132 <volt+0x3>
    173e:	c8 d1       	rcall	.+912    	; 0x1ad0 <__fixsfsi>
    1740:	7f 93       	push	r23
    1742:	6f 93       	push	r22
    1744:	23 e3       	ldi	r18, 0x33	; 51
    1746:	33 e9       	ldi	r19, 0x93	; 147
    1748:	48 e8       	ldi	r20, 0x88	; 136
    174a:	53 e4       	ldi	r21, 0x43	; 67
    174c:	60 91 37 21 	lds	r22, 0x2137	; 0x802137 <temp>
    1750:	70 91 38 21 	lds	r23, 0x2138	; 0x802138 <temp+0x1>
    1754:	80 91 39 21 	lds	r24, 0x2139	; 0x802139 <temp+0x2>
    1758:	90 91 3a 21 	lds	r25, 0x213A	; 0x80213a <temp+0x3>
    175c:	e8 d0       	rcall	.+464    	; 0x192e <__subsf3>
    175e:	b8 d1       	rcall	.+880    	; 0x1ad0 <__fixsfsi>
    1760:	7f 93       	push	r23
    1762:	6f 93       	push	r22
    1764:	60 91 3b 21 	lds	r22, 0x213B	; 0x80213b <press>
    1768:	70 91 3c 21 	lds	r23, 0x213C	; 0x80213c <press+0x1>
    176c:	80 91 3d 21 	lds	r24, 0x213D	; 0x80213d <press+0x2>
    1770:	90 91 3e 21 	lds	r25, 0x213E	; 0x80213e <press+0x3>
    1774:	ad d1       	rcall	.+858    	; 0x1ad0 <__fixsfsi>
    1776:	9f 93       	push	r25
    1778:	8f 93       	push	r24
    177a:	7f 93       	push	r23
    177c:	6f 93       	push	r22
    177e:	60 91 33 21 	lds	r22, 0x2133	; 0x802133 <alt>
    1782:	70 91 34 21 	lds	r23, 0x2134	; 0x802134 <alt+0x1>
    1786:	80 91 35 21 	lds	r24, 0x2135	; 0x802135 <alt+0x2>
    178a:	90 91 36 21 	lds	r25, 0x2136	; 0x802136 <alt+0x3>
    178e:	a0 d1       	rcall	.+832    	; 0x1ad0 <__fixsfsi>
    1790:	7f 93       	push	r23
    1792:	6f 93       	push	r22
    1794:	1f 93       	push	r17
    1796:	0f 93       	push	r16
    1798:	ff 92       	push	r15
    179a:	ef 92       	push	r14
    179c:	bf 92       	push	r11
    179e:	af 92       	push	r10
    17a0:	df 92       	push	r13
    17a2:	cf 92       	push	r12
    17a4:	34 d5       	rcall	.+2664   	; 0x220e <sprintf>
		//printf(str);
		
		
		delay_ms(500);
    17a6:	cd bf       	out	0x3d, r28	; 61
    17a8:	de bf       	out	0x3e, r29	; 62
    17aa:	6b ea       	ldi	r22, 0xAB	; 171
    17ac:	70 eb       	ldi	r23, 0xB0	; 176
    17ae:	88 e2       	ldi	r24, 0x28	; 40
    17b0:	90 e0       	ldi	r25, 0x00	; 0
    17b2:	1b dc       	rcall	.-1994   	; 0xfea <__portable_avr_delay_cycles>
    17b4:	32 cf       	rjmp	.-412    	; 0x161a <main+0x66>

000017b6 <__vector_47>:
	}
    17b6:	1f 92       	push	r1
	TCE0.CTRLA = 0x07; // divisor set to 1024
	TCE0.PER = 31249; // 1 Hz
	TCE0.INTCTRLA = TC_OVFINTLVL_LO_gc; // CCA int flag Lo level
}

ISR(TCE0_OVF_vect){
    17b8:	0f 92       	push	r0
    17ba:	0f b6       	in	r0, 0x3f	; 63
    17bc:	0f 92       	push	r0
    17be:	11 24       	eor	r1, r1
    17c0:	08 b6       	in	r0, 0x38	; 56
    17c2:	0f 92       	push	r0
    17c4:	18 be       	out	0x38, r1	; 56
    17c6:	09 b6       	in	r0, 0x39	; 57
    17c8:	0f 92       	push	r0
    17ca:	19 be       	out	0x39, r1	; 57
    17cc:	0b b6       	in	r0, 0x3b	; 59
    17ce:	0f 92       	push	r0
    17d0:	1b be       	out	0x3b, r1	; 59
    17d2:	2f 93       	push	r18
    17d4:	3f 93       	push	r19
    17d6:	4f 93       	push	r20
    17d8:	5f 93       	push	r21
    17da:	6f 93       	push	r22
    17dc:	7f 93       	push	r23
    17de:	8f 93       	push	r24
    17e0:	9f 93       	push	r25
    17e2:	af 93       	push	r26
    17e4:	bf 93       	push	r27
    17e6:	ef 93       	push	r30
    17e8:	ff 93       	push	r31
	timer++;
    17ea:	80 91 41 21 	lds	r24, 0x2141	; 0x802141 <timer>
    17ee:	90 91 42 21 	lds	r25, 0x2142	; 0x802142 <timer+0x1>
    17f2:	01 96       	adiw	r24, 0x01	; 1
    17f4:	80 93 41 21 	sts	0x2141, r24	; 0x802141 <timer>
    17f8:	90 93 42 21 	sts	0x2142, r25	; 0x802142 <timer+0x1>
	printf(str);
    17fc:	8a e9       	ldi	r24, 0x9A	; 154
    17fe:	91 e2       	ldi	r25, 0x21	; 33
    1800:	9f 93       	push	r25
    1802:	8f 93       	push	r24
    1804:	bc d4       	rcall	.+2424   	; 0x217e <printf>
	XBEE_write(str);
    1806:	8a e9       	ldi	r24, 0x9A	; 154
    1808:	91 e2       	ldi	r25, 0x21	; 33
    180a:	7a da       	rcall	.-2828   	; 0xd00 <XBEE_write>
}
    180c:	0f 90       	pop	r0
    180e:	0f 90       	pop	r0
    1810:	ff 91       	pop	r31
    1812:	ef 91       	pop	r30
    1814:	bf 91       	pop	r27
    1816:	af 91       	pop	r26
    1818:	9f 91       	pop	r25
    181a:	8f 91       	pop	r24
    181c:	7f 91       	pop	r23
    181e:	6f 91       	pop	r22
    1820:	5f 91       	pop	r21
    1822:	4f 91       	pop	r20
    1824:	3f 91       	pop	r19
    1826:	2f 91       	pop	r18
    1828:	0f 90       	pop	r0
    182a:	0b be       	out	0x3b, r0	; 59
    182c:	0f 90       	pop	r0
    182e:	09 be       	out	0x39, r0	; 57
    1830:	0f 90       	pop	r0
    1832:	08 be       	out	0x38, r0	; 56
    1834:	0f 90       	pop	r0
    1836:	0f be       	out	0x3f, r0	; 63
    1838:	0f 90       	pop	r0
    183a:	1f 90       	pop	r1
    183c:	18 95       	reti

0000183e <__vector_25>:

ISR(USARTC0_RXC_vect){
    183e:	1f 92       	push	r1
    1840:	0f 92       	push	r0
    1842:	0f b6       	in	r0, 0x3f	; 63
    1844:	0f 92       	push	r0
    1846:	11 24       	eor	r1, r1
    1848:	08 b6       	in	r0, 0x38	; 56
    184a:	0f 92       	push	r0
    184c:	18 be       	out	0x38, r1	; 56
    184e:	09 b6       	in	r0, 0x39	; 57
    1850:	0f 92       	push	r0
    1852:	19 be       	out	0x39, r1	; 57
    1854:	0b b6       	in	r0, 0x3b	; 59
    1856:	0f 92       	push	r0
    1858:	1b be       	out	0x3b, r1	; 59
    185a:	2f 93       	push	r18
    185c:	3f 93       	push	r19
    185e:	4f 93       	push	r20
    1860:	5f 93       	push	r21
    1862:	6f 93       	push	r22
    1864:	7f 93       	push	r23
    1866:	8f 93       	push	r24
    1868:	9f 93       	push	r25
    186a:	af 93       	push	r26
    186c:	bf 93       	push	r27
    186e:	ef 93       	push	r30
    1870:	ff 93       	push	r31
	uint8_t c = usart_getchar(XBEE_TERMINAL_SERIAL);
    1872:	80 ea       	ldi	r24, 0xA0	; 160
    1874:	98 e0       	ldi	r25, 0x08	; 8
    1876:	0e 94 81 03 	call	0x702	; 0x702 <usart_getchar>
	printf("%c", c);
    187a:	90 e0       	ldi	r25, 0x00	; 0
    187c:	93 d4       	rcall	.+2342   	; 0x21a4 <putchar>
		case SEND_GPS_LOCATION:
			printf("SEND_GPS_LOCATION\n");
			break;
	}
	*/
}
    187e:	ff 91       	pop	r31
    1880:	ef 91       	pop	r30
    1882:	bf 91       	pop	r27
    1884:	af 91       	pop	r26
    1886:	9f 91       	pop	r25
    1888:	8f 91       	pop	r24
    188a:	7f 91       	pop	r23
    188c:	6f 91       	pop	r22
    188e:	5f 91       	pop	r21
    1890:	4f 91       	pop	r20
    1892:	3f 91       	pop	r19
    1894:	2f 91       	pop	r18
    1896:	0f 90       	pop	r0
    1898:	0b be       	out	0x3b, r0	; 59
    189a:	0f 90       	pop	r0
    189c:	09 be       	out	0x39, r0	; 57
    189e:	0f 90       	pop	r0
    18a0:	08 be       	out	0x38, r0	; 56
    18a2:	0f 90       	pop	r0
    18a4:	0f be       	out	0x3f, r0	; 63
    18a6:	0f 90       	pop	r0
    18a8:	1f 90       	pop	r1
    18aa:	18 95       	reti

000018ac <__vector_91>:


ISR(USARTD1_RXC_vect){
    18ac:	1f 92       	push	r1
    18ae:	0f 92       	push	r0
    18b0:	0f b6       	in	r0, 0x3f	; 63
    18b2:	0f 92       	push	r0
    18b4:	11 24       	eor	r1, r1
    18b6:	08 b6       	in	r0, 0x38	; 56
    18b8:	0f 92       	push	r0
    18ba:	18 be       	out	0x38, r1	; 56
    18bc:	09 b6       	in	r0, 0x39	; 57
    18be:	0f 92       	push	r0
    18c0:	19 be       	out	0x39, r1	; 57
    18c2:	0b b6       	in	r0, 0x3b	; 59
    18c4:	0f 92       	push	r0
    18c6:	1b be       	out	0x3b, r1	; 59
    18c8:	2f 93       	push	r18
    18ca:	3f 93       	push	r19
    18cc:	4f 93       	push	r20
    18ce:	5f 93       	push	r21
    18d0:	6f 93       	push	r22
    18d2:	7f 93       	push	r23
    18d4:	8f 93       	push	r24
    18d6:	9f 93       	push	r25
    18d8:	af 93       	push	r26
    18da:	bf 93       	push	r27
    18dc:	cf 93       	push	r28
    18de:	ef 93       	push	r30
    18e0:	ff 93       	push	r31
	uint8_t c = usart_getchar(GPS_TERMINAL_SERIAL);
    18e2:	80 eb       	ldi	r24, 0xB0	; 176
    18e4:	99 e0       	ldi	r25, 0x09	; 9
    18e6:	0e 94 81 03 	call	0x702	; 0x702 <usart_getchar>
    18ea:	c8 2f       	mov	r28, r24
	printf("%c", c);
    18ec:	90 e0       	ldi	r25, 0x00	; 0
    18ee:	5a d4       	rcall	.+2228   	; 0x21a4 <putchar>
	
	if(c == (uint8_t) '$'){
    18f0:	c4 32       	cpi	r28, 0x24	; 36
    18f2:	29 f4       	brne	.+10     	; 0x18fe <__vector_91+0x52>
		writing = 1;
    18f4:	81 e0       	ldi	r24, 0x01	; 1
    18f6:	80 93 99 21 	sts	0x2199, r24	; 0x802199 <writing>
		pos = 0;
    18fa:	10 92 98 21 	sts	0x2198, r1	; 0x802198 <pos>
	}
}
    18fe:	ff 91       	pop	r31
    1900:	ef 91       	pop	r30
    1902:	cf 91       	pop	r28
    1904:	bf 91       	pop	r27
    1906:	af 91       	pop	r26
    1908:	9f 91       	pop	r25
    190a:	8f 91       	pop	r24
    190c:	7f 91       	pop	r23
    190e:	6f 91       	pop	r22
    1910:	5f 91       	pop	r21
    1912:	4f 91       	pop	r20
    1914:	3f 91       	pop	r19
    1916:	2f 91       	pop	r18
    1918:	0f 90       	pop	r0
    191a:	0b be       	out	0x3b, r0	; 59
    191c:	0f 90       	pop	r0
    191e:	09 be       	out	0x39, r0	; 57
    1920:	0f 90       	pop	r0
    1922:	08 be       	out	0x38, r0	; 56
    1924:	0f 90       	pop	r0
    1926:	0f be       	out	0x3f, r0	; 63
    1928:	0f 90       	pop	r0
    192a:	1f 90       	pop	r1
    192c:	18 95       	reti

0000192e <__subsf3>:
    192e:	50 58       	subi	r21, 0x80	; 128

00001930 <__addsf3>:
    1930:	bb 27       	eor	r27, r27
    1932:	aa 27       	eor	r26, r26
    1934:	0e d0       	rcall	.+28     	; 0x1952 <__addsf3x>
    1936:	75 c1       	rjmp	.+746    	; 0x1c22 <__fp_round>
    1938:	66 d1       	rcall	.+716    	; 0x1c06 <__fp_pscA>
    193a:	30 f0       	brcs	.+12     	; 0x1948 <__addsf3+0x18>
    193c:	6b d1       	rcall	.+726    	; 0x1c14 <__fp_pscB>
    193e:	20 f0       	brcs	.+8      	; 0x1948 <__addsf3+0x18>
    1940:	31 f4       	brne	.+12     	; 0x194e <__addsf3+0x1e>
    1942:	9f 3f       	cpi	r25, 0xFF	; 255
    1944:	11 f4       	brne	.+4      	; 0x194a <__addsf3+0x1a>
    1946:	1e f4       	brtc	.+6      	; 0x194e <__addsf3+0x1e>
    1948:	5b c1       	rjmp	.+694    	; 0x1c00 <__fp_nan>
    194a:	0e f4       	brtc	.+2      	; 0x194e <__addsf3+0x1e>
    194c:	e0 95       	com	r30
    194e:	e7 fb       	bst	r30, 7
    1950:	51 c1       	rjmp	.+674    	; 0x1bf4 <__fp_inf>

00001952 <__addsf3x>:
    1952:	e9 2f       	mov	r30, r25
    1954:	77 d1       	rcall	.+750    	; 0x1c44 <__fp_split3>
    1956:	80 f3       	brcs	.-32     	; 0x1938 <__addsf3+0x8>
    1958:	ba 17       	cp	r27, r26
    195a:	62 07       	cpc	r22, r18
    195c:	73 07       	cpc	r23, r19
    195e:	84 07       	cpc	r24, r20
    1960:	95 07       	cpc	r25, r21
    1962:	18 f0       	brcs	.+6      	; 0x196a <__addsf3x+0x18>
    1964:	71 f4       	brne	.+28     	; 0x1982 <__addsf3x+0x30>
    1966:	9e f5       	brtc	.+102    	; 0x19ce <__addsf3x+0x7c>
    1968:	8f c1       	rjmp	.+798    	; 0x1c88 <__fp_zero>
    196a:	0e f4       	brtc	.+2      	; 0x196e <__addsf3x+0x1c>
    196c:	e0 95       	com	r30
    196e:	0b 2e       	mov	r0, r27
    1970:	ba 2f       	mov	r27, r26
    1972:	a0 2d       	mov	r26, r0
    1974:	0b 01       	movw	r0, r22
    1976:	b9 01       	movw	r22, r18
    1978:	90 01       	movw	r18, r0
    197a:	0c 01       	movw	r0, r24
    197c:	ca 01       	movw	r24, r20
    197e:	a0 01       	movw	r20, r0
    1980:	11 24       	eor	r1, r1
    1982:	ff 27       	eor	r31, r31
    1984:	59 1b       	sub	r21, r25
    1986:	99 f0       	breq	.+38     	; 0x19ae <__addsf3x+0x5c>
    1988:	59 3f       	cpi	r21, 0xF9	; 249
    198a:	50 f4       	brcc	.+20     	; 0x19a0 <__addsf3x+0x4e>
    198c:	50 3e       	cpi	r21, 0xE0	; 224
    198e:	68 f1       	brcs	.+90     	; 0x19ea <__addsf3x+0x98>
    1990:	1a 16       	cp	r1, r26
    1992:	f0 40       	sbci	r31, 0x00	; 0
    1994:	a2 2f       	mov	r26, r18
    1996:	23 2f       	mov	r18, r19
    1998:	34 2f       	mov	r19, r20
    199a:	44 27       	eor	r20, r20
    199c:	58 5f       	subi	r21, 0xF8	; 248
    199e:	f3 cf       	rjmp	.-26     	; 0x1986 <__addsf3x+0x34>
    19a0:	46 95       	lsr	r20
    19a2:	37 95       	ror	r19
    19a4:	27 95       	ror	r18
    19a6:	a7 95       	ror	r26
    19a8:	f0 40       	sbci	r31, 0x00	; 0
    19aa:	53 95       	inc	r21
    19ac:	c9 f7       	brne	.-14     	; 0x19a0 <__addsf3x+0x4e>
    19ae:	7e f4       	brtc	.+30     	; 0x19ce <__addsf3x+0x7c>
    19b0:	1f 16       	cp	r1, r31
    19b2:	ba 0b       	sbc	r27, r26
    19b4:	62 0b       	sbc	r22, r18
    19b6:	73 0b       	sbc	r23, r19
    19b8:	84 0b       	sbc	r24, r20
    19ba:	ba f0       	brmi	.+46     	; 0x19ea <__addsf3x+0x98>
    19bc:	91 50       	subi	r25, 0x01	; 1
    19be:	a1 f0       	breq	.+40     	; 0x19e8 <__addsf3x+0x96>
    19c0:	ff 0f       	add	r31, r31
    19c2:	bb 1f       	adc	r27, r27
    19c4:	66 1f       	adc	r22, r22
    19c6:	77 1f       	adc	r23, r23
    19c8:	88 1f       	adc	r24, r24
    19ca:	c2 f7       	brpl	.-16     	; 0x19bc <__addsf3x+0x6a>
    19cc:	0e c0       	rjmp	.+28     	; 0x19ea <__addsf3x+0x98>
    19ce:	ba 0f       	add	r27, r26
    19d0:	62 1f       	adc	r22, r18
    19d2:	73 1f       	adc	r23, r19
    19d4:	84 1f       	adc	r24, r20
    19d6:	48 f4       	brcc	.+18     	; 0x19ea <__addsf3x+0x98>
    19d8:	87 95       	ror	r24
    19da:	77 95       	ror	r23
    19dc:	67 95       	ror	r22
    19de:	b7 95       	ror	r27
    19e0:	f7 95       	ror	r31
    19e2:	9e 3f       	cpi	r25, 0xFE	; 254
    19e4:	08 f0       	brcs	.+2      	; 0x19e8 <__addsf3x+0x96>
    19e6:	b3 cf       	rjmp	.-154    	; 0x194e <__addsf3+0x1e>
    19e8:	93 95       	inc	r25
    19ea:	88 0f       	add	r24, r24
    19ec:	08 f0       	brcs	.+2      	; 0x19f0 <__addsf3x+0x9e>
    19ee:	99 27       	eor	r25, r25
    19f0:	ee 0f       	add	r30, r30
    19f2:	97 95       	ror	r25
    19f4:	87 95       	ror	r24
    19f6:	08 95       	ret

000019f8 <__cmpsf2>:
    19f8:	d9 d0       	rcall	.+434    	; 0x1bac <__fp_cmp>
    19fa:	08 f4       	brcc	.+2      	; 0x19fe <__cmpsf2+0x6>
    19fc:	81 e0       	ldi	r24, 0x01	; 1
    19fe:	08 95       	ret

00001a00 <__divsf3>:
    1a00:	0c d0       	rcall	.+24     	; 0x1a1a <__divsf3x>
    1a02:	0f c1       	rjmp	.+542    	; 0x1c22 <__fp_round>
    1a04:	07 d1       	rcall	.+526    	; 0x1c14 <__fp_pscB>
    1a06:	40 f0       	brcs	.+16     	; 0x1a18 <__divsf3+0x18>
    1a08:	fe d0       	rcall	.+508    	; 0x1c06 <__fp_pscA>
    1a0a:	30 f0       	brcs	.+12     	; 0x1a18 <__divsf3+0x18>
    1a0c:	21 f4       	brne	.+8      	; 0x1a16 <__divsf3+0x16>
    1a0e:	5f 3f       	cpi	r21, 0xFF	; 255
    1a10:	19 f0       	breq	.+6      	; 0x1a18 <__divsf3+0x18>
    1a12:	f0 c0       	rjmp	.+480    	; 0x1bf4 <__fp_inf>
    1a14:	51 11       	cpse	r21, r1
    1a16:	39 c1       	rjmp	.+626    	; 0x1c8a <__fp_szero>
    1a18:	f3 c0       	rjmp	.+486    	; 0x1c00 <__fp_nan>

00001a1a <__divsf3x>:
    1a1a:	14 d1       	rcall	.+552    	; 0x1c44 <__fp_split3>
    1a1c:	98 f3       	brcs	.-26     	; 0x1a04 <__divsf3+0x4>

00001a1e <__divsf3_pse>:
    1a1e:	99 23       	and	r25, r25
    1a20:	c9 f3       	breq	.-14     	; 0x1a14 <__divsf3+0x14>
    1a22:	55 23       	and	r21, r21
    1a24:	b1 f3       	breq	.-20     	; 0x1a12 <__divsf3+0x12>
    1a26:	95 1b       	sub	r25, r21
    1a28:	55 0b       	sbc	r21, r21
    1a2a:	bb 27       	eor	r27, r27
    1a2c:	aa 27       	eor	r26, r26
    1a2e:	62 17       	cp	r22, r18
    1a30:	73 07       	cpc	r23, r19
    1a32:	84 07       	cpc	r24, r20
    1a34:	38 f0       	brcs	.+14     	; 0x1a44 <__divsf3_pse+0x26>
    1a36:	9f 5f       	subi	r25, 0xFF	; 255
    1a38:	5f 4f       	sbci	r21, 0xFF	; 255
    1a3a:	22 0f       	add	r18, r18
    1a3c:	33 1f       	adc	r19, r19
    1a3e:	44 1f       	adc	r20, r20
    1a40:	aa 1f       	adc	r26, r26
    1a42:	a9 f3       	breq	.-22     	; 0x1a2e <__divsf3_pse+0x10>
    1a44:	33 d0       	rcall	.+102    	; 0x1aac <__divsf3_pse+0x8e>
    1a46:	0e 2e       	mov	r0, r30
    1a48:	3a f0       	brmi	.+14     	; 0x1a58 <__divsf3_pse+0x3a>
    1a4a:	e0 e8       	ldi	r30, 0x80	; 128
    1a4c:	30 d0       	rcall	.+96     	; 0x1aae <__divsf3_pse+0x90>
    1a4e:	91 50       	subi	r25, 0x01	; 1
    1a50:	50 40       	sbci	r21, 0x00	; 0
    1a52:	e6 95       	lsr	r30
    1a54:	00 1c       	adc	r0, r0
    1a56:	ca f7       	brpl	.-14     	; 0x1a4a <__divsf3_pse+0x2c>
    1a58:	29 d0       	rcall	.+82     	; 0x1aac <__divsf3_pse+0x8e>
    1a5a:	fe 2f       	mov	r31, r30
    1a5c:	27 d0       	rcall	.+78     	; 0x1aac <__divsf3_pse+0x8e>
    1a5e:	66 0f       	add	r22, r22
    1a60:	77 1f       	adc	r23, r23
    1a62:	88 1f       	adc	r24, r24
    1a64:	bb 1f       	adc	r27, r27
    1a66:	26 17       	cp	r18, r22
    1a68:	37 07       	cpc	r19, r23
    1a6a:	48 07       	cpc	r20, r24
    1a6c:	ab 07       	cpc	r26, r27
    1a6e:	b0 e8       	ldi	r27, 0x80	; 128
    1a70:	09 f0       	breq	.+2      	; 0x1a74 <__divsf3_pse+0x56>
    1a72:	bb 0b       	sbc	r27, r27
    1a74:	80 2d       	mov	r24, r0
    1a76:	bf 01       	movw	r22, r30
    1a78:	ff 27       	eor	r31, r31
    1a7a:	93 58       	subi	r25, 0x83	; 131
    1a7c:	5f 4f       	sbci	r21, 0xFF	; 255
    1a7e:	2a f0       	brmi	.+10     	; 0x1a8a <__divsf3_pse+0x6c>
    1a80:	9e 3f       	cpi	r25, 0xFE	; 254
    1a82:	51 05       	cpc	r21, r1
    1a84:	68 f0       	brcs	.+26     	; 0x1aa0 <__divsf3_pse+0x82>
    1a86:	b6 c0       	rjmp	.+364    	; 0x1bf4 <__fp_inf>
    1a88:	00 c1       	rjmp	.+512    	; 0x1c8a <__fp_szero>
    1a8a:	5f 3f       	cpi	r21, 0xFF	; 255
    1a8c:	ec f3       	brlt	.-6      	; 0x1a88 <__divsf3_pse+0x6a>
    1a8e:	98 3e       	cpi	r25, 0xE8	; 232
    1a90:	dc f3       	brlt	.-10     	; 0x1a88 <__divsf3_pse+0x6a>
    1a92:	86 95       	lsr	r24
    1a94:	77 95       	ror	r23
    1a96:	67 95       	ror	r22
    1a98:	b7 95       	ror	r27
    1a9a:	f7 95       	ror	r31
    1a9c:	9f 5f       	subi	r25, 0xFF	; 255
    1a9e:	c9 f7       	brne	.-14     	; 0x1a92 <__divsf3_pse+0x74>
    1aa0:	88 0f       	add	r24, r24
    1aa2:	91 1d       	adc	r25, r1
    1aa4:	96 95       	lsr	r25
    1aa6:	87 95       	ror	r24
    1aa8:	97 f9       	bld	r25, 7
    1aaa:	08 95       	ret
    1aac:	e1 e0       	ldi	r30, 0x01	; 1
    1aae:	66 0f       	add	r22, r22
    1ab0:	77 1f       	adc	r23, r23
    1ab2:	88 1f       	adc	r24, r24
    1ab4:	bb 1f       	adc	r27, r27
    1ab6:	62 17       	cp	r22, r18
    1ab8:	73 07       	cpc	r23, r19
    1aba:	84 07       	cpc	r24, r20
    1abc:	ba 07       	cpc	r27, r26
    1abe:	20 f0       	brcs	.+8      	; 0x1ac8 <__divsf3_pse+0xaa>
    1ac0:	62 1b       	sub	r22, r18
    1ac2:	73 0b       	sbc	r23, r19
    1ac4:	84 0b       	sbc	r24, r20
    1ac6:	ba 0b       	sbc	r27, r26
    1ac8:	ee 1f       	adc	r30, r30
    1aca:	88 f7       	brcc	.-30     	; 0x1aae <__divsf3_pse+0x90>
    1acc:	e0 95       	com	r30
    1ace:	08 95       	ret

00001ad0 <__fixsfsi>:
    1ad0:	04 d0       	rcall	.+8      	; 0x1ada <__fixunssfsi>
    1ad2:	68 94       	set
    1ad4:	b1 11       	cpse	r27, r1
    1ad6:	d9 c0       	rjmp	.+434    	; 0x1c8a <__fp_szero>
    1ad8:	08 95       	ret

00001ada <__fixunssfsi>:
    1ada:	bc d0       	rcall	.+376    	; 0x1c54 <__fp_splitA>
    1adc:	88 f0       	brcs	.+34     	; 0x1b00 <__fixunssfsi+0x26>
    1ade:	9f 57       	subi	r25, 0x7F	; 127
    1ae0:	90 f0       	brcs	.+36     	; 0x1b06 <__fixunssfsi+0x2c>
    1ae2:	b9 2f       	mov	r27, r25
    1ae4:	99 27       	eor	r25, r25
    1ae6:	b7 51       	subi	r27, 0x17	; 23
    1ae8:	a0 f0       	brcs	.+40     	; 0x1b12 <__fixunssfsi+0x38>
    1aea:	d1 f0       	breq	.+52     	; 0x1b20 <__fixunssfsi+0x46>
    1aec:	66 0f       	add	r22, r22
    1aee:	77 1f       	adc	r23, r23
    1af0:	88 1f       	adc	r24, r24
    1af2:	99 1f       	adc	r25, r25
    1af4:	1a f0       	brmi	.+6      	; 0x1afc <__fixunssfsi+0x22>
    1af6:	ba 95       	dec	r27
    1af8:	c9 f7       	brne	.-14     	; 0x1aec <__fixunssfsi+0x12>
    1afa:	12 c0       	rjmp	.+36     	; 0x1b20 <__fixunssfsi+0x46>
    1afc:	b1 30       	cpi	r27, 0x01	; 1
    1afe:	81 f0       	breq	.+32     	; 0x1b20 <__fixunssfsi+0x46>
    1b00:	c3 d0       	rcall	.+390    	; 0x1c88 <__fp_zero>
    1b02:	b1 e0       	ldi	r27, 0x01	; 1
    1b04:	08 95       	ret
    1b06:	c0 c0       	rjmp	.+384    	; 0x1c88 <__fp_zero>
    1b08:	67 2f       	mov	r22, r23
    1b0a:	78 2f       	mov	r23, r24
    1b0c:	88 27       	eor	r24, r24
    1b0e:	b8 5f       	subi	r27, 0xF8	; 248
    1b10:	39 f0       	breq	.+14     	; 0x1b20 <__fixunssfsi+0x46>
    1b12:	b9 3f       	cpi	r27, 0xF9	; 249
    1b14:	cc f3       	brlt	.-14     	; 0x1b08 <__fixunssfsi+0x2e>
    1b16:	86 95       	lsr	r24
    1b18:	77 95       	ror	r23
    1b1a:	67 95       	ror	r22
    1b1c:	b3 95       	inc	r27
    1b1e:	d9 f7       	brne	.-10     	; 0x1b16 <__fixunssfsi+0x3c>
    1b20:	3e f4       	brtc	.+14     	; 0x1b30 <__fixunssfsi+0x56>
    1b22:	90 95       	com	r25
    1b24:	80 95       	com	r24
    1b26:	70 95       	com	r23
    1b28:	61 95       	neg	r22
    1b2a:	7f 4f       	sbci	r23, 0xFF	; 255
    1b2c:	8f 4f       	sbci	r24, 0xFF	; 255
    1b2e:	9f 4f       	sbci	r25, 0xFF	; 255
    1b30:	08 95       	ret

00001b32 <__floatunsisf>:
    1b32:	e8 94       	clt
    1b34:	09 c0       	rjmp	.+18     	; 0x1b48 <__floatsisf+0x12>

00001b36 <__floatsisf>:
    1b36:	97 fb       	bst	r25, 7
    1b38:	3e f4       	brtc	.+14     	; 0x1b48 <__floatsisf+0x12>
    1b3a:	90 95       	com	r25
    1b3c:	80 95       	com	r24
    1b3e:	70 95       	com	r23
    1b40:	61 95       	neg	r22
    1b42:	7f 4f       	sbci	r23, 0xFF	; 255
    1b44:	8f 4f       	sbci	r24, 0xFF	; 255
    1b46:	9f 4f       	sbci	r25, 0xFF	; 255
    1b48:	99 23       	and	r25, r25
    1b4a:	a9 f0       	breq	.+42     	; 0x1b76 <__floatsisf+0x40>
    1b4c:	f9 2f       	mov	r31, r25
    1b4e:	96 e9       	ldi	r25, 0x96	; 150
    1b50:	bb 27       	eor	r27, r27
    1b52:	93 95       	inc	r25
    1b54:	f6 95       	lsr	r31
    1b56:	87 95       	ror	r24
    1b58:	77 95       	ror	r23
    1b5a:	67 95       	ror	r22
    1b5c:	b7 95       	ror	r27
    1b5e:	f1 11       	cpse	r31, r1
    1b60:	f8 cf       	rjmp	.-16     	; 0x1b52 <__floatsisf+0x1c>
    1b62:	fa f4       	brpl	.+62     	; 0x1ba2 <__floatsisf+0x6c>
    1b64:	bb 0f       	add	r27, r27
    1b66:	11 f4       	brne	.+4      	; 0x1b6c <__floatsisf+0x36>
    1b68:	60 ff       	sbrs	r22, 0
    1b6a:	1b c0       	rjmp	.+54     	; 0x1ba2 <__floatsisf+0x6c>
    1b6c:	6f 5f       	subi	r22, 0xFF	; 255
    1b6e:	7f 4f       	sbci	r23, 0xFF	; 255
    1b70:	8f 4f       	sbci	r24, 0xFF	; 255
    1b72:	9f 4f       	sbci	r25, 0xFF	; 255
    1b74:	16 c0       	rjmp	.+44     	; 0x1ba2 <__floatsisf+0x6c>
    1b76:	88 23       	and	r24, r24
    1b78:	11 f0       	breq	.+4      	; 0x1b7e <__floatsisf+0x48>
    1b7a:	96 e9       	ldi	r25, 0x96	; 150
    1b7c:	11 c0       	rjmp	.+34     	; 0x1ba0 <__floatsisf+0x6a>
    1b7e:	77 23       	and	r23, r23
    1b80:	21 f0       	breq	.+8      	; 0x1b8a <__floatsisf+0x54>
    1b82:	9e e8       	ldi	r25, 0x8E	; 142
    1b84:	87 2f       	mov	r24, r23
    1b86:	76 2f       	mov	r23, r22
    1b88:	05 c0       	rjmp	.+10     	; 0x1b94 <__floatsisf+0x5e>
    1b8a:	66 23       	and	r22, r22
    1b8c:	71 f0       	breq	.+28     	; 0x1baa <__floatsisf+0x74>
    1b8e:	96 e8       	ldi	r25, 0x86	; 134
    1b90:	86 2f       	mov	r24, r22
    1b92:	70 e0       	ldi	r23, 0x00	; 0
    1b94:	60 e0       	ldi	r22, 0x00	; 0
    1b96:	2a f0       	brmi	.+10     	; 0x1ba2 <__floatsisf+0x6c>
    1b98:	9a 95       	dec	r25
    1b9a:	66 0f       	add	r22, r22
    1b9c:	77 1f       	adc	r23, r23
    1b9e:	88 1f       	adc	r24, r24
    1ba0:	da f7       	brpl	.-10     	; 0x1b98 <__floatsisf+0x62>
    1ba2:	88 0f       	add	r24, r24
    1ba4:	96 95       	lsr	r25
    1ba6:	87 95       	ror	r24
    1ba8:	97 f9       	bld	r25, 7
    1baa:	08 95       	ret

00001bac <__fp_cmp>:
    1bac:	99 0f       	add	r25, r25
    1bae:	00 08       	sbc	r0, r0
    1bb0:	55 0f       	add	r21, r21
    1bb2:	aa 0b       	sbc	r26, r26
    1bb4:	e0 e8       	ldi	r30, 0x80	; 128
    1bb6:	fe ef       	ldi	r31, 0xFE	; 254
    1bb8:	16 16       	cp	r1, r22
    1bba:	17 06       	cpc	r1, r23
    1bbc:	e8 07       	cpc	r30, r24
    1bbe:	f9 07       	cpc	r31, r25
    1bc0:	c0 f0       	brcs	.+48     	; 0x1bf2 <__fp_cmp+0x46>
    1bc2:	12 16       	cp	r1, r18
    1bc4:	13 06       	cpc	r1, r19
    1bc6:	e4 07       	cpc	r30, r20
    1bc8:	f5 07       	cpc	r31, r21
    1bca:	98 f0       	brcs	.+38     	; 0x1bf2 <__fp_cmp+0x46>
    1bcc:	62 1b       	sub	r22, r18
    1bce:	73 0b       	sbc	r23, r19
    1bd0:	84 0b       	sbc	r24, r20
    1bd2:	95 0b       	sbc	r25, r21
    1bd4:	39 f4       	brne	.+14     	; 0x1be4 <__fp_cmp+0x38>
    1bd6:	0a 26       	eor	r0, r26
    1bd8:	61 f0       	breq	.+24     	; 0x1bf2 <__fp_cmp+0x46>
    1bda:	23 2b       	or	r18, r19
    1bdc:	24 2b       	or	r18, r20
    1bde:	25 2b       	or	r18, r21
    1be0:	21 f4       	brne	.+8      	; 0x1bea <__fp_cmp+0x3e>
    1be2:	08 95       	ret
    1be4:	0a 26       	eor	r0, r26
    1be6:	09 f4       	brne	.+2      	; 0x1bea <__fp_cmp+0x3e>
    1be8:	a1 40       	sbci	r26, 0x01	; 1
    1bea:	a6 95       	lsr	r26
    1bec:	8f ef       	ldi	r24, 0xFF	; 255
    1bee:	81 1d       	adc	r24, r1
    1bf0:	81 1d       	adc	r24, r1
    1bf2:	08 95       	ret

00001bf4 <__fp_inf>:
    1bf4:	97 f9       	bld	r25, 7
    1bf6:	9f 67       	ori	r25, 0x7F	; 127
    1bf8:	80 e8       	ldi	r24, 0x80	; 128
    1bfa:	70 e0       	ldi	r23, 0x00	; 0
    1bfc:	60 e0       	ldi	r22, 0x00	; 0
    1bfe:	08 95       	ret

00001c00 <__fp_nan>:
    1c00:	9f ef       	ldi	r25, 0xFF	; 255
    1c02:	80 ec       	ldi	r24, 0xC0	; 192
    1c04:	08 95       	ret

00001c06 <__fp_pscA>:
    1c06:	00 24       	eor	r0, r0
    1c08:	0a 94       	dec	r0
    1c0a:	16 16       	cp	r1, r22
    1c0c:	17 06       	cpc	r1, r23
    1c0e:	18 06       	cpc	r1, r24
    1c10:	09 06       	cpc	r0, r25
    1c12:	08 95       	ret

00001c14 <__fp_pscB>:
    1c14:	00 24       	eor	r0, r0
    1c16:	0a 94       	dec	r0
    1c18:	12 16       	cp	r1, r18
    1c1a:	13 06       	cpc	r1, r19
    1c1c:	14 06       	cpc	r1, r20
    1c1e:	05 06       	cpc	r0, r21
    1c20:	08 95       	ret

00001c22 <__fp_round>:
    1c22:	09 2e       	mov	r0, r25
    1c24:	03 94       	inc	r0
    1c26:	00 0c       	add	r0, r0
    1c28:	11 f4       	brne	.+4      	; 0x1c2e <__fp_round+0xc>
    1c2a:	88 23       	and	r24, r24
    1c2c:	52 f0       	brmi	.+20     	; 0x1c42 <__fp_round+0x20>
    1c2e:	bb 0f       	add	r27, r27
    1c30:	40 f4       	brcc	.+16     	; 0x1c42 <__fp_round+0x20>
    1c32:	bf 2b       	or	r27, r31
    1c34:	11 f4       	brne	.+4      	; 0x1c3a <__fp_round+0x18>
    1c36:	60 ff       	sbrs	r22, 0
    1c38:	04 c0       	rjmp	.+8      	; 0x1c42 <__fp_round+0x20>
    1c3a:	6f 5f       	subi	r22, 0xFF	; 255
    1c3c:	7f 4f       	sbci	r23, 0xFF	; 255
    1c3e:	8f 4f       	sbci	r24, 0xFF	; 255
    1c40:	9f 4f       	sbci	r25, 0xFF	; 255
    1c42:	08 95       	ret

00001c44 <__fp_split3>:
    1c44:	57 fd       	sbrc	r21, 7
    1c46:	90 58       	subi	r25, 0x80	; 128
    1c48:	44 0f       	add	r20, r20
    1c4a:	55 1f       	adc	r21, r21
    1c4c:	59 f0       	breq	.+22     	; 0x1c64 <__fp_splitA+0x10>
    1c4e:	5f 3f       	cpi	r21, 0xFF	; 255
    1c50:	71 f0       	breq	.+28     	; 0x1c6e <__fp_splitA+0x1a>
    1c52:	47 95       	ror	r20

00001c54 <__fp_splitA>:
    1c54:	88 0f       	add	r24, r24
    1c56:	97 fb       	bst	r25, 7
    1c58:	99 1f       	adc	r25, r25
    1c5a:	61 f0       	breq	.+24     	; 0x1c74 <__fp_splitA+0x20>
    1c5c:	9f 3f       	cpi	r25, 0xFF	; 255
    1c5e:	79 f0       	breq	.+30     	; 0x1c7e <__fp_splitA+0x2a>
    1c60:	87 95       	ror	r24
    1c62:	08 95       	ret
    1c64:	12 16       	cp	r1, r18
    1c66:	13 06       	cpc	r1, r19
    1c68:	14 06       	cpc	r1, r20
    1c6a:	55 1f       	adc	r21, r21
    1c6c:	f2 cf       	rjmp	.-28     	; 0x1c52 <__fp_split3+0xe>
    1c6e:	46 95       	lsr	r20
    1c70:	f1 df       	rcall	.-30     	; 0x1c54 <__fp_splitA>
    1c72:	08 c0       	rjmp	.+16     	; 0x1c84 <__fp_splitA+0x30>
    1c74:	16 16       	cp	r1, r22
    1c76:	17 06       	cpc	r1, r23
    1c78:	18 06       	cpc	r1, r24
    1c7a:	99 1f       	adc	r25, r25
    1c7c:	f1 cf       	rjmp	.-30     	; 0x1c60 <__fp_splitA+0xc>
    1c7e:	86 95       	lsr	r24
    1c80:	71 05       	cpc	r23, r1
    1c82:	61 05       	cpc	r22, r1
    1c84:	08 94       	sec
    1c86:	08 95       	ret

00001c88 <__fp_zero>:
    1c88:	e8 94       	clt

00001c8a <__fp_szero>:
    1c8a:	bb 27       	eor	r27, r27
    1c8c:	66 27       	eor	r22, r22
    1c8e:	77 27       	eor	r23, r23
    1c90:	cb 01       	movw	r24, r22
    1c92:	97 f9       	bld	r25, 7
    1c94:	08 95       	ret

00001c96 <__gesf2>:
    1c96:	8a df       	rcall	.-236    	; 0x1bac <__fp_cmp>
    1c98:	08 f4       	brcc	.+2      	; 0x1c9c <__gesf2+0x6>
    1c9a:	8f ef       	ldi	r24, 0xFF	; 255
    1c9c:	08 95       	ret

00001c9e <__mulsf3>:
    1c9e:	0b d0       	rcall	.+22     	; 0x1cb6 <__mulsf3x>
    1ca0:	c0 cf       	rjmp	.-128    	; 0x1c22 <__fp_round>
    1ca2:	b1 df       	rcall	.-158    	; 0x1c06 <__fp_pscA>
    1ca4:	28 f0       	brcs	.+10     	; 0x1cb0 <__mulsf3+0x12>
    1ca6:	b6 df       	rcall	.-148    	; 0x1c14 <__fp_pscB>
    1ca8:	18 f0       	brcs	.+6      	; 0x1cb0 <__mulsf3+0x12>
    1caa:	95 23       	and	r25, r21
    1cac:	09 f0       	breq	.+2      	; 0x1cb0 <__mulsf3+0x12>
    1cae:	a2 cf       	rjmp	.-188    	; 0x1bf4 <__fp_inf>
    1cb0:	a7 cf       	rjmp	.-178    	; 0x1c00 <__fp_nan>
    1cb2:	11 24       	eor	r1, r1
    1cb4:	ea cf       	rjmp	.-44     	; 0x1c8a <__fp_szero>

00001cb6 <__mulsf3x>:
    1cb6:	c6 df       	rcall	.-116    	; 0x1c44 <__fp_split3>
    1cb8:	a0 f3       	brcs	.-24     	; 0x1ca2 <__mulsf3+0x4>

00001cba <__mulsf3_pse>:
    1cba:	95 9f       	mul	r25, r21
    1cbc:	d1 f3       	breq	.-12     	; 0x1cb2 <__mulsf3+0x14>
    1cbe:	95 0f       	add	r25, r21
    1cc0:	50 e0       	ldi	r21, 0x00	; 0
    1cc2:	55 1f       	adc	r21, r21
    1cc4:	62 9f       	mul	r22, r18
    1cc6:	f0 01       	movw	r30, r0
    1cc8:	72 9f       	mul	r23, r18
    1cca:	bb 27       	eor	r27, r27
    1ccc:	f0 0d       	add	r31, r0
    1cce:	b1 1d       	adc	r27, r1
    1cd0:	63 9f       	mul	r22, r19
    1cd2:	aa 27       	eor	r26, r26
    1cd4:	f0 0d       	add	r31, r0
    1cd6:	b1 1d       	adc	r27, r1
    1cd8:	aa 1f       	adc	r26, r26
    1cda:	64 9f       	mul	r22, r20
    1cdc:	66 27       	eor	r22, r22
    1cde:	b0 0d       	add	r27, r0
    1ce0:	a1 1d       	adc	r26, r1
    1ce2:	66 1f       	adc	r22, r22
    1ce4:	82 9f       	mul	r24, r18
    1ce6:	22 27       	eor	r18, r18
    1ce8:	b0 0d       	add	r27, r0
    1cea:	a1 1d       	adc	r26, r1
    1cec:	62 1f       	adc	r22, r18
    1cee:	73 9f       	mul	r23, r19
    1cf0:	b0 0d       	add	r27, r0
    1cf2:	a1 1d       	adc	r26, r1
    1cf4:	62 1f       	adc	r22, r18
    1cf6:	83 9f       	mul	r24, r19
    1cf8:	a0 0d       	add	r26, r0
    1cfa:	61 1d       	adc	r22, r1
    1cfc:	22 1f       	adc	r18, r18
    1cfe:	74 9f       	mul	r23, r20
    1d00:	33 27       	eor	r19, r19
    1d02:	a0 0d       	add	r26, r0
    1d04:	61 1d       	adc	r22, r1
    1d06:	23 1f       	adc	r18, r19
    1d08:	84 9f       	mul	r24, r20
    1d0a:	60 0d       	add	r22, r0
    1d0c:	21 1d       	adc	r18, r1
    1d0e:	82 2f       	mov	r24, r18
    1d10:	76 2f       	mov	r23, r22
    1d12:	6a 2f       	mov	r22, r26
    1d14:	11 24       	eor	r1, r1
    1d16:	9f 57       	subi	r25, 0x7F	; 127
    1d18:	50 40       	sbci	r21, 0x00	; 0
    1d1a:	8a f0       	brmi	.+34     	; 0x1d3e <__mulsf3_pse+0x84>
    1d1c:	e1 f0       	breq	.+56     	; 0x1d56 <__mulsf3_pse+0x9c>
    1d1e:	88 23       	and	r24, r24
    1d20:	4a f0       	brmi	.+18     	; 0x1d34 <__mulsf3_pse+0x7a>
    1d22:	ee 0f       	add	r30, r30
    1d24:	ff 1f       	adc	r31, r31
    1d26:	bb 1f       	adc	r27, r27
    1d28:	66 1f       	adc	r22, r22
    1d2a:	77 1f       	adc	r23, r23
    1d2c:	88 1f       	adc	r24, r24
    1d2e:	91 50       	subi	r25, 0x01	; 1
    1d30:	50 40       	sbci	r21, 0x00	; 0
    1d32:	a9 f7       	brne	.-22     	; 0x1d1e <__mulsf3_pse+0x64>
    1d34:	9e 3f       	cpi	r25, 0xFE	; 254
    1d36:	51 05       	cpc	r21, r1
    1d38:	70 f0       	brcs	.+28     	; 0x1d56 <__mulsf3_pse+0x9c>
    1d3a:	5c cf       	rjmp	.-328    	; 0x1bf4 <__fp_inf>
    1d3c:	a6 cf       	rjmp	.-180    	; 0x1c8a <__fp_szero>
    1d3e:	5f 3f       	cpi	r21, 0xFF	; 255
    1d40:	ec f3       	brlt	.-6      	; 0x1d3c <__mulsf3_pse+0x82>
    1d42:	98 3e       	cpi	r25, 0xE8	; 232
    1d44:	dc f3       	brlt	.-10     	; 0x1d3c <__mulsf3_pse+0x82>
    1d46:	86 95       	lsr	r24
    1d48:	77 95       	ror	r23
    1d4a:	67 95       	ror	r22
    1d4c:	b7 95       	ror	r27
    1d4e:	f7 95       	ror	r31
    1d50:	e7 95       	ror	r30
    1d52:	9f 5f       	subi	r25, 0xFF	; 255
    1d54:	c1 f7       	brne	.-16     	; 0x1d46 <__mulsf3_pse+0x8c>
    1d56:	fe 2b       	or	r31, r30
    1d58:	88 0f       	add	r24, r24
    1d5a:	91 1d       	adc	r25, r1
    1d5c:	96 95       	lsr	r25
    1d5e:	87 95       	ror	r24
    1d60:	97 f9       	bld	r25, 7
    1d62:	08 95       	ret

00001d64 <pow>:
    1d64:	fa 01       	movw	r30, r20
    1d66:	ee 0f       	add	r30, r30
    1d68:	ff 1f       	adc	r31, r31
    1d6a:	30 96       	adiw	r30, 0x00	; 0
    1d6c:	21 05       	cpc	r18, r1
    1d6e:	31 05       	cpc	r19, r1
    1d70:	99 f1       	breq	.+102    	; 0x1dd8 <pow+0x74>
    1d72:	61 15       	cp	r22, r1
    1d74:	71 05       	cpc	r23, r1
    1d76:	61 f4       	brne	.+24     	; 0x1d90 <pow+0x2c>
    1d78:	80 38       	cpi	r24, 0x80	; 128
    1d7a:	bf e3       	ldi	r27, 0x3F	; 63
    1d7c:	9b 07       	cpc	r25, r27
    1d7e:	49 f1       	breq	.+82     	; 0x1dd2 <pow+0x6e>
    1d80:	68 94       	set
    1d82:	90 38       	cpi	r25, 0x80	; 128
    1d84:	81 05       	cpc	r24, r1
    1d86:	61 f0       	breq	.+24     	; 0x1da0 <pow+0x3c>
    1d88:	80 38       	cpi	r24, 0x80	; 128
    1d8a:	bf ef       	ldi	r27, 0xFF	; 255
    1d8c:	9b 07       	cpc	r25, r27
    1d8e:	41 f0       	breq	.+16     	; 0x1da0 <pow+0x3c>
    1d90:	99 23       	and	r25, r25
    1d92:	42 f5       	brpl	.+80     	; 0x1de4 <pow+0x80>
    1d94:	ff 3f       	cpi	r31, 0xFF	; 255
    1d96:	e1 05       	cpc	r30, r1
    1d98:	31 05       	cpc	r19, r1
    1d9a:	21 05       	cpc	r18, r1
    1d9c:	11 f1       	breq	.+68     	; 0x1de2 <pow+0x7e>
    1d9e:	e8 94       	clt
    1da0:	08 94       	sec
    1da2:	e7 95       	ror	r30
    1da4:	d9 01       	movw	r26, r18
    1da6:	aa 23       	and	r26, r26
    1da8:	29 f4       	brne	.+10     	; 0x1db4 <pow+0x50>
    1daa:	ab 2f       	mov	r26, r27
    1dac:	be 2f       	mov	r27, r30
    1dae:	f8 5f       	subi	r31, 0xF8	; 248
    1db0:	d0 f3       	brcs	.-12     	; 0x1da6 <pow+0x42>
    1db2:	10 c0       	rjmp	.+32     	; 0x1dd4 <pow+0x70>
    1db4:	ff 5f       	subi	r31, 0xFF	; 255
    1db6:	70 f4       	brcc	.+28     	; 0x1dd4 <pow+0x70>
    1db8:	a6 95       	lsr	r26
    1dba:	e0 f7       	brcc	.-8      	; 0x1db4 <pow+0x50>
    1dbc:	f7 39       	cpi	r31, 0x97	; 151
    1dbe:	50 f0       	brcs	.+20     	; 0x1dd4 <pow+0x70>
    1dc0:	19 f0       	breq	.+6      	; 0x1dc8 <pow+0x64>
    1dc2:	ff 3a       	cpi	r31, 0xAF	; 175
    1dc4:	38 f4       	brcc	.+14     	; 0x1dd4 <pow+0x70>
    1dc6:	9f 77       	andi	r25, 0x7F	; 127
    1dc8:	9f 93       	push	r25
    1dca:	0c d0       	rcall	.+24     	; 0x1de4 <pow+0x80>
    1dcc:	0f 90       	pop	r0
    1dce:	07 fc       	sbrc	r0, 7
    1dd0:	90 58       	subi	r25, 0x80	; 128
    1dd2:	08 95       	ret
    1dd4:	3e f0       	brts	.+14     	; 0x1de4 <pow+0x80>
    1dd6:	14 cf       	rjmp	.-472    	; 0x1c00 <__fp_nan>
    1dd8:	60 e0       	ldi	r22, 0x00	; 0
    1dda:	70 e0       	ldi	r23, 0x00	; 0
    1ddc:	80 e8       	ldi	r24, 0x80	; 128
    1dde:	9f e3       	ldi	r25, 0x3F	; 63
    1de0:	08 95       	ret
    1de2:	4f e7       	ldi	r20, 0x7F	; 127
    1de4:	9f 77       	andi	r25, 0x7F	; 127
    1de6:	5f 93       	push	r21
    1de8:	4f 93       	push	r20
    1dea:	3f 93       	push	r19
    1dec:	2f 93       	push	r18
    1dee:	9e d0       	rcall	.+316    	; 0x1f2c <log>
    1df0:	2f 91       	pop	r18
    1df2:	3f 91       	pop	r19
    1df4:	4f 91       	pop	r20
    1df6:	5f 91       	pop	r21
    1df8:	52 df       	rcall	.-348    	; 0x1c9e <__mulsf3>
    1dfa:	05 c0       	rjmp	.+10     	; 0x1e06 <exp>
    1dfc:	19 f4       	brne	.+6      	; 0x1e04 <pow+0xa0>
    1dfe:	0e f0       	brts	.+2      	; 0x1e02 <pow+0x9e>
    1e00:	f9 ce       	rjmp	.-526    	; 0x1bf4 <__fp_inf>
    1e02:	42 cf       	rjmp	.-380    	; 0x1c88 <__fp_zero>
    1e04:	fd ce       	rjmp	.-518    	; 0x1c00 <__fp_nan>

00001e06 <exp>:
    1e06:	26 df       	rcall	.-436    	; 0x1c54 <__fp_splitA>
    1e08:	c8 f3       	brcs	.-14     	; 0x1dfc <pow+0x98>
    1e0a:	96 38       	cpi	r25, 0x86	; 134
    1e0c:	c0 f7       	brcc	.-16     	; 0x1dfe <pow+0x9a>
    1e0e:	07 f8       	bld	r0, 7
    1e10:	0f 92       	push	r0
    1e12:	e8 94       	clt
    1e14:	2b e3       	ldi	r18, 0x3B	; 59
    1e16:	3a ea       	ldi	r19, 0xAA	; 170
    1e18:	48 eb       	ldi	r20, 0xB8	; 184
    1e1a:	5f e7       	ldi	r21, 0x7F	; 127
    1e1c:	4e df       	rcall	.-356    	; 0x1cba <__mulsf3_pse>
    1e1e:	0f 92       	push	r0
    1e20:	0f 92       	push	r0
    1e22:	0f 92       	push	r0
    1e24:	4d b7       	in	r20, 0x3d	; 61
    1e26:	5e b7       	in	r21, 0x3e	; 62
    1e28:	0f 92       	push	r0
    1e2a:	c0 d0       	rcall	.+384    	; 0x1fac <modf>
    1e2c:	ec ef       	ldi	r30, 0xFC	; 252
    1e2e:	f1 e0       	ldi	r31, 0x01	; 1
    1e30:	16 d0       	rcall	.+44     	; 0x1e5e <__fp_powser>
    1e32:	4f 91       	pop	r20
    1e34:	5f 91       	pop	r21
    1e36:	ef 91       	pop	r30
    1e38:	ff 91       	pop	r31
    1e3a:	e5 95       	asr	r30
    1e3c:	ee 1f       	adc	r30, r30
    1e3e:	ff 1f       	adc	r31, r31
    1e40:	49 f0       	breq	.+18     	; 0x1e54 <exp+0x4e>
    1e42:	fe 57       	subi	r31, 0x7E	; 126
    1e44:	e0 68       	ori	r30, 0x80	; 128
    1e46:	44 27       	eor	r20, r20
    1e48:	ee 0f       	add	r30, r30
    1e4a:	44 1f       	adc	r20, r20
    1e4c:	fa 95       	dec	r31
    1e4e:	e1 f7       	brne	.-8      	; 0x1e48 <exp+0x42>
    1e50:	41 95       	neg	r20
    1e52:	55 0b       	sbc	r21, r21
    1e54:	32 d0       	rcall	.+100    	; 0x1eba <ldexp>
    1e56:	0f 90       	pop	r0
    1e58:	07 fe       	sbrs	r0, 7
    1e5a:	26 c0       	rjmp	.+76     	; 0x1ea8 <inverse>
    1e5c:	08 95       	ret

00001e5e <__fp_powser>:
    1e5e:	df 93       	push	r29
    1e60:	cf 93       	push	r28
    1e62:	1f 93       	push	r17
    1e64:	0f 93       	push	r16
    1e66:	ff 92       	push	r15
    1e68:	ef 92       	push	r14
    1e6a:	df 92       	push	r13
    1e6c:	7b 01       	movw	r14, r22
    1e6e:	8c 01       	movw	r16, r24
    1e70:	68 94       	set
    1e72:	05 c0       	rjmp	.+10     	; 0x1e7e <__fp_powser+0x20>
    1e74:	da 2e       	mov	r13, r26
    1e76:	ef 01       	movw	r28, r30
    1e78:	1e df       	rcall	.-452    	; 0x1cb6 <__mulsf3x>
    1e7a:	fe 01       	movw	r30, r28
    1e7c:	e8 94       	clt
    1e7e:	a5 91       	lpm	r26, Z+
    1e80:	25 91       	lpm	r18, Z+
    1e82:	35 91       	lpm	r19, Z+
    1e84:	45 91       	lpm	r20, Z+
    1e86:	55 91       	lpm	r21, Z+
    1e88:	ae f3       	brts	.-22     	; 0x1e74 <__fp_powser+0x16>
    1e8a:	ef 01       	movw	r28, r30
    1e8c:	62 dd       	rcall	.-1340   	; 0x1952 <__addsf3x>
    1e8e:	fe 01       	movw	r30, r28
    1e90:	97 01       	movw	r18, r14
    1e92:	a8 01       	movw	r20, r16
    1e94:	da 94       	dec	r13
    1e96:	79 f7       	brne	.-34     	; 0x1e76 <__fp_powser+0x18>
    1e98:	df 90       	pop	r13
    1e9a:	ef 90       	pop	r14
    1e9c:	ff 90       	pop	r15
    1e9e:	0f 91       	pop	r16
    1ea0:	1f 91       	pop	r17
    1ea2:	cf 91       	pop	r28
    1ea4:	df 91       	pop	r29
    1ea6:	08 95       	ret

00001ea8 <inverse>:
    1ea8:	9b 01       	movw	r18, r22
    1eaa:	ac 01       	movw	r20, r24
    1eac:	60 e0       	ldi	r22, 0x00	; 0
    1eae:	70 e0       	ldi	r23, 0x00	; 0
    1eb0:	80 e8       	ldi	r24, 0x80	; 128
    1eb2:	9f e3       	ldi	r25, 0x3F	; 63
    1eb4:	a5 cd       	rjmp	.-1206   	; 0x1a00 <__divsf3>
    1eb6:	9e ce       	rjmp	.-708    	; 0x1bf4 <__fp_inf>
    1eb8:	ac c0       	rjmp	.+344    	; 0x2012 <__fp_mpack>

00001eba <ldexp>:
    1eba:	cc de       	rcall	.-616    	; 0x1c54 <__fp_splitA>
    1ebc:	e8 f3       	brcs	.-6      	; 0x1eb8 <inverse+0x10>
    1ebe:	99 23       	and	r25, r25
    1ec0:	d9 f3       	breq	.-10     	; 0x1eb8 <inverse+0x10>
    1ec2:	94 0f       	add	r25, r20
    1ec4:	51 1d       	adc	r21, r1
    1ec6:	bb f3       	brvs	.-18     	; 0x1eb6 <inverse+0xe>
    1ec8:	91 50       	subi	r25, 0x01	; 1
    1eca:	50 40       	sbci	r21, 0x00	; 0
    1ecc:	94 f0       	brlt	.+36     	; 0x1ef2 <ldexp+0x38>
    1ece:	59 f0       	breq	.+22     	; 0x1ee6 <ldexp+0x2c>
    1ed0:	88 23       	and	r24, r24
    1ed2:	32 f0       	brmi	.+12     	; 0x1ee0 <ldexp+0x26>
    1ed4:	66 0f       	add	r22, r22
    1ed6:	77 1f       	adc	r23, r23
    1ed8:	88 1f       	adc	r24, r24
    1eda:	91 50       	subi	r25, 0x01	; 1
    1edc:	50 40       	sbci	r21, 0x00	; 0
    1ede:	c1 f7       	brne	.-16     	; 0x1ed0 <ldexp+0x16>
    1ee0:	9e 3f       	cpi	r25, 0xFE	; 254
    1ee2:	51 05       	cpc	r21, r1
    1ee4:	44 f7       	brge	.-48     	; 0x1eb6 <inverse+0xe>
    1ee6:	88 0f       	add	r24, r24
    1ee8:	91 1d       	adc	r25, r1
    1eea:	96 95       	lsr	r25
    1eec:	87 95       	ror	r24
    1eee:	97 f9       	bld	r25, 7
    1ef0:	08 95       	ret
    1ef2:	5f 3f       	cpi	r21, 0xFF	; 255
    1ef4:	ac f0       	brlt	.+42     	; 0x1f20 <ldexp+0x66>
    1ef6:	98 3e       	cpi	r25, 0xE8	; 232
    1ef8:	9c f0       	brlt	.+38     	; 0x1f20 <ldexp+0x66>
    1efa:	bb 27       	eor	r27, r27
    1efc:	86 95       	lsr	r24
    1efe:	77 95       	ror	r23
    1f00:	67 95       	ror	r22
    1f02:	b7 95       	ror	r27
    1f04:	08 f4       	brcc	.+2      	; 0x1f08 <ldexp+0x4e>
    1f06:	b1 60       	ori	r27, 0x01	; 1
    1f08:	93 95       	inc	r25
    1f0a:	c1 f7       	brne	.-16     	; 0x1efc <ldexp+0x42>
    1f0c:	bb 0f       	add	r27, r27
    1f0e:	58 f7       	brcc	.-42     	; 0x1ee6 <ldexp+0x2c>
    1f10:	11 f4       	brne	.+4      	; 0x1f16 <ldexp+0x5c>
    1f12:	60 ff       	sbrs	r22, 0
    1f14:	e8 cf       	rjmp	.-48     	; 0x1ee6 <ldexp+0x2c>
    1f16:	6f 5f       	subi	r22, 0xFF	; 255
    1f18:	7f 4f       	sbci	r23, 0xFF	; 255
    1f1a:	8f 4f       	sbci	r24, 0xFF	; 255
    1f1c:	9f 4f       	sbci	r25, 0xFF	; 255
    1f1e:	e3 cf       	rjmp	.-58     	; 0x1ee6 <ldexp+0x2c>
    1f20:	b4 ce       	rjmp	.-664    	; 0x1c8a <__fp_szero>
    1f22:	0e f0       	brts	.+2      	; 0x1f26 <ldexp+0x6c>
    1f24:	76 c0       	rjmp	.+236    	; 0x2012 <__fp_mpack>
    1f26:	6c ce       	rjmp	.-808    	; 0x1c00 <__fp_nan>
    1f28:	68 94       	set
    1f2a:	64 ce       	rjmp	.-824    	; 0x1bf4 <__fp_inf>

00001f2c <log>:
    1f2c:	93 de       	rcall	.-730    	; 0x1c54 <__fp_splitA>
    1f2e:	c8 f3       	brcs	.-14     	; 0x1f22 <ldexp+0x68>
    1f30:	99 23       	and	r25, r25
    1f32:	d1 f3       	breq	.-12     	; 0x1f28 <ldexp+0x6e>
    1f34:	c6 f3       	brts	.-16     	; 0x1f26 <ldexp+0x6c>
    1f36:	df 93       	push	r29
    1f38:	cf 93       	push	r28
    1f3a:	1f 93       	push	r17
    1f3c:	0f 93       	push	r16
    1f3e:	ff 92       	push	r15
    1f40:	c9 2f       	mov	r28, r25
    1f42:	dd 27       	eor	r29, r29
    1f44:	88 23       	and	r24, r24
    1f46:	2a f0       	brmi	.+10     	; 0x1f52 <log+0x26>
    1f48:	21 97       	sbiw	r28, 0x01	; 1
    1f4a:	66 0f       	add	r22, r22
    1f4c:	77 1f       	adc	r23, r23
    1f4e:	88 1f       	adc	r24, r24
    1f50:	da f7       	brpl	.-10     	; 0x1f48 <log+0x1c>
    1f52:	20 e0       	ldi	r18, 0x00	; 0
    1f54:	30 e0       	ldi	r19, 0x00	; 0
    1f56:	40 e8       	ldi	r20, 0x80	; 128
    1f58:	5f eb       	ldi	r21, 0xBF	; 191
    1f5a:	9f e3       	ldi	r25, 0x3F	; 63
    1f5c:	88 39       	cpi	r24, 0x98	; 152
    1f5e:	20 f0       	brcs	.+8      	; 0x1f68 <log+0x3c>
    1f60:	80 3e       	cpi	r24, 0xE0	; 224
    1f62:	30 f0       	brcs	.+12     	; 0x1f70 <log+0x44>
    1f64:	21 96       	adiw	r28, 0x01	; 1
    1f66:	8f 77       	andi	r24, 0x7F	; 127
    1f68:	e3 dc       	rcall	.-1594   	; 0x1930 <__addsf3>
    1f6a:	e4 e2       	ldi	r30, 0x24	; 36
    1f6c:	f2 e0       	ldi	r31, 0x02	; 2
    1f6e:	03 c0       	rjmp	.+6      	; 0x1f76 <log+0x4a>
    1f70:	df dc       	rcall	.-1602   	; 0x1930 <__addsf3>
    1f72:	e1 e5       	ldi	r30, 0x51	; 81
    1f74:	f2 e0       	ldi	r31, 0x02	; 2
    1f76:	73 df       	rcall	.-282    	; 0x1e5e <__fp_powser>
    1f78:	8b 01       	movw	r16, r22
    1f7a:	be 01       	movw	r22, r28
    1f7c:	ec 01       	movw	r28, r24
    1f7e:	fb 2e       	mov	r15, r27
    1f80:	6f 57       	subi	r22, 0x7F	; 127
    1f82:	71 09       	sbc	r23, r1
    1f84:	75 95       	asr	r23
    1f86:	77 1f       	adc	r23, r23
    1f88:	88 0b       	sbc	r24, r24
    1f8a:	99 0b       	sbc	r25, r25
    1f8c:	d4 dd       	rcall	.-1112   	; 0x1b36 <__floatsisf>
    1f8e:	28 e1       	ldi	r18, 0x18	; 24
    1f90:	32 e7       	ldi	r19, 0x72	; 114
    1f92:	41 e3       	ldi	r20, 0x31	; 49
    1f94:	5f e3       	ldi	r21, 0x3F	; 63
    1f96:	8f de       	rcall	.-738    	; 0x1cb6 <__mulsf3x>
    1f98:	af 2d       	mov	r26, r15
    1f9a:	98 01       	movw	r18, r16
    1f9c:	ae 01       	movw	r20, r28
    1f9e:	ff 90       	pop	r15
    1fa0:	0f 91       	pop	r16
    1fa2:	1f 91       	pop	r17
    1fa4:	cf 91       	pop	r28
    1fa6:	df 91       	pop	r29
    1fa8:	d4 dc       	rcall	.-1624   	; 0x1952 <__addsf3x>
    1faa:	3b ce       	rjmp	.-906    	; 0x1c22 <__fp_round>

00001fac <modf>:
    1fac:	fa 01       	movw	r30, r20
    1fae:	dc 01       	movw	r26, r24
    1fb0:	aa 0f       	add	r26, r26
    1fb2:	bb 1f       	adc	r27, r27
    1fb4:	9b 01       	movw	r18, r22
    1fb6:	ac 01       	movw	r20, r24
    1fb8:	bf 57       	subi	r27, 0x7F	; 127
    1fba:	28 f4       	brcc	.+10     	; 0x1fc6 <modf+0x1a>
    1fbc:	22 27       	eor	r18, r18
    1fbe:	33 27       	eor	r19, r19
    1fc0:	44 27       	eor	r20, r20
    1fc2:	50 78       	andi	r21, 0x80	; 128
    1fc4:	1f c0       	rjmp	.+62     	; 0x2004 <modf+0x58>
    1fc6:	b7 51       	subi	r27, 0x17	; 23
    1fc8:	88 f4       	brcc	.+34     	; 0x1fec <modf+0x40>
    1fca:	ab 2f       	mov	r26, r27
    1fcc:	00 24       	eor	r0, r0
    1fce:	46 95       	lsr	r20
    1fd0:	37 95       	ror	r19
    1fd2:	27 95       	ror	r18
    1fd4:	01 1c       	adc	r0, r1
    1fd6:	a3 95       	inc	r26
    1fd8:	d2 f3       	brmi	.-12     	; 0x1fce <modf+0x22>
    1fda:	00 20       	and	r0, r0
    1fdc:	69 f0       	breq	.+26     	; 0x1ff8 <modf+0x4c>
    1fde:	22 0f       	add	r18, r18
    1fe0:	33 1f       	adc	r19, r19
    1fe2:	44 1f       	adc	r20, r20
    1fe4:	b3 95       	inc	r27
    1fe6:	da f3       	brmi	.-10     	; 0x1fde <modf+0x32>
    1fe8:	0d d0       	rcall	.+26     	; 0x2004 <modf+0x58>
    1fea:	a1 cc       	rjmp	.-1726   	; 0x192e <__subsf3>
    1fec:	61 30       	cpi	r22, 0x01	; 1
    1fee:	71 05       	cpc	r23, r1
    1ff0:	a0 e8       	ldi	r26, 0x80	; 128
    1ff2:	8a 07       	cpc	r24, r26
    1ff4:	b9 46       	sbci	r27, 0x69	; 105
    1ff6:	30 f4       	brcc	.+12     	; 0x2004 <modf+0x58>
    1ff8:	9b 01       	movw	r18, r22
    1ffa:	ac 01       	movw	r20, r24
    1ffc:	66 27       	eor	r22, r22
    1ffe:	77 27       	eor	r23, r23
    2000:	88 27       	eor	r24, r24
    2002:	90 78       	andi	r25, 0x80	; 128
    2004:	30 96       	adiw	r30, 0x00	; 0
    2006:	21 f0       	breq	.+8      	; 0x2010 <modf+0x64>
    2008:	20 83       	st	Z, r18
    200a:	31 83       	std	Z+1, r19	; 0x01
    200c:	42 83       	std	Z+2, r20	; 0x02
    200e:	53 83       	std	Z+3, r21	; 0x03
    2010:	08 95       	ret

00002012 <__fp_mpack>:
    2012:	9f 3f       	cpi	r25, 0xFF	; 255
    2014:	31 f0       	breq	.+12     	; 0x2022 <__fp_mpack_finite+0xc>

00002016 <__fp_mpack_finite>:
    2016:	91 50       	subi	r25, 0x01	; 1
    2018:	20 f4       	brcc	.+8      	; 0x2022 <__fp_mpack_finite+0xc>
    201a:	87 95       	ror	r24
    201c:	77 95       	ror	r23
    201e:	67 95       	ror	r22
    2020:	b7 95       	ror	r27
    2022:	88 0f       	add	r24, r24
    2024:	91 1d       	adc	r25, r1
    2026:	96 95       	lsr	r25
    2028:	87 95       	ror	r24
    202a:	97 f9       	bld	r25, 7
    202c:	08 95       	ret

0000202e <__mulsi3>:
    202e:	db 01       	movw	r26, r22
    2030:	8f 93       	push	r24
    2032:	9f 93       	push	r25
    2034:	41 d0       	rcall	.+130    	; 0x20b8 <__muluhisi3>
    2036:	bf 91       	pop	r27
    2038:	af 91       	pop	r26
    203a:	a2 9f       	mul	r26, r18
    203c:	80 0d       	add	r24, r0
    203e:	91 1d       	adc	r25, r1
    2040:	a3 9f       	mul	r26, r19
    2042:	90 0d       	add	r25, r0
    2044:	b2 9f       	mul	r27, r18
    2046:	90 0d       	add	r25, r0
    2048:	11 24       	eor	r1, r1
    204a:	08 95       	ret

0000204c <__udivmodhi4>:
    204c:	aa 1b       	sub	r26, r26
    204e:	bb 1b       	sub	r27, r27
    2050:	51 e1       	ldi	r21, 0x11	; 17
    2052:	07 c0       	rjmp	.+14     	; 0x2062 <__udivmodhi4_ep>

00002054 <__udivmodhi4_loop>:
    2054:	aa 1f       	adc	r26, r26
    2056:	bb 1f       	adc	r27, r27
    2058:	a6 17       	cp	r26, r22
    205a:	b7 07       	cpc	r27, r23
    205c:	10 f0       	brcs	.+4      	; 0x2062 <__udivmodhi4_ep>
    205e:	a6 1b       	sub	r26, r22
    2060:	b7 0b       	sbc	r27, r23

00002062 <__udivmodhi4_ep>:
    2062:	88 1f       	adc	r24, r24
    2064:	99 1f       	adc	r25, r25
    2066:	5a 95       	dec	r21
    2068:	a9 f7       	brne	.-22     	; 0x2054 <__udivmodhi4_loop>
    206a:	80 95       	com	r24
    206c:	90 95       	com	r25
    206e:	bc 01       	movw	r22, r24
    2070:	cd 01       	movw	r24, r26
    2072:	08 95       	ret

00002074 <__udivmodsi4>:
    2074:	a1 e2       	ldi	r26, 0x21	; 33
    2076:	1a 2e       	mov	r1, r26
    2078:	aa 1b       	sub	r26, r26
    207a:	bb 1b       	sub	r27, r27
    207c:	fd 01       	movw	r30, r26
    207e:	0d c0       	rjmp	.+26     	; 0x209a <__udivmodsi4_ep>

00002080 <__udivmodsi4_loop>:
    2080:	aa 1f       	adc	r26, r26
    2082:	bb 1f       	adc	r27, r27
    2084:	ee 1f       	adc	r30, r30
    2086:	ff 1f       	adc	r31, r31
    2088:	a2 17       	cp	r26, r18
    208a:	b3 07       	cpc	r27, r19
    208c:	e4 07       	cpc	r30, r20
    208e:	f5 07       	cpc	r31, r21
    2090:	20 f0       	brcs	.+8      	; 0x209a <__udivmodsi4_ep>
    2092:	a2 1b       	sub	r26, r18
    2094:	b3 0b       	sbc	r27, r19
    2096:	e4 0b       	sbc	r30, r20
    2098:	f5 0b       	sbc	r31, r21

0000209a <__udivmodsi4_ep>:
    209a:	66 1f       	adc	r22, r22
    209c:	77 1f       	adc	r23, r23
    209e:	88 1f       	adc	r24, r24
    20a0:	99 1f       	adc	r25, r25
    20a2:	1a 94       	dec	r1
    20a4:	69 f7       	brne	.-38     	; 0x2080 <__udivmodsi4_loop>
    20a6:	60 95       	com	r22
    20a8:	70 95       	com	r23
    20aa:	80 95       	com	r24
    20ac:	90 95       	com	r25
    20ae:	9b 01       	movw	r18, r22
    20b0:	ac 01       	movw	r20, r24
    20b2:	bd 01       	movw	r22, r26
    20b4:	cf 01       	movw	r24, r30
    20b6:	08 95       	ret

000020b8 <__muluhisi3>:
    20b8:	09 d0       	rcall	.+18     	; 0x20cc <__umulhisi3>
    20ba:	a5 9f       	mul	r26, r21
    20bc:	90 0d       	add	r25, r0
    20be:	b4 9f       	mul	r27, r20
    20c0:	90 0d       	add	r25, r0
    20c2:	a4 9f       	mul	r26, r20
    20c4:	80 0d       	add	r24, r0
    20c6:	91 1d       	adc	r25, r1
    20c8:	11 24       	eor	r1, r1
    20ca:	08 95       	ret

000020cc <__umulhisi3>:
    20cc:	a2 9f       	mul	r26, r18
    20ce:	b0 01       	movw	r22, r0
    20d0:	b3 9f       	mul	r27, r19
    20d2:	c0 01       	movw	r24, r0
    20d4:	a3 9f       	mul	r26, r19
    20d6:	70 0d       	add	r23, r0
    20d8:	81 1d       	adc	r24, r1
    20da:	11 24       	eor	r1, r1
    20dc:	91 1d       	adc	r25, r1
    20de:	b2 9f       	mul	r27, r18
    20e0:	70 0d       	add	r23, r0
    20e2:	81 1d       	adc	r24, r1
    20e4:	11 24       	eor	r1, r1
    20e6:	91 1d       	adc	r25, r1
    20e8:	08 95       	ret

000020ea <fdevopen>:
    20ea:	0f 93       	push	r16
    20ec:	1f 93       	push	r17
    20ee:	cf 93       	push	r28
    20f0:	df 93       	push	r29
    20f2:	00 97       	sbiw	r24, 0x00	; 0
    20f4:	31 f4       	brne	.+12     	; 0x2102 <fdevopen+0x18>
    20f6:	61 15       	cp	r22, r1
    20f8:	71 05       	cpc	r23, r1
    20fa:	19 f4       	brne	.+6      	; 0x2102 <fdevopen+0x18>
    20fc:	80 e0       	ldi	r24, 0x00	; 0
    20fe:	90 e0       	ldi	r25, 0x00	; 0
    2100:	39 c0       	rjmp	.+114    	; 0x2174 <fdevopen+0x8a>
    2102:	8b 01       	movw	r16, r22
    2104:	ec 01       	movw	r28, r24
    2106:	6e e0       	ldi	r22, 0x0E	; 14
    2108:	70 e0       	ldi	r23, 0x00	; 0
    210a:	81 e0       	ldi	r24, 0x01	; 1
    210c:	90 e0       	ldi	r25, 0x00	; 0
    210e:	9e d2       	rcall	.+1340   	; 0x264c <calloc>
    2110:	fc 01       	movw	r30, r24
    2112:	89 2b       	or	r24, r25
    2114:	99 f3       	breq	.-26     	; 0x20fc <fdevopen+0x12>
    2116:	80 e8       	ldi	r24, 0x80	; 128
    2118:	83 83       	std	Z+3, r24	; 0x03
    211a:	01 15       	cp	r16, r1
    211c:	11 05       	cpc	r17, r1
    211e:	71 f0       	breq	.+28     	; 0x213c <fdevopen+0x52>
    2120:	02 87       	std	Z+10, r16	; 0x0a
    2122:	13 87       	std	Z+11, r17	; 0x0b
    2124:	81 e8       	ldi	r24, 0x81	; 129
    2126:	83 83       	std	Z+3, r24	; 0x03
    2128:	80 91 fe 21 	lds	r24, 0x21FE	; 0x8021fe <__iob>
    212c:	90 91 ff 21 	lds	r25, 0x21FF	; 0x8021ff <__iob+0x1>
    2130:	89 2b       	or	r24, r25
    2132:	21 f4       	brne	.+8      	; 0x213c <fdevopen+0x52>
    2134:	e0 93 fe 21 	sts	0x21FE, r30	; 0x8021fe <__iob>
    2138:	f0 93 ff 21 	sts	0x21FF, r31	; 0x8021ff <__iob+0x1>
    213c:	20 97       	sbiw	r28, 0x00	; 0
    213e:	c9 f0       	breq	.+50     	; 0x2172 <fdevopen+0x88>
    2140:	c0 87       	std	Z+8, r28	; 0x08
    2142:	d1 87       	std	Z+9, r29	; 0x09
    2144:	83 81       	ldd	r24, Z+3	; 0x03
    2146:	82 60       	ori	r24, 0x02	; 2
    2148:	83 83       	std	Z+3, r24	; 0x03
    214a:	80 91 00 22 	lds	r24, 0x2200	; 0x802200 <__iob+0x2>
    214e:	90 91 01 22 	lds	r25, 0x2201	; 0x802201 <__iob+0x3>
    2152:	89 2b       	or	r24, r25
    2154:	71 f4       	brne	.+28     	; 0x2172 <fdevopen+0x88>
    2156:	e0 93 00 22 	sts	0x2200, r30	; 0x802200 <__iob+0x2>
    215a:	f0 93 01 22 	sts	0x2201, r31	; 0x802201 <__iob+0x3>
    215e:	80 91 02 22 	lds	r24, 0x2202	; 0x802202 <__iob+0x4>
    2162:	90 91 03 22 	lds	r25, 0x2203	; 0x802203 <__iob+0x5>
    2166:	89 2b       	or	r24, r25
    2168:	21 f4       	brne	.+8      	; 0x2172 <fdevopen+0x88>
    216a:	e0 93 02 22 	sts	0x2202, r30	; 0x802202 <__iob+0x4>
    216e:	f0 93 03 22 	sts	0x2203, r31	; 0x802203 <__iob+0x5>
    2172:	cf 01       	movw	r24, r30
    2174:	df 91       	pop	r29
    2176:	cf 91       	pop	r28
    2178:	1f 91       	pop	r17
    217a:	0f 91       	pop	r16
    217c:	08 95       	ret

0000217e <printf>:
    217e:	cf 93       	push	r28
    2180:	df 93       	push	r29
    2182:	cd b7       	in	r28, 0x3d	; 61
    2184:	de b7       	in	r29, 0x3e	; 62
    2186:	ae 01       	movw	r20, r28
    2188:	4a 5f       	subi	r20, 0xFA	; 250
    218a:	5f 4f       	sbci	r21, 0xFF	; 255
    218c:	fa 01       	movw	r30, r20
    218e:	61 91       	ld	r22, Z+
    2190:	71 91       	ld	r23, Z+
    2192:	af 01       	movw	r20, r30
    2194:	80 91 00 22 	lds	r24, 0x2200	; 0x802200 <__iob+0x2>
    2198:	90 91 01 22 	lds	r25, 0x2201	; 0x802201 <__iob+0x3>
    219c:	60 d0       	rcall	.+192    	; 0x225e <vfprintf>
    219e:	df 91       	pop	r29
    21a0:	cf 91       	pop	r28
    21a2:	08 95       	ret

000021a4 <putchar>:
    21a4:	60 91 00 22 	lds	r22, 0x2200	; 0x802200 <__iob+0x2>
    21a8:	70 91 01 22 	lds	r23, 0x2201	; 0x802201 <__iob+0x3>
    21ac:	a7 c3       	rjmp	.+1870   	; 0x28fc <fputc>

000021ae <puts>:
    21ae:	0f 93       	push	r16
    21b0:	1f 93       	push	r17
    21b2:	cf 93       	push	r28
    21b4:	df 93       	push	r29
    21b6:	e0 91 00 22 	lds	r30, 0x2200	; 0x802200 <__iob+0x2>
    21ba:	f0 91 01 22 	lds	r31, 0x2201	; 0x802201 <__iob+0x3>
    21be:	23 81       	ldd	r18, Z+3	; 0x03
    21c0:	21 ff       	sbrs	r18, 1
    21c2:	1b c0       	rjmp	.+54     	; 0x21fa <puts+0x4c>
    21c4:	8c 01       	movw	r16, r24
    21c6:	d0 e0       	ldi	r29, 0x00	; 0
    21c8:	c0 e0       	ldi	r28, 0x00	; 0
    21ca:	f8 01       	movw	r30, r16
    21cc:	81 91       	ld	r24, Z+
    21ce:	8f 01       	movw	r16, r30
    21d0:	60 91 00 22 	lds	r22, 0x2200	; 0x802200 <__iob+0x2>
    21d4:	70 91 01 22 	lds	r23, 0x2201	; 0x802201 <__iob+0x3>
    21d8:	db 01       	movw	r26, r22
    21da:	18 96       	adiw	r26, 0x08	; 8
    21dc:	ed 91       	ld	r30, X+
    21de:	fc 91       	ld	r31, X
    21e0:	19 97       	sbiw	r26, 0x09	; 9
    21e2:	88 23       	and	r24, r24
    21e4:	31 f0       	breq	.+12     	; 0x21f2 <puts+0x44>
    21e6:	19 95       	eicall
    21e8:	89 2b       	or	r24, r25
    21ea:	79 f3       	breq	.-34     	; 0x21ca <puts+0x1c>
    21ec:	df ef       	ldi	r29, 0xFF	; 255
    21ee:	cf ef       	ldi	r28, 0xFF	; 255
    21f0:	ec cf       	rjmp	.-40     	; 0x21ca <puts+0x1c>
    21f2:	8a e0       	ldi	r24, 0x0A	; 10
    21f4:	19 95       	eicall
    21f6:	89 2b       	or	r24, r25
    21f8:	19 f0       	breq	.+6      	; 0x2200 <puts+0x52>
    21fa:	8f ef       	ldi	r24, 0xFF	; 255
    21fc:	9f ef       	ldi	r25, 0xFF	; 255
    21fe:	02 c0       	rjmp	.+4      	; 0x2204 <puts+0x56>
    2200:	8d 2f       	mov	r24, r29
    2202:	9c 2f       	mov	r25, r28
    2204:	df 91       	pop	r29
    2206:	cf 91       	pop	r28
    2208:	1f 91       	pop	r17
    220a:	0f 91       	pop	r16
    220c:	08 95       	ret

0000220e <sprintf>:
    220e:	0f 93       	push	r16
    2210:	1f 93       	push	r17
    2212:	cf 93       	push	r28
    2214:	df 93       	push	r29
    2216:	cd b7       	in	r28, 0x3d	; 61
    2218:	de b7       	in	r29, 0x3e	; 62
    221a:	2e 97       	sbiw	r28, 0x0e	; 14
    221c:	cd bf       	out	0x3d, r28	; 61
    221e:	de bf       	out	0x3e, r29	; 62
    2220:	0e 89       	ldd	r16, Y+22	; 0x16
    2222:	1f 89       	ldd	r17, Y+23	; 0x17
    2224:	86 e0       	ldi	r24, 0x06	; 6
    2226:	8c 83       	std	Y+4, r24	; 0x04
    2228:	09 83       	std	Y+1, r16	; 0x01
    222a:	1a 83       	std	Y+2, r17	; 0x02
    222c:	8f ef       	ldi	r24, 0xFF	; 255
    222e:	9f e7       	ldi	r25, 0x7F	; 127
    2230:	8d 83       	std	Y+5, r24	; 0x05
    2232:	9e 83       	std	Y+6, r25	; 0x06
    2234:	ae 01       	movw	r20, r28
    2236:	46 5e       	subi	r20, 0xE6	; 230
    2238:	5f 4f       	sbci	r21, 0xFF	; 255
    223a:	68 8d       	ldd	r22, Y+24	; 0x18
    223c:	79 8d       	ldd	r23, Y+25	; 0x19
    223e:	ce 01       	movw	r24, r28
    2240:	01 96       	adiw	r24, 0x01	; 1
    2242:	0d d0       	rcall	.+26     	; 0x225e <vfprintf>
    2244:	ef 81       	ldd	r30, Y+7	; 0x07
    2246:	f8 85       	ldd	r31, Y+8	; 0x08
    2248:	e0 0f       	add	r30, r16
    224a:	f1 1f       	adc	r31, r17
    224c:	10 82       	st	Z, r1
    224e:	2e 96       	adiw	r28, 0x0e	; 14
    2250:	cd bf       	out	0x3d, r28	; 61
    2252:	de bf       	out	0x3e, r29	; 62
    2254:	df 91       	pop	r29
    2256:	cf 91       	pop	r28
    2258:	1f 91       	pop	r17
    225a:	0f 91       	pop	r16
    225c:	08 95       	ret

0000225e <vfprintf>:
    225e:	2f 92       	push	r2
    2260:	3f 92       	push	r3
    2262:	4f 92       	push	r4
    2264:	5f 92       	push	r5
    2266:	6f 92       	push	r6
    2268:	7f 92       	push	r7
    226a:	8f 92       	push	r8
    226c:	9f 92       	push	r9
    226e:	af 92       	push	r10
    2270:	bf 92       	push	r11
    2272:	cf 92       	push	r12
    2274:	df 92       	push	r13
    2276:	ef 92       	push	r14
    2278:	ff 92       	push	r15
    227a:	0f 93       	push	r16
    227c:	1f 93       	push	r17
    227e:	cf 93       	push	r28
    2280:	df 93       	push	r29
    2282:	cd b7       	in	r28, 0x3d	; 61
    2284:	de b7       	in	r29, 0x3e	; 62
    2286:	2b 97       	sbiw	r28, 0x0b	; 11
    2288:	cd bf       	out	0x3d, r28	; 61
    228a:	de bf       	out	0x3e, r29	; 62
    228c:	6c 01       	movw	r12, r24
    228e:	7b 01       	movw	r14, r22
    2290:	8a 01       	movw	r16, r20
    2292:	fc 01       	movw	r30, r24
    2294:	16 82       	std	Z+6, r1	; 0x06
    2296:	17 82       	std	Z+7, r1	; 0x07
    2298:	83 81       	ldd	r24, Z+3	; 0x03
    229a:	81 ff       	sbrs	r24, 1
    229c:	bf c1       	rjmp	.+894    	; 0x261c <vfprintf+0x3be>
    229e:	ce 01       	movw	r24, r28
    22a0:	01 96       	adiw	r24, 0x01	; 1
    22a2:	3c 01       	movw	r6, r24
    22a4:	f6 01       	movw	r30, r12
    22a6:	93 81       	ldd	r25, Z+3	; 0x03
    22a8:	f7 01       	movw	r30, r14
    22aa:	93 fd       	sbrc	r25, 3
    22ac:	85 91       	lpm	r24, Z+
    22ae:	93 ff       	sbrs	r25, 3
    22b0:	81 91       	ld	r24, Z+
    22b2:	7f 01       	movw	r14, r30
    22b4:	88 23       	and	r24, r24
    22b6:	09 f4       	brne	.+2      	; 0x22ba <vfprintf+0x5c>
    22b8:	ad c1       	rjmp	.+858    	; 0x2614 <vfprintf+0x3b6>
    22ba:	85 32       	cpi	r24, 0x25	; 37
    22bc:	39 f4       	brne	.+14     	; 0x22cc <vfprintf+0x6e>
    22be:	93 fd       	sbrc	r25, 3
    22c0:	85 91       	lpm	r24, Z+
    22c2:	93 ff       	sbrs	r25, 3
    22c4:	81 91       	ld	r24, Z+
    22c6:	7f 01       	movw	r14, r30
    22c8:	85 32       	cpi	r24, 0x25	; 37
    22ca:	21 f4       	brne	.+8      	; 0x22d4 <vfprintf+0x76>
    22cc:	b6 01       	movw	r22, r12
    22ce:	90 e0       	ldi	r25, 0x00	; 0
    22d0:	15 d3       	rcall	.+1578   	; 0x28fc <fputc>
    22d2:	e8 cf       	rjmp	.-48     	; 0x22a4 <vfprintf+0x46>
    22d4:	91 2c       	mov	r9, r1
    22d6:	21 2c       	mov	r2, r1
    22d8:	31 2c       	mov	r3, r1
    22da:	ff e1       	ldi	r31, 0x1F	; 31
    22dc:	f3 15       	cp	r31, r3
    22de:	d8 f0       	brcs	.+54     	; 0x2316 <vfprintf+0xb8>
    22e0:	8b 32       	cpi	r24, 0x2B	; 43
    22e2:	79 f0       	breq	.+30     	; 0x2302 <vfprintf+0xa4>
    22e4:	38 f4       	brcc	.+14     	; 0x22f4 <vfprintf+0x96>
    22e6:	80 32       	cpi	r24, 0x20	; 32
    22e8:	79 f0       	breq	.+30     	; 0x2308 <vfprintf+0xaa>
    22ea:	83 32       	cpi	r24, 0x23	; 35
    22ec:	a1 f4       	brne	.+40     	; 0x2316 <vfprintf+0xb8>
    22ee:	23 2d       	mov	r18, r3
    22f0:	20 61       	ori	r18, 0x10	; 16
    22f2:	1d c0       	rjmp	.+58     	; 0x232e <vfprintf+0xd0>
    22f4:	8d 32       	cpi	r24, 0x2D	; 45
    22f6:	61 f0       	breq	.+24     	; 0x2310 <vfprintf+0xb2>
    22f8:	80 33       	cpi	r24, 0x30	; 48
    22fa:	69 f4       	brne	.+26     	; 0x2316 <vfprintf+0xb8>
    22fc:	23 2d       	mov	r18, r3
    22fe:	21 60       	ori	r18, 0x01	; 1
    2300:	16 c0       	rjmp	.+44     	; 0x232e <vfprintf+0xd0>
    2302:	83 2d       	mov	r24, r3
    2304:	82 60       	ori	r24, 0x02	; 2
    2306:	38 2e       	mov	r3, r24
    2308:	e3 2d       	mov	r30, r3
    230a:	e4 60       	ori	r30, 0x04	; 4
    230c:	3e 2e       	mov	r3, r30
    230e:	2a c0       	rjmp	.+84     	; 0x2364 <vfprintf+0x106>
    2310:	f3 2d       	mov	r31, r3
    2312:	f8 60       	ori	r31, 0x08	; 8
    2314:	1d c0       	rjmp	.+58     	; 0x2350 <vfprintf+0xf2>
    2316:	37 fc       	sbrc	r3, 7
    2318:	2d c0       	rjmp	.+90     	; 0x2374 <vfprintf+0x116>
    231a:	20 ed       	ldi	r18, 0xD0	; 208
    231c:	28 0f       	add	r18, r24
    231e:	2a 30       	cpi	r18, 0x0A	; 10
    2320:	40 f0       	brcs	.+16     	; 0x2332 <vfprintf+0xd4>
    2322:	8e 32       	cpi	r24, 0x2E	; 46
    2324:	b9 f4       	brne	.+46     	; 0x2354 <vfprintf+0xf6>
    2326:	36 fc       	sbrc	r3, 6
    2328:	75 c1       	rjmp	.+746    	; 0x2614 <vfprintf+0x3b6>
    232a:	23 2d       	mov	r18, r3
    232c:	20 64       	ori	r18, 0x40	; 64
    232e:	32 2e       	mov	r3, r18
    2330:	19 c0       	rjmp	.+50     	; 0x2364 <vfprintf+0x106>
    2332:	36 fe       	sbrs	r3, 6
    2334:	06 c0       	rjmp	.+12     	; 0x2342 <vfprintf+0xe4>
    2336:	8a e0       	ldi	r24, 0x0A	; 10
    2338:	98 9e       	mul	r9, r24
    233a:	20 0d       	add	r18, r0
    233c:	11 24       	eor	r1, r1
    233e:	92 2e       	mov	r9, r18
    2340:	11 c0       	rjmp	.+34     	; 0x2364 <vfprintf+0x106>
    2342:	ea e0       	ldi	r30, 0x0A	; 10
    2344:	2e 9e       	mul	r2, r30
    2346:	20 0d       	add	r18, r0
    2348:	11 24       	eor	r1, r1
    234a:	22 2e       	mov	r2, r18
    234c:	f3 2d       	mov	r31, r3
    234e:	f0 62       	ori	r31, 0x20	; 32
    2350:	3f 2e       	mov	r3, r31
    2352:	08 c0       	rjmp	.+16     	; 0x2364 <vfprintf+0x106>
    2354:	8c 36       	cpi	r24, 0x6C	; 108
    2356:	21 f4       	brne	.+8      	; 0x2360 <vfprintf+0x102>
    2358:	83 2d       	mov	r24, r3
    235a:	80 68       	ori	r24, 0x80	; 128
    235c:	38 2e       	mov	r3, r24
    235e:	02 c0       	rjmp	.+4      	; 0x2364 <vfprintf+0x106>
    2360:	88 36       	cpi	r24, 0x68	; 104
    2362:	41 f4       	brne	.+16     	; 0x2374 <vfprintf+0x116>
    2364:	f7 01       	movw	r30, r14
    2366:	93 fd       	sbrc	r25, 3
    2368:	85 91       	lpm	r24, Z+
    236a:	93 ff       	sbrs	r25, 3
    236c:	81 91       	ld	r24, Z+
    236e:	7f 01       	movw	r14, r30
    2370:	81 11       	cpse	r24, r1
    2372:	b3 cf       	rjmp	.-154    	; 0x22da <vfprintf+0x7c>
    2374:	98 2f       	mov	r25, r24
    2376:	9f 7d       	andi	r25, 0xDF	; 223
    2378:	95 54       	subi	r25, 0x45	; 69
    237a:	93 30       	cpi	r25, 0x03	; 3
    237c:	28 f4       	brcc	.+10     	; 0x2388 <vfprintf+0x12a>
    237e:	0c 5f       	subi	r16, 0xFC	; 252
    2380:	1f 4f       	sbci	r17, 0xFF	; 255
    2382:	9f e3       	ldi	r25, 0x3F	; 63
    2384:	99 83       	std	Y+1, r25	; 0x01
    2386:	0d c0       	rjmp	.+26     	; 0x23a2 <vfprintf+0x144>
    2388:	83 36       	cpi	r24, 0x63	; 99
    238a:	31 f0       	breq	.+12     	; 0x2398 <vfprintf+0x13a>
    238c:	83 37       	cpi	r24, 0x73	; 115
    238e:	71 f0       	breq	.+28     	; 0x23ac <vfprintf+0x14e>
    2390:	83 35       	cpi	r24, 0x53	; 83
    2392:	09 f0       	breq	.+2      	; 0x2396 <vfprintf+0x138>
    2394:	55 c0       	rjmp	.+170    	; 0x2440 <vfprintf+0x1e2>
    2396:	20 c0       	rjmp	.+64     	; 0x23d8 <vfprintf+0x17a>
    2398:	f8 01       	movw	r30, r16
    239a:	80 81       	ld	r24, Z
    239c:	89 83       	std	Y+1, r24	; 0x01
    239e:	0e 5f       	subi	r16, 0xFE	; 254
    23a0:	1f 4f       	sbci	r17, 0xFF	; 255
    23a2:	88 24       	eor	r8, r8
    23a4:	83 94       	inc	r8
    23a6:	91 2c       	mov	r9, r1
    23a8:	53 01       	movw	r10, r6
    23aa:	12 c0       	rjmp	.+36     	; 0x23d0 <vfprintf+0x172>
    23ac:	28 01       	movw	r4, r16
    23ae:	f2 e0       	ldi	r31, 0x02	; 2
    23b0:	4f 0e       	add	r4, r31
    23b2:	51 1c       	adc	r5, r1
    23b4:	f8 01       	movw	r30, r16
    23b6:	a0 80       	ld	r10, Z
    23b8:	b1 80       	ldd	r11, Z+1	; 0x01
    23ba:	36 fe       	sbrs	r3, 6
    23bc:	03 c0       	rjmp	.+6      	; 0x23c4 <vfprintf+0x166>
    23be:	69 2d       	mov	r22, r9
    23c0:	70 e0       	ldi	r23, 0x00	; 0
    23c2:	02 c0       	rjmp	.+4      	; 0x23c8 <vfprintf+0x16a>
    23c4:	6f ef       	ldi	r22, 0xFF	; 255
    23c6:	7f ef       	ldi	r23, 0xFF	; 255
    23c8:	c5 01       	movw	r24, r10
    23ca:	8d d2       	rcall	.+1306   	; 0x28e6 <strnlen>
    23cc:	4c 01       	movw	r8, r24
    23ce:	82 01       	movw	r16, r4
    23d0:	f3 2d       	mov	r31, r3
    23d2:	ff 77       	andi	r31, 0x7F	; 127
    23d4:	3f 2e       	mov	r3, r31
    23d6:	15 c0       	rjmp	.+42     	; 0x2402 <vfprintf+0x1a4>
    23d8:	28 01       	movw	r4, r16
    23da:	22 e0       	ldi	r18, 0x02	; 2
    23dc:	42 0e       	add	r4, r18
    23de:	51 1c       	adc	r5, r1
    23e0:	f8 01       	movw	r30, r16
    23e2:	a0 80       	ld	r10, Z
    23e4:	b1 80       	ldd	r11, Z+1	; 0x01
    23e6:	36 fe       	sbrs	r3, 6
    23e8:	03 c0       	rjmp	.+6      	; 0x23f0 <vfprintf+0x192>
    23ea:	69 2d       	mov	r22, r9
    23ec:	70 e0       	ldi	r23, 0x00	; 0
    23ee:	02 c0       	rjmp	.+4      	; 0x23f4 <vfprintf+0x196>
    23f0:	6f ef       	ldi	r22, 0xFF	; 255
    23f2:	7f ef       	ldi	r23, 0xFF	; 255
    23f4:	c5 01       	movw	r24, r10
    23f6:	65 d2       	rcall	.+1226   	; 0x28c2 <strnlen_P>
    23f8:	4c 01       	movw	r8, r24
    23fa:	f3 2d       	mov	r31, r3
    23fc:	f0 68       	ori	r31, 0x80	; 128
    23fe:	3f 2e       	mov	r3, r31
    2400:	82 01       	movw	r16, r4
    2402:	33 fc       	sbrc	r3, 3
    2404:	19 c0       	rjmp	.+50     	; 0x2438 <vfprintf+0x1da>
    2406:	82 2d       	mov	r24, r2
    2408:	90 e0       	ldi	r25, 0x00	; 0
    240a:	88 16       	cp	r8, r24
    240c:	99 06       	cpc	r9, r25
    240e:	a0 f4       	brcc	.+40     	; 0x2438 <vfprintf+0x1da>
    2410:	b6 01       	movw	r22, r12
    2412:	80 e2       	ldi	r24, 0x20	; 32
    2414:	90 e0       	ldi	r25, 0x00	; 0
    2416:	72 d2       	rcall	.+1252   	; 0x28fc <fputc>
    2418:	2a 94       	dec	r2
    241a:	f5 cf       	rjmp	.-22     	; 0x2406 <vfprintf+0x1a8>
    241c:	f5 01       	movw	r30, r10
    241e:	37 fc       	sbrc	r3, 7
    2420:	85 91       	lpm	r24, Z+
    2422:	37 fe       	sbrs	r3, 7
    2424:	81 91       	ld	r24, Z+
    2426:	5f 01       	movw	r10, r30
    2428:	b6 01       	movw	r22, r12
    242a:	90 e0       	ldi	r25, 0x00	; 0
    242c:	67 d2       	rcall	.+1230   	; 0x28fc <fputc>
    242e:	21 10       	cpse	r2, r1
    2430:	2a 94       	dec	r2
    2432:	21 e0       	ldi	r18, 0x01	; 1
    2434:	82 1a       	sub	r8, r18
    2436:	91 08       	sbc	r9, r1
    2438:	81 14       	cp	r8, r1
    243a:	91 04       	cpc	r9, r1
    243c:	79 f7       	brne	.-34     	; 0x241c <vfprintf+0x1be>
    243e:	e1 c0       	rjmp	.+450    	; 0x2602 <vfprintf+0x3a4>
    2440:	84 36       	cpi	r24, 0x64	; 100
    2442:	11 f0       	breq	.+4      	; 0x2448 <vfprintf+0x1ea>
    2444:	89 36       	cpi	r24, 0x69	; 105
    2446:	39 f5       	brne	.+78     	; 0x2496 <vfprintf+0x238>
    2448:	f8 01       	movw	r30, r16
    244a:	37 fe       	sbrs	r3, 7
    244c:	07 c0       	rjmp	.+14     	; 0x245c <vfprintf+0x1fe>
    244e:	60 81       	ld	r22, Z
    2450:	71 81       	ldd	r23, Z+1	; 0x01
    2452:	82 81       	ldd	r24, Z+2	; 0x02
    2454:	93 81       	ldd	r25, Z+3	; 0x03
    2456:	0c 5f       	subi	r16, 0xFC	; 252
    2458:	1f 4f       	sbci	r17, 0xFF	; 255
    245a:	08 c0       	rjmp	.+16     	; 0x246c <vfprintf+0x20e>
    245c:	60 81       	ld	r22, Z
    245e:	71 81       	ldd	r23, Z+1	; 0x01
    2460:	07 2e       	mov	r0, r23
    2462:	00 0c       	add	r0, r0
    2464:	88 0b       	sbc	r24, r24
    2466:	99 0b       	sbc	r25, r25
    2468:	0e 5f       	subi	r16, 0xFE	; 254
    246a:	1f 4f       	sbci	r17, 0xFF	; 255
    246c:	f3 2d       	mov	r31, r3
    246e:	ff 76       	andi	r31, 0x6F	; 111
    2470:	3f 2e       	mov	r3, r31
    2472:	97 ff       	sbrs	r25, 7
    2474:	09 c0       	rjmp	.+18     	; 0x2488 <vfprintf+0x22a>
    2476:	90 95       	com	r25
    2478:	80 95       	com	r24
    247a:	70 95       	com	r23
    247c:	61 95       	neg	r22
    247e:	7f 4f       	sbci	r23, 0xFF	; 255
    2480:	8f 4f       	sbci	r24, 0xFF	; 255
    2482:	9f 4f       	sbci	r25, 0xFF	; 255
    2484:	f0 68       	ori	r31, 0x80	; 128
    2486:	3f 2e       	mov	r3, r31
    2488:	2a e0       	ldi	r18, 0x0A	; 10
    248a:	30 e0       	ldi	r19, 0x00	; 0
    248c:	a3 01       	movw	r20, r6
    248e:	72 d2       	rcall	.+1252   	; 0x2974 <__ultoa_invert>
    2490:	88 2e       	mov	r8, r24
    2492:	86 18       	sub	r8, r6
    2494:	44 c0       	rjmp	.+136    	; 0x251e <vfprintf+0x2c0>
    2496:	85 37       	cpi	r24, 0x75	; 117
    2498:	31 f4       	brne	.+12     	; 0x24a6 <vfprintf+0x248>
    249a:	23 2d       	mov	r18, r3
    249c:	2f 7e       	andi	r18, 0xEF	; 239
    249e:	b2 2e       	mov	r11, r18
    24a0:	2a e0       	ldi	r18, 0x0A	; 10
    24a2:	30 e0       	ldi	r19, 0x00	; 0
    24a4:	25 c0       	rjmp	.+74     	; 0x24f0 <vfprintf+0x292>
    24a6:	93 2d       	mov	r25, r3
    24a8:	99 7f       	andi	r25, 0xF9	; 249
    24aa:	b9 2e       	mov	r11, r25
    24ac:	8f 36       	cpi	r24, 0x6F	; 111
    24ae:	c1 f0       	breq	.+48     	; 0x24e0 <vfprintf+0x282>
    24b0:	18 f4       	brcc	.+6      	; 0x24b8 <vfprintf+0x25a>
    24b2:	88 35       	cpi	r24, 0x58	; 88
    24b4:	79 f0       	breq	.+30     	; 0x24d4 <vfprintf+0x276>
    24b6:	ae c0       	rjmp	.+348    	; 0x2614 <vfprintf+0x3b6>
    24b8:	80 37       	cpi	r24, 0x70	; 112
    24ba:	19 f0       	breq	.+6      	; 0x24c2 <vfprintf+0x264>
    24bc:	88 37       	cpi	r24, 0x78	; 120
    24be:	21 f0       	breq	.+8      	; 0x24c8 <vfprintf+0x26a>
    24c0:	a9 c0       	rjmp	.+338    	; 0x2614 <vfprintf+0x3b6>
    24c2:	e9 2f       	mov	r30, r25
    24c4:	e0 61       	ori	r30, 0x10	; 16
    24c6:	be 2e       	mov	r11, r30
    24c8:	b4 fe       	sbrs	r11, 4
    24ca:	0d c0       	rjmp	.+26     	; 0x24e6 <vfprintf+0x288>
    24cc:	fb 2d       	mov	r31, r11
    24ce:	f4 60       	ori	r31, 0x04	; 4
    24d0:	bf 2e       	mov	r11, r31
    24d2:	09 c0       	rjmp	.+18     	; 0x24e6 <vfprintf+0x288>
    24d4:	34 fe       	sbrs	r3, 4
    24d6:	0a c0       	rjmp	.+20     	; 0x24ec <vfprintf+0x28e>
    24d8:	29 2f       	mov	r18, r25
    24da:	26 60       	ori	r18, 0x06	; 6
    24dc:	b2 2e       	mov	r11, r18
    24de:	06 c0       	rjmp	.+12     	; 0x24ec <vfprintf+0x28e>
    24e0:	28 e0       	ldi	r18, 0x08	; 8
    24e2:	30 e0       	ldi	r19, 0x00	; 0
    24e4:	05 c0       	rjmp	.+10     	; 0x24f0 <vfprintf+0x292>
    24e6:	20 e1       	ldi	r18, 0x10	; 16
    24e8:	30 e0       	ldi	r19, 0x00	; 0
    24ea:	02 c0       	rjmp	.+4      	; 0x24f0 <vfprintf+0x292>
    24ec:	20 e1       	ldi	r18, 0x10	; 16
    24ee:	32 e0       	ldi	r19, 0x02	; 2
    24f0:	f8 01       	movw	r30, r16
    24f2:	b7 fe       	sbrs	r11, 7
    24f4:	07 c0       	rjmp	.+14     	; 0x2504 <vfprintf+0x2a6>
    24f6:	60 81       	ld	r22, Z
    24f8:	71 81       	ldd	r23, Z+1	; 0x01
    24fa:	82 81       	ldd	r24, Z+2	; 0x02
    24fc:	93 81       	ldd	r25, Z+3	; 0x03
    24fe:	0c 5f       	subi	r16, 0xFC	; 252
    2500:	1f 4f       	sbci	r17, 0xFF	; 255
    2502:	06 c0       	rjmp	.+12     	; 0x2510 <vfprintf+0x2b2>
    2504:	60 81       	ld	r22, Z
    2506:	71 81       	ldd	r23, Z+1	; 0x01
    2508:	80 e0       	ldi	r24, 0x00	; 0
    250a:	90 e0       	ldi	r25, 0x00	; 0
    250c:	0e 5f       	subi	r16, 0xFE	; 254
    250e:	1f 4f       	sbci	r17, 0xFF	; 255
    2510:	a3 01       	movw	r20, r6
    2512:	30 d2       	rcall	.+1120   	; 0x2974 <__ultoa_invert>
    2514:	88 2e       	mov	r8, r24
    2516:	86 18       	sub	r8, r6
    2518:	fb 2d       	mov	r31, r11
    251a:	ff 77       	andi	r31, 0x7F	; 127
    251c:	3f 2e       	mov	r3, r31
    251e:	36 fe       	sbrs	r3, 6
    2520:	0d c0       	rjmp	.+26     	; 0x253c <vfprintf+0x2de>
    2522:	23 2d       	mov	r18, r3
    2524:	2e 7f       	andi	r18, 0xFE	; 254
    2526:	a2 2e       	mov	r10, r18
    2528:	89 14       	cp	r8, r9
    252a:	58 f4       	brcc	.+22     	; 0x2542 <vfprintf+0x2e4>
    252c:	34 fe       	sbrs	r3, 4
    252e:	0b c0       	rjmp	.+22     	; 0x2546 <vfprintf+0x2e8>
    2530:	32 fc       	sbrc	r3, 2
    2532:	09 c0       	rjmp	.+18     	; 0x2546 <vfprintf+0x2e8>
    2534:	83 2d       	mov	r24, r3
    2536:	8e 7e       	andi	r24, 0xEE	; 238
    2538:	a8 2e       	mov	r10, r24
    253a:	05 c0       	rjmp	.+10     	; 0x2546 <vfprintf+0x2e8>
    253c:	b8 2c       	mov	r11, r8
    253e:	a3 2c       	mov	r10, r3
    2540:	03 c0       	rjmp	.+6      	; 0x2548 <vfprintf+0x2ea>
    2542:	b8 2c       	mov	r11, r8
    2544:	01 c0       	rjmp	.+2      	; 0x2548 <vfprintf+0x2ea>
    2546:	b9 2c       	mov	r11, r9
    2548:	a4 fe       	sbrs	r10, 4
    254a:	0f c0       	rjmp	.+30     	; 0x256a <vfprintf+0x30c>
    254c:	fe 01       	movw	r30, r28
    254e:	e8 0d       	add	r30, r8
    2550:	f1 1d       	adc	r31, r1
    2552:	80 81       	ld	r24, Z
    2554:	80 33       	cpi	r24, 0x30	; 48
    2556:	21 f4       	brne	.+8      	; 0x2560 <vfprintf+0x302>
    2558:	9a 2d       	mov	r25, r10
    255a:	99 7e       	andi	r25, 0xE9	; 233
    255c:	a9 2e       	mov	r10, r25
    255e:	09 c0       	rjmp	.+18     	; 0x2572 <vfprintf+0x314>
    2560:	a2 fe       	sbrs	r10, 2
    2562:	06 c0       	rjmp	.+12     	; 0x2570 <vfprintf+0x312>
    2564:	b3 94       	inc	r11
    2566:	b3 94       	inc	r11
    2568:	04 c0       	rjmp	.+8      	; 0x2572 <vfprintf+0x314>
    256a:	8a 2d       	mov	r24, r10
    256c:	86 78       	andi	r24, 0x86	; 134
    256e:	09 f0       	breq	.+2      	; 0x2572 <vfprintf+0x314>
    2570:	b3 94       	inc	r11
    2572:	a3 fc       	sbrc	r10, 3
    2574:	10 c0       	rjmp	.+32     	; 0x2596 <vfprintf+0x338>
    2576:	a0 fe       	sbrs	r10, 0
    2578:	06 c0       	rjmp	.+12     	; 0x2586 <vfprintf+0x328>
    257a:	b2 14       	cp	r11, r2
    257c:	80 f4       	brcc	.+32     	; 0x259e <vfprintf+0x340>
    257e:	28 0c       	add	r2, r8
    2580:	92 2c       	mov	r9, r2
    2582:	9b 18       	sub	r9, r11
    2584:	0d c0       	rjmp	.+26     	; 0x25a0 <vfprintf+0x342>
    2586:	b2 14       	cp	r11, r2
    2588:	58 f4       	brcc	.+22     	; 0x25a0 <vfprintf+0x342>
    258a:	b6 01       	movw	r22, r12
    258c:	80 e2       	ldi	r24, 0x20	; 32
    258e:	90 e0       	ldi	r25, 0x00	; 0
    2590:	b5 d1       	rcall	.+874    	; 0x28fc <fputc>
    2592:	b3 94       	inc	r11
    2594:	f8 cf       	rjmp	.-16     	; 0x2586 <vfprintf+0x328>
    2596:	b2 14       	cp	r11, r2
    2598:	18 f4       	brcc	.+6      	; 0x25a0 <vfprintf+0x342>
    259a:	2b 18       	sub	r2, r11
    259c:	02 c0       	rjmp	.+4      	; 0x25a2 <vfprintf+0x344>
    259e:	98 2c       	mov	r9, r8
    25a0:	21 2c       	mov	r2, r1
    25a2:	a4 fe       	sbrs	r10, 4
    25a4:	0f c0       	rjmp	.+30     	; 0x25c4 <vfprintf+0x366>
    25a6:	b6 01       	movw	r22, r12
    25a8:	80 e3       	ldi	r24, 0x30	; 48
    25aa:	90 e0       	ldi	r25, 0x00	; 0
    25ac:	a7 d1       	rcall	.+846    	; 0x28fc <fputc>
    25ae:	a2 fe       	sbrs	r10, 2
    25b0:	16 c0       	rjmp	.+44     	; 0x25de <vfprintf+0x380>
    25b2:	a1 fc       	sbrc	r10, 1
    25b4:	03 c0       	rjmp	.+6      	; 0x25bc <vfprintf+0x35e>
    25b6:	88 e7       	ldi	r24, 0x78	; 120
    25b8:	90 e0       	ldi	r25, 0x00	; 0
    25ba:	02 c0       	rjmp	.+4      	; 0x25c0 <vfprintf+0x362>
    25bc:	88 e5       	ldi	r24, 0x58	; 88
    25be:	90 e0       	ldi	r25, 0x00	; 0
    25c0:	b6 01       	movw	r22, r12
    25c2:	0c c0       	rjmp	.+24     	; 0x25dc <vfprintf+0x37e>
    25c4:	8a 2d       	mov	r24, r10
    25c6:	86 78       	andi	r24, 0x86	; 134
    25c8:	51 f0       	breq	.+20     	; 0x25de <vfprintf+0x380>
    25ca:	a1 fe       	sbrs	r10, 1
    25cc:	02 c0       	rjmp	.+4      	; 0x25d2 <vfprintf+0x374>
    25ce:	8b e2       	ldi	r24, 0x2B	; 43
    25d0:	01 c0       	rjmp	.+2      	; 0x25d4 <vfprintf+0x376>
    25d2:	80 e2       	ldi	r24, 0x20	; 32
    25d4:	a7 fc       	sbrc	r10, 7
    25d6:	8d e2       	ldi	r24, 0x2D	; 45
    25d8:	b6 01       	movw	r22, r12
    25da:	90 e0       	ldi	r25, 0x00	; 0
    25dc:	8f d1       	rcall	.+798    	; 0x28fc <fputc>
    25de:	89 14       	cp	r8, r9
    25e0:	30 f4       	brcc	.+12     	; 0x25ee <vfprintf+0x390>
    25e2:	b6 01       	movw	r22, r12
    25e4:	80 e3       	ldi	r24, 0x30	; 48
    25e6:	90 e0       	ldi	r25, 0x00	; 0
    25e8:	89 d1       	rcall	.+786    	; 0x28fc <fputc>
    25ea:	9a 94       	dec	r9
    25ec:	f8 cf       	rjmp	.-16     	; 0x25de <vfprintf+0x380>
    25ee:	8a 94       	dec	r8
    25f0:	f3 01       	movw	r30, r6
    25f2:	e8 0d       	add	r30, r8
    25f4:	f1 1d       	adc	r31, r1
    25f6:	80 81       	ld	r24, Z
    25f8:	b6 01       	movw	r22, r12
    25fa:	90 e0       	ldi	r25, 0x00	; 0
    25fc:	7f d1       	rcall	.+766    	; 0x28fc <fputc>
    25fe:	81 10       	cpse	r8, r1
    2600:	f6 cf       	rjmp	.-20     	; 0x25ee <vfprintf+0x390>
    2602:	22 20       	and	r2, r2
    2604:	09 f4       	brne	.+2      	; 0x2608 <vfprintf+0x3aa>
    2606:	4e ce       	rjmp	.-868    	; 0x22a4 <vfprintf+0x46>
    2608:	b6 01       	movw	r22, r12
    260a:	80 e2       	ldi	r24, 0x20	; 32
    260c:	90 e0       	ldi	r25, 0x00	; 0
    260e:	76 d1       	rcall	.+748    	; 0x28fc <fputc>
    2610:	2a 94       	dec	r2
    2612:	f7 cf       	rjmp	.-18     	; 0x2602 <vfprintf+0x3a4>
    2614:	f6 01       	movw	r30, r12
    2616:	86 81       	ldd	r24, Z+6	; 0x06
    2618:	97 81       	ldd	r25, Z+7	; 0x07
    261a:	02 c0       	rjmp	.+4      	; 0x2620 <vfprintf+0x3c2>
    261c:	8f ef       	ldi	r24, 0xFF	; 255
    261e:	9f ef       	ldi	r25, 0xFF	; 255
    2620:	2b 96       	adiw	r28, 0x0b	; 11
    2622:	cd bf       	out	0x3d, r28	; 61
    2624:	de bf       	out	0x3e, r29	; 62
    2626:	df 91       	pop	r29
    2628:	cf 91       	pop	r28
    262a:	1f 91       	pop	r17
    262c:	0f 91       	pop	r16
    262e:	ff 90       	pop	r15
    2630:	ef 90       	pop	r14
    2632:	df 90       	pop	r13
    2634:	cf 90       	pop	r12
    2636:	bf 90       	pop	r11
    2638:	af 90       	pop	r10
    263a:	9f 90       	pop	r9
    263c:	8f 90       	pop	r8
    263e:	7f 90       	pop	r7
    2640:	6f 90       	pop	r6
    2642:	5f 90       	pop	r5
    2644:	4f 90       	pop	r4
    2646:	3f 90       	pop	r3
    2648:	2f 90       	pop	r2
    264a:	08 95       	ret

0000264c <calloc>:
    264c:	0f 93       	push	r16
    264e:	1f 93       	push	r17
    2650:	cf 93       	push	r28
    2652:	df 93       	push	r29
    2654:	86 9f       	mul	r24, r22
    2656:	80 01       	movw	r16, r0
    2658:	87 9f       	mul	r24, r23
    265a:	10 0d       	add	r17, r0
    265c:	96 9f       	mul	r25, r22
    265e:	10 0d       	add	r17, r0
    2660:	11 24       	eor	r1, r1
    2662:	c8 01       	movw	r24, r16
    2664:	0d d0       	rcall	.+26     	; 0x2680 <malloc>
    2666:	ec 01       	movw	r28, r24
    2668:	00 97       	sbiw	r24, 0x00	; 0
    266a:	21 f0       	breq	.+8      	; 0x2674 <calloc+0x28>
    266c:	a8 01       	movw	r20, r16
    266e:	60 e0       	ldi	r22, 0x00	; 0
    2670:	70 e0       	ldi	r23, 0x00	; 0
    2672:	32 d1       	rcall	.+612    	; 0x28d8 <memset>
    2674:	ce 01       	movw	r24, r28
    2676:	df 91       	pop	r29
    2678:	cf 91       	pop	r28
    267a:	1f 91       	pop	r17
    267c:	0f 91       	pop	r16
    267e:	08 95       	ret

00002680 <malloc>:
    2680:	0f 93       	push	r16
    2682:	1f 93       	push	r17
    2684:	cf 93       	push	r28
    2686:	df 93       	push	r29
    2688:	82 30       	cpi	r24, 0x02	; 2
    268a:	91 05       	cpc	r25, r1
    268c:	10 f4       	brcc	.+4      	; 0x2692 <malloc+0x12>
    268e:	82 e0       	ldi	r24, 0x02	; 2
    2690:	90 e0       	ldi	r25, 0x00	; 0
    2692:	e0 91 06 22 	lds	r30, 0x2206	; 0x802206 <__flp>
    2696:	f0 91 07 22 	lds	r31, 0x2207	; 0x802207 <__flp+0x1>
    269a:	20 e0       	ldi	r18, 0x00	; 0
    269c:	30 e0       	ldi	r19, 0x00	; 0
    269e:	a0 e0       	ldi	r26, 0x00	; 0
    26a0:	b0 e0       	ldi	r27, 0x00	; 0
    26a2:	30 97       	sbiw	r30, 0x00	; 0
    26a4:	19 f1       	breq	.+70     	; 0x26ec <malloc+0x6c>
    26a6:	40 81       	ld	r20, Z
    26a8:	51 81       	ldd	r21, Z+1	; 0x01
    26aa:	02 81       	ldd	r16, Z+2	; 0x02
    26ac:	13 81       	ldd	r17, Z+3	; 0x03
    26ae:	48 17       	cp	r20, r24
    26b0:	59 07       	cpc	r21, r25
    26b2:	c8 f0       	brcs	.+50     	; 0x26e6 <malloc+0x66>
    26b4:	84 17       	cp	r24, r20
    26b6:	95 07       	cpc	r25, r21
    26b8:	69 f4       	brne	.+26     	; 0x26d4 <malloc+0x54>
    26ba:	10 97       	sbiw	r26, 0x00	; 0
    26bc:	31 f0       	breq	.+12     	; 0x26ca <malloc+0x4a>
    26be:	12 96       	adiw	r26, 0x02	; 2
    26c0:	0c 93       	st	X, r16
    26c2:	12 97       	sbiw	r26, 0x02	; 2
    26c4:	13 96       	adiw	r26, 0x03	; 3
    26c6:	1c 93       	st	X, r17
    26c8:	27 c0       	rjmp	.+78     	; 0x2718 <malloc+0x98>
    26ca:	00 93 06 22 	sts	0x2206, r16	; 0x802206 <__flp>
    26ce:	10 93 07 22 	sts	0x2207, r17	; 0x802207 <__flp+0x1>
    26d2:	22 c0       	rjmp	.+68     	; 0x2718 <malloc+0x98>
    26d4:	21 15       	cp	r18, r1
    26d6:	31 05       	cpc	r19, r1
    26d8:	19 f0       	breq	.+6      	; 0x26e0 <malloc+0x60>
    26da:	42 17       	cp	r20, r18
    26dc:	53 07       	cpc	r21, r19
    26de:	18 f4       	brcc	.+6      	; 0x26e6 <malloc+0x66>
    26e0:	9a 01       	movw	r18, r20
    26e2:	bd 01       	movw	r22, r26
    26e4:	ef 01       	movw	r28, r30
    26e6:	df 01       	movw	r26, r30
    26e8:	f8 01       	movw	r30, r16
    26ea:	db cf       	rjmp	.-74     	; 0x26a2 <malloc+0x22>
    26ec:	21 15       	cp	r18, r1
    26ee:	31 05       	cpc	r19, r1
    26f0:	f9 f0       	breq	.+62     	; 0x2730 <malloc+0xb0>
    26f2:	28 1b       	sub	r18, r24
    26f4:	39 0b       	sbc	r19, r25
    26f6:	24 30       	cpi	r18, 0x04	; 4
    26f8:	31 05       	cpc	r19, r1
    26fa:	80 f4       	brcc	.+32     	; 0x271c <malloc+0x9c>
    26fc:	8a 81       	ldd	r24, Y+2	; 0x02
    26fe:	9b 81       	ldd	r25, Y+3	; 0x03
    2700:	61 15       	cp	r22, r1
    2702:	71 05       	cpc	r23, r1
    2704:	21 f0       	breq	.+8      	; 0x270e <malloc+0x8e>
    2706:	fb 01       	movw	r30, r22
    2708:	82 83       	std	Z+2, r24	; 0x02
    270a:	93 83       	std	Z+3, r25	; 0x03
    270c:	04 c0       	rjmp	.+8      	; 0x2716 <malloc+0x96>
    270e:	80 93 06 22 	sts	0x2206, r24	; 0x802206 <__flp>
    2712:	90 93 07 22 	sts	0x2207, r25	; 0x802207 <__flp+0x1>
    2716:	fe 01       	movw	r30, r28
    2718:	32 96       	adiw	r30, 0x02	; 2
    271a:	44 c0       	rjmp	.+136    	; 0x27a4 <malloc+0x124>
    271c:	fe 01       	movw	r30, r28
    271e:	e2 0f       	add	r30, r18
    2720:	f3 1f       	adc	r31, r19
    2722:	81 93       	st	Z+, r24
    2724:	91 93       	st	Z+, r25
    2726:	22 50       	subi	r18, 0x02	; 2
    2728:	31 09       	sbc	r19, r1
    272a:	28 83       	st	Y, r18
    272c:	39 83       	std	Y+1, r19	; 0x01
    272e:	3a c0       	rjmp	.+116    	; 0x27a4 <malloc+0x124>
    2730:	20 91 04 22 	lds	r18, 0x2204	; 0x802204 <__brkval>
    2734:	30 91 05 22 	lds	r19, 0x2205	; 0x802205 <__brkval+0x1>
    2738:	23 2b       	or	r18, r19
    273a:	41 f4       	brne	.+16     	; 0x274c <malloc+0xcc>
    273c:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    2740:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    2744:	20 93 04 22 	sts	0x2204, r18	; 0x802204 <__brkval>
    2748:	30 93 05 22 	sts	0x2205, r19	; 0x802205 <__brkval+0x1>
    274c:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
    2750:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
    2754:	21 15       	cp	r18, r1
    2756:	31 05       	cpc	r19, r1
    2758:	41 f4       	brne	.+16     	; 0x276a <malloc+0xea>
    275a:	2d b7       	in	r18, 0x3d	; 61
    275c:	3e b7       	in	r19, 0x3e	; 62
    275e:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    2762:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    2766:	24 1b       	sub	r18, r20
    2768:	35 0b       	sbc	r19, r21
    276a:	e0 91 04 22 	lds	r30, 0x2204	; 0x802204 <__brkval>
    276e:	f0 91 05 22 	lds	r31, 0x2205	; 0x802205 <__brkval+0x1>
    2772:	e2 17       	cp	r30, r18
    2774:	f3 07       	cpc	r31, r19
    2776:	a0 f4       	brcc	.+40     	; 0x27a0 <malloc+0x120>
    2778:	2e 1b       	sub	r18, r30
    277a:	3f 0b       	sbc	r19, r31
    277c:	28 17       	cp	r18, r24
    277e:	39 07       	cpc	r19, r25
    2780:	78 f0       	brcs	.+30     	; 0x27a0 <malloc+0x120>
    2782:	ac 01       	movw	r20, r24
    2784:	4e 5f       	subi	r20, 0xFE	; 254
    2786:	5f 4f       	sbci	r21, 0xFF	; 255
    2788:	24 17       	cp	r18, r20
    278a:	35 07       	cpc	r19, r21
    278c:	48 f0       	brcs	.+18     	; 0x27a0 <malloc+0x120>
    278e:	4e 0f       	add	r20, r30
    2790:	5f 1f       	adc	r21, r31
    2792:	40 93 04 22 	sts	0x2204, r20	; 0x802204 <__brkval>
    2796:	50 93 05 22 	sts	0x2205, r21	; 0x802205 <__brkval+0x1>
    279a:	81 93       	st	Z+, r24
    279c:	91 93       	st	Z+, r25
    279e:	02 c0       	rjmp	.+4      	; 0x27a4 <malloc+0x124>
    27a0:	e0 e0       	ldi	r30, 0x00	; 0
    27a2:	f0 e0       	ldi	r31, 0x00	; 0
    27a4:	cf 01       	movw	r24, r30
    27a6:	df 91       	pop	r29
    27a8:	cf 91       	pop	r28
    27aa:	1f 91       	pop	r17
    27ac:	0f 91       	pop	r16
    27ae:	08 95       	ret

000027b0 <free>:
    27b0:	cf 93       	push	r28
    27b2:	df 93       	push	r29
    27b4:	00 97       	sbiw	r24, 0x00	; 0
    27b6:	09 f4       	brne	.+2      	; 0x27ba <free+0xa>
    27b8:	81 c0       	rjmp	.+258    	; 0x28bc <free+0x10c>
    27ba:	fc 01       	movw	r30, r24
    27bc:	32 97       	sbiw	r30, 0x02	; 2
    27be:	12 82       	std	Z+2, r1	; 0x02
    27c0:	13 82       	std	Z+3, r1	; 0x03
    27c2:	a0 91 06 22 	lds	r26, 0x2206	; 0x802206 <__flp>
    27c6:	b0 91 07 22 	lds	r27, 0x2207	; 0x802207 <__flp+0x1>
    27ca:	10 97       	sbiw	r26, 0x00	; 0
    27cc:	81 f4       	brne	.+32     	; 0x27ee <free+0x3e>
    27ce:	20 81       	ld	r18, Z
    27d0:	31 81       	ldd	r19, Z+1	; 0x01
    27d2:	82 0f       	add	r24, r18
    27d4:	93 1f       	adc	r25, r19
    27d6:	20 91 04 22 	lds	r18, 0x2204	; 0x802204 <__brkval>
    27da:	30 91 05 22 	lds	r19, 0x2205	; 0x802205 <__brkval+0x1>
    27de:	28 17       	cp	r18, r24
    27e0:	39 07       	cpc	r19, r25
    27e2:	51 f5       	brne	.+84     	; 0x2838 <free+0x88>
    27e4:	e0 93 04 22 	sts	0x2204, r30	; 0x802204 <__brkval>
    27e8:	f0 93 05 22 	sts	0x2205, r31	; 0x802205 <__brkval+0x1>
    27ec:	67 c0       	rjmp	.+206    	; 0x28bc <free+0x10c>
    27ee:	ed 01       	movw	r28, r26
    27f0:	20 e0       	ldi	r18, 0x00	; 0
    27f2:	30 e0       	ldi	r19, 0x00	; 0
    27f4:	ce 17       	cp	r28, r30
    27f6:	df 07       	cpc	r29, r31
    27f8:	40 f4       	brcc	.+16     	; 0x280a <free+0x5a>
    27fa:	4a 81       	ldd	r20, Y+2	; 0x02
    27fc:	5b 81       	ldd	r21, Y+3	; 0x03
    27fe:	9e 01       	movw	r18, r28
    2800:	41 15       	cp	r20, r1
    2802:	51 05       	cpc	r21, r1
    2804:	f1 f0       	breq	.+60     	; 0x2842 <free+0x92>
    2806:	ea 01       	movw	r28, r20
    2808:	f5 cf       	rjmp	.-22     	; 0x27f4 <free+0x44>
    280a:	c2 83       	std	Z+2, r28	; 0x02
    280c:	d3 83       	std	Z+3, r29	; 0x03
    280e:	40 81       	ld	r20, Z
    2810:	51 81       	ldd	r21, Z+1	; 0x01
    2812:	84 0f       	add	r24, r20
    2814:	95 1f       	adc	r25, r21
    2816:	c8 17       	cp	r28, r24
    2818:	d9 07       	cpc	r29, r25
    281a:	59 f4       	brne	.+22     	; 0x2832 <free+0x82>
    281c:	88 81       	ld	r24, Y
    281e:	99 81       	ldd	r25, Y+1	; 0x01
    2820:	84 0f       	add	r24, r20
    2822:	95 1f       	adc	r25, r21
    2824:	02 96       	adiw	r24, 0x02	; 2
    2826:	80 83       	st	Z, r24
    2828:	91 83       	std	Z+1, r25	; 0x01
    282a:	8a 81       	ldd	r24, Y+2	; 0x02
    282c:	9b 81       	ldd	r25, Y+3	; 0x03
    282e:	82 83       	std	Z+2, r24	; 0x02
    2830:	93 83       	std	Z+3, r25	; 0x03
    2832:	21 15       	cp	r18, r1
    2834:	31 05       	cpc	r19, r1
    2836:	29 f4       	brne	.+10     	; 0x2842 <free+0x92>
    2838:	e0 93 06 22 	sts	0x2206, r30	; 0x802206 <__flp>
    283c:	f0 93 07 22 	sts	0x2207, r31	; 0x802207 <__flp+0x1>
    2840:	3d c0       	rjmp	.+122    	; 0x28bc <free+0x10c>
    2842:	e9 01       	movw	r28, r18
    2844:	ea 83       	std	Y+2, r30	; 0x02
    2846:	fb 83       	std	Y+3, r31	; 0x03
    2848:	49 91       	ld	r20, Y+
    284a:	59 91       	ld	r21, Y+
    284c:	c4 0f       	add	r28, r20
    284e:	d5 1f       	adc	r29, r21
    2850:	ec 17       	cp	r30, r28
    2852:	fd 07       	cpc	r31, r29
    2854:	61 f4       	brne	.+24     	; 0x286e <free+0xbe>
    2856:	80 81       	ld	r24, Z
    2858:	91 81       	ldd	r25, Z+1	; 0x01
    285a:	84 0f       	add	r24, r20
    285c:	95 1f       	adc	r25, r21
    285e:	02 96       	adiw	r24, 0x02	; 2
    2860:	e9 01       	movw	r28, r18
    2862:	88 83       	st	Y, r24
    2864:	99 83       	std	Y+1, r25	; 0x01
    2866:	82 81       	ldd	r24, Z+2	; 0x02
    2868:	93 81       	ldd	r25, Z+3	; 0x03
    286a:	8a 83       	std	Y+2, r24	; 0x02
    286c:	9b 83       	std	Y+3, r25	; 0x03
    286e:	e0 e0       	ldi	r30, 0x00	; 0
    2870:	f0 e0       	ldi	r31, 0x00	; 0
    2872:	12 96       	adiw	r26, 0x02	; 2
    2874:	8d 91       	ld	r24, X+
    2876:	9c 91       	ld	r25, X
    2878:	13 97       	sbiw	r26, 0x03	; 3
    287a:	00 97       	sbiw	r24, 0x00	; 0
    287c:	19 f0       	breq	.+6      	; 0x2884 <free+0xd4>
    287e:	fd 01       	movw	r30, r26
    2880:	dc 01       	movw	r26, r24
    2882:	f7 cf       	rjmp	.-18     	; 0x2872 <free+0xc2>
    2884:	8d 91       	ld	r24, X+
    2886:	9c 91       	ld	r25, X
    2888:	11 97       	sbiw	r26, 0x01	; 1
    288a:	9d 01       	movw	r18, r26
    288c:	2e 5f       	subi	r18, 0xFE	; 254
    288e:	3f 4f       	sbci	r19, 0xFF	; 255
    2890:	82 0f       	add	r24, r18
    2892:	93 1f       	adc	r25, r19
    2894:	20 91 04 22 	lds	r18, 0x2204	; 0x802204 <__brkval>
    2898:	30 91 05 22 	lds	r19, 0x2205	; 0x802205 <__brkval+0x1>
    289c:	28 17       	cp	r18, r24
    289e:	39 07       	cpc	r19, r25
    28a0:	69 f4       	brne	.+26     	; 0x28bc <free+0x10c>
    28a2:	30 97       	sbiw	r30, 0x00	; 0
    28a4:	29 f4       	brne	.+10     	; 0x28b0 <free+0x100>
    28a6:	10 92 06 22 	sts	0x2206, r1	; 0x802206 <__flp>
    28aa:	10 92 07 22 	sts	0x2207, r1	; 0x802207 <__flp+0x1>
    28ae:	02 c0       	rjmp	.+4      	; 0x28b4 <free+0x104>
    28b0:	12 82       	std	Z+2, r1	; 0x02
    28b2:	13 82       	std	Z+3, r1	; 0x03
    28b4:	a0 93 04 22 	sts	0x2204, r26	; 0x802204 <__brkval>
    28b8:	b0 93 05 22 	sts	0x2205, r27	; 0x802205 <__brkval+0x1>
    28bc:	df 91       	pop	r29
    28be:	cf 91       	pop	r28
    28c0:	08 95       	ret

000028c2 <strnlen_P>:
    28c2:	fc 01       	movw	r30, r24
    28c4:	05 90       	lpm	r0, Z+
    28c6:	61 50       	subi	r22, 0x01	; 1
    28c8:	70 40       	sbci	r23, 0x00	; 0
    28ca:	01 10       	cpse	r0, r1
    28cc:	d8 f7       	brcc	.-10     	; 0x28c4 <strnlen_P+0x2>
    28ce:	80 95       	com	r24
    28d0:	90 95       	com	r25
    28d2:	8e 0f       	add	r24, r30
    28d4:	9f 1f       	adc	r25, r31
    28d6:	08 95       	ret

000028d8 <memset>:
    28d8:	dc 01       	movw	r26, r24
    28da:	01 c0       	rjmp	.+2      	; 0x28de <memset+0x6>
    28dc:	6d 93       	st	X+, r22
    28de:	41 50       	subi	r20, 0x01	; 1
    28e0:	50 40       	sbci	r21, 0x00	; 0
    28e2:	e0 f7       	brcc	.-8      	; 0x28dc <memset+0x4>
    28e4:	08 95       	ret

000028e6 <strnlen>:
    28e6:	fc 01       	movw	r30, r24
    28e8:	61 50       	subi	r22, 0x01	; 1
    28ea:	70 40       	sbci	r23, 0x00	; 0
    28ec:	01 90       	ld	r0, Z+
    28ee:	01 10       	cpse	r0, r1
    28f0:	d8 f7       	brcc	.-10     	; 0x28e8 <strnlen+0x2>
    28f2:	80 95       	com	r24
    28f4:	90 95       	com	r25
    28f6:	8e 0f       	add	r24, r30
    28f8:	9f 1f       	adc	r25, r31
    28fa:	08 95       	ret

000028fc <fputc>:
    28fc:	0f 93       	push	r16
    28fe:	1f 93       	push	r17
    2900:	cf 93       	push	r28
    2902:	df 93       	push	r29
    2904:	fb 01       	movw	r30, r22
    2906:	23 81       	ldd	r18, Z+3	; 0x03
    2908:	21 fd       	sbrc	r18, 1
    290a:	03 c0       	rjmp	.+6      	; 0x2912 <fputc+0x16>
    290c:	8f ef       	ldi	r24, 0xFF	; 255
    290e:	9f ef       	ldi	r25, 0xFF	; 255
    2910:	2c c0       	rjmp	.+88     	; 0x296a <fputc+0x6e>
    2912:	22 ff       	sbrs	r18, 2
    2914:	16 c0       	rjmp	.+44     	; 0x2942 <fputc+0x46>
    2916:	46 81       	ldd	r20, Z+6	; 0x06
    2918:	57 81       	ldd	r21, Z+7	; 0x07
    291a:	24 81       	ldd	r18, Z+4	; 0x04
    291c:	35 81       	ldd	r19, Z+5	; 0x05
    291e:	42 17       	cp	r20, r18
    2920:	53 07       	cpc	r21, r19
    2922:	44 f4       	brge	.+16     	; 0x2934 <fputc+0x38>
    2924:	a0 81       	ld	r26, Z
    2926:	b1 81       	ldd	r27, Z+1	; 0x01
    2928:	9d 01       	movw	r18, r26
    292a:	2f 5f       	subi	r18, 0xFF	; 255
    292c:	3f 4f       	sbci	r19, 0xFF	; 255
    292e:	20 83       	st	Z, r18
    2930:	31 83       	std	Z+1, r19	; 0x01
    2932:	8c 93       	st	X, r24
    2934:	26 81       	ldd	r18, Z+6	; 0x06
    2936:	37 81       	ldd	r19, Z+7	; 0x07
    2938:	2f 5f       	subi	r18, 0xFF	; 255
    293a:	3f 4f       	sbci	r19, 0xFF	; 255
    293c:	26 83       	std	Z+6, r18	; 0x06
    293e:	37 83       	std	Z+7, r19	; 0x07
    2940:	14 c0       	rjmp	.+40     	; 0x296a <fputc+0x6e>
    2942:	8b 01       	movw	r16, r22
    2944:	ec 01       	movw	r28, r24
    2946:	fb 01       	movw	r30, r22
    2948:	00 84       	ldd	r0, Z+8	; 0x08
    294a:	f1 85       	ldd	r31, Z+9	; 0x09
    294c:	e0 2d       	mov	r30, r0
    294e:	19 95       	eicall
    2950:	89 2b       	or	r24, r25
    2952:	e1 f6       	brne	.-72     	; 0x290c <fputc+0x10>
    2954:	d8 01       	movw	r26, r16
    2956:	16 96       	adiw	r26, 0x06	; 6
    2958:	8d 91       	ld	r24, X+
    295a:	9c 91       	ld	r25, X
    295c:	17 97       	sbiw	r26, 0x07	; 7
    295e:	01 96       	adiw	r24, 0x01	; 1
    2960:	16 96       	adiw	r26, 0x06	; 6
    2962:	8d 93       	st	X+, r24
    2964:	9c 93       	st	X, r25
    2966:	17 97       	sbiw	r26, 0x07	; 7
    2968:	ce 01       	movw	r24, r28
    296a:	df 91       	pop	r29
    296c:	cf 91       	pop	r28
    296e:	1f 91       	pop	r17
    2970:	0f 91       	pop	r16
    2972:	08 95       	ret

00002974 <__ultoa_invert>:
    2974:	fa 01       	movw	r30, r20
    2976:	aa 27       	eor	r26, r26
    2978:	28 30       	cpi	r18, 0x08	; 8
    297a:	51 f1       	breq	.+84     	; 0x29d0 <__ultoa_invert+0x5c>
    297c:	20 31       	cpi	r18, 0x10	; 16
    297e:	81 f1       	breq	.+96     	; 0x29e0 <__ultoa_invert+0x6c>
    2980:	e8 94       	clt
    2982:	6f 93       	push	r22
    2984:	6e 7f       	andi	r22, 0xFE	; 254
    2986:	6e 5f       	subi	r22, 0xFE	; 254
    2988:	7f 4f       	sbci	r23, 0xFF	; 255
    298a:	8f 4f       	sbci	r24, 0xFF	; 255
    298c:	9f 4f       	sbci	r25, 0xFF	; 255
    298e:	af 4f       	sbci	r26, 0xFF	; 255
    2990:	b1 e0       	ldi	r27, 0x01	; 1
    2992:	3e d0       	rcall	.+124    	; 0x2a10 <__ultoa_invert+0x9c>
    2994:	b4 e0       	ldi	r27, 0x04	; 4
    2996:	3c d0       	rcall	.+120    	; 0x2a10 <__ultoa_invert+0x9c>
    2998:	67 0f       	add	r22, r23
    299a:	78 1f       	adc	r23, r24
    299c:	89 1f       	adc	r24, r25
    299e:	9a 1f       	adc	r25, r26
    29a0:	a1 1d       	adc	r26, r1
    29a2:	68 0f       	add	r22, r24
    29a4:	79 1f       	adc	r23, r25
    29a6:	8a 1f       	adc	r24, r26
    29a8:	91 1d       	adc	r25, r1
    29aa:	a1 1d       	adc	r26, r1
    29ac:	6a 0f       	add	r22, r26
    29ae:	71 1d       	adc	r23, r1
    29b0:	81 1d       	adc	r24, r1
    29b2:	91 1d       	adc	r25, r1
    29b4:	a1 1d       	adc	r26, r1
    29b6:	20 d0       	rcall	.+64     	; 0x29f8 <__ultoa_invert+0x84>
    29b8:	09 f4       	brne	.+2      	; 0x29bc <__ultoa_invert+0x48>
    29ba:	68 94       	set
    29bc:	3f 91       	pop	r19
    29be:	2a e0       	ldi	r18, 0x0A	; 10
    29c0:	26 9f       	mul	r18, r22
    29c2:	11 24       	eor	r1, r1
    29c4:	30 19       	sub	r19, r0
    29c6:	30 5d       	subi	r19, 0xD0	; 208
    29c8:	31 93       	st	Z+, r19
    29ca:	de f6       	brtc	.-74     	; 0x2982 <__ultoa_invert+0xe>
    29cc:	cf 01       	movw	r24, r30
    29ce:	08 95       	ret
    29d0:	46 2f       	mov	r20, r22
    29d2:	47 70       	andi	r20, 0x07	; 7
    29d4:	40 5d       	subi	r20, 0xD0	; 208
    29d6:	41 93       	st	Z+, r20
    29d8:	b3 e0       	ldi	r27, 0x03	; 3
    29da:	0f d0       	rcall	.+30     	; 0x29fa <__ultoa_invert+0x86>
    29dc:	c9 f7       	brne	.-14     	; 0x29d0 <__ultoa_invert+0x5c>
    29de:	f6 cf       	rjmp	.-20     	; 0x29cc <__ultoa_invert+0x58>
    29e0:	46 2f       	mov	r20, r22
    29e2:	4f 70       	andi	r20, 0x0F	; 15
    29e4:	40 5d       	subi	r20, 0xD0	; 208
    29e6:	4a 33       	cpi	r20, 0x3A	; 58
    29e8:	18 f0       	brcs	.+6      	; 0x29f0 <__ultoa_invert+0x7c>
    29ea:	49 5d       	subi	r20, 0xD9	; 217
    29ec:	31 fd       	sbrc	r19, 1
    29ee:	40 52       	subi	r20, 0x20	; 32
    29f0:	41 93       	st	Z+, r20
    29f2:	02 d0       	rcall	.+4      	; 0x29f8 <__ultoa_invert+0x84>
    29f4:	a9 f7       	brne	.-22     	; 0x29e0 <__ultoa_invert+0x6c>
    29f6:	ea cf       	rjmp	.-44     	; 0x29cc <__ultoa_invert+0x58>
    29f8:	b4 e0       	ldi	r27, 0x04	; 4
    29fa:	a6 95       	lsr	r26
    29fc:	97 95       	ror	r25
    29fe:	87 95       	ror	r24
    2a00:	77 95       	ror	r23
    2a02:	67 95       	ror	r22
    2a04:	ba 95       	dec	r27
    2a06:	c9 f7       	brne	.-14     	; 0x29fa <__ultoa_invert+0x86>
    2a08:	00 97       	sbiw	r24, 0x00	; 0
    2a0a:	61 05       	cpc	r22, r1
    2a0c:	71 05       	cpc	r23, r1
    2a0e:	08 95       	ret
    2a10:	9b 01       	movw	r18, r22
    2a12:	ac 01       	movw	r20, r24
    2a14:	0a 2e       	mov	r0, r26
    2a16:	06 94       	lsr	r0
    2a18:	57 95       	ror	r21
    2a1a:	47 95       	ror	r20
    2a1c:	37 95       	ror	r19
    2a1e:	27 95       	ror	r18
    2a20:	ba 95       	dec	r27
    2a22:	c9 f7       	brne	.-14     	; 0x2a16 <__ultoa_invert+0xa2>
    2a24:	62 0f       	add	r22, r18
    2a26:	73 1f       	adc	r23, r19
    2a28:	84 1f       	adc	r24, r20
    2a2a:	95 1f       	adc	r25, r21
    2a2c:	a0 1d       	adc	r26, r0
    2a2e:	08 95       	ret

00002a30 <_exit>:
    2a30:	f8 94       	cli

00002a32 <__stop_program>:
    2a32:	ff cf       	rjmp	.-2      	; 0x2a32 <__stop_program>
