var pipelineJSON={"130":{"nodes":[{"name":"Loop Orch", "id":257, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":258, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":259, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":260, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":261, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":262, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":263, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":265, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":266, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":267, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":268, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":269, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":270, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":271, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":272, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":273, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":274, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":276, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":257, "to":258, "details":[{"type":"table", "Width":"1"}]}, {"from":260, "to":263, "details":[{"type":"table", "Width":"1"}]}, {"from":261, "to":262, "details":[{"type":"table", "Width":"1"}]}, {"from":261, "to":266, "details":[{"type":"table", "Width":"1"}]}, {"from":261, "to":265, "details":[{"type":"table", "Width":"1"}]}, {"from":261, "to":263, "details":[{"type":"table", "Width":"1"}]}, {"from":262, "to":263, "details":[{"type":"table", "Width":"1"}]}, {"from":262, "to":257, "details":[{"type":"table", "Width":"1"}]}, {"from":263, "to":262, "details":[{"type":"table", "Width":"1"}]}, {"from":265, "to":276, "details":[{"type":"table", "Width":"25"}]}, {"from":265, "to":273, "details":[{"type":"table", "Width":"25"}]}, {"from":266, "to":272, "details":[{"type":"table", "Width":"32"}]}, {"from":266, "to":270, "details":[{"type":"table", "Width":"32"}]}, {"from":266, "to":258, "details":[{"type":"table", "Width":"32"}]}, {"from":267, "to":269, "details":[{"type":"table", "Width":"64"}]}, {"from":268, "to":269, "details":[{"type":"table", "Width":"64"}]}, {"from":269, "to":270, "details":[{"type":"table", "Width":"64"}]}, {"from":270, "to":271, "details":[{"type":"table", "Width":"64"}]}, {"from":271, "to":258, "details":[{"type":"table", "Width":"64"}]}, {"from":272, "to":266, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":273, "to":274, "details":[{"type":"table", "Width":"1"}]}, {"from":273, "to":258, "details":[{"type":"table", "Width":"1"}]}, {"from":274, "to":266, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":274, "to":265, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":274, "to":258, "details":[{"type":"table", "Width":"1"}]}, {"from":274, "to":263, "details":[{"type":"table", "Width":"1"}]}, {"from":276, "to":265, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "134":{"nodes":[{"name":"Loop Orch", "id":278, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":279, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":280, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":281, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":282, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":283, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":284, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":286, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":287, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":288, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":289, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":290, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":291, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":292, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":293, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":294, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":295, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":297, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":278, "to":279, "details":[{"type":"table", "Width":"1"}]}, {"from":281, "to":284, "details":[{"type":"table", "Width":"1"}]}, {"from":282, "to":283, "details":[{"type":"table", "Width":"1"}]}, {"from":282, "to":287, "details":[{"type":"table", "Width":"1"}]}, {"from":282, "to":286, "details":[{"type":"table", "Width":"1"}]}, {"from":282, "to":284, "details":[{"type":"table", "Width":"1"}]}, {"from":283, "to":284, "details":[{"type":"table", "Width":"1"}]}, {"from":283, "to":278, "details":[{"type":"table", "Width":"1"}]}, {"from":284, "to":283, "details":[{"type":"table", "Width":"1"}]}, {"from":286, "to":297, "details":[{"type":"table", "Width":"25"}]}, {"from":286, "to":294, "details":[{"type":"table", "Width":"25"}]}, {"from":287, "to":293, "details":[{"type":"table", "Width":"32"}]}, {"from":287, "to":291, "details":[{"type":"table", "Width":"32"}]}, {"from":287, "to":279, "details":[{"type":"table", "Width":"32"}]}, {"from":288, "to":290, "details":[{"type":"table", "Width":"64"}]}, {"from":289, "to":290, "details":[{"type":"table", "Width":"64"}]}, {"from":290, "to":291, "details":[{"type":"table", "Width":"64"}]}, {"from":291, "to":292, "details":[{"type":"table", "Width":"64"}]}, {"from":292, "to":279, "details":[{"type":"table", "Width":"64"}]}, {"from":293, "to":287, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":294, "to":295, "details":[{"type":"table", "Width":"1"}]}, {"from":294, "to":279, "details":[{"type":"table", "Width":"1"}]}, {"from":295, "to":287, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":295, "to":286, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":295, "to":279, "details":[{"type":"table", "Width":"1"}]}, {"from":295, "to":284, "details":[{"type":"table", "Width":"1"}]}, {"from":297, "to":286, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "138":{"nodes":[{"name":"Loop Orch", "id":299, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":300, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":301, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":302, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":303, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":304, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":305, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":307, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":308, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":309, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":310, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":311, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":312, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":313, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":314, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":315, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":316, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":318, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":299, "to":300, "details":[{"type":"table", "Width":"1"}]}, {"from":302, "to":305, "details":[{"type":"table", "Width":"1"}]}, {"from":303, "to":304, "details":[{"type":"table", "Width":"1"}]}, {"from":303, "to":308, "details":[{"type":"table", "Width":"1"}]}, {"from":303, "to":307, "details":[{"type":"table", "Width":"1"}]}, {"from":303, "to":305, "details":[{"type":"table", "Width":"1"}]}, {"from":304, "to":305, "details":[{"type":"table", "Width":"1"}]}, {"from":304, "to":299, "details":[{"type":"table", "Width":"1"}]}, {"from":305, "to":304, "details":[{"type":"table", "Width":"1"}]}, {"from":307, "to":318, "details":[{"type":"table", "Width":"25"}]}, {"from":307, "to":315, "details":[{"type":"table", "Width":"25"}]}, {"from":308, "to":314, "details":[{"type":"table", "Width":"32"}]}, {"from":308, "to":312, "details":[{"type":"table", "Width":"32"}]}, {"from":308, "to":300, "details":[{"type":"table", "Width":"32"}]}, {"from":309, "to":311, "details":[{"type":"table", "Width":"64"}]}, {"from":310, "to":311, "details":[{"type":"table", "Width":"64"}]}, {"from":311, "to":312, "details":[{"type":"table", "Width":"64"}]}, {"from":312, "to":313, "details":[{"type":"table", "Width":"64"}]}, {"from":313, "to":300, "details":[{"type":"table", "Width":"64"}]}, {"from":314, "to":308, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":315, "to":316, "details":[{"type":"table", "Width":"1"}]}, {"from":315, "to":300, "details":[{"type":"table", "Width":"1"}]}, {"from":316, "to":308, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":316, "to":307, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":316, "to":300, "details":[{"type":"table", "Width":"1"}]}, {"from":316, "to":305, "details":[{"type":"table", "Width":"1"}]}, {"from":318, "to":307, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "142":{"nodes":[{"name":"Loop Orch", "id":320, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":321, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":322, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":323, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":324, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":325, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":326, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":328, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":329, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":330, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":331, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":332, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":333, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":334, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":335, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":336, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":337, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":339, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":320, "to":321, "details":[{"type":"table", "Width":"1"}]}, {"from":323, "to":326, "details":[{"type":"table", "Width":"1"}]}, {"from":324, "to":325, "details":[{"type":"table", "Width":"1"}]}, {"from":324, "to":329, "details":[{"type":"table", "Width":"1"}]}, {"from":324, "to":328, "details":[{"type":"table", "Width":"1"}]}, {"from":324, "to":326, "details":[{"type":"table", "Width":"1"}]}, {"from":325, "to":326, "details":[{"type":"table", "Width":"1"}]}, {"from":325, "to":320, "details":[{"type":"table", "Width":"1"}]}, {"from":326, "to":325, "details":[{"type":"table", "Width":"1"}]}, {"from":328, "to":339, "details":[{"type":"table", "Width":"25"}]}, {"from":328, "to":336, "details":[{"type":"table", "Width":"25"}]}, {"from":329, "to":335, "details":[{"type":"table", "Width":"32"}]}, {"from":329, "to":333, "details":[{"type":"table", "Width":"32"}]}, {"from":329, "to":321, "details":[{"type":"table", "Width":"32"}]}, {"from":330, "to":332, "details":[{"type":"table", "Width":"64"}]}, {"from":331, "to":332, "details":[{"type":"table", "Width":"64"}]}, {"from":332, "to":333, "details":[{"type":"table", "Width":"64"}]}, {"from":333, "to":334, "details":[{"type":"table", "Width":"64"}]}, {"from":334, "to":321, "details":[{"type":"table", "Width":"64"}]}, {"from":335, "to":329, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":336, "to":337, "details":[{"type":"table", "Width":"1"}]}, {"from":336, "to":321, "details":[{"type":"table", "Width":"1"}]}, {"from":337, "to":329, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":337, "to":328, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":337, "to":321, "details":[{"type":"table", "Width":"1"}]}, {"from":337, "to":326, "details":[{"type":"table", "Width":"1"}]}, {"from":339, "to":328, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "146":{"nodes":[{"name":"Loop Orch", "id":341, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":342, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":343, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":344, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":345, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":346, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":347, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":349, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":350, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":351, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":352, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":353, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":354, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":355, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":356, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":357, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":358, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":360, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":341, "to":342, "details":[{"type":"table", "Width":"1"}]}, {"from":344, "to":347, "details":[{"type":"table", "Width":"1"}]}, {"from":345, "to":346, "details":[{"type":"table", "Width":"1"}]}, {"from":345, "to":350, "details":[{"type":"table", "Width":"1"}]}, {"from":345, "to":349, "details":[{"type":"table", "Width":"1"}]}, {"from":345, "to":347, "details":[{"type":"table", "Width":"1"}]}, {"from":346, "to":347, "details":[{"type":"table", "Width":"1"}]}, {"from":346, "to":341, "details":[{"type":"table", "Width":"1"}]}, {"from":347, "to":346, "details":[{"type":"table", "Width":"1"}]}, {"from":349, "to":360, "details":[{"type":"table", "Width":"25"}]}, {"from":349, "to":357, "details":[{"type":"table", "Width":"25"}]}, {"from":350, "to":356, "details":[{"type":"table", "Width":"32"}]}, {"from":350, "to":354, "details":[{"type":"table", "Width":"32"}]}, {"from":350, "to":342, "details":[{"type":"table", "Width":"32"}]}, {"from":351, "to":353, "details":[{"type":"table", "Width":"64"}]}, {"from":352, "to":353, "details":[{"type":"table", "Width":"64"}]}, {"from":353, "to":354, "details":[{"type":"table", "Width":"64"}]}, {"from":354, "to":355, "details":[{"type":"table", "Width":"64"}]}, {"from":355, "to":342, "details":[{"type":"table", "Width":"64"}]}, {"from":356, "to":350, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":357, "to":358, "details":[{"type":"table", "Width":"1"}]}, {"from":357, "to":342, "details":[{"type":"table", "Width":"1"}]}, {"from":358, "to":350, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":358, "to":349, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":358, "to":342, "details":[{"type":"table", "Width":"1"}]}, {"from":358, "to":347, "details":[{"type":"table", "Width":"1"}]}, {"from":360, "to":349, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "150":{"nodes":[{"name":"Loop Orch", "id":362, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":363, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":364, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":365, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":366, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":367, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":368, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":370, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":371, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":372, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":373, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":374, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":375, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":376, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":377, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":378, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":379, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":381, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":362, "to":363, "details":[{"type":"table", "Width":"1"}]}, {"from":365, "to":368, "details":[{"type":"table", "Width":"1"}]}, {"from":366, "to":367, "details":[{"type":"table", "Width":"1"}]}, {"from":366, "to":371, "details":[{"type":"table", "Width":"1"}]}, {"from":366, "to":370, "details":[{"type":"table", "Width":"1"}]}, {"from":366, "to":368, "details":[{"type":"table", "Width":"1"}]}, {"from":367, "to":368, "details":[{"type":"table", "Width":"1"}]}, {"from":367, "to":362, "details":[{"type":"table", "Width":"1"}]}, {"from":368, "to":367, "details":[{"type":"table", "Width":"1"}]}, {"from":370, "to":381, "details":[{"type":"table", "Width":"25"}]}, {"from":370, "to":378, "details":[{"type":"table", "Width":"25"}]}, {"from":371, "to":377, "details":[{"type":"table", "Width":"32"}]}, {"from":371, "to":375, "details":[{"type":"table", "Width":"32"}]}, {"from":371, "to":363, "details":[{"type":"table", "Width":"32"}]}, {"from":372, "to":374, "details":[{"type":"table", "Width":"64"}]}, {"from":373, "to":374, "details":[{"type":"table", "Width":"64"}]}, {"from":374, "to":375, "details":[{"type":"table", "Width":"64"}]}, {"from":375, "to":376, "details":[{"type":"table", "Width":"64"}]}, {"from":376, "to":363, "details":[{"type":"table", "Width":"64"}]}, {"from":377, "to":371, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":378, "to":379, "details":[{"type":"table", "Width":"1"}]}, {"from":378, "to":363, "details":[{"type":"table", "Width":"1"}]}, {"from":379, "to":371, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":379, "to":370, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":379, "to":363, "details":[{"type":"table", "Width":"1"}]}, {"from":379, "to":368, "details":[{"type":"table", "Width":"1"}]}, {"from":381, "to":370, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "154":{"nodes":[{"name":"Loop Orch", "id":383, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":384, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":385, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":386, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":387, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":388, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":389, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":391, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":392, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":393, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":394, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":395, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":396, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":397, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":398, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":399, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":400, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":402, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":383, "to":384, "details":[{"type":"table", "Width":"1"}]}, {"from":386, "to":389, "details":[{"type":"table", "Width":"1"}]}, {"from":387, "to":388, "details":[{"type":"table", "Width":"1"}]}, {"from":387, "to":392, "details":[{"type":"table", "Width":"1"}]}, {"from":387, "to":391, "details":[{"type":"table", "Width":"1"}]}, {"from":387, "to":389, "details":[{"type":"table", "Width":"1"}]}, {"from":388, "to":389, "details":[{"type":"table", "Width":"1"}]}, {"from":388, "to":383, "details":[{"type":"table", "Width":"1"}]}, {"from":389, "to":388, "details":[{"type":"table", "Width":"1"}]}, {"from":391, "to":402, "details":[{"type":"table", "Width":"25"}]}, {"from":391, "to":399, "details":[{"type":"table", "Width":"25"}]}, {"from":392, "to":398, "details":[{"type":"table", "Width":"32"}]}, {"from":392, "to":396, "details":[{"type":"table", "Width":"32"}]}, {"from":392, "to":384, "details":[{"type":"table", "Width":"32"}]}, {"from":393, "to":395, "details":[{"type":"table", "Width":"64"}]}, {"from":394, "to":395, "details":[{"type":"table", "Width":"64"}]}, {"from":395, "to":396, "details":[{"type":"table", "Width":"64"}]}, {"from":396, "to":397, "details":[{"type":"table", "Width":"64"}]}, {"from":397, "to":384, "details":[{"type":"table", "Width":"64"}]}, {"from":398, "to":392, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":399, "to":400, "details":[{"type":"table", "Width":"1"}]}, {"from":399, "to":384, "details":[{"type":"table", "Width":"1"}]}, {"from":400, "to":392, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":400, "to":391, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":400, "to":384, "details":[{"type":"table", "Width":"1"}]}, {"from":400, "to":389, "details":[{"type":"table", "Width":"1"}]}, {"from":402, "to":391, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "158":{"nodes":[{"name":"Loop Orch", "id":404, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":405, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":406, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":407, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":408, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":409, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":410, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":412, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":413, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":414, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":415, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":416, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":417, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":418, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":419, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":420, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":421, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":423, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":404, "to":405, "details":[{"type":"table", "Width":"1"}]}, {"from":407, "to":410, "details":[{"type":"table", "Width":"1"}]}, {"from":408, "to":409, "details":[{"type":"table", "Width":"1"}]}, {"from":408, "to":413, "details":[{"type":"table", "Width":"1"}]}, {"from":408, "to":412, "details":[{"type":"table", "Width":"1"}]}, {"from":408, "to":410, "details":[{"type":"table", "Width":"1"}]}, {"from":409, "to":410, "details":[{"type":"table", "Width":"1"}]}, {"from":409, "to":404, "details":[{"type":"table", "Width":"1"}]}, {"from":410, "to":409, "details":[{"type":"table", "Width":"1"}]}, {"from":412, "to":423, "details":[{"type":"table", "Width":"25"}]}, {"from":412, "to":420, "details":[{"type":"table", "Width":"25"}]}, {"from":413, "to":419, "details":[{"type":"table", "Width":"32"}]}, {"from":413, "to":417, "details":[{"type":"table", "Width":"32"}]}, {"from":413, "to":405, "details":[{"type":"table", "Width":"32"}]}, {"from":414, "to":416, "details":[{"type":"table", "Width":"64"}]}, {"from":415, "to":416, "details":[{"type":"table", "Width":"64"}]}, {"from":416, "to":417, "details":[{"type":"table", "Width":"64"}]}, {"from":417, "to":418, "details":[{"type":"table", "Width":"64"}]}, {"from":418, "to":405, "details":[{"type":"table", "Width":"64"}]}, {"from":419, "to":413, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":420, "to":421, "details":[{"type":"table", "Width":"1"}]}, {"from":420, "to":405, "details":[{"type":"table", "Width":"1"}]}, {"from":421, "to":413, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":421, "to":412, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":421, "to":405, "details":[{"type":"table", "Width":"1"}]}, {"from":421, "to":410, "details":[{"type":"table", "Width":"1"}]}, {"from":423, "to":412, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "162":{"nodes":[{"name":"Loop Orch", "id":425, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":426, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":427, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":428, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":429, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":430, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":431, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":433, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":434, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":435, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":436, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":437, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":438, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":439, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":440, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":441, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":442, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":444, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":425, "to":426, "details":[{"type":"table", "Width":"1"}]}, {"from":428, "to":431, "details":[{"type":"table", "Width":"1"}]}, {"from":429, "to":430, "details":[{"type":"table", "Width":"1"}]}, {"from":429, "to":434, "details":[{"type":"table", "Width":"1"}]}, {"from":429, "to":433, "details":[{"type":"table", "Width":"1"}]}, {"from":429, "to":431, "details":[{"type":"table", "Width":"1"}]}, {"from":430, "to":431, "details":[{"type":"table", "Width":"1"}]}, {"from":430, "to":425, "details":[{"type":"table", "Width":"1"}]}, {"from":431, "to":430, "details":[{"type":"table", "Width":"1"}]}, {"from":433, "to":444, "details":[{"type":"table", "Width":"25"}]}, {"from":433, "to":441, "details":[{"type":"table", "Width":"25"}]}, {"from":434, "to":440, "details":[{"type":"table", "Width":"32"}]}, {"from":434, "to":438, "details":[{"type":"table", "Width":"32"}]}, {"from":434, "to":426, "details":[{"type":"table", "Width":"32"}]}, {"from":435, "to":437, "details":[{"type":"table", "Width":"64"}]}, {"from":436, "to":437, "details":[{"type":"table", "Width":"64"}]}, {"from":437, "to":438, "details":[{"type":"table", "Width":"64"}]}, {"from":438, "to":439, "details":[{"type":"table", "Width":"64"}]}, {"from":439, "to":426, "details":[{"type":"table", "Width":"64"}]}, {"from":440, "to":434, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":441, "to":442, "details":[{"type":"table", "Width":"1"}]}, {"from":441, "to":426, "details":[{"type":"table", "Width":"1"}]}, {"from":442, "to":434, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":442, "to":433, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":442, "to":426, "details":[{"type":"table", "Width":"1"}]}, {"from":442, "to":431, "details":[{"type":"table", "Width":"1"}]}, {"from":444, "to":433, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "166":{"nodes":[{"name":"Loop Orch", "id":446, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":447, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":448, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":449, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":450, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":451, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":452, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":454, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":455, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":456, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":457, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":458, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":459, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":460, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":461, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":462, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":463, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":465, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":446, "to":447, "details":[{"type":"table", "Width":"1"}]}, {"from":449, "to":452, "details":[{"type":"table", "Width":"1"}]}, {"from":450, "to":451, "details":[{"type":"table", "Width":"1"}]}, {"from":450, "to":455, "details":[{"type":"table", "Width":"1"}]}, {"from":450, "to":454, "details":[{"type":"table", "Width":"1"}]}, {"from":450, "to":452, "details":[{"type":"table", "Width":"1"}]}, {"from":451, "to":452, "details":[{"type":"table", "Width":"1"}]}, {"from":451, "to":446, "details":[{"type":"table", "Width":"1"}]}, {"from":452, "to":451, "details":[{"type":"table", "Width":"1"}]}, {"from":454, "to":465, "details":[{"type":"table", "Width":"25"}]}, {"from":454, "to":462, "details":[{"type":"table", "Width":"25"}]}, {"from":455, "to":461, "details":[{"type":"table", "Width":"32"}]}, {"from":455, "to":459, "details":[{"type":"table", "Width":"32"}]}, {"from":455, "to":447, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":458, "details":[{"type":"table", "Width":"64"}]}, {"from":457, "to":458, "details":[{"type":"table", "Width":"64"}]}, {"from":458, "to":459, "details":[{"type":"table", "Width":"64"}]}, {"from":459, "to":460, "details":[{"type":"table", "Width":"64"}]}, {"from":460, "to":447, "details":[{"type":"table", "Width":"64"}]}, {"from":461, "to":455, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":462, "to":463, "details":[{"type":"table", "Width":"1"}]}, {"from":462, "to":447, "details":[{"type":"table", "Width":"1"}]}, {"from":463, "to":455, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":463, "to":454, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":463, "to":447, "details":[{"type":"table", "Width":"1"}]}, {"from":463, "to":452, "details":[{"type":"table", "Width":"1"}]}, {"from":465, "to":454, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "170":{"nodes":[{"name":"Loop Orch", "id":467, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":468, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":469, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":470, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":471, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":472, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":473, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":475, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":476, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":477, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":478, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":479, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":480, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":481, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":482, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":483, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":484, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":486, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":467, "to":468, "details":[{"type":"table", "Width":"1"}]}, {"from":470, "to":473, "details":[{"type":"table", "Width":"1"}]}, {"from":471, "to":472, "details":[{"type":"table", "Width":"1"}]}, {"from":471, "to":476, "details":[{"type":"table", "Width":"1"}]}, {"from":471, "to":475, "details":[{"type":"table", "Width":"1"}]}, {"from":471, "to":473, "details":[{"type":"table", "Width":"1"}]}, {"from":472, "to":473, "details":[{"type":"table", "Width":"1"}]}, {"from":472, "to":467, "details":[{"type":"table", "Width":"1"}]}, {"from":473, "to":472, "details":[{"type":"table", "Width":"1"}]}, {"from":475, "to":486, "details":[{"type":"table", "Width":"25"}]}, {"from":475, "to":483, "details":[{"type":"table", "Width":"25"}]}, {"from":476, "to":482, "details":[{"type":"table", "Width":"32"}]}, {"from":476, "to":480, "details":[{"type":"table", "Width":"32"}]}, {"from":476, "to":468, "details":[{"type":"table", "Width":"32"}]}, {"from":477, "to":479, "details":[{"type":"table", "Width":"64"}]}, {"from":478, "to":479, "details":[{"type":"table", "Width":"64"}]}, {"from":479, "to":480, "details":[{"type":"table", "Width":"64"}]}, {"from":480, "to":481, "details":[{"type":"table", "Width":"64"}]}, {"from":481, "to":468, "details":[{"type":"table", "Width":"64"}]}, {"from":482, "to":476, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":483, "to":484, "details":[{"type":"table", "Width":"1"}]}, {"from":483, "to":468, "details":[{"type":"table", "Width":"1"}]}, {"from":484, "to":476, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":484, "to":475, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":484, "to":468, "details":[{"type":"table", "Width":"1"}]}, {"from":484, "to":473, "details":[{"type":"table", "Width":"1"}]}, {"from":486, "to":475, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "174":{"nodes":[{"name":"Loop Orch", "id":488, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":489, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":490, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":491, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":492, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":493, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":494, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":496, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":497, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":498, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":499, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":500, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":501, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":502, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":503, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":504, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":505, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":507, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":488, "to":489, "details":[{"type":"table", "Width":"1"}]}, {"from":491, "to":494, "details":[{"type":"table", "Width":"1"}]}, {"from":492, "to":493, "details":[{"type":"table", "Width":"1"}]}, {"from":492, "to":497, "details":[{"type":"table", "Width":"1"}]}, {"from":492, "to":496, "details":[{"type":"table", "Width":"1"}]}, {"from":492, "to":494, "details":[{"type":"table", "Width":"1"}]}, {"from":493, "to":494, "details":[{"type":"table", "Width":"1"}]}, {"from":493, "to":488, "details":[{"type":"table", "Width":"1"}]}, {"from":494, "to":493, "details":[{"type":"table", "Width":"1"}]}, {"from":496, "to":507, "details":[{"type":"table", "Width":"25"}]}, {"from":496, "to":504, "details":[{"type":"table", "Width":"25"}]}, {"from":497, "to":503, "details":[{"type":"table", "Width":"32"}]}, {"from":497, "to":501, "details":[{"type":"table", "Width":"32"}]}, {"from":497, "to":489, "details":[{"type":"table", "Width":"32"}]}, {"from":498, "to":500, "details":[{"type":"table", "Width":"64"}]}, {"from":499, "to":500, "details":[{"type":"table", "Width":"64"}]}, {"from":500, "to":501, "details":[{"type":"table", "Width":"64"}]}, {"from":501, "to":502, "details":[{"type":"table", "Width":"64"}]}, {"from":502, "to":489, "details":[{"type":"table", "Width":"64"}]}, {"from":503, "to":497, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":504, "to":505, "details":[{"type":"table", "Width":"1"}]}, {"from":504, "to":489, "details":[{"type":"table", "Width":"1"}]}, {"from":505, "to":497, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":505, "to":496, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":505, "to":489, "details":[{"type":"table", "Width":"1"}]}, {"from":505, "to":494, "details":[{"type":"table", "Width":"1"}]}, {"from":507, "to":496, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "178":{"nodes":[{"name":"Loop Orch", "id":509, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":510, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":511, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":512, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":513, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":514, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":515, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":517, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":518, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":519, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":520, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":521, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":522, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":523, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":524, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":525, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":526, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":528, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":509, "to":510, "details":[{"type":"table", "Width":"1"}]}, {"from":512, "to":515, "details":[{"type":"table", "Width":"1"}]}, {"from":513, "to":514, "details":[{"type":"table", "Width":"1"}]}, {"from":513, "to":518, "details":[{"type":"table", "Width":"1"}]}, {"from":513, "to":517, "details":[{"type":"table", "Width":"1"}]}, {"from":513, "to":515, "details":[{"type":"table", "Width":"1"}]}, {"from":514, "to":515, "details":[{"type":"table", "Width":"1"}]}, {"from":514, "to":509, "details":[{"type":"table", "Width":"1"}]}, {"from":515, "to":514, "details":[{"type":"table", "Width":"1"}]}, {"from":517, "to":528, "details":[{"type":"table", "Width":"25"}]}, {"from":517, "to":525, "details":[{"type":"table", "Width":"25"}]}, {"from":518, "to":524, "details":[{"type":"table", "Width":"32"}]}, {"from":518, "to":522, "details":[{"type":"table", "Width":"32"}]}, {"from":518, "to":510, "details":[{"type":"table", "Width":"32"}]}, {"from":519, "to":521, "details":[{"type":"table", "Width":"64"}]}, {"from":520, "to":521, "details":[{"type":"table", "Width":"64"}]}, {"from":521, "to":522, "details":[{"type":"table", "Width":"64"}]}, {"from":522, "to":523, "details":[{"type":"table", "Width":"64"}]}, {"from":523, "to":510, "details":[{"type":"table", "Width":"64"}]}, {"from":524, "to":518, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":525, "to":526, "details":[{"type":"table", "Width":"1"}]}, {"from":525, "to":510, "details":[{"type":"table", "Width":"1"}]}, {"from":526, "to":518, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":526, "to":517, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":526, "to":510, "details":[{"type":"table", "Width":"1"}]}, {"from":526, "to":515, "details":[{"type":"table", "Width":"1"}]}, {"from":528, "to":517, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "182":{"nodes":[{"name":"Loop Orch", "id":530, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":531, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":532, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":533, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":534, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":535, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":536, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":538, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":539, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":540, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":541, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":542, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":543, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":544, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":545, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":546, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":547, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":549, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":530, "to":531, "details":[{"type":"table", "Width":"1"}]}, {"from":533, "to":536, "details":[{"type":"table", "Width":"1"}]}, {"from":534, "to":535, "details":[{"type":"table", "Width":"1"}]}, {"from":534, "to":539, "details":[{"type":"table", "Width":"1"}]}, {"from":534, "to":538, "details":[{"type":"table", "Width":"1"}]}, {"from":534, "to":536, "details":[{"type":"table", "Width":"1"}]}, {"from":535, "to":536, "details":[{"type":"table", "Width":"1"}]}, {"from":535, "to":530, "details":[{"type":"table", "Width":"1"}]}, {"from":536, "to":535, "details":[{"type":"table", "Width":"1"}]}, {"from":538, "to":549, "details":[{"type":"table", "Width":"25"}]}, {"from":538, "to":546, "details":[{"type":"table", "Width":"25"}]}, {"from":539, "to":545, "details":[{"type":"table", "Width":"32"}]}, {"from":539, "to":543, "details":[{"type":"table", "Width":"32"}]}, {"from":539, "to":531, "details":[{"type":"table", "Width":"32"}]}, {"from":540, "to":542, "details":[{"type":"table", "Width":"64"}]}, {"from":541, "to":542, "details":[{"type":"table", "Width":"64"}]}, {"from":542, "to":543, "details":[{"type":"table", "Width":"64"}]}, {"from":543, "to":544, "details":[{"type":"table", "Width":"64"}]}, {"from":544, "to":531, "details":[{"type":"table", "Width":"64"}]}, {"from":545, "to":539, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":546, "to":547, "details":[{"type":"table", "Width":"1"}]}, {"from":546, "to":531, "details":[{"type":"table", "Width":"1"}]}, {"from":547, "to":539, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":547, "to":538, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":547, "to":531, "details":[{"type":"table", "Width":"1"}]}, {"from":547, "to":536, "details":[{"type":"table", "Width":"1"}]}, {"from":549, "to":538, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "186":{"nodes":[{"name":"Loop Orch", "id":551, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":552, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":553, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":554, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":555, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":556, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":557, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":559, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":560, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":561, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":562, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":563, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":564, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":565, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":566, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":567, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":568, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":570, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":551, "to":552, "details":[{"type":"table", "Width":"1"}]}, {"from":554, "to":557, "details":[{"type":"table", "Width":"1"}]}, {"from":555, "to":556, "details":[{"type":"table", "Width":"1"}]}, {"from":555, "to":560, "details":[{"type":"table", "Width":"1"}]}, {"from":555, "to":559, "details":[{"type":"table", "Width":"1"}]}, {"from":555, "to":557, "details":[{"type":"table", "Width":"1"}]}, {"from":556, "to":557, "details":[{"type":"table", "Width":"1"}]}, {"from":556, "to":551, "details":[{"type":"table", "Width":"1"}]}, {"from":557, "to":556, "details":[{"type":"table", "Width":"1"}]}, {"from":559, "to":570, "details":[{"type":"table", "Width":"25"}]}, {"from":559, "to":567, "details":[{"type":"table", "Width":"25"}]}, {"from":560, "to":566, "details":[{"type":"table", "Width":"32"}]}, {"from":560, "to":564, "details":[{"type":"table", "Width":"32"}]}, {"from":560, "to":552, "details":[{"type":"table", "Width":"32"}]}, {"from":561, "to":563, "details":[{"type":"table", "Width":"64"}]}, {"from":562, "to":563, "details":[{"type":"table", "Width":"64"}]}, {"from":563, "to":564, "details":[{"type":"table", "Width":"64"}]}, {"from":564, "to":565, "details":[{"type":"table", "Width":"64"}]}, {"from":565, "to":552, "details":[{"type":"table", "Width":"64"}]}, {"from":566, "to":560, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":567, "to":568, "details":[{"type":"table", "Width":"1"}]}, {"from":567, "to":552, "details":[{"type":"table", "Width":"1"}]}, {"from":568, "to":560, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":568, "to":559, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":568, "to":552, "details":[{"type":"table", "Width":"1"}]}, {"from":568, "to":557, "details":[{"type":"table", "Width":"1"}]}, {"from":570, "to":559, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "190":{"nodes":[{"name":"Loop Orch", "id":572, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":573, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":574, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":575, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":576, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":577, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":578, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":580, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":581, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":582, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":583, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":584, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":585, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":586, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":587, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":588, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":589, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":591, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":572, "to":573, "details":[{"type":"table", "Width":"1"}]}, {"from":575, "to":578, "details":[{"type":"table", "Width":"1"}]}, {"from":576, "to":577, "details":[{"type":"table", "Width":"1"}]}, {"from":576, "to":581, "details":[{"type":"table", "Width":"1"}]}, {"from":576, "to":580, "details":[{"type":"table", "Width":"1"}]}, {"from":576, "to":578, "details":[{"type":"table", "Width":"1"}]}, {"from":577, "to":578, "details":[{"type":"table", "Width":"1"}]}, {"from":577, "to":572, "details":[{"type":"table", "Width":"1"}]}, {"from":578, "to":577, "details":[{"type":"table", "Width":"1"}]}, {"from":580, "to":591, "details":[{"type":"table", "Width":"25"}]}, {"from":580, "to":588, "details":[{"type":"table", "Width":"25"}]}, {"from":581, "to":587, "details":[{"type":"table", "Width":"32"}]}, {"from":581, "to":585, "details":[{"type":"table", "Width":"32"}]}, {"from":581, "to":573, "details":[{"type":"table", "Width":"32"}]}, {"from":582, "to":584, "details":[{"type":"table", "Width":"64"}]}, {"from":583, "to":584, "details":[{"type":"table", "Width":"64"}]}, {"from":584, "to":585, "details":[{"type":"table", "Width":"64"}]}, {"from":585, "to":586, "details":[{"type":"table", "Width":"64"}]}, {"from":586, "to":573, "details":[{"type":"table", "Width":"64"}]}, {"from":587, "to":581, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":588, "to":589, "details":[{"type":"table", "Width":"1"}]}, {"from":588, "to":573, "details":[{"type":"table", "Width":"1"}]}, {"from":589, "to":581, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":589, "to":580, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":589, "to":573, "details":[{"type":"table", "Width":"1"}]}, {"from":589, "to":578, "details":[{"type":"table", "Width":"1"}]}, {"from":591, "to":580, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "194":{"nodes":[{"name":"Loop Orch", "id":593, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":594, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":595, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":596, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":597, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":598, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":599, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":601, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":602, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":603, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":604, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":605, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":606, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":607, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":608, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":609, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":610, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":612, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":593, "to":594, "details":[{"type":"table", "Width":"1"}]}, {"from":596, "to":599, "details":[{"type":"table", "Width":"1"}]}, {"from":597, "to":598, "details":[{"type":"table", "Width":"1"}]}, {"from":597, "to":602, "details":[{"type":"table", "Width":"1"}]}, {"from":597, "to":601, "details":[{"type":"table", "Width":"1"}]}, {"from":597, "to":599, "details":[{"type":"table", "Width":"1"}]}, {"from":598, "to":599, "details":[{"type":"table", "Width":"1"}]}, {"from":598, "to":593, "details":[{"type":"table", "Width":"1"}]}, {"from":599, "to":598, "details":[{"type":"table", "Width":"1"}]}, {"from":601, "to":612, "details":[{"type":"table", "Width":"25"}]}, {"from":601, "to":609, "details":[{"type":"table", "Width":"25"}]}, {"from":602, "to":608, "details":[{"type":"table", "Width":"32"}]}, {"from":602, "to":606, "details":[{"type":"table", "Width":"32"}]}, {"from":602, "to":594, "details":[{"type":"table", "Width":"32"}]}, {"from":603, "to":605, "details":[{"type":"table", "Width":"64"}]}, {"from":604, "to":605, "details":[{"type":"table", "Width":"64"}]}, {"from":605, "to":606, "details":[{"type":"table", "Width":"64"}]}, {"from":606, "to":607, "details":[{"type":"table", "Width":"64"}]}, {"from":607, "to":594, "details":[{"type":"table", "Width":"64"}]}, {"from":608, "to":602, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":609, "to":610, "details":[{"type":"table", "Width":"1"}]}, {"from":609, "to":594, "details":[{"type":"table", "Width":"1"}]}, {"from":610, "to":602, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":610, "to":601, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":610, "to":594, "details":[{"type":"table", "Width":"1"}]}, {"from":610, "to":599, "details":[{"type":"table", "Width":"1"}]}, {"from":612, "to":601, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "198":{"nodes":[{"name":"Loop Orch", "id":614, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":615, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":616, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":617, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":618, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":619, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":620, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":622, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":623, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":624, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":625, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":626, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":627, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":628, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":629, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":630, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":631, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":633, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":614, "to":615, "details":[{"type":"table", "Width":"1"}]}, {"from":617, "to":620, "details":[{"type":"table", "Width":"1"}]}, {"from":618, "to":619, "details":[{"type":"table", "Width":"1"}]}, {"from":618, "to":623, "details":[{"type":"table", "Width":"1"}]}, {"from":618, "to":622, "details":[{"type":"table", "Width":"1"}]}, {"from":618, "to":620, "details":[{"type":"table", "Width":"1"}]}, {"from":619, "to":620, "details":[{"type":"table", "Width":"1"}]}, {"from":619, "to":614, "details":[{"type":"table", "Width":"1"}]}, {"from":620, "to":619, "details":[{"type":"table", "Width":"1"}]}, {"from":622, "to":633, "details":[{"type":"table", "Width":"25"}]}, {"from":622, "to":630, "details":[{"type":"table", "Width":"25"}]}, {"from":623, "to":629, "details":[{"type":"table", "Width":"32"}]}, {"from":623, "to":627, "details":[{"type":"table", "Width":"32"}]}, {"from":623, "to":615, "details":[{"type":"table", "Width":"32"}]}, {"from":624, "to":626, "details":[{"type":"table", "Width":"64"}]}, {"from":625, "to":626, "details":[{"type":"table", "Width":"64"}]}, {"from":626, "to":627, "details":[{"type":"table", "Width":"64"}]}, {"from":627, "to":628, "details":[{"type":"table", "Width":"64"}]}, {"from":628, "to":615, "details":[{"type":"table", "Width":"64"}]}, {"from":629, "to":623, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":630, "to":631, "details":[{"type":"table", "Width":"1"}]}, {"from":630, "to":615, "details":[{"type":"table", "Width":"1"}]}, {"from":631, "to":623, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":631, "to":622, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":631, "to":615, "details":[{"type":"table", "Width":"1"}]}, {"from":631, "to":620, "details":[{"type":"table", "Width":"1"}]}, {"from":633, "to":622, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "202":{"nodes":[{"name":"Loop Orch", "id":635, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":636, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":637, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":638, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":639, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":640, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":641, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":643, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":644, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":645, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":646, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":647, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":648, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":649, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":650, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":651, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":652, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":654, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":635, "to":636, "details":[{"type":"table", "Width":"1"}]}, {"from":638, "to":641, "details":[{"type":"table", "Width":"1"}]}, {"from":639, "to":640, "details":[{"type":"table", "Width":"1"}]}, {"from":639, "to":644, "details":[{"type":"table", "Width":"1"}]}, {"from":639, "to":643, "details":[{"type":"table", "Width":"1"}]}, {"from":639, "to":641, "details":[{"type":"table", "Width":"1"}]}, {"from":640, "to":641, "details":[{"type":"table", "Width":"1"}]}, {"from":640, "to":635, "details":[{"type":"table", "Width":"1"}]}, {"from":641, "to":640, "details":[{"type":"table", "Width":"1"}]}, {"from":643, "to":654, "details":[{"type":"table", "Width":"25"}]}, {"from":643, "to":651, "details":[{"type":"table", "Width":"25"}]}, {"from":644, "to":650, "details":[{"type":"table", "Width":"32"}]}, {"from":644, "to":648, "details":[{"type":"table", "Width":"32"}]}, {"from":644, "to":636, "details":[{"type":"table", "Width":"32"}]}, {"from":645, "to":647, "details":[{"type":"table", "Width":"64"}]}, {"from":646, "to":647, "details":[{"type":"table", "Width":"64"}]}, {"from":647, "to":648, "details":[{"type":"table", "Width":"64"}]}, {"from":648, "to":649, "details":[{"type":"table", "Width":"64"}]}, {"from":649, "to":636, "details":[{"type":"table", "Width":"64"}]}, {"from":650, "to":644, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":651, "to":652, "details":[{"type":"table", "Width":"1"}]}, {"from":651, "to":636, "details":[{"type":"table", "Width":"1"}]}, {"from":652, "to":644, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":652, "to":643, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":652, "to":636, "details":[{"type":"table", "Width":"1"}]}, {"from":652, "to":641, "details":[{"type":"table", "Width":"1"}]}, {"from":654, "to":643, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "206":{"nodes":[{"name":"Loop Orch", "id":656, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":657, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":658, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":659, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":660, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":661, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":662, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":664, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":665, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":666, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":667, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":668, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":669, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":670, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":671, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":672, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":673, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":675, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":656, "to":657, "details":[{"type":"table", "Width":"1"}]}, {"from":659, "to":662, "details":[{"type":"table", "Width":"1"}]}, {"from":660, "to":661, "details":[{"type":"table", "Width":"1"}]}, {"from":660, "to":665, "details":[{"type":"table", "Width":"1"}]}, {"from":660, "to":664, "details":[{"type":"table", "Width":"1"}]}, {"from":660, "to":662, "details":[{"type":"table", "Width":"1"}]}, {"from":661, "to":662, "details":[{"type":"table", "Width":"1"}]}, {"from":661, "to":656, "details":[{"type":"table", "Width":"1"}]}, {"from":662, "to":661, "details":[{"type":"table", "Width":"1"}]}, {"from":664, "to":675, "details":[{"type":"table", "Width":"25"}]}, {"from":664, "to":672, "details":[{"type":"table", "Width":"25"}]}, {"from":665, "to":671, "details":[{"type":"table", "Width":"32"}]}, {"from":665, "to":669, "details":[{"type":"table", "Width":"32"}]}, {"from":665, "to":657, "details":[{"type":"table", "Width":"32"}]}, {"from":666, "to":668, "details":[{"type":"table", "Width":"64"}]}, {"from":667, "to":668, "details":[{"type":"table", "Width":"64"}]}, {"from":668, "to":669, "details":[{"type":"table", "Width":"64"}]}, {"from":669, "to":670, "details":[{"type":"table", "Width":"64"}]}, {"from":670, "to":657, "details":[{"type":"table", "Width":"64"}]}, {"from":671, "to":665, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":672, "to":673, "details":[{"type":"table", "Width":"1"}]}, {"from":672, "to":657, "details":[{"type":"table", "Width":"1"}]}, {"from":673, "to":665, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":673, "to":664, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":673, "to":657, "details":[{"type":"table", "Width":"1"}]}, {"from":673, "to":662, "details":[{"type":"table", "Width":"1"}]}, {"from":675, "to":664, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "210":{"nodes":[{"name":"Loop Orch", "id":677, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":678, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":679, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":680, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":681, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":682, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":683, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":685, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":686, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":687, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":688, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":689, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":690, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":691, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":692, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":693, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":694, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":696, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":677, "to":678, "details":[{"type":"table", "Width":"1"}]}, {"from":680, "to":683, "details":[{"type":"table", "Width":"1"}]}, {"from":681, "to":682, "details":[{"type":"table", "Width":"1"}]}, {"from":681, "to":686, "details":[{"type":"table", "Width":"1"}]}, {"from":681, "to":685, "details":[{"type":"table", "Width":"1"}]}, {"from":681, "to":683, "details":[{"type":"table", "Width":"1"}]}, {"from":682, "to":683, "details":[{"type":"table", "Width":"1"}]}, {"from":682, "to":677, "details":[{"type":"table", "Width":"1"}]}, {"from":683, "to":682, "details":[{"type":"table", "Width":"1"}]}, {"from":685, "to":696, "details":[{"type":"table", "Width":"25"}]}, {"from":685, "to":693, "details":[{"type":"table", "Width":"25"}]}, {"from":686, "to":692, "details":[{"type":"table", "Width":"32"}]}, {"from":686, "to":690, "details":[{"type":"table", "Width":"32"}]}, {"from":686, "to":678, "details":[{"type":"table", "Width":"32"}]}, {"from":687, "to":689, "details":[{"type":"table", "Width":"64"}]}, {"from":688, "to":689, "details":[{"type":"table", "Width":"64"}]}, {"from":689, "to":690, "details":[{"type":"table", "Width":"64"}]}, {"from":690, "to":691, "details":[{"type":"table", "Width":"64"}]}, {"from":691, "to":678, "details":[{"type":"table", "Width":"64"}]}, {"from":692, "to":686, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":693, "to":694, "details":[{"type":"table", "Width":"1"}]}, {"from":693, "to":678, "details":[{"type":"table", "Width":"1"}]}, {"from":694, "to":686, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":694, "to":685, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":694, "to":678, "details":[{"type":"table", "Width":"1"}]}, {"from":694, "to":683, "details":[{"type":"table", "Width":"1"}]}, {"from":696, "to":685, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "214":{"nodes":[{"name":"Loop Orch", "id":698, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":699, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":700, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":701, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":702, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":703, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":704, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":706, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":707, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":708, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":709, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":710, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":711, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":712, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":713, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":714, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":715, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":717, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":698, "to":699, "details":[{"type":"table", "Width":"1"}]}, {"from":701, "to":704, "details":[{"type":"table", "Width":"1"}]}, {"from":702, "to":703, "details":[{"type":"table", "Width":"1"}]}, {"from":702, "to":707, "details":[{"type":"table", "Width":"1"}]}, {"from":702, "to":706, "details":[{"type":"table", "Width":"1"}]}, {"from":702, "to":704, "details":[{"type":"table", "Width":"1"}]}, {"from":703, "to":704, "details":[{"type":"table", "Width":"1"}]}, {"from":703, "to":698, "details":[{"type":"table", "Width":"1"}]}, {"from":704, "to":703, "details":[{"type":"table", "Width":"1"}]}, {"from":706, "to":717, "details":[{"type":"table", "Width":"25"}]}, {"from":706, "to":714, "details":[{"type":"table", "Width":"25"}]}, {"from":707, "to":713, "details":[{"type":"table", "Width":"32"}]}, {"from":707, "to":711, "details":[{"type":"table", "Width":"32"}]}, {"from":707, "to":699, "details":[{"type":"table", "Width":"32"}]}, {"from":708, "to":710, "details":[{"type":"table", "Width":"64"}]}, {"from":709, "to":710, "details":[{"type":"table", "Width":"64"}]}, {"from":710, "to":711, "details":[{"type":"table", "Width":"64"}]}, {"from":711, "to":712, "details":[{"type":"table", "Width":"64"}]}, {"from":712, "to":699, "details":[{"type":"table", "Width":"64"}]}, {"from":713, "to":707, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":714, "to":715, "details":[{"type":"table", "Width":"1"}]}, {"from":714, "to":699, "details":[{"type":"table", "Width":"1"}]}, {"from":715, "to":707, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":715, "to":706, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":715, "to":699, "details":[{"type":"table", "Width":"1"}]}, {"from":715, "to":704, "details":[{"type":"table", "Width":"1"}]}, {"from":717, "to":706, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "218":{"nodes":[{"name":"Loop Orch", "id":719, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":720, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":721, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":722, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":723, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":724, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":725, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":727, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":728, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":729, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":730, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":731, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":732, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":733, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":734, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":735, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":737, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":719, "to":720, "details":[{"type":"table", "Width":"1"}]}, {"from":722, "to":725, "details":[{"type":"table", "Width":"1"}]}, {"from":723, "to":724, "details":[{"type":"table", "Width":"1"}]}, {"from":723, "to":727, "details":[{"type":"table", "Width":"1"}]}, {"from":723, "to":725, "details":[{"type":"table", "Width":"1"}]}, {"from":723, "to":737, "details":[{"type":"table", "Width":"1"}]}, {"from":723, "to":734, "details":[{"type":"table", "Width":"1"}]}, {"from":724, "to":725, "details":[{"type":"table", "Width":"1"}]}, {"from":724, "to":719, "details":[{"type":"table", "Width":"1"}]}, {"from":725, "to":724, "details":[{"type":"table", "Width":"1"}]}, {"from":727, "to":733, "details":[{"type":"table", "Width":"32"}]}, {"from":727, "to":731, "details":[{"type":"table", "Width":"32"}]}, {"from":727, "to":720, "details":[{"type":"table", "Width":"32"}]}, {"from":728, "to":730, "details":[{"type":"table", "Width":"64"}]}, {"from":729, "to":730, "details":[{"type":"table", "Width":"64"}]}, {"from":730, "to":731, "details":[{"type":"table", "Width":"64"}]}, {"from":731, "to":732, "details":[{"type":"table", "Width":"64"}]}, {"from":732, "to":720, "details":[{"type":"table", "Width":"64"}]}, {"from":733, "to":727, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":734, "to":735, "details":[{"type":"table", "Width":"1"}]}, {"from":734, "to":720, "details":[{"type":"table", "Width":"1"}]}, {"from":735, "to":727, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":735, "to":720, "details":[{"type":"table", "Width":"1"}]}, {"from":735, "to":725, "details":[{"type":"table", "Width":"1"}]}, {"from":735, "to":737, "details":[{"type":"table", "Width":"1"}]}, {"from":735, "to":734, "details":[{"type":"table", "Width":"1"}]}, {"from":737, "to":737, "details":[{"type":"table", "Width":"25"}]}, {"from":737, "to":734, "details":[{"type":"table", "Width":"25"}]}]}, "222":{"nodes":[{"name":"Loop Orch", "id":738, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":739, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":740, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":741, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":742, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":743, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":744, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":746, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":747, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":748, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":749, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":750, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":751, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":752, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":753, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":754, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":755, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":757, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":738, "to":739, "details":[{"type":"table", "Width":"1"}]}, {"from":741, "to":744, "details":[{"type":"table", "Width":"1"}]}, {"from":742, "to":743, "details":[{"type":"table", "Width":"1"}]}, {"from":742, "to":747, "details":[{"type":"table", "Width":"1"}]}, {"from":742, "to":746, "details":[{"type":"table", "Width":"1"}]}, {"from":742, "to":744, "details":[{"type":"table", "Width":"1"}]}, {"from":743, "to":744, "details":[{"type":"table", "Width":"1"}]}, {"from":743, "to":738, "details":[{"type":"table", "Width":"1"}]}, {"from":744, "to":743, "details":[{"type":"table", "Width":"1"}]}, {"from":746, "to":757, "details":[{"type":"table", "Width":"25"}]}, {"from":746, "to":754, "details":[{"type":"table", "Width":"25"}]}, {"from":747, "to":753, "details":[{"type":"table", "Width":"32"}]}, {"from":747, "to":751, "details":[{"type":"table", "Width":"32"}]}, {"from":747, "to":739, "details":[{"type":"table", "Width":"32"}]}, {"from":748, "to":750, "details":[{"type":"table", "Width":"64"}]}, {"from":749, "to":750, "details":[{"type":"table", "Width":"64"}]}, {"from":750, "to":751, "details":[{"type":"table", "Width":"64"}]}, {"from":751, "to":752, "details":[{"type":"table", "Width":"64"}]}, {"from":752, "to":739, "details":[{"type":"table", "Width":"64"}]}, {"from":753, "to":747, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":754, "to":755, "details":[{"type":"table", "Width":"1"}]}, {"from":754, "to":739, "details":[{"type":"table", "Width":"1"}]}, {"from":755, "to":747, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":755, "to":746, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":755, "to":739, "details":[{"type":"table", "Width":"1"}]}, {"from":755, "to":744, "details":[{"type":"table", "Width":"1"}]}, {"from":757, "to":746, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "226":{"nodes":[{"name":"Loop Orch", "id":759, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":760, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":761, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":762, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":763, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":764, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":765, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":767, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":768, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":769, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":770, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":771, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":772, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":773, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":774, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":775, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":776, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":778, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":759, "to":760, "details":[{"type":"table", "Width":"1"}]}, {"from":762, "to":765, "details":[{"type":"table", "Width":"1"}]}, {"from":763, "to":764, "details":[{"type":"table", "Width":"1"}]}, {"from":763, "to":768, "details":[{"type":"table", "Width":"1"}]}, {"from":763, "to":767, "details":[{"type":"table", "Width":"1"}]}, {"from":763, "to":765, "details":[{"type":"table", "Width":"1"}]}, {"from":764, "to":765, "details":[{"type":"table", "Width":"1"}]}, {"from":764, "to":759, "details":[{"type":"table", "Width":"1"}]}, {"from":765, "to":764, "details":[{"type":"table", "Width":"1"}]}, {"from":767, "to":778, "details":[{"type":"table", "Width":"25"}]}, {"from":767, "to":775, "details":[{"type":"table", "Width":"25"}]}, {"from":768, "to":774, "details":[{"type":"table", "Width":"32"}]}, {"from":768, "to":772, "details":[{"type":"table", "Width":"32"}]}, {"from":768, "to":760, "details":[{"type":"table", "Width":"32"}]}, {"from":769, "to":771, "details":[{"type":"table", "Width":"64"}]}, {"from":770, "to":771, "details":[{"type":"table", "Width":"64"}]}, {"from":771, "to":772, "details":[{"type":"table", "Width":"64"}]}, {"from":772, "to":773, "details":[{"type":"table", "Width":"64"}]}, {"from":773, "to":760, "details":[{"type":"table", "Width":"64"}]}, {"from":774, "to":768, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":775, "to":776, "details":[{"type":"table", "Width":"1"}]}, {"from":775, "to":760, "details":[{"type":"table", "Width":"1"}]}, {"from":776, "to":768, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":776, "to":767, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":776, "to":760, "details":[{"type":"table", "Width":"1"}]}, {"from":776, "to":765, "details":[{"type":"table", "Width":"1"}]}, {"from":778, "to":767, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "230":{"nodes":[{"name":"Loop Orch", "id":780, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":781, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":782, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":783, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":784, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":785, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":786, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":788, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":789, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":790, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":791, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":792, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":793, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":794, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":795, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":796, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":797, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":799, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":780, "to":781, "details":[{"type":"table", "Width":"1"}]}, {"from":783, "to":786, "details":[{"type":"table", "Width":"1"}]}, {"from":784, "to":785, "details":[{"type":"table", "Width":"1"}]}, {"from":784, "to":789, "details":[{"type":"table", "Width":"1"}]}, {"from":784, "to":788, "details":[{"type":"table", "Width":"1"}]}, {"from":784, "to":786, "details":[{"type":"table", "Width":"1"}]}, {"from":785, "to":786, "details":[{"type":"table", "Width":"1"}]}, {"from":785, "to":780, "details":[{"type":"table", "Width":"1"}]}, {"from":786, "to":785, "details":[{"type":"table", "Width":"1"}]}, {"from":788, "to":799, "details":[{"type":"table", "Width":"25"}]}, {"from":788, "to":796, "details":[{"type":"table", "Width":"25"}]}, {"from":789, "to":795, "details":[{"type":"table", "Width":"32"}]}, {"from":789, "to":793, "details":[{"type":"table", "Width":"32"}]}, {"from":789, "to":781, "details":[{"type":"table", "Width":"32"}]}, {"from":790, "to":792, "details":[{"type":"table", "Width":"64"}]}, {"from":791, "to":792, "details":[{"type":"table", "Width":"64"}]}, {"from":792, "to":793, "details":[{"type":"table", "Width":"64"}]}, {"from":793, "to":794, "details":[{"type":"table", "Width":"64"}]}, {"from":794, "to":781, "details":[{"type":"table", "Width":"64"}]}, {"from":795, "to":789, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":796, "to":797, "details":[{"type":"table", "Width":"1"}]}, {"from":796, "to":781, "details":[{"type":"table", "Width":"1"}]}, {"from":797, "to":789, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":797, "to":788, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":797, "to":781, "details":[{"type":"table", "Width":"1"}]}, {"from":797, "to":786, "details":[{"type":"table", "Width":"1"}]}, {"from":799, "to":788, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "234":{"nodes":[{"name":"Loop Orch", "id":801, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":802, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":803, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":804, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":805, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":806, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":807, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":809, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":810, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":811, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":812, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":813, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":814, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":815, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":816, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":817, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":818, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":820, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":801, "to":802, "details":[{"type":"table", "Width":"1"}]}, {"from":804, "to":807, "details":[{"type":"table", "Width":"1"}]}, {"from":805, "to":806, "details":[{"type":"table", "Width":"1"}]}, {"from":805, "to":810, "details":[{"type":"table", "Width":"1"}]}, {"from":805, "to":809, "details":[{"type":"table", "Width":"1"}]}, {"from":805, "to":807, "details":[{"type":"table", "Width":"1"}]}, {"from":806, "to":807, "details":[{"type":"table", "Width":"1"}]}, {"from":806, "to":801, "details":[{"type":"table", "Width":"1"}]}, {"from":807, "to":806, "details":[{"type":"table", "Width":"1"}]}, {"from":809, "to":820, "details":[{"type":"table", "Width":"25"}]}, {"from":809, "to":817, "details":[{"type":"table", "Width":"25"}]}, {"from":810, "to":816, "details":[{"type":"table", "Width":"32"}]}, {"from":810, "to":814, "details":[{"type":"table", "Width":"32"}]}, {"from":810, "to":802, "details":[{"type":"table", "Width":"32"}]}, {"from":811, "to":813, "details":[{"type":"table", "Width":"64"}]}, {"from":812, "to":813, "details":[{"type":"table", "Width":"64"}]}, {"from":813, "to":814, "details":[{"type":"table", "Width":"64"}]}, {"from":814, "to":815, "details":[{"type":"table", "Width":"64"}]}, {"from":815, "to":802, "details":[{"type":"table", "Width":"64"}]}, {"from":816, "to":810, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":817, "to":818, "details":[{"type":"table", "Width":"1"}]}, {"from":817, "to":802, "details":[{"type":"table", "Width":"1"}]}, {"from":818, "to":810, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":818, "to":809, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":818, "to":802, "details":[{"type":"table", "Width":"1"}]}, {"from":818, "to":807, "details":[{"type":"table", "Width":"1"}]}, {"from":820, "to":809, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "238":{"nodes":[{"name":"Loop Orch", "id":822, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":823, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":824, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":825, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":826, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":827, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":828, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":830, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":831, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":832, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":833, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":834, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":835, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":836, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":837, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":838, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":839, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":841, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":822, "to":823, "details":[{"type":"table", "Width":"1"}]}, {"from":825, "to":828, "details":[{"type":"table", "Width":"1"}]}, {"from":826, "to":827, "details":[{"type":"table", "Width":"1"}]}, {"from":826, "to":831, "details":[{"type":"table", "Width":"1"}]}, {"from":826, "to":830, "details":[{"type":"table", "Width":"1"}]}, {"from":826, "to":828, "details":[{"type":"table", "Width":"1"}]}, {"from":827, "to":828, "details":[{"type":"table", "Width":"1"}]}, {"from":827, "to":822, "details":[{"type":"table", "Width":"1"}]}, {"from":828, "to":827, "details":[{"type":"table", "Width":"1"}]}, {"from":830, "to":841, "details":[{"type":"table", "Width":"25"}]}, {"from":830, "to":838, "details":[{"type":"table", "Width":"25"}]}, {"from":831, "to":837, "details":[{"type":"table", "Width":"32"}]}, {"from":831, "to":835, "details":[{"type":"table", "Width":"32"}]}, {"from":831, "to":823, "details":[{"type":"table", "Width":"32"}]}, {"from":832, "to":834, "details":[{"type":"table", "Width":"64"}]}, {"from":833, "to":834, "details":[{"type":"table", "Width":"64"}]}, {"from":834, "to":835, "details":[{"type":"table", "Width":"64"}]}, {"from":835, "to":836, "details":[{"type":"table", "Width":"64"}]}, {"from":836, "to":823, "details":[{"type":"table", "Width":"64"}]}, {"from":837, "to":831, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":838, "to":839, "details":[{"type":"table", "Width":"1"}]}, {"from":838, "to":823, "details":[{"type":"table", "Width":"1"}]}, {"from":839, "to":831, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":839, "to":830, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":839, "to":823, "details":[{"type":"table", "Width":"1"}]}, {"from":839, "to":828, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":830, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}, "242":{"nodes":[{"name":"Loop Orch", "id":843, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":844, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":845, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":846, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":847, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":848, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":849, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":851, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":852, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":853, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":854, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":855, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":856, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":857, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":858, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":859, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":861, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":843, "to":844, "details":[{"type":"table", "Width":"1"}]}, {"from":846, "to":849, "details":[{"type":"table", "Width":"1"}]}, {"from":847, "to":848, "details":[{"type":"table", "Width":"1"}]}, {"from":847, "to":851, "details":[{"type":"table", "Width":"1"}]}, {"from":847, "to":849, "details":[{"type":"table", "Width":"1"}]}, {"from":847, "to":861, "details":[{"type":"table", "Width":"1"}]}, {"from":847, "to":858, "details":[{"type":"table", "Width":"1"}]}, {"from":848, "to":849, "details":[{"type":"table", "Width":"1"}]}, {"from":848, "to":843, "details":[{"type":"table", "Width":"1"}]}, {"from":849, "to":848, "details":[{"type":"table", "Width":"1"}]}, {"from":851, "to":857, "details":[{"type":"table", "Width":"32"}]}, {"from":851, "to":855, "details":[{"type":"table", "Width":"32"}]}, {"from":851, "to":844, "details":[{"type":"table", "Width":"32"}]}, {"from":852, "to":854, "details":[{"type":"table", "Width":"64"}]}, {"from":853, "to":854, "details":[{"type":"table", "Width":"64"}]}, {"from":854, "to":855, "details":[{"type":"table", "Width":"64"}]}, {"from":855, "to":856, "details":[{"type":"table", "Width":"64"}]}, {"from":856, "to":844, "details":[{"type":"table", "Width":"64"}]}, {"from":857, "to":851, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":858, "to":859, "details":[{"type":"table", "Width":"1"}]}, {"from":858, "to":844, "details":[{"type":"table", "Width":"1"}]}, {"from":859, "to":851, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":859, "to":844, "details":[{"type":"table", "Width":"1"}]}, {"from":859, "to":849, "details":[{"type":"table", "Width":"1"}]}, {"from":859, "to":861, "details":[{"type":"table", "Width":"1"}]}, {"from":859, "to":858, "details":[{"type":"table", "Width":"1"}]}, {"from":861, "to":861, "details":[{"type":"table", "Width":"25"}]}, {"from":861, "to":858, "details":[{"type":"table", "Width":"25"}]}]}, "246":{"nodes":[{"name":"Loop Orch", "id":862, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":863, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":864, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":865, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":866, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":867, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":868, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":870, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":871, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":872, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":873, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":874, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":875, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":876, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":877, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":878, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":880, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":862, "to":863, "details":[{"type":"table", "Width":"1"}]}, {"from":865, "to":868, "details":[{"type":"table", "Width":"1"}]}, {"from":866, "to":867, "details":[{"type":"table", "Width":"1"}]}, {"from":866, "to":870, "details":[{"type":"table", "Width":"1"}]}, {"from":866, "to":868, "details":[{"type":"table", "Width":"1"}]}, {"from":866, "to":880, "details":[{"type":"table", "Width":"1"}]}, {"from":866, "to":877, "details":[{"type":"table", "Width":"1"}]}, {"from":867, "to":868, "details":[{"type":"table", "Width":"1"}]}, {"from":867, "to":862, "details":[{"type":"table", "Width":"1"}]}, {"from":868, "to":867, "details":[{"type":"table", "Width":"1"}]}, {"from":870, "to":876, "details":[{"type":"table", "Width":"32"}]}, {"from":870, "to":874, "details":[{"type":"table", "Width":"32"}]}, {"from":870, "to":863, "details":[{"type":"table", "Width":"32"}]}, {"from":871, "to":873, "details":[{"type":"table", "Width":"64"}]}, {"from":872, "to":873, "details":[{"type":"table", "Width":"64"}]}, {"from":873, "to":874, "details":[{"type":"table", "Width":"64"}]}, {"from":874, "to":875, "details":[{"type":"table", "Width":"64"}]}, {"from":875, "to":863, "details":[{"type":"table", "Width":"64"}]}, {"from":876, "to":870, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":877, "to":878, "details":[{"type":"table", "Width":"1"}]}, {"from":877, "to":863, "details":[{"type":"table", "Width":"1"}]}, {"from":878, "to":870, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":878, "to":863, "details":[{"type":"table", "Width":"1"}]}, {"from":878, "to":868, "details":[{"type":"table", "Width":"1"}]}, {"from":878, "to":880, "details":[{"type":"table", "Width":"1"}]}, {"from":878, "to":877, "details":[{"type":"table", "Width":"1"}]}, {"from":880, "to":880, "details":[{"type":"table", "Width":"25"}]}, {"from":880, "to":877, "details":[{"type":"table", "Width":"25"}]}]}, "250":{"nodes":[{"name":"Loop Orch", "id":881, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":882, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":883, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":884, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":885, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":886, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":887, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":889, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":890, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":891, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":892, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":893, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":894, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":895, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":896, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":897, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":899, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":881, "to":882, "details":[{"type":"table", "Width":"1"}]}, {"from":884, "to":887, "details":[{"type":"table", "Width":"1"}]}, {"from":885, "to":886, "details":[{"type":"table", "Width":"1"}]}, {"from":885, "to":889, "details":[{"type":"table", "Width":"1"}]}, {"from":885, "to":887, "details":[{"type":"table", "Width":"1"}]}, {"from":885, "to":899, "details":[{"type":"table", "Width":"1"}]}, {"from":885, "to":896, "details":[{"type":"table", "Width":"1"}]}, {"from":886, "to":887, "details":[{"type":"table", "Width":"1"}]}, {"from":886, "to":881, "details":[{"type":"table", "Width":"1"}]}, {"from":887, "to":886, "details":[{"type":"table", "Width":"1"}]}, {"from":889, "to":895, "details":[{"type":"table", "Width":"32"}]}, {"from":889, "to":893, "details":[{"type":"table", "Width":"32"}]}, {"from":889, "to":882, "details":[{"type":"table", "Width":"32"}]}, {"from":890, "to":892, "details":[{"type":"table", "Width":"64"}]}, {"from":891, "to":892, "details":[{"type":"table", "Width":"64"}]}, {"from":892, "to":893, "details":[{"type":"table", "Width":"64"}]}, {"from":893, "to":894, "details":[{"type":"table", "Width":"64"}]}, {"from":894, "to":882, "details":[{"type":"table", "Width":"64"}]}, {"from":895, "to":889, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":896, "to":897, "details":[{"type":"table", "Width":"1"}]}, {"from":896, "to":882, "details":[{"type":"table", "Width":"1"}]}, {"from":897, "to":889, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":897, "to":882, "details":[{"type":"table", "Width":"1"}]}, {"from":897, "to":887, "details":[{"type":"table", "Width":"1"}]}, {"from":897, "to":899, "details":[{"type":"table", "Width":"1"}]}, {"from":897, "to":896, "details":[{"type":"table", "Width":"1"}]}, {"from":899, "to":899, "details":[{"type":"table", "Width":"25"}]}, {"from":899, "to":896, "details":[{"type":"table", "Width":"25"}]}]}, "254":{"nodes":[{"name":"Loop Orch", "id":900, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Exit", "id":901, "subtype":"exit", "start":"5.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":902, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":903, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":904, "subtype":"default", "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":905, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Loop Orch", "id":906, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":908, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":909, "subtype":"pop", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":910, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":911, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":912, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":913, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":914, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":915, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":916, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":917, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":919, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":900, "to":901, "details":[{"type":"table", "Width":"1"}]}, {"from":903, "to":906, "details":[{"type":"table", "Width":"1"}]}, {"from":904, "to":905, "details":[{"type":"table", "Width":"1"}]}, {"from":904, "to":909, "details":[{"type":"table", "Width":"1"}]}, {"from":904, "to":908, "details":[{"type":"table", "Width":"1"}]}, {"from":904, "to":906, "details":[{"type":"table", "Width":"1"}]}, {"from":905, "to":906, "details":[{"type":"table", "Width":"1"}]}, {"from":905, "to":900, "details":[{"type":"table", "Width":"1"}]}, {"from":906, "to":905, "details":[{"type":"table", "Width":"1"}]}, {"from":908, "to":919, "details":[{"type":"table", "Width":"25"}]}, {"from":908, "to":916, "details":[{"type":"table", "Width":"25"}]}, {"from":909, "to":915, "details":[{"type":"table", "Width":"32"}]}, {"from":909, "to":913, "details":[{"type":"table", "Width":"32"}]}, {"from":909, "to":901, "details":[{"type":"table", "Width":"32"}]}, {"from":910, "to":912, "details":[{"type":"table", "Width":"64"}]}, {"from":911, "to":912, "details":[{"type":"table", "Width":"64"}]}, {"from":912, "to":913, "details":[{"type":"table", "Width":"64"}]}, {"from":913, "to":914, "details":[{"type":"table", "Width":"64"}]}, {"from":914, "to":901, "details":[{"type":"table", "Width":"64"}]}, {"from":915, "to":909, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":916, "to":917, "details":[{"type":"table", "Width":"1"}]}, {"from":916, "to":901, "details":[{"type":"table", "Width":"1"}]}, {"from":917, "to":909, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"3"}]}, {"from":917, "to":908, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}, {"from":917, "to":901, "details":[{"type":"table", "Width":"1"}]}, {"from":917, "to":906, "details":[{"type":"table", "Width":"1"}]}, {"from":919, "to":908, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"3"}]}]}};
var treeJSON={"nodes":[{"name":"ConsumerKernel<31>", "id":1, "type":"kernel", "children":[{"name":"ConsumerKernel<31>.B0", "id":33, "type":"bb"}, {"name":"ConsumerKernel<31>.B1", "id":34, "type":"bb", "children":[{"name":"Cluster 0", "id":130, "type":"cluster"}]}, {"name":"ConsumerKernel<31>.B2", "id":35, "type":"bb"}]}, {"name":"ConsumerKernel<30>", "id":2, "type":"kernel", "children":[{"name":"ConsumerKernel<30>.B0", "id":36, "type":"bb"}, {"name":"ConsumerKernel<30>.B1", "id":37, "type":"bb", "children":[{"name":"Cluster 1", "id":134, "type":"cluster"}]}, {"name":"ConsumerKernel<30>.B2", "id":38, "type":"bb"}]}, {"name":"ConsumerKernel<29>", "id":3, "type":"kernel", "children":[{"name":"ConsumerKernel<29>.B0", "id":39, "type":"bb"}, {"name":"ConsumerKernel<29>.B1", "id":40, "type":"bb", "children":[{"name":"Cluster 2", "id":138, "type":"cluster"}]}, {"name":"ConsumerKernel<29>.B2", "id":41, "type":"bb"}]}, {"name":"ConsumerKernel<28>", "id":4, "type":"kernel", "children":[{"name":"ConsumerKernel<28>.B0", "id":42, "type":"bb"}, {"name":"ConsumerKernel<28>.B1", "id":43, "type":"bb", "children":[{"name":"Cluster 3", "id":142, "type":"cluster"}]}, {"name":"ConsumerKernel<28>.B2", "id":44, "type":"bb"}]}, {"name":"ConsumerKernel<27>", "id":5, "type":"kernel", "children":[{"name":"ConsumerKernel<27>.B0", "id":45, "type":"bb"}, {"name":"ConsumerKernel<27>.B1", "id":46, "type":"bb", "children":[{"name":"Cluster 4", "id":146, "type":"cluster"}]}, {"name":"ConsumerKernel<27>.B2", "id":47, "type":"bb"}]}, {"name":"ConsumerKernel<26>", "id":6, "type":"kernel", "children":[{"name":"ConsumerKernel<26>.B0", "id":48, "type":"bb"}, {"name":"ConsumerKernel<26>.B1", "id":49, "type":"bb", "children":[{"name":"Cluster 5", "id":150, "type":"cluster"}]}, {"name":"ConsumerKernel<26>.B2", "id":50, "type":"bb"}]}, {"name":"ConsumerKernel<25>", "id":7, "type":"kernel", "children":[{"name":"ConsumerKernel<25>.B0", "id":51, "type":"bb"}, {"name":"ConsumerKernel<25>.B1", "id":52, "type":"bb", "children":[{"name":"Cluster 6", "id":154, "type":"cluster"}]}, {"name":"ConsumerKernel<25>.B2", "id":53, "type":"bb"}]}, {"name":"ConsumerKernel<24>", "id":8, "type":"kernel", "children":[{"name":"ConsumerKernel<24>.B0", "id":54, "type":"bb"}, {"name":"ConsumerKernel<24>.B1", "id":55, "type":"bb", "children":[{"name":"Cluster 7", "id":158, "type":"cluster"}]}, {"name":"ConsumerKernel<24>.B2", "id":56, "type":"bb"}]}, {"name":"ConsumerKernel<23>", "id":9, "type":"kernel", "children":[{"name":"ConsumerKernel<23>.B0", "id":57, "type":"bb"}, {"name":"ConsumerKernel<23>.B1", "id":58, "type":"bb", "children":[{"name":"Cluster 8", "id":162, "type":"cluster"}]}, {"name":"ConsumerKernel<23>.B2", "id":59, "type":"bb"}]}, {"name":"ConsumerKernel<22>", "id":10, "type":"kernel", "children":[{"name":"ConsumerKernel<22>.B0", "id":60, "type":"bb"}, {"name":"ConsumerKernel<22>.B1", "id":61, "type":"bb", "children":[{"name":"Cluster 9", "id":166, "type":"cluster"}]}, {"name":"ConsumerKernel<22>.B2", "id":62, "type":"bb"}]}, {"name":"ConsumerKernel<21>", "id":11, "type":"kernel", "children":[{"name":"ConsumerKernel<21>.B0", "id":63, "type":"bb"}, {"name":"ConsumerKernel<21>.B1", "id":64, "type":"bb", "children":[{"name":"Cluster 10", "id":170, "type":"cluster"}]}, {"name":"ConsumerKernel<21>.B2", "id":65, "type":"bb"}]}, {"name":"ConsumerKernel<20>", "id":12, "type":"kernel", "children":[{"name":"ConsumerKernel<20>.B0", "id":66, "type":"bb"}, {"name":"ConsumerKernel<20>.B1", "id":67, "type":"bb", "children":[{"name":"Cluster 11", "id":174, "type":"cluster"}]}, {"name":"ConsumerKernel<20>.B2", "id":68, "type":"bb"}]}, {"name":"ConsumerKernel<19>", "id":13, "type":"kernel", "children":[{"name":"ConsumerKernel<19>.B0", "id":69, "type":"bb"}, {"name":"ConsumerKernel<19>.B1", "id":70, "type":"bb", "children":[{"name":"Cluster 12", "id":178, "type":"cluster"}]}, {"name":"ConsumerKernel<19>.B2", "id":71, "type":"bb"}]}, {"name":"ConsumerKernel<18>", "id":14, "type":"kernel", "children":[{"name":"ConsumerKernel<18>.B0", "id":72, "type":"bb"}, {"name":"ConsumerKernel<18>.B1", "id":73, "type":"bb", "children":[{"name":"Cluster 13", "id":182, "type":"cluster"}]}, {"name":"ConsumerKernel<18>.B2", "id":74, "type":"bb"}]}, {"name":"ConsumerKernel<17>", "id":15, "type":"kernel", "children":[{"name":"ConsumerKernel<17>.B0", "id":75, "type":"bb"}, {"name":"ConsumerKernel<17>.B1", "id":76, "type":"bb", "children":[{"name":"Cluster 14", "id":186, "type":"cluster"}]}, {"name":"ConsumerKernel<17>.B2", "id":77, "type":"bb"}]}, {"name":"ConsumerKernel<16>", "id":16, "type":"kernel", "children":[{"name":"ConsumerKernel<16>.B0", "id":78, "type":"bb"}, {"name":"ConsumerKernel<16>.B1", "id":79, "type":"bb", "children":[{"name":"Cluster 15", "id":190, "type":"cluster"}]}, {"name":"ConsumerKernel<16>.B2", "id":80, "type":"bb"}]}, {"name":"ConsumerKernel<15>", "id":17, "type":"kernel", "children":[{"name":"ConsumerKernel<15>.B0", "id":81, "type":"bb"}, {"name":"ConsumerKernel<15>.B1", "id":82, "type":"bb", "children":[{"name":"Cluster 16", "id":194, "type":"cluster"}]}, {"name":"ConsumerKernel<15>.B2", "id":83, "type":"bb"}]}, {"name":"ConsumerKernel<14>", "id":18, "type":"kernel", "children":[{"name":"ConsumerKernel<14>.B0", "id":84, "type":"bb"}, {"name":"ConsumerKernel<14>.B1", "id":85, "type":"bb", "children":[{"name":"Cluster 17", "id":198, "type":"cluster"}]}, {"name":"ConsumerKernel<14>.B2", "id":86, "type":"bb"}]}, {"name":"ConsumerKernel<13>", "id":19, "type":"kernel", "children":[{"name":"ConsumerKernel<13>.B0", "id":87, "type":"bb"}, {"name":"ConsumerKernel<13>.B1", "id":88, "type":"bb", "children":[{"name":"Cluster 18", "id":202, "type":"cluster"}]}, {"name":"ConsumerKernel<13>.B2", "id":89, "type":"bb"}]}, {"name":"ConsumerKernel<12>", "id":20, "type":"kernel", "children":[{"name":"ConsumerKernel<12>.B0", "id":90, "type":"bb"}, {"name":"ConsumerKernel<12>.B1", "id":91, "type":"bb", "children":[{"name":"Cluster 19", "id":206, "type":"cluster"}]}, {"name":"ConsumerKernel<12>.B2", "id":92, "type":"bb"}]}, {"name":"ConsumerKernel<11>", "id":21, "type":"kernel", "children":[{"name":"ConsumerKernel<11>.B0", "id":93, "type":"bb"}, {"name":"ConsumerKernel<11>.B1", "id":94, "type":"bb", "children":[{"name":"Cluster 20", "id":210, "type":"cluster"}]}, {"name":"ConsumerKernel<11>.B2", "id":95, "type":"bb"}]}, {"name":"ConsumerKernel<10>", "id":22, "type":"kernel", "children":[{"name":"ConsumerKernel<10>.B0", "id":96, "type":"bb"}, {"name":"ConsumerKernel<10>.B1", "id":97, "type":"bb", "children":[{"name":"Cluster 21", "id":214, "type":"cluster"}]}, {"name":"ConsumerKernel<10>.B2", "id":98, "type":"bb"}]}, {"name":"ConsumerKernel<9>", "id":23, "type":"kernel", "children":[{"name":"ConsumerKernel<9>.B0", "id":99, "type":"bb"}, {"name":"ConsumerKernel<9>.B1", "id":100, "type":"bb", "children":[{"name":"Cluster 22", "id":218, "type":"cluster"}]}, {"name":"ConsumerKernel<9>.B2", "id":101, "type":"bb"}]}, {"name":"ConsumerKernel<8>", "id":24, "type":"kernel", "children":[{"name":"ConsumerKernel<8>.B0", "id":102, "type":"bb"}, {"name":"ConsumerKernel<8>.B1", "id":103, "type":"bb", "children":[{"name":"Cluster 23", "id":222, "type":"cluster"}]}, {"name":"ConsumerKernel<8>.B2", "id":104, "type":"bb"}]}, {"name":"ConsumerKernel<7>", "id":25, "type":"kernel", "children":[{"name":"ConsumerKernel<7>.B0", "id":105, "type":"bb"}, {"name":"ConsumerKernel<7>.B1", "id":106, "type":"bb", "children":[{"name":"Cluster 24", "id":226, "type":"cluster"}]}, {"name":"ConsumerKernel<7>.B2", "id":107, "type":"bb"}]}, {"name":"ConsumerKernel<6>", "id":26, "type":"kernel", "children":[{"name":"ConsumerKernel<6>.B0", "id":108, "type":"bb"}, {"name":"ConsumerKernel<6>.B1", "id":109, "type":"bb", "children":[{"name":"Cluster 25", "id":230, "type":"cluster"}]}, {"name":"ConsumerKernel<6>.B2", "id":110, "type":"bb"}]}, {"name":"ConsumerKernel<5>", "id":27, "type":"kernel", "children":[{"name":"ConsumerKernel<5>.B0", "id":111, "type":"bb"}, {"name":"ConsumerKernel<5>.B1", "id":112, "type":"bb", "children":[{"name":"Cluster 26", "id":234, "type":"cluster"}]}, {"name":"ConsumerKernel<5>.B2", "id":113, "type":"bb"}]}, {"name":"ConsumerKernel<4>", "id":28, "type":"kernel", "children":[{"name":"ConsumerKernel<4>.B0", "id":114, "type":"bb"}, {"name":"ConsumerKernel<4>.B1", "id":115, "type":"bb", "children":[{"name":"Cluster 27", "id":238, "type":"cluster"}]}, {"name":"ConsumerKernel<4>.B2", "id":116, "type":"bb"}]}, {"name":"ConsumerKernel<3>", "id":29, "type":"kernel", "children":[{"name":"ConsumerKernel<3>.B0", "id":117, "type":"bb"}, {"name":"ConsumerKernel<3>.B1", "id":118, "type":"bb", "children":[{"name":"Cluster 28", "id":242, "type":"cluster"}]}, {"name":"ConsumerKernel<3>.B2", "id":119, "type":"bb"}]}, {"name":"ConsumerKernel<2>", "id":30, "type":"kernel", "children":[{"name":"ConsumerKernel<2>.B0", "id":120, "type":"bb"}, {"name":"ConsumerKernel<2>.B1", "id":121, "type":"bb", "children":[{"name":"Cluster 29", "id":246, "type":"cluster"}]}, {"name":"ConsumerKernel<2>.B2", "id":122, "type":"bb"}]}, {"name":"ConsumerKernel<1>", "id":31, "type":"kernel", "children":[{"name":"ConsumerKernel<1>.B0", "id":123, "type":"bb"}, {"name":"ConsumerKernel<1>.B1", "id":124, "type":"bb", "children":[{"name":"Cluster 30", "id":250, "type":"cluster"}]}, {"name":"ConsumerKernel<1>.B2", "id":125, "type":"bb"}]}, {"name":"ConsumerKernel<0>", "id":32, "type":"kernel", "children":[{"name":"ConsumerKernel<0>.B0", "id":126, "type":"bb"}, {"name":"ConsumerKernel<0>.B1", "id":127, "type":"bb", "children":[{"name":"Cluster 31", "id":254, "type":"cluster"}]}, {"name":"ConsumerKernel<0>.B2", "id":128, "type":"bb"}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"ConsumerKernel<31>", "id":1110, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1111, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1112, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1113, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<30>", "id":1114, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1115, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1116, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1117, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<29>", "id":1118, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1119, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1120, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1121, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<28>", "id":1122, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1123, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1124, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1125, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<27>", "id":1126, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1127, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1128, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1129, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<26>", "id":1130, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1131, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1132, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1133, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<25>", "id":1134, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1135, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1136, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1137, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<24>", "id":1138, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1139, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1140, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1141, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<23>", "id":1142, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1143, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1144, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1145, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<22>", "id":1146, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1147, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1148, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1149, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<21>", "id":1150, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1151, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1152, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1153, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<20>", "id":1154, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1155, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1156, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1157, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<19>", "id":1158, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1159, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1160, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1161, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<18>", "id":1162, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1163, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1164, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1165, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<17>", "id":1166, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1167, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1168, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1169, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<16>", "id":1170, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1171, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1172, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1173, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<15>", "id":1174, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1175, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1176, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1177, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<14>", "id":1178, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1179, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1180, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1181, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<13>", "id":1182, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1183, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1184, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1185, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<12>", "id":1186, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1187, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1188, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1189, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<11>", "id":1190, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1191, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1192, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1193, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<10>", "id":1194, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1195, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1196, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1197, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<9>", "id":1198, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1199, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1200, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1201, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<8>", "id":1202, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1203, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1204, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1205, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<7>", "id":1206, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1207, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1208, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1209, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<6>", "id":1210, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1211, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1212, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1213, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<5>", "id":1214, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1215, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1216, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1217, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<4>", "id":1218, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1219, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1220, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1221, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<3>", "id":1222, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1223, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1224, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1225, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<2>", "id":1226, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1227, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1228, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1229, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<1>", "id":1230, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1231, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1232, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1233, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}, {"name":"ConsumerKernel<0>", "id":1234, "type":"kernel", "children":[{"name":"On-chip Memory", "id":1235, "type":"memtype", "children":[{"name":"_arg_bank_acc", "id":1236, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"__SYCLKernel", "id":1237, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"77"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":77}]], "type":"reg"}]}]}], "links":[]};
var systemJSON={};
var blockJSON={"33":{"nodes":[{"name":"Feedback", "id":129, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "34":{"nodes":[{"name":"Cluster 0", "id":130, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili31ees_c0_enter1_zts14consumerkernelili31ee_90_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1014, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1015, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":131, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1014, "to":1015}, {"from":1015, "to":131, "details":[{"type":"table", "Width":"344"}]}]}, "35":{"nodes":[{"name":"Feedback", "id":132, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "36":{"nodes":[{"name":"Feedback", "id":133, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "37":{"nodes":[{"name":"Cluster 1", "id":134, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili30ees_c0_enter1_zts14consumerkernelili30ee_1105_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1016, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1017, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":135, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1016, "to":1017}, {"from":1017, "to":135, "details":[{"type":"table", "Width":"344"}]}]}, "38":{"nodes":[{"name":"Feedback", "id":136, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "39":{"nodes":[{"name":"Feedback", "id":137, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "40":{"nodes":[{"name":"Cluster 2", "id":138, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili29ees_c0_enter1_zts14consumerkernelili29ee_2120_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1018, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1019, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":139, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1018, "to":1019}, {"from":1019, "to":139, "details":[{"type":"table", "Width":"344"}]}]}, "41":{"nodes":[{"name":"Feedback", "id":140, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "42":{"nodes":[{"name":"Feedback", "id":141, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "43":{"nodes":[{"name":"Cluster 3", "id":142, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili28ees_c0_enter1_zts14consumerkernelili28ee_3135_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1020, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1021, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":143, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1020, "to":1021}, {"from":1021, "to":143, "details":[{"type":"table", "Width":"344"}]}]}, "44":{"nodes":[{"name":"Feedback", "id":144, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "45":{"nodes":[{"name":"Feedback", "id":145, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "46":{"nodes":[{"name":"Cluster 4", "id":146, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili27ees_c0_enter1_zts14consumerkernelili27ee_4150_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1022, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1023, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":147, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1022, "to":1023}, {"from":1023, "to":147, "details":[{"type":"table", "Width":"344"}]}]}, "47":{"nodes":[{"name":"Feedback", "id":148, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "48":{"nodes":[{"name":"Feedback", "id":149, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "49":{"nodes":[{"name":"Cluster 5", "id":150, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili26ees_c0_enter1_zts14consumerkernelili26ee_5165_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1024, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1025, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":151, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1024, "to":1025}, {"from":1025, "to":151, "details":[{"type":"table", "Width":"344"}]}]}, "50":{"nodes":[{"name":"Feedback", "id":152, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "51":{"nodes":[{"name":"Feedback", "id":153, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "52":{"nodes":[{"name":"Cluster 6", "id":154, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili25ees_c0_enter1_zts14consumerkernelili25ee_6180_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1026, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1027, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":155, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1026, "to":1027}, {"from":1027, "to":155, "details":[{"type":"table", "Width":"344"}]}]}, "53":{"nodes":[{"name":"Feedback", "id":156, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "54":{"nodes":[{"name":"Feedback", "id":157, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "55":{"nodes":[{"name":"Cluster 7", "id":158, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili24ees_c0_enter1_zts14consumerkernelili24ee_7195_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1028, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1029, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":159, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1028, "to":1029}, {"from":1029, "to":159, "details":[{"type":"table", "Width":"344"}]}]}, "56":{"nodes":[{"name":"Feedback", "id":160, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "57":{"nodes":[{"name":"Feedback", "id":161, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "58":{"nodes":[{"name":"Cluster 8", "id":162, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili23ees_c0_enter1_zts14consumerkernelili23ee_8210_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1030, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1031, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":163, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1030, "to":1031}, {"from":1031, "to":163, "details":[{"type":"table", "Width":"344"}]}]}, "59":{"nodes":[{"name":"Feedback", "id":164, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "60":{"nodes":[{"name":"Feedback", "id":165, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "61":{"nodes":[{"name":"Cluster 9", "id":166, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili22ees_c0_enter1_zts14consumerkernelili22ee_9225_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1032, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1033, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":167, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1032, "to":1033}, {"from":1033, "to":167, "details":[{"type":"table", "Width":"344"}]}]}, "62":{"nodes":[{"name":"Feedback", "id":168, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "63":{"nodes":[{"name":"Feedback", "id":169, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "64":{"nodes":[{"name":"Cluster 10", "id":170, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili21ees_c0_enter1_zts14consumerkernelili21ee_10240_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1034, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1035, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":171, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1034, "to":1035}, {"from":1035, "to":171, "details":[{"type":"table", "Width":"344"}]}]}, "65":{"nodes":[{"name":"Feedback", "id":172, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "66":{"nodes":[{"name":"Feedback", "id":173, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "67":{"nodes":[{"name":"Cluster 11", "id":174, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili20ees_c0_enter1_zts14consumerkernelili20ee_11255_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1036, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1037, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":175, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1036, "to":1037}, {"from":1037, "to":175, "details":[{"type":"table", "Width":"344"}]}]}, "68":{"nodes":[{"name":"Feedback", "id":176, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "69":{"nodes":[{"name":"Feedback", "id":177, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "70":{"nodes":[{"name":"Cluster 12", "id":178, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili19ees_c0_enter1_zts14consumerkernelili19ee_12270_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1038, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1039, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":179, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1038, "to":1039}, {"from":1039, "to":179, "details":[{"type":"table", "Width":"344"}]}]}, "71":{"nodes":[{"name":"Feedback", "id":180, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "72":{"nodes":[{"name":"Feedback", "id":181, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "73":{"nodes":[{"name":"Cluster 13", "id":182, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili18ees_c0_enter1_zts14consumerkernelili18ee_13285_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1040, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1041, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":183, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1040, "to":1041}, {"from":1041, "to":183, "details":[{"type":"table", "Width":"344"}]}]}, "74":{"nodes":[{"name":"Feedback", "id":184, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "75":{"nodes":[{"name":"Feedback", "id":185, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "76":{"nodes":[{"name":"Cluster 14", "id":186, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili17ees_c0_enter1_zts14consumerkernelili17ee_14300_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1042, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1043, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":187, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1042, "to":1043}, {"from":1043, "to":187, "details":[{"type":"table", "Width":"344"}]}]}, "77":{"nodes":[{"name":"Feedback", "id":188, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "78":{"nodes":[{"name":"Feedback", "id":189, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "79":{"nodes":[{"name":"Cluster 15", "id":190, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili16ees_c0_enter1_zts14consumerkernelili16ee_15315_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1044, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1045, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":191, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1044, "to":1045}, {"from":1045, "to":191, "details":[{"type":"table", "Width":"344"}]}]}, "80":{"nodes":[{"name":"Feedback", "id":192, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "81":{"nodes":[{"name":"Feedback", "id":193, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "82":{"nodes":[{"name":"Cluster 16", "id":194, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili15ees_c0_enter1_zts14consumerkernelili15ee_16330_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1046, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1047, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":195, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1046, "to":1047}, {"from":1047, "to":195, "details":[{"type":"table", "Width":"344"}]}]}, "83":{"nodes":[{"name":"Feedback", "id":196, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "84":{"nodes":[{"name":"Feedback", "id":197, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "85":{"nodes":[{"name":"Cluster 17", "id":198, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili14ees_c0_enter1_zts14consumerkernelili14ee_17345_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1048, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1049, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":199, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1048, "to":1049}, {"from":1049, "to":199, "details":[{"type":"table", "Width":"344"}]}]}, "86":{"nodes":[{"name":"Feedback", "id":200, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "87":{"nodes":[{"name":"Feedback", "id":201, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "88":{"nodes":[{"name":"Cluster 18", "id":202, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili13ees_c0_enter1_zts14consumerkernelili13ee_18360_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1050, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1051, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":203, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1050, "to":1051}, {"from":1051, "to":203, "details":[{"type":"table", "Width":"344"}]}]}, "89":{"nodes":[{"name":"Feedback", "id":204, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "90":{"nodes":[{"name":"Feedback", "id":205, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "91":{"nodes":[{"name":"Cluster 19", "id":206, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili12ees_c0_enter1_zts14consumerkernelili12ee_19375_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1052, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1053, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":207, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1052, "to":1053}, {"from":1053, "to":207, "details":[{"type":"table", "Width":"344"}]}]}, "92":{"nodes":[{"name":"Feedback", "id":208, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "93":{"nodes":[{"name":"Feedback", "id":209, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "94":{"nodes":[{"name":"Cluster 20", "id":210, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili11ees_c0_enter1_zts14consumerkernelili11ee_20390_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1054, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1055, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":211, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1054, "to":1055}, {"from":1055, "to":211, "details":[{"type":"table", "Width":"344"}]}]}, "95":{"nodes":[{"name":"Feedback", "id":212, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "96":{"nodes":[{"name":"Feedback", "id":213, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "97":{"nodes":[{"name":"Cluster 21", "id":214, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili10ees_c0_enter1_zts14consumerkernelili10ee_21405_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1056, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1057, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":215, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1056, "to":1057}, {"from":1057, "to":215, "details":[{"type":"table", "Width":"344"}]}]}, "98":{"nodes":[{"name":"Feedback", "id":216, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "99":{"nodes":[{"name":"Feedback", "id":217, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "100":{"nodes":[{"name":"Cluster 22", "id":218, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili9ees_c0_enter1_zts14consumerkernelili9ee_22420_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1058, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1059, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":219, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1058, "to":1059}, {"from":1059, "to":219, "details":[{"type":"table", "Width":"344"}]}]}, "101":{"nodes":[{"name":"Feedback", "id":220, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "102":{"nodes":[{"name":"Feedback", "id":221, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "103":{"nodes":[{"name":"Cluster 23", "id":222, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili8ees_c0_enter1_zts14consumerkernelili8ee_23435_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1060, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1061, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":223, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1060, "to":1061}, {"from":1061, "to":223, "details":[{"type":"table", "Width":"344"}]}]}, "104":{"nodes":[{"name":"Feedback", "id":224, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "105":{"nodes":[{"name":"Feedback", "id":225, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "106":{"nodes":[{"name":"Cluster 24", "id":226, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili7ees_c0_enter1_zts14consumerkernelili7ee_24450_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1062, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1063, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":227, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1062, "to":1063}, {"from":1063, "to":227, "details":[{"type":"table", "Width":"344"}]}]}, "107":{"nodes":[{"name":"Feedback", "id":228, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "108":{"nodes":[{"name":"Feedback", "id":229, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "109":{"nodes":[{"name":"Cluster 25", "id":230, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili6ees_c0_enter1_zts14consumerkernelili6ee_25465_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1064, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1065, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":231, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1064, "to":1065}, {"from":1065, "to":231, "details":[{"type":"table", "Width":"344"}]}]}, "110":{"nodes":[{"name":"Feedback", "id":232, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "111":{"nodes":[{"name":"Feedback", "id":233, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "112":{"nodes":[{"name":"Cluster 26", "id":234, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili5ees_c0_enter1_zts14consumerkernelili5ee_26480_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1066, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1067, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":235, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1066, "to":1067}, {"from":1067, "to":235, "details":[{"type":"table", "Width":"344"}]}]}, "113":{"nodes":[{"name":"Feedback", "id":236, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "114":{"nodes":[{"name":"Feedback", "id":237, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "115":{"nodes":[{"name":"Cluster 27", "id":238, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili4ees_c0_enter1_zts14consumerkernelili4ee_27495_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1068, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1069, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":239, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1068, "to":1069}, {"from":1069, "to":239, "details":[{"type":"table", "Width":"344"}]}]}, "116":{"nodes":[{"name":"Feedback", "id":240, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "117":{"nodes":[{"name":"Feedback", "id":241, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "118":{"nodes":[{"name":"Cluster 28", "id":242, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili3ees_c0_enter1_zts14consumerkernelili3ee_28510_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1070, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1071, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":243, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1070, "to":1071}, {"from":1071, "to":243, "details":[{"type":"table", "Width":"344"}]}]}, "119":{"nodes":[{"name":"Feedback", "id":244, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "120":{"nodes":[{"name":"Feedback", "id":245, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "121":{"nodes":[{"name":"Cluster 29", "id":246, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili2ees_c0_enter1_zts14consumerkernelili2ee_29525_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1072, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1073, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":247, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1072, "to":1073}, {"from":1073, "to":247, "details":[{"type":"table", "Width":"344"}]}]}, "122":{"nodes":[{"name":"Feedback", "id":248, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "123":{"nodes":[{"name":"Feedback", "id":249, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "124":{"nodes":[{"name":"Cluster 30", "id":250, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili1ees_c0_enter1_zts14consumerkernelili1ee_30540_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1074, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1075, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":251, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1074, "to":1075}, {"from":1075, "to":251, "details":[{"type":"table", "Width":"344"}]}]}, "125":{"nodes":[{"name":"Feedback", "id":252, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}, "126":{"nodes":[{"name":"Feedback", "id":253, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[]}, "127":{"nodes":[{"name":"Cluster 31", "id":254, "start":"0.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili0ees_c0_enter1_zts14consumerkernelili0ee_31555_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1076, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"0", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1077, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":255, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}], "links":[{"from":1076, "to":1077}, {"from":1077, "to":255, "details":[{"type":"table", "Width":"344"}]}]}, "128":{"nodes":[{"name":"Feedback", "id":256, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "type":"inst"}], "links":[]}};
var scheduleJSON={"1":{"nodes":[{"name":"ConsumerKernel<31>.B0", "id":33, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":129, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<31>.B1", "id":34, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":130, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili31ees_c0_enter1_zts14consumerkernelili31ee_90_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":265, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":273, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":274, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":276, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":266, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":272, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":267, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":268, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":269, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":270, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":271, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":258, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":131, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<31>.B2", "id":35, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":33, "to":34}, {"from":34, "to":35}, {"from":130, "to":131}, {"from":265, "to":276}, {"from":265, "to":273}, {"from":273, "to":274}, {"from":273, "to":258}, {"from":274, "to":258}, {"from":266, "to":272}, {"from":266, "to":270}, {"from":266, "to":258}, {"from":267, "to":269}, {"from":268, "to":269}, {"from":269, "to":270}, {"from":270, "to":271}, {"from":271, "to":258}]}, "2":{"nodes":[{"name":"ConsumerKernel<30>.B0", "id":36, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":133, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<30>.B1", "id":37, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":134, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili30ees_c0_enter1_zts14consumerkernelili30ee_1105_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":286, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":294, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":295, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":297, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":287, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":293, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":288, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":289, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":290, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":291, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":292, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":279, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":135, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<30>.B2", "id":38, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":36, "to":37}, {"from":37, "to":38}, {"from":134, "to":135}, {"from":286, "to":297}, {"from":286, "to":294}, {"from":294, "to":295}, {"from":294, "to":279}, {"from":295, "to":279}, {"from":287, "to":293}, {"from":287, "to":291}, {"from":287, "to":279}, {"from":288, "to":290}, {"from":289, "to":290}, {"from":290, "to":291}, {"from":291, "to":292}, {"from":292, "to":279}]}, "3":{"nodes":[{"name":"ConsumerKernel<29>.B0", "id":39, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":137, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<29>.B1", "id":40, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 2", "id":138, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili29ees_c0_enter1_zts14consumerkernelili29ee_2120_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":307, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":315, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":316, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":318, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":308, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":314, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":309, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":310, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":311, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":312, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":313, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":300, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":139, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<29>.B2", "id":41, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":39, "to":40}, {"from":40, "to":41}, {"from":138, "to":139}, {"from":307, "to":318}, {"from":307, "to":315}, {"from":315, "to":316}, {"from":315, "to":300}, {"from":316, "to":300}, {"from":308, "to":314}, {"from":308, "to":312}, {"from":308, "to":300}, {"from":309, "to":311}, {"from":310, "to":311}, {"from":311, "to":312}, {"from":312, "to":313}, {"from":313, "to":300}]}, "4":{"nodes":[{"name":"ConsumerKernel<28>.B0", "id":42, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":141, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<28>.B1", "id":43, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 3", "id":142, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili28ees_c0_enter1_zts14consumerkernelili28ee_3135_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":328, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":336, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":337, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":339, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":329, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":335, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":330, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":331, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":332, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":333, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":334, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":321, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":143, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<28>.B2", "id":44, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":42, "to":43}, {"from":43, "to":44}, {"from":142, "to":143}, {"from":328, "to":339}, {"from":328, "to":336}, {"from":336, "to":337}, {"from":336, "to":321}, {"from":337, "to":321}, {"from":329, "to":335}, {"from":329, "to":333}, {"from":329, "to":321}, {"from":330, "to":332}, {"from":331, "to":332}, {"from":332, "to":333}, {"from":333, "to":334}, {"from":334, "to":321}]}, "5":{"nodes":[{"name":"ConsumerKernel<27>.B0", "id":45, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":145, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<27>.B1", "id":46, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 4", "id":146, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili27ees_c0_enter1_zts14consumerkernelili27ee_4150_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":349, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":357, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":358, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":360, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":350, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":356, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":351, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":352, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":353, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":354, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":355, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":342, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":147, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<27>.B2", "id":47, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":45, "to":46}, {"from":46, "to":47}, {"from":146, "to":147}, {"from":349, "to":360}, {"from":349, "to":357}, {"from":357, "to":358}, {"from":357, "to":342}, {"from":358, "to":342}, {"from":350, "to":356}, {"from":350, "to":354}, {"from":350, "to":342}, {"from":351, "to":353}, {"from":352, "to":353}, {"from":353, "to":354}, {"from":354, "to":355}, {"from":355, "to":342}]}, "6":{"nodes":[{"name":"ConsumerKernel<26>.B0", "id":48, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":149, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<26>.B1", "id":49, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 5", "id":150, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili26ees_c0_enter1_zts14consumerkernelili26ee_5165_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":370, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":378, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":379, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":381, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":371, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":377, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":372, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":373, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":374, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":375, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":376, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":363, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":151, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<26>.B2", "id":50, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":48, "to":49}, {"from":49, "to":50}, {"from":150, "to":151}, {"from":370, "to":381}, {"from":370, "to":378}, {"from":378, "to":379}, {"from":378, "to":363}, {"from":379, "to":363}, {"from":371, "to":377}, {"from":371, "to":375}, {"from":371, "to":363}, {"from":372, "to":374}, {"from":373, "to":374}, {"from":374, "to":375}, {"from":375, "to":376}, {"from":376, "to":363}]}, "7":{"nodes":[{"name":"ConsumerKernel<25>.B0", "id":51, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":153, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<25>.B1", "id":52, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 6", "id":154, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili25ees_c0_enter1_zts14consumerkernelili25ee_6180_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":391, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":399, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":400, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":402, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":392, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":398, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":393, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":394, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":395, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":396, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":397, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":384, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":155, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<25>.B2", "id":53, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":51, "to":52}, {"from":52, "to":53}, {"from":154, "to":155}, {"from":391, "to":402}, {"from":391, "to":399}, {"from":399, "to":400}, {"from":399, "to":384}, {"from":400, "to":384}, {"from":392, "to":398}, {"from":392, "to":396}, {"from":392, "to":384}, {"from":393, "to":395}, {"from":394, "to":395}, {"from":395, "to":396}, {"from":396, "to":397}, {"from":397, "to":384}]}, "8":{"nodes":[{"name":"ConsumerKernel<24>.B0", "id":54, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":157, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<24>.B1", "id":55, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 7", "id":158, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili24ees_c0_enter1_zts14consumerkernelili24ee_7195_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":412, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":420, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":421, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":423, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":413, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":419, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":414, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":415, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":416, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":417, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":418, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":405, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":159, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<24>.B2", "id":56, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":54, "to":55}, {"from":55, "to":56}, {"from":158, "to":159}, {"from":412, "to":423}, {"from":412, "to":420}, {"from":420, "to":421}, {"from":420, "to":405}, {"from":421, "to":405}, {"from":413, "to":419}, {"from":413, "to":417}, {"from":413, "to":405}, {"from":414, "to":416}, {"from":415, "to":416}, {"from":416, "to":417}, {"from":417, "to":418}, {"from":418, "to":405}]}, "9":{"nodes":[{"name":"ConsumerKernel<23>.B0", "id":57, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":161, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<23>.B1", "id":58, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 8", "id":162, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili23ees_c0_enter1_zts14consumerkernelili23ee_8210_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":433, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":441, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":442, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":444, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":434, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":440, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":435, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":436, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":437, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":438, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":439, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":426, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":163, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<23>.B2", "id":59, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":57, "to":58}, {"from":58, "to":59}, {"from":162, "to":163}, {"from":433, "to":444}, {"from":433, "to":441}, {"from":441, "to":442}, {"from":441, "to":426}, {"from":442, "to":426}, {"from":434, "to":440}, {"from":434, "to":438}, {"from":434, "to":426}, {"from":435, "to":437}, {"from":436, "to":437}, {"from":437, "to":438}, {"from":438, "to":439}, {"from":439, "to":426}]}, "10":{"nodes":[{"name":"ConsumerKernel<22>.B0", "id":60, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":165, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<22>.B1", "id":61, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 9", "id":166, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili22ees_c0_enter1_zts14consumerkernelili22ee_9225_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":454, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":462, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":463, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":465, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":455, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":461, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":456, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":457, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":458, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":459, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":460, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":447, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":167, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<22>.B2", "id":62, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":60, "to":61}, {"from":61, "to":62}, {"from":166, "to":167}, {"from":454, "to":465}, {"from":454, "to":462}, {"from":462, "to":463}, {"from":462, "to":447}, {"from":463, "to":447}, {"from":455, "to":461}, {"from":455, "to":459}, {"from":455, "to":447}, {"from":456, "to":458}, {"from":457, "to":458}, {"from":458, "to":459}, {"from":459, "to":460}, {"from":460, "to":447}]}, "11":{"nodes":[{"name":"ConsumerKernel<21>.B0", "id":63, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":169, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<21>.B1", "id":64, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 10", "id":170, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili21ees_c0_enter1_zts14consumerkernelili21ee_10240_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":475, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":483, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":484, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":486, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":476, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":482, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":477, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":478, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":479, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":480, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":481, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":468, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":171, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<21>.B2", "id":65, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":63, "to":64}, {"from":64, "to":65}, {"from":170, "to":171}, {"from":475, "to":486}, {"from":475, "to":483}, {"from":483, "to":484}, {"from":483, "to":468}, {"from":484, "to":468}, {"from":476, "to":482}, {"from":476, "to":480}, {"from":476, "to":468}, {"from":477, "to":479}, {"from":478, "to":479}, {"from":479, "to":480}, {"from":480, "to":481}, {"from":481, "to":468}]}, "12":{"nodes":[{"name":"ConsumerKernel<20>.B0", "id":66, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":173, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<20>.B1", "id":67, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 11", "id":174, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili20ees_c0_enter1_zts14consumerkernelili20ee_11255_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":496, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":504, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":505, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":507, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":497, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":503, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":498, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":499, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":500, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":501, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":502, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":489, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":175, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<20>.B2", "id":68, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":66, "to":67}, {"from":67, "to":68}, {"from":174, "to":175}, {"from":496, "to":507}, {"from":496, "to":504}, {"from":504, "to":505}, {"from":504, "to":489}, {"from":505, "to":489}, {"from":497, "to":503}, {"from":497, "to":501}, {"from":497, "to":489}, {"from":498, "to":500}, {"from":499, "to":500}, {"from":500, "to":501}, {"from":501, "to":502}, {"from":502, "to":489}]}, "13":{"nodes":[{"name":"ConsumerKernel<19>.B0", "id":69, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":177, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<19>.B1", "id":70, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 12", "id":178, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili19ees_c0_enter1_zts14consumerkernelili19ee_12270_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":517, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":525, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":526, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":528, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":518, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":524, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":519, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":520, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":521, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":522, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":523, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":510, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":179, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<19>.B2", "id":71, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":69, "to":70}, {"from":70, "to":71}, {"from":178, "to":179}, {"from":517, "to":528}, {"from":517, "to":525}, {"from":525, "to":526}, {"from":525, "to":510}, {"from":526, "to":510}, {"from":518, "to":524}, {"from":518, "to":522}, {"from":518, "to":510}, {"from":519, "to":521}, {"from":520, "to":521}, {"from":521, "to":522}, {"from":522, "to":523}, {"from":523, "to":510}]}, "14":{"nodes":[{"name":"ConsumerKernel<18>.B0", "id":72, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":181, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<18>.B1", "id":73, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 13", "id":182, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili18ees_c0_enter1_zts14consumerkernelili18ee_13285_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":538, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":546, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":547, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":549, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":539, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":545, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":540, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":541, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":542, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":543, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":544, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":531, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":183, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<18>.B2", "id":74, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":72, "to":73}, {"from":73, "to":74}, {"from":182, "to":183}, {"from":538, "to":549}, {"from":538, "to":546}, {"from":546, "to":547}, {"from":546, "to":531}, {"from":547, "to":531}, {"from":539, "to":545}, {"from":539, "to":543}, {"from":539, "to":531}, {"from":540, "to":542}, {"from":541, "to":542}, {"from":542, "to":543}, {"from":543, "to":544}, {"from":544, "to":531}]}, "15":{"nodes":[{"name":"ConsumerKernel<17>.B0", "id":75, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":185, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<17>.B1", "id":76, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 14", "id":186, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili17ees_c0_enter1_zts14consumerkernelili17ee_14300_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":559, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":567, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":568, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":570, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":560, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":566, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":561, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":562, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":563, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":564, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":565, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":552, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":187, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<17>.B2", "id":77, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":75, "to":76}, {"from":76, "to":77}, {"from":186, "to":187}, {"from":559, "to":570}, {"from":559, "to":567}, {"from":567, "to":568}, {"from":567, "to":552}, {"from":568, "to":552}, {"from":560, "to":566}, {"from":560, "to":564}, {"from":560, "to":552}, {"from":561, "to":563}, {"from":562, "to":563}, {"from":563, "to":564}, {"from":564, "to":565}, {"from":565, "to":552}]}, "16":{"nodes":[{"name":"ConsumerKernel<16>.B0", "id":78, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":189, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<16>.B1", "id":79, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 15", "id":190, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili16ees_c0_enter1_zts14consumerkernelili16ee_15315_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":580, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":588, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":589, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":591, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":581, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":587, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":582, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":583, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":584, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":585, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":586, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":573, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":191, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<16>.B2", "id":80, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":78, "to":79}, {"from":79, "to":80}, {"from":190, "to":191}, {"from":580, "to":591}, {"from":580, "to":588}, {"from":588, "to":589}, {"from":588, "to":573}, {"from":589, "to":573}, {"from":581, "to":587}, {"from":581, "to":585}, {"from":581, "to":573}, {"from":582, "to":584}, {"from":583, "to":584}, {"from":584, "to":585}, {"from":585, "to":586}, {"from":586, "to":573}]}, "17":{"nodes":[{"name":"ConsumerKernel<15>.B0", "id":81, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":193, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<15>.B1", "id":82, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 16", "id":194, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili15ees_c0_enter1_zts14consumerkernelili15ee_16330_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":601, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":609, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":610, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":612, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":602, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":608, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":603, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":604, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":605, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":606, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":607, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":594, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":195, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<15>.B2", "id":83, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":81, "to":82}, {"from":82, "to":83}, {"from":194, "to":195}, {"from":601, "to":612}, {"from":601, "to":609}, {"from":609, "to":610}, {"from":609, "to":594}, {"from":610, "to":594}, {"from":602, "to":608}, {"from":602, "to":606}, {"from":602, "to":594}, {"from":603, "to":605}, {"from":604, "to":605}, {"from":605, "to":606}, {"from":606, "to":607}, {"from":607, "to":594}]}, "18":{"nodes":[{"name":"ConsumerKernel<14>.B0", "id":84, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":197, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<14>.B1", "id":85, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 17", "id":198, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili14ees_c0_enter1_zts14consumerkernelili14ee_17345_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":622, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":630, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":631, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":633, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":623, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":629, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":624, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":625, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":626, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":627, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":628, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":615, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":199, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<14>.B2", "id":86, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":84, "to":85}, {"from":85, "to":86}, {"from":198, "to":199}, {"from":622, "to":633}, {"from":622, "to":630}, {"from":630, "to":631}, {"from":630, "to":615}, {"from":631, "to":615}, {"from":623, "to":629}, {"from":623, "to":627}, {"from":623, "to":615}, {"from":624, "to":626}, {"from":625, "to":626}, {"from":626, "to":627}, {"from":627, "to":628}, {"from":628, "to":615}]}, "19":{"nodes":[{"name":"ConsumerKernel<13>.B0", "id":87, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":201, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<13>.B1", "id":88, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 18", "id":202, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili13ees_c0_enter1_zts14consumerkernelili13ee_18360_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":643, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":651, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":652, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":654, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":644, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":650, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":645, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":646, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":647, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":648, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":649, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":636, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":203, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<13>.B2", "id":89, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":87, "to":88}, {"from":88, "to":89}, {"from":202, "to":203}, {"from":643, "to":654}, {"from":643, "to":651}, {"from":651, "to":652}, {"from":651, "to":636}, {"from":652, "to":636}, {"from":644, "to":650}, {"from":644, "to":648}, {"from":644, "to":636}, {"from":645, "to":647}, {"from":646, "to":647}, {"from":647, "to":648}, {"from":648, "to":649}, {"from":649, "to":636}]}, "20":{"nodes":[{"name":"ConsumerKernel<12>.B0", "id":90, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":205, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<12>.B1", "id":91, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 19", "id":206, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili12ees_c0_enter1_zts14consumerkernelili12ee_19375_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":664, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":672, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":673, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":675, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":665, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":671, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":666, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":667, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":668, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":669, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":670, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":657, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":207, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<12>.B2", "id":92, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":90, "to":91}, {"from":91, "to":92}, {"from":206, "to":207}, {"from":664, "to":675}, {"from":664, "to":672}, {"from":672, "to":673}, {"from":672, "to":657}, {"from":673, "to":657}, {"from":665, "to":671}, {"from":665, "to":669}, {"from":665, "to":657}, {"from":666, "to":668}, {"from":667, "to":668}, {"from":668, "to":669}, {"from":669, "to":670}, {"from":670, "to":657}]}, "21":{"nodes":[{"name":"ConsumerKernel<11>.B0", "id":93, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":209, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<11>.B1", "id":94, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 20", "id":210, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili11ees_c0_enter1_zts14consumerkernelili11ee_20390_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":685, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":693, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":694, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":696, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":686, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":692, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":687, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":688, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":689, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":690, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":691, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":678, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":211, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<11>.B2", "id":95, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":93, "to":94}, {"from":94, "to":95}, {"from":210, "to":211}, {"from":685, "to":696}, {"from":685, "to":693}, {"from":693, "to":694}, {"from":693, "to":678}, {"from":694, "to":678}, {"from":686, "to":692}, {"from":686, "to":690}, {"from":686, "to":678}, {"from":687, "to":689}, {"from":688, "to":689}, {"from":689, "to":690}, {"from":690, "to":691}, {"from":691, "to":678}]}, "22":{"nodes":[{"name":"ConsumerKernel<10>.B0", "id":96, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":213, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<10>.B1", "id":97, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 21", "id":214, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili10ees_c0_enter1_zts14consumerkernelili10ee_21405_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":706, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":714, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":715, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":717, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":707, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":713, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":708, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":709, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":710, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":711, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":712, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":699, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":215, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<10>.B2", "id":98, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":96, "to":97}, {"from":97, "to":98}, {"from":214, "to":215}, {"from":706, "to":717}, {"from":706, "to":714}, {"from":714, "to":715}, {"from":714, "to":699}, {"from":715, "to":699}, {"from":707, "to":713}, {"from":707, "to":711}, {"from":707, "to":699}, {"from":708, "to":710}, {"from":709, "to":710}, {"from":710, "to":711}, {"from":711, "to":712}, {"from":712, "to":699}]}, "23":{"nodes":[{"name":"ConsumerKernel<9>.B0", "id":99, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":217, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<9>.B1", "id":100, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 22", "id":218, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili9ees_c0_enter1_zts14consumerkernelili9ee_22420_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":727, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":733, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":728, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":729, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":730, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":731, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":732, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":735, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":737, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":734, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":720, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":219, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<9>.B2", "id":101, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":99, "to":100}, {"from":100, "to":101}, {"from":218, "to":219}, {"from":727, "to":733}, {"from":727, "to":731}, {"from":727, "to":720}, {"from":728, "to":730}, {"from":729, "to":730}, {"from":730, "to":731}, {"from":731, "to":732}, {"from":732, "to":720}, {"from":735, "to":720}, {"from":735, "to":737}, {"from":735, "to":734}, {"from":737, "to":734}, {"from":734, "to":720}]}, "24":{"nodes":[{"name":"ConsumerKernel<8>.B0", "id":102, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":221, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<8>.B1", "id":103, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 23", "id":222, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili8ees_c0_enter1_zts14consumerkernelili8ee_23435_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":746, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":754, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":755, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":757, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":747, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":753, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":748, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":749, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":750, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":751, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":752, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":739, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":223, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<8>.B2", "id":104, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":102, "to":103}, {"from":103, "to":104}, {"from":222, "to":223}, {"from":746, "to":757}, {"from":746, "to":754}, {"from":754, "to":755}, {"from":754, "to":739}, {"from":755, "to":739}, {"from":747, "to":753}, {"from":747, "to":751}, {"from":747, "to":739}, {"from":748, "to":750}, {"from":749, "to":750}, {"from":750, "to":751}, {"from":751, "to":752}, {"from":752, "to":739}]}, "25":{"nodes":[{"name":"ConsumerKernel<7>.B0", "id":105, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":225, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<7>.B1", "id":106, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 24", "id":226, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili7ees_c0_enter1_zts14consumerkernelili7ee_24450_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":767, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":775, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":776, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":778, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":768, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":774, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":769, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":770, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":771, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":772, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":773, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":760, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":227, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<7>.B2", "id":107, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":105, "to":106}, {"from":106, "to":107}, {"from":226, "to":227}, {"from":767, "to":778}, {"from":767, "to":775}, {"from":775, "to":776}, {"from":775, "to":760}, {"from":776, "to":760}, {"from":768, "to":774}, {"from":768, "to":772}, {"from":768, "to":760}, {"from":769, "to":771}, {"from":770, "to":771}, {"from":771, "to":772}, {"from":772, "to":773}, {"from":773, "to":760}]}, "26":{"nodes":[{"name":"ConsumerKernel<6>.B0", "id":108, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":229, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<6>.B1", "id":109, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 25", "id":230, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili6ees_c0_enter1_zts14consumerkernelili6ee_25465_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":788, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":796, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":797, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":799, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":789, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":795, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":790, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":791, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":792, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":793, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":794, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":781, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":231, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<6>.B2", "id":110, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":108, "to":109}, {"from":109, "to":110}, {"from":230, "to":231}, {"from":788, "to":799}, {"from":788, "to":796}, {"from":796, "to":797}, {"from":796, "to":781}, {"from":797, "to":781}, {"from":789, "to":795}, {"from":789, "to":793}, {"from":789, "to":781}, {"from":790, "to":792}, {"from":791, "to":792}, {"from":792, "to":793}, {"from":793, "to":794}, {"from":794, "to":781}]}, "27":{"nodes":[{"name":"ConsumerKernel<5>.B0", "id":111, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":233, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<5>.B1", "id":112, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 26", "id":234, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili5ees_c0_enter1_zts14consumerkernelili5ee_26480_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":809, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":817, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":818, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":820, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":810, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":816, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":811, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":812, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":813, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":814, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":815, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":802, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":235, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<5>.B2", "id":113, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":111, "to":112}, {"from":112, "to":113}, {"from":234, "to":235}, {"from":809, "to":820}, {"from":809, "to":817}, {"from":817, "to":818}, {"from":817, "to":802}, {"from":818, "to":802}, {"from":810, "to":816}, {"from":810, "to":814}, {"from":810, "to":802}, {"from":811, "to":813}, {"from":812, "to":813}, {"from":813, "to":814}, {"from":814, "to":815}, {"from":815, "to":802}]}, "28":{"nodes":[{"name":"ConsumerKernel<4>.B0", "id":114, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":237, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<4>.B1", "id":115, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 27", "id":238, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili4ees_c0_enter1_zts14consumerkernelili4ee_27495_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":830, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":838, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":839, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":841, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":831, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":837, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":832, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":833, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":834, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":835, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":836, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":823, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":239, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<4>.B2", "id":116, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":114, "to":115}, {"from":115, "to":116}, {"from":238, "to":239}, {"from":830, "to":841}, {"from":830, "to":838}, {"from":838, "to":839}, {"from":838, "to":823}, {"from":839, "to":823}, {"from":831, "to":837}, {"from":831, "to":835}, {"from":831, "to":823}, {"from":832, "to":834}, {"from":833, "to":834}, {"from":834, "to":835}, {"from":835, "to":836}, {"from":836, "to":823}]}, "29":{"nodes":[{"name":"ConsumerKernel<3>.B0", "id":117, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":241, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<3>.B1", "id":118, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 28", "id":242, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili3ees_c0_enter1_zts14consumerkernelili3ee_28510_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":851, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":857, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":852, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":853, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":854, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":855, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":856, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":859, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":861, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":858, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":844, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":243, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<3>.B2", "id":119, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":117, "to":118}, {"from":118, "to":119}, {"from":242, "to":243}, {"from":851, "to":857}, {"from":851, "to":855}, {"from":851, "to":844}, {"from":852, "to":854}, {"from":853, "to":854}, {"from":854, "to":855}, {"from":855, "to":856}, {"from":856, "to":844}, {"from":859, "to":844}, {"from":859, "to":861}, {"from":859, "to":858}, {"from":861, "to":858}, {"from":858, "to":844}]}, "30":{"nodes":[{"name":"ConsumerKernel<2>.B0", "id":120, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":245, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<2>.B1", "id":121, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 29", "id":246, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili2ees_c0_enter1_zts14consumerkernelili2ee_29525_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":870, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":876, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":871, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":872, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":873, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":874, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":875, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":878, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":880, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":877, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":863, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":247, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<2>.B2", "id":122, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":120, "to":121}, {"from":121, "to":122}, {"from":246, "to":247}, {"from":870, "to":876}, {"from":870, "to":874}, {"from":870, "to":863}, {"from":871, "to":873}, {"from":872, "to":873}, {"from":873, "to":874}, {"from":874, "to":875}, {"from":875, "to":863}, {"from":878, "to":863}, {"from":878, "to":880}, {"from":878, "to":877}, {"from":880, "to":877}, {"from":877, "to":863}]}, "31":{"nodes":[{"name":"ConsumerKernel<1>.B0", "id":123, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":249, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<1>.B1", "id":124, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 30", "id":250, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili1ees_c0_enter1_zts14consumerkernelili1ee_30540_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":889, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":895, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":890, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":891, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":892, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":893, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":894, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":897, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":899, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":896, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":882, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":251, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<1>.B2", "id":125, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":123, "to":124}, {"from":124, "to":125}, {"from":250, "to":251}, {"from":889, "to":895}, {"from":889, "to":893}, {"from":889, "to":882}, {"from":890, "to":892}, {"from":891, "to":892}, {"from":892, "to":893}, {"from":893, "to":894}, {"from":894, "to":882}, {"from":897, "to":882}, {"from":897, "to":899}, {"from":897, "to":896}, {"from":899, "to":896}, {"from":896, "to":882}]}, "32":{"nodes":[{"name":"ConsumerKernel<0>.B0", "id":126, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":253, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ConsumerKernel<0>.B1", "id":127, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 31", "id":254, "start":"2", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts14consumerkernelili0ees_c0_enter1_zts14consumerkernelili0ee_31555_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"0", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Global variable", "id":908, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"bit.shuffle", "id":916, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"bit.shuffle", "Max Fanout":"3", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":917, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":919, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"25-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Global variable", "id":909, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":915, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"arg_bank_acc3", "id":910, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"arg_bank_acc", "id":911, "start":"2", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_bank_acc\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1116}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":912, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":1130}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":913, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.1/linux/bin-llvm/../include/sycl/accessor.hpp", "line":2066}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":914, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":901, "start":"7", "end":"11", "details":[{"type":"table", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"344", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":255, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"ConsumerKernel<0>.B2", "id":128, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":126, "to":127}, {"from":127, "to":128}, {"from":254, "to":255}, {"from":908, "to":919}, {"from":908, "to":916}, {"from":916, "to":917}, {"from":916, "to":901}, {"from":917, "to":901}, {"from":909, "to":915}, {"from":909, "to":913}, {"from":909, "to":901}, {"from":910, "to":912}, {"from":911, "to":912}, {"from":912, "to":913}, {"from":913, "to":914}, {"from":914, "to":901}]}};
var bottleneckJSON={"bottlenecks":[{"name":"Global variable", "id":1078, "src":"265", "dst":"277", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<31>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":265, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi31EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":272, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":276, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":277, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi31EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":265, "to":276}, {"from":276, "to":277}, {"from":265, "to":277, "reverse":1}]}, {"name":"Global variable", "id":1079, "src":"286", "dst":"298", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<30>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":286, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi30EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":293, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":297, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":298, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi30EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":286, "to":297}, {"from":297, "to":298}, {"from":286, "to":298, "reverse":1}]}, {"name":"Global variable", "id":1080, "src":"307", "dst":"319", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<29>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":307, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi29EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":314, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":318, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":319, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi29EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":307, "to":318}, {"from":318, "to":319}, {"from":307, "to":319, "reverse":1}]}, {"name":"Global variable", "id":1081, "src":"328", "dst":"340", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<28>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":328, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi28EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":335, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":339, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":340, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi28EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":328, "to":339}, {"from":339, "to":340}, {"from":328, "to":340, "reverse":1}]}, {"name":"Global variable", "id":1082, "src":"349", "dst":"361", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<27>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":349, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi27EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":356, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":360, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":361, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi27EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":349, "to":360}, {"from":360, "to":361}, {"from":349, "to":361, "reverse":1}]}, {"name":"Global variable", "id":1083, "src":"370", "dst":"382", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<26>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":370, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi26EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":377, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":381, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":382, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi26EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":370, "to":381}, {"from":381, "to":382}, {"from":370, "to":382, "reverse":1}]}, {"name":"Global variable", "id":1084, "src":"391", "dst":"403", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<25>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":391, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi25EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":398, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":402, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":403, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi25EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":391, "to":402}, {"from":402, "to":403}, {"from":391, "to":403, "reverse":1}]}, {"name":"Global variable", "id":1085, "src":"412", "dst":"424", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<24>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":412, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi24EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":419, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":423, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":424, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi24EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":412, "to":423}, {"from":423, "to":424}, {"from":412, "to":424, "reverse":1}]}, {"name":"Global variable", "id":1086, "src":"433", "dst":"445", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<23>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":433, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi23EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":440, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":444, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":445, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi23EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":433, "to":444}, {"from":444, "to":445}, {"from":433, "to":445, "reverse":1}]}, {"name":"Global variable", "id":1087, "src":"454", "dst":"466", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<22>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":454, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi22EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":461, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":465, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":466, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi22EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":454, "to":465}, {"from":465, "to":466}, {"from":454, "to":466, "reverse":1}]}, {"name":"Global variable", "id":1088, "src":"475", "dst":"487", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<21>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":475, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi21EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":482, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":486, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":487, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi21EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":475, "to":486}, {"from":486, "to":487}, {"from":475, "to":487, "reverse":1}]}, {"name":"Global variable", "id":1089, "src":"496", "dst":"508", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<20>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":496, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi20EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":503, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":507, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":508, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi20EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":496, "to":507}, {"from":507, "to":508}, {"from":496, "to":508, "reverse":1}]}, {"name":"Global variable", "id":1090, "src":"517", "dst":"529", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<19>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":517, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi19EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":528, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":524, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":529, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi19EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":517, "to":528}, {"from":528, "to":529}, {"from":517, "to":529, "reverse":1}]}, {"name":"Global variable", "id":1091, "src":"538", "dst":"550", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<18>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":538, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi18EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":545, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":549, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":550, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi18EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":538, "to":549}, {"from":549, "to":550}, {"from":538, "to":550, "reverse":1}]}, {"name":"Global variable", "id":1092, "src":"559", "dst":"571", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<17>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":559, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi17EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":570, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":566, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":571, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi17EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":559, "to":570}, {"from":570, "to":571}, {"from":559, "to":571, "reverse":1}]}, {"name":"Global variable", "id":1093, "src":"580", "dst":"592", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<16>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":580, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi16EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":587, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":591, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":592, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi16EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":580, "to":591}, {"from":591, "to":592}, {"from":580, "to":592, "reverse":1}]}, {"name":"Global variable", "id":1094, "src":"601", "dst":"613", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<15>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":601, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi15EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":612, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":608, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":613, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi15EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":601, "to":612}, {"from":612, "to":613}, {"from":601, "to":613, "reverse":1}]}, {"name":"Global variable", "id":1095, "src":"622", "dst":"634", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<14>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":622, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi14EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":629, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":633, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":634, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi14EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":622, "to":633}, {"from":633, "to":634}, {"from":622, "to":634, "reverse":1}]}, {"name":"Global variable", "id":1096, "src":"643", "dst":"655", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<13>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":643, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi13EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":650, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":654, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":655, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi13EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":643, "to":654}, {"from":654, "to":655}, {"from":643, "to":655, "reverse":1}]}, {"name":"Global variable", "id":1097, "src":"664", "dst":"676", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<12>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":664, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi12EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":671, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":675, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":676, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi12EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":664, "to":675}, {"from":675, "to":676}, {"from":664, "to":676, "reverse":1}]}, {"name":"Global variable", "id":1098, "src":"685", "dst":"697", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<11>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":685, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi11EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":692, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":696, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":697, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi11EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":685, "to":696}, {"from":696, "to":697}, {"from":685, "to":697, "reverse":1}]}, {"name":"Global variable", "id":1099, "src":"706", "dst":"718", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<10>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":706, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi10EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":717, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":713, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":718, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi10EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":706, "to":717}, {"from":717, "to":718}, {"from":706, "to":718, "reverse":1}]}, {"name":"Global variable", "id":1100, "src":"727", "dst":"736", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<9>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":727, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi9EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":737, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":733, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":736, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi9EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":737, "to":737}, {"from":727, "to":733}, {"from":733, "to":736}, {"from":727, "to":736, "reverse":1}]}, {"name":"Global variable", "id":1101, "src":"746", "dst":"758", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<8>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":746, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi8EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":753, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":757, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":758, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi8EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":746, "to":757}, {"from":757, "to":758}, {"from":746, "to":758, "reverse":1}]}, {"name":"Global variable", "id":1102, "src":"767", "dst":"779", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<7>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":767, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi7EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":778, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":774, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":779, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi7EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":767, "to":778}, {"from":778, "to":779}, {"from":767, "to":779, "reverse":1}]}, {"name":"Global variable", "id":1103, "src":"788", "dst":"800", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<6>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":788, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi6EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":799, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":795, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":800, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi6EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":788, "to":799}, {"from":799, "to":800}, {"from":788, "to":800, "reverse":1}]}, {"name":"Global variable", "id":1104, "src":"809", "dst":"821", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<5>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":809, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi5EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":816, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":820, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":821, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi5EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":809, "to":820}, {"from":820, "to":821}, {"from":809, "to":821, "reverse":1}]}, {"name":"Global variable", "id":1105, "src":"830", "dst":"842", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<4>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":830, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi4EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":837, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":841, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":842, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi4EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":830, "to":841}, {"from":841, "to":842}, {"from":830, "to":842, "reverse":1}]}, {"name":"Global variable", "id":1106, "src":"851", "dst":"860", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<3>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":851, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi3EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":857, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":861, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":860, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi3EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":851, "to":857}, {"from":861, "to":861}, {"from":857, "to":860}, {"from":851, "to":860, "reverse":1}]}, {"name":"Global variable", "id":1107, "src":"870", "dst":"879", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<2>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":870, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi2EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":876, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":880, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":879, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi2EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":870, "to":876}, {"from":880, "to":880}, {"from":876, "to":879}, {"from":870, "to":879, "reverse":1}]}, {"name":"Global variable", "id":1108, "src":"889", "dst":"898", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<1>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":889, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi1EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":895, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":899, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":898, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi1EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":889, "to":895}, {"from":899, "to":899}, {"from":895, "to":898}, {"from":889, "to":898, "reverse":1}]}, {"name":"Global variable", "id":1109, "src":"908", "dst":"920", "type":"fMAX/II", "brief":"Data dependency", "loop":"ConsumerKernel<0>.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"480.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":"78"}]}]}], "nodes":[{"name":"Global variable", "id":908, "start":"4.00", "parent":"_ZTS14ConsumerKernelILi0EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":919, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"+", "id":915, "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}, {"name":"Feedback", "id":920, "end":"4.00", "parent":"_ZTS14ConsumerKernelILi0EE.B1", "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":78}]], "type":"inst"}], "links":[{"from":908, "to":919}, {"from":919, "to":920}, {"from":908, "to":920, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"HBM0", "id":1238, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM0 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM0", "id":1240, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x0"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1239, "parent":"1238", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1241, "parent":"1238", "type":"bb", "children":[{"name":"SHARE", "id":1242, "type":"arb"}, {"name":"Write Interconnect", "id":1243, "details":[{"type":"table", "Name":"HBM0", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1244, "parent":"1238", "type":"bb", "children":[{"name":"ST", "id":1245, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM0 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<0>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM1", "id":1246, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM1 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM1", "id":1248, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x20000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1247, "parent":"1246", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1249, "parent":"1246", "type":"bb", "children":[{"name":"SHARE", "id":1250, "type":"arb"}, {"name":"Write Interconnect", "id":1251, "details":[{"type":"table", "Name":"HBM1", "Interconnect Style":"ring", "Writes":"11", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1252, "parent":"1246", "type":"bb", "children":[{"name":"ST", "id":1253, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM1 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<19>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1254, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM1 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<18>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1255, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM1 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<17>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1256, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM1 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<16>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1257, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM1 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<15>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1258, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM1 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<14>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1259, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM1 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<13>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1260, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM1 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<12>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1261, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM1 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<11>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1262, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM1 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<10>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1263, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM1 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<1>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM2", "id":1264, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM2 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM2", "id":1266, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x40000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1265, "parent":"1264", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1267, "parent":"1264", "type":"bb", "children":[{"name":"SHARE", "id":1268, "type":"arb"}, {"name":"Write Interconnect", "id":1269, "details":[{"type":"table", "Name":"HBM2", "Interconnect Style":"ring", "Writes":"11", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1270, "parent":"1264", "type":"bb", "children":[{"name":"ST", "id":1271, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM2 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<29>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1272, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM2 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<28>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1273, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM2 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<27>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1274, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM2 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<26>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1275, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM2 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<25>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1276, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM2 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<24>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1277, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM2 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<23>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1278, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM2 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<22>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1279, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM2 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<21>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1280, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM2 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<20>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1281, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM2 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<2>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM3", "id":1282, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM3 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM3", "id":1284, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x60000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1283, "parent":"1282", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1285, "parent":"1282", "type":"bb", "children":[{"name":"SHARE", "id":1286, "type":"arb"}, {"name":"Write Interconnect", "id":1287, "details":[{"type":"table", "Name":"HBM3", "Interconnect Style":"ring", "Writes":"3", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1288, "parent":"1282", "type":"bb", "children":[{"name":"ST", "id":1289, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM3 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<31>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1290, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM3 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<30>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}, {"name":"ST", "id":1291, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM3 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<3>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM4", "id":1292, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM4 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM4", "id":1294, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x80000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1293, "parent":"1292", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1295, "parent":"1292", "type":"bb", "children":[{"name":"SHARE", "id":1296, "type":"arb"}, {"name":"Write Interconnect", "id":1297, "details":[{"type":"table", "Name":"HBM4", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1298, "parent":"1292", "type":"bb", "children":[{"name":"ST", "id":1299, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM4 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<4>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM5", "id":1300, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM5 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM5", "id":1302, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0xa0000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1301, "parent":"1300", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1303, "parent":"1300", "type":"bb", "children":[{"name":"SHARE", "id":1304, "type":"arb"}, {"name":"Write Interconnect", "id":1305, "details":[{"type":"table", "Name":"HBM5", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1306, "parent":"1300", "type":"bb", "children":[{"name":"ST", "id":1307, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM5 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<5>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM6", "id":1308, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM6 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM6", "id":1310, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0xc0000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1309, "parent":"1308", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1311, "parent":"1308", "type":"bb", "children":[{"name":"SHARE", "id":1312, "type":"arb"}, {"name":"Write Interconnect", "id":1313, "details":[{"type":"table", "Name":"HBM6", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1314, "parent":"1308", "type":"bb", "children":[{"name":"ST", "id":1315, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM6 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<6>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM7", "id":1316, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM7 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM7", "id":1318, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0xe0000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1317, "parent":"1316", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1319, "parent":"1316", "type":"bb", "children":[{"name":"SHARE", "id":1320, "type":"arb"}, {"name":"Write Interconnect", "id":1321, "details":[{"type":"table", "Name":"HBM7", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1322, "parent":"1316", "type":"bb", "children":[{"name":"ST", "id":1323, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM7 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<7>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM8", "id":1324, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM8 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM8", "id":1326, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x100000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1325, "parent":"1324", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1327, "parent":"1324", "type":"bb", "children":[{"name":"SHARE", "id":1328, "type":"arb"}, {"name":"Write Interconnect", "id":1329, "details":[{"type":"table", "Name":"HBM8", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1330, "parent":"1324", "type":"bb", "children":[{"name":"ST", "id":1331, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM8 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<8>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM9", "id":1332, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM9 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM9", "id":1334, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x120000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1333, "parent":"1332", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1335, "parent":"1332", "type":"bb", "children":[{"name":"SHARE", "id":1336, "type":"arb"}, {"name":"Write Interconnect", "id":1337, "details":[{"type":"table", "Name":"HBM9", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1338, "parent":"1332", "type":"bb", "children":[{"name":"ST", "id":1339, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM9 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<9>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM10", "id":1340, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM10 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM10", "id":1342, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x140000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1341, "parent":"1340", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1343, "parent":"1340", "type":"bb", "children":[{"name":"SHARE", "id":1344, "type":"arb"}, {"name":"Write Interconnect", "id":1345, "details":[{"type":"table", "Name":"HBM10", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1346, "parent":"1340", "type":"bb", "children":[{"name":"ST", "id":1347, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM10 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<10>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM11", "id":1348, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM11 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM11", "id":1350, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x160000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1349, "parent":"1348", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1351, "parent":"1348", "type":"bb", "children":[{"name":"SHARE", "id":1352, "type":"arb"}, {"name":"Write Interconnect", "id":1353, "details":[{"type":"table", "Name":"HBM11", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1354, "parent":"1348", "type":"bb", "children":[{"name":"ST", "id":1355, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM11 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<11>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM12", "id":1356, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM12 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM12", "id":1358, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x180000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1357, "parent":"1356", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1359, "parent":"1356", "type":"bb", "children":[{"name":"SHARE", "id":1360, "type":"arb"}, {"name":"Write Interconnect", "id":1361, "details":[{"type":"table", "Name":"HBM12", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1362, "parent":"1356", "type":"bb", "children":[{"name":"ST", "id":1363, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM12 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<12>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM13", "id":1364, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM13 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM13", "id":1366, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x1a0000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1365, "parent":"1364", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1367, "parent":"1364", "type":"bb", "children":[{"name":"SHARE", "id":1368, "type":"arb"}, {"name":"Write Interconnect", "id":1369, "details":[{"type":"table", "Name":"HBM13", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1370, "parent":"1364", "type":"bb", "children":[{"name":"ST", "id":1371, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM13 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<13>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM14", "id":1372, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM14 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM14", "id":1374, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x1c0000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1373, "parent":"1372", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1375, "parent":"1372", "type":"bb", "children":[{"name":"SHARE", "id":1376, "type":"arb"}, {"name":"Write Interconnect", "id":1377, "details":[{"type":"table", "Name":"HBM14", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1378, "parent":"1372", "type":"bb", "children":[{"name":"ST", "id":1379, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM14 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<14>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM15", "id":1380, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM15 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM15", "id":1382, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x1e0000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1381, "parent":"1380", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1383, "parent":"1380", "type":"bb", "children":[{"name":"SHARE", "id":1384, "type":"arb"}, {"name":"Write Interconnect", "id":1385, "details":[{"type":"table", "Name":"HBM15", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1386, "parent":"1380", "type":"bb", "children":[{"name":"ST", "id":1387, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM15 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<15>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM16", "id":1388, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM16 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM16", "id":1390, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x200000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1389, "parent":"1388", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1391, "parent":"1388", "type":"bb", "children":[{"name":"SHARE", "id":1392, "type":"arb"}, {"name":"Write Interconnect", "id":1393, "details":[{"type":"table", "Name":"HBM16", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1394, "parent":"1388", "type":"bb", "children":[{"name":"ST", "id":1395, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM16 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<16>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM17", "id":1396, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM17 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM17", "id":1398, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x220000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1397, "parent":"1396", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1399, "parent":"1396", "type":"bb", "children":[{"name":"SHARE", "id":1400, "type":"arb"}, {"name":"Write Interconnect", "id":1401, "details":[{"type":"table", "Name":"HBM17", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1402, "parent":"1396", "type":"bb", "children":[{"name":"ST", "id":1403, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM17 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<17>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM18", "id":1404, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM18 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM18", "id":1406, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x240000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1405, "parent":"1404", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1407, "parent":"1404", "type":"bb", "children":[{"name":"SHARE", "id":1408, "type":"arb"}, {"name":"Write Interconnect", "id":1409, "details":[{"type":"table", "Name":"HBM18", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1410, "parent":"1404", "type":"bb", "children":[{"name":"ST", "id":1411, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM18 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<18>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM19", "id":1412, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM19 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM19", "id":1414, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x260000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1413, "parent":"1412", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1415, "parent":"1412", "type":"bb", "children":[{"name":"SHARE", "id":1416, "type":"arb"}, {"name":"Write Interconnect", "id":1417, "details":[{"type":"table", "Name":"HBM19", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1418, "parent":"1412", "type":"bb", "children":[{"name":"ST", "id":1419, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM19 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<19>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM20", "id":1420, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM20 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM20", "id":1422, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x280000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1421, "parent":"1420", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1423, "parent":"1420", "type":"bb", "children":[{"name":"SHARE", "id":1424, "type":"arb"}, {"name":"Write Interconnect", "id":1425, "details":[{"type":"table", "Name":"HBM20", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1426, "parent":"1420", "type":"bb", "children":[{"name":"ST", "id":1427, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM20 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<20>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM21", "id":1428, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM21 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM21", "id":1430, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x2a0000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1429, "parent":"1428", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1431, "parent":"1428", "type":"bb", "children":[{"name":"SHARE", "id":1432, "type":"arb"}, {"name":"Write Interconnect", "id":1433, "details":[{"type":"table", "Name":"HBM21", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1434, "parent":"1428", "type":"bb", "children":[{"name":"ST", "id":1435, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM21 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<21>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM22", "id":1436, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM22 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM22", "id":1438, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x2c0000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1437, "parent":"1436", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1439, "parent":"1436", "type":"bb", "children":[{"name":"SHARE", "id":1440, "type":"arb"}, {"name":"Write Interconnect", "id":1441, "details":[{"type":"table", "Name":"HBM22", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1442, "parent":"1436", "type":"bb", "children":[{"name":"ST", "id":1443, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM22 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<22>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM23", "id":1444, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM23 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM23", "id":1446, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x2e0000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1445, "parent":"1444", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1447, "parent":"1444", "type":"bb", "children":[{"name":"SHARE", "id":1448, "type":"arb"}, {"name":"Write Interconnect", "id":1449, "details":[{"type":"table", "Name":"HBM23", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1450, "parent":"1444", "type":"bb", "children":[{"name":"ST", "id":1451, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM23 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<23>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM24", "id":1452, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM24 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM24", "id":1454, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x300000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1453, "parent":"1452", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1455, "parent":"1452", "type":"bb", "children":[{"name":"SHARE", "id":1456, "type":"arb"}, {"name":"Write Interconnect", "id":1457, "details":[{"type":"table", "Name":"HBM24", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1458, "parent":"1452", "type":"bb", "children":[{"name":"ST", "id":1459, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM24 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<24>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM25", "id":1460, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM25 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM25", "id":1462, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x320000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1461, "parent":"1460", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1463, "parent":"1460", "type":"bb", "children":[{"name":"SHARE", "id":1464, "type":"arb"}, {"name":"Write Interconnect", "id":1465, "details":[{"type":"table", "Name":"HBM25", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1466, "parent":"1460", "type":"bb", "children":[{"name":"ST", "id":1467, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM25 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<25>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM26", "id":1468, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM26 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM26", "id":1470, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x340000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1469, "parent":"1468", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1471, "parent":"1468", "type":"bb", "children":[{"name":"SHARE", "id":1472, "type":"arb"}, {"name":"Write Interconnect", "id":1473, "details":[{"type":"table", "Name":"HBM26", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1474, "parent":"1468", "type":"bb", "children":[{"name":"ST", "id":1475, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM26 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<26>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM27", "id":1476, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM27 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM27", "id":1478, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x360000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1477, "parent":"1476", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1479, "parent":"1476", "type":"bb", "children":[{"name":"SHARE", "id":1480, "type":"arb"}, {"name":"Write Interconnect", "id":1481, "details":[{"type":"table", "Name":"HBM27", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1482, "parent":"1476", "type":"bb", "children":[{"name":"ST", "id":1483, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM27 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<27>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM28", "id":1484, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM28 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM28", "id":1486, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x380000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1485, "parent":"1484", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1487, "parent":"1484", "type":"bb", "children":[{"name":"SHARE", "id":1488, "type":"arb"}, {"name":"Write Interconnect", "id":1489, "details":[{"type":"table", "Name":"HBM28", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1490, "parent":"1484", "type":"bb", "children":[{"name":"ST", "id":1491, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM28 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<28>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM29", "id":1492, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM29 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM29", "id":1494, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x3a0000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1493, "parent":"1492", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1495, "parent":"1492", "type":"bb", "children":[{"name":"SHARE", "id":1496, "type":"arb"}, {"name":"Write Interconnect", "id":1497, "details":[{"type":"table", "Name":"HBM29", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1498, "parent":"1492", "type":"bb", "children":[{"name":"ST", "id":1499, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM29 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<29>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM30", "id":1500, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM30 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM30", "id":1502, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x3c0000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1501, "parent":"1500", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1503, "parent":"1500", "type":"bb", "children":[{"name":"SHARE", "id":1504, "type":"arb"}, {"name":"Write Interconnect", "id":1505, "details":[{"type":"table", "Name":"HBM30", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1506, "parent":"1500", "type":"bb", "children":[{"name":"ST", "id":1507, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM30 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<30>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}, {"name":"HBM31", "id":1508, "details":[{"type":"table", "Board Supports Interleaving":"Yes", "Interleave Size":"512 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel HBM31 Width (bits)":"256"}], "type":"memsys", "children":[{"name":"HBM31", "id":1510, "details":[{"type":"table", "Data Width":"256", "Address Width":"29", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x3e0000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":1509, "parent":"1508", "bw":"12800.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"12800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":1511, "parent":"1508", "type":"bb", "children":[{"name":"SHARE", "id":1512, "type":"arb"}, {"name":"Write Interconnect", "id":1513, "details":[{"type":"table", "Name":"HBM31", "Interconnect Style":"ring", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}]}, {"name":"Global Memory Stores", "id":1514, "parent":"1508", "type":"bb", "children":[{"name":"ST", "id":1515, "kwidth":"256", "mwidth":"256", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"256 bits", "HBM31 Width":"256 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"ConsumerKernel<31>"}], "debug":[[{"filename":"/ihome/ageorge/opl1/Documents/k_mers/kmer_testing/./src/kevin_new_HBM_test.cpp", "line":79}]], "type":"inst"}]}], "links":[{"from":1240, "to":1239}, {"from":1239, "to":1240}, {"from":1243, "to":1242}, {"from":1242, "to":1239}, {"from":1245, "to":1243}, {"from":1248, "to":1247}, {"from":1247, "to":1248}, {"from":1251, "to":1250}, {"from":1250, "to":1247}, {"from":1253, "to":1251}, {"from":1254, "to":1251}, {"from":1255, "to":1251}, {"from":1256, "to":1251}, {"from":1257, "to":1251}, {"from":1258, "to":1251}, {"from":1259, "to":1251}, {"from":1260, "to":1251}, {"from":1261, "to":1251}, {"from":1262, "to":1251}, {"from":1263, "to":1251}, {"from":1266, "to":1265}, {"from":1265, "to":1266}, {"from":1269, "to":1268}, {"from":1268, "to":1265}, {"from":1271, "to":1269}, {"from":1272, "to":1269}, {"from":1273, "to":1269}, {"from":1274, "to":1269}, {"from":1275, "to":1269}, {"from":1276, "to":1269}, {"from":1277, "to":1269}, {"from":1278, "to":1269}, {"from":1279, "to":1269}, {"from":1280, "to":1269}, {"from":1281, "to":1269}, {"from":1284, "to":1283}, {"from":1283, "to":1284}, {"from":1287, "to":1286}, {"from":1286, "to":1283}, {"from":1289, "to":1287}, {"from":1290, "to":1287}, {"from":1291, "to":1287}, {"from":1294, "to":1293}, {"from":1293, "to":1294}, {"from":1297, "to":1296}, {"from":1296, "to":1293}, {"from":1299, "to":1297}, {"from":1302, "to":1301}, {"from":1301, "to":1302}, {"from":1305, "to":1304}, {"from":1304, "to":1301}, {"from":1307, "to":1305}, {"from":1310, "to":1309}, {"from":1309, "to":1310}, {"from":1313, "to":1312}, {"from":1312, "to":1309}, {"from":1315, "to":1313}, {"from":1318, "to":1317}, {"from":1317, "to":1318}, {"from":1321, "to":1320}, {"from":1320, "to":1317}, {"from":1323, "to":1321}, {"from":1326, "to":1325}, {"from":1325, "to":1326}, {"from":1329, "to":1328}, {"from":1328, "to":1325}, {"from":1331, "to":1329}, {"from":1334, "to":1333}, {"from":1333, "to":1334}, {"from":1337, "to":1336}, {"from":1336, "to":1333}, {"from":1339, "to":1337}, {"from":1342, "to":1341}, {"from":1341, "to":1342}, {"from":1345, "to":1344}, {"from":1344, "to":1341}, {"from":1347, "to":1345}, {"from":1350, "to":1349}, {"from":1349, "to":1350}, {"from":1353, "to":1352}, {"from":1352, "to":1349}, {"from":1355, "to":1353}, {"from":1358, "to":1357}, {"from":1357, "to":1358}, {"from":1361, "to":1360}, {"from":1360, "to":1357}, {"from":1363, "to":1361}, {"from":1366, "to":1365}, {"from":1365, "to":1366}, {"from":1369, "to":1368}, {"from":1368, "to":1365}, {"from":1371, "to":1369}, {"from":1374, "to":1373}, {"from":1373, "to":1374}, {"from":1377, "to":1376}, {"from":1376, "to":1373}, {"from":1379, "to":1377}, {"from":1382, "to":1381}, {"from":1381, "to":1382}, {"from":1385, "to":1384}, {"from":1384, "to":1381}, {"from":1387, "to":1385}, {"from":1390, "to":1389}, {"from":1389, "to":1390}, {"from":1393, "to":1392}, {"from":1392, "to":1389}, {"from":1395, "to":1393}, {"from":1398, "to":1397}, {"from":1397, "to":1398}, {"from":1401, "to":1400}, {"from":1400, "to":1397}, {"from":1403, "to":1401}, {"from":1406, "to":1405}, {"from":1405, "to":1406}, {"from":1409, "to":1408}, {"from":1408, "to":1405}, {"from":1411, "to":1409}, {"from":1414, "to":1413}, {"from":1413, "to":1414}, {"from":1417, "to":1416}, {"from":1416, "to":1413}, {"from":1419, "to":1417}, {"from":1422, "to":1421}, {"from":1421, "to":1422}, {"from":1425, "to":1424}, {"from":1424, "to":1421}, {"from":1427, "to":1425}, {"from":1430, "to":1429}, {"from":1429, "to":1430}, {"from":1433, "to":1432}, {"from":1432, "to":1429}, {"from":1435, "to":1433}, {"from":1438, "to":1437}, {"from":1437, "to":1438}, {"from":1441, "to":1440}, {"from":1440, "to":1437}, {"from":1443, "to":1441}, {"from":1446, "to":1445}, {"from":1445, "to":1446}, {"from":1449, "to":1448}, {"from":1448, "to":1445}, {"from":1451, "to":1449}, {"from":1454, "to":1453}, {"from":1453, "to":1454}, {"from":1457, "to":1456}, {"from":1456, "to":1453}, {"from":1459, "to":1457}, {"from":1462, "to":1461}, {"from":1461, "to":1462}, {"from":1465, "to":1464}, {"from":1464, "to":1461}, {"from":1467, "to":1465}, {"from":1470, "to":1469}, {"from":1469, "to":1470}, {"from":1473, "to":1472}, {"from":1472, "to":1469}, {"from":1475, "to":1473}, {"from":1478, "to":1477}, {"from":1477, "to":1478}, {"from":1481, "to":1480}, {"from":1480, "to":1477}, {"from":1483, "to":1481}, {"from":1486, "to":1485}, {"from":1485, "to":1486}, {"from":1489, "to":1488}, {"from":1488, "to":1485}, {"from":1491, "to":1489}, {"from":1494, "to":1493}, {"from":1493, "to":1494}, {"from":1497, "to":1496}, {"from":1496, "to":1493}, {"from":1499, "to":1497}, {"from":1502, "to":1501}, {"from":1501, "to":1502}, {"from":1505, "to":1504}, {"from":1504, "to":1501}, {"from":1507, "to":1505}, {"from":1510, "to":1509}, {"from":1509, "to":1510}, {"from":1513, "to":1512}, {"from":1512, "to":1509}, {"from":1515, "to":1513}]};
