Protel Design System Design Rule Check
PCB File : C:\Users\Candice\Documents\ELEC Year 4\ELEC491\T25ELEC491\PCBs\Altium\8x8v2.PcbDoc
Date     : 1/30/2019
Time     : 9:18:41 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED57-CKO(3.6mm,4.5mm) on Top Layer And Pad LED57-SDO(3.6mm,3.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED57-VCC(3.6mm,5.25mm) on Top Layer And Pad LED57-CKO(3.6mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED57-CKI(5.4mm,4.5mm) on Top Layer And Pad LED57-GND(5.4mm,5.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED57-SDI(5.4mm,3.75mm) on Top Layer And Pad LED57-CKI(5.4mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED58-CKO(15.6mm,4.5mm) on Top Layer And Pad LED58-SDO(15.6mm,3.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED58-VCC(15.6mm,5.25mm) on Top Layer And Pad LED58-CKO(15.6mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED58-CKI(17.4mm,4.5mm) on Top Layer And Pad LED58-GND(17.4mm,5.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED58-SDI(17.4mm,3.75mm) on Top Layer And Pad LED58-CKI(17.4mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED59-CKO(27.6mm,4.5mm) on Top Layer And Pad LED59-SDO(27.6mm,3.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED59-VCC(27.6mm,5.25mm) on Top Layer And Pad LED59-CKO(27.6mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED59-CKI(29.4mm,4.5mm) on Top Layer And Pad LED59-GND(29.4mm,5.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED59-SDI(29.4mm,3.75mm) on Top Layer And Pad LED59-CKI(29.4mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED60-CKO(39.6mm,4.5mm) on Top Layer And Pad LED60-SDO(39.6mm,3.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED60-VCC(39.6mm,5.25mm) on Top Layer And Pad LED60-CKO(39.6mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED60-CKI(41.4mm,4.5mm) on Top Layer And Pad LED60-GND(41.4mm,5.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED60-SDI(41.4mm,3.75mm) on Top Layer And Pad LED60-CKI(41.4mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED61-CKO(51.6mm,4.5mm) on Top Layer And Pad LED61-SDO(51.6mm,3.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED61-VCC(51.6mm,5.25mm) on Top Layer And Pad LED61-CKO(51.6mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED61-CKI(53.4mm,4.5mm) on Top Layer And Pad LED61-GND(53.4mm,5.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED61-SDI(53.4mm,3.75mm) on Top Layer And Pad LED61-CKI(53.4mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED62-CKO(63.6mm,4.5mm) on Top Layer And Pad LED62-SDO(63.6mm,3.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED62-VCC(63.6mm,5.25mm) on Top Layer And Pad LED62-CKO(63.6mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED62-CKI(65.4mm,4.5mm) on Top Layer And Pad LED62-GND(65.4mm,5.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED62-SDI(65.4mm,3.75mm) on Top Layer And Pad LED62-CKI(65.4mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED63-CKO(75.1mm,4.5mm) on Top Layer And Pad LED63-SDO(75.1mm,3.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED63-VCC(75.1mm,5.25mm) on Top Layer And Pad LED63-CKO(75.1mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED63-CKI(76.9mm,4.5mm) on Top Layer And Pad LED63-GND(76.9mm,5.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED63-SDI(76.9mm,3.75mm) on Top Layer And Pad LED63-CKI(76.9mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED64-CKO(87.6mm,4.5mm) on Top Layer And Pad LED64-SDO(87.6mm,3.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED64-VCC(87.6mm,5.25mm) on Top Layer And Pad LED64-CKO(87.6mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED64-CKI(89.4mm,4.5mm) on Top Layer And Pad LED64-GND(89.4mm,5.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED64-SDI(89.4mm,3.75mm) on Top Layer And Pad LED64-CKI(89.4mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED56-CKO(89.4mm,16.5mm) on Top Layer And Pad LED56-SDO(89.4mm,17.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED56-VCC(89.4mm,15.75mm) on Top Layer And Pad LED56-CKO(89.4mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED56-CKI(87.6mm,16.5mm) on Top Layer And Pad LED56-GND(87.6mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED56-SDI(87.6mm,17.25mm) on Top Layer And Pad LED56-CKI(87.6mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED55-CKO(76.9mm,16.5mm) on Top Layer And Pad LED55-SDO(76.9mm,17.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED55-VCC(76.9mm,15.75mm) on Top Layer And Pad LED55-CKO(76.9mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED55-CKI(75.1mm,16.5mm) on Top Layer And Pad LED55-GND(75.1mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.208mm < 0.254mm) Between Via (75.54mm,14.503mm) from Top Layer to Bottom Layer And Pad LED55-GND(75.1mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.208mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED55-SDI(75.1mm,17.25mm) on Top Layer And Pad LED55-CKI(75.1mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED54-CKO(65.4mm,16.5mm) on Top Layer And Pad LED54-SDO(65.4mm,17.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED54-VCC(65.4mm,15.75mm) on Top Layer And Pad LED54-CKO(65.4mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.062mm < 0.254mm) Between Via (66.75mm,15.25mm) from Top Layer to Bottom Layer And Pad LED54-VCC(65.4mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.062mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED54-CKI(63.6mm,16.5mm) on Top Layer And Pad LED54-GND(63.6mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED54-SDI(63.6mm,17.25mm) on Top Layer And Pad LED54-CKI(63.6mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
Rule Violations :46

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (5.875mm,3.05mm) on Top Overlay And Pad LED57-SDI(5.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (17.875mm,3.05mm) on Top Overlay And Pad LED58-SDI(17.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (29.875mm,3.05mm) on Top Overlay And Pad LED59-SDI(29.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (41.875mm,3.05mm) on Top Overlay And Pad LED60-SDI(41.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (53.875mm,3.05mm) on Top Overlay And Pad LED61-SDI(53.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (65.875mm,3.05mm) on Top Overlay And Pad LED62-SDI(65.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (77.375mm,3.05mm) on Top Overlay And Pad LED63-SDI(76.9mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (89.875mm,3.05mm) on Top Overlay And Pad LED64-SDI(89.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (87.125mm,17.95mm) on Top Overlay And Pad LED56-SDI(87.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (74.625mm,17.95mm) on Top Overlay And Pad LED55-SDI(75.1mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (63.125mm,17.95mm) on Top Overlay And Pad LED54-SDI(63.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (51.125mm,17.95mm) on Top Overlay And Pad LED53-SDI(51.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (39.125mm,17.95mm) on Top Overlay And Pad LED52-SDI(39.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (27.125mm,17.95mm) on Top Overlay And Pad LED51-SDI(27.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (15.125mm,17.95mm) on Top Overlay And Pad LED50-SDI(15.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (3.125mm,17.95mm) on Top Overlay And Pad LED49-SDI(3.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (5.875mm,27.05mm) on Top Overlay And Pad LED41-SDI(5.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (17.875mm,27.05mm) on Top Overlay And Pad LED42-SDI(17.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (29.875mm,27.05mm) on Top Overlay And Pad LED43-SDI(29.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (41.875mm,27.05mm) on Top Overlay And Pad LED44-SDI(41.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (53.875mm,27.05mm) on Top Overlay And Pad LED45-SDI(53.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (65.875mm,27.05mm) on Top Overlay And Pad LED46-SDI(65.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (77.375mm,27.05mm) on Top Overlay And Pad LED47-SDI(76.9mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (89.875mm,27.05mm) on Top Overlay And Pad LED48-SDI(89.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (87.125mm,41.95mm) on Top Overlay And Pad LED40-SDI(87.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (74.625mm,41.95mm) on Top Overlay And Pad LED39-SDI(75.1mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (63.125mm,41.95mm) on Top Overlay And Pad LED38-SDI(63.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (51.125mm,41.95mm) on Top Overlay And Pad LED37-SDI(51.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (39.125mm,41.95mm) on Top Overlay And Pad LED36-SDI(39.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (27.125mm,41.95mm) on Top Overlay And Pad LED35-SDI(27.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (15.125mm,41.95mm) on Top Overlay And Pad LED34-SDI(15.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (3.125mm,41.95mm) on Top Overlay And Pad LED33-SDI(3.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (5.875mm,51.05mm) on Top Overlay And Pad LED25-SDI(5.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (17.875mm,51.05mm) on Top Overlay And Pad LED26-SDI(17.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (29.875mm,51.05mm) on Top Overlay And Pad LED27-SDI(29.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (41.875mm,51.05mm) on Top Overlay And Pad LED28-SDI(41.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (53.875mm,51.05mm) on Top Overlay And Pad LED29-SDI(53.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (65.875mm,51.05mm) on Top Overlay And Pad LED30-SDI(65.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (77.375mm,51.05mm) on Top Overlay And Pad LED31-SDI(76.9mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (89.875mm,51.05mm) on Top Overlay And Pad LED32-SDI(89.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (87.125mm,65.95mm) on Top Overlay And Pad LED24-SDI(87.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (74.625mm,65.95mm) on Top Overlay And Pad LED23-SDI(75.1mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (63.125mm,65.95mm) on Top Overlay And Pad LED22-SDI(63.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (51.125mm,65.95mm) on Top Overlay And Pad LED21-SDI(51.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (39.125mm,65.95mm) on Top Overlay And Pad LED20-SDI(39.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (27.125mm,65.95mm) on Top Overlay And Pad LED19-SDI(27.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (15.125mm,65.95mm) on Top Overlay And Pad LED18-SDI(15.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (3.125mm,65.95mm) on Top Overlay And Pad LED17-SDI(3.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (5.875mm,75.05mm) on Top Overlay And Pad LED9-SDI(5.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (17.875mm,75.05mm) on Top Overlay And Pad LED10-SDI(17.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (29.875mm,75.05mm) on Top Overlay And Pad LED11-SDI(29.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (41.875mm,75.05mm) on Top Overlay And Pad LED12-SDI(41.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (53.875mm,75.05mm) on Top Overlay And Pad LED13-SDI(53.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (65.875mm,75.05mm) on Top Overlay And Pad LED14-SDI(65.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (77.375mm,75.05mm) on Top Overlay And Pad LED15-SDI(76.9mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (89.875mm,75.05mm) on Top Overlay And Pad LED16-SDI(89.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (87.125mm,89.95mm) on Top Overlay And Pad LED8-SDI(87.6mm,89.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (74.625mm,89.45mm) on Top Overlay And Pad LED7-SDI(75.1mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (63.125mm,89.45mm) on Top Overlay And Pad LED6-SDI(63.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (51.125mm,89.45mm) on Top Overlay And Pad LED5-SDI(51.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (39.125mm,89.45mm) on Top Overlay And Pad LED4-SDI(39.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (27.125mm,89.45mm) on Top Overlay And Pad LED3-SDI(27.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (15.125mm,89.45mm) on Top Overlay And Pad LED2-SDI(15.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (3.125mm,89.95mm) on Top Overlay And Pad LED1-SDI(3.6mm,89.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (24.6mm,74.3mm)(24.6mm,77.7mm) on Top Overlay And Pad PT11-2(25.5mm,77.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (26.4mm,74.3mm)(26.4mm,77.7mm) on Top Overlay And Pad PT11-2(25.5mm,77.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (24.6mm,74.3mm)(24.6mm,77.7mm) on Top Overlay And Pad PT11-1(25.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (26.4mm,74.3mm)(26.4mm,77.7mm) on Top Overlay And Pad PT11-1(25.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (25mm,75.375mm)(26mm,75.375mm) on Top Overlay And Pad PT11-1(25.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (84.6mm,14.8mm)(84.6mm,18.2mm) on Top Overlay And Pad PT56-2(85.5mm,17.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (86.4mm,14.8mm)(86.4mm,18.2mm) on Top Overlay And Pad PT56-2(85.5mm,17.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (85mm,15.875mm)(86mm,15.875mm) on Top Overlay And Pad PT56-1(85.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (84.6mm,14.8mm)(84.6mm,18.2mm) on Top Overlay And Pad PT56-1(85.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (86.4mm,14.8mm)(86.4mm,18.2mm) on Top Overlay And Pad PT56-1(85.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (73.9mm,14.8mm)(73.9mm,18.2mm) on Top Overlay And Pad PT55-2(73mm,17.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (72.1mm,14.8mm)(72.1mm,18.2mm) on Top Overlay And Pad PT55-2(73mm,17.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (72.5mm,15.875mm)(73.5mm,15.875mm) on Top Overlay And Pad PT55-1(73mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (73.9mm,14.8mm)(73.9mm,18.2mm) on Top Overlay And Pad PT55-1(73mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (72.1mm,14.8mm)(72.1mm,18.2mm) on Top Overlay And Pad PT55-1(73mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (60.6mm,14.8mm)(60.6mm,18.2mm) on Top Overlay And Pad PT54-2(61.5mm,17.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (62.4mm,14.8mm)(62.4mm,18.2mm) on Top Overlay And Pad PT54-2(61.5mm,17.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (60.6mm,14.8mm)(60.6mm,18.2mm) on Top Overlay And Pad PT54-1(61.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (62.4mm,14.8mm)(62.4mm,18.2mm) on Top Overlay And Pad PT54-1(61.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (61mm,15.875mm)(62mm,15.875mm) on Top Overlay And Pad PT54-1(61.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (48.6mm,14.8mm)(48.6mm,18.2mm) on Top Overlay And Pad PT53-2(49.5mm,17.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (50.4mm,14.8mm)(50.4mm,18.2mm) on Top Overlay And Pad PT53-2(49.5mm,17.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (48.6mm,14.8mm)(48.6mm,18.2mm) on Top Overlay And Pad PT53-1(49.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (50.4mm,14.8mm)(50.4mm,18.2mm) on Top Overlay And Pad PT53-1(49.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (49mm,15.875mm)(50mm,15.875mm) on Top Overlay And Pad PT53-1(49.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (36.6mm,14.8mm)(36.6mm,18.2mm) on Top Overlay And Pad PT52-2(37.5mm,17.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (38.4mm,14.8mm)(38.4mm,18.2mm) on Top Overlay And Pad PT52-2(37.5mm,17.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (36.6mm,14.8mm)(36.6mm,18.2mm) on Top Overlay And Pad PT52-1(37.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (38.4mm,14.8mm)(38.4mm,18.2mm) on Top Overlay And Pad PT52-1(37.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (37mm,15.875mm)(38mm,15.875mm) on Top Overlay And Pad PT52-1(37.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (24.6mm,14.8mm)(24.6mm,18.2mm) on Top Overlay And Pad PT51-2(25.5mm,17.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (26.4mm,14.8mm)(26.4mm,18.2mm) on Top Overlay And Pad PT51-2(25.5mm,17.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (24.6mm,14.8mm)(24.6mm,18.2mm) on Top Overlay And Pad PT51-1(25.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (26.4mm,14.8mm)(26.4mm,18.2mm) on Top Overlay And Pad PT51-1(25.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (25mm,15.875mm)(26mm,15.875mm) on Top Overlay And Pad PT51-1(25.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (12.6mm,14.8mm)(12.6mm,18.2mm) on Top Overlay And Pad PT50-2(13.5mm,17.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (14.4mm,14.8mm)(14.4mm,18.2mm) on Top Overlay And Pad PT50-2(13.5mm,17.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (12.6mm,14.8mm)(12.6mm,18.2mm) on Top Overlay And Pad PT50-1(13.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (14.4mm,14.8mm)(14.4mm,18.2mm) on Top Overlay And Pad PT50-1(13.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (13mm,15.875mm)(14mm,15.875mm) on Top Overlay And Pad PT50-1(13.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (6.6mm,14.8mm)(6.6mm,18.2mm) on Top Overlay And Pad PT49-2(7.5mm,17.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (8.4mm,14.8mm)(8.4mm,18.2mm) on Top Overlay And Pad PT49-2(7.5mm,17.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (6.6mm,14.8mm)(6.6mm,18.2mm) on Top Overlay And Pad PT49-1(7.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (8.4mm,14.8mm)(8.4mm,18.2mm) on Top Overlay And Pad PT49-1(7.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (7mm,15.875mm)(8mm,15.875mm) on Top Overlay And Pad PT49-1(7.5mm,15.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (84.6mm,26.3mm)(84.6mm,29.7mm) on Top Overlay And Pad PT48-2(85.5mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (86.4mm,26.3mm)(86.4mm,29.7mm) on Top Overlay And Pad PT48-2(85.5mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (84.6mm,26.3mm)(84.6mm,29.7mm) on Top Overlay And Pad PT48-1(85.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (85mm,27.375mm)(86mm,27.375mm) on Top Overlay And Pad PT48-1(85.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (86.4mm,26.3mm)(86.4mm,29.7mm) on Top Overlay And Pad PT48-1(85.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (73.9mm,26.3mm)(73.9mm,29.7mm) on Top Overlay And Pad PT47-2(73mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (72.1mm,26.3mm)(72.1mm,29.7mm) on Top Overlay And Pad PT47-2(73mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (73.9mm,26.3mm)(73.9mm,29.7mm) on Top Overlay And Pad PT47-1(73mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (72.5mm,27.375mm)(73.5mm,27.375mm) on Top Overlay And Pad PT47-1(73mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (72.1mm,26.3mm)(72.1mm,29.7mm) on Top Overlay And Pad PT47-1(73mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (60.6mm,26.3mm)(60.6mm,29.7mm) on Top Overlay And Pad PT46-2(61.5mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (62.4mm,26.3mm)(62.4mm,29.7mm) on Top Overlay And Pad PT46-2(61.5mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (60.6mm,26.3mm)(60.6mm,29.7mm) on Top Overlay And Pad PT46-1(61.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (62.4mm,26.3mm)(62.4mm,29.7mm) on Top Overlay And Pad PT46-1(61.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (61mm,27.375mm)(62mm,27.375mm) on Top Overlay And Pad PT46-1(61.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (48.6mm,26.3mm)(48.6mm,29.7mm) on Top Overlay And Pad PT45-2(49.5mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (50.4mm,26.3mm)(50.4mm,29.7mm) on Top Overlay And Pad PT45-2(49.5mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (48.6mm,26.3mm)(48.6mm,29.7mm) on Top Overlay And Pad PT45-1(49.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (50.4mm,26.3mm)(50.4mm,29.7mm) on Top Overlay And Pad PT45-1(49.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (49mm,27.375mm)(50mm,27.375mm) on Top Overlay And Pad PT45-1(49.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (36.6mm,26.3mm)(36.6mm,29.7mm) on Top Overlay And Pad PT44-2(37.5mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (38.4mm,26.3mm)(38.4mm,29.7mm) on Top Overlay And Pad PT44-2(37.5mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (36.6mm,26.3mm)(36.6mm,29.7mm) on Top Overlay And Pad PT44-1(37.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (38.4mm,26.3mm)(38.4mm,29.7mm) on Top Overlay And Pad PT44-1(37.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (37mm,27.375mm)(38mm,27.375mm) on Top Overlay And Pad PT44-1(37.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (24.6mm,26.3mm)(24.6mm,29.7mm) on Top Overlay And Pad PT43-2(25.5mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (26.4mm,26.3mm)(26.4mm,29.7mm) on Top Overlay And Pad PT43-2(25.5mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (24.6mm,26.3mm)(24.6mm,29.7mm) on Top Overlay And Pad PT43-1(25.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (26.4mm,26.3mm)(26.4mm,29.7mm) on Top Overlay And Pad PT43-1(25.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (25mm,27.375mm)(26mm,27.375mm) on Top Overlay And Pad PT43-1(25.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (12.6mm,26.3mm)(12.6mm,29.7mm) on Top Overlay And Pad PT42-2(13.5mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (14.4mm,26.3mm)(14.4mm,29.7mm) on Top Overlay And Pad PT42-2(13.5mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (12.6mm,26.3mm)(12.6mm,29.7mm) on Top Overlay And Pad PT42-1(13.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (14.4mm,26.3mm)(14.4mm,29.7mm) on Top Overlay And Pad PT42-1(13.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (13mm,27.375mm)(14mm,27.375mm) on Top Overlay And Pad PT42-1(13.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (6.6mm,26.3mm)(6.6mm,29.7mm) on Top Overlay And Pad PT41-2(7.5mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (8.4mm,26.3mm)(8.4mm,29.7mm) on Top Overlay And Pad PT41-2(7.5mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (6.6mm,26.3mm)(6.6mm,29.7mm) on Top Overlay And Pad PT41-1(7.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (8.4mm,26.3mm)(8.4mm,29.7mm) on Top Overlay And Pad PT41-1(7.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (7mm,27.375mm)(8mm,27.375mm) on Top Overlay And Pad PT41-1(7.5mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (84.6mm,38.8mm)(84.6mm,42.2mm) on Top Overlay And Pad PT40-2(85.5mm,41.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (86.4mm,38.8mm)(86.4mm,42.2mm) on Top Overlay And Pad PT40-2(85.5mm,41.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (85mm,39.875mm)(86mm,39.875mm) on Top Overlay And Pad PT40-1(85.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (84.6mm,38.8mm)(84.6mm,42.2mm) on Top Overlay And Pad PT40-1(85.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (86.4mm,38.8mm)(86.4mm,42.2mm) on Top Overlay And Pad PT40-1(85.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (73.9mm,38.8mm)(73.9mm,42.2mm) on Top Overlay And Pad PT39-2(73mm,41.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (72.1mm,38.8mm)(72.1mm,42.2mm) on Top Overlay And Pad PT39-2(73mm,41.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (72.5mm,39.875mm)(73.5mm,39.875mm) on Top Overlay And Pad PT39-1(73mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (73.9mm,38.8mm)(73.9mm,42.2mm) on Top Overlay And Pad PT39-1(73mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (72.1mm,38.8mm)(72.1mm,42.2mm) on Top Overlay And Pad PT39-1(73mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (60.6mm,38.8mm)(60.6mm,42.2mm) on Top Overlay And Pad PT38-2(61.5mm,41.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (62.4mm,38.8mm)(62.4mm,42.2mm) on Top Overlay And Pad PT38-2(61.5mm,41.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (60.6mm,38.8mm)(60.6mm,42.2mm) on Top Overlay And Pad PT38-1(61.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (62.4mm,38.8mm)(62.4mm,42.2mm) on Top Overlay And Pad PT38-1(61.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (61mm,39.875mm)(62mm,39.875mm) on Top Overlay And Pad PT38-1(61.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (48.6mm,38.8mm)(48.6mm,42.2mm) on Top Overlay And Pad PT37-2(49.5mm,41.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (50.4mm,38.8mm)(50.4mm,42.2mm) on Top Overlay And Pad PT37-2(49.5mm,41.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (48.6mm,38.8mm)(48.6mm,42.2mm) on Top Overlay And Pad PT37-1(49.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (50.4mm,38.8mm)(50.4mm,42.2mm) on Top Overlay And Pad PT37-1(49.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (49mm,39.875mm)(50mm,39.875mm) on Top Overlay And Pad PT37-1(49.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (36.6mm,38.8mm)(36.6mm,42.2mm) on Top Overlay And Pad PT36-2(37.5mm,41.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (38.4mm,38.8mm)(38.4mm,42.2mm) on Top Overlay And Pad PT36-2(37.5mm,41.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (36.6mm,38.8mm)(36.6mm,42.2mm) on Top Overlay And Pad PT36-1(37.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (38.4mm,38.8mm)(38.4mm,42.2mm) on Top Overlay And Pad PT36-1(37.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (37mm,39.875mm)(38mm,39.875mm) on Top Overlay And Pad PT36-1(37.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (24.6mm,38.8mm)(24.6mm,42.2mm) on Top Overlay And Pad PT35-2(25.5mm,41.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (26.4mm,38.8mm)(26.4mm,42.2mm) on Top Overlay And Pad PT35-2(25.5mm,41.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (24.6mm,38.8mm)(24.6mm,42.2mm) on Top Overlay And Pad PT35-1(25.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (26.4mm,38.8mm)(26.4mm,42.2mm) on Top Overlay And Pad PT35-1(25.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (25mm,39.875mm)(26mm,39.875mm) on Top Overlay And Pad PT35-1(25.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (12.6mm,38.8mm)(12.6mm,42.2mm) on Top Overlay And Pad PT34-2(13.5mm,41.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (14.4mm,38.8mm)(14.4mm,42.2mm) on Top Overlay And Pad PT34-2(13.5mm,41.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (12.6mm,38.8mm)(12.6mm,42.2mm) on Top Overlay And Pad PT34-1(13.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (14.4mm,38.8mm)(14.4mm,42.2mm) on Top Overlay And Pad PT34-1(13.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (13mm,39.875mm)(14mm,39.875mm) on Top Overlay And Pad PT34-1(13.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (6.6mm,38.8mm)(6.6mm,42.2mm) on Top Overlay And Pad PT33-2(7.5mm,41.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (8.4mm,38.8mm)(8.4mm,42.2mm) on Top Overlay And Pad PT33-2(7.5mm,41.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (6.6mm,38.8mm)(6.6mm,42.2mm) on Top Overlay And Pad PT33-1(7.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (8.4mm,38.8mm)(8.4mm,42.2mm) on Top Overlay And Pad PT33-1(7.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (7mm,39.875mm)(8mm,39.875mm) on Top Overlay And Pad PT33-1(7.5mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (84.6mm,50.3mm)(84.6mm,53.7mm) on Top Overlay And Pad PT32-2(85.5mm,53.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (86.4mm,50.3mm)(86.4mm,53.7mm) on Top Overlay And Pad PT32-2(85.5mm,53.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (85mm,51.375mm)(86mm,51.375mm) on Top Overlay And Pad PT32-1(85.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (84.6mm,50.3mm)(84.6mm,53.7mm) on Top Overlay And Pad PT32-1(85.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (86.4mm,50.3mm)(86.4mm,53.7mm) on Top Overlay And Pad PT32-1(85.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (73.9mm,50.3mm)(73.9mm,53.7mm) on Top Overlay And Pad PT31-2(73mm,53.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (72.1mm,50.3mm)(72.1mm,53.7mm) on Top Overlay And Pad PT31-2(73mm,53.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (72.5mm,51.375mm)(73.5mm,51.375mm) on Top Overlay And Pad PT31-1(73mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (73.9mm,50.3mm)(73.9mm,53.7mm) on Top Overlay And Pad PT31-1(73mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (72.1mm,50.3mm)(72.1mm,53.7mm) on Top Overlay And Pad PT31-1(73mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (60.6mm,50.3mm)(60.6mm,53.7mm) on Top Overlay And Pad PT30-2(61.5mm,53.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (62.4mm,50.3mm)(62.4mm,53.7mm) on Top Overlay And Pad PT30-2(61.5mm,53.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (60.6mm,50.3mm)(60.6mm,53.7mm) on Top Overlay And Pad PT30-1(61.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (62.4mm,50.3mm)(62.4mm,53.7mm) on Top Overlay And Pad PT30-1(61.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (61mm,51.375mm)(62mm,51.375mm) on Top Overlay And Pad PT30-1(61.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (48.6mm,50.3mm)(48.6mm,53.7mm) on Top Overlay And Pad PT29-2(49.5mm,53.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (50.4mm,50.3mm)(50.4mm,53.7mm) on Top Overlay And Pad PT29-2(49.5mm,53.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (48.6mm,50.3mm)(48.6mm,53.7mm) on Top Overlay And Pad PT29-1(49.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (50.4mm,50.3mm)(50.4mm,53.7mm) on Top Overlay And Pad PT29-1(49.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (49mm,51.375mm)(50mm,51.375mm) on Top Overlay And Pad PT29-1(49.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (36.6mm,50.3mm)(36.6mm,53.7mm) on Top Overlay And Pad PT28-2(37.5mm,53.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (38.4mm,50.3mm)(38.4mm,53.7mm) on Top Overlay And Pad PT28-2(37.5mm,53.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (36.6mm,50.3mm)(36.6mm,53.7mm) on Top Overlay And Pad PT28-1(37.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (38.4mm,50.3mm)(38.4mm,53.7mm) on Top Overlay And Pad PT28-1(37.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (37mm,51.375mm)(38mm,51.375mm) on Top Overlay And Pad PT28-1(37.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (24.6mm,50.3mm)(24.6mm,53.7mm) on Top Overlay And Pad PT27-2(25.5mm,53.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (26.4mm,50.3mm)(26.4mm,53.7mm) on Top Overlay And Pad PT27-2(25.5mm,53.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (24.6mm,50.3mm)(24.6mm,53.7mm) on Top Overlay And Pad PT27-1(25.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (26.4mm,50.3mm)(26.4mm,53.7mm) on Top Overlay And Pad PT27-1(25.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (25mm,51.375mm)(26mm,51.375mm) on Top Overlay And Pad PT27-1(25.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (12.6mm,50.3mm)(12.6mm,53.7mm) on Top Overlay And Pad PT26-2(13.5mm,53.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (14.4mm,50.3mm)(14.4mm,53.7mm) on Top Overlay And Pad PT26-2(13.5mm,53.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (12.6mm,50.3mm)(12.6mm,53.7mm) on Top Overlay And Pad PT26-1(13.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (14.4mm,50.3mm)(14.4mm,53.7mm) on Top Overlay And Pad PT26-1(13.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (13mm,51.375mm)(14mm,51.375mm) on Top Overlay And Pad PT26-1(13.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (6.6mm,50.3mm)(6.6mm,53.7mm) on Top Overlay And Pad PT25-2(7.5mm,53.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (8.4mm,50.3mm)(8.4mm,53.7mm) on Top Overlay And Pad PT25-2(7.5mm,53.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (6.6mm,50.3mm)(6.6mm,53.7mm) on Top Overlay And Pad PT25-1(7.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (8.4mm,50.3mm)(8.4mm,53.7mm) on Top Overlay And Pad PT25-1(7.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (7mm,51.375mm)(8mm,51.375mm) on Top Overlay And Pad PT25-1(7.5mm,50.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (84.6mm,62.8mm)(84.6mm,66.2mm) on Top Overlay And Pad PT24-2(85.5mm,65.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (86.4mm,62.8mm)(86.4mm,66.2mm) on Top Overlay And Pad PT24-2(85.5mm,65.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (85mm,63.875mm)(86mm,63.875mm) on Top Overlay And Pad PT24-1(85.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (84.6mm,62.8mm)(84.6mm,66.2mm) on Top Overlay And Pad PT24-1(85.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (86.4mm,62.8mm)(86.4mm,66.2mm) on Top Overlay And Pad PT24-1(85.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (73.9mm,62.8mm)(73.9mm,66.2mm) on Top Overlay And Pad PT23-2(73mm,65.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (72.1mm,62.8mm)(72.1mm,66.2mm) on Top Overlay And Pad PT23-2(73mm,65.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (72.5mm,63.875mm)(73.5mm,63.875mm) on Top Overlay And Pad PT23-1(73mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (73.9mm,62.8mm)(73.9mm,66.2mm) on Top Overlay And Pad PT23-1(73mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (72.1mm,62.8mm)(72.1mm,66.2mm) on Top Overlay And Pad PT23-1(73mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (60.6mm,62.8mm)(60.6mm,66.2mm) on Top Overlay And Pad PT22-2(61.5mm,65.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (62.4mm,62.8mm)(62.4mm,66.2mm) on Top Overlay And Pad PT22-2(61.5mm,65.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (60.6mm,62.8mm)(60.6mm,66.2mm) on Top Overlay And Pad PT22-1(61.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (62.4mm,62.8mm)(62.4mm,66.2mm) on Top Overlay And Pad PT22-1(61.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (61mm,63.875mm)(62mm,63.875mm) on Top Overlay And Pad PT22-1(61.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (48.6mm,62.8mm)(48.6mm,66.2mm) on Top Overlay And Pad PT21-2(49.5mm,65.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (50.4mm,62.8mm)(50.4mm,66.2mm) on Top Overlay And Pad PT21-2(49.5mm,65.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (48.6mm,62.8mm)(48.6mm,66.2mm) on Top Overlay And Pad PT21-1(49.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (50.4mm,62.8mm)(50.4mm,66.2mm) on Top Overlay And Pad PT21-1(49.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (49mm,63.875mm)(50mm,63.875mm) on Top Overlay And Pad PT21-1(49.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (36.6mm,62.8mm)(36.6mm,66.2mm) on Top Overlay And Pad PT20-2(37.5mm,65.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (38.4mm,62.8mm)(38.4mm,66.2mm) on Top Overlay And Pad PT20-2(37.5mm,65.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (36.6mm,62.8mm)(36.6mm,66.2mm) on Top Overlay And Pad PT20-1(37.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (38.4mm,62.8mm)(38.4mm,66.2mm) on Top Overlay And Pad PT20-1(37.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (37mm,63.875mm)(38mm,63.875mm) on Top Overlay And Pad PT20-1(37.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (24.6mm,62.8mm)(24.6mm,66.2mm) on Top Overlay And Pad PT19-2(25.5mm,65.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (26.4mm,62.8mm)(26.4mm,66.2mm) on Top Overlay And Pad PT19-2(25.5mm,65.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (24.6mm,62.8mm)(24.6mm,66.2mm) on Top Overlay And Pad PT19-1(25.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (26.4mm,62.8mm)(26.4mm,66.2mm) on Top Overlay And Pad PT19-1(25.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (25mm,63.875mm)(26mm,63.875mm) on Top Overlay And Pad PT19-1(25.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (12.6mm,62.8mm)(12.6mm,66.2mm) on Top Overlay And Pad PT18-2(13.5mm,65.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (14.4mm,62.8mm)(14.4mm,66.2mm) on Top Overlay And Pad PT18-2(13.5mm,65.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (12.6mm,62.8mm)(12.6mm,66.2mm) on Top Overlay And Pad PT18-1(13.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (14.4mm,62.8mm)(14.4mm,66.2mm) on Top Overlay And Pad PT18-1(13.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (13mm,63.875mm)(14mm,63.875mm) on Top Overlay And Pad PT18-1(13.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (6.6mm,62.8mm)(6.6mm,66.2mm) on Top Overlay And Pad PT17-2(7.5mm,65.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (8.4mm,62.8mm)(8.4mm,66.2mm) on Top Overlay And Pad PT17-2(7.5mm,65.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (6.6mm,62.8mm)(6.6mm,66.2mm) on Top Overlay And Pad PT17-1(7.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (8.4mm,62.8mm)(8.4mm,66.2mm) on Top Overlay And Pad PT17-1(7.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (7mm,63.875mm)(8mm,63.875mm) on Top Overlay And Pad PT17-1(7.5mm,63.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (84.6mm,74.3mm)(84.6mm,77.7mm) on Top Overlay And Pad PT16-2(85.5mm,77.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (86.4mm,74.3mm)(86.4mm,77.7mm) on Top Overlay And Pad PT16-2(85.5mm,77.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (85mm,75.375mm)(86mm,75.375mm) on Top Overlay And Pad PT16-1(85.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (84.6mm,74.3mm)(84.6mm,77.7mm) on Top Overlay And Pad PT16-1(85.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (86.4mm,74.3mm)(86.4mm,77.7mm) on Top Overlay And Pad PT16-1(85.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (73.9mm,74.3mm)(73.9mm,77.7mm) on Top Overlay And Pad PT15-2(73mm,77.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (72.1mm,74.3mm)(72.1mm,77.7mm) on Top Overlay And Pad PT15-2(73mm,77.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (72.5mm,75.375mm)(73.5mm,75.375mm) on Top Overlay And Pad PT15-1(73mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (73.9mm,74.3mm)(73.9mm,77.7mm) on Top Overlay And Pad PT15-1(73mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (72.1mm,74.3mm)(72.1mm,77.7mm) on Top Overlay And Pad PT15-1(73mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (60.6mm,74.3mm)(60.6mm,77.7mm) on Top Overlay And Pad PT14-2(61.5mm,77.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (62.4mm,74.3mm)(62.4mm,77.7mm) on Top Overlay And Pad PT14-2(61.5mm,77.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (60.6mm,74.3mm)(60.6mm,77.7mm) on Top Overlay And Pad PT14-1(61.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (62.4mm,74.3mm)(62.4mm,77.7mm) on Top Overlay And Pad PT14-1(61.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (61mm,75.375mm)(62mm,75.375mm) on Top Overlay And Pad PT14-1(61.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (48.6mm,74.3mm)(48.6mm,77.7mm) on Top Overlay And Pad PT13-2(49.5mm,77.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (50.4mm,74.3mm)(50.4mm,77.7mm) on Top Overlay And Pad PT13-2(49.5mm,77.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (48.6mm,74.3mm)(48.6mm,77.7mm) on Top Overlay And Pad PT13-1(49.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (50.4mm,74.3mm)(50.4mm,77.7mm) on Top Overlay And Pad PT13-1(49.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (49mm,75.375mm)(50mm,75.375mm) on Top Overlay And Pad PT13-1(49.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (36.6mm,74.3mm)(36.6mm,77.7mm) on Top Overlay And Pad PT12-2(37.5mm,77.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (38.4mm,74.3mm)(38.4mm,77.7mm) on Top Overlay And Pad PT12-2(37.5mm,77.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (36.6mm,74.3mm)(36.6mm,77.7mm) on Top Overlay And Pad PT12-1(37.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (38.4mm,74.3mm)(38.4mm,77.7mm) on Top Overlay And Pad PT12-1(37.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (37mm,75.375mm)(38mm,75.375mm) on Top Overlay And Pad PT12-1(37.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (12.6mm,74.3mm)(12.6mm,77.7mm) on Top Overlay And Pad PT10-2(13.5mm,77.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (14.4mm,74.3mm)(14.4mm,77.7mm) on Top Overlay And Pad PT10-2(13.5mm,77.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (12.6mm,74.3mm)(12.6mm,77.7mm) on Top Overlay And Pad PT10-1(13.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (14.4mm,74.3mm)(14.4mm,77.7mm) on Top Overlay And Pad PT10-1(13.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (13mm,75.375mm)(14mm,75.375mm) on Top Overlay And Pad PT10-1(13.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (6.6mm,74.3mm)(6.6mm,77.7mm) on Top Overlay And Pad PT9-2(7.5mm,77.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (8.4mm,74.3mm)(8.4mm,77.7mm) on Top Overlay And Pad PT9-2(7.5mm,77.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (6.6mm,74.3mm)(6.6mm,77.7mm) on Top Overlay And Pad PT9-1(7.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (8.4mm,74.3mm)(8.4mm,77.7mm) on Top Overlay And Pad PT9-1(7.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (7mm,75.375mm)(8mm,75.375mm) on Top Overlay And Pad PT9-1(7.5mm,74.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (84.6mm,86.8mm)(84.6mm,90.2mm) on Top Overlay And Pad PT8-2(85.5mm,87.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (86.4mm,86.8mm)(86.4mm,90.2mm) on Top Overlay And Pad PT8-2(85.5mm,87.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (85mm,89.125mm)(86mm,89.125mm) on Top Overlay And Pad PT8-1(85.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (84.6mm,86.8mm)(84.6mm,90.2mm) on Top Overlay And Pad PT8-1(85.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (86.4mm,86.8mm)(86.4mm,90.2mm) on Top Overlay And Pad PT8-1(85.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (73.9mm,86.8mm)(73.9mm,90.2mm) on Top Overlay And Pad PT7-2(73mm,87.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (72.1mm,86.8mm)(72.1mm,90.2mm) on Top Overlay And Pad PT7-2(73mm,87.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (72.5mm,89.125mm)(73.5mm,89.125mm) on Top Overlay And Pad PT7-1(73mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (73.9mm,86.8mm)(73.9mm,90.2mm) on Top Overlay And Pad PT7-1(73mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (72.1mm,86.8mm)(72.1mm,90.2mm) on Top Overlay And Pad PT7-1(73mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (60.6mm,86.8mm)(60.6mm,90.2mm) on Top Overlay And Pad PT6-2(61.5mm,87.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (62.4mm,86.8mm)(62.4mm,90.2mm) on Top Overlay And Pad PT6-2(61.5mm,87.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (60.6mm,86.8mm)(60.6mm,90.2mm) on Top Overlay And Pad PT6-1(61.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (62.4mm,86.8mm)(62.4mm,90.2mm) on Top Overlay And Pad PT6-1(61.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (61mm,89.125mm)(62mm,89.125mm) on Top Overlay And Pad PT6-1(61.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (48.6mm,86.8mm)(48.6mm,90.2mm) on Top Overlay And Pad PT5-2(49.5mm,87.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (50.4mm,86.8mm)(50.4mm,90.2mm) on Top Overlay And Pad PT5-2(49.5mm,87.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (48.6mm,86.8mm)(48.6mm,90.2mm) on Top Overlay And Pad PT5-1(49.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (50.4mm,86.8mm)(50.4mm,90.2mm) on Top Overlay And Pad PT5-1(49.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (49mm,89.125mm)(50mm,89.125mm) on Top Overlay And Pad PT5-1(49.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (36.6mm,86.8mm)(36.6mm,90.2mm) on Top Overlay And Pad PT4-2(37.5mm,87.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (38.4mm,86.8mm)(38.4mm,90.2mm) on Top Overlay And Pad PT4-2(37.5mm,87.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (36.6mm,86.8mm)(36.6mm,90.2mm) on Top Overlay And Pad PT4-1(37.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (38.4mm,86.8mm)(38.4mm,90.2mm) on Top Overlay And Pad PT4-1(37.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (37mm,89.125mm)(38mm,89.125mm) on Top Overlay And Pad PT4-1(37.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (24.6mm,86.8mm)(24.6mm,90.2mm) on Top Overlay And Pad PT3-2(25.5mm,87.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (26.4mm,86.8mm)(26.4mm,90.2mm) on Top Overlay And Pad PT3-2(25.5mm,87.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (24.6mm,86.8mm)(24.6mm,90.2mm) on Top Overlay And Pad PT3-1(25.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (26.4mm,86.8mm)(26.4mm,90.2mm) on Top Overlay And Pad PT3-1(25.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (25mm,89.125mm)(26mm,89.125mm) on Top Overlay And Pad PT3-1(25.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (12.6mm,86.8mm)(12.6mm,90.2mm) on Top Overlay And Pad PT2-2(13.5mm,87.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (14.4mm,86.8mm)(14.4mm,90.2mm) on Top Overlay And Pad PT2-2(13.5mm,87.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (12.6mm,86.8mm)(12.6mm,90.2mm) on Top Overlay And Pad PT2-1(13.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (14.4mm,86.8mm)(14.4mm,90.2mm) on Top Overlay And Pad PT2-1(13.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (13mm,89.125mm)(14mm,89.125mm) on Top Overlay And Pad PT2-1(13.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (6.6mm,86.8mm)(6.6mm,90.2mm) on Top Overlay And Pad PT1-2(7.5mm,87.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (8.4mm,86.8mm)(8.4mm,90.2mm) on Top Overlay And Pad PT1-2(7.5mm,87.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (6.6mm,86.8mm)(6.6mm,90.2mm) on Top Overlay And Pad PT1-1(7.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Track (8.4mm,86.8mm)(8.4mm,90.2mm) on Top Overlay And Pad PT1-1(7.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Track (7mm,89.125mm)(8mm,89.125mm) on Top Overlay And Pad PT1-1(7.5mm,89.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,3.5mm)(4.575mm,3.5mm) on Top Overlay And Pad LED57-SDO(3.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,3.5mm)(4.425mm,5.5mm) on Top Overlay And Pad LED57-SDO(3.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,3.5mm)(4.425mm,5.5mm) on Top Overlay And Pad LED57-CKO(3.6mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,5.5mm)(4.575mm,5.5mm) on Top Overlay And Pad LED57-VCC(3.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,3.5mm)(4.425mm,5.5mm) on Top Overlay And Pad LED57-VCC(3.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,5.5mm)(4.575mm,5.5mm) on Top Overlay And Pad LED57-GND(5.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,3.5mm)(4.575mm,5.5mm) on Top Overlay And Pad LED57-GND(5.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,3.5mm)(4.575mm,5.5mm) on Top Overlay And Pad LED57-CKI(5.4mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,3.5mm)(4.575mm,3.5mm) on Top Overlay And Pad LED57-SDI(5.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,3.5mm)(4.575mm,5.5mm) on Top Overlay And Pad LED57-SDI(5.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,3.5mm)(16.575mm,3.5mm) on Top Overlay And Pad LED58-SDO(15.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,3.5mm)(16.425mm,5.5mm) on Top Overlay And Pad LED58-SDO(15.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,3.5mm)(16.425mm,5.5mm) on Top Overlay And Pad LED58-CKO(15.6mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,5.5mm)(16.575mm,5.5mm) on Top Overlay And Pad LED58-VCC(15.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,3.5mm)(16.425mm,5.5mm) on Top Overlay And Pad LED58-VCC(15.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,5.5mm)(16.575mm,5.5mm) on Top Overlay And Pad LED58-GND(17.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,3.5mm)(16.575mm,5.5mm) on Top Overlay And Pad LED58-GND(17.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,3.5mm)(16.575mm,5.5mm) on Top Overlay And Pad LED58-CKI(17.4mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,3.5mm)(16.575mm,3.5mm) on Top Overlay And Pad LED58-SDI(17.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,3.5mm)(16.575mm,5.5mm) on Top Overlay And Pad LED58-SDI(17.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,3.5mm)(28.575mm,3.5mm) on Top Overlay And Pad LED59-SDO(27.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,3.5mm)(28.425mm,5.5mm) on Top Overlay And Pad LED59-SDO(27.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,3.5mm)(28.425mm,5.5mm) on Top Overlay And Pad LED59-CKO(27.6mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,5.5mm)(28.575mm,5.5mm) on Top Overlay And Pad LED59-VCC(27.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,3.5mm)(28.425mm,5.5mm) on Top Overlay And Pad LED59-VCC(27.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,5.5mm)(28.575mm,5.5mm) on Top Overlay And Pad LED59-GND(29.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,3.5mm)(28.575mm,5.5mm) on Top Overlay And Pad LED59-GND(29.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,3.5mm)(28.575mm,5.5mm) on Top Overlay And Pad LED59-CKI(29.4mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,3.5mm)(28.575mm,3.5mm) on Top Overlay And Pad LED59-SDI(29.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,3.5mm)(28.575mm,5.5mm) on Top Overlay And Pad LED59-SDI(29.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,3.5mm)(40.575mm,3.5mm) on Top Overlay And Pad LED60-SDO(39.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,3.5mm)(40.425mm,5.5mm) on Top Overlay And Pad LED60-SDO(39.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,3.5mm)(40.425mm,5.5mm) on Top Overlay And Pad LED60-CKO(39.6mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,5.5mm)(40.575mm,5.5mm) on Top Overlay And Pad LED60-VCC(39.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,3.5mm)(40.425mm,5.5mm) on Top Overlay And Pad LED60-VCC(39.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,5.5mm)(40.575mm,5.5mm) on Top Overlay And Pad LED60-GND(41.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,3.5mm)(40.575mm,5.5mm) on Top Overlay And Pad LED60-GND(41.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,3.5mm)(40.575mm,5.5mm) on Top Overlay And Pad LED60-CKI(41.4mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,3.5mm)(40.575mm,3.5mm) on Top Overlay And Pad LED60-SDI(41.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,3.5mm)(40.575mm,5.5mm) on Top Overlay And Pad LED60-SDI(41.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,3.5mm)(52.575mm,3.5mm) on Top Overlay And Pad LED61-SDO(51.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,3.5mm)(52.425mm,5.5mm) on Top Overlay And Pad LED61-SDO(51.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,3.5mm)(52.425mm,5.5mm) on Top Overlay And Pad LED61-CKO(51.6mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,5.5mm)(52.575mm,5.5mm) on Top Overlay And Pad LED61-VCC(51.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,3.5mm)(52.425mm,5.5mm) on Top Overlay And Pad LED61-VCC(51.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,5.5mm)(52.575mm,5.5mm) on Top Overlay And Pad LED61-GND(53.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,3.5mm)(52.575mm,5.5mm) on Top Overlay And Pad LED61-GND(53.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,3.5mm)(52.575mm,5.5mm) on Top Overlay And Pad LED61-CKI(53.4mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,3.5mm)(52.575mm,3.5mm) on Top Overlay And Pad LED61-SDI(53.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,3.5mm)(52.575mm,5.5mm) on Top Overlay And Pad LED61-SDI(53.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,3.5mm)(64.575mm,3.5mm) on Top Overlay And Pad LED62-SDO(63.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,3.5mm)(64.425mm,5.5mm) on Top Overlay And Pad LED62-SDO(63.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,3.5mm)(64.425mm,5.5mm) on Top Overlay And Pad LED62-CKO(63.6mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,5.5mm)(64.575mm,5.5mm) on Top Overlay And Pad LED62-VCC(63.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,3.5mm)(64.425mm,5.5mm) on Top Overlay And Pad LED62-VCC(63.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,5.5mm)(64.575mm,5.5mm) on Top Overlay And Pad LED62-GND(65.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,3.5mm)(64.575mm,5.5mm) on Top Overlay And Pad LED62-GND(65.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,3.5mm)(64.575mm,5.5mm) on Top Overlay And Pad LED62-CKI(65.4mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,3.5mm)(64.575mm,3.5mm) on Top Overlay And Pad LED62-SDI(65.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,3.5mm)(64.575mm,5.5mm) on Top Overlay And Pad LED62-SDI(65.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,3.5mm)(76.075mm,3.5mm) on Top Overlay And Pad LED63-SDO(75.1mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,3.5mm)(75.925mm,5.5mm) on Top Overlay And Pad LED63-SDO(75.1mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,3.5mm)(75.925mm,5.5mm) on Top Overlay And Pad LED63-CKO(75.1mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,5.5mm)(76.075mm,5.5mm) on Top Overlay And Pad LED63-VCC(75.1mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,3.5mm)(75.925mm,5.5mm) on Top Overlay And Pad LED63-VCC(75.1mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,5.5mm)(76.075mm,5.5mm) on Top Overlay And Pad LED63-GND(76.9mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,3.5mm)(76.075mm,5.5mm) on Top Overlay And Pad LED63-GND(76.9mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,3.5mm)(76.075mm,5.5mm) on Top Overlay And Pad LED63-CKI(76.9mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,3.5mm)(76.075mm,3.5mm) on Top Overlay And Pad LED63-SDI(76.9mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,3.5mm)(76.075mm,5.5mm) on Top Overlay And Pad LED63-SDI(76.9mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,3.5mm)(88.575mm,3.5mm) on Top Overlay And Pad LED64-SDO(87.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,3.5mm)(88.425mm,5.5mm) on Top Overlay And Pad LED64-SDO(87.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,3.5mm)(88.425mm,5.5mm) on Top Overlay And Pad LED64-CKO(87.6mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,5.5mm)(88.575mm,5.5mm) on Top Overlay And Pad LED64-VCC(87.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,3.5mm)(88.425mm,5.5mm) on Top Overlay And Pad LED64-VCC(87.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,3.5mm)(88.575mm,5.5mm) on Top Overlay And Pad LED64-GND(89.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,5.5mm)(88.575mm,5.5mm) on Top Overlay And Pad LED64-GND(89.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,3.5mm)(88.575mm,5.5mm) on Top Overlay And Pad LED64-CKI(89.4mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,3.5mm)(88.575mm,5.5mm) on Top Overlay And Pad LED64-SDI(89.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,3.5mm)(88.575mm,3.5mm) on Top Overlay And Pad LED64-SDI(89.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,15.5mm)(88.575mm,17.5mm) on Top Overlay And Pad LED56-SDO(89.4mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,17.5mm)(88.575mm,17.5mm) on Top Overlay And Pad LED56-SDO(89.4mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,15.5mm)(88.575mm,17.5mm) on Top Overlay And Pad LED56-CKO(89.4mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,15.5mm)(88.575mm,17.5mm) on Top Overlay And Pad LED56-VCC(89.4mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,15.5mm)(88.575mm,15.5mm) on Top Overlay And Pad LED56-VCC(89.4mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,15.5mm)(88.575mm,15.5mm) on Top Overlay And Pad LED56-GND(87.6mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,15.5mm)(88.425mm,17.5mm) on Top Overlay And Pad LED56-GND(87.6mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,15.5mm)(88.425mm,17.5mm) on Top Overlay And Pad LED56-CKI(87.6mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,17.5mm)(88.575mm,17.5mm) on Top Overlay And Pad LED56-SDI(87.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,15.5mm)(88.425mm,17.5mm) on Top Overlay And Pad LED56-SDI(87.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,17.5mm)(76.075mm,17.5mm) on Top Overlay And Pad LED55-SDO(76.9mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,15.5mm)(76.075mm,17.5mm) on Top Overlay And Pad LED55-SDO(76.9mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,15.5mm)(76.075mm,17.5mm) on Top Overlay And Pad LED55-CKO(76.9mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,15.5mm)(76.075mm,15.5mm) on Top Overlay And Pad LED55-VCC(76.9mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,15.5mm)(76.075mm,17.5mm) on Top Overlay And Pad LED55-VCC(76.9mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,15.5mm)(76.075mm,15.5mm) on Top Overlay And Pad LED55-GND(75.1mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,15.5mm)(75.925mm,17.5mm) on Top Overlay And Pad LED55-GND(75.1mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,15.5mm)(75.925mm,17.5mm) on Top Overlay And Pad LED55-CKI(75.1mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,17.5mm)(76.075mm,17.5mm) on Top Overlay And Pad LED55-SDI(75.1mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,15.5mm)(75.925mm,17.5mm) on Top Overlay And Pad LED55-SDI(75.1mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,17.5mm)(64.575mm,17.5mm) on Top Overlay And Pad LED54-SDO(65.4mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,15.5mm)(64.575mm,17.5mm) on Top Overlay And Pad LED54-SDO(65.4mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,15.5mm)(64.575mm,17.5mm) on Top Overlay And Pad LED54-CKO(65.4mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,15.5mm)(64.575mm,15.5mm) on Top Overlay And Pad LED54-VCC(65.4mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,15.5mm)(64.575mm,17.5mm) on Top Overlay And Pad LED54-VCC(65.4mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,15.5mm)(64.575mm,15.5mm) on Top Overlay And Pad LED54-GND(63.6mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,15.5mm)(64.425mm,17.5mm) on Top Overlay And Pad LED54-GND(63.6mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,15.5mm)(64.425mm,17.5mm) on Top Overlay And Pad LED54-CKI(63.6mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,17.5mm)(64.575mm,17.5mm) on Top Overlay And Pad LED54-SDI(63.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,15.5mm)(64.425mm,17.5mm) on Top Overlay And Pad LED54-SDI(63.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
Rule Violations :454

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:00