// Seed: 2466016665
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input wire id_2
);
  module_2 modCall_1 ();
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wand id_3,
    output supply0 id_4,
    output logic id_5
    , id_9,
    output uwire id_6,
    output supply0 id_7
);
  always id_5 <= -1 !=? id_9;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1
  );
endmodule
module module_2;
  logic id_1;
  ;
  assign module_3.id_2 = 0;
  wire id_2;
  assign module_0.id_1 = 0;
endmodule
module module_3 #(
    parameter id_1 = 32'd35,
    parameter id_2 = 32'd33
) (
    _id_1,
    _id_2[id_2-{1'b0, -1, -1'b0, -1, ~id_2} : id_1]
);
  input logic [7:0] _id_2;
  inout wire _id_1;
  assign id_1 = id_1;
  module_2 modCall_1 ();
endmodule
