static T_1 F_1 ( struct V_1 * V_2 )\r\n{\r\nunsigned long V_3 ;\r\nT_2 V_4 , V_5 ;\r\nF_2 ( V_3 ) ;\r\ndo {\r\nV_5 = F_3 ( V_6 + F_4 ( 1 , V_7 ) ) ;\r\nV_4 = F_3 ( V_6 + F_4 ( 0 , V_7 ) ) ;\r\n} while ( V_5 != F_3 ( V_6 + F_4 ( 1 , V_7 ) ) );\r\nF_5 ( V_3 ) ;\r\nreturn ( V_5 << 16 ) | V_4 ;\r\n}\r\nstatic T_1 F_6 ( struct V_1 * V_2 )\r\n{\r\nreturn F_3 ( V_6 + F_4 ( 0 , V_7 ) ) ;\r\n}\r\nstatic struct V_8 * F_7 ( struct V_9 * V_10 )\r\n{\r\nreturn F_8 ( V_10 , struct V_8 , V_10 ) ;\r\n}\r\nstatic void F_9 ( enum V_11 V_12 , struct V_9 * V_13 )\r\n{\r\nstruct V_8 * V_14 = F_7 ( V_13 ) ;\r\nvoid T_3 * V_15 = V_14 -> V_15 ;\r\nif ( V_14 -> V_10 . V_16 == V_17\r\n|| V_14 -> V_10 . V_16 == V_18 ) {\r\nF_10 ( 0xff , V_15 + F_4 ( 2 , V_19 ) ) ;\r\nF_10 ( V_20 , V_15 + F_4 ( 2 , V_21 ) ) ;\r\nF_11 ( V_14 -> V_22 ) ;\r\n}\r\nswitch ( V_12 ) {\r\ncase V_17 :\r\nF_12 ( V_14 -> V_22 ) ;\r\nF_10 ( V_23\r\n| V_24 | V_25 ,\r\nV_15 + F_4 ( 2 , V_26 ) ) ;\r\nF_10 ( ( 32768 + V_27 / 2 ) / V_27 , V_6 + F_4 ( 2 , V_28 ) ) ;\r\nF_10 ( V_29 , V_15 + F_4 ( 2 , V_30 ) ) ;\r\nF_10 ( V_31 | V_32 ,\r\nV_15 + F_4 ( 2 , V_21 ) ) ;\r\nbreak;\r\ncase V_18 :\r\nF_12 ( V_14 -> V_22 ) ;\r\nF_10 ( V_23 | V_33\r\n| V_24 | V_25 ,\r\nV_15 + F_4 ( 2 , V_26 ) ) ;\r\nF_10 ( V_29 , V_15 + F_4 ( 2 , V_30 ) ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nstatic int F_13 ( unsigned long V_34 , struct V_9 * V_13 )\r\n{\r\nF_10 ( V_34 , V_6 + F_4 ( 2 , V_28 ) ) ;\r\nF_10 ( V_31 | V_32 ,\r\nV_6 + F_4 ( 2 , V_21 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_4 F_14 ( int V_35 , void * V_36 )\r\n{\r\nstruct V_8 * V_37 = V_36 ;\r\nunsigned int V_38 ;\r\nV_38 = F_3 ( V_37 -> V_15 + F_4 ( 2 , V_39 ) ) ;\r\nif ( V_38 & V_29 ) {\r\nV_37 -> V_10 . V_40 ( & V_37 -> V_10 ) ;\r\nreturn V_41 ;\r\n}\r\nreturn V_42 ;\r\n}\r\nstatic void T_5 F_15 ( struct V_43 * V_44 , int V_45 )\r\n{\r\nstruct V_22 * V_46 = V_44 -> V_22 [ 2 ] ;\r\nint V_35 = V_44 -> V_35 [ 2 ] ;\r\nV_10 . V_15 = V_44 -> V_15 ;\r\nV_10 . V_22 = V_46 ;\r\nV_47 . V_48 = & V_10 ;\r\nV_23 = V_45 ;\r\nV_10 . V_10 . V_49 = F_16 ( 0 ) ;\r\nF_17 ( & V_10 . V_10 , 32768 , 1 , 0xffff ) ;\r\nF_18 ( V_35 , & V_47 ) ;\r\n}\r\nstatic void T_5 F_15 ( struct V_43 * V_44 , int V_45 )\r\n{\r\n}\r\nstatic void T_5 F_19 ( struct V_43 * V_44 , int V_50 )\r\n{\r\nF_10 ( V_50\r\n| V_24\r\n| V_51\r\n| V_52\r\n| V_53 ,\r\nV_6 + F_4 ( 0 , V_26 ) ) ;\r\nF_10 ( 0x0000 , V_6 + F_4 ( 0 , V_54 ) ) ;\r\nF_10 ( 0x8000 , V_6 + F_4 ( 0 , V_28 ) ) ;\r\nF_10 ( 0xff , V_6 + F_4 ( 0 , V_19 ) ) ;\r\nF_10 ( V_31 , V_6 + F_4 ( 0 , V_21 ) ) ;\r\nF_10 ( V_55\r\n| V_24\r\n| V_51 ,\r\nV_6 + F_4 ( 1 , V_26 ) ) ;\r\nF_10 ( 0xff , V_6 + F_4 ( 1 , V_19 ) ) ;\r\nF_10 ( V_31 , V_6 + F_4 ( 1 , V_21 ) ) ;\r\nF_10 ( V_56 , V_6 + V_57 ) ;\r\nF_10 ( V_58 , V_6 + V_59 ) ;\r\n}\r\nstatic void T_5 F_20 ( struct V_43 * V_44 , int V_50 )\r\n{\r\nF_10 ( V_50\r\n| V_24\r\n| V_51 ,\r\nV_6 + F_4 ( 0 , V_26 ) ) ;\r\nF_10 ( 0xff , V_6 + F_4 ( 0 , V_19 ) ) ;\r\nF_10 ( V_31 , V_6 + F_4 ( 0 , V_21 ) ) ;\r\nF_10 ( V_58 , V_6 + V_59 ) ;\r\n}\r\nstatic int T_5 F_21 ( void )\r\n{\r\nstatic char V_60 [] V_61\r\n= V_62 L_1 ;\r\nstruct V_63 * V_64 ;\r\nstruct V_43 * V_44 ;\r\nstruct V_22 * V_65 ;\r\nT_2 V_66 , V_67 = 0 ;\r\nint V_68 = - 1 ;\r\nint V_45 = - 1 ;\r\nint V_69 ;\r\nV_44 = F_22 ( V_70 , V_71 . V_72 ) ;\r\nif ( ! V_44 ) {\r\nF_23 ( L_2 ) ;\r\nreturn - V_73 ;\r\n}\r\nV_6 = V_44 -> V_15 ;\r\nV_64 = V_44 -> V_64 ;\r\nV_65 = V_44 -> V_22 [ 0 ] ;\r\nF_12 ( V_65 ) ;\r\nV_66 = ( T_2 ) F_24 ( V_65 ) ;\r\nfor ( V_69 = 0 ; V_69 < 5 ; V_69 ++ ) {\r\nunsigned V_74 = V_75 [ V_69 ] ;\r\nunsigned V_76 ;\r\nif ( ! V_74 ) {\r\nV_45 = V_69 ;\r\ncontinue;\r\n}\r\nV_76 = V_66 / V_74 ;\r\nF_23 ( L_3 , V_66 , V_74 , V_69 , V_76 ) ;\r\nif ( V_68 > 0 ) {\r\nif ( V_76 < 5 * 1000 * 1000 )\r\ncontinue;\r\n}\r\nV_67 = V_76 ;\r\nV_68 = V_69 ;\r\n}\r\nF_25 ( V_60 , V_71 . V_72 , V_70 ,\r\nV_67 / 1000000 ,\r\n( ( V_67 + 500000 ) % 1000000 ) / 1000 ) ;\r\nif ( V_44 -> V_77 && V_44 -> V_77 -> V_78 == 32 ) {\r\nV_71 . V_79 = F_6 ;\r\nF_20 ( V_44 , V_68 ) ;\r\n} else {\r\nF_12 ( V_44 -> V_22 [ 1 ] ) ;\r\nF_19 ( V_44 , V_68 ) ;\r\n}\r\nF_26 ( & V_71 , V_67 ) ;\r\nF_15 ( V_44 , V_45 ) ;\r\nreturn 0 ;\r\n}
