#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Apr 10 17:11:42 2024
# Process ID: 1568
# Current directory: C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1728 C:\Users\du.kad\Desktop\EECE4632FinalProject\Vivado_Guitar_Effects\Vivado_Guitar_Effects.xpr
# Log file: C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/vivado.log
# Journal file: C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects\vivado.jou
# Running On: WFXB07B250A366D, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 8, Host memory: 16881 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/du.kad/Desktop/EECE4632FinalProject/guitar_effects_cpp'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'guitar_effects_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
guitar_effects_design_guitar_effects_0_21

open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.250 ; gain = 325.926
update_compile_order -fileset sources_1
open_bd_design {C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.srcs/sources_1/bd/guitar_effects_design/guitar_effects_design.bd}
Reading block design file <C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.srcs/sources_1/bd/guitar_effects_design/guitar_effects_design.bd>...
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:hls:guitar_effects:1.0 - guitar_effects_0
Successfully read diagram <guitar_effects_design> from block design file <C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.srcs/sources_1/bd/guitar_effects_design/guitar_effects_design.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1653.105 ; gain = 15.711
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_dma_M_AXIS_MM2S] [get_bd_intf_nets guitar_effects_0_OUTPUT_r] [get_bd_cells guitar_effects_0]
delete_bd_objs [get_bd_intf_nets axi_dma_M_AXI_MM2S] [get_bd_intf_nets axi_mem_intercon_1_M00_AXI] [get_bd_cells axi_mem_intercon_1]
delete_bd_objs [get_bd_intf_nets axi_dma_M_AXI_S2MM] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells axi_dma]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
save_bd_design
Wrote  : <C:\Users\du.kad\Desktop\EECE4632FinalProject\Vivado_Guitar_Effects\Vivado_Guitar_Effects.srcs\sources_1\bd\guitar_effects_design\guitar_effects_design.bd> 
Wrote  : <C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.srcs/sources_1/bd/guitar_effects_design/ui/bd_aa970370.ui> 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/du.kad/Desktop/EECE4632FinalProject/guitar_effects_cpp/Guitar_Effects/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/du.kad/Desktop/EECE4632FinalProject/guitar_effects_cpp'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:guitar_effects:1.0 guitar_effects_0
endgroup
set_property location {1.5 66 647} [get_bd_cells guitar_effects_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] guitar_effects_design_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] guitar_effects_design_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property location {2 211 442} [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
connect_bd_intf_net [get_bd_intf_pins guitar_effects_0/m_axi_gmem] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/du.kad/Desktop/EECE4632FinalProject/Wah_coeffs.coe' provided. It will be converted relative to IP Instance files '../../../../../Wah_coeffs.coe'
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/du.kad/Desktop/EECE4632FinalProject/Wah_coeffs.coe} CONFIG.Port_A_Write_Rate {0}] [get_bd_cells axi_bram_ctrl_0_bram]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/du.kad/Desktop/EECE4632FinalProject/Wah_coeffs.coe' provided. It will be converted relative to IP Instance files '../../../../../../../Wah_coeffs.coe'
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x41E0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 512M ]>.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/guitar_effects_0/Data_m_axi_gmem' at <0xC000_0000 [ 8K ]>.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/guitar_effects_0/s_axi_control_r} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins guitar_effects_0/s_axi_control_r]
Slave segment '/guitar_effects_0/s_axi_control_r/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP2} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
WARNING: [BD 41-1743] Cannot assign slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' into address space '/axi_dma_0/Data_S2MM' because no valid addressing path exists. The addressing path from slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' to address space '/axi_dma_0/Data_S2MM' has no free apertures. This assignment will be automatically excluded.
WARNING: [BD 41-1743] Cannot assign slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' into address space '/axi_dma_0/Data_MM2S' because no valid addressing path exists. The addressing path from slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' to address space '/axi_dma_0/Data_MM2S' has no free apertures. This assignment will be automatically excluded.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP2} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/guitar_effects_0/s_axi_control_r} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins guitar_effects_0/s_axi_control_r]'
INFO: [Common 17-17] undo 'startgroup'
set_property location {1 74 623} [get_bd_cells axi_dma_0]
connect_bd_intf_net [get_bd_intf_pins guitar_effects_0/INPUT_r] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins guitar_effects_0/OUTPUT_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/guitar_effects_0/s_axi_control_r} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins guitar_effects_0/s_axi_control_r]
Slave segment '/guitar_effects_0/s_axi_control_r/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP2} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
WARNING: [BD 41-1743] Cannot assign slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' into address space '/axi_dma_0/Data_S2MM' because no valid addressing path exists. The addressing path from slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' to address space '/axi_dma_0/Data_S2MM' has no free apertures. This assignment will be automatically excluded.
WARNING: [BD 41-1743] Cannot assign slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' into address space '/axi_dma_0/Data_MM2S' because no valid addressing path exists. The addressing path from slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' to address space '/axi_dma_0/Data_MM2S' has no free apertures. This assignment will be automatically excluded.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
endgroup
save_bd_design
Wrote  : <C:\Users\du.kad\Desktop\EECE4632FinalProject\Vivado_Guitar_Effects\Vivado_Guitar_Effects.srcs\sources_1\bd\guitar_effects_design\guitar_effects_design.bd> 
Wrote  : <C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.srcs/sources_1/bd/guitar_effects_design/ui/bd_aa970370.ui> 
make_wrapper -files [get_files C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.srcs/sources_1/bd/guitar_effects_design/guitar_effects_design.bd] -top
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is excluded from all addressing paths.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_100M'
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_100M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_100M'
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
Wrote  : <C:\Users\du.kad\Desktop\EECE4632FinalProject\Vivado_Guitar_Effects\Vivado_Guitar_Effects.srcs\sources_1\bd\guitar_effects_design\guitar_effects_design.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to pin: '/axi_mem_intercon/M01_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_WID'(6) to pin: '/axi_mem_intercon/M01_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to pin: '/axi_mem_intercon/M01_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/synth/guitar_effects_design.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to pin: '/axi_mem_intercon/M01_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_WID'(6) to pin: '/axi_mem_intercon/M01_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to pin: '/axi_mem_intercon/M01_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/sim/guitar_effects_design.v
Verilog Output written to : c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/hdl/guitar_effects_design_wrapper.v
make_wrapper: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2179.820 ; gain = 216.297
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.srcs/utils_1/imports/synth_1/guitar_effects_design_wrapper.dcp with file C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/synth_1/guitar_effects_design_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'guitar_effects_design.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to pin: '/axi_mem_intercon/M01_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_WID'(6) to pin: '/axi_mem_intercon/M01_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to pin: '/axi_mem_intercon/M01_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/synth/guitar_effects_design.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to pin: '/axi_mem_intercon/M01_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_WID'(6) to pin: '/axi_mem_intercon/M01_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to pin: '/axi_mem_intercon/M01_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/sim/guitar_effects_design.v
Verilog Output written to : c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/hdl/guitar_effects_design_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP2'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_22/hdl/verilog/guitar_effects_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R.dat
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
ERROR: [BD 41-1030] Generation failed for the IP Integrator block guitar_effects_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_auto_us_1/guitar_effects_design_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_auto_us_2/guitar_effects_design_auto_us_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_auto_pc_3/guitar_effects_design_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_auto_pc_4/guitar_effects_design_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_auto_pc_5/guitar_effects_design_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/hw_handoff/guitar_effects_design.hwh
Generated Hardware Definition File c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/synth/guitar_effects_design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP guitar_effects_design_auto_pc_5, cache-ID = 42ad08fd9091ea99; cache size = 153.755 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP guitar_effects_design_rst_ps7_0_100M_2, cache-ID = 3e769be0b73e4f4b; cache size = 153.755 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
launch_runs impl_1 -to_step write_bitstream -jobs 16
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_22/hdl/verilog/guitar_effects_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R.dat
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
ERROR: [BD 41-1030] Generation failed for the IP Integrator block guitar_effects_0 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
exec subst V: C://Users/du.kad/Desktop/EECE4632FinalProject/
Path not found - C://Users/du.kad/Desktop/EECE4632FinalProject/
child process exited abnormally
exec subst V: C://Users/du.kad/Desktop/EECE4632FinalProject
exec subst V: C://Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/
Path not found - C://Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/
child process exited abnormally
launch_runs impl_1 -to_step write_bitstream -jobs 16
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_22/hdl/verilog/guitar_effects_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R.dat
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
ERROR: [BD 41-1030] Generation failed for the IP Integrator block guitar_effects_0 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
exec subst V: C://Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/
Path not found - C://Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/
child process exited abnormally
dir
WARNING: [Common 17-259] Unknown Tcl command 'dir' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
 Volume in drive C is OSDisk
 Volume Serial Number is 96E0-9125

 Directory of c:\Users\du.kad\Desktop\EECE4632FinalProject\Vivado_Guitar_Effects

04/10/2024  05:11 PM    <DIR>          .
04/10/2024  05:11 PM    <DIR>          ..
04/10/2024  05:24 PM    <DIR>          .Xil
04/03/2024  04:21 PM         4,045,689 guitar_effects_design_wrapper.bit
04/03/2024  04:17 PM           357,257 guitar_effects_design_wrapper.hwh
04/03/2024  04:17 PM            14,183 guitar_effects_design_wrapper.tcl
03/27/2024  05:31 PM    <DIR>          NA
04/10/2024  05:28 PM             6,998 vivado.jou
04/10/2024  05:28 PM            37,806 vivado.log
03/27/2024  07:55 PM            16,848 vivado_15216.backup.jou
03/27/2024  08:12 PM           144,685 vivado_15216.backup.log
04/01/2024  04:32 PM             6,979 vivado_26856.backup.jou
04/01/2024  04:51 PM            38,458 vivado_26856.backup.log
04/03/2024  04:17 PM             4,094 vivado_26876.backup.jou
04/10/2024  02:33 PM            22,735 vivado_26876.backup.log
04/10/2024  05:08 PM             1,197 vivado_6232.backup.jou
04/10/2024  05:08 PM             5,112 vivado_6232.backup.log
04/10/2024  05:11 PM    <DIR>          Vivado_Guitar_Effects.cache
04/10/2024  05:11 PM    <DIR>          Vivado_Guitar_Effects.gen
04/10/2024  05:11 PM    <DIR>          Vivado_Guitar_Effects.hw
04/10/2024  05:11 PM    <DIR>          Vivado_Guitar_Effects.ip_user_files
04/10/2024  05:24 PM    <DIR>          Vivado_Guitar_Effects.runs
04/10/2024  05:11 PM    <DIR>          Vivado_Guitar_Effects.sim
04/10/2024  05:11 PM    <DIR>          Vivado_Guitar_Effects.srcs
04/10/2024  05:24 PM            15,928 Vivado_Guitar_Effects.xpr
04/10/2024  05:28 PM            76,965 vivado_pid1568.str
04/10/2024  02:33 PM            91,890 vivado_pid26856.str
04/10/2024  02:33 PM            32,940 vivado_pid26876.str
04/10/2024  05:08 PM             9,627 vivado_pid6232.str
              18 File(s)      4,929,391 bytes
              11 Dir(s)  157,682,368,512 bytes free
exec subst V: ..
Drive already SUBSTed
child process exited abnormally
exec subst V: /
Invalid parameter - /
child process exited abnormally
exec subst V: C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/
Path not found - C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/
child process exited abnormally
exec subst V: dir
Path not found - dir
child process exited abnormally
dir
WARNING: [Common 17-259] Unknown Tcl command 'dir' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
 Volume in drive C is OSDisk
 Volume Serial Number is 96E0-9125

 Directory of c:\Users\du.kad\Desktop\EECE4632FinalProject\Vivado_Guitar_Effects

04/10/2024  05:11 PM    <DIR>          .
04/10/2024  05:11 PM    <DIR>          ..
04/10/2024  05:24 PM    <DIR>          .Xil
04/03/2024  04:21 PM         4,045,689 guitar_effects_design_wrapper.bit
04/03/2024  04:17 PM           357,257 guitar_effects_design_wrapper.hwh
04/03/2024  04:17 PM            14,183 guitar_effects_design_wrapper.tcl
03/27/2024  05:31 PM    <DIR>          NA
04/10/2024  05:28 PM             6,998 vivado.jou
04/10/2024  05:28 PM            37,806 vivado.log
03/27/2024  07:55 PM            16,848 vivado_15216.backup.jou
03/27/2024  08:12 PM           144,685 vivado_15216.backup.log
04/01/2024  04:32 PM             6,979 vivado_26856.backup.jou
04/01/2024  04:51 PM            38,458 vivado_26856.backup.log
04/03/2024  04:17 PM             4,094 vivado_26876.backup.jou
04/10/2024  02:33 PM            22,735 vivado_26876.backup.log
04/10/2024  05:08 PM             1,197 vivado_6232.backup.jou
04/10/2024  05:08 PM             5,112 vivado_6232.backup.log
04/10/2024  05:11 PM    <DIR>          Vivado_Guitar_Effects.cache
04/10/2024  05:11 PM    <DIR>          Vivado_Guitar_Effects.gen
04/10/2024  05:11 PM    <DIR>          Vivado_Guitar_Effects.hw
04/10/2024  05:11 PM    <DIR>          Vivado_Guitar_Effects.ip_user_files
04/10/2024  05:24 PM    <DIR>          Vivado_Guitar_Effects.runs
04/10/2024  05:11 PM    <DIR>          Vivado_Guitar_Effects.sim
04/10/2024  05:11 PM    <DIR>          Vivado_Guitar_Effects.srcs
04/10/2024  05:24 PM            15,928 Vivado_Guitar_Effects.xpr
04/10/2024  05:28 PM            76,965 vivado_pid1568.str
04/10/2024  02:33 PM            91,890 vivado_pid26856.str
04/10/2024  02:33 PM            32,940 vivado_pid26876.str
04/10/2024  05:08 PM             9,627 vivado_pid6232.str
              18 File(s)      4,929,391 bytes
              11 Dir(s)  157,682,249,728 bytes free
exec subst V: /
Invalid parameter - /
child process exited abnormally
exec subst V: .
Drive already SUBSTed
child process exited abnormally
launch_runs impl_1 -to_step write_bitstream -jobs 16
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_22/hdl/verilog/guitar_effects_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R.dat
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
ERROR: [BD 41-1030] Generation failed for the IP Integrator block guitar_effects_0 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
launch_runs impl_1 -to_step write_bitstream -jobs 16
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_22/hdl/verilog/guitar_effects_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R.dat
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
ERROR: [BD 41-1030] Generation failed for the IP Integrator block guitar_effects_0 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
set_property name GE [get_bd_cells guitar_effects_0]
save_bd_design
Wrote  : <C:\Users\du.kad\Desktop\EECE4632FinalProject\Vivado_Guitar_Effects\Vivado_Guitar_Effects.srcs\sources_1\bd\guitar_effects_design\guitar_effects_design.bd> 
Wrote  : <C:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.srcs/sources_1/bd/guitar_effects_design/ui/bd_aa970370.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is excluded from all addressing paths.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /rst_ps7_0_100M'
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_100M'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /rst_ps7_0_100M'
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM from address space /axi_dma_0/Data_S2MM.
Wrote  : <C:\Users\du.kad\Desktop\EECE4632FinalProject\Vivado_Guitar_Effects\Vivado_Guitar_Effects.srcs\sources_1\bd\guitar_effects_design\guitar_effects_design.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to pin: '/axi_mem_intercon/M01_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_WID'(6) to pin: '/axi_mem_intercon/M01_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to pin: '/axi_mem_intercon/M01_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/synth/guitar_effects_design.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m01_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m01_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to pin: '/axi_mem_intercon/M01_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_WID'(6) to pin: '/axi_mem_intercon/M01_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to pin: '/axi_mem_intercon/M01_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/sim/guitar_effects_design.v
Verilog Output written to : c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/hdl/guitar_effects_design_wrapper.v
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_22/hdl/verilog/guitar_effects_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R.dat
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
ERROR: [BD 41-1030] Generation failed for the IP Integrator block GE 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_auto_us_0/guitar_effects_design_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_auto_us_1/guitar_effects_design_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_auto_pc_0/guitar_effects_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_auto_pc_1/guitar_effects_design_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_auto_pc_2/guitar_effects_design_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/hw_handoff/guitar_effects_design.hwh
Generated Hardware Definition File c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/synth/guitar_effects_design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP guitar_effects_design_auto_pc_2, cache-ID = 42ad08fd9091ea99; cache size = 153.755 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 17:36:54 2024...
