# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab-6-DSD-ManuelSandoz.srcs/sources_1/new/SlowClock.v" \
"../../../../Lab-6-DSD-ManuelSandoz.srcs/sources_1/new/counter.v" \
"../../../../Lab-6-DSD-ManuelSandoz.srcs/sources_1/new/fsm.v" \
"../../../../Lab-6-DSD-ManuelSandoz.srcs/sources_1/new/top_module.v" \
"../../../../Lab-6-DSD-ManuelSandoz.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
