Analysis & Synthesis report for Squares
Wed Dec 22 15:53:52 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd|count
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i3t1:auto_generated
 18. Source assignments for squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 19. Source assignments for squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 20. Source assignments for squares:mysquares|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 21. Source assignments for squares:mysquares|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 22. Parameter Settings for User Entity Instance: squares:mysquares|coordinator:coordinator_0|auto_square:square1
 23. Parameter Settings for User Entity Instance: squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square
 24. Parameter Settings for User Entity Instance: squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square|bouncing_line:l1
 25. Parameter Settings for User Entity Instance: squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square|bouncing_line:l2
 26. Parameter Settings for User Entity Instance: squares:mysquares|coordinator:coordinator_0|keyboard_square:ks
 27. Parameter Settings for User Entity Instance: squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd
 28. Parameter Settings for User Entity Instance: squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|bouncing_square:square
 29. Parameter Settings for User Entity Instance: squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|bouncing_square:square|bouncing_line:l1
 30. Parameter Settings for User Entity Instance: squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|bouncing_square:square|bouncing_line:l2
 31. Parameter Settings for User Entity Instance: squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0
 32. Parameter Settings for User Entity Instance: squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 33. Parameter Settings for User Entity Instance: squares:mysquares|squares_pll_0:pll_0|altera_pll:altera_pll_i
 34. Parameter Settings for User Entity Instance: squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i
 35. Parameter Settings for User Entity Instance: squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0
 36. Parameter Settings for User Entity Instance: squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing
 37. Parameter Settings for User Entity Instance: squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:coordinator_0_avalon_master_translator
 38. Parameter Settings for User Entity Instance: squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 39. Parameter Settings for User Entity Instance: squares:mysquares|altera_reset_controller:rst_controller
 40. Parameter Settings for User Entity Instance: squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Parameter Settings for User Entity Instance: squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Parameter Settings for User Entity Instance: squares:mysquares|altera_reset_controller:rst_controller_001
 43. Parameter Settings for User Entity Instance: squares:mysquares|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Parameter Settings for User Entity Instance: squares:mysquares|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. altsyncram Parameter Settings by Entity Instance
 46. Port Connectivity Checks: "squares:mysquares|altera_reset_controller:rst_controller_001"
 47. Port Connectivity Checks: "squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 48. Port Connectivity Checks: "squares:mysquares|altera_reset_controller:rst_controller"
 49. Port Connectivity Checks: "squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
 50. Port Connectivity Checks: "squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:coordinator_0_avalon_master_translator"
 51. Port Connectivity Checks: "squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"
 52. Port Connectivity Checks: "squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0"
 53. Port Connectivity Checks: "squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i"
 54. Port Connectivity Checks: "squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll"
 55. Port Connectivity Checks: "squares:mysquares|squares_video_pll_0:video_pll_0"
 56. Port Connectivity Checks: "squares:mysquares|squares_pll_0:pll_0|altera_pll:altera_pll_i"
 57. Port Connectivity Checks: "squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0"
 58. Port Connectivity Checks: "squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd"
 59. Port Connectivity Checks: "squares:mysquares|coordinator:coordinator_0|keyboard_square:ks"
 60. Port Connectivity Checks: "squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square"
 61. Port Connectivity Checks: "squares:mysquares"
 62. Post-Synthesis Netlist Statistics for Top Partition
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Messages
 65. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Dec 22 15:53:52 2021       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; Squares                                     ;
; Top-level Entity Name           ; Squares                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 325                                         ;
; Total pins                      ; 103                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 8,192                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Squares            ; Squares            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                                                      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                          ; Library ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Squares.v                                                                                                                                             ; yes             ; User Verilog HDL File                  ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v                                                            ;         ;
; keyboard_press_driver.v                                                                                                                               ; yes             ; User Verilog HDL File                  ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_press_driver.v                                              ;         ;
; hextoseg.v                                                                                                                                            ; yes             ; User Verilog HDL File                  ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/hextoseg.v                                                           ;         ;
; square.v                                                                                                                                              ; yes             ; User Verilog HDL File                  ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v                                                             ;         ;
; keyboard_inner_driver.v                                                                                                                               ; yes             ; User Verilog HDL File                  ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_inner_driver.v                                              ;         ;
; keyboard_controller.v                                                                                                                                 ; yes             ; User Verilog HDL File                  ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_controller.v                                                ;         ;
; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v                                              ; yes             ; Auto-Found Verilog HDL File            ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v                                              ; squares ;
; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_merlin_master_translator.sv          ; yes             ; Auto-Found SystemVerilog HDL File      ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_merlin_master_translator.sv          ; squares ;
; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_merlin_slave_translator.sv           ; yes             ; Auto-Found SystemVerilog HDL File      ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_merlin_slave_translator.sv           ; squares ;
; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_controller.v                   ; yes             ; Auto-Found Verilog HDL File            ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_controller.v                   ; squares ;
; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_synchronizer.v                 ; yes             ; Auto-Found Verilog HDL File            ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_synchronizer.v                 ; squares ;
; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_up_avalon_reset_from_locked_signal.v ; yes             ; Auto-Found Verilog HDL File            ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_up_avalon_reset_from_locked_signal.v ; squares ;
; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v         ; yes             ; Auto-Found Verilog HDL File            ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v         ; squares ;
; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v                               ; yes             ; Auto-Found Verilog HDL File            ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v                               ; squares ;
; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_mm_interconnect_0.v                 ; yes             ; Auto-Found Verilog HDL File            ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_mm_interconnect_0.v                 ; squares ;
; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_onchip_memory2_0.v                  ; yes             ; Auto-Found Verilog HDL File            ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_onchip_memory2_0.v                  ; squares ;
; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_pll_0.v                             ; yes             ; Auto-Found Verilog HDL File            ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_pll_0.v                             ; squares ;
; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0.v                       ; yes             ; Auto-Found Verilog HDL File            ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0.v                       ; squares ;
; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0_video_pll.v             ; yes             ; Auto-Found Verilog HDL File            ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0_video_pll.v             ; squares ;
; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_vga_controller_0.v            ; yes             ; Auto-Found Verilog HDL File            ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_vga_controller_0.v            ; squares ;
; altsyncram.tdf                                                                                                                                        ; yes             ; Megafunction                           ; /media/kasia/fpga/quartus/libraries/megafunctions/altsyncram.tdf                                                                                      ;         ;
; stratix_ram_block.inc                                                                                                                                 ; yes             ; Megafunction                           ; /media/kasia/fpga/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                               ;         ;
; lpm_mux.inc                                                                                                                                           ; yes             ; Megafunction                           ; /media/kasia/fpga/quartus/libraries/megafunctions/lpm_mux.inc                                                                                         ;         ;
; lpm_decode.inc                                                                                                                                        ; yes             ; Megafunction                           ; /media/kasia/fpga/quartus/libraries/megafunctions/lpm_decode.inc                                                                                      ;         ;
; aglobal191.inc                                                                                                                                        ; yes             ; Megafunction                           ; /media/kasia/fpga/quartus/libraries/megafunctions/aglobal191.inc                                                                                      ;         ;
; a_rdenreg.inc                                                                                                                                         ; yes             ; Megafunction                           ; /media/kasia/fpga/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                       ;         ;
; altrom.inc                                                                                                                                            ; yes             ; Megafunction                           ; /media/kasia/fpga/quartus/libraries/megafunctions/altrom.inc                                                                                          ;         ;
; altram.inc                                                                                                                                            ; yes             ; Megafunction                           ; /media/kasia/fpga/quartus/libraries/megafunctions/altram.inc                                                                                          ;         ;
; altdpram.inc                                                                                                                                          ; yes             ; Megafunction                           ; /media/kasia/fpga/quartus/libraries/megafunctions/altdpram.inc                                                                                        ;         ;
; db/altsyncram_i3t1.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/altsyncram_i3t1.tdf                                               ;         ;
; memory.mif                                                                                                                                            ; yes             ; Auto-Found Memory Initialization File  ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/memory.mif                                                           ;         ;
; altera_pll.v                                                                                                                                          ; yes             ; Megafunction                           ; /media/kasia/fpga/quartus/libraries/megafunctions/altera_pll.v                                                                                        ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 366                                                                                                                              ;
;                                             ;                                                                                                                                  ;
; Combinational ALUT usage for logic          ; 634                                                                                                                              ;
;     -- 7 input functions                    ; 0                                                                                                                                ;
;     -- 6 input functions                    ; 86                                                                                                                               ;
;     -- 5 input functions                    ; 42                                                                                                                               ;
;     -- 4 input functions                    ; 151                                                                                                                              ;
;     -- <=3 input functions                  ; 355                                                                                                                              ;
;                                             ;                                                                                                                                  ;
; Dedicated logic registers                   ; 325                                                                                                                              ;
;                                             ;                                                                                                                                  ;
; I/O pins                                    ; 103                                                                                                                              ;
; Total MLAB memory bits                      ; 0                                                                                                                                ;
; Total block memory bits                     ; 8192                                                                                                                             ;
;                                             ;                                                                                                                                  ;
; Total DSP Blocks                            ; 0                                                                                                                                ;
;                                             ;                                                                                                                                  ;
; Total PLLs                                  ; 3                                                                                                                                ;
;     -- PLLs                                 ; 3                                                                                                                                ;
;                                             ;                                                                                                                                  ;
; Maximum fan-out node                        ; squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[1] ;
; Maximum fan-out                             ; 185                                                                                                                              ;
; Total fan-out                               ; 3386                                                                                                                             ;
; Average fan-out                             ; 2.85                                                                                                                             ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Squares                                                                          ; 634 (1)             ; 325 (0)                   ; 8192              ; 0          ; 103  ; 0            ; |Squares                                                                                                                                           ; Squares                           ; work         ;
;    |squares:mysquares|                                                            ; 633 (0)             ; 325 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |Squares|squares:mysquares                                                                                                                         ; squares                           ; squares      ;
;       |altera_reset_controller:rst_controller_001|                                ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|altera_reset_controller:rst_controller_001                                                                              ; altera_reset_controller           ; squares      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                   ; altera_reset_synchronizer         ; squares      ;
;       |altera_reset_controller:rst_controller|                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|altera_reset_controller:rst_controller                                                                                  ; altera_reset_controller           ; squares      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                       ; altera_reset_synchronizer         ; squares      ;
;       |coordinator:coordinator_0|                                                 ; 562 (108)           ; 263 (108)                 ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|coordinator:coordinator_0                                                                                               ; coordinator                       ; squares      ;
;          |auto_square:square1|                                                    ; 167 (33)            ; 44 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1                                                                           ; auto_square                       ; work         ;
;             |bouncing_square:square|                                              ; 134 (0)             ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square                                                    ; bouncing_square                   ; work         ;
;                |bouncing_line:l1|                                                 ; 67 (67)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square|bouncing_line:l1                                   ; bouncing_line                     ; work         ;
;                |bouncing_line:l2|                                                 ; 67 (67)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square|bouncing_line:l2                                   ; bouncing_line                     ; work         ;
;          |hextoseg:h0|                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|coordinator:coordinator_0|hextoseg:h0                                                                                   ; hextoseg                          ; work         ;
;          |hextoseg:h1|                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|coordinator:coordinator_0|hextoseg:h1                                                                                   ; hextoseg                          ; work         ;
;          |hextoseg:h2|                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|coordinator:coordinator_0|hextoseg:h2                                                                                   ; hextoseg                          ; work         ;
;          |hextoseg:h3|                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|coordinator:coordinator_0|hextoseg:h3                                                                                   ; hextoseg                          ; work         ;
;          |hextoseg:h4|                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|coordinator:coordinator_0|hextoseg:h4                                                                                   ; hextoseg                          ; work         ;
;          |hextoseg:h5|                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|coordinator:coordinator_0|hextoseg:h5                                                                                   ; hextoseg                          ; work         ;
;          |keyboard_square:ks|                                                     ; 245 (33)            ; 111 (40)                  ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks                                                                            ; keyboard_square                   ; work         ;
;             |bouncing_square:square|                                              ; 178 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|bouncing_square:square                                                     ; bouncing_square                   ; work         ;
;                |bouncing_line:l1|                                                 ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|bouncing_square:square|bouncing_line:l1                                    ; bouncing_line                     ; work         ;
;                |bouncing_line:l2|                                                 ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|bouncing_square:square|bouncing_line:l2                                    ; bouncing_line                     ; work         ;
;             |keyboard_controller:kc|                                              ; 34 (9)              ; 71 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc                                                     ; keyboard_controller               ; work         ;
;                |keyboard_press_driver:kpd|                                        ; 25 (14)             ; 57 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd                           ; keyboard_press_driver             ; work         ;
;                   |keyboard_inner_driver:kbd|                                     ; 11 (11)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd|keyboard_inner_driver:kbd ; keyboard_inner_driver             ; work         ;
;       |squares_mm_interconnect_0:mm_interconnect_0|                               ; 2 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0                                                                             ; squares_mm_interconnect_0         ; squares      ;
;          |altera_merlin_master_translator:coordinator_0_avalon_master_translator| ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:coordinator_0_avalon_master_translator      ; altera_merlin_master_translator   ; squares      ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator               ; altera_merlin_slave_translator    ; squares      ;
;       |squares_onchip_memory2_0:onchip_memory2_0|                                 ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0                                                                               ; squares_onchip_memory2_0          ; squares      ;
;          |altsyncram:the_altsyncram|                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                     ; altsyncram                        ; work         ;
;             |altsyncram_i3t1:auto_generated|                                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i3t1:auto_generated                      ; altsyncram_i3t1                   ; work         ;
;       |squares_pll_0:pll_0|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|squares_pll_0:pll_0                                                                                                     ; squares_pll_0                     ; squares      ;
;          |altera_pll:altera_pll_i|                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|squares_pll_0:pll_0|altera_pll:altera_pll_i                                                                             ; altera_pll                        ; work         ;
;       |squares_video_pll_0:video_pll_0|                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|squares_video_pll_0:video_pll_0                                                                                         ; squares_video_pll_0               ; squares      ;
;          |squares_video_pll_0_video_pll:video_pll|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll                                                 ; squares_video_pll_0_video_pll     ; squares      ;
;             |altera_pll:altera_pll_i|                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i                         ; altera_pll                        ; work         ;
;       |squares_video_vga_controller_0:video_vga_controller_0|                     ; 69 (2)              ; 53 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0                                                                   ; squares_video_vga_controller_0    ; squares      ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|                           ; 67 (67)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Squares|squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing                      ; altera_up_avalon_video_vga_timing ; squares      ;
+-----------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+------+---------------------------------------------------------------------------------------------+
; Name                                                                                                                            ; Type       ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+------+---------------------------------------------------------------------------------------------+
; squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i3t1:auto_generated|ALTSYNCRAM ; M10K block ; Single Port ; 512          ; 16           ; --           ; --           ; 8192 ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/memory.mif ;
+---------------------------------------------------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                               ; IP Include File                                                                               ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; N/A    ; Qsys                            ; 19.1    ; N/A          ; N/A          ; |Squares|squares:mysquares                                                                                                                    ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/squares.qsys ;
; Altera ; altera_mm_interconnect          ; 19.1    ; N/A          ; N/A          ; |Squares|squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0                                                                        ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/squares.qsys ;
; Altera ; altera_merlin_master_translator ; 19.1    ; N/A          ; N/A          ; |Squares|squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:coordinator_0_avalon_master_translator ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/squares.qsys ;
; Altera ; altera_merlin_slave_translator  ; 19.1    ; N/A          ; N/A          ; |Squares|squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator          ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/squares.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 19.1    ; N/A          ; N/A          ; |Squares|squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0                                                                          ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/squares.qsys ;
; Altera ; altera_pll                      ; 19.1    ; N/A          ; N/A          ; |Squares|squares:mysquares|squares_pll_0:pll_0                                                                                                ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/squares.qsys ;
; Altera ; altera_reset_controller         ; 19.1    ; N/A          ; N/A          ; |Squares|squares:mysquares|altera_reset_controller:rst_controller                                                                             ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/squares.qsys ;
; Altera ; altera_reset_controller         ; 19.1    ; N/A          ; N/A          ; |Squares|squares:mysquares|altera_reset_controller:rst_controller_001                                                                         ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/squares.qsys ;
; Altera ; altera_pll                      ; 19.1    ; N/A          ; N/A          ; |Squares|squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll                                            ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/squares.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd|count ;
+----------+----------+----------+----------+----------------------------------------------------------------------------------------------------+
; Name     ; count.11 ; count.10 ; count.01 ; count.00                                                                                           ;
+----------+----------+----------+----------+----------------------------------------------------------------------------------------------------+
; count.00 ; 0        ; 0        ; 0        ; 0                                                                                                  ;
; count.01 ; 0        ; 0        ; 1        ; 1                                                                                                  ;
; count.10 ; 0        ; 1        ; 0        ; 1                                                                                                  ;
; count.11 ; 1        ; 0        ; 0        ; 1                                                                                                  ;
+----------+----------+----------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; squares:mysquares|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; squares:mysquares|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 4                                                                                                       ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre ; Stuck at GND due to stuck port data_in                                                                                                       ;
; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|VGA_SYNC                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; squares:mysquares|coordinator:coordinator_0|avalon_streaming_source_data[12..19]                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0..7]          ; Stuck at GND due to stuck port data_in                                                                                                       ;
; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|VGA_G[0..7]                                                           ; Stuck at GND due to stuck port data_in                                                                                                       ;
; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1..7]           ; Merged with squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0] ;
; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1..7]            ; Merged with squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]  ;
; squares:mysquares|coordinator:coordinator_0|avalon_streaming_source_data[3..9]                                                                ; Merged with squares:mysquares|coordinator:coordinator_0|avalon_streaming_source_data[2]                                                      ;
; squares:mysquares|coordinator:coordinator_0|avalon_streaming_source_data[23..29]                                                              ; Merged with squares:mysquares|coordinator:coordinator_0|avalon_streaming_source_data[22]                                                     ;
; squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd|count~6                       ; Lost fanout                                                                                                                                  ;
; squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd|count~7                       ; Lost fanout                                                                                                                                  ;
; Total Number of Removed Registers = 56                                                                                                        ;                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                   ;
+------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                             ;
+------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; squares:mysquares|coordinator:coordinator_0|avalon_streaming_source_data[12] ; Stuck at GND              ; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0], ;
;                                                                              ; due to stuck port data_in ; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|VGA_G[0]                                                   ;
; squares:mysquares|coordinator:coordinator_0|avalon_streaming_source_data[13] ; Stuck at GND              ; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1], ;
;                                                                              ; due to stuck port data_in ; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|VGA_G[1]                                                   ;
; squares:mysquares|coordinator:coordinator_0|avalon_streaming_source_data[14] ; Stuck at GND              ; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2], ;
;                                                                              ; due to stuck port data_in ; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|VGA_G[2]                                                   ;
; squares:mysquares|coordinator:coordinator_0|avalon_streaming_source_data[15] ; Stuck at GND              ; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3], ;
;                                                                              ; due to stuck port data_in ; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|VGA_G[3]                                                   ;
; squares:mysquares|coordinator:coordinator_0|avalon_streaming_source_data[16] ; Stuck at GND              ; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4], ;
;                                                                              ; due to stuck port data_in ; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|VGA_G[4]                                                   ;
; squares:mysquares|coordinator:coordinator_0|avalon_streaming_source_data[17] ; Stuck at GND              ; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5], ;
;                                                                              ; due to stuck port data_in ; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|VGA_G[5]                                                   ;
; squares:mysquares|coordinator:coordinator_0|avalon_streaming_source_data[18] ; Stuck at GND              ; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6], ;
;                                                                              ; due to stuck port data_in ; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|VGA_G[6]                                                   ;
; squares:mysquares|coordinator:coordinator_0|avalon_streaming_source_data[19] ; Stuck at GND              ; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7], ;
;                                                                              ; due to stuck port data_in ; squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|VGA_G[7]                                                   ;
+------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 325   ;
; Number of registers using Synchronous Clear  ; 82    ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 215   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                      ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override ; 2       ;
; squares:mysquares|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out        ; 3       ;
; squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out            ; 32      ;
; squares:mysquares|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]         ; 1       ;
; squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]             ; 1       ;
; squares:mysquares|coordinator:coordinator_0|auto_square:square1|down[5]                                                                                ; 5       ;
; squares:mysquares|coordinator:coordinator_0|auto_square:square1|down[3]                                                                                ; 4       ;
; squares:mysquares|coordinator:coordinator_0|auto_square:square1|down[2]                                                                                ; 4       ;
; squares:mysquares|coordinator:coordinator_0|auto_square:square1|down[8]                                                                                ; 5       ;
; squares:mysquares|coordinator:coordinator_0|auto_square:square1|left[7]                                                                                ; 5       ;
; squares:mysquares|coordinator:coordinator_0|auto_square:square1|left[6]                                                                                ; 5       ;
; squares:mysquares|coordinator:coordinator_0|auto_square:square1|left[3]                                                                                ; 4       ;
; squares:mysquares|coordinator:coordinator_0|auto_square:square1|right[3]                                                                               ; 4       ;
; squares:mysquares|coordinator:coordinator_0|auto_square:square1|right[2]                                                                               ; 4       ;
; squares:mysquares|coordinator:coordinator_0|auto_square:square1|right[5]                                                                               ; 5       ;
; squares:mysquares|coordinator:coordinator_0|auto_square:square1|right[8]                                                                               ; 5       ;
; squares:mysquares|coordinator:coordinator_0|auto_square:square1|up[3]                                                                                  ; 4       ;
; squares:mysquares|coordinator:coordinator_0|auto_square:square1|up[7]                                                                                  ; 5       ;
; squares:mysquares|coordinator:coordinator_0|auto_square:square1|up[6]                                                                                  ; 5       ;
; squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|down[5]                                                                                 ; 7       ;
; squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|down[3]                                                                                 ; 4       ;
; squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|down[2]                                                                                 ; 4       ;
; squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|down[8]                                                                                 ; 5       ;
; squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|left[5]                                                                                 ; 6       ;
; squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|left[3]                                                                                 ; 4       ;
; squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|left[2]                                                                                 ; 4       ;
; squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|left[8]                                                                                 ; 5       ;
; squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|right[7]                                                                                ; 5       ;
; squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|right[4]                                                                                ; 5       ;
; squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|right[8]                                                                                ; 5       ;
; squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|up[3]                                                                                   ; 4       ;
; squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|up[7]                                                                                   ; 5       ;
; squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|up[6]                                                                                   ; 5       ;
; squares:mysquares|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]         ; 1       ;
; squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]             ; 1       ;
; squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square|bouncing_line:l2|moving_down                                    ; 18      ;
; squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square|bouncing_line:l1|moving_down                                    ; 18      ;
; squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square|bouncing_line:l2|prev_moving_down                               ; 2       ;
; squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square|bouncing_line:l1|prev_moving_down                               ; 2       ;
; Total number of inverted registers = 39                                                                                                                ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Squares|squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1|down[0]                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1|left[8]                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|up[4]                                                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|right[5]                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Squares|squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Squares|squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd|filter_scan[6]        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Squares|squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Squares|squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]  ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Squares|squares:mysquares|coordinator:coordinator_0|counter[10]                                                                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Squares|squares:mysquares|coordinator:coordinator_0|cur_width[5]                                                                              ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Squares|squares:mysquares|coordinator:coordinator_0|cur_height[7]                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1|down[5]                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1|left[7]                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|up[3]                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|left[8]                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i3t1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for squares:mysquares|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for squares:mysquares|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|coordinator:coordinator_0|auto_square:square1 ;
+----------------+--------------------------------+------------------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                       ;
+----------------+--------------------------------+------------------------------------------------------------+
; L              ; 200                            ; Signed Integer                                             ;
; R              ; 300                            ; Signed Integer                                             ;
; U              ; 200                            ; Signed Integer                                             ;
; D              ; 300                            ; Signed Integer                                             ;
; maxh           ; 480                            ; Signed Integer                                             ;
; maxw           ; 640                            ; Signed Integer                                             ;
; color          ; 111111111111111111110000000000 ; Unsigned Binary                                            ;
+----------------+--------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; maxh           ; 480   ; Signed Integer                                                                                             ;
; maxw           ; 640   ; Signed Integer                                                                                             ;
; auto           ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square|bouncing_line:l1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; max            ; 640   ; Signed Integer                                                                                                              ;
; auto           ; 1     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square|bouncing_line:l2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; max            ; 480   ; Signed Integer                                                                                                              ;
; auto           ; 1     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|coordinator:coordinator_0|keyboard_square:ks ;
+----------------+--------------------------------+-----------------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                      ;
+----------------+--------------------------------+-----------------------------------------------------------+
; L              ; 300                            ; Signed Integer                                            ;
; R              ; 400                            ; Signed Integer                                            ;
; U              ; 200                            ; Signed Integer                                            ;
; D              ; 300                            ; Signed Integer                                            ;
; maxh           ; 480                            ; Signed Integer                                            ;
; maxw           ; 640                            ; Signed Integer                                            ;
; color          ; 000000000011111111111111111111 ; Unsigned Binary                                           ;
+----------------+--------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                             ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; FIRST          ; 0        ; Unsigned Binary                                                                                                                  ;
; SEENF0         ; 1        ; Unsigned Binary                                                                                                                  ;
; NULL           ; 00000000 ; Unsigned Binary                                                                                                                  ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|bouncing_square:square ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; maxh           ; 480   ; Signed Integer                                                                                            ;
; maxw           ; 640   ; Signed Integer                                                                                            ;
; auto           ; 0     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|bouncing_square:square|bouncing_line:l1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; max            ; 640   ; Signed Integer                                                                                                             ;
; auto           ; 0     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|bouncing_square:square|bouncing_line:l2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; max            ; 480   ; Signed Integer                                                                                                             ;
; auto           ; 0     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0              ;
+----------------+---------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                       ; Type   ;
+----------------+---------------------------------------------------------------------------------------------+--------+
; INIT_FILE      ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/memory.mif ; String ;
+----------------+---------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                       ; Type           ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                 ; Untyped        ;
; WIDTH_A                            ; 16                                                                                          ; Signed Integer ;
; WIDTHAD_A                          ; 9                                                                                           ; Signed Integer ;
; NUMWORDS_A                         ; 512                                                                                         ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 2                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; M10K                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                           ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                        ; Untyped        ;
; INIT_FILE                          ; /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/memory.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 512                                                                                         ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_i3t1                                                                             ; Untyped        ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|squares_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                       ;
+--------------------------------------+------------------------+--------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                     ;
; fractional_vco_multiplier            ; false                  ; String                                     ;
; pll_type                             ; General                ; String                                     ;
; pll_subtype                          ; General                ; String                                     ;
; number_of_clocks                     ; 1                      ; Signed Integer                             ;
; operation_mode                       ; direct                 ; String                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                             ;
; data_rate                            ; 0                      ; Signed Integer                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                             ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                     ;
; phase_shift0                         ; 0 ps                   ; String                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency1              ; 0 MHz                  ; String                                     ;
; phase_shift1                         ; 0 ps                   ; String                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                     ;
; phase_shift2                         ; 0 ps                   ; String                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                     ;
; phase_shift3                         ; 0 ps                   ; String                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                     ;
; phase_shift4                         ; 0 ps                   ; String                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                     ;
; phase_shift5                         ; 0 ps                   ; String                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                     ;
; phase_shift6                         ; 0 ps                   ; String                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                     ;
; phase_shift7                         ; 0 ps                   ; String                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                     ;
; phase_shift8                         ; 0 ps                   ; String                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                     ;
; phase_shift9                         ; 0 ps                   ; String                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                     ;
; phase_shift10                        ; 0 ps                   ; String                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                     ;
; phase_shift11                        ; 0 ps                   ; String                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                     ;
; phase_shift12                        ; 0 ps                   ; String                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                     ;
; phase_shift13                        ; 0 ps                   ; String                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                     ;
; phase_shift14                        ; 0 ps                   ; String                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                     ;
; phase_shift15                        ; 0 ps                   ; String                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                     ;
; phase_shift16                        ; 0 ps                   ; String                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                     ;
; phase_shift17                        ; 0 ps                   ; String                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                             ;
; clock_name_0                         ;                        ; String                                     ;
; clock_name_1                         ;                        ; String                                     ;
; clock_name_2                         ;                        ; String                                     ;
; clock_name_3                         ;                        ; String                                     ;
; clock_name_4                         ;                        ; String                                     ;
; clock_name_5                         ;                        ; String                                     ;
; clock_name_6                         ;                        ; String                                     ;
; clock_name_7                         ;                        ; String                                     ;
; clock_name_8                         ;                        ; String                                     ;
; clock_name_global_0                  ; false                  ; String                                     ;
; clock_name_global_1                  ; false                  ; String                                     ;
; clock_name_global_2                  ; false                  ; String                                     ;
; clock_name_global_3                  ; false                  ; String                                     ;
; clock_name_global_4                  ; false                  ; String                                     ;
; clock_name_global_5                  ; false                  ; String                                     ;
; clock_name_global_6                  ; false                  ; String                                     ;
; clock_name_global_7                  ; false                  ; String                                     ;
; clock_name_global_8                  ; false                  ; String                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                             ;
; m_cnt_bypass_en                      ; false                  ; String                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                             ;
; n_cnt_bypass_en                      ; false                  ; String                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                             ;
; pll_slf_rst                          ; false                  ; String                                     ;
; pll_bw_sel                           ; low                    ; String                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                     ;
+--------------------------------------+------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                           ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                         ;
; fractional_vco_multiplier            ; false                  ; String                                                                                         ;
; pll_type                             ; General                ; String                                                                                         ;
; pll_subtype                          ; General                ; String                                                                                         ;
; number_of_clocks                     ; 3                      ; Signed Integer                                                                                 ;
; operation_mode                       ; direct                 ; String                                                                                         ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                 ;
; data_rate                            ; 0                      ; Signed Integer                                                                                 ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                 ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                                         ;
; phase_shift0                         ; 0 ps                   ; String                                                                                         ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                 ;
; output_clock_frequency1              ; 25.000000 MHz          ; String                                                                                         ;
; phase_shift1                         ; 0 ps                   ; String                                                                                         ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                 ;
; output_clock_frequency2              ; 33.000000 MHz          ; String                                                                                         ;
; phase_shift2                         ; 0 ps                   ; String                                                                                         ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                 ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                         ;
; phase_shift3                         ; 0 ps                   ; String                                                                                         ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                 ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                         ;
; phase_shift4                         ; 0 ps                   ; String                                                                                         ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                 ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                         ;
; phase_shift5                         ; 0 ps                   ; String                                                                                         ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                 ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                         ;
; phase_shift6                         ; 0 ps                   ; String                                                                                         ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                 ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                         ;
; phase_shift7                         ; 0 ps                   ; String                                                                                         ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                 ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                         ;
; phase_shift8                         ; 0 ps                   ; String                                                                                         ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                 ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                         ;
; phase_shift9                         ; 0 ps                   ; String                                                                                         ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                 ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                         ;
; phase_shift10                        ; 0 ps                   ; String                                                                                         ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                 ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                         ;
; phase_shift11                        ; 0 ps                   ; String                                                                                         ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                 ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                         ;
; phase_shift12                        ; 0 ps                   ; String                                                                                         ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                 ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                         ;
; phase_shift13                        ; 0 ps                   ; String                                                                                         ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                 ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                         ;
; phase_shift14                        ; 0 ps                   ; String                                                                                         ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                 ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                         ;
; phase_shift15                        ; 0 ps                   ; String                                                                                         ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                 ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                         ;
; phase_shift16                        ; 0 ps                   ; String                                                                                         ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                 ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                         ;
; phase_shift17                        ; 0 ps                   ; String                                                                                         ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                 ;
; clock_name_0                         ;                        ; String                                                                                         ;
; clock_name_1                         ;                        ; String                                                                                         ;
; clock_name_2                         ;                        ; String                                                                                         ;
; clock_name_3                         ;                        ; String                                                                                         ;
; clock_name_4                         ;                        ; String                                                                                         ;
; clock_name_5                         ;                        ; String                                                                                         ;
; clock_name_6                         ;                        ; String                                                                                         ;
; clock_name_7                         ;                        ; String                                                                                         ;
; clock_name_8                         ;                        ; String                                                                                         ;
; clock_name_global_0                  ; false                  ; String                                                                                         ;
; clock_name_global_1                  ; false                  ; String                                                                                         ;
; clock_name_global_2                  ; false                  ; String                                                                                         ;
; clock_name_global_3                  ; false                  ; String                                                                                         ;
; clock_name_global_4                  ; false                  ; String                                                                                         ;
; clock_name_global_5                  ; false                  ; String                                                                                         ;
; clock_name_global_6                  ; false                  ; String                                                                                         ;
; clock_name_global_7                  ; false                  ; String                                                                                         ;
; clock_name_global_8                  ; false                  ; String                                                                                         ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                 ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                 ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                         ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                         ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                 ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                 ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                         ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                         ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                         ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                         ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                         ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                 ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                         ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                         ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                         ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                 ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                         ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                         ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                         ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                 ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                         ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                         ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                         ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                 ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                         ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                         ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                         ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                 ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                         ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                         ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                         ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                 ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                         ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                         ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                         ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                 ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                         ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                         ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                         ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                 ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                         ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                         ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                         ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                 ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                         ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                         ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                         ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                 ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                         ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                         ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                         ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                 ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                         ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                         ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                         ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                 ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                         ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                         ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                         ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                 ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                         ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                         ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                         ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                 ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                         ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                         ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                         ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                 ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                         ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                         ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                         ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                 ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                         ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                         ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                         ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                 ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                         ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                         ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                         ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                 ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                 ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                 ;
; pll_slf_rst                          ; false                  ; String                                                                                         ;
; pll_bw_sel                           ; low                    ; String                                                                                         ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                         ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                 ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                 ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                 ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                 ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                         ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                         ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                         ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                         ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                         ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                 ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                         ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                         ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                         ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                         ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                         ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                         ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                 ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                         ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                         ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0 ;
+-------------------------+------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                          ;
+-------------------------+------------+-------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                ;
; DW                      ; 29         ; Signed Integer                                                                ;
; R_UI                    ; 29         ; Signed Integer                                                                ;
; R_LI                    ; 22         ; Signed Integer                                                                ;
; G_UI                    ; 19         ; Signed Integer                                                                ;
; G_LI                    ; 12         ; Signed Integer                                                                ;
; B_UI                    ; 9          ; Signed Integer                                                                ;
; B_LI                    ; 2          ; Signed Integer                                                                ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                ;
; H_SYNC                  ; 96         ; Signed Integer                                                                ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                ;
; V_SYNC                  ; 2          ; Signed Integer                                                                ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                ;
; LW                      ; 10         ; Signed Integer                                                                ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                               ;
; PW                      ; 10         ; Signed Integer                                                                ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                               ;
+-------------------------+------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                                       ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                                                             ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                                                             ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                                                             ;
; H_SYNC                  ; 96         ; Signed Integer                                                                                                             ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                                                             ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                                                             ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                                                             ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                                                             ;
; V_SYNC                  ; 2          ; Signed Integer                                                                                                             ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                                                             ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                                                             ;
; PW                      ; 10         ; Signed Integer                                                                                                             ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                                                            ;
; LW                      ; 10         ; Signed Integer                                                                                                             ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                                                            ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:coordinator_0_avalon_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 10    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 10    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                               ;
+---------------------------+----------+--------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                             ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                     ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                     ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                     ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                     ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                     ;
+---------------------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: squares:mysquares|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                     ;
; Entity Instance                           ; squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "squares:mysquares|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                             ;
+----------------+--------+----------+-----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                              ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                        ;
+----------------+--------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "squares:mysquares|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:coordinator_0_avalon_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                    ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; end_of_frame    ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; vga_c_sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; vga_data_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; vga_color_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0"                                                                     ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i"                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll" ;
+----------+--------+----------+----------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Explicitly unconnected                                                                 ;
; outclk_2 ; Output ; Info     ; Explicitly unconnected                                                                 ;
+----------+--------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "squares:mysquares|squares_video_pll_0:video_pll_0" ;
+--------------------+--------+----------+--------------------------------------+
; Port               ; Type   ; Severity ; Details                              ;
+--------------------+--------+----------+--------------------------------------+
; reset_source_reset ; Output ; Info     ; Explicitly unconnected               ;
+--------------------+--------+----------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "squares:mysquares|squares_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0" ;
+-----------+-------+----------+----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                  ;
+-----------+-------+----------+----------------------------------------------------------+
; reset_req ; Input ; Info     ; Stuck at GND                                             ;
; freeze    ; Input ; Info     ; Stuck at GND                                             ;
+-----------+-------+----------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd" ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                          ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "squares:mysquares|coordinator:coordinator_0|keyboard_square:ks"                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; leds ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; hex  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square" ;
+------+-------+----------+------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------+
; dirs ; Input ; Info     ; Stuck at VCC                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "squares:mysquares"                                                                                 ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; pll_0_locked_export ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_reset_n       ; Input  ; Info     ; Stuck at VCC                                                                        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 325                         ;
;     CLR               ; 4                           ;
;     ENA               ; 167                         ;
;     ENA SCLR          ; 48                          ;
;     SCLR              ; 34                          ;
;     SLD               ; 3                           ;
;     plain             ; 69                          ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 641                         ;
;     arith             ; 302                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 249                         ;
;         2 data inputs ; 49                          ;
;     normal            ; 339                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 30                          ;
;         4 data inputs ; 151                         ;
;         5 data inputs ; 42                          ;
;         6 data inputs ; 86                          ;
; boundary_port         ; 103                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.63                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Dec 22 15:53:18 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Squares -c Squares
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "squares.qsys"
Info (12250): 2021.12.22.15:53:37 Progress: Loading Squares/squares.qsys
Info (12250): 2021.12.22.15:53:37 Progress: Reading input file
Info (12250): 2021.12.22.15:53:37 Progress: Adding clk_0 [clock_source 19.1]
Info (12250): 2021.12.22.15:53:38 Progress: Parameterizing module clk_0
Info (12250): 2021.12.22.15:53:38 Progress: Adding coordinator_0 [coordinator 1.0]
Info (12250): 2021.12.22.15:53:38 Progress: Parameterizing module coordinator_0
Info (12250): 2021.12.22.15:53:38 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Info (12250): 2021.12.22.15:53:38 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2021.12.22.15:53:38 Progress: Adding pll_0 [altera_pll 19.1]
Info (12250): 2021.12.22.15:53:39 Progress: Parameterizing module pll_0
Info (12250): 2021.12.22.15:53:39 Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Info (12250): 2021.12.22.15:53:39 Progress: Parameterizing module video_pll_0
Info (12250): 2021.12.22.15:53:39 Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Info (12250): 2021.12.22.15:53:39 Progress: Parameterizing module video_vga_controller_0
Info (12250): 2021.12.22.15:53:39 Progress: Building connections
Info (12250): 2021.12.22.15:53:39 Progress: Parameterizing connections
Info (12250): 2021.12.22.15:53:39 Progress: Validating
Info (12250): 2021.12.22.15:53:42 Progress: Done reading input file
Info (12250): Squares.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info (12250): Squares.pll_0: Able to implement PLL with user settings
Info (12250): Squares.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info (12250): Squares: Generating squares "squares" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master coordinator_0.avalon_master and slave onchip_memory2_0.s1 because the master has address signal 10 bit wide, but the slave is 9 bit wide.
Info (12250): Interconnect is inserted between master coordinator_0.avalon_master and slave onchip_memory2_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): Interconnect is inserted between master coordinator_0.avalon_master and slave onchip_memory2_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): Coordinator_0: "squares" instantiated coordinator "coordinator_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'squares_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec /media/kasia/fpga/quartus/linux64/perl/bin/perl -I /media/kasia/fpga/quartus/sopc_builder/bin/europa -I /media/kasia/fpga/quartus/sopc_builder/bin -I /media/kasia/fpga/quartus/../ip/altera/sopc_builder_ip/common -I /media/kasia/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /media/kasia/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=squares_onchip_memory2_0 --dir=/tmp/alt8983_5807950365786912820.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/media/kasia/fpga/quartus --verilog --config=/tmp/alt8983_5807950365786912820.dir/0003_onchip_memory2_0_gen//squares_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'squares_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "squares" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Pll_0: "squares" instantiated altera_pll "pll_0"
Info (12250): Video_pll_0: "squares" instantiated altera_up_avalon_video_pll "video_pll_0"
Info (12250): Video_vga_controller_0: Starting Generation of VGA Controller
Info (12250): Video_vga_controller_0: "squares" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info (12250): Mm_interconnect_0: "squares" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Rst_controller: "squares" instantiated altera_reset_controller "rst_controller"
Info (12250): Video_pll: "video_pll_0" instantiated altera_pll "video_pll"
Info (12250): Reset_from_locked: "video_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): Coordinator_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "coordinator_0_avalon_master_translator"
Info (12250): Onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info (12250): Squares: Done "squares" with 12 modules, 17 files
Info (12249): Finished elaborating Platform Designer system entity "squares.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file Squares.v
    Info (12023): Found entity 1: Squares File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 6
Warning (10275): Verilog HDL Module Instantiation warning at coordinator.v(54): ignored dangling comma in List of Port Connections File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/coordinator.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file coordinator.v
    Info (12023): Found entity 1: coordinator File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/coordinator.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_press_driver.v
    Info (12023): Found entity 1: keyboard_press_driver File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_press_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hextoseg.v
    Info (12023): Found entity 1: hextoseg File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/hextoseg.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file lights.v
    Info (12023): Found entity 1: lights File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/lights.v Line: 1
    Info (12023): Found entity 2: leds File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/lights.v Line: 26
Info (12021): Found 4 design units, including 4 entities, in source file square.v
    Info (12023): Found entity 1: bouncing_line File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v Line: 1
    Info (12023): Found entity 2: bouncing_square File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v Line: 25
    Info (12023): Found entity 3: auto_square File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v Line: 37
    Info (12023): Found entity 4: keyboard_square File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_inner_driver.v
    Info (12023): Found entity 1: keyboard_inner_driver File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_inner_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_controller.v
    Info (12023): Found entity 1: keyboard_controller File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/squares/squares.v
    Info (12023): Found entity 1: squares File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Warning (10275): Verilog HDL Module Instantiation warning at coordinator.v(54): ignored dangling comma in List of Port Connections File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/coordinator.v
    Info (12023): Found entity 1: coordinator File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/squares_mm_interconnect_0.v
    Info (12023): Found entity 1: squares_mm_interconnect_0 File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/squares_onchip_memory2_0.v
    Info (12023): Found entity 1: squares_onchip_memory2_0 File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/squares_pll_0.v
    Info (12023): Found entity 1: squares_pll_0 File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/squares_video_pll_0.v
    Info (12023): Found entity 1: squares_video_pll_0 File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/squares_video_pll_0_video_pll.v
    Info (12023): Found entity 1: squares_video_pll_0_video_pll File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0_video_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/squares_video_vga_controller_0.v
    Info (12023): Found entity 1: squares_video_vga_controller_0 File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_vga_controller_0.v Line: 28
Info (12127): Elaborating entity "Squares" for the top level hierarchy
Info (12128): Elaborating entity "squares" for hierarchy "squares:mysquares" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 64
Info (12128): Elaborating entity "coordinator" for hierarchy "squares:mysquares|coordinator:coordinator_0" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v Line: 67
Warning (10230): Verilog HDL assignment warning at coordinator.v(82): truncated value with size 32 to match size of target (30) File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v Line: 82
Warning (10230): Verilog HDL assignment warning at coordinator.v(86): truncated value with size 32 to match size of target (10) File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v Line: 86
Warning (10230): Verilog HDL assignment warning at coordinator.v(104): truncated value with size 32 to match size of target (20) File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v Line: 104
Warning (10230): Verilog HDL assignment warning at coordinator.v(105): truncated value with size 32 to match size of target (10) File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v Line: 105
Warning (10230): Verilog HDL assignment warning at coordinator.v(109): truncated value with size 32 to match size of target (10) File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v Line: 109
Warning (10034): Output port "leds" at coordinator.v(23) has no driver File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v Line: 23
Warning (10034): Output port "avalon_master_writedata" at coordinator.v(30) has no driver File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v Line: 30
Info (12128): Elaborating entity "auto_square" for hierarchy "squares:mysquares|coordinator:coordinator_0|auto_square:square1" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v Line: 52
Warning (10230): Verilog HDL assignment warning at square.v(59): truncated value with size 32 to match size of target (10) File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v Line: 59
Warning (10230): Verilog HDL assignment warning at square.v(60): truncated value with size 32 to match size of target (10) File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v Line: 60
Warning (10230): Verilog HDL assignment warning at square.v(61): truncated value with size 32 to match size of target (10) File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v Line: 61
Warning (10230): Verilog HDL assignment warning at square.v(62): truncated value with size 32 to match size of target (10) File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v Line: 62
Info (12128): Elaborating entity "bouncing_square" for hierarchy "squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v Line: 66
Info (12128): Elaborating entity "bouncing_line" for hierarchy "squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square|bouncing_line:l1" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v Line: 32
Info (12128): Elaborating entity "bouncing_line" for hierarchy "squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square|bouncing_line:l2" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v Line: 33
Info (12128): Elaborating entity "keyboard_square" for hierarchy "squares:mysquares|coordinator:coordinator_0|keyboard_square:ks" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v Line: 54
Warning (10230): Verilog HDL assignment warning at square.v(112): truncated value with size 32 to match size of target (10) File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v Line: 112
Warning (10230): Verilog HDL assignment warning at square.v(113): truncated value with size 32 to match size of target (10) File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v Line: 113
Warning (10230): Verilog HDL assignment warning at square.v(114): truncated value with size 32 to match size of target (10) File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v Line: 114
Warning (10230): Verilog HDL assignment warning at square.v(115): truncated value with size 32 to match size of target (10) File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v Line: 115
Info (12128): Elaborating entity "keyboard_controller" for hierarchy "squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v Line: 107
Warning (10763): Verilog HDL warning at keyboard_controller.v(65): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_controller.v Line: 65
Warning (10763): Verilog HDL warning at keyboard_controller.v(72): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_controller.v Line: 72
Info (12128): Elaborating entity "hextoseg" for hierarchy "squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|hextoseg:h0" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_controller.v Line: 22
Info (12128): Elaborating entity "keyboard_press_driver" for hierarchy "squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_controller.v Line: 52
Info (12128): Elaborating entity "keyboard_inner_driver" for hierarchy "squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd|keyboard_inner_driver:kbd" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_press_driver.v Line: 39
Info (12128): Elaborating entity "bouncing_square" for hierarchy "squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|bouncing_square:square" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v Line: 109
Info (12128): Elaborating entity "bouncing_line" for hierarchy "squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|bouncing_square:square|bouncing_line:l1" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v Line: 32
Info (12128): Elaborating entity "bouncing_line" for hierarchy "squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|bouncing_square:square|bouncing_line:l2" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v Line: 33
Info (12128): Elaborating entity "hextoseg" for hierarchy "squares:mysquares|coordinator:coordinator_0|hextoseg:h0" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v Line: 56
Info (12128): Elaborating entity "squares_onchip_memory2_0" for hierarchy "squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v Line: 81
Info (12128): Elaborating entity "altsyncram" for hierarchy "squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/memory.mif"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "512"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
    Info (12134): Parameter "widthad_a" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i3t1.tdf
    Info (12023): Found entity 1: altsyncram_i3t1 File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/altsyncram_i3t1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i3t1" for hierarchy "squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i3t1:auto_generated" File: /media/kasia/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "squares_pll_0" for hierarchy "squares:mysquares|squares_pll_0:pll_0" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v Line: 88
Info (12128): Elaborating entity "altera_pll" for hierarchy "squares:mysquares|squares_pll_0:pll_0|altera_pll:altera_pll_i" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_pll_0.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "squares:mysquares|squares_pll_0:pll_0|altera_pll:altera_pll_i" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_pll_0.v Line: 85
Info (12133): Instantiated megafunction "squares:mysquares|squares_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_pll_0.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "squares_video_pll_0" for hierarchy "squares:mysquares|squares_video_pll_0:video_pll_0" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v Line: 95
Info (12128): Elaborating entity "squares_video_pll_0_video_pll" for hierarchy "squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0_video_pll.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0_video_pll.v Line: 91
Info (12133): Instantiated megafunction "squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" with the following parameter: File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0_video_pll.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "33.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "squares:mysquares|squares_video_pll_0:video_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0.v Line: 30
Info (12128): Elaborating entity "squares_video_vga_controller_0" for hierarchy "squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v Line: 113
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_vga_controller_0.v Line: 264
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10) File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v Line: 199
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10) File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v Line: 200
Info (12128): Elaborating entity "squares_mm_interconnect_0" for hierarchy "squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v Line: 131
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:coordinator_0_avalon_master_translator" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_mm_interconnect_0.v Line: 97
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_mm_interconnect_0.v Line: 161
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "squares:mysquares|altera_reset_controller:rst_controller" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v Line: 194
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_controller.v Line: 220
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[2]" File: /media/kasia/fpga/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 29
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 31
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 30
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 32
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 26
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 26
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 26
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 26
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 26
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 26
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 26
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 26
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 26
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 26
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 41
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 41
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 41
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 41
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 41
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 41
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 41
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 41
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 44
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /media/kasia/fpga/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /media/kasia/fpga/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: /media/kasia/fpga/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance squares:mysquares|squares_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /media/kasia/fpga/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 23
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 23
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 23
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 23
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 35
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 35
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 35
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 35
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 35
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 35
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 35
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 35
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 35
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v Line: 35
Info (21057): Implemented 861 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 81 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 739 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 1034 megabytes
    Info: Processing ended: Wed Dec 22 15:53:52 2021
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:01:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.map.smsg.


