
TWI_Multi_Slave.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800100  00000318  000003ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000318  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000008  00800102  00800102  000003ae  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000003ae  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000003e0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000078  00000000  00000000  0000041c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000059c  00000000  00000000  00000494  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000033c  00000000  00000000  00000a30  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000273  00000000  00000000  00000d6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000f0  00000000  00000000  00000fe0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000345  00000000  00000000  000010d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000020c  00000000  00000000  00001415  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000058  00000000  00000000  00001621  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	19 c0       	rjmp	.+50     	; 0x34 <__ctors_end>
   2:	33 c0       	rjmp	.+102    	; 0x6a <__bad_interrupt>
   4:	32 c0       	rjmp	.+100    	; 0x6a <__bad_interrupt>
   6:	31 c0       	rjmp	.+98     	; 0x6a <__bad_interrupt>
   8:	30 c0       	rjmp	.+96     	; 0x6a <__bad_interrupt>
   a:	2f c0       	rjmp	.+94     	; 0x6a <__bad_interrupt>
   c:	2e c0       	rjmp	.+92     	; 0x6a <__bad_interrupt>
   e:	2d c0       	rjmp	.+90     	; 0x6a <__bad_interrupt>
  10:	2c c0       	rjmp	.+88     	; 0x6a <__bad_interrupt>
  12:	2b c0       	rjmp	.+86     	; 0x6a <__bad_interrupt>
  14:	2a c0       	rjmp	.+84     	; 0x6a <__bad_interrupt>
  16:	29 c0       	rjmp	.+82     	; 0x6a <__bad_interrupt>
  18:	28 c0       	rjmp	.+80     	; 0x6a <__bad_interrupt>
  1a:	27 c0       	rjmp	.+78     	; 0x6a <__bad_interrupt>
  1c:	26 c0       	rjmp	.+76     	; 0x6a <__bad_interrupt>
  1e:	25 c0       	rjmp	.+74     	; 0x6a <__bad_interrupt>
  20:	24 c0       	rjmp	.+72     	; 0x6a <__bad_interrupt>
  22:	23 c0       	rjmp	.+70     	; 0x6a <__bad_interrupt>
  24:	22 c0       	rjmp	.+68     	; 0x6a <__bad_interrupt>
  26:	21 c0       	rjmp	.+66     	; 0x6a <__bad_interrupt>
  28:	20 c0       	rjmp	.+64     	; 0x6a <__bad_interrupt>
  2a:	1f c0       	rjmp	.+62     	; 0x6a <__bad_interrupt>
  2c:	1e c0       	rjmp	.+60     	; 0x6a <__bad_interrupt>
  2e:	1d c0       	rjmp	.+58     	; 0x6a <__bad_interrupt>
  30:	c8 c0       	rjmp	.+400    	; 0x1c2 <__vector_24>
  32:	1b c0       	rjmp	.+54     	; 0x6a <__bad_interrupt>

00000034 <__ctors_end>:
  34:	11 24       	eor	r1, r1
  36:	1f be       	out	0x3f, r1	; 63
  38:	cf ef       	ldi	r28, 0xFF	; 255
  3a:	d2 e0       	ldi	r29, 0x02	; 2
  3c:	de bf       	out	0x3e, r29	; 62
  3e:	cd bf       	out	0x3d, r28	; 61

00000040 <__do_copy_data>:
  40:	11 e0       	ldi	r17, 0x01	; 1
  42:	a0 e0       	ldi	r26, 0x00	; 0
  44:	b1 e0       	ldi	r27, 0x01	; 1
  46:	e8 e1       	ldi	r30, 0x18	; 24
  48:	f3 e0       	ldi	r31, 0x03	; 3
  4a:	02 c0       	rjmp	.+4      	; 0x50 <__do_copy_data+0x10>
  4c:	05 90       	lpm	r0, Z+
  4e:	0d 92       	st	X+, r0
  50:	a2 30       	cpi	r26, 0x02	; 2
  52:	b1 07       	cpc	r27, r17
  54:	d9 f7       	brne	.-10     	; 0x4c <__do_copy_data+0xc>

00000056 <__do_clear_bss>:
  56:	21 e0       	ldi	r18, 0x01	; 1
  58:	a2 e0       	ldi	r26, 0x02	; 2
  5a:	b1 e0       	ldi	r27, 0x01	; 1
  5c:	01 c0       	rjmp	.+2      	; 0x60 <.do_clear_bss_start>

0000005e <.do_clear_bss_loop>:
  5e:	1d 92       	st	X+, r1

00000060 <.do_clear_bss_start>:
  60:	aa 30       	cpi	r26, 0x0A	; 10
  62:	b2 07       	cpc	r27, r18
  64:	e1 f7       	brne	.-8      	; 0x5e <.do_clear_bss_loop>
  66:	02 d0       	rcall	.+4      	; 0x6c <main>
  68:	55 c1       	rjmp	.+682    	; 0x314 <_exit>

0000006a <__bad_interrupt>:
  6a:	ca cf       	rjmp	.-108    	; 0x0 <__vectors>

0000006c <main>:
// When there has been an error, this function is run and takes care of it
unsigned char TWI_Act_On_Failure_In_Last_Transmission ( unsigned char TWIerrorMsg );


int main( void )
{
  6c:	cf 93       	push	r28
  6e:	df 93       	push	r29
  70:	00 d0       	rcall	.+0      	; 0x72 <main+0x6>
  72:	00 d0       	rcall	.+0      	; 0x74 <main+0x8>
  74:	cd b7       	in	r28, 0x3d	; 61
  76:	de b7       	in	r29, 0x3e	; 62
  unsigned char messageBuf[TWI_BUFFER_SIZE],temp;
  unsigned char TWI_slaveAddress, TWI_slaveAddress2, TWI_slaveAddressMask;
  
  // LED feedback port - connect port B to the STK600 LEDS
  DDRB  = 0xFF; // Set to output
  78:	8f ef       	ldi	r24, 0xFF	; 255
  7a:	84 b9       	out	0x04, r24	; 4
  PORTB = 0x55; // Startup pattern
  7c:	85 e5       	ldi	r24, 0x55	; 85
  7e:	85 b9       	out	0x05, r24	; 5
  TWI_slaveAddress     = (0x10<<TWI_ADR_BITS);
  TWI_slaveAddress2    = (0x11<<TWI_ADR_BITS);                  // Alternative slave address to respond to.
  TWI_slaveAddressMask = TWI_slaveAddress ^ TWI_slaveAddress2;  // XOR the addresses to get the address mask.

  // Initialize TWI module for slave operation. Include address and/or enable General Call.
  TWI_Slave_Initialise( (unsigned char)(TWI_slaveAddress | (TRUE<<TWI_GEN_BIT)), TWI_slaveAddressMask); 
  80:	62 e0       	ldi	r22, 0x02	; 2
  82:	81 e2       	ldi	r24, 0x21	; 33
  84:	3e d0       	rcall	.+124    	; 0x102 <TWI_Slave_Initialise>
                       
  sei(); //set global interrupt enable
  86:	78 94       	sei
  // Start the TWI transceiver to enable reception of the first command from the TWI Master.
  TWI_Start_Transceiver();
  88:	6f d0       	rcall	.+222    	; 0x168 <TWI_Start_Transceiver>
      // should be a TWI address match and it wakes the device up from all sleep modes.
      if( ! TWI_statusReg.RxDataInBuf ) {
        if(TWI_Transceiver_Busy()) {
          MCUCR = (1<<SE)|(0<<SM2)|(0<<SM1)|(0<<SM0); // Enable sleep with idle mode
        } else {
          MCUCR = (1<<SE)|(0<<SM2)|(1<<SM1)|(0<<SM0); // Enable sleep with power-down mode
  8a:	05 e0       	ldi	r16, 0x05	; 5
      // interrupts.
      // If the transceiver not is busy, we can enter power-down mode because next receive
      // should be a TWI address match and it wakes the device up from all sleep modes.
      if( ! TWI_statusReg.RxDataInBuf ) {
        if(TWI_Transceiver_Busy()) {
          MCUCR = (1<<SE)|(0<<SM2)|(0<<SM1)|(0<<SM0); // Enable sleep with idle mode
  8c:	11 e0       	ldi	r17, 0x01	; 1
      // of it first.
      // If the transceiver is busy, we enter idle mode because it will wake up by all TWI
      // interrupts.
      // If the transceiver not is busy, we can enter power-down mode because next receive
      // should be a TWI address match and it wakes the device up from all sleep modes.
      if( ! TWI_statusReg.RxDataInBuf ) {
  8e:	80 91 03 01 	lds	r24, 0x0103
  92:	81 fd       	sbrc	r24, 1
  94:	08 c0       	rjmp	.+16     	; 0xa6 <main+0x3a>
        if(TWI_Transceiver_Busy()) {
  96:	3f d0       	rcall	.+126    	; 0x116 <TWI_Transceiver_Busy>
  98:	88 23       	and	r24, r24
  9a:	11 f0       	breq	.+4      	; 0xa0 <main+0x34>
          MCUCR = (1<<SE)|(0<<SM2)|(0<<SM1)|(0<<SM0); // Enable sleep with idle mode
  9c:	15 bf       	out	0x35, r17	; 53
  9e:	01 c0       	rjmp	.+2      	; 0xa2 <main+0x36>
        } else {
          MCUCR = (1<<SE)|(0<<SM2)|(1<<SM1)|(0<<SM0); // Enable sleep with power-down mode
  a0:	05 bf       	out	0x35, r16	; 53
        }
        sleep_cpu();
  a2:	88 95       	sleep
  a4:	01 c0       	rjmp	.+2      	; 0xa8 <main+0x3c>
      } else {
         asm("nop"); // There is data in the buffer, code below takes care of it.
  a6:	00 00       	nop
      asm("nop"); // Put own code here.
    #endif
      
    
    // Check if the TWI Transceiver has completed an operation.
    if ( ! TWI_Transceiver_Busy() )                              
  a8:	36 d0       	rcall	.+108    	; 0x116 <TWI_Transceiver_Busy>
  aa:	81 11       	cpse	r24, r1
  ac:	f0 cf       	rjmp	.-32     	; 0x8e <main+0x22>
    {
      // Check if the last operation was successful
      if ( TWI_statusReg.lastTransOK )
  ae:	80 91 03 01 	lds	r24, 0x0103
  b2:	80 ff       	sbrs	r24, 0
  b4:	22 c0       	rjmp	.+68     	; 0xfa <main+0x8e>
      {
        // Check if the last operation was a reception
        if ( TWI_statusReg.RxDataInBuf )
  b6:	81 ff       	sbrs	r24, 1
  b8:	1a c0       	rjmp	.+52     	; 0xee <main+0x82>
        {
          TWI_Get_Data_From_Transceiver(messageBuf, 2);         
  ba:	62 e0       	ldi	r22, 0x02	; 2
  bc:	ce 01       	movw	r24, r28
  be:	01 96       	adiw	r24, 0x01	; 1
  c0:	62 d0       	rcall	.+196    	; 0x186 <TWI_Get_Data_From_Transceiver>
          // Check if the last operation was a reception as General Call        
          if ( TWI_statusReg.genAddressCall )
  c2:	80 91 03 01 	lds	r24, 0x0103
  c6:	82 ff       	sbrs	r24, 2
  c8:	03 c0       	rjmp	.+6      	; 0xd0 <main+0x64>
          {
            // Put data received out to PORTB as an example.        
            PORTB = messageBuf[0];
  ca:	89 81       	ldd	r24, Y+1	; 0x01
  cc:	85 b9       	out	0x05, r24	; 5
  ce:	10 c0       	rjmp	.+32     	; 0xf0 <main+0x84>
          else // Ends up here if the last operation was a reception as Slave Address Match   
          {
            // Example of how to interpret a command and respond.
            
            // TWI_CMD_MASTER_WRITE stores the data to PORTB
            if (messageBuf[0] == TWI_CMD_MASTER_WRITE)
  d0:	89 81       	ldd	r24, Y+1	; 0x01
  d2:	80 31       	cpi	r24, 0x10	; 16
  d4:	11 f4       	brne	.+4      	; 0xda <main+0x6e>
            {
              PORTB = messageBuf[1];                            
  d6:	8a 81       	ldd	r24, Y+2	; 0x02
  d8:	85 b9       	out	0x05, r24	; 5
            }
            // TWI_CMD_MASTER_READ prepares the data from PINB in the transceiver buffer for the TWI master to fetch.
            if (messageBuf[0] == TWI_CMD_MASTER_READ)
  da:	89 81       	ldd	r24, Y+1	; 0x01
  dc:	80 32       	cpi	r24, 0x20	; 32
  de:	41 f4       	brne	.+16     	; 0xf0 <main+0x84>
            {
              messageBuf[0] = PINB;
  e0:	83 b1       	in	r24, 0x03	; 3
  e2:	89 83       	std	Y+1, r24	; 0x01
              TWI_Start_Transceiver_With_Data( messageBuf, 1 );
  e4:	61 2f       	mov	r22, r17
  e6:	ce 01       	movw	r24, r28
  e8:	01 96       	adiw	r24, 0x01	; 1
  ea:	1f d0       	rcall	.+62     	; 0x12a <TWI_Start_Transceiver_With_Data>
  ec:	01 c0       	rjmp	.+2      	; 0xf0 <main+0x84>
            }
          }
        }                
        else // Ends up here if the last operation was a transmission  
        {
           asm("nop");// Put own code here.
  ee:	00 00       	nop
        }
        // Check if the TWI Transceiver has already been started.
        // If not then restart it to prepare it for new receptions.             
        if ( ! TWI_Transceiver_Busy() )
  f0:	12 d0       	rcall	.+36     	; 0x116 <TWI_Transceiver_Busy>
  f2:	81 11       	cpse	r24, r1
  f4:	cc cf       	rjmp	.-104    	; 0x8e <main+0x22>
        {
          TWI_Start_Transceiver();
  f6:	38 d0       	rcall	.+112    	; 0x168 <TWI_Start_Transceiver>
  f8:	ca cf       	rjmp	.-108    	; 0x8e <main+0x22>
        }
      }
      else // Ends up here if the last operation completed unsuccessfully
      {
        TWI_Act_On_Failure_In_Last_Transmission( TWI_Get_State_Info() );
  fa:	10 d0       	rcall	.+32     	; 0x11c <TWI_Get_State_Info>
                    // and take appropriate actions.
                    // Se header file for a list of possible failures messages.
  
                    // This very simple example puts the error code on PORTB and restarts the transceiver with
                    // all the same data in the transmission buffers.
  PORTB = TWIerrorMsg;
  fc:	85 b9       	out	0x05, r24	; 5
  TWI_Start_Transceiver();
  fe:	34 d0       	rcall	.+104    	; 0x168 <TWI_Start_Transceiver>
 100:	c6 cf       	rjmp	.-116    	; 0x8e <main+0x22>

00000102 <TWI_Slave_Initialise>:
The TWI module is configured to NACK on any requests. Use a TWI_Start_Transceiver function to 
start the TWI.
****************************************************************************/
void TWI_Slave_Initialise( unsigned char TWI_ownAddress, unsigned char TWI_ownAddressMask  )
{
  TWAR = TWI_ownAddress;                            // Set own TWI slave address. Accept TWI General Calls.
 102:	80 93 ba 00 	sts	0x00BA, r24
 TWAMR= TWI_ownAddressMask;                        // Set own TWI slave address mask to enable response on several addresses.
 106:	60 93 bd 00 	sts	0x00BD, r22
  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins.
 10a:	84 e0       	ldi	r24, 0x04	; 4
 10c:	80 93 bc 00 	sts	0x00BC, r24
         (0<<TWIE)|(0<<TWINT)|                      // Disable TWI Interrupt.
         (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Do not ACK on any requests, yet.
         (0<<TWWC);                                 //
  TWI_busy = 0;
 110:	10 92 04 01 	sts	0x0104, r1
 114:	08 95       	ret

00000116 <TWI_Transceiver_Busy>:
Call this function to test if the TWI_ISR is busy transmitting.
****************************************************************************/
unsigned char TWI_Transceiver_Busy( void )
{
  return TWI_busy;
}
 116:	80 91 04 01 	lds	r24, 0x0104
 11a:	08 95       	ret

0000011c <TWI_Get_State_Info>:
/****************************************************************************
Call this function to test if the TWI_ISR is busy transmitting.
****************************************************************************/
unsigned char TWI_Transceiver_Busy( void )
{
  return TWI_busy;
 11c:	80 91 04 01 	lds	r24, 0x0104
until the TWI_ISR has completed with the previous operation. If there was an error, then the function 
will return the TWI State code. 
****************************************************************************/
unsigned char TWI_Get_State_Info( void )
{
  while ( TWI_Transceiver_Busy() ) {}             // Wait until TWI has completed the transmission.
 120:	81 11       	cpse	r24, r1
 122:	fe cf       	rjmp	.-4      	; 0x120 <TWI_Get_State_Info+0x4>
  return ( TWI_state );                         // Return error state. 
}
 124:	80 91 00 01 	lds	r24, 0x0100
 128:	08 95       	ret

0000012a <TWI_Start_Transceiver_With_Data>:
/****************************************************************************
Call this function to test if the TWI_ISR is busy transmitting.
****************************************************************************/
unsigned char TWI_Transceiver_Busy( void )
{
  return TWI_busy;
 12a:	20 91 04 01 	lds	r18, 0x0104
****************************************************************************/
void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )
{
  unsigned char temp;

  while ( TWI_Transceiver_Busy() ) {}             // Wait until TWI is ready for next transmission.
 12e:	21 11       	cpse	r18, r1
 130:	fe cf       	rjmp	.-4      	; 0x12e <TWI_Start_Transceiver_With_Data+0x4>

  TWI_msgSize = msgSize;                        // Number of data to transmit.
 132:	60 93 05 01 	sts	0x0105, r22
  for ( temp = 0; temp < msgSize; temp++ )      // Copy data that may be transmitted if the TWI Master requests data.
 136:	66 23       	and	r22, r22
 138:	59 f0       	breq	.+22     	; 0x150 <TWI_Start_Transceiver_With_Data+0x26>
 13a:	28 2f       	mov	r18, r24
 13c:	a6 e0       	ldi	r26, 0x06	; 6
 13e:	b1 e0       	ldi	r27, 0x01	; 1
 140:	e8 2f       	mov	r30, r24
 142:	f9 2f       	mov	r31, r25
  {
    TWI_buf[ temp ] = msg[ temp ];
 144:	81 91       	ld	r24, Z+
 146:	8d 93       	st	X+, r24
 148:	8e 2f       	mov	r24, r30
 14a:	82 1b       	sub	r24, r18
  unsigned char temp;

  while ( TWI_Transceiver_Busy() ) {}             // Wait until TWI is ready for next transmission.

  TWI_msgSize = msgSize;                        // Number of data to transmit.
  for ( temp = 0; temp < msgSize; temp++ )      // Copy data that may be transmitted if the TWI Master requests data.
 14c:	86 17       	cp	r24, r22
 14e:	d0 f3       	brcs	.-12     	; 0x144 <TWI_Start_Transceiver_With_Data+0x1a>
  {
    TWI_buf[ temp ] = msg[ temp ];
  }
  TWI_statusReg.all = 0;      
 150:	10 92 03 01 	sts	0x0103, r1
  TWI_state         = TWI_NO_STATE ;
 154:	88 ef       	ldi	r24, 0xF8	; 248
 156:	80 93 00 01 	sts	0x0100, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
 15a:	85 ec       	ldi	r24, 0xC5	; 197
 15c:	80 93 bc 00 	sts	0x00BC, r24
         (1<<TWIE)|(1<<TWINT)|                  // Enable TWI Interrupt and clear the flag.
         (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|       // Prepare to ACK next time the Slave is addressed.
         (0<<TWWC);                             //
  TWI_busy = 1;
 160:	81 e0       	ldi	r24, 0x01	; 1
 162:	80 93 04 01 	sts	0x0104, r24
 166:	08 95       	ret

00000168 <TWI_Start_Transceiver>:
/****************************************************************************
Call this function to test if the TWI_ISR is busy transmitting.
****************************************************************************/
unsigned char TWI_Transceiver_Busy( void )
{
  return TWI_busy;
 168:	80 91 04 01 	lds	r24, 0x0104
in the transceiver buffers. The function will hold execution (loop) until the TWI_ISR has completed with the 
previous operation, then initialize the next operation and return.
****************************************************************************/
void TWI_Start_Transceiver( void )
{
  while ( TWI_Transceiver_Busy() ) {}             // Wait until TWI is ready for next transmission.
 16c:	81 11       	cpse	r24, r1
 16e:	fe cf       	rjmp	.-4      	; 0x16c <TWI_Start_Transceiver+0x4>
  TWI_statusReg.all = 0;      
 170:	10 92 03 01 	sts	0x0103, r1
  TWI_state         = TWI_NO_STATE ;
 174:	88 ef       	ldi	r24, 0xF8	; 248
 176:	80 93 00 01 	sts	0x0100, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
 17a:	85 ec       	ldi	r24, 0xC5	; 197
 17c:	80 93 bc 00 	sts	0x00BC, r24
         (1<<TWIE)|(1<<TWINT)|                  // Enable TWI Interrupt and clear the flag.
         (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|       // Prepare to ACK next time the Slave is addressed.
         (0<<TWWC);                             //
  TWI_busy = 0;
 180:	10 92 04 01 	sts	0x0104, r1
 184:	08 95       	ret

00000186 <TWI_Get_Data_From_Transceiver>:
/****************************************************************************
Call this function to test if the TWI_ISR is busy transmitting.
****************************************************************************/
unsigned char TWI_Transceiver_Busy( void )
{
  return TWI_busy;
 186:	20 91 04 01 	lds	r18, 0x0104
****************************************************************************/
unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )
{
  unsigned char i;

  while ( TWI_Transceiver_Busy() ) {}             // Wait until TWI is ready for next transmission.
 18a:	21 11       	cpse	r18, r1
 18c:	fe cf       	rjmp	.-4      	; 0x18a <TWI_Get_Data_From_Transceiver+0x4>

  if( TWI_statusReg.lastTransOK )               // Last transmission completed successfully.              
 18e:	20 91 03 01 	lds	r18, 0x0103
 192:	20 ff       	sbrs	r18, 0
 194:	12 c0       	rjmp	.+36     	; 0x1ba <TWI_Get_Data_From_Transceiver+0x34>
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
 196:	66 23       	and	r22, r22
 198:	59 f0       	breq	.+22     	; 0x1b0 <TWI_Get_Data_From_Transceiver+0x2a>
 19a:	26 e0       	ldi	r18, 0x06	; 6
 19c:	31 e0       	ldi	r19, 0x01	; 1
 19e:	a8 2f       	mov	r26, r24
 1a0:	b9 2f       	mov	r27, r25
 1a2:	f9 01       	movw	r30, r18
    {
      msg[ i ] = TWI_buf[ i ];
 1a4:	81 91       	ld	r24, Z+
 1a6:	8d 93       	st	X+, r24
 1a8:	8e 2f       	mov	r24, r30
 1aa:	82 1b       	sub	r24, r18

  while ( TWI_Transceiver_Busy() ) {}             // Wait until TWI is ready for next transmission.

  if( TWI_statusReg.lastTransOK )               // Last transmission completed successfully.              
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
 1ac:	86 17       	cp	r24, r22
 1ae:	d0 f3       	brcs	.-12     	; 0x1a4 <TWI_Get_Data_From_Transceiver+0x1e>
    {
      msg[ i ] = TWI_buf[ i ];
    }
    TWI_statusReg.RxDataInBuf = FALSE;          // Slave Receive data has been read from buffer.
 1b0:	80 91 03 01 	lds	r24, 0x0103
 1b4:	8d 7f       	andi	r24, 0xFD	; 253
 1b6:	80 93 03 01 	sts	0x0103, r24
  }
  return( TWI_statusReg.lastTransOK );                                   
 1ba:	80 91 03 01 	lds	r24, 0x0103
}
 1be:	81 70       	andi	r24, 0x01	; 1
 1c0:	08 95       	ret

000001c2 <__vector_24>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
 1c2:	1f 92       	push	r1
 1c4:	0f 92       	push	r0
 1c6:	0f b6       	in	r0, 0x3f	; 63
 1c8:	0f 92       	push	r0
 1ca:	11 24       	eor	r1, r1
 1cc:	8f 93       	push	r24
 1ce:	9f 93       	push	r25
 1d0:	ef 93       	push	r30
 1d2:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 1d4:	80 91 b9 00 	lds	r24, 0x00B9
 1d8:	80 39       	cpi	r24, 0x90	; 144
 1da:	09 f4       	brne	.+2      	; 0x1de <__vector_24+0x1c>
 1dc:	63 c0       	rjmp	.+198    	; 0x2a4 <__vector_24+0xe2>
 1de:	90 f4       	brcc	.+36     	; 0x204 <__vector_24+0x42>
 1e0:	80 37       	cpi	r24, 0x70	; 112
 1e2:	09 f4       	brne	.+2      	; 0x1e6 <__vector_24+0x24>
 1e4:	4c c0       	rjmp	.+152    	; 0x27e <__vector_24+0xbc>
 1e6:	38 f4       	brcc	.+14     	; 0x1f6 <__vector_24+0x34>
 1e8:	88 23       	and	r24, r24
 1ea:	09 f4       	brne	.+2      	; 0x1ee <__vector_24+0x2c>
 1ec:	79 c0       	rjmp	.+242    	; 0x2e0 <__vector_24+0x11e>
 1ee:	80 36       	cpi	r24, 0x60	; 96
 1f0:	09 f4       	brne	.+2      	; 0x1f4 <__vector_24+0x32>
 1f2:	4a c0       	rjmp	.+148    	; 0x288 <__vector_24+0xc6>
 1f4:	7d c0       	rjmp	.+250    	; 0x2f0 <__vector_24+0x12e>
 1f6:	80 38       	cpi	r24, 0x80	; 128
 1f8:	09 f4       	brne	.+2      	; 0x1fc <__vector_24+0x3a>
 1fa:	54 c0       	rjmp	.+168    	; 0x2a4 <__vector_24+0xe2>
 1fc:	88 38       	cpi	r24, 0x88	; 136
 1fe:	09 f4       	brne	.+2      	; 0x202 <__vector_24+0x40>
 200:	6f c0       	rjmp	.+222    	; 0x2e0 <__vector_24+0x11e>
 202:	76 c0       	rjmp	.+236    	; 0x2f0 <__vector_24+0x12e>
 204:	88 3a       	cpi	r24, 0xA8	; 168
 206:	81 f0       	breq	.+32     	; 0x228 <__vector_24+0x66>
 208:	38 f4       	brcc	.+14     	; 0x218 <__vector_24+0x56>
 20a:	88 39       	cpi	r24, 0x98	; 152
 20c:	09 f4       	brne	.+2      	; 0x210 <__vector_24+0x4e>
 20e:	68 c0       	rjmp	.+208    	; 0x2e0 <__vector_24+0x11e>
 210:	80 3a       	cpi	r24, 0xA0	; 160
 212:	09 f4       	brne	.+2      	; 0x216 <__vector_24+0x54>
 214:	5f c0       	rjmp	.+190    	; 0x2d4 <__vector_24+0x112>
 216:	6c c0       	rjmp	.+216    	; 0x2f0 <__vector_24+0x12e>
 218:	80 3c       	cpi	r24, 0xC0	; 192
 21a:	d9 f0       	breq	.+54     	; 0x252 <__vector_24+0x90>
 21c:	88 3c       	cpi	r24, 0xC8	; 200
 21e:	09 f4       	brne	.+2      	; 0x222 <__vector_24+0x60>
 220:	5f c0       	rjmp	.+190    	; 0x2e0 <__vector_24+0x11e>
 222:	88 3b       	cpi	r24, 0xB8	; 184
 224:	19 f0       	breq	.+6      	; 0x22c <__vector_24+0x6a>
 226:	64 c0       	rjmp	.+200    	; 0x2f0 <__vector_24+0x12e>
  {
    case TWI_STX_ADR_ACK:            // Own SLA+R has been received; ACK has been returned
      TWI_bufPtr   = 0;                                 // Set buffer pointer to first data location
 228:	10 92 02 01 	sts	0x0102, r1
    case TWI_STX_DATA_ACK:           // Data byte in TWDR has been transmitted; ACK has been received
      TWDR = TWI_buf[TWI_bufPtr++];
 22c:	e0 91 02 01 	lds	r30, 0x0102
 230:	81 e0       	ldi	r24, 0x01	; 1
 232:	8e 0f       	add	r24, r30
 234:	80 93 02 01 	sts	0x0102, r24
 238:	f0 e0       	ldi	r31, 0x00	; 0
 23a:	ea 5f       	subi	r30, 0xFA	; 250
 23c:	fe 4f       	sbci	r31, 0xFE	; 254
 23e:	80 81       	ld	r24, Z
 240:	80 93 bb 00 	sts	0x00BB, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 244:	85 ec       	ldi	r24, 0xC5	; 197
 246:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interrupt and clear the flag to send byte
             (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // 
             (0<<TWWC);                                 //
      TWI_busy = 1;
 24a:	81 e0       	ldi	r24, 0x01	; 1
 24c:	80 93 04 01 	sts	0x0104, r24
      break;
 250:	58 c0       	rjmp	.+176    	; 0x302 <__stack+0x3>
    case TWI_STX_DATA_NACK:          // Data byte in TWDR has been transmitted; NACK has been received. 
                                     // I.e. this could be the end of the transmission.
      if (TWI_bufPtr == TWI_msgSize) // Have we transceived all expected data?
 252:	90 91 02 01 	lds	r25, 0x0102
 256:	80 91 05 01 	lds	r24, 0x0105
 25a:	98 13       	cpse	r25, r24
 25c:	06 c0       	rjmp	.+12     	; 0x26a <__vector_24+0xa8>
      {
        TWI_statusReg.lastTransOK = TRUE;               // Set status bits to completed successfully. 
 25e:	80 91 03 01 	lds	r24, 0x0103
 262:	81 60       	ori	r24, 0x01	; 1
 264:	80 93 03 01 	sts	0x0103, r24
 268:	04 c0       	rjmp	.+8      	; 0x272 <__vector_24+0xb0>
      } 
      else                          // Master has sent a NACK before all data where sent.
      {
        TWI_state = TWSR;                               // Store TWI State as error message.      
 26a:	80 91 b9 00 	lds	r24, 0x00B9
 26e:	80 93 00 01 	sts	0x0100, r24
      }        
                                                        
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 272:	85 ec       	ldi	r24, 0xC5	; 197
 274:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Keep interrupt enabled and clear the flag
             (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Answer on next address match
             (0<<TWWC);                                 //
      
      TWI_busy = 0;   // Transmit is finished, we are not busy anymore
 278:	10 92 04 01 	sts	0x0104, r1
      break;     
 27c:	42 c0       	rjmp	.+132    	; 0x302 <__stack+0x3>
    case TWI_SRX_GEN_ACK:            // General call address has been received; ACK has been returned

      TWI_statusReg.genAddressCall = TRUE;
 27e:	80 91 03 01 	lds	r24, 0x0103
 282:	84 60       	ori	r24, 0x04	; 4
 284:	80 93 03 01 	sts	0x0103, r24
    case TWI_SRX_ADR_ACK:            // Own SLA+W has been received ACK has been returned

                                                        // Don't need to clear TWI_S_statusRegister.generalAddressCall due to that it is the default state.
      TWI_statusReg.RxDataInBuf = TRUE;      
 288:	80 91 03 01 	lds	r24, 0x0103
 28c:	82 60       	ori	r24, 0x02	; 2
 28e:	80 93 03 01 	sts	0x0103, r24
      TWI_bufPtr   = 0;                                 // Set buffer pointer to first data location
 292:	10 92 02 01 	sts	0x0102, r1
      
                                                        // Reset the TWI Interrupt to wait for a new event.
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 296:	85 ec       	ldi	r24, 0xC5	; 197
 298:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interrupt and clear the flag to send byte
             (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Expect ACK on this transmission
             (0<<TWWC);  
      TWI_busy = 1;
 29c:	81 e0       	ldi	r24, 0x01	; 1
 29e:	80 93 04 01 	sts	0x0104, r24
      
      break;
 2a2:	2f c0       	rjmp	.+94     	; 0x302 <__stack+0x3>
    case TWI_SRX_ADR_DATA_ACK:       // Previously addressed with own SLA+W; data has been received; ACK has been returned
    case TWI_SRX_GEN_DATA_ACK:       // Previously addressed with general call; data has been received; ACK has been returned
      TWI_buf[TWI_bufPtr++]     = TWDR;
 2a4:	e0 91 02 01 	lds	r30, 0x0102
 2a8:	81 e0       	ldi	r24, 0x01	; 1
 2aa:	8e 0f       	add	r24, r30
 2ac:	80 93 02 01 	sts	0x0102, r24
 2b0:	80 91 bb 00 	lds	r24, 0x00BB
 2b4:	f0 e0       	ldi	r31, 0x00	; 0
 2b6:	ea 5f       	subi	r30, 0xFA	; 250
 2b8:	fe 4f       	sbci	r31, 0xFE	; 254
 2ba:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set flag transmission successful.       
 2bc:	80 91 03 01 	lds	r24, 0x0103
 2c0:	81 60       	ori	r24, 0x01	; 1
 2c2:	80 93 03 01 	sts	0x0103, r24
                                                        // Reset the TWI Interrupt to wait for a new event.
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 2c6:	85 ec       	ldi	r24, 0xC5	; 197
 2c8:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interrupt and clear the flag to send byte
             (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after next reception
             (0<<TWWC);                                 // 
      TWI_busy = 1;
 2cc:	81 e0       	ldi	r24, 0x01	; 1
 2ce:	80 93 04 01 	sts	0x0104, r24
      break;
 2d2:	17 c0       	rjmp	.+46     	; 0x302 <__stack+0x3>
    case TWI_SRX_STOP_RESTART:       // A STOP condition or repeated START condition has been received while still addressed as Slave    
                                                        // Enter not addressed mode and listen to address match
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 2d4:	85 ec       	ldi	r24, 0xC5	; 197
 2d6:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable interrupt and clear the flag
             (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Wait for new address match
             (0<<TWWC);                                 //
      
      TWI_busy = 0;  // We are waiting for a new address match, so we are not busy
 2da:	10 92 04 01 	sts	0x0104, r1
      
      break;           
 2de:	11 c0       	rjmp	.+34     	; 0x302 <__stack+0x3>
    case TWI_SRX_ADR_DATA_NACK:      // Previously addressed with own SLA+W; data has been received; NOT ACK has been returned
    case TWI_SRX_GEN_DATA_NACK:      // Previously addressed with general call; data has been received; NOT ACK has been returned
    case TWI_STX_DATA_ACK_LAST_BYTE: // Last data byte in TWDR has been transmitted (TWEA = “0”); ACK has been received
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
      TWI_state = TWSR;                 //Store TWI State as error message, operation also clears noErrors bit
 2e0:	80 91 b9 00 	lds	r24, 0x00B9
 2e4:	80 93 00 01 	sts	0x0100, r24
      TWCR =   (1<<TWSTO)|(1<<TWINT);   //Recover from TWI_BUS_ERROR, this will release the SDA and SCL pins thus enabling other devices to use the bus
 2e8:	80 e9       	ldi	r24, 0x90	; 144
 2ea:	80 93 bc 00 	sts	0x00BC, r24
      break;
 2ee:	09 c0       	rjmp	.+18     	; 0x302 <__stack+0x3>
    default:     
      TWI_state = TWSR;                                 // Store TWI State as error message, operation also clears the Success bit.      
 2f0:	80 91 b9 00 	lds	r24, 0x00B9
 2f4:	80 93 00 01 	sts	0x0100, r24
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 2f8:	85 ec       	ldi	r24, 0xC5	; 197
 2fa:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Keep interrupt enabled and clear the flag
             (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Acknowledge on any new requests.
             (0<<TWWC);                                 //
      
      TWI_busy = 0; // Unknown status, so we wait for a new address match that might be something we can handle
 2fe:	10 92 04 01 	sts	0x0104, r1
  }
}
 302:	ff 91       	pop	r31
 304:	ef 91       	pop	r30
 306:	9f 91       	pop	r25
 308:	8f 91       	pop	r24
 30a:	0f 90       	pop	r0
 30c:	0f be       	out	0x3f, r0	; 63
 30e:	0f 90       	pop	r0
 310:	1f 90       	pop	r1
 312:	18 95       	reti

00000314 <_exit>:
 314:	f8 94       	cli

00000316 <__stop_program>:
 316:	ff cf       	rjmp	.-2      	; 0x316 <__stop_program>
