0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.sim/sim_1/behav/xsim/glbl.v,1735916307,verilog,,,,glbl,,,,,,,,
C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sim_1/new/MIPS_temp_tb.v,1736342127,verilog,,C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sim_1/new/pc_inst_tb.v,,testbench,,,,,,,,
C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sim_1/new/pc_inst_tb.v,1735916307,verilog,,,,pc_inst_tb,,,,,,,,
C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sources_1/imports/source/ALU.v,1736328026,verilog,,C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sources_1/imports/source/ALU_decoder.v,,ALU,,,,,,,,
C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sources_1/imports/source/ALU_decoder.v,1736327631,verilog,,C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sources_1/imports/source/Controller.v,,ALU_decoder,,,,,,,,
C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sources_1/imports/source/Controller.v,1736346611,verilog,,C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v,,Controller,,,,,,,,
C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sources_1/imports/source/INST_MEM.v,1735916307,verilog,,C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sources_1/imports/source/PC.v,,INST_MEM,,,,,,,,
C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sources_1/imports/source/PC.v,1736167155,verilog,,C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sources_1/imports/source/data_memory.v,,PC,,,,,,,,
C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sources_1/imports/source/data_memory.v,1736328021,verilog,,C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sources_1/new/others.v,,data_memory,,,,,,,,
C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sources_1/imports/source/registers.v,1736271965,verilog,,C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sim_1/new/MIPS_temp_tb.v,,registers,,,,,,,,
C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sources_1/new/MIPS_temp.v,1736352633,verilog,,C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sources_1/imports/source/ALU.v,,MIPS,,,,,,,,
C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sources_1/new/others.v,1735972168,verilog,,C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sources_1/imports/source/registers.v,,AndGate;add;mux;shift_left_2;sign_extend,,,,,,,,
