#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jun  2 22:26:33 2022
# Process ID: 63812
# Current directory: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent48604 C:\Users\lenovo\Desktop\Computer Organization Lab\Lab5\IP\Pipeline_CPU\Pipeline_CPU.xpr
# Log file: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/vivado.log
# Journal file: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU\vivado.jou
#-----------------------------------------------------------
start_guopen_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.xpr}
Scanning sources...
FiFinished scanning sourceINFO: [IP_Flow 19-234] Refreshing IP repositories
ININFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP'WAWARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU'.INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'IF_reg_ID_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WAWARNING: [IP_Flow 19-2162] IP 'Pipeline_IF_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
* IP 'Pipeline_IF_0' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more informationopen_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 770.922 ; gain = 110.957
update_compile_order -fileset sources_1
eupgrade_ip -vlnv xilinx.com:user:Pipeline_IF:1.0 [get_ips  Pipeline_IF_0] -log ip_upgrade.log
Upgrading 'Pipeline_IF_0'
INFO: [IP_Flow 19-1972] Upgraded Pipeline_IF_0 from Pipeline_IF_v1_0 1.0 to Pipeline_IF_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dis'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Pipeline_IF_0'. These changes may impact your design.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Pipeline_IF_0'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'Pipeline_IF_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Pipeline_IF_0] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/Pipeline_IF_0/Pipeline_IF_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Pipeline_IF_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Pipeline_IF_0'...
export_ip_user_files -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/Pipeline_IF_0/Pipeline_IF_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/Pipeline_IF_0/Pipeline_IF_0.xci}}] -directory {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.ip_user_files} -ipstatic_source_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:user:IF_reg_ID:1.0 [get_ips  IF_reg_ID_0] -log ip_upgrade.log
Upgrading 'IF_reg_ID_0'
INFO: [IP_Flow 19-1972] Upgraded IF_reg_ID_0 from IF_reg_ID_v1_0 1.0 to IF_reg_ID_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'dis_ID'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'IF_reg_ID_0'. These changes may impact your design.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IF_reg_ID_0'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IF_reg_ID_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips IF_reg_ID_0] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/IF_reg_ID_0/IF_reg_ID_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IF_reg_ID_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IF_reg_ID_0'...
export_ip_user_files -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/IF_reg_ID_0/IF_reg_ID_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/IF_reg_ID_0/IF_reg_ID_0.xci}}] -directory {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.ip_user_files} -ipstatic_source_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab5/IP/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  2 23:13:32 2022...
