// Seed: 3247921281
module module_0 (
    output uwire id_0,
    output uwire id_1
);
  assign module_2.type_9 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wor id_8,
    input tri1 id_9
    , id_12,
    output supply1 id_10
);
  assign id_12 = id_6;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
program module_2 (
    input tri1 id_0
    , id_5,
    output tri id_1,
    output supply1 id_2,
    output wire id_3
);
  wire id_6;
  integer id_7;
  logic [7:0] id_8;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign id_8['h0] = (1);
endprogram
