--Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------
--Tool Version: Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
--Date        : Tue Dec 15 06:53:57 2015
--Host        : MTMohammadat-PC running 64-bit Service Pack 1  (build 7601)
--Command     : generate_target design_1.bd
--Design      : design_1
--Purpose     : IP block netlist
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_1IH4NF4 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m00_couplers_imp_1IH4NF4;

architecture STRUCTURE of m00_couplers_imp_1IH4NF4 is
  signal m00_couplers_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m00_couplers_to_m00_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m00_couplers_to_m00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m00_couplers_to_m00_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m00_couplers_to_m00_couplers_AWVALID(0);
  M_AXI_bready(0) <= m00_couplers_to_m00_couplers_BREADY(0);
  M_AXI_rready(0) <= m00_couplers_to_m00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m00_couplers_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m00_couplers_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m00_couplers_to_m00_couplers_WVALID(0);
  S_AXI_arready(0) <= m00_couplers_to_m00_couplers_ARREADY(0);
  S_AXI_awready(0) <= m00_couplers_to_m00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_m00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m00_couplers_to_m00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m00_couplers_to_m00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_m00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m00_couplers_to_m00_couplers_RVALID(0);
  S_AXI_wready(0) <= m00_couplers_to_m00_couplers_WREADY(0);
  m00_couplers_to_m00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m00_couplers_to_m00_couplers_ARREADY(0) <= M_AXI_arready(0);
  m00_couplers_to_m00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m00_couplers_to_m00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m00_couplers_to_m00_couplers_AWREADY(0) <= M_AXI_awready(0);
  m00_couplers_to_m00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m00_couplers_to_m00_couplers_BREADY(0) <= S_AXI_bready(0);
  m00_couplers_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m00_couplers_to_m00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m00_couplers_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m00_couplers_to_m00_couplers_RREADY(0) <= S_AXI_rready(0);
  m00_couplers_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m00_couplers_to_m00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m00_couplers_to_m00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m00_couplers_to_m00_couplers_WREADY(0) <= M_AXI_wready(0);
  m00_couplers_to_m00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m00_couplers_to_m00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_1VBSD43 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m00_couplers_imp_1VBSD43;

architecture STRUCTURE of m00_couplers_imp_1VBSD43 is
  signal m00_couplers_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m00_couplers_to_m00_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m00_couplers_to_m00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m00_couplers_to_m00_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m00_couplers_to_m00_couplers_AWVALID(0);
  M_AXI_bready(0) <= m00_couplers_to_m00_couplers_BREADY(0);
  M_AXI_rready(0) <= m00_couplers_to_m00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m00_couplers_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m00_couplers_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m00_couplers_to_m00_couplers_WVALID(0);
  S_AXI_arready(0) <= m00_couplers_to_m00_couplers_ARREADY(0);
  S_AXI_awready(0) <= m00_couplers_to_m00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_m00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m00_couplers_to_m00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m00_couplers_to_m00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_m00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m00_couplers_to_m00_couplers_RVALID(0);
  S_AXI_wready(0) <= m00_couplers_to_m00_couplers_WREADY(0);
  m00_couplers_to_m00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m00_couplers_to_m00_couplers_ARREADY(0) <= M_AXI_arready(0);
  m00_couplers_to_m00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m00_couplers_to_m00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m00_couplers_to_m00_couplers_AWREADY(0) <= M_AXI_awready(0);
  m00_couplers_to_m00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m00_couplers_to_m00_couplers_BREADY(0) <= S_AXI_bready(0);
  m00_couplers_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m00_couplers_to_m00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m00_couplers_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m00_couplers_to_m00_couplers_RREADY(0) <= S_AXI_rready(0);
  m00_couplers_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m00_couplers_to_m00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m00_couplers_to_m00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m00_couplers_to_m00_couplers_WREADY(0) <= M_AXI_wready(0);
  m00_couplers_to_m00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m00_couplers_to_m00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_8RVYHO is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m00_couplers_imp_8RVYHO;

architecture STRUCTURE of m00_couplers_imp_8RVYHO is
  signal m00_couplers_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m00_couplers_to_m00_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m00_couplers_to_m00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m00_couplers_to_m00_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m00_couplers_to_m00_couplers_AWVALID(0);
  M_AXI_bready(0) <= m00_couplers_to_m00_couplers_BREADY(0);
  M_AXI_rready(0) <= m00_couplers_to_m00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m00_couplers_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m00_couplers_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m00_couplers_to_m00_couplers_WVALID(0);
  S_AXI_arready(0) <= m00_couplers_to_m00_couplers_ARREADY(0);
  S_AXI_awready(0) <= m00_couplers_to_m00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_m00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m00_couplers_to_m00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m00_couplers_to_m00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_m00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m00_couplers_to_m00_couplers_RVALID(0);
  S_AXI_wready(0) <= m00_couplers_to_m00_couplers_WREADY(0);
  m00_couplers_to_m00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m00_couplers_to_m00_couplers_ARREADY(0) <= M_AXI_arready(0);
  m00_couplers_to_m00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m00_couplers_to_m00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m00_couplers_to_m00_couplers_AWREADY(0) <= M_AXI_awready(0);
  m00_couplers_to_m00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m00_couplers_to_m00_couplers_BREADY(0) <= S_AXI_bready(0);
  m00_couplers_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m00_couplers_to_m00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m00_couplers_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m00_couplers_to_m00_couplers_RREADY(0) <= S_AXI_rready(0);
  m00_couplers_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m00_couplers_to_m00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m00_couplers_to_m00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m00_couplers_to_m00_couplers_WREADY(0) <= M_AXI_wready(0);
  m00_couplers_to_m00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m00_couplers_to_m00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_BHSVJJ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m00_couplers_imp_BHSVJJ;

architecture STRUCTURE of m00_couplers_imp_BHSVJJ is
  signal m00_couplers_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m00_couplers_to_m00_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m00_couplers_to_m00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m00_couplers_to_m00_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m00_couplers_to_m00_couplers_AWVALID(0);
  M_AXI_bready(0) <= m00_couplers_to_m00_couplers_BREADY(0);
  M_AXI_rready(0) <= m00_couplers_to_m00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m00_couplers_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m00_couplers_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m00_couplers_to_m00_couplers_WVALID(0);
  S_AXI_arready(0) <= m00_couplers_to_m00_couplers_ARREADY(0);
  S_AXI_awready(0) <= m00_couplers_to_m00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_m00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m00_couplers_to_m00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m00_couplers_to_m00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_m00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m00_couplers_to_m00_couplers_RVALID(0);
  S_AXI_wready(0) <= m00_couplers_to_m00_couplers_WREADY(0);
  m00_couplers_to_m00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m00_couplers_to_m00_couplers_ARREADY(0) <= M_AXI_arready(0);
  m00_couplers_to_m00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m00_couplers_to_m00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m00_couplers_to_m00_couplers_AWREADY(0) <= M_AXI_awready(0);
  m00_couplers_to_m00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m00_couplers_to_m00_couplers_BREADY(0) <= S_AXI_bready(0);
  m00_couplers_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m00_couplers_to_m00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m00_couplers_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m00_couplers_to_m00_couplers_RREADY(0) <= S_AXI_rready(0);
  m00_couplers_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m00_couplers_to_m00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m00_couplers_to_m00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m00_couplers_to_m00_couplers_WREADY(0) <= M_AXI_wready(0);
  m00_couplers_to_m00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m00_couplers_to_m00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_J0K095 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m00_couplers_imp_J0K095;

architecture STRUCTURE of m00_couplers_imp_J0K095 is
  signal m00_couplers_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m00_couplers_to_m00_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m00_couplers_to_m00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m00_couplers_to_m00_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m00_couplers_to_m00_couplers_AWVALID(0);
  M_AXI_bready(0) <= m00_couplers_to_m00_couplers_BREADY(0);
  M_AXI_rready(0) <= m00_couplers_to_m00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m00_couplers_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m00_couplers_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m00_couplers_to_m00_couplers_WVALID(0);
  S_AXI_arready(0) <= m00_couplers_to_m00_couplers_ARREADY(0);
  S_AXI_awready(0) <= m00_couplers_to_m00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_m00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m00_couplers_to_m00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m00_couplers_to_m00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_m00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m00_couplers_to_m00_couplers_RVALID(0);
  S_AXI_wready(0) <= m00_couplers_to_m00_couplers_WREADY(0);
  m00_couplers_to_m00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m00_couplers_to_m00_couplers_ARREADY(0) <= M_AXI_arready(0);
  m00_couplers_to_m00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m00_couplers_to_m00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m00_couplers_to_m00_couplers_AWREADY(0) <= M_AXI_awready(0);
  m00_couplers_to_m00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m00_couplers_to_m00_couplers_BREADY(0) <= S_AXI_bready(0);
  m00_couplers_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m00_couplers_to_m00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m00_couplers_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m00_couplers_to_m00_couplers_RREADY(0) <= S_AXI_rready(0);
  m00_couplers_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m00_couplers_to_m00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m00_couplers_to_m00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m00_couplers_to_m00_couplers_WREADY(0) <= M_AXI_wready(0);
  m00_couplers_to_m00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m00_couplers_to_m00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_VRIGFU is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m00_couplers_imp_VRIGFU;

architecture STRUCTURE of m00_couplers_imp_VRIGFU is
  signal m00_couplers_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m00_couplers_to_m00_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m00_couplers_to_m00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m00_couplers_to_m00_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m00_couplers_to_m00_couplers_AWVALID(0);
  M_AXI_bready(0) <= m00_couplers_to_m00_couplers_BREADY(0);
  M_AXI_rready(0) <= m00_couplers_to_m00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m00_couplers_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m00_couplers_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m00_couplers_to_m00_couplers_WVALID(0);
  S_AXI_arready(0) <= m00_couplers_to_m00_couplers_ARREADY(0);
  S_AXI_awready(0) <= m00_couplers_to_m00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_m00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m00_couplers_to_m00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m00_couplers_to_m00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_m00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m00_couplers_to_m00_couplers_RVALID(0);
  S_AXI_wready(0) <= m00_couplers_to_m00_couplers_WREADY(0);
  m00_couplers_to_m00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m00_couplers_to_m00_couplers_ARREADY(0) <= M_AXI_arready(0);
  m00_couplers_to_m00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m00_couplers_to_m00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m00_couplers_to_m00_couplers_AWREADY(0) <= M_AXI_awready(0);
  m00_couplers_to_m00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m00_couplers_to_m00_couplers_BREADY(0) <= S_AXI_bready(0);
  m00_couplers_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m00_couplers_to_m00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m00_couplers_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m00_couplers_to_m00_couplers_RREADY(0) <= S_AXI_rready(0);
  m00_couplers_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m00_couplers_to_m00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m00_couplers_to_m00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m00_couplers_to_m00_couplers_WREADY(0) <= M_AXI_wready(0);
  m00_couplers_to_m00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m00_couplers_to_m00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_17LSUVV is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m01_couplers_imp_17LSUVV;

architecture STRUCTURE of m01_couplers_imp_17LSUVV is
  signal m01_couplers_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m01_couplers_to_m01_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m01_couplers_to_m01_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m01_couplers_to_m01_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m01_couplers_to_m01_couplers_AWVALID(0);
  M_AXI_bready(0) <= m01_couplers_to_m01_couplers_BREADY(0);
  M_AXI_rready(0) <= m01_couplers_to_m01_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m01_couplers_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m01_couplers_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m01_couplers_to_m01_couplers_WVALID(0);
  S_AXI_arready(0) <= m01_couplers_to_m01_couplers_ARREADY(0);
  S_AXI_awready(0) <= m01_couplers_to_m01_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_m01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m01_couplers_to_m01_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m01_couplers_to_m01_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_m01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m01_couplers_to_m01_couplers_RVALID(0);
  S_AXI_wready(0) <= m01_couplers_to_m01_couplers_WREADY(0);
  m01_couplers_to_m01_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m01_couplers_to_m01_couplers_ARREADY(0) <= M_AXI_arready(0);
  m01_couplers_to_m01_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m01_couplers_to_m01_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m01_couplers_to_m01_couplers_AWREADY(0) <= M_AXI_awready(0);
  m01_couplers_to_m01_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m01_couplers_to_m01_couplers_BREADY(0) <= S_AXI_bready(0);
  m01_couplers_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m01_couplers_to_m01_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m01_couplers_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m01_couplers_to_m01_couplers_RREADY(0) <= S_AXI_rready(0);
  m01_couplers_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m01_couplers_to_m01_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m01_couplers_to_m01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m01_couplers_to_m01_couplers_WREADY(0) <= M_AXI_wready(0);
  m01_couplers_to_m01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m01_couplers_to_m01_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_1BOLZU0 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m01_couplers_imp_1BOLZU0;

architecture STRUCTURE of m01_couplers_imp_1BOLZU0 is
  signal m01_couplers_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m01_couplers_to_m01_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m01_couplers_to_m01_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m01_couplers_to_m01_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m01_couplers_to_m01_couplers_AWVALID(0);
  M_AXI_bready(0) <= m01_couplers_to_m01_couplers_BREADY(0);
  M_AXI_rready(0) <= m01_couplers_to_m01_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m01_couplers_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m01_couplers_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m01_couplers_to_m01_couplers_WVALID(0);
  S_AXI_arready(0) <= m01_couplers_to_m01_couplers_ARREADY(0);
  S_AXI_awready(0) <= m01_couplers_to_m01_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_m01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m01_couplers_to_m01_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m01_couplers_to_m01_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_m01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m01_couplers_to_m01_couplers_RVALID(0);
  S_AXI_wready(0) <= m01_couplers_to_m01_couplers_WREADY(0);
  m01_couplers_to_m01_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m01_couplers_to_m01_couplers_ARREADY(0) <= M_AXI_arready(0);
  m01_couplers_to_m01_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m01_couplers_to_m01_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m01_couplers_to_m01_couplers_AWREADY(0) <= M_AXI_awready(0);
  m01_couplers_to_m01_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m01_couplers_to_m01_couplers_BREADY(0) <= S_AXI_bready(0);
  m01_couplers_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m01_couplers_to_m01_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m01_couplers_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m01_couplers_to_m01_couplers_RREADY(0) <= S_AXI_rready(0);
  m01_couplers_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m01_couplers_to_m01_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m01_couplers_to_m01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m01_couplers_to_m01_couplers_WREADY(0) <= M_AXI_wready(0);
  m01_couplers_to_m01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m01_couplers_to_m01_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_1J09HLA is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m01_couplers_imp_1J09HLA;

architecture STRUCTURE of m01_couplers_imp_1J09HLA is
  signal m01_couplers_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m01_couplers_to_m01_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m01_couplers_to_m01_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m01_couplers_to_m01_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m01_couplers_to_m01_couplers_AWVALID(0);
  M_AXI_bready(0) <= m01_couplers_to_m01_couplers_BREADY(0);
  M_AXI_rready(0) <= m01_couplers_to_m01_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m01_couplers_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m01_couplers_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m01_couplers_to_m01_couplers_WVALID(0);
  S_AXI_arready(0) <= m01_couplers_to_m01_couplers_ARREADY(0);
  S_AXI_awready(0) <= m01_couplers_to_m01_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_m01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m01_couplers_to_m01_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m01_couplers_to_m01_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_m01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m01_couplers_to_m01_couplers_RVALID(0);
  S_AXI_wready(0) <= m01_couplers_to_m01_couplers_WREADY(0);
  m01_couplers_to_m01_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m01_couplers_to_m01_couplers_ARREADY(0) <= M_AXI_arready(0);
  m01_couplers_to_m01_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m01_couplers_to_m01_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m01_couplers_to_m01_couplers_AWREADY(0) <= M_AXI_awready(0);
  m01_couplers_to_m01_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m01_couplers_to_m01_couplers_BREADY(0) <= S_AXI_bready(0);
  m01_couplers_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m01_couplers_to_m01_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m01_couplers_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m01_couplers_to_m01_couplers_RREADY(0) <= S_AXI_rready(0);
  m01_couplers_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m01_couplers_to_m01_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m01_couplers_to_m01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m01_couplers_to_m01_couplers_WREADY(0) <= M_AXI_wready(0);
  m01_couplers_to_m01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m01_couplers_to_m01_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_1UTB3Y5 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m01_couplers_imp_1UTB3Y5;

architecture STRUCTURE of m01_couplers_imp_1UTB3Y5 is
  signal m01_couplers_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m01_couplers_to_m01_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m01_couplers_to_m01_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m01_couplers_to_m01_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m01_couplers_to_m01_couplers_AWVALID(0);
  M_AXI_bready(0) <= m01_couplers_to_m01_couplers_BREADY(0);
  M_AXI_rready(0) <= m01_couplers_to_m01_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m01_couplers_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m01_couplers_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m01_couplers_to_m01_couplers_WVALID(0);
  S_AXI_arready(0) <= m01_couplers_to_m01_couplers_ARREADY(0);
  S_AXI_awready(0) <= m01_couplers_to_m01_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_m01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m01_couplers_to_m01_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m01_couplers_to_m01_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_m01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m01_couplers_to_m01_couplers_RVALID(0);
  S_AXI_wready(0) <= m01_couplers_to_m01_couplers_WREADY(0);
  m01_couplers_to_m01_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m01_couplers_to_m01_couplers_ARREADY(0) <= M_AXI_arready(0);
  m01_couplers_to_m01_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m01_couplers_to_m01_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m01_couplers_to_m01_couplers_AWREADY(0) <= M_AXI_awready(0);
  m01_couplers_to_m01_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m01_couplers_to_m01_couplers_BREADY(0) <= S_AXI_bready(0);
  m01_couplers_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m01_couplers_to_m01_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m01_couplers_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m01_couplers_to_m01_couplers_RREADY(0) <= S_AXI_rready(0);
  m01_couplers_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m01_couplers_to_m01_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m01_couplers_to_m01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m01_couplers_to_m01_couplers_WREADY(0) <= M_AXI_wready(0);
  m01_couplers_to_m01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m01_couplers_to_m01_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_8B9EV6 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m01_couplers_imp_8B9EV6;

architecture STRUCTURE of m01_couplers_imp_8B9EV6 is
  signal m01_couplers_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m01_couplers_to_m01_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m01_couplers_to_m01_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m01_couplers_to_m01_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m01_couplers_to_m01_couplers_AWVALID(0);
  M_AXI_bready(0) <= m01_couplers_to_m01_couplers_BREADY(0);
  M_AXI_rready(0) <= m01_couplers_to_m01_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m01_couplers_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m01_couplers_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m01_couplers_to_m01_couplers_WVALID(0);
  S_AXI_arready(0) <= m01_couplers_to_m01_couplers_ARREADY(0);
  S_AXI_awready(0) <= m01_couplers_to_m01_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_m01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m01_couplers_to_m01_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m01_couplers_to_m01_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_m01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m01_couplers_to_m01_couplers_RVALID(0);
  S_AXI_wready(0) <= m01_couplers_to_m01_couplers_WREADY(0);
  m01_couplers_to_m01_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m01_couplers_to_m01_couplers_ARREADY(0) <= M_AXI_arready(0);
  m01_couplers_to_m01_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m01_couplers_to_m01_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m01_couplers_to_m01_couplers_AWREADY(0) <= M_AXI_awready(0);
  m01_couplers_to_m01_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m01_couplers_to_m01_couplers_BREADY(0) <= S_AXI_bready(0);
  m01_couplers_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m01_couplers_to_m01_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m01_couplers_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m01_couplers_to_m01_couplers_RREADY(0) <= S_AXI_rready(0);
  m01_couplers_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m01_couplers_to_m01_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m01_couplers_to_m01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m01_couplers_to_m01_couplers_WREADY(0) <= M_AXI_wready(0);
  m01_couplers_to_m01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m01_couplers_to_m01_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_BXSMLT is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m01_couplers_imp_BXSMLT;

architecture STRUCTURE of m01_couplers_imp_BXSMLT is
  signal m01_couplers_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m01_couplers_to_m01_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m01_couplers_to_m01_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m01_couplers_to_m01_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m01_couplers_to_m01_couplers_AWVALID(0);
  M_AXI_bready(0) <= m01_couplers_to_m01_couplers_BREADY(0);
  M_AXI_rready(0) <= m01_couplers_to_m01_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m01_couplers_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m01_couplers_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m01_couplers_to_m01_couplers_WVALID(0);
  S_AXI_arready(0) <= m01_couplers_to_m01_couplers_ARREADY(0);
  S_AXI_awready(0) <= m01_couplers_to_m01_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_m01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m01_couplers_to_m01_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m01_couplers_to_m01_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_m01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m01_couplers_to_m01_couplers_RVALID(0);
  S_AXI_wready(0) <= m01_couplers_to_m01_couplers_WREADY(0);
  m01_couplers_to_m01_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m01_couplers_to_m01_couplers_ARREADY(0) <= M_AXI_arready(0);
  m01_couplers_to_m01_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m01_couplers_to_m01_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m01_couplers_to_m01_couplers_AWREADY(0) <= M_AXI_awready(0);
  m01_couplers_to_m01_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m01_couplers_to_m01_couplers_BREADY(0) <= S_AXI_bready(0);
  m01_couplers_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m01_couplers_to_m01_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m01_couplers_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m01_couplers_to_m01_couplers_RREADY(0) <= S_AXI_rready(0);
  m01_couplers_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m01_couplers_to_m01_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m01_couplers_to_m01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m01_couplers_to_m01_couplers_WREADY(0) <= M_AXI_wready(0);
  m01_couplers_to_m01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m01_couplers_to_m01_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_1HOW64Z is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m02_couplers_imp_1HOW64Z;

architecture STRUCTURE of m02_couplers_imp_1HOW64Z is
  signal m02_couplers_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m02_couplers_to_m02_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m02_couplers_to_m02_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m02_couplers_to_m02_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m02_couplers_to_m02_couplers_AWVALID(0);
  M_AXI_bready(0) <= m02_couplers_to_m02_couplers_BREADY(0);
  M_AXI_rready(0) <= m02_couplers_to_m02_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m02_couplers_to_m02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m02_couplers_to_m02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m02_couplers_to_m02_couplers_WVALID(0);
  S_AXI_arready(0) <= m02_couplers_to_m02_couplers_ARREADY(0);
  S_AXI_awready(0) <= m02_couplers_to_m02_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_m02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m02_couplers_to_m02_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m02_couplers_to_m02_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_m02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m02_couplers_to_m02_couplers_RVALID(0);
  S_AXI_wready(0) <= m02_couplers_to_m02_couplers_WREADY(0);
  m02_couplers_to_m02_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m02_couplers_to_m02_couplers_ARREADY(0) <= M_AXI_arready(0);
  m02_couplers_to_m02_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m02_couplers_to_m02_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m02_couplers_to_m02_couplers_AWREADY(0) <= M_AXI_awready(0);
  m02_couplers_to_m02_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m02_couplers_to_m02_couplers_BREADY(0) <= S_AXI_bready(0);
  m02_couplers_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m02_couplers_to_m02_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m02_couplers_to_m02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m02_couplers_to_m02_couplers_RREADY(0) <= S_AXI_rready(0);
  m02_couplers_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m02_couplers_to_m02_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m02_couplers_to_m02_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m02_couplers_to_m02_couplers_WREADY(0) <= M_AXI_wready(0);
  m02_couplers_to_m02_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m02_couplers_to_m02_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_1WNPSKG is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m02_couplers_imp_1WNPSKG;

architecture STRUCTURE of m02_couplers_imp_1WNPSKG is
  signal m02_couplers_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m02_couplers_to_m02_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m02_couplers_to_m02_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m02_couplers_to_m02_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m02_couplers_to_m02_couplers_AWVALID(0);
  M_AXI_bready(0) <= m02_couplers_to_m02_couplers_BREADY(0);
  M_AXI_rready(0) <= m02_couplers_to_m02_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m02_couplers_to_m02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m02_couplers_to_m02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m02_couplers_to_m02_couplers_WVALID(0);
  S_AXI_arready(0) <= m02_couplers_to_m02_couplers_ARREADY(0);
  S_AXI_awready(0) <= m02_couplers_to_m02_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_m02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m02_couplers_to_m02_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m02_couplers_to_m02_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_m02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m02_couplers_to_m02_couplers_RVALID(0);
  S_AXI_wready(0) <= m02_couplers_to_m02_couplers_WREADY(0);
  m02_couplers_to_m02_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m02_couplers_to_m02_couplers_ARREADY(0) <= M_AXI_arready(0);
  m02_couplers_to_m02_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m02_couplers_to_m02_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m02_couplers_to_m02_couplers_AWREADY(0) <= M_AXI_awready(0);
  m02_couplers_to_m02_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m02_couplers_to_m02_couplers_BREADY(0) <= S_AXI_bready(0);
  m02_couplers_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m02_couplers_to_m02_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m02_couplers_to_m02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m02_couplers_to_m02_couplers_RREADY(0) <= S_AXI_rready(0);
  m02_couplers_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m02_couplers_to_m02_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m02_couplers_to_m02_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m02_couplers_to_m02_couplers_WREADY(0) <= M_AXI_wready(0);
  m02_couplers_to_m02_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m02_couplers_to_m02_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_7ANRHB is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m02_couplers_imp_7ANRHB;

architecture STRUCTURE of m02_couplers_imp_7ANRHB is
  signal m02_couplers_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m02_couplers_to_m02_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m02_couplers_to_m02_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m02_couplers_to_m02_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m02_couplers_to_m02_couplers_AWVALID(0);
  M_AXI_bready(0) <= m02_couplers_to_m02_couplers_BREADY(0);
  M_AXI_rready(0) <= m02_couplers_to_m02_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m02_couplers_to_m02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m02_couplers_to_m02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m02_couplers_to_m02_couplers_WVALID(0);
  S_AXI_arready(0) <= m02_couplers_to_m02_couplers_ARREADY(0);
  S_AXI_awready(0) <= m02_couplers_to_m02_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_m02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m02_couplers_to_m02_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m02_couplers_to_m02_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_m02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m02_couplers_to_m02_couplers_RVALID(0);
  S_AXI_wready(0) <= m02_couplers_to_m02_couplers_WREADY(0);
  m02_couplers_to_m02_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m02_couplers_to_m02_couplers_ARREADY(0) <= M_AXI_arready(0);
  m02_couplers_to_m02_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m02_couplers_to_m02_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m02_couplers_to_m02_couplers_AWREADY(0) <= M_AXI_awready(0);
  m02_couplers_to_m02_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m02_couplers_to_m02_couplers_BREADY(0) <= S_AXI_bready(0);
  m02_couplers_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m02_couplers_to_m02_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m02_couplers_to_m02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m02_couplers_to_m02_couplers_RREADY(0) <= S_AXI_rready(0);
  m02_couplers_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m02_couplers_to_m02_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m02_couplers_to_m02_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m02_couplers_to_m02_couplers_WREADY(0) <= M_AXI_wready(0);
  m02_couplers_to_m02_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m02_couplers_to_m02_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_CEQ698 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m02_couplers_imp_CEQ698;

architecture STRUCTURE of m02_couplers_imp_CEQ698 is
  signal m02_couplers_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m02_couplers_to_m02_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m02_couplers_to_m02_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m02_couplers_to_m02_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m02_couplers_to_m02_couplers_AWVALID(0);
  M_AXI_bready(0) <= m02_couplers_to_m02_couplers_BREADY(0);
  M_AXI_rready(0) <= m02_couplers_to_m02_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m02_couplers_to_m02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m02_couplers_to_m02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m02_couplers_to_m02_couplers_WVALID(0);
  S_AXI_arready(0) <= m02_couplers_to_m02_couplers_ARREADY(0);
  S_AXI_awready(0) <= m02_couplers_to_m02_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_m02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m02_couplers_to_m02_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m02_couplers_to_m02_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_m02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m02_couplers_to_m02_couplers_RVALID(0);
  S_AXI_wready(0) <= m02_couplers_to_m02_couplers_WREADY(0);
  m02_couplers_to_m02_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m02_couplers_to_m02_couplers_ARREADY(0) <= M_AXI_arready(0);
  m02_couplers_to_m02_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m02_couplers_to_m02_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m02_couplers_to_m02_couplers_AWREADY(0) <= M_AXI_awready(0);
  m02_couplers_to_m02_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m02_couplers_to_m02_couplers_BREADY(0) <= S_AXI_bready(0);
  m02_couplers_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m02_couplers_to_m02_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m02_couplers_to_m02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m02_couplers_to_m02_couplers_RREADY(0) <= S_AXI_rready(0);
  m02_couplers_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m02_couplers_to_m02_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m02_couplers_to_m02_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m02_couplers_to_m02_couplers_WREADY(0) <= M_AXI_wready(0);
  m02_couplers_to_m02_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m02_couplers_to_m02_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_I4UUH6 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m02_couplers_imp_I4UUH6;

architecture STRUCTURE of m02_couplers_imp_I4UUH6 is
  signal m02_couplers_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m02_couplers_to_m02_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m02_couplers_to_m02_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m02_couplers_to_m02_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m02_couplers_to_m02_couplers_AWVALID(0);
  M_AXI_bready(0) <= m02_couplers_to_m02_couplers_BREADY(0);
  M_AXI_rready(0) <= m02_couplers_to_m02_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m02_couplers_to_m02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m02_couplers_to_m02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m02_couplers_to_m02_couplers_WVALID(0);
  S_AXI_arready(0) <= m02_couplers_to_m02_couplers_ARREADY(0);
  S_AXI_awready(0) <= m02_couplers_to_m02_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_m02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m02_couplers_to_m02_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m02_couplers_to_m02_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_m02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m02_couplers_to_m02_couplers_RVALID(0);
  S_AXI_wready(0) <= m02_couplers_to_m02_couplers_WREADY(0);
  m02_couplers_to_m02_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m02_couplers_to_m02_couplers_ARREADY(0) <= M_AXI_arready(0);
  m02_couplers_to_m02_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m02_couplers_to_m02_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m02_couplers_to_m02_couplers_AWREADY(0) <= M_AXI_awready(0);
  m02_couplers_to_m02_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m02_couplers_to_m02_couplers_BREADY(0) <= S_AXI_bready(0);
  m02_couplers_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m02_couplers_to_m02_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m02_couplers_to_m02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m02_couplers_to_m02_couplers_RREADY(0) <= S_AXI_rready(0);
  m02_couplers_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m02_couplers_to_m02_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m02_couplers_to_m02_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m02_couplers_to_m02_couplers_WREADY(0) <= M_AXI_wready(0);
  m02_couplers_to_m02_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m02_couplers_to_m02_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_X7GW1L is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m02_couplers_imp_X7GW1L;

architecture STRUCTURE of m02_couplers_imp_X7GW1L is
  signal m02_couplers_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m02_couplers_to_m02_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m02_couplers_to_m02_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m02_couplers_to_m02_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m02_couplers_to_m02_couplers_AWVALID(0);
  M_AXI_bready(0) <= m02_couplers_to_m02_couplers_BREADY(0);
  M_AXI_rready(0) <= m02_couplers_to_m02_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m02_couplers_to_m02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m02_couplers_to_m02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m02_couplers_to_m02_couplers_WVALID(0);
  S_AXI_arready(0) <= m02_couplers_to_m02_couplers_ARREADY(0);
  S_AXI_awready(0) <= m02_couplers_to_m02_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_m02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m02_couplers_to_m02_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m02_couplers_to_m02_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_m02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m02_couplers_to_m02_couplers_RVALID(0);
  S_AXI_wready(0) <= m02_couplers_to_m02_couplers_WREADY(0);
  m02_couplers_to_m02_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m02_couplers_to_m02_couplers_ARREADY(0) <= M_AXI_arready(0);
  m02_couplers_to_m02_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m02_couplers_to_m02_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m02_couplers_to_m02_couplers_AWREADY(0) <= M_AXI_awready(0);
  m02_couplers_to_m02_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m02_couplers_to_m02_couplers_BREADY(0) <= S_AXI_bready(0);
  m02_couplers_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m02_couplers_to_m02_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m02_couplers_to_m02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m02_couplers_to_m02_couplers_RREADY(0) <= S_AXI_rready(0);
  m02_couplers_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m02_couplers_to_m02_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m02_couplers_to_m02_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m02_couplers_to_m02_couplers_WREADY(0) <= M_AXI_wready(0);
  m02_couplers_to_m02_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m02_couplers_to_m02_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m03_couplers_imp_16G4H5K is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m03_couplers_imp_16G4H5K;

architecture STRUCTURE of m03_couplers_imp_16G4H5K is
  signal m03_couplers_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m03_couplers_to_m03_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m03_couplers_to_m03_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m03_couplers_to_m03_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m03_couplers_to_m03_couplers_AWVALID(0);
  M_AXI_bready(0) <= m03_couplers_to_m03_couplers_BREADY(0);
  M_AXI_rready(0) <= m03_couplers_to_m03_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m03_couplers_to_m03_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m03_couplers_to_m03_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m03_couplers_to_m03_couplers_WVALID(0);
  S_AXI_arready(0) <= m03_couplers_to_m03_couplers_ARREADY(0);
  S_AXI_awready(0) <= m03_couplers_to_m03_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m03_couplers_to_m03_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m03_couplers_to_m03_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m03_couplers_to_m03_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m03_couplers_to_m03_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m03_couplers_to_m03_couplers_RVALID(0);
  S_AXI_wready(0) <= m03_couplers_to_m03_couplers_WREADY(0);
  m03_couplers_to_m03_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m03_couplers_to_m03_couplers_ARREADY(0) <= M_AXI_arready(0);
  m03_couplers_to_m03_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m03_couplers_to_m03_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m03_couplers_to_m03_couplers_AWREADY(0) <= M_AXI_awready(0);
  m03_couplers_to_m03_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m03_couplers_to_m03_couplers_BREADY(0) <= S_AXI_bready(0);
  m03_couplers_to_m03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m03_couplers_to_m03_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m03_couplers_to_m03_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m03_couplers_to_m03_couplers_RREADY(0) <= S_AXI_rready(0);
  m03_couplers_to_m03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m03_couplers_to_m03_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m03_couplers_to_m03_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m03_couplers_to_m03_couplers_WREADY(0) <= M_AXI_wready(0);
  m03_couplers_to_m03_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m03_couplers_to_m03_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m03_couplers_imp_1CAM0Q3 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m03_couplers_imp_1CAM0Q3;

architecture STRUCTURE of m03_couplers_imp_1CAM0Q3 is
  signal m03_couplers_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m03_couplers_to_m03_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m03_couplers_to_m03_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m03_couplers_to_m03_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m03_couplers_to_m03_couplers_AWVALID(0);
  M_AXI_bready(0) <= m03_couplers_to_m03_couplers_BREADY(0);
  M_AXI_rready(0) <= m03_couplers_to_m03_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m03_couplers_to_m03_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m03_couplers_to_m03_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m03_couplers_to_m03_couplers_WVALID(0);
  S_AXI_arready(0) <= m03_couplers_to_m03_couplers_ARREADY(0);
  S_AXI_awready(0) <= m03_couplers_to_m03_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m03_couplers_to_m03_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m03_couplers_to_m03_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m03_couplers_to_m03_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m03_couplers_to_m03_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m03_couplers_to_m03_couplers_RVALID(0);
  S_AXI_wready(0) <= m03_couplers_to_m03_couplers_WREADY(0);
  m03_couplers_to_m03_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m03_couplers_to_m03_couplers_ARREADY(0) <= M_AXI_arready(0);
  m03_couplers_to_m03_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m03_couplers_to_m03_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m03_couplers_to_m03_couplers_AWREADY(0) <= M_AXI_awready(0);
  m03_couplers_to_m03_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m03_couplers_to_m03_couplers_BREADY(0) <= S_AXI_bready(0);
  m03_couplers_to_m03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m03_couplers_to_m03_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m03_couplers_to_m03_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m03_couplers_to_m03_couplers_RREADY(0) <= S_AXI_rready(0);
  m03_couplers_to_m03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m03_couplers_to_m03_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m03_couplers_to_m03_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m03_couplers_to_m03_couplers_WREADY(0) <= M_AXI_wready(0);
  m03_couplers_to_m03_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m03_couplers_to_m03_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m03_couplers_imp_1ICZQVH is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m03_couplers_imp_1ICZQVH;

architecture STRUCTURE of m03_couplers_imp_1ICZQVH is
  signal m03_couplers_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m03_couplers_to_m03_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m03_couplers_to_m03_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m03_couplers_to_m03_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m03_couplers_to_m03_couplers_AWVALID(0);
  M_AXI_bready(0) <= m03_couplers_to_m03_couplers_BREADY(0);
  M_AXI_rready(0) <= m03_couplers_to_m03_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m03_couplers_to_m03_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m03_couplers_to_m03_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m03_couplers_to_m03_couplers_WVALID(0);
  S_AXI_arready(0) <= m03_couplers_to_m03_couplers_ARREADY(0);
  S_AXI_awready(0) <= m03_couplers_to_m03_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m03_couplers_to_m03_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m03_couplers_to_m03_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m03_couplers_to_m03_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m03_couplers_to_m03_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m03_couplers_to_m03_couplers_RVALID(0);
  S_AXI_wready(0) <= m03_couplers_to_m03_couplers_WREADY(0);
  m03_couplers_to_m03_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m03_couplers_to_m03_couplers_ARREADY(0) <= M_AXI_arready(0);
  m03_couplers_to_m03_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m03_couplers_to_m03_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m03_couplers_to_m03_couplers_AWREADY(0) <= M_AXI_awready(0);
  m03_couplers_to_m03_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m03_couplers_to_m03_couplers_BREADY(0) <= S_AXI_bready(0);
  m03_couplers_to_m03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m03_couplers_to_m03_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m03_couplers_to_m03_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m03_couplers_to_m03_couplers_RREADY(0) <= S_AXI_rready(0);
  m03_couplers_to_m03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m03_couplers_to_m03_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m03_couplers_to_m03_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m03_couplers_to_m03_couplers_WREADY(0) <= M_AXI_wready(0);
  m03_couplers_to_m03_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m03_couplers_to_m03_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m03_couplers_imp_1W07O72 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m03_couplers_imp_1W07O72;

architecture STRUCTURE of m03_couplers_imp_1W07O72 is
  signal m03_couplers_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m03_couplers_to_m03_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m03_couplers_to_m03_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m03_couplers_to_m03_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m03_couplers_to_m03_couplers_AWVALID(0);
  M_AXI_bready(0) <= m03_couplers_to_m03_couplers_BREADY(0);
  M_AXI_rready(0) <= m03_couplers_to_m03_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m03_couplers_to_m03_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m03_couplers_to_m03_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m03_couplers_to_m03_couplers_WVALID(0);
  S_AXI_arready(0) <= m03_couplers_to_m03_couplers_ARREADY(0);
  S_AXI_awready(0) <= m03_couplers_to_m03_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m03_couplers_to_m03_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m03_couplers_to_m03_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m03_couplers_to_m03_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m03_couplers_to_m03_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m03_couplers_to_m03_couplers_RVALID(0);
  S_AXI_wready(0) <= m03_couplers_to_m03_couplers_WREADY(0);
  m03_couplers_to_m03_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m03_couplers_to_m03_couplers_ARREADY(0) <= M_AXI_arready(0);
  m03_couplers_to_m03_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m03_couplers_to_m03_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m03_couplers_to_m03_couplers_AWREADY(0) <= M_AXI_awready(0);
  m03_couplers_to_m03_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m03_couplers_to_m03_couplers_BREADY(0) <= S_AXI_bready(0);
  m03_couplers_to_m03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m03_couplers_to_m03_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m03_couplers_to_m03_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m03_couplers_to_m03_couplers_RREADY(0) <= S_AXI_rready(0);
  m03_couplers_to_m03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m03_couplers_to_m03_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m03_couplers_to_m03_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m03_couplers_to_m03_couplers_WREADY(0) <= M_AXI_wready(0);
  m03_couplers_to_m03_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m03_couplers_to_m03_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m03_couplers_imp_6P1S01 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m03_couplers_imp_6P1S01;

architecture STRUCTURE of m03_couplers_imp_6P1S01 is
  signal m03_couplers_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m03_couplers_to_m03_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m03_couplers_to_m03_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m03_couplers_to_m03_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m03_couplers_to_m03_couplers_AWVALID(0);
  M_AXI_bready(0) <= m03_couplers_to_m03_couplers_BREADY(0);
  M_AXI_rready(0) <= m03_couplers_to_m03_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m03_couplers_to_m03_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m03_couplers_to_m03_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m03_couplers_to_m03_couplers_WVALID(0);
  S_AXI_arready(0) <= m03_couplers_to_m03_couplers_ARREADY(0);
  S_AXI_awready(0) <= m03_couplers_to_m03_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m03_couplers_to_m03_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m03_couplers_to_m03_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m03_couplers_to_m03_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m03_couplers_to_m03_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m03_couplers_to_m03_couplers_RVALID(0);
  S_AXI_wready(0) <= m03_couplers_to_m03_couplers_WREADY(0);
  m03_couplers_to_m03_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m03_couplers_to_m03_couplers_ARREADY(0) <= M_AXI_arready(0);
  m03_couplers_to_m03_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m03_couplers_to_m03_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m03_couplers_to_m03_couplers_AWREADY(0) <= M_AXI_awready(0);
  m03_couplers_to_m03_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m03_couplers_to_m03_couplers_BREADY(0) <= S_AXI_bready(0);
  m03_couplers_to_m03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m03_couplers_to_m03_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m03_couplers_to_m03_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m03_couplers_to_m03_couplers_RREADY(0) <= S_AXI_rready(0);
  m03_couplers_to_m03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m03_couplers_to_m03_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m03_couplers_to_m03_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m03_couplers_to_m03_couplers_WREADY(0) <= M_AXI_wready(0);
  m03_couplers_to_m03_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m03_couplers_to_m03_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m03_couplers_imp_CZQ38Y is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m03_couplers_imp_CZQ38Y;

architecture STRUCTURE of m03_couplers_imp_CZQ38Y is
  signal m03_couplers_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m03_couplers_to_m03_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m03_couplers_to_m03_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m03_couplers_to_m03_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m03_couplers_to_m03_couplers_AWVALID(0);
  M_AXI_bready(0) <= m03_couplers_to_m03_couplers_BREADY(0);
  M_AXI_rready(0) <= m03_couplers_to_m03_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m03_couplers_to_m03_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m03_couplers_to_m03_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m03_couplers_to_m03_couplers_WVALID(0);
  S_AXI_arready(0) <= m03_couplers_to_m03_couplers_ARREADY(0);
  S_AXI_awready(0) <= m03_couplers_to_m03_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m03_couplers_to_m03_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m03_couplers_to_m03_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m03_couplers_to_m03_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m03_couplers_to_m03_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m03_couplers_to_m03_couplers_RVALID(0);
  S_AXI_wready(0) <= m03_couplers_to_m03_couplers_WREADY(0);
  m03_couplers_to_m03_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m03_couplers_to_m03_couplers_ARREADY(0) <= M_AXI_arready(0);
  m03_couplers_to_m03_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m03_couplers_to_m03_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m03_couplers_to_m03_couplers_AWREADY(0) <= M_AXI_awready(0);
  m03_couplers_to_m03_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m03_couplers_to_m03_couplers_BREADY(0) <= S_AXI_bready(0);
  m03_couplers_to_m03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m03_couplers_to_m03_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m03_couplers_to_m03_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m03_couplers_to_m03_couplers_RREADY(0) <= S_AXI_rready(0);
  m03_couplers_to_m03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m03_couplers_to_m03_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m03_couplers_to_m03_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m03_couplers_to_m03_couplers_WREADY(0) <= M_AXI_wready(0);
  m03_couplers_to_m03_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m03_couplers_to_m03_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m04_couplers_imp_9NBRU1 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m04_couplers_imp_9NBRU1;

architecture STRUCTURE of m04_couplers_imp_9NBRU1 is
  signal m04_couplers_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_m04_couplers_ARREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_ARVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_m04_couplers_AWREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_BREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_m04_couplers_BVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_RREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_m04_couplers_RVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_WREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_m04_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m04_couplers_to_m04_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m04_couplers_to_m04_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m04_couplers_to_m04_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m04_couplers_to_m04_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m04_couplers_to_m04_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m04_couplers_to_m04_couplers_AWVALID;
  M_AXI_bready <= m04_couplers_to_m04_couplers_BREADY;
  M_AXI_rready <= m04_couplers_to_m04_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m04_couplers_to_m04_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m04_couplers_to_m04_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m04_couplers_to_m04_couplers_WVALID;
  S_AXI_arready <= m04_couplers_to_m04_couplers_ARREADY;
  S_AXI_awready <= m04_couplers_to_m04_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m04_couplers_to_m04_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m04_couplers_to_m04_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m04_couplers_to_m04_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m04_couplers_to_m04_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m04_couplers_to_m04_couplers_RVALID;
  S_AXI_wready <= m04_couplers_to_m04_couplers_WREADY;
  m04_couplers_to_m04_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m04_couplers_to_m04_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m04_couplers_to_m04_couplers_ARREADY <= M_AXI_arready;
  m04_couplers_to_m04_couplers_ARVALID <= S_AXI_arvalid;
  m04_couplers_to_m04_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m04_couplers_to_m04_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m04_couplers_to_m04_couplers_AWREADY <= M_AXI_awready;
  m04_couplers_to_m04_couplers_AWVALID <= S_AXI_awvalid;
  m04_couplers_to_m04_couplers_BREADY <= S_AXI_bready;
  m04_couplers_to_m04_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m04_couplers_to_m04_couplers_BVALID <= M_AXI_bvalid;
  m04_couplers_to_m04_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m04_couplers_to_m04_couplers_RREADY <= S_AXI_rready;
  m04_couplers_to_m04_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m04_couplers_to_m04_couplers_RVALID <= M_AXI_rvalid;
  m04_couplers_to_m04_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m04_couplers_to_m04_couplers_WREADY <= M_AXI_wready;
  m04_couplers_to_m04_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m04_couplers_to_m04_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m04_couplers_imp_LYDWSV is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m04_couplers_imp_LYDWSV;

architecture STRUCTURE of m04_couplers_imp_LYDWSV is
  signal m04_couplers_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_m04_couplers_ARREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_ARVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_m04_couplers_AWREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_BREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_m04_couplers_BVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_RREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_m04_couplers_RVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_WREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_m04_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m04_couplers_to_m04_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m04_couplers_to_m04_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m04_couplers_to_m04_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m04_couplers_to_m04_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m04_couplers_to_m04_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m04_couplers_to_m04_couplers_AWVALID;
  M_AXI_bready <= m04_couplers_to_m04_couplers_BREADY;
  M_AXI_rready <= m04_couplers_to_m04_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m04_couplers_to_m04_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m04_couplers_to_m04_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m04_couplers_to_m04_couplers_WVALID;
  S_AXI_arready <= m04_couplers_to_m04_couplers_ARREADY;
  S_AXI_awready <= m04_couplers_to_m04_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m04_couplers_to_m04_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m04_couplers_to_m04_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m04_couplers_to_m04_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m04_couplers_to_m04_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m04_couplers_to_m04_couplers_RVALID;
  S_AXI_wready <= m04_couplers_to_m04_couplers_WREADY;
  m04_couplers_to_m04_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m04_couplers_to_m04_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m04_couplers_to_m04_couplers_ARREADY <= M_AXI_arready;
  m04_couplers_to_m04_couplers_ARVALID <= S_AXI_arvalid;
  m04_couplers_to_m04_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m04_couplers_to_m04_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m04_couplers_to_m04_couplers_AWREADY <= M_AXI_awready;
  m04_couplers_to_m04_couplers_AWVALID <= S_AXI_awvalid;
  m04_couplers_to_m04_couplers_BREADY <= S_AXI_bready;
  m04_couplers_to_m04_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m04_couplers_to_m04_couplers_BVALID <= M_AXI_bvalid;
  m04_couplers_to_m04_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m04_couplers_to_m04_couplers_RREADY <= S_AXI_rready;
  m04_couplers_to_m04_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m04_couplers_to_m04_couplers_RVALID <= M_AXI_rvalid;
  m04_couplers_to_m04_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m04_couplers_to_m04_couplers_WREADY <= M_AXI_wready;
  m04_couplers_to_m04_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m04_couplers_to_m04_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m04_couplers_imp_XSU3LO is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m04_couplers_imp_XSU3LO;

architecture STRUCTURE of m04_couplers_imp_XSU3LO is
  signal m04_couplers_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_m04_couplers_ARREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_ARVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_m04_couplers_AWREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_BREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_m04_couplers_BVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_RREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_m04_couplers_RVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_WREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_m04_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m04_couplers_to_m04_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m04_couplers_to_m04_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m04_couplers_to_m04_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m04_couplers_to_m04_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m04_couplers_to_m04_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m04_couplers_to_m04_couplers_AWVALID;
  M_AXI_bready <= m04_couplers_to_m04_couplers_BREADY;
  M_AXI_rready <= m04_couplers_to_m04_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m04_couplers_to_m04_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m04_couplers_to_m04_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m04_couplers_to_m04_couplers_WVALID;
  S_AXI_arready <= m04_couplers_to_m04_couplers_ARREADY;
  S_AXI_awready <= m04_couplers_to_m04_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m04_couplers_to_m04_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m04_couplers_to_m04_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m04_couplers_to_m04_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m04_couplers_to_m04_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m04_couplers_to_m04_couplers_RVALID;
  S_AXI_wready <= m04_couplers_to_m04_couplers_WREADY;
  m04_couplers_to_m04_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m04_couplers_to_m04_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m04_couplers_to_m04_couplers_ARREADY <= M_AXI_arready;
  m04_couplers_to_m04_couplers_ARVALID <= S_AXI_arvalid;
  m04_couplers_to_m04_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m04_couplers_to_m04_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m04_couplers_to_m04_couplers_AWREADY <= M_AXI_awready;
  m04_couplers_to_m04_couplers_AWVALID <= S_AXI_awvalid;
  m04_couplers_to_m04_couplers_BREADY <= S_AXI_bready;
  m04_couplers_to_m04_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m04_couplers_to_m04_couplers_BVALID <= M_AXI_bvalid;
  m04_couplers_to_m04_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m04_couplers_to_m04_couplers_RREADY <= S_AXI_rready;
  m04_couplers_to_m04_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m04_couplers_to_m04_couplers_RVALID <= M_AXI_rvalid;
  m04_couplers_to_m04_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m04_couplers_to_m04_couplers_WREADY <= M_AXI_wready;
  m04_couplers_to_m04_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m04_couplers_to_m04_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m05_couplers_imp_15RBQSD is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m05_couplers_imp_15RBQSD;

architecture STRUCTURE of m05_couplers_imp_15RBQSD is
  signal m05_couplers_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_ARREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_ARVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_AWREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_BREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_m05_couplers_BVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_RREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_m05_couplers_RVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_WREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_m05_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m05_couplers_to_m05_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid <= m05_couplers_to_m05_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m05_couplers_to_m05_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid <= m05_couplers_to_m05_couplers_AWVALID;
  M_AXI_bready <= m05_couplers_to_m05_couplers_BREADY;
  M_AXI_rready <= m05_couplers_to_m05_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m05_couplers_to_m05_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m05_couplers_to_m05_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m05_couplers_to_m05_couplers_WVALID;
  S_AXI_arready <= m05_couplers_to_m05_couplers_ARREADY;
  S_AXI_awready <= m05_couplers_to_m05_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m05_couplers_to_m05_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m05_couplers_to_m05_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m05_couplers_to_m05_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m05_couplers_to_m05_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m05_couplers_to_m05_couplers_RVALID;
  S_AXI_wready <= m05_couplers_to_m05_couplers_WREADY;
  m05_couplers_to_m05_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m05_couplers_to_m05_couplers_ARREADY <= M_AXI_arready;
  m05_couplers_to_m05_couplers_ARVALID <= S_AXI_arvalid;
  m05_couplers_to_m05_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m05_couplers_to_m05_couplers_AWREADY <= M_AXI_awready;
  m05_couplers_to_m05_couplers_AWVALID <= S_AXI_awvalid;
  m05_couplers_to_m05_couplers_BREADY <= S_AXI_bready;
  m05_couplers_to_m05_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m05_couplers_to_m05_couplers_BVALID <= M_AXI_bvalid;
  m05_couplers_to_m05_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m05_couplers_to_m05_couplers_RREADY <= S_AXI_rready;
  m05_couplers_to_m05_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m05_couplers_to_m05_couplers_RVALID <= M_AXI_rvalid;
  m05_couplers_to_m05_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m05_couplers_to_m05_couplers_WREADY <= M_AXI_wready;
  m05_couplers_to_m05_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m05_couplers_to_m05_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m05_couplers_imp_18IN8A6 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m05_couplers_imp_18IN8A6;

architecture STRUCTURE of m05_couplers_imp_18IN8A6 is
  signal m05_couplers_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_ARREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_ARVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_AWREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_BREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_m05_couplers_BVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_RREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_m05_couplers_RVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_WREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_m05_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m05_couplers_to_m05_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid <= m05_couplers_to_m05_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m05_couplers_to_m05_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid <= m05_couplers_to_m05_couplers_AWVALID;
  M_AXI_bready <= m05_couplers_to_m05_couplers_BREADY;
  M_AXI_rready <= m05_couplers_to_m05_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m05_couplers_to_m05_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m05_couplers_to_m05_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m05_couplers_to_m05_couplers_WVALID;
  S_AXI_arready <= m05_couplers_to_m05_couplers_ARREADY;
  S_AXI_awready <= m05_couplers_to_m05_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m05_couplers_to_m05_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m05_couplers_to_m05_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m05_couplers_to_m05_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m05_couplers_to_m05_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m05_couplers_to_m05_couplers_RVALID;
  S_AXI_wready <= m05_couplers_to_m05_couplers_WREADY;
  m05_couplers_to_m05_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m05_couplers_to_m05_couplers_ARREADY <= M_AXI_arready;
  m05_couplers_to_m05_couplers_ARVALID <= S_AXI_arvalid;
  m05_couplers_to_m05_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m05_couplers_to_m05_couplers_AWREADY <= M_AXI_awready;
  m05_couplers_to_m05_couplers_AWVALID <= S_AXI_awvalid;
  m05_couplers_to_m05_couplers_BREADY <= S_AXI_bready;
  m05_couplers_to_m05_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m05_couplers_to_m05_couplers_BVALID <= M_AXI_bvalid;
  m05_couplers_to_m05_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m05_couplers_to_m05_couplers_RREADY <= S_AXI_rready;
  m05_couplers_to_m05_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m05_couplers_to_m05_couplers_RVALID <= M_AXI_rvalid;
  m05_couplers_to_m05_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m05_couplers_to_m05_couplers_WREADY <= M_AXI_wready;
  m05_couplers_to_m05_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m05_couplers_to_m05_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m05_couplers_imp_1L1L3K8 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m05_couplers_imp_1L1L3K8;

architecture STRUCTURE of m05_couplers_imp_1L1L3K8 is
  signal m05_couplers_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_ARREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_ARVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_AWREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_BREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_m05_couplers_BVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_RREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_m05_couplers_RVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_WREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_m05_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m05_couplers_to_m05_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid <= m05_couplers_to_m05_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m05_couplers_to_m05_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid <= m05_couplers_to_m05_couplers_AWVALID;
  M_AXI_bready <= m05_couplers_to_m05_couplers_BREADY;
  M_AXI_rready <= m05_couplers_to_m05_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m05_couplers_to_m05_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m05_couplers_to_m05_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m05_couplers_to_m05_couplers_WVALID;
  S_AXI_arready <= m05_couplers_to_m05_couplers_ARREADY;
  S_AXI_awready <= m05_couplers_to_m05_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m05_couplers_to_m05_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m05_couplers_to_m05_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m05_couplers_to_m05_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m05_couplers_to_m05_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m05_couplers_to_m05_couplers_RVALID;
  S_AXI_wready <= m05_couplers_to_m05_couplers_WREADY;
  m05_couplers_to_m05_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m05_couplers_to_m05_couplers_ARREADY <= M_AXI_arready;
  m05_couplers_to_m05_couplers_ARVALID <= S_AXI_arvalid;
  m05_couplers_to_m05_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m05_couplers_to_m05_couplers_AWREADY <= M_AXI_awready;
  m05_couplers_to_m05_couplers_AWVALID <= S_AXI_awvalid;
  m05_couplers_to_m05_couplers_BREADY <= S_AXI_bready;
  m05_couplers_to_m05_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m05_couplers_to_m05_couplers_BVALID <= M_AXI_bvalid;
  m05_couplers_to_m05_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m05_couplers_to_m05_couplers_RREADY <= S_AXI_rready;
  m05_couplers_to_m05_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m05_couplers_to_m05_couplers_RVALID <= M_AXI_rvalid;
  m05_couplers_to_m05_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m05_couplers_to_m05_couplers_WREADY <= M_AXI_wready;
  m05_couplers_to_m05_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m05_couplers_to_m05_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_0_local_memory_imp_1K0VQXK is
  port (
    DLMB_Interrupt : out STD_LOGIC;
    DLMB_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_addrstrobe : in STD_LOGIC;
    DLMB_be : in STD_LOGIC_VECTOR ( 0 to 3 );
    DLMB_ce : out STD_LOGIC;
    DLMB_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_readstrobe : in STD_LOGIC;
    DLMB_ready : out STD_LOGIC;
    DLMB_ue : out STD_LOGIC;
    DLMB_wait : out STD_LOGIC;
    DLMB_writedbus : in STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_writestrobe : in STD_LOGIC;
    ILMB_Interrupt : out STD_LOGIC;
    ILMB_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    ILMB_addrstrobe : in STD_LOGIC;
    ILMB_ce : out STD_LOGIC;
    ILMB_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    ILMB_readstrobe : in STD_LOGIC;
    ILMB_ready : out STD_LOGIC;
    ILMB_ue : out STD_LOGIC;
    ILMB_wait : out STD_LOGIC;
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL1_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL1_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL1_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end microblaze_0_local_memory_imp_1K0VQXK;

architecture STRUCTURE of microblaze_0_local_memory_imp_1K0VQXK is
  component design_1_dlmb_v10_0 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  end component design_1_dlmb_v10_0;
  component design_1_ilmb_v10_0 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  end component design_1_ilmb_v10_0;
  component design_1_dlmb_bram_if_cntlr_0 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 4 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 39 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 39 );
    S_AXI_CTRL_ACLK : in STD_LOGIC;
    S_AXI_CTRL_ARESETN : in STD_LOGIC;
    S_AXI_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_AWVALID : in STD_LOGIC;
    S_AXI_CTRL_AWREADY : out STD_LOGIC;
    S_AXI_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL_WVALID : in STD_LOGIC;
    S_AXI_CTRL_WREADY : out STD_LOGIC;
    S_AXI_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_BVALID : out STD_LOGIC;
    S_AXI_CTRL_BREADY : in STD_LOGIC;
    S_AXI_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_ARVALID : in STD_LOGIC;
    S_AXI_CTRL_ARREADY : out STD_LOGIC;
    S_AXI_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_RVALID : out STD_LOGIC;
    S_AXI_CTRL_RREADY : in STD_LOGIC;
    UE : out STD_LOGIC;
    CE : out STD_LOGIC;
    Interrupt : out STD_LOGIC
  );
  end component design_1_dlmb_bram_if_cntlr_0;
  component design_1_ilmb_bram_if_cntlr_0 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 4 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 39 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 39 );
    S_AXI_CTRL_ACLK : in STD_LOGIC;
    S_AXI_CTRL_ARESETN : in STD_LOGIC;
    S_AXI_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_AWVALID : in STD_LOGIC;
    S_AXI_CTRL_AWREADY : out STD_LOGIC;
    S_AXI_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL_WVALID : in STD_LOGIC;
    S_AXI_CTRL_WREADY : out STD_LOGIC;
    S_AXI_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_BVALID : out STD_LOGIC;
    S_AXI_CTRL_BREADY : in STD_LOGIC;
    S_AXI_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_ARVALID : in STD_LOGIC;
    S_AXI_CTRL_ARREADY : out STD_LOGIC;
    S_AXI_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_RVALID : out STD_LOGIC;
    S_AXI_CTRL_RREADY : in STD_LOGIC;
    UE : out STD_LOGIC;
    CE : out STD_LOGIC;
    Interrupt : out STD_LOGIC
  );
  end component design_1_ilmb_bram_if_cntlr_0;
  component design_1_lmb_bram_0 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 4 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 39 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 39 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 4 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 39 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  end component design_1_lmb_bram_0;
  signal SYS_Rst_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_CTRL_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_CLK : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_DIN : STD_LOGIC_VECTOR ( 0 to 39 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_DOUT : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_EN : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_RST : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_WE : STD_LOGIC_VECTOR ( 0 to 4 );
  signal microblaze_0_Clk : STD_LOGIC;
  signal microblaze_0_dlmb_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_ADDRSTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_0_dlmb_CE : STD_LOGIC;
  signal microblaze_0_dlmb_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_READSTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_READY : STD_LOGIC;
  signal microblaze_0_dlmb_UE : STD_LOGIC;
  signal microblaze_0_dlmb_WAIT : STD_LOGIC;
  signal microblaze_0_dlmb_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_WRITESTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_dlmb_axi_ARREADY : STD_LOGIC;
  signal microblaze_0_dlmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_dlmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_dlmb_axi_AWREADY : STD_LOGIC;
  signal microblaze_0_dlmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_dlmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_dlmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_dlmb_axi_BVALID : STD_LOGIC;
  signal microblaze_0_dlmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_dlmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_dlmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_dlmb_axi_RVALID : STD_LOGIC;
  signal microblaze_0_dlmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_dlmb_axi_WREADY : STD_LOGIC;
  signal microblaze_0_dlmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_dlmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_dlmb_bus_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_bus_ADDRSTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_bus_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_0_dlmb_bus_CE : STD_LOGIC;
  signal microblaze_0_dlmb_bus_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_bus_READSTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_bus_READY : STD_LOGIC;
  signal microblaze_0_dlmb_bus_UE : STD_LOGIC;
  signal microblaze_0_dlmb_bus_WAIT : STD_LOGIC;
  signal microblaze_0_dlmb_bus_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_bus_WRITESTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_cntlr_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_cntlr_CLK : STD_LOGIC;
  signal microblaze_0_dlmb_cntlr_DIN : STD_LOGIC_VECTOR ( 0 to 39 );
  signal microblaze_0_dlmb_cntlr_DOUT : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal microblaze_0_dlmb_cntlr_EN : STD_LOGIC;
  signal microblaze_0_dlmb_cntlr_RST : STD_LOGIC;
  signal microblaze_0_dlmb_cntlr_WE : STD_LOGIC_VECTOR ( 0 to 4 );
  signal microblaze_0_dlmb_int : STD_LOGIC;
  signal microblaze_0_ilmb_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_ADDRSTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_CE : STD_LOGIC;
  signal microblaze_0_ilmb_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_READSTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_READY : STD_LOGIC;
  signal microblaze_0_ilmb_UE : STD_LOGIC;
  signal microblaze_0_ilmb_WAIT : STD_LOGIC;
  signal microblaze_0_ilmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_ilmb_axi_ARREADY : STD_LOGIC;
  signal microblaze_0_ilmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_ilmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_ilmb_axi_AWREADY : STD_LOGIC;
  signal microblaze_0_ilmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_ilmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_ilmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_ilmb_axi_BVALID : STD_LOGIC;
  signal microblaze_0_ilmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_ilmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_ilmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_ilmb_axi_RVALID : STD_LOGIC;
  signal microblaze_0_ilmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_ilmb_axi_WREADY : STD_LOGIC;
  signal microblaze_0_ilmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_ilmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_ilmb_bus_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_bus_ADDRSTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_bus_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_0_ilmb_bus_CE : STD_LOGIC;
  signal microblaze_0_ilmb_bus_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_bus_READSTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_bus_READY : STD_LOGIC;
  signal microblaze_0_ilmb_bus_UE : STD_LOGIC;
  signal microblaze_0_ilmb_bus_WAIT : STD_LOGIC;
  signal microblaze_0_ilmb_bus_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_bus_WRITESTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_int : STD_LOGIC;
  signal NLW_dlmb_bram_if_cntlr_CE_UNCONNECTED : STD_LOGIC;
  signal NLW_dlmb_bram_if_cntlr_UE_UNCONNECTED : STD_LOGIC;
  signal NLW_dlmb_v10_LMB_Rst_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_bram_if_cntlr_CE_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_bram_if_cntlr_UE_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_v10_LMB_Rst_UNCONNECTED : STD_LOGIC;
  attribute BMM_INFO_ADDRESS_SPACE : string;
  attribute BMM_INFO_ADDRESS_SPACE of dlmb_bram_if_cntlr : label is "byte  0x0 40 > design_1 microblaze_0_local_memory/lmb_bram";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of dlmb_bram_if_cntlr : label is "yes";
begin
  DLMB_Interrupt <= microblaze_0_dlmb_int;
  DLMB_ce <= microblaze_0_dlmb_CE;
  DLMB_readdbus(0 to 31) <= microblaze_0_dlmb_READDBUS(0 to 31);
  DLMB_ready <= microblaze_0_dlmb_READY;
  DLMB_ue <= microblaze_0_dlmb_UE;
  DLMB_wait <= microblaze_0_dlmb_WAIT;
  ILMB_Interrupt <= microblaze_0_ilmb_int;
  ILMB_ce <= microblaze_0_ilmb_CE;
  ILMB_readdbus(0 to 31) <= microblaze_0_ilmb_READDBUS(0 to 31);
  ILMB_ready <= microblaze_0_ilmb_READY;
  ILMB_ue <= microblaze_0_ilmb_UE;
  ILMB_wait <= microblaze_0_ilmb_WAIT;
  SYS_Rst_1(0) <= SYS_Rst(0);
  S_AXI_CTRL1_arready(0) <= microblaze_0_ilmb_axi_ARREADY;
  S_AXI_CTRL1_awready(0) <= microblaze_0_ilmb_axi_AWREADY;
  S_AXI_CTRL1_bresp(1 downto 0) <= microblaze_0_ilmb_axi_BRESP(1 downto 0);
  S_AXI_CTRL1_bvalid(0) <= microblaze_0_ilmb_axi_BVALID;
  S_AXI_CTRL1_rdata(31 downto 0) <= microblaze_0_ilmb_axi_RDATA(31 downto 0);
  S_AXI_CTRL1_rresp(1 downto 0) <= microblaze_0_ilmb_axi_RRESP(1 downto 0);
  S_AXI_CTRL1_rvalid(0) <= microblaze_0_ilmb_axi_RVALID;
  S_AXI_CTRL1_wready(0) <= microblaze_0_ilmb_axi_WREADY;
  S_AXI_CTRL_ARESETN_1(0) <= S_AXI_CTRL_ARESETN(0);
  S_AXI_CTRL_arready(0) <= microblaze_0_dlmb_axi_ARREADY;
  S_AXI_CTRL_awready(0) <= microblaze_0_dlmb_axi_AWREADY;
  S_AXI_CTRL_bresp(1 downto 0) <= microblaze_0_dlmb_axi_BRESP(1 downto 0);
  S_AXI_CTRL_bvalid(0) <= microblaze_0_dlmb_axi_BVALID;
  S_AXI_CTRL_rdata(31 downto 0) <= microblaze_0_dlmb_axi_RDATA(31 downto 0);
  S_AXI_CTRL_rresp(1 downto 0) <= microblaze_0_dlmb_axi_RRESP(1 downto 0);
  S_AXI_CTRL_rvalid(0) <= microblaze_0_dlmb_axi_RVALID;
  S_AXI_CTRL_wready(0) <= microblaze_0_dlmb_axi_WREADY;
  microblaze_0_Clk <= LMB_Clk;
  microblaze_0_dlmb_ABUS(0 to 31) <= DLMB_abus(0 to 31);
  microblaze_0_dlmb_ADDRSTROBE <= DLMB_addrstrobe;
  microblaze_0_dlmb_BE(0 to 3) <= DLMB_be(0 to 3);
  microblaze_0_dlmb_READSTROBE <= DLMB_readstrobe;
  microblaze_0_dlmb_WRITEDBUS(0 to 31) <= DLMB_writedbus(0 to 31);
  microblaze_0_dlmb_WRITESTROBE <= DLMB_writestrobe;
  microblaze_0_dlmb_axi_ARADDR(31 downto 0) <= S_AXI_CTRL_araddr(31 downto 0);
  microblaze_0_dlmb_axi_ARVALID(0) <= S_AXI_CTRL_arvalid(0);
  microblaze_0_dlmb_axi_AWADDR(31 downto 0) <= S_AXI_CTRL_awaddr(31 downto 0);
  microblaze_0_dlmb_axi_AWVALID(0) <= S_AXI_CTRL_awvalid(0);
  microblaze_0_dlmb_axi_BREADY(0) <= S_AXI_CTRL_bready(0);
  microblaze_0_dlmb_axi_RREADY(0) <= S_AXI_CTRL_rready(0);
  microblaze_0_dlmb_axi_WDATA(31 downto 0) <= S_AXI_CTRL_wdata(31 downto 0);
  microblaze_0_dlmb_axi_WSTRB(3 downto 0) <= S_AXI_CTRL_wstrb(3 downto 0);
  microblaze_0_dlmb_axi_WVALID(0) <= S_AXI_CTRL_wvalid(0);
  microblaze_0_ilmb_ABUS(0 to 31) <= ILMB_abus(0 to 31);
  microblaze_0_ilmb_ADDRSTROBE <= ILMB_addrstrobe;
  microblaze_0_ilmb_READSTROBE <= ILMB_readstrobe;
  microblaze_0_ilmb_axi_ARADDR(31 downto 0) <= S_AXI_CTRL1_araddr(31 downto 0);
  microblaze_0_ilmb_axi_ARVALID(0) <= S_AXI_CTRL1_arvalid(0);
  microblaze_0_ilmb_axi_AWADDR(31 downto 0) <= S_AXI_CTRL1_awaddr(31 downto 0);
  microblaze_0_ilmb_axi_AWVALID(0) <= S_AXI_CTRL1_awvalid(0);
  microblaze_0_ilmb_axi_BREADY(0) <= S_AXI_CTRL1_bready(0);
  microblaze_0_ilmb_axi_RREADY(0) <= S_AXI_CTRL1_rready(0);
  microblaze_0_ilmb_axi_WDATA(31 downto 0) <= S_AXI_CTRL1_wdata(31 downto 0);
  microblaze_0_ilmb_axi_WSTRB(3 downto 0) <= S_AXI_CTRL1_wstrb(3 downto 0);
  microblaze_0_ilmb_axi_WVALID(0) <= S_AXI_CTRL1_wvalid(0);
dlmb_bram_if_cntlr: component design_1_dlmb_bram_if_cntlr_0
     port map (
      BRAM_Addr_A(0 to 31) => microblaze_0_dlmb_cntlr_ADDR(0 to 31),
      BRAM_Clk_A => microblaze_0_dlmb_cntlr_CLK,
      BRAM_Din_A(0) => microblaze_0_dlmb_cntlr_DOUT(39),
      BRAM_Din_A(1) => microblaze_0_dlmb_cntlr_DOUT(38),
      BRAM_Din_A(2) => microblaze_0_dlmb_cntlr_DOUT(37),
      BRAM_Din_A(3) => microblaze_0_dlmb_cntlr_DOUT(36),
      BRAM_Din_A(4) => microblaze_0_dlmb_cntlr_DOUT(35),
      BRAM_Din_A(5) => microblaze_0_dlmb_cntlr_DOUT(34),
      BRAM_Din_A(6) => microblaze_0_dlmb_cntlr_DOUT(33),
      BRAM_Din_A(7) => microblaze_0_dlmb_cntlr_DOUT(32),
      BRAM_Din_A(8) => microblaze_0_dlmb_cntlr_DOUT(31),
      BRAM_Din_A(9) => microblaze_0_dlmb_cntlr_DOUT(30),
      BRAM_Din_A(10) => microblaze_0_dlmb_cntlr_DOUT(29),
      BRAM_Din_A(11) => microblaze_0_dlmb_cntlr_DOUT(28),
      BRAM_Din_A(12) => microblaze_0_dlmb_cntlr_DOUT(27),
      BRAM_Din_A(13) => microblaze_0_dlmb_cntlr_DOUT(26),
      BRAM_Din_A(14) => microblaze_0_dlmb_cntlr_DOUT(25),
      BRAM_Din_A(15) => microblaze_0_dlmb_cntlr_DOUT(24),
      BRAM_Din_A(16) => microblaze_0_dlmb_cntlr_DOUT(23),
      BRAM_Din_A(17) => microblaze_0_dlmb_cntlr_DOUT(22),
      BRAM_Din_A(18) => microblaze_0_dlmb_cntlr_DOUT(21),
      BRAM_Din_A(19) => microblaze_0_dlmb_cntlr_DOUT(20),
      BRAM_Din_A(20) => microblaze_0_dlmb_cntlr_DOUT(19),
      BRAM_Din_A(21) => microblaze_0_dlmb_cntlr_DOUT(18),
      BRAM_Din_A(22) => microblaze_0_dlmb_cntlr_DOUT(17),
      BRAM_Din_A(23) => microblaze_0_dlmb_cntlr_DOUT(16),
      BRAM_Din_A(24) => microblaze_0_dlmb_cntlr_DOUT(15),
      BRAM_Din_A(25) => microblaze_0_dlmb_cntlr_DOUT(14),
      BRAM_Din_A(26) => microblaze_0_dlmb_cntlr_DOUT(13),
      BRAM_Din_A(27) => microblaze_0_dlmb_cntlr_DOUT(12),
      BRAM_Din_A(28) => microblaze_0_dlmb_cntlr_DOUT(11),
      BRAM_Din_A(29) => microblaze_0_dlmb_cntlr_DOUT(10),
      BRAM_Din_A(30) => microblaze_0_dlmb_cntlr_DOUT(9),
      BRAM_Din_A(31) => microblaze_0_dlmb_cntlr_DOUT(8),
      BRAM_Din_A(32) => microblaze_0_dlmb_cntlr_DOUT(7),
      BRAM_Din_A(33) => microblaze_0_dlmb_cntlr_DOUT(6),
      BRAM_Din_A(34) => microblaze_0_dlmb_cntlr_DOUT(5),
      BRAM_Din_A(35) => microblaze_0_dlmb_cntlr_DOUT(4),
      BRAM_Din_A(36) => microblaze_0_dlmb_cntlr_DOUT(3),
      BRAM_Din_A(37) => microblaze_0_dlmb_cntlr_DOUT(2),
      BRAM_Din_A(38) => microblaze_0_dlmb_cntlr_DOUT(1),
      BRAM_Din_A(39) => microblaze_0_dlmb_cntlr_DOUT(0),
      BRAM_Dout_A(0 to 39) => microblaze_0_dlmb_cntlr_DIN(0 to 39),
      BRAM_EN_A => microblaze_0_dlmb_cntlr_EN,
      BRAM_Rst_A => microblaze_0_dlmb_cntlr_RST,
      BRAM_WEN_A(0 to 4) => microblaze_0_dlmb_cntlr_WE(0 to 4),
      CE => NLW_dlmb_bram_if_cntlr_CE_UNCONNECTED,
      Interrupt => microblaze_0_dlmb_int,
      LMB_ABus(0 to 31) => microblaze_0_dlmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_0_dlmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_0_dlmb_bus_BE(0 to 3),
      LMB_Clk => microblaze_0_Clk,
      LMB_ReadStrobe => microblaze_0_dlmb_bus_READSTROBE,
      LMB_Rst => SYS_Rst_1(0),
      LMB_WriteDBus(0 to 31) => microblaze_0_dlmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_0_dlmb_bus_WRITESTROBE,
      S_AXI_CTRL_ACLK => microblaze_0_Clk,
      S_AXI_CTRL_ARADDR(31 downto 0) => microblaze_0_dlmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL_ARESETN => S_AXI_CTRL_ARESETN_1(0),
      S_AXI_CTRL_ARREADY => microblaze_0_dlmb_axi_ARREADY,
      S_AXI_CTRL_ARVALID => microblaze_0_dlmb_axi_ARVALID(0),
      S_AXI_CTRL_AWADDR(31 downto 0) => microblaze_0_dlmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL_AWREADY => microblaze_0_dlmb_axi_AWREADY,
      S_AXI_CTRL_AWVALID => microblaze_0_dlmb_axi_AWVALID(0),
      S_AXI_CTRL_BREADY => microblaze_0_dlmb_axi_BREADY(0),
      S_AXI_CTRL_BRESP(1 downto 0) => microblaze_0_dlmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL_BVALID => microblaze_0_dlmb_axi_BVALID,
      S_AXI_CTRL_RDATA(31 downto 0) => microblaze_0_dlmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL_RREADY => microblaze_0_dlmb_axi_RREADY(0),
      S_AXI_CTRL_RRESP(1 downto 0) => microblaze_0_dlmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL_RVALID => microblaze_0_dlmb_axi_RVALID,
      S_AXI_CTRL_WDATA(31 downto 0) => microblaze_0_dlmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL_WREADY => microblaze_0_dlmb_axi_WREADY,
      S_AXI_CTRL_WSTRB(3 downto 0) => microblaze_0_dlmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL_WVALID => microblaze_0_dlmb_axi_WVALID(0),
      Sl_CE => microblaze_0_dlmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_0_dlmb_bus_READDBUS(0 to 31),
      Sl_Ready => microblaze_0_dlmb_bus_READY,
      Sl_UE => microblaze_0_dlmb_bus_UE,
      Sl_Wait => microblaze_0_dlmb_bus_WAIT,
      UE => NLW_dlmb_bram_if_cntlr_UE_UNCONNECTED
    );
dlmb_v10: component design_1_dlmb_v10_0
     port map (
      LMB_ABus(0 to 31) => microblaze_0_dlmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_0_dlmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_0_dlmb_bus_BE(0 to 3),
      LMB_CE => microblaze_0_dlmb_CE,
      LMB_Clk => microblaze_0_Clk,
      LMB_ReadDBus(0 to 31) => microblaze_0_dlmb_READDBUS(0 to 31),
      LMB_ReadStrobe => microblaze_0_dlmb_bus_READSTROBE,
      LMB_Ready => microblaze_0_dlmb_READY,
      LMB_Rst => NLW_dlmb_v10_LMB_Rst_UNCONNECTED,
      LMB_UE => microblaze_0_dlmb_UE,
      LMB_Wait => microblaze_0_dlmb_WAIT,
      LMB_WriteDBus(0 to 31) => microblaze_0_dlmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_0_dlmb_bus_WRITESTROBE,
      M_ABus(0 to 31) => microblaze_0_dlmb_ABUS(0 to 31),
      M_AddrStrobe => microblaze_0_dlmb_ADDRSTROBE,
      M_BE(0 to 3) => microblaze_0_dlmb_BE(0 to 3),
      M_DBus(0 to 31) => microblaze_0_dlmb_WRITEDBUS(0 to 31),
      M_ReadStrobe => microblaze_0_dlmb_READSTROBE,
      M_WriteStrobe => microblaze_0_dlmb_WRITESTROBE,
      SYS_Rst => SYS_Rst_1(0),
      Sl_CE(0) => microblaze_0_dlmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_0_dlmb_bus_READDBUS(0 to 31),
      Sl_Ready(0) => microblaze_0_dlmb_bus_READY,
      Sl_UE(0) => microblaze_0_dlmb_bus_UE,
      Sl_Wait(0) => microblaze_0_dlmb_bus_WAIT
    );
ilmb_bram_if_cntlr: component design_1_ilmb_bram_if_cntlr_0
     port map (
      BRAM_Addr_A(0 to 31) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(0 to 31),
      BRAM_Clk_A => ilmb_bram_if_cntlr_BRAM_PORT_CLK,
      BRAM_Din_A(0) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(39),
      BRAM_Din_A(1) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(38),
      BRAM_Din_A(2) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(37),
      BRAM_Din_A(3) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(36),
      BRAM_Din_A(4) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(35),
      BRAM_Din_A(5) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(34),
      BRAM_Din_A(6) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(33),
      BRAM_Din_A(7) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(32),
      BRAM_Din_A(8) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(31),
      BRAM_Din_A(9) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(30),
      BRAM_Din_A(10) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(29),
      BRAM_Din_A(11) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(28),
      BRAM_Din_A(12) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(27),
      BRAM_Din_A(13) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(26),
      BRAM_Din_A(14) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(25),
      BRAM_Din_A(15) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(24),
      BRAM_Din_A(16) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(23),
      BRAM_Din_A(17) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(22),
      BRAM_Din_A(18) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(21),
      BRAM_Din_A(19) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(20),
      BRAM_Din_A(20) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(19),
      BRAM_Din_A(21) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(18),
      BRAM_Din_A(22) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(17),
      BRAM_Din_A(23) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(16),
      BRAM_Din_A(24) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(15),
      BRAM_Din_A(25) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(14),
      BRAM_Din_A(26) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(13),
      BRAM_Din_A(27) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(12),
      BRAM_Din_A(28) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(11),
      BRAM_Din_A(29) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(10),
      BRAM_Din_A(30) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(9),
      BRAM_Din_A(31) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(8),
      BRAM_Din_A(32) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(7),
      BRAM_Din_A(33) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(6),
      BRAM_Din_A(34) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(5),
      BRAM_Din_A(35) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(4),
      BRAM_Din_A(36) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(3),
      BRAM_Din_A(37) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(2),
      BRAM_Din_A(38) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(1),
      BRAM_Din_A(39) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(0),
      BRAM_Dout_A(0 to 39) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(0 to 39),
      BRAM_EN_A => ilmb_bram_if_cntlr_BRAM_PORT_EN,
      BRAM_Rst_A => ilmb_bram_if_cntlr_BRAM_PORT_RST,
      BRAM_WEN_A(0 to 4) => ilmb_bram_if_cntlr_BRAM_PORT_WE(0 to 4),
      CE => NLW_ilmb_bram_if_cntlr_CE_UNCONNECTED,
      Interrupt => microblaze_0_ilmb_int,
      LMB_ABus(0 to 31) => microblaze_0_ilmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_0_ilmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_0_ilmb_bus_BE(0 to 3),
      LMB_Clk => microblaze_0_Clk,
      LMB_ReadStrobe => microblaze_0_ilmb_bus_READSTROBE,
      LMB_Rst => SYS_Rst_1(0),
      LMB_WriteDBus(0 to 31) => microblaze_0_ilmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_0_ilmb_bus_WRITESTROBE,
      S_AXI_CTRL_ACLK => microblaze_0_Clk,
      S_AXI_CTRL_ARADDR(31 downto 0) => microblaze_0_ilmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL_ARESETN => S_AXI_CTRL_ARESETN_1(0),
      S_AXI_CTRL_ARREADY => microblaze_0_ilmb_axi_ARREADY,
      S_AXI_CTRL_ARVALID => microblaze_0_ilmb_axi_ARVALID(0),
      S_AXI_CTRL_AWADDR(31 downto 0) => microblaze_0_ilmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL_AWREADY => microblaze_0_ilmb_axi_AWREADY,
      S_AXI_CTRL_AWVALID => microblaze_0_ilmb_axi_AWVALID(0),
      S_AXI_CTRL_BREADY => microblaze_0_ilmb_axi_BREADY(0),
      S_AXI_CTRL_BRESP(1 downto 0) => microblaze_0_ilmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL_BVALID => microblaze_0_ilmb_axi_BVALID,
      S_AXI_CTRL_RDATA(31 downto 0) => microblaze_0_ilmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL_RREADY => microblaze_0_ilmb_axi_RREADY(0),
      S_AXI_CTRL_RRESP(1 downto 0) => microblaze_0_ilmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL_RVALID => microblaze_0_ilmb_axi_RVALID,
      S_AXI_CTRL_WDATA(31 downto 0) => microblaze_0_ilmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL_WREADY => microblaze_0_ilmb_axi_WREADY,
      S_AXI_CTRL_WSTRB(3 downto 0) => microblaze_0_ilmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL_WVALID => microblaze_0_ilmb_axi_WVALID(0),
      Sl_CE => microblaze_0_ilmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_0_ilmb_bus_READDBUS(0 to 31),
      Sl_Ready => microblaze_0_ilmb_bus_READY,
      Sl_UE => microblaze_0_ilmb_bus_UE,
      Sl_Wait => microblaze_0_ilmb_bus_WAIT,
      UE => NLW_ilmb_bram_if_cntlr_UE_UNCONNECTED
    );
ilmb_v10: component design_1_ilmb_v10_0
     port map (
      LMB_ABus(0 to 31) => microblaze_0_ilmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_0_ilmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_0_ilmb_bus_BE(0 to 3),
      LMB_CE => microblaze_0_ilmb_CE,
      LMB_Clk => microblaze_0_Clk,
      LMB_ReadDBus(0 to 31) => microblaze_0_ilmb_READDBUS(0 to 31),
      LMB_ReadStrobe => microblaze_0_ilmb_bus_READSTROBE,
      LMB_Ready => microblaze_0_ilmb_READY,
      LMB_Rst => NLW_ilmb_v10_LMB_Rst_UNCONNECTED,
      LMB_UE => microblaze_0_ilmb_UE,
      LMB_Wait => microblaze_0_ilmb_WAIT,
      LMB_WriteDBus(0 to 31) => microblaze_0_ilmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_0_ilmb_bus_WRITESTROBE,
      M_ABus(0 to 31) => microblaze_0_ilmb_ABUS(0 to 31),
      M_AddrStrobe => microblaze_0_ilmb_ADDRSTROBE,
      M_BE(0 to 3) => B"0000",
      M_DBus(0 to 31) => B"00000000000000000000000000000000",
      M_ReadStrobe => microblaze_0_ilmb_READSTROBE,
      M_WriteStrobe => '0',
      SYS_Rst => SYS_Rst_1(0),
      Sl_CE(0) => microblaze_0_ilmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_0_ilmb_bus_READDBUS(0 to 31),
      Sl_Ready(0) => microblaze_0_ilmb_bus_READY,
      Sl_UE(0) => microblaze_0_ilmb_bus_UE,
      Sl_Wait(0) => microblaze_0_ilmb_bus_WAIT
    );
lmb_bram: component design_1_lmb_bram_0
     port map (
      addra(31) => microblaze_0_dlmb_cntlr_ADDR(0),
      addra(30) => microblaze_0_dlmb_cntlr_ADDR(1),
      addra(29) => microblaze_0_dlmb_cntlr_ADDR(2),
      addra(28) => microblaze_0_dlmb_cntlr_ADDR(3),
      addra(27) => microblaze_0_dlmb_cntlr_ADDR(4),
      addra(26) => microblaze_0_dlmb_cntlr_ADDR(5),
      addra(25) => microblaze_0_dlmb_cntlr_ADDR(6),
      addra(24) => microblaze_0_dlmb_cntlr_ADDR(7),
      addra(23) => microblaze_0_dlmb_cntlr_ADDR(8),
      addra(22) => microblaze_0_dlmb_cntlr_ADDR(9),
      addra(21) => microblaze_0_dlmb_cntlr_ADDR(10),
      addra(20) => microblaze_0_dlmb_cntlr_ADDR(11),
      addra(19) => microblaze_0_dlmb_cntlr_ADDR(12),
      addra(18) => microblaze_0_dlmb_cntlr_ADDR(13),
      addra(17) => microblaze_0_dlmb_cntlr_ADDR(14),
      addra(16) => microblaze_0_dlmb_cntlr_ADDR(15),
      addra(15) => microblaze_0_dlmb_cntlr_ADDR(16),
      addra(14) => microblaze_0_dlmb_cntlr_ADDR(17),
      addra(13) => microblaze_0_dlmb_cntlr_ADDR(18),
      addra(12) => microblaze_0_dlmb_cntlr_ADDR(19),
      addra(11) => microblaze_0_dlmb_cntlr_ADDR(20),
      addra(10) => microblaze_0_dlmb_cntlr_ADDR(21),
      addra(9) => microblaze_0_dlmb_cntlr_ADDR(22),
      addra(8) => microblaze_0_dlmb_cntlr_ADDR(23),
      addra(7) => microblaze_0_dlmb_cntlr_ADDR(24),
      addra(6) => microblaze_0_dlmb_cntlr_ADDR(25),
      addra(5) => microblaze_0_dlmb_cntlr_ADDR(26),
      addra(4) => microblaze_0_dlmb_cntlr_ADDR(27),
      addra(3) => microblaze_0_dlmb_cntlr_ADDR(28),
      addra(2) => microblaze_0_dlmb_cntlr_ADDR(29),
      addra(1) => microblaze_0_dlmb_cntlr_ADDR(30),
      addra(0) => microblaze_0_dlmb_cntlr_ADDR(31),
      addrb(31) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(0),
      addrb(30) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(1),
      addrb(29) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(2),
      addrb(28) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(3),
      addrb(27) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(4),
      addrb(26) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(5),
      addrb(25) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(6),
      addrb(24) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(7),
      addrb(23) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(8),
      addrb(22) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(9),
      addrb(21) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(10),
      addrb(20) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(11),
      addrb(19) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(12),
      addrb(18) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(13),
      addrb(17) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(14),
      addrb(16) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(15),
      addrb(15) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(16),
      addrb(14) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(17),
      addrb(13) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(18),
      addrb(12) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(19),
      addrb(11) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(20),
      addrb(10) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(21),
      addrb(9) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(22),
      addrb(8) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(23),
      addrb(7) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(24),
      addrb(6) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(25),
      addrb(5) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(26),
      addrb(4) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(27),
      addrb(3) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(28),
      addrb(2) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(29),
      addrb(1) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(30),
      addrb(0) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(31),
      clka => microblaze_0_dlmb_cntlr_CLK,
      clkb => ilmb_bram_if_cntlr_BRAM_PORT_CLK,
      dina(39) => microblaze_0_dlmb_cntlr_DIN(0),
      dina(38) => microblaze_0_dlmb_cntlr_DIN(1),
      dina(37) => microblaze_0_dlmb_cntlr_DIN(2),
      dina(36) => microblaze_0_dlmb_cntlr_DIN(3),
      dina(35) => microblaze_0_dlmb_cntlr_DIN(4),
      dina(34) => microblaze_0_dlmb_cntlr_DIN(5),
      dina(33) => microblaze_0_dlmb_cntlr_DIN(6),
      dina(32) => microblaze_0_dlmb_cntlr_DIN(7),
      dina(31) => microblaze_0_dlmb_cntlr_DIN(8),
      dina(30) => microblaze_0_dlmb_cntlr_DIN(9),
      dina(29) => microblaze_0_dlmb_cntlr_DIN(10),
      dina(28) => microblaze_0_dlmb_cntlr_DIN(11),
      dina(27) => microblaze_0_dlmb_cntlr_DIN(12),
      dina(26) => microblaze_0_dlmb_cntlr_DIN(13),
      dina(25) => microblaze_0_dlmb_cntlr_DIN(14),
      dina(24) => microblaze_0_dlmb_cntlr_DIN(15),
      dina(23) => microblaze_0_dlmb_cntlr_DIN(16),
      dina(22) => microblaze_0_dlmb_cntlr_DIN(17),
      dina(21) => microblaze_0_dlmb_cntlr_DIN(18),
      dina(20) => microblaze_0_dlmb_cntlr_DIN(19),
      dina(19) => microblaze_0_dlmb_cntlr_DIN(20),
      dina(18) => microblaze_0_dlmb_cntlr_DIN(21),
      dina(17) => microblaze_0_dlmb_cntlr_DIN(22),
      dina(16) => microblaze_0_dlmb_cntlr_DIN(23),
      dina(15) => microblaze_0_dlmb_cntlr_DIN(24),
      dina(14) => microblaze_0_dlmb_cntlr_DIN(25),
      dina(13) => microblaze_0_dlmb_cntlr_DIN(26),
      dina(12) => microblaze_0_dlmb_cntlr_DIN(27),
      dina(11) => microblaze_0_dlmb_cntlr_DIN(28),
      dina(10) => microblaze_0_dlmb_cntlr_DIN(29),
      dina(9) => microblaze_0_dlmb_cntlr_DIN(30),
      dina(8) => microblaze_0_dlmb_cntlr_DIN(31),
      dina(7) => microblaze_0_dlmb_cntlr_DIN(32),
      dina(6) => microblaze_0_dlmb_cntlr_DIN(33),
      dina(5) => microblaze_0_dlmb_cntlr_DIN(34),
      dina(4) => microblaze_0_dlmb_cntlr_DIN(35),
      dina(3) => microblaze_0_dlmb_cntlr_DIN(36),
      dina(2) => microblaze_0_dlmb_cntlr_DIN(37),
      dina(1) => microblaze_0_dlmb_cntlr_DIN(38),
      dina(0) => microblaze_0_dlmb_cntlr_DIN(39),
      dinb(39) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(0),
      dinb(38) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(1),
      dinb(37) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(2),
      dinb(36) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(3),
      dinb(35) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(4),
      dinb(34) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(5),
      dinb(33) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(6),
      dinb(32) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(7),
      dinb(31) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(8),
      dinb(30) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(9),
      dinb(29) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(10),
      dinb(28) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(11),
      dinb(27) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(12),
      dinb(26) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(13),
      dinb(25) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(14),
      dinb(24) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(15),
      dinb(23) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(16),
      dinb(22) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(17),
      dinb(21) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(18),
      dinb(20) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(19),
      dinb(19) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(20),
      dinb(18) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(21),
      dinb(17) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(22),
      dinb(16) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(23),
      dinb(15) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(24),
      dinb(14) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(25),
      dinb(13) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(26),
      dinb(12) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(27),
      dinb(11) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(28),
      dinb(10) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(29),
      dinb(9) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(30),
      dinb(8) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(31),
      dinb(7) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(32),
      dinb(6) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(33),
      dinb(5) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(34),
      dinb(4) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(35),
      dinb(3) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(36),
      dinb(2) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(37),
      dinb(1) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(38),
      dinb(0) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(39),
      douta(39 downto 0) => microblaze_0_dlmb_cntlr_DOUT(39 downto 0),
      doutb(39 downto 0) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(39 downto 0),
      ena => microblaze_0_dlmb_cntlr_EN,
      enb => ilmb_bram_if_cntlr_BRAM_PORT_EN,
      rsta => microblaze_0_dlmb_cntlr_RST,
      rstb => ilmb_bram_if_cntlr_BRAM_PORT_RST,
      wea(4) => microblaze_0_dlmb_cntlr_WE(0),
      wea(3) => microblaze_0_dlmb_cntlr_WE(1),
      wea(2) => microblaze_0_dlmb_cntlr_WE(2),
      wea(1) => microblaze_0_dlmb_cntlr_WE(3),
      wea(0) => microblaze_0_dlmb_cntlr_WE(4),
      web(4) => ilmb_bram_if_cntlr_BRAM_PORT_WE(0),
      web(3) => ilmb_bram_if_cntlr_BRAM_PORT_WE(1),
      web(2) => ilmb_bram_if_cntlr_BRAM_PORT_WE(2),
      web(1) => ilmb_bram_if_cntlr_BRAM_PORT_WE(3),
      web(0) => ilmb_bram_if_cntlr_BRAM_PORT_WE(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_1_local_memory_imp_1PT2J88 is
  port (
    DLMB_Interrupt : out STD_LOGIC;
    DLMB_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_addrstrobe : in STD_LOGIC;
    DLMB_be : in STD_LOGIC_VECTOR ( 0 to 3 );
    DLMB_ce : out STD_LOGIC;
    DLMB_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_readstrobe : in STD_LOGIC;
    DLMB_ready : out STD_LOGIC;
    DLMB_ue : out STD_LOGIC;
    DLMB_wait : out STD_LOGIC;
    DLMB_writedbus : in STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_writestrobe : in STD_LOGIC;
    ILMB_Interrupt : out STD_LOGIC;
    ILMB_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    ILMB_addrstrobe : in STD_LOGIC;
    ILMB_ce : out STD_LOGIC;
    ILMB_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    ILMB_readstrobe : in STD_LOGIC;
    ILMB_ready : out STD_LOGIC;
    ILMB_ue : out STD_LOGIC;
    ILMB_wait : out STD_LOGIC;
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL1_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL1_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL1_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end microblaze_1_local_memory_imp_1PT2J88;

architecture STRUCTURE of microblaze_1_local_memory_imp_1PT2J88 is
  component design_1_dlmb_v10_1 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  end component design_1_dlmb_v10_1;
  component design_1_ilmb_v10_1 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  end component design_1_ilmb_v10_1;
  component design_1_dlmb_bram_if_cntlr_1 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 4 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 39 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 39 );
    S_AXI_CTRL_ACLK : in STD_LOGIC;
    S_AXI_CTRL_ARESETN : in STD_LOGIC;
    S_AXI_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_AWVALID : in STD_LOGIC;
    S_AXI_CTRL_AWREADY : out STD_LOGIC;
    S_AXI_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL_WVALID : in STD_LOGIC;
    S_AXI_CTRL_WREADY : out STD_LOGIC;
    S_AXI_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_BVALID : out STD_LOGIC;
    S_AXI_CTRL_BREADY : in STD_LOGIC;
    S_AXI_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_ARVALID : in STD_LOGIC;
    S_AXI_CTRL_ARREADY : out STD_LOGIC;
    S_AXI_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_RVALID : out STD_LOGIC;
    S_AXI_CTRL_RREADY : in STD_LOGIC;
    UE : out STD_LOGIC;
    CE : out STD_LOGIC;
    Interrupt : out STD_LOGIC
  );
  end component design_1_dlmb_bram_if_cntlr_1;
  component design_1_ilmb_bram_if_cntlr_1 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 4 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 39 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 39 );
    S_AXI_CTRL_ACLK : in STD_LOGIC;
    S_AXI_CTRL_ARESETN : in STD_LOGIC;
    S_AXI_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_AWVALID : in STD_LOGIC;
    S_AXI_CTRL_AWREADY : out STD_LOGIC;
    S_AXI_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL_WVALID : in STD_LOGIC;
    S_AXI_CTRL_WREADY : out STD_LOGIC;
    S_AXI_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_BVALID : out STD_LOGIC;
    S_AXI_CTRL_BREADY : in STD_LOGIC;
    S_AXI_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_ARVALID : in STD_LOGIC;
    S_AXI_CTRL_ARREADY : out STD_LOGIC;
    S_AXI_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_RVALID : out STD_LOGIC;
    S_AXI_CTRL_RREADY : in STD_LOGIC;
    UE : out STD_LOGIC;
    CE : out STD_LOGIC;
    Interrupt : out STD_LOGIC
  );
  end component design_1_ilmb_bram_if_cntlr_1;
  component design_1_lmb_bram_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 4 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 39 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 39 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 4 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 39 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  end component design_1_lmb_bram_1;
  signal SYS_Rst_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_CTRL_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_CLK : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_DIN : STD_LOGIC_VECTOR ( 0 to 39 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_DOUT : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_EN : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_RST : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_WE : STD_LOGIC_VECTOR ( 0 to 4 );
  signal microblaze_1_Clk : STD_LOGIC;
  signal microblaze_1_dlmb_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_1_dlmb_ADDRSTROBE : STD_LOGIC;
  signal microblaze_1_dlmb_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_1_dlmb_CE : STD_LOGIC;
  signal microblaze_1_dlmb_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_1_dlmb_READSTROBE : STD_LOGIC;
  signal microblaze_1_dlmb_READY : STD_LOGIC;
  signal microblaze_1_dlmb_UE : STD_LOGIC;
  signal microblaze_1_dlmb_WAIT : STD_LOGIC;
  signal microblaze_1_dlmb_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_1_dlmb_WRITESTROBE : STD_LOGIC;
  signal microblaze_1_dlmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_dlmb_axi_ARREADY : STD_LOGIC;
  signal microblaze_1_dlmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_dlmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_dlmb_axi_AWREADY : STD_LOGIC;
  signal microblaze_1_dlmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_dlmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_dlmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_dlmb_axi_BVALID : STD_LOGIC;
  signal microblaze_1_dlmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_dlmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_dlmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_dlmb_axi_RVALID : STD_LOGIC;
  signal microblaze_1_dlmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_dlmb_axi_WREADY : STD_LOGIC;
  signal microblaze_1_dlmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_1_dlmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_dlmb_bus_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_1_dlmb_bus_ADDRSTROBE : STD_LOGIC;
  signal microblaze_1_dlmb_bus_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_1_dlmb_bus_CE : STD_LOGIC;
  signal microblaze_1_dlmb_bus_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_1_dlmb_bus_READSTROBE : STD_LOGIC;
  signal microblaze_1_dlmb_bus_READY : STD_LOGIC;
  signal microblaze_1_dlmb_bus_UE : STD_LOGIC;
  signal microblaze_1_dlmb_bus_WAIT : STD_LOGIC;
  signal microblaze_1_dlmb_bus_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_1_dlmb_bus_WRITESTROBE : STD_LOGIC;
  signal microblaze_1_dlmb_cntlr_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_1_dlmb_cntlr_CLK : STD_LOGIC;
  signal microblaze_1_dlmb_cntlr_DIN : STD_LOGIC_VECTOR ( 0 to 39 );
  signal microblaze_1_dlmb_cntlr_DOUT : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal microblaze_1_dlmb_cntlr_EN : STD_LOGIC;
  signal microblaze_1_dlmb_cntlr_RST : STD_LOGIC;
  signal microblaze_1_dlmb_cntlr_WE : STD_LOGIC_VECTOR ( 0 to 4 );
  signal microblaze_1_dlmb_int : STD_LOGIC;
  signal microblaze_1_ilmb_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_1_ilmb_ADDRSTROBE : STD_LOGIC;
  signal microblaze_1_ilmb_CE : STD_LOGIC;
  signal microblaze_1_ilmb_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_1_ilmb_READSTROBE : STD_LOGIC;
  signal microblaze_1_ilmb_READY : STD_LOGIC;
  signal microblaze_1_ilmb_UE : STD_LOGIC;
  signal microblaze_1_ilmb_WAIT : STD_LOGIC;
  signal microblaze_1_ilmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_ilmb_axi_ARREADY : STD_LOGIC;
  signal microblaze_1_ilmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_ilmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_ilmb_axi_AWREADY : STD_LOGIC;
  signal microblaze_1_ilmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_ilmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_ilmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_ilmb_axi_BVALID : STD_LOGIC;
  signal microblaze_1_ilmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_ilmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_ilmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_ilmb_axi_RVALID : STD_LOGIC;
  signal microblaze_1_ilmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_ilmb_axi_WREADY : STD_LOGIC;
  signal microblaze_1_ilmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_1_ilmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_ilmb_bus_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_1_ilmb_bus_ADDRSTROBE : STD_LOGIC;
  signal microblaze_1_ilmb_bus_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_1_ilmb_bus_CE : STD_LOGIC;
  signal microblaze_1_ilmb_bus_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_1_ilmb_bus_READSTROBE : STD_LOGIC;
  signal microblaze_1_ilmb_bus_READY : STD_LOGIC;
  signal microblaze_1_ilmb_bus_UE : STD_LOGIC;
  signal microblaze_1_ilmb_bus_WAIT : STD_LOGIC;
  signal microblaze_1_ilmb_bus_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_1_ilmb_bus_WRITESTROBE : STD_LOGIC;
  signal microblaze_1_ilmb_int : STD_LOGIC;
  signal NLW_dlmb_bram_if_cntlr_CE_UNCONNECTED : STD_LOGIC;
  signal NLW_dlmb_bram_if_cntlr_UE_UNCONNECTED : STD_LOGIC;
  signal NLW_dlmb_v10_LMB_Rst_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_bram_if_cntlr_CE_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_bram_if_cntlr_UE_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_v10_LMB_Rst_UNCONNECTED : STD_LOGIC;
  attribute BMM_INFO_ADDRESS_SPACE : string;
  attribute BMM_INFO_ADDRESS_SPACE of dlmb_bram_if_cntlr : label is "byte  0x0 40 > design_1 microblaze_1_local_memory/lmb_bram";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of dlmb_bram_if_cntlr : label is "yes";
begin
  DLMB_Interrupt <= microblaze_1_dlmb_int;
  DLMB_ce <= microblaze_1_dlmb_CE;
  DLMB_readdbus(0 to 31) <= microblaze_1_dlmb_READDBUS(0 to 31);
  DLMB_ready <= microblaze_1_dlmb_READY;
  DLMB_ue <= microblaze_1_dlmb_UE;
  DLMB_wait <= microblaze_1_dlmb_WAIT;
  ILMB_Interrupt <= microblaze_1_ilmb_int;
  ILMB_ce <= microblaze_1_ilmb_CE;
  ILMB_readdbus(0 to 31) <= microblaze_1_ilmb_READDBUS(0 to 31);
  ILMB_ready <= microblaze_1_ilmb_READY;
  ILMB_ue <= microblaze_1_ilmb_UE;
  ILMB_wait <= microblaze_1_ilmb_WAIT;
  SYS_Rst_1(0) <= SYS_Rst(0);
  S_AXI_CTRL1_arready(0) <= microblaze_1_ilmb_axi_ARREADY;
  S_AXI_CTRL1_awready(0) <= microblaze_1_ilmb_axi_AWREADY;
  S_AXI_CTRL1_bresp(1 downto 0) <= microblaze_1_ilmb_axi_BRESP(1 downto 0);
  S_AXI_CTRL1_bvalid(0) <= microblaze_1_ilmb_axi_BVALID;
  S_AXI_CTRL1_rdata(31 downto 0) <= microblaze_1_ilmb_axi_RDATA(31 downto 0);
  S_AXI_CTRL1_rresp(1 downto 0) <= microblaze_1_ilmb_axi_RRESP(1 downto 0);
  S_AXI_CTRL1_rvalid(0) <= microblaze_1_ilmb_axi_RVALID;
  S_AXI_CTRL1_wready(0) <= microblaze_1_ilmb_axi_WREADY;
  S_AXI_CTRL_ARESETN_1(0) <= S_AXI_CTRL_ARESETN(0);
  S_AXI_CTRL_arready(0) <= microblaze_1_dlmb_axi_ARREADY;
  S_AXI_CTRL_awready(0) <= microblaze_1_dlmb_axi_AWREADY;
  S_AXI_CTRL_bresp(1 downto 0) <= microblaze_1_dlmb_axi_BRESP(1 downto 0);
  S_AXI_CTRL_bvalid(0) <= microblaze_1_dlmb_axi_BVALID;
  S_AXI_CTRL_rdata(31 downto 0) <= microblaze_1_dlmb_axi_RDATA(31 downto 0);
  S_AXI_CTRL_rresp(1 downto 0) <= microblaze_1_dlmb_axi_RRESP(1 downto 0);
  S_AXI_CTRL_rvalid(0) <= microblaze_1_dlmb_axi_RVALID;
  S_AXI_CTRL_wready(0) <= microblaze_1_dlmb_axi_WREADY;
  microblaze_1_Clk <= LMB_Clk;
  microblaze_1_dlmb_ABUS(0 to 31) <= DLMB_abus(0 to 31);
  microblaze_1_dlmb_ADDRSTROBE <= DLMB_addrstrobe;
  microblaze_1_dlmb_BE(0 to 3) <= DLMB_be(0 to 3);
  microblaze_1_dlmb_READSTROBE <= DLMB_readstrobe;
  microblaze_1_dlmb_WRITEDBUS(0 to 31) <= DLMB_writedbus(0 to 31);
  microblaze_1_dlmb_WRITESTROBE <= DLMB_writestrobe;
  microblaze_1_dlmb_axi_ARADDR(31 downto 0) <= S_AXI_CTRL_araddr(31 downto 0);
  microblaze_1_dlmb_axi_ARVALID(0) <= S_AXI_CTRL_arvalid(0);
  microblaze_1_dlmb_axi_AWADDR(31 downto 0) <= S_AXI_CTRL_awaddr(31 downto 0);
  microblaze_1_dlmb_axi_AWVALID(0) <= S_AXI_CTRL_awvalid(0);
  microblaze_1_dlmb_axi_BREADY(0) <= S_AXI_CTRL_bready(0);
  microblaze_1_dlmb_axi_RREADY(0) <= S_AXI_CTRL_rready(0);
  microblaze_1_dlmb_axi_WDATA(31 downto 0) <= S_AXI_CTRL_wdata(31 downto 0);
  microblaze_1_dlmb_axi_WSTRB(3 downto 0) <= S_AXI_CTRL_wstrb(3 downto 0);
  microblaze_1_dlmb_axi_WVALID(0) <= S_AXI_CTRL_wvalid(0);
  microblaze_1_ilmb_ABUS(0 to 31) <= ILMB_abus(0 to 31);
  microblaze_1_ilmb_ADDRSTROBE <= ILMB_addrstrobe;
  microblaze_1_ilmb_READSTROBE <= ILMB_readstrobe;
  microblaze_1_ilmb_axi_ARADDR(31 downto 0) <= S_AXI_CTRL1_araddr(31 downto 0);
  microblaze_1_ilmb_axi_ARVALID(0) <= S_AXI_CTRL1_arvalid(0);
  microblaze_1_ilmb_axi_AWADDR(31 downto 0) <= S_AXI_CTRL1_awaddr(31 downto 0);
  microblaze_1_ilmb_axi_AWVALID(0) <= S_AXI_CTRL1_awvalid(0);
  microblaze_1_ilmb_axi_BREADY(0) <= S_AXI_CTRL1_bready(0);
  microblaze_1_ilmb_axi_RREADY(0) <= S_AXI_CTRL1_rready(0);
  microblaze_1_ilmb_axi_WDATA(31 downto 0) <= S_AXI_CTRL1_wdata(31 downto 0);
  microblaze_1_ilmb_axi_WSTRB(3 downto 0) <= S_AXI_CTRL1_wstrb(3 downto 0);
  microblaze_1_ilmb_axi_WVALID(0) <= S_AXI_CTRL1_wvalid(0);
dlmb_bram_if_cntlr: component design_1_dlmb_bram_if_cntlr_1
     port map (
      BRAM_Addr_A(0 to 31) => microblaze_1_dlmb_cntlr_ADDR(0 to 31),
      BRAM_Clk_A => microblaze_1_dlmb_cntlr_CLK,
      BRAM_Din_A(0) => microblaze_1_dlmb_cntlr_DOUT(39),
      BRAM_Din_A(1) => microblaze_1_dlmb_cntlr_DOUT(38),
      BRAM_Din_A(2) => microblaze_1_dlmb_cntlr_DOUT(37),
      BRAM_Din_A(3) => microblaze_1_dlmb_cntlr_DOUT(36),
      BRAM_Din_A(4) => microblaze_1_dlmb_cntlr_DOUT(35),
      BRAM_Din_A(5) => microblaze_1_dlmb_cntlr_DOUT(34),
      BRAM_Din_A(6) => microblaze_1_dlmb_cntlr_DOUT(33),
      BRAM_Din_A(7) => microblaze_1_dlmb_cntlr_DOUT(32),
      BRAM_Din_A(8) => microblaze_1_dlmb_cntlr_DOUT(31),
      BRAM_Din_A(9) => microblaze_1_dlmb_cntlr_DOUT(30),
      BRAM_Din_A(10) => microblaze_1_dlmb_cntlr_DOUT(29),
      BRAM_Din_A(11) => microblaze_1_dlmb_cntlr_DOUT(28),
      BRAM_Din_A(12) => microblaze_1_dlmb_cntlr_DOUT(27),
      BRAM_Din_A(13) => microblaze_1_dlmb_cntlr_DOUT(26),
      BRAM_Din_A(14) => microblaze_1_dlmb_cntlr_DOUT(25),
      BRAM_Din_A(15) => microblaze_1_dlmb_cntlr_DOUT(24),
      BRAM_Din_A(16) => microblaze_1_dlmb_cntlr_DOUT(23),
      BRAM_Din_A(17) => microblaze_1_dlmb_cntlr_DOUT(22),
      BRAM_Din_A(18) => microblaze_1_dlmb_cntlr_DOUT(21),
      BRAM_Din_A(19) => microblaze_1_dlmb_cntlr_DOUT(20),
      BRAM_Din_A(20) => microblaze_1_dlmb_cntlr_DOUT(19),
      BRAM_Din_A(21) => microblaze_1_dlmb_cntlr_DOUT(18),
      BRAM_Din_A(22) => microblaze_1_dlmb_cntlr_DOUT(17),
      BRAM_Din_A(23) => microblaze_1_dlmb_cntlr_DOUT(16),
      BRAM_Din_A(24) => microblaze_1_dlmb_cntlr_DOUT(15),
      BRAM_Din_A(25) => microblaze_1_dlmb_cntlr_DOUT(14),
      BRAM_Din_A(26) => microblaze_1_dlmb_cntlr_DOUT(13),
      BRAM_Din_A(27) => microblaze_1_dlmb_cntlr_DOUT(12),
      BRAM_Din_A(28) => microblaze_1_dlmb_cntlr_DOUT(11),
      BRAM_Din_A(29) => microblaze_1_dlmb_cntlr_DOUT(10),
      BRAM_Din_A(30) => microblaze_1_dlmb_cntlr_DOUT(9),
      BRAM_Din_A(31) => microblaze_1_dlmb_cntlr_DOUT(8),
      BRAM_Din_A(32) => microblaze_1_dlmb_cntlr_DOUT(7),
      BRAM_Din_A(33) => microblaze_1_dlmb_cntlr_DOUT(6),
      BRAM_Din_A(34) => microblaze_1_dlmb_cntlr_DOUT(5),
      BRAM_Din_A(35) => microblaze_1_dlmb_cntlr_DOUT(4),
      BRAM_Din_A(36) => microblaze_1_dlmb_cntlr_DOUT(3),
      BRAM_Din_A(37) => microblaze_1_dlmb_cntlr_DOUT(2),
      BRAM_Din_A(38) => microblaze_1_dlmb_cntlr_DOUT(1),
      BRAM_Din_A(39) => microblaze_1_dlmb_cntlr_DOUT(0),
      BRAM_Dout_A(0 to 39) => microblaze_1_dlmb_cntlr_DIN(0 to 39),
      BRAM_EN_A => microblaze_1_dlmb_cntlr_EN,
      BRAM_Rst_A => microblaze_1_dlmb_cntlr_RST,
      BRAM_WEN_A(0 to 4) => microblaze_1_dlmb_cntlr_WE(0 to 4),
      CE => NLW_dlmb_bram_if_cntlr_CE_UNCONNECTED,
      Interrupt => microblaze_1_dlmb_int,
      LMB_ABus(0 to 31) => microblaze_1_dlmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_1_dlmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_1_dlmb_bus_BE(0 to 3),
      LMB_Clk => microblaze_1_Clk,
      LMB_ReadStrobe => microblaze_1_dlmb_bus_READSTROBE,
      LMB_Rst => SYS_Rst_1(0),
      LMB_WriteDBus(0 to 31) => microblaze_1_dlmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_1_dlmb_bus_WRITESTROBE,
      S_AXI_CTRL_ACLK => microblaze_1_Clk,
      S_AXI_CTRL_ARADDR(31 downto 0) => microblaze_1_dlmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL_ARESETN => S_AXI_CTRL_ARESETN_1(0),
      S_AXI_CTRL_ARREADY => microblaze_1_dlmb_axi_ARREADY,
      S_AXI_CTRL_ARVALID => microblaze_1_dlmb_axi_ARVALID(0),
      S_AXI_CTRL_AWADDR(31 downto 0) => microblaze_1_dlmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL_AWREADY => microblaze_1_dlmb_axi_AWREADY,
      S_AXI_CTRL_AWVALID => microblaze_1_dlmb_axi_AWVALID(0),
      S_AXI_CTRL_BREADY => microblaze_1_dlmb_axi_BREADY(0),
      S_AXI_CTRL_BRESP(1 downto 0) => microblaze_1_dlmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL_BVALID => microblaze_1_dlmb_axi_BVALID,
      S_AXI_CTRL_RDATA(31 downto 0) => microblaze_1_dlmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL_RREADY => microblaze_1_dlmb_axi_RREADY(0),
      S_AXI_CTRL_RRESP(1 downto 0) => microblaze_1_dlmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL_RVALID => microblaze_1_dlmb_axi_RVALID,
      S_AXI_CTRL_WDATA(31 downto 0) => microblaze_1_dlmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL_WREADY => microblaze_1_dlmb_axi_WREADY,
      S_AXI_CTRL_WSTRB(3 downto 0) => microblaze_1_dlmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL_WVALID => microblaze_1_dlmb_axi_WVALID(0),
      Sl_CE => microblaze_1_dlmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_1_dlmb_bus_READDBUS(0 to 31),
      Sl_Ready => microblaze_1_dlmb_bus_READY,
      Sl_UE => microblaze_1_dlmb_bus_UE,
      Sl_Wait => microblaze_1_dlmb_bus_WAIT,
      UE => NLW_dlmb_bram_if_cntlr_UE_UNCONNECTED
    );
dlmb_v10: component design_1_dlmb_v10_1
     port map (
      LMB_ABus(0 to 31) => microblaze_1_dlmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_1_dlmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_1_dlmb_bus_BE(0 to 3),
      LMB_CE => microblaze_1_dlmb_CE,
      LMB_Clk => microblaze_1_Clk,
      LMB_ReadDBus(0 to 31) => microblaze_1_dlmb_READDBUS(0 to 31),
      LMB_ReadStrobe => microblaze_1_dlmb_bus_READSTROBE,
      LMB_Ready => microblaze_1_dlmb_READY,
      LMB_Rst => NLW_dlmb_v10_LMB_Rst_UNCONNECTED,
      LMB_UE => microblaze_1_dlmb_UE,
      LMB_Wait => microblaze_1_dlmb_WAIT,
      LMB_WriteDBus(0 to 31) => microblaze_1_dlmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_1_dlmb_bus_WRITESTROBE,
      M_ABus(0 to 31) => microblaze_1_dlmb_ABUS(0 to 31),
      M_AddrStrobe => microblaze_1_dlmb_ADDRSTROBE,
      M_BE(0 to 3) => microblaze_1_dlmb_BE(0 to 3),
      M_DBus(0 to 31) => microblaze_1_dlmb_WRITEDBUS(0 to 31),
      M_ReadStrobe => microblaze_1_dlmb_READSTROBE,
      M_WriteStrobe => microblaze_1_dlmb_WRITESTROBE,
      SYS_Rst => SYS_Rst_1(0),
      Sl_CE(0) => microblaze_1_dlmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_1_dlmb_bus_READDBUS(0 to 31),
      Sl_Ready(0) => microblaze_1_dlmb_bus_READY,
      Sl_UE(0) => microblaze_1_dlmb_bus_UE,
      Sl_Wait(0) => microblaze_1_dlmb_bus_WAIT
    );
ilmb_bram_if_cntlr: component design_1_ilmb_bram_if_cntlr_1
     port map (
      BRAM_Addr_A(0 to 31) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(0 to 31),
      BRAM_Clk_A => ilmb_bram_if_cntlr_BRAM_PORT_CLK,
      BRAM_Din_A(0) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(39),
      BRAM_Din_A(1) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(38),
      BRAM_Din_A(2) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(37),
      BRAM_Din_A(3) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(36),
      BRAM_Din_A(4) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(35),
      BRAM_Din_A(5) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(34),
      BRAM_Din_A(6) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(33),
      BRAM_Din_A(7) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(32),
      BRAM_Din_A(8) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(31),
      BRAM_Din_A(9) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(30),
      BRAM_Din_A(10) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(29),
      BRAM_Din_A(11) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(28),
      BRAM_Din_A(12) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(27),
      BRAM_Din_A(13) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(26),
      BRAM_Din_A(14) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(25),
      BRAM_Din_A(15) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(24),
      BRAM_Din_A(16) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(23),
      BRAM_Din_A(17) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(22),
      BRAM_Din_A(18) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(21),
      BRAM_Din_A(19) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(20),
      BRAM_Din_A(20) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(19),
      BRAM_Din_A(21) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(18),
      BRAM_Din_A(22) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(17),
      BRAM_Din_A(23) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(16),
      BRAM_Din_A(24) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(15),
      BRAM_Din_A(25) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(14),
      BRAM_Din_A(26) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(13),
      BRAM_Din_A(27) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(12),
      BRAM_Din_A(28) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(11),
      BRAM_Din_A(29) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(10),
      BRAM_Din_A(30) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(9),
      BRAM_Din_A(31) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(8),
      BRAM_Din_A(32) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(7),
      BRAM_Din_A(33) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(6),
      BRAM_Din_A(34) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(5),
      BRAM_Din_A(35) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(4),
      BRAM_Din_A(36) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(3),
      BRAM_Din_A(37) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(2),
      BRAM_Din_A(38) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(1),
      BRAM_Din_A(39) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(0),
      BRAM_Dout_A(0 to 39) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(0 to 39),
      BRAM_EN_A => ilmb_bram_if_cntlr_BRAM_PORT_EN,
      BRAM_Rst_A => ilmb_bram_if_cntlr_BRAM_PORT_RST,
      BRAM_WEN_A(0 to 4) => ilmb_bram_if_cntlr_BRAM_PORT_WE(0 to 4),
      CE => NLW_ilmb_bram_if_cntlr_CE_UNCONNECTED,
      Interrupt => microblaze_1_ilmb_int,
      LMB_ABus(0 to 31) => microblaze_1_ilmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_1_ilmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_1_ilmb_bus_BE(0 to 3),
      LMB_Clk => microblaze_1_Clk,
      LMB_ReadStrobe => microblaze_1_ilmb_bus_READSTROBE,
      LMB_Rst => SYS_Rst_1(0),
      LMB_WriteDBus(0 to 31) => microblaze_1_ilmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_1_ilmb_bus_WRITESTROBE,
      S_AXI_CTRL_ACLK => microblaze_1_Clk,
      S_AXI_CTRL_ARADDR(31 downto 0) => microblaze_1_ilmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL_ARESETN => S_AXI_CTRL_ARESETN_1(0),
      S_AXI_CTRL_ARREADY => microblaze_1_ilmb_axi_ARREADY,
      S_AXI_CTRL_ARVALID => microblaze_1_ilmb_axi_ARVALID(0),
      S_AXI_CTRL_AWADDR(31 downto 0) => microblaze_1_ilmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL_AWREADY => microblaze_1_ilmb_axi_AWREADY,
      S_AXI_CTRL_AWVALID => microblaze_1_ilmb_axi_AWVALID(0),
      S_AXI_CTRL_BREADY => microblaze_1_ilmb_axi_BREADY(0),
      S_AXI_CTRL_BRESP(1 downto 0) => microblaze_1_ilmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL_BVALID => microblaze_1_ilmb_axi_BVALID,
      S_AXI_CTRL_RDATA(31 downto 0) => microblaze_1_ilmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL_RREADY => microblaze_1_ilmb_axi_RREADY(0),
      S_AXI_CTRL_RRESP(1 downto 0) => microblaze_1_ilmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL_RVALID => microblaze_1_ilmb_axi_RVALID,
      S_AXI_CTRL_WDATA(31 downto 0) => microblaze_1_ilmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL_WREADY => microblaze_1_ilmb_axi_WREADY,
      S_AXI_CTRL_WSTRB(3 downto 0) => microblaze_1_ilmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL_WVALID => microblaze_1_ilmb_axi_WVALID(0),
      Sl_CE => microblaze_1_ilmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_1_ilmb_bus_READDBUS(0 to 31),
      Sl_Ready => microblaze_1_ilmb_bus_READY,
      Sl_UE => microblaze_1_ilmb_bus_UE,
      Sl_Wait => microblaze_1_ilmb_bus_WAIT,
      UE => NLW_ilmb_bram_if_cntlr_UE_UNCONNECTED
    );
ilmb_v10: component design_1_ilmb_v10_1
     port map (
      LMB_ABus(0 to 31) => microblaze_1_ilmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_1_ilmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_1_ilmb_bus_BE(0 to 3),
      LMB_CE => microblaze_1_ilmb_CE,
      LMB_Clk => microblaze_1_Clk,
      LMB_ReadDBus(0 to 31) => microblaze_1_ilmb_READDBUS(0 to 31),
      LMB_ReadStrobe => microblaze_1_ilmb_bus_READSTROBE,
      LMB_Ready => microblaze_1_ilmb_READY,
      LMB_Rst => NLW_ilmb_v10_LMB_Rst_UNCONNECTED,
      LMB_UE => microblaze_1_ilmb_UE,
      LMB_Wait => microblaze_1_ilmb_WAIT,
      LMB_WriteDBus(0 to 31) => microblaze_1_ilmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_1_ilmb_bus_WRITESTROBE,
      M_ABus(0 to 31) => microblaze_1_ilmb_ABUS(0 to 31),
      M_AddrStrobe => microblaze_1_ilmb_ADDRSTROBE,
      M_BE(0 to 3) => B"0000",
      M_DBus(0 to 31) => B"00000000000000000000000000000000",
      M_ReadStrobe => microblaze_1_ilmb_READSTROBE,
      M_WriteStrobe => '0',
      SYS_Rst => SYS_Rst_1(0),
      Sl_CE(0) => microblaze_1_ilmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_1_ilmb_bus_READDBUS(0 to 31),
      Sl_Ready(0) => microblaze_1_ilmb_bus_READY,
      Sl_UE(0) => microblaze_1_ilmb_bus_UE,
      Sl_Wait(0) => microblaze_1_ilmb_bus_WAIT
    );
lmb_bram: component design_1_lmb_bram_1
     port map (
      addra(31) => microblaze_1_dlmb_cntlr_ADDR(0),
      addra(30) => microblaze_1_dlmb_cntlr_ADDR(1),
      addra(29) => microblaze_1_dlmb_cntlr_ADDR(2),
      addra(28) => microblaze_1_dlmb_cntlr_ADDR(3),
      addra(27) => microblaze_1_dlmb_cntlr_ADDR(4),
      addra(26) => microblaze_1_dlmb_cntlr_ADDR(5),
      addra(25) => microblaze_1_dlmb_cntlr_ADDR(6),
      addra(24) => microblaze_1_dlmb_cntlr_ADDR(7),
      addra(23) => microblaze_1_dlmb_cntlr_ADDR(8),
      addra(22) => microblaze_1_dlmb_cntlr_ADDR(9),
      addra(21) => microblaze_1_dlmb_cntlr_ADDR(10),
      addra(20) => microblaze_1_dlmb_cntlr_ADDR(11),
      addra(19) => microblaze_1_dlmb_cntlr_ADDR(12),
      addra(18) => microblaze_1_dlmb_cntlr_ADDR(13),
      addra(17) => microblaze_1_dlmb_cntlr_ADDR(14),
      addra(16) => microblaze_1_dlmb_cntlr_ADDR(15),
      addra(15) => microblaze_1_dlmb_cntlr_ADDR(16),
      addra(14) => microblaze_1_dlmb_cntlr_ADDR(17),
      addra(13) => microblaze_1_dlmb_cntlr_ADDR(18),
      addra(12) => microblaze_1_dlmb_cntlr_ADDR(19),
      addra(11) => microblaze_1_dlmb_cntlr_ADDR(20),
      addra(10) => microblaze_1_dlmb_cntlr_ADDR(21),
      addra(9) => microblaze_1_dlmb_cntlr_ADDR(22),
      addra(8) => microblaze_1_dlmb_cntlr_ADDR(23),
      addra(7) => microblaze_1_dlmb_cntlr_ADDR(24),
      addra(6) => microblaze_1_dlmb_cntlr_ADDR(25),
      addra(5) => microblaze_1_dlmb_cntlr_ADDR(26),
      addra(4) => microblaze_1_dlmb_cntlr_ADDR(27),
      addra(3) => microblaze_1_dlmb_cntlr_ADDR(28),
      addra(2) => microblaze_1_dlmb_cntlr_ADDR(29),
      addra(1) => microblaze_1_dlmb_cntlr_ADDR(30),
      addra(0) => microblaze_1_dlmb_cntlr_ADDR(31),
      addrb(31) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(0),
      addrb(30) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(1),
      addrb(29) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(2),
      addrb(28) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(3),
      addrb(27) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(4),
      addrb(26) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(5),
      addrb(25) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(6),
      addrb(24) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(7),
      addrb(23) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(8),
      addrb(22) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(9),
      addrb(21) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(10),
      addrb(20) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(11),
      addrb(19) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(12),
      addrb(18) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(13),
      addrb(17) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(14),
      addrb(16) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(15),
      addrb(15) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(16),
      addrb(14) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(17),
      addrb(13) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(18),
      addrb(12) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(19),
      addrb(11) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(20),
      addrb(10) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(21),
      addrb(9) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(22),
      addrb(8) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(23),
      addrb(7) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(24),
      addrb(6) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(25),
      addrb(5) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(26),
      addrb(4) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(27),
      addrb(3) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(28),
      addrb(2) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(29),
      addrb(1) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(30),
      addrb(0) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(31),
      clka => microblaze_1_dlmb_cntlr_CLK,
      clkb => ilmb_bram_if_cntlr_BRAM_PORT_CLK,
      dina(39) => microblaze_1_dlmb_cntlr_DIN(0),
      dina(38) => microblaze_1_dlmb_cntlr_DIN(1),
      dina(37) => microblaze_1_dlmb_cntlr_DIN(2),
      dina(36) => microblaze_1_dlmb_cntlr_DIN(3),
      dina(35) => microblaze_1_dlmb_cntlr_DIN(4),
      dina(34) => microblaze_1_dlmb_cntlr_DIN(5),
      dina(33) => microblaze_1_dlmb_cntlr_DIN(6),
      dina(32) => microblaze_1_dlmb_cntlr_DIN(7),
      dina(31) => microblaze_1_dlmb_cntlr_DIN(8),
      dina(30) => microblaze_1_dlmb_cntlr_DIN(9),
      dina(29) => microblaze_1_dlmb_cntlr_DIN(10),
      dina(28) => microblaze_1_dlmb_cntlr_DIN(11),
      dina(27) => microblaze_1_dlmb_cntlr_DIN(12),
      dina(26) => microblaze_1_dlmb_cntlr_DIN(13),
      dina(25) => microblaze_1_dlmb_cntlr_DIN(14),
      dina(24) => microblaze_1_dlmb_cntlr_DIN(15),
      dina(23) => microblaze_1_dlmb_cntlr_DIN(16),
      dina(22) => microblaze_1_dlmb_cntlr_DIN(17),
      dina(21) => microblaze_1_dlmb_cntlr_DIN(18),
      dina(20) => microblaze_1_dlmb_cntlr_DIN(19),
      dina(19) => microblaze_1_dlmb_cntlr_DIN(20),
      dina(18) => microblaze_1_dlmb_cntlr_DIN(21),
      dina(17) => microblaze_1_dlmb_cntlr_DIN(22),
      dina(16) => microblaze_1_dlmb_cntlr_DIN(23),
      dina(15) => microblaze_1_dlmb_cntlr_DIN(24),
      dina(14) => microblaze_1_dlmb_cntlr_DIN(25),
      dina(13) => microblaze_1_dlmb_cntlr_DIN(26),
      dina(12) => microblaze_1_dlmb_cntlr_DIN(27),
      dina(11) => microblaze_1_dlmb_cntlr_DIN(28),
      dina(10) => microblaze_1_dlmb_cntlr_DIN(29),
      dina(9) => microblaze_1_dlmb_cntlr_DIN(30),
      dina(8) => microblaze_1_dlmb_cntlr_DIN(31),
      dina(7) => microblaze_1_dlmb_cntlr_DIN(32),
      dina(6) => microblaze_1_dlmb_cntlr_DIN(33),
      dina(5) => microblaze_1_dlmb_cntlr_DIN(34),
      dina(4) => microblaze_1_dlmb_cntlr_DIN(35),
      dina(3) => microblaze_1_dlmb_cntlr_DIN(36),
      dina(2) => microblaze_1_dlmb_cntlr_DIN(37),
      dina(1) => microblaze_1_dlmb_cntlr_DIN(38),
      dina(0) => microblaze_1_dlmb_cntlr_DIN(39),
      dinb(39) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(0),
      dinb(38) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(1),
      dinb(37) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(2),
      dinb(36) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(3),
      dinb(35) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(4),
      dinb(34) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(5),
      dinb(33) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(6),
      dinb(32) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(7),
      dinb(31) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(8),
      dinb(30) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(9),
      dinb(29) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(10),
      dinb(28) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(11),
      dinb(27) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(12),
      dinb(26) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(13),
      dinb(25) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(14),
      dinb(24) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(15),
      dinb(23) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(16),
      dinb(22) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(17),
      dinb(21) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(18),
      dinb(20) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(19),
      dinb(19) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(20),
      dinb(18) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(21),
      dinb(17) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(22),
      dinb(16) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(23),
      dinb(15) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(24),
      dinb(14) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(25),
      dinb(13) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(26),
      dinb(12) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(27),
      dinb(11) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(28),
      dinb(10) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(29),
      dinb(9) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(30),
      dinb(8) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(31),
      dinb(7) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(32),
      dinb(6) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(33),
      dinb(5) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(34),
      dinb(4) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(35),
      dinb(3) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(36),
      dinb(2) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(37),
      dinb(1) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(38),
      dinb(0) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(39),
      douta(39 downto 0) => microblaze_1_dlmb_cntlr_DOUT(39 downto 0),
      doutb(39 downto 0) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(39 downto 0),
      ena => microblaze_1_dlmb_cntlr_EN,
      enb => ilmb_bram_if_cntlr_BRAM_PORT_EN,
      rsta => microblaze_1_dlmb_cntlr_RST,
      rstb => ilmb_bram_if_cntlr_BRAM_PORT_RST,
      wea(4) => microblaze_1_dlmb_cntlr_WE(0),
      wea(3) => microblaze_1_dlmb_cntlr_WE(1),
      wea(2) => microblaze_1_dlmb_cntlr_WE(2),
      wea(1) => microblaze_1_dlmb_cntlr_WE(3),
      wea(0) => microblaze_1_dlmb_cntlr_WE(4),
      web(4) => ilmb_bram_if_cntlr_BRAM_PORT_WE(0),
      web(3) => ilmb_bram_if_cntlr_BRAM_PORT_WE(1),
      web(2) => ilmb_bram_if_cntlr_BRAM_PORT_WE(2),
      web(1) => ilmb_bram_if_cntlr_BRAM_PORT_WE(3),
      web(0) => ilmb_bram_if_cntlr_BRAM_PORT_WE(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_2_local_memory_imp_1SAOGIG is
  port (
    DLMB_Interrupt : out STD_LOGIC;
    DLMB_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_addrstrobe : in STD_LOGIC;
    DLMB_be : in STD_LOGIC_VECTOR ( 0 to 3 );
    DLMB_ce : out STD_LOGIC;
    DLMB_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_readstrobe : in STD_LOGIC;
    DLMB_ready : out STD_LOGIC;
    DLMB_ue : out STD_LOGIC;
    DLMB_wait : out STD_LOGIC;
    DLMB_writedbus : in STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_writestrobe : in STD_LOGIC;
    ILMB_Interrupt : out STD_LOGIC;
    ILMB_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    ILMB_addrstrobe : in STD_LOGIC;
    ILMB_ce : out STD_LOGIC;
    ILMB_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    ILMB_readstrobe : in STD_LOGIC;
    ILMB_ready : out STD_LOGIC;
    ILMB_ue : out STD_LOGIC;
    ILMB_wait : out STD_LOGIC;
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL1_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL1_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL1_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end microblaze_2_local_memory_imp_1SAOGIG;

architecture STRUCTURE of microblaze_2_local_memory_imp_1SAOGIG is
  component design_1_dlmb_v10_3 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  end component design_1_dlmb_v10_3;
  component design_1_ilmb_v10_3 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  end component design_1_ilmb_v10_3;
  component design_1_dlmb_bram_if_cntlr_3 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 4 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 39 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 39 );
    S_AXI_CTRL_ACLK : in STD_LOGIC;
    S_AXI_CTRL_ARESETN : in STD_LOGIC;
    S_AXI_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_AWVALID : in STD_LOGIC;
    S_AXI_CTRL_AWREADY : out STD_LOGIC;
    S_AXI_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL_WVALID : in STD_LOGIC;
    S_AXI_CTRL_WREADY : out STD_LOGIC;
    S_AXI_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_BVALID : out STD_LOGIC;
    S_AXI_CTRL_BREADY : in STD_LOGIC;
    S_AXI_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_ARVALID : in STD_LOGIC;
    S_AXI_CTRL_ARREADY : out STD_LOGIC;
    S_AXI_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_RVALID : out STD_LOGIC;
    S_AXI_CTRL_RREADY : in STD_LOGIC;
    UE : out STD_LOGIC;
    CE : out STD_LOGIC;
    Interrupt : out STD_LOGIC
  );
  end component design_1_dlmb_bram_if_cntlr_3;
  component design_1_ilmb_bram_if_cntlr_3 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 4 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 39 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 39 );
    S_AXI_CTRL_ACLK : in STD_LOGIC;
    S_AXI_CTRL_ARESETN : in STD_LOGIC;
    S_AXI_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_AWVALID : in STD_LOGIC;
    S_AXI_CTRL_AWREADY : out STD_LOGIC;
    S_AXI_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL_WVALID : in STD_LOGIC;
    S_AXI_CTRL_WREADY : out STD_LOGIC;
    S_AXI_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_BVALID : out STD_LOGIC;
    S_AXI_CTRL_BREADY : in STD_LOGIC;
    S_AXI_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_ARVALID : in STD_LOGIC;
    S_AXI_CTRL_ARREADY : out STD_LOGIC;
    S_AXI_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_RVALID : out STD_LOGIC;
    S_AXI_CTRL_RREADY : in STD_LOGIC;
    UE : out STD_LOGIC;
    CE : out STD_LOGIC;
    Interrupt : out STD_LOGIC
  );
  end component design_1_ilmb_bram_if_cntlr_3;
  component design_1_lmb_bram_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 4 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 39 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 39 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 4 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 39 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  end component design_1_lmb_bram_3;
  signal SYS_Rst_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_CTRL_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_CLK : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_DIN : STD_LOGIC_VECTOR ( 0 to 39 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_DOUT : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_EN : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_RST : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_WE : STD_LOGIC_VECTOR ( 0 to 4 );
  signal microblaze_2_Clk : STD_LOGIC;
  signal microblaze_2_dlmb_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_2_dlmb_ADDRSTROBE : STD_LOGIC;
  signal microblaze_2_dlmb_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_2_dlmb_CE : STD_LOGIC;
  signal microblaze_2_dlmb_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_2_dlmb_READSTROBE : STD_LOGIC;
  signal microblaze_2_dlmb_READY : STD_LOGIC;
  signal microblaze_2_dlmb_UE : STD_LOGIC;
  signal microblaze_2_dlmb_WAIT : STD_LOGIC;
  signal microblaze_2_dlmb_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_2_dlmb_WRITESTROBE : STD_LOGIC;
  signal microblaze_2_dlmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_dlmb_axi_ARREADY : STD_LOGIC;
  signal microblaze_2_dlmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_dlmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_dlmb_axi_AWREADY : STD_LOGIC;
  signal microblaze_2_dlmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_dlmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_dlmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_dlmb_axi_BVALID : STD_LOGIC;
  signal microblaze_2_dlmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_dlmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_dlmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_dlmb_axi_RVALID : STD_LOGIC;
  signal microblaze_2_dlmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_dlmb_axi_WREADY : STD_LOGIC;
  signal microblaze_2_dlmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_2_dlmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_dlmb_bus_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_2_dlmb_bus_ADDRSTROBE : STD_LOGIC;
  signal microblaze_2_dlmb_bus_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_2_dlmb_bus_CE : STD_LOGIC;
  signal microblaze_2_dlmb_bus_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_2_dlmb_bus_READSTROBE : STD_LOGIC;
  signal microblaze_2_dlmb_bus_READY : STD_LOGIC;
  signal microblaze_2_dlmb_bus_UE : STD_LOGIC;
  signal microblaze_2_dlmb_bus_WAIT : STD_LOGIC;
  signal microblaze_2_dlmb_bus_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_2_dlmb_bus_WRITESTROBE : STD_LOGIC;
  signal microblaze_2_dlmb_cntlr_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_2_dlmb_cntlr_CLK : STD_LOGIC;
  signal microblaze_2_dlmb_cntlr_DIN : STD_LOGIC_VECTOR ( 0 to 39 );
  signal microblaze_2_dlmb_cntlr_DOUT : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal microblaze_2_dlmb_cntlr_EN : STD_LOGIC;
  signal microblaze_2_dlmb_cntlr_RST : STD_LOGIC;
  signal microblaze_2_dlmb_cntlr_WE : STD_LOGIC_VECTOR ( 0 to 4 );
  signal microblaze_2_dlmb_int : STD_LOGIC;
  signal microblaze_2_ilmb_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_2_ilmb_ADDRSTROBE : STD_LOGIC;
  signal microblaze_2_ilmb_CE : STD_LOGIC;
  signal microblaze_2_ilmb_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_2_ilmb_READSTROBE : STD_LOGIC;
  signal microblaze_2_ilmb_READY : STD_LOGIC;
  signal microblaze_2_ilmb_UE : STD_LOGIC;
  signal microblaze_2_ilmb_WAIT : STD_LOGIC;
  signal microblaze_2_ilmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_ilmb_axi_ARREADY : STD_LOGIC;
  signal microblaze_2_ilmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_ilmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_ilmb_axi_AWREADY : STD_LOGIC;
  signal microblaze_2_ilmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_ilmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_ilmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_ilmb_axi_BVALID : STD_LOGIC;
  signal microblaze_2_ilmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_ilmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_ilmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_ilmb_axi_RVALID : STD_LOGIC;
  signal microblaze_2_ilmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_ilmb_axi_WREADY : STD_LOGIC;
  signal microblaze_2_ilmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_2_ilmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_ilmb_bus_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_2_ilmb_bus_ADDRSTROBE : STD_LOGIC;
  signal microblaze_2_ilmb_bus_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_2_ilmb_bus_CE : STD_LOGIC;
  signal microblaze_2_ilmb_bus_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_2_ilmb_bus_READSTROBE : STD_LOGIC;
  signal microblaze_2_ilmb_bus_READY : STD_LOGIC;
  signal microblaze_2_ilmb_bus_UE : STD_LOGIC;
  signal microblaze_2_ilmb_bus_WAIT : STD_LOGIC;
  signal microblaze_2_ilmb_bus_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_2_ilmb_bus_WRITESTROBE : STD_LOGIC;
  signal microblaze_2_ilmb_int : STD_LOGIC;
  signal NLW_dlmb_bram_if_cntlr_CE_UNCONNECTED : STD_LOGIC;
  signal NLW_dlmb_bram_if_cntlr_UE_UNCONNECTED : STD_LOGIC;
  signal NLW_dlmb_v10_LMB_Rst_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_bram_if_cntlr_CE_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_bram_if_cntlr_UE_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_v10_LMB_Rst_UNCONNECTED : STD_LOGIC;
  attribute BMM_INFO_ADDRESS_SPACE : string;
  attribute BMM_INFO_ADDRESS_SPACE of dlmb_bram_if_cntlr : label is "byte  0x0 40 > design_1 microblaze_2_local_memory/lmb_bram";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of dlmb_bram_if_cntlr : label is "yes";
begin
  DLMB_Interrupt <= microblaze_2_dlmb_int;
  DLMB_ce <= microblaze_2_dlmb_CE;
  DLMB_readdbus(0 to 31) <= microblaze_2_dlmb_READDBUS(0 to 31);
  DLMB_ready <= microblaze_2_dlmb_READY;
  DLMB_ue <= microblaze_2_dlmb_UE;
  DLMB_wait <= microblaze_2_dlmb_WAIT;
  ILMB_Interrupt <= microblaze_2_ilmb_int;
  ILMB_ce <= microblaze_2_ilmb_CE;
  ILMB_readdbus(0 to 31) <= microblaze_2_ilmb_READDBUS(0 to 31);
  ILMB_ready <= microblaze_2_ilmb_READY;
  ILMB_ue <= microblaze_2_ilmb_UE;
  ILMB_wait <= microblaze_2_ilmb_WAIT;
  SYS_Rst_1(0) <= SYS_Rst(0);
  S_AXI_CTRL1_arready(0) <= microblaze_2_ilmb_axi_ARREADY;
  S_AXI_CTRL1_awready(0) <= microblaze_2_ilmb_axi_AWREADY;
  S_AXI_CTRL1_bresp(1 downto 0) <= microblaze_2_ilmb_axi_BRESP(1 downto 0);
  S_AXI_CTRL1_bvalid(0) <= microblaze_2_ilmb_axi_BVALID;
  S_AXI_CTRL1_rdata(31 downto 0) <= microblaze_2_ilmb_axi_RDATA(31 downto 0);
  S_AXI_CTRL1_rresp(1 downto 0) <= microblaze_2_ilmb_axi_RRESP(1 downto 0);
  S_AXI_CTRL1_rvalid(0) <= microblaze_2_ilmb_axi_RVALID;
  S_AXI_CTRL1_wready(0) <= microblaze_2_ilmb_axi_WREADY;
  S_AXI_CTRL_ARESETN_1(0) <= S_AXI_CTRL_ARESETN(0);
  S_AXI_CTRL_arready(0) <= microblaze_2_dlmb_axi_ARREADY;
  S_AXI_CTRL_awready(0) <= microblaze_2_dlmb_axi_AWREADY;
  S_AXI_CTRL_bresp(1 downto 0) <= microblaze_2_dlmb_axi_BRESP(1 downto 0);
  S_AXI_CTRL_bvalid(0) <= microblaze_2_dlmb_axi_BVALID;
  S_AXI_CTRL_rdata(31 downto 0) <= microblaze_2_dlmb_axi_RDATA(31 downto 0);
  S_AXI_CTRL_rresp(1 downto 0) <= microblaze_2_dlmb_axi_RRESP(1 downto 0);
  S_AXI_CTRL_rvalid(0) <= microblaze_2_dlmb_axi_RVALID;
  S_AXI_CTRL_wready(0) <= microblaze_2_dlmb_axi_WREADY;
  microblaze_2_Clk <= LMB_Clk;
  microblaze_2_dlmb_ABUS(0 to 31) <= DLMB_abus(0 to 31);
  microblaze_2_dlmb_ADDRSTROBE <= DLMB_addrstrobe;
  microblaze_2_dlmb_BE(0 to 3) <= DLMB_be(0 to 3);
  microblaze_2_dlmb_READSTROBE <= DLMB_readstrobe;
  microblaze_2_dlmb_WRITEDBUS(0 to 31) <= DLMB_writedbus(0 to 31);
  microblaze_2_dlmb_WRITESTROBE <= DLMB_writestrobe;
  microblaze_2_dlmb_axi_ARADDR(31 downto 0) <= S_AXI_CTRL_araddr(31 downto 0);
  microblaze_2_dlmb_axi_ARVALID(0) <= S_AXI_CTRL_arvalid(0);
  microblaze_2_dlmb_axi_AWADDR(31 downto 0) <= S_AXI_CTRL_awaddr(31 downto 0);
  microblaze_2_dlmb_axi_AWVALID(0) <= S_AXI_CTRL_awvalid(0);
  microblaze_2_dlmb_axi_BREADY(0) <= S_AXI_CTRL_bready(0);
  microblaze_2_dlmb_axi_RREADY(0) <= S_AXI_CTRL_rready(0);
  microblaze_2_dlmb_axi_WDATA(31 downto 0) <= S_AXI_CTRL_wdata(31 downto 0);
  microblaze_2_dlmb_axi_WSTRB(3 downto 0) <= S_AXI_CTRL_wstrb(3 downto 0);
  microblaze_2_dlmb_axi_WVALID(0) <= S_AXI_CTRL_wvalid(0);
  microblaze_2_ilmb_ABUS(0 to 31) <= ILMB_abus(0 to 31);
  microblaze_2_ilmb_ADDRSTROBE <= ILMB_addrstrobe;
  microblaze_2_ilmb_READSTROBE <= ILMB_readstrobe;
  microblaze_2_ilmb_axi_ARADDR(31 downto 0) <= S_AXI_CTRL1_araddr(31 downto 0);
  microblaze_2_ilmb_axi_ARVALID(0) <= S_AXI_CTRL1_arvalid(0);
  microblaze_2_ilmb_axi_AWADDR(31 downto 0) <= S_AXI_CTRL1_awaddr(31 downto 0);
  microblaze_2_ilmb_axi_AWVALID(0) <= S_AXI_CTRL1_awvalid(0);
  microblaze_2_ilmb_axi_BREADY(0) <= S_AXI_CTRL1_bready(0);
  microblaze_2_ilmb_axi_RREADY(0) <= S_AXI_CTRL1_rready(0);
  microblaze_2_ilmb_axi_WDATA(31 downto 0) <= S_AXI_CTRL1_wdata(31 downto 0);
  microblaze_2_ilmb_axi_WSTRB(3 downto 0) <= S_AXI_CTRL1_wstrb(3 downto 0);
  microblaze_2_ilmb_axi_WVALID(0) <= S_AXI_CTRL1_wvalid(0);
dlmb_bram_if_cntlr: component design_1_dlmb_bram_if_cntlr_3
     port map (
      BRAM_Addr_A(0 to 31) => microblaze_2_dlmb_cntlr_ADDR(0 to 31),
      BRAM_Clk_A => microblaze_2_dlmb_cntlr_CLK,
      BRAM_Din_A(0) => microblaze_2_dlmb_cntlr_DOUT(39),
      BRAM_Din_A(1) => microblaze_2_dlmb_cntlr_DOUT(38),
      BRAM_Din_A(2) => microblaze_2_dlmb_cntlr_DOUT(37),
      BRAM_Din_A(3) => microblaze_2_dlmb_cntlr_DOUT(36),
      BRAM_Din_A(4) => microblaze_2_dlmb_cntlr_DOUT(35),
      BRAM_Din_A(5) => microblaze_2_dlmb_cntlr_DOUT(34),
      BRAM_Din_A(6) => microblaze_2_dlmb_cntlr_DOUT(33),
      BRAM_Din_A(7) => microblaze_2_dlmb_cntlr_DOUT(32),
      BRAM_Din_A(8) => microblaze_2_dlmb_cntlr_DOUT(31),
      BRAM_Din_A(9) => microblaze_2_dlmb_cntlr_DOUT(30),
      BRAM_Din_A(10) => microblaze_2_dlmb_cntlr_DOUT(29),
      BRAM_Din_A(11) => microblaze_2_dlmb_cntlr_DOUT(28),
      BRAM_Din_A(12) => microblaze_2_dlmb_cntlr_DOUT(27),
      BRAM_Din_A(13) => microblaze_2_dlmb_cntlr_DOUT(26),
      BRAM_Din_A(14) => microblaze_2_dlmb_cntlr_DOUT(25),
      BRAM_Din_A(15) => microblaze_2_dlmb_cntlr_DOUT(24),
      BRAM_Din_A(16) => microblaze_2_dlmb_cntlr_DOUT(23),
      BRAM_Din_A(17) => microblaze_2_dlmb_cntlr_DOUT(22),
      BRAM_Din_A(18) => microblaze_2_dlmb_cntlr_DOUT(21),
      BRAM_Din_A(19) => microblaze_2_dlmb_cntlr_DOUT(20),
      BRAM_Din_A(20) => microblaze_2_dlmb_cntlr_DOUT(19),
      BRAM_Din_A(21) => microblaze_2_dlmb_cntlr_DOUT(18),
      BRAM_Din_A(22) => microblaze_2_dlmb_cntlr_DOUT(17),
      BRAM_Din_A(23) => microblaze_2_dlmb_cntlr_DOUT(16),
      BRAM_Din_A(24) => microblaze_2_dlmb_cntlr_DOUT(15),
      BRAM_Din_A(25) => microblaze_2_dlmb_cntlr_DOUT(14),
      BRAM_Din_A(26) => microblaze_2_dlmb_cntlr_DOUT(13),
      BRAM_Din_A(27) => microblaze_2_dlmb_cntlr_DOUT(12),
      BRAM_Din_A(28) => microblaze_2_dlmb_cntlr_DOUT(11),
      BRAM_Din_A(29) => microblaze_2_dlmb_cntlr_DOUT(10),
      BRAM_Din_A(30) => microblaze_2_dlmb_cntlr_DOUT(9),
      BRAM_Din_A(31) => microblaze_2_dlmb_cntlr_DOUT(8),
      BRAM_Din_A(32) => microblaze_2_dlmb_cntlr_DOUT(7),
      BRAM_Din_A(33) => microblaze_2_dlmb_cntlr_DOUT(6),
      BRAM_Din_A(34) => microblaze_2_dlmb_cntlr_DOUT(5),
      BRAM_Din_A(35) => microblaze_2_dlmb_cntlr_DOUT(4),
      BRAM_Din_A(36) => microblaze_2_dlmb_cntlr_DOUT(3),
      BRAM_Din_A(37) => microblaze_2_dlmb_cntlr_DOUT(2),
      BRAM_Din_A(38) => microblaze_2_dlmb_cntlr_DOUT(1),
      BRAM_Din_A(39) => microblaze_2_dlmb_cntlr_DOUT(0),
      BRAM_Dout_A(0 to 39) => microblaze_2_dlmb_cntlr_DIN(0 to 39),
      BRAM_EN_A => microblaze_2_dlmb_cntlr_EN,
      BRAM_Rst_A => microblaze_2_dlmb_cntlr_RST,
      BRAM_WEN_A(0 to 4) => microblaze_2_dlmb_cntlr_WE(0 to 4),
      CE => NLW_dlmb_bram_if_cntlr_CE_UNCONNECTED,
      Interrupt => microblaze_2_dlmb_int,
      LMB_ABus(0 to 31) => microblaze_2_dlmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_2_dlmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_2_dlmb_bus_BE(0 to 3),
      LMB_Clk => microblaze_2_Clk,
      LMB_ReadStrobe => microblaze_2_dlmb_bus_READSTROBE,
      LMB_Rst => SYS_Rst_1(0),
      LMB_WriteDBus(0 to 31) => microblaze_2_dlmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_2_dlmb_bus_WRITESTROBE,
      S_AXI_CTRL_ACLK => microblaze_2_Clk,
      S_AXI_CTRL_ARADDR(31 downto 0) => microblaze_2_dlmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL_ARESETN => S_AXI_CTRL_ARESETN_1(0),
      S_AXI_CTRL_ARREADY => microblaze_2_dlmb_axi_ARREADY,
      S_AXI_CTRL_ARVALID => microblaze_2_dlmb_axi_ARVALID(0),
      S_AXI_CTRL_AWADDR(31 downto 0) => microblaze_2_dlmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL_AWREADY => microblaze_2_dlmb_axi_AWREADY,
      S_AXI_CTRL_AWVALID => microblaze_2_dlmb_axi_AWVALID(0),
      S_AXI_CTRL_BREADY => microblaze_2_dlmb_axi_BREADY(0),
      S_AXI_CTRL_BRESP(1 downto 0) => microblaze_2_dlmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL_BVALID => microblaze_2_dlmb_axi_BVALID,
      S_AXI_CTRL_RDATA(31 downto 0) => microblaze_2_dlmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL_RREADY => microblaze_2_dlmb_axi_RREADY(0),
      S_AXI_CTRL_RRESP(1 downto 0) => microblaze_2_dlmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL_RVALID => microblaze_2_dlmb_axi_RVALID,
      S_AXI_CTRL_WDATA(31 downto 0) => microblaze_2_dlmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL_WREADY => microblaze_2_dlmb_axi_WREADY,
      S_AXI_CTRL_WSTRB(3 downto 0) => microblaze_2_dlmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL_WVALID => microblaze_2_dlmb_axi_WVALID(0),
      Sl_CE => microblaze_2_dlmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_2_dlmb_bus_READDBUS(0 to 31),
      Sl_Ready => microblaze_2_dlmb_bus_READY,
      Sl_UE => microblaze_2_dlmb_bus_UE,
      Sl_Wait => microblaze_2_dlmb_bus_WAIT,
      UE => NLW_dlmb_bram_if_cntlr_UE_UNCONNECTED
    );
dlmb_v10: component design_1_dlmb_v10_3
     port map (
      LMB_ABus(0 to 31) => microblaze_2_dlmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_2_dlmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_2_dlmb_bus_BE(0 to 3),
      LMB_CE => microblaze_2_dlmb_CE,
      LMB_Clk => microblaze_2_Clk,
      LMB_ReadDBus(0 to 31) => microblaze_2_dlmb_READDBUS(0 to 31),
      LMB_ReadStrobe => microblaze_2_dlmb_bus_READSTROBE,
      LMB_Ready => microblaze_2_dlmb_READY,
      LMB_Rst => NLW_dlmb_v10_LMB_Rst_UNCONNECTED,
      LMB_UE => microblaze_2_dlmb_UE,
      LMB_Wait => microblaze_2_dlmb_WAIT,
      LMB_WriteDBus(0 to 31) => microblaze_2_dlmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_2_dlmb_bus_WRITESTROBE,
      M_ABus(0 to 31) => microblaze_2_dlmb_ABUS(0 to 31),
      M_AddrStrobe => microblaze_2_dlmb_ADDRSTROBE,
      M_BE(0 to 3) => microblaze_2_dlmb_BE(0 to 3),
      M_DBus(0 to 31) => microblaze_2_dlmb_WRITEDBUS(0 to 31),
      M_ReadStrobe => microblaze_2_dlmb_READSTROBE,
      M_WriteStrobe => microblaze_2_dlmb_WRITESTROBE,
      SYS_Rst => SYS_Rst_1(0),
      Sl_CE(0) => microblaze_2_dlmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_2_dlmb_bus_READDBUS(0 to 31),
      Sl_Ready(0) => microblaze_2_dlmb_bus_READY,
      Sl_UE(0) => microblaze_2_dlmb_bus_UE,
      Sl_Wait(0) => microblaze_2_dlmb_bus_WAIT
    );
ilmb_bram_if_cntlr: component design_1_ilmb_bram_if_cntlr_3
     port map (
      BRAM_Addr_A(0 to 31) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(0 to 31),
      BRAM_Clk_A => ilmb_bram_if_cntlr_BRAM_PORT_CLK,
      BRAM_Din_A(0) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(39),
      BRAM_Din_A(1) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(38),
      BRAM_Din_A(2) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(37),
      BRAM_Din_A(3) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(36),
      BRAM_Din_A(4) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(35),
      BRAM_Din_A(5) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(34),
      BRAM_Din_A(6) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(33),
      BRAM_Din_A(7) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(32),
      BRAM_Din_A(8) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(31),
      BRAM_Din_A(9) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(30),
      BRAM_Din_A(10) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(29),
      BRAM_Din_A(11) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(28),
      BRAM_Din_A(12) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(27),
      BRAM_Din_A(13) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(26),
      BRAM_Din_A(14) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(25),
      BRAM_Din_A(15) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(24),
      BRAM_Din_A(16) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(23),
      BRAM_Din_A(17) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(22),
      BRAM_Din_A(18) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(21),
      BRAM_Din_A(19) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(20),
      BRAM_Din_A(20) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(19),
      BRAM_Din_A(21) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(18),
      BRAM_Din_A(22) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(17),
      BRAM_Din_A(23) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(16),
      BRAM_Din_A(24) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(15),
      BRAM_Din_A(25) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(14),
      BRAM_Din_A(26) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(13),
      BRAM_Din_A(27) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(12),
      BRAM_Din_A(28) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(11),
      BRAM_Din_A(29) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(10),
      BRAM_Din_A(30) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(9),
      BRAM_Din_A(31) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(8),
      BRAM_Din_A(32) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(7),
      BRAM_Din_A(33) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(6),
      BRAM_Din_A(34) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(5),
      BRAM_Din_A(35) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(4),
      BRAM_Din_A(36) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(3),
      BRAM_Din_A(37) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(2),
      BRAM_Din_A(38) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(1),
      BRAM_Din_A(39) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(0),
      BRAM_Dout_A(0 to 39) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(0 to 39),
      BRAM_EN_A => ilmb_bram_if_cntlr_BRAM_PORT_EN,
      BRAM_Rst_A => ilmb_bram_if_cntlr_BRAM_PORT_RST,
      BRAM_WEN_A(0 to 4) => ilmb_bram_if_cntlr_BRAM_PORT_WE(0 to 4),
      CE => NLW_ilmb_bram_if_cntlr_CE_UNCONNECTED,
      Interrupt => microblaze_2_ilmb_int,
      LMB_ABus(0 to 31) => microblaze_2_ilmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_2_ilmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_2_ilmb_bus_BE(0 to 3),
      LMB_Clk => microblaze_2_Clk,
      LMB_ReadStrobe => microblaze_2_ilmb_bus_READSTROBE,
      LMB_Rst => SYS_Rst_1(0),
      LMB_WriteDBus(0 to 31) => microblaze_2_ilmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_2_ilmb_bus_WRITESTROBE,
      S_AXI_CTRL_ACLK => microblaze_2_Clk,
      S_AXI_CTRL_ARADDR(31 downto 0) => microblaze_2_ilmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL_ARESETN => S_AXI_CTRL_ARESETN_1(0),
      S_AXI_CTRL_ARREADY => microblaze_2_ilmb_axi_ARREADY,
      S_AXI_CTRL_ARVALID => microblaze_2_ilmb_axi_ARVALID(0),
      S_AXI_CTRL_AWADDR(31 downto 0) => microblaze_2_ilmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL_AWREADY => microblaze_2_ilmb_axi_AWREADY,
      S_AXI_CTRL_AWVALID => microblaze_2_ilmb_axi_AWVALID(0),
      S_AXI_CTRL_BREADY => microblaze_2_ilmb_axi_BREADY(0),
      S_AXI_CTRL_BRESP(1 downto 0) => microblaze_2_ilmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL_BVALID => microblaze_2_ilmb_axi_BVALID,
      S_AXI_CTRL_RDATA(31 downto 0) => microblaze_2_ilmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL_RREADY => microblaze_2_ilmb_axi_RREADY(0),
      S_AXI_CTRL_RRESP(1 downto 0) => microblaze_2_ilmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL_RVALID => microblaze_2_ilmb_axi_RVALID,
      S_AXI_CTRL_WDATA(31 downto 0) => microblaze_2_ilmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL_WREADY => microblaze_2_ilmb_axi_WREADY,
      S_AXI_CTRL_WSTRB(3 downto 0) => microblaze_2_ilmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL_WVALID => microblaze_2_ilmb_axi_WVALID(0),
      Sl_CE => microblaze_2_ilmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_2_ilmb_bus_READDBUS(0 to 31),
      Sl_Ready => microblaze_2_ilmb_bus_READY,
      Sl_UE => microblaze_2_ilmb_bus_UE,
      Sl_Wait => microblaze_2_ilmb_bus_WAIT,
      UE => NLW_ilmb_bram_if_cntlr_UE_UNCONNECTED
    );
ilmb_v10: component design_1_ilmb_v10_3
     port map (
      LMB_ABus(0 to 31) => microblaze_2_ilmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_2_ilmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_2_ilmb_bus_BE(0 to 3),
      LMB_CE => microblaze_2_ilmb_CE,
      LMB_Clk => microblaze_2_Clk,
      LMB_ReadDBus(0 to 31) => microblaze_2_ilmb_READDBUS(0 to 31),
      LMB_ReadStrobe => microblaze_2_ilmb_bus_READSTROBE,
      LMB_Ready => microblaze_2_ilmb_READY,
      LMB_Rst => NLW_ilmb_v10_LMB_Rst_UNCONNECTED,
      LMB_UE => microblaze_2_ilmb_UE,
      LMB_Wait => microblaze_2_ilmb_WAIT,
      LMB_WriteDBus(0 to 31) => microblaze_2_ilmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_2_ilmb_bus_WRITESTROBE,
      M_ABus(0 to 31) => microblaze_2_ilmb_ABUS(0 to 31),
      M_AddrStrobe => microblaze_2_ilmb_ADDRSTROBE,
      M_BE(0 to 3) => B"0000",
      M_DBus(0 to 31) => B"00000000000000000000000000000000",
      M_ReadStrobe => microblaze_2_ilmb_READSTROBE,
      M_WriteStrobe => '0',
      SYS_Rst => SYS_Rst_1(0),
      Sl_CE(0) => microblaze_2_ilmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_2_ilmb_bus_READDBUS(0 to 31),
      Sl_Ready(0) => microblaze_2_ilmb_bus_READY,
      Sl_UE(0) => microblaze_2_ilmb_bus_UE,
      Sl_Wait(0) => microblaze_2_ilmb_bus_WAIT
    );
lmb_bram: component design_1_lmb_bram_3
     port map (
      addra(31) => microblaze_2_dlmb_cntlr_ADDR(0),
      addra(30) => microblaze_2_dlmb_cntlr_ADDR(1),
      addra(29) => microblaze_2_dlmb_cntlr_ADDR(2),
      addra(28) => microblaze_2_dlmb_cntlr_ADDR(3),
      addra(27) => microblaze_2_dlmb_cntlr_ADDR(4),
      addra(26) => microblaze_2_dlmb_cntlr_ADDR(5),
      addra(25) => microblaze_2_dlmb_cntlr_ADDR(6),
      addra(24) => microblaze_2_dlmb_cntlr_ADDR(7),
      addra(23) => microblaze_2_dlmb_cntlr_ADDR(8),
      addra(22) => microblaze_2_dlmb_cntlr_ADDR(9),
      addra(21) => microblaze_2_dlmb_cntlr_ADDR(10),
      addra(20) => microblaze_2_dlmb_cntlr_ADDR(11),
      addra(19) => microblaze_2_dlmb_cntlr_ADDR(12),
      addra(18) => microblaze_2_dlmb_cntlr_ADDR(13),
      addra(17) => microblaze_2_dlmb_cntlr_ADDR(14),
      addra(16) => microblaze_2_dlmb_cntlr_ADDR(15),
      addra(15) => microblaze_2_dlmb_cntlr_ADDR(16),
      addra(14) => microblaze_2_dlmb_cntlr_ADDR(17),
      addra(13) => microblaze_2_dlmb_cntlr_ADDR(18),
      addra(12) => microblaze_2_dlmb_cntlr_ADDR(19),
      addra(11) => microblaze_2_dlmb_cntlr_ADDR(20),
      addra(10) => microblaze_2_dlmb_cntlr_ADDR(21),
      addra(9) => microblaze_2_dlmb_cntlr_ADDR(22),
      addra(8) => microblaze_2_dlmb_cntlr_ADDR(23),
      addra(7) => microblaze_2_dlmb_cntlr_ADDR(24),
      addra(6) => microblaze_2_dlmb_cntlr_ADDR(25),
      addra(5) => microblaze_2_dlmb_cntlr_ADDR(26),
      addra(4) => microblaze_2_dlmb_cntlr_ADDR(27),
      addra(3) => microblaze_2_dlmb_cntlr_ADDR(28),
      addra(2) => microblaze_2_dlmb_cntlr_ADDR(29),
      addra(1) => microblaze_2_dlmb_cntlr_ADDR(30),
      addra(0) => microblaze_2_dlmb_cntlr_ADDR(31),
      addrb(31) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(0),
      addrb(30) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(1),
      addrb(29) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(2),
      addrb(28) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(3),
      addrb(27) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(4),
      addrb(26) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(5),
      addrb(25) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(6),
      addrb(24) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(7),
      addrb(23) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(8),
      addrb(22) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(9),
      addrb(21) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(10),
      addrb(20) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(11),
      addrb(19) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(12),
      addrb(18) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(13),
      addrb(17) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(14),
      addrb(16) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(15),
      addrb(15) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(16),
      addrb(14) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(17),
      addrb(13) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(18),
      addrb(12) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(19),
      addrb(11) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(20),
      addrb(10) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(21),
      addrb(9) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(22),
      addrb(8) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(23),
      addrb(7) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(24),
      addrb(6) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(25),
      addrb(5) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(26),
      addrb(4) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(27),
      addrb(3) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(28),
      addrb(2) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(29),
      addrb(1) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(30),
      addrb(0) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(31),
      clka => microblaze_2_dlmb_cntlr_CLK,
      clkb => ilmb_bram_if_cntlr_BRAM_PORT_CLK,
      dina(39) => microblaze_2_dlmb_cntlr_DIN(0),
      dina(38) => microblaze_2_dlmb_cntlr_DIN(1),
      dina(37) => microblaze_2_dlmb_cntlr_DIN(2),
      dina(36) => microblaze_2_dlmb_cntlr_DIN(3),
      dina(35) => microblaze_2_dlmb_cntlr_DIN(4),
      dina(34) => microblaze_2_dlmb_cntlr_DIN(5),
      dina(33) => microblaze_2_dlmb_cntlr_DIN(6),
      dina(32) => microblaze_2_dlmb_cntlr_DIN(7),
      dina(31) => microblaze_2_dlmb_cntlr_DIN(8),
      dina(30) => microblaze_2_dlmb_cntlr_DIN(9),
      dina(29) => microblaze_2_dlmb_cntlr_DIN(10),
      dina(28) => microblaze_2_dlmb_cntlr_DIN(11),
      dina(27) => microblaze_2_dlmb_cntlr_DIN(12),
      dina(26) => microblaze_2_dlmb_cntlr_DIN(13),
      dina(25) => microblaze_2_dlmb_cntlr_DIN(14),
      dina(24) => microblaze_2_dlmb_cntlr_DIN(15),
      dina(23) => microblaze_2_dlmb_cntlr_DIN(16),
      dina(22) => microblaze_2_dlmb_cntlr_DIN(17),
      dina(21) => microblaze_2_dlmb_cntlr_DIN(18),
      dina(20) => microblaze_2_dlmb_cntlr_DIN(19),
      dina(19) => microblaze_2_dlmb_cntlr_DIN(20),
      dina(18) => microblaze_2_dlmb_cntlr_DIN(21),
      dina(17) => microblaze_2_dlmb_cntlr_DIN(22),
      dina(16) => microblaze_2_dlmb_cntlr_DIN(23),
      dina(15) => microblaze_2_dlmb_cntlr_DIN(24),
      dina(14) => microblaze_2_dlmb_cntlr_DIN(25),
      dina(13) => microblaze_2_dlmb_cntlr_DIN(26),
      dina(12) => microblaze_2_dlmb_cntlr_DIN(27),
      dina(11) => microblaze_2_dlmb_cntlr_DIN(28),
      dina(10) => microblaze_2_dlmb_cntlr_DIN(29),
      dina(9) => microblaze_2_dlmb_cntlr_DIN(30),
      dina(8) => microblaze_2_dlmb_cntlr_DIN(31),
      dina(7) => microblaze_2_dlmb_cntlr_DIN(32),
      dina(6) => microblaze_2_dlmb_cntlr_DIN(33),
      dina(5) => microblaze_2_dlmb_cntlr_DIN(34),
      dina(4) => microblaze_2_dlmb_cntlr_DIN(35),
      dina(3) => microblaze_2_dlmb_cntlr_DIN(36),
      dina(2) => microblaze_2_dlmb_cntlr_DIN(37),
      dina(1) => microblaze_2_dlmb_cntlr_DIN(38),
      dina(0) => microblaze_2_dlmb_cntlr_DIN(39),
      dinb(39) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(0),
      dinb(38) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(1),
      dinb(37) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(2),
      dinb(36) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(3),
      dinb(35) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(4),
      dinb(34) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(5),
      dinb(33) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(6),
      dinb(32) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(7),
      dinb(31) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(8),
      dinb(30) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(9),
      dinb(29) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(10),
      dinb(28) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(11),
      dinb(27) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(12),
      dinb(26) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(13),
      dinb(25) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(14),
      dinb(24) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(15),
      dinb(23) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(16),
      dinb(22) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(17),
      dinb(21) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(18),
      dinb(20) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(19),
      dinb(19) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(20),
      dinb(18) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(21),
      dinb(17) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(22),
      dinb(16) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(23),
      dinb(15) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(24),
      dinb(14) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(25),
      dinb(13) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(26),
      dinb(12) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(27),
      dinb(11) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(28),
      dinb(10) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(29),
      dinb(9) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(30),
      dinb(8) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(31),
      dinb(7) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(32),
      dinb(6) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(33),
      dinb(5) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(34),
      dinb(4) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(35),
      dinb(3) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(36),
      dinb(2) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(37),
      dinb(1) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(38),
      dinb(0) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(39),
      douta(39 downto 0) => microblaze_2_dlmb_cntlr_DOUT(39 downto 0),
      doutb(39 downto 0) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(39 downto 0),
      ena => microblaze_2_dlmb_cntlr_EN,
      enb => ilmb_bram_if_cntlr_BRAM_PORT_EN,
      rsta => microblaze_2_dlmb_cntlr_RST,
      rstb => ilmb_bram_if_cntlr_BRAM_PORT_RST,
      wea(4) => microblaze_2_dlmb_cntlr_WE(0),
      wea(3) => microblaze_2_dlmb_cntlr_WE(1),
      wea(2) => microblaze_2_dlmb_cntlr_WE(2),
      wea(1) => microblaze_2_dlmb_cntlr_WE(3),
      wea(0) => microblaze_2_dlmb_cntlr_WE(4),
      web(4) => ilmb_bram_if_cntlr_BRAM_PORT_WE(0),
      web(3) => ilmb_bram_if_cntlr_BRAM_PORT_WE(1),
      web(2) => ilmb_bram_if_cntlr_BRAM_PORT_WE(2),
      web(1) => ilmb_bram_if_cntlr_BRAM_PORT_WE(3),
      web(0) => ilmb_bram_if_cntlr_BRAM_PORT_WE(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_3_local_memory_imp_1UR0TAW is
  port (
    DLMB_Interrupt : out STD_LOGIC;
    DLMB_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_addrstrobe : in STD_LOGIC;
    DLMB_be : in STD_LOGIC_VECTOR ( 0 to 3 );
    DLMB_ce : out STD_LOGIC;
    DLMB_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_readstrobe : in STD_LOGIC;
    DLMB_ready : out STD_LOGIC;
    DLMB_ue : out STD_LOGIC;
    DLMB_wait : out STD_LOGIC;
    DLMB_writedbus : in STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_writestrobe : in STD_LOGIC;
    ILMB_Interrupt : out STD_LOGIC;
    ILMB_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    ILMB_addrstrobe : in STD_LOGIC;
    ILMB_ce : out STD_LOGIC;
    ILMB_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    ILMB_readstrobe : in STD_LOGIC;
    ILMB_ready : out STD_LOGIC;
    ILMB_ue : out STD_LOGIC;
    ILMB_wait : out STD_LOGIC;
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL1_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL1_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL1_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end microblaze_3_local_memory_imp_1UR0TAW;

architecture STRUCTURE of microblaze_3_local_memory_imp_1UR0TAW is
  component design_1_dlmb_v10_2 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  end component design_1_dlmb_v10_2;
  component design_1_ilmb_v10_2 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  end component design_1_ilmb_v10_2;
  component design_1_dlmb_bram_if_cntlr_2 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 4 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 39 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 39 );
    S_AXI_CTRL_ACLK : in STD_LOGIC;
    S_AXI_CTRL_ARESETN : in STD_LOGIC;
    S_AXI_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_AWVALID : in STD_LOGIC;
    S_AXI_CTRL_AWREADY : out STD_LOGIC;
    S_AXI_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL_WVALID : in STD_LOGIC;
    S_AXI_CTRL_WREADY : out STD_LOGIC;
    S_AXI_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_BVALID : out STD_LOGIC;
    S_AXI_CTRL_BREADY : in STD_LOGIC;
    S_AXI_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_ARVALID : in STD_LOGIC;
    S_AXI_CTRL_ARREADY : out STD_LOGIC;
    S_AXI_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_RVALID : out STD_LOGIC;
    S_AXI_CTRL_RREADY : in STD_LOGIC;
    UE : out STD_LOGIC;
    CE : out STD_LOGIC;
    Interrupt : out STD_LOGIC
  );
  end component design_1_dlmb_bram_if_cntlr_2;
  component design_1_ilmb_bram_if_cntlr_2 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 4 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 39 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 39 );
    S_AXI_CTRL_ACLK : in STD_LOGIC;
    S_AXI_CTRL_ARESETN : in STD_LOGIC;
    S_AXI_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_AWVALID : in STD_LOGIC;
    S_AXI_CTRL_AWREADY : out STD_LOGIC;
    S_AXI_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL_WVALID : in STD_LOGIC;
    S_AXI_CTRL_WREADY : out STD_LOGIC;
    S_AXI_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_BVALID : out STD_LOGIC;
    S_AXI_CTRL_BREADY : in STD_LOGIC;
    S_AXI_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_ARVALID : in STD_LOGIC;
    S_AXI_CTRL_ARREADY : out STD_LOGIC;
    S_AXI_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_RVALID : out STD_LOGIC;
    S_AXI_CTRL_RREADY : in STD_LOGIC;
    UE : out STD_LOGIC;
    CE : out STD_LOGIC;
    Interrupt : out STD_LOGIC
  );
  end component design_1_ilmb_bram_if_cntlr_2;
  component design_1_lmb_bram_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 4 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 39 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 39 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 4 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 39 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  end component design_1_lmb_bram_2;
  signal SYS_Rst_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_CTRL_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_CLK : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_DIN : STD_LOGIC_VECTOR ( 0 to 39 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_DOUT : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_EN : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_RST : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_WE : STD_LOGIC_VECTOR ( 0 to 4 );
  signal microblaze_3_Clk : STD_LOGIC;
  signal microblaze_3_dlmb_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_3_dlmb_ADDRSTROBE : STD_LOGIC;
  signal microblaze_3_dlmb_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_3_dlmb_CE : STD_LOGIC;
  signal microblaze_3_dlmb_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_3_dlmb_READSTROBE : STD_LOGIC;
  signal microblaze_3_dlmb_READY : STD_LOGIC;
  signal microblaze_3_dlmb_UE : STD_LOGIC;
  signal microblaze_3_dlmb_WAIT : STD_LOGIC;
  signal microblaze_3_dlmb_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_3_dlmb_WRITESTROBE : STD_LOGIC;
  signal microblaze_3_dlmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_dlmb_axi_ARREADY : STD_LOGIC;
  signal microblaze_3_dlmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_dlmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_dlmb_axi_AWREADY : STD_LOGIC;
  signal microblaze_3_dlmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_dlmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_dlmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_dlmb_axi_BVALID : STD_LOGIC;
  signal microblaze_3_dlmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_dlmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_dlmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_dlmb_axi_RVALID : STD_LOGIC;
  signal microblaze_3_dlmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_dlmb_axi_WREADY : STD_LOGIC;
  signal microblaze_3_dlmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_3_dlmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_dlmb_bus_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_3_dlmb_bus_ADDRSTROBE : STD_LOGIC;
  signal microblaze_3_dlmb_bus_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_3_dlmb_bus_CE : STD_LOGIC;
  signal microblaze_3_dlmb_bus_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_3_dlmb_bus_READSTROBE : STD_LOGIC;
  signal microblaze_3_dlmb_bus_READY : STD_LOGIC;
  signal microblaze_3_dlmb_bus_UE : STD_LOGIC;
  signal microblaze_3_dlmb_bus_WAIT : STD_LOGIC;
  signal microblaze_3_dlmb_bus_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_3_dlmb_bus_WRITESTROBE : STD_LOGIC;
  signal microblaze_3_dlmb_cntlr_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_3_dlmb_cntlr_CLK : STD_LOGIC;
  signal microblaze_3_dlmb_cntlr_DIN : STD_LOGIC_VECTOR ( 0 to 39 );
  signal microblaze_3_dlmb_cntlr_DOUT : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal microblaze_3_dlmb_cntlr_EN : STD_LOGIC;
  signal microblaze_3_dlmb_cntlr_RST : STD_LOGIC;
  signal microblaze_3_dlmb_cntlr_WE : STD_LOGIC_VECTOR ( 0 to 4 );
  signal microblaze_3_dlmb_int : STD_LOGIC;
  signal microblaze_3_ilmb_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_3_ilmb_ADDRSTROBE : STD_LOGIC;
  signal microblaze_3_ilmb_CE : STD_LOGIC;
  signal microblaze_3_ilmb_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_3_ilmb_READSTROBE : STD_LOGIC;
  signal microblaze_3_ilmb_READY : STD_LOGIC;
  signal microblaze_3_ilmb_UE : STD_LOGIC;
  signal microblaze_3_ilmb_WAIT : STD_LOGIC;
  signal microblaze_3_ilmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_ilmb_axi_ARREADY : STD_LOGIC;
  signal microblaze_3_ilmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_ilmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_ilmb_axi_AWREADY : STD_LOGIC;
  signal microblaze_3_ilmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_ilmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_ilmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_ilmb_axi_BVALID : STD_LOGIC;
  signal microblaze_3_ilmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_ilmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_ilmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_ilmb_axi_RVALID : STD_LOGIC;
  signal microblaze_3_ilmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_ilmb_axi_WREADY : STD_LOGIC;
  signal microblaze_3_ilmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_3_ilmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_ilmb_bus_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_3_ilmb_bus_ADDRSTROBE : STD_LOGIC;
  signal microblaze_3_ilmb_bus_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_3_ilmb_bus_CE : STD_LOGIC;
  signal microblaze_3_ilmb_bus_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_3_ilmb_bus_READSTROBE : STD_LOGIC;
  signal microblaze_3_ilmb_bus_READY : STD_LOGIC;
  signal microblaze_3_ilmb_bus_UE : STD_LOGIC;
  signal microblaze_3_ilmb_bus_WAIT : STD_LOGIC;
  signal microblaze_3_ilmb_bus_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_3_ilmb_bus_WRITESTROBE : STD_LOGIC;
  signal microblaze_3_ilmb_int : STD_LOGIC;
  signal NLW_dlmb_bram_if_cntlr_CE_UNCONNECTED : STD_LOGIC;
  signal NLW_dlmb_bram_if_cntlr_UE_UNCONNECTED : STD_LOGIC;
  signal NLW_dlmb_v10_LMB_Rst_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_bram_if_cntlr_CE_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_bram_if_cntlr_UE_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_v10_LMB_Rst_UNCONNECTED : STD_LOGIC;
  attribute BMM_INFO_ADDRESS_SPACE : string;
  attribute BMM_INFO_ADDRESS_SPACE of dlmb_bram_if_cntlr : label is "byte  0x0 40 > design_1 microblaze_3_local_memory/lmb_bram";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of dlmb_bram_if_cntlr : label is "yes";
begin
  DLMB_Interrupt <= microblaze_3_dlmb_int;
  DLMB_ce <= microblaze_3_dlmb_CE;
  DLMB_readdbus(0 to 31) <= microblaze_3_dlmb_READDBUS(0 to 31);
  DLMB_ready <= microblaze_3_dlmb_READY;
  DLMB_ue <= microblaze_3_dlmb_UE;
  DLMB_wait <= microblaze_3_dlmb_WAIT;
  ILMB_Interrupt <= microblaze_3_ilmb_int;
  ILMB_ce <= microblaze_3_ilmb_CE;
  ILMB_readdbus(0 to 31) <= microblaze_3_ilmb_READDBUS(0 to 31);
  ILMB_ready <= microblaze_3_ilmb_READY;
  ILMB_ue <= microblaze_3_ilmb_UE;
  ILMB_wait <= microblaze_3_ilmb_WAIT;
  SYS_Rst_1(0) <= SYS_Rst(0);
  S_AXI_CTRL1_arready(0) <= microblaze_3_ilmb_axi_ARREADY;
  S_AXI_CTRL1_awready(0) <= microblaze_3_ilmb_axi_AWREADY;
  S_AXI_CTRL1_bresp(1 downto 0) <= microblaze_3_ilmb_axi_BRESP(1 downto 0);
  S_AXI_CTRL1_bvalid(0) <= microblaze_3_ilmb_axi_BVALID;
  S_AXI_CTRL1_rdata(31 downto 0) <= microblaze_3_ilmb_axi_RDATA(31 downto 0);
  S_AXI_CTRL1_rresp(1 downto 0) <= microblaze_3_ilmb_axi_RRESP(1 downto 0);
  S_AXI_CTRL1_rvalid(0) <= microblaze_3_ilmb_axi_RVALID;
  S_AXI_CTRL1_wready(0) <= microblaze_3_ilmb_axi_WREADY;
  S_AXI_CTRL_ARESETN_1(0) <= S_AXI_CTRL_ARESETN(0);
  S_AXI_CTRL_arready(0) <= microblaze_3_dlmb_axi_ARREADY;
  S_AXI_CTRL_awready(0) <= microblaze_3_dlmb_axi_AWREADY;
  S_AXI_CTRL_bresp(1 downto 0) <= microblaze_3_dlmb_axi_BRESP(1 downto 0);
  S_AXI_CTRL_bvalid(0) <= microblaze_3_dlmb_axi_BVALID;
  S_AXI_CTRL_rdata(31 downto 0) <= microblaze_3_dlmb_axi_RDATA(31 downto 0);
  S_AXI_CTRL_rresp(1 downto 0) <= microblaze_3_dlmb_axi_RRESP(1 downto 0);
  S_AXI_CTRL_rvalid(0) <= microblaze_3_dlmb_axi_RVALID;
  S_AXI_CTRL_wready(0) <= microblaze_3_dlmb_axi_WREADY;
  microblaze_3_Clk <= LMB_Clk;
  microblaze_3_dlmb_ABUS(0 to 31) <= DLMB_abus(0 to 31);
  microblaze_3_dlmb_ADDRSTROBE <= DLMB_addrstrobe;
  microblaze_3_dlmb_BE(0 to 3) <= DLMB_be(0 to 3);
  microblaze_3_dlmb_READSTROBE <= DLMB_readstrobe;
  microblaze_3_dlmb_WRITEDBUS(0 to 31) <= DLMB_writedbus(0 to 31);
  microblaze_3_dlmb_WRITESTROBE <= DLMB_writestrobe;
  microblaze_3_dlmb_axi_ARADDR(31 downto 0) <= S_AXI_CTRL_araddr(31 downto 0);
  microblaze_3_dlmb_axi_ARVALID(0) <= S_AXI_CTRL_arvalid(0);
  microblaze_3_dlmb_axi_AWADDR(31 downto 0) <= S_AXI_CTRL_awaddr(31 downto 0);
  microblaze_3_dlmb_axi_AWVALID(0) <= S_AXI_CTRL_awvalid(0);
  microblaze_3_dlmb_axi_BREADY(0) <= S_AXI_CTRL_bready(0);
  microblaze_3_dlmb_axi_RREADY(0) <= S_AXI_CTRL_rready(0);
  microblaze_3_dlmb_axi_WDATA(31 downto 0) <= S_AXI_CTRL_wdata(31 downto 0);
  microblaze_3_dlmb_axi_WSTRB(3 downto 0) <= S_AXI_CTRL_wstrb(3 downto 0);
  microblaze_3_dlmb_axi_WVALID(0) <= S_AXI_CTRL_wvalid(0);
  microblaze_3_ilmb_ABUS(0 to 31) <= ILMB_abus(0 to 31);
  microblaze_3_ilmb_ADDRSTROBE <= ILMB_addrstrobe;
  microblaze_3_ilmb_READSTROBE <= ILMB_readstrobe;
  microblaze_3_ilmb_axi_ARADDR(31 downto 0) <= S_AXI_CTRL1_araddr(31 downto 0);
  microblaze_3_ilmb_axi_ARVALID(0) <= S_AXI_CTRL1_arvalid(0);
  microblaze_3_ilmb_axi_AWADDR(31 downto 0) <= S_AXI_CTRL1_awaddr(31 downto 0);
  microblaze_3_ilmb_axi_AWVALID(0) <= S_AXI_CTRL1_awvalid(0);
  microblaze_3_ilmb_axi_BREADY(0) <= S_AXI_CTRL1_bready(0);
  microblaze_3_ilmb_axi_RREADY(0) <= S_AXI_CTRL1_rready(0);
  microblaze_3_ilmb_axi_WDATA(31 downto 0) <= S_AXI_CTRL1_wdata(31 downto 0);
  microblaze_3_ilmb_axi_WSTRB(3 downto 0) <= S_AXI_CTRL1_wstrb(3 downto 0);
  microblaze_3_ilmb_axi_WVALID(0) <= S_AXI_CTRL1_wvalid(0);
dlmb_bram_if_cntlr: component design_1_dlmb_bram_if_cntlr_2
     port map (
      BRAM_Addr_A(0 to 31) => microblaze_3_dlmb_cntlr_ADDR(0 to 31),
      BRAM_Clk_A => microblaze_3_dlmb_cntlr_CLK,
      BRAM_Din_A(0) => microblaze_3_dlmb_cntlr_DOUT(39),
      BRAM_Din_A(1) => microblaze_3_dlmb_cntlr_DOUT(38),
      BRAM_Din_A(2) => microblaze_3_dlmb_cntlr_DOUT(37),
      BRAM_Din_A(3) => microblaze_3_dlmb_cntlr_DOUT(36),
      BRAM_Din_A(4) => microblaze_3_dlmb_cntlr_DOUT(35),
      BRAM_Din_A(5) => microblaze_3_dlmb_cntlr_DOUT(34),
      BRAM_Din_A(6) => microblaze_3_dlmb_cntlr_DOUT(33),
      BRAM_Din_A(7) => microblaze_3_dlmb_cntlr_DOUT(32),
      BRAM_Din_A(8) => microblaze_3_dlmb_cntlr_DOUT(31),
      BRAM_Din_A(9) => microblaze_3_dlmb_cntlr_DOUT(30),
      BRAM_Din_A(10) => microblaze_3_dlmb_cntlr_DOUT(29),
      BRAM_Din_A(11) => microblaze_3_dlmb_cntlr_DOUT(28),
      BRAM_Din_A(12) => microblaze_3_dlmb_cntlr_DOUT(27),
      BRAM_Din_A(13) => microblaze_3_dlmb_cntlr_DOUT(26),
      BRAM_Din_A(14) => microblaze_3_dlmb_cntlr_DOUT(25),
      BRAM_Din_A(15) => microblaze_3_dlmb_cntlr_DOUT(24),
      BRAM_Din_A(16) => microblaze_3_dlmb_cntlr_DOUT(23),
      BRAM_Din_A(17) => microblaze_3_dlmb_cntlr_DOUT(22),
      BRAM_Din_A(18) => microblaze_3_dlmb_cntlr_DOUT(21),
      BRAM_Din_A(19) => microblaze_3_dlmb_cntlr_DOUT(20),
      BRAM_Din_A(20) => microblaze_3_dlmb_cntlr_DOUT(19),
      BRAM_Din_A(21) => microblaze_3_dlmb_cntlr_DOUT(18),
      BRAM_Din_A(22) => microblaze_3_dlmb_cntlr_DOUT(17),
      BRAM_Din_A(23) => microblaze_3_dlmb_cntlr_DOUT(16),
      BRAM_Din_A(24) => microblaze_3_dlmb_cntlr_DOUT(15),
      BRAM_Din_A(25) => microblaze_3_dlmb_cntlr_DOUT(14),
      BRAM_Din_A(26) => microblaze_3_dlmb_cntlr_DOUT(13),
      BRAM_Din_A(27) => microblaze_3_dlmb_cntlr_DOUT(12),
      BRAM_Din_A(28) => microblaze_3_dlmb_cntlr_DOUT(11),
      BRAM_Din_A(29) => microblaze_3_dlmb_cntlr_DOUT(10),
      BRAM_Din_A(30) => microblaze_3_dlmb_cntlr_DOUT(9),
      BRAM_Din_A(31) => microblaze_3_dlmb_cntlr_DOUT(8),
      BRAM_Din_A(32) => microblaze_3_dlmb_cntlr_DOUT(7),
      BRAM_Din_A(33) => microblaze_3_dlmb_cntlr_DOUT(6),
      BRAM_Din_A(34) => microblaze_3_dlmb_cntlr_DOUT(5),
      BRAM_Din_A(35) => microblaze_3_dlmb_cntlr_DOUT(4),
      BRAM_Din_A(36) => microblaze_3_dlmb_cntlr_DOUT(3),
      BRAM_Din_A(37) => microblaze_3_dlmb_cntlr_DOUT(2),
      BRAM_Din_A(38) => microblaze_3_dlmb_cntlr_DOUT(1),
      BRAM_Din_A(39) => microblaze_3_dlmb_cntlr_DOUT(0),
      BRAM_Dout_A(0 to 39) => microblaze_3_dlmb_cntlr_DIN(0 to 39),
      BRAM_EN_A => microblaze_3_dlmb_cntlr_EN,
      BRAM_Rst_A => microblaze_3_dlmb_cntlr_RST,
      BRAM_WEN_A(0 to 4) => microblaze_3_dlmb_cntlr_WE(0 to 4),
      CE => NLW_dlmb_bram_if_cntlr_CE_UNCONNECTED,
      Interrupt => microblaze_3_dlmb_int,
      LMB_ABus(0 to 31) => microblaze_3_dlmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_3_dlmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_3_dlmb_bus_BE(0 to 3),
      LMB_Clk => microblaze_3_Clk,
      LMB_ReadStrobe => microblaze_3_dlmb_bus_READSTROBE,
      LMB_Rst => SYS_Rst_1(0),
      LMB_WriteDBus(0 to 31) => microblaze_3_dlmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_3_dlmb_bus_WRITESTROBE,
      S_AXI_CTRL_ACLK => microblaze_3_Clk,
      S_AXI_CTRL_ARADDR(31 downto 0) => microblaze_3_dlmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL_ARESETN => S_AXI_CTRL_ARESETN_1(0),
      S_AXI_CTRL_ARREADY => microblaze_3_dlmb_axi_ARREADY,
      S_AXI_CTRL_ARVALID => microblaze_3_dlmb_axi_ARVALID(0),
      S_AXI_CTRL_AWADDR(31 downto 0) => microblaze_3_dlmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL_AWREADY => microblaze_3_dlmb_axi_AWREADY,
      S_AXI_CTRL_AWVALID => microblaze_3_dlmb_axi_AWVALID(0),
      S_AXI_CTRL_BREADY => microblaze_3_dlmb_axi_BREADY(0),
      S_AXI_CTRL_BRESP(1 downto 0) => microblaze_3_dlmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL_BVALID => microblaze_3_dlmb_axi_BVALID,
      S_AXI_CTRL_RDATA(31 downto 0) => microblaze_3_dlmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL_RREADY => microblaze_3_dlmb_axi_RREADY(0),
      S_AXI_CTRL_RRESP(1 downto 0) => microblaze_3_dlmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL_RVALID => microblaze_3_dlmb_axi_RVALID,
      S_AXI_CTRL_WDATA(31 downto 0) => microblaze_3_dlmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL_WREADY => microblaze_3_dlmb_axi_WREADY,
      S_AXI_CTRL_WSTRB(3 downto 0) => microblaze_3_dlmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL_WVALID => microblaze_3_dlmb_axi_WVALID(0),
      Sl_CE => microblaze_3_dlmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_3_dlmb_bus_READDBUS(0 to 31),
      Sl_Ready => microblaze_3_dlmb_bus_READY,
      Sl_UE => microblaze_3_dlmb_bus_UE,
      Sl_Wait => microblaze_3_dlmb_bus_WAIT,
      UE => NLW_dlmb_bram_if_cntlr_UE_UNCONNECTED
    );
dlmb_v10: component design_1_dlmb_v10_2
     port map (
      LMB_ABus(0 to 31) => microblaze_3_dlmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_3_dlmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_3_dlmb_bus_BE(0 to 3),
      LMB_CE => microblaze_3_dlmb_CE,
      LMB_Clk => microblaze_3_Clk,
      LMB_ReadDBus(0 to 31) => microblaze_3_dlmb_READDBUS(0 to 31),
      LMB_ReadStrobe => microblaze_3_dlmb_bus_READSTROBE,
      LMB_Ready => microblaze_3_dlmb_READY,
      LMB_Rst => NLW_dlmb_v10_LMB_Rst_UNCONNECTED,
      LMB_UE => microblaze_3_dlmb_UE,
      LMB_Wait => microblaze_3_dlmb_WAIT,
      LMB_WriteDBus(0 to 31) => microblaze_3_dlmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_3_dlmb_bus_WRITESTROBE,
      M_ABus(0 to 31) => microblaze_3_dlmb_ABUS(0 to 31),
      M_AddrStrobe => microblaze_3_dlmb_ADDRSTROBE,
      M_BE(0 to 3) => microblaze_3_dlmb_BE(0 to 3),
      M_DBus(0 to 31) => microblaze_3_dlmb_WRITEDBUS(0 to 31),
      M_ReadStrobe => microblaze_3_dlmb_READSTROBE,
      M_WriteStrobe => microblaze_3_dlmb_WRITESTROBE,
      SYS_Rst => SYS_Rst_1(0),
      Sl_CE(0) => microblaze_3_dlmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_3_dlmb_bus_READDBUS(0 to 31),
      Sl_Ready(0) => microblaze_3_dlmb_bus_READY,
      Sl_UE(0) => microblaze_3_dlmb_bus_UE,
      Sl_Wait(0) => microblaze_3_dlmb_bus_WAIT
    );
ilmb_bram_if_cntlr: component design_1_ilmb_bram_if_cntlr_2
     port map (
      BRAM_Addr_A(0 to 31) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(0 to 31),
      BRAM_Clk_A => ilmb_bram_if_cntlr_BRAM_PORT_CLK,
      BRAM_Din_A(0) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(39),
      BRAM_Din_A(1) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(38),
      BRAM_Din_A(2) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(37),
      BRAM_Din_A(3) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(36),
      BRAM_Din_A(4) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(35),
      BRAM_Din_A(5) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(34),
      BRAM_Din_A(6) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(33),
      BRAM_Din_A(7) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(32),
      BRAM_Din_A(8) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(31),
      BRAM_Din_A(9) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(30),
      BRAM_Din_A(10) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(29),
      BRAM_Din_A(11) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(28),
      BRAM_Din_A(12) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(27),
      BRAM_Din_A(13) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(26),
      BRAM_Din_A(14) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(25),
      BRAM_Din_A(15) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(24),
      BRAM_Din_A(16) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(23),
      BRAM_Din_A(17) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(22),
      BRAM_Din_A(18) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(21),
      BRAM_Din_A(19) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(20),
      BRAM_Din_A(20) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(19),
      BRAM_Din_A(21) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(18),
      BRAM_Din_A(22) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(17),
      BRAM_Din_A(23) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(16),
      BRAM_Din_A(24) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(15),
      BRAM_Din_A(25) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(14),
      BRAM_Din_A(26) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(13),
      BRAM_Din_A(27) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(12),
      BRAM_Din_A(28) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(11),
      BRAM_Din_A(29) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(10),
      BRAM_Din_A(30) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(9),
      BRAM_Din_A(31) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(8),
      BRAM_Din_A(32) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(7),
      BRAM_Din_A(33) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(6),
      BRAM_Din_A(34) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(5),
      BRAM_Din_A(35) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(4),
      BRAM_Din_A(36) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(3),
      BRAM_Din_A(37) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(2),
      BRAM_Din_A(38) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(1),
      BRAM_Din_A(39) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(0),
      BRAM_Dout_A(0 to 39) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(0 to 39),
      BRAM_EN_A => ilmb_bram_if_cntlr_BRAM_PORT_EN,
      BRAM_Rst_A => ilmb_bram_if_cntlr_BRAM_PORT_RST,
      BRAM_WEN_A(0 to 4) => ilmb_bram_if_cntlr_BRAM_PORT_WE(0 to 4),
      CE => NLW_ilmb_bram_if_cntlr_CE_UNCONNECTED,
      Interrupt => microblaze_3_ilmb_int,
      LMB_ABus(0 to 31) => microblaze_3_ilmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_3_ilmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_3_ilmb_bus_BE(0 to 3),
      LMB_Clk => microblaze_3_Clk,
      LMB_ReadStrobe => microblaze_3_ilmb_bus_READSTROBE,
      LMB_Rst => SYS_Rst_1(0),
      LMB_WriteDBus(0 to 31) => microblaze_3_ilmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_3_ilmb_bus_WRITESTROBE,
      S_AXI_CTRL_ACLK => microblaze_3_Clk,
      S_AXI_CTRL_ARADDR(31 downto 0) => microblaze_3_ilmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL_ARESETN => S_AXI_CTRL_ARESETN_1(0),
      S_AXI_CTRL_ARREADY => microblaze_3_ilmb_axi_ARREADY,
      S_AXI_CTRL_ARVALID => microblaze_3_ilmb_axi_ARVALID(0),
      S_AXI_CTRL_AWADDR(31 downto 0) => microblaze_3_ilmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL_AWREADY => microblaze_3_ilmb_axi_AWREADY,
      S_AXI_CTRL_AWVALID => microblaze_3_ilmb_axi_AWVALID(0),
      S_AXI_CTRL_BREADY => microblaze_3_ilmb_axi_BREADY(0),
      S_AXI_CTRL_BRESP(1 downto 0) => microblaze_3_ilmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL_BVALID => microblaze_3_ilmb_axi_BVALID,
      S_AXI_CTRL_RDATA(31 downto 0) => microblaze_3_ilmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL_RREADY => microblaze_3_ilmb_axi_RREADY(0),
      S_AXI_CTRL_RRESP(1 downto 0) => microblaze_3_ilmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL_RVALID => microblaze_3_ilmb_axi_RVALID,
      S_AXI_CTRL_WDATA(31 downto 0) => microblaze_3_ilmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL_WREADY => microblaze_3_ilmb_axi_WREADY,
      S_AXI_CTRL_WSTRB(3 downto 0) => microblaze_3_ilmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL_WVALID => microblaze_3_ilmb_axi_WVALID(0),
      Sl_CE => microblaze_3_ilmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_3_ilmb_bus_READDBUS(0 to 31),
      Sl_Ready => microblaze_3_ilmb_bus_READY,
      Sl_UE => microblaze_3_ilmb_bus_UE,
      Sl_Wait => microblaze_3_ilmb_bus_WAIT,
      UE => NLW_ilmb_bram_if_cntlr_UE_UNCONNECTED
    );
ilmb_v10: component design_1_ilmb_v10_2
     port map (
      LMB_ABus(0 to 31) => microblaze_3_ilmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_3_ilmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_3_ilmb_bus_BE(0 to 3),
      LMB_CE => microblaze_3_ilmb_CE,
      LMB_Clk => microblaze_3_Clk,
      LMB_ReadDBus(0 to 31) => microblaze_3_ilmb_READDBUS(0 to 31),
      LMB_ReadStrobe => microblaze_3_ilmb_bus_READSTROBE,
      LMB_Ready => microblaze_3_ilmb_READY,
      LMB_Rst => NLW_ilmb_v10_LMB_Rst_UNCONNECTED,
      LMB_UE => microblaze_3_ilmb_UE,
      LMB_Wait => microblaze_3_ilmb_WAIT,
      LMB_WriteDBus(0 to 31) => microblaze_3_ilmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_3_ilmb_bus_WRITESTROBE,
      M_ABus(0 to 31) => microblaze_3_ilmb_ABUS(0 to 31),
      M_AddrStrobe => microblaze_3_ilmb_ADDRSTROBE,
      M_BE(0 to 3) => B"0000",
      M_DBus(0 to 31) => B"00000000000000000000000000000000",
      M_ReadStrobe => microblaze_3_ilmb_READSTROBE,
      M_WriteStrobe => '0',
      SYS_Rst => SYS_Rst_1(0),
      Sl_CE(0) => microblaze_3_ilmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_3_ilmb_bus_READDBUS(0 to 31),
      Sl_Ready(0) => microblaze_3_ilmb_bus_READY,
      Sl_UE(0) => microblaze_3_ilmb_bus_UE,
      Sl_Wait(0) => microblaze_3_ilmb_bus_WAIT
    );
lmb_bram: component design_1_lmb_bram_2
     port map (
      addra(31) => microblaze_3_dlmb_cntlr_ADDR(0),
      addra(30) => microblaze_3_dlmb_cntlr_ADDR(1),
      addra(29) => microblaze_3_dlmb_cntlr_ADDR(2),
      addra(28) => microblaze_3_dlmb_cntlr_ADDR(3),
      addra(27) => microblaze_3_dlmb_cntlr_ADDR(4),
      addra(26) => microblaze_3_dlmb_cntlr_ADDR(5),
      addra(25) => microblaze_3_dlmb_cntlr_ADDR(6),
      addra(24) => microblaze_3_dlmb_cntlr_ADDR(7),
      addra(23) => microblaze_3_dlmb_cntlr_ADDR(8),
      addra(22) => microblaze_3_dlmb_cntlr_ADDR(9),
      addra(21) => microblaze_3_dlmb_cntlr_ADDR(10),
      addra(20) => microblaze_3_dlmb_cntlr_ADDR(11),
      addra(19) => microblaze_3_dlmb_cntlr_ADDR(12),
      addra(18) => microblaze_3_dlmb_cntlr_ADDR(13),
      addra(17) => microblaze_3_dlmb_cntlr_ADDR(14),
      addra(16) => microblaze_3_dlmb_cntlr_ADDR(15),
      addra(15) => microblaze_3_dlmb_cntlr_ADDR(16),
      addra(14) => microblaze_3_dlmb_cntlr_ADDR(17),
      addra(13) => microblaze_3_dlmb_cntlr_ADDR(18),
      addra(12) => microblaze_3_dlmb_cntlr_ADDR(19),
      addra(11) => microblaze_3_dlmb_cntlr_ADDR(20),
      addra(10) => microblaze_3_dlmb_cntlr_ADDR(21),
      addra(9) => microblaze_3_dlmb_cntlr_ADDR(22),
      addra(8) => microblaze_3_dlmb_cntlr_ADDR(23),
      addra(7) => microblaze_3_dlmb_cntlr_ADDR(24),
      addra(6) => microblaze_3_dlmb_cntlr_ADDR(25),
      addra(5) => microblaze_3_dlmb_cntlr_ADDR(26),
      addra(4) => microblaze_3_dlmb_cntlr_ADDR(27),
      addra(3) => microblaze_3_dlmb_cntlr_ADDR(28),
      addra(2) => microblaze_3_dlmb_cntlr_ADDR(29),
      addra(1) => microblaze_3_dlmb_cntlr_ADDR(30),
      addra(0) => microblaze_3_dlmb_cntlr_ADDR(31),
      addrb(31) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(0),
      addrb(30) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(1),
      addrb(29) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(2),
      addrb(28) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(3),
      addrb(27) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(4),
      addrb(26) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(5),
      addrb(25) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(6),
      addrb(24) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(7),
      addrb(23) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(8),
      addrb(22) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(9),
      addrb(21) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(10),
      addrb(20) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(11),
      addrb(19) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(12),
      addrb(18) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(13),
      addrb(17) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(14),
      addrb(16) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(15),
      addrb(15) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(16),
      addrb(14) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(17),
      addrb(13) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(18),
      addrb(12) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(19),
      addrb(11) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(20),
      addrb(10) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(21),
      addrb(9) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(22),
      addrb(8) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(23),
      addrb(7) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(24),
      addrb(6) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(25),
      addrb(5) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(26),
      addrb(4) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(27),
      addrb(3) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(28),
      addrb(2) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(29),
      addrb(1) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(30),
      addrb(0) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(31),
      clka => microblaze_3_dlmb_cntlr_CLK,
      clkb => ilmb_bram_if_cntlr_BRAM_PORT_CLK,
      dina(39) => microblaze_3_dlmb_cntlr_DIN(0),
      dina(38) => microblaze_3_dlmb_cntlr_DIN(1),
      dina(37) => microblaze_3_dlmb_cntlr_DIN(2),
      dina(36) => microblaze_3_dlmb_cntlr_DIN(3),
      dina(35) => microblaze_3_dlmb_cntlr_DIN(4),
      dina(34) => microblaze_3_dlmb_cntlr_DIN(5),
      dina(33) => microblaze_3_dlmb_cntlr_DIN(6),
      dina(32) => microblaze_3_dlmb_cntlr_DIN(7),
      dina(31) => microblaze_3_dlmb_cntlr_DIN(8),
      dina(30) => microblaze_3_dlmb_cntlr_DIN(9),
      dina(29) => microblaze_3_dlmb_cntlr_DIN(10),
      dina(28) => microblaze_3_dlmb_cntlr_DIN(11),
      dina(27) => microblaze_3_dlmb_cntlr_DIN(12),
      dina(26) => microblaze_3_dlmb_cntlr_DIN(13),
      dina(25) => microblaze_3_dlmb_cntlr_DIN(14),
      dina(24) => microblaze_3_dlmb_cntlr_DIN(15),
      dina(23) => microblaze_3_dlmb_cntlr_DIN(16),
      dina(22) => microblaze_3_dlmb_cntlr_DIN(17),
      dina(21) => microblaze_3_dlmb_cntlr_DIN(18),
      dina(20) => microblaze_3_dlmb_cntlr_DIN(19),
      dina(19) => microblaze_3_dlmb_cntlr_DIN(20),
      dina(18) => microblaze_3_dlmb_cntlr_DIN(21),
      dina(17) => microblaze_3_dlmb_cntlr_DIN(22),
      dina(16) => microblaze_3_dlmb_cntlr_DIN(23),
      dina(15) => microblaze_3_dlmb_cntlr_DIN(24),
      dina(14) => microblaze_3_dlmb_cntlr_DIN(25),
      dina(13) => microblaze_3_dlmb_cntlr_DIN(26),
      dina(12) => microblaze_3_dlmb_cntlr_DIN(27),
      dina(11) => microblaze_3_dlmb_cntlr_DIN(28),
      dina(10) => microblaze_3_dlmb_cntlr_DIN(29),
      dina(9) => microblaze_3_dlmb_cntlr_DIN(30),
      dina(8) => microblaze_3_dlmb_cntlr_DIN(31),
      dina(7) => microblaze_3_dlmb_cntlr_DIN(32),
      dina(6) => microblaze_3_dlmb_cntlr_DIN(33),
      dina(5) => microblaze_3_dlmb_cntlr_DIN(34),
      dina(4) => microblaze_3_dlmb_cntlr_DIN(35),
      dina(3) => microblaze_3_dlmb_cntlr_DIN(36),
      dina(2) => microblaze_3_dlmb_cntlr_DIN(37),
      dina(1) => microblaze_3_dlmb_cntlr_DIN(38),
      dina(0) => microblaze_3_dlmb_cntlr_DIN(39),
      dinb(39) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(0),
      dinb(38) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(1),
      dinb(37) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(2),
      dinb(36) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(3),
      dinb(35) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(4),
      dinb(34) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(5),
      dinb(33) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(6),
      dinb(32) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(7),
      dinb(31) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(8),
      dinb(30) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(9),
      dinb(29) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(10),
      dinb(28) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(11),
      dinb(27) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(12),
      dinb(26) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(13),
      dinb(25) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(14),
      dinb(24) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(15),
      dinb(23) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(16),
      dinb(22) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(17),
      dinb(21) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(18),
      dinb(20) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(19),
      dinb(19) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(20),
      dinb(18) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(21),
      dinb(17) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(22),
      dinb(16) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(23),
      dinb(15) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(24),
      dinb(14) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(25),
      dinb(13) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(26),
      dinb(12) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(27),
      dinb(11) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(28),
      dinb(10) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(29),
      dinb(9) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(30),
      dinb(8) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(31),
      dinb(7) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(32),
      dinb(6) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(33),
      dinb(5) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(34),
      dinb(4) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(35),
      dinb(3) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(36),
      dinb(2) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(37),
      dinb(1) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(38),
      dinb(0) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(39),
      douta(39 downto 0) => microblaze_3_dlmb_cntlr_DOUT(39 downto 0),
      doutb(39 downto 0) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(39 downto 0),
      ena => microblaze_3_dlmb_cntlr_EN,
      enb => ilmb_bram_if_cntlr_BRAM_PORT_EN,
      rsta => microblaze_3_dlmb_cntlr_RST,
      rstb => ilmb_bram_if_cntlr_BRAM_PORT_RST,
      wea(4) => microblaze_3_dlmb_cntlr_WE(0),
      wea(3) => microblaze_3_dlmb_cntlr_WE(1),
      wea(2) => microblaze_3_dlmb_cntlr_WE(2),
      wea(1) => microblaze_3_dlmb_cntlr_WE(3),
      wea(0) => microblaze_3_dlmb_cntlr_WE(4),
      web(4) => ilmb_bram_if_cntlr_BRAM_PORT_WE(0),
      web(3) => ilmb_bram_if_cntlr_BRAM_PORT_WE(1),
      web(2) => ilmb_bram_if_cntlr_BRAM_PORT_WE(2),
      web(1) => ilmb_bram_if_cntlr_BRAM_PORT_WE(3),
      web(0) => ilmb_bram_if_cntlr_BRAM_PORT_WE(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_4_local_memory_imp_15FA4NS is
  port (
    DLMB_Interrupt : out STD_LOGIC;
    DLMB_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_addrstrobe : in STD_LOGIC;
    DLMB_be : in STD_LOGIC_VECTOR ( 0 to 3 );
    DLMB_ce : out STD_LOGIC;
    DLMB_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_readstrobe : in STD_LOGIC;
    DLMB_ready : out STD_LOGIC;
    DLMB_ue : out STD_LOGIC;
    DLMB_wait : out STD_LOGIC;
    DLMB_writedbus : in STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_writestrobe : in STD_LOGIC;
    ILMB_Interrupt : out STD_LOGIC;
    ILMB_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    ILMB_addrstrobe : in STD_LOGIC;
    ILMB_ce : out STD_LOGIC;
    ILMB_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    ILMB_readstrobe : in STD_LOGIC;
    ILMB_ready : out STD_LOGIC;
    ILMB_ue : out STD_LOGIC;
    ILMB_wait : out STD_LOGIC;
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL1_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL1_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL1_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end microblaze_4_local_memory_imp_15FA4NS;

architecture STRUCTURE of microblaze_4_local_memory_imp_15FA4NS is
  component design_1_dlmb_v10_4 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  end component design_1_dlmb_v10_4;
  component design_1_ilmb_v10_4 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  end component design_1_ilmb_v10_4;
  component design_1_dlmb_bram_if_cntlr_4 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 4 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 39 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 39 );
    S_AXI_CTRL_ACLK : in STD_LOGIC;
    S_AXI_CTRL_ARESETN : in STD_LOGIC;
    S_AXI_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_AWVALID : in STD_LOGIC;
    S_AXI_CTRL_AWREADY : out STD_LOGIC;
    S_AXI_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL_WVALID : in STD_LOGIC;
    S_AXI_CTRL_WREADY : out STD_LOGIC;
    S_AXI_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_BVALID : out STD_LOGIC;
    S_AXI_CTRL_BREADY : in STD_LOGIC;
    S_AXI_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_ARVALID : in STD_LOGIC;
    S_AXI_CTRL_ARREADY : out STD_LOGIC;
    S_AXI_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_RVALID : out STD_LOGIC;
    S_AXI_CTRL_RREADY : in STD_LOGIC;
    UE : out STD_LOGIC;
    CE : out STD_LOGIC;
    Interrupt : out STD_LOGIC
  );
  end component design_1_dlmb_bram_if_cntlr_4;
  component design_1_ilmb_bram_if_cntlr_4 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 4 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 39 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 39 );
    S_AXI_CTRL_ACLK : in STD_LOGIC;
    S_AXI_CTRL_ARESETN : in STD_LOGIC;
    S_AXI_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_AWVALID : in STD_LOGIC;
    S_AXI_CTRL_AWREADY : out STD_LOGIC;
    S_AXI_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL_WVALID : in STD_LOGIC;
    S_AXI_CTRL_WREADY : out STD_LOGIC;
    S_AXI_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_BVALID : out STD_LOGIC;
    S_AXI_CTRL_BREADY : in STD_LOGIC;
    S_AXI_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_ARVALID : in STD_LOGIC;
    S_AXI_CTRL_ARREADY : out STD_LOGIC;
    S_AXI_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_RVALID : out STD_LOGIC;
    S_AXI_CTRL_RREADY : in STD_LOGIC;
    UE : out STD_LOGIC;
    CE : out STD_LOGIC;
    Interrupt : out STD_LOGIC
  );
  end component design_1_ilmb_bram_if_cntlr_4;
  component design_1_lmb_bram_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 4 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 39 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 39 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 4 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 39 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  end component design_1_lmb_bram_4;
  signal SYS_Rst_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_CTRL_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_CLK : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_DIN : STD_LOGIC_VECTOR ( 0 to 39 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_DOUT : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_EN : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_RST : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_WE : STD_LOGIC_VECTOR ( 0 to 4 );
  signal microblaze_4_Clk : STD_LOGIC;
  signal microblaze_4_dlmb_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_4_dlmb_ADDRSTROBE : STD_LOGIC;
  signal microblaze_4_dlmb_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_4_dlmb_CE : STD_LOGIC;
  signal microblaze_4_dlmb_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_4_dlmb_READSTROBE : STD_LOGIC;
  signal microblaze_4_dlmb_READY : STD_LOGIC;
  signal microblaze_4_dlmb_UE : STD_LOGIC;
  signal microblaze_4_dlmb_WAIT : STD_LOGIC;
  signal microblaze_4_dlmb_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_4_dlmb_WRITESTROBE : STD_LOGIC;
  signal microblaze_4_dlmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_dlmb_axi_ARREADY : STD_LOGIC;
  signal microblaze_4_dlmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_dlmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_dlmb_axi_AWREADY : STD_LOGIC;
  signal microblaze_4_dlmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_dlmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_dlmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_4_dlmb_axi_BVALID : STD_LOGIC;
  signal microblaze_4_dlmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_dlmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_dlmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_4_dlmb_axi_RVALID : STD_LOGIC;
  signal microblaze_4_dlmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_dlmb_axi_WREADY : STD_LOGIC;
  signal microblaze_4_dlmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_4_dlmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_dlmb_bus_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_4_dlmb_bus_ADDRSTROBE : STD_LOGIC;
  signal microblaze_4_dlmb_bus_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_4_dlmb_bus_CE : STD_LOGIC;
  signal microblaze_4_dlmb_bus_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_4_dlmb_bus_READSTROBE : STD_LOGIC;
  signal microblaze_4_dlmb_bus_READY : STD_LOGIC;
  signal microblaze_4_dlmb_bus_UE : STD_LOGIC;
  signal microblaze_4_dlmb_bus_WAIT : STD_LOGIC;
  signal microblaze_4_dlmb_bus_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_4_dlmb_bus_WRITESTROBE : STD_LOGIC;
  signal microblaze_4_dlmb_cntlr_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_4_dlmb_cntlr_CLK : STD_LOGIC;
  signal microblaze_4_dlmb_cntlr_DIN : STD_LOGIC_VECTOR ( 0 to 39 );
  signal microblaze_4_dlmb_cntlr_DOUT : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal microblaze_4_dlmb_cntlr_EN : STD_LOGIC;
  signal microblaze_4_dlmb_cntlr_RST : STD_LOGIC;
  signal microblaze_4_dlmb_cntlr_WE : STD_LOGIC_VECTOR ( 0 to 4 );
  signal microblaze_4_dlmb_int : STD_LOGIC;
  signal microblaze_4_ilmb_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_4_ilmb_ADDRSTROBE : STD_LOGIC;
  signal microblaze_4_ilmb_CE : STD_LOGIC;
  signal microblaze_4_ilmb_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_4_ilmb_READSTROBE : STD_LOGIC;
  signal microblaze_4_ilmb_READY : STD_LOGIC;
  signal microblaze_4_ilmb_UE : STD_LOGIC;
  signal microblaze_4_ilmb_WAIT : STD_LOGIC;
  signal microblaze_4_ilmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_ilmb_axi_ARREADY : STD_LOGIC;
  signal microblaze_4_ilmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_ilmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_ilmb_axi_AWREADY : STD_LOGIC;
  signal microblaze_4_ilmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_ilmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_ilmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_4_ilmb_axi_BVALID : STD_LOGIC;
  signal microblaze_4_ilmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_ilmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_ilmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_4_ilmb_axi_RVALID : STD_LOGIC;
  signal microblaze_4_ilmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_ilmb_axi_WREADY : STD_LOGIC;
  signal microblaze_4_ilmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_4_ilmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_ilmb_bus_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_4_ilmb_bus_ADDRSTROBE : STD_LOGIC;
  signal microblaze_4_ilmb_bus_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_4_ilmb_bus_CE : STD_LOGIC;
  signal microblaze_4_ilmb_bus_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_4_ilmb_bus_READSTROBE : STD_LOGIC;
  signal microblaze_4_ilmb_bus_READY : STD_LOGIC;
  signal microblaze_4_ilmb_bus_UE : STD_LOGIC;
  signal microblaze_4_ilmb_bus_WAIT : STD_LOGIC;
  signal microblaze_4_ilmb_bus_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_4_ilmb_bus_WRITESTROBE : STD_LOGIC;
  signal microblaze_4_ilmb_int : STD_LOGIC;
  signal NLW_dlmb_bram_if_cntlr_CE_UNCONNECTED : STD_LOGIC;
  signal NLW_dlmb_bram_if_cntlr_UE_UNCONNECTED : STD_LOGIC;
  signal NLW_dlmb_v10_LMB_Rst_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_bram_if_cntlr_CE_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_bram_if_cntlr_UE_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_v10_LMB_Rst_UNCONNECTED : STD_LOGIC;
  attribute BMM_INFO_ADDRESS_SPACE : string;
  attribute BMM_INFO_ADDRESS_SPACE of dlmb_bram_if_cntlr : label is "byte  0x0 40 > design_1 microblaze_4_local_memory/lmb_bram";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of dlmb_bram_if_cntlr : label is "yes";
begin
  DLMB_Interrupt <= microblaze_4_dlmb_int;
  DLMB_ce <= microblaze_4_dlmb_CE;
  DLMB_readdbus(0 to 31) <= microblaze_4_dlmb_READDBUS(0 to 31);
  DLMB_ready <= microblaze_4_dlmb_READY;
  DLMB_ue <= microblaze_4_dlmb_UE;
  DLMB_wait <= microblaze_4_dlmb_WAIT;
  ILMB_Interrupt <= microblaze_4_ilmb_int;
  ILMB_ce <= microblaze_4_ilmb_CE;
  ILMB_readdbus(0 to 31) <= microblaze_4_ilmb_READDBUS(0 to 31);
  ILMB_ready <= microblaze_4_ilmb_READY;
  ILMB_ue <= microblaze_4_ilmb_UE;
  ILMB_wait <= microblaze_4_ilmb_WAIT;
  SYS_Rst_1(0) <= SYS_Rst(0);
  S_AXI_CTRL1_arready(0) <= microblaze_4_ilmb_axi_ARREADY;
  S_AXI_CTRL1_awready(0) <= microblaze_4_ilmb_axi_AWREADY;
  S_AXI_CTRL1_bresp(1 downto 0) <= microblaze_4_ilmb_axi_BRESP(1 downto 0);
  S_AXI_CTRL1_bvalid(0) <= microblaze_4_ilmb_axi_BVALID;
  S_AXI_CTRL1_rdata(31 downto 0) <= microblaze_4_ilmb_axi_RDATA(31 downto 0);
  S_AXI_CTRL1_rresp(1 downto 0) <= microblaze_4_ilmb_axi_RRESP(1 downto 0);
  S_AXI_CTRL1_rvalid(0) <= microblaze_4_ilmb_axi_RVALID;
  S_AXI_CTRL1_wready(0) <= microblaze_4_ilmb_axi_WREADY;
  S_AXI_CTRL_ARESETN_1(0) <= S_AXI_CTRL_ARESETN(0);
  S_AXI_CTRL_arready(0) <= microblaze_4_dlmb_axi_ARREADY;
  S_AXI_CTRL_awready(0) <= microblaze_4_dlmb_axi_AWREADY;
  S_AXI_CTRL_bresp(1 downto 0) <= microblaze_4_dlmb_axi_BRESP(1 downto 0);
  S_AXI_CTRL_bvalid(0) <= microblaze_4_dlmb_axi_BVALID;
  S_AXI_CTRL_rdata(31 downto 0) <= microblaze_4_dlmb_axi_RDATA(31 downto 0);
  S_AXI_CTRL_rresp(1 downto 0) <= microblaze_4_dlmb_axi_RRESP(1 downto 0);
  S_AXI_CTRL_rvalid(0) <= microblaze_4_dlmb_axi_RVALID;
  S_AXI_CTRL_wready(0) <= microblaze_4_dlmb_axi_WREADY;
  microblaze_4_Clk <= LMB_Clk;
  microblaze_4_dlmb_ABUS(0 to 31) <= DLMB_abus(0 to 31);
  microblaze_4_dlmb_ADDRSTROBE <= DLMB_addrstrobe;
  microblaze_4_dlmb_BE(0 to 3) <= DLMB_be(0 to 3);
  microblaze_4_dlmb_READSTROBE <= DLMB_readstrobe;
  microblaze_4_dlmb_WRITEDBUS(0 to 31) <= DLMB_writedbus(0 to 31);
  microblaze_4_dlmb_WRITESTROBE <= DLMB_writestrobe;
  microblaze_4_dlmb_axi_ARADDR(31 downto 0) <= S_AXI_CTRL_araddr(31 downto 0);
  microblaze_4_dlmb_axi_ARVALID(0) <= S_AXI_CTRL_arvalid(0);
  microblaze_4_dlmb_axi_AWADDR(31 downto 0) <= S_AXI_CTRL_awaddr(31 downto 0);
  microblaze_4_dlmb_axi_AWVALID(0) <= S_AXI_CTRL_awvalid(0);
  microblaze_4_dlmb_axi_BREADY(0) <= S_AXI_CTRL_bready(0);
  microblaze_4_dlmb_axi_RREADY(0) <= S_AXI_CTRL_rready(0);
  microblaze_4_dlmb_axi_WDATA(31 downto 0) <= S_AXI_CTRL_wdata(31 downto 0);
  microblaze_4_dlmb_axi_WSTRB(3 downto 0) <= S_AXI_CTRL_wstrb(3 downto 0);
  microblaze_4_dlmb_axi_WVALID(0) <= S_AXI_CTRL_wvalid(0);
  microblaze_4_ilmb_ABUS(0 to 31) <= ILMB_abus(0 to 31);
  microblaze_4_ilmb_ADDRSTROBE <= ILMB_addrstrobe;
  microblaze_4_ilmb_READSTROBE <= ILMB_readstrobe;
  microblaze_4_ilmb_axi_ARADDR(31 downto 0) <= S_AXI_CTRL1_araddr(31 downto 0);
  microblaze_4_ilmb_axi_ARVALID(0) <= S_AXI_CTRL1_arvalid(0);
  microblaze_4_ilmb_axi_AWADDR(31 downto 0) <= S_AXI_CTRL1_awaddr(31 downto 0);
  microblaze_4_ilmb_axi_AWVALID(0) <= S_AXI_CTRL1_awvalid(0);
  microblaze_4_ilmb_axi_BREADY(0) <= S_AXI_CTRL1_bready(0);
  microblaze_4_ilmb_axi_RREADY(0) <= S_AXI_CTRL1_rready(0);
  microblaze_4_ilmb_axi_WDATA(31 downto 0) <= S_AXI_CTRL1_wdata(31 downto 0);
  microblaze_4_ilmb_axi_WSTRB(3 downto 0) <= S_AXI_CTRL1_wstrb(3 downto 0);
  microblaze_4_ilmb_axi_WVALID(0) <= S_AXI_CTRL1_wvalid(0);
dlmb_bram_if_cntlr: component design_1_dlmb_bram_if_cntlr_4
     port map (
      BRAM_Addr_A(0 to 31) => microblaze_4_dlmb_cntlr_ADDR(0 to 31),
      BRAM_Clk_A => microblaze_4_dlmb_cntlr_CLK,
      BRAM_Din_A(0) => microblaze_4_dlmb_cntlr_DOUT(39),
      BRAM_Din_A(1) => microblaze_4_dlmb_cntlr_DOUT(38),
      BRAM_Din_A(2) => microblaze_4_dlmb_cntlr_DOUT(37),
      BRAM_Din_A(3) => microblaze_4_dlmb_cntlr_DOUT(36),
      BRAM_Din_A(4) => microblaze_4_dlmb_cntlr_DOUT(35),
      BRAM_Din_A(5) => microblaze_4_dlmb_cntlr_DOUT(34),
      BRAM_Din_A(6) => microblaze_4_dlmb_cntlr_DOUT(33),
      BRAM_Din_A(7) => microblaze_4_dlmb_cntlr_DOUT(32),
      BRAM_Din_A(8) => microblaze_4_dlmb_cntlr_DOUT(31),
      BRAM_Din_A(9) => microblaze_4_dlmb_cntlr_DOUT(30),
      BRAM_Din_A(10) => microblaze_4_dlmb_cntlr_DOUT(29),
      BRAM_Din_A(11) => microblaze_4_dlmb_cntlr_DOUT(28),
      BRAM_Din_A(12) => microblaze_4_dlmb_cntlr_DOUT(27),
      BRAM_Din_A(13) => microblaze_4_dlmb_cntlr_DOUT(26),
      BRAM_Din_A(14) => microblaze_4_dlmb_cntlr_DOUT(25),
      BRAM_Din_A(15) => microblaze_4_dlmb_cntlr_DOUT(24),
      BRAM_Din_A(16) => microblaze_4_dlmb_cntlr_DOUT(23),
      BRAM_Din_A(17) => microblaze_4_dlmb_cntlr_DOUT(22),
      BRAM_Din_A(18) => microblaze_4_dlmb_cntlr_DOUT(21),
      BRAM_Din_A(19) => microblaze_4_dlmb_cntlr_DOUT(20),
      BRAM_Din_A(20) => microblaze_4_dlmb_cntlr_DOUT(19),
      BRAM_Din_A(21) => microblaze_4_dlmb_cntlr_DOUT(18),
      BRAM_Din_A(22) => microblaze_4_dlmb_cntlr_DOUT(17),
      BRAM_Din_A(23) => microblaze_4_dlmb_cntlr_DOUT(16),
      BRAM_Din_A(24) => microblaze_4_dlmb_cntlr_DOUT(15),
      BRAM_Din_A(25) => microblaze_4_dlmb_cntlr_DOUT(14),
      BRAM_Din_A(26) => microblaze_4_dlmb_cntlr_DOUT(13),
      BRAM_Din_A(27) => microblaze_4_dlmb_cntlr_DOUT(12),
      BRAM_Din_A(28) => microblaze_4_dlmb_cntlr_DOUT(11),
      BRAM_Din_A(29) => microblaze_4_dlmb_cntlr_DOUT(10),
      BRAM_Din_A(30) => microblaze_4_dlmb_cntlr_DOUT(9),
      BRAM_Din_A(31) => microblaze_4_dlmb_cntlr_DOUT(8),
      BRAM_Din_A(32) => microblaze_4_dlmb_cntlr_DOUT(7),
      BRAM_Din_A(33) => microblaze_4_dlmb_cntlr_DOUT(6),
      BRAM_Din_A(34) => microblaze_4_dlmb_cntlr_DOUT(5),
      BRAM_Din_A(35) => microblaze_4_dlmb_cntlr_DOUT(4),
      BRAM_Din_A(36) => microblaze_4_dlmb_cntlr_DOUT(3),
      BRAM_Din_A(37) => microblaze_4_dlmb_cntlr_DOUT(2),
      BRAM_Din_A(38) => microblaze_4_dlmb_cntlr_DOUT(1),
      BRAM_Din_A(39) => microblaze_4_dlmb_cntlr_DOUT(0),
      BRAM_Dout_A(0 to 39) => microblaze_4_dlmb_cntlr_DIN(0 to 39),
      BRAM_EN_A => microblaze_4_dlmb_cntlr_EN,
      BRAM_Rst_A => microblaze_4_dlmb_cntlr_RST,
      BRAM_WEN_A(0 to 4) => microblaze_4_dlmb_cntlr_WE(0 to 4),
      CE => NLW_dlmb_bram_if_cntlr_CE_UNCONNECTED,
      Interrupt => microblaze_4_dlmb_int,
      LMB_ABus(0 to 31) => microblaze_4_dlmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_4_dlmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_4_dlmb_bus_BE(0 to 3),
      LMB_Clk => microblaze_4_Clk,
      LMB_ReadStrobe => microblaze_4_dlmb_bus_READSTROBE,
      LMB_Rst => SYS_Rst_1(0),
      LMB_WriteDBus(0 to 31) => microblaze_4_dlmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_4_dlmb_bus_WRITESTROBE,
      S_AXI_CTRL_ACLK => microblaze_4_Clk,
      S_AXI_CTRL_ARADDR(31 downto 0) => microblaze_4_dlmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL_ARESETN => S_AXI_CTRL_ARESETN_1(0),
      S_AXI_CTRL_ARREADY => microblaze_4_dlmb_axi_ARREADY,
      S_AXI_CTRL_ARVALID => microblaze_4_dlmb_axi_ARVALID(0),
      S_AXI_CTRL_AWADDR(31 downto 0) => microblaze_4_dlmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL_AWREADY => microblaze_4_dlmb_axi_AWREADY,
      S_AXI_CTRL_AWVALID => microblaze_4_dlmb_axi_AWVALID(0),
      S_AXI_CTRL_BREADY => microblaze_4_dlmb_axi_BREADY(0),
      S_AXI_CTRL_BRESP(1 downto 0) => microblaze_4_dlmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL_BVALID => microblaze_4_dlmb_axi_BVALID,
      S_AXI_CTRL_RDATA(31 downto 0) => microblaze_4_dlmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL_RREADY => microblaze_4_dlmb_axi_RREADY(0),
      S_AXI_CTRL_RRESP(1 downto 0) => microblaze_4_dlmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL_RVALID => microblaze_4_dlmb_axi_RVALID,
      S_AXI_CTRL_WDATA(31 downto 0) => microblaze_4_dlmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL_WREADY => microblaze_4_dlmb_axi_WREADY,
      S_AXI_CTRL_WSTRB(3 downto 0) => microblaze_4_dlmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL_WVALID => microblaze_4_dlmb_axi_WVALID(0),
      Sl_CE => microblaze_4_dlmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_4_dlmb_bus_READDBUS(0 to 31),
      Sl_Ready => microblaze_4_dlmb_bus_READY,
      Sl_UE => microblaze_4_dlmb_bus_UE,
      Sl_Wait => microblaze_4_dlmb_bus_WAIT,
      UE => NLW_dlmb_bram_if_cntlr_UE_UNCONNECTED
    );
dlmb_v10: component design_1_dlmb_v10_4
     port map (
      LMB_ABus(0 to 31) => microblaze_4_dlmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_4_dlmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_4_dlmb_bus_BE(0 to 3),
      LMB_CE => microblaze_4_dlmb_CE,
      LMB_Clk => microblaze_4_Clk,
      LMB_ReadDBus(0 to 31) => microblaze_4_dlmb_READDBUS(0 to 31),
      LMB_ReadStrobe => microblaze_4_dlmb_bus_READSTROBE,
      LMB_Ready => microblaze_4_dlmb_READY,
      LMB_Rst => NLW_dlmb_v10_LMB_Rst_UNCONNECTED,
      LMB_UE => microblaze_4_dlmb_UE,
      LMB_Wait => microblaze_4_dlmb_WAIT,
      LMB_WriteDBus(0 to 31) => microblaze_4_dlmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_4_dlmb_bus_WRITESTROBE,
      M_ABus(0 to 31) => microblaze_4_dlmb_ABUS(0 to 31),
      M_AddrStrobe => microblaze_4_dlmb_ADDRSTROBE,
      M_BE(0 to 3) => microblaze_4_dlmb_BE(0 to 3),
      M_DBus(0 to 31) => microblaze_4_dlmb_WRITEDBUS(0 to 31),
      M_ReadStrobe => microblaze_4_dlmb_READSTROBE,
      M_WriteStrobe => microblaze_4_dlmb_WRITESTROBE,
      SYS_Rst => SYS_Rst_1(0),
      Sl_CE(0) => microblaze_4_dlmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_4_dlmb_bus_READDBUS(0 to 31),
      Sl_Ready(0) => microblaze_4_dlmb_bus_READY,
      Sl_UE(0) => microblaze_4_dlmb_bus_UE,
      Sl_Wait(0) => microblaze_4_dlmb_bus_WAIT
    );
ilmb_bram_if_cntlr: component design_1_ilmb_bram_if_cntlr_4
     port map (
      BRAM_Addr_A(0 to 31) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(0 to 31),
      BRAM_Clk_A => ilmb_bram_if_cntlr_BRAM_PORT_CLK,
      BRAM_Din_A(0) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(39),
      BRAM_Din_A(1) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(38),
      BRAM_Din_A(2) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(37),
      BRAM_Din_A(3) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(36),
      BRAM_Din_A(4) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(35),
      BRAM_Din_A(5) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(34),
      BRAM_Din_A(6) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(33),
      BRAM_Din_A(7) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(32),
      BRAM_Din_A(8) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(31),
      BRAM_Din_A(9) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(30),
      BRAM_Din_A(10) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(29),
      BRAM_Din_A(11) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(28),
      BRAM_Din_A(12) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(27),
      BRAM_Din_A(13) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(26),
      BRAM_Din_A(14) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(25),
      BRAM_Din_A(15) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(24),
      BRAM_Din_A(16) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(23),
      BRAM_Din_A(17) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(22),
      BRAM_Din_A(18) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(21),
      BRAM_Din_A(19) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(20),
      BRAM_Din_A(20) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(19),
      BRAM_Din_A(21) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(18),
      BRAM_Din_A(22) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(17),
      BRAM_Din_A(23) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(16),
      BRAM_Din_A(24) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(15),
      BRAM_Din_A(25) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(14),
      BRAM_Din_A(26) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(13),
      BRAM_Din_A(27) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(12),
      BRAM_Din_A(28) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(11),
      BRAM_Din_A(29) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(10),
      BRAM_Din_A(30) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(9),
      BRAM_Din_A(31) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(8),
      BRAM_Din_A(32) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(7),
      BRAM_Din_A(33) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(6),
      BRAM_Din_A(34) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(5),
      BRAM_Din_A(35) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(4),
      BRAM_Din_A(36) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(3),
      BRAM_Din_A(37) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(2),
      BRAM_Din_A(38) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(1),
      BRAM_Din_A(39) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(0),
      BRAM_Dout_A(0 to 39) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(0 to 39),
      BRAM_EN_A => ilmb_bram_if_cntlr_BRAM_PORT_EN,
      BRAM_Rst_A => ilmb_bram_if_cntlr_BRAM_PORT_RST,
      BRAM_WEN_A(0 to 4) => ilmb_bram_if_cntlr_BRAM_PORT_WE(0 to 4),
      CE => NLW_ilmb_bram_if_cntlr_CE_UNCONNECTED,
      Interrupt => microblaze_4_ilmb_int,
      LMB_ABus(0 to 31) => microblaze_4_ilmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_4_ilmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_4_ilmb_bus_BE(0 to 3),
      LMB_Clk => microblaze_4_Clk,
      LMB_ReadStrobe => microblaze_4_ilmb_bus_READSTROBE,
      LMB_Rst => SYS_Rst_1(0),
      LMB_WriteDBus(0 to 31) => microblaze_4_ilmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_4_ilmb_bus_WRITESTROBE,
      S_AXI_CTRL_ACLK => microblaze_4_Clk,
      S_AXI_CTRL_ARADDR(31 downto 0) => microblaze_4_ilmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL_ARESETN => S_AXI_CTRL_ARESETN_1(0),
      S_AXI_CTRL_ARREADY => microblaze_4_ilmb_axi_ARREADY,
      S_AXI_CTRL_ARVALID => microblaze_4_ilmb_axi_ARVALID(0),
      S_AXI_CTRL_AWADDR(31 downto 0) => microblaze_4_ilmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL_AWREADY => microblaze_4_ilmb_axi_AWREADY,
      S_AXI_CTRL_AWVALID => microblaze_4_ilmb_axi_AWVALID(0),
      S_AXI_CTRL_BREADY => microblaze_4_ilmb_axi_BREADY(0),
      S_AXI_CTRL_BRESP(1 downto 0) => microblaze_4_ilmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL_BVALID => microblaze_4_ilmb_axi_BVALID,
      S_AXI_CTRL_RDATA(31 downto 0) => microblaze_4_ilmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL_RREADY => microblaze_4_ilmb_axi_RREADY(0),
      S_AXI_CTRL_RRESP(1 downto 0) => microblaze_4_ilmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL_RVALID => microblaze_4_ilmb_axi_RVALID,
      S_AXI_CTRL_WDATA(31 downto 0) => microblaze_4_ilmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL_WREADY => microblaze_4_ilmb_axi_WREADY,
      S_AXI_CTRL_WSTRB(3 downto 0) => microblaze_4_ilmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL_WVALID => microblaze_4_ilmb_axi_WVALID(0),
      Sl_CE => microblaze_4_ilmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_4_ilmb_bus_READDBUS(0 to 31),
      Sl_Ready => microblaze_4_ilmb_bus_READY,
      Sl_UE => microblaze_4_ilmb_bus_UE,
      Sl_Wait => microblaze_4_ilmb_bus_WAIT,
      UE => NLW_ilmb_bram_if_cntlr_UE_UNCONNECTED
    );
ilmb_v10: component design_1_ilmb_v10_4
     port map (
      LMB_ABus(0 to 31) => microblaze_4_ilmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_4_ilmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_4_ilmb_bus_BE(0 to 3),
      LMB_CE => microblaze_4_ilmb_CE,
      LMB_Clk => microblaze_4_Clk,
      LMB_ReadDBus(0 to 31) => microblaze_4_ilmb_READDBUS(0 to 31),
      LMB_ReadStrobe => microblaze_4_ilmb_bus_READSTROBE,
      LMB_Ready => microblaze_4_ilmb_READY,
      LMB_Rst => NLW_ilmb_v10_LMB_Rst_UNCONNECTED,
      LMB_UE => microblaze_4_ilmb_UE,
      LMB_Wait => microblaze_4_ilmb_WAIT,
      LMB_WriteDBus(0 to 31) => microblaze_4_ilmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_4_ilmb_bus_WRITESTROBE,
      M_ABus(0 to 31) => microblaze_4_ilmb_ABUS(0 to 31),
      M_AddrStrobe => microblaze_4_ilmb_ADDRSTROBE,
      M_BE(0 to 3) => B"0000",
      M_DBus(0 to 31) => B"00000000000000000000000000000000",
      M_ReadStrobe => microblaze_4_ilmb_READSTROBE,
      M_WriteStrobe => '0',
      SYS_Rst => SYS_Rst_1(0),
      Sl_CE(0) => microblaze_4_ilmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_4_ilmb_bus_READDBUS(0 to 31),
      Sl_Ready(0) => microblaze_4_ilmb_bus_READY,
      Sl_UE(0) => microblaze_4_ilmb_bus_UE,
      Sl_Wait(0) => microblaze_4_ilmb_bus_WAIT
    );
lmb_bram: component design_1_lmb_bram_4
     port map (
      addra(31) => microblaze_4_dlmb_cntlr_ADDR(0),
      addra(30) => microblaze_4_dlmb_cntlr_ADDR(1),
      addra(29) => microblaze_4_dlmb_cntlr_ADDR(2),
      addra(28) => microblaze_4_dlmb_cntlr_ADDR(3),
      addra(27) => microblaze_4_dlmb_cntlr_ADDR(4),
      addra(26) => microblaze_4_dlmb_cntlr_ADDR(5),
      addra(25) => microblaze_4_dlmb_cntlr_ADDR(6),
      addra(24) => microblaze_4_dlmb_cntlr_ADDR(7),
      addra(23) => microblaze_4_dlmb_cntlr_ADDR(8),
      addra(22) => microblaze_4_dlmb_cntlr_ADDR(9),
      addra(21) => microblaze_4_dlmb_cntlr_ADDR(10),
      addra(20) => microblaze_4_dlmb_cntlr_ADDR(11),
      addra(19) => microblaze_4_dlmb_cntlr_ADDR(12),
      addra(18) => microblaze_4_dlmb_cntlr_ADDR(13),
      addra(17) => microblaze_4_dlmb_cntlr_ADDR(14),
      addra(16) => microblaze_4_dlmb_cntlr_ADDR(15),
      addra(15) => microblaze_4_dlmb_cntlr_ADDR(16),
      addra(14) => microblaze_4_dlmb_cntlr_ADDR(17),
      addra(13) => microblaze_4_dlmb_cntlr_ADDR(18),
      addra(12) => microblaze_4_dlmb_cntlr_ADDR(19),
      addra(11) => microblaze_4_dlmb_cntlr_ADDR(20),
      addra(10) => microblaze_4_dlmb_cntlr_ADDR(21),
      addra(9) => microblaze_4_dlmb_cntlr_ADDR(22),
      addra(8) => microblaze_4_dlmb_cntlr_ADDR(23),
      addra(7) => microblaze_4_dlmb_cntlr_ADDR(24),
      addra(6) => microblaze_4_dlmb_cntlr_ADDR(25),
      addra(5) => microblaze_4_dlmb_cntlr_ADDR(26),
      addra(4) => microblaze_4_dlmb_cntlr_ADDR(27),
      addra(3) => microblaze_4_dlmb_cntlr_ADDR(28),
      addra(2) => microblaze_4_dlmb_cntlr_ADDR(29),
      addra(1) => microblaze_4_dlmb_cntlr_ADDR(30),
      addra(0) => microblaze_4_dlmb_cntlr_ADDR(31),
      addrb(31) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(0),
      addrb(30) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(1),
      addrb(29) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(2),
      addrb(28) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(3),
      addrb(27) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(4),
      addrb(26) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(5),
      addrb(25) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(6),
      addrb(24) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(7),
      addrb(23) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(8),
      addrb(22) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(9),
      addrb(21) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(10),
      addrb(20) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(11),
      addrb(19) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(12),
      addrb(18) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(13),
      addrb(17) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(14),
      addrb(16) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(15),
      addrb(15) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(16),
      addrb(14) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(17),
      addrb(13) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(18),
      addrb(12) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(19),
      addrb(11) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(20),
      addrb(10) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(21),
      addrb(9) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(22),
      addrb(8) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(23),
      addrb(7) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(24),
      addrb(6) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(25),
      addrb(5) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(26),
      addrb(4) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(27),
      addrb(3) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(28),
      addrb(2) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(29),
      addrb(1) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(30),
      addrb(0) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(31),
      clka => microblaze_4_dlmb_cntlr_CLK,
      clkb => ilmb_bram_if_cntlr_BRAM_PORT_CLK,
      dina(39) => microblaze_4_dlmb_cntlr_DIN(0),
      dina(38) => microblaze_4_dlmb_cntlr_DIN(1),
      dina(37) => microblaze_4_dlmb_cntlr_DIN(2),
      dina(36) => microblaze_4_dlmb_cntlr_DIN(3),
      dina(35) => microblaze_4_dlmb_cntlr_DIN(4),
      dina(34) => microblaze_4_dlmb_cntlr_DIN(5),
      dina(33) => microblaze_4_dlmb_cntlr_DIN(6),
      dina(32) => microblaze_4_dlmb_cntlr_DIN(7),
      dina(31) => microblaze_4_dlmb_cntlr_DIN(8),
      dina(30) => microblaze_4_dlmb_cntlr_DIN(9),
      dina(29) => microblaze_4_dlmb_cntlr_DIN(10),
      dina(28) => microblaze_4_dlmb_cntlr_DIN(11),
      dina(27) => microblaze_4_dlmb_cntlr_DIN(12),
      dina(26) => microblaze_4_dlmb_cntlr_DIN(13),
      dina(25) => microblaze_4_dlmb_cntlr_DIN(14),
      dina(24) => microblaze_4_dlmb_cntlr_DIN(15),
      dina(23) => microblaze_4_dlmb_cntlr_DIN(16),
      dina(22) => microblaze_4_dlmb_cntlr_DIN(17),
      dina(21) => microblaze_4_dlmb_cntlr_DIN(18),
      dina(20) => microblaze_4_dlmb_cntlr_DIN(19),
      dina(19) => microblaze_4_dlmb_cntlr_DIN(20),
      dina(18) => microblaze_4_dlmb_cntlr_DIN(21),
      dina(17) => microblaze_4_dlmb_cntlr_DIN(22),
      dina(16) => microblaze_4_dlmb_cntlr_DIN(23),
      dina(15) => microblaze_4_dlmb_cntlr_DIN(24),
      dina(14) => microblaze_4_dlmb_cntlr_DIN(25),
      dina(13) => microblaze_4_dlmb_cntlr_DIN(26),
      dina(12) => microblaze_4_dlmb_cntlr_DIN(27),
      dina(11) => microblaze_4_dlmb_cntlr_DIN(28),
      dina(10) => microblaze_4_dlmb_cntlr_DIN(29),
      dina(9) => microblaze_4_dlmb_cntlr_DIN(30),
      dina(8) => microblaze_4_dlmb_cntlr_DIN(31),
      dina(7) => microblaze_4_dlmb_cntlr_DIN(32),
      dina(6) => microblaze_4_dlmb_cntlr_DIN(33),
      dina(5) => microblaze_4_dlmb_cntlr_DIN(34),
      dina(4) => microblaze_4_dlmb_cntlr_DIN(35),
      dina(3) => microblaze_4_dlmb_cntlr_DIN(36),
      dina(2) => microblaze_4_dlmb_cntlr_DIN(37),
      dina(1) => microblaze_4_dlmb_cntlr_DIN(38),
      dina(0) => microblaze_4_dlmb_cntlr_DIN(39),
      dinb(39) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(0),
      dinb(38) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(1),
      dinb(37) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(2),
      dinb(36) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(3),
      dinb(35) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(4),
      dinb(34) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(5),
      dinb(33) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(6),
      dinb(32) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(7),
      dinb(31) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(8),
      dinb(30) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(9),
      dinb(29) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(10),
      dinb(28) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(11),
      dinb(27) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(12),
      dinb(26) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(13),
      dinb(25) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(14),
      dinb(24) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(15),
      dinb(23) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(16),
      dinb(22) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(17),
      dinb(21) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(18),
      dinb(20) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(19),
      dinb(19) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(20),
      dinb(18) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(21),
      dinb(17) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(22),
      dinb(16) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(23),
      dinb(15) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(24),
      dinb(14) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(25),
      dinb(13) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(26),
      dinb(12) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(27),
      dinb(11) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(28),
      dinb(10) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(29),
      dinb(9) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(30),
      dinb(8) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(31),
      dinb(7) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(32),
      dinb(6) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(33),
      dinb(5) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(34),
      dinb(4) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(35),
      dinb(3) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(36),
      dinb(2) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(37),
      dinb(1) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(38),
      dinb(0) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(39),
      douta(39 downto 0) => microblaze_4_dlmb_cntlr_DOUT(39 downto 0),
      doutb(39 downto 0) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(39 downto 0),
      ena => microblaze_4_dlmb_cntlr_EN,
      enb => ilmb_bram_if_cntlr_BRAM_PORT_EN,
      rsta => microblaze_4_dlmb_cntlr_RST,
      rstb => ilmb_bram_if_cntlr_BRAM_PORT_RST,
      wea(4) => microblaze_4_dlmb_cntlr_WE(0),
      wea(3) => microblaze_4_dlmb_cntlr_WE(1),
      wea(2) => microblaze_4_dlmb_cntlr_WE(2),
      wea(1) => microblaze_4_dlmb_cntlr_WE(3),
      wea(0) => microblaze_4_dlmb_cntlr_WE(4),
      web(4) => ilmb_bram_if_cntlr_BRAM_PORT_WE(0),
      web(3) => ilmb_bram_if_cntlr_BRAM_PORT_WE(1),
      web(2) => ilmb_bram_if_cntlr_BRAM_PORT_WE(2),
      web(1) => ilmb_bram_if_cntlr_BRAM_PORT_WE(3),
      web(0) => ilmb_bram_if_cntlr_BRAM_PORT_WE(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_5_local_memory_imp_106F1ZS is
  port (
    DLMB_Interrupt : out STD_LOGIC;
    DLMB_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_addrstrobe : in STD_LOGIC;
    DLMB_be : in STD_LOGIC_VECTOR ( 0 to 3 );
    DLMB_ce : out STD_LOGIC;
    DLMB_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_readstrobe : in STD_LOGIC;
    DLMB_ready : out STD_LOGIC;
    DLMB_ue : out STD_LOGIC;
    DLMB_wait : out STD_LOGIC;
    DLMB_writedbus : in STD_LOGIC_VECTOR ( 0 to 31 );
    DLMB_writestrobe : in STD_LOGIC;
    ILMB_Interrupt : out STD_LOGIC;
    ILMB_abus : in STD_LOGIC_VECTOR ( 0 to 31 );
    ILMB_addrstrobe : in STD_LOGIC;
    ILMB_ce : out STD_LOGIC;
    ILMB_readdbus : out STD_LOGIC_VECTOR ( 0 to 31 );
    ILMB_readstrobe : in STD_LOGIC;
    ILMB_ready : out STD_LOGIC;
    ILMB_ue : out STD_LOGIC;
    ILMB_wait : out STD_LOGIC;
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL1_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL1_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL1_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL1_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_CTRL_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end microblaze_5_local_memory_imp_106F1ZS;

architecture STRUCTURE of microblaze_5_local_memory_imp_106F1ZS is
  component design_1_dlmb_v10_5 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  end component design_1_dlmb_v10_5;
  component design_1_ilmb_v10_5 is
  port (
    LMB_Clk : in STD_LOGIC;
    SYS_Rst : in STD_LOGIC;
    LMB_Rst : out STD_LOGIC;
    M_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_ReadStrobe : in STD_LOGIC;
    M_WriteStrobe : in STD_LOGIC;
    M_AddrStrobe : in STD_LOGIC;
    M_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    M_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_Wait : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_UE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sl_CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    LMB_ABus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_ReadStrobe : out STD_LOGIC;
    LMB_WriteStrobe : out STD_LOGIC;
    LMB_AddrStrobe : out STD_LOGIC;
    LMB_ReadDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Ready : out STD_LOGIC;
    LMB_Wait : out STD_LOGIC;
    LMB_UE : out STD_LOGIC;
    LMB_CE : out STD_LOGIC;
    LMB_BE : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  end component design_1_ilmb_v10_5;
  component design_1_dlmb_bram_if_cntlr_5 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 4 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 39 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 39 );
    S_AXI_CTRL_ACLK : in STD_LOGIC;
    S_AXI_CTRL_ARESETN : in STD_LOGIC;
    S_AXI_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_AWVALID : in STD_LOGIC;
    S_AXI_CTRL_AWREADY : out STD_LOGIC;
    S_AXI_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL_WVALID : in STD_LOGIC;
    S_AXI_CTRL_WREADY : out STD_LOGIC;
    S_AXI_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_BVALID : out STD_LOGIC;
    S_AXI_CTRL_BREADY : in STD_LOGIC;
    S_AXI_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_ARVALID : in STD_LOGIC;
    S_AXI_CTRL_ARREADY : out STD_LOGIC;
    S_AXI_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_RVALID : out STD_LOGIC;
    S_AXI_CTRL_RREADY : in STD_LOGIC;
    UE : out STD_LOGIC;
    CE : out STD_LOGIC;
    Interrupt : out STD_LOGIC
  );
  end component design_1_dlmb_bram_if_cntlr_5;
  component design_1_ilmb_bram_if_cntlr_5 is
  port (
    LMB_Clk : in STD_LOGIC;
    LMB_Rst : in STD_LOGIC;
    LMB_ABus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_WriteDBus : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_AddrStrobe : in STD_LOGIC;
    LMB_ReadStrobe : in STD_LOGIC;
    LMB_WriteStrobe : in STD_LOGIC;
    LMB_BE : in STD_LOGIC_VECTOR ( 0 to 3 );
    Sl_DBus : out STD_LOGIC_VECTOR ( 0 to 31 );
    Sl_Ready : out STD_LOGIC;
    Sl_Wait : out STD_LOGIC;
    Sl_UE : out STD_LOGIC;
    Sl_CE : out STD_LOGIC;
    BRAM_Rst_A : out STD_LOGIC;
    BRAM_Clk_A : out STD_LOGIC;
    BRAM_Addr_A : out STD_LOGIC_VECTOR ( 0 to 31 );
    BRAM_EN_A : out STD_LOGIC;
    BRAM_WEN_A : out STD_LOGIC_VECTOR ( 0 to 4 );
    BRAM_Dout_A : out STD_LOGIC_VECTOR ( 0 to 39 );
    BRAM_Din_A : in STD_LOGIC_VECTOR ( 0 to 39 );
    S_AXI_CTRL_ACLK : in STD_LOGIC;
    S_AXI_CTRL_ARESETN : in STD_LOGIC;
    S_AXI_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_AWVALID : in STD_LOGIC;
    S_AXI_CTRL_AWREADY : out STD_LOGIC;
    S_AXI_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_CTRL_WVALID : in STD_LOGIC;
    S_AXI_CTRL_WREADY : out STD_LOGIC;
    S_AXI_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_BVALID : out STD_LOGIC;
    S_AXI_CTRL_BREADY : in STD_LOGIC;
    S_AXI_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_ARVALID : in STD_LOGIC;
    S_AXI_CTRL_ARREADY : out STD_LOGIC;
    S_AXI_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_RVALID : out STD_LOGIC;
    S_AXI_CTRL_RREADY : in STD_LOGIC;
    UE : out STD_LOGIC;
    CE : out STD_LOGIC;
    Interrupt : out STD_LOGIC
  );
  end component design_1_ilmb_bram_if_cntlr_5;
  component design_1_lmb_bram_5 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 4 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 39 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 39 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 4 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 39 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  end component design_1_lmb_bram_5;
  signal SYS_Rst_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_CTRL_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_CLK : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_DIN : STD_LOGIC_VECTOR ( 0 to 39 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_DOUT : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ilmb_bram_if_cntlr_BRAM_PORT_EN : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_RST : STD_LOGIC;
  signal ilmb_bram_if_cntlr_BRAM_PORT_WE : STD_LOGIC_VECTOR ( 0 to 4 );
  signal microblaze_5_Clk : STD_LOGIC;
  signal microblaze_5_dlmb_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_5_dlmb_ADDRSTROBE : STD_LOGIC;
  signal microblaze_5_dlmb_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_5_dlmb_CE : STD_LOGIC;
  signal microblaze_5_dlmb_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_5_dlmb_READSTROBE : STD_LOGIC;
  signal microblaze_5_dlmb_READY : STD_LOGIC;
  signal microblaze_5_dlmb_UE : STD_LOGIC;
  signal microblaze_5_dlmb_WAIT : STD_LOGIC;
  signal microblaze_5_dlmb_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_5_dlmb_WRITESTROBE : STD_LOGIC;
  signal microblaze_5_dlmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_dlmb_axi_ARREADY : STD_LOGIC;
  signal microblaze_5_dlmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_dlmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_dlmb_axi_AWREADY : STD_LOGIC;
  signal microblaze_5_dlmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_dlmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_dlmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_5_dlmb_axi_BVALID : STD_LOGIC;
  signal microblaze_5_dlmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_dlmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_dlmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_5_dlmb_axi_RVALID : STD_LOGIC;
  signal microblaze_5_dlmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_dlmb_axi_WREADY : STD_LOGIC;
  signal microblaze_5_dlmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_5_dlmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_dlmb_bus_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_5_dlmb_bus_ADDRSTROBE : STD_LOGIC;
  signal microblaze_5_dlmb_bus_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_5_dlmb_bus_CE : STD_LOGIC;
  signal microblaze_5_dlmb_bus_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_5_dlmb_bus_READSTROBE : STD_LOGIC;
  signal microblaze_5_dlmb_bus_READY : STD_LOGIC;
  signal microblaze_5_dlmb_bus_UE : STD_LOGIC;
  signal microblaze_5_dlmb_bus_WAIT : STD_LOGIC;
  signal microblaze_5_dlmb_bus_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_5_dlmb_bus_WRITESTROBE : STD_LOGIC;
  signal microblaze_5_dlmb_cntlr_ADDR : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_5_dlmb_cntlr_CLK : STD_LOGIC;
  signal microblaze_5_dlmb_cntlr_DIN : STD_LOGIC_VECTOR ( 0 to 39 );
  signal microblaze_5_dlmb_cntlr_DOUT : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal microblaze_5_dlmb_cntlr_EN : STD_LOGIC;
  signal microblaze_5_dlmb_cntlr_RST : STD_LOGIC;
  signal microblaze_5_dlmb_cntlr_WE : STD_LOGIC_VECTOR ( 0 to 4 );
  signal microblaze_5_dlmb_int : STD_LOGIC;
  signal microblaze_5_ilmb_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_5_ilmb_ADDRSTROBE : STD_LOGIC;
  signal microblaze_5_ilmb_CE : STD_LOGIC;
  signal microblaze_5_ilmb_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_5_ilmb_READSTROBE : STD_LOGIC;
  signal microblaze_5_ilmb_READY : STD_LOGIC;
  signal microblaze_5_ilmb_UE : STD_LOGIC;
  signal microblaze_5_ilmb_WAIT : STD_LOGIC;
  signal microblaze_5_ilmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_ilmb_axi_ARREADY : STD_LOGIC;
  signal microblaze_5_ilmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_ilmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_ilmb_axi_AWREADY : STD_LOGIC;
  signal microblaze_5_ilmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_ilmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_ilmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_5_ilmb_axi_BVALID : STD_LOGIC;
  signal microblaze_5_ilmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_ilmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_ilmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_5_ilmb_axi_RVALID : STD_LOGIC;
  signal microblaze_5_ilmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_ilmb_axi_WREADY : STD_LOGIC;
  signal microblaze_5_ilmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_5_ilmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_ilmb_bus_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_5_ilmb_bus_ADDRSTROBE : STD_LOGIC;
  signal microblaze_5_ilmb_bus_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_5_ilmb_bus_CE : STD_LOGIC;
  signal microblaze_5_ilmb_bus_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_5_ilmb_bus_READSTROBE : STD_LOGIC;
  signal microblaze_5_ilmb_bus_READY : STD_LOGIC;
  signal microblaze_5_ilmb_bus_UE : STD_LOGIC;
  signal microblaze_5_ilmb_bus_WAIT : STD_LOGIC;
  signal microblaze_5_ilmb_bus_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_5_ilmb_bus_WRITESTROBE : STD_LOGIC;
  signal microblaze_5_ilmb_int : STD_LOGIC;
  signal NLW_dlmb_bram_if_cntlr_CE_UNCONNECTED : STD_LOGIC;
  signal NLW_dlmb_bram_if_cntlr_UE_UNCONNECTED : STD_LOGIC;
  signal NLW_dlmb_v10_LMB_Rst_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_bram_if_cntlr_CE_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_bram_if_cntlr_UE_UNCONNECTED : STD_LOGIC;
  signal NLW_ilmb_v10_LMB_Rst_UNCONNECTED : STD_LOGIC;
  attribute BMM_INFO_ADDRESS_SPACE : string;
  attribute BMM_INFO_ADDRESS_SPACE of dlmb_bram_if_cntlr : label is "byte  0x0 40 > design_1 microblaze_5_local_memory/lmb_bram";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of dlmb_bram_if_cntlr : label is "yes";
begin
  DLMB_Interrupt <= microblaze_5_dlmb_int;
  DLMB_ce <= microblaze_5_dlmb_CE;
  DLMB_readdbus(0 to 31) <= microblaze_5_dlmb_READDBUS(0 to 31);
  DLMB_ready <= microblaze_5_dlmb_READY;
  DLMB_ue <= microblaze_5_dlmb_UE;
  DLMB_wait <= microblaze_5_dlmb_WAIT;
  ILMB_Interrupt <= microblaze_5_ilmb_int;
  ILMB_ce <= microblaze_5_ilmb_CE;
  ILMB_readdbus(0 to 31) <= microblaze_5_ilmb_READDBUS(0 to 31);
  ILMB_ready <= microblaze_5_ilmb_READY;
  ILMB_ue <= microblaze_5_ilmb_UE;
  ILMB_wait <= microblaze_5_ilmb_WAIT;
  SYS_Rst_1(0) <= SYS_Rst(0);
  S_AXI_CTRL1_arready(0) <= microblaze_5_ilmb_axi_ARREADY;
  S_AXI_CTRL1_awready(0) <= microblaze_5_ilmb_axi_AWREADY;
  S_AXI_CTRL1_bresp(1 downto 0) <= microblaze_5_ilmb_axi_BRESP(1 downto 0);
  S_AXI_CTRL1_bvalid(0) <= microblaze_5_ilmb_axi_BVALID;
  S_AXI_CTRL1_rdata(31 downto 0) <= microblaze_5_ilmb_axi_RDATA(31 downto 0);
  S_AXI_CTRL1_rresp(1 downto 0) <= microblaze_5_ilmb_axi_RRESP(1 downto 0);
  S_AXI_CTRL1_rvalid(0) <= microblaze_5_ilmb_axi_RVALID;
  S_AXI_CTRL1_wready(0) <= microblaze_5_ilmb_axi_WREADY;
  S_AXI_CTRL_ARESETN_1(0) <= S_AXI_CTRL_ARESETN(0);
  S_AXI_CTRL_arready(0) <= microblaze_5_dlmb_axi_ARREADY;
  S_AXI_CTRL_awready(0) <= microblaze_5_dlmb_axi_AWREADY;
  S_AXI_CTRL_bresp(1 downto 0) <= microblaze_5_dlmb_axi_BRESP(1 downto 0);
  S_AXI_CTRL_bvalid(0) <= microblaze_5_dlmb_axi_BVALID;
  S_AXI_CTRL_rdata(31 downto 0) <= microblaze_5_dlmb_axi_RDATA(31 downto 0);
  S_AXI_CTRL_rresp(1 downto 0) <= microblaze_5_dlmb_axi_RRESP(1 downto 0);
  S_AXI_CTRL_rvalid(0) <= microblaze_5_dlmb_axi_RVALID;
  S_AXI_CTRL_wready(0) <= microblaze_5_dlmb_axi_WREADY;
  microblaze_5_Clk <= LMB_Clk;
  microblaze_5_dlmb_ABUS(0 to 31) <= DLMB_abus(0 to 31);
  microblaze_5_dlmb_ADDRSTROBE <= DLMB_addrstrobe;
  microblaze_5_dlmb_BE(0 to 3) <= DLMB_be(0 to 3);
  microblaze_5_dlmb_READSTROBE <= DLMB_readstrobe;
  microblaze_5_dlmb_WRITEDBUS(0 to 31) <= DLMB_writedbus(0 to 31);
  microblaze_5_dlmb_WRITESTROBE <= DLMB_writestrobe;
  microblaze_5_dlmb_axi_ARADDR(31 downto 0) <= S_AXI_CTRL_araddr(31 downto 0);
  microblaze_5_dlmb_axi_ARVALID(0) <= S_AXI_CTRL_arvalid(0);
  microblaze_5_dlmb_axi_AWADDR(31 downto 0) <= S_AXI_CTRL_awaddr(31 downto 0);
  microblaze_5_dlmb_axi_AWVALID(0) <= S_AXI_CTRL_awvalid(0);
  microblaze_5_dlmb_axi_BREADY(0) <= S_AXI_CTRL_bready(0);
  microblaze_5_dlmb_axi_RREADY(0) <= S_AXI_CTRL_rready(0);
  microblaze_5_dlmb_axi_WDATA(31 downto 0) <= S_AXI_CTRL_wdata(31 downto 0);
  microblaze_5_dlmb_axi_WSTRB(3 downto 0) <= S_AXI_CTRL_wstrb(3 downto 0);
  microblaze_5_dlmb_axi_WVALID(0) <= S_AXI_CTRL_wvalid(0);
  microblaze_5_ilmb_ABUS(0 to 31) <= ILMB_abus(0 to 31);
  microblaze_5_ilmb_ADDRSTROBE <= ILMB_addrstrobe;
  microblaze_5_ilmb_READSTROBE <= ILMB_readstrobe;
  microblaze_5_ilmb_axi_ARADDR(31 downto 0) <= S_AXI_CTRL1_araddr(31 downto 0);
  microblaze_5_ilmb_axi_ARVALID(0) <= S_AXI_CTRL1_arvalid(0);
  microblaze_5_ilmb_axi_AWADDR(31 downto 0) <= S_AXI_CTRL1_awaddr(31 downto 0);
  microblaze_5_ilmb_axi_AWVALID(0) <= S_AXI_CTRL1_awvalid(0);
  microblaze_5_ilmb_axi_BREADY(0) <= S_AXI_CTRL1_bready(0);
  microblaze_5_ilmb_axi_RREADY(0) <= S_AXI_CTRL1_rready(0);
  microblaze_5_ilmb_axi_WDATA(31 downto 0) <= S_AXI_CTRL1_wdata(31 downto 0);
  microblaze_5_ilmb_axi_WSTRB(3 downto 0) <= S_AXI_CTRL1_wstrb(3 downto 0);
  microblaze_5_ilmb_axi_WVALID(0) <= S_AXI_CTRL1_wvalid(0);
dlmb_bram_if_cntlr: component design_1_dlmb_bram_if_cntlr_5
     port map (
      BRAM_Addr_A(0 to 31) => microblaze_5_dlmb_cntlr_ADDR(0 to 31),
      BRAM_Clk_A => microblaze_5_dlmb_cntlr_CLK,
      BRAM_Din_A(0) => microblaze_5_dlmb_cntlr_DOUT(39),
      BRAM_Din_A(1) => microblaze_5_dlmb_cntlr_DOUT(38),
      BRAM_Din_A(2) => microblaze_5_dlmb_cntlr_DOUT(37),
      BRAM_Din_A(3) => microblaze_5_dlmb_cntlr_DOUT(36),
      BRAM_Din_A(4) => microblaze_5_dlmb_cntlr_DOUT(35),
      BRAM_Din_A(5) => microblaze_5_dlmb_cntlr_DOUT(34),
      BRAM_Din_A(6) => microblaze_5_dlmb_cntlr_DOUT(33),
      BRAM_Din_A(7) => microblaze_5_dlmb_cntlr_DOUT(32),
      BRAM_Din_A(8) => microblaze_5_dlmb_cntlr_DOUT(31),
      BRAM_Din_A(9) => microblaze_5_dlmb_cntlr_DOUT(30),
      BRAM_Din_A(10) => microblaze_5_dlmb_cntlr_DOUT(29),
      BRAM_Din_A(11) => microblaze_5_dlmb_cntlr_DOUT(28),
      BRAM_Din_A(12) => microblaze_5_dlmb_cntlr_DOUT(27),
      BRAM_Din_A(13) => microblaze_5_dlmb_cntlr_DOUT(26),
      BRAM_Din_A(14) => microblaze_5_dlmb_cntlr_DOUT(25),
      BRAM_Din_A(15) => microblaze_5_dlmb_cntlr_DOUT(24),
      BRAM_Din_A(16) => microblaze_5_dlmb_cntlr_DOUT(23),
      BRAM_Din_A(17) => microblaze_5_dlmb_cntlr_DOUT(22),
      BRAM_Din_A(18) => microblaze_5_dlmb_cntlr_DOUT(21),
      BRAM_Din_A(19) => microblaze_5_dlmb_cntlr_DOUT(20),
      BRAM_Din_A(20) => microblaze_5_dlmb_cntlr_DOUT(19),
      BRAM_Din_A(21) => microblaze_5_dlmb_cntlr_DOUT(18),
      BRAM_Din_A(22) => microblaze_5_dlmb_cntlr_DOUT(17),
      BRAM_Din_A(23) => microblaze_5_dlmb_cntlr_DOUT(16),
      BRAM_Din_A(24) => microblaze_5_dlmb_cntlr_DOUT(15),
      BRAM_Din_A(25) => microblaze_5_dlmb_cntlr_DOUT(14),
      BRAM_Din_A(26) => microblaze_5_dlmb_cntlr_DOUT(13),
      BRAM_Din_A(27) => microblaze_5_dlmb_cntlr_DOUT(12),
      BRAM_Din_A(28) => microblaze_5_dlmb_cntlr_DOUT(11),
      BRAM_Din_A(29) => microblaze_5_dlmb_cntlr_DOUT(10),
      BRAM_Din_A(30) => microblaze_5_dlmb_cntlr_DOUT(9),
      BRAM_Din_A(31) => microblaze_5_dlmb_cntlr_DOUT(8),
      BRAM_Din_A(32) => microblaze_5_dlmb_cntlr_DOUT(7),
      BRAM_Din_A(33) => microblaze_5_dlmb_cntlr_DOUT(6),
      BRAM_Din_A(34) => microblaze_5_dlmb_cntlr_DOUT(5),
      BRAM_Din_A(35) => microblaze_5_dlmb_cntlr_DOUT(4),
      BRAM_Din_A(36) => microblaze_5_dlmb_cntlr_DOUT(3),
      BRAM_Din_A(37) => microblaze_5_dlmb_cntlr_DOUT(2),
      BRAM_Din_A(38) => microblaze_5_dlmb_cntlr_DOUT(1),
      BRAM_Din_A(39) => microblaze_5_dlmb_cntlr_DOUT(0),
      BRAM_Dout_A(0 to 39) => microblaze_5_dlmb_cntlr_DIN(0 to 39),
      BRAM_EN_A => microblaze_5_dlmb_cntlr_EN,
      BRAM_Rst_A => microblaze_5_dlmb_cntlr_RST,
      BRAM_WEN_A(0 to 4) => microblaze_5_dlmb_cntlr_WE(0 to 4),
      CE => NLW_dlmb_bram_if_cntlr_CE_UNCONNECTED,
      Interrupt => microblaze_5_dlmb_int,
      LMB_ABus(0 to 31) => microblaze_5_dlmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_5_dlmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_5_dlmb_bus_BE(0 to 3),
      LMB_Clk => microblaze_5_Clk,
      LMB_ReadStrobe => microblaze_5_dlmb_bus_READSTROBE,
      LMB_Rst => SYS_Rst_1(0),
      LMB_WriteDBus(0 to 31) => microblaze_5_dlmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_5_dlmb_bus_WRITESTROBE,
      S_AXI_CTRL_ACLK => microblaze_5_Clk,
      S_AXI_CTRL_ARADDR(31 downto 0) => microblaze_5_dlmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL_ARESETN => S_AXI_CTRL_ARESETN_1(0),
      S_AXI_CTRL_ARREADY => microblaze_5_dlmb_axi_ARREADY,
      S_AXI_CTRL_ARVALID => microblaze_5_dlmb_axi_ARVALID(0),
      S_AXI_CTRL_AWADDR(31 downto 0) => microblaze_5_dlmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL_AWREADY => microblaze_5_dlmb_axi_AWREADY,
      S_AXI_CTRL_AWVALID => microblaze_5_dlmb_axi_AWVALID(0),
      S_AXI_CTRL_BREADY => microblaze_5_dlmb_axi_BREADY(0),
      S_AXI_CTRL_BRESP(1 downto 0) => microblaze_5_dlmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL_BVALID => microblaze_5_dlmb_axi_BVALID,
      S_AXI_CTRL_RDATA(31 downto 0) => microblaze_5_dlmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL_RREADY => microblaze_5_dlmb_axi_RREADY(0),
      S_AXI_CTRL_RRESP(1 downto 0) => microblaze_5_dlmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL_RVALID => microblaze_5_dlmb_axi_RVALID,
      S_AXI_CTRL_WDATA(31 downto 0) => microblaze_5_dlmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL_WREADY => microblaze_5_dlmb_axi_WREADY,
      S_AXI_CTRL_WSTRB(3 downto 0) => microblaze_5_dlmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL_WVALID => microblaze_5_dlmb_axi_WVALID(0),
      Sl_CE => microblaze_5_dlmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_5_dlmb_bus_READDBUS(0 to 31),
      Sl_Ready => microblaze_5_dlmb_bus_READY,
      Sl_UE => microblaze_5_dlmb_bus_UE,
      Sl_Wait => microblaze_5_dlmb_bus_WAIT,
      UE => NLW_dlmb_bram_if_cntlr_UE_UNCONNECTED
    );
dlmb_v10: component design_1_dlmb_v10_5
     port map (
      LMB_ABus(0 to 31) => microblaze_5_dlmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_5_dlmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_5_dlmb_bus_BE(0 to 3),
      LMB_CE => microblaze_5_dlmb_CE,
      LMB_Clk => microblaze_5_Clk,
      LMB_ReadDBus(0 to 31) => microblaze_5_dlmb_READDBUS(0 to 31),
      LMB_ReadStrobe => microblaze_5_dlmb_bus_READSTROBE,
      LMB_Ready => microblaze_5_dlmb_READY,
      LMB_Rst => NLW_dlmb_v10_LMB_Rst_UNCONNECTED,
      LMB_UE => microblaze_5_dlmb_UE,
      LMB_Wait => microblaze_5_dlmb_WAIT,
      LMB_WriteDBus(0 to 31) => microblaze_5_dlmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_5_dlmb_bus_WRITESTROBE,
      M_ABus(0 to 31) => microblaze_5_dlmb_ABUS(0 to 31),
      M_AddrStrobe => microblaze_5_dlmb_ADDRSTROBE,
      M_BE(0 to 3) => microblaze_5_dlmb_BE(0 to 3),
      M_DBus(0 to 31) => microblaze_5_dlmb_WRITEDBUS(0 to 31),
      M_ReadStrobe => microblaze_5_dlmb_READSTROBE,
      M_WriteStrobe => microblaze_5_dlmb_WRITESTROBE,
      SYS_Rst => SYS_Rst_1(0),
      Sl_CE(0) => microblaze_5_dlmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_5_dlmb_bus_READDBUS(0 to 31),
      Sl_Ready(0) => microblaze_5_dlmb_bus_READY,
      Sl_UE(0) => microblaze_5_dlmb_bus_UE,
      Sl_Wait(0) => microblaze_5_dlmb_bus_WAIT
    );
ilmb_bram_if_cntlr: component design_1_ilmb_bram_if_cntlr_5
     port map (
      BRAM_Addr_A(0 to 31) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(0 to 31),
      BRAM_Clk_A => ilmb_bram_if_cntlr_BRAM_PORT_CLK,
      BRAM_Din_A(0) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(39),
      BRAM_Din_A(1) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(38),
      BRAM_Din_A(2) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(37),
      BRAM_Din_A(3) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(36),
      BRAM_Din_A(4) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(35),
      BRAM_Din_A(5) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(34),
      BRAM_Din_A(6) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(33),
      BRAM_Din_A(7) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(32),
      BRAM_Din_A(8) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(31),
      BRAM_Din_A(9) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(30),
      BRAM_Din_A(10) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(29),
      BRAM_Din_A(11) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(28),
      BRAM_Din_A(12) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(27),
      BRAM_Din_A(13) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(26),
      BRAM_Din_A(14) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(25),
      BRAM_Din_A(15) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(24),
      BRAM_Din_A(16) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(23),
      BRAM_Din_A(17) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(22),
      BRAM_Din_A(18) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(21),
      BRAM_Din_A(19) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(20),
      BRAM_Din_A(20) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(19),
      BRAM_Din_A(21) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(18),
      BRAM_Din_A(22) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(17),
      BRAM_Din_A(23) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(16),
      BRAM_Din_A(24) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(15),
      BRAM_Din_A(25) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(14),
      BRAM_Din_A(26) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(13),
      BRAM_Din_A(27) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(12),
      BRAM_Din_A(28) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(11),
      BRAM_Din_A(29) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(10),
      BRAM_Din_A(30) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(9),
      BRAM_Din_A(31) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(8),
      BRAM_Din_A(32) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(7),
      BRAM_Din_A(33) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(6),
      BRAM_Din_A(34) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(5),
      BRAM_Din_A(35) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(4),
      BRAM_Din_A(36) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(3),
      BRAM_Din_A(37) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(2),
      BRAM_Din_A(38) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(1),
      BRAM_Din_A(39) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(0),
      BRAM_Dout_A(0 to 39) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(0 to 39),
      BRAM_EN_A => ilmb_bram_if_cntlr_BRAM_PORT_EN,
      BRAM_Rst_A => ilmb_bram_if_cntlr_BRAM_PORT_RST,
      BRAM_WEN_A(0 to 4) => ilmb_bram_if_cntlr_BRAM_PORT_WE(0 to 4),
      CE => NLW_ilmb_bram_if_cntlr_CE_UNCONNECTED,
      Interrupt => microblaze_5_ilmb_int,
      LMB_ABus(0 to 31) => microblaze_5_ilmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_5_ilmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_5_ilmb_bus_BE(0 to 3),
      LMB_Clk => microblaze_5_Clk,
      LMB_ReadStrobe => microblaze_5_ilmb_bus_READSTROBE,
      LMB_Rst => SYS_Rst_1(0),
      LMB_WriteDBus(0 to 31) => microblaze_5_ilmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_5_ilmb_bus_WRITESTROBE,
      S_AXI_CTRL_ACLK => microblaze_5_Clk,
      S_AXI_CTRL_ARADDR(31 downto 0) => microblaze_5_ilmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL_ARESETN => S_AXI_CTRL_ARESETN_1(0),
      S_AXI_CTRL_ARREADY => microblaze_5_ilmb_axi_ARREADY,
      S_AXI_CTRL_ARVALID => microblaze_5_ilmb_axi_ARVALID(0),
      S_AXI_CTRL_AWADDR(31 downto 0) => microblaze_5_ilmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL_AWREADY => microblaze_5_ilmb_axi_AWREADY,
      S_AXI_CTRL_AWVALID => microblaze_5_ilmb_axi_AWVALID(0),
      S_AXI_CTRL_BREADY => microblaze_5_ilmb_axi_BREADY(0),
      S_AXI_CTRL_BRESP(1 downto 0) => microblaze_5_ilmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL_BVALID => microblaze_5_ilmb_axi_BVALID,
      S_AXI_CTRL_RDATA(31 downto 0) => microblaze_5_ilmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL_RREADY => microblaze_5_ilmb_axi_RREADY(0),
      S_AXI_CTRL_RRESP(1 downto 0) => microblaze_5_ilmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL_RVALID => microblaze_5_ilmb_axi_RVALID,
      S_AXI_CTRL_WDATA(31 downto 0) => microblaze_5_ilmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL_WREADY => microblaze_5_ilmb_axi_WREADY,
      S_AXI_CTRL_WSTRB(3 downto 0) => microblaze_5_ilmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL_WVALID => microblaze_5_ilmb_axi_WVALID(0),
      Sl_CE => microblaze_5_ilmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_5_ilmb_bus_READDBUS(0 to 31),
      Sl_Ready => microblaze_5_ilmb_bus_READY,
      Sl_UE => microblaze_5_ilmb_bus_UE,
      Sl_Wait => microblaze_5_ilmb_bus_WAIT,
      UE => NLW_ilmb_bram_if_cntlr_UE_UNCONNECTED
    );
ilmb_v10: component design_1_ilmb_v10_5
     port map (
      LMB_ABus(0 to 31) => microblaze_5_ilmb_bus_ABUS(0 to 31),
      LMB_AddrStrobe => microblaze_5_ilmb_bus_ADDRSTROBE,
      LMB_BE(0 to 3) => microblaze_5_ilmb_bus_BE(0 to 3),
      LMB_CE => microblaze_5_ilmb_CE,
      LMB_Clk => microblaze_5_Clk,
      LMB_ReadDBus(0 to 31) => microblaze_5_ilmb_READDBUS(0 to 31),
      LMB_ReadStrobe => microblaze_5_ilmb_bus_READSTROBE,
      LMB_Ready => microblaze_5_ilmb_READY,
      LMB_Rst => NLW_ilmb_v10_LMB_Rst_UNCONNECTED,
      LMB_UE => microblaze_5_ilmb_UE,
      LMB_Wait => microblaze_5_ilmb_WAIT,
      LMB_WriteDBus(0 to 31) => microblaze_5_ilmb_bus_WRITEDBUS(0 to 31),
      LMB_WriteStrobe => microblaze_5_ilmb_bus_WRITESTROBE,
      M_ABus(0 to 31) => microblaze_5_ilmb_ABUS(0 to 31),
      M_AddrStrobe => microblaze_5_ilmb_ADDRSTROBE,
      M_BE(0 to 3) => B"0000",
      M_DBus(0 to 31) => B"00000000000000000000000000000000",
      M_ReadStrobe => microblaze_5_ilmb_READSTROBE,
      M_WriteStrobe => '0',
      SYS_Rst => SYS_Rst_1(0),
      Sl_CE(0) => microblaze_5_ilmb_bus_CE,
      Sl_DBus(0 to 31) => microblaze_5_ilmb_bus_READDBUS(0 to 31),
      Sl_Ready(0) => microblaze_5_ilmb_bus_READY,
      Sl_UE(0) => microblaze_5_ilmb_bus_UE,
      Sl_Wait(0) => microblaze_5_ilmb_bus_WAIT
    );
lmb_bram: component design_1_lmb_bram_5
     port map (
      addra(31) => microblaze_5_dlmb_cntlr_ADDR(0),
      addra(30) => microblaze_5_dlmb_cntlr_ADDR(1),
      addra(29) => microblaze_5_dlmb_cntlr_ADDR(2),
      addra(28) => microblaze_5_dlmb_cntlr_ADDR(3),
      addra(27) => microblaze_5_dlmb_cntlr_ADDR(4),
      addra(26) => microblaze_5_dlmb_cntlr_ADDR(5),
      addra(25) => microblaze_5_dlmb_cntlr_ADDR(6),
      addra(24) => microblaze_5_dlmb_cntlr_ADDR(7),
      addra(23) => microblaze_5_dlmb_cntlr_ADDR(8),
      addra(22) => microblaze_5_dlmb_cntlr_ADDR(9),
      addra(21) => microblaze_5_dlmb_cntlr_ADDR(10),
      addra(20) => microblaze_5_dlmb_cntlr_ADDR(11),
      addra(19) => microblaze_5_dlmb_cntlr_ADDR(12),
      addra(18) => microblaze_5_dlmb_cntlr_ADDR(13),
      addra(17) => microblaze_5_dlmb_cntlr_ADDR(14),
      addra(16) => microblaze_5_dlmb_cntlr_ADDR(15),
      addra(15) => microblaze_5_dlmb_cntlr_ADDR(16),
      addra(14) => microblaze_5_dlmb_cntlr_ADDR(17),
      addra(13) => microblaze_5_dlmb_cntlr_ADDR(18),
      addra(12) => microblaze_5_dlmb_cntlr_ADDR(19),
      addra(11) => microblaze_5_dlmb_cntlr_ADDR(20),
      addra(10) => microblaze_5_dlmb_cntlr_ADDR(21),
      addra(9) => microblaze_5_dlmb_cntlr_ADDR(22),
      addra(8) => microblaze_5_dlmb_cntlr_ADDR(23),
      addra(7) => microblaze_5_dlmb_cntlr_ADDR(24),
      addra(6) => microblaze_5_dlmb_cntlr_ADDR(25),
      addra(5) => microblaze_5_dlmb_cntlr_ADDR(26),
      addra(4) => microblaze_5_dlmb_cntlr_ADDR(27),
      addra(3) => microblaze_5_dlmb_cntlr_ADDR(28),
      addra(2) => microblaze_5_dlmb_cntlr_ADDR(29),
      addra(1) => microblaze_5_dlmb_cntlr_ADDR(30),
      addra(0) => microblaze_5_dlmb_cntlr_ADDR(31),
      addrb(31) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(0),
      addrb(30) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(1),
      addrb(29) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(2),
      addrb(28) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(3),
      addrb(27) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(4),
      addrb(26) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(5),
      addrb(25) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(6),
      addrb(24) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(7),
      addrb(23) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(8),
      addrb(22) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(9),
      addrb(21) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(10),
      addrb(20) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(11),
      addrb(19) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(12),
      addrb(18) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(13),
      addrb(17) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(14),
      addrb(16) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(15),
      addrb(15) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(16),
      addrb(14) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(17),
      addrb(13) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(18),
      addrb(12) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(19),
      addrb(11) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(20),
      addrb(10) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(21),
      addrb(9) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(22),
      addrb(8) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(23),
      addrb(7) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(24),
      addrb(6) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(25),
      addrb(5) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(26),
      addrb(4) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(27),
      addrb(3) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(28),
      addrb(2) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(29),
      addrb(1) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(30),
      addrb(0) => ilmb_bram_if_cntlr_BRAM_PORT_ADDR(31),
      clka => microblaze_5_dlmb_cntlr_CLK,
      clkb => ilmb_bram_if_cntlr_BRAM_PORT_CLK,
      dina(39) => microblaze_5_dlmb_cntlr_DIN(0),
      dina(38) => microblaze_5_dlmb_cntlr_DIN(1),
      dina(37) => microblaze_5_dlmb_cntlr_DIN(2),
      dina(36) => microblaze_5_dlmb_cntlr_DIN(3),
      dina(35) => microblaze_5_dlmb_cntlr_DIN(4),
      dina(34) => microblaze_5_dlmb_cntlr_DIN(5),
      dina(33) => microblaze_5_dlmb_cntlr_DIN(6),
      dina(32) => microblaze_5_dlmb_cntlr_DIN(7),
      dina(31) => microblaze_5_dlmb_cntlr_DIN(8),
      dina(30) => microblaze_5_dlmb_cntlr_DIN(9),
      dina(29) => microblaze_5_dlmb_cntlr_DIN(10),
      dina(28) => microblaze_5_dlmb_cntlr_DIN(11),
      dina(27) => microblaze_5_dlmb_cntlr_DIN(12),
      dina(26) => microblaze_5_dlmb_cntlr_DIN(13),
      dina(25) => microblaze_5_dlmb_cntlr_DIN(14),
      dina(24) => microblaze_5_dlmb_cntlr_DIN(15),
      dina(23) => microblaze_5_dlmb_cntlr_DIN(16),
      dina(22) => microblaze_5_dlmb_cntlr_DIN(17),
      dina(21) => microblaze_5_dlmb_cntlr_DIN(18),
      dina(20) => microblaze_5_dlmb_cntlr_DIN(19),
      dina(19) => microblaze_5_dlmb_cntlr_DIN(20),
      dina(18) => microblaze_5_dlmb_cntlr_DIN(21),
      dina(17) => microblaze_5_dlmb_cntlr_DIN(22),
      dina(16) => microblaze_5_dlmb_cntlr_DIN(23),
      dina(15) => microblaze_5_dlmb_cntlr_DIN(24),
      dina(14) => microblaze_5_dlmb_cntlr_DIN(25),
      dina(13) => microblaze_5_dlmb_cntlr_DIN(26),
      dina(12) => microblaze_5_dlmb_cntlr_DIN(27),
      dina(11) => microblaze_5_dlmb_cntlr_DIN(28),
      dina(10) => microblaze_5_dlmb_cntlr_DIN(29),
      dina(9) => microblaze_5_dlmb_cntlr_DIN(30),
      dina(8) => microblaze_5_dlmb_cntlr_DIN(31),
      dina(7) => microblaze_5_dlmb_cntlr_DIN(32),
      dina(6) => microblaze_5_dlmb_cntlr_DIN(33),
      dina(5) => microblaze_5_dlmb_cntlr_DIN(34),
      dina(4) => microblaze_5_dlmb_cntlr_DIN(35),
      dina(3) => microblaze_5_dlmb_cntlr_DIN(36),
      dina(2) => microblaze_5_dlmb_cntlr_DIN(37),
      dina(1) => microblaze_5_dlmb_cntlr_DIN(38),
      dina(0) => microblaze_5_dlmb_cntlr_DIN(39),
      dinb(39) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(0),
      dinb(38) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(1),
      dinb(37) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(2),
      dinb(36) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(3),
      dinb(35) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(4),
      dinb(34) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(5),
      dinb(33) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(6),
      dinb(32) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(7),
      dinb(31) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(8),
      dinb(30) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(9),
      dinb(29) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(10),
      dinb(28) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(11),
      dinb(27) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(12),
      dinb(26) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(13),
      dinb(25) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(14),
      dinb(24) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(15),
      dinb(23) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(16),
      dinb(22) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(17),
      dinb(21) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(18),
      dinb(20) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(19),
      dinb(19) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(20),
      dinb(18) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(21),
      dinb(17) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(22),
      dinb(16) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(23),
      dinb(15) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(24),
      dinb(14) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(25),
      dinb(13) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(26),
      dinb(12) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(27),
      dinb(11) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(28),
      dinb(10) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(29),
      dinb(9) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(30),
      dinb(8) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(31),
      dinb(7) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(32),
      dinb(6) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(33),
      dinb(5) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(34),
      dinb(4) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(35),
      dinb(3) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(36),
      dinb(2) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(37),
      dinb(1) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(38),
      dinb(0) => ilmb_bram_if_cntlr_BRAM_PORT_DIN(39),
      douta(39 downto 0) => microblaze_5_dlmb_cntlr_DOUT(39 downto 0),
      doutb(39 downto 0) => ilmb_bram_if_cntlr_BRAM_PORT_DOUT(39 downto 0),
      ena => microblaze_5_dlmb_cntlr_EN,
      enb => ilmb_bram_if_cntlr_BRAM_PORT_EN,
      rsta => microblaze_5_dlmb_cntlr_RST,
      rstb => ilmb_bram_if_cntlr_BRAM_PORT_RST,
      wea(4) => microblaze_5_dlmb_cntlr_WE(0),
      wea(3) => microblaze_5_dlmb_cntlr_WE(1),
      wea(2) => microblaze_5_dlmb_cntlr_WE(2),
      wea(1) => microblaze_5_dlmb_cntlr_WE(3),
      wea(0) => microblaze_5_dlmb_cntlr_WE(4),
      web(4) => ilmb_bram_if_cntlr_BRAM_PORT_WE(0),
      web(3) => ilmb_bram_if_cntlr_BRAM_PORT_WE(1),
      web(2) => ilmb_bram_if_cntlr_BRAM_PORT_WE(2),
      web(1) => ilmb_bram_if_cntlr_BRAM_PORT_WE(3),
      web(0) => ilmb_bram_if_cntlr_BRAM_PORT_WE(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_12N3854 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end s00_couplers_imp_12N3854;

architecture STRUCTURE of s00_couplers_imp_12N3854 is
  signal s00_couplers_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= s00_couplers_to_s00_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= s00_couplers_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= s00_couplers_to_s00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= s00_couplers_to_s00_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= s00_couplers_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= s00_couplers_to_s00_couplers_AWVALID(0);
  M_AXI_bready(0) <= s00_couplers_to_s00_couplers_BREADY(0);
  M_AXI_rready(0) <= s00_couplers_to_s00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= s00_couplers_to_s00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= s00_couplers_to_s00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= s00_couplers_to_s00_couplers_WVALID(0);
  S_AXI_arready(0) <= s00_couplers_to_s00_couplers_ARREADY(0);
  S_AXI_awready(0) <= s00_couplers_to_s00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_s00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= s00_couplers_to_s00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= s00_couplers_to_s00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_s00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= s00_couplers_to_s00_couplers_RVALID(0);
  S_AXI_wready(0) <= s00_couplers_to_s00_couplers_WREADY(0);
  s00_couplers_to_s00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  s00_couplers_to_s00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_s00_couplers_ARREADY(0) <= M_AXI_arready(0);
  s00_couplers_to_s00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  s00_couplers_to_s00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  s00_couplers_to_s00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_s00_couplers_AWREADY(0) <= M_AXI_awready(0);
  s00_couplers_to_s00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  s00_couplers_to_s00_couplers_BREADY(0) <= S_AXI_bready(0);
  s00_couplers_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s00_couplers_to_s00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  s00_couplers_to_s00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  s00_couplers_to_s00_couplers_RREADY(0) <= S_AXI_rready(0);
  s00_couplers_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s00_couplers_to_s00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  s00_couplers_to_s00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s00_couplers_to_s00_couplers_WREADY(0) <= M_AXI_wready(0);
  s00_couplers_to_s00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s00_couplers_to_s00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_1GMZNYJ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end s00_couplers_imp_1GMZNYJ;

architecture STRUCTURE of s00_couplers_imp_1GMZNYJ is
  signal s00_couplers_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= s00_couplers_to_s00_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= s00_couplers_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= s00_couplers_to_s00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= s00_couplers_to_s00_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= s00_couplers_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= s00_couplers_to_s00_couplers_AWVALID(0);
  M_AXI_bready(0) <= s00_couplers_to_s00_couplers_BREADY(0);
  M_AXI_rready(0) <= s00_couplers_to_s00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= s00_couplers_to_s00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= s00_couplers_to_s00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= s00_couplers_to_s00_couplers_WVALID(0);
  S_AXI_arready(0) <= s00_couplers_to_s00_couplers_ARREADY(0);
  S_AXI_awready(0) <= s00_couplers_to_s00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_s00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= s00_couplers_to_s00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= s00_couplers_to_s00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_s00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= s00_couplers_to_s00_couplers_RVALID(0);
  S_AXI_wready(0) <= s00_couplers_to_s00_couplers_WREADY(0);
  s00_couplers_to_s00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  s00_couplers_to_s00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_s00_couplers_ARREADY(0) <= M_AXI_arready(0);
  s00_couplers_to_s00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  s00_couplers_to_s00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  s00_couplers_to_s00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_s00_couplers_AWREADY(0) <= M_AXI_awready(0);
  s00_couplers_to_s00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  s00_couplers_to_s00_couplers_BREADY(0) <= S_AXI_bready(0);
  s00_couplers_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s00_couplers_to_s00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  s00_couplers_to_s00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  s00_couplers_to_s00_couplers_RREADY(0) <= S_AXI_rready(0);
  s00_couplers_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s00_couplers_to_s00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  s00_couplers_to_s00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s00_couplers_to_s00_couplers_WREADY(0) <= M_AXI_wready(0);
  s00_couplers_to_s00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s00_couplers_to_s00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_1LSX2P9 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end s00_couplers_imp_1LSX2P9;

architecture STRUCTURE of s00_couplers_imp_1LSX2P9 is
  signal s00_couplers_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= s00_couplers_to_s00_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= s00_couplers_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= s00_couplers_to_s00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= s00_couplers_to_s00_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= s00_couplers_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= s00_couplers_to_s00_couplers_AWVALID(0);
  M_AXI_bready(0) <= s00_couplers_to_s00_couplers_BREADY(0);
  M_AXI_rready(0) <= s00_couplers_to_s00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= s00_couplers_to_s00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= s00_couplers_to_s00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= s00_couplers_to_s00_couplers_WVALID(0);
  S_AXI_arready(0) <= s00_couplers_to_s00_couplers_ARREADY(0);
  S_AXI_awready(0) <= s00_couplers_to_s00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_s00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= s00_couplers_to_s00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= s00_couplers_to_s00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_s00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= s00_couplers_to_s00_couplers_RVALID(0);
  S_AXI_wready(0) <= s00_couplers_to_s00_couplers_WREADY(0);
  s00_couplers_to_s00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  s00_couplers_to_s00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_s00_couplers_ARREADY(0) <= M_AXI_arready(0);
  s00_couplers_to_s00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  s00_couplers_to_s00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  s00_couplers_to_s00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_s00_couplers_AWREADY(0) <= M_AXI_awready(0);
  s00_couplers_to_s00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  s00_couplers_to_s00_couplers_BREADY(0) <= S_AXI_bready(0);
  s00_couplers_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s00_couplers_to_s00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  s00_couplers_to_s00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  s00_couplers_to_s00_couplers_RREADY(0) <= S_AXI_rready(0);
  s00_couplers_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s00_couplers_to_s00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  s00_couplers_to_s00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s00_couplers_to_s00_couplers_WREADY(0) <= M_AXI_wready(0);
  s00_couplers_to_s00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s00_couplers_to_s00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_1RZP34U is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end s00_couplers_imp_1RZP34U;

architecture STRUCTURE of s00_couplers_imp_1RZP34U is
  signal s00_couplers_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= s00_couplers_to_s00_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= s00_couplers_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= s00_couplers_to_s00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= s00_couplers_to_s00_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= s00_couplers_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= s00_couplers_to_s00_couplers_AWVALID(0);
  M_AXI_bready(0) <= s00_couplers_to_s00_couplers_BREADY(0);
  M_AXI_rready(0) <= s00_couplers_to_s00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= s00_couplers_to_s00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= s00_couplers_to_s00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= s00_couplers_to_s00_couplers_WVALID(0);
  S_AXI_arready(0) <= s00_couplers_to_s00_couplers_ARREADY(0);
  S_AXI_awready(0) <= s00_couplers_to_s00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_s00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= s00_couplers_to_s00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= s00_couplers_to_s00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_s00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= s00_couplers_to_s00_couplers_RVALID(0);
  S_AXI_wready(0) <= s00_couplers_to_s00_couplers_WREADY(0);
  s00_couplers_to_s00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  s00_couplers_to_s00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_s00_couplers_ARREADY(0) <= M_AXI_arready(0);
  s00_couplers_to_s00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  s00_couplers_to_s00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  s00_couplers_to_s00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_s00_couplers_AWREADY(0) <= M_AXI_awready(0);
  s00_couplers_to_s00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  s00_couplers_to_s00_couplers_BREADY(0) <= S_AXI_bready(0);
  s00_couplers_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s00_couplers_to_s00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  s00_couplers_to_s00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  s00_couplers_to_s00_couplers_RREADY(0) <= S_AXI_rready(0);
  s00_couplers_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s00_couplers_to_s00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  s00_couplers_to_s00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s00_couplers_to_s00_couplers_WREADY(0) <= M_AXI_wready(0);
  s00_couplers_to_s00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s00_couplers_to_s00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_37VPY9 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end s00_couplers_imp_37VPY9;

architecture STRUCTURE of s00_couplers_imp_37VPY9 is
  signal s00_couplers_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= s00_couplers_to_s00_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= s00_couplers_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= s00_couplers_to_s00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= s00_couplers_to_s00_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= s00_couplers_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= s00_couplers_to_s00_couplers_AWVALID(0);
  M_AXI_bready(0) <= s00_couplers_to_s00_couplers_BREADY(0);
  M_AXI_rready(0) <= s00_couplers_to_s00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= s00_couplers_to_s00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= s00_couplers_to_s00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= s00_couplers_to_s00_couplers_WVALID(0);
  S_AXI_arready(0) <= s00_couplers_to_s00_couplers_ARREADY(0);
  S_AXI_awready(0) <= s00_couplers_to_s00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_s00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= s00_couplers_to_s00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= s00_couplers_to_s00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_s00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= s00_couplers_to_s00_couplers_RVALID(0);
  S_AXI_wready(0) <= s00_couplers_to_s00_couplers_WREADY(0);
  s00_couplers_to_s00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  s00_couplers_to_s00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_s00_couplers_ARREADY(0) <= M_AXI_arready(0);
  s00_couplers_to_s00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  s00_couplers_to_s00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  s00_couplers_to_s00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_s00_couplers_AWREADY(0) <= M_AXI_awready(0);
  s00_couplers_to_s00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  s00_couplers_to_s00_couplers_BREADY(0) <= S_AXI_bready(0);
  s00_couplers_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s00_couplers_to_s00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  s00_couplers_to_s00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  s00_couplers_to_s00_couplers_RREADY(0) <= S_AXI_rready(0);
  s00_couplers_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s00_couplers_to_s00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  s00_couplers_to_s00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s00_couplers_to_s00_couplers_WREADY(0) <= M_AXI_wready(0);
  s00_couplers_to_s00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s00_couplers_to_s00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_H1I6Z6 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end s00_couplers_imp_H1I6Z6;

architecture STRUCTURE of s00_couplers_imp_H1I6Z6 is
  signal s00_couplers_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= s00_couplers_to_s00_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= s00_couplers_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= s00_couplers_to_s00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= s00_couplers_to_s00_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= s00_couplers_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= s00_couplers_to_s00_couplers_AWVALID(0);
  M_AXI_bready(0) <= s00_couplers_to_s00_couplers_BREADY(0);
  M_AXI_rready(0) <= s00_couplers_to_s00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= s00_couplers_to_s00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= s00_couplers_to_s00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= s00_couplers_to_s00_couplers_WVALID(0);
  S_AXI_arready(0) <= s00_couplers_to_s00_couplers_ARREADY(0);
  S_AXI_awready(0) <= s00_couplers_to_s00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_s00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= s00_couplers_to_s00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= s00_couplers_to_s00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_s00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= s00_couplers_to_s00_couplers_RVALID(0);
  S_AXI_wready(0) <= s00_couplers_to_s00_couplers_WREADY(0);
  s00_couplers_to_s00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  s00_couplers_to_s00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_s00_couplers_ARREADY(0) <= M_AXI_arready(0);
  s00_couplers_to_s00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  s00_couplers_to_s00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  s00_couplers_to_s00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_s00_couplers_AWREADY(0) <= M_AXI_awready(0);
  s00_couplers_to_s00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  s00_couplers_to_s00_couplers_BREADY(0) <= S_AXI_bready(0);
  s00_couplers_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s00_couplers_to_s00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  s00_couplers_to_s00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  s00_couplers_to_s00_couplers_RREADY(0) <= S_AXI_rready(0);
  s00_couplers_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s00_couplers_to_s00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  s00_couplers_to_s00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s00_couplers_to_s00_couplers_WREADY(0) <= M_AXI_wready(0);
  s00_couplers_to_s00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s00_couplers_to_s00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_microblaze_0_axi_periph_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_ACLK : in STD_LOGIC;
    M03_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_microblaze_0_axi_periph_0;

architecture STRUCTURE of design_1_microblaze_0_axi_periph_0 is
  component design_1_xbar_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component design_1_xbar_0;
  signal m00_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_microblaze_0_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_ACLK_net : STD_LOGIC;
  signal microblaze_0_axi_periph_ARESETN_net : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xbar_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_xbar_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  M00_AXI_araddr(31 downto 0) <= m00_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M00_AXI_arvalid(0) <= m00_couplers_to_microblaze_0_axi_periph_ARVALID(0);
  M00_AXI_awaddr(31 downto 0) <= m00_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M00_AXI_awvalid(0) <= m00_couplers_to_microblaze_0_axi_periph_AWVALID(0);
  M00_AXI_bready(0) <= m00_couplers_to_microblaze_0_axi_periph_BREADY(0);
  M00_AXI_rready(0) <= m00_couplers_to_microblaze_0_axi_periph_RREADY(0);
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M00_AXI_wvalid(0) <= m00_couplers_to_microblaze_0_axi_periph_WVALID(0);
  M01_AXI_araddr(31 downto 0) <= m01_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M01_AXI_arvalid(0) <= m01_couplers_to_microblaze_0_axi_periph_ARVALID(0);
  M01_AXI_awaddr(31 downto 0) <= m01_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M01_AXI_awvalid(0) <= m01_couplers_to_microblaze_0_axi_periph_AWVALID(0);
  M01_AXI_bready(0) <= m01_couplers_to_microblaze_0_axi_periph_BREADY(0);
  M01_AXI_rready(0) <= m01_couplers_to_microblaze_0_axi_periph_RREADY(0);
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M01_AXI_wvalid(0) <= m01_couplers_to_microblaze_0_axi_periph_WVALID(0);
  M02_AXI_araddr(31 downto 0) <= m02_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M02_AXI_arvalid(0) <= m02_couplers_to_microblaze_0_axi_periph_ARVALID(0);
  M02_AXI_awaddr(31 downto 0) <= m02_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M02_AXI_awvalid(0) <= m02_couplers_to_microblaze_0_axi_periph_AWVALID(0);
  M02_AXI_bready(0) <= m02_couplers_to_microblaze_0_axi_periph_BREADY(0);
  M02_AXI_rready(0) <= m02_couplers_to_microblaze_0_axi_periph_RREADY(0);
  M02_AXI_wdata(31 downto 0) <= m02_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M02_AXI_wstrb(3 downto 0) <= m02_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M02_AXI_wvalid(0) <= m02_couplers_to_microblaze_0_axi_periph_WVALID(0);
  M03_AXI_araddr(31 downto 0) <= m03_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0);
  M03_AXI_arvalid(0) <= m03_couplers_to_microblaze_0_axi_periph_ARVALID(0);
  M03_AXI_awaddr(31 downto 0) <= m03_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0);
  M03_AXI_awvalid(0) <= m03_couplers_to_microblaze_0_axi_periph_AWVALID(0);
  M03_AXI_bready(0) <= m03_couplers_to_microblaze_0_axi_periph_BREADY(0);
  M03_AXI_rready(0) <= m03_couplers_to_microblaze_0_axi_periph_RREADY(0);
  M03_AXI_wdata(31 downto 0) <= m03_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0);
  M03_AXI_wstrb(3 downto 0) <= m03_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0);
  M03_AXI_wvalid(0) <= m03_couplers_to_microblaze_0_axi_periph_WVALID(0);
  S00_AXI_arready(0) <= microblaze_0_axi_periph_to_s00_couplers_ARREADY(0);
  S00_AXI_awready(0) <= microblaze_0_axi_periph_to_s00_couplers_AWREADY(0);
  S00_AXI_bresp(1 downto 0) <= microblaze_0_axi_periph_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid(0) <= microblaze_0_axi_periph_to_s00_couplers_BVALID(0);
  S00_AXI_rdata(31 downto 0) <= microblaze_0_axi_periph_to_s00_couplers_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= microblaze_0_axi_periph_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid(0) <= microblaze_0_axi_periph_to_s00_couplers_RVALID(0);
  S00_AXI_wready(0) <= microblaze_0_axi_periph_to_s00_couplers_WREADY(0);
  m00_couplers_to_microblaze_0_axi_periph_ARREADY(0) <= M00_AXI_arready(0);
  m00_couplers_to_microblaze_0_axi_periph_AWREADY(0) <= M00_AXI_awready(0);
  m00_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_microblaze_0_axi_periph_BVALID(0) <= M00_AXI_bvalid(0);
  m00_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_microblaze_0_axi_periph_RVALID(0) <= M00_AXI_rvalid(0);
  m00_couplers_to_microblaze_0_axi_periph_WREADY(0) <= M00_AXI_wready(0);
  m01_couplers_to_microblaze_0_axi_periph_ARREADY(0) <= M01_AXI_arready(0);
  m01_couplers_to_microblaze_0_axi_periph_AWREADY(0) <= M01_AXI_awready(0);
  m01_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_microblaze_0_axi_periph_BVALID(0) <= M01_AXI_bvalid(0);
  m01_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_microblaze_0_axi_periph_RVALID(0) <= M01_AXI_rvalid(0);
  m01_couplers_to_microblaze_0_axi_periph_WREADY(0) <= M01_AXI_wready(0);
  m02_couplers_to_microblaze_0_axi_periph_ARREADY(0) <= M02_AXI_arready(0);
  m02_couplers_to_microblaze_0_axi_periph_AWREADY(0) <= M02_AXI_awready(0);
  m02_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_microblaze_0_axi_periph_BVALID(0) <= M02_AXI_bvalid(0);
  m02_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M02_AXI_rdata(31 downto 0);
  m02_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_microblaze_0_axi_periph_RVALID(0) <= M02_AXI_rvalid(0);
  m02_couplers_to_microblaze_0_axi_periph_WREADY(0) <= M02_AXI_wready(0);
  m03_couplers_to_microblaze_0_axi_periph_ARREADY(0) <= M03_AXI_arready(0);
  m03_couplers_to_microblaze_0_axi_periph_AWREADY(0) <= M03_AXI_awready(0);
  m03_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0) <= M03_AXI_bresp(1 downto 0);
  m03_couplers_to_microblaze_0_axi_periph_BVALID(0) <= M03_AXI_bvalid(0);
  m03_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0) <= M03_AXI_rdata(31 downto 0);
  m03_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0) <= M03_AXI_rresp(1 downto 0);
  m03_couplers_to_microblaze_0_axi_periph_RVALID(0) <= M03_AXI_rvalid(0);
  m03_couplers_to_microblaze_0_axi_periph_WREADY(0) <= M03_AXI_wready(0);
  microblaze_0_axi_periph_ACLK_net <= ACLK;
  microblaze_0_axi_periph_ARESETN_net(0) <= ARESETN(0);
  microblaze_0_axi_periph_to_s00_couplers_ARADDR(31 downto 0) <= S00_AXI_araddr(31 downto 0);
  microblaze_0_axi_periph_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  microblaze_0_axi_periph_to_s00_couplers_ARVALID(0) <= S00_AXI_arvalid(0);
  microblaze_0_axi_periph_to_s00_couplers_AWADDR(31 downto 0) <= S00_AXI_awaddr(31 downto 0);
  microblaze_0_axi_periph_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  microblaze_0_axi_periph_to_s00_couplers_AWVALID(0) <= S00_AXI_awvalid(0);
  microblaze_0_axi_periph_to_s00_couplers_BREADY(0) <= S00_AXI_bready(0);
  microblaze_0_axi_periph_to_s00_couplers_RREADY(0) <= S00_AXI_rready(0);
  microblaze_0_axi_periph_to_s00_couplers_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  microblaze_0_axi_periph_to_s00_couplers_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  microblaze_0_axi_periph_to_s00_couplers_WVALID(0) <= S00_AXI_wvalid(0);
m00_couplers: entity work.m00_couplers_imp_8RVYHO
     port map (
      M_ACLK => microblaze_0_axi_periph_ACLK_net,
      M_ARESETN(0) => microblaze_0_axi_periph_ARESETN_net(0),
      M_AXI_araddr(31 downto 0) => m00_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m00_couplers_to_microblaze_0_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m00_couplers_to_microblaze_0_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m00_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m00_couplers_to_microblaze_0_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m00_couplers_to_microblaze_0_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m00_couplers_to_microblaze_0_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m00_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m00_couplers_to_microblaze_0_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m00_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m00_couplers_to_microblaze_0_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m00_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m00_couplers_to_microblaze_0_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m00_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m00_couplers_to_microblaze_0_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m00_couplers_to_microblaze_0_axi_periph_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_0_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      S_AXI_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      S_AXI_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      S_AXI_bready(0) => xbar_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => xbar_to_m00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => xbar_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_1UTB3Y5
     port map (
      M_ACLK => microblaze_0_axi_periph_ACLK_net,
      M_ARESETN(0) => microblaze_0_axi_periph_ARESETN_net(0),
      M_AXI_araddr(31 downto 0) => m01_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m01_couplers_to_microblaze_0_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m01_couplers_to_microblaze_0_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m01_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m01_couplers_to_microblaze_0_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m01_couplers_to_microblaze_0_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m01_couplers_to_microblaze_0_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m01_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m01_couplers_to_microblaze_0_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m01_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m01_couplers_to_microblaze_0_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m01_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m01_couplers_to_microblaze_0_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m01_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m01_couplers_to_microblaze_0_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m01_couplers_to_microblaze_0_axi_periph_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_0_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      S_AXI_arready(0) => xbar_to_m01_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      S_AXI_awready(0) => xbar_to_m01_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m01_couplers_AWVALID(1),
      S_AXI_bready(0) => xbar_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m01_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m01_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m01_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m01_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => xbar_to_m01_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => xbar_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_7ANRHB
     port map (
      M_ACLK => microblaze_0_axi_periph_ACLK_net,
      M_ARESETN(0) => microblaze_0_axi_periph_ARESETN_net(0),
      M_AXI_araddr(31 downto 0) => m02_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m02_couplers_to_microblaze_0_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m02_couplers_to_microblaze_0_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m02_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m02_couplers_to_microblaze_0_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m02_couplers_to_microblaze_0_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m02_couplers_to_microblaze_0_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m02_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m02_couplers_to_microblaze_0_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m02_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m02_couplers_to_microblaze_0_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m02_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m02_couplers_to_microblaze_0_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m02_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m02_couplers_to_microblaze_0_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m02_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m02_couplers_to_microblaze_0_axi_periph_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_0_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m02_couplers_ARADDR(95 downto 64),
      S_AXI_arready(0) => xbar_to_m02_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => xbar_to_m02_couplers_AWADDR(95 downto 64),
      S_AXI_awready(0) => xbar_to_m02_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m02_couplers_AWVALID(2),
      S_AXI_bready(0) => xbar_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m02_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m02_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m02_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m02_couplers_WDATA(95 downto 64),
      S_AXI_wready(0) => xbar_to_m02_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid(0) => xbar_to_m02_couplers_WVALID(2)
    );
m03_couplers: entity work.m03_couplers_imp_1W07O72
     port map (
      M_ACLK => microblaze_0_axi_periph_ACLK_net,
      M_ARESETN(0) => microblaze_0_axi_periph_ARESETN_net(0),
      M_AXI_araddr(31 downto 0) => m03_couplers_to_microblaze_0_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m03_couplers_to_microblaze_0_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m03_couplers_to_microblaze_0_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m03_couplers_to_microblaze_0_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m03_couplers_to_microblaze_0_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m03_couplers_to_microblaze_0_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m03_couplers_to_microblaze_0_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m03_couplers_to_microblaze_0_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m03_couplers_to_microblaze_0_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m03_couplers_to_microblaze_0_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m03_couplers_to_microblaze_0_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m03_couplers_to_microblaze_0_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m03_couplers_to_microblaze_0_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m03_couplers_to_microblaze_0_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m03_couplers_to_microblaze_0_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m03_couplers_to_microblaze_0_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m03_couplers_to_microblaze_0_axi_periph_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_0_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m03_couplers_ARADDR(127 downto 96),
      S_AXI_arready(0) => xbar_to_m03_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m03_couplers_ARVALID(3),
      S_AXI_awaddr(31 downto 0) => xbar_to_m03_couplers_AWADDR(127 downto 96),
      S_AXI_awready(0) => xbar_to_m03_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m03_couplers_AWVALID(3),
      S_AXI_bready(0) => xbar_to_m03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => xbar_to_m03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m03_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m03_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => xbar_to_m03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m03_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m03_couplers_WDATA(127 downto 96),
      S_AXI_wready(0) => xbar_to_m03_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid(0) => xbar_to_m03_couplers_WVALID(3)
    );
s00_couplers: entity work.s00_couplers_imp_1RZP34U
     port map (
      M_ACLK => microblaze_0_axi_periph_ACLK_net,
      M_ARESETN(0) => microblaze_0_axi_periph_ARESETN_net(0),
      M_AXI_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      M_AXI_bready(0) => s00_couplers_to_xbar_BREADY(0),
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      M_AXI_rready(0) => s00_couplers_to_xbar_RREADY(0),
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wready(0) => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => s00_couplers_to_xbar_WVALID(0),
      S_ACLK => microblaze_0_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_0_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_to_s00_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => microblaze_0_axi_periph_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => microblaze_0_axi_periph_to_s00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => microblaze_0_axi_periph_to_s00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_to_s00_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => microblaze_0_axi_periph_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => microblaze_0_axi_periph_to_s00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => microblaze_0_axi_periph_to_s00_couplers_AWVALID(0),
      S_AXI_bready(0) => microblaze_0_axi_periph_to_s00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => microblaze_0_axi_periph_to_s00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_to_s00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => microblaze_0_axi_periph_to_s00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => microblaze_0_axi_periph_to_s00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_to_s00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => microblaze_0_axi_periph_to_s00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_to_s00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => microblaze_0_axi_periph_to_s00_couplers_WVALID(0)
    );
xbar: component design_1_xbar_0
     port map (
      aclk => microblaze_0_axi_periph_ACLK_net,
      aresetn => microblaze_0_axi_periph_ARESETN_net(0),
      m_axi_araddr(127 downto 96) => xbar_to_m03_couplers_ARADDR(127 downto 96),
      m_axi_araddr(95 downto 64) => xbar_to_m02_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      m_axi_arprot(11 downto 0) => NLW_xbar_m_axi_arprot_UNCONNECTED(11 downto 0),
      m_axi_arready(3) => xbar_to_m03_couplers_ARREADY(0),
      m_axi_arready(2) => xbar_to_m02_couplers_ARREADY(0),
      m_axi_arready(1) => xbar_to_m01_couplers_ARREADY(0),
      m_axi_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      m_axi_arvalid(3) => xbar_to_m03_couplers_ARVALID(3),
      m_axi_arvalid(2) => xbar_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(127 downto 96) => xbar_to_m03_couplers_AWADDR(127 downto 96),
      m_axi_awaddr(95 downto 64) => xbar_to_m02_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      m_axi_awprot(11 downto 0) => NLW_xbar_m_axi_awprot_UNCONNECTED(11 downto 0),
      m_axi_awready(3) => xbar_to_m03_couplers_AWREADY(0),
      m_axi_awready(2) => xbar_to_m02_couplers_AWREADY(0),
      m_axi_awready(1) => xbar_to_m01_couplers_AWREADY(0),
      m_axi_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      m_axi_awvalid(3) => xbar_to_m03_couplers_AWVALID(3),
      m_axi_awvalid(2) => xbar_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      m_axi_bready(3) => xbar_to_m03_couplers_BREADY(3),
      m_axi_bready(2) => xbar_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_m00_couplers_BREADY(0),
      m_axi_bresp(7 downto 6) => xbar_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => xbar_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(3) => xbar_to_m03_couplers_BVALID(0),
      m_axi_bvalid(2) => xbar_to_m02_couplers_BVALID(0),
      m_axi_bvalid(1) => xbar_to_m01_couplers_BVALID(0),
      m_axi_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      m_axi_rdata(127 downto 96) => xbar_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => xbar_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => xbar_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rready(3) => xbar_to_m03_couplers_RREADY(3),
      m_axi_rready(2) => xbar_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_m00_couplers_RREADY(0),
      m_axi_rresp(7 downto 6) => xbar_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => xbar_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(3) => xbar_to_m03_couplers_RVALID(0),
      m_axi_rvalid(2) => xbar_to_m02_couplers_RVALID(0),
      m_axi_rvalid(1) => xbar_to_m01_couplers_RVALID(0),
      m_axi_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      m_axi_wdata(127 downto 96) => xbar_to_m03_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => xbar_to_m02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => xbar_to_m01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wready(3) => xbar_to_m03_couplers_WREADY(0),
      m_axi_wready(2) => xbar_to_m02_couplers_WREADY(0),
      m_axi_wready(1) => xbar_to_m01_couplers_WREADY(0),
      m_axi_wready(0) => xbar_to_m00_couplers_WREADY(0),
      m_axi_wstrb(15 downto 12) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(3) => xbar_to_m03_couplers_WVALID(3),
      m_axi_wvalid(2) => xbar_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_m00_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      s_axi_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY(0),
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY(0),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_microblaze_1_axi_periph_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_ACLK : in STD_LOGIC;
    M03_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_ACLK : in STD_LOGIC;
    M04_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_arready : in STD_LOGIC;
    M04_AXI_arvalid : out STD_LOGIC;
    M04_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_awready : in STD_LOGIC;
    M04_AXI_awvalid : out STD_LOGIC;
    M04_AXI_bready : out STD_LOGIC;
    M04_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_bvalid : in STD_LOGIC;
    M04_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_rready : out STD_LOGIC;
    M04_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_rvalid : in STD_LOGIC;
    M04_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_wready : in STD_LOGIC;
    M04_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M04_AXI_wvalid : out STD_LOGIC;
    M05_ACLK : in STD_LOGIC;
    M05_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_arready : in STD_LOGIC;
    M05_AXI_arvalid : out STD_LOGIC;
    M05_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_awready : in STD_LOGIC;
    M05_AXI_awvalid : out STD_LOGIC;
    M05_AXI_bready : out STD_LOGIC;
    M05_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_bvalid : in STD_LOGIC;
    M05_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_rready : out STD_LOGIC;
    M05_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_rvalid : in STD_LOGIC;
    M05_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_wready : in STD_LOGIC;
    M05_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_wvalid : out STD_LOGIC;
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_microblaze_1_axi_periph_0;

architecture STRUCTURE of design_1_microblaze_1_axi_periph_0 is
  component design_1_xbar_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 191 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 191 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 191 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 191 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  end component design_1_xbar_1;
  signal M00_ACLK_1 : STD_LOGIC;
  signal M00_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M01_ACLK_1 : STD_LOGIC;
  signal M01_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M02_ACLK_1 : STD_LOGIC;
  signal M02_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M03_ACLK_1 : STD_LOGIC;
  signal M03_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M04_ACLK_1 : STD_LOGIC;
  signal M04_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M05_ACLK_1 : STD_LOGIC;
  signal M05_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_ACLK_1 : STD_LOGIC;
  signal S00_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_1_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_1_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_1_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_1_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_1_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_1_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_1_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_1_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_microblaze_1_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_1_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_1_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_1_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_microblaze_1_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_1_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_1_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_1_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_microblaze_1_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_1_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_1_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_1_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_1_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_1_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_1_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_1_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_1_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_microblaze_1_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_1_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_1_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_1_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_microblaze_1_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_1_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_1_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_1_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_microblaze_1_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_1_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_1_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_1_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_1_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_1_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_1_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_1_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_1_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_microblaze_1_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_1_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_1_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_1_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_microblaze_1_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_1_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_1_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_1_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_microblaze_1_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_1_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_1_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_1_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_1_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_1_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_1_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_1_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_1_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_microblaze_1_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_1_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_1_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_1_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_microblaze_1_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_1_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_1_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_1_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_microblaze_1_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_microblaze_1_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_microblaze_1_axi_periph_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_microblaze_1_axi_periph_ARREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_1_axi_periph_ARVALID : STD_LOGIC;
  signal m04_couplers_to_microblaze_1_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_microblaze_1_axi_periph_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_microblaze_1_axi_periph_AWREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_1_axi_periph_AWVALID : STD_LOGIC;
  signal m04_couplers_to_microblaze_1_axi_periph_BREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_1_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_microblaze_1_axi_periph_BVALID : STD_LOGIC;
  signal m04_couplers_to_microblaze_1_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_microblaze_1_axi_periph_RREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_1_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_microblaze_1_axi_periph_RVALID : STD_LOGIC;
  signal m04_couplers_to_microblaze_1_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_microblaze_1_axi_periph_WREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_1_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_microblaze_1_axi_periph_WVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_1_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_microblaze_1_axi_periph_ARREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_1_axi_periph_ARVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_1_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_microblaze_1_axi_periph_AWREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_1_axi_periph_AWVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_1_axi_periph_BREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_1_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_microblaze_1_axi_periph_BVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_1_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_microblaze_1_axi_periph_RREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_1_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_microblaze_1_axi_periph_RVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_1_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_microblaze_1_axi_periph_WREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_1_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_microblaze_1_axi_periph_WVALID : STD_LOGIC;
  signal microblaze_1_axi_periph_ACLK_net : STD_LOGIC;
  signal microblaze_1_axi_periph_ARESETN_net : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_periph_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_periph_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_1_axi_periph_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_periph_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_periph_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_periph_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_1_axi_periph_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_periph_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_periph_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_periph_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_axi_periph_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_periph_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_periph_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_periph_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_axi_periph_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_periph_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_periph_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_periph_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_1_axi_periph_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal xbar_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal xbar_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m04_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m04_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m04_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal xbar_to_m04_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal xbar_to_m05_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal xbar_to_m05_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m05_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m05_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m05_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal xbar_to_m05_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal NLW_xbar_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_xbar_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
begin
  M00_ACLK_1 <= M00_ACLK;
  M00_ARESETN_1(0) <= M00_ARESETN(0);
  M00_AXI_araddr(31 downto 0) <= m00_couplers_to_microblaze_1_axi_periph_ARADDR(31 downto 0);
  M00_AXI_arvalid(0) <= m00_couplers_to_microblaze_1_axi_periph_ARVALID(0);
  M00_AXI_awaddr(31 downto 0) <= m00_couplers_to_microblaze_1_axi_periph_AWADDR(31 downto 0);
  M00_AXI_awvalid(0) <= m00_couplers_to_microblaze_1_axi_periph_AWVALID(0);
  M00_AXI_bready(0) <= m00_couplers_to_microblaze_1_axi_periph_BREADY(0);
  M00_AXI_rready(0) <= m00_couplers_to_microblaze_1_axi_periph_RREADY(0);
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_microblaze_1_axi_periph_WDATA(31 downto 0);
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_microblaze_1_axi_periph_WSTRB(3 downto 0);
  M00_AXI_wvalid(0) <= m00_couplers_to_microblaze_1_axi_periph_WVALID(0);
  M01_ACLK_1 <= M01_ACLK;
  M01_ARESETN_1(0) <= M01_ARESETN(0);
  M01_AXI_araddr(31 downto 0) <= m01_couplers_to_microblaze_1_axi_periph_ARADDR(31 downto 0);
  M01_AXI_arvalid(0) <= m01_couplers_to_microblaze_1_axi_periph_ARVALID(0);
  M01_AXI_awaddr(31 downto 0) <= m01_couplers_to_microblaze_1_axi_periph_AWADDR(31 downto 0);
  M01_AXI_awvalid(0) <= m01_couplers_to_microblaze_1_axi_periph_AWVALID(0);
  M01_AXI_bready(0) <= m01_couplers_to_microblaze_1_axi_periph_BREADY(0);
  M01_AXI_rready(0) <= m01_couplers_to_microblaze_1_axi_periph_RREADY(0);
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_microblaze_1_axi_periph_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_microblaze_1_axi_periph_WSTRB(3 downto 0);
  M01_AXI_wvalid(0) <= m01_couplers_to_microblaze_1_axi_periph_WVALID(0);
  M02_ACLK_1 <= M02_ACLK;
  M02_ARESETN_1(0) <= M02_ARESETN(0);
  M02_AXI_araddr(31 downto 0) <= m02_couplers_to_microblaze_1_axi_periph_ARADDR(31 downto 0);
  M02_AXI_arvalid(0) <= m02_couplers_to_microblaze_1_axi_periph_ARVALID(0);
  M02_AXI_awaddr(31 downto 0) <= m02_couplers_to_microblaze_1_axi_periph_AWADDR(31 downto 0);
  M02_AXI_awvalid(0) <= m02_couplers_to_microblaze_1_axi_periph_AWVALID(0);
  M02_AXI_bready(0) <= m02_couplers_to_microblaze_1_axi_periph_BREADY(0);
  M02_AXI_rready(0) <= m02_couplers_to_microblaze_1_axi_periph_RREADY(0);
  M02_AXI_wdata(31 downto 0) <= m02_couplers_to_microblaze_1_axi_periph_WDATA(31 downto 0);
  M02_AXI_wstrb(3 downto 0) <= m02_couplers_to_microblaze_1_axi_periph_WSTRB(3 downto 0);
  M02_AXI_wvalid(0) <= m02_couplers_to_microblaze_1_axi_periph_WVALID(0);
  M03_ACLK_1 <= M03_ACLK;
  M03_ARESETN_1(0) <= M03_ARESETN(0);
  M03_AXI_araddr(31 downto 0) <= m03_couplers_to_microblaze_1_axi_periph_ARADDR(31 downto 0);
  M03_AXI_arvalid(0) <= m03_couplers_to_microblaze_1_axi_periph_ARVALID(0);
  M03_AXI_awaddr(31 downto 0) <= m03_couplers_to_microblaze_1_axi_periph_AWADDR(31 downto 0);
  M03_AXI_awvalid(0) <= m03_couplers_to_microblaze_1_axi_periph_AWVALID(0);
  M03_AXI_bready(0) <= m03_couplers_to_microblaze_1_axi_periph_BREADY(0);
  M03_AXI_rready(0) <= m03_couplers_to_microblaze_1_axi_periph_RREADY(0);
  M03_AXI_wdata(31 downto 0) <= m03_couplers_to_microblaze_1_axi_periph_WDATA(31 downto 0);
  M03_AXI_wstrb(3 downto 0) <= m03_couplers_to_microblaze_1_axi_periph_WSTRB(3 downto 0);
  M03_AXI_wvalid(0) <= m03_couplers_to_microblaze_1_axi_periph_WVALID(0);
  M04_ACLK_1 <= M04_ACLK;
  M04_ARESETN_1(0) <= M04_ARESETN(0);
  M04_AXI_araddr(31 downto 0) <= m04_couplers_to_microblaze_1_axi_periph_ARADDR(31 downto 0);
  M04_AXI_arprot(2 downto 0) <= m04_couplers_to_microblaze_1_axi_periph_ARPROT(2 downto 0);
  M04_AXI_arvalid <= m04_couplers_to_microblaze_1_axi_periph_ARVALID;
  M04_AXI_awaddr(31 downto 0) <= m04_couplers_to_microblaze_1_axi_periph_AWADDR(31 downto 0);
  M04_AXI_awprot(2 downto 0) <= m04_couplers_to_microblaze_1_axi_periph_AWPROT(2 downto 0);
  M04_AXI_awvalid <= m04_couplers_to_microblaze_1_axi_periph_AWVALID;
  M04_AXI_bready <= m04_couplers_to_microblaze_1_axi_periph_BREADY;
  M04_AXI_rready <= m04_couplers_to_microblaze_1_axi_periph_RREADY;
  M04_AXI_wdata(31 downto 0) <= m04_couplers_to_microblaze_1_axi_periph_WDATA(31 downto 0);
  M04_AXI_wstrb(3 downto 0) <= m04_couplers_to_microblaze_1_axi_periph_WSTRB(3 downto 0);
  M04_AXI_wvalid <= m04_couplers_to_microblaze_1_axi_periph_WVALID;
  M05_ACLK_1 <= M05_ACLK;
  M05_ARESETN_1(0) <= M05_ARESETN(0);
  M05_AXI_araddr(31 downto 0) <= m05_couplers_to_microblaze_1_axi_periph_ARADDR(31 downto 0);
  M05_AXI_arvalid <= m05_couplers_to_microblaze_1_axi_periph_ARVALID;
  M05_AXI_awaddr(31 downto 0) <= m05_couplers_to_microblaze_1_axi_periph_AWADDR(31 downto 0);
  M05_AXI_awvalid <= m05_couplers_to_microblaze_1_axi_periph_AWVALID;
  M05_AXI_bready <= m05_couplers_to_microblaze_1_axi_periph_BREADY;
  M05_AXI_rready <= m05_couplers_to_microblaze_1_axi_periph_RREADY;
  M05_AXI_wdata(31 downto 0) <= m05_couplers_to_microblaze_1_axi_periph_WDATA(31 downto 0);
  M05_AXI_wstrb(3 downto 0) <= m05_couplers_to_microblaze_1_axi_periph_WSTRB(3 downto 0);
  M05_AXI_wvalid <= m05_couplers_to_microblaze_1_axi_periph_WVALID;
  S00_ACLK_1 <= S00_ACLK;
  S00_ARESETN_1(0) <= S00_ARESETN(0);
  S00_AXI_arready(0) <= microblaze_1_axi_periph_to_s00_couplers_ARREADY(0);
  S00_AXI_awready(0) <= microblaze_1_axi_periph_to_s00_couplers_AWREADY(0);
  S00_AXI_bresp(1 downto 0) <= microblaze_1_axi_periph_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid(0) <= microblaze_1_axi_periph_to_s00_couplers_BVALID(0);
  S00_AXI_rdata(31 downto 0) <= microblaze_1_axi_periph_to_s00_couplers_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= microblaze_1_axi_periph_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid(0) <= microblaze_1_axi_periph_to_s00_couplers_RVALID(0);
  S00_AXI_wready(0) <= microblaze_1_axi_periph_to_s00_couplers_WREADY(0);
  m00_couplers_to_microblaze_1_axi_periph_ARREADY(0) <= M00_AXI_arready(0);
  m00_couplers_to_microblaze_1_axi_periph_AWREADY(0) <= M00_AXI_awready(0);
  m00_couplers_to_microblaze_1_axi_periph_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_microblaze_1_axi_periph_BVALID(0) <= M00_AXI_bvalid(0);
  m00_couplers_to_microblaze_1_axi_periph_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_microblaze_1_axi_periph_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_microblaze_1_axi_periph_RVALID(0) <= M00_AXI_rvalid(0);
  m00_couplers_to_microblaze_1_axi_periph_WREADY(0) <= M00_AXI_wready(0);
  m01_couplers_to_microblaze_1_axi_periph_ARREADY(0) <= M01_AXI_arready(0);
  m01_couplers_to_microblaze_1_axi_periph_AWREADY(0) <= M01_AXI_awready(0);
  m01_couplers_to_microblaze_1_axi_periph_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_microblaze_1_axi_periph_BVALID(0) <= M01_AXI_bvalid(0);
  m01_couplers_to_microblaze_1_axi_periph_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_microblaze_1_axi_periph_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_microblaze_1_axi_periph_RVALID(0) <= M01_AXI_rvalid(0);
  m01_couplers_to_microblaze_1_axi_periph_WREADY(0) <= M01_AXI_wready(0);
  m02_couplers_to_microblaze_1_axi_periph_ARREADY(0) <= M02_AXI_arready(0);
  m02_couplers_to_microblaze_1_axi_periph_AWREADY(0) <= M02_AXI_awready(0);
  m02_couplers_to_microblaze_1_axi_periph_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_microblaze_1_axi_periph_BVALID(0) <= M02_AXI_bvalid(0);
  m02_couplers_to_microblaze_1_axi_periph_RDATA(31 downto 0) <= M02_AXI_rdata(31 downto 0);
  m02_couplers_to_microblaze_1_axi_periph_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_microblaze_1_axi_periph_RVALID(0) <= M02_AXI_rvalid(0);
  m02_couplers_to_microblaze_1_axi_periph_WREADY(0) <= M02_AXI_wready(0);
  m03_couplers_to_microblaze_1_axi_periph_ARREADY(0) <= M03_AXI_arready(0);
  m03_couplers_to_microblaze_1_axi_periph_AWREADY(0) <= M03_AXI_awready(0);
  m03_couplers_to_microblaze_1_axi_periph_BRESP(1 downto 0) <= M03_AXI_bresp(1 downto 0);
  m03_couplers_to_microblaze_1_axi_periph_BVALID(0) <= M03_AXI_bvalid(0);
  m03_couplers_to_microblaze_1_axi_periph_RDATA(31 downto 0) <= M03_AXI_rdata(31 downto 0);
  m03_couplers_to_microblaze_1_axi_periph_RRESP(1 downto 0) <= M03_AXI_rresp(1 downto 0);
  m03_couplers_to_microblaze_1_axi_periph_RVALID(0) <= M03_AXI_rvalid(0);
  m03_couplers_to_microblaze_1_axi_periph_WREADY(0) <= M03_AXI_wready(0);
  m04_couplers_to_microblaze_1_axi_periph_ARREADY <= M04_AXI_arready;
  m04_couplers_to_microblaze_1_axi_periph_AWREADY <= M04_AXI_awready;
  m04_couplers_to_microblaze_1_axi_periph_BRESP(1 downto 0) <= M04_AXI_bresp(1 downto 0);
  m04_couplers_to_microblaze_1_axi_periph_BVALID <= M04_AXI_bvalid;
  m04_couplers_to_microblaze_1_axi_periph_RDATA(31 downto 0) <= M04_AXI_rdata(31 downto 0);
  m04_couplers_to_microblaze_1_axi_periph_RRESP(1 downto 0) <= M04_AXI_rresp(1 downto 0);
  m04_couplers_to_microblaze_1_axi_periph_RVALID <= M04_AXI_rvalid;
  m04_couplers_to_microblaze_1_axi_periph_WREADY <= M04_AXI_wready;
  m05_couplers_to_microblaze_1_axi_periph_ARREADY <= M05_AXI_arready;
  m05_couplers_to_microblaze_1_axi_periph_AWREADY <= M05_AXI_awready;
  m05_couplers_to_microblaze_1_axi_periph_BRESP(1 downto 0) <= M05_AXI_bresp(1 downto 0);
  m05_couplers_to_microblaze_1_axi_periph_BVALID <= M05_AXI_bvalid;
  m05_couplers_to_microblaze_1_axi_periph_RDATA(31 downto 0) <= M05_AXI_rdata(31 downto 0);
  m05_couplers_to_microblaze_1_axi_periph_RRESP(1 downto 0) <= M05_AXI_rresp(1 downto 0);
  m05_couplers_to_microblaze_1_axi_periph_RVALID <= M05_AXI_rvalid;
  m05_couplers_to_microblaze_1_axi_periph_WREADY <= M05_AXI_wready;
  microblaze_1_axi_periph_ACLK_net <= ACLK;
  microblaze_1_axi_periph_ARESETN_net(0) <= ARESETN(0);
  microblaze_1_axi_periph_to_s00_couplers_ARADDR(31 downto 0) <= S00_AXI_araddr(31 downto 0);
  microblaze_1_axi_periph_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  microblaze_1_axi_periph_to_s00_couplers_ARVALID(0) <= S00_AXI_arvalid(0);
  microblaze_1_axi_periph_to_s00_couplers_AWADDR(31 downto 0) <= S00_AXI_awaddr(31 downto 0);
  microblaze_1_axi_periph_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  microblaze_1_axi_periph_to_s00_couplers_AWVALID(0) <= S00_AXI_awvalid(0);
  microblaze_1_axi_periph_to_s00_couplers_BREADY(0) <= S00_AXI_bready(0);
  microblaze_1_axi_periph_to_s00_couplers_RREADY(0) <= S00_AXI_rready(0);
  microblaze_1_axi_periph_to_s00_couplers_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  microblaze_1_axi_periph_to_s00_couplers_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  microblaze_1_axi_periph_to_s00_couplers_WVALID(0) <= S00_AXI_wvalid(0);
m00_couplers: entity work.m00_couplers_imp_BHSVJJ
     port map (
      M_ACLK => M00_ACLK_1,
      M_ARESETN(0) => M00_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m00_couplers_to_microblaze_1_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m00_couplers_to_microblaze_1_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m00_couplers_to_microblaze_1_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m00_couplers_to_microblaze_1_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m00_couplers_to_microblaze_1_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m00_couplers_to_microblaze_1_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m00_couplers_to_microblaze_1_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m00_couplers_to_microblaze_1_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m00_couplers_to_microblaze_1_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m00_couplers_to_microblaze_1_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m00_couplers_to_microblaze_1_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m00_couplers_to_microblaze_1_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m00_couplers_to_microblaze_1_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m00_couplers_to_microblaze_1_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m00_couplers_to_microblaze_1_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_microblaze_1_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m00_couplers_to_microblaze_1_axi_periph_WVALID(0),
      S_ACLK => microblaze_1_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_1_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      S_AXI_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      S_AXI_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      S_AXI_bready(0) => xbar_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => xbar_to_m00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => xbar_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_1J09HLA
     port map (
      M_ACLK => M01_ACLK_1,
      M_ARESETN(0) => M01_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m01_couplers_to_microblaze_1_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m01_couplers_to_microblaze_1_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m01_couplers_to_microblaze_1_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m01_couplers_to_microblaze_1_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m01_couplers_to_microblaze_1_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m01_couplers_to_microblaze_1_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m01_couplers_to_microblaze_1_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m01_couplers_to_microblaze_1_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m01_couplers_to_microblaze_1_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m01_couplers_to_microblaze_1_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m01_couplers_to_microblaze_1_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m01_couplers_to_microblaze_1_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m01_couplers_to_microblaze_1_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m01_couplers_to_microblaze_1_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m01_couplers_to_microblaze_1_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_microblaze_1_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m01_couplers_to_microblaze_1_axi_periph_WVALID(0),
      S_ACLK => microblaze_1_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_1_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      S_AXI_arready(0) => xbar_to_m01_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      S_AXI_awready(0) => xbar_to_m01_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m01_couplers_AWVALID(1),
      S_AXI_bready(0) => xbar_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m01_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m01_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m01_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m01_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => xbar_to_m01_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => xbar_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_CEQ698
     port map (
      M_ACLK => M02_ACLK_1,
      M_ARESETN(0) => M02_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m02_couplers_to_microblaze_1_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m02_couplers_to_microblaze_1_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m02_couplers_to_microblaze_1_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m02_couplers_to_microblaze_1_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m02_couplers_to_microblaze_1_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m02_couplers_to_microblaze_1_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m02_couplers_to_microblaze_1_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m02_couplers_to_microblaze_1_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m02_couplers_to_microblaze_1_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m02_couplers_to_microblaze_1_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m02_couplers_to_microblaze_1_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m02_couplers_to_microblaze_1_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m02_couplers_to_microblaze_1_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m02_couplers_to_microblaze_1_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m02_couplers_to_microblaze_1_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m02_couplers_to_microblaze_1_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m02_couplers_to_microblaze_1_axi_periph_WVALID(0),
      S_ACLK => microblaze_1_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_1_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m02_couplers_ARADDR(95 downto 64),
      S_AXI_arready(0) => xbar_to_m02_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => xbar_to_m02_couplers_AWADDR(95 downto 64),
      S_AXI_awready(0) => xbar_to_m02_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m02_couplers_AWVALID(2),
      S_AXI_bready(0) => xbar_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m02_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m02_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m02_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m02_couplers_WDATA(95 downto 64),
      S_AXI_wready(0) => xbar_to_m02_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid(0) => xbar_to_m02_couplers_WVALID(2)
    );
m03_couplers: entity work.m03_couplers_imp_1ICZQVH
     port map (
      M_ACLK => M03_ACLK_1,
      M_ARESETN(0) => M03_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m03_couplers_to_microblaze_1_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m03_couplers_to_microblaze_1_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m03_couplers_to_microblaze_1_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m03_couplers_to_microblaze_1_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m03_couplers_to_microblaze_1_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m03_couplers_to_microblaze_1_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m03_couplers_to_microblaze_1_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m03_couplers_to_microblaze_1_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m03_couplers_to_microblaze_1_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m03_couplers_to_microblaze_1_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m03_couplers_to_microblaze_1_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m03_couplers_to_microblaze_1_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m03_couplers_to_microblaze_1_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m03_couplers_to_microblaze_1_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m03_couplers_to_microblaze_1_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m03_couplers_to_microblaze_1_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m03_couplers_to_microblaze_1_axi_periph_WVALID(0),
      S_ACLK => microblaze_1_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_1_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m03_couplers_ARADDR(127 downto 96),
      S_AXI_arready(0) => xbar_to_m03_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m03_couplers_ARVALID(3),
      S_AXI_awaddr(31 downto 0) => xbar_to_m03_couplers_AWADDR(127 downto 96),
      S_AXI_awready(0) => xbar_to_m03_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m03_couplers_AWVALID(3),
      S_AXI_bready(0) => xbar_to_m03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => xbar_to_m03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m03_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m03_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => xbar_to_m03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m03_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m03_couplers_WDATA(127 downto 96),
      S_AXI_wready(0) => xbar_to_m03_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid(0) => xbar_to_m03_couplers_WVALID(3)
    );
m04_couplers: entity work.m04_couplers_imp_9NBRU1
     port map (
      M_ACLK => M04_ACLK_1,
      M_ARESETN(0) => M04_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m04_couplers_to_microblaze_1_axi_periph_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m04_couplers_to_microblaze_1_axi_periph_ARPROT(2 downto 0),
      M_AXI_arready => m04_couplers_to_microblaze_1_axi_periph_ARREADY,
      M_AXI_arvalid => m04_couplers_to_microblaze_1_axi_periph_ARVALID,
      M_AXI_awaddr(31 downto 0) => m04_couplers_to_microblaze_1_axi_periph_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m04_couplers_to_microblaze_1_axi_periph_AWPROT(2 downto 0),
      M_AXI_awready => m04_couplers_to_microblaze_1_axi_periph_AWREADY,
      M_AXI_awvalid => m04_couplers_to_microblaze_1_axi_periph_AWVALID,
      M_AXI_bready => m04_couplers_to_microblaze_1_axi_periph_BREADY,
      M_AXI_bresp(1 downto 0) => m04_couplers_to_microblaze_1_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid => m04_couplers_to_microblaze_1_axi_periph_BVALID,
      M_AXI_rdata(31 downto 0) => m04_couplers_to_microblaze_1_axi_periph_RDATA(31 downto 0),
      M_AXI_rready => m04_couplers_to_microblaze_1_axi_periph_RREADY,
      M_AXI_rresp(1 downto 0) => m04_couplers_to_microblaze_1_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid => m04_couplers_to_microblaze_1_axi_periph_RVALID,
      M_AXI_wdata(31 downto 0) => m04_couplers_to_microblaze_1_axi_periph_WDATA(31 downto 0),
      M_AXI_wready => m04_couplers_to_microblaze_1_axi_periph_WREADY,
      M_AXI_wstrb(3 downto 0) => m04_couplers_to_microblaze_1_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid => m04_couplers_to_microblaze_1_axi_periph_WVALID,
      S_ACLK => microblaze_1_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_1_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m04_couplers_ARADDR(159 downto 128),
      S_AXI_arprot(2 downto 0) => xbar_to_m04_couplers_ARPROT(14 downto 12),
      S_AXI_arready => xbar_to_m04_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m04_couplers_ARVALID(4),
      S_AXI_awaddr(31 downto 0) => xbar_to_m04_couplers_AWADDR(159 downto 128),
      S_AXI_awprot(2 downto 0) => xbar_to_m04_couplers_AWPROT(14 downto 12),
      S_AXI_awready => xbar_to_m04_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m04_couplers_AWVALID(4),
      S_AXI_bready => xbar_to_m04_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => xbar_to_m04_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m04_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m04_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m04_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => xbar_to_m04_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m04_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m04_couplers_WDATA(159 downto 128),
      S_AXI_wready => xbar_to_m04_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m04_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid => xbar_to_m04_couplers_WVALID(4)
    );
m05_couplers: entity work.m05_couplers_imp_1L1L3K8
     port map (
      M_ACLK => M05_ACLK_1,
      M_ARESETN(0) => M05_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m05_couplers_to_microblaze_1_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready => m05_couplers_to_microblaze_1_axi_periph_ARREADY,
      M_AXI_arvalid => m05_couplers_to_microblaze_1_axi_periph_ARVALID,
      M_AXI_awaddr(31 downto 0) => m05_couplers_to_microblaze_1_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready => m05_couplers_to_microblaze_1_axi_periph_AWREADY,
      M_AXI_awvalid => m05_couplers_to_microblaze_1_axi_periph_AWVALID,
      M_AXI_bready => m05_couplers_to_microblaze_1_axi_periph_BREADY,
      M_AXI_bresp(1 downto 0) => m05_couplers_to_microblaze_1_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid => m05_couplers_to_microblaze_1_axi_periph_BVALID,
      M_AXI_rdata(31 downto 0) => m05_couplers_to_microblaze_1_axi_periph_RDATA(31 downto 0),
      M_AXI_rready => m05_couplers_to_microblaze_1_axi_periph_RREADY,
      M_AXI_rresp(1 downto 0) => m05_couplers_to_microblaze_1_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid => m05_couplers_to_microblaze_1_axi_periph_RVALID,
      M_AXI_wdata(31 downto 0) => m05_couplers_to_microblaze_1_axi_periph_WDATA(31 downto 0),
      M_AXI_wready => m05_couplers_to_microblaze_1_axi_periph_WREADY,
      M_AXI_wstrb(3 downto 0) => m05_couplers_to_microblaze_1_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid => m05_couplers_to_microblaze_1_axi_periph_WVALID,
      S_ACLK => microblaze_1_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_1_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m05_couplers_ARADDR(191 downto 160),
      S_AXI_arready => xbar_to_m05_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m05_couplers_ARVALID(5),
      S_AXI_awaddr(31 downto 0) => xbar_to_m05_couplers_AWADDR(191 downto 160),
      S_AXI_awready => xbar_to_m05_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m05_couplers_AWVALID(5),
      S_AXI_bready => xbar_to_m05_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => xbar_to_m05_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m05_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m05_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m05_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => xbar_to_m05_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m05_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m05_couplers_WDATA(191 downto 160),
      S_AXI_wready => xbar_to_m05_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m05_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid => xbar_to_m05_couplers_WVALID(5)
    );
s00_couplers: entity work.s00_couplers_imp_1LSX2P9
     port map (
      M_ACLK => microblaze_1_axi_periph_ACLK_net,
      M_ARESETN(0) => microblaze_1_axi_periph_ARESETN_net(0),
      M_AXI_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      M_AXI_bready(0) => s00_couplers_to_xbar_BREADY(0),
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      M_AXI_rready(0) => s00_couplers_to_xbar_RREADY(0),
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wready(0) => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => s00_couplers_to_xbar_WVALID(0),
      S_ACLK => S00_ACLK_1,
      S_ARESETN(0) => S00_ARESETN_1(0),
      S_AXI_araddr(31 downto 0) => microblaze_1_axi_periph_to_s00_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => microblaze_1_axi_periph_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => microblaze_1_axi_periph_to_s00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => microblaze_1_axi_periph_to_s00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => microblaze_1_axi_periph_to_s00_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => microblaze_1_axi_periph_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => microblaze_1_axi_periph_to_s00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => microblaze_1_axi_periph_to_s00_couplers_AWVALID(0),
      S_AXI_bready(0) => microblaze_1_axi_periph_to_s00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => microblaze_1_axi_periph_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => microblaze_1_axi_periph_to_s00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => microblaze_1_axi_periph_to_s00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => microblaze_1_axi_periph_to_s00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => microblaze_1_axi_periph_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => microblaze_1_axi_periph_to_s00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => microblaze_1_axi_periph_to_s00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => microblaze_1_axi_periph_to_s00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => microblaze_1_axi_periph_to_s00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => microblaze_1_axi_periph_to_s00_couplers_WVALID(0)
    );
xbar: component design_1_xbar_1
     port map (
      aclk => microblaze_1_axi_periph_ACLK_net,
      aresetn => microblaze_1_axi_periph_ARESETN_net(0),
      m_axi_araddr(191 downto 160) => xbar_to_m05_couplers_ARADDR(191 downto 160),
      m_axi_araddr(159 downto 128) => xbar_to_m04_couplers_ARADDR(159 downto 128),
      m_axi_araddr(127 downto 96) => xbar_to_m03_couplers_ARADDR(127 downto 96),
      m_axi_araddr(95 downto 64) => xbar_to_m02_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      m_axi_arprot(17 downto 15) => NLW_xbar_m_axi_arprot_UNCONNECTED(17 downto 15),
      m_axi_arprot(14 downto 12) => xbar_to_m04_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 0) => NLW_xbar_m_axi_arprot_UNCONNECTED(11 downto 0),
      m_axi_arready(5) => xbar_to_m05_couplers_ARREADY,
      m_axi_arready(4) => xbar_to_m04_couplers_ARREADY,
      m_axi_arready(3) => xbar_to_m03_couplers_ARREADY(0),
      m_axi_arready(2) => xbar_to_m02_couplers_ARREADY(0),
      m_axi_arready(1) => xbar_to_m01_couplers_ARREADY(0),
      m_axi_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      m_axi_arvalid(5) => xbar_to_m05_couplers_ARVALID(5),
      m_axi_arvalid(4) => xbar_to_m04_couplers_ARVALID(4),
      m_axi_arvalid(3) => xbar_to_m03_couplers_ARVALID(3),
      m_axi_arvalid(2) => xbar_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(191 downto 160) => xbar_to_m05_couplers_AWADDR(191 downto 160),
      m_axi_awaddr(159 downto 128) => xbar_to_m04_couplers_AWADDR(159 downto 128),
      m_axi_awaddr(127 downto 96) => xbar_to_m03_couplers_AWADDR(127 downto 96),
      m_axi_awaddr(95 downto 64) => xbar_to_m02_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      m_axi_awprot(17 downto 15) => NLW_xbar_m_axi_awprot_UNCONNECTED(17 downto 15),
      m_axi_awprot(14 downto 12) => xbar_to_m04_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 0) => NLW_xbar_m_axi_awprot_UNCONNECTED(11 downto 0),
      m_axi_awready(5) => xbar_to_m05_couplers_AWREADY,
      m_axi_awready(4) => xbar_to_m04_couplers_AWREADY,
      m_axi_awready(3) => xbar_to_m03_couplers_AWREADY(0),
      m_axi_awready(2) => xbar_to_m02_couplers_AWREADY(0),
      m_axi_awready(1) => xbar_to_m01_couplers_AWREADY(0),
      m_axi_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      m_axi_awvalid(5) => xbar_to_m05_couplers_AWVALID(5),
      m_axi_awvalid(4) => xbar_to_m04_couplers_AWVALID(4),
      m_axi_awvalid(3) => xbar_to_m03_couplers_AWVALID(3),
      m_axi_awvalid(2) => xbar_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      m_axi_bready(5) => xbar_to_m05_couplers_BREADY(5),
      m_axi_bready(4) => xbar_to_m04_couplers_BREADY(4),
      m_axi_bready(3) => xbar_to_m03_couplers_BREADY(3),
      m_axi_bready(2) => xbar_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_m00_couplers_BREADY(0),
      m_axi_bresp(11 downto 10) => xbar_to_m05_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => xbar_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => xbar_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => xbar_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(5) => xbar_to_m05_couplers_BVALID,
      m_axi_bvalid(4) => xbar_to_m04_couplers_BVALID,
      m_axi_bvalid(3) => xbar_to_m03_couplers_BVALID(0),
      m_axi_bvalid(2) => xbar_to_m02_couplers_BVALID(0),
      m_axi_bvalid(1) => xbar_to_m01_couplers_BVALID(0),
      m_axi_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      m_axi_rdata(191 downto 160) => xbar_to_m05_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => xbar_to_m04_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => xbar_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => xbar_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => xbar_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rready(5) => xbar_to_m05_couplers_RREADY(5),
      m_axi_rready(4) => xbar_to_m04_couplers_RREADY(4),
      m_axi_rready(3) => xbar_to_m03_couplers_RREADY(3),
      m_axi_rready(2) => xbar_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_m00_couplers_RREADY(0),
      m_axi_rresp(11 downto 10) => xbar_to_m05_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => xbar_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => xbar_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => xbar_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(5) => xbar_to_m05_couplers_RVALID,
      m_axi_rvalid(4) => xbar_to_m04_couplers_RVALID,
      m_axi_rvalid(3) => xbar_to_m03_couplers_RVALID(0),
      m_axi_rvalid(2) => xbar_to_m02_couplers_RVALID(0),
      m_axi_rvalid(1) => xbar_to_m01_couplers_RVALID(0),
      m_axi_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      m_axi_wdata(191 downto 160) => xbar_to_m05_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => xbar_to_m04_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => xbar_to_m03_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => xbar_to_m02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => xbar_to_m01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wready(5) => xbar_to_m05_couplers_WREADY,
      m_axi_wready(4) => xbar_to_m04_couplers_WREADY,
      m_axi_wready(3) => xbar_to_m03_couplers_WREADY(0),
      m_axi_wready(2) => xbar_to_m02_couplers_WREADY(0),
      m_axi_wready(1) => xbar_to_m01_couplers_WREADY(0),
      m_axi_wready(0) => xbar_to_m00_couplers_WREADY(0),
      m_axi_wstrb(23 downto 20) => xbar_to_m05_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => xbar_to_m04_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(5) => xbar_to_m05_couplers_WVALID(5),
      m_axi_wvalid(4) => xbar_to_m04_couplers_WVALID(4),
      m_axi_wvalid(3) => xbar_to_m03_couplers_WVALID(3),
      m_axi_wvalid(2) => xbar_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_m00_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      s_axi_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY(0),
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY(0),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_microblaze_2_axi_periph_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_ACLK : in STD_LOGIC;
    M03_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_ACLK : in STD_LOGIC;
    M04_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_arready : in STD_LOGIC;
    M04_AXI_arvalid : out STD_LOGIC;
    M04_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_awready : in STD_LOGIC;
    M04_AXI_awvalid : out STD_LOGIC;
    M04_AXI_bready : out STD_LOGIC;
    M04_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_bvalid : in STD_LOGIC;
    M04_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_rready : out STD_LOGIC;
    M04_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_rvalid : in STD_LOGIC;
    M04_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_wready : in STD_LOGIC;
    M04_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M04_AXI_wvalid : out STD_LOGIC;
    M05_ACLK : in STD_LOGIC;
    M05_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_arready : in STD_LOGIC;
    M05_AXI_arvalid : out STD_LOGIC;
    M05_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_awready : in STD_LOGIC;
    M05_AXI_awvalid : out STD_LOGIC;
    M05_AXI_bready : out STD_LOGIC;
    M05_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_bvalid : in STD_LOGIC;
    M05_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_rready : out STD_LOGIC;
    M05_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_rvalid : in STD_LOGIC;
    M05_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_wready : in STD_LOGIC;
    M05_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_wvalid : out STD_LOGIC;
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_microblaze_2_axi_periph_0;

architecture STRUCTURE of design_1_microblaze_2_axi_periph_0 is
  component design_1_xbar_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 191 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 191 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 191 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 191 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  end component design_1_xbar_2;
  signal M00_ACLK_1 : STD_LOGIC;
  signal M00_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M01_ACLK_1 : STD_LOGIC;
  signal M01_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M02_ACLK_1 : STD_LOGIC;
  signal M02_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M03_ACLK_1 : STD_LOGIC;
  signal M03_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M04_ACLK_1 : STD_LOGIC;
  signal M04_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M05_ACLK_1 : STD_LOGIC;
  signal M05_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_ACLK_1 : STD_LOGIC;
  signal S00_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_2_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_2_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_2_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_2_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_2_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_2_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_2_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_2_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_microblaze_2_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_2_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_2_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_2_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_microblaze_2_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_2_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_2_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_2_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_microblaze_2_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_2_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_2_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_2_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_2_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_2_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_2_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_2_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_2_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_microblaze_2_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_2_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_2_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_2_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_microblaze_2_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_2_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_2_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_2_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_microblaze_2_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_2_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_2_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_2_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_2_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_2_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_2_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_2_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_2_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_microblaze_2_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_2_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_2_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_2_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_microblaze_2_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_2_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_2_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_2_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_microblaze_2_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_2_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_2_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_2_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_2_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_2_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_2_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_2_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_2_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_microblaze_2_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_2_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_2_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_2_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_microblaze_2_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_2_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_2_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_2_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_microblaze_2_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_microblaze_2_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_microblaze_2_axi_periph_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_microblaze_2_axi_periph_ARREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_2_axi_periph_ARVALID : STD_LOGIC;
  signal m04_couplers_to_microblaze_2_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_microblaze_2_axi_periph_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_microblaze_2_axi_periph_AWREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_2_axi_periph_AWVALID : STD_LOGIC;
  signal m04_couplers_to_microblaze_2_axi_periph_BREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_2_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_microblaze_2_axi_periph_BVALID : STD_LOGIC;
  signal m04_couplers_to_microblaze_2_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_microblaze_2_axi_periph_RREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_2_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_microblaze_2_axi_periph_RVALID : STD_LOGIC;
  signal m04_couplers_to_microblaze_2_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_microblaze_2_axi_periph_WREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_2_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_microblaze_2_axi_periph_WVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_2_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_microblaze_2_axi_periph_ARREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_2_axi_periph_ARVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_2_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_microblaze_2_axi_periph_AWREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_2_axi_periph_AWVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_2_axi_periph_BREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_2_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_microblaze_2_axi_periph_BVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_2_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_microblaze_2_axi_periph_RREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_2_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_microblaze_2_axi_periph_RVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_2_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_microblaze_2_axi_periph_WREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_2_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_microblaze_2_axi_periph_WVALID : STD_LOGIC;
  signal microblaze_2_axi_periph_ACLK_net : STD_LOGIC;
  signal microblaze_2_axi_periph_ARESETN_net : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_periph_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_periph_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_2_axi_periph_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_periph_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_periph_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_periph_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_2_axi_periph_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_periph_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_periph_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_periph_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_axi_periph_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_periph_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_periph_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_periph_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_axi_periph_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_periph_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_periph_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_periph_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_2_axi_periph_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal xbar_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal xbar_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m04_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m04_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m04_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal xbar_to_m04_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal xbar_to_m05_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal xbar_to_m05_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m05_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m05_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m05_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal xbar_to_m05_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal NLW_xbar_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_xbar_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
begin
  M00_ACLK_1 <= M00_ACLK;
  M00_ARESETN_1(0) <= M00_ARESETN(0);
  M00_AXI_araddr(31 downto 0) <= m00_couplers_to_microblaze_2_axi_periph_ARADDR(31 downto 0);
  M00_AXI_arvalid(0) <= m00_couplers_to_microblaze_2_axi_periph_ARVALID(0);
  M00_AXI_awaddr(31 downto 0) <= m00_couplers_to_microblaze_2_axi_periph_AWADDR(31 downto 0);
  M00_AXI_awvalid(0) <= m00_couplers_to_microblaze_2_axi_periph_AWVALID(0);
  M00_AXI_bready(0) <= m00_couplers_to_microblaze_2_axi_periph_BREADY(0);
  M00_AXI_rready(0) <= m00_couplers_to_microblaze_2_axi_periph_RREADY(0);
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_microblaze_2_axi_periph_WDATA(31 downto 0);
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_microblaze_2_axi_periph_WSTRB(3 downto 0);
  M00_AXI_wvalid(0) <= m00_couplers_to_microblaze_2_axi_periph_WVALID(0);
  M01_ACLK_1 <= M01_ACLK;
  M01_ARESETN_1(0) <= M01_ARESETN(0);
  M01_AXI_araddr(31 downto 0) <= m01_couplers_to_microblaze_2_axi_periph_ARADDR(31 downto 0);
  M01_AXI_arvalid(0) <= m01_couplers_to_microblaze_2_axi_periph_ARVALID(0);
  M01_AXI_awaddr(31 downto 0) <= m01_couplers_to_microblaze_2_axi_periph_AWADDR(31 downto 0);
  M01_AXI_awvalid(0) <= m01_couplers_to_microblaze_2_axi_periph_AWVALID(0);
  M01_AXI_bready(0) <= m01_couplers_to_microblaze_2_axi_periph_BREADY(0);
  M01_AXI_rready(0) <= m01_couplers_to_microblaze_2_axi_periph_RREADY(0);
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_microblaze_2_axi_periph_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_microblaze_2_axi_periph_WSTRB(3 downto 0);
  M01_AXI_wvalid(0) <= m01_couplers_to_microblaze_2_axi_periph_WVALID(0);
  M02_ACLK_1 <= M02_ACLK;
  M02_ARESETN_1(0) <= M02_ARESETN(0);
  M02_AXI_araddr(31 downto 0) <= m02_couplers_to_microblaze_2_axi_periph_ARADDR(31 downto 0);
  M02_AXI_arvalid(0) <= m02_couplers_to_microblaze_2_axi_periph_ARVALID(0);
  M02_AXI_awaddr(31 downto 0) <= m02_couplers_to_microblaze_2_axi_periph_AWADDR(31 downto 0);
  M02_AXI_awvalid(0) <= m02_couplers_to_microblaze_2_axi_periph_AWVALID(0);
  M02_AXI_bready(0) <= m02_couplers_to_microblaze_2_axi_periph_BREADY(0);
  M02_AXI_rready(0) <= m02_couplers_to_microblaze_2_axi_periph_RREADY(0);
  M02_AXI_wdata(31 downto 0) <= m02_couplers_to_microblaze_2_axi_periph_WDATA(31 downto 0);
  M02_AXI_wstrb(3 downto 0) <= m02_couplers_to_microblaze_2_axi_periph_WSTRB(3 downto 0);
  M02_AXI_wvalid(0) <= m02_couplers_to_microblaze_2_axi_periph_WVALID(0);
  M03_ACLK_1 <= M03_ACLK;
  M03_ARESETN_1(0) <= M03_ARESETN(0);
  M03_AXI_araddr(31 downto 0) <= m03_couplers_to_microblaze_2_axi_periph_ARADDR(31 downto 0);
  M03_AXI_arvalid(0) <= m03_couplers_to_microblaze_2_axi_periph_ARVALID(0);
  M03_AXI_awaddr(31 downto 0) <= m03_couplers_to_microblaze_2_axi_periph_AWADDR(31 downto 0);
  M03_AXI_awvalid(0) <= m03_couplers_to_microblaze_2_axi_periph_AWVALID(0);
  M03_AXI_bready(0) <= m03_couplers_to_microblaze_2_axi_periph_BREADY(0);
  M03_AXI_rready(0) <= m03_couplers_to_microblaze_2_axi_periph_RREADY(0);
  M03_AXI_wdata(31 downto 0) <= m03_couplers_to_microblaze_2_axi_periph_WDATA(31 downto 0);
  M03_AXI_wstrb(3 downto 0) <= m03_couplers_to_microblaze_2_axi_periph_WSTRB(3 downto 0);
  M03_AXI_wvalid(0) <= m03_couplers_to_microblaze_2_axi_periph_WVALID(0);
  M04_ACLK_1 <= M04_ACLK;
  M04_ARESETN_1(0) <= M04_ARESETN(0);
  M04_AXI_araddr(31 downto 0) <= m04_couplers_to_microblaze_2_axi_periph_ARADDR(31 downto 0);
  M04_AXI_arprot(2 downto 0) <= m04_couplers_to_microblaze_2_axi_periph_ARPROT(2 downto 0);
  M04_AXI_arvalid <= m04_couplers_to_microblaze_2_axi_periph_ARVALID;
  M04_AXI_awaddr(31 downto 0) <= m04_couplers_to_microblaze_2_axi_periph_AWADDR(31 downto 0);
  M04_AXI_awprot(2 downto 0) <= m04_couplers_to_microblaze_2_axi_periph_AWPROT(2 downto 0);
  M04_AXI_awvalid <= m04_couplers_to_microblaze_2_axi_periph_AWVALID;
  M04_AXI_bready <= m04_couplers_to_microblaze_2_axi_periph_BREADY;
  M04_AXI_rready <= m04_couplers_to_microblaze_2_axi_periph_RREADY;
  M04_AXI_wdata(31 downto 0) <= m04_couplers_to_microblaze_2_axi_periph_WDATA(31 downto 0);
  M04_AXI_wstrb(3 downto 0) <= m04_couplers_to_microblaze_2_axi_periph_WSTRB(3 downto 0);
  M04_AXI_wvalid <= m04_couplers_to_microblaze_2_axi_periph_WVALID;
  M05_ACLK_1 <= M05_ACLK;
  M05_ARESETN_1(0) <= M05_ARESETN(0);
  M05_AXI_araddr(31 downto 0) <= m05_couplers_to_microblaze_2_axi_periph_ARADDR(31 downto 0);
  M05_AXI_arvalid <= m05_couplers_to_microblaze_2_axi_periph_ARVALID;
  M05_AXI_awaddr(31 downto 0) <= m05_couplers_to_microblaze_2_axi_periph_AWADDR(31 downto 0);
  M05_AXI_awvalid <= m05_couplers_to_microblaze_2_axi_periph_AWVALID;
  M05_AXI_bready <= m05_couplers_to_microblaze_2_axi_periph_BREADY;
  M05_AXI_rready <= m05_couplers_to_microblaze_2_axi_periph_RREADY;
  M05_AXI_wdata(31 downto 0) <= m05_couplers_to_microblaze_2_axi_periph_WDATA(31 downto 0);
  M05_AXI_wstrb(3 downto 0) <= m05_couplers_to_microblaze_2_axi_periph_WSTRB(3 downto 0);
  M05_AXI_wvalid <= m05_couplers_to_microblaze_2_axi_periph_WVALID;
  S00_ACLK_1 <= S00_ACLK;
  S00_ARESETN_1(0) <= S00_ARESETN(0);
  S00_AXI_arready(0) <= microblaze_2_axi_periph_to_s00_couplers_ARREADY(0);
  S00_AXI_awready(0) <= microblaze_2_axi_periph_to_s00_couplers_AWREADY(0);
  S00_AXI_bresp(1 downto 0) <= microblaze_2_axi_periph_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid(0) <= microblaze_2_axi_periph_to_s00_couplers_BVALID(0);
  S00_AXI_rdata(31 downto 0) <= microblaze_2_axi_periph_to_s00_couplers_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= microblaze_2_axi_periph_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid(0) <= microblaze_2_axi_periph_to_s00_couplers_RVALID(0);
  S00_AXI_wready(0) <= microblaze_2_axi_periph_to_s00_couplers_WREADY(0);
  m00_couplers_to_microblaze_2_axi_periph_ARREADY(0) <= M00_AXI_arready(0);
  m00_couplers_to_microblaze_2_axi_periph_AWREADY(0) <= M00_AXI_awready(0);
  m00_couplers_to_microblaze_2_axi_periph_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_microblaze_2_axi_periph_BVALID(0) <= M00_AXI_bvalid(0);
  m00_couplers_to_microblaze_2_axi_periph_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_microblaze_2_axi_periph_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_microblaze_2_axi_periph_RVALID(0) <= M00_AXI_rvalid(0);
  m00_couplers_to_microblaze_2_axi_periph_WREADY(0) <= M00_AXI_wready(0);
  m01_couplers_to_microblaze_2_axi_periph_ARREADY(0) <= M01_AXI_arready(0);
  m01_couplers_to_microblaze_2_axi_periph_AWREADY(0) <= M01_AXI_awready(0);
  m01_couplers_to_microblaze_2_axi_periph_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_microblaze_2_axi_periph_BVALID(0) <= M01_AXI_bvalid(0);
  m01_couplers_to_microblaze_2_axi_periph_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_microblaze_2_axi_periph_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_microblaze_2_axi_periph_RVALID(0) <= M01_AXI_rvalid(0);
  m01_couplers_to_microblaze_2_axi_periph_WREADY(0) <= M01_AXI_wready(0);
  m02_couplers_to_microblaze_2_axi_periph_ARREADY(0) <= M02_AXI_arready(0);
  m02_couplers_to_microblaze_2_axi_periph_AWREADY(0) <= M02_AXI_awready(0);
  m02_couplers_to_microblaze_2_axi_periph_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_microblaze_2_axi_periph_BVALID(0) <= M02_AXI_bvalid(0);
  m02_couplers_to_microblaze_2_axi_periph_RDATA(31 downto 0) <= M02_AXI_rdata(31 downto 0);
  m02_couplers_to_microblaze_2_axi_periph_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_microblaze_2_axi_periph_RVALID(0) <= M02_AXI_rvalid(0);
  m02_couplers_to_microblaze_2_axi_periph_WREADY(0) <= M02_AXI_wready(0);
  m03_couplers_to_microblaze_2_axi_periph_ARREADY(0) <= M03_AXI_arready(0);
  m03_couplers_to_microblaze_2_axi_periph_AWREADY(0) <= M03_AXI_awready(0);
  m03_couplers_to_microblaze_2_axi_periph_BRESP(1 downto 0) <= M03_AXI_bresp(1 downto 0);
  m03_couplers_to_microblaze_2_axi_periph_BVALID(0) <= M03_AXI_bvalid(0);
  m03_couplers_to_microblaze_2_axi_periph_RDATA(31 downto 0) <= M03_AXI_rdata(31 downto 0);
  m03_couplers_to_microblaze_2_axi_periph_RRESP(1 downto 0) <= M03_AXI_rresp(1 downto 0);
  m03_couplers_to_microblaze_2_axi_periph_RVALID(0) <= M03_AXI_rvalid(0);
  m03_couplers_to_microblaze_2_axi_periph_WREADY(0) <= M03_AXI_wready(0);
  m04_couplers_to_microblaze_2_axi_periph_ARREADY <= M04_AXI_arready;
  m04_couplers_to_microblaze_2_axi_periph_AWREADY <= M04_AXI_awready;
  m04_couplers_to_microblaze_2_axi_periph_BRESP(1 downto 0) <= M04_AXI_bresp(1 downto 0);
  m04_couplers_to_microblaze_2_axi_periph_BVALID <= M04_AXI_bvalid;
  m04_couplers_to_microblaze_2_axi_periph_RDATA(31 downto 0) <= M04_AXI_rdata(31 downto 0);
  m04_couplers_to_microblaze_2_axi_periph_RRESP(1 downto 0) <= M04_AXI_rresp(1 downto 0);
  m04_couplers_to_microblaze_2_axi_periph_RVALID <= M04_AXI_rvalid;
  m04_couplers_to_microblaze_2_axi_periph_WREADY <= M04_AXI_wready;
  m05_couplers_to_microblaze_2_axi_periph_ARREADY <= M05_AXI_arready;
  m05_couplers_to_microblaze_2_axi_periph_AWREADY <= M05_AXI_awready;
  m05_couplers_to_microblaze_2_axi_periph_BRESP(1 downto 0) <= M05_AXI_bresp(1 downto 0);
  m05_couplers_to_microblaze_2_axi_periph_BVALID <= M05_AXI_bvalid;
  m05_couplers_to_microblaze_2_axi_periph_RDATA(31 downto 0) <= M05_AXI_rdata(31 downto 0);
  m05_couplers_to_microblaze_2_axi_periph_RRESP(1 downto 0) <= M05_AXI_rresp(1 downto 0);
  m05_couplers_to_microblaze_2_axi_periph_RVALID <= M05_AXI_rvalid;
  m05_couplers_to_microblaze_2_axi_periph_WREADY <= M05_AXI_wready;
  microblaze_2_axi_periph_ACLK_net <= ACLK;
  microblaze_2_axi_periph_ARESETN_net(0) <= ARESETN(0);
  microblaze_2_axi_periph_to_s00_couplers_ARADDR(31 downto 0) <= S00_AXI_araddr(31 downto 0);
  microblaze_2_axi_periph_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  microblaze_2_axi_periph_to_s00_couplers_ARVALID(0) <= S00_AXI_arvalid(0);
  microblaze_2_axi_periph_to_s00_couplers_AWADDR(31 downto 0) <= S00_AXI_awaddr(31 downto 0);
  microblaze_2_axi_periph_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  microblaze_2_axi_periph_to_s00_couplers_AWVALID(0) <= S00_AXI_awvalid(0);
  microblaze_2_axi_periph_to_s00_couplers_BREADY(0) <= S00_AXI_bready(0);
  microblaze_2_axi_periph_to_s00_couplers_RREADY(0) <= S00_AXI_rready(0);
  microblaze_2_axi_periph_to_s00_couplers_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  microblaze_2_axi_periph_to_s00_couplers_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  microblaze_2_axi_periph_to_s00_couplers_WVALID(0) <= S00_AXI_wvalid(0);
m00_couplers: entity work.m00_couplers_imp_VRIGFU
     port map (
      M_ACLK => M00_ACLK_1,
      M_ARESETN(0) => M00_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m00_couplers_to_microblaze_2_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m00_couplers_to_microblaze_2_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m00_couplers_to_microblaze_2_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m00_couplers_to_microblaze_2_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m00_couplers_to_microblaze_2_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m00_couplers_to_microblaze_2_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m00_couplers_to_microblaze_2_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m00_couplers_to_microblaze_2_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m00_couplers_to_microblaze_2_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m00_couplers_to_microblaze_2_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m00_couplers_to_microblaze_2_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m00_couplers_to_microblaze_2_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m00_couplers_to_microblaze_2_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m00_couplers_to_microblaze_2_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m00_couplers_to_microblaze_2_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_microblaze_2_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m00_couplers_to_microblaze_2_axi_periph_WVALID(0),
      S_ACLK => microblaze_2_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_2_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      S_AXI_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      S_AXI_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      S_AXI_bready(0) => xbar_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => xbar_to_m00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => xbar_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_17LSUVV
     port map (
      M_ACLK => M01_ACLK_1,
      M_ARESETN(0) => M01_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m01_couplers_to_microblaze_2_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m01_couplers_to_microblaze_2_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m01_couplers_to_microblaze_2_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m01_couplers_to_microblaze_2_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m01_couplers_to_microblaze_2_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m01_couplers_to_microblaze_2_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m01_couplers_to_microblaze_2_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m01_couplers_to_microblaze_2_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m01_couplers_to_microblaze_2_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m01_couplers_to_microblaze_2_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m01_couplers_to_microblaze_2_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m01_couplers_to_microblaze_2_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m01_couplers_to_microblaze_2_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m01_couplers_to_microblaze_2_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m01_couplers_to_microblaze_2_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_microblaze_2_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m01_couplers_to_microblaze_2_axi_periph_WVALID(0),
      S_ACLK => microblaze_2_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_2_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      S_AXI_arready(0) => xbar_to_m01_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      S_AXI_awready(0) => xbar_to_m01_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m01_couplers_AWVALID(1),
      S_AXI_bready(0) => xbar_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m01_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m01_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m01_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m01_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => xbar_to_m01_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => xbar_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_X7GW1L
     port map (
      M_ACLK => M02_ACLK_1,
      M_ARESETN(0) => M02_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m02_couplers_to_microblaze_2_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m02_couplers_to_microblaze_2_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m02_couplers_to_microblaze_2_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m02_couplers_to_microblaze_2_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m02_couplers_to_microblaze_2_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m02_couplers_to_microblaze_2_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m02_couplers_to_microblaze_2_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m02_couplers_to_microblaze_2_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m02_couplers_to_microblaze_2_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m02_couplers_to_microblaze_2_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m02_couplers_to_microblaze_2_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m02_couplers_to_microblaze_2_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m02_couplers_to_microblaze_2_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m02_couplers_to_microblaze_2_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m02_couplers_to_microblaze_2_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m02_couplers_to_microblaze_2_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m02_couplers_to_microblaze_2_axi_periph_WVALID(0),
      S_ACLK => microblaze_2_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_2_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m02_couplers_ARADDR(95 downto 64),
      S_AXI_arready(0) => xbar_to_m02_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => xbar_to_m02_couplers_AWADDR(95 downto 64),
      S_AXI_awready(0) => xbar_to_m02_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m02_couplers_AWVALID(2),
      S_AXI_bready(0) => xbar_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m02_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m02_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m02_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m02_couplers_WDATA(95 downto 64),
      S_AXI_wready(0) => xbar_to_m02_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid(0) => xbar_to_m02_couplers_WVALID(2)
    );
m03_couplers: entity work.m03_couplers_imp_16G4H5K
     port map (
      M_ACLK => M03_ACLK_1,
      M_ARESETN(0) => M03_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m03_couplers_to_microblaze_2_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m03_couplers_to_microblaze_2_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m03_couplers_to_microblaze_2_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m03_couplers_to_microblaze_2_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m03_couplers_to_microblaze_2_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m03_couplers_to_microblaze_2_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m03_couplers_to_microblaze_2_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m03_couplers_to_microblaze_2_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m03_couplers_to_microblaze_2_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m03_couplers_to_microblaze_2_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m03_couplers_to_microblaze_2_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m03_couplers_to_microblaze_2_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m03_couplers_to_microblaze_2_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m03_couplers_to_microblaze_2_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m03_couplers_to_microblaze_2_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m03_couplers_to_microblaze_2_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m03_couplers_to_microblaze_2_axi_periph_WVALID(0),
      S_ACLK => microblaze_2_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_2_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m03_couplers_ARADDR(127 downto 96),
      S_AXI_arready(0) => xbar_to_m03_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m03_couplers_ARVALID(3),
      S_AXI_awaddr(31 downto 0) => xbar_to_m03_couplers_AWADDR(127 downto 96),
      S_AXI_awready(0) => xbar_to_m03_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m03_couplers_AWVALID(3),
      S_AXI_bready(0) => xbar_to_m03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => xbar_to_m03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m03_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m03_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => xbar_to_m03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m03_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m03_couplers_WDATA(127 downto 96),
      S_AXI_wready(0) => xbar_to_m03_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid(0) => xbar_to_m03_couplers_WVALID(3)
    );
m04_couplers: entity work.m04_couplers_imp_XSU3LO
     port map (
      M_ACLK => M04_ACLK_1,
      M_ARESETN(0) => M04_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m04_couplers_to_microblaze_2_axi_periph_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m04_couplers_to_microblaze_2_axi_periph_ARPROT(2 downto 0),
      M_AXI_arready => m04_couplers_to_microblaze_2_axi_periph_ARREADY,
      M_AXI_arvalid => m04_couplers_to_microblaze_2_axi_periph_ARVALID,
      M_AXI_awaddr(31 downto 0) => m04_couplers_to_microblaze_2_axi_periph_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m04_couplers_to_microblaze_2_axi_periph_AWPROT(2 downto 0),
      M_AXI_awready => m04_couplers_to_microblaze_2_axi_periph_AWREADY,
      M_AXI_awvalid => m04_couplers_to_microblaze_2_axi_periph_AWVALID,
      M_AXI_bready => m04_couplers_to_microblaze_2_axi_periph_BREADY,
      M_AXI_bresp(1 downto 0) => m04_couplers_to_microblaze_2_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid => m04_couplers_to_microblaze_2_axi_periph_BVALID,
      M_AXI_rdata(31 downto 0) => m04_couplers_to_microblaze_2_axi_periph_RDATA(31 downto 0),
      M_AXI_rready => m04_couplers_to_microblaze_2_axi_periph_RREADY,
      M_AXI_rresp(1 downto 0) => m04_couplers_to_microblaze_2_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid => m04_couplers_to_microblaze_2_axi_periph_RVALID,
      M_AXI_wdata(31 downto 0) => m04_couplers_to_microblaze_2_axi_periph_WDATA(31 downto 0),
      M_AXI_wready => m04_couplers_to_microblaze_2_axi_periph_WREADY,
      M_AXI_wstrb(3 downto 0) => m04_couplers_to_microblaze_2_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid => m04_couplers_to_microblaze_2_axi_periph_WVALID,
      S_ACLK => microblaze_2_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_2_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m04_couplers_ARADDR(159 downto 128),
      S_AXI_arprot(2 downto 0) => xbar_to_m04_couplers_ARPROT(14 downto 12),
      S_AXI_arready => xbar_to_m04_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m04_couplers_ARVALID(4),
      S_AXI_awaddr(31 downto 0) => xbar_to_m04_couplers_AWADDR(159 downto 128),
      S_AXI_awprot(2 downto 0) => xbar_to_m04_couplers_AWPROT(14 downto 12),
      S_AXI_awready => xbar_to_m04_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m04_couplers_AWVALID(4),
      S_AXI_bready => xbar_to_m04_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => xbar_to_m04_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m04_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m04_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m04_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => xbar_to_m04_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m04_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m04_couplers_WDATA(159 downto 128),
      S_AXI_wready => xbar_to_m04_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m04_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid => xbar_to_m04_couplers_WVALID(4)
    );
m05_couplers: entity work.m05_couplers_imp_15RBQSD
     port map (
      M_ACLK => M05_ACLK_1,
      M_ARESETN(0) => M05_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m05_couplers_to_microblaze_2_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready => m05_couplers_to_microblaze_2_axi_periph_ARREADY,
      M_AXI_arvalid => m05_couplers_to_microblaze_2_axi_periph_ARVALID,
      M_AXI_awaddr(31 downto 0) => m05_couplers_to_microblaze_2_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready => m05_couplers_to_microblaze_2_axi_periph_AWREADY,
      M_AXI_awvalid => m05_couplers_to_microblaze_2_axi_periph_AWVALID,
      M_AXI_bready => m05_couplers_to_microblaze_2_axi_periph_BREADY,
      M_AXI_bresp(1 downto 0) => m05_couplers_to_microblaze_2_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid => m05_couplers_to_microblaze_2_axi_periph_BVALID,
      M_AXI_rdata(31 downto 0) => m05_couplers_to_microblaze_2_axi_periph_RDATA(31 downto 0),
      M_AXI_rready => m05_couplers_to_microblaze_2_axi_periph_RREADY,
      M_AXI_rresp(1 downto 0) => m05_couplers_to_microblaze_2_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid => m05_couplers_to_microblaze_2_axi_periph_RVALID,
      M_AXI_wdata(31 downto 0) => m05_couplers_to_microblaze_2_axi_periph_WDATA(31 downto 0),
      M_AXI_wready => m05_couplers_to_microblaze_2_axi_periph_WREADY,
      M_AXI_wstrb(3 downto 0) => m05_couplers_to_microblaze_2_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid => m05_couplers_to_microblaze_2_axi_periph_WVALID,
      S_ACLK => microblaze_2_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_2_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m05_couplers_ARADDR(191 downto 160),
      S_AXI_arready => xbar_to_m05_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m05_couplers_ARVALID(5),
      S_AXI_awaddr(31 downto 0) => xbar_to_m05_couplers_AWADDR(191 downto 160),
      S_AXI_awready => xbar_to_m05_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m05_couplers_AWVALID(5),
      S_AXI_bready => xbar_to_m05_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => xbar_to_m05_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m05_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m05_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m05_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => xbar_to_m05_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m05_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m05_couplers_WDATA(191 downto 160),
      S_AXI_wready => xbar_to_m05_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m05_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid => xbar_to_m05_couplers_WVALID(5)
    );
s00_couplers: entity work.s00_couplers_imp_12N3854
     port map (
      M_ACLK => microblaze_2_axi_periph_ACLK_net,
      M_ARESETN(0) => microblaze_2_axi_periph_ARESETN_net(0),
      M_AXI_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      M_AXI_bready(0) => s00_couplers_to_xbar_BREADY(0),
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      M_AXI_rready(0) => s00_couplers_to_xbar_RREADY(0),
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wready(0) => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => s00_couplers_to_xbar_WVALID(0),
      S_ACLK => S00_ACLK_1,
      S_ARESETN(0) => S00_ARESETN_1(0),
      S_AXI_araddr(31 downto 0) => microblaze_2_axi_periph_to_s00_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => microblaze_2_axi_periph_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => microblaze_2_axi_periph_to_s00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => microblaze_2_axi_periph_to_s00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => microblaze_2_axi_periph_to_s00_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => microblaze_2_axi_periph_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => microblaze_2_axi_periph_to_s00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => microblaze_2_axi_periph_to_s00_couplers_AWVALID(0),
      S_AXI_bready(0) => microblaze_2_axi_periph_to_s00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => microblaze_2_axi_periph_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => microblaze_2_axi_periph_to_s00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => microblaze_2_axi_periph_to_s00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => microblaze_2_axi_periph_to_s00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => microblaze_2_axi_periph_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => microblaze_2_axi_periph_to_s00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => microblaze_2_axi_periph_to_s00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => microblaze_2_axi_periph_to_s00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => microblaze_2_axi_periph_to_s00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => microblaze_2_axi_periph_to_s00_couplers_WVALID(0)
    );
xbar: component design_1_xbar_2
     port map (
      aclk => microblaze_2_axi_periph_ACLK_net,
      aresetn => microblaze_2_axi_periph_ARESETN_net(0),
      m_axi_araddr(191 downto 160) => xbar_to_m05_couplers_ARADDR(191 downto 160),
      m_axi_araddr(159 downto 128) => xbar_to_m04_couplers_ARADDR(159 downto 128),
      m_axi_araddr(127 downto 96) => xbar_to_m03_couplers_ARADDR(127 downto 96),
      m_axi_araddr(95 downto 64) => xbar_to_m02_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      m_axi_arprot(17 downto 15) => NLW_xbar_m_axi_arprot_UNCONNECTED(17 downto 15),
      m_axi_arprot(14 downto 12) => xbar_to_m04_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 0) => NLW_xbar_m_axi_arprot_UNCONNECTED(11 downto 0),
      m_axi_arready(5) => xbar_to_m05_couplers_ARREADY,
      m_axi_arready(4) => xbar_to_m04_couplers_ARREADY,
      m_axi_arready(3) => xbar_to_m03_couplers_ARREADY(0),
      m_axi_arready(2) => xbar_to_m02_couplers_ARREADY(0),
      m_axi_arready(1) => xbar_to_m01_couplers_ARREADY(0),
      m_axi_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      m_axi_arvalid(5) => xbar_to_m05_couplers_ARVALID(5),
      m_axi_arvalid(4) => xbar_to_m04_couplers_ARVALID(4),
      m_axi_arvalid(3) => xbar_to_m03_couplers_ARVALID(3),
      m_axi_arvalid(2) => xbar_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(191 downto 160) => xbar_to_m05_couplers_AWADDR(191 downto 160),
      m_axi_awaddr(159 downto 128) => xbar_to_m04_couplers_AWADDR(159 downto 128),
      m_axi_awaddr(127 downto 96) => xbar_to_m03_couplers_AWADDR(127 downto 96),
      m_axi_awaddr(95 downto 64) => xbar_to_m02_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      m_axi_awprot(17 downto 15) => NLW_xbar_m_axi_awprot_UNCONNECTED(17 downto 15),
      m_axi_awprot(14 downto 12) => xbar_to_m04_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 0) => NLW_xbar_m_axi_awprot_UNCONNECTED(11 downto 0),
      m_axi_awready(5) => xbar_to_m05_couplers_AWREADY,
      m_axi_awready(4) => xbar_to_m04_couplers_AWREADY,
      m_axi_awready(3) => xbar_to_m03_couplers_AWREADY(0),
      m_axi_awready(2) => xbar_to_m02_couplers_AWREADY(0),
      m_axi_awready(1) => xbar_to_m01_couplers_AWREADY(0),
      m_axi_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      m_axi_awvalid(5) => xbar_to_m05_couplers_AWVALID(5),
      m_axi_awvalid(4) => xbar_to_m04_couplers_AWVALID(4),
      m_axi_awvalid(3) => xbar_to_m03_couplers_AWVALID(3),
      m_axi_awvalid(2) => xbar_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      m_axi_bready(5) => xbar_to_m05_couplers_BREADY(5),
      m_axi_bready(4) => xbar_to_m04_couplers_BREADY(4),
      m_axi_bready(3) => xbar_to_m03_couplers_BREADY(3),
      m_axi_bready(2) => xbar_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_m00_couplers_BREADY(0),
      m_axi_bresp(11 downto 10) => xbar_to_m05_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => xbar_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => xbar_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => xbar_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(5) => xbar_to_m05_couplers_BVALID,
      m_axi_bvalid(4) => xbar_to_m04_couplers_BVALID,
      m_axi_bvalid(3) => xbar_to_m03_couplers_BVALID(0),
      m_axi_bvalid(2) => xbar_to_m02_couplers_BVALID(0),
      m_axi_bvalid(1) => xbar_to_m01_couplers_BVALID(0),
      m_axi_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      m_axi_rdata(191 downto 160) => xbar_to_m05_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => xbar_to_m04_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => xbar_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => xbar_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => xbar_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rready(5) => xbar_to_m05_couplers_RREADY(5),
      m_axi_rready(4) => xbar_to_m04_couplers_RREADY(4),
      m_axi_rready(3) => xbar_to_m03_couplers_RREADY(3),
      m_axi_rready(2) => xbar_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_m00_couplers_RREADY(0),
      m_axi_rresp(11 downto 10) => xbar_to_m05_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => xbar_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => xbar_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => xbar_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(5) => xbar_to_m05_couplers_RVALID,
      m_axi_rvalid(4) => xbar_to_m04_couplers_RVALID,
      m_axi_rvalid(3) => xbar_to_m03_couplers_RVALID(0),
      m_axi_rvalid(2) => xbar_to_m02_couplers_RVALID(0),
      m_axi_rvalid(1) => xbar_to_m01_couplers_RVALID(0),
      m_axi_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      m_axi_wdata(191 downto 160) => xbar_to_m05_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => xbar_to_m04_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => xbar_to_m03_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => xbar_to_m02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => xbar_to_m01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wready(5) => xbar_to_m05_couplers_WREADY,
      m_axi_wready(4) => xbar_to_m04_couplers_WREADY,
      m_axi_wready(3) => xbar_to_m03_couplers_WREADY(0),
      m_axi_wready(2) => xbar_to_m02_couplers_WREADY(0),
      m_axi_wready(1) => xbar_to_m01_couplers_WREADY(0),
      m_axi_wready(0) => xbar_to_m00_couplers_WREADY(0),
      m_axi_wstrb(23 downto 20) => xbar_to_m05_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => xbar_to_m04_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(5) => xbar_to_m05_couplers_WVALID(5),
      m_axi_wvalid(4) => xbar_to_m04_couplers_WVALID(4),
      m_axi_wvalid(3) => xbar_to_m03_couplers_WVALID(3),
      m_axi_wvalid(2) => xbar_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_m00_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      s_axi_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY(0),
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY(0),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_microblaze_3_axi_periph_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_ACLK : in STD_LOGIC;
    M03_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_ACLK : in STD_LOGIC;
    M04_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_arready : in STD_LOGIC;
    M04_AXI_arvalid : out STD_LOGIC;
    M04_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_awready : in STD_LOGIC;
    M04_AXI_awvalid : out STD_LOGIC;
    M04_AXI_bready : out STD_LOGIC;
    M04_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_bvalid : in STD_LOGIC;
    M04_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_rready : out STD_LOGIC;
    M04_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_rvalid : in STD_LOGIC;
    M04_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_wready : in STD_LOGIC;
    M04_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M04_AXI_wvalid : out STD_LOGIC;
    M05_ACLK : in STD_LOGIC;
    M05_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_arready : in STD_LOGIC;
    M05_AXI_arvalid : out STD_LOGIC;
    M05_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_awready : in STD_LOGIC;
    M05_AXI_awvalid : out STD_LOGIC;
    M05_AXI_bready : out STD_LOGIC;
    M05_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_bvalid : in STD_LOGIC;
    M05_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_rready : out STD_LOGIC;
    M05_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_rvalid : in STD_LOGIC;
    M05_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_wready : in STD_LOGIC;
    M05_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_wvalid : out STD_LOGIC;
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_microblaze_3_axi_periph_0;

architecture STRUCTURE of design_1_microblaze_3_axi_periph_0 is
  component design_1_xbar_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 191 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 191 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 191 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 191 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  end component design_1_xbar_3;
  signal M00_ACLK_1 : STD_LOGIC;
  signal M00_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M01_ACLK_1 : STD_LOGIC;
  signal M01_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M02_ACLK_1 : STD_LOGIC;
  signal M02_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M03_ACLK_1 : STD_LOGIC;
  signal M03_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M04_ACLK_1 : STD_LOGIC;
  signal M04_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M05_ACLK_1 : STD_LOGIC;
  signal M05_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_ACLK_1 : STD_LOGIC;
  signal S00_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_3_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_3_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_3_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_3_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_3_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_3_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_3_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_3_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_microblaze_3_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_3_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_3_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_3_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_microblaze_3_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_3_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_3_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_3_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_microblaze_3_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_3_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_3_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_3_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_3_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_3_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_3_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_3_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_3_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_microblaze_3_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_3_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_3_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_3_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_microblaze_3_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_3_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_3_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_3_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_microblaze_3_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_3_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_3_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_3_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_3_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_3_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_3_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_3_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_3_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_microblaze_3_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_3_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_3_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_3_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_microblaze_3_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_3_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_3_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_3_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_microblaze_3_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_3_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_3_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_3_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_3_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_3_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_3_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_3_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_3_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_microblaze_3_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_3_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_3_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_3_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_microblaze_3_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_3_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_3_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_3_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_microblaze_3_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_microblaze_3_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_microblaze_3_axi_periph_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_microblaze_3_axi_periph_ARREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_3_axi_periph_ARVALID : STD_LOGIC;
  signal m04_couplers_to_microblaze_3_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_microblaze_3_axi_periph_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_microblaze_3_axi_periph_AWREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_3_axi_periph_AWVALID : STD_LOGIC;
  signal m04_couplers_to_microblaze_3_axi_periph_BREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_3_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_microblaze_3_axi_periph_BVALID : STD_LOGIC;
  signal m04_couplers_to_microblaze_3_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_microblaze_3_axi_periph_RREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_3_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_microblaze_3_axi_periph_RVALID : STD_LOGIC;
  signal m04_couplers_to_microblaze_3_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_microblaze_3_axi_periph_WREADY : STD_LOGIC;
  signal m04_couplers_to_microblaze_3_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_microblaze_3_axi_periph_WVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_3_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_microblaze_3_axi_periph_ARREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_3_axi_periph_ARVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_3_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_microblaze_3_axi_periph_AWREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_3_axi_periph_AWVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_3_axi_periph_BREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_3_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_microblaze_3_axi_periph_BVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_3_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_microblaze_3_axi_periph_RREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_3_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_microblaze_3_axi_periph_RVALID : STD_LOGIC;
  signal m05_couplers_to_microblaze_3_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_microblaze_3_axi_periph_WREADY : STD_LOGIC;
  signal m05_couplers_to_microblaze_3_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_microblaze_3_axi_periph_WVALID : STD_LOGIC;
  signal microblaze_3_axi_periph_ACLK_net : STD_LOGIC;
  signal microblaze_3_axi_periph_ARESETN_net : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_periph_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_periph_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_3_axi_periph_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_periph_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_periph_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_periph_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_3_axi_periph_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_periph_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_periph_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_periph_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_axi_periph_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_periph_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_periph_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_periph_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_axi_periph_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_periph_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_periph_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_periph_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_3_axi_periph_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal xbar_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal xbar_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m04_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m04_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m04_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal xbar_to_m04_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal xbar_to_m05_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal xbar_to_m05_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m05_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m05_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m05_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal xbar_to_m05_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal NLW_xbar_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_xbar_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
begin
  M00_ACLK_1 <= M00_ACLK;
  M00_ARESETN_1(0) <= M00_ARESETN(0);
  M00_AXI_araddr(31 downto 0) <= m00_couplers_to_microblaze_3_axi_periph_ARADDR(31 downto 0);
  M00_AXI_arvalid(0) <= m00_couplers_to_microblaze_3_axi_periph_ARVALID(0);
  M00_AXI_awaddr(31 downto 0) <= m00_couplers_to_microblaze_3_axi_periph_AWADDR(31 downto 0);
  M00_AXI_awvalid(0) <= m00_couplers_to_microblaze_3_axi_periph_AWVALID(0);
  M00_AXI_bready(0) <= m00_couplers_to_microblaze_3_axi_periph_BREADY(0);
  M00_AXI_rready(0) <= m00_couplers_to_microblaze_3_axi_periph_RREADY(0);
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_microblaze_3_axi_periph_WDATA(31 downto 0);
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_microblaze_3_axi_periph_WSTRB(3 downto 0);
  M00_AXI_wvalid(0) <= m00_couplers_to_microblaze_3_axi_periph_WVALID(0);
  M01_ACLK_1 <= M01_ACLK;
  M01_ARESETN_1(0) <= M01_ARESETN(0);
  M01_AXI_araddr(31 downto 0) <= m01_couplers_to_microblaze_3_axi_periph_ARADDR(31 downto 0);
  M01_AXI_arvalid(0) <= m01_couplers_to_microblaze_3_axi_periph_ARVALID(0);
  M01_AXI_awaddr(31 downto 0) <= m01_couplers_to_microblaze_3_axi_periph_AWADDR(31 downto 0);
  M01_AXI_awvalid(0) <= m01_couplers_to_microblaze_3_axi_periph_AWVALID(0);
  M01_AXI_bready(0) <= m01_couplers_to_microblaze_3_axi_periph_BREADY(0);
  M01_AXI_rready(0) <= m01_couplers_to_microblaze_3_axi_periph_RREADY(0);
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_microblaze_3_axi_periph_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_microblaze_3_axi_periph_WSTRB(3 downto 0);
  M01_AXI_wvalid(0) <= m01_couplers_to_microblaze_3_axi_periph_WVALID(0);
  M02_ACLK_1 <= M02_ACLK;
  M02_ARESETN_1(0) <= M02_ARESETN(0);
  M02_AXI_araddr(31 downto 0) <= m02_couplers_to_microblaze_3_axi_periph_ARADDR(31 downto 0);
  M02_AXI_arvalid(0) <= m02_couplers_to_microblaze_3_axi_periph_ARVALID(0);
  M02_AXI_awaddr(31 downto 0) <= m02_couplers_to_microblaze_3_axi_periph_AWADDR(31 downto 0);
  M02_AXI_awvalid(0) <= m02_couplers_to_microblaze_3_axi_periph_AWVALID(0);
  M02_AXI_bready(0) <= m02_couplers_to_microblaze_3_axi_periph_BREADY(0);
  M02_AXI_rready(0) <= m02_couplers_to_microblaze_3_axi_periph_RREADY(0);
  M02_AXI_wdata(31 downto 0) <= m02_couplers_to_microblaze_3_axi_periph_WDATA(31 downto 0);
  M02_AXI_wstrb(3 downto 0) <= m02_couplers_to_microblaze_3_axi_periph_WSTRB(3 downto 0);
  M02_AXI_wvalid(0) <= m02_couplers_to_microblaze_3_axi_periph_WVALID(0);
  M03_ACLK_1 <= M03_ACLK;
  M03_ARESETN_1(0) <= M03_ARESETN(0);
  M03_AXI_araddr(31 downto 0) <= m03_couplers_to_microblaze_3_axi_periph_ARADDR(31 downto 0);
  M03_AXI_arvalid(0) <= m03_couplers_to_microblaze_3_axi_periph_ARVALID(0);
  M03_AXI_awaddr(31 downto 0) <= m03_couplers_to_microblaze_3_axi_periph_AWADDR(31 downto 0);
  M03_AXI_awvalid(0) <= m03_couplers_to_microblaze_3_axi_periph_AWVALID(0);
  M03_AXI_bready(0) <= m03_couplers_to_microblaze_3_axi_periph_BREADY(0);
  M03_AXI_rready(0) <= m03_couplers_to_microblaze_3_axi_periph_RREADY(0);
  M03_AXI_wdata(31 downto 0) <= m03_couplers_to_microblaze_3_axi_periph_WDATA(31 downto 0);
  M03_AXI_wstrb(3 downto 0) <= m03_couplers_to_microblaze_3_axi_periph_WSTRB(3 downto 0);
  M03_AXI_wvalid(0) <= m03_couplers_to_microblaze_3_axi_periph_WVALID(0);
  M04_ACLK_1 <= M04_ACLK;
  M04_ARESETN_1(0) <= M04_ARESETN(0);
  M04_AXI_araddr(31 downto 0) <= m04_couplers_to_microblaze_3_axi_periph_ARADDR(31 downto 0);
  M04_AXI_arprot(2 downto 0) <= m04_couplers_to_microblaze_3_axi_periph_ARPROT(2 downto 0);
  M04_AXI_arvalid <= m04_couplers_to_microblaze_3_axi_periph_ARVALID;
  M04_AXI_awaddr(31 downto 0) <= m04_couplers_to_microblaze_3_axi_periph_AWADDR(31 downto 0);
  M04_AXI_awprot(2 downto 0) <= m04_couplers_to_microblaze_3_axi_periph_AWPROT(2 downto 0);
  M04_AXI_awvalid <= m04_couplers_to_microblaze_3_axi_periph_AWVALID;
  M04_AXI_bready <= m04_couplers_to_microblaze_3_axi_periph_BREADY;
  M04_AXI_rready <= m04_couplers_to_microblaze_3_axi_periph_RREADY;
  M04_AXI_wdata(31 downto 0) <= m04_couplers_to_microblaze_3_axi_periph_WDATA(31 downto 0);
  M04_AXI_wstrb(3 downto 0) <= m04_couplers_to_microblaze_3_axi_periph_WSTRB(3 downto 0);
  M04_AXI_wvalid <= m04_couplers_to_microblaze_3_axi_periph_WVALID;
  M05_ACLK_1 <= M05_ACLK;
  M05_ARESETN_1(0) <= M05_ARESETN(0);
  M05_AXI_araddr(31 downto 0) <= m05_couplers_to_microblaze_3_axi_periph_ARADDR(31 downto 0);
  M05_AXI_arvalid <= m05_couplers_to_microblaze_3_axi_periph_ARVALID;
  M05_AXI_awaddr(31 downto 0) <= m05_couplers_to_microblaze_3_axi_periph_AWADDR(31 downto 0);
  M05_AXI_awvalid <= m05_couplers_to_microblaze_3_axi_periph_AWVALID;
  M05_AXI_bready <= m05_couplers_to_microblaze_3_axi_periph_BREADY;
  M05_AXI_rready <= m05_couplers_to_microblaze_3_axi_periph_RREADY;
  M05_AXI_wdata(31 downto 0) <= m05_couplers_to_microblaze_3_axi_periph_WDATA(31 downto 0);
  M05_AXI_wstrb(3 downto 0) <= m05_couplers_to_microblaze_3_axi_periph_WSTRB(3 downto 0);
  M05_AXI_wvalid <= m05_couplers_to_microblaze_3_axi_periph_WVALID;
  S00_ACLK_1 <= S00_ACLK;
  S00_ARESETN_1(0) <= S00_ARESETN(0);
  S00_AXI_arready(0) <= microblaze_3_axi_periph_to_s00_couplers_ARREADY(0);
  S00_AXI_awready(0) <= microblaze_3_axi_periph_to_s00_couplers_AWREADY(0);
  S00_AXI_bresp(1 downto 0) <= microblaze_3_axi_periph_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid(0) <= microblaze_3_axi_periph_to_s00_couplers_BVALID(0);
  S00_AXI_rdata(31 downto 0) <= microblaze_3_axi_periph_to_s00_couplers_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= microblaze_3_axi_periph_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid(0) <= microblaze_3_axi_periph_to_s00_couplers_RVALID(0);
  S00_AXI_wready(0) <= microblaze_3_axi_periph_to_s00_couplers_WREADY(0);
  m00_couplers_to_microblaze_3_axi_periph_ARREADY(0) <= M00_AXI_arready(0);
  m00_couplers_to_microblaze_3_axi_periph_AWREADY(0) <= M00_AXI_awready(0);
  m00_couplers_to_microblaze_3_axi_periph_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_microblaze_3_axi_periph_BVALID(0) <= M00_AXI_bvalid(0);
  m00_couplers_to_microblaze_3_axi_periph_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_microblaze_3_axi_periph_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_microblaze_3_axi_periph_RVALID(0) <= M00_AXI_rvalid(0);
  m00_couplers_to_microblaze_3_axi_periph_WREADY(0) <= M00_AXI_wready(0);
  m01_couplers_to_microblaze_3_axi_periph_ARREADY(0) <= M01_AXI_arready(0);
  m01_couplers_to_microblaze_3_axi_periph_AWREADY(0) <= M01_AXI_awready(0);
  m01_couplers_to_microblaze_3_axi_periph_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_microblaze_3_axi_periph_BVALID(0) <= M01_AXI_bvalid(0);
  m01_couplers_to_microblaze_3_axi_periph_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_microblaze_3_axi_periph_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_microblaze_3_axi_periph_RVALID(0) <= M01_AXI_rvalid(0);
  m01_couplers_to_microblaze_3_axi_periph_WREADY(0) <= M01_AXI_wready(0);
  m02_couplers_to_microblaze_3_axi_periph_ARREADY(0) <= M02_AXI_arready(0);
  m02_couplers_to_microblaze_3_axi_periph_AWREADY(0) <= M02_AXI_awready(0);
  m02_couplers_to_microblaze_3_axi_periph_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_microblaze_3_axi_periph_BVALID(0) <= M02_AXI_bvalid(0);
  m02_couplers_to_microblaze_3_axi_periph_RDATA(31 downto 0) <= M02_AXI_rdata(31 downto 0);
  m02_couplers_to_microblaze_3_axi_periph_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_microblaze_3_axi_periph_RVALID(0) <= M02_AXI_rvalid(0);
  m02_couplers_to_microblaze_3_axi_periph_WREADY(0) <= M02_AXI_wready(0);
  m03_couplers_to_microblaze_3_axi_periph_ARREADY(0) <= M03_AXI_arready(0);
  m03_couplers_to_microblaze_3_axi_periph_AWREADY(0) <= M03_AXI_awready(0);
  m03_couplers_to_microblaze_3_axi_periph_BRESP(1 downto 0) <= M03_AXI_bresp(1 downto 0);
  m03_couplers_to_microblaze_3_axi_periph_BVALID(0) <= M03_AXI_bvalid(0);
  m03_couplers_to_microblaze_3_axi_periph_RDATA(31 downto 0) <= M03_AXI_rdata(31 downto 0);
  m03_couplers_to_microblaze_3_axi_periph_RRESP(1 downto 0) <= M03_AXI_rresp(1 downto 0);
  m03_couplers_to_microblaze_3_axi_periph_RVALID(0) <= M03_AXI_rvalid(0);
  m03_couplers_to_microblaze_3_axi_periph_WREADY(0) <= M03_AXI_wready(0);
  m04_couplers_to_microblaze_3_axi_periph_ARREADY <= M04_AXI_arready;
  m04_couplers_to_microblaze_3_axi_periph_AWREADY <= M04_AXI_awready;
  m04_couplers_to_microblaze_3_axi_periph_BRESP(1 downto 0) <= M04_AXI_bresp(1 downto 0);
  m04_couplers_to_microblaze_3_axi_periph_BVALID <= M04_AXI_bvalid;
  m04_couplers_to_microblaze_3_axi_periph_RDATA(31 downto 0) <= M04_AXI_rdata(31 downto 0);
  m04_couplers_to_microblaze_3_axi_periph_RRESP(1 downto 0) <= M04_AXI_rresp(1 downto 0);
  m04_couplers_to_microblaze_3_axi_periph_RVALID <= M04_AXI_rvalid;
  m04_couplers_to_microblaze_3_axi_periph_WREADY <= M04_AXI_wready;
  m05_couplers_to_microblaze_3_axi_periph_ARREADY <= M05_AXI_arready;
  m05_couplers_to_microblaze_3_axi_periph_AWREADY <= M05_AXI_awready;
  m05_couplers_to_microblaze_3_axi_periph_BRESP(1 downto 0) <= M05_AXI_bresp(1 downto 0);
  m05_couplers_to_microblaze_3_axi_periph_BVALID <= M05_AXI_bvalid;
  m05_couplers_to_microblaze_3_axi_periph_RDATA(31 downto 0) <= M05_AXI_rdata(31 downto 0);
  m05_couplers_to_microblaze_3_axi_periph_RRESP(1 downto 0) <= M05_AXI_rresp(1 downto 0);
  m05_couplers_to_microblaze_3_axi_periph_RVALID <= M05_AXI_rvalid;
  m05_couplers_to_microblaze_3_axi_periph_WREADY <= M05_AXI_wready;
  microblaze_3_axi_periph_ACLK_net <= ACLK;
  microblaze_3_axi_periph_ARESETN_net(0) <= ARESETN(0);
  microblaze_3_axi_periph_to_s00_couplers_ARADDR(31 downto 0) <= S00_AXI_araddr(31 downto 0);
  microblaze_3_axi_periph_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  microblaze_3_axi_periph_to_s00_couplers_ARVALID(0) <= S00_AXI_arvalid(0);
  microblaze_3_axi_periph_to_s00_couplers_AWADDR(31 downto 0) <= S00_AXI_awaddr(31 downto 0);
  microblaze_3_axi_periph_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  microblaze_3_axi_periph_to_s00_couplers_AWVALID(0) <= S00_AXI_awvalid(0);
  microblaze_3_axi_periph_to_s00_couplers_BREADY(0) <= S00_AXI_bready(0);
  microblaze_3_axi_periph_to_s00_couplers_RREADY(0) <= S00_AXI_rready(0);
  microblaze_3_axi_periph_to_s00_couplers_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  microblaze_3_axi_periph_to_s00_couplers_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  microblaze_3_axi_periph_to_s00_couplers_WVALID(0) <= S00_AXI_wvalid(0);
m00_couplers: entity work.m00_couplers_imp_J0K095
     port map (
      M_ACLK => M00_ACLK_1,
      M_ARESETN(0) => M00_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m00_couplers_to_microblaze_3_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m00_couplers_to_microblaze_3_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m00_couplers_to_microblaze_3_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m00_couplers_to_microblaze_3_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m00_couplers_to_microblaze_3_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m00_couplers_to_microblaze_3_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m00_couplers_to_microblaze_3_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m00_couplers_to_microblaze_3_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m00_couplers_to_microblaze_3_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m00_couplers_to_microblaze_3_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m00_couplers_to_microblaze_3_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m00_couplers_to_microblaze_3_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m00_couplers_to_microblaze_3_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m00_couplers_to_microblaze_3_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m00_couplers_to_microblaze_3_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_microblaze_3_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m00_couplers_to_microblaze_3_axi_periph_WVALID(0),
      S_ACLK => microblaze_3_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_3_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      S_AXI_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      S_AXI_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      S_AXI_bready(0) => xbar_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => xbar_to_m00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => xbar_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_1BOLZU0
     port map (
      M_ACLK => M01_ACLK_1,
      M_ARESETN(0) => M01_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m01_couplers_to_microblaze_3_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m01_couplers_to_microblaze_3_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m01_couplers_to_microblaze_3_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m01_couplers_to_microblaze_3_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m01_couplers_to_microblaze_3_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m01_couplers_to_microblaze_3_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m01_couplers_to_microblaze_3_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m01_couplers_to_microblaze_3_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m01_couplers_to_microblaze_3_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m01_couplers_to_microblaze_3_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m01_couplers_to_microblaze_3_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m01_couplers_to_microblaze_3_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m01_couplers_to_microblaze_3_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m01_couplers_to_microblaze_3_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m01_couplers_to_microblaze_3_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_microblaze_3_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m01_couplers_to_microblaze_3_axi_periph_WVALID(0),
      S_ACLK => microblaze_3_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_3_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      S_AXI_arready(0) => xbar_to_m01_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      S_AXI_awready(0) => xbar_to_m01_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m01_couplers_AWVALID(1),
      S_AXI_bready(0) => xbar_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m01_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m01_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m01_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m01_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => xbar_to_m01_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => xbar_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_I4UUH6
     port map (
      M_ACLK => M02_ACLK_1,
      M_ARESETN(0) => M02_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m02_couplers_to_microblaze_3_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m02_couplers_to_microblaze_3_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m02_couplers_to_microblaze_3_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m02_couplers_to_microblaze_3_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m02_couplers_to_microblaze_3_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m02_couplers_to_microblaze_3_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m02_couplers_to_microblaze_3_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m02_couplers_to_microblaze_3_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m02_couplers_to_microblaze_3_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m02_couplers_to_microblaze_3_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m02_couplers_to_microblaze_3_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m02_couplers_to_microblaze_3_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m02_couplers_to_microblaze_3_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m02_couplers_to_microblaze_3_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m02_couplers_to_microblaze_3_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m02_couplers_to_microblaze_3_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m02_couplers_to_microblaze_3_axi_periph_WVALID(0),
      S_ACLK => microblaze_3_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_3_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m02_couplers_ARADDR(95 downto 64),
      S_AXI_arready(0) => xbar_to_m02_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => xbar_to_m02_couplers_AWADDR(95 downto 64),
      S_AXI_awready(0) => xbar_to_m02_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m02_couplers_AWVALID(2),
      S_AXI_bready(0) => xbar_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m02_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m02_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m02_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m02_couplers_WDATA(95 downto 64),
      S_AXI_wready(0) => xbar_to_m02_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid(0) => xbar_to_m02_couplers_WVALID(2)
    );
m03_couplers: entity work.m03_couplers_imp_1CAM0Q3
     port map (
      M_ACLK => M03_ACLK_1,
      M_ARESETN(0) => M03_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m03_couplers_to_microblaze_3_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m03_couplers_to_microblaze_3_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m03_couplers_to_microblaze_3_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m03_couplers_to_microblaze_3_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m03_couplers_to_microblaze_3_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m03_couplers_to_microblaze_3_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m03_couplers_to_microblaze_3_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m03_couplers_to_microblaze_3_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m03_couplers_to_microblaze_3_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m03_couplers_to_microblaze_3_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m03_couplers_to_microblaze_3_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m03_couplers_to_microblaze_3_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m03_couplers_to_microblaze_3_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m03_couplers_to_microblaze_3_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m03_couplers_to_microblaze_3_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m03_couplers_to_microblaze_3_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m03_couplers_to_microblaze_3_axi_periph_WVALID(0),
      S_ACLK => microblaze_3_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_3_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m03_couplers_ARADDR(127 downto 96),
      S_AXI_arready(0) => xbar_to_m03_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m03_couplers_ARVALID(3),
      S_AXI_awaddr(31 downto 0) => xbar_to_m03_couplers_AWADDR(127 downto 96),
      S_AXI_awready(0) => xbar_to_m03_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m03_couplers_AWVALID(3),
      S_AXI_bready(0) => xbar_to_m03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => xbar_to_m03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m03_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m03_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => xbar_to_m03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m03_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m03_couplers_WDATA(127 downto 96),
      S_AXI_wready(0) => xbar_to_m03_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid(0) => xbar_to_m03_couplers_WVALID(3)
    );
m04_couplers: entity work.m04_couplers_imp_LYDWSV
     port map (
      M_ACLK => M04_ACLK_1,
      M_ARESETN(0) => M04_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m04_couplers_to_microblaze_3_axi_periph_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m04_couplers_to_microblaze_3_axi_periph_ARPROT(2 downto 0),
      M_AXI_arready => m04_couplers_to_microblaze_3_axi_periph_ARREADY,
      M_AXI_arvalid => m04_couplers_to_microblaze_3_axi_periph_ARVALID,
      M_AXI_awaddr(31 downto 0) => m04_couplers_to_microblaze_3_axi_periph_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m04_couplers_to_microblaze_3_axi_periph_AWPROT(2 downto 0),
      M_AXI_awready => m04_couplers_to_microblaze_3_axi_periph_AWREADY,
      M_AXI_awvalid => m04_couplers_to_microblaze_3_axi_periph_AWVALID,
      M_AXI_bready => m04_couplers_to_microblaze_3_axi_periph_BREADY,
      M_AXI_bresp(1 downto 0) => m04_couplers_to_microblaze_3_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid => m04_couplers_to_microblaze_3_axi_periph_BVALID,
      M_AXI_rdata(31 downto 0) => m04_couplers_to_microblaze_3_axi_periph_RDATA(31 downto 0),
      M_AXI_rready => m04_couplers_to_microblaze_3_axi_periph_RREADY,
      M_AXI_rresp(1 downto 0) => m04_couplers_to_microblaze_3_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid => m04_couplers_to_microblaze_3_axi_periph_RVALID,
      M_AXI_wdata(31 downto 0) => m04_couplers_to_microblaze_3_axi_periph_WDATA(31 downto 0),
      M_AXI_wready => m04_couplers_to_microblaze_3_axi_periph_WREADY,
      M_AXI_wstrb(3 downto 0) => m04_couplers_to_microblaze_3_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid => m04_couplers_to_microblaze_3_axi_periph_WVALID,
      S_ACLK => microblaze_3_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_3_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m04_couplers_ARADDR(159 downto 128),
      S_AXI_arprot(2 downto 0) => xbar_to_m04_couplers_ARPROT(14 downto 12),
      S_AXI_arready => xbar_to_m04_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m04_couplers_ARVALID(4),
      S_AXI_awaddr(31 downto 0) => xbar_to_m04_couplers_AWADDR(159 downto 128),
      S_AXI_awprot(2 downto 0) => xbar_to_m04_couplers_AWPROT(14 downto 12),
      S_AXI_awready => xbar_to_m04_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m04_couplers_AWVALID(4),
      S_AXI_bready => xbar_to_m04_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => xbar_to_m04_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m04_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m04_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m04_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => xbar_to_m04_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m04_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m04_couplers_WDATA(159 downto 128),
      S_AXI_wready => xbar_to_m04_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m04_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid => xbar_to_m04_couplers_WVALID(4)
    );
m05_couplers: entity work.m05_couplers_imp_18IN8A6
     port map (
      M_ACLK => M05_ACLK_1,
      M_ARESETN(0) => M05_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m05_couplers_to_microblaze_3_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready => m05_couplers_to_microblaze_3_axi_periph_ARREADY,
      M_AXI_arvalid => m05_couplers_to_microblaze_3_axi_periph_ARVALID,
      M_AXI_awaddr(31 downto 0) => m05_couplers_to_microblaze_3_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready => m05_couplers_to_microblaze_3_axi_periph_AWREADY,
      M_AXI_awvalid => m05_couplers_to_microblaze_3_axi_periph_AWVALID,
      M_AXI_bready => m05_couplers_to_microblaze_3_axi_periph_BREADY,
      M_AXI_bresp(1 downto 0) => m05_couplers_to_microblaze_3_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid => m05_couplers_to_microblaze_3_axi_periph_BVALID,
      M_AXI_rdata(31 downto 0) => m05_couplers_to_microblaze_3_axi_periph_RDATA(31 downto 0),
      M_AXI_rready => m05_couplers_to_microblaze_3_axi_periph_RREADY,
      M_AXI_rresp(1 downto 0) => m05_couplers_to_microblaze_3_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid => m05_couplers_to_microblaze_3_axi_periph_RVALID,
      M_AXI_wdata(31 downto 0) => m05_couplers_to_microblaze_3_axi_periph_WDATA(31 downto 0),
      M_AXI_wready => m05_couplers_to_microblaze_3_axi_periph_WREADY,
      M_AXI_wstrb(3 downto 0) => m05_couplers_to_microblaze_3_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid => m05_couplers_to_microblaze_3_axi_periph_WVALID,
      S_ACLK => microblaze_3_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_3_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m05_couplers_ARADDR(191 downto 160),
      S_AXI_arready => xbar_to_m05_couplers_ARREADY,
      S_AXI_arvalid => xbar_to_m05_couplers_ARVALID(5),
      S_AXI_awaddr(31 downto 0) => xbar_to_m05_couplers_AWADDR(191 downto 160),
      S_AXI_awready => xbar_to_m05_couplers_AWREADY,
      S_AXI_awvalid => xbar_to_m05_couplers_AWVALID(5),
      S_AXI_bready => xbar_to_m05_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => xbar_to_m05_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m05_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m05_couplers_RDATA(31 downto 0),
      S_AXI_rready => xbar_to_m05_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => xbar_to_m05_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m05_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m05_couplers_WDATA(191 downto 160),
      S_AXI_wready => xbar_to_m05_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m05_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid => xbar_to_m05_couplers_WVALID(5)
    );
s00_couplers: entity work.s00_couplers_imp_1GMZNYJ
     port map (
      M_ACLK => microblaze_3_axi_periph_ACLK_net,
      M_ARESETN(0) => microblaze_3_axi_periph_ARESETN_net(0),
      M_AXI_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      M_AXI_bready(0) => s00_couplers_to_xbar_BREADY(0),
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      M_AXI_rready(0) => s00_couplers_to_xbar_RREADY(0),
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wready(0) => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => s00_couplers_to_xbar_WVALID(0),
      S_ACLK => S00_ACLK_1,
      S_ARESETN(0) => S00_ARESETN_1(0),
      S_AXI_araddr(31 downto 0) => microblaze_3_axi_periph_to_s00_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => microblaze_3_axi_periph_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => microblaze_3_axi_periph_to_s00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => microblaze_3_axi_periph_to_s00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => microblaze_3_axi_periph_to_s00_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => microblaze_3_axi_periph_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => microblaze_3_axi_periph_to_s00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => microblaze_3_axi_periph_to_s00_couplers_AWVALID(0),
      S_AXI_bready(0) => microblaze_3_axi_periph_to_s00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => microblaze_3_axi_periph_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => microblaze_3_axi_periph_to_s00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => microblaze_3_axi_periph_to_s00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => microblaze_3_axi_periph_to_s00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => microblaze_3_axi_periph_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => microblaze_3_axi_periph_to_s00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => microblaze_3_axi_periph_to_s00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => microblaze_3_axi_periph_to_s00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => microblaze_3_axi_periph_to_s00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => microblaze_3_axi_periph_to_s00_couplers_WVALID(0)
    );
xbar: component design_1_xbar_3
     port map (
      aclk => microblaze_3_axi_periph_ACLK_net,
      aresetn => microblaze_3_axi_periph_ARESETN_net(0),
      m_axi_araddr(191 downto 160) => xbar_to_m05_couplers_ARADDR(191 downto 160),
      m_axi_araddr(159 downto 128) => xbar_to_m04_couplers_ARADDR(159 downto 128),
      m_axi_araddr(127 downto 96) => xbar_to_m03_couplers_ARADDR(127 downto 96),
      m_axi_araddr(95 downto 64) => xbar_to_m02_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      m_axi_arprot(17 downto 15) => NLW_xbar_m_axi_arprot_UNCONNECTED(17 downto 15),
      m_axi_arprot(14 downto 12) => xbar_to_m04_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 0) => NLW_xbar_m_axi_arprot_UNCONNECTED(11 downto 0),
      m_axi_arready(5) => xbar_to_m05_couplers_ARREADY,
      m_axi_arready(4) => xbar_to_m04_couplers_ARREADY,
      m_axi_arready(3) => xbar_to_m03_couplers_ARREADY(0),
      m_axi_arready(2) => xbar_to_m02_couplers_ARREADY(0),
      m_axi_arready(1) => xbar_to_m01_couplers_ARREADY(0),
      m_axi_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      m_axi_arvalid(5) => xbar_to_m05_couplers_ARVALID(5),
      m_axi_arvalid(4) => xbar_to_m04_couplers_ARVALID(4),
      m_axi_arvalid(3) => xbar_to_m03_couplers_ARVALID(3),
      m_axi_arvalid(2) => xbar_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(191 downto 160) => xbar_to_m05_couplers_AWADDR(191 downto 160),
      m_axi_awaddr(159 downto 128) => xbar_to_m04_couplers_AWADDR(159 downto 128),
      m_axi_awaddr(127 downto 96) => xbar_to_m03_couplers_AWADDR(127 downto 96),
      m_axi_awaddr(95 downto 64) => xbar_to_m02_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      m_axi_awprot(17 downto 15) => NLW_xbar_m_axi_awprot_UNCONNECTED(17 downto 15),
      m_axi_awprot(14 downto 12) => xbar_to_m04_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 0) => NLW_xbar_m_axi_awprot_UNCONNECTED(11 downto 0),
      m_axi_awready(5) => xbar_to_m05_couplers_AWREADY,
      m_axi_awready(4) => xbar_to_m04_couplers_AWREADY,
      m_axi_awready(3) => xbar_to_m03_couplers_AWREADY(0),
      m_axi_awready(2) => xbar_to_m02_couplers_AWREADY(0),
      m_axi_awready(1) => xbar_to_m01_couplers_AWREADY(0),
      m_axi_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      m_axi_awvalid(5) => xbar_to_m05_couplers_AWVALID(5),
      m_axi_awvalid(4) => xbar_to_m04_couplers_AWVALID(4),
      m_axi_awvalid(3) => xbar_to_m03_couplers_AWVALID(3),
      m_axi_awvalid(2) => xbar_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      m_axi_bready(5) => xbar_to_m05_couplers_BREADY(5),
      m_axi_bready(4) => xbar_to_m04_couplers_BREADY(4),
      m_axi_bready(3) => xbar_to_m03_couplers_BREADY(3),
      m_axi_bready(2) => xbar_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_m00_couplers_BREADY(0),
      m_axi_bresp(11 downto 10) => xbar_to_m05_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => xbar_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => xbar_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => xbar_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(5) => xbar_to_m05_couplers_BVALID,
      m_axi_bvalid(4) => xbar_to_m04_couplers_BVALID,
      m_axi_bvalid(3) => xbar_to_m03_couplers_BVALID(0),
      m_axi_bvalid(2) => xbar_to_m02_couplers_BVALID(0),
      m_axi_bvalid(1) => xbar_to_m01_couplers_BVALID(0),
      m_axi_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      m_axi_rdata(191 downto 160) => xbar_to_m05_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => xbar_to_m04_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => xbar_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => xbar_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => xbar_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rready(5) => xbar_to_m05_couplers_RREADY(5),
      m_axi_rready(4) => xbar_to_m04_couplers_RREADY(4),
      m_axi_rready(3) => xbar_to_m03_couplers_RREADY(3),
      m_axi_rready(2) => xbar_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_m00_couplers_RREADY(0),
      m_axi_rresp(11 downto 10) => xbar_to_m05_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => xbar_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => xbar_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => xbar_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(5) => xbar_to_m05_couplers_RVALID,
      m_axi_rvalid(4) => xbar_to_m04_couplers_RVALID,
      m_axi_rvalid(3) => xbar_to_m03_couplers_RVALID(0),
      m_axi_rvalid(2) => xbar_to_m02_couplers_RVALID(0),
      m_axi_rvalid(1) => xbar_to_m01_couplers_RVALID(0),
      m_axi_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      m_axi_wdata(191 downto 160) => xbar_to_m05_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => xbar_to_m04_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => xbar_to_m03_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => xbar_to_m02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => xbar_to_m01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wready(5) => xbar_to_m05_couplers_WREADY,
      m_axi_wready(4) => xbar_to_m04_couplers_WREADY,
      m_axi_wready(3) => xbar_to_m03_couplers_WREADY(0),
      m_axi_wready(2) => xbar_to_m02_couplers_WREADY(0),
      m_axi_wready(1) => xbar_to_m01_couplers_WREADY(0),
      m_axi_wready(0) => xbar_to_m00_couplers_WREADY(0),
      m_axi_wstrb(23 downto 20) => xbar_to_m05_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => xbar_to_m04_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(5) => xbar_to_m05_couplers_WVALID(5),
      m_axi_wvalid(4) => xbar_to_m04_couplers_WVALID(4),
      m_axi_wvalid(3) => xbar_to_m03_couplers_WVALID(3),
      m_axi_wvalid(2) => xbar_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_m00_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      s_axi_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY(0),
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY(0),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_microblaze_4_axi_periph_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_ACLK : in STD_LOGIC;
    M03_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_microblaze_4_axi_periph_0;

architecture STRUCTURE of design_1_microblaze_4_axi_periph_0 is
  component design_1_xbar_4 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component design_1_xbar_4;
  signal M00_ACLK_1 : STD_LOGIC;
  signal M00_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M01_ACLK_1 : STD_LOGIC;
  signal M01_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M02_ACLK_1 : STD_LOGIC;
  signal M02_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M03_ACLK_1 : STD_LOGIC;
  signal M03_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_ACLK_1 : STD_LOGIC;
  signal S00_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_4_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_4_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_4_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_4_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_4_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_4_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_4_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_4_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_microblaze_4_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_4_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_4_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_4_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_microblaze_4_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_4_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_4_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_4_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_microblaze_4_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_4_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_4_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_4_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_4_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_4_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_4_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_4_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_4_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_microblaze_4_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_4_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_4_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_4_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_microblaze_4_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_4_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_4_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_4_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_microblaze_4_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_4_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_4_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_4_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_4_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_4_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_4_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_4_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_4_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_microblaze_4_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_4_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_4_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_4_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_microblaze_4_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_4_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_4_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_4_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_microblaze_4_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_4_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_4_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_4_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_4_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_4_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_4_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_4_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_4_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_microblaze_4_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_4_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_4_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_4_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_microblaze_4_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_4_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_4_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_4_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_microblaze_4_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_periph_ACLK_net : STD_LOGIC;
  signal microblaze_4_axi_periph_ARESETN_net : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_periph_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_axi_periph_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_4_axi_periph_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_periph_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_periph_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_axi_periph_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_4_axi_periph_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_periph_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_periph_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_periph_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_4_axi_periph_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_periph_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_axi_periph_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_periph_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_4_axi_periph_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_periph_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_axi_periph_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_periph_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_4_axi_periph_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xbar_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_xbar_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  M00_ACLK_1 <= M00_ACLK;
  M00_ARESETN_1(0) <= M00_ARESETN(0);
  M00_AXI_araddr(31 downto 0) <= m00_couplers_to_microblaze_4_axi_periph_ARADDR(31 downto 0);
  M00_AXI_arvalid(0) <= m00_couplers_to_microblaze_4_axi_periph_ARVALID(0);
  M00_AXI_awaddr(31 downto 0) <= m00_couplers_to_microblaze_4_axi_periph_AWADDR(31 downto 0);
  M00_AXI_awvalid(0) <= m00_couplers_to_microblaze_4_axi_periph_AWVALID(0);
  M00_AXI_bready(0) <= m00_couplers_to_microblaze_4_axi_periph_BREADY(0);
  M00_AXI_rready(0) <= m00_couplers_to_microblaze_4_axi_periph_RREADY(0);
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_microblaze_4_axi_periph_WDATA(31 downto 0);
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_microblaze_4_axi_periph_WSTRB(3 downto 0);
  M00_AXI_wvalid(0) <= m00_couplers_to_microblaze_4_axi_periph_WVALID(0);
  M01_ACLK_1 <= M01_ACLK;
  M01_ARESETN_1(0) <= M01_ARESETN(0);
  M01_AXI_araddr(31 downto 0) <= m01_couplers_to_microblaze_4_axi_periph_ARADDR(31 downto 0);
  M01_AXI_arvalid(0) <= m01_couplers_to_microblaze_4_axi_periph_ARVALID(0);
  M01_AXI_awaddr(31 downto 0) <= m01_couplers_to_microblaze_4_axi_periph_AWADDR(31 downto 0);
  M01_AXI_awvalid(0) <= m01_couplers_to_microblaze_4_axi_periph_AWVALID(0);
  M01_AXI_bready(0) <= m01_couplers_to_microblaze_4_axi_periph_BREADY(0);
  M01_AXI_rready(0) <= m01_couplers_to_microblaze_4_axi_periph_RREADY(0);
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_microblaze_4_axi_periph_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_microblaze_4_axi_periph_WSTRB(3 downto 0);
  M01_AXI_wvalid(0) <= m01_couplers_to_microblaze_4_axi_periph_WVALID(0);
  M02_ACLK_1 <= M02_ACLK;
  M02_ARESETN_1(0) <= M02_ARESETN(0);
  M02_AXI_araddr(31 downto 0) <= m02_couplers_to_microblaze_4_axi_periph_ARADDR(31 downto 0);
  M02_AXI_arvalid(0) <= m02_couplers_to_microblaze_4_axi_periph_ARVALID(0);
  M02_AXI_awaddr(31 downto 0) <= m02_couplers_to_microblaze_4_axi_periph_AWADDR(31 downto 0);
  M02_AXI_awvalid(0) <= m02_couplers_to_microblaze_4_axi_periph_AWVALID(0);
  M02_AXI_bready(0) <= m02_couplers_to_microblaze_4_axi_periph_BREADY(0);
  M02_AXI_rready(0) <= m02_couplers_to_microblaze_4_axi_periph_RREADY(0);
  M02_AXI_wdata(31 downto 0) <= m02_couplers_to_microblaze_4_axi_periph_WDATA(31 downto 0);
  M02_AXI_wstrb(3 downto 0) <= m02_couplers_to_microblaze_4_axi_periph_WSTRB(3 downto 0);
  M02_AXI_wvalid(0) <= m02_couplers_to_microblaze_4_axi_periph_WVALID(0);
  M03_ACLK_1 <= M03_ACLK;
  M03_ARESETN_1(0) <= M03_ARESETN(0);
  M03_AXI_araddr(31 downto 0) <= m03_couplers_to_microblaze_4_axi_periph_ARADDR(31 downto 0);
  M03_AXI_arvalid(0) <= m03_couplers_to_microblaze_4_axi_periph_ARVALID(0);
  M03_AXI_awaddr(31 downto 0) <= m03_couplers_to_microblaze_4_axi_periph_AWADDR(31 downto 0);
  M03_AXI_awvalid(0) <= m03_couplers_to_microblaze_4_axi_periph_AWVALID(0);
  M03_AXI_bready(0) <= m03_couplers_to_microblaze_4_axi_periph_BREADY(0);
  M03_AXI_rready(0) <= m03_couplers_to_microblaze_4_axi_periph_RREADY(0);
  M03_AXI_wdata(31 downto 0) <= m03_couplers_to_microblaze_4_axi_periph_WDATA(31 downto 0);
  M03_AXI_wstrb(3 downto 0) <= m03_couplers_to_microblaze_4_axi_periph_WSTRB(3 downto 0);
  M03_AXI_wvalid(0) <= m03_couplers_to_microblaze_4_axi_periph_WVALID(0);
  S00_ACLK_1 <= S00_ACLK;
  S00_ARESETN_1(0) <= S00_ARESETN(0);
  S00_AXI_arready(0) <= microblaze_4_axi_periph_to_s00_couplers_ARREADY(0);
  S00_AXI_awready(0) <= microblaze_4_axi_periph_to_s00_couplers_AWREADY(0);
  S00_AXI_bresp(1 downto 0) <= microblaze_4_axi_periph_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid(0) <= microblaze_4_axi_periph_to_s00_couplers_BVALID(0);
  S00_AXI_rdata(31 downto 0) <= microblaze_4_axi_periph_to_s00_couplers_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= microblaze_4_axi_periph_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid(0) <= microblaze_4_axi_periph_to_s00_couplers_RVALID(0);
  S00_AXI_wready(0) <= microblaze_4_axi_periph_to_s00_couplers_WREADY(0);
  m00_couplers_to_microblaze_4_axi_periph_ARREADY(0) <= M00_AXI_arready(0);
  m00_couplers_to_microblaze_4_axi_periph_AWREADY(0) <= M00_AXI_awready(0);
  m00_couplers_to_microblaze_4_axi_periph_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_microblaze_4_axi_periph_BVALID(0) <= M00_AXI_bvalid(0);
  m00_couplers_to_microblaze_4_axi_periph_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_microblaze_4_axi_periph_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_microblaze_4_axi_periph_RVALID(0) <= M00_AXI_rvalid(0);
  m00_couplers_to_microblaze_4_axi_periph_WREADY(0) <= M00_AXI_wready(0);
  m01_couplers_to_microblaze_4_axi_periph_ARREADY(0) <= M01_AXI_arready(0);
  m01_couplers_to_microblaze_4_axi_periph_AWREADY(0) <= M01_AXI_awready(0);
  m01_couplers_to_microblaze_4_axi_periph_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_microblaze_4_axi_periph_BVALID(0) <= M01_AXI_bvalid(0);
  m01_couplers_to_microblaze_4_axi_periph_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_microblaze_4_axi_periph_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_microblaze_4_axi_periph_RVALID(0) <= M01_AXI_rvalid(0);
  m01_couplers_to_microblaze_4_axi_periph_WREADY(0) <= M01_AXI_wready(0);
  m02_couplers_to_microblaze_4_axi_periph_ARREADY(0) <= M02_AXI_arready(0);
  m02_couplers_to_microblaze_4_axi_periph_AWREADY(0) <= M02_AXI_awready(0);
  m02_couplers_to_microblaze_4_axi_periph_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_microblaze_4_axi_periph_BVALID(0) <= M02_AXI_bvalid(0);
  m02_couplers_to_microblaze_4_axi_periph_RDATA(31 downto 0) <= M02_AXI_rdata(31 downto 0);
  m02_couplers_to_microblaze_4_axi_periph_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_microblaze_4_axi_periph_RVALID(0) <= M02_AXI_rvalid(0);
  m02_couplers_to_microblaze_4_axi_periph_WREADY(0) <= M02_AXI_wready(0);
  m03_couplers_to_microblaze_4_axi_periph_ARREADY(0) <= M03_AXI_arready(0);
  m03_couplers_to_microblaze_4_axi_periph_AWREADY(0) <= M03_AXI_awready(0);
  m03_couplers_to_microblaze_4_axi_periph_BRESP(1 downto 0) <= M03_AXI_bresp(1 downto 0);
  m03_couplers_to_microblaze_4_axi_periph_BVALID(0) <= M03_AXI_bvalid(0);
  m03_couplers_to_microblaze_4_axi_periph_RDATA(31 downto 0) <= M03_AXI_rdata(31 downto 0);
  m03_couplers_to_microblaze_4_axi_periph_RRESP(1 downto 0) <= M03_AXI_rresp(1 downto 0);
  m03_couplers_to_microblaze_4_axi_periph_RVALID(0) <= M03_AXI_rvalid(0);
  m03_couplers_to_microblaze_4_axi_periph_WREADY(0) <= M03_AXI_wready(0);
  microblaze_4_axi_periph_ACLK_net <= ACLK;
  microblaze_4_axi_periph_ARESETN_net(0) <= ARESETN(0);
  microblaze_4_axi_periph_to_s00_couplers_ARADDR(31 downto 0) <= S00_AXI_araddr(31 downto 0);
  microblaze_4_axi_periph_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  microblaze_4_axi_periph_to_s00_couplers_ARVALID(0) <= S00_AXI_arvalid(0);
  microblaze_4_axi_periph_to_s00_couplers_AWADDR(31 downto 0) <= S00_AXI_awaddr(31 downto 0);
  microblaze_4_axi_periph_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  microblaze_4_axi_periph_to_s00_couplers_AWVALID(0) <= S00_AXI_awvalid(0);
  microblaze_4_axi_periph_to_s00_couplers_BREADY(0) <= S00_AXI_bready(0);
  microblaze_4_axi_periph_to_s00_couplers_RREADY(0) <= S00_AXI_rready(0);
  microblaze_4_axi_periph_to_s00_couplers_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  microblaze_4_axi_periph_to_s00_couplers_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  microblaze_4_axi_periph_to_s00_couplers_WVALID(0) <= S00_AXI_wvalid(0);
m00_couplers: entity work.m00_couplers_imp_1IH4NF4
     port map (
      M_ACLK => M00_ACLK_1,
      M_ARESETN(0) => M00_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m00_couplers_to_microblaze_4_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m00_couplers_to_microblaze_4_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m00_couplers_to_microblaze_4_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m00_couplers_to_microblaze_4_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m00_couplers_to_microblaze_4_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m00_couplers_to_microblaze_4_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m00_couplers_to_microblaze_4_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m00_couplers_to_microblaze_4_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m00_couplers_to_microblaze_4_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m00_couplers_to_microblaze_4_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m00_couplers_to_microblaze_4_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m00_couplers_to_microblaze_4_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m00_couplers_to_microblaze_4_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m00_couplers_to_microblaze_4_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m00_couplers_to_microblaze_4_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_microblaze_4_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m00_couplers_to_microblaze_4_axi_periph_WVALID(0),
      S_ACLK => microblaze_4_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_4_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      S_AXI_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      S_AXI_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      S_AXI_bready(0) => xbar_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => xbar_to_m00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => xbar_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_BXSMLT
     port map (
      M_ACLK => M01_ACLK_1,
      M_ARESETN(0) => M01_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m01_couplers_to_microblaze_4_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m01_couplers_to_microblaze_4_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m01_couplers_to_microblaze_4_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m01_couplers_to_microblaze_4_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m01_couplers_to_microblaze_4_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m01_couplers_to_microblaze_4_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m01_couplers_to_microblaze_4_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m01_couplers_to_microblaze_4_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m01_couplers_to_microblaze_4_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m01_couplers_to_microblaze_4_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m01_couplers_to_microblaze_4_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m01_couplers_to_microblaze_4_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m01_couplers_to_microblaze_4_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m01_couplers_to_microblaze_4_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m01_couplers_to_microblaze_4_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_microblaze_4_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m01_couplers_to_microblaze_4_axi_periph_WVALID(0),
      S_ACLK => microblaze_4_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_4_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      S_AXI_arready(0) => xbar_to_m01_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      S_AXI_awready(0) => xbar_to_m01_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m01_couplers_AWVALID(1),
      S_AXI_bready(0) => xbar_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m01_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m01_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m01_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m01_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => xbar_to_m01_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => xbar_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_1HOW64Z
     port map (
      M_ACLK => M02_ACLK_1,
      M_ARESETN(0) => M02_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m02_couplers_to_microblaze_4_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m02_couplers_to_microblaze_4_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m02_couplers_to_microblaze_4_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m02_couplers_to_microblaze_4_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m02_couplers_to_microblaze_4_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m02_couplers_to_microblaze_4_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m02_couplers_to_microblaze_4_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m02_couplers_to_microblaze_4_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m02_couplers_to_microblaze_4_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m02_couplers_to_microblaze_4_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m02_couplers_to_microblaze_4_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m02_couplers_to_microblaze_4_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m02_couplers_to_microblaze_4_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m02_couplers_to_microblaze_4_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m02_couplers_to_microblaze_4_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m02_couplers_to_microblaze_4_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m02_couplers_to_microblaze_4_axi_periph_WVALID(0),
      S_ACLK => microblaze_4_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_4_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m02_couplers_ARADDR(95 downto 64),
      S_AXI_arready(0) => xbar_to_m02_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => xbar_to_m02_couplers_AWADDR(95 downto 64),
      S_AXI_awready(0) => xbar_to_m02_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m02_couplers_AWVALID(2),
      S_AXI_bready(0) => xbar_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m02_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m02_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m02_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m02_couplers_WDATA(95 downto 64),
      S_AXI_wready(0) => xbar_to_m02_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid(0) => xbar_to_m02_couplers_WVALID(2)
    );
m03_couplers: entity work.m03_couplers_imp_CZQ38Y
     port map (
      M_ACLK => M03_ACLK_1,
      M_ARESETN(0) => M03_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m03_couplers_to_microblaze_4_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m03_couplers_to_microblaze_4_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m03_couplers_to_microblaze_4_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m03_couplers_to_microblaze_4_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m03_couplers_to_microblaze_4_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m03_couplers_to_microblaze_4_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m03_couplers_to_microblaze_4_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m03_couplers_to_microblaze_4_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m03_couplers_to_microblaze_4_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m03_couplers_to_microblaze_4_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m03_couplers_to_microblaze_4_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m03_couplers_to_microblaze_4_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m03_couplers_to_microblaze_4_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m03_couplers_to_microblaze_4_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m03_couplers_to_microblaze_4_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m03_couplers_to_microblaze_4_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m03_couplers_to_microblaze_4_axi_periph_WVALID(0),
      S_ACLK => microblaze_4_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_4_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m03_couplers_ARADDR(127 downto 96),
      S_AXI_arready(0) => xbar_to_m03_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m03_couplers_ARVALID(3),
      S_AXI_awaddr(31 downto 0) => xbar_to_m03_couplers_AWADDR(127 downto 96),
      S_AXI_awready(0) => xbar_to_m03_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m03_couplers_AWVALID(3),
      S_AXI_bready(0) => xbar_to_m03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => xbar_to_m03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m03_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m03_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => xbar_to_m03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m03_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m03_couplers_WDATA(127 downto 96),
      S_AXI_wready(0) => xbar_to_m03_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid(0) => xbar_to_m03_couplers_WVALID(3)
    );
s00_couplers: entity work.s00_couplers_imp_H1I6Z6
     port map (
      M_ACLK => microblaze_4_axi_periph_ACLK_net,
      M_ARESETN(0) => microblaze_4_axi_periph_ARESETN_net(0),
      M_AXI_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      M_AXI_bready(0) => s00_couplers_to_xbar_BREADY(0),
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      M_AXI_rready(0) => s00_couplers_to_xbar_RREADY(0),
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wready(0) => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => s00_couplers_to_xbar_WVALID(0),
      S_ACLK => S00_ACLK_1,
      S_ARESETN(0) => S00_ARESETN_1(0),
      S_AXI_araddr(31 downto 0) => microblaze_4_axi_periph_to_s00_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => microblaze_4_axi_periph_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => microblaze_4_axi_periph_to_s00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => microblaze_4_axi_periph_to_s00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => microblaze_4_axi_periph_to_s00_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => microblaze_4_axi_periph_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => microblaze_4_axi_periph_to_s00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => microblaze_4_axi_periph_to_s00_couplers_AWVALID(0),
      S_AXI_bready(0) => microblaze_4_axi_periph_to_s00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => microblaze_4_axi_periph_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => microblaze_4_axi_periph_to_s00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => microblaze_4_axi_periph_to_s00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => microblaze_4_axi_periph_to_s00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => microblaze_4_axi_periph_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => microblaze_4_axi_periph_to_s00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => microblaze_4_axi_periph_to_s00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => microblaze_4_axi_periph_to_s00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => microblaze_4_axi_periph_to_s00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => microblaze_4_axi_periph_to_s00_couplers_WVALID(0)
    );
xbar: component design_1_xbar_4
     port map (
      aclk => microblaze_4_axi_periph_ACLK_net,
      aresetn => microblaze_4_axi_periph_ARESETN_net(0),
      m_axi_araddr(127 downto 96) => xbar_to_m03_couplers_ARADDR(127 downto 96),
      m_axi_araddr(95 downto 64) => xbar_to_m02_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      m_axi_arprot(11 downto 0) => NLW_xbar_m_axi_arprot_UNCONNECTED(11 downto 0),
      m_axi_arready(3) => xbar_to_m03_couplers_ARREADY(0),
      m_axi_arready(2) => xbar_to_m02_couplers_ARREADY(0),
      m_axi_arready(1) => xbar_to_m01_couplers_ARREADY(0),
      m_axi_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      m_axi_arvalid(3) => xbar_to_m03_couplers_ARVALID(3),
      m_axi_arvalid(2) => xbar_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(127 downto 96) => xbar_to_m03_couplers_AWADDR(127 downto 96),
      m_axi_awaddr(95 downto 64) => xbar_to_m02_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      m_axi_awprot(11 downto 0) => NLW_xbar_m_axi_awprot_UNCONNECTED(11 downto 0),
      m_axi_awready(3) => xbar_to_m03_couplers_AWREADY(0),
      m_axi_awready(2) => xbar_to_m02_couplers_AWREADY(0),
      m_axi_awready(1) => xbar_to_m01_couplers_AWREADY(0),
      m_axi_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      m_axi_awvalid(3) => xbar_to_m03_couplers_AWVALID(3),
      m_axi_awvalid(2) => xbar_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      m_axi_bready(3) => xbar_to_m03_couplers_BREADY(3),
      m_axi_bready(2) => xbar_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_m00_couplers_BREADY(0),
      m_axi_bresp(7 downto 6) => xbar_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => xbar_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(3) => xbar_to_m03_couplers_BVALID(0),
      m_axi_bvalid(2) => xbar_to_m02_couplers_BVALID(0),
      m_axi_bvalid(1) => xbar_to_m01_couplers_BVALID(0),
      m_axi_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      m_axi_rdata(127 downto 96) => xbar_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => xbar_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => xbar_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rready(3) => xbar_to_m03_couplers_RREADY(3),
      m_axi_rready(2) => xbar_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_m00_couplers_RREADY(0),
      m_axi_rresp(7 downto 6) => xbar_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => xbar_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(3) => xbar_to_m03_couplers_RVALID(0),
      m_axi_rvalid(2) => xbar_to_m02_couplers_RVALID(0),
      m_axi_rvalid(1) => xbar_to_m01_couplers_RVALID(0),
      m_axi_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      m_axi_wdata(127 downto 96) => xbar_to_m03_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => xbar_to_m02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => xbar_to_m01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wready(3) => xbar_to_m03_couplers_WREADY(0),
      m_axi_wready(2) => xbar_to_m02_couplers_WREADY(0),
      m_axi_wready(1) => xbar_to_m01_couplers_WREADY(0),
      m_axi_wready(0) => xbar_to_m00_couplers_WREADY(0),
      m_axi_wstrb(15 downto 12) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(3) => xbar_to_m03_couplers_WVALID(3),
      m_axi_wvalid(2) => xbar_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_m00_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      s_axi_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY(0),
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY(0),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_microblaze_5_axi_periph_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_ACLK : in STD_LOGIC;
    M03_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_microblaze_5_axi_periph_0;

architecture STRUCTURE of design_1_microblaze_5_axi_periph_0 is
  component design_1_xbar_5 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component design_1_xbar_5;
  signal M00_ACLK_1 : STD_LOGIC;
  signal M00_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M01_ACLK_1 : STD_LOGIC;
  signal M01_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M02_ACLK_1 : STD_LOGIC;
  signal M02_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M03_ACLK_1 : STD_LOGIC;
  signal M03_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_ACLK_1 : STD_LOGIC;
  signal S00_ARESETN_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_5_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_5_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_5_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_5_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_5_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_5_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_5_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_5_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_microblaze_5_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_5_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_5_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_5_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_microblaze_5_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_5_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_microblaze_5_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_microblaze_5_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_microblaze_5_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_5_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_5_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_5_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_5_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_5_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_5_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_5_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_5_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_microblaze_5_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_5_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_5_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_5_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_microblaze_5_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_5_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_microblaze_5_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_microblaze_5_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_microblaze_5_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_5_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_5_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_5_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_5_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_5_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_5_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_5_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_5_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_microblaze_5_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_5_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_5_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_5_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_microblaze_5_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_5_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_microblaze_5_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_microblaze_5_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_microblaze_5_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_5_axi_periph_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_5_axi_periph_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_5_axi_periph_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_5_axi_periph_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_5_axi_periph_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_5_axi_periph_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_5_axi_periph_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_5_axi_periph_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_microblaze_5_axi_periph_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_5_axi_periph_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_5_axi_periph_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_5_axi_periph_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_microblaze_5_axi_periph_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_5_axi_periph_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_microblaze_5_axi_periph_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_microblaze_5_axi_periph_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_microblaze_5_axi_periph_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_periph_ACLK_net : STD_LOGIC;
  signal microblaze_5_axi_periph_ARESETN_net : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_periph_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_axi_periph_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_5_axi_periph_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_periph_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_periph_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_axi_periph_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_5_axi_periph_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_periph_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_periph_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_periph_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_5_axi_periph_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_periph_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_axi_periph_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_periph_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_5_axi_periph_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_periph_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_axi_periph_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_periph_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_5_axi_periph_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xbar_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_xbar_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  M00_ACLK_1 <= M00_ACLK;
  M00_ARESETN_1(0) <= M00_ARESETN(0);
  M00_AXI_araddr(31 downto 0) <= m00_couplers_to_microblaze_5_axi_periph_ARADDR(31 downto 0);
  M00_AXI_arvalid(0) <= m00_couplers_to_microblaze_5_axi_periph_ARVALID(0);
  M00_AXI_awaddr(31 downto 0) <= m00_couplers_to_microblaze_5_axi_periph_AWADDR(31 downto 0);
  M00_AXI_awvalid(0) <= m00_couplers_to_microblaze_5_axi_periph_AWVALID(0);
  M00_AXI_bready(0) <= m00_couplers_to_microblaze_5_axi_periph_BREADY(0);
  M00_AXI_rready(0) <= m00_couplers_to_microblaze_5_axi_periph_RREADY(0);
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_microblaze_5_axi_periph_WDATA(31 downto 0);
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_microblaze_5_axi_periph_WSTRB(3 downto 0);
  M00_AXI_wvalid(0) <= m00_couplers_to_microblaze_5_axi_periph_WVALID(0);
  M01_ACLK_1 <= M01_ACLK;
  M01_ARESETN_1(0) <= M01_ARESETN(0);
  M01_AXI_araddr(31 downto 0) <= m01_couplers_to_microblaze_5_axi_periph_ARADDR(31 downto 0);
  M01_AXI_arvalid(0) <= m01_couplers_to_microblaze_5_axi_periph_ARVALID(0);
  M01_AXI_awaddr(31 downto 0) <= m01_couplers_to_microblaze_5_axi_periph_AWADDR(31 downto 0);
  M01_AXI_awvalid(0) <= m01_couplers_to_microblaze_5_axi_periph_AWVALID(0);
  M01_AXI_bready(0) <= m01_couplers_to_microblaze_5_axi_periph_BREADY(0);
  M01_AXI_rready(0) <= m01_couplers_to_microblaze_5_axi_periph_RREADY(0);
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_microblaze_5_axi_periph_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_microblaze_5_axi_periph_WSTRB(3 downto 0);
  M01_AXI_wvalid(0) <= m01_couplers_to_microblaze_5_axi_periph_WVALID(0);
  M02_ACLK_1 <= M02_ACLK;
  M02_ARESETN_1(0) <= M02_ARESETN(0);
  M02_AXI_araddr(31 downto 0) <= m02_couplers_to_microblaze_5_axi_periph_ARADDR(31 downto 0);
  M02_AXI_arvalid(0) <= m02_couplers_to_microblaze_5_axi_periph_ARVALID(0);
  M02_AXI_awaddr(31 downto 0) <= m02_couplers_to_microblaze_5_axi_periph_AWADDR(31 downto 0);
  M02_AXI_awvalid(0) <= m02_couplers_to_microblaze_5_axi_periph_AWVALID(0);
  M02_AXI_bready(0) <= m02_couplers_to_microblaze_5_axi_periph_BREADY(0);
  M02_AXI_rready(0) <= m02_couplers_to_microblaze_5_axi_periph_RREADY(0);
  M02_AXI_wdata(31 downto 0) <= m02_couplers_to_microblaze_5_axi_periph_WDATA(31 downto 0);
  M02_AXI_wstrb(3 downto 0) <= m02_couplers_to_microblaze_5_axi_periph_WSTRB(3 downto 0);
  M02_AXI_wvalid(0) <= m02_couplers_to_microblaze_5_axi_periph_WVALID(0);
  M03_ACLK_1 <= M03_ACLK;
  M03_ARESETN_1(0) <= M03_ARESETN(0);
  M03_AXI_araddr(31 downto 0) <= m03_couplers_to_microblaze_5_axi_periph_ARADDR(31 downto 0);
  M03_AXI_arvalid(0) <= m03_couplers_to_microblaze_5_axi_periph_ARVALID(0);
  M03_AXI_awaddr(31 downto 0) <= m03_couplers_to_microblaze_5_axi_periph_AWADDR(31 downto 0);
  M03_AXI_awvalid(0) <= m03_couplers_to_microblaze_5_axi_periph_AWVALID(0);
  M03_AXI_bready(0) <= m03_couplers_to_microblaze_5_axi_periph_BREADY(0);
  M03_AXI_rready(0) <= m03_couplers_to_microblaze_5_axi_periph_RREADY(0);
  M03_AXI_wdata(31 downto 0) <= m03_couplers_to_microblaze_5_axi_periph_WDATA(31 downto 0);
  M03_AXI_wstrb(3 downto 0) <= m03_couplers_to_microblaze_5_axi_periph_WSTRB(3 downto 0);
  M03_AXI_wvalid(0) <= m03_couplers_to_microblaze_5_axi_periph_WVALID(0);
  S00_ACLK_1 <= S00_ACLK;
  S00_ARESETN_1(0) <= S00_ARESETN(0);
  S00_AXI_arready(0) <= microblaze_5_axi_periph_to_s00_couplers_ARREADY(0);
  S00_AXI_awready(0) <= microblaze_5_axi_periph_to_s00_couplers_AWREADY(0);
  S00_AXI_bresp(1 downto 0) <= microblaze_5_axi_periph_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid(0) <= microblaze_5_axi_periph_to_s00_couplers_BVALID(0);
  S00_AXI_rdata(31 downto 0) <= microblaze_5_axi_periph_to_s00_couplers_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= microblaze_5_axi_periph_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid(0) <= microblaze_5_axi_periph_to_s00_couplers_RVALID(0);
  S00_AXI_wready(0) <= microblaze_5_axi_periph_to_s00_couplers_WREADY(0);
  m00_couplers_to_microblaze_5_axi_periph_ARREADY(0) <= M00_AXI_arready(0);
  m00_couplers_to_microblaze_5_axi_periph_AWREADY(0) <= M00_AXI_awready(0);
  m00_couplers_to_microblaze_5_axi_periph_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_microblaze_5_axi_periph_BVALID(0) <= M00_AXI_bvalid(0);
  m00_couplers_to_microblaze_5_axi_periph_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_microblaze_5_axi_periph_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_microblaze_5_axi_periph_RVALID(0) <= M00_AXI_rvalid(0);
  m00_couplers_to_microblaze_5_axi_periph_WREADY(0) <= M00_AXI_wready(0);
  m01_couplers_to_microblaze_5_axi_periph_ARREADY(0) <= M01_AXI_arready(0);
  m01_couplers_to_microblaze_5_axi_periph_AWREADY(0) <= M01_AXI_awready(0);
  m01_couplers_to_microblaze_5_axi_periph_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_microblaze_5_axi_periph_BVALID(0) <= M01_AXI_bvalid(0);
  m01_couplers_to_microblaze_5_axi_periph_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_microblaze_5_axi_periph_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_microblaze_5_axi_periph_RVALID(0) <= M01_AXI_rvalid(0);
  m01_couplers_to_microblaze_5_axi_periph_WREADY(0) <= M01_AXI_wready(0);
  m02_couplers_to_microblaze_5_axi_periph_ARREADY(0) <= M02_AXI_arready(0);
  m02_couplers_to_microblaze_5_axi_periph_AWREADY(0) <= M02_AXI_awready(0);
  m02_couplers_to_microblaze_5_axi_periph_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_microblaze_5_axi_periph_BVALID(0) <= M02_AXI_bvalid(0);
  m02_couplers_to_microblaze_5_axi_periph_RDATA(31 downto 0) <= M02_AXI_rdata(31 downto 0);
  m02_couplers_to_microblaze_5_axi_periph_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_microblaze_5_axi_periph_RVALID(0) <= M02_AXI_rvalid(0);
  m02_couplers_to_microblaze_5_axi_periph_WREADY(0) <= M02_AXI_wready(0);
  m03_couplers_to_microblaze_5_axi_periph_ARREADY(0) <= M03_AXI_arready(0);
  m03_couplers_to_microblaze_5_axi_periph_AWREADY(0) <= M03_AXI_awready(0);
  m03_couplers_to_microblaze_5_axi_periph_BRESP(1 downto 0) <= M03_AXI_bresp(1 downto 0);
  m03_couplers_to_microblaze_5_axi_periph_BVALID(0) <= M03_AXI_bvalid(0);
  m03_couplers_to_microblaze_5_axi_periph_RDATA(31 downto 0) <= M03_AXI_rdata(31 downto 0);
  m03_couplers_to_microblaze_5_axi_periph_RRESP(1 downto 0) <= M03_AXI_rresp(1 downto 0);
  m03_couplers_to_microblaze_5_axi_periph_RVALID(0) <= M03_AXI_rvalid(0);
  m03_couplers_to_microblaze_5_axi_periph_WREADY(0) <= M03_AXI_wready(0);
  microblaze_5_axi_periph_ACLK_net <= ACLK;
  microblaze_5_axi_periph_ARESETN_net(0) <= ARESETN(0);
  microblaze_5_axi_periph_to_s00_couplers_ARADDR(31 downto 0) <= S00_AXI_araddr(31 downto 0);
  microblaze_5_axi_periph_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  microblaze_5_axi_periph_to_s00_couplers_ARVALID(0) <= S00_AXI_arvalid(0);
  microblaze_5_axi_periph_to_s00_couplers_AWADDR(31 downto 0) <= S00_AXI_awaddr(31 downto 0);
  microblaze_5_axi_periph_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  microblaze_5_axi_periph_to_s00_couplers_AWVALID(0) <= S00_AXI_awvalid(0);
  microblaze_5_axi_periph_to_s00_couplers_BREADY(0) <= S00_AXI_bready(0);
  microblaze_5_axi_periph_to_s00_couplers_RREADY(0) <= S00_AXI_rready(0);
  microblaze_5_axi_periph_to_s00_couplers_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  microblaze_5_axi_periph_to_s00_couplers_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  microblaze_5_axi_periph_to_s00_couplers_WVALID(0) <= S00_AXI_wvalid(0);
m00_couplers: entity work.m00_couplers_imp_1VBSD43
     port map (
      M_ACLK => M00_ACLK_1,
      M_ARESETN(0) => M00_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m00_couplers_to_microblaze_5_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m00_couplers_to_microblaze_5_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m00_couplers_to_microblaze_5_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m00_couplers_to_microblaze_5_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m00_couplers_to_microblaze_5_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m00_couplers_to_microblaze_5_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m00_couplers_to_microblaze_5_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m00_couplers_to_microblaze_5_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m00_couplers_to_microblaze_5_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m00_couplers_to_microblaze_5_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m00_couplers_to_microblaze_5_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m00_couplers_to_microblaze_5_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m00_couplers_to_microblaze_5_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m00_couplers_to_microblaze_5_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m00_couplers_to_microblaze_5_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_microblaze_5_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m00_couplers_to_microblaze_5_axi_periph_WVALID(0),
      S_ACLK => microblaze_5_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_5_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      S_AXI_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      S_AXI_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      S_AXI_bready(0) => xbar_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => xbar_to_m00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => xbar_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_8B9EV6
     port map (
      M_ACLK => M01_ACLK_1,
      M_ARESETN(0) => M01_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m01_couplers_to_microblaze_5_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m01_couplers_to_microblaze_5_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m01_couplers_to_microblaze_5_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m01_couplers_to_microblaze_5_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m01_couplers_to_microblaze_5_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m01_couplers_to_microblaze_5_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m01_couplers_to_microblaze_5_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m01_couplers_to_microblaze_5_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m01_couplers_to_microblaze_5_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m01_couplers_to_microblaze_5_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m01_couplers_to_microblaze_5_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m01_couplers_to_microblaze_5_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m01_couplers_to_microblaze_5_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m01_couplers_to_microblaze_5_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m01_couplers_to_microblaze_5_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_microblaze_5_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m01_couplers_to_microblaze_5_axi_periph_WVALID(0),
      S_ACLK => microblaze_5_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_5_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      S_AXI_arready(0) => xbar_to_m01_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      S_AXI_awready(0) => xbar_to_m01_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m01_couplers_AWVALID(1),
      S_AXI_bready(0) => xbar_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m01_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m01_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m01_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m01_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => xbar_to_m01_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => xbar_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_1WNPSKG
     port map (
      M_ACLK => M02_ACLK_1,
      M_ARESETN(0) => M02_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m02_couplers_to_microblaze_5_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m02_couplers_to_microblaze_5_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m02_couplers_to_microblaze_5_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m02_couplers_to_microblaze_5_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m02_couplers_to_microblaze_5_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m02_couplers_to_microblaze_5_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m02_couplers_to_microblaze_5_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m02_couplers_to_microblaze_5_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m02_couplers_to_microblaze_5_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m02_couplers_to_microblaze_5_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m02_couplers_to_microblaze_5_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m02_couplers_to_microblaze_5_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m02_couplers_to_microblaze_5_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m02_couplers_to_microblaze_5_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m02_couplers_to_microblaze_5_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m02_couplers_to_microblaze_5_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m02_couplers_to_microblaze_5_axi_periph_WVALID(0),
      S_ACLK => microblaze_5_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_5_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m02_couplers_ARADDR(95 downto 64),
      S_AXI_arready(0) => xbar_to_m02_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => xbar_to_m02_couplers_AWADDR(95 downto 64),
      S_AXI_awready(0) => xbar_to_m02_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m02_couplers_AWVALID(2),
      S_AXI_bready(0) => xbar_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m02_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m02_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m02_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m02_couplers_WDATA(95 downto 64),
      S_AXI_wready(0) => xbar_to_m02_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid(0) => xbar_to_m02_couplers_WVALID(2)
    );
m03_couplers: entity work.m03_couplers_imp_6P1S01
     port map (
      M_ACLK => M03_ACLK_1,
      M_ARESETN(0) => M03_ARESETN_1(0),
      M_AXI_araddr(31 downto 0) => m03_couplers_to_microblaze_5_axi_periph_ARADDR(31 downto 0),
      M_AXI_arready(0) => m03_couplers_to_microblaze_5_axi_periph_ARREADY(0),
      M_AXI_arvalid(0) => m03_couplers_to_microblaze_5_axi_periph_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m03_couplers_to_microblaze_5_axi_periph_AWADDR(31 downto 0),
      M_AXI_awready(0) => m03_couplers_to_microblaze_5_axi_periph_AWREADY(0),
      M_AXI_awvalid(0) => m03_couplers_to_microblaze_5_axi_periph_AWVALID(0),
      M_AXI_bready(0) => m03_couplers_to_microblaze_5_axi_periph_BREADY(0),
      M_AXI_bresp(1 downto 0) => m03_couplers_to_microblaze_5_axi_periph_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m03_couplers_to_microblaze_5_axi_periph_BVALID(0),
      M_AXI_rdata(31 downto 0) => m03_couplers_to_microblaze_5_axi_periph_RDATA(31 downto 0),
      M_AXI_rready(0) => m03_couplers_to_microblaze_5_axi_periph_RREADY(0),
      M_AXI_rresp(1 downto 0) => m03_couplers_to_microblaze_5_axi_periph_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m03_couplers_to_microblaze_5_axi_periph_RVALID(0),
      M_AXI_wdata(31 downto 0) => m03_couplers_to_microblaze_5_axi_periph_WDATA(31 downto 0),
      M_AXI_wready(0) => m03_couplers_to_microblaze_5_axi_periph_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m03_couplers_to_microblaze_5_axi_periph_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m03_couplers_to_microblaze_5_axi_periph_WVALID(0),
      S_ACLK => microblaze_5_axi_periph_ACLK_net,
      S_ARESETN(0) => microblaze_5_axi_periph_ARESETN_net(0),
      S_AXI_araddr(31 downto 0) => xbar_to_m03_couplers_ARADDR(127 downto 96),
      S_AXI_arready(0) => xbar_to_m03_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_m03_couplers_ARVALID(3),
      S_AXI_awaddr(31 downto 0) => xbar_to_m03_couplers_AWADDR(127 downto 96),
      S_AXI_awready(0) => xbar_to_m03_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_m03_couplers_AWVALID(3),
      S_AXI_bready(0) => xbar_to_m03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => xbar_to_m03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m03_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m03_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_m03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => xbar_to_m03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m03_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m03_couplers_WDATA(127 downto 96),
      S_AXI_wready(0) => xbar_to_m03_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid(0) => xbar_to_m03_couplers_WVALID(3)
    );
s00_couplers: entity work.s00_couplers_imp_37VPY9
     port map (
      M_ACLK => microblaze_5_axi_periph_ACLK_net,
      M_ARESETN(0) => microblaze_5_axi_periph_ARESETN_net(0),
      M_AXI_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      M_AXI_bready(0) => s00_couplers_to_xbar_BREADY(0),
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      M_AXI_rready(0) => s00_couplers_to_xbar_RREADY(0),
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wready(0) => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => s00_couplers_to_xbar_WVALID(0),
      S_ACLK => S00_ACLK_1,
      S_ARESETN(0) => S00_ARESETN_1(0),
      S_AXI_araddr(31 downto 0) => microblaze_5_axi_periph_to_s00_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => microblaze_5_axi_periph_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => microblaze_5_axi_periph_to_s00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => microblaze_5_axi_periph_to_s00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => microblaze_5_axi_periph_to_s00_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => microblaze_5_axi_periph_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => microblaze_5_axi_periph_to_s00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => microblaze_5_axi_periph_to_s00_couplers_AWVALID(0),
      S_AXI_bready(0) => microblaze_5_axi_periph_to_s00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => microblaze_5_axi_periph_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => microblaze_5_axi_periph_to_s00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => microblaze_5_axi_periph_to_s00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => microblaze_5_axi_periph_to_s00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => microblaze_5_axi_periph_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => microblaze_5_axi_periph_to_s00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => microblaze_5_axi_periph_to_s00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => microblaze_5_axi_periph_to_s00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => microblaze_5_axi_periph_to_s00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => microblaze_5_axi_periph_to_s00_couplers_WVALID(0)
    );
xbar: component design_1_xbar_5
     port map (
      aclk => microblaze_5_axi_periph_ACLK_net,
      aresetn => microblaze_5_axi_periph_ARESETN_net(0),
      m_axi_araddr(127 downto 96) => xbar_to_m03_couplers_ARADDR(127 downto 96),
      m_axi_araddr(95 downto 64) => xbar_to_m02_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => xbar_to_m01_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => xbar_to_m00_couplers_ARADDR(31 downto 0),
      m_axi_arprot(11 downto 0) => NLW_xbar_m_axi_arprot_UNCONNECTED(11 downto 0),
      m_axi_arready(3) => xbar_to_m03_couplers_ARREADY(0),
      m_axi_arready(2) => xbar_to_m02_couplers_ARREADY(0),
      m_axi_arready(1) => xbar_to_m01_couplers_ARREADY(0),
      m_axi_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      m_axi_arvalid(3) => xbar_to_m03_couplers_ARVALID(3),
      m_axi_arvalid(2) => xbar_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(127 downto 96) => xbar_to_m03_couplers_AWADDR(127 downto 96),
      m_axi_awaddr(95 downto 64) => xbar_to_m02_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => xbar_to_m01_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => xbar_to_m00_couplers_AWADDR(31 downto 0),
      m_axi_awprot(11 downto 0) => NLW_xbar_m_axi_awprot_UNCONNECTED(11 downto 0),
      m_axi_awready(3) => xbar_to_m03_couplers_AWREADY(0),
      m_axi_awready(2) => xbar_to_m02_couplers_AWREADY(0),
      m_axi_awready(1) => xbar_to_m01_couplers_AWREADY(0),
      m_axi_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      m_axi_awvalid(3) => xbar_to_m03_couplers_AWVALID(3),
      m_axi_awvalid(2) => xbar_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      m_axi_bready(3) => xbar_to_m03_couplers_BREADY(3),
      m_axi_bready(2) => xbar_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_m00_couplers_BREADY(0),
      m_axi_bresp(7 downto 6) => xbar_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => xbar_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(3) => xbar_to_m03_couplers_BVALID(0),
      m_axi_bvalid(2) => xbar_to_m02_couplers_BVALID(0),
      m_axi_bvalid(1) => xbar_to_m01_couplers_BVALID(0),
      m_axi_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      m_axi_rdata(127 downto 96) => xbar_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => xbar_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => xbar_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rready(3) => xbar_to_m03_couplers_RREADY(3),
      m_axi_rready(2) => xbar_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_m00_couplers_RREADY(0),
      m_axi_rresp(7 downto 6) => xbar_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => xbar_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(3) => xbar_to_m03_couplers_RVALID(0),
      m_axi_rvalid(2) => xbar_to_m02_couplers_RVALID(0),
      m_axi_rvalid(1) => xbar_to_m01_couplers_RVALID(0),
      m_axi_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      m_axi_wdata(127 downto 96) => xbar_to_m03_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => xbar_to_m02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => xbar_to_m01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wready(3) => xbar_to_m03_couplers_WREADY(0),
      m_axi_wready(2) => xbar_to_m02_couplers_WREADY(0),
      m_axi_wready(1) => xbar_to_m01_couplers_WREADY(0),
      m_axi_wready(0) => xbar_to_m00_couplers_WREADY(0),
      m_axi_wstrb(15 downto 12) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(3) => xbar_to_m03_couplers_WVALID(3),
      m_axi_wvalid(2) => xbar_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_m00_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      s_axi_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY(0),
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY(0),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1 is
  port (
    clock_rtl : in STD_LOGIC;
    gpio_rtl : out STD_LOGIC_VECTOR ( 1 to 1 );
    gpio_rtl1 : out STD_LOGIC_VECTOR ( 1 to 1 );
    reset_rtl : in STD_LOGIC;
    reset_rtl_0 : in STD_LOGIC;
    uart_rtl_rxd : in STD_LOGIC;
    uart_rtl_txd : out STD_LOGIC_VECTOR ( 1 to 1 )
  );
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of design_1 : entity is "design_1,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=design_1,x_ipVersion=1.00.a,x_ipLanguage=VHDL,numBlks=141,numReposBlks=93,numNonXlnxBlks=9,numHierBlks=48,maxHierDepth=1,da_axi4_cnt=12,da_board_cnt=8,da_mb_cnt=7,synth_mode=Global}";
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of design_1 : entity is "design_1.hwdef";
end design_1;

architecture STRUCTURE of design_1 is
  component design_1_axi_uartlite_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    rx : in STD_LOGIC;
    tx : out STD_LOGIC
  );
  end component design_1_axi_uartlite_0_0;
  component design_1_microblaze_0_axi_intc_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    intr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    processor_clk : in STD_LOGIC;
    processor_rst : in STD_LOGIC;
    irq : out STD_LOGIC;
    processor_ack : in STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt_address : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_microblaze_0_axi_intc_0;
  component design_1_microblaze_0_xlconcat_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component design_1_microblaze_0_xlconcat_0;
  component design_1_mdm_1_0 is
  port (
    Debug_SYS_Rst : out STD_LOGIC;
    Dbg_Clk_0 : out STD_LOGIC;
    Dbg_TDI_0 : out STD_LOGIC;
    Dbg_TDO_0 : in STD_LOGIC;
    Dbg_Reg_En_0 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_0 : out STD_LOGIC;
    Dbg_Shift_0 : out STD_LOGIC;
    Dbg_Update_0 : out STD_LOGIC;
    Dbg_Rst_0 : out STD_LOGIC;
    Dbg_Clk_1 : out STD_LOGIC;
    Dbg_TDI_1 : out STD_LOGIC;
    Dbg_TDO_1 : in STD_LOGIC;
    Dbg_Reg_En_1 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_1 : out STD_LOGIC;
    Dbg_Shift_1 : out STD_LOGIC;
    Dbg_Update_1 : out STD_LOGIC;
    Dbg_Rst_1 : out STD_LOGIC;
    Dbg_Clk_2 : out STD_LOGIC;
    Dbg_TDI_2 : out STD_LOGIC;
    Dbg_TDO_2 : in STD_LOGIC;
    Dbg_Reg_En_2 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_2 : out STD_LOGIC;
    Dbg_Shift_2 : out STD_LOGIC;
    Dbg_Update_2 : out STD_LOGIC;
    Dbg_Rst_2 : out STD_LOGIC;
    Dbg_Clk_3 : out STD_LOGIC;
    Dbg_TDI_3 : out STD_LOGIC;
    Dbg_TDO_3 : in STD_LOGIC;
    Dbg_Reg_En_3 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_3 : out STD_LOGIC;
    Dbg_Shift_3 : out STD_LOGIC;
    Dbg_Update_3 : out STD_LOGIC;
    Dbg_Rst_3 : out STD_LOGIC;
    Dbg_Clk_4 : out STD_LOGIC;
    Dbg_TDI_4 : out STD_LOGIC;
    Dbg_TDO_4 : in STD_LOGIC;
    Dbg_Reg_En_4 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_4 : out STD_LOGIC;
    Dbg_Shift_4 : out STD_LOGIC;
    Dbg_Update_4 : out STD_LOGIC;
    Dbg_Rst_4 : out STD_LOGIC;
    Dbg_Clk_5 : out STD_LOGIC;
    Dbg_TDI_5 : out STD_LOGIC;
    Dbg_TDO_5 : in STD_LOGIC;
    Dbg_Reg_En_5 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_5 : out STD_LOGIC;
    Dbg_Shift_5 : out STD_LOGIC;
    Dbg_Update_5 : out STD_LOGIC;
    Dbg_Rst_5 : out STD_LOGIC
  );
  end component design_1_mdm_1_0;
  component design_1_rst_clk_wiz_1_100M_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_rst_clk_wiz_1_100M_0;
  component design_1_microblaze_1_axi_intc_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    intr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    processor_clk : in STD_LOGIC;
    processor_rst : in STD_LOGIC;
    irq : out STD_LOGIC;
    processor_ack : in STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt_address : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_microblaze_1_axi_intc_0;
  component design_1_microblaze_1_xlconcat_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component design_1_microblaze_1_xlconcat_0;
  component design_1_rst_microblaze_1_clk_wiz_1_100M_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_rst_microblaze_1_clk_wiz_1_100M_0;
  component design_1_axi_uartlite_0_1 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    rx : in STD_LOGIC;
    tx : out STD_LOGIC
  );
  end component design_1_axi_uartlite_0_1;
  component design_1_microblaze_2_axi_intc_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    intr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    processor_clk : in STD_LOGIC;
    processor_rst : in STD_LOGIC;
    irq : out STD_LOGIC;
    processor_ack : in STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt_address : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_microblaze_2_axi_intc_0;
  component design_1_microblaze_2_xlconcat_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component design_1_microblaze_2_xlconcat_0;
  component design_1_rst_microblaze_2_clk_wiz_1_100M_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_rst_microblaze_2_clk_wiz_1_100M_0;
  component design_1_microblaze_3_axi_intc_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    intr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    processor_clk : in STD_LOGIC;
    processor_rst : in STD_LOGIC;
    irq : out STD_LOGIC;
    processor_ack : in STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt_address : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_microblaze_3_axi_intc_0;
  component design_1_microblaze_3_xlconcat_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component design_1_microblaze_3_xlconcat_0;
  component design_1_rst_microblaze_3_clk_wiz_1_100M_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_rst_microblaze_3_clk_wiz_1_100M_0;
  component design_1_axi_uartlite_2_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    rx : in STD_LOGIC;
    tx : out STD_LOGIC
  );
  end component design_1_axi_uartlite_2_0;
  component design_1_xlconcat_0_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component design_1_xlconcat_0_0;
  component design_1_microblaze_4_axi_intc_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    intr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    processor_clk : in STD_LOGIC;
    processor_rst : in STD_LOGIC;
    irq : out STD_LOGIC;
    processor_ack : in STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt_address : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_microblaze_4_axi_intc_0;
  component design_1_microblaze_4_xlconcat_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component design_1_microblaze_4_xlconcat_0;
  component design_1_rst_microblaze_4_clk_wiz_1_100M_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_rst_microblaze_4_clk_wiz_1_100M_0;
  component design_1_xlconcat_0_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component design_1_xlconcat_0_1;
  component design_1_microblaze_5_axi_intc_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    intr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    processor_clk : in STD_LOGIC;
    processor_rst : in STD_LOGIC;
    irq : out STD_LOGIC;
    processor_ack : in STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt_address : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_microblaze_5_axi_intc_0;
  component design_1_microblaze_5_xlconcat_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component design_1_microblaze_5_xlconcat_0;
  component design_1_rst_microblaze_5_clk_wiz_1_100M_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_rst_microblaze_5_clk_wiz_1_100M_0;
  component design_1_axi_gpio_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_axi_gpio_0_0;
  component design_1_axi_gpio_0_1 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_axi_gpio_0_1;
  component design_1_axi_gpio_0_3 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_axi_gpio_0_3;
  component design_1_clk_wiz_1_0 is
  port (
    clk_in1 : in STD_LOGIC;
    clk_out1 : out STD_LOGIC;
    reset : in STD_LOGIC;
    locked : out STD_LOGIC
  );
  end component design_1_clk_wiz_1_0;
  component design_1_microblaze_0_0 is
  port (
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Interrupt : in STD_LOGIC;
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Instr_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    IFetch : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    IReady : in STD_LOGIC;
    IWAIT : in STD_LOGIC;
    ICE : in STD_LOGIC;
    IUE : in STD_LOGIC;
    Data_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    D_AS : out STD_LOGIC;
    Read_Strobe : out STD_LOGIC;
    Write_Strobe : out STD_LOGIC;
    DReady : in STD_LOGIC;
    DWait : in STD_LOGIC;
    DCE : in STD_LOGIC;
    DUE : in STD_LOGIC;
    Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    M_AXI_DP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWVALID : out STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_WVALID : out STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_BREADY : out STD_LOGIC;
    M_AXI_DP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARVALID : out STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RREADY : out STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Shift : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC
  );
  end component design_1_microblaze_0_0;
  component design_1_microblaze_0_1 is
  port (
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Interrupt : in STD_LOGIC;
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Instr_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    IFetch : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    IReady : in STD_LOGIC;
    IWAIT : in STD_LOGIC;
    ICE : in STD_LOGIC;
    IUE : in STD_LOGIC;
    Data_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    D_AS : out STD_LOGIC;
    Read_Strobe : out STD_LOGIC;
    Write_Strobe : out STD_LOGIC;
    DReady : in STD_LOGIC;
    DWait : in STD_LOGIC;
    DCE : in STD_LOGIC;
    DUE : in STD_LOGIC;
    Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    M_AXI_DP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWVALID : out STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_WVALID : out STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_BREADY : out STD_LOGIC;
    M_AXI_DP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARVALID : out STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RREADY : out STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Shift : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC
  );
  end component design_1_microblaze_0_1;
  component design_1_microblaze_0_2 is
  port (
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Interrupt : in STD_LOGIC;
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Instr_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    IFetch : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    IReady : in STD_LOGIC;
    IWAIT : in STD_LOGIC;
    ICE : in STD_LOGIC;
    IUE : in STD_LOGIC;
    Data_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    D_AS : out STD_LOGIC;
    Read_Strobe : out STD_LOGIC;
    Write_Strobe : out STD_LOGIC;
    DReady : in STD_LOGIC;
    DWait : in STD_LOGIC;
    DCE : in STD_LOGIC;
    DUE : in STD_LOGIC;
    Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    M_AXI_DP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWVALID : out STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_WVALID : out STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_BREADY : out STD_LOGIC;
    M_AXI_DP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARVALID : out STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RREADY : out STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Shift : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC
  );
  end component design_1_microblaze_0_2;
  component design_1_microblaze_1_0 is
  port (
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Interrupt : in STD_LOGIC;
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Instr_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    IFetch : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    IReady : in STD_LOGIC;
    IWAIT : in STD_LOGIC;
    ICE : in STD_LOGIC;
    IUE : in STD_LOGIC;
    Data_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    D_AS : out STD_LOGIC;
    Read_Strobe : out STD_LOGIC;
    Write_Strobe : out STD_LOGIC;
    DReady : in STD_LOGIC;
    DWait : in STD_LOGIC;
    DCE : in STD_LOGIC;
    DUE : in STD_LOGIC;
    Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    M_AXI_DP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWVALID : out STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_WVALID : out STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_BREADY : out STD_LOGIC;
    M_AXI_DP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARVALID : out STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RREADY : out STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Shift : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC
  );
  end component design_1_microblaze_1_0;
  component design_1_microblaze_1_clk_wiz_1_0 is
  port (
    clk_in1 : in STD_LOGIC;
    clk_out1 : out STD_LOGIC;
    reset : in STD_LOGIC;
    locked : out STD_LOGIC
  );
  end component design_1_microblaze_1_clk_wiz_1_0;
  component design_1_microblaze_2_0 is
  port (
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Interrupt : in STD_LOGIC;
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Instr_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    IFetch : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    IReady : in STD_LOGIC;
    IWAIT : in STD_LOGIC;
    ICE : in STD_LOGIC;
    IUE : in STD_LOGIC;
    Data_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    D_AS : out STD_LOGIC;
    Read_Strobe : out STD_LOGIC;
    Write_Strobe : out STD_LOGIC;
    DReady : in STD_LOGIC;
    DWait : in STD_LOGIC;
    DCE : in STD_LOGIC;
    DUE : in STD_LOGIC;
    Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    M_AXI_DP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWVALID : out STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_WVALID : out STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_BREADY : out STD_LOGIC;
    M_AXI_DP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARVALID : out STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RREADY : out STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Shift : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC
  );
  end component design_1_microblaze_2_0;
  component design_1_microblaze_2_clk_wiz_1_0 is
  port (
    clk_in1 : in STD_LOGIC;
    clk_out1 : out STD_LOGIC;
    reset : in STD_LOGIC;
    locked : out STD_LOGIC
  );
  end component design_1_microblaze_2_clk_wiz_1_0;
  component design_1_microblaze_3_clk_wiz_1_0 is
  port (
    clk_in1 : in STD_LOGIC;
    clk_out1 : out STD_LOGIC;
    reset : in STD_LOGIC;
    locked : out STD_LOGIC
  );
  end component design_1_microblaze_3_clk_wiz_1_0;
  component design_1_microblaze_4_0 is
  port (
    Clk : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Interrupt : in STD_LOGIC;
    Interrupt_Address : in STD_LOGIC_VECTOR ( 0 to 31 );
    Interrupt_Ack : out STD_LOGIC_VECTOR ( 0 to 1 );
    Instr_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Instr : in STD_LOGIC_VECTOR ( 0 to 31 );
    IFetch : out STD_LOGIC;
    I_AS : out STD_LOGIC;
    IReady : in STD_LOGIC;
    IWAIT : in STD_LOGIC;
    ICE : in STD_LOGIC;
    IUE : in STD_LOGIC;
    Data_Addr : out STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Read : in STD_LOGIC_VECTOR ( 0 to 31 );
    Data_Write : out STD_LOGIC_VECTOR ( 0 to 31 );
    D_AS : out STD_LOGIC;
    Read_Strobe : out STD_LOGIC;
    Write_Strobe : out STD_LOGIC;
    DReady : in STD_LOGIC;
    DWait : in STD_LOGIC;
    DCE : in STD_LOGIC;
    DUE : in STD_LOGIC;
    Byte_Enable : out STD_LOGIC_VECTOR ( 0 to 3 );
    M_AXI_DP_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_AWVALID : out STD_LOGIC;
    M_AXI_DP_AWREADY : in STD_LOGIC;
    M_AXI_DP_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_DP_WVALID : out STD_LOGIC;
    M_AXI_DP_WREADY : in STD_LOGIC;
    M_AXI_DP_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_BVALID : in STD_LOGIC;
    M_AXI_DP_BREADY : out STD_LOGIC;
    M_AXI_DP_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_DP_ARVALID : out STD_LOGIC;
    M_AXI_DP_ARREADY : in STD_LOGIC;
    M_AXI_DP_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_DP_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_DP_RVALID : in STD_LOGIC;
    M_AXI_DP_RREADY : out STD_LOGIC;
    Dbg_Clk : in STD_LOGIC;
    Dbg_TDI : in STD_LOGIC;
    Dbg_TDO : out STD_LOGIC;
    Dbg_Reg_En : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Shift : in STD_LOGIC;
    Dbg_Capture : in STD_LOGIC;
    Dbg_Update : in STD_LOGIC;
    Debug_Rst : in STD_LOGIC
  );
  end component design_1_microblaze_4_0;
  component design_1_microblaze_4_clk_wiz_1_0 is
  port (
    clk_in1 : in STD_LOGIC;
    clk_out1 : out STD_LOGIC;
    reset : in STD_LOGIC;
    locked : out STD_LOGIC
  );
  end component design_1_microblaze_4_clk_wiz_1_0;
  component design_1_microblaze_5_clk_wiz_1_0 is
  port (
    clk_in1 : in STD_LOGIC;
    clk_out1 : out STD_LOGIC;
    reset : in STD_LOGIC;
    locked : out STD_LOGIC
  );
  end component design_1_microblaze_5_clk_wiz_1_0;
  component design_1_axi_gpio_0_2 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_axi_gpio_0_2;
  component design_1_axi_gpio_1_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_axi_gpio_1_0;
  component design_1_axi_gpio_2_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_axi_gpio_2_0;
  component design_1_xlconcat_1_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component design_1_xlconcat_1_0;
  component design_1_lmb_bram1_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 4 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 39 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  end component design_1_lmb_bram1_1;
  component design_1_lmb_bram2_0 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 4 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 39 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  end component design_1_lmb_bram2_0;
  component design_1_lmb_bram2_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 4 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 39 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  end component design_1_lmb_bram2_1;
  component design_1_xlconcat_3_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component design_1_xlconcat_3_0;
  component design_1_AXItmrmvoter_0_1 is
  port (
    s02_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s02_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s02_axi_awvalid : in STD_LOGIC;
    s02_axi_awready : out STD_LOGIC;
    s02_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s02_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s02_axi_wvalid : in STD_LOGIC;
    s02_axi_wready : out STD_LOGIC;
    s02_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s02_axi_bvalid : out STD_LOGIC;
    s02_axi_bready : in STD_LOGIC;
    s02_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s02_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s02_axi_arvalid : in STD_LOGIC;
    s02_axi_arready : out STD_LOGIC;
    s02_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s02_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s02_axi_rvalid : out STD_LOGIC;
    s02_axi_rready : in STD_LOGIC;
    s02_axi_aclk : in STD_LOGIC;
    s02_axi_aresetn : in STD_LOGIC;
    s01_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s01_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_awvalid : in STD_LOGIC;
    s01_axi_awready : out STD_LOGIC;
    s01_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_wvalid : in STD_LOGIC;
    s01_axi_wready : out STD_LOGIC;
    s01_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_bvalid : out STD_LOGIC;
    s01_axi_bready : in STD_LOGIC;
    s01_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s01_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_arvalid : in STD_LOGIC;
    s01_axi_arready : out STD_LOGIC;
    s01_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_rvalid : out STD_LOGIC;
    s01_axi_rready : in STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  end component design_1_AXItmrmvoter_0_1;
  component design_1_memconformitymodule_0_1 is
  port (
    add : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rw : out STD_LOGIC;
    datao : out STD_LOGIC_VECTOR ( 39 downto 0 );
    datai1 : in STD_LOGIC_VECTOR ( 39 downto 0 );
    datai2 : in STD_LOGIC_VECTOR ( 39 downto 0 );
    datai3 : in STD_LOGIC_VECTOR ( 39 downto 0 );
    clk : in STD_LOGIC;
    en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  end component design_1_memconformitymodule_0_1;
  component design_1_memconformitymodule_0_3 is
  port (
    add : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rw : out STD_LOGIC;
    datao : out STD_LOGIC_VECTOR ( 39 downto 0 );
    datai1 : in STD_LOGIC_VECTOR ( 39 downto 0 );
    datai2 : in STD_LOGIC_VECTOR ( 39 downto 0 );
    datai3 : in STD_LOGIC_VECTOR ( 39 downto 0 );
    clk : in STD_LOGIC;
    en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  end component design_1_memconformitymodule_0_3;
  component design_1_memconformitymodule_0_4 is
  port (
    add : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rw : out STD_LOGIC;
    datao : out STD_LOGIC_VECTOR ( 39 downto 0 );
    datai1 : in STD_LOGIC_VECTOR ( 39 downto 0 );
    datai2 : in STD_LOGIC_VECTOR ( 39 downto 0 );
    datai3 : in STD_LOGIC_VECTOR ( 39 downto 0 );
    clk : in STD_LOGIC;
    en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  end component design_1_memconformitymodule_0_4;
  component design_1_tmrit_0_0 is
  port (
    comp_s : out STD_LOGIC_VECTOR ( 3 downto 1 );
    heal_s : out STD_LOGIC_VECTOR ( 3 downto 1 );
    clk : in STD_LOGIC_VECTOR ( 3 downto 1 );
    rst : in STD_LOGIC_VECTOR ( 3 downto 1 )
  );
  end component design_1_tmrit_0_0;
  component design_1_tmrmvoter_3_0 is
  port (
    Ins : in STD_LOGIC_VECTOR ( 3 downto 1 );
    Outs : out STD_LOGIC_VECTOR ( 1 to 1 )
  );
  end component design_1_tmrmvoter_3_0;
  component design_1_tmrmvoter_3_1 is
  port (
    Ins : in STD_LOGIC_VECTOR ( 3 downto 1 );
    Outs : out STD_LOGIC_VECTOR ( 1 to 1 )
  );
  end component design_1_tmrmvoter_3_1;
  component design_1_tmrmvoter_3_2 is
  port (
    Ins : in STD_LOGIC_VECTOR ( 3 downto 1 );
    Outs : out STD_LOGIC_VECTOR ( 1 to 1 )
  );
  end component design_1_tmrmvoter_3_2;
  component design_1_tmrit_0_1 is
  port (
    comp_s : out STD_LOGIC_VECTOR ( 3 downto 1 );
    heal_s : out STD_LOGIC_VECTOR ( 3 downto 1 );
    clk : in STD_LOGIC_VECTOR ( 3 downto 1 );
    rst : in STD_LOGIC_VECTOR ( 3 downto 1 )
  );
  end component design_1_tmrit_0_1;
  component design_1_xlconcat_3_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component design_1_xlconcat_3_1;
  signal axi_gpio_0_gpio_io_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_gpio_0_gpio_io_o1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_gpio_1_gpio_io_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_gpio_1_gpio_io_o1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_gpio_2_gpio_io_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_gpio_2_gpio_io_o1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_uartlite_0_tx : STD_LOGIC;
  signal axi_uartlite_1_tx : STD_LOGIC;
  signal axi_uartlite_2_tx : STD_LOGIC;
  signal clk_wiz_1_locked : STD_LOGIC;
  signal clock_rtl_1 : STD_LOGIC;
  signal lmb_bram2_douta : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal lmb_bram3_douta : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal lmb_bram4_douta : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal mdm_1_debug_sys_rst : STD_LOGIC;
  signal memconformitymodule_0_add : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal memconformitymodule_0_datao : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal memconformitymodule_0_rw : STD_LOGIC;
  signal memconformitymodule_1_add : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal memconformitymodule_1_datao : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal memconformitymodule_1_rw : STD_LOGIC;
  signal memconformitymodule_2_add : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal memconformitymodule_2_datao : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal memconformitymodule_2_rw : STD_LOGIC;
  signal microblaze_0_Clk : STD_LOGIC;
  signal microblaze_0_axi_dp_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_dp_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_axi_dp_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_dp_ARVALID : STD_LOGIC;
  signal microblaze_0_axi_dp_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_dp_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_0_axi_dp_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_dp_AWVALID : STD_LOGIC;
  signal microblaze_0_axi_dp_BREADY : STD_LOGIC;
  signal microblaze_0_axi_dp_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_dp_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_dp_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_dp_RREADY : STD_LOGIC;
  signal microblaze_0_axi_dp_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_dp_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_dp_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_dp_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_dp_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_dp_WVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_ARREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_AWREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M03_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_BVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_axi_periph_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_RVALID : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_WREADY : STD_LOGIC;
  signal microblaze_0_axi_periph_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_axi_periph_M03_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_debug_CAPTURE : STD_LOGIC;
  signal microblaze_0_debug_CLK : STD_LOGIC;
  signal microblaze_0_debug_REG_EN : STD_LOGIC_VECTOR ( 0 to 7 );
  signal microblaze_0_debug_RST : STD_LOGIC;
  signal microblaze_0_debug_SHIFT : STD_LOGIC;
  signal microblaze_0_debug_TDI : STD_LOGIC;
  signal microblaze_0_debug_TDO : STD_LOGIC;
  signal microblaze_0_debug_UPDATE : STD_LOGIC;
  signal microblaze_0_dlmb_1_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_1_ADDRSTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_1_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_0_dlmb_1_CE : STD_LOGIC;
  signal microblaze_0_dlmb_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_1_READSTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_1_READY : STD_LOGIC;
  signal microblaze_0_dlmb_1_UE : STD_LOGIC;
  signal microblaze_0_dlmb_1_WAIT : STD_LOGIC;
  signal microblaze_0_dlmb_1_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_dlmb_1_WRITESTROBE : STD_LOGIC;
  signal microblaze_0_dlmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_dlmb_axi_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_dlmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_dlmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_dlmb_axi_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_dlmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_dlmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_dlmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_dlmb_axi_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_dlmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_dlmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_dlmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_dlmb_axi_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_dlmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_dlmb_axi_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_dlmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_dlmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_dlmb_int : STD_LOGIC;
  signal microblaze_0_ilmb_1_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_1_ADDRSTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_1_CE : STD_LOGIC;
  signal microblaze_0_ilmb_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_0_ilmb_1_READSTROBE : STD_LOGIC;
  signal microblaze_0_ilmb_1_READY : STD_LOGIC;
  signal microblaze_0_ilmb_1_UE : STD_LOGIC;
  signal microblaze_0_ilmb_1_WAIT : STD_LOGIC;
  signal microblaze_0_ilmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_ilmb_axi_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_ilmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_ilmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_ilmb_axi_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_ilmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_ilmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_ilmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_ilmb_axi_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_ilmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_ilmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_ilmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_ilmb_axi_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_ilmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_ilmb_axi_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_ilmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_ilmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_ilmb_int : STD_LOGIC;
  signal microblaze_0_intc_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_intc_axi_ARREADY : STD_LOGIC;
  signal microblaze_0_intc_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_intc_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_intc_axi_AWREADY : STD_LOGIC;
  signal microblaze_0_intc_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_intc_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_intc_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_intc_axi_BVALID : STD_LOGIC;
  signal microblaze_0_intc_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_intc_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_intc_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_0_intc_axi_RVALID : STD_LOGIC;
  signal microblaze_0_intc_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_intc_axi_WREADY : STD_LOGIC;
  signal microblaze_0_intc_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_0_intc_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_0_interrupt_ACK : STD_LOGIC_VECTOR ( 0 to 1 );
  signal microblaze_0_interrupt_ADDRESS : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_0_interrupt_INTERRUPT : STD_LOGIC;
  signal microblaze_0_intr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_Clk : STD_LOGIC;
  signal microblaze_1_axi_dp_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_dp_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_1_axi_dp_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_dp_ARVALID : STD_LOGIC;
  signal microblaze_1_axi_dp_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_dp_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_1_axi_dp_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_dp_AWVALID : STD_LOGIC;
  signal microblaze_1_axi_dp_BREADY : STD_LOGIC;
  signal microblaze_1_axi_dp_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_axi_dp_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_dp_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_dp_RREADY : STD_LOGIC;
  signal microblaze_1_axi_dp_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_axi_dp_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_dp_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_dp_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_dp_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_1_axi_dp_WVALID : STD_LOGIC;
  signal microblaze_1_axi_periph_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_periph_M03_AXI_ARREADY : STD_LOGIC;
  signal microblaze_1_axi_periph_M03_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_periph_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_periph_M03_AXI_AWREADY : STD_LOGIC;
  signal microblaze_1_axi_periph_M03_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_periph_M03_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_periph_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_axi_periph_M03_AXI_BVALID : STD_LOGIC;
  signal microblaze_1_axi_periph_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_periph_M03_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_periph_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_axi_periph_M03_AXI_RVALID : STD_LOGIC;
  signal microblaze_1_axi_periph_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_periph_M03_AXI_WREADY : STD_LOGIC;
  signal microblaze_1_axi_periph_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_1_axi_periph_M03_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_axi_periph_M04_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_periph_M04_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_1_axi_periph_M04_AXI_ARREADY : STD_LOGIC;
  signal microblaze_1_axi_periph_M04_AXI_ARVALID : STD_LOGIC;
  signal microblaze_1_axi_periph_M04_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_periph_M04_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_1_axi_periph_M04_AXI_AWREADY : STD_LOGIC;
  signal microblaze_1_axi_periph_M04_AXI_AWVALID : STD_LOGIC;
  signal microblaze_1_axi_periph_M04_AXI_BREADY : STD_LOGIC;
  signal microblaze_1_axi_periph_M04_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_axi_periph_M04_AXI_BVALID : STD_LOGIC;
  signal microblaze_1_axi_periph_M04_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_periph_M04_AXI_RREADY : STD_LOGIC;
  signal microblaze_1_axi_periph_M04_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_axi_periph_M04_AXI_RVALID : STD_LOGIC;
  signal microblaze_1_axi_periph_M04_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_periph_M04_AXI_WREADY : STD_LOGIC;
  signal microblaze_1_axi_periph_M04_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_1_axi_periph_M04_AXI_WVALID : STD_LOGIC;
  signal microblaze_1_axi_periph_M05_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_periph_M05_AXI_ARREADY : STD_LOGIC;
  signal microblaze_1_axi_periph_M05_AXI_ARVALID : STD_LOGIC;
  signal microblaze_1_axi_periph_M05_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_periph_M05_AXI_AWREADY : STD_LOGIC;
  signal microblaze_1_axi_periph_M05_AXI_AWVALID : STD_LOGIC;
  signal microblaze_1_axi_periph_M05_AXI_BREADY : STD_LOGIC;
  signal microblaze_1_axi_periph_M05_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_axi_periph_M05_AXI_BVALID : STD_LOGIC;
  signal microblaze_1_axi_periph_M05_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_periph_M05_AXI_RREADY : STD_LOGIC;
  signal microblaze_1_axi_periph_M05_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_axi_periph_M05_AXI_RVALID : STD_LOGIC;
  signal microblaze_1_axi_periph_M05_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_axi_periph_M05_AXI_WREADY : STD_LOGIC;
  signal microblaze_1_axi_periph_M05_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_1_axi_periph_M05_AXI_WVALID : STD_LOGIC;
  signal microblaze_1_clk_wiz_1_locked : STD_LOGIC;
  signal microblaze_1_debug_CAPTURE : STD_LOGIC;
  signal microblaze_1_debug_CLK : STD_LOGIC;
  signal microblaze_1_debug_REG_EN : STD_LOGIC_VECTOR ( 0 to 7 );
  signal microblaze_1_debug_RST : STD_LOGIC;
  signal microblaze_1_debug_SHIFT : STD_LOGIC;
  signal microblaze_1_debug_TDI : STD_LOGIC;
  signal microblaze_1_debug_TDO : STD_LOGIC;
  signal microblaze_1_debug_UPDATE : STD_LOGIC;
  signal microblaze_1_dlmb_1_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_1_dlmb_1_ADDRSTROBE : STD_LOGIC;
  signal microblaze_1_dlmb_1_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_1_dlmb_1_CE : STD_LOGIC;
  signal microblaze_1_dlmb_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_1_dlmb_1_READSTROBE : STD_LOGIC;
  signal microblaze_1_dlmb_1_READY : STD_LOGIC;
  signal microblaze_1_dlmb_1_UE : STD_LOGIC;
  signal microblaze_1_dlmb_1_WAIT : STD_LOGIC;
  signal microblaze_1_dlmb_1_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_1_dlmb_1_WRITESTROBE : STD_LOGIC;
  signal microblaze_1_dlmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_dlmb_axi_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_dlmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_dlmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_dlmb_axi_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_dlmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_dlmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_dlmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_dlmb_axi_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_dlmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_dlmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_dlmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_dlmb_axi_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_dlmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_dlmb_axi_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_dlmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_1_dlmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_dlmb_int : STD_LOGIC;
  signal microblaze_1_ilmb_1_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_1_ilmb_1_ADDRSTROBE : STD_LOGIC;
  signal microblaze_1_ilmb_1_CE : STD_LOGIC;
  signal microblaze_1_ilmb_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_1_ilmb_1_READSTROBE : STD_LOGIC;
  signal microblaze_1_ilmb_1_READY : STD_LOGIC;
  signal microblaze_1_ilmb_1_UE : STD_LOGIC;
  signal microblaze_1_ilmb_1_WAIT : STD_LOGIC;
  signal microblaze_1_ilmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_ilmb_axi_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_ilmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_ilmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_ilmb_axi_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_ilmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_ilmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_ilmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_ilmb_axi_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_ilmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_ilmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_ilmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_ilmb_axi_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_ilmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_ilmb_axi_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_ilmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_1_ilmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_ilmb_int : STD_LOGIC;
  signal microblaze_1_intc_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_intc_axi_ARREADY : STD_LOGIC;
  signal microblaze_1_intc_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_intc_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_intc_axi_AWREADY : STD_LOGIC;
  signal microblaze_1_intc_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_intc_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_intc_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_intc_axi_BVALID : STD_LOGIC;
  signal microblaze_1_intc_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_intc_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_intc_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_1_intc_axi_RVALID : STD_LOGIC;
  signal microblaze_1_intc_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_intc_axi_WREADY : STD_LOGIC;
  signal microblaze_1_intc_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_1_intc_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_1_interrupt_ACK : STD_LOGIC_VECTOR ( 0 to 1 );
  signal microblaze_1_interrupt_ADDRESS : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_1_interrupt_INTERRUPT : STD_LOGIC;
  signal microblaze_1_intr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_Clk : STD_LOGIC;
  signal microblaze_2_axi_dp_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_dp_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_2_axi_dp_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_dp_ARVALID : STD_LOGIC;
  signal microblaze_2_axi_dp_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_dp_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_2_axi_dp_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_dp_AWVALID : STD_LOGIC;
  signal microblaze_2_axi_dp_BREADY : STD_LOGIC;
  signal microblaze_2_axi_dp_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_axi_dp_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_dp_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_dp_RREADY : STD_LOGIC;
  signal microblaze_2_axi_dp_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_axi_dp_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_dp_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_dp_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_dp_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_2_axi_dp_WVALID : STD_LOGIC;
  signal microblaze_2_axi_periph_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_periph_M03_AXI_ARREADY : STD_LOGIC;
  signal microblaze_2_axi_periph_M03_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_periph_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_periph_M03_AXI_AWREADY : STD_LOGIC;
  signal microblaze_2_axi_periph_M03_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_periph_M03_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_periph_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_axi_periph_M03_AXI_BVALID : STD_LOGIC;
  signal microblaze_2_axi_periph_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_periph_M03_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_periph_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_axi_periph_M03_AXI_RVALID : STD_LOGIC;
  signal microblaze_2_axi_periph_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_periph_M03_AXI_WREADY : STD_LOGIC;
  signal microblaze_2_axi_periph_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_2_axi_periph_M03_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_axi_periph_M04_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_periph_M04_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_2_axi_periph_M04_AXI_ARREADY : STD_LOGIC;
  signal microblaze_2_axi_periph_M04_AXI_ARVALID : STD_LOGIC;
  signal microblaze_2_axi_periph_M04_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_periph_M04_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_2_axi_periph_M04_AXI_AWREADY : STD_LOGIC;
  signal microblaze_2_axi_periph_M04_AXI_AWVALID : STD_LOGIC;
  signal microblaze_2_axi_periph_M04_AXI_BREADY : STD_LOGIC;
  signal microblaze_2_axi_periph_M04_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_axi_periph_M04_AXI_BVALID : STD_LOGIC;
  signal microblaze_2_axi_periph_M04_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_periph_M04_AXI_RREADY : STD_LOGIC;
  signal microblaze_2_axi_periph_M04_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_axi_periph_M04_AXI_RVALID : STD_LOGIC;
  signal microblaze_2_axi_periph_M04_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_periph_M04_AXI_WREADY : STD_LOGIC;
  signal microblaze_2_axi_periph_M04_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_2_axi_periph_M04_AXI_WVALID : STD_LOGIC;
  signal microblaze_2_axi_periph_M05_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_periph_M05_AXI_ARREADY : STD_LOGIC;
  signal microblaze_2_axi_periph_M05_AXI_ARVALID : STD_LOGIC;
  signal microblaze_2_axi_periph_M05_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_periph_M05_AXI_AWREADY : STD_LOGIC;
  signal microblaze_2_axi_periph_M05_AXI_AWVALID : STD_LOGIC;
  signal microblaze_2_axi_periph_M05_AXI_BREADY : STD_LOGIC;
  signal microblaze_2_axi_periph_M05_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_axi_periph_M05_AXI_BVALID : STD_LOGIC;
  signal microblaze_2_axi_periph_M05_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_periph_M05_AXI_RREADY : STD_LOGIC;
  signal microblaze_2_axi_periph_M05_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_axi_periph_M05_AXI_RVALID : STD_LOGIC;
  signal microblaze_2_axi_periph_M05_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_axi_periph_M05_AXI_WREADY : STD_LOGIC;
  signal microblaze_2_axi_periph_M05_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_2_axi_periph_M05_AXI_WVALID : STD_LOGIC;
  signal microblaze_2_clk_wiz_1_locked : STD_LOGIC;
  signal microblaze_2_debug_CAPTURE : STD_LOGIC;
  signal microblaze_2_debug_CLK : STD_LOGIC;
  signal microblaze_2_debug_REG_EN : STD_LOGIC_VECTOR ( 0 to 7 );
  signal microblaze_2_debug_RST : STD_LOGIC;
  signal microblaze_2_debug_SHIFT : STD_LOGIC;
  signal microblaze_2_debug_TDI : STD_LOGIC;
  signal microblaze_2_debug_TDO : STD_LOGIC;
  signal microblaze_2_debug_UPDATE : STD_LOGIC;
  signal microblaze_2_dlmb_1_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_2_dlmb_1_ADDRSTROBE : STD_LOGIC;
  signal microblaze_2_dlmb_1_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_2_dlmb_1_CE : STD_LOGIC;
  signal microblaze_2_dlmb_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_2_dlmb_1_READSTROBE : STD_LOGIC;
  signal microblaze_2_dlmb_1_READY : STD_LOGIC;
  signal microblaze_2_dlmb_1_UE : STD_LOGIC;
  signal microblaze_2_dlmb_1_WAIT : STD_LOGIC;
  signal microblaze_2_dlmb_1_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_2_dlmb_1_WRITESTROBE : STD_LOGIC;
  signal microblaze_2_dlmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_dlmb_axi_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_dlmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_dlmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_dlmb_axi_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_dlmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_dlmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_dlmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_dlmb_axi_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_dlmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_dlmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_dlmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_dlmb_axi_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_dlmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_dlmb_axi_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_dlmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_2_dlmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_dlmb_int : STD_LOGIC;
  signal microblaze_2_ilmb_1_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_2_ilmb_1_ADDRSTROBE : STD_LOGIC;
  signal microblaze_2_ilmb_1_CE : STD_LOGIC;
  signal microblaze_2_ilmb_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_2_ilmb_1_READSTROBE : STD_LOGIC;
  signal microblaze_2_ilmb_1_READY : STD_LOGIC;
  signal microblaze_2_ilmb_1_UE : STD_LOGIC;
  signal microblaze_2_ilmb_1_WAIT : STD_LOGIC;
  signal microblaze_2_ilmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_ilmb_axi_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_ilmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_ilmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_ilmb_axi_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_ilmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_ilmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_ilmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_ilmb_axi_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_ilmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_ilmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_ilmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_ilmb_axi_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_ilmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_ilmb_axi_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_ilmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_2_ilmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_ilmb_int : STD_LOGIC;
  signal microblaze_2_intc_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_intc_axi_ARREADY : STD_LOGIC;
  signal microblaze_2_intc_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_intc_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_intc_axi_AWREADY : STD_LOGIC;
  signal microblaze_2_intc_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_intc_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_intc_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_intc_axi_BVALID : STD_LOGIC;
  signal microblaze_2_intc_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_intc_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_intc_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_2_intc_axi_RVALID : STD_LOGIC;
  signal microblaze_2_intc_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_intc_axi_WREADY : STD_LOGIC;
  signal microblaze_2_intc_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_2_intc_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_2_interrupt_ACK : STD_LOGIC_VECTOR ( 0 to 1 );
  signal microblaze_2_interrupt_ADDRESS : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_2_interrupt_INTERRUPT : STD_LOGIC;
  signal microblaze_2_intr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_Clk : STD_LOGIC;
  signal microblaze_3_axi_dp_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_dp_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_3_axi_dp_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_dp_ARVALID : STD_LOGIC;
  signal microblaze_3_axi_dp_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_dp_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_3_axi_dp_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_dp_AWVALID : STD_LOGIC;
  signal microblaze_3_axi_dp_BREADY : STD_LOGIC;
  signal microblaze_3_axi_dp_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_axi_dp_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_dp_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_dp_RREADY : STD_LOGIC;
  signal microblaze_3_axi_dp_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_axi_dp_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_dp_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_dp_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_dp_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_3_axi_dp_WVALID : STD_LOGIC;
  signal microblaze_3_axi_periph_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_periph_M03_AXI_ARREADY : STD_LOGIC;
  signal microblaze_3_axi_periph_M03_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_periph_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_periph_M03_AXI_AWREADY : STD_LOGIC;
  signal microblaze_3_axi_periph_M03_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_periph_M03_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_periph_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_axi_periph_M03_AXI_BVALID : STD_LOGIC;
  signal microblaze_3_axi_periph_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_periph_M03_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_periph_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_axi_periph_M03_AXI_RVALID : STD_LOGIC;
  signal microblaze_3_axi_periph_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_periph_M03_AXI_WREADY : STD_LOGIC;
  signal microblaze_3_axi_periph_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_3_axi_periph_M03_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_axi_periph_M04_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_periph_M04_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_3_axi_periph_M04_AXI_ARREADY : STD_LOGIC;
  signal microblaze_3_axi_periph_M04_AXI_ARVALID : STD_LOGIC;
  signal microblaze_3_axi_periph_M04_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_periph_M04_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_3_axi_periph_M04_AXI_AWREADY : STD_LOGIC;
  signal microblaze_3_axi_periph_M04_AXI_AWVALID : STD_LOGIC;
  signal microblaze_3_axi_periph_M04_AXI_BREADY : STD_LOGIC;
  signal microblaze_3_axi_periph_M04_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_axi_periph_M04_AXI_BVALID : STD_LOGIC;
  signal microblaze_3_axi_periph_M04_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_periph_M04_AXI_RREADY : STD_LOGIC;
  signal microblaze_3_axi_periph_M04_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_axi_periph_M04_AXI_RVALID : STD_LOGIC;
  signal microblaze_3_axi_periph_M04_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_periph_M04_AXI_WREADY : STD_LOGIC;
  signal microblaze_3_axi_periph_M04_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_3_axi_periph_M04_AXI_WVALID : STD_LOGIC;
  signal microblaze_3_axi_periph_M05_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_periph_M05_AXI_ARREADY : STD_LOGIC;
  signal microblaze_3_axi_periph_M05_AXI_ARVALID : STD_LOGIC;
  signal microblaze_3_axi_periph_M05_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_periph_M05_AXI_AWREADY : STD_LOGIC;
  signal microblaze_3_axi_periph_M05_AXI_AWVALID : STD_LOGIC;
  signal microblaze_3_axi_periph_M05_AXI_BREADY : STD_LOGIC;
  signal microblaze_3_axi_periph_M05_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_axi_periph_M05_AXI_BVALID : STD_LOGIC;
  signal microblaze_3_axi_periph_M05_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_periph_M05_AXI_RREADY : STD_LOGIC;
  signal microblaze_3_axi_periph_M05_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_axi_periph_M05_AXI_RVALID : STD_LOGIC;
  signal microblaze_3_axi_periph_M05_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_axi_periph_M05_AXI_WREADY : STD_LOGIC;
  signal microblaze_3_axi_periph_M05_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_3_axi_periph_M05_AXI_WVALID : STD_LOGIC;
  signal microblaze_3_clk_wiz_1_locked : STD_LOGIC;
  signal microblaze_3_debug_CAPTURE : STD_LOGIC;
  signal microblaze_3_debug_CLK : STD_LOGIC;
  signal microblaze_3_debug_REG_EN : STD_LOGIC_VECTOR ( 0 to 7 );
  signal microblaze_3_debug_RST : STD_LOGIC;
  signal microblaze_3_debug_SHIFT : STD_LOGIC;
  signal microblaze_3_debug_TDI : STD_LOGIC;
  signal microblaze_3_debug_TDO : STD_LOGIC;
  signal microblaze_3_debug_UPDATE : STD_LOGIC;
  signal microblaze_3_dlmb_1_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_3_dlmb_1_ADDRSTROBE : STD_LOGIC;
  signal microblaze_3_dlmb_1_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_3_dlmb_1_CE : STD_LOGIC;
  signal microblaze_3_dlmb_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_3_dlmb_1_READSTROBE : STD_LOGIC;
  signal microblaze_3_dlmb_1_READY : STD_LOGIC;
  signal microblaze_3_dlmb_1_UE : STD_LOGIC;
  signal microblaze_3_dlmb_1_WAIT : STD_LOGIC;
  signal microblaze_3_dlmb_1_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_3_dlmb_1_WRITESTROBE : STD_LOGIC;
  signal microblaze_3_dlmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_dlmb_axi_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_dlmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_dlmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_dlmb_axi_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_dlmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_dlmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_dlmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_dlmb_axi_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_dlmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_dlmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_dlmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_dlmb_axi_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_dlmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_dlmb_axi_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_dlmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_3_dlmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_dlmb_int : STD_LOGIC;
  signal microblaze_3_ilmb_1_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_3_ilmb_1_ADDRSTROBE : STD_LOGIC;
  signal microblaze_3_ilmb_1_CE : STD_LOGIC;
  signal microblaze_3_ilmb_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_3_ilmb_1_READSTROBE : STD_LOGIC;
  signal microblaze_3_ilmb_1_READY : STD_LOGIC;
  signal microblaze_3_ilmb_1_UE : STD_LOGIC;
  signal microblaze_3_ilmb_1_WAIT : STD_LOGIC;
  signal microblaze_3_ilmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_ilmb_axi_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_ilmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_ilmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_ilmb_axi_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_ilmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_ilmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_ilmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_ilmb_axi_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_ilmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_ilmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_ilmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_ilmb_axi_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_ilmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_ilmb_axi_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_ilmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_3_ilmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_ilmb_int : STD_LOGIC;
  signal microblaze_3_intc_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_intc_axi_ARREADY : STD_LOGIC;
  signal microblaze_3_intc_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_intc_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_intc_axi_AWREADY : STD_LOGIC;
  signal microblaze_3_intc_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_intc_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_intc_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_intc_axi_BVALID : STD_LOGIC;
  signal microblaze_3_intc_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_intc_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_intc_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_3_intc_axi_RVALID : STD_LOGIC;
  signal microblaze_3_intc_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_intc_axi_WREADY : STD_LOGIC;
  signal microblaze_3_intc_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_3_intc_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_3_interrupt_ACK : STD_LOGIC_VECTOR ( 0 to 1 );
  signal microblaze_3_interrupt_ADDRESS : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_3_interrupt_INTERRUPT : STD_LOGIC;
  signal microblaze_3_intr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_4_Clk : STD_LOGIC;
  signal microblaze_4_axi_dp_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_axi_dp_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_4_axi_dp_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_dp_ARVALID : STD_LOGIC;
  signal microblaze_4_axi_dp_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_axi_dp_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_4_axi_dp_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_dp_AWVALID : STD_LOGIC;
  signal microblaze_4_axi_dp_BREADY : STD_LOGIC;
  signal microblaze_4_axi_dp_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_4_axi_dp_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_dp_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_axi_dp_RREADY : STD_LOGIC;
  signal microblaze_4_axi_dp_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_4_axi_dp_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_dp_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_axi_dp_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_dp_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_4_axi_dp_WVALID : STD_LOGIC;
  signal microblaze_4_axi_periph_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_axi_periph_M03_AXI_ARREADY : STD_LOGIC;
  signal microblaze_4_axi_periph_M03_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_periph_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_axi_periph_M03_AXI_AWREADY : STD_LOGIC;
  signal microblaze_4_axi_periph_M03_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_periph_M03_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_periph_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_4_axi_periph_M03_AXI_BVALID : STD_LOGIC;
  signal microblaze_4_axi_periph_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_axi_periph_M03_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_axi_periph_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_4_axi_periph_M03_AXI_RVALID : STD_LOGIC;
  signal microblaze_4_axi_periph_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_axi_periph_M03_AXI_WREADY : STD_LOGIC;
  signal microblaze_4_axi_periph_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_4_axi_periph_M03_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_clk_wiz_1_locked : STD_LOGIC;
  signal microblaze_4_debug_CAPTURE : STD_LOGIC;
  signal microblaze_4_debug_CLK : STD_LOGIC;
  signal microblaze_4_debug_REG_EN : STD_LOGIC_VECTOR ( 0 to 7 );
  signal microblaze_4_debug_RST : STD_LOGIC;
  signal microblaze_4_debug_SHIFT : STD_LOGIC;
  signal microblaze_4_debug_TDI : STD_LOGIC;
  signal microblaze_4_debug_TDO : STD_LOGIC;
  signal microblaze_4_debug_UPDATE : STD_LOGIC;
  signal microblaze_4_dlmb_1_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_4_dlmb_1_ADDRSTROBE : STD_LOGIC;
  signal microblaze_4_dlmb_1_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_4_dlmb_1_CE : STD_LOGIC;
  signal microblaze_4_dlmb_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_4_dlmb_1_READSTROBE : STD_LOGIC;
  signal microblaze_4_dlmb_1_READY : STD_LOGIC;
  signal microblaze_4_dlmb_1_UE : STD_LOGIC;
  signal microblaze_4_dlmb_1_WAIT : STD_LOGIC;
  signal microblaze_4_dlmb_1_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_4_dlmb_1_WRITESTROBE : STD_LOGIC;
  signal microblaze_4_dlmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_dlmb_axi_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_dlmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_dlmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_dlmb_axi_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_dlmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_dlmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_dlmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_4_dlmb_axi_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_dlmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_dlmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_dlmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_4_dlmb_axi_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_dlmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_dlmb_axi_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_dlmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_4_dlmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_dlmb_int : STD_LOGIC;
  signal microblaze_4_ilmb_1_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_4_ilmb_1_ADDRSTROBE : STD_LOGIC;
  signal microblaze_4_ilmb_1_CE : STD_LOGIC;
  signal microblaze_4_ilmb_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_4_ilmb_1_READSTROBE : STD_LOGIC;
  signal microblaze_4_ilmb_1_READY : STD_LOGIC;
  signal microblaze_4_ilmb_1_UE : STD_LOGIC;
  signal microblaze_4_ilmb_1_WAIT : STD_LOGIC;
  signal microblaze_4_ilmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_ilmb_axi_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_ilmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_ilmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_ilmb_axi_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_ilmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_ilmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_ilmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_4_ilmb_axi_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_ilmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_ilmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_ilmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_4_ilmb_axi_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_ilmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_ilmb_axi_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_ilmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_4_ilmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_ilmb_int : STD_LOGIC;
  signal microblaze_4_intc_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_intc_axi_ARREADY : STD_LOGIC;
  signal microblaze_4_intc_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_intc_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_intc_axi_AWREADY : STD_LOGIC;
  signal microblaze_4_intc_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_intc_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_intc_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_4_intc_axi_BVALID : STD_LOGIC;
  signal microblaze_4_intc_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_intc_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_intc_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_4_intc_axi_RVALID : STD_LOGIC;
  signal microblaze_4_intc_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_intc_axi_WREADY : STD_LOGIC;
  signal microblaze_4_intc_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_4_intc_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_4_interrupt_ACK : STD_LOGIC_VECTOR ( 0 to 1 );
  signal microblaze_4_interrupt_ADDRESS : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_4_interrupt_INTERRUPT : STD_LOGIC;
  signal microblaze_4_intr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_5_Clk : STD_LOGIC;
  signal microblaze_5_axi_dp_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_axi_dp_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_5_axi_dp_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_dp_ARVALID : STD_LOGIC;
  signal microblaze_5_axi_dp_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_axi_dp_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal microblaze_5_axi_dp_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_dp_AWVALID : STD_LOGIC;
  signal microblaze_5_axi_dp_BREADY : STD_LOGIC;
  signal microblaze_5_axi_dp_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_5_axi_dp_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_dp_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_axi_dp_RREADY : STD_LOGIC;
  signal microblaze_5_axi_dp_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_5_axi_dp_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_dp_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_axi_dp_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_dp_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_5_axi_dp_WVALID : STD_LOGIC;
  signal microblaze_5_axi_periph_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_axi_periph_M03_AXI_ARREADY : STD_LOGIC;
  signal microblaze_5_axi_periph_M03_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_periph_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_axi_periph_M03_AXI_AWREADY : STD_LOGIC;
  signal microblaze_5_axi_periph_M03_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_periph_M03_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_periph_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_5_axi_periph_M03_AXI_BVALID : STD_LOGIC;
  signal microblaze_5_axi_periph_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_axi_periph_M03_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_axi_periph_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_5_axi_periph_M03_AXI_RVALID : STD_LOGIC;
  signal microblaze_5_axi_periph_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_axi_periph_M03_AXI_WREADY : STD_LOGIC;
  signal microblaze_5_axi_periph_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_5_axi_periph_M03_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_clk_wiz_1_locked : STD_LOGIC;
  signal microblaze_5_debug_CAPTURE : STD_LOGIC;
  signal microblaze_5_debug_CLK : STD_LOGIC;
  signal microblaze_5_debug_REG_EN : STD_LOGIC_VECTOR ( 0 to 7 );
  signal microblaze_5_debug_RST : STD_LOGIC;
  signal microblaze_5_debug_SHIFT : STD_LOGIC;
  signal microblaze_5_debug_TDI : STD_LOGIC;
  signal microblaze_5_debug_TDO : STD_LOGIC;
  signal microblaze_5_debug_UPDATE : STD_LOGIC;
  signal microblaze_5_dlmb_1_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_5_dlmb_1_ADDRSTROBE : STD_LOGIC;
  signal microblaze_5_dlmb_1_BE : STD_LOGIC_VECTOR ( 0 to 3 );
  signal microblaze_5_dlmb_1_CE : STD_LOGIC;
  signal microblaze_5_dlmb_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_5_dlmb_1_READSTROBE : STD_LOGIC;
  signal microblaze_5_dlmb_1_READY : STD_LOGIC;
  signal microblaze_5_dlmb_1_UE : STD_LOGIC;
  signal microblaze_5_dlmb_1_WAIT : STD_LOGIC;
  signal microblaze_5_dlmb_1_WRITEDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_5_dlmb_1_WRITESTROBE : STD_LOGIC;
  signal microblaze_5_dlmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_dlmb_axi_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_dlmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_dlmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_dlmb_axi_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_dlmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_dlmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_dlmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_5_dlmb_axi_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_dlmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_dlmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_dlmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_5_dlmb_axi_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_dlmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_dlmb_axi_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_dlmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_5_dlmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_dlmb_int : STD_LOGIC;
  signal microblaze_5_ilmb_1_ABUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_5_ilmb_1_ADDRSTROBE : STD_LOGIC;
  signal microblaze_5_ilmb_1_CE : STD_LOGIC;
  signal microblaze_5_ilmb_1_READDBUS : STD_LOGIC_VECTOR ( 0 to 31 );
  signal microblaze_5_ilmb_1_READSTROBE : STD_LOGIC;
  signal microblaze_5_ilmb_1_READY : STD_LOGIC;
  signal microblaze_5_ilmb_1_UE : STD_LOGIC;
  signal microblaze_5_ilmb_1_WAIT : STD_LOGIC;
  signal microblaze_5_ilmb_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_ilmb_axi_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_ilmb_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_ilmb_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_ilmb_axi_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_ilmb_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_ilmb_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_ilmb_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_5_ilmb_axi_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_ilmb_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_ilmb_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_ilmb_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_5_ilmb_axi_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_ilmb_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_ilmb_axi_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_ilmb_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_5_ilmb_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_ilmb_int : STD_LOGIC;
  signal microblaze_5_intc_axi_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_intc_axi_ARREADY : STD_LOGIC;
  signal microblaze_5_intc_axi_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_intc_axi_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_intc_axi_AWREADY : STD_LOGIC;
  signal microblaze_5_intc_axi_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_intc_axi_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_intc_axi_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_5_intc_axi_BVALID : STD_LOGIC;
  signal microblaze_5_intc_axi_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_intc_axi_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_intc_axi_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal microblaze_5_intc_axi_RVALID : STD_LOGIC;
  signal microblaze_5_intc_axi_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_intc_axi_WREADY : STD_LOGIC;
  signal microblaze_5_intc_axi_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal microblaze_5_intc_axi_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal microblaze_5_interrupt_ACK : STD_LOGIC_VECTOR ( 0 to 1 );
  signal microblaze_5_interrupt_ADDRESS : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal microblaze_5_interrupt_INTERRUPT : STD_LOGIC;
  signal microblaze_5_intr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reset_rtl_0_1 : STD_LOGIC;
  signal reset_rtl_1 : STD_LOGIC;
  signal rst_clk_wiz_1_100M_bus_struct_reset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_clk_wiz_1_100M_interconnect_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_clk_wiz_1_100M_mb_reset : STD_LOGIC;
  signal rst_clk_wiz_1_100M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_microblaze_1_clk_wiz_1_100M_bus_struct_reset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_microblaze_1_clk_wiz_1_100M_interconnect_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_microblaze_1_clk_wiz_1_100M_mb_reset : STD_LOGIC;
  signal rst_microblaze_1_clk_wiz_1_100M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_microblaze_2_clk_wiz_1_100M_bus_struct_reset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_microblaze_2_clk_wiz_1_100M_interconnect_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_microblaze_2_clk_wiz_1_100M_mb_reset : STD_LOGIC;
  signal rst_microblaze_2_clk_wiz_1_100M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_microblaze_3_clk_wiz_1_100M_bus_struct_reset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_microblaze_3_clk_wiz_1_100M_interconnect_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_microblaze_3_clk_wiz_1_100M_mb_reset : STD_LOGIC;
  signal rst_microblaze_3_clk_wiz_1_100M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_microblaze_4_clk_wiz_1_100M_bus_struct_reset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_microblaze_4_clk_wiz_1_100M_interconnect_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_microblaze_4_clk_wiz_1_100M_mb_reset : STD_LOGIC;
  signal rst_microblaze_4_clk_wiz_1_100M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_microblaze_5_clk_wiz_1_100M_bus_struct_reset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_microblaze_5_clk_wiz_1_100M_interconnect_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_microblaze_5_clk_wiz_1_100M_mb_reset : STD_LOGIC;
  signal rst_microblaze_5_clk_wiz_1_100M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmrit_0_heal_s : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal tmrit_1_heal_s : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal tmrmvoter_3_Outs : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmrmvoter_4_Outs : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmrmvoter_5_Outs : STD_LOGIC_VECTOR ( 1 to 1 );
  signal uart_rtl_rxd_1 : STD_LOGIC;
  signal xlconcat_0_dout : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xlconcat_1_dout : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xlconcat_2_dout : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xlconcat_3_dout : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xlconcat_3_dout1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_axi_uartlite_0_interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uartlite_1_interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_uartlite_2_interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_rst_clk_wiz_1_100M_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_microblaze_1_clk_wiz_1_100M_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_microblaze_2_clk_wiz_1_100M_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_microblaze_3_clk_wiz_1_100M_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_microblaze_4_clk_wiz_1_100M_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_microblaze_5_clk_wiz_1_100M_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_tmrit_0_comp_s_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_tmrit_1_comp_s_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BMM_INFO_PROCESSOR : string;
  attribute BMM_INFO_PROCESSOR of microblaze_0 : label is "microblaze-le > design_1 microblaze_0_local_memory/dlmb_bram_if_cntlr";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of microblaze_0 : label is "yes";
  attribute BMM_INFO_PROCESSOR of microblaze_1 : label is "microblaze-le > design_1 microblaze_1_local_memory/dlmb_bram_if_cntlr";
  attribute KEEP_HIERARCHY of microblaze_1 : label is "yes";
  attribute BMM_INFO_PROCESSOR of microblaze_2 : label is "microblaze-le > design_1 microblaze_2_local_memory/dlmb_bram_if_cntlr";
  attribute KEEP_HIERARCHY of microblaze_2 : label is "yes";
  attribute BMM_INFO_PROCESSOR of microblaze_3 : label is "microblaze-le > design_1 microblaze_3_local_memory/dlmb_bram_if_cntlr";
  attribute KEEP_HIERARCHY of microblaze_3 : label is "yes";
  attribute BMM_INFO_PROCESSOR of microblaze_4 : label is "microblaze-le > design_1 microblaze_4_local_memory/dlmb_bram_if_cntlr";
  attribute KEEP_HIERARCHY of microblaze_4 : label is "yes";
  attribute BMM_INFO_PROCESSOR of microblaze_5 : label is "microblaze-le > design_1 microblaze_5_local_memory/dlmb_bram_if_cntlr";
  attribute KEEP_HIERARCHY of microblaze_5 : label is "yes";
begin
  clock_rtl_1 <= clock_rtl;
  gpio_rtl(1) <= tmrmvoter_5_Outs(1);
  gpio_rtl1(1) <= tmrmvoter_4_Outs(1);
  reset_rtl_0_1 <= reset_rtl_0;
  reset_rtl_1 <= reset_rtl;
  uart_rtl_rxd_1 <= uart_rtl_rxd;
  uart_rtl_txd(1) <= tmrmvoter_3_Outs(1);
AXItmrmvoter_0: component design_1_AXItmrmvoter_0_1
     port map (
      s00_axi_aclk => microblaze_1_Clk,
      s00_axi_araddr(4 downto 0) => microblaze_1_axi_periph_M04_AXI_ARADDR(4 downto 0),
      s00_axi_aresetn => rst_microblaze_1_clk_wiz_1_100M_peripheral_aresetn(0),
      s00_axi_arprot(2 downto 0) => microblaze_1_axi_periph_M04_AXI_ARPROT(2 downto 0),
      s00_axi_arready => microblaze_1_axi_periph_M04_AXI_ARREADY,
      s00_axi_arvalid => microblaze_1_axi_periph_M04_AXI_ARVALID,
      s00_axi_awaddr(4 downto 0) => microblaze_1_axi_periph_M04_AXI_AWADDR(4 downto 0),
      s00_axi_awprot(2 downto 0) => microblaze_1_axi_periph_M04_AXI_AWPROT(2 downto 0),
      s00_axi_awready => microblaze_1_axi_periph_M04_AXI_AWREADY,
      s00_axi_awvalid => microblaze_1_axi_periph_M04_AXI_AWVALID,
      s00_axi_bready => microblaze_1_axi_periph_M04_AXI_BREADY,
      s00_axi_bresp(1 downto 0) => microblaze_1_axi_periph_M04_AXI_BRESP(1 downto 0),
      s00_axi_bvalid => microblaze_1_axi_periph_M04_AXI_BVALID,
      s00_axi_rdata(31 downto 0) => microblaze_1_axi_periph_M04_AXI_RDATA(31 downto 0),
      s00_axi_rready => microblaze_1_axi_periph_M04_AXI_RREADY,
      s00_axi_rresp(1 downto 0) => microblaze_1_axi_periph_M04_AXI_RRESP(1 downto 0),
      s00_axi_rvalid => microblaze_1_axi_periph_M04_AXI_RVALID,
      s00_axi_wdata(31 downto 0) => microblaze_1_axi_periph_M04_AXI_WDATA(31 downto 0),
      s00_axi_wready => microblaze_1_axi_periph_M04_AXI_WREADY,
      s00_axi_wstrb(3 downto 0) => microblaze_1_axi_periph_M04_AXI_WSTRB(3 downto 0),
      s00_axi_wvalid => microblaze_1_axi_periph_M04_AXI_WVALID,
      s01_axi_aclk => microblaze_2_Clk,
      s01_axi_araddr(4 downto 0) => microblaze_2_axi_periph_M04_AXI_ARADDR(4 downto 0),
      s01_axi_aresetn => rst_microblaze_2_clk_wiz_1_100M_peripheral_aresetn(0),
      s01_axi_arprot(2 downto 0) => microblaze_2_axi_periph_M04_AXI_ARPROT(2 downto 0),
      s01_axi_arready => microblaze_2_axi_periph_M04_AXI_ARREADY,
      s01_axi_arvalid => microblaze_2_axi_periph_M04_AXI_ARVALID,
      s01_axi_awaddr(4 downto 0) => microblaze_2_axi_periph_M04_AXI_AWADDR(4 downto 0),
      s01_axi_awprot(2 downto 0) => microblaze_2_axi_periph_M04_AXI_AWPROT(2 downto 0),
      s01_axi_awready => microblaze_2_axi_periph_M04_AXI_AWREADY,
      s01_axi_awvalid => microblaze_2_axi_periph_M04_AXI_AWVALID,
      s01_axi_bready => microblaze_2_axi_periph_M04_AXI_BREADY,
      s01_axi_bresp(1 downto 0) => microblaze_2_axi_periph_M04_AXI_BRESP(1 downto 0),
      s01_axi_bvalid => microblaze_2_axi_periph_M04_AXI_BVALID,
      s01_axi_rdata(31 downto 0) => microblaze_2_axi_periph_M04_AXI_RDATA(31 downto 0),
      s01_axi_rready => microblaze_2_axi_periph_M04_AXI_RREADY,
      s01_axi_rresp(1 downto 0) => microblaze_2_axi_periph_M04_AXI_RRESP(1 downto 0),
      s01_axi_rvalid => microblaze_2_axi_periph_M04_AXI_RVALID,
      s01_axi_wdata(31 downto 0) => microblaze_2_axi_periph_M04_AXI_WDATA(31 downto 0),
      s01_axi_wready => microblaze_2_axi_periph_M04_AXI_WREADY,
      s01_axi_wstrb(3 downto 0) => microblaze_2_axi_periph_M04_AXI_WSTRB(3 downto 0),
      s01_axi_wvalid => microblaze_2_axi_periph_M04_AXI_WVALID,
      s02_axi_aclk => microblaze_3_Clk,
      s02_axi_araddr(4 downto 0) => microblaze_3_axi_periph_M04_AXI_ARADDR(4 downto 0),
      s02_axi_aresetn => rst_microblaze_3_clk_wiz_1_100M_peripheral_aresetn(0),
      s02_axi_arprot(2 downto 0) => microblaze_3_axi_periph_M04_AXI_ARPROT(2 downto 0),
      s02_axi_arready => microblaze_3_axi_periph_M04_AXI_ARREADY,
      s02_axi_arvalid => microblaze_3_axi_periph_M04_AXI_ARVALID,
      s02_axi_awaddr(4 downto 0) => microblaze_3_axi_periph_M04_AXI_AWADDR(4 downto 0),
      s02_axi_awprot(2 downto 0) => microblaze_3_axi_periph_M04_AXI_AWPROT(2 downto 0),
      s02_axi_awready => microblaze_3_axi_periph_M04_AXI_AWREADY,
      s02_axi_awvalid => microblaze_3_axi_periph_M04_AXI_AWVALID,
      s02_axi_bready => microblaze_3_axi_periph_M04_AXI_BREADY,
      s02_axi_bresp(1 downto 0) => microblaze_3_axi_periph_M04_AXI_BRESP(1 downto 0),
      s02_axi_bvalid => microblaze_3_axi_periph_M04_AXI_BVALID,
      s02_axi_rdata(31 downto 0) => microblaze_3_axi_periph_M04_AXI_RDATA(31 downto 0),
      s02_axi_rready => microblaze_3_axi_periph_M04_AXI_RREADY,
      s02_axi_rresp(1 downto 0) => microblaze_3_axi_periph_M04_AXI_RRESP(1 downto 0),
      s02_axi_rvalid => microblaze_3_axi_periph_M04_AXI_RVALID,
      s02_axi_wdata(31 downto 0) => microblaze_3_axi_periph_M04_AXI_WDATA(31 downto 0),
      s02_axi_wready => microblaze_3_axi_periph_M04_AXI_WREADY,
      s02_axi_wstrb(3 downto 0) => microblaze_3_axi_periph_M04_AXI_WSTRB(3 downto 0),
      s02_axi_wvalid => microblaze_3_axi_periph_M04_AXI_WVALID
    );
axi_gpio_0: component design_1_axi_gpio_0_0
     port map (
      gpio_io_o(0) => axi_gpio_0_gpio_io_o(0),
      s_axi_aclk => microblaze_0_Clk,
      s_axi_araddr(8 downto 0) => microblaze_0_axi_periph_M03_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => rst_clk_wiz_1_100M_peripheral_aresetn(0),
      s_axi_arready => microblaze_0_axi_periph_M03_AXI_ARREADY,
      s_axi_arvalid => microblaze_0_axi_periph_M03_AXI_ARVALID(0),
      s_axi_awaddr(8 downto 0) => microblaze_0_axi_periph_M03_AXI_AWADDR(8 downto 0),
      s_axi_awready => microblaze_0_axi_periph_M03_AXI_AWREADY,
      s_axi_awvalid => microblaze_0_axi_periph_M03_AXI_AWVALID(0),
      s_axi_bready => microblaze_0_axi_periph_M03_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => microblaze_0_axi_periph_M03_AXI_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_0_axi_periph_M03_AXI_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_0_axi_periph_M03_AXI_RDATA(31 downto 0),
      s_axi_rready => microblaze_0_axi_periph_M03_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => microblaze_0_axi_periph_M03_AXI_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_0_axi_periph_M03_AXI_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_0_axi_periph_M03_AXI_WDATA(31 downto 0),
      s_axi_wready => microblaze_0_axi_periph_M03_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_0_axi_periph_M03_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_0_axi_periph_M03_AXI_WVALID(0)
    );
axi_gpio_1: component design_1_axi_gpio_0_1
     port map (
      gpio_io_o(0) => axi_gpio_1_gpio_io_o(0),
      s_axi_aclk => microblaze_4_Clk,
      s_axi_araddr(8 downto 0) => microblaze_4_axi_periph_M03_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => rst_microblaze_4_clk_wiz_1_100M_peripheral_aresetn(0),
      s_axi_arready => microblaze_4_axi_periph_M03_AXI_ARREADY,
      s_axi_arvalid => microblaze_4_axi_periph_M03_AXI_ARVALID(0),
      s_axi_awaddr(8 downto 0) => microblaze_4_axi_periph_M03_AXI_AWADDR(8 downto 0),
      s_axi_awready => microblaze_4_axi_periph_M03_AXI_AWREADY,
      s_axi_awvalid => microblaze_4_axi_periph_M03_AXI_AWVALID(0),
      s_axi_bready => microblaze_4_axi_periph_M03_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => microblaze_4_axi_periph_M03_AXI_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_4_axi_periph_M03_AXI_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_4_axi_periph_M03_AXI_RDATA(31 downto 0),
      s_axi_rready => microblaze_4_axi_periph_M03_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => microblaze_4_axi_periph_M03_AXI_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_4_axi_periph_M03_AXI_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_4_axi_periph_M03_AXI_WDATA(31 downto 0),
      s_axi_wready => microblaze_4_axi_periph_M03_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_4_axi_periph_M03_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_4_axi_periph_M03_AXI_WVALID(0)
    );
axi_gpio_2: component design_1_axi_gpio_0_3
     port map (
      gpio_io_o(0) => axi_gpio_2_gpio_io_o(0),
      s_axi_aclk => microblaze_5_Clk,
      s_axi_araddr(8 downto 0) => microblaze_5_axi_periph_M03_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => rst_microblaze_5_clk_wiz_1_100M_peripheral_aresetn(0),
      s_axi_arready => microblaze_5_axi_periph_M03_AXI_ARREADY,
      s_axi_arvalid => microblaze_5_axi_periph_M03_AXI_ARVALID(0),
      s_axi_awaddr(8 downto 0) => microblaze_5_axi_periph_M03_AXI_AWADDR(8 downto 0),
      s_axi_awready => microblaze_5_axi_periph_M03_AXI_AWREADY,
      s_axi_awvalid => microblaze_5_axi_periph_M03_AXI_AWVALID(0),
      s_axi_bready => microblaze_5_axi_periph_M03_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => microblaze_5_axi_periph_M03_AXI_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_5_axi_periph_M03_AXI_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_5_axi_periph_M03_AXI_RDATA(31 downto 0),
      s_axi_rready => microblaze_5_axi_periph_M03_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => microblaze_5_axi_periph_M03_AXI_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_5_axi_periph_M03_AXI_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_5_axi_periph_M03_AXI_WDATA(31 downto 0),
      s_axi_wready => microblaze_5_axi_periph_M03_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_5_axi_periph_M03_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_5_axi_periph_M03_AXI_WVALID(0)
    );
axi_gpio_3: component design_1_axi_gpio_0_2
     port map (
      gpio_io_o(0) => axi_gpio_0_gpio_io_o1(0),
      s_axi_aclk => microblaze_1_Clk,
      s_axi_araddr(8 downto 0) => microblaze_1_axi_periph_M05_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => rst_microblaze_1_clk_wiz_1_100M_peripheral_aresetn(0),
      s_axi_arready => microblaze_1_axi_periph_M05_AXI_ARREADY,
      s_axi_arvalid => microblaze_1_axi_periph_M05_AXI_ARVALID,
      s_axi_awaddr(8 downto 0) => microblaze_1_axi_periph_M05_AXI_AWADDR(8 downto 0),
      s_axi_awready => microblaze_1_axi_periph_M05_AXI_AWREADY,
      s_axi_awvalid => microblaze_1_axi_periph_M05_AXI_AWVALID,
      s_axi_bready => microblaze_1_axi_periph_M05_AXI_BREADY,
      s_axi_bresp(1 downto 0) => microblaze_1_axi_periph_M05_AXI_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_1_axi_periph_M05_AXI_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_1_axi_periph_M05_AXI_RDATA(31 downto 0),
      s_axi_rready => microblaze_1_axi_periph_M05_AXI_RREADY,
      s_axi_rresp(1 downto 0) => microblaze_1_axi_periph_M05_AXI_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_1_axi_periph_M05_AXI_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_1_axi_periph_M05_AXI_WDATA(31 downto 0),
      s_axi_wready => microblaze_1_axi_periph_M05_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_1_axi_periph_M05_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_1_axi_periph_M05_AXI_WVALID
    );
axi_gpio_4: component design_1_axi_gpio_1_0
     port map (
      gpio_io_o(0) => axi_gpio_1_gpio_io_o1(0),
      s_axi_aclk => microblaze_2_Clk,
      s_axi_araddr(8 downto 0) => microblaze_2_axi_periph_M05_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => rst_microblaze_2_clk_wiz_1_100M_peripheral_aresetn(0),
      s_axi_arready => microblaze_2_axi_periph_M05_AXI_ARREADY,
      s_axi_arvalid => microblaze_2_axi_periph_M05_AXI_ARVALID,
      s_axi_awaddr(8 downto 0) => microblaze_2_axi_periph_M05_AXI_AWADDR(8 downto 0),
      s_axi_awready => microblaze_2_axi_periph_M05_AXI_AWREADY,
      s_axi_awvalid => microblaze_2_axi_periph_M05_AXI_AWVALID,
      s_axi_bready => microblaze_2_axi_periph_M05_AXI_BREADY,
      s_axi_bresp(1 downto 0) => microblaze_2_axi_periph_M05_AXI_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_2_axi_periph_M05_AXI_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_2_axi_periph_M05_AXI_RDATA(31 downto 0),
      s_axi_rready => microblaze_2_axi_periph_M05_AXI_RREADY,
      s_axi_rresp(1 downto 0) => microblaze_2_axi_periph_M05_AXI_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_2_axi_periph_M05_AXI_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_2_axi_periph_M05_AXI_WDATA(31 downto 0),
      s_axi_wready => microblaze_2_axi_periph_M05_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_2_axi_periph_M05_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_2_axi_periph_M05_AXI_WVALID
    );
axi_gpio_5: component design_1_axi_gpio_2_0
     port map (
      gpio_io_o(0) => axi_gpio_2_gpio_io_o1(0),
      s_axi_aclk => microblaze_3_Clk,
      s_axi_araddr(8 downto 0) => microblaze_3_axi_periph_M05_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => rst_microblaze_3_clk_wiz_1_100M_peripheral_aresetn(0),
      s_axi_arready => microblaze_3_axi_periph_M05_AXI_ARREADY,
      s_axi_arvalid => microblaze_3_axi_periph_M05_AXI_ARVALID,
      s_axi_awaddr(8 downto 0) => microblaze_3_axi_periph_M05_AXI_AWADDR(8 downto 0),
      s_axi_awready => microblaze_3_axi_periph_M05_AXI_AWREADY,
      s_axi_awvalid => microblaze_3_axi_periph_M05_AXI_AWVALID,
      s_axi_bready => microblaze_3_axi_periph_M05_AXI_BREADY,
      s_axi_bresp(1 downto 0) => microblaze_3_axi_periph_M05_AXI_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_3_axi_periph_M05_AXI_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_3_axi_periph_M05_AXI_RDATA(31 downto 0),
      s_axi_rready => microblaze_3_axi_periph_M05_AXI_RREADY,
      s_axi_rresp(1 downto 0) => microblaze_3_axi_periph_M05_AXI_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_3_axi_periph_M05_AXI_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_3_axi_periph_M05_AXI_WDATA(31 downto 0),
      s_axi_wready => microblaze_3_axi_periph_M05_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_3_axi_periph_M05_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_3_axi_periph_M05_AXI_WVALID
    );
axi_uartlite_0: component design_1_axi_uartlite_0_0
     port map (
      interrupt => NLW_axi_uartlite_0_interrupt_UNCONNECTED,
      rx => uart_rtl_rxd_1,
      s_axi_aclk => microblaze_1_Clk,
      s_axi_araddr(3 downto 0) => microblaze_1_axi_periph_M03_AXI_ARADDR(3 downto 0),
      s_axi_aresetn => rst_microblaze_1_clk_wiz_1_100M_peripheral_aresetn(0),
      s_axi_arready => microblaze_1_axi_periph_M03_AXI_ARREADY,
      s_axi_arvalid => microblaze_1_axi_periph_M03_AXI_ARVALID(0),
      s_axi_awaddr(3 downto 0) => microblaze_1_axi_periph_M03_AXI_AWADDR(3 downto 0),
      s_axi_awready => microblaze_1_axi_periph_M03_AXI_AWREADY,
      s_axi_awvalid => microblaze_1_axi_periph_M03_AXI_AWVALID(0),
      s_axi_bready => microblaze_1_axi_periph_M03_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => microblaze_1_axi_periph_M03_AXI_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_1_axi_periph_M03_AXI_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_1_axi_periph_M03_AXI_RDATA(31 downto 0),
      s_axi_rready => microblaze_1_axi_periph_M03_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => microblaze_1_axi_periph_M03_AXI_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_1_axi_periph_M03_AXI_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_1_axi_periph_M03_AXI_WDATA(31 downto 0),
      s_axi_wready => microblaze_1_axi_periph_M03_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_1_axi_periph_M03_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_1_axi_periph_M03_AXI_WVALID(0),
      tx => axi_uartlite_0_tx
    );
axi_uartlite_1: component design_1_axi_uartlite_0_1
     port map (
      interrupt => NLW_axi_uartlite_1_interrupt_UNCONNECTED,
      rx => uart_rtl_rxd_1,
      s_axi_aclk => microblaze_2_Clk,
      s_axi_araddr(3 downto 0) => microblaze_2_axi_periph_M03_AXI_ARADDR(3 downto 0),
      s_axi_aresetn => rst_microblaze_2_clk_wiz_1_100M_peripheral_aresetn(0),
      s_axi_arready => microblaze_2_axi_periph_M03_AXI_ARREADY,
      s_axi_arvalid => microblaze_2_axi_periph_M03_AXI_ARVALID(0),
      s_axi_awaddr(3 downto 0) => microblaze_2_axi_periph_M03_AXI_AWADDR(3 downto 0),
      s_axi_awready => microblaze_2_axi_periph_M03_AXI_AWREADY,
      s_axi_awvalid => microblaze_2_axi_periph_M03_AXI_AWVALID(0),
      s_axi_bready => microblaze_2_axi_periph_M03_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => microblaze_2_axi_periph_M03_AXI_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_2_axi_periph_M03_AXI_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_2_axi_periph_M03_AXI_RDATA(31 downto 0),
      s_axi_rready => microblaze_2_axi_periph_M03_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => microblaze_2_axi_periph_M03_AXI_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_2_axi_periph_M03_AXI_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_2_axi_periph_M03_AXI_WDATA(31 downto 0),
      s_axi_wready => microblaze_2_axi_periph_M03_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_2_axi_periph_M03_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_2_axi_periph_M03_AXI_WVALID(0),
      tx => axi_uartlite_1_tx
    );
axi_uartlite_2: component design_1_axi_uartlite_2_0
     port map (
      interrupt => NLW_axi_uartlite_2_interrupt_UNCONNECTED,
      rx => uart_rtl_rxd_1,
      s_axi_aclk => microblaze_3_Clk,
      s_axi_araddr(3 downto 0) => microblaze_3_axi_periph_M03_AXI_ARADDR(3 downto 0),
      s_axi_aresetn => rst_microblaze_3_clk_wiz_1_100M_peripheral_aresetn(0),
      s_axi_arready => microblaze_3_axi_periph_M03_AXI_ARREADY,
      s_axi_arvalid => microblaze_3_axi_periph_M03_AXI_ARVALID(0),
      s_axi_awaddr(3 downto 0) => microblaze_3_axi_periph_M03_AXI_AWADDR(3 downto 0),
      s_axi_awready => microblaze_3_axi_periph_M03_AXI_AWREADY,
      s_axi_awvalid => microblaze_3_axi_periph_M03_AXI_AWVALID(0),
      s_axi_bready => microblaze_3_axi_periph_M03_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => microblaze_3_axi_periph_M03_AXI_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_3_axi_periph_M03_AXI_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_3_axi_periph_M03_AXI_RDATA(31 downto 0),
      s_axi_rready => microblaze_3_axi_periph_M03_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => microblaze_3_axi_periph_M03_AXI_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_3_axi_periph_M03_AXI_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_3_axi_periph_M03_AXI_WDATA(31 downto 0),
      s_axi_wready => microblaze_3_axi_periph_M03_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_3_axi_periph_M03_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_3_axi_periph_M03_AXI_WVALID(0),
      tx => axi_uartlite_2_tx
    );
clk_wiz_1: component design_1_clk_wiz_1_0
     port map (
      clk_in1 => clock_rtl_1,
      clk_out1 => microblaze_0_Clk,
      locked => clk_wiz_1_locked,
      reset => reset_rtl_1
    );
lmb_bram2: component design_1_lmb_bram1_1
     port map (
      addra(31 downto 0) => memconformitymodule_0_add(31 downto 0),
      clka => microblaze_3_Clk,
      dina(39 downto 0) => memconformitymodule_0_datao(39 downto 0),
      douta(39 downto 0) => lmb_bram2_douta(39 downto 0),
      ena => '0',
      rsta => rst_microblaze_3_clk_wiz_1_100M_mb_reset,
      wea(4) => memconformitymodule_0_rw,
      wea(3) => memconformitymodule_0_rw,
      wea(2) => memconformitymodule_0_rw,
      wea(1) => memconformitymodule_0_rw,
      wea(0) => memconformitymodule_0_rw
    );
lmb_bram3: component design_1_lmb_bram2_0
     port map (
      addra(31 downto 0) => memconformitymodule_2_add(31 downto 0),
      clka => microblaze_1_Clk,
      dina(39 downto 0) => memconformitymodule_2_datao(39 downto 0),
      douta(39 downto 0) => lmb_bram3_douta(39 downto 0),
      ena => '0',
      rsta => rst_microblaze_1_clk_wiz_1_100M_mb_reset,
      wea(4) => memconformitymodule_2_rw,
      wea(3) => memconformitymodule_2_rw,
      wea(2) => memconformitymodule_2_rw,
      wea(1) => memconformitymodule_2_rw,
      wea(0) => memconformitymodule_2_rw
    );
lmb_bram4: component design_1_lmb_bram2_1
     port map (
      addra(31 downto 0) => memconformitymodule_1_add(31 downto 0),
      clka => microblaze_2_Clk,
      dina(39 downto 0) => memconformitymodule_1_datao(39 downto 0),
      douta(39 downto 0) => lmb_bram4_douta(39 downto 0),
      ena => '0',
      rsta => rst_microblaze_2_clk_wiz_1_100M_mb_reset,
      wea(4) => memconformitymodule_1_rw,
      wea(3) => memconformitymodule_1_rw,
      wea(2) => memconformitymodule_1_rw,
      wea(1) => memconformitymodule_1_rw,
      wea(0) => memconformitymodule_1_rw
    );
mdm_1: component design_1_mdm_1_0
     port map (
      Dbg_Capture_0 => microblaze_0_debug_CAPTURE,
      Dbg_Capture_1 => microblaze_1_debug_CAPTURE,
      Dbg_Capture_2 => microblaze_2_debug_CAPTURE,
      Dbg_Capture_3 => microblaze_3_debug_CAPTURE,
      Dbg_Capture_4 => microblaze_4_debug_CAPTURE,
      Dbg_Capture_5 => microblaze_5_debug_CAPTURE,
      Dbg_Clk_0 => microblaze_0_debug_CLK,
      Dbg_Clk_1 => microblaze_1_debug_CLK,
      Dbg_Clk_2 => microblaze_2_debug_CLK,
      Dbg_Clk_3 => microblaze_3_debug_CLK,
      Dbg_Clk_4 => microblaze_4_debug_CLK,
      Dbg_Clk_5 => microblaze_5_debug_CLK,
      Dbg_Reg_En_0(0 to 7) => microblaze_0_debug_REG_EN(0 to 7),
      Dbg_Reg_En_1(0 to 7) => microblaze_1_debug_REG_EN(0 to 7),
      Dbg_Reg_En_2(0 to 7) => microblaze_2_debug_REG_EN(0 to 7),
      Dbg_Reg_En_3(0 to 7) => microblaze_3_debug_REG_EN(0 to 7),
      Dbg_Reg_En_4(0 to 7) => microblaze_4_debug_REG_EN(0 to 7),
      Dbg_Reg_En_5(0 to 7) => microblaze_5_debug_REG_EN(0 to 7),
      Dbg_Rst_0 => microblaze_0_debug_RST,
      Dbg_Rst_1 => microblaze_1_debug_RST,
      Dbg_Rst_2 => microblaze_2_debug_RST,
      Dbg_Rst_3 => microblaze_3_debug_RST,
      Dbg_Rst_4 => microblaze_4_debug_RST,
      Dbg_Rst_5 => microblaze_5_debug_RST,
      Dbg_Shift_0 => microblaze_0_debug_SHIFT,
      Dbg_Shift_1 => microblaze_1_debug_SHIFT,
      Dbg_Shift_2 => microblaze_2_debug_SHIFT,
      Dbg_Shift_3 => microblaze_3_debug_SHIFT,
      Dbg_Shift_4 => microblaze_4_debug_SHIFT,
      Dbg_Shift_5 => microblaze_5_debug_SHIFT,
      Dbg_TDI_0 => microblaze_0_debug_TDI,
      Dbg_TDI_1 => microblaze_1_debug_TDI,
      Dbg_TDI_2 => microblaze_2_debug_TDI,
      Dbg_TDI_3 => microblaze_3_debug_TDI,
      Dbg_TDI_4 => microblaze_4_debug_TDI,
      Dbg_TDI_5 => microblaze_5_debug_TDI,
      Dbg_TDO_0 => microblaze_0_debug_TDO,
      Dbg_TDO_1 => microblaze_1_debug_TDO,
      Dbg_TDO_2 => microblaze_2_debug_TDO,
      Dbg_TDO_3 => microblaze_3_debug_TDO,
      Dbg_TDO_4 => microblaze_4_debug_TDO,
      Dbg_TDO_5 => microblaze_5_debug_TDO,
      Dbg_Update_0 => microblaze_0_debug_UPDATE,
      Dbg_Update_1 => microblaze_1_debug_UPDATE,
      Dbg_Update_2 => microblaze_2_debug_UPDATE,
      Dbg_Update_3 => microblaze_3_debug_UPDATE,
      Dbg_Update_4 => microblaze_4_debug_UPDATE,
      Dbg_Update_5 => microblaze_5_debug_UPDATE,
      Debug_SYS_Rst => mdm_1_debug_sys_rst
    );
memconformitymodule_0: component design_1_memconformitymodule_0_1
     port map (
      add(31 downto 0) => memconformitymodule_0_add(31 downto 0),
      clk => microblaze_3_Clk,
      datai1(39 downto 0) => lmb_bram2_douta(39 downto 0),
      datai2(39 downto 0) => lmb_bram4_douta(39 downto 0),
      datai3(39 downto 0) => lmb_bram3_douta(39 downto 0),
      datao(39 downto 0) => memconformitymodule_0_datao(39 downto 0),
      en => tmrit_0_heal_s(1),
      rst => rst_microblaze_3_clk_wiz_1_100M_mb_reset,
      rw => memconformitymodule_0_rw
    );
memconformitymodule_1: component design_1_memconformitymodule_0_3
     port map (
      add(31 downto 0) => memconformitymodule_1_add(31 downto 0),
      clk => microblaze_2_Clk,
      datai1(39 downto 0) => lmb_bram2_douta(39 downto 0),
      datai2(39 downto 0) => lmb_bram4_douta(39 downto 0),
      datai3(39 downto 0) => lmb_bram3_douta(39 downto 0),
      datao(39 downto 0) => memconformitymodule_1_datao(39 downto 0),
      en => tmrit_0_heal_s(1),
      rst => rst_microblaze_2_clk_wiz_1_100M_mb_reset,
      rw => memconformitymodule_1_rw
    );
memconformitymodule_2: component design_1_memconformitymodule_0_4
     port map (
      add(31 downto 0) => memconformitymodule_2_add(31 downto 0),
      clk => microblaze_1_Clk,
      datai1(39 downto 0) => lmb_bram2_douta(39 downto 0),
      datai2(39 downto 0) => lmb_bram4_douta(39 downto 0),
      datai3(39 downto 0) => lmb_bram3_douta(39 downto 0),
      datao(39 downto 0) => memconformitymodule_2_datao(39 downto 0),
      en => tmrit_0_heal_s(1),
      rst => rst_microblaze_1_clk_wiz_1_100M_mb_reset,
      rw => memconformitymodule_2_rw
    );
microblaze_0: component design_1_microblaze_0_0
     port map (
      Byte_Enable(0 to 3) => microblaze_0_dlmb_1_BE(0 to 3),
      Clk => microblaze_0_Clk,
      DCE => microblaze_0_dlmb_1_CE,
      DReady => microblaze_0_dlmb_1_READY,
      DUE => microblaze_0_dlmb_1_UE,
      DWait => microblaze_0_dlmb_1_WAIT,
      D_AS => microblaze_0_dlmb_1_ADDRSTROBE,
      Data_Addr(0 to 31) => microblaze_0_dlmb_1_ABUS(0 to 31),
      Data_Read(0 to 31) => microblaze_0_dlmb_1_READDBUS(0 to 31),
      Data_Write(0 to 31) => microblaze_0_dlmb_1_WRITEDBUS(0 to 31),
      Dbg_Capture => microblaze_0_debug_CAPTURE,
      Dbg_Clk => microblaze_0_debug_CLK,
      Dbg_Reg_En(0 to 7) => microblaze_0_debug_REG_EN(0 to 7),
      Dbg_Shift => microblaze_0_debug_SHIFT,
      Dbg_TDI => microblaze_0_debug_TDI,
      Dbg_TDO => microblaze_0_debug_TDO,
      Dbg_Update => microblaze_0_debug_UPDATE,
      Debug_Rst => microblaze_0_debug_RST,
      ICE => microblaze_0_ilmb_1_CE,
      IFetch => microblaze_0_ilmb_1_READSTROBE,
      IReady => microblaze_0_ilmb_1_READY,
      IUE => microblaze_0_ilmb_1_UE,
      IWAIT => microblaze_0_ilmb_1_WAIT,
      I_AS => microblaze_0_ilmb_1_ADDRSTROBE,
      Instr(0 to 31) => microblaze_0_ilmb_1_READDBUS(0 to 31),
      Instr_Addr(0 to 31) => microblaze_0_ilmb_1_ABUS(0 to 31),
      Interrupt => microblaze_0_interrupt_INTERRUPT,
      Interrupt_Ack(0 to 1) => microblaze_0_interrupt_ACK(0 to 1),
      Interrupt_Address(0) => microblaze_0_interrupt_ADDRESS(31),
      Interrupt_Address(1) => microblaze_0_interrupt_ADDRESS(30),
      Interrupt_Address(2) => microblaze_0_interrupt_ADDRESS(29),
      Interrupt_Address(3) => microblaze_0_interrupt_ADDRESS(28),
      Interrupt_Address(4) => microblaze_0_interrupt_ADDRESS(27),
      Interrupt_Address(5) => microblaze_0_interrupt_ADDRESS(26),
      Interrupt_Address(6) => microblaze_0_interrupt_ADDRESS(25),
      Interrupt_Address(7) => microblaze_0_interrupt_ADDRESS(24),
      Interrupt_Address(8) => microblaze_0_interrupt_ADDRESS(23),
      Interrupt_Address(9) => microblaze_0_interrupt_ADDRESS(22),
      Interrupt_Address(10) => microblaze_0_interrupt_ADDRESS(21),
      Interrupt_Address(11) => microblaze_0_interrupt_ADDRESS(20),
      Interrupt_Address(12) => microblaze_0_interrupt_ADDRESS(19),
      Interrupt_Address(13) => microblaze_0_interrupt_ADDRESS(18),
      Interrupt_Address(14) => microblaze_0_interrupt_ADDRESS(17),
      Interrupt_Address(15) => microblaze_0_interrupt_ADDRESS(16),
      Interrupt_Address(16) => microblaze_0_interrupt_ADDRESS(15),
      Interrupt_Address(17) => microblaze_0_interrupt_ADDRESS(14),
      Interrupt_Address(18) => microblaze_0_interrupt_ADDRESS(13),
      Interrupt_Address(19) => microblaze_0_interrupt_ADDRESS(12),
      Interrupt_Address(20) => microblaze_0_interrupt_ADDRESS(11),
      Interrupt_Address(21) => microblaze_0_interrupt_ADDRESS(10),
      Interrupt_Address(22) => microblaze_0_interrupt_ADDRESS(9),
      Interrupt_Address(23) => microblaze_0_interrupt_ADDRESS(8),
      Interrupt_Address(24) => microblaze_0_interrupt_ADDRESS(7),
      Interrupt_Address(25) => microblaze_0_interrupt_ADDRESS(6),
      Interrupt_Address(26) => microblaze_0_interrupt_ADDRESS(5),
      Interrupt_Address(27) => microblaze_0_interrupt_ADDRESS(4),
      Interrupt_Address(28) => microblaze_0_interrupt_ADDRESS(3),
      Interrupt_Address(29) => microblaze_0_interrupt_ADDRESS(2),
      Interrupt_Address(30) => microblaze_0_interrupt_ADDRESS(1),
      Interrupt_Address(31) => microblaze_0_interrupt_ADDRESS(0),
      M_AXI_DP_ARADDR(31 downto 0) => microblaze_0_axi_dp_ARADDR(31 downto 0),
      M_AXI_DP_ARPROT(2 downto 0) => microblaze_0_axi_dp_ARPROT(2 downto 0),
      M_AXI_DP_ARREADY => microblaze_0_axi_dp_ARREADY(0),
      M_AXI_DP_ARVALID => microblaze_0_axi_dp_ARVALID,
      M_AXI_DP_AWADDR(31 downto 0) => microblaze_0_axi_dp_AWADDR(31 downto 0),
      M_AXI_DP_AWPROT(2 downto 0) => microblaze_0_axi_dp_AWPROT(2 downto 0),
      M_AXI_DP_AWREADY => microblaze_0_axi_dp_AWREADY(0),
      M_AXI_DP_AWVALID => microblaze_0_axi_dp_AWVALID,
      M_AXI_DP_BREADY => microblaze_0_axi_dp_BREADY,
      M_AXI_DP_BRESP(1 downto 0) => microblaze_0_axi_dp_BRESP(1 downto 0),
      M_AXI_DP_BVALID => microblaze_0_axi_dp_BVALID(0),
      M_AXI_DP_RDATA(31 downto 0) => microblaze_0_axi_dp_RDATA(31 downto 0),
      M_AXI_DP_RREADY => microblaze_0_axi_dp_RREADY,
      M_AXI_DP_RRESP(1 downto 0) => microblaze_0_axi_dp_RRESP(1 downto 0),
      M_AXI_DP_RVALID => microblaze_0_axi_dp_RVALID(0),
      M_AXI_DP_WDATA(31 downto 0) => microblaze_0_axi_dp_WDATA(31 downto 0),
      M_AXI_DP_WREADY => microblaze_0_axi_dp_WREADY(0),
      M_AXI_DP_WSTRB(3 downto 0) => microblaze_0_axi_dp_WSTRB(3 downto 0),
      M_AXI_DP_WVALID => microblaze_0_axi_dp_WVALID,
      Read_Strobe => microblaze_0_dlmb_1_READSTROBE,
      Reset => rst_clk_wiz_1_100M_mb_reset,
      Write_Strobe => microblaze_0_dlmb_1_WRITESTROBE
    );
microblaze_0_axi_intc: component design_1_microblaze_0_axi_intc_0
     port map (
      interrupt_address(31 downto 0) => microblaze_0_interrupt_ADDRESS(31 downto 0),
      intr(1 downto 0) => microblaze_0_intr(1 downto 0),
      irq => microblaze_0_interrupt_INTERRUPT,
      processor_ack(1) => microblaze_0_interrupt_ACK(0),
      processor_ack(0) => microblaze_0_interrupt_ACK(1),
      processor_clk => microblaze_0_Clk,
      processor_rst => rst_clk_wiz_1_100M_mb_reset,
      s_axi_aclk => microblaze_0_Clk,
      s_axi_araddr(8 downto 0) => microblaze_0_intc_axi_ARADDR(8 downto 0),
      s_axi_aresetn => rst_clk_wiz_1_100M_interconnect_aresetn(0),
      s_axi_arready => microblaze_0_intc_axi_ARREADY,
      s_axi_arvalid => microblaze_0_intc_axi_ARVALID(0),
      s_axi_awaddr(8 downto 0) => microblaze_0_intc_axi_AWADDR(8 downto 0),
      s_axi_awready => microblaze_0_intc_axi_AWREADY,
      s_axi_awvalid => microblaze_0_intc_axi_AWVALID(0),
      s_axi_bready => microblaze_0_intc_axi_BREADY(0),
      s_axi_bresp(1 downto 0) => microblaze_0_intc_axi_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_0_intc_axi_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_0_intc_axi_RDATA(31 downto 0),
      s_axi_rready => microblaze_0_intc_axi_RREADY(0),
      s_axi_rresp(1 downto 0) => microblaze_0_intc_axi_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_0_intc_axi_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_0_intc_axi_WDATA(31 downto 0),
      s_axi_wready => microblaze_0_intc_axi_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_0_intc_axi_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_0_intc_axi_WVALID(0)
    );
microblaze_0_axi_periph: entity work.design_1_microblaze_0_axi_periph_0
     port map (
      ACLK => microblaze_0_Clk,
      ARESETN(0) => rst_clk_wiz_1_100M_interconnect_aresetn(0),
      M00_ACLK => microblaze_0_Clk,
      M00_ARESETN(0) => rst_clk_wiz_1_100M_interconnect_aresetn(0),
      M00_AXI_araddr(31 downto 0) => microblaze_0_intc_axi_ARADDR(31 downto 0),
      M00_AXI_arready(0) => microblaze_0_intc_axi_ARREADY,
      M00_AXI_arvalid(0) => microblaze_0_intc_axi_ARVALID(0),
      M00_AXI_awaddr(31 downto 0) => microblaze_0_intc_axi_AWADDR(31 downto 0),
      M00_AXI_awready(0) => microblaze_0_intc_axi_AWREADY,
      M00_AXI_awvalid(0) => microblaze_0_intc_axi_AWVALID(0),
      M00_AXI_bready(0) => microblaze_0_intc_axi_BREADY(0),
      M00_AXI_bresp(1 downto 0) => microblaze_0_intc_axi_BRESP(1 downto 0),
      M00_AXI_bvalid(0) => microblaze_0_intc_axi_BVALID,
      M00_AXI_rdata(31 downto 0) => microblaze_0_intc_axi_RDATA(31 downto 0),
      M00_AXI_rready(0) => microblaze_0_intc_axi_RREADY(0),
      M00_AXI_rresp(1 downto 0) => microblaze_0_intc_axi_RRESP(1 downto 0),
      M00_AXI_rvalid(0) => microblaze_0_intc_axi_RVALID,
      M00_AXI_wdata(31 downto 0) => microblaze_0_intc_axi_WDATA(31 downto 0),
      M00_AXI_wready(0) => microblaze_0_intc_axi_WREADY,
      M00_AXI_wstrb(3 downto 0) => microblaze_0_intc_axi_WSTRB(3 downto 0),
      M00_AXI_wvalid(0) => microblaze_0_intc_axi_WVALID(0),
      M01_ACLK => microblaze_0_Clk,
      M01_ARESETN(0) => rst_clk_wiz_1_100M_interconnect_aresetn(0),
      M01_AXI_araddr(31 downto 0) => microblaze_0_dlmb_axi_ARADDR(31 downto 0),
      M01_AXI_arready(0) => microblaze_0_dlmb_axi_ARREADY(0),
      M01_AXI_arvalid(0) => microblaze_0_dlmb_axi_ARVALID(0),
      M01_AXI_awaddr(31 downto 0) => microblaze_0_dlmb_axi_AWADDR(31 downto 0),
      M01_AXI_awready(0) => microblaze_0_dlmb_axi_AWREADY(0),
      M01_AXI_awvalid(0) => microblaze_0_dlmb_axi_AWVALID(0),
      M01_AXI_bready(0) => microblaze_0_dlmb_axi_BREADY(0),
      M01_AXI_bresp(1 downto 0) => microblaze_0_dlmb_axi_BRESP(1 downto 0),
      M01_AXI_bvalid(0) => microblaze_0_dlmb_axi_BVALID(0),
      M01_AXI_rdata(31 downto 0) => microblaze_0_dlmb_axi_RDATA(31 downto 0),
      M01_AXI_rready(0) => microblaze_0_dlmb_axi_RREADY(0),
      M01_AXI_rresp(1 downto 0) => microblaze_0_dlmb_axi_RRESP(1 downto 0),
      M01_AXI_rvalid(0) => microblaze_0_dlmb_axi_RVALID(0),
      M01_AXI_wdata(31 downto 0) => microblaze_0_dlmb_axi_WDATA(31 downto 0),
      M01_AXI_wready(0) => microblaze_0_dlmb_axi_WREADY(0),
      M01_AXI_wstrb(3 downto 0) => microblaze_0_dlmb_axi_WSTRB(3 downto 0),
      M01_AXI_wvalid(0) => microblaze_0_dlmb_axi_WVALID(0),
      M02_ACLK => microblaze_0_Clk,
      M02_ARESETN(0) => rst_clk_wiz_1_100M_interconnect_aresetn(0),
      M02_AXI_araddr(31 downto 0) => microblaze_0_ilmb_axi_ARADDR(31 downto 0),
      M02_AXI_arready(0) => microblaze_0_ilmb_axi_ARREADY(0),
      M02_AXI_arvalid(0) => microblaze_0_ilmb_axi_ARVALID(0),
      M02_AXI_awaddr(31 downto 0) => microblaze_0_ilmb_axi_AWADDR(31 downto 0),
      M02_AXI_awready(0) => microblaze_0_ilmb_axi_AWREADY(0),
      M02_AXI_awvalid(0) => microblaze_0_ilmb_axi_AWVALID(0),
      M02_AXI_bready(0) => microblaze_0_ilmb_axi_BREADY(0),
      M02_AXI_bresp(1 downto 0) => microblaze_0_ilmb_axi_BRESP(1 downto 0),
      M02_AXI_bvalid(0) => microblaze_0_ilmb_axi_BVALID(0),
      M02_AXI_rdata(31 downto 0) => microblaze_0_ilmb_axi_RDATA(31 downto 0),
      M02_AXI_rready(0) => microblaze_0_ilmb_axi_RREADY(0),
      M02_AXI_rresp(1 downto 0) => microblaze_0_ilmb_axi_RRESP(1 downto 0),
      M02_AXI_rvalid(0) => microblaze_0_ilmb_axi_RVALID(0),
      M02_AXI_wdata(31 downto 0) => microblaze_0_ilmb_axi_WDATA(31 downto 0),
      M02_AXI_wready(0) => microblaze_0_ilmb_axi_WREADY(0),
      M02_AXI_wstrb(3 downto 0) => microblaze_0_ilmb_axi_WSTRB(3 downto 0),
      M02_AXI_wvalid(0) => microblaze_0_ilmb_axi_WVALID(0),
      M03_ACLK => microblaze_0_Clk,
      M03_ARESETN(0) => rst_clk_wiz_1_100M_interconnect_aresetn(0),
      M03_AXI_araddr(31 downto 0) => microblaze_0_axi_periph_M03_AXI_ARADDR(31 downto 0),
      M03_AXI_arready(0) => microblaze_0_axi_periph_M03_AXI_ARREADY,
      M03_AXI_arvalid(0) => microblaze_0_axi_periph_M03_AXI_ARVALID(0),
      M03_AXI_awaddr(31 downto 0) => microblaze_0_axi_periph_M03_AXI_AWADDR(31 downto 0),
      M03_AXI_awready(0) => microblaze_0_axi_periph_M03_AXI_AWREADY,
      M03_AXI_awvalid(0) => microblaze_0_axi_periph_M03_AXI_AWVALID(0),
      M03_AXI_bready(0) => microblaze_0_axi_periph_M03_AXI_BREADY(0),
      M03_AXI_bresp(1 downto 0) => microblaze_0_axi_periph_M03_AXI_BRESP(1 downto 0),
      M03_AXI_bvalid(0) => microblaze_0_axi_periph_M03_AXI_BVALID,
      M03_AXI_rdata(31 downto 0) => microblaze_0_axi_periph_M03_AXI_RDATA(31 downto 0),
      M03_AXI_rready(0) => microblaze_0_axi_periph_M03_AXI_RREADY(0),
      M03_AXI_rresp(1 downto 0) => microblaze_0_axi_periph_M03_AXI_RRESP(1 downto 0),
      M03_AXI_rvalid(0) => microblaze_0_axi_periph_M03_AXI_RVALID,
      M03_AXI_wdata(31 downto 0) => microblaze_0_axi_periph_M03_AXI_WDATA(31 downto 0),
      M03_AXI_wready(0) => microblaze_0_axi_periph_M03_AXI_WREADY,
      M03_AXI_wstrb(3 downto 0) => microblaze_0_axi_periph_M03_AXI_WSTRB(3 downto 0),
      M03_AXI_wvalid(0) => microblaze_0_axi_periph_M03_AXI_WVALID(0),
      S00_ACLK => microblaze_0_Clk,
      S00_ARESETN(0) => rst_clk_wiz_1_100M_interconnect_aresetn(0),
      S00_AXI_araddr(31 downto 0) => microblaze_0_axi_dp_ARADDR(31 downto 0),
      S00_AXI_arprot(2 downto 0) => microblaze_0_axi_dp_ARPROT(2 downto 0),
      S00_AXI_arready(0) => microblaze_0_axi_dp_ARREADY(0),
      S00_AXI_arvalid(0) => microblaze_0_axi_dp_ARVALID,
      S00_AXI_awaddr(31 downto 0) => microblaze_0_axi_dp_AWADDR(31 downto 0),
      S00_AXI_awprot(2 downto 0) => microblaze_0_axi_dp_AWPROT(2 downto 0),
      S00_AXI_awready(0) => microblaze_0_axi_dp_AWREADY(0),
      S00_AXI_awvalid(0) => microblaze_0_axi_dp_AWVALID,
      S00_AXI_bready(0) => microblaze_0_axi_dp_BREADY,
      S00_AXI_bresp(1 downto 0) => microblaze_0_axi_dp_BRESP(1 downto 0),
      S00_AXI_bvalid(0) => microblaze_0_axi_dp_BVALID(0),
      S00_AXI_rdata(31 downto 0) => microblaze_0_axi_dp_RDATA(31 downto 0),
      S00_AXI_rready(0) => microblaze_0_axi_dp_RREADY,
      S00_AXI_rresp(1 downto 0) => microblaze_0_axi_dp_RRESP(1 downto 0),
      S00_AXI_rvalid(0) => microblaze_0_axi_dp_RVALID(0),
      S00_AXI_wdata(31 downto 0) => microblaze_0_axi_dp_WDATA(31 downto 0),
      S00_AXI_wready(0) => microblaze_0_axi_dp_WREADY(0),
      S00_AXI_wstrb(3 downto 0) => microblaze_0_axi_dp_WSTRB(3 downto 0),
      S00_AXI_wvalid(0) => microblaze_0_axi_dp_WVALID
    );
microblaze_0_local_memory: entity work.microblaze_0_local_memory_imp_1K0VQXK
     port map (
      DLMB_Interrupt => microblaze_0_dlmb_int,
      DLMB_abus(0 to 31) => microblaze_0_dlmb_1_ABUS(0 to 31),
      DLMB_addrstrobe => microblaze_0_dlmb_1_ADDRSTROBE,
      DLMB_be(0 to 3) => microblaze_0_dlmb_1_BE(0 to 3),
      DLMB_ce => microblaze_0_dlmb_1_CE,
      DLMB_readdbus(0 to 31) => microblaze_0_dlmb_1_READDBUS(0 to 31),
      DLMB_readstrobe => microblaze_0_dlmb_1_READSTROBE,
      DLMB_ready => microblaze_0_dlmb_1_READY,
      DLMB_ue => microblaze_0_dlmb_1_UE,
      DLMB_wait => microblaze_0_dlmb_1_WAIT,
      DLMB_writedbus(0 to 31) => microblaze_0_dlmb_1_WRITEDBUS(0 to 31),
      DLMB_writestrobe => microblaze_0_dlmb_1_WRITESTROBE,
      ILMB_Interrupt => microblaze_0_ilmb_int,
      ILMB_abus(0 to 31) => microblaze_0_ilmb_1_ABUS(0 to 31),
      ILMB_addrstrobe => microblaze_0_ilmb_1_ADDRSTROBE,
      ILMB_ce => microblaze_0_ilmb_1_CE,
      ILMB_readdbus(0 to 31) => microblaze_0_ilmb_1_READDBUS(0 to 31),
      ILMB_readstrobe => microblaze_0_ilmb_1_READSTROBE,
      ILMB_ready => microblaze_0_ilmb_1_READY,
      ILMB_ue => microblaze_0_ilmb_1_UE,
      ILMB_wait => microblaze_0_ilmb_1_WAIT,
      LMB_Clk => microblaze_0_Clk,
      SYS_Rst(0) => rst_clk_wiz_1_100M_bus_struct_reset(0),
      S_AXI_CTRL1_araddr(31 downto 0) => microblaze_0_ilmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL1_arready(0) => microblaze_0_ilmb_axi_ARREADY(0),
      S_AXI_CTRL1_arvalid(0) => microblaze_0_ilmb_axi_ARVALID(0),
      S_AXI_CTRL1_awaddr(31 downto 0) => microblaze_0_ilmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL1_awready(0) => microblaze_0_ilmb_axi_AWREADY(0),
      S_AXI_CTRL1_awvalid(0) => microblaze_0_ilmb_axi_AWVALID(0),
      S_AXI_CTRL1_bready(0) => microblaze_0_ilmb_axi_BREADY(0),
      S_AXI_CTRL1_bresp(1 downto 0) => microblaze_0_ilmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL1_bvalid(0) => microblaze_0_ilmb_axi_BVALID(0),
      S_AXI_CTRL1_rdata(31 downto 0) => microblaze_0_ilmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL1_rready(0) => microblaze_0_ilmb_axi_RREADY(0),
      S_AXI_CTRL1_rresp(1 downto 0) => microblaze_0_ilmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL1_rvalid(0) => microblaze_0_ilmb_axi_RVALID(0),
      S_AXI_CTRL1_wdata(31 downto 0) => microblaze_0_ilmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL1_wready(0) => microblaze_0_ilmb_axi_WREADY(0),
      S_AXI_CTRL1_wstrb(3 downto 0) => microblaze_0_ilmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL1_wvalid(0) => microblaze_0_ilmb_axi_WVALID(0),
      S_AXI_CTRL_ARESETN(0) => rst_clk_wiz_1_100M_peripheral_aresetn(0),
      S_AXI_CTRL_araddr(31 downto 0) => microblaze_0_dlmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL_arready(0) => microblaze_0_dlmb_axi_ARREADY(0),
      S_AXI_CTRL_arvalid(0) => microblaze_0_dlmb_axi_ARVALID(0),
      S_AXI_CTRL_awaddr(31 downto 0) => microblaze_0_dlmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL_awready(0) => microblaze_0_dlmb_axi_AWREADY(0),
      S_AXI_CTRL_awvalid(0) => microblaze_0_dlmb_axi_AWVALID(0),
      S_AXI_CTRL_bready(0) => microblaze_0_dlmb_axi_BREADY(0),
      S_AXI_CTRL_bresp(1 downto 0) => microblaze_0_dlmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL_bvalid(0) => microblaze_0_dlmb_axi_BVALID(0),
      S_AXI_CTRL_rdata(31 downto 0) => microblaze_0_dlmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL_rready(0) => microblaze_0_dlmb_axi_RREADY(0),
      S_AXI_CTRL_rresp(1 downto 0) => microblaze_0_dlmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL_rvalid(0) => microblaze_0_dlmb_axi_RVALID(0),
      S_AXI_CTRL_wdata(31 downto 0) => microblaze_0_dlmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL_wready(0) => microblaze_0_dlmb_axi_WREADY(0),
      S_AXI_CTRL_wstrb(3 downto 0) => microblaze_0_dlmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL_wvalid(0) => microblaze_0_dlmb_axi_WVALID(0)
    );
microblaze_0_xlconcat: component design_1_microblaze_0_xlconcat_0
     port map (
      In0(0) => microblaze_0_dlmb_int,
      In1(0) => microblaze_0_ilmb_int,
      dout(1 downto 0) => microblaze_0_intr(1 downto 0)
    );
microblaze_1: component design_1_microblaze_0_1
     port map (
      Byte_Enable(0 to 3) => microblaze_1_dlmb_1_BE(0 to 3),
      Clk => microblaze_1_Clk,
      DCE => microblaze_1_dlmb_1_CE,
      DReady => microblaze_1_dlmb_1_READY,
      DUE => microblaze_1_dlmb_1_UE,
      DWait => microblaze_1_dlmb_1_WAIT,
      D_AS => microblaze_1_dlmb_1_ADDRSTROBE,
      Data_Addr(0 to 31) => microblaze_1_dlmb_1_ABUS(0 to 31),
      Data_Read(0 to 31) => microblaze_1_dlmb_1_READDBUS(0 to 31),
      Data_Write(0 to 31) => microblaze_1_dlmb_1_WRITEDBUS(0 to 31),
      Dbg_Capture => microblaze_1_debug_CAPTURE,
      Dbg_Clk => microblaze_1_debug_CLK,
      Dbg_Reg_En(0 to 7) => microblaze_1_debug_REG_EN(0 to 7),
      Dbg_Shift => microblaze_1_debug_SHIFT,
      Dbg_TDI => microblaze_1_debug_TDI,
      Dbg_TDO => microblaze_1_debug_TDO,
      Dbg_Update => microblaze_1_debug_UPDATE,
      Debug_Rst => microblaze_1_debug_RST,
      ICE => microblaze_1_ilmb_1_CE,
      IFetch => microblaze_1_ilmb_1_READSTROBE,
      IReady => microblaze_1_ilmb_1_READY,
      IUE => microblaze_1_ilmb_1_UE,
      IWAIT => microblaze_1_ilmb_1_WAIT,
      I_AS => microblaze_1_ilmb_1_ADDRSTROBE,
      Instr(0 to 31) => microblaze_1_ilmb_1_READDBUS(0 to 31),
      Instr_Addr(0 to 31) => microblaze_1_ilmb_1_ABUS(0 to 31),
      Interrupt => microblaze_1_interrupt_INTERRUPT,
      Interrupt_Ack(0 to 1) => microblaze_1_interrupt_ACK(0 to 1),
      Interrupt_Address(0) => microblaze_1_interrupt_ADDRESS(31),
      Interrupt_Address(1) => microblaze_1_interrupt_ADDRESS(30),
      Interrupt_Address(2) => microblaze_1_interrupt_ADDRESS(29),
      Interrupt_Address(3) => microblaze_1_interrupt_ADDRESS(28),
      Interrupt_Address(4) => microblaze_1_interrupt_ADDRESS(27),
      Interrupt_Address(5) => microblaze_1_interrupt_ADDRESS(26),
      Interrupt_Address(6) => microblaze_1_interrupt_ADDRESS(25),
      Interrupt_Address(7) => microblaze_1_interrupt_ADDRESS(24),
      Interrupt_Address(8) => microblaze_1_interrupt_ADDRESS(23),
      Interrupt_Address(9) => microblaze_1_interrupt_ADDRESS(22),
      Interrupt_Address(10) => microblaze_1_interrupt_ADDRESS(21),
      Interrupt_Address(11) => microblaze_1_interrupt_ADDRESS(20),
      Interrupt_Address(12) => microblaze_1_interrupt_ADDRESS(19),
      Interrupt_Address(13) => microblaze_1_interrupt_ADDRESS(18),
      Interrupt_Address(14) => microblaze_1_interrupt_ADDRESS(17),
      Interrupt_Address(15) => microblaze_1_interrupt_ADDRESS(16),
      Interrupt_Address(16) => microblaze_1_interrupt_ADDRESS(15),
      Interrupt_Address(17) => microblaze_1_interrupt_ADDRESS(14),
      Interrupt_Address(18) => microblaze_1_interrupt_ADDRESS(13),
      Interrupt_Address(19) => microblaze_1_interrupt_ADDRESS(12),
      Interrupt_Address(20) => microblaze_1_interrupt_ADDRESS(11),
      Interrupt_Address(21) => microblaze_1_interrupt_ADDRESS(10),
      Interrupt_Address(22) => microblaze_1_interrupt_ADDRESS(9),
      Interrupt_Address(23) => microblaze_1_interrupt_ADDRESS(8),
      Interrupt_Address(24) => microblaze_1_interrupt_ADDRESS(7),
      Interrupt_Address(25) => microblaze_1_interrupt_ADDRESS(6),
      Interrupt_Address(26) => microblaze_1_interrupt_ADDRESS(5),
      Interrupt_Address(27) => microblaze_1_interrupt_ADDRESS(4),
      Interrupt_Address(28) => microblaze_1_interrupt_ADDRESS(3),
      Interrupt_Address(29) => microblaze_1_interrupt_ADDRESS(2),
      Interrupt_Address(30) => microblaze_1_interrupt_ADDRESS(1),
      Interrupt_Address(31) => microblaze_1_interrupt_ADDRESS(0),
      M_AXI_DP_ARADDR(31 downto 0) => microblaze_1_axi_dp_ARADDR(31 downto 0),
      M_AXI_DP_ARPROT(2 downto 0) => microblaze_1_axi_dp_ARPROT(2 downto 0),
      M_AXI_DP_ARREADY => microblaze_1_axi_dp_ARREADY(0),
      M_AXI_DP_ARVALID => microblaze_1_axi_dp_ARVALID,
      M_AXI_DP_AWADDR(31 downto 0) => microblaze_1_axi_dp_AWADDR(31 downto 0),
      M_AXI_DP_AWPROT(2 downto 0) => microblaze_1_axi_dp_AWPROT(2 downto 0),
      M_AXI_DP_AWREADY => microblaze_1_axi_dp_AWREADY(0),
      M_AXI_DP_AWVALID => microblaze_1_axi_dp_AWVALID,
      M_AXI_DP_BREADY => microblaze_1_axi_dp_BREADY,
      M_AXI_DP_BRESP(1 downto 0) => microblaze_1_axi_dp_BRESP(1 downto 0),
      M_AXI_DP_BVALID => microblaze_1_axi_dp_BVALID(0),
      M_AXI_DP_RDATA(31 downto 0) => microblaze_1_axi_dp_RDATA(31 downto 0),
      M_AXI_DP_RREADY => microblaze_1_axi_dp_RREADY,
      M_AXI_DP_RRESP(1 downto 0) => microblaze_1_axi_dp_RRESP(1 downto 0),
      M_AXI_DP_RVALID => microblaze_1_axi_dp_RVALID(0),
      M_AXI_DP_WDATA(31 downto 0) => microblaze_1_axi_dp_WDATA(31 downto 0),
      M_AXI_DP_WREADY => microblaze_1_axi_dp_WREADY(0),
      M_AXI_DP_WSTRB(3 downto 0) => microblaze_1_axi_dp_WSTRB(3 downto 0),
      M_AXI_DP_WVALID => microblaze_1_axi_dp_WVALID,
      Read_Strobe => microblaze_1_dlmb_1_READSTROBE,
      Reset => rst_microblaze_1_clk_wiz_1_100M_mb_reset,
      Write_Strobe => microblaze_1_dlmb_1_WRITESTROBE
    );
microblaze_1_axi_intc: component design_1_microblaze_1_axi_intc_0
     port map (
      interrupt_address(31 downto 0) => microblaze_1_interrupt_ADDRESS(31 downto 0),
      intr(1 downto 0) => microblaze_1_intr(1 downto 0),
      irq => microblaze_1_interrupt_INTERRUPT,
      processor_ack(1) => microblaze_1_interrupt_ACK(0),
      processor_ack(0) => microblaze_1_interrupt_ACK(1),
      processor_clk => microblaze_1_Clk,
      processor_rst => rst_microblaze_1_clk_wiz_1_100M_mb_reset,
      s_axi_aclk => microblaze_1_Clk,
      s_axi_araddr(8 downto 0) => microblaze_1_intc_axi_ARADDR(8 downto 0),
      s_axi_aresetn => rst_microblaze_1_clk_wiz_1_100M_peripheral_aresetn(0),
      s_axi_arready => microblaze_1_intc_axi_ARREADY,
      s_axi_arvalid => microblaze_1_intc_axi_ARVALID(0),
      s_axi_awaddr(8 downto 0) => microblaze_1_intc_axi_AWADDR(8 downto 0),
      s_axi_awready => microblaze_1_intc_axi_AWREADY,
      s_axi_awvalid => microblaze_1_intc_axi_AWVALID(0),
      s_axi_bready => microblaze_1_intc_axi_BREADY(0),
      s_axi_bresp(1 downto 0) => microblaze_1_intc_axi_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_1_intc_axi_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_1_intc_axi_RDATA(31 downto 0),
      s_axi_rready => microblaze_1_intc_axi_RREADY(0),
      s_axi_rresp(1 downto 0) => microblaze_1_intc_axi_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_1_intc_axi_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_1_intc_axi_WDATA(31 downto 0),
      s_axi_wready => microblaze_1_intc_axi_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_1_intc_axi_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_1_intc_axi_WVALID(0)
    );
microblaze_1_axi_periph: entity work.design_1_microblaze_1_axi_periph_0
     port map (
      ACLK => microblaze_1_Clk,
      ARESETN(0) => rst_microblaze_1_clk_wiz_1_100M_interconnect_aresetn(0),
      M00_ACLK => microblaze_1_Clk,
      M00_ARESETN(0) => rst_microblaze_1_clk_wiz_1_100M_peripheral_aresetn(0),
      M00_AXI_araddr(31 downto 0) => microblaze_1_intc_axi_ARADDR(31 downto 0),
      M00_AXI_arready(0) => microblaze_1_intc_axi_ARREADY,
      M00_AXI_arvalid(0) => microblaze_1_intc_axi_ARVALID(0),
      M00_AXI_awaddr(31 downto 0) => microblaze_1_intc_axi_AWADDR(31 downto 0),
      M00_AXI_awready(0) => microblaze_1_intc_axi_AWREADY,
      M00_AXI_awvalid(0) => microblaze_1_intc_axi_AWVALID(0),
      M00_AXI_bready(0) => microblaze_1_intc_axi_BREADY(0),
      M00_AXI_bresp(1 downto 0) => microblaze_1_intc_axi_BRESP(1 downto 0),
      M00_AXI_bvalid(0) => microblaze_1_intc_axi_BVALID,
      M00_AXI_rdata(31 downto 0) => microblaze_1_intc_axi_RDATA(31 downto 0),
      M00_AXI_rready(0) => microblaze_1_intc_axi_RREADY(0),
      M00_AXI_rresp(1 downto 0) => microblaze_1_intc_axi_RRESP(1 downto 0),
      M00_AXI_rvalid(0) => microblaze_1_intc_axi_RVALID,
      M00_AXI_wdata(31 downto 0) => microblaze_1_intc_axi_WDATA(31 downto 0),
      M00_AXI_wready(0) => microblaze_1_intc_axi_WREADY,
      M00_AXI_wstrb(3 downto 0) => microblaze_1_intc_axi_WSTRB(3 downto 0),
      M00_AXI_wvalid(0) => microblaze_1_intc_axi_WVALID(0),
      M01_ACLK => microblaze_1_Clk,
      M01_ARESETN(0) => rst_microblaze_1_clk_wiz_1_100M_peripheral_aresetn(0),
      M01_AXI_araddr(31 downto 0) => microblaze_1_dlmb_axi_ARADDR(31 downto 0),
      M01_AXI_arready(0) => microblaze_1_dlmb_axi_ARREADY(0),
      M01_AXI_arvalid(0) => microblaze_1_dlmb_axi_ARVALID(0),
      M01_AXI_awaddr(31 downto 0) => microblaze_1_dlmb_axi_AWADDR(31 downto 0),
      M01_AXI_awready(0) => microblaze_1_dlmb_axi_AWREADY(0),
      M01_AXI_awvalid(0) => microblaze_1_dlmb_axi_AWVALID(0),
      M01_AXI_bready(0) => microblaze_1_dlmb_axi_BREADY(0),
      M01_AXI_bresp(1 downto 0) => microblaze_1_dlmb_axi_BRESP(1 downto 0),
      M01_AXI_bvalid(0) => microblaze_1_dlmb_axi_BVALID(0),
      M01_AXI_rdata(31 downto 0) => microblaze_1_dlmb_axi_RDATA(31 downto 0),
      M01_AXI_rready(0) => microblaze_1_dlmb_axi_RREADY(0),
      M01_AXI_rresp(1 downto 0) => microblaze_1_dlmb_axi_RRESP(1 downto 0),
      M01_AXI_rvalid(0) => microblaze_1_dlmb_axi_RVALID(0),
      M01_AXI_wdata(31 downto 0) => microblaze_1_dlmb_axi_WDATA(31 downto 0),
      M01_AXI_wready(0) => microblaze_1_dlmb_axi_WREADY(0),
      M01_AXI_wstrb(3 downto 0) => microblaze_1_dlmb_axi_WSTRB(3 downto 0),
      M01_AXI_wvalid(0) => microblaze_1_dlmb_axi_WVALID(0),
      M02_ACLK => microblaze_1_Clk,
      M02_ARESETN(0) => rst_microblaze_1_clk_wiz_1_100M_peripheral_aresetn(0),
      M02_AXI_araddr(31 downto 0) => microblaze_1_ilmb_axi_ARADDR(31 downto 0),
      M02_AXI_arready(0) => microblaze_1_ilmb_axi_ARREADY(0),
      M02_AXI_arvalid(0) => microblaze_1_ilmb_axi_ARVALID(0),
      M02_AXI_awaddr(31 downto 0) => microblaze_1_ilmb_axi_AWADDR(31 downto 0),
      M02_AXI_awready(0) => microblaze_1_ilmb_axi_AWREADY(0),
      M02_AXI_awvalid(0) => microblaze_1_ilmb_axi_AWVALID(0),
      M02_AXI_bready(0) => microblaze_1_ilmb_axi_BREADY(0),
      M02_AXI_bresp(1 downto 0) => microblaze_1_ilmb_axi_BRESP(1 downto 0),
      M02_AXI_bvalid(0) => microblaze_1_ilmb_axi_BVALID(0),
      M02_AXI_rdata(31 downto 0) => microblaze_1_ilmb_axi_RDATA(31 downto 0),
      M02_AXI_rready(0) => microblaze_1_ilmb_axi_RREADY(0),
      M02_AXI_rresp(1 downto 0) => microblaze_1_ilmb_axi_RRESP(1 downto 0),
      M02_AXI_rvalid(0) => microblaze_1_ilmb_axi_RVALID(0),
      M02_AXI_wdata(31 downto 0) => microblaze_1_ilmb_axi_WDATA(31 downto 0),
      M02_AXI_wready(0) => microblaze_1_ilmb_axi_WREADY(0),
      M02_AXI_wstrb(3 downto 0) => microblaze_1_ilmb_axi_WSTRB(3 downto 0),
      M02_AXI_wvalid(0) => microblaze_1_ilmb_axi_WVALID(0),
      M03_ACLK => microblaze_1_Clk,
      M03_ARESETN(0) => rst_microblaze_1_clk_wiz_1_100M_peripheral_aresetn(0),
      M03_AXI_araddr(31 downto 0) => microblaze_1_axi_periph_M03_AXI_ARADDR(31 downto 0),
      M03_AXI_arready(0) => microblaze_1_axi_periph_M03_AXI_ARREADY,
      M03_AXI_arvalid(0) => microblaze_1_axi_periph_M03_AXI_ARVALID(0),
      M03_AXI_awaddr(31 downto 0) => microblaze_1_axi_periph_M03_AXI_AWADDR(31 downto 0),
      M03_AXI_awready(0) => microblaze_1_axi_periph_M03_AXI_AWREADY,
      M03_AXI_awvalid(0) => microblaze_1_axi_periph_M03_AXI_AWVALID(0),
      M03_AXI_bready(0) => microblaze_1_axi_periph_M03_AXI_BREADY(0),
      M03_AXI_bresp(1 downto 0) => microblaze_1_axi_periph_M03_AXI_BRESP(1 downto 0),
      M03_AXI_bvalid(0) => microblaze_1_axi_periph_M03_AXI_BVALID,
      M03_AXI_rdata(31 downto 0) => microblaze_1_axi_periph_M03_AXI_RDATA(31 downto 0),
      M03_AXI_rready(0) => microblaze_1_axi_periph_M03_AXI_RREADY(0),
      M03_AXI_rresp(1 downto 0) => microblaze_1_axi_periph_M03_AXI_RRESP(1 downto 0),
      M03_AXI_rvalid(0) => microblaze_1_axi_periph_M03_AXI_RVALID,
      M03_AXI_wdata(31 downto 0) => microblaze_1_axi_periph_M03_AXI_WDATA(31 downto 0),
      M03_AXI_wready(0) => microblaze_1_axi_periph_M03_AXI_WREADY,
      M03_AXI_wstrb(3 downto 0) => microblaze_1_axi_periph_M03_AXI_WSTRB(3 downto 0),
      M03_AXI_wvalid(0) => microblaze_1_axi_periph_M03_AXI_WVALID(0),
      M04_ACLK => microblaze_1_Clk,
      M04_ARESETN(0) => rst_microblaze_1_clk_wiz_1_100M_peripheral_aresetn(0),
      M04_AXI_araddr(31 downto 0) => microblaze_1_axi_periph_M04_AXI_ARADDR(31 downto 0),
      M04_AXI_arprot(2 downto 0) => microblaze_1_axi_periph_M04_AXI_ARPROT(2 downto 0),
      M04_AXI_arready => microblaze_1_axi_periph_M04_AXI_ARREADY,
      M04_AXI_arvalid => microblaze_1_axi_periph_M04_AXI_ARVALID,
      M04_AXI_awaddr(31 downto 0) => microblaze_1_axi_periph_M04_AXI_AWADDR(31 downto 0),
      M04_AXI_awprot(2 downto 0) => microblaze_1_axi_periph_M04_AXI_AWPROT(2 downto 0),
      M04_AXI_awready => microblaze_1_axi_periph_M04_AXI_AWREADY,
      M04_AXI_awvalid => microblaze_1_axi_periph_M04_AXI_AWVALID,
      M04_AXI_bready => microblaze_1_axi_periph_M04_AXI_BREADY,
      M04_AXI_bresp(1 downto 0) => microblaze_1_axi_periph_M04_AXI_BRESP(1 downto 0),
      M04_AXI_bvalid => microblaze_1_axi_periph_M04_AXI_BVALID,
      M04_AXI_rdata(31 downto 0) => microblaze_1_axi_periph_M04_AXI_RDATA(31 downto 0),
      M04_AXI_rready => microblaze_1_axi_periph_M04_AXI_RREADY,
      M04_AXI_rresp(1 downto 0) => microblaze_1_axi_periph_M04_AXI_RRESP(1 downto 0),
      M04_AXI_rvalid => microblaze_1_axi_periph_M04_AXI_RVALID,
      M04_AXI_wdata(31 downto 0) => microblaze_1_axi_periph_M04_AXI_WDATA(31 downto 0),
      M04_AXI_wready => microblaze_1_axi_periph_M04_AXI_WREADY,
      M04_AXI_wstrb(3 downto 0) => microblaze_1_axi_periph_M04_AXI_WSTRB(3 downto 0),
      M04_AXI_wvalid => microblaze_1_axi_periph_M04_AXI_WVALID,
      M05_ACLK => microblaze_1_Clk,
      M05_ARESETN(0) => rst_microblaze_1_clk_wiz_1_100M_peripheral_aresetn(0),
      M05_AXI_araddr(31 downto 0) => microblaze_1_axi_periph_M05_AXI_ARADDR(31 downto 0),
      M05_AXI_arready => microblaze_1_axi_periph_M05_AXI_ARREADY,
      M05_AXI_arvalid => microblaze_1_axi_periph_M05_AXI_ARVALID,
      M05_AXI_awaddr(31 downto 0) => microblaze_1_axi_periph_M05_AXI_AWADDR(31 downto 0),
      M05_AXI_awready => microblaze_1_axi_periph_M05_AXI_AWREADY,
      M05_AXI_awvalid => microblaze_1_axi_periph_M05_AXI_AWVALID,
      M05_AXI_bready => microblaze_1_axi_periph_M05_AXI_BREADY,
      M05_AXI_bresp(1 downto 0) => microblaze_1_axi_periph_M05_AXI_BRESP(1 downto 0),
      M05_AXI_bvalid => microblaze_1_axi_periph_M05_AXI_BVALID,
      M05_AXI_rdata(31 downto 0) => microblaze_1_axi_periph_M05_AXI_RDATA(31 downto 0),
      M05_AXI_rready => microblaze_1_axi_periph_M05_AXI_RREADY,
      M05_AXI_rresp(1 downto 0) => microblaze_1_axi_periph_M05_AXI_RRESP(1 downto 0),
      M05_AXI_rvalid => microblaze_1_axi_periph_M05_AXI_RVALID,
      M05_AXI_wdata(31 downto 0) => microblaze_1_axi_periph_M05_AXI_WDATA(31 downto 0),
      M05_AXI_wready => microblaze_1_axi_periph_M05_AXI_WREADY,
      M05_AXI_wstrb(3 downto 0) => microblaze_1_axi_periph_M05_AXI_WSTRB(3 downto 0),
      M05_AXI_wvalid => microblaze_1_axi_periph_M05_AXI_WVALID,
      S00_ACLK => microblaze_1_Clk,
      S00_ARESETN(0) => rst_microblaze_1_clk_wiz_1_100M_peripheral_aresetn(0),
      S00_AXI_araddr(31 downto 0) => microblaze_1_axi_dp_ARADDR(31 downto 0),
      S00_AXI_arprot(2 downto 0) => microblaze_1_axi_dp_ARPROT(2 downto 0),
      S00_AXI_arready(0) => microblaze_1_axi_dp_ARREADY(0),
      S00_AXI_arvalid(0) => microblaze_1_axi_dp_ARVALID,
      S00_AXI_awaddr(31 downto 0) => microblaze_1_axi_dp_AWADDR(31 downto 0),
      S00_AXI_awprot(2 downto 0) => microblaze_1_axi_dp_AWPROT(2 downto 0),
      S00_AXI_awready(0) => microblaze_1_axi_dp_AWREADY(0),
      S00_AXI_awvalid(0) => microblaze_1_axi_dp_AWVALID,
      S00_AXI_bready(0) => microblaze_1_axi_dp_BREADY,
      S00_AXI_bresp(1 downto 0) => microblaze_1_axi_dp_BRESP(1 downto 0),
      S00_AXI_bvalid(0) => microblaze_1_axi_dp_BVALID(0),
      S00_AXI_rdata(31 downto 0) => microblaze_1_axi_dp_RDATA(31 downto 0),
      S00_AXI_rready(0) => microblaze_1_axi_dp_RREADY,
      S00_AXI_rresp(1 downto 0) => microblaze_1_axi_dp_RRESP(1 downto 0),
      S00_AXI_rvalid(0) => microblaze_1_axi_dp_RVALID(0),
      S00_AXI_wdata(31 downto 0) => microblaze_1_axi_dp_WDATA(31 downto 0),
      S00_AXI_wready(0) => microblaze_1_axi_dp_WREADY(0),
      S00_AXI_wstrb(3 downto 0) => microblaze_1_axi_dp_WSTRB(3 downto 0),
      S00_AXI_wvalid(0) => microblaze_1_axi_dp_WVALID
    );
microblaze_1_clk_wiz_1: component design_1_microblaze_1_clk_wiz_1_0
     port map (
      clk_in1 => clock_rtl_1,
      clk_out1 => microblaze_1_Clk,
      locked => microblaze_1_clk_wiz_1_locked,
      reset => reset_rtl_1
    );
microblaze_1_local_memory: entity work.microblaze_1_local_memory_imp_1PT2J88
     port map (
      DLMB_Interrupt => microblaze_1_dlmb_int,
      DLMB_abus(0 to 31) => microblaze_1_dlmb_1_ABUS(0 to 31),
      DLMB_addrstrobe => microblaze_1_dlmb_1_ADDRSTROBE,
      DLMB_be(0 to 3) => microblaze_1_dlmb_1_BE(0 to 3),
      DLMB_ce => microblaze_1_dlmb_1_CE,
      DLMB_readdbus(0 to 31) => microblaze_1_dlmb_1_READDBUS(0 to 31),
      DLMB_readstrobe => microblaze_1_dlmb_1_READSTROBE,
      DLMB_ready => microblaze_1_dlmb_1_READY,
      DLMB_ue => microblaze_1_dlmb_1_UE,
      DLMB_wait => microblaze_1_dlmb_1_WAIT,
      DLMB_writedbus(0 to 31) => microblaze_1_dlmb_1_WRITEDBUS(0 to 31),
      DLMB_writestrobe => microblaze_1_dlmb_1_WRITESTROBE,
      ILMB_Interrupt => microblaze_1_ilmb_int,
      ILMB_abus(0 to 31) => microblaze_1_ilmb_1_ABUS(0 to 31),
      ILMB_addrstrobe => microblaze_1_ilmb_1_ADDRSTROBE,
      ILMB_ce => microblaze_1_ilmb_1_CE,
      ILMB_readdbus(0 to 31) => microblaze_1_ilmb_1_READDBUS(0 to 31),
      ILMB_readstrobe => microblaze_1_ilmb_1_READSTROBE,
      ILMB_ready => microblaze_1_ilmb_1_READY,
      ILMB_ue => microblaze_1_ilmb_1_UE,
      ILMB_wait => microblaze_1_ilmb_1_WAIT,
      LMB_Clk => microblaze_1_Clk,
      SYS_Rst(0) => rst_microblaze_1_clk_wiz_1_100M_bus_struct_reset(0),
      S_AXI_CTRL1_araddr(31 downto 0) => microblaze_1_ilmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL1_arready(0) => microblaze_1_ilmb_axi_ARREADY(0),
      S_AXI_CTRL1_arvalid(0) => microblaze_1_ilmb_axi_ARVALID(0),
      S_AXI_CTRL1_awaddr(31 downto 0) => microblaze_1_ilmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL1_awready(0) => microblaze_1_ilmb_axi_AWREADY(0),
      S_AXI_CTRL1_awvalid(0) => microblaze_1_ilmb_axi_AWVALID(0),
      S_AXI_CTRL1_bready(0) => microblaze_1_ilmb_axi_BREADY(0),
      S_AXI_CTRL1_bresp(1 downto 0) => microblaze_1_ilmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL1_bvalid(0) => microblaze_1_ilmb_axi_BVALID(0),
      S_AXI_CTRL1_rdata(31 downto 0) => microblaze_1_ilmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL1_rready(0) => microblaze_1_ilmb_axi_RREADY(0),
      S_AXI_CTRL1_rresp(1 downto 0) => microblaze_1_ilmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL1_rvalid(0) => microblaze_1_ilmb_axi_RVALID(0),
      S_AXI_CTRL1_wdata(31 downto 0) => microblaze_1_ilmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL1_wready(0) => microblaze_1_ilmb_axi_WREADY(0),
      S_AXI_CTRL1_wstrb(3 downto 0) => microblaze_1_ilmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL1_wvalid(0) => microblaze_1_ilmb_axi_WVALID(0),
      S_AXI_CTRL_ARESETN(0) => rst_microblaze_1_clk_wiz_1_100M_peripheral_aresetn(0),
      S_AXI_CTRL_araddr(31 downto 0) => microblaze_1_dlmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL_arready(0) => microblaze_1_dlmb_axi_ARREADY(0),
      S_AXI_CTRL_arvalid(0) => microblaze_1_dlmb_axi_ARVALID(0),
      S_AXI_CTRL_awaddr(31 downto 0) => microblaze_1_dlmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL_awready(0) => microblaze_1_dlmb_axi_AWREADY(0),
      S_AXI_CTRL_awvalid(0) => microblaze_1_dlmb_axi_AWVALID(0),
      S_AXI_CTRL_bready(0) => microblaze_1_dlmb_axi_BREADY(0),
      S_AXI_CTRL_bresp(1 downto 0) => microblaze_1_dlmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL_bvalid(0) => microblaze_1_dlmb_axi_BVALID(0),
      S_AXI_CTRL_rdata(31 downto 0) => microblaze_1_dlmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL_rready(0) => microblaze_1_dlmb_axi_RREADY(0),
      S_AXI_CTRL_rresp(1 downto 0) => microblaze_1_dlmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL_rvalid(0) => microblaze_1_dlmb_axi_RVALID(0),
      S_AXI_CTRL_wdata(31 downto 0) => microblaze_1_dlmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL_wready(0) => microblaze_1_dlmb_axi_WREADY(0),
      S_AXI_CTRL_wstrb(3 downto 0) => microblaze_1_dlmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL_wvalid(0) => microblaze_1_dlmb_axi_WVALID(0)
    );
microblaze_1_xlconcat: component design_1_microblaze_1_xlconcat_0
     port map (
      In0(0) => microblaze_1_dlmb_int,
      In1(0) => microblaze_1_ilmb_int,
      dout(1 downto 0) => microblaze_1_intr(1 downto 0)
    );
microblaze_2: component design_1_microblaze_1_0
     port map (
      Byte_Enable(0 to 3) => microblaze_2_dlmb_1_BE(0 to 3),
      Clk => microblaze_2_Clk,
      DCE => microblaze_2_dlmb_1_CE,
      DReady => microblaze_2_dlmb_1_READY,
      DUE => microblaze_2_dlmb_1_UE,
      DWait => microblaze_2_dlmb_1_WAIT,
      D_AS => microblaze_2_dlmb_1_ADDRSTROBE,
      Data_Addr(0 to 31) => microblaze_2_dlmb_1_ABUS(0 to 31),
      Data_Read(0 to 31) => microblaze_2_dlmb_1_READDBUS(0 to 31),
      Data_Write(0 to 31) => microblaze_2_dlmb_1_WRITEDBUS(0 to 31),
      Dbg_Capture => microblaze_2_debug_CAPTURE,
      Dbg_Clk => microblaze_2_debug_CLK,
      Dbg_Reg_En(0 to 7) => microblaze_2_debug_REG_EN(0 to 7),
      Dbg_Shift => microblaze_2_debug_SHIFT,
      Dbg_TDI => microblaze_2_debug_TDI,
      Dbg_TDO => microblaze_2_debug_TDO,
      Dbg_Update => microblaze_2_debug_UPDATE,
      Debug_Rst => microblaze_2_debug_RST,
      ICE => microblaze_2_ilmb_1_CE,
      IFetch => microblaze_2_ilmb_1_READSTROBE,
      IReady => microblaze_2_ilmb_1_READY,
      IUE => microblaze_2_ilmb_1_UE,
      IWAIT => microblaze_2_ilmb_1_WAIT,
      I_AS => microblaze_2_ilmb_1_ADDRSTROBE,
      Instr(0 to 31) => microblaze_2_ilmb_1_READDBUS(0 to 31),
      Instr_Addr(0 to 31) => microblaze_2_ilmb_1_ABUS(0 to 31),
      Interrupt => microblaze_2_interrupt_INTERRUPT,
      Interrupt_Ack(0 to 1) => microblaze_2_interrupt_ACK(0 to 1),
      Interrupt_Address(0) => microblaze_2_interrupt_ADDRESS(31),
      Interrupt_Address(1) => microblaze_2_interrupt_ADDRESS(30),
      Interrupt_Address(2) => microblaze_2_interrupt_ADDRESS(29),
      Interrupt_Address(3) => microblaze_2_interrupt_ADDRESS(28),
      Interrupt_Address(4) => microblaze_2_interrupt_ADDRESS(27),
      Interrupt_Address(5) => microblaze_2_interrupt_ADDRESS(26),
      Interrupt_Address(6) => microblaze_2_interrupt_ADDRESS(25),
      Interrupt_Address(7) => microblaze_2_interrupt_ADDRESS(24),
      Interrupt_Address(8) => microblaze_2_interrupt_ADDRESS(23),
      Interrupt_Address(9) => microblaze_2_interrupt_ADDRESS(22),
      Interrupt_Address(10) => microblaze_2_interrupt_ADDRESS(21),
      Interrupt_Address(11) => microblaze_2_interrupt_ADDRESS(20),
      Interrupt_Address(12) => microblaze_2_interrupt_ADDRESS(19),
      Interrupt_Address(13) => microblaze_2_interrupt_ADDRESS(18),
      Interrupt_Address(14) => microblaze_2_interrupt_ADDRESS(17),
      Interrupt_Address(15) => microblaze_2_interrupt_ADDRESS(16),
      Interrupt_Address(16) => microblaze_2_interrupt_ADDRESS(15),
      Interrupt_Address(17) => microblaze_2_interrupt_ADDRESS(14),
      Interrupt_Address(18) => microblaze_2_interrupt_ADDRESS(13),
      Interrupt_Address(19) => microblaze_2_interrupt_ADDRESS(12),
      Interrupt_Address(20) => microblaze_2_interrupt_ADDRESS(11),
      Interrupt_Address(21) => microblaze_2_interrupt_ADDRESS(10),
      Interrupt_Address(22) => microblaze_2_interrupt_ADDRESS(9),
      Interrupt_Address(23) => microblaze_2_interrupt_ADDRESS(8),
      Interrupt_Address(24) => microblaze_2_interrupt_ADDRESS(7),
      Interrupt_Address(25) => microblaze_2_interrupt_ADDRESS(6),
      Interrupt_Address(26) => microblaze_2_interrupt_ADDRESS(5),
      Interrupt_Address(27) => microblaze_2_interrupt_ADDRESS(4),
      Interrupt_Address(28) => microblaze_2_interrupt_ADDRESS(3),
      Interrupt_Address(29) => microblaze_2_interrupt_ADDRESS(2),
      Interrupt_Address(30) => microblaze_2_interrupt_ADDRESS(1),
      Interrupt_Address(31) => microblaze_2_interrupt_ADDRESS(0),
      M_AXI_DP_ARADDR(31 downto 0) => microblaze_2_axi_dp_ARADDR(31 downto 0),
      M_AXI_DP_ARPROT(2 downto 0) => microblaze_2_axi_dp_ARPROT(2 downto 0),
      M_AXI_DP_ARREADY => microblaze_2_axi_dp_ARREADY(0),
      M_AXI_DP_ARVALID => microblaze_2_axi_dp_ARVALID,
      M_AXI_DP_AWADDR(31 downto 0) => microblaze_2_axi_dp_AWADDR(31 downto 0),
      M_AXI_DP_AWPROT(2 downto 0) => microblaze_2_axi_dp_AWPROT(2 downto 0),
      M_AXI_DP_AWREADY => microblaze_2_axi_dp_AWREADY(0),
      M_AXI_DP_AWVALID => microblaze_2_axi_dp_AWVALID,
      M_AXI_DP_BREADY => microblaze_2_axi_dp_BREADY,
      M_AXI_DP_BRESP(1 downto 0) => microblaze_2_axi_dp_BRESP(1 downto 0),
      M_AXI_DP_BVALID => microblaze_2_axi_dp_BVALID(0),
      M_AXI_DP_RDATA(31 downto 0) => microblaze_2_axi_dp_RDATA(31 downto 0),
      M_AXI_DP_RREADY => microblaze_2_axi_dp_RREADY,
      M_AXI_DP_RRESP(1 downto 0) => microblaze_2_axi_dp_RRESP(1 downto 0),
      M_AXI_DP_RVALID => microblaze_2_axi_dp_RVALID(0),
      M_AXI_DP_WDATA(31 downto 0) => microblaze_2_axi_dp_WDATA(31 downto 0),
      M_AXI_DP_WREADY => microblaze_2_axi_dp_WREADY(0),
      M_AXI_DP_WSTRB(3 downto 0) => microblaze_2_axi_dp_WSTRB(3 downto 0),
      M_AXI_DP_WVALID => microblaze_2_axi_dp_WVALID,
      Read_Strobe => microblaze_2_dlmb_1_READSTROBE,
      Reset => rst_microblaze_2_clk_wiz_1_100M_mb_reset,
      Write_Strobe => microblaze_2_dlmb_1_WRITESTROBE
    );
microblaze_2_axi_intc: component design_1_microblaze_2_axi_intc_0
     port map (
      interrupt_address(31 downto 0) => microblaze_2_interrupt_ADDRESS(31 downto 0),
      intr(1 downto 0) => microblaze_2_intr(1 downto 0),
      irq => microblaze_2_interrupt_INTERRUPT,
      processor_ack(1) => microblaze_2_interrupt_ACK(0),
      processor_ack(0) => microblaze_2_interrupt_ACK(1),
      processor_clk => microblaze_2_Clk,
      processor_rst => rst_microblaze_2_clk_wiz_1_100M_mb_reset,
      s_axi_aclk => microblaze_2_Clk,
      s_axi_araddr(8 downto 0) => microblaze_2_intc_axi_ARADDR(8 downto 0),
      s_axi_aresetn => rst_microblaze_2_clk_wiz_1_100M_peripheral_aresetn(0),
      s_axi_arready => microblaze_2_intc_axi_ARREADY,
      s_axi_arvalid => microblaze_2_intc_axi_ARVALID(0),
      s_axi_awaddr(8 downto 0) => microblaze_2_intc_axi_AWADDR(8 downto 0),
      s_axi_awready => microblaze_2_intc_axi_AWREADY,
      s_axi_awvalid => microblaze_2_intc_axi_AWVALID(0),
      s_axi_bready => microblaze_2_intc_axi_BREADY(0),
      s_axi_bresp(1 downto 0) => microblaze_2_intc_axi_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_2_intc_axi_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_2_intc_axi_RDATA(31 downto 0),
      s_axi_rready => microblaze_2_intc_axi_RREADY(0),
      s_axi_rresp(1 downto 0) => microblaze_2_intc_axi_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_2_intc_axi_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_2_intc_axi_WDATA(31 downto 0),
      s_axi_wready => microblaze_2_intc_axi_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_2_intc_axi_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_2_intc_axi_WVALID(0)
    );
microblaze_2_axi_periph: entity work.design_1_microblaze_2_axi_periph_0
     port map (
      ACLK => microblaze_2_Clk,
      ARESETN(0) => rst_microblaze_2_clk_wiz_1_100M_interconnect_aresetn(0),
      M00_ACLK => microblaze_2_Clk,
      M00_ARESETN(0) => rst_microblaze_2_clk_wiz_1_100M_peripheral_aresetn(0),
      M00_AXI_araddr(31 downto 0) => microblaze_2_intc_axi_ARADDR(31 downto 0),
      M00_AXI_arready(0) => microblaze_2_intc_axi_ARREADY,
      M00_AXI_arvalid(0) => microblaze_2_intc_axi_ARVALID(0),
      M00_AXI_awaddr(31 downto 0) => microblaze_2_intc_axi_AWADDR(31 downto 0),
      M00_AXI_awready(0) => microblaze_2_intc_axi_AWREADY,
      M00_AXI_awvalid(0) => microblaze_2_intc_axi_AWVALID(0),
      M00_AXI_bready(0) => microblaze_2_intc_axi_BREADY(0),
      M00_AXI_bresp(1 downto 0) => microblaze_2_intc_axi_BRESP(1 downto 0),
      M00_AXI_bvalid(0) => microblaze_2_intc_axi_BVALID,
      M00_AXI_rdata(31 downto 0) => microblaze_2_intc_axi_RDATA(31 downto 0),
      M00_AXI_rready(0) => microblaze_2_intc_axi_RREADY(0),
      M00_AXI_rresp(1 downto 0) => microblaze_2_intc_axi_RRESP(1 downto 0),
      M00_AXI_rvalid(0) => microblaze_2_intc_axi_RVALID,
      M00_AXI_wdata(31 downto 0) => microblaze_2_intc_axi_WDATA(31 downto 0),
      M00_AXI_wready(0) => microblaze_2_intc_axi_WREADY,
      M00_AXI_wstrb(3 downto 0) => microblaze_2_intc_axi_WSTRB(3 downto 0),
      M00_AXI_wvalid(0) => microblaze_2_intc_axi_WVALID(0),
      M01_ACLK => microblaze_2_Clk,
      M01_ARESETN(0) => rst_microblaze_2_clk_wiz_1_100M_peripheral_aresetn(0),
      M01_AXI_araddr(31 downto 0) => microblaze_2_dlmb_axi_ARADDR(31 downto 0),
      M01_AXI_arready(0) => microblaze_2_dlmb_axi_ARREADY(0),
      M01_AXI_arvalid(0) => microblaze_2_dlmb_axi_ARVALID(0),
      M01_AXI_awaddr(31 downto 0) => microblaze_2_dlmb_axi_AWADDR(31 downto 0),
      M01_AXI_awready(0) => microblaze_2_dlmb_axi_AWREADY(0),
      M01_AXI_awvalid(0) => microblaze_2_dlmb_axi_AWVALID(0),
      M01_AXI_bready(0) => microblaze_2_dlmb_axi_BREADY(0),
      M01_AXI_bresp(1 downto 0) => microblaze_2_dlmb_axi_BRESP(1 downto 0),
      M01_AXI_bvalid(0) => microblaze_2_dlmb_axi_BVALID(0),
      M01_AXI_rdata(31 downto 0) => microblaze_2_dlmb_axi_RDATA(31 downto 0),
      M01_AXI_rready(0) => microblaze_2_dlmb_axi_RREADY(0),
      M01_AXI_rresp(1 downto 0) => microblaze_2_dlmb_axi_RRESP(1 downto 0),
      M01_AXI_rvalid(0) => microblaze_2_dlmb_axi_RVALID(0),
      M01_AXI_wdata(31 downto 0) => microblaze_2_dlmb_axi_WDATA(31 downto 0),
      M01_AXI_wready(0) => microblaze_2_dlmb_axi_WREADY(0),
      M01_AXI_wstrb(3 downto 0) => microblaze_2_dlmb_axi_WSTRB(3 downto 0),
      M01_AXI_wvalid(0) => microblaze_2_dlmb_axi_WVALID(0),
      M02_ACLK => microblaze_2_Clk,
      M02_ARESETN(0) => rst_microblaze_2_clk_wiz_1_100M_peripheral_aresetn(0),
      M02_AXI_araddr(31 downto 0) => microblaze_2_ilmb_axi_ARADDR(31 downto 0),
      M02_AXI_arready(0) => microblaze_2_ilmb_axi_ARREADY(0),
      M02_AXI_arvalid(0) => microblaze_2_ilmb_axi_ARVALID(0),
      M02_AXI_awaddr(31 downto 0) => microblaze_2_ilmb_axi_AWADDR(31 downto 0),
      M02_AXI_awready(0) => microblaze_2_ilmb_axi_AWREADY(0),
      M02_AXI_awvalid(0) => microblaze_2_ilmb_axi_AWVALID(0),
      M02_AXI_bready(0) => microblaze_2_ilmb_axi_BREADY(0),
      M02_AXI_bresp(1 downto 0) => microblaze_2_ilmb_axi_BRESP(1 downto 0),
      M02_AXI_bvalid(0) => microblaze_2_ilmb_axi_BVALID(0),
      M02_AXI_rdata(31 downto 0) => microblaze_2_ilmb_axi_RDATA(31 downto 0),
      M02_AXI_rready(0) => microblaze_2_ilmb_axi_RREADY(0),
      M02_AXI_rresp(1 downto 0) => microblaze_2_ilmb_axi_RRESP(1 downto 0),
      M02_AXI_rvalid(0) => microblaze_2_ilmb_axi_RVALID(0),
      M02_AXI_wdata(31 downto 0) => microblaze_2_ilmb_axi_WDATA(31 downto 0),
      M02_AXI_wready(0) => microblaze_2_ilmb_axi_WREADY(0),
      M02_AXI_wstrb(3 downto 0) => microblaze_2_ilmb_axi_WSTRB(3 downto 0),
      M02_AXI_wvalid(0) => microblaze_2_ilmb_axi_WVALID(0),
      M03_ACLK => microblaze_2_Clk,
      M03_ARESETN(0) => rst_microblaze_2_clk_wiz_1_100M_peripheral_aresetn(0),
      M03_AXI_araddr(31 downto 0) => microblaze_2_axi_periph_M03_AXI_ARADDR(31 downto 0),
      M03_AXI_arready(0) => microblaze_2_axi_periph_M03_AXI_ARREADY,
      M03_AXI_arvalid(0) => microblaze_2_axi_periph_M03_AXI_ARVALID(0),
      M03_AXI_awaddr(31 downto 0) => microblaze_2_axi_periph_M03_AXI_AWADDR(31 downto 0),
      M03_AXI_awready(0) => microblaze_2_axi_periph_M03_AXI_AWREADY,
      M03_AXI_awvalid(0) => microblaze_2_axi_periph_M03_AXI_AWVALID(0),
      M03_AXI_bready(0) => microblaze_2_axi_periph_M03_AXI_BREADY(0),
      M03_AXI_bresp(1 downto 0) => microblaze_2_axi_periph_M03_AXI_BRESP(1 downto 0),
      M03_AXI_bvalid(0) => microblaze_2_axi_periph_M03_AXI_BVALID,
      M03_AXI_rdata(31 downto 0) => microblaze_2_axi_periph_M03_AXI_RDATA(31 downto 0),
      M03_AXI_rready(0) => microblaze_2_axi_periph_M03_AXI_RREADY(0),
      M03_AXI_rresp(1 downto 0) => microblaze_2_axi_periph_M03_AXI_RRESP(1 downto 0),
      M03_AXI_rvalid(0) => microblaze_2_axi_periph_M03_AXI_RVALID,
      M03_AXI_wdata(31 downto 0) => microblaze_2_axi_periph_M03_AXI_WDATA(31 downto 0),
      M03_AXI_wready(0) => microblaze_2_axi_periph_M03_AXI_WREADY,
      M03_AXI_wstrb(3 downto 0) => microblaze_2_axi_periph_M03_AXI_WSTRB(3 downto 0),
      M03_AXI_wvalid(0) => microblaze_2_axi_periph_M03_AXI_WVALID(0),
      M04_ACLK => microblaze_2_Clk,
      M04_ARESETN(0) => rst_microblaze_2_clk_wiz_1_100M_peripheral_aresetn(0),
      M04_AXI_araddr(31 downto 0) => microblaze_2_axi_periph_M04_AXI_ARADDR(31 downto 0),
      M04_AXI_arprot(2 downto 0) => microblaze_2_axi_periph_M04_AXI_ARPROT(2 downto 0),
      M04_AXI_arready => microblaze_2_axi_periph_M04_AXI_ARREADY,
      M04_AXI_arvalid => microblaze_2_axi_periph_M04_AXI_ARVALID,
      M04_AXI_awaddr(31 downto 0) => microblaze_2_axi_periph_M04_AXI_AWADDR(31 downto 0),
      M04_AXI_awprot(2 downto 0) => microblaze_2_axi_periph_M04_AXI_AWPROT(2 downto 0),
      M04_AXI_awready => microblaze_2_axi_periph_M04_AXI_AWREADY,
      M04_AXI_awvalid => microblaze_2_axi_periph_M04_AXI_AWVALID,
      M04_AXI_bready => microblaze_2_axi_periph_M04_AXI_BREADY,
      M04_AXI_bresp(1 downto 0) => microblaze_2_axi_periph_M04_AXI_BRESP(1 downto 0),
      M04_AXI_bvalid => microblaze_2_axi_periph_M04_AXI_BVALID,
      M04_AXI_rdata(31 downto 0) => microblaze_2_axi_periph_M04_AXI_RDATA(31 downto 0),
      M04_AXI_rready => microblaze_2_axi_periph_M04_AXI_RREADY,
      M04_AXI_rresp(1 downto 0) => microblaze_2_axi_periph_M04_AXI_RRESP(1 downto 0),
      M04_AXI_rvalid => microblaze_2_axi_periph_M04_AXI_RVALID,
      M04_AXI_wdata(31 downto 0) => microblaze_2_axi_periph_M04_AXI_WDATA(31 downto 0),
      M04_AXI_wready => microblaze_2_axi_periph_M04_AXI_WREADY,
      M04_AXI_wstrb(3 downto 0) => microblaze_2_axi_periph_M04_AXI_WSTRB(3 downto 0),
      M04_AXI_wvalid => microblaze_2_axi_periph_M04_AXI_WVALID,
      M05_ACLK => microblaze_2_Clk,
      M05_ARESETN(0) => rst_microblaze_2_clk_wiz_1_100M_peripheral_aresetn(0),
      M05_AXI_araddr(31 downto 0) => microblaze_2_axi_periph_M05_AXI_ARADDR(31 downto 0),
      M05_AXI_arready => microblaze_2_axi_periph_M05_AXI_ARREADY,
      M05_AXI_arvalid => microblaze_2_axi_periph_M05_AXI_ARVALID,
      M05_AXI_awaddr(31 downto 0) => microblaze_2_axi_periph_M05_AXI_AWADDR(31 downto 0),
      M05_AXI_awready => microblaze_2_axi_periph_M05_AXI_AWREADY,
      M05_AXI_awvalid => microblaze_2_axi_periph_M05_AXI_AWVALID,
      M05_AXI_bready => microblaze_2_axi_periph_M05_AXI_BREADY,
      M05_AXI_bresp(1 downto 0) => microblaze_2_axi_periph_M05_AXI_BRESP(1 downto 0),
      M05_AXI_bvalid => microblaze_2_axi_periph_M05_AXI_BVALID,
      M05_AXI_rdata(31 downto 0) => microblaze_2_axi_periph_M05_AXI_RDATA(31 downto 0),
      M05_AXI_rready => microblaze_2_axi_periph_M05_AXI_RREADY,
      M05_AXI_rresp(1 downto 0) => microblaze_2_axi_periph_M05_AXI_RRESP(1 downto 0),
      M05_AXI_rvalid => microblaze_2_axi_periph_M05_AXI_RVALID,
      M05_AXI_wdata(31 downto 0) => microblaze_2_axi_periph_M05_AXI_WDATA(31 downto 0),
      M05_AXI_wready => microblaze_2_axi_periph_M05_AXI_WREADY,
      M05_AXI_wstrb(3 downto 0) => microblaze_2_axi_periph_M05_AXI_WSTRB(3 downto 0),
      M05_AXI_wvalid => microblaze_2_axi_periph_M05_AXI_WVALID,
      S00_ACLK => microblaze_2_Clk,
      S00_ARESETN(0) => rst_microblaze_2_clk_wiz_1_100M_peripheral_aresetn(0),
      S00_AXI_araddr(31 downto 0) => microblaze_2_axi_dp_ARADDR(31 downto 0),
      S00_AXI_arprot(2 downto 0) => microblaze_2_axi_dp_ARPROT(2 downto 0),
      S00_AXI_arready(0) => microblaze_2_axi_dp_ARREADY(0),
      S00_AXI_arvalid(0) => microblaze_2_axi_dp_ARVALID,
      S00_AXI_awaddr(31 downto 0) => microblaze_2_axi_dp_AWADDR(31 downto 0),
      S00_AXI_awprot(2 downto 0) => microblaze_2_axi_dp_AWPROT(2 downto 0),
      S00_AXI_awready(0) => microblaze_2_axi_dp_AWREADY(0),
      S00_AXI_awvalid(0) => microblaze_2_axi_dp_AWVALID,
      S00_AXI_bready(0) => microblaze_2_axi_dp_BREADY,
      S00_AXI_bresp(1 downto 0) => microblaze_2_axi_dp_BRESP(1 downto 0),
      S00_AXI_bvalid(0) => microblaze_2_axi_dp_BVALID(0),
      S00_AXI_rdata(31 downto 0) => microblaze_2_axi_dp_RDATA(31 downto 0),
      S00_AXI_rready(0) => microblaze_2_axi_dp_RREADY,
      S00_AXI_rresp(1 downto 0) => microblaze_2_axi_dp_RRESP(1 downto 0),
      S00_AXI_rvalid(0) => microblaze_2_axi_dp_RVALID(0),
      S00_AXI_wdata(31 downto 0) => microblaze_2_axi_dp_WDATA(31 downto 0),
      S00_AXI_wready(0) => microblaze_2_axi_dp_WREADY(0),
      S00_AXI_wstrb(3 downto 0) => microblaze_2_axi_dp_WSTRB(3 downto 0),
      S00_AXI_wvalid(0) => microblaze_2_axi_dp_WVALID
    );
microblaze_2_clk_wiz_1: component design_1_microblaze_2_clk_wiz_1_0
     port map (
      clk_in1 => clock_rtl_1,
      clk_out1 => microblaze_2_Clk,
      locked => microblaze_2_clk_wiz_1_locked,
      reset => reset_rtl_1
    );
microblaze_2_local_memory: entity work.microblaze_2_local_memory_imp_1SAOGIG
     port map (
      DLMB_Interrupt => microblaze_2_dlmb_int,
      DLMB_abus(0 to 31) => microblaze_2_dlmb_1_ABUS(0 to 31),
      DLMB_addrstrobe => microblaze_2_dlmb_1_ADDRSTROBE,
      DLMB_be(0 to 3) => microblaze_2_dlmb_1_BE(0 to 3),
      DLMB_ce => microblaze_2_dlmb_1_CE,
      DLMB_readdbus(0 to 31) => microblaze_2_dlmb_1_READDBUS(0 to 31),
      DLMB_readstrobe => microblaze_2_dlmb_1_READSTROBE,
      DLMB_ready => microblaze_2_dlmb_1_READY,
      DLMB_ue => microblaze_2_dlmb_1_UE,
      DLMB_wait => microblaze_2_dlmb_1_WAIT,
      DLMB_writedbus(0 to 31) => microblaze_2_dlmb_1_WRITEDBUS(0 to 31),
      DLMB_writestrobe => microblaze_2_dlmb_1_WRITESTROBE,
      ILMB_Interrupt => microblaze_2_ilmb_int,
      ILMB_abus(0 to 31) => microblaze_2_ilmb_1_ABUS(0 to 31),
      ILMB_addrstrobe => microblaze_2_ilmb_1_ADDRSTROBE,
      ILMB_ce => microblaze_2_ilmb_1_CE,
      ILMB_readdbus(0 to 31) => microblaze_2_ilmb_1_READDBUS(0 to 31),
      ILMB_readstrobe => microblaze_2_ilmb_1_READSTROBE,
      ILMB_ready => microblaze_2_ilmb_1_READY,
      ILMB_ue => microblaze_2_ilmb_1_UE,
      ILMB_wait => microblaze_2_ilmb_1_WAIT,
      LMB_Clk => microblaze_2_Clk,
      SYS_Rst(0) => rst_microblaze_2_clk_wiz_1_100M_bus_struct_reset(0),
      S_AXI_CTRL1_araddr(31 downto 0) => microblaze_2_ilmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL1_arready(0) => microblaze_2_ilmb_axi_ARREADY(0),
      S_AXI_CTRL1_arvalid(0) => microblaze_2_ilmb_axi_ARVALID(0),
      S_AXI_CTRL1_awaddr(31 downto 0) => microblaze_2_ilmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL1_awready(0) => microblaze_2_ilmb_axi_AWREADY(0),
      S_AXI_CTRL1_awvalid(0) => microblaze_2_ilmb_axi_AWVALID(0),
      S_AXI_CTRL1_bready(0) => microblaze_2_ilmb_axi_BREADY(0),
      S_AXI_CTRL1_bresp(1 downto 0) => microblaze_2_ilmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL1_bvalid(0) => microblaze_2_ilmb_axi_BVALID(0),
      S_AXI_CTRL1_rdata(31 downto 0) => microblaze_2_ilmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL1_rready(0) => microblaze_2_ilmb_axi_RREADY(0),
      S_AXI_CTRL1_rresp(1 downto 0) => microblaze_2_ilmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL1_rvalid(0) => microblaze_2_ilmb_axi_RVALID(0),
      S_AXI_CTRL1_wdata(31 downto 0) => microblaze_2_ilmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL1_wready(0) => microblaze_2_ilmb_axi_WREADY(0),
      S_AXI_CTRL1_wstrb(3 downto 0) => microblaze_2_ilmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL1_wvalid(0) => microblaze_2_ilmb_axi_WVALID(0),
      S_AXI_CTRL_ARESETN(0) => rst_microblaze_2_clk_wiz_1_100M_peripheral_aresetn(0),
      S_AXI_CTRL_araddr(31 downto 0) => microblaze_2_dlmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL_arready(0) => microblaze_2_dlmb_axi_ARREADY(0),
      S_AXI_CTRL_arvalid(0) => microblaze_2_dlmb_axi_ARVALID(0),
      S_AXI_CTRL_awaddr(31 downto 0) => microblaze_2_dlmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL_awready(0) => microblaze_2_dlmb_axi_AWREADY(0),
      S_AXI_CTRL_awvalid(0) => microblaze_2_dlmb_axi_AWVALID(0),
      S_AXI_CTRL_bready(0) => microblaze_2_dlmb_axi_BREADY(0),
      S_AXI_CTRL_bresp(1 downto 0) => microblaze_2_dlmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL_bvalid(0) => microblaze_2_dlmb_axi_BVALID(0),
      S_AXI_CTRL_rdata(31 downto 0) => microblaze_2_dlmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL_rready(0) => microblaze_2_dlmb_axi_RREADY(0),
      S_AXI_CTRL_rresp(1 downto 0) => microblaze_2_dlmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL_rvalid(0) => microblaze_2_dlmb_axi_RVALID(0),
      S_AXI_CTRL_wdata(31 downto 0) => microblaze_2_dlmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL_wready(0) => microblaze_2_dlmb_axi_WREADY(0),
      S_AXI_CTRL_wstrb(3 downto 0) => microblaze_2_dlmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL_wvalid(0) => microblaze_2_dlmb_axi_WVALID(0)
    );
microblaze_2_xlconcat: component design_1_microblaze_2_xlconcat_0
     port map (
      In0(0) => microblaze_2_dlmb_int,
      In1(0) => microblaze_2_ilmb_int,
      dout(1 downto 0) => microblaze_2_intr(1 downto 0)
    );
microblaze_3: component design_1_microblaze_2_0
     port map (
      Byte_Enable(0 to 3) => microblaze_3_dlmb_1_BE(0 to 3),
      Clk => microblaze_3_Clk,
      DCE => microblaze_3_dlmb_1_CE,
      DReady => microblaze_3_dlmb_1_READY,
      DUE => microblaze_3_dlmb_1_UE,
      DWait => microblaze_3_dlmb_1_WAIT,
      D_AS => microblaze_3_dlmb_1_ADDRSTROBE,
      Data_Addr(0 to 31) => microblaze_3_dlmb_1_ABUS(0 to 31),
      Data_Read(0 to 31) => microblaze_3_dlmb_1_READDBUS(0 to 31),
      Data_Write(0 to 31) => microblaze_3_dlmb_1_WRITEDBUS(0 to 31),
      Dbg_Capture => microblaze_3_debug_CAPTURE,
      Dbg_Clk => microblaze_3_debug_CLK,
      Dbg_Reg_En(0 to 7) => microblaze_3_debug_REG_EN(0 to 7),
      Dbg_Shift => microblaze_3_debug_SHIFT,
      Dbg_TDI => microblaze_3_debug_TDI,
      Dbg_TDO => microblaze_3_debug_TDO,
      Dbg_Update => microblaze_3_debug_UPDATE,
      Debug_Rst => microblaze_3_debug_RST,
      ICE => microblaze_3_ilmb_1_CE,
      IFetch => microblaze_3_ilmb_1_READSTROBE,
      IReady => microblaze_3_ilmb_1_READY,
      IUE => microblaze_3_ilmb_1_UE,
      IWAIT => microblaze_3_ilmb_1_WAIT,
      I_AS => microblaze_3_ilmb_1_ADDRSTROBE,
      Instr(0 to 31) => microblaze_3_ilmb_1_READDBUS(0 to 31),
      Instr_Addr(0 to 31) => microblaze_3_ilmb_1_ABUS(0 to 31),
      Interrupt => microblaze_3_interrupt_INTERRUPT,
      Interrupt_Ack(0 to 1) => microblaze_3_interrupt_ACK(0 to 1),
      Interrupt_Address(0) => microblaze_3_interrupt_ADDRESS(31),
      Interrupt_Address(1) => microblaze_3_interrupt_ADDRESS(30),
      Interrupt_Address(2) => microblaze_3_interrupt_ADDRESS(29),
      Interrupt_Address(3) => microblaze_3_interrupt_ADDRESS(28),
      Interrupt_Address(4) => microblaze_3_interrupt_ADDRESS(27),
      Interrupt_Address(5) => microblaze_3_interrupt_ADDRESS(26),
      Interrupt_Address(6) => microblaze_3_interrupt_ADDRESS(25),
      Interrupt_Address(7) => microblaze_3_interrupt_ADDRESS(24),
      Interrupt_Address(8) => microblaze_3_interrupt_ADDRESS(23),
      Interrupt_Address(9) => microblaze_3_interrupt_ADDRESS(22),
      Interrupt_Address(10) => microblaze_3_interrupt_ADDRESS(21),
      Interrupt_Address(11) => microblaze_3_interrupt_ADDRESS(20),
      Interrupt_Address(12) => microblaze_3_interrupt_ADDRESS(19),
      Interrupt_Address(13) => microblaze_3_interrupt_ADDRESS(18),
      Interrupt_Address(14) => microblaze_3_interrupt_ADDRESS(17),
      Interrupt_Address(15) => microblaze_3_interrupt_ADDRESS(16),
      Interrupt_Address(16) => microblaze_3_interrupt_ADDRESS(15),
      Interrupt_Address(17) => microblaze_3_interrupt_ADDRESS(14),
      Interrupt_Address(18) => microblaze_3_interrupt_ADDRESS(13),
      Interrupt_Address(19) => microblaze_3_interrupt_ADDRESS(12),
      Interrupt_Address(20) => microblaze_3_interrupt_ADDRESS(11),
      Interrupt_Address(21) => microblaze_3_interrupt_ADDRESS(10),
      Interrupt_Address(22) => microblaze_3_interrupt_ADDRESS(9),
      Interrupt_Address(23) => microblaze_3_interrupt_ADDRESS(8),
      Interrupt_Address(24) => microblaze_3_interrupt_ADDRESS(7),
      Interrupt_Address(25) => microblaze_3_interrupt_ADDRESS(6),
      Interrupt_Address(26) => microblaze_3_interrupt_ADDRESS(5),
      Interrupt_Address(27) => microblaze_3_interrupt_ADDRESS(4),
      Interrupt_Address(28) => microblaze_3_interrupt_ADDRESS(3),
      Interrupt_Address(29) => microblaze_3_interrupt_ADDRESS(2),
      Interrupt_Address(30) => microblaze_3_interrupt_ADDRESS(1),
      Interrupt_Address(31) => microblaze_3_interrupt_ADDRESS(0),
      M_AXI_DP_ARADDR(31 downto 0) => microblaze_3_axi_dp_ARADDR(31 downto 0),
      M_AXI_DP_ARPROT(2 downto 0) => microblaze_3_axi_dp_ARPROT(2 downto 0),
      M_AXI_DP_ARREADY => microblaze_3_axi_dp_ARREADY(0),
      M_AXI_DP_ARVALID => microblaze_3_axi_dp_ARVALID,
      M_AXI_DP_AWADDR(31 downto 0) => microblaze_3_axi_dp_AWADDR(31 downto 0),
      M_AXI_DP_AWPROT(2 downto 0) => microblaze_3_axi_dp_AWPROT(2 downto 0),
      M_AXI_DP_AWREADY => microblaze_3_axi_dp_AWREADY(0),
      M_AXI_DP_AWVALID => microblaze_3_axi_dp_AWVALID,
      M_AXI_DP_BREADY => microblaze_3_axi_dp_BREADY,
      M_AXI_DP_BRESP(1 downto 0) => microblaze_3_axi_dp_BRESP(1 downto 0),
      M_AXI_DP_BVALID => microblaze_3_axi_dp_BVALID(0),
      M_AXI_DP_RDATA(31 downto 0) => microblaze_3_axi_dp_RDATA(31 downto 0),
      M_AXI_DP_RREADY => microblaze_3_axi_dp_RREADY,
      M_AXI_DP_RRESP(1 downto 0) => microblaze_3_axi_dp_RRESP(1 downto 0),
      M_AXI_DP_RVALID => microblaze_3_axi_dp_RVALID(0),
      M_AXI_DP_WDATA(31 downto 0) => microblaze_3_axi_dp_WDATA(31 downto 0),
      M_AXI_DP_WREADY => microblaze_3_axi_dp_WREADY(0),
      M_AXI_DP_WSTRB(3 downto 0) => microblaze_3_axi_dp_WSTRB(3 downto 0),
      M_AXI_DP_WVALID => microblaze_3_axi_dp_WVALID,
      Read_Strobe => microblaze_3_dlmb_1_READSTROBE,
      Reset => rst_microblaze_3_clk_wiz_1_100M_mb_reset,
      Write_Strobe => microblaze_3_dlmb_1_WRITESTROBE
    );
microblaze_3_axi_intc: component design_1_microblaze_3_axi_intc_0
     port map (
      interrupt_address(31 downto 0) => microblaze_3_interrupt_ADDRESS(31 downto 0),
      intr(1 downto 0) => microblaze_3_intr(1 downto 0),
      irq => microblaze_3_interrupt_INTERRUPT,
      processor_ack(1) => microblaze_3_interrupt_ACK(0),
      processor_ack(0) => microblaze_3_interrupt_ACK(1),
      processor_clk => microblaze_3_Clk,
      processor_rst => rst_microblaze_3_clk_wiz_1_100M_mb_reset,
      s_axi_aclk => microblaze_3_Clk,
      s_axi_araddr(8 downto 0) => microblaze_3_intc_axi_ARADDR(8 downto 0),
      s_axi_aresetn => rst_microblaze_3_clk_wiz_1_100M_peripheral_aresetn(0),
      s_axi_arready => microblaze_3_intc_axi_ARREADY,
      s_axi_arvalid => microblaze_3_intc_axi_ARVALID(0),
      s_axi_awaddr(8 downto 0) => microblaze_3_intc_axi_AWADDR(8 downto 0),
      s_axi_awready => microblaze_3_intc_axi_AWREADY,
      s_axi_awvalid => microblaze_3_intc_axi_AWVALID(0),
      s_axi_bready => microblaze_3_intc_axi_BREADY(0),
      s_axi_bresp(1 downto 0) => microblaze_3_intc_axi_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_3_intc_axi_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_3_intc_axi_RDATA(31 downto 0),
      s_axi_rready => microblaze_3_intc_axi_RREADY(0),
      s_axi_rresp(1 downto 0) => microblaze_3_intc_axi_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_3_intc_axi_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_3_intc_axi_WDATA(31 downto 0),
      s_axi_wready => microblaze_3_intc_axi_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_3_intc_axi_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_3_intc_axi_WVALID(0)
    );
microblaze_3_axi_periph: entity work.design_1_microblaze_3_axi_periph_0
     port map (
      ACLK => microblaze_3_Clk,
      ARESETN(0) => rst_microblaze_3_clk_wiz_1_100M_interconnect_aresetn(0),
      M00_ACLK => microblaze_3_Clk,
      M00_ARESETN(0) => rst_microblaze_3_clk_wiz_1_100M_peripheral_aresetn(0),
      M00_AXI_araddr(31 downto 0) => microblaze_3_intc_axi_ARADDR(31 downto 0),
      M00_AXI_arready(0) => microblaze_3_intc_axi_ARREADY,
      M00_AXI_arvalid(0) => microblaze_3_intc_axi_ARVALID(0),
      M00_AXI_awaddr(31 downto 0) => microblaze_3_intc_axi_AWADDR(31 downto 0),
      M00_AXI_awready(0) => microblaze_3_intc_axi_AWREADY,
      M00_AXI_awvalid(0) => microblaze_3_intc_axi_AWVALID(0),
      M00_AXI_bready(0) => microblaze_3_intc_axi_BREADY(0),
      M00_AXI_bresp(1 downto 0) => microblaze_3_intc_axi_BRESP(1 downto 0),
      M00_AXI_bvalid(0) => microblaze_3_intc_axi_BVALID,
      M00_AXI_rdata(31 downto 0) => microblaze_3_intc_axi_RDATA(31 downto 0),
      M00_AXI_rready(0) => microblaze_3_intc_axi_RREADY(0),
      M00_AXI_rresp(1 downto 0) => microblaze_3_intc_axi_RRESP(1 downto 0),
      M00_AXI_rvalid(0) => microblaze_3_intc_axi_RVALID,
      M00_AXI_wdata(31 downto 0) => microblaze_3_intc_axi_WDATA(31 downto 0),
      M00_AXI_wready(0) => microblaze_3_intc_axi_WREADY,
      M00_AXI_wstrb(3 downto 0) => microblaze_3_intc_axi_WSTRB(3 downto 0),
      M00_AXI_wvalid(0) => microblaze_3_intc_axi_WVALID(0),
      M01_ACLK => microblaze_3_Clk,
      M01_ARESETN(0) => rst_microblaze_3_clk_wiz_1_100M_peripheral_aresetn(0),
      M01_AXI_araddr(31 downto 0) => microblaze_3_dlmb_axi_ARADDR(31 downto 0),
      M01_AXI_arready(0) => microblaze_3_dlmb_axi_ARREADY(0),
      M01_AXI_arvalid(0) => microblaze_3_dlmb_axi_ARVALID(0),
      M01_AXI_awaddr(31 downto 0) => microblaze_3_dlmb_axi_AWADDR(31 downto 0),
      M01_AXI_awready(0) => microblaze_3_dlmb_axi_AWREADY(0),
      M01_AXI_awvalid(0) => microblaze_3_dlmb_axi_AWVALID(0),
      M01_AXI_bready(0) => microblaze_3_dlmb_axi_BREADY(0),
      M01_AXI_bresp(1 downto 0) => microblaze_3_dlmb_axi_BRESP(1 downto 0),
      M01_AXI_bvalid(0) => microblaze_3_dlmb_axi_BVALID(0),
      M01_AXI_rdata(31 downto 0) => microblaze_3_dlmb_axi_RDATA(31 downto 0),
      M01_AXI_rready(0) => microblaze_3_dlmb_axi_RREADY(0),
      M01_AXI_rresp(1 downto 0) => microblaze_3_dlmb_axi_RRESP(1 downto 0),
      M01_AXI_rvalid(0) => microblaze_3_dlmb_axi_RVALID(0),
      M01_AXI_wdata(31 downto 0) => microblaze_3_dlmb_axi_WDATA(31 downto 0),
      M01_AXI_wready(0) => microblaze_3_dlmb_axi_WREADY(0),
      M01_AXI_wstrb(3 downto 0) => microblaze_3_dlmb_axi_WSTRB(3 downto 0),
      M01_AXI_wvalid(0) => microblaze_3_dlmb_axi_WVALID(0),
      M02_ACLK => microblaze_3_Clk,
      M02_ARESETN(0) => rst_microblaze_3_clk_wiz_1_100M_peripheral_aresetn(0),
      M02_AXI_araddr(31 downto 0) => microblaze_3_ilmb_axi_ARADDR(31 downto 0),
      M02_AXI_arready(0) => microblaze_3_ilmb_axi_ARREADY(0),
      M02_AXI_arvalid(0) => microblaze_3_ilmb_axi_ARVALID(0),
      M02_AXI_awaddr(31 downto 0) => microblaze_3_ilmb_axi_AWADDR(31 downto 0),
      M02_AXI_awready(0) => microblaze_3_ilmb_axi_AWREADY(0),
      M02_AXI_awvalid(0) => microblaze_3_ilmb_axi_AWVALID(0),
      M02_AXI_bready(0) => microblaze_3_ilmb_axi_BREADY(0),
      M02_AXI_bresp(1 downto 0) => microblaze_3_ilmb_axi_BRESP(1 downto 0),
      M02_AXI_bvalid(0) => microblaze_3_ilmb_axi_BVALID(0),
      M02_AXI_rdata(31 downto 0) => microblaze_3_ilmb_axi_RDATA(31 downto 0),
      M02_AXI_rready(0) => microblaze_3_ilmb_axi_RREADY(0),
      M02_AXI_rresp(1 downto 0) => microblaze_3_ilmb_axi_RRESP(1 downto 0),
      M02_AXI_rvalid(0) => microblaze_3_ilmb_axi_RVALID(0),
      M02_AXI_wdata(31 downto 0) => microblaze_3_ilmb_axi_WDATA(31 downto 0),
      M02_AXI_wready(0) => microblaze_3_ilmb_axi_WREADY(0),
      M02_AXI_wstrb(3 downto 0) => microblaze_3_ilmb_axi_WSTRB(3 downto 0),
      M02_AXI_wvalid(0) => microblaze_3_ilmb_axi_WVALID(0),
      M03_ACLK => microblaze_3_Clk,
      M03_ARESETN(0) => rst_microblaze_3_clk_wiz_1_100M_peripheral_aresetn(0),
      M03_AXI_araddr(31 downto 0) => microblaze_3_axi_periph_M03_AXI_ARADDR(31 downto 0),
      M03_AXI_arready(0) => microblaze_3_axi_periph_M03_AXI_ARREADY,
      M03_AXI_arvalid(0) => microblaze_3_axi_periph_M03_AXI_ARVALID(0),
      M03_AXI_awaddr(31 downto 0) => microblaze_3_axi_periph_M03_AXI_AWADDR(31 downto 0),
      M03_AXI_awready(0) => microblaze_3_axi_periph_M03_AXI_AWREADY,
      M03_AXI_awvalid(0) => microblaze_3_axi_periph_M03_AXI_AWVALID(0),
      M03_AXI_bready(0) => microblaze_3_axi_periph_M03_AXI_BREADY(0),
      M03_AXI_bresp(1 downto 0) => microblaze_3_axi_periph_M03_AXI_BRESP(1 downto 0),
      M03_AXI_bvalid(0) => microblaze_3_axi_periph_M03_AXI_BVALID,
      M03_AXI_rdata(31 downto 0) => microblaze_3_axi_periph_M03_AXI_RDATA(31 downto 0),
      M03_AXI_rready(0) => microblaze_3_axi_periph_M03_AXI_RREADY(0),
      M03_AXI_rresp(1 downto 0) => microblaze_3_axi_periph_M03_AXI_RRESP(1 downto 0),
      M03_AXI_rvalid(0) => microblaze_3_axi_periph_M03_AXI_RVALID,
      M03_AXI_wdata(31 downto 0) => microblaze_3_axi_periph_M03_AXI_WDATA(31 downto 0),
      M03_AXI_wready(0) => microblaze_3_axi_periph_M03_AXI_WREADY,
      M03_AXI_wstrb(3 downto 0) => microblaze_3_axi_periph_M03_AXI_WSTRB(3 downto 0),
      M03_AXI_wvalid(0) => microblaze_3_axi_periph_M03_AXI_WVALID(0),
      M04_ACLK => microblaze_3_Clk,
      M04_ARESETN(0) => rst_microblaze_3_clk_wiz_1_100M_peripheral_aresetn(0),
      M04_AXI_araddr(31 downto 0) => microblaze_3_axi_periph_M04_AXI_ARADDR(31 downto 0),
      M04_AXI_arprot(2 downto 0) => microblaze_3_axi_periph_M04_AXI_ARPROT(2 downto 0),
      M04_AXI_arready => microblaze_3_axi_periph_M04_AXI_ARREADY,
      M04_AXI_arvalid => microblaze_3_axi_periph_M04_AXI_ARVALID,
      M04_AXI_awaddr(31 downto 0) => microblaze_3_axi_periph_M04_AXI_AWADDR(31 downto 0),
      M04_AXI_awprot(2 downto 0) => microblaze_3_axi_periph_M04_AXI_AWPROT(2 downto 0),
      M04_AXI_awready => microblaze_3_axi_periph_M04_AXI_AWREADY,
      M04_AXI_awvalid => microblaze_3_axi_periph_M04_AXI_AWVALID,
      M04_AXI_bready => microblaze_3_axi_periph_M04_AXI_BREADY,
      M04_AXI_bresp(1 downto 0) => microblaze_3_axi_periph_M04_AXI_BRESP(1 downto 0),
      M04_AXI_bvalid => microblaze_3_axi_periph_M04_AXI_BVALID,
      M04_AXI_rdata(31 downto 0) => microblaze_3_axi_periph_M04_AXI_RDATA(31 downto 0),
      M04_AXI_rready => microblaze_3_axi_periph_M04_AXI_RREADY,
      M04_AXI_rresp(1 downto 0) => microblaze_3_axi_periph_M04_AXI_RRESP(1 downto 0),
      M04_AXI_rvalid => microblaze_3_axi_periph_M04_AXI_RVALID,
      M04_AXI_wdata(31 downto 0) => microblaze_3_axi_periph_M04_AXI_WDATA(31 downto 0),
      M04_AXI_wready => microblaze_3_axi_periph_M04_AXI_WREADY,
      M04_AXI_wstrb(3 downto 0) => microblaze_3_axi_periph_M04_AXI_WSTRB(3 downto 0),
      M04_AXI_wvalid => microblaze_3_axi_periph_M04_AXI_WVALID,
      M05_ACLK => microblaze_3_Clk,
      M05_ARESETN(0) => rst_microblaze_3_clk_wiz_1_100M_peripheral_aresetn(0),
      M05_AXI_araddr(31 downto 0) => microblaze_3_axi_periph_M05_AXI_ARADDR(31 downto 0),
      M05_AXI_arready => microblaze_3_axi_periph_M05_AXI_ARREADY,
      M05_AXI_arvalid => microblaze_3_axi_periph_M05_AXI_ARVALID,
      M05_AXI_awaddr(31 downto 0) => microblaze_3_axi_periph_M05_AXI_AWADDR(31 downto 0),
      M05_AXI_awready => microblaze_3_axi_periph_M05_AXI_AWREADY,
      M05_AXI_awvalid => microblaze_3_axi_periph_M05_AXI_AWVALID,
      M05_AXI_bready => microblaze_3_axi_periph_M05_AXI_BREADY,
      M05_AXI_bresp(1 downto 0) => microblaze_3_axi_periph_M05_AXI_BRESP(1 downto 0),
      M05_AXI_bvalid => microblaze_3_axi_periph_M05_AXI_BVALID,
      M05_AXI_rdata(31 downto 0) => microblaze_3_axi_periph_M05_AXI_RDATA(31 downto 0),
      M05_AXI_rready => microblaze_3_axi_periph_M05_AXI_RREADY,
      M05_AXI_rresp(1 downto 0) => microblaze_3_axi_periph_M05_AXI_RRESP(1 downto 0),
      M05_AXI_rvalid => microblaze_3_axi_periph_M05_AXI_RVALID,
      M05_AXI_wdata(31 downto 0) => microblaze_3_axi_periph_M05_AXI_WDATA(31 downto 0),
      M05_AXI_wready => microblaze_3_axi_periph_M05_AXI_WREADY,
      M05_AXI_wstrb(3 downto 0) => microblaze_3_axi_periph_M05_AXI_WSTRB(3 downto 0),
      M05_AXI_wvalid => microblaze_3_axi_periph_M05_AXI_WVALID,
      S00_ACLK => microblaze_3_Clk,
      S00_ARESETN(0) => rst_microblaze_3_clk_wiz_1_100M_peripheral_aresetn(0),
      S00_AXI_araddr(31 downto 0) => microblaze_3_axi_dp_ARADDR(31 downto 0),
      S00_AXI_arprot(2 downto 0) => microblaze_3_axi_dp_ARPROT(2 downto 0),
      S00_AXI_arready(0) => microblaze_3_axi_dp_ARREADY(0),
      S00_AXI_arvalid(0) => microblaze_3_axi_dp_ARVALID,
      S00_AXI_awaddr(31 downto 0) => microblaze_3_axi_dp_AWADDR(31 downto 0),
      S00_AXI_awprot(2 downto 0) => microblaze_3_axi_dp_AWPROT(2 downto 0),
      S00_AXI_awready(0) => microblaze_3_axi_dp_AWREADY(0),
      S00_AXI_awvalid(0) => microblaze_3_axi_dp_AWVALID,
      S00_AXI_bready(0) => microblaze_3_axi_dp_BREADY,
      S00_AXI_bresp(1 downto 0) => microblaze_3_axi_dp_BRESP(1 downto 0),
      S00_AXI_bvalid(0) => microblaze_3_axi_dp_BVALID(0),
      S00_AXI_rdata(31 downto 0) => microblaze_3_axi_dp_RDATA(31 downto 0),
      S00_AXI_rready(0) => microblaze_3_axi_dp_RREADY,
      S00_AXI_rresp(1 downto 0) => microblaze_3_axi_dp_RRESP(1 downto 0),
      S00_AXI_rvalid(0) => microblaze_3_axi_dp_RVALID(0),
      S00_AXI_wdata(31 downto 0) => microblaze_3_axi_dp_WDATA(31 downto 0),
      S00_AXI_wready(0) => microblaze_3_axi_dp_WREADY(0),
      S00_AXI_wstrb(3 downto 0) => microblaze_3_axi_dp_WSTRB(3 downto 0),
      S00_AXI_wvalid(0) => microblaze_3_axi_dp_WVALID
    );
microblaze_3_clk_wiz_1: component design_1_microblaze_3_clk_wiz_1_0
     port map (
      clk_in1 => clock_rtl_1,
      clk_out1 => microblaze_3_Clk,
      locked => microblaze_3_clk_wiz_1_locked,
      reset => reset_rtl_1
    );
microblaze_3_local_memory: entity work.microblaze_3_local_memory_imp_1UR0TAW
     port map (
      DLMB_Interrupt => microblaze_3_dlmb_int,
      DLMB_abus(0 to 31) => microblaze_3_dlmb_1_ABUS(0 to 31),
      DLMB_addrstrobe => microblaze_3_dlmb_1_ADDRSTROBE,
      DLMB_be(0 to 3) => microblaze_3_dlmb_1_BE(0 to 3),
      DLMB_ce => microblaze_3_dlmb_1_CE,
      DLMB_readdbus(0 to 31) => microblaze_3_dlmb_1_READDBUS(0 to 31),
      DLMB_readstrobe => microblaze_3_dlmb_1_READSTROBE,
      DLMB_ready => microblaze_3_dlmb_1_READY,
      DLMB_ue => microblaze_3_dlmb_1_UE,
      DLMB_wait => microblaze_3_dlmb_1_WAIT,
      DLMB_writedbus(0 to 31) => microblaze_3_dlmb_1_WRITEDBUS(0 to 31),
      DLMB_writestrobe => microblaze_3_dlmb_1_WRITESTROBE,
      ILMB_Interrupt => microblaze_3_ilmb_int,
      ILMB_abus(0 to 31) => microblaze_3_ilmb_1_ABUS(0 to 31),
      ILMB_addrstrobe => microblaze_3_ilmb_1_ADDRSTROBE,
      ILMB_ce => microblaze_3_ilmb_1_CE,
      ILMB_readdbus(0 to 31) => microblaze_3_ilmb_1_READDBUS(0 to 31),
      ILMB_readstrobe => microblaze_3_ilmb_1_READSTROBE,
      ILMB_ready => microblaze_3_ilmb_1_READY,
      ILMB_ue => microblaze_3_ilmb_1_UE,
      ILMB_wait => microblaze_3_ilmb_1_WAIT,
      LMB_Clk => microblaze_3_Clk,
      SYS_Rst(0) => rst_microblaze_3_clk_wiz_1_100M_bus_struct_reset(0),
      S_AXI_CTRL1_araddr(31 downto 0) => microblaze_3_ilmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL1_arready(0) => microblaze_3_ilmb_axi_ARREADY(0),
      S_AXI_CTRL1_arvalid(0) => microblaze_3_ilmb_axi_ARVALID(0),
      S_AXI_CTRL1_awaddr(31 downto 0) => microblaze_3_ilmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL1_awready(0) => microblaze_3_ilmb_axi_AWREADY(0),
      S_AXI_CTRL1_awvalid(0) => microblaze_3_ilmb_axi_AWVALID(0),
      S_AXI_CTRL1_bready(0) => microblaze_3_ilmb_axi_BREADY(0),
      S_AXI_CTRL1_bresp(1 downto 0) => microblaze_3_ilmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL1_bvalid(0) => microblaze_3_ilmb_axi_BVALID(0),
      S_AXI_CTRL1_rdata(31 downto 0) => microblaze_3_ilmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL1_rready(0) => microblaze_3_ilmb_axi_RREADY(0),
      S_AXI_CTRL1_rresp(1 downto 0) => microblaze_3_ilmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL1_rvalid(0) => microblaze_3_ilmb_axi_RVALID(0),
      S_AXI_CTRL1_wdata(31 downto 0) => microblaze_3_ilmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL1_wready(0) => microblaze_3_ilmb_axi_WREADY(0),
      S_AXI_CTRL1_wstrb(3 downto 0) => microblaze_3_ilmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL1_wvalid(0) => microblaze_3_ilmb_axi_WVALID(0),
      S_AXI_CTRL_ARESETN(0) => rst_microblaze_3_clk_wiz_1_100M_peripheral_aresetn(0),
      S_AXI_CTRL_araddr(31 downto 0) => microblaze_3_dlmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL_arready(0) => microblaze_3_dlmb_axi_ARREADY(0),
      S_AXI_CTRL_arvalid(0) => microblaze_3_dlmb_axi_ARVALID(0),
      S_AXI_CTRL_awaddr(31 downto 0) => microblaze_3_dlmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL_awready(0) => microblaze_3_dlmb_axi_AWREADY(0),
      S_AXI_CTRL_awvalid(0) => microblaze_3_dlmb_axi_AWVALID(0),
      S_AXI_CTRL_bready(0) => microblaze_3_dlmb_axi_BREADY(0),
      S_AXI_CTRL_bresp(1 downto 0) => microblaze_3_dlmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL_bvalid(0) => microblaze_3_dlmb_axi_BVALID(0),
      S_AXI_CTRL_rdata(31 downto 0) => microblaze_3_dlmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL_rready(0) => microblaze_3_dlmb_axi_RREADY(0),
      S_AXI_CTRL_rresp(1 downto 0) => microblaze_3_dlmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL_rvalid(0) => microblaze_3_dlmb_axi_RVALID(0),
      S_AXI_CTRL_wdata(31 downto 0) => microblaze_3_dlmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL_wready(0) => microblaze_3_dlmb_axi_WREADY(0),
      S_AXI_CTRL_wstrb(3 downto 0) => microblaze_3_dlmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL_wvalid(0) => microblaze_3_dlmb_axi_WVALID(0)
    );
microblaze_3_xlconcat: component design_1_microblaze_3_xlconcat_0
     port map (
      In0(0) => microblaze_3_dlmb_int,
      In1(0) => microblaze_3_ilmb_int,
      dout(1 downto 0) => microblaze_3_intr(1 downto 0)
    );
microblaze_4: component design_1_microblaze_0_2
     port map (
      Byte_Enable(0 to 3) => microblaze_4_dlmb_1_BE(0 to 3),
      Clk => microblaze_4_Clk,
      DCE => microblaze_4_dlmb_1_CE,
      DReady => microblaze_4_dlmb_1_READY,
      DUE => microblaze_4_dlmb_1_UE,
      DWait => microblaze_4_dlmb_1_WAIT,
      D_AS => microblaze_4_dlmb_1_ADDRSTROBE,
      Data_Addr(0 to 31) => microblaze_4_dlmb_1_ABUS(0 to 31),
      Data_Read(0 to 31) => microblaze_4_dlmb_1_READDBUS(0 to 31),
      Data_Write(0 to 31) => microblaze_4_dlmb_1_WRITEDBUS(0 to 31),
      Dbg_Capture => microblaze_4_debug_CAPTURE,
      Dbg_Clk => microblaze_4_debug_CLK,
      Dbg_Reg_En(0 to 7) => microblaze_4_debug_REG_EN(0 to 7),
      Dbg_Shift => microblaze_4_debug_SHIFT,
      Dbg_TDI => microblaze_4_debug_TDI,
      Dbg_TDO => microblaze_4_debug_TDO,
      Dbg_Update => microblaze_4_debug_UPDATE,
      Debug_Rst => microblaze_4_debug_RST,
      ICE => microblaze_4_ilmb_1_CE,
      IFetch => microblaze_4_ilmb_1_READSTROBE,
      IReady => microblaze_4_ilmb_1_READY,
      IUE => microblaze_4_ilmb_1_UE,
      IWAIT => microblaze_4_ilmb_1_WAIT,
      I_AS => microblaze_4_ilmb_1_ADDRSTROBE,
      Instr(0 to 31) => microblaze_4_ilmb_1_READDBUS(0 to 31),
      Instr_Addr(0 to 31) => microblaze_4_ilmb_1_ABUS(0 to 31),
      Interrupt => microblaze_4_interrupt_INTERRUPT,
      Interrupt_Ack(0 to 1) => microblaze_4_interrupt_ACK(0 to 1),
      Interrupt_Address(0) => microblaze_4_interrupt_ADDRESS(31),
      Interrupt_Address(1) => microblaze_4_interrupt_ADDRESS(30),
      Interrupt_Address(2) => microblaze_4_interrupt_ADDRESS(29),
      Interrupt_Address(3) => microblaze_4_interrupt_ADDRESS(28),
      Interrupt_Address(4) => microblaze_4_interrupt_ADDRESS(27),
      Interrupt_Address(5) => microblaze_4_interrupt_ADDRESS(26),
      Interrupt_Address(6) => microblaze_4_interrupt_ADDRESS(25),
      Interrupt_Address(7) => microblaze_4_interrupt_ADDRESS(24),
      Interrupt_Address(8) => microblaze_4_interrupt_ADDRESS(23),
      Interrupt_Address(9) => microblaze_4_interrupt_ADDRESS(22),
      Interrupt_Address(10) => microblaze_4_interrupt_ADDRESS(21),
      Interrupt_Address(11) => microblaze_4_interrupt_ADDRESS(20),
      Interrupt_Address(12) => microblaze_4_interrupt_ADDRESS(19),
      Interrupt_Address(13) => microblaze_4_interrupt_ADDRESS(18),
      Interrupt_Address(14) => microblaze_4_interrupt_ADDRESS(17),
      Interrupt_Address(15) => microblaze_4_interrupt_ADDRESS(16),
      Interrupt_Address(16) => microblaze_4_interrupt_ADDRESS(15),
      Interrupt_Address(17) => microblaze_4_interrupt_ADDRESS(14),
      Interrupt_Address(18) => microblaze_4_interrupt_ADDRESS(13),
      Interrupt_Address(19) => microblaze_4_interrupt_ADDRESS(12),
      Interrupt_Address(20) => microblaze_4_interrupt_ADDRESS(11),
      Interrupt_Address(21) => microblaze_4_interrupt_ADDRESS(10),
      Interrupt_Address(22) => microblaze_4_interrupt_ADDRESS(9),
      Interrupt_Address(23) => microblaze_4_interrupt_ADDRESS(8),
      Interrupt_Address(24) => microblaze_4_interrupt_ADDRESS(7),
      Interrupt_Address(25) => microblaze_4_interrupt_ADDRESS(6),
      Interrupt_Address(26) => microblaze_4_interrupt_ADDRESS(5),
      Interrupt_Address(27) => microblaze_4_interrupt_ADDRESS(4),
      Interrupt_Address(28) => microblaze_4_interrupt_ADDRESS(3),
      Interrupt_Address(29) => microblaze_4_interrupt_ADDRESS(2),
      Interrupt_Address(30) => microblaze_4_interrupt_ADDRESS(1),
      Interrupt_Address(31) => microblaze_4_interrupt_ADDRESS(0),
      M_AXI_DP_ARADDR(31 downto 0) => microblaze_4_axi_dp_ARADDR(31 downto 0),
      M_AXI_DP_ARPROT(2 downto 0) => microblaze_4_axi_dp_ARPROT(2 downto 0),
      M_AXI_DP_ARREADY => microblaze_4_axi_dp_ARREADY(0),
      M_AXI_DP_ARVALID => microblaze_4_axi_dp_ARVALID,
      M_AXI_DP_AWADDR(31 downto 0) => microblaze_4_axi_dp_AWADDR(31 downto 0),
      M_AXI_DP_AWPROT(2 downto 0) => microblaze_4_axi_dp_AWPROT(2 downto 0),
      M_AXI_DP_AWREADY => microblaze_4_axi_dp_AWREADY(0),
      M_AXI_DP_AWVALID => microblaze_4_axi_dp_AWVALID,
      M_AXI_DP_BREADY => microblaze_4_axi_dp_BREADY,
      M_AXI_DP_BRESP(1 downto 0) => microblaze_4_axi_dp_BRESP(1 downto 0),
      M_AXI_DP_BVALID => microblaze_4_axi_dp_BVALID(0),
      M_AXI_DP_RDATA(31 downto 0) => microblaze_4_axi_dp_RDATA(31 downto 0),
      M_AXI_DP_RREADY => microblaze_4_axi_dp_RREADY,
      M_AXI_DP_RRESP(1 downto 0) => microblaze_4_axi_dp_RRESP(1 downto 0),
      M_AXI_DP_RVALID => microblaze_4_axi_dp_RVALID(0),
      M_AXI_DP_WDATA(31 downto 0) => microblaze_4_axi_dp_WDATA(31 downto 0),
      M_AXI_DP_WREADY => microblaze_4_axi_dp_WREADY(0),
      M_AXI_DP_WSTRB(3 downto 0) => microblaze_4_axi_dp_WSTRB(3 downto 0),
      M_AXI_DP_WVALID => microblaze_4_axi_dp_WVALID,
      Read_Strobe => microblaze_4_dlmb_1_READSTROBE,
      Reset => rst_microblaze_4_clk_wiz_1_100M_mb_reset,
      Write_Strobe => microblaze_4_dlmb_1_WRITESTROBE
    );
microblaze_4_axi_intc: component design_1_microblaze_4_axi_intc_0
     port map (
      interrupt_address(31 downto 0) => microblaze_4_interrupt_ADDRESS(31 downto 0),
      intr(1 downto 0) => microblaze_4_intr(1 downto 0),
      irq => microblaze_4_interrupt_INTERRUPT,
      processor_ack(1) => microblaze_4_interrupt_ACK(0),
      processor_ack(0) => microblaze_4_interrupt_ACK(1),
      processor_clk => microblaze_4_Clk,
      processor_rst => rst_microblaze_4_clk_wiz_1_100M_mb_reset,
      s_axi_aclk => microblaze_4_Clk,
      s_axi_araddr(8 downto 0) => microblaze_4_intc_axi_ARADDR(8 downto 0),
      s_axi_aresetn => rst_microblaze_4_clk_wiz_1_100M_peripheral_aresetn(0),
      s_axi_arready => microblaze_4_intc_axi_ARREADY,
      s_axi_arvalid => microblaze_4_intc_axi_ARVALID(0),
      s_axi_awaddr(8 downto 0) => microblaze_4_intc_axi_AWADDR(8 downto 0),
      s_axi_awready => microblaze_4_intc_axi_AWREADY,
      s_axi_awvalid => microblaze_4_intc_axi_AWVALID(0),
      s_axi_bready => microblaze_4_intc_axi_BREADY(0),
      s_axi_bresp(1 downto 0) => microblaze_4_intc_axi_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_4_intc_axi_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_4_intc_axi_RDATA(31 downto 0),
      s_axi_rready => microblaze_4_intc_axi_RREADY(0),
      s_axi_rresp(1 downto 0) => microblaze_4_intc_axi_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_4_intc_axi_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_4_intc_axi_WDATA(31 downto 0),
      s_axi_wready => microblaze_4_intc_axi_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_4_intc_axi_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_4_intc_axi_WVALID(0)
    );
microblaze_4_axi_periph: entity work.design_1_microblaze_4_axi_periph_0
     port map (
      ACLK => microblaze_4_Clk,
      ARESETN(0) => rst_microblaze_4_clk_wiz_1_100M_interconnect_aresetn(0),
      M00_ACLK => microblaze_4_Clk,
      M00_ARESETN(0) => rst_microblaze_4_clk_wiz_1_100M_peripheral_aresetn(0),
      M00_AXI_araddr(31 downto 0) => microblaze_4_intc_axi_ARADDR(31 downto 0),
      M00_AXI_arready(0) => microblaze_4_intc_axi_ARREADY,
      M00_AXI_arvalid(0) => microblaze_4_intc_axi_ARVALID(0),
      M00_AXI_awaddr(31 downto 0) => microblaze_4_intc_axi_AWADDR(31 downto 0),
      M00_AXI_awready(0) => microblaze_4_intc_axi_AWREADY,
      M00_AXI_awvalid(0) => microblaze_4_intc_axi_AWVALID(0),
      M00_AXI_bready(0) => microblaze_4_intc_axi_BREADY(0),
      M00_AXI_bresp(1 downto 0) => microblaze_4_intc_axi_BRESP(1 downto 0),
      M00_AXI_bvalid(0) => microblaze_4_intc_axi_BVALID,
      M00_AXI_rdata(31 downto 0) => microblaze_4_intc_axi_RDATA(31 downto 0),
      M00_AXI_rready(0) => microblaze_4_intc_axi_RREADY(0),
      M00_AXI_rresp(1 downto 0) => microblaze_4_intc_axi_RRESP(1 downto 0),
      M00_AXI_rvalid(0) => microblaze_4_intc_axi_RVALID,
      M00_AXI_wdata(31 downto 0) => microblaze_4_intc_axi_WDATA(31 downto 0),
      M00_AXI_wready(0) => microblaze_4_intc_axi_WREADY,
      M00_AXI_wstrb(3 downto 0) => microblaze_4_intc_axi_WSTRB(3 downto 0),
      M00_AXI_wvalid(0) => microblaze_4_intc_axi_WVALID(0),
      M01_ACLK => microblaze_4_Clk,
      M01_ARESETN(0) => rst_microblaze_4_clk_wiz_1_100M_peripheral_aresetn(0),
      M01_AXI_araddr(31 downto 0) => microblaze_4_dlmb_axi_ARADDR(31 downto 0),
      M01_AXI_arready(0) => microblaze_4_dlmb_axi_ARREADY(0),
      M01_AXI_arvalid(0) => microblaze_4_dlmb_axi_ARVALID(0),
      M01_AXI_awaddr(31 downto 0) => microblaze_4_dlmb_axi_AWADDR(31 downto 0),
      M01_AXI_awready(0) => microblaze_4_dlmb_axi_AWREADY(0),
      M01_AXI_awvalid(0) => microblaze_4_dlmb_axi_AWVALID(0),
      M01_AXI_bready(0) => microblaze_4_dlmb_axi_BREADY(0),
      M01_AXI_bresp(1 downto 0) => microblaze_4_dlmb_axi_BRESP(1 downto 0),
      M01_AXI_bvalid(0) => microblaze_4_dlmb_axi_BVALID(0),
      M01_AXI_rdata(31 downto 0) => microblaze_4_dlmb_axi_RDATA(31 downto 0),
      M01_AXI_rready(0) => microblaze_4_dlmb_axi_RREADY(0),
      M01_AXI_rresp(1 downto 0) => microblaze_4_dlmb_axi_RRESP(1 downto 0),
      M01_AXI_rvalid(0) => microblaze_4_dlmb_axi_RVALID(0),
      M01_AXI_wdata(31 downto 0) => microblaze_4_dlmb_axi_WDATA(31 downto 0),
      M01_AXI_wready(0) => microblaze_4_dlmb_axi_WREADY(0),
      M01_AXI_wstrb(3 downto 0) => microblaze_4_dlmb_axi_WSTRB(3 downto 0),
      M01_AXI_wvalid(0) => microblaze_4_dlmb_axi_WVALID(0),
      M02_ACLK => microblaze_4_Clk,
      M02_ARESETN(0) => rst_microblaze_4_clk_wiz_1_100M_peripheral_aresetn(0),
      M02_AXI_araddr(31 downto 0) => microblaze_4_ilmb_axi_ARADDR(31 downto 0),
      M02_AXI_arready(0) => microblaze_4_ilmb_axi_ARREADY(0),
      M02_AXI_arvalid(0) => microblaze_4_ilmb_axi_ARVALID(0),
      M02_AXI_awaddr(31 downto 0) => microblaze_4_ilmb_axi_AWADDR(31 downto 0),
      M02_AXI_awready(0) => microblaze_4_ilmb_axi_AWREADY(0),
      M02_AXI_awvalid(0) => microblaze_4_ilmb_axi_AWVALID(0),
      M02_AXI_bready(0) => microblaze_4_ilmb_axi_BREADY(0),
      M02_AXI_bresp(1 downto 0) => microblaze_4_ilmb_axi_BRESP(1 downto 0),
      M02_AXI_bvalid(0) => microblaze_4_ilmb_axi_BVALID(0),
      M02_AXI_rdata(31 downto 0) => microblaze_4_ilmb_axi_RDATA(31 downto 0),
      M02_AXI_rready(0) => microblaze_4_ilmb_axi_RREADY(0),
      M02_AXI_rresp(1 downto 0) => microblaze_4_ilmb_axi_RRESP(1 downto 0),
      M02_AXI_rvalid(0) => microblaze_4_ilmb_axi_RVALID(0),
      M02_AXI_wdata(31 downto 0) => microblaze_4_ilmb_axi_WDATA(31 downto 0),
      M02_AXI_wready(0) => microblaze_4_ilmb_axi_WREADY(0),
      M02_AXI_wstrb(3 downto 0) => microblaze_4_ilmb_axi_WSTRB(3 downto 0),
      M02_AXI_wvalid(0) => microblaze_4_ilmb_axi_WVALID(0),
      M03_ACLK => microblaze_4_Clk,
      M03_ARESETN(0) => rst_microblaze_4_clk_wiz_1_100M_peripheral_aresetn(0),
      M03_AXI_araddr(31 downto 0) => microblaze_4_axi_periph_M03_AXI_ARADDR(31 downto 0),
      M03_AXI_arready(0) => microblaze_4_axi_periph_M03_AXI_ARREADY,
      M03_AXI_arvalid(0) => microblaze_4_axi_periph_M03_AXI_ARVALID(0),
      M03_AXI_awaddr(31 downto 0) => microblaze_4_axi_periph_M03_AXI_AWADDR(31 downto 0),
      M03_AXI_awready(0) => microblaze_4_axi_periph_M03_AXI_AWREADY,
      M03_AXI_awvalid(0) => microblaze_4_axi_periph_M03_AXI_AWVALID(0),
      M03_AXI_bready(0) => microblaze_4_axi_periph_M03_AXI_BREADY(0),
      M03_AXI_bresp(1 downto 0) => microblaze_4_axi_periph_M03_AXI_BRESP(1 downto 0),
      M03_AXI_bvalid(0) => microblaze_4_axi_periph_M03_AXI_BVALID,
      M03_AXI_rdata(31 downto 0) => microblaze_4_axi_periph_M03_AXI_RDATA(31 downto 0),
      M03_AXI_rready(0) => microblaze_4_axi_periph_M03_AXI_RREADY(0),
      M03_AXI_rresp(1 downto 0) => microblaze_4_axi_periph_M03_AXI_RRESP(1 downto 0),
      M03_AXI_rvalid(0) => microblaze_4_axi_periph_M03_AXI_RVALID,
      M03_AXI_wdata(31 downto 0) => microblaze_4_axi_periph_M03_AXI_WDATA(31 downto 0),
      M03_AXI_wready(0) => microblaze_4_axi_periph_M03_AXI_WREADY,
      M03_AXI_wstrb(3 downto 0) => microblaze_4_axi_periph_M03_AXI_WSTRB(3 downto 0),
      M03_AXI_wvalid(0) => microblaze_4_axi_periph_M03_AXI_WVALID(0),
      S00_ACLK => microblaze_4_Clk,
      S00_ARESETN(0) => rst_microblaze_4_clk_wiz_1_100M_peripheral_aresetn(0),
      S00_AXI_araddr(31 downto 0) => microblaze_4_axi_dp_ARADDR(31 downto 0),
      S00_AXI_arprot(2 downto 0) => microblaze_4_axi_dp_ARPROT(2 downto 0),
      S00_AXI_arready(0) => microblaze_4_axi_dp_ARREADY(0),
      S00_AXI_arvalid(0) => microblaze_4_axi_dp_ARVALID,
      S00_AXI_awaddr(31 downto 0) => microblaze_4_axi_dp_AWADDR(31 downto 0),
      S00_AXI_awprot(2 downto 0) => microblaze_4_axi_dp_AWPROT(2 downto 0),
      S00_AXI_awready(0) => microblaze_4_axi_dp_AWREADY(0),
      S00_AXI_awvalid(0) => microblaze_4_axi_dp_AWVALID,
      S00_AXI_bready(0) => microblaze_4_axi_dp_BREADY,
      S00_AXI_bresp(1 downto 0) => microblaze_4_axi_dp_BRESP(1 downto 0),
      S00_AXI_bvalid(0) => microblaze_4_axi_dp_BVALID(0),
      S00_AXI_rdata(31 downto 0) => microblaze_4_axi_dp_RDATA(31 downto 0),
      S00_AXI_rready(0) => microblaze_4_axi_dp_RREADY,
      S00_AXI_rresp(1 downto 0) => microblaze_4_axi_dp_RRESP(1 downto 0),
      S00_AXI_rvalid(0) => microblaze_4_axi_dp_RVALID(0),
      S00_AXI_wdata(31 downto 0) => microblaze_4_axi_dp_WDATA(31 downto 0),
      S00_AXI_wready(0) => microblaze_4_axi_dp_WREADY(0),
      S00_AXI_wstrb(3 downto 0) => microblaze_4_axi_dp_WSTRB(3 downto 0),
      S00_AXI_wvalid(0) => microblaze_4_axi_dp_WVALID
    );
microblaze_4_clk_wiz_1: component design_1_microblaze_4_clk_wiz_1_0
     port map (
      clk_in1 => clock_rtl_1,
      clk_out1 => microblaze_4_Clk,
      locked => microblaze_4_clk_wiz_1_locked,
      reset => reset_rtl_1
    );
microblaze_4_local_memory: entity work.microblaze_4_local_memory_imp_15FA4NS
     port map (
      DLMB_Interrupt => microblaze_4_dlmb_int,
      DLMB_abus(0 to 31) => microblaze_4_dlmb_1_ABUS(0 to 31),
      DLMB_addrstrobe => microblaze_4_dlmb_1_ADDRSTROBE,
      DLMB_be(0 to 3) => microblaze_4_dlmb_1_BE(0 to 3),
      DLMB_ce => microblaze_4_dlmb_1_CE,
      DLMB_readdbus(0 to 31) => microblaze_4_dlmb_1_READDBUS(0 to 31),
      DLMB_readstrobe => microblaze_4_dlmb_1_READSTROBE,
      DLMB_ready => microblaze_4_dlmb_1_READY,
      DLMB_ue => microblaze_4_dlmb_1_UE,
      DLMB_wait => microblaze_4_dlmb_1_WAIT,
      DLMB_writedbus(0 to 31) => microblaze_4_dlmb_1_WRITEDBUS(0 to 31),
      DLMB_writestrobe => microblaze_4_dlmb_1_WRITESTROBE,
      ILMB_Interrupt => microblaze_4_ilmb_int,
      ILMB_abus(0 to 31) => microblaze_4_ilmb_1_ABUS(0 to 31),
      ILMB_addrstrobe => microblaze_4_ilmb_1_ADDRSTROBE,
      ILMB_ce => microblaze_4_ilmb_1_CE,
      ILMB_readdbus(0 to 31) => microblaze_4_ilmb_1_READDBUS(0 to 31),
      ILMB_readstrobe => microblaze_4_ilmb_1_READSTROBE,
      ILMB_ready => microblaze_4_ilmb_1_READY,
      ILMB_ue => microblaze_4_ilmb_1_UE,
      ILMB_wait => microblaze_4_ilmb_1_WAIT,
      LMB_Clk => microblaze_4_Clk,
      SYS_Rst(0) => rst_microblaze_4_clk_wiz_1_100M_bus_struct_reset(0),
      S_AXI_CTRL1_araddr(31 downto 0) => microblaze_4_ilmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL1_arready(0) => microblaze_4_ilmb_axi_ARREADY(0),
      S_AXI_CTRL1_arvalid(0) => microblaze_4_ilmb_axi_ARVALID(0),
      S_AXI_CTRL1_awaddr(31 downto 0) => microblaze_4_ilmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL1_awready(0) => microblaze_4_ilmb_axi_AWREADY(0),
      S_AXI_CTRL1_awvalid(0) => microblaze_4_ilmb_axi_AWVALID(0),
      S_AXI_CTRL1_bready(0) => microblaze_4_ilmb_axi_BREADY(0),
      S_AXI_CTRL1_bresp(1 downto 0) => microblaze_4_ilmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL1_bvalid(0) => microblaze_4_ilmb_axi_BVALID(0),
      S_AXI_CTRL1_rdata(31 downto 0) => microblaze_4_ilmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL1_rready(0) => microblaze_4_ilmb_axi_RREADY(0),
      S_AXI_CTRL1_rresp(1 downto 0) => microblaze_4_ilmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL1_rvalid(0) => microblaze_4_ilmb_axi_RVALID(0),
      S_AXI_CTRL1_wdata(31 downto 0) => microblaze_4_ilmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL1_wready(0) => microblaze_4_ilmb_axi_WREADY(0),
      S_AXI_CTRL1_wstrb(3 downto 0) => microblaze_4_ilmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL1_wvalid(0) => microblaze_4_ilmb_axi_WVALID(0),
      S_AXI_CTRL_ARESETN(0) => rst_microblaze_4_clk_wiz_1_100M_peripheral_aresetn(0),
      S_AXI_CTRL_araddr(31 downto 0) => microblaze_4_dlmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL_arready(0) => microblaze_4_dlmb_axi_ARREADY(0),
      S_AXI_CTRL_arvalid(0) => microblaze_4_dlmb_axi_ARVALID(0),
      S_AXI_CTRL_awaddr(31 downto 0) => microblaze_4_dlmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL_awready(0) => microblaze_4_dlmb_axi_AWREADY(0),
      S_AXI_CTRL_awvalid(0) => microblaze_4_dlmb_axi_AWVALID(0),
      S_AXI_CTRL_bready(0) => microblaze_4_dlmb_axi_BREADY(0),
      S_AXI_CTRL_bresp(1 downto 0) => microblaze_4_dlmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL_bvalid(0) => microblaze_4_dlmb_axi_BVALID(0),
      S_AXI_CTRL_rdata(31 downto 0) => microblaze_4_dlmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL_rready(0) => microblaze_4_dlmb_axi_RREADY(0),
      S_AXI_CTRL_rresp(1 downto 0) => microblaze_4_dlmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL_rvalid(0) => microblaze_4_dlmb_axi_RVALID(0),
      S_AXI_CTRL_wdata(31 downto 0) => microblaze_4_dlmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL_wready(0) => microblaze_4_dlmb_axi_WREADY(0),
      S_AXI_CTRL_wstrb(3 downto 0) => microblaze_4_dlmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL_wvalid(0) => microblaze_4_dlmb_axi_WVALID(0)
    );
microblaze_4_xlconcat: component design_1_microblaze_4_xlconcat_0
     port map (
      In0(0) => microblaze_4_dlmb_int,
      In1(0) => microblaze_4_ilmb_int,
      dout(1 downto 0) => microblaze_4_intr(1 downto 0)
    );
microblaze_5: component design_1_microblaze_4_0
     port map (
      Byte_Enable(0 to 3) => microblaze_5_dlmb_1_BE(0 to 3),
      Clk => microblaze_5_Clk,
      DCE => microblaze_5_dlmb_1_CE,
      DReady => microblaze_5_dlmb_1_READY,
      DUE => microblaze_5_dlmb_1_UE,
      DWait => microblaze_5_dlmb_1_WAIT,
      D_AS => microblaze_5_dlmb_1_ADDRSTROBE,
      Data_Addr(0 to 31) => microblaze_5_dlmb_1_ABUS(0 to 31),
      Data_Read(0 to 31) => microblaze_5_dlmb_1_READDBUS(0 to 31),
      Data_Write(0 to 31) => microblaze_5_dlmb_1_WRITEDBUS(0 to 31),
      Dbg_Capture => microblaze_5_debug_CAPTURE,
      Dbg_Clk => microblaze_5_debug_CLK,
      Dbg_Reg_En(0 to 7) => microblaze_5_debug_REG_EN(0 to 7),
      Dbg_Shift => microblaze_5_debug_SHIFT,
      Dbg_TDI => microblaze_5_debug_TDI,
      Dbg_TDO => microblaze_5_debug_TDO,
      Dbg_Update => microblaze_5_debug_UPDATE,
      Debug_Rst => microblaze_5_debug_RST,
      ICE => microblaze_5_ilmb_1_CE,
      IFetch => microblaze_5_ilmb_1_READSTROBE,
      IReady => microblaze_5_ilmb_1_READY,
      IUE => microblaze_5_ilmb_1_UE,
      IWAIT => microblaze_5_ilmb_1_WAIT,
      I_AS => microblaze_5_ilmb_1_ADDRSTROBE,
      Instr(0 to 31) => microblaze_5_ilmb_1_READDBUS(0 to 31),
      Instr_Addr(0 to 31) => microblaze_5_ilmb_1_ABUS(0 to 31),
      Interrupt => microblaze_5_interrupt_INTERRUPT,
      Interrupt_Ack(0 to 1) => microblaze_5_interrupt_ACK(0 to 1),
      Interrupt_Address(0) => microblaze_5_interrupt_ADDRESS(31),
      Interrupt_Address(1) => microblaze_5_interrupt_ADDRESS(30),
      Interrupt_Address(2) => microblaze_5_interrupt_ADDRESS(29),
      Interrupt_Address(3) => microblaze_5_interrupt_ADDRESS(28),
      Interrupt_Address(4) => microblaze_5_interrupt_ADDRESS(27),
      Interrupt_Address(5) => microblaze_5_interrupt_ADDRESS(26),
      Interrupt_Address(6) => microblaze_5_interrupt_ADDRESS(25),
      Interrupt_Address(7) => microblaze_5_interrupt_ADDRESS(24),
      Interrupt_Address(8) => microblaze_5_interrupt_ADDRESS(23),
      Interrupt_Address(9) => microblaze_5_interrupt_ADDRESS(22),
      Interrupt_Address(10) => microblaze_5_interrupt_ADDRESS(21),
      Interrupt_Address(11) => microblaze_5_interrupt_ADDRESS(20),
      Interrupt_Address(12) => microblaze_5_interrupt_ADDRESS(19),
      Interrupt_Address(13) => microblaze_5_interrupt_ADDRESS(18),
      Interrupt_Address(14) => microblaze_5_interrupt_ADDRESS(17),
      Interrupt_Address(15) => microblaze_5_interrupt_ADDRESS(16),
      Interrupt_Address(16) => microblaze_5_interrupt_ADDRESS(15),
      Interrupt_Address(17) => microblaze_5_interrupt_ADDRESS(14),
      Interrupt_Address(18) => microblaze_5_interrupt_ADDRESS(13),
      Interrupt_Address(19) => microblaze_5_interrupt_ADDRESS(12),
      Interrupt_Address(20) => microblaze_5_interrupt_ADDRESS(11),
      Interrupt_Address(21) => microblaze_5_interrupt_ADDRESS(10),
      Interrupt_Address(22) => microblaze_5_interrupt_ADDRESS(9),
      Interrupt_Address(23) => microblaze_5_interrupt_ADDRESS(8),
      Interrupt_Address(24) => microblaze_5_interrupt_ADDRESS(7),
      Interrupt_Address(25) => microblaze_5_interrupt_ADDRESS(6),
      Interrupt_Address(26) => microblaze_5_interrupt_ADDRESS(5),
      Interrupt_Address(27) => microblaze_5_interrupt_ADDRESS(4),
      Interrupt_Address(28) => microblaze_5_interrupt_ADDRESS(3),
      Interrupt_Address(29) => microblaze_5_interrupt_ADDRESS(2),
      Interrupt_Address(30) => microblaze_5_interrupt_ADDRESS(1),
      Interrupt_Address(31) => microblaze_5_interrupt_ADDRESS(0),
      M_AXI_DP_ARADDR(31 downto 0) => microblaze_5_axi_dp_ARADDR(31 downto 0),
      M_AXI_DP_ARPROT(2 downto 0) => microblaze_5_axi_dp_ARPROT(2 downto 0),
      M_AXI_DP_ARREADY => microblaze_5_axi_dp_ARREADY(0),
      M_AXI_DP_ARVALID => microblaze_5_axi_dp_ARVALID,
      M_AXI_DP_AWADDR(31 downto 0) => microblaze_5_axi_dp_AWADDR(31 downto 0),
      M_AXI_DP_AWPROT(2 downto 0) => microblaze_5_axi_dp_AWPROT(2 downto 0),
      M_AXI_DP_AWREADY => microblaze_5_axi_dp_AWREADY(0),
      M_AXI_DP_AWVALID => microblaze_5_axi_dp_AWVALID,
      M_AXI_DP_BREADY => microblaze_5_axi_dp_BREADY,
      M_AXI_DP_BRESP(1 downto 0) => microblaze_5_axi_dp_BRESP(1 downto 0),
      M_AXI_DP_BVALID => microblaze_5_axi_dp_BVALID(0),
      M_AXI_DP_RDATA(31 downto 0) => microblaze_5_axi_dp_RDATA(31 downto 0),
      M_AXI_DP_RREADY => microblaze_5_axi_dp_RREADY,
      M_AXI_DP_RRESP(1 downto 0) => microblaze_5_axi_dp_RRESP(1 downto 0),
      M_AXI_DP_RVALID => microblaze_5_axi_dp_RVALID(0),
      M_AXI_DP_WDATA(31 downto 0) => microblaze_5_axi_dp_WDATA(31 downto 0),
      M_AXI_DP_WREADY => microblaze_5_axi_dp_WREADY(0),
      M_AXI_DP_WSTRB(3 downto 0) => microblaze_5_axi_dp_WSTRB(3 downto 0),
      M_AXI_DP_WVALID => microblaze_5_axi_dp_WVALID,
      Read_Strobe => microblaze_5_dlmb_1_READSTROBE,
      Reset => rst_microblaze_5_clk_wiz_1_100M_mb_reset,
      Write_Strobe => microblaze_5_dlmb_1_WRITESTROBE
    );
microblaze_5_axi_intc: component design_1_microblaze_5_axi_intc_0
     port map (
      interrupt_address(31 downto 0) => microblaze_5_interrupt_ADDRESS(31 downto 0),
      intr(1 downto 0) => microblaze_5_intr(1 downto 0),
      irq => microblaze_5_interrupt_INTERRUPT,
      processor_ack(1) => microblaze_5_interrupt_ACK(0),
      processor_ack(0) => microblaze_5_interrupt_ACK(1),
      processor_clk => microblaze_5_Clk,
      processor_rst => rst_microblaze_5_clk_wiz_1_100M_mb_reset,
      s_axi_aclk => microblaze_5_Clk,
      s_axi_araddr(8 downto 0) => microblaze_5_intc_axi_ARADDR(8 downto 0),
      s_axi_aresetn => rst_microblaze_5_clk_wiz_1_100M_peripheral_aresetn(0),
      s_axi_arready => microblaze_5_intc_axi_ARREADY,
      s_axi_arvalid => microblaze_5_intc_axi_ARVALID(0),
      s_axi_awaddr(8 downto 0) => microblaze_5_intc_axi_AWADDR(8 downto 0),
      s_axi_awready => microblaze_5_intc_axi_AWREADY,
      s_axi_awvalid => microblaze_5_intc_axi_AWVALID(0),
      s_axi_bready => microblaze_5_intc_axi_BREADY(0),
      s_axi_bresp(1 downto 0) => microblaze_5_intc_axi_BRESP(1 downto 0),
      s_axi_bvalid => microblaze_5_intc_axi_BVALID,
      s_axi_rdata(31 downto 0) => microblaze_5_intc_axi_RDATA(31 downto 0),
      s_axi_rready => microblaze_5_intc_axi_RREADY(0),
      s_axi_rresp(1 downto 0) => microblaze_5_intc_axi_RRESP(1 downto 0),
      s_axi_rvalid => microblaze_5_intc_axi_RVALID,
      s_axi_wdata(31 downto 0) => microblaze_5_intc_axi_WDATA(31 downto 0),
      s_axi_wready => microblaze_5_intc_axi_WREADY,
      s_axi_wstrb(3 downto 0) => microblaze_5_intc_axi_WSTRB(3 downto 0),
      s_axi_wvalid => microblaze_5_intc_axi_WVALID(0)
    );
microblaze_5_axi_periph: entity work.design_1_microblaze_5_axi_periph_0
     port map (
      ACLK => microblaze_5_Clk,
      ARESETN(0) => rst_microblaze_5_clk_wiz_1_100M_interconnect_aresetn(0),
      M00_ACLK => microblaze_5_Clk,
      M00_ARESETN(0) => rst_microblaze_5_clk_wiz_1_100M_peripheral_aresetn(0),
      M00_AXI_araddr(31 downto 0) => microblaze_5_intc_axi_ARADDR(31 downto 0),
      M00_AXI_arready(0) => microblaze_5_intc_axi_ARREADY,
      M00_AXI_arvalid(0) => microblaze_5_intc_axi_ARVALID(0),
      M00_AXI_awaddr(31 downto 0) => microblaze_5_intc_axi_AWADDR(31 downto 0),
      M00_AXI_awready(0) => microblaze_5_intc_axi_AWREADY,
      M00_AXI_awvalid(0) => microblaze_5_intc_axi_AWVALID(0),
      M00_AXI_bready(0) => microblaze_5_intc_axi_BREADY(0),
      M00_AXI_bresp(1 downto 0) => microblaze_5_intc_axi_BRESP(1 downto 0),
      M00_AXI_bvalid(0) => microblaze_5_intc_axi_BVALID,
      M00_AXI_rdata(31 downto 0) => microblaze_5_intc_axi_RDATA(31 downto 0),
      M00_AXI_rready(0) => microblaze_5_intc_axi_RREADY(0),
      M00_AXI_rresp(1 downto 0) => microblaze_5_intc_axi_RRESP(1 downto 0),
      M00_AXI_rvalid(0) => microblaze_5_intc_axi_RVALID,
      M00_AXI_wdata(31 downto 0) => microblaze_5_intc_axi_WDATA(31 downto 0),
      M00_AXI_wready(0) => microblaze_5_intc_axi_WREADY,
      M00_AXI_wstrb(3 downto 0) => microblaze_5_intc_axi_WSTRB(3 downto 0),
      M00_AXI_wvalid(0) => microblaze_5_intc_axi_WVALID(0),
      M01_ACLK => microblaze_5_Clk,
      M01_ARESETN(0) => rst_microblaze_5_clk_wiz_1_100M_peripheral_aresetn(0),
      M01_AXI_araddr(31 downto 0) => microblaze_5_dlmb_axi_ARADDR(31 downto 0),
      M01_AXI_arready(0) => microblaze_5_dlmb_axi_ARREADY(0),
      M01_AXI_arvalid(0) => microblaze_5_dlmb_axi_ARVALID(0),
      M01_AXI_awaddr(31 downto 0) => microblaze_5_dlmb_axi_AWADDR(31 downto 0),
      M01_AXI_awready(0) => microblaze_5_dlmb_axi_AWREADY(0),
      M01_AXI_awvalid(0) => microblaze_5_dlmb_axi_AWVALID(0),
      M01_AXI_bready(0) => microblaze_5_dlmb_axi_BREADY(0),
      M01_AXI_bresp(1 downto 0) => microblaze_5_dlmb_axi_BRESP(1 downto 0),
      M01_AXI_bvalid(0) => microblaze_5_dlmb_axi_BVALID(0),
      M01_AXI_rdata(31 downto 0) => microblaze_5_dlmb_axi_RDATA(31 downto 0),
      M01_AXI_rready(0) => microblaze_5_dlmb_axi_RREADY(0),
      M01_AXI_rresp(1 downto 0) => microblaze_5_dlmb_axi_RRESP(1 downto 0),
      M01_AXI_rvalid(0) => microblaze_5_dlmb_axi_RVALID(0),
      M01_AXI_wdata(31 downto 0) => microblaze_5_dlmb_axi_WDATA(31 downto 0),
      M01_AXI_wready(0) => microblaze_5_dlmb_axi_WREADY(0),
      M01_AXI_wstrb(3 downto 0) => microblaze_5_dlmb_axi_WSTRB(3 downto 0),
      M01_AXI_wvalid(0) => microblaze_5_dlmb_axi_WVALID(0),
      M02_ACLK => microblaze_5_Clk,
      M02_ARESETN(0) => rst_microblaze_5_clk_wiz_1_100M_peripheral_aresetn(0),
      M02_AXI_araddr(31 downto 0) => microblaze_5_ilmb_axi_ARADDR(31 downto 0),
      M02_AXI_arready(0) => microblaze_5_ilmb_axi_ARREADY(0),
      M02_AXI_arvalid(0) => microblaze_5_ilmb_axi_ARVALID(0),
      M02_AXI_awaddr(31 downto 0) => microblaze_5_ilmb_axi_AWADDR(31 downto 0),
      M02_AXI_awready(0) => microblaze_5_ilmb_axi_AWREADY(0),
      M02_AXI_awvalid(0) => microblaze_5_ilmb_axi_AWVALID(0),
      M02_AXI_bready(0) => microblaze_5_ilmb_axi_BREADY(0),
      M02_AXI_bresp(1 downto 0) => microblaze_5_ilmb_axi_BRESP(1 downto 0),
      M02_AXI_bvalid(0) => microblaze_5_ilmb_axi_BVALID(0),
      M02_AXI_rdata(31 downto 0) => microblaze_5_ilmb_axi_RDATA(31 downto 0),
      M02_AXI_rready(0) => microblaze_5_ilmb_axi_RREADY(0),
      M02_AXI_rresp(1 downto 0) => microblaze_5_ilmb_axi_RRESP(1 downto 0),
      M02_AXI_rvalid(0) => microblaze_5_ilmb_axi_RVALID(0),
      M02_AXI_wdata(31 downto 0) => microblaze_5_ilmb_axi_WDATA(31 downto 0),
      M02_AXI_wready(0) => microblaze_5_ilmb_axi_WREADY(0),
      M02_AXI_wstrb(3 downto 0) => microblaze_5_ilmb_axi_WSTRB(3 downto 0),
      M02_AXI_wvalid(0) => microblaze_5_ilmb_axi_WVALID(0),
      M03_ACLK => microblaze_5_Clk,
      M03_ARESETN(0) => rst_microblaze_5_clk_wiz_1_100M_peripheral_aresetn(0),
      M03_AXI_araddr(31 downto 0) => microblaze_5_axi_periph_M03_AXI_ARADDR(31 downto 0),
      M03_AXI_arready(0) => microblaze_5_axi_periph_M03_AXI_ARREADY,
      M03_AXI_arvalid(0) => microblaze_5_axi_periph_M03_AXI_ARVALID(0),
      M03_AXI_awaddr(31 downto 0) => microblaze_5_axi_periph_M03_AXI_AWADDR(31 downto 0),
      M03_AXI_awready(0) => microblaze_5_axi_periph_M03_AXI_AWREADY,
      M03_AXI_awvalid(0) => microblaze_5_axi_periph_M03_AXI_AWVALID(0),
      M03_AXI_bready(0) => microblaze_5_axi_periph_M03_AXI_BREADY(0),
      M03_AXI_bresp(1 downto 0) => microblaze_5_axi_periph_M03_AXI_BRESP(1 downto 0),
      M03_AXI_bvalid(0) => microblaze_5_axi_periph_M03_AXI_BVALID,
      M03_AXI_rdata(31 downto 0) => microblaze_5_axi_periph_M03_AXI_RDATA(31 downto 0),
      M03_AXI_rready(0) => microblaze_5_axi_periph_M03_AXI_RREADY(0),
      M03_AXI_rresp(1 downto 0) => microblaze_5_axi_periph_M03_AXI_RRESP(1 downto 0),
      M03_AXI_rvalid(0) => microblaze_5_axi_periph_M03_AXI_RVALID,
      M03_AXI_wdata(31 downto 0) => microblaze_5_axi_periph_M03_AXI_WDATA(31 downto 0),
      M03_AXI_wready(0) => microblaze_5_axi_periph_M03_AXI_WREADY,
      M03_AXI_wstrb(3 downto 0) => microblaze_5_axi_periph_M03_AXI_WSTRB(3 downto 0),
      M03_AXI_wvalid(0) => microblaze_5_axi_periph_M03_AXI_WVALID(0),
      S00_ACLK => microblaze_5_Clk,
      S00_ARESETN(0) => rst_microblaze_5_clk_wiz_1_100M_peripheral_aresetn(0),
      S00_AXI_araddr(31 downto 0) => microblaze_5_axi_dp_ARADDR(31 downto 0),
      S00_AXI_arprot(2 downto 0) => microblaze_5_axi_dp_ARPROT(2 downto 0),
      S00_AXI_arready(0) => microblaze_5_axi_dp_ARREADY(0),
      S00_AXI_arvalid(0) => microblaze_5_axi_dp_ARVALID,
      S00_AXI_awaddr(31 downto 0) => microblaze_5_axi_dp_AWADDR(31 downto 0),
      S00_AXI_awprot(2 downto 0) => microblaze_5_axi_dp_AWPROT(2 downto 0),
      S00_AXI_awready(0) => microblaze_5_axi_dp_AWREADY(0),
      S00_AXI_awvalid(0) => microblaze_5_axi_dp_AWVALID,
      S00_AXI_bready(0) => microblaze_5_axi_dp_BREADY,
      S00_AXI_bresp(1 downto 0) => microblaze_5_axi_dp_BRESP(1 downto 0),
      S00_AXI_bvalid(0) => microblaze_5_axi_dp_BVALID(0),
      S00_AXI_rdata(31 downto 0) => microblaze_5_axi_dp_RDATA(31 downto 0),
      S00_AXI_rready(0) => microblaze_5_axi_dp_RREADY,
      S00_AXI_rresp(1 downto 0) => microblaze_5_axi_dp_RRESP(1 downto 0),
      S00_AXI_rvalid(0) => microblaze_5_axi_dp_RVALID(0),
      S00_AXI_wdata(31 downto 0) => microblaze_5_axi_dp_WDATA(31 downto 0),
      S00_AXI_wready(0) => microblaze_5_axi_dp_WREADY(0),
      S00_AXI_wstrb(3 downto 0) => microblaze_5_axi_dp_WSTRB(3 downto 0),
      S00_AXI_wvalid(0) => microblaze_5_axi_dp_WVALID
    );
microblaze_5_clk_wiz_1: component design_1_microblaze_5_clk_wiz_1_0
     port map (
      clk_in1 => clock_rtl_1,
      clk_out1 => microblaze_5_Clk,
      locked => microblaze_5_clk_wiz_1_locked,
      reset => reset_rtl_1
    );
microblaze_5_local_memory: entity work.microblaze_5_local_memory_imp_106F1ZS
     port map (
      DLMB_Interrupt => microblaze_5_dlmb_int,
      DLMB_abus(0 to 31) => microblaze_5_dlmb_1_ABUS(0 to 31),
      DLMB_addrstrobe => microblaze_5_dlmb_1_ADDRSTROBE,
      DLMB_be(0 to 3) => microblaze_5_dlmb_1_BE(0 to 3),
      DLMB_ce => microblaze_5_dlmb_1_CE,
      DLMB_readdbus(0 to 31) => microblaze_5_dlmb_1_READDBUS(0 to 31),
      DLMB_readstrobe => microblaze_5_dlmb_1_READSTROBE,
      DLMB_ready => microblaze_5_dlmb_1_READY,
      DLMB_ue => microblaze_5_dlmb_1_UE,
      DLMB_wait => microblaze_5_dlmb_1_WAIT,
      DLMB_writedbus(0 to 31) => microblaze_5_dlmb_1_WRITEDBUS(0 to 31),
      DLMB_writestrobe => microblaze_5_dlmb_1_WRITESTROBE,
      ILMB_Interrupt => microblaze_5_ilmb_int,
      ILMB_abus(0 to 31) => microblaze_5_ilmb_1_ABUS(0 to 31),
      ILMB_addrstrobe => microblaze_5_ilmb_1_ADDRSTROBE,
      ILMB_ce => microblaze_5_ilmb_1_CE,
      ILMB_readdbus(0 to 31) => microblaze_5_ilmb_1_READDBUS(0 to 31),
      ILMB_readstrobe => microblaze_5_ilmb_1_READSTROBE,
      ILMB_ready => microblaze_5_ilmb_1_READY,
      ILMB_ue => microblaze_5_ilmb_1_UE,
      ILMB_wait => microblaze_5_ilmb_1_WAIT,
      LMB_Clk => microblaze_5_Clk,
      SYS_Rst(0) => rst_microblaze_5_clk_wiz_1_100M_bus_struct_reset(0),
      S_AXI_CTRL1_araddr(31 downto 0) => microblaze_5_ilmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL1_arready(0) => microblaze_5_ilmb_axi_ARREADY(0),
      S_AXI_CTRL1_arvalid(0) => microblaze_5_ilmb_axi_ARVALID(0),
      S_AXI_CTRL1_awaddr(31 downto 0) => microblaze_5_ilmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL1_awready(0) => microblaze_5_ilmb_axi_AWREADY(0),
      S_AXI_CTRL1_awvalid(0) => microblaze_5_ilmb_axi_AWVALID(0),
      S_AXI_CTRL1_bready(0) => microblaze_5_ilmb_axi_BREADY(0),
      S_AXI_CTRL1_bresp(1 downto 0) => microblaze_5_ilmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL1_bvalid(0) => microblaze_5_ilmb_axi_BVALID(0),
      S_AXI_CTRL1_rdata(31 downto 0) => microblaze_5_ilmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL1_rready(0) => microblaze_5_ilmb_axi_RREADY(0),
      S_AXI_CTRL1_rresp(1 downto 0) => microblaze_5_ilmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL1_rvalid(0) => microblaze_5_ilmb_axi_RVALID(0),
      S_AXI_CTRL1_wdata(31 downto 0) => microblaze_5_ilmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL1_wready(0) => microblaze_5_ilmb_axi_WREADY(0),
      S_AXI_CTRL1_wstrb(3 downto 0) => microblaze_5_ilmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL1_wvalid(0) => microblaze_5_ilmb_axi_WVALID(0),
      S_AXI_CTRL_ARESETN(0) => rst_microblaze_5_clk_wiz_1_100M_peripheral_aresetn(0),
      S_AXI_CTRL_araddr(31 downto 0) => microblaze_5_dlmb_axi_ARADDR(31 downto 0),
      S_AXI_CTRL_arready(0) => microblaze_5_dlmb_axi_ARREADY(0),
      S_AXI_CTRL_arvalid(0) => microblaze_5_dlmb_axi_ARVALID(0),
      S_AXI_CTRL_awaddr(31 downto 0) => microblaze_5_dlmb_axi_AWADDR(31 downto 0),
      S_AXI_CTRL_awready(0) => microblaze_5_dlmb_axi_AWREADY(0),
      S_AXI_CTRL_awvalid(0) => microblaze_5_dlmb_axi_AWVALID(0),
      S_AXI_CTRL_bready(0) => microblaze_5_dlmb_axi_BREADY(0),
      S_AXI_CTRL_bresp(1 downto 0) => microblaze_5_dlmb_axi_BRESP(1 downto 0),
      S_AXI_CTRL_bvalid(0) => microblaze_5_dlmb_axi_BVALID(0),
      S_AXI_CTRL_rdata(31 downto 0) => microblaze_5_dlmb_axi_RDATA(31 downto 0),
      S_AXI_CTRL_rready(0) => microblaze_5_dlmb_axi_RREADY(0),
      S_AXI_CTRL_rresp(1 downto 0) => microblaze_5_dlmb_axi_RRESP(1 downto 0),
      S_AXI_CTRL_rvalid(0) => microblaze_5_dlmb_axi_RVALID(0),
      S_AXI_CTRL_wdata(31 downto 0) => microblaze_5_dlmb_axi_WDATA(31 downto 0),
      S_AXI_CTRL_wready(0) => microblaze_5_dlmb_axi_WREADY(0),
      S_AXI_CTRL_wstrb(3 downto 0) => microblaze_5_dlmb_axi_WSTRB(3 downto 0),
      S_AXI_CTRL_wvalid(0) => microblaze_5_dlmb_axi_WVALID(0)
    );
microblaze_5_xlconcat: component design_1_microblaze_5_xlconcat_0
     port map (
      In0(0) => microblaze_5_dlmb_int,
      In1(0) => microblaze_5_ilmb_int,
      dout(1 downto 0) => microblaze_5_intr(1 downto 0)
    );
rst_clk_wiz_1_100M: component design_1_rst_clk_wiz_1_100M_0
     port map (
      aux_reset_in => tmrit_1_heal_s(1),
      bus_struct_reset(0) => rst_clk_wiz_1_100M_bus_struct_reset(0),
      dcm_locked => clk_wiz_1_locked,
      ext_reset_in => reset_rtl_0_1,
      interconnect_aresetn(0) => rst_clk_wiz_1_100M_interconnect_aresetn(0),
      mb_debug_sys_rst => mdm_1_debug_sys_rst,
      mb_reset => rst_clk_wiz_1_100M_mb_reset,
      peripheral_aresetn(0) => rst_clk_wiz_1_100M_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_clk_wiz_1_100M_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => microblaze_0_Clk
    );
rst_microblaze_1_clk_wiz_1_100M: component design_1_rst_microblaze_1_clk_wiz_1_100M_0
     port map (
      aux_reset_in => tmrit_0_heal_s(1),
      bus_struct_reset(0) => rst_microblaze_1_clk_wiz_1_100M_bus_struct_reset(0),
      dcm_locked => microblaze_1_clk_wiz_1_locked,
      ext_reset_in => reset_rtl_0_1,
      interconnect_aresetn(0) => rst_microblaze_1_clk_wiz_1_100M_interconnect_aresetn(0),
      mb_debug_sys_rst => mdm_1_debug_sys_rst,
      mb_reset => rst_microblaze_1_clk_wiz_1_100M_mb_reset,
      peripheral_aresetn(0) => rst_microblaze_1_clk_wiz_1_100M_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_microblaze_1_clk_wiz_1_100M_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => microblaze_1_Clk
    );
rst_microblaze_2_clk_wiz_1_100M: component design_1_rst_microblaze_2_clk_wiz_1_100M_0
     port map (
      aux_reset_in => tmrit_0_heal_s(1),
      bus_struct_reset(0) => rst_microblaze_2_clk_wiz_1_100M_bus_struct_reset(0),
      dcm_locked => microblaze_2_clk_wiz_1_locked,
      ext_reset_in => reset_rtl_0_1,
      interconnect_aresetn(0) => rst_microblaze_2_clk_wiz_1_100M_interconnect_aresetn(0),
      mb_debug_sys_rst => mdm_1_debug_sys_rst,
      mb_reset => rst_microblaze_2_clk_wiz_1_100M_mb_reset,
      peripheral_aresetn(0) => rst_microblaze_2_clk_wiz_1_100M_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_microblaze_2_clk_wiz_1_100M_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => microblaze_2_Clk
    );
rst_microblaze_3_clk_wiz_1_100M: component design_1_rst_microblaze_3_clk_wiz_1_100M_0
     port map (
      aux_reset_in => tmrit_0_heal_s(1),
      bus_struct_reset(0) => rst_microblaze_3_clk_wiz_1_100M_bus_struct_reset(0),
      dcm_locked => microblaze_3_clk_wiz_1_locked,
      ext_reset_in => reset_rtl_0_1,
      interconnect_aresetn(0) => rst_microblaze_3_clk_wiz_1_100M_interconnect_aresetn(0),
      mb_debug_sys_rst => mdm_1_debug_sys_rst,
      mb_reset => rst_microblaze_3_clk_wiz_1_100M_mb_reset,
      peripheral_aresetn(0) => rst_microblaze_3_clk_wiz_1_100M_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_microblaze_3_clk_wiz_1_100M_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => microblaze_3_Clk
    );
rst_microblaze_4_clk_wiz_1_100M: component design_1_rst_microblaze_4_clk_wiz_1_100M_0
     port map (
      aux_reset_in => tmrit_1_heal_s(1),
      bus_struct_reset(0) => rst_microblaze_4_clk_wiz_1_100M_bus_struct_reset(0),
      dcm_locked => microblaze_4_clk_wiz_1_locked,
      ext_reset_in => reset_rtl_0_1,
      interconnect_aresetn(0) => rst_microblaze_4_clk_wiz_1_100M_interconnect_aresetn(0),
      mb_debug_sys_rst => mdm_1_debug_sys_rst,
      mb_reset => rst_microblaze_4_clk_wiz_1_100M_mb_reset,
      peripheral_aresetn(0) => rst_microblaze_4_clk_wiz_1_100M_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_microblaze_4_clk_wiz_1_100M_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => microblaze_4_Clk
    );
rst_microblaze_5_clk_wiz_1_100M: component design_1_rst_microblaze_5_clk_wiz_1_100M_0
     port map (
      aux_reset_in => tmrit_1_heal_s(1),
      bus_struct_reset(0) => rst_microblaze_5_clk_wiz_1_100M_bus_struct_reset(0),
      dcm_locked => microblaze_5_clk_wiz_1_locked,
      ext_reset_in => reset_rtl_0_1,
      interconnect_aresetn(0) => rst_microblaze_5_clk_wiz_1_100M_interconnect_aresetn(0),
      mb_debug_sys_rst => mdm_1_debug_sys_rst,
      mb_reset => rst_microblaze_5_clk_wiz_1_100M_mb_reset,
      peripheral_aresetn(0) => rst_microblaze_5_clk_wiz_1_100M_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_microblaze_5_clk_wiz_1_100M_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => microblaze_5_Clk
    );
tmrit_0: component design_1_tmrit_0_0
     port map (
      clk(3 downto 1) => xlconcat_3_dout(2 downto 0),
      comp_s(3 downto 1) => NLW_tmrit_0_comp_s_UNCONNECTED(3 downto 1),
      heal_s(3 downto 1) => tmrit_0_heal_s(3 downto 1),
      rst(3) => reset_rtl_1,
      rst(2) => reset_rtl_1,
      rst(1) => reset_rtl_1
    );
tmrit_1: component design_1_tmrit_0_1
     port map (
      clk(3 downto 1) => xlconcat_3_dout1(2 downto 0),
      comp_s(3 downto 1) => NLW_tmrit_1_comp_s_UNCONNECTED(3 downto 1),
      heal_s(3 downto 1) => tmrit_1_heal_s(3 downto 1),
      rst(3 downto 1) => tmrit_0_heal_s(3 downto 1)
    );
tmrmvoter_3: component design_1_tmrmvoter_3_0
     port map (
      Ins(3 downto 1) => xlconcat_0_dout(2 downto 0),
      Outs(1) => tmrmvoter_3_Outs(1)
    );
tmrmvoter_4: component design_1_tmrmvoter_3_1
     port map (
      Ins(3 downto 1) => xlconcat_2_dout(2 downto 0),
      Outs(1) => tmrmvoter_4_Outs(1)
    );
tmrmvoter_5: component design_1_tmrmvoter_3_2
     port map (
      Ins(3 downto 1) => xlconcat_1_dout(2 downto 0),
      Outs(1) => tmrmvoter_5_Outs(1)
    );
xlconcat_0: component design_1_xlconcat_0_0
     port map (
      In0(0) => axi_uartlite_0_tx,
      In1(0) => axi_uartlite_2_tx,
      In2(0) => axi_uartlite_1_tx,
      dout(2 downto 0) => xlconcat_0_dout(2 downto 0)
    );
xlconcat_1: component design_1_xlconcat_0_1
     port map (
      In0(0) => axi_gpio_0_gpio_io_o(0),
      In1(0) => axi_gpio_1_gpio_io_o(0),
      In2(0) => axi_gpio_2_gpio_io_o(0),
      dout(2 downto 0) => xlconcat_1_dout(2 downto 0)
    );
xlconcat_2: component design_1_xlconcat_1_0
     port map (
      In0(0) => axi_gpio_0_gpio_io_o1(0),
      In1(0) => axi_gpio_1_gpio_io_o1(0),
      In2(0) => axi_gpio_2_gpio_io_o1(0),
      dout(2 downto 0) => xlconcat_2_dout(2 downto 0)
    );
xlconcat_3: component design_1_xlconcat_3_0
     port map (
      In0(0) => microblaze_3_Clk,
      In1(0) => microblaze_2_Clk,
      In2(0) => microblaze_1_Clk,
      dout(2 downto 0) => xlconcat_3_dout(2 downto 0)
    );
xlconcat_4: component design_1_xlconcat_3_1
     port map (
      In0(0) => microblaze_0_Clk,
      In1(0) => microblaze_4_Clk,
      In2(0) => microblaze_5_Clk,
      dout(2 downto 0) => xlconcat_3_dout1(2 downto 0)
    );
end STRUCTURE;
