// Seed: 2446229919
module module_0 (
    input uwire id_0,
    input wor id_1,
    input tri1 id_2,
    output supply0 id_3,
    input wand id_4,
    input tri0 id_5,
    input wor id_6,
    input tri0 id_7,
    input wor id_8,
    input uwire id_9,
    input uwire id_10,
    input wire id_11,
    output uwire id_12,
    input tri0 id_13,
    input tri1 id_14,
    input wor id_15,
    input tri0 id_16,
    input uwire id_17
);
  tri id_19 = id_4 - id_10;
  id_20(
      .id_0(1), .id_1(1'd0), .id_2(1), .id_3(1), .id_4(id_11), .id_5(id_11)
  );
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output wand id_2,
    output tri0 id_3,
    input tri0 id_4
    , id_7,
    output supply1 id_5
);
  wire id_8;
  logic [7:0] id_9;
  always @(posedge 1 !=? id_9[1'b0]) id_2 = id_7;
  module_0(
      id_0,
      id_1,
      id_1,
      id_3,
      id_4,
      id_1,
      id_7,
      id_1,
      id_0,
      id_0,
      id_4,
      id_0,
      id_5,
      id_1,
      id_1,
      id_0,
      id_7,
      id_4
  );
endmodule
