[N
52
47
8 iInstExt
30
11 nbit_addsub
36
3 i_C
35
3 i_D
11
10 ADDR_WIDTH
12
8 mux2t1_n
17
11 decoder5_32
4
1 N
50
5 mixed
22
13 leftshifter16
2
6 addsub
31
10 nbit_andg2
43
6 ex_mem
21
10 fetchlogic
9
3 rtl
16
7 mux32_1
14
7 regfile
38
8 dataflow
28
12 complementor
41
13 barrelshifter
24
11 zerochecker
5
8 i_AddSub
46
9 structure
13
2 pc
45
14 mips_processor
27
10 nbit_xorg2
29
15 nbit_full_adder
23
10 behavioral
52
12 OUTPUT_TRACE
49
2 tb
7
8 i_ALUSrc
6
5 i_Cin
10
10 DATA_WIDTH
20
5 id_ex
19
13 extender16_32
44
6 mem_wb
25
15 negativechecker
3
10 structural
8
3 mem
37
9 mux4to1df
15
5 if_id
51
9 gCLK_HPER
42
3 alu
48
9 iInstAddr
33
4 i_D0
32
4 i_D1
40
4 i_D2
39
4 i_D3
1
84 /home/mkotlarz/cpre381/proj/proj2sw/cpre381-toolflow/containers/sim_container_0/work
34
11 nbit_8t1mux
18
9 reg32file
26
9 nbit_org2
]
[G
1
45
46
1
4
1
0
32
0
0 0
0
0
]
[G
1
8
9
1
10
1
0
32
0
0 0
0
0
]
[G
1
12
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
12
3
2
4
1
0
32
0
0 0
0
0
]
[G
1
17
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
31
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
43
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
21
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
16
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
14
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
28
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
41
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
24
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
13
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
27
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
29
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
25
23
1
4
1
0
32
0
0 0
0
0
]
[G
1
20
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
19
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
49
50
1
52
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
44
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
8
9
1
11
1
0
10
0
0 0
0
0
]
[G
1
15
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
42
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
22
23
1
4
1
0
32
0
0 0
0
0
]
[G
1
49
50
1
51
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
34
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
18
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
26
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
49
50
1
4
1
0
32
0
0 0
0
0
]
[G
1
30
3
1
4
1
0
32
0
0 0
0
0
]
[P
1
37
38
39
40
2
0
0
]
[P
1
34
3
35
36
1
0
0
]
[P
1
2
3
5
6
1
0
0
]
[P
1
45
46
47
48
1
0
0
]
[P
1
2
3
7
6
1
0
0
]
[P
1
12
3
32
33
2
0
0
]
