/* SPDX-License-Identifier: GPL-2.0 */
#ifndef NAP_H
#define NAP_H

#include <linux/cpuidle.h>
#include <linux/jump_label.h>
#include <linux/ktime.h>

/* ================================================================
 * Neural network dimensions
 * ================================================================ */

#define NAP_INPUT_SIZE    8
#define NAP_HIDDEN_SIZE   8
#define NAP_NUM_EXPERTS   3

/*
 * Neural network weight structure for an 8→8→1 MLP (scalar regression).
 *
 * The NN outputs a single log2 correction factor applied to sleep_length:
 *   effective_sleep = exp2(log2(sleep_length) + nn_output)
 * State selection is then deterministic: pick the deepest state whose
 * cost (target_residency + exit_latency) ≤ effective_sleep.
 *
 * Column-major storage: w_h1[j][i] = weight from input j to hidden neuron i.
 * This layout enables efficient column-wise matrix-vector products where
 * each input broadcasts across all hidden neurons via SIMD FMA.
 *
 * __aligned(32) ensures AVX2 vmovaps (32-byte aligned) loads work
 * correctly.  8 floats = 32 bytes = one ymm register.
 */
struct nap_weights {
	/* Hidden layer: input[8] → hidden[8] */
	float w_h1[NAP_INPUT_SIZE][NAP_HIDDEN_SIZE];  /* 64 params */
	float b_h1[NAP_HIDDEN_SIZE];                   /* 8 params  */
	/* Output layer: hidden[8] → 1 scalar */
	float w_out[NAP_HIDDEN_SIZE];                  /* 8 params  */
	float b_out;                                   /* 1 param   */
} __aligned(32);

/* ISA-specific forward pass implementations */
void nap_nn_forward_sse2(const float *input, float *output,
			 float *hidden_save, const struct nap_weights *w);
void nap_nn_forward_avx2(const float *input, float *output,
			 float *hidden_save, const struct nap_weights *w);
/* ISA-specific online learning (backpropagation) */
struct nap_cpu_data;
void nap_nn_learn_sse2(struct nap_cpu_data *d);
void nap_nn_learn_avx2(struct nap_cpu_data *d);

/* Static key for ISA dispatch (defined in nap.c) */
DECLARE_STATIC_KEY_FALSE(nap_use_avx2);

/* ================================================================
 * SIMD type definitions and helpers (GCC vector extensions)
 *
 * Only available when compiled with FPU/SSE flags (nap_fpu.c,
 * nap_nn_*.c).  nap.c is compiled without FPU flags and must
 * not see these definitions.
 *
 * <immintrin.h> is a userspace header and cannot be used in kernel.
 * We use __attribute__((__vector_size__())) and __builtin_ia32_*.
 * ================================================================ */

#ifdef __SSE2__

typedef float v4sf  __attribute__((__vector_size__(16)));   /* xmm: 4×float  */
typedef int   v4si  __attribute__((__vector_size__(16)));   /* xmm: 4×int32  */
typedef float v8sf  __attribute__((__vector_size__(32)));   /* ymm: 8×float  */

/* Broadcast helpers */
#define V4SF_SET1(x)  ((v4sf){ (x), (x), (x), (x) })
#define V4SI_SET1(x)  ((v4si){ (x), (x), (x), (x) })
#define V8SF_SET1(x)  ((v8sf){ (x),(x),(x),(x),(x),(x),(x),(x) })
#define V8SF_ZERO     V8SF_SET1(0.0f)

/* Unaligned load/store helpers */
static inline v4sf v4sf_loadu(const float *p)
{
	v4sf result;
	__builtin_memcpy(&result, p, sizeof(result));
	return result;
}

static inline void v4sf_storeu(float *p, v4sf v)
{
	__builtin_memcpy(p, &v, sizeof(v));
}

#ifdef __AVX__
static inline v8sf v8sf_loadu(const float *p)
{
	v8sf result;
	__builtin_memcpy(&result, p, sizeof(result));
	return result;
}

static inline void v8sf_storeu(float *p, v8sf v)
{
	__builtin_memcpy(p, &v, sizeof(v));
}
#endif /* __AVX__ */

/* Scalar/vector clamp helpers */
static inline float fclampf(float v, float lo, float hi)
{
	if (v < lo) return lo;
	if (v > hi) return hi;
	return v;
}

static inline v4sf v4sf_clamp(v4sf v, v4sf lo, v4sf hi)
{
	return __builtin_ia32_maxps(__builtin_ia32_minps(v, hi), lo);
}

/* Type punning: float ↔ int reinterpret (no instruction generated) */
static inline v4si v4sf_as_v4si(v4sf v)
{
	union { v4sf f; v4si i; } u = { .f = v };
	return u.i;
}

static inline v4sf v4si_as_v4sf(v4si v)
{
	union { v4si i; v4sf f; } u = { .i = v };
	return u.f;
}

/*
 * fast_log2f_sse() — Compute log2 of 4 floats simultaneously using SSE2
 *
 * Cost: ~15 cycles for 4 values (~4 cycles per value)
 */
static inline v4sf fast_log2f_sse(v4sf x)
{
	const v4si mask_exp  = V4SI_SET1(0xFF);
	const v4si bias      = V4SI_SET1(127);
	const v4si mask_mant = V4SI_SET1(0x7FFFFF);
	const v4si exp_bias  = V4SI_SET1(127 << 23);

	v4si xi    = v4sf_as_v4si(x);
	v4si exp_i = (xi >> 23) & mask_exp;
	exp_i      = exp_i - bias;
	v4sf e     = __builtin_convertvector(exp_i, v4sf);

	v4si mant_i = (xi & mask_mant) | exp_bias;
	v4sf m      = v4si_as_v4sf(mant_i) - V4SF_SET1(1.0f);

	v4sf p;
	p = m * V4SF_SET1(0.4808f);
	p = V4SF_SET1(0.7213f) - p;
	p = m * p;
	p = V4SF_SET1(1.4425f) - p;
	p = m * p;

	return e + p;
}

#endif /* __SSE2__ */

/* ================================================================
 * Feature extraction
 * ================================================================ */

#define NAP_HISTORY_SIZE     8

/* ================================================================
 * POLL short-circuit tunables
 * ================================================================ */

/* Minimum and safety-margin values for dev->poll_limit_ns written
 * by nap_compute_poll_limit().  Both are 1 µs: the POLL state
 * itself checks its timeout only every ~1 µs (POLL_IDLE_RELAX_COUNT
 * cpu_relax() iterations in drivers/cpuidle/poll_state.c), so
 * finer-grained values would not produce distinguishable behavior.
 */
#define NAP_POLL_LIMIT_MIN_NS      1000ULL
#define NAP_POLL_LIMIT_MARGIN_NS   1000ULL

/* Refresh interval for the cached minimum-valid-state lookup.
 * HZ jiffies (= 1 second) bounds the staleness window caused by
 * sysfs-driven or runtime-driver state disable events.  PM QoS
 * latency changes are detected immediately via the cached
 * latency_req comparison.
 */
#define NAP_MIN_STATE_REFRESH_JIFFIES  HZ

struct nap_stats {
	u64 total_selects;
	u64 total_residency_ns;
	u64 overshoot_count;
	u64 learn_count;
};

struct nap_cpu_data {
	/* Ring buffer */
	u64   history[NAP_HISTORY_SIZE];
	float log_history[NAP_HISTORY_SIZE];
	int   hist_idx;
	int   hist_count;

	/* External signal tracking */
	u64     prev_idle_exit;
	s64     last_predicted_ns;
	s64     last_prediction_error;

	/* Short-circuit fast path (§3.1, §3.2, §3.4 of spec) */
	bool short_circuited;			/* set in select, read in reflect */
	int  cached_min_state;			/* cached shallowest valid state */
	s64  cached_min_state_latency;		/* latency_req when cache populated */
	unsigned long cached_min_state_jiffies;	/* jiffies when cache populated */

	/* Jiffies-based learning rate floor (§3.5 of spec) */
	unsigned long last_learn_jiffies;
	unsigned int  learn_jiffies_min;	/* sysfs-tunable, 0 = disabled */

	/* select/reflect handoff */
	int   last_selected_idx;

	/* NN scalar output: log2 correction factor for sleep_length.
	 * effective_sleep = exp2(log2(sleep_length) + nn_output).
	 */
	float nn_output;

	/*
	 * hidden_out[], features_f32[] are written with aligned SIMD
	 * stores in nap_nn_forward_{sse2,avx2}() and
	 * nap_extract_features():
	 *   SSE2:    movaps  (16-byte aligned)
	 *   AVX2:    vmovaps (32-byte aligned)
	 * Without __aligned(64), the natural struct offset would be
	 * only 4-byte aligned, causing #GP faults in the idle task.
	 */
	float hidden_out[NAP_HIDDEN_SIZE] __aligned(32);
	float features_f32[NAP_INPUT_SIZE] __aligned(32);

	/* Backprop scratch */
	float learn_d_out;	/* output gradient direction (±1) */
	float learn_lr;		/* effective lr (base_lr * asymmetric weight) */
	float learn_d_hid[NAP_HIDDEN_SIZE] __aligned(32);

	/* Precomputed per-state log2(target_residency) for threshold selection.
	 * log2_cost[i] = log2(target_residency_ns).
	 */
	float log2_cost[CPUIDLE_STATE_MAX];

	/* Deferred learning data */
	bool  needs_learn;
	bool  output_clamped;	/* true if nn_output was clamped to features[0] */
	u64   learn_actual_ns;

	/* Mixture-of-Experts: 3 experts × 8 neurons each */
	struct nap_weights expert_weights[NAP_NUM_EXPERTS];
	struct nap_weights *active_w;	/* selected expert for current/deferred pass */
	int   active_expert;		/* 0, 1, or 2: which expert is active */
	float expert_mid;		/* log2 threshold: short ↔ long */
	float expert_deep;		/* log2 threshold: long ↔ deep */

	/* Online learning */
	unsigned int learning_rate_millths;
	unsigned int max_grad_norm_millths;
	unsigned int overshoot_pctl_millths; /* quantile target (250 = 25th pctl) */
	int   learn_interval;
	int   learn_counter;
	bool reset_pending;		/* set by sysfs, consumed by nap_select */

	/* sysfs statistics */
	struct nap_stats stats;
};

DECLARE_PER_CPU(struct nap_cpu_data, nap_data);

/* FPU entry point (nap_fpu.c) — call only within kernel_fpu_begin/end */
int nap_fpu_select(struct cpuidle_driver *drv,
		   struct cpuidle_device *dev,
		   struct nap_cpu_data *d);

/* sysfs interface */
int  nap_sysfs_init(void);
void nap_sysfs_exit(void);

#endif /* NAP_H */
