INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/ecen248/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
