// Seed: 2715212058
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input uwire id_2,
    input wor id_3
);
  genvar id_5;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1
);
  supply0 id_3;
  reg id_4, id_5, id_6, id_7, id_8;
  always_comb id_4 <= id_8;
  always id_5 = id_4;
  module_0(
      id_1, id_0, id_1, id_1
  );
  assign id_3 = 1'h0;
  assign id_8 = 1'b0 !== id_4;
  always id_6 = id_4;
  id_9 :
  assert property (@(id_6) 1) begin
    id_8 <= 1'b0;
  end
endmodule
