

================================================================
== Vivado HLS Report for 'rgb2bw'
================================================================
* Date:           Tue Dec  6 11:23:14 2016

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.26|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	2  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: empty [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %bw_data_stream_0_V, [8 x i8]* @str133, i32 0, i32 0, i32 0, [8 x i8]* @str133) ; <i32> [#uses=0]

ST_1: empty_118 [1/1] 0.00ns
entry:1  %empty_118 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %rgb_data_stream_2_V, [8 x i8]* @str130, i32 0, i32 0, i32 0, [8 x i8]* @str130) ; <i32> [#uses=0]

ST_1: empty_119 [1/1] 0.00ns
entry:2  %empty_119 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %rgb_data_stream_1_V, [8 x i8]* @str127, i32 0, i32 0, i32 0, [8 x i8]* @str127) ; <i32> [#uses=0]

ST_1: empty_120 [1/1] 0.00ns
entry:3  %empty_120 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %rgb_data_stream_0_V, [8 x i8]* @str124, i32 0, i32 0, i32 0, [8 x i8]* @str124) ; <i32> [#uses=0]

ST_1: rgb_cols_V_read_1 [1/1] 0.00ns
entry:4  %rgb_cols_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %rgb_cols_V_read) ; <i12> [#uses=1]

ST_1: rgb_rows_V_read_1 [1/1] 0.00ns
entry:5  %rgb_rows_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %rgb_rows_V_read) ; <i12> [#uses=1]

ST_1: stg_12 [1/1] 1.39ns
entry:6  br label %bb8


 <State 2>: 3.53ns
ST_2: t_V_2 [1/1] 0.00ns
bb8:0  %t_V_2 = phi i12 [ 0, %entry ], [ %i_V, %bb5 ]  ; <i12> [#uses=2]

ST_2: exitcond4 [1/1] 2.14ns
bb8:1  %exitcond4 = icmp eq i12 %t_V_2, %rgb_rows_V_read_1 ; <i1> [#uses=1]

ST_2: i_V [1/1] 1.84ns
bb8:2  %i_V = add i12 %t_V_2, 1                        ; <i12> [#uses=1]

ST_2: stg_16 [1/1] 1.39ns
bb8:3  br i1 %exitcond4, label %return, label %bb5

ST_2: stg_17 [1/1] 0.00ns
return:0  ret void


 <State 3>: 2.14ns
ST_3: t_V [1/1] 0.00ns
bb5:0  %t_V = phi i12 [ %j_V, %bb1 ], [ 0, %bb8 ]      ; <i12> [#uses=2]

ST_3: exitcond [1/1] 2.14ns
bb5:1  %exitcond = icmp eq i12 %t_V, %rgb_cols_V_read_1 ; <i1> [#uses=1]

ST_3: j_V [1/1] 1.84ns
bb5:2  %j_V = add i12 %t_V, 1                          ; <i12> [#uses=1]

ST_3: stg_21 [1/1] 0.00ns
bb5:3  br i1 %exitcond, label %bb8, label %bb1


 <State 4>: 5.26ns
ST_4: tmp [1/1] 1.70ns
bb1:2  %tmp = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %rgb_data_stream_0_V) ; <i8> [#uses=1]

ST_4: tmp_7 [1/1] 1.70ns
bb1:3  %tmp_7 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %rgb_data_stream_1_V) ; <i8> [#uses=1]

ST_4: tmp_8 [1/1] 1.70ns
bb1:4  %tmp_8 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %rgb_data_stream_2_V) ; <i8> [#uses=1]

ST_4: tmp_cast [1/1] 0.00ns
bb1:5  %tmp_cast = zext i8 %tmp to i9                  ; <i9> [#uses=1]

ST_4: tmp_cast_121 [1/1] 0.00ns
bb1:6  %tmp_cast_121 = zext i8 %tmp_7 to i9            ; <i9> [#uses=1]

ST_4: tmp_4_cast [1/1] 0.00ns
bb1:7  %tmp_4_cast = zext i8 %tmp_8 to i10             ; <i10> [#uses=1]

ST_4: tmp_5 [1/1] 1.72ns
bb1:8  %tmp_5 = add i9 %tmp_cast_121, %tmp_cast        ; <i9> [#uses=1]

ST_4: tmp_5_cast [1/1] 0.00ns
bb1:9  %tmp_5_cast = zext i9 %tmp_5 to i10             ; <i10> [#uses=1]

ST_4: tmp_6 [1/1] 1.84ns
bb1:10  %tmp_6 = add i10 %tmp_5_cast, %tmp_4_cast       ; <i10> [#uses=1]


 <State 5>: 3.77ns
ST_5: tmp_9 [1/1] 0.00ns
bb1:0  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str77) ; <i32> [#uses=1]

ST_5: stg_32 [1/1] 0.00ns
bb1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str62) nounwind

ST_5: not_s [1/1] 2.07ns
bb1:11  %not_s = icmp ugt i10 %tmp_6, 249               ; <i1> [#uses=1]

ST_5: pixel_out_val_0 [1/1] 0.00ns
bb1:12  %pixel_out_val_0 = sext i1 %not_s to i8         ; <i8> [#uses=1]

ST_5: stg_35 [1/1] 1.70ns
bb1:13  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %bw_data_stream_0_V, i8 %pixel_out_val_0)

ST_5: empty_122 [1/1] 0.00ns
bb1:14  %empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str77, i32 %tmp_9) ; <i32> [#uses=0]

ST_5: stg_37 [1/1] 0.00ns
bb1:15  br label %bb5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ rgb_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x690ca50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rgb_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x690cab0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rgb_data_stream_0_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x690cb10; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rgb_data_stream_1_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x58e04b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rgb_data_stream_2_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x58e0510; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bw_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x58e0570; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specfifo       ) [ 000000]
empty_118         (specfifo       ) [ 000000]
empty_119         (specfifo       ) [ 000000]
empty_120         (specfifo       ) [ 000000]
rgb_cols_V_read_1 (wireread       ) [ 001111]
rgb_rows_V_read_1 (wireread       ) [ 001111]
stg_12            (br             ) [ 011111]
t_V_2             (phi            ) [ 001000]
exitcond4         (icmp           ) [ 001111]
i_V               (add            ) [ 011111]
stg_16            (br             ) [ 001111]
stg_17            (ret            ) [ 000000]
t_V               (phi            ) [ 000100]
exitcond          (icmp           ) [ 001111]
j_V               (add            ) [ 001111]
stg_21            (br             ) [ 011111]
tmp               (fiforead       ) [ 000000]
tmp_7             (fiforead       ) [ 000000]
tmp_8             (fiforead       ) [ 000000]
tmp_cast          (zext           ) [ 000000]
tmp_cast_121      (zext           ) [ 000000]
tmp_4_cast        (zext           ) [ 000000]
tmp_5             (add            ) [ 000000]
tmp_5_cast        (zext           ) [ 000000]
tmp_6             (add            ) [ 000101]
tmp_9             (specregionbegin) [ 000000]
stg_32            (specpipeline   ) [ 000000]
not_s             (icmp           ) [ 000000]
pixel_out_val_0   (sext           ) [ 000000]
stg_35            (fifowrite      ) [ 000000]
empty_122         (specregionend  ) [ 000000]
stg_37            (br             ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rgb_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rgb_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rgb_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rgb_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rgb_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bw_data_stream_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bw_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str133"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str130"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str127"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str124"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoRead.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoWrite.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="rgb_cols_V_read_1_wireread_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="12" slack="0"/>
<pin id="50" dir="0" index="1" bw="12" slack="0"/>
<pin id="51" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="rgb_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="rgb_rows_V_read_1_wireread_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="12" slack="0"/>
<pin id="56" dir="0" index="1" bw="12" slack="0"/>
<pin id="57" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="rgb_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_fiforead_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_7_fiforead_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_8_fiforead_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="stg_35_fifowrite_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_35/5 "/>
</bind>
</comp>

<comp id="85" class="1005" name="t_V_2_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="12" slack="1"/>
<pin id="87" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="t_V_2_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="12" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V_2/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="t_V_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="12" slack="1"/>
<pin id="98" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="t_V_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="12" slack="0"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="1" slack="1"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="exitcond4_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="0"/>
<pin id="110" dir="0" index="1" bw="12" slack="1"/>
<pin id="111" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_V_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="12" slack="0"/>
<pin id="115" dir="0" index="1" bw="2" slack="0"/>
<pin id="116" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="exitcond_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="12" slack="0"/>
<pin id="121" dir="0" index="1" bw="12" slack="2"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="j_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="0" index="1" bw="2" slack="0"/>
<pin id="127" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_cast_121_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_cast_121/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_4_cast_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_4_cast/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_5_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_5_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="0"/>
<pin id="150" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_5_cast/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_6_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="not_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="1"/>
<pin id="160" dir="0" index="1" bw="9" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="not_s/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="pixel_out_val_0_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="pixel_out_val_0/5 "/>
</bind>
</comp>

<comp id="168" class="1005" name="rgb_cols_V_read_1_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="12" slack="2"/>
<pin id="170" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="rgb_cols_V_read_1 "/>
</bind>
</comp>

<comp id="173" class="1005" name="rgb_rows_V_read_1_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="12" slack="1"/>
<pin id="175" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="rgb_rows_V_read_1 "/>
</bind>
</comp>

<comp id="181" class="1005" name="i_V_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="12" slack="0"/>
<pin id="183" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="186" class="1005" name="exitcond_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="190" class="1005" name="j_V_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="195" class="1005" name="tmp_6_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="1"/>
<pin id="197" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="30" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="44" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="89" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="89" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="100" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="100" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="60" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="66" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="72" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="134" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="130" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="138" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="158" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="171"><net_src comp="48" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="176"><net_src comp="54" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="184"><net_src comp="113" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="189"><net_src comp="119" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="124" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="198"><net_src comp="152" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="158" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bw_data_stream_0_V | {5 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		i_V : 1
		stg_16 : 2
	State 3
		exitcond : 1
		j_V : 1
		stg_21 : 2
	State 4
		tmp_5 : 1
		tmp_5_cast : 2
		tmp_6 : 3
	State 5
		pixel_out_val_0 : 1
		stg_35 : 2
		empty_122 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |            i_V_fu_113            |    0    |    12   |
|    add   |            j_V_fu_124            |    0    |    12   |
|          |           tmp_5_fu_142           |    0    |    8    |
|          |           tmp_6_fu_152           |    0    |    9    |
|----------|----------------------------------|---------|---------|
|          |         exitcond4_fu_108         |    0    |    14   |
|   icmp   |          exitcond_fu_119         |    0    |    14   |
|          |           not_s_fu_158           |    0    |    11   |
|----------|----------------------------------|---------|---------|
| wireread | rgb_cols_V_read_1_wireread_fu_48 |    0    |    0    |
|          | rgb_rows_V_read_1_wireread_fu_54 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        tmp_fiforead_fu_60        |    0    |    0    |
| fiforead |       tmp_7_fiforead_fu_66       |    0    |    0    |
|          |       tmp_8_fiforead_fu_72       |    0    |    0    |
|----------|----------------------------------|---------|---------|
| fifowrite|      stg_35_fifowrite_fu_78      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |          tmp_cast_fu_130         |    0    |    0    |
|   zext   |        tmp_cast_121_fu_134       |    0    |    0    |
|          |         tmp_4_cast_fu_138        |    0    |    0    |
|          |         tmp_5_cast_fu_148        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |      pixel_out_val_0_fu_163      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    80   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     exitcond_reg_186    |    1   |
|       i_V_reg_181       |   12   |
|       j_V_reg_190       |   12   |
|rgb_cols_V_read_1_reg_168|   12   |
|rgb_rows_V_read_1_reg_173|   12   |
|       t_V_2_reg_85      |   12   |
|        t_V_reg_96       |   12   |
|      tmp_6_reg_195      |   10   |
+-------------------------+--------+
|          Total          |   83   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   80   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   83   |    -   |
+-----------+--------+--------+
|   Total   |   83   |   80   |
+-----------+--------+--------+
