# VLSI Front-End Projects

Building RTL designs from scratch using Verilog/SystemVerilog.  
Roadmap: FSMs → ALU/FIFO → Single-Cycle RISC-V CPU → Synthesis & Layout.

## Projects
- 01_Traffic_Light_Controller– Moore FSM with timing

## Tools
- EDA Playground (simulation)
- Yosys (synthesis)
- OpenLane (layout)
