// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module PhysicalOptimizedMatrixMultiplier(	// src/main/scala/PhysicalOptimizedDesign.scala:41:7
  input  clock,	// <stdin>:53:11
         reset,	// <stdin>:54:11
         io_start,	// src/main/scala/PhysicalOptimizedDesign.scala:47:14
  output io_done,	// src/main/scala/PhysicalOptimizedDesign.scala:47:14
         io_busy	// src/main/scala/PhysicalOptimizedDesign.scala:47:14
);

  reg [2:0] state;	// src/main/scala/PhysicalOptimizedDesign.scala:109:22
  reg [1:0] i_reg;	// src/main/scala/PhysicalOptimizedDesign.scala:116:22
  reg [1:0] j_reg;	// src/main/scala/PhysicalOptimizedDesign.scala:117:22
  reg [1:0] k_reg;	// src/main/scala/PhysicalOptimizedDesign.scala:118:22
  always @(posedge clock) begin	// <stdin>:53:11
    if (reset) begin	// <stdin>:53:11
      state <= 3'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:109:22
      i_reg <= 2'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:116:22
      j_reg <= 2'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:116:22, :117:22
      k_reg <= 2'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:116:22, :118:22
    end
    else if (state == 3'h0) begin	// src/main/scala/PhysicalOptimizedDesign.scala:109:22, :144:17
      if (io_start) begin	// src/main/scala/PhysicalOptimizedDesign.scala:47:14
        state <= 3'h1;	// src/main/scala/PhysicalOptimizedDesign.scala:109:22, :147:15
        i_reg <= 2'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:116:22
        j_reg <= 2'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:116:22, :117:22
        k_reg <= 2'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:116:22, :118:22
      end
    end
    else begin	// src/main/scala/PhysicalOptimizedDesign.scala:144:17
      automatic logic _GEN;	// src/main/scala/PhysicalOptimizedDesign.scala:144:17
      automatic logic _GEN_0;	// src/main/scala/PhysicalOptimizedDesign.scala:144:17
      _GEN = state == 3'h1;	// src/main/scala/PhysicalOptimizedDesign.scala:109:22, :144:17, :147:15
      _GEN_0 = state == 3'h2;	// src/main/scala/PhysicalOptimizedDesign.scala:109:22, :144:17, :158:13
      if (_GEN)	// src/main/scala/PhysicalOptimizedDesign.scala:144:17
        state <= 3'h2;	// src/main/scala/PhysicalOptimizedDesign.scala:109:22, :158:13
      else if (_GEN_0) begin	// src/main/scala/PhysicalOptimizedDesign.scala:144:17
        if ((&k_reg) & (&j_reg) & (&i_reg))	// src/main/scala/PhysicalOptimizedDesign.scala:109:22, :116:22, :117:22, :118:22, :163:{18,42}, :165:{20,44}, :167:{22,46}, :168:19
          state <= 3'h3;	// src/main/scala/PhysicalOptimizedDesign.scala:109:22, :168:19
      end
      else if (state == 3'h3)	// src/main/scala/PhysicalOptimizedDesign.scala:109:22, :144:17, :168:19
        state <= 3'h4;	// src/main/scala/PhysicalOptimizedDesign.scala:109:22, :184:13
      else if (state == 3'h4 & ~io_start)	// src/main/scala/PhysicalOptimizedDesign.scala:109:22, :144:17, :184:13, :188:{12,23}, :189:15
        state <= 3'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:109:22
      if (_GEN | ~(_GEN_0 & (&k_reg) & (&j_reg)) | (&i_reg)) begin	// src/main/scala/PhysicalOptimizedDesign.scala:116:22, :117:22, :118:22, :144:17, :163:{18,42}, :165:{20,44}, :167:{22,46}
      end
      else	// src/main/scala/PhysicalOptimizedDesign.scala:116:22, :144:17
        i_reg <= i_reg + 2'h1;	// src/main/scala/PhysicalOptimizedDesign.scala:116:22, :147:15, :170:28
      if (_GEN | ~(_GEN_0 & (&k_reg))) begin	// src/main/scala/PhysicalOptimizedDesign.scala:117:22, :118:22, :144:17, :163:{18,42}, :165:44
      end
      else if (&j_reg)	// src/main/scala/PhysicalOptimizedDesign.scala:117:22, :165:20
        j_reg <= 2'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:116:22, :117:22
      else	// src/main/scala/PhysicalOptimizedDesign.scala:165:20
        j_reg <= j_reg + 2'h1;	// src/main/scala/PhysicalOptimizedDesign.scala:117:22, :147:15, :173:26
      if (_GEN | ~_GEN_0) begin	// src/main/scala/PhysicalOptimizedDesign.scala:118:22, :144:17
      end
      else if (&k_reg)	// src/main/scala/PhysicalOptimizedDesign.scala:118:22, :163:18
        k_reg <= 2'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:116:22, :118:22
      else	// src/main/scala/PhysicalOptimizedDesign.scala:163:18
        k_reg <= k_reg + 2'h1;	// src/main/scala/PhysicalOptimizedDesign.scala:118:22, :147:15, :176:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/PhysicalOptimizedDesign.scala:41:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/PhysicalOptimizedDesign.scala:41:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/PhysicalOptimizedDesign.scala:41:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/PhysicalOptimizedDesign.scala:41:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/PhysicalOptimizedDesign.scala:41:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/PhysicalOptimizedDesign.scala:41:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/PhysicalOptimizedDesign.scala:41:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/PhysicalOptimizedDesign.scala:41:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/PhysicalOptimizedDesign.scala:41:7
        state = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/PhysicalOptimizedDesign.scala:41:7, :109:22
        i_reg = _RANDOM[/*Zero width*/ 1'b0][11:10];	// src/main/scala/PhysicalOptimizedDesign.scala:41:7, :109:22, :116:22
        j_reg = _RANDOM[/*Zero width*/ 1'b0][13:12];	// src/main/scala/PhysicalOptimizedDesign.scala:41:7, :109:22, :117:22
        k_reg = _RANDOM[/*Zero width*/ 1'b0][15:14];	// src/main/scala/PhysicalOptimizedDesign.scala:41:7, :109:22, :118:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/PhysicalOptimizedDesign.scala:41:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/PhysicalOptimizedDesign.scala:41:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_done = state == 3'h4;	// src/main/scala/PhysicalOptimizedDesign.scala:41:7, :109:22, :184:13, :215:20
  assign io_busy = |state;	// src/main/scala/PhysicalOptimizedDesign.scala:41:7, :109:22, :214:20
endmodule

module PhysicalOptimizedRiscvAiChip(	// src/main/scala/PhysicalOptimizedDesign.scala:222:7
  input         clock,	// <stdin>:204:11
                reset,	// <stdin>:205:11
  input  [7:0]  io_axi_awaddr,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
  input         io_axi_awvalid,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
  output        io_axi_awready,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
  input  [31:0] io_axi_wdata,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
  input  [3:0]  io_axi_wstrb,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
  input         io_axi_wvalid,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
  output        io_axi_wready,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
  output [1:0]  io_axi_bresp,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
  output        io_axi_bvalid,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
  input         io_axi_bready,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
  input  [7:0]  io_axi_araddr,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
  input         io_axi_arvalid,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
  output        io_axi_arready,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
  output [31:0] io_axi_rdata,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
  output [1:0]  io_axi_rresp,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
  output        io_axi_rvalid,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
  input         io_axi_rready,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
  input  [1:0]  io_power_ctrl_mode,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
  input         io_power_ctrl_voltage_ok,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
                io_power_ctrl_temp_ok,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
  output        io_status_busy,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
                io_status_done,	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
                io_status_error	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
);

  wire        _matrixMult_io_done;	// src/main/scala/PhysicalOptimizedDesign.scala:282:26
  wire        _matrixMult_io_busy;	// src/main/scala/PhysicalOptimizedDesign.scala:282:26
  reg  [1:0]  axi_state;	// src/main/scala/PhysicalOptimizedDesign.scala:286:26
  reg  [31:0] ctrl_reg;	// src/main/scala/PhysicalOptimizedDesign.scala:289:25
  reg  [31:0] power_reg;	// src/main/scala/PhysicalOptimizedDesign.scala:290:26
  reg  [7:0]  write_addr_reg;	// src/main/scala/PhysicalOptimizedDesign.scala:294:31
  reg  [31:0] write_data_reg;	// src/main/scala/PhysicalOptimizedDesign.scala:295:31
  reg  [7:0]  read_addr_reg;	// src/main/scala/PhysicalOptimizedDesign.scala:296:30
  reg  [31:0] read_data_reg;	// src/main/scala/PhysicalOptimizedDesign.scala:297:30
  wire        write_transaction = io_axi_awvalid & io_axi_wvalid;	// src/main/scala/PhysicalOptimizedDesign.scala:300:42
  reg         io_axi_bvalid_REG;	// src/main/scala/PhysicalOptimizedDesign.scala:338:53
  wire        io_axi_bvalid_0 = (&axi_state) & io_axi_bvalid_REG;	// src/main/scala/PhysicalOptimizedDesign.scala:286:26, :338:{30,43,53}
  reg         io_axi_rvalid_REG;	// src/main/scala/PhysicalOptimizedDesign.scala:341:53
  wire        io_axi_rvalid_0 = (&axi_state) & io_axi_rvalid_REG;	// src/main/scala/PhysicalOptimizedDesign.scala:286:26, :338:30, :341:{43,53}
  always @(posedge clock) begin	// <stdin>:204:11
    automatic logic _io_axi_bvalid_T_1;	// src/main/scala/PhysicalOptimizedDesign.scala:338:64
    automatic logic _io_axi_rvalid_T_1;	// src/main/scala/PhysicalOptimizedDesign.scala:341:64
    _io_axi_bvalid_T_1 = axi_state == 2'h1;	// src/main/scala/PhysicalOptimizedDesign.scala:286:26, :307:19, :338:64
    _io_axi_rvalid_T_1 = axi_state == 2'h2;	// src/main/scala/PhysicalOptimizedDesign.scala:286:26, :311:19, :341:64
    if (reset) begin	// <stdin>:204:11
      axi_state <= 2'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:286:26
      ctrl_reg <= 32'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:289:25
      power_reg <= 32'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:289:25, :290:26
      write_addr_reg <= 8'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:294:31
      write_data_reg <= 32'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:289:25, :295:31
      read_addr_reg <= 8'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:294:31, :296:30
      read_data_reg <= 32'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:289:25, :297:30
    end
    else begin	// <stdin>:204:11
      automatic logic _GEN;	// src/main/scala/PhysicalOptimizedDesign.scala:347:28
      _GEN = write_addr_reg == 8'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:294:31, :347:28
      if (|axi_state) begin	// src/main/scala/PhysicalOptimizedDesign.scala:286:26, :304:21
        if (axi_state == 2'h1 | axi_state == 2'h2)	// src/main/scala/PhysicalOptimizedDesign.scala:286:26, :304:21, :307:19, :311:19, :318:17, :323:17
          axi_state <= 2'h3;	// src/main/scala/PhysicalOptimizedDesign.scala:286:26, :318:17
        else if ((&axi_state)
                 & (io_axi_bready & io_axi_bvalid_0 | io_axi_rready & io_axi_rvalid_0))	// src/main/scala/PhysicalOptimizedDesign.scala:286:26, :304:21, :327:{27,45,63,82}, :328:19, :338:43, :341:43
          axi_state <= 2'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:286:26
      end
      else if (write_transaction)	// src/main/scala/PhysicalOptimizedDesign.scala:300:42
        axi_state <= 2'h1;	// src/main/scala/PhysicalOptimizedDesign.scala:286:26, :307:19
      else if (io_axi_arvalid)	// src/main/scala/PhysicalOptimizedDesign.scala:227:14
        axi_state <= 2'h2;	// src/main/scala/PhysicalOptimizedDesign.scala:286:26, :311:19
      if (_io_axi_bvalid_T_1 & _GEN)	// src/main/scala/PhysicalOptimizedDesign.scala:289:25, :338:64, :346:33, :347:28, :348:36
        ctrl_reg <= write_data_reg;	// src/main/scala/PhysicalOptimizedDesign.scala:289:25, :295:31
      if (~_io_axi_bvalid_T_1 | _GEN | write_addr_reg != 8'h8) begin	// src/main/scala/PhysicalOptimizedDesign.scala:290:26, :294:31, :338:64, :346:33, :347:28
      end
      else	// src/main/scala/PhysicalOptimizedDesign.scala:290:26, :346:33, :347:28
        power_reg <= write_data_reg;	// src/main/scala/PhysicalOptimizedDesign.scala:290:26, :295:31
      if (~(|axi_state) & write_transaction) begin	// src/main/scala/PhysicalOptimizedDesign.scala:286:26, :294:31, :300:42, :304:21, :306:31, :308:24
        write_addr_reg <= io_axi_awaddr;	// src/main/scala/PhysicalOptimizedDesign.scala:294:31
        write_data_reg <= io_axi_wdata;	// src/main/scala/PhysicalOptimizedDesign.scala:295:31
      end
      if ((|axi_state) | write_transaction | ~io_axi_arvalid) begin	// src/main/scala/PhysicalOptimizedDesign.scala:286:26, :296:30, :300:42, :304:21, :306:31, :310:36
      end
      else	// src/main/scala/PhysicalOptimizedDesign.scala:296:30, :304:21, :306:31
        read_addr_reg <= io_axi_araddr;	// src/main/scala/PhysicalOptimizedDesign.scala:296:30
      if (_io_axi_rvalid_T_1) begin	// src/main/scala/PhysicalOptimizedDesign.scala:341:64
        if (read_addr_reg == 8'h0)	// src/main/scala/PhysicalOptimizedDesign.scala:294:31, :296:30, :368:27
          read_data_reg <= ctrl_reg;	// src/main/scala/PhysicalOptimizedDesign.scala:289:25, :297:30
        else if (read_addr_reg == 8'h4)	// src/main/scala/PhysicalOptimizedDesign.scala:296:30, :368:27
          read_data_reg <=
            {28'h0,
             ~io_power_ctrl_voltage_ok | ~io_power_ctrl_temp_ok,
             _matrixMult_io_done,
             _matrixMult_io_busy,
             ctrl_reg[0]};	// src/main/scala/PhysicalOptimizedDesign.scala:282:26, :289:25, :297:30, :354:34, :358:20, :360:{5,31,34}
        else if (read_addr_reg == 8'h8)	// src/main/scala/PhysicalOptimizedDesign.scala:296:30, :347:28, :368:27
          read_data_reg <= power_reg;	// src/main/scala/PhysicalOptimizedDesign.scala:290:26, :297:30
      end
    end
    io_axi_bvalid_REG <= _io_axi_bvalid_T_1;	// src/main/scala/PhysicalOptimizedDesign.scala:338:{53,64}
    io_axi_rvalid_REG <= _io_axi_rvalid_T_1;	// src/main/scala/PhysicalOptimizedDesign.scala:341:{53,64}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/PhysicalOptimizedDesign.scala:222:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/PhysicalOptimizedDesign.scala:222:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/PhysicalOptimizedDesign.scala:222:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/PhysicalOptimizedDesign.scala:222:7
      automatic logic [31:0] _RANDOM[0:4];	// src/main/scala/PhysicalOptimizedDesign.scala:222:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/PhysicalOptimizedDesign.scala:222:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/PhysicalOptimizedDesign.scala:222:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/PhysicalOptimizedDesign.scala:222:7
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/PhysicalOptimizedDesign.scala:222:7
        end	// src/main/scala/PhysicalOptimizedDesign.scala:222:7
        axi_state = _RANDOM[3'h0][1:0];	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :286:26
        ctrl_reg = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :286:26, :289:25
        power_reg = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][1:0]};	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :289:25, :290:26
        write_addr_reg = _RANDOM[3'h2][9:2];	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :290:26, :294:31
        write_data_reg = {_RANDOM[3'h2][31:10], _RANDOM[3'h3][9:0]};	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :290:26, :295:31
        read_addr_reg = _RANDOM[3'h3][17:10];	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :295:31, :296:30
        read_data_reg = {_RANDOM[3'h3][31:18], _RANDOM[3'h4][17:0]};	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :295:31, :297:30
        io_axi_bvalid_REG = _RANDOM[3'h4][18];	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :297:30, :338:53
        io_axi_rvalid_REG = _RANDOM[3'h4][19];	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :297:30, :341:53
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/PhysicalOptimizedDesign.scala:222:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/PhysicalOptimizedDesign.scala:222:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  PhysicalOptimizedMatrixMultiplier matrixMult (	// src/main/scala/PhysicalOptimizedDesign.scala:282:26
    .clock    (clock),
    .reset    (reset),
    .io_start (ctrl_reg[0]),	// src/main/scala/PhysicalOptimizedDesign.scala:289:25, :354:34
    .io_done  (_matrixMult_io_done),
    .io_busy  (_matrixMult_io_busy)
  );
  assign io_axi_awready = ~(|axi_state);	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :286:26, :304:21, :334:31
  assign io_axi_wready = ~(|axi_state);	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :286:26, :304:21, :334:31
  assign io_axi_bresp = 2'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :286:26
  assign io_axi_bvalid = io_axi_bvalid_0;	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :338:43
  assign io_axi_arready = ~(|axi_state) & ~write_transaction;	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :286:26, :300:42, :304:21, :334:31, :336:{44,47}
  assign io_axi_rdata = read_data_reg;	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :297:30
  assign io_axi_rresp = 2'h0;	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :286:26
  assign io_axi_rvalid = io_axi_rvalid_0;	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :341:43
  assign io_status_busy = _matrixMult_io_busy;	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :282:26
  assign io_status_done = _matrixMult_io_done;	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :282:26
  assign io_status_error = ~io_power_ctrl_voltage_ok | ~io_power_ctrl_temp_ok;	// src/main/scala/PhysicalOptimizedDesign.scala:222:7, :360:{5,34}, :378:48
endmodule

