# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../hdmi_vga_zybo.gen/sources_1/ip/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd" \
"../../../../hdmi_vga_zybo.gen/sources_1/ip/adder_centroid/sim/adder_centroid.vhd" \
"../../../../hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/add_1/sim/add_1.vhd" \
"../../../../hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/mult_gen_0/sim/mult_gen_0.vhd" \

# Do not sort compile order
nosort
