{"sha": "97400916d7e9f621e37ee1c09d30335b95c453ab", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OTc0MDA5MTZkN2U5ZjYyMWUzN2VlMWMwOWQzMDMzNWI5NWM0NTNhYg==", "commit": {"author": {"name": "Renlin Li", "email": "renlin.li@arm.com", "date": "2015-10-09T16:22:33Z"}, "committer": {"name": "Renlin Li", "email": "renlin@gcc.gnu.org", "date": "2015-10-09T16:22:33Z"}, "message": "[PATCH][ARM]Add earlyclobber modifier for neon_(vtrn, vuzp, vzip)<mode>_insn rtx\npattern.\n\ngcc/\n\n2015-10-09  Renlin Li  <renlin.li@arm.com>\n\n\t* config/arm/neon.md (neon_vuzp<mode>_insn): Add & modifier for\n        operands[0] and operands[2].\n        (neon_vtrn<mode>_insn): Likewise.\n        (neon_vzip<mode>_insn): Likewise.\n\nFrom-SVN: r228662", "tree": {"sha": "c95d9178cd9f568b78d15d7275c62a0b8527b479", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/c95d9178cd9f568b78d15d7275c62a0b8527b479"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/97400916d7e9f621e37ee1c09d30335b95c453ab", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/97400916d7e9f621e37ee1c09d30335b95c453ab", "html_url": "https://github.com/Rust-GCC/gccrs/commit/97400916d7e9f621e37ee1c09d30335b95c453ab", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/97400916d7e9f621e37ee1c09d30335b95c453ab/comments", "author": null, "committer": null, "parents": [{"sha": "84ff66b884e9a67d83fa58c659a3aff52b38e138", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/84ff66b884e9a67d83fa58c659a3aff52b38e138", "html_url": "https://github.com/Rust-GCC/gccrs/commit/84ff66b884e9a67d83fa58c659a3aff52b38e138"}], "stats": {"total": 19, "additions": 13, "deletions": 6}, "files": [{"sha": "932253da4c175bc877dfdcde099a12cccf2ebee4", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/97400916d7e9f621e37ee1c09d30335b95c453ab/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/97400916d7e9f621e37ee1c09d30335b95c453ab/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=97400916d7e9f621e37ee1c09d30335b95c453ab", "patch": "@@ -1,3 +1,10 @@\n+2015-10-09  Renlin Li  <renlin.li@arm.com>\n+\n+\t* config/arm/neon.md (neon_vuzp<mode>_insn): Add & modifier for\n+\toperands[0] and operands[2].\n+\t(neon_vtrn<mode>_insn): Likewise.\n+\t(neon_vzip<mode>_insn): Likewise.\n+\n 2015-10-09  Andre Vieira  <andre.simoesdiasvieira@arm.com>\n \n \t* match.pd: ((X inner_op C0) outer_op C1) New pattern."}, {"sha": "e5a2b0f1c9a193665d41694d441f119a07359cd0", "filename": "gcc/config/arm/neon.md", "status": "modified", "additions": 6, "deletions": 6, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/97400916d7e9f621e37ee1c09d30335b95c453ab/gcc%2Fconfig%2Farm%2Fneon.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/97400916d7e9f621e37ee1c09d30335b95c453ab/gcc%2Fconfig%2Farm%2Fneon.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fneon.md?ref=97400916d7e9f621e37ee1c09d30335b95c453ab", "patch": "@@ -4074,11 +4074,11 @@ if (BYTES_BIG_ENDIAN)\n \n ;; Note: Different operand numbering to handle tied registers correctly.\n (define_insn \"*neon_vtrn<mode>_insn\"\n-  [(set (match_operand:VDQW 0 \"s_register_operand\" \"=w\")\n+  [(set (match_operand:VDQW 0 \"s_register_operand\" \"=&w\")\n         (unspec:VDQW [(match_operand:VDQW 1 \"s_register_operand\" \"0\")\n                       (match_operand:VDQW 3 \"s_register_operand\" \"2\")]\n                      UNSPEC_VTRN1))\n-   (set (match_operand:VDQW 2 \"s_register_operand\" \"=w\")\n+   (set (match_operand:VDQW 2 \"s_register_operand\" \"=&w\")\n          (unspec:VDQW [(match_dup 1) (match_dup 3)]\n                      UNSPEC_VTRN2))]\n   \"TARGET_NEON\"\n@@ -4100,11 +4100,11 @@ if (BYTES_BIG_ENDIAN)\n \n ;; Note: Different operand numbering to handle tied registers correctly.\n (define_insn \"*neon_vzip<mode>_insn\"\n-  [(set (match_operand:VDQW 0 \"s_register_operand\" \"=w\")\n+  [(set (match_operand:VDQW 0 \"s_register_operand\" \"=&w\")\n         (unspec:VDQW [(match_operand:VDQW 1 \"s_register_operand\" \"0\")\n                       (match_operand:VDQW 3 \"s_register_operand\" \"2\")]\n                      UNSPEC_VZIP1))\n-   (set (match_operand:VDQW 2 \"s_register_operand\" \"=w\")\n+   (set (match_operand:VDQW 2 \"s_register_operand\" \"=&w\")\n         (unspec:VDQW [(match_dup 1) (match_dup 3)]\n                      UNSPEC_VZIP2))]\n   \"TARGET_NEON\"\n@@ -4126,11 +4126,11 @@ if (BYTES_BIG_ENDIAN)\n \n ;; Note: Different operand numbering to handle tied registers correctly.\n (define_insn \"*neon_vuzp<mode>_insn\"\n-  [(set (match_operand:VDQW 0 \"s_register_operand\" \"=w\")\n+  [(set (match_operand:VDQW 0 \"s_register_operand\" \"=&w\")\n         (unspec:VDQW [(match_operand:VDQW 1 \"s_register_operand\" \"0\")\n                       (match_operand:VDQW 3 \"s_register_operand\" \"2\")]\n                      UNSPEC_VUZP1))\n-   (set (match_operand:VDQW 2 \"s_register_operand\" \"=w\")\n+   (set (match_operand:VDQW 2 \"s_register_operand\" \"=&w\")\n         (unspec:VDQW [(match_dup 1) (match_dup 3)]\n                      UNSPEC_VUZP2))]\n   \"TARGET_NEON\""}]}