Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: repair_wire1.def
Notice 0: Design: long_wire
Notice 0:     Created 2 pins.
Notice 0:     Created 3 components and 12 component-terminals.
Notice 0:     Created 2 special nets and 6 connections.
Notice 0:     Created 4 nets and 6 connections.
Notice 0: Finished DEF file: repair_wire1.def
Found 1 long wires.
Inserted 2 buffers in 1 nets.
CLOCK
Driver    length delay
Startpoint: in1 (clock source 'in1')
Endpoint: out1 (output port)
Path Group: (none)
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
   1.284    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
   0.998    0.006    0.016    0.016 ^ u1/Z (BUF_X1)
            0.006    0.000    0.016 ^ u2/A (BUF_X1)
  19.810    0.049    0.059    0.075 ^ u2/Z (BUF_X1)
            0.052    0.013    0.089 ^ repeater2/A (BUF_X1)
  30.748    0.074    0.088    0.177 ^ repeater2/Z (BUF_X1)
            0.084    0.032    0.208 ^ repeater1/A (BUF_X1)
  30.774    0.074    0.091    0.299 ^ repeater1/Z (BUF_X1)
            0.084    0.032    0.331 ^ u3/A (BUF_X1)
   0.000    0.007    0.027    0.358 ^ u3/Z (BUF_X1)
            0.007    0.000    0.358 ^ out1 (out)
                              0.358   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


