 /*
 * @Author: Johnson Yang
 * @Date: 2021-03-31 15:22:23
 * @LastEditTime: 2021-05-28 15:56:57
 * @LastEditors: npuwth
 * @Copyright 2021 GenshinCPU
 * @Version:1.0
 * @IO PORT:
 * @Description: 
 */

`include "CommonDefines.svh"  
`include "CPU_Defines.svh"

 module Exception(
    input                   clk,
    input                   rst,
    input  RegsWrType       MEM_RegsWrType_i,  //
    output RegsWrType       MEM_RegsWrType_o,  //è¦å‘ä¸‹ä¸€çº§ä¼ é€’çš„WrTypesä¿¡å·
    output logic            IFID_Flush,        //Flushä¿¡å·
    output logic            IDEXE_Flush,
    output logic            EXEMEM_Flush,
    output logic   [1:0]    IsExceptionorEret,//ç”¨äºç”ŸæˆNPC

//å¼‚å¸¸å¤„ç†ç›¸å…³æ¥å£
    //æ¥è‡ªæ‰§è¡Œé˜¶æ®µ
    input ExceptinPipeType   ExceptType_i,     //è¯‘ç æ‰§è¡Œé˜¶æ®µæ”¶é›†åˆ°çš„å¼‚å¸¸ä¿¡æ¯
    input logic              IsDelaySlot_i,    //è®¿å­˜é˜¶æ®µæŒ‡ä»¤æ˜¯å¦æ˜¯å»¶è¿Ÿæ§½æŒ‡ä»¤
    // input logic[31:0]       CurrentInstr_i,   //è®¿å­˜é˜¶æ®µæŒ‡ä»¤
    input logic [31:0]       CurrentPC_i,
    //æ¥è‡ªCP0æ¨¡å—
    input logic [31:0]       CP0Status_i,      //CP0 statuså¯„å­˜å™¨å½“å‰ä¿¡å?
    input logic [31:0]       CP0Cause_i,       //CP0 causeå¯„å­˜å™¨å½“å‰ä¿¡å?
    input logic [31:0]       CP0Epc_i,         //CP0 Epcå¯„å­˜å™¨å½“å‰ä¿¡å?
    //æ¥è‡ªå›å†™é˜¶æ®µçš„å‰æ¨ä¿¡æ?
    input logic              WB_CP0RegWr_i,    //WBçº§å¯¹åº”çš„CP0å†™ä½¿èƒ?
    input logic [4:0]        WB_CP0RegWrAddr_i,//WBçº§å¯¹åº”çš„CP0å†™åœ°å? 
    input logic [31:0]       WB_CP0RegWrData_i,//WBçº§å¯¹åº”çš„CP0å†™æ•°æ? 
//å‘å›å†™é˜¶æ®µè¾“å‡?
    output ExceptinPipeType  ExceptType_o,      //æœ?ç»ˆçš„å¼‚å¸¸ç±»å‹
    output logic             IsDelaySlot_o,     //è®¿å­˜é˜¶æ®µæŒ‡ä»¤æ˜¯å¦æ˜¯å»¶è¿Ÿæ§½æŒ‡ä»¤
    output logic [31:0]      CP0Epc_o           //CP0ä¸­EPCå¯„å­˜å™¨çš„æœ?æ–°å??
 );
 
    logic                   CP0RegWr;
    logic                   RFRegWr;
    logic                   HILORegWr;

    logic[31:0]             CP0Status;         //ç”¨æ¥ä¿å­˜CP0ä¸­Statuså¯„å­˜å™¨çš„æœ?æ–°å??
    logic[31:0]             CP0Cause;          //ç”¨æ¥ä¿å­˜CP0ä¸­Causeå¯„å­˜å™¨çš„æœ?æ–°å??
    logic[31:0]             CP0Epc;            //ç”¨æ¥ä¿å­˜CP0ä¸­EPCå¯„å­˜å™¨çš„æœ?æ–°å??

    assign IsDelaySlot_o  = IsDelaySlot_i;



//******************************************************************************
//  å¾—åˆ°CP0ä¸­å¯„å­˜å™¨çš„æœ€æ–°å??
//******************************************************************************
    //å¾—åˆ°CP0ä¸­Statuså¯„å­˜å™¨çš„æœ?æ–°å?¼ï¼Œæ­¥éª¤å¦‚ä¸‹ï¼?
    //åˆ¤æ–­å½“å‰å¤„äºå›å†™é˜¶æ®µçš„æŒ‡ä»¤æ˜¯å¦è¦å†™CP0ä¸­Statuså¯„å­˜å™¨ï¼Œå¦‚æœè¦å†™ï¼Œé‚£ä¹ˆè¦å†™å…¥çš„å?¼å°±æ˜?
    //Statuså¯„å­˜å™¨çš„æœ?æ–°å?¼ï¼Œåä¹‹ï¼Œä»CP0æ¨¡å—é€šè¿‡CP0Status_iæ¥å£ä¼ å…¥çš„æ•°æ®å°±æ˜¯Status
    //å¯„å­˜å™¨çš„æœ?æ–°å??
    always_comb  begin
        if(rst == `RstEnable) begin
            CP0Status   <=  `ZeroWord;
        end
         else if((WB_CP0RegWr_i == `WriteEnable) && (WB_CP0RegWrAddr_i == `CP0_REG_STATUS)) begin
            CP0Status   <=  WB_CP0RegWrData_i;
        end 
        else begin
            CP0Status   <=  CP0Status_i;
        end
    end

    //å¾—åˆ°CP0ä¸­EPCå¯„å­˜å™¨çš„æœ?æ–°å?¼ï¼ŒåŸç†åŒStatuså¯„å­˜å™?
    always_comb begin
        if(rst == `RstEnable) begin
            CP0Epc       <=  `ZeroWord;
        end else if((WB_CP0RegWr_i == `WriteEnable) && (WB_CP0RegWrAddr_i == `CP0_REG_EPC)) begin
            CP0Epc       <=  WB_CP0RegWrData_i;
        end else begin
            CP0Epc       <=  CP0Epc_i;
        end
    end

    //å°†EPCå¯„å­˜å™¨çš„æœ?æ–°å?¼é?šè¿‡æ¥å£CP0Epc_oè¾“å‡º
    assign CP0Epc_o = CP0Epc;

    //å¾—åˆ°CP0ä¸­Causeå¯„å­˜å™¨çš„æœ?æ–°å?¼ï¼ŒåŸç†åŒStatuså¯„å­˜å™?
    //è¦æ³¨æ„çš„æ˜¯ï¼šCauseå¯„å­˜å™¨åªæœ‰å‡ ä¸ªå­—æ®µæ˜¯å¯å†™çš?
    always_comb begin
        if(rst == `RstEnable) begin
            CP0Cause <= `ZeroWord;
        end else if((WB_CP0RegWr_i == `WriteEnable) &&
                    (WB_CP0RegWrAddr_i == `CP0_REG_CAUSE)) begin
            CP0Cause[7:0] <= '0;
            CP0Cause[9:8] <= WB_CP0RegWrData_i[9:8];          //IP[1:0]å­—æ®µ
            CP0Cause[21:10] <= '0;
            CP0Cause[22]  <= WB_CP0RegWrData_i[22];           //WPå­—æ®µ
            CP0Cause[23]  <= WB_CP0RegWrData_i[23];           //IVå­—æ®µ
            CP0Cause[31:24] <= '0;
        end else begin
            CP0Cause      <= CP0Cause_i;
        end
    end


// //******************************************************************************
// //  ç»™å‡ºæœ?ç»ˆçš„å¼‚å¸¸ç±»å‹
// //******************************************************************************
//     always_comb begin
//         if(rst == `RstEnable) begin
//             ExceptType_o  <= '`ExceptionTypeZero;  // å¯„å­˜å™¨ä¿¡å·å…¨éƒ¨æ¸…ç©?
//         end else begin
//             ExceptType_o  <= '`ExceptionTypeZero;
//             //å½“å‰å¤„äºè®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤çš„åœ°å€ä¸?0ï¼Œè¡¨ç¤ºå¤„ç†å™¨å¤„äºå¤ä½çŠ¶æ?ï¼Œæˆ–è?…åˆšåˆšå‘ç”Ÿå¼‚å¸¸ï¼Œ
//             //æ­£åœ¨æ¸…é™¤æµæ°´çº?(flushä¸?1)ï¼Œæˆ–è€…æµæ°´çº¿å¤„äºæš‚åœçŠ¶æ?ï¼Œåœ¨è¿™ä¸‰ç§æƒ…å†µä¸‹éƒ½ä¸å¤„ç?
//             //å¼‚å¸¸
//             if(CurrentInstr_i != `ZeroWord) begin
//                 //status[15:8]æ˜¯å¦å±è”½ç›¸åº”ä¸­æ–­ï¼?0è¡¨ç¤ºå±è”½ï¼›cause[15:8]ä¸­æ–­æŒ‚èµ·å­—æ®µï¼?
//                 //status[1]EXLå­—æ®µï¼Œè¡¨ç¤ºæ˜¯å¦å¤„äºå¼‚å¸¸çº§ï¼›status[0]ä¸­æ–­ä½¿èƒ½
//                 if(((CP0Cause[15:8] & CP0Status[15:8]) != 8'h00) &&
//                     (CP0Status[1] == 1'b0) && (CP0Status[0] == 1'b1)) begin
//                     ExceptType_o.Interrupt              = 1'b1;      //interrupt
//                 end 
//                 else if(CurrentPC_i[1:0] != 2'b0) begin
//                     ExceptType_o.WrongAddressinIF       = 1'b1;      //å–æŒ‡åœ°å€é”™ä¾‹å¤?
//                 end
//                 else if(ExceptType_i.ReservedInstruction == 1'b1) begin
//                     ExceptType_o.ReservedInstruction    = 1'b1;      //ä¿ç•™æŒ‡ä»¤ä¾‹å¤–
//                 end 
//                 else if(ExceptType_i.Syscall  == 1'b1) begin
//                     ExceptType_o.Syscall                =1'b1;       //ç³»ç»Ÿè°ƒç”¨ä¾‹å¤–
//                 end
//                 else if(ExceptType_i.Break  == 1'b1) begin
//                     ExceptType_o.Break                  =1'b1;       //break
//                 end 
//                 else if(ExceptType_i.Overflow  == 1'b1) begin
//                     ExceptType_o.Overflow               =1'b1;       //æ•´å½¢æº¢å‡ºä¾‹å¤–
//                 end 
//                 else if(ExceptType_i.WrWrongAddressinMEM  == 1'b1) begin
//                     ExceptType_o.WrWrongAddressinMEM    =1'b1;       //æ•°æ®è®¿é—®å†™åœ°å?é”?
//                 end 
//                 else if(ExceptType_i.RdWrongAddressinMEM  == 1'b1) begin
//                     ExceptType_o.RdWrongAddressinMEM    =1'b1;       //æ•°æ®è®¿é—®è¯»åœ°å?é”?
//                 end 
//                 else if(ExceptType_i.Eret  == 1'b1) begin
//                     ExceptType_o.Eret                   =1'b1;       //æ•°æ®è®¿é—®è¯»åœ°å?é”?
//               end
//            end
always_comb begin
    if (ExceptType_o != `ExceptionTypeZero)begin
        MEM_RegsWrType_o = `RegsWrTypeDisable;              // å‘ç”Ÿå¼‚å¸¸ï¼Œå…³é—­å½“å‰ä¿¡å·çš„å†™å›å¯„å­˜å™¨ä½¿èƒ½ä¿¡å?
        IFID_Flush       = `FlushEnable;
        IDEXE_Flush      = `FlushEnable;
        EXEMEM_Flush     = `FlushEnable;
        if (ExceptType_i.Eret == 1'b1) begin
            IsExceptionorEret  = `IsEret;
        end
        else begin
            IsExceptionorEret  = `IsException;
        end
    end 
    else begin
            IsExceptionorEret  = `IsNone;
            IFID_Flush       = `FlushDisable;
            IDEXE_Flush      = `FlushDisable;
            EXEMEM_Flush     = `FlushDisable;
            MEM_RegsWrType_o = MEM_RegsWrType_i;                 // æ²¡æœ‰å¼‚å¸¸ï¼Œç»§ç»­ä¼ é€’ä½¿èƒ½ä¿¡å?
    end
        
    
end

assign ExceptType_o.Interrupt = (((CP0Cause[15:8] & CP0Status[15:8]) != 8'b0) && (CP0Status[1] == 1'b0) && (CP0Status[0] == 1'b1)) ?1'b1:1'b0;
assign ExceptType_o.WrongAddressinIF    = (CurrentPC_i[1:0] != 2'b00 )?1'b1:1'b0;
assign ExceptType_o.ReservedInstruction = ExceptType_i.ReservedInstruction;
assign ExceptType_o.Syscall             = ExceptType_i.Syscall;
assign ExceptType_o.Break               = ExceptType_i.Break;
assign ExceptType_o.Eret                = ExceptType_i.Eret;
assign ExceptType_o.WrWrongAddressinMEM = ExceptType_i.WrWrongAddressinMEM;
assign ExceptType_o.RdWrongAddressinMEM = ExceptType_i.RdWrongAddressinMEM;
assign ExceptType_o.Overflow            = ExceptType_i.Overflow;

endmodule

