

================================================================
== Vitis HLS Report for 'covariance_Pipeline_VITIS_LOOP_24_3'
================================================================
* Date:           Sun Jun 23 03:30:53 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        covariance
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.644 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      179|     1171|  0.895 us|  5.855 us|  179|  1171|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_24_3  |      177|     1169|       178|         32|          1|  1 ~ 32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 178


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 178
* Pipeline : 1
  Pipeline-0 : II = 32, D = 178, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%jj = alloca i32 1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:23]   --->   Operation 181 'alloca' 'jj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 182 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty"   --->   Operation 183 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln22_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln22_1"   --->   Operation 184 'read' 'zext_ln22_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln22_3_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln22_3"   --->   Operation 185 'read' 'zext_ln22_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln22_2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln22_2"   --->   Operation 186 'read' 'zext_ln22_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln28_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln28"   --->   Operation 187 'read' 'bitcast_ln28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%jj_2_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %jj_2"   --->   Operation 188 'read' 'jj_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%i_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %i"   --->   Operation 189 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln22_1_cast = zext i5 %zext_ln22_1_read"   --->   Operation 190 'zext' 'zext_ln22_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i_read"   --->   Operation 191 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cov, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.46ns)   --->   "%store_ln24 = store i6 %i_cast, i6 %j" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 194 'store' 'store_ln24' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 195 [1/1] (0.46ns)   --->   "%store_ln23 = store i11 %jj_2_read, i11 %jj" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:23]   --->   Operation 195 'store' 'store_ln23' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop_2"   --->   Operation 196 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 197 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.84ns)   --->   "%icmp_ln24 = icmp_eq  i6 %j_1, i6 32" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 198 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %loop_2.split, void %for.inc56.exitStub" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 199 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %j_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 200 'zext' 'zext_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln24" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 201 'getelementptr' 'data_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 202 [2/2] (1.29ns)   --->   "%data_load = load i10 %data_addr" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 202 'load' 'data_load' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %i_read" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 203 'bitconcatenate' 'xor_ln' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %xor_ln" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 204 'zext' 'zext_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr i32 %data, i64 0, i64 %zext_ln28" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 205 'getelementptr' 'data_addr_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 206 [2/2] (1.29ns)   --->   "%data_load_1 = load i10 %data_addr_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 206 'load' 'data_load_1' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 207 [1/1] (0.84ns)   --->   "%add_ln24 = add i6 %j_1, i6 1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 207 'add' 'add_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.46ns)   --->   "%store_ln24 = store i6 %add_ln24, i6 %j" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 208 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i6 %j_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 209 'zext' 'zext_ln24_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 210 [1/2] (1.29ns)   --->   "%data_load = load i10 %data_addr" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 210 'load' 'data_load' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 211 [1/2] (1.29ns)   --->   "%data_load_1 = load i10 %data_addr_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 211 'load' 'data_load_1' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 212 [1/1] (0.85ns)   --->   "%add_ln28 = add i7 %zext_ln24_2, i7 32" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 212 'add' 'add_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i7 %add_ln28" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 213 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%data_addr_2 = getelementptr i32 %data, i64 0, i64 %zext_ln28_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 214 'getelementptr' 'data_addr_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 215 [2/2] (1.29ns)   --->   "%data_load_2 = load i10 %data_addr_2" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 215 'load' 'data_load_2' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln28_2_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %i_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 216 'bitconcatenate' 'zext_ln28_2_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i7 %zext_ln28_2_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 217 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%data_addr_3 = getelementptr i32 %data, i64 0, i64 %zext_ln28_2" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 218 'getelementptr' 'data_addr_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 219 [2/2] (1.29ns)   --->   "%data_load_3 = load i10 %data_addr_3" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 219 'load' 'data_load_3' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast i32 %data_load" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 220 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 221 [4/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln28_read, i32 %bitcast_ln28_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 221 'fmul' 'mul' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/2] (1.29ns)   --->   "%data_load_2 = load i10 %data_addr_2" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 222 'load' 'data_load_2' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 223 [1/2] (1.29ns)   --->   "%data_load_3 = load i10 %data_addr_3" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 223 'load' 'data_load_3' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln28_3_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %j_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 224 'bitconcatenate' 'zext_ln28_3_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i7 %zext_ln28_3_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 225 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%data_addr_4 = getelementptr i32 %data, i64 0, i64 %zext_ln28_3" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 226 'getelementptr' 'data_addr_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 227 [2/2] (1.29ns)   --->   "%data_load_4 = load i10 %data_addr_4" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 227 'load' 'data_load_4' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i6 %xor_ln" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 228 'sext' 'sext_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i7 %sext_ln28" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 229 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%data_addr_5 = getelementptr i32 %data, i64 0, i64 %zext_ln28_4" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 230 'getelementptr' 'data_addr_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 231 [2/2] (1.29ns)   --->   "%data_load_5 = load i10 %data_addr_5" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 231 'load' 'data_load_5' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i6 %j_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 232 'zext' 'zext_ln24_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 233 [3/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln28_read, i32 %bitcast_ln28_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 233 'fmul' 'mul' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast i32 %data_load_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 234 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast i32 %data_load_2" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 235 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 236 [4/4] (2.78ns)   --->   "%mul_1 = fmul i32 %bitcast_ln28_2, i32 %bitcast_ln28_3" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 236 'fmul' 'mul_1' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/2] (1.29ns)   --->   "%data_load_4 = load i10 %data_addr_4" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 237 'load' 'data_load_4' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 238 [1/2] (1.29ns)   --->   "%data_load_5 = load i10 %data_addr_5" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 238 'load' 'data_load_5' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 239 [1/1] (0.87ns)   --->   "%add_ln28_1 = add i8 %zext_ln24_3, i8 96" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 239 'add' 'add_ln28_1' <Predicate = (!icmp_ln24)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i8 %add_ln28_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 240 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%data_addr_6 = getelementptr i32 %data, i64 0, i64 %zext_ln28_5" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 241 'getelementptr' 'data_addr_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 242 [2/2] (1.29ns)   --->   "%data_load_6 = load i10 %data_addr_6" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 242 'load' 'data_load_6' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln28_6_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %i_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 243 'bitconcatenate' 'zext_ln28_6_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i8 %zext_ln28_6_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 244 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%data_addr_7 = getelementptr i32 %data, i64 0, i64 %zext_ln28_6" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 245 'getelementptr' 'data_addr_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 246 [2/2] (1.29ns)   --->   "%data_load_7 = load i10 %data_addr_7" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 246 'load' 'data_load_7' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 247 [2/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln28_read, i32 %bitcast_ln28_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 247 'fmul' 'mul' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [3/4] (2.78ns)   --->   "%mul_1 = fmul i32 %bitcast_ln28_2, i32 %bitcast_ln28_3" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 248 'fmul' 'mul_1' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast i32 %data_load_3" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 249 'bitcast' 'bitcast_ln28_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast i32 %data_load_4" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 250 'bitcast' 'bitcast_ln28_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 251 [4/4] (2.78ns)   --->   "%mul_2 = fmul i32 %bitcast_ln28_4, i32 %bitcast_ln28_5" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 251 'fmul' 'mul_2' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/2] (1.29ns)   --->   "%data_load_6 = load i10 %data_addr_6" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 252 'load' 'data_load_6' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 253 [1/2] (1.29ns)   --->   "%data_load_7 = load i10 %data_addr_7" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 253 'load' 'data_load_7' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln28_7_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %j_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 254 'bitconcatenate' 'zext_ln28_7_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i8 %zext_ln28_7_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 255 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%data_addr_8 = getelementptr i32 %data, i64 0, i64 %zext_ln28_7" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 256 'getelementptr' 'data_addr_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 257 [2/2] (1.29ns)   --->   "%data_load_8 = load i10 %data_addr_8" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 257 'load' 'data_load_8' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%add_ln28_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %zext_ln22_2_read" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 258 'bitconcatenate' 'add_ln28_s' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i8 %add_ln28_s" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 259 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%data_addr_9 = getelementptr i32 %data, i64 0, i64 %zext_ln28_8" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 260 'getelementptr' 'data_addr_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 261 [2/2] (1.29ns)   --->   "%data_load_9 = load i10 %data_addr_9" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 261 'load' 'data_load_9' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 262 [1/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln28_read, i32 %bitcast_ln28_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 262 'fmul' 'mul' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [2/4] (2.78ns)   --->   "%mul_1 = fmul i32 %bitcast_ln28_2, i32 %bitcast_ln28_3" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 263 'fmul' 'mul_1' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [3/4] (2.78ns)   --->   "%mul_2 = fmul i32 %bitcast_ln28_4, i32 %bitcast_ln28_5" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 264 'fmul' 'mul_2' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast i32 %data_load_5" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 265 'bitcast' 'bitcast_ln28_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%bitcast_ln28_7 = bitcast i32 %data_load_6" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 266 'bitcast' 'bitcast_ln28_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 267 [4/4] (2.78ns)   --->   "%mul_3 = fmul i32 %bitcast_ln28_6, i32 %bitcast_ln28_7" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 267 'fmul' 'mul_3' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 268 [1/2] (1.29ns)   --->   "%data_load_8 = load i10 %data_addr_8" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 268 'load' 'data_load_8' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 269 [1/2] (1.29ns)   --->   "%data_load_9 = load i10 %data_addr_9" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 269 'load' 'data_load_9' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 270 [1/1] (0.87ns)   --->   "%add_ln28_2 = add i8 %zext_ln24_3, i8 160" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 270 'add' 'add_ln28_2' <Predicate = (!icmp_ln24)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i8 %add_ln28_2" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 271 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%data_addr_10 = getelementptr i32 %data, i64 0, i64 %zext_ln28_9" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 272 'getelementptr' 'data_addr_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 273 [2/2] (1.29ns)   --->   "%data_load_10 = load i10 %data_addr_10" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 273 'load' 'data_load_10' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i7 %zext_ln28_2_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 274 'sext' 'sext_ln28_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i8 %sext_ln28_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 275 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%data_addr_11 = getelementptr i32 %data, i64 0, i64 %zext_ln28_10" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 276 'getelementptr' 'data_addr_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 277 [2/2] (1.29ns)   --->   "%data_load_11 = load i10 %data_addr_11" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 277 'load' 'data_load_11' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 278 [5/5] (3.57ns)   --->   "%c = fadd i32 %mul, i32 0" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 278 'fadd' 'c' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 279 [1/4] (2.78ns)   --->   "%mul_1 = fmul i32 %bitcast_ln28_2, i32 %bitcast_ln28_3" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 279 'fmul' 'mul_1' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 280 [2/4] (2.78ns)   --->   "%mul_2 = fmul i32 %bitcast_ln28_4, i32 %bitcast_ln28_5" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 280 'fmul' 'mul_2' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 281 [3/4] (2.78ns)   --->   "%mul_3 = fmul i32 %bitcast_ln28_6, i32 %bitcast_ln28_7" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 281 'fmul' 'mul_3' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%bitcast_ln28_8 = bitcast i32 %data_load_7" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 282 'bitcast' 'bitcast_ln28_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%bitcast_ln28_9 = bitcast i32 %data_load_8" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 283 'bitcast' 'bitcast_ln28_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 284 [4/4] (2.78ns)   --->   "%mul_4 = fmul i32 %bitcast_ln28_8, i32 %bitcast_ln28_9" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 284 'fmul' 'mul_4' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 285 [1/2] (1.29ns)   --->   "%data_load_10 = load i10 %data_addr_10" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 285 'load' 'data_load_10' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 286 [1/2] (1.29ns)   --->   "%data_load_11 = load i10 %data_addr_11" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 286 'load' 'data_load_11' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln28_2 = sext i7 %zext_ln28_3_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 287 'sext' 'sext_ln28_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i8 %sext_ln28_2" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 288 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "%data_addr_12 = getelementptr i32 %data, i64 0, i64 %zext_ln28_11" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 289 'getelementptr' 'data_addr_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 290 [2/2] (1.29ns)   --->   "%data_load_12 = load i10 %data_addr_12" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 290 'load' 'data_load_12' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln28_3 = sext i6 %xor_ln" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 291 'sext' 'sext_ln28_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i8 %sext_ln28_3" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 292 'zext' 'zext_ln28_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%data_addr_13 = getelementptr i32 %data, i64 0, i64 %zext_ln28_12" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 293 'getelementptr' 'data_addr_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 294 [2/2] (1.29ns)   --->   "%data_load_13 = load i10 %data_addr_13" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 294 'load' 'data_load_13' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i6 %j_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 295 'zext' 'zext_ln24_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 296 [4/5] (3.57ns)   --->   "%c = fadd i32 %mul, i32 0" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 296 'fadd' 'c' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 297 [1/4] (2.78ns)   --->   "%mul_2 = fmul i32 %bitcast_ln28_4, i32 %bitcast_ln28_5" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 297 'fmul' 'mul_2' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 298 [2/4] (2.78ns)   --->   "%mul_3 = fmul i32 %bitcast_ln28_6, i32 %bitcast_ln28_7" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 298 'fmul' 'mul_3' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 299 [3/4] (2.78ns)   --->   "%mul_4 = fmul i32 %bitcast_ln28_8, i32 %bitcast_ln28_9" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 299 'fmul' 'mul_4' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "%bitcast_ln28_10 = bitcast i32 %data_load_9" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 300 'bitcast' 'bitcast_ln28_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%bitcast_ln28_11 = bitcast i32 %data_load_10" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 301 'bitcast' 'bitcast_ln28_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 302 [4/4] (2.78ns)   --->   "%mul_5 = fmul i32 %bitcast_ln28_10, i32 %bitcast_ln28_11" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 302 'fmul' 'mul_5' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 303 [1/2] (1.29ns)   --->   "%data_load_12 = load i10 %data_addr_12" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 303 'load' 'data_load_12' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 304 [1/2] (1.29ns)   --->   "%data_load_13 = load i10 %data_addr_13" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 304 'load' 'data_load_13' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 305 [1/1] (0.90ns)   --->   "%add_ln28_3 = add i9 %zext_ln24_4, i9 224" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 305 'add' 'add_ln28_3' <Predicate = (!icmp_ln24)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i9 %add_ln28_3" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 306 'zext' 'zext_ln28_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "%data_addr_14 = getelementptr i32 %data, i64 0, i64 %zext_ln28_13" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 307 'getelementptr' 'data_addr_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 308 [2/2] (1.29ns)   --->   "%data_load_14 = load i10 %data_addr_14" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 308 'load' 'data_load_14' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln28_14_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %i_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 309 'bitconcatenate' 'zext_ln28_14_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i9 %zext_ln28_14_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 310 'zext' 'zext_ln28_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 311 [1/1] (0.00ns)   --->   "%data_addr_15 = getelementptr i32 %data, i64 0, i64 %zext_ln28_14" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 311 'getelementptr' 'data_addr_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 312 [2/2] (1.29ns)   --->   "%data_load_15 = load i10 %data_addr_15" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 312 'load' 'data_load_15' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 8> <Delay = 3.57>
ST_9 : Operation 313 [3/5] (3.57ns)   --->   "%c = fadd i32 %mul, i32 0" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 313 'fadd' 'c' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 314 [1/4] (2.78ns)   --->   "%mul_3 = fmul i32 %bitcast_ln28_6, i32 %bitcast_ln28_7" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 314 'fmul' 'mul_3' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 315 [2/4] (2.78ns)   --->   "%mul_4 = fmul i32 %bitcast_ln28_8, i32 %bitcast_ln28_9" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 315 'fmul' 'mul_4' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 316 [3/4] (2.78ns)   --->   "%mul_5 = fmul i32 %bitcast_ln28_10, i32 %bitcast_ln28_11" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 316 'fmul' 'mul_5' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%bitcast_ln28_12 = bitcast i32 %data_load_11" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 317 'bitcast' 'bitcast_ln28_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln28_13 = bitcast i32 %data_load_12" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 318 'bitcast' 'bitcast_ln28_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 319 [4/4] (2.78ns)   --->   "%mul_6 = fmul i32 %bitcast_ln28_12, i32 %bitcast_ln28_13" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 319 'fmul' 'mul_6' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 320 [1/2] (1.29ns)   --->   "%data_load_14 = load i10 %data_addr_14" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 320 'load' 'data_load_14' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 321 [1/2] (1.29ns)   --->   "%data_load_15 = load i10 %data_addr_15" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 321 'load' 'data_load_15' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln28_15_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %j_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 322 'bitconcatenate' 'zext_ln28_15_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i9 %zext_ln28_15_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 323 'zext' 'zext_ln28_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%data_addr_16 = getelementptr i32 %data, i64 0, i64 %zext_ln28_15" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 324 'getelementptr' 'data_addr_16' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 325 [2/2] (1.29ns)   --->   "%data_load_16 = load i10 %data_addr_16" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 325 'load' 'data_load_16' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%add_ln28_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 9, i5 %zext_ln22_3_read" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 326 'bitconcatenate' 'add_ln28_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln28_16 = zext i9 %add_ln28_4" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 327 'zext' 'zext_ln28_16' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%data_addr_17 = getelementptr i32 %data, i64 0, i64 %zext_ln28_16" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 328 'getelementptr' 'data_addr_17' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 329 [2/2] (1.29ns)   --->   "%data_load_17 = load i10 %data_addr_17" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 329 'load' 'data_load_17' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 10 <SV = 9> <Delay = 3.57>
ST_10 : Operation 330 [2/5] (3.57ns)   --->   "%c = fadd i32 %mul, i32 0" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 330 'fadd' 'c' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 331 [1/4] (2.78ns)   --->   "%mul_4 = fmul i32 %bitcast_ln28_8, i32 %bitcast_ln28_9" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 331 'fmul' 'mul_4' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 332 [2/4] (2.78ns)   --->   "%mul_5 = fmul i32 %bitcast_ln28_10, i32 %bitcast_ln28_11" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 332 'fmul' 'mul_5' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 333 [3/4] (2.78ns)   --->   "%mul_6 = fmul i32 %bitcast_ln28_12, i32 %bitcast_ln28_13" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 333 'fmul' 'mul_6' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%bitcast_ln28_14 = bitcast i32 %data_load_13" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 334 'bitcast' 'bitcast_ln28_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln28_15 = bitcast i32 %data_load_14" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 335 'bitcast' 'bitcast_ln28_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 336 [4/4] (2.78ns)   --->   "%mul_7 = fmul i32 %bitcast_ln28_14, i32 %bitcast_ln28_15" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 336 'fmul' 'mul_7' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 337 [1/2] (1.29ns)   --->   "%data_load_16 = load i10 %data_addr_16" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 337 'load' 'data_load_16' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 338 [1/2] (1.29ns)   --->   "%data_load_17 = load i10 %data_addr_17" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 338 'load' 'data_load_17' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 339 [1/1] (0.90ns)   --->   "%add_ln28_5 = add i9 %zext_ln24_4, i9 288" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 339 'add' 'add_ln28_5' <Predicate = (!icmp_ln24)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln28_17 = zext i9 %add_ln28_5" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 340 'zext' 'zext_ln28_17' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%data_addr_18 = getelementptr i32 %data, i64 0, i64 %zext_ln28_17" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 341 'getelementptr' 'data_addr_18' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 342 [2/2] (1.29ns)   --->   "%data_load_18 = load i10 %data_addr_18" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 342 'load' 'data_load_18' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln28_18_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %i_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 343 'bitconcatenate' 'zext_ln28_18_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln28_18 = zext i9 %zext_ln28_18_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 344 'zext' 'zext_ln28_18' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%data_addr_19 = getelementptr i32 %data, i64 0, i64 %zext_ln28_18" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 345 'getelementptr' 'data_addr_19' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 346 [2/2] (1.29ns)   --->   "%data_load_19 = load i10 %data_addr_19" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 346 'load' 'data_load_19' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 3.57>
ST_11 : Operation 347 [1/5] (3.57ns)   --->   "%c = fadd i32 %mul, i32 0" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 347 'fadd' 'c' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 348 [1/4] (2.78ns)   --->   "%mul_5 = fmul i32 %bitcast_ln28_10, i32 %bitcast_ln28_11" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 348 'fmul' 'mul_5' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 349 [2/4] (2.78ns)   --->   "%mul_6 = fmul i32 %bitcast_ln28_12, i32 %bitcast_ln28_13" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 349 'fmul' 'mul_6' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 350 [3/4] (2.78ns)   --->   "%mul_7 = fmul i32 %bitcast_ln28_14, i32 %bitcast_ln28_15" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 350 'fmul' 'mul_7' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%bitcast_ln28_16 = bitcast i32 %data_load_15" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 351 'bitcast' 'bitcast_ln28_16' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 352 [1/1] (0.00ns)   --->   "%bitcast_ln28_17 = bitcast i32 %data_load_16" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 352 'bitcast' 'bitcast_ln28_17' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 353 [4/4] (2.78ns)   --->   "%mul_8 = fmul i32 %bitcast_ln28_16, i32 %bitcast_ln28_17" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 353 'fmul' 'mul_8' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 354 [1/2] (1.29ns)   --->   "%data_load_18 = load i10 %data_addr_18" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 354 'load' 'data_load_18' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 355 [1/2] (1.29ns)   --->   "%data_load_19 = load i10 %data_addr_19" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 355 'load' 'data_load_19' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln28_19_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %j_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 356 'bitconcatenate' 'zext_ln28_19_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln28_19 = zext i9 %zext_ln28_19_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 357 'zext' 'zext_ln28_19' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (0.00ns)   --->   "%data_addr_20 = getelementptr i32 %data, i64 0, i64 %zext_ln28_19" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 358 'getelementptr' 'data_addr_20' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 359 [2/2] (1.29ns)   --->   "%data_load_20 = load i10 %data_addr_20" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 359 'load' 'data_load_20' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 360 [1/1] (0.00ns)   --->   "%add_ln28_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 11, i5 %zext_ln22_3_read" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 360 'bitconcatenate' 'add_ln28_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln28_20 = zext i9 %add_ln28_6" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 361 'zext' 'zext_ln28_20' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%data_addr_21 = getelementptr i32 %data, i64 0, i64 %zext_ln28_20" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 362 'getelementptr' 'data_addr_21' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 363 [2/2] (1.29ns)   --->   "%data_load_21 = load i10 %data_addr_21" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 363 'load' 'data_load_21' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 11> <Delay = 3.57>
ST_12 : Operation 364 [5/5] (3.57ns)   --->   "%c_1 = fadd i32 %c, i32 %mul_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 364 'fadd' 'c_1' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 365 [1/4] (2.78ns)   --->   "%mul_6 = fmul i32 %bitcast_ln28_12, i32 %bitcast_ln28_13" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 365 'fmul' 'mul_6' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 366 [2/4] (2.78ns)   --->   "%mul_7 = fmul i32 %bitcast_ln28_14, i32 %bitcast_ln28_15" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 366 'fmul' 'mul_7' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 367 [3/4] (2.78ns)   --->   "%mul_8 = fmul i32 %bitcast_ln28_16, i32 %bitcast_ln28_17" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 367 'fmul' 'mul_8' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%bitcast_ln28_18 = bitcast i32 %data_load_17" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 368 'bitcast' 'bitcast_ln28_18' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%bitcast_ln28_19 = bitcast i32 %data_load_18" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 369 'bitcast' 'bitcast_ln28_19' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_12 : Operation 370 [4/4] (2.78ns)   --->   "%mul_9 = fmul i32 %bitcast_ln28_18, i32 %bitcast_ln28_19" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 370 'fmul' 'mul_9' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 371 [1/2] (1.29ns)   --->   "%data_load_20 = load i10 %data_addr_20" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 371 'load' 'data_load_20' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 372 [1/2] (1.29ns)   --->   "%data_load_21 = load i10 %data_addr_21" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 372 'load' 'data_load_21' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 373 [1/1] (0.90ns)   --->   "%add_ln28_7 = add i9 %zext_ln24_4, i9 352" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 373 'add' 'add_ln28_7' <Predicate = (!icmp_ln24)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln28_21 = zext i9 %add_ln28_7" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 374 'zext' 'zext_ln28_21' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_12 : Operation 375 [1/1] (0.00ns)   --->   "%data_addr_22 = getelementptr i32 %data, i64 0, i64 %zext_ln28_21" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 375 'getelementptr' 'data_addr_22' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_12 : Operation 376 [2/2] (1.29ns)   --->   "%data_load_22 = load i10 %data_addr_22" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 376 'load' 'data_load_22' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln28_4 = sext i8 %zext_ln28_6_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 377 'sext' 'sext_ln28_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_12 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln28_22 = zext i9 %sext_ln28_4" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 378 'zext' 'zext_ln28_22' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_12 : Operation 379 [1/1] (0.00ns)   --->   "%data_addr_23 = getelementptr i32 %data, i64 0, i64 %zext_ln28_22" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 379 'getelementptr' 'data_addr_23' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_12 : Operation 380 [2/2] (1.29ns)   --->   "%data_load_23 = load i10 %data_addr_23" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 380 'load' 'data_load_23' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 12> <Delay = 3.57>
ST_13 : Operation 381 [4/5] (3.57ns)   --->   "%c_1 = fadd i32 %c, i32 %mul_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 381 'fadd' 'c_1' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 382 [1/4] (2.78ns)   --->   "%mul_7 = fmul i32 %bitcast_ln28_14, i32 %bitcast_ln28_15" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 382 'fmul' 'mul_7' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 383 [2/4] (2.78ns)   --->   "%mul_8 = fmul i32 %bitcast_ln28_16, i32 %bitcast_ln28_17" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 383 'fmul' 'mul_8' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 384 [3/4] (2.78ns)   --->   "%mul_9 = fmul i32 %bitcast_ln28_18, i32 %bitcast_ln28_19" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 384 'fmul' 'mul_9' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 385 [1/1] (0.00ns)   --->   "%bitcast_ln28_20 = bitcast i32 %data_load_19" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 385 'bitcast' 'bitcast_ln28_20' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_13 : Operation 386 [1/1] (0.00ns)   --->   "%bitcast_ln28_21 = bitcast i32 %data_load_20" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 386 'bitcast' 'bitcast_ln28_21' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_13 : Operation 387 [4/4] (2.78ns)   --->   "%mul_s = fmul i32 %bitcast_ln28_20, i32 %bitcast_ln28_21" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 387 'fmul' 'mul_s' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 388 [1/2] (1.29ns)   --->   "%data_load_22 = load i10 %data_addr_22" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 388 'load' 'data_load_22' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 389 [1/2] (1.29ns)   --->   "%data_load_23 = load i10 %data_addr_23" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 389 'load' 'data_load_23' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln28_5 = sext i8 %zext_ln28_7_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 390 'sext' 'sext_ln28_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_13 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln28_23 = zext i9 %sext_ln28_5" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 391 'zext' 'zext_ln28_23' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_13 : Operation 392 [1/1] (0.00ns)   --->   "%data_addr_24 = getelementptr i32 %data, i64 0, i64 %zext_ln28_23" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 392 'getelementptr' 'data_addr_24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_13 : Operation 393 [2/2] (1.29ns)   --->   "%data_load_24 = load i10 %data_addr_24" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 393 'load' 'data_load_24' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln28_6 = sext i8 %add_ln28_s" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 394 'sext' 'sext_ln28_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_13 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln28_24 = zext i9 %sext_ln28_6" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 395 'zext' 'zext_ln28_24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_13 : Operation 396 [1/1] (0.00ns)   --->   "%data_addr_25 = getelementptr i32 %data, i64 0, i64 %zext_ln28_24" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 396 'getelementptr' 'data_addr_25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_13 : Operation 397 [2/2] (1.29ns)   --->   "%data_load_25 = load i10 %data_addr_25" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 397 'load' 'data_load_25' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 14 <SV = 13> <Delay = 3.57>
ST_14 : Operation 398 [3/5] (3.57ns)   --->   "%c_1 = fadd i32 %c, i32 %mul_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 398 'fadd' 'c_1' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 399 [1/4] (2.78ns)   --->   "%mul_8 = fmul i32 %bitcast_ln28_16, i32 %bitcast_ln28_17" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 399 'fmul' 'mul_8' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 400 [2/4] (2.78ns)   --->   "%mul_9 = fmul i32 %bitcast_ln28_18, i32 %bitcast_ln28_19" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 400 'fmul' 'mul_9' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 401 [3/4] (2.78ns)   --->   "%mul_s = fmul i32 %bitcast_ln28_20, i32 %bitcast_ln28_21" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 401 'fmul' 'mul_s' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln28_22 = bitcast i32 %data_load_21" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 402 'bitcast' 'bitcast_ln28_22' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 403 [1/1] (0.00ns)   --->   "%bitcast_ln28_23 = bitcast i32 %data_load_22" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 403 'bitcast' 'bitcast_ln28_23' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 404 [4/4] (2.78ns)   --->   "%mul_10 = fmul i32 %bitcast_ln28_22, i32 %bitcast_ln28_23" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 404 'fmul' 'mul_10' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 405 [1/2] (1.29ns)   --->   "%data_load_24 = load i10 %data_addr_24" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 405 'load' 'data_load_24' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 406 [1/2] (1.29ns)   --->   "%data_load_25 = load i10 %data_addr_25" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 406 'load' 'data_load_25' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln28_7 = sext i8 %add_ln28_2" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 407 'sext' 'sext_ln28_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln28_25 = zext i9 %sext_ln28_7" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 408 'zext' 'zext_ln28_25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 409 [1/1] (0.00ns)   --->   "%data_addr_26 = getelementptr i32 %data, i64 0, i64 %zext_ln28_25" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 409 'getelementptr' 'data_addr_26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 410 [2/2] (1.29ns)   --->   "%data_load_26 = load i10 %data_addr_26" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 410 'load' 'data_load_26' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln28_8 = sext i7 %zext_ln28_2_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 411 'sext' 'sext_ln28_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln28_26 = zext i9 %sext_ln28_8" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 412 'zext' 'zext_ln28_26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 413 [1/1] (0.00ns)   --->   "%data_addr_27 = getelementptr i32 %data, i64 0, i64 %zext_ln28_26" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 413 'getelementptr' 'data_addr_27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 414 [2/2] (1.29ns)   --->   "%data_load_27 = load i10 %data_addr_27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 414 'load' 'data_load_27' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 15 <SV = 14> <Delay = 3.57>
ST_15 : Operation 415 [2/5] (3.57ns)   --->   "%c_1 = fadd i32 %c, i32 %mul_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 415 'fadd' 'c_1' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 416 [1/4] (2.78ns)   --->   "%mul_9 = fmul i32 %bitcast_ln28_18, i32 %bitcast_ln28_19" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 416 'fmul' 'mul_9' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 417 [2/4] (2.78ns)   --->   "%mul_s = fmul i32 %bitcast_ln28_20, i32 %bitcast_ln28_21" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 417 'fmul' 'mul_s' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 418 [3/4] (2.78ns)   --->   "%mul_10 = fmul i32 %bitcast_ln28_22, i32 %bitcast_ln28_23" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 418 'fmul' 'mul_10' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 419 [1/1] (0.00ns)   --->   "%bitcast_ln28_24 = bitcast i32 %data_load_23" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 419 'bitcast' 'bitcast_ln28_24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_15 : Operation 420 [1/1] (0.00ns)   --->   "%bitcast_ln28_25 = bitcast i32 %data_load_24" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 420 'bitcast' 'bitcast_ln28_25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_15 : Operation 421 [4/4] (2.78ns)   --->   "%mul_11 = fmul i32 %bitcast_ln28_24, i32 %bitcast_ln28_25" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 421 'fmul' 'mul_11' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 422 [1/2] (1.29ns)   --->   "%data_load_26 = load i10 %data_addr_26" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 422 'load' 'data_load_26' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 423 [1/2] (1.29ns)   --->   "%data_load_27 = load i10 %data_addr_27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 423 'load' 'data_load_27' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln28_9 = sext i7 %zext_ln28_3_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 424 'sext' 'sext_ln28_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_15 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln28_27 = zext i9 %sext_ln28_9" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 425 'zext' 'zext_ln28_27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_15 : Operation 426 [1/1] (0.00ns)   --->   "%data_addr_28 = getelementptr i32 %data, i64 0, i64 %zext_ln28_27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 426 'getelementptr' 'data_addr_28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_15 : Operation 427 [2/2] (1.29ns)   --->   "%data_load_28 = load i10 %data_addr_28" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 427 'load' 'data_load_28' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln28_10 = sext i6 %xor_ln" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 428 'sext' 'sext_ln28_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_15 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln28_28 = zext i9 %sext_ln28_10" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 429 'zext' 'zext_ln28_28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_15 : Operation 430 [1/1] (0.00ns)   --->   "%data_addr_29 = getelementptr i32 %data, i64 0, i64 %zext_ln28_28" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 430 'getelementptr' 'data_addr_29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_15 : Operation 431 [2/2] (1.29ns)   --->   "%data_load_29 = load i10 %data_addr_29" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 431 'load' 'data_load_29' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 16 <SV = 15> <Delay = 3.57>
ST_16 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i6 %j_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 432 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_16 : Operation 433 [1/5] (3.57ns)   --->   "%c_1 = fadd i32 %c, i32 %mul_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 433 'fadd' 'c_1' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 434 [1/4] (2.78ns)   --->   "%mul_s = fmul i32 %bitcast_ln28_20, i32 %bitcast_ln28_21" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 434 'fmul' 'mul_s' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 435 [2/4] (2.78ns)   --->   "%mul_10 = fmul i32 %bitcast_ln28_22, i32 %bitcast_ln28_23" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 435 'fmul' 'mul_10' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 436 [3/4] (2.78ns)   --->   "%mul_11 = fmul i32 %bitcast_ln28_24, i32 %bitcast_ln28_25" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 436 'fmul' 'mul_11' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 437 [1/1] (0.00ns)   --->   "%bitcast_ln28_26 = bitcast i32 %data_load_25" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 437 'bitcast' 'bitcast_ln28_26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_16 : Operation 438 [1/1] (0.00ns)   --->   "%bitcast_ln28_27 = bitcast i32 %data_load_26" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 438 'bitcast' 'bitcast_ln28_27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_16 : Operation 439 [4/4] (2.78ns)   --->   "%mul_12 = fmul i32 %bitcast_ln28_26, i32 %bitcast_ln28_27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 439 'fmul' 'mul_12' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 440 [1/2] (1.29ns)   --->   "%data_load_28 = load i10 %data_addr_28" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 440 'load' 'data_load_28' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 441 [1/2] (1.29ns)   --->   "%data_load_29 = load i10 %data_addr_29" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 441 'load' 'data_load_29' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 442 [1/1] (0.93ns)   --->   "%add_ln28_8 = add i10 %zext_ln24_1, i10 480" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 442 'add' 'add_ln28_8' <Predicate = (!icmp_ln24)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln28_29 = zext i10 %add_ln28_8" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 443 'zext' 'zext_ln28_29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_16 : Operation 444 [1/1] (0.00ns)   --->   "%data_addr_30 = getelementptr i32 %data, i64 0, i64 %zext_ln28_29" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 444 'getelementptr' 'data_addr_30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_16 : Operation 445 [2/2] (1.29ns)   --->   "%data_load_30 = load i10 %data_addr_30" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 445 'load' 'data_load_30' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln28_30_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %i_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 446 'bitconcatenate' 'zext_ln28_30_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_16 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln28_30 = zext i10 %zext_ln28_30_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 447 'zext' 'zext_ln28_30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_16 : Operation 448 [1/1] (0.00ns)   --->   "%data_addr_31 = getelementptr i32 %data, i64 0, i64 %zext_ln28_30" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 448 'getelementptr' 'data_addr_31' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_16 : Operation 449 [2/2] (1.29ns)   --->   "%data_load_31 = load i10 %data_addr_31" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 449 'load' 'data_load_31' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 3.57>
ST_17 : Operation 450 [5/5] (3.57ns)   --->   "%c_2 = fadd i32 %c_1, i32 %mul_2" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 450 'fadd' 'c_2' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 451 [1/4] (2.78ns)   --->   "%mul_10 = fmul i32 %bitcast_ln28_22, i32 %bitcast_ln28_23" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 451 'fmul' 'mul_10' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 452 [2/4] (2.78ns)   --->   "%mul_11 = fmul i32 %bitcast_ln28_24, i32 %bitcast_ln28_25" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 452 'fmul' 'mul_11' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 453 [3/4] (2.78ns)   --->   "%mul_12 = fmul i32 %bitcast_ln28_26, i32 %bitcast_ln28_27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 453 'fmul' 'mul_12' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 454 [1/1] (0.00ns)   --->   "%bitcast_ln28_28 = bitcast i32 %data_load_27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 454 'bitcast' 'bitcast_ln28_28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_17 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln28_29 = bitcast i32 %data_load_28" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 455 'bitcast' 'bitcast_ln28_29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_17 : Operation 456 [4/4] (2.78ns)   --->   "%mul_13 = fmul i32 %bitcast_ln28_28, i32 %bitcast_ln28_29" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 456 'fmul' 'mul_13' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 457 [1/2] (1.29ns)   --->   "%data_load_30 = load i10 %data_addr_30" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 457 'load' 'data_load_30' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 458 [1/2] (1.29ns)   --->   "%data_load_31 = load i10 %data_addr_31" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 458 'load' 'data_load_31' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln28_31_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %j_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 459 'bitconcatenate' 'zext_ln28_31_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_17 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln28_31 = zext i10 %zext_ln28_31_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 460 'zext' 'zext_ln28_31' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_17 : Operation 461 [1/1] (0.00ns)   --->   "%data_addr_32 = getelementptr i32 %data, i64 0, i64 %zext_ln28_31" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 461 'getelementptr' 'data_addr_32' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_17 : Operation 462 [2/2] (1.29ns)   --->   "%data_load_32 = load i10 %data_addr_32" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 462 'load' 'data_load_32' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 463 [1/1] (0.00ns)   --->   "%add_ln28_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 17, i5 %zext_ln22_1_read" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 463 'bitconcatenate' 'add_ln28_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_17 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln28_32 = zext i10 %add_ln28_9" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 464 'zext' 'zext_ln28_32' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_17 : Operation 465 [1/1] (0.00ns)   --->   "%data_addr_33 = getelementptr i32 %data, i64 0, i64 %zext_ln28_32" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 465 'getelementptr' 'data_addr_33' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_17 : Operation 466 [2/2] (1.29ns)   --->   "%data_load_33 = load i10 %data_addr_33" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 466 'load' 'data_load_33' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 18 <SV = 17> <Delay = 3.57>
ST_18 : Operation 467 [4/5] (3.57ns)   --->   "%c_2 = fadd i32 %c_1, i32 %mul_2" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 467 'fadd' 'c_2' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 468 [1/4] (2.78ns)   --->   "%mul_11 = fmul i32 %bitcast_ln28_24, i32 %bitcast_ln28_25" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 468 'fmul' 'mul_11' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 469 [2/4] (2.78ns)   --->   "%mul_12 = fmul i32 %bitcast_ln28_26, i32 %bitcast_ln28_27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 469 'fmul' 'mul_12' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 470 [3/4] (2.78ns)   --->   "%mul_13 = fmul i32 %bitcast_ln28_28, i32 %bitcast_ln28_29" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 470 'fmul' 'mul_13' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 471 [1/1] (0.00ns)   --->   "%bitcast_ln28_30 = bitcast i32 %data_load_29" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 471 'bitcast' 'bitcast_ln28_30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_18 : Operation 472 [1/1] (0.00ns)   --->   "%bitcast_ln28_31 = bitcast i32 %data_load_30" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 472 'bitcast' 'bitcast_ln28_31' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_18 : Operation 473 [4/4] (2.78ns)   --->   "%mul_14 = fmul i32 %bitcast_ln28_30, i32 %bitcast_ln28_31" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 473 'fmul' 'mul_14' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 474 [1/2] (1.29ns)   --->   "%data_load_32 = load i10 %data_addr_32" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 474 'load' 'data_load_32' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 475 [1/2] (1.29ns)   --->   "%data_load_33 = load i10 %data_addr_33" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 475 'load' 'data_load_33' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 476 [1/1] (0.93ns)   --->   "%add_ln28_10 = add i10 %zext_ln24_1, i10 544" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 476 'add' 'add_ln28_10' <Predicate = (!icmp_ln24)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln28_33 = zext i10 %add_ln28_10" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 477 'zext' 'zext_ln28_33' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_18 : Operation 478 [1/1] (0.00ns)   --->   "%data_addr_34 = getelementptr i32 %data, i64 0, i64 %zext_ln28_33" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 478 'getelementptr' 'data_addr_34' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_18 : Operation 479 [2/2] (1.29ns)   --->   "%data_load_34 = load i10 %data_addr_34" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 479 'load' 'data_load_34' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln28_34_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %i_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 480 'bitconcatenate' 'zext_ln28_34_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_18 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln28_34 = zext i10 %zext_ln28_34_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 481 'zext' 'zext_ln28_34' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_18 : Operation 482 [1/1] (0.00ns)   --->   "%data_addr_35 = getelementptr i32 %data, i64 0, i64 %zext_ln28_34" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 482 'getelementptr' 'data_addr_35' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_18 : Operation 483 [2/2] (1.29ns)   --->   "%data_load_35 = load i10 %data_addr_35" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 483 'load' 'data_load_35' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 19 <SV = 18> <Delay = 3.57>
ST_19 : Operation 484 [3/5] (3.57ns)   --->   "%c_2 = fadd i32 %c_1, i32 %mul_2" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 484 'fadd' 'c_2' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 485 [1/4] (2.78ns)   --->   "%mul_12 = fmul i32 %bitcast_ln28_26, i32 %bitcast_ln28_27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 485 'fmul' 'mul_12' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 486 [2/4] (2.78ns)   --->   "%mul_13 = fmul i32 %bitcast_ln28_28, i32 %bitcast_ln28_29" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 486 'fmul' 'mul_13' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 487 [3/4] (2.78ns)   --->   "%mul_14 = fmul i32 %bitcast_ln28_30, i32 %bitcast_ln28_31" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 487 'fmul' 'mul_14' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 488 [1/1] (0.00ns)   --->   "%bitcast_ln28_32 = bitcast i32 %data_load_31" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 488 'bitcast' 'bitcast_ln28_32' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_19 : Operation 489 [1/1] (0.00ns)   --->   "%bitcast_ln28_33 = bitcast i32 %data_load_32" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 489 'bitcast' 'bitcast_ln28_33' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_19 : Operation 490 [4/4] (2.78ns)   --->   "%mul_15 = fmul i32 %bitcast_ln28_32, i32 %bitcast_ln28_33" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 490 'fmul' 'mul_15' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 491 [1/2] (1.29ns)   --->   "%data_load_34 = load i10 %data_addr_34" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 491 'load' 'data_load_34' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 492 [1/2] (1.29ns)   --->   "%data_load_35 = load i10 %data_addr_35" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 492 'load' 'data_load_35' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln28_35_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %j_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 493 'bitconcatenate' 'zext_ln28_35_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_19 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln28_35 = zext i10 %zext_ln28_35_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 494 'zext' 'zext_ln28_35' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_19 : Operation 495 [1/1] (0.00ns)   --->   "%data_addr_36 = getelementptr i32 %data, i64 0, i64 %zext_ln28_35" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 495 'getelementptr' 'data_addr_36' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_19 : Operation 496 [2/2] (1.29ns)   --->   "%data_load_36 = load i10 %data_addr_36" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 496 'load' 'data_load_36' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 497 [1/1] (0.00ns)   --->   "%add_ln28_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 19, i5 %zext_ln22_1_read" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 497 'bitconcatenate' 'add_ln28_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_19 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln28_36 = zext i10 %add_ln28_11" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 498 'zext' 'zext_ln28_36' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_19 : Operation 499 [1/1] (0.00ns)   --->   "%data_addr_37 = getelementptr i32 %data, i64 0, i64 %zext_ln28_36" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 499 'getelementptr' 'data_addr_37' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_19 : Operation 500 [2/2] (1.29ns)   --->   "%data_load_37 = load i10 %data_addr_37" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 500 'load' 'data_load_37' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 20 <SV = 19> <Delay = 3.57>
ST_20 : Operation 501 [2/5] (3.57ns)   --->   "%c_2 = fadd i32 %c_1, i32 %mul_2" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 501 'fadd' 'c_2' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 502 [1/4] (2.78ns)   --->   "%mul_13 = fmul i32 %bitcast_ln28_28, i32 %bitcast_ln28_29" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 502 'fmul' 'mul_13' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 503 [2/4] (2.78ns)   --->   "%mul_14 = fmul i32 %bitcast_ln28_30, i32 %bitcast_ln28_31" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 503 'fmul' 'mul_14' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 504 [3/4] (2.78ns)   --->   "%mul_15 = fmul i32 %bitcast_ln28_32, i32 %bitcast_ln28_33" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 504 'fmul' 'mul_15' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 505 [1/1] (0.00ns)   --->   "%bitcast_ln28_34 = bitcast i32 %data_load_33" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 505 'bitcast' 'bitcast_ln28_34' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_20 : Operation 506 [1/1] (0.00ns)   --->   "%bitcast_ln28_35 = bitcast i32 %data_load_34" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 506 'bitcast' 'bitcast_ln28_35' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_20 : Operation 507 [4/4] (2.78ns)   --->   "%mul_16 = fmul i32 %bitcast_ln28_34, i32 %bitcast_ln28_35" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 507 'fmul' 'mul_16' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 508 [1/2] (1.29ns)   --->   "%data_load_36 = load i10 %data_addr_36" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 508 'load' 'data_load_36' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 509 [1/2] (1.29ns)   --->   "%data_load_37 = load i10 %data_addr_37" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 509 'load' 'data_load_37' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 510 [1/1] (0.93ns)   --->   "%add_ln28_12 = add i10 %zext_ln24_1, i10 608" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 510 'add' 'add_ln28_12' <Predicate = (!icmp_ln24)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln28_37 = zext i10 %add_ln28_12" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 511 'zext' 'zext_ln28_37' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_20 : Operation 512 [1/1] (0.00ns)   --->   "%data_addr_38 = getelementptr i32 %data, i64 0, i64 %zext_ln28_37" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 512 'getelementptr' 'data_addr_38' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_20 : Operation 513 [2/2] (1.29ns)   --->   "%data_load_38 = load i10 %data_addr_38" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 513 'load' 'data_load_38' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln28_38_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %i_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 514 'bitconcatenate' 'zext_ln28_38_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_20 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln28_38 = zext i10 %zext_ln28_38_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 515 'zext' 'zext_ln28_38' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_20 : Operation 516 [1/1] (0.00ns)   --->   "%data_addr_39 = getelementptr i32 %data, i64 0, i64 %zext_ln28_38" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 516 'getelementptr' 'data_addr_39' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_20 : Operation 517 [2/2] (1.29ns)   --->   "%data_load_39 = load i10 %data_addr_39" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 517 'load' 'data_load_39' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 21 <SV = 20> <Delay = 3.57>
ST_21 : Operation 518 [1/5] (3.57ns)   --->   "%c_2 = fadd i32 %c_1, i32 %mul_2" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 518 'fadd' 'c_2' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 519 [1/4] (2.78ns)   --->   "%mul_14 = fmul i32 %bitcast_ln28_30, i32 %bitcast_ln28_31" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 519 'fmul' 'mul_14' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 520 [2/4] (2.78ns)   --->   "%mul_15 = fmul i32 %bitcast_ln28_32, i32 %bitcast_ln28_33" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 520 'fmul' 'mul_15' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 521 [3/4] (2.78ns)   --->   "%mul_16 = fmul i32 %bitcast_ln28_34, i32 %bitcast_ln28_35" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 521 'fmul' 'mul_16' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 522 [1/1] (0.00ns)   --->   "%bitcast_ln28_36 = bitcast i32 %data_load_35" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 522 'bitcast' 'bitcast_ln28_36' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_21 : Operation 523 [1/1] (0.00ns)   --->   "%bitcast_ln28_37 = bitcast i32 %data_load_36" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 523 'bitcast' 'bitcast_ln28_37' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_21 : Operation 524 [4/4] (2.78ns)   --->   "%mul_17 = fmul i32 %bitcast_ln28_36, i32 %bitcast_ln28_37" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 524 'fmul' 'mul_17' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 525 [1/2] (1.29ns)   --->   "%data_load_38 = load i10 %data_addr_38" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 525 'load' 'data_load_38' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 526 [1/2] (1.29ns)   --->   "%data_load_39 = load i10 %data_addr_39" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 526 'load' 'data_load_39' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln28_39_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %j_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 527 'bitconcatenate' 'zext_ln28_39_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_21 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln28_39 = zext i10 %zext_ln28_39_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 528 'zext' 'zext_ln28_39' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_21 : Operation 529 [1/1] (0.00ns)   --->   "%data_addr_40 = getelementptr i32 %data, i64 0, i64 %zext_ln28_39" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 529 'getelementptr' 'data_addr_40' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_21 : Operation 530 [2/2] (1.29ns)   --->   "%data_load_40 = load i10 %data_addr_40" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 530 'load' 'data_load_40' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 531 [1/1] (0.00ns)   --->   "%add_ln28_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 21, i5 %zext_ln22_1_read" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 531 'bitconcatenate' 'add_ln28_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_21 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln28_40 = zext i10 %add_ln28_13" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 532 'zext' 'zext_ln28_40' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_21 : Operation 533 [1/1] (0.00ns)   --->   "%data_addr_41 = getelementptr i32 %data, i64 0, i64 %zext_ln28_40" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 533 'getelementptr' 'data_addr_41' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_21 : Operation 534 [2/2] (1.29ns)   --->   "%data_load_41 = load i10 %data_addr_41" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 534 'load' 'data_load_41' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 22 <SV = 21> <Delay = 3.57>
ST_22 : Operation 535 [5/5] (3.57ns)   --->   "%c_3 = fadd i32 %c_2, i32 %mul_3" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 535 'fadd' 'c_3' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 536 [1/4] (2.78ns)   --->   "%mul_15 = fmul i32 %bitcast_ln28_32, i32 %bitcast_ln28_33" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 536 'fmul' 'mul_15' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 537 [2/4] (2.78ns)   --->   "%mul_16 = fmul i32 %bitcast_ln28_34, i32 %bitcast_ln28_35" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 537 'fmul' 'mul_16' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 538 [3/4] (2.78ns)   --->   "%mul_17 = fmul i32 %bitcast_ln28_36, i32 %bitcast_ln28_37" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 538 'fmul' 'mul_17' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 539 [1/1] (0.00ns)   --->   "%bitcast_ln28_38 = bitcast i32 %data_load_37" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 539 'bitcast' 'bitcast_ln28_38' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_22 : Operation 540 [1/1] (0.00ns)   --->   "%bitcast_ln28_39 = bitcast i32 %data_load_38" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 540 'bitcast' 'bitcast_ln28_39' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_22 : Operation 541 [4/4] (2.78ns)   --->   "%mul_18 = fmul i32 %bitcast_ln28_38, i32 %bitcast_ln28_39" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 541 'fmul' 'mul_18' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 542 [1/2] (1.29ns)   --->   "%data_load_40 = load i10 %data_addr_40" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 542 'load' 'data_load_40' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 543 [1/2] (1.29ns)   --->   "%data_load_41 = load i10 %data_addr_41" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 543 'load' 'data_load_41' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 544 [1/1] (0.93ns)   --->   "%add_ln28_14 = add i10 %zext_ln24_1, i10 672" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 544 'add' 'add_ln28_14' <Predicate = (!icmp_ln24)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln28_41 = zext i10 %add_ln28_14" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 545 'zext' 'zext_ln28_41' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_22 : Operation 546 [1/1] (0.00ns)   --->   "%data_addr_42 = getelementptr i32 %data, i64 0, i64 %zext_ln28_41" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 546 'getelementptr' 'data_addr_42' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_22 : Operation 547 [2/2] (1.29ns)   --->   "%data_load_42 = load i10 %data_addr_42" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 547 'load' 'data_load_42' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln28_42_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %i_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 548 'bitconcatenate' 'zext_ln28_42_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_22 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln28_42 = zext i10 %zext_ln28_42_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 549 'zext' 'zext_ln28_42' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_22 : Operation 550 [1/1] (0.00ns)   --->   "%data_addr_43 = getelementptr i32 %data, i64 0, i64 %zext_ln28_42" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 550 'getelementptr' 'data_addr_43' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_22 : Operation 551 [2/2] (1.29ns)   --->   "%data_load_43 = load i10 %data_addr_43" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 551 'load' 'data_load_43' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 23 <SV = 22> <Delay = 3.57>
ST_23 : Operation 552 [4/5] (3.57ns)   --->   "%c_3 = fadd i32 %c_2, i32 %mul_3" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 552 'fadd' 'c_3' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 553 [1/4] (2.78ns)   --->   "%mul_16 = fmul i32 %bitcast_ln28_34, i32 %bitcast_ln28_35" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 553 'fmul' 'mul_16' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 554 [2/4] (2.78ns)   --->   "%mul_17 = fmul i32 %bitcast_ln28_36, i32 %bitcast_ln28_37" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 554 'fmul' 'mul_17' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 555 [3/4] (2.78ns)   --->   "%mul_18 = fmul i32 %bitcast_ln28_38, i32 %bitcast_ln28_39" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 555 'fmul' 'mul_18' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 556 [1/1] (0.00ns)   --->   "%bitcast_ln28_40 = bitcast i32 %data_load_39" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 556 'bitcast' 'bitcast_ln28_40' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_23 : Operation 557 [1/1] (0.00ns)   --->   "%bitcast_ln28_41 = bitcast i32 %data_load_40" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 557 'bitcast' 'bitcast_ln28_41' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_23 : Operation 558 [4/4] (2.78ns)   --->   "%mul_19 = fmul i32 %bitcast_ln28_40, i32 %bitcast_ln28_41" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 558 'fmul' 'mul_19' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 559 [1/2] (1.29ns)   --->   "%data_load_42 = load i10 %data_addr_42" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 559 'load' 'data_load_42' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 560 [1/2] (1.29ns)   --->   "%data_load_43 = load i10 %data_addr_43" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 560 'load' 'data_load_43' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln28_43_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %j_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 561 'bitconcatenate' 'zext_ln28_43_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_23 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln28_43 = zext i10 %zext_ln28_43_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 562 'zext' 'zext_ln28_43' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_23 : Operation 563 [1/1] (0.00ns)   --->   "%data_addr_44 = getelementptr i32 %data, i64 0, i64 %zext_ln28_43" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 563 'getelementptr' 'data_addr_44' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_23 : Operation 564 [2/2] (1.29ns)   --->   "%data_load_44 = load i10 %data_addr_44" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 564 'load' 'data_load_44' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 565 [1/1] (0.00ns)   --->   "%add_ln28_15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 23, i5 %zext_ln22_1_read" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 565 'bitconcatenate' 'add_ln28_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_23 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln28_44 = zext i10 %add_ln28_15" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 566 'zext' 'zext_ln28_44' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_23 : Operation 567 [1/1] (0.00ns)   --->   "%data_addr_45 = getelementptr i32 %data, i64 0, i64 %zext_ln28_44" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 567 'getelementptr' 'data_addr_45' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_23 : Operation 568 [2/2] (1.29ns)   --->   "%data_load_45 = load i10 %data_addr_45" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 568 'load' 'data_load_45' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 24 <SV = 23> <Delay = 3.57>
ST_24 : Operation 569 [3/5] (3.57ns)   --->   "%c_3 = fadd i32 %c_2, i32 %mul_3" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 569 'fadd' 'c_3' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 570 [1/4] (2.78ns)   --->   "%mul_17 = fmul i32 %bitcast_ln28_36, i32 %bitcast_ln28_37" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 570 'fmul' 'mul_17' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 571 [2/4] (2.78ns)   --->   "%mul_18 = fmul i32 %bitcast_ln28_38, i32 %bitcast_ln28_39" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 571 'fmul' 'mul_18' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 572 [3/4] (2.78ns)   --->   "%mul_19 = fmul i32 %bitcast_ln28_40, i32 %bitcast_ln28_41" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 572 'fmul' 'mul_19' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 573 [1/1] (0.00ns)   --->   "%bitcast_ln28_42 = bitcast i32 %data_load_41" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 573 'bitcast' 'bitcast_ln28_42' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_24 : Operation 574 [1/1] (0.00ns)   --->   "%bitcast_ln28_43 = bitcast i32 %data_load_42" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 574 'bitcast' 'bitcast_ln28_43' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_24 : Operation 575 [4/4] (2.78ns)   --->   "%mul_20 = fmul i32 %bitcast_ln28_42, i32 %bitcast_ln28_43" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 575 'fmul' 'mul_20' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 576 [1/2] (1.29ns)   --->   "%data_load_44 = load i10 %data_addr_44" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 576 'load' 'data_load_44' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 577 [1/2] (1.29ns)   --->   "%data_load_45 = load i10 %data_addr_45" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 577 'load' 'data_load_45' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 578 [1/1] (0.93ns)   --->   "%add_ln28_16 = add i10 %zext_ln24_1, i10 736" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 578 'add' 'add_ln28_16' <Predicate = (!icmp_ln24)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln28_45 = zext i10 %add_ln28_16" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 579 'zext' 'zext_ln28_45' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_24 : Operation 580 [1/1] (0.00ns)   --->   "%data_addr_46 = getelementptr i32 %data, i64 0, i64 %zext_ln28_45" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 580 'getelementptr' 'data_addr_46' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_24 : Operation 581 [2/2] (1.29ns)   --->   "%data_load_46 = load i10 %data_addr_46" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 581 'load' 'data_load_46' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln28_11 = sext i9 %zext_ln28_14_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 582 'sext' 'sext_ln28_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_24 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln28_46 = zext i10 %sext_ln28_11" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 583 'zext' 'zext_ln28_46' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_24 : Operation 584 [1/1] (0.00ns)   --->   "%data_addr_47 = getelementptr i32 %data, i64 0, i64 %zext_ln28_46" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 584 'getelementptr' 'data_addr_47' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_24 : Operation 585 [2/2] (1.29ns)   --->   "%data_load_47 = load i10 %data_addr_47" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 585 'load' 'data_load_47' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 586 [1/1] (0.93ns)   --->   "%add_ln30 = add i10 %zext_ln24_1, i10 %tmp" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:30]   --->   Operation 586 'add' 'add_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.57>
ST_25 : Operation 587 [2/5] (3.57ns)   --->   "%c_3 = fadd i32 %c_2, i32 %mul_3" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 587 'fadd' 'c_3' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 588 [1/4] (2.78ns)   --->   "%mul_18 = fmul i32 %bitcast_ln28_38, i32 %bitcast_ln28_39" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 588 'fmul' 'mul_18' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 589 [2/4] (2.78ns)   --->   "%mul_19 = fmul i32 %bitcast_ln28_40, i32 %bitcast_ln28_41" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 589 'fmul' 'mul_19' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 590 [3/4] (2.78ns)   --->   "%mul_20 = fmul i32 %bitcast_ln28_42, i32 %bitcast_ln28_43" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 590 'fmul' 'mul_20' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 591 [1/1] (0.00ns)   --->   "%bitcast_ln28_44 = bitcast i32 %data_load_43" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 591 'bitcast' 'bitcast_ln28_44' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_25 : Operation 592 [1/1] (0.00ns)   --->   "%bitcast_ln28_45 = bitcast i32 %data_load_44" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 592 'bitcast' 'bitcast_ln28_45' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_25 : Operation 593 [4/4] (2.78ns)   --->   "%mul_21 = fmul i32 %bitcast_ln28_44, i32 %bitcast_ln28_45" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 593 'fmul' 'mul_21' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 594 [1/2] (1.29ns)   --->   "%data_load_46 = load i10 %data_addr_46" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 594 'load' 'data_load_46' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 595 [1/2] (1.29ns)   --->   "%data_load_47 = load i10 %data_addr_47" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 595 'load' 'data_load_47' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln28_12 = sext i9 %zext_ln28_15_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 596 'sext' 'sext_ln28_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_25 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln28_47 = zext i10 %sext_ln28_12" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 597 'zext' 'zext_ln28_47' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_25 : Operation 598 [1/1] (0.00ns)   --->   "%data_addr_48 = getelementptr i32 %data, i64 0, i64 %zext_ln28_47" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 598 'getelementptr' 'data_addr_48' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_25 : Operation 599 [2/2] (1.29ns)   --->   "%data_load_48 = load i10 %data_addr_48" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 599 'load' 'data_load_48' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln28_13 = sext i9 %add_ln28_4" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 600 'sext' 'sext_ln28_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_25 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln28_48 = zext i10 %sext_ln28_13" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 601 'zext' 'zext_ln28_48' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_25 : Operation 602 [1/1] (0.00ns)   --->   "%data_addr_49 = getelementptr i32 %data, i64 0, i64 %zext_ln28_48" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 602 'getelementptr' 'data_addr_49' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_25 : Operation 603 [2/2] (1.29ns)   --->   "%data_load_49 = load i10 %data_addr_49" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 603 'load' 'data_load_49' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 26 <SV = 25> <Delay = 3.57>
ST_26 : Operation 604 [1/5] (3.57ns)   --->   "%c_3 = fadd i32 %c_2, i32 %mul_3" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 604 'fadd' 'c_3' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 605 [1/4] (2.78ns)   --->   "%mul_19 = fmul i32 %bitcast_ln28_40, i32 %bitcast_ln28_41" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 605 'fmul' 'mul_19' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 606 [2/4] (2.78ns)   --->   "%mul_20 = fmul i32 %bitcast_ln28_42, i32 %bitcast_ln28_43" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 606 'fmul' 'mul_20' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 607 [3/4] (2.78ns)   --->   "%mul_21 = fmul i32 %bitcast_ln28_44, i32 %bitcast_ln28_45" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 607 'fmul' 'mul_21' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 608 [1/1] (0.00ns)   --->   "%bitcast_ln28_46 = bitcast i32 %data_load_45" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 608 'bitcast' 'bitcast_ln28_46' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_26 : Operation 609 [1/1] (0.00ns)   --->   "%bitcast_ln28_47 = bitcast i32 %data_load_46" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 609 'bitcast' 'bitcast_ln28_47' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_26 : Operation 610 [4/4] (2.78ns)   --->   "%mul_22 = fmul i32 %bitcast_ln28_46, i32 %bitcast_ln28_47" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 610 'fmul' 'mul_22' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 611 [1/2] (1.29ns)   --->   "%data_load_48 = load i10 %data_addr_48" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 611 'load' 'data_load_48' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 612 [1/2] (1.29ns)   --->   "%data_load_49 = load i10 %data_addr_49" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 612 'load' 'data_load_49' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln28_14 = sext i9 %add_ln28_5" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 613 'sext' 'sext_ln28_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_26 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln28_49 = zext i10 %sext_ln28_14" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 614 'zext' 'zext_ln28_49' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_26 : Operation 615 [1/1] (0.00ns)   --->   "%data_addr_50 = getelementptr i32 %data, i64 0, i64 %zext_ln28_49" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 615 'getelementptr' 'data_addr_50' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_26 : Operation 616 [2/2] (1.29ns)   --->   "%data_load_50 = load i10 %data_addr_50" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 616 'load' 'data_load_50' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln28_15 = sext i9 %zext_ln28_18_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 617 'sext' 'sext_ln28_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_26 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln28_50 = zext i10 %sext_ln28_15" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 618 'zext' 'zext_ln28_50' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_26 : Operation 619 [1/1] (0.00ns)   --->   "%data_addr_51 = getelementptr i32 %data, i64 0, i64 %zext_ln28_50" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 619 'getelementptr' 'data_addr_51' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_26 : Operation 620 [2/2] (1.29ns)   --->   "%data_load_51 = load i10 %data_addr_51" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 620 'load' 'data_load_51' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 27 <SV = 26> <Delay = 3.57>
ST_27 : Operation 621 [5/5] (3.57ns)   --->   "%c_4 = fadd i32 %c_3, i32 %mul_4" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 621 'fadd' 'c_4' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 622 [1/4] (2.78ns)   --->   "%mul_20 = fmul i32 %bitcast_ln28_42, i32 %bitcast_ln28_43" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 622 'fmul' 'mul_20' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 623 [2/4] (2.78ns)   --->   "%mul_21 = fmul i32 %bitcast_ln28_44, i32 %bitcast_ln28_45" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 623 'fmul' 'mul_21' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 624 [3/4] (2.78ns)   --->   "%mul_22 = fmul i32 %bitcast_ln28_46, i32 %bitcast_ln28_47" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 624 'fmul' 'mul_22' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 625 [1/1] (0.00ns)   --->   "%bitcast_ln28_48 = bitcast i32 %data_load_47" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 625 'bitcast' 'bitcast_ln28_48' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_27 : Operation 626 [1/1] (0.00ns)   --->   "%bitcast_ln28_49 = bitcast i32 %data_load_48" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 626 'bitcast' 'bitcast_ln28_49' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_27 : Operation 627 [4/4] (2.78ns)   --->   "%mul_23 = fmul i32 %bitcast_ln28_48, i32 %bitcast_ln28_49" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 627 'fmul' 'mul_23' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 628 [1/2] (1.29ns)   --->   "%data_load_50 = load i10 %data_addr_50" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 628 'load' 'data_load_50' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 629 [1/2] (1.29ns)   --->   "%data_load_51 = load i10 %data_addr_51" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 629 'load' 'data_load_51' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln28_16 = sext i9 %zext_ln28_19_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 630 'sext' 'sext_ln28_16' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_27 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln28_51 = zext i10 %sext_ln28_16" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 631 'zext' 'zext_ln28_51' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_27 : Operation 632 [1/1] (0.00ns)   --->   "%data_addr_52 = getelementptr i32 %data, i64 0, i64 %zext_ln28_51" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 632 'getelementptr' 'data_addr_52' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_27 : Operation 633 [2/2] (1.29ns)   --->   "%data_load_52 = load i10 %data_addr_52" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 633 'load' 'data_load_52' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln28_17 = sext i9 %add_ln28_6" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 634 'sext' 'sext_ln28_17' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_27 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln28_52 = zext i10 %sext_ln28_17" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 635 'zext' 'zext_ln28_52' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_27 : Operation 636 [1/1] (0.00ns)   --->   "%data_addr_53 = getelementptr i32 %data, i64 0, i64 %zext_ln28_52" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 636 'getelementptr' 'data_addr_53' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_27 : Operation 637 [2/2] (1.29ns)   --->   "%data_load_53 = load i10 %data_addr_53" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 637 'load' 'data_load_53' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 28 <SV = 27> <Delay = 3.57>
ST_28 : Operation 638 [4/5] (3.57ns)   --->   "%c_4 = fadd i32 %c_3, i32 %mul_4" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 638 'fadd' 'c_4' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 639 [1/4] (2.78ns)   --->   "%mul_21 = fmul i32 %bitcast_ln28_44, i32 %bitcast_ln28_45" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 639 'fmul' 'mul_21' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 640 [2/4] (2.78ns)   --->   "%mul_22 = fmul i32 %bitcast_ln28_46, i32 %bitcast_ln28_47" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 640 'fmul' 'mul_22' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 641 [3/4] (2.78ns)   --->   "%mul_23 = fmul i32 %bitcast_ln28_48, i32 %bitcast_ln28_49" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 641 'fmul' 'mul_23' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 642 [1/1] (0.00ns)   --->   "%bitcast_ln28_50 = bitcast i32 %data_load_49" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 642 'bitcast' 'bitcast_ln28_50' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_28 : Operation 643 [1/1] (0.00ns)   --->   "%bitcast_ln28_51 = bitcast i32 %data_load_50" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 643 'bitcast' 'bitcast_ln28_51' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_28 : Operation 644 [4/4] (2.78ns)   --->   "%mul_24 = fmul i32 %bitcast_ln28_50, i32 %bitcast_ln28_51" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 644 'fmul' 'mul_24' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 645 [1/2] (1.29ns)   --->   "%data_load_52 = load i10 %data_addr_52" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 645 'load' 'data_load_52' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 646 [1/2] (1.29ns)   --->   "%data_load_53 = load i10 %data_addr_53" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 646 'load' 'data_load_53' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln28_18 = sext i9 %add_ln28_7" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 647 'sext' 'sext_ln28_18' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_28 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln28_53 = zext i10 %sext_ln28_18" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 648 'zext' 'zext_ln28_53' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_28 : Operation 649 [1/1] (0.00ns)   --->   "%data_addr_54 = getelementptr i32 %data, i64 0, i64 %zext_ln28_53" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 649 'getelementptr' 'data_addr_54' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_28 : Operation 650 [2/2] (1.29ns)   --->   "%data_load_54 = load i10 %data_addr_54" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 650 'load' 'data_load_54' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln28_19 = sext i8 %zext_ln28_6_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 651 'sext' 'sext_ln28_19' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_28 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln28_54 = zext i10 %sext_ln28_19" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 652 'zext' 'zext_ln28_54' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_28 : Operation 653 [1/1] (0.00ns)   --->   "%data_addr_55 = getelementptr i32 %data, i64 0, i64 %zext_ln28_54" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 653 'getelementptr' 'data_addr_55' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_28 : Operation 654 [2/2] (1.29ns)   --->   "%data_load_55 = load i10 %data_addr_55" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 654 'load' 'data_load_55' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 29 <SV = 28> <Delay = 3.57>
ST_29 : Operation 655 [3/5] (3.57ns)   --->   "%c_4 = fadd i32 %c_3, i32 %mul_4" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 655 'fadd' 'c_4' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 656 [1/4] (2.78ns)   --->   "%mul_22 = fmul i32 %bitcast_ln28_46, i32 %bitcast_ln28_47" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 656 'fmul' 'mul_22' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 657 [2/4] (2.78ns)   --->   "%mul_23 = fmul i32 %bitcast_ln28_48, i32 %bitcast_ln28_49" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 657 'fmul' 'mul_23' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 658 [3/4] (2.78ns)   --->   "%mul_24 = fmul i32 %bitcast_ln28_50, i32 %bitcast_ln28_51" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 658 'fmul' 'mul_24' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 659 [1/1] (0.00ns)   --->   "%bitcast_ln28_52 = bitcast i32 %data_load_51" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 659 'bitcast' 'bitcast_ln28_52' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_29 : Operation 660 [1/1] (0.00ns)   --->   "%bitcast_ln28_53 = bitcast i32 %data_load_52" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 660 'bitcast' 'bitcast_ln28_53' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_29 : Operation 661 [4/4] (2.78ns)   --->   "%mul_25 = fmul i32 %bitcast_ln28_52, i32 %bitcast_ln28_53" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 661 'fmul' 'mul_25' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 662 [1/2] (1.29ns)   --->   "%data_load_54 = load i10 %data_addr_54" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 662 'load' 'data_load_54' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 663 [1/2] (1.29ns)   --->   "%data_load_55 = load i10 %data_addr_55" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 663 'load' 'data_load_55' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln28_20 = sext i8 %zext_ln28_7_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 664 'sext' 'sext_ln28_20' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_29 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln28_55 = zext i10 %sext_ln28_20" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 665 'zext' 'zext_ln28_55' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_29 : Operation 666 [1/1] (0.00ns)   --->   "%data_addr_56 = getelementptr i32 %data, i64 0, i64 %zext_ln28_55" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 666 'getelementptr' 'data_addr_56' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_29 : Operation 667 [2/2] (1.29ns)   --->   "%data_load_56 = load i10 %data_addr_56" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 667 'load' 'data_load_56' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln28_21 = sext i8 %add_ln28_s" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 668 'sext' 'sext_ln28_21' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_29 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln28_56 = zext i10 %sext_ln28_21" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 669 'zext' 'zext_ln28_56' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_29 : Operation 670 [1/1] (0.00ns)   --->   "%data_addr_57 = getelementptr i32 %data, i64 0, i64 %zext_ln28_56" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 670 'getelementptr' 'data_addr_57' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_29 : Operation 671 [2/2] (1.29ns)   --->   "%data_load_57 = load i10 %data_addr_57" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 671 'load' 'data_load_57' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 29> <Delay = 3.57>
ST_30 : Operation 672 [2/5] (3.57ns)   --->   "%c_4 = fadd i32 %c_3, i32 %mul_4" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 672 'fadd' 'c_4' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 673 [1/4] (2.78ns)   --->   "%mul_23 = fmul i32 %bitcast_ln28_48, i32 %bitcast_ln28_49" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 673 'fmul' 'mul_23' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 674 [2/4] (2.78ns)   --->   "%mul_24 = fmul i32 %bitcast_ln28_50, i32 %bitcast_ln28_51" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 674 'fmul' 'mul_24' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 675 [3/4] (2.78ns)   --->   "%mul_25 = fmul i32 %bitcast_ln28_52, i32 %bitcast_ln28_53" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 675 'fmul' 'mul_25' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 676 [1/1] (0.00ns)   --->   "%bitcast_ln28_54 = bitcast i32 %data_load_53" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 676 'bitcast' 'bitcast_ln28_54' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_30 : Operation 677 [1/1] (0.00ns)   --->   "%bitcast_ln28_55 = bitcast i32 %data_load_54" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 677 'bitcast' 'bitcast_ln28_55' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_30 : Operation 678 [4/4] (2.78ns)   --->   "%mul_26 = fmul i32 %bitcast_ln28_54, i32 %bitcast_ln28_55" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 678 'fmul' 'mul_26' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 679 [1/2] (1.29ns)   --->   "%data_load_56 = load i10 %data_addr_56" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 679 'load' 'data_load_56' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 680 [1/2] (1.29ns)   --->   "%data_load_57 = load i10 %data_addr_57" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 680 'load' 'data_load_57' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln28_22 = sext i8 %add_ln28_2" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 681 'sext' 'sext_ln28_22' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_30 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln28_57 = zext i10 %sext_ln28_22" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 682 'zext' 'zext_ln28_57' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_30 : Operation 683 [1/1] (0.00ns)   --->   "%data_addr_58 = getelementptr i32 %data, i64 0, i64 %zext_ln28_57" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 683 'getelementptr' 'data_addr_58' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_30 : Operation 684 [2/2] (1.29ns)   --->   "%data_load_58 = load i10 %data_addr_58" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 684 'load' 'data_load_58' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln28_23 = sext i7 %zext_ln28_2_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 685 'sext' 'sext_ln28_23' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_30 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln28_58 = zext i10 %sext_ln28_23" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 686 'zext' 'zext_ln28_58' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_30 : Operation 687 [1/1] (0.00ns)   --->   "%data_addr_59 = getelementptr i32 %data, i64 0, i64 %zext_ln28_58" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 687 'getelementptr' 'data_addr_59' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_30 : Operation 688 [2/2] (1.29ns)   --->   "%data_load_59 = load i10 %data_addr_59" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 688 'load' 'data_load_59' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 31 <SV = 30> <Delay = 3.57>
ST_31 : Operation 689 [1/5] (3.57ns)   --->   "%c_4 = fadd i32 %c_3, i32 %mul_4" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 689 'fadd' 'c_4' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 690 [1/4] (2.78ns)   --->   "%mul_24 = fmul i32 %bitcast_ln28_50, i32 %bitcast_ln28_51" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 690 'fmul' 'mul_24' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 691 [2/4] (2.78ns)   --->   "%mul_25 = fmul i32 %bitcast_ln28_52, i32 %bitcast_ln28_53" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 691 'fmul' 'mul_25' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 692 [3/4] (2.78ns)   --->   "%mul_26 = fmul i32 %bitcast_ln28_54, i32 %bitcast_ln28_55" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 692 'fmul' 'mul_26' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 693 [1/1] (0.00ns)   --->   "%bitcast_ln28_56 = bitcast i32 %data_load_55" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 693 'bitcast' 'bitcast_ln28_56' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_31 : Operation 694 [1/1] (0.00ns)   --->   "%bitcast_ln28_57 = bitcast i32 %data_load_56" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 694 'bitcast' 'bitcast_ln28_57' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_31 : Operation 695 [4/4] (2.78ns)   --->   "%mul_27 = fmul i32 %bitcast_ln28_56, i32 %bitcast_ln28_57" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 695 'fmul' 'mul_27' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 696 [1/2] (1.29ns)   --->   "%data_load_58 = load i10 %data_addr_58" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 696 'load' 'data_load_58' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 697 [1/2] (1.29ns)   --->   "%data_load_59 = load i10 %data_addr_59" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 697 'load' 'data_load_59' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln28_24 = sext i7 %zext_ln28_3_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 698 'sext' 'sext_ln28_24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_31 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln28_59 = zext i10 %sext_ln28_24" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 699 'zext' 'zext_ln28_59' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_31 : Operation 700 [1/1] (0.00ns)   --->   "%data_addr_60 = getelementptr i32 %data, i64 0, i64 %zext_ln28_59" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 700 'getelementptr' 'data_addr_60' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_31 : Operation 701 [2/2] (1.29ns)   --->   "%data_load_60 = load i10 %data_addr_60" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 701 'load' 'data_load_60' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln28_25 = sext i6 %xor_ln" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 702 'sext' 'sext_ln28_25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_31 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln28_60 = zext i10 %sext_ln28_25" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 703 'zext' 'zext_ln28_60' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_31 : Operation 704 [1/1] (0.00ns)   --->   "%data_addr_61 = getelementptr i32 %data, i64 0, i64 %zext_ln28_60" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 704 'getelementptr' 'data_addr_61' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_31 : Operation 705 [2/2] (1.29ns)   --->   "%data_load_61 = load i10 %data_addr_61" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 705 'load' 'data_load_61' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 31> <Delay = 3.57>
ST_32 : Operation 706 [5/5] (3.57ns)   --->   "%c_5 = fadd i32 %c_4, i32 %mul_5" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 706 'fadd' 'c_5' <Predicate = (!icmp_ln24)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 707 [1/4] (2.78ns)   --->   "%mul_25 = fmul i32 %bitcast_ln28_52, i32 %bitcast_ln28_53" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 707 'fmul' 'mul_25' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 708 [2/4] (2.78ns)   --->   "%mul_26 = fmul i32 %bitcast_ln28_54, i32 %bitcast_ln28_55" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 708 'fmul' 'mul_26' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 709 [3/4] (2.78ns)   --->   "%mul_27 = fmul i32 %bitcast_ln28_56, i32 %bitcast_ln28_57" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 709 'fmul' 'mul_27' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 710 [1/1] (0.00ns)   --->   "%bitcast_ln28_58 = bitcast i32 %data_load_57" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 710 'bitcast' 'bitcast_ln28_58' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_32 : Operation 711 [1/1] (0.00ns)   --->   "%bitcast_ln28_59 = bitcast i32 %data_load_58" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 711 'bitcast' 'bitcast_ln28_59' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_32 : Operation 712 [4/4] (2.78ns)   --->   "%mul_28 = fmul i32 %bitcast_ln28_58, i32 %bitcast_ln28_59" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 712 'fmul' 'mul_28' <Predicate = (!icmp_ln24)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 713 [1/2] (1.29ns)   --->   "%data_load_60 = load i10 %data_addr_60" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 713 'load' 'data_load_60' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 714 [1/2] (1.29ns)   --->   "%data_load_61 = load i10 %data_addr_61" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 714 'load' 'data_load_61' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 715 [1/1] (0.14ns)   --->   "%xor_ln28 = xor i6 %j_1, i6 32" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 715 'xor' 'xor_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln28_26 = sext i6 %xor_ln28" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 716 'sext' 'sext_ln28_26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_32 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln28_61 = zext i10 %sext_ln28_26" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 717 'zext' 'zext_ln28_61' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_32 : Operation 718 [1/1] (0.00ns)   --->   "%data_addr_62 = getelementptr i32 %data, i64 0, i64 %zext_ln28_61" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 718 'getelementptr' 'data_addr_62' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_32 : Operation 719 [2/2] (1.29ns)   --->   "%data_load_62 = load i10 %data_addr_62" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 719 'load' 'data_load_62' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 33 <SV = 32> <Delay = 3.57>
ST_33 : Operation 720 [4/5] (3.57ns)   --->   "%c_5 = fadd i32 %c_4, i32 %mul_5" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 720 'fadd' 'c_5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 721 [1/4] (2.78ns)   --->   "%mul_26 = fmul i32 %bitcast_ln28_54, i32 %bitcast_ln28_55" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 721 'fmul' 'mul_26' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 722 [2/4] (2.78ns)   --->   "%mul_27 = fmul i32 %bitcast_ln28_56, i32 %bitcast_ln28_57" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 722 'fmul' 'mul_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 723 [3/4] (2.78ns)   --->   "%mul_28 = fmul i32 %bitcast_ln28_58, i32 %bitcast_ln28_59" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 723 'fmul' 'mul_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 724 [1/1] (0.00ns)   --->   "%bitcast_ln28_60 = bitcast i32 %data_load_59" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 724 'bitcast' 'bitcast_ln28_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 725 [1/1] (0.00ns)   --->   "%bitcast_ln28_61 = bitcast i32 %data_load_60" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 725 'bitcast' 'bitcast_ln28_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 726 [4/4] (2.78ns)   --->   "%mul_29 = fmul i32 %bitcast_ln28_60, i32 %bitcast_ln28_61" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 726 'fmul' 'mul_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 727 [1/2] (1.29ns)   --->   "%data_load_62 = load i10 %data_addr_62" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 727 'load' 'data_load_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 34 <SV = 33> <Delay = 3.57>
ST_34 : Operation 728 [3/5] (3.57ns)   --->   "%c_5 = fadd i32 %c_4, i32 %mul_5" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 728 'fadd' 'c_5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 729 [1/4] (2.78ns)   --->   "%mul_27 = fmul i32 %bitcast_ln28_56, i32 %bitcast_ln28_57" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 729 'fmul' 'mul_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 730 [2/4] (2.78ns)   --->   "%mul_28 = fmul i32 %bitcast_ln28_58, i32 %bitcast_ln28_59" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 730 'fmul' 'mul_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 731 [3/4] (2.78ns)   --->   "%mul_29 = fmul i32 %bitcast_ln28_60, i32 %bitcast_ln28_61" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 731 'fmul' 'mul_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 732 [1/1] (0.00ns)   --->   "%bitcast_ln28_62 = bitcast i32 %data_load_61" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 732 'bitcast' 'bitcast_ln28_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 733 [1/1] (0.00ns)   --->   "%bitcast_ln28_63 = bitcast i32 %data_load_62" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 733 'bitcast' 'bitcast_ln28_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 734 [4/4] (2.78ns)   --->   "%mul_30 = fmul i32 %bitcast_ln28_62, i32 %bitcast_ln28_63" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 734 'fmul' 'mul_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.57>
ST_35 : Operation 735 [2/5] (3.57ns)   --->   "%c_5 = fadd i32 %c_4, i32 %mul_5" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 735 'fadd' 'c_5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 736 [1/4] (2.78ns)   --->   "%mul_28 = fmul i32 %bitcast_ln28_58, i32 %bitcast_ln28_59" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 736 'fmul' 'mul_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 737 [2/4] (2.78ns)   --->   "%mul_29 = fmul i32 %bitcast_ln28_60, i32 %bitcast_ln28_61" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 737 'fmul' 'mul_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 738 [3/4] (2.78ns)   --->   "%mul_30 = fmul i32 %bitcast_ln28_62, i32 %bitcast_ln28_63" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 738 'fmul' 'mul_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.57>
ST_36 : Operation 739 [1/5] (3.57ns)   --->   "%c_5 = fadd i32 %c_4, i32 %mul_5" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 739 'fadd' 'c_5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 740 [1/4] (2.78ns)   --->   "%mul_29 = fmul i32 %bitcast_ln28_60, i32 %bitcast_ln28_61" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 740 'fmul' 'mul_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 741 [2/4] (2.78ns)   --->   "%mul_30 = fmul i32 %bitcast_ln28_62, i32 %bitcast_ln28_63" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 741 'fmul' 'mul_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.57>
ST_37 : Operation 742 [5/5] (3.57ns)   --->   "%c_6 = fadd i32 %c_5, i32 %mul_6" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 742 'fadd' 'c_6' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 743 [1/4] (2.78ns)   --->   "%mul_30 = fmul i32 %bitcast_ln28_62, i32 %bitcast_ln28_63" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 743 'fmul' 'mul_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.57>
ST_38 : Operation 744 [4/5] (3.57ns)   --->   "%c_6 = fadd i32 %c_5, i32 %mul_6" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 744 'fadd' 'c_6' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.57>
ST_39 : Operation 745 [3/5] (3.57ns)   --->   "%c_6 = fadd i32 %c_5, i32 %mul_6" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 745 'fadd' 'c_6' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.57>
ST_40 : Operation 746 [2/5] (3.57ns)   --->   "%c_6 = fadd i32 %c_5, i32 %mul_6" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 746 'fadd' 'c_6' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.57>
ST_41 : Operation 747 [1/5] (3.57ns)   --->   "%c_6 = fadd i32 %c_5, i32 %mul_6" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 747 'fadd' 'c_6' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.57>
ST_42 : Operation 748 [5/5] (3.57ns)   --->   "%c_7 = fadd i32 %c_6, i32 %mul_7" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 748 'fadd' 'c_7' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.57>
ST_43 : Operation 749 [4/5] (3.57ns)   --->   "%c_7 = fadd i32 %c_6, i32 %mul_7" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 749 'fadd' 'c_7' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.57>
ST_44 : Operation 750 [3/5] (3.57ns)   --->   "%c_7 = fadd i32 %c_6, i32 %mul_7" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 750 'fadd' 'c_7' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.57>
ST_45 : Operation 751 [2/5] (3.57ns)   --->   "%c_7 = fadd i32 %c_6, i32 %mul_7" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 751 'fadd' 'c_7' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.57>
ST_46 : Operation 752 [1/5] (3.57ns)   --->   "%c_7 = fadd i32 %c_6, i32 %mul_7" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 752 'fadd' 'c_7' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.57>
ST_47 : Operation 753 [5/5] (3.57ns)   --->   "%c_8 = fadd i32 %c_7, i32 %mul_8" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 753 'fadd' 'c_8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.57>
ST_48 : Operation 754 [4/5] (3.57ns)   --->   "%c_8 = fadd i32 %c_7, i32 %mul_8" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 754 'fadd' 'c_8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.57>
ST_49 : Operation 755 [3/5] (3.57ns)   --->   "%c_8 = fadd i32 %c_7, i32 %mul_8" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 755 'fadd' 'c_8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.57>
ST_50 : Operation 756 [2/5] (3.57ns)   --->   "%c_8 = fadd i32 %c_7, i32 %mul_8" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 756 'fadd' 'c_8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.57>
ST_51 : Operation 757 [1/5] (3.57ns)   --->   "%c_8 = fadd i32 %c_7, i32 %mul_8" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 757 'fadd' 'c_8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.57>
ST_52 : Operation 758 [5/5] (3.57ns)   --->   "%c_9 = fadd i32 %c_8, i32 %mul_9" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 758 'fadd' 'c_9' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.57>
ST_53 : Operation 759 [4/5] (3.57ns)   --->   "%c_9 = fadd i32 %c_8, i32 %mul_9" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 759 'fadd' 'c_9' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.57>
ST_54 : Operation 760 [3/5] (3.57ns)   --->   "%c_9 = fadd i32 %c_8, i32 %mul_9" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 760 'fadd' 'c_9' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.57>
ST_55 : Operation 761 [2/5] (3.57ns)   --->   "%c_9 = fadd i32 %c_8, i32 %mul_9" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 761 'fadd' 'c_9' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.57>
ST_56 : Operation 762 [1/5] (3.57ns)   --->   "%c_9 = fadd i32 %c_8, i32 %mul_9" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 762 'fadd' 'c_9' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.57>
ST_57 : Operation 763 [5/5] (3.57ns)   --->   "%c_10 = fadd i32 %c_9, i32 %mul_s" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 763 'fadd' 'c_10' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.57>
ST_58 : Operation 764 [4/5] (3.57ns)   --->   "%c_10 = fadd i32 %c_9, i32 %mul_s" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 764 'fadd' 'c_10' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.57>
ST_59 : Operation 765 [3/5] (3.57ns)   --->   "%c_10 = fadd i32 %c_9, i32 %mul_s" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 765 'fadd' 'c_10' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.57>
ST_60 : Operation 766 [2/5] (3.57ns)   --->   "%c_10 = fadd i32 %c_9, i32 %mul_s" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 766 'fadd' 'c_10' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.57>
ST_61 : Operation 767 [1/5] (3.57ns)   --->   "%c_10 = fadd i32 %c_9, i32 %mul_s" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 767 'fadd' 'c_10' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.57>
ST_62 : Operation 768 [5/5] (3.57ns)   --->   "%c_11 = fadd i32 %c_10, i32 %mul_10" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 768 'fadd' 'c_11' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.57>
ST_63 : Operation 769 [4/5] (3.57ns)   --->   "%c_11 = fadd i32 %c_10, i32 %mul_10" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 769 'fadd' 'c_11' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.57>
ST_64 : Operation 770 [3/5] (3.57ns)   --->   "%c_11 = fadd i32 %c_10, i32 %mul_10" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 770 'fadd' 'c_11' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.57>
ST_65 : Operation 771 [2/5] (3.57ns)   --->   "%c_11 = fadd i32 %c_10, i32 %mul_10" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 771 'fadd' 'c_11' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.57>
ST_66 : Operation 772 [1/5] (3.57ns)   --->   "%c_11 = fadd i32 %c_10, i32 %mul_10" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 772 'fadd' 'c_11' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.57>
ST_67 : Operation 773 [5/5] (3.57ns)   --->   "%c_12 = fadd i32 %c_11, i32 %mul_11" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 773 'fadd' 'c_12' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.57>
ST_68 : Operation 774 [4/5] (3.57ns)   --->   "%c_12 = fadd i32 %c_11, i32 %mul_11" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 774 'fadd' 'c_12' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.57>
ST_69 : Operation 775 [3/5] (3.57ns)   --->   "%c_12 = fadd i32 %c_11, i32 %mul_11" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 775 'fadd' 'c_12' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.57>
ST_70 : Operation 776 [2/5] (3.57ns)   --->   "%c_12 = fadd i32 %c_11, i32 %mul_11" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 776 'fadd' 'c_12' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.57>
ST_71 : Operation 777 [1/5] (3.57ns)   --->   "%c_12 = fadd i32 %c_11, i32 %mul_11" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 777 'fadd' 'c_12' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.57>
ST_72 : Operation 778 [5/5] (3.57ns)   --->   "%c_13 = fadd i32 %c_12, i32 %mul_12" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 778 'fadd' 'c_13' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.57>
ST_73 : Operation 779 [4/5] (3.57ns)   --->   "%c_13 = fadd i32 %c_12, i32 %mul_12" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 779 'fadd' 'c_13' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.57>
ST_74 : Operation 780 [3/5] (3.57ns)   --->   "%c_13 = fadd i32 %c_12, i32 %mul_12" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 780 'fadd' 'c_13' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.57>
ST_75 : Operation 781 [2/5] (3.57ns)   --->   "%c_13 = fadd i32 %c_12, i32 %mul_12" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 781 'fadd' 'c_13' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.57>
ST_76 : Operation 782 [1/5] (3.57ns)   --->   "%c_13 = fadd i32 %c_12, i32 %mul_12" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 782 'fadd' 'c_13' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.57>
ST_77 : Operation 783 [5/5] (3.57ns)   --->   "%c_14 = fadd i32 %c_13, i32 %mul_13" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 783 'fadd' 'c_14' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.57>
ST_78 : Operation 784 [4/5] (3.57ns)   --->   "%c_14 = fadd i32 %c_13, i32 %mul_13" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 784 'fadd' 'c_14' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.57>
ST_79 : Operation 785 [3/5] (3.57ns)   --->   "%c_14 = fadd i32 %c_13, i32 %mul_13" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 785 'fadd' 'c_14' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.57>
ST_80 : Operation 786 [2/5] (3.57ns)   --->   "%c_14 = fadd i32 %c_13, i32 %mul_13" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 786 'fadd' 'c_14' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.57>
ST_81 : Operation 787 [1/5] (3.57ns)   --->   "%c_14 = fadd i32 %c_13, i32 %mul_13" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 787 'fadd' 'c_14' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.57>
ST_82 : Operation 788 [5/5] (3.57ns)   --->   "%c_15 = fadd i32 %c_14, i32 %mul_14" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 788 'fadd' 'c_15' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.57>
ST_83 : Operation 789 [4/5] (3.57ns)   --->   "%c_15 = fadd i32 %c_14, i32 %mul_14" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 789 'fadd' 'c_15' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.57>
ST_84 : Operation 790 [3/5] (3.57ns)   --->   "%c_15 = fadd i32 %c_14, i32 %mul_14" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 790 'fadd' 'c_15' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.57>
ST_85 : Operation 791 [2/5] (3.57ns)   --->   "%c_15 = fadd i32 %c_14, i32 %mul_14" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 791 'fadd' 'c_15' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.57>
ST_86 : Operation 792 [1/5] (3.57ns)   --->   "%c_15 = fadd i32 %c_14, i32 %mul_14" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 792 'fadd' 'c_15' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 3.57>
ST_87 : Operation 793 [5/5] (3.57ns)   --->   "%c_16 = fadd i32 %c_15, i32 %mul_15" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 793 'fadd' 'c_16' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 3.57>
ST_88 : Operation 794 [4/5] (3.57ns)   --->   "%c_16 = fadd i32 %c_15, i32 %mul_15" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 794 'fadd' 'c_16' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 3.57>
ST_89 : Operation 795 [3/5] (3.57ns)   --->   "%c_16 = fadd i32 %c_15, i32 %mul_15" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 795 'fadd' 'c_16' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.57>
ST_90 : Operation 796 [2/5] (3.57ns)   --->   "%c_16 = fadd i32 %c_15, i32 %mul_15" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 796 'fadd' 'c_16' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.57>
ST_91 : Operation 797 [1/5] (3.57ns)   --->   "%c_16 = fadd i32 %c_15, i32 %mul_15" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 797 'fadd' 'c_16' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.57>
ST_92 : Operation 798 [5/5] (3.57ns)   --->   "%c_17 = fadd i32 %c_16, i32 %mul_16" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 798 'fadd' 'c_17' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 3.57>
ST_93 : Operation 799 [4/5] (3.57ns)   --->   "%c_17 = fadd i32 %c_16, i32 %mul_16" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 799 'fadd' 'c_17' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 3.57>
ST_94 : Operation 800 [3/5] (3.57ns)   --->   "%c_17 = fadd i32 %c_16, i32 %mul_16" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 800 'fadd' 'c_17' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 3.57>
ST_95 : Operation 801 [2/5] (3.57ns)   --->   "%c_17 = fadd i32 %c_16, i32 %mul_16" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 801 'fadd' 'c_17' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 3.57>
ST_96 : Operation 802 [1/5] (3.57ns)   --->   "%c_17 = fadd i32 %c_16, i32 %mul_16" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 802 'fadd' 'c_17' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 3.57>
ST_97 : Operation 803 [5/5] (3.57ns)   --->   "%c_18 = fadd i32 %c_17, i32 %mul_17" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 803 'fadd' 'c_18' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 3.57>
ST_98 : Operation 804 [4/5] (3.57ns)   --->   "%c_18 = fadd i32 %c_17, i32 %mul_17" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 804 'fadd' 'c_18' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 3.57>
ST_99 : Operation 805 [3/5] (3.57ns)   --->   "%c_18 = fadd i32 %c_17, i32 %mul_17" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 805 'fadd' 'c_18' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 3.57>
ST_100 : Operation 806 [2/5] (3.57ns)   --->   "%c_18 = fadd i32 %c_17, i32 %mul_17" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 806 'fadd' 'c_18' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 3.57>
ST_101 : Operation 807 [1/5] (3.57ns)   --->   "%c_18 = fadd i32 %c_17, i32 %mul_17" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 807 'fadd' 'c_18' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 3.57>
ST_102 : Operation 808 [5/5] (3.57ns)   --->   "%c_19 = fadd i32 %c_18, i32 %mul_18" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 808 'fadd' 'c_19' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 3.57>
ST_103 : Operation 809 [4/5] (3.57ns)   --->   "%c_19 = fadd i32 %c_18, i32 %mul_18" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 809 'fadd' 'c_19' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 3.57>
ST_104 : Operation 810 [3/5] (3.57ns)   --->   "%c_19 = fadd i32 %c_18, i32 %mul_18" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 810 'fadd' 'c_19' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 3.57>
ST_105 : Operation 811 [2/5] (3.57ns)   --->   "%c_19 = fadd i32 %c_18, i32 %mul_18" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 811 'fadd' 'c_19' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 3.57>
ST_106 : Operation 812 [1/5] (3.57ns)   --->   "%c_19 = fadd i32 %c_18, i32 %mul_18" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 812 'fadd' 'c_19' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 3.57>
ST_107 : Operation 813 [5/5] (3.57ns)   --->   "%c_20 = fadd i32 %c_19, i32 %mul_19" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 813 'fadd' 'c_20' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 3.57>
ST_108 : Operation 814 [4/5] (3.57ns)   --->   "%c_20 = fadd i32 %c_19, i32 %mul_19" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 814 'fadd' 'c_20' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 3.57>
ST_109 : Operation 815 [3/5] (3.57ns)   --->   "%c_20 = fadd i32 %c_19, i32 %mul_19" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 815 'fadd' 'c_20' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 3.57>
ST_110 : Operation 816 [2/5] (3.57ns)   --->   "%c_20 = fadd i32 %c_19, i32 %mul_19" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 816 'fadd' 'c_20' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 3.57>
ST_111 : Operation 817 [1/5] (3.57ns)   --->   "%c_20 = fadd i32 %c_19, i32 %mul_19" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 817 'fadd' 'c_20' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 3.57>
ST_112 : Operation 818 [5/5] (3.57ns)   --->   "%c_21 = fadd i32 %c_20, i32 %mul_20" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 818 'fadd' 'c_21' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 3.57>
ST_113 : Operation 819 [4/5] (3.57ns)   --->   "%c_21 = fadd i32 %c_20, i32 %mul_20" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 819 'fadd' 'c_21' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 3.57>
ST_114 : Operation 820 [3/5] (3.57ns)   --->   "%c_21 = fadd i32 %c_20, i32 %mul_20" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 820 'fadd' 'c_21' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 3.57>
ST_115 : Operation 821 [2/5] (3.57ns)   --->   "%c_21 = fadd i32 %c_20, i32 %mul_20" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 821 'fadd' 'c_21' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 3.57>
ST_116 : Operation 822 [1/5] (3.57ns)   --->   "%c_21 = fadd i32 %c_20, i32 %mul_20" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 822 'fadd' 'c_21' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 3.57>
ST_117 : Operation 823 [5/5] (3.57ns)   --->   "%c_22 = fadd i32 %c_21, i32 %mul_21" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 823 'fadd' 'c_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 3.57>
ST_118 : Operation 824 [4/5] (3.57ns)   --->   "%c_22 = fadd i32 %c_21, i32 %mul_21" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 824 'fadd' 'c_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 3.57>
ST_119 : Operation 825 [3/5] (3.57ns)   --->   "%c_22 = fadd i32 %c_21, i32 %mul_21" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 825 'fadd' 'c_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 3.57>
ST_120 : Operation 826 [2/5] (3.57ns)   --->   "%c_22 = fadd i32 %c_21, i32 %mul_21" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 826 'fadd' 'c_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 3.57>
ST_121 : Operation 827 [1/5] (3.57ns)   --->   "%c_22 = fadd i32 %c_21, i32 %mul_21" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 827 'fadd' 'c_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 3.57>
ST_122 : Operation 828 [5/5] (3.57ns)   --->   "%c_23 = fadd i32 %c_22, i32 %mul_22" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 828 'fadd' 'c_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 3.57>
ST_123 : Operation 829 [4/5] (3.57ns)   --->   "%c_23 = fadd i32 %c_22, i32 %mul_22" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 829 'fadd' 'c_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 3.57>
ST_124 : Operation 830 [3/5] (3.57ns)   --->   "%c_23 = fadd i32 %c_22, i32 %mul_22" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 830 'fadd' 'c_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 3.57>
ST_125 : Operation 831 [2/5] (3.57ns)   --->   "%c_23 = fadd i32 %c_22, i32 %mul_22" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 831 'fadd' 'c_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 3.57>
ST_126 : Operation 832 [1/5] (3.57ns)   --->   "%c_23 = fadd i32 %c_22, i32 %mul_22" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 832 'fadd' 'c_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 3.57>
ST_127 : Operation 833 [5/5] (3.57ns)   --->   "%c_24 = fadd i32 %c_23, i32 %mul_23" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 833 'fadd' 'c_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 3.57>
ST_128 : Operation 834 [4/5] (3.57ns)   --->   "%c_24 = fadd i32 %c_23, i32 %mul_23" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 834 'fadd' 'c_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 3.57>
ST_129 : Operation 835 [3/5] (3.57ns)   --->   "%c_24 = fadd i32 %c_23, i32 %mul_23" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 835 'fadd' 'c_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 3.57>
ST_130 : Operation 836 [2/5] (3.57ns)   --->   "%c_24 = fadd i32 %c_23, i32 %mul_23" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 836 'fadd' 'c_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 3.57>
ST_131 : Operation 837 [1/5] (3.57ns)   --->   "%c_24 = fadd i32 %c_23, i32 %mul_23" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 837 'fadd' 'c_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 3.57>
ST_132 : Operation 838 [5/5] (3.57ns)   --->   "%c_25 = fadd i32 %c_24, i32 %mul_24" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 838 'fadd' 'c_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 3.57>
ST_133 : Operation 839 [4/5] (3.57ns)   --->   "%c_25 = fadd i32 %c_24, i32 %mul_24" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 839 'fadd' 'c_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 3.57>
ST_134 : Operation 840 [3/5] (3.57ns)   --->   "%c_25 = fadd i32 %c_24, i32 %mul_24" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 840 'fadd' 'c_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 3.57>
ST_135 : Operation 841 [2/5] (3.57ns)   --->   "%c_25 = fadd i32 %c_24, i32 %mul_24" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 841 'fadd' 'c_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 3.57>
ST_136 : Operation 842 [1/5] (3.57ns)   --->   "%c_25 = fadd i32 %c_24, i32 %mul_24" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 842 'fadd' 'c_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 3.57>
ST_137 : Operation 843 [5/5] (3.57ns)   --->   "%c_26 = fadd i32 %c_25, i32 %mul_25" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 843 'fadd' 'c_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 3.57>
ST_138 : Operation 844 [4/5] (3.57ns)   --->   "%c_26 = fadd i32 %c_25, i32 %mul_25" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 844 'fadd' 'c_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 3.57>
ST_139 : Operation 845 [3/5] (3.57ns)   --->   "%c_26 = fadd i32 %c_25, i32 %mul_25" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 845 'fadd' 'c_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 3.57>
ST_140 : Operation 846 [2/5] (3.57ns)   --->   "%c_26 = fadd i32 %c_25, i32 %mul_25" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 846 'fadd' 'c_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 3.57>
ST_141 : Operation 847 [1/5] (3.57ns)   --->   "%c_26 = fadd i32 %c_25, i32 %mul_25" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 847 'fadd' 'c_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 3.57>
ST_142 : Operation 848 [5/5] (3.57ns)   --->   "%c_27 = fadd i32 %c_26, i32 %mul_26" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 848 'fadd' 'c_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 3.57>
ST_143 : Operation 849 [4/5] (3.57ns)   --->   "%c_27 = fadd i32 %c_26, i32 %mul_26" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 849 'fadd' 'c_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 3.57>
ST_144 : Operation 850 [3/5] (3.57ns)   --->   "%c_27 = fadd i32 %c_26, i32 %mul_26" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 850 'fadd' 'c_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 3.57>
ST_145 : Operation 851 [2/5] (3.57ns)   --->   "%c_27 = fadd i32 %c_26, i32 %mul_26" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 851 'fadd' 'c_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 3.57>
ST_146 : Operation 852 [1/5] (3.57ns)   --->   "%c_27 = fadd i32 %c_26, i32 %mul_26" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 852 'fadd' 'c_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 899 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 899 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 147 <SV = 146> <Delay = 3.57>
ST_147 : Operation 853 [5/5] (3.57ns)   --->   "%c_28 = fadd i32 %c_27, i32 %mul_27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 853 'fadd' 'c_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 3.57>
ST_148 : Operation 854 [4/5] (3.57ns)   --->   "%c_28 = fadd i32 %c_27, i32 %mul_27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 854 'fadd' 'c_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 3.57>
ST_149 : Operation 855 [3/5] (3.57ns)   --->   "%c_28 = fadd i32 %c_27, i32 %mul_27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 855 'fadd' 'c_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 3.57>
ST_150 : Operation 856 [2/5] (3.57ns)   --->   "%c_28 = fadd i32 %c_27, i32 %mul_27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 856 'fadd' 'c_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 3.57>
ST_151 : Operation 857 [1/5] (3.57ns)   --->   "%c_28 = fadd i32 %c_27, i32 %mul_27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 857 'fadd' 'c_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 3.57>
ST_152 : Operation 858 [5/5] (3.57ns)   --->   "%c_29 = fadd i32 %c_28, i32 %mul_28" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 858 'fadd' 'c_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 3.57>
ST_153 : Operation 859 [4/5] (3.57ns)   --->   "%c_29 = fadd i32 %c_28, i32 %mul_28" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 859 'fadd' 'c_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 3.57>
ST_154 : Operation 860 [3/5] (3.57ns)   --->   "%c_29 = fadd i32 %c_28, i32 %mul_28" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 860 'fadd' 'c_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 3.57>
ST_155 : Operation 861 [2/5] (3.57ns)   --->   "%c_29 = fadd i32 %c_28, i32 %mul_28" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 861 'fadd' 'c_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 3.57>
ST_156 : Operation 862 [1/5] (3.57ns)   --->   "%c_29 = fadd i32 %c_28, i32 %mul_28" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 862 'fadd' 'c_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 3.57>
ST_157 : Operation 863 [5/5] (3.57ns)   --->   "%c_30 = fadd i32 %c_29, i32 %mul_29" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 863 'fadd' 'c_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 3.57>
ST_158 : Operation 864 [4/5] (3.57ns)   --->   "%c_30 = fadd i32 %c_29, i32 %mul_29" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 864 'fadd' 'c_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 3.57>
ST_159 : Operation 865 [3/5] (3.57ns)   --->   "%c_30 = fadd i32 %c_29, i32 %mul_29" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 865 'fadd' 'c_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 3.57>
ST_160 : Operation 866 [2/5] (3.57ns)   --->   "%c_30 = fadd i32 %c_29, i32 %mul_29" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 866 'fadd' 'c_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 3.57>
ST_161 : Operation 867 [1/5] (3.57ns)   --->   "%c_30 = fadd i32 %c_29, i32 %mul_29" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 867 'fadd' 'c_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 3.57>
ST_162 : Operation 868 [5/5] (3.57ns)   --->   "%c_31 = fadd i32 %c_30, i32 %mul_30" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 868 'fadd' 'c_31' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 3.57>
ST_163 : Operation 869 [4/5] (3.57ns)   --->   "%c_31 = fadd i32 %c_30, i32 %mul_30" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 869 'fadd' 'c_31' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 3.57>
ST_164 : Operation 870 [3/5] (3.57ns)   --->   "%c_31 = fadd i32 %c_30, i32 %mul_30" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 870 'fadd' 'c_31' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 3.57>
ST_165 : Operation 871 [2/5] (3.57ns)   --->   "%c_31 = fadd i32 %c_30, i32 %mul_30" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 871 'fadd' 'c_31' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 3.57>
ST_166 : Operation 872 [1/5] (3.57ns)   --->   "%c_31 = fadd i32 %c_30, i32 %mul_30" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:28]   --->   Operation 872 'fadd' 'c_31' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 3.64>
ST_167 : Operation 873 [10/10] (3.64ns)   --->   "%c_32 = fdiv i32 %c_31, i32 -0.27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:29]   --->   Operation 873 'fdiv' 'c_32' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 3.64>
ST_168 : Operation 874 [9/10] (3.64ns)   --->   "%c_32 = fdiv i32 %c_31, i32 -0.27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:29]   --->   Operation 874 'fdiv' 'c_32' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 3.64>
ST_169 : Operation 875 [8/10] (3.64ns)   --->   "%c_32 = fdiv i32 %c_31, i32 -0.27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:29]   --->   Operation 875 'fdiv' 'c_32' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 3.64>
ST_170 : Operation 876 [7/10] (3.64ns)   --->   "%c_32 = fdiv i32 %c_31, i32 -0.27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:29]   --->   Operation 876 'fdiv' 'c_32' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 3.64>
ST_171 : Operation 877 [6/10] (3.64ns)   --->   "%c_32 = fdiv i32 %c_31, i32 -0.27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:29]   --->   Operation 877 'fdiv' 'c_32' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 3.64>
ST_172 : Operation 878 [5/10] (3.64ns)   --->   "%c_32 = fdiv i32 %c_31, i32 -0.27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:29]   --->   Operation 878 'fdiv' 'c_32' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 3.64>
ST_173 : Operation 879 [4/10] (3.64ns)   --->   "%c_32 = fdiv i32 %c_31, i32 -0.27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:29]   --->   Operation 879 'fdiv' 'c_32' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 3.64>
ST_174 : Operation 880 [3/10] (3.64ns)   --->   "%c_32 = fdiv i32 %c_31, i32 -0.27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:29]   --->   Operation 880 'fdiv' 'c_32' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 3.64>
ST_175 : Operation 881 [2/10] (3.64ns)   --->   "%c_32 = fdiv i32 %c_31, i32 -0.27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:29]   --->   Operation 881 'fdiv' 'c_32' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 3.64>
ST_176 : Operation 882 [1/10] (3.64ns)   --->   "%c_32 = fdiv i32 %c_31, i32 -0.27" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:29]   --->   Operation 882 'fdiv' 'c_32' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 1.29>
ST_177 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i10 %add_ln30" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:30]   --->   Operation 883 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 884 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %c_32" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:30]   --->   Operation 884 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 885 [1/1] (0.00ns)   --->   "%cov_addr = getelementptr i32 %cov, i64 0, i64 %zext_ln30" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:30]   --->   Operation 885 'getelementptr' 'cov_addr' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 886 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %cov_addr" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:30]   --->   Operation 886 'store' 'store_ln30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 178 <SV = 177> <Delay = 2.23>
ST_178 : Operation 887 [1/1] (0.00ns)   --->   "%jj_load = load i11 %jj" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 887 'load' 'jj_load' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i11 %jj_load" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 888 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 889 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 889 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 890 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 32, i64 16" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 890 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 891 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 891 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 892 [1/1] (0.93ns)   --->   "%add_ln31 = add i10 %trunc_ln24, i10 %zext_ln22_1_cast" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:31]   --->   Operation 892 'add' 'add_ln31' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %add_ln31" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:31]   --->   Operation 893 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 894 [1/1] (0.00ns)   --->   "%cov_addr_1 = getelementptr i32 %cov, i64 0, i64 %zext_ln31" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:31]   --->   Operation 894 'getelementptr' 'cov_addr_1' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 895 [1/1] (1.29ns)   --->   "%store_ln31 = store i32 %bitcast_ln30, i10 %cov_addr_1" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:31]   --->   Operation 895 'store' 'store_ln31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_178 : Operation 896 [1/1] (0.96ns)   --->   "%add_ln32 = add i11 %jj_load, i11 32" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:32]   --->   Operation 896 'add' 'add_ln32' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 897 [1/1] (0.46ns)   --->   "%store_ln23 = store i11 %add_ln32, i11 %jj" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:23]   --->   Operation 897 'store' 'store_ln23' <Predicate = true> <Delay = 0.46>
ST_178 : Operation 898 [1/1] (0.00ns)   --->   "%br_ln24 = br void %loop_2" [HLS-benchmarks/C-Slow/covariance/covariance.cpp:24]   --->   Operation 898 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.760ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln24', HLS-benchmarks/C-Slow/covariance/covariance.cpp:24) of variable 'i_cast' on local variable 'j', HLS-benchmarks/C-Slow/covariance/covariance.cpp:24 [23]  (0.460 ns)
	'load' operation 6 bit ('j', HLS-benchmarks/C-Slow/covariance/covariance.cpp:24) on local variable 'j', HLS-benchmarks/C-Slow/covariance/covariance.cpp:24 [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln24', HLS-benchmarks/C-Slow/covariance/covariance.cpp:24) [28]  (0.840 ns)
	'store' operation 0 bit ('store_ln24', HLS-benchmarks/C-Slow/covariance/covariance.cpp:24) of variable 'add_ln24', HLS-benchmarks/C-Slow/covariance/covariance.cpp:24 on local variable 'j', HLS-benchmarks/C-Slow/covariance/covariance.cpp:24 [431]  (0.460 ns)

 <State 2>: 2.152ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln28', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [51]  (0.856 ns)
	'getelementptr' operation 10 bit ('data_addr_2', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [53]  (0.000 ns)
	'load' operation 32 bit ('data_load_2', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) on array 'data' [54]  (1.297 ns)

 <State 3>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [44]  (2.787 ns)

 <State 4>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [44]  (2.787 ns)

 <State 5>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [44]  (2.787 ns)

 <State 6>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [44]  (2.787 ns)

 <State 7>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [45]  (3.579 ns)

 <State 8>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [45]  (3.579 ns)

 <State 9>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [45]  (3.579 ns)

 <State 10>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [45]  (3.579 ns)

 <State 11>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [45]  (3.579 ns)

 <State 12>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [57]  (3.579 ns)

 <State 13>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [57]  (3.579 ns)

 <State 14>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [57]  (3.579 ns)

 <State 15>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [57]  (3.579 ns)

 <State 16>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [57]  (3.579 ns)

 <State 17>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [69]  (3.579 ns)

 <State 18>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [69]  (3.579 ns)

 <State 19>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [69]  (3.579 ns)

 <State 20>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [69]  (3.579 ns)

 <State 21>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [69]  (3.579 ns)

 <State 22>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [81]  (3.579 ns)

 <State 23>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [81]  (3.579 ns)

 <State 24>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [81]  (3.579 ns)

 <State 25>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [81]  (3.579 ns)

 <State 26>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [81]  (3.579 ns)

 <State 27>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [93]  (3.579 ns)

 <State 28>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [93]  (3.579 ns)

 <State 29>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [93]  (3.579 ns)

 <State 30>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [93]  (3.579 ns)

 <State 31>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [93]  (3.579 ns)

 <State 32>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [105]  (3.579 ns)

 <State 33>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [105]  (3.579 ns)

 <State 34>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [105]  (3.579 ns)

 <State 35>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [105]  (3.579 ns)

 <State 36>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [105]  (3.579 ns)

 <State 37>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [117]  (3.579 ns)

 <State 38>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [117]  (3.579 ns)

 <State 39>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [117]  (3.579 ns)

 <State 40>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [117]  (3.579 ns)

 <State 41>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [117]  (3.579 ns)

 <State 42>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [129]  (3.579 ns)

 <State 43>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [129]  (3.579 ns)

 <State 44>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [129]  (3.579 ns)

 <State 45>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [129]  (3.579 ns)

 <State 46>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [129]  (3.579 ns)

 <State 47>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [141]  (3.579 ns)

 <State 48>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [141]  (3.579 ns)

 <State 49>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [141]  (3.579 ns)

 <State 50>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [141]  (3.579 ns)

 <State 51>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [141]  (3.579 ns)

 <State 52>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [153]  (3.579 ns)

 <State 53>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [153]  (3.579 ns)

 <State 54>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [153]  (3.579 ns)

 <State 55>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [153]  (3.579 ns)

 <State 56>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [153]  (3.579 ns)

 <State 57>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [165]  (3.579 ns)

 <State 58>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [165]  (3.579 ns)

 <State 59>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [165]  (3.579 ns)

 <State 60>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [165]  (3.579 ns)

 <State 61>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [165]  (3.579 ns)

 <State 62>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [177]  (3.579 ns)

 <State 63>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [177]  (3.579 ns)

 <State 64>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [177]  (3.579 ns)

 <State 65>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [177]  (3.579 ns)

 <State 66>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [177]  (3.579 ns)

 <State 67>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [189]  (3.579 ns)

 <State 68>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [189]  (3.579 ns)

 <State 69>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [189]  (3.579 ns)

 <State 70>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [189]  (3.579 ns)

 <State 71>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [189]  (3.579 ns)

 <State 72>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [201]  (3.579 ns)

 <State 73>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [201]  (3.579 ns)

 <State 74>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [201]  (3.579 ns)

 <State 75>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [201]  (3.579 ns)

 <State 76>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [201]  (3.579 ns)

 <State 77>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [213]  (3.579 ns)

 <State 78>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [213]  (3.579 ns)

 <State 79>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [213]  (3.579 ns)

 <State 80>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [213]  (3.579 ns)

 <State 81>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [213]  (3.579 ns)

 <State 82>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [225]  (3.579 ns)

 <State 83>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [225]  (3.579 ns)

 <State 84>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [225]  (3.579 ns)

 <State 85>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [225]  (3.579 ns)

 <State 86>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [225]  (3.579 ns)

 <State 87>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [237]  (3.579 ns)

 <State 88>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [237]  (3.579 ns)

 <State 89>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [237]  (3.579 ns)

 <State 90>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [237]  (3.579 ns)

 <State 91>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [237]  (3.579 ns)

 <State 92>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [249]  (3.579 ns)

 <State 93>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [249]  (3.579 ns)

 <State 94>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [249]  (3.579 ns)

 <State 95>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [249]  (3.579 ns)

 <State 96>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [249]  (3.579 ns)

 <State 97>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [261]  (3.579 ns)

 <State 98>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [261]  (3.579 ns)

 <State 99>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [261]  (3.579 ns)

 <State 100>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [261]  (3.579 ns)

 <State 101>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [261]  (3.579 ns)

 <State 102>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [273]  (3.579 ns)

 <State 103>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [273]  (3.579 ns)

 <State 104>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [273]  (3.579 ns)

 <State 105>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [273]  (3.579 ns)

 <State 106>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [273]  (3.579 ns)

 <State 107>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [285]  (3.579 ns)

 <State 108>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [285]  (3.579 ns)

 <State 109>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [285]  (3.579 ns)

 <State 110>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [285]  (3.579 ns)

 <State 111>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [285]  (3.579 ns)

 <State 112>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [297]  (3.579 ns)

 <State 113>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [297]  (3.579 ns)

 <State 114>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [297]  (3.579 ns)

 <State 115>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [297]  (3.579 ns)

 <State 116>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [297]  (3.579 ns)

 <State 117>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [309]  (3.579 ns)

 <State 118>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [309]  (3.579 ns)

 <State 119>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [309]  (3.579 ns)

 <State 120>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [309]  (3.579 ns)

 <State 121>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [309]  (3.579 ns)

 <State 122>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [321]  (3.579 ns)

 <State 123>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [321]  (3.579 ns)

 <State 124>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [321]  (3.579 ns)

 <State 125>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [321]  (3.579 ns)

 <State 126>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [321]  (3.579 ns)

 <State 127>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [333]  (3.579 ns)

 <State 128>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [333]  (3.579 ns)

 <State 129>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [333]  (3.579 ns)

 <State 130>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [333]  (3.579 ns)

 <State 131>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [333]  (3.579 ns)

 <State 132>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [345]  (3.579 ns)

 <State 133>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [345]  (3.579 ns)

 <State 134>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [345]  (3.579 ns)

 <State 135>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [345]  (3.579 ns)

 <State 136>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [345]  (3.579 ns)

 <State 137>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [357]  (3.579 ns)

 <State 138>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [357]  (3.579 ns)

 <State 139>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [357]  (3.579 ns)

 <State 140>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [357]  (3.579 ns)

 <State 141>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [357]  (3.579 ns)

 <State 142>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [369]  (3.579 ns)

 <State 143>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [369]  (3.579 ns)

 <State 144>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [369]  (3.579 ns)

 <State 145>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [369]  (3.579 ns)

 <State 146>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [369]  (3.579 ns)

 <State 147>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [381]  (3.579 ns)

 <State 148>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [381]  (3.579 ns)

 <State 149>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [381]  (3.579 ns)

 <State 150>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [381]  (3.579 ns)

 <State 151>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [381]  (3.579 ns)

 <State 152>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [393]  (3.579 ns)

 <State 153>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [393]  (3.579 ns)

 <State 154>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [393]  (3.579 ns)

 <State 155>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [393]  (3.579 ns)

 <State 156>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [393]  (3.579 ns)

 <State 157>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [405]  (3.579 ns)

 <State 158>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [405]  (3.579 ns)

 <State 159>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [405]  (3.579 ns)

 <State 160>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [405]  (3.579 ns)

 <State 161>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [405]  (3.579 ns)

 <State 162>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [418]  (3.579 ns)

 <State 163>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [418]  (3.579 ns)

 <State 164>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [418]  (3.579 ns)

 <State 165>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [418]  (3.579 ns)

 <State 166>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:28) [418]  (3.579 ns)

 <State 167>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:29) [419]  (3.644 ns)

 <State 168>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:29) [419]  (3.644 ns)

 <State 169>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:29) [419]  (3.644 ns)

 <State 170>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:29) [419]  (3.644 ns)

 <State 171>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:29) [419]  (3.644 ns)

 <State 172>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:29) [419]  (3.644 ns)

 <State 173>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:29) [419]  (3.644 ns)

 <State 174>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:29) [419]  (3.644 ns)

 <State 175>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:29) [419]  (3.644 ns)

 <State 176>: 3.644ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('c', HLS-benchmarks/C-Slow/covariance/covariance.cpp:29) [419]  (3.644 ns)

 <State 177>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('cov_addr', HLS-benchmarks/C-Slow/covariance/covariance.cpp:30) [423]  (0.000 ns)
	'store' operation 0 bit ('store_ln30', HLS-benchmarks/C-Slow/covariance/covariance.cpp:30) of variable 'bitcast_ln30', HLS-benchmarks/C-Slow/covariance/covariance.cpp:30 on array 'cov' [424]  (1.297 ns)

 <State 178>: 2.231ns
The critical path consists of the following:
	'load' operation 11 bit ('jj_load', HLS-benchmarks/C-Slow/covariance/covariance.cpp:24) on local variable 'jj', HLS-benchmarks/C-Slow/covariance/covariance.cpp:23 [31]  (0.000 ns)
	'add' operation 10 bit ('add_ln31', HLS-benchmarks/C-Slow/covariance/covariance.cpp:31) [425]  (0.933 ns)
	'getelementptr' operation 10 bit ('cov_addr_1', HLS-benchmarks/C-Slow/covariance/covariance.cpp:31) [427]  (0.000 ns)
	'store' operation 0 bit ('store_ln31', HLS-benchmarks/C-Slow/covariance/covariance.cpp:31) of variable 'bitcast_ln30', HLS-benchmarks/C-Slow/covariance/covariance.cpp:30 on array 'cov' [428]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
