;/****************************************************************************
;/
;/    Copyright 1995. All Rights Reserved by:
;/    
;/        CIRRUS LOGIC Inc
;/        3100 West Warren Ave
;/        Fremont, CA. 94538
;/        (510) 623-8300
;/
;/
;/    This document contains material confidential to CIRRUS LOGIC its 
;/    contents must not be revealed, used or disclosed to anyone or 
;/    company with out written permission by CIRRUS LOGIC.  
;/    The information contained herein is solely for the use of CIRRUS LOGIC.
;/
;/    File:  driver_h.s
;/
;/    Module Version: ACU 1.00
;/
;/    Function:  This file contains the 16550 register def. for UART0 the
;/    DET interface.
;/
;/    Product:  ACU 
;/
;/    History:
;/
;/         Created:  06/20/95
;/
;/         ---------------------------------------------------------
;/         -              Modifications            -
;/         ---------------------------------------------------------
;/
;/         Author & Date: CIRRUS LOGIC
;/         Description:
;/         Reason:
;/
;/****************************************************************************

;pointer to dte_interrupt_rx Vector

ParallelUartVecIrq			DCD		ParallelSerialIrqInt
ParallelUartVecFiq			DCD		ParallelSerialFiqInt
EEupdatetimervec				DCD		EEupdatetimer
ParallelTxVecFiq				DCD		ParallelTxSerialFiqInt
TimerVecIrq            		DCD		TimerIrq

;mrm8796
;sw flow cntl data mode only fix

ParallelFiqVecPoll         DCD		ParallelFiqPoll




;Timer0IntVec      	      DCD     	ParallelSerialFiqInt
;Timer1IntVec      	      DCD     	ParallelSerialIrqInt



;-----------------------------------
; MUSKET 16550 Port Registers
;-----------------------------------

;PARALLEL 16550 register set defines
; offsets from the base
HRHR             EQU     &0      ; Receive Buffer Reg.                   W/O
HTHR             EQU     &4      ; Transmitter Holding Reg.              R/O
HIER             EQU     &8      ; Interrupt Enable Reg.                 R/O
HIIR             EQU     &C      ; Interrupt Identificatio Reg.          R/O
HFCR             EQU     &10     ; FIFO Control Reg.                     R/O
HLCR             EQU     &14     ; Line Control Reg.                     R/O
HMCR             EQU     &18     ; Modem Control Reg.                    R/O
HLSR             EQU     &1C     ; Line Status Reg.                      R/W
HMSR             EQU     &20     ; Modem Status Reg.                     R/W
HSCR             EQU     &24     ; Scratch Reg.                          R/W
HDLLS            EQU     &28     ; Divisor Latch (LSB)                   R/O
HDLMS            EQU     &2C     ; Divisor Latch (MSB)                   R/O
CR550            EQU     &30     ; Control Reg. for 16550                R/W  
;------------------------------------------------
; Host Interrupt Enable Register (HIER) Read Only
;------------------------------------------------

;RX == RXD 
;TX == TXD 

HostModemStatusInt          EQU       &8 ; 1=Host Modem Status Interrupt  
HostReceiveStatusInt        EQU       &4 ; 1=Host Rx status Int  
HostTranmitHoldingRegReady  EQU       &2 ; 1=Host Rx Holding Reg Empty Int 
HostReceiveHoldingRegReady  EQU       &1 ; 1=Host Tx Holding Reg Full Int


;--------------------------------------------------------
; Host Interrupt Identification Register (HIIR) Read Only
;--------------------------------------------------------

HostFiFoEnable          EQU     &C0       ;FiFO is enabled by the Host

;--------------------------------------------
; Host FIFO Control Register (HFCR) Read Only
;--------------------------------------------

HostRxTriggerLvl        EQU     &C0       ;Host trigger level Setting   


;--------------------------------------------
; Host Line Control Register (HLCR) Read Only
;--------------------------------------------

SendBreak               EQU     &40     ; 0=Send break disable, 1= Send break enable

;---------------------------------------------
; Host Modem Control Register (HMCR) Read Only
;---------------------------------------------
;loop implementation

;------------------------------------------------
; Host Line Status Register (HLSR) Read and Write
;------------------------------------------------

        
TransmitEmpty                   EQU     &40 ; 1 = if the trasmit shift reg. 
                                            ; is empty

TransmitHoldingRegisterEmpty    EQU     &20 ; 1 = HTHR empty; if host writes   
                                            ; a char HTHR this bit will be 
                                            ; reset to zero 
                                            
ReceiverDataReady               EQU     &1  ; 1 = data is loaded in the 
                                            ; receiver ready for the host to 
                                            ; pick up H/W will set to zero

HlsrDefaultValue                EQU     &E1 ; OE,PE,FE,BI = 00           





;------------------------------------------------
; Host Modem Status Register (HMSR) Read and Write
;------------------------------------------------

        
DataCarrierDetect               EQU     &80 ; 1 = Data Carrier Detect active

RingIndicator                   EQU     &40 ; 1 = Ring active

DataSetReady                    EQU     &20 ; 1 = Data Set ready active 

ClearToSend                     EQU     &10 ; 1 = Clear To Send active       

DeltaDataCarrierDetect          EQU     &08 ; 1 = Delta Data Carrier Detect active

DeltaRingIndicator              EQU     &04 ; 1 = Delta Ring active

DeltaDataSetReady               EQU     &02 ; 1 = Delta Data Set ready active 

DeltaClearToSend                EQU     &01 ; 1 = Delta Clear To Send active       


;--------------------------------------------
; Host Scratch Register (HSCR) Read and Write
;--------------------------------------------

;Scratch register

;-----------------------------------------------------
; Host Divisor Latch Leaset Significant Read and Write (HDLLS)
; Host Divisor Latch Most Significant Read and Write (HDLMS)
;-----------------------------------------------------

;-----------------------------------
; Contorl Register 16550 (CR550)
;-----------------------------------

ReceiveFifoTimeOut      EQU     &1      ; 1 = Time out has occurred 

                END
