
*** Running vivado
    with args -log HARDWARE_ARCHI_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HARDWARE_ARCHI_wrapper.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source HARDWARE_ARCHI_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top HARDWARE_ARCHI_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14048
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1866.664 ; gain = 405.680
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HARDWARE_ARCHI_wrapper' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/hdl/HARDWARE_ARCHI_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'HARDWARE_ARCHI' declared at 'c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:1812' bound to instance 'HARDWARE_ARCHI_i' of component 'HARDWARE_ARCHI' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/hdl/HARDWARE_ARCHI_wrapper.vhd:59]
INFO: [Synth 8-638] synthesizing module 'HARDWARE_ARCHI' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:1833]
INFO: [Synth 8-3491] module 'HARDWARE_ARCHI_axi_gpio_0_0' declared at 'C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'HARDWARE_ARCHI_axi_gpio_0_0' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:2218]
INFO: [Synth 8-638] synthesizing module 'HARDWARE_ARCHI_axi_gpio_0_0' [C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'HARDWARE_ARCHI_axi_iic_0_0' declared at 'C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_axi_iic_0_0_stub.vhdl:5' bound to instance 'axi_iic_0' of component 'HARDWARE_ARCHI_axi_iic_0_0' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:2242]
INFO: [Synth 8-638] synthesizing module 'HARDWARE_ARCHI_axi_iic_0_0' [C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_axi_iic_0_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'HARDWARE_ARCHI_axi_uartlite_0_0' declared at 'C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'HARDWARE_ARCHI_axi_uartlite_0_0' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:2272]
INFO: [Synth 8-638] synthesizing module 'HARDWARE_ARCHI_axi_uartlite_0_0' [C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'HARDWARE_ARCHI_clk_wiz_1_0' declared at 'C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'HARDWARE_ARCHI_clk_wiz_1_0' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:2297]
INFO: [Synth 8-638] synthesizing module 'HARDWARE_ARCHI_clk_wiz_1_0' [C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_clk_wiz_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'HARDWARE_ARCHI_mdm_1_0' declared at 'C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'HARDWARE_ARCHI_mdm_1_0' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:2304]
INFO: [Synth 8-638] synthesizing module 'HARDWARE_ARCHI_mdm_1_0' [C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'HARDWARE_ARCHI_microblaze_0_0' declared at 'C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'HARDWARE_ARCHI_microblaze_0_0' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:2317]
INFO: [Synth 8-638] synthesizing module 'HARDWARE_ARCHI_microblaze_0_0' [C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-3491] module 'HARDWARE_ARCHI_microblaze_0_axi_intc_0' declared at 'C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'HARDWARE_ARCHI_microblaze_0_axi_intc_0' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:2403]
INFO: [Synth 8-638] synthesizing module 'HARDWARE_ARCHI_microblaze_0_axi_intc_0' [C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'HARDWARE_ARCHI_microblaze_0_axi_periph_0' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:1191]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15S0W6W' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15S0W6W' (0#1) [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_6KWZJ3' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_6KWZJ3' (0#1) [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_M3PQT3' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_M3PQT3' (0#1) [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1LB5900' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1LB5900' (0#1) [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:360]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_NX6KCT' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:1023]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_NX6KCT' (0#1) [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:1023]
INFO: [Synth 8-3491] module 'HARDWARE_ARCHI_xbar_0' declared at 'C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'HARDWARE_ARCHI_xbar_0' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:1713]
INFO: [Synth 8-638] synthesizing module 'HARDWARE_ARCHI_xbar_0' [C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'HARDWARE_ARCHI_microblaze_0_axi_periph_0' (0#1) [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:1191]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_16ZZSEG' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:444]
INFO: [Synth 8-3491] module 'HARDWARE_ARCHI_dlmb_bram_if_cntlr_0' declared at 'C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'HARDWARE_ARCHI_dlmb_bram_if_cntlr_0' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:658]
INFO: [Synth 8-638] synthesizing module 'HARDWARE_ARCHI_dlmb_bram_if_cntlr_0' [C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'HARDWARE_ARCHI_dlmb_v10_0' declared at 'C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'HARDWARE_ARCHI_dlmb_v10_0' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:712]
INFO: [Synth 8-638] synthesizing module 'HARDWARE_ARCHI_dlmb_v10_0' [C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'HARDWARE_ARCHI_ilmb_bram_if_cntlr_0' declared at 'C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'HARDWARE_ARCHI_ilmb_bram_if_cntlr_0' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:740]
INFO: [Synth 8-638] synthesizing module 'HARDWARE_ARCHI_ilmb_bram_if_cntlr_0' [C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'HARDWARE_ARCHI_ilmb_v10_0' declared at 'C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'HARDWARE_ARCHI_ilmb_v10_0' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:794]
INFO: [Synth 8-638] synthesizing module 'HARDWARE_ARCHI_ilmb_v10_0' [C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'HARDWARE_ARCHI_lmb_bram_0' declared at 'C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'HARDWARE_ARCHI_lmb_bram_0' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:822]
INFO: [Synth 8-638] synthesizing module 'HARDWARE_ARCHI_lmb_bram_0' [C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_16ZZSEG' (0#1) [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:444]
INFO: [Synth 8-3491] module 'HARDWARE_ARCHI_microblaze_0_xlconcat_0' declared at 'c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_microblaze_0_xlconcat_0/synth/HARDWARE_ARCHI_microblaze_0_xlconcat_0.v:53' bound to instance 'microblaze_0_xlconcat' of component 'HARDWARE_ARCHI_microblaze_0_xlconcat_0' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:2558]
INFO: [Synth 8-6157] synthesizing module 'HARDWARE_ARCHI_microblaze_0_xlconcat_0' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_microblaze_0_xlconcat_0/synth/HARDWARE_ARCHI_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'HARDWARE_ARCHI_microblaze_0_xlconcat_0' (0#1) [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_microblaze_0_xlconcat_0/synth/HARDWARE_ARCHI_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-3491] module 'HARDWARE_ARCHI_rst_clk_wiz_1_100M_0' declared at 'C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'HARDWARE_ARCHI_rst_clk_wiz_1_100M_0' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:2563]
INFO: [Synth 8-638] synthesizing module 'HARDWARE_ARCHI_rst_clk_wiz_1_100M_0' [C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/.Xil/Vivado-16484-Gordan/realtime/HARDWARE_ARCHI_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'HARDWARE_ARCHI' (0#1) [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/synth/HARDWARE_ARCHI.vhd:1833]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902' bound to instance 'temp_sensor_scl_iobuf' of component 'IOBUF' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/hdl/HARDWARE_ARCHI_wrapper.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902' bound to instance 'temp_sensor_sda_iobuf' of component 'IOBUF' [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/hdl/HARDWARE_ARCHI_wrapper.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'HARDWARE_ARCHI_wrapper' (0#1) [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/hdl/HARDWARE_ARCHI_wrapper.vhd:27]
WARNING: [Synth 8-7129] Port In1[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1968.219 ; gain = 507.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1968.219 ; gain = 507.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1968.219 ; gain = 507.234
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1968.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_microblaze_0_0/HARDWARE_ARCHI_microblaze_0_0/HARDWARE_ARCHI_microblaze_0_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/microblaze_0'
Finished Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_microblaze_0_0/HARDWARE_ARCHI_microblaze_0_0/HARDWARE_ARCHI_microblaze_0_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/microblaze_0'
Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_dlmb_v10_0/HARDWARE_ARCHI_dlmb_v10_0/HARDWARE_ARCHI_dlmb_v10_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_dlmb_v10_0/HARDWARE_ARCHI_dlmb_v10_0/HARDWARE_ARCHI_dlmb_v10_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_ilmb_v10_0/HARDWARE_ARCHI_ilmb_v10_0/HARDWARE_ARCHI_dlmb_v10_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_ilmb_v10_0/HARDWARE_ARCHI_ilmb_v10_0/HARDWARE_ARCHI_dlmb_v10_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_dlmb_bram_if_cntlr_0/HARDWARE_ARCHI_dlmb_bram_if_cntlr_0/HARDWARE_ARCHI_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_dlmb_bram_if_cntlr_0/HARDWARE_ARCHI_dlmb_bram_if_cntlr_0/HARDWARE_ARCHI_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_ilmb_bram_if_cntlr_0/HARDWARE_ARCHI_ilmb_bram_if_cntlr_0/HARDWARE_ARCHI_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_ilmb_bram_if_cntlr_0/HARDWARE_ARCHI_ilmb_bram_if_cntlr_0/HARDWARE_ARCHI_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_lmb_bram_0/HARDWARE_ARCHI_lmb_bram_0/HARDWARE_ARCHI_lmb_bram_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_lmb_bram_0/HARDWARE_ARCHI_lmb_bram_0/HARDWARE_ARCHI_lmb_bram_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_xbar_0/HARDWARE_ARCHI_xbar_0/HARDWARE_ARCHI_xbar_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_xbar_0/HARDWARE_ARCHI_xbar_0/HARDWARE_ARCHI_xbar_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_microblaze_0_axi_intc_0/HARDWARE_ARCHI_microblaze_0_axi_intc_0/HARDWARE_ARCHI_microblaze_0_axi_intc_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_microblaze_0_axi_intc_0/HARDWARE_ARCHI_microblaze_0_axi_intc_0/HARDWARE_ARCHI_microblaze_0_axi_intc_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_mdm_1_0/HARDWARE_ARCHI_mdm_1_0/HARDWARE_ARCHI_mdm_1_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/mdm_1'
Finished Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_mdm_1_0/HARDWARE_ARCHI_mdm_1_0/HARDWARE_ARCHI_mdm_1_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/mdm_1'
Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_clk_wiz_1_0/HARDWARE_ARCHI_clk_wiz_1_0/HARDWARE_ARCHI_clk_wiz_1_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_clk_wiz_1_0/HARDWARE_ARCHI_clk_wiz_1_0/HARDWARE_ARCHI_clk_wiz_1_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/clk_wiz_1'
Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_rst_clk_wiz_1_100M_0/HARDWARE_ARCHI_rst_clk_wiz_1_100M_0/HARDWARE_ARCHI_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_rst_clk_wiz_1_100M_0/HARDWARE_ARCHI_rst_clk_wiz_1_100M_0/HARDWARE_ARCHI_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_axi_uartlite_0_0/HARDWARE_ARCHI_axi_uartlite_0_0/HARDWARE_ARCHI_axi_uartlite_0_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_axi_uartlite_0_0/HARDWARE_ARCHI_axi_uartlite_0_0/HARDWARE_ARCHI_axi_uartlite_0_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/axi_uartlite_0'
Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_axi_gpio_0_0/HARDWARE_ARCHI_axi_gpio_0_0/HARDWARE_ARCHI_axi_gpio_0_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_axi_gpio_0_0/HARDWARE_ARCHI_axi_gpio_0_0/HARDWARE_ARCHI_axi_gpio_0_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/axi_gpio_0'
Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_axi_iic_0_0/HARDWARE_ARCHI_axi_iic_0_0/HARDWARE_ARCHI_axi_iic_0_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/axi_iic_0'
Finished Parsing XDC File [c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_axi_iic_0_0/HARDWARE_ARCHI_axi_iic_0_0/HARDWARE_ARCHI_axi_iic_0_0_in_context.xdc] for cell 'HARDWARE_ARCHI_i/axi_iic_0'
Parsing XDC File [C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1973.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1973.387 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HARDWARE_ARCHI_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1974.355 ; gain = 513.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1974.355 ; gain = 513.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_clk_wiz_1_0/HARDWARE_ARCHI_clk_wiz_1_0/HARDWARE_ARCHI_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.gen/sources_1/bd/HARDWARE_ARCHI/ip/HARDWARE_ARCHI_clk_wiz_1_0/HARDWARE_ARCHI_clk_wiz_1_0/HARDWARE_ARCHI_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for HARDWARE_ARCHI_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HARDWARE_ARCHI_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HARDWARE_ARCHI_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HARDWARE_ARCHI_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HARDWARE_ARCHI_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HARDWARE_ARCHI_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HARDWARE_ARCHI_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HARDWARE_ARCHI_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HARDWARE_ARCHI_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HARDWARE_ARCHI_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HARDWARE_ARCHI_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HARDWARE_ARCHI_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HARDWARE_ARCHI_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HARDWARE_ARCHI_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HARDWARE_ARCHI_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HARDWARE_ARCHI_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for HARDWARE_ARCHI_i/axi_iic_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1974.355 ; gain = 513.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1974.355 ; gain = 513.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1974.355 ; gain = 513.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1974.355 ; gain = 513.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1974.355 ; gain = 513.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1974.355 ; gain = 513.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1974.355 ; gain = 513.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1974.355 ; gain = 513.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1974.355 ; gain = 513.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1974.355 ; gain = 513.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1974.355 ; gain = 513.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1974.355 ; gain = 513.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------+----------+
|      |BlackBox name                          |Instances |
+------+---------------------------------------+----------+
|1     |HARDWARE_ARCHI_xbar_0                  |         1|
|2     |HARDWARE_ARCHI_axi_gpio_0_0            |         1|
|3     |HARDWARE_ARCHI_axi_iic_0_0             |         1|
|4     |HARDWARE_ARCHI_axi_uartlite_0_0        |         1|
|5     |HARDWARE_ARCHI_clk_wiz_1_0             |         1|
|6     |HARDWARE_ARCHI_mdm_1_0                 |         1|
|7     |HARDWARE_ARCHI_microblaze_0_0          |         1|
|8     |HARDWARE_ARCHI_microblaze_0_axi_intc_0 |         1|
|9     |HARDWARE_ARCHI_rst_clk_wiz_1_100M_0    |         1|
|10    |HARDWARE_ARCHI_dlmb_bram_if_cntlr_0    |         1|
|11    |HARDWARE_ARCHI_dlmb_v10_0              |         1|
|12    |HARDWARE_ARCHI_ilmb_bram_if_cntlr_0    |         1|
|13    |HARDWARE_ARCHI_ilmb_v10_0              |         1|
|14    |HARDWARE_ARCHI_lmb_bram_0              |         1|
+------+---------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------------+------+
|      |Cell                                        |Count |
+------+--------------------------------------------+------+
|1     |HARDWARE_ARCHI_axi_gpio_0_0_bbox            |     1|
|2     |HARDWARE_ARCHI_axi_iic_0_0_bbox             |     1|
|3     |HARDWARE_ARCHI_axi_uartlite_0_0_bbox        |     1|
|4     |HARDWARE_ARCHI_clk_wiz_1_0_bbox             |     1|
|5     |HARDWARE_ARCHI_dlmb_bram_if_cntlr_0_bbox    |     1|
|6     |HARDWARE_ARCHI_dlmb_v10_0_bbox              |     1|
|7     |HARDWARE_ARCHI_ilmb_bram_if_cntlr_0_bbox    |     1|
|8     |HARDWARE_ARCHI_ilmb_v10_0_bbox              |     1|
|9     |HARDWARE_ARCHI_lmb_bram_0_bbox              |     1|
|10    |HARDWARE_ARCHI_mdm_1_0_bbox                 |     1|
|11    |HARDWARE_ARCHI_microblaze_0_0_bbox          |     1|
|12    |HARDWARE_ARCHI_microblaze_0_axi_intc_0_bbox |     1|
|13    |HARDWARE_ARCHI_rst_clk_wiz_1_100M_0_bbox    |     1|
|14    |HARDWARE_ARCHI_xbar_0_bbox                  |     1|
|15    |IBUF                                        |     7|
|16    |IOBUF                                       |     2|
|17    |OBUF                                        |     9|
+------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1974.355 ; gain = 513.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1974.355 ; gain = 507.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1974.355 ; gain = 513.371
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1974.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1977.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Synth Design complete, checksum: 1c0df05c
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1977.699 ; gain = 931.488
INFO: [Common 17-1381] The checkpoint 'C:/Users/konev/Desktop/VLSI_PROJ_MB_HW_02/VLSI_PROJ_MB_HW_02.runs/synth_1/HARDWARE_ARCHI_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HARDWARE_ARCHI_wrapper_utilization_synth.rpt -pb HARDWARE_ARCHI_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 10 22:02:32 2023...
