Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Sep 18 18:01:37 2025
| Host         : laptop running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hfrisc_soc_timing_summary_routed.rpt -pb hfrisc_soc_timing_summary_routed.pb -rpx hfrisc_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : hfrisc_soc
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
HPDR-1     Warning           Port pin direction inconsistency                           1           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1024        
TIMING-18  Warning           Missing input or output delay                              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4935)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (43568)
5. checking no_input_delay (33)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4935)
---------------------------
 There are 4935 register/latch pins with no clock driven by root clock pin: clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (43568)
----------------------------------------------------
 There are 43568 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.908        0.000                      0                    1        0.263        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.908        0.000                      0                    1        0.263        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.908ns  (required time - arrival time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     5.235    clk_i_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  clock_reg/Q
                         net (fo=2, routed)           0.505     6.196    clock
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.320 r  clock_i_1/O
                         net (fo=1, routed)           0.000     6.320    clock_i_1_n_0
    SLICE_X51Y96         FDCE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.511    14.934    clk_i_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  clock_reg/C
                         clock pessimism              0.301    15.235    
                         clock uncertainty           -0.035    15.199    
    SLICE_X51Y96         FDCE (Setup_fdce_C_D)        0.029    15.228    clock_reg
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                  8.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.484    clk_i_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  clock_reg/Q
                         net (fo=2, routed)           0.168     1.794    clock
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.839 r  clock_i_1/O
                         net (fo=1, routed)           0.000     1.839    clock_i_1_n_0
    SLICE_X51Y96         FDCE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.000    clk_i_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  clock_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDCE (Hold_fdce_C_D)         0.091     1.575    clock_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    clock_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clock_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clock_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clock_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clock_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         43601 Endpoints
Min Delay         43601 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bram/ram1_reg_6144_6399_29_29/RAMS64E_A/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.120ns  (logic 1.802ns (6.899%)  route 24.318ns (93.101%))
  Logic Levels:           10  (FDCE=1 LUT5=3 LUT6=5 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=51, routed)          2.386     2.842    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA3
    SLICE_X38Y89         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.992 r  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA/O
                         net (fo=4, routed)           0.772     3.765    processor/core/register_bank/read_data20[0]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.328     4.093 r  processor/core/register_bank/uartcause_inv[0]_i_1/O
                         net (fo=154, routed)         1.372     5.464    processor/core/register_bank/rs2_r_reg[3]
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.588 r  processor/core/register_bank/data_o[23]_i_21/O
                         net (fo=111, routed)         2.687     8.276    processor/core/register_bank/rs2_r_reg[0]_2
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.124     8.400 f  processor/core/register_bank/RAMB16_S9_inst0_i_151/O
                         net (fo=3, routed)           1.179     9.579    processor/core/register_bank/RAMB16_S9_inst0_i_151_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.703 f  processor/core/register_bank/timercause_inv[4]_i_12/O
                         net (fo=1, routed)           0.796    10.499    processor/core/register_bank/timercause_inv[4]_i_12_n_0
    SLICE_X55Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.623 f  processor/core/register_bank/timercause_inv[4]_i_9/O
                         net (fo=1, routed)           1.331    11.954    processor/core/register_bank/timercause_inv[4]_i_9_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I4_O)        0.124    12.078 r  processor/core/register_bank/timercause_inv[4]_i_5/O
                         net (fo=3, routed)           1.478    13.556    processor/core/register_bank/data_addr_cpu[13]
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.680 r  processor/core/register_bank/timercause_inv[4]_i_4/O
                         net (fo=172, routed)         7.792    21.472    processor/core/register_bank/data_access_s_dly_reg_6
    SLICE_X48Y65         LUT6 (Prop_lut6_I3_O)        0.124    21.596 r  processor/core/register_bank/ram1_reg_6144_6399_24_24_i_1/O
                         net (fo=32, routed)          4.524    26.120    bram/ram1_reg_6144_6399_29_29/WE
    SLICE_X66Y73         RAMS64E                                      r  bram/ram1_reg_6144_6399_29_29/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bram/ram1_reg_6144_6399_29_29/RAMS64E_B/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.120ns  (logic 1.802ns (6.899%)  route 24.318ns (93.101%))
  Logic Levels:           10  (FDCE=1 LUT5=3 LUT6=5 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=51, routed)          2.386     2.842    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA3
    SLICE_X38Y89         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.992 r  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA/O
                         net (fo=4, routed)           0.772     3.765    processor/core/register_bank/read_data20[0]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.328     4.093 r  processor/core/register_bank/uartcause_inv[0]_i_1/O
                         net (fo=154, routed)         1.372     5.464    processor/core/register_bank/rs2_r_reg[3]
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.588 r  processor/core/register_bank/data_o[23]_i_21/O
                         net (fo=111, routed)         2.687     8.276    processor/core/register_bank/rs2_r_reg[0]_2
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.124     8.400 f  processor/core/register_bank/RAMB16_S9_inst0_i_151/O
                         net (fo=3, routed)           1.179     9.579    processor/core/register_bank/RAMB16_S9_inst0_i_151_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.703 f  processor/core/register_bank/timercause_inv[4]_i_12/O
                         net (fo=1, routed)           0.796    10.499    processor/core/register_bank/timercause_inv[4]_i_12_n_0
    SLICE_X55Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.623 f  processor/core/register_bank/timercause_inv[4]_i_9/O
                         net (fo=1, routed)           1.331    11.954    processor/core/register_bank/timercause_inv[4]_i_9_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I4_O)        0.124    12.078 r  processor/core/register_bank/timercause_inv[4]_i_5/O
                         net (fo=3, routed)           1.478    13.556    processor/core/register_bank/data_addr_cpu[13]
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.680 r  processor/core/register_bank/timercause_inv[4]_i_4/O
                         net (fo=172, routed)         7.792    21.472    processor/core/register_bank/data_access_s_dly_reg_6
    SLICE_X48Y65         LUT6 (Prop_lut6_I3_O)        0.124    21.596 r  processor/core/register_bank/ram1_reg_6144_6399_24_24_i_1/O
                         net (fo=32, routed)          4.524    26.120    bram/ram1_reg_6144_6399_29_29/WE
    SLICE_X66Y73         RAMS64E                                      r  bram/ram1_reg_6144_6399_29_29/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bram/ram1_reg_6144_6399_29_29/RAMS64E_C/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.120ns  (logic 1.802ns (6.899%)  route 24.318ns (93.101%))
  Logic Levels:           10  (FDCE=1 LUT5=3 LUT6=5 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=51, routed)          2.386     2.842    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA3
    SLICE_X38Y89         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.992 r  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA/O
                         net (fo=4, routed)           0.772     3.765    processor/core/register_bank/read_data20[0]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.328     4.093 r  processor/core/register_bank/uartcause_inv[0]_i_1/O
                         net (fo=154, routed)         1.372     5.464    processor/core/register_bank/rs2_r_reg[3]
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.588 r  processor/core/register_bank/data_o[23]_i_21/O
                         net (fo=111, routed)         2.687     8.276    processor/core/register_bank/rs2_r_reg[0]_2
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.124     8.400 f  processor/core/register_bank/RAMB16_S9_inst0_i_151/O
                         net (fo=3, routed)           1.179     9.579    processor/core/register_bank/RAMB16_S9_inst0_i_151_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.703 f  processor/core/register_bank/timercause_inv[4]_i_12/O
                         net (fo=1, routed)           0.796    10.499    processor/core/register_bank/timercause_inv[4]_i_12_n_0
    SLICE_X55Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.623 f  processor/core/register_bank/timercause_inv[4]_i_9/O
                         net (fo=1, routed)           1.331    11.954    processor/core/register_bank/timercause_inv[4]_i_9_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I4_O)        0.124    12.078 r  processor/core/register_bank/timercause_inv[4]_i_5/O
                         net (fo=3, routed)           1.478    13.556    processor/core/register_bank/data_addr_cpu[13]
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.680 r  processor/core/register_bank/timercause_inv[4]_i_4/O
                         net (fo=172, routed)         7.792    21.472    processor/core/register_bank/data_access_s_dly_reg_6
    SLICE_X48Y65         LUT6 (Prop_lut6_I3_O)        0.124    21.596 r  processor/core/register_bank/ram1_reg_6144_6399_24_24_i_1/O
                         net (fo=32, routed)          4.524    26.120    bram/ram1_reg_6144_6399_29_29/WE
    SLICE_X66Y73         RAMS64E                                      r  bram/ram1_reg_6144_6399_29_29/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bram/ram1_reg_6144_6399_29_29/RAMS64E_D/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.120ns  (logic 1.802ns (6.899%)  route 24.318ns (93.101%))
  Logic Levels:           10  (FDCE=1 LUT5=3 LUT6=5 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=51, routed)          2.386     2.842    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA3
    SLICE_X38Y89         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.992 r  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA/O
                         net (fo=4, routed)           0.772     3.765    processor/core/register_bank/read_data20[0]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.328     4.093 r  processor/core/register_bank/uartcause_inv[0]_i_1/O
                         net (fo=154, routed)         1.372     5.464    processor/core/register_bank/rs2_r_reg[3]
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.588 r  processor/core/register_bank/data_o[23]_i_21/O
                         net (fo=111, routed)         2.687     8.276    processor/core/register_bank/rs2_r_reg[0]_2
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.124     8.400 f  processor/core/register_bank/RAMB16_S9_inst0_i_151/O
                         net (fo=3, routed)           1.179     9.579    processor/core/register_bank/RAMB16_S9_inst0_i_151_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.703 f  processor/core/register_bank/timercause_inv[4]_i_12/O
                         net (fo=1, routed)           0.796    10.499    processor/core/register_bank/timercause_inv[4]_i_12_n_0
    SLICE_X55Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.623 f  processor/core/register_bank/timercause_inv[4]_i_9/O
                         net (fo=1, routed)           1.331    11.954    processor/core/register_bank/timercause_inv[4]_i_9_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I4_O)        0.124    12.078 r  processor/core/register_bank/timercause_inv[4]_i_5/O
                         net (fo=3, routed)           1.478    13.556    processor/core/register_bank/data_addr_cpu[13]
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.680 r  processor/core/register_bank/timercause_inv[4]_i_4/O
                         net (fo=172, routed)         7.792    21.472    processor/core/register_bank/data_access_s_dly_reg_6
    SLICE_X48Y65         LUT6 (Prop_lut6_I3_O)        0.124    21.596 r  processor/core/register_bank/ram1_reg_6144_6399_24_24_i_1/O
                         net (fo=32, routed)          4.524    26.120    bram/ram1_reg_6144_6399_29_29/WE
    SLICE_X66Y73         RAMS64E                                      r  bram/ram1_reg_6144_6399_29_29/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            peripherals/paddr_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.554ns  (logic 2.516ns (9.846%)  route 23.038ns (90.154%))
  Logic Levels:           12  (FDCE=1 LUT3=1 LUT5=4 LUT6=5 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=51, routed)          2.386     2.842    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA3
    SLICE_X38Y89         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.992 r  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA/O
                         net (fo=4, routed)           0.772     3.765    processor/core/register_bank/read_data20[0]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.328     4.093 r  processor/core/register_bank/uartcause_inv[0]_i_1/O
                         net (fo=154, routed)         1.372     5.464    processor/core/register_bank/rs2_r_reg[3]
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.588 r  processor/core/register_bank/data_o[23]_i_21/O
                         net (fo=111, routed)         2.687     8.276    processor/core/register_bank/rs2_r_reg[0]_2
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.124     8.400 r  processor/core/register_bank/RAMB16_S9_inst0_i_151/O
                         net (fo=3, routed)           1.179     9.579    processor/core/register_bank/RAMB16_S9_inst0_i_151_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.703 r  processor/core/register_bank/timercause_inv[4]_i_12/O
                         net (fo=1, routed)           0.796    10.499    processor/core/register_bank/timercause_inv[4]_i_12_n_0
    SLICE_X55Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.623 r  processor/core/register_bank/timercause_inv[4]_i_9/O
                         net (fo=1, routed)           1.331    11.954    processor/core/register_bank/timercause_inv[4]_i_9_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I4_O)        0.124    12.078 f  processor/core/register_bank/timercause_inv[4]_i_5/O
                         net (fo=3, routed)           1.478    13.556    processor/core/register_bank/data_addr_cpu[13]
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.680 f  processor/core/register_bank/timercause_inv[4]_i_4/O
                         net (fo=172, routed)         5.486    19.166    processor/core/register_bank/data_access_s_dly_reg_6
    SLICE_X71Y89         LUT5 (Prop_lut5_I2_O)        0.152    19.318 r  processor/core/register_bank/data_o[31]_i_5/O
                         net (fo=32, routed)          1.997    21.315    processor/core/register_bank/data_o[31]_i_5_n_0
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.358    21.673 r  processor/core/register_bank/uart0_divisor[15]_i_3/O
                         net (fo=6, routed)           1.275    22.948    processor/core/register_bank/uart0_divisor[15]_i_3_n_0
    SLICE_X71Y90         LUT6 (Prop_lut6_I4_O)        0.328    23.276 r  processor/core/register_bank/paddr[15]_i_1/O
                         net (fo=16, routed)          2.278    25.554    peripherals/paddr
    SLICE_X32Y87         FDPE                                         r  peripherals/paddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/register_bank/registers_reg_r2_0_15_12_17/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.537ns  (logic 2.422ns (9.484%)  route 23.115ns (90.516%))
  Logic Levels:           15  (FDCE=1 LUT3=1 LUT5=4 LUT6=8 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=51, routed)          2.386     2.842    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA3
    SLICE_X38Y89         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.992 r  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA/O
                         net (fo=4, routed)           0.772     3.765    processor/core/register_bank/read_data20[0]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.328     4.093 r  processor/core/register_bank/uartcause_inv[0]_i_1/O
                         net (fo=154, routed)         1.372     5.464    processor/core/register_bank/rs2_r_reg[3]
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.588 r  processor/core/register_bank/data_o[23]_i_21/O
                         net (fo=111, routed)         3.716     9.304    processor/core/register_bank/rs2_r_reg[0]_2
    SLICE_X41Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.428 f  processor/core/register_bank/RAMB16_S9_inst0_i_142/O
                         net (fo=2, routed)           0.893    10.322    processor/core/register_bank/RAMB16_S9_inst0_i_142_n_0
    SLICE_X47Y98         LUT5 (Prop_lut5_I0_O)        0.124    10.446 r  processor/core/register_bank/periph_data[31]_i_41/O
                         net (fo=2, routed)           0.575    11.021    processor/core/register_bank/periph_data[31]_i_41_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I3_O)        0.124    11.145 r  processor/core/register_bank/periph_data[31]_i_17/O
                         net (fo=1, routed)           0.941    12.086    processor/core/register_bank/periph_data[31]_i_17_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.124    12.210 r  processor/core/register_bank/periph_data[31]_i_4/O
                         net (fo=6, routed)           1.135    13.345    processor/core/register_bank/data_addr_cpu[30]
    SLICE_X29Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.469 r  processor/core/register_bank/RAMB16_S9_inst0_i_12/O
                         net (fo=10, routed)          0.351    13.820    processor/core/register_bank/address__0[30]
    SLICE_X32Y94         LUT6 (Prop_lut6_I4_O)        0.124    13.944 r  processor/core/register_bank/inst_reg[31]_i_3/O
                         net (fo=32, routed)          4.796    18.740    processor/core/register_bank/periph_dly_reg
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124    18.864 r  processor/core/register_bank/inst_reg[7]_i_1/O
                         net (fo=6, routed)           1.782    20.647    processor/int_control/data6[7]
    SLICE_X28Y88         LUT3 (Prop_lut3_I2_O)        0.124    20.771 r  processor/int_control/registers_reg_r1_0_15_12_17_i_17/O
                         net (fo=3, routed)           0.830    21.600    processor/core/register_bank/data_in_cpu[7]
    SLICE_X28Y87         LUT6 (Prop_lut6_I1_O)        0.124    21.724 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_23/O
                         net (fo=16, routed)          1.766    23.490    processor/core/register_bank/mem_read_ctl_r_reg[1]
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.124    23.614 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_12/O
                         net (fo=1, routed)           0.817    24.431    processor/core/register_bank/registers_reg_r1_0_15_12_17_i_12_n_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.124    24.555 r  processor/core/register_bank/registers_reg_r1_0_15_12_17_i_6/O
                         net (fo=2, routed)           0.983    25.537    processor/core/register_bank/registers_reg_r2_0_15_12_17/DIC0
    SLICE_X34Y91         RAMD32                                       r  processor/core/register_bank/registers_reg_r2_0_15_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bram/ram1_reg_6144_6399_28_28/RAMS64E_A/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.505ns  (logic 1.802ns (7.065%)  route 23.703ns (92.935%))
  Logic Levels:           10  (FDCE=1 LUT5=3 LUT6=5 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=51, routed)          2.386     2.842    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA3
    SLICE_X38Y89         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.992 r  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA/O
                         net (fo=4, routed)           0.772     3.765    processor/core/register_bank/read_data20[0]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.328     4.093 r  processor/core/register_bank/uartcause_inv[0]_i_1/O
                         net (fo=154, routed)         1.372     5.464    processor/core/register_bank/rs2_r_reg[3]
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.588 r  processor/core/register_bank/data_o[23]_i_21/O
                         net (fo=111, routed)         2.687     8.276    processor/core/register_bank/rs2_r_reg[0]_2
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.124     8.400 f  processor/core/register_bank/RAMB16_S9_inst0_i_151/O
                         net (fo=3, routed)           1.179     9.579    processor/core/register_bank/RAMB16_S9_inst0_i_151_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.703 f  processor/core/register_bank/timercause_inv[4]_i_12/O
                         net (fo=1, routed)           0.796    10.499    processor/core/register_bank/timercause_inv[4]_i_12_n_0
    SLICE_X55Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.623 f  processor/core/register_bank/timercause_inv[4]_i_9/O
                         net (fo=1, routed)           1.331    11.954    processor/core/register_bank/timercause_inv[4]_i_9_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I4_O)        0.124    12.078 r  processor/core/register_bank/timercause_inv[4]_i_5/O
                         net (fo=3, routed)           1.478    13.556    processor/core/register_bank/data_addr_cpu[13]
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.680 r  processor/core/register_bank/timercause_inv[4]_i_4/O
                         net (fo=172, routed)         7.792    21.472    processor/core/register_bank/data_access_s_dly_reg_6
    SLICE_X48Y65         LUT6 (Prop_lut6_I3_O)        0.124    21.596 r  processor/core/register_bank/ram1_reg_6144_6399_24_24_i_1/O
                         net (fo=32, routed)          3.909    25.505    bram/ram1_reg_6144_6399_28_28/WE
    SLICE_X66Y68         RAMS64E                                      r  bram/ram1_reg_6144_6399_28_28/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bram/ram1_reg_6144_6399_28_28/RAMS64E_B/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.505ns  (logic 1.802ns (7.065%)  route 23.703ns (92.935%))
  Logic Levels:           10  (FDCE=1 LUT5=3 LUT6=5 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=51, routed)          2.386     2.842    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA3
    SLICE_X38Y89         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.992 r  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA/O
                         net (fo=4, routed)           0.772     3.765    processor/core/register_bank/read_data20[0]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.328     4.093 r  processor/core/register_bank/uartcause_inv[0]_i_1/O
                         net (fo=154, routed)         1.372     5.464    processor/core/register_bank/rs2_r_reg[3]
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.588 r  processor/core/register_bank/data_o[23]_i_21/O
                         net (fo=111, routed)         2.687     8.276    processor/core/register_bank/rs2_r_reg[0]_2
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.124     8.400 f  processor/core/register_bank/RAMB16_S9_inst0_i_151/O
                         net (fo=3, routed)           1.179     9.579    processor/core/register_bank/RAMB16_S9_inst0_i_151_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.703 f  processor/core/register_bank/timercause_inv[4]_i_12/O
                         net (fo=1, routed)           0.796    10.499    processor/core/register_bank/timercause_inv[4]_i_12_n_0
    SLICE_X55Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.623 f  processor/core/register_bank/timercause_inv[4]_i_9/O
                         net (fo=1, routed)           1.331    11.954    processor/core/register_bank/timercause_inv[4]_i_9_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I4_O)        0.124    12.078 r  processor/core/register_bank/timercause_inv[4]_i_5/O
                         net (fo=3, routed)           1.478    13.556    processor/core/register_bank/data_addr_cpu[13]
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.680 r  processor/core/register_bank/timercause_inv[4]_i_4/O
                         net (fo=172, routed)         7.792    21.472    processor/core/register_bank/data_access_s_dly_reg_6
    SLICE_X48Y65         LUT6 (Prop_lut6_I3_O)        0.124    21.596 r  processor/core/register_bank/ram1_reg_6144_6399_24_24_i_1/O
                         net (fo=32, routed)          3.909    25.505    bram/ram1_reg_6144_6399_28_28/WE
    SLICE_X66Y68         RAMS64E                                      r  bram/ram1_reg_6144_6399_28_28/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bram/ram1_reg_6144_6399_28_28/RAMS64E_C/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.505ns  (logic 1.802ns (7.065%)  route 23.703ns (92.935%))
  Logic Levels:           10  (FDCE=1 LUT5=3 LUT6=5 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=51, routed)          2.386     2.842    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA3
    SLICE_X38Y89         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.992 r  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA/O
                         net (fo=4, routed)           0.772     3.765    processor/core/register_bank/read_data20[0]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.328     4.093 r  processor/core/register_bank/uartcause_inv[0]_i_1/O
                         net (fo=154, routed)         1.372     5.464    processor/core/register_bank/rs2_r_reg[3]
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.588 r  processor/core/register_bank/data_o[23]_i_21/O
                         net (fo=111, routed)         2.687     8.276    processor/core/register_bank/rs2_r_reg[0]_2
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.124     8.400 f  processor/core/register_bank/RAMB16_S9_inst0_i_151/O
                         net (fo=3, routed)           1.179     9.579    processor/core/register_bank/RAMB16_S9_inst0_i_151_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.703 f  processor/core/register_bank/timercause_inv[4]_i_12/O
                         net (fo=1, routed)           0.796    10.499    processor/core/register_bank/timercause_inv[4]_i_12_n_0
    SLICE_X55Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.623 f  processor/core/register_bank/timercause_inv[4]_i_9/O
                         net (fo=1, routed)           1.331    11.954    processor/core/register_bank/timercause_inv[4]_i_9_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I4_O)        0.124    12.078 r  processor/core/register_bank/timercause_inv[4]_i_5/O
                         net (fo=3, routed)           1.478    13.556    processor/core/register_bank/data_addr_cpu[13]
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.680 r  processor/core/register_bank/timercause_inv[4]_i_4/O
                         net (fo=172, routed)         7.792    21.472    processor/core/register_bank/data_access_s_dly_reg_6
    SLICE_X48Y65         LUT6 (Prop_lut6_I3_O)        0.124    21.596 r  processor/core/register_bank/ram1_reg_6144_6399_24_24_i_1/O
                         net (fo=32, routed)          3.909    25.505    bram/ram1_reg_6144_6399_28_28/WE
    SLICE_X66Y68         RAMS64E                                      r  bram/ram1_reg_6144_6399_28_28/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/rs2_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bram/ram1_reg_6144_6399_28_28/RAMS64E_D/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.505ns  (logic 1.802ns (7.065%)  route 23.703ns (92.935%))
  Logic Levels:           10  (FDCE=1 LUT5=3 LUT6=5 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDCE                         0.000     0.000 r  processor/core/rs2_r_reg[3]/C
    SLICE_X35Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  processor/core/rs2_r_reg[3]/Q
                         net (fo=51, routed)          2.386     2.842    processor/core/register_bank/registers_reg_r2_0_15_0_5/ADDRA3
    SLICE_X38Y89         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     2.992 r  processor/core/register_bank/registers_reg_r2_0_15_0_5/RAMA/O
                         net (fo=4, routed)           0.772     3.765    processor/core/register_bank/read_data20[0]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.328     4.093 r  processor/core/register_bank/uartcause_inv[0]_i_1/O
                         net (fo=154, routed)         1.372     5.464    processor/core/register_bank/rs2_r_reg[3]
    SLICE_X45Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.588 r  processor/core/register_bank/data_o[23]_i_21/O
                         net (fo=111, routed)         2.687     8.276    processor/core/register_bank/rs2_r_reg[0]_2
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.124     8.400 f  processor/core/register_bank/RAMB16_S9_inst0_i_151/O
                         net (fo=3, routed)           1.179     9.579    processor/core/register_bank/RAMB16_S9_inst0_i_151_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.703 f  processor/core/register_bank/timercause_inv[4]_i_12/O
                         net (fo=1, routed)           0.796    10.499    processor/core/register_bank/timercause_inv[4]_i_12_n_0
    SLICE_X55Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.623 f  processor/core/register_bank/timercause_inv[4]_i_9/O
                         net (fo=1, routed)           1.331    11.954    processor/core/register_bank/timercause_inv[4]_i_9_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I4_O)        0.124    12.078 r  processor/core/register_bank/timercause_inv[4]_i_5/O
                         net (fo=3, routed)           1.478    13.556    processor/core/register_bank/data_addr_cpu[13]
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.124    13.680 r  processor/core/register_bank/timercause_inv[4]_i_4/O
                         net (fo=172, routed)         7.792    21.472    processor/core/register_bank/data_access_s_dly_reg_6
    SLICE_X48Y65         LUT6 (Prop_lut6_I3_O)        0.124    21.596 r  processor/core/register_bank/ram1_reg_6144_6399_24_24_i_1/O
                         net (fo=32, routed)          3.909    25.505    bram/ram1_reg_6144_6399_28_28/WE
    SLICE_X66Y68         RAMS64E                                      r  bram/ram1_reg_6144_6399_28_28/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 peripherals/uart0/data_read_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            peripherals/uart0/data_save_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.141ns (69.096%)  route 0.063ns (30.904%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDCE                         0.000     0.000 r  peripherals/uart0/data_read_reg_reg[2]/C
    SLICE_X72Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  peripherals/uart0/data_read_reg_reg[2]/Q
                         net (fo=2, routed)           0.063     0.204    peripherals/uart0/data_read_reg_reg_n_0_[2]
    SLICE_X73Y95         FDCE                                         r  peripherals/uart0/data_save_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/pc_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/pc_last_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE                         0.000     0.000 r  processor/core/pc_reg[19]/C
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/core/pc_reg[19]/Q
                         net (fo=5, routed)           0.080     0.221    processor/core/inst_addr_cpu[19]
    SLICE_X39Y90         FDCE                                         r  processor/core/pc_last_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/int_control/inst_reg_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/imm_s_r_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDCE                         0.000     0.000 r  processor/int_control/inst_reg_reg[19]/C
    SLICE_X44Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/int_control/inst_reg_reg[19]/Q
                         net (fo=1, routed)           0.054     0.195    processor/core/register_bank/inst_reg[19]
    SLICE_X45Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.240 r  processor/core/register_bank/imm_s_r[4]_i_1/O
                         net (fo=1, routed)           0.000     0.240    processor/core/rd[4]
    SLICE_X45Y86         FDCE                                         r  processor/core/imm_s_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/int_control/irq_vector_reg_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/pc_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.186ns (72.135%)  route 0.072ns (27.865%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE                         0.000     0.000 r  processor/int_control/irq_vector_reg_reg[23]/C
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/int_control/irq_vector_reg_reg[23]/Q
                         net (fo=2, routed)           0.072     0.213    processor/core/register_bank/Q[23]
    SLICE_X32Y90         LUT6 (Prop_lut6_I4_O)        0.045     0.258 r  processor/core/register_bank/pc[23]_i_1/O
                         net (fo=1, routed)           0.000     0.258    processor/core/pc_next[23]
    SLICE_X32Y90         FDCE                                         r  processor/core/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/pc_last_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/pc_last2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.396%)  route 0.131ns (50.604%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDCE                         0.000     0.000 r  processor/core/pc_last_reg[7]/C
    SLICE_X40Y86         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  processor/core/pc_last_reg[7]/Q
                         net (fo=3, routed)           0.131     0.259    processor/core/pc_last[7]
    SLICE_X40Y87         FDCE                                         r  processor/core/pc_last2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 peripherals/uart0/data_read_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            peripherals/uart0/data_save_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.047%)  route 0.120ns (45.953%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDCE                         0.000     0.000 r  peripherals/uart0/data_read_reg_reg[1]/C
    SLICE_X72Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  peripherals/uart0/data_read_reg_reg[1]/Q
                         net (fo=2, routed)           0.120     0.261    peripherals/uart0/data_read_reg_reg_n_0_[1]
    SLICE_X73Y95         FDCE                                         r  peripherals/uart0/data_save_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/pc_last_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.336%)  route 0.123ns (46.665%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDCE                         0.000     0.000 r  processor/core/pc_reg[4]/C
    SLICE_X35Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/core/pc_reg[4]/Q
                         net (fo=38, routed)          0.123     0.264    processor/core/inst_addr_cpu[4]
    SLICE_X36Y84         FDCE                                         r  processor/core/pc_last_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/pc_last_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/pc_last2_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDCE                         0.000     0.000 r  processor/core/pc_last_reg[12]/C
    SLICE_X39Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/core/pc_last_reg[12]/Q
                         net (fo=3, routed)           0.125     0.266    processor/core/pc_last[12]
    SLICE_X39Y89         FDCE                                         r  processor/core/pc_last2_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/core/pc_last_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/core/pc_last2_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.618%)  route 0.127ns (47.382%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDCE                         0.000     0.000 r  processor/core/pc_last_reg[26]/C
    SLICE_X32Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/core/pc_last_reg[26]/Q
                         net (fo=3, routed)           0.127     0.268    processor/core/pc_last[26]
    SLICE_X32Y95         FDCE                                         r  processor/core/pc_last2_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 peripherals/uart0/data_read_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            peripherals/uart0/data_read_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.472%)  route 0.128ns (47.528%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDCE                         0.000     0.000 r  peripherals/uart0/data_read_reg_reg[1]/C
    SLICE_X72Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  peripherals/uart0/data_read_reg_reg[1]/Q
                         net (fo=2, routed)           0.128     0.269    peripherals/uart0/data_read_reg_reg_n_0_[1]
    SLICE_X73Y96         FDCE                                         r  peripherals/uart0/data_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            clock_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.157ns  (logic 1.486ns (35.741%)  route 2.671ns (64.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  rst_i_IBUF_inst/O
                         net (fo=3, routed)           2.671     4.157    rst_i_IBUF
    SLICE_X51Y96         FDCE                                         f  clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.511     4.934    clk_i_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  clock_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            clock_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.445ns  (logic 0.254ns (17.550%)  route 1.191ns (82.450%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  rst_i_IBUF_inst/O
                         net (fo=3, routed)           1.191     1.445    rst_i_IBUF
    SLICE_X51Y96         FDCE                                         f  clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.000    clk_i_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  clock_reg/C





