
---------- Begin Simulation Statistics ----------
simSeconds                                  20.805141                       # Number of seconds simulated (Second)
simTicks                                 20805141497532                       # Number of ticks simulated (Tick)
finalTick                                20805141497532                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    677.60                       # Real time elapsed on the host (Second)
hostTickRate                              30704037128                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1822968                       # Number of bytes of host memory used (Byte)
simInsts                                    576835220                       # Number of instructions simulated (Count)
simOps                                      712368891                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   851288                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1051307                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                           714                       # Clock period in ticks (Tick)
system.cpu0.numCycles                     29138988362                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                            148.837447                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.006719                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts           195777265                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps             237438763                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi               148.837447                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.006719                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts        224432720                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        40792852                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts       34496176                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts           573853                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass        41866      0.02%      0.02% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    161247211     67.91%     67.93% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult       403373      0.17%     68.10% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv        26921      0.01%     68.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd           18      0.00%     68.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp          491      0.00%     68.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt          598      0.00%     68.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult          126      0.00%     68.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     68.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv           56      0.00%     68.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc          833      0.00%     68.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     68.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd        78986      0.03%     68.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu       163595      0.07%     68.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp       108008      0.05%     68.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc        77653      0.03%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     68.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead     40792852     17.18%     85.47% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite     34496176     14.53%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total    237438763                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl     41694799                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl     31805516                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl      9878704                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl     21183307                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl     20500913                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall      9468326                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn      9466657                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data     71507136                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         71507136                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     72099315                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        72099315                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      1699348                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        1699348                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      1869087                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       1869087                       # number of overall misses (Count)
system.cpu0.dcache.demandAccesses::cpu0.data     73206484                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     73206484                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     73968402                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     73968402                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.023213                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.023213                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.025269                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.025269                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks      1231366                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total          1231366                       # number of writebacks (Count)
system.cpu0.dcache.replacements               1787464                       # number of replacements (Count)
system.cpu0.dcache.LoadLockedReq.hits::cpu0.data       630092                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total       630092                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::cpu0.data         3040                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total         3040                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.accesses::cpu0.data       633132                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total       633132                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::cpu0.data     0.004802                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.004802                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.ReadReq.hits::cpu0.data     38280491                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       38280491                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      1134910                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      1134910                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     39415401                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     39415401                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.028794                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.028794                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.hits::cpu0.data       577909                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.hits::total       577909                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.misses::cpu0.data       157259                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.misses::total       157259                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.accesses::cpu0.data       735168                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.accesses::total       735168                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.missRate::cpu0.data     0.213909                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.missRate::total     0.213909                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.hits::cpu0.data        14270                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total        14270                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data        12480                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total        12480                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data        26750                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total        26750                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.466542                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.466542                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.hits::cpu0.data       631861                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total       631861                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.misses::cpu0.data           38                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.misses::total           38                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.accesses::cpu0.data       631899                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total       631899                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.missRate::cpu0.data     0.000060                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.missRate::total     0.000060                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.hits::cpu0.data        18072                       # number of WriteLineReq hits (Count)
system.cpu0.dcache.WriteLineReq.hits::total        18072                       # number of WriteLineReq hits (Count)
system.cpu0.dcache.WriteLineReq.misses::cpu0.data       165553                       # number of WriteLineReq misses (Count)
system.cpu0.dcache.WriteLineReq.misses::total       165553                       # number of WriteLineReq misses (Count)
system.cpu0.dcache.WriteLineReq.accesses::cpu0.data       183625                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteLineReq.accesses::total       183625                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteLineReq.missRate::cpu0.data     0.901582                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.missRate::total     0.901582                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteReq.hits::cpu0.data     33208573                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      33208573                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       398885                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       398885                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.accesses::cpu0.data     33607458                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     33607458                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.011869                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.011869                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          244.855387                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            75237734                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1837445                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             40.946931                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick            6331038                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   244.855387                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.956466                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.956466                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          117                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          101                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2           35                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         152388599                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        152388599                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns     18934983                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 28901615729.295677                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 237372632.704323                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.008146                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.991854                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts      75289028                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses    224432720                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads    249069925                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites    168413448                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         75289028                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads     16068384                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites      2103248                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses       573853                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numVecRegReads       825398                       # Number of times the vector registers were read (Count)
system.cpu0.executeStats0.numVecRegWrites       505340                       # Number of times the vector registers were written (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts            195777265                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps              237438763                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.006719                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches          41694799                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.001431                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst    192182959                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total        192182959                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst    192182959                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total       192182959                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst      3530743                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total        3530743                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst      3530743                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total       3530743                       # number of overall misses (Count)
system.cpu0.icache.demandAccesses::cpu0.inst    195713702                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total    195713702                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst    195713702                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total    195713702                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.018040                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.018040                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.018040                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.018040                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks      3530476                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total          3530476                       # number of writebacks (Count)
system.cpu0.icache.replacements               3530475                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst    192182959                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total      192182959                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst      3530743                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total      3530743                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.accesses::cpu0.inst    195713702                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total    195713702                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.018040                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.018040                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          255.999297                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs           195713702                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs           3530743                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs             55.431308                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick            6327468                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   255.999297                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          227                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           29                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         394958147                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        394958147                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu0.mmu.prefetchFaults                   1377                       # Number of MMU faults due to prefetch (Count)
system.cpu0.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu0.mmu.permsFaults                       297                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.readHits                 40829124                       # Read hits (Count)
system.cpu0.mmu.dtb.readMisses                  27475                       # Read misses (Count)
system.cpu0.mmu.dtb.writeHits                34480528                       # Write hits (Count)
system.cpu0.mmu.dtb.writeMisses                  3473                       # Write misses (Count)
system.cpu0.mmu.dtb.inserts                     28937                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.flushTlb                     5193                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.dtb.flushedEntries               1577                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.readAccesses             40856599                       # Read accesses (Count)
system.cpu0.mmu.dtb.writeAccesses            34484001                       # Write accesses (Count)
system.cpu0.mmu.dtb.hits                     75309652                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.misses                      30948                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.accesses                 75340600                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb_walker.walks                 6691                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb_walker.walksLongDescriptor         6691                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.dtb_walker.walkWaitTime::samples         6691                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::0         6691    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.walkWaitTime::total         6691                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::samples      6340320                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::0      6340320    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pendingWalks::total      6340320                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb_walker.pageSizes::4KiB         5675     93.69%     93.69% # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.pageSizes::2MiB          382      6.31%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.pageSizes::total         6057                       # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Data         6691                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::total         6691                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Data         6057                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::total         6057                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin::total        12748                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.instHits                195604021                       # Inst hits (Count)
system.cpu0.mmu.itb.instMisses                 109922                       # Inst misses (Count)
system.cpu0.mmu.itb.inserts                    109681                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.flushTlb                     5193                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.itb.flushedEntries                599                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.instAccesses            195713943                       # Inst accesses (Count)
system.cpu0.mmu.itb.hits                    195604021                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.misses                     109922                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.accesses                195713943                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb_walker.walks                 6853                       # Table walker walks requested (Count)
system.cpu0.mmu.itb_walker.walksLongDescriptor         6853                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.itb_walker.walkWaitTime::samples         6853                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::0         6853    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.walkWaitTime::total         6853                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb_walker.pendingWalks::samples      6327468                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb_walker.pendingWalks::0      6327468    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb_walker.pendingWalks::total      6327468                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb_walker.pageSizes::4KiB         6545     98.99%     98.99% # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.pageSizes::2MiB           67      1.01%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.pageSizes::total         6612                       # Table walker page sizes translated (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Inst         6853                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::total         6853                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Inst         6612                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::total         6612                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin::total        13465                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.l2_shared.partialHits           12056                       # partial translation hits (Count)
system.cpu0.mmu.l2_shared.instHits             109714                       # Inst hits (Count)
system.cpu0.mmu.l2_shared.instMisses              208                       # Inst misses (Count)
system.cpu0.mmu.l2_shared.readHits              25472                       # Read hits (Count)
system.cpu0.mmu.l2_shared.readMisses             2003                       # Read misses (Count)
system.cpu0.mmu.l2_shared.writeHits              2819                       # Write hits (Count)
system.cpu0.mmu.l2_shared.writeMisses             654                       # Write misses (Count)
system.cpu0.mmu.l2_shared.inserts               13818                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.l2_shared.flushTlb               5193                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.l2_shared.flushedEntries         5698                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.l2_shared.readAccesses          27475                       # Read accesses (Count)
system.cpu0.mmu.l2_shared.writeAccesses          3473                       # Write accesses (Count)
system.cpu0.mmu.l2_shared.instAccesses         109922                       # Inst accesses (Count)
system.cpu0.mmu.l2_shared.hits                 138005                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.l2_shared.misses                 2865                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.l2_shared.accesses             140870                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu0.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu0.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu0.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu0.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu0.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu0.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu0.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu0.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu0.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions         269443                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples       134720                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 153174422.664719                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 32282715.796094                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::underflows          996      0.74%      0.74% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10       133724     99.26%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value          714                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value    162721614                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total       134720                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 169483276141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED 20635658221391                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                     29138834343                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                            213.220417                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.004690                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts           136660620                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps             169837756                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi               213.220417                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.004690                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts        163177424                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts        29972503                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts       25360542                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts           128865                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass        10953      0.01%      0.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu    114234790     67.26%     67.27% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult       149476      0.09%     67.36% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv        28047      0.02%     67.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0      0.00%     67.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     67.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     67.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     67.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     67.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     67.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd        17386      0.01%     67.38% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.38% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu        26436      0.02%     67.40% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp        18510      0.01%     67.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     67.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc        19113      0.01%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     67.42% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead     29972503     17.65%     85.07% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite     25360542     14.93%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total    169837756                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl     28710532                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl     20748287                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl      7953685                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl     12779795                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl     15922177                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall      7751103                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn      7749700                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::cpu1.data     52861467                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         52861467                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     53284698                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        53284698                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      1024656                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        1024656                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      1066701                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       1066701                       # number of overall misses (Count)
system.cpu1.dcache.demandAccesses::cpu1.data     53886123                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     53886123                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     54351399                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     54351399                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.019015                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.019015                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.019626                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.019626                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       576485                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           576485                       # number of writebacks (Count)
system.cpu1.dcache.replacements                975868                       # number of replacements (Count)
system.cpu1.dcache.LoadLockedReq.hits::cpu1.data       462009                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.hits::total       462009                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.misses::cpu1.data         3257                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.misses::total         3257                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.accesses::cpu1.data       465266                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.accesses::total       465266                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.missRate::cpu1.data     0.007000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.missRate::total     0.007000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.ReadReq.hits::cpu1.data     28323766                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       28323766                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       723311                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       723311                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     29047077                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     29047077                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.024901                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.024901                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.hits::cpu1.data       417396                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.hits::total       417396                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.misses::cpu1.data        35031                       # number of SoftPFExReq misses (Count)
system.cpu1.dcache.SoftPFExReq.misses::total        35031                       # number of SoftPFExReq misses (Count)
system.cpu1.dcache.SoftPFExReq.accesses::cpu1.data       452427                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFExReq.accesses::total       452427                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFExReq.missRate::cpu1.data     0.077429                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.missRate::total     0.077429                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.hits::cpu1.data         5835                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total         5835                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data         7014                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total         7014                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data        12849                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total        12849                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.545879                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.545879                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.hits::cpu1.data       464782                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.hits::total       464782                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.misses::cpu1.data           43                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.misses::total           43                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.accesses::cpu1.data       464825                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.accesses::total       464825                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.missRate::cpu1.data     0.000093                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.missRate::total     0.000093                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.hits::cpu1.data        12582                       # number of WriteLineReq hits (Count)
system.cpu1.dcache.WriteLineReq.hits::total        12582                       # number of WriteLineReq hits (Count)
system.cpu1.dcache.WriteLineReq.misses::cpu1.data       119128                       # number of WriteLineReq misses (Count)
system.cpu1.dcache.WriteLineReq.misses::total       119128                       # number of WriteLineReq misses (Count)
system.cpu1.dcache.WriteLineReq.accesses::cpu1.data       131710                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteLineReq.accesses::total       131710                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteLineReq.missRate::cpu1.data     0.904472                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.missRate::total     0.904472                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteReq.hits::cpu1.data     24525119                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total      24525119                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       182217                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       182217                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.accesses::cpu1.data     24707336                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total     24707336                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.007375                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.007375                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          236.873560                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            55282313                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           1041188                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             53.095419                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick        91987975800                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   236.873560                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.925287                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.925287                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          242                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2           34                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4          206                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.945312                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         111701068                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        111701068                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns     15500803                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 28969062881.187290                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 169771461.812711                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.005826                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.994174                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts      55333045                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses    163177424                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads    175403062                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites    124908550                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs         55333045                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads     14243861                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites      1801998                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses       128865                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numVecRegReads       175035                       # Number of times the vector registers were read (Count)
system.cpu1.executeStats0.numVecRegWrites       100220                       # Number of times the vector registers were written (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts            136660620                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps              169837756                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.004690                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches          28710532                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.000985                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst    134302926                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total        134302926                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst    134302926                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total       134302926                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst      2357576                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total        2357576                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst      2357576                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total       2357576                       # number of overall misses (Count)
system.cpu1.icache.demandAccesses::cpu1.inst    136660502                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total    136660502                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst    136660502                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total    136660502                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.017251                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.017251                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.017251                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.017251                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks      2357311                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total          2357311                       # number of writebacks (Count)
system.cpu1.icache.replacements               2357311                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst    134302926                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total      134302926                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst      2357576                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total      2357576                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.accesses::cpu1.inst    136660502                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total    136660502                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.017251                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.017251                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          254.867907                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs           136660502                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs           2357576                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs             57.966531                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick        91987972230                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   254.867907                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.995578                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.995578                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::2          116                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          135                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses         275678580                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses        275678580                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu1.mmu.prefetchFaults                    609                       # Number of MMU faults due to prefetch (Count)
system.cpu1.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu1.mmu.permsFaults                       148                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.readHits                 29983672                       # Read hits (Count)
system.cpu1.mmu.dtb.readMisses                  20666                       # Read misses (Count)
system.cpu1.mmu.dtb.writeHits                25359384                       # Write hits (Count)
system.cpu1.mmu.dtb.writeMisses                  2730                       # Write misses (Count)
system.cpu1.mmu.dtb.inserts                     22294                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.flushTlb                     5188                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.dtb.flushedEntries                476                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.readAccesses             30004338                       # Read accesses (Count)
system.cpu1.mmu.dtb.writeAccesses            25362114                       # Write accesses (Count)
system.cpu1.mmu.dtb.hits                     55343056                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.misses                      23396                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.accesses                 55366452                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb_walker.walks                 4388                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb_walker.walksLongDescriptor         4388                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.dtb_walker.walkWaitTime::samples         4388                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::0         4388    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::total         4388                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::samples   1793668296                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::0   1793668296    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::total   1793668296                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pageSizes::4KiB         3693     94.81%     94.81% # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.pageSizes::2MiB          202      5.19%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.pageSizes::total         3895                       # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Data         4388                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::total         4388                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Data         3895                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::total         3895                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin::total         8283                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.instHits                136573749                       # Inst hits (Count)
system.cpu1.mmu.itb.instMisses                  86881                       # Inst misses (Count)
system.cpu1.mmu.itb.inserts                     86753                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.flushTlb                     5188                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.itb.flushedEntries                254                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.instAccesses            136660630                       # Inst accesses (Count)
system.cpu1.mmu.itb.hits                    136573749                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.misses                      86881                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.accesses                136660630                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb_walker.walks                 4145                       # Table walker walks requested (Count)
system.cpu1.mmu.itb_walker.walksLongDescriptor         4145                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.itb_walker.walkWaitTime::samples         4145                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::0         4145    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.walkWaitTime::total         4145                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb_walker.pendingWalks::samples   1793659014                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb_walker.pendingWalks::0   1793659014    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb_walker.pendingWalks::total   1793659014                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb_walker.pageSizes::4KiB         3977     99.00%     99.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.pageSizes::2MiB           40      1.00%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.pageSizes::total         4017                       # Table walker page sizes translated (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Inst         4145                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::total         4145                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Inst         4017                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::total         4017                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin::total         8162                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.l2_shared.partialHits            8089                       # partial translation hits (Count)
system.cpu1.mmu.l2_shared.instHits              86784                       # Inst hits (Count)
system.cpu1.mmu.l2_shared.instMisses               97                       # Inst misses (Count)
system.cpu1.mmu.l2_shared.readHits              19825                       # Read hits (Count)
system.cpu1.mmu.l2_shared.readMisses              841                       # Read misses (Count)
system.cpu1.mmu.l2_shared.writeHits              2615                       # Write hits (Count)
system.cpu1.mmu.l2_shared.writeMisses             115                       # Write misses (Count)
system.cpu1.mmu.l2_shared.inserts                8204                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.l2_shared.flushTlb               5188                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.l2_shared.flushedEntries         2310                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.l2_shared.readAccesses          20666                       # Read accesses (Count)
system.cpu1.mmu.l2_shared.writeAccesses          2730                       # Write accesses (Count)
system.cpu1.mmu.l2_shared.instAccesses          86881                       # Inst accesses (Count)
system.cpu1.mmu.l2_shared.hits                 109224                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.l2_shared.misses                 1053                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.l2_shared.accesses             110277                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu1.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu1.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu1.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu1.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu1.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu1.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu1.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu1.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu1.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions         266475                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples       133238                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 155240431.359905                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 222226974.488690                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::underflows          182      0.14%      0.14% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10       133055     99.86%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::5e+10-1e+11            1      0.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value          714                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  79647531810                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total       133238                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 121216904001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED 20683924593531                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                     29138834104                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                            249.808132                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.004003                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numInsts           116644858                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps             146195197                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi               249.808132                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.004003                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts        141177889                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts        25554010                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts       22051007                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts             4972                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass         1316      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu     98432574     67.33%     67.33% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult       126141      0.09%     67.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv        28883      0.02%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd          221      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu          451      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp          310      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc          284      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     67.44% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead     25554010     17.48%     84.92% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite     22051007     15.08%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total    146195197                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl     24547281                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl     17274255                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl      7266532                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl     10030996                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl     14509791                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall      7128672                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn      7126888                       # Class of control type instructions committed (Count)
system.cpu2.dcache.demandHits::cpu2.data     43820248                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total         43820248                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data     43913609                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total        43913609                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data      2566589                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        2566589                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data      2874891                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       2874891                       # number of overall misses (Count)
system.cpu2.dcache.demandAccesses::cpu2.data     46386837                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     46386837                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data     46788500                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     46788500                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.055330                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.055330                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.061444                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.061444                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks      1807069                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total          1807069                       # number of writebacks (Count)
system.cpu2.dcache.replacements               2794982                       # number of replacements (Count)
system.cpu2.dcache.LoadLockedReq.hits::cpu2.data       400608                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.hits::total       400608                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.misses::cpu2.data         1477                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.misses::total         1477                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.accesses::cpu2.data       402085                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.accesses::total       402085                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.missRate::cpu2.data     0.003673                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.missRate::total     0.003673                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.ReadReq.hits::cpu2.data     22623301                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       22623301                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data      2120293                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      2120293                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.accesses::cpu2.data     24743594                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total     24743594                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.085691                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.085691                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.hits::cpu2.data        91775                       # number of SoftPFExReq hits (Count)
system.cpu2.dcache.SoftPFExReq.hits::total        91775                       # number of SoftPFExReq hits (Count)
system.cpu2.dcache.SoftPFExReq.misses::cpu2.data       304388                       # number of SoftPFExReq misses (Count)
system.cpu2.dcache.SoftPFExReq.misses::total       304388                       # number of SoftPFExReq misses (Count)
system.cpu2.dcache.SoftPFExReq.accesses::cpu2.data       396163                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFExReq.accesses::total       396163                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFExReq.missRate::cpu2.data     0.768340                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.missRate::total     0.768340                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.hits::cpu2.data         1586                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total         1586                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data         3914                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total         3914                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data         5500                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total         5500                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.711636                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.711636                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.hits::cpu2.data       401257                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.hits::total       401257                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.misses::cpu2.data           53                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.misses::total           53                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.accesses::cpu2.data       401310                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.accesses::total       401310                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.missRate::cpu2.data     0.000132                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.missRate::total     0.000132                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.WriteLineReq.hits::cpu2.data         3156                       # number of WriteLineReq hits (Count)
system.cpu2.dcache.WriteLineReq.hits::total         3156                       # number of WriteLineReq hits (Count)
system.cpu2.dcache.WriteLineReq.misses::cpu2.data        65087                       # number of WriteLineReq misses (Count)
system.cpu2.dcache.WriteLineReq.misses::total        65087                       # number of WriteLineReq misses (Count)
system.cpu2.dcache.WriteLineReq.accesses::cpu2.data        68243                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteLineReq.accesses::total        68243                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteLineReq.missRate::cpu2.data     0.953753                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu2.dcache.WriteLineReq.missRate::total     0.953753                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu2.dcache.WriteReq.hits::cpu2.data     21193791                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total      21193791                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       381209                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       381209                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.accesses::cpu2.data     21575000                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total     21575000                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.017669                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.017669                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          233.323864                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            47591895                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs           2853257                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             16.679849                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick       124019795802                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data   233.323864                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.911421                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.911421                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          228                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2           27                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4          196                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.890625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          98038459                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         98038459                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns     14255560                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 28992705224.102882                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 146128879.897117                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.005015                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.994985                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts      47605017                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntAluAccesses    141177889                       # Number of integer alu accesses (Count)
system.cpu2.executeStats0.numIntRegReads    149720994                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites    108970579                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs         47605017                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads     12652409                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites      1507057                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses         4972                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numVecRegReads         5134                       # Number of times the vector registers were read (Count)
system.cpu2.executeStats0.numVecRegWrites         1970                       # Number of times the vector registers were written (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts            116644858                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps              146195197                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.004003                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches          24547281                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.000842                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::cpu2.inst    114956172                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total        114956172                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst    114956172                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total       114956172                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst      1688483                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total        1688483                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst      1688483                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total       1688483                       # number of overall misses (Count)
system.cpu2.icache.demandAccesses::cpu2.inst    116644655                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total    116644655                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst    116644655                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total    116644655                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.014475                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.014475                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.014475                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.014475                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks      1688218                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total          1688218                       # number of writebacks (Count)
system.cpu2.icache.replacements               1688218                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst    114956172                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total      114956172                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst      1688483                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total      1688483                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.accesses::cpu2.inst    116644655                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total    116644655                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.014475                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.014475                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          254.473767                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs           116644655                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs           1688483                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs             69.082517                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick       124019792232                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   254.473767                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.994038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.994038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::2          101                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          149                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses         234977793                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses        234977793                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu2.mmu.prefetchFaults                    289                       # Number of MMU faults due to prefetch (Count)
system.cpu2.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu2.mmu.permsFaults                        59                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.readHits                 25567212                       # Read hits (Count)
system.cpu2.mmu.dtb.readMisses                   2989                       # Read misses (Count)
system.cpu2.mmu.dtb.writeHits                22050621                       # Write hits (Count)
system.cpu2.mmu.dtb.writeMisses                  1154                       # Write misses (Count)
system.cpu2.mmu.dtb.inserts                      3734                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.flushTlb                     5188                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.dtb.flushedEntries                440                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.readAccesses             25570201                       # Read accesses (Count)
system.cpu2.mmu.dtb.writeAccesses            22051775                       # Write accesses (Count)
system.cpu2.mmu.dtb.hits                     47617833                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.misses                       4143                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.accesses                 47621976                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb_walker.walks                 2578                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb_walker.walksLongDescriptor         2578                       # Table walker walks initiated with long descriptors (Count)
system.cpu2.mmu.dtb_walker.walkWaitTime::samples         2578                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::0         2578    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.walkWaitTime::total         2578                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb_walker.pendingWalks::samples   -534250070                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb_walker.pendingWalks::0   -534250070    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb_walker.pendingWalks::total   -534250070                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb_walker.pageSizes::4KiB         2280     92.76%     92.76% # Table walker page sizes translated (Count)
system.cpu2.mmu.dtb_walker.pageSizes::2MiB          178      7.24%    100.00% # Table walker page sizes translated (Count)
system.cpu2.mmu.dtb_walker.pageSizes::total         2458                       # Table walker page sizes translated (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::Data         2578                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Requested::total         2578                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::Data         2458                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin_Completed::total         2458                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.requestOrigin::total         5036                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.instHits                116582340                       # Inst hits (Count)
system.cpu2.mmu.itb.instMisses                  62374                       # Inst misses (Count)
system.cpu2.mmu.itb.inserts                     62315                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.flushTlb                     5188                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.itb.flushedEntries                379                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.instAccesses            116644714                       # Inst accesses (Count)
system.cpu2.mmu.itb.hits                    116582340                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.misses                      62374                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.accesses                116644714                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb_walker.walks                 2965                       # Table walker walks requested (Count)
system.cpu2.mmu.itb_walker.walksLongDescriptor         2965                       # Table walker walks initiated with long descriptors (Count)
system.cpu2.mmu.itb_walker.walkWaitTime::samples         2965                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.walkWaitTime::0         2965    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.walkWaitTime::total         2965                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb_walker.pendingWalks::samples   -534259352                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb_walker.pendingWalks::0   -534259352    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb_walker.pendingWalks::total   -534259352                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb_walker.pageSizes::4KiB         2871     98.80%     98.80% # Table walker page sizes translated (Count)
system.cpu2.mmu.itb_walker.pageSizes::2MiB           35      1.20%    100.00% # Table walker page sizes translated (Count)
system.cpu2.mmu.itb_walker.pageSizes::total         2906                       # Table walker page sizes translated (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::Inst         2965                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Requested::total         2965                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::Inst         2906                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin_Completed::total         2906                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.requestOrigin::total         5871                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.l2_shared.partialHits            5200                       # partial translation hits (Count)
system.cpu2.mmu.l2_shared.instHits              62279                       # Inst hits (Count)
system.cpu2.mmu.l2_shared.instMisses               95                       # Inst misses (Count)
system.cpu2.mmu.l2_shared.readHits               2536                       # Read hits (Count)
system.cpu2.mmu.l2_shared.readMisses              453                       # Read misses (Count)
system.cpu2.mmu.l2_shared.writeHits              1070                       # Write hits (Count)
system.cpu2.mmu.l2_shared.writeMisses              84                       # Write misses (Count)
system.cpu2.mmu.l2_shared.inserts                5560                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.l2_shared.flushTlb               5188                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.l2_shared.flushedEntries         1886                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.l2_shared.readAccesses           2989                       # Read accesses (Count)
system.cpu2.mmu.l2_shared.writeAccesses          1154                       # Write accesses (Count)
system.cpu2.mmu.l2_shared.instAccesses          62374                       # Inst accesses (Count)
system.cpu2.mmu.l2_shared.hits                  65885                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.l2_shared.misses                  632                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.l2_shared.accesses              66517                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu2.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu2.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu2.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu2.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu2.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu2.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu2.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu2.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu2.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions         265995                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples       132997                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 155648664.310781                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 238933619.757862                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::underflows          130      0.10%      0.10% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10       132866     99.90%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::5e+10-1e+11            1      0.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  79647531810                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total       132997                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 104336090191                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED 20700805407341                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                     29138833764                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                            228.073603                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.004385                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.commitStats0.numInsts           127760659                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps             158905701                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi               228.073603                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.004385                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts        152877198                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts        28056297                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts       23757066                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts            71473                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass         6096      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu    106875681     67.26%     67.26% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult       137646      0.09%     67.35% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv        26424      0.02%     67.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0      0.00%     67.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     67.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     67.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     67.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     67.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     67.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.36% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd         8440      0.01%     67.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu        19501      0.01%     67.38% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp        10542      0.01%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc         8008      0.01%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     67.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead     28056297     17.66%     85.05% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite     23757066     14.95%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total    158905701                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl     26793964                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl     19220609                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl      7565537                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl     11629898                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl     15156248                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall      7353888                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn      7352279                       # Class of control type instructions committed (Count)
system.cpu3.dcache.demandHits::cpu3.data     49682048                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total         49682048                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data     50074629                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total        50074629                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data       844510                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total         844510                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data       872502                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total        872502                       # number of overall misses (Count)
system.cpu3.dcache.demandAccesses::cpu3.data     50526558                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     50526558                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data     50947131                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     50947131                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.016714                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.016714                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.017126                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.017126                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       476946                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           476946                       # number of writebacks (Count)
system.cpu3.dcache.replacements                794395                       # number of replacements (Count)
system.cpu3.dcache.LoadLockedReq.hits::cpu3.data       416639                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.hits::total       416639                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.misses::cpu3.data         2207                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.misses::total         2207                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.accesses::cpu3.data       418846                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.accesses::total       418846                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.missRate::cpu3.data     0.005269                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.missRate::total     0.005269                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.ReadReq.hits::cpu3.data     26600061                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       26600061                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data       613773                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total       613773                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.accesses::cpu3.data     27213834                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     27213834                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.022554                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.022554                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.hits::cpu3.data       388870                       # number of SoftPFExReq hits (Count)
system.cpu3.dcache.SoftPFExReq.hits::total       388870                       # number of SoftPFExReq hits (Count)
system.cpu3.dcache.SoftPFExReq.misses::cpu3.data        22973                       # number of SoftPFExReq misses (Count)
system.cpu3.dcache.SoftPFExReq.misses::total        22973                       # number of SoftPFExReq misses (Count)
system.cpu3.dcache.SoftPFExReq.accesses::cpu3.data       411843                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFExReq.accesses::total       411843                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFExReq.missRate::cpu3.data     0.055781                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.missRate::total     0.055781                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.hits::cpu3.data         3711                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total         3711                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::cpu3.data         5019                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total         5019                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::cpu3.data         8730                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total         8730                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::cpu3.data     0.574914                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.574914                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.hits::cpu3.data       418269                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.hits::total       418269                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.misses::cpu3.data           51                       # number of StoreCondReq misses (Count)
system.cpu3.dcache.StoreCondReq.misses::total           51                       # number of StoreCondReq misses (Count)
system.cpu3.dcache.StoreCondReq.accesses::cpu3.data       418320                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.accesses::total       418320                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.missRate::cpu3.data     0.000122                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.missRate::total     0.000122                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.WriteLineReq.hits::cpu3.data         5636                       # number of WriteLineReq hits (Count)
system.cpu3.dcache.WriteLineReq.hits::total         5636                       # number of WriteLineReq hits (Count)
system.cpu3.dcache.WriteLineReq.misses::cpu3.data        80830                       # number of WriteLineReq misses (Count)
system.cpu3.dcache.WriteLineReq.misses::total        80830                       # number of WriteLineReq misses (Count)
system.cpu3.dcache.WriteLineReq.accesses::cpu3.data        86466                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteLineReq.accesses::total        86466                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteLineReq.missRate::cpu3.data     0.934818                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu3.dcache.WriteLineReq.missRate::total     0.934818                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu3.dcache.WriteReq.hits::cpu3.data     23076351                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total      23076351                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       149907                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       149907                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.accesses::cpu3.data     23226258                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total     23226258                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.006454                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.006454                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          238.339798                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            51784297                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            854328                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             60.614070                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick       156051616518                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data   238.339798                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.931015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.931015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024          241                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2           35                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4          204                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.941406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses         104456846                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses        104456846                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns     14706167                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles 28979994200.851166                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles 158839563.148834                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction     0.005451                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction     0.994549                       # Percentage of idle cycles (Ratio)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts      51813363                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntAluAccesses    152877198                       # Number of integer alu accesses (Count)
system.cpu3.executeStats0.numIntRegReads    163448133                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites    117332524                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs         51813363                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads     13066797                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites      1570477                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses        71473                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numVecRegReads        99495                       # Number of times the vector registers were read (Count)
system.cpu3.executeStats0.numVecRegWrites        54686                       # Number of times the vector registers were written (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts            127760659                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps              158905701                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.004385                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches          26793964                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.000920                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.demandHits::cpu3.inst    125886953                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total        125886953                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst    125886953                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total       125886953                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst      1873583                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total        1873583                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst      1873583                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total       1873583                       # number of overall misses (Count)
system.cpu3.icache.demandAccesses::cpu3.inst    127760536                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total    127760536                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst    127760536                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total    127760536                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.014665                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.014665                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.014665                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.014665                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks      1873309                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total          1873309                       # number of writebacks (Count)
system.cpu3.icache.replacements               1873309                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst    125886953                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total      125886953                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst      1873583                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total      1873583                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.accesses::cpu3.inst    127760536                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total    127760536                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.014665                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.014665                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          254.079595                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs           127760536                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs           1873583                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs             68.190486                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick       156051612948                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   254.079595                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.992498                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.992498                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::2          101                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          149                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses         257394655                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses        257394655                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu3.mmu.prefetchFaults                    463                       # Number of MMU faults due to prefetch (Count)
system.cpu3.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu3.mmu.permsFaults                       292                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.readHits                 28067754                       # Read hits (Count)
system.cpu3.mmu.dtb.readMisses                  10922                       # Read misses (Count)
system.cpu3.mmu.dtb.writeHits                23755826                       # Write hits (Count)
system.cpu3.mmu.dtb.writeMisses                  2109                       # Write misses (Count)
system.cpu3.mmu.dtb.inserts                     12175                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.flushTlb                     5188                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.dtb.flushedEntries               1036                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.readAccesses             28078676                       # Read accesses (Count)
system.cpu3.mmu.dtb.writeAccesses            23757935                       # Write accesses (Count)
system.cpu3.mmu.dtb.hits                     51823580                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.misses                      13031                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.accesses                 51836611                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb_walker.walks                 4894                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb_walker.walksLongDescriptor         4894                       # Table walker walks initiated with long descriptors (Count)
system.cpu3.mmu.dtb_walker.walkWaitTime::samples         4894                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::0         4894    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.walkWaitTime::total         4894                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb_walker.pendingWalks::samples   1432799574                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb_walker.pendingWalks::0   1432799574    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb_walker.pendingWalks::total   1432799574                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb_walker.pageSizes::4KiB         4213     93.60%     93.60% # Table walker page sizes translated (Count)
system.cpu3.mmu.dtb_walker.pageSizes::2MiB          288      6.40%    100.00% # Table walker page sizes translated (Count)
system.cpu3.mmu.dtb_walker.pageSizes::total         4501                       # Table walker page sizes translated (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::Data         4894                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Requested::total         4894                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::Data         4501                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin_Completed::total         4501                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.requestOrigin::total         9395                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.instHits                127707243                       # Inst hits (Count)
system.cpu3.mmu.itb.instMisses                  53448                       # Inst misses (Count)
system.cpu3.mmu.itb.inserts                     53293                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.flushTlb                     5188                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.itb.flushedEntries                705                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.instAccesses            127760691                       # Inst accesses (Count)
system.cpu3.mmu.itb.hits                    127707243                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.misses                      53448                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.accesses                127760691                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb_walker.walks                 5600                       # Table walker walks requested (Count)
system.cpu3.mmu.itb_walker.walksLongDescriptor         5600                       # Table walker walks initiated with long descriptors (Count)
system.cpu3.mmu.itb_walker.walkWaitTime::samples         5600                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::0         5600    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.walkWaitTime::total         5600                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb_walker.pendingWalks::samples   1432790292                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb_walker.pendingWalks::0   1432790292    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb_walker.pendingWalks::total   1432790292                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb_walker.pageSizes::4KiB         5391     99.01%     99.01% # Table walker page sizes translated (Count)
system.cpu3.mmu.itb_walker.pageSizes::2MiB           54      0.99%    100.00% # Table walker page sizes translated (Count)
system.cpu3.mmu.itb_walker.pageSizes::total         5445                       # Table walker page sizes translated (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::Inst         5600                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Requested::total         5600                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::Inst         5445                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin_Completed::total         5445                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.requestOrigin::total        11045                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.l2_shared.partialHits            9856                       # partial translation hits (Count)
system.cpu3.mmu.l2_shared.instHits              53283                       # Inst hits (Count)
system.cpu3.mmu.l2_shared.instMisses              165                       # Inst misses (Count)
system.cpu3.mmu.l2_shared.readHits              10114                       # Read hits (Count)
system.cpu3.mmu.l2_shared.readMisses              808                       # Read misses (Count)
system.cpu3.mmu.l2_shared.writeHits              1981                       # Write hits (Count)
system.cpu3.mmu.l2_shared.writeMisses             128                       # Write misses (Count)
system.cpu3.mmu.l2_shared.inserts               10355                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.l2_shared.flushTlb               5188                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.l2_shared.flushedEntries         5225                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.l2_shared.readAccesses          10922                       # Read accesses (Count)
system.cpu3.mmu.l2_shared.writeAccesses          2109                       # Write accesses (Count)
system.cpu3.mmu.l2_shared.instAccesses          53448                       # Inst accesses (Count)
system.cpu3.mmu.l2_shared.hits                  65378                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.l2_shared.misses                 1101                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.l2_shared.accesses              66479                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu3.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu3.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu3.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu3.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.stage2_dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu3.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu3.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu3.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu3.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.stage2_itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.cpu3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu3.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions         265317                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples       132659                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 155976827.596258                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 254719231.877862                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::underflows          183      0.14%      0.14% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10       132475     99.86%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::5e+10-1e+11            1      0.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value          714                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  79647531810                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total       132659                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 113411525440                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED 20691729972092                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       714                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 77200                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                77200                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq               165571                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp              165571                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio        85038                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.pci_host.pio          282                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.energy_ctrl.pio            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio0.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio1.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio        79568                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart1.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart2.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart3.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_ide.pio        25080                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total       190054                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::system.iocache.cpu_side_port       295488                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::total       295488                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                   485542                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio       170076                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.pci_host.pio          397                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.energy_ctrl.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio0.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio1.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio        79588                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart1.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart2.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart3.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_ide.pio        14700                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total       264909                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::system.iocache.cpu_side_port      9409024                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::total      9409024                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                   9673933                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.demandMisses::pci_ide           147744                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total             147744                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pci_ide          147744                       # number of overall misses (Count)
system.iocache.overallMisses::total            147744                       # number of overall misses (Count)
system.iocache.demandAccesses::pci_ide         147744                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total           147744                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pci_ide        147744                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total          147744                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pci_ide              1                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pci_ide             1                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.writebacks::writebacks          139260                       # number of writebacks (Count)
system.iocache.writebacks::total               139260                       # number of writebacks (Count)
system.iocache.replacements                    147692                       # number of replacements (Count)
system.iocache.ReadReq.misses::pci_ide           8448                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total             8448                       # number of ReadReq misses (Count)
system.iocache.ReadReq.accesses::pci_ide         8448                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total           8448                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pci_ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.WriteLineReq.misses::pci_ide       139296                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.misses::total       139296                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.accesses::pci_ide       139296                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.accesses::total       139296                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.missRate::pci_ide            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse               15.670435                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                  147744                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                147729                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                  1.000102                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick           425136280297                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pci_ide    15.670435                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pci_ide         0.979402                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total           0.979402                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::4              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses               1329681                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses              1329681                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu0.mmu.dtb_walker         5501                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.mmu.itb_walker         5813                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.inst               3423215                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data               1131014                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.mmu.dtb_walker         2916                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.mmu.itb_walker         3452                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst               2272643                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                699387                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.mmu.dtb_walker         2205                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.mmu.itb_walker         2700                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst               1657431                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data               2638052                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.mmu.dtb_walker         3505                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.mmu.itb_walker         4688                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst               1801013                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                584637                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  14238172                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.mmu.dtb_walker         5501                       # number of overall hits (Count)
system.l2.overallHits::cpu0.mmu.itb_walker         5813                       # number of overall hits (Count)
system.l2.overallHits::cpu0.inst              3423215                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data              1131014                       # number of overall hits (Count)
system.l2.overallHits::cpu1.mmu.dtb_walker         2916                       # number of overall hits (Count)
system.l2.overallHits::cpu1.mmu.itb_walker         3452                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst              2272643                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data               699387                       # number of overall hits (Count)
system.l2.overallHits::cpu2.mmu.dtb_walker         2205                       # number of overall hits (Count)
system.l2.overallHits::cpu2.mmu.itb_walker         2700                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst              1657431                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data              2638052                       # number of overall hits (Count)
system.l2.overallHits::cpu3.mmu.dtb_walker         3505                       # number of overall hits (Count)
system.l2.overallHits::cpu3.mmu.itb_walker         4688                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst              1801013                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data               584637                       # number of overall hits (Count)
system.l2.overallHits::total                 14238172                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.mmu.dtb_walker         1223                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.mmu.itb_walker          916                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.inst              107525                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data              480199                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.mmu.dtb_walker          739                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.mmu.itb_walker          633                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst               84933                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data              140831                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.mmu.dtb_walker          351                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.mmu.itb_walker          299                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst               31052                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data               68157                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.mmu.dtb_walker          988                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.mmu.itb_walker          890                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst               72570                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data              112513                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1103819                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.mmu.dtb_walker         1223                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.mmu.itb_walker          916                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.inst             107525                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data             480199                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.mmu.dtb_walker          739                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.mmu.itb_walker          633                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst              84933                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data             140831                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.mmu.dtb_walker          351                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.mmu.itb_walker          299                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst              31052                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data              68157                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.mmu.dtb_walker          988                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.mmu.itb_walker          890                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst              72570                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data             112513                       # number of overall misses (Count)
system.l2.overallMisses::total                1103819                       # number of overall misses (Count)
system.l2.demandAccesses::cpu0.mmu.dtb_walker         6724                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.mmu.itb_walker         6729                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.inst           3530740                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data           1611213                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.mmu.dtb_walker         3655                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.mmu.itb_walker         4085                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst           2357576                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data            840218                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.mmu.dtb_walker         2556                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.mmu.itb_walker         2999                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst           1688483                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data           2706209                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.mmu.dtb_walker         4493                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.mmu.itb_walker         5578                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst           1873583                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data            697150                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              15341991                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.mmu.dtb_walker         6724                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.mmu.itb_walker         6729                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst          3530740                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data          1611213                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.mmu.dtb_walker         3655                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.mmu.itb_walker         4085                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst          2357576                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data           840218                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.mmu.dtb_walker         2556                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.mmu.itb_walker         2999                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst          1688483                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data          2706209                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.mmu.dtb_walker         4493                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.mmu.itb_walker         5578                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst          1873583                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data           697150                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             15341991                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.mmu.dtb_walker     0.181886                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.mmu.itb_walker     0.136127                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.inst          0.030454                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.298036                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.mmu.dtb_walker     0.202189                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.mmu.itb_walker     0.154957                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.036026                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.167612                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.mmu.dtb_walker     0.137324                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.mmu.itb_walker     0.099700                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.018390                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.025185                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.mmu.dtb_walker     0.219898                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.mmu.itb_walker     0.159555                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.038733                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.161390                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.071948                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.mmu.dtb_walker     0.181886                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.mmu.itb_walker     0.136127                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.030454                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.298036                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.mmu.dtb_walker     0.202189                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.mmu.itb_walker     0.154957                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.036026                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.167612                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.mmu.dtb_walker     0.137324                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.mmu.itb_walker     0.099700                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.018390                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.025185                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.mmu.dtb_walker     0.219898                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.mmu.itb_walker     0.159555                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.038733                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.161390                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.071948                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               874342                       # number of writebacks (Count)
system.l2.writebacks::total                    874342                       # number of writebacks (Count)
system.l2.replacements                        1440147                       # number of replacements (Count)
system.l2.InvalidateReq.hits::cpu0.data         31629                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::cpu1.data         26389                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::cpu2.data         26737                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::cpu3.data         13207                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total             97962                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu0.data       133740                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::cpu1.data        92588                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::cpu2.data        38305                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::cpu3.data        67500                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total          332133                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu0.data       165369                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::cpu1.data       118977                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::cpu2.data        65042                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::cpu3.data        80707                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total        430095                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu0.data     0.808737                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::cpu1.data     0.778201                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::cpu2.data     0.588927                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::cpu3.data     0.836359                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.772232                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu0.inst        3423215                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst        2272643                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst        1657431                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst        1801013                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total            9154302                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst       107525                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst        84933                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst        31052                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst        72570                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total           296080                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu0.inst      3530740                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst      2357576                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst      1688483                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst      1873583                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total        9450382                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.030454                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.036026                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.018390                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.038733                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.031330                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu0.data            180596                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data            122053                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data            622434                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data            103361                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total               1028444                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          334864                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data           58304                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data           28255                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data           41663                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              463086                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu0.data        515460                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data        180357                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data        650689                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data        145024                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1491530                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.649641                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.323270                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.043423                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.287283                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.310477                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadReq.hits::cpu0.mmu.dtb_walker         5501                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu0.mmu.itb_walker         5813                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu1.mmu.dtb_walker         2916                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu1.mmu.itb_walker         3452                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu2.mmu.dtb_walker         2205                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu2.mmu.itb_walker         2700                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu3.mmu.dtb_walker         3505                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu3.mmu.itb_walker         4688                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::total                   30780                       # number of ReadReq hits (Count)
system.l2.ReadReq.misses::cpu0.mmu.dtb_walker         1223                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu0.mmu.itb_walker          916                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu1.mmu.dtb_walker          739                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu1.mmu.itb_walker          633                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu2.mmu.dtb_walker          351                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu2.mmu.itb_walker          299                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu3.mmu.dtb_walker          988                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu3.mmu.itb_walker          890                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::total                  6039                       # number of ReadReq misses (Count)
system.l2.ReadReq.accesses::cpu0.mmu.dtb_walker         6724                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu0.mmu.itb_walker         6729                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu1.mmu.dtb_walker         3655                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu1.mmu.itb_walker         4085                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu2.mmu.dtb_walker         2556                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu2.mmu.itb_walker         2999                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu3.mmu.dtb_walker         4493                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu3.mmu.itb_walker         5578                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::total               36819                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.missRate::cpu0.mmu.dtb_walker     0.181886                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu0.mmu.itb_walker     0.136127                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu1.mmu.dtb_walker     0.202189                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu1.mmu.itb_walker     0.154957                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu2.mmu.dtb_walker     0.137324                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu2.mmu.itb_walker     0.099700                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu3.mmu.dtb_walker     0.219898                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu3.mmu.itb_walker     0.159555                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::total            0.164019                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu0.data        950418                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data        577334                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data       2015618                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data        481276                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           4024646                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data       145335                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data        82527                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data        39902                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data        70850                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          338614                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu0.data      1095753                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data       659861                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data      2055520                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data       552126                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       4363260                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.132635                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.125067                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.019412                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.128322                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.077606                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.SCUpgradeReq.hits::cpu0.data             12                       # number of SCUpgradeReq hits (Count)
system.l2.SCUpgradeReq.hits::cpu1.data             13                       # number of SCUpgradeReq hits (Count)
system.l2.SCUpgradeReq.hits::cpu2.data             21                       # number of SCUpgradeReq hits (Count)
system.l2.SCUpgradeReq.hits::cpu3.data             16                       # number of SCUpgradeReq hits (Count)
system.l2.SCUpgradeReq.hits::total                 62                       # number of SCUpgradeReq hits (Count)
system.l2.SCUpgradeReq.misses::cpu2.data            2                       # number of SCUpgradeReq misses (Count)
system.l2.SCUpgradeReq.misses::total                2                       # number of SCUpgradeReq misses (Count)
system.l2.SCUpgradeReq.accesses::cpu0.data           12                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l2.SCUpgradeReq.accesses::cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l2.SCUpgradeReq.accesses::cpu2.data           23                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l2.SCUpgradeReq.accesses::cpu3.data           16                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l2.SCUpgradeReq.accesses::total             64                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l2.SCUpgradeReq.missRate::cpu2.data     0.086957                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l2.SCUpgradeReq.missRate::total       0.031250                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l2.UpgradeReq.hits::cpu0.data            19038                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data             9897                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data             8710                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data             9052                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                46697                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data           2633                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu1.data           6656                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu2.data           4471                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu3.data           1800                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total              15560                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu0.data        21671                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data        16553                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data        13181                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data        10852                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total            62257                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.121499                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu1.data     0.402102                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu2.data     0.339200                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu3.data     0.165868                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.249932                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.WriteClean.hits::writebacks            3960                       # number of WriteClean hits (Count)
system.l2.WriteClean.hits::total                 3960                       # number of WriteClean hits (Count)
system.l2.WriteClean.accesses::writebacks         3960                       # number of WriteClean accesses(hits+misses) (Count)
system.l2.WriteClean.accesses::total             3960                       # number of WriteClean accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks      5835427                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total          5835427                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks      5835427                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total      5835427                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      4091866                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          4091866                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      4091866                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      4091866                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  8191.340278                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     27198234                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1557232                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      17.465756                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                     6327468                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    1108.141075                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.mmu.dtb_walker     4.020052                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.mmu.itb_walker     4.171487                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst     1507.046840                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data     2392.601091                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.mmu.dtb_walker     0.121203                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.mmu.itb_walker     0.757114                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst      155.896199                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data       65.868556                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.mmu.dtb_walker     1.904091                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.mmu.itb_walker     1.043581                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst      322.607610                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data      171.817784                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.mmu.dtb_walker    10.180720                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.mmu.itb_walker    13.037404                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst     1411.031773                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data     1021.093699                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.135271                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.mmu.dtb_walker     0.000491                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.mmu.itb_walker     0.000509                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.183966                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.292066                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.mmu.dtb_walker     0.000015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.mmu.itb_walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.019030                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.008041                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.mmu.dtb_walker     0.000232                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.mmu.itb_walker     0.000127                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.039381                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.020974                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.mmu.dtb_walker     0.001243                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.mmu.itb_walker     0.001591                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.172245                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.124645                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999919                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1023              5                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024           8187                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1023::4                    5                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                   69                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  145                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1659                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2780                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 3534                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1023         0.000610                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.999390                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  222039584                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 222039584                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.mmu.dtb_walker        78272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.mmu.itb_walker        58624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.inst      7136072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     30742048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.dtb_walker        47296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.itb_walker        40512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst      5436364                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data      8948896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.mmu.dtb_walker        22464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.mmu.itb_walker        19136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst      1988020                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data      4357872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.dtb_walker        63232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.itb_walker        56960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst      4645212                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data      7170560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::pci_ide       459648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       71271188                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst      7136072                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst      5436364                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst      1988020                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst      4645212                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total     19205668                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     65354176                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu0.data        47748                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu1.data           12                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu2.data           12                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu3.data           12                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     65401960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.mmu.dtb_walker         1223                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.mmu.itb_walker          916                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.inst       171143                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       485724                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.dtb_walker          739                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.itb_walker          633                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst        85096                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data       139837                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.mmu.dtb_walker          351                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.mmu.itb_walker          299                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst        31225                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data        68104                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.dtb_walker          988                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.itb_walker          890                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst        72753                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data       112054                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::pci_ide          7182                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1179157                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1021159                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu0.data         5969                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu1.data            2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu2.data            2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu3.data            2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1027134                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.mmu.dtb_walker         3762                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.mmu.itb_walker         2818                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.inst        342996                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data       1477618                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.dtb_walker         2273                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.itb_walker         1947                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst        261299                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data        430129                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.mmu.dtb_walker         1080                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.mmu.itb_walker          920                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst         95554                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data        209461                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.dtb_walker         3039                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.itb_walker         2738                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst        223272                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data        344653                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::pci_ide           22093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total           3425653                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst       342996                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst       261299                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst        95554                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst       223272                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        923121                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      3141251                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu0.data         2295                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu1.data            1                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu2.data            1                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu3.data            1                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          3143548                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      3141251                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.dtb_walker         3762                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.itb_walker         2818                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst       342996                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data      1479913                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.dtb_walker         2273                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.itb_walker         1947                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst       261299                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data       430130                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.mmu.dtb_walker         1080                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.mmu.itb_walker          920                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst        95554                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data       209462                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.dtb_walker         3039                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.itb_walker         2738                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst       223272                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data       344654                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::pci_ide          22093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total          6569201                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesRead                     0                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                  4266.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 823883603304.484619                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  823883603304.484619                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower    39.600000                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 20805141497532                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq               188025                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              837206                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               59250                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              59250                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1013602                       # Transaction distribution (Count)
system.membus.transDist::WriteClean              7557                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            533772                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq             60541                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq             123                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp            15977                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             468548                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            462671                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         649181                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedReq          6144                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedResp         6144                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq        10457                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidResp        10457                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         472486                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp        472206                       # Transaction distribution (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls.port       443180                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total       443180                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port       190054                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.realview.bootmem.port          476                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.realview.generic_timer_mem.pio           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.realview.gic.pio       151406                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      4548471                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      4890417                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 5333597                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.iocache.mem_side_port::system.mem_ctrls.port      9453312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::total      9453312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port       264909                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.realview.bootmem.port         1044                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.realview.generic_timer_mem.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.realview.gic.pio       302812                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    127413244                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    127982029                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                137435341                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1914755                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.006360                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.079496                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1902577     99.36%     99.36% # Request fanout histogram (Count)
system.membus.snoopFanout::1                    12178      0.64%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1914755                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests        3253133                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1679807                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests         9253                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages          119                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes       487424                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs           119                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages         2175                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes      8914944                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs         2181                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.bytesRead::cpu0.inst          244                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu0.data           68                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu1.inst          204                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu1.data           40                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu2.inst          204                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu2.data           40                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu3.inst          204                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu3.data           40                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::total         1044                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::cpu0.inst          244                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::cpu1.inst          204                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::cpu2.inst          204                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::cpu3.inst          204                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::total          856                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.numReads::cpu0.inst           61                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu0.data            9                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu1.inst           51                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu1.data            5                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu2.inst           51                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu2.data            5                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu3.inst           51                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu3.data            5                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::total           238                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.bwRead::cpu0.inst           12                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu0.data            3                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu1.inst           10                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu1.data            2                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu2.inst           10                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu2.data            2                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu3.inst           10                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu3.data            2                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::total              50                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::cpu0.inst           12                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::cpu1.inst           10                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::cpu2.inst           10                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::cpu3.inst           10                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::total           41                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu0.inst           12                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu0.data            3                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu1.inst           10                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu1.data            2                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu2.inst           10                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu2.data            2                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu3.inst           10                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu3.data            2                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::total             50                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadReq              231526                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp           14312606                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq              59250                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp             59250                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      4091866                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean      9449314                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteClean             4216                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          2260844                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq           106823                       # Transaction distribution (Count)
system.tol2bus.transDist::SCUpgradeReq            185                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp          107008                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1525046                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1525046                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq        9450385                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       4630695                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanSharedReq        97028                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanSharedResp        97028                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanInvalidReq        10457                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanInvalidResp        10457                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq        431375                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp       431375                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port     10719320                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      5789517                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.mmu.itb_walker.port::system.l2.cpu_side_port        14382                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.mmu.dtb_walker.port::system.l2.cpu_side_port        18240                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port      7072891                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port      3283232                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.mmu.itb_walker.port::system.l2.cpu_side_port         8598                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.mmu.dtb_walker.port::system.l2.cpu_side_port        10140                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port      5065632                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port      8607028                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.mmu.itb_walker.port::system.l2.cpu_side_port         6238                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.mmu.dtb_walker.port::system.l2.cpu_side_port         6068                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port      5620943                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port      2646215                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.mmu.itb_walker.port::system.l2.cpu_side_port        11736                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.mmu.dtb_walker.port::system.l2.cpu_side_port        11600                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               48891780                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port    452172732                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port    186380312                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.mmu.itb_walker.port::system.l2.cpu_side_port        57528                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.mmu.dtb_walker.port::system.l2.cpu_side_port        72960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port    301753624                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     96038238                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.mmu.itb_walker.port::system.l2.cpu_side_port        34392                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.mmu.dtb_walker.port::system.l2.cpu_side_port        40560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port    216109760                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port    294210687                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.mmu.itb_walker.port::system.l2.cpu_side_port        24952                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.mmu.dtb_walker.port::system.l2.cpu_side_port        24272                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port    239802024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port     80152668                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.mmu.itb_walker.port::system.l2.cpu_side_port        46944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.mmu.dtb_walker.port::system.l2.cpu_side_port        46400                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              1866968053                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1455098                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  56204736                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          17997290                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.552017                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            1.038921                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                13398619     74.45%     74.45% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                 1413545      7.85%     82.30% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                 1034373      5.75%     88.05% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                 2150514     11.95%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                     231      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       4      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       3      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               7                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            17997290                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 20805141497532                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests      32099228                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     12952826                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests      7405755                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           53263                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        42176                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops        11087                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                   533619                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
