// Seed: 2267673837
module module_0;
  wire id_1;
  assign id_1 = id_1#(.id_1(-1)) * id_1;
  wire [-1 : 1 'd0] id_2, id_3;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri1 id_7,
    output tri1 id_8,
    input supply1 id_9,
    output tri1 id_10,
    input wor id_11,
    output logic id_12,
    output tri id_13,
    input tri1 id_14,
    input tri1 id_15,
    input supply0 id_16
);
  assign id_8 = id_2;
  final begin : LABEL_0
    id_12 <= 1;
  end
  module_0 modCall_1 ();
  genvar id_18;
  logic id_19;
  wire  id_20;
  wire  id_21;
  wire  id_22;
  always @(posedge id_1, posedge id_14 - id_9) begin : LABEL_1
    disable id_23;
  end
endmodule
