
---------- Begin Simulation Statistics ----------
host_inst_rate                                 340255                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406228                       # Number of bytes of host memory used
host_seconds                                    58.78                       # Real time elapsed on the host
host_tick_rate                              307381683                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.018068                       # Number of seconds simulated
sim_ticks                                 18067826500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4257293                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 32455.030826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 28474.131719                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4232476                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      805436500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.005829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                24817                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             10939                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    395164000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13878                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 69551.922743                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 77644.390475                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    3603763325                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018170                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51814                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25546                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   2039562849                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26268                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 20711.494626                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 47250.788427                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.259048                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4094                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8848                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     84792859                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    418074976                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7108903                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 57538.069776                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 60646.810367                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7032272                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      4409199825                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010780                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 76631                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              36485                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2434726849                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965708                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.884970                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7108903                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 57538.069776                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 60646.810367                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7032272                       # number of overall hits
system.cpu.dcache.overall_miss_latency     4409199825                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010780                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                76631                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             36485                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2434726849                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40146                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28098                       # number of replacements
system.cpu.dcache.sampled_refs                  29122                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.884970                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7055068                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505723960000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25300                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11199620                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14272.618714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11386.455799                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11124671                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1069718500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006692                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                74949                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2200                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    828330500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        36000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 152.918542                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        36000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11199620                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14272.618714                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11386.455799                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11124671                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1069718500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006692                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 74949                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2200                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    828330500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006495                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809596                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.513082                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11199620                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14272.618714                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11386.455799                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11124671                       # number of overall hits
system.cpu.icache.overall_miss_latency     1069718500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006692                       # miss rate for overall accesses
system.cpu.icache.overall_misses                74949                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2200                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    828330500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006495                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.513082                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11124671                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 72960.389114                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       631326247                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  8653                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     118486.717581                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 105944.878643                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         4363                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1289253974                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.713789                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      10881                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     449                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1105216974                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.684335                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 10432                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       70987.573304                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  57901.067073                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          83046                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              254206500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.041338                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         3581                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       299                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         189915500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.037863                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    3280                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11024                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    57082.238026                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41162.564586                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           629274592                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11024                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      453776112                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11024                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25300                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25300                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.235786                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101871                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        106725.243673                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   94452.484977                       # average overall mshr miss latency
system.l2.demand_hits                           87409                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1543460474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.141964                       # miss rate for demand accesses
system.l2.demand_misses                         14462                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        748                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1295132474                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.134602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    13712                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.043041                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.247596                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    705.179929                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4056.613400                       # Average occupied blocks per context
system.l2.overall_accesses                     101871                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       106725.243673                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  86137.210865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          87409                       # number of overall hits
system.l2.overall_miss_latency             1543460474                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.141964                       # miss rate for overall accesses
system.l2.overall_misses                        14462                       # number of overall misses
system.l2.overall_mshr_hits                       748                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1926458721                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.219542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   22365                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.379522                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          3284                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         3567                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        15436                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             9202                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         2667                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           8841                       # number of replacements
system.l2.sampled_refs                          16727                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4761.793329                       # Cycle average of tags in use
system.l2.total_refs                            87579                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8405                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29649835                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         259365                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       419924                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40279                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       483150                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         499541                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5795                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       372214                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6091671                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.668759                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.400525                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3141356     51.57%     51.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       904197     14.84%     66.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       415655      6.82%     73.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       403095      6.62%     79.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       403901      6.63%     86.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192266      3.16%     89.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       146815      2.41%     92.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       112172      1.84%     93.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       372214      6.11%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6091671                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40250                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1143547                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.648581                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.648581                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       986170                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        10544                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12893478                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3253092                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1840264                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       216832                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12144                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3976087                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3974622                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1465                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2409635                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2409379                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              256                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1566452                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1565243                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1209                       # DTB write misses
system.switch_cpus_1.fetch.Branches            499541                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1199523                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3076977                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        48044                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13064442                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        141447                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.077021                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1199523                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       265160                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.014309                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6308503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.070926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.357533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4431070     70.24%     70.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          35455      0.56%     70.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          79190      1.26%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          53328      0.85%     72.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         165701      2.63%     75.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          52921      0.84%     76.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          51852      0.82%     77.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          39786      0.63%     77.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1399200     22.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6308503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                177314                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         381282                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179326                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.656391                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4196579                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1615773                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7557515                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10490149                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.752853                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5689700                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.617398                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10495236                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42603                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         65816                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2655145                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       351302                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1782740                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11311330                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2580806                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       127196                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10743052                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1545                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          213                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       216832                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4594                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       241055                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        36789                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3129                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       342092                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       312844                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3129                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3489                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        39114                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.541827                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.541827                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4026700     37.04%     37.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389023      3.58%     40.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331475     12.25%     52.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18317      0.17%     53.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851272      7.83%     60.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     60.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2610646     24.02%     84.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1636652     15.06%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10870249                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       373100                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.034323                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51569     13.82%     13.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52741     14.14%     27.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     27.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16473      4.42%     32.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     32.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     32.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        96830     25.95%     58.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       109400     29.32%     87.65% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        46087     12.35%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6308503                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.723111                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.014068                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2698902     42.78%     42.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       992036     15.73%     58.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       661068     10.48%     68.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       595940      9.45%     78.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       615634      9.76%     88.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       350529      5.56%     93.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       248839      3.94%     97.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       104398      1.65%     99.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        41157      0.65%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6308503                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.676003                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11132004                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10870249                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1131813                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        36515                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       757899                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1199545                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1199523                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       609680                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       447807                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2655145                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1782740                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6485817                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       492669                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58213                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3366704                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       433492                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          450                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18955156                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12518986                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9576291                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1734981                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       216832                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       497316                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1563754                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       956136                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28859                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
