
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis

# Written on Thu Dec 17 13:24:41 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\cheec\Desktop\Libero_Projects\SCCB_Test\designer\sccb_design\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                 Requested     Requested     Clock        Clock                   Clock
Level     Clock                                 Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------
0 -       SCCB_CTRL|SCCB_CLK_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     11   
                                                                                                                      
0 -       sccb_design|xclk                      100.0 MHz     10.000        inferred     Inferred_clkgroup_0     9    
======================================================================================================================


Clock Load Summary
******************

                                      Clock     Source                               Clock Pin                  Non-clock Pin     Non-clock Pin              
Clock                                 Load      Pin                                  Seq Example                Seq Example       Comb Example               
-------------------------------------------------------------------------------------------------------------------------------------------------------------
SCCB_CTRL|SCCB_CLK_inferred_clock     11        SCCB_CTRL_0.SCCB_CLK.Q[0](dffre)     SCCB_CTRL_0.idle.C         -                 SCCB_CTRL_0.SIO_C.A[0](mux)
                                                                                                                                                             
sccb_design|xclk                      9         xclk(port)                           SCCB_CTRL_0.SCCB_CLK.C     -                 -                          
=============================================================================================================================================================
