# ECSE425-Project-G7
VHDL implementation of a 5-stage MIPS Processor 
