

================================================================
== Vitis HLS Report for 'solve_double_6u_4u_6_Pipeline_VITIS_LOOP_320_3'
================================================================
* Date:           Sun Feb  5 16:55:57 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.689 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_320_3  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    3039|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    11|        0|     814|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|      165|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    11|      165|    3898|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U1549  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U1550   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  11|  0|  814|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+------+------------+------------+
    |        Variable Name       | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+------+------------+------------+
    |add_ln320_fu_329_p2         |         +|   0|  0|    39|          32|           1|
    |add_ln322_fu_347_p2         |         +|   0|  0|    15|           8|           8|
    |icmp_ln320_fu_323_p2        |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln322_fu_400_p2        |      lshr|   0|  0|  1255|         320|         320|
    |select_ln322_10_fu_811_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln322_11_fu_847_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln322_12_fu_883_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln322_13_fu_919_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln322_14_fu_955_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln322_15_fu_991_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln322_16_fu_1027_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_17_fu_1063_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_18_fu_1099_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_19_fu_1135_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_1_fu_487_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln322_20_fu_1171_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_21_fu_1207_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_22_fu_1243_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_23_fu_1279_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_24_fu_1315_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_25_fu_1351_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_26_fu_1387_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_27_fu_1423_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_28_fu_1459_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_29_fu_1495_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_2_fu_523_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln322_30_fu_1531_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_31_fu_1567_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_32_fu_1603_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_33_fu_1639_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_34_fu_1675_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_35_fu_1711_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_36_fu_1747_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_37_fu_1783_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_38_fu_1819_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_39_fu_1855_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln322_3_fu_559_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln322_4_fu_595_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln322_5_fu_631_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln322_6_fu_667_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln322_7_fu_703_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln322_8_fu_739_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln322_9_fu_775_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln322_fu_451_p3      |    select|   0|  0|     8|           1|           8|
    |shl_ln322_3_fu_433_p2       |       shl|   0|  0|  1255|         320|         320|
    |shl_ln322_fu_427_p2         |       shl|   0|  0|   133|           8|          40|
    |ap_enable_pp0               |       xor|   0|  0|     2|           1|           2|
    +----------------------------+----------+----+---+------+------------+------------+
    |Total                       |          |   0|  0|  3039|         761|        1043|
    +----------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |X_2_out_o                |   9|          2|  320|        640|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|   32|         64|
    |j_6_fu_272               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  386|        772|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_6_fu_272                        |  32|   0|   32|          0|
    |j_reg_1965                        |  32|   0|   32|          0|
    |j_reg_1965_pp0_iter1_reg          |  32|   0|   32|          0|
    |mul6_reg_1980                     |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 165|   0|  165|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_320_3|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_320_3|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_320_3|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_320_3|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_320_3|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_320_3|  return value|
|trunc_ln162       |   in|   32|     ap_none|                                        trunc_ln162|        scalar|
|trunc_ln311_4     |   in|    8|     ap_none|                                      trunc_ln311_4|        scalar|
|U_address0        |  out|    5|   ap_memory|                                                  U|         array|
|U_ce0             |  out|    1|   ap_memory|                                                  U|         array|
|U_q0              |   in|   64|   ap_memory|                                                  U|         array|
|s                 |   in|   64|     ap_none|                                                  s|        scalar|
|X_2_out_i         |   in|  320|     ap_ovld|                                            X_2_out|       pointer|
|X_2_out_o         |  out|  320|     ap_ovld|                                            X_2_out|       pointer|
|X_2_out_o_ap_vld  |  out|    1|     ap_ovld|                                            X_2_out|       pointer|
+------------------+-----+-----+------------+---------------------------------------------------+--------------+

