 
****************************************
Report : qor
Design : motion_estimator
Version: I-2013.12-SP2
Date   : Sun Dec 18 15:21:04 2016
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              23.00
  Critical Path Length:          1.09
  Critical Path Slack:           1.70
  Critical Path Clk Period:      3.84
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         68
  Hierarchical Port Count:       2288
  Leaf Cell Count:               2118
  Buf/Inv Cell Count:             544
  Buf Cell Count:                   0
  Inv Cell Count:                 544
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1825
  Sequential Cell Count:          293
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4886.680781
  Noncombinational Area:  1944.455803
  Buf/Inv Area:            691.271683
  Total Buffer Area:             0.00
  Total Inverter Area:         691.27
  Macro/Black Box Area:      0.000000
  Net Area:               1230.169548
  -----------------------------------
  Cell Area:              6831.136584
  Design Area:            8061.306132


  Design Rules
  -----------------------------------
  Total Number of Nets:          2568
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: nano.sfsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.68
  Logic Optimization:                  3.37
  Mapping Optimization:                5.92
  -----------------------------------------
  Overall Compile Time:               16.04
  Overall Compile Wall Clock Time:    16.12

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
