{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698313339838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698313339838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 15:12:19 2023 " "Processing started: Thu Oct 26 15:12:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698313339838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698313339838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_top -c spi_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_top -c spi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698313339839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698313340108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698313340108 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spi_top.v(105) " "Verilog HDL warning at spi_top.v(105): extended using \"x\" or \"z\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698313345565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/spi/rtl/spi_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/spi/rtl/spi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_top " "Found entity 1: spi_top" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698313345566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698313345566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/spi/rtl/spi_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/spi/rtl/spi_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_shift " "Found entity 1: spi_shift" {  } { { "../../rtl/spi_shift.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_shift.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698313345568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698313345568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/spi/rtl/spi_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /college/maven silicon/spi/rtl/spi_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698313345568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/spi/rtl/spi_clgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/spi/rtl/spi_clgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_clgen " "Found entity 1: spi_clgen" {  } { { "../../rtl/spi_clgen.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_clgen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698313345570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698313345570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_top " "Elaborating entity \"spi_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698313345589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 3 spi_top.v(213) " "Verilog HDL assignment warning at spi_top.v(213): truncated value with size 7 to match size of target (3)" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698313345591 "|spi_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_clgen spi_clgen:SC " "Elaborating entity \"spi_clgen\" for hierarchy \"spi_clgen:SC\"" {  } { { "../../rtl/spi_top.v" "SC" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698313345601 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 spi_clgen.v(32) " "Verilog HDL assignment warning at spi_clgen.v(32): truncated value with size 5 to match size of target (4)" {  } { { "../../rtl/spi_clgen.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_clgen.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698313345601 "|spi_top|spi_clgen:SC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 spi_clgen.v(36) " "Verilog HDL assignment warning at spi_clgen.v(36): truncated value with size 5 to match size of target (4)" {  } { { "../../rtl/spi_clgen.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_clgen.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698313345601 "|spi_top|spi_clgen:SC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_clgen.v(39) " "Verilog HDL assignment warning at spi_clgen.v(39): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/spi_clgen.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_clgen.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698313345602 "|spi_top|spi_clgen:SC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 spi_clgen.v(43) " "Verilog HDL assignment warning at spi_clgen.v(43): truncated value with size 5 to match size of target (4)" {  } { { "../../rtl/spi_clgen.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_clgen.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698313345602 "|spi_top|spi_clgen:SC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_shift spi_shift:SR " "Elaborating entity \"spi_shift\" for hierarchy \"spi_shift:SR\"" {  } { { "../../rtl/spi_top.v" "SR" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698313345606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_shift.v(46) " "Verilog HDL assignment warning at spi_shift.v(46): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/spi_shift.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_shift.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698313345606 "|spi_top|spi_shift:SR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 spi_shift.v(85) " "Verilog HDL assignment warning at spi_shift.v(85): truncated value with size 4 to match size of target (3)" {  } { { "../../rtl/spi_shift.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_shift.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698313345606 "|spi_top|spi_shift:SR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 spi_shift.v(86) " "Verilog HDL assignment warning at spi_shift.v(86): truncated value with size 4 to match size of target (3)" {  } { { "../../rtl/spi_shift.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_shift.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698313345607 "|spi_top|spi_shift:SR"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698313345844 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wb_dat_o\[14\] GND " "Pin \"wb_dat_o\[14\]\" is stuck at GND" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698313346002 "|spi_top|wb_dat_o[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_dat_o\[15\] GND " "Pin \"wb_dat_o\[15\]\" is stuck at GND" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698313346002 "|spi_top|wb_dat_o[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_dat_o\[16\] GND " "Pin \"wb_dat_o\[16\]\" is stuck at GND" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698313346002 "|spi_top|wb_dat_o[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_dat_o\[17\] GND " "Pin \"wb_dat_o\[17\]\" is stuck at GND" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698313346002 "|spi_top|wb_dat_o[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_dat_o\[18\] GND " "Pin \"wb_dat_o\[18\]\" is stuck at GND" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698313346002 "|spi_top|wb_dat_o[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_dat_o\[19\] GND " "Pin \"wb_dat_o\[19\]\" is stuck at GND" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698313346002 "|spi_top|wb_dat_o[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_dat_o\[20\] GND " "Pin \"wb_dat_o\[20\]\" is stuck at GND" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698313346002 "|spi_top|wb_dat_o[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_dat_o\[21\] GND " "Pin \"wb_dat_o\[21\]\" is stuck at GND" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698313346002 "|spi_top|wb_dat_o[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_dat_o\[22\] GND " "Pin \"wb_dat_o\[22\]\" is stuck at GND" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698313346002 "|spi_top|wb_dat_o[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_dat_o\[23\] GND " "Pin \"wb_dat_o\[23\]\" is stuck at GND" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698313346002 "|spi_top|wb_dat_o[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_dat_o\[24\] GND " "Pin \"wb_dat_o\[24\]\" is stuck at GND" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698313346002 "|spi_top|wb_dat_o[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_dat_o\[25\] GND " "Pin \"wb_dat_o\[25\]\" is stuck at GND" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698313346002 "|spi_top|wb_dat_o[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_dat_o\[26\] GND " "Pin \"wb_dat_o\[26\]\" is stuck at GND" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698313346002 "|spi_top|wb_dat_o[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_dat_o\[27\] GND " "Pin \"wb_dat_o\[27\]\" is stuck at GND" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698313346002 "|spi_top|wb_dat_o[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_dat_o\[28\] GND " "Pin \"wb_dat_o\[28\]\" is stuck at GND" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698313346002 "|spi_top|wb_dat_o[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_dat_o\[29\] GND " "Pin \"wb_dat_o\[29\]\" is stuck at GND" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698313346002 "|spi_top|wb_dat_o[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_dat_o\[30\] GND " "Pin \"wb_dat_o\[30\]\" is stuck at GND" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698313346002 "|spi_top|wb_dat_o[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wb_dat_o\[31\] GND " "Pin \"wb_dat_o\[31\]\" is stuck at GND" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698313346002 "|spi_top|wb_dat_o[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698313346002 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698313346047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/college/Maven Silicon/SPI/synth/spi top/output_files/spi_top.map.smsg " "Generated suppressed messages file D:/college/Maven Silicon/SPI/synth/spi top/output_files/spi_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698313346320 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698313346408 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698313346408 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_sel_in\[2\] " "No output dependent on input pin \"wb_sel_in\[2\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_sel_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_sel_in\[3\] " "No output dependent on input pin \"wb_sel_in\[3\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_sel_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_dat_in\[14\] " "No output dependent on input pin \"wb_dat_in\[14\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_dat_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_dat_in\[15\] " "No output dependent on input pin \"wb_dat_in\[15\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_dat_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_dat_in\[16\] " "No output dependent on input pin \"wb_dat_in\[16\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_dat_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_dat_in\[17\] " "No output dependent on input pin \"wb_dat_in\[17\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_dat_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_dat_in\[18\] " "No output dependent on input pin \"wb_dat_in\[18\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_dat_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_dat_in\[19\] " "No output dependent on input pin \"wb_dat_in\[19\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_dat_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_dat_in\[20\] " "No output dependent on input pin \"wb_dat_in\[20\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_dat_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_dat_in\[21\] " "No output dependent on input pin \"wb_dat_in\[21\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_dat_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_dat_in\[22\] " "No output dependent on input pin \"wb_dat_in\[22\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_dat_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_dat_in\[23\] " "No output dependent on input pin \"wb_dat_in\[23\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_dat_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_dat_in\[24\] " "No output dependent on input pin \"wb_dat_in\[24\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_dat_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_dat_in\[25\] " "No output dependent on input pin \"wb_dat_in\[25\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_dat_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_dat_in\[26\] " "No output dependent on input pin \"wb_dat_in\[26\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_dat_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_dat_in\[27\] " "No output dependent on input pin \"wb_dat_in\[27\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_dat_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_dat_in\[28\] " "No output dependent on input pin \"wb_dat_in\[28\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_dat_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_dat_in\[29\] " "No output dependent on input pin \"wb_dat_in\[29\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_dat_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_dat_in\[30\] " "No output dependent on input pin \"wb_dat_in\[30\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_dat_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wb_dat_in\[31\] " "No output dependent on input pin \"wb_dat_in\[31\]\"" {  } { { "../../rtl/spi_top.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698313346433 "|spi_top|wb_dat_in[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698313346433 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698313346434 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698313346434 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698313346434 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698313346434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698313346448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 15:12:26 2023 " "Processing ended: Thu Oct 26 15:12:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698313346448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698313346448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698313346448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698313346448 ""}
