-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions
-- and other software and tools, and its AMPP partner logic
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Altera Program License
-- Subscription Agreement, Altera MegaCore Function License
-- Agreement, or other applicable license agreement, including,
-- without limitation, that your use is for the sole purpose of
-- programming logic devices manufactured by Altera and sold by
-- Altera or its authorized distributors.  Please refer to the
-- applicable agreement for further details.


-- Generated by Quartus II Version 10.1 (Build Build 197 01/19/2011)
-- Created on Sun Aug 03 15:55:33 2014

LIBRARY ieee;
USE ieee.std_logic_1164.all;


--  Entity Declaration

ENTITY zl_chanle_slec IS
-- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE!
PORT
(
);
-- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE!

END zl_chanle_slec;


--  Architecture Body

ARCHITECTURE zl_chanle_slec_architecture OF zl_chanle_slec IS


BEGIN

END zl_chanle_slec_architecture;
