Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 22 15:58:20 2019
| Host         : SET253-10C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mult_4x4_control_sets_placed.rpt
| Design       : mult_4x4
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            2 |
|      5 |            1 |
|      8 |            1 |
|     10 |            1 |
|     15 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           10 |
| Yes          | No                    | No                     |              12 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------+----------------------+------------------+----------------+
|    Clock Signal   |          Enable Signal          |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-------------------+---------------------------------+----------------------+------------------+----------------+
|  U1/inst/clk_out1 | U2/done_reg_0                   | U9/start_s           |                1 |              1 |
|  U1/inst/clk_out1 | U2/FSM_onehot_state_reg[2]_0[1] | U9/start_s           |                1 |              4 |
|  U1/inst/clk_out1 | U2/E[0]                         |                      |                3 |              4 |
|  U1/inst/clk_out1 | U2/FSM_onehot_state_reg[2]_1    | U9/start_s           |                2 |              5 |
|  U1/inst/clk_out1 | U5/an_n_0                       |                      |                2 |              8 |
|  U1/inst/clk_out1 |                                 |                      |                3 |             10 |
|  U1/inst/clk_out1 |                                 | U5/count_n_0         |                5 |             15 |
|  U1/inst/clk_out1 |                                 | U9/start_delay_timer |                5 |             17 |
+-------------------+---------------------------------+----------------------+------------------+----------------+


