## =============================================================================================================================================================
## Xilinx Design Constraint File (XDC)
## =============================================================================================================================================================
## Board:         Digilent - ArtyA7
## FPGA:          Xilinx Artix 7
## =============================================================================================================================================================
## General Purpose I/O 
## =============================================================================================================================================================
## PMOD JD
## =============================================================================================================================================================
## -----------------------------------------------------------------------------
##	Bank:						35
##	VCCO:						3.3V (VCC3V3)
##	Location:				JD
## -----------------------------------------------------------------------------

## {IN}			JD.1
set_property PACKAGE_PIN  D4        [ get_ports ArtyA7_PMOD_PortD[1] ]  
## {IN}			JD.2                                         
set_property PACKAGE_PIN  D3        [ get_ports ArtyA7_PMOD_PortD[2] ]  
## {IN}			JD.3                                         
set_property PACKAGE_PIN  F4        [ get_ports ArtyA7_PMOD_PortD[3] ]  
## {IN}			JD.4                                         
set_property PACKAGE_PIN  F3        [ get_ports ArtyA7_PMOD_PortD[4] ]  
## {IN}			JD.7                                         
set_property PACKAGE_PIN  E2        [ get_ports ArtyA7_PMOD_PortD[5] ]  
## {IN}			JD.8                                         
set_property PACKAGE_PIN  D2        [ get_ports ArtyA7_PMOD_PortD[6] ]  
## {IN}			JD.9                                         
set_property PACKAGE_PIN  H2        [ get_ports ArtyA7_PMOD_PortD[7] ]  
## {IN}			JD.10                                        
set_property PACKAGE_PIN  G2        [ get_ports ArtyA7_PMOD_PortD[8] ] 
