{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 10 10:24:56 2018 " "Info: Processing started: Fri Aug 10 10:24:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fr_syn_test -c e1frwrapped " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fr_syn_test -c e1frwrapped" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../lib/atvn/lib_v/macro/fflopx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../lib/atvn/lib_v/macro/fflopx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopx " "Info: Found entity 1: fflopx" {  } { { "../lib/atvn/lib_v/macro/fflopx.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/lib/atvn/lib_v/macro/fflopx.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e1frwrapped.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file e1frwrapped.v" { { "Info" "ISGN_ENTITY_NAME" "1 e1frwrapped " "Info: Found entity 1: e1frwrapped" {  } { { "e1frwrapped.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e1rxfr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file e1rxfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 e1rxfr " "Info: Found entity 1: e1rxfr" {  } { { "e1rxfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e1txfr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file e1txfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 e1txfr " "Info: Found entity 1: e1txfr" {  } { { "e1txfr.v" "" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1txfr.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "e1frwrapped " "Info: Elaborating entity \"e1frwrapped\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e1rxfr e1rxfr:e1rxfri " "Info: Elaborating entity \"e1rxfr\" for hierarchy \"e1rxfr:e1rxfri\"" {  } { { "e1frwrapped.v" "e1rxfri" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx e1rxfr:e1rxfri\|fflopx:serinrgi " "Info: Elaborating entity \"fflopx\" for hierarchy \"e1rxfr:e1rxfri\|fflopx:serinrgi\"" {  } { { "e1rxfr.v" "serinrgi" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx e1rxfr:e1rxfri\|fflopx:ffvld1i " "Info: Elaborating entity \"fflopx\" for hierarchy \"e1rxfr:e1rxfri\|fflopx:ffvld1i\"" {  } { { "e1rxfr.v" "ffvld1i" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1rxfr.v" 187 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e1txfr e1txfr:e1txfri " "Info: Elaborating entity \"e1txfr\" for hierarchy \"e1txfr:e1txfri\"" {  } { { "e1frwrapped.v" "e1txfri" { Text "C:/Users/NGUYEN/Desktop/tb_framer_envi/quartus_syn_test/e1frwrapped.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "e1rxfr:e1rxfri\|state~29 " "Info: Register \"e1rxfr:e1rxfri\|state~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "e1rxfr:e1rxfri\|state~30 " "Info: Register \"e1rxfr:e1rxfri\|state~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Info: Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Info: Implemented 94 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 10 10:24:58 2018 " "Info: Processing ended: Fri Aug 10 10:24:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
