// Seed: 1064687573
module module_0 (
    id_1#(.id_2(id_3)),
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.id_3 = 0;
  assign id_1 = id_4;
endmodule
module module_1 #(
    parameter id_5 = 32'd13,
    parameter id_7 = 32'd26
) (
    input tri id_0,
    input uwire id_1,
    output wire id_2,
    input supply1 id_3,
    output uwire id_4,
    input supply1 _id_5
);
  logic _id_7;
  ;
  wire [id_5 : -1  -  id_7] id_8;
  assign id_2 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
