INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/KavishkaJ/UOM/Sem 5/DSD/Assignments/FPU/FPU/FPU.srcs/sources_1/new/add_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/KavishkaJ/UOM/Sem 5/DSD/Assignments/FPU/FPU/FPU.srcs/sources_1/new/align_exp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module align_exp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/KavishkaJ/UOM/Sem 5/DSD/Assignments/FPU/FPU/FPU.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/KavishkaJ/UOM/Sem 5/DSD/Assignments/FPU/FPU/FPU.srcs/sources_1/new/fpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/KavishkaJ/UOM/Sem 5/DSD/Assignments/FPU/FPU/FPU.srcs/sources_1/new/normalize.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normalize
INFO: [VRFC 10-311] analyzing module shift_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/KavishkaJ/UOM/Sem 5/DSD/Assignments/FPU/FPU/FPU.srcs/sources_1/new/pack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/KavishkaJ/UOM/Sem 5/DSD/Assignments/FPU/FPU/FPU.srcs/sources_1/new/unpack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/KavishkaJ/UOM/Sem 5/DSD/Assignments/FPU/FPU/FPU.srcs/sim_1/new/synchronus_addsub_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronus_addsub_tb
