// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_buf_address0,
        in_buf_ce0,
        in_buf_q0,
        i,
        i_c_i_din,
        i_c_i_num_data_valid,
        i_c_i_fifo_cap,
        i_c_i_full_n,
        i_c_i_write,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_return_51,
        ap_return_52,
        ap_return_53,
        ap_return_54,
        ap_return_55,
        ap_return_56,
        ap_return_57,
        ap_return_58,
        ap_return_59,
        ap_return_60,
        ap_return_61,
        ap_return_62,
        ap_return_63
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [12:0] in_buf_address0;
output   in_buf_ce0;
input  [127:0] in_buf_q0;
input  [12:0] i;
output  [12:0] i_c_i_din;
input  [5:0] i_c_i_num_data_valid;
input  [5:0] i_c_i_fifo_cap;
input   i_c_i_full_n;
output   i_c_i_write;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;
output  [15:0] ap_return_20;
output  [15:0] ap_return_21;
output  [15:0] ap_return_22;
output  [15:0] ap_return_23;
output  [15:0] ap_return_24;
output  [15:0] ap_return_25;
output  [15:0] ap_return_26;
output  [15:0] ap_return_27;
output  [15:0] ap_return_28;
output  [15:0] ap_return_29;
output  [15:0] ap_return_30;
output  [15:0] ap_return_31;
output  [15:0] ap_return_32;
output  [15:0] ap_return_33;
output  [15:0] ap_return_34;
output  [15:0] ap_return_35;
output  [15:0] ap_return_36;
output  [15:0] ap_return_37;
output  [15:0] ap_return_38;
output  [15:0] ap_return_39;
output  [15:0] ap_return_40;
output  [15:0] ap_return_41;
output  [15:0] ap_return_42;
output  [15:0] ap_return_43;
output  [15:0] ap_return_44;
output  [15:0] ap_return_45;
output  [15:0] ap_return_46;
output  [15:0] ap_return_47;
output  [15:0] ap_return_48;
output  [15:0] ap_return_49;
output  [15:0] ap_return_50;
output  [15:0] ap_return_51;
output  [15:0] ap_return_52;
output  [15:0] ap_return_53;
output  [15:0] ap_return_54;
output  [15:0] ap_return_55;
output  [15:0] ap_return_56;
output  [15:0] ap_return_57;
output  [15:0] ap_return_58;
output  [15:0] ap_return_59;
output  [15:0] ap_return_60;
output  [15:0] ap_return_61;
output  [15:0] ap_return_62;
output  [15:0] ap_return_63;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_buf_ce0;
reg i_c_i_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    i_c_i_blk_n;
reg   [127:0] in_buf_load_reg_1357;
wire    ap_CS_fsm_state3;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_start;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_done;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_idle;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_ready;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_0;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_0_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_1;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_1_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_2;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_2_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_3;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_3_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_4;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_4_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_5;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_5_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_6;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_6_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_7;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_7_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_8;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_8_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_9;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_9_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_10;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_10_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_11;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_11_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_12;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_12_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_13;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_13_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_14;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_14_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_15;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_15_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_16;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_16_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_17;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_17_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_18;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_18_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_19;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_19_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_20;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_20_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_21;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_21_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_22;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_22_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_23;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_23_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_24;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_24_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_25;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_25_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_26;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_26_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_27;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_27_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_28;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_28_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_29;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_29_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_30;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_30_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_31;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_31_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_32;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_32_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_33;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_33_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_34;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_34_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_35;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_35_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_36;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_36_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_37;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_37_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_38;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_38_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_39;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_39_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_40;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_40_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_41;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_41_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_42;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_42_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_43;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_43_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_44;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_44_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_45;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_45_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_46;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_46_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_47;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_47_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_48;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_48_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_49;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_49_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_50;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_50_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_51;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_51_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_52;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_52_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_53;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_53_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_54;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_54_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_55;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_55_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_56;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_56_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_57;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_57_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_58;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_58_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_59;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_59_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_60;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_60_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_61;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_61_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_62;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_62_ap_vld;
wire   [15:0] grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_63;
wire    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_63_ap_vld;
reg    grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_start_reg;
wire    ap_CS_fsm_state4;
reg   [15:0] layer2_out_V_i_copy_i_fu_286;
reg   [15:0] layer2_out_V_1_i_copy_i_fu_282;
reg   [15:0] layer2_out_V_2_i_copy_i_fu_278;
reg   [15:0] layer2_out_V_3_i_copy_i_fu_274;
reg   [15:0] layer2_out_V_4_i_copy_i_fu_270;
reg   [15:0] layer2_out_V_5_i_copy_i_fu_266;
reg   [15:0] layer2_out_V_6_i_copy_i_fu_262;
reg   [15:0] layer2_out_V_7_i_copy_i_fu_258;
reg   [15:0] layer2_out_V_8_i_copy_i_fu_254;
reg   [15:0] layer2_out_V_9_i_copy_i_fu_250;
reg   [15:0] layer2_out_V_10_i_copy_i_fu_246;
reg   [15:0] layer2_out_V_11_i_copy_i_fu_242;
reg   [15:0] layer2_out_V_12_i_copy_i_fu_238;
reg   [15:0] layer2_out_V_13_i_copy_i_fu_234;
reg   [15:0] layer2_out_V_14_i_copy_i_fu_230;
reg   [15:0] layer2_out_V_15_i_copy_i_fu_226;
reg   [15:0] layer2_out_V_16_i_copy_i_fu_222;
reg   [15:0] layer2_out_V_17_i_copy_i_fu_218;
reg   [15:0] layer2_out_V_18_i_copy_i_fu_214;
reg   [15:0] layer2_out_V_19_i_copy_i_fu_210;
reg   [15:0] layer2_out_V_20_i_copy_i_fu_206;
reg   [15:0] layer2_out_V_21_i_copy_i_fu_202;
reg   [15:0] layer2_out_V_22_i_copy_i_fu_198;
reg   [15:0] layer2_out_V_23_i_copy_i_fu_194;
reg   [15:0] layer2_out_V_24_i_copy_i_fu_190;
reg   [15:0] layer2_out_V_25_i_copy_i_fu_186;
reg   [15:0] layer2_out_V_26_i_copy_i_fu_182;
reg   [15:0] layer2_out_V_27_i_copy_i_fu_178;
reg   [15:0] layer2_out_V_28_i_copy_i_fu_174;
reg   [15:0] layer2_out_V_29_i_copy_i_fu_170;
reg   [15:0] layer2_out_V_30_i_copy_i_fu_166;
reg   [15:0] layer2_out_V_31_i_copy_i_fu_162;
reg   [15:0] layer2_out_V_32_i_copy_i_fu_158;
reg   [15:0] layer2_out_V_33_i_copy_i_fu_154;
reg   [15:0] layer2_out_V_34_i_copy_i_fu_150;
reg   [15:0] layer2_out_V_35_i_copy_i_fu_146;
reg   [15:0] layer2_out_V_36_i_copy_i_fu_142;
reg   [15:0] layer2_out_V_37_i_copy_i_fu_138;
reg   [15:0] layer2_out_V_38_i_copy_i_fu_134;
reg   [15:0] layer2_out_V_39_i_copy_i_fu_130;
reg   [15:0] layer2_out_V_40_i_copy_i_fu_126;
reg   [15:0] layer2_out_V_41_i_copy_i_fu_122;
reg   [15:0] layer2_out_V_42_i_copy_i_fu_118;
reg   [15:0] layer2_out_V_43_i_copy_i_fu_114;
reg   [15:0] layer2_out_V_44_i_copy_i_fu_110;
reg   [15:0] layer2_out_V_45_i_copy_i_fu_106;
reg   [15:0] layer2_out_V_46_i_copy_i_fu_102;
reg   [15:0] layer2_out_V_47_i_copy_i_fu_98;
reg   [15:0] layer2_out_V_48_i_copy_i_fu_94;
reg   [15:0] layer2_out_V_49_i_copy_i_fu_90;
reg   [15:0] layer2_out_V_50_i_copy_i_fu_86;
reg   [15:0] layer2_out_V_51_i_copy_i_fu_82;
reg   [15:0] layer2_out_V_52_i_copy_i_fu_78;
reg   [15:0] layer2_out_V_53_i_copy_i_fu_74;
reg   [15:0] layer2_out_V_54_i_copy_i_fu_70;
reg   [15:0] layer2_out_V_55_i_copy_i_fu_66;
reg   [15:0] layer2_out_V_56_i_copy_i_fu_62;
reg   [15:0] layer2_out_V_57_i_copy_i_fu_58;
reg   [15:0] layer2_out_V_58_i_copy_i_fu_54;
reg   [15:0] layer2_out_V_59_i_copy_i_fu_50;
reg   [15:0] layer2_out_V_60_i_copy_i_fu_46;
reg   [15:0] layer2_out_V_61_i_copy_i_fu_42;
reg   [15:0] layer2_out_V_62_i_copy_i_fu_38;
reg   [15:0] layer2_out_V_63_i_copy_i_fu_34;
wire   [63:0] zext_ln42_fu_387_p1;
wire    ap_CS_fsm_state5;
reg    ap_block_state1;
wire    ap_CS_fsm_state2;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_start_reg = 1'b0;
end

alveo_hls4ml_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_start),
    .ap_done(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_done),
    .ap_idle(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_idle),
    .ap_ready(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_ready),
    .p_read(in_buf_load_reg_1357),
    .res_0(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_0),
    .res_0_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_0_ap_vld),
    .res_1(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_1),
    .res_1_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_1_ap_vld),
    .res_2(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_2),
    .res_2_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_2_ap_vld),
    .res_3(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_3),
    .res_3_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_3_ap_vld),
    .res_4(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_4),
    .res_4_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_4_ap_vld),
    .res_5(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_5),
    .res_5_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_5_ap_vld),
    .res_6(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_6),
    .res_6_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_6_ap_vld),
    .res_7(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_7),
    .res_7_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_7_ap_vld),
    .res_8(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_8),
    .res_8_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_8_ap_vld),
    .res_9(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_9),
    .res_9_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_9_ap_vld),
    .res_10(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_10),
    .res_10_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_10_ap_vld),
    .res_11(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_11),
    .res_11_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_11_ap_vld),
    .res_12(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_12),
    .res_12_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_12_ap_vld),
    .res_13(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_13),
    .res_13_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_13_ap_vld),
    .res_14(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_14),
    .res_14_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_14_ap_vld),
    .res_15(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_15),
    .res_15_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_15_ap_vld),
    .res_16(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_16),
    .res_16_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_16_ap_vld),
    .res_17(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_17),
    .res_17_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_17_ap_vld),
    .res_18(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_18),
    .res_18_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_18_ap_vld),
    .res_19(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_19),
    .res_19_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_19_ap_vld),
    .res_20(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_20),
    .res_20_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_20_ap_vld),
    .res_21(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_21),
    .res_21_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_21_ap_vld),
    .res_22(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_22),
    .res_22_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_22_ap_vld),
    .res_23(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_23),
    .res_23_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_23_ap_vld),
    .res_24(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_24),
    .res_24_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_24_ap_vld),
    .res_25(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_25),
    .res_25_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_25_ap_vld),
    .res_26(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_26),
    .res_26_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_26_ap_vld),
    .res_27(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_27),
    .res_27_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_27_ap_vld),
    .res_28(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_28),
    .res_28_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_28_ap_vld),
    .res_29(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_29),
    .res_29_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_29_ap_vld),
    .res_30(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_30),
    .res_30_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_30_ap_vld),
    .res_31(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_31),
    .res_31_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_31_ap_vld),
    .res_32(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_32),
    .res_32_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_32_ap_vld),
    .res_33(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_33),
    .res_33_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_33_ap_vld),
    .res_34(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_34),
    .res_34_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_34_ap_vld),
    .res_35(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_35),
    .res_35_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_35_ap_vld),
    .res_36(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_36),
    .res_36_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_36_ap_vld),
    .res_37(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_37),
    .res_37_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_37_ap_vld),
    .res_38(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_38),
    .res_38_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_38_ap_vld),
    .res_39(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_39),
    .res_39_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_39_ap_vld),
    .res_40(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_40),
    .res_40_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_40_ap_vld),
    .res_41(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_41),
    .res_41_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_41_ap_vld),
    .res_42(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_42),
    .res_42_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_42_ap_vld),
    .res_43(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_43),
    .res_43_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_43_ap_vld),
    .res_44(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_44),
    .res_44_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_44_ap_vld),
    .res_45(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_45),
    .res_45_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_45_ap_vld),
    .res_46(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_46),
    .res_46_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_46_ap_vld),
    .res_47(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_47),
    .res_47_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_47_ap_vld),
    .res_48(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_48),
    .res_48_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_48_ap_vld),
    .res_49(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_49),
    .res_49_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_49_ap_vld),
    .res_50(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_50),
    .res_50_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_50_ap_vld),
    .res_51(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_51),
    .res_51_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_51_ap_vld),
    .res_52(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_52),
    .res_52_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_52_ap_vld),
    .res_53(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_53),
    .res_53_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_53_ap_vld),
    .res_54(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_54),
    .res_54_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_54_ap_vld),
    .res_55(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_55),
    .res_55_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_55_ap_vld),
    .res_56(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_56),
    .res_56_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_56_ap_vld),
    .res_57(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_57),
    .res_57_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_57_ap_vld),
    .res_58(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_58),
    .res_58_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_58_ap_vld),
    .res_59(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_59),
    .res_59_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_59_ap_vld),
    .res_60(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_60),
    .res_60_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_60_ap_vld),
    .res_61(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_61),
    .res_61_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_61_ap_vld),
    .res_62(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_62),
    .res_62_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_62_ap_vld),
    .res_63(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_63),
    .res_63_ap_vld(grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_63_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_start_reg <= 1'b1;
        end else if ((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_ready == 1'b1)) begin
            grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_buf_load_reg_1357 <= in_buf_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_10_ap_vld == 1'b1))) begin
        layer2_out_V_10_i_copy_i_fu_246 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_11_ap_vld == 1'b1))) begin
        layer2_out_V_11_i_copy_i_fu_242 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_12_ap_vld == 1'b1))) begin
        layer2_out_V_12_i_copy_i_fu_238 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_12;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_13_ap_vld == 1'b1))) begin
        layer2_out_V_13_i_copy_i_fu_234 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_13;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_14_ap_vld == 1'b1))) begin
        layer2_out_V_14_i_copy_i_fu_230 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_14;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_15_ap_vld == 1'b1))) begin
        layer2_out_V_15_i_copy_i_fu_226 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_15;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_16_ap_vld == 1'b1))) begin
        layer2_out_V_16_i_copy_i_fu_222 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_17_ap_vld == 1'b1))) begin
        layer2_out_V_17_i_copy_i_fu_218 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_17;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_18_ap_vld == 1'b1))) begin
        layer2_out_V_18_i_copy_i_fu_214 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_19_ap_vld == 1'b1))) begin
        layer2_out_V_19_i_copy_i_fu_210 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_1_ap_vld == 1'b1))) begin
        layer2_out_V_1_i_copy_i_fu_282 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_20_ap_vld == 1'b1))) begin
        layer2_out_V_20_i_copy_i_fu_206 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_20;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_21_ap_vld == 1'b1))) begin
        layer2_out_V_21_i_copy_i_fu_202 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_21;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_22_ap_vld == 1'b1))) begin
        layer2_out_V_22_i_copy_i_fu_198 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_23_ap_vld == 1'b1))) begin
        layer2_out_V_23_i_copy_i_fu_194 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_23;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_24_ap_vld == 1'b1))) begin
        layer2_out_V_24_i_copy_i_fu_190 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_24;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_25_ap_vld == 1'b1))) begin
        layer2_out_V_25_i_copy_i_fu_186 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_25;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_26_ap_vld == 1'b1))) begin
        layer2_out_V_26_i_copy_i_fu_182 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_26;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_27_ap_vld == 1'b1))) begin
        layer2_out_V_27_i_copy_i_fu_178 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_27;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_28_ap_vld == 1'b1))) begin
        layer2_out_V_28_i_copy_i_fu_174 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_28;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_29_ap_vld == 1'b1))) begin
        layer2_out_V_29_i_copy_i_fu_170 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_29;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_2_ap_vld == 1'b1))) begin
        layer2_out_V_2_i_copy_i_fu_278 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_30_ap_vld == 1'b1))) begin
        layer2_out_V_30_i_copy_i_fu_166 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_30;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_31_ap_vld == 1'b1))) begin
        layer2_out_V_31_i_copy_i_fu_162 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_31;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_32_ap_vld == 1'b1))) begin
        layer2_out_V_32_i_copy_i_fu_158 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_32;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_33_ap_vld == 1'b1))) begin
        layer2_out_V_33_i_copy_i_fu_154 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_33;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_34_ap_vld == 1'b1))) begin
        layer2_out_V_34_i_copy_i_fu_150 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_34;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_35_ap_vld == 1'b1))) begin
        layer2_out_V_35_i_copy_i_fu_146 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_35;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_36_ap_vld == 1'b1))) begin
        layer2_out_V_36_i_copy_i_fu_142 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_36;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_37_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_37_i_copy_i_fu_138 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_37;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_38_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_38_i_copy_i_fu_134 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_38;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_39_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_39_i_copy_i_fu_130 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_39;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_3_ap_vld == 1'b1))) begin
        layer2_out_V_3_i_copy_i_fu_274 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_40_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_40_i_copy_i_fu_126 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_40;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_41_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_41_i_copy_i_fu_122 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_41;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_42_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_42_i_copy_i_fu_118 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_42;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_43_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_43_i_copy_i_fu_114 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_43;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_44_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_44_i_copy_i_fu_110 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_44;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_45_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_45_i_copy_i_fu_106 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_45;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_46_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_46_i_copy_i_fu_102 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_46;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_47_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_47_i_copy_i_fu_98 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_47;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_48_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_48_i_copy_i_fu_94 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_48;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_49_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_49_i_copy_i_fu_90 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_49;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_4_ap_vld == 1'b1))) begin
        layer2_out_V_4_i_copy_i_fu_270 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_4;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_50_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_50_i_copy_i_fu_86 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_50;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_51_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_51_i_copy_i_fu_82 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_51;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_52_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_52_i_copy_i_fu_78 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_52;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_53_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_53_i_copy_i_fu_74 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_53;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_54_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_54_i_copy_i_fu_70 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_54;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_55_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_55_i_copy_i_fu_66 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_55;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_56_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_56_i_copy_i_fu_62 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_56;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_57_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_57_i_copy_i_fu_58 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_57;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_58_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_58_i_copy_i_fu_54 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_58;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_59_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_59_i_copy_i_fu_50 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_59;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_5_ap_vld == 1'b1))) begin
        layer2_out_V_5_i_copy_i_fu_266 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_5;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_60_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_60_i_copy_i_fu_46 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_60;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_61_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_61_i_copy_i_fu_42 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_61;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_62_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_62_i_copy_i_fu_38 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_62;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_63_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer2_out_V_63_i_copy_i_fu_34 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_63;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_6_ap_vld == 1'b1))) begin
        layer2_out_V_6_i_copy_i_fu_262 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_7_ap_vld == 1'b1))) begin
        layer2_out_V_7_i_copy_i_fu_258 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_8_ap_vld == 1'b1))) begin
        layer2_out_V_8_i_copy_i_fu_254 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_9_ap_vld == 1'b1))) begin
        layer2_out_V_9_i_copy_i_fu_250 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_0_ap_vld == 1'b1))) begin
        layer2_out_V_i_copy_i_fu_286 <= grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_res_0;
    end
end

always @ (*) begin
    if (((i_c_i_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_c_i_blk_n = i_c_i_full_n;
    end else begin
        i_c_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((i_c_i_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_c_i_write = 1'b1;
    end else begin
        i_c_i_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3) | (~((i_c_i_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_buf_ce0 = 1'b1;
    end else begin
        in_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((i_c_i_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((i_c_i_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_return_0 = layer2_out_V_i_copy_i_fu_286;

assign ap_return_1 = layer2_out_V_1_i_copy_i_fu_282;

assign ap_return_10 = layer2_out_V_10_i_copy_i_fu_246;

assign ap_return_11 = layer2_out_V_11_i_copy_i_fu_242;

assign ap_return_12 = layer2_out_V_12_i_copy_i_fu_238;

assign ap_return_13 = layer2_out_V_13_i_copy_i_fu_234;

assign ap_return_14 = layer2_out_V_14_i_copy_i_fu_230;

assign ap_return_15 = layer2_out_V_15_i_copy_i_fu_226;

assign ap_return_16 = layer2_out_V_16_i_copy_i_fu_222;

assign ap_return_17 = layer2_out_V_17_i_copy_i_fu_218;

assign ap_return_18 = layer2_out_V_18_i_copy_i_fu_214;

assign ap_return_19 = layer2_out_V_19_i_copy_i_fu_210;

assign ap_return_2 = layer2_out_V_2_i_copy_i_fu_278;

assign ap_return_20 = layer2_out_V_20_i_copy_i_fu_206;

assign ap_return_21 = layer2_out_V_21_i_copy_i_fu_202;

assign ap_return_22 = layer2_out_V_22_i_copy_i_fu_198;

assign ap_return_23 = layer2_out_V_23_i_copy_i_fu_194;

assign ap_return_24 = layer2_out_V_24_i_copy_i_fu_190;

assign ap_return_25 = layer2_out_V_25_i_copy_i_fu_186;

assign ap_return_26 = layer2_out_V_26_i_copy_i_fu_182;

assign ap_return_27 = layer2_out_V_27_i_copy_i_fu_178;

assign ap_return_28 = layer2_out_V_28_i_copy_i_fu_174;

assign ap_return_29 = layer2_out_V_29_i_copy_i_fu_170;

assign ap_return_3 = layer2_out_V_3_i_copy_i_fu_274;

assign ap_return_30 = layer2_out_V_30_i_copy_i_fu_166;

assign ap_return_31 = layer2_out_V_31_i_copy_i_fu_162;

assign ap_return_32 = layer2_out_V_32_i_copy_i_fu_158;

assign ap_return_33 = layer2_out_V_33_i_copy_i_fu_154;

assign ap_return_34 = layer2_out_V_34_i_copy_i_fu_150;

assign ap_return_35 = layer2_out_V_35_i_copy_i_fu_146;

assign ap_return_36 = layer2_out_V_36_i_copy_i_fu_142;

assign ap_return_37 = layer2_out_V_37_i_copy_i_fu_138;

assign ap_return_38 = layer2_out_V_38_i_copy_i_fu_134;

assign ap_return_39 = layer2_out_V_39_i_copy_i_fu_130;

assign ap_return_4 = layer2_out_V_4_i_copy_i_fu_270;

assign ap_return_40 = layer2_out_V_40_i_copy_i_fu_126;

assign ap_return_41 = layer2_out_V_41_i_copy_i_fu_122;

assign ap_return_42 = layer2_out_V_42_i_copy_i_fu_118;

assign ap_return_43 = layer2_out_V_43_i_copy_i_fu_114;

assign ap_return_44 = layer2_out_V_44_i_copy_i_fu_110;

assign ap_return_45 = layer2_out_V_45_i_copy_i_fu_106;

assign ap_return_46 = layer2_out_V_46_i_copy_i_fu_102;

assign ap_return_47 = layer2_out_V_47_i_copy_i_fu_98;

assign ap_return_48 = layer2_out_V_48_i_copy_i_fu_94;

assign ap_return_49 = layer2_out_V_49_i_copy_i_fu_90;

assign ap_return_5 = layer2_out_V_5_i_copy_i_fu_266;

assign ap_return_50 = layer2_out_V_50_i_copy_i_fu_86;

assign ap_return_51 = layer2_out_V_51_i_copy_i_fu_82;

assign ap_return_52 = layer2_out_V_52_i_copy_i_fu_78;

assign ap_return_53 = layer2_out_V_53_i_copy_i_fu_74;

assign ap_return_54 = layer2_out_V_54_i_copy_i_fu_70;

assign ap_return_55 = layer2_out_V_55_i_copy_i_fu_66;

assign ap_return_56 = layer2_out_V_56_i_copy_i_fu_62;

assign ap_return_57 = layer2_out_V_57_i_copy_i_fu_58;

assign ap_return_58 = layer2_out_V_58_i_copy_i_fu_54;

assign ap_return_59 = layer2_out_V_59_i_copy_i_fu_50;

assign ap_return_6 = layer2_out_V_6_i_copy_i_fu_262;

assign ap_return_60 = layer2_out_V_60_i_copy_i_fu_46;

assign ap_return_61 = layer2_out_V_61_i_copy_i_fu_42;

assign ap_return_62 = layer2_out_V_62_i_copy_i_fu_38;

assign ap_return_63 = layer2_out_V_63_i_copy_i_fu_34;

assign ap_return_7 = layer2_out_V_7_i_copy_i_fu_258;

assign ap_return_8 = layer2_out_V_8_i_copy_i_fu_254;

assign ap_return_9 = layer2_out_V_9_i_copy_i_fu_250;

assign grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_start = grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_317_ap_start_reg;

assign i_c_i_din = i;

assign in_buf_address0 = zext_ln42_fu_387_p1;

assign zext_ln42_fu_387_p1 = i;

endmodule //alveo_hls4ml_conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2
