
CNTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014f5c  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000558  080150e8  080150e8  000160e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015640  08015640  00017168  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015640  08015640  00016640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015648  08015648  00017168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015648  08015648  00016648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801564c  0801564c  0001664c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000168  20000000  08015650  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00017168  2**0
                  CONTENTS
 10 .bss          0000330c  20000168  20000168  00017168  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20003474  20003474  00017168  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00017168  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d2c6  00000000  00000000  00017198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000439d  00000000  00000000  0003445e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001990  00000000  00000000  00038800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000013d4  00000000  00000000  0003a190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00006513  00000000  00000000  0003b564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021ae2  00000000  00000000  00041a77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cad05  00000000  00000000  00063559  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000086  00000000  00000000  0012e25e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000074f0  00000000  00000000  0012e2e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  001357d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000168 	.word	0x20000168
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080150cc 	.word	0x080150cc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000016c 	.word	0x2000016c
 80001c4:	080150cc 	.word	0x080150cc

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2f>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa8:	bf24      	itt	cs
 8000aaa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ab2:	d90d      	bls.n	8000ad0 <__aeabi_d2f+0x30>
 8000ab4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000abc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac8:	bf08      	it	eq
 8000aca:	f020 0001 	biceq.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad4:	d121      	bne.n	8000b1a <__aeabi_d2f+0x7a>
 8000ad6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ada:	bfbc      	itt	lt
 8000adc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ae0:	4770      	bxlt	lr
 8000ae2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aea:	f1c2 0218 	rsb	r2, r2, #24
 8000aee:	f1c2 0c20 	rsb	ip, r2, #32
 8000af2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af6:	fa20 f002 	lsr.w	r0, r0, r2
 8000afa:	bf18      	it	ne
 8000afc:	f040 0001 	orrne.w	r0, r0, #1
 8000b00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b0c:	ea40 000c 	orr.w	r0, r0, ip
 8000b10:	fa23 f302 	lsr.w	r3, r3, r2
 8000b14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b18:	e7cc      	b.n	8000ab4 <__aeabi_d2f+0x14>
 8000b1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1e:	d107      	bne.n	8000b30 <__aeabi_d2f+0x90>
 8000b20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b24:	bf1e      	ittt	ne
 8000b26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2e:	4770      	bxne	lr
 8000b30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_frsub>:
 8000b40:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b44:	e002      	b.n	8000b4c <__addsf3>
 8000b46:	bf00      	nop

08000b48 <__aeabi_fsub>:
 8000b48:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b4c <__addsf3>:
 8000b4c:	0042      	lsls	r2, r0, #1
 8000b4e:	bf1f      	itttt	ne
 8000b50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b54:	ea92 0f03 	teqne	r2, r3
 8000b58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b60:	d06a      	beq.n	8000c38 <__addsf3+0xec>
 8000b62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b6a:	bfc1      	itttt	gt
 8000b6c:	18d2      	addgt	r2, r2, r3
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	4048      	eorgt	r0, r1
 8000b72:	4041      	eorgt	r1, r0
 8000b74:	bfb8      	it	lt
 8000b76:	425b      	neglt	r3, r3
 8000b78:	2b19      	cmp	r3, #25
 8000b7a:	bf88      	it	hi
 8000b7c:	4770      	bxhi	lr
 8000b7e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b86:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b92:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b96:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b9a:	bf18      	it	ne
 8000b9c:	4249      	negne	r1, r1
 8000b9e:	ea92 0f03 	teq	r2, r3
 8000ba2:	d03f      	beq.n	8000c24 <__addsf3+0xd8>
 8000ba4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bac:	eb10 000c 	adds.w	r0, r0, ip
 8000bb0:	f1c3 0320 	rsb	r3, r3, #32
 8000bb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bbc:	d502      	bpl.n	8000bc4 <__addsf3+0x78>
 8000bbe:	4249      	negs	r1, r1
 8000bc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bc8:	d313      	bcc.n	8000bf2 <__addsf3+0xa6>
 8000bca:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bce:	d306      	bcc.n	8000bde <__addsf3+0x92>
 8000bd0:	0840      	lsrs	r0, r0, #1
 8000bd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd6:	f102 0201 	add.w	r2, r2, #1
 8000bda:	2afe      	cmp	r2, #254	@ 0xfe
 8000bdc:	d251      	bcs.n	8000c82 <__addsf3+0x136>
 8000bde:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000be2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be6:	bf08      	it	eq
 8000be8:	f020 0001 	biceq.w	r0, r0, #1
 8000bec:	ea40 0003 	orr.w	r0, r0, r3
 8000bf0:	4770      	bx	lr
 8000bf2:	0049      	lsls	r1, r1, #1
 8000bf4:	eb40 0000 	adc.w	r0, r0, r0
 8000bf8:	3a01      	subs	r2, #1
 8000bfa:	bf28      	it	cs
 8000bfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c00:	d2ed      	bcs.n	8000bde <__addsf3+0x92>
 8000c02:	fab0 fc80 	clz	ip, r0
 8000c06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c12:	bfaa      	itet	ge
 8000c14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c18:	4252      	neglt	r2, r2
 8000c1a:	4318      	orrge	r0, r3
 8000c1c:	bfbc      	itt	lt
 8000c1e:	40d0      	lsrlt	r0, r2
 8000c20:	4318      	orrlt	r0, r3
 8000c22:	4770      	bx	lr
 8000c24:	f092 0f00 	teq	r2, #0
 8000c28:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c2c:	bf06      	itte	eq
 8000c2e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c32:	3201      	addeq	r2, #1
 8000c34:	3b01      	subne	r3, #1
 8000c36:	e7b5      	b.n	8000ba4 <__addsf3+0x58>
 8000c38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c40:	bf18      	it	ne
 8000c42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c46:	d021      	beq.n	8000c8c <__addsf3+0x140>
 8000c48:	ea92 0f03 	teq	r2, r3
 8000c4c:	d004      	beq.n	8000c58 <__addsf3+0x10c>
 8000c4e:	f092 0f00 	teq	r2, #0
 8000c52:	bf08      	it	eq
 8000c54:	4608      	moveq	r0, r1
 8000c56:	4770      	bx	lr
 8000c58:	ea90 0f01 	teq	r0, r1
 8000c5c:	bf1c      	itt	ne
 8000c5e:	2000      	movne	r0, #0
 8000c60:	4770      	bxne	lr
 8000c62:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c66:	d104      	bne.n	8000c72 <__addsf3+0x126>
 8000c68:	0040      	lsls	r0, r0, #1
 8000c6a:	bf28      	it	cs
 8000c6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c70:	4770      	bx	lr
 8000c72:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c76:	bf3c      	itt	cc
 8000c78:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c7c:	4770      	bxcc	lr
 8000c7e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c82:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c86:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8a:	4770      	bx	lr
 8000c8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c90:	bf16      	itet	ne
 8000c92:	4608      	movne	r0, r1
 8000c94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c98:	4601      	movne	r1, r0
 8000c9a:	0242      	lsls	r2, r0, #9
 8000c9c:	bf06      	itte	eq
 8000c9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000ca2:	ea90 0f01 	teqeq	r0, r1
 8000ca6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000caa:	4770      	bx	lr

08000cac <__aeabi_ui2f>:
 8000cac:	f04f 0300 	mov.w	r3, #0
 8000cb0:	e004      	b.n	8000cbc <__aeabi_i2f+0x8>
 8000cb2:	bf00      	nop

08000cb4 <__aeabi_i2f>:
 8000cb4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cb8:	bf48      	it	mi
 8000cba:	4240      	negmi	r0, r0
 8000cbc:	ea5f 0c00 	movs.w	ip, r0
 8000cc0:	bf08      	it	eq
 8000cc2:	4770      	bxeq	lr
 8000cc4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cc8:	4601      	mov	r1, r0
 8000cca:	f04f 0000 	mov.w	r0, #0
 8000cce:	e01c      	b.n	8000d0a <__aeabi_l2f+0x2a>

08000cd0 <__aeabi_ul2f>:
 8000cd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd4:	bf08      	it	eq
 8000cd6:	4770      	bxeq	lr
 8000cd8:	f04f 0300 	mov.w	r3, #0
 8000cdc:	e00a      	b.n	8000cf4 <__aeabi_l2f+0x14>
 8000cde:	bf00      	nop

08000ce0 <__aeabi_l2f>:
 8000ce0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cec:	d502      	bpl.n	8000cf4 <__aeabi_l2f+0x14>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	ea5f 0c01 	movs.w	ip, r1
 8000cf8:	bf02      	ittt	eq
 8000cfa:	4684      	moveq	ip, r0
 8000cfc:	4601      	moveq	r1, r0
 8000cfe:	2000      	moveq	r0, #0
 8000d00:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d04:	bf08      	it	eq
 8000d06:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d0a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d0e:	fabc f28c 	clz	r2, ip
 8000d12:	3a08      	subs	r2, #8
 8000d14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d18:	db10      	blt.n	8000d3c <__aeabi_l2f+0x5c>
 8000d1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1e:	4463      	add	r3, ip
 8000d20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d24:	f1c2 0220 	rsb	r2, r2, #32
 8000d28:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d30:	eb43 0002 	adc.w	r0, r3, r2
 8000d34:	bf08      	it	eq
 8000d36:	f020 0001 	biceq.w	r0, r0, #1
 8000d3a:	4770      	bx	lr
 8000d3c:	f102 0220 	add.w	r2, r2, #32
 8000d40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d44:	f1c2 0220 	rsb	r2, r2, #32
 8000d48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d50:	eb43 0002 	adc.w	r0, r3, r2
 8000d54:	bf08      	it	eq
 8000d56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d5a:	4770      	bx	lr

08000d5c <__aeabi_uldivmod>:
 8000d5c:	b953      	cbnz	r3, 8000d74 <__aeabi_uldivmod+0x18>
 8000d5e:	b94a      	cbnz	r2, 8000d74 <__aeabi_uldivmod+0x18>
 8000d60:	2900      	cmp	r1, #0
 8000d62:	bf08      	it	eq
 8000d64:	2800      	cmpeq	r0, #0
 8000d66:	bf1c      	itt	ne
 8000d68:	f04f 31ff 	movne.w	r1, #4294967295
 8000d6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000d70:	f000 b988 	b.w	8001084 <__aeabi_idiv0>
 8000d74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d7c:	f000 f806 	bl	8000d8c <__udivmoddi4>
 8000d80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d88:	b004      	add	sp, #16
 8000d8a:	4770      	bx	lr

08000d8c <__udivmoddi4>:
 8000d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d90:	9d08      	ldr	r5, [sp, #32]
 8000d92:	468e      	mov	lr, r1
 8000d94:	4604      	mov	r4, r0
 8000d96:	4688      	mov	r8, r1
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d14a      	bne.n	8000e32 <__udivmoddi4+0xa6>
 8000d9c:	428a      	cmp	r2, r1
 8000d9e:	4617      	mov	r7, r2
 8000da0:	d962      	bls.n	8000e68 <__udivmoddi4+0xdc>
 8000da2:	fab2 f682 	clz	r6, r2
 8000da6:	b14e      	cbz	r6, 8000dbc <__udivmoddi4+0x30>
 8000da8:	f1c6 0320 	rsb	r3, r6, #32
 8000dac:	fa01 f806 	lsl.w	r8, r1, r6
 8000db0:	fa20 f303 	lsr.w	r3, r0, r3
 8000db4:	40b7      	lsls	r7, r6
 8000db6:	ea43 0808 	orr.w	r8, r3, r8
 8000dba:	40b4      	lsls	r4, r6
 8000dbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc0:	fa1f fc87 	uxth.w	ip, r7
 8000dc4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dc8:	0c23      	lsrs	r3, r4, #16
 8000dca:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dce:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dd2:	fb01 f20c 	mul.w	r2, r1, ip
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	d909      	bls.n	8000dee <__udivmoddi4+0x62>
 8000dda:	18fb      	adds	r3, r7, r3
 8000ddc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000de0:	f080 80ea 	bcs.w	8000fb8 <__udivmoddi4+0x22c>
 8000de4:	429a      	cmp	r2, r3
 8000de6:	f240 80e7 	bls.w	8000fb8 <__udivmoddi4+0x22c>
 8000dea:	3902      	subs	r1, #2
 8000dec:	443b      	add	r3, r7
 8000dee:	1a9a      	subs	r2, r3, r2
 8000df0:	b2a3      	uxth	r3, r4
 8000df2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000df6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e02:	459c      	cmp	ip, r3
 8000e04:	d909      	bls.n	8000e1a <__udivmoddi4+0x8e>
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e0c:	f080 80d6 	bcs.w	8000fbc <__udivmoddi4+0x230>
 8000e10:	459c      	cmp	ip, r3
 8000e12:	f240 80d3 	bls.w	8000fbc <__udivmoddi4+0x230>
 8000e16:	443b      	add	r3, r7
 8000e18:	3802      	subs	r0, #2
 8000e1a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e1e:	eba3 030c 	sub.w	r3, r3, ip
 8000e22:	2100      	movs	r1, #0
 8000e24:	b11d      	cbz	r5, 8000e2e <__udivmoddi4+0xa2>
 8000e26:	40f3      	lsrs	r3, r6
 8000e28:	2200      	movs	r2, #0
 8000e2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d905      	bls.n	8000e42 <__udivmoddi4+0xb6>
 8000e36:	b10d      	cbz	r5, 8000e3c <__udivmoddi4+0xb0>
 8000e38:	e9c5 0100 	strd	r0, r1, [r5]
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	4608      	mov	r0, r1
 8000e40:	e7f5      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000e42:	fab3 f183 	clz	r1, r3
 8000e46:	2900      	cmp	r1, #0
 8000e48:	d146      	bne.n	8000ed8 <__udivmoddi4+0x14c>
 8000e4a:	4573      	cmp	r3, lr
 8000e4c:	d302      	bcc.n	8000e54 <__udivmoddi4+0xc8>
 8000e4e:	4282      	cmp	r2, r0
 8000e50:	f200 8105 	bhi.w	800105e <__udivmoddi4+0x2d2>
 8000e54:	1a84      	subs	r4, r0, r2
 8000e56:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e5a:	2001      	movs	r0, #1
 8000e5c:	4690      	mov	r8, r2
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	d0e5      	beq.n	8000e2e <__udivmoddi4+0xa2>
 8000e62:	e9c5 4800 	strd	r4, r8, [r5]
 8000e66:	e7e2      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000e68:	2a00      	cmp	r2, #0
 8000e6a:	f000 8090 	beq.w	8000f8e <__udivmoddi4+0x202>
 8000e6e:	fab2 f682 	clz	r6, r2
 8000e72:	2e00      	cmp	r6, #0
 8000e74:	f040 80a4 	bne.w	8000fc0 <__udivmoddi4+0x234>
 8000e78:	1a8a      	subs	r2, r1, r2
 8000e7a:	0c03      	lsrs	r3, r0, #16
 8000e7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e80:	b280      	uxth	r0, r0
 8000e82:	b2bc      	uxth	r4, r7
 8000e84:	2101      	movs	r1, #1
 8000e86:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e8a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e92:	fb04 f20c 	mul.w	r2, r4, ip
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d907      	bls.n	8000eaa <__udivmoddi4+0x11e>
 8000e9a:	18fb      	adds	r3, r7, r3
 8000e9c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ea0:	d202      	bcs.n	8000ea8 <__udivmoddi4+0x11c>
 8000ea2:	429a      	cmp	r2, r3
 8000ea4:	f200 80e0 	bhi.w	8001068 <__udivmoddi4+0x2dc>
 8000ea8:	46c4      	mov	ip, r8
 8000eaa:	1a9b      	subs	r3, r3, r2
 8000eac:	fbb3 f2fe 	udiv	r2, r3, lr
 8000eb0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000eb4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000eb8:	fb02 f404 	mul.w	r4, r2, r4
 8000ebc:	429c      	cmp	r4, r3
 8000ebe:	d907      	bls.n	8000ed0 <__udivmoddi4+0x144>
 8000ec0:	18fb      	adds	r3, r7, r3
 8000ec2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ec6:	d202      	bcs.n	8000ece <__udivmoddi4+0x142>
 8000ec8:	429c      	cmp	r4, r3
 8000eca:	f200 80ca 	bhi.w	8001062 <__udivmoddi4+0x2d6>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	1b1b      	subs	r3, r3, r4
 8000ed2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ed6:	e7a5      	b.n	8000e24 <__udivmoddi4+0x98>
 8000ed8:	f1c1 0620 	rsb	r6, r1, #32
 8000edc:	408b      	lsls	r3, r1
 8000ede:	fa22 f706 	lsr.w	r7, r2, r6
 8000ee2:	431f      	orrs	r7, r3
 8000ee4:	fa0e f401 	lsl.w	r4, lr, r1
 8000ee8:	fa20 f306 	lsr.w	r3, r0, r6
 8000eec:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ef0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ef4:	4323      	orrs	r3, r4
 8000ef6:	fa00 f801 	lsl.w	r8, r0, r1
 8000efa:	fa1f fc87 	uxth.w	ip, r7
 8000efe:	fbbe f0f9 	udiv	r0, lr, r9
 8000f02:	0c1c      	lsrs	r4, r3, #16
 8000f04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f10:	45a6      	cmp	lr, r4
 8000f12:	fa02 f201 	lsl.w	r2, r2, r1
 8000f16:	d909      	bls.n	8000f2c <__udivmoddi4+0x1a0>
 8000f18:	193c      	adds	r4, r7, r4
 8000f1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f1e:	f080 809c 	bcs.w	800105a <__udivmoddi4+0x2ce>
 8000f22:	45a6      	cmp	lr, r4
 8000f24:	f240 8099 	bls.w	800105a <__udivmoddi4+0x2ce>
 8000f28:	3802      	subs	r0, #2
 8000f2a:	443c      	add	r4, r7
 8000f2c:	eba4 040e 	sub.w	r4, r4, lr
 8000f30:	fa1f fe83 	uxth.w	lr, r3
 8000f34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f38:	fb09 4413 	mls	r4, r9, r3, r4
 8000f3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f44:	45a4      	cmp	ip, r4
 8000f46:	d908      	bls.n	8000f5a <__udivmoddi4+0x1ce>
 8000f48:	193c      	adds	r4, r7, r4
 8000f4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f4e:	f080 8082 	bcs.w	8001056 <__udivmoddi4+0x2ca>
 8000f52:	45a4      	cmp	ip, r4
 8000f54:	d97f      	bls.n	8001056 <__udivmoddi4+0x2ca>
 8000f56:	3b02      	subs	r3, #2
 8000f58:	443c      	add	r4, r7
 8000f5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f5e:	eba4 040c 	sub.w	r4, r4, ip
 8000f62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f66:	4564      	cmp	r4, ip
 8000f68:	4673      	mov	r3, lr
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	d362      	bcc.n	8001034 <__udivmoddi4+0x2a8>
 8000f6e:	d05f      	beq.n	8001030 <__udivmoddi4+0x2a4>
 8000f70:	b15d      	cbz	r5, 8000f8a <__udivmoddi4+0x1fe>
 8000f72:	ebb8 0203 	subs.w	r2, r8, r3
 8000f76:	eb64 0409 	sbc.w	r4, r4, r9
 8000f7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000f82:	431e      	orrs	r6, r3
 8000f84:	40cc      	lsrs	r4, r1
 8000f86:	e9c5 6400 	strd	r6, r4, [r5]
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	e74f      	b.n	8000e2e <__udivmoddi4+0xa2>
 8000f8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f92:	0c01      	lsrs	r1, r0, #16
 8000f94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f98:	b280      	uxth	r0, r0
 8000f9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f9e:	463b      	mov	r3, r7
 8000fa0:	4638      	mov	r0, r7
 8000fa2:	463c      	mov	r4, r7
 8000fa4:	46b8      	mov	r8, r7
 8000fa6:	46be      	mov	lr, r7
 8000fa8:	2620      	movs	r6, #32
 8000faa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000fae:	eba2 0208 	sub.w	r2, r2, r8
 8000fb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fb6:	e766      	b.n	8000e86 <__udivmoddi4+0xfa>
 8000fb8:	4601      	mov	r1, r0
 8000fba:	e718      	b.n	8000dee <__udivmoddi4+0x62>
 8000fbc:	4610      	mov	r0, r2
 8000fbe:	e72c      	b.n	8000e1a <__udivmoddi4+0x8e>
 8000fc0:	f1c6 0220 	rsb	r2, r6, #32
 8000fc4:	fa2e f302 	lsr.w	r3, lr, r2
 8000fc8:	40b7      	lsls	r7, r6
 8000fca:	40b1      	lsls	r1, r6
 8000fcc:	fa20 f202 	lsr.w	r2, r0, r2
 8000fd0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fda:	b2bc      	uxth	r4, r7
 8000fdc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fe0:	0c11      	lsrs	r1, r2, #16
 8000fe2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe6:	fb08 f904 	mul.w	r9, r8, r4
 8000fea:	40b0      	lsls	r0, r6
 8000fec:	4589      	cmp	r9, r1
 8000fee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ff2:	b280      	uxth	r0, r0
 8000ff4:	d93e      	bls.n	8001074 <__udivmoddi4+0x2e8>
 8000ff6:	1879      	adds	r1, r7, r1
 8000ff8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ffc:	d201      	bcs.n	8001002 <__udivmoddi4+0x276>
 8000ffe:	4589      	cmp	r9, r1
 8001000:	d81f      	bhi.n	8001042 <__udivmoddi4+0x2b6>
 8001002:	eba1 0109 	sub.w	r1, r1, r9
 8001006:	fbb1 f9fe 	udiv	r9, r1, lr
 800100a:	fb09 f804 	mul.w	r8, r9, r4
 800100e:	fb0e 1119 	mls	r1, lr, r9, r1
 8001012:	b292      	uxth	r2, r2
 8001014:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001018:	4542      	cmp	r2, r8
 800101a:	d229      	bcs.n	8001070 <__udivmoddi4+0x2e4>
 800101c:	18ba      	adds	r2, r7, r2
 800101e:	f109 31ff 	add.w	r1, r9, #4294967295
 8001022:	d2c4      	bcs.n	8000fae <__udivmoddi4+0x222>
 8001024:	4542      	cmp	r2, r8
 8001026:	d2c2      	bcs.n	8000fae <__udivmoddi4+0x222>
 8001028:	f1a9 0102 	sub.w	r1, r9, #2
 800102c:	443a      	add	r2, r7
 800102e:	e7be      	b.n	8000fae <__udivmoddi4+0x222>
 8001030:	45f0      	cmp	r8, lr
 8001032:	d29d      	bcs.n	8000f70 <__udivmoddi4+0x1e4>
 8001034:	ebbe 0302 	subs.w	r3, lr, r2
 8001038:	eb6c 0c07 	sbc.w	ip, ip, r7
 800103c:	3801      	subs	r0, #1
 800103e:	46e1      	mov	r9, ip
 8001040:	e796      	b.n	8000f70 <__udivmoddi4+0x1e4>
 8001042:	eba7 0909 	sub.w	r9, r7, r9
 8001046:	4449      	add	r1, r9
 8001048:	f1a8 0c02 	sub.w	ip, r8, #2
 800104c:	fbb1 f9fe 	udiv	r9, r1, lr
 8001050:	fb09 f804 	mul.w	r8, r9, r4
 8001054:	e7db      	b.n	800100e <__udivmoddi4+0x282>
 8001056:	4673      	mov	r3, lr
 8001058:	e77f      	b.n	8000f5a <__udivmoddi4+0x1ce>
 800105a:	4650      	mov	r0, sl
 800105c:	e766      	b.n	8000f2c <__udivmoddi4+0x1a0>
 800105e:	4608      	mov	r0, r1
 8001060:	e6fd      	b.n	8000e5e <__udivmoddi4+0xd2>
 8001062:	443b      	add	r3, r7
 8001064:	3a02      	subs	r2, #2
 8001066:	e733      	b.n	8000ed0 <__udivmoddi4+0x144>
 8001068:	f1ac 0c02 	sub.w	ip, ip, #2
 800106c:	443b      	add	r3, r7
 800106e:	e71c      	b.n	8000eaa <__udivmoddi4+0x11e>
 8001070:	4649      	mov	r1, r9
 8001072:	e79c      	b.n	8000fae <__udivmoddi4+0x222>
 8001074:	eba1 0109 	sub.w	r1, r1, r9
 8001078:	46c4      	mov	ip, r8
 800107a:	fbb1 f9fe 	udiv	r9, r1, lr
 800107e:	fb09 f804 	mul.w	r8, r9, r4
 8001082:	e7c4      	b.n	800100e <__udivmoddi4+0x282>

08001084 <__aeabi_idiv0>:
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop

08001088 <HAL_UARTEx_RxEventCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8001088:	b5f0      	push	{r4, r5, r6, r7, lr}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	460b      	mov	r3, r1
 8001092:	807b      	strh	r3, [r7, #2]
	if (huart->Instance != USART1) return;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a5f      	ldr	r2, [pc, #380]	@ (8001218 <HAL_UARTEx_RxEventCallback+0x190>)
 800109a:	4293      	cmp	r3, r2
 800109c:	f040 80b8 	bne.w	8001210 <HAL_UARTEx_RxEventCallback+0x188>

	rx_tail = rx_head;
 80010a0:	4b5e      	ldr	r3, [pc, #376]	@ (800121c <HAL_UARTEx_RxEventCallback+0x194>)
 80010a2:	881a      	ldrh	r2, [r3, #0]
 80010a4:	4b5e      	ldr	r3, [pc, #376]	@ (8001220 <HAL_UARTEx_RxEventCallback+0x198>)
 80010a6:	801a      	strh	r2, [r3, #0]

	if (Size == RX_BUFFER_SIZE) {
 80010a8:	887b      	ldrh	r3, [r7, #2]
 80010aa:	2bd8      	cmp	r3, #216	@ 0xd8
 80010ac:	d103      	bne.n	80010b6 <HAL_UARTEx_RxEventCallback+0x2e>
		rx_head = 0;
 80010ae:	4b5b      	ldr	r3, [pc, #364]	@ (800121c <HAL_UARTEx_RxEventCallback+0x194>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	801a      	strh	r2, [r3, #0]
 80010b4:	e002      	b.n	80010bc <HAL_UARTEx_RxEventCallback+0x34>
	} else {
		rx_head = Size;
 80010b6:	4a59      	ldr	r2, [pc, #356]	@ (800121c <HAL_UARTEx_RxEventCallback+0x194>)
 80010b8:	887b      	ldrh	r3, [r7, #2]
 80010ba:	8013      	strh	r3, [r2, #0]
	}

	if (rx_tail > rx_head) {
 80010bc:	4b58      	ldr	r3, [pc, #352]	@ (8001220 <HAL_UARTEx_RxEventCallback+0x198>)
 80010be:	881a      	ldrh	r2, [r3, #0]
 80010c0:	4b56      	ldr	r3, [pc, #344]	@ (800121c <HAL_UARTEx_RxEventCallback+0x194>)
 80010c2:	881b      	ldrh	r3, [r3, #0]
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d93a      	bls.n	800113e <HAL_UARTEx_RxEventCallback+0xb6>
		uint8_t wrap_size = Size;
 80010c8:	887b      	ldrh	r3, [r7, #2]
 80010ca:	73fb      	strb	r3, [r7, #15]
		if (Size == RX_BUFFER_SIZE) wrap_size = 0;
 80010cc:	887b      	ldrh	r3, [r7, #2]
 80010ce:	2bd8      	cmp	r3, #216	@ 0xd8
 80010d0:	d101      	bne.n	80010d6 <HAL_UARTEx_RxEventCallback+0x4e>
 80010d2:	2300      	movs	r3, #0
 80010d4:	73fb      	strb	r3, [r7, #15]

		rx_bytes = RX_BUFFER_SIZE - rx_tail + wrap_size;
 80010d6:	7bfb      	ldrb	r3, [r7, #15]
 80010d8:	b29a      	uxth	r2, r3
 80010da:	4b51      	ldr	r3, [pc, #324]	@ (8001220 <HAL_UARTEx_RxEventCallback+0x198>)
 80010dc:	881b      	ldrh	r3, [r3, #0]
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	b29b      	uxth	r3, r3
 80010e2:	33d8      	adds	r3, #216	@ 0xd8
 80010e4:	b29a      	uxth	r2, r3
 80010e6:	4b4f      	ldr	r3, [pc, #316]	@ (8001224 <HAL_UARTEx_RxEventCallback+0x19c>)
 80010e8:	801a      	strh	r2, [r3, #0]

		if (rx_bytes == PACKET_SIZE) {
 80010ea:	4b4e      	ldr	r3, [pc, #312]	@ (8001224 <HAL_UARTEx_RxEventCallback+0x19c>)
 80010ec:	881b      	ldrh	r3, [r3, #0]
 80010ee:	2b36      	cmp	r3, #54	@ 0x36
 80010f0:	d119      	bne.n	8001126 <HAL_UARTEx_RxEventCallback+0x9e>
			memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE - wrap_size);
 80010f2:	4b4b      	ldr	r3, [pc, #300]	@ (8001220 <HAL_UARTEx_RxEventCallback+0x198>)
 80010f4:	881b      	ldrh	r3, [r3, #0]
 80010f6:	461a      	mov	r2, r3
 80010f8:	4b4b      	ldr	r3, [pc, #300]	@ (8001228 <HAL_UARTEx_RxEventCallback+0x1a0>)
 80010fa:	18d1      	adds	r1, r2, r3
 80010fc:	7bfb      	ldrb	r3, [r7, #15]
 80010fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8001102:	461a      	mov	r2, r3
 8001104:	4849      	ldr	r0, [pc, #292]	@ (800122c <HAL_UARTEx_RxEventCallback+0x1a4>)
 8001106:	f012 fa5f 	bl	80135c8 <memcpy>
			if (wrap_size != 0) {
 800110a:	7bfb      	ldrb	r3, [r7, #15]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d04a      	beq.n	80011a6 <HAL_UARTEx_RxEventCallback+0x11e>
				memcpy(&rx_data_buffer[PACKET_SIZE - wrap_size], rx_dma_buffer, wrap_size);
 8001110:	7bfb      	ldrb	r3, [r7, #15]
 8001112:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8001116:	4a45      	ldr	r2, [pc, #276]	@ (800122c <HAL_UARTEx_RxEventCallback+0x1a4>)
 8001118:	4413      	add	r3, r2
 800111a:	7bfa      	ldrb	r2, [r7, #15]
 800111c:	4942      	ldr	r1, [pc, #264]	@ (8001228 <HAL_UARTEx_RxEventCallback+0x1a0>)
 800111e:	4618      	mov	r0, r3
 8001120:	f012 fa52 	bl	80135c8 <memcpy>
 8001124:	e03f      	b.n	80011a6 <HAL_UARTEx_RxEventCallback+0x11e>
			}
		} else {
			invalid_packets++; // TODO: errors accumulating here
 8001126:	4b42      	ldr	r3, [pc, #264]	@ (8001230 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	3301      	adds	r3, #1
 800112c:	4a40      	ldr	r2, [pc, #256]	@ (8001230 <HAL_UARTEx_RxEventCallback+0x1a8>)
 800112e:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8001130:	2201      	movs	r2, #1
 8001132:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001136:	483f      	ldr	r0, [pc, #252]	@ (8001234 <HAL_UARTEx_RxEventCallback+0x1ac>)
 8001138:	f001 ff74 	bl	8003024 <HAL_GPIO_WritePin>
			return;
 800113c:	e069      	b.n	8001212 <HAL_UARTEx_RxEventCallback+0x18a>
		}
	} else {
		rx_bytes = rx_head - rx_tail;
 800113e:	4b37      	ldr	r3, [pc, #220]	@ (800121c <HAL_UARTEx_RxEventCallback+0x194>)
 8001140:	881a      	ldrh	r2, [r3, #0]
 8001142:	4b37      	ldr	r3, [pc, #220]	@ (8001220 <HAL_UARTEx_RxEventCallback+0x198>)
 8001144:	881b      	ldrh	r3, [r3, #0]
 8001146:	1ad3      	subs	r3, r2, r3
 8001148:	b29a      	uxth	r2, r3
 800114a:	4b36      	ldr	r3, [pc, #216]	@ (8001224 <HAL_UARTEx_RxEventCallback+0x19c>)
 800114c:	801a      	strh	r2, [r3, #0]

		if (rx_bytes == PACKET_SIZE) {
 800114e:	4b35      	ldr	r3, [pc, #212]	@ (8001224 <HAL_UARTEx_RxEventCallback+0x19c>)
 8001150:	881b      	ldrh	r3, [r3, #0]
 8001152:	2b36      	cmp	r3, #54	@ 0x36
 8001154:	d11b      	bne.n	800118e <HAL_UARTEx_RxEventCallback+0x106>
			memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8001156:	4b32      	ldr	r3, [pc, #200]	@ (8001220 <HAL_UARTEx_RxEventCallback+0x198>)
 8001158:	881b      	ldrh	r3, [r3, #0]
 800115a:	461a      	mov	r2, r3
 800115c:	4b32      	ldr	r3, [pc, #200]	@ (8001228 <HAL_UARTEx_RxEventCallback+0x1a0>)
 800115e:	4413      	add	r3, r2
 8001160:	4a32      	ldr	r2, [pc, #200]	@ (800122c <HAL_UARTEx_RxEventCallback+0x1a4>)
 8001162:	461c      	mov	r4, r3
 8001164:	4616      	mov	r6, r2
 8001166:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 800116a:	4635      	mov	r5, r6
 800116c:	4623      	mov	r3, r4
 800116e:	6818      	ldr	r0, [r3, #0]
 8001170:	6859      	ldr	r1, [r3, #4]
 8001172:	689a      	ldr	r2, [r3, #8]
 8001174:	68db      	ldr	r3, [r3, #12]
 8001176:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001178:	3410      	adds	r4, #16
 800117a:	3610      	adds	r6, #16
 800117c:	4564      	cmp	r4, ip
 800117e:	d1f4      	bne.n	800116a <HAL_UARTEx_RxEventCallback+0xe2>
 8001180:	4633      	mov	r3, r6
 8001182:	4622      	mov	r2, r4
 8001184:	6810      	ldr	r0, [r2, #0]
 8001186:	6018      	str	r0, [r3, #0]
 8001188:	8892      	ldrh	r2, [r2, #4]
 800118a:	809a      	strh	r2, [r3, #4]
 800118c:	e00b      	b.n	80011a6 <HAL_UARTEx_RxEventCallback+0x11e>
		} else {
			invalid_packets++; // TODO: errors accumulating here
 800118e:	4b28      	ldr	r3, [pc, #160]	@ (8001230 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	3301      	adds	r3, #1
 8001194:	4a26      	ldr	r2, [pc, #152]	@ (8001230 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8001196:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8001198:	2201      	movs	r2, #1
 800119a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800119e:	4825      	ldr	r0, [pc, #148]	@ (8001234 <HAL_UARTEx_RxEventCallback+0x1ac>)
 80011a0:	f001 ff40 	bl	8003024 <HAL_GPIO_WritePin>
			return;
 80011a4:	e035      	b.n	8001212 <HAL_UARTEx_RxEventCallback+0x18a>
		}
	}

	bytes_to_packet(rx_data_buffer, write_packet);
 80011a6:	4b24      	ldr	r3, [pc, #144]	@ (8001238 <HAL_UARTEx_RxEventCallback+0x1b0>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4619      	mov	r1, r3
 80011ac:	481f      	ldr	r0, [pc, #124]	@ (800122c <HAL_UARTEx_RxEventCallback+0x1a4>)
 80011ae:	f000 ff53 	bl	8002058 <bytes_to_packet>
	uint8_t is_valid = validate_packet(write_packet);
 80011b2:	4b21      	ldr	r3, [pc, #132]	@ (8001238 <HAL_UARTEx_RxEventCallback+0x1b0>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f000 fe30 	bl	8001e1c <validate_packet>
 80011bc:	4603      	mov	r3, r0
 80011be:	73bb      	strb	r3, [r7, #14]

	if (is_valid) {
 80011c0:	7bbb      	ldrb	r3, [r7, #14]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d018      	beq.n	80011f8 <HAL_UARTEx_RxEventCallback+0x170>
		// Swap read/write buffers
		sensor_packet* temp = write_packet;
 80011c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001238 <HAL_UARTEx_RxEventCallback+0x1b0>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	60bb      	str	r3, [r7, #8]
		write_packet = read_packet;
 80011cc:	4b1b      	ldr	r3, [pc, #108]	@ (800123c <HAL_UARTEx_RxEventCallback+0x1b4>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a19      	ldr	r2, [pc, #100]	@ (8001238 <HAL_UARTEx_RxEventCallback+0x1b0>)
 80011d2:	6013      	str	r3, [r2, #0]
		read_packet = temp;
 80011d4:	4a19      	ldr	r2, [pc, #100]	@ (800123c <HAL_UARTEx_RxEventCallback+0x1b4>)
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	6013      	str	r3, [r2, #0]

		data_ready = 1;
 80011da:	4b19      	ldr	r3, [pc, #100]	@ (8001240 <HAL_UARTEx_RxEventCallback+0x1b8>)
 80011dc:	2201      	movs	r2, #1
 80011de:	701a      	strb	r2, [r3, #0]
		valid_packets++;
 80011e0:	4b18      	ldr	r3, [pc, #96]	@ (8001244 <HAL_UARTEx_RxEventCallback+0x1bc>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	3301      	adds	r3, #1
 80011e6:	4a17      	ldr	r2, [pc, #92]	@ (8001244 <HAL_UARTEx_RxEventCallback+0x1bc>)
 80011e8:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, RESET);
 80011ea:	2200      	movs	r2, #0
 80011ec:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011f0:	4810      	ldr	r0, [pc, #64]	@ (8001234 <HAL_UARTEx_RxEventCallback+0x1ac>)
 80011f2:	f001 ff17 	bl	8003024 <HAL_GPIO_WritePin>
 80011f6:	e00c      	b.n	8001212 <HAL_UARTEx_RxEventCallback+0x18a>
	} else {
		invalid_packets++;
 80011f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001230 <HAL_UARTEx_RxEventCallback+0x1a8>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	3301      	adds	r3, #1
 80011fe:	4a0c      	ldr	r2, [pc, #48]	@ (8001230 <HAL_UARTEx_RxEventCallback+0x1a8>)
 8001200:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8001202:	2201      	movs	r2, #1
 8001204:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001208:	480a      	ldr	r0, [pc, #40]	@ (8001234 <HAL_UARTEx_RxEventCallback+0x1ac>)
 800120a:	f001 ff0b 	bl	8003024 <HAL_GPIO_WritePin>
 800120e:	e000      	b.n	8001212 <HAL_UARTEx_RxEventCallback+0x18a>
	if (huart->Instance != USART1) return;
 8001210:	bf00      	nop
	}
}
 8001212:	3714      	adds	r7, #20
 8001214:	46bd      	mov	sp, r7
 8001216:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001218:	40011000 	.word	0x40011000
 800121c:	20000d06 	.word	0x20000d06
 8001220:	20000d04 	.word	0x20000d04
 8001224:	20000d08 	.word	0x20000d08
 8001228:	20000c2c 	.word	0x20000c2c
 800122c:	20000bf4 	.word	0x20000bf4
 8001230:	20000d10 	.word	0x20000d10
 8001234:	40020800 	.word	0x40020800
 8001238:	20000000 	.word	0x20000000
 800123c:	20000004 	.word	0x20000004
 8001240:	20000bf2 	.word	0x20000bf2
 8001244:	20000d0c 	.word	0x20000d0c

08001248 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a0b      	ldr	r2, [pc, #44]	@ (8001284 <HAL_UART_ErrorCallback+0x3c>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d10f      	bne.n	800127a <HAL_UART_ErrorCallback+0x32>
		HAL_UART_Abort(&huart1);
 800125a:	480b      	ldr	r0, [pc, #44]	@ (8001288 <HAL_UART_ErrorCallback+0x40>)
 800125c:	f006 f9bb 	bl	80075d6 <HAL_UART_Abort>

		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8001260:	22d8      	movs	r2, #216	@ 0xd8
 8001262:	490a      	ldr	r1, [pc, #40]	@ (800128c <HAL_UART_ErrorCallback+0x44>)
 8001264:	4808      	ldr	r0, [pc, #32]	@ (8001288 <HAL_UART_ErrorCallback+0x40>)
 8001266:	f006 f959 	bl	800751c <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800126a:	4b09      	ldr	r3, [pc, #36]	@ (8001290 <HAL_UART_ErrorCallback+0x48>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	4b07      	ldr	r3, [pc, #28]	@ (8001290 <HAL_UART_ErrorCallback+0x48>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f022 0208 	bic.w	r2, r2, #8
 8001278:	601a      	str	r2, [r3, #0]
	}
}
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40011000 	.word	0x40011000
 8001288:	20000adc 	.word	0x20000adc
 800128c:	20000c2c 	.word	0x20000c2c
 8001290:	20000b24 	.word	0x20000b24

08001294 <calculate_orientation>:

//    	MadgwickAHRSupdateIMU(data.gx, data.gy, data.gz, data.ax, data.ay, data.az);
    }
}

void calculate_orientation(float* quaternion) {
 8001294:	b580      	push	{r7, lr}
 8001296:	b09c      	sub	sp, #112	@ 0x70
 8001298:	af02      	add	r7, sp, #8
 800129a:	6078      	str	r0, [r7, #4]
	MFX_input_t data_in;
	MFX_output_t data_out;

	current_time = HAL_GetTick();
 800129c:	f000 ff7a 	bl	8002194 <HAL_GetTick>
 80012a0:	ee07 0a90 	vmov	s15, r0
 80012a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012a8:	4b47      	ldr	r3, [pc, #284]	@ (80013c8 <calculate_orientation+0x134>)
 80012aa:	edc3 7a00 	vstr	s15, [r3]

	/* Get acceleration X/Y/Z in g */
	data_in.acc[0] = data.ax / CONSTANT_g;
 80012ae:	4b47      	ldr	r3, [pc, #284]	@ (80013cc <calculate_orientation+0x138>)
 80012b0:	ed93 7a02 	vldr	s14, [r3, #8]
 80012b4:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80013d0 <calculate_orientation+0x13c>
 80012b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012bc:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
	data_in.acc[1] = data.ay / CONSTANT_g;
 80012c0:	4b42      	ldr	r3, [pc, #264]	@ (80013cc <calculate_orientation+0x138>)
 80012c2:	ed93 7a03 	vldr	s14, [r3, #12]
 80012c6:	eddf 6a42 	vldr	s13, [pc, #264]	@ 80013d0 <calculate_orientation+0x13c>
 80012ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012ce:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
	data_in.acc[2] = data.az / CONSTANT_g;
 80012d2:	4b3e      	ldr	r3, [pc, #248]	@ (80013cc <calculate_orientation+0x138>)
 80012d4:	ed93 7a04 	vldr	s14, [r3, #16]
 80012d8:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80013d0 <calculate_orientation+0x13c>
 80012dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012e0:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58

	/* Get angular rate X/Y/Z in dps */
	data_in.gyro[0] = data.gx * RAD_TO_DEG;
 80012e4:	4b39      	ldr	r3, [pc, #228]	@ (80013cc <calculate_orientation+0x138>)
 80012e6:	edd3 7a05 	vldr	s15, [r3, #20]
 80012ea:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80013d4 <calculate_orientation+0x140>
 80012ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012f2:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
	data_in.gyro[1] = data.gy * RAD_TO_DEG;
 80012f6:	4b35      	ldr	r3, [pc, #212]	@ (80013cc <calculate_orientation+0x138>)
 80012f8:	edd3 7a06 	vldr	s15, [r3, #24]
 80012fc:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80013d4 <calculate_orientation+0x140>
 8001300:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001304:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	data_in.gyro[2] = data.gz * RAD_TO_DEG;
 8001308:	4b30      	ldr	r3, [pc, #192]	@ (80013cc <calculate_orientation+0x138>)
 800130a:	edd3 7a07 	vldr	s15, [r3, #28]
 800130e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80013d4 <calculate_orientation+0x140>
 8001312:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001316:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64

	/* Get magnetic field X/Y/Z in uT/50 */
	data_in.mag[0] = data.mx * 50.0f;
 800131a:	4b2c      	ldr	r3, [pc, #176]	@ (80013cc <calculate_orientation+0x138>)
 800131c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001320:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80013d8 <calculate_orientation+0x144>
 8001324:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001328:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	data_in.mag[1] = data.my * 50.0f;
 800132c:	4b27      	ldr	r3, [pc, #156]	@ (80013cc <calculate_orientation+0x138>)
 800132e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001332:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80013d8 <calculate_orientation+0x144>
 8001336:	ee67 7a87 	vmul.f32	s15, s15, s14
 800133a:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
	data_in.mag[2] = data.mz * 50.0f;
 800133e:	4b23      	ldr	r3, [pc, #140]	@ (80013cc <calculate_orientation+0x138>)
 8001340:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001344:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80013d8 <calculate_orientation+0x144>
 8001348:	ee67 7a87 	vmul.f32	s15, s15, s14
 800134c:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

	/* Calculate elapsed time from last accesing this function in seconds */
	dt = (current_time - last_time) / 1000.0f;
 8001350:	4b1d      	ldr	r3, [pc, #116]	@ (80013c8 <calculate_orientation+0x134>)
 8001352:	ed93 7a00 	vldr	s14, [r3]
 8001356:	4b21      	ldr	r3, [pc, #132]	@ (80013dc <calculate_orientation+0x148>)
 8001358:	edd3 7a00 	vldr	s15, [r3]
 800135c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001360:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 80013e0 <calculate_orientation+0x14c>
 8001364:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001368:	4b1e      	ldr	r3, [pc, #120]	@ (80013e4 <calculate_orientation+0x150>)
 800136a:	edc3 7a00 	vstr	s15, [r3]
	last_time = current_time;
 800136e:	4b16      	ldr	r3, [pc, #88]	@ (80013c8 <calculate_orientation+0x134>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a1a      	ldr	r2, [pc, #104]	@ (80013dc <calculate_orientation+0x148>)
 8001374:	6013      	str	r3, [r2, #0]

	orientation_calc_freq = 1.0f / dt;
 8001376:	4b1b      	ldr	r3, [pc, #108]	@ (80013e4 <calculate_orientation+0x150>)
 8001378:	ed93 7a00 	vldr	s14, [r3]
 800137c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001380:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001384:	4b18      	ldr	r3, [pc, #96]	@ (80013e8 <calculate_orientation+0x154>)
 8001386:	edc3 7a00 	vstr	s15, [r3]

	/* Run Sensor Fusion algorithm */
	MotionFX_propagate(mfxstate, &data_out, &data_in, &dt);
 800138a:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 800138e:	f107 0108 	add.w	r1, r7, #8
 8001392:	4b14      	ldr	r3, [pc, #80]	@ (80013e4 <calculate_orientation+0x150>)
 8001394:	4815      	ldr	r0, [pc, #84]	@ (80013ec <calculate_orientation+0x158>)
 8001396:	f011 ffe9 	bl	801336c <MotionFX_propagate>
	MotionFX_update(mfxstate, &data_out, &data_in, &dt, NULL);
 800139a:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 800139e:	f107 0108 	add.w	r1, r7, #8
 80013a2:	2300      	movs	r3, #0
 80013a4:	9300      	str	r3, [sp, #0]
 80013a6:	4b0f      	ldr	r3, [pc, #60]	@ (80013e4 <calculate_orientation+0x150>)
 80013a8:	4810      	ldr	r0, [pc, #64]	@ (80013ec <calculate_orientation+0x158>)
 80013aa:	f011 ffcf 	bl	801334c <MotionFX_update>

	memcpy(quaternion, data_out.quaternion, 4 * sizeof(float));
 80013ae:	f107 0308 	add.w	r3, r7, #8
 80013b2:	330c      	adds	r3, #12
 80013b4:	2210      	movs	r2, #16
 80013b6:	4619      	mov	r1, r3
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	f012 f905 	bl	80135c8 <memcpy>
}
 80013be:	bf00      	nop
 80013c0:	3768      	adds	r7, #104	@ 0x68
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	20001734 	.word	0x20001734
 80013cc:	20000d28 	.word	0x20000d28
 80013d0:	411ce83e 	.word	0x411ce83e
 80013d4:	42652ee1 	.word	0x42652ee1
 80013d8:	42480000 	.word	0x42480000
 80013dc:	20001730 	.word	0x20001730
 80013e0:	447a0000 	.word	0x447a0000
 80013e4:	20001738 	.word	0x20001738
 80013e8:	2000173c 	.word	0x2000173c
 80013ec:	20000d6c 	.word	0x20000d6c

080013f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013f0:	b590      	push	{r4, r7, lr}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013f6:	f000 fe67 	bl	80020c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013fa:	f000 f883 	bl	8001504 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013fe:	f000 fa39 	bl	8001874 <MX_GPIO_Init>
  MX_DMA_Init();
 8001402:	f000 fa17 	bl	8001834 <MX_DMA_Init>
  MX_FATFS_Init();
 8001406:	f008 fd9b 	bl	8009f40 <MX_FATFS_Init>
  MX_TIM2_Init();
 800140a:	f000 f95d 	bl	80016c8 <MX_TIM2_Init>
  MX_I2C1_Init();
 800140e:	f000 f8f7 	bl	8001600 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001412:	f000 f923 	bl	800165c <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8001416:	f000 f9e3 	bl	80017e0 <MX_USART1_UART_Init>
  MX_CRC_Init();
 800141a:	f000 f8dd 	bl	80015d8 <MX_CRC_Init>
  MX_USB_DEVICE_Init();
 800141e:	f00a fe27 	bl	800c070 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8001422:	22d8      	movs	r2, #216	@ 0xd8
 8001424:	492c      	ldr	r1, [pc, #176]	@ (80014d8 <main+0xe8>)
 8001426:	482d      	ldr	r0, [pc, #180]	@ (80014dc <main+0xec>)
 8001428:	f006 f878 	bl	800751c <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800142c:	4b2c      	ldr	r3, [pc, #176]	@ (80014e0 <main+0xf0>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	4b2b      	ldr	r3, [pc, #172]	@ (80014e0 <main+0xf0>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f022 0208 	bic.w	r2, r2, #8
 800143a:	601a      	str	r2, [r3, #0]

//  HAL_TIM_Base_Start_IT(&htim2);

  if (2450 < MotionFX_GetStateSize()) {
 800143c:	f011 fe00 	bl	8013040 <MotionFX_GetStateSize>
 8001440:	4603      	mov	r3, r0
 8001442:	f640 1292 	movw	r2, #2450	@ 0x992
 8001446:	4293      	cmp	r3, r2
 8001448:	d901      	bls.n	800144e <main+0x5e>
	  Error_Handler();
 800144a:	f000 fa8b 	bl	8001964 <Error_Handler>
  }

  MotionFX_initialize((MFXState_t *)mfxstate);
 800144e:	4825      	ldr	r0, [pc, #148]	@ (80014e4 <main+0xf4>)
 8001450:	f011 fdfa 	bl	8013048 <MotionFX_initialize>

  MotionFX_getKnobs(mfxstate, &knobs);
 8001454:	4924      	ldr	r1, [pc, #144]	@ (80014e8 <main+0xf8>)
 8001456:	4823      	ldr	r0, [pc, #140]	@ (80014e4 <main+0xf4>)
 8001458:	f011 fefa 	bl	8013250 <MotionFX_getKnobs>

  MotionFX_setKnobs(mfxstate, &knobs);
 800145c:	4922      	ldr	r1, [pc, #136]	@ (80014e8 <main+0xf8>)
 800145e:	4821      	ldr	r0, [pc, #132]	@ (80014e4 <main+0xf4>)
 8001460:	f011 feaa 	bl	80131b8 <MotionFX_setKnobs>

  MotionFX_enable_6X(mfxstate, MFX_ENGINE_DISABLE);
 8001464:	2100      	movs	r1, #0
 8001466:	481f      	ldr	r0, [pc, #124]	@ (80014e4 <main+0xf4>)
 8001468:	f011 ff30 	bl	80132cc <MotionFX_enable_6X>
  MotionFX_enable_9X(mfxstate, MFX_ENGINE_DISABLE);
 800146c:	2100      	movs	r1, #0
 800146e:	481d      	ldr	r0, [pc, #116]	@ (80014e4 <main+0xf4>)
 8001470:	f011 ff4c 	bl	801330c <MotionFX_enable_9X>

  MotionFX_enable_9X(mfxstate, MFX_ENGINE_ENABLE);
 8001474:	2101      	movs	r1, #1
 8001476:	481b      	ldr	r0, [pc, #108]	@ (80014e4 <main+0xf4>)
 8001478:	f011 ff48 	bl	801330c <MotionFX_enable_9X>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (data_ready) {
 800147c:	4b1b      	ldr	r3, [pc, #108]	@ (80014ec <main+0xfc>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	b2db      	uxtb	r3, r3
 8001482:	2b00      	cmp	r3, #0
 8001484:	d00c      	beq.n	80014a0 <main+0xb0>
		  data_ready = 0;
 8001486:	4b19      	ldr	r3, [pc, #100]	@ (80014ec <main+0xfc>)
 8001488:	2200      	movs	r2, #0
 800148a:	701a      	strb	r2, [r3, #0]

		  // process packet
		  process_raw_sensor_data(&read_packet->data, &data);
 800148c:	4b18      	ldr	r3, [pc, #96]	@ (80014f0 <main+0x100>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	3302      	adds	r3, #2
 8001492:	4918      	ldr	r1, [pc, #96]	@ (80014f4 <main+0x104>)
 8001494:	4618      	mov	r0, r3
 8001496:	f000 fce3 	bl	8001e60 <process_raw_sensor_data>

		  // log new data

		  // control algorithms
		  calculate_orientation(quat_orientation);
 800149a:	4817      	ldr	r0, [pc, #92]	@ (80014f8 <main+0x108>)
 800149c:	f7ff fefa 	bl	8001294 <calculate_orientation>
	  }

	  uint32_t now = HAL_GetTick();
 80014a0:	f000 fe78 	bl	8002194 <HAL_GetTick>
 80014a4:	6078      	str	r0, [r7, #4]
	  if ((now - last_send_time) >= send_interval) {
 80014a6:	4b15      	ldr	r3, [pc, #84]	@ (80014fc <main+0x10c>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	687a      	ldr	r2, [r7, #4]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	2264      	movs	r2, #100	@ 0x64
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d3e3      	bcc.n	800147c <main+0x8c>
		  memcpy(&quat_buffer,  quat_orientation, 4 * sizeof(float));
 80014b4:	4a12      	ldr	r2, [pc, #72]	@ (8001500 <main+0x110>)
 80014b6:	4b10      	ldr	r3, [pc, #64]	@ (80014f8 <main+0x108>)
 80014b8:	4614      	mov	r4, r2
 80014ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  if (CDC_Transmit_FS(quat_buffer, 4 * sizeof(float)) == USBD_OK) {
 80014c0:	2110      	movs	r1, #16
 80014c2:	480f      	ldr	r0, [pc, #60]	@ (8001500 <main+0x110>)
 80014c4:	f00a fe92 	bl	800c1ec <CDC_Transmit_FS>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d1d6      	bne.n	800147c <main+0x8c>
			  last_send_time = now;
 80014ce:	4a0b      	ldr	r2, [pc, #44]	@ (80014fc <main+0x10c>)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6013      	str	r3, [r2, #0]
  {
 80014d4:	e7d2      	b.n	800147c <main+0x8c>
 80014d6:	bf00      	nop
 80014d8:	20000c2c 	.word	0x20000c2c
 80014dc:	20000adc 	.word	0x20000adc
 80014e0:	20000b24 	.word	0x20000b24
 80014e4:	20000d6c 	.word	0x20000d6c
 80014e8:	20001700 	.word	0x20001700
 80014ec:	20000bf2 	.word	0x20000bf2
 80014f0:	20000004 	.word	0x20000004
 80014f4:	20000d28 	.word	0x20000d28
 80014f8:	20000d5c 	.word	0x20000d5c
 80014fc:	20000d24 	.word	0x20000d24
 8001500:	20000d14 	.word	0x20000d14

08001504 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b094      	sub	sp, #80	@ 0x50
 8001508:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800150a:	f107 0320 	add.w	r3, r7, #32
 800150e:	2230      	movs	r2, #48	@ 0x30
 8001510:	2100      	movs	r1, #0
 8001512:	4618      	mov	r0, r3
 8001514:	f012 f826 	bl	8013564 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001518:	f107 030c 	add.w	r3, r7, #12
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	605a      	str	r2, [r3, #4]
 8001522:	609a      	str	r2, [r3, #8]
 8001524:	60da      	str	r2, [r3, #12]
 8001526:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001528:	2300      	movs	r3, #0
 800152a:	60bb      	str	r3, [r7, #8]
 800152c:	4b28      	ldr	r3, [pc, #160]	@ (80015d0 <SystemClock_Config+0xcc>)
 800152e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001530:	4a27      	ldr	r2, [pc, #156]	@ (80015d0 <SystemClock_Config+0xcc>)
 8001532:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001536:	6413      	str	r3, [r2, #64]	@ 0x40
 8001538:	4b25      	ldr	r3, [pc, #148]	@ (80015d0 <SystemClock_Config+0xcc>)
 800153a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800153c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001540:	60bb      	str	r3, [r7, #8]
 8001542:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001544:	2300      	movs	r3, #0
 8001546:	607b      	str	r3, [r7, #4]
 8001548:	4b22      	ldr	r3, [pc, #136]	@ (80015d4 <SystemClock_Config+0xd0>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a21      	ldr	r2, [pc, #132]	@ (80015d4 <SystemClock_Config+0xd0>)
 800154e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001552:	6013      	str	r3, [r2, #0]
 8001554:	4b1f      	ldr	r3, [pc, #124]	@ (80015d4 <SystemClock_Config+0xd0>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800155c:	607b      	str	r3, [r7, #4]
 800155e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001560:	2301      	movs	r3, #1
 8001562:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001564:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001568:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800156a:	2302      	movs	r3, #2
 800156c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800156e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001572:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8001574:	2306      	movs	r3, #6
 8001576:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001578:	23a8      	movs	r3, #168	@ 0xa8
 800157a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800157c:	2302      	movs	r3, #2
 800157e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001580:	2307      	movs	r3, #7
 8001582:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001584:	f107 0320 	add.w	r3, r7, #32
 8001588:	4618      	mov	r0, r3
 800158a:	f004 fcf1 	bl	8005f70 <HAL_RCC_OscConfig>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001594:	f000 f9e6 	bl	8001964 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001598:	230f      	movs	r3, #15
 800159a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800159c:	2302      	movs	r3, #2
 800159e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015a0:	2300      	movs	r3, #0
 80015a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80015a4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80015a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015ae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80015b0:	f107 030c 	add.w	r3, r7, #12
 80015b4:	2105      	movs	r1, #5
 80015b6:	4618      	mov	r0, r3
 80015b8:	f004 ff52 	bl	8006460 <HAL_RCC_ClockConfig>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80015c2:	f000 f9cf 	bl	8001964 <Error_Handler>
  }
}
 80015c6:	bf00      	nop
 80015c8:	3750      	adds	r7, #80	@ 0x50
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	40023800 	.word	0x40023800
 80015d4:	40007000 	.word	0x40007000

080015d8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80015dc:	4b06      	ldr	r3, [pc, #24]	@ (80015f8 <MX_CRC_Init+0x20>)
 80015de:	4a07      	ldr	r2, [pc, #28]	@ (80015fc <MX_CRC_Init+0x24>)
 80015e0:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80015e2:	4805      	ldr	r0, [pc, #20]	@ (80015f8 <MX_CRC_Init+0x20>)
 80015e4:	f000 ff17 	bl	8002416 <HAL_CRC_Init>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80015ee:	f000 f9b9 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80015f2:	bf00      	nop
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	200009e0 	.word	0x200009e0
 80015fc:	40023000 	.word	0x40023000

08001600 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001604:	4b12      	ldr	r3, [pc, #72]	@ (8001650 <MX_I2C1_Init+0x50>)
 8001606:	4a13      	ldr	r2, [pc, #76]	@ (8001654 <MX_I2C1_Init+0x54>)
 8001608:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800160a:	4b11      	ldr	r3, [pc, #68]	@ (8001650 <MX_I2C1_Init+0x50>)
 800160c:	4a12      	ldr	r2, [pc, #72]	@ (8001658 <MX_I2C1_Init+0x58>)
 800160e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001610:	4b0f      	ldr	r3, [pc, #60]	@ (8001650 <MX_I2C1_Init+0x50>)
 8001612:	2200      	movs	r2, #0
 8001614:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 64;
 8001616:	4b0e      	ldr	r3, [pc, #56]	@ (8001650 <MX_I2C1_Init+0x50>)
 8001618:	2240      	movs	r2, #64	@ 0x40
 800161a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800161c:	4b0c      	ldr	r3, [pc, #48]	@ (8001650 <MX_I2C1_Init+0x50>)
 800161e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001622:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001624:	4b0a      	ldr	r3, [pc, #40]	@ (8001650 <MX_I2C1_Init+0x50>)
 8001626:	2200      	movs	r2, #0
 8001628:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800162a:	4b09      	ldr	r3, [pc, #36]	@ (8001650 <MX_I2C1_Init+0x50>)
 800162c:	2200      	movs	r2, #0
 800162e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001630:	4b07      	ldr	r3, [pc, #28]	@ (8001650 <MX_I2C1_Init+0x50>)
 8001632:	2200      	movs	r2, #0
 8001634:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001636:	4b06      	ldr	r3, [pc, #24]	@ (8001650 <MX_I2C1_Init+0x50>)
 8001638:	2200      	movs	r2, #0
 800163a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800163c:	4804      	ldr	r0, [pc, #16]	@ (8001650 <MX_I2C1_Init+0x50>)
 800163e:	f001 fd0b 	bl	8003058 <HAL_I2C_Init>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001648:	f000 f98c 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}
 8001650:	200009e8 	.word	0x200009e8
 8001654:	40005400 	.word	0x40005400
 8001658:	000186a0 	.word	0x000186a0

0800165c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001660:	4b17      	ldr	r3, [pc, #92]	@ (80016c0 <MX_SPI2_Init+0x64>)
 8001662:	4a18      	ldr	r2, [pc, #96]	@ (80016c4 <MX_SPI2_Init+0x68>)
 8001664:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001666:	4b16      	ldr	r3, [pc, #88]	@ (80016c0 <MX_SPI2_Init+0x64>)
 8001668:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800166c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800166e:	4b14      	ldr	r3, [pc, #80]	@ (80016c0 <MX_SPI2_Init+0x64>)
 8001670:	2200      	movs	r2, #0
 8001672:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001674:	4b12      	ldr	r3, [pc, #72]	@ (80016c0 <MX_SPI2_Init+0x64>)
 8001676:	2200      	movs	r2, #0
 8001678:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800167a:	4b11      	ldr	r3, [pc, #68]	@ (80016c0 <MX_SPI2_Init+0x64>)
 800167c:	2200      	movs	r2, #0
 800167e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001680:	4b0f      	ldr	r3, [pc, #60]	@ (80016c0 <MX_SPI2_Init+0x64>)
 8001682:	2200      	movs	r2, #0
 8001684:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001686:	4b0e      	ldr	r3, [pc, #56]	@ (80016c0 <MX_SPI2_Init+0x64>)
 8001688:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800168c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800168e:	4b0c      	ldr	r3, [pc, #48]	@ (80016c0 <MX_SPI2_Init+0x64>)
 8001690:	2200      	movs	r2, #0
 8001692:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001694:	4b0a      	ldr	r3, [pc, #40]	@ (80016c0 <MX_SPI2_Init+0x64>)
 8001696:	2200      	movs	r2, #0
 8001698:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800169a:	4b09      	ldr	r3, [pc, #36]	@ (80016c0 <MX_SPI2_Init+0x64>)
 800169c:	2200      	movs	r2, #0
 800169e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016a0:	4b07      	ldr	r3, [pc, #28]	@ (80016c0 <MX_SPI2_Init+0x64>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80016a6:	4b06      	ldr	r3, [pc, #24]	@ (80016c0 <MX_SPI2_Init+0x64>)
 80016a8:	220a      	movs	r2, #10
 80016aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80016ac:	4804      	ldr	r0, [pc, #16]	@ (80016c0 <MX_SPI2_Init+0x64>)
 80016ae:	f005 f8b7 	bl	8006820 <HAL_SPI_Init>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80016b8:	f000 f954 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80016bc:	bf00      	nop
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	20000a3c 	.word	0x20000a3c
 80016c4:	40003800 	.word	0x40003800

080016c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08e      	sub	sp, #56	@ 0x38
 80016cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	605a      	str	r2, [r3, #4]
 80016d8:	609a      	str	r2, [r3, #8]
 80016da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016dc:	f107 0320 	add.w	r3, r7, #32
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016e6:	1d3b      	adds	r3, r7, #4
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	60da      	str	r2, [r3, #12]
 80016f2:	611a      	str	r2, [r3, #16]
 80016f4:	615a      	str	r2, [r3, #20]
 80016f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016f8:	4b38      	ldr	r3, [pc, #224]	@ (80017dc <MX_TIM2_Init+0x114>)
 80016fa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80016fe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 8001700:	4b36      	ldr	r3, [pc, #216]	@ (80017dc <MX_TIM2_Init+0x114>)
 8001702:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001706:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001708:	4b34      	ldr	r3, [pc, #208]	@ (80017dc <MX_TIM2_Init+0x114>)
 800170a:	2200      	movs	r2, #0
 800170c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 84-1;
 800170e:	4b33      	ldr	r3, [pc, #204]	@ (80017dc <MX_TIM2_Init+0x114>)
 8001710:	2253      	movs	r2, #83	@ 0x53
 8001712:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001714:	4b31      	ldr	r3, [pc, #196]	@ (80017dc <MX_TIM2_Init+0x114>)
 8001716:	2200      	movs	r2, #0
 8001718:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800171a:	4b30      	ldr	r3, [pc, #192]	@ (80017dc <MX_TIM2_Init+0x114>)
 800171c:	2200      	movs	r2, #0
 800171e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001720:	482e      	ldr	r0, [pc, #184]	@ (80017dc <MX_TIM2_Init+0x114>)
 8001722:	f005 f906 	bl	8006932 <HAL_TIM_Base_Init>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800172c:	f000 f91a 	bl	8001964 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001730:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001734:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001736:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800173a:	4619      	mov	r1, r3
 800173c:	4827      	ldr	r0, [pc, #156]	@ (80017dc <MX_TIM2_Init+0x114>)
 800173e:	f005 fa63 	bl	8006c08 <HAL_TIM_ConfigClockSource>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001748:	f000 f90c 	bl	8001964 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800174c:	4823      	ldr	r0, [pc, #140]	@ (80017dc <MX_TIM2_Init+0x114>)
 800174e:	f005 f93f 	bl	80069d0 <HAL_TIM_PWM_Init>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001758:	f000 f904 	bl	8001964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800175c:	2300      	movs	r3, #0
 800175e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001760:	2300      	movs	r3, #0
 8001762:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001764:	f107 0320 	add.w	r3, r7, #32
 8001768:	4619      	mov	r1, r3
 800176a:	481c      	ldr	r0, [pc, #112]	@ (80017dc <MX_TIM2_Init+0x114>)
 800176c:	f005 fe0a 	bl	8007384 <HAL_TIMEx_MasterConfigSynchronization>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001776:	f000 f8f5 	bl	8001964 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800177a:	2360      	movs	r3, #96	@ 0x60
 800177c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800177e:	2300      	movs	r3, #0
 8001780:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001782:	2300      	movs	r3, #0
 8001784:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001786:	2300      	movs	r3, #0
 8001788:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800178a:	1d3b      	adds	r3, r7, #4
 800178c:	2204      	movs	r2, #4
 800178e:	4619      	mov	r1, r3
 8001790:	4812      	ldr	r0, [pc, #72]	@ (80017dc <MX_TIM2_Init+0x114>)
 8001792:	f005 f977 	bl	8006a84 <HAL_TIM_PWM_ConfigChannel>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800179c:	f000 f8e2 	bl	8001964 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	2208      	movs	r2, #8
 80017a4:	4619      	mov	r1, r3
 80017a6:	480d      	ldr	r0, [pc, #52]	@ (80017dc <MX_TIM2_Init+0x114>)
 80017a8:	f005 f96c 	bl	8006a84 <HAL_TIM_PWM_ConfigChannel>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80017b2:	f000 f8d7 	bl	8001964 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017b6:	1d3b      	adds	r3, r7, #4
 80017b8:	220c      	movs	r2, #12
 80017ba:	4619      	mov	r1, r3
 80017bc:	4807      	ldr	r0, [pc, #28]	@ (80017dc <MX_TIM2_Init+0x114>)
 80017be:	f005 f961 	bl	8006a84 <HAL_TIM_PWM_ConfigChannel>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80017c8:	f000 f8cc 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80017cc:	4803      	ldr	r0, [pc, #12]	@ (80017dc <MX_TIM2_Init+0x114>)
 80017ce:	f000 f9d1 	bl	8001b74 <HAL_TIM_MspPostInit>

}
 80017d2:	bf00      	nop
 80017d4:	3738      	adds	r7, #56	@ 0x38
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	20000a94 	.word	0x20000a94

080017e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017e4:	4b11      	ldr	r3, [pc, #68]	@ (800182c <MX_USART1_UART_Init+0x4c>)
 80017e6:	4a12      	ldr	r2, [pc, #72]	@ (8001830 <MX_USART1_UART_Init+0x50>)
 80017e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017ea:	4b10      	ldr	r3, [pc, #64]	@ (800182c <MX_USART1_UART_Init+0x4c>)
 80017ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017f2:	4b0e      	ldr	r3, [pc, #56]	@ (800182c <MX_USART1_UART_Init+0x4c>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017f8:	4b0c      	ldr	r3, [pc, #48]	@ (800182c <MX_USART1_UART_Init+0x4c>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017fe:	4b0b      	ldr	r3, [pc, #44]	@ (800182c <MX_USART1_UART_Init+0x4c>)
 8001800:	2200      	movs	r2, #0
 8001802:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001804:	4b09      	ldr	r3, [pc, #36]	@ (800182c <MX_USART1_UART_Init+0x4c>)
 8001806:	220c      	movs	r2, #12
 8001808:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800180a:	4b08      	ldr	r3, [pc, #32]	@ (800182c <MX_USART1_UART_Init+0x4c>)
 800180c:	2200      	movs	r2, #0
 800180e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001810:	4b06      	ldr	r3, [pc, #24]	@ (800182c <MX_USART1_UART_Init+0x4c>)
 8001812:	2200      	movs	r2, #0
 8001814:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001816:	4805      	ldr	r0, [pc, #20]	@ (800182c <MX_USART1_UART_Init+0x4c>)
 8001818:	f005 fe30 	bl	800747c <HAL_UART_Init>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001822:	f000 f89f 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	20000adc 	.word	0x20000adc
 8001830:	40011000 	.word	0x40011000

08001834 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800183a:	2300      	movs	r3, #0
 800183c:	607b      	str	r3, [r7, #4]
 800183e:	4b0c      	ldr	r3, [pc, #48]	@ (8001870 <MX_DMA_Init+0x3c>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001842:	4a0b      	ldr	r2, [pc, #44]	@ (8001870 <MX_DMA_Init+0x3c>)
 8001844:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001848:	6313      	str	r3, [r2, #48]	@ 0x30
 800184a:	4b09      	ldr	r3, [pc, #36]	@ (8001870 <MX_DMA_Init+0x3c>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001852:	607b      	str	r3, [r7, #4]
 8001854:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001856:	2200      	movs	r2, #0
 8001858:	2100      	movs	r1, #0
 800185a:	203a      	movs	r0, #58	@ 0x3a
 800185c:	f000 fda5 	bl	80023aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001860:	203a      	movs	r0, #58	@ 0x3a
 8001862:	f000 fdbe 	bl	80023e2 <HAL_NVIC_EnableIRQ>

}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40023800 	.word	0x40023800

08001874 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b08a      	sub	sp, #40	@ 0x28
 8001878:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800187a:	f107 0314 	add.w	r3, r7, #20
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	605a      	str	r2, [r3, #4]
 8001884:	609a      	str	r2, [r3, #8]
 8001886:	60da      	str	r2, [r3, #12]
 8001888:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	613b      	str	r3, [r7, #16]
 800188e:	4b32      	ldr	r3, [pc, #200]	@ (8001958 <MX_GPIO_Init+0xe4>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001892:	4a31      	ldr	r2, [pc, #196]	@ (8001958 <MX_GPIO_Init+0xe4>)
 8001894:	f043 0304 	orr.w	r3, r3, #4
 8001898:	6313      	str	r3, [r2, #48]	@ 0x30
 800189a:	4b2f      	ldr	r3, [pc, #188]	@ (8001958 <MX_GPIO_Init+0xe4>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189e:	f003 0304 	and.w	r3, r3, #4
 80018a2:	613b      	str	r3, [r7, #16]
 80018a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	60fb      	str	r3, [r7, #12]
 80018aa:	4b2b      	ldr	r3, [pc, #172]	@ (8001958 <MX_GPIO_Init+0xe4>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ae:	4a2a      	ldr	r2, [pc, #168]	@ (8001958 <MX_GPIO_Init+0xe4>)
 80018b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018b6:	4b28      	ldr	r3, [pc, #160]	@ (8001958 <MX_GPIO_Init+0xe4>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018be:	60fb      	str	r3, [r7, #12]
 80018c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	60bb      	str	r3, [r7, #8]
 80018c6:	4b24      	ldr	r3, [pc, #144]	@ (8001958 <MX_GPIO_Init+0xe4>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ca:	4a23      	ldr	r2, [pc, #140]	@ (8001958 <MX_GPIO_Init+0xe4>)
 80018cc:	f043 0301 	orr.w	r3, r3, #1
 80018d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018d2:	4b21      	ldr	r3, [pc, #132]	@ (8001958 <MX_GPIO_Init+0xe4>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d6:	f003 0301 	and.w	r3, r3, #1
 80018da:	60bb      	str	r3, [r7, #8]
 80018dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018de:	2300      	movs	r3, #0
 80018e0:	607b      	str	r3, [r7, #4]
 80018e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001958 <MX_GPIO_Init+0xe4>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e6:	4a1c      	ldr	r2, [pc, #112]	@ (8001958 <MX_GPIO_Init+0xe4>)
 80018e8:	f043 0302 	orr.w	r3, r3, #2
 80018ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001958 <MX_GPIO_Init+0xe4>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f2:	f003 0302 	and.w	r3, r3, #2
 80018f6:	607b      	str	r3, [r7, #4]
 80018f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GENERAL_LED_Pin|ERROR_LED_Pin, GPIO_PIN_RESET);
 80018fa:	2200      	movs	r2, #0
 80018fc:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 8001900:	4816      	ldr	r0, [pc, #88]	@ (800195c <MX_GPIO_Init+0xe8>)
 8001902:	f001 fb8f 	bl	8003024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CSB_GPIO_Port, SPI2_CSB_Pin, GPIO_PIN_RESET);
 8001906:	2200      	movs	r2, #0
 8001908:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800190c:	4814      	ldr	r0, [pc, #80]	@ (8001960 <MX_GPIO_Init+0xec>)
 800190e:	f001 fb89 	bl	8003024 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GENERAL_LED_Pin ERROR_LED_Pin */
  GPIO_InitStruct.Pin = GENERAL_LED_Pin|ERROR_LED_Pin;
 8001912:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8001916:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001918:	2301      	movs	r3, #1
 800191a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001920:	2300      	movs	r3, #0
 8001922:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001924:	f107 0314 	add.w	r3, r7, #20
 8001928:	4619      	mov	r1, r3
 800192a:	480c      	ldr	r0, [pc, #48]	@ (800195c <MX_GPIO_Init+0xe8>)
 800192c:	f001 f9de 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CSB_Pin */
  GPIO_InitStruct.Pin = SPI2_CSB_Pin;
 8001930:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001934:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001936:	2301      	movs	r3, #1
 8001938:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193a:	2300      	movs	r3, #0
 800193c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193e:	2300      	movs	r3, #0
 8001940:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CSB_GPIO_Port, &GPIO_InitStruct);
 8001942:	f107 0314 	add.w	r3, r7, #20
 8001946:	4619      	mov	r1, r3
 8001948:	4805      	ldr	r0, [pc, #20]	@ (8001960 <MX_GPIO_Init+0xec>)
 800194a:	f001 f9cf 	bl	8002cec <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800194e:	bf00      	nop
 8001950:	3728      	adds	r7, #40	@ 0x28
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40023800 	.word	0x40023800
 800195c:	40020800 	.word	0x40020800
 8001960:	40020400 	.word	0x40020400

08001964 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001968:	b672      	cpsid	i
}
 800196a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800196c:	bf00      	nop
 800196e:	e7fd      	b.n	800196c <Error_Handler+0x8>

08001970 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	607b      	str	r3, [r7, #4]
 800197a:	4b10      	ldr	r3, [pc, #64]	@ (80019bc <HAL_MspInit+0x4c>)
 800197c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800197e:	4a0f      	ldr	r2, [pc, #60]	@ (80019bc <HAL_MspInit+0x4c>)
 8001980:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001984:	6453      	str	r3, [r2, #68]	@ 0x44
 8001986:	4b0d      	ldr	r3, [pc, #52]	@ (80019bc <HAL_MspInit+0x4c>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800198e:	607b      	str	r3, [r7, #4]
 8001990:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	603b      	str	r3, [r7, #0]
 8001996:	4b09      	ldr	r3, [pc, #36]	@ (80019bc <HAL_MspInit+0x4c>)
 8001998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199a:	4a08      	ldr	r2, [pc, #32]	@ (80019bc <HAL_MspInit+0x4c>)
 800199c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019a2:	4b06      	ldr	r3, [pc, #24]	@ (80019bc <HAL_MspInit+0x4c>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019aa:	603b      	str	r3, [r7, #0]
 80019ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ae:	bf00      	nop
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	40023800 	.word	0x40023800

080019c0 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a0b      	ldr	r2, [pc, #44]	@ (80019fc <HAL_CRC_MspInit+0x3c>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d10d      	bne.n	80019ee <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	60fb      	str	r3, [r7, #12]
 80019d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001a00 <HAL_CRC_MspInit+0x40>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019da:	4a09      	ldr	r2, [pc, #36]	@ (8001a00 <HAL_CRC_MspInit+0x40>)
 80019dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80019e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e2:	4b07      	ldr	r3, [pc, #28]	@ (8001a00 <HAL_CRC_MspInit+0x40>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80019ee:	bf00      	nop
 80019f0:	3714      	adds	r7, #20
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	40023000 	.word	0x40023000
 8001a00:	40023800 	.word	0x40023800

08001a04 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b08a      	sub	sp, #40	@ 0x28
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a0c:	f107 0314 	add.w	r3, r7, #20
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	605a      	str	r2, [r3, #4]
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	60da      	str	r2, [r3, #12]
 8001a1a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a1d      	ldr	r2, [pc, #116]	@ (8001a98 <HAL_I2C_MspInit+0x94>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d134      	bne.n	8001a90 <HAL_I2C_MspInit+0x8c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	613b      	str	r3, [r7, #16]
 8001a2a:	4b1c      	ldr	r3, [pc, #112]	@ (8001a9c <HAL_I2C_MspInit+0x98>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	4a1b      	ldr	r2, [pc, #108]	@ (8001a9c <HAL_I2C_MspInit+0x98>)
 8001a30:	f043 0302 	orr.w	r3, r3, #2
 8001a34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a36:	4b19      	ldr	r3, [pc, #100]	@ (8001a9c <HAL_I2C_MspInit+0x98>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3a:	f003 0302 	and.w	r3, r3, #2
 8001a3e:	613b      	str	r3, [r7, #16]
 8001a40:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a42:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a48:	2312      	movs	r3, #18
 8001a4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a50:	2303      	movs	r3, #3
 8001a52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a54:	2304      	movs	r3, #4
 8001a56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4810      	ldr	r0, [pc, #64]	@ (8001aa0 <HAL_I2C_MspInit+0x9c>)
 8001a60:	f001 f944 	bl	8002cec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a64:	2300      	movs	r3, #0
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	4b0c      	ldr	r3, [pc, #48]	@ (8001a9c <HAL_I2C_MspInit+0x98>)
 8001a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6c:	4a0b      	ldr	r2, [pc, #44]	@ (8001a9c <HAL_I2C_MspInit+0x98>)
 8001a6e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a72:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a74:	4b09      	ldr	r3, [pc, #36]	@ (8001a9c <HAL_I2C_MspInit+0x98>)
 8001a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a7c:	60fb      	str	r3, [r7, #12]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001a80:	2200      	movs	r2, #0
 8001a82:	2100      	movs	r1, #0
 8001a84:	201f      	movs	r0, #31
 8001a86:	f000 fc90 	bl	80023aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001a8a:	201f      	movs	r0, #31
 8001a8c:	f000 fca9 	bl	80023e2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a90:	bf00      	nop
 8001a92:	3728      	adds	r7, #40	@ 0x28
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	40005400 	.word	0x40005400
 8001a9c:	40023800 	.word	0x40023800
 8001aa0:	40020400 	.word	0x40020400

08001aa4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b08a      	sub	sp, #40	@ 0x28
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aac:	f107 0314 	add.w	r3, r7, #20
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	605a      	str	r2, [r3, #4]
 8001ab6:	609a      	str	r2, [r3, #8]
 8001ab8:	60da      	str	r2, [r3, #12]
 8001aba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a19      	ldr	r2, [pc, #100]	@ (8001b28 <HAL_SPI_MspInit+0x84>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d12c      	bne.n	8001b20 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	613b      	str	r3, [r7, #16]
 8001aca:	4b18      	ldr	r3, [pc, #96]	@ (8001b2c <HAL_SPI_MspInit+0x88>)
 8001acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ace:	4a17      	ldr	r2, [pc, #92]	@ (8001b2c <HAL_SPI_MspInit+0x88>)
 8001ad0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ad4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ad6:	4b15      	ldr	r3, [pc, #84]	@ (8001b2c <HAL_SPI_MspInit+0x88>)
 8001ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ada:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ade:	613b      	str	r3, [r7, #16]
 8001ae0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	60fb      	str	r3, [r7, #12]
 8001ae6:	4b11      	ldr	r3, [pc, #68]	@ (8001b2c <HAL_SPI_MspInit+0x88>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aea:	4a10      	ldr	r2, [pc, #64]	@ (8001b2c <HAL_SPI_MspInit+0x88>)
 8001aec:	f043 0302 	orr.w	r3, r3, #2
 8001af0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001af2:	4b0e      	ldr	r3, [pc, #56]	@ (8001b2c <HAL_SPI_MspInit+0x88>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001afe:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001b02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b04:	2302      	movs	r3, #2
 8001b06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b10:	2305      	movs	r3, #5
 8001b12:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b14:	f107 0314 	add.w	r3, r7, #20
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4805      	ldr	r0, [pc, #20]	@ (8001b30 <HAL_SPI_MspInit+0x8c>)
 8001b1c:	f001 f8e6 	bl	8002cec <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001b20:	bf00      	nop
 8001b22:	3728      	adds	r7, #40	@ 0x28
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	40003800 	.word	0x40003800
 8001b2c:	40023800 	.word	0x40023800
 8001b30:	40020400 	.word	0x40020400

08001b34 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b085      	sub	sp, #20
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b44:	d10d      	bne.n	8001b62 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b46:	2300      	movs	r3, #0
 8001b48:	60fb      	str	r3, [r7, #12]
 8001b4a:	4b09      	ldr	r3, [pc, #36]	@ (8001b70 <HAL_TIM_Base_MspInit+0x3c>)
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4e:	4a08      	ldr	r2, [pc, #32]	@ (8001b70 <HAL_TIM_Base_MspInit+0x3c>)
 8001b50:	f043 0301 	orr.w	r3, r3, #1
 8001b54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b56:	4b06      	ldr	r3, [pc, #24]	@ (8001b70 <HAL_TIM_Base_MspInit+0x3c>)
 8001b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001b62:	bf00      	nop
 8001b64:	3714      	adds	r7, #20
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	40023800 	.word	0x40023800

08001b74 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b088      	sub	sp, #32
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b7c:	f107 030c 	add.w	r3, r7, #12
 8001b80:	2200      	movs	r2, #0
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	605a      	str	r2, [r3, #4]
 8001b86:	609a      	str	r2, [r3, #8]
 8001b88:	60da      	str	r2, [r3, #12]
 8001b8a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b94:	d11d      	bne.n	8001bd2 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b96:	2300      	movs	r3, #0
 8001b98:	60bb      	str	r3, [r7, #8]
 8001b9a:	4b10      	ldr	r3, [pc, #64]	@ (8001bdc <HAL_TIM_MspPostInit+0x68>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9e:	4a0f      	ldr	r2, [pc, #60]	@ (8001bdc <HAL_TIM_MspPostInit+0x68>)
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8001bdc <HAL_TIM_MspPostInit+0x68>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	60bb      	str	r3, [r7, #8]
 8001bb0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = STATUS_R_Pin|STATUS_G_Pin|STATUS_B_Pin;
 8001bb2:	230e      	movs	r3, #14
 8001bb4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc6:	f107 030c 	add.w	r3, r7, #12
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4804      	ldr	r0, [pc, #16]	@ (8001be0 <HAL_TIM_MspPostInit+0x6c>)
 8001bce:	f001 f88d 	bl	8002cec <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001bd2:	bf00      	nop
 8001bd4:	3720      	adds	r7, #32
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	40020000 	.word	0x40020000

08001be4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b08a      	sub	sp, #40	@ 0x28
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bec:	f107 0314 	add.w	r3, r7, #20
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	605a      	str	r2, [r3, #4]
 8001bf6:	609a      	str	r2, [r3, #8]
 8001bf8:	60da      	str	r2, [r3, #12]
 8001bfa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a34      	ldr	r2, [pc, #208]	@ (8001cd4 <HAL_UART_MspInit+0xf0>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d162      	bne.n	8001ccc <HAL_UART_MspInit+0xe8>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	613b      	str	r3, [r7, #16]
 8001c0a:	4b33      	ldr	r3, [pc, #204]	@ (8001cd8 <HAL_UART_MspInit+0xf4>)
 8001c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c0e:	4a32      	ldr	r2, [pc, #200]	@ (8001cd8 <HAL_UART_MspInit+0xf4>)
 8001c10:	f043 0310 	orr.w	r3, r3, #16
 8001c14:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c16:	4b30      	ldr	r3, [pc, #192]	@ (8001cd8 <HAL_UART_MspInit+0xf4>)
 8001c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c1a:	f003 0310 	and.w	r3, r3, #16
 8001c1e:	613b      	str	r3, [r7, #16]
 8001c20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	60fb      	str	r3, [r7, #12]
 8001c26:	4b2c      	ldr	r3, [pc, #176]	@ (8001cd8 <HAL_UART_MspInit+0xf4>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2a:	4a2b      	ldr	r2, [pc, #172]	@ (8001cd8 <HAL_UART_MspInit+0xf4>)
 8001c2c:	f043 0302 	orr.w	r3, r3, #2
 8001c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c32:	4b29      	ldr	r3, [pc, #164]	@ (8001cd8 <HAL_UART_MspInit+0xf4>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c36:	f003 0302 	and.w	r3, r3, #2
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c3e:	23c0      	movs	r3, #192	@ 0xc0
 8001c40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c42:	2302      	movs	r3, #2
 8001c44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c4e:	2307      	movs	r3, #7
 8001c50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c52:	f107 0314 	add.w	r3, r7, #20
 8001c56:	4619      	mov	r1, r3
 8001c58:	4820      	ldr	r0, [pc, #128]	@ (8001cdc <HAL_UART_MspInit+0xf8>)
 8001c5a:	f001 f847 	bl	8002cec <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001c5e:	4b20      	ldr	r3, [pc, #128]	@ (8001ce0 <HAL_UART_MspInit+0xfc>)
 8001c60:	4a20      	ldr	r2, [pc, #128]	@ (8001ce4 <HAL_UART_MspInit+0x100>)
 8001c62:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001c64:	4b1e      	ldr	r3, [pc, #120]	@ (8001ce0 <HAL_UART_MspInit+0xfc>)
 8001c66:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001c6a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c6c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ce0 <HAL_UART_MspInit+0xfc>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c72:	4b1b      	ldr	r3, [pc, #108]	@ (8001ce0 <HAL_UART_MspInit+0xfc>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c78:	4b19      	ldr	r3, [pc, #100]	@ (8001ce0 <HAL_UART_MspInit+0xfc>)
 8001c7a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c7e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c80:	4b17      	ldr	r3, [pc, #92]	@ (8001ce0 <HAL_UART_MspInit+0xfc>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c86:	4b16      	ldr	r3, [pc, #88]	@ (8001ce0 <HAL_UART_MspInit+0xfc>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001c8c:	4b14      	ldr	r3, [pc, #80]	@ (8001ce0 <HAL_UART_MspInit+0xfc>)
 8001c8e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c92:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c94:	4b12      	ldr	r3, [pc, #72]	@ (8001ce0 <HAL_UART_MspInit+0xfc>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c9a:	4b11      	ldr	r3, [pc, #68]	@ (8001ce0 <HAL_UART_MspInit+0xfc>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001ca0:	480f      	ldr	r0, [pc, #60]	@ (8001ce0 <HAL_UART_MspInit+0xfc>)
 8001ca2:	f000 fc07 	bl	80024b4 <HAL_DMA_Init>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001cac:	f7ff fe5a 	bl	8001964 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	4a0b      	ldr	r2, [pc, #44]	@ (8001ce0 <HAL_UART_MspInit+0xfc>)
 8001cb4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001cb6:	4a0a      	ldr	r2, [pc, #40]	@ (8001ce0 <HAL_UART_MspInit+0xfc>)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	2025      	movs	r0, #37	@ 0x25
 8001cc2:	f000 fb72 	bl	80023aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001cc6:	2025      	movs	r0, #37	@ 0x25
 8001cc8:	f000 fb8b 	bl	80023e2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001ccc:	bf00      	nop
 8001cce:	3728      	adds	r7, #40	@ 0x28
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	40011000 	.word	0x40011000
 8001cd8:	40023800 	.word	0x40023800
 8001cdc:	40020400 	.word	0x40020400
 8001ce0:	20000b24 	.word	0x20000b24
 8001ce4:	40026440 	.word	0x40026440

08001ce8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cec:	bf00      	nop
 8001cee:	e7fd      	b.n	8001cec <NMI_Handler+0x4>

08001cf0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cf4:	bf00      	nop
 8001cf6:	e7fd      	b.n	8001cf4 <HardFault_Handler+0x4>

08001cf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cfc:	bf00      	nop
 8001cfe:	e7fd      	b.n	8001cfc <MemManage_Handler+0x4>

08001d00 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d04:	bf00      	nop
 8001d06:	e7fd      	b.n	8001d04 <BusFault_Handler+0x4>

08001d08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d0c:	bf00      	nop
 8001d0e:	e7fd      	b.n	8001d0c <UsageFault_Handler+0x4>

08001d10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d14:	bf00      	nop
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr

08001d1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d30:	bf00      	nop
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr

08001d3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d3e:	f000 fa15 	bl	800216c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
	...

08001d48 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001d4c:	4802      	ldr	r0, [pc, #8]	@ (8001d58 <I2C1_EV_IRQHandler+0x10>)
 8001d4e:	f001 fadc 	bl	800330a <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001d52:	bf00      	nop
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	200009e8 	.word	0x200009e8

08001d5c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d60:	4802      	ldr	r0, [pc, #8]	@ (8001d6c <USART1_IRQHandler+0x10>)
 8001d62:	f005 fd23 	bl	80077ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	20000adc 	.word	0x20000adc

08001d70 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001d74:	4802      	ldr	r0, [pc, #8]	@ (8001d80 <DMA2_Stream2_IRQHandler+0x10>)
 8001d76:	f000 fd35 	bl	80027e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	20000b24 	.word	0x20000b24

08001d84 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001d88:	4802      	ldr	r0, [pc, #8]	@ (8001d94 <OTG_FS_IRQHandler+0x10>)
 8001d8a:	f002 ffe2 	bl	8004d52 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	20002c38 	.word	0x20002c38

08001d98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d9c:	4b06      	ldr	r3, [pc, #24]	@ (8001db8 <SystemInit+0x20>)
 8001d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001da2:	4a05      	ldr	r2, [pc, #20]	@ (8001db8 <SystemInit+0x20>)
 8001da4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001da8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dac:	bf00      	nop
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	e000ed00 	.word	0xe000ed00

08001dbc <calculate_crc32>:
#define GYRO_Y_BIAS -0.000867776514f
#define GYRO_Z_BIAS -0.00279666786f

extern CRC_HandleTypeDef hcrc;

uint32_t calculate_crc32(uint8_t *data, size_t len) {
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b0a0      	sub	sp, #128	@ 0x80
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
    size_t padded_len = (len + 3) & ~0x03;
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	3303      	adds	r3, #3
 8001dca:	f023 0303 	bic.w	r3, r3, #3
 8001dce:	67fb      	str	r3, [r7, #124]	@ 0x7c
    size_t buffer_len = 2 * PACKET_SIZE;
 8001dd0:	236c      	movs	r3, #108	@ 0x6c
 8001dd2:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint8_t buffer[2 * PACKET_SIZE];

    if (padded_len > buffer_len) return 0;
 8001dd4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001dd6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d901      	bls.n	8001de0 <calculate_crc32+0x24>
 8001ddc:	2300      	movs	r3, #0
 8001dde:	e016      	b.n	8001e0e <calculate_crc32+0x52>

    memset(buffer, 0, buffer_len);
 8001de0:	f107 030c 	add.w	r3, r7, #12
 8001de4:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001de6:	2100      	movs	r1, #0
 8001de8:	4618      	mov	r0, r3
 8001dea:	f011 fbbb 	bl	8013564 <memset>
    memcpy(buffer, data, len);
 8001dee:	f107 030c 	add.w	r3, r7, #12
 8001df2:	683a      	ldr	r2, [r7, #0]
 8001df4:	6879      	ldr	r1, [r7, #4]
 8001df6:	4618      	mov	r0, r3
 8001df8:	f011 fbe6 	bl	80135c8 <memcpy>

    return HAL_CRC_Calculate(&hcrc, (uint32_t*)buffer, padded_len >> 2);
 8001dfc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001dfe:	089a      	lsrs	r2, r3, #2
 8001e00:	f107 030c 	add.w	r3, r7, #12
 8001e04:	4619      	mov	r1, r3
 8001e06:	4804      	ldr	r0, [pc, #16]	@ (8001e18 <calculate_crc32+0x5c>)
 8001e08:	f000 fb21 	bl	800244e <HAL_CRC_Calculate>
 8001e0c:	4603      	mov	r3, r0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3780      	adds	r7, #128	@ 0x80
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	200009e0 	.word	0x200009e0

08001e1c <validate_packet>:
	packet->header = PACKET_HEADER;
	packet->data = *data;
	packet->crc = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
}

uint8_t validate_packet(sensor_packet *packet) {
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
    if (packet->header != PACKET_HEADER) return 0;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	881b      	ldrh	r3, [r3, #0]
 8001e28:	b29b      	uxth	r3, r3
 8001e2a:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d001      	beq.n	8001e36 <validate_packet+0x1a>
 8001e32:	2300      	movs	r3, #0
 8001e34:	e00f      	b.n	8001e56 <validate_packet+0x3a>
    uint32_t expected = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	3302      	adds	r3, #2
 8001e3a:	2130      	movs	r1, #48	@ 0x30
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7ff ffbd 	bl	8001dbc <calculate_crc32>
 8001e42:	60f8      	str	r0, [r7, #12]
    return (packet->crc == expected);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f8d3 3032 	ldr.w	r3, [r3, #50]	@ 0x32
 8001e4a:	68fa      	ldr	r2, [r7, #12]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	bf0c      	ite	eq
 8001e50:	2301      	moveq	r3, #1
 8001e52:	2300      	movne	r3, #0
 8001e54:	b2db      	uxtb	r3, r3
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3710      	adds	r7, #16
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
	...

08001e60 <process_raw_sensor_data>:

void process_raw_sensor_data(raw_sensor_data* raw_data, sensor_data* data) {
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	6039      	str	r1, [r7, #0]
	data->time = raw_data->time;
 8001e6a:	6879      	ldr	r1, [r7, #4]
 8001e6c:	680a      	ldr	r2, [r1, #0]
 8001e6e:	684b      	ldr	r3, [r1, #4]
 8001e70:	6839      	ldr	r1, [r7, #0]
 8001e72:	600a      	str	r2, [r1, #0]
 8001e74:	604b      	str	r3, [r1, #4]

	data->pressure = PRESSURE_SCALER * raw_data->bmp390.pressure;
 8001e76:	6879      	ldr	r1, [r7, #4]
 8001e78:	f8d1 201a 	ldr.w	r2, [r1, #26]
 8001e7c:	f8d1 301e 	ldr.w	r3, [r1, #30]
 8001e80:	4610      	mov	r0, r2
 8001e82:	4619      	mov	r1, r3
 8001e84:	f7fe ff24 	bl	8000cd0 <__aeabi_ul2f>
 8001e88:	ee07 0a10 	vmov	s14, r0
 8001e8c:	eddf 7a69 	vldr	s15, [pc, #420]	@ 8002034 <process_raw_sensor_data+0x1d4>
 8001e90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	ee17 2a90 	vmov	r2, s15
 8001e9a:	62da      	str	r2, [r3, #44]	@ 0x2c
	data->temperature = TEMPERATURE_SCALER * raw_data->bmp390.temperature;
 8001e9c:	6879      	ldr	r1, [r7, #4]
 8001e9e:	f8d1 2022 	ldr.w	r2, [r1, #34]	@ 0x22
 8001ea2:	f8d1 3026 	ldr.w	r3, [r1, #38]	@ 0x26
 8001ea6:	4610      	mov	r0, r2
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	f7fe ff19 	bl	8000ce0 <__aeabi_l2f>
 8001eae:	ee07 0a10 	vmov	s14, r0
 8001eb2:	eddf 7a60 	vldr	s15, [pc, #384]	@ 8002034 <process_raw_sensor_data+0x1d4>
 8001eb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	ee17 2a90 	vmov	r2, s15
 8001ec0:	631a      	str	r2, [r3, #48]	@ 0x30

	// swap x-y
	data->ax = ACC_SCALER * (int16_t)raw_data->bno055.ay;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	895b      	ldrh	r3, [r3, #10]
 8001ec6:	b29b      	uxth	r3, r3
 8001ec8:	b21b      	sxth	r3, r3
 8001eca:	ee07 3a90 	vmov	s15, r3
 8001ece:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ed2:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8002034 <process_raw_sensor_data+0x1d4>
 8001ed6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	ee17 2a90 	vmov	r2, s15
 8001ee0:	609a      	str	r2, [r3, #8]
	data->gx = GYR_SCALER * (int16_t)raw_data->bno055.gy;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	8a1b      	ldrh	r3, [r3, #16]
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	b21b      	sxth	r3, r3
 8001eea:	ee07 3a90 	vmov	s15, r3
 8001eee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ef2:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8002038 <process_raw_sensor_data+0x1d8>
 8001ef6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	ee17 2a90 	vmov	r2, s15
 8001f00:	615a      	str	r2, [r3, #20]
	data->mx = MAG_SCALER * (int16_t)raw_data->bno055.my;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	8adb      	ldrh	r3, [r3, #22]
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	b21b      	sxth	r3, r3
 8001f0a:	ee07 3a90 	vmov	s15, r3
 8001f0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f12:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800203c <process_raw_sensor_data+0x1dc>
 8001f16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	ee17 2a90 	vmov	r2, s15
 8001f20:	621a      	str	r2, [r3, #32]

	// swap x-y
	data->ay = ACC_SCALER * (int16_t)raw_data->bno055.ax;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	891b      	ldrh	r3, [r3, #8]
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	b21b      	sxth	r3, r3
 8001f2a:	ee07 3a90 	vmov	s15, r3
 8001f2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f32:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8002034 <process_raw_sensor_data+0x1d4>
 8001f36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	ee17 2a90 	vmov	r2, s15
 8001f40:	60da      	str	r2, [r3, #12]
	data->gy = GYR_SCALER * (int16_t)raw_data->bno055.gx;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	89db      	ldrh	r3, [r3, #14]
 8001f46:	b29b      	uxth	r3, r3
 8001f48:	b21b      	sxth	r3, r3
 8001f4a:	ee07 3a90 	vmov	s15, r3
 8001f4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f52:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8002038 <process_raw_sensor_data+0x1d8>
 8001f56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	ee17 2a90 	vmov	r2, s15
 8001f60:	619a      	str	r2, [r3, #24]
	data->my = MAG_SCALER * (int16_t)raw_data->bno055.mx;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	8a9b      	ldrh	r3, [r3, #20]
 8001f66:	b29b      	uxth	r3, r3
 8001f68:	b21b      	sxth	r3, r3
 8001f6a:	ee07 3a90 	vmov	s15, r3
 8001f6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f72:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800203c <process_raw_sensor_data+0x1dc>
 8001f76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	ee17 2a90 	vmov	r2, s15
 8001f80:	625a      	str	r2, [r3, #36]	@ 0x24

	// invert z
	data->az = -ACC_SCALER * (int16_t)raw_data->bno055.az;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	899b      	ldrh	r3, [r3, #12]
 8001f86:	b29b      	uxth	r3, r3
 8001f88:	b21b      	sxth	r3, r3
 8001f8a:	ee07 3a90 	vmov	s15, r3
 8001f8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f92:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8002040 <process_raw_sensor_data+0x1e0>
 8001f96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	ee17 2a90 	vmov	r2, s15
 8001fa0:	611a      	str	r2, [r3, #16]
	data->gz = -GYR_SCALER * (int16_t)raw_data->bno055.gz;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	8a5b      	ldrh	r3, [r3, #18]
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	b21b      	sxth	r3, r3
 8001faa:	ee07 3a90 	vmov	s15, r3
 8001fae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fb2:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8002044 <process_raw_sensor_data+0x1e4>
 8001fb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	ee17 2a90 	vmov	r2, s15
 8001fc0:	61da      	str	r2, [r3, #28]
	data->mz = -MAG_SCALER * (int16_t)raw_data->bno055.mz;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	8b1b      	ldrh	r3, [r3, #24]
 8001fc6:	b29b      	uxth	r3, r3
 8001fc8:	b21b      	sxth	r3, r3
 8001fca:	ee07 3a90 	vmov	s15, r3
 8001fce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fd2:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002048 <process_raw_sensor_data+0x1e8>
 8001fd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	ee17 2a90 	vmov	r2, s15
 8001fe0:	629a      	str	r2, [r3, #40]	@ 0x28

	data->gx -= GYRO_X_BIAS;
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	695b      	ldr	r3, [r3, #20]
 8001fe6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800204c <process_raw_sensor_data+0x1ec>
 8001fea:	ee07 3a10 	vmov	s14, r3
 8001fee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	ee17 2a90 	vmov	r2, s15
 8001ff8:	615a      	str	r2, [r3, #20]
	data->gy -= GYRO_Y_BIAS;
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	699b      	ldr	r3, [r3, #24]
 8001ffe:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8002050 <process_raw_sensor_data+0x1f0>
 8002002:	ee07 3a10 	vmov	s14, r3
 8002006:	ee77 7a27 	vadd.f32	s15, s14, s15
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	ee17 2a90 	vmov	r2, s15
 8002010:	619a      	str	r2, [r3, #24]
	data->gz -= GYRO_Z_BIAS;
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	69db      	ldr	r3, [r3, #28]
 8002016:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8002054 <process_raw_sensor_data+0x1f4>
 800201a:	ee07 3a10 	vmov	s14, r3
 800201e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	ee17 2a90 	vmov	r2, s15
 8002028:	61da      	str	r2, [r3, #28]
}
 800202a:	bf00      	nop
 800202c:	3708      	adds	r7, #8
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	3c23d70a 	.word	0x3c23d70a
 8002038:	3a91a2b4 	.word	0x3a91a2b4
 800203c:	3d800000 	.word	0x3d800000
 8002040:	bc23d70a 	.word	0xbc23d70a
 8002044:	ba91a2b4 	.word	0xba91a2b4
 8002048:	bd800000 	.word	0xbd800000
 800204c:	3b28357e 	.word	0x3b28357e
 8002050:	3a637b7f 	.word	0x3a637b7f
 8002054:	3b37484d 	.word	0x3b37484d

08002058 <bytes_to_packet>:

void bytes_to_packet(uint8_t* bytes, sensor_packet* packet) {
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
	memcpy(packet, bytes, sizeof(sensor_packet));
 8002062:	2236      	movs	r2, #54	@ 0x36
 8002064:	6879      	ldr	r1, [r7, #4]
 8002066:	6838      	ldr	r0, [r7, #0]
 8002068:	f011 faae 	bl	80135c8 <memcpy>
}
 800206c:	bf00      	nop
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002074:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80020ac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002078:	f7ff fe8e 	bl	8001d98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800207c:	480c      	ldr	r0, [pc, #48]	@ (80020b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800207e:	490d      	ldr	r1, [pc, #52]	@ (80020b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002080:	4a0d      	ldr	r2, [pc, #52]	@ (80020b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002082:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002084:	e002      	b.n	800208c <LoopCopyDataInit>

08002086 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002086:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002088:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800208a:	3304      	adds	r3, #4

0800208c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800208c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800208e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002090:	d3f9      	bcc.n	8002086 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002092:	4a0a      	ldr	r2, [pc, #40]	@ (80020bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002094:	4c0a      	ldr	r4, [pc, #40]	@ (80020c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002096:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002098:	e001      	b.n	800209e <LoopFillZerobss>

0800209a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800209a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800209c:	3204      	adds	r2, #4

0800209e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800209e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020a0:	d3fb      	bcc.n	800209a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80020a2:	f011 fa6d 	bl	8013580 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020a6:	f7ff f9a3 	bl	80013f0 <main>
  bx  lr    
 80020aa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80020ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80020b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020b4:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 80020b8:	08015650 	.word	0x08015650
  ldr r2, =_sbss
 80020bc:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 80020c0:	20003474 	.word	0x20003474

080020c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020c4:	e7fe      	b.n	80020c4 <ADC_IRQHandler>
	...

080020c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002108 <HAL_Init+0x40>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002108 <HAL_Init+0x40>)
 80020d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80020d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002108 <HAL_Init+0x40>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a0a      	ldr	r2, [pc, #40]	@ (8002108 <HAL_Init+0x40>)
 80020de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80020e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020e4:	4b08      	ldr	r3, [pc, #32]	@ (8002108 <HAL_Init+0x40>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a07      	ldr	r2, [pc, #28]	@ (8002108 <HAL_Init+0x40>)
 80020ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020f0:	2003      	movs	r0, #3
 80020f2:	f000 f94f 	bl	8002394 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020f6:	200f      	movs	r0, #15
 80020f8:	f000 f808 	bl	800210c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020fc:	f7ff fc38 	bl	8001970 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	40023c00 	.word	0x40023c00

0800210c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002114:	4b12      	ldr	r3, [pc, #72]	@ (8002160 <HAL_InitTick+0x54>)
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	4b12      	ldr	r3, [pc, #72]	@ (8002164 <HAL_InitTick+0x58>)
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	4619      	mov	r1, r3
 800211e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002122:	fbb3 f3f1 	udiv	r3, r3, r1
 8002126:	fbb2 f3f3 	udiv	r3, r2, r3
 800212a:	4618      	mov	r0, r3
 800212c:	f000 f967 	bl	80023fe <HAL_SYSTICK_Config>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e00e      	b.n	8002158 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2b0f      	cmp	r3, #15
 800213e:	d80a      	bhi.n	8002156 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002140:	2200      	movs	r2, #0
 8002142:	6879      	ldr	r1, [r7, #4]
 8002144:	f04f 30ff 	mov.w	r0, #4294967295
 8002148:	f000 f92f 	bl	80023aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800214c:	4a06      	ldr	r2, [pc, #24]	@ (8002168 <HAL_InitTick+0x5c>)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002152:	2300      	movs	r3, #0
 8002154:	e000      	b.n	8002158 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
}
 8002158:	4618      	mov	r0, r3
 800215a:	3708      	adds	r7, #8
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	20000008 	.word	0x20000008
 8002164:	20000010 	.word	0x20000010
 8002168:	2000000c 	.word	0x2000000c

0800216c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002170:	4b06      	ldr	r3, [pc, #24]	@ (800218c <HAL_IncTick+0x20>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	461a      	mov	r2, r3
 8002176:	4b06      	ldr	r3, [pc, #24]	@ (8002190 <HAL_IncTick+0x24>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4413      	add	r3, r2
 800217c:	4a04      	ldr	r2, [pc, #16]	@ (8002190 <HAL_IncTick+0x24>)
 800217e:	6013      	str	r3, [r2, #0]
}
 8002180:	bf00      	nop
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	20000010 	.word	0x20000010
 8002190:	20001740 	.word	0x20001740

08002194 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  return uwTick;
 8002198:	4b03      	ldr	r3, [pc, #12]	@ (80021a8 <HAL_GetTick+0x14>)
 800219a:	681b      	ldr	r3, [r3, #0]
}
 800219c:	4618      	mov	r0, r3
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	20001740 	.word	0x20001740

080021ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021b4:	f7ff ffee 	bl	8002194 <HAL_GetTick>
 80021b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021c4:	d005      	beq.n	80021d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021c6:	4b0a      	ldr	r3, [pc, #40]	@ (80021f0 <HAL_Delay+0x44>)
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	461a      	mov	r2, r3
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	4413      	add	r3, r2
 80021d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80021d2:	bf00      	nop
 80021d4:	f7ff ffde 	bl	8002194 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	68fa      	ldr	r2, [r7, #12]
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d8f7      	bhi.n	80021d4 <HAL_Delay+0x28>
  {
  }
}
 80021e4:	bf00      	nop
 80021e6:	bf00      	nop
 80021e8:	3710      	adds	r7, #16
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	20000010 	.word	0x20000010

080021f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b085      	sub	sp, #20
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	f003 0307 	and.w	r3, r3, #7
 8002202:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002204:	4b0c      	ldr	r3, [pc, #48]	@ (8002238 <__NVIC_SetPriorityGrouping+0x44>)
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800220a:	68ba      	ldr	r2, [r7, #8]
 800220c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002210:	4013      	ands	r3, r2
 8002212:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800221c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002220:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002224:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002226:	4a04      	ldr	r2, [pc, #16]	@ (8002238 <__NVIC_SetPriorityGrouping+0x44>)
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	60d3      	str	r3, [r2, #12]
}
 800222c:	bf00      	nop
 800222e:	3714      	adds	r7, #20
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr
 8002238:	e000ed00 	.word	0xe000ed00

0800223c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002240:	4b04      	ldr	r3, [pc, #16]	@ (8002254 <__NVIC_GetPriorityGrouping+0x18>)
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	0a1b      	lsrs	r3, r3, #8
 8002246:	f003 0307 	and.w	r3, r3, #7
}
 800224a:	4618      	mov	r0, r3
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr
 8002254:	e000ed00 	.word	0xe000ed00

08002258 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	4603      	mov	r3, r0
 8002260:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002266:	2b00      	cmp	r3, #0
 8002268:	db0b      	blt.n	8002282 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800226a:	79fb      	ldrb	r3, [r7, #7]
 800226c:	f003 021f 	and.w	r2, r3, #31
 8002270:	4907      	ldr	r1, [pc, #28]	@ (8002290 <__NVIC_EnableIRQ+0x38>)
 8002272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002276:	095b      	lsrs	r3, r3, #5
 8002278:	2001      	movs	r0, #1
 800227a:	fa00 f202 	lsl.w	r2, r0, r2
 800227e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002282:	bf00      	nop
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	e000e100 	.word	0xe000e100

08002294 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	6039      	str	r1, [r7, #0]
 800229e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	db0a      	blt.n	80022be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	b2da      	uxtb	r2, r3
 80022ac:	490c      	ldr	r1, [pc, #48]	@ (80022e0 <__NVIC_SetPriority+0x4c>)
 80022ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b2:	0112      	lsls	r2, r2, #4
 80022b4:	b2d2      	uxtb	r2, r2
 80022b6:	440b      	add	r3, r1
 80022b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022bc:	e00a      	b.n	80022d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	b2da      	uxtb	r2, r3
 80022c2:	4908      	ldr	r1, [pc, #32]	@ (80022e4 <__NVIC_SetPriority+0x50>)
 80022c4:	79fb      	ldrb	r3, [r7, #7]
 80022c6:	f003 030f 	and.w	r3, r3, #15
 80022ca:	3b04      	subs	r3, #4
 80022cc:	0112      	lsls	r2, r2, #4
 80022ce:	b2d2      	uxtb	r2, r2
 80022d0:	440b      	add	r3, r1
 80022d2:	761a      	strb	r2, [r3, #24]
}
 80022d4:	bf00      	nop
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr
 80022e0:	e000e100 	.word	0xe000e100
 80022e4:	e000ed00 	.word	0xe000ed00

080022e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b089      	sub	sp, #36	@ 0x24
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	60b9      	str	r1, [r7, #8]
 80022f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	f003 0307 	and.w	r3, r3, #7
 80022fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	f1c3 0307 	rsb	r3, r3, #7
 8002302:	2b04      	cmp	r3, #4
 8002304:	bf28      	it	cs
 8002306:	2304      	movcs	r3, #4
 8002308:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	3304      	adds	r3, #4
 800230e:	2b06      	cmp	r3, #6
 8002310:	d902      	bls.n	8002318 <NVIC_EncodePriority+0x30>
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	3b03      	subs	r3, #3
 8002316:	e000      	b.n	800231a <NVIC_EncodePriority+0x32>
 8002318:	2300      	movs	r3, #0
 800231a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800231c:	f04f 32ff 	mov.w	r2, #4294967295
 8002320:	69bb      	ldr	r3, [r7, #24]
 8002322:	fa02 f303 	lsl.w	r3, r2, r3
 8002326:	43da      	mvns	r2, r3
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	401a      	ands	r2, r3
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002330:	f04f 31ff 	mov.w	r1, #4294967295
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	fa01 f303 	lsl.w	r3, r1, r3
 800233a:	43d9      	mvns	r1, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002340:	4313      	orrs	r3, r2
         );
}
 8002342:	4618      	mov	r0, r3
 8002344:	3724      	adds	r7, #36	@ 0x24
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
	...

08002350 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	3b01      	subs	r3, #1
 800235c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002360:	d301      	bcc.n	8002366 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002362:	2301      	movs	r3, #1
 8002364:	e00f      	b.n	8002386 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002366:	4a0a      	ldr	r2, [pc, #40]	@ (8002390 <SysTick_Config+0x40>)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	3b01      	subs	r3, #1
 800236c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800236e:	210f      	movs	r1, #15
 8002370:	f04f 30ff 	mov.w	r0, #4294967295
 8002374:	f7ff ff8e 	bl	8002294 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002378:	4b05      	ldr	r3, [pc, #20]	@ (8002390 <SysTick_Config+0x40>)
 800237a:	2200      	movs	r2, #0
 800237c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800237e:	4b04      	ldr	r3, [pc, #16]	@ (8002390 <SysTick_Config+0x40>)
 8002380:	2207      	movs	r2, #7
 8002382:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002384:	2300      	movs	r3, #0
}
 8002386:	4618      	mov	r0, r3
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	e000e010 	.word	0xe000e010

08002394 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f7ff ff29 	bl	80021f4 <__NVIC_SetPriorityGrouping>
}
 80023a2:	bf00      	nop
 80023a4:	3708      	adds	r7, #8
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}

080023aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023aa:	b580      	push	{r7, lr}
 80023ac:	b086      	sub	sp, #24
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	4603      	mov	r3, r0
 80023b2:	60b9      	str	r1, [r7, #8]
 80023b4:	607a      	str	r2, [r7, #4]
 80023b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023b8:	2300      	movs	r3, #0
 80023ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023bc:	f7ff ff3e 	bl	800223c <__NVIC_GetPriorityGrouping>
 80023c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	68b9      	ldr	r1, [r7, #8]
 80023c6:	6978      	ldr	r0, [r7, #20]
 80023c8:	f7ff ff8e 	bl	80022e8 <NVIC_EncodePriority>
 80023cc:	4602      	mov	r2, r0
 80023ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023d2:	4611      	mov	r1, r2
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff ff5d 	bl	8002294 <__NVIC_SetPriority>
}
 80023da:	bf00      	nop
 80023dc:	3718      	adds	r7, #24
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b082      	sub	sp, #8
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	4603      	mov	r3, r0
 80023ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7ff ff31 	bl	8002258 <__NVIC_EnableIRQ>
}
 80023f6:	bf00      	nop
 80023f8:	3708      	adds	r7, #8
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b082      	sub	sp, #8
 8002402:	af00      	add	r7, sp, #0
 8002404:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f7ff ffa2 	bl	8002350 <SysTick_Config>
 800240c:	4603      	mov	r3, r0
}
 800240e:	4618      	mov	r0, r3
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}

08002416 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002416:	b580      	push	{r7, lr}
 8002418:	b082      	sub	sp, #8
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d101      	bne.n	8002428 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e00e      	b.n	8002446 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	795b      	ldrb	r3, [r3, #5]
 800242c:	b2db      	uxtb	r3, r3
 800242e:	2b00      	cmp	r3, #0
 8002430:	d105      	bne.n	800243e <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	f7ff fac1 	bl	80019c0 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2201      	movs	r2, #1
 8002442:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002444:	2300      	movs	r3, #0
}
 8002446:	4618      	mov	r0, r3
 8002448:	3708      	adds	r7, #8
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}

0800244e <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800244e:	b480      	push	{r7}
 8002450:	b087      	sub	sp, #28
 8002452:	af00      	add	r7, sp, #0
 8002454:	60f8      	str	r0, [r7, #12]
 8002456:	60b9      	str	r1, [r7, #8]
 8002458:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800245a:	2300      	movs	r3, #0
 800245c:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2202      	movs	r2, #2
 8002462:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	689a      	ldr	r2, [r3, #8]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f042 0201 	orr.w	r2, r2, #1
 8002472:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8002474:	2300      	movs	r3, #0
 8002476:	617b      	str	r3, [r7, #20]
 8002478:	e00a      	b.n	8002490 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	009b      	lsls	r3, r3, #2
 800247e:	68ba      	ldr	r2, [r7, #8]
 8002480:	441a      	add	r2, r3
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	6812      	ldr	r2, [r2, #0]
 8002488:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	3301      	adds	r3, #1
 800248e:	617b      	str	r3, [r7, #20]
 8002490:	697a      	ldr	r2, [r7, #20]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	429a      	cmp	r2, r3
 8002496:	d3f0      	bcc.n	800247a <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2201      	movs	r2, #1
 80024a4:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 80024a6:	693b      	ldr	r3, [r7, #16]
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	371c      	adds	r7, #28
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b086      	sub	sp, #24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80024bc:	2300      	movs	r3, #0
 80024be:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80024c0:	f7ff fe68 	bl	8002194 <HAL_GetTick>
 80024c4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d101      	bne.n	80024d0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	e099      	b.n	8002604 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2202      	movs	r2, #2
 80024d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2200      	movs	r2, #0
 80024dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f022 0201 	bic.w	r2, r2, #1
 80024ee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024f0:	e00f      	b.n	8002512 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80024f2:	f7ff fe4f 	bl	8002194 <HAL_GetTick>
 80024f6:	4602      	mov	r2, r0
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	2b05      	cmp	r3, #5
 80024fe:	d908      	bls.n	8002512 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2220      	movs	r2, #32
 8002504:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2203      	movs	r2, #3
 800250a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800250e:	2303      	movs	r3, #3
 8002510:	e078      	b.n	8002604 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0301 	and.w	r3, r3, #1
 800251c:	2b00      	cmp	r3, #0
 800251e:	d1e8      	bne.n	80024f2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002528:	697a      	ldr	r2, [r7, #20]
 800252a:	4b38      	ldr	r3, [pc, #224]	@ (800260c <HAL_DMA_Init+0x158>)
 800252c:	4013      	ands	r3, r2
 800252e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	685a      	ldr	r2, [r3, #4]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800253e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	691b      	ldr	r3, [r3, #16]
 8002544:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800254a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	699b      	ldr	r3, [r3, #24]
 8002550:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002556:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6a1b      	ldr	r3, [r3, #32]
 800255c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800255e:	697a      	ldr	r2, [r7, #20]
 8002560:	4313      	orrs	r3, r2
 8002562:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002568:	2b04      	cmp	r3, #4
 800256a:	d107      	bne.n	800257c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002574:	4313      	orrs	r3, r2
 8002576:	697a      	ldr	r2, [r7, #20]
 8002578:	4313      	orrs	r3, r2
 800257a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	697a      	ldr	r2, [r7, #20]
 8002582:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	695b      	ldr	r3, [r3, #20]
 800258a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	f023 0307 	bic.w	r3, r3, #7
 8002592:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002598:	697a      	ldr	r2, [r7, #20]
 800259a:	4313      	orrs	r3, r2
 800259c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a2:	2b04      	cmp	r3, #4
 80025a4:	d117      	bne.n	80025d6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025aa:	697a      	ldr	r2, [r7, #20]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d00e      	beq.n	80025d6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f000 fb1b 	bl	8002bf4 <DMA_CheckFifoParam>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d008      	beq.n	80025d6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2240      	movs	r2, #64	@ 0x40
 80025c8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2201      	movs	r2, #1
 80025ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80025d2:	2301      	movs	r3, #1
 80025d4:	e016      	b.n	8002604 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f000 fad2 	bl	8002b88 <DMA_CalcBaseAndBitshift>
 80025e4:	4603      	mov	r3, r0
 80025e6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025ec:	223f      	movs	r2, #63	@ 0x3f
 80025ee:	409a      	lsls	r2, r3
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2201      	movs	r2, #1
 80025fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002602:	2300      	movs	r3, #0
}
 8002604:	4618      	mov	r0, r3
 8002606:	3718      	adds	r7, #24
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	f010803f 	.word	0xf010803f

08002610 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b086      	sub	sp, #24
 8002614:	af00      	add	r7, sp, #0
 8002616:	60f8      	str	r0, [r7, #12]
 8002618:	60b9      	str	r1, [r7, #8]
 800261a:	607a      	str	r2, [r7, #4]
 800261c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800261e:	2300      	movs	r3, #0
 8002620:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002626:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800262e:	2b01      	cmp	r3, #1
 8002630:	d101      	bne.n	8002636 <HAL_DMA_Start_IT+0x26>
 8002632:	2302      	movs	r3, #2
 8002634:	e040      	b.n	80026b8 <HAL_DMA_Start_IT+0xa8>
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2201      	movs	r2, #1
 800263a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002644:	b2db      	uxtb	r3, r3
 8002646:	2b01      	cmp	r3, #1
 8002648:	d12f      	bne.n	80026aa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2202      	movs	r2, #2
 800264e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2200      	movs	r2, #0
 8002656:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	68b9      	ldr	r1, [r7, #8]
 800265e:	68f8      	ldr	r0, [r7, #12]
 8002660:	f000 fa64 	bl	8002b2c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002668:	223f      	movs	r2, #63	@ 0x3f
 800266a:	409a      	lsls	r2, r3
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f042 0216 	orr.w	r2, r2, #22
 800267e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002684:	2b00      	cmp	r3, #0
 8002686:	d007      	beq.n	8002698 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f042 0208 	orr.w	r2, r2, #8
 8002696:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f042 0201 	orr.w	r2, r2, #1
 80026a6:	601a      	str	r2, [r3, #0]
 80026a8:	e005      	b.n	80026b6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2200      	movs	r2, #0
 80026ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80026b2:	2302      	movs	r3, #2
 80026b4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80026b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3718      	adds	r7, #24
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}

080026c0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026cc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80026ce:	f7ff fd61 	bl	8002194 <HAL_GetTick>
 80026d2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d008      	beq.n	80026f2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2280      	movs	r2, #128	@ 0x80
 80026e4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e052      	b.n	8002798 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f022 0216 	bic.w	r2, r2, #22
 8002700:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	695a      	ldr	r2, [r3, #20]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002710:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002716:	2b00      	cmp	r3, #0
 8002718:	d103      	bne.n	8002722 <HAL_DMA_Abort+0x62>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800271e:	2b00      	cmp	r3, #0
 8002720:	d007      	beq.n	8002732 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f022 0208 	bic.w	r2, r2, #8
 8002730:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f022 0201 	bic.w	r2, r2, #1
 8002740:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002742:	e013      	b.n	800276c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002744:	f7ff fd26 	bl	8002194 <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	2b05      	cmp	r3, #5
 8002750:	d90c      	bls.n	800276c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2220      	movs	r2, #32
 8002756:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2203      	movs	r2, #3
 800275c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	e015      	b.n	8002798 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0301 	and.w	r3, r3, #1
 8002776:	2b00      	cmp	r3, #0
 8002778:	d1e4      	bne.n	8002744 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800277e:	223f      	movs	r2, #63	@ 0x3f
 8002780:	409a      	lsls	r2, r3
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2201      	movs	r2, #1
 800278a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002796:	2300      	movs	r3, #0
}
 8002798:	4618      	mov	r0, r3
 800279a:	3710      	adds	r7, #16
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}

080027a0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d004      	beq.n	80027be <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2280      	movs	r2, #128	@ 0x80
 80027b8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e00c      	b.n	80027d8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2205      	movs	r2, #5
 80027c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f022 0201 	bic.w	r2, r2, #1
 80027d4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80027d6:	2300      	movs	r3, #0
}
 80027d8:	4618      	mov	r0, r3
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b086      	sub	sp, #24
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80027ec:	2300      	movs	r3, #0
 80027ee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80027f0:	4b8e      	ldr	r3, [pc, #568]	@ (8002a2c <HAL_DMA_IRQHandler+0x248>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a8e      	ldr	r2, [pc, #568]	@ (8002a30 <HAL_DMA_IRQHandler+0x24c>)
 80027f6:	fba2 2303 	umull	r2, r3, r2, r3
 80027fa:	0a9b      	lsrs	r3, r3, #10
 80027fc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002802:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800280e:	2208      	movs	r2, #8
 8002810:	409a      	lsls	r2, r3
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	4013      	ands	r3, r2
 8002816:	2b00      	cmp	r3, #0
 8002818:	d01a      	beq.n	8002850 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0304 	and.w	r3, r3, #4
 8002824:	2b00      	cmp	r3, #0
 8002826:	d013      	beq.n	8002850 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f022 0204 	bic.w	r2, r2, #4
 8002836:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800283c:	2208      	movs	r2, #8
 800283e:	409a      	lsls	r2, r3
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002848:	f043 0201 	orr.w	r2, r3, #1
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002854:	2201      	movs	r2, #1
 8002856:	409a      	lsls	r2, r3
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	4013      	ands	r3, r2
 800285c:	2b00      	cmp	r3, #0
 800285e:	d012      	beq.n	8002886 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800286a:	2b00      	cmp	r3, #0
 800286c:	d00b      	beq.n	8002886 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002872:	2201      	movs	r2, #1
 8002874:	409a      	lsls	r2, r3
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800287e:	f043 0202 	orr.w	r2, r3, #2
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800288a:	2204      	movs	r2, #4
 800288c:	409a      	lsls	r2, r3
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	4013      	ands	r3, r2
 8002892:	2b00      	cmp	r3, #0
 8002894:	d012      	beq.n	80028bc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0302 	and.w	r3, r3, #2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d00b      	beq.n	80028bc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028a8:	2204      	movs	r2, #4
 80028aa:	409a      	lsls	r2, r3
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028b4:	f043 0204 	orr.w	r2, r3, #4
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028c0:	2210      	movs	r2, #16
 80028c2:	409a      	lsls	r2, r3
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	4013      	ands	r3, r2
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d043      	beq.n	8002954 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 0308 	and.w	r3, r3, #8
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d03c      	beq.n	8002954 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028de:	2210      	movs	r2, #16
 80028e0:	409a      	lsls	r2, r3
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d018      	beq.n	8002926 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d108      	bne.n	8002914 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002906:	2b00      	cmp	r3, #0
 8002908:	d024      	beq.n	8002954 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	4798      	blx	r3
 8002912:	e01f      	b.n	8002954 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002918:	2b00      	cmp	r3, #0
 800291a:	d01b      	beq.n	8002954 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	4798      	blx	r3
 8002924:	e016      	b.n	8002954 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002930:	2b00      	cmp	r3, #0
 8002932:	d107      	bne.n	8002944 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f022 0208 	bic.w	r2, r2, #8
 8002942:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002948:	2b00      	cmp	r3, #0
 800294a:	d003      	beq.n	8002954 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002958:	2220      	movs	r2, #32
 800295a:	409a      	lsls	r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	4013      	ands	r3, r2
 8002960:	2b00      	cmp	r3, #0
 8002962:	f000 808f 	beq.w	8002a84 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0310 	and.w	r3, r3, #16
 8002970:	2b00      	cmp	r3, #0
 8002972:	f000 8087 	beq.w	8002a84 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800297a:	2220      	movs	r2, #32
 800297c:	409a      	lsls	r2, r3
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002988:	b2db      	uxtb	r3, r3
 800298a:	2b05      	cmp	r3, #5
 800298c:	d136      	bne.n	80029fc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f022 0216 	bic.w	r2, r2, #22
 800299c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	695a      	ldr	r2, [r3, #20]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80029ac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d103      	bne.n	80029be <HAL_DMA_IRQHandler+0x1da>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d007      	beq.n	80029ce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f022 0208 	bic.w	r2, r2, #8
 80029cc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029d2:	223f      	movs	r2, #63	@ 0x3f
 80029d4:	409a      	lsls	r2, r3
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2201      	movs	r2, #1
 80029de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2200      	movs	r2, #0
 80029e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d07e      	beq.n	8002af0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	4798      	blx	r3
        }
        return;
 80029fa:	e079      	b.n	8002af0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d01d      	beq.n	8002a46 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d10d      	bne.n	8002a34 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d031      	beq.n	8002a84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	4798      	blx	r3
 8002a28:	e02c      	b.n	8002a84 <HAL_DMA_IRQHandler+0x2a0>
 8002a2a:	bf00      	nop
 8002a2c:	20000008 	.word	0x20000008
 8002a30:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d023      	beq.n	8002a84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	4798      	blx	r3
 8002a44:	e01e      	b.n	8002a84 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d10f      	bne.n	8002a74 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f022 0210 	bic.w	r2, r2, #16
 8002a62:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2201      	movs	r2, #1
 8002a68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d003      	beq.n	8002a84 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d032      	beq.n	8002af2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a90:	f003 0301 	and.w	r3, r3, #1
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d022      	beq.n	8002ade <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2205      	movs	r2, #5
 8002a9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f022 0201 	bic.w	r2, r2, #1
 8002aae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	60bb      	str	r3, [r7, #8]
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d307      	bcc.n	8002acc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0301 	and.w	r3, r3, #1
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1f2      	bne.n	8002ab0 <HAL_DMA_IRQHandler+0x2cc>
 8002aca:	e000      	b.n	8002ace <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002acc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d005      	beq.n	8002af2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	4798      	blx	r3
 8002aee:	e000      	b.n	8002af2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002af0:	bf00      	nop
    }
  }
}
 8002af2:	3718      	adds	r7, #24
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b06:	b2db      	uxtb	r3, r3
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	370c      	adds	r7, #12
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr

08002b14 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b085      	sub	sp, #20
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	607a      	str	r2, [r7, #4]
 8002b38:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002b48:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	2b40      	cmp	r3, #64	@ 0x40
 8002b58:	d108      	bne.n	8002b6c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	68ba      	ldr	r2, [r7, #8]
 8002b68:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002b6a:	e007      	b.n	8002b7c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	68ba      	ldr	r2, [r7, #8]
 8002b72:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	60da      	str	r2, [r3, #12]
}
 8002b7c:	bf00      	nop
 8002b7e:	3714      	adds	r7, #20
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr

08002b88 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b085      	sub	sp, #20
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	3b10      	subs	r3, #16
 8002b98:	4a14      	ldr	r2, [pc, #80]	@ (8002bec <DMA_CalcBaseAndBitshift+0x64>)
 8002b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b9e:	091b      	lsrs	r3, r3, #4
 8002ba0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ba2:	4a13      	ldr	r2, [pc, #76]	@ (8002bf0 <DMA_CalcBaseAndBitshift+0x68>)
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	4413      	add	r3, r2
 8002ba8:	781b      	ldrb	r3, [r3, #0]
 8002baa:	461a      	mov	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2b03      	cmp	r3, #3
 8002bb4:	d909      	bls.n	8002bca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002bbe:	f023 0303 	bic.w	r3, r3, #3
 8002bc2:	1d1a      	adds	r2, r3, #4
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	659a      	str	r2, [r3, #88]	@ 0x58
 8002bc8:	e007      	b.n	8002bda <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002bd2:	f023 0303 	bic.w	r3, r3, #3
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3714      	adds	r7, #20
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	aaaaaaab 	.word	0xaaaaaaab
 8002bf0:	080151a8 	.word	0x080151a8

08002bf4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b085      	sub	sp, #20
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c04:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	699b      	ldr	r3, [r3, #24]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d11f      	bne.n	8002c4e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	2b03      	cmp	r3, #3
 8002c12:	d856      	bhi.n	8002cc2 <DMA_CheckFifoParam+0xce>
 8002c14:	a201      	add	r2, pc, #4	@ (adr r2, 8002c1c <DMA_CheckFifoParam+0x28>)
 8002c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c1a:	bf00      	nop
 8002c1c:	08002c2d 	.word	0x08002c2d
 8002c20:	08002c3f 	.word	0x08002c3f
 8002c24:	08002c2d 	.word	0x08002c2d
 8002c28:	08002cc3 	.word	0x08002cc3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c30:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d046      	beq.n	8002cc6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c3c:	e043      	b.n	8002cc6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c42:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c46:	d140      	bne.n	8002cca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c4c:	e03d      	b.n	8002cca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	699b      	ldr	r3, [r3, #24]
 8002c52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c56:	d121      	bne.n	8002c9c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	2b03      	cmp	r3, #3
 8002c5c:	d837      	bhi.n	8002cce <DMA_CheckFifoParam+0xda>
 8002c5e:	a201      	add	r2, pc, #4	@ (adr r2, 8002c64 <DMA_CheckFifoParam+0x70>)
 8002c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c64:	08002c75 	.word	0x08002c75
 8002c68:	08002c7b 	.word	0x08002c7b
 8002c6c:	08002c75 	.word	0x08002c75
 8002c70:	08002c8d 	.word	0x08002c8d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	73fb      	strb	r3, [r7, #15]
      break;
 8002c78:	e030      	b.n	8002cdc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c7e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d025      	beq.n	8002cd2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c8a:	e022      	b.n	8002cd2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c90:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c94:	d11f      	bne.n	8002cd6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002c9a:	e01c      	b.n	8002cd6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d903      	bls.n	8002caa <DMA_CheckFifoParam+0xb6>
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	2b03      	cmp	r3, #3
 8002ca6:	d003      	beq.n	8002cb0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002ca8:	e018      	b.n	8002cdc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	73fb      	strb	r3, [r7, #15]
      break;
 8002cae:	e015      	b.n	8002cdc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cb4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d00e      	beq.n	8002cda <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	73fb      	strb	r3, [r7, #15]
      break;
 8002cc0:	e00b      	b.n	8002cda <DMA_CheckFifoParam+0xe6>
      break;
 8002cc2:	bf00      	nop
 8002cc4:	e00a      	b.n	8002cdc <DMA_CheckFifoParam+0xe8>
      break;
 8002cc6:	bf00      	nop
 8002cc8:	e008      	b.n	8002cdc <DMA_CheckFifoParam+0xe8>
      break;
 8002cca:	bf00      	nop
 8002ccc:	e006      	b.n	8002cdc <DMA_CheckFifoParam+0xe8>
      break;
 8002cce:	bf00      	nop
 8002cd0:	e004      	b.n	8002cdc <DMA_CheckFifoParam+0xe8>
      break;
 8002cd2:	bf00      	nop
 8002cd4:	e002      	b.n	8002cdc <DMA_CheckFifoParam+0xe8>
      break;   
 8002cd6:	bf00      	nop
 8002cd8:	e000      	b.n	8002cdc <DMA_CheckFifoParam+0xe8>
      break;
 8002cda:	bf00      	nop
    }
  } 
  
  return status; 
 8002cdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3714      	adds	r7, #20
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop

08002cec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b089      	sub	sp, #36	@ 0x24
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d02:	2300      	movs	r3, #0
 8002d04:	61fb      	str	r3, [r7, #28]
 8002d06:	e16b      	b.n	8002fe0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d08:	2201      	movs	r2, #1
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	697a      	ldr	r2, [r7, #20]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d1c:	693a      	ldr	r2, [r7, #16]
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	f040 815a 	bne.w	8002fda <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	f003 0303 	and.w	r3, r3, #3
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d005      	beq.n	8002d3e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d130      	bne.n	8002da0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	005b      	lsls	r3, r3, #1
 8002d48:	2203      	movs	r2, #3
 8002d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4e:	43db      	mvns	r3, r3
 8002d50:	69ba      	ldr	r2, [r7, #24]
 8002d52:	4013      	ands	r3, r2
 8002d54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	68da      	ldr	r2, [r3, #12]
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	005b      	lsls	r3, r3, #1
 8002d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	69ba      	ldr	r2, [r7, #24]
 8002d6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d74:	2201      	movs	r2, #1
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7c:	43db      	mvns	r3, r3
 8002d7e:	69ba      	ldr	r2, [r7, #24]
 8002d80:	4013      	ands	r3, r2
 8002d82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	091b      	lsrs	r3, r3, #4
 8002d8a:	f003 0201 	and.w	r2, r3, #1
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	fa02 f303 	lsl.w	r3, r2, r3
 8002d94:	69ba      	ldr	r2, [r7, #24]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	69ba      	ldr	r2, [r7, #24]
 8002d9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f003 0303 	and.w	r3, r3, #3
 8002da8:	2b03      	cmp	r3, #3
 8002daa:	d017      	beq.n	8002ddc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	005b      	lsls	r3, r3, #1
 8002db6:	2203      	movs	r2, #3
 8002db8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	69ba      	ldr	r2, [r7, #24]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	689a      	ldr	r2, [r3, #8]
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	005b      	lsls	r3, r3, #1
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	69ba      	ldr	r2, [r7, #24]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f003 0303 	and.w	r3, r3, #3
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d123      	bne.n	8002e30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	08da      	lsrs	r2, r3, #3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	3208      	adds	r2, #8
 8002df0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002df4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	f003 0307 	and.w	r3, r3, #7
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	220f      	movs	r2, #15
 8002e00:	fa02 f303 	lsl.w	r3, r2, r3
 8002e04:	43db      	mvns	r3, r3
 8002e06:	69ba      	ldr	r2, [r7, #24]
 8002e08:	4013      	ands	r3, r2
 8002e0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	691a      	ldr	r2, [r3, #16]
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	f003 0307 	and.w	r3, r3, #7
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1c:	69ba      	ldr	r2, [r7, #24]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	08da      	lsrs	r2, r3, #3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	3208      	adds	r2, #8
 8002e2a:	69b9      	ldr	r1, [r7, #24]
 8002e2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	2203      	movs	r2, #3
 8002e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e40:	43db      	mvns	r3, r3
 8002e42:	69ba      	ldr	r2, [r7, #24]
 8002e44:	4013      	ands	r3, r2
 8002e46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f003 0203 	and.w	r2, r3, #3
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	fa02 f303 	lsl.w	r3, r2, r3
 8002e58:	69ba      	ldr	r2, [r7, #24]
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	69ba      	ldr	r2, [r7, #24]
 8002e62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	f000 80b4 	beq.w	8002fda <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e72:	2300      	movs	r3, #0
 8002e74:	60fb      	str	r3, [r7, #12]
 8002e76:	4b60      	ldr	r3, [pc, #384]	@ (8002ff8 <HAL_GPIO_Init+0x30c>)
 8002e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e7a:	4a5f      	ldr	r2, [pc, #380]	@ (8002ff8 <HAL_GPIO_Init+0x30c>)
 8002e7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e80:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e82:	4b5d      	ldr	r3, [pc, #372]	@ (8002ff8 <HAL_GPIO_Init+0x30c>)
 8002e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e8a:	60fb      	str	r3, [r7, #12]
 8002e8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e8e:	4a5b      	ldr	r2, [pc, #364]	@ (8002ffc <HAL_GPIO_Init+0x310>)
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	089b      	lsrs	r3, r3, #2
 8002e94:	3302      	adds	r3, #2
 8002e96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	f003 0303 	and.w	r3, r3, #3
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	220f      	movs	r2, #15
 8002ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eaa:	43db      	mvns	r3, r3
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	4013      	ands	r3, r2
 8002eb0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4a52      	ldr	r2, [pc, #328]	@ (8003000 <HAL_GPIO_Init+0x314>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d02b      	beq.n	8002f12 <HAL_GPIO_Init+0x226>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4a51      	ldr	r2, [pc, #324]	@ (8003004 <HAL_GPIO_Init+0x318>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d025      	beq.n	8002f0e <HAL_GPIO_Init+0x222>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4a50      	ldr	r2, [pc, #320]	@ (8003008 <HAL_GPIO_Init+0x31c>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d01f      	beq.n	8002f0a <HAL_GPIO_Init+0x21e>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	4a4f      	ldr	r2, [pc, #316]	@ (800300c <HAL_GPIO_Init+0x320>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d019      	beq.n	8002f06 <HAL_GPIO_Init+0x21a>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a4e      	ldr	r2, [pc, #312]	@ (8003010 <HAL_GPIO_Init+0x324>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d013      	beq.n	8002f02 <HAL_GPIO_Init+0x216>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a4d      	ldr	r2, [pc, #308]	@ (8003014 <HAL_GPIO_Init+0x328>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d00d      	beq.n	8002efe <HAL_GPIO_Init+0x212>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4a4c      	ldr	r2, [pc, #304]	@ (8003018 <HAL_GPIO_Init+0x32c>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d007      	beq.n	8002efa <HAL_GPIO_Init+0x20e>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4a4b      	ldr	r2, [pc, #300]	@ (800301c <HAL_GPIO_Init+0x330>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d101      	bne.n	8002ef6 <HAL_GPIO_Init+0x20a>
 8002ef2:	2307      	movs	r3, #7
 8002ef4:	e00e      	b.n	8002f14 <HAL_GPIO_Init+0x228>
 8002ef6:	2308      	movs	r3, #8
 8002ef8:	e00c      	b.n	8002f14 <HAL_GPIO_Init+0x228>
 8002efa:	2306      	movs	r3, #6
 8002efc:	e00a      	b.n	8002f14 <HAL_GPIO_Init+0x228>
 8002efe:	2305      	movs	r3, #5
 8002f00:	e008      	b.n	8002f14 <HAL_GPIO_Init+0x228>
 8002f02:	2304      	movs	r3, #4
 8002f04:	e006      	b.n	8002f14 <HAL_GPIO_Init+0x228>
 8002f06:	2303      	movs	r3, #3
 8002f08:	e004      	b.n	8002f14 <HAL_GPIO_Init+0x228>
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	e002      	b.n	8002f14 <HAL_GPIO_Init+0x228>
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e000      	b.n	8002f14 <HAL_GPIO_Init+0x228>
 8002f12:	2300      	movs	r3, #0
 8002f14:	69fa      	ldr	r2, [r7, #28]
 8002f16:	f002 0203 	and.w	r2, r2, #3
 8002f1a:	0092      	lsls	r2, r2, #2
 8002f1c:	4093      	lsls	r3, r2
 8002f1e:	69ba      	ldr	r2, [r7, #24]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f24:	4935      	ldr	r1, [pc, #212]	@ (8002ffc <HAL_GPIO_Init+0x310>)
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	089b      	lsrs	r3, r3, #2
 8002f2a:	3302      	adds	r3, #2
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f32:	4b3b      	ldr	r3, [pc, #236]	@ (8003020 <HAL_GPIO_Init+0x334>)
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	43db      	mvns	r3, r3
 8002f3c:	69ba      	ldr	r2, [r7, #24]
 8002f3e:	4013      	ands	r3, r2
 8002f40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d003      	beq.n	8002f56 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002f4e:	69ba      	ldr	r2, [r7, #24]
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f56:	4a32      	ldr	r2, [pc, #200]	@ (8003020 <HAL_GPIO_Init+0x334>)
 8002f58:	69bb      	ldr	r3, [r7, #24]
 8002f5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f5c:	4b30      	ldr	r3, [pc, #192]	@ (8003020 <HAL_GPIO_Init+0x334>)
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	43db      	mvns	r3, r3
 8002f66:	69ba      	ldr	r2, [r7, #24]
 8002f68:	4013      	ands	r3, r2
 8002f6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d003      	beq.n	8002f80 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002f78:	69ba      	ldr	r2, [r7, #24]
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f80:	4a27      	ldr	r2, [pc, #156]	@ (8003020 <HAL_GPIO_Init+0x334>)
 8002f82:	69bb      	ldr	r3, [r7, #24]
 8002f84:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f86:	4b26      	ldr	r3, [pc, #152]	@ (8003020 <HAL_GPIO_Init+0x334>)
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	43db      	mvns	r3, r3
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	4013      	ands	r3, r2
 8002f94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d003      	beq.n	8002faa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002fa2:	69ba      	ldr	r2, [r7, #24]
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002faa:	4a1d      	ldr	r2, [pc, #116]	@ (8003020 <HAL_GPIO_Init+0x334>)
 8002fac:	69bb      	ldr	r3, [r7, #24]
 8002fae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002fb0:	4b1b      	ldr	r3, [pc, #108]	@ (8003020 <HAL_GPIO_Init+0x334>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	43db      	mvns	r3, r3
 8002fba:	69ba      	ldr	r2, [r7, #24]
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d003      	beq.n	8002fd4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002fcc:	69ba      	ldr	r2, [r7, #24]
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002fd4:	4a12      	ldr	r2, [pc, #72]	@ (8003020 <HAL_GPIO_Init+0x334>)
 8002fd6:	69bb      	ldr	r3, [r7, #24]
 8002fd8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	3301      	adds	r3, #1
 8002fde:	61fb      	str	r3, [r7, #28]
 8002fe0:	69fb      	ldr	r3, [r7, #28]
 8002fe2:	2b0f      	cmp	r3, #15
 8002fe4:	f67f ae90 	bls.w	8002d08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002fe8:	bf00      	nop
 8002fea:	bf00      	nop
 8002fec:	3724      	adds	r7, #36	@ 0x24
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	40023800 	.word	0x40023800
 8002ffc:	40013800 	.word	0x40013800
 8003000:	40020000 	.word	0x40020000
 8003004:	40020400 	.word	0x40020400
 8003008:	40020800 	.word	0x40020800
 800300c:	40020c00 	.word	0x40020c00
 8003010:	40021000 	.word	0x40021000
 8003014:	40021400 	.word	0x40021400
 8003018:	40021800 	.word	0x40021800
 800301c:	40021c00 	.word	0x40021c00
 8003020:	40013c00 	.word	0x40013c00

08003024 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	460b      	mov	r3, r1
 800302e:	807b      	strh	r3, [r7, #2]
 8003030:	4613      	mov	r3, r2
 8003032:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003034:	787b      	ldrb	r3, [r7, #1]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d003      	beq.n	8003042 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800303a:	887a      	ldrh	r2, [r7, #2]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003040:	e003      	b.n	800304a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003042:	887b      	ldrh	r3, [r7, #2]
 8003044:	041a      	lsls	r2, r3, #16
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	619a      	str	r2, [r3, #24]
}
 800304a:	bf00      	nop
 800304c:	370c      	adds	r7, #12
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
	...

08003058 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d101      	bne.n	800306a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e12b      	b.n	80032c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b00      	cmp	r3, #0
 8003074:	d106      	bne.n	8003084 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f7fe fcc0 	bl	8001a04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2224      	movs	r2, #36	@ 0x24
 8003088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f022 0201 	bic.w	r2, r2, #1
 800309a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80030aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80030ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80030bc:	f003 fb88 	bl	80067d0 <HAL_RCC_GetPCLK1Freq>
 80030c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	4a81      	ldr	r2, [pc, #516]	@ (80032cc <HAL_I2C_Init+0x274>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d807      	bhi.n	80030dc <HAL_I2C_Init+0x84>
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	4a80      	ldr	r2, [pc, #512]	@ (80032d0 <HAL_I2C_Init+0x278>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	bf94      	ite	ls
 80030d4:	2301      	movls	r3, #1
 80030d6:	2300      	movhi	r3, #0
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	e006      	b.n	80030ea <HAL_I2C_Init+0x92>
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	4a7d      	ldr	r2, [pc, #500]	@ (80032d4 <HAL_I2C_Init+0x27c>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	bf94      	ite	ls
 80030e4:	2301      	movls	r3, #1
 80030e6:	2300      	movhi	r3, #0
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d001      	beq.n	80030f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e0e7      	b.n	80032c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	4a78      	ldr	r2, [pc, #480]	@ (80032d8 <HAL_I2C_Init+0x280>)
 80030f6:	fba2 2303 	umull	r2, r3, r2, r3
 80030fa:	0c9b      	lsrs	r3, r3, #18
 80030fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	68ba      	ldr	r2, [r7, #8]
 800310e:	430a      	orrs	r2, r1
 8003110:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	6a1b      	ldr	r3, [r3, #32]
 8003118:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	4a6a      	ldr	r2, [pc, #424]	@ (80032cc <HAL_I2C_Init+0x274>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d802      	bhi.n	800312c <HAL_I2C_Init+0xd4>
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	3301      	adds	r3, #1
 800312a:	e009      	b.n	8003140 <HAL_I2C_Init+0xe8>
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003132:	fb02 f303 	mul.w	r3, r2, r3
 8003136:	4a69      	ldr	r2, [pc, #420]	@ (80032dc <HAL_I2C_Init+0x284>)
 8003138:	fba2 2303 	umull	r2, r3, r2, r3
 800313c:	099b      	lsrs	r3, r3, #6
 800313e:	3301      	adds	r3, #1
 8003140:	687a      	ldr	r2, [r7, #4]
 8003142:	6812      	ldr	r2, [r2, #0]
 8003144:	430b      	orrs	r3, r1
 8003146:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	69db      	ldr	r3, [r3, #28]
 800314e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003152:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	495c      	ldr	r1, [pc, #368]	@ (80032cc <HAL_I2C_Init+0x274>)
 800315c:	428b      	cmp	r3, r1
 800315e:	d819      	bhi.n	8003194 <HAL_I2C_Init+0x13c>
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	1e59      	subs	r1, r3, #1
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	005b      	lsls	r3, r3, #1
 800316a:	fbb1 f3f3 	udiv	r3, r1, r3
 800316e:	1c59      	adds	r1, r3, #1
 8003170:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003174:	400b      	ands	r3, r1
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00a      	beq.n	8003190 <HAL_I2C_Init+0x138>
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	1e59      	subs	r1, r3, #1
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	005b      	lsls	r3, r3, #1
 8003184:	fbb1 f3f3 	udiv	r3, r1, r3
 8003188:	3301      	adds	r3, #1
 800318a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800318e:	e051      	b.n	8003234 <HAL_I2C_Init+0x1dc>
 8003190:	2304      	movs	r3, #4
 8003192:	e04f      	b.n	8003234 <HAL_I2C_Init+0x1dc>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d111      	bne.n	80031c0 <HAL_I2C_Init+0x168>
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	1e58      	subs	r0, r3, #1
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6859      	ldr	r1, [r3, #4]
 80031a4:	460b      	mov	r3, r1
 80031a6:	005b      	lsls	r3, r3, #1
 80031a8:	440b      	add	r3, r1
 80031aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80031ae:	3301      	adds	r3, #1
 80031b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	bf0c      	ite	eq
 80031b8:	2301      	moveq	r3, #1
 80031ba:	2300      	movne	r3, #0
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	e012      	b.n	80031e6 <HAL_I2C_Init+0x18e>
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	1e58      	subs	r0, r3, #1
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6859      	ldr	r1, [r3, #4]
 80031c8:	460b      	mov	r3, r1
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	440b      	add	r3, r1
 80031ce:	0099      	lsls	r1, r3, #2
 80031d0:	440b      	add	r3, r1
 80031d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80031d6:	3301      	adds	r3, #1
 80031d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031dc:	2b00      	cmp	r3, #0
 80031de:	bf0c      	ite	eq
 80031e0:	2301      	moveq	r3, #1
 80031e2:	2300      	movne	r3, #0
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d001      	beq.n	80031ee <HAL_I2C_Init+0x196>
 80031ea:	2301      	movs	r3, #1
 80031ec:	e022      	b.n	8003234 <HAL_I2C_Init+0x1dc>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d10e      	bne.n	8003214 <HAL_I2C_Init+0x1bc>
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	1e58      	subs	r0, r3, #1
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6859      	ldr	r1, [r3, #4]
 80031fe:	460b      	mov	r3, r1
 8003200:	005b      	lsls	r3, r3, #1
 8003202:	440b      	add	r3, r1
 8003204:	fbb0 f3f3 	udiv	r3, r0, r3
 8003208:	3301      	adds	r3, #1
 800320a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800320e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003212:	e00f      	b.n	8003234 <HAL_I2C_Init+0x1dc>
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	1e58      	subs	r0, r3, #1
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6859      	ldr	r1, [r3, #4]
 800321c:	460b      	mov	r3, r1
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	440b      	add	r3, r1
 8003222:	0099      	lsls	r1, r3, #2
 8003224:	440b      	add	r3, r1
 8003226:	fbb0 f3f3 	udiv	r3, r0, r3
 800322a:	3301      	adds	r3, #1
 800322c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003230:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003234:	6879      	ldr	r1, [r7, #4]
 8003236:	6809      	ldr	r1, [r1, #0]
 8003238:	4313      	orrs	r3, r2
 800323a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	69da      	ldr	r2, [r3, #28]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a1b      	ldr	r3, [r3, #32]
 800324e:	431a      	orrs	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	430a      	orrs	r2, r1
 8003256:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003262:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003266:	687a      	ldr	r2, [r7, #4]
 8003268:	6911      	ldr	r1, [r2, #16]
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	68d2      	ldr	r2, [r2, #12]
 800326e:	4311      	orrs	r1, r2
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	6812      	ldr	r2, [r2, #0]
 8003274:	430b      	orrs	r3, r1
 8003276:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68db      	ldr	r3, [r3, #12]
 800327e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	695a      	ldr	r2, [r3, #20]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	699b      	ldr	r3, [r3, #24]
 800328a:	431a      	orrs	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	430a      	orrs	r2, r1
 8003292:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f042 0201 	orr.w	r2, r2, #1
 80032a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2220      	movs	r2, #32
 80032ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3710      	adds	r7, #16
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	000186a0 	.word	0x000186a0
 80032d0:	001e847f 	.word	0x001e847f
 80032d4:	003d08ff 	.word	0x003d08ff
 80032d8:	431bde83 	.word	0x431bde83
 80032dc:	10624dd3 	.word	0x10624dd3

080032e0 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	695b      	ldr	r3, [r3, #20]
 80032ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032f2:	2b80      	cmp	r3, #128	@ 0x80
 80032f4:	d103      	bne.n	80032fe <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	2200      	movs	r2, #0
 80032fc:	611a      	str	r2, [r3, #16]
  }
}
 80032fe:	bf00      	nop
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr

0800330a <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800330a:	b580      	push	{r7, lr}
 800330c:	b088      	sub	sp, #32
 800330e:	af00      	add	r7, sp, #0
 8003310:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003312:	2300      	movs	r3, #0
 8003314:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003322:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800332a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003332:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003334:	7bfb      	ldrb	r3, [r7, #15]
 8003336:	2b10      	cmp	r3, #16
 8003338:	d003      	beq.n	8003342 <HAL_I2C_EV_IRQHandler+0x38>
 800333a:	7bfb      	ldrb	r3, [r7, #15]
 800333c:	2b40      	cmp	r3, #64	@ 0x40
 800333e:	f040 80c1 	bne.w	80034c4 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	695b      	ldr	r3, [r3, #20]
 8003350:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	f003 0301 	and.w	r3, r3, #1
 8003358:	2b00      	cmp	r3, #0
 800335a:	d10d      	bne.n	8003378 <HAL_I2C_EV_IRQHandler+0x6e>
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003362:	d003      	beq.n	800336c <HAL_I2C_EV_IRQHandler+0x62>
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800336a:	d101      	bne.n	8003370 <HAL_I2C_EV_IRQHandler+0x66>
 800336c:	2301      	movs	r3, #1
 800336e:	e000      	b.n	8003372 <HAL_I2C_EV_IRQHandler+0x68>
 8003370:	2300      	movs	r3, #0
 8003372:	2b01      	cmp	r3, #1
 8003374:	f000 8132 	beq.w	80035dc <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	f003 0301 	and.w	r3, r3, #1
 800337e:	2b00      	cmp	r3, #0
 8003380:	d00c      	beq.n	800339c <HAL_I2C_EV_IRQHandler+0x92>
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	0a5b      	lsrs	r3, r3, #9
 8003386:	f003 0301 	and.w	r3, r3, #1
 800338a:	2b00      	cmp	r3, #0
 800338c:	d006      	beq.n	800339c <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f001 fb80 	bl	8004a94 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	f000 fcf8 	bl	8003d8a <I2C_Master_SB>
 800339a:	e092      	b.n	80034c2 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	08db      	lsrs	r3, r3, #3
 80033a0:	f003 0301 	and.w	r3, r3, #1
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d009      	beq.n	80033bc <HAL_I2C_EV_IRQHandler+0xb2>
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	0a5b      	lsrs	r3, r3, #9
 80033ac:	f003 0301 	and.w	r3, r3, #1
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d003      	beq.n	80033bc <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f000 fd6e 	bl	8003e96 <I2C_Master_ADD10>
 80033ba:	e082      	b.n	80034c2 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	085b      	lsrs	r3, r3, #1
 80033c0:	f003 0301 	and.w	r3, r3, #1
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d009      	beq.n	80033dc <HAL_I2C_EV_IRQHandler+0xd2>
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	0a5b      	lsrs	r3, r3, #9
 80033cc:	f003 0301 	and.w	r3, r3, #1
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d003      	beq.n	80033dc <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	f000 fd88 	bl	8003eea <I2C_Master_ADDR>
 80033da:	e072      	b.n	80034c2 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80033dc:	69bb      	ldr	r3, [r7, #24]
 80033de:	089b      	lsrs	r3, r3, #2
 80033e0:	f003 0301 	and.w	r3, r3, #1
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d03b      	beq.n	8003460 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033f6:	f000 80f3 	beq.w	80035e0 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	09db      	lsrs	r3, r3, #7
 80033fe:	f003 0301 	and.w	r3, r3, #1
 8003402:	2b00      	cmp	r3, #0
 8003404:	d00f      	beq.n	8003426 <HAL_I2C_EV_IRQHandler+0x11c>
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	0a9b      	lsrs	r3, r3, #10
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	2b00      	cmp	r3, #0
 8003410:	d009      	beq.n	8003426 <HAL_I2C_EV_IRQHandler+0x11c>
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	089b      	lsrs	r3, r3, #2
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	2b00      	cmp	r3, #0
 800341c:	d103      	bne.n	8003426 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f000 f94c 	bl	80036bc <I2C_MasterTransmit_TXE>
 8003424:	e04d      	b.n	80034c2 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	089b      	lsrs	r3, r3, #2
 800342a:	f003 0301 	and.w	r3, r3, #1
 800342e:	2b00      	cmp	r3, #0
 8003430:	f000 80d6 	beq.w	80035e0 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	0a5b      	lsrs	r3, r3, #9
 8003438:	f003 0301 	and.w	r3, r3, #1
 800343c:	2b00      	cmp	r3, #0
 800343e:	f000 80cf 	beq.w	80035e0 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003442:	7bbb      	ldrb	r3, [r7, #14]
 8003444:	2b21      	cmp	r3, #33	@ 0x21
 8003446:	d103      	bne.n	8003450 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f000 f9d3 	bl	80037f4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800344e:	e0c7      	b.n	80035e0 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003450:	7bfb      	ldrb	r3, [r7, #15]
 8003452:	2b40      	cmp	r3, #64	@ 0x40
 8003454:	f040 80c4 	bne.w	80035e0 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003458:	6878      	ldr	r0, [r7, #4]
 800345a:	f000 fa41 	bl	80038e0 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800345e:	e0bf      	b.n	80035e0 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800346a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800346e:	f000 80b7 	beq.w	80035e0 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	099b      	lsrs	r3, r3, #6
 8003476:	f003 0301 	and.w	r3, r3, #1
 800347a:	2b00      	cmp	r3, #0
 800347c:	d00f      	beq.n	800349e <HAL_I2C_EV_IRQHandler+0x194>
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	0a9b      	lsrs	r3, r3, #10
 8003482:	f003 0301 	and.w	r3, r3, #1
 8003486:	2b00      	cmp	r3, #0
 8003488:	d009      	beq.n	800349e <HAL_I2C_EV_IRQHandler+0x194>
 800348a:	69fb      	ldr	r3, [r7, #28]
 800348c:	089b      	lsrs	r3, r3, #2
 800348e:	f003 0301 	and.w	r3, r3, #1
 8003492:	2b00      	cmp	r3, #0
 8003494:	d103      	bne.n	800349e <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f000 faba 	bl	8003a10 <I2C_MasterReceive_RXNE>
 800349c:	e011      	b.n	80034c2 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	089b      	lsrs	r3, r3, #2
 80034a2:	f003 0301 	and.w	r3, r3, #1
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	f000 809a 	beq.w	80035e0 <HAL_I2C_EV_IRQHandler+0x2d6>
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	0a5b      	lsrs	r3, r3, #9
 80034b0:	f003 0301 	and.w	r3, r3, #1
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	f000 8093 	beq.w	80035e0 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 fb70 	bl	8003ba0 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034c0:	e08e      	b.n	80035e0 <HAL_I2C_EV_IRQHandler+0x2d6>
 80034c2:	e08d      	b.n	80035e0 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d004      	beq.n	80034d6 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	695b      	ldr	r3, [r3, #20]
 80034d2:	61fb      	str	r3, [r7, #28]
 80034d4:	e007      	b.n	80034e6 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	695b      	ldr	r3, [r3, #20]
 80034e4:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	085b      	lsrs	r3, r3, #1
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d012      	beq.n	8003518 <HAL_I2C_EV_IRQHandler+0x20e>
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	0a5b      	lsrs	r3, r3, #9
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00c      	beq.n	8003518 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003502:	2b00      	cmp	r3, #0
 8003504:	d003      	beq.n	800350e <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	699b      	ldr	r3, [r3, #24]
 800350c:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800350e:	69b9      	ldr	r1, [r7, #24]
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	f000 ff39 	bl	8004388 <I2C_Slave_ADDR>
 8003516:	e066      	b.n	80035e6 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	091b      	lsrs	r3, r3, #4
 800351c:	f003 0301 	and.w	r3, r3, #1
 8003520:	2b00      	cmp	r3, #0
 8003522:	d009      	beq.n	8003538 <HAL_I2C_EV_IRQHandler+0x22e>
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	0a5b      	lsrs	r3, r3, #9
 8003528:	f003 0301 	and.w	r3, r3, #1
 800352c:	2b00      	cmp	r3, #0
 800352e:	d003      	beq.n	8003538 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f000 ff73 	bl	800441c <I2C_Slave_STOPF>
 8003536:	e056      	b.n	80035e6 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003538:	7bbb      	ldrb	r3, [r7, #14]
 800353a:	2b21      	cmp	r3, #33	@ 0x21
 800353c:	d002      	beq.n	8003544 <HAL_I2C_EV_IRQHandler+0x23a>
 800353e:	7bbb      	ldrb	r3, [r7, #14]
 8003540:	2b29      	cmp	r3, #41	@ 0x29
 8003542:	d125      	bne.n	8003590 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	09db      	lsrs	r3, r3, #7
 8003548:	f003 0301 	and.w	r3, r3, #1
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00f      	beq.n	8003570 <HAL_I2C_EV_IRQHandler+0x266>
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	0a9b      	lsrs	r3, r3, #10
 8003554:	f003 0301 	and.w	r3, r3, #1
 8003558:	2b00      	cmp	r3, #0
 800355a:	d009      	beq.n	8003570 <HAL_I2C_EV_IRQHandler+0x266>
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	089b      	lsrs	r3, r3, #2
 8003560:	f003 0301 	and.w	r3, r3, #1
 8003564:	2b00      	cmp	r3, #0
 8003566:	d103      	bne.n	8003570 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f000 fe4f 	bl	800420c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800356e:	e039      	b.n	80035e4 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	089b      	lsrs	r3, r3, #2
 8003574:	f003 0301 	and.w	r3, r3, #1
 8003578:	2b00      	cmp	r3, #0
 800357a:	d033      	beq.n	80035e4 <HAL_I2C_EV_IRQHandler+0x2da>
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	0a5b      	lsrs	r3, r3, #9
 8003580:	f003 0301 	and.w	r3, r3, #1
 8003584:	2b00      	cmp	r3, #0
 8003586:	d02d      	beq.n	80035e4 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f000 fe7c 	bl	8004286 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800358e:	e029      	b.n	80035e4 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	099b      	lsrs	r3, r3, #6
 8003594:	f003 0301 	and.w	r3, r3, #1
 8003598:	2b00      	cmp	r3, #0
 800359a:	d00f      	beq.n	80035bc <HAL_I2C_EV_IRQHandler+0x2b2>
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	0a9b      	lsrs	r3, r3, #10
 80035a0:	f003 0301 	and.w	r3, r3, #1
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d009      	beq.n	80035bc <HAL_I2C_EV_IRQHandler+0x2b2>
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	089b      	lsrs	r3, r3, #2
 80035ac:	f003 0301 	and.w	r3, r3, #1
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d103      	bne.n	80035bc <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f000 fe87 	bl	80042c8 <I2C_SlaveReceive_RXNE>
 80035ba:	e014      	b.n	80035e6 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	089b      	lsrs	r3, r3, #2
 80035c0:	f003 0301 	and.w	r3, r3, #1
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d00e      	beq.n	80035e6 <HAL_I2C_EV_IRQHandler+0x2dc>
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	0a5b      	lsrs	r3, r3, #9
 80035cc:	f003 0301 	and.w	r3, r3, #1
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d008      	beq.n	80035e6 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f000 feb5 	bl	8004344 <I2C_SlaveReceive_BTF>
 80035da:	e004      	b.n	80035e6 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80035dc:	bf00      	nop
 80035de:	e002      	b.n	80035e6 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035e0:	bf00      	nop
 80035e2:	e000      	b.n	80035e6 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80035e4:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80035e6:	3720      	adds	r7, #32
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}

080035ec <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80035f4:	bf00      	nop
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr

08003600 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003608:	bf00      	nop
 800360a:	370c      	adds	r7, #12
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr

08003614 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003614:	b480      	push	{r7}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800361c:	bf00      	nop
 800361e:	370c      	adds	r7, #12
 8003620:	46bd      	mov	sp, r7
 8003622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003626:	4770      	bx	lr

08003628 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003628:	b480      	push	{r7}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003630:	bf00      	nop
 8003632:	370c      	adds	r7, #12
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr

0800363c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	460b      	mov	r3, r1
 8003646:	70fb      	strb	r3, [r7, #3]
 8003648:	4613      	mov	r3, r2
 800364a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800364c:	bf00      	nop
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003660:	bf00      	nop
 8003662:	370c      	adds	r7, #12
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003674:	bf00      	nop
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800369c:	bf00      	nop
 800369e:	370c      	adds	r7, #12
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80036b0:	bf00      	nop
 80036b2:	370c      	adds	r7, #12
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr

080036bc <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b084      	sub	sp, #16
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036ca:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80036d2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036d8:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d150      	bne.n	8003784 <I2C_MasterTransmit_TXE+0xc8>
 80036e2:	7bfb      	ldrb	r3, [r7, #15]
 80036e4:	2b21      	cmp	r3, #33	@ 0x21
 80036e6:	d14d      	bne.n	8003784 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	2b08      	cmp	r3, #8
 80036ec:	d01d      	beq.n	800372a <I2C_MasterTransmit_TXE+0x6e>
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	2b20      	cmp	r3, #32
 80036f2:	d01a      	beq.n	800372a <I2C_MasterTransmit_TXE+0x6e>
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80036fa:	d016      	beq.n	800372a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	685a      	ldr	r2, [r3, #4]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800370a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2211      	movs	r2, #17
 8003710:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2220      	movs	r2, #32
 800371e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f7ff ff62 	bl	80035ec <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003728:	e060      	b.n	80037ec <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	685a      	ldr	r2, [r3, #4]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003738:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003748:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2220      	movs	r2, #32
 8003754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800375e:	b2db      	uxtb	r3, r3
 8003760:	2b40      	cmp	r3, #64	@ 0x40
 8003762:	d107      	bne.n	8003774 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	f7ff ff7d 	bl	800366c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003772:	e03b      	b.n	80037ec <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800377c:	6878      	ldr	r0, [r7, #4]
 800377e:	f7ff ff35 	bl	80035ec <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003782:	e033      	b.n	80037ec <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003784:	7bfb      	ldrb	r3, [r7, #15]
 8003786:	2b21      	cmp	r3, #33	@ 0x21
 8003788:	d005      	beq.n	8003796 <I2C_MasterTransmit_TXE+0xda>
 800378a:	7bbb      	ldrb	r3, [r7, #14]
 800378c:	2b40      	cmp	r3, #64	@ 0x40
 800378e:	d12d      	bne.n	80037ec <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003790:	7bfb      	ldrb	r3, [r7, #15]
 8003792:	2b22      	cmp	r3, #34	@ 0x22
 8003794:	d12a      	bne.n	80037ec <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800379a:	b29b      	uxth	r3, r3
 800379c:	2b00      	cmp	r3, #0
 800379e:	d108      	bne.n	80037b2 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	685a      	ldr	r2, [r3, #4]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037ae:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80037b0:	e01c      	b.n	80037ec <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b40      	cmp	r3, #64	@ 0x40
 80037bc:	d103      	bne.n	80037c6 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f000 f88e 	bl	80038e0 <I2C_MemoryTransmit_TXE_BTF>
}
 80037c4:	e012      	b.n	80037ec <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ca:	781a      	ldrb	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d6:	1c5a      	adds	r2, r3, #1
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	3b01      	subs	r3, #1
 80037e4:	b29a      	uxth	r2, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80037ea:	e7ff      	b.n	80037ec <I2C_MasterTransmit_TXE+0x130>
 80037ec:	bf00      	nop
 80037ee:	3710      	adds	r7, #16
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}

080037f4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b084      	sub	sp, #16
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003800:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003808:	b2db      	uxtb	r3, r3
 800380a:	2b21      	cmp	r3, #33	@ 0x21
 800380c:	d164      	bne.n	80038d8 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003812:	b29b      	uxth	r3, r3
 8003814:	2b00      	cmp	r3, #0
 8003816:	d012      	beq.n	800383e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800381c:	781a      	ldrb	r2, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003828:	1c5a      	adds	r2, r3, #1
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003832:	b29b      	uxth	r3, r3
 8003834:	3b01      	subs	r3, #1
 8003836:	b29a      	uxth	r2, r3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800383c:	e04c      	b.n	80038d8 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2b08      	cmp	r3, #8
 8003842:	d01d      	beq.n	8003880 <I2C_MasterTransmit_BTF+0x8c>
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2b20      	cmp	r3, #32
 8003848:	d01a      	beq.n	8003880 <I2C_MasterTransmit_BTF+0x8c>
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003850:	d016      	beq.n	8003880 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	685a      	ldr	r2, [r3, #4]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003860:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2211      	movs	r2, #17
 8003866:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2220      	movs	r2, #32
 8003874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f7ff feb7 	bl	80035ec <HAL_I2C_MasterTxCpltCallback>
}
 800387e:	e02b      	b.n	80038d8 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	685a      	ldr	r2, [r3, #4]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800388e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800389e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2220      	movs	r2, #32
 80038aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b40      	cmp	r3, #64	@ 0x40
 80038b8:	d107      	bne.n	80038ca <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f7ff fed2 	bl	800366c <HAL_I2C_MemTxCpltCallback>
}
 80038c8:	e006      	b.n	80038d8 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f7ff fe8a 	bl	80035ec <HAL_I2C_MasterTxCpltCallback>
}
 80038d8:	bf00      	nop
 80038da:	3710      	adds	r7, #16
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038ee:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d11d      	bne.n	8003934 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d10b      	bne.n	8003918 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003904:	b2da      	uxtb	r2, r3
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003910:	1c9a      	adds	r2, r3, #2
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003916:	e077      	b.n	8003a08 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800391c:	b29b      	uxth	r3, r3
 800391e:	121b      	asrs	r3, r3, #8
 8003920:	b2da      	uxtb	r2, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800392c:	1c5a      	adds	r2, r3, #1
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003932:	e069      	b.n	8003a08 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003938:	2b01      	cmp	r3, #1
 800393a:	d10b      	bne.n	8003954 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003940:	b2da      	uxtb	r2, r3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800394c:	1c5a      	adds	r2, r3, #1
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003952:	e059      	b.n	8003a08 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003958:	2b02      	cmp	r3, #2
 800395a:	d152      	bne.n	8003a02 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800395c:	7bfb      	ldrb	r3, [r7, #15]
 800395e:	2b22      	cmp	r3, #34	@ 0x22
 8003960:	d10d      	bne.n	800397e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003970:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003976:	1c5a      	adds	r2, r3, #1
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800397c:	e044      	b.n	8003a08 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003982:	b29b      	uxth	r3, r3
 8003984:	2b00      	cmp	r3, #0
 8003986:	d015      	beq.n	80039b4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003988:	7bfb      	ldrb	r3, [r7, #15]
 800398a:	2b21      	cmp	r3, #33	@ 0x21
 800398c:	d112      	bne.n	80039b4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003992:	781a      	ldrb	r2, [r3, #0]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399e:	1c5a      	adds	r2, r3, #1
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	3b01      	subs	r3, #1
 80039ac:	b29a      	uxth	r2, r3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80039b2:	e029      	b.n	8003a08 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d124      	bne.n	8003a08 <I2C_MemoryTransmit_TXE_BTF+0x128>
 80039be:	7bfb      	ldrb	r3, [r7, #15]
 80039c0:	2b21      	cmp	r3, #33	@ 0x21
 80039c2:	d121      	bne.n	8003a08 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	685a      	ldr	r2, [r3, #4]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80039d2:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039e2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2220      	movs	r2, #32
 80039ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f7ff fe36 	bl	800366c <HAL_I2C_MemTxCpltCallback>
}
 8003a00:	e002      	b.n	8003a08 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7ff fc6c 	bl	80032e0 <I2C_Flush_DR>
}
 8003a08:	bf00      	nop
 8003a0a:	3710      	adds	r7, #16
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}

08003a10 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	2b22      	cmp	r3, #34	@ 0x22
 8003a22:	f040 80b9 	bne.w	8003b98 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a2a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	2b03      	cmp	r3, #3
 8003a38:	d921      	bls.n	8003a7e <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	691a      	ldr	r2, [r3, #16]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a44:	b2d2      	uxtb	r2, r2
 8003a46:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a4c:	1c5a      	adds	r2, r3, #1
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	3b01      	subs	r3, #1
 8003a5a:	b29a      	uxth	r2, r3
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	2b03      	cmp	r3, #3
 8003a68:	f040 8096 	bne.w	8003b98 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	685a      	ldr	r2, [r3, #4]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a7a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003a7c:	e08c      	b.n	8003b98 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d07f      	beq.n	8003b86 <I2C_MasterReceive_RXNE+0x176>
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d002      	beq.n	8003a92 <I2C_MasterReceive_RXNE+0x82>
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d179      	bne.n	8003b86 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f000 ffcc 	bl	8004a30 <I2C_WaitOnSTOPRequestThroughIT>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d14c      	bne.n	8003b38 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003aac:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	685a      	ldr	r2, [r3, #4]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003abc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	691a      	ldr	r2, [r3, #16]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac8:	b2d2      	uxtb	r2, r2
 8003aca:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad0:	1c5a      	adds	r2, r3, #1
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	3b01      	subs	r3, #1
 8003ade:	b29a      	uxth	r2, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2220      	movs	r2, #32
 8003ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	2b40      	cmp	r3, #64	@ 0x40
 8003af6:	d10a      	bne.n	8003b0e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2200      	movs	r2, #0
 8003b04:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f7ff fdba 	bl	8003680 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003b0c:	e044      	b.n	8003b98 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2b08      	cmp	r3, #8
 8003b1a:	d002      	beq.n	8003b22 <I2C_MasterReceive_RXNE+0x112>
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2b20      	cmp	r3, #32
 8003b20:	d103      	bne.n	8003b2a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	631a      	str	r2, [r3, #48]	@ 0x30
 8003b28:	e002      	b.n	8003b30 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2212      	movs	r2, #18
 8003b2e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f7ff fd65 	bl	8003600 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003b36:	e02f      	b.n	8003b98 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	685a      	ldr	r2, [r3, #4]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003b46:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	691a      	ldr	r2, [r3, #16]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b52:	b2d2      	uxtb	r2, r2
 8003b54:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b5a:	1c5a      	adds	r2, r3, #1
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	3b01      	subs	r3, #1
 8003b68:	b29a      	uxth	r2, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2220      	movs	r2, #32
 8003b72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f7ff fd88 	bl	8003694 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003b84:	e008      	b.n	8003b98 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	685a      	ldr	r2, [r3, #4]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b94:	605a      	str	r2, [r3, #4]
}
 8003b96:	e7ff      	b.n	8003b98 <I2C_MasterReceive_RXNE+0x188>
 8003b98:	bf00      	nop
 8003b9a:	3710      	adds	r7, #16
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bac:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	2b04      	cmp	r3, #4
 8003bb6:	d11b      	bne.n	8003bf0 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	685a      	ldr	r2, [r3, #4]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bc6:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	691a      	ldr	r2, [r3, #16]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd2:	b2d2      	uxtb	r2, r2
 8003bd4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bda:	1c5a      	adds	r2, r3, #1
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003be4:	b29b      	uxth	r3, r3
 8003be6:	3b01      	subs	r3, #1
 8003be8:	b29a      	uxth	r2, r3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003bee:	e0c8      	b.n	8003d82 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	2b03      	cmp	r3, #3
 8003bf8:	d129      	bne.n	8003c4e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	685a      	ldr	r2, [r3, #4]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c08:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2b04      	cmp	r3, #4
 8003c0e:	d00a      	beq.n	8003c26 <I2C_MasterReceive_BTF+0x86>
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d007      	beq.n	8003c26 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c24:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	691a      	ldr	r2, [r3, #16]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c30:	b2d2      	uxtb	r2, r2
 8003c32:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c38:	1c5a      	adds	r2, r3, #1
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	3b01      	subs	r3, #1
 8003c46:	b29a      	uxth	r2, r3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003c4c:	e099      	b.n	8003d82 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c52:	b29b      	uxth	r3, r3
 8003c54:	2b02      	cmp	r3, #2
 8003c56:	f040 8081 	bne.w	8003d5c <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d002      	beq.n	8003c66 <I2C_MasterReceive_BTF+0xc6>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2b10      	cmp	r3, #16
 8003c64:	d108      	bne.n	8003c78 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c74:	601a      	str	r2, [r3, #0]
 8003c76:	e019      	b.n	8003cac <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2b04      	cmp	r3, #4
 8003c7c:	d002      	beq.n	8003c84 <I2C_MasterReceive_BTF+0xe4>
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2b02      	cmp	r3, #2
 8003c82:	d108      	bne.n	8003c96 <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003c92:	601a      	str	r2, [r3, #0]
 8003c94:	e00a      	b.n	8003cac <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2b10      	cmp	r3, #16
 8003c9a:	d007      	beq.n	8003cac <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003caa:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	691a      	ldr	r2, [r3, #16]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb6:	b2d2      	uxtb	r2, r2
 8003cb8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cbe:	1c5a      	adds	r2, r3, #1
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	b29a      	uxth	r2, r3
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	691a      	ldr	r2, [r3, #16]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cdc:	b2d2      	uxtb	r2, r2
 8003cde:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce4:	1c5a      	adds	r2, r3, #1
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	3b01      	subs	r3, #1
 8003cf2:	b29a      	uxth	r2, r3
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	685a      	ldr	r2, [r3, #4]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003d06:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2220      	movs	r2, #32
 8003d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	2b40      	cmp	r3, #64	@ 0x40
 8003d1a:	d10a      	bne.n	8003d32 <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f7ff fca8 	bl	8003680 <HAL_I2C_MemRxCpltCallback>
}
 8003d30:	e027      	b.n	8003d82 <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2200      	movs	r2, #0
 8003d36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2b08      	cmp	r3, #8
 8003d3e:	d002      	beq.n	8003d46 <I2C_MasterReceive_BTF+0x1a6>
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2b20      	cmp	r3, #32
 8003d44:	d103      	bne.n	8003d4e <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	631a      	str	r2, [r3, #48]	@ 0x30
 8003d4c:	e002      	b.n	8003d54 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2212      	movs	r2, #18
 8003d52:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f7ff fc53 	bl	8003600 <HAL_I2C_MasterRxCpltCallback>
}
 8003d5a:	e012      	b.n	8003d82 <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	691a      	ldr	r2, [r3, #16]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d66:	b2d2      	uxtb	r2, r2
 8003d68:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d6e:	1c5a      	adds	r2, r3, #1
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	3b01      	subs	r3, #1
 8003d7c:	b29a      	uxth	r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003d82:	bf00      	nop
 8003d84:	3710      	adds	r7, #16
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}

08003d8a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003d8a:	b480      	push	{r7}
 8003d8c:	b083      	sub	sp, #12
 8003d8e:	af00      	add	r7, sp, #0
 8003d90:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	2b40      	cmp	r3, #64	@ 0x40
 8003d9c:	d117      	bne.n	8003dce <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d109      	bne.n	8003dba <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	461a      	mov	r2, r3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003db6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003db8:	e067      	b.n	8003e8a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	f043 0301 	orr.w	r3, r3, #1
 8003dc4:	b2da      	uxtb	r2, r3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	611a      	str	r2, [r3, #16]
}
 8003dcc:	e05d      	b.n	8003e8a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	691b      	ldr	r3, [r3, #16]
 8003dd2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003dd6:	d133      	bne.n	8003e40 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	2b21      	cmp	r3, #33	@ 0x21
 8003de2:	d109      	bne.n	8003df8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	461a      	mov	r2, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003df4:	611a      	str	r2, [r3, #16]
 8003df6:	e008      	b.n	8003e0a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	f043 0301 	orr.w	r3, r3, #1
 8003e02:	b2da      	uxtb	r2, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d004      	beq.n	8003e1c <I2C_Master_SB+0x92>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d108      	bne.n	8003e2e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d032      	beq.n	8003e8a <I2C_Master_SB+0x100>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d02d      	beq.n	8003e8a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	685a      	ldr	r2, [r3, #4]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e3c:	605a      	str	r2, [r3, #4]
}
 8003e3e:	e024      	b.n	8003e8a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d10e      	bne.n	8003e66 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	11db      	asrs	r3, r3, #7
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	f003 0306 	and.w	r3, r3, #6
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	f063 030f 	orn	r3, r3, #15
 8003e5c:	b2da      	uxtb	r2, r3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	611a      	str	r2, [r3, #16]
}
 8003e64:	e011      	b.n	8003e8a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d10d      	bne.n	8003e8a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	11db      	asrs	r3, r3, #7
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	f003 0306 	and.w	r3, r3, #6
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	f063 030e 	orn	r3, r3, #14
 8003e82:	b2da      	uxtb	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	611a      	str	r2, [r3, #16]
}
 8003e8a:	bf00      	nop
 8003e8c:	370c      	adds	r7, #12
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr

08003e96 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003e96:	b480      	push	{r7}
 8003e98:	b083      	sub	sp, #12
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ea2:	b2da      	uxtb	r2, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d004      	beq.n	8003ebc <I2C_Master_ADD10+0x26>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d108      	bne.n	8003ece <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d00c      	beq.n	8003ede <I2C_Master_ADD10+0x48>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ec8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d007      	beq.n	8003ede <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	685a      	ldr	r2, [r3, #4]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003edc:	605a      	str	r2, [r3, #4]
  }
}
 8003ede:	bf00      	nop
 8003ee0:	370c      	adds	r7, #12
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr

08003eea <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003eea:	b480      	push	{r7}
 8003eec:	b091      	sub	sp, #68	@ 0x44
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ef8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f00:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f06:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	2b22      	cmp	r3, #34	@ 0x22
 8003f12:	f040 8169 	bne.w	80041e8 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d10f      	bne.n	8003f3e <I2C_Master_ADDR+0x54>
 8003f1e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003f22:	2b40      	cmp	r3, #64	@ 0x40
 8003f24:	d10b      	bne.n	8003f3e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f26:	2300      	movs	r3, #0
 8003f28:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	695b      	ldr	r3, [r3, #20]
 8003f30:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	699b      	ldr	r3, [r3, #24]
 8003f38:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f3c:	e160      	b.n	8004200 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d11d      	bne.n	8003f82 <I2C_Master_ADDR+0x98>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	691b      	ldr	r3, [r3, #16]
 8003f4a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003f4e:	d118      	bne.n	8003f82 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f50:	2300      	movs	r3, #0
 8003f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	695b      	ldr	r3, [r3, #20]
 8003f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	699b      	ldr	r3, [r3, #24]
 8003f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f74:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f7a:	1c5a      	adds	r2, r3, #1
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	651a      	str	r2, [r3, #80]	@ 0x50
 8003f80:	e13e      	b.n	8004200 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d113      	bne.n	8003fb4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	695b      	ldr	r3, [r3, #20]
 8003f96:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	699b      	ldr	r3, [r3, #24]
 8003f9e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fb0:	601a      	str	r2, [r3, #0]
 8003fb2:	e115      	b.n	80041e0 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fb8:	b29b      	uxth	r3, r3
 8003fba:	2b01      	cmp	r3, #1
 8003fbc:	f040 808a 	bne.w	80040d4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fc2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003fc6:	d137      	bne.n	8004038 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fd6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003fe2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fe6:	d113      	bne.n	8004010 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ff6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	627b      	str	r3, [r7, #36]	@ 0x24
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	699b      	ldr	r3, [r3, #24]
 800400a:	627b      	str	r3, [r7, #36]	@ 0x24
 800400c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800400e:	e0e7      	b.n	80041e0 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004010:	2300      	movs	r3, #0
 8004012:	623b      	str	r3, [r7, #32]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	695b      	ldr	r3, [r3, #20]
 800401a:	623b      	str	r3, [r7, #32]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	699b      	ldr	r3, [r3, #24]
 8004022:	623b      	str	r3, [r7, #32]
 8004024:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004034:	601a      	str	r2, [r3, #0]
 8004036:	e0d3      	b.n	80041e0 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800403a:	2b08      	cmp	r3, #8
 800403c:	d02e      	beq.n	800409c <I2C_Master_ADDR+0x1b2>
 800403e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004040:	2b20      	cmp	r3, #32
 8004042:	d02b      	beq.n	800409c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004044:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004046:	2b12      	cmp	r3, #18
 8004048:	d102      	bne.n	8004050 <I2C_Master_ADDR+0x166>
 800404a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800404c:	2b01      	cmp	r3, #1
 800404e:	d125      	bne.n	800409c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004052:	2b04      	cmp	r3, #4
 8004054:	d00e      	beq.n	8004074 <I2C_Master_ADDR+0x18a>
 8004056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004058:	2b02      	cmp	r3, #2
 800405a:	d00b      	beq.n	8004074 <I2C_Master_ADDR+0x18a>
 800405c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800405e:	2b10      	cmp	r3, #16
 8004060:	d008      	beq.n	8004074 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004070:	601a      	str	r2, [r3, #0]
 8004072:	e007      	b.n	8004084 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004082:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004084:	2300      	movs	r3, #0
 8004086:	61fb      	str	r3, [r7, #28]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	695b      	ldr	r3, [r3, #20]
 800408e:	61fb      	str	r3, [r7, #28]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	699b      	ldr	r3, [r3, #24]
 8004096:	61fb      	str	r3, [r7, #28]
 8004098:	69fb      	ldr	r3, [r7, #28]
 800409a:	e0a1      	b.n	80041e0 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040aa:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040ac:	2300      	movs	r3, #0
 80040ae:	61bb      	str	r3, [r7, #24]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	61bb      	str	r3, [r7, #24]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	61bb      	str	r3, [r7, #24]
 80040c0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040d0:	601a      	str	r2, [r3, #0]
 80040d2:	e085      	b.n	80041e0 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040d8:	b29b      	uxth	r3, r3
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d14d      	bne.n	800417a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80040de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040e0:	2b04      	cmp	r3, #4
 80040e2:	d016      	beq.n	8004112 <I2C_Master_ADDR+0x228>
 80040e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	d013      	beq.n	8004112 <I2C_Master_ADDR+0x228>
 80040ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ec:	2b10      	cmp	r3, #16
 80040ee:	d010      	beq.n	8004112 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040fe:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800410e:	601a      	str	r2, [r3, #0]
 8004110:	e007      	b.n	8004122 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004120:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800412c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004130:	d117      	bne.n	8004162 <I2C_Master_ADDR+0x278>
 8004132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004134:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004138:	d00b      	beq.n	8004152 <I2C_Master_ADDR+0x268>
 800413a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800413c:	2b01      	cmp	r3, #1
 800413e:	d008      	beq.n	8004152 <I2C_Master_ADDR+0x268>
 8004140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004142:	2b08      	cmp	r3, #8
 8004144:	d005      	beq.n	8004152 <I2C_Master_ADDR+0x268>
 8004146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004148:	2b10      	cmp	r3, #16
 800414a:	d002      	beq.n	8004152 <I2C_Master_ADDR+0x268>
 800414c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800414e:	2b20      	cmp	r3, #32
 8004150:	d107      	bne.n	8004162 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	685a      	ldr	r2, [r3, #4]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004160:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004162:	2300      	movs	r3, #0
 8004164:	617b      	str	r3, [r7, #20]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	695b      	ldr	r3, [r3, #20]
 800416c:	617b      	str	r3, [r7, #20]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	699b      	ldr	r3, [r3, #24]
 8004174:	617b      	str	r3, [r7, #20]
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	e032      	b.n	80041e0 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004188:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004194:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004198:	d117      	bne.n	80041ca <I2C_Master_ADDR+0x2e0>
 800419a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800419c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80041a0:	d00b      	beq.n	80041ba <I2C_Master_ADDR+0x2d0>
 80041a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d008      	beq.n	80041ba <I2C_Master_ADDR+0x2d0>
 80041a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041aa:	2b08      	cmp	r3, #8
 80041ac:	d005      	beq.n	80041ba <I2C_Master_ADDR+0x2d0>
 80041ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041b0:	2b10      	cmp	r3, #16
 80041b2:	d002      	beq.n	80041ba <I2C_Master_ADDR+0x2d0>
 80041b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041b6:	2b20      	cmp	r3, #32
 80041b8:	d107      	bne.n	80041ca <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	685a      	ldr	r2, [r3, #4]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80041c8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041ca:	2300      	movs	r3, #0
 80041cc:	613b      	str	r3, [r7, #16]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	695b      	ldr	r3, [r3, #20]
 80041d4:	613b      	str	r3, [r7, #16]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	699b      	ldr	r3, [r3, #24]
 80041dc:	613b      	str	r3, [r7, #16]
 80041de:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80041e6:	e00b      	b.n	8004200 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041e8:	2300      	movs	r3, #0
 80041ea:	60fb      	str	r3, [r7, #12]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	695b      	ldr	r3, [r3, #20]
 80041f2:	60fb      	str	r3, [r7, #12]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	699b      	ldr	r3, [r3, #24]
 80041fa:	60fb      	str	r3, [r7, #12]
 80041fc:	68fb      	ldr	r3, [r7, #12]
}
 80041fe:	e7ff      	b.n	8004200 <I2C_Master_ADDR+0x316>
 8004200:	bf00      	nop
 8004202:	3744      	adds	r7, #68	@ 0x44
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr

0800420c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800421a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004220:	b29b      	uxth	r3, r3
 8004222:	2b00      	cmp	r3, #0
 8004224:	d02b      	beq.n	800427e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422a:	781a      	ldrb	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004236:	1c5a      	adds	r2, r3, #1
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004240:	b29b      	uxth	r3, r3
 8004242:	3b01      	subs	r3, #1
 8004244:	b29a      	uxth	r2, r3
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800424e:	b29b      	uxth	r3, r3
 8004250:	2b00      	cmp	r3, #0
 8004252:	d114      	bne.n	800427e <I2C_SlaveTransmit_TXE+0x72>
 8004254:	7bfb      	ldrb	r3, [r7, #15]
 8004256:	2b29      	cmp	r3, #41	@ 0x29
 8004258:	d111      	bne.n	800427e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	685a      	ldr	r2, [r3, #4]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004268:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2221      	movs	r2, #33	@ 0x21
 800426e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2228      	movs	r2, #40	@ 0x28
 8004274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004278:	6878      	ldr	r0, [r7, #4]
 800427a:	f7ff f9cb 	bl	8003614 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800427e:	bf00      	nop
 8004280:	3710      	adds	r7, #16
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}

08004286 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004286:	b480      	push	{r7}
 8004288:	b083      	sub	sp, #12
 800428a:	af00      	add	r7, sp, #0
 800428c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004292:	b29b      	uxth	r3, r3
 8004294:	2b00      	cmp	r3, #0
 8004296:	d011      	beq.n	80042bc <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800429c:	781a      	ldrb	r2, [r3, #0]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a8:	1c5a      	adds	r2, r3, #1
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	3b01      	subs	r3, #1
 80042b6:	b29a      	uxth	r2, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80042bc:	bf00      	nop
 80042be:	370c      	adds	r7, #12
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr

080042c8 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b084      	sub	sp, #16
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042d6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042dc:	b29b      	uxth	r3, r3
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d02c      	beq.n	800433c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	691a      	ldr	r2, [r3, #16]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ec:	b2d2      	uxtb	r2, r2
 80042ee:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f4:	1c5a      	adds	r2, r3, #1
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042fe:	b29b      	uxth	r3, r3
 8004300:	3b01      	subs	r3, #1
 8004302:	b29a      	uxth	r2, r3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800430c:	b29b      	uxth	r3, r3
 800430e:	2b00      	cmp	r3, #0
 8004310:	d114      	bne.n	800433c <I2C_SlaveReceive_RXNE+0x74>
 8004312:	7bfb      	ldrb	r3, [r7, #15]
 8004314:	2b2a      	cmp	r3, #42	@ 0x2a
 8004316:	d111      	bne.n	800433c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	685a      	ldr	r2, [r3, #4]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004326:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2222      	movs	r2, #34	@ 0x22
 800432c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2228      	movs	r2, #40	@ 0x28
 8004332:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f7ff f976 	bl	8003628 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800433c:	bf00      	nop
 800433e:	3710      	adds	r7, #16
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}

08004344 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004344:	b480      	push	{r7}
 8004346:	b083      	sub	sp, #12
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004350:	b29b      	uxth	r3, r3
 8004352:	2b00      	cmp	r3, #0
 8004354:	d012      	beq.n	800437c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	691a      	ldr	r2, [r3, #16]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004360:	b2d2      	uxtb	r2, r2
 8004362:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004368:	1c5a      	adds	r2, r3, #1
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004372:	b29b      	uxth	r3, r3
 8004374:	3b01      	subs	r3, #1
 8004376:	b29a      	uxth	r2, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800437c:	bf00      	nop
 800437e:	370c      	adds	r7, #12
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr

08004388 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b084      	sub	sp, #16
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004392:	2300      	movs	r3, #0
 8004394:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800439c:	b2db      	uxtb	r3, r3
 800439e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80043a2:	2b28      	cmp	r3, #40	@ 0x28
 80043a4:	d127      	bne.n	80043f6 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	685a      	ldr	r2, [r3, #4]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043b4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	089b      	lsrs	r3, r3, #2
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d101      	bne.n	80043c6 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80043c2:	2301      	movs	r3, #1
 80043c4:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	09db      	lsrs	r3, r3, #7
 80043ca:	f003 0301 	and.w	r3, r3, #1
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d103      	bne.n	80043da <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	81bb      	strh	r3, [r7, #12]
 80043d8:	e002      	b.n	80043e0 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	699b      	ldr	r3, [r3, #24]
 80043de:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80043e8:	89ba      	ldrh	r2, [r7, #12]
 80043ea:	7bfb      	ldrb	r3, [r7, #15]
 80043ec:	4619      	mov	r1, r3
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f7ff f924 	bl	800363c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80043f4:	e00e      	b.n	8004414 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043f6:	2300      	movs	r3, #0
 80043f8:	60bb      	str	r3, [r7, #8]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	695b      	ldr	r3, [r3, #20]
 8004400:	60bb      	str	r3, [r7, #8]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	699b      	ldr	r3, [r3, #24]
 8004408:	60bb      	str	r3, [r7, #8]
 800440a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004414:	bf00      	nop
 8004416:	3710      	adds	r7, #16
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}

0800441c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800442a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	685a      	ldr	r2, [r3, #4]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800443a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800443c:	2300      	movs	r3, #0
 800443e:	60bb      	str	r3, [r7, #8]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	695b      	ldr	r3, [r3, #20]
 8004446:	60bb      	str	r3, [r7, #8]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f042 0201 	orr.w	r2, r2, #1
 8004456:	601a      	str	r2, [r3, #0]
 8004458:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004468:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004474:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004478:	d172      	bne.n	8004560 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800447a:	7bfb      	ldrb	r3, [r7, #15]
 800447c:	2b22      	cmp	r3, #34	@ 0x22
 800447e:	d002      	beq.n	8004486 <I2C_Slave_STOPF+0x6a>
 8004480:	7bfb      	ldrb	r3, [r7, #15]
 8004482:	2b2a      	cmp	r3, #42	@ 0x2a
 8004484:	d135      	bne.n	80044f2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	b29a      	uxth	r2, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004498:	b29b      	uxth	r3, r3
 800449a:	2b00      	cmp	r3, #0
 800449c:	d005      	beq.n	80044aa <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a2:	f043 0204 	orr.w	r2, r3, #4
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	685a      	ldr	r2, [r3, #4]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80044b8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044be:	4618      	mov	r0, r3
 80044c0:	f7fe fb1a 	bl	8002af8 <HAL_DMA_GetState>
 80044c4:	4603      	mov	r3, r0
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d049      	beq.n	800455e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ce:	4a69      	ldr	r2, [pc, #420]	@ (8004674 <I2C_Slave_STOPF+0x258>)
 80044d0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d6:	4618      	mov	r0, r3
 80044d8:	f7fe f962 	bl	80027a0 <HAL_DMA_Abort_IT>
 80044dc:	4603      	mov	r3, r0
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d03d      	beq.n	800455e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044e8:	687a      	ldr	r2, [r7, #4]
 80044ea:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80044ec:	4610      	mov	r0, r2
 80044ee:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80044f0:	e035      	b.n	800455e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	b29a      	uxth	r2, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004504:	b29b      	uxth	r3, r3
 8004506:	2b00      	cmp	r3, #0
 8004508:	d005      	beq.n	8004516 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800450e:	f043 0204 	orr.w	r2, r3, #4
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	685a      	ldr	r2, [r3, #4]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004524:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800452a:	4618      	mov	r0, r3
 800452c:	f7fe fae4 	bl	8002af8 <HAL_DMA_GetState>
 8004530:	4603      	mov	r3, r0
 8004532:	2b01      	cmp	r3, #1
 8004534:	d014      	beq.n	8004560 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800453a:	4a4e      	ldr	r2, [pc, #312]	@ (8004674 <I2C_Slave_STOPF+0x258>)
 800453c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004542:	4618      	mov	r0, r3
 8004544:	f7fe f92c 	bl	80027a0 <HAL_DMA_Abort_IT>
 8004548:	4603      	mov	r3, r0
 800454a:	2b00      	cmp	r3, #0
 800454c:	d008      	beq.n	8004560 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004552:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004558:	4610      	mov	r0, r2
 800455a:	4798      	blx	r3
 800455c:	e000      	b.n	8004560 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800455e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004564:	b29b      	uxth	r3, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	d03e      	beq.n	80045e8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	695b      	ldr	r3, [r3, #20]
 8004570:	f003 0304 	and.w	r3, r3, #4
 8004574:	2b04      	cmp	r3, #4
 8004576:	d112      	bne.n	800459e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	691a      	ldr	r2, [r3, #16]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004582:	b2d2      	uxtb	r2, r2
 8004584:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800458a:	1c5a      	adds	r2, r3, #1
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004594:	b29b      	uxth	r3, r3
 8004596:	3b01      	subs	r3, #1
 8004598:	b29a      	uxth	r2, r3
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	695b      	ldr	r3, [r3, #20]
 80045a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045a8:	2b40      	cmp	r3, #64	@ 0x40
 80045aa:	d112      	bne.n	80045d2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	691a      	ldr	r2, [r3, #16]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b6:	b2d2      	uxtb	r2, r2
 80045b8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045be:	1c5a      	adds	r2, r3, #1
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	3b01      	subs	r3, #1
 80045cc:	b29a      	uxth	r2, r3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d005      	beq.n	80045e8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e0:	f043 0204 	orr.w	r2, r3, #4
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d003      	beq.n	80045f8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f000 f843 	bl	800467c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80045f6:	e039      	b.n	800466c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80045f8:	7bfb      	ldrb	r3, [r7, #15]
 80045fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80045fc:	d109      	bne.n	8004612 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2228      	movs	r2, #40	@ 0x28
 8004608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	f7ff f80b 	bl	8003628 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004618:	b2db      	uxtb	r3, r3
 800461a:	2b28      	cmp	r3, #40	@ 0x28
 800461c:	d111      	bne.n	8004642 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a15      	ldr	r2, [pc, #84]	@ (8004678 <I2C_Slave_STOPF+0x25c>)
 8004622:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2220      	movs	r2, #32
 800462e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f7ff f80c 	bl	8003658 <HAL_I2C_ListenCpltCallback>
}
 8004640:	e014      	b.n	800466c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004646:	2b22      	cmp	r3, #34	@ 0x22
 8004648:	d002      	beq.n	8004650 <I2C_Slave_STOPF+0x234>
 800464a:	7bfb      	ldrb	r3, [r7, #15]
 800464c:	2b22      	cmp	r3, #34	@ 0x22
 800464e:	d10d      	bne.n	800466c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2220      	movs	r2, #32
 800465a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f7fe ffde 	bl	8003628 <HAL_I2C_SlaveRxCpltCallback>
}
 800466c:	bf00      	nop
 800466e:	3710      	adds	r7, #16
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}
 8004674:	080048e1 	.word	0x080048e1
 8004678:	ffff0000 	.word	0xffff0000

0800467c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b084      	sub	sp, #16
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800468a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004692:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004694:	7bbb      	ldrb	r3, [r7, #14]
 8004696:	2b10      	cmp	r3, #16
 8004698:	d002      	beq.n	80046a0 <I2C_ITError+0x24>
 800469a:	7bbb      	ldrb	r3, [r7, #14]
 800469c:	2b40      	cmp	r3, #64	@ 0x40
 800469e:	d10a      	bne.n	80046b6 <I2C_ITError+0x3a>
 80046a0:	7bfb      	ldrb	r3, [r7, #15]
 80046a2:	2b22      	cmp	r3, #34	@ 0x22
 80046a4:	d107      	bne.n	80046b6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046b4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80046b6:	7bfb      	ldrb	r3, [r7, #15]
 80046b8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80046bc:	2b28      	cmp	r3, #40	@ 0x28
 80046be:	d107      	bne.n	80046d0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2228      	movs	r2, #40	@ 0x28
 80046ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80046ce:	e015      	b.n	80046fc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046de:	d00a      	beq.n	80046f6 <I2C_ITError+0x7a>
 80046e0:	7bfb      	ldrb	r3, [r7, #15]
 80046e2:	2b60      	cmp	r3, #96	@ 0x60
 80046e4:	d007      	beq.n	80046f6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2220      	movs	r2, #32
 80046ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004706:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800470a:	d162      	bne.n	80047d2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	685a      	ldr	r2, [r3, #4]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800471a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004720:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004724:	b2db      	uxtb	r3, r3
 8004726:	2b01      	cmp	r3, #1
 8004728:	d020      	beq.n	800476c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800472e:	4a6a      	ldr	r2, [pc, #424]	@ (80048d8 <I2C_ITError+0x25c>)
 8004730:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004736:	4618      	mov	r0, r3
 8004738:	f7fe f832 	bl	80027a0 <HAL_DMA_Abort_IT>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	f000 8089 	beq.w	8004856 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f022 0201 	bic.w	r2, r2, #1
 8004752:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2220      	movs	r2, #32
 8004758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004760:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004766:	4610      	mov	r0, r2
 8004768:	4798      	blx	r3
 800476a:	e074      	b.n	8004856 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004770:	4a59      	ldr	r2, [pc, #356]	@ (80048d8 <I2C_ITError+0x25c>)
 8004772:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004778:	4618      	mov	r0, r3
 800477a:	f7fe f811 	bl	80027a0 <HAL_DMA_Abort_IT>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d068      	beq.n	8004856 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800478e:	2b40      	cmp	r3, #64	@ 0x40
 8004790:	d10b      	bne.n	80047aa <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	691a      	ldr	r2, [r3, #16]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800479c:	b2d2      	uxtb	r2, r2
 800479e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a4:	1c5a      	adds	r2, r3, #1
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f022 0201 	bic.w	r2, r2, #1
 80047b8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2220      	movs	r2, #32
 80047be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047c8:	687a      	ldr	r2, [r7, #4]
 80047ca:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80047cc:	4610      	mov	r0, r2
 80047ce:	4798      	blx	r3
 80047d0:	e041      	b.n	8004856 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	2b60      	cmp	r3, #96	@ 0x60
 80047dc:	d125      	bne.n	800482a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2220      	movs	r2, #32
 80047e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	695b      	ldr	r3, [r3, #20]
 80047f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047f6:	2b40      	cmp	r3, #64	@ 0x40
 80047f8:	d10b      	bne.n	8004812 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	691a      	ldr	r2, [r3, #16]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004804:	b2d2      	uxtb	r2, r2
 8004806:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800480c:	1c5a      	adds	r2, r3, #1
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f022 0201 	bic.w	r2, r2, #1
 8004820:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f7fe ff40 	bl	80036a8 <HAL_I2C_AbortCpltCallback>
 8004828:	e015      	b.n	8004856 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	695b      	ldr	r3, [r3, #20]
 8004830:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004834:	2b40      	cmp	r3, #64	@ 0x40
 8004836:	d10b      	bne.n	8004850 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	691a      	ldr	r2, [r3, #16]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004842:	b2d2      	uxtb	r2, r2
 8004844:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800484a:	1c5a      	adds	r2, r3, #1
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	f7fe ff1f 	bl	8003694 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800485a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	f003 0301 	and.w	r3, r3, #1
 8004862:	2b00      	cmp	r3, #0
 8004864:	d10e      	bne.n	8004884 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800486c:	2b00      	cmp	r3, #0
 800486e:	d109      	bne.n	8004884 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004876:	2b00      	cmp	r3, #0
 8004878:	d104      	bne.n	8004884 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004880:	2b00      	cmp	r3, #0
 8004882:	d007      	beq.n	8004894 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	685a      	ldr	r2, [r3, #4]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004892:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800489a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a0:	f003 0304 	and.w	r3, r3, #4
 80048a4:	2b04      	cmp	r3, #4
 80048a6:	d113      	bne.n	80048d0 <I2C_ITError+0x254>
 80048a8:	7bfb      	ldrb	r3, [r7, #15]
 80048aa:	2b28      	cmp	r3, #40	@ 0x28
 80048ac:	d110      	bne.n	80048d0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a0a      	ldr	r2, [pc, #40]	@ (80048dc <I2C_ITError+0x260>)
 80048b2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2220      	movs	r2, #32
 80048be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f7fe fec4 	bl	8003658 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80048d0:	bf00      	nop
 80048d2:	3710      	adds	r7, #16
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}
 80048d8:	080048e1 	.word	0x080048e1
 80048dc:	ffff0000 	.word	0xffff0000

080048e0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b086      	sub	sp, #24
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80048e8:	2300      	movs	r3, #0
 80048ea:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048f0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048f8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80048fa:	4b4b      	ldr	r3, [pc, #300]	@ (8004a28 <I2C_DMAAbort+0x148>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	08db      	lsrs	r3, r3, #3
 8004900:	4a4a      	ldr	r2, [pc, #296]	@ (8004a2c <I2C_DMAAbort+0x14c>)
 8004902:	fba2 2303 	umull	r2, r3, r2, r3
 8004906:	0a1a      	lsrs	r2, r3, #8
 8004908:	4613      	mov	r3, r2
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	4413      	add	r3, r2
 800490e:	00da      	lsls	r2, r3, #3
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d106      	bne.n	8004928 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491e:	f043 0220 	orr.w	r2, r3, #32
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004926:	e00a      	b.n	800493e <I2C_DMAAbort+0x5e>
    }
    count--;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	3b01      	subs	r3, #1
 800492c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004938:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800493c:	d0ea      	beq.n	8004914 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004942:	2b00      	cmp	r3, #0
 8004944:	d003      	beq.n	800494e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800494a:	2200      	movs	r2, #0
 800494c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004952:	2b00      	cmp	r3, #0
 8004954:	d003      	beq.n	800495e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800495a:	2200      	movs	r2, #0
 800495c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800496c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	2200      	movs	r2, #0
 8004972:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004978:	2b00      	cmp	r3, #0
 800497a:	d003      	beq.n	8004984 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004980:	2200      	movs	r2, #0
 8004982:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004988:	2b00      	cmp	r3, #0
 800498a:	d003      	beq.n	8004994 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004990:	2200      	movs	r2, #0
 8004992:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f022 0201 	bic.w	r2, r2, #1
 80049a2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	2b60      	cmp	r3, #96	@ 0x60
 80049ae:	d10e      	bne.n	80049ce <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	2220      	movs	r2, #32
 80049b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	2200      	movs	r2, #0
 80049bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	2200      	movs	r2, #0
 80049c4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80049c6:	6978      	ldr	r0, [r7, #20]
 80049c8:	f7fe fe6e 	bl	80036a8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80049cc:	e027      	b.n	8004a1e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80049ce:	7cfb      	ldrb	r3, [r7, #19]
 80049d0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80049d4:	2b28      	cmp	r3, #40	@ 0x28
 80049d6:	d117      	bne.n	8004a08 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f042 0201 	orr.w	r2, r2, #1
 80049e6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80049f6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	2200      	movs	r2, #0
 80049fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	2228      	movs	r2, #40	@ 0x28
 8004a02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004a06:	e007      	b.n	8004a18 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	2220      	movs	r2, #32
 8004a0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	2200      	movs	r2, #0
 8004a14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004a18:	6978      	ldr	r0, [r7, #20]
 8004a1a:	f7fe fe3b 	bl	8003694 <HAL_I2C_ErrorCallback>
}
 8004a1e:	bf00      	nop
 8004a20:	3718      	adds	r7, #24
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	bf00      	nop
 8004a28:	20000008 	.word	0x20000008
 8004a2c:	14f8b589 	.word	0x14f8b589

08004a30 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b085      	sub	sp, #20
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004a3c:	4b13      	ldr	r3, [pc, #76]	@ (8004a8c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	08db      	lsrs	r3, r3, #3
 8004a42:	4a13      	ldr	r2, [pc, #76]	@ (8004a90 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004a44:	fba2 2303 	umull	r2, r3, r2, r3
 8004a48:	0a1a      	lsrs	r2, r3, #8
 8004a4a:	4613      	mov	r3, r2
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	4413      	add	r3, r2
 8004a50:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	3b01      	subs	r3, #1
 8004a56:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d107      	bne.n	8004a6e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a62:	f043 0220 	orr.w	r2, r3, #32
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e008      	b.n	8004a80 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a7c:	d0e9      	beq.n	8004a52 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004a7e:	2300      	movs	r3, #0
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3714      	adds	r7, #20
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr
 8004a8c:	20000008 	.word	0x20000008
 8004a90:	14f8b589 	.word	0x14f8b589

08004a94 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aa0:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004aa4:	d103      	bne.n	8004aae <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2201      	movs	r2, #1
 8004aaa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004aac:	e007      	b.n	8004abe <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab2:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004ab6:	d102      	bne.n	8004abe <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2208      	movs	r2, #8
 8004abc:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004abe:	bf00      	nop
 8004ac0:	370c      	adds	r7, #12
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr

08004aca <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004aca:	b580      	push	{r7, lr}
 8004acc:	b086      	sub	sp, #24
 8004ace:	af02      	add	r7, sp, #8
 8004ad0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d101      	bne.n	8004adc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e101      	b.n	8004ce0 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d106      	bne.n	8004afc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f007 fcc0 	bl	800c47c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2203      	movs	r2, #3
 8004b00:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b0a:	d102      	bne.n	8004b12 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4618      	mov	r0, r3
 8004b18:	f003 ffe1 	bl	8008ade <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6818      	ldr	r0, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	7c1a      	ldrb	r2, [r3, #16]
 8004b24:	f88d 2000 	strb.w	r2, [sp]
 8004b28:	3304      	adds	r3, #4
 8004b2a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b2c:	f003 fec0 	bl	80088b0 <USB_CoreInit>
 8004b30:	4603      	mov	r3, r0
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d005      	beq.n	8004b42 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2202      	movs	r2, #2
 8004b3a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e0ce      	b.n	8004ce0 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2100      	movs	r1, #0
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f003 ffd9 	bl	8008b00 <USB_SetCurrentMode>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d005      	beq.n	8004b60 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2202      	movs	r2, #2
 8004b58:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e0bf      	b.n	8004ce0 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b60:	2300      	movs	r3, #0
 8004b62:	73fb      	strb	r3, [r7, #15]
 8004b64:	e04a      	b.n	8004bfc <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004b66:	7bfa      	ldrb	r2, [r7, #15]
 8004b68:	6879      	ldr	r1, [r7, #4]
 8004b6a:	4613      	mov	r3, r2
 8004b6c:	00db      	lsls	r3, r3, #3
 8004b6e:	4413      	add	r3, r2
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	440b      	add	r3, r1
 8004b74:	3315      	adds	r3, #21
 8004b76:	2201      	movs	r2, #1
 8004b78:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004b7a:	7bfa      	ldrb	r2, [r7, #15]
 8004b7c:	6879      	ldr	r1, [r7, #4]
 8004b7e:	4613      	mov	r3, r2
 8004b80:	00db      	lsls	r3, r3, #3
 8004b82:	4413      	add	r3, r2
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	440b      	add	r3, r1
 8004b88:	3314      	adds	r3, #20
 8004b8a:	7bfa      	ldrb	r2, [r7, #15]
 8004b8c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004b8e:	7bfa      	ldrb	r2, [r7, #15]
 8004b90:	7bfb      	ldrb	r3, [r7, #15]
 8004b92:	b298      	uxth	r0, r3
 8004b94:	6879      	ldr	r1, [r7, #4]
 8004b96:	4613      	mov	r3, r2
 8004b98:	00db      	lsls	r3, r3, #3
 8004b9a:	4413      	add	r3, r2
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	440b      	add	r3, r1
 8004ba0:	332e      	adds	r3, #46	@ 0x2e
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004ba6:	7bfa      	ldrb	r2, [r7, #15]
 8004ba8:	6879      	ldr	r1, [r7, #4]
 8004baa:	4613      	mov	r3, r2
 8004bac:	00db      	lsls	r3, r3, #3
 8004bae:	4413      	add	r3, r2
 8004bb0:	009b      	lsls	r3, r3, #2
 8004bb2:	440b      	add	r3, r1
 8004bb4:	3318      	adds	r3, #24
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004bba:	7bfa      	ldrb	r2, [r7, #15]
 8004bbc:	6879      	ldr	r1, [r7, #4]
 8004bbe:	4613      	mov	r3, r2
 8004bc0:	00db      	lsls	r3, r3, #3
 8004bc2:	4413      	add	r3, r2
 8004bc4:	009b      	lsls	r3, r3, #2
 8004bc6:	440b      	add	r3, r1
 8004bc8:	331c      	adds	r3, #28
 8004bca:	2200      	movs	r2, #0
 8004bcc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004bce:	7bfa      	ldrb	r2, [r7, #15]
 8004bd0:	6879      	ldr	r1, [r7, #4]
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	00db      	lsls	r3, r3, #3
 8004bd6:	4413      	add	r3, r2
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	440b      	add	r3, r1
 8004bdc:	3320      	adds	r3, #32
 8004bde:	2200      	movs	r2, #0
 8004be0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004be2:	7bfa      	ldrb	r2, [r7, #15]
 8004be4:	6879      	ldr	r1, [r7, #4]
 8004be6:	4613      	mov	r3, r2
 8004be8:	00db      	lsls	r3, r3, #3
 8004bea:	4413      	add	r3, r2
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	440b      	add	r3, r1
 8004bf0:	3324      	adds	r3, #36	@ 0x24
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004bf6:	7bfb      	ldrb	r3, [r7, #15]
 8004bf8:	3301      	adds	r3, #1
 8004bfa:	73fb      	strb	r3, [r7, #15]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	791b      	ldrb	r3, [r3, #4]
 8004c00:	7bfa      	ldrb	r2, [r7, #15]
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d3af      	bcc.n	8004b66 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c06:	2300      	movs	r3, #0
 8004c08:	73fb      	strb	r3, [r7, #15]
 8004c0a:	e044      	b.n	8004c96 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004c0c:	7bfa      	ldrb	r2, [r7, #15]
 8004c0e:	6879      	ldr	r1, [r7, #4]
 8004c10:	4613      	mov	r3, r2
 8004c12:	00db      	lsls	r3, r3, #3
 8004c14:	4413      	add	r3, r2
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	440b      	add	r3, r1
 8004c1a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004c1e:	2200      	movs	r2, #0
 8004c20:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004c22:	7bfa      	ldrb	r2, [r7, #15]
 8004c24:	6879      	ldr	r1, [r7, #4]
 8004c26:	4613      	mov	r3, r2
 8004c28:	00db      	lsls	r3, r3, #3
 8004c2a:	4413      	add	r3, r2
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	440b      	add	r3, r1
 8004c30:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004c34:	7bfa      	ldrb	r2, [r7, #15]
 8004c36:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004c38:	7bfa      	ldrb	r2, [r7, #15]
 8004c3a:	6879      	ldr	r1, [r7, #4]
 8004c3c:	4613      	mov	r3, r2
 8004c3e:	00db      	lsls	r3, r3, #3
 8004c40:	4413      	add	r3, r2
 8004c42:	009b      	lsls	r3, r3, #2
 8004c44:	440b      	add	r3, r1
 8004c46:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004c4e:	7bfa      	ldrb	r2, [r7, #15]
 8004c50:	6879      	ldr	r1, [r7, #4]
 8004c52:	4613      	mov	r3, r2
 8004c54:	00db      	lsls	r3, r3, #3
 8004c56:	4413      	add	r3, r2
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	440b      	add	r3, r1
 8004c5c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004c60:	2200      	movs	r2, #0
 8004c62:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004c64:	7bfa      	ldrb	r2, [r7, #15]
 8004c66:	6879      	ldr	r1, [r7, #4]
 8004c68:	4613      	mov	r3, r2
 8004c6a:	00db      	lsls	r3, r3, #3
 8004c6c:	4413      	add	r3, r2
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	440b      	add	r3, r1
 8004c72:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004c76:	2200      	movs	r2, #0
 8004c78:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004c7a:	7bfa      	ldrb	r2, [r7, #15]
 8004c7c:	6879      	ldr	r1, [r7, #4]
 8004c7e:	4613      	mov	r3, r2
 8004c80:	00db      	lsls	r3, r3, #3
 8004c82:	4413      	add	r3, r2
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	440b      	add	r3, r1
 8004c88:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c90:	7bfb      	ldrb	r3, [r7, #15]
 8004c92:	3301      	adds	r3, #1
 8004c94:	73fb      	strb	r3, [r7, #15]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	791b      	ldrb	r3, [r3, #4]
 8004c9a:	7bfa      	ldrb	r2, [r7, #15]
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d3b5      	bcc.n	8004c0c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6818      	ldr	r0, [r3, #0]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	7c1a      	ldrb	r2, [r3, #16]
 8004ca8:	f88d 2000 	strb.w	r2, [sp]
 8004cac:	3304      	adds	r3, #4
 8004cae:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004cb0:	f003 ff72 	bl	8008b98 <USB_DevInit>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d005      	beq.n	8004cc6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2202      	movs	r2, #2
 8004cbe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e00c      	b.n	8004ce0 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f004 ffbc 	bl	8009c56 <USB_DevDisconnect>

  return HAL_OK;
 8004cde:	2300      	movs	r3, #0
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3710      	adds	r7, #16
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b084      	sub	sp, #16
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004cfc:	2b01      	cmp	r3, #1
 8004cfe:	d101      	bne.n	8004d04 <HAL_PCD_Start+0x1c>
 8004d00:	2302      	movs	r3, #2
 8004d02:	e022      	b.n	8004d4a <HAL_PCD_Start+0x62>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d009      	beq.n	8004d2c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d105      	bne.n	8004d2c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d24:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4618      	mov	r0, r3
 8004d32:	f003 fec3 	bl	8008abc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f004 ff6a 	bl	8009c14 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2200      	movs	r2, #0
 8004d44:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004d48:	2300      	movs	r3, #0
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3710      	adds	r7, #16
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}

08004d52 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004d52:	b590      	push	{r4, r7, lr}
 8004d54:	b08d      	sub	sp, #52	@ 0x34
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d60:	6a3b      	ldr	r3, [r7, #32]
 8004d62:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f005 f828 	bl	8009dbe <USB_GetMode>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	f040 848c 	bne.w	800568e <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f004 ff8c 	bl	8009c98 <USB_ReadInterrupts>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	f000 8482 	beq.w	800568c <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004d88:	69fb      	ldr	r3, [r7, #28]
 8004d8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	0a1b      	lsrs	r3, r3, #8
 8004d92:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4618      	mov	r0, r3
 8004da2:	f004 ff79 	bl	8009c98 <USB_ReadInterrupts>
 8004da6:	4603      	mov	r3, r0
 8004da8:	f003 0302 	and.w	r3, r3, #2
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d107      	bne.n	8004dc0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	695a      	ldr	r2, [r3, #20]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f002 0202 	and.w	r2, r2, #2
 8004dbe:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f004 ff67 	bl	8009c98 <USB_ReadInterrupts>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	f003 0310 	and.w	r3, r3, #16
 8004dd0:	2b10      	cmp	r3, #16
 8004dd2:	d161      	bne.n	8004e98 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	699a      	ldr	r2, [r3, #24]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f022 0210 	bic.w	r2, r2, #16
 8004de2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004de4:	6a3b      	ldr	r3, [r7, #32]
 8004de6:	6a1b      	ldr	r3, [r3, #32]
 8004de8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004dea:	69bb      	ldr	r3, [r7, #24]
 8004dec:	f003 020f 	and.w	r2, r3, #15
 8004df0:	4613      	mov	r3, r2
 8004df2:	00db      	lsls	r3, r3, #3
 8004df4:	4413      	add	r3, r2
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	4413      	add	r3, r2
 8004e00:	3304      	adds	r3, #4
 8004e02:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004e04:	69bb      	ldr	r3, [r7, #24]
 8004e06:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004e0a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e0e:	d124      	bne.n	8004e5a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004e10:	69ba      	ldr	r2, [r7, #24]
 8004e12:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004e16:	4013      	ands	r3, r2
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d035      	beq.n	8004e88 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004e20:	69bb      	ldr	r3, [r7, #24]
 8004e22:	091b      	lsrs	r3, r3, #4
 8004e24:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004e26:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	461a      	mov	r2, r3
 8004e2e:	6a38      	ldr	r0, [r7, #32]
 8004e30:	f004 fd9e 	bl	8009970 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	68da      	ldr	r2, [r3, #12]
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	091b      	lsrs	r3, r3, #4
 8004e3c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e40:	441a      	add	r2, r3
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	695a      	ldr	r2, [r3, #20]
 8004e4a:	69bb      	ldr	r3, [r7, #24]
 8004e4c:	091b      	lsrs	r3, r3, #4
 8004e4e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e52:	441a      	add	r2, r3
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	615a      	str	r2, [r3, #20]
 8004e58:	e016      	b.n	8004e88 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004e5a:	69bb      	ldr	r3, [r7, #24]
 8004e5c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004e60:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004e64:	d110      	bne.n	8004e88 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004e6c:	2208      	movs	r2, #8
 8004e6e:	4619      	mov	r1, r3
 8004e70:	6a38      	ldr	r0, [r7, #32]
 8004e72:	f004 fd7d 	bl	8009970 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	695a      	ldr	r2, [r3, #20]
 8004e7a:	69bb      	ldr	r3, [r7, #24]
 8004e7c:	091b      	lsrs	r3, r3, #4
 8004e7e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e82:	441a      	add	r2, r3
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	699a      	ldr	r2, [r3, #24]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f042 0210 	orr.w	r2, r2, #16
 8004e96:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f004 fefb 	bl	8009c98 <USB_ReadInterrupts>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ea8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004eac:	f040 80a7 	bne.w	8004ffe <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f004 ff00 	bl	8009cbe <USB_ReadDevAllOutEpInterrupt>
 8004ebe:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004ec0:	e099      	b.n	8004ff6 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ec4:	f003 0301 	and.w	r3, r3, #1
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	f000 808e 	beq.w	8004fea <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ed4:	b2d2      	uxtb	r2, r2
 8004ed6:	4611      	mov	r1, r2
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f004 ff24 	bl	8009d26 <USB_ReadDevOutEPInterrupt>
 8004ede:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	f003 0301 	and.w	r3, r3, #1
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d00c      	beq.n	8004f04 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eec:	015a      	lsls	r2, r3, #5
 8004eee:	69fb      	ldr	r3, [r7, #28]
 8004ef0:	4413      	add	r3, r2
 8004ef2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	2301      	movs	r3, #1
 8004efa:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004efc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f000 fea4 	bl	8005c4c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004f04:	693b      	ldr	r3, [r7, #16]
 8004f06:	f003 0308 	and.w	r3, r3, #8
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d00c      	beq.n	8004f28 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f10:	015a      	lsls	r2, r3, #5
 8004f12:	69fb      	ldr	r3, [r7, #28]
 8004f14:	4413      	add	r3, r2
 8004f16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f1a:	461a      	mov	r2, r3
 8004f1c:	2308      	movs	r3, #8
 8004f1e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004f20:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f22:	6878      	ldr	r0, [r7, #4]
 8004f24:	f000 ff7a 	bl	8005e1c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	f003 0310 	and.w	r3, r3, #16
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d008      	beq.n	8004f44 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f34:	015a      	lsls	r2, r3, #5
 8004f36:	69fb      	ldr	r3, [r7, #28]
 8004f38:	4413      	add	r3, r2
 8004f3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f3e:	461a      	mov	r2, r3
 8004f40:	2310      	movs	r3, #16
 8004f42:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	f003 0302 	and.w	r3, r3, #2
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d030      	beq.n	8004fb0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004f4e:	6a3b      	ldr	r3, [r7, #32]
 8004f50:	695b      	ldr	r3, [r3, #20]
 8004f52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f56:	2b80      	cmp	r3, #128	@ 0x80
 8004f58:	d109      	bne.n	8004f6e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004f5a:	69fb      	ldr	r3, [r7, #28]
 8004f5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	69fa      	ldr	r2, [r7, #28]
 8004f64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f68:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004f6c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004f6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f70:	4613      	mov	r3, r2
 8004f72:	00db      	lsls	r3, r3, #3
 8004f74:	4413      	add	r3, r2
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	4413      	add	r3, r2
 8004f80:	3304      	adds	r3, #4
 8004f82:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	78db      	ldrb	r3, [r3, #3]
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d108      	bne.n	8004f9e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	4619      	mov	r1, r3
 8004f98:	6878      	ldr	r0, [r7, #4]
 8004f9a:	f007 fb75 	bl	800c688 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa0:	015a      	lsls	r2, r3, #5
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	4413      	add	r3, r2
 8004fa6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004faa:	461a      	mov	r2, r3
 8004fac:	2302      	movs	r3, #2
 8004fae:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	f003 0320 	and.w	r3, r3, #32
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d008      	beq.n	8004fcc <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fbc:	015a      	lsls	r2, r3, #5
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	4413      	add	r3, r2
 8004fc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fc6:	461a      	mov	r2, r3
 8004fc8:	2320      	movs	r3, #32
 8004fca:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d009      	beq.n	8004fea <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd8:	015a      	lsls	r2, r3, #5
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	4413      	add	r3, r2
 8004fde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004fe8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fec:	3301      	adds	r3, #1
 8004fee:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ff2:	085b      	lsrs	r3, r3, #1
 8004ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	f47f af62 	bne.w	8004ec2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4618      	mov	r0, r3
 8005004:	f004 fe48 	bl	8009c98 <USB_ReadInterrupts>
 8005008:	4603      	mov	r3, r0
 800500a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800500e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005012:	f040 80db 	bne.w	80051cc <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4618      	mov	r0, r3
 800501c:	f004 fe69 	bl	8009cf2 <USB_ReadDevAllInEpInterrupt>
 8005020:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005022:	2300      	movs	r3, #0
 8005024:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005026:	e0cd      	b.n	80051c4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800502a:	f003 0301 	and.w	r3, r3, #1
 800502e:	2b00      	cmp	r3, #0
 8005030:	f000 80c2 	beq.w	80051b8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800503a:	b2d2      	uxtb	r2, r2
 800503c:	4611      	mov	r1, r2
 800503e:	4618      	mov	r0, r3
 8005040:	f004 fe8f 	bl	8009d62 <USB_ReadDevInEPInterrupt>
 8005044:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	f003 0301 	and.w	r3, r3, #1
 800504c:	2b00      	cmp	r3, #0
 800504e:	d057      	beq.n	8005100 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005052:	f003 030f 	and.w	r3, r3, #15
 8005056:	2201      	movs	r2, #1
 8005058:	fa02 f303 	lsl.w	r3, r2, r3
 800505c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005064:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	43db      	mvns	r3, r3
 800506a:	69f9      	ldr	r1, [r7, #28]
 800506c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005070:	4013      	ands	r3, r2
 8005072:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005076:	015a      	lsls	r2, r3, #5
 8005078:	69fb      	ldr	r3, [r7, #28]
 800507a:	4413      	add	r3, r2
 800507c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005080:	461a      	mov	r2, r3
 8005082:	2301      	movs	r3, #1
 8005084:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	799b      	ldrb	r3, [r3, #6]
 800508a:	2b01      	cmp	r3, #1
 800508c:	d132      	bne.n	80050f4 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800508e:	6879      	ldr	r1, [r7, #4]
 8005090:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005092:	4613      	mov	r3, r2
 8005094:	00db      	lsls	r3, r3, #3
 8005096:	4413      	add	r3, r2
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	440b      	add	r3, r1
 800509c:	3320      	adds	r3, #32
 800509e:	6819      	ldr	r1, [r3, #0]
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050a4:	4613      	mov	r3, r2
 80050a6:	00db      	lsls	r3, r3, #3
 80050a8:	4413      	add	r3, r2
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	4403      	add	r3, r0
 80050ae:	331c      	adds	r3, #28
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4419      	add	r1, r3
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050b8:	4613      	mov	r3, r2
 80050ba:	00db      	lsls	r3, r3, #3
 80050bc:	4413      	add	r3, r2
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	4403      	add	r3, r0
 80050c2:	3320      	adds	r3, #32
 80050c4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80050c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d113      	bne.n	80050f4 <HAL_PCD_IRQHandler+0x3a2>
 80050cc:	6879      	ldr	r1, [r7, #4]
 80050ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050d0:	4613      	mov	r3, r2
 80050d2:	00db      	lsls	r3, r3, #3
 80050d4:	4413      	add	r3, r2
 80050d6:	009b      	lsls	r3, r3, #2
 80050d8:	440b      	add	r3, r1
 80050da:	3324      	adds	r3, #36	@ 0x24
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d108      	bne.n	80050f4 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6818      	ldr	r0, [r3, #0]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80050ec:	461a      	mov	r2, r3
 80050ee:	2101      	movs	r1, #1
 80050f0:	f004 fe96 	bl	8009e20 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80050f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	4619      	mov	r1, r3
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f007 fa3f 	bl	800c57e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	f003 0308 	and.w	r3, r3, #8
 8005106:	2b00      	cmp	r3, #0
 8005108:	d008      	beq.n	800511c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800510a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800510c:	015a      	lsls	r2, r3, #5
 800510e:	69fb      	ldr	r3, [r7, #28]
 8005110:	4413      	add	r3, r2
 8005112:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005116:	461a      	mov	r2, r3
 8005118:	2308      	movs	r3, #8
 800511a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	f003 0310 	and.w	r3, r3, #16
 8005122:	2b00      	cmp	r3, #0
 8005124:	d008      	beq.n	8005138 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005128:	015a      	lsls	r2, r3, #5
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	4413      	add	r3, r2
 800512e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005132:	461a      	mov	r2, r3
 8005134:	2310      	movs	r3, #16
 8005136:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800513e:	2b00      	cmp	r3, #0
 8005140:	d008      	beq.n	8005154 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005144:	015a      	lsls	r2, r3, #5
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	4413      	add	r3, r2
 800514a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800514e:	461a      	mov	r2, r3
 8005150:	2340      	movs	r3, #64	@ 0x40
 8005152:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	f003 0302 	and.w	r3, r3, #2
 800515a:	2b00      	cmp	r3, #0
 800515c:	d023      	beq.n	80051a6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800515e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005160:	6a38      	ldr	r0, [r7, #32]
 8005162:	f003 fe7d 	bl	8008e60 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005166:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005168:	4613      	mov	r3, r2
 800516a:	00db      	lsls	r3, r3, #3
 800516c:	4413      	add	r3, r2
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	3310      	adds	r3, #16
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	4413      	add	r3, r2
 8005176:	3304      	adds	r3, #4
 8005178:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	78db      	ldrb	r3, [r3, #3]
 800517e:	2b01      	cmp	r3, #1
 8005180:	d108      	bne.n	8005194 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	2200      	movs	r2, #0
 8005186:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800518a:	b2db      	uxtb	r3, r3
 800518c:	4619      	mov	r1, r3
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f007 fa8c 	bl	800c6ac <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005196:	015a      	lsls	r2, r3, #5
 8005198:	69fb      	ldr	r3, [r7, #28]
 800519a:	4413      	add	r3, r2
 800519c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051a0:	461a      	mov	r2, r3
 80051a2:	2302      	movs	r3, #2
 80051a4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d003      	beq.n	80051b8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80051b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f000 fcbd 	bl	8005b32 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80051b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ba:	3301      	adds	r3, #1
 80051bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80051be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051c0:	085b      	lsrs	r3, r3, #1
 80051c2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80051c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	f47f af2e 	bne.w	8005028 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4618      	mov	r0, r3
 80051d2:	f004 fd61 	bl	8009c98 <USB_ReadInterrupts>
 80051d6:	4603      	mov	r3, r0
 80051d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80051dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80051e0:	d122      	bne.n	8005228 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	69fa      	ldr	r2, [r7, #28]
 80051ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80051f0:	f023 0301 	bic.w	r3, r3, #1
 80051f4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d108      	bne.n	8005212 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005208:	2100      	movs	r1, #0
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f000 fea4 	bl	8005f58 <HAL_PCDEx_LPM_Callback>
 8005210:	e002      	b.n	8005218 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f007 fa2a 	bl	800c66c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	695a      	ldr	r2, [r3, #20]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005226:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4618      	mov	r0, r3
 800522e:	f004 fd33 	bl	8009c98 <USB_ReadInterrupts>
 8005232:	4603      	mov	r3, r0
 8005234:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005238:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800523c:	d112      	bne.n	8005264 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800523e:	69fb      	ldr	r3, [r7, #28]
 8005240:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	f003 0301 	and.w	r3, r3, #1
 800524a:	2b01      	cmp	r3, #1
 800524c:	d102      	bne.n	8005254 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f007 f9e6 	bl	800c620 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	695a      	ldr	r2, [r3, #20]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005262:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4618      	mov	r0, r3
 800526a:	f004 fd15 	bl	8009c98 <USB_ReadInterrupts>
 800526e:	4603      	mov	r3, r0
 8005270:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005274:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005278:	f040 80b7 	bne.w	80053ea <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800527c:	69fb      	ldr	r3, [r7, #28]
 800527e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	69fa      	ldr	r2, [r7, #28]
 8005286:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800528a:	f023 0301 	bic.w	r3, r3, #1
 800528e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	2110      	movs	r1, #16
 8005296:	4618      	mov	r0, r3
 8005298:	f003 fde2 	bl	8008e60 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800529c:	2300      	movs	r3, #0
 800529e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052a0:	e046      	b.n	8005330 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80052a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052a4:	015a      	lsls	r2, r3, #5
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	4413      	add	r3, r2
 80052aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052ae:	461a      	mov	r2, r3
 80052b0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80052b4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80052b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052b8:	015a      	lsls	r2, r3, #5
 80052ba:	69fb      	ldr	r3, [r7, #28]
 80052bc:	4413      	add	r3, r2
 80052be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052c6:	0151      	lsls	r1, r2, #5
 80052c8:	69fa      	ldr	r2, [r7, #28]
 80052ca:	440a      	add	r2, r1
 80052cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80052d0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80052d4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80052d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052d8:	015a      	lsls	r2, r3, #5
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	4413      	add	r3, r2
 80052de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052e2:	461a      	mov	r2, r3
 80052e4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80052e8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80052ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ec:	015a      	lsls	r2, r3, #5
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	4413      	add	r3, r2
 80052f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052fa:	0151      	lsls	r1, r2, #5
 80052fc:	69fa      	ldr	r2, [r7, #28]
 80052fe:	440a      	add	r2, r1
 8005300:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005304:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005308:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800530a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800530c:	015a      	lsls	r2, r3, #5
 800530e:	69fb      	ldr	r3, [r7, #28]
 8005310:	4413      	add	r3, r2
 8005312:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800531a:	0151      	lsls	r1, r2, #5
 800531c:	69fa      	ldr	r2, [r7, #28]
 800531e:	440a      	add	r2, r1
 8005320:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005324:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005328:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800532a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800532c:	3301      	adds	r3, #1
 800532e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	791b      	ldrb	r3, [r3, #4]
 8005334:	461a      	mov	r2, r3
 8005336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005338:	4293      	cmp	r3, r2
 800533a:	d3b2      	bcc.n	80052a2 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005342:	69db      	ldr	r3, [r3, #28]
 8005344:	69fa      	ldr	r2, [r7, #28]
 8005346:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800534a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800534e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	7bdb      	ldrb	r3, [r3, #15]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d016      	beq.n	8005386 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005358:	69fb      	ldr	r3, [r7, #28]
 800535a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800535e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005362:	69fa      	ldr	r2, [r7, #28]
 8005364:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005368:	f043 030b 	orr.w	r3, r3, #11
 800536c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005376:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005378:	69fa      	ldr	r2, [r7, #28]
 800537a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800537e:	f043 030b 	orr.w	r3, r3, #11
 8005382:	6453      	str	r3, [r2, #68]	@ 0x44
 8005384:	e015      	b.n	80053b2 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800538c:	695b      	ldr	r3, [r3, #20]
 800538e:	69fa      	ldr	r2, [r7, #28]
 8005390:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005394:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005398:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800539c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800539e:	69fb      	ldr	r3, [r7, #28]
 80053a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053a4:	691b      	ldr	r3, [r3, #16]
 80053a6:	69fa      	ldr	r2, [r7, #28]
 80053a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053ac:	f043 030b 	orr.w	r3, r3, #11
 80053b0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80053b2:	69fb      	ldr	r3, [r7, #28]
 80053b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	69fa      	ldr	r2, [r7, #28]
 80053bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053c0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80053c4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6818      	ldr	r0, [r3, #0]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80053d4:	461a      	mov	r2, r3
 80053d6:	f004 fd23 	bl	8009e20 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	695a      	ldr	r2, [r3, #20]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80053e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4618      	mov	r0, r3
 80053f0:	f004 fc52 	bl	8009c98 <USB_ReadInterrupts>
 80053f4:	4603      	mov	r3, r0
 80053f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053fe:	d123      	bne.n	8005448 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4618      	mov	r0, r3
 8005406:	f004 fce8 	bl	8009dda <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4618      	mov	r0, r3
 8005410:	f003 fd9f 	bl	8008f52 <USB_GetDevSpeed>
 8005414:	4603      	mov	r3, r0
 8005416:	461a      	mov	r2, r3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681c      	ldr	r4, [r3, #0]
 8005420:	f001 f9ca 	bl	80067b8 <HAL_RCC_GetHCLKFreq>
 8005424:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800542a:	461a      	mov	r2, r3
 800542c:	4620      	mov	r0, r4
 800542e:	f003 faa3 	bl	8008978 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f007 f8cb 	bl	800c5ce <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	695a      	ldr	r2, [r3, #20]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005446:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4618      	mov	r0, r3
 800544e:	f004 fc23 	bl	8009c98 <USB_ReadInterrupts>
 8005452:	4603      	mov	r3, r0
 8005454:	f003 0308 	and.w	r3, r3, #8
 8005458:	2b08      	cmp	r3, #8
 800545a:	d10a      	bne.n	8005472 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	f007 f8a8 	bl	800c5b2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	695a      	ldr	r2, [r3, #20]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f002 0208 	and.w	r2, r2, #8
 8005470:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4618      	mov	r0, r3
 8005478:	f004 fc0e 	bl	8009c98 <USB_ReadInterrupts>
 800547c:	4603      	mov	r3, r0
 800547e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005482:	2b80      	cmp	r3, #128	@ 0x80
 8005484:	d123      	bne.n	80054ce <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005486:	6a3b      	ldr	r3, [r7, #32]
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800548e:	6a3b      	ldr	r3, [r7, #32]
 8005490:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005492:	2301      	movs	r3, #1
 8005494:	627b      	str	r3, [r7, #36]	@ 0x24
 8005496:	e014      	b.n	80054c2 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005498:	6879      	ldr	r1, [r7, #4]
 800549a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800549c:	4613      	mov	r3, r2
 800549e:	00db      	lsls	r3, r3, #3
 80054a0:	4413      	add	r3, r2
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	440b      	add	r3, r1
 80054a6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80054aa:	781b      	ldrb	r3, [r3, #0]
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d105      	bne.n	80054bc <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80054b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	4619      	mov	r1, r3
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f000 fb0a 	bl	8005ad0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80054bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054be:	3301      	adds	r3, #1
 80054c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	791b      	ldrb	r3, [r3, #4]
 80054c6:	461a      	mov	r2, r3
 80054c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d3e4      	bcc.n	8005498 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4618      	mov	r0, r3
 80054d4:	f004 fbe0 	bl	8009c98 <USB_ReadInterrupts>
 80054d8:	4603      	mov	r3, r0
 80054da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80054de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054e2:	d13c      	bne.n	800555e <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80054e4:	2301      	movs	r3, #1
 80054e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80054e8:	e02b      	b.n	8005542 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80054ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ec:	015a      	lsls	r2, r3, #5
 80054ee:	69fb      	ldr	r3, [r7, #28]
 80054f0:	4413      	add	r3, r2
 80054f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80054fa:	6879      	ldr	r1, [r7, #4]
 80054fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054fe:	4613      	mov	r3, r2
 8005500:	00db      	lsls	r3, r3, #3
 8005502:	4413      	add	r3, r2
 8005504:	009b      	lsls	r3, r3, #2
 8005506:	440b      	add	r3, r1
 8005508:	3318      	adds	r3, #24
 800550a:	781b      	ldrb	r3, [r3, #0]
 800550c:	2b01      	cmp	r3, #1
 800550e:	d115      	bne.n	800553c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005510:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005512:	2b00      	cmp	r3, #0
 8005514:	da12      	bge.n	800553c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005516:	6879      	ldr	r1, [r7, #4]
 8005518:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800551a:	4613      	mov	r3, r2
 800551c:	00db      	lsls	r3, r3, #3
 800551e:	4413      	add	r3, r2
 8005520:	009b      	lsls	r3, r3, #2
 8005522:	440b      	add	r3, r1
 8005524:	3317      	adds	r3, #23
 8005526:	2201      	movs	r2, #1
 8005528:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800552a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800552c:	b2db      	uxtb	r3, r3
 800552e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005532:	b2db      	uxtb	r3, r3
 8005534:	4619      	mov	r1, r3
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 faca 	bl	8005ad0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800553c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800553e:	3301      	adds	r3, #1
 8005540:	627b      	str	r3, [r7, #36]	@ 0x24
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	791b      	ldrb	r3, [r3, #4]
 8005546:	461a      	mov	r2, r3
 8005548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800554a:	4293      	cmp	r3, r2
 800554c:	d3cd      	bcc.n	80054ea <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	695a      	ldr	r2, [r3, #20]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800555c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4618      	mov	r0, r3
 8005564:	f004 fb98 	bl	8009c98 <USB_ReadInterrupts>
 8005568:	4603      	mov	r3, r0
 800556a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800556e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005572:	d156      	bne.n	8005622 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005574:	2301      	movs	r3, #1
 8005576:	627b      	str	r3, [r7, #36]	@ 0x24
 8005578:	e045      	b.n	8005606 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800557a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800557c:	015a      	lsls	r2, r3, #5
 800557e:	69fb      	ldr	r3, [r7, #28]
 8005580:	4413      	add	r3, r2
 8005582:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800558a:	6879      	ldr	r1, [r7, #4]
 800558c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800558e:	4613      	mov	r3, r2
 8005590:	00db      	lsls	r3, r3, #3
 8005592:	4413      	add	r3, r2
 8005594:	009b      	lsls	r3, r3, #2
 8005596:	440b      	add	r3, r1
 8005598:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800559c:	781b      	ldrb	r3, [r3, #0]
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d12e      	bne.n	8005600 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80055a2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	da2b      	bge.n	8005600 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80055a8:	69bb      	ldr	r3, [r7, #24]
 80055aa:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80055b4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d121      	bne.n	8005600 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80055bc:	6879      	ldr	r1, [r7, #4]
 80055be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055c0:	4613      	mov	r3, r2
 80055c2:	00db      	lsls	r3, r3, #3
 80055c4:	4413      	add	r3, r2
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	440b      	add	r3, r1
 80055ca:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80055ce:	2201      	movs	r2, #1
 80055d0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80055d2:	6a3b      	ldr	r3, [r7, #32]
 80055d4:	699b      	ldr	r3, [r3, #24]
 80055d6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80055da:	6a3b      	ldr	r3, [r7, #32]
 80055dc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80055de:	6a3b      	ldr	r3, [r7, #32]
 80055e0:	695b      	ldr	r3, [r3, #20]
 80055e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d10a      	bne.n	8005600 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	69fa      	ldr	r2, [r7, #28]
 80055f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80055f8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80055fc:	6053      	str	r3, [r2, #4]
            break;
 80055fe:	e008      	b.n	8005612 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005602:	3301      	adds	r3, #1
 8005604:	627b      	str	r3, [r7, #36]	@ 0x24
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	791b      	ldrb	r3, [r3, #4]
 800560a:	461a      	mov	r2, r3
 800560c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800560e:	4293      	cmp	r3, r2
 8005610:	d3b3      	bcc.n	800557a <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	695a      	ldr	r2, [r3, #20]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005620:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4618      	mov	r0, r3
 8005628:	f004 fb36 	bl	8009c98 <USB_ReadInterrupts>
 800562c:	4603      	mov	r3, r0
 800562e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005632:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005636:	d10a      	bne.n	800564e <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f007 f849 	bl	800c6d0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	695a      	ldr	r2, [r3, #20]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800564c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4618      	mov	r0, r3
 8005654:	f004 fb20 	bl	8009c98 <USB_ReadInterrupts>
 8005658:	4603      	mov	r3, r0
 800565a:	f003 0304 	and.w	r3, r3, #4
 800565e:	2b04      	cmp	r3, #4
 8005660:	d115      	bne.n	800568e <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	f003 0304 	and.w	r3, r3, #4
 8005670:	2b00      	cmp	r3, #0
 8005672:	d002      	beq.n	800567a <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005674:	6878      	ldr	r0, [r7, #4]
 8005676:	f007 f839 	bl	800c6ec <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	6859      	ldr	r1, [r3, #4]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	69ba      	ldr	r2, [r7, #24]
 8005686:	430a      	orrs	r2, r1
 8005688:	605a      	str	r2, [r3, #4]
 800568a:	e000      	b.n	800568e <HAL_PCD_IRQHandler+0x93c>
      return;
 800568c:	bf00      	nop
    }
  }
}
 800568e:	3734      	adds	r7, #52	@ 0x34
 8005690:	46bd      	mov	sp, r7
 8005692:	bd90      	pop	{r4, r7, pc}

08005694 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b082      	sub	sp, #8
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
 800569c:	460b      	mov	r3, r1
 800569e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d101      	bne.n	80056ae <HAL_PCD_SetAddress+0x1a>
 80056aa:	2302      	movs	r3, #2
 80056ac:	e012      	b.n	80056d4 <HAL_PCD_SetAddress+0x40>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2201      	movs	r2, #1
 80056b2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	78fa      	ldrb	r2, [r7, #3]
 80056ba:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	78fa      	ldrb	r2, [r7, #3]
 80056c2:	4611      	mov	r1, r2
 80056c4:	4618      	mov	r0, r3
 80056c6:	f004 fa7f 	bl	8009bc8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2200      	movs	r2, #0
 80056ce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80056d2:	2300      	movs	r3, #0
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3708      	adds	r7, #8
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}

080056dc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b084      	sub	sp, #16
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	4608      	mov	r0, r1
 80056e6:	4611      	mov	r1, r2
 80056e8:	461a      	mov	r2, r3
 80056ea:	4603      	mov	r3, r0
 80056ec:	70fb      	strb	r3, [r7, #3]
 80056ee:	460b      	mov	r3, r1
 80056f0:	803b      	strh	r3, [r7, #0]
 80056f2:	4613      	mov	r3, r2
 80056f4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80056f6:	2300      	movs	r3, #0
 80056f8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80056fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	da0f      	bge.n	8005722 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005702:	78fb      	ldrb	r3, [r7, #3]
 8005704:	f003 020f 	and.w	r2, r3, #15
 8005708:	4613      	mov	r3, r2
 800570a:	00db      	lsls	r3, r3, #3
 800570c:	4413      	add	r3, r2
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	3310      	adds	r3, #16
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	4413      	add	r3, r2
 8005716:	3304      	adds	r3, #4
 8005718:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2201      	movs	r2, #1
 800571e:	705a      	strb	r2, [r3, #1]
 8005720:	e00f      	b.n	8005742 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005722:	78fb      	ldrb	r3, [r7, #3]
 8005724:	f003 020f 	and.w	r2, r3, #15
 8005728:	4613      	mov	r3, r2
 800572a:	00db      	lsls	r3, r3, #3
 800572c:	4413      	add	r3, r2
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	4413      	add	r3, r2
 8005738:	3304      	adds	r3, #4
 800573a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2200      	movs	r2, #0
 8005740:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005742:	78fb      	ldrb	r3, [r7, #3]
 8005744:	f003 030f 	and.w	r3, r3, #15
 8005748:	b2da      	uxtb	r2, r3
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800574e:	883b      	ldrh	r3, [r7, #0]
 8005750:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	78ba      	ldrb	r2, [r7, #2]
 800575c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	785b      	ldrb	r3, [r3, #1]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d004      	beq.n	8005770 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	461a      	mov	r2, r3
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005770:	78bb      	ldrb	r3, [r7, #2]
 8005772:	2b02      	cmp	r3, #2
 8005774:	d102      	bne.n	800577c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2200      	movs	r2, #0
 800577a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005782:	2b01      	cmp	r3, #1
 8005784:	d101      	bne.n	800578a <HAL_PCD_EP_Open+0xae>
 8005786:	2302      	movs	r3, #2
 8005788:	e00e      	b.n	80057a8 <HAL_PCD_EP_Open+0xcc>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2201      	movs	r2, #1
 800578e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	68f9      	ldr	r1, [r7, #12]
 8005798:	4618      	mov	r0, r3
 800579a:	f003 fbff 	bl	8008f9c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80057a6:	7afb      	ldrb	r3, [r7, #11]
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3710      	adds	r7, #16
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}

080057b0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
 80057b8:	460b      	mov	r3, r1
 80057ba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80057bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	da0f      	bge.n	80057e4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80057c4:	78fb      	ldrb	r3, [r7, #3]
 80057c6:	f003 020f 	and.w	r2, r3, #15
 80057ca:	4613      	mov	r3, r2
 80057cc:	00db      	lsls	r3, r3, #3
 80057ce:	4413      	add	r3, r2
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	3310      	adds	r3, #16
 80057d4:	687a      	ldr	r2, [r7, #4]
 80057d6:	4413      	add	r3, r2
 80057d8:	3304      	adds	r3, #4
 80057da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2201      	movs	r2, #1
 80057e0:	705a      	strb	r2, [r3, #1]
 80057e2:	e00f      	b.n	8005804 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80057e4:	78fb      	ldrb	r3, [r7, #3]
 80057e6:	f003 020f 	and.w	r2, r3, #15
 80057ea:	4613      	mov	r3, r2
 80057ec:	00db      	lsls	r3, r3, #3
 80057ee:	4413      	add	r3, r2
 80057f0:	009b      	lsls	r3, r3, #2
 80057f2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80057f6:	687a      	ldr	r2, [r7, #4]
 80057f8:	4413      	add	r3, r2
 80057fa:	3304      	adds	r3, #4
 80057fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2200      	movs	r2, #0
 8005802:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005804:	78fb      	ldrb	r3, [r7, #3]
 8005806:	f003 030f 	and.w	r3, r3, #15
 800580a:	b2da      	uxtb	r2, r3
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005816:	2b01      	cmp	r3, #1
 8005818:	d101      	bne.n	800581e <HAL_PCD_EP_Close+0x6e>
 800581a:	2302      	movs	r3, #2
 800581c:	e00e      	b.n	800583c <HAL_PCD_EP_Close+0x8c>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2201      	movs	r2, #1
 8005822:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	68f9      	ldr	r1, [r7, #12]
 800582c:	4618      	mov	r0, r3
 800582e:	f003 fc3d 	bl	80090ac <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2200      	movs	r2, #0
 8005836:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800583a:	2300      	movs	r3, #0
}
 800583c:	4618      	mov	r0, r3
 800583e:	3710      	adds	r7, #16
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b086      	sub	sp, #24
 8005848:	af00      	add	r7, sp, #0
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	607a      	str	r2, [r7, #4]
 800584e:	603b      	str	r3, [r7, #0]
 8005850:	460b      	mov	r3, r1
 8005852:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005854:	7afb      	ldrb	r3, [r7, #11]
 8005856:	f003 020f 	and.w	r2, r3, #15
 800585a:	4613      	mov	r3, r2
 800585c:	00db      	lsls	r3, r3, #3
 800585e:	4413      	add	r3, r2
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005866:	68fa      	ldr	r2, [r7, #12]
 8005868:	4413      	add	r3, r2
 800586a:	3304      	adds	r3, #4
 800586c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	683a      	ldr	r2, [r7, #0]
 8005878:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	2200      	movs	r2, #0
 800587e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	2200      	movs	r2, #0
 8005884:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005886:	7afb      	ldrb	r3, [r7, #11]
 8005888:	f003 030f 	and.w	r3, r3, #15
 800588c:	b2da      	uxtb	r2, r3
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	799b      	ldrb	r3, [r3, #6]
 8005896:	2b01      	cmp	r3, #1
 8005898:	d102      	bne.n	80058a0 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800589a:	687a      	ldr	r2, [r7, #4]
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	6818      	ldr	r0, [r3, #0]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	799b      	ldrb	r3, [r3, #6]
 80058a8:	461a      	mov	r2, r3
 80058aa:	6979      	ldr	r1, [r7, #20]
 80058ac:	f003 fcda 	bl	8009264 <USB_EPStartXfer>

  return HAL_OK;
 80058b0:	2300      	movs	r3, #0
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3718      	adds	r7, #24
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}

080058ba <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80058ba:	b480      	push	{r7}
 80058bc:	b083      	sub	sp, #12
 80058be:	af00      	add	r7, sp, #0
 80058c0:	6078      	str	r0, [r7, #4]
 80058c2:	460b      	mov	r3, r1
 80058c4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80058c6:	78fb      	ldrb	r3, [r7, #3]
 80058c8:	f003 020f 	and.w	r2, r3, #15
 80058cc:	6879      	ldr	r1, [r7, #4]
 80058ce:	4613      	mov	r3, r2
 80058d0:	00db      	lsls	r3, r3, #3
 80058d2:	4413      	add	r3, r2
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	440b      	add	r3, r1
 80058d8:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80058dc:	681b      	ldr	r3, [r3, #0]
}
 80058de:	4618      	mov	r0, r3
 80058e0:	370c      	adds	r7, #12
 80058e2:	46bd      	mov	sp, r7
 80058e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e8:	4770      	bx	lr

080058ea <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80058ea:	b580      	push	{r7, lr}
 80058ec:	b086      	sub	sp, #24
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	60f8      	str	r0, [r7, #12]
 80058f2:	607a      	str	r2, [r7, #4]
 80058f4:	603b      	str	r3, [r7, #0]
 80058f6:	460b      	mov	r3, r1
 80058f8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80058fa:	7afb      	ldrb	r3, [r7, #11]
 80058fc:	f003 020f 	and.w	r2, r3, #15
 8005900:	4613      	mov	r3, r2
 8005902:	00db      	lsls	r3, r3, #3
 8005904:	4413      	add	r3, r2
 8005906:	009b      	lsls	r3, r3, #2
 8005908:	3310      	adds	r3, #16
 800590a:	68fa      	ldr	r2, [r7, #12]
 800590c:	4413      	add	r3, r2
 800590e:	3304      	adds	r3, #4
 8005910:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	687a      	ldr	r2, [r7, #4]
 8005916:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	683a      	ldr	r2, [r7, #0]
 800591c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	2200      	movs	r2, #0
 8005922:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	2201      	movs	r2, #1
 8005928:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800592a:	7afb      	ldrb	r3, [r7, #11]
 800592c:	f003 030f 	and.w	r3, r3, #15
 8005930:	b2da      	uxtb	r2, r3
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	799b      	ldrb	r3, [r3, #6]
 800593a:	2b01      	cmp	r3, #1
 800593c:	d102      	bne.n	8005944 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800593e:	687a      	ldr	r2, [r7, #4]
 8005940:	697b      	ldr	r3, [r7, #20]
 8005942:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	6818      	ldr	r0, [r3, #0]
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	799b      	ldrb	r3, [r3, #6]
 800594c:	461a      	mov	r2, r3
 800594e:	6979      	ldr	r1, [r7, #20]
 8005950:	f003 fc88 	bl	8009264 <USB_EPStartXfer>

  return HAL_OK;
 8005954:	2300      	movs	r3, #0
}
 8005956:	4618      	mov	r0, r3
 8005958:	3718      	adds	r7, #24
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}

0800595e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800595e:	b580      	push	{r7, lr}
 8005960:	b084      	sub	sp, #16
 8005962:	af00      	add	r7, sp, #0
 8005964:	6078      	str	r0, [r7, #4]
 8005966:	460b      	mov	r3, r1
 8005968:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800596a:	78fb      	ldrb	r3, [r7, #3]
 800596c:	f003 030f 	and.w	r3, r3, #15
 8005970:	687a      	ldr	r2, [r7, #4]
 8005972:	7912      	ldrb	r2, [r2, #4]
 8005974:	4293      	cmp	r3, r2
 8005976:	d901      	bls.n	800597c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	e04f      	b.n	8005a1c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800597c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005980:	2b00      	cmp	r3, #0
 8005982:	da0f      	bge.n	80059a4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005984:	78fb      	ldrb	r3, [r7, #3]
 8005986:	f003 020f 	and.w	r2, r3, #15
 800598a:	4613      	mov	r3, r2
 800598c:	00db      	lsls	r3, r3, #3
 800598e:	4413      	add	r3, r2
 8005990:	009b      	lsls	r3, r3, #2
 8005992:	3310      	adds	r3, #16
 8005994:	687a      	ldr	r2, [r7, #4]
 8005996:	4413      	add	r3, r2
 8005998:	3304      	adds	r3, #4
 800599a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2201      	movs	r2, #1
 80059a0:	705a      	strb	r2, [r3, #1]
 80059a2:	e00d      	b.n	80059c0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80059a4:	78fa      	ldrb	r2, [r7, #3]
 80059a6:	4613      	mov	r3, r2
 80059a8:	00db      	lsls	r3, r3, #3
 80059aa:	4413      	add	r3, r2
 80059ac:	009b      	lsls	r3, r3, #2
 80059ae:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80059b2:	687a      	ldr	r2, [r7, #4]
 80059b4:	4413      	add	r3, r2
 80059b6:	3304      	adds	r3, #4
 80059b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2201      	movs	r2, #1
 80059c4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80059c6:	78fb      	ldrb	r3, [r7, #3]
 80059c8:	f003 030f 	and.w	r3, r3, #15
 80059cc:	b2da      	uxtb	r2, r3
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d101      	bne.n	80059e0 <HAL_PCD_EP_SetStall+0x82>
 80059dc:	2302      	movs	r3, #2
 80059de:	e01d      	b.n	8005a1c <HAL_PCD_EP_SetStall+0xbe>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2201      	movs	r2, #1
 80059e4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	68f9      	ldr	r1, [r7, #12]
 80059ee:	4618      	mov	r0, r3
 80059f0:	f004 f816 	bl	8009a20 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80059f4:	78fb      	ldrb	r3, [r7, #3]
 80059f6:	f003 030f 	and.w	r3, r3, #15
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d109      	bne.n	8005a12 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6818      	ldr	r0, [r3, #0]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	7999      	ldrb	r1, [r3, #6]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005a0c:	461a      	mov	r2, r3
 8005a0e:	f004 fa07 	bl	8009e20 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3710      	adds	r7, #16
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}

08005a24 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
 8005a2c:	460b      	mov	r3, r1
 8005a2e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005a30:	78fb      	ldrb	r3, [r7, #3]
 8005a32:	f003 030f 	and.w	r3, r3, #15
 8005a36:	687a      	ldr	r2, [r7, #4]
 8005a38:	7912      	ldrb	r2, [r2, #4]
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d901      	bls.n	8005a42 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e042      	b.n	8005ac8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005a42:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	da0f      	bge.n	8005a6a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a4a:	78fb      	ldrb	r3, [r7, #3]
 8005a4c:	f003 020f 	and.w	r2, r3, #15
 8005a50:	4613      	mov	r3, r2
 8005a52:	00db      	lsls	r3, r3, #3
 8005a54:	4413      	add	r3, r2
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	3310      	adds	r3, #16
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	4413      	add	r3, r2
 8005a5e:	3304      	adds	r3, #4
 8005a60:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2201      	movs	r2, #1
 8005a66:	705a      	strb	r2, [r3, #1]
 8005a68:	e00f      	b.n	8005a8a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a6a:	78fb      	ldrb	r3, [r7, #3]
 8005a6c:	f003 020f 	and.w	r2, r3, #15
 8005a70:	4613      	mov	r3, r2
 8005a72:	00db      	lsls	r3, r3, #3
 8005a74:	4413      	add	r3, r2
 8005a76:	009b      	lsls	r3, r3, #2
 8005a78:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005a7c:	687a      	ldr	r2, [r7, #4]
 8005a7e:	4413      	add	r3, r2
 8005a80:	3304      	adds	r3, #4
 8005a82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2200      	movs	r2, #0
 8005a88:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005a90:	78fb      	ldrb	r3, [r7, #3]
 8005a92:	f003 030f 	and.w	r3, r3, #15
 8005a96:	b2da      	uxtb	r2, r3
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005aa2:	2b01      	cmp	r3, #1
 8005aa4:	d101      	bne.n	8005aaa <HAL_PCD_EP_ClrStall+0x86>
 8005aa6:	2302      	movs	r3, #2
 8005aa8:	e00e      	b.n	8005ac8 <HAL_PCD_EP_ClrStall+0xa4>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2201      	movs	r2, #1
 8005aae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	68f9      	ldr	r1, [r7, #12]
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f004 f81f 	bl	8009afc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005ac6:	2300      	movs	r3, #0
}
 8005ac8:	4618      	mov	r0, r3
 8005aca:	3710      	adds	r7, #16
 8005acc:	46bd      	mov	sp, r7
 8005ace:	bd80      	pop	{r7, pc}

08005ad0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b084      	sub	sp, #16
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
 8005ad8:	460b      	mov	r3, r1
 8005ada:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005adc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	da0c      	bge.n	8005afe <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ae4:	78fb      	ldrb	r3, [r7, #3]
 8005ae6:	f003 020f 	and.w	r2, r3, #15
 8005aea:	4613      	mov	r3, r2
 8005aec:	00db      	lsls	r3, r3, #3
 8005aee:	4413      	add	r3, r2
 8005af0:	009b      	lsls	r3, r3, #2
 8005af2:	3310      	adds	r3, #16
 8005af4:	687a      	ldr	r2, [r7, #4]
 8005af6:	4413      	add	r3, r2
 8005af8:	3304      	adds	r3, #4
 8005afa:	60fb      	str	r3, [r7, #12]
 8005afc:	e00c      	b.n	8005b18 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005afe:	78fb      	ldrb	r3, [r7, #3]
 8005b00:	f003 020f 	and.w	r2, r3, #15
 8005b04:	4613      	mov	r3, r2
 8005b06:	00db      	lsls	r3, r3, #3
 8005b08:	4413      	add	r3, r2
 8005b0a:	009b      	lsls	r3, r3, #2
 8005b0c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005b10:	687a      	ldr	r2, [r7, #4]
 8005b12:	4413      	add	r3, r2
 8005b14:	3304      	adds	r3, #4
 8005b16:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68f9      	ldr	r1, [r7, #12]
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f003 fe3e 	bl	80097a0 <USB_EPStopXfer>
 8005b24:	4603      	mov	r3, r0
 8005b26:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005b28:	7afb      	ldrb	r3, [r7, #11]
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3710      	adds	r7, #16
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}

08005b32 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005b32:	b580      	push	{r7, lr}
 8005b34:	b08a      	sub	sp, #40	@ 0x28
 8005b36:	af02      	add	r7, sp, #8
 8005b38:	6078      	str	r0, [r7, #4]
 8005b3a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005b46:	683a      	ldr	r2, [r7, #0]
 8005b48:	4613      	mov	r3, r2
 8005b4a:	00db      	lsls	r3, r3, #3
 8005b4c:	4413      	add	r3, r2
 8005b4e:	009b      	lsls	r3, r3, #2
 8005b50:	3310      	adds	r3, #16
 8005b52:	687a      	ldr	r2, [r7, #4]
 8005b54:	4413      	add	r3, r2
 8005b56:	3304      	adds	r3, #4
 8005b58:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	695a      	ldr	r2, [r3, #20]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	691b      	ldr	r3, [r3, #16]
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d901      	bls.n	8005b6a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e06b      	b.n	8005c42 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	691a      	ldr	r2, [r3, #16]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	695b      	ldr	r3, [r3, #20]
 8005b72:	1ad3      	subs	r3, r2, r3
 8005b74:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	69fa      	ldr	r2, [r7, #28]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d902      	bls.n	8005b86 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	3303      	adds	r3, #3
 8005b8a:	089b      	lsrs	r3, r3, #2
 8005b8c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005b8e:	e02a      	b.n	8005be6 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	691a      	ldr	r2, [r3, #16]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	695b      	ldr	r3, [r3, #20]
 8005b98:	1ad3      	subs	r3, r2, r3
 8005b9a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	69fa      	ldr	r2, [r7, #28]
 8005ba2:	429a      	cmp	r2, r3
 8005ba4:	d902      	bls.n	8005bac <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	3303      	adds	r3, #3
 8005bb0:	089b      	lsrs	r3, r3, #2
 8005bb2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	68d9      	ldr	r1, [r3, #12]
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	b2da      	uxtb	r2, r3
 8005bbc:	69fb      	ldr	r3, [r7, #28]
 8005bbe:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005bc4:	9300      	str	r3, [sp, #0]
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	6978      	ldr	r0, [r7, #20]
 8005bca:	f003 fe93 	bl	80098f4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	68da      	ldr	r2, [r3, #12]
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	441a      	add	r2, r3
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	695a      	ldr	r2, [r3, #20]
 8005bde:	69fb      	ldr	r3, [r7, #28]
 8005be0:	441a      	add	r2, r3
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	015a      	lsls	r2, r3, #5
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	4413      	add	r3, r2
 8005bee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bf2:	699b      	ldr	r3, [r3, #24]
 8005bf4:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005bf6:	69ba      	ldr	r2, [r7, #24]
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	d809      	bhi.n	8005c10 <PCD_WriteEmptyTxFifo+0xde>
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	695a      	ldr	r2, [r3, #20]
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005c04:	429a      	cmp	r2, r3
 8005c06:	d203      	bcs.n	8005c10 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	691b      	ldr	r3, [r3, #16]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d1bf      	bne.n	8005b90 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	691a      	ldr	r2, [r3, #16]
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	695b      	ldr	r3, [r3, #20]
 8005c18:	429a      	cmp	r2, r3
 8005c1a:	d811      	bhi.n	8005c40 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	f003 030f 	and.w	r3, r3, #15
 8005c22:	2201      	movs	r2, #1
 8005c24:	fa02 f303 	lsl.w	r3, r2, r3
 8005c28:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	43db      	mvns	r3, r3
 8005c36:	6939      	ldr	r1, [r7, #16]
 8005c38:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005c40:	2300      	movs	r3, #0
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3720      	adds	r7, #32
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}
	...

08005c4c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b088      	sub	sp, #32
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c5c:	69fb      	ldr	r3, [r7, #28]
 8005c5e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005c60:	69fb      	ldr	r3, [r7, #28]
 8005c62:	333c      	adds	r3, #60	@ 0x3c
 8005c64:	3304      	adds	r3, #4
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	015a      	lsls	r2, r3, #5
 8005c6e:	69bb      	ldr	r3, [r7, #24]
 8005c70:	4413      	add	r3, r2
 8005c72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	799b      	ldrb	r3, [r3, #6]
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d17b      	bne.n	8005d7a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	f003 0308 	and.w	r3, r3, #8
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d015      	beq.n	8005cb8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	4a61      	ldr	r2, [pc, #388]	@ (8005e14 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	f240 80b9 	bls.w	8005e08 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	f000 80b3 	beq.w	8005e08 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	015a      	lsls	r2, r3, #5
 8005ca6:	69bb      	ldr	r3, [r7, #24]
 8005ca8:	4413      	add	r3, r2
 8005caa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cae:	461a      	mov	r2, r3
 8005cb0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cb4:	6093      	str	r3, [r2, #8]
 8005cb6:	e0a7      	b.n	8005e08 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	f003 0320 	and.w	r3, r3, #32
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d009      	beq.n	8005cd6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	015a      	lsls	r2, r3, #5
 8005cc6:	69bb      	ldr	r3, [r7, #24]
 8005cc8:	4413      	add	r3, r2
 8005cca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cce:	461a      	mov	r2, r3
 8005cd0:	2320      	movs	r3, #32
 8005cd2:	6093      	str	r3, [r2, #8]
 8005cd4:	e098      	b.n	8005e08 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	f040 8093 	bne.w	8005e08 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	4a4b      	ldr	r2, [pc, #300]	@ (8005e14 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d90f      	bls.n	8005d0a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d00a      	beq.n	8005d0a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	015a      	lsls	r2, r3, #5
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	4413      	add	r3, r2
 8005cfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d00:	461a      	mov	r2, r3
 8005d02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d06:	6093      	str	r3, [r2, #8]
 8005d08:	e07e      	b.n	8005e08 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005d0a:	683a      	ldr	r2, [r7, #0]
 8005d0c:	4613      	mov	r3, r2
 8005d0e:	00db      	lsls	r3, r3, #3
 8005d10:	4413      	add	r3, r2
 8005d12:	009b      	lsls	r3, r3, #2
 8005d14:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005d18:	687a      	ldr	r2, [r7, #4]
 8005d1a:	4413      	add	r3, r2
 8005d1c:	3304      	adds	r3, #4
 8005d1e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6a1a      	ldr	r2, [r3, #32]
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	0159      	lsls	r1, r3, #5
 8005d28:	69bb      	ldr	r3, [r7, #24]
 8005d2a:	440b      	add	r3, r1
 8005d2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d30:	691b      	ldr	r3, [r3, #16]
 8005d32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d36:	1ad2      	subs	r2, r2, r3
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d114      	bne.n	8005d6c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	691b      	ldr	r3, [r3, #16]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d109      	bne.n	8005d5e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6818      	ldr	r0, [r3, #0]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005d54:	461a      	mov	r2, r3
 8005d56:	2101      	movs	r1, #1
 8005d58:	f004 f862 	bl	8009e20 <USB_EP0_OutStart>
 8005d5c:	e006      	b.n	8005d6c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	68da      	ldr	r2, [r3, #12]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	695b      	ldr	r3, [r3, #20]
 8005d66:	441a      	add	r2, r3
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	4619      	mov	r1, r3
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f006 fbe8 	bl	800c548 <HAL_PCD_DataOutStageCallback>
 8005d78:	e046      	b.n	8005e08 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	4a26      	ldr	r2, [pc, #152]	@ (8005e18 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d124      	bne.n	8005dcc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d00a      	beq.n	8005da2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	015a      	lsls	r2, r3, #5
 8005d90:	69bb      	ldr	r3, [r7, #24]
 8005d92:	4413      	add	r3, r2
 8005d94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d98:	461a      	mov	r2, r3
 8005d9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d9e:	6093      	str	r3, [r2, #8]
 8005da0:	e032      	b.n	8005e08 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	f003 0320 	and.w	r3, r3, #32
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d008      	beq.n	8005dbe <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	015a      	lsls	r2, r3, #5
 8005db0:	69bb      	ldr	r3, [r7, #24]
 8005db2:	4413      	add	r3, r2
 8005db4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005db8:	461a      	mov	r2, r3
 8005dba:	2320      	movs	r3, #32
 8005dbc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	b2db      	uxtb	r3, r3
 8005dc2:	4619      	mov	r1, r3
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f006 fbbf 	bl	800c548 <HAL_PCD_DataOutStageCallback>
 8005dca:	e01d      	b.n	8005e08 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d114      	bne.n	8005dfc <PCD_EP_OutXfrComplete_int+0x1b0>
 8005dd2:	6879      	ldr	r1, [r7, #4]
 8005dd4:	683a      	ldr	r2, [r7, #0]
 8005dd6:	4613      	mov	r3, r2
 8005dd8:	00db      	lsls	r3, r3, #3
 8005dda:	4413      	add	r3, r2
 8005ddc:	009b      	lsls	r3, r3, #2
 8005dde:	440b      	add	r3, r1
 8005de0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d108      	bne.n	8005dfc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6818      	ldr	r0, [r3, #0]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005df4:	461a      	mov	r2, r3
 8005df6:	2100      	movs	r1, #0
 8005df8:	f004 f812 	bl	8009e20 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	b2db      	uxtb	r3, r3
 8005e00:	4619      	mov	r1, r3
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f006 fba0 	bl	800c548 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005e08:	2300      	movs	r3, #0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3720      	adds	r7, #32
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	bf00      	nop
 8005e14:	4f54300a 	.word	0x4f54300a
 8005e18:	4f54310a 	.word	0x4f54310a

08005e1c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b086      	sub	sp, #24
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	333c      	adds	r3, #60	@ 0x3c
 8005e34:	3304      	adds	r3, #4
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	015a      	lsls	r2, r3, #5
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	4413      	add	r3, r2
 8005e42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	4a15      	ldr	r2, [pc, #84]	@ (8005ea4 <PCD_EP_OutSetupPacket_int+0x88>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d90e      	bls.n	8005e70 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d009      	beq.n	8005e70 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	015a      	lsls	r2, r3, #5
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	4413      	add	r3, r2
 8005e64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e68:	461a      	mov	r2, r3
 8005e6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e6e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	f006 fb57 	bl	800c524 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	4a0a      	ldr	r2, [pc, #40]	@ (8005ea4 <PCD_EP_OutSetupPacket_int+0x88>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d90c      	bls.n	8005e98 <PCD_EP_OutSetupPacket_int+0x7c>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	799b      	ldrb	r3, [r3, #6]
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d108      	bne.n	8005e98 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6818      	ldr	r0, [r3, #0]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e90:	461a      	mov	r2, r3
 8005e92:	2101      	movs	r1, #1
 8005e94:	f003 ffc4 	bl	8009e20 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005e98:	2300      	movs	r3, #0
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3718      	adds	r7, #24
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}
 8005ea2:	bf00      	nop
 8005ea4:	4f54300a 	.word	0x4f54300a

08005ea8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b085      	sub	sp, #20
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
 8005eb0:	460b      	mov	r3, r1
 8005eb2:	70fb      	strb	r3, [r7, #3]
 8005eb4:	4613      	mov	r3, r2
 8005eb6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ebe:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005ec0:	78fb      	ldrb	r3, [r7, #3]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d107      	bne.n	8005ed6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005ec6:	883b      	ldrh	r3, [r7, #0]
 8005ec8:	0419      	lsls	r1, r3, #16
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	68ba      	ldr	r2, [r7, #8]
 8005ed0:	430a      	orrs	r2, r1
 8005ed2:	629a      	str	r2, [r3, #40]	@ 0x28
 8005ed4:	e028      	b.n	8005f28 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005edc:	0c1b      	lsrs	r3, r3, #16
 8005ede:	68ba      	ldr	r2, [r7, #8]
 8005ee0:	4413      	add	r3, r2
 8005ee2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	73fb      	strb	r3, [r7, #15]
 8005ee8:	e00d      	b.n	8005f06 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	7bfb      	ldrb	r3, [r7, #15]
 8005ef0:	3340      	adds	r3, #64	@ 0x40
 8005ef2:	009b      	lsls	r3, r3, #2
 8005ef4:	4413      	add	r3, r2
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	0c1b      	lsrs	r3, r3, #16
 8005efa:	68ba      	ldr	r2, [r7, #8]
 8005efc:	4413      	add	r3, r2
 8005efe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005f00:	7bfb      	ldrb	r3, [r7, #15]
 8005f02:	3301      	adds	r3, #1
 8005f04:	73fb      	strb	r3, [r7, #15]
 8005f06:	7bfa      	ldrb	r2, [r7, #15]
 8005f08:	78fb      	ldrb	r3, [r7, #3]
 8005f0a:	3b01      	subs	r3, #1
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	d3ec      	bcc.n	8005eea <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005f10:	883b      	ldrh	r3, [r7, #0]
 8005f12:	0418      	lsls	r0, r3, #16
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6819      	ldr	r1, [r3, #0]
 8005f18:	78fb      	ldrb	r3, [r7, #3]
 8005f1a:	3b01      	subs	r3, #1
 8005f1c:	68ba      	ldr	r2, [r7, #8]
 8005f1e:	4302      	orrs	r2, r0
 8005f20:	3340      	adds	r3, #64	@ 0x40
 8005f22:	009b      	lsls	r3, r3, #2
 8005f24:	440b      	add	r3, r1
 8005f26:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005f28:	2300      	movs	r3, #0
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	3714      	adds	r7, #20
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr

08005f36 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005f36:	b480      	push	{r7}
 8005f38:	b083      	sub	sp, #12
 8005f3a:	af00      	add	r7, sp, #0
 8005f3c:	6078      	str	r0, [r7, #4]
 8005f3e:	460b      	mov	r3, r1
 8005f40:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	887a      	ldrh	r2, [r7, #2]
 8005f48:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b083      	sub	sp, #12
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	460b      	mov	r3, r1
 8005f62:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005f64:	bf00      	nop
 8005f66:	370c      	adds	r7, #12
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6e:	4770      	bx	lr

08005f70 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b086      	sub	sp, #24
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d101      	bne.n	8005f82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e267      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f003 0301 	and.w	r3, r3, #1
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d075      	beq.n	800607a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005f8e:	4b88      	ldr	r3, [pc, #544]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	f003 030c 	and.w	r3, r3, #12
 8005f96:	2b04      	cmp	r3, #4
 8005f98:	d00c      	beq.n	8005fb4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005f9a:	4b85      	ldr	r3, [pc, #532]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005fa2:	2b08      	cmp	r3, #8
 8005fa4:	d112      	bne.n	8005fcc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005fa6:	4b82      	ldr	r3, [pc, #520]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005fae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005fb2:	d10b      	bne.n	8005fcc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fb4:	4b7e      	ldr	r3, [pc, #504]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d05b      	beq.n	8006078 <HAL_RCC_OscConfig+0x108>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d157      	bne.n	8006078 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	e242      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fd4:	d106      	bne.n	8005fe4 <HAL_RCC_OscConfig+0x74>
 8005fd6:	4b76      	ldr	r3, [pc, #472]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a75      	ldr	r2, [pc, #468]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8005fdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fe0:	6013      	str	r3, [r2, #0]
 8005fe2:	e01d      	b.n	8006020 <HAL_RCC_OscConfig+0xb0>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005fec:	d10c      	bne.n	8006008 <HAL_RCC_OscConfig+0x98>
 8005fee:	4b70      	ldr	r3, [pc, #448]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a6f      	ldr	r2, [pc, #444]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8005ff4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005ff8:	6013      	str	r3, [r2, #0]
 8005ffa:	4b6d      	ldr	r3, [pc, #436]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a6c      	ldr	r2, [pc, #432]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8006000:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006004:	6013      	str	r3, [r2, #0]
 8006006:	e00b      	b.n	8006020 <HAL_RCC_OscConfig+0xb0>
 8006008:	4b69      	ldr	r3, [pc, #420]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a68      	ldr	r2, [pc, #416]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 800600e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006012:	6013      	str	r3, [r2, #0]
 8006014:	4b66      	ldr	r3, [pc, #408]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a65      	ldr	r2, [pc, #404]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 800601a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800601e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d013      	beq.n	8006050 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006028:	f7fc f8b4 	bl	8002194 <HAL_GetTick>
 800602c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800602e:	e008      	b.n	8006042 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006030:	f7fc f8b0 	bl	8002194 <HAL_GetTick>
 8006034:	4602      	mov	r2, r0
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	1ad3      	subs	r3, r2, r3
 800603a:	2b64      	cmp	r3, #100	@ 0x64
 800603c:	d901      	bls.n	8006042 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800603e:	2303      	movs	r3, #3
 8006040:	e207      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006042:	4b5b      	ldr	r3, [pc, #364]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800604a:	2b00      	cmp	r3, #0
 800604c:	d0f0      	beq.n	8006030 <HAL_RCC_OscConfig+0xc0>
 800604e:	e014      	b.n	800607a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006050:	f7fc f8a0 	bl	8002194 <HAL_GetTick>
 8006054:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006056:	e008      	b.n	800606a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006058:	f7fc f89c 	bl	8002194 <HAL_GetTick>
 800605c:	4602      	mov	r2, r0
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	2b64      	cmp	r3, #100	@ 0x64
 8006064:	d901      	bls.n	800606a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006066:	2303      	movs	r3, #3
 8006068:	e1f3      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800606a:	4b51      	ldr	r3, [pc, #324]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1f0      	bne.n	8006058 <HAL_RCC_OscConfig+0xe8>
 8006076:	e000      	b.n	800607a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006078:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f003 0302 	and.w	r3, r3, #2
 8006082:	2b00      	cmp	r3, #0
 8006084:	d063      	beq.n	800614e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006086:	4b4a      	ldr	r3, [pc, #296]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	f003 030c 	and.w	r3, r3, #12
 800608e:	2b00      	cmp	r3, #0
 8006090:	d00b      	beq.n	80060aa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006092:	4b47      	ldr	r3, [pc, #284]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800609a:	2b08      	cmp	r3, #8
 800609c:	d11c      	bne.n	80060d8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800609e:	4b44      	ldr	r3, [pc, #272]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d116      	bne.n	80060d8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060aa:	4b41      	ldr	r3, [pc, #260]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f003 0302 	and.w	r3, r3, #2
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d005      	beq.n	80060c2 <HAL_RCC_OscConfig+0x152>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d001      	beq.n	80060c2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	e1c7      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060c2:	4b3b      	ldr	r3, [pc, #236]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	691b      	ldr	r3, [r3, #16]
 80060ce:	00db      	lsls	r3, r3, #3
 80060d0:	4937      	ldr	r1, [pc, #220]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 80060d2:	4313      	orrs	r3, r2
 80060d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060d6:	e03a      	b.n	800614e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	68db      	ldr	r3, [r3, #12]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d020      	beq.n	8006122 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80060e0:	4b34      	ldr	r3, [pc, #208]	@ (80061b4 <HAL_RCC_OscConfig+0x244>)
 80060e2:	2201      	movs	r2, #1
 80060e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060e6:	f7fc f855 	bl	8002194 <HAL_GetTick>
 80060ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060ec:	e008      	b.n	8006100 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060ee:	f7fc f851 	bl	8002194 <HAL_GetTick>
 80060f2:	4602      	mov	r2, r0
 80060f4:	693b      	ldr	r3, [r7, #16]
 80060f6:	1ad3      	subs	r3, r2, r3
 80060f8:	2b02      	cmp	r3, #2
 80060fa:	d901      	bls.n	8006100 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80060fc:	2303      	movs	r3, #3
 80060fe:	e1a8      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006100:	4b2b      	ldr	r3, [pc, #172]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f003 0302 	and.w	r3, r3, #2
 8006108:	2b00      	cmp	r3, #0
 800610a:	d0f0      	beq.n	80060ee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800610c:	4b28      	ldr	r3, [pc, #160]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	691b      	ldr	r3, [r3, #16]
 8006118:	00db      	lsls	r3, r3, #3
 800611a:	4925      	ldr	r1, [pc, #148]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 800611c:	4313      	orrs	r3, r2
 800611e:	600b      	str	r3, [r1, #0]
 8006120:	e015      	b.n	800614e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006122:	4b24      	ldr	r3, [pc, #144]	@ (80061b4 <HAL_RCC_OscConfig+0x244>)
 8006124:	2200      	movs	r2, #0
 8006126:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006128:	f7fc f834 	bl	8002194 <HAL_GetTick>
 800612c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800612e:	e008      	b.n	8006142 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006130:	f7fc f830 	bl	8002194 <HAL_GetTick>
 8006134:	4602      	mov	r2, r0
 8006136:	693b      	ldr	r3, [r7, #16]
 8006138:	1ad3      	subs	r3, r2, r3
 800613a:	2b02      	cmp	r3, #2
 800613c:	d901      	bls.n	8006142 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800613e:	2303      	movs	r3, #3
 8006140:	e187      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006142:	4b1b      	ldr	r3, [pc, #108]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f003 0302 	and.w	r3, r3, #2
 800614a:	2b00      	cmp	r3, #0
 800614c:	d1f0      	bne.n	8006130 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f003 0308 	and.w	r3, r3, #8
 8006156:	2b00      	cmp	r3, #0
 8006158:	d036      	beq.n	80061c8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	695b      	ldr	r3, [r3, #20]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d016      	beq.n	8006190 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006162:	4b15      	ldr	r3, [pc, #84]	@ (80061b8 <HAL_RCC_OscConfig+0x248>)
 8006164:	2201      	movs	r2, #1
 8006166:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006168:	f7fc f814 	bl	8002194 <HAL_GetTick>
 800616c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800616e:	e008      	b.n	8006182 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006170:	f7fc f810 	bl	8002194 <HAL_GetTick>
 8006174:	4602      	mov	r2, r0
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	1ad3      	subs	r3, r2, r3
 800617a:	2b02      	cmp	r3, #2
 800617c:	d901      	bls.n	8006182 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800617e:	2303      	movs	r3, #3
 8006180:	e167      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006182:	4b0b      	ldr	r3, [pc, #44]	@ (80061b0 <HAL_RCC_OscConfig+0x240>)
 8006184:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006186:	f003 0302 	and.w	r3, r3, #2
 800618a:	2b00      	cmp	r3, #0
 800618c:	d0f0      	beq.n	8006170 <HAL_RCC_OscConfig+0x200>
 800618e:	e01b      	b.n	80061c8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006190:	4b09      	ldr	r3, [pc, #36]	@ (80061b8 <HAL_RCC_OscConfig+0x248>)
 8006192:	2200      	movs	r2, #0
 8006194:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006196:	f7fb fffd 	bl	8002194 <HAL_GetTick>
 800619a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800619c:	e00e      	b.n	80061bc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800619e:	f7fb fff9 	bl	8002194 <HAL_GetTick>
 80061a2:	4602      	mov	r2, r0
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	1ad3      	subs	r3, r2, r3
 80061a8:	2b02      	cmp	r3, #2
 80061aa:	d907      	bls.n	80061bc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80061ac:	2303      	movs	r3, #3
 80061ae:	e150      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
 80061b0:	40023800 	.word	0x40023800
 80061b4:	42470000 	.word	0x42470000
 80061b8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061bc:	4b88      	ldr	r3, [pc, #544]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80061be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061c0:	f003 0302 	and.w	r3, r3, #2
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d1ea      	bne.n	800619e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f003 0304 	and.w	r3, r3, #4
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	f000 8097 	beq.w	8006304 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061d6:	2300      	movs	r3, #0
 80061d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061da:	4b81      	ldr	r3, [pc, #516]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80061dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d10f      	bne.n	8006206 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061e6:	2300      	movs	r3, #0
 80061e8:	60bb      	str	r3, [r7, #8]
 80061ea:	4b7d      	ldr	r3, [pc, #500]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80061ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ee:	4a7c      	ldr	r2, [pc, #496]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80061f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80061f6:	4b7a      	ldr	r3, [pc, #488]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80061f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061fe:	60bb      	str	r3, [r7, #8]
 8006200:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006202:	2301      	movs	r3, #1
 8006204:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006206:	4b77      	ldr	r3, [pc, #476]	@ (80063e4 <HAL_RCC_OscConfig+0x474>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800620e:	2b00      	cmp	r3, #0
 8006210:	d118      	bne.n	8006244 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006212:	4b74      	ldr	r3, [pc, #464]	@ (80063e4 <HAL_RCC_OscConfig+0x474>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a73      	ldr	r2, [pc, #460]	@ (80063e4 <HAL_RCC_OscConfig+0x474>)
 8006218:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800621c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800621e:	f7fb ffb9 	bl	8002194 <HAL_GetTick>
 8006222:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006224:	e008      	b.n	8006238 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006226:	f7fb ffb5 	bl	8002194 <HAL_GetTick>
 800622a:	4602      	mov	r2, r0
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	1ad3      	subs	r3, r2, r3
 8006230:	2b02      	cmp	r3, #2
 8006232:	d901      	bls.n	8006238 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006234:	2303      	movs	r3, #3
 8006236:	e10c      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006238:	4b6a      	ldr	r3, [pc, #424]	@ (80063e4 <HAL_RCC_OscConfig+0x474>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006240:	2b00      	cmp	r3, #0
 8006242:	d0f0      	beq.n	8006226 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	2b01      	cmp	r3, #1
 800624a:	d106      	bne.n	800625a <HAL_RCC_OscConfig+0x2ea>
 800624c:	4b64      	ldr	r3, [pc, #400]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 800624e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006250:	4a63      	ldr	r2, [pc, #396]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 8006252:	f043 0301 	orr.w	r3, r3, #1
 8006256:	6713      	str	r3, [r2, #112]	@ 0x70
 8006258:	e01c      	b.n	8006294 <HAL_RCC_OscConfig+0x324>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	2b05      	cmp	r3, #5
 8006260:	d10c      	bne.n	800627c <HAL_RCC_OscConfig+0x30c>
 8006262:	4b5f      	ldr	r3, [pc, #380]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 8006264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006266:	4a5e      	ldr	r2, [pc, #376]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 8006268:	f043 0304 	orr.w	r3, r3, #4
 800626c:	6713      	str	r3, [r2, #112]	@ 0x70
 800626e:	4b5c      	ldr	r3, [pc, #368]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 8006270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006272:	4a5b      	ldr	r2, [pc, #364]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 8006274:	f043 0301 	orr.w	r3, r3, #1
 8006278:	6713      	str	r3, [r2, #112]	@ 0x70
 800627a:	e00b      	b.n	8006294 <HAL_RCC_OscConfig+0x324>
 800627c:	4b58      	ldr	r3, [pc, #352]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 800627e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006280:	4a57      	ldr	r2, [pc, #348]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 8006282:	f023 0301 	bic.w	r3, r3, #1
 8006286:	6713      	str	r3, [r2, #112]	@ 0x70
 8006288:	4b55      	ldr	r3, [pc, #340]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 800628a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800628c:	4a54      	ldr	r2, [pc, #336]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 800628e:	f023 0304 	bic.w	r3, r3, #4
 8006292:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d015      	beq.n	80062c8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800629c:	f7fb ff7a 	bl	8002194 <HAL_GetTick>
 80062a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062a2:	e00a      	b.n	80062ba <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062a4:	f7fb ff76 	bl	8002194 <HAL_GetTick>
 80062a8:	4602      	mov	r2, r0
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	1ad3      	subs	r3, r2, r3
 80062ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d901      	bls.n	80062ba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80062b6:	2303      	movs	r3, #3
 80062b8:	e0cb      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062ba:	4b49      	ldr	r3, [pc, #292]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80062bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062be:	f003 0302 	and.w	r3, r3, #2
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d0ee      	beq.n	80062a4 <HAL_RCC_OscConfig+0x334>
 80062c6:	e014      	b.n	80062f2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062c8:	f7fb ff64 	bl	8002194 <HAL_GetTick>
 80062cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062ce:	e00a      	b.n	80062e6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062d0:	f7fb ff60 	bl	8002194 <HAL_GetTick>
 80062d4:	4602      	mov	r2, r0
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	1ad3      	subs	r3, r2, r3
 80062da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062de:	4293      	cmp	r3, r2
 80062e0:	d901      	bls.n	80062e6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80062e2:	2303      	movs	r3, #3
 80062e4:	e0b5      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062e6:	4b3e      	ldr	r3, [pc, #248]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80062e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062ea:	f003 0302 	and.w	r3, r3, #2
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d1ee      	bne.n	80062d0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80062f2:	7dfb      	ldrb	r3, [r7, #23]
 80062f4:	2b01      	cmp	r3, #1
 80062f6:	d105      	bne.n	8006304 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062f8:	4b39      	ldr	r3, [pc, #228]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80062fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062fc:	4a38      	ldr	r2, [pc, #224]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80062fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006302:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	699b      	ldr	r3, [r3, #24]
 8006308:	2b00      	cmp	r3, #0
 800630a:	f000 80a1 	beq.w	8006450 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800630e:	4b34      	ldr	r3, [pc, #208]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	f003 030c 	and.w	r3, r3, #12
 8006316:	2b08      	cmp	r3, #8
 8006318:	d05c      	beq.n	80063d4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	699b      	ldr	r3, [r3, #24]
 800631e:	2b02      	cmp	r3, #2
 8006320:	d141      	bne.n	80063a6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006322:	4b31      	ldr	r3, [pc, #196]	@ (80063e8 <HAL_RCC_OscConfig+0x478>)
 8006324:	2200      	movs	r2, #0
 8006326:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006328:	f7fb ff34 	bl	8002194 <HAL_GetTick>
 800632c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800632e:	e008      	b.n	8006342 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006330:	f7fb ff30 	bl	8002194 <HAL_GetTick>
 8006334:	4602      	mov	r2, r0
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	1ad3      	subs	r3, r2, r3
 800633a:	2b02      	cmp	r3, #2
 800633c:	d901      	bls.n	8006342 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800633e:	2303      	movs	r3, #3
 8006340:	e087      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006342:	4b27      	ldr	r3, [pc, #156]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800634a:	2b00      	cmp	r3, #0
 800634c:	d1f0      	bne.n	8006330 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	69da      	ldr	r2, [r3, #28]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6a1b      	ldr	r3, [r3, #32]
 8006356:	431a      	orrs	r2, r3
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800635c:	019b      	lsls	r3, r3, #6
 800635e:	431a      	orrs	r2, r3
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006364:	085b      	lsrs	r3, r3, #1
 8006366:	3b01      	subs	r3, #1
 8006368:	041b      	lsls	r3, r3, #16
 800636a:	431a      	orrs	r2, r3
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006370:	061b      	lsls	r3, r3, #24
 8006372:	491b      	ldr	r1, [pc, #108]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 8006374:	4313      	orrs	r3, r2
 8006376:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006378:	4b1b      	ldr	r3, [pc, #108]	@ (80063e8 <HAL_RCC_OscConfig+0x478>)
 800637a:	2201      	movs	r2, #1
 800637c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800637e:	f7fb ff09 	bl	8002194 <HAL_GetTick>
 8006382:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006384:	e008      	b.n	8006398 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006386:	f7fb ff05 	bl	8002194 <HAL_GetTick>
 800638a:	4602      	mov	r2, r0
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	1ad3      	subs	r3, r2, r3
 8006390:	2b02      	cmp	r3, #2
 8006392:	d901      	bls.n	8006398 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006394:	2303      	movs	r3, #3
 8006396:	e05c      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006398:	4b11      	ldr	r3, [pc, #68]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d0f0      	beq.n	8006386 <HAL_RCC_OscConfig+0x416>
 80063a4:	e054      	b.n	8006450 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063a6:	4b10      	ldr	r3, [pc, #64]	@ (80063e8 <HAL_RCC_OscConfig+0x478>)
 80063a8:	2200      	movs	r2, #0
 80063aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063ac:	f7fb fef2 	bl	8002194 <HAL_GetTick>
 80063b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063b2:	e008      	b.n	80063c6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063b4:	f7fb feee 	bl	8002194 <HAL_GetTick>
 80063b8:	4602      	mov	r2, r0
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	1ad3      	subs	r3, r2, r3
 80063be:	2b02      	cmp	r3, #2
 80063c0:	d901      	bls.n	80063c6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80063c2:	2303      	movs	r3, #3
 80063c4:	e045      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063c6:	4b06      	ldr	r3, [pc, #24]	@ (80063e0 <HAL_RCC_OscConfig+0x470>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d1f0      	bne.n	80063b4 <HAL_RCC_OscConfig+0x444>
 80063d2:	e03d      	b.n	8006450 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	699b      	ldr	r3, [r3, #24]
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d107      	bne.n	80063ec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	e038      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
 80063e0:	40023800 	.word	0x40023800
 80063e4:	40007000 	.word	0x40007000
 80063e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80063ec:	4b1b      	ldr	r3, [pc, #108]	@ (800645c <HAL_RCC_OscConfig+0x4ec>)
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	699b      	ldr	r3, [r3, #24]
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d028      	beq.n	800644c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006404:	429a      	cmp	r2, r3
 8006406:	d121      	bne.n	800644c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006412:	429a      	cmp	r2, r3
 8006414:	d11a      	bne.n	800644c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006416:	68fa      	ldr	r2, [r7, #12]
 8006418:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800641c:	4013      	ands	r3, r2
 800641e:	687a      	ldr	r2, [r7, #4]
 8006420:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006422:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006424:	4293      	cmp	r3, r2
 8006426:	d111      	bne.n	800644c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006432:	085b      	lsrs	r3, r3, #1
 8006434:	3b01      	subs	r3, #1
 8006436:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006438:	429a      	cmp	r2, r3
 800643a:	d107      	bne.n	800644c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006446:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006448:	429a      	cmp	r2, r3
 800644a:	d001      	beq.n	8006450 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	e000      	b.n	8006452 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006450:	2300      	movs	r3, #0
}
 8006452:	4618      	mov	r0, r3
 8006454:	3718      	adds	r7, #24
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	40023800 	.word	0x40023800

08006460 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b084      	sub	sp, #16
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
 8006468:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d101      	bne.n	8006474 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006470:	2301      	movs	r3, #1
 8006472:	e0cc      	b.n	800660e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006474:	4b68      	ldr	r3, [pc, #416]	@ (8006618 <HAL_RCC_ClockConfig+0x1b8>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f003 0307 	and.w	r3, r3, #7
 800647c:	683a      	ldr	r2, [r7, #0]
 800647e:	429a      	cmp	r2, r3
 8006480:	d90c      	bls.n	800649c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006482:	4b65      	ldr	r3, [pc, #404]	@ (8006618 <HAL_RCC_ClockConfig+0x1b8>)
 8006484:	683a      	ldr	r2, [r7, #0]
 8006486:	b2d2      	uxtb	r2, r2
 8006488:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800648a:	4b63      	ldr	r3, [pc, #396]	@ (8006618 <HAL_RCC_ClockConfig+0x1b8>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 0307 	and.w	r3, r3, #7
 8006492:	683a      	ldr	r2, [r7, #0]
 8006494:	429a      	cmp	r2, r3
 8006496:	d001      	beq.n	800649c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006498:	2301      	movs	r3, #1
 800649a:	e0b8      	b.n	800660e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f003 0302 	and.w	r3, r3, #2
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d020      	beq.n	80064ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f003 0304 	and.w	r3, r3, #4
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d005      	beq.n	80064c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80064b4:	4b59      	ldr	r3, [pc, #356]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	4a58      	ldr	r2, [pc, #352]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80064ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80064be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f003 0308 	and.w	r3, r3, #8
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d005      	beq.n	80064d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80064cc:	4b53      	ldr	r3, [pc, #332]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	4a52      	ldr	r2, [pc, #328]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80064d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80064d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064d8:	4b50      	ldr	r3, [pc, #320]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80064da:	689b      	ldr	r3, [r3, #8]
 80064dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	494d      	ldr	r1, [pc, #308]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80064e6:	4313      	orrs	r3, r2
 80064e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f003 0301 	and.w	r3, r3, #1
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d044      	beq.n	8006580 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	2b01      	cmp	r3, #1
 80064fc:	d107      	bne.n	800650e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064fe:	4b47      	ldr	r3, [pc, #284]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006506:	2b00      	cmp	r3, #0
 8006508:	d119      	bne.n	800653e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e07f      	b.n	800660e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	2b02      	cmp	r3, #2
 8006514:	d003      	beq.n	800651e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800651a:	2b03      	cmp	r3, #3
 800651c:	d107      	bne.n	800652e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800651e:	4b3f      	ldr	r3, [pc, #252]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006526:	2b00      	cmp	r3, #0
 8006528:	d109      	bne.n	800653e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800652a:	2301      	movs	r3, #1
 800652c:	e06f      	b.n	800660e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800652e:	4b3b      	ldr	r3, [pc, #236]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f003 0302 	and.w	r3, r3, #2
 8006536:	2b00      	cmp	r3, #0
 8006538:	d101      	bne.n	800653e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	e067      	b.n	800660e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800653e:	4b37      	ldr	r3, [pc, #220]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	f023 0203 	bic.w	r2, r3, #3
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	4934      	ldr	r1, [pc, #208]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 800654c:	4313      	orrs	r3, r2
 800654e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006550:	f7fb fe20 	bl	8002194 <HAL_GetTick>
 8006554:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006556:	e00a      	b.n	800656e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006558:	f7fb fe1c 	bl	8002194 <HAL_GetTick>
 800655c:	4602      	mov	r2, r0
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	1ad3      	subs	r3, r2, r3
 8006562:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006566:	4293      	cmp	r3, r2
 8006568:	d901      	bls.n	800656e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800656a:	2303      	movs	r3, #3
 800656c:	e04f      	b.n	800660e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800656e:	4b2b      	ldr	r3, [pc, #172]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	f003 020c 	and.w	r2, r3, #12
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	009b      	lsls	r3, r3, #2
 800657c:	429a      	cmp	r2, r3
 800657e:	d1eb      	bne.n	8006558 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006580:	4b25      	ldr	r3, [pc, #148]	@ (8006618 <HAL_RCC_ClockConfig+0x1b8>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f003 0307 	and.w	r3, r3, #7
 8006588:	683a      	ldr	r2, [r7, #0]
 800658a:	429a      	cmp	r2, r3
 800658c:	d20c      	bcs.n	80065a8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800658e:	4b22      	ldr	r3, [pc, #136]	@ (8006618 <HAL_RCC_ClockConfig+0x1b8>)
 8006590:	683a      	ldr	r2, [r7, #0]
 8006592:	b2d2      	uxtb	r2, r2
 8006594:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006596:	4b20      	ldr	r3, [pc, #128]	@ (8006618 <HAL_RCC_ClockConfig+0x1b8>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f003 0307 	and.w	r3, r3, #7
 800659e:	683a      	ldr	r2, [r7, #0]
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d001      	beq.n	80065a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	e032      	b.n	800660e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f003 0304 	and.w	r3, r3, #4
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d008      	beq.n	80065c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80065b4:	4b19      	ldr	r3, [pc, #100]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	68db      	ldr	r3, [r3, #12]
 80065c0:	4916      	ldr	r1, [pc, #88]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80065c2:	4313      	orrs	r3, r2
 80065c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f003 0308 	and.w	r3, r3, #8
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d009      	beq.n	80065e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80065d2:	4b12      	ldr	r3, [pc, #72]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	691b      	ldr	r3, [r3, #16]
 80065de:	00db      	lsls	r3, r3, #3
 80065e0:	490e      	ldr	r1, [pc, #56]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80065e2:	4313      	orrs	r3, r2
 80065e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80065e6:	f000 f821 	bl	800662c <HAL_RCC_GetSysClockFreq>
 80065ea:	4602      	mov	r2, r0
 80065ec:	4b0b      	ldr	r3, [pc, #44]	@ (800661c <HAL_RCC_ClockConfig+0x1bc>)
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	091b      	lsrs	r3, r3, #4
 80065f2:	f003 030f 	and.w	r3, r3, #15
 80065f6:	490a      	ldr	r1, [pc, #40]	@ (8006620 <HAL_RCC_ClockConfig+0x1c0>)
 80065f8:	5ccb      	ldrb	r3, [r1, r3]
 80065fa:	fa22 f303 	lsr.w	r3, r2, r3
 80065fe:	4a09      	ldr	r2, [pc, #36]	@ (8006624 <HAL_RCC_ClockConfig+0x1c4>)
 8006600:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006602:	4b09      	ldr	r3, [pc, #36]	@ (8006628 <HAL_RCC_ClockConfig+0x1c8>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4618      	mov	r0, r3
 8006608:	f7fb fd80 	bl	800210c <HAL_InitTick>

  return HAL_OK;
 800660c:	2300      	movs	r3, #0
}
 800660e:	4618      	mov	r0, r3
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
 8006616:	bf00      	nop
 8006618:	40023c00 	.word	0x40023c00
 800661c:	40023800 	.word	0x40023800
 8006620:	08015190 	.word	0x08015190
 8006624:	20000008 	.word	0x20000008
 8006628:	2000000c 	.word	0x2000000c

0800662c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800662c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006630:	b090      	sub	sp, #64	@ 0x40
 8006632:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006634:	2300      	movs	r3, #0
 8006636:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006638:	2300      	movs	r3, #0
 800663a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800663c:	2300      	movs	r3, #0
 800663e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006640:	2300      	movs	r3, #0
 8006642:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006644:	4b59      	ldr	r3, [pc, #356]	@ (80067ac <HAL_RCC_GetSysClockFreq+0x180>)
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	f003 030c 	and.w	r3, r3, #12
 800664c:	2b08      	cmp	r3, #8
 800664e:	d00d      	beq.n	800666c <HAL_RCC_GetSysClockFreq+0x40>
 8006650:	2b08      	cmp	r3, #8
 8006652:	f200 80a1 	bhi.w	8006798 <HAL_RCC_GetSysClockFreq+0x16c>
 8006656:	2b00      	cmp	r3, #0
 8006658:	d002      	beq.n	8006660 <HAL_RCC_GetSysClockFreq+0x34>
 800665a:	2b04      	cmp	r3, #4
 800665c:	d003      	beq.n	8006666 <HAL_RCC_GetSysClockFreq+0x3a>
 800665e:	e09b      	b.n	8006798 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006660:	4b53      	ldr	r3, [pc, #332]	@ (80067b0 <HAL_RCC_GetSysClockFreq+0x184>)
 8006662:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006664:	e09b      	b.n	800679e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006666:	4b53      	ldr	r3, [pc, #332]	@ (80067b4 <HAL_RCC_GetSysClockFreq+0x188>)
 8006668:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800666a:	e098      	b.n	800679e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800666c:	4b4f      	ldr	r3, [pc, #316]	@ (80067ac <HAL_RCC_GetSysClockFreq+0x180>)
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006674:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006676:	4b4d      	ldr	r3, [pc, #308]	@ (80067ac <HAL_RCC_GetSysClockFreq+0x180>)
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800667e:	2b00      	cmp	r3, #0
 8006680:	d028      	beq.n	80066d4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006682:	4b4a      	ldr	r3, [pc, #296]	@ (80067ac <HAL_RCC_GetSysClockFreq+0x180>)
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	099b      	lsrs	r3, r3, #6
 8006688:	2200      	movs	r2, #0
 800668a:	623b      	str	r3, [r7, #32]
 800668c:	627a      	str	r2, [r7, #36]	@ 0x24
 800668e:	6a3b      	ldr	r3, [r7, #32]
 8006690:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006694:	2100      	movs	r1, #0
 8006696:	4b47      	ldr	r3, [pc, #284]	@ (80067b4 <HAL_RCC_GetSysClockFreq+0x188>)
 8006698:	fb03 f201 	mul.w	r2, r3, r1
 800669c:	2300      	movs	r3, #0
 800669e:	fb00 f303 	mul.w	r3, r0, r3
 80066a2:	4413      	add	r3, r2
 80066a4:	4a43      	ldr	r2, [pc, #268]	@ (80067b4 <HAL_RCC_GetSysClockFreq+0x188>)
 80066a6:	fba0 1202 	umull	r1, r2, r0, r2
 80066aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80066ac:	460a      	mov	r2, r1
 80066ae:	62ba      	str	r2, [r7, #40]	@ 0x28
 80066b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066b2:	4413      	add	r3, r2
 80066b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066b8:	2200      	movs	r2, #0
 80066ba:	61bb      	str	r3, [r7, #24]
 80066bc:	61fa      	str	r2, [r7, #28]
 80066be:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80066c2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80066c6:	f7fa fb49 	bl	8000d5c <__aeabi_uldivmod>
 80066ca:	4602      	mov	r2, r0
 80066cc:	460b      	mov	r3, r1
 80066ce:	4613      	mov	r3, r2
 80066d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80066d2:	e053      	b.n	800677c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80066d4:	4b35      	ldr	r3, [pc, #212]	@ (80067ac <HAL_RCC_GetSysClockFreq+0x180>)
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	099b      	lsrs	r3, r3, #6
 80066da:	2200      	movs	r2, #0
 80066dc:	613b      	str	r3, [r7, #16]
 80066de:	617a      	str	r2, [r7, #20]
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80066e6:	f04f 0b00 	mov.w	fp, #0
 80066ea:	4652      	mov	r2, sl
 80066ec:	465b      	mov	r3, fp
 80066ee:	f04f 0000 	mov.w	r0, #0
 80066f2:	f04f 0100 	mov.w	r1, #0
 80066f6:	0159      	lsls	r1, r3, #5
 80066f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80066fc:	0150      	lsls	r0, r2, #5
 80066fe:	4602      	mov	r2, r0
 8006700:	460b      	mov	r3, r1
 8006702:	ebb2 080a 	subs.w	r8, r2, sl
 8006706:	eb63 090b 	sbc.w	r9, r3, fp
 800670a:	f04f 0200 	mov.w	r2, #0
 800670e:	f04f 0300 	mov.w	r3, #0
 8006712:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006716:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800671a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800671e:	ebb2 0408 	subs.w	r4, r2, r8
 8006722:	eb63 0509 	sbc.w	r5, r3, r9
 8006726:	f04f 0200 	mov.w	r2, #0
 800672a:	f04f 0300 	mov.w	r3, #0
 800672e:	00eb      	lsls	r3, r5, #3
 8006730:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006734:	00e2      	lsls	r2, r4, #3
 8006736:	4614      	mov	r4, r2
 8006738:	461d      	mov	r5, r3
 800673a:	eb14 030a 	adds.w	r3, r4, sl
 800673e:	603b      	str	r3, [r7, #0]
 8006740:	eb45 030b 	adc.w	r3, r5, fp
 8006744:	607b      	str	r3, [r7, #4]
 8006746:	f04f 0200 	mov.w	r2, #0
 800674a:	f04f 0300 	mov.w	r3, #0
 800674e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006752:	4629      	mov	r1, r5
 8006754:	028b      	lsls	r3, r1, #10
 8006756:	4621      	mov	r1, r4
 8006758:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800675c:	4621      	mov	r1, r4
 800675e:	028a      	lsls	r2, r1, #10
 8006760:	4610      	mov	r0, r2
 8006762:	4619      	mov	r1, r3
 8006764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006766:	2200      	movs	r2, #0
 8006768:	60bb      	str	r3, [r7, #8]
 800676a:	60fa      	str	r2, [r7, #12]
 800676c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006770:	f7fa faf4 	bl	8000d5c <__aeabi_uldivmod>
 8006774:	4602      	mov	r2, r0
 8006776:	460b      	mov	r3, r1
 8006778:	4613      	mov	r3, r2
 800677a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800677c:	4b0b      	ldr	r3, [pc, #44]	@ (80067ac <HAL_RCC_GetSysClockFreq+0x180>)
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	0c1b      	lsrs	r3, r3, #16
 8006782:	f003 0303 	and.w	r3, r3, #3
 8006786:	3301      	adds	r3, #1
 8006788:	005b      	lsls	r3, r3, #1
 800678a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800678c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800678e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006790:	fbb2 f3f3 	udiv	r3, r2, r3
 8006794:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006796:	e002      	b.n	800679e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006798:	4b05      	ldr	r3, [pc, #20]	@ (80067b0 <HAL_RCC_GetSysClockFreq+0x184>)
 800679a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800679c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800679e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	3740      	adds	r7, #64	@ 0x40
 80067a4:	46bd      	mov	sp, r7
 80067a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067aa:	bf00      	nop
 80067ac:	40023800 	.word	0x40023800
 80067b0:	00f42400 	.word	0x00f42400
 80067b4:	00b71b00 	.word	0x00b71b00

080067b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80067b8:	b480      	push	{r7}
 80067ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80067bc:	4b03      	ldr	r3, [pc, #12]	@ (80067cc <HAL_RCC_GetHCLKFreq+0x14>)
 80067be:	681b      	ldr	r3, [r3, #0]
}
 80067c0:	4618      	mov	r0, r3
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop
 80067cc:	20000008 	.word	0x20000008

080067d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80067d4:	f7ff fff0 	bl	80067b8 <HAL_RCC_GetHCLKFreq>
 80067d8:	4602      	mov	r2, r0
 80067da:	4b05      	ldr	r3, [pc, #20]	@ (80067f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	0a9b      	lsrs	r3, r3, #10
 80067e0:	f003 0307 	and.w	r3, r3, #7
 80067e4:	4903      	ldr	r1, [pc, #12]	@ (80067f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80067e6:	5ccb      	ldrb	r3, [r1, r3]
 80067e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	bd80      	pop	{r7, pc}
 80067f0:	40023800 	.word	0x40023800
 80067f4:	080151a0 	.word	0x080151a0

080067f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80067fc:	f7ff ffdc 	bl	80067b8 <HAL_RCC_GetHCLKFreq>
 8006800:	4602      	mov	r2, r0
 8006802:	4b05      	ldr	r3, [pc, #20]	@ (8006818 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	0b5b      	lsrs	r3, r3, #13
 8006808:	f003 0307 	and.w	r3, r3, #7
 800680c:	4903      	ldr	r1, [pc, #12]	@ (800681c <HAL_RCC_GetPCLK2Freq+0x24>)
 800680e:	5ccb      	ldrb	r3, [r1, r3]
 8006810:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006814:	4618      	mov	r0, r3
 8006816:	bd80      	pop	{r7, pc}
 8006818:	40023800 	.word	0x40023800
 800681c:	080151a0 	.word	0x080151a0

08006820 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b082      	sub	sp, #8
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d101      	bne.n	8006832 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	e07b      	b.n	800692a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006836:	2b00      	cmp	r3, #0
 8006838:	d108      	bne.n	800684c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006842:	d009      	beq.n	8006858 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2200      	movs	r2, #0
 8006848:	61da      	str	r2, [r3, #28]
 800684a:	e005      	b.n	8006858 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2200      	movs	r2, #0
 8006856:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006864:	b2db      	uxtb	r3, r3
 8006866:	2b00      	cmp	r3, #0
 8006868:	d106      	bne.n	8006878 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2200      	movs	r2, #0
 800686e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	f7fb f916 	bl	8001aa4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2202      	movs	r2, #2
 800687c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800688e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80068a0:	431a      	orrs	r2, r3
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	68db      	ldr	r3, [r3, #12]
 80068a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068aa:	431a      	orrs	r2, r3
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	691b      	ldr	r3, [r3, #16]
 80068b0:	f003 0302 	and.w	r3, r3, #2
 80068b4:	431a      	orrs	r2, r3
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	695b      	ldr	r3, [r3, #20]
 80068ba:	f003 0301 	and.w	r3, r3, #1
 80068be:	431a      	orrs	r2, r3
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	699b      	ldr	r3, [r3, #24]
 80068c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068c8:	431a      	orrs	r2, r3
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	69db      	ldr	r3, [r3, #28]
 80068ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80068d2:	431a      	orrs	r2, r3
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6a1b      	ldr	r3, [r3, #32]
 80068d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068dc:	ea42 0103 	orr.w	r1, r2, r3
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068e4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	430a      	orrs	r2, r1
 80068ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	699b      	ldr	r3, [r3, #24]
 80068f4:	0c1b      	lsrs	r3, r3, #16
 80068f6:	f003 0104 	and.w	r1, r3, #4
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068fe:	f003 0210 	and.w	r2, r3, #16
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	430a      	orrs	r2, r1
 8006908:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	69da      	ldr	r2, [r3, #28]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006918:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2201      	movs	r2, #1
 8006924:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006928:	2300      	movs	r3, #0
}
 800692a:	4618      	mov	r0, r3
 800692c:	3708      	adds	r7, #8
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}

08006932 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006932:	b580      	push	{r7, lr}
 8006934:	b082      	sub	sp, #8
 8006936:	af00      	add	r7, sp, #0
 8006938:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d101      	bne.n	8006944 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006940:	2301      	movs	r3, #1
 8006942:	e041      	b.n	80069c8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800694a:	b2db      	uxtb	r3, r3
 800694c:	2b00      	cmp	r3, #0
 800694e:	d106      	bne.n	800695e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2200      	movs	r2, #0
 8006954:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	f7fb f8eb 	bl	8001b34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2202      	movs	r2, #2
 8006962:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681a      	ldr	r2, [r3, #0]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	3304      	adds	r3, #4
 800696e:	4619      	mov	r1, r3
 8006970:	4610      	mov	r0, r2
 8006972:	f000 fa11 	bl	8006d98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2201      	movs	r2, #1
 800697a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2201      	movs	r2, #1
 8006982:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2201      	movs	r2, #1
 800698a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2201      	movs	r2, #1
 8006992:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2201      	movs	r2, #1
 800699a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2201      	movs	r2, #1
 80069a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2201      	movs	r2, #1
 80069aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2201      	movs	r2, #1
 80069b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2201      	movs	r2, #1
 80069ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2201      	movs	r2, #1
 80069c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80069c6:	2300      	movs	r3, #0
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3708      	adds	r7, #8
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b082      	sub	sp, #8
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d101      	bne.n	80069e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80069de:	2301      	movs	r3, #1
 80069e0:	e041      	b.n	8006a66 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069e8:	b2db      	uxtb	r3, r3
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d106      	bne.n	80069fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2200      	movs	r2, #0
 80069f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f000 f839 	bl	8006a6e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2202      	movs	r2, #2
 8006a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681a      	ldr	r2, [r3, #0]
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	3304      	adds	r3, #4
 8006a0c:	4619      	mov	r1, r3
 8006a0e:	4610      	mov	r0, r2
 8006a10:	f000 f9c2 	bl	8006d98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2201      	movs	r2, #1
 8006a18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2201      	movs	r2, #1
 8006a20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2201      	movs	r2, #1
 8006a38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006a64:	2300      	movs	r3, #0
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3708      	adds	r7, #8
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}

08006a6e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006a6e:	b480      	push	{r7}
 8006a70:	b083      	sub	sp, #12
 8006a72:	af00      	add	r7, sp, #0
 8006a74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006a76:	bf00      	nop
 8006a78:	370c      	adds	r7, #12
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr
	...

08006a84 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b086      	sub	sp, #24
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	60f8      	str	r0, [r7, #12]
 8006a8c:	60b9      	str	r1, [r7, #8]
 8006a8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a90:	2300      	movs	r3, #0
 8006a92:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a9a:	2b01      	cmp	r3, #1
 8006a9c:	d101      	bne.n	8006aa2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006a9e:	2302      	movs	r3, #2
 8006aa0:	e0ae      	b.n	8006c00 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2b0c      	cmp	r3, #12
 8006aae:	f200 809f 	bhi.w	8006bf0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006ab2:	a201      	add	r2, pc, #4	@ (adr r2, 8006ab8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ab8:	08006aed 	.word	0x08006aed
 8006abc:	08006bf1 	.word	0x08006bf1
 8006ac0:	08006bf1 	.word	0x08006bf1
 8006ac4:	08006bf1 	.word	0x08006bf1
 8006ac8:	08006b2d 	.word	0x08006b2d
 8006acc:	08006bf1 	.word	0x08006bf1
 8006ad0:	08006bf1 	.word	0x08006bf1
 8006ad4:	08006bf1 	.word	0x08006bf1
 8006ad8:	08006b6f 	.word	0x08006b6f
 8006adc:	08006bf1 	.word	0x08006bf1
 8006ae0:	08006bf1 	.word	0x08006bf1
 8006ae4:	08006bf1 	.word	0x08006bf1
 8006ae8:	08006baf 	.word	0x08006baf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	68b9      	ldr	r1, [r7, #8]
 8006af2:	4618      	mov	r0, r3
 8006af4:	f000 f9fc 	bl	8006ef0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	699a      	ldr	r2, [r3, #24]
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f042 0208 	orr.w	r2, r2, #8
 8006b06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	699a      	ldr	r2, [r3, #24]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f022 0204 	bic.w	r2, r2, #4
 8006b16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	6999      	ldr	r1, [r3, #24]
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	691a      	ldr	r2, [r3, #16]
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	430a      	orrs	r2, r1
 8006b28:	619a      	str	r2, [r3, #24]
      break;
 8006b2a:	e064      	b.n	8006bf6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	68b9      	ldr	r1, [r7, #8]
 8006b32:	4618      	mov	r0, r3
 8006b34:	f000 fa4c 	bl	8006fd0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	699a      	ldr	r2, [r3, #24]
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	699a      	ldr	r2, [r3, #24]
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	6999      	ldr	r1, [r3, #24]
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	691b      	ldr	r3, [r3, #16]
 8006b62:	021a      	lsls	r2, r3, #8
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	430a      	orrs	r2, r1
 8006b6a:	619a      	str	r2, [r3, #24]
      break;
 8006b6c:	e043      	b.n	8006bf6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	68b9      	ldr	r1, [r7, #8]
 8006b74:	4618      	mov	r0, r3
 8006b76:	f000 faa1 	bl	80070bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	69da      	ldr	r2, [r3, #28]
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f042 0208 	orr.w	r2, r2, #8
 8006b88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	69da      	ldr	r2, [r3, #28]
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f022 0204 	bic.w	r2, r2, #4
 8006b98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	69d9      	ldr	r1, [r3, #28]
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	691a      	ldr	r2, [r3, #16]
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	430a      	orrs	r2, r1
 8006baa:	61da      	str	r2, [r3, #28]
      break;
 8006bac:	e023      	b.n	8006bf6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	68b9      	ldr	r1, [r7, #8]
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	f000 faf5 	bl	80071a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	69da      	ldr	r2, [r3, #28]
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006bc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	69da      	ldr	r2, [r3, #28]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006bd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	69d9      	ldr	r1, [r3, #28]
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	691b      	ldr	r3, [r3, #16]
 8006be4:	021a      	lsls	r2, r3, #8
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	430a      	orrs	r2, r1
 8006bec:	61da      	str	r2, [r3, #28]
      break;
 8006bee:	e002      	b.n	8006bf6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	75fb      	strb	r3, [r7, #23]
      break;
 8006bf4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006bfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3718      	adds	r7, #24
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}

08006c08 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b084      	sub	sp, #16
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c12:	2300      	movs	r3, #0
 8006c14:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c1c:	2b01      	cmp	r3, #1
 8006c1e:	d101      	bne.n	8006c24 <HAL_TIM_ConfigClockSource+0x1c>
 8006c20:	2302      	movs	r3, #2
 8006c22:	e0b4      	b.n	8006d8e <HAL_TIM_ConfigClockSource+0x186>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2201      	movs	r2, #1
 8006c28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2202      	movs	r2, #2
 8006c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	689b      	ldr	r3, [r3, #8]
 8006c3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006c42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006c4a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	68ba      	ldr	r2, [r7, #8]
 8006c52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c5c:	d03e      	beq.n	8006cdc <HAL_TIM_ConfigClockSource+0xd4>
 8006c5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c62:	f200 8087 	bhi.w	8006d74 <HAL_TIM_ConfigClockSource+0x16c>
 8006c66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c6a:	f000 8086 	beq.w	8006d7a <HAL_TIM_ConfigClockSource+0x172>
 8006c6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c72:	d87f      	bhi.n	8006d74 <HAL_TIM_ConfigClockSource+0x16c>
 8006c74:	2b70      	cmp	r3, #112	@ 0x70
 8006c76:	d01a      	beq.n	8006cae <HAL_TIM_ConfigClockSource+0xa6>
 8006c78:	2b70      	cmp	r3, #112	@ 0x70
 8006c7a:	d87b      	bhi.n	8006d74 <HAL_TIM_ConfigClockSource+0x16c>
 8006c7c:	2b60      	cmp	r3, #96	@ 0x60
 8006c7e:	d050      	beq.n	8006d22 <HAL_TIM_ConfigClockSource+0x11a>
 8006c80:	2b60      	cmp	r3, #96	@ 0x60
 8006c82:	d877      	bhi.n	8006d74 <HAL_TIM_ConfigClockSource+0x16c>
 8006c84:	2b50      	cmp	r3, #80	@ 0x50
 8006c86:	d03c      	beq.n	8006d02 <HAL_TIM_ConfigClockSource+0xfa>
 8006c88:	2b50      	cmp	r3, #80	@ 0x50
 8006c8a:	d873      	bhi.n	8006d74 <HAL_TIM_ConfigClockSource+0x16c>
 8006c8c:	2b40      	cmp	r3, #64	@ 0x40
 8006c8e:	d058      	beq.n	8006d42 <HAL_TIM_ConfigClockSource+0x13a>
 8006c90:	2b40      	cmp	r3, #64	@ 0x40
 8006c92:	d86f      	bhi.n	8006d74 <HAL_TIM_ConfigClockSource+0x16c>
 8006c94:	2b30      	cmp	r3, #48	@ 0x30
 8006c96:	d064      	beq.n	8006d62 <HAL_TIM_ConfigClockSource+0x15a>
 8006c98:	2b30      	cmp	r3, #48	@ 0x30
 8006c9a:	d86b      	bhi.n	8006d74 <HAL_TIM_ConfigClockSource+0x16c>
 8006c9c:	2b20      	cmp	r3, #32
 8006c9e:	d060      	beq.n	8006d62 <HAL_TIM_ConfigClockSource+0x15a>
 8006ca0:	2b20      	cmp	r3, #32
 8006ca2:	d867      	bhi.n	8006d74 <HAL_TIM_ConfigClockSource+0x16c>
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d05c      	beq.n	8006d62 <HAL_TIM_ConfigClockSource+0x15a>
 8006ca8:	2b10      	cmp	r3, #16
 8006caa:	d05a      	beq.n	8006d62 <HAL_TIM_ConfigClockSource+0x15a>
 8006cac:	e062      	b.n	8006d74 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006cbe:	f000 fb41 	bl	8007344 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006cd0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	68ba      	ldr	r2, [r7, #8]
 8006cd8:	609a      	str	r2, [r3, #8]
      break;
 8006cda:	e04f      	b.n	8006d7c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006cec:	f000 fb2a 	bl	8007344 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	689a      	ldr	r2, [r3, #8]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006cfe:	609a      	str	r2, [r3, #8]
      break;
 8006d00:	e03c      	b.n	8006d7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d0e:	461a      	mov	r2, r3
 8006d10:	f000 fa9e 	bl	8007250 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	2150      	movs	r1, #80	@ 0x50
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f000 faf7 	bl	800730e <TIM_ITRx_SetConfig>
      break;
 8006d20:	e02c      	b.n	8006d7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d2e:	461a      	mov	r2, r3
 8006d30:	f000 fabd 	bl	80072ae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	2160      	movs	r1, #96	@ 0x60
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	f000 fae7 	bl	800730e <TIM_ITRx_SetConfig>
      break;
 8006d40:	e01c      	b.n	8006d7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d4e:	461a      	mov	r2, r3
 8006d50:	f000 fa7e 	bl	8007250 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	2140      	movs	r1, #64	@ 0x40
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f000 fad7 	bl	800730e <TIM_ITRx_SetConfig>
      break;
 8006d60:	e00c      	b.n	8006d7c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681a      	ldr	r2, [r3, #0]
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4619      	mov	r1, r3
 8006d6c:	4610      	mov	r0, r2
 8006d6e:	f000 face 	bl	800730e <TIM_ITRx_SetConfig>
      break;
 8006d72:	e003      	b.n	8006d7c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006d74:	2301      	movs	r3, #1
 8006d76:	73fb      	strb	r3, [r7, #15]
      break;
 8006d78:	e000      	b.n	8006d7c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006d7a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2200      	movs	r2, #0
 8006d88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	3710      	adds	r7, #16
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bd80      	pop	{r7, pc}
	...

08006d98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b085      	sub	sp, #20
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
 8006da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	4a46      	ldr	r2, [pc, #280]	@ (8006ec4 <TIM_Base_SetConfig+0x12c>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d013      	beq.n	8006dd8 <TIM_Base_SetConfig+0x40>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006db6:	d00f      	beq.n	8006dd8 <TIM_Base_SetConfig+0x40>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	4a43      	ldr	r2, [pc, #268]	@ (8006ec8 <TIM_Base_SetConfig+0x130>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d00b      	beq.n	8006dd8 <TIM_Base_SetConfig+0x40>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	4a42      	ldr	r2, [pc, #264]	@ (8006ecc <TIM_Base_SetConfig+0x134>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d007      	beq.n	8006dd8 <TIM_Base_SetConfig+0x40>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	4a41      	ldr	r2, [pc, #260]	@ (8006ed0 <TIM_Base_SetConfig+0x138>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d003      	beq.n	8006dd8 <TIM_Base_SetConfig+0x40>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	4a40      	ldr	r2, [pc, #256]	@ (8006ed4 <TIM_Base_SetConfig+0x13c>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d108      	bne.n	8006dea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	68fa      	ldr	r2, [r7, #12]
 8006de6:	4313      	orrs	r3, r2
 8006de8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4a35      	ldr	r2, [pc, #212]	@ (8006ec4 <TIM_Base_SetConfig+0x12c>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d02b      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006df8:	d027      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	4a32      	ldr	r2, [pc, #200]	@ (8006ec8 <TIM_Base_SetConfig+0x130>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d023      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	4a31      	ldr	r2, [pc, #196]	@ (8006ecc <TIM_Base_SetConfig+0x134>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d01f      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	4a30      	ldr	r2, [pc, #192]	@ (8006ed0 <TIM_Base_SetConfig+0x138>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d01b      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	4a2f      	ldr	r2, [pc, #188]	@ (8006ed4 <TIM_Base_SetConfig+0x13c>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d017      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	4a2e      	ldr	r2, [pc, #184]	@ (8006ed8 <TIM_Base_SetConfig+0x140>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d013      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	4a2d      	ldr	r2, [pc, #180]	@ (8006edc <TIM_Base_SetConfig+0x144>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d00f      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	4a2c      	ldr	r2, [pc, #176]	@ (8006ee0 <TIM_Base_SetConfig+0x148>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d00b      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	4a2b      	ldr	r2, [pc, #172]	@ (8006ee4 <TIM_Base_SetConfig+0x14c>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d007      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	4a2a      	ldr	r2, [pc, #168]	@ (8006ee8 <TIM_Base_SetConfig+0x150>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d003      	beq.n	8006e4a <TIM_Base_SetConfig+0xb2>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	4a29      	ldr	r2, [pc, #164]	@ (8006eec <TIM_Base_SetConfig+0x154>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d108      	bne.n	8006e5c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	68db      	ldr	r3, [r3, #12]
 8006e56:	68fa      	ldr	r2, [r7, #12]
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	695b      	ldr	r3, [r3, #20]
 8006e66:	4313      	orrs	r3, r2
 8006e68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	68fa      	ldr	r2, [r7, #12]
 8006e6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	689a      	ldr	r2, [r3, #8]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	681a      	ldr	r2, [r3, #0]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	4a10      	ldr	r2, [pc, #64]	@ (8006ec4 <TIM_Base_SetConfig+0x12c>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d003      	beq.n	8006e90 <TIM_Base_SetConfig+0xf8>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	4a12      	ldr	r2, [pc, #72]	@ (8006ed4 <TIM_Base_SetConfig+0x13c>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d103      	bne.n	8006e98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	691a      	ldr	r2, [r3, #16]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	691b      	ldr	r3, [r3, #16]
 8006ea2:	f003 0301 	and.w	r3, r3, #1
 8006ea6:	2b01      	cmp	r3, #1
 8006ea8:	d105      	bne.n	8006eb6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	691b      	ldr	r3, [r3, #16]
 8006eae:	f023 0201 	bic.w	r2, r3, #1
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	611a      	str	r2, [r3, #16]
  }
}
 8006eb6:	bf00      	nop
 8006eb8:	3714      	adds	r7, #20
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr
 8006ec2:	bf00      	nop
 8006ec4:	40010000 	.word	0x40010000
 8006ec8:	40000400 	.word	0x40000400
 8006ecc:	40000800 	.word	0x40000800
 8006ed0:	40000c00 	.word	0x40000c00
 8006ed4:	40010400 	.word	0x40010400
 8006ed8:	40014000 	.word	0x40014000
 8006edc:	40014400 	.word	0x40014400
 8006ee0:	40014800 	.word	0x40014800
 8006ee4:	40001800 	.word	0x40001800
 8006ee8:	40001c00 	.word	0x40001c00
 8006eec:	40002000 	.word	0x40002000

08006ef0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b087      	sub	sp, #28
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
 8006ef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6a1b      	ldr	r3, [r3, #32]
 8006efe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6a1b      	ldr	r3, [r3, #32]
 8006f04:	f023 0201 	bic.w	r2, r3, #1
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	699b      	ldr	r3, [r3, #24]
 8006f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	f023 0303 	bic.w	r3, r3, #3
 8006f26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	68fa      	ldr	r2, [r7, #12]
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	f023 0302 	bic.w	r3, r3, #2
 8006f38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	697a      	ldr	r2, [r7, #20]
 8006f40:	4313      	orrs	r3, r2
 8006f42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	4a20      	ldr	r2, [pc, #128]	@ (8006fc8 <TIM_OC1_SetConfig+0xd8>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d003      	beq.n	8006f54 <TIM_OC1_SetConfig+0x64>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	4a1f      	ldr	r2, [pc, #124]	@ (8006fcc <TIM_OC1_SetConfig+0xdc>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d10c      	bne.n	8006f6e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	f023 0308 	bic.w	r3, r3, #8
 8006f5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	68db      	ldr	r3, [r3, #12]
 8006f60:	697a      	ldr	r2, [r7, #20]
 8006f62:	4313      	orrs	r3, r2
 8006f64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	f023 0304 	bic.w	r3, r3, #4
 8006f6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	4a15      	ldr	r2, [pc, #84]	@ (8006fc8 <TIM_OC1_SetConfig+0xd8>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d003      	beq.n	8006f7e <TIM_OC1_SetConfig+0x8e>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	4a14      	ldr	r2, [pc, #80]	@ (8006fcc <TIM_OC1_SetConfig+0xdc>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d111      	bne.n	8006fa2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006f8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	695b      	ldr	r3, [r3, #20]
 8006f92:	693a      	ldr	r2, [r7, #16]
 8006f94:	4313      	orrs	r3, r2
 8006f96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	699b      	ldr	r3, [r3, #24]
 8006f9c:	693a      	ldr	r2, [r7, #16]
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	693a      	ldr	r2, [r7, #16]
 8006fa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	68fa      	ldr	r2, [r7, #12]
 8006fac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	685a      	ldr	r2, [r3, #4]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	697a      	ldr	r2, [r7, #20]
 8006fba:	621a      	str	r2, [r3, #32]
}
 8006fbc:	bf00      	nop
 8006fbe:	371c      	adds	r7, #28
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc6:	4770      	bx	lr
 8006fc8:	40010000 	.word	0x40010000
 8006fcc:	40010400 	.word	0x40010400

08006fd0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b087      	sub	sp, #28
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6a1b      	ldr	r3, [r3, #32]
 8006fde:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6a1b      	ldr	r3, [r3, #32]
 8006fe4:	f023 0210 	bic.w	r2, r3, #16
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	699b      	ldr	r3, [r3, #24]
 8006ff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ffe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007006:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	021b      	lsls	r3, r3, #8
 800700e:	68fa      	ldr	r2, [r7, #12]
 8007010:	4313      	orrs	r3, r2
 8007012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	f023 0320 	bic.w	r3, r3, #32
 800701a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	011b      	lsls	r3, r3, #4
 8007022:	697a      	ldr	r2, [r7, #20]
 8007024:	4313      	orrs	r3, r2
 8007026:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	4a22      	ldr	r2, [pc, #136]	@ (80070b4 <TIM_OC2_SetConfig+0xe4>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d003      	beq.n	8007038 <TIM_OC2_SetConfig+0x68>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	4a21      	ldr	r2, [pc, #132]	@ (80070b8 <TIM_OC2_SetConfig+0xe8>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d10d      	bne.n	8007054 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800703e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	68db      	ldr	r3, [r3, #12]
 8007044:	011b      	lsls	r3, r3, #4
 8007046:	697a      	ldr	r2, [r7, #20]
 8007048:	4313      	orrs	r3, r2
 800704a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007052:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	4a17      	ldr	r2, [pc, #92]	@ (80070b4 <TIM_OC2_SetConfig+0xe4>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d003      	beq.n	8007064 <TIM_OC2_SetConfig+0x94>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	4a16      	ldr	r2, [pc, #88]	@ (80070b8 <TIM_OC2_SetConfig+0xe8>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d113      	bne.n	800708c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800706a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007072:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	695b      	ldr	r3, [r3, #20]
 8007078:	009b      	lsls	r3, r3, #2
 800707a:	693a      	ldr	r2, [r7, #16]
 800707c:	4313      	orrs	r3, r2
 800707e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	699b      	ldr	r3, [r3, #24]
 8007084:	009b      	lsls	r3, r3, #2
 8007086:	693a      	ldr	r2, [r7, #16]
 8007088:	4313      	orrs	r3, r2
 800708a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	693a      	ldr	r2, [r7, #16]
 8007090:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	68fa      	ldr	r2, [r7, #12]
 8007096:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	685a      	ldr	r2, [r3, #4]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	697a      	ldr	r2, [r7, #20]
 80070a4:	621a      	str	r2, [r3, #32]
}
 80070a6:	bf00      	nop
 80070a8:	371c      	adds	r7, #28
 80070aa:	46bd      	mov	sp, r7
 80070ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b0:	4770      	bx	lr
 80070b2:	bf00      	nop
 80070b4:	40010000 	.word	0x40010000
 80070b8:	40010400 	.word	0x40010400

080070bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80070bc:	b480      	push	{r7}
 80070be:	b087      	sub	sp, #28
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
 80070c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6a1b      	ldr	r3, [r3, #32]
 80070ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6a1b      	ldr	r3, [r3, #32]
 80070d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	69db      	ldr	r3, [r3, #28]
 80070e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f023 0303 	bic.w	r3, r3, #3
 80070f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	68fa      	ldr	r2, [r7, #12]
 80070fa:	4313      	orrs	r3, r2
 80070fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007104:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	689b      	ldr	r3, [r3, #8]
 800710a:	021b      	lsls	r3, r3, #8
 800710c:	697a      	ldr	r2, [r7, #20]
 800710e:	4313      	orrs	r3, r2
 8007110:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	4a21      	ldr	r2, [pc, #132]	@ (800719c <TIM_OC3_SetConfig+0xe0>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d003      	beq.n	8007122 <TIM_OC3_SetConfig+0x66>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	4a20      	ldr	r2, [pc, #128]	@ (80071a0 <TIM_OC3_SetConfig+0xe4>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d10d      	bne.n	800713e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007128:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	68db      	ldr	r3, [r3, #12]
 800712e:	021b      	lsls	r3, r3, #8
 8007130:	697a      	ldr	r2, [r7, #20]
 8007132:	4313      	orrs	r3, r2
 8007134:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800713c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	4a16      	ldr	r2, [pc, #88]	@ (800719c <TIM_OC3_SetConfig+0xe0>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d003      	beq.n	800714e <TIM_OC3_SetConfig+0x92>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	4a15      	ldr	r2, [pc, #84]	@ (80071a0 <TIM_OC3_SetConfig+0xe4>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d113      	bne.n	8007176 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007154:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800715c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	695b      	ldr	r3, [r3, #20]
 8007162:	011b      	lsls	r3, r3, #4
 8007164:	693a      	ldr	r2, [r7, #16]
 8007166:	4313      	orrs	r3, r2
 8007168:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	699b      	ldr	r3, [r3, #24]
 800716e:	011b      	lsls	r3, r3, #4
 8007170:	693a      	ldr	r2, [r7, #16]
 8007172:	4313      	orrs	r3, r2
 8007174:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	693a      	ldr	r2, [r7, #16]
 800717a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	68fa      	ldr	r2, [r7, #12]
 8007180:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	685a      	ldr	r2, [r3, #4]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	697a      	ldr	r2, [r7, #20]
 800718e:	621a      	str	r2, [r3, #32]
}
 8007190:	bf00      	nop
 8007192:	371c      	adds	r7, #28
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr
 800719c:	40010000 	.word	0x40010000
 80071a0:	40010400 	.word	0x40010400

080071a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b087      	sub	sp, #28
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
 80071ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a1b      	ldr	r3, [r3, #32]
 80071b2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6a1b      	ldr	r3, [r3, #32]
 80071b8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	69db      	ldr	r3, [r3, #28]
 80071ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	021b      	lsls	r3, r3, #8
 80071e2:	68fa      	ldr	r2, [r7, #12]
 80071e4:	4313      	orrs	r3, r2
 80071e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80071ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	031b      	lsls	r3, r3, #12
 80071f6:	693a      	ldr	r2, [r7, #16]
 80071f8:	4313      	orrs	r3, r2
 80071fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	4a12      	ldr	r2, [pc, #72]	@ (8007248 <TIM_OC4_SetConfig+0xa4>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d003      	beq.n	800720c <TIM_OC4_SetConfig+0x68>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	4a11      	ldr	r2, [pc, #68]	@ (800724c <TIM_OC4_SetConfig+0xa8>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d109      	bne.n	8007220 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007212:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	695b      	ldr	r3, [r3, #20]
 8007218:	019b      	lsls	r3, r3, #6
 800721a:	697a      	ldr	r2, [r7, #20]
 800721c:	4313      	orrs	r3, r2
 800721e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	697a      	ldr	r2, [r7, #20]
 8007224:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	68fa      	ldr	r2, [r7, #12]
 800722a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	685a      	ldr	r2, [r3, #4]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	693a      	ldr	r2, [r7, #16]
 8007238:	621a      	str	r2, [r3, #32]
}
 800723a:	bf00      	nop
 800723c:	371c      	adds	r7, #28
 800723e:	46bd      	mov	sp, r7
 8007240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007244:	4770      	bx	lr
 8007246:	bf00      	nop
 8007248:	40010000 	.word	0x40010000
 800724c:	40010400 	.word	0x40010400

08007250 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007250:	b480      	push	{r7}
 8007252:	b087      	sub	sp, #28
 8007254:	af00      	add	r7, sp, #0
 8007256:	60f8      	str	r0, [r7, #12]
 8007258:	60b9      	str	r1, [r7, #8]
 800725a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	6a1b      	ldr	r3, [r3, #32]
 8007260:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	6a1b      	ldr	r3, [r3, #32]
 8007266:	f023 0201 	bic.w	r2, r3, #1
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	699b      	ldr	r3, [r3, #24]
 8007272:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800727a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	011b      	lsls	r3, r3, #4
 8007280:	693a      	ldr	r2, [r7, #16]
 8007282:	4313      	orrs	r3, r2
 8007284:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	f023 030a 	bic.w	r3, r3, #10
 800728c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800728e:	697a      	ldr	r2, [r7, #20]
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	4313      	orrs	r3, r2
 8007294:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	693a      	ldr	r2, [r7, #16]
 800729a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	697a      	ldr	r2, [r7, #20]
 80072a0:	621a      	str	r2, [r3, #32]
}
 80072a2:	bf00      	nop
 80072a4:	371c      	adds	r7, #28
 80072a6:	46bd      	mov	sp, r7
 80072a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ac:	4770      	bx	lr

080072ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80072ae:	b480      	push	{r7}
 80072b0:	b087      	sub	sp, #28
 80072b2:	af00      	add	r7, sp, #0
 80072b4:	60f8      	str	r0, [r7, #12]
 80072b6:	60b9      	str	r1, [r7, #8]
 80072b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	6a1b      	ldr	r3, [r3, #32]
 80072be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6a1b      	ldr	r3, [r3, #32]
 80072c4:	f023 0210 	bic.w	r2, r3, #16
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	699b      	ldr	r3, [r3, #24]
 80072d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80072d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	031b      	lsls	r3, r3, #12
 80072de:	693a      	ldr	r2, [r7, #16]
 80072e0:	4313      	orrs	r3, r2
 80072e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80072ea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	011b      	lsls	r3, r3, #4
 80072f0:	697a      	ldr	r2, [r7, #20]
 80072f2:	4313      	orrs	r3, r2
 80072f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	693a      	ldr	r2, [r7, #16]
 80072fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	697a      	ldr	r2, [r7, #20]
 8007300:	621a      	str	r2, [r3, #32]
}
 8007302:	bf00      	nop
 8007304:	371c      	adds	r7, #28
 8007306:	46bd      	mov	sp, r7
 8007308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730c:	4770      	bx	lr

0800730e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800730e:	b480      	push	{r7}
 8007310:	b085      	sub	sp, #20
 8007312:	af00      	add	r7, sp, #0
 8007314:	6078      	str	r0, [r7, #4]
 8007316:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007324:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007326:	683a      	ldr	r2, [r7, #0]
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	4313      	orrs	r3, r2
 800732c:	f043 0307 	orr.w	r3, r3, #7
 8007330:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	68fa      	ldr	r2, [r7, #12]
 8007336:	609a      	str	r2, [r3, #8]
}
 8007338:	bf00      	nop
 800733a:	3714      	adds	r7, #20
 800733c:	46bd      	mov	sp, r7
 800733e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007342:	4770      	bx	lr

08007344 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007344:	b480      	push	{r7}
 8007346:	b087      	sub	sp, #28
 8007348:	af00      	add	r7, sp, #0
 800734a:	60f8      	str	r0, [r7, #12]
 800734c:	60b9      	str	r1, [r7, #8]
 800734e:	607a      	str	r2, [r7, #4]
 8007350:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	689b      	ldr	r3, [r3, #8]
 8007356:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800735e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	021a      	lsls	r2, r3, #8
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	431a      	orrs	r2, r3
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	4313      	orrs	r3, r2
 800736c:	697a      	ldr	r2, [r7, #20]
 800736e:	4313      	orrs	r3, r2
 8007370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	697a      	ldr	r2, [r7, #20]
 8007376:	609a      	str	r2, [r3, #8]
}
 8007378:	bf00      	nop
 800737a:	371c      	adds	r7, #28
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr

08007384 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007384:	b480      	push	{r7}
 8007386:	b085      	sub	sp, #20
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007394:	2b01      	cmp	r3, #1
 8007396:	d101      	bne.n	800739c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007398:	2302      	movs	r3, #2
 800739a:	e05a      	b.n	8007452 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2201      	movs	r2, #1
 80073a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2202      	movs	r2, #2
 80073a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	689b      	ldr	r3, [r3, #8]
 80073ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	68fa      	ldr	r2, [r7, #12]
 80073ca:	4313      	orrs	r3, r2
 80073cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	68fa      	ldr	r2, [r7, #12]
 80073d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a21      	ldr	r2, [pc, #132]	@ (8007460 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d022      	beq.n	8007426 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073e8:	d01d      	beq.n	8007426 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4a1d      	ldr	r2, [pc, #116]	@ (8007464 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d018      	beq.n	8007426 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a1b      	ldr	r2, [pc, #108]	@ (8007468 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d013      	beq.n	8007426 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4a1a      	ldr	r2, [pc, #104]	@ (800746c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d00e      	beq.n	8007426 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a18      	ldr	r2, [pc, #96]	@ (8007470 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d009      	beq.n	8007426 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a17      	ldr	r2, [pc, #92]	@ (8007474 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d004      	beq.n	8007426 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a15      	ldr	r2, [pc, #84]	@ (8007478 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d10c      	bne.n	8007440 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800742c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	68ba      	ldr	r2, [r7, #8]
 8007434:	4313      	orrs	r3, r2
 8007436:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	68ba      	ldr	r2, [r7, #8]
 800743e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2201      	movs	r2, #1
 8007444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007450:	2300      	movs	r3, #0
}
 8007452:	4618      	mov	r0, r3
 8007454:	3714      	adds	r7, #20
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr
 800745e:	bf00      	nop
 8007460:	40010000 	.word	0x40010000
 8007464:	40000400 	.word	0x40000400
 8007468:	40000800 	.word	0x40000800
 800746c:	40000c00 	.word	0x40000c00
 8007470:	40010400 	.word	0x40010400
 8007474:	40014000 	.word	0x40014000
 8007478:	40001800 	.word	0x40001800

0800747c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b082      	sub	sp, #8
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d101      	bne.n	800748e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800748a:	2301      	movs	r3, #1
 800748c:	e042      	b.n	8007514 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007494:	b2db      	uxtb	r3, r3
 8007496:	2b00      	cmp	r3, #0
 8007498:	d106      	bne.n	80074a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2200      	movs	r2, #0
 800749e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f7fa fb9e 	bl	8001be4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2224      	movs	r2, #36	@ 0x24
 80074ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	68da      	ldr	r2, [r3, #12]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80074be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	f000 ff81 	bl	80083c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	691a      	ldr	r2, [r3, #16]
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80074d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	695a      	ldr	r2, [r3, #20]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80074e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	68da      	ldr	r2, [r3, #12]
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80074f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2200      	movs	r2, #0
 80074fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2220      	movs	r2, #32
 8007500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2220      	movs	r2, #32
 8007508:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2200      	movs	r2, #0
 8007510:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007512:	2300      	movs	r3, #0
}
 8007514:	4618      	mov	r0, r3
 8007516:	3708      	adds	r7, #8
 8007518:	46bd      	mov	sp, r7
 800751a:	bd80      	pop	{r7, pc}

0800751c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b08c      	sub	sp, #48	@ 0x30
 8007520:	af00      	add	r7, sp, #0
 8007522:	60f8      	str	r0, [r7, #12]
 8007524:	60b9      	str	r1, [r7, #8]
 8007526:	4613      	mov	r3, r2
 8007528:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007530:	b2db      	uxtb	r3, r3
 8007532:	2b20      	cmp	r3, #32
 8007534:	d14a      	bne.n	80075cc <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d002      	beq.n	8007542 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800753c:	88fb      	ldrh	r3, [r7, #6]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d101      	bne.n	8007546 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8007542:	2301      	movs	r3, #1
 8007544:	e043      	b.n	80075ce <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	2201      	movs	r2, #1
 800754a:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2200      	movs	r2, #0
 8007550:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007552:	88fb      	ldrh	r3, [r7, #6]
 8007554:	461a      	mov	r2, r3
 8007556:	68b9      	ldr	r1, [r7, #8]
 8007558:	68f8      	ldr	r0, [r7, #12]
 800755a:	f000 fcd5 	bl	8007f08 <UART_Start_Receive_DMA>
 800755e:	4603      	mov	r3, r0
 8007560:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007564:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007568:	2b00      	cmp	r3, #0
 800756a:	d12c      	bne.n	80075c6 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007570:	2b01      	cmp	r3, #1
 8007572:	d125      	bne.n	80075c0 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007574:	2300      	movs	r3, #0
 8007576:	613b      	str	r3, [r7, #16]
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	613b      	str	r3, [r7, #16]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	613b      	str	r3, [r7, #16]
 8007588:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	330c      	adds	r3, #12
 8007590:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007592:	69bb      	ldr	r3, [r7, #24]
 8007594:	e853 3f00 	ldrex	r3, [r3]
 8007598:	617b      	str	r3, [r7, #20]
   return(result);
 800759a:	697b      	ldr	r3, [r7, #20]
 800759c:	f043 0310 	orr.w	r3, r3, #16
 80075a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	330c      	adds	r3, #12
 80075a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80075aa:	627a      	str	r2, [r7, #36]	@ 0x24
 80075ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ae:	6a39      	ldr	r1, [r7, #32]
 80075b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075b2:	e841 2300 	strex	r3, r2, [r1]
 80075b6:	61fb      	str	r3, [r7, #28]
   return(result);
 80075b8:	69fb      	ldr	r3, [r7, #28]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d1e5      	bne.n	800758a <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 80075be:	e002      	b.n	80075c6 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80075c0:	2301      	movs	r3, #1
 80075c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80075c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80075ca:	e000      	b.n	80075ce <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 80075cc:	2302      	movs	r3, #2
  }
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3730      	adds	r7, #48	@ 0x30
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}

080075d6 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 80075d6:	b580      	push	{r7, lr}
 80075d8:	b0a0      	sub	sp, #128	@ 0x80
 80075da:	af00      	add	r7, sp, #0
 80075dc:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	330c      	adds	r3, #12
 80075e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075e8:	e853 3f00 	ldrex	r3, [r3]
 80075ec:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80075ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80075f0:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 80075f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	330c      	adds	r3, #12
 80075fc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80075fe:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007600:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007602:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007604:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007606:	e841 2300 	strex	r3, r2, [r1]
 800760a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800760c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800760e:	2b00      	cmp	r3, #0
 8007610:	d1e5      	bne.n	80075de <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	3314      	adds	r3, #20
 8007618:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800761a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800761c:	e853 3f00 	ldrex	r3, [r3]
 8007620:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007622:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007624:	f023 0301 	bic.w	r3, r3, #1
 8007628:	67bb      	str	r3, [r7, #120]	@ 0x78
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	3314      	adds	r3, #20
 8007630:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8007632:	657a      	str	r2, [r7, #84]	@ 0x54
 8007634:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007636:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007638:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800763a:	e841 2300 	strex	r3, r2, [r1]
 800763e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007640:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007642:	2b00      	cmp	r3, #0
 8007644:	d1e5      	bne.n	8007612 <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800764a:	2b01      	cmp	r3, #1
 800764c:	d119      	bne.n	8007682 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	330c      	adds	r3, #12
 8007654:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007658:	e853 3f00 	ldrex	r3, [r3]
 800765c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800765e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007660:	f023 0310 	bic.w	r3, r3, #16
 8007664:	677b      	str	r3, [r7, #116]	@ 0x74
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	330c      	adds	r3, #12
 800766c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800766e:	643a      	str	r2, [r7, #64]	@ 0x40
 8007670:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007672:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007674:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007676:	e841 2300 	strex	r3, r2, [r1]
 800767a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800767c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800767e:	2b00      	cmp	r3, #0
 8007680:	d1e5      	bne.n	800764e <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	695b      	ldr	r3, [r3, #20]
 8007688:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800768c:	2b80      	cmp	r3, #128	@ 0x80
 800768e:	d136      	bne.n	80076fe <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	3314      	adds	r3, #20
 8007696:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007698:	6a3b      	ldr	r3, [r7, #32]
 800769a:	e853 3f00 	ldrex	r3, [r3]
 800769e:	61fb      	str	r3, [r7, #28]
   return(result);
 80076a0:	69fb      	ldr	r3, [r7, #28]
 80076a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076a6:	673b      	str	r3, [r7, #112]	@ 0x70
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	3314      	adds	r3, #20
 80076ae:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80076b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80076b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80076b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80076b8:	e841 2300 	strex	r3, r2, [r1]
 80076bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80076be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d1e5      	bne.n	8007690 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d018      	beq.n	80076fe <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076d0:	2200      	movs	r2, #0
 80076d2:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076d8:	4618      	mov	r0, r3
 80076da:	f7fa fff1 	bl	80026c0 <HAL_DMA_Abort>
 80076de:	4603      	mov	r3, r0
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d00c      	beq.n	80076fe <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076e8:	4618      	mov	r0, r3
 80076ea:	f7fb fa13 	bl	8002b14 <HAL_DMA_GetError>
 80076ee:	4603      	mov	r3, r0
 80076f0:	2b20      	cmp	r3, #32
 80076f2:	d104      	bne.n	80076fe <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2210      	movs	r2, #16
 80076f8:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 80076fa:	2303      	movs	r3, #3
 80076fc:	e052      	b.n	80077a4 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	695b      	ldr	r3, [r3, #20]
 8007704:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007708:	2b40      	cmp	r3, #64	@ 0x40
 800770a:	d136      	bne.n	800777a <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	3314      	adds	r3, #20
 8007712:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	e853 3f00 	ldrex	r3, [r3]
 800771a:	60bb      	str	r3, [r7, #8]
   return(result);
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007722:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	3314      	adds	r3, #20
 800772a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800772c:	61ba      	str	r2, [r7, #24]
 800772e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007730:	6979      	ldr	r1, [r7, #20]
 8007732:	69ba      	ldr	r2, [r7, #24]
 8007734:	e841 2300 	strex	r3, r2, [r1]
 8007738:	613b      	str	r3, [r7, #16]
   return(result);
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d1e5      	bne.n	800770c <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007744:	2b00      	cmp	r3, #0
 8007746:	d018      	beq.n	800777a <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800774c:	2200      	movs	r2, #0
 800774e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007754:	4618      	mov	r0, r3
 8007756:	f7fa ffb3 	bl	80026c0 <HAL_DMA_Abort>
 800775a:	4603      	mov	r3, r0
 800775c:	2b00      	cmp	r3, #0
 800775e:	d00c      	beq.n	800777a <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007764:	4618      	mov	r0, r3
 8007766:	f7fb f9d5 	bl	8002b14 <HAL_DMA_GetError>
 800776a:	4603      	mov	r3, r0
 800776c:	2b20      	cmp	r3, #32
 800776e:	d104      	bne.n	800777a <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2210      	movs	r2, #16
 8007774:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8007776:	2303      	movs	r3, #3
 8007778:	e014      	b.n	80077a4 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2200      	movs	r2, #0
 800777e:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2200      	movs	r2, #0
 8007784:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2200      	movs	r2, #0
 800778a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2220      	movs	r2, #32
 8007790:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2220      	movs	r2, #32
 8007798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2200      	movs	r2, #0
 80077a0:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 80077a2:	2300      	movs	r3, #0
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3780      	adds	r7, #128	@ 0x80
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}

080077ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b0ba      	sub	sp, #232	@ 0xe8
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	68db      	ldr	r3, [r3, #12]
 80077c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	695b      	ldr	r3, [r3, #20]
 80077ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80077d2:	2300      	movs	r3, #0
 80077d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80077d8:	2300      	movs	r3, #0
 80077da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80077de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077e2:	f003 030f 	and.w	r3, r3, #15
 80077e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80077ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d10f      	bne.n	8007812 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80077f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077f6:	f003 0320 	and.w	r3, r3, #32
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d009      	beq.n	8007812 <HAL_UART_IRQHandler+0x66>
 80077fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007802:	f003 0320 	and.w	r3, r3, #32
 8007806:	2b00      	cmp	r3, #0
 8007808:	d003      	beq.n	8007812 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f000 fd1d 	bl	800824a <UART_Receive_IT>
      return;
 8007810:	e25b      	b.n	8007cca <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007812:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007816:	2b00      	cmp	r3, #0
 8007818:	f000 80de 	beq.w	80079d8 <HAL_UART_IRQHandler+0x22c>
 800781c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007820:	f003 0301 	and.w	r3, r3, #1
 8007824:	2b00      	cmp	r3, #0
 8007826:	d106      	bne.n	8007836 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007828:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800782c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007830:	2b00      	cmp	r3, #0
 8007832:	f000 80d1 	beq.w	80079d8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800783a:	f003 0301 	and.w	r3, r3, #1
 800783e:	2b00      	cmp	r3, #0
 8007840:	d00b      	beq.n	800785a <HAL_UART_IRQHandler+0xae>
 8007842:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007846:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800784a:	2b00      	cmp	r3, #0
 800784c:	d005      	beq.n	800785a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007852:	f043 0201 	orr.w	r2, r3, #1
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800785a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800785e:	f003 0304 	and.w	r3, r3, #4
 8007862:	2b00      	cmp	r3, #0
 8007864:	d00b      	beq.n	800787e <HAL_UART_IRQHandler+0xd2>
 8007866:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800786a:	f003 0301 	and.w	r3, r3, #1
 800786e:	2b00      	cmp	r3, #0
 8007870:	d005      	beq.n	800787e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007876:	f043 0202 	orr.w	r2, r3, #2
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800787e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007882:	f003 0302 	and.w	r3, r3, #2
 8007886:	2b00      	cmp	r3, #0
 8007888:	d00b      	beq.n	80078a2 <HAL_UART_IRQHandler+0xf6>
 800788a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800788e:	f003 0301 	and.w	r3, r3, #1
 8007892:	2b00      	cmp	r3, #0
 8007894:	d005      	beq.n	80078a2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800789a:	f043 0204 	orr.w	r2, r3, #4
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80078a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078a6:	f003 0308 	and.w	r3, r3, #8
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d011      	beq.n	80078d2 <HAL_UART_IRQHandler+0x126>
 80078ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078b2:	f003 0320 	and.w	r3, r3, #32
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d105      	bne.n	80078c6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80078ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80078be:	f003 0301 	and.w	r3, r3, #1
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d005      	beq.n	80078d2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078ca:	f043 0208 	orr.w	r2, r3, #8
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	f000 81f2 	beq.w	8007cc0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80078dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078e0:	f003 0320 	and.w	r3, r3, #32
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d008      	beq.n	80078fa <HAL_UART_IRQHandler+0x14e>
 80078e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078ec:	f003 0320 	and.w	r3, r3, #32
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d002      	beq.n	80078fa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 fca8 	bl	800824a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	695b      	ldr	r3, [r3, #20]
 8007900:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007904:	2b40      	cmp	r3, #64	@ 0x40
 8007906:	bf0c      	ite	eq
 8007908:	2301      	moveq	r3, #1
 800790a:	2300      	movne	r3, #0
 800790c:	b2db      	uxtb	r3, r3
 800790e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007916:	f003 0308 	and.w	r3, r3, #8
 800791a:	2b00      	cmp	r3, #0
 800791c:	d103      	bne.n	8007926 <HAL_UART_IRQHandler+0x17a>
 800791e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007922:	2b00      	cmp	r3, #0
 8007924:	d04f      	beq.n	80079c6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f000 fbb0 	bl	800808c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	695b      	ldr	r3, [r3, #20]
 8007932:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007936:	2b40      	cmp	r3, #64	@ 0x40
 8007938:	d141      	bne.n	80079be <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	3314      	adds	r3, #20
 8007940:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007944:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007948:	e853 3f00 	ldrex	r3, [r3]
 800794c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007950:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007954:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007958:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	3314      	adds	r3, #20
 8007962:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007966:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800796a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007972:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007976:	e841 2300 	strex	r3, r2, [r1]
 800797a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800797e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007982:	2b00      	cmp	r3, #0
 8007984:	d1d9      	bne.n	800793a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800798a:	2b00      	cmp	r3, #0
 800798c:	d013      	beq.n	80079b6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007992:	4a7e      	ldr	r2, [pc, #504]	@ (8007b8c <HAL_UART_IRQHandler+0x3e0>)
 8007994:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800799a:	4618      	mov	r0, r3
 800799c:	f7fa ff00 	bl	80027a0 <HAL_DMA_Abort_IT>
 80079a0:	4603      	mov	r3, r0
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d016      	beq.n	80079d4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079ac:	687a      	ldr	r2, [r7, #4]
 80079ae:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80079b0:	4610      	mov	r0, r2
 80079b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079b4:	e00e      	b.n	80079d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f7f9 fc46 	bl	8001248 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079bc:	e00a      	b.n	80079d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80079be:	6878      	ldr	r0, [r7, #4]
 80079c0:	f7f9 fc42 	bl	8001248 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079c4:	e006      	b.n	80079d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	f7f9 fc3e 	bl	8001248 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2200      	movs	r2, #0
 80079d0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80079d2:	e175      	b.n	8007cc0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079d4:	bf00      	nop
    return;
 80079d6:	e173      	b.n	8007cc0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079dc:	2b01      	cmp	r3, #1
 80079de:	f040 814f 	bne.w	8007c80 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80079e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079e6:	f003 0310 	and.w	r3, r3, #16
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	f000 8148 	beq.w	8007c80 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80079f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079f4:	f003 0310 	and.w	r3, r3, #16
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	f000 8141 	beq.w	8007c80 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80079fe:	2300      	movs	r3, #0
 8007a00:	60bb      	str	r3, [r7, #8]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	60bb      	str	r3, [r7, #8]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	60bb      	str	r3, [r7, #8]
 8007a12:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	695b      	ldr	r3, [r3, #20]
 8007a1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a1e:	2b40      	cmp	r3, #64	@ 0x40
 8007a20:	f040 80b6 	bne.w	8007b90 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007a30:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	f000 8145 	beq.w	8007cc4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007a3e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007a42:	429a      	cmp	r2, r3
 8007a44:	f080 813e 	bcs.w	8007cc4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007a4e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a54:	69db      	ldr	r3, [r3, #28]
 8007a56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a5a:	f000 8088 	beq.w	8007b6e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	330c      	adds	r3, #12
 8007a64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a68:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a6c:	e853 3f00 	ldrex	r3, [r3]
 8007a70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007a74:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007a78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a7c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	330c      	adds	r3, #12
 8007a86:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007a8a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007a8e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a92:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007a96:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007a9a:	e841 2300 	strex	r3, r2, [r1]
 8007a9e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007aa2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d1d9      	bne.n	8007a5e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	3314      	adds	r3, #20
 8007ab0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ab4:	e853 3f00 	ldrex	r3, [r3]
 8007ab8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007aba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007abc:	f023 0301 	bic.w	r3, r3, #1
 8007ac0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	3314      	adds	r3, #20
 8007aca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007ace:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007ad2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007ad6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007ada:	e841 2300 	strex	r3, r2, [r1]
 8007ade:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007ae0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d1e1      	bne.n	8007aaa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	3314      	adds	r3, #20
 8007aec:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007af0:	e853 3f00 	ldrex	r3, [r3]
 8007af4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007af6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007af8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007afc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	3314      	adds	r3, #20
 8007b06:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007b0a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007b0c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b0e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007b10:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007b12:	e841 2300 	strex	r3, r2, [r1]
 8007b16:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007b18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d1e3      	bne.n	8007ae6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2220      	movs	r2, #32
 8007b22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	330c      	adds	r3, #12
 8007b32:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b36:	e853 3f00 	ldrex	r3, [r3]
 8007b3a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007b3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b3e:	f023 0310 	bic.w	r3, r3, #16
 8007b42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	330c      	adds	r3, #12
 8007b4c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007b50:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007b52:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b54:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007b56:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007b58:	e841 2300 	strex	r3, r2, [r1]
 8007b5c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007b5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d1e3      	bne.n	8007b2c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f7fa fda9 	bl	80026c0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2202      	movs	r2, #2
 8007b72:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	1ad3      	subs	r3, r2, r3
 8007b80:	b29b      	uxth	r3, r3
 8007b82:	4619      	mov	r1, r3
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f7f9 fa7f 	bl	8001088 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007b8a:	e09b      	b.n	8007cc4 <HAL_UART_IRQHandler+0x518>
 8007b8c:	08008153 	.word	0x08008153
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007b98:	b29b      	uxth	r3, r3
 8007b9a:	1ad3      	subs	r3, r2, r3
 8007b9c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007ba4:	b29b      	uxth	r3, r3
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	f000 808e 	beq.w	8007cc8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007bac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	f000 8089 	beq.w	8007cc8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	330c      	adds	r3, #12
 8007bbc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bc0:	e853 3f00 	ldrex	r3, [r3]
 8007bc4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007bc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bc8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007bcc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	330c      	adds	r3, #12
 8007bd6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007bda:	647a      	str	r2, [r7, #68]	@ 0x44
 8007bdc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bde:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007be0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007be2:	e841 2300 	strex	r3, r2, [r1]
 8007be6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007be8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d1e3      	bne.n	8007bb6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	3314      	adds	r3, #20
 8007bf4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf8:	e853 3f00 	ldrex	r3, [r3]
 8007bfc:	623b      	str	r3, [r7, #32]
   return(result);
 8007bfe:	6a3b      	ldr	r3, [r7, #32]
 8007c00:	f023 0301 	bic.w	r3, r3, #1
 8007c04:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	3314      	adds	r3, #20
 8007c0e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007c12:	633a      	str	r2, [r7, #48]	@ 0x30
 8007c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c1a:	e841 2300 	strex	r3, r2, [r1]
 8007c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d1e3      	bne.n	8007bee <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2220      	movs	r2, #32
 8007c2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2200      	movs	r2, #0
 8007c32:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	330c      	adds	r3, #12
 8007c3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c3c:	693b      	ldr	r3, [r7, #16]
 8007c3e:	e853 3f00 	ldrex	r3, [r3]
 8007c42:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f023 0310 	bic.w	r3, r3, #16
 8007c4a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	330c      	adds	r3, #12
 8007c54:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007c58:	61fa      	str	r2, [r7, #28]
 8007c5a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c5c:	69b9      	ldr	r1, [r7, #24]
 8007c5e:	69fa      	ldr	r2, [r7, #28]
 8007c60:	e841 2300 	strex	r3, r2, [r1]
 8007c64:	617b      	str	r3, [r7, #20]
   return(result);
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d1e3      	bne.n	8007c34 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2202      	movs	r2, #2
 8007c70:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007c72:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007c76:	4619      	mov	r1, r3
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	f7f9 fa05 	bl	8001088 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007c7e:	e023      	b.n	8007cc8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007c80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d009      	beq.n	8007ca0 <HAL_UART_IRQHandler+0x4f4>
 8007c8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d003      	beq.n	8007ca0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	f000 fa6e 	bl	800817a <UART_Transmit_IT>
    return;
 8007c9e:	e014      	b.n	8007cca <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007ca0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ca4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d00e      	beq.n	8007cca <HAL_UART_IRQHandler+0x51e>
 8007cac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d008      	beq.n	8007cca <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	f000 faae 	bl	800821a <UART_EndTransmit_IT>
    return;
 8007cbe:	e004      	b.n	8007cca <HAL_UART_IRQHandler+0x51e>
    return;
 8007cc0:	bf00      	nop
 8007cc2:	e002      	b.n	8007cca <HAL_UART_IRQHandler+0x51e>
      return;
 8007cc4:	bf00      	nop
 8007cc6:	e000      	b.n	8007cca <HAL_UART_IRQHandler+0x51e>
      return;
 8007cc8:	bf00      	nop
  }
}
 8007cca:	37e8      	adds	r7, #232	@ 0xe8
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}

08007cd0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b083      	sub	sp, #12
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007cd8:	bf00      	nop
 8007cda:	370c      	adds	r7, #12
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce2:	4770      	bx	lr

08007ce4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b083      	sub	sp, #12
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007cec:	bf00      	nop
 8007cee:	370c      	adds	r7, #12
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf6:	4770      	bx	lr

08007cf8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b083      	sub	sp, #12
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007d00:	bf00      	nop
 8007d02:	370c      	adds	r7, #12
 8007d04:	46bd      	mov	sp, r7
 8007d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0a:	4770      	bx	lr

08007d0c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b09c      	sub	sp, #112	@ 0x70
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d18:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d172      	bne.n	8007e0e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007d28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	330c      	adds	r3, #12
 8007d34:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d38:	e853 3f00 	ldrex	r3, [r3]
 8007d3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007d3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d44:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	330c      	adds	r3, #12
 8007d4c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007d4e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007d50:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d52:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007d54:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007d56:	e841 2300 	strex	r3, r2, [r1]
 8007d5a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007d5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d1e5      	bne.n	8007d2e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	3314      	adds	r3, #20
 8007d68:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d6c:	e853 3f00 	ldrex	r3, [r3]
 8007d70:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d74:	f023 0301 	bic.w	r3, r3, #1
 8007d78:	667b      	str	r3, [r7, #100]	@ 0x64
 8007d7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	3314      	adds	r3, #20
 8007d80:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007d82:	647a      	str	r2, [r7, #68]	@ 0x44
 8007d84:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d86:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d88:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d8a:	e841 2300 	strex	r3, r2, [r1]
 8007d8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d1e5      	bne.n	8007d62 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	3314      	adds	r3, #20
 8007d9c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da0:	e853 3f00 	ldrex	r3, [r3]
 8007da4:	623b      	str	r3, [r7, #32]
   return(result);
 8007da6:	6a3b      	ldr	r3, [r7, #32]
 8007da8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007dac:	663b      	str	r3, [r7, #96]	@ 0x60
 8007dae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	3314      	adds	r3, #20
 8007db4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007db6:	633a      	str	r2, [r7, #48]	@ 0x30
 8007db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007dbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007dbe:	e841 2300 	strex	r3, r2, [r1]
 8007dc2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d1e5      	bne.n	8007d96 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007dca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dcc:	2220      	movs	r2, #32
 8007dce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007dd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	d119      	bne.n	8007e0e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007dda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	330c      	adds	r3, #12
 8007de0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de2:	693b      	ldr	r3, [r7, #16]
 8007de4:	e853 3f00 	ldrex	r3, [r3]
 8007de8:	60fb      	str	r3, [r7, #12]
   return(result);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f023 0310 	bic.w	r3, r3, #16
 8007df0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007df2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	330c      	adds	r3, #12
 8007df8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007dfa:	61fa      	str	r2, [r7, #28]
 8007dfc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dfe:	69b9      	ldr	r1, [r7, #24]
 8007e00:	69fa      	ldr	r2, [r7, #28]
 8007e02:	e841 2300 	strex	r3, r2, [r1]
 8007e06:	617b      	str	r3, [r7, #20]
   return(result);
 8007e08:	697b      	ldr	r3, [r7, #20]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d1e5      	bne.n	8007dda <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e10:	2200      	movs	r2, #0
 8007e12:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e18:	2b01      	cmp	r3, #1
 8007e1a:	d106      	bne.n	8007e2a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e1e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007e20:	4619      	mov	r1, r3
 8007e22:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007e24:	f7f9 f930 	bl	8001088 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007e28:	e002      	b.n	8007e30 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007e2a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007e2c:	f7ff ff5a 	bl	8007ce4 <HAL_UART_RxCpltCallback>
}
 8007e30:	bf00      	nop
 8007e32:	3770      	adds	r7, #112	@ 0x70
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd80      	pop	{r7, pc}

08007e38 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b084      	sub	sp, #16
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e44:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	2201      	movs	r2, #1
 8007e4a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d108      	bne.n	8007e66 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007e58:	085b      	lsrs	r3, r3, #1
 8007e5a:	b29b      	uxth	r3, r3
 8007e5c:	4619      	mov	r1, r3
 8007e5e:	68f8      	ldr	r0, [r7, #12]
 8007e60:	f7f9 f912 	bl	8001088 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007e64:	e002      	b.n	8007e6c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007e66:	68f8      	ldr	r0, [r7, #12]
 8007e68:	f7ff ff46 	bl	8007cf8 <HAL_UART_RxHalfCpltCallback>
}
 8007e6c:	bf00      	nop
 8007e6e:	3710      	adds	r7, #16
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}

08007e74 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b084      	sub	sp, #16
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e84:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	695b      	ldr	r3, [r3, #20]
 8007e8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e90:	2b80      	cmp	r3, #128	@ 0x80
 8007e92:	bf0c      	ite	eq
 8007e94:	2301      	moveq	r3, #1
 8007e96:	2300      	movne	r3, #0
 8007e98:	b2db      	uxtb	r3, r3
 8007e9a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ea2:	b2db      	uxtb	r3, r3
 8007ea4:	2b21      	cmp	r3, #33	@ 0x21
 8007ea6:	d108      	bne.n	8007eba <UART_DMAError+0x46>
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d005      	beq.n	8007eba <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007eb4:	68b8      	ldr	r0, [r7, #8]
 8007eb6:	f000 f8c1 	bl	800803c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	695b      	ldr	r3, [r3, #20]
 8007ec0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ec4:	2b40      	cmp	r3, #64	@ 0x40
 8007ec6:	bf0c      	ite	eq
 8007ec8:	2301      	moveq	r3, #1
 8007eca:	2300      	movne	r3, #0
 8007ecc:	b2db      	uxtb	r3, r3
 8007ece:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007ed6:	b2db      	uxtb	r3, r3
 8007ed8:	2b22      	cmp	r3, #34	@ 0x22
 8007eda:	d108      	bne.n	8007eee <UART_DMAError+0x7a>
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d005      	beq.n	8007eee <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007ee8:	68b8      	ldr	r0, [r7, #8]
 8007eea:	f000 f8cf 	bl	800808c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ef2:	f043 0210 	orr.w	r2, r3, #16
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007efa:	68b8      	ldr	r0, [r7, #8]
 8007efc:	f7f9 f9a4 	bl	8001248 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f00:	bf00      	nop
 8007f02:	3710      	adds	r7, #16
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b098      	sub	sp, #96	@ 0x60
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	60f8      	str	r0, [r7, #12]
 8007f10:	60b9      	str	r1, [r7, #8]
 8007f12:	4613      	mov	r3, r2
 8007f14:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007f16:	68ba      	ldr	r2, [r7, #8]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	88fa      	ldrh	r2, [r7, #6]
 8007f20:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2200      	movs	r2, #0
 8007f26:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2222      	movs	r2, #34	@ 0x22
 8007f2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f34:	4a3e      	ldr	r2, [pc, #248]	@ (8008030 <UART_Start_Receive_DMA+0x128>)
 8007f36:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f3c:	4a3d      	ldr	r2, [pc, #244]	@ (8008034 <UART_Start_Receive_DMA+0x12c>)
 8007f3e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f44:	4a3c      	ldr	r2, [pc, #240]	@ (8008038 <UART_Start_Receive_DMA+0x130>)
 8007f46:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007f50:	f107 0308 	add.w	r3, r7, #8
 8007f54:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	3304      	adds	r3, #4
 8007f60:	4619      	mov	r1, r3
 8007f62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007f64:	681a      	ldr	r2, [r3, #0]
 8007f66:	88fb      	ldrh	r3, [r7, #6]
 8007f68:	f7fa fb52 	bl	8002610 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	613b      	str	r3, [r7, #16]
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	613b      	str	r3, [r7, #16]
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	685b      	ldr	r3, [r3, #4]
 8007f7e:	613b      	str	r3, [r7, #16]
 8007f80:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	691b      	ldr	r3, [r3, #16]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d019      	beq.n	8007fbe <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	330c      	adds	r3, #12
 8007f90:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f94:	e853 3f00 	ldrex	r3, [r3]
 8007f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007fa0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	330c      	adds	r3, #12
 8007fa8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007faa:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007fac:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fae:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007fb0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007fb2:	e841 2300 	strex	r3, r2, [r1]
 8007fb6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007fb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d1e5      	bne.n	8007f8a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	3314      	adds	r3, #20
 8007fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fc8:	e853 3f00 	ldrex	r3, [r3]
 8007fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fd0:	f043 0301 	orr.w	r3, r3, #1
 8007fd4:	657b      	str	r3, [r7, #84]	@ 0x54
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	3314      	adds	r3, #20
 8007fdc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007fde:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007fe0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007fe4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007fe6:	e841 2300 	strex	r3, r2, [r1]
 8007fea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d1e5      	bne.n	8007fbe <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	3314      	adds	r3, #20
 8007ff8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ffa:	69bb      	ldr	r3, [r7, #24]
 8007ffc:	e853 3f00 	ldrex	r3, [r3]
 8008000:	617b      	str	r3, [r7, #20]
   return(result);
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008008:	653b      	str	r3, [r7, #80]	@ 0x50
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	3314      	adds	r3, #20
 8008010:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008012:	627a      	str	r2, [r7, #36]	@ 0x24
 8008014:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008016:	6a39      	ldr	r1, [r7, #32]
 8008018:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800801a:	e841 2300 	strex	r3, r2, [r1]
 800801e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008020:	69fb      	ldr	r3, [r7, #28]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d1e5      	bne.n	8007ff2 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8008026:	2300      	movs	r3, #0
}
 8008028:	4618      	mov	r0, r3
 800802a:	3760      	adds	r7, #96	@ 0x60
 800802c:	46bd      	mov	sp, r7
 800802e:	bd80      	pop	{r7, pc}
 8008030:	08007d0d 	.word	0x08007d0d
 8008034:	08007e39 	.word	0x08007e39
 8008038:	08007e75 	.word	0x08007e75

0800803c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800803c:	b480      	push	{r7}
 800803e:	b089      	sub	sp, #36	@ 0x24
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	330c      	adds	r3, #12
 800804a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	e853 3f00 	ldrex	r3, [r3]
 8008052:	60bb      	str	r3, [r7, #8]
   return(result);
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800805a:	61fb      	str	r3, [r7, #28]
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	330c      	adds	r3, #12
 8008062:	69fa      	ldr	r2, [r7, #28]
 8008064:	61ba      	str	r2, [r7, #24]
 8008066:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008068:	6979      	ldr	r1, [r7, #20]
 800806a:	69ba      	ldr	r2, [r7, #24]
 800806c:	e841 2300 	strex	r3, r2, [r1]
 8008070:	613b      	str	r3, [r7, #16]
   return(result);
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d1e5      	bne.n	8008044 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2220      	movs	r2, #32
 800807c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8008080:	bf00      	nop
 8008082:	3724      	adds	r7, #36	@ 0x24
 8008084:	46bd      	mov	sp, r7
 8008086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808a:	4770      	bx	lr

0800808c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800808c:	b480      	push	{r7}
 800808e:	b095      	sub	sp, #84	@ 0x54
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	330c      	adds	r3, #12
 800809a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800809c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800809e:	e853 3f00 	ldrex	r3, [r3]
 80080a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80080a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80080aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	330c      	adds	r3, #12
 80080b2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80080b4:	643a      	str	r2, [r7, #64]	@ 0x40
 80080b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80080ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80080bc:	e841 2300 	strex	r3, r2, [r1]
 80080c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80080c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d1e5      	bne.n	8008094 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	3314      	adds	r3, #20
 80080ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d0:	6a3b      	ldr	r3, [r7, #32]
 80080d2:	e853 3f00 	ldrex	r3, [r3]
 80080d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80080d8:	69fb      	ldr	r3, [r7, #28]
 80080da:	f023 0301 	bic.w	r3, r3, #1
 80080de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	3314      	adds	r3, #20
 80080e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80080e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80080ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80080ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80080f0:	e841 2300 	strex	r3, r2, [r1]
 80080f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80080f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d1e5      	bne.n	80080c8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008100:	2b01      	cmp	r3, #1
 8008102:	d119      	bne.n	8008138 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	330c      	adds	r3, #12
 800810a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	e853 3f00 	ldrex	r3, [r3]
 8008112:	60bb      	str	r3, [r7, #8]
   return(result);
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	f023 0310 	bic.w	r3, r3, #16
 800811a:	647b      	str	r3, [r7, #68]	@ 0x44
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	330c      	adds	r3, #12
 8008122:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008124:	61ba      	str	r2, [r7, #24]
 8008126:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008128:	6979      	ldr	r1, [r7, #20]
 800812a:	69ba      	ldr	r2, [r7, #24]
 800812c:	e841 2300 	strex	r3, r2, [r1]
 8008130:	613b      	str	r3, [r7, #16]
   return(result);
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d1e5      	bne.n	8008104 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2220      	movs	r2, #32
 800813c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2200      	movs	r2, #0
 8008144:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008146:	bf00      	nop
 8008148:	3754      	adds	r7, #84	@ 0x54
 800814a:	46bd      	mov	sp, r7
 800814c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008150:	4770      	bx	lr

08008152 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008152:	b580      	push	{r7, lr}
 8008154:	b084      	sub	sp, #16
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800815e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	2200      	movs	r2, #0
 8008164:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2200      	movs	r2, #0
 800816a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800816c:	68f8      	ldr	r0, [r7, #12]
 800816e:	f7f9 f86b 	bl	8001248 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008172:	bf00      	nop
 8008174:	3710      	adds	r7, #16
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}

0800817a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800817a:	b480      	push	{r7}
 800817c:	b085      	sub	sp, #20
 800817e:	af00      	add	r7, sp, #0
 8008180:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008188:	b2db      	uxtb	r3, r3
 800818a:	2b21      	cmp	r3, #33	@ 0x21
 800818c:	d13e      	bne.n	800820c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	689b      	ldr	r3, [r3, #8]
 8008192:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008196:	d114      	bne.n	80081c2 <UART_Transmit_IT+0x48>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	691b      	ldr	r3, [r3, #16]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d110      	bne.n	80081c2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6a1b      	ldr	r3, [r3, #32]
 80081a4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	881b      	ldrh	r3, [r3, #0]
 80081aa:	461a      	mov	r2, r3
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80081b4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6a1b      	ldr	r3, [r3, #32]
 80081ba:	1c9a      	adds	r2, r3, #2
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	621a      	str	r2, [r3, #32]
 80081c0:	e008      	b.n	80081d4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6a1b      	ldr	r3, [r3, #32]
 80081c6:	1c59      	adds	r1, r3, #1
 80081c8:	687a      	ldr	r2, [r7, #4]
 80081ca:	6211      	str	r1, [r2, #32]
 80081cc:	781a      	ldrb	r2, [r3, #0]
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80081d8:	b29b      	uxth	r3, r3
 80081da:	3b01      	subs	r3, #1
 80081dc:	b29b      	uxth	r3, r3
 80081de:	687a      	ldr	r2, [r7, #4]
 80081e0:	4619      	mov	r1, r3
 80081e2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d10f      	bne.n	8008208 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	68da      	ldr	r2, [r3, #12]
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80081f6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	68da      	ldr	r2, [r3, #12]
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008206:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008208:	2300      	movs	r3, #0
 800820a:	e000      	b.n	800820e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800820c:	2302      	movs	r3, #2
  }
}
 800820e:	4618      	mov	r0, r3
 8008210:	3714      	adds	r7, #20
 8008212:	46bd      	mov	sp, r7
 8008214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008218:	4770      	bx	lr

0800821a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800821a:	b580      	push	{r7, lr}
 800821c:	b082      	sub	sp, #8
 800821e:	af00      	add	r7, sp, #0
 8008220:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	68da      	ldr	r2, [r3, #12]
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008230:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2220      	movs	r2, #32
 8008236:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f7ff fd48 	bl	8007cd0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008240:	2300      	movs	r3, #0
}
 8008242:	4618      	mov	r0, r3
 8008244:	3708      	adds	r7, #8
 8008246:	46bd      	mov	sp, r7
 8008248:	bd80      	pop	{r7, pc}

0800824a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800824a:	b580      	push	{r7, lr}
 800824c:	b08c      	sub	sp, #48	@ 0x30
 800824e:	af00      	add	r7, sp, #0
 8008250:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008258:	b2db      	uxtb	r3, r3
 800825a:	2b22      	cmp	r3, #34	@ 0x22
 800825c:	f040 80ae 	bne.w	80083bc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	689b      	ldr	r3, [r3, #8]
 8008264:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008268:	d117      	bne.n	800829a <UART_Receive_IT+0x50>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	691b      	ldr	r3, [r3, #16]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d113      	bne.n	800829a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008272:	2300      	movs	r3, #0
 8008274:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800827a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	685b      	ldr	r3, [r3, #4]
 8008282:	b29b      	uxth	r3, r3
 8008284:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008288:	b29a      	uxth	r2, r3
 800828a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800828c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008292:	1c9a      	adds	r2, r3, #2
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	629a      	str	r2, [r3, #40]	@ 0x28
 8008298:	e026      	b.n	80082e8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800829e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80082a0:	2300      	movs	r3, #0
 80082a2:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	689b      	ldr	r3, [r3, #8]
 80082a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082ac:	d007      	beq.n	80082be <UART_Receive_IT+0x74>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	689b      	ldr	r3, [r3, #8]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d10a      	bne.n	80082cc <UART_Receive_IT+0x82>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	691b      	ldr	r3, [r3, #16]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d106      	bne.n	80082cc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	b2da      	uxtb	r2, r3
 80082c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082c8:	701a      	strb	r2, [r3, #0]
 80082ca:	e008      	b.n	80082de <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	b2db      	uxtb	r3, r3
 80082d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80082d8:	b2da      	uxtb	r2, r3
 80082da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082dc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082e2:	1c5a      	adds	r2, r3, #1
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	3b01      	subs	r3, #1
 80082f0:	b29b      	uxth	r3, r3
 80082f2:	687a      	ldr	r2, [r7, #4]
 80082f4:	4619      	mov	r1, r3
 80082f6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d15d      	bne.n	80083b8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	68da      	ldr	r2, [r3, #12]
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f022 0220 	bic.w	r2, r2, #32
 800830a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	68da      	ldr	r2, [r3, #12]
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800831a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	695a      	ldr	r2, [r3, #20]
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f022 0201 	bic.w	r2, r2, #1
 800832a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2220      	movs	r2, #32
 8008330:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2200      	movs	r2, #0
 8008338:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800833e:	2b01      	cmp	r3, #1
 8008340:	d135      	bne.n	80083ae <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2200      	movs	r2, #0
 8008346:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	330c      	adds	r3, #12
 800834e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	e853 3f00 	ldrex	r3, [r3]
 8008356:	613b      	str	r3, [r7, #16]
   return(result);
 8008358:	693b      	ldr	r3, [r7, #16]
 800835a:	f023 0310 	bic.w	r3, r3, #16
 800835e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	330c      	adds	r3, #12
 8008366:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008368:	623a      	str	r2, [r7, #32]
 800836a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800836c:	69f9      	ldr	r1, [r7, #28]
 800836e:	6a3a      	ldr	r2, [r7, #32]
 8008370:	e841 2300 	strex	r3, r2, [r1]
 8008374:	61bb      	str	r3, [r7, #24]
   return(result);
 8008376:	69bb      	ldr	r3, [r7, #24]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d1e5      	bne.n	8008348 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f003 0310 	and.w	r3, r3, #16
 8008386:	2b10      	cmp	r3, #16
 8008388:	d10a      	bne.n	80083a0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800838a:	2300      	movs	r3, #0
 800838c:	60fb      	str	r3, [r7, #12]
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	60fb      	str	r3, [r7, #12]
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	685b      	ldr	r3, [r3, #4]
 800839c:	60fb      	str	r3, [r7, #12]
 800839e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80083a4:	4619      	mov	r1, r3
 80083a6:	6878      	ldr	r0, [r7, #4]
 80083a8:	f7f8 fe6e 	bl	8001088 <HAL_UARTEx_RxEventCallback>
 80083ac:	e002      	b.n	80083b4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f7ff fc98 	bl	8007ce4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80083b4:	2300      	movs	r3, #0
 80083b6:	e002      	b.n	80083be <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80083b8:	2300      	movs	r3, #0
 80083ba:	e000      	b.n	80083be <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80083bc:	2302      	movs	r3, #2
  }
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3730      	adds	r7, #48	@ 0x30
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}
	...

080083c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80083c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80083cc:	b0c0      	sub	sp, #256	@ 0x100
 80083ce:	af00      	add	r7, sp, #0
 80083d0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80083d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	691b      	ldr	r3, [r3, #16]
 80083dc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80083e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083e4:	68d9      	ldr	r1, [r3, #12]
 80083e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083ea:	681a      	ldr	r2, [r3, #0]
 80083ec:	ea40 0301 	orr.w	r3, r0, r1
 80083f0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80083f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083f6:	689a      	ldr	r2, [r3, #8]
 80083f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083fc:	691b      	ldr	r3, [r3, #16]
 80083fe:	431a      	orrs	r2, r3
 8008400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008404:	695b      	ldr	r3, [r3, #20]
 8008406:	431a      	orrs	r2, r3
 8008408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800840c:	69db      	ldr	r3, [r3, #28]
 800840e:	4313      	orrs	r3, r2
 8008410:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	68db      	ldr	r3, [r3, #12]
 800841c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008420:	f021 010c 	bic.w	r1, r1, #12
 8008424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008428:	681a      	ldr	r2, [r3, #0]
 800842a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800842e:	430b      	orrs	r3, r1
 8008430:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	695b      	ldr	r3, [r3, #20]
 800843a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800843e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008442:	6999      	ldr	r1, [r3, #24]
 8008444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008448:	681a      	ldr	r2, [r3, #0]
 800844a:	ea40 0301 	orr.w	r3, r0, r1
 800844e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008454:	681a      	ldr	r2, [r3, #0]
 8008456:	4b8f      	ldr	r3, [pc, #572]	@ (8008694 <UART_SetConfig+0x2cc>)
 8008458:	429a      	cmp	r2, r3
 800845a:	d005      	beq.n	8008468 <UART_SetConfig+0xa0>
 800845c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008460:	681a      	ldr	r2, [r3, #0]
 8008462:	4b8d      	ldr	r3, [pc, #564]	@ (8008698 <UART_SetConfig+0x2d0>)
 8008464:	429a      	cmp	r2, r3
 8008466:	d104      	bne.n	8008472 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008468:	f7fe f9c6 	bl	80067f8 <HAL_RCC_GetPCLK2Freq>
 800846c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008470:	e003      	b.n	800847a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008472:	f7fe f9ad 	bl	80067d0 <HAL_RCC_GetPCLK1Freq>
 8008476:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800847a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800847e:	69db      	ldr	r3, [r3, #28]
 8008480:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008484:	f040 810c 	bne.w	80086a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008488:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800848c:	2200      	movs	r2, #0
 800848e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008492:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008496:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800849a:	4622      	mov	r2, r4
 800849c:	462b      	mov	r3, r5
 800849e:	1891      	adds	r1, r2, r2
 80084a0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80084a2:	415b      	adcs	r3, r3
 80084a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084a6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80084aa:	4621      	mov	r1, r4
 80084ac:	eb12 0801 	adds.w	r8, r2, r1
 80084b0:	4629      	mov	r1, r5
 80084b2:	eb43 0901 	adc.w	r9, r3, r1
 80084b6:	f04f 0200 	mov.w	r2, #0
 80084ba:	f04f 0300 	mov.w	r3, #0
 80084be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80084c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80084c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80084ca:	4690      	mov	r8, r2
 80084cc:	4699      	mov	r9, r3
 80084ce:	4623      	mov	r3, r4
 80084d0:	eb18 0303 	adds.w	r3, r8, r3
 80084d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80084d8:	462b      	mov	r3, r5
 80084da:	eb49 0303 	adc.w	r3, r9, r3
 80084de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80084e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084e6:	685b      	ldr	r3, [r3, #4]
 80084e8:	2200      	movs	r2, #0
 80084ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80084ee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80084f2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80084f6:	460b      	mov	r3, r1
 80084f8:	18db      	adds	r3, r3, r3
 80084fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80084fc:	4613      	mov	r3, r2
 80084fe:	eb42 0303 	adc.w	r3, r2, r3
 8008502:	657b      	str	r3, [r7, #84]	@ 0x54
 8008504:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008508:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800850c:	f7f8 fc26 	bl	8000d5c <__aeabi_uldivmod>
 8008510:	4602      	mov	r2, r0
 8008512:	460b      	mov	r3, r1
 8008514:	4b61      	ldr	r3, [pc, #388]	@ (800869c <UART_SetConfig+0x2d4>)
 8008516:	fba3 2302 	umull	r2, r3, r3, r2
 800851a:	095b      	lsrs	r3, r3, #5
 800851c:	011c      	lsls	r4, r3, #4
 800851e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008522:	2200      	movs	r2, #0
 8008524:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008528:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800852c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008530:	4642      	mov	r2, r8
 8008532:	464b      	mov	r3, r9
 8008534:	1891      	adds	r1, r2, r2
 8008536:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008538:	415b      	adcs	r3, r3
 800853a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800853c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008540:	4641      	mov	r1, r8
 8008542:	eb12 0a01 	adds.w	sl, r2, r1
 8008546:	4649      	mov	r1, r9
 8008548:	eb43 0b01 	adc.w	fp, r3, r1
 800854c:	f04f 0200 	mov.w	r2, #0
 8008550:	f04f 0300 	mov.w	r3, #0
 8008554:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008558:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800855c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008560:	4692      	mov	sl, r2
 8008562:	469b      	mov	fp, r3
 8008564:	4643      	mov	r3, r8
 8008566:	eb1a 0303 	adds.w	r3, sl, r3
 800856a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800856e:	464b      	mov	r3, r9
 8008570:	eb4b 0303 	adc.w	r3, fp, r3
 8008574:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800857c:	685b      	ldr	r3, [r3, #4]
 800857e:	2200      	movs	r2, #0
 8008580:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008584:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008588:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800858c:	460b      	mov	r3, r1
 800858e:	18db      	adds	r3, r3, r3
 8008590:	643b      	str	r3, [r7, #64]	@ 0x40
 8008592:	4613      	mov	r3, r2
 8008594:	eb42 0303 	adc.w	r3, r2, r3
 8008598:	647b      	str	r3, [r7, #68]	@ 0x44
 800859a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800859e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80085a2:	f7f8 fbdb 	bl	8000d5c <__aeabi_uldivmod>
 80085a6:	4602      	mov	r2, r0
 80085a8:	460b      	mov	r3, r1
 80085aa:	4611      	mov	r1, r2
 80085ac:	4b3b      	ldr	r3, [pc, #236]	@ (800869c <UART_SetConfig+0x2d4>)
 80085ae:	fba3 2301 	umull	r2, r3, r3, r1
 80085b2:	095b      	lsrs	r3, r3, #5
 80085b4:	2264      	movs	r2, #100	@ 0x64
 80085b6:	fb02 f303 	mul.w	r3, r2, r3
 80085ba:	1acb      	subs	r3, r1, r3
 80085bc:	00db      	lsls	r3, r3, #3
 80085be:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80085c2:	4b36      	ldr	r3, [pc, #216]	@ (800869c <UART_SetConfig+0x2d4>)
 80085c4:	fba3 2302 	umull	r2, r3, r3, r2
 80085c8:	095b      	lsrs	r3, r3, #5
 80085ca:	005b      	lsls	r3, r3, #1
 80085cc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80085d0:	441c      	add	r4, r3
 80085d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80085d6:	2200      	movs	r2, #0
 80085d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80085dc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80085e0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80085e4:	4642      	mov	r2, r8
 80085e6:	464b      	mov	r3, r9
 80085e8:	1891      	adds	r1, r2, r2
 80085ea:	63b9      	str	r1, [r7, #56]	@ 0x38
 80085ec:	415b      	adcs	r3, r3
 80085ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80085f4:	4641      	mov	r1, r8
 80085f6:	1851      	adds	r1, r2, r1
 80085f8:	6339      	str	r1, [r7, #48]	@ 0x30
 80085fa:	4649      	mov	r1, r9
 80085fc:	414b      	adcs	r3, r1
 80085fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008600:	f04f 0200 	mov.w	r2, #0
 8008604:	f04f 0300 	mov.w	r3, #0
 8008608:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800860c:	4659      	mov	r1, fp
 800860e:	00cb      	lsls	r3, r1, #3
 8008610:	4651      	mov	r1, sl
 8008612:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008616:	4651      	mov	r1, sl
 8008618:	00ca      	lsls	r2, r1, #3
 800861a:	4610      	mov	r0, r2
 800861c:	4619      	mov	r1, r3
 800861e:	4603      	mov	r3, r0
 8008620:	4642      	mov	r2, r8
 8008622:	189b      	adds	r3, r3, r2
 8008624:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008628:	464b      	mov	r3, r9
 800862a:	460a      	mov	r2, r1
 800862c:	eb42 0303 	adc.w	r3, r2, r3
 8008630:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008638:	685b      	ldr	r3, [r3, #4]
 800863a:	2200      	movs	r2, #0
 800863c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008640:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008644:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008648:	460b      	mov	r3, r1
 800864a:	18db      	adds	r3, r3, r3
 800864c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800864e:	4613      	mov	r3, r2
 8008650:	eb42 0303 	adc.w	r3, r2, r3
 8008654:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008656:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800865a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800865e:	f7f8 fb7d 	bl	8000d5c <__aeabi_uldivmod>
 8008662:	4602      	mov	r2, r0
 8008664:	460b      	mov	r3, r1
 8008666:	4b0d      	ldr	r3, [pc, #52]	@ (800869c <UART_SetConfig+0x2d4>)
 8008668:	fba3 1302 	umull	r1, r3, r3, r2
 800866c:	095b      	lsrs	r3, r3, #5
 800866e:	2164      	movs	r1, #100	@ 0x64
 8008670:	fb01 f303 	mul.w	r3, r1, r3
 8008674:	1ad3      	subs	r3, r2, r3
 8008676:	00db      	lsls	r3, r3, #3
 8008678:	3332      	adds	r3, #50	@ 0x32
 800867a:	4a08      	ldr	r2, [pc, #32]	@ (800869c <UART_SetConfig+0x2d4>)
 800867c:	fba2 2303 	umull	r2, r3, r2, r3
 8008680:	095b      	lsrs	r3, r3, #5
 8008682:	f003 0207 	and.w	r2, r3, #7
 8008686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	4422      	add	r2, r4
 800868e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008690:	e106      	b.n	80088a0 <UART_SetConfig+0x4d8>
 8008692:	bf00      	nop
 8008694:	40011000 	.word	0x40011000
 8008698:	40011400 	.word	0x40011400
 800869c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80086a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80086a4:	2200      	movs	r2, #0
 80086a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80086aa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80086ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80086b2:	4642      	mov	r2, r8
 80086b4:	464b      	mov	r3, r9
 80086b6:	1891      	adds	r1, r2, r2
 80086b8:	6239      	str	r1, [r7, #32]
 80086ba:	415b      	adcs	r3, r3
 80086bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80086be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80086c2:	4641      	mov	r1, r8
 80086c4:	1854      	adds	r4, r2, r1
 80086c6:	4649      	mov	r1, r9
 80086c8:	eb43 0501 	adc.w	r5, r3, r1
 80086cc:	f04f 0200 	mov.w	r2, #0
 80086d0:	f04f 0300 	mov.w	r3, #0
 80086d4:	00eb      	lsls	r3, r5, #3
 80086d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80086da:	00e2      	lsls	r2, r4, #3
 80086dc:	4614      	mov	r4, r2
 80086de:	461d      	mov	r5, r3
 80086e0:	4643      	mov	r3, r8
 80086e2:	18e3      	adds	r3, r4, r3
 80086e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80086e8:	464b      	mov	r3, r9
 80086ea:	eb45 0303 	adc.w	r3, r5, r3
 80086ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80086f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086f6:	685b      	ldr	r3, [r3, #4]
 80086f8:	2200      	movs	r2, #0
 80086fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80086fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008702:	f04f 0200 	mov.w	r2, #0
 8008706:	f04f 0300 	mov.w	r3, #0
 800870a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800870e:	4629      	mov	r1, r5
 8008710:	008b      	lsls	r3, r1, #2
 8008712:	4621      	mov	r1, r4
 8008714:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008718:	4621      	mov	r1, r4
 800871a:	008a      	lsls	r2, r1, #2
 800871c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008720:	f7f8 fb1c 	bl	8000d5c <__aeabi_uldivmod>
 8008724:	4602      	mov	r2, r0
 8008726:	460b      	mov	r3, r1
 8008728:	4b60      	ldr	r3, [pc, #384]	@ (80088ac <UART_SetConfig+0x4e4>)
 800872a:	fba3 2302 	umull	r2, r3, r3, r2
 800872e:	095b      	lsrs	r3, r3, #5
 8008730:	011c      	lsls	r4, r3, #4
 8008732:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008736:	2200      	movs	r2, #0
 8008738:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800873c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008740:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008744:	4642      	mov	r2, r8
 8008746:	464b      	mov	r3, r9
 8008748:	1891      	adds	r1, r2, r2
 800874a:	61b9      	str	r1, [r7, #24]
 800874c:	415b      	adcs	r3, r3
 800874e:	61fb      	str	r3, [r7, #28]
 8008750:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008754:	4641      	mov	r1, r8
 8008756:	1851      	adds	r1, r2, r1
 8008758:	6139      	str	r1, [r7, #16]
 800875a:	4649      	mov	r1, r9
 800875c:	414b      	adcs	r3, r1
 800875e:	617b      	str	r3, [r7, #20]
 8008760:	f04f 0200 	mov.w	r2, #0
 8008764:	f04f 0300 	mov.w	r3, #0
 8008768:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800876c:	4659      	mov	r1, fp
 800876e:	00cb      	lsls	r3, r1, #3
 8008770:	4651      	mov	r1, sl
 8008772:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008776:	4651      	mov	r1, sl
 8008778:	00ca      	lsls	r2, r1, #3
 800877a:	4610      	mov	r0, r2
 800877c:	4619      	mov	r1, r3
 800877e:	4603      	mov	r3, r0
 8008780:	4642      	mov	r2, r8
 8008782:	189b      	adds	r3, r3, r2
 8008784:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008788:	464b      	mov	r3, r9
 800878a:	460a      	mov	r2, r1
 800878c:	eb42 0303 	adc.w	r3, r2, r3
 8008790:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008798:	685b      	ldr	r3, [r3, #4]
 800879a:	2200      	movs	r2, #0
 800879c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800879e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80087a0:	f04f 0200 	mov.w	r2, #0
 80087a4:	f04f 0300 	mov.w	r3, #0
 80087a8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80087ac:	4649      	mov	r1, r9
 80087ae:	008b      	lsls	r3, r1, #2
 80087b0:	4641      	mov	r1, r8
 80087b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80087b6:	4641      	mov	r1, r8
 80087b8:	008a      	lsls	r2, r1, #2
 80087ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80087be:	f7f8 facd 	bl	8000d5c <__aeabi_uldivmod>
 80087c2:	4602      	mov	r2, r0
 80087c4:	460b      	mov	r3, r1
 80087c6:	4611      	mov	r1, r2
 80087c8:	4b38      	ldr	r3, [pc, #224]	@ (80088ac <UART_SetConfig+0x4e4>)
 80087ca:	fba3 2301 	umull	r2, r3, r3, r1
 80087ce:	095b      	lsrs	r3, r3, #5
 80087d0:	2264      	movs	r2, #100	@ 0x64
 80087d2:	fb02 f303 	mul.w	r3, r2, r3
 80087d6:	1acb      	subs	r3, r1, r3
 80087d8:	011b      	lsls	r3, r3, #4
 80087da:	3332      	adds	r3, #50	@ 0x32
 80087dc:	4a33      	ldr	r2, [pc, #204]	@ (80088ac <UART_SetConfig+0x4e4>)
 80087de:	fba2 2303 	umull	r2, r3, r2, r3
 80087e2:	095b      	lsrs	r3, r3, #5
 80087e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80087e8:	441c      	add	r4, r3
 80087ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80087ee:	2200      	movs	r2, #0
 80087f0:	673b      	str	r3, [r7, #112]	@ 0x70
 80087f2:	677a      	str	r2, [r7, #116]	@ 0x74
 80087f4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80087f8:	4642      	mov	r2, r8
 80087fa:	464b      	mov	r3, r9
 80087fc:	1891      	adds	r1, r2, r2
 80087fe:	60b9      	str	r1, [r7, #8]
 8008800:	415b      	adcs	r3, r3
 8008802:	60fb      	str	r3, [r7, #12]
 8008804:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008808:	4641      	mov	r1, r8
 800880a:	1851      	adds	r1, r2, r1
 800880c:	6039      	str	r1, [r7, #0]
 800880e:	4649      	mov	r1, r9
 8008810:	414b      	adcs	r3, r1
 8008812:	607b      	str	r3, [r7, #4]
 8008814:	f04f 0200 	mov.w	r2, #0
 8008818:	f04f 0300 	mov.w	r3, #0
 800881c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008820:	4659      	mov	r1, fp
 8008822:	00cb      	lsls	r3, r1, #3
 8008824:	4651      	mov	r1, sl
 8008826:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800882a:	4651      	mov	r1, sl
 800882c:	00ca      	lsls	r2, r1, #3
 800882e:	4610      	mov	r0, r2
 8008830:	4619      	mov	r1, r3
 8008832:	4603      	mov	r3, r0
 8008834:	4642      	mov	r2, r8
 8008836:	189b      	adds	r3, r3, r2
 8008838:	66bb      	str	r3, [r7, #104]	@ 0x68
 800883a:	464b      	mov	r3, r9
 800883c:	460a      	mov	r2, r1
 800883e:	eb42 0303 	adc.w	r3, r2, r3
 8008842:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	2200      	movs	r2, #0
 800884c:	663b      	str	r3, [r7, #96]	@ 0x60
 800884e:	667a      	str	r2, [r7, #100]	@ 0x64
 8008850:	f04f 0200 	mov.w	r2, #0
 8008854:	f04f 0300 	mov.w	r3, #0
 8008858:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800885c:	4649      	mov	r1, r9
 800885e:	008b      	lsls	r3, r1, #2
 8008860:	4641      	mov	r1, r8
 8008862:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008866:	4641      	mov	r1, r8
 8008868:	008a      	lsls	r2, r1, #2
 800886a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800886e:	f7f8 fa75 	bl	8000d5c <__aeabi_uldivmod>
 8008872:	4602      	mov	r2, r0
 8008874:	460b      	mov	r3, r1
 8008876:	4b0d      	ldr	r3, [pc, #52]	@ (80088ac <UART_SetConfig+0x4e4>)
 8008878:	fba3 1302 	umull	r1, r3, r3, r2
 800887c:	095b      	lsrs	r3, r3, #5
 800887e:	2164      	movs	r1, #100	@ 0x64
 8008880:	fb01 f303 	mul.w	r3, r1, r3
 8008884:	1ad3      	subs	r3, r2, r3
 8008886:	011b      	lsls	r3, r3, #4
 8008888:	3332      	adds	r3, #50	@ 0x32
 800888a:	4a08      	ldr	r2, [pc, #32]	@ (80088ac <UART_SetConfig+0x4e4>)
 800888c:	fba2 2303 	umull	r2, r3, r2, r3
 8008890:	095b      	lsrs	r3, r3, #5
 8008892:	f003 020f 	and.w	r2, r3, #15
 8008896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	4422      	add	r2, r4
 800889e:	609a      	str	r2, [r3, #8]
}
 80088a0:	bf00      	nop
 80088a2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80088a6:	46bd      	mov	sp, r7
 80088a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80088ac:	51eb851f 	.word	0x51eb851f

080088b0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80088b0:	b084      	sub	sp, #16
 80088b2:	b580      	push	{r7, lr}
 80088b4:	b084      	sub	sp, #16
 80088b6:	af00      	add	r7, sp, #0
 80088b8:	6078      	str	r0, [r7, #4]
 80088ba:	f107 001c 	add.w	r0, r7, #28
 80088be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80088c2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80088c6:	2b01      	cmp	r3, #1
 80088c8:	d123      	bne.n	8008912 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ce:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	68db      	ldr	r3, [r3, #12]
 80088da:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80088de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088e2:	687a      	ldr	r2, [r7, #4]
 80088e4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	68db      	ldr	r3, [r3, #12]
 80088ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80088f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80088f6:	2b01      	cmp	r3, #1
 80088f8:	d105      	bne.n	8008906 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	68db      	ldr	r3, [r3, #12]
 80088fe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f001 fae8 	bl	8009edc <USB_CoreReset>
 800890c:	4603      	mov	r3, r0
 800890e:	73fb      	strb	r3, [r7, #15]
 8008910:	e01b      	b.n	800894a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	68db      	ldr	r3, [r3, #12]
 8008916:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	f001 fadc 	bl	8009edc <USB_CoreReset>
 8008924:	4603      	mov	r3, r0
 8008926:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008928:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800892c:	2b00      	cmp	r3, #0
 800892e:	d106      	bne.n	800893e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008934:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	639a      	str	r2, [r3, #56]	@ 0x38
 800893c:	e005      	b.n	800894a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008942:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800894a:	7fbb      	ldrb	r3, [r7, #30]
 800894c:	2b01      	cmp	r3, #1
 800894e:	d10b      	bne.n	8008968 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	689b      	ldr	r3, [r3, #8]
 8008954:	f043 0206 	orr.w	r2, r3, #6
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	689b      	ldr	r3, [r3, #8]
 8008960:	f043 0220 	orr.w	r2, r3, #32
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008968:	7bfb      	ldrb	r3, [r7, #15]
}
 800896a:	4618      	mov	r0, r3
 800896c:	3710      	adds	r7, #16
 800896e:	46bd      	mov	sp, r7
 8008970:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008974:	b004      	add	sp, #16
 8008976:	4770      	bx	lr

08008978 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008978:	b480      	push	{r7}
 800897a:	b087      	sub	sp, #28
 800897c:	af00      	add	r7, sp, #0
 800897e:	60f8      	str	r0, [r7, #12]
 8008980:	60b9      	str	r1, [r7, #8]
 8008982:	4613      	mov	r3, r2
 8008984:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008986:	79fb      	ldrb	r3, [r7, #7]
 8008988:	2b02      	cmp	r3, #2
 800898a:	d165      	bne.n	8008a58 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800898c:	68bb      	ldr	r3, [r7, #8]
 800898e:	4a41      	ldr	r2, [pc, #260]	@ (8008a94 <USB_SetTurnaroundTime+0x11c>)
 8008990:	4293      	cmp	r3, r2
 8008992:	d906      	bls.n	80089a2 <USB_SetTurnaroundTime+0x2a>
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	4a40      	ldr	r2, [pc, #256]	@ (8008a98 <USB_SetTurnaroundTime+0x120>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d202      	bcs.n	80089a2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800899c:	230f      	movs	r3, #15
 800899e:	617b      	str	r3, [r7, #20]
 80089a0:	e062      	b.n	8008a68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	4a3c      	ldr	r2, [pc, #240]	@ (8008a98 <USB_SetTurnaroundTime+0x120>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d306      	bcc.n	80089b8 <USB_SetTurnaroundTime+0x40>
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	4a3b      	ldr	r2, [pc, #236]	@ (8008a9c <USB_SetTurnaroundTime+0x124>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d202      	bcs.n	80089b8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80089b2:	230e      	movs	r3, #14
 80089b4:	617b      	str	r3, [r7, #20]
 80089b6:	e057      	b.n	8008a68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	4a38      	ldr	r2, [pc, #224]	@ (8008a9c <USB_SetTurnaroundTime+0x124>)
 80089bc:	4293      	cmp	r3, r2
 80089be:	d306      	bcc.n	80089ce <USB_SetTurnaroundTime+0x56>
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	4a37      	ldr	r2, [pc, #220]	@ (8008aa0 <USB_SetTurnaroundTime+0x128>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d202      	bcs.n	80089ce <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80089c8:	230d      	movs	r3, #13
 80089ca:	617b      	str	r3, [r7, #20]
 80089cc:	e04c      	b.n	8008a68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80089ce:	68bb      	ldr	r3, [r7, #8]
 80089d0:	4a33      	ldr	r2, [pc, #204]	@ (8008aa0 <USB_SetTurnaroundTime+0x128>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d306      	bcc.n	80089e4 <USB_SetTurnaroundTime+0x6c>
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	4a32      	ldr	r2, [pc, #200]	@ (8008aa4 <USB_SetTurnaroundTime+0x12c>)
 80089da:	4293      	cmp	r3, r2
 80089dc:	d802      	bhi.n	80089e4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80089de:	230c      	movs	r3, #12
 80089e0:	617b      	str	r3, [r7, #20]
 80089e2:	e041      	b.n	8008a68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	4a2f      	ldr	r2, [pc, #188]	@ (8008aa4 <USB_SetTurnaroundTime+0x12c>)
 80089e8:	4293      	cmp	r3, r2
 80089ea:	d906      	bls.n	80089fa <USB_SetTurnaroundTime+0x82>
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	4a2e      	ldr	r2, [pc, #184]	@ (8008aa8 <USB_SetTurnaroundTime+0x130>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d802      	bhi.n	80089fa <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80089f4:	230b      	movs	r3, #11
 80089f6:	617b      	str	r3, [r7, #20]
 80089f8:	e036      	b.n	8008a68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	4a2a      	ldr	r2, [pc, #168]	@ (8008aa8 <USB_SetTurnaroundTime+0x130>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d906      	bls.n	8008a10 <USB_SetTurnaroundTime+0x98>
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	4a29      	ldr	r2, [pc, #164]	@ (8008aac <USB_SetTurnaroundTime+0x134>)
 8008a06:	4293      	cmp	r3, r2
 8008a08:	d802      	bhi.n	8008a10 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008a0a:	230a      	movs	r3, #10
 8008a0c:	617b      	str	r3, [r7, #20]
 8008a0e:	e02b      	b.n	8008a68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	4a26      	ldr	r2, [pc, #152]	@ (8008aac <USB_SetTurnaroundTime+0x134>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d906      	bls.n	8008a26 <USB_SetTurnaroundTime+0xae>
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	4a25      	ldr	r2, [pc, #148]	@ (8008ab0 <USB_SetTurnaroundTime+0x138>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d202      	bcs.n	8008a26 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008a20:	2309      	movs	r3, #9
 8008a22:	617b      	str	r3, [r7, #20]
 8008a24:	e020      	b.n	8008a68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008a26:	68bb      	ldr	r3, [r7, #8]
 8008a28:	4a21      	ldr	r2, [pc, #132]	@ (8008ab0 <USB_SetTurnaroundTime+0x138>)
 8008a2a:	4293      	cmp	r3, r2
 8008a2c:	d306      	bcc.n	8008a3c <USB_SetTurnaroundTime+0xc4>
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	4a20      	ldr	r2, [pc, #128]	@ (8008ab4 <USB_SetTurnaroundTime+0x13c>)
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d802      	bhi.n	8008a3c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008a36:	2308      	movs	r3, #8
 8008a38:	617b      	str	r3, [r7, #20]
 8008a3a:	e015      	b.n	8008a68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	4a1d      	ldr	r2, [pc, #116]	@ (8008ab4 <USB_SetTurnaroundTime+0x13c>)
 8008a40:	4293      	cmp	r3, r2
 8008a42:	d906      	bls.n	8008a52 <USB_SetTurnaroundTime+0xda>
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	4a1c      	ldr	r2, [pc, #112]	@ (8008ab8 <USB_SetTurnaroundTime+0x140>)
 8008a48:	4293      	cmp	r3, r2
 8008a4a:	d202      	bcs.n	8008a52 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008a4c:	2307      	movs	r3, #7
 8008a4e:	617b      	str	r3, [r7, #20]
 8008a50:	e00a      	b.n	8008a68 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008a52:	2306      	movs	r3, #6
 8008a54:	617b      	str	r3, [r7, #20]
 8008a56:	e007      	b.n	8008a68 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008a58:	79fb      	ldrb	r3, [r7, #7]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d102      	bne.n	8008a64 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008a5e:	2309      	movs	r3, #9
 8008a60:	617b      	str	r3, [r7, #20]
 8008a62:	e001      	b.n	8008a68 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008a64:	2309      	movs	r3, #9
 8008a66:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	68db      	ldr	r3, [r3, #12]
 8008a6c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	68da      	ldr	r2, [r3, #12]
 8008a78:	697b      	ldr	r3, [r7, #20]
 8008a7a:	029b      	lsls	r3, r3, #10
 8008a7c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008a80:	431a      	orrs	r2, r3
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008a86:	2300      	movs	r3, #0
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	371c      	adds	r7, #28
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr
 8008a94:	00d8acbf 	.word	0x00d8acbf
 8008a98:	00e4e1c0 	.word	0x00e4e1c0
 8008a9c:	00f42400 	.word	0x00f42400
 8008aa0:	01067380 	.word	0x01067380
 8008aa4:	011a499f 	.word	0x011a499f
 8008aa8:	01312cff 	.word	0x01312cff
 8008aac:	014ca43f 	.word	0x014ca43f
 8008ab0:	016e3600 	.word	0x016e3600
 8008ab4:	01a6ab1f 	.word	0x01a6ab1f
 8008ab8:	01e84800 	.word	0x01e84800

08008abc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008abc:	b480      	push	{r7}
 8008abe:	b083      	sub	sp, #12
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	689b      	ldr	r3, [r3, #8]
 8008ac8:	f043 0201 	orr.w	r2, r3, #1
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008ad0:	2300      	movs	r3, #0
}
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	370c      	adds	r7, #12
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008adc:	4770      	bx	lr

08008ade <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008ade:	b480      	push	{r7}
 8008ae0:	b083      	sub	sp, #12
 8008ae2:	af00      	add	r7, sp, #0
 8008ae4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	689b      	ldr	r3, [r3, #8]
 8008aea:	f023 0201 	bic.w	r2, r3, #1
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008af2:	2300      	movs	r3, #0
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	370c      	adds	r7, #12
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr

08008b00 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	b084      	sub	sp, #16
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
 8008b08:	460b      	mov	r3, r1
 8008b0a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	68db      	ldr	r3, [r3, #12]
 8008b14:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008b1c:	78fb      	ldrb	r3, [r7, #3]
 8008b1e:	2b01      	cmp	r3, #1
 8008b20:	d115      	bne.n	8008b4e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	68db      	ldr	r3, [r3, #12]
 8008b26:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008b2e:	200a      	movs	r0, #10
 8008b30:	f7f9 fb3c 	bl	80021ac <HAL_Delay>
      ms += 10U;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	330a      	adds	r3, #10
 8008b38:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f001 f93f 	bl	8009dbe <USB_GetMode>
 8008b40:	4603      	mov	r3, r0
 8008b42:	2b01      	cmp	r3, #1
 8008b44:	d01e      	beq.n	8008b84 <USB_SetCurrentMode+0x84>
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	2bc7      	cmp	r3, #199	@ 0xc7
 8008b4a:	d9f0      	bls.n	8008b2e <USB_SetCurrentMode+0x2e>
 8008b4c:	e01a      	b.n	8008b84 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008b4e:	78fb      	ldrb	r3, [r7, #3]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d115      	bne.n	8008b80 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	68db      	ldr	r3, [r3, #12]
 8008b58:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008b60:	200a      	movs	r0, #10
 8008b62:	f7f9 fb23 	bl	80021ac <HAL_Delay>
      ms += 10U;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	330a      	adds	r3, #10
 8008b6a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008b6c:	6878      	ldr	r0, [r7, #4]
 8008b6e:	f001 f926 	bl	8009dbe <USB_GetMode>
 8008b72:	4603      	mov	r3, r0
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d005      	beq.n	8008b84 <USB_SetCurrentMode+0x84>
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	2bc7      	cmp	r3, #199	@ 0xc7
 8008b7c:	d9f0      	bls.n	8008b60 <USB_SetCurrentMode+0x60>
 8008b7e:	e001      	b.n	8008b84 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008b80:	2301      	movs	r3, #1
 8008b82:	e005      	b.n	8008b90 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	2bc8      	cmp	r3, #200	@ 0xc8
 8008b88:	d101      	bne.n	8008b8e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	e000      	b.n	8008b90 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008b8e:	2300      	movs	r3, #0
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3710      	adds	r7, #16
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}

08008b98 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008b98:	b084      	sub	sp, #16
 8008b9a:	b580      	push	{r7, lr}
 8008b9c:	b086      	sub	sp, #24
 8008b9e:	af00      	add	r7, sp, #0
 8008ba0:	6078      	str	r0, [r7, #4]
 8008ba2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008ba6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008baa:	2300      	movs	r3, #0
 8008bac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	613b      	str	r3, [r7, #16]
 8008bb6:	e009      	b.n	8008bcc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008bb8:	687a      	ldr	r2, [r7, #4]
 8008bba:	693b      	ldr	r3, [r7, #16]
 8008bbc:	3340      	adds	r3, #64	@ 0x40
 8008bbe:	009b      	lsls	r3, r3, #2
 8008bc0:	4413      	add	r3, r2
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	3301      	adds	r3, #1
 8008bca:	613b      	str	r3, [r7, #16]
 8008bcc:	693b      	ldr	r3, [r7, #16]
 8008bce:	2b0e      	cmp	r3, #14
 8008bd0:	d9f2      	bls.n	8008bb8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008bd2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d11c      	bne.n	8008c14 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008be0:	685b      	ldr	r3, [r3, #4]
 8008be2:	68fa      	ldr	r2, [r7, #12]
 8008be4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008be8:	f043 0302 	orr.w	r3, r3, #2
 8008bec:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bf2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bfe:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c0a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	639a      	str	r2, [r3, #56]	@ 0x38
 8008c12:	e00b      	b.n	8008c2c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c18:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c24:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008c32:	461a      	mov	r2, r3
 8008c34:	2300      	movs	r3, #0
 8008c36:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008c38:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008c3c:	2b01      	cmp	r3, #1
 8008c3e:	d10d      	bne.n	8008c5c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008c40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d104      	bne.n	8008c52 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008c48:	2100      	movs	r1, #0
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f000 f968 	bl	8008f20 <USB_SetDevSpeed>
 8008c50:	e008      	b.n	8008c64 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008c52:	2101      	movs	r1, #1
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	f000 f963 	bl	8008f20 <USB_SetDevSpeed>
 8008c5a:	e003      	b.n	8008c64 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008c5c:	2103      	movs	r1, #3
 8008c5e:	6878      	ldr	r0, [r7, #4]
 8008c60:	f000 f95e 	bl	8008f20 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008c64:	2110      	movs	r1, #16
 8008c66:	6878      	ldr	r0, [r7, #4]
 8008c68:	f000 f8fa 	bl	8008e60 <USB_FlushTxFifo>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d001      	beq.n	8008c76 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008c72:	2301      	movs	r3, #1
 8008c74:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008c76:	6878      	ldr	r0, [r7, #4]
 8008c78:	f000 f924 	bl	8008ec4 <USB_FlushRxFifo>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d001      	beq.n	8008c86 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8008c82:	2301      	movs	r3, #1
 8008c84:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c8c:	461a      	mov	r2, r3
 8008c8e:	2300      	movs	r3, #0
 8008c90:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c98:	461a      	mov	r2, r3
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ca4:	461a      	mov	r2, r3
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008caa:	2300      	movs	r3, #0
 8008cac:	613b      	str	r3, [r7, #16]
 8008cae:	e043      	b.n	8008d38 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008cb0:	693b      	ldr	r3, [r7, #16]
 8008cb2:	015a      	lsls	r2, r3, #5
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	4413      	add	r3, r2
 8008cb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008cc2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008cc6:	d118      	bne.n	8008cfa <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008cc8:	693b      	ldr	r3, [r7, #16]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d10a      	bne.n	8008ce4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	015a      	lsls	r2, r3, #5
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	4413      	add	r3, r2
 8008cd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cda:	461a      	mov	r2, r3
 8008cdc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008ce0:	6013      	str	r3, [r2, #0]
 8008ce2:	e013      	b.n	8008d0c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	015a      	lsls	r2, r3, #5
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	4413      	add	r3, r2
 8008cec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cf0:	461a      	mov	r2, r3
 8008cf2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008cf6:	6013      	str	r3, [r2, #0]
 8008cf8:	e008      	b.n	8008d0c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	015a      	lsls	r2, r3, #5
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	4413      	add	r3, r2
 8008d02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d06:	461a      	mov	r2, r3
 8008d08:	2300      	movs	r3, #0
 8008d0a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008d0c:	693b      	ldr	r3, [r7, #16]
 8008d0e:	015a      	lsls	r2, r3, #5
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	4413      	add	r3, r2
 8008d14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d18:	461a      	mov	r2, r3
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008d1e:	693b      	ldr	r3, [r7, #16]
 8008d20:	015a      	lsls	r2, r3, #5
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	4413      	add	r3, r2
 8008d26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d2a:	461a      	mov	r2, r3
 8008d2c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008d30:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008d32:	693b      	ldr	r3, [r7, #16]
 8008d34:	3301      	adds	r3, #1
 8008d36:	613b      	str	r3, [r7, #16]
 8008d38:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008d3c:	461a      	mov	r2, r3
 8008d3e:	693b      	ldr	r3, [r7, #16]
 8008d40:	4293      	cmp	r3, r2
 8008d42:	d3b5      	bcc.n	8008cb0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008d44:	2300      	movs	r3, #0
 8008d46:	613b      	str	r3, [r7, #16]
 8008d48:	e043      	b.n	8008dd2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008d4a:	693b      	ldr	r3, [r7, #16]
 8008d4c:	015a      	lsls	r2, r3, #5
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	4413      	add	r3, r2
 8008d52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d60:	d118      	bne.n	8008d94 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8008d62:	693b      	ldr	r3, [r7, #16]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d10a      	bne.n	8008d7e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008d68:	693b      	ldr	r3, [r7, #16]
 8008d6a:	015a      	lsls	r2, r3, #5
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	4413      	add	r3, r2
 8008d70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d74:	461a      	mov	r2, r3
 8008d76:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008d7a:	6013      	str	r3, [r2, #0]
 8008d7c:	e013      	b.n	8008da6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008d7e:	693b      	ldr	r3, [r7, #16]
 8008d80:	015a      	lsls	r2, r3, #5
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	4413      	add	r3, r2
 8008d86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d8a:	461a      	mov	r2, r3
 8008d8c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008d90:	6013      	str	r3, [r2, #0]
 8008d92:	e008      	b.n	8008da6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008d94:	693b      	ldr	r3, [r7, #16]
 8008d96:	015a      	lsls	r2, r3, #5
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	4413      	add	r3, r2
 8008d9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008da0:	461a      	mov	r2, r3
 8008da2:	2300      	movs	r3, #0
 8008da4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008da6:	693b      	ldr	r3, [r7, #16]
 8008da8:	015a      	lsls	r2, r3, #5
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	4413      	add	r3, r2
 8008dae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008db2:	461a      	mov	r2, r3
 8008db4:	2300      	movs	r3, #0
 8008db6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	015a      	lsls	r2, r3, #5
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	4413      	add	r3, r2
 8008dc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dc4:	461a      	mov	r2, r3
 8008dc6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008dca:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	3301      	adds	r3, #1
 8008dd0:	613b      	str	r3, [r7, #16]
 8008dd2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008dd6:	461a      	mov	r2, r3
 8008dd8:	693b      	ldr	r3, [r7, #16]
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d3b5      	bcc.n	8008d4a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008de4:	691b      	ldr	r3, [r3, #16]
 8008de6:	68fa      	ldr	r2, [r7, #12]
 8008de8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008dec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008df0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2200      	movs	r2, #0
 8008df6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008dfe:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008e00:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d105      	bne.n	8008e14 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	699b      	ldr	r3, [r3, #24]
 8008e0c:	f043 0210 	orr.w	r2, r3, #16
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	699a      	ldr	r2, [r3, #24]
 8008e18:	4b10      	ldr	r3, [pc, #64]	@ (8008e5c <USB_DevInit+0x2c4>)
 8008e1a:	4313      	orrs	r3, r2
 8008e1c:	687a      	ldr	r2, [r7, #4]
 8008e1e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008e20:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d005      	beq.n	8008e34 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	699b      	ldr	r3, [r3, #24]
 8008e2c:	f043 0208 	orr.w	r2, r3, #8
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008e34:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008e38:	2b01      	cmp	r3, #1
 8008e3a:	d107      	bne.n	8008e4c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	699b      	ldr	r3, [r3, #24]
 8008e40:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008e44:	f043 0304 	orr.w	r3, r3, #4
 8008e48:	687a      	ldr	r2, [r7, #4]
 8008e4a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008e4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	3718      	adds	r7, #24
 8008e52:	46bd      	mov	sp, r7
 8008e54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008e58:	b004      	add	sp, #16
 8008e5a:	4770      	bx	lr
 8008e5c:	803c3800 	.word	0x803c3800

08008e60 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b085      	sub	sp, #20
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	3301      	adds	r3, #1
 8008e72:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008e7a:	d901      	bls.n	8008e80 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008e7c:	2303      	movs	r3, #3
 8008e7e:	e01b      	b.n	8008eb8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	691b      	ldr	r3, [r3, #16]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	daf2      	bge.n	8008e6e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008e88:	2300      	movs	r3, #0
 8008e8a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	019b      	lsls	r3, r3, #6
 8008e90:	f043 0220 	orr.w	r2, r3, #32
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	3301      	adds	r3, #1
 8008e9c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008ea4:	d901      	bls.n	8008eaa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008ea6:	2303      	movs	r3, #3
 8008ea8:	e006      	b.n	8008eb8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	691b      	ldr	r3, [r3, #16]
 8008eae:	f003 0320 	and.w	r3, r3, #32
 8008eb2:	2b20      	cmp	r3, #32
 8008eb4:	d0f0      	beq.n	8008e98 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008eb6:	2300      	movs	r3, #0
}
 8008eb8:	4618      	mov	r0, r3
 8008eba:	3714      	adds	r7, #20
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec2:	4770      	bx	lr

08008ec4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b085      	sub	sp, #20
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008ecc:	2300      	movs	r3, #0
 8008ece:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	3301      	adds	r3, #1
 8008ed4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008edc:	d901      	bls.n	8008ee2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008ede:	2303      	movs	r3, #3
 8008ee0:	e018      	b.n	8008f14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	691b      	ldr	r3, [r3, #16]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	daf2      	bge.n	8008ed0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008eea:	2300      	movs	r3, #0
 8008eec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2210      	movs	r2, #16
 8008ef2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	3301      	adds	r3, #1
 8008ef8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008f00:	d901      	bls.n	8008f06 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008f02:	2303      	movs	r3, #3
 8008f04:	e006      	b.n	8008f14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	691b      	ldr	r3, [r3, #16]
 8008f0a:	f003 0310 	and.w	r3, r3, #16
 8008f0e:	2b10      	cmp	r3, #16
 8008f10:	d0f0      	beq.n	8008ef4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008f12:	2300      	movs	r3, #0
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	3714      	adds	r7, #20
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1e:	4770      	bx	lr

08008f20 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008f20:	b480      	push	{r7}
 8008f22:	b085      	sub	sp, #20
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
 8008f28:	460b      	mov	r3, r1
 8008f2a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f36:	681a      	ldr	r2, [r3, #0]
 8008f38:	78fb      	ldrb	r3, [r7, #3]
 8008f3a:	68f9      	ldr	r1, [r7, #12]
 8008f3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008f40:	4313      	orrs	r3, r2
 8008f42:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008f44:	2300      	movs	r3, #0
}
 8008f46:	4618      	mov	r0, r3
 8008f48:	3714      	adds	r7, #20
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f50:	4770      	bx	lr

08008f52 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8008f52:	b480      	push	{r7}
 8008f54:	b087      	sub	sp, #28
 8008f56:	af00      	add	r7, sp, #0
 8008f58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008f5e:	693b      	ldr	r3, [r7, #16]
 8008f60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f64:	689b      	ldr	r3, [r3, #8]
 8008f66:	f003 0306 	and.w	r3, r3, #6
 8008f6a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d102      	bne.n	8008f78 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008f72:	2300      	movs	r3, #0
 8008f74:	75fb      	strb	r3, [r7, #23]
 8008f76:	e00a      	b.n	8008f8e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	2b02      	cmp	r3, #2
 8008f7c:	d002      	beq.n	8008f84 <USB_GetDevSpeed+0x32>
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	2b06      	cmp	r3, #6
 8008f82:	d102      	bne.n	8008f8a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008f84:	2302      	movs	r3, #2
 8008f86:	75fb      	strb	r3, [r7, #23]
 8008f88:	e001      	b.n	8008f8e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008f8a:	230f      	movs	r3, #15
 8008f8c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008f8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	371c      	adds	r7, #28
 8008f94:	46bd      	mov	sp, r7
 8008f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9a:	4770      	bx	lr

08008f9c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b085      	sub	sp, #20
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
 8008fa4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	781b      	ldrb	r3, [r3, #0]
 8008fae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	785b      	ldrb	r3, [r3, #1]
 8008fb4:	2b01      	cmp	r3, #1
 8008fb6:	d13a      	bne.n	800902e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fbe:	69da      	ldr	r2, [r3, #28]
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	781b      	ldrb	r3, [r3, #0]
 8008fc4:	f003 030f 	and.w	r3, r3, #15
 8008fc8:	2101      	movs	r1, #1
 8008fca:	fa01 f303 	lsl.w	r3, r1, r3
 8008fce:	b29b      	uxth	r3, r3
 8008fd0:	68f9      	ldr	r1, [r7, #12]
 8008fd2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008fd6:	4313      	orrs	r3, r2
 8008fd8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008fda:	68bb      	ldr	r3, [r7, #8]
 8008fdc:	015a      	lsls	r2, r3, #5
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	4413      	add	r3, r2
 8008fe2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d155      	bne.n	800909c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008ff0:	68bb      	ldr	r3, [r7, #8]
 8008ff2:	015a      	lsls	r2, r3, #5
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	4413      	add	r3, r2
 8008ff8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ffc:	681a      	ldr	r2, [r3, #0]
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	689b      	ldr	r3, [r3, #8]
 8009002:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	791b      	ldrb	r3, [r3, #4]
 800900a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800900c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800900e:	68bb      	ldr	r3, [r7, #8]
 8009010:	059b      	lsls	r3, r3, #22
 8009012:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009014:	4313      	orrs	r3, r2
 8009016:	68ba      	ldr	r2, [r7, #8]
 8009018:	0151      	lsls	r1, r2, #5
 800901a:	68fa      	ldr	r2, [r7, #12]
 800901c:	440a      	add	r2, r1
 800901e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009022:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009026:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800902a:	6013      	str	r3, [r2, #0]
 800902c:	e036      	b.n	800909c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009034:	69da      	ldr	r2, [r3, #28]
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	781b      	ldrb	r3, [r3, #0]
 800903a:	f003 030f 	and.w	r3, r3, #15
 800903e:	2101      	movs	r1, #1
 8009040:	fa01 f303 	lsl.w	r3, r1, r3
 8009044:	041b      	lsls	r3, r3, #16
 8009046:	68f9      	ldr	r1, [r7, #12]
 8009048:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800904c:	4313      	orrs	r3, r2
 800904e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009050:	68bb      	ldr	r3, [r7, #8]
 8009052:	015a      	lsls	r2, r3, #5
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	4413      	add	r3, r2
 8009058:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009062:	2b00      	cmp	r3, #0
 8009064:	d11a      	bne.n	800909c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009066:	68bb      	ldr	r3, [r7, #8]
 8009068:	015a      	lsls	r2, r3, #5
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	4413      	add	r3, r2
 800906e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009072:	681a      	ldr	r2, [r3, #0]
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	689b      	ldr	r3, [r3, #8]
 8009078:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	791b      	ldrb	r3, [r3, #4]
 8009080:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009082:	430b      	orrs	r3, r1
 8009084:	4313      	orrs	r3, r2
 8009086:	68ba      	ldr	r2, [r7, #8]
 8009088:	0151      	lsls	r1, r2, #5
 800908a:	68fa      	ldr	r2, [r7, #12]
 800908c:	440a      	add	r2, r1
 800908e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009092:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009096:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800909a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800909c:	2300      	movs	r3, #0
}
 800909e:	4618      	mov	r0, r3
 80090a0:	3714      	adds	r7, #20
 80090a2:	46bd      	mov	sp, r7
 80090a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a8:	4770      	bx	lr
	...

080090ac <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80090ac:	b480      	push	{r7}
 80090ae:	b085      	sub	sp, #20
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
 80090b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	781b      	ldrb	r3, [r3, #0]
 80090be:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	785b      	ldrb	r3, [r3, #1]
 80090c4:	2b01      	cmp	r3, #1
 80090c6:	d161      	bne.n	800918c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80090c8:	68bb      	ldr	r3, [r7, #8]
 80090ca:	015a      	lsls	r2, r3, #5
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	4413      	add	r3, r2
 80090d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80090da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80090de:	d11f      	bne.n	8009120 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	015a      	lsls	r2, r3, #5
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	4413      	add	r3, r2
 80090e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	68ba      	ldr	r2, [r7, #8]
 80090f0:	0151      	lsls	r1, r2, #5
 80090f2:	68fa      	ldr	r2, [r7, #12]
 80090f4:	440a      	add	r2, r1
 80090f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090fa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80090fe:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009100:	68bb      	ldr	r3, [r7, #8]
 8009102:	015a      	lsls	r2, r3, #5
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	4413      	add	r3, r2
 8009108:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	68ba      	ldr	r2, [r7, #8]
 8009110:	0151      	lsls	r1, r2, #5
 8009112:	68fa      	ldr	r2, [r7, #12]
 8009114:	440a      	add	r2, r1
 8009116:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800911a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800911e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009126:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	781b      	ldrb	r3, [r3, #0]
 800912c:	f003 030f 	and.w	r3, r3, #15
 8009130:	2101      	movs	r1, #1
 8009132:	fa01 f303 	lsl.w	r3, r1, r3
 8009136:	b29b      	uxth	r3, r3
 8009138:	43db      	mvns	r3, r3
 800913a:	68f9      	ldr	r1, [r7, #12]
 800913c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009140:	4013      	ands	r3, r2
 8009142:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800914a:	69da      	ldr	r2, [r3, #28]
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	781b      	ldrb	r3, [r3, #0]
 8009150:	f003 030f 	and.w	r3, r3, #15
 8009154:	2101      	movs	r1, #1
 8009156:	fa01 f303 	lsl.w	r3, r1, r3
 800915a:	b29b      	uxth	r3, r3
 800915c:	43db      	mvns	r3, r3
 800915e:	68f9      	ldr	r1, [r7, #12]
 8009160:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009164:	4013      	ands	r3, r2
 8009166:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	015a      	lsls	r2, r3, #5
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	4413      	add	r3, r2
 8009170:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009174:	681a      	ldr	r2, [r3, #0]
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	0159      	lsls	r1, r3, #5
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	440b      	add	r3, r1
 800917e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009182:	4619      	mov	r1, r3
 8009184:	4b35      	ldr	r3, [pc, #212]	@ (800925c <USB_DeactivateEndpoint+0x1b0>)
 8009186:	4013      	ands	r3, r2
 8009188:	600b      	str	r3, [r1, #0]
 800918a:	e060      	b.n	800924e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	015a      	lsls	r2, r3, #5
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	4413      	add	r3, r2
 8009194:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800919e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80091a2:	d11f      	bne.n	80091e4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	015a      	lsls	r2, r3, #5
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	4413      	add	r3, r2
 80091ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	68ba      	ldr	r2, [r7, #8]
 80091b4:	0151      	lsls	r1, r2, #5
 80091b6:	68fa      	ldr	r2, [r7, #12]
 80091b8:	440a      	add	r2, r1
 80091ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80091be:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80091c2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	015a      	lsls	r2, r3, #5
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	4413      	add	r3, r2
 80091cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	68ba      	ldr	r2, [r7, #8]
 80091d4:	0151      	lsls	r1, r2, #5
 80091d6:	68fa      	ldr	r2, [r7, #12]
 80091d8:	440a      	add	r2, r1
 80091da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80091de:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80091e2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	f003 030f 	and.w	r3, r3, #15
 80091f4:	2101      	movs	r1, #1
 80091f6:	fa01 f303 	lsl.w	r3, r1, r3
 80091fa:	041b      	lsls	r3, r3, #16
 80091fc:	43db      	mvns	r3, r3
 80091fe:	68f9      	ldr	r1, [r7, #12]
 8009200:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009204:	4013      	ands	r3, r2
 8009206:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800920e:	69da      	ldr	r2, [r3, #28]
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	781b      	ldrb	r3, [r3, #0]
 8009214:	f003 030f 	and.w	r3, r3, #15
 8009218:	2101      	movs	r1, #1
 800921a:	fa01 f303 	lsl.w	r3, r1, r3
 800921e:	041b      	lsls	r3, r3, #16
 8009220:	43db      	mvns	r3, r3
 8009222:	68f9      	ldr	r1, [r7, #12]
 8009224:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009228:	4013      	ands	r3, r2
 800922a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	015a      	lsls	r2, r3, #5
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	4413      	add	r3, r2
 8009234:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009238:	681a      	ldr	r2, [r3, #0]
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	0159      	lsls	r1, r3, #5
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	440b      	add	r3, r1
 8009242:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009246:	4619      	mov	r1, r3
 8009248:	4b05      	ldr	r3, [pc, #20]	@ (8009260 <USB_DeactivateEndpoint+0x1b4>)
 800924a:	4013      	ands	r3, r2
 800924c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800924e:	2300      	movs	r3, #0
}
 8009250:	4618      	mov	r0, r3
 8009252:	3714      	adds	r7, #20
 8009254:	46bd      	mov	sp, r7
 8009256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925a:	4770      	bx	lr
 800925c:	ec337800 	.word	0xec337800
 8009260:	eff37800 	.word	0xeff37800

08009264 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b08a      	sub	sp, #40	@ 0x28
 8009268:	af02      	add	r7, sp, #8
 800926a:	60f8      	str	r0, [r7, #12]
 800926c:	60b9      	str	r1, [r7, #8]
 800926e:	4613      	mov	r3, r2
 8009270:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009276:	68bb      	ldr	r3, [r7, #8]
 8009278:	781b      	ldrb	r3, [r3, #0]
 800927a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	785b      	ldrb	r3, [r3, #1]
 8009280:	2b01      	cmp	r3, #1
 8009282:	f040 817f 	bne.w	8009584 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	691b      	ldr	r3, [r3, #16]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d132      	bne.n	80092f4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800928e:	69bb      	ldr	r3, [r7, #24]
 8009290:	015a      	lsls	r2, r3, #5
 8009292:	69fb      	ldr	r3, [r7, #28]
 8009294:	4413      	add	r3, r2
 8009296:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800929a:	691b      	ldr	r3, [r3, #16]
 800929c:	69ba      	ldr	r2, [r7, #24]
 800929e:	0151      	lsls	r1, r2, #5
 80092a0:	69fa      	ldr	r2, [r7, #28]
 80092a2:	440a      	add	r2, r1
 80092a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80092a8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80092ac:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80092b0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80092b2:	69bb      	ldr	r3, [r7, #24]
 80092b4:	015a      	lsls	r2, r3, #5
 80092b6:	69fb      	ldr	r3, [r7, #28]
 80092b8:	4413      	add	r3, r2
 80092ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092be:	691b      	ldr	r3, [r3, #16]
 80092c0:	69ba      	ldr	r2, [r7, #24]
 80092c2:	0151      	lsls	r1, r2, #5
 80092c4:	69fa      	ldr	r2, [r7, #28]
 80092c6:	440a      	add	r2, r1
 80092c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80092cc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80092d0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80092d2:	69bb      	ldr	r3, [r7, #24]
 80092d4:	015a      	lsls	r2, r3, #5
 80092d6:	69fb      	ldr	r3, [r7, #28]
 80092d8:	4413      	add	r3, r2
 80092da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092de:	691b      	ldr	r3, [r3, #16]
 80092e0:	69ba      	ldr	r2, [r7, #24]
 80092e2:	0151      	lsls	r1, r2, #5
 80092e4:	69fa      	ldr	r2, [r7, #28]
 80092e6:	440a      	add	r2, r1
 80092e8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80092ec:	0cdb      	lsrs	r3, r3, #19
 80092ee:	04db      	lsls	r3, r3, #19
 80092f0:	6113      	str	r3, [r2, #16]
 80092f2:	e097      	b.n	8009424 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80092f4:	69bb      	ldr	r3, [r7, #24]
 80092f6:	015a      	lsls	r2, r3, #5
 80092f8:	69fb      	ldr	r3, [r7, #28]
 80092fa:	4413      	add	r3, r2
 80092fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009300:	691b      	ldr	r3, [r3, #16]
 8009302:	69ba      	ldr	r2, [r7, #24]
 8009304:	0151      	lsls	r1, r2, #5
 8009306:	69fa      	ldr	r2, [r7, #28]
 8009308:	440a      	add	r2, r1
 800930a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800930e:	0cdb      	lsrs	r3, r3, #19
 8009310:	04db      	lsls	r3, r3, #19
 8009312:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009314:	69bb      	ldr	r3, [r7, #24]
 8009316:	015a      	lsls	r2, r3, #5
 8009318:	69fb      	ldr	r3, [r7, #28]
 800931a:	4413      	add	r3, r2
 800931c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009320:	691b      	ldr	r3, [r3, #16]
 8009322:	69ba      	ldr	r2, [r7, #24]
 8009324:	0151      	lsls	r1, r2, #5
 8009326:	69fa      	ldr	r2, [r7, #28]
 8009328:	440a      	add	r2, r1
 800932a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800932e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009332:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009336:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8009338:	69bb      	ldr	r3, [r7, #24]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d11a      	bne.n	8009374 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	691a      	ldr	r2, [r3, #16]
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	689b      	ldr	r3, [r3, #8]
 8009346:	429a      	cmp	r2, r3
 8009348:	d903      	bls.n	8009352 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	689a      	ldr	r2, [r3, #8]
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009352:	69bb      	ldr	r3, [r7, #24]
 8009354:	015a      	lsls	r2, r3, #5
 8009356:	69fb      	ldr	r3, [r7, #28]
 8009358:	4413      	add	r3, r2
 800935a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800935e:	691b      	ldr	r3, [r3, #16]
 8009360:	69ba      	ldr	r2, [r7, #24]
 8009362:	0151      	lsls	r1, r2, #5
 8009364:	69fa      	ldr	r2, [r7, #28]
 8009366:	440a      	add	r2, r1
 8009368:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800936c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009370:	6113      	str	r3, [r2, #16]
 8009372:	e044      	b.n	80093fe <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	691a      	ldr	r2, [r3, #16]
 8009378:	68bb      	ldr	r3, [r7, #8]
 800937a:	689b      	ldr	r3, [r3, #8]
 800937c:	4413      	add	r3, r2
 800937e:	1e5a      	subs	r2, r3, #1
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	689b      	ldr	r3, [r3, #8]
 8009384:	fbb2 f3f3 	udiv	r3, r2, r3
 8009388:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800938a:	69bb      	ldr	r3, [r7, #24]
 800938c:	015a      	lsls	r2, r3, #5
 800938e:	69fb      	ldr	r3, [r7, #28]
 8009390:	4413      	add	r3, r2
 8009392:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009396:	691a      	ldr	r2, [r3, #16]
 8009398:	8afb      	ldrh	r3, [r7, #22]
 800939a:	04d9      	lsls	r1, r3, #19
 800939c:	4ba4      	ldr	r3, [pc, #656]	@ (8009630 <USB_EPStartXfer+0x3cc>)
 800939e:	400b      	ands	r3, r1
 80093a0:	69b9      	ldr	r1, [r7, #24]
 80093a2:	0148      	lsls	r0, r1, #5
 80093a4:	69f9      	ldr	r1, [r7, #28]
 80093a6:	4401      	add	r1, r0
 80093a8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80093ac:	4313      	orrs	r3, r2
 80093ae:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	791b      	ldrb	r3, [r3, #4]
 80093b4:	2b01      	cmp	r3, #1
 80093b6:	d122      	bne.n	80093fe <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80093b8:	69bb      	ldr	r3, [r7, #24]
 80093ba:	015a      	lsls	r2, r3, #5
 80093bc:	69fb      	ldr	r3, [r7, #28]
 80093be:	4413      	add	r3, r2
 80093c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093c4:	691b      	ldr	r3, [r3, #16]
 80093c6:	69ba      	ldr	r2, [r7, #24]
 80093c8:	0151      	lsls	r1, r2, #5
 80093ca:	69fa      	ldr	r2, [r7, #28]
 80093cc:	440a      	add	r2, r1
 80093ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80093d2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80093d6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 80093d8:	69bb      	ldr	r3, [r7, #24]
 80093da:	015a      	lsls	r2, r3, #5
 80093dc:	69fb      	ldr	r3, [r7, #28]
 80093de:	4413      	add	r3, r2
 80093e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093e4:	691a      	ldr	r2, [r3, #16]
 80093e6:	8afb      	ldrh	r3, [r7, #22]
 80093e8:	075b      	lsls	r3, r3, #29
 80093ea:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80093ee:	69b9      	ldr	r1, [r7, #24]
 80093f0:	0148      	lsls	r0, r1, #5
 80093f2:	69f9      	ldr	r1, [r7, #28]
 80093f4:	4401      	add	r1, r0
 80093f6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80093fa:	4313      	orrs	r3, r2
 80093fc:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80093fe:	69bb      	ldr	r3, [r7, #24]
 8009400:	015a      	lsls	r2, r3, #5
 8009402:	69fb      	ldr	r3, [r7, #28]
 8009404:	4413      	add	r3, r2
 8009406:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800940a:	691a      	ldr	r2, [r3, #16]
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	691b      	ldr	r3, [r3, #16]
 8009410:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009414:	69b9      	ldr	r1, [r7, #24]
 8009416:	0148      	lsls	r0, r1, #5
 8009418:	69f9      	ldr	r1, [r7, #28]
 800941a:	4401      	add	r1, r0
 800941c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009420:	4313      	orrs	r3, r2
 8009422:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009424:	79fb      	ldrb	r3, [r7, #7]
 8009426:	2b01      	cmp	r3, #1
 8009428:	d14b      	bne.n	80094c2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800942a:	68bb      	ldr	r3, [r7, #8]
 800942c:	69db      	ldr	r3, [r3, #28]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d009      	beq.n	8009446 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009432:	69bb      	ldr	r3, [r7, #24]
 8009434:	015a      	lsls	r2, r3, #5
 8009436:	69fb      	ldr	r3, [r7, #28]
 8009438:	4413      	add	r3, r2
 800943a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800943e:	461a      	mov	r2, r3
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	69db      	ldr	r3, [r3, #28]
 8009444:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	791b      	ldrb	r3, [r3, #4]
 800944a:	2b01      	cmp	r3, #1
 800944c:	d128      	bne.n	80094a0 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800944e:	69fb      	ldr	r3, [r7, #28]
 8009450:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009454:	689b      	ldr	r3, [r3, #8]
 8009456:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800945a:	2b00      	cmp	r3, #0
 800945c:	d110      	bne.n	8009480 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800945e:	69bb      	ldr	r3, [r7, #24]
 8009460:	015a      	lsls	r2, r3, #5
 8009462:	69fb      	ldr	r3, [r7, #28]
 8009464:	4413      	add	r3, r2
 8009466:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	69ba      	ldr	r2, [r7, #24]
 800946e:	0151      	lsls	r1, r2, #5
 8009470:	69fa      	ldr	r2, [r7, #28]
 8009472:	440a      	add	r2, r1
 8009474:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009478:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800947c:	6013      	str	r3, [r2, #0]
 800947e:	e00f      	b.n	80094a0 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009480:	69bb      	ldr	r3, [r7, #24]
 8009482:	015a      	lsls	r2, r3, #5
 8009484:	69fb      	ldr	r3, [r7, #28]
 8009486:	4413      	add	r3, r2
 8009488:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	69ba      	ldr	r2, [r7, #24]
 8009490:	0151      	lsls	r1, r2, #5
 8009492:	69fa      	ldr	r2, [r7, #28]
 8009494:	440a      	add	r2, r1
 8009496:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800949a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800949e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80094a0:	69bb      	ldr	r3, [r7, #24]
 80094a2:	015a      	lsls	r2, r3, #5
 80094a4:	69fb      	ldr	r3, [r7, #28]
 80094a6:	4413      	add	r3, r2
 80094a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	69ba      	ldr	r2, [r7, #24]
 80094b0:	0151      	lsls	r1, r2, #5
 80094b2:	69fa      	ldr	r2, [r7, #28]
 80094b4:	440a      	add	r2, r1
 80094b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80094ba:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80094be:	6013      	str	r3, [r2, #0]
 80094c0:	e166      	b.n	8009790 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80094c2:	69bb      	ldr	r3, [r7, #24]
 80094c4:	015a      	lsls	r2, r3, #5
 80094c6:	69fb      	ldr	r3, [r7, #28]
 80094c8:	4413      	add	r3, r2
 80094ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	69ba      	ldr	r2, [r7, #24]
 80094d2:	0151      	lsls	r1, r2, #5
 80094d4:	69fa      	ldr	r2, [r7, #28]
 80094d6:	440a      	add	r2, r1
 80094d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80094dc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80094e0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80094e2:	68bb      	ldr	r3, [r7, #8]
 80094e4:	791b      	ldrb	r3, [r3, #4]
 80094e6:	2b01      	cmp	r3, #1
 80094e8:	d015      	beq.n	8009516 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	691b      	ldr	r3, [r3, #16]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	f000 814e 	beq.w	8009790 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80094f4:	69fb      	ldr	r3, [r7, #28]
 80094f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	781b      	ldrb	r3, [r3, #0]
 8009500:	f003 030f 	and.w	r3, r3, #15
 8009504:	2101      	movs	r1, #1
 8009506:	fa01 f303 	lsl.w	r3, r1, r3
 800950a:	69f9      	ldr	r1, [r7, #28]
 800950c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009510:	4313      	orrs	r3, r2
 8009512:	634b      	str	r3, [r1, #52]	@ 0x34
 8009514:	e13c      	b.n	8009790 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009516:	69fb      	ldr	r3, [r7, #28]
 8009518:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800951c:	689b      	ldr	r3, [r3, #8]
 800951e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009522:	2b00      	cmp	r3, #0
 8009524:	d110      	bne.n	8009548 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009526:	69bb      	ldr	r3, [r7, #24]
 8009528:	015a      	lsls	r2, r3, #5
 800952a:	69fb      	ldr	r3, [r7, #28]
 800952c:	4413      	add	r3, r2
 800952e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	69ba      	ldr	r2, [r7, #24]
 8009536:	0151      	lsls	r1, r2, #5
 8009538:	69fa      	ldr	r2, [r7, #28]
 800953a:	440a      	add	r2, r1
 800953c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009540:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009544:	6013      	str	r3, [r2, #0]
 8009546:	e00f      	b.n	8009568 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009548:	69bb      	ldr	r3, [r7, #24]
 800954a:	015a      	lsls	r2, r3, #5
 800954c:	69fb      	ldr	r3, [r7, #28]
 800954e:	4413      	add	r3, r2
 8009550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	69ba      	ldr	r2, [r7, #24]
 8009558:	0151      	lsls	r1, r2, #5
 800955a:	69fa      	ldr	r2, [r7, #28]
 800955c:	440a      	add	r2, r1
 800955e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009562:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009566:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	68d9      	ldr	r1, [r3, #12]
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	781a      	ldrb	r2, [r3, #0]
 8009570:	68bb      	ldr	r3, [r7, #8]
 8009572:	691b      	ldr	r3, [r3, #16]
 8009574:	b298      	uxth	r0, r3
 8009576:	79fb      	ldrb	r3, [r7, #7]
 8009578:	9300      	str	r3, [sp, #0]
 800957a:	4603      	mov	r3, r0
 800957c:	68f8      	ldr	r0, [r7, #12]
 800957e:	f000 f9b9 	bl	80098f4 <USB_WritePacket>
 8009582:	e105      	b.n	8009790 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009584:	69bb      	ldr	r3, [r7, #24]
 8009586:	015a      	lsls	r2, r3, #5
 8009588:	69fb      	ldr	r3, [r7, #28]
 800958a:	4413      	add	r3, r2
 800958c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009590:	691b      	ldr	r3, [r3, #16]
 8009592:	69ba      	ldr	r2, [r7, #24]
 8009594:	0151      	lsls	r1, r2, #5
 8009596:	69fa      	ldr	r2, [r7, #28]
 8009598:	440a      	add	r2, r1
 800959a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800959e:	0cdb      	lsrs	r3, r3, #19
 80095a0:	04db      	lsls	r3, r3, #19
 80095a2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80095a4:	69bb      	ldr	r3, [r7, #24]
 80095a6:	015a      	lsls	r2, r3, #5
 80095a8:	69fb      	ldr	r3, [r7, #28]
 80095aa:	4413      	add	r3, r2
 80095ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095b0:	691b      	ldr	r3, [r3, #16]
 80095b2:	69ba      	ldr	r2, [r7, #24]
 80095b4:	0151      	lsls	r1, r2, #5
 80095b6:	69fa      	ldr	r2, [r7, #28]
 80095b8:	440a      	add	r2, r1
 80095ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80095be:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80095c2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80095c6:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80095c8:	69bb      	ldr	r3, [r7, #24]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d132      	bne.n	8009634 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80095ce:	68bb      	ldr	r3, [r7, #8]
 80095d0:	691b      	ldr	r3, [r3, #16]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d003      	beq.n	80095de <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	689a      	ldr	r2, [r3, #8]
 80095da:	68bb      	ldr	r3, [r7, #8]
 80095dc:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80095de:	68bb      	ldr	r3, [r7, #8]
 80095e0:	689a      	ldr	r2, [r3, #8]
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80095e6:	69bb      	ldr	r3, [r7, #24]
 80095e8:	015a      	lsls	r2, r3, #5
 80095ea:	69fb      	ldr	r3, [r7, #28]
 80095ec:	4413      	add	r3, r2
 80095ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095f2:	691a      	ldr	r2, [r3, #16]
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	6a1b      	ldr	r3, [r3, #32]
 80095f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80095fc:	69b9      	ldr	r1, [r7, #24]
 80095fe:	0148      	lsls	r0, r1, #5
 8009600:	69f9      	ldr	r1, [r7, #28]
 8009602:	4401      	add	r1, r0
 8009604:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009608:	4313      	orrs	r3, r2
 800960a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800960c:	69bb      	ldr	r3, [r7, #24]
 800960e:	015a      	lsls	r2, r3, #5
 8009610:	69fb      	ldr	r3, [r7, #28]
 8009612:	4413      	add	r3, r2
 8009614:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009618:	691b      	ldr	r3, [r3, #16]
 800961a:	69ba      	ldr	r2, [r7, #24]
 800961c:	0151      	lsls	r1, r2, #5
 800961e:	69fa      	ldr	r2, [r7, #28]
 8009620:	440a      	add	r2, r1
 8009622:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009626:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800962a:	6113      	str	r3, [r2, #16]
 800962c:	e062      	b.n	80096f4 <USB_EPStartXfer+0x490>
 800962e:	bf00      	nop
 8009630:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	691b      	ldr	r3, [r3, #16]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d123      	bne.n	8009684 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800963c:	69bb      	ldr	r3, [r7, #24]
 800963e:	015a      	lsls	r2, r3, #5
 8009640:	69fb      	ldr	r3, [r7, #28]
 8009642:	4413      	add	r3, r2
 8009644:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009648:	691a      	ldr	r2, [r3, #16]
 800964a:	68bb      	ldr	r3, [r7, #8]
 800964c:	689b      	ldr	r3, [r3, #8]
 800964e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009652:	69b9      	ldr	r1, [r7, #24]
 8009654:	0148      	lsls	r0, r1, #5
 8009656:	69f9      	ldr	r1, [r7, #28]
 8009658:	4401      	add	r1, r0
 800965a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800965e:	4313      	orrs	r3, r2
 8009660:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009662:	69bb      	ldr	r3, [r7, #24]
 8009664:	015a      	lsls	r2, r3, #5
 8009666:	69fb      	ldr	r3, [r7, #28]
 8009668:	4413      	add	r3, r2
 800966a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800966e:	691b      	ldr	r3, [r3, #16]
 8009670:	69ba      	ldr	r2, [r7, #24]
 8009672:	0151      	lsls	r1, r2, #5
 8009674:	69fa      	ldr	r2, [r7, #28]
 8009676:	440a      	add	r2, r1
 8009678:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800967c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009680:	6113      	str	r3, [r2, #16]
 8009682:	e037      	b.n	80096f4 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009684:	68bb      	ldr	r3, [r7, #8]
 8009686:	691a      	ldr	r2, [r3, #16]
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	689b      	ldr	r3, [r3, #8]
 800968c:	4413      	add	r3, r2
 800968e:	1e5a      	subs	r2, r3, #1
 8009690:	68bb      	ldr	r3, [r7, #8]
 8009692:	689b      	ldr	r3, [r3, #8]
 8009694:	fbb2 f3f3 	udiv	r3, r2, r3
 8009698:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	689b      	ldr	r3, [r3, #8]
 800969e:	8afa      	ldrh	r2, [r7, #22]
 80096a0:	fb03 f202 	mul.w	r2, r3, r2
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80096a8:	69bb      	ldr	r3, [r7, #24]
 80096aa:	015a      	lsls	r2, r3, #5
 80096ac:	69fb      	ldr	r3, [r7, #28]
 80096ae:	4413      	add	r3, r2
 80096b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096b4:	691a      	ldr	r2, [r3, #16]
 80096b6:	8afb      	ldrh	r3, [r7, #22]
 80096b8:	04d9      	lsls	r1, r3, #19
 80096ba:	4b38      	ldr	r3, [pc, #224]	@ (800979c <USB_EPStartXfer+0x538>)
 80096bc:	400b      	ands	r3, r1
 80096be:	69b9      	ldr	r1, [r7, #24]
 80096c0:	0148      	lsls	r0, r1, #5
 80096c2:	69f9      	ldr	r1, [r7, #28]
 80096c4:	4401      	add	r1, r0
 80096c6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80096ca:	4313      	orrs	r3, r2
 80096cc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80096ce:	69bb      	ldr	r3, [r7, #24]
 80096d0:	015a      	lsls	r2, r3, #5
 80096d2:	69fb      	ldr	r3, [r7, #28]
 80096d4:	4413      	add	r3, r2
 80096d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80096da:	691a      	ldr	r2, [r3, #16]
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	6a1b      	ldr	r3, [r3, #32]
 80096e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80096e4:	69b9      	ldr	r1, [r7, #24]
 80096e6:	0148      	lsls	r0, r1, #5
 80096e8:	69f9      	ldr	r1, [r7, #28]
 80096ea:	4401      	add	r1, r0
 80096ec:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80096f0:	4313      	orrs	r3, r2
 80096f2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80096f4:	79fb      	ldrb	r3, [r7, #7]
 80096f6:	2b01      	cmp	r3, #1
 80096f8:	d10d      	bne.n	8009716 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	68db      	ldr	r3, [r3, #12]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d009      	beq.n	8009716 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009702:	68bb      	ldr	r3, [r7, #8]
 8009704:	68d9      	ldr	r1, [r3, #12]
 8009706:	69bb      	ldr	r3, [r7, #24]
 8009708:	015a      	lsls	r2, r3, #5
 800970a:	69fb      	ldr	r3, [r7, #28]
 800970c:	4413      	add	r3, r2
 800970e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009712:	460a      	mov	r2, r1
 8009714:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009716:	68bb      	ldr	r3, [r7, #8]
 8009718:	791b      	ldrb	r3, [r3, #4]
 800971a:	2b01      	cmp	r3, #1
 800971c:	d128      	bne.n	8009770 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800971e:	69fb      	ldr	r3, [r7, #28]
 8009720:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009724:	689b      	ldr	r3, [r3, #8]
 8009726:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800972a:	2b00      	cmp	r3, #0
 800972c:	d110      	bne.n	8009750 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800972e:	69bb      	ldr	r3, [r7, #24]
 8009730:	015a      	lsls	r2, r3, #5
 8009732:	69fb      	ldr	r3, [r7, #28]
 8009734:	4413      	add	r3, r2
 8009736:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	69ba      	ldr	r2, [r7, #24]
 800973e:	0151      	lsls	r1, r2, #5
 8009740:	69fa      	ldr	r2, [r7, #28]
 8009742:	440a      	add	r2, r1
 8009744:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009748:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800974c:	6013      	str	r3, [r2, #0]
 800974e:	e00f      	b.n	8009770 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009750:	69bb      	ldr	r3, [r7, #24]
 8009752:	015a      	lsls	r2, r3, #5
 8009754:	69fb      	ldr	r3, [r7, #28]
 8009756:	4413      	add	r3, r2
 8009758:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	69ba      	ldr	r2, [r7, #24]
 8009760:	0151      	lsls	r1, r2, #5
 8009762:	69fa      	ldr	r2, [r7, #28]
 8009764:	440a      	add	r2, r1
 8009766:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800976a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800976e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009770:	69bb      	ldr	r3, [r7, #24]
 8009772:	015a      	lsls	r2, r3, #5
 8009774:	69fb      	ldr	r3, [r7, #28]
 8009776:	4413      	add	r3, r2
 8009778:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	69ba      	ldr	r2, [r7, #24]
 8009780:	0151      	lsls	r1, r2, #5
 8009782:	69fa      	ldr	r2, [r7, #28]
 8009784:	440a      	add	r2, r1
 8009786:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800978a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800978e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009790:	2300      	movs	r3, #0
}
 8009792:	4618      	mov	r0, r3
 8009794:	3720      	adds	r7, #32
 8009796:	46bd      	mov	sp, r7
 8009798:	bd80      	pop	{r7, pc}
 800979a:	bf00      	nop
 800979c:	1ff80000 	.word	0x1ff80000

080097a0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80097a0:	b480      	push	{r7}
 80097a2:	b087      	sub	sp, #28
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
 80097a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80097aa:	2300      	movs	r3, #0
 80097ac:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80097ae:	2300      	movs	r3, #0
 80097b0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	785b      	ldrb	r3, [r3, #1]
 80097ba:	2b01      	cmp	r3, #1
 80097bc:	d14a      	bne.n	8009854 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	781b      	ldrb	r3, [r3, #0]
 80097c2:	015a      	lsls	r2, r3, #5
 80097c4:	693b      	ldr	r3, [r7, #16]
 80097c6:	4413      	add	r3, r2
 80097c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80097d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80097d6:	f040 8086 	bne.w	80098e6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	781b      	ldrb	r3, [r3, #0]
 80097de:	015a      	lsls	r2, r3, #5
 80097e0:	693b      	ldr	r3, [r7, #16]
 80097e2:	4413      	add	r3, r2
 80097e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	683a      	ldr	r2, [r7, #0]
 80097ec:	7812      	ldrb	r2, [r2, #0]
 80097ee:	0151      	lsls	r1, r2, #5
 80097f0:	693a      	ldr	r2, [r7, #16]
 80097f2:	440a      	add	r2, r1
 80097f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80097f8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80097fc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	781b      	ldrb	r3, [r3, #0]
 8009802:	015a      	lsls	r2, r3, #5
 8009804:	693b      	ldr	r3, [r7, #16]
 8009806:	4413      	add	r3, r2
 8009808:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	683a      	ldr	r2, [r7, #0]
 8009810:	7812      	ldrb	r2, [r2, #0]
 8009812:	0151      	lsls	r1, r2, #5
 8009814:	693a      	ldr	r2, [r7, #16]
 8009816:	440a      	add	r2, r1
 8009818:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800981c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009820:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	3301      	adds	r3, #1
 8009826:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800982e:	4293      	cmp	r3, r2
 8009830:	d902      	bls.n	8009838 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009832:	2301      	movs	r3, #1
 8009834:	75fb      	strb	r3, [r7, #23]
          break;
 8009836:	e056      	b.n	80098e6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	781b      	ldrb	r3, [r3, #0]
 800983c:	015a      	lsls	r2, r3, #5
 800983e:	693b      	ldr	r3, [r7, #16]
 8009840:	4413      	add	r3, r2
 8009842:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800984c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009850:	d0e7      	beq.n	8009822 <USB_EPStopXfer+0x82>
 8009852:	e048      	b.n	80098e6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	781b      	ldrb	r3, [r3, #0]
 8009858:	015a      	lsls	r2, r3, #5
 800985a:	693b      	ldr	r3, [r7, #16]
 800985c:	4413      	add	r3, r2
 800985e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009868:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800986c:	d13b      	bne.n	80098e6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	781b      	ldrb	r3, [r3, #0]
 8009872:	015a      	lsls	r2, r3, #5
 8009874:	693b      	ldr	r3, [r7, #16]
 8009876:	4413      	add	r3, r2
 8009878:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	683a      	ldr	r2, [r7, #0]
 8009880:	7812      	ldrb	r2, [r2, #0]
 8009882:	0151      	lsls	r1, r2, #5
 8009884:	693a      	ldr	r2, [r7, #16]
 8009886:	440a      	add	r2, r1
 8009888:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800988c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009890:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	781b      	ldrb	r3, [r3, #0]
 8009896:	015a      	lsls	r2, r3, #5
 8009898:	693b      	ldr	r3, [r7, #16]
 800989a:	4413      	add	r3, r2
 800989c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	683a      	ldr	r2, [r7, #0]
 80098a4:	7812      	ldrb	r2, [r2, #0]
 80098a6:	0151      	lsls	r1, r2, #5
 80098a8:	693a      	ldr	r2, [r7, #16]
 80098aa:	440a      	add	r2, r1
 80098ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80098b0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80098b4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	3301      	adds	r3, #1
 80098ba:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	f242 7210 	movw	r2, #10000	@ 0x2710
 80098c2:	4293      	cmp	r3, r2
 80098c4:	d902      	bls.n	80098cc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80098c6:	2301      	movs	r3, #1
 80098c8:	75fb      	strb	r3, [r7, #23]
          break;
 80098ca:	e00c      	b.n	80098e6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	781b      	ldrb	r3, [r3, #0]
 80098d0:	015a      	lsls	r2, r3, #5
 80098d2:	693b      	ldr	r3, [r7, #16]
 80098d4:	4413      	add	r3, r2
 80098d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80098e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80098e4:	d0e7      	beq.n	80098b6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80098e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80098e8:	4618      	mov	r0, r3
 80098ea:	371c      	adds	r7, #28
 80098ec:	46bd      	mov	sp, r7
 80098ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f2:	4770      	bx	lr

080098f4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80098f4:	b480      	push	{r7}
 80098f6:	b089      	sub	sp, #36	@ 0x24
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	60f8      	str	r0, [r7, #12]
 80098fc:	60b9      	str	r1, [r7, #8]
 80098fe:	4611      	mov	r1, r2
 8009900:	461a      	mov	r2, r3
 8009902:	460b      	mov	r3, r1
 8009904:	71fb      	strb	r3, [r7, #7]
 8009906:	4613      	mov	r3, r2
 8009908:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800990e:	68bb      	ldr	r3, [r7, #8]
 8009910:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009912:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009916:	2b00      	cmp	r3, #0
 8009918:	d123      	bne.n	8009962 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800991a:	88bb      	ldrh	r3, [r7, #4]
 800991c:	3303      	adds	r3, #3
 800991e:	089b      	lsrs	r3, r3, #2
 8009920:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009922:	2300      	movs	r3, #0
 8009924:	61bb      	str	r3, [r7, #24]
 8009926:	e018      	b.n	800995a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009928:	79fb      	ldrb	r3, [r7, #7]
 800992a:	031a      	lsls	r2, r3, #12
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	4413      	add	r3, r2
 8009930:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009934:	461a      	mov	r2, r3
 8009936:	69fb      	ldr	r3, [r7, #28]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800993c:	69fb      	ldr	r3, [r7, #28]
 800993e:	3301      	adds	r3, #1
 8009940:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009942:	69fb      	ldr	r3, [r7, #28]
 8009944:	3301      	adds	r3, #1
 8009946:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009948:	69fb      	ldr	r3, [r7, #28]
 800994a:	3301      	adds	r3, #1
 800994c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800994e:	69fb      	ldr	r3, [r7, #28]
 8009950:	3301      	adds	r3, #1
 8009952:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009954:	69bb      	ldr	r3, [r7, #24]
 8009956:	3301      	adds	r3, #1
 8009958:	61bb      	str	r3, [r7, #24]
 800995a:	69ba      	ldr	r2, [r7, #24]
 800995c:	693b      	ldr	r3, [r7, #16]
 800995e:	429a      	cmp	r2, r3
 8009960:	d3e2      	bcc.n	8009928 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009962:	2300      	movs	r3, #0
}
 8009964:	4618      	mov	r0, r3
 8009966:	3724      	adds	r7, #36	@ 0x24
 8009968:	46bd      	mov	sp, r7
 800996a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996e:	4770      	bx	lr

08009970 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009970:	b480      	push	{r7}
 8009972:	b08b      	sub	sp, #44	@ 0x2c
 8009974:	af00      	add	r7, sp, #0
 8009976:	60f8      	str	r0, [r7, #12]
 8009978:	60b9      	str	r1, [r7, #8]
 800997a:	4613      	mov	r3, r2
 800997c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009982:	68bb      	ldr	r3, [r7, #8]
 8009984:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009986:	88fb      	ldrh	r3, [r7, #6]
 8009988:	089b      	lsrs	r3, r3, #2
 800998a:	b29b      	uxth	r3, r3
 800998c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800998e:	88fb      	ldrh	r3, [r7, #6]
 8009990:	f003 0303 	and.w	r3, r3, #3
 8009994:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009996:	2300      	movs	r3, #0
 8009998:	623b      	str	r3, [r7, #32]
 800999a:	e014      	b.n	80099c6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800999c:	69bb      	ldr	r3, [r7, #24]
 800999e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80099a2:	681a      	ldr	r2, [r3, #0]
 80099a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099a6:	601a      	str	r2, [r3, #0]
    pDest++;
 80099a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099aa:	3301      	adds	r3, #1
 80099ac:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80099ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099b0:	3301      	adds	r3, #1
 80099b2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80099b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099b6:	3301      	adds	r3, #1
 80099b8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80099ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099bc:	3301      	adds	r3, #1
 80099be:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80099c0:	6a3b      	ldr	r3, [r7, #32]
 80099c2:	3301      	adds	r3, #1
 80099c4:	623b      	str	r3, [r7, #32]
 80099c6:	6a3a      	ldr	r2, [r7, #32]
 80099c8:	697b      	ldr	r3, [r7, #20]
 80099ca:	429a      	cmp	r2, r3
 80099cc:	d3e6      	bcc.n	800999c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80099ce:	8bfb      	ldrh	r3, [r7, #30]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d01e      	beq.n	8009a12 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80099d4:	2300      	movs	r3, #0
 80099d6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80099d8:	69bb      	ldr	r3, [r7, #24]
 80099da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80099de:	461a      	mov	r2, r3
 80099e0:	f107 0310 	add.w	r3, r7, #16
 80099e4:	6812      	ldr	r2, [r2, #0]
 80099e6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80099e8:	693a      	ldr	r2, [r7, #16]
 80099ea:	6a3b      	ldr	r3, [r7, #32]
 80099ec:	b2db      	uxtb	r3, r3
 80099ee:	00db      	lsls	r3, r3, #3
 80099f0:	fa22 f303 	lsr.w	r3, r2, r3
 80099f4:	b2da      	uxtb	r2, r3
 80099f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099f8:	701a      	strb	r2, [r3, #0]
      i++;
 80099fa:	6a3b      	ldr	r3, [r7, #32]
 80099fc:	3301      	adds	r3, #1
 80099fe:	623b      	str	r3, [r7, #32]
      pDest++;
 8009a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a02:	3301      	adds	r3, #1
 8009a04:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009a06:	8bfb      	ldrh	r3, [r7, #30]
 8009a08:	3b01      	subs	r3, #1
 8009a0a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009a0c:	8bfb      	ldrh	r3, [r7, #30]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d1ea      	bne.n	80099e8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009a14:	4618      	mov	r0, r3
 8009a16:	372c      	adds	r7, #44	@ 0x2c
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1e:	4770      	bx	lr

08009a20 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009a20:	b480      	push	{r7}
 8009a22:	b085      	sub	sp, #20
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
 8009a28:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	781b      	ldrb	r3, [r3, #0]
 8009a32:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	785b      	ldrb	r3, [r3, #1]
 8009a38:	2b01      	cmp	r3, #1
 8009a3a:	d12c      	bne.n	8009a96 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009a3c:	68bb      	ldr	r3, [r7, #8]
 8009a3e:	015a      	lsls	r2, r3, #5
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	4413      	add	r3, r2
 8009a44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	db12      	blt.n	8009a74 <USB_EPSetStall+0x54>
 8009a4e:	68bb      	ldr	r3, [r7, #8]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d00f      	beq.n	8009a74 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009a54:	68bb      	ldr	r3, [r7, #8]
 8009a56:	015a      	lsls	r2, r3, #5
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	4413      	add	r3, r2
 8009a5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	68ba      	ldr	r2, [r7, #8]
 8009a64:	0151      	lsls	r1, r2, #5
 8009a66:	68fa      	ldr	r2, [r7, #12]
 8009a68:	440a      	add	r2, r1
 8009a6a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a6e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009a72:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009a74:	68bb      	ldr	r3, [r7, #8]
 8009a76:	015a      	lsls	r2, r3, #5
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	4413      	add	r3, r2
 8009a7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	68ba      	ldr	r2, [r7, #8]
 8009a84:	0151      	lsls	r1, r2, #5
 8009a86:	68fa      	ldr	r2, [r7, #12]
 8009a88:	440a      	add	r2, r1
 8009a8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a8e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009a92:	6013      	str	r3, [r2, #0]
 8009a94:	e02b      	b.n	8009aee <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	015a      	lsls	r2, r3, #5
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	4413      	add	r3, r2
 8009a9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	db12      	blt.n	8009ace <USB_EPSetStall+0xae>
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d00f      	beq.n	8009ace <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009aae:	68bb      	ldr	r3, [r7, #8]
 8009ab0:	015a      	lsls	r2, r3, #5
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	4413      	add	r3, r2
 8009ab6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	68ba      	ldr	r2, [r7, #8]
 8009abe:	0151      	lsls	r1, r2, #5
 8009ac0:	68fa      	ldr	r2, [r7, #12]
 8009ac2:	440a      	add	r2, r1
 8009ac4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ac8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009acc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009ace:	68bb      	ldr	r3, [r7, #8]
 8009ad0:	015a      	lsls	r2, r3, #5
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	4413      	add	r3, r2
 8009ad6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	68ba      	ldr	r2, [r7, #8]
 8009ade:	0151      	lsls	r1, r2, #5
 8009ae0:	68fa      	ldr	r2, [r7, #12]
 8009ae2:	440a      	add	r2, r1
 8009ae4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ae8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009aec:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009aee:	2300      	movs	r3, #0
}
 8009af0:	4618      	mov	r0, r3
 8009af2:	3714      	adds	r7, #20
 8009af4:	46bd      	mov	sp, r7
 8009af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afa:	4770      	bx	lr

08009afc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b085      	sub	sp, #20
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
 8009b04:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	781b      	ldrb	r3, [r3, #0]
 8009b0e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	785b      	ldrb	r3, [r3, #1]
 8009b14:	2b01      	cmp	r3, #1
 8009b16:	d128      	bne.n	8009b6a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009b18:	68bb      	ldr	r3, [r7, #8]
 8009b1a:	015a      	lsls	r2, r3, #5
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	4413      	add	r3, r2
 8009b20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	68ba      	ldr	r2, [r7, #8]
 8009b28:	0151      	lsls	r1, r2, #5
 8009b2a:	68fa      	ldr	r2, [r7, #12]
 8009b2c:	440a      	add	r2, r1
 8009b2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b32:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009b36:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	791b      	ldrb	r3, [r3, #4]
 8009b3c:	2b03      	cmp	r3, #3
 8009b3e:	d003      	beq.n	8009b48 <USB_EPClearStall+0x4c>
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	791b      	ldrb	r3, [r3, #4]
 8009b44:	2b02      	cmp	r3, #2
 8009b46:	d138      	bne.n	8009bba <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	015a      	lsls	r2, r3, #5
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	4413      	add	r3, r2
 8009b50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	68ba      	ldr	r2, [r7, #8]
 8009b58:	0151      	lsls	r1, r2, #5
 8009b5a:	68fa      	ldr	r2, [r7, #12]
 8009b5c:	440a      	add	r2, r1
 8009b5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009b66:	6013      	str	r3, [r2, #0]
 8009b68:	e027      	b.n	8009bba <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009b6a:	68bb      	ldr	r3, [r7, #8]
 8009b6c:	015a      	lsls	r2, r3, #5
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	4413      	add	r3, r2
 8009b72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	68ba      	ldr	r2, [r7, #8]
 8009b7a:	0151      	lsls	r1, r2, #5
 8009b7c:	68fa      	ldr	r2, [r7, #12]
 8009b7e:	440a      	add	r2, r1
 8009b80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b84:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009b88:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	791b      	ldrb	r3, [r3, #4]
 8009b8e:	2b03      	cmp	r3, #3
 8009b90:	d003      	beq.n	8009b9a <USB_EPClearStall+0x9e>
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	791b      	ldrb	r3, [r3, #4]
 8009b96:	2b02      	cmp	r3, #2
 8009b98:	d10f      	bne.n	8009bba <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	015a      	lsls	r2, r3, #5
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	4413      	add	r3, r2
 8009ba2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	68ba      	ldr	r2, [r7, #8]
 8009baa:	0151      	lsls	r1, r2, #5
 8009bac:	68fa      	ldr	r2, [r7, #12]
 8009bae:	440a      	add	r2, r1
 8009bb0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009bb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009bb8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009bba:	2300      	movs	r3, #0
}
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	3714      	adds	r7, #20
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc6:	4770      	bx	lr

08009bc8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009bc8:	b480      	push	{r7}
 8009bca:	b085      	sub	sp, #20
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
 8009bd0:	460b      	mov	r3, r1
 8009bd2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	68fa      	ldr	r2, [r7, #12]
 8009be2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009be6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009bea:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009bf2:	681a      	ldr	r2, [r3, #0]
 8009bf4:	78fb      	ldrb	r3, [r7, #3]
 8009bf6:	011b      	lsls	r3, r3, #4
 8009bf8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009bfc:	68f9      	ldr	r1, [r7, #12]
 8009bfe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009c02:	4313      	orrs	r3, r2
 8009c04:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009c06:	2300      	movs	r3, #0
}
 8009c08:	4618      	mov	r0, r3
 8009c0a:	3714      	adds	r7, #20
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c12:	4770      	bx	lr

08009c14 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009c14:	b480      	push	{r7}
 8009c16:	b085      	sub	sp, #20
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	68fa      	ldr	r2, [r7, #12]
 8009c2a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009c2e:	f023 0303 	bic.w	r3, r3, #3
 8009c32:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c3a:	685b      	ldr	r3, [r3, #4]
 8009c3c:	68fa      	ldr	r2, [r7, #12]
 8009c3e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009c42:	f023 0302 	bic.w	r3, r3, #2
 8009c46:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009c48:	2300      	movs	r3, #0
}
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	3714      	adds	r7, #20
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c54:	4770      	bx	lr

08009c56 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009c56:	b480      	push	{r7}
 8009c58:	b085      	sub	sp, #20
 8009c5a:	af00      	add	r7, sp, #0
 8009c5c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	68fa      	ldr	r2, [r7, #12]
 8009c6c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009c70:	f023 0303 	bic.w	r3, r3, #3
 8009c74:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c7c:	685b      	ldr	r3, [r3, #4]
 8009c7e:	68fa      	ldr	r2, [r7, #12]
 8009c80:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009c84:	f043 0302 	orr.w	r3, r3, #2
 8009c88:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009c8a:	2300      	movs	r3, #0
}
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	3714      	adds	r7, #20
 8009c90:	46bd      	mov	sp, r7
 8009c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c96:	4770      	bx	lr

08009c98 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b085      	sub	sp, #20
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	695b      	ldr	r3, [r3, #20]
 8009ca4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	699b      	ldr	r3, [r3, #24]
 8009caa:	68fa      	ldr	r2, [r7, #12]
 8009cac:	4013      	ands	r3, r2
 8009cae:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009cb0:	68fb      	ldr	r3, [r7, #12]
}
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	3714      	adds	r7, #20
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbc:	4770      	bx	lr

08009cbe <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009cbe:	b480      	push	{r7}
 8009cc0:	b085      	sub	sp, #20
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009cd0:	699b      	ldr	r3, [r3, #24]
 8009cd2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009cda:	69db      	ldr	r3, [r3, #28]
 8009cdc:	68ba      	ldr	r2, [r7, #8]
 8009cde:	4013      	ands	r3, r2
 8009ce0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	0c1b      	lsrs	r3, r3, #16
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	3714      	adds	r7, #20
 8009cea:	46bd      	mov	sp, r7
 8009cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf0:	4770      	bx	lr

08009cf2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009cf2:	b480      	push	{r7}
 8009cf4:	b085      	sub	sp, #20
 8009cf6:	af00      	add	r7, sp, #0
 8009cf8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d04:	699b      	ldr	r3, [r3, #24]
 8009d06:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d0e:	69db      	ldr	r3, [r3, #28]
 8009d10:	68ba      	ldr	r2, [r7, #8]
 8009d12:	4013      	ands	r3, r2
 8009d14:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009d16:	68bb      	ldr	r3, [r7, #8]
 8009d18:	b29b      	uxth	r3, r3
}
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	3714      	adds	r7, #20
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d24:	4770      	bx	lr

08009d26 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009d26:	b480      	push	{r7}
 8009d28:	b085      	sub	sp, #20
 8009d2a:	af00      	add	r7, sp, #0
 8009d2c:	6078      	str	r0, [r7, #4]
 8009d2e:	460b      	mov	r3, r1
 8009d30:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009d36:	78fb      	ldrb	r3, [r7, #3]
 8009d38:	015a      	lsls	r2, r3, #5
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	4413      	add	r3, r2
 8009d3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d42:	689b      	ldr	r3, [r3, #8]
 8009d44:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d4c:	695b      	ldr	r3, [r3, #20]
 8009d4e:	68ba      	ldr	r2, [r7, #8]
 8009d50:	4013      	ands	r3, r2
 8009d52:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009d54:	68bb      	ldr	r3, [r7, #8]
}
 8009d56:	4618      	mov	r0, r3
 8009d58:	3714      	adds	r7, #20
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d60:	4770      	bx	lr

08009d62 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009d62:	b480      	push	{r7}
 8009d64:	b087      	sub	sp, #28
 8009d66:	af00      	add	r7, sp, #0
 8009d68:	6078      	str	r0, [r7, #4]
 8009d6a:	460b      	mov	r3, r1
 8009d6c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009d72:	697b      	ldr	r3, [r7, #20]
 8009d74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d78:	691b      	ldr	r3, [r3, #16]
 8009d7a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009d7c:	697b      	ldr	r3, [r7, #20]
 8009d7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d84:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009d86:	78fb      	ldrb	r3, [r7, #3]
 8009d88:	f003 030f 	and.w	r3, r3, #15
 8009d8c:	68fa      	ldr	r2, [r7, #12]
 8009d8e:	fa22 f303 	lsr.w	r3, r2, r3
 8009d92:	01db      	lsls	r3, r3, #7
 8009d94:	b2db      	uxtb	r3, r3
 8009d96:	693a      	ldr	r2, [r7, #16]
 8009d98:	4313      	orrs	r3, r2
 8009d9a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009d9c:	78fb      	ldrb	r3, [r7, #3]
 8009d9e:	015a      	lsls	r2, r3, #5
 8009da0:	697b      	ldr	r3, [r7, #20]
 8009da2:	4413      	add	r3, r2
 8009da4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009da8:	689b      	ldr	r3, [r3, #8]
 8009daa:	693a      	ldr	r2, [r7, #16]
 8009dac:	4013      	ands	r3, r2
 8009dae:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009db0:	68bb      	ldr	r3, [r7, #8]
}
 8009db2:	4618      	mov	r0, r3
 8009db4:	371c      	adds	r7, #28
 8009db6:	46bd      	mov	sp, r7
 8009db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbc:	4770      	bx	lr

08009dbe <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009dbe:	b480      	push	{r7}
 8009dc0:	b083      	sub	sp, #12
 8009dc2:	af00      	add	r7, sp, #0
 8009dc4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	695b      	ldr	r3, [r3, #20]
 8009dca:	f003 0301 	and.w	r3, r3, #1
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	370c      	adds	r7, #12
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd8:	4770      	bx	lr

08009dda <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009dda:	b480      	push	{r7}
 8009ddc:	b085      	sub	sp, #20
 8009dde:	af00      	add	r7, sp, #0
 8009de0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	68fa      	ldr	r2, [r7, #12]
 8009df0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009df4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009df8:	f023 0307 	bic.w	r3, r3, #7
 8009dfc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e04:	685b      	ldr	r3, [r3, #4]
 8009e06:	68fa      	ldr	r2, [r7, #12]
 8009e08:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009e0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e10:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009e12:	2300      	movs	r3, #0
}
 8009e14:	4618      	mov	r0, r3
 8009e16:	3714      	adds	r7, #20
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1e:	4770      	bx	lr

08009e20 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009e20:	b480      	push	{r7}
 8009e22:	b087      	sub	sp, #28
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	60f8      	str	r0, [r7, #12]
 8009e28:	460b      	mov	r3, r1
 8009e2a:	607a      	str	r2, [r7, #4]
 8009e2c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	333c      	adds	r3, #60	@ 0x3c
 8009e36:	3304      	adds	r3, #4
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009e3c:	693b      	ldr	r3, [r7, #16]
 8009e3e:	4a26      	ldr	r2, [pc, #152]	@ (8009ed8 <USB_EP0_OutStart+0xb8>)
 8009e40:	4293      	cmp	r3, r2
 8009e42:	d90a      	bls.n	8009e5a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009e44:	697b      	ldr	r3, [r7, #20]
 8009e46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009e50:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009e54:	d101      	bne.n	8009e5a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009e56:	2300      	movs	r3, #0
 8009e58:	e037      	b.n	8009eca <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009e5a:	697b      	ldr	r3, [r7, #20]
 8009e5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e60:	461a      	mov	r2, r3
 8009e62:	2300      	movs	r3, #0
 8009e64:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e6c:	691b      	ldr	r3, [r3, #16]
 8009e6e:	697a      	ldr	r2, [r7, #20]
 8009e70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e74:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009e78:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009e7a:	697b      	ldr	r3, [r7, #20]
 8009e7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e80:	691b      	ldr	r3, [r3, #16]
 8009e82:	697a      	ldr	r2, [r7, #20]
 8009e84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e88:	f043 0318 	orr.w	r3, r3, #24
 8009e8c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009e8e:	697b      	ldr	r3, [r7, #20]
 8009e90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e94:	691b      	ldr	r3, [r3, #16]
 8009e96:	697a      	ldr	r2, [r7, #20]
 8009e98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e9c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009ea0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009ea2:	7afb      	ldrb	r3, [r7, #11]
 8009ea4:	2b01      	cmp	r3, #1
 8009ea6:	d10f      	bne.n	8009ec8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009ea8:	697b      	ldr	r3, [r7, #20]
 8009eaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009eae:	461a      	mov	r2, r3
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009eb4:	697b      	ldr	r3, [r7, #20]
 8009eb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	697a      	ldr	r2, [r7, #20]
 8009ebe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ec2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8009ec6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009ec8:	2300      	movs	r3, #0
}
 8009eca:	4618      	mov	r0, r3
 8009ecc:	371c      	adds	r7, #28
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed4:	4770      	bx	lr
 8009ed6:	bf00      	nop
 8009ed8:	4f54300a 	.word	0x4f54300a

08009edc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009edc:	b480      	push	{r7}
 8009ede:	b085      	sub	sp, #20
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	3301      	adds	r3, #1
 8009eec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009ef4:	d901      	bls.n	8009efa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009ef6:	2303      	movs	r3, #3
 8009ef8:	e01b      	b.n	8009f32 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	691b      	ldr	r3, [r3, #16]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	daf2      	bge.n	8009ee8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009f02:	2300      	movs	r3, #0
 8009f04:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	691b      	ldr	r3, [r3, #16]
 8009f0a:	f043 0201 	orr.w	r2, r3, #1
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	3301      	adds	r3, #1
 8009f16:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009f1e:	d901      	bls.n	8009f24 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009f20:	2303      	movs	r3, #3
 8009f22:	e006      	b.n	8009f32 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	691b      	ldr	r3, [r3, #16]
 8009f28:	f003 0301 	and.w	r3, r3, #1
 8009f2c:	2b01      	cmp	r3, #1
 8009f2e:	d0f0      	beq.n	8009f12 <USB_CoreReset+0x36>

  return HAL_OK;
 8009f30:	2300      	movs	r3, #0
}
 8009f32:	4618      	mov	r0, r3
 8009f34:	3714      	adds	r7, #20
 8009f36:	46bd      	mov	sp, r7
 8009f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3c:	4770      	bx	lr
	...

08009f40 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009f40:	b580      	push	{r7, lr}
 8009f42:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8009f44:	4904      	ldr	r1, [pc, #16]	@ (8009f58 <MX_FATFS_Init+0x18>)
 8009f46:	4805      	ldr	r0, [pc, #20]	@ (8009f5c <MX_FATFS_Init+0x1c>)
 8009f48:	f002 f882 	bl	800c050 <FATFS_LinkDriver>
 8009f4c:	4603      	mov	r3, r0
 8009f4e:	461a      	mov	r2, r3
 8009f50:	4b03      	ldr	r3, [pc, #12]	@ (8009f60 <MX_FATFS_Init+0x20>)
 8009f52:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009f54:	bf00      	nop
 8009f56:	bd80      	pop	{r7, pc}
 8009f58:	20001748 	.word	0x20001748
 8009f5c:	20000014 	.word	0x20000014
 8009f60:	20001744 	.word	0x20001744

08009f64 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b083      	sub	sp, #12
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8009f6e:	4b06      	ldr	r3, [pc, #24]	@ (8009f88 <USER_initialize+0x24>)
 8009f70:	2201      	movs	r2, #1
 8009f72:	701a      	strb	r2, [r3, #0]
    return Stat;
 8009f74:	4b04      	ldr	r3, [pc, #16]	@ (8009f88 <USER_initialize+0x24>)
 8009f76:	781b      	ldrb	r3, [r3, #0]
 8009f78:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	370c      	adds	r7, #12
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f84:	4770      	bx	lr
 8009f86:	bf00      	nop
 8009f88:	20000011 	.word	0x20000011

08009f8c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b083      	sub	sp, #12
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	4603      	mov	r3, r0
 8009f94:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8009f96:	4b06      	ldr	r3, [pc, #24]	@ (8009fb0 <USER_status+0x24>)
 8009f98:	2201      	movs	r2, #1
 8009f9a:	701a      	strb	r2, [r3, #0]
    return Stat;
 8009f9c:	4b04      	ldr	r3, [pc, #16]	@ (8009fb0 <USER_status+0x24>)
 8009f9e:	781b      	ldrb	r3, [r3, #0]
 8009fa0:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	370c      	adds	r7, #12
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fac:	4770      	bx	lr
 8009fae:	bf00      	nop
 8009fb0:	20000011 	.word	0x20000011

08009fb4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8009fb4:	b480      	push	{r7}
 8009fb6:	b085      	sub	sp, #20
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	60b9      	str	r1, [r7, #8]
 8009fbc:	607a      	str	r2, [r7, #4]
 8009fbe:	603b      	str	r3, [r7, #0]
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8009fc4:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	3714      	adds	r7, #20
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd0:	4770      	bx	lr

08009fd2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009fd2:	b480      	push	{r7}
 8009fd4:	b085      	sub	sp, #20
 8009fd6:	af00      	add	r7, sp, #0
 8009fd8:	60b9      	str	r1, [r7, #8]
 8009fda:	607a      	str	r2, [r7, #4]
 8009fdc:	603b      	str	r3, [r7, #0]
 8009fde:	4603      	mov	r3, r0
 8009fe0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8009fe2:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	3714      	adds	r7, #20
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fee:	4770      	bx	lr

08009ff0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8009ff0:	b480      	push	{r7}
 8009ff2:	b085      	sub	sp, #20
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	4603      	mov	r3, r0
 8009ff8:	603a      	str	r2, [r7, #0]
 8009ffa:	71fb      	strb	r3, [r7, #7]
 8009ffc:	460b      	mov	r3, r1
 8009ffe:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800a000:	2301      	movs	r3, #1
 800a002:	73fb      	strb	r3, [r7, #15]
    return res;
 800a004:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800a006:	4618      	mov	r0, r3
 800a008:	3714      	adds	r7, #20
 800a00a:	46bd      	mov	sp, r7
 800a00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a010:	4770      	bx	lr
	...

0800a014 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b084      	sub	sp, #16
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
 800a01c:	460b      	mov	r3, r1
 800a01e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a020:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a024:	f002 fcfa 	bl	800ca1c <USBD_static_malloc>
 800a028:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d109      	bne.n	800a044 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	32b0      	adds	r2, #176	@ 0xb0
 800a03a:	2100      	movs	r1, #0
 800a03c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a040:	2302      	movs	r3, #2
 800a042:	e0d4      	b.n	800a1ee <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a044:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800a048:	2100      	movs	r1, #0
 800a04a:	68f8      	ldr	r0, [r7, #12]
 800a04c:	f009 fa8a 	bl	8013564 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	32b0      	adds	r2, #176	@ 0xb0
 800a05a:	68f9      	ldr	r1, [r7, #12]
 800a05c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	32b0      	adds	r2, #176	@ 0xb0
 800a06a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	7c1b      	ldrb	r3, [r3, #16]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d138      	bne.n	800a0ee <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a07c:	4b5e      	ldr	r3, [pc, #376]	@ (800a1f8 <USBD_CDC_Init+0x1e4>)
 800a07e:	7819      	ldrb	r1, [r3, #0]
 800a080:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a084:	2202      	movs	r2, #2
 800a086:	6878      	ldr	r0, [r7, #4]
 800a088:	f002 fba5 	bl	800c7d6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a08c:	4b5a      	ldr	r3, [pc, #360]	@ (800a1f8 <USBD_CDC_Init+0x1e4>)
 800a08e:	781b      	ldrb	r3, [r3, #0]
 800a090:	f003 020f 	and.w	r2, r3, #15
 800a094:	6879      	ldr	r1, [r7, #4]
 800a096:	4613      	mov	r3, r2
 800a098:	009b      	lsls	r3, r3, #2
 800a09a:	4413      	add	r3, r2
 800a09c:	009b      	lsls	r3, r3, #2
 800a09e:	440b      	add	r3, r1
 800a0a0:	3324      	adds	r3, #36	@ 0x24
 800a0a2:	2201      	movs	r2, #1
 800a0a4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a0a6:	4b55      	ldr	r3, [pc, #340]	@ (800a1fc <USBD_CDC_Init+0x1e8>)
 800a0a8:	7819      	ldrb	r1, [r3, #0]
 800a0aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a0ae:	2202      	movs	r2, #2
 800a0b0:	6878      	ldr	r0, [r7, #4]
 800a0b2:	f002 fb90 	bl	800c7d6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a0b6:	4b51      	ldr	r3, [pc, #324]	@ (800a1fc <USBD_CDC_Init+0x1e8>)
 800a0b8:	781b      	ldrb	r3, [r3, #0]
 800a0ba:	f003 020f 	and.w	r2, r3, #15
 800a0be:	6879      	ldr	r1, [r7, #4]
 800a0c0:	4613      	mov	r3, r2
 800a0c2:	009b      	lsls	r3, r3, #2
 800a0c4:	4413      	add	r3, r2
 800a0c6:	009b      	lsls	r3, r3, #2
 800a0c8:	440b      	add	r3, r1
 800a0ca:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a0ce:	2201      	movs	r2, #1
 800a0d0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a0d2:	4b4b      	ldr	r3, [pc, #300]	@ (800a200 <USBD_CDC_Init+0x1ec>)
 800a0d4:	781b      	ldrb	r3, [r3, #0]
 800a0d6:	f003 020f 	and.w	r2, r3, #15
 800a0da:	6879      	ldr	r1, [r7, #4]
 800a0dc:	4613      	mov	r3, r2
 800a0de:	009b      	lsls	r3, r3, #2
 800a0e0:	4413      	add	r3, r2
 800a0e2:	009b      	lsls	r3, r3, #2
 800a0e4:	440b      	add	r3, r1
 800a0e6:	3326      	adds	r3, #38	@ 0x26
 800a0e8:	2210      	movs	r2, #16
 800a0ea:	801a      	strh	r2, [r3, #0]
 800a0ec:	e035      	b.n	800a15a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a0ee:	4b42      	ldr	r3, [pc, #264]	@ (800a1f8 <USBD_CDC_Init+0x1e4>)
 800a0f0:	7819      	ldrb	r1, [r3, #0]
 800a0f2:	2340      	movs	r3, #64	@ 0x40
 800a0f4:	2202      	movs	r2, #2
 800a0f6:	6878      	ldr	r0, [r7, #4]
 800a0f8:	f002 fb6d 	bl	800c7d6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a0fc:	4b3e      	ldr	r3, [pc, #248]	@ (800a1f8 <USBD_CDC_Init+0x1e4>)
 800a0fe:	781b      	ldrb	r3, [r3, #0]
 800a100:	f003 020f 	and.w	r2, r3, #15
 800a104:	6879      	ldr	r1, [r7, #4]
 800a106:	4613      	mov	r3, r2
 800a108:	009b      	lsls	r3, r3, #2
 800a10a:	4413      	add	r3, r2
 800a10c:	009b      	lsls	r3, r3, #2
 800a10e:	440b      	add	r3, r1
 800a110:	3324      	adds	r3, #36	@ 0x24
 800a112:	2201      	movs	r2, #1
 800a114:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a116:	4b39      	ldr	r3, [pc, #228]	@ (800a1fc <USBD_CDC_Init+0x1e8>)
 800a118:	7819      	ldrb	r1, [r3, #0]
 800a11a:	2340      	movs	r3, #64	@ 0x40
 800a11c:	2202      	movs	r2, #2
 800a11e:	6878      	ldr	r0, [r7, #4]
 800a120:	f002 fb59 	bl	800c7d6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a124:	4b35      	ldr	r3, [pc, #212]	@ (800a1fc <USBD_CDC_Init+0x1e8>)
 800a126:	781b      	ldrb	r3, [r3, #0]
 800a128:	f003 020f 	and.w	r2, r3, #15
 800a12c:	6879      	ldr	r1, [r7, #4]
 800a12e:	4613      	mov	r3, r2
 800a130:	009b      	lsls	r3, r3, #2
 800a132:	4413      	add	r3, r2
 800a134:	009b      	lsls	r3, r3, #2
 800a136:	440b      	add	r3, r1
 800a138:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a13c:	2201      	movs	r2, #1
 800a13e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a140:	4b2f      	ldr	r3, [pc, #188]	@ (800a200 <USBD_CDC_Init+0x1ec>)
 800a142:	781b      	ldrb	r3, [r3, #0]
 800a144:	f003 020f 	and.w	r2, r3, #15
 800a148:	6879      	ldr	r1, [r7, #4]
 800a14a:	4613      	mov	r3, r2
 800a14c:	009b      	lsls	r3, r3, #2
 800a14e:	4413      	add	r3, r2
 800a150:	009b      	lsls	r3, r3, #2
 800a152:	440b      	add	r3, r1
 800a154:	3326      	adds	r3, #38	@ 0x26
 800a156:	2210      	movs	r2, #16
 800a158:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a15a:	4b29      	ldr	r3, [pc, #164]	@ (800a200 <USBD_CDC_Init+0x1ec>)
 800a15c:	7819      	ldrb	r1, [r3, #0]
 800a15e:	2308      	movs	r3, #8
 800a160:	2203      	movs	r2, #3
 800a162:	6878      	ldr	r0, [r7, #4]
 800a164:	f002 fb37 	bl	800c7d6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a168:	4b25      	ldr	r3, [pc, #148]	@ (800a200 <USBD_CDC_Init+0x1ec>)
 800a16a:	781b      	ldrb	r3, [r3, #0]
 800a16c:	f003 020f 	and.w	r2, r3, #15
 800a170:	6879      	ldr	r1, [r7, #4]
 800a172:	4613      	mov	r3, r2
 800a174:	009b      	lsls	r3, r3, #2
 800a176:	4413      	add	r3, r2
 800a178:	009b      	lsls	r3, r3, #2
 800a17a:	440b      	add	r3, r1
 800a17c:	3324      	adds	r3, #36	@ 0x24
 800a17e:	2201      	movs	r2, #1
 800a180:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	2200      	movs	r2, #0
 800a186:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a190:	687a      	ldr	r2, [r7, #4]
 800a192:	33b0      	adds	r3, #176	@ 0xb0
 800a194:	009b      	lsls	r3, r3, #2
 800a196:	4413      	add	r3, r2
 800a198:	685b      	ldr	r3, [r3, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d101      	bne.n	800a1bc <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a1b8:	2302      	movs	r3, #2
 800a1ba:	e018      	b.n	800a1ee <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	7c1b      	ldrb	r3, [r3, #16]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d10a      	bne.n	800a1da <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a1c4:	4b0d      	ldr	r3, [pc, #52]	@ (800a1fc <USBD_CDC_Init+0x1e8>)
 800a1c6:	7819      	ldrb	r1, [r3, #0]
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a1ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f002 fbee 	bl	800c9b4 <USBD_LL_PrepareReceive>
 800a1d8:	e008      	b.n	800a1ec <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a1da:	4b08      	ldr	r3, [pc, #32]	@ (800a1fc <USBD_CDC_Init+0x1e8>)
 800a1dc:	7819      	ldrb	r1, [r3, #0]
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a1e4:	2340      	movs	r3, #64	@ 0x40
 800a1e6:	6878      	ldr	r0, [r7, #4]
 800a1e8:	f002 fbe4 	bl	800c9b4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a1ec:	2300      	movs	r3, #0
}
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	3710      	adds	r7, #16
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	bd80      	pop	{r7, pc}
 800a1f6:	bf00      	nop
 800a1f8:	200000af 	.word	0x200000af
 800a1fc:	200000b0 	.word	0x200000b0
 800a200:	200000b1 	.word	0x200000b1

0800a204 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b082      	sub	sp, #8
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
 800a20c:	460b      	mov	r3, r1
 800a20e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a210:	4b3a      	ldr	r3, [pc, #232]	@ (800a2fc <USBD_CDC_DeInit+0xf8>)
 800a212:	781b      	ldrb	r3, [r3, #0]
 800a214:	4619      	mov	r1, r3
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f002 fb03 	bl	800c822 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a21c:	4b37      	ldr	r3, [pc, #220]	@ (800a2fc <USBD_CDC_DeInit+0xf8>)
 800a21e:	781b      	ldrb	r3, [r3, #0]
 800a220:	f003 020f 	and.w	r2, r3, #15
 800a224:	6879      	ldr	r1, [r7, #4]
 800a226:	4613      	mov	r3, r2
 800a228:	009b      	lsls	r3, r3, #2
 800a22a:	4413      	add	r3, r2
 800a22c:	009b      	lsls	r3, r3, #2
 800a22e:	440b      	add	r3, r1
 800a230:	3324      	adds	r3, #36	@ 0x24
 800a232:	2200      	movs	r2, #0
 800a234:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a236:	4b32      	ldr	r3, [pc, #200]	@ (800a300 <USBD_CDC_DeInit+0xfc>)
 800a238:	781b      	ldrb	r3, [r3, #0]
 800a23a:	4619      	mov	r1, r3
 800a23c:	6878      	ldr	r0, [r7, #4]
 800a23e:	f002 faf0 	bl	800c822 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a242:	4b2f      	ldr	r3, [pc, #188]	@ (800a300 <USBD_CDC_DeInit+0xfc>)
 800a244:	781b      	ldrb	r3, [r3, #0]
 800a246:	f003 020f 	and.w	r2, r3, #15
 800a24a:	6879      	ldr	r1, [r7, #4]
 800a24c:	4613      	mov	r3, r2
 800a24e:	009b      	lsls	r3, r3, #2
 800a250:	4413      	add	r3, r2
 800a252:	009b      	lsls	r3, r3, #2
 800a254:	440b      	add	r3, r1
 800a256:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a25a:	2200      	movs	r2, #0
 800a25c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a25e:	4b29      	ldr	r3, [pc, #164]	@ (800a304 <USBD_CDC_DeInit+0x100>)
 800a260:	781b      	ldrb	r3, [r3, #0]
 800a262:	4619      	mov	r1, r3
 800a264:	6878      	ldr	r0, [r7, #4]
 800a266:	f002 fadc 	bl	800c822 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a26a:	4b26      	ldr	r3, [pc, #152]	@ (800a304 <USBD_CDC_DeInit+0x100>)
 800a26c:	781b      	ldrb	r3, [r3, #0]
 800a26e:	f003 020f 	and.w	r2, r3, #15
 800a272:	6879      	ldr	r1, [r7, #4]
 800a274:	4613      	mov	r3, r2
 800a276:	009b      	lsls	r3, r3, #2
 800a278:	4413      	add	r3, r2
 800a27a:	009b      	lsls	r3, r3, #2
 800a27c:	440b      	add	r3, r1
 800a27e:	3324      	adds	r3, #36	@ 0x24
 800a280:	2200      	movs	r2, #0
 800a282:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a284:	4b1f      	ldr	r3, [pc, #124]	@ (800a304 <USBD_CDC_DeInit+0x100>)
 800a286:	781b      	ldrb	r3, [r3, #0]
 800a288:	f003 020f 	and.w	r2, r3, #15
 800a28c:	6879      	ldr	r1, [r7, #4]
 800a28e:	4613      	mov	r3, r2
 800a290:	009b      	lsls	r3, r3, #2
 800a292:	4413      	add	r3, r2
 800a294:	009b      	lsls	r3, r3, #2
 800a296:	440b      	add	r3, r1
 800a298:	3326      	adds	r3, #38	@ 0x26
 800a29a:	2200      	movs	r2, #0
 800a29c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	32b0      	adds	r2, #176	@ 0xb0
 800a2a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d01f      	beq.n	800a2f0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a2b6:	687a      	ldr	r2, [r7, #4]
 800a2b8:	33b0      	adds	r3, #176	@ 0xb0
 800a2ba:	009b      	lsls	r3, r3, #2
 800a2bc:	4413      	add	r3, r2
 800a2be:	685b      	ldr	r3, [r3, #4]
 800a2c0:	685b      	ldr	r3, [r3, #4]
 800a2c2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	32b0      	adds	r2, #176	@ 0xb0
 800a2ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	f002 fbb0 	bl	800ca38 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	32b0      	adds	r2, #176	@ 0xb0
 800a2e2:	2100      	movs	r1, #0
 800a2e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a2f0:	2300      	movs	r3, #0
}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	3708      	adds	r7, #8
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	bd80      	pop	{r7, pc}
 800a2fa:	bf00      	nop
 800a2fc:	200000af 	.word	0x200000af
 800a300:	200000b0 	.word	0x200000b0
 800a304:	200000b1 	.word	0x200000b1

0800a308 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	b086      	sub	sp, #24
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
 800a310:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	32b0      	adds	r2, #176	@ 0xb0
 800a31c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a320:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a322:	2300      	movs	r3, #0
 800a324:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a326:	2300      	movs	r3, #0
 800a328:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a32a:	2300      	movs	r3, #0
 800a32c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a32e:	693b      	ldr	r3, [r7, #16]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d101      	bne.n	800a338 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a334:	2303      	movs	r3, #3
 800a336:	e0bf      	b.n	800a4b8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a338:	683b      	ldr	r3, [r7, #0]
 800a33a:	781b      	ldrb	r3, [r3, #0]
 800a33c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a340:	2b00      	cmp	r3, #0
 800a342:	d050      	beq.n	800a3e6 <USBD_CDC_Setup+0xde>
 800a344:	2b20      	cmp	r3, #32
 800a346:	f040 80af 	bne.w	800a4a8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a34a:	683b      	ldr	r3, [r7, #0]
 800a34c:	88db      	ldrh	r3, [r3, #6]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d03a      	beq.n	800a3c8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	781b      	ldrb	r3, [r3, #0]
 800a356:	b25b      	sxtb	r3, r3
 800a358:	2b00      	cmp	r3, #0
 800a35a:	da1b      	bge.n	800a394 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a362:	687a      	ldr	r2, [r7, #4]
 800a364:	33b0      	adds	r3, #176	@ 0xb0
 800a366:	009b      	lsls	r3, r3, #2
 800a368:	4413      	add	r3, r2
 800a36a:	685b      	ldr	r3, [r3, #4]
 800a36c:	689b      	ldr	r3, [r3, #8]
 800a36e:	683a      	ldr	r2, [r7, #0]
 800a370:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a372:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a374:	683a      	ldr	r2, [r7, #0]
 800a376:	88d2      	ldrh	r2, [r2, #6]
 800a378:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	88db      	ldrh	r3, [r3, #6]
 800a37e:	2b07      	cmp	r3, #7
 800a380:	bf28      	it	cs
 800a382:	2307      	movcs	r3, #7
 800a384:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	89fa      	ldrh	r2, [r7, #14]
 800a38a:	4619      	mov	r1, r3
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f001 fd93 	bl	800beb8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a392:	e090      	b.n	800a4b6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a394:	683b      	ldr	r3, [r7, #0]
 800a396:	785a      	ldrb	r2, [r3, #1]
 800a398:	693b      	ldr	r3, [r7, #16]
 800a39a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	88db      	ldrh	r3, [r3, #6]
 800a3a2:	2b3f      	cmp	r3, #63	@ 0x3f
 800a3a4:	d803      	bhi.n	800a3ae <USBD_CDC_Setup+0xa6>
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	88db      	ldrh	r3, [r3, #6]
 800a3aa:	b2da      	uxtb	r2, r3
 800a3ac:	e000      	b.n	800a3b0 <USBD_CDC_Setup+0xa8>
 800a3ae:	2240      	movs	r2, #64	@ 0x40
 800a3b0:	693b      	ldr	r3, [r7, #16]
 800a3b2:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a3b6:	6939      	ldr	r1, [r7, #16]
 800a3b8:	693b      	ldr	r3, [r7, #16]
 800a3ba:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800a3be:	461a      	mov	r2, r3
 800a3c0:	6878      	ldr	r0, [r7, #4]
 800a3c2:	f001 fda5 	bl	800bf10 <USBD_CtlPrepareRx>
      break;
 800a3c6:	e076      	b.n	800a4b6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a3ce:	687a      	ldr	r2, [r7, #4]
 800a3d0:	33b0      	adds	r3, #176	@ 0xb0
 800a3d2:	009b      	lsls	r3, r3, #2
 800a3d4:	4413      	add	r3, r2
 800a3d6:	685b      	ldr	r3, [r3, #4]
 800a3d8:	689b      	ldr	r3, [r3, #8]
 800a3da:	683a      	ldr	r2, [r7, #0]
 800a3dc:	7850      	ldrb	r0, [r2, #1]
 800a3de:	2200      	movs	r2, #0
 800a3e0:	6839      	ldr	r1, [r7, #0]
 800a3e2:	4798      	blx	r3
      break;
 800a3e4:	e067      	b.n	800a4b6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	785b      	ldrb	r3, [r3, #1]
 800a3ea:	2b0b      	cmp	r3, #11
 800a3ec:	d851      	bhi.n	800a492 <USBD_CDC_Setup+0x18a>
 800a3ee:	a201      	add	r2, pc, #4	@ (adr r2, 800a3f4 <USBD_CDC_Setup+0xec>)
 800a3f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3f4:	0800a425 	.word	0x0800a425
 800a3f8:	0800a4a1 	.word	0x0800a4a1
 800a3fc:	0800a493 	.word	0x0800a493
 800a400:	0800a493 	.word	0x0800a493
 800a404:	0800a493 	.word	0x0800a493
 800a408:	0800a493 	.word	0x0800a493
 800a40c:	0800a493 	.word	0x0800a493
 800a410:	0800a493 	.word	0x0800a493
 800a414:	0800a493 	.word	0x0800a493
 800a418:	0800a493 	.word	0x0800a493
 800a41c:	0800a44f 	.word	0x0800a44f
 800a420:	0800a479 	.word	0x0800a479
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a42a:	b2db      	uxtb	r3, r3
 800a42c:	2b03      	cmp	r3, #3
 800a42e:	d107      	bne.n	800a440 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a430:	f107 030a 	add.w	r3, r7, #10
 800a434:	2202      	movs	r2, #2
 800a436:	4619      	mov	r1, r3
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f001 fd3d 	bl	800beb8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a43e:	e032      	b.n	800a4a6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a440:	6839      	ldr	r1, [r7, #0]
 800a442:	6878      	ldr	r0, [r7, #4]
 800a444:	f001 fcbb 	bl	800bdbe <USBD_CtlError>
            ret = USBD_FAIL;
 800a448:	2303      	movs	r3, #3
 800a44a:	75fb      	strb	r3, [r7, #23]
          break;
 800a44c:	e02b      	b.n	800a4a6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a454:	b2db      	uxtb	r3, r3
 800a456:	2b03      	cmp	r3, #3
 800a458:	d107      	bne.n	800a46a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a45a:	f107 030d 	add.w	r3, r7, #13
 800a45e:	2201      	movs	r2, #1
 800a460:	4619      	mov	r1, r3
 800a462:	6878      	ldr	r0, [r7, #4]
 800a464:	f001 fd28 	bl	800beb8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a468:	e01d      	b.n	800a4a6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a46a:	6839      	ldr	r1, [r7, #0]
 800a46c:	6878      	ldr	r0, [r7, #4]
 800a46e:	f001 fca6 	bl	800bdbe <USBD_CtlError>
            ret = USBD_FAIL;
 800a472:	2303      	movs	r3, #3
 800a474:	75fb      	strb	r3, [r7, #23]
          break;
 800a476:	e016      	b.n	800a4a6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a47e:	b2db      	uxtb	r3, r3
 800a480:	2b03      	cmp	r3, #3
 800a482:	d00f      	beq.n	800a4a4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a484:	6839      	ldr	r1, [r7, #0]
 800a486:	6878      	ldr	r0, [r7, #4]
 800a488:	f001 fc99 	bl	800bdbe <USBD_CtlError>
            ret = USBD_FAIL;
 800a48c:	2303      	movs	r3, #3
 800a48e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a490:	e008      	b.n	800a4a4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a492:	6839      	ldr	r1, [r7, #0]
 800a494:	6878      	ldr	r0, [r7, #4]
 800a496:	f001 fc92 	bl	800bdbe <USBD_CtlError>
          ret = USBD_FAIL;
 800a49a:	2303      	movs	r3, #3
 800a49c:	75fb      	strb	r3, [r7, #23]
          break;
 800a49e:	e002      	b.n	800a4a6 <USBD_CDC_Setup+0x19e>
          break;
 800a4a0:	bf00      	nop
 800a4a2:	e008      	b.n	800a4b6 <USBD_CDC_Setup+0x1ae>
          break;
 800a4a4:	bf00      	nop
      }
      break;
 800a4a6:	e006      	b.n	800a4b6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a4a8:	6839      	ldr	r1, [r7, #0]
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f001 fc87 	bl	800bdbe <USBD_CtlError>
      ret = USBD_FAIL;
 800a4b0:	2303      	movs	r3, #3
 800a4b2:	75fb      	strb	r3, [r7, #23]
      break;
 800a4b4:	bf00      	nop
  }

  return (uint8_t)ret;
 800a4b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	3718      	adds	r7, #24
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	bd80      	pop	{r7, pc}

0800a4c0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b084      	sub	sp, #16
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
 800a4c8:	460b      	mov	r3, r1
 800a4ca:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a4d2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	32b0      	adds	r2, #176	@ 0xb0
 800a4de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d101      	bne.n	800a4ea <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a4e6:	2303      	movs	r3, #3
 800a4e8:	e065      	b.n	800a5b6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	32b0      	adds	r2, #176	@ 0xb0
 800a4f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4f8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a4fa:	78fb      	ldrb	r3, [r7, #3]
 800a4fc:	f003 020f 	and.w	r2, r3, #15
 800a500:	6879      	ldr	r1, [r7, #4]
 800a502:	4613      	mov	r3, r2
 800a504:	009b      	lsls	r3, r3, #2
 800a506:	4413      	add	r3, r2
 800a508:	009b      	lsls	r3, r3, #2
 800a50a:	440b      	add	r3, r1
 800a50c:	3318      	adds	r3, #24
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d02f      	beq.n	800a574 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a514:	78fb      	ldrb	r3, [r7, #3]
 800a516:	f003 020f 	and.w	r2, r3, #15
 800a51a:	6879      	ldr	r1, [r7, #4]
 800a51c:	4613      	mov	r3, r2
 800a51e:	009b      	lsls	r3, r3, #2
 800a520:	4413      	add	r3, r2
 800a522:	009b      	lsls	r3, r3, #2
 800a524:	440b      	add	r3, r1
 800a526:	3318      	adds	r3, #24
 800a528:	681a      	ldr	r2, [r3, #0]
 800a52a:	78fb      	ldrb	r3, [r7, #3]
 800a52c:	f003 010f 	and.w	r1, r3, #15
 800a530:	68f8      	ldr	r0, [r7, #12]
 800a532:	460b      	mov	r3, r1
 800a534:	00db      	lsls	r3, r3, #3
 800a536:	440b      	add	r3, r1
 800a538:	009b      	lsls	r3, r3, #2
 800a53a:	4403      	add	r3, r0
 800a53c:	331c      	adds	r3, #28
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	fbb2 f1f3 	udiv	r1, r2, r3
 800a544:	fb01 f303 	mul.w	r3, r1, r3
 800a548:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d112      	bne.n	800a574 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a54e:	78fb      	ldrb	r3, [r7, #3]
 800a550:	f003 020f 	and.w	r2, r3, #15
 800a554:	6879      	ldr	r1, [r7, #4]
 800a556:	4613      	mov	r3, r2
 800a558:	009b      	lsls	r3, r3, #2
 800a55a:	4413      	add	r3, r2
 800a55c:	009b      	lsls	r3, r3, #2
 800a55e:	440b      	add	r3, r1
 800a560:	3318      	adds	r3, #24
 800a562:	2200      	movs	r2, #0
 800a564:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a566:	78f9      	ldrb	r1, [r7, #3]
 800a568:	2300      	movs	r3, #0
 800a56a:	2200      	movs	r2, #0
 800a56c:	6878      	ldr	r0, [r7, #4]
 800a56e:	f002 fa00 	bl	800c972 <USBD_LL_Transmit>
 800a572:	e01f      	b.n	800a5b4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a574:	68bb      	ldr	r3, [r7, #8]
 800a576:	2200      	movs	r2, #0
 800a578:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a582:	687a      	ldr	r2, [r7, #4]
 800a584:	33b0      	adds	r3, #176	@ 0xb0
 800a586:	009b      	lsls	r3, r3, #2
 800a588:	4413      	add	r3, r2
 800a58a:	685b      	ldr	r3, [r3, #4]
 800a58c:	691b      	ldr	r3, [r3, #16]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d010      	beq.n	800a5b4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a598:	687a      	ldr	r2, [r7, #4]
 800a59a:	33b0      	adds	r3, #176	@ 0xb0
 800a59c:	009b      	lsls	r3, r3, #2
 800a59e:	4413      	add	r3, r2
 800a5a0:	685b      	ldr	r3, [r3, #4]
 800a5a2:	691b      	ldr	r3, [r3, #16]
 800a5a4:	68ba      	ldr	r2, [r7, #8]
 800a5a6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a5aa:	68ba      	ldr	r2, [r7, #8]
 800a5ac:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a5b0:	78fa      	ldrb	r2, [r7, #3]
 800a5b2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a5b4:	2300      	movs	r3, #0
}
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	3710      	adds	r7, #16
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bd80      	pop	{r7, pc}

0800a5be <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a5be:	b580      	push	{r7, lr}
 800a5c0:	b084      	sub	sp, #16
 800a5c2:	af00      	add	r7, sp, #0
 800a5c4:	6078      	str	r0, [r7, #4]
 800a5c6:	460b      	mov	r3, r1
 800a5c8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	32b0      	adds	r2, #176	@ 0xb0
 800a5d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5d8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	32b0      	adds	r2, #176	@ 0xb0
 800a5e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d101      	bne.n	800a5f0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a5ec:	2303      	movs	r3, #3
 800a5ee:	e01a      	b.n	800a626 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a5f0:	78fb      	ldrb	r3, [r7, #3]
 800a5f2:	4619      	mov	r1, r3
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f002 f9fe 	bl	800c9f6 <USBD_LL_GetRxDataSize>
 800a5fa:	4602      	mov	r2, r0
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a608:	687a      	ldr	r2, [r7, #4]
 800a60a:	33b0      	adds	r3, #176	@ 0xb0
 800a60c:	009b      	lsls	r3, r3, #2
 800a60e:	4413      	add	r3, r2
 800a610:	685b      	ldr	r3, [r3, #4]
 800a612:	68db      	ldr	r3, [r3, #12]
 800a614:	68fa      	ldr	r2, [r7, #12]
 800a616:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a61a:	68fa      	ldr	r2, [r7, #12]
 800a61c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a620:	4611      	mov	r1, r2
 800a622:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a624:	2300      	movs	r3, #0
}
 800a626:	4618      	mov	r0, r3
 800a628:	3710      	adds	r7, #16
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}

0800a62e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a62e:	b580      	push	{r7, lr}
 800a630:	b084      	sub	sp, #16
 800a632:	af00      	add	r7, sp, #0
 800a634:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	32b0      	adds	r2, #176	@ 0xb0
 800a640:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a644:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d101      	bne.n	800a650 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a64c:	2303      	movs	r3, #3
 800a64e:	e024      	b.n	800a69a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a656:	687a      	ldr	r2, [r7, #4]
 800a658:	33b0      	adds	r3, #176	@ 0xb0
 800a65a:	009b      	lsls	r3, r3, #2
 800a65c:	4413      	add	r3, r2
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d019      	beq.n	800a698 <USBD_CDC_EP0_RxReady+0x6a>
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a66a:	2bff      	cmp	r3, #255	@ 0xff
 800a66c:	d014      	beq.n	800a698 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a674:	687a      	ldr	r2, [r7, #4]
 800a676:	33b0      	adds	r3, #176	@ 0xb0
 800a678:	009b      	lsls	r3, r3, #2
 800a67a:	4413      	add	r3, r2
 800a67c:	685b      	ldr	r3, [r3, #4]
 800a67e:	689b      	ldr	r3, [r3, #8]
 800a680:	68fa      	ldr	r2, [r7, #12]
 800a682:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800a686:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a688:	68fa      	ldr	r2, [r7, #12]
 800a68a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a68e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	22ff      	movs	r2, #255	@ 0xff
 800a694:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a698:	2300      	movs	r3, #0
}
 800a69a:	4618      	mov	r0, r3
 800a69c:	3710      	adds	r7, #16
 800a69e:	46bd      	mov	sp, r7
 800a6a0:	bd80      	pop	{r7, pc}
	...

0800a6a4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	b086      	sub	sp, #24
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a6ac:	2182      	movs	r1, #130	@ 0x82
 800a6ae:	4818      	ldr	r0, [pc, #96]	@ (800a710 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a6b0:	f000 fd4f 	bl	800b152 <USBD_GetEpDesc>
 800a6b4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a6b6:	2101      	movs	r1, #1
 800a6b8:	4815      	ldr	r0, [pc, #84]	@ (800a710 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a6ba:	f000 fd4a 	bl	800b152 <USBD_GetEpDesc>
 800a6be:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a6c0:	2181      	movs	r1, #129	@ 0x81
 800a6c2:	4813      	ldr	r0, [pc, #76]	@ (800a710 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a6c4:	f000 fd45 	bl	800b152 <USBD_GetEpDesc>
 800a6c8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a6ca:	697b      	ldr	r3, [r7, #20]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d002      	beq.n	800a6d6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a6d0:	697b      	ldr	r3, [r7, #20]
 800a6d2:	2210      	movs	r2, #16
 800a6d4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a6d6:	693b      	ldr	r3, [r7, #16]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d006      	beq.n	800a6ea <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a6dc:	693b      	ldr	r3, [r7, #16]
 800a6de:	2200      	movs	r2, #0
 800a6e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a6e4:	711a      	strb	r2, [r3, #4]
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d006      	beq.n	800a6fe <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a6f8:	711a      	strb	r2, [r3, #4]
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2243      	movs	r2, #67	@ 0x43
 800a702:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a704:	4b02      	ldr	r3, [pc, #8]	@ (800a710 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a706:	4618      	mov	r0, r3
 800a708:	3718      	adds	r7, #24
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bd80      	pop	{r7, pc}
 800a70e:	bf00      	nop
 800a710:	2000006c 	.word	0x2000006c

0800a714 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a714:	b580      	push	{r7, lr}
 800a716:	b086      	sub	sp, #24
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a71c:	2182      	movs	r1, #130	@ 0x82
 800a71e:	4818      	ldr	r0, [pc, #96]	@ (800a780 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a720:	f000 fd17 	bl	800b152 <USBD_GetEpDesc>
 800a724:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a726:	2101      	movs	r1, #1
 800a728:	4815      	ldr	r0, [pc, #84]	@ (800a780 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a72a:	f000 fd12 	bl	800b152 <USBD_GetEpDesc>
 800a72e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a730:	2181      	movs	r1, #129	@ 0x81
 800a732:	4813      	ldr	r0, [pc, #76]	@ (800a780 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a734:	f000 fd0d 	bl	800b152 <USBD_GetEpDesc>
 800a738:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a73a:	697b      	ldr	r3, [r7, #20]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d002      	beq.n	800a746 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a740:	697b      	ldr	r3, [r7, #20]
 800a742:	2210      	movs	r2, #16
 800a744:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a746:	693b      	ldr	r3, [r7, #16]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d006      	beq.n	800a75a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a74c:	693b      	ldr	r3, [r7, #16]
 800a74e:	2200      	movs	r2, #0
 800a750:	711a      	strb	r2, [r3, #4]
 800a752:	2200      	movs	r2, #0
 800a754:	f042 0202 	orr.w	r2, r2, #2
 800a758:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d006      	beq.n	800a76e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	2200      	movs	r2, #0
 800a764:	711a      	strb	r2, [r3, #4]
 800a766:	2200      	movs	r2, #0
 800a768:	f042 0202 	orr.w	r2, r2, #2
 800a76c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	2243      	movs	r2, #67	@ 0x43
 800a772:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a774:	4b02      	ldr	r3, [pc, #8]	@ (800a780 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800a776:	4618      	mov	r0, r3
 800a778:	3718      	adds	r7, #24
 800a77a:	46bd      	mov	sp, r7
 800a77c:	bd80      	pop	{r7, pc}
 800a77e:	bf00      	nop
 800a780:	2000006c 	.word	0x2000006c

0800a784 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b086      	sub	sp, #24
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a78c:	2182      	movs	r1, #130	@ 0x82
 800a78e:	4818      	ldr	r0, [pc, #96]	@ (800a7f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a790:	f000 fcdf 	bl	800b152 <USBD_GetEpDesc>
 800a794:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a796:	2101      	movs	r1, #1
 800a798:	4815      	ldr	r0, [pc, #84]	@ (800a7f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a79a:	f000 fcda 	bl	800b152 <USBD_GetEpDesc>
 800a79e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a7a0:	2181      	movs	r1, #129	@ 0x81
 800a7a2:	4813      	ldr	r0, [pc, #76]	@ (800a7f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a7a4:	f000 fcd5 	bl	800b152 <USBD_GetEpDesc>
 800a7a8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a7aa:	697b      	ldr	r3, [r7, #20]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d002      	beq.n	800a7b6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a7b0:	697b      	ldr	r3, [r7, #20]
 800a7b2:	2210      	movs	r2, #16
 800a7b4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a7b6:	693b      	ldr	r3, [r7, #16]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d006      	beq.n	800a7ca <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	2200      	movs	r2, #0
 800a7c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a7c4:	711a      	strb	r2, [r3, #4]
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d006      	beq.n	800a7de <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a7d8:	711a      	strb	r2, [r3, #4]
 800a7da:	2200      	movs	r2, #0
 800a7dc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	2243      	movs	r2, #67	@ 0x43
 800a7e2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a7e4:	4b02      	ldr	r3, [pc, #8]	@ (800a7f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	3718      	adds	r7, #24
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	bd80      	pop	{r7, pc}
 800a7ee:	bf00      	nop
 800a7f0:	2000006c 	.word	0x2000006c

0800a7f4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	b083      	sub	sp, #12
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	220a      	movs	r2, #10
 800a800:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a802:	4b03      	ldr	r3, [pc, #12]	@ (800a810 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a804:	4618      	mov	r0, r3
 800a806:	370c      	adds	r7, #12
 800a808:	46bd      	mov	sp, r7
 800a80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80e:	4770      	bx	lr
 800a810:	20000028 	.word	0x20000028

0800a814 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a814:	b480      	push	{r7}
 800a816:	b083      	sub	sp, #12
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
 800a81c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a81e:	683b      	ldr	r3, [r7, #0]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d101      	bne.n	800a828 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a824:	2303      	movs	r3, #3
 800a826:	e009      	b.n	800a83c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a82e:	687a      	ldr	r2, [r7, #4]
 800a830:	33b0      	adds	r3, #176	@ 0xb0
 800a832:	009b      	lsls	r3, r3, #2
 800a834:	4413      	add	r3, r2
 800a836:	683a      	ldr	r2, [r7, #0]
 800a838:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a83a:	2300      	movs	r3, #0
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	370c      	adds	r7, #12
 800a840:	46bd      	mov	sp, r7
 800a842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a846:	4770      	bx	lr

0800a848 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a848:	b480      	push	{r7}
 800a84a:	b087      	sub	sp, #28
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	60f8      	str	r0, [r7, #12]
 800a850:	60b9      	str	r1, [r7, #8]
 800a852:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	32b0      	adds	r2, #176	@ 0xb0
 800a85e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a862:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a864:	697b      	ldr	r3, [r7, #20]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d101      	bne.n	800a86e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a86a:	2303      	movs	r3, #3
 800a86c:	e008      	b.n	800a880 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800a86e:	697b      	ldr	r3, [r7, #20]
 800a870:	68ba      	ldr	r2, [r7, #8]
 800a872:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a876:	697b      	ldr	r3, [r7, #20]
 800a878:	687a      	ldr	r2, [r7, #4]
 800a87a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a87e:	2300      	movs	r3, #0
}
 800a880:	4618      	mov	r0, r3
 800a882:	371c      	adds	r7, #28
 800a884:	46bd      	mov	sp, r7
 800a886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88a:	4770      	bx	lr

0800a88c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a88c:	b480      	push	{r7}
 800a88e:	b085      	sub	sp, #20
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
 800a894:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	32b0      	adds	r2, #176	@ 0xb0
 800a8a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8a4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d101      	bne.n	800a8b0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800a8ac:	2303      	movs	r3, #3
 800a8ae:	e004      	b.n	800a8ba <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	683a      	ldr	r2, [r7, #0]
 800a8b4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a8b8:	2300      	movs	r3, #0
}
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	3714      	adds	r7, #20
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c4:	4770      	bx	lr
	...

0800a8c8 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b084      	sub	sp, #16
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	32b0      	adds	r2, #176	@ 0xb0
 800a8da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8de:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800a8e0:	2301      	movs	r3, #1
 800a8e2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a8e4:	68bb      	ldr	r3, [r7, #8]
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d101      	bne.n	800a8ee <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a8ea:	2303      	movs	r3, #3
 800a8ec:	e025      	b.n	800a93a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800a8ee:	68bb      	ldr	r3, [r7, #8]
 800a8f0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d11f      	bne.n	800a938 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a8f8:	68bb      	ldr	r3, [r7, #8]
 800a8fa:	2201      	movs	r2, #1
 800a8fc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800a900:	4b10      	ldr	r3, [pc, #64]	@ (800a944 <USBD_CDC_TransmitPacket+0x7c>)
 800a902:	781b      	ldrb	r3, [r3, #0]
 800a904:	f003 020f 	and.w	r2, r3, #15
 800a908:	68bb      	ldr	r3, [r7, #8]
 800a90a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800a90e:	6878      	ldr	r0, [r7, #4]
 800a910:	4613      	mov	r3, r2
 800a912:	009b      	lsls	r3, r3, #2
 800a914:	4413      	add	r3, r2
 800a916:	009b      	lsls	r3, r3, #2
 800a918:	4403      	add	r3, r0
 800a91a:	3318      	adds	r3, #24
 800a91c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800a91e:	4b09      	ldr	r3, [pc, #36]	@ (800a944 <USBD_CDC_TransmitPacket+0x7c>)
 800a920:	7819      	ldrb	r1, [r3, #0]
 800a922:	68bb      	ldr	r3, [r7, #8]
 800a924:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800a928:	68bb      	ldr	r3, [r7, #8]
 800a92a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800a92e:	6878      	ldr	r0, [r7, #4]
 800a930:	f002 f81f 	bl	800c972 <USBD_LL_Transmit>

    ret = USBD_OK;
 800a934:	2300      	movs	r3, #0
 800a936:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800a938:	7bfb      	ldrb	r3, [r7, #15]
}
 800a93a:	4618      	mov	r0, r3
 800a93c:	3710      	adds	r7, #16
 800a93e:	46bd      	mov	sp, r7
 800a940:	bd80      	pop	{r7, pc}
 800a942:	bf00      	nop
 800a944:	200000af 	.word	0x200000af

0800a948 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b084      	sub	sp, #16
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	32b0      	adds	r2, #176	@ 0xb0
 800a95a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a95e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	32b0      	adds	r2, #176	@ 0xb0
 800a96a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d101      	bne.n	800a976 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800a972:	2303      	movs	r3, #3
 800a974:	e018      	b.n	800a9a8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	7c1b      	ldrb	r3, [r3, #16]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d10a      	bne.n	800a994 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a97e:	4b0c      	ldr	r3, [pc, #48]	@ (800a9b0 <USBD_CDC_ReceivePacket+0x68>)
 800a980:	7819      	ldrb	r1, [r3, #0]
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a988:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a98c:	6878      	ldr	r0, [r7, #4]
 800a98e:	f002 f811 	bl	800c9b4 <USBD_LL_PrepareReceive>
 800a992:	e008      	b.n	800a9a6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a994:	4b06      	ldr	r3, [pc, #24]	@ (800a9b0 <USBD_CDC_ReceivePacket+0x68>)
 800a996:	7819      	ldrb	r1, [r3, #0]
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a99e:	2340      	movs	r3, #64	@ 0x40
 800a9a0:	6878      	ldr	r0, [r7, #4]
 800a9a2:	f002 f807 	bl	800c9b4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a9a6:	2300      	movs	r3, #0
}
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	3710      	adds	r7, #16
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	bd80      	pop	{r7, pc}
 800a9b0:	200000b0 	.word	0x200000b0

0800a9b4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a9b4:	b580      	push	{r7, lr}
 800a9b6:	b086      	sub	sp, #24
 800a9b8:	af00      	add	r7, sp, #0
 800a9ba:	60f8      	str	r0, [r7, #12]
 800a9bc:	60b9      	str	r1, [r7, #8]
 800a9be:	4613      	mov	r3, r2
 800a9c0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d101      	bne.n	800a9cc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a9c8:	2303      	movs	r3, #3
 800a9ca:	e01f      	b.n	800aa0c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	2200      	movs	r2, #0
 800a9d0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	2200      	movs	r2, #0
 800a9e0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a9e4:	68bb      	ldr	r3, [r7, #8]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d003      	beq.n	800a9f2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	68ba      	ldr	r2, [r7, #8]
 800a9ee:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	2201      	movs	r2, #1
 800a9f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	79fa      	ldrb	r2, [r7, #7]
 800a9fe:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800aa00:	68f8      	ldr	r0, [r7, #12]
 800aa02:	f001 fe81 	bl	800c708 <USBD_LL_Init>
 800aa06:	4603      	mov	r3, r0
 800aa08:	75fb      	strb	r3, [r7, #23]

  return ret;
 800aa0a:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	3718      	adds	r7, #24
 800aa10:	46bd      	mov	sp, r7
 800aa12:	bd80      	pop	{r7, pc}

0800aa14 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	b084      	sub	sp, #16
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
 800aa1c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800aa22:	683b      	ldr	r3, [r7, #0]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d101      	bne.n	800aa2c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800aa28:	2303      	movs	r3, #3
 800aa2a:	e025      	b.n	800aa78 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	683a      	ldr	r2, [r7, #0]
 800aa30:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	32ae      	adds	r2, #174	@ 0xae
 800aa3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d00f      	beq.n	800aa68 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	32ae      	adds	r2, #174	@ 0xae
 800aa52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa58:	f107 020e 	add.w	r2, r7, #14
 800aa5c:	4610      	mov	r0, r2
 800aa5e:	4798      	blx	r3
 800aa60:	4602      	mov	r2, r0
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800aa6e:	1c5a      	adds	r2, r3, #1
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800aa76:	2300      	movs	r3, #0
}
 800aa78:	4618      	mov	r0, r3
 800aa7a:	3710      	adds	r7, #16
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd80      	pop	{r7, pc}

0800aa80 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b082      	sub	sp, #8
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f001 fe89 	bl	800c7a0 <USBD_LL_Start>
 800aa8e:	4603      	mov	r3, r0
}
 800aa90:	4618      	mov	r0, r3
 800aa92:	3708      	adds	r7, #8
 800aa94:	46bd      	mov	sp, r7
 800aa96:	bd80      	pop	{r7, pc}

0800aa98 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800aa98:	b480      	push	{r7}
 800aa9a:	b083      	sub	sp, #12
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800aaa0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	370c      	adds	r7, #12
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaac:	4770      	bx	lr

0800aaae <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aaae:	b580      	push	{r7, lr}
 800aab0:	b084      	sub	sp, #16
 800aab2:	af00      	add	r7, sp, #0
 800aab4:	6078      	str	r0, [r7, #4]
 800aab6:	460b      	mov	r3, r1
 800aab8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800aaba:	2300      	movs	r3, #0
 800aabc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d009      	beq.n	800aadc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	78fa      	ldrb	r2, [r7, #3]
 800aad2:	4611      	mov	r1, r2
 800aad4:	6878      	ldr	r0, [r7, #4]
 800aad6:	4798      	blx	r3
 800aad8:	4603      	mov	r3, r0
 800aada:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800aadc:	7bfb      	ldrb	r3, [r7, #15]
}
 800aade:	4618      	mov	r0, r3
 800aae0:	3710      	adds	r7, #16
 800aae2:	46bd      	mov	sp, r7
 800aae4:	bd80      	pop	{r7, pc}

0800aae6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aae6:	b580      	push	{r7, lr}
 800aae8:	b084      	sub	sp, #16
 800aaea:	af00      	add	r7, sp, #0
 800aaec:	6078      	str	r0, [r7, #4]
 800aaee:	460b      	mov	r3, r1
 800aaf0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aafc:	685b      	ldr	r3, [r3, #4]
 800aafe:	78fa      	ldrb	r2, [r7, #3]
 800ab00:	4611      	mov	r1, r2
 800ab02:	6878      	ldr	r0, [r7, #4]
 800ab04:	4798      	blx	r3
 800ab06:	4603      	mov	r3, r0
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d001      	beq.n	800ab10 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800ab0c:	2303      	movs	r3, #3
 800ab0e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ab10:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab12:	4618      	mov	r0, r3
 800ab14:	3710      	adds	r7, #16
 800ab16:	46bd      	mov	sp, r7
 800ab18:	bd80      	pop	{r7, pc}

0800ab1a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ab1a:	b580      	push	{r7, lr}
 800ab1c:	b084      	sub	sp, #16
 800ab1e:	af00      	add	r7, sp, #0
 800ab20:	6078      	str	r0, [r7, #4]
 800ab22:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ab2a:	6839      	ldr	r1, [r7, #0]
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	f001 f90c 	bl	800bd4a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	2201      	movs	r2, #1
 800ab36:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ab40:	461a      	mov	r2, r3
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ab4e:	f003 031f 	and.w	r3, r3, #31
 800ab52:	2b02      	cmp	r3, #2
 800ab54:	d01a      	beq.n	800ab8c <USBD_LL_SetupStage+0x72>
 800ab56:	2b02      	cmp	r3, #2
 800ab58:	d822      	bhi.n	800aba0 <USBD_LL_SetupStage+0x86>
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d002      	beq.n	800ab64 <USBD_LL_SetupStage+0x4a>
 800ab5e:	2b01      	cmp	r3, #1
 800ab60:	d00a      	beq.n	800ab78 <USBD_LL_SetupStage+0x5e>
 800ab62:	e01d      	b.n	800aba0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ab6a:	4619      	mov	r1, r3
 800ab6c:	6878      	ldr	r0, [r7, #4]
 800ab6e:	f000 fb63 	bl	800b238 <USBD_StdDevReq>
 800ab72:	4603      	mov	r3, r0
 800ab74:	73fb      	strb	r3, [r7, #15]
      break;
 800ab76:	e020      	b.n	800abba <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ab7e:	4619      	mov	r1, r3
 800ab80:	6878      	ldr	r0, [r7, #4]
 800ab82:	f000 fbcb 	bl	800b31c <USBD_StdItfReq>
 800ab86:	4603      	mov	r3, r0
 800ab88:	73fb      	strb	r3, [r7, #15]
      break;
 800ab8a:	e016      	b.n	800abba <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ab92:	4619      	mov	r1, r3
 800ab94:	6878      	ldr	r0, [r7, #4]
 800ab96:	f000 fc2d 	bl	800b3f4 <USBD_StdEPReq>
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	73fb      	strb	r3, [r7, #15]
      break;
 800ab9e:	e00c      	b.n	800abba <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800aba6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800abaa:	b2db      	uxtb	r3, r3
 800abac:	4619      	mov	r1, r3
 800abae:	6878      	ldr	r0, [r7, #4]
 800abb0:	f001 fe56 	bl	800c860 <USBD_LL_StallEP>
 800abb4:	4603      	mov	r3, r0
 800abb6:	73fb      	strb	r3, [r7, #15]
      break;
 800abb8:	bf00      	nop
  }

  return ret;
 800abba:	7bfb      	ldrb	r3, [r7, #15]
}
 800abbc:	4618      	mov	r0, r3
 800abbe:	3710      	adds	r7, #16
 800abc0:	46bd      	mov	sp, r7
 800abc2:	bd80      	pop	{r7, pc}

0800abc4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b086      	sub	sp, #24
 800abc8:	af00      	add	r7, sp, #0
 800abca:	60f8      	str	r0, [r7, #12]
 800abcc:	460b      	mov	r3, r1
 800abce:	607a      	str	r2, [r7, #4]
 800abd0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800abd2:	2300      	movs	r3, #0
 800abd4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800abd6:	7afb      	ldrb	r3, [r7, #11]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d16e      	bne.n	800acba <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800abe2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800abea:	2b03      	cmp	r3, #3
 800abec:	f040 8098 	bne.w	800ad20 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800abf0:	693b      	ldr	r3, [r7, #16]
 800abf2:	689a      	ldr	r2, [r3, #8]
 800abf4:	693b      	ldr	r3, [r7, #16]
 800abf6:	68db      	ldr	r3, [r3, #12]
 800abf8:	429a      	cmp	r2, r3
 800abfa:	d913      	bls.n	800ac24 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800abfc:	693b      	ldr	r3, [r7, #16]
 800abfe:	689a      	ldr	r2, [r3, #8]
 800ac00:	693b      	ldr	r3, [r7, #16]
 800ac02:	68db      	ldr	r3, [r3, #12]
 800ac04:	1ad2      	subs	r2, r2, r3
 800ac06:	693b      	ldr	r3, [r7, #16]
 800ac08:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ac0a:	693b      	ldr	r3, [r7, #16]
 800ac0c:	68da      	ldr	r2, [r3, #12]
 800ac0e:	693b      	ldr	r3, [r7, #16]
 800ac10:	689b      	ldr	r3, [r3, #8]
 800ac12:	4293      	cmp	r3, r2
 800ac14:	bf28      	it	cs
 800ac16:	4613      	movcs	r3, r2
 800ac18:	461a      	mov	r2, r3
 800ac1a:	6879      	ldr	r1, [r7, #4]
 800ac1c:	68f8      	ldr	r0, [r7, #12]
 800ac1e:	f001 f994 	bl	800bf4a <USBD_CtlContinueRx>
 800ac22:	e07d      	b.n	800ad20 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ac2a:	f003 031f 	and.w	r3, r3, #31
 800ac2e:	2b02      	cmp	r3, #2
 800ac30:	d014      	beq.n	800ac5c <USBD_LL_DataOutStage+0x98>
 800ac32:	2b02      	cmp	r3, #2
 800ac34:	d81d      	bhi.n	800ac72 <USBD_LL_DataOutStage+0xae>
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d002      	beq.n	800ac40 <USBD_LL_DataOutStage+0x7c>
 800ac3a:	2b01      	cmp	r3, #1
 800ac3c:	d003      	beq.n	800ac46 <USBD_LL_DataOutStage+0x82>
 800ac3e:	e018      	b.n	800ac72 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800ac40:	2300      	movs	r3, #0
 800ac42:	75bb      	strb	r3, [r7, #22]
            break;
 800ac44:	e018      	b.n	800ac78 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ac4c:	b2db      	uxtb	r3, r3
 800ac4e:	4619      	mov	r1, r3
 800ac50:	68f8      	ldr	r0, [r7, #12]
 800ac52:	f000 fa64 	bl	800b11e <USBD_CoreFindIF>
 800ac56:	4603      	mov	r3, r0
 800ac58:	75bb      	strb	r3, [r7, #22]
            break;
 800ac5a:	e00d      	b.n	800ac78 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ac62:	b2db      	uxtb	r3, r3
 800ac64:	4619      	mov	r1, r3
 800ac66:	68f8      	ldr	r0, [r7, #12]
 800ac68:	f000 fa66 	bl	800b138 <USBD_CoreFindEP>
 800ac6c:	4603      	mov	r3, r0
 800ac6e:	75bb      	strb	r3, [r7, #22]
            break;
 800ac70:	e002      	b.n	800ac78 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800ac72:	2300      	movs	r3, #0
 800ac74:	75bb      	strb	r3, [r7, #22]
            break;
 800ac76:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ac78:	7dbb      	ldrb	r3, [r7, #22]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d119      	bne.n	800acb2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac84:	b2db      	uxtb	r3, r3
 800ac86:	2b03      	cmp	r3, #3
 800ac88:	d113      	bne.n	800acb2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ac8a:	7dba      	ldrb	r2, [r7, #22]
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	32ae      	adds	r2, #174	@ 0xae
 800ac90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac94:	691b      	ldr	r3, [r3, #16]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d00b      	beq.n	800acb2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800ac9a:	7dba      	ldrb	r2, [r7, #22]
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800aca2:	7dba      	ldrb	r2, [r7, #22]
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	32ae      	adds	r2, #174	@ 0xae
 800aca8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acac:	691b      	ldr	r3, [r3, #16]
 800acae:	68f8      	ldr	r0, [r7, #12]
 800acb0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800acb2:	68f8      	ldr	r0, [r7, #12]
 800acb4:	f001 f95a 	bl	800bf6c <USBD_CtlSendStatus>
 800acb8:	e032      	b.n	800ad20 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800acba:	7afb      	ldrb	r3, [r7, #11]
 800acbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800acc0:	b2db      	uxtb	r3, r3
 800acc2:	4619      	mov	r1, r3
 800acc4:	68f8      	ldr	r0, [r7, #12]
 800acc6:	f000 fa37 	bl	800b138 <USBD_CoreFindEP>
 800acca:	4603      	mov	r3, r0
 800accc:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800acce:	7dbb      	ldrb	r3, [r7, #22]
 800acd0:	2bff      	cmp	r3, #255	@ 0xff
 800acd2:	d025      	beq.n	800ad20 <USBD_LL_DataOutStage+0x15c>
 800acd4:	7dbb      	ldrb	r3, [r7, #22]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d122      	bne.n	800ad20 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ace0:	b2db      	uxtb	r3, r3
 800ace2:	2b03      	cmp	r3, #3
 800ace4:	d117      	bne.n	800ad16 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ace6:	7dba      	ldrb	r2, [r7, #22]
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	32ae      	adds	r2, #174	@ 0xae
 800acec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acf0:	699b      	ldr	r3, [r3, #24]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d00f      	beq.n	800ad16 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800acf6:	7dba      	ldrb	r2, [r7, #22]
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800acfe:	7dba      	ldrb	r2, [r7, #22]
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	32ae      	adds	r2, #174	@ 0xae
 800ad04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad08:	699b      	ldr	r3, [r3, #24]
 800ad0a:	7afa      	ldrb	r2, [r7, #11]
 800ad0c:	4611      	mov	r1, r2
 800ad0e:	68f8      	ldr	r0, [r7, #12]
 800ad10:	4798      	blx	r3
 800ad12:	4603      	mov	r3, r0
 800ad14:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800ad16:	7dfb      	ldrb	r3, [r7, #23]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d001      	beq.n	800ad20 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800ad1c:	7dfb      	ldrb	r3, [r7, #23]
 800ad1e:	e000      	b.n	800ad22 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800ad20:	2300      	movs	r3, #0
}
 800ad22:	4618      	mov	r0, r3
 800ad24:	3718      	adds	r7, #24
 800ad26:	46bd      	mov	sp, r7
 800ad28:	bd80      	pop	{r7, pc}

0800ad2a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ad2a:	b580      	push	{r7, lr}
 800ad2c:	b086      	sub	sp, #24
 800ad2e:	af00      	add	r7, sp, #0
 800ad30:	60f8      	str	r0, [r7, #12]
 800ad32:	460b      	mov	r3, r1
 800ad34:	607a      	str	r2, [r7, #4]
 800ad36:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800ad38:	7afb      	ldrb	r3, [r7, #11]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d16f      	bne.n	800ae1e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	3314      	adds	r3, #20
 800ad42:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ad4a:	2b02      	cmp	r3, #2
 800ad4c:	d15a      	bne.n	800ae04 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800ad4e:	693b      	ldr	r3, [r7, #16]
 800ad50:	689a      	ldr	r2, [r3, #8]
 800ad52:	693b      	ldr	r3, [r7, #16]
 800ad54:	68db      	ldr	r3, [r3, #12]
 800ad56:	429a      	cmp	r2, r3
 800ad58:	d914      	bls.n	800ad84 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ad5a:	693b      	ldr	r3, [r7, #16]
 800ad5c:	689a      	ldr	r2, [r3, #8]
 800ad5e:	693b      	ldr	r3, [r7, #16]
 800ad60:	68db      	ldr	r3, [r3, #12]
 800ad62:	1ad2      	subs	r2, r2, r3
 800ad64:	693b      	ldr	r3, [r7, #16]
 800ad66:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ad68:	693b      	ldr	r3, [r7, #16]
 800ad6a:	689b      	ldr	r3, [r3, #8]
 800ad6c:	461a      	mov	r2, r3
 800ad6e:	6879      	ldr	r1, [r7, #4]
 800ad70:	68f8      	ldr	r0, [r7, #12]
 800ad72:	f001 f8bc 	bl	800beee <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ad76:	2300      	movs	r3, #0
 800ad78:	2200      	movs	r2, #0
 800ad7a:	2100      	movs	r1, #0
 800ad7c:	68f8      	ldr	r0, [r7, #12]
 800ad7e:	f001 fe19 	bl	800c9b4 <USBD_LL_PrepareReceive>
 800ad82:	e03f      	b.n	800ae04 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ad84:	693b      	ldr	r3, [r7, #16]
 800ad86:	68da      	ldr	r2, [r3, #12]
 800ad88:	693b      	ldr	r3, [r7, #16]
 800ad8a:	689b      	ldr	r3, [r3, #8]
 800ad8c:	429a      	cmp	r2, r3
 800ad8e:	d11c      	bne.n	800adca <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ad90:	693b      	ldr	r3, [r7, #16]
 800ad92:	685a      	ldr	r2, [r3, #4]
 800ad94:	693b      	ldr	r3, [r7, #16]
 800ad96:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ad98:	429a      	cmp	r2, r3
 800ad9a:	d316      	bcc.n	800adca <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ad9c:	693b      	ldr	r3, [r7, #16]
 800ad9e:	685a      	ldr	r2, [r3, #4]
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ada6:	429a      	cmp	r2, r3
 800ada8:	d20f      	bcs.n	800adca <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800adaa:	2200      	movs	r2, #0
 800adac:	2100      	movs	r1, #0
 800adae:	68f8      	ldr	r0, [r7, #12]
 800adb0:	f001 f89d 	bl	800beee <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	2200      	movs	r2, #0
 800adb8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800adbc:	2300      	movs	r3, #0
 800adbe:	2200      	movs	r2, #0
 800adc0:	2100      	movs	r1, #0
 800adc2:	68f8      	ldr	r0, [r7, #12]
 800adc4:	f001 fdf6 	bl	800c9b4 <USBD_LL_PrepareReceive>
 800adc8:	e01c      	b.n	800ae04 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800add0:	b2db      	uxtb	r3, r3
 800add2:	2b03      	cmp	r3, #3
 800add4:	d10f      	bne.n	800adf6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800addc:	68db      	ldr	r3, [r3, #12]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d009      	beq.n	800adf6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	2200      	movs	r2, #0
 800ade6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800adf0:	68db      	ldr	r3, [r3, #12]
 800adf2:	68f8      	ldr	r0, [r7, #12]
 800adf4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800adf6:	2180      	movs	r1, #128	@ 0x80
 800adf8:	68f8      	ldr	r0, [r7, #12]
 800adfa:	f001 fd31 	bl	800c860 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800adfe:	68f8      	ldr	r0, [r7, #12]
 800ae00:	f001 f8c7 	bl	800bf92 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d03a      	beq.n	800ae84 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800ae0e:	68f8      	ldr	r0, [r7, #12]
 800ae10:	f7ff fe42 	bl	800aa98 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	2200      	movs	r2, #0
 800ae18:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800ae1c:	e032      	b.n	800ae84 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800ae1e:	7afb      	ldrb	r3, [r7, #11]
 800ae20:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ae24:	b2db      	uxtb	r3, r3
 800ae26:	4619      	mov	r1, r3
 800ae28:	68f8      	ldr	r0, [r7, #12]
 800ae2a:	f000 f985 	bl	800b138 <USBD_CoreFindEP>
 800ae2e:	4603      	mov	r3, r0
 800ae30:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ae32:	7dfb      	ldrb	r3, [r7, #23]
 800ae34:	2bff      	cmp	r3, #255	@ 0xff
 800ae36:	d025      	beq.n	800ae84 <USBD_LL_DataInStage+0x15a>
 800ae38:	7dfb      	ldrb	r3, [r7, #23]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d122      	bne.n	800ae84 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae44:	b2db      	uxtb	r3, r3
 800ae46:	2b03      	cmp	r3, #3
 800ae48:	d11c      	bne.n	800ae84 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800ae4a:	7dfa      	ldrb	r2, [r7, #23]
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	32ae      	adds	r2, #174	@ 0xae
 800ae50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae54:	695b      	ldr	r3, [r3, #20]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d014      	beq.n	800ae84 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800ae5a:	7dfa      	ldrb	r2, [r7, #23]
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ae62:	7dfa      	ldrb	r2, [r7, #23]
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	32ae      	adds	r2, #174	@ 0xae
 800ae68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae6c:	695b      	ldr	r3, [r3, #20]
 800ae6e:	7afa      	ldrb	r2, [r7, #11]
 800ae70:	4611      	mov	r1, r2
 800ae72:	68f8      	ldr	r0, [r7, #12]
 800ae74:	4798      	blx	r3
 800ae76:	4603      	mov	r3, r0
 800ae78:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800ae7a:	7dbb      	ldrb	r3, [r7, #22]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d001      	beq.n	800ae84 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800ae80:	7dbb      	ldrb	r3, [r7, #22]
 800ae82:	e000      	b.n	800ae86 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800ae84:	2300      	movs	r3, #0
}
 800ae86:	4618      	mov	r0, r3
 800ae88:	3718      	adds	r7, #24
 800ae8a:	46bd      	mov	sp, r7
 800ae8c:	bd80      	pop	{r7, pc}

0800ae8e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ae8e:	b580      	push	{r7, lr}
 800ae90:	b084      	sub	sp, #16
 800ae92:	af00      	add	r7, sp, #0
 800ae94:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800ae96:	2300      	movs	r3, #0
 800ae98:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	2201      	movs	r2, #1
 800ae9e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	2200      	movs	r2, #0
 800aea6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	2200      	movs	r2, #0
 800aeae:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	2200      	movs	r2, #0
 800aebc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d014      	beq.n	800aef4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aed0:	685b      	ldr	r3, [r3, #4]
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d00e      	beq.n	800aef4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aedc:	685b      	ldr	r3, [r3, #4]
 800aede:	687a      	ldr	r2, [r7, #4]
 800aee0:	6852      	ldr	r2, [r2, #4]
 800aee2:	b2d2      	uxtb	r2, r2
 800aee4:	4611      	mov	r1, r2
 800aee6:	6878      	ldr	r0, [r7, #4]
 800aee8:	4798      	blx	r3
 800aeea:	4603      	mov	r3, r0
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d001      	beq.n	800aef4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800aef0:	2303      	movs	r3, #3
 800aef2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800aef4:	2340      	movs	r3, #64	@ 0x40
 800aef6:	2200      	movs	r2, #0
 800aef8:	2100      	movs	r1, #0
 800aefa:	6878      	ldr	r0, [r7, #4]
 800aefc:	f001 fc6b 	bl	800c7d6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	2201      	movs	r2, #1
 800af04:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	2240      	movs	r2, #64	@ 0x40
 800af0c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800af10:	2340      	movs	r3, #64	@ 0x40
 800af12:	2200      	movs	r2, #0
 800af14:	2180      	movs	r1, #128	@ 0x80
 800af16:	6878      	ldr	r0, [r7, #4]
 800af18:	f001 fc5d 	bl	800c7d6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	2201      	movs	r2, #1
 800af20:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	2240      	movs	r2, #64	@ 0x40
 800af26:	621a      	str	r2, [r3, #32]

  return ret;
 800af28:	7bfb      	ldrb	r3, [r7, #15]
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	3710      	adds	r7, #16
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}

0800af32 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800af32:	b480      	push	{r7}
 800af34:	b083      	sub	sp, #12
 800af36:	af00      	add	r7, sp, #0
 800af38:	6078      	str	r0, [r7, #4]
 800af3a:	460b      	mov	r3, r1
 800af3c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	78fa      	ldrb	r2, [r7, #3]
 800af42:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800af44:	2300      	movs	r3, #0
}
 800af46:	4618      	mov	r0, r3
 800af48:	370c      	adds	r7, #12
 800af4a:	46bd      	mov	sp, r7
 800af4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af50:	4770      	bx	lr

0800af52 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800af52:	b480      	push	{r7}
 800af54:	b083      	sub	sp, #12
 800af56:	af00      	add	r7, sp, #0
 800af58:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af60:	b2db      	uxtb	r3, r3
 800af62:	2b04      	cmp	r3, #4
 800af64:	d006      	beq.n	800af74 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af6c:	b2da      	uxtb	r2, r3
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	2204      	movs	r2, #4
 800af78:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800af7c:	2300      	movs	r3, #0
}
 800af7e:	4618      	mov	r0, r3
 800af80:	370c      	adds	r7, #12
 800af82:	46bd      	mov	sp, r7
 800af84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af88:	4770      	bx	lr

0800af8a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800af8a:	b480      	push	{r7}
 800af8c:	b083      	sub	sp, #12
 800af8e:	af00      	add	r7, sp, #0
 800af90:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af98:	b2db      	uxtb	r3, r3
 800af9a:	2b04      	cmp	r3, #4
 800af9c:	d106      	bne.n	800afac <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800afa4:	b2da      	uxtb	r2, r3
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800afac:	2300      	movs	r3, #0
}
 800afae:	4618      	mov	r0, r3
 800afb0:	370c      	adds	r7, #12
 800afb2:	46bd      	mov	sp, r7
 800afb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb8:	4770      	bx	lr

0800afba <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800afba:	b580      	push	{r7, lr}
 800afbc:	b082      	sub	sp, #8
 800afbe:	af00      	add	r7, sp, #0
 800afc0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800afc8:	b2db      	uxtb	r3, r3
 800afca:	2b03      	cmp	r3, #3
 800afcc:	d110      	bne.n	800aff0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d00b      	beq.n	800aff0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800afde:	69db      	ldr	r3, [r3, #28]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d005      	beq.n	800aff0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800afea:	69db      	ldr	r3, [r3, #28]
 800afec:	6878      	ldr	r0, [r7, #4]
 800afee:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800aff0:	2300      	movs	r3, #0
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3708      	adds	r7, #8
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bd80      	pop	{r7, pc}

0800affa <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800affa:	b580      	push	{r7, lr}
 800affc:	b082      	sub	sp, #8
 800affe:	af00      	add	r7, sp, #0
 800b000:	6078      	str	r0, [r7, #4]
 800b002:	460b      	mov	r3, r1
 800b004:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	32ae      	adds	r2, #174	@ 0xae
 800b010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d101      	bne.n	800b01c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b018:	2303      	movs	r3, #3
 800b01a:	e01c      	b.n	800b056 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b022:	b2db      	uxtb	r3, r3
 800b024:	2b03      	cmp	r3, #3
 800b026:	d115      	bne.n	800b054 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	32ae      	adds	r2, #174	@ 0xae
 800b032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b036:	6a1b      	ldr	r3, [r3, #32]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d00b      	beq.n	800b054 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	32ae      	adds	r2, #174	@ 0xae
 800b046:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b04a:	6a1b      	ldr	r3, [r3, #32]
 800b04c:	78fa      	ldrb	r2, [r7, #3]
 800b04e:	4611      	mov	r1, r2
 800b050:	6878      	ldr	r0, [r7, #4]
 800b052:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b054:	2300      	movs	r3, #0
}
 800b056:	4618      	mov	r0, r3
 800b058:	3708      	adds	r7, #8
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bd80      	pop	{r7, pc}

0800b05e <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b05e:	b580      	push	{r7, lr}
 800b060:	b082      	sub	sp, #8
 800b062:	af00      	add	r7, sp, #0
 800b064:	6078      	str	r0, [r7, #4]
 800b066:	460b      	mov	r3, r1
 800b068:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	32ae      	adds	r2, #174	@ 0xae
 800b074:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d101      	bne.n	800b080 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b07c:	2303      	movs	r3, #3
 800b07e:	e01c      	b.n	800b0ba <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b086:	b2db      	uxtb	r3, r3
 800b088:	2b03      	cmp	r3, #3
 800b08a:	d115      	bne.n	800b0b8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	32ae      	adds	r2, #174	@ 0xae
 800b096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b09a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d00b      	beq.n	800b0b8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	32ae      	adds	r2, #174	@ 0xae
 800b0aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0b0:	78fa      	ldrb	r2, [r7, #3]
 800b0b2:	4611      	mov	r1, r2
 800b0b4:	6878      	ldr	r0, [r7, #4]
 800b0b6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b0b8:	2300      	movs	r3, #0
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	3708      	adds	r7, #8
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bd80      	pop	{r7, pc}

0800b0c2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b0c2:	b480      	push	{r7}
 800b0c4:	b083      	sub	sp, #12
 800b0c6:	af00      	add	r7, sp, #0
 800b0c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b0ca:	2300      	movs	r3, #0
}
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	370c      	adds	r7, #12
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d6:	4770      	bx	lr

0800b0d8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	b084      	sub	sp, #16
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	2201      	movs	r2, #1
 800b0e8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d00e      	beq.n	800b114 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b0fc:	685b      	ldr	r3, [r3, #4]
 800b0fe:	687a      	ldr	r2, [r7, #4]
 800b100:	6852      	ldr	r2, [r2, #4]
 800b102:	b2d2      	uxtb	r2, r2
 800b104:	4611      	mov	r1, r2
 800b106:	6878      	ldr	r0, [r7, #4]
 800b108:	4798      	blx	r3
 800b10a:	4603      	mov	r3, r0
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d001      	beq.n	800b114 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b110:	2303      	movs	r3, #3
 800b112:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b114:	7bfb      	ldrb	r3, [r7, #15]
}
 800b116:	4618      	mov	r0, r3
 800b118:	3710      	adds	r7, #16
 800b11a:	46bd      	mov	sp, r7
 800b11c:	bd80      	pop	{r7, pc}

0800b11e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b11e:	b480      	push	{r7}
 800b120:	b083      	sub	sp, #12
 800b122:	af00      	add	r7, sp, #0
 800b124:	6078      	str	r0, [r7, #4]
 800b126:	460b      	mov	r3, r1
 800b128:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b12a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b12c:	4618      	mov	r0, r3
 800b12e:	370c      	adds	r7, #12
 800b130:	46bd      	mov	sp, r7
 800b132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b136:	4770      	bx	lr

0800b138 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b138:	b480      	push	{r7}
 800b13a:	b083      	sub	sp, #12
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
 800b140:	460b      	mov	r3, r1
 800b142:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b144:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b146:	4618      	mov	r0, r3
 800b148:	370c      	adds	r7, #12
 800b14a:	46bd      	mov	sp, r7
 800b14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b150:	4770      	bx	lr

0800b152 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b152:	b580      	push	{r7, lr}
 800b154:	b086      	sub	sp, #24
 800b156:	af00      	add	r7, sp, #0
 800b158:	6078      	str	r0, [r7, #4]
 800b15a:	460b      	mov	r3, r1
 800b15c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b166:	2300      	movs	r3, #0
 800b168:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	885b      	ldrh	r3, [r3, #2]
 800b16e:	b29b      	uxth	r3, r3
 800b170:	68fa      	ldr	r2, [r7, #12]
 800b172:	7812      	ldrb	r2, [r2, #0]
 800b174:	4293      	cmp	r3, r2
 800b176:	d91f      	bls.n	800b1b8 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	781b      	ldrb	r3, [r3, #0]
 800b17c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b17e:	e013      	b.n	800b1a8 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b180:	f107 030a 	add.w	r3, r7, #10
 800b184:	4619      	mov	r1, r3
 800b186:	6978      	ldr	r0, [r7, #20]
 800b188:	f000 f81b 	bl	800b1c2 <USBD_GetNextDesc>
 800b18c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b18e:	697b      	ldr	r3, [r7, #20]
 800b190:	785b      	ldrb	r3, [r3, #1]
 800b192:	2b05      	cmp	r3, #5
 800b194:	d108      	bne.n	800b1a8 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b196:	697b      	ldr	r3, [r7, #20]
 800b198:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b19a:	693b      	ldr	r3, [r7, #16]
 800b19c:	789b      	ldrb	r3, [r3, #2]
 800b19e:	78fa      	ldrb	r2, [r7, #3]
 800b1a0:	429a      	cmp	r2, r3
 800b1a2:	d008      	beq.n	800b1b6 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	885b      	ldrh	r3, [r3, #2]
 800b1ac:	b29a      	uxth	r2, r3
 800b1ae:	897b      	ldrh	r3, [r7, #10]
 800b1b0:	429a      	cmp	r2, r3
 800b1b2:	d8e5      	bhi.n	800b180 <USBD_GetEpDesc+0x2e>
 800b1b4:	e000      	b.n	800b1b8 <USBD_GetEpDesc+0x66>
          break;
 800b1b6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b1b8:	693b      	ldr	r3, [r7, #16]
}
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	3718      	adds	r7, #24
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	bd80      	pop	{r7, pc}

0800b1c2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b1c2:	b480      	push	{r7}
 800b1c4:	b085      	sub	sp, #20
 800b1c6:	af00      	add	r7, sp, #0
 800b1c8:	6078      	str	r0, [r7, #4]
 800b1ca:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b1d0:	683b      	ldr	r3, [r7, #0]
 800b1d2:	881b      	ldrh	r3, [r3, #0]
 800b1d4:	68fa      	ldr	r2, [r7, #12]
 800b1d6:	7812      	ldrb	r2, [r2, #0]
 800b1d8:	4413      	add	r3, r2
 800b1da:	b29a      	uxth	r2, r3
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	781b      	ldrb	r3, [r3, #0]
 800b1e4:	461a      	mov	r2, r3
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	4413      	add	r3, r2
 800b1ea:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b1ec:	68fb      	ldr	r3, [r7, #12]
}
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	3714      	adds	r7, #20
 800b1f2:	46bd      	mov	sp, r7
 800b1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f8:	4770      	bx	lr

0800b1fa <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b1fa:	b480      	push	{r7}
 800b1fc:	b087      	sub	sp, #28
 800b1fe:	af00      	add	r7, sp, #0
 800b200:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b206:	697b      	ldr	r3, [r7, #20]
 800b208:	781b      	ldrb	r3, [r3, #0]
 800b20a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b20c:	697b      	ldr	r3, [r7, #20]
 800b20e:	3301      	adds	r3, #1
 800b210:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b212:	697b      	ldr	r3, [r7, #20]
 800b214:	781b      	ldrb	r3, [r3, #0]
 800b216:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b218:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800b21c:	021b      	lsls	r3, r3, #8
 800b21e:	b21a      	sxth	r2, r3
 800b220:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b224:	4313      	orrs	r3, r2
 800b226:	b21b      	sxth	r3, r3
 800b228:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b22a:	89fb      	ldrh	r3, [r7, #14]
}
 800b22c:	4618      	mov	r0, r3
 800b22e:	371c      	adds	r7, #28
 800b230:	46bd      	mov	sp, r7
 800b232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b236:	4770      	bx	lr

0800b238 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b238:	b580      	push	{r7, lr}
 800b23a:	b084      	sub	sp, #16
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
 800b240:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b242:	2300      	movs	r3, #0
 800b244:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b246:	683b      	ldr	r3, [r7, #0]
 800b248:	781b      	ldrb	r3, [r3, #0]
 800b24a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b24e:	2b40      	cmp	r3, #64	@ 0x40
 800b250:	d005      	beq.n	800b25e <USBD_StdDevReq+0x26>
 800b252:	2b40      	cmp	r3, #64	@ 0x40
 800b254:	d857      	bhi.n	800b306 <USBD_StdDevReq+0xce>
 800b256:	2b00      	cmp	r3, #0
 800b258:	d00f      	beq.n	800b27a <USBD_StdDevReq+0x42>
 800b25a:	2b20      	cmp	r3, #32
 800b25c:	d153      	bne.n	800b306 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	32ae      	adds	r2, #174	@ 0xae
 800b268:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b26c:	689b      	ldr	r3, [r3, #8]
 800b26e:	6839      	ldr	r1, [r7, #0]
 800b270:	6878      	ldr	r0, [r7, #4]
 800b272:	4798      	blx	r3
 800b274:	4603      	mov	r3, r0
 800b276:	73fb      	strb	r3, [r7, #15]
      break;
 800b278:	e04a      	b.n	800b310 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b27a:	683b      	ldr	r3, [r7, #0]
 800b27c:	785b      	ldrb	r3, [r3, #1]
 800b27e:	2b09      	cmp	r3, #9
 800b280:	d83b      	bhi.n	800b2fa <USBD_StdDevReq+0xc2>
 800b282:	a201      	add	r2, pc, #4	@ (adr r2, 800b288 <USBD_StdDevReq+0x50>)
 800b284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b288:	0800b2dd 	.word	0x0800b2dd
 800b28c:	0800b2f1 	.word	0x0800b2f1
 800b290:	0800b2fb 	.word	0x0800b2fb
 800b294:	0800b2e7 	.word	0x0800b2e7
 800b298:	0800b2fb 	.word	0x0800b2fb
 800b29c:	0800b2bb 	.word	0x0800b2bb
 800b2a0:	0800b2b1 	.word	0x0800b2b1
 800b2a4:	0800b2fb 	.word	0x0800b2fb
 800b2a8:	0800b2d3 	.word	0x0800b2d3
 800b2ac:	0800b2c5 	.word	0x0800b2c5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b2b0:	6839      	ldr	r1, [r7, #0]
 800b2b2:	6878      	ldr	r0, [r7, #4]
 800b2b4:	f000 fa3c 	bl	800b730 <USBD_GetDescriptor>
          break;
 800b2b8:	e024      	b.n	800b304 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b2ba:	6839      	ldr	r1, [r7, #0]
 800b2bc:	6878      	ldr	r0, [r7, #4]
 800b2be:	f000 fba1 	bl	800ba04 <USBD_SetAddress>
          break;
 800b2c2:	e01f      	b.n	800b304 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b2c4:	6839      	ldr	r1, [r7, #0]
 800b2c6:	6878      	ldr	r0, [r7, #4]
 800b2c8:	f000 fbe0 	bl	800ba8c <USBD_SetConfig>
 800b2cc:	4603      	mov	r3, r0
 800b2ce:	73fb      	strb	r3, [r7, #15]
          break;
 800b2d0:	e018      	b.n	800b304 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b2d2:	6839      	ldr	r1, [r7, #0]
 800b2d4:	6878      	ldr	r0, [r7, #4]
 800b2d6:	f000 fc83 	bl	800bbe0 <USBD_GetConfig>
          break;
 800b2da:	e013      	b.n	800b304 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b2dc:	6839      	ldr	r1, [r7, #0]
 800b2de:	6878      	ldr	r0, [r7, #4]
 800b2e0:	f000 fcb4 	bl	800bc4c <USBD_GetStatus>
          break;
 800b2e4:	e00e      	b.n	800b304 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b2e6:	6839      	ldr	r1, [r7, #0]
 800b2e8:	6878      	ldr	r0, [r7, #4]
 800b2ea:	f000 fce3 	bl	800bcb4 <USBD_SetFeature>
          break;
 800b2ee:	e009      	b.n	800b304 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b2f0:	6839      	ldr	r1, [r7, #0]
 800b2f2:	6878      	ldr	r0, [r7, #4]
 800b2f4:	f000 fd07 	bl	800bd06 <USBD_ClrFeature>
          break;
 800b2f8:	e004      	b.n	800b304 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b2fa:	6839      	ldr	r1, [r7, #0]
 800b2fc:	6878      	ldr	r0, [r7, #4]
 800b2fe:	f000 fd5e 	bl	800bdbe <USBD_CtlError>
          break;
 800b302:	bf00      	nop
      }
      break;
 800b304:	e004      	b.n	800b310 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b306:	6839      	ldr	r1, [r7, #0]
 800b308:	6878      	ldr	r0, [r7, #4]
 800b30a:	f000 fd58 	bl	800bdbe <USBD_CtlError>
      break;
 800b30e:	bf00      	nop
  }

  return ret;
 800b310:	7bfb      	ldrb	r3, [r7, #15]
}
 800b312:	4618      	mov	r0, r3
 800b314:	3710      	adds	r7, #16
 800b316:	46bd      	mov	sp, r7
 800b318:	bd80      	pop	{r7, pc}
 800b31a:	bf00      	nop

0800b31c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b084      	sub	sp, #16
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
 800b324:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b326:	2300      	movs	r3, #0
 800b328:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	781b      	ldrb	r3, [r3, #0]
 800b32e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b332:	2b40      	cmp	r3, #64	@ 0x40
 800b334:	d005      	beq.n	800b342 <USBD_StdItfReq+0x26>
 800b336:	2b40      	cmp	r3, #64	@ 0x40
 800b338:	d852      	bhi.n	800b3e0 <USBD_StdItfReq+0xc4>
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d001      	beq.n	800b342 <USBD_StdItfReq+0x26>
 800b33e:	2b20      	cmp	r3, #32
 800b340:	d14e      	bne.n	800b3e0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b348:	b2db      	uxtb	r3, r3
 800b34a:	3b01      	subs	r3, #1
 800b34c:	2b02      	cmp	r3, #2
 800b34e:	d840      	bhi.n	800b3d2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	889b      	ldrh	r3, [r3, #4]
 800b354:	b2db      	uxtb	r3, r3
 800b356:	2b01      	cmp	r3, #1
 800b358:	d836      	bhi.n	800b3c8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	889b      	ldrh	r3, [r3, #4]
 800b35e:	b2db      	uxtb	r3, r3
 800b360:	4619      	mov	r1, r3
 800b362:	6878      	ldr	r0, [r7, #4]
 800b364:	f7ff fedb 	bl	800b11e <USBD_CoreFindIF>
 800b368:	4603      	mov	r3, r0
 800b36a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b36c:	7bbb      	ldrb	r3, [r7, #14]
 800b36e:	2bff      	cmp	r3, #255	@ 0xff
 800b370:	d01d      	beq.n	800b3ae <USBD_StdItfReq+0x92>
 800b372:	7bbb      	ldrb	r3, [r7, #14]
 800b374:	2b00      	cmp	r3, #0
 800b376:	d11a      	bne.n	800b3ae <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b378:	7bba      	ldrb	r2, [r7, #14]
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	32ae      	adds	r2, #174	@ 0xae
 800b37e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b382:	689b      	ldr	r3, [r3, #8]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d00f      	beq.n	800b3a8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b388:	7bba      	ldrb	r2, [r7, #14]
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b390:	7bba      	ldrb	r2, [r7, #14]
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	32ae      	adds	r2, #174	@ 0xae
 800b396:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b39a:	689b      	ldr	r3, [r3, #8]
 800b39c:	6839      	ldr	r1, [r7, #0]
 800b39e:	6878      	ldr	r0, [r7, #4]
 800b3a0:	4798      	blx	r3
 800b3a2:	4603      	mov	r3, r0
 800b3a4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b3a6:	e004      	b.n	800b3b2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b3a8:	2303      	movs	r3, #3
 800b3aa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b3ac:	e001      	b.n	800b3b2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b3ae:	2303      	movs	r3, #3
 800b3b0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	88db      	ldrh	r3, [r3, #6]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d110      	bne.n	800b3dc <USBD_StdItfReq+0xc0>
 800b3ba:	7bfb      	ldrb	r3, [r7, #15]
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d10d      	bne.n	800b3dc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b3c0:	6878      	ldr	r0, [r7, #4]
 800b3c2:	f000 fdd3 	bl	800bf6c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b3c6:	e009      	b.n	800b3dc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b3c8:	6839      	ldr	r1, [r7, #0]
 800b3ca:	6878      	ldr	r0, [r7, #4]
 800b3cc:	f000 fcf7 	bl	800bdbe <USBD_CtlError>
          break;
 800b3d0:	e004      	b.n	800b3dc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b3d2:	6839      	ldr	r1, [r7, #0]
 800b3d4:	6878      	ldr	r0, [r7, #4]
 800b3d6:	f000 fcf2 	bl	800bdbe <USBD_CtlError>
          break;
 800b3da:	e000      	b.n	800b3de <USBD_StdItfReq+0xc2>
          break;
 800b3dc:	bf00      	nop
      }
      break;
 800b3de:	e004      	b.n	800b3ea <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b3e0:	6839      	ldr	r1, [r7, #0]
 800b3e2:	6878      	ldr	r0, [r7, #4]
 800b3e4:	f000 fceb 	bl	800bdbe <USBD_CtlError>
      break;
 800b3e8:	bf00      	nop
  }

  return ret;
 800b3ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	3710      	adds	r7, #16
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	bd80      	pop	{r7, pc}

0800b3f4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b084      	sub	sp, #16
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
 800b3fc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b3fe:	2300      	movs	r3, #0
 800b400:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b402:	683b      	ldr	r3, [r7, #0]
 800b404:	889b      	ldrh	r3, [r3, #4]
 800b406:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b408:	683b      	ldr	r3, [r7, #0]
 800b40a:	781b      	ldrb	r3, [r3, #0]
 800b40c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b410:	2b40      	cmp	r3, #64	@ 0x40
 800b412:	d007      	beq.n	800b424 <USBD_StdEPReq+0x30>
 800b414:	2b40      	cmp	r3, #64	@ 0x40
 800b416:	f200 817f 	bhi.w	800b718 <USBD_StdEPReq+0x324>
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d02a      	beq.n	800b474 <USBD_StdEPReq+0x80>
 800b41e:	2b20      	cmp	r3, #32
 800b420:	f040 817a 	bne.w	800b718 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b424:	7bbb      	ldrb	r3, [r7, #14]
 800b426:	4619      	mov	r1, r3
 800b428:	6878      	ldr	r0, [r7, #4]
 800b42a:	f7ff fe85 	bl	800b138 <USBD_CoreFindEP>
 800b42e:	4603      	mov	r3, r0
 800b430:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b432:	7b7b      	ldrb	r3, [r7, #13]
 800b434:	2bff      	cmp	r3, #255	@ 0xff
 800b436:	f000 8174 	beq.w	800b722 <USBD_StdEPReq+0x32e>
 800b43a:	7b7b      	ldrb	r3, [r7, #13]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	f040 8170 	bne.w	800b722 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800b442:	7b7a      	ldrb	r2, [r7, #13]
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b44a:	7b7a      	ldrb	r2, [r7, #13]
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	32ae      	adds	r2, #174	@ 0xae
 800b450:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b454:	689b      	ldr	r3, [r3, #8]
 800b456:	2b00      	cmp	r3, #0
 800b458:	f000 8163 	beq.w	800b722 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b45c:	7b7a      	ldrb	r2, [r7, #13]
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	32ae      	adds	r2, #174	@ 0xae
 800b462:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b466:	689b      	ldr	r3, [r3, #8]
 800b468:	6839      	ldr	r1, [r7, #0]
 800b46a:	6878      	ldr	r0, [r7, #4]
 800b46c:	4798      	blx	r3
 800b46e:	4603      	mov	r3, r0
 800b470:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b472:	e156      	b.n	800b722 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	785b      	ldrb	r3, [r3, #1]
 800b478:	2b03      	cmp	r3, #3
 800b47a:	d008      	beq.n	800b48e <USBD_StdEPReq+0x9a>
 800b47c:	2b03      	cmp	r3, #3
 800b47e:	f300 8145 	bgt.w	800b70c <USBD_StdEPReq+0x318>
 800b482:	2b00      	cmp	r3, #0
 800b484:	f000 809b 	beq.w	800b5be <USBD_StdEPReq+0x1ca>
 800b488:	2b01      	cmp	r3, #1
 800b48a:	d03c      	beq.n	800b506 <USBD_StdEPReq+0x112>
 800b48c:	e13e      	b.n	800b70c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b494:	b2db      	uxtb	r3, r3
 800b496:	2b02      	cmp	r3, #2
 800b498:	d002      	beq.n	800b4a0 <USBD_StdEPReq+0xac>
 800b49a:	2b03      	cmp	r3, #3
 800b49c:	d016      	beq.n	800b4cc <USBD_StdEPReq+0xd8>
 800b49e:	e02c      	b.n	800b4fa <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b4a0:	7bbb      	ldrb	r3, [r7, #14]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d00d      	beq.n	800b4c2 <USBD_StdEPReq+0xce>
 800b4a6:	7bbb      	ldrb	r3, [r7, #14]
 800b4a8:	2b80      	cmp	r3, #128	@ 0x80
 800b4aa:	d00a      	beq.n	800b4c2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b4ac:	7bbb      	ldrb	r3, [r7, #14]
 800b4ae:	4619      	mov	r1, r3
 800b4b0:	6878      	ldr	r0, [r7, #4]
 800b4b2:	f001 f9d5 	bl	800c860 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b4b6:	2180      	movs	r1, #128	@ 0x80
 800b4b8:	6878      	ldr	r0, [r7, #4]
 800b4ba:	f001 f9d1 	bl	800c860 <USBD_LL_StallEP>
 800b4be:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b4c0:	e020      	b.n	800b504 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b4c2:	6839      	ldr	r1, [r7, #0]
 800b4c4:	6878      	ldr	r0, [r7, #4]
 800b4c6:	f000 fc7a 	bl	800bdbe <USBD_CtlError>
              break;
 800b4ca:	e01b      	b.n	800b504 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	885b      	ldrh	r3, [r3, #2]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d10e      	bne.n	800b4f2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b4d4:	7bbb      	ldrb	r3, [r7, #14]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d00b      	beq.n	800b4f2 <USBD_StdEPReq+0xfe>
 800b4da:	7bbb      	ldrb	r3, [r7, #14]
 800b4dc:	2b80      	cmp	r3, #128	@ 0x80
 800b4de:	d008      	beq.n	800b4f2 <USBD_StdEPReq+0xfe>
 800b4e0:	683b      	ldr	r3, [r7, #0]
 800b4e2:	88db      	ldrh	r3, [r3, #6]
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d104      	bne.n	800b4f2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b4e8:	7bbb      	ldrb	r3, [r7, #14]
 800b4ea:	4619      	mov	r1, r3
 800b4ec:	6878      	ldr	r0, [r7, #4]
 800b4ee:	f001 f9b7 	bl	800c860 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b4f2:	6878      	ldr	r0, [r7, #4]
 800b4f4:	f000 fd3a 	bl	800bf6c <USBD_CtlSendStatus>

              break;
 800b4f8:	e004      	b.n	800b504 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b4fa:	6839      	ldr	r1, [r7, #0]
 800b4fc:	6878      	ldr	r0, [r7, #4]
 800b4fe:	f000 fc5e 	bl	800bdbe <USBD_CtlError>
              break;
 800b502:	bf00      	nop
          }
          break;
 800b504:	e107      	b.n	800b716 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b50c:	b2db      	uxtb	r3, r3
 800b50e:	2b02      	cmp	r3, #2
 800b510:	d002      	beq.n	800b518 <USBD_StdEPReq+0x124>
 800b512:	2b03      	cmp	r3, #3
 800b514:	d016      	beq.n	800b544 <USBD_StdEPReq+0x150>
 800b516:	e04b      	b.n	800b5b0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b518:	7bbb      	ldrb	r3, [r7, #14]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d00d      	beq.n	800b53a <USBD_StdEPReq+0x146>
 800b51e:	7bbb      	ldrb	r3, [r7, #14]
 800b520:	2b80      	cmp	r3, #128	@ 0x80
 800b522:	d00a      	beq.n	800b53a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b524:	7bbb      	ldrb	r3, [r7, #14]
 800b526:	4619      	mov	r1, r3
 800b528:	6878      	ldr	r0, [r7, #4]
 800b52a:	f001 f999 	bl	800c860 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b52e:	2180      	movs	r1, #128	@ 0x80
 800b530:	6878      	ldr	r0, [r7, #4]
 800b532:	f001 f995 	bl	800c860 <USBD_LL_StallEP>
 800b536:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b538:	e040      	b.n	800b5bc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b53a:	6839      	ldr	r1, [r7, #0]
 800b53c:	6878      	ldr	r0, [r7, #4]
 800b53e:	f000 fc3e 	bl	800bdbe <USBD_CtlError>
              break;
 800b542:	e03b      	b.n	800b5bc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	885b      	ldrh	r3, [r3, #2]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d136      	bne.n	800b5ba <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b54c:	7bbb      	ldrb	r3, [r7, #14]
 800b54e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b552:	2b00      	cmp	r3, #0
 800b554:	d004      	beq.n	800b560 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b556:	7bbb      	ldrb	r3, [r7, #14]
 800b558:	4619      	mov	r1, r3
 800b55a:	6878      	ldr	r0, [r7, #4]
 800b55c:	f001 f99f 	bl	800c89e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b560:	6878      	ldr	r0, [r7, #4]
 800b562:	f000 fd03 	bl	800bf6c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b566:	7bbb      	ldrb	r3, [r7, #14]
 800b568:	4619      	mov	r1, r3
 800b56a:	6878      	ldr	r0, [r7, #4]
 800b56c:	f7ff fde4 	bl	800b138 <USBD_CoreFindEP>
 800b570:	4603      	mov	r3, r0
 800b572:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b574:	7b7b      	ldrb	r3, [r7, #13]
 800b576:	2bff      	cmp	r3, #255	@ 0xff
 800b578:	d01f      	beq.n	800b5ba <USBD_StdEPReq+0x1c6>
 800b57a:	7b7b      	ldrb	r3, [r7, #13]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d11c      	bne.n	800b5ba <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b580:	7b7a      	ldrb	r2, [r7, #13]
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b588:	7b7a      	ldrb	r2, [r7, #13]
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	32ae      	adds	r2, #174	@ 0xae
 800b58e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b592:	689b      	ldr	r3, [r3, #8]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d010      	beq.n	800b5ba <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b598:	7b7a      	ldrb	r2, [r7, #13]
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	32ae      	adds	r2, #174	@ 0xae
 800b59e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5a2:	689b      	ldr	r3, [r3, #8]
 800b5a4:	6839      	ldr	r1, [r7, #0]
 800b5a6:	6878      	ldr	r0, [r7, #4]
 800b5a8:	4798      	blx	r3
 800b5aa:	4603      	mov	r3, r0
 800b5ac:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b5ae:	e004      	b.n	800b5ba <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b5b0:	6839      	ldr	r1, [r7, #0]
 800b5b2:	6878      	ldr	r0, [r7, #4]
 800b5b4:	f000 fc03 	bl	800bdbe <USBD_CtlError>
              break;
 800b5b8:	e000      	b.n	800b5bc <USBD_StdEPReq+0x1c8>
              break;
 800b5ba:	bf00      	nop
          }
          break;
 800b5bc:	e0ab      	b.n	800b716 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b5c4:	b2db      	uxtb	r3, r3
 800b5c6:	2b02      	cmp	r3, #2
 800b5c8:	d002      	beq.n	800b5d0 <USBD_StdEPReq+0x1dc>
 800b5ca:	2b03      	cmp	r3, #3
 800b5cc:	d032      	beq.n	800b634 <USBD_StdEPReq+0x240>
 800b5ce:	e097      	b.n	800b700 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b5d0:	7bbb      	ldrb	r3, [r7, #14]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d007      	beq.n	800b5e6 <USBD_StdEPReq+0x1f2>
 800b5d6:	7bbb      	ldrb	r3, [r7, #14]
 800b5d8:	2b80      	cmp	r3, #128	@ 0x80
 800b5da:	d004      	beq.n	800b5e6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b5dc:	6839      	ldr	r1, [r7, #0]
 800b5de:	6878      	ldr	r0, [r7, #4]
 800b5e0:	f000 fbed 	bl	800bdbe <USBD_CtlError>
                break;
 800b5e4:	e091      	b.n	800b70a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b5e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	da0b      	bge.n	800b606 <USBD_StdEPReq+0x212>
 800b5ee:	7bbb      	ldrb	r3, [r7, #14]
 800b5f0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b5f4:	4613      	mov	r3, r2
 800b5f6:	009b      	lsls	r3, r3, #2
 800b5f8:	4413      	add	r3, r2
 800b5fa:	009b      	lsls	r3, r3, #2
 800b5fc:	3310      	adds	r3, #16
 800b5fe:	687a      	ldr	r2, [r7, #4]
 800b600:	4413      	add	r3, r2
 800b602:	3304      	adds	r3, #4
 800b604:	e00b      	b.n	800b61e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b606:	7bbb      	ldrb	r3, [r7, #14]
 800b608:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b60c:	4613      	mov	r3, r2
 800b60e:	009b      	lsls	r3, r3, #2
 800b610:	4413      	add	r3, r2
 800b612:	009b      	lsls	r3, r3, #2
 800b614:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b618:	687a      	ldr	r2, [r7, #4]
 800b61a:	4413      	add	r3, r2
 800b61c:	3304      	adds	r3, #4
 800b61e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b620:	68bb      	ldr	r3, [r7, #8]
 800b622:	2200      	movs	r2, #0
 800b624:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b626:	68bb      	ldr	r3, [r7, #8]
 800b628:	2202      	movs	r2, #2
 800b62a:	4619      	mov	r1, r3
 800b62c:	6878      	ldr	r0, [r7, #4]
 800b62e:	f000 fc43 	bl	800beb8 <USBD_CtlSendData>
              break;
 800b632:	e06a      	b.n	800b70a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b634:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	da11      	bge.n	800b660 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b63c:	7bbb      	ldrb	r3, [r7, #14]
 800b63e:	f003 020f 	and.w	r2, r3, #15
 800b642:	6879      	ldr	r1, [r7, #4]
 800b644:	4613      	mov	r3, r2
 800b646:	009b      	lsls	r3, r3, #2
 800b648:	4413      	add	r3, r2
 800b64a:	009b      	lsls	r3, r3, #2
 800b64c:	440b      	add	r3, r1
 800b64e:	3324      	adds	r3, #36	@ 0x24
 800b650:	881b      	ldrh	r3, [r3, #0]
 800b652:	2b00      	cmp	r3, #0
 800b654:	d117      	bne.n	800b686 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b656:	6839      	ldr	r1, [r7, #0]
 800b658:	6878      	ldr	r0, [r7, #4]
 800b65a:	f000 fbb0 	bl	800bdbe <USBD_CtlError>
                  break;
 800b65e:	e054      	b.n	800b70a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b660:	7bbb      	ldrb	r3, [r7, #14]
 800b662:	f003 020f 	and.w	r2, r3, #15
 800b666:	6879      	ldr	r1, [r7, #4]
 800b668:	4613      	mov	r3, r2
 800b66a:	009b      	lsls	r3, r3, #2
 800b66c:	4413      	add	r3, r2
 800b66e:	009b      	lsls	r3, r3, #2
 800b670:	440b      	add	r3, r1
 800b672:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b676:	881b      	ldrh	r3, [r3, #0]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d104      	bne.n	800b686 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b67c:	6839      	ldr	r1, [r7, #0]
 800b67e:	6878      	ldr	r0, [r7, #4]
 800b680:	f000 fb9d 	bl	800bdbe <USBD_CtlError>
                  break;
 800b684:	e041      	b.n	800b70a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b686:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	da0b      	bge.n	800b6a6 <USBD_StdEPReq+0x2b2>
 800b68e:	7bbb      	ldrb	r3, [r7, #14]
 800b690:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b694:	4613      	mov	r3, r2
 800b696:	009b      	lsls	r3, r3, #2
 800b698:	4413      	add	r3, r2
 800b69a:	009b      	lsls	r3, r3, #2
 800b69c:	3310      	adds	r3, #16
 800b69e:	687a      	ldr	r2, [r7, #4]
 800b6a0:	4413      	add	r3, r2
 800b6a2:	3304      	adds	r3, #4
 800b6a4:	e00b      	b.n	800b6be <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b6a6:	7bbb      	ldrb	r3, [r7, #14]
 800b6a8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b6ac:	4613      	mov	r3, r2
 800b6ae:	009b      	lsls	r3, r3, #2
 800b6b0:	4413      	add	r3, r2
 800b6b2:	009b      	lsls	r3, r3, #2
 800b6b4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b6b8:	687a      	ldr	r2, [r7, #4]
 800b6ba:	4413      	add	r3, r2
 800b6bc:	3304      	adds	r3, #4
 800b6be:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b6c0:	7bbb      	ldrb	r3, [r7, #14]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d002      	beq.n	800b6cc <USBD_StdEPReq+0x2d8>
 800b6c6:	7bbb      	ldrb	r3, [r7, #14]
 800b6c8:	2b80      	cmp	r3, #128	@ 0x80
 800b6ca:	d103      	bne.n	800b6d4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800b6cc:	68bb      	ldr	r3, [r7, #8]
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	601a      	str	r2, [r3, #0]
 800b6d2:	e00e      	b.n	800b6f2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b6d4:	7bbb      	ldrb	r3, [r7, #14]
 800b6d6:	4619      	mov	r1, r3
 800b6d8:	6878      	ldr	r0, [r7, #4]
 800b6da:	f001 f8ff 	bl	800c8dc <USBD_LL_IsStallEP>
 800b6de:	4603      	mov	r3, r0
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d003      	beq.n	800b6ec <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800b6e4:	68bb      	ldr	r3, [r7, #8]
 800b6e6:	2201      	movs	r2, #1
 800b6e8:	601a      	str	r2, [r3, #0]
 800b6ea:	e002      	b.n	800b6f2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800b6ec:	68bb      	ldr	r3, [r7, #8]
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b6f2:	68bb      	ldr	r3, [r7, #8]
 800b6f4:	2202      	movs	r2, #2
 800b6f6:	4619      	mov	r1, r3
 800b6f8:	6878      	ldr	r0, [r7, #4]
 800b6fa:	f000 fbdd 	bl	800beb8 <USBD_CtlSendData>
              break;
 800b6fe:	e004      	b.n	800b70a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800b700:	6839      	ldr	r1, [r7, #0]
 800b702:	6878      	ldr	r0, [r7, #4]
 800b704:	f000 fb5b 	bl	800bdbe <USBD_CtlError>
              break;
 800b708:	bf00      	nop
          }
          break;
 800b70a:	e004      	b.n	800b716 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800b70c:	6839      	ldr	r1, [r7, #0]
 800b70e:	6878      	ldr	r0, [r7, #4]
 800b710:	f000 fb55 	bl	800bdbe <USBD_CtlError>
          break;
 800b714:	bf00      	nop
      }
      break;
 800b716:	e005      	b.n	800b724 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800b718:	6839      	ldr	r1, [r7, #0]
 800b71a:	6878      	ldr	r0, [r7, #4]
 800b71c:	f000 fb4f 	bl	800bdbe <USBD_CtlError>
      break;
 800b720:	e000      	b.n	800b724 <USBD_StdEPReq+0x330>
      break;
 800b722:	bf00      	nop
  }

  return ret;
 800b724:	7bfb      	ldrb	r3, [r7, #15]
}
 800b726:	4618      	mov	r0, r3
 800b728:	3710      	adds	r7, #16
 800b72a:	46bd      	mov	sp, r7
 800b72c:	bd80      	pop	{r7, pc}
	...

0800b730 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b730:	b580      	push	{r7, lr}
 800b732:	b084      	sub	sp, #16
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
 800b738:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b73a:	2300      	movs	r3, #0
 800b73c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b73e:	2300      	movs	r3, #0
 800b740:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b742:	2300      	movs	r3, #0
 800b744:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b746:	683b      	ldr	r3, [r7, #0]
 800b748:	885b      	ldrh	r3, [r3, #2]
 800b74a:	0a1b      	lsrs	r3, r3, #8
 800b74c:	b29b      	uxth	r3, r3
 800b74e:	3b01      	subs	r3, #1
 800b750:	2b06      	cmp	r3, #6
 800b752:	f200 8128 	bhi.w	800b9a6 <USBD_GetDescriptor+0x276>
 800b756:	a201      	add	r2, pc, #4	@ (adr r2, 800b75c <USBD_GetDescriptor+0x2c>)
 800b758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b75c:	0800b779 	.word	0x0800b779
 800b760:	0800b791 	.word	0x0800b791
 800b764:	0800b7d1 	.word	0x0800b7d1
 800b768:	0800b9a7 	.word	0x0800b9a7
 800b76c:	0800b9a7 	.word	0x0800b9a7
 800b770:	0800b947 	.word	0x0800b947
 800b774:	0800b973 	.word	0x0800b973
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	687a      	ldr	r2, [r7, #4]
 800b782:	7c12      	ldrb	r2, [r2, #16]
 800b784:	f107 0108 	add.w	r1, r7, #8
 800b788:	4610      	mov	r0, r2
 800b78a:	4798      	blx	r3
 800b78c:	60f8      	str	r0, [r7, #12]
      break;
 800b78e:	e112      	b.n	800b9b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	7c1b      	ldrb	r3, [r3, #16]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d10d      	bne.n	800b7b4 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b79e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7a0:	f107 0208 	add.w	r2, r7, #8
 800b7a4:	4610      	mov	r0, r2
 800b7a6:	4798      	blx	r3
 800b7a8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	3301      	adds	r3, #1
 800b7ae:	2202      	movs	r2, #2
 800b7b0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b7b2:	e100      	b.n	800b9b6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b7ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7bc:	f107 0208 	add.w	r2, r7, #8
 800b7c0:	4610      	mov	r0, r2
 800b7c2:	4798      	blx	r3
 800b7c4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	3301      	adds	r3, #1
 800b7ca:	2202      	movs	r2, #2
 800b7cc:	701a      	strb	r2, [r3, #0]
      break;
 800b7ce:	e0f2      	b.n	800b9b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b7d0:	683b      	ldr	r3, [r7, #0]
 800b7d2:	885b      	ldrh	r3, [r3, #2]
 800b7d4:	b2db      	uxtb	r3, r3
 800b7d6:	2b05      	cmp	r3, #5
 800b7d8:	f200 80ac 	bhi.w	800b934 <USBD_GetDescriptor+0x204>
 800b7dc:	a201      	add	r2, pc, #4	@ (adr r2, 800b7e4 <USBD_GetDescriptor+0xb4>)
 800b7de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7e2:	bf00      	nop
 800b7e4:	0800b7fd 	.word	0x0800b7fd
 800b7e8:	0800b831 	.word	0x0800b831
 800b7ec:	0800b865 	.word	0x0800b865
 800b7f0:	0800b899 	.word	0x0800b899
 800b7f4:	0800b8cd 	.word	0x0800b8cd
 800b7f8:	0800b901 	.word	0x0800b901
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b802:	685b      	ldr	r3, [r3, #4]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d00b      	beq.n	800b820 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b80e:	685b      	ldr	r3, [r3, #4]
 800b810:	687a      	ldr	r2, [r7, #4]
 800b812:	7c12      	ldrb	r2, [r2, #16]
 800b814:	f107 0108 	add.w	r1, r7, #8
 800b818:	4610      	mov	r0, r2
 800b81a:	4798      	blx	r3
 800b81c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b81e:	e091      	b.n	800b944 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b820:	6839      	ldr	r1, [r7, #0]
 800b822:	6878      	ldr	r0, [r7, #4]
 800b824:	f000 facb 	bl	800bdbe <USBD_CtlError>
            err++;
 800b828:	7afb      	ldrb	r3, [r7, #11]
 800b82a:	3301      	adds	r3, #1
 800b82c:	72fb      	strb	r3, [r7, #11]
          break;
 800b82e:	e089      	b.n	800b944 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b836:	689b      	ldr	r3, [r3, #8]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d00b      	beq.n	800b854 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b842:	689b      	ldr	r3, [r3, #8]
 800b844:	687a      	ldr	r2, [r7, #4]
 800b846:	7c12      	ldrb	r2, [r2, #16]
 800b848:	f107 0108 	add.w	r1, r7, #8
 800b84c:	4610      	mov	r0, r2
 800b84e:	4798      	blx	r3
 800b850:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b852:	e077      	b.n	800b944 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b854:	6839      	ldr	r1, [r7, #0]
 800b856:	6878      	ldr	r0, [r7, #4]
 800b858:	f000 fab1 	bl	800bdbe <USBD_CtlError>
            err++;
 800b85c:	7afb      	ldrb	r3, [r7, #11]
 800b85e:	3301      	adds	r3, #1
 800b860:	72fb      	strb	r3, [r7, #11]
          break;
 800b862:	e06f      	b.n	800b944 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b86a:	68db      	ldr	r3, [r3, #12]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d00b      	beq.n	800b888 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b876:	68db      	ldr	r3, [r3, #12]
 800b878:	687a      	ldr	r2, [r7, #4]
 800b87a:	7c12      	ldrb	r2, [r2, #16]
 800b87c:	f107 0108 	add.w	r1, r7, #8
 800b880:	4610      	mov	r0, r2
 800b882:	4798      	blx	r3
 800b884:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b886:	e05d      	b.n	800b944 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b888:	6839      	ldr	r1, [r7, #0]
 800b88a:	6878      	ldr	r0, [r7, #4]
 800b88c:	f000 fa97 	bl	800bdbe <USBD_CtlError>
            err++;
 800b890:	7afb      	ldrb	r3, [r7, #11]
 800b892:	3301      	adds	r3, #1
 800b894:	72fb      	strb	r3, [r7, #11]
          break;
 800b896:	e055      	b.n	800b944 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b89e:	691b      	ldr	r3, [r3, #16]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d00b      	beq.n	800b8bc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b8aa:	691b      	ldr	r3, [r3, #16]
 800b8ac:	687a      	ldr	r2, [r7, #4]
 800b8ae:	7c12      	ldrb	r2, [r2, #16]
 800b8b0:	f107 0108 	add.w	r1, r7, #8
 800b8b4:	4610      	mov	r0, r2
 800b8b6:	4798      	blx	r3
 800b8b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b8ba:	e043      	b.n	800b944 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b8bc:	6839      	ldr	r1, [r7, #0]
 800b8be:	6878      	ldr	r0, [r7, #4]
 800b8c0:	f000 fa7d 	bl	800bdbe <USBD_CtlError>
            err++;
 800b8c4:	7afb      	ldrb	r3, [r7, #11]
 800b8c6:	3301      	adds	r3, #1
 800b8c8:	72fb      	strb	r3, [r7, #11]
          break;
 800b8ca:	e03b      	b.n	800b944 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b8d2:	695b      	ldr	r3, [r3, #20]
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d00b      	beq.n	800b8f0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b8de:	695b      	ldr	r3, [r3, #20]
 800b8e0:	687a      	ldr	r2, [r7, #4]
 800b8e2:	7c12      	ldrb	r2, [r2, #16]
 800b8e4:	f107 0108 	add.w	r1, r7, #8
 800b8e8:	4610      	mov	r0, r2
 800b8ea:	4798      	blx	r3
 800b8ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b8ee:	e029      	b.n	800b944 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b8f0:	6839      	ldr	r1, [r7, #0]
 800b8f2:	6878      	ldr	r0, [r7, #4]
 800b8f4:	f000 fa63 	bl	800bdbe <USBD_CtlError>
            err++;
 800b8f8:	7afb      	ldrb	r3, [r7, #11]
 800b8fa:	3301      	adds	r3, #1
 800b8fc:	72fb      	strb	r3, [r7, #11]
          break;
 800b8fe:	e021      	b.n	800b944 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b906:	699b      	ldr	r3, [r3, #24]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d00b      	beq.n	800b924 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b912:	699b      	ldr	r3, [r3, #24]
 800b914:	687a      	ldr	r2, [r7, #4]
 800b916:	7c12      	ldrb	r2, [r2, #16]
 800b918:	f107 0108 	add.w	r1, r7, #8
 800b91c:	4610      	mov	r0, r2
 800b91e:	4798      	blx	r3
 800b920:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b922:	e00f      	b.n	800b944 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b924:	6839      	ldr	r1, [r7, #0]
 800b926:	6878      	ldr	r0, [r7, #4]
 800b928:	f000 fa49 	bl	800bdbe <USBD_CtlError>
            err++;
 800b92c:	7afb      	ldrb	r3, [r7, #11]
 800b92e:	3301      	adds	r3, #1
 800b930:	72fb      	strb	r3, [r7, #11]
          break;
 800b932:	e007      	b.n	800b944 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b934:	6839      	ldr	r1, [r7, #0]
 800b936:	6878      	ldr	r0, [r7, #4]
 800b938:	f000 fa41 	bl	800bdbe <USBD_CtlError>
          err++;
 800b93c:	7afb      	ldrb	r3, [r7, #11]
 800b93e:	3301      	adds	r3, #1
 800b940:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b942:	bf00      	nop
      }
      break;
 800b944:	e037      	b.n	800b9b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	7c1b      	ldrb	r3, [r3, #16]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d109      	bne.n	800b962 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b956:	f107 0208 	add.w	r2, r7, #8
 800b95a:	4610      	mov	r0, r2
 800b95c:	4798      	blx	r3
 800b95e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b960:	e029      	b.n	800b9b6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b962:	6839      	ldr	r1, [r7, #0]
 800b964:	6878      	ldr	r0, [r7, #4]
 800b966:	f000 fa2a 	bl	800bdbe <USBD_CtlError>
        err++;
 800b96a:	7afb      	ldrb	r3, [r7, #11]
 800b96c:	3301      	adds	r3, #1
 800b96e:	72fb      	strb	r3, [r7, #11]
      break;
 800b970:	e021      	b.n	800b9b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	7c1b      	ldrb	r3, [r3, #16]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d10d      	bne.n	800b996 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b982:	f107 0208 	add.w	r2, r7, #8
 800b986:	4610      	mov	r0, r2
 800b988:	4798      	blx	r3
 800b98a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	3301      	adds	r3, #1
 800b990:	2207      	movs	r2, #7
 800b992:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b994:	e00f      	b.n	800b9b6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b996:	6839      	ldr	r1, [r7, #0]
 800b998:	6878      	ldr	r0, [r7, #4]
 800b99a:	f000 fa10 	bl	800bdbe <USBD_CtlError>
        err++;
 800b99e:	7afb      	ldrb	r3, [r7, #11]
 800b9a0:	3301      	adds	r3, #1
 800b9a2:	72fb      	strb	r3, [r7, #11]
      break;
 800b9a4:	e007      	b.n	800b9b6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b9a6:	6839      	ldr	r1, [r7, #0]
 800b9a8:	6878      	ldr	r0, [r7, #4]
 800b9aa:	f000 fa08 	bl	800bdbe <USBD_CtlError>
      err++;
 800b9ae:	7afb      	ldrb	r3, [r7, #11]
 800b9b0:	3301      	adds	r3, #1
 800b9b2:	72fb      	strb	r3, [r7, #11]
      break;
 800b9b4:	bf00      	nop
  }

  if (err != 0U)
 800b9b6:	7afb      	ldrb	r3, [r7, #11]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d11e      	bne.n	800b9fa <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	88db      	ldrh	r3, [r3, #6]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d016      	beq.n	800b9f2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b9c4:	893b      	ldrh	r3, [r7, #8]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d00e      	beq.n	800b9e8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	88da      	ldrh	r2, [r3, #6]
 800b9ce:	893b      	ldrh	r3, [r7, #8]
 800b9d0:	4293      	cmp	r3, r2
 800b9d2:	bf28      	it	cs
 800b9d4:	4613      	movcs	r3, r2
 800b9d6:	b29b      	uxth	r3, r3
 800b9d8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b9da:	893b      	ldrh	r3, [r7, #8]
 800b9dc:	461a      	mov	r2, r3
 800b9de:	68f9      	ldr	r1, [r7, #12]
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f000 fa69 	bl	800beb8 <USBD_CtlSendData>
 800b9e6:	e009      	b.n	800b9fc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b9e8:	6839      	ldr	r1, [r7, #0]
 800b9ea:	6878      	ldr	r0, [r7, #4]
 800b9ec:	f000 f9e7 	bl	800bdbe <USBD_CtlError>
 800b9f0:	e004      	b.n	800b9fc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b9f2:	6878      	ldr	r0, [r7, #4]
 800b9f4:	f000 faba 	bl	800bf6c <USBD_CtlSendStatus>
 800b9f8:	e000      	b.n	800b9fc <USBD_GetDescriptor+0x2cc>
    return;
 800b9fa:	bf00      	nop
  }
}
 800b9fc:	3710      	adds	r7, #16
 800b9fe:	46bd      	mov	sp, r7
 800ba00:	bd80      	pop	{r7, pc}
 800ba02:	bf00      	nop

0800ba04 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b084      	sub	sp, #16
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	6078      	str	r0, [r7, #4]
 800ba0c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ba0e:	683b      	ldr	r3, [r7, #0]
 800ba10:	889b      	ldrh	r3, [r3, #4]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d131      	bne.n	800ba7a <USBD_SetAddress+0x76>
 800ba16:	683b      	ldr	r3, [r7, #0]
 800ba18:	88db      	ldrh	r3, [r3, #6]
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d12d      	bne.n	800ba7a <USBD_SetAddress+0x76>
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	885b      	ldrh	r3, [r3, #2]
 800ba22:	2b7f      	cmp	r3, #127	@ 0x7f
 800ba24:	d829      	bhi.n	800ba7a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ba26:	683b      	ldr	r3, [r7, #0]
 800ba28:	885b      	ldrh	r3, [r3, #2]
 800ba2a:	b2db      	uxtb	r3, r3
 800ba2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ba30:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba38:	b2db      	uxtb	r3, r3
 800ba3a:	2b03      	cmp	r3, #3
 800ba3c:	d104      	bne.n	800ba48 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ba3e:	6839      	ldr	r1, [r7, #0]
 800ba40:	6878      	ldr	r0, [r7, #4]
 800ba42:	f000 f9bc 	bl	800bdbe <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba46:	e01d      	b.n	800ba84 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	7bfa      	ldrb	r2, [r7, #15]
 800ba4c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ba50:	7bfb      	ldrb	r3, [r7, #15]
 800ba52:	4619      	mov	r1, r3
 800ba54:	6878      	ldr	r0, [r7, #4]
 800ba56:	f000 ff6d 	bl	800c934 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ba5a:	6878      	ldr	r0, [r7, #4]
 800ba5c:	f000 fa86 	bl	800bf6c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ba60:	7bfb      	ldrb	r3, [r7, #15]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d004      	beq.n	800ba70 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	2202      	movs	r2, #2
 800ba6a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba6e:	e009      	b.n	800ba84 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	2201      	movs	r2, #1
 800ba74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba78:	e004      	b.n	800ba84 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ba7a:	6839      	ldr	r1, [r7, #0]
 800ba7c:	6878      	ldr	r0, [r7, #4]
 800ba7e:	f000 f99e 	bl	800bdbe <USBD_CtlError>
  }
}
 800ba82:	bf00      	nop
 800ba84:	bf00      	nop
 800ba86:	3710      	adds	r7, #16
 800ba88:	46bd      	mov	sp, r7
 800ba8a:	bd80      	pop	{r7, pc}

0800ba8c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	b084      	sub	sp, #16
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	6078      	str	r0, [r7, #4]
 800ba94:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ba96:	2300      	movs	r3, #0
 800ba98:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ba9a:	683b      	ldr	r3, [r7, #0]
 800ba9c:	885b      	ldrh	r3, [r3, #2]
 800ba9e:	b2da      	uxtb	r2, r3
 800baa0:	4b4e      	ldr	r3, [pc, #312]	@ (800bbdc <USBD_SetConfig+0x150>)
 800baa2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800baa4:	4b4d      	ldr	r3, [pc, #308]	@ (800bbdc <USBD_SetConfig+0x150>)
 800baa6:	781b      	ldrb	r3, [r3, #0]
 800baa8:	2b01      	cmp	r3, #1
 800baaa:	d905      	bls.n	800bab8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800baac:	6839      	ldr	r1, [r7, #0]
 800baae:	6878      	ldr	r0, [r7, #4]
 800bab0:	f000 f985 	bl	800bdbe <USBD_CtlError>
    return USBD_FAIL;
 800bab4:	2303      	movs	r3, #3
 800bab6:	e08c      	b.n	800bbd2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800babe:	b2db      	uxtb	r3, r3
 800bac0:	2b02      	cmp	r3, #2
 800bac2:	d002      	beq.n	800baca <USBD_SetConfig+0x3e>
 800bac4:	2b03      	cmp	r3, #3
 800bac6:	d029      	beq.n	800bb1c <USBD_SetConfig+0x90>
 800bac8:	e075      	b.n	800bbb6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800baca:	4b44      	ldr	r3, [pc, #272]	@ (800bbdc <USBD_SetConfig+0x150>)
 800bacc:	781b      	ldrb	r3, [r3, #0]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d020      	beq.n	800bb14 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800bad2:	4b42      	ldr	r3, [pc, #264]	@ (800bbdc <USBD_SetConfig+0x150>)
 800bad4:	781b      	ldrb	r3, [r3, #0]
 800bad6:	461a      	mov	r2, r3
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800badc:	4b3f      	ldr	r3, [pc, #252]	@ (800bbdc <USBD_SetConfig+0x150>)
 800bade:	781b      	ldrb	r3, [r3, #0]
 800bae0:	4619      	mov	r1, r3
 800bae2:	6878      	ldr	r0, [r7, #4]
 800bae4:	f7fe ffe3 	bl	800aaae <USBD_SetClassConfig>
 800bae8:	4603      	mov	r3, r0
 800baea:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800baec:	7bfb      	ldrb	r3, [r7, #15]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d008      	beq.n	800bb04 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800baf2:	6839      	ldr	r1, [r7, #0]
 800baf4:	6878      	ldr	r0, [r7, #4]
 800baf6:	f000 f962 	bl	800bdbe <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	2202      	movs	r2, #2
 800bafe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bb02:	e065      	b.n	800bbd0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bb04:	6878      	ldr	r0, [r7, #4]
 800bb06:	f000 fa31 	bl	800bf6c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	2203      	movs	r2, #3
 800bb0e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bb12:	e05d      	b.n	800bbd0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bb14:	6878      	ldr	r0, [r7, #4]
 800bb16:	f000 fa29 	bl	800bf6c <USBD_CtlSendStatus>
      break;
 800bb1a:	e059      	b.n	800bbd0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800bb1c:	4b2f      	ldr	r3, [pc, #188]	@ (800bbdc <USBD_SetConfig+0x150>)
 800bb1e:	781b      	ldrb	r3, [r3, #0]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d112      	bne.n	800bb4a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	2202      	movs	r2, #2
 800bb28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800bb2c:	4b2b      	ldr	r3, [pc, #172]	@ (800bbdc <USBD_SetConfig+0x150>)
 800bb2e:	781b      	ldrb	r3, [r3, #0]
 800bb30:	461a      	mov	r2, r3
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bb36:	4b29      	ldr	r3, [pc, #164]	@ (800bbdc <USBD_SetConfig+0x150>)
 800bb38:	781b      	ldrb	r3, [r3, #0]
 800bb3a:	4619      	mov	r1, r3
 800bb3c:	6878      	ldr	r0, [r7, #4]
 800bb3e:	f7fe ffd2 	bl	800aae6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800bb42:	6878      	ldr	r0, [r7, #4]
 800bb44:	f000 fa12 	bl	800bf6c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bb48:	e042      	b.n	800bbd0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800bb4a:	4b24      	ldr	r3, [pc, #144]	@ (800bbdc <USBD_SetConfig+0x150>)
 800bb4c:	781b      	ldrb	r3, [r3, #0]
 800bb4e:	461a      	mov	r2, r3
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	685b      	ldr	r3, [r3, #4]
 800bb54:	429a      	cmp	r2, r3
 800bb56:	d02a      	beq.n	800bbae <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	685b      	ldr	r3, [r3, #4]
 800bb5c:	b2db      	uxtb	r3, r3
 800bb5e:	4619      	mov	r1, r3
 800bb60:	6878      	ldr	r0, [r7, #4]
 800bb62:	f7fe ffc0 	bl	800aae6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800bb66:	4b1d      	ldr	r3, [pc, #116]	@ (800bbdc <USBD_SetConfig+0x150>)
 800bb68:	781b      	ldrb	r3, [r3, #0]
 800bb6a:	461a      	mov	r2, r3
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bb70:	4b1a      	ldr	r3, [pc, #104]	@ (800bbdc <USBD_SetConfig+0x150>)
 800bb72:	781b      	ldrb	r3, [r3, #0]
 800bb74:	4619      	mov	r1, r3
 800bb76:	6878      	ldr	r0, [r7, #4]
 800bb78:	f7fe ff99 	bl	800aaae <USBD_SetClassConfig>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800bb80:	7bfb      	ldrb	r3, [r7, #15]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d00f      	beq.n	800bba6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800bb86:	6839      	ldr	r1, [r7, #0]
 800bb88:	6878      	ldr	r0, [r7, #4]
 800bb8a:	f000 f918 	bl	800bdbe <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	685b      	ldr	r3, [r3, #4]
 800bb92:	b2db      	uxtb	r3, r3
 800bb94:	4619      	mov	r1, r3
 800bb96:	6878      	ldr	r0, [r7, #4]
 800bb98:	f7fe ffa5 	bl	800aae6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	2202      	movs	r2, #2
 800bba0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bba4:	e014      	b.n	800bbd0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bba6:	6878      	ldr	r0, [r7, #4]
 800bba8:	f000 f9e0 	bl	800bf6c <USBD_CtlSendStatus>
      break;
 800bbac:	e010      	b.n	800bbd0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bbae:	6878      	ldr	r0, [r7, #4]
 800bbb0:	f000 f9dc 	bl	800bf6c <USBD_CtlSendStatus>
      break;
 800bbb4:	e00c      	b.n	800bbd0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800bbb6:	6839      	ldr	r1, [r7, #0]
 800bbb8:	6878      	ldr	r0, [r7, #4]
 800bbba:	f000 f900 	bl	800bdbe <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bbbe:	4b07      	ldr	r3, [pc, #28]	@ (800bbdc <USBD_SetConfig+0x150>)
 800bbc0:	781b      	ldrb	r3, [r3, #0]
 800bbc2:	4619      	mov	r1, r3
 800bbc4:	6878      	ldr	r0, [r7, #4]
 800bbc6:	f7fe ff8e 	bl	800aae6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800bbca:	2303      	movs	r3, #3
 800bbcc:	73fb      	strb	r3, [r7, #15]
      break;
 800bbce:	bf00      	nop
  }

  return ret;
 800bbd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	3710      	adds	r7, #16
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}
 800bbda:	bf00      	nop
 800bbdc:	2000174c 	.word	0x2000174c

0800bbe0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bbe0:	b580      	push	{r7, lr}
 800bbe2:	b082      	sub	sp, #8
 800bbe4:	af00      	add	r7, sp, #0
 800bbe6:	6078      	str	r0, [r7, #4]
 800bbe8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bbea:	683b      	ldr	r3, [r7, #0]
 800bbec:	88db      	ldrh	r3, [r3, #6]
 800bbee:	2b01      	cmp	r3, #1
 800bbf0:	d004      	beq.n	800bbfc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bbf2:	6839      	ldr	r1, [r7, #0]
 800bbf4:	6878      	ldr	r0, [r7, #4]
 800bbf6:	f000 f8e2 	bl	800bdbe <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bbfa:	e023      	b.n	800bc44 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc02:	b2db      	uxtb	r3, r3
 800bc04:	2b02      	cmp	r3, #2
 800bc06:	dc02      	bgt.n	800bc0e <USBD_GetConfig+0x2e>
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	dc03      	bgt.n	800bc14 <USBD_GetConfig+0x34>
 800bc0c:	e015      	b.n	800bc3a <USBD_GetConfig+0x5a>
 800bc0e:	2b03      	cmp	r3, #3
 800bc10:	d00b      	beq.n	800bc2a <USBD_GetConfig+0x4a>
 800bc12:	e012      	b.n	800bc3a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	2200      	movs	r2, #0
 800bc18:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	3308      	adds	r3, #8
 800bc1e:	2201      	movs	r2, #1
 800bc20:	4619      	mov	r1, r3
 800bc22:	6878      	ldr	r0, [r7, #4]
 800bc24:	f000 f948 	bl	800beb8 <USBD_CtlSendData>
        break;
 800bc28:	e00c      	b.n	800bc44 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	3304      	adds	r3, #4
 800bc2e:	2201      	movs	r2, #1
 800bc30:	4619      	mov	r1, r3
 800bc32:	6878      	ldr	r0, [r7, #4]
 800bc34:	f000 f940 	bl	800beb8 <USBD_CtlSendData>
        break;
 800bc38:	e004      	b.n	800bc44 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800bc3a:	6839      	ldr	r1, [r7, #0]
 800bc3c:	6878      	ldr	r0, [r7, #4]
 800bc3e:	f000 f8be 	bl	800bdbe <USBD_CtlError>
        break;
 800bc42:	bf00      	nop
}
 800bc44:	bf00      	nop
 800bc46:	3708      	adds	r7, #8
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	bd80      	pop	{r7, pc}

0800bc4c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b082      	sub	sp, #8
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
 800bc54:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc5c:	b2db      	uxtb	r3, r3
 800bc5e:	3b01      	subs	r3, #1
 800bc60:	2b02      	cmp	r3, #2
 800bc62:	d81e      	bhi.n	800bca2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bc64:	683b      	ldr	r3, [r7, #0]
 800bc66:	88db      	ldrh	r3, [r3, #6]
 800bc68:	2b02      	cmp	r3, #2
 800bc6a:	d004      	beq.n	800bc76 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800bc6c:	6839      	ldr	r1, [r7, #0]
 800bc6e:	6878      	ldr	r0, [r7, #4]
 800bc70:	f000 f8a5 	bl	800bdbe <USBD_CtlError>
        break;
 800bc74:	e01a      	b.n	800bcac <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	2201      	movs	r2, #1
 800bc7a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d005      	beq.n	800bc92 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	68db      	ldr	r3, [r3, #12]
 800bc8a:	f043 0202 	orr.w	r2, r3, #2
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	330c      	adds	r3, #12
 800bc96:	2202      	movs	r2, #2
 800bc98:	4619      	mov	r1, r3
 800bc9a:	6878      	ldr	r0, [r7, #4]
 800bc9c:	f000 f90c 	bl	800beb8 <USBD_CtlSendData>
      break;
 800bca0:	e004      	b.n	800bcac <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800bca2:	6839      	ldr	r1, [r7, #0]
 800bca4:	6878      	ldr	r0, [r7, #4]
 800bca6:	f000 f88a 	bl	800bdbe <USBD_CtlError>
      break;
 800bcaa:	bf00      	nop
  }
}
 800bcac:	bf00      	nop
 800bcae:	3708      	adds	r7, #8
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	bd80      	pop	{r7, pc}

0800bcb4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b082      	sub	sp, #8
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	6078      	str	r0, [r7, #4]
 800bcbc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bcbe:	683b      	ldr	r3, [r7, #0]
 800bcc0:	885b      	ldrh	r3, [r3, #2]
 800bcc2:	2b01      	cmp	r3, #1
 800bcc4:	d107      	bne.n	800bcd6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	2201      	movs	r2, #1
 800bcca:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800bcce:	6878      	ldr	r0, [r7, #4]
 800bcd0:	f000 f94c 	bl	800bf6c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800bcd4:	e013      	b.n	800bcfe <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800bcd6:	683b      	ldr	r3, [r7, #0]
 800bcd8:	885b      	ldrh	r3, [r3, #2]
 800bcda:	2b02      	cmp	r3, #2
 800bcdc:	d10b      	bne.n	800bcf6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800bcde:	683b      	ldr	r3, [r7, #0]
 800bce0:	889b      	ldrh	r3, [r3, #4]
 800bce2:	0a1b      	lsrs	r3, r3, #8
 800bce4:	b29b      	uxth	r3, r3
 800bce6:	b2da      	uxtb	r2, r3
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800bcee:	6878      	ldr	r0, [r7, #4]
 800bcf0:	f000 f93c 	bl	800bf6c <USBD_CtlSendStatus>
}
 800bcf4:	e003      	b.n	800bcfe <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800bcf6:	6839      	ldr	r1, [r7, #0]
 800bcf8:	6878      	ldr	r0, [r7, #4]
 800bcfa:	f000 f860 	bl	800bdbe <USBD_CtlError>
}
 800bcfe:	bf00      	nop
 800bd00:	3708      	adds	r7, #8
 800bd02:	46bd      	mov	sp, r7
 800bd04:	bd80      	pop	{r7, pc}

0800bd06 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd06:	b580      	push	{r7, lr}
 800bd08:	b082      	sub	sp, #8
 800bd0a:	af00      	add	r7, sp, #0
 800bd0c:	6078      	str	r0, [r7, #4]
 800bd0e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd16:	b2db      	uxtb	r3, r3
 800bd18:	3b01      	subs	r3, #1
 800bd1a:	2b02      	cmp	r3, #2
 800bd1c:	d80b      	bhi.n	800bd36 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bd1e:	683b      	ldr	r3, [r7, #0]
 800bd20:	885b      	ldrh	r3, [r3, #2]
 800bd22:	2b01      	cmp	r3, #1
 800bd24:	d10c      	bne.n	800bd40 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	2200      	movs	r2, #0
 800bd2a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800bd2e:	6878      	ldr	r0, [r7, #4]
 800bd30:	f000 f91c 	bl	800bf6c <USBD_CtlSendStatus>
      }
      break;
 800bd34:	e004      	b.n	800bd40 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800bd36:	6839      	ldr	r1, [r7, #0]
 800bd38:	6878      	ldr	r0, [r7, #4]
 800bd3a:	f000 f840 	bl	800bdbe <USBD_CtlError>
      break;
 800bd3e:	e000      	b.n	800bd42 <USBD_ClrFeature+0x3c>
      break;
 800bd40:	bf00      	nop
  }
}
 800bd42:	bf00      	nop
 800bd44:	3708      	adds	r7, #8
 800bd46:	46bd      	mov	sp, r7
 800bd48:	bd80      	pop	{r7, pc}

0800bd4a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800bd4a:	b580      	push	{r7, lr}
 800bd4c:	b084      	sub	sp, #16
 800bd4e:	af00      	add	r7, sp, #0
 800bd50:	6078      	str	r0, [r7, #4]
 800bd52:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800bd54:	683b      	ldr	r3, [r7, #0]
 800bd56:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	781a      	ldrb	r2, [r3, #0]
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	3301      	adds	r3, #1
 800bd64:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	781a      	ldrb	r2, [r3, #0]
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	3301      	adds	r3, #1
 800bd72:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800bd74:	68f8      	ldr	r0, [r7, #12]
 800bd76:	f7ff fa40 	bl	800b1fa <SWAPBYTE>
 800bd7a:	4603      	mov	r3, r0
 800bd7c:	461a      	mov	r2, r3
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	3301      	adds	r3, #1
 800bd86:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	3301      	adds	r3, #1
 800bd8c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800bd8e:	68f8      	ldr	r0, [r7, #12]
 800bd90:	f7ff fa33 	bl	800b1fa <SWAPBYTE>
 800bd94:	4603      	mov	r3, r0
 800bd96:	461a      	mov	r2, r3
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	3301      	adds	r3, #1
 800bda0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	3301      	adds	r3, #1
 800bda6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800bda8:	68f8      	ldr	r0, [r7, #12]
 800bdaa:	f7ff fa26 	bl	800b1fa <SWAPBYTE>
 800bdae:	4603      	mov	r3, r0
 800bdb0:	461a      	mov	r2, r3
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	80da      	strh	r2, [r3, #6]
}
 800bdb6:	bf00      	nop
 800bdb8:	3710      	adds	r7, #16
 800bdba:	46bd      	mov	sp, r7
 800bdbc:	bd80      	pop	{r7, pc}

0800bdbe <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bdbe:	b580      	push	{r7, lr}
 800bdc0:	b082      	sub	sp, #8
 800bdc2:	af00      	add	r7, sp, #0
 800bdc4:	6078      	str	r0, [r7, #4]
 800bdc6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bdc8:	2180      	movs	r1, #128	@ 0x80
 800bdca:	6878      	ldr	r0, [r7, #4]
 800bdcc:	f000 fd48 	bl	800c860 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bdd0:	2100      	movs	r1, #0
 800bdd2:	6878      	ldr	r0, [r7, #4]
 800bdd4:	f000 fd44 	bl	800c860 <USBD_LL_StallEP>
}
 800bdd8:	bf00      	nop
 800bdda:	3708      	adds	r7, #8
 800bddc:	46bd      	mov	sp, r7
 800bdde:	bd80      	pop	{r7, pc}

0800bde0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b086      	sub	sp, #24
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	60f8      	str	r0, [r7, #12]
 800bde8:	60b9      	str	r1, [r7, #8]
 800bdea:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bdec:	2300      	movs	r3, #0
 800bdee:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d042      	beq.n	800be7c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800bdfa:	6938      	ldr	r0, [r7, #16]
 800bdfc:	f000 f842 	bl	800be84 <USBD_GetLen>
 800be00:	4603      	mov	r3, r0
 800be02:	3301      	adds	r3, #1
 800be04:	005b      	lsls	r3, r3, #1
 800be06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be0a:	d808      	bhi.n	800be1e <USBD_GetString+0x3e>
 800be0c:	6938      	ldr	r0, [r7, #16]
 800be0e:	f000 f839 	bl	800be84 <USBD_GetLen>
 800be12:	4603      	mov	r3, r0
 800be14:	3301      	adds	r3, #1
 800be16:	b29b      	uxth	r3, r3
 800be18:	005b      	lsls	r3, r3, #1
 800be1a:	b29a      	uxth	r2, r3
 800be1c:	e001      	b.n	800be22 <USBD_GetString+0x42>
 800be1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800be26:	7dfb      	ldrb	r3, [r7, #23]
 800be28:	68ba      	ldr	r2, [r7, #8]
 800be2a:	4413      	add	r3, r2
 800be2c:	687a      	ldr	r2, [r7, #4]
 800be2e:	7812      	ldrb	r2, [r2, #0]
 800be30:	701a      	strb	r2, [r3, #0]
  idx++;
 800be32:	7dfb      	ldrb	r3, [r7, #23]
 800be34:	3301      	adds	r3, #1
 800be36:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800be38:	7dfb      	ldrb	r3, [r7, #23]
 800be3a:	68ba      	ldr	r2, [r7, #8]
 800be3c:	4413      	add	r3, r2
 800be3e:	2203      	movs	r2, #3
 800be40:	701a      	strb	r2, [r3, #0]
  idx++;
 800be42:	7dfb      	ldrb	r3, [r7, #23]
 800be44:	3301      	adds	r3, #1
 800be46:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800be48:	e013      	b.n	800be72 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800be4a:	7dfb      	ldrb	r3, [r7, #23]
 800be4c:	68ba      	ldr	r2, [r7, #8]
 800be4e:	4413      	add	r3, r2
 800be50:	693a      	ldr	r2, [r7, #16]
 800be52:	7812      	ldrb	r2, [r2, #0]
 800be54:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800be56:	693b      	ldr	r3, [r7, #16]
 800be58:	3301      	adds	r3, #1
 800be5a:	613b      	str	r3, [r7, #16]
    idx++;
 800be5c:	7dfb      	ldrb	r3, [r7, #23]
 800be5e:	3301      	adds	r3, #1
 800be60:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800be62:	7dfb      	ldrb	r3, [r7, #23]
 800be64:	68ba      	ldr	r2, [r7, #8]
 800be66:	4413      	add	r3, r2
 800be68:	2200      	movs	r2, #0
 800be6a:	701a      	strb	r2, [r3, #0]
    idx++;
 800be6c:	7dfb      	ldrb	r3, [r7, #23]
 800be6e:	3301      	adds	r3, #1
 800be70:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800be72:	693b      	ldr	r3, [r7, #16]
 800be74:	781b      	ldrb	r3, [r3, #0]
 800be76:	2b00      	cmp	r3, #0
 800be78:	d1e7      	bne.n	800be4a <USBD_GetString+0x6a>
 800be7a:	e000      	b.n	800be7e <USBD_GetString+0x9e>
    return;
 800be7c:	bf00      	nop
  }
}
 800be7e:	3718      	adds	r7, #24
 800be80:	46bd      	mov	sp, r7
 800be82:	bd80      	pop	{r7, pc}

0800be84 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800be84:	b480      	push	{r7}
 800be86:	b085      	sub	sp, #20
 800be88:	af00      	add	r7, sp, #0
 800be8a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800be8c:	2300      	movs	r3, #0
 800be8e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800be94:	e005      	b.n	800bea2 <USBD_GetLen+0x1e>
  {
    len++;
 800be96:	7bfb      	ldrb	r3, [r7, #15]
 800be98:	3301      	adds	r3, #1
 800be9a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800be9c:	68bb      	ldr	r3, [r7, #8]
 800be9e:	3301      	adds	r3, #1
 800bea0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800bea2:	68bb      	ldr	r3, [r7, #8]
 800bea4:	781b      	ldrb	r3, [r3, #0]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d1f5      	bne.n	800be96 <USBD_GetLen+0x12>
  }

  return len;
 800beaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800beac:	4618      	mov	r0, r3
 800beae:	3714      	adds	r7, #20
 800beb0:	46bd      	mov	sp, r7
 800beb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb6:	4770      	bx	lr

0800beb8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b084      	sub	sp, #16
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	60f8      	str	r0, [r7, #12]
 800bec0:	60b9      	str	r1, [r7, #8]
 800bec2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	2202      	movs	r2, #2
 800bec8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	687a      	ldr	r2, [r7, #4]
 800bed0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	687a      	ldr	r2, [r7, #4]
 800bed6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	68ba      	ldr	r2, [r7, #8]
 800bedc:	2100      	movs	r1, #0
 800bede:	68f8      	ldr	r0, [r7, #12]
 800bee0:	f000 fd47 	bl	800c972 <USBD_LL_Transmit>

  return USBD_OK;
 800bee4:	2300      	movs	r3, #0
}
 800bee6:	4618      	mov	r0, r3
 800bee8:	3710      	adds	r7, #16
 800beea:	46bd      	mov	sp, r7
 800beec:	bd80      	pop	{r7, pc}

0800beee <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800beee:	b580      	push	{r7, lr}
 800bef0:	b084      	sub	sp, #16
 800bef2:	af00      	add	r7, sp, #0
 800bef4:	60f8      	str	r0, [r7, #12]
 800bef6:	60b9      	str	r1, [r7, #8]
 800bef8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	68ba      	ldr	r2, [r7, #8]
 800befe:	2100      	movs	r1, #0
 800bf00:	68f8      	ldr	r0, [r7, #12]
 800bf02:	f000 fd36 	bl	800c972 <USBD_LL_Transmit>

  return USBD_OK;
 800bf06:	2300      	movs	r3, #0
}
 800bf08:	4618      	mov	r0, r3
 800bf0a:	3710      	adds	r7, #16
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	bd80      	pop	{r7, pc}

0800bf10 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800bf10:	b580      	push	{r7, lr}
 800bf12:	b084      	sub	sp, #16
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	60f8      	str	r0, [r7, #12]
 800bf18:	60b9      	str	r1, [r7, #8]
 800bf1a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	2203      	movs	r2, #3
 800bf20:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	687a      	ldr	r2, [r7, #4]
 800bf28:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	687a      	ldr	r2, [r7, #4]
 800bf30:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	68ba      	ldr	r2, [r7, #8]
 800bf38:	2100      	movs	r1, #0
 800bf3a:	68f8      	ldr	r0, [r7, #12]
 800bf3c:	f000 fd3a 	bl	800c9b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bf40:	2300      	movs	r3, #0
}
 800bf42:	4618      	mov	r0, r3
 800bf44:	3710      	adds	r7, #16
 800bf46:	46bd      	mov	sp, r7
 800bf48:	bd80      	pop	{r7, pc}

0800bf4a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800bf4a:	b580      	push	{r7, lr}
 800bf4c:	b084      	sub	sp, #16
 800bf4e:	af00      	add	r7, sp, #0
 800bf50:	60f8      	str	r0, [r7, #12]
 800bf52:	60b9      	str	r1, [r7, #8]
 800bf54:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	68ba      	ldr	r2, [r7, #8]
 800bf5a:	2100      	movs	r1, #0
 800bf5c:	68f8      	ldr	r0, [r7, #12]
 800bf5e:	f000 fd29 	bl	800c9b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bf62:	2300      	movs	r3, #0
}
 800bf64:	4618      	mov	r0, r3
 800bf66:	3710      	adds	r7, #16
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	bd80      	pop	{r7, pc}

0800bf6c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800bf6c:	b580      	push	{r7, lr}
 800bf6e:	b082      	sub	sp, #8
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	2204      	movs	r2, #4
 800bf78:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	2200      	movs	r2, #0
 800bf80:	2100      	movs	r1, #0
 800bf82:	6878      	ldr	r0, [r7, #4]
 800bf84:	f000 fcf5 	bl	800c972 <USBD_LL_Transmit>

  return USBD_OK;
 800bf88:	2300      	movs	r3, #0
}
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	3708      	adds	r7, #8
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	bd80      	pop	{r7, pc}

0800bf92 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bf92:	b580      	push	{r7, lr}
 800bf94:	b082      	sub	sp, #8
 800bf96:	af00      	add	r7, sp, #0
 800bf98:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	2205      	movs	r2, #5
 800bf9e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	2200      	movs	r2, #0
 800bfa6:	2100      	movs	r1, #0
 800bfa8:	6878      	ldr	r0, [r7, #4]
 800bfaa:	f000 fd03 	bl	800c9b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bfae:	2300      	movs	r3, #0
}
 800bfb0:	4618      	mov	r0, r3
 800bfb2:	3708      	adds	r7, #8
 800bfb4:	46bd      	mov	sp, r7
 800bfb6:	bd80      	pop	{r7, pc}

0800bfb8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800bfb8:	b480      	push	{r7}
 800bfba:	b087      	sub	sp, #28
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	60f8      	str	r0, [r7, #12]
 800bfc0:	60b9      	str	r1, [r7, #8]
 800bfc2:	4613      	mov	r3, r2
 800bfc4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800bfc6:	2301      	movs	r3, #1
 800bfc8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800bfca:	2300      	movs	r3, #0
 800bfcc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800bfce:	4b1f      	ldr	r3, [pc, #124]	@ (800c04c <FATFS_LinkDriverEx+0x94>)
 800bfd0:	7a5b      	ldrb	r3, [r3, #9]
 800bfd2:	b2db      	uxtb	r3, r3
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d131      	bne.n	800c03c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800bfd8:	4b1c      	ldr	r3, [pc, #112]	@ (800c04c <FATFS_LinkDriverEx+0x94>)
 800bfda:	7a5b      	ldrb	r3, [r3, #9]
 800bfdc:	b2db      	uxtb	r3, r3
 800bfde:	461a      	mov	r2, r3
 800bfe0:	4b1a      	ldr	r3, [pc, #104]	@ (800c04c <FATFS_LinkDriverEx+0x94>)
 800bfe2:	2100      	movs	r1, #0
 800bfe4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800bfe6:	4b19      	ldr	r3, [pc, #100]	@ (800c04c <FATFS_LinkDriverEx+0x94>)
 800bfe8:	7a5b      	ldrb	r3, [r3, #9]
 800bfea:	b2db      	uxtb	r3, r3
 800bfec:	4a17      	ldr	r2, [pc, #92]	@ (800c04c <FATFS_LinkDriverEx+0x94>)
 800bfee:	009b      	lsls	r3, r3, #2
 800bff0:	4413      	add	r3, r2
 800bff2:	68fa      	ldr	r2, [r7, #12]
 800bff4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800bff6:	4b15      	ldr	r3, [pc, #84]	@ (800c04c <FATFS_LinkDriverEx+0x94>)
 800bff8:	7a5b      	ldrb	r3, [r3, #9]
 800bffa:	b2db      	uxtb	r3, r3
 800bffc:	461a      	mov	r2, r3
 800bffe:	4b13      	ldr	r3, [pc, #76]	@ (800c04c <FATFS_LinkDriverEx+0x94>)
 800c000:	4413      	add	r3, r2
 800c002:	79fa      	ldrb	r2, [r7, #7]
 800c004:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c006:	4b11      	ldr	r3, [pc, #68]	@ (800c04c <FATFS_LinkDriverEx+0x94>)
 800c008:	7a5b      	ldrb	r3, [r3, #9]
 800c00a:	b2db      	uxtb	r3, r3
 800c00c:	1c5a      	adds	r2, r3, #1
 800c00e:	b2d1      	uxtb	r1, r2
 800c010:	4a0e      	ldr	r2, [pc, #56]	@ (800c04c <FATFS_LinkDriverEx+0x94>)
 800c012:	7251      	strb	r1, [r2, #9]
 800c014:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c016:	7dbb      	ldrb	r3, [r7, #22]
 800c018:	3330      	adds	r3, #48	@ 0x30
 800c01a:	b2da      	uxtb	r2, r3
 800c01c:	68bb      	ldr	r3, [r7, #8]
 800c01e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c020:	68bb      	ldr	r3, [r7, #8]
 800c022:	3301      	adds	r3, #1
 800c024:	223a      	movs	r2, #58	@ 0x3a
 800c026:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c028:	68bb      	ldr	r3, [r7, #8]
 800c02a:	3302      	adds	r3, #2
 800c02c:	222f      	movs	r2, #47	@ 0x2f
 800c02e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c030:	68bb      	ldr	r3, [r7, #8]
 800c032:	3303      	adds	r3, #3
 800c034:	2200      	movs	r2, #0
 800c036:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c038:	2300      	movs	r3, #0
 800c03a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c03c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c03e:	4618      	mov	r0, r3
 800c040:	371c      	adds	r7, #28
 800c042:	46bd      	mov	sp, r7
 800c044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c048:	4770      	bx	lr
 800c04a:	bf00      	nop
 800c04c:	20001750 	.word	0x20001750

0800c050 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c050:	b580      	push	{r7, lr}
 800c052:	b082      	sub	sp, #8
 800c054:	af00      	add	r7, sp, #0
 800c056:	6078      	str	r0, [r7, #4]
 800c058:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c05a:	2200      	movs	r2, #0
 800c05c:	6839      	ldr	r1, [r7, #0]
 800c05e:	6878      	ldr	r0, [r7, #4]
 800c060:	f7ff ffaa 	bl	800bfb8 <FATFS_LinkDriverEx>
 800c064:	4603      	mov	r3, r0
}
 800c066:	4618      	mov	r0, r3
 800c068:	3708      	adds	r7, #8
 800c06a:	46bd      	mov	sp, r7
 800c06c:	bd80      	pop	{r7, pc}
	...

0800c070 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c070:	b580      	push	{r7, lr}
 800c072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c074:	2200      	movs	r2, #0
 800c076:	4912      	ldr	r1, [pc, #72]	@ (800c0c0 <MX_USB_DEVICE_Init+0x50>)
 800c078:	4812      	ldr	r0, [pc, #72]	@ (800c0c4 <MX_USB_DEVICE_Init+0x54>)
 800c07a:	f7fe fc9b 	bl	800a9b4 <USBD_Init>
 800c07e:	4603      	mov	r3, r0
 800c080:	2b00      	cmp	r3, #0
 800c082:	d001      	beq.n	800c088 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c084:	f7f5 fc6e 	bl	8001964 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c088:	490f      	ldr	r1, [pc, #60]	@ (800c0c8 <MX_USB_DEVICE_Init+0x58>)
 800c08a:	480e      	ldr	r0, [pc, #56]	@ (800c0c4 <MX_USB_DEVICE_Init+0x54>)
 800c08c:	f7fe fcc2 	bl	800aa14 <USBD_RegisterClass>
 800c090:	4603      	mov	r3, r0
 800c092:	2b00      	cmp	r3, #0
 800c094:	d001      	beq.n	800c09a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c096:	f7f5 fc65 	bl	8001964 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c09a:	490c      	ldr	r1, [pc, #48]	@ (800c0cc <MX_USB_DEVICE_Init+0x5c>)
 800c09c:	4809      	ldr	r0, [pc, #36]	@ (800c0c4 <MX_USB_DEVICE_Init+0x54>)
 800c09e:	f7fe fbb9 	bl	800a814 <USBD_CDC_RegisterInterface>
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d001      	beq.n	800c0ac <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c0a8:	f7f5 fc5c 	bl	8001964 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c0ac:	4805      	ldr	r0, [pc, #20]	@ (800c0c4 <MX_USB_DEVICE_Init+0x54>)
 800c0ae:	f7fe fce7 	bl	800aa80 <USBD_Start>
 800c0b2:	4603      	mov	r3, r0
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d001      	beq.n	800c0bc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c0b8:	f7f5 fc54 	bl	8001964 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c0bc:	bf00      	nop
 800c0be:	bd80      	pop	{r7, pc}
 800c0c0:	200000c8 	.word	0x200000c8
 800c0c4:	2000175c 	.word	0x2000175c
 800c0c8:	20000034 	.word	0x20000034
 800c0cc:	200000b4 	.word	0x200000b4

0800c0d0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c0d0:	b580      	push	{r7, lr}
 800c0d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c0d4:	2200      	movs	r2, #0
 800c0d6:	4905      	ldr	r1, [pc, #20]	@ (800c0ec <CDC_Init_FS+0x1c>)
 800c0d8:	4805      	ldr	r0, [pc, #20]	@ (800c0f0 <CDC_Init_FS+0x20>)
 800c0da:	f7fe fbb5 	bl	800a848 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c0de:	4905      	ldr	r1, [pc, #20]	@ (800c0f4 <CDC_Init_FS+0x24>)
 800c0e0:	4803      	ldr	r0, [pc, #12]	@ (800c0f0 <CDC_Init_FS+0x20>)
 800c0e2:	f7fe fbd3 	bl	800a88c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c0e6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c0e8:	4618      	mov	r0, r3
 800c0ea:	bd80      	pop	{r7, pc}
 800c0ec:	20002238 	.word	0x20002238
 800c0f0:	2000175c 	.word	0x2000175c
 800c0f4:	20001a38 	.word	0x20001a38

0800c0f8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c0f8:	b480      	push	{r7}
 800c0fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c0fc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c0fe:	4618      	mov	r0, r3
 800c100:	46bd      	mov	sp, r7
 800c102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c106:	4770      	bx	lr

0800c108 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c108:	b480      	push	{r7}
 800c10a:	b083      	sub	sp, #12
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	4603      	mov	r3, r0
 800c110:	6039      	str	r1, [r7, #0]
 800c112:	71fb      	strb	r3, [r7, #7]
 800c114:	4613      	mov	r3, r2
 800c116:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c118:	79fb      	ldrb	r3, [r7, #7]
 800c11a:	2b23      	cmp	r3, #35	@ 0x23
 800c11c:	d84a      	bhi.n	800c1b4 <CDC_Control_FS+0xac>
 800c11e:	a201      	add	r2, pc, #4	@ (adr r2, 800c124 <CDC_Control_FS+0x1c>)
 800c120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c124:	0800c1b5 	.word	0x0800c1b5
 800c128:	0800c1b5 	.word	0x0800c1b5
 800c12c:	0800c1b5 	.word	0x0800c1b5
 800c130:	0800c1b5 	.word	0x0800c1b5
 800c134:	0800c1b5 	.word	0x0800c1b5
 800c138:	0800c1b5 	.word	0x0800c1b5
 800c13c:	0800c1b5 	.word	0x0800c1b5
 800c140:	0800c1b5 	.word	0x0800c1b5
 800c144:	0800c1b5 	.word	0x0800c1b5
 800c148:	0800c1b5 	.word	0x0800c1b5
 800c14c:	0800c1b5 	.word	0x0800c1b5
 800c150:	0800c1b5 	.word	0x0800c1b5
 800c154:	0800c1b5 	.word	0x0800c1b5
 800c158:	0800c1b5 	.word	0x0800c1b5
 800c15c:	0800c1b5 	.word	0x0800c1b5
 800c160:	0800c1b5 	.word	0x0800c1b5
 800c164:	0800c1b5 	.word	0x0800c1b5
 800c168:	0800c1b5 	.word	0x0800c1b5
 800c16c:	0800c1b5 	.word	0x0800c1b5
 800c170:	0800c1b5 	.word	0x0800c1b5
 800c174:	0800c1b5 	.word	0x0800c1b5
 800c178:	0800c1b5 	.word	0x0800c1b5
 800c17c:	0800c1b5 	.word	0x0800c1b5
 800c180:	0800c1b5 	.word	0x0800c1b5
 800c184:	0800c1b5 	.word	0x0800c1b5
 800c188:	0800c1b5 	.word	0x0800c1b5
 800c18c:	0800c1b5 	.word	0x0800c1b5
 800c190:	0800c1b5 	.word	0x0800c1b5
 800c194:	0800c1b5 	.word	0x0800c1b5
 800c198:	0800c1b5 	.word	0x0800c1b5
 800c19c:	0800c1b5 	.word	0x0800c1b5
 800c1a0:	0800c1b5 	.word	0x0800c1b5
 800c1a4:	0800c1b5 	.word	0x0800c1b5
 800c1a8:	0800c1b5 	.word	0x0800c1b5
 800c1ac:	0800c1b5 	.word	0x0800c1b5
 800c1b0:	0800c1b5 	.word	0x0800c1b5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c1b4:	bf00      	nop
  }

  return (USBD_OK);
 800c1b6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	370c      	adds	r7, #12
 800c1bc:	46bd      	mov	sp, r7
 800c1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c2:	4770      	bx	lr

0800c1c4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c1c4:	b580      	push	{r7, lr}
 800c1c6:	b082      	sub	sp, #8
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	6078      	str	r0, [r7, #4]
 800c1cc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c1ce:	6879      	ldr	r1, [r7, #4]
 800c1d0:	4805      	ldr	r0, [pc, #20]	@ (800c1e8 <CDC_Receive_FS+0x24>)
 800c1d2:	f7fe fb5b 	bl	800a88c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c1d6:	4804      	ldr	r0, [pc, #16]	@ (800c1e8 <CDC_Receive_FS+0x24>)
 800c1d8:	f7fe fbb6 	bl	800a948 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800c1dc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c1de:	4618      	mov	r0, r3
 800c1e0:	3708      	adds	r7, #8
 800c1e2:	46bd      	mov	sp, r7
 800c1e4:	bd80      	pop	{r7, pc}
 800c1e6:	bf00      	nop
 800c1e8:	2000175c 	.word	0x2000175c

0800c1ec <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c1ec:	b580      	push	{r7, lr}
 800c1ee:	b084      	sub	sp, #16
 800c1f0:	af00      	add	r7, sp, #0
 800c1f2:	6078      	str	r0, [r7, #4]
 800c1f4:	460b      	mov	r3, r1
 800c1f6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c1fc:	4b0d      	ldr	r3, [pc, #52]	@ (800c234 <CDC_Transmit_FS+0x48>)
 800c1fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c202:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c204:	68bb      	ldr	r3, [r7, #8]
 800c206:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d001      	beq.n	800c212 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c20e:	2301      	movs	r3, #1
 800c210:	e00b      	b.n	800c22a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c212:	887b      	ldrh	r3, [r7, #2]
 800c214:	461a      	mov	r2, r3
 800c216:	6879      	ldr	r1, [r7, #4]
 800c218:	4806      	ldr	r0, [pc, #24]	@ (800c234 <CDC_Transmit_FS+0x48>)
 800c21a:	f7fe fb15 	bl	800a848 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c21e:	4805      	ldr	r0, [pc, #20]	@ (800c234 <CDC_Transmit_FS+0x48>)
 800c220:	f7fe fb52 	bl	800a8c8 <USBD_CDC_TransmitPacket>
 800c224:	4603      	mov	r3, r0
 800c226:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c228:	7bfb      	ldrb	r3, [r7, #15]
}
 800c22a:	4618      	mov	r0, r3
 800c22c:	3710      	adds	r7, #16
 800c22e:	46bd      	mov	sp, r7
 800c230:	bd80      	pop	{r7, pc}
 800c232:	bf00      	nop
 800c234:	2000175c 	.word	0x2000175c

0800c238 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c238:	b480      	push	{r7}
 800c23a:	b087      	sub	sp, #28
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	60f8      	str	r0, [r7, #12]
 800c240:	60b9      	str	r1, [r7, #8]
 800c242:	4613      	mov	r3, r2
 800c244:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c246:	2300      	movs	r3, #0
 800c248:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c24a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c24e:	4618      	mov	r0, r3
 800c250:	371c      	adds	r7, #28
 800c252:	46bd      	mov	sp, r7
 800c254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c258:	4770      	bx	lr
	...

0800c25c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c25c:	b480      	push	{r7}
 800c25e:	b083      	sub	sp, #12
 800c260:	af00      	add	r7, sp, #0
 800c262:	4603      	mov	r3, r0
 800c264:	6039      	str	r1, [r7, #0]
 800c266:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c268:	683b      	ldr	r3, [r7, #0]
 800c26a:	2212      	movs	r2, #18
 800c26c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c26e:	4b03      	ldr	r3, [pc, #12]	@ (800c27c <USBD_FS_DeviceDescriptor+0x20>)
}
 800c270:	4618      	mov	r0, r3
 800c272:	370c      	adds	r7, #12
 800c274:	46bd      	mov	sp, r7
 800c276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c27a:	4770      	bx	lr
 800c27c:	200000e4 	.word	0x200000e4

0800c280 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c280:	b480      	push	{r7}
 800c282:	b083      	sub	sp, #12
 800c284:	af00      	add	r7, sp, #0
 800c286:	4603      	mov	r3, r0
 800c288:	6039      	str	r1, [r7, #0]
 800c28a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c28c:	683b      	ldr	r3, [r7, #0]
 800c28e:	2204      	movs	r2, #4
 800c290:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c292:	4b03      	ldr	r3, [pc, #12]	@ (800c2a0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c294:	4618      	mov	r0, r3
 800c296:	370c      	adds	r7, #12
 800c298:	46bd      	mov	sp, r7
 800c29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c29e:	4770      	bx	lr
 800c2a0:	200000f8 	.word	0x200000f8

0800c2a4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c2a4:	b580      	push	{r7, lr}
 800c2a6:	b082      	sub	sp, #8
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	4603      	mov	r3, r0
 800c2ac:	6039      	str	r1, [r7, #0]
 800c2ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c2b0:	79fb      	ldrb	r3, [r7, #7]
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d105      	bne.n	800c2c2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c2b6:	683a      	ldr	r2, [r7, #0]
 800c2b8:	4907      	ldr	r1, [pc, #28]	@ (800c2d8 <USBD_FS_ProductStrDescriptor+0x34>)
 800c2ba:	4808      	ldr	r0, [pc, #32]	@ (800c2dc <USBD_FS_ProductStrDescriptor+0x38>)
 800c2bc:	f7ff fd90 	bl	800bde0 <USBD_GetString>
 800c2c0:	e004      	b.n	800c2cc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c2c2:	683a      	ldr	r2, [r7, #0]
 800c2c4:	4904      	ldr	r1, [pc, #16]	@ (800c2d8 <USBD_FS_ProductStrDescriptor+0x34>)
 800c2c6:	4805      	ldr	r0, [pc, #20]	@ (800c2dc <USBD_FS_ProductStrDescriptor+0x38>)
 800c2c8:	f7ff fd8a 	bl	800bde0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c2cc:	4b02      	ldr	r3, [pc, #8]	@ (800c2d8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	3708      	adds	r7, #8
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	bd80      	pop	{r7, pc}
 800c2d6:	bf00      	nop
 800c2d8:	20002a38 	.word	0x20002a38
 800c2dc:	080150e8 	.word	0x080150e8

0800c2e0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c2e0:	b580      	push	{r7, lr}
 800c2e2:	b082      	sub	sp, #8
 800c2e4:	af00      	add	r7, sp, #0
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	6039      	str	r1, [r7, #0]
 800c2ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c2ec:	683a      	ldr	r2, [r7, #0]
 800c2ee:	4904      	ldr	r1, [pc, #16]	@ (800c300 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c2f0:	4804      	ldr	r0, [pc, #16]	@ (800c304 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c2f2:	f7ff fd75 	bl	800bde0 <USBD_GetString>
  return USBD_StrDesc;
 800c2f6:	4b02      	ldr	r3, [pc, #8]	@ (800c300 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	3708      	adds	r7, #8
 800c2fc:	46bd      	mov	sp, r7
 800c2fe:	bd80      	pop	{r7, pc}
 800c300:	20002a38 	.word	0x20002a38
 800c304:	08015100 	.word	0x08015100

0800c308 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c308:	b580      	push	{r7, lr}
 800c30a:	b082      	sub	sp, #8
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	4603      	mov	r3, r0
 800c310:	6039      	str	r1, [r7, #0]
 800c312:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c314:	683b      	ldr	r3, [r7, #0]
 800c316:	221a      	movs	r2, #26
 800c318:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c31a:	f000 f843 	bl	800c3a4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c31e:	4b02      	ldr	r3, [pc, #8]	@ (800c328 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c320:	4618      	mov	r0, r3
 800c322:	3708      	adds	r7, #8
 800c324:	46bd      	mov	sp, r7
 800c326:	bd80      	pop	{r7, pc}
 800c328:	200000fc 	.word	0x200000fc

0800c32c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c32c:	b580      	push	{r7, lr}
 800c32e:	b082      	sub	sp, #8
 800c330:	af00      	add	r7, sp, #0
 800c332:	4603      	mov	r3, r0
 800c334:	6039      	str	r1, [r7, #0]
 800c336:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c338:	79fb      	ldrb	r3, [r7, #7]
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d105      	bne.n	800c34a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c33e:	683a      	ldr	r2, [r7, #0]
 800c340:	4907      	ldr	r1, [pc, #28]	@ (800c360 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c342:	4808      	ldr	r0, [pc, #32]	@ (800c364 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c344:	f7ff fd4c 	bl	800bde0 <USBD_GetString>
 800c348:	e004      	b.n	800c354 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c34a:	683a      	ldr	r2, [r7, #0]
 800c34c:	4904      	ldr	r1, [pc, #16]	@ (800c360 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c34e:	4805      	ldr	r0, [pc, #20]	@ (800c364 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c350:	f7ff fd46 	bl	800bde0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c354:	4b02      	ldr	r3, [pc, #8]	@ (800c360 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c356:	4618      	mov	r0, r3
 800c358:	3708      	adds	r7, #8
 800c35a:	46bd      	mov	sp, r7
 800c35c:	bd80      	pop	{r7, pc}
 800c35e:	bf00      	nop
 800c360:	20002a38 	.word	0x20002a38
 800c364:	08015114 	.word	0x08015114

0800c368 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c368:	b580      	push	{r7, lr}
 800c36a:	b082      	sub	sp, #8
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	4603      	mov	r3, r0
 800c370:	6039      	str	r1, [r7, #0]
 800c372:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c374:	79fb      	ldrb	r3, [r7, #7]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d105      	bne.n	800c386 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c37a:	683a      	ldr	r2, [r7, #0]
 800c37c:	4907      	ldr	r1, [pc, #28]	@ (800c39c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c37e:	4808      	ldr	r0, [pc, #32]	@ (800c3a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c380:	f7ff fd2e 	bl	800bde0 <USBD_GetString>
 800c384:	e004      	b.n	800c390 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c386:	683a      	ldr	r2, [r7, #0]
 800c388:	4904      	ldr	r1, [pc, #16]	@ (800c39c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c38a:	4805      	ldr	r0, [pc, #20]	@ (800c3a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c38c:	f7ff fd28 	bl	800bde0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c390:	4b02      	ldr	r3, [pc, #8]	@ (800c39c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c392:	4618      	mov	r0, r3
 800c394:	3708      	adds	r7, #8
 800c396:	46bd      	mov	sp, r7
 800c398:	bd80      	pop	{r7, pc}
 800c39a:	bf00      	nop
 800c39c:	20002a38 	.word	0x20002a38
 800c3a0:	08015120 	.word	0x08015120

0800c3a4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c3a4:	b580      	push	{r7, lr}
 800c3a6:	b084      	sub	sp, #16
 800c3a8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c3aa:	4b0f      	ldr	r3, [pc, #60]	@ (800c3e8 <Get_SerialNum+0x44>)
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c3b0:	4b0e      	ldr	r3, [pc, #56]	@ (800c3ec <Get_SerialNum+0x48>)
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c3b6:	4b0e      	ldr	r3, [pc, #56]	@ (800c3f0 <Get_SerialNum+0x4c>)
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c3bc:	68fa      	ldr	r2, [r7, #12]
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	4413      	add	r3, r2
 800c3c2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d009      	beq.n	800c3de <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c3ca:	2208      	movs	r2, #8
 800c3cc:	4909      	ldr	r1, [pc, #36]	@ (800c3f4 <Get_SerialNum+0x50>)
 800c3ce:	68f8      	ldr	r0, [r7, #12]
 800c3d0:	f000 f814 	bl	800c3fc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c3d4:	2204      	movs	r2, #4
 800c3d6:	4908      	ldr	r1, [pc, #32]	@ (800c3f8 <Get_SerialNum+0x54>)
 800c3d8:	68b8      	ldr	r0, [r7, #8]
 800c3da:	f000 f80f 	bl	800c3fc <IntToUnicode>
  }
}
 800c3de:	bf00      	nop
 800c3e0:	3710      	adds	r7, #16
 800c3e2:	46bd      	mov	sp, r7
 800c3e4:	bd80      	pop	{r7, pc}
 800c3e6:	bf00      	nop
 800c3e8:	1fff7a10 	.word	0x1fff7a10
 800c3ec:	1fff7a14 	.word	0x1fff7a14
 800c3f0:	1fff7a18 	.word	0x1fff7a18
 800c3f4:	200000fe 	.word	0x200000fe
 800c3f8:	2000010e 	.word	0x2000010e

0800c3fc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c3fc:	b480      	push	{r7}
 800c3fe:	b087      	sub	sp, #28
 800c400:	af00      	add	r7, sp, #0
 800c402:	60f8      	str	r0, [r7, #12]
 800c404:	60b9      	str	r1, [r7, #8]
 800c406:	4613      	mov	r3, r2
 800c408:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c40a:	2300      	movs	r3, #0
 800c40c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c40e:	2300      	movs	r3, #0
 800c410:	75fb      	strb	r3, [r7, #23]
 800c412:	e027      	b.n	800c464 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	0f1b      	lsrs	r3, r3, #28
 800c418:	2b09      	cmp	r3, #9
 800c41a:	d80b      	bhi.n	800c434 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	0f1b      	lsrs	r3, r3, #28
 800c420:	b2da      	uxtb	r2, r3
 800c422:	7dfb      	ldrb	r3, [r7, #23]
 800c424:	005b      	lsls	r3, r3, #1
 800c426:	4619      	mov	r1, r3
 800c428:	68bb      	ldr	r3, [r7, #8]
 800c42a:	440b      	add	r3, r1
 800c42c:	3230      	adds	r2, #48	@ 0x30
 800c42e:	b2d2      	uxtb	r2, r2
 800c430:	701a      	strb	r2, [r3, #0]
 800c432:	e00a      	b.n	800c44a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	0f1b      	lsrs	r3, r3, #28
 800c438:	b2da      	uxtb	r2, r3
 800c43a:	7dfb      	ldrb	r3, [r7, #23]
 800c43c:	005b      	lsls	r3, r3, #1
 800c43e:	4619      	mov	r1, r3
 800c440:	68bb      	ldr	r3, [r7, #8]
 800c442:	440b      	add	r3, r1
 800c444:	3237      	adds	r2, #55	@ 0x37
 800c446:	b2d2      	uxtb	r2, r2
 800c448:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	011b      	lsls	r3, r3, #4
 800c44e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c450:	7dfb      	ldrb	r3, [r7, #23]
 800c452:	005b      	lsls	r3, r3, #1
 800c454:	3301      	adds	r3, #1
 800c456:	68ba      	ldr	r2, [r7, #8]
 800c458:	4413      	add	r3, r2
 800c45a:	2200      	movs	r2, #0
 800c45c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c45e:	7dfb      	ldrb	r3, [r7, #23]
 800c460:	3301      	adds	r3, #1
 800c462:	75fb      	strb	r3, [r7, #23]
 800c464:	7dfa      	ldrb	r2, [r7, #23]
 800c466:	79fb      	ldrb	r3, [r7, #7]
 800c468:	429a      	cmp	r2, r3
 800c46a:	d3d3      	bcc.n	800c414 <IntToUnicode+0x18>
  }
}
 800c46c:	bf00      	nop
 800c46e:	bf00      	nop
 800c470:	371c      	adds	r7, #28
 800c472:	46bd      	mov	sp, r7
 800c474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c478:	4770      	bx	lr
	...

0800c47c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b08a      	sub	sp, #40	@ 0x28
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c484:	f107 0314 	add.w	r3, r7, #20
 800c488:	2200      	movs	r2, #0
 800c48a:	601a      	str	r2, [r3, #0]
 800c48c:	605a      	str	r2, [r3, #4]
 800c48e:	609a      	str	r2, [r3, #8]
 800c490:	60da      	str	r2, [r3, #12]
 800c492:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c49c:	d13a      	bne.n	800c514 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c49e:	2300      	movs	r3, #0
 800c4a0:	613b      	str	r3, [r7, #16]
 800c4a2:	4b1e      	ldr	r3, [pc, #120]	@ (800c51c <HAL_PCD_MspInit+0xa0>)
 800c4a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4a6:	4a1d      	ldr	r2, [pc, #116]	@ (800c51c <HAL_PCD_MspInit+0xa0>)
 800c4a8:	f043 0301 	orr.w	r3, r3, #1
 800c4ac:	6313      	str	r3, [r2, #48]	@ 0x30
 800c4ae:	4b1b      	ldr	r3, [pc, #108]	@ (800c51c <HAL_PCD_MspInit+0xa0>)
 800c4b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4b2:	f003 0301 	and.w	r3, r3, #1
 800c4b6:	613b      	str	r3, [r7, #16]
 800c4b8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c4ba:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800c4be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c4c0:	2302      	movs	r3, #2
 800c4c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c4c4:	2300      	movs	r3, #0
 800c4c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c4c8:	2303      	movs	r3, #3
 800c4ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c4cc:	230a      	movs	r3, #10
 800c4ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c4d0:	f107 0314 	add.w	r3, r7, #20
 800c4d4:	4619      	mov	r1, r3
 800c4d6:	4812      	ldr	r0, [pc, #72]	@ (800c520 <HAL_PCD_MspInit+0xa4>)
 800c4d8:	f7f6 fc08 	bl	8002cec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c4dc:	4b0f      	ldr	r3, [pc, #60]	@ (800c51c <HAL_PCD_MspInit+0xa0>)
 800c4de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4e0:	4a0e      	ldr	r2, [pc, #56]	@ (800c51c <HAL_PCD_MspInit+0xa0>)
 800c4e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4e6:	6353      	str	r3, [r2, #52]	@ 0x34
 800c4e8:	2300      	movs	r3, #0
 800c4ea:	60fb      	str	r3, [r7, #12]
 800c4ec:	4b0b      	ldr	r3, [pc, #44]	@ (800c51c <HAL_PCD_MspInit+0xa0>)
 800c4ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c4f0:	4a0a      	ldr	r2, [pc, #40]	@ (800c51c <HAL_PCD_MspInit+0xa0>)
 800c4f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c4f6:	6453      	str	r3, [r2, #68]	@ 0x44
 800c4f8:	4b08      	ldr	r3, [pc, #32]	@ (800c51c <HAL_PCD_MspInit+0xa0>)
 800c4fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c4fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c500:	60fb      	str	r3, [r7, #12]
 800c502:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c504:	2200      	movs	r2, #0
 800c506:	2100      	movs	r1, #0
 800c508:	2043      	movs	r0, #67	@ 0x43
 800c50a:	f7f5 ff4e 	bl	80023aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c50e:	2043      	movs	r0, #67	@ 0x43
 800c510:	f7f5 ff67 	bl	80023e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c514:	bf00      	nop
 800c516:	3728      	adds	r7, #40	@ 0x28
 800c518:	46bd      	mov	sp, r7
 800c51a:	bd80      	pop	{r7, pc}
 800c51c:	40023800 	.word	0x40023800
 800c520:	40020000 	.word	0x40020000

0800c524 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c524:	b580      	push	{r7, lr}
 800c526:	b082      	sub	sp, #8
 800c528:	af00      	add	r7, sp, #0
 800c52a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c538:	4619      	mov	r1, r3
 800c53a:	4610      	mov	r0, r2
 800c53c:	f7fe faed 	bl	800ab1a <USBD_LL_SetupStage>
}
 800c540:	bf00      	nop
 800c542:	3708      	adds	r7, #8
 800c544:	46bd      	mov	sp, r7
 800c546:	bd80      	pop	{r7, pc}

0800c548 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c548:	b580      	push	{r7, lr}
 800c54a:	b082      	sub	sp, #8
 800c54c:	af00      	add	r7, sp, #0
 800c54e:	6078      	str	r0, [r7, #4]
 800c550:	460b      	mov	r3, r1
 800c552:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c55a:	78fa      	ldrb	r2, [r7, #3]
 800c55c:	6879      	ldr	r1, [r7, #4]
 800c55e:	4613      	mov	r3, r2
 800c560:	00db      	lsls	r3, r3, #3
 800c562:	4413      	add	r3, r2
 800c564:	009b      	lsls	r3, r3, #2
 800c566:	440b      	add	r3, r1
 800c568:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c56c:	681a      	ldr	r2, [r3, #0]
 800c56e:	78fb      	ldrb	r3, [r7, #3]
 800c570:	4619      	mov	r1, r3
 800c572:	f7fe fb27 	bl	800abc4 <USBD_LL_DataOutStage>
}
 800c576:	bf00      	nop
 800c578:	3708      	adds	r7, #8
 800c57a:	46bd      	mov	sp, r7
 800c57c:	bd80      	pop	{r7, pc}

0800c57e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c57e:	b580      	push	{r7, lr}
 800c580:	b082      	sub	sp, #8
 800c582:	af00      	add	r7, sp, #0
 800c584:	6078      	str	r0, [r7, #4]
 800c586:	460b      	mov	r3, r1
 800c588:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c590:	78fa      	ldrb	r2, [r7, #3]
 800c592:	6879      	ldr	r1, [r7, #4]
 800c594:	4613      	mov	r3, r2
 800c596:	00db      	lsls	r3, r3, #3
 800c598:	4413      	add	r3, r2
 800c59a:	009b      	lsls	r3, r3, #2
 800c59c:	440b      	add	r3, r1
 800c59e:	3320      	adds	r3, #32
 800c5a0:	681a      	ldr	r2, [r3, #0]
 800c5a2:	78fb      	ldrb	r3, [r7, #3]
 800c5a4:	4619      	mov	r1, r3
 800c5a6:	f7fe fbc0 	bl	800ad2a <USBD_LL_DataInStage>
}
 800c5aa:	bf00      	nop
 800c5ac:	3708      	adds	r7, #8
 800c5ae:	46bd      	mov	sp, r7
 800c5b0:	bd80      	pop	{r7, pc}

0800c5b2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5b2:	b580      	push	{r7, lr}
 800c5b4:	b082      	sub	sp, #8
 800c5b6:	af00      	add	r7, sp, #0
 800c5b8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c5c0:	4618      	mov	r0, r3
 800c5c2:	f7fe fcfa 	bl	800afba <USBD_LL_SOF>
}
 800c5c6:	bf00      	nop
 800c5c8:	3708      	adds	r7, #8
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	bd80      	pop	{r7, pc}

0800c5ce <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c5ce:	b580      	push	{r7, lr}
 800c5d0:	b084      	sub	sp, #16
 800c5d2:	af00      	add	r7, sp, #0
 800c5d4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c5d6:	2301      	movs	r3, #1
 800c5d8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	79db      	ldrb	r3, [r3, #7]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d102      	bne.n	800c5e8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	73fb      	strb	r3, [r7, #15]
 800c5e6:	e008      	b.n	800c5fa <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	79db      	ldrb	r3, [r3, #7]
 800c5ec:	2b02      	cmp	r3, #2
 800c5ee:	d102      	bne.n	800c5f6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800c5f0:	2301      	movs	r3, #1
 800c5f2:	73fb      	strb	r3, [r7, #15]
 800c5f4:	e001      	b.n	800c5fa <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800c5f6:	f7f5 f9b5 	bl	8001964 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c600:	7bfa      	ldrb	r2, [r7, #15]
 800c602:	4611      	mov	r1, r2
 800c604:	4618      	mov	r0, r3
 800c606:	f7fe fc94 	bl	800af32 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c610:	4618      	mov	r0, r3
 800c612:	f7fe fc3c 	bl	800ae8e <USBD_LL_Reset>
}
 800c616:	bf00      	nop
 800c618:	3710      	adds	r7, #16
 800c61a:	46bd      	mov	sp, r7
 800c61c:	bd80      	pop	{r7, pc}
	...

0800c620 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c620:	b580      	push	{r7, lr}
 800c622:	b082      	sub	sp, #8
 800c624:	af00      	add	r7, sp, #0
 800c626:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c62e:	4618      	mov	r0, r3
 800c630:	f7fe fc8f 	bl	800af52 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	687a      	ldr	r2, [r7, #4]
 800c640:	6812      	ldr	r2, [r2, #0]
 800c642:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c646:	f043 0301 	orr.w	r3, r3, #1
 800c64a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	7adb      	ldrb	r3, [r3, #11]
 800c650:	2b00      	cmp	r3, #0
 800c652:	d005      	beq.n	800c660 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c654:	4b04      	ldr	r3, [pc, #16]	@ (800c668 <HAL_PCD_SuspendCallback+0x48>)
 800c656:	691b      	ldr	r3, [r3, #16]
 800c658:	4a03      	ldr	r2, [pc, #12]	@ (800c668 <HAL_PCD_SuspendCallback+0x48>)
 800c65a:	f043 0306 	orr.w	r3, r3, #6
 800c65e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c660:	bf00      	nop
 800c662:	3708      	adds	r7, #8
 800c664:	46bd      	mov	sp, r7
 800c666:	bd80      	pop	{r7, pc}
 800c668:	e000ed00 	.word	0xe000ed00

0800c66c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c66c:	b580      	push	{r7, lr}
 800c66e:	b082      	sub	sp, #8
 800c670:	af00      	add	r7, sp, #0
 800c672:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c67a:	4618      	mov	r0, r3
 800c67c:	f7fe fc85 	bl	800af8a <USBD_LL_Resume>
}
 800c680:	bf00      	nop
 800c682:	3708      	adds	r7, #8
 800c684:	46bd      	mov	sp, r7
 800c686:	bd80      	pop	{r7, pc}

0800c688 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c688:	b580      	push	{r7, lr}
 800c68a:	b082      	sub	sp, #8
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	6078      	str	r0, [r7, #4]
 800c690:	460b      	mov	r3, r1
 800c692:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c69a:	78fa      	ldrb	r2, [r7, #3]
 800c69c:	4611      	mov	r1, r2
 800c69e:	4618      	mov	r0, r3
 800c6a0:	f7fe fcdd 	bl	800b05e <USBD_LL_IsoOUTIncomplete>
}
 800c6a4:	bf00      	nop
 800c6a6:	3708      	adds	r7, #8
 800c6a8:	46bd      	mov	sp, r7
 800c6aa:	bd80      	pop	{r7, pc}

0800c6ac <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b082      	sub	sp, #8
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]
 800c6b4:	460b      	mov	r3, r1
 800c6b6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c6be:	78fa      	ldrb	r2, [r7, #3]
 800c6c0:	4611      	mov	r1, r2
 800c6c2:	4618      	mov	r0, r3
 800c6c4:	f7fe fc99 	bl	800affa <USBD_LL_IsoINIncomplete>
}
 800c6c8:	bf00      	nop
 800c6ca:	3708      	adds	r7, #8
 800c6cc:	46bd      	mov	sp, r7
 800c6ce:	bd80      	pop	{r7, pc}

0800c6d0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6d0:	b580      	push	{r7, lr}
 800c6d2:	b082      	sub	sp, #8
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c6de:	4618      	mov	r0, r3
 800c6e0:	f7fe fcef 	bl	800b0c2 <USBD_LL_DevConnected>
}
 800c6e4:	bf00      	nop
 800c6e6:	3708      	adds	r7, #8
 800c6e8:	46bd      	mov	sp, r7
 800c6ea:	bd80      	pop	{r7, pc}

0800c6ec <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6ec:	b580      	push	{r7, lr}
 800c6ee:	b082      	sub	sp, #8
 800c6f0:	af00      	add	r7, sp, #0
 800c6f2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	f7fe fcec 	bl	800b0d8 <USBD_LL_DevDisconnected>
}
 800c700:	bf00      	nop
 800c702:	3708      	adds	r7, #8
 800c704:	46bd      	mov	sp, r7
 800c706:	bd80      	pop	{r7, pc}

0800c708 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b082      	sub	sp, #8
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	781b      	ldrb	r3, [r3, #0]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d13c      	bne.n	800c792 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c718:	4a20      	ldr	r2, [pc, #128]	@ (800c79c <USBD_LL_Init+0x94>)
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	4a1e      	ldr	r2, [pc, #120]	@ (800c79c <USBD_LL_Init+0x94>)
 800c724:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c728:	4b1c      	ldr	r3, [pc, #112]	@ (800c79c <USBD_LL_Init+0x94>)
 800c72a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c72e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800c730:	4b1a      	ldr	r3, [pc, #104]	@ (800c79c <USBD_LL_Init+0x94>)
 800c732:	2204      	movs	r2, #4
 800c734:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c736:	4b19      	ldr	r3, [pc, #100]	@ (800c79c <USBD_LL_Init+0x94>)
 800c738:	2202      	movs	r2, #2
 800c73a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c73c:	4b17      	ldr	r3, [pc, #92]	@ (800c79c <USBD_LL_Init+0x94>)
 800c73e:	2200      	movs	r2, #0
 800c740:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c742:	4b16      	ldr	r3, [pc, #88]	@ (800c79c <USBD_LL_Init+0x94>)
 800c744:	2202      	movs	r2, #2
 800c746:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c748:	4b14      	ldr	r3, [pc, #80]	@ (800c79c <USBD_LL_Init+0x94>)
 800c74a:	2200      	movs	r2, #0
 800c74c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c74e:	4b13      	ldr	r3, [pc, #76]	@ (800c79c <USBD_LL_Init+0x94>)
 800c750:	2200      	movs	r2, #0
 800c752:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c754:	4b11      	ldr	r3, [pc, #68]	@ (800c79c <USBD_LL_Init+0x94>)
 800c756:	2200      	movs	r2, #0
 800c758:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800c75a:	4b10      	ldr	r3, [pc, #64]	@ (800c79c <USBD_LL_Init+0x94>)
 800c75c:	2200      	movs	r2, #0
 800c75e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c760:	4b0e      	ldr	r3, [pc, #56]	@ (800c79c <USBD_LL_Init+0x94>)
 800c762:	2200      	movs	r2, #0
 800c764:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c766:	480d      	ldr	r0, [pc, #52]	@ (800c79c <USBD_LL_Init+0x94>)
 800c768:	f7f8 f9af 	bl	8004aca <HAL_PCD_Init>
 800c76c:	4603      	mov	r3, r0
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d001      	beq.n	800c776 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c772:	f7f5 f8f7 	bl	8001964 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c776:	2180      	movs	r1, #128	@ 0x80
 800c778:	4808      	ldr	r0, [pc, #32]	@ (800c79c <USBD_LL_Init+0x94>)
 800c77a:	f7f9 fbdc 	bl	8005f36 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c77e:	2240      	movs	r2, #64	@ 0x40
 800c780:	2100      	movs	r1, #0
 800c782:	4806      	ldr	r0, [pc, #24]	@ (800c79c <USBD_LL_Init+0x94>)
 800c784:	f7f9 fb90 	bl	8005ea8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c788:	2280      	movs	r2, #128	@ 0x80
 800c78a:	2101      	movs	r1, #1
 800c78c:	4803      	ldr	r0, [pc, #12]	@ (800c79c <USBD_LL_Init+0x94>)
 800c78e:	f7f9 fb8b 	bl	8005ea8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c792:	2300      	movs	r3, #0
}
 800c794:	4618      	mov	r0, r3
 800c796:	3708      	adds	r7, #8
 800c798:	46bd      	mov	sp, r7
 800c79a:	bd80      	pop	{r7, pc}
 800c79c:	20002c38 	.word	0x20002c38

0800c7a0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c7a0:	b580      	push	{r7, lr}
 800c7a2:	b084      	sub	sp, #16
 800c7a4:	af00      	add	r7, sp, #0
 800c7a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c7a8:	2300      	movs	r3, #0
 800c7aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	f7f8 fa96 	bl	8004ce8 <HAL_PCD_Start>
 800c7bc:	4603      	mov	r3, r0
 800c7be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c7c0:	7bfb      	ldrb	r3, [r7, #15]
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	f000 f942 	bl	800ca4c <USBD_Get_USB_Status>
 800c7c8:	4603      	mov	r3, r0
 800c7ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c7cc:	7bbb      	ldrb	r3, [r7, #14]
}
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	3710      	adds	r7, #16
 800c7d2:	46bd      	mov	sp, r7
 800c7d4:	bd80      	pop	{r7, pc}

0800c7d6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c7d6:	b580      	push	{r7, lr}
 800c7d8:	b084      	sub	sp, #16
 800c7da:	af00      	add	r7, sp, #0
 800c7dc:	6078      	str	r0, [r7, #4]
 800c7de:	4608      	mov	r0, r1
 800c7e0:	4611      	mov	r1, r2
 800c7e2:	461a      	mov	r2, r3
 800c7e4:	4603      	mov	r3, r0
 800c7e6:	70fb      	strb	r3, [r7, #3]
 800c7e8:	460b      	mov	r3, r1
 800c7ea:	70bb      	strb	r3, [r7, #2]
 800c7ec:	4613      	mov	r3, r2
 800c7ee:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c7fe:	78bb      	ldrb	r3, [r7, #2]
 800c800:	883a      	ldrh	r2, [r7, #0]
 800c802:	78f9      	ldrb	r1, [r7, #3]
 800c804:	f7f8 ff6a 	bl	80056dc <HAL_PCD_EP_Open>
 800c808:	4603      	mov	r3, r0
 800c80a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c80c:	7bfb      	ldrb	r3, [r7, #15]
 800c80e:	4618      	mov	r0, r3
 800c810:	f000 f91c 	bl	800ca4c <USBD_Get_USB_Status>
 800c814:	4603      	mov	r3, r0
 800c816:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c818:	7bbb      	ldrb	r3, [r7, #14]
}
 800c81a:	4618      	mov	r0, r3
 800c81c:	3710      	adds	r7, #16
 800c81e:	46bd      	mov	sp, r7
 800c820:	bd80      	pop	{r7, pc}

0800c822 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c822:	b580      	push	{r7, lr}
 800c824:	b084      	sub	sp, #16
 800c826:	af00      	add	r7, sp, #0
 800c828:	6078      	str	r0, [r7, #4]
 800c82a:	460b      	mov	r3, r1
 800c82c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c82e:	2300      	movs	r3, #0
 800c830:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c832:	2300      	movs	r3, #0
 800c834:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c83c:	78fa      	ldrb	r2, [r7, #3]
 800c83e:	4611      	mov	r1, r2
 800c840:	4618      	mov	r0, r3
 800c842:	f7f8 ffb5 	bl	80057b0 <HAL_PCD_EP_Close>
 800c846:	4603      	mov	r3, r0
 800c848:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c84a:	7bfb      	ldrb	r3, [r7, #15]
 800c84c:	4618      	mov	r0, r3
 800c84e:	f000 f8fd 	bl	800ca4c <USBD_Get_USB_Status>
 800c852:	4603      	mov	r3, r0
 800c854:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c856:	7bbb      	ldrb	r3, [r7, #14]
}
 800c858:	4618      	mov	r0, r3
 800c85a:	3710      	adds	r7, #16
 800c85c:	46bd      	mov	sp, r7
 800c85e:	bd80      	pop	{r7, pc}

0800c860 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c860:	b580      	push	{r7, lr}
 800c862:	b084      	sub	sp, #16
 800c864:	af00      	add	r7, sp, #0
 800c866:	6078      	str	r0, [r7, #4]
 800c868:	460b      	mov	r3, r1
 800c86a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c86c:	2300      	movs	r3, #0
 800c86e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c870:	2300      	movs	r3, #0
 800c872:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c87a:	78fa      	ldrb	r2, [r7, #3]
 800c87c:	4611      	mov	r1, r2
 800c87e:	4618      	mov	r0, r3
 800c880:	f7f9 f86d 	bl	800595e <HAL_PCD_EP_SetStall>
 800c884:	4603      	mov	r3, r0
 800c886:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c888:	7bfb      	ldrb	r3, [r7, #15]
 800c88a:	4618      	mov	r0, r3
 800c88c:	f000 f8de 	bl	800ca4c <USBD_Get_USB_Status>
 800c890:	4603      	mov	r3, r0
 800c892:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c894:	7bbb      	ldrb	r3, [r7, #14]
}
 800c896:	4618      	mov	r0, r3
 800c898:	3710      	adds	r7, #16
 800c89a:	46bd      	mov	sp, r7
 800c89c:	bd80      	pop	{r7, pc}

0800c89e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c89e:	b580      	push	{r7, lr}
 800c8a0:	b084      	sub	sp, #16
 800c8a2:	af00      	add	r7, sp, #0
 800c8a4:	6078      	str	r0, [r7, #4]
 800c8a6:	460b      	mov	r3, r1
 800c8a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c8ae:	2300      	movs	r3, #0
 800c8b0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c8b8:	78fa      	ldrb	r2, [r7, #3]
 800c8ba:	4611      	mov	r1, r2
 800c8bc:	4618      	mov	r0, r3
 800c8be:	f7f9 f8b1 	bl	8005a24 <HAL_PCD_EP_ClrStall>
 800c8c2:	4603      	mov	r3, r0
 800c8c4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c8c6:	7bfb      	ldrb	r3, [r7, #15]
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	f000 f8bf 	bl	800ca4c <USBD_Get_USB_Status>
 800c8ce:	4603      	mov	r3, r0
 800c8d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c8d2:	7bbb      	ldrb	r3, [r7, #14]
}
 800c8d4:	4618      	mov	r0, r3
 800c8d6:	3710      	adds	r7, #16
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	bd80      	pop	{r7, pc}

0800c8dc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c8dc:	b480      	push	{r7}
 800c8de:	b085      	sub	sp, #20
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	6078      	str	r0, [r7, #4]
 800c8e4:	460b      	mov	r3, r1
 800c8e6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c8ee:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c8f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	da0b      	bge.n	800c910 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c8f8:	78fb      	ldrb	r3, [r7, #3]
 800c8fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c8fe:	68f9      	ldr	r1, [r7, #12]
 800c900:	4613      	mov	r3, r2
 800c902:	00db      	lsls	r3, r3, #3
 800c904:	4413      	add	r3, r2
 800c906:	009b      	lsls	r3, r3, #2
 800c908:	440b      	add	r3, r1
 800c90a:	3316      	adds	r3, #22
 800c90c:	781b      	ldrb	r3, [r3, #0]
 800c90e:	e00b      	b.n	800c928 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c910:	78fb      	ldrb	r3, [r7, #3]
 800c912:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c916:	68f9      	ldr	r1, [r7, #12]
 800c918:	4613      	mov	r3, r2
 800c91a:	00db      	lsls	r3, r3, #3
 800c91c:	4413      	add	r3, r2
 800c91e:	009b      	lsls	r3, r3, #2
 800c920:	440b      	add	r3, r1
 800c922:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c926:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c928:	4618      	mov	r0, r3
 800c92a:	3714      	adds	r7, #20
 800c92c:	46bd      	mov	sp, r7
 800c92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c932:	4770      	bx	lr

0800c934 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c934:	b580      	push	{r7, lr}
 800c936:	b084      	sub	sp, #16
 800c938:	af00      	add	r7, sp, #0
 800c93a:	6078      	str	r0, [r7, #4]
 800c93c:	460b      	mov	r3, r1
 800c93e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c940:	2300      	movs	r3, #0
 800c942:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c944:	2300      	movs	r3, #0
 800c946:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c94e:	78fa      	ldrb	r2, [r7, #3]
 800c950:	4611      	mov	r1, r2
 800c952:	4618      	mov	r0, r3
 800c954:	f7f8 fe9e 	bl	8005694 <HAL_PCD_SetAddress>
 800c958:	4603      	mov	r3, r0
 800c95a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c95c:	7bfb      	ldrb	r3, [r7, #15]
 800c95e:	4618      	mov	r0, r3
 800c960:	f000 f874 	bl	800ca4c <USBD_Get_USB_Status>
 800c964:	4603      	mov	r3, r0
 800c966:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c968:	7bbb      	ldrb	r3, [r7, #14]
}
 800c96a:	4618      	mov	r0, r3
 800c96c:	3710      	adds	r7, #16
 800c96e:	46bd      	mov	sp, r7
 800c970:	bd80      	pop	{r7, pc}

0800c972 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c972:	b580      	push	{r7, lr}
 800c974:	b086      	sub	sp, #24
 800c976:	af00      	add	r7, sp, #0
 800c978:	60f8      	str	r0, [r7, #12]
 800c97a:	607a      	str	r2, [r7, #4]
 800c97c:	603b      	str	r3, [r7, #0]
 800c97e:	460b      	mov	r3, r1
 800c980:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c982:	2300      	movs	r3, #0
 800c984:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c986:	2300      	movs	r3, #0
 800c988:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c990:	7af9      	ldrb	r1, [r7, #11]
 800c992:	683b      	ldr	r3, [r7, #0]
 800c994:	687a      	ldr	r2, [r7, #4]
 800c996:	f7f8 ffa8 	bl	80058ea <HAL_PCD_EP_Transmit>
 800c99a:	4603      	mov	r3, r0
 800c99c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c99e:	7dfb      	ldrb	r3, [r7, #23]
 800c9a0:	4618      	mov	r0, r3
 800c9a2:	f000 f853 	bl	800ca4c <USBD_Get_USB_Status>
 800c9a6:	4603      	mov	r3, r0
 800c9a8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c9aa:	7dbb      	ldrb	r3, [r7, #22]
}
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	3718      	adds	r7, #24
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	bd80      	pop	{r7, pc}

0800c9b4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c9b4:	b580      	push	{r7, lr}
 800c9b6:	b086      	sub	sp, #24
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	60f8      	str	r0, [r7, #12]
 800c9bc:	607a      	str	r2, [r7, #4]
 800c9be:	603b      	str	r3, [r7, #0]
 800c9c0:	460b      	mov	r3, r1
 800c9c2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c9d2:	7af9      	ldrb	r1, [r7, #11]
 800c9d4:	683b      	ldr	r3, [r7, #0]
 800c9d6:	687a      	ldr	r2, [r7, #4]
 800c9d8:	f7f8 ff34 	bl	8005844 <HAL_PCD_EP_Receive>
 800c9dc:	4603      	mov	r3, r0
 800c9de:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c9e0:	7dfb      	ldrb	r3, [r7, #23]
 800c9e2:	4618      	mov	r0, r3
 800c9e4:	f000 f832 	bl	800ca4c <USBD_Get_USB_Status>
 800c9e8:	4603      	mov	r3, r0
 800c9ea:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c9ec:	7dbb      	ldrb	r3, [r7, #22]
}
 800c9ee:	4618      	mov	r0, r3
 800c9f0:	3718      	adds	r7, #24
 800c9f2:	46bd      	mov	sp, r7
 800c9f4:	bd80      	pop	{r7, pc}

0800c9f6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c9f6:	b580      	push	{r7, lr}
 800c9f8:	b082      	sub	sp, #8
 800c9fa:	af00      	add	r7, sp, #0
 800c9fc:	6078      	str	r0, [r7, #4]
 800c9fe:	460b      	mov	r3, r1
 800ca00:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ca08:	78fa      	ldrb	r2, [r7, #3]
 800ca0a:	4611      	mov	r1, r2
 800ca0c:	4618      	mov	r0, r3
 800ca0e:	f7f8 ff54 	bl	80058ba <HAL_PCD_EP_GetRxCount>
 800ca12:	4603      	mov	r3, r0
}
 800ca14:	4618      	mov	r0, r3
 800ca16:	3708      	adds	r7, #8
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	bd80      	pop	{r7, pc}

0800ca1c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ca1c:	b480      	push	{r7}
 800ca1e:	b083      	sub	sp, #12
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ca24:	4b03      	ldr	r3, [pc, #12]	@ (800ca34 <USBD_static_malloc+0x18>)
}
 800ca26:	4618      	mov	r0, r3
 800ca28:	370c      	adds	r7, #12
 800ca2a:	46bd      	mov	sp, r7
 800ca2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca30:	4770      	bx	lr
 800ca32:	bf00      	nop
 800ca34:	2000311c 	.word	0x2000311c

0800ca38 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ca38:	b480      	push	{r7}
 800ca3a:	b083      	sub	sp, #12
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	6078      	str	r0, [r7, #4]

}
 800ca40:	bf00      	nop
 800ca42:	370c      	adds	r7, #12
 800ca44:	46bd      	mov	sp, r7
 800ca46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca4a:	4770      	bx	lr

0800ca4c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ca4c:	b480      	push	{r7}
 800ca4e:	b085      	sub	sp, #20
 800ca50:	af00      	add	r7, sp, #0
 800ca52:	4603      	mov	r3, r0
 800ca54:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca56:	2300      	movs	r3, #0
 800ca58:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ca5a:	79fb      	ldrb	r3, [r7, #7]
 800ca5c:	2b03      	cmp	r3, #3
 800ca5e:	d817      	bhi.n	800ca90 <USBD_Get_USB_Status+0x44>
 800ca60:	a201      	add	r2, pc, #4	@ (adr r2, 800ca68 <USBD_Get_USB_Status+0x1c>)
 800ca62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca66:	bf00      	nop
 800ca68:	0800ca79 	.word	0x0800ca79
 800ca6c:	0800ca7f 	.word	0x0800ca7f
 800ca70:	0800ca85 	.word	0x0800ca85
 800ca74:	0800ca8b 	.word	0x0800ca8b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ca78:	2300      	movs	r3, #0
 800ca7a:	73fb      	strb	r3, [r7, #15]
    break;
 800ca7c:	e00b      	b.n	800ca96 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ca7e:	2303      	movs	r3, #3
 800ca80:	73fb      	strb	r3, [r7, #15]
    break;
 800ca82:	e008      	b.n	800ca96 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ca84:	2301      	movs	r3, #1
 800ca86:	73fb      	strb	r3, [r7, #15]
    break;
 800ca88:	e005      	b.n	800ca96 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ca8a:	2303      	movs	r3, #3
 800ca8c:	73fb      	strb	r3, [r7, #15]
    break;
 800ca8e:	e002      	b.n	800ca96 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ca90:	2303      	movs	r3, #3
 800ca92:	73fb      	strb	r3, [r7, #15]
    break;
 800ca94:	bf00      	nop
  }
  return usb_status;
 800ca96:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca98:	4618      	mov	r0, r3
 800ca9a:	3714      	adds	r7, #20
 800ca9c:	46bd      	mov	sp, r7
 800ca9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa2:	4770      	bx	lr

0800caa4 <DataHist_parameters>:
 800caa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800caa8:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800caaa:	9f06      	ldr	r7, [sp, #24]
 800caac:	7020      	strb	r0, [r4, #0]
 800caae:	6808      	ldr	r0, [r1, #0]
 800cab0:	6060      	str	r0, [r4, #4]
 800cab2:	6848      	ldr	r0, [r1, #4]
 800cab4:	60a0      	str	r0, [r4, #8]
 800cab6:	6888      	ldr	r0, [r1, #8]
 800cab8:	60e0      	str	r0, [r4, #12]
 800caba:	68c8      	ldr	r0, [r1, #12]
 800cabc:	6120      	str	r0, [r4, #16]
 800cabe:	6908      	ldr	r0, [r1, #16]
 800cac0:	6160      	str	r0, [r4, #20]
 800cac2:	6948      	ldr	r0, [r1, #20]
 800cac4:	61a0      	str	r0, [r4, #24]
 800cac6:	6988      	ldr	r0, [r1, #24]
 800cac8:	61e0      	str	r0, [r4, #28]
 800caca:	69c8      	ldr	r0, [r1, #28]
 800cacc:	6220      	str	r0, [r4, #32]
 800cace:	6a09      	ldr	r1, [r1, #32]
 800cad0:	6261      	str	r1, [r4, #36]	@ 0x24
 800cad2:	e9dd 6507 	ldrd	r6, r5, [sp, #28]
 800cad6:	8811      	ldrh	r1, [r2, #0]
 800cad8:	edd2 7a01 	vldr	s15, [r2, #4]
 800cadc:	8521      	strh	r1, [r4, #40]	@ 0x28
 800cade:	3280      	adds	r2, #128	@ 0x80
 800cae0:	f104 0830 	add.w	r8, r4, #48	@ 0x30
 800cae4:	f04f 0e00 	mov.w	lr, #0
 800cae8:	f1a2 0178 	sub.w	r1, r2, #120	@ 0x78
 800caec:	4640      	mov	r0, r8
 800caee:	f851 cb04 	ldr.w	ip, [r1], #4
 800caf2:	f840 cb04 	str.w	ip, [r0], #4
 800caf6:	4291      	cmp	r1, r2
 800caf8:	d1f9      	bne.n	800caee <DataHist_parameters+0x4a>
 800cafa:	f10e 0e1e 	add.w	lr, lr, #30
 800cafe:	f1be 0f5a 	cmp.w	lr, #90	@ 0x5a
 800cb02:	f108 0878 	add.w	r8, r8, #120	@ 0x78
 800cb06:	f101 0278 	add.w	r2, r1, #120	@ 0x78
 800cb0a:	d1ed      	bne.n	800cae8 <DataHist_parameters+0x44>
 800cb0c:	edc4 7a0b 	vstr	s15, [r4, #44]	@ 0x2c
 800cb10:	881a      	ldrh	r2, [r3, #0]
 800cb12:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800cb16:	f8a4 2198 	strh.w	r2, [r4, #408]	@ 0x198
 800cb1a:	3380      	adds	r3, #128	@ 0x80
 800cb1c:	f504 7ed0 	add.w	lr, r4, #416	@ 0x1a0
 800cb20:	f04f 0c00 	mov.w	ip, #0
 800cb24:	f1a3 0278 	sub.w	r2, r3, #120	@ 0x78
 800cb28:	4671      	mov	r1, lr
 800cb2a:	f852 0b04 	ldr.w	r0, [r2], #4
 800cb2e:	f841 0b04 	str.w	r0, [r1], #4
 800cb32:	429a      	cmp	r2, r3
 800cb34:	d1f9      	bne.n	800cb2a <DataHist_parameters+0x86>
 800cb36:	f10c 0c1e 	add.w	ip, ip, #30
 800cb3a:	f1bc 0f5a 	cmp.w	ip, #90	@ 0x5a
 800cb3e:	f10e 0e78 	add.w	lr, lr, #120	@ 0x78
 800cb42:	f102 0378 	add.w	r3, r2, #120	@ 0x78
 800cb46:	d1ed      	bne.n	800cb24 <DataHist_parameters+0x80>
 800cb48:	f8c4 819c 	str.w	r8, [r4, #412]	@ 0x19c
 800cb4c:	883b      	ldrh	r3, [r7, #0]
 800cb4e:	f8d7 e004 	ldr.w	lr, [r7, #4]
 800cb52:	f8a4 3308 	strh.w	r3, [r4, #776]	@ 0x308
 800cb56:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 800cb5a:	f504 7c44 	add.w	ip, r4, #784	@ 0x310
 800cb5e:	2700      	movs	r7, #0
 800cb60:	f1a0 0378 	sub.w	r3, r0, #120	@ 0x78
 800cb64:	4662      	mov	r2, ip
 800cb66:	f853 1b04 	ldr.w	r1, [r3], #4
 800cb6a:	f842 1b04 	str.w	r1, [r2], #4
 800cb6e:	4298      	cmp	r0, r3
 800cb70:	d1f9      	bne.n	800cb66 <DataHist_parameters+0xc2>
 800cb72:	371e      	adds	r7, #30
 800cb74:	2f5a      	cmp	r7, #90	@ 0x5a
 800cb76:	f10c 0c78 	add.w	ip, ip, #120	@ 0x78
 800cb7a:	f100 0078 	add.w	r0, r0, #120	@ 0x78
 800cb7e:	d1ef      	bne.n	800cb60 <DataHist_parameters+0xbc>
 800cb80:	f8c4 e30c 	str.w	lr, [r4, #780]	@ 0x30c
 800cb84:	8833      	ldrh	r3, [r6, #0]
 800cb86:	f8d6 c004 	ldr.w	ip, [r6, #4]
 800cb8a:	f8a4 3478 	strh.w	r3, [r4, #1144]	@ 0x478
 800cb8e:	f106 0080 	add.w	r0, r6, #128	@ 0x80
 800cb92:	f504 6790 	add.w	r7, r4, #1152	@ 0x480
 800cb96:	2600      	movs	r6, #0
 800cb98:	f1a0 0378 	sub.w	r3, r0, #120	@ 0x78
 800cb9c:	463a      	mov	r2, r7
 800cb9e:	f853 1b04 	ldr.w	r1, [r3], #4
 800cba2:	f842 1b04 	str.w	r1, [r2], #4
 800cba6:	4298      	cmp	r0, r3
 800cba8:	d1f9      	bne.n	800cb9e <DataHist_parameters+0xfa>
 800cbaa:	361e      	adds	r6, #30
 800cbac:	2e5a      	cmp	r6, #90	@ 0x5a
 800cbae:	f107 0778 	add.w	r7, r7, #120	@ 0x78
 800cbb2:	f100 0078 	add.w	r0, r0, #120	@ 0x78
 800cbb6:	d1ef      	bne.n	800cb98 <DataHist_parameters+0xf4>
 800cbb8:	f504 638f 	add.w	r3, r4, #1144	@ 0x478
 800cbbc:	69aa      	ldr	r2, [r5, #24]
 800cbbe:	f8c3 c004 	str.w	ip, [r3, #4]
 800cbc2:	f504 63bd 	add.w	r3, r4, #1512	@ 0x5e8
 800cbc6:	7829      	ldrb	r1, [r5, #0]
 800cbc8:	f884 15e8 	strb.w	r1, [r4, #1512]	@ 0x5e8
 800cbcc:	619a      	str	r2, [r3, #24]
 800cbce:	686a      	ldr	r2, [r5, #4]
 800cbd0:	605a      	str	r2, [r3, #4]
 800cbd2:	68aa      	ldr	r2, [r5, #8]
 800cbd4:	609a      	str	r2, [r3, #8]
 800cbd6:	68ea      	ldr	r2, [r5, #12]
 800cbd8:	60da      	str	r2, [r3, #12]
 800cbda:	692a      	ldr	r2, [r5, #16]
 800cbdc:	611a      	str	r2, [r3, #16]
 800cbde:	696a      	ldr	r2, [r5, #20]
 800cbe0:	615a      	str	r2, [r3, #20]
 800cbe2:	69ea      	ldr	r2, [r5, #28]
 800cbe4:	61da      	str	r2, [r3, #28]
 800cbe6:	6a2a      	ldr	r2, [r5, #32]
 800cbe8:	621a      	str	r2, [r3, #32]
 800cbea:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 800cbec:	625a      	str	r2, [r3, #36]	@ 0x24
 800cbee:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 800cbf0:	629a      	str	r2, [r3, #40]	@ 0x28
 800cbf2:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 800cbf4:	62da      	str	r2, [r3, #44]	@ 0x2c
 800cbf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cbfa:	bf00      	nop

0800cbfc <rotVect>:
 800cbfc:	f991 3001 	ldrsb.w	r3, [r1, #1]
 800cc00:	ed92 7a01 	vldr	s14, [r2, #4]
 800cc04:	ed92 6a00 	vldr	s12, [r2]
 800cc08:	ee07 3a90 	vmov	s15, r3
 800cc0c:	f991 3000 	ldrsb.w	r3, [r1]
 800cc10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cc14:	ee06 3a90 	vmov	s13, r3
 800cc18:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cc1c:	f991 3002 	ldrsb.w	r3, [r1, #2]
 800cc20:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800cc24:	ee07 3a10 	vmov	s14, r3
 800cc28:	eee6 7a86 	vfma.f32	s15, s13, s12
 800cc2c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cc30:	edd2 6a02 	vldr	s13, [r2, #8]
 800cc34:	eee7 7a26 	vfma.f32	s15, s14, s13
 800cc38:	edc0 7a00 	vstr	s15, [r0]
 800cc3c:	f991 3004 	ldrsb.w	r3, [r1, #4]
 800cc40:	ed92 7a01 	vldr	s14, [r2, #4]
 800cc44:	ed92 6a00 	vldr	s12, [r2]
 800cc48:	ee07 3a90 	vmov	s15, r3
 800cc4c:	f991 3003 	ldrsb.w	r3, [r1, #3]
 800cc50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cc54:	ee06 3a90 	vmov	s13, r3
 800cc58:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cc5c:	f991 3005 	ldrsb.w	r3, [r1, #5]
 800cc60:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800cc64:	ee07 3a10 	vmov	s14, r3
 800cc68:	eee6 7a86 	vfma.f32	s15, s13, s12
 800cc6c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cc70:	edd2 6a02 	vldr	s13, [r2, #8]
 800cc74:	eee7 7a26 	vfma.f32	s15, s14, s13
 800cc78:	edc0 7a01 	vstr	s15, [r0, #4]
 800cc7c:	f991 3007 	ldrsb.w	r3, [r1, #7]
 800cc80:	ed92 7a01 	vldr	s14, [r2, #4]
 800cc84:	ed92 6a00 	vldr	s12, [r2]
 800cc88:	ee07 3a90 	vmov	s15, r3
 800cc8c:	f991 3006 	ldrsb.w	r3, [r1, #6]
 800cc90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cc94:	ee06 3a90 	vmov	s13, r3
 800cc98:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cc9c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800cca0:	f991 3008 	ldrsb.w	r3, [r1, #8]
 800cca4:	eee6 7a86 	vfma.f32	s15, s13, s12
 800cca8:	ee07 3a10 	vmov	s14, r3
 800ccac:	edd2 6a02 	vldr	s13, [r2, #8]
 800ccb0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ccb4:	eee7 7a26 	vfma.f32	s15, s14, s13
 800ccb8:	edc0 7a02 	vstr	s15, [r0, #8]
 800ccbc:	4770      	bx	lr
 800ccbe:	bf00      	nop

0800ccc0 <findAxis>:
 800ccc0:	f990 3000 	ldrsb.w	r3, [r0]
 800ccc4:	2b01      	cmp	r3, #1
 800ccc6:	d027      	beq.n	800cd18 <findAxis+0x58>
 800ccc8:	3301      	adds	r3, #1
 800ccca:	d00e      	beq.n	800ccea <findAxis+0x2a>
 800cccc:	f990 3003 	ldrsb.w	r3, [r0, #3]
 800ccd0:	2b01      	cmp	r3, #1
 800ccd2:	d053      	beq.n	800cd7c <findAxis+0xbc>
 800ccd4:	3301      	adds	r3, #1
 800ccd6:	d048      	beq.n	800cd6a <findAxis+0xaa>
 800ccd8:	f990 3006 	ldrsb.w	r3, [r0, #6]
 800ccdc:	2b01      	cmp	r3, #1
 800ccde:	d053      	beq.n	800cd88 <findAxis+0xc8>
 800cce0:	3301      	adds	r3, #1
 800cce2:	d104      	bne.n	800ccee <findAxis+0x2e>
 800cce4:	2364      	movs	r3, #100	@ 0x64
 800cce6:	700b      	strb	r3, [r1, #0]
 800cce8:	e001      	b.n	800ccee <findAxis+0x2e>
 800ccea:	2377      	movs	r3, #119	@ 0x77
 800ccec:	700b      	strb	r3, [r1, #0]
 800ccee:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800ccf2:	2b01      	cmp	r3, #1
 800ccf4:	d016      	beq.n	800cd24 <findAxis+0x64>
 800ccf6:	3301      	adds	r3, #1
 800ccf8:	d02e      	beq.n	800cd58 <findAxis+0x98>
 800ccfa:	f990 3004 	ldrsb.w	r3, [r0, #4]
 800ccfe:	2b01      	cmp	r3, #1
 800cd00:	d039      	beq.n	800cd76 <findAxis+0xb6>
 800cd02:	3301      	adds	r3, #1
 800cd04:	d034      	beq.n	800cd70 <findAxis+0xb0>
 800cd06:	f990 3007 	ldrsb.w	r3, [r0, #7]
 800cd0a:	2b01      	cmp	r3, #1
 800cd0c:	d03f      	beq.n	800cd8e <findAxis+0xce>
 800cd0e:	3301      	adds	r3, #1
 800cd10:	d10a      	bne.n	800cd28 <findAxis+0x68>
 800cd12:	2364      	movs	r3, #100	@ 0x64
 800cd14:	704b      	strb	r3, [r1, #1]
 800cd16:	e007      	b.n	800cd28 <findAxis+0x68>
 800cd18:	2365      	movs	r3, #101	@ 0x65
 800cd1a:	700b      	strb	r3, [r1, #0]
 800cd1c:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800cd20:	2b01      	cmp	r3, #1
 800cd22:	d1e8      	bne.n	800ccf6 <findAxis+0x36>
 800cd24:	2365      	movs	r3, #101	@ 0x65
 800cd26:	704b      	strb	r3, [r1, #1]
 800cd28:	f990 3002 	ldrsb.w	r3, [r0, #2]
 800cd2c:	2b01      	cmp	r3, #1
 800cd2e:	d010      	beq.n	800cd52 <findAxis+0x92>
 800cd30:	3301      	adds	r3, #1
 800cd32:	d014      	beq.n	800cd5e <findAxis+0x9e>
 800cd34:	f990 3005 	ldrsb.w	r3, [r0, #5]
 800cd38:	2b01      	cmp	r3, #1
 800cd3a:	d022      	beq.n	800cd82 <findAxis+0xc2>
 800cd3c:	3301      	adds	r3, #1
 800cd3e:	d011      	beq.n	800cd64 <findAxis+0xa4>
 800cd40:	f990 3008 	ldrsb.w	r3, [r0, #8]
 800cd44:	2b01      	cmp	r3, #1
 800cd46:	d025      	beq.n	800cd94 <findAxis+0xd4>
 800cd48:	3301      	adds	r3, #1
 800cd4a:	bf04      	itt	eq
 800cd4c:	2364      	moveq	r3, #100	@ 0x64
 800cd4e:	708b      	strbeq	r3, [r1, #2]
 800cd50:	4770      	bx	lr
 800cd52:	2365      	movs	r3, #101	@ 0x65
 800cd54:	708b      	strb	r3, [r1, #2]
 800cd56:	4770      	bx	lr
 800cd58:	2377      	movs	r3, #119	@ 0x77
 800cd5a:	704b      	strb	r3, [r1, #1]
 800cd5c:	e7e4      	b.n	800cd28 <findAxis+0x68>
 800cd5e:	2377      	movs	r3, #119	@ 0x77
 800cd60:	708b      	strb	r3, [r1, #2]
 800cd62:	4770      	bx	lr
 800cd64:	2373      	movs	r3, #115	@ 0x73
 800cd66:	708b      	strb	r3, [r1, #2]
 800cd68:	4770      	bx	lr
 800cd6a:	2373      	movs	r3, #115	@ 0x73
 800cd6c:	700b      	strb	r3, [r1, #0]
 800cd6e:	e7be      	b.n	800ccee <findAxis+0x2e>
 800cd70:	2373      	movs	r3, #115	@ 0x73
 800cd72:	704b      	strb	r3, [r1, #1]
 800cd74:	e7d8      	b.n	800cd28 <findAxis+0x68>
 800cd76:	236e      	movs	r3, #110	@ 0x6e
 800cd78:	704b      	strb	r3, [r1, #1]
 800cd7a:	e7d5      	b.n	800cd28 <findAxis+0x68>
 800cd7c:	236e      	movs	r3, #110	@ 0x6e
 800cd7e:	700b      	strb	r3, [r1, #0]
 800cd80:	e7b5      	b.n	800ccee <findAxis+0x2e>
 800cd82:	236e      	movs	r3, #110	@ 0x6e
 800cd84:	708b      	strb	r3, [r1, #2]
 800cd86:	4770      	bx	lr
 800cd88:	2375      	movs	r3, #117	@ 0x75
 800cd8a:	700b      	strb	r3, [r1, #0]
 800cd8c:	e7af      	b.n	800ccee <findAxis+0x2e>
 800cd8e:	2375      	movs	r3, #117	@ 0x75
 800cd90:	704b      	strb	r3, [r1, #1]
 800cd92:	e7c9      	b.n	800cd28 <findAxis+0x68>
 800cd94:	2375      	movs	r3, #117	@ 0x75
 800cd96:	708b      	strb	r3, [r1, #2]
 800cd98:	4770      	bx	lr
 800cd9a:	bf00      	nop
 800cd9c:	0000      	movs	r0, r0
	...

0800cda0 <findDirection>:
 800cda0:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
 800cda4:	ed2d 8b06 	vpush	{d8-d10}
 800cda8:	eef0 9ae0 	vabs.f32	s19, s1
 800cdac:	eeb0 9a40 	vmov.f32	s18, s0
 800cdb0:	4604      	mov	r4, r0
 800cdb2:	ee19 0a90 	vmov	r0, s19
 800cdb6:	eeb0 8a41 	vmov.f32	s16, s2
 800cdba:	eef0 8a60 	vmov.f32	s17, s1
 800cdbe:	eeb0 aac9 	vabs.f32	s20, s18
 800cdc2:	f7f3 fb65 	bl	8000490 <__aeabi_f2d>
 800cdc6:	eeb4 aae9 	vcmpe.f32	s20, s19
 800cdca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdce:	4606      	mov	r6, r0
 800cdd0:	460f      	mov	r7, r1
 800cdd2:	eef0 aac8 	vabs.f32	s21, s16
 800cdd6:	dd32      	ble.n	800ce3e <findDirection+0x9e>
 800cdd8:	eeb4 aaea 	vcmpe.f32	s20, s21
 800cddc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cde0:	dd2d      	ble.n	800ce3e <findDirection+0x9e>
 800cde2:	a36b      	add	r3, pc, #428	@ (adr r3, 800cf90 <findDirection+0x1f0>)
 800cde4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cde8:	f7f3 fbaa 	bl	8000540 <__aeabi_dmul>
 800cdec:	4680      	mov	r8, r0
 800cdee:	ee1a 0a10 	vmov	r0, s20
 800cdf2:	4689      	mov	r9, r1
 800cdf4:	f7f3 fb4c 	bl	8000490 <__aeabi_f2d>
 800cdf8:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 800cdfc:	4606      	mov	r6, r0
 800cdfe:	460f      	mov	r7, r1
 800ce00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce04:	4640      	mov	r0, r8
 800ce06:	4649      	mov	r1, r9
 800ce08:	4632      	mov	r2, r6
 800ce0a:	463b      	mov	r3, r7
 800ce0c:	dd76      	ble.n	800cefc <findDirection+0x15c>
 800ce0e:	f7f3 fe09 	bl	8000a24 <__aeabi_dcmplt>
 800ce12:	b178      	cbz	r0, 800ce34 <findDirection+0x94>
 800ce14:	ee1a 0a90 	vmov	r0, s21
 800ce18:	f7f3 fb3a 	bl	8000490 <__aeabi_f2d>
 800ce1c:	a35c      	add	r3, pc, #368	@ (adr r3, 800cf90 <findDirection+0x1f0>)
 800ce1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce22:	f7f3 fb8d 	bl	8000540 <__aeabi_dmul>
 800ce26:	4632      	mov	r2, r6
 800ce28:	463b      	mov	r3, r7
 800ce2a:	f7f3 fdfb 	bl	8000a24 <__aeabi_dcmplt>
 800ce2e:	2800      	cmp	r0, #0
 800ce30:	bf18      	it	ne
 800ce32:	2404      	movne	r4, #4
 800ce34:	ecbd 8b06 	vpop	{d8-d10}
 800ce38:	4620      	mov	r0, r4
 800ce3a:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800ce3e:	eef4 9aea 	vcmpe.f32	s19, s21
 800ce42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce46:	dd28      	ble.n	800ce9a <findDirection+0xfa>
 800ce48:	ee1a 0a10 	vmov	r0, s20
 800ce4c:	f7f3 fb20 	bl	8000490 <__aeabi_f2d>
 800ce50:	a34f      	add	r3, pc, #316	@ (adr r3, 800cf90 <findDirection+0x1f0>)
 800ce52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce56:	f7f3 fb73 	bl	8000540 <__aeabi_dmul>
 800ce5a:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800ce5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce62:	4632      	mov	r2, r6
 800ce64:	463b      	mov	r3, r7
 800ce66:	dd5e      	ble.n	800cf26 <findDirection+0x186>
 800ce68:	f7f3 fddc 	bl	8000a24 <__aeabi_dcmplt>
 800ce6c:	2800      	cmp	r0, #0
 800ce6e:	d0e1      	beq.n	800ce34 <findDirection+0x94>
 800ce70:	ee1a 0a90 	vmov	r0, s21
 800ce74:	f7f3 fb0c 	bl	8000490 <__aeabi_f2d>
 800ce78:	a345      	add	r3, pc, #276	@ (adr r3, 800cf90 <findDirection+0x1f0>)
 800ce7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce7e:	f7f3 fb5f 	bl	8000540 <__aeabi_dmul>
 800ce82:	4632      	mov	r2, r6
 800ce84:	463b      	mov	r3, r7
 800ce86:	f7f3 fdcd 	bl	8000a24 <__aeabi_dcmplt>
 800ce8a:	ecbd 8b06 	vpop	{d8-d10}
 800ce8e:	2800      	cmp	r0, #0
 800ce90:	bf18      	it	ne
 800ce92:	2401      	movne	r4, #1
 800ce94:	4620      	mov	r0, r4
 800ce96:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800ce9a:	ee1a 0a90 	vmov	r0, s21
 800ce9e:	f7f3 faf7 	bl	8000490 <__aeabi_f2d>
 800cea2:	4602      	mov	r2, r0
 800cea4:	460b      	mov	r3, r1
 800cea6:	4630      	mov	r0, r6
 800cea8:	4639      	mov	r1, r7
 800ceaa:	4616      	mov	r6, r2
 800ceac:	461f      	mov	r7, r3
 800ceae:	a338      	add	r3, pc, #224	@ (adr r3, 800cf90 <findDirection+0x1f0>)
 800ceb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceb4:	f7f3 fb44 	bl	8000540 <__aeabi_dmul>
 800ceb8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800cebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cec0:	4602      	mov	r2, r0
 800cec2:	460b      	mov	r3, r1
 800cec4:	4630      	mov	r0, r6
 800cec6:	4639      	mov	r1, r7
 800cec8:	dd46      	ble.n	800cf58 <findDirection+0x1b8>
 800ceca:	f7f3 fdc9 	bl	8000a60 <__aeabi_dcmpgt>
 800cece:	2800      	cmp	r0, #0
 800ced0:	d0b0      	beq.n	800ce34 <findDirection+0x94>
 800ced2:	ee1a 0a10 	vmov	r0, s20
 800ced6:	f7f3 fadb 	bl	8000490 <__aeabi_f2d>
 800ceda:	a32d      	add	r3, pc, #180	@ (adr r3, 800cf90 <findDirection+0x1f0>)
 800cedc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cee0:	f7f3 fb2e 	bl	8000540 <__aeabi_dmul>
 800cee4:	4632      	mov	r2, r6
 800cee6:	463b      	mov	r3, r7
 800cee8:	f7f3 fd9c 	bl	8000a24 <__aeabi_dcmplt>
 800ceec:	ecbd 8b06 	vpop	{d8-d10}
 800cef0:	2800      	cmp	r0, #0
 800cef2:	bf18      	it	ne
 800cef4:	2400      	movne	r4, #0
 800cef6:	4620      	mov	r0, r4
 800cef8:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800cefc:	f7f3 fd92 	bl	8000a24 <__aeabi_dcmplt>
 800cf00:	2800      	cmp	r0, #0
 800cf02:	d097      	beq.n	800ce34 <findDirection+0x94>
 800cf04:	ee1a 0a90 	vmov	r0, s21
 800cf08:	f7f3 fac2 	bl	8000490 <__aeabi_f2d>
 800cf0c:	a320      	add	r3, pc, #128	@ (adr r3, 800cf90 <findDirection+0x1f0>)
 800cf0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf12:	f7f3 fb15 	bl	8000540 <__aeabi_dmul>
 800cf16:	4632      	mov	r2, r6
 800cf18:	463b      	mov	r3, r7
 800cf1a:	f7f3 fd83 	bl	8000a24 <__aeabi_dcmplt>
 800cf1e:	2800      	cmp	r0, #0
 800cf20:	bf18      	it	ne
 800cf22:	2405      	movne	r4, #5
 800cf24:	e786      	b.n	800ce34 <findDirection+0x94>
 800cf26:	f7f3 fd7d 	bl	8000a24 <__aeabi_dcmplt>
 800cf2a:	2800      	cmp	r0, #0
 800cf2c:	d082      	beq.n	800ce34 <findDirection+0x94>
 800cf2e:	ee1a 0a90 	vmov	r0, s21
 800cf32:	f7f3 faad 	bl	8000490 <__aeabi_f2d>
 800cf36:	a316      	add	r3, pc, #88	@ (adr r3, 800cf90 <findDirection+0x1f0>)
 800cf38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf3c:	f7f3 fb00 	bl	8000540 <__aeabi_dmul>
 800cf40:	4632      	mov	r2, r6
 800cf42:	463b      	mov	r3, r7
 800cf44:	f7f3 fd6e 	bl	8000a24 <__aeabi_dcmplt>
 800cf48:	ecbd 8b06 	vpop	{d8-d10}
 800cf4c:	2800      	cmp	r0, #0
 800cf4e:	bf18      	it	ne
 800cf50:	2403      	movne	r4, #3
 800cf52:	4620      	mov	r0, r4
 800cf54:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800cf58:	f7f3 fd82 	bl	8000a60 <__aeabi_dcmpgt>
 800cf5c:	2800      	cmp	r0, #0
 800cf5e:	f43f af69 	beq.w	800ce34 <findDirection+0x94>
 800cf62:	ee1a 0a10 	vmov	r0, s20
 800cf66:	f7f3 fa93 	bl	8000490 <__aeabi_f2d>
 800cf6a:	a309      	add	r3, pc, #36	@ (adr r3, 800cf90 <findDirection+0x1f0>)
 800cf6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf70:	f7f3 fae6 	bl	8000540 <__aeabi_dmul>
 800cf74:	4632      	mov	r2, r6
 800cf76:	463b      	mov	r3, r7
 800cf78:	f7f3 fd54 	bl	8000a24 <__aeabi_dcmplt>
 800cf7c:	ecbd 8b06 	vpop	{d8-d10}
 800cf80:	2800      	cmp	r0, #0
 800cf82:	bf18      	it	ne
 800cf84:	2402      	movne	r4, #2
 800cf86:	4620      	mov	r0, r4
 800cf88:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800cf8c:	f3af 8000 	nop.w
 800cf90:	e0000000 	.word	0xe0000000
 800cf94:	3ff6b851 	.word	0x3ff6b851

0800cf98 <updateOrientation>:
 800cf98:	2300      	movs	r3, #0
 800cf9a:	6003      	str	r3, [r0, #0]
 800cf9c:	6043      	str	r3, [r0, #4]
 800cf9e:	7203      	strb	r3, [r0, #8]
 800cfa0:	780b      	ldrb	r3, [r1, #0]
 800cfa2:	f891 c001 	ldrb.w	ip, [r1, #1]
 800cfa6:	f1a3 0242 	sub.w	r2, r3, #66	@ 0x42
 800cfaa:	2a17      	cmp	r2, #23
 800cfac:	bf98      	it	ls
 800cfae:	3320      	addls	r3, #32
 800cfb0:	f1ac 0242 	sub.w	r2, ip, #66	@ 0x42
 800cfb4:	bf98      	it	ls
 800cfb6:	b2db      	uxtbls	r3, r3
 800cfb8:	2a17      	cmp	r2, #23
 800cfba:	788a      	ldrb	r2, [r1, #2]
 800cfbc:	bf98      	it	ls
 800cfbe:	f10c 0c20 	addls.w	ip, ip, #32
 800cfc2:	f1a2 0142 	sub.w	r1, r2, #66	@ 0x42
 800cfc6:	bf98      	it	ls
 800cfc8:	fa5f fc8c 	uxtbls.w	ip, ip
 800cfcc:	2917      	cmp	r1, #23
 800cfce:	bf98      	it	ls
 800cfd0:	3220      	addls	r2, #32
 800cfd2:	f1a3 0364 	sub.w	r3, r3, #100	@ 0x64
 800cfd6:	bf98      	it	ls
 800cfd8:	b2d2      	uxtbls	r2, r2
 800cfda:	2b13      	cmp	r3, #19
 800cfdc:	d80d      	bhi.n	800cffa <updateOrientation+0x62>
 800cfde:	e8df f003 	tbb	[pc, r3]
 800cfe2:	3734      	.short	0x3734
 800cfe4:	0c0c0c0c 	.word	0x0c0c0c0c
 800cfe8:	0c0c0c0c 	.word	0x0c0c0c0c
 800cfec:	0c0c0c0a 	.word	0x0c0c0c0a
 800cff0:	3d0c3a0c 	.word	0x3d0c3a0c
 800cff4:	310c      	.short	0x310c
 800cff6:	2301      	movs	r3, #1
 800cff8:	70c3      	strb	r3, [r0, #3]
 800cffa:	f1ac 0c64 	sub.w	ip, ip, #100	@ 0x64
 800cffe:	f1bc 0f13 	cmp.w	ip, #19
 800d002:	d80d      	bhi.n	800d020 <updateOrientation+0x88>
 800d004:	e8df f00c 	tbb	[pc, ip]
 800d008:	0c0c392d 	.word	0x0c0c392d
 800d00c:	0c0c0c0c 	.word	0x0c0c0c0c
 800d010:	0c0a0c0c 	.word	0x0c0a0c0c
 800d014:	3c0c0c0c 	.word	0x3c0c0c0c
 800d018:	420c3f0c 	.word	0x420c3f0c
 800d01c:	2301      	movs	r3, #1
 800d01e:	7103      	strb	r3, [r0, #4]
 800d020:	3a64      	subs	r2, #100	@ 0x64
 800d022:	2a13      	cmp	r2, #19
 800d024:	d80d      	bhi.n	800d042 <updateOrientation+0xaa>
 800d026:	e8df f002 	tbb	[pc, r2]
 800d02a:	340a      	.short	0x340a
 800d02c:	0c0c0c0c 	.word	0x0c0c0c0c
 800d030:	0c0c0c0c 	.word	0x0c0c0c0c
 800d034:	0c0c0c37 	.word	0x0c0c0c37
 800d038:	250c220c 	.word	0x250c220c
 800d03c:	1f0c      	.short	0x1f0c
 800d03e:	23ff      	movs	r3, #255	@ 0xff
 800d040:	7203      	strb	r3, [r0, #8]
 800d042:	4770      	bx	lr
 800d044:	23ff      	movs	r3, #255	@ 0xff
 800d046:	7003      	strb	r3, [r0, #0]
 800d048:	e7d7      	b.n	800cffa <updateOrientation+0x62>
 800d04a:	23ff      	movs	r3, #255	@ 0xff
 800d04c:	7183      	strb	r3, [r0, #6]
 800d04e:	e7d4      	b.n	800cffa <updateOrientation+0x62>
 800d050:	2301      	movs	r3, #1
 800d052:	7003      	strb	r3, [r0, #0]
 800d054:	e7d1      	b.n	800cffa <updateOrientation+0x62>
 800d056:	23ff      	movs	r3, #255	@ 0xff
 800d058:	70c3      	strb	r3, [r0, #3]
 800d05a:	e7ce      	b.n	800cffa <updateOrientation+0x62>
 800d05c:	2301      	movs	r3, #1
 800d05e:	7183      	strb	r3, [r0, #6]
 800d060:	e7cb      	b.n	800cffa <updateOrientation+0x62>
 800d062:	23ff      	movs	r3, #255	@ 0xff
 800d064:	71c3      	strb	r3, [r0, #7]
 800d066:	e7db      	b.n	800d020 <updateOrientation+0x88>
 800d068:	23ff      	movs	r3, #255	@ 0xff
 800d06a:	7083      	strb	r3, [r0, #2]
 800d06c:	4770      	bx	lr
 800d06e:	23ff      	movs	r3, #255	@ 0xff
 800d070:	7143      	strb	r3, [r0, #5]
 800d072:	4770      	bx	lr
 800d074:	2301      	movs	r3, #1
 800d076:	7203      	strb	r3, [r0, #8]
 800d078:	4770      	bx	lr
 800d07a:	2301      	movs	r3, #1
 800d07c:	7043      	strb	r3, [r0, #1]
 800d07e:	e7cf      	b.n	800d020 <updateOrientation+0x88>
 800d080:	23ff      	movs	r3, #255	@ 0xff
 800d082:	7103      	strb	r3, [r0, #4]
 800d084:	e7cc      	b.n	800d020 <updateOrientation+0x88>
 800d086:	2301      	movs	r3, #1
 800d088:	71c3      	strb	r3, [r0, #7]
 800d08a:	e7c9      	b.n	800d020 <updateOrientation+0x88>
 800d08c:	23ff      	movs	r3, #255	@ 0xff
 800d08e:	7043      	strb	r3, [r0, #1]
 800d090:	e7c6      	b.n	800d020 <updateOrientation+0x88>
 800d092:	2301      	movs	r3, #1
 800d094:	7083      	strb	r3, [r0, #2]
 800d096:	4770      	bx	lr
 800d098:	2301      	movs	r3, #1
 800d09a:	7143      	strb	r3, [r0, #5]
 800d09c:	4770      	bx	lr
 800d09e:	bf00      	nop

0800d0a0 <qmult>:
 800d0a0:	ed91 2a03 	vldr	s4, [r1, #12]
 800d0a4:	ed90 3a01 	vldr	s6, [r0, #4]
 800d0a8:	edd0 5a02 	vldr	s11, [r0, #8]
 800d0ac:	edd1 4a01 	vldr	s9, [r1, #4]
 800d0b0:	ed90 4a00 	vldr	s8, [r0]
 800d0b4:	ed91 5a02 	vldr	s10, [r1, #8]
 800d0b8:	edd1 3a00 	vldr	s7, [r1]
 800d0bc:	edd0 2a03 	vldr	s5, [r0, #12]
 800d0c0:	ee25 6aa4 	vmul.f32	s12, s11, s9
 800d0c4:	ee62 6a03 	vmul.f32	s13, s4, s6
 800d0c8:	ee22 7a25 	vmul.f32	s14, s4, s11
 800d0cc:	ee64 7ac3 	vnmul.f32	s15, s9, s6
 800d0d0:	eea4 6a02 	vfma.f32	s12, s8, s4
 800d0d4:	eee4 6a05 	vfma.f32	s13, s8, s10
 800d0d8:	eea3 7a23 	vfma.f32	s14, s6, s7
 800d0dc:	eee4 7a63 	vfms.f32	s15, s8, s7
 800d0e0:	eea2 6aa3 	vfma.f32	s12, s5, s7
 800d0e4:	eee4 6aa2 	vfma.f32	s13, s9, s5
 800d0e8:	eea5 7a22 	vfma.f32	s14, s10, s5
 800d0ec:	eee2 7a22 	vfma.f32	s15, s4, s5
 800d0f0:	eea3 6a45 	vfms.f32	s12, s6, s10
 800d0f4:	eee5 6ae3 	vfms.f32	s13, s11, s7
 800d0f8:	eea4 7a64 	vfms.f32	s14, s8, s9
 800d0fc:	eee5 7a65 	vfms.f32	s15, s10, s11
 800d100:	ed82 6a00 	vstr	s12, [r2]
 800d104:	edc2 6a01 	vstr	s13, [r2, #4]
 800d108:	ed82 7a02 	vstr	s14, [r2, #8]
 800d10c:	edc2 7a03 	vstr	s15, [r2, #12]
 800d110:	4770      	bx	lr
 800d112:	bf00      	nop

0800d114 <dataDerivative5>:
 800d114:	ed90 7a02 	vldr	s14, [r0, #8]
 800d118:	edd0 7a05 	vldr	s15, [r0, #20]
 800d11c:	ed90 5a04 	vldr	s10, [r0, #16]
 800d120:	edd0 3a00 	vldr	s7, [r0]
 800d124:	edd0 6a09 	vldr	s13, [r0, #36]	@ 0x24
 800d128:	ed90 6a0b 	vldr	s12, [r0, #44]	@ 0x2c
 800d12c:	ed90 4a0e 	vldr	s8, [r0, #56]	@ 0x38
 800d130:	eef8 4a00 	vmov.f32	s9, #128	@ 0xc0000000 -2.0
 800d134:	eed7 7a24 	vfnms.f32	s15, s14, s9
 800d138:	ed90 7a01 	vldr	s14, [r0, #4]
 800d13c:	eee3 6aa4 	vfma.f32	s13, s7, s9
 800d140:	ee97 5a24 	vfnms.f32	s10, s14, s9
 800d144:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d148:	ed90 7a0a 	vldr	s14, [r0, #40]	@ 0x28
 800d14c:	eddf 4a13 	vldr	s9, [pc, #76]	@ 800d19c <dataDerivative5+0x88>
 800d150:	eef0 5a00 	vmov.f32	s11, #0	@ 0x40000000  2.0
 800d154:	eee4 7a25 	vfma.f32	s15, s8, s11
 800d158:	eeb0 6a66 	vmov.f32	s12, s13
 800d15c:	ee77 6a05 	vadd.f32	s13, s14, s10
 800d160:	ed90 5a0d 	vldr	s10, [r0, #52]	@ 0x34
 800d164:	ee20 7a24 	vmul.f32	s14, s0, s9
 800d168:	eee5 6a25 	vfma.f32	s13, s10, s11
 800d16c:	edd0 4a03 	vldr	s9, [r0, #12]
 800d170:	ed90 5a0c 	vldr	s10, [r0, #48]	@ 0x30
 800d174:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d178:	ee36 6a64 	vsub.f32	s12, s12, s9
 800d17c:	ee66 6a87 	vmul.f32	s13, s13, s14
 800d180:	eea5 6a25 	vfma.f32	s12, s10, s11
 800d184:	ee27 0aa7 	vmul.f32	s0, s15, s15
 800d188:	ee27 7a06 	vmul.f32	s14, s14, s12
 800d18c:	eea6 0aa6 	vfma.f32	s0, s13, s13
 800d190:	eea7 0a07 	vfma.f32	s0, s14, s14
 800d194:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d198:	4770      	bx	lr
 800d19a:	bf00      	nop
 800d19c:	3dcccccd 	.word	0x3dcccccd

0800d1a0 <b_dcm2q>:
 800d1a0:	ed90 5a08 	vldr	s10, [r0, #32]
 800d1a4:	edd0 7a00 	vldr	s15, [r0]
 800d1a8:	edd0 6a04 	vldr	s13, [r0, #16]
 800d1ac:	ee37 7a85 	vadd.f32	s14, s15, s10
 800d1b0:	eebf 6a00 	vmov.f32	s12, #240	@ 0xbf800000 -1.0
 800d1b4:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800d1b8:	eeff 4a00 	vmov.f32	s9, #240	@ 0xbf800000 -1.0
 800d1bc:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800d1c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1c4:	bfc5      	ittet	gt
 800d1c6:	eeb7 6a00 	vmovgt.f32	s12, #112	@ 0x3f800000  1.0
 800d1ca:	ee37 7a06 	vaddgt.f32	s14, s14, s12
 800d1ce:	eddf 5a43 	vldrle	s11, [pc, #268]	@ 800d2dc <b_dcm2q+0x13c>
 800d1d2:	eef1 5ac7 	vsqrtgt.f32	s11, s14
 800d1d6:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800d1da:	ee35 6a47 	vsub.f32	s12, s10, s14
 800d1de:	ee35 7a07 	vadd.f32	s14, s10, s14
 800d1e2:	eeb4 6ae4 	vcmpe.f32	s12, s9
 800d1e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1ea:	bfc5      	ittet	gt
 800d1ec:	eef7 4a00 	vmovgt.f32	s9, #112	@ 0x3f800000  1.0
 800d1f0:	ee76 4a24 	vaddgt.f32	s9, s12, s9
 800d1f4:	ed9f 6a39 	vldrle	s12, [pc, #228]	@ 800d2dc <b_dcm2q+0x13c>
 800d1f8:	eeb1 6ae4 	vsqrtgt.f32	s12, s9
 800d1fc:	eeff 4a00 	vmov.f32	s9, #240	@ 0xbf800000 -1.0
 800d200:	eeb4 7ae4 	vcmpe.f32	s14, s9
 800d204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d208:	dd5b      	ble.n	800d2c2 <b_dcm2q+0x122>
 800d20a:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 800d20e:	ee37 7a24 	vadd.f32	s14, s14, s9
 800d212:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800d216:	eef1 4ac7 	vsqrt.f32	s9, s14
 800d21a:	ee64 4a84 	vmul.f32	s9, s9, s8
 800d21e:	ee76 6a85 	vadd.f32	s13, s13, s10
 800d222:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800d226:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d22a:	edd0 6a07 	vldr	s13, [r0, #28]
 800d22e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d236:	bf85      	ittet	hi
 800d238:	eeb7 7a00 	vmovhi.f32	s14, #112	@ 0x3f800000  1.0
 800d23c:	ee77 7a87 	vaddhi.f32	s15, s15, s14
 800d240:	ed9f 7a26 	vldrls	s14, [pc, #152]	@ 800d2dc <b_dcm2q+0x13c>
 800d244:	eeb1 7ae7 	vsqrthi.f32	s14, s15
 800d248:	edd0 7a05 	vldr	s15, [r0, #20]
 800d24c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d250:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d258:	d43c      	bmi.n	800d2d4 <b_dcm2q+0x134>
 800d25a:	bfd8      	it	le
 800d25c:	ee27 7a27 	vmulle.f32	s14, s14, s15
 800d260:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d264:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d268:	ed81 7a00 	vstr	s14, [r1]
 800d26c:	edd0 7a06 	vldr	s15, [r0, #24]
 800d270:	ed90 7a02 	vldr	s14, [r0, #8]
 800d274:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d278:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d27c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d280:	d425      	bmi.n	800d2ce <b_dcm2q+0x12e>
 800d282:	bfd8      	it	le
 800d284:	ee65 5aa7 	vmulle.f32	s11, s11, s15
 800d288:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d28c:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800d290:	edc1 5a01 	vstr	s11, [r1, #4]
 800d294:	edd0 7a01 	vldr	s15, [r0, #4]
 800d298:	ed90 7a03 	vldr	s14, [r0, #12]
 800d29c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d2a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d2a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2a8:	d40e      	bmi.n	800d2c8 <b_dcm2q+0x128>
 800d2aa:	bfd8      	it	le
 800d2ac:	ee26 6a27 	vmulle.f32	s12, s12, s15
 800d2b0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d2b4:	ee26 6a27 	vmul.f32	s12, s12, s15
 800d2b8:	edc1 4a03 	vstr	s9, [r1, #12]
 800d2bc:	ed81 6a02 	vstr	s12, [r1, #8]
 800d2c0:	4770      	bx	lr
 800d2c2:	eddf 4a06 	vldr	s9, [pc, #24]	@ 800d2dc <b_dcm2q+0x13c>
 800d2c6:	e7aa      	b.n	800d21e <b_dcm2q+0x7e>
 800d2c8:	eeb1 6a46 	vneg.f32	s12, s12
 800d2cc:	e7f0      	b.n	800d2b0 <b_dcm2q+0x110>
 800d2ce:	eef1 5a65 	vneg.f32	s11, s11
 800d2d2:	e7d9      	b.n	800d288 <b_dcm2q+0xe8>
 800d2d4:	eeb1 7a47 	vneg.f32	s14, s14
 800d2d8:	e7c2      	b.n	800d260 <b_dcm2q+0xc0>
 800d2da:	bf00      	nop
 800d2dc:	00000000 	.word	0x00000000

0800d2e0 <getRotationMatrix>:
 800d2e0:	b538      	push	{r3, r4, r5, lr}
 800d2e2:	4613      	mov	r3, r2
 800d2e4:	4605      	mov	r5, r0
 800d2e6:	460c      	mov	r4, r1
 800d2e8:	4618      	mov	r0, r3
 800d2ea:	2224      	movs	r2, #36	@ 0x24
 800d2ec:	2100      	movs	r1, #0
 800d2ee:	f006 f939 	bl	8013564 <memset>
 800d2f2:	edd5 5a00 	vldr	s11, [r5]
 800d2f6:	ed9f 3a49 	vldr	s6, [pc, #292]	@ 800d41c <getRotationMatrix+0x13c>
 800d2fa:	edc0 5a02 	vstr	s11, [r0, #8]
 800d2fe:	edd5 4a01 	vldr	s9, [r5, #4]
 800d302:	edc0 4a05 	vstr	s9, [r0, #20]
 800d306:	ed95 5a02 	vldr	s10, [r5, #8]
 800d30a:	ed80 5a08 	vstr	s10, [r0, #32]
 800d30e:	ed94 4a02 	vldr	s8, [r4, #8]
 800d312:	edd4 3a01 	vldr	s7, [r4, #4]
 800d316:	ed94 6a00 	vldr	s12, [r4]
 800d31a:	ee64 6ac4 	vnmul.f32	s13, s9, s8
 800d31e:	ee65 7ae3 	vnmul.f32	s15, s11, s7
 800d322:	eee3 6a85 	vfma.f32	s13, s7, s10
 800d326:	4603      	mov	r3, r0
 800d328:	eee6 7a24 	vfma.f32	s15, s12, s9
 800d32c:	ee25 7a46 	vnmul.f32	s14, s10, s12
 800d330:	eeb0 6ae6 	vabs.f32	s12, s13
 800d334:	eeb4 6ac3 	vcmpe.f32	s12, s6
 800d338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d33c:	eea4 7a25 	vfma.f32	s14, s8, s11
 800d340:	bfdc      	itt	le
 800d342:	ee86 4a83 	vdivle.f32	s8, s13, s6
 800d346:	eeb0 6a43 	vmovle.f32	s12, s6
 800d34a:	eef0 3ac7 	vabs.f32	s7, s14
 800d34e:	eef4 3ac6 	vcmpe.f32	s7, s12
 800d352:	bfd4      	ite	le
 800d354:	ee24 4a04 	vmulle.f32	s8, s8, s8
 800d358:	eeb7 4a00 	vmovgt.f32	s8, #112	@ 0x3f800000  1.0
 800d35c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d360:	ed80 7a03 	vstr	s14, [r0, #12]
 800d364:	edc0 7a06 	vstr	s15, [r0, #24]
 800d368:	dc3f      	bgt.n	800d3ea <getRotationMatrix+0x10a>
 800d36a:	eec7 3a06 	vdiv.f32	s7, s14, s12
 800d36e:	eea3 4aa3 	vfma.f32	s8, s7, s7
 800d372:	eeb0 3a44 	vmov.f32	s6, s8
 800d376:	eeb0 4ae7 	vabs.f32	s8, s15
 800d37a:	eeb4 6ac4 	vcmpe.f32	s12, s8
 800d37e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d382:	d543      	bpl.n	800d40c <getRotationMatrix+0x12c>
 800d384:	eec6 2a04 	vdiv.f32	s5, s12, s8
 800d388:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800d38c:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800d390:	eeb0 6a44 	vmov.f32	s12, s8
 800d394:	eee3 3a22 	vfma.f32	s7, s6, s5
 800d398:	eeb1 4ae3 	vsqrt.f32	s8, s7
 800d39c:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800d3a0:	ee24 4a06 	vmul.f32	s8, s8, s12
 800d3a4:	ee83 6a84 	vdiv.f32	s12, s7, s8
 800d3a8:	ee27 7a06 	vmul.f32	s14, s14, s12
 800d3ac:	ee67 7a86 	vmul.f32	s15, s15, s12
 800d3b0:	ee66 6a86 	vmul.f32	s13, s13, s12
 800d3b4:	ee65 3a47 	vnmul.f32	s7, s10, s14
 800d3b8:	ee25 4ae7 	vnmul.f32	s8, s11, s15
 800d3bc:	ee24 6ae6 	vnmul.f32	s12, s9, s13
 800d3c0:	eee7 3aa4 	vfma.f32	s7, s15, s9
 800d3c4:	eef0 4a44 	vmov.f32	s9, s8
 800d3c8:	eee6 4a85 	vfma.f32	s9, s13, s10
 800d3cc:	eea7 6a25 	vfma.f32	s12, s14, s11
 800d3d0:	edc3 6a00 	vstr	s13, [r3]
 800d3d4:	ed83 7a03 	vstr	s14, [r3, #12]
 800d3d8:	edc3 7a06 	vstr	s15, [r3, #24]
 800d3dc:	edc3 3a01 	vstr	s7, [r3, #4]
 800d3e0:	edc3 4a04 	vstr	s9, [r3, #16]
 800d3e4:	ed83 6a07 	vstr	s12, [r3, #28]
 800d3e8:	bd38      	pop	{r3, r4, r5, pc}
 800d3ea:	eec6 2a23 	vdiv.f32	s5, s12, s7
 800d3ee:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 800d3f2:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800d3f6:	eeb0 6a63 	vmov.f32	s12, s7
 800d3fa:	eea2 3a84 	vfma.f32	s6, s5, s8
 800d3fe:	eeb0 4ae7 	vabs.f32	s8, s15
 800d402:	eeb4 6ac4 	vcmpe.f32	s12, s8
 800d406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d40a:	d4bb      	bmi.n	800d384 <getRotationMatrix+0xa4>
 800d40c:	ee87 4a86 	vdiv.f32	s8, s15, s12
 800d410:	eef0 3a43 	vmov.f32	s7, s6
 800d414:	eee4 3a04 	vfma.f32	s7, s8, s8
 800d418:	e7be      	b.n	800d398 <getRotationMatrix+0xb8>
 800d41a:	bf00      	nop
 800d41c:	00000000 	.word	0x00000000

0800d420 <kf_update>:
 800d420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d424:	ed2d 8b10 	vpush	{d8-d15}
 800d428:	f2ad 4d2c 	subw	sp, sp, #1068	@ 0x42c
 800d42c:	461e      	mov	r6, r3
 800d42e:	f8dd 4490 	ldr.w	r4, [sp, #1168]	@ 0x490
 800d432:	ed9f 8a2a 	vldr	s16, [pc, #168]	@ 800d4dc <kf_update+0xbc>
 800d436:	ed94 2a00 	vldr	s4, [r4]
 800d43a:	edd4 2a01 	vldr	s5, [r4, #4]
 800d43e:	ed94 3a02 	vldr	s6, [r4, #8]
 800d442:	edd4 3a03 	vldr	s7, [r4, #12]
 800d446:	ed94 4a04 	vldr	s8, [r4, #16]
 800d44a:	edd4 4a05 	vldr	s9, [r4, #20]
 800d44e:	ed94 5a06 	vldr	s10, [r4, #24]
 800d452:	edd4 5a07 	vldr	s11, [r4, #28]
 800d456:	ed94 6a08 	vldr	s12, [r4, #32]
 800d45a:	edd4 6a09 	vldr	s13, [r4, #36]	@ 0x24
 800d45e:	ed94 7a0a 	vldr	s14, [r4, #40]	@ 0x28
 800d462:	edd4 7a0b 	vldr	s15, [r4, #44]	@ 0x2c
 800d466:	9201      	str	r2, [sp, #4]
 800d468:	ab0b      	add	r3, sp, #44	@ 0x2c
 800d46a:	ee22 2a02 	vmul.f32	s4, s4, s4
 800d46e:	ee62 2aa2 	vmul.f32	s5, s5, s5
 800d472:	ee23 3a03 	vmul.f32	s6, s6, s6
 800d476:	ee63 3aa3 	vmul.f32	s7, s7, s7
 800d47a:	ee24 4a04 	vmul.f32	s8, s8, s8
 800d47e:	ee64 4aa4 	vmul.f32	s9, s9, s9
 800d482:	ee25 5a05 	vmul.f32	s10, s10, s10
 800d486:	ee65 5aa5 	vmul.f32	s11, s11, s11
 800d48a:	ee26 6a06 	vmul.f32	s12, s12, s12
 800d48e:	ee66 6aa6 	vmul.f32	s13, s13, s13
 800d492:	ee27 7a07 	vmul.f32	s14, s14, s14
 800d496:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800d49a:	3901      	subs	r1, #1
 800d49c:	9303      	str	r3, [sp, #12]
 800d49e:	2300      	movs	r3, #0
 800d4a0:	4604      	mov	r4, r0
 800d4a2:	9104      	str	r1, [sp, #16]
 800d4a4:	ed8d 2a0b 	vstr	s4, [sp, #44]	@ 0x2c
 800d4a8:	edcd 2a0c 	vstr	s5, [sp, #48]	@ 0x30
 800d4ac:	ed8d 3a0d 	vstr	s6, [sp, #52]	@ 0x34
 800d4b0:	edcd 3a0e 	vstr	s7, [sp, #56]	@ 0x38
 800d4b4:	ed8d 4a0f 	vstr	s8, [sp, #60]	@ 0x3c
 800d4b8:	edcd 4a10 	vstr	s9, [sp, #64]	@ 0x40
 800d4bc:	ed8d 5a11 	vstr	s10, [sp, #68]	@ 0x44
 800d4c0:	edcd 5a12 	vstr	s11, [sp, #72]	@ 0x48
 800d4c4:	ed8d 6a13 	vstr	s12, [sp, #76]	@ 0x4c
 800d4c8:	edcd 6a14 	vstr	s13, [sp, #80]	@ 0x50
 800d4cc:	ed8d 7a15 	vstr	s14, [sp, #84]	@ 0x54
 800d4d0:	edcd 7a16 	vstr	s15, [sp, #88]	@ 0x58
 800d4d4:	9302      	str	r3, [sp, #8]
 800d4d6:	4637      	mov	r7, r6
 800d4d8:	e010      	b.n	800d4fc <kf_update+0xdc>
 800d4da:	bf00      	nop
 800d4dc:	00000000 	.word	0x00000000
 800d4e0:	9a01      	ldr	r2, [sp, #4]
 800d4e2:	9b02      	ldr	r3, [sp, #8]
 800d4e4:	3204      	adds	r2, #4
 800d4e6:	9201      	str	r2, [sp, #4]
 800d4e8:	9a03      	ldr	r2, [sp, #12]
 800d4ea:	3301      	adds	r3, #1
 800d4ec:	3204      	adds	r2, #4
 800d4ee:	2b0c      	cmp	r3, #12
 800d4f0:	9302      	str	r3, [sp, #8]
 800d4f2:	9203      	str	r2, [sp, #12]
 800d4f4:	f107 0704 	add.w	r7, r7, #4
 800d4f8:	f000 85de 	beq.w	800e0b8 <kf_update+0xc98>
 800d4fc:	9a04      	ldr	r2, [sp, #16]
 800d4fe:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 800d502:	9204      	str	r2, [sp, #16]
 800d504:	2b00      	cmp	r3, #0
 800d506:	d0eb      	beq.n	800d4e0 <kf_update+0xc0>
 800d508:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 800d50c:	ad17      	add	r5, sp, #92	@ 0x5c
 800d50e:	edd7 da00 	vldr	s27, [r7]
 800d512:	ed97 ea0c 	vldr	s28, [r7, #48]	@ 0x30
 800d516:	edd7 ea18 	vldr	s29, [r7, #96]	@ 0x60
 800d51a:	ed97 fa24 	vldr	s30, [r7, #144]	@ 0x90
 800d51e:	edd7 fa30 	vldr	s31, [r7, #192]	@ 0xc0
 800d522:	edd7 6a3c 	vldr	s13, [r7, #240]	@ 0xf0
 800d526:	ed97 6a48 	vldr	s12, [r7, #288]	@ 0x120
 800d52a:	edd7 5a54 	vldr	s11, [r7, #336]	@ 0x150
 800d52e:	ed97 5a60 	vldr	s10, [r7, #384]	@ 0x180
 800d532:	9307      	str	r3, [sp, #28]
 800d534:	ed8d 8a17 	vstr	s16, [sp, #92]	@ 0x5c
 800d538:	ed8d 8a18 	vstr	s16, [sp, #96]	@ 0x60
 800d53c:	ed8d 8a19 	vstr	s16, [sp, #100]	@ 0x64
 800d540:	ed8d 8a1a 	vstr	s16, [sp, #104]	@ 0x68
 800d544:	ed8d 8a1b 	vstr	s16, [sp, #108]	@ 0x6c
 800d548:	ed8d 8a1c 	vstr	s16, [sp, #112]	@ 0x70
 800d54c:	ed8d 8a1d 	vstr	s16, [sp, #116]	@ 0x74
 800d550:	ed8d 8a1e 	vstr	s16, [sp, #120]	@ 0x78
 800d554:	ed8d 8a1f 	vstr	s16, [sp, #124]	@ 0x7c
 800d558:	f104 014c 	add.w	r1, r4, #76	@ 0x4c
 800d55c:	462a      	mov	r2, r5
 800d55e:	ecb3 7a01 	vldmia	r3!, {s14}
 800d562:	ecf2 7a01 	vldmia	r2!, {s15}
 800d566:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d56a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d56e:	d006      	beq.n	800d57e <kf_update+0x15e>
 800d570:	eef5 da40 	vcmp.f32	s27, #0.0
 800d574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d578:	bf18      	it	ne
 800d57a:	eee7 7a2d 	vfmane.f32	s15, s14, s27
 800d57e:	ed93 7a08 	vldr	s14, [r3, #32]
 800d582:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d58a:	d006      	beq.n	800d59a <kf_update+0x17a>
 800d58c:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800d590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d594:	bf18      	it	ne
 800d596:	eee7 7a0e 	vfmane.f32	s15, s14, s28
 800d59a:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800d59e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d5a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5a6:	d006      	beq.n	800d5b6 <kf_update+0x196>
 800d5a8:	eef5 ea40 	vcmp.f32	s29, #0.0
 800d5ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5b0:	bf18      	it	ne
 800d5b2:	eee7 7a2e 	vfmane.f32	s15, s14, s29
 800d5b6:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 800d5ba:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d5be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5c2:	d006      	beq.n	800d5d2 <kf_update+0x1b2>
 800d5c4:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800d5c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5cc:	bf18      	it	ne
 800d5ce:	eee7 7a0f 	vfmane.f32	s15, s14, s30
 800d5d2:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 800d5d6:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d5da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5de:	d006      	beq.n	800d5ee <kf_update+0x1ce>
 800d5e0:	eef5 fa40 	vcmp.f32	s31, #0.0
 800d5e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5e8:	bf18      	it	ne
 800d5ea:	eee7 7a2f 	vfmane.f32	s15, s14, s31
 800d5ee:	ed93 7a2c 	vldr	s14, [r3, #176]	@ 0xb0
 800d5f2:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d5f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5fa:	d006      	beq.n	800d60a <kf_update+0x1ea>
 800d5fc:	eef5 6a40 	vcmp.f32	s13, #0.0
 800d600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d604:	bf18      	it	ne
 800d606:	eee7 7a26 	vfmane.f32	s15, s14, s13
 800d60a:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 800d60e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d616:	d006      	beq.n	800d626 <kf_update+0x206>
 800d618:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800d61c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d620:	bf18      	it	ne
 800d622:	eee7 7a06 	vfmane.f32	s15, s14, s12
 800d626:	ed93 7a3e 	vldr	s14, [r3, #248]	@ 0xf8
 800d62a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d62e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d632:	d006      	beq.n	800d642 <kf_update+0x222>
 800d634:	eef5 5a40 	vcmp.f32	s11, #0.0
 800d638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d63c:	bf18      	it	ne
 800d63e:	eee7 7a25 	vfmane.f32	s15, s14, s11
 800d642:	ed93 7a47 	vldr	s14, [r3, #284]	@ 0x11c
 800d646:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d64a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d64e:	d006      	beq.n	800d65e <kf_update+0x23e>
 800d650:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800d654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d658:	bf18      	it	ne
 800d65a:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800d65e:	4299      	cmp	r1, r3
 800d660:	ed42 7a01 	vstr	s15, [r2, #-4]
 800d664:	f47f af7b 	bne.w	800d55e <kf_update+0x13e>
 800d668:	eef5 da40 	vcmp.f32	s27, #0.0
 800d66c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d670:	eddd ba17 	vldr	s23, [sp, #92]	@ 0x5c
 800d674:	f000 84f8 	beq.w	800e068 <kf_update+0xc48>
 800d678:	eef5 ba40 	vcmp.f32	s23, #0.0
 800d67c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d680:	f000 8520 	beq.w	800e0c4 <kf_update+0xca4>
 800d684:	ee6b 7aad 	vmul.f32	s15, s23, s27
 800d688:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800d68c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d690:	ed9d ca18 	vldr	s24, [sp, #96]	@ 0x60
 800d694:	d006      	beq.n	800d6a4 <kf_update+0x284>
 800d696:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800d69a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d69e:	bf18      	it	ne
 800d6a0:	eeec 7a0e 	vfmane.f32	s15, s24, s28
 800d6a4:	eef5 ea40 	vcmp.f32	s29, #0.0
 800d6a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6ac:	ed9d aa19 	vldr	s20, [sp, #100]	@ 0x64
 800d6b0:	d006      	beq.n	800d6c0 <kf_update+0x2a0>
 800d6b2:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800d6b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6ba:	bf18      	it	ne
 800d6bc:	eeea 7a2e 	vfmane.f32	s15, s20, s29
 800d6c0:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800d6c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6c8:	ed9d da1a 	vldr	s26, [sp, #104]	@ 0x68
 800d6cc:	d006      	beq.n	800d6dc <kf_update+0x2bc>
 800d6ce:	eeb5 da40 	vcmp.f32	s26, #0.0
 800d6d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6d6:	bf18      	it	ne
 800d6d8:	eeed 7a0f 	vfmane.f32	s15, s26, s30
 800d6dc:	eef5 fa40 	vcmp.f32	s31, #0.0
 800d6e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6e4:	eddd ca1b 	vldr	s25, [sp, #108]	@ 0x6c
 800d6e8:	d006      	beq.n	800d6f8 <kf_update+0x2d8>
 800d6ea:	eef5 ca40 	vcmp.f32	s25, #0.0
 800d6ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6f2:	bf18      	it	ne
 800d6f4:	eeec 7aaf 	vfmane.f32	s15, s25, s31
 800d6f8:	eef5 6a40 	vcmp.f32	s13, #0.0
 800d6fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d700:	eddd aa1c 	vldr	s21, [sp, #112]	@ 0x70
 800d704:	d006      	beq.n	800d714 <kf_update+0x2f4>
 800d706:	eef5 aa40 	vcmp.f32	s21, #0.0
 800d70a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d70e:	bf18      	it	ne
 800d710:	eeea 7aa6 	vfmane.f32	s15, s21, s13
 800d714:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800d718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d71c:	ed9d ba1d 	vldr	s22, [sp, #116]	@ 0x74
 800d720:	d006      	beq.n	800d730 <kf_update+0x310>
 800d722:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800d726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d72a:	bf18      	it	ne
 800d72c:	eeeb 7a06 	vfmane.f32	s15, s22, s12
 800d730:	eef5 5a40 	vcmp.f32	s11, #0.0
 800d734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d738:	eddd 9a1e 	vldr	s19, [sp, #120]	@ 0x78
 800d73c:	d006      	beq.n	800d74c <kf_update+0x32c>
 800d73e:	eef5 9a40 	vcmp.f32	s19, #0.0
 800d742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d746:	bf18      	it	ne
 800d748:	eee9 7aa5 	vfmane.f32	s15, s19, s11
 800d74c:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800d750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d754:	ed9d 7a1f 	vldr	s14, [sp, #124]	@ 0x7c
 800d758:	d006      	beq.n	800d768 <kf_update+0x348>
 800d75a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d75e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d762:	bf18      	it	ne
 800d764:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800d768:	9b03      	ldr	r3, [sp, #12]
 800d76a:	ed93 4a00 	vldr	s8, [r3]
 800d76e:	9b02      	ldr	r3, [sp, #8]
 800d770:	ee77 7a84 	vadd.f32	s15, s15, s8
 800d774:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 800d778:	ee84 9aa7 	vdiv.f32	s18, s9, s15
 800d77c:	2b05      	cmp	r3, #5
 800d77e:	ee69 ba2b 	vmul.f32	s23, s18, s23
 800d782:	ee29 ca0c 	vmul.f32	s24, s18, s24
 800d786:	ee29 aa0a 	vmul.f32	s20, s18, s20
 800d78a:	ee29 da0d 	vmul.f32	s26, s18, s26
 800d78e:	ee69 ca2c 	vmul.f32	s25, s18, s25
 800d792:	ee69 aa2a 	vmul.f32	s21, s18, s21
 800d796:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800d79a:	ee69 9a29 	vmul.f32	s19, s18, s19
 800d79e:	ee29 9a07 	vmul.f32	s18, s18, s14
 800d7a2:	edcd ba17 	vstr	s23, [sp, #92]	@ 0x5c
 800d7a6:	ed8d ca18 	vstr	s24, [sp, #96]	@ 0x60
 800d7aa:	ed8d aa19 	vstr	s20, [sp, #100]	@ 0x64
 800d7ae:	ed8d da1a 	vstr	s26, [sp, #104]	@ 0x68
 800d7b2:	edcd ca1b 	vstr	s25, [sp, #108]	@ 0x6c
 800d7b6:	edcd aa1c 	vstr	s21, [sp, #112]	@ 0x70
 800d7ba:	ed8d ba1d 	vstr	s22, [sp, #116]	@ 0x74
 800d7be:	edcd 9a1e 	vstr	s19, [sp, #120]	@ 0x78
 800d7c2:	ed8d 9a1f 	vstr	s18, [sp, #124]	@ 0x7c
 800d7c6:	f340 844b 	ble.w	800e060 <kf_update+0xc40>
 800d7ca:	eef5 da40 	vcmp.f32	s27, #0.0
 800d7ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7d2:	f000 847b 	beq.w	800e0cc <kf_update+0xcac>
 800d7d6:	edd4 7a01 	vldr	s15, [r4, #4]
 800d7da:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d7de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7e2:	f040 84d6 	bne.w	800e192 <kf_update+0xd72>
 800d7e6:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800d7ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7ee:	d008      	beq.n	800d802 <kf_update+0x3e2>
 800d7f0:	ed94 7a02 	vldr	s14, [r4, #8]
 800d7f4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d7f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7fc:	bf18      	it	ne
 800d7fe:	eee7 7a0e 	vfmane.f32	s15, s14, s28
 800d802:	eef5 ea40 	vcmp.f32	s29, #0.0
 800d806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d80a:	d008      	beq.n	800d81e <kf_update+0x3fe>
 800d80c:	ed94 7a03 	vldr	s14, [r4, #12]
 800d810:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d818:	bf18      	it	ne
 800d81a:	eee7 7a2e 	vfmane.f32	s15, s14, s29
 800d81e:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800d822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d826:	d008      	beq.n	800d83a <kf_update+0x41a>
 800d828:	ed94 7a04 	vldr	s14, [r4, #16]
 800d82c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d834:	bf18      	it	ne
 800d836:	eee7 7a0f 	vfmane.f32	s15, s14, s30
 800d83a:	eef5 fa40 	vcmp.f32	s31, #0.0
 800d83e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d842:	d008      	beq.n	800d856 <kf_update+0x436>
 800d844:	ed94 7a05 	vldr	s14, [r4, #20]
 800d848:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d84c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d850:	bf18      	it	ne
 800d852:	eee7 7a2f 	vfmane.f32	s15, s14, s31
 800d856:	eef5 6a40 	vcmp.f32	s13, #0.0
 800d85a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d85e:	d008      	beq.n	800d872 <kf_update+0x452>
 800d860:	ed94 7a06 	vldr	s14, [r4, #24]
 800d864:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d86c:	bf18      	it	ne
 800d86e:	eee7 7a26 	vfmane.f32	s15, s14, s13
 800d872:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800d876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d87a:	d008      	beq.n	800d88e <kf_update+0x46e>
 800d87c:	ed94 7a07 	vldr	s14, [r4, #28]
 800d880:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d888:	bf18      	it	ne
 800d88a:	eee7 7a06 	vfmane.f32	s15, s14, s12
 800d88e:	eef5 5a40 	vcmp.f32	s11, #0.0
 800d892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d896:	d008      	beq.n	800d8aa <kf_update+0x48a>
 800d898:	ed94 7a08 	vldr	s14, [r4, #32]
 800d89c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d8a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8a4:	bf18      	it	ne
 800d8a6:	eee7 7a25 	vfmane.f32	s15, s14, s11
 800d8aa:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800d8ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8b2:	d008      	beq.n	800d8c6 <kf_update+0x4a6>
 800d8b4:	ed94 7a09 	vldr	s14, [r4, #36]	@ 0x24
 800d8b8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d8bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8c0:	bf18      	it	ne
 800d8c2:	eee7 7a05 	vfmane.f32	s15, s14, s10
 800d8c6:	9b01      	ldr	r3, [sp, #4]
 800d8c8:	edd3 8a00 	vldr	s17, [r3]
 800d8cc:	ee78 8ae7 	vsub.f32	s17, s17, s15
 800d8d0:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800d8d4:	2100      	movs	r1, #0
 800d8d6:	a868      	add	r0, sp, #416	@ 0x1a0
 800d8d8:	ed8d 5a09 	vstr	s10, [sp, #36]	@ 0x24
 800d8dc:	edcd 5a08 	vstr	s11, [sp, #32]
 800d8e0:	ed8d 6a06 	vstr	s12, [sp, #24]
 800d8e4:	edcd 6a05 	vstr	s13, [sp, #20]
 800d8e8:	f005 fe3c 	bl	8013564 <memset>
 800d8ec:	ab68      	add	r3, sp, #416	@ 0x1a0
 800d8ee:	ed9d 5a09 	vldr	s10, [sp, #36]	@ 0x24
 800d8f2:	eddd 5a08 	vldr	s11, [sp, #32]
 800d8f6:	ed9d 6a06 	vldr	s12, [sp, #24]
 800d8fa:	eddd 6a05 	vldr	s13, [sp, #20]
 800d8fe:	a971      	add	r1, sp, #452	@ 0x1c4
 800d900:	461a      	mov	r2, r3
 800d902:	ecf5 7a01 	vldmia	r5!, {s15}
 800d906:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d90a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d90e:	d062      	beq.n	800d9d6 <kf_update+0x5b6>
 800d910:	eef5 da40 	vcmp.f32	s27, #0.0
 800d914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d918:	d005      	beq.n	800d926 <kf_update+0x506>
 800d91a:	ed92 7a00 	vldr	s14, [r2]
 800d91e:	eea7 7aad 	vfma.f32	s14, s15, s27
 800d922:	ed82 7a00 	vstr	s14, [r2]
 800d926:	eeb5 ea40 	vcmp.f32	s28, #0.0
 800d92a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d92e:	d005      	beq.n	800d93c <kf_update+0x51c>
 800d930:	ed92 7a09 	vldr	s14, [r2, #36]	@ 0x24
 800d934:	eea7 7a8e 	vfma.f32	s14, s15, s28
 800d938:	ed82 7a09 	vstr	s14, [r2, #36]	@ 0x24
 800d93c:	eef5 ea40 	vcmp.f32	s29, #0.0
 800d940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d944:	d005      	beq.n	800d952 <kf_update+0x532>
 800d946:	ed92 7a12 	vldr	s14, [r2, #72]	@ 0x48
 800d94a:	eea7 7aae 	vfma.f32	s14, s15, s29
 800d94e:	ed82 7a12 	vstr	s14, [r2, #72]	@ 0x48
 800d952:	eeb5 fa40 	vcmp.f32	s30, #0.0
 800d956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d95a:	d005      	beq.n	800d968 <kf_update+0x548>
 800d95c:	ed92 7a1b 	vldr	s14, [r2, #108]	@ 0x6c
 800d960:	eea7 7a8f 	vfma.f32	s14, s15, s30
 800d964:	ed82 7a1b 	vstr	s14, [r2, #108]	@ 0x6c
 800d968:	eef5 fa40 	vcmp.f32	s31, #0.0
 800d96c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d970:	d005      	beq.n	800d97e <kf_update+0x55e>
 800d972:	ed92 7a24 	vldr	s14, [r2, #144]	@ 0x90
 800d976:	eea7 7aaf 	vfma.f32	s14, s15, s31
 800d97a:	ed82 7a24 	vstr	s14, [r2, #144]	@ 0x90
 800d97e:	eef5 6a40 	vcmp.f32	s13, #0.0
 800d982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d986:	d005      	beq.n	800d994 <kf_update+0x574>
 800d988:	ed92 7a2d 	vldr	s14, [r2, #180]	@ 0xb4
 800d98c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800d990:	ed82 7a2d 	vstr	s14, [r2, #180]	@ 0xb4
 800d994:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800d998:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d99c:	d005      	beq.n	800d9aa <kf_update+0x58a>
 800d99e:	ed92 7a36 	vldr	s14, [r2, #216]	@ 0xd8
 800d9a2:	eea7 7a86 	vfma.f32	s14, s15, s12
 800d9a6:	ed82 7a36 	vstr	s14, [r2, #216]	@ 0xd8
 800d9aa:	eef5 5a40 	vcmp.f32	s11, #0.0
 800d9ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9b2:	d005      	beq.n	800d9c0 <kf_update+0x5a0>
 800d9b4:	ed92 7a3f 	vldr	s14, [r2, #252]	@ 0xfc
 800d9b8:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800d9bc:	ed82 7a3f 	vstr	s14, [r2, #252]	@ 0xfc
 800d9c0:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800d9c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9c8:	d005      	beq.n	800d9d6 <kf_update+0x5b6>
 800d9ca:	ed92 7a48 	vldr	s14, [r2, #288]	@ 0x120
 800d9ce:	eea7 7a85 	vfma.f32	s14, s15, s10
 800d9d2:	ed82 7a48 	vstr	s14, [r2, #288]	@ 0x120
 800d9d6:	3204      	adds	r2, #4
 800d9d8:	428a      	cmp	r2, r1
 800d9da:	d192      	bne.n	800d902 <kf_update+0x4e2>
 800d9dc:	adb9      	add	r5, sp, #740	@ 0x2e4
 800d9de:	e9cd 5305 	strd	r5, r3, [sp, #20]
 800d9e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d9e6:	a968      	add	r1, sp, #416	@ 0x1a0
 800d9e8:	462a      	mov	r2, r5
 800d9ea:	f04f 0b06 	mov.w	fp, #6
 800d9ee:	f04f 0a03 	mov.w	sl, #3
 800d9f2:	f04f 0902 	mov.w	r9, #2
 800d9f6:	f04f 0804 	mov.w	r8, #4
 800d9fa:	f04f 0e05 	mov.w	lr, #5
 800d9fe:	f04f 0c07 	mov.w	ip, #7
 800da02:	2608      	movs	r6, #8
 800da04:	2000      	movs	r0, #0
 800da06:	ed82 8a00 	vstr	s16, [r2]
 800da0a:	2800      	cmp	r0, #0
 800da0c:	f000 8198 	beq.w	800dd40 <kf_update+0x920>
 800da10:	edd1 7a00 	vldr	s15, [r1]
 800da14:	ed82 8a01 	vstr	s16, [r2, #4]
 800da18:	eef1 7a67 	vneg.f32	s15, s15
 800da1c:	2801      	cmp	r0, #1
 800da1e:	edc1 7a00 	vstr	s15, [r1]
 800da22:	f000 8255 	beq.w	800ded0 <kf_update+0xab0>
 800da26:	edd1 7a01 	vldr	s15, [r1, #4]
 800da2a:	ed82 8a02 	vstr	s16, [r2, #8]
 800da2e:	eef1 7a67 	vneg.f32	s15, s15
 800da32:	2802      	cmp	r0, #2
 800da34:	edc1 7a01 	vstr	s15, [r1, #4]
 800da38:	f000 81f2 	beq.w	800de20 <kf_update+0xa00>
 800da3c:	ab68      	add	r3, sp, #416	@ 0x1a0
 800da3e:	eb03 0589 	add.w	r5, r3, r9, lsl #2
 800da42:	edd5 7a00 	vldr	s15, [r5]
 800da46:	ed82 8a03 	vstr	s16, [r2, #12]
 800da4a:	eef1 7a67 	vneg.f32	s15, s15
 800da4e:	2803      	cmp	r0, #3
 800da50:	edc5 7a00 	vstr	s15, [r5]
 800da54:	f040 8280 	bne.w	800df58 <kf_update+0xb38>
 800da58:	edd1 7a03 	vldr	s15, [r1, #12]
 800da5c:	ed8d 8ad8 	vstr	s16, [sp, #864]	@ 0x360
 800da60:	ee77 7a67 	vsub.f32	s15, s14, s15
 800da64:	ab68      	add	r3, sp, #416	@ 0x1a0
 800da66:	edc1 7a03 	vstr	s15, [r1, #12]
 800da6a:	eddd 7a87 	vldr	s15, [sp, #540]	@ 0x21c
 800da6e:	ed82 8a05 	vstr	s16, [r2, #20]
 800da72:	eef1 7a67 	vneg.f32	s15, s15
 800da76:	edcd 7a87 	vstr	s15, [sp, #540]	@ 0x21c
 800da7a:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800da7e:	edd5 7a00 	vldr	s15, [r5]
 800da82:	ed82 8a06 	vstr	s16, [r2, #24]
 800da86:	eef1 7a67 	vneg.f32	s15, s15
 800da8a:	edc5 7a00 	vstr	s15, [r5]
 800da8e:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800da92:	edd5 7a00 	vldr	s15, [r5]
 800da96:	ed82 8a07 	vstr	s16, [r2, #28]
 800da9a:	eef1 7a67 	vneg.f32	s15, s15
 800da9e:	edc5 7a00 	vstr	s15, [r5]
 800daa2:	ab68      	add	r3, sp, #416	@ 0x1a0
 800daa4:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800daa8:	edd5 7a00 	vldr	s15, [r5]
 800daac:	ed82 8a08 	vstr	s16, [r2, #32]
 800dab0:	eef1 7a67 	vneg.f32	s15, s15
 800dab4:	2808      	cmp	r0, #8
 800dab6:	edc5 7a00 	vstr	s15, [r5]
 800daba:	f040 818f 	bne.w	800dddc <kf_update+0x9bc>
 800dabe:	aa68      	add	r2, sp, #416	@ 0x1a0
 800dac0:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800dac4:	ed92 7a00 	vldr	s14, [r2]
 800dac8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800dacc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dad0:	e9dd 5305 	ldrd	r5, r3, [sp, #20]
 800dad4:	edc2 7a00 	vstr	s15, [r2]
 800dad8:	2600      	movs	r6, #0
 800dada:	f504 70a2 	add.w	r0, r4, #324	@ 0x144
 800dade:	ecf3 3a01 	vldmia	r3!, {s7}
 800dae2:	ed93 4a08 	vldr	s8, [r3, #32]
 800dae6:	edd3 4a11 	vldr	s9, [r3, #68]	@ 0x44
 800daea:	ed93 5a1a 	vldr	s10, [r3, #104]	@ 0x68
 800daee:	edd3 5a23 	vldr	s11, [r3, #140]	@ 0x8c
 800daf2:	ed93 6a2c 	vldr	s12, [r3, #176]	@ 0xb0
 800daf6:	edd3 6a35 	vldr	s13, [r3, #212]	@ 0xd4
 800dafa:	ed93 7a3e 	vldr	s14, [r3, #248]	@ 0xf8
 800dafe:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800db02:	4629      	mov	r1, r5
 800db04:	4622      	mov	r2, r4
 800db06:	eef5 3a40 	vcmp.f32	s7, #0.0
 800db0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db0e:	d00c      	beq.n	800db2a <kf_update+0x70a>
 800db10:	ed92 3a0a 	vldr	s6, [r2, #40]	@ 0x28
 800db14:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800db18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db1c:	d005      	beq.n	800db2a <kf_update+0x70a>
 800db1e:	edd1 2a00 	vldr	s5, [r1]
 800db22:	eee3 2a83 	vfma.f32	s5, s7, s6
 800db26:	edc1 2a00 	vstr	s5, [r1]
 800db2a:	eeb5 4a40 	vcmp.f32	s8, #0.0
 800db2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db32:	d00c      	beq.n	800db4e <kf_update+0x72e>
 800db34:	ed92 3a0b 	vldr	s6, [r2, #44]	@ 0x2c
 800db38:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800db3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db40:	d005      	beq.n	800db4e <kf_update+0x72e>
 800db42:	edd1 2a00 	vldr	s5, [r1]
 800db46:	eee4 2a03 	vfma.f32	s5, s8, s6
 800db4a:	edc1 2a00 	vstr	s5, [r1]
 800db4e:	eef5 4a40 	vcmp.f32	s9, #0.0
 800db52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db56:	d00c      	beq.n	800db72 <kf_update+0x752>
 800db58:	ed92 3a0c 	vldr	s6, [r2, #48]	@ 0x30
 800db5c:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800db60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db64:	d005      	beq.n	800db72 <kf_update+0x752>
 800db66:	edd1 2a00 	vldr	s5, [r1]
 800db6a:	eee4 2a83 	vfma.f32	s5, s9, s6
 800db6e:	edc1 2a00 	vstr	s5, [r1]
 800db72:	eeb5 5a40 	vcmp.f32	s10, #0.0
 800db76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db7a:	d00c      	beq.n	800db96 <kf_update+0x776>
 800db7c:	ed92 3a0d 	vldr	s6, [r2, #52]	@ 0x34
 800db80:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800db84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db88:	d005      	beq.n	800db96 <kf_update+0x776>
 800db8a:	edd1 2a00 	vldr	s5, [r1]
 800db8e:	eee5 2a03 	vfma.f32	s5, s10, s6
 800db92:	edc1 2a00 	vstr	s5, [r1]
 800db96:	eef5 5a40 	vcmp.f32	s11, #0.0
 800db9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db9e:	d00c      	beq.n	800dbba <kf_update+0x79a>
 800dba0:	ed92 3a0e 	vldr	s6, [r2, #56]	@ 0x38
 800dba4:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbac:	d005      	beq.n	800dbba <kf_update+0x79a>
 800dbae:	edd1 2a00 	vldr	s5, [r1]
 800dbb2:	eee5 2a83 	vfma.f32	s5, s11, s6
 800dbb6:	edc1 2a00 	vstr	s5, [r1]
 800dbba:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800dbbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbc2:	d00c      	beq.n	800dbde <kf_update+0x7be>
 800dbc4:	ed92 3a0f 	vldr	s6, [r2, #60]	@ 0x3c
 800dbc8:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dbcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbd0:	d005      	beq.n	800dbde <kf_update+0x7be>
 800dbd2:	edd1 2a00 	vldr	s5, [r1]
 800dbd6:	eee6 2a03 	vfma.f32	s5, s12, s6
 800dbda:	edc1 2a00 	vstr	s5, [r1]
 800dbde:	eef5 6a40 	vcmp.f32	s13, #0.0
 800dbe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbe6:	d00c      	beq.n	800dc02 <kf_update+0x7e2>
 800dbe8:	ed92 3a10 	vldr	s6, [r2, #64]	@ 0x40
 800dbec:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dbf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbf4:	d005      	beq.n	800dc02 <kf_update+0x7e2>
 800dbf6:	edd1 2a00 	vldr	s5, [r1]
 800dbfa:	eee6 2a83 	vfma.f32	s5, s13, s6
 800dbfe:	edc1 2a00 	vstr	s5, [r1]
 800dc02:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800dc06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc0a:	d00c      	beq.n	800dc26 <kf_update+0x806>
 800dc0c:	ed92 3a11 	vldr	s6, [r2, #68]	@ 0x44
 800dc10:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dc14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc18:	d005      	beq.n	800dc26 <kf_update+0x806>
 800dc1a:	edd1 2a00 	vldr	s5, [r1]
 800dc1e:	eee7 2a03 	vfma.f32	s5, s14, s6
 800dc22:	edc1 2a00 	vstr	s5, [r1]
 800dc26:	eef5 7a40 	vcmp.f32	s15, #0.0
 800dc2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc2e:	d00c      	beq.n	800dc4a <kf_update+0x82a>
 800dc30:	ed92 3a12 	vldr	s6, [r2, #72]	@ 0x48
 800dc34:	eeb5 3a40 	vcmp.f32	s6, #0.0
 800dc38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc3c:	d005      	beq.n	800dc4a <kf_update+0x82a>
 800dc3e:	edd1 2a00 	vldr	s5, [r1]
 800dc42:	eee7 2a83 	vfma.f32	s5, s15, s6
 800dc46:	edc1 2a00 	vstr	s5, [r1]
 800dc4a:	3224      	adds	r2, #36	@ 0x24
 800dc4c:	4282      	cmp	r2, r0
 800dc4e:	f101 0124 	add.w	r1, r1, #36	@ 0x24
 800dc52:	f47f af58 	bne.w	800db06 <kf_update+0x6e6>
 800dc56:	3601      	adds	r6, #1
 800dc58:	2e09      	cmp	r6, #9
 800dc5a:	f105 0504 	add.w	r5, r5, #4
 800dc5e:	f47f af3e 	bne.w	800dade <kf_update+0x6be>
 800dc62:	9807      	ldr	r0, [sp, #28]
 800dc64:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800dc68:	a9b9      	add	r1, sp, #740	@ 0x2e4
 800dc6a:	f005 fcad 	bl	80135c8 <memcpy>
 800dc6e:	eef5 ba40 	vcmp.f32	s23, #0.0
 800dc72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc76:	f000 81a3 	beq.w	800dfc0 <kf_update+0xba0>
 800dc7a:	eef5 8a40 	vcmp.f32	s17, #0.0
 800dc7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc82:	f000 819d 	beq.w	800dfc0 <kf_update+0xba0>
 800dc86:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800dc8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc8e:	ee68 baab 	vmul.f32	s23, s17, s23
 800dc92:	f000 826f 	beq.w	800e174 <kf_update+0xd54>
 800dc96:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800dc9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc9e:	ee2c ca28 	vmul.f32	s24, s24, s17
 800dca2:	f000 8264 	beq.w	800e16e <kf_update+0xd4e>
 800dca6:	eeb5 da40 	vcmp.f32	s26, #0.0
 800dcaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcae:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800dcb2:	f000 8257 	beq.w	800e164 <kf_update+0xd44>
 800dcb6:	eef5 ca40 	vcmp.f32	s25, #0.0
 800dcba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcbe:	ee28 7a8d 	vmul.f32	s14, s17, s26
 800dcc2:	eeb0 aa4c 	vmov.f32	s20, s24
 800dcc6:	f040 8272 	bne.w	800e1ae <kf_update+0xd8e>
 800dcca:	eef0 ca47 	vmov.f32	s25, s14
 800dcce:	eeb0 da67 	vmov.f32	s26, s15
 800dcd2:	eef5 aa40 	vcmp.f32	s21, #0.0
 800dcd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcda:	f000 81a8 	beq.w	800e02e <kf_update+0xc0e>
 800dcde:	eef5 8a40 	vcmp.f32	s17, #0.0
 800dce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dce6:	f000 8232 	beq.w	800e14e <kf_update+0xd2e>
 800dcea:	eddf 7ae1 	vldr	s15, [pc, #900]	@ 800e070 <kf_update+0xc50>
 800dcee:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800dcf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcf6:	ee28 7aaa 	vmul.f32	s14, s17, s21
 800dcfa:	f040 81bb 	bne.w	800e074 <kf_update+0xc54>
 800dcfe:	eeb0 ba47 	vmov.f32	s22, s14
 800dd02:	eef0 aa67 	vmov.f32	s21, s15
 800dd06:	eef5 9a40 	vcmp.f32	s19, #0.0
 800dd0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd0e:	f000 81bf 	beq.w	800e090 <kf_update+0xc70>
 800dd12:	eef5 8a40 	vcmp.f32	s17, #0.0
 800dd16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd1a:	f000 821b 	beq.w	800e154 <kf_update+0xd34>
 800dd1e:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800dd22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd26:	eddf 7ad2 	vldr	s15, [pc, #840]	@ 800e070 <kf_update+0xc50>
 800dd2a:	ee28 7aa9 	vmul.f32	s14, s17, s19
 800dd2e:	f040 826b 	bne.w	800e208 <kf_update+0xde8>
 800dd32:	eef0 8a49 	vmov.f32	s17, s18
 800dd36:	eef0 9a67 	vmov.f32	s19, s15
 800dd3a:	eeb0 9a47 	vmov.f32	s18, s14
 800dd3e:	e1cb      	b.n	800e0d8 <kf_update+0xcb8>
 800dd40:	eddd 7a69 	vldr	s15, [sp, #420]	@ 0x1a4
 800dd44:	eddd 6a68 	vldr	s13, [sp, #416]	@ 0x1a0
 800dd48:	ed8d 8aba 	vstr	s16, [sp, #744]	@ 0x2e8
 800dd4c:	ab68      	add	r3, sp, #416	@ 0x1a0
 800dd4e:	eb03 0589 	add.w	r5, r3, r9, lsl #2
 800dd52:	eef1 7a67 	vneg.f32	s15, s15
 800dd56:	edcd 7a69 	vstr	s15, [sp, #420]	@ 0x1a4
 800dd5a:	edd5 7a00 	vldr	s15, [r5]
 800dd5e:	ed82 8a02 	vstr	s16, [r2, #8]
 800dd62:	eef1 7a67 	vneg.f32	s15, s15
 800dd66:	edc5 7a00 	vstr	s15, [r5]
 800dd6a:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800dd6e:	edd5 7a00 	vldr	s15, [r5]
 800dd72:	ed82 8a03 	vstr	s16, [r2, #12]
 800dd76:	ee77 6a66 	vsub.f32	s13, s14, s13
 800dd7a:	eef1 7a67 	vneg.f32	s15, s15
 800dd7e:	edcd 6a68 	vstr	s13, [sp, #416]	@ 0x1a0
 800dd82:	ed82 8a04 	vstr	s16, [r2, #16]
 800dd86:	edc5 7a00 	vstr	s15, [r5]
 800dd8a:	ab68      	add	r3, sp, #416	@ 0x1a0
 800dd8c:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800dd90:	edd5 7a00 	vldr	s15, [r5]
 800dd94:	ed82 8a05 	vstr	s16, [r2, #20]
 800dd98:	eef1 7a67 	vneg.f32	s15, s15
 800dd9c:	2805      	cmp	r0, #5
 800dd9e:	edc5 7a00 	vstr	s15, [r5]
 800dda2:	f040 80ba 	bne.w	800df1a <kf_update+0xafa>
 800dda6:	edd1 7a05 	vldr	s15, [r1, #20]
 800ddaa:	ed8d 8aec 	vstr	s16, [sp, #944]	@ 0x3b0
 800ddae:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ddb2:	ab68      	add	r3, sp, #416	@ 0x1a0
 800ddb4:	edc1 7a05 	vstr	s15, [r1, #20]
 800ddb8:	eddd 7a9b 	vldr	s15, [sp, #620]	@ 0x26c
 800ddbc:	ed82 8a07 	vstr	s16, [r2, #28]
 800ddc0:	eef1 7a67 	vneg.f32	s15, s15
 800ddc4:	ed82 8a08 	vstr	s16, [r2, #32]
 800ddc8:	edcd 7a9b 	vstr	s15, [sp, #620]	@ 0x26c
 800ddcc:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800ddd0:	edd5 7a00 	vldr	s15, [r5]
 800ddd4:	eef1 7a67 	vneg.f32	s15, s15
 800ddd8:	edc5 7a00 	vstr	s15, [r5]
 800dddc:	ab68      	add	r3, sp, #416	@ 0x1a0
 800ddde:	eb03 0586 	add.w	r5, r3, r6, lsl #2
 800dde2:	edd5 7a00 	vldr	s15, [r5]
 800dde6:	3001      	adds	r0, #1
 800dde8:	eef1 7a67 	vneg.f32	s15, s15
 800ddec:	2809      	cmp	r0, #9
 800ddee:	f102 0224 	add.w	r2, r2, #36	@ 0x24
 800ddf2:	f10c 0c09 	add.w	ip, ip, #9
 800ddf6:	f101 0124 	add.w	r1, r1, #36	@ 0x24
 800ddfa:	f10e 0e09 	add.w	lr, lr, #9
 800ddfe:	f108 0809 	add.w	r8, r8, #9
 800de02:	f109 0909 	add.w	r9, r9, #9
 800de06:	f10a 0a09 	add.w	sl, sl, #9
 800de0a:	f10b 0b09 	add.w	fp, fp, #9
 800de0e:	f106 0609 	add.w	r6, r6, #9
 800de12:	edc5 7a00 	vstr	s15, [r5]
 800de16:	f47f adf6 	bne.w	800da06 <kf_update+0x5e6>
 800de1a:	e9dd 5305 	ldrd	r5, r3, [sp, #20]
 800de1e:	e65b      	b.n	800dad8 <kf_update+0x6b8>
 800de20:	edd1 7a02 	vldr	s15, [r1, #8]
 800de24:	ed8d 8ace 	vstr	s16, [sp, #824]	@ 0x338
 800de28:	ee77 7a67 	vsub.f32	s15, s14, s15
 800de2c:	ab68      	add	r3, sp, #416	@ 0x1a0
 800de2e:	edc1 7a02 	vstr	s15, [r1, #8]
 800de32:	eddd 7a7d 	vldr	s15, [sp, #500]	@ 0x1f4
 800de36:	ed82 8a04 	vstr	s16, [r2, #16]
 800de3a:	eef1 7a67 	vneg.f32	s15, s15
 800de3e:	edcd 7a7d 	vstr	s15, [sp, #500]	@ 0x1f4
 800de42:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800de46:	edd5 7a00 	vldr	s15, [r5]
 800de4a:	ed82 8a05 	vstr	s16, [r2, #20]
 800de4e:	eef1 7a67 	vneg.f32	s15, s15
 800de52:	edc5 7a00 	vstr	s15, [r5]
 800de56:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800de5a:	edd5 7a00 	vldr	s15, [r5]
 800de5e:	ed82 8a06 	vstr	s16, [r2, #24]
 800de62:	eef1 7a67 	vneg.f32	s15, s15
 800de66:	edc5 7a00 	vstr	s15, [r5]
 800de6a:	ab68      	add	r3, sp, #416	@ 0x1a0
 800de6c:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800de70:	edd5 7a00 	vldr	s15, [r5]
 800de74:	ed82 8a07 	vstr	s16, [r2, #28]
 800de78:	eef1 7a67 	vneg.f32	s15, s15
 800de7c:	2807      	cmp	r0, #7
 800de7e:	edc5 7a00 	vstr	s15, [r5]
 800de82:	f47f ae0e 	bne.w	800daa2 <kf_update+0x682>
 800de86:	edd1 7a07 	vldr	s15, [r1, #28]
 800de8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800de8e:	f50d 6380 	add.w	r3, sp, #1024	@ 0x400
 800de92:	ed83 8a00 	vstr	s16, [r3]
 800de96:	edc1 7a07 	vstr	s15, [r1, #28]
 800de9a:	2547      	movs	r5, #71	@ 0x47
 800de9c:	ab68      	add	r3, sp, #416	@ 0x1a0
 800de9e:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800dea2:	edd5 7a00 	vldr	s15, [r5]
 800dea6:	eef1 7a67 	vneg.f32	s15, s15
 800deaa:	3001      	adds	r0, #1
 800deac:	edc5 7a00 	vstr	s15, [r5]
 800deb0:	3224      	adds	r2, #36	@ 0x24
 800deb2:	3609      	adds	r6, #9
 800deb4:	f10c 0c09 	add.w	ip, ip, #9
 800deb8:	3124      	adds	r1, #36	@ 0x24
 800deba:	f10e 0e09 	add.w	lr, lr, #9
 800debe:	f108 0809 	add.w	r8, r8, #9
 800dec2:	f109 0909 	add.w	r9, r9, #9
 800dec6:	f10a 0a09 	add.w	sl, sl, #9
 800deca:	f10b 0b09 	add.w	fp, fp, #9
 800dece:	e59a      	b.n	800da06 <kf_update+0x5e6>
 800ded0:	edd1 7a01 	vldr	s15, [r1, #4]
 800ded4:	ed8d 8ac4 	vstr	s16, [sp, #784]	@ 0x310
 800ded8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dedc:	ab68      	add	r3, sp, #416	@ 0x1a0
 800dede:	edc1 7a01 	vstr	s15, [r1, #4]
 800dee2:	eddd 7a73 	vldr	s15, [sp, #460]	@ 0x1cc
 800dee6:	ed82 8a03 	vstr	s16, [r2, #12]
 800deea:	eef1 7a67 	vneg.f32	s15, s15
 800deee:	edcd 7a73 	vstr	s15, [sp, #460]	@ 0x1cc
 800def2:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800def6:	edd5 7a00 	vldr	s15, [r5]
 800defa:	ed82 8a04 	vstr	s16, [r2, #16]
 800defe:	eef1 7a67 	vneg.f32	s15, s15
 800df02:	edc5 7a00 	vstr	s15, [r5]
 800df06:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800df0a:	edd5 7a00 	vldr	s15, [r5]
 800df0e:	ed82 8a05 	vstr	s16, [r2, #20]
 800df12:	eef1 7a67 	vneg.f32	s15, s15
 800df16:	edc5 7a00 	vstr	s15, [r5]
 800df1a:	ab68      	add	r3, sp, #416	@ 0x1a0
 800df1c:	eb03 058e 	add.w	r5, r3, lr, lsl #2
 800df20:	edd5 7a00 	vldr	s15, [r5]
 800df24:	ed82 8a06 	vstr	s16, [r2, #24]
 800df28:	eef1 7a67 	vneg.f32	s15, s15
 800df2c:	2806      	cmp	r0, #6
 800df2e:	edc5 7a00 	vstr	s15, [r5]
 800df32:	d19a      	bne.n	800de6a <kf_update+0xa4a>
 800df34:	edd1 7a06 	vldr	s15, [r1, #24]
 800df38:	ed8d 8af6 	vstr	s16, [sp, #984]	@ 0x3d8
 800df3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800df40:	ed82 8a08 	vstr	s16, [r2, #32]
 800df44:	edc1 7a06 	vstr	s15, [r1, #24]
 800df48:	eddd 7aa5 	vldr	s15, [sp, #660]	@ 0x294
 800df4c:	eef1 7a67 	vneg.f32	s15, s15
 800df50:	edcd 7aa5 	vstr	s15, [sp, #660]	@ 0x294
 800df54:	4635      	mov	r5, r6
 800df56:	e7a1      	b.n	800de9c <kf_update+0xa7c>
 800df58:	ab68      	add	r3, sp, #416	@ 0x1a0
 800df5a:	eb03 058a 	add.w	r5, r3, sl, lsl #2
 800df5e:	edd5 7a00 	vldr	s15, [r5]
 800df62:	ed82 8a04 	vstr	s16, [r2, #16]
 800df66:	eef1 7a67 	vneg.f32	s15, s15
 800df6a:	2804      	cmp	r0, #4
 800df6c:	edc5 7a00 	vstr	s15, [r5]
 800df70:	f47f af0b 	bne.w	800dd8a <kf_update+0x96a>
 800df74:	edd1 7a04 	vldr	s15, [r1, #16]
 800df78:	ed8d 8ae2 	vstr	s16, [sp, #904]	@ 0x388
 800df7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800df80:	ab68      	add	r3, sp, #416	@ 0x1a0
 800df82:	edc1 7a04 	vstr	s15, [r1, #16]
 800df86:	eddd 7a91 	vldr	s15, [sp, #580]	@ 0x244
 800df8a:	ed82 8a06 	vstr	s16, [r2, #24]
 800df8e:	eef1 7a67 	vneg.f32	s15, s15
 800df92:	edcd 7a91 	vstr	s15, [sp, #580]	@ 0x244
 800df96:	eb03 058b 	add.w	r5, r3, fp, lsl #2
 800df9a:	edd5 7a00 	vldr	s15, [r5]
 800df9e:	ed82 8a07 	vstr	s16, [r2, #28]
 800dfa2:	eef1 7a67 	vneg.f32	s15, s15
 800dfa6:	edc5 7a00 	vstr	s15, [r5]
 800dfaa:	ed82 8a08 	vstr	s16, [r2, #32]
 800dfae:	eb03 058c 	add.w	r5, r3, ip, lsl #2
 800dfb2:	edd5 7a00 	vldr	s15, [r5]
 800dfb6:	eef1 7a67 	vneg.f32	s15, s15
 800dfba:	edc5 7a00 	vstr	s15, [r5]
 800dfbe:	e70d      	b.n	800dddc <kf_update+0x9bc>
 800dfc0:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800dfc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfc8:	d005      	beq.n	800dfd6 <kf_update+0xbb6>
 800dfca:	eef5 8a40 	vcmp.f32	s17, #0.0
 800dfce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfd2:	f040 80fa 	bne.w	800e1ca <kf_update+0xdaa>
 800dfd6:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800dfda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfde:	d068      	beq.n	800e0b2 <kf_update+0xc92>
 800dfe0:	eef5 8a40 	vcmp.f32	s17, #0.0
 800dfe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfe8:	f040 8117 	bne.w	800e21a <kf_update+0xdfa>
 800dfec:	eeb0 aa68 	vmov.f32	s20, s17
 800dff0:	eef0 ba68 	vmov.f32	s23, s17
 800dff4:	eeb5 da40 	vcmp.f32	s26, #0.0
 800dff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dffc:	d007      	beq.n	800e00e <kf_update+0xbee>
 800dffe:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e006:	f040 80c8 	bne.w	800e19a <kf_update+0xd7a>
 800e00a:	eeb0 da68 	vmov.f32	s26, s17
 800e00e:	eef5 ca40 	vcmp.f32	s25, #0.0
 800e012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e016:	f43f ae5c 	beq.w	800dcd2 <kf_update+0x8b2>
 800e01a:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e01e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e022:	f040 80f7 	bne.w	800e214 <kf_update+0xdf4>
 800e026:	eef0 aa68 	vmov.f32	s21, s17
 800e02a:	eef0 ca68 	vmov.f32	s25, s17
 800e02e:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800e032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e036:	f43f ae66 	beq.w	800dd06 <kf_update+0x8e6>
 800e03a:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e03e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e042:	f040 80cd 	bne.w	800e1e0 <kf_update+0xdc0>
 800e046:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e04a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e04e:	f000 8086 	beq.w	800e15e <kf_update+0xd3e>
 800e052:	eeb0 9a68 	vmov.f32	s18, s17
 800e056:	eef0 9a68 	vmov.f32	s19, s17
 800e05a:	eeb0 ba68 	vmov.f32	s22, s17
 800e05e:	e03b      	b.n	800e0d8 <kf_update+0xcb8>
 800e060:	9b01      	ldr	r3, [sp, #4]
 800e062:	edd3 8a00 	vldr	s17, [r3]
 800e066:	e433      	b.n	800d8d0 <kf_update+0x4b0>
 800e068:	eef0 7a6d 	vmov.f32	s15, s27
 800e06c:	f7ff bb0c 	b.w	800d688 <kf_update+0x268>
 800e070:	00000000 	.word	0x00000000
 800e074:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e07c:	eef0 aa67 	vmov.f32	s21, s15
 800e080:	ee68 7a8b 	vmul.f32	s15, s17, s22
 800e084:	f040 80b6 	bne.w	800e1f4 <kf_update+0xdd4>
 800e088:	eef0 9a67 	vmov.f32	s19, s15
 800e08c:	eeb0 ba47 	vmov.f32	s22, s14
 800e090:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e098:	d01c      	beq.n	800e0d4 <kf_update+0xcb4>
 800e09a:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e09e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0a2:	d051      	beq.n	800e148 <kf_update+0xd28>
 800e0a4:	ed1f 7a0e 	vldr	s14, [pc, #-56]	@ 800e070 <kf_update+0xc50>
 800e0a8:	ee68 8a89 	vmul.f32	s17, s17, s18
 800e0ac:	eeb0 9a47 	vmov.f32	s18, s14
 800e0b0:	e012      	b.n	800e0d8 <kf_update+0xcb8>
 800e0b2:	eef0 ba4a 	vmov.f32	s23, s20
 800e0b6:	e79d      	b.n	800dff4 <kf_update+0xbd4>
 800e0b8:	f20d 4d2c 	addw	sp, sp, #1068	@ 0x42c
 800e0bc:	ecbd 8b10 	vpop	{d8-d15}
 800e0c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0c4:	eef0 7a6b 	vmov.f32	s15, s23
 800e0c8:	f7ff bade 	b.w	800d688 <kf_update+0x268>
 800e0cc:	eef0 7a6d 	vmov.f32	s15, s27
 800e0d0:	f7ff bb89 	b.w	800d7e6 <kf_update+0x3c6>
 800e0d4:	eef0 8a49 	vmov.f32	s17, s18
 800e0d8:	edd4 3a01 	vldr	s7, [r4, #4]
 800e0dc:	ed94 4a02 	vldr	s8, [r4, #8]
 800e0e0:	edd4 4a03 	vldr	s9, [r4, #12]
 800e0e4:	ed94 5a04 	vldr	s10, [r4, #16]
 800e0e8:	edd4 5a05 	vldr	s11, [r4, #20]
 800e0ec:	ed94 6a06 	vldr	s12, [r4, #24]
 800e0f0:	edd4 6a07 	vldr	s13, [r4, #28]
 800e0f4:	ed94 7a08 	vldr	s14, [r4, #32]
 800e0f8:	edd4 7a09 	vldr	s15, [r4, #36]	@ 0x24
 800e0fc:	ee73 3aab 	vadd.f32	s7, s7, s23
 800e100:	ee34 4a0a 	vadd.f32	s8, s8, s20
 800e104:	ee74 4a8d 	vadd.f32	s9, s9, s26
 800e108:	ee35 5a2c 	vadd.f32	s10, s10, s25
 800e10c:	ee75 5aaa 	vadd.f32	s11, s11, s21
 800e110:	ee36 6a0b 	vadd.f32	s12, s12, s22
 800e114:	ee76 6aa9 	vadd.f32	s13, s13, s19
 800e118:	ee37 7a09 	vadd.f32	s14, s14, s18
 800e11c:	ee77 7aa8 	vadd.f32	s15, s15, s17
 800e120:	edc4 3a01 	vstr	s7, [r4, #4]
 800e124:	ed84 4a02 	vstr	s8, [r4, #8]
 800e128:	edc4 4a03 	vstr	s9, [r4, #12]
 800e12c:	ed84 5a04 	vstr	s10, [r4, #16]
 800e130:	edc4 5a05 	vstr	s11, [r4, #20]
 800e134:	ed84 6a06 	vstr	s12, [r4, #24]
 800e138:	edc4 6a07 	vstr	s13, [r4, #28]
 800e13c:	ed84 7a08 	vstr	s14, [r4, #32]
 800e140:	edc4 7a09 	vstr	s15, [r4, #36]	@ 0x24
 800e144:	f7ff b9cc 	b.w	800d4e0 <kf_update+0xc0>
 800e148:	eeb0 9a68 	vmov.f32	s18, s17
 800e14c:	e7c4      	b.n	800e0d8 <kf_update+0xcb8>
 800e14e:	eef0 aa68 	vmov.f32	s21, s17
 800e152:	e76c      	b.n	800e02e <kf_update+0xc0e>
 800e154:	eeb0 9a68 	vmov.f32	s18, s17
 800e158:	eef0 9a68 	vmov.f32	s19, s17
 800e15c:	e7bc      	b.n	800e0d8 <kf_update+0xcb8>
 800e15e:	eeb0 ba69 	vmov.f32	s22, s19
 800e162:	e795      	b.n	800e090 <kf_update+0xc70>
 800e164:	eeb0 da67 	vmov.f32	s26, s15
 800e168:	eeb0 aa4c 	vmov.f32	s20, s24
 800e16c:	e74f      	b.n	800e00e <kf_update+0xbee>
 800e16e:	eeb0 aa4c 	vmov.f32	s20, s24
 800e172:	e73f      	b.n	800dff4 <kf_update+0xbd4>
 800e174:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e17c:	f43f af3a 	beq.w	800dff4 <kf_update+0xbd4>
 800e180:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e188:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800e18c:	f47f ad93 	bne.w	800dcb6 <kf_update+0x896>
 800e190:	e7e8      	b.n	800e164 <kf_update+0xd44>
 800e192:	ee67 7aad 	vmul.f32	s15, s15, s27
 800e196:	f7ff bb26 	b.w	800d7e6 <kf_update+0x3c6>
 800e19a:	eef5 ca40 	vcmp.f32	s25, #0.0
 800e19e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1a2:	ed5f 7a4d 	vldr	s15, [pc, #-308]	@ 800e070 <kf_update+0xc50>
 800e1a6:	ee28 7a8d 	vmul.f32	s14, s17, s26
 800e1aa:	f43f ad8e 	beq.w	800dcca <kf_update+0x8aa>
 800e1ae:	eeb0 da67 	vmov.f32	s26, s15
 800e1b2:	eef5 aa40 	vcmp.f32	s21, #0.0
 800e1b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1ba:	ee68 7aac 	vmul.f32	s15, s17, s25
 800e1be:	d126      	bne.n	800e20e <kf_update+0xdee>
 800e1c0:	eef0 aa67 	vmov.f32	s21, s15
 800e1c4:	eef0 ca47 	vmov.f32	s25, s14
 800e1c8:	e731      	b.n	800e02e <kf_update+0xc0e>
 800e1ca:	eeb5 aa40 	vcmp.f32	s20, #0.0
 800e1ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1d2:	ed5f ba59 	vldr	s23, [pc, #-356]	@ 800e070 <kf_update+0xc50>
 800e1d6:	ee2c ca28 	vmul.f32	s24, s24, s17
 800e1da:	f47f ad64 	bne.w	800dca6 <kf_update+0x886>
 800e1de:	e7c6      	b.n	800e16e <kf_update+0xd4e>
 800e1e0:	eef5 9a40 	vcmp.f32	s19, #0.0
 800e1e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1e8:	ed1f 7a5f 	vldr	s14, [pc, #-380]	@ 800e070 <kf_update+0xc50>
 800e1ec:	ee68 7a8b 	vmul.f32	s15, s17, s22
 800e1f0:	f43f af4a 	beq.w	800e088 <kf_update+0xc68>
 800e1f4:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e1f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1fc:	eeb0 ba47 	vmov.f32	s22, s14
 800e200:	ee28 7aa9 	vmul.f32	s14, s17, s19
 800e204:	f43f ad95 	beq.w	800dd32 <kf_update+0x912>
 800e208:	eef0 9a67 	vmov.f32	s19, s15
 800e20c:	e74c      	b.n	800e0a8 <kf_update+0xc88>
 800e20e:	eef0 ca47 	vmov.f32	s25, s14
 800e212:	e56c      	b.n	800dcee <kf_update+0x8ce>
 800e214:	ed1f 7a6a 	vldr	s14, [pc, #-424]	@ 800e070 <kf_update+0xc50>
 800e218:	e7cb      	b.n	800e1b2 <kf_update+0xd92>
 800e21a:	ed1f ca6b 	vldr	s24, [pc, #-428]	@ 800e070 <kf_update+0xc50>
 800e21e:	eeb5 da40 	vcmp.f32	s26, #0.0
 800e222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e226:	ee68 7a8a 	vmul.f32	s15, s17, s20
 800e22a:	eef0 ba4c 	vmov.f32	s23, s24
 800e22e:	f47f ad42 	bne.w	800dcb6 <kf_update+0x896>
 800e232:	e797      	b.n	800e164 <kf_update+0xd44>

0800e234 <q2hpr>:
 800e234:	b510      	push	{r4, lr}
 800e236:	edd0 7a00 	vldr	s15, [r0]
 800e23a:	edd0 5a01 	vldr	s11, [r0, #4]
 800e23e:	ed90 7a02 	vldr	s14, [r0, #8]
 800e242:	ed90 5a03 	vldr	s10, [r0, #12]
 800e246:	ee67 0aa7 	vmul.f32	s1, s15, s15
 800e24a:	ee25 6aa5 	vmul.f32	s12, s11, s11
 800e24e:	ee65 6a87 	vmul.f32	s13, s11, s14
 800e252:	ee25 0a65 	vnmul.f32	s0, s10, s11
 800e256:	ed2d 8b08 	vpush	{d8-d11}
 800e25a:	eea7 0a87 	vfma.f32	s0, s15, s14
 800e25e:	460c      	mov	r4, r1
 800e260:	eee7 6a85 	vfma.f32	s13, s15, s10
 800e264:	ee36 aa06 	vadd.f32	s20, s12, s12
 800e268:	ee70 0aa0 	vadd.f32	s1, s1, s1
 800e26c:	ee27 6a07 	vmul.f32	s12, s14, s14
 800e270:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e274:	ee27 7a05 	vmul.f32	s14, s14, s10
 800e278:	ee30 ba8a 	vadd.f32	s22, s1, s20
 800e27c:	eef7 ba00 	vmov.f32	s23, #112	@ 0x3f800000  1.0
 800e280:	ee76 aa06 	vadd.f32	s21, s12, s12
 800e284:	ee37 8aa7 	vadd.f32	s16, s15, s15
 800e288:	ee77 8a07 	vadd.f32	s17, s14, s14
 800e28c:	ee70 9a00 	vadd.f32	s19, s0, s0
 800e290:	ee36 9aa6 	vadd.f32	s18, s13, s13
 800e294:	ee3b bacb 	vsub.f32	s22, s23, s22
 800e298:	bb6a      	cbnz	r2, 800e2f6 <q2hpr+0xc2>
 800e29a:	ee70 0aaa 	vadd.f32	s1, s1, s21
 800e29e:	ee38 0a68 	vsub.f32	s0, s16, s17
 800e2a2:	ee7b 0ae0 	vsub.f32	s1, s23, s1
 800e2a6:	f005 f9f7 	bl	8013698 <atan2f>
 800e2aa:	eeb0 8a40 	vmov.f32	s16, s0
 800e2ae:	eeb0 0a49 	vmov.f32	s0, s18
 800e2b2:	f005 f9c5 	bl	8013640 <asinf>
 800e2b6:	eef0 0a4b 	vmov.f32	s1, s22
 800e2ba:	eef0 8a40 	vmov.f32	s17, s0
 800e2be:	eeb0 0a69 	vmov.f32	s0, s19
 800e2c2:	f005 f9e9 	bl	8013698 <atan2f>
 800e2c6:	eef1 8a68 	vneg.f32	s17, s17
 800e2ca:	eeb0 9a40 	vmov.f32	s18, s0
 800e2ce:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e2d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2d6:	ed84 8a00 	vstr	s16, [r4]
 800e2da:	ed84 9a02 	vstr	s18, [r4, #8]
 800e2de:	edc4 8a01 	vstr	s17, [r4, #4]
 800e2e2:	d505      	bpl.n	800e2f0 <q2hpr+0xbc>
 800e2e4:	eddf 7a13 	vldr	s15, [pc, #76]	@ 800e334 <q2hpr+0x100>
 800e2e8:	ee38 8a27 	vadd.f32	s16, s16, s15
 800e2ec:	ed84 8a00 	vstr	s16, [r4]
 800e2f0:	ecbd 8b08 	vpop	{d8-d11}
 800e2f4:	bd10      	pop	{r4, pc}
 800e2f6:	eeb0 0a69 	vmov.f32	s0, s19
 800e2fa:	f005 f9a1 	bl	8013640 <asinf>
 800e2fe:	eef0 0a4b 	vmov.f32	s1, s22
 800e302:	eef0 7a40 	vmov.f32	s15, s0
 800e306:	eeb0 0a49 	vmov.f32	s0, s18
 800e30a:	eeb0 9a67 	vmov.f32	s18, s15
 800e30e:	f005 f9c3 	bl	8013698 <atan2f>
 800e312:	ee7a 0a2a 	vadd.f32	s1, s20, s21
 800e316:	eeb0 7a40 	vmov.f32	s14, s0
 800e31a:	ee38 0a28 	vadd.f32	s0, s16, s17
 800e31e:	ee7b 0ae0 	vsub.f32	s1, s23, s1
 800e322:	eeb1 0a40 	vneg.f32	s0, s0
 800e326:	eef1 8a47 	vneg.f32	s17, s14
 800e32a:	f005 f9b5 	bl	8013698 <atan2f>
 800e32e:	eeb0 8a40 	vmov.f32	s16, s0
 800e332:	e7cc      	b.n	800e2ce <q2hpr+0x9a>
 800e334:	40c90fdb 	.word	0x40c90fdb

0800e338 <output_update>:
 800e338:	edd0 7a01 	vldr	s15, [r0, #4]
 800e33c:	ed90 5a02 	vldr	s10, [r0, #8]
 800e340:	ed90 7a00 	vldr	s14, [r0]
 800e344:	edd0 5a03 	vldr	s11, [r0, #12]
 800e348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e34c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800e350:	ee67 6a85 	vmul.f32	s13, s15, s10
 800e354:	eea7 6a07 	vfma.f32	s12, s14, s14
 800e358:	4615      	mov	r5, r2
 800e35a:	f89d 201c 	ldrb.w	r2, [sp, #28]
 800e35e:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800e362:	eee7 6a25 	vfma.f32	s13, s14, s11
 800e366:	460f      	mov	r7, r1
 800e368:	461e      	mov	r6, r3
 800e36a:	ee27 7a05 	vmul.f32	s14, s14, s10
 800e36e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e372:	ee37 7a07 	vadd.f32	s14, s14, s14
 800e376:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800e37a:	ee76 6aa6 	vadd.f32	s13, s13, s13
 800e37e:	ee36 6a06 	vadd.f32	s12, s12, s12
 800e382:	2a00      	cmp	r2, #0
 800e384:	d14b      	bne.n	800e41e <output_update+0xe6>
 800e386:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800e38a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e38e:	ee35 7ac6 	vsub.f32	s14, s11, s12
 800e392:	eef1 6a66 	vneg.f32	s13, s13
 800e396:	edc3 6a00 	vstr	s13, [r3]
 800e39a:	edc3 7a01 	vstr	s15, [r3, #4]
 800e39e:	ed83 7a02 	vstr	s14, [r3, #8]
 800e3a2:	4629      	mov	r1, r5
 800e3a4:	4604      	mov	r4, r0
 800e3a6:	f7ff ff45 	bl	800e234 <q2hpr>
 800e3aa:	ed95 7a01 	vldr	s14, [r5, #4]
 800e3ae:	edd5 7a02 	vldr	s15, [r5, #8]
 800e3b2:	edd5 6a00 	vldr	s13, [r5]
 800e3b6:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800e4cc <output_update+0x194>
 800e3ba:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800e4d0 <output_update+0x198>
 800e3be:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e3c2:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e3c6:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800e3ca:	ed85 7a01 	vstr	s14, [r5, #4]
 800e3ce:	edc5 6a00 	vstr	s13, [r5]
 800e3d2:	edc5 7a02 	vstr	s15, [r5, #8]
 800e3d6:	ed97 7a01 	vldr	s14, [r7, #4]
 800e3da:	edd6 7a00 	vldr	s15, [r6]
 800e3de:	6823      	ldr	r3, [r4, #0]
 800e3e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e3e4:	edc8 7a00 	vstr	s15, [r8]
 800e3e8:	ed97 7a00 	vldr	s14, [r7]
 800e3ec:	edd6 7a01 	vldr	s15, [r6, #4]
 800e3f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e3f4:	edc8 7a01 	vstr	s15, [r8, #4]
 800e3f8:	edd6 7a02 	vldr	s15, [r6, #8]
 800e3fc:	ed97 7a02 	vldr	s14, [r7, #8]
 800e400:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e404:	edc8 7a02 	vstr	s15, [r8, #8]
 800e408:	edd4 7a02 	vldr	s15, [r4, #8]
 800e40c:	6862      	ldr	r2, [r4, #4]
 800e40e:	6022      	str	r2, [r4, #0]
 800e410:	eef1 7a67 	vneg.f32	s15, s15
 800e414:	6063      	str	r3, [r4, #4]
 800e416:	edc4 7a02 	vstr	s15, [r4, #8]
 800e41a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e41e:	2a01      	cmp	r2, #1
 800e420:	d015      	beq.n	800e44e <output_update+0x116>
 800e422:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 800e4d0 <output_update+0x198>
 800e426:	edd5 6a00 	vldr	s13, [r5]
 800e42a:	ed95 7a01 	vldr	s14, [r5, #4]
 800e42e:	edd5 7a02 	vldr	s15, [r5, #8]
 800e432:	ee66 6a86 	vmul.f32	s13, s13, s12
 800e436:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e43a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e43e:	edc5 6a00 	vstr	s13, [r5]
 800e442:	ed85 7a01 	vstr	s14, [r5, #4]
 800e446:	edc5 7a02 	vstr	s15, [r5, #8]
 800e44a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e44e:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800e452:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e456:	ee36 6a65 	vsub.f32	s12, s12, s11
 800e45a:	eef1 6a66 	vneg.f32	s13, s13
 800e45e:	edc3 7a00 	vstr	s15, [r3]
 800e462:	edc3 6a01 	vstr	s13, [r3, #4]
 800e466:	ed83 6a02 	vstr	s12, [r3, #8]
 800e46a:	4629      	mov	r1, r5
 800e46c:	f7ff fee2 	bl	800e234 <q2hpr>
 800e470:	edd5 6a00 	vldr	s13, [r5]
 800e474:	ed95 7a01 	vldr	s14, [r5, #4]
 800e478:	edd5 7a02 	vldr	s15, [r5, #8]
 800e47c:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800e4d0 <output_update+0x198>
 800e480:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e484:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e488:	ee66 6a86 	vmul.f32	s13, s13, s12
 800e48c:	ed85 7a01 	vstr	s14, [r5, #4]
 800e490:	edc5 6a00 	vstr	s13, [r5]
 800e494:	edc5 7a02 	vstr	s15, [r5, #8]
 800e498:	ed97 7a00 	vldr	s14, [r7]
 800e49c:	edd6 7a00 	vldr	s15, [r6]
 800e4a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e4a4:	edc8 7a00 	vstr	s15, [r8]
 800e4a8:	ed97 7a01 	vldr	s14, [r7, #4]
 800e4ac:	edd6 7a01 	vldr	s15, [r6, #4]
 800e4b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e4b4:	edc8 7a01 	vstr	s15, [r8, #4]
 800e4b8:	edd6 7a02 	vldr	s15, [r6, #8]
 800e4bc:	ed97 7a02 	vldr	s14, [r7, #8]
 800e4c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e4c4:	edc8 7a02 	vstr	s15, [r8, #8]
 800e4c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4cc:	c2652ee1 	.word	0xc2652ee1
 800e4d0:	42652ee1 	.word	0x42652ee1

0800e4d4 <MFX_emptyAttitude>:
 800e4d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4d8:	ed2d 8b02 	vpush	{d8}
 800e4dc:	4fe9      	ldr	r7, [pc, #932]	@ (800e884 <MFX_emptyAttitude+0x3b0>)
 800e4de:	eddf 8aea 	vldr	s17, [pc, #936]	@ 800e888 <MFX_emptyAttitude+0x3b4>
 800e4e2:	f6ad 4dd4 	subw	sp, sp, #3284	@ 0xcd4
 800e4e6:	f04f 0800 	mov.w	r8, #0
 800e4ea:	f50d 64d7 	add.w	r4, sp, #1720	@ 0x6b8
 800e4ee:	46bc      	mov	ip, r7
 800e4f0:	e9c4 8800 	strd	r8, r8, [r4]
 800e4f4:	f83c 3b04 	ldrh.w	r3, [ip], #4
 800e4f8:	f8c4 8008 	str.w	r8, [r4, #8]
 800e4fc:	f88d 854a 	strb.w	r8, [sp, #1354]	@ 0x54a
 800e500:	f8ad 3548 	strh.w	r3, [sp, #1352]	@ 0x548
 800e504:	4681      	mov	r9, r0
 800e506:	f8dd 3548 	ldr.w	r3, [sp, #1352]	@ 0x548
 800e50a:	f8ad 30a8 	strh.w	r3, [sp, #168]	@ 0xa8
 800e50e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800e512:	0c1b      	lsrs	r3, r3, #16
 800e514:	f88d 30aa 	strb.w	r3, [sp, #170]	@ 0xaa
 800e518:	ab2b      	add	r3, sp, #172	@ 0xac
 800e51a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e51e:	ab2e      	add	r3, sp, #184	@ 0xb8
 800e520:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e524:	ab31      	add	r3, sp, #196	@ 0xc4
 800e526:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e52a:	ab34      	add	r3, sp, #208	@ 0xd0
 800e52c:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 800e530:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e534:	ab37      	add	r3, sp, #220	@ 0xdc
 800e536:	edcd 8a08 	vstr	s17, [sp, #32]
 800e53a:	edcd 8a09 	vstr	s17, [sp, #36]	@ 0x24
 800e53e:	edcd 8a0a 	vstr	s17, [sp, #40]	@ 0x28
 800e542:	ed8d 8a0b 	vstr	s16, [sp, #44]	@ 0x2c
 800e546:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e54a:	ab3a      	add	r3, sp, #232	@ 0xe8
 800e54c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e550:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e554:	f10d 0e44 	add.w	lr, sp, #68	@ 0x44
 800e558:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e55c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e560:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800e564:	f44f 75b4 	mov.w	r5, #360	@ 0x168
 800e568:	f8dc 3000 	ldr.w	r3, [ip]
 800e56c:	f8ce 3000 	str.w	r3, [lr]
 800e570:	462a      	mov	r2, r5
 800e572:	4641      	mov	r1, r8
 800e574:	4620      	mov	r0, r4
 800e576:	f004 fff5 	bl	8013564 <memset>
 800e57a:	f44f 56f0 	mov.w	r6, #7680	@ 0x1e00
 800e57e:	462a      	mov	r2, r5
 800e580:	4621      	mov	r1, r4
 800e582:	a840      	add	r0, sp, #256	@ 0x100
 800e584:	f8ad 60f8 	strh.w	r6, [sp, #248]	@ 0xf8
 800e588:	f005 f81e 	bl	80135c8 <memcpy>
 800e58c:	462a      	mov	r2, r5
 800e58e:	4641      	mov	r1, r8
 800e590:	4620      	mov	r0, r4
 800e592:	ed8d 8a3f 	vstr	s16, [sp, #252]	@ 0xfc
 800e596:	f004 ffe5 	bl	8013564 <memset>
 800e59a:	462a      	mov	r2, r5
 800e59c:	4621      	mov	r1, r4
 800e59e:	a89c      	add	r0, sp, #624	@ 0x270
 800e5a0:	f8ad 6268 	strh.w	r6, [sp, #616]	@ 0x268
 800e5a4:	f005 f810 	bl	80135c8 <memcpy>
 800e5a8:	462a      	mov	r2, r5
 800e5aa:	4641      	mov	r1, r8
 800e5ac:	4620      	mov	r0, r4
 800e5ae:	ed8d 8a9b 	vstr	s16, [sp, #620]	@ 0x26c
 800e5b2:	f004 ffd7 	bl	8013564 <memset>
 800e5b6:	462a      	mov	r2, r5
 800e5b8:	4621      	mov	r1, r4
 800e5ba:	a8f8      	add	r0, sp, #992	@ 0x3e0
 800e5bc:	f8ad 63d8 	strh.w	r6, [sp, #984]	@ 0x3d8
 800e5c0:	f005 f802 	bl	80135c8 <memcpy>
 800e5c4:	462a      	mov	r2, r5
 800e5c6:	4641      	mov	r1, r8
 800e5c8:	4620      	mov	r0, r4
 800e5ca:	ed8d 8af7 	vstr	s16, [sp, #988]	@ 0x3dc
 800e5ce:	f004 ffc9 	bl	8013564 <memset>
 800e5d2:	462a      	mov	r2, r5
 800e5d4:	4621      	mov	r1, r4
 800e5d6:	f50d 60aa 	add.w	r0, sp, #1360	@ 0x550
 800e5da:	f8ad 6548 	strh.w	r6, [sp, #1352]	@ 0x548
 800e5de:	f004 fff3 	bl	80135c8 <memcpy>
 800e5e2:	f04f 0301 	mov.w	r3, #1
 800e5e6:	f88d 3068 	strb.w	r3, [sp, #104]	@ 0x68
 800e5ea:	f107 0528 	add.w	r5, r7, #40	@ 0x28
 800e5ee:	4ba7      	ldr	r3, [pc, #668]	@ (800e88c <MFX_emptyAttitude+0x3b8>)
 800e5f0:	9320      	str	r3, [sp, #128]	@ 0x80
 800e5f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e5f4:	ae0c      	add	r6, sp, #48	@ 0x30
 800e5f6:	46b3      	mov	fp, r6
 800e5f8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800e5fa:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 800e5fe:	e9c4 8800 	strd	r8, r8, [r4]
 800e602:	e9c4 8802 	strd	r8, r8, [r4, #8]
 800e606:	f8c4 8010 	str.w	r8, [r4, #16]
 800e60a:	f10d 0c6c 	add.w	ip, sp, #108	@ 0x6c
 800e60e:	46a6      	mov	lr, r4
 800e610:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e614:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e618:	f50d 6aa9 	add.w	sl, sp, #1352	@ 0x548
 800e61c:	682d      	ldr	r5, [r5, #0]
 800e61e:	f8cc 5000 	str.w	r5, [ip]
 800e622:	af21      	add	r7, sp, #132	@ 0x84
 800e624:	ed8a 8a01 	vstr	s16, [sl, #4]
 800e628:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800e62a:	ab1a      	add	r3, sp, #104	@ 0x68
 800e62c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800e630:	abf6      	add	r3, sp, #984	@ 0x3d8
 800e632:	9300      	str	r3, [sp, #0]
 800e634:	aa3e      	add	r2, sp, #248	@ 0xf8
 800e636:	f8c7 8000 	str.w	r8, [r7]
 800e63a:	ab9a      	add	r3, sp, #616	@ 0x268
 800e63c:	a911      	add	r1, sp, #68	@ 0x44
 800e63e:	9403      	str	r4, [sp, #12]
 800e640:	2001      	movs	r0, #1
 800e642:	f7fe fa2f 	bl	800caa4 <DataHist_parameters>
 800e646:	4b92      	ldr	r3, [pc, #584]	@ (800e890 <MFX_emptyAttitude+0x3bc>)
 800e648:	f8c9 3018 	str.w	r3, [r9, #24]
 800e64c:	4b91      	ldr	r3, [pc, #580]	@ (800e894 <MFX_emptyAttitude+0x3c0>)
 800e64e:	f8c9 301c 	str.w	r3, [r9, #28]
 800e652:	4b91      	ldr	r3, [pc, #580]	@ (800e898 <MFX_emptyAttitude+0x3c4>)
 800e654:	f8c9 3020 	str.w	r3, [r9, #32]
 800e658:	4b90      	ldr	r3, [pc, #576]	@ (800e89c <MFX_emptyAttitude+0x3c8>)
 800e65a:	f8c9 3024 	str.w	r3, [r9, #36]	@ 0x24
 800e65e:	4b90      	ldr	r3, [pc, #576]	@ (800e8a0 <MFX_emptyAttitude+0x3cc>)
 800e660:	f8c9 3028 	str.w	r3, [r9, #40]	@ 0x28
 800e664:	4b8f      	ldr	r3, [pc, #572]	@ (800e8a4 <MFX_emptyAttitude+0x3d0>)
 800e666:	f8c9 302c 	str.w	r3, [r9, #44]	@ 0x2c
 800e66a:	4b8f      	ldr	r3, [pc, #572]	@ (800e8a8 <MFX_emptyAttitude+0x3d4>)
 800e66c:	f8c9 3030 	str.w	r3, [r9, #48]	@ 0x30
 800e670:	f10d 0cac 	add.w	ip, sp, #172	@ 0xac
 800e674:	4b8d      	ldr	r3, [pc, #564]	@ (800e8ac <MFX_emptyAttitude+0x3d8>)
 800e676:	f8c9 3034 	str.w	r3, [r9, #52]	@ 0x34
 800e67a:	e8bc 0007 	ldmia.w	ip!, {r0, r1, r2}
 800e67e:	f8bd 30a8 	ldrh.w	r3, [sp, #168]	@ 0xa8
 800e682:	f8a9 3070 	strh.w	r3, [r9, #112]	@ 0x70
 800e686:	f89d 30aa 	ldrb.w	r3, [sp, #170]	@ 0xaa
 800e68a:	f889 3072 	strb.w	r3, [r9, #114]	@ 0x72
 800e68e:	f240 1301 	movw	r3, #257	@ 0x101
 800e692:	f8a9 3000 	strh.w	r3, [r9]
 800e696:	f8a9 3004 	strh.w	r3, [r9, #4]
 800e69a:	4b85      	ldr	r3, [pc, #532]	@ (800e8b0 <MFX_emptyAttitude+0x3dc>)
 800e69c:	f8c9 300c 	str.w	r3, [r9, #12]
 800e6a0:	f8c9 0074 	str.w	r0, [r9, #116]	@ 0x74
 800e6a4:	f8c9 1078 	str.w	r1, [r9, #120]	@ 0x78
 800e6a8:	4b82      	ldr	r3, [pc, #520]	@ (800e8b4 <MFX_emptyAttitude+0x3e0>)
 800e6aa:	f8c9 207c 	str.w	r2, [r9, #124]	@ 0x7c
 800e6ae:	af2e      	add	r7, sp, #184	@ 0xb8
 800e6b0:	2000      	movs	r0, #0
 800e6b2:	2100      	movs	r1, #0
 800e6b4:	f8c9 3014 	str.w	r3, [r9, #20]
 800e6b8:	e9c9 8816 	strd	r8, r8, [r9, #88]	@ 0x58
 800e6bc:	e9c9 881a 	strd	r8, r8, [r9, #104]	@ 0x68
 800e6c0:	e9c9 0118 	strd	r0, r1, [r9, #96]	@ 0x60
 800e6c4:	f8a9 8002 	strh.w	r8, [r9, #2]
 800e6c8:	ed89 8a02 	vstr	s16, [r9, #8]
 800e6cc:	ed89 8a04 	vstr	s16, [r9, #16]
 800e6d0:	cf07      	ldmia	r7!, {r0, r1, r2}
 800e6d2:	ae31      	add	r6, sp, #196	@ 0xc4
 800e6d4:	f8c9 0080 	str.w	r0, [r9, #128]	@ 0x80
 800e6d8:	f8c9 1084 	str.w	r1, [r9, #132]	@ 0x84
 800e6dc:	f8c9 2088 	str.w	r2, [r9, #136]	@ 0x88
 800e6e0:	ce07      	ldmia	r6!, {r0, r1, r2}
 800e6e2:	ad34      	add	r5, sp, #208	@ 0xd0
 800e6e4:	f8c9 008c 	str.w	r0, [r9, #140]	@ 0x8c
 800e6e8:	f8c9 1090 	str.w	r1, [r9, #144]	@ 0x90
 800e6ec:	f8c9 2094 	str.w	r2, [r9, #148]	@ 0x94
 800e6f0:	cd07      	ldmia	r5!, {r0, r1, r2}
 800e6f2:	f10d 0bdc 	add.w	fp, sp, #220	@ 0xdc
 800e6f6:	f8c9 0098 	str.w	r0, [r9, #152]	@ 0x98
 800e6fa:	f8c9 109c 	str.w	r1, [r9, #156]	@ 0x9c
 800e6fe:	f8c9 20a0 	str.w	r2, [r9, #160]	@ 0xa0
 800e702:	e8bb 0007 	ldmia.w	fp!, {r0, r1, r2}
 800e706:	f10d 0ee8 	add.w	lr, sp, #232	@ 0xe8
 800e70a:	f8c9 00a4 	str.w	r0, [r9, #164]	@ 0xa4
 800e70e:	f8c9 10a8 	str.w	r1, [r9, #168]	@ 0xa8
 800e712:	f8c9 20ac 	str.w	r2, [r9, #172]	@ 0xac
 800e716:	e8be 0007 	ldmia.w	lr!, {r0, r1, r2}
 800e71a:	ed9f 6a67 	vldr	s12, [pc, #412]	@ 800e8b8 <MFX_emptyAttitude+0x3e4>
 800e71e:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 800e8bc <MFX_emptyAttitude+0x3e8>
 800e722:	eddf 7a67 	vldr	s15, [pc, #412]	@ 800e8c0 <MFX_emptyAttitude+0x3ec>
 800e726:	f8c9 20b8 	str.w	r2, [r9, #184]	@ 0xb8
 800e72a:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800e72e:	f44f 1248 	mov.w	r2, #3276800	@ 0x320000
 800e732:	f8c9 00b0 	str.w	r0, [r9, #176]	@ 0xb0
 800e736:	f8c9 10b4 	str.w	r1, [r9, #180]	@ 0xb4
 800e73a:	ed89 6a65 	vstr	s12, [r9, #404]	@ 0x194
 800e73e:	edc9 6a66 	vstr	s13, [r9, #408]	@ 0x198
 800e742:	ed89 7a67 	vstr	s14, [r9, #412]	@ 0x19c
 800e746:	edc9 8a64 	vstr	s17, [r9, #400]	@ 0x190
 800e74a:	edc9 8a30 	vstr	s17, [r9, #192]	@ 0xc0
 800e74e:	edc9 8a4a 	vstr	s17, [r9, #296]	@ 0x128
 800e752:	edc9 8a31 	vstr	s17, [r9, #196]	@ 0xc4
 800e756:	edc9 8a4b 	vstr	s17, [r9, #300]	@ 0x12c
 800e75a:	edc9 8a32 	vstr	s17, [r9, #200]	@ 0xc8
 800e75e:	edc9 8a4c 	vstr	s17, [r9, #304]	@ 0x130
 800e762:	edc9 8a33 	vstr	s17, [r9, #204]	@ 0xcc
 800e766:	edc9 8a4d 	vstr	s17, [r9, #308]	@ 0x134
 800e76a:	edc9 8a34 	vstr	s17, [r9, #208]	@ 0xd0
 800e76e:	edc9 8a4e 	vstr	s17, [r9, #312]	@ 0x138
 800e772:	edc9 8a35 	vstr	s17, [r9, #212]	@ 0xd4
 800e776:	edc9 8a4f 	vstr	s17, [r9, #316]	@ 0x13c
 800e77a:	edc9 8a36 	vstr	s17, [r9, #216]	@ 0xd8
 800e77e:	edc9 8a50 	vstr	s17, [r9, #320]	@ 0x140
 800e782:	edc9 8a37 	vstr	s17, [r9, #220]	@ 0xdc
 800e786:	edc9 8a51 	vstr	s17, [r9, #324]	@ 0x144
 800e78a:	edc9 8a38 	vstr	s17, [r9, #224]	@ 0xe0
 800e78e:	edc9 8a52 	vstr	s17, [r9, #328]	@ 0x148
 800e792:	edc9 8a39 	vstr	s17, [r9, #228]	@ 0xe4
 800e796:	edc9 8a53 	vstr	s17, [r9, #332]	@ 0x14c
 800e79a:	edc9 8a3a 	vstr	s17, [r9, #232]	@ 0xe8
 800e79e:	edc9 8a54 	vstr	s17, [r9, #336]	@ 0x150
 800e7a2:	edc9 8a3b 	vstr	s17, [r9, #236]	@ 0xec
 800e7a6:	edc9 8a55 	vstr	s17, [r9, #340]	@ 0x154
 800e7aa:	edc9 8a3c 	vstr	s17, [r9, #240]	@ 0xf0
 800e7ae:	edc9 8a56 	vstr	s17, [r9, #344]	@ 0x158
 800e7b2:	edc9 8a3d 	vstr	s17, [r9, #244]	@ 0xf4
 800e7b6:	edc9 8a57 	vstr	s17, [r9, #348]	@ 0x15c
 800e7ba:	edc9 8a3e 	vstr	s17, [r9, #248]	@ 0xf8
 800e7be:	edc9 8a58 	vstr	s17, [r9, #352]	@ 0x160
 800e7c2:	edc9 8a3f 	vstr	s17, [r9, #252]	@ 0xfc
 800e7c6:	edc9 8a59 	vstr	s17, [r9, #356]	@ 0x164
 800e7ca:	edc9 8a40 	vstr	s17, [r9, #256]	@ 0x100
 800e7ce:	edc9 8a5a 	vstr	s17, [r9, #360]	@ 0x168
 800e7d2:	f8c9 21a0 	str.w	r2, [r9, #416]	@ 0x1a0
 800e7d6:	f04f 0201 	mov.w	r2, #1
 800e7da:	edc9 7a75 	vstr	s15, [r9, #468]	@ 0x1d4
 800e7de:	edc9 8a41 	vstr	s17, [r9, #260]	@ 0x104
 800e7e2:	edc9 8a5b 	vstr	s17, [r9, #364]	@ 0x16c
 800e7e6:	edc9 8a42 	vstr	s17, [r9, #264]	@ 0x108
 800e7ea:	edc9 8a5c 	vstr	s17, [r9, #368]	@ 0x170
 800e7ee:	edc9 8a43 	vstr	s17, [r9, #268]	@ 0x10c
 800e7f2:	edc9 8a5d 	vstr	s17, [r9, #372]	@ 0x174
 800e7f6:	edc9 8a44 	vstr	s17, [r9, #272]	@ 0x110
 800e7fa:	edc9 8a5e 	vstr	s17, [r9, #376]	@ 0x178
 800e7fe:	edc9 8a45 	vstr	s17, [r9, #276]	@ 0x114
 800e802:	edc9 8a5f 	vstr	s17, [r9, #380]	@ 0x17c
 800e806:	edc9 8a46 	vstr	s17, [r9, #280]	@ 0x118
 800e80a:	edc9 8a60 	vstr	s17, [r9, #384]	@ 0x180
 800e80e:	edc9 8a47 	vstr	s17, [r9, #284]	@ 0x11c
 800e812:	edc9 8a61 	vstr	s17, [r9, #388]	@ 0x184
 800e816:	edc9 8a48 	vstr	s17, [r9, #288]	@ 0x120
 800e81a:	edc9 8a62 	vstr	s17, [r9, #392]	@ 0x188
 800e81e:	edc9 8a49 	vstr	s17, [r9, #292]	@ 0x124
 800e822:	edc9 8a63 	vstr	s17, [r9, #396]	@ 0x18c
 800e826:	f889 81a4 	strb.w	r8, [r9, #420]	@ 0x1a4
 800e82a:	f8c9 81a6 	str.w	r8, [r9, #422]	@ 0x1a6
 800e82e:	edc9 8a6c 	vstr	s17, [r9, #432]	@ 0x1b0
 800e832:	edc9 8a76 	vstr	s17, [r9, #472]	@ 0x1d8
 800e836:	edc9 8a77 	vstr	s17, [r9, #476]	@ 0x1dc
 800e83a:	edc9 8a78 	vstr	s17, [r9, #480]	@ 0x1e0
 800e83e:	edc9 8a79 	vstr	s17, [r9, #484]	@ 0x1e4
 800e842:	edc9 8a7a 	vstr	s17, [r9, #488]	@ 0x1e8
 800e846:	edc9 8a7b 	vstr	s17, [r9, #492]	@ 0x1ec
 800e84a:	edc9 8a7c 	vstr	s17, [r9, #496]	@ 0x1f0
 800e84e:	edc9 8a7d 	vstr	s17, [r9, #500]	@ 0x1f4
 800e852:	edc9 8a6d 	vstr	s17, [r9, #436]	@ 0x1b4
 800e856:	edc9 8a7e 	vstr	s17, [r9, #504]	@ 0x1f8
 800e85a:	edc9 7a7f 	vstr	s15, [r9, #508]	@ 0x1fc
 800e85e:	edc9 7a89 	vstr	s15, [r9, #548]	@ 0x224
 800e862:	edc9 7a93 	vstr	s15, [r9, #588]	@ 0x24c
 800e866:	edc9 8a80 	vstr	s17, [r9, #512]	@ 0x200
 800e86a:	edc9 8a81 	vstr	s17, [r9, #516]	@ 0x204
 800e86e:	edc9 8a82 	vstr	s17, [r9, #520]	@ 0x208
 800e872:	edc9 8a83 	vstr	s17, [r9, #524]	@ 0x20c
 800e876:	edc9 8a84 	vstr	s17, [r9, #528]	@ 0x210
 800e87a:	edc9 8a85 	vstr	s17, [r9, #532]	@ 0x214
 800e87e:	edc9 8a86 	vstr	s17, [r9, #536]	@ 0x218
 800e882:	e01f      	b.n	800e8c4 <MFX_emptyAttitude+0x3f0>
 800e884:	08015130 	.word	0x08015130
 800e888:	00000000 	.word	0x00000000
 800e88c:	40a00000 	.word	0x40a00000
 800e890:	3a9d4952 	.word	0x3a9d4952
 800e894:	3ac49ba6 	.word	0x3ac49ba6
 800e898:	3b03126f 	.word	0x3b03126f
 800e89c:	3a83126f 	.word	0x3a83126f
 800e8a0:	3f639581 	.word	0x3f639581
 800e8a4:	402ab021 	.word	0x402ab021
 800e8a8:	3f13f7cf 	.word	0x3f13f7cf
 800e8ac:	3f2ac083 	.word	0x3f2ac083
 800e8b0:	01010100 	.word	0x01010100
 800e8b4:	41200000 	.word	0x41200000
 800e8b8:	3f4ccccd 	.word	0x3f4ccccd
 800e8bc:	3f333333 	.word	0x3f333333
 800e8c0:	447a0000 	.word	0x447a0000
 800e8c4:	edc9 8a6e 	vstr	s17, [r9, #440]	@ 0x1b8
 800e8c8:	edc9 8a87 	vstr	s17, [r9, #540]	@ 0x21c
 800e8cc:	edc9 8a88 	vstr	s17, [r9, #544]	@ 0x220
 800e8d0:	edc9 8a8a 	vstr	s17, [r9, #552]	@ 0x228
 800e8d4:	edc9 8a8b 	vstr	s17, [r9, #556]	@ 0x22c
 800e8d8:	edc9 8a8c 	vstr	s17, [r9, #560]	@ 0x230
 800e8dc:	edc9 8a8d 	vstr	s17, [r9, #564]	@ 0x234
 800e8e0:	edc9 8a8e 	vstr	s17, [r9, #568]	@ 0x238
 800e8e4:	edc9 8a8f 	vstr	s17, [r9, #572]	@ 0x23c
 800e8e8:	edc9 8a6f 	vstr	s17, [r9, #444]	@ 0x1bc
 800e8ec:	edc9 8a90 	vstr	s17, [r9, #576]	@ 0x240
 800e8f0:	edc9 8a91 	vstr	s17, [r9, #580]	@ 0x244
 800e8f4:	edc9 8a92 	vstr	s17, [r9, #584]	@ 0x248
 800e8f8:	edc9 8a94 	vstr	s17, [r9, #592]	@ 0x250
 800e8fc:	edc9 8a95 	vstr	s17, [r9, #596]	@ 0x254
 800e900:	edc9 8a96 	vstr	s17, [r9, #600]	@ 0x258
 800e904:	edc9 8a97 	vstr	s17, [r9, #604]	@ 0x25c
 800e908:	edc9 8a98 	vstr	s17, [r9, #608]	@ 0x260
 800e90c:	edc9 8a70 	vstr	s17, [r9, #448]	@ 0x1c0
 800e910:	edc9 8a99 	vstr	s17, [r9, #612]	@ 0x264
 800e914:	edc9 8a9a 	vstr	s17, [r9, #616]	@ 0x268
 800e918:	edc9 8a9b 	vstr	s17, [r9, #620]	@ 0x26c
 800e91c:	edc9 8a9c 	vstr	s17, [r9, #624]	@ 0x270
 800e920:	edc9 7a9d 	vstr	s15, [r9, #628]	@ 0x274
 800e924:	edc9 7aa7 	vstr	s15, [r9, #668]	@ 0x29c
 800e928:	edc9 7ab1 	vstr	s15, [r9, #708]	@ 0x2c4
 800e92c:	edc9 8a9e 	vstr	s17, [r9, #632]	@ 0x278
 800e930:	edc9 8a9f 	vstr	s17, [r9, #636]	@ 0x27c
 800e934:	edc9 8aa0 	vstr	s17, [r9, #640]	@ 0x280
 800e938:	edc9 8aa1 	vstr	s17, [r9, #644]	@ 0x284
 800e93c:	edc9 8a71 	vstr	s17, [r9, #452]	@ 0x1c4
 800e940:	edc9 8aa2 	vstr	s17, [r9, #648]	@ 0x288
 800e944:	edc9 8aa3 	vstr	s17, [r9, #652]	@ 0x28c
 800e948:	edc9 8aa4 	vstr	s17, [r9, #656]	@ 0x290
 800e94c:	edc9 8aa5 	vstr	s17, [r9, #660]	@ 0x294
 800e950:	edc9 8aa6 	vstr	s17, [r9, #664]	@ 0x298
 800e954:	edc9 8aa8 	vstr	s17, [r9, #672]	@ 0x2a0
 800e958:	edc9 8aa9 	vstr	s17, [r9, #676]	@ 0x2a4
 800e95c:	edc9 8aaa 	vstr	s17, [r9, #680]	@ 0x2a8
 800e960:	edc9 8a72 	vstr	s17, [r9, #456]	@ 0x1c8
 800e964:	edc9 8aab 	vstr	s17, [r9, #684]	@ 0x2ac
 800e968:	edc9 8aac 	vstr	s17, [r9, #688]	@ 0x2b0
 800e96c:	edc9 8aad 	vstr	s17, [r9, #692]	@ 0x2b4
 800e970:	edc9 8aae 	vstr	s17, [r9, #696]	@ 0x2b8
 800e974:	edc9 8aaf 	vstr	s17, [r9, #700]	@ 0x2bc
 800e978:	edc9 8ab0 	vstr	s17, [r9, #704]	@ 0x2c0
 800e97c:	edc9 8ab2 	vstr	s17, [r9, #712]	@ 0x2c8
 800e980:	edc9 8ab3 	vstr	s17, [r9, #716]	@ 0x2cc
 800e984:	edc9 8a73 	vstr	s17, [r9, #460]	@ 0x1cc
 800e988:	edc9 8ab4 	vstr	s17, [r9, #720]	@ 0x2d0
 800e98c:	edc9 8ab5 	vstr	s17, [r9, #724]	@ 0x2d4
 800e990:	edc9 8ab6 	vstr	s17, [r9, #728]	@ 0x2d8
 800e994:	edc9 8ab7 	vstr	s17, [r9, #732]	@ 0x2dc
 800e998:	edc9 8ab8 	vstr	s17, [r9, #736]	@ 0x2e0
 800e99c:	edc9 8ab9 	vstr	s17, [r9, #740]	@ 0x2e4
 800e9a0:	edc9 8aba 	vstr	s17, [r9, #744]	@ 0x2e8
 800e9a4:	f889 21ac 	strb.w	r2, [r9, #428]	@ 0x1ac
 800e9a8:	f50d 624a 	add.w	r2, sp, #3232	@ 0xca0
 800e9ac:	9202      	str	r2, [sp, #8]
 800e9ae:	f50d 6233 	add.w	r2, sp, #2864	@ 0xb30
 800e9b2:	9201      	str	r2, [sp, #4]
 800e9b4:	f509 7a46 	add.w	sl, r9, #792	@ 0x318
 800e9b8:	f50d 621c 	add.w	r2, sp, #2496	@ 0x9c0
 800e9bc:	f8cd a00c 	str.w	sl, [sp, #12]
 800e9c0:	9200      	str	r2, [sp, #0]
 800e9c2:	7820      	ldrb	r0, [r4, #0]
 800e9c4:	edc9 7abb 	vstr	s15, [r9, #748]	@ 0x2ec
 800e9c8:	f50d 6305 	add.w	r3, sp, #2128	@ 0x850
 800e9cc:	f50d 62dc 	add.w	r2, sp, #1760	@ 0x6e0
 800e9d0:	f20d 61bc 	addw	r1, sp, #1724	@ 0x6bc
 800e9d4:	edc9 7ac5 	vstr	s15, [r9, #788]	@ 0x314
 800e9d8:	edc9 8abc 	vstr	s17, [r9, #752]	@ 0x2f0
 800e9dc:	edc9 8a74 	vstr	s17, [r9, #464]	@ 0x1d0
 800e9e0:	edc9 8abd 	vstr	s17, [r9, #756]	@ 0x2f4
 800e9e4:	edc9 8abe 	vstr	s17, [r9, #760]	@ 0x2f8
 800e9e8:	edc9 8abf 	vstr	s17, [r9, #764]	@ 0x2fc
 800e9ec:	edc9 8ac0 	vstr	s17, [r9, #768]	@ 0x300
 800e9f0:	edc9 8ac1 	vstr	s17, [r9, #772]	@ 0x304
 800e9f4:	edc9 8ac2 	vstr	s17, [r9, #776]	@ 0x308
 800e9f8:	edc9 8ac3 	vstr	s17, [r9, #780]	@ 0x30c
 800e9fc:	edc9 8ac4 	vstr	s17, [r9, #784]	@ 0x310
 800ea00:	f7fe f850 	bl	800caa4 <DataHist_parameters>
 800ea04:	f609 1344 	addw	r3, r9, #2372	@ 0x944
 800ea08:	f509 6216 	add.w	r2, r9, #2400	@ 0x960
 800ea0c:	f609 1168 	addw	r1, r9, #2408	@ 0x968
 800ea10:	f509 6017 	add.w	r0, r9, #2416	@ 0x970
 800ea14:	f10d 0c20 	add.w	ip, sp, #32
 800ea18:	9304      	str	r3, [sp, #16]
 800ea1a:	9205      	str	r2, [sp, #20]
 800ea1c:	9106      	str	r1, [sp, #24]
 800ea1e:	9007      	str	r0, [sp, #28]
 800ea20:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ea24:	f8c9 393c 	str.w	r3, [r9, #2364]	@ 0x93c
 800ea28:	9b04      	ldr	r3, [sp, #16]
 800ea2a:	f8c9 0930 	str.w	r0, [r9, #2352]	@ 0x930
 800ea2e:	f8c9 1934 	str.w	r1, [r9, #2356]	@ 0x934
 800ea32:	f8c9 2938 	str.w	r2, [r9, #2360]	@ 0x938
 800ea36:	9906      	ldr	r1, [sp, #24]
 800ea38:	9a05      	ldr	r2, [sp, #20]
 800ea3a:	9807      	ldr	r0, [sp, #28]
 800ea3c:	f509 6b14 	add.w	fp, r9, #2368	@ 0x940
 800ea40:	f609 1a5c 	addw	sl, r9, #2396	@ 0x95c
 800ea44:	edcb 8a00 	vstr	s17, [fp]
 800ea48:	f609 1748 	addw	r7, r9, #2376	@ 0x948
 800ea4c:	edca 8a00 	vstr	s17, [sl]
 800ea50:	f609 1664 	addw	r6, r9, #2404	@ 0x964
 800ea54:	edc3 8a00 	vstr	s17, [r3]
 800ea58:	f609 1554 	addw	r5, r9, #2388	@ 0x954
 800ea5c:	f609 1458 	addw	r4, r9, #2392	@ 0x958
 800ea60:	f609 1e6c 	addw	lr, r9, #2412	@ 0x96c
 800ea64:	230a      	movs	r3, #10
 800ea66:	edc2 8a00 	vstr	s17, [r2]
 800ea6a:	edc7 8a00 	vstr	s17, [r7]
 800ea6e:	edc6 8a00 	vstr	s17, [r6]
 800ea72:	f8c9 894c 	str.w	r8, [r9, #2380]	@ 0x94c
 800ea76:	f8a9 8950 	strh.w	r8, [r9, #2384]	@ 0x950
 800ea7a:	edc5 8a00 	vstr	s17, [r5]
 800ea7e:	ed84 8a00 	vstr	s16, [r4]
 800ea82:	edc1 8a00 	vstr	s17, [r1]
 800ea86:	edc0 8a00 	vstr	s17, [r0]
 800ea8a:	edce 8a00 	vstr	s17, [lr]
 800ea8e:	f8c9 3974 	str.w	r3, [r9, #2420]	@ 0x974
 800ea92:	f889 8978 	strb.w	r8, [r9, #2424]	@ 0x978
 800ea96:	f60d 4dd4 	addw	sp, sp, #3284	@ 0xcd4
 800ea9a:	ecbd 8b02 	vpop	{d8}
 800ea9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaa2:	bf00      	nop
 800eaa4:	0000      	movs	r0, r0
	...

0800eaa8 <iNemoEngine_API_Update>:
 800eaa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eaac:	ed2d 8b10 	vpush	{d8-d15}
 800eab0:	f2ad 5d0c 	subw	sp, sp, #1292	@ 0x50c
 800eab4:	eeb0 8a40 	vmov.f32	s16, s0
 800eab8:	4607      	mov	r7, r0
 800eaba:	4688      	mov	r8, r1
 800eabc:	4614      	mov	r4, r2
 800eabe:	932a      	str	r3, [sp, #168]	@ 0xa8
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	f000 820b 	beq.w	800eedc <iNemoEngine_API_Update+0x434>
 800eac6:	68e0      	ldr	r0, [r4, #12]
 800eac8:	6921      	ldr	r1, [r4, #16]
 800eaca:	6962      	ldr	r2, [r4, #20]
 800eacc:	abab      	add	r3, sp, #684	@ 0x2ac
 800eace:	c307      	stmia	r3!, {r0, r1, r2}
 800ead0:	6820      	ldr	r0, [r4, #0]
 800ead2:	6861      	ldr	r1, [r4, #4]
 800ead4:	68a2      	ldr	r2, [r4, #8]
 800ead6:	aba8      	add	r3, sp, #672	@ 0x2a0
 800ead8:	c307      	stmia	r3!, {r0, r1, r2}
 800eada:	69a0      	ldr	r0, [r4, #24]
 800eadc:	69e1      	ldr	r1, [r4, #28]
 800eade:	6a22      	ldr	r2, [r4, #32]
 800eae0:	f897 4978 	ldrb.w	r4, [r7, #2424]	@ 0x978
 800eae4:	abae      	add	r3, sp, #696	@ 0x2b8
 800eae6:	c307      	stmia	r3!, {r0, r1, r2}
 800eae8:	b12c      	cbz	r4, 800eaf6 <iNemoEngine_API_Update+0x4e>
 800eaea:	f8b7 2950 	ldrh.w	r2, [r7, #2384]	@ 0x950
 800eaee:	793b      	ldrb	r3, [r7, #4]
 800eaf0:	429a      	cmp	r2, r3
 800eaf2:	f082 834a 	bcs.w	801118a <iNemoEngine_API_Update+0x26e2>
 800eaf6:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 800eafa:	ae3b      	add	r6, sp, #236	@ 0xec
 800eafc:	4619      	mov	r1, r3
 800eafe:	4630      	mov	r0, r6
 800eb00:	aaab      	add	r2, sp, #684	@ 0x2ac
 800eb02:	9327      	str	r3, [sp, #156]	@ 0x9c
 800eb04:	ad41      	add	r5, sp, #260	@ 0x104
 800eb06:	f7fe f879 	bl	800cbfc <rotVect>
 800eb0a:	aaae      	add	r2, sp, #696	@ 0x2b8
 800eb0c:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 800eb10:	a83e      	add	r0, sp, #248	@ 0xf8
 800eb12:	f7fe f873 	bl	800cbfc <rotVect>
 800eb16:	aaa8      	add	r2, sp, #672	@ 0x2a0
 800eb18:	f107 0143 	add.w	r1, r7, #67	@ 0x43
 800eb1c:	4628      	mov	r0, r5
 800eb1e:	f7fe f86d 	bl	800cbfc <rotVect>
 800eb22:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800eb26:	b923      	cbnz	r3, 800eb32 <iNemoEngine_API_Update+0x8a>
 800eb28:	4b9d      	ldr	r3, [pc, #628]	@ (800eda0 <iNemoEngine_API_Update+0x2f8>)
 800eb2a:	606b      	str	r3, [r5, #4]
 800eb2c:	60ab      	str	r3, [r5, #8]
 800eb2e:	2300      	movs	r3, #0
 800eb30:	602b      	str	r3, [r5, #0]
 800eb32:	f8d7 394c 	ldr.w	r3, [r7, #2380]	@ 0x94c
 800eb36:	9328      	str	r3, [sp, #160]	@ 0xa0
 800eb38:	2b09      	cmp	r3, #9
 800eb3a:	d851      	bhi.n	800ebe0 <iNemoEngine_API_Update+0x138>
 800eb3c:	edd6 aa01 	vldr	s21, [r6, #4]
 800eb40:	ed96 ba00 	vldr	s22, [r6]
 800eb44:	ed96 aa02 	vldr	s20, [r6, #8]
 800eb48:	ee6a 7aaa 	vmul.f32	s15, s21, s21
 800eb4c:	eef7 ba00 	vmov.f32	s23, #112	@ 0x3f800000  1.0
 800eb50:	eeeb 7a0b 	vfma.f32	s15, s22, s22
 800eb54:	eeea 7a0a 	vfma.f32	s15, s20, s20
 800eb58:	ee17 0a90 	vmov	r0, s15
 800eb5c:	f7f1 fc98 	bl	8000490 <__aeabi_f2d>
 800eb60:	ec41 0b10 	vmov	d0, r0, r1
 800eb64:	f004 fd40 	bl	80135e8 <sqrt>
 800eb68:	ec51 0b10 	vmov	r0, r1, d0
 800eb6c:	f7f1 ff98 	bl	8000aa0 <__aeabi_d2f>
 800eb70:	ee07 0a90 	vmov	s15, r0
 800eb74:	ee8b 7aa7 	vdiv.f32	s14, s23, s15
 800eb78:	ed95 9a01 	vldr	s18, [r5, #4]
 800eb7c:	edd5 9a00 	vldr	s19, [r5]
 800eb80:	edd5 8a02 	vldr	s17, [r5, #8]
 800eb84:	ee69 7a09 	vmul.f32	s15, s18, s18
 800eb88:	ee2b ba07 	vmul.f32	s22, s22, s14
 800eb8c:	eee9 7aa9 	vfma.f32	s15, s19, s19
 800eb90:	ee6a aa87 	vmul.f32	s21, s21, s14
 800eb94:	eee8 7aa8 	vfma.f32	s15, s17, s17
 800eb98:	ee2a aa07 	vmul.f32	s20, s20, s14
 800eb9c:	ee17 0a90 	vmov	r0, s15
 800eba0:	ed86 ba00 	vstr	s22, [r6]
 800eba4:	edc6 aa01 	vstr	s21, [r6, #4]
 800eba8:	ed86 aa02 	vstr	s20, [r6, #8]
 800ebac:	f7f1 fc70 	bl	8000490 <__aeabi_f2d>
 800ebb0:	ec41 0b10 	vmov	d0, r0, r1
 800ebb4:	f004 fd18 	bl	80135e8 <sqrt>
 800ebb8:	ec51 0b10 	vmov	r0, r1, d0
 800ebbc:	f7f1 ff70 	bl	8000aa0 <__aeabi_d2f>
 800ebc0:	ee07 0a10 	vmov	s14, r0
 800ebc4:	eecb 7a87 	vdiv.f32	s15, s23, s14
 800ebc8:	ee69 9aa7 	vmul.f32	s19, s19, s15
 800ebcc:	ee29 9a27 	vmul.f32	s18, s18, s15
 800ebd0:	ee68 8aa7 	vmul.f32	s17, s17, s15
 800ebd4:	edc5 9a00 	vstr	s19, [r5]
 800ebd8:	ed85 9a01 	vstr	s18, [r5, #4]
 800ebdc:	edc5 8a02 	vstr	s17, [r5, #8]
 800ebe0:	793b      	ldrb	r3, [r7, #4]
 800ebe2:	f8b7 2950 	ldrh.w	r2, [r7, #2384]	@ 0x950
 800ebe6:	429a      	cmp	r2, r3
 800ebe8:	f080 80f2 	bcs.w	800edd0 <iNemoEngine_API_Update+0x328>
 800ebec:	abd6      	add	r3, sp, #856	@ 0x358
 800ebee:	931c      	str	r3, [sp, #112]	@ 0x70
 800ebf0:	f507 6313 	add.w	r3, r7, #2352	@ 0x930
 800ebf4:	9323      	str	r3, [sp, #140]	@ 0x8c
 800ebf6:	f607 1334 	addw	r3, r7, #2356	@ 0x934
 800ebfa:	9324      	str	r3, [sp, #144]	@ 0x90
 800ebfc:	f607 1338 	addw	r3, r7, #2360	@ 0x938
 800ec00:	9325      	str	r3, [sp, #148]	@ 0x94
 800ec02:	eddd 8aff 	vldr	s17, [sp, #1020]	@ 0x3fc
 800ec06:	f607 133c 	addw	r3, r7, #2364	@ 0x93c
 800ec0a:	9326      	str	r3, [sp, #152]	@ 0x98
 800ec0c:	f50d 7a38 	add.w	sl, sp, #736	@ 0x2e0
 800ec10:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800ec12:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 800ec14:	3301      	adds	r3, #1
 800ec16:	f8c7 394c 	str.w	r3, [r7, #2380]	@ 0x94c
 800ec1a:	aaab      	add	r2, sp, #684	@ 0x2ac
 800ec1c:	4650      	mov	r0, sl
 800ec1e:	f7fd ffed 	bl	800cbfc <rotVect>
 800ec22:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800ec24:	ed93 aa00 	vldr	s20, [r3]
 800ec28:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	f8c8 300c 	str.w	r3, [r8, #12]
 800ec30:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	f8c8 3010 	str.w	r3, [r8, #16]
 800ec38:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	f8c8 3014 	str.w	r3, [r8, #20]
 800ec40:	ed88 aa06 	vstr	s20, [r8, #24]
 800ec44:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800ec48:	9301      	str	r3, [sp, #4]
 800ec4a:	f108 0328 	add.w	r3, r8, #40	@ 0x28
 800ec4e:	4651      	mov	r1, sl
 800ec50:	4642      	mov	r2, r8
 800ec52:	f108 000c 	add.w	r0, r8, #12
 800ec56:	9300      	str	r3, [sp, #0]
 800ec58:	f108 031c 	add.w	r3, r8, #28
 800ec5c:	f7ff fb6c 	bl	800e338 <output_update>
 800ec60:	edd8 9a00 	vldr	s19, [r8]
 800ec64:	ed98 9a01 	vldr	s18, [r8, #4]
 800ec68:	eeb0 0a69 	vmov.f32	s0, s19
 800ec6c:	f004 fd62 	bl	8013734 <sinf>
 800ec70:	eeb0 8a40 	vmov.f32	s16, s0
 800ec74:	eeb0 0a69 	vmov.f32	s0, s19
 800ec78:	f004 fd10 	bl	801369c <cosf>
 800ec7c:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800ec7e:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ec82:	ed93 7a33 	vldr	s14, [r3, #204]	@ 0xcc
 800ec86:	ed93 6a3d 	vldr	s12, [r3, #244]	@ 0xf4
 800ec8a:	ee68 7a08 	vmul.f32	s15, s16, s16
 800ec8e:	ee20 8a07 	vmul.f32	s16, s0, s14
 800ec92:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800eda4 <iNemoEngine_API_Update+0x2fc>
 800ec96:	eef0 6ac9 	vabs.f32	s13, s18
 800ec9a:	eef4 6ac7 	vcmpe.f32	s13, s14
 800ec9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eca2:	eea7 8a86 	vfma.f32	s16, s15, s12
 800eca6:	d573      	bpl.n	800ed90 <iNemoEngine_API_Update+0x2e8>
 800eca8:	eeb0 0a49 	vmov.f32	s0, s18
 800ecac:	f004 fd88 	bl	80137c0 <tanf>
 800ecb0:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ecb4:	eeb0 7a68 	vmov.f32	s14, s17
 800ecb8:	eea0 7a08 	vfma.f32	s14, s0, s16
 800ecbc:	4c3a      	ldr	r4, [pc, #232]	@ (800eda8 <iNemoEngine_API_Update+0x300>)
 800ecbe:	eef1 7ac7 	vsqrt.f32	s15, s14
 800ecc2:	f8d4 03c0 	ldr.w	r0, [r4, #960]	@ 0x3c0
 800ecc6:	eddf 6a39 	vldr	s13, [pc, #228]	@ 800edac <iNemoEngine_API_Update+0x304>
 800ecca:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 800edc0 <iNemoEngine_API_Update+0x318>
 800ecce:	ed98 8a04 	vldr	s16, [r8, #16]
 800ecd2:	edd8 8a03 	vldr	s17, [r8, #12]
 800ecd6:	ed98 9a05 	vldr	s18, [r8, #20]
 800ecda:	ed98 6a08 	vldr	s12, [r8, #32]
 800ecde:	ed98 0a07 	vldr	s0, [r8, #28]
 800ece2:	ed98 1a09 	vldr	s2, [r8, #36]	@ 0x24
 800ece6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ecea:	eef4 7ae6 	vcmpe.f32	s15, s13
 800ecee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecf2:	bf88      	it	hi
 800ecf4:	eef0 7a66 	vmovhi.f32	s15, s13
 800ecf8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ecfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed00:	bfb8      	it	lt
 800ed02:	eef0 7a47 	vmovlt.f32	s15, s14
 800ed06:	edc8 7a0e 	vstr	s15, [r8, #56]	@ 0x38
 800ed0a:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800ed0e:	bb73      	cbnz	r3, 800ed6e <iNemoEngine_API_Update+0x2c6>
 800ed10:	eef0 0a46 	vmov.f32	s1, s12
 800ed14:	f7fe f844 	bl	800cda0 <findDirection>
 800ed18:	f8c4 03c0 	str.w	r0, [r4, #960]	@ 0x3c0
 800ed1c:	2805      	cmp	r0, #5
 800ed1e:	f204 8186 	bhi.w	801302e <iNemoEngine_API_Update+0x4586>
 800ed22:	e8df f010 	tbh	[pc, r0, lsl #1]
 800ed26:	000a      	.short	0x000a
 800ed28:	0006123c 	.word	0x0006123c
 800ed2c:	0006126f 	.word	0x0006126f
 800ed30:	000a      	.short	0x000a
 800ed32:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 800edb0 <iNemoEngine_API_Update+0x308>
 800ed36:	ee79 9aa7 	vadd.f32	s19, s19, s15
 800ed3a:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800edb4 <iNemoEngine_API_Update+0x30c>
 800ed3e:	eef4 9ae7 	vcmpe.f32	s19, s15
 800ed42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed46:	bfa8      	it	ge
 800ed48:	ee79 9ae7 	vsubge.f32	s19, s19, s15
 800ed4c:	eef5 9ac0 	vcmpe.f32	s19, #0.0
 800ed50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed54:	d503      	bpl.n	800ed5e <iNemoEngine_API_Update+0x2b6>
 800ed56:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800edb4 <iNemoEngine_API_Update+0x30c>
 800ed5a:	ee79 9aa7 	vadd.f32	s19, s19, s15
 800ed5e:	edc8 9a0d 	vstr	s19, [r8, #52]	@ 0x34
 800ed62:	f20d 5d0c 	addw	sp, sp, #1292	@ 0x50c
 800ed66:	ecbd 8b10 	vpop	{d8-d15}
 800ed6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed6e:	eef0 0a40 	vmov.f32	s1, s0
 800ed72:	eeb1 1a41 	vneg.f32	s2, s2
 800ed76:	eeb0 0a46 	vmov.f32	s0, s12
 800ed7a:	f7fe f811 	bl	800cda0 <findDirection>
 800ed7e:	eef0 7a68 	vmov.f32	s15, s17
 800ed82:	eeb1 9a49 	vneg.f32	s18, s18
 800ed86:	eef0 8a48 	vmov.f32	s17, s16
 800ed8a:	eeb0 8a67 	vmov.f32	s16, s15
 800ed8e:	e7c3      	b.n	800ed18 <iNemoEngine_API_Update+0x270>
 800ed90:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800edb8 <iNemoEngine_API_Update+0x310>
 800ed94:	eeb0 7a68 	vmov.f32	s14, s17
 800ed98:	eea8 7a27 	vfma.f32	s14, s16, s15
 800ed9c:	e78e      	b.n	800ecbc <iNemoEngine_API_Update+0x214>
 800ed9e:	bf00      	nop
 800eda0:	3f333333 	.word	0x3f333333
 800eda4:	3fbc430e 	.word	0x3fbc430e
 800eda8:	20000184 	.word	0x20000184
 800edac:	40490fdb 	.word	0x40490fdb
 800edb0:	43340000 	.word	0x43340000
 800edb4:	43b40000 	.word	0x43b40000
 800edb8:	42c6ab07 	.word	0x42c6ab07
 800edbc:	3c03126f 	.word	0x3c03126f
 800edc0:	3c8efa35 	.word	0x3c8efa35
 800edc4:	3ed93dd9 	.word	0x3ed93dd9
 800edc8:	3b656042 	.word	0x3b656042
 800edcc:	42c80000 	.word	0x42c80000
 800edd0:	ee07 3a90 	vmov	s15, r3
 800edd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800edd8:	ed5f 6a08 	vldr	s13, [pc, #-32]	@ 800edbc <iNemoEngine_API_Update+0x314>
 800eddc:	ed1f 7a08 	vldr	s14, [pc, #-32]	@ 800edc0 <iNemoEngine_API_Update+0x318>
 800ede0:	ed1f aa08 	vldr	s20, [pc, #-32]	@ 800edc4 <iNemoEngine_API_Update+0x31c>
 800ede4:	ee67 7a88 	vmul.f32	s15, s15, s16
 800ede8:	f607 145c 	addw	r4, r7, #2396	@ 0x95c
 800edec:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800edf0:	f507 6016 	add.w	r0, r7, #2400	@ 0x960
 800edf4:	f607 1164 	addw	r1, r7, #2404	@ 0x964
 800edf8:	2200      	movs	r2, #0
 800edfa:	f04f 0c00 	mov.w	ip, #0
 800edfe:	ab63      	add	r3, sp, #396	@ 0x18c
 800ee00:	edcd 7a07 	vstr	s15, [sp, #28]
 800ee04:	eef1 7ac6 	vsqrt.f32	s15, s12
 800ee08:	ed5f 6a11 	vldr	s13, [pc, #-68]	@ 800edc8 <iNemoEngine_API_Update+0x320>
 800ee0c:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800ee10:	edd4 6a00 	vldr	s13, [r4]
 800ee14:	ee66 fa87 	vmul.f32	s31, s13, s14
 800ee18:	edcd 6a1d 	vstr	s13, [sp, #116]	@ 0x74
 800ee1c:	edd0 6a00 	vldr	s13, [r0]
 800ee20:	ee26 fa87 	vmul.f32	s30, s13, s14
 800ee24:	edcd 6a1e 	vstr	s13, [sp, #120]	@ 0x78
 800ee28:	edd1 6a00 	vldr	s13, [r1]
 800ee2c:	f8a7 c950 	strh.w	ip, [r7, #2384]	@ 0x950
 800ee30:	6022      	str	r2, [r4, #0]
 800ee32:	6002      	str	r2, [r0, #0]
 800ee34:	600a      	str	r2, [r1, #0]
 800ee36:	797a      	ldrb	r2, [r7, #5]
 800ee38:	9209      	str	r2, [sp, #36]	@ 0x24
 800ee3a:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800ee3e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ee42:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800ee46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee48:	edcd 6a08 	vstr	s13, [sp, #32]
 800ee4c:	ee26 7a87 	vmul.f32	s14, s13, s14
 800ee50:	ac60      	add	r4, sp, #384	@ 0x180
 800ee52:	2b01      	cmp	r3, #1
 800ee54:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ee58:	ee27 aa8a 	vmul.f32	s20, s15, s20
 800ee5c:	ed8d 7a10 	vstr	s14, [sp, #64]	@ 0x40
 800ee60:	f002 83ff 	beq.w	8011662 <iNemoEngine_API_Update+0x2bba>
 800ee64:	2b02      	cmp	r3, #2
 800ee66:	f002 83f3 	beq.w	8011650 <iNemoEngine_API_Update+0x2ba8>
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	f002 8261 	beq.w	8011332 <iNemoEngine_API_Update+0x288a>
 800ee70:	edd7 9a05 	vldr	s19, [r7, #20]
 800ee74:	ed1f 7a2b 	vldr	s14, [pc, #-172]	@ 800edcc <iNemoEngine_API_Update+0x324>
 800ee78:	4a1a      	ldr	r2, [pc, #104]	@ (800eee4 <iNemoEngine_API_Update+0x43c>)
 800ee7a:	eef6 8a00 	vmov.f32	s17, #96	@ 0x3f000000  0.5
 800ee7e:	ee69 9a87 	vmul.f32	s19, s19, s14
 800ee82:	ee67 8aa8 	vmul.f32	s17, s15, s17
 800ee86:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 800ee8a:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800eee8 <iNemoEngine_API_Update+0x440>
 800ee8e:	eddf 5a17 	vldr	s11, [pc, #92]	@ 800eeec <iNemoEngine_API_Update+0x444>
 800ee92:	887b      	ldrh	r3, [r7, #2]
 800ee94:	ee26 7a87 	vmul.f32	s14, s13, s14
 800ee98:	ee67 5aa5 	vmul.f32	s11, s15, s11
 800ee9c:	1e59      	subs	r1, r3, #1
 800ee9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eea2:	2912      	cmp	r1, #18
 800eea4:	edcd 5a2f 	vstr	s11, [sp, #188]	@ 0xbc
 800eea8:	edcd 7a21 	vstr	s15, [sp, #132]	@ 0x84
 800eeac:	d824      	bhi.n	800eef8 <iNemoEngine_API_Update+0x450>
 800eeae:	3301      	adds	r3, #1
 800eeb0:	b299      	uxth	r1, r3
 800eeb2:	2903      	cmp	r1, #3
 800eeb4:	b21b      	sxth	r3, r3
 800eeb6:	f202 8232 	bhi.w	801131e <iNemoEngine_API_Update+0x2876>
 800eeba:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800eef0 <iNemoEngine_API_Update+0x448>
 800eebe:	ee86 6a07 	vdiv.f32	s12, s12, s14
 800eec2:	ee6a 7a07 	vmul.f32	s15, s20, s14
 800eec6:	ed8d 6a29 	vstr	s12, [sp, #164]	@ 0xa4
 800eeca:	ed9d 6a21 	vldr	s12, [sp, #132]	@ 0x84
 800eece:	ee26 7a07 	vmul.f32	s14, s12, s14
 800eed2:	eeb0 aa67 	vmov.f32	s20, s15
 800eed6:	ed8d 7a21 	vstr	s14, [sp, #132]	@ 0x84
 800eeda:	e020      	b.n	800ef1e <iNemoEngine_API_Update+0x476>
 800eedc:	ab50      	add	r3, sp, #320	@ 0x140
 800eede:	932a      	str	r3, [sp, #168]	@ 0xa8
 800eee0:	e5f1      	b.n	800eac6 <iNemoEngine_API_Update+0x1e>
 800eee2:	bf00      	nop
 800eee4:	3a83126f 	.word	0x3a83126f
 800eee8:	3fb50481 	.word	0x3fb50481
 800eeec:	3e0f5c29 	.word	0x3e0f5c29
 800eef0:	3e4ccccd 	.word	0x3e4ccccd
 800eef4:	358637bd 	.word	0x358637bd
 800eef8:	ed5f 7a02 	vldr	s15, [pc, #-8]	@ 800eef4 <iNemoEngine_API_Update+0x44c>
 800eefc:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800ef00:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ef04:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800ef08:	ee86 7a07 	vdiv.f32	s14, s12, s14
 800ef0c:	2300      	movs	r3, #0
 800ef0e:	ee6a 7a27 	vmul.f32	s15, s20, s15
 800ef12:	ed8d 7a29 	vstr	s14, [sp, #164]	@ 0xa4
 800ef16:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800ef1a:	ee2a aa07 	vmul.f32	s20, s20, s14
 800ef1e:	edcd 7a8d 	vstr	s15, [sp, #564]	@ 0x234
 800ef22:	edcd 7a8e 	vstr	s15, [sp, #568]	@ 0x238
 800ef26:	edcd 7a8f 	vstr	s15, [sp, #572]	@ 0x23c
 800ef2a:	eddd 7a21 	vldr	s15, [sp, #132]	@ 0x84
 800ef2e:	807b      	strh	r3, [r7, #2]
 800ef30:	edcd 7a96 	vstr	s15, [sp, #600]	@ 0x258
 800ef34:	eddd 7a2f 	vldr	s15, [sp, #188]	@ 0xbc
 800ef38:	4be5      	ldr	r3, [pc, #916]	@ (800f2d0 <iNemoEngine_API_Update+0x828>)
 800ef3a:	edcd 7a97 	vstr	s15, [sp, #604]	@ 0x25c
 800ef3e:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800ef42:	eddd 7a29 	vldr	s15, [sp, #164]	@ 0xa4
 800ef46:	926c      	str	r2, [sp, #432]	@ 0x1b0
 800ef48:	ee26 7a87 	vmul.f32	s14, s13, s14
 800ef4c:	a8d6      	add	r0, sp, #856	@ 0x358
 800ef4e:	926d      	str	r2, [sp, #436]	@ 0x1b4
 800ef50:	926e      	str	r2, [sp, #440]	@ 0x1b8
 800ef52:	2100      	movs	r1, #0
 800ef54:	f44f 72d8 	mov.w	r2, #432	@ 0x1b0
 800ef58:	4605      	mov	r5, r0
 800ef5a:	9371      	str	r3, [sp, #452]	@ 0x1c4
 800ef5c:	ed8d 7a1f 	vstr	s14, [sp, #124]	@ 0x7c
 800ef60:	901c      	str	r0, [sp, #112]	@ 0x70
 800ef62:	ed8d aa90 	vstr	s20, [sp, #576]	@ 0x240
 800ef66:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 800ef6a:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 800ef6e:	edcd 8a93 	vstr	s17, [sp, #588]	@ 0x24c
 800ef72:	edcd 8a94 	vstr	s17, [sp, #592]	@ 0x250
 800ef76:	edcd 8a95 	vstr	s17, [sp, #596]	@ 0x254
 800ef7a:	ed8d 7a98 	vstr	s14, [sp, #608]	@ 0x260
 800ef7e:	edcd 7a69 	vstr	s15, [sp, #420]	@ 0x1a4
 800ef82:	edcd 7a6a 	vstr	s15, [sp, #424]	@ 0x1a8
 800ef86:	edcd 7a6b 	vstr	s15, [sp, #428]	@ 0x1ac
 800ef8a:	f004 faeb 	bl	8013564 <memset>
 800ef8e:	7b79      	ldrb	r1, [r7, #13]
 800ef90:	9120      	str	r1, [sp, #128]	@ 0x80
 800ef92:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800ef96:	f8c5 30a8 	str.w	r3, [r5, #168]	@ 0xa8
 800ef9a:	f8c5 30dc 	str.w	r3, [r5, #220]	@ 0xdc
 800ef9e:	f8c5 3110 	str.w	r3, [r5, #272]	@ 0x110
 800efa2:	f8c5 3144 	str.w	r3, [r5, #324]	@ 0x144
 800efa6:	f8c5 3178 	str.w	r3, [r5, #376]	@ 0x178
 800efaa:	f8c5 31ac 	str.w	r3, [r5, #428]	@ 0x1ac
 800efae:	2900      	cmp	r1, #0
 800efb0:	f001 8103 	beq.w	80101ba <iNemoEngine_API_Update+0x1712>
 800efb4:	ed94 8a01 	vldr	s16, [r4, #4]
 800efb8:	ed94 9a00 	vldr	s18, [r4]
 800efbc:	edd4 ea02 	vldr	s29, [r4, #8]
 800efc0:	ee68 7a08 	vmul.f32	s15, s16, s16
 800efc4:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800efc8:	eee9 7a09 	vfma.f32	s15, s18, s18
 800efcc:	ee28 7a07 	vmul.f32	s14, s16, s14
 800efd0:	eeee 7aae 	vfma.f32	s15, s29, s29
 800efd4:	ee39 6a09 	vadd.f32	s12, s18, s18
 800efd8:	ee7e 5aae 	vadd.f32	s11, s29, s29
 800efdc:	edcd 7a04 	vstr	s15, [sp, #16]
 800efe0:	eeb1 5a65 	vneg.f32	s10, s11
 800efe4:	eef1 7a46 	vneg.f32	s15, s12
 800efe8:	eef1 6a47 	vneg.f32	s13, s14
 800efec:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800efee:	ed94 da04 	vldr	s26, [r4, #16]
 800eff2:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
 800eff6:	eef1 7a4d 	vneg.f32	s15, s26
 800effa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800effe:	edd4 ba05 	vldr	s23, [r4, #20]
 800f002:	edc3 7a05 	vstr	s15, [r3, #20]
 800f006:	eef1 7a67 	vneg.f32	s15, s15
 800f00a:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c
 800f00e:	ee7b 7aab 	vadd.f32	s15, s23, s23
 800f012:	ed94 ca03 	vldr	s24, [r4, #12]
 800f016:	edc3 7a04 	vstr	s15, [r3, #16]
 800f01a:	eef1 7a67 	vneg.f32	s15, s15
 800f01e:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
 800f022:	ee7c 7a0c 	vadd.f32	s15, s24, s24
 800f026:	edc3 5a01 	vstr	s11, [r3, #4]
 800f02a:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
 800f02e:	eef1 7a67 	vneg.f32	s15, s15
 800f032:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70
 800f036:	ed83 7a02 	vstr	s14, [r3, #8]
 800f03a:	ed83 5a0c 	vstr	s10, [r3, #48]	@ 0x30
 800f03e:	ed83 6a0e 	vstr	s12, [r3, #56]	@ 0x38
 800f042:	edc3 6a18 	vstr	s13, [r3, #96]	@ 0x60
 800f046:	2230      	movs	r2, #48	@ 0x30
 800f048:	f04f 3301 	mov.w	r3, #16843009	@ 0x1010101
 800f04c:	2100      	movs	r1, #0
 800f04e:	a899      	add	r0, sp, #612	@ 0x264
 800f050:	e9cd 3344 	strd	r3, r3, [sp, #272]	@ 0x110
 800f054:	9346      	str	r3, [sp, #280]	@ 0x118
 800f056:	f004 fa85 	bl	8013564 <memset>
 800f05a:	edd7 7a06 	vldr	s15, [r7, #24]
 800f05e:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 800f062:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800f066:	edcd 7a11 	vstr	s15, [sp, #68]	@ 0x44
 800f06a:	edd7 7a07 	vldr	s15, [r7, #28]
 800f06e:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800f072:	edcd 7a12 	vstr	s15, [sp, #72]	@ 0x48
 800f076:	edd7 7a08 	vldr	s15, [r7, #32]
 800f07a:	ee69 7aa7 	vmul.f32	s15, s19, s15
 800f07e:	edcd 7a13 	vstr	s15, [sp, #76]	@ 0x4c
 800f082:	2b00      	cmp	r3, #0
 800f084:	f042 8660 	bne.w	8011d48 <iNemoEngine_API_Update+0x32a0>
 800f088:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 800f08c:	932b      	str	r3, [sp, #172]	@ 0xac
 800f08e:	f607 1344 	addw	r3, r7, #2372	@ 0x944
 800f092:	932c      	str	r3, [sp, #176]	@ 0xb0
 800f094:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 800f098:	932d      	str	r3, [sp, #180]	@ 0xb4
 800f09a:	f897 3318 	ldrb.w	r3, [r7, #792]	@ 0x318
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	f042 8470 	bne.w	8011984 <iNemoEngine_API_Update+0x2edc>
 800f0a4:	f207 43b4 	addw	r3, r7, #1204	@ 0x4b4
 800f0a8:	9305      	str	r3, [sp, #20]
 800f0aa:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 800f0ae:	9306      	str	r3, [sp, #24]
 800f0b0:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 800f0b4:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 800f0b8:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 800f0bc:	930e      	str	r3, [sp, #56]	@ 0x38
 800f0be:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 800f0c2:	f507 6313 	add.w	r3, r7, #2352	@ 0x930
 800f0c6:	ed93 ba00 	vldr	s22, [r3]
 800f0ca:	9323      	str	r3, [sp, #140]	@ 0x8c
 800f0cc:	f607 1234 	addw	r2, r7, #2356	@ 0x934
 800f0d0:	f607 1138 	addw	r1, r7, #2360	@ 0x938
 800f0d4:	f607 103c 	addw	r0, r7, #2364	@ 0x93c
 800f0d8:	edd2 aa00 	vldr	s21, [r2]
 800f0dc:	edd1 9a00 	vldr	s19, [r1]
 800f0e0:	edd0 ca00 	vldr	s25, [r0]
 800f0e4:	9224      	str	r2, [sp, #144]	@ 0x90
 800f0e6:	eeb5 ba40 	vcmp.f32	s22, #0.0
 800f0ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0ee:	9125      	str	r1, [sp, #148]	@ 0x94
 800f0f0:	9026      	str	r0, [sp, #152]	@ 0x98
 800f0f2:	ed8d ba58 	vstr	s22, [sp, #352]	@ 0x160
 800f0f6:	edcd aa59 	vstr	s21, [sp, #356]	@ 0x164
 800f0fa:	edcd 9a5a 	vstr	s19, [sp, #360]	@ 0x168
 800f0fe:	edcd ca5b 	vstr	s25, [sp, #364]	@ 0x16c
 800f102:	f04f 0300 	mov.w	r3, #0
 800f106:	d142      	bne.n	800f18e <iNemoEngine_API_Update+0x6e6>
 800f108:	eef5 aa40 	vcmp.f32	s21, #0.0
 800f10c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f110:	d13d      	bne.n	800f18e <iNemoEngine_API_Update+0x6e6>
 800f112:	eef5 9a40 	vcmp.f32	s19, #0.0
 800f116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f11a:	f043 856d 	bne.w	8012bf8 <iNemoEngine_API_Update+0x4150>
 800f11e:	eef5 ca40 	vcmp.f32	s25, #0.0
 800f122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f126:	f043 867f 	bne.w	8012e28 <iNemoEngine_API_Update+0x4380>
 800f12a:	eef7 da00 	vmov.f32	s27, #112	@ 0x3f800000  1.0
 800f12e:	9358      	str	r3, [sp, #352]	@ 0x160
 800f130:	9359      	str	r3, [sp, #356]	@ 0x164
 800f132:	935a      	str	r3, [sp, #360]	@ 0x168
 800f134:	2100      	movs	r1, #0
 800f136:	4b67      	ldr	r3, [pc, #412]	@ (800f2d4 <iNemoEngine_API_Update+0x82c>)
 800f138:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 800f13c:	edc7 da73 	vstr	s27, [r7, #460]	@ 0x1cc
 800f140:	edc7 da74 	vstr	s27, [r7, #464]	@ 0x1d0
 800f144:	f887 11ac 	strb.w	r1, [r7, #428]	@ 0x1ac
 800f148:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 800f14c:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 800f150:	edcd da5b 	vstr	s27, [sp, #364]	@ 0x16c
 800f154:	f004 fa06 	bl	8013564 <memset>
 800f158:	4b5f      	ldr	r3, [pc, #380]	@ (800f2d8 <iNemoEngine_API_Update+0x830>)
 800f15a:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 800f15e:	eef0 9a6c 	vmov.f32	s19, s25
 800f162:	eef0 aa6c 	vmov.f32	s21, s25
 800f166:	eeb0 ba6c 	vmov.f32	s22, s25
 800f16a:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 800f16e:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 800f172:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 800f176:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 800f17a:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 800f17e:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 800f182:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 800f186:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 800f18a:	eef0 ca6d 	vmov.f32	s25, s27
 800f18e:	eddf 7a53 	vldr	s15, [pc, #332]	@ 800f2dc <iNemoEngine_API_Update+0x834>
 800f192:	ed9d 7a04 	vldr	s14, [sp, #16]
 800f196:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f19a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f19e:	f100 87fe 	bmi.w	801019e <iNemoEngine_API_Update+0x16f6>
 800f1a2:	eeb1 eac7 	vsqrt.f32	s28, s14
 800f1a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f1aa:	ee3e 6a47 	vsub.f32	s12, s28, s14
 800f1ae:	eec7 7a0e 	vdiv.f32	s15, s14, s28
 800f1b2:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800f1b6:	eeb0 7ac6 	vabs.f32	s14, s12
 800f1ba:	ed8d 7a2e 	vstr	s14, [sp, #184]	@ 0xb8
 800f1be:	ee37 7a66 	vsub.f32	s14, s14, s13
 800f1c2:	ed8d 7a30 	vstr	s14, [sp, #192]	@ 0xc0
 800f1c6:	ee2d 7a0d 	vmul.f32	s14, s26, s26
 800f1ca:	edd4 6a00 	vldr	s13, [r4]
 800f1ce:	ed94 6a01 	vldr	s12, [r4, #4]
 800f1d2:	edcd 6a34 	vstr	s13, [sp, #208]	@ 0xd0
 800f1d6:	eeac 7a0c 	vfma.f32	s14, s24, s24
 800f1da:	9b05      	ldr	r3, [sp, #20]
 800f1dc:	ee67 5aa6 	vmul.f32	s11, s15, s13
 800f1e0:	eeab 7aab 	vfma.f32	s14, s23, s23
 800f1e4:	4628      	mov	r0, r5
 800f1e6:	ee67 6a86 	vmul.f32	s13, s15, s12
 800f1ea:	ed8d 6a35 	vstr	s12, [sp, #212]	@ 0xd4
 800f1ee:	ed9f 6a3b 	vldr	s12, [pc, #236]	@ 800f2dc <iNemoEngine_API_Update+0x834>
 800f1f2:	edcd 6a48 	vstr	s13, [sp, #288]	@ 0x120
 800f1f6:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800f1fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1fe:	bf54      	ite	pl
 800f200:	eeb1 7ac7 	vsqrtpl.f32	s14, s14
 800f204:	ed9f 7a36 	vldrmi	s14, [pc, #216]	@ 800f2e0 <iNemoEngine_API_Update+0x838>
 800f208:	ed94 5a02 	vldr	s10, [r4, #8]
 800f20c:	ed8d 7a0a 	vstr	s14, [sp, #40]	@ 0x28
 800f210:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 800f214:	ee82 7a87 	vdiv.f32	s14, s5, s14
 800f218:	ee65 7a27 	vmul.f32	s15, s10, s15
 800f21c:	ee2d 6a07 	vmul.f32	s12, s26, s14
 800f220:	ed93 3a00 	vldr	s6, [r3]
 800f224:	ed8d 6a4b 	vstr	s12, [sp, #300]	@ 0x12c
 800f228:	ee66 6a26 	vmul.f32	s13, s12, s13
 800f22c:	ee2c 6a07 	vmul.f32	s12, s24, s14
 800f230:	ee2b 7a87 	vmul.f32	s14, s23, s14
 800f234:	eee6 6a25 	vfma.f32	s13, s12, s11
 800f238:	eeb0 0a43 	vmov.f32	s0, s6
 800f23c:	eee7 6a87 	vfma.f32	s13, s15, s14
 800f240:	ed8d 7a4c 	vstr	s14, [sp, #304]	@ 0x130
 800f244:	ed8d 5a32 	vstr	s10, [sp, #200]	@ 0xc8
 800f248:	edcd 5a47 	vstr	s11, [sp, #284]	@ 0x11c
 800f24c:	ed8d 6a4a 	vstr	s12, [sp, #296]	@ 0x128
 800f250:	edcd 6a22 	vstr	s13, [sp, #136]	@ 0x88
 800f254:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 800f258:	f7fd ff5c 	bl	800d114 <dataDerivative5>
 800f25c:	9b06      	ldr	r3, [sp, #24]
 800f25e:	ed8d 0a14 	vstr	s0, [sp, #80]	@ 0x50
 800f262:	edd3 7a00 	vldr	s15, [r3]
 800f266:	4630      	mov	r0, r6
 800f268:	eeb0 0a67 	vmov.f32	s0, s15
 800f26c:	edcd 7a03 	vstr	s15, [sp, #12]
 800f270:	f7fd ff50 	bl	800d114 <dataDerivative5>
 800f274:	eddb da00 	vldr	s27, [fp]
 800f278:	ed8d 0a0c 	vstr	s0, [sp, #48]	@ 0x30
 800f27c:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800f27e:	eeb0 0a6d 	vmov.f32	s0, s27
 800f282:	f7fd ff47 	bl	800d114 <dataDerivative5>
 800f286:	eec2 7a83 	vdiv.f32	s15, s5, s6
 800f28a:	ed8d 0a16 	vstr	s0, [sp, #88]	@ 0x58
 800f28e:	ee29 9a27 	vmul.f32	s18, s18, s15
 800f292:	ee28 8a27 	vmul.f32	s16, s16, s15
 800f296:	ee6e eaa7 	vmul.f32	s29, s29, s15
 800f29a:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800f2e4 <iNemoEngine_API_Update+0x83c>
 800f29e:	eeb0 7ac9 	vabs.f32	s14, s18
 800f2a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f2a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2aa:	d52d      	bpl.n	800f308 <iNemoEngine_API_Update+0x860>
 800f2ac:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f2b0:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800f2b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2b8:	f282 8092 	bge.w	80113e0 <iNemoEngine_API_Update+0x2938>
 800f2bc:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f2c0:	eeb4 9ac7 	vcmpe.f32	s18, s14
 800f2c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2c8:	f303 8088 	bgt.w	80123dc <iNemoEngine_API_Update+0x3934>
 800f2cc:	e00c      	b.n	800f2e8 <iNemoEngine_API_Update+0x840>
 800f2ce:	bf00      	nop
 800f2d0:	3a9d4952 	.word	0x3a9d4952
 800f2d4:	bf666666 	.word	0xbf666666
 800f2d8:	40a00000 	.word	0x40a00000
 800f2dc:	3c23d70a 	.word	0x3c23d70a
 800f2e0:	3dcccccd 	.word	0x3dcccccd
 800f2e4:	4b000000 	.word	0x4b000000
 800f2e8:	ee79 7a67 	vsub.f32	s15, s18, s15
 800f2ec:	ee17 0a90 	vmov	r0, s15
 800f2f0:	f7f1 f8ce 	bl	8000490 <__aeabi_f2d>
 800f2f4:	ec41 0b10 	vmov	d0, r0, r1
 800f2f8:	f004 fb6a 	bl	80139d0 <ceil>
 800f2fc:	ec51 0b10 	vmov	r0, r1, d0
 800f300:	f7f1 fbce 	bl	8000aa0 <__aeabi_d2f>
 800f304:	ee09 0a10 	vmov	s18, r0
 800f308:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800f2e4 <iNemoEngine_API_Update+0x83c>
 800f30c:	ed8d 9a4d 	vstr	s18, [sp, #308]	@ 0x134
 800f310:	eeb0 7ac8 	vabs.f32	s14, s16
 800f314:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f31c:	d51f      	bpl.n	800f35e <iNemoEngine_API_Update+0x8b6>
 800f31e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f322:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f32a:	f282 802d 	bge.w	8011388 <iNemoEngine_API_Update+0x28e0>
 800f32e:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f332:	eeb4 8ac7 	vcmpe.f32	s16, s14
 800f336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f33a:	f303 804b 	bgt.w	80123d4 <iNemoEngine_API_Update+0x392c>
 800f33e:	ee78 7a67 	vsub.f32	s15, s16, s15
 800f342:	ee17 0a90 	vmov	r0, s15
 800f346:	f7f1 f8a3 	bl	8000490 <__aeabi_f2d>
 800f34a:	ec41 0b10 	vmov	d0, r0, r1
 800f34e:	f004 fb3f 	bl	80139d0 <ceil>
 800f352:	ec51 0b10 	vmov	r0, r1, d0
 800f356:	f7f1 fba3 	bl	8000aa0 <__aeabi_d2f>
 800f35a:	ee08 0a10 	vmov	s16, r0
 800f35e:	ed5f 7a1f 	vldr	s15, [pc, #-124]	@ 800f2e4 <iNemoEngine_API_Update+0x83c>
 800f362:	ed8d 8a4e 	vstr	s16, [sp, #312]	@ 0x138
 800f366:	eeb0 7aee 	vabs.f32	s14, s29
 800f36a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f36e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f372:	d51f      	bpl.n	800f3b4 <iNemoEngine_API_Update+0x90c>
 800f374:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f378:	eef4 eae7 	vcmpe.f32	s29, s15
 800f37c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f380:	f281 87f0 	bge.w	8011364 <iNemoEngine_API_Update+0x28bc>
 800f384:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f388:	eef4 eac7 	vcmpe.f32	s29, s14
 800f38c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f390:	f303 801c 	bgt.w	80123cc <iNemoEngine_API_Update+0x3924>
 800f394:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 800f398:	ee17 0a90 	vmov	r0, s15
 800f39c:	f7f1 f878 	bl	8000490 <__aeabi_f2d>
 800f3a0:	ec41 0b10 	vmov	d0, r0, r1
 800f3a4:	f004 fb14 	bl	80139d0 <ceil>
 800f3a8:	ec51 0b10 	vmov	r0, r1, d0
 800f3ac:	f7f1 fb78 	bl	8000aa0 <__aeabi_d2f>
 800f3b0:	ee0e 0a90 	vmov	s29, r0
 800f3b4:	f897 04b1 	ldrb.w	r0, [r7, #1201]	@ 0x4b1
 800f3b8:	edcd ea4f 	vstr	s29, [sp, #316]	@ 0x13c
 800f3bc:	1e43      	subs	r3, r0, #1
 800f3be:	b25a      	sxtb	r2, r3
 800f3c0:	2a00      	cmp	r2, #0
 800f3c2:	b2db      	uxtb	r3, r3
 800f3c4:	dd17      	ble.n	800f3f6 <iNemoEngine_API_Update+0x94e>
 800f3c6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f3ca:	1e82      	subs	r2, r0, #2
 800f3cc:	009b      	lsls	r3, r3, #2
 800f3ce:	b2d2      	uxtb	r2, r2
 800f3d0:	f507 6194 	add.w	r1, r7, #1184	@ 0x4a0
 800f3d4:	4419      	add	r1, r3
 800f3d6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800f3da:	f203 43ac 	addw	r3, r3, #1196	@ 0x4ac
 800f3de:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800f3e2:	443b      	add	r3, r7
 800f3e4:	681a      	ldr	r2, [r3, #0]
 800f3e6:	60da      	str	r2, [r3, #12]
 800f3e8:	685a      	ldr	r2, [r3, #4]
 800f3ea:	611a      	str	r2, [r3, #16]
 800f3ec:	689a      	ldr	r2, [r3, #8]
 800f3ee:	615a      	str	r2, [r3, #20]
 800f3f0:	3b0c      	subs	r3, #12
 800f3f2:	428b      	cmp	r3, r1
 800f3f4:	d1f6      	bne.n	800f3e4 <iNemoEngine_API_Update+0x93c>
 800f3f6:	ed9d 7a03 	vldr	s14, [sp, #12]
 800f3fa:	ed85 9a00 	vstr	s18, [r5]
 800f3fe:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f402:	ee87 9a87 	vdiv.f32	s18, s15, s14
 800f406:	f207 43bc 	addw	r3, r7, #1212	@ 0x4bc
 800f40a:	ed83 8a00 	vstr	s16, [r3]
 800f40e:	f507 6398 	add.w	r3, r7, #1216	@ 0x4c0
 800f412:	edc3 ea00 	vstr	s29, [r3]
 800f416:	f897 34b0 	ldrb.w	r3, [r7, #1200]	@ 0x4b0
 800f41a:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800f2e4 <iNemoEngine_API_Update+0x83c>
 800f41e:	ee2c 8a09 	vmul.f32	s16, s24, s18
 800f422:	3301      	adds	r3, #1
 800f424:	b2db      	uxtb	r3, r3
 800f426:	eeb0 7ac8 	vabs.f32	s14, s16
 800f42a:	4283      	cmp	r3, r0
 800f42c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f430:	bf28      	it	cs
 800f432:	4603      	movcs	r3, r0
 800f434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f438:	ee6d ea09 	vmul.f32	s29, s26, s18
 800f43c:	f887 34b0 	strb.w	r3, [r7, #1200]	@ 0x4b0
 800f440:	ee2b 9a89 	vmul.f32	s18, s23, s18
 800f444:	d51f      	bpl.n	800f486 <iNemoEngine_API_Update+0x9de>
 800f446:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f44a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f44e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f452:	f281 8775 	bge.w	8011340 <iNemoEngine_API_Update+0x2898>
 800f456:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f45a:	eeb4 8ac7 	vcmpe.f32	s16, s14
 800f45e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f462:	f302 87af 	bgt.w	80123c4 <iNemoEngine_API_Update+0x391c>
 800f466:	ee78 7a67 	vsub.f32	s15, s16, s15
 800f46a:	ee17 0a90 	vmov	r0, s15
 800f46e:	f7f1 f80f 	bl	8000490 <__aeabi_f2d>
 800f472:	ec41 0b10 	vmov	d0, r0, r1
 800f476:	f004 faab 	bl	80139d0 <ceil>
 800f47a:	ec51 0b10 	vmov	r0, r1, d0
 800f47e:	f7f1 fb0f 	bl	8000aa0 <__aeabi_d2f>
 800f482:	ee08 0a10 	vmov	s16, r0
 800f486:	ed5f 7a69 	vldr	s15, [pc, #-420]	@ 800f2e4 <iNemoEngine_API_Update+0x83c>
 800f48a:	ed8d 8a4d 	vstr	s16, [sp, #308]	@ 0x134
 800f48e:	eeb0 7aee 	vabs.f32	s14, s29
 800f492:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f49a:	d51f      	bpl.n	800f4dc <iNemoEngine_API_Update+0xa34>
 800f49c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f4a0:	eef4 eae7 	vcmpe.f32	s29, s15
 800f4a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4a8:	f282 80ae 	bge.w	8011608 <iNemoEngine_API_Update+0x2b60>
 800f4ac:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f4b0:	eef4 eac7 	vcmpe.f32	s29, s14
 800f4b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4b8:	f302 8780 	bgt.w	80123bc <iNemoEngine_API_Update+0x3914>
 800f4bc:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 800f4c0:	ee17 0a90 	vmov	r0, s15
 800f4c4:	f7f0 ffe4 	bl	8000490 <__aeabi_f2d>
 800f4c8:	ec41 0b10 	vmov	d0, r0, r1
 800f4cc:	f004 fa80 	bl	80139d0 <ceil>
 800f4d0:	ec51 0b10 	vmov	r0, r1, d0
 800f4d4:	f7f1 fae4 	bl	8000aa0 <__aeabi_d2f>
 800f4d8:	ee0e 0a90 	vmov	s29, r0
 800f4dc:	ed5f 7a7f 	vldr	s15, [pc, #-508]	@ 800f2e4 <iNemoEngine_API_Update+0x83c>
 800f4e0:	edcd ea4e 	vstr	s29, [sp, #312]	@ 0x138
 800f4e4:	eeb0 7ac9 	vabs.f32	s14, s18
 800f4e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f4ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4f0:	d51f      	bpl.n	800f532 <iNemoEngine_API_Update+0xa8a>
 800f4f2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f4f6:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800f4fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4fe:	f282 8071 	bge.w	80115e4 <iNemoEngine_API_Update+0x2b3c>
 800f502:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f506:	eeb4 9ac7 	vcmpe.f32	s18, s14
 800f50a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f50e:	f302 8751 	bgt.w	80123b4 <iNemoEngine_API_Update+0x390c>
 800f512:	ee79 7a67 	vsub.f32	s15, s18, s15
 800f516:	ee17 0a90 	vmov	r0, s15
 800f51a:	f7f0 ffb9 	bl	8000490 <__aeabi_f2d>
 800f51e:	ec41 0b10 	vmov	d0, r0, r1
 800f522:	f004 fa55 	bl	80139d0 <ceil>
 800f526:	ec51 0b10 	vmov	r0, r1, d0
 800f52a:	f7f1 fab9 	bl	8000aa0 <__aeabi_d2f>
 800f52e:	ee09 0a10 	vmov	s18, r0
 800f532:	f897 0621 	ldrb.w	r0, [r7, #1569]	@ 0x621
 800f536:	ed8d 9a4f 	vstr	s18, [sp, #316]	@ 0x13c
 800f53a:	1e43      	subs	r3, r0, #1
 800f53c:	b25a      	sxtb	r2, r3
 800f53e:	2a00      	cmp	r2, #0
 800f540:	b2db      	uxtb	r3, r3
 800f542:	dd17      	ble.n	800f574 <iNemoEngine_API_Update+0xacc>
 800f544:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f548:	1e82      	subs	r2, r0, #2
 800f54a:	009b      	lsls	r3, r3, #2
 800f54c:	b2d2      	uxtb	r2, r2
 800f54e:	f507 61c2 	add.w	r1, r7, #1552	@ 0x610
 800f552:	4419      	add	r1, r3
 800f554:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800f558:	f203 631c 	addw	r3, r3, #1564	@ 0x61c
 800f55c:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800f560:	443b      	add	r3, r7
 800f562:	681a      	ldr	r2, [r3, #0]
 800f564:	60da      	str	r2, [r3, #12]
 800f566:	685a      	ldr	r2, [r3, #4]
 800f568:	611a      	str	r2, [r3, #16]
 800f56a:	689a      	ldr	r2, [r3, #8]
 800f56c:	615a      	str	r2, [r3, #20]
 800f56e:	3b0c      	subs	r3, #12
 800f570:	428b      	cmp	r3, r1
 800f572:	d1f6      	bne.n	800f562 <iNemoEngine_API_Update+0xaba>
 800f574:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f578:	ed86 8a00 	vstr	s16, [r6]
 800f57c:	ee87 8aad 	vdiv.f32	s16, s15, s27
 800f580:	f207 632c 	addw	r3, r7, #1580	@ 0x62c
 800f584:	edc3 ea00 	vstr	s29, [r3]
 800f588:	f507 63c6 	add.w	r3, r7, #1584	@ 0x630
 800f58c:	ed83 9a00 	vstr	s18, [r3]
 800f590:	f897 3620 	ldrb.w	r3, [r7, #1568]	@ 0x620
 800f594:	ed9d 7a10 	vldr	s14, [sp, #64]	@ 0x40
 800f598:	ed5f 7aae 	vldr	s15, [pc, #-696]	@ 800f2e4 <iNemoEngine_API_Update+0x83c>
 800f59c:	ee28 9a2f 	vmul.f32	s18, s16, s31
 800f5a0:	3301      	adds	r3, #1
 800f5a2:	b2db      	uxtb	r3, r3
 800f5a4:	ee68 ea0f 	vmul.f32	s29, s16, s30
 800f5a8:	ee27 8a08 	vmul.f32	s16, s14, s16
 800f5ac:	eeb0 7ac9 	vabs.f32	s14, s18
 800f5b0:	4283      	cmp	r3, r0
 800f5b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f5b6:	bf28      	it	cs
 800f5b8:	4603      	movcs	r3, r0
 800f5ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5be:	f887 3620 	strb.w	r3, [r7, #1568]	@ 0x620
 800f5c2:	d51f      	bpl.n	800f604 <iNemoEngine_API_Update+0xb5c>
 800f5c4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f5c8:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800f5cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5d0:	f282 802c 	bge.w	801162c <iNemoEngine_API_Update+0x2b84>
 800f5d4:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f5d8:	eeb4 9ac7 	vcmpe.f32	s18, s14
 800f5dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5e0:	f302 86ca 	bgt.w	8012378 <iNemoEngine_API_Update+0x38d0>
 800f5e4:	ee79 7a67 	vsub.f32	s15, s18, s15
 800f5e8:	ee17 0a90 	vmov	r0, s15
 800f5ec:	f7f0 ff50 	bl	8000490 <__aeabi_f2d>
 800f5f0:	ec41 0b10 	vmov	d0, r0, r1
 800f5f4:	f004 f9ec 	bl	80139d0 <ceil>
 800f5f8:	ec51 0b10 	vmov	r0, r1, d0
 800f5fc:	f7f1 fa50 	bl	8000aa0 <__aeabi_d2f>
 800f600:	ee09 0a10 	vmov	s18, r0
 800f604:	ed5f 7ac9 	vldr	s15, [pc, #-804]	@ 800f2e4 <iNemoEngine_API_Update+0x83c>
 800f608:	ed8d 9a4d 	vstr	s18, [sp, #308]	@ 0x134
 800f60c:	eeb0 7aee 	vabs.f32	s14, s29
 800f610:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f614:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f618:	d51f      	bpl.n	800f65a <iNemoEngine_API_Update+0xbb2>
 800f61a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f61e:	eef4 eae7 	vcmpe.f32	s29, s15
 800f622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f626:	f281 87cb 	bge.w	80115c0 <iNemoEngine_API_Update+0x2b18>
 800f62a:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f62e:	eef4 eac7 	vcmpe.f32	s29, s14
 800f632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f636:	f302 86b9 	bgt.w	80123ac <iNemoEngine_API_Update+0x3904>
 800f63a:	ee7e 7ae7 	vsub.f32	s15, s29, s15
 800f63e:	ee17 0a90 	vmov	r0, s15
 800f642:	f7f0 ff25 	bl	8000490 <__aeabi_f2d>
 800f646:	ec41 0b10 	vmov	d0, r0, r1
 800f64a:	f004 f9c1 	bl	80139d0 <ceil>
 800f64e:	ec51 0b10 	vmov	r0, r1, d0
 800f652:	f7f1 fa25 	bl	8000aa0 <__aeabi_d2f>
 800f656:	ee0e 0a90 	vmov	s29, r0
 800f65a:	ed5f 7ade 	vldr	s15, [pc, #-888]	@ 800f2e4 <iNemoEngine_API_Update+0x83c>
 800f65e:	edcd ea4e 	vstr	s29, [sp, #312]	@ 0x138
 800f662:	eeb0 7ac8 	vabs.f32	s14, s16
 800f666:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f66a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f66e:	d51f      	bpl.n	800f6b0 <iNemoEngine_API_Update+0xc08>
 800f670:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f674:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f67c:	f281 878e 	bge.w	801159c <iNemoEngine_API_Update+0x2af4>
 800f680:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800f684:	eeb4 8ac7 	vcmpe.f32	s16, s14
 800f688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f68c:	f302 8678 	bgt.w	8012380 <iNemoEngine_API_Update+0x38d8>
 800f690:	ee78 7a67 	vsub.f32	s15, s16, s15
 800f694:	ee17 0a90 	vmov	r0, s15
 800f698:	f7f0 fefa 	bl	8000490 <__aeabi_f2d>
 800f69c:	ec41 0b10 	vmov	d0, r0, r1
 800f6a0:	f004 f996 	bl	80139d0 <ceil>
 800f6a4:	ec51 0b10 	vmov	r0, r1, d0
 800f6a8:	f7f1 f9fa 	bl	8000aa0 <__aeabi_d2f>
 800f6ac:	ee08 0a10 	vmov	s16, r0
 800f6b0:	f897 0791 	ldrb.w	r0, [r7, #1937]	@ 0x791
 800f6b4:	ed8d 8a4f 	vstr	s16, [sp, #316]	@ 0x13c
 800f6b8:	1e43      	subs	r3, r0, #1
 800f6ba:	b25a      	sxtb	r2, r3
 800f6bc:	2a00      	cmp	r2, #0
 800f6be:	b2db      	uxtb	r3, r3
 800f6c0:	dd17      	ble.n	800f6f2 <iNemoEngine_API_Update+0xc4a>
 800f6c2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800f6c6:	1e82      	subs	r2, r0, #2
 800f6c8:	009b      	lsls	r3, r3, #2
 800f6ca:	b2d2      	uxtb	r2, r2
 800f6cc:	f507 61f0 	add.w	r1, r7, #1920	@ 0x780
 800f6d0:	4419      	add	r1, r3
 800f6d2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800f6d6:	f203 738c 	addw	r3, r3, #1932	@ 0x78c
 800f6da:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800f6de:	443b      	add	r3, r7
 800f6e0:	681a      	ldr	r2, [r3, #0]
 800f6e2:	60da      	str	r2, [r3, #12]
 800f6e4:	685a      	ldr	r2, [r3, #4]
 800f6e6:	611a      	str	r2, [r3, #16]
 800f6e8:	689a      	ldr	r2, [r3, #8]
 800f6ea:	615a      	str	r2, [r3, #20]
 800f6ec:	3b0c      	subs	r3, #12
 800f6ee:	428b      	cmp	r3, r1
 800f6f0:	d1f6      	bne.n	800f6e0 <iNemoEngine_API_Update+0xc38>
 800f6f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f6f4:	ed83 9a00 	vstr	s18, [r3]
 800f6f8:	f207 739c 	addw	r3, r7, #1948	@ 0x79c
 800f6fc:	edc3 ea00 	vstr	s29, [r3]
 800f700:	9336      	str	r3, [sp, #216]	@ 0xd8
 800f702:	f507 63f4 	add.w	r3, r7, #1952	@ 0x7a0
 800f706:	ed83 8a00 	vstr	s16, [r3]
 800f70a:	9337      	str	r3, [sp, #220]	@ 0xdc
 800f70c:	f897 3790 	ldrb.w	r3, [r7, #1936]	@ 0x790
 800f710:	3301      	adds	r3, #1
 800f712:	b2db      	uxtb	r3, r3
 800f714:	4283      	cmp	r3, r0
 800f716:	bf28      	it	cs
 800f718:	4603      	movcs	r3, r0
 800f71a:	f887 3790 	strb.w	r3, [r7, #1936]	@ 0x790
 800f71e:	aa72      	add	r2, sp, #456	@ 0x1c8
 800f720:	a947      	add	r1, sp, #284	@ 0x11c
 800f722:	a84a      	add	r0, sp, #296	@ 0x128
 800f724:	f7fd fddc 	bl	800d2e0 <getRotationMatrix>
 800f728:	f50d 7a38 	add.w	sl, sp, #736	@ 0x2e0
 800f72c:	f507 7347 	add.w	r3, r7, #796	@ 0x31c
 800f730:	9331      	str	r3, [sp, #196]	@ 0xc4
 800f732:	461e      	mov	r6, r3
 800f734:	46d4      	mov	ip, sl
 800f736:	f507 754f 	add.w	r5, r7, #828	@ 0x33c
 800f73a:	6830      	ldr	r0, [r6, #0]
 800f73c:	6871      	ldr	r1, [r6, #4]
 800f73e:	68b2      	ldr	r2, [r6, #8]
 800f740:	68f3      	ldr	r3, [r6, #12]
 800f742:	4664      	mov	r4, ip
 800f744:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f746:	3610      	adds	r6, #16
 800f748:	42ae      	cmp	r6, r5
 800f74a:	46a4      	mov	ip, r4
 800f74c:	d1f5      	bne.n	800f73a <iNemoEngine_API_Update+0xc92>
 800f74e:	6830      	ldr	r0, [r6, #0]
 800f750:	6020      	str	r0, [r4, #0]
 800f752:	ed97 7ac7 	vldr	s14, [r7, #796]	@ 0x31c
 800f756:	edd7 7ac8 	vldr	s15, [r7, #800]	@ 0x320
 800f75a:	eeb0 7ac7 	vabs.f32	s14, s14
 800f75e:	eef0 7ae7 	vabs.f32	s15, s15
 800f762:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f76a:	f140 850a 	bpl.w	8010182 <iNemoEngine_API_Update+0x16da>
 800f76e:	2004      	movs	r0, #4
 800f770:	2400      	movs	r4, #0
 800f772:	2107      	movs	r1, #7
 800f774:	f04f 0c06 	mov.w	ip, #6
 800f778:	2203      	movs	r2, #3
 800f77a:	4603      	mov	r3, r0
 800f77c:	9403      	str	r4, [sp, #12]
 800f77e:	f04f 0e01 	mov.w	lr, #1
 800f782:	ed97 7ac9 	vldr	s14, [r7, #804]	@ 0x324
 800f786:	eeb0 7ac7 	vabs.f32	s14, s14
 800f78a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f78e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f792:	f300 84e4 	bgt.w	801015e <iNemoEngine_API_Update+0x16b6>
 800f796:	2505      	movs	r5, #5
 800f798:	9504      	str	r5, [sp, #16]
 800f79a:	f04f 0b08 	mov.w	fp, #8
 800f79e:	2502      	movs	r5, #2
 800f7a0:	9e31      	ldr	r6, [sp, #196]	@ 0xc4
 800f7a2:	4434      	add	r4, r6
 800f7a4:	4433      	add	r3, r6
 800f7a6:	edd4 6a00 	vldr	s13, [r4]
 800f7aa:	ed93 7a00 	vldr	s14, [r3]
 800f7ae:	9b03      	ldr	r3, [sp, #12]
 800f7b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f7b4:	eb0a 0683 	add.w	r6, sl, r3, lsl #2
 800f7b8:	eb0a 0485 	add.w	r4, sl, r5, lsl #2
 800f7bc:	00ab      	lsls	r3, r5, #2
 800f7be:	eb0a 058e 	add.w	r5, sl, lr, lsl #2
 800f7c2:	ea4f 0980 	mov.w	r9, r0, lsl #2
 800f7c6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800f7ca:	edc6 7a00 	vstr	s15, [r6]
 800f7ce:	ed95 7a00 	vldr	s14, [r5]
 800f7d2:	edd4 6a00 	vldr	s13, [r4]
 800f7d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f7da:	eb0a 0582 	add.w	r5, sl, r2, lsl #2
 800f7de:	edc4 7a00 	vstr	s15, [r4]
 800f7e2:	eb0a 0480 	add.w	r4, sl, r0, lsl #2
 800f7e6:	edd6 6a00 	vldr	s13, [r6]
 800f7ea:	ed94 6a00 	vldr	s12, [r4]
 800f7ee:	ed95 7a00 	vldr	s14, [r5]
 800f7f2:	eea6 7ac6 	vfms.f32	s14, s13, s12
 800f7f6:	ea4f 068c 	mov.w	r6, ip, lsl #2
 800f7fa:	ed85 7a00 	vstr	s14, [r5]
 800f7fe:	ed94 7a00 	vldr	s14, [r4]
 800f802:	9c04      	ldr	r4, [sp, #16]
 800f804:	eb0a 0084 	add.w	r0, sl, r4, lsl #2
 800f808:	ed90 6a00 	vldr	s12, [r0]
 800f80c:	eea7 6ac7 	vfms.f32	s12, s15, s14
 800f810:	00a4      	lsls	r4, r4, #2
 800f812:	ed80 6a00 	vstr	s12, [r0]
 800f816:	eb0a 0081 	add.w	r0, sl, r1, lsl #2
 800f81a:	0089      	lsls	r1, r1, #2
 800f81c:	9104      	str	r1, [sp, #16]
 800f81e:	eb0a 018c 	add.w	r1, sl, ip, lsl #2
 800f822:	edd0 5a00 	vldr	s11, [r0]
 800f826:	ed91 7a00 	vldr	s14, [r1]
 800f82a:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800f82e:	eef0 5ac6 	vabs.f32	s11, s12
 800f832:	ed81 7a00 	vstr	s14, [r1]
 800f836:	edd0 6a00 	vldr	s13, [r0]
 800f83a:	eb0a 008b 	add.w	r0, sl, fp, lsl #2
 800f83e:	ed90 7a00 	vldr	s14, [r0]
 800f842:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800f846:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800f84a:	ed80 7a00 	vstr	s14, [r0]
 800f84e:	edd5 6a00 	vldr	s13, [r5]
 800f852:	9803      	ldr	r0, [sp, #12]
 800f854:	eef0 7ae6 	vabs.f32	s15, s13
 800f858:	eef4 5ae7 	vcmpe.f32	s11, s15
 800f85c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f860:	ea4f 0080 	mov.w	r0, r0, lsl #2
 800f864:	ea4f 0582 	mov.w	r5, r2, lsl #2
 800f868:	f300 8465 	bgt.w	8010136 <iNemoEngine_API_Update+0x168e>
 800f86c:	edd1 5a00 	vldr	s11, [r1]
 800f870:	eef0 7a47 	vmov.f32	s15, s14
 800f874:	ee86 4a26 	vdiv.f32	s8, s12, s13
 800f878:	eb0a 020b 	add.w	r2, sl, fp
 800f87c:	4454      	add	r4, sl
 800f87e:	4455      	add	r5, sl
 800f880:	a978      	add	r1, sp, #480	@ 0x1e0
 800f882:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 800f886:	eee4 7a65 	vfms.f32	s15, s8, s11
 800f88a:	ed84 4a00 	vstr	s8, [r4]
 800f88e:	edc2 7a00 	vstr	s15, [r2]
 800f892:	4632      	mov	r2, r6
 800f894:	4452      	add	r2, sl
 800f896:	edd2 1a00 	vldr	s3, [r2]
 800f89a:	9a04      	ldr	r2, [sp, #16]
 800f89c:	ed95 7a00 	vldr	s14, [r5]
 800f8a0:	4452      	add	r2, sl
 800f8a2:	ed92 2a00 	vldr	s4, [r2]
 800f8a6:	eb0a 0209 	add.w	r2, sl, r9
 800f8aa:	ed92 3a00 	vldr	s6, [r2]
 800f8ae:	eb0a 0200 	add.w	r2, sl, r0
 800f8b2:	ed92 0a00 	vldr	s0, [r2]
 800f8b6:	eb0a 0203 	add.w	r2, sl, r3
 800f8ba:	edd2 0a00 	vldr	s1, [r2]
 800f8be:	aa72      	add	r2, sp, #456	@ 0x1c8
 800f8c0:	ee83 1aa7 	vdiv.f32	s2, s7, s15
 800f8c4:	4472      	add	r2, lr
 800f8c6:	eec3 2a87 	vdiv.f32	s5, s7, s14
 800f8ca:	ed92 7a00 	vldr	s14, [r2]
 800f8ce:	aa72      	add	r2, sp, #456	@ 0x1c8
 800f8d0:	4402      	add	r2, r0
 800f8d2:	edd2 7a00 	vldr	s15, [r2]
 800f8d6:	aa72      	add	r2, sp, #456	@ 0x1c8
 800f8d8:	441a      	add	r2, r3
 800f8da:	edd2 5a00 	vldr	s11, [r2]
 800f8de:	eee0 7a47 	vfms.f32	s15, s0, s14
 800f8e2:	aa75      	add	r2, sp, #468	@ 0x1d4
 800f8e4:	4472      	add	r2, lr
 800f8e6:	eee0 5ac7 	vfms.f32	s11, s1, s14
 800f8ea:	edd2 4a00 	vldr	s9, [r2]
 800f8ee:	eee4 5a67 	vfms.f32	s11, s8, s15
 800f8f2:	aa75      	add	r2, sp, #468	@ 0x1d4
 800f8f4:	4402      	add	r2, r0
 800f8f6:	ed92 6a00 	vldr	s12, [r2]
 800f8fa:	ee61 5a25 	vmul.f32	s11, s2, s11
 800f8fe:	aa75      	add	r2, sp, #468	@ 0x1d4
 800f900:	eea2 7a65 	vfms.f32	s14, s4, s11
 800f904:	441a      	add	r2, r3
 800f906:	440b      	add	r3, r1
 800f908:	eee1 7ae5 	vfms.f32	s15, s3, s11
 800f90c:	4408      	add	r0, r1
 800f90e:	eef0 6a47 	vmov.f32	s13, s14
 800f912:	ee22 7aa7 	vmul.f32	s14, s5, s15
 800f916:	eea0 6a64 	vfms.f32	s12, s0, s9
 800f91a:	eee3 6a47 	vfms.f32	s13, s6, s14
 800f91e:	edd3 7a00 	vldr	s15, [r3]
 800f922:	ed90 5a00 	vldr	s10, [r0]
 800f926:	eeb0 8a66 	vmov.f32	s16, s13
 800f92a:	edd2 6a00 	vldr	s13, [r2]
 800f92e:	eee0 6ae4 	vfms.f32	s13, s1, s9
 800f932:	460b      	mov	r3, r1
 800f934:	4473      	add	r3, lr
 800f936:	44d6      	add	lr, sl
 800f938:	eee4 6a46 	vfms.f32	s13, s8, s12
 800f93c:	ee61 6a26 	vmul.f32	s13, s2, s13
 800f940:	eea1 6ae6 	vfms.f32	s12, s3, s13
 800f944:	eee2 4a66 	vfms.f32	s9, s4, s13
 800f948:	ee22 6a86 	vmul.f32	s12, s5, s12
 800f94c:	eee3 4a46 	vfms.f32	s9, s6, s12
 800f950:	eeb0 9a64 	vmov.f32	s18, s9
 800f954:	edd3 4a00 	vldr	s9, [r3]
 800f958:	eea4 5ac0 	vfms.f32	s10, s9, s0
 800f95c:	eee4 7ae0 	vfms.f32	s15, s9, s1
 800f960:	eee4 7a45 	vfms.f32	s15, s8, s10
 800f964:	ee67 7a81 	vmul.f32	s15, s15, s2
 800f968:	eea7 5ae1 	vfms.f32	s10, s15, s3
 800f96c:	eee7 4ac2 	vfms.f32	s9, s15, s4
 800f970:	ee22 4a85 	vmul.f32	s8, s5, s10
 800f974:	eeb0 5a64 	vmov.f32	s10, s9
 800f978:	eea4 5a43 	vfms.f32	s10, s8, s6
 800f97c:	ed9e 3a00 	vldr	s6, [lr]
 800f980:	eec3 4a83 	vdiv.f32	s9, s7, s6
 800f984:	eebf 2a00 	vmov.f32	s4, #240	@ 0xbf800000 -1.0
 800f988:	ee64 2a88 	vmul.f32	s5, s9, s16
 800f98c:	ee24 3a89 	vmul.f32	s6, s9, s18
 800f990:	ee64 4a85 	vmul.f32	s9, s9, s10
 800f994:	ee37 5a86 	vadd.f32	s10, s15, s12
 800f998:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800f99c:	ee32 5ac5 	vsub.f32	s10, s5, s10
 800f9a0:	eeb4 5ac2 	vcmpe.f32	s10, s4
 800f9a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9a8:	bfc8      	it	gt
 800f9aa:	ee75 3a23 	vaddgt.f32	s7, s10, s7
 800f9ae:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800f9b2:	bfcc      	ite	gt
 800f9b4:	eeb1 5ae3 	vsqrtgt.f32	s10, s7
 800f9b8:	ed9f 5ada 	vldrle	s10, [pc, #872]	@ 800fd24 <iNemoEngine_API_Update+0x127c>
 800f9bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9c0:	f101 83df 	bmi.w	8011182 <iNemoEngine_API_Update+0x26da>
 800f9c4:	bfd8      	it	le
 800f9c6:	ee25 5a26 	vmulle.f32	s10, s10, s13
 800f9ca:	ee76 6a67 	vsub.f32	s13, s12, s15
 800f9ce:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800f9d2:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800f9d6:	ee25 5a04 	vmul.f32	s10, s10, s8
 800f9da:	eebf 4a00 	vmov.f32	s8, #240	@ 0xbf800000 -1.0
 800f9de:	eef4 6ac4 	vcmpe.f32	s13, s8
 800f9e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9e6:	bf88      	it	hi
 800f9e8:	eeb7 4a00 	vmovhi.f32	s8, #112	@ 0x3f800000  1.0
 800f9ec:	ee74 4ae5 	vsub.f32	s9, s9, s11
 800f9f0:	bf88      	it	hi
 800f9f2:	ee36 4a84 	vaddhi.f32	s8, s13, s8
 800f9f6:	eef5 4ac0 	vcmpe.f32	s9, #0.0
 800f9fa:	bf8c      	ite	hi
 800f9fc:	eef1 6ac4 	vsqrthi.f32	s13, s8
 800fa00:	eddf 6ac8 	vldrls	s13, [pc, #800]	@ 800fd24 <iNemoEngine_API_Update+0x127c>
 800fa04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa08:	f101 83b7 	bmi.w	801117a <iNemoEngine_API_Update+0x26d2>
 800fa0c:	bfd8      	it	le
 800fa0e:	ee66 6aa4 	vmulle.f32	s13, s13, s9
 800fa12:	ee72 2a86 	vadd.f32	s5, s5, s12
 800fa16:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800fa1a:	ee77 7ae2 	vsub.f32	s15, s15, s5
 800fa1e:	ee26 6a86 	vmul.f32	s12, s13, s12
 800fa22:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 800fa26:	eef4 7ae6 	vcmpe.f32	s15, s13
 800fa2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa2e:	bf88      	it	hi
 800fa30:	eef7 6a00 	vmovhi.f32	s13, #112	@ 0x3f800000  1.0
 800fa34:	ee37 7a43 	vsub.f32	s14, s14, s6
 800fa38:	bf88      	it	hi
 800fa3a:	ee77 6aa6 	vaddhi.f32	s13, s15, s13
 800fa3e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800fa42:	bf8c      	ite	hi
 800fa44:	eef1 7ae6 	vsqrthi.f32	s15, s13
 800fa48:	eddf 7ab6 	vldrls	s15, [pc, #728]	@ 800fd24 <iNemoEngine_API_Update+0x127c>
 800fa4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa50:	f100 83d1 	bmi.w	80101f6 <iNemoEngine_API_Update+0x174e>
 800fa54:	bfd8      	it	le
 800fa56:	ee67 7a87 	vmulle.f32	s15, s15, s14
 800fa5a:	f897 2341 	ldrb.w	r2, [r7, #833]	@ 0x341
 800fa5e:	1e53      	subs	r3, r2, #1
 800fa60:	b259      	sxtb	r1, r3
 800fa62:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800fa66:	2900      	cmp	r1, #0
 800fa68:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fa6c:	b2db      	uxtb	r3, r3
 800fa6e:	dd1c      	ble.n	800faaa <iNemoEngine_API_Update+0x1002>
 800fa70:	3a02      	subs	r2, #2
 800fa72:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800fa76:	b2d2      	uxtb	r2, r2
 800fa78:	f1a7 010c 	sub.w	r1, r7, #12
 800fa7c:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800fa80:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800fa84:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800fa88:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800fa8c:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 800fa90:	f8c3 2348 	str.w	r2, [r3, #840]	@ 0x348
 800fa94:	f8d3 2340 	ldr.w	r2, [r3, #832]	@ 0x340
 800fa98:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
 800fa9c:	f8d3 2344 	ldr.w	r2, [r3, #836]	@ 0x344
 800faa0:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
 800faa4:	3b0c      	subs	r3, #12
 800faa6:	428b      	cmp	r3, r1
 800faa8:	d1f0      	bne.n	800fa8c <iNemoEngine_API_Update+0xfe4>
 800faaa:	ed9d 7a07 	vldr	s14, [sp, #28]
 800faae:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800fab2:	ee86 7a87 	vdiv.f32	s14, s13, s14
 800fab6:	ab47      	add	r3, sp, #284	@ 0x11c
 800fab8:	f20d 12eb 	addw	r2, sp, #491	@ 0x1eb
 800fabc:	4699      	mov	r9, r3
 800fabe:	f1c2 0601 	rsb	r6, r2, #1
 800fac2:	9333      	str	r3, [sp, #204]	@ 0xcc
 800fac4:	2300      	movs	r3, #0
 800fac6:	e9cd 7838 	strd	r7, r8, [sp, #224]	@ 0xe0
 800faca:	ad7b      	add	r5, sp, #492	@ 0x1ec
 800facc:	46c8      	mov	r8, r9
 800face:	f50d 7b04 	add.w	fp, sp, #528	@ 0x210
 800fad2:	46b9      	mov	r9, r7
 800fad4:	ee25 5a07 	vmul.f32	s10, s10, s14
 800fad8:	ee66 6a07 	vmul.f32	s13, s12, s14
 800fadc:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fae0:	ed87 5ad2 	vstr	s10, [r7, #840]	@ 0x348
 800fae4:	edc7 6ad3 	vstr	s13, [r7, #844]	@ 0x34c
 800fae8:	edc7 7ad4 	vstr	s15, [r7, #848]	@ 0x350
 800faec:	4637      	mov	r7, r6
 800faee:	461e      	mov	r6, r3
 800faf0:	3601      	adds	r6, #1
 800faf2:	4651      	mov	r1, sl
 800faf4:	f20d 13eb 	addw	r3, sp, #491	@ 0x1eb
 800faf8:	464a      	mov	r2, r9
 800fafa:	18f8      	adds	r0, r7, r3
 800fafc:	f803 0f01 	strb.w	r0, [r3, #1]!
 800fb00:	f8d2 0348 	ldr.w	r0, [r2, #840]	@ 0x348
 800fb04:	f841 0b04 	str.w	r0, [r1], #4
 800fb08:	f20d 2009 	addw	r0, sp, #521	@ 0x209
 800fb0c:	4298      	cmp	r0, r3
 800fb0e:	f102 020c 	add.w	r2, r2, #12
 800fb12:	d1f2      	bne.n	800fafa <iNemoEngine_API_Update+0x1052>
 800fb14:	ed9a 7a00 	vldr	s14, [sl]
 800fb18:	edda 7a01 	vldr	s15, [sl, #4]
 800fb1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fb20:	ed9a 7a02 	vldr	s14, [sl, #8]
 800fb24:	edda 7a03 	vldr	s15, [sl, #12]
 800fb28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb2c:	bf88      	it	hi
 800fb2e:	f44f 7381 	movhi.w	r3, #258	@ 0x102
 800fb32:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fb36:	ed9a 7a04 	vldr	s14, [sl, #16]
 800fb3a:	edda 7a05 	vldr	s15, [sl, #20]
 800fb3e:	bf88      	it	hi
 800fb40:	802b      	strhhi	r3, [r5, #0]
 800fb42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb46:	bf88      	it	hi
 800fb48:	f44f 7341 	movhi.w	r3, #772	@ 0x304
 800fb4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fb50:	ed9a 7a06 	vldr	s14, [sl, #24]
 800fb54:	edda 7a07 	vldr	s15, [sl, #28]
 800fb58:	bf88      	it	hi
 800fb5a:	806b      	strhhi	r3, [r5, #2]
 800fb5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb60:	bf88      	it	hi
 800fb62:	f240 5306 	movwhi	r3, #1286	@ 0x506
 800fb66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fb6a:	ed9a 7a08 	vldr	s14, [sl, #32]
 800fb6e:	edda 7a09 	vldr	s15, [sl, #36]	@ 0x24
 800fb72:	bf88      	it	hi
 800fb74:	80ab      	strhhi	r3, [r5, #4]
 800fb76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb7a:	bf88      	it	hi
 800fb7c:	f44f 63e1 	movhi.w	r3, #1800	@ 0x708
 800fb80:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fb84:	ed9a 7a0a 	vldr	s14, [sl, #40]	@ 0x28
 800fb88:	edda 7a0b 	vldr	s15, [sl, #44]	@ 0x2c
 800fb8c:	bf88      	it	hi
 800fb8e:	80eb      	strhhi	r3, [r5, #6]
 800fb90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb94:	bf88      	it	hi
 800fb96:	f640 130a 	movwhi	r3, #2314	@ 0x90a
 800fb9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fb9e:	ed9a 7a0c 	vldr	s14, [sl, #48]	@ 0x30
 800fba2:	edda 7a0d 	vldr	s15, [sl, #52]	@ 0x34
 800fba6:	bf88      	it	hi
 800fba8:	812b      	strhhi	r3, [r5, #8]
 800fbaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbae:	bf88      	it	hi
 800fbb0:	f640 330c 	movwhi	r3, #2828	@ 0xb0c
 800fbb4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fbb8:	ed9a 7a0e 	vldr	s14, [sl, #56]	@ 0x38
 800fbbc:	edda 7a0f 	vldr	s15, [sl, #60]	@ 0x3c
 800fbc0:	bf88      	it	hi
 800fbc2:	816b      	strhhi	r3, [r5, #10]
 800fbc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbc8:	bf88      	it	hi
 800fbca:	f640 530e 	movwhi	r3, #3342	@ 0xd0e
 800fbce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fbd2:	ed9a 7a10 	vldr	s14, [sl, #64]	@ 0x40
 800fbd6:	edda 7a11 	vldr	s15, [sl, #68]	@ 0x44
 800fbda:	bf88      	it	hi
 800fbdc:	81ab      	strhhi	r3, [r5, #12]
 800fbde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbe2:	bf88      	it	hi
 800fbe4:	f44f 6371 	movhi.w	r3, #3856	@ 0xf10
 800fbe8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fbec:	ed9a 7a12 	vldr	s14, [sl, #72]	@ 0x48
 800fbf0:	edda 7a13 	vldr	s15, [sl, #76]	@ 0x4c
 800fbf4:	bf88      	it	hi
 800fbf6:	81eb      	strhhi	r3, [r5, #14]
 800fbf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbfc:	bf88      	it	hi
 800fbfe:	f241 1312 	movwhi	r3, #4370	@ 0x1112
 800fc02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc06:	ed9a 7a14 	vldr	s14, [sl, #80]	@ 0x50
 800fc0a:	edda 7a15 	vldr	s15, [sl, #84]	@ 0x54
 800fc0e:	bf88      	it	hi
 800fc10:	822b      	strhhi	r3, [r5, #16]
 800fc12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc16:	bf88      	it	hi
 800fc18:	f241 3314 	movwhi	r3, #4884	@ 0x1314
 800fc1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc20:	bf88      	it	hi
 800fc22:	826b      	strhhi	r3, [r5, #18]
 800fc24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc28:	bf84      	itt	hi
 800fc2a:	f241 5316 	movwhi	r3, #5398	@ 0x1516
 800fc2e:	82ab      	strhhi	r3, [r5, #20]
 800fc30:	ed9a 7a16 	vldr	s14, [sl, #88]	@ 0x58
 800fc34:	edda 7a17 	vldr	s15, [sl, #92]	@ 0x5c
 800fc38:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc3c:	ed9a 7a18 	vldr	s14, [sl, #96]	@ 0x60
 800fc40:	edda 7a19 	vldr	s15, [sl, #100]	@ 0x64
 800fc44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc48:	bf88      	it	hi
 800fc4a:	f241 7318 	movwhi	r3, #5912	@ 0x1718
 800fc4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc52:	ed9a 7a1a 	vldr	s14, [sl, #104]	@ 0x68
 800fc56:	edda 7a1b 	vldr	s15, [sl, #108]	@ 0x6c
 800fc5a:	bf88      	it	hi
 800fc5c:	82eb      	strhhi	r3, [r5, #22]
 800fc5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc62:	bf88      	it	hi
 800fc64:	f641 131a 	movwhi	r3, #6426	@ 0x191a
 800fc68:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc6c:	ed9a 7a1c 	vldr	s14, [sl, #112]	@ 0x70
 800fc70:	edda 7a1d 	vldr	s15, [sl, #116]	@ 0x74
 800fc74:	bf88      	it	hi
 800fc76:	832b      	strhhi	r3, [r5, #24]
 800fc78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc7c:	bf88      	it	hi
 800fc7e:	f641 331c 	movwhi	r3, #6940	@ 0x1b1c
 800fc82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fc86:	bf88      	it	hi
 800fc88:	836b      	strhhi	r3, [r5, #26]
 800fc8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc8e:	bf88      	it	hi
 800fc90:	f641 531e 	movwhi	r3, #7454	@ 0x1d1e
 800fc94:	f04f 0101 	mov.w	r1, #1
 800fc98:	bf88      	it	hi
 800fc9a:	83ab      	strhhi	r3, [r5, #28]
 800fc9c:	221e      	movs	r2, #30
 800fc9e:	4658      	mov	r0, fp
 800fca0:	f003 fc60 	bl	8013564 <memset>
 800fca4:	e9cd 971d 	strd	r9, r7, [sp, #116]	@ 0x74
 800fca8:	2404      	movs	r4, #4
 800fcaa:	2102      	movs	r1, #2
 800fcac:	9618      	str	r6, [sp, #96]	@ 0x60
 800fcae:	f8cd 8068 	str.w	r8, [sp, #104]	@ 0x68
 800fcb2:	460a      	mov	r2, r1
 800fcb4:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800fcb8:	0049      	lsls	r1, r1, #1
 800fcba:	1c53      	adds	r3, r2, #1
 800fcbc:	9303      	str	r3, [sp, #12]
 800fcbe:	f04f 0801 	mov.w	r8, #1
 800fcc2:	9105      	str	r1, [sp, #20]
 800fcc4:	9b05      	ldr	r3, [sp, #20]
 800fcc6:	9a03      	ldr	r2, [sp, #12]
 800fcc8:	46c1      	mov	r9, r8
 800fcca:	4498      	add	r8, r3
 800fccc:	f1b8 0f1f 	cmp.w	r8, #31
 800fcd0:	bfa8      	it	ge
 800fcd2:	f04f 081f 	movge.w	r8, #31
 800fcd6:	eba8 0309 	sub.w	r3, r8, r9
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	f102 3cff 	add.w	ip, r2, #4294967295
 800fce0:	dd34      	ble.n	800fd4c <iNemoEngine_API_Update+0x12a4>
 800fce2:	464f      	mov	r7, r9
 800fce4:	f8cd 9010 	str.w	r9, [sp, #16]
 800fce8:	2400      	movs	r4, #0
 800fcea:	4699      	mov	r9, r3
 800fcec:	1e79      	subs	r1, r7, #1
 800fcee:	f915 200c 	ldrsb.w	r2, [r5, ip]
 800fcf2:	566b      	ldrsb	r3, [r5, r1]
 800fcf4:	eb0a 0082 	add.w	r0, sl, r2, lsl #2
 800fcf8:	eb0a 0683 	add.w	r6, sl, r3, lsl #2
 800fcfc:	ed16 7a01 	vldr	s14, [r6, #-4]
 800fd00:	ed50 7a01 	vldr	s15, [r0, #-4]
 800fd04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fd08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd0c:	f10c 0002 	add.w	r0, ip, #2
 800fd10:	f10c 0601 	add.w	r6, ip, #1
 800fd14:	f240 81d0 	bls.w	80100b8 <iNemoEngine_API_Update+0x1610>
 800fd18:	4580      	cmp	r8, r0
 800fd1a:	f80b 2004 	strb.w	r2, [fp, r4]
 800fd1e:	f000 81ba 	beq.w	8010096 <iNemoEngine_API_Update+0x15ee>
 800fd22:	e005      	b.n	800fd30 <iNemoEngine_API_Update+0x1288>
 800fd24:	00000000 	.word	0x00000000
 800fd28:	3f333333 	.word	0x3f333333
 800fd2c:	3f4ccccd 	.word	0x3f4ccccd
 800fd30:	46b4      	mov	ip, r6
 800fd32:	3401      	adds	r4, #1
 800fd34:	45a1      	cmp	r9, r4
 800fd36:	dcd9      	bgt.n	800fcec <iNemoEngine_API_Update+0x1244>
 800fd38:	464b      	mov	r3, r9
 800fd3a:	f8dd 9010 	ldr.w	r9, [sp, #16]
 800fd3e:	f109 30ff 	add.w	r0, r9, #4294967295
 800fd42:	461a      	mov	r2, r3
 800fd44:	4428      	add	r0, r5
 800fd46:	4659      	mov	r1, fp
 800fd48:	f003 fc3e 	bl	80135c8 <memcpy>
 800fd4c:	9b07      	ldr	r3, [sp, #28]
 800fd4e:	4443      	add	r3, r8
 800fd50:	2b1e      	cmp	r3, #30
 800fd52:	9303      	str	r3, [sp, #12]
 800fd54:	ddb6      	ble.n	800fcc4 <iNemoEngine_API_Update+0x121c>
 800fd56:	9c08      	ldr	r4, [sp, #32]
 800fd58:	9905      	ldr	r1, [sp, #20]
 800fd5a:	3c01      	subs	r4, #1
 800fd5c:	d1a9      	bne.n	800fcb2 <iNemoEngine_API_Update+0x120a>
 800fd5e:	f995 300e 	ldrsb.w	r3, [r5, #14]
 800fd62:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 800fd64:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800fd68:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 800fd6c:	ed53 7a01 	vldr	s15, [r3, #-4]
 800fd70:	f995 300f 	ldrsb.w	r3, [r5, #15]
 800fd74:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 800fd78:	ed13 7a01 	vldr	s14, [r3, #-4]
 800fd7c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800fd80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd84:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800fd88:	bf4c      	ite	mi
 800fd8a:	2201      	movmi	r2, #1
 800fd8c:	2200      	movpl	r2, #0
 800fd8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd92:	bf4c      	ite	mi
 800fd94:	2301      	movmi	r3, #1
 800fd96:	2300      	movpl	r3, #0
 800fd98:	429a      	cmp	r2, r3
 800fd9a:	e9dd 971d 	ldrd	r9, r7, [sp, #116]	@ 0x74
 800fd9e:	f000 81a9 	beq.w	80100f4 <iNemoEngine_API_Update+0x164c>
 800fda2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fda6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800fdaa:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fdae:	2e03      	cmp	r6, #3
 800fdb0:	ece8 7a01 	vstmia	r8!, {s15}
 800fdb4:	f109 0904 	add.w	r9, r9, #4
 800fdb8:	f47f ae9a 	bne.w	800faf0 <iNemoEngine_API_Update+0x1048>
 800fdbc:	eddd 7a48 	vldr	s15, [sp, #288]	@ 0x120
 800fdc0:	eddd 6a47 	vldr	s13, [sp, #284]	@ 0x11c
 800fdc4:	ed9d 5a0c 	vldr	s10, [sp, #48]	@ 0x30
 800fdc8:	ed9d 6a11 	vldr	s12, [sp, #68]	@ 0x44
 800fdcc:	eddd 3a16 	vldr	s7, [sp, #88]	@ 0x58
 800fdd0:	9605      	str	r6, [sp, #20]
 800fdd2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800fdd6:	e9dd 7838 	ldrd	r7, r8, [sp, #224]	@ 0xe0
 800fdda:	eee6 7aa6 	vfma.f32	s15, s13, s13
 800fdde:	f897 3900 	ldrb.w	r3, [r7, #2304]	@ 0x900
 800fde2:	eddd 6a14 	vldr	s13, [sp, #80]	@ 0x50
 800fde6:	eeb0 7a67 	vmov.f32	s14, s15
 800fdea:	eddd 7a49 	vldr	s15, [sp, #292]	@ 0x124
 800fdee:	eea7 7aa7 	vfma.f32	s14, s15, s15
 800fdf2:	46a1      	mov	r9, r4
 800fdf4:	f507 6410 	add.w	r4, r7, #2304	@ 0x900
 800fdf8:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800fdfc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800fe00:	ee65 5a27 	vmul.f32	s11, s10, s15
 800fe04:	eec6 4a86 	vdiv.f32	s9, s13, s12
 800fe08:	ed9d 6a12 	vldr	s12, [sp, #72]	@ 0x48
 800fe0c:	edcd 4a5c 	vstr	s9, [sp, #368]	@ 0x170
 800fe10:	ee85 6a86 	vdiv.f32	s12, s11, s12
 800fe14:	ee63 7aa7 	vmul.f32	s15, s7, s15
 800fe18:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 800fe1c:	ed8d 6a5d 	vstr	s12, [sp, #372]	@ 0x174
 800fe20:	eef1 6ac7 	vsqrt.f32	s13, s14
 800fe24:	ee87 4aa5 	vdiv.f32	s8, s15, s11
 800fe28:	ed5f 7a41 	vldr	s15, [pc, #-260]	@ 800fd28 <iNemoEngine_API_Update+0x1280>
 800fe2c:	ed8d 4a5e 	vstr	s8, [sp, #376]	@ 0x178
 800fe30:	ee63 7aa7 	vmul.f32	s15, s7, s15
 800fe34:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 800fe38:	eee5 7a25 	vfma.f32	s15, s10, s11
 800fe3c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800fe40:	eeb0 5a67 	vmov.f32	s10, s15
 800fe44:	edcd 7a03 	vstr	s15, [sp, #12]
 800fe48:	ed5f 7a48 	vldr	s15, [pc, #-288]	@ 800fd2c <iNemoEngine_API_Update+0x1284>
 800fe4c:	edcd 6a5f 	vstr	s13, [sp, #380]	@ 0x17c
 800fe50:	ee65 7a27 	vmul.f32	s15, s10, s15
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	f040 8160 	bne.w	801011a <iNemoEngine_API_Update+0x1672>
 800fe5a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800fe5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800fe5e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800fe60:	62a3      	str	r3, [r4, #40]	@ 0x28
 800fe62:	6a23      	ldr	r3, [r4, #32]
 800fe64:	6263      	str	r3, [r4, #36]	@ 0x24
 800fe66:	69e3      	ldr	r3, [r4, #28]
 800fe68:	6223      	str	r3, [r4, #32]
 800fe6a:	edc4 7a07 	vstr	s15, [r4, #28]
 800fe6e:	f607 130c 	addw	r3, r7, #2316	@ 0x90c
 800fe72:	ed93 8a00 	vldr	s16, [r3]
 800fe76:	ed97 0a02 	vldr	s0, [r7, #8]
 800fe7a:	f607 1324 	addw	r3, r7, #2340	@ 0x924
 800fe7e:	edd3 7a00 	vldr	s15, [r3]
 800fe82:	f607 1308 	addw	r3, r7, #2312	@ 0x908
 800fe86:	edd3 5a00 	vldr	s11, [r3]
 800fe8a:	f507 6312 	add.w	r3, r7, #2336	@ 0x920
 800fe8e:	ee28 8a27 	vmul.f32	s16, s16, s15
 800fe92:	edd3 7a00 	vldr	s15, [r3]
 800fe96:	f607 1304 	addw	r3, r7, #2308	@ 0x904
 800fe9a:	eea5 8aa7 	vfma.f32	s16, s11, s15
 800fe9e:	edd3 5a00 	vldr	s11, [r3]
 800fea2:	f607 131c 	addw	r3, r7, #2332	@ 0x91c
 800fea6:	edd3 7a00 	vldr	s15, [r3]
 800feaa:	f507 6311 	add.w	r3, r7, #2320	@ 0x910
 800feae:	eea5 8aa7 	vfma.f32	s16, s11, s15
 800feb2:	edd3 5a00 	vldr	s11, [r3]
 800feb6:	f607 1328 	addw	r3, r7, #2344	@ 0x928
 800feba:	edd3 7a00 	vldr	s15, [r3]
 800febe:	f607 1314 	addw	r3, r7, #2324	@ 0x914
 800fec2:	eea5 8aa7 	vfma.f32	s16, s11, s15
 800fec6:	edd3 5a00 	vldr	s11, [r3]
 800feca:	f607 132c 	addw	r3, r7, #2348	@ 0x92c
 800fece:	edd3 7a00 	vldr	s15, [r3]
 800fed2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800fed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800feda:	eea5 8aa7 	vfma.f32	s16, s11, s15
 800fede:	f340 818d 	ble.w	80101fc <iNemoEngine_API_Update+0x1754>
 800fee2:	edd7 3a30 	vldr	s7, [r7, #192]	@ 0xc0
 800fee6:	eef4 3ac8 	vcmpe.f32	s7, s16
 800feea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800feee:	f101 8293 	bmi.w	8011418 <iNemoEngine_API_Update+0x2970>
 800fef2:	ed97 9a31 	vldr	s18, [r7, #196]	@ 0xc4
 800fef6:	eddd 7a1f 	vldr	s15, [sp, #124]	@ 0x7c
 800fefa:	edd7 3a4a 	vldr	s7, [r7, #296]	@ 0x128
 800fefe:	ee67 7a89 	vmul.f32	s15, s15, s18
 800ff02:	eef4 3ac8 	vcmpe.f32	s7, s16
 800ff06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff0a:	edcd 7a1f 	vstr	s15, [sp, #124]	@ 0x7c
 800ff0e:	f142 81a1 	bpl.w	8012254 <iNemoEngine_API_Update+0x37ac>
 800ff12:	ed97 5a62 	vldr	s10, [r7, #392]	@ 0x188
 800ff16:	eeb4 5ac8 	vcmpe.f32	s10, s16
 800ff1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff1e:	f342 819f 	ble.w	8012260 <iNemoEngine_API_Update+0x37b8>
 800ff22:	edd7 5a4c 	vldr	s11, [r7, #304]	@ 0x130
 800ff26:	edd7 7a4e 	vldr	s15, [r7, #312]	@ 0x138
 800ff2a:	eef4 5ac8 	vcmpe.f32	s11, s16
 800ff2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff32:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800ff36:	f342 8497 	ble.w	8012868 <iNemoEngine_API_Update+0x3dc0>
 800ff3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff3e:	f282 84a8 	bge.w	8012892 <iNemoEngine_API_Update+0x3dea>
 800ff42:	ed97 3a4b 	vldr	s6, [r7, #300]	@ 0x12c
 800ff46:	edd7 7a4d 	vldr	s15, [r7, #308]	@ 0x134
 800ff4a:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800ff4e:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800ff52:	ee78 3a63 	vsub.f32	s7, s16, s7
 800ff56:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800ff5a:	eec7 eaa5 	vdiv.f32	s29, s15, s11
 800ff5e:	ee7e ea83 	vadd.f32	s29, s29, s6
 800ff62:	edd7 7a50 	vldr	s15, [r7, #320]	@ 0x140
 800ff66:	eef4 7ac8 	vcmpe.f32	s15, s16
 800ff6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff6e:	f202 84a8 	bhi.w	80128c2 <iNemoEngine_API_Update+0x3e1a>
 800ff72:	edd7 5a52 	vldr	s11, [r7, #328]	@ 0x148
 800ff76:	eeb4 8ae5 	vcmpe.f32	s16, s11
 800ff7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff7e:	f142 87d7 	bpl.w	8012f30 <iNemoEngine_API_Update+0x4488>
 800ff82:	ed97 3a51 	vldr	s6, [r7, #324]	@ 0x144
 800ff86:	edd7 3a53 	vldr	s7, [r7, #332]	@ 0x14c
 800ff8a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800ff8e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800ff92:	ee78 7a67 	vsub.f32	s15, s16, s15
 800ff96:	ee63 3aa7 	vmul.f32	s7, s7, s15
 800ff9a:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 800ff9e:	ee7e ea83 	vadd.f32	s29, s29, s6
 800ffa2:	edd7 7a54 	vldr	s15, [r7, #336]	@ 0x150
 800ffa6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800ffaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffae:	f2c2 84a8 	blt.w	8012902 <iNemoEngine_API_Update+0x3e5a>
 800ffb2:	edd7 5a56 	vldr	s11, [r7, #344]	@ 0x158
 800ffb6:	eef4 5ac8 	vcmpe.f32	s11, s16
 800ffba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffbe:	f342 87be 	ble.w	8012f3e <iNemoEngine_API_Update+0x4496>
 800ffc2:	ed97 3a55 	vldr	s6, [r7, #340]	@ 0x154
 800ffc6:	edd7 3a57 	vldr	s7, [r7, #348]	@ 0x15c
 800ffca:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800ffce:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800ffd2:	ee78 7a67 	vsub.f32	s15, s16, s15
 800ffd6:	ee63 3aa7 	vmul.f32	s7, s7, s15
 800ffda:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 800ffde:	ee7e ea83 	vadd.f32	s29, s29, s6
 800ffe2:	edd7 7a58 	vldr	s15, [r7, #352]	@ 0x160
 800ffe6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800ffea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ffee:	f2c2 84a8 	blt.w	8012942 <iNemoEngine_API_Update+0x3e9a>
 800fff2:	edd7 5a5a 	vldr	s11, [r7, #360]	@ 0x168
 800fff6:	eeb4 8ae5 	vcmpe.f32	s16, s11
 800fffa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fffe:	f142 8709 	bpl.w	8012e14 <iNemoEngine_API_Update+0x436c>
 8010002:	ed97 3a59 	vldr	s6, [r7, #356]	@ 0x164
 8010006:	edd7 3a5b 	vldr	s7, [r7, #364]	@ 0x16c
 801000a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 801000e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8010012:	ee78 7a67 	vsub.f32	s15, s16, s15
 8010016:	ee63 3aa7 	vmul.f32	s7, s7, s15
 801001a:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 801001e:	ee7e ea83 	vadd.f32	s29, s29, s6
 8010022:	edd7 7a5c 	vldr	s15, [r7, #368]	@ 0x170
 8010026:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801002a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801002e:	f2c2 84a8 	blt.w	8012982 <iNemoEngine_API_Update+0x3eda>
 8010032:	edd7 5a5e 	vldr	s11, [r7, #376]	@ 0x178
 8010036:	eeb4 8ae5 	vcmpe.f32	s16, s11
 801003a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801003e:	f142 86ec 	bpl.w	8012e1a <iNemoEngine_API_Update+0x4372>
 8010042:	ed97 3a5d 	vldr	s6, [r7, #372]	@ 0x174
 8010046:	edd7 3a5f 	vldr	s7, [r7, #380]	@ 0x17c
 801004a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 801004e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8010052:	ee78 7a67 	vsub.f32	s15, s16, s15
 8010056:	ee63 3aa7 	vmul.f32	s7, s7, s15
 801005a:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 801005e:	ee7e ea83 	vadd.f32	s29, s29, s6
 8010062:	edd7 7a60 	vldr	s15, [r7, #384]	@ 0x180
 8010066:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801006a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801006e:	db0f      	blt.n	8010090 <iNemoEngine_API_Update+0x15e8>
 8010070:	edd7 3a61 	vldr	s7, [r7, #388]	@ 0x184
 8010074:	edd7 5a63 	vldr	s11, [r7, #396]	@ 0x18c
 8010078:	ee35 5a67 	vsub.f32	s10, s10, s15
 801007c:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8010080:	ee78 7a67 	vsub.f32	s15, s16, s15
 8010084:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8010088:	eec7 ea85 	vdiv.f32	s29, s15, s10
 801008c:	ee7e eaa3 	vadd.f32	s29, s29, s7
 8010090:	ee2a aa2e 	vmul.f32	s20, s20, s29
 8010094:	e0b6      	b.n	8010204 <iNemoEngine_API_Update+0x175c>
 8010096:	9a03      	ldr	r2, [sp, #12]
 8010098:	1c60      	adds	r0, r4, #1
 801009a:	1bd3      	subs	r3, r2, r7
 801009c:	4297      	cmp	r7, r2
 801009e:	4429      	add	r1, r5
 80100a0:	461a      	mov	r2, r3
 80100a2:	4458      	add	r0, fp
 80100a4:	f6bf ae44 	bge.w	800fd30 <iNemoEngine_API_Update+0x1288>
 80100a8:	9306      	str	r3, [sp, #24]
 80100aa:	f003 fa8d 	bl	80135c8 <memcpy>
 80100ae:	9b06      	ldr	r3, [sp, #24]
 80100b0:	9f03      	ldr	r7, [sp, #12]
 80100b2:	441c      	add	r4, r3
 80100b4:	46b4      	mov	ip, r6
 80100b6:	e63c      	b.n	800fd32 <iNemoEngine_API_Update+0x128a>
 80100b8:	f80b 3004 	strb.w	r3, [fp, r4]
 80100bc:	9b03      	ldr	r3, [sp, #12]
 80100be:	3701      	adds	r7, #1
 80100c0:	429f      	cmp	r7, r3
 80100c2:	f47f ae36 	bne.w	800fd32 <iNemoEngine_API_Update+0x128a>
 80100c6:	f10c 0601 	add.w	r6, ip, #1
 80100ca:	eba8 030c 	sub.w	r3, r8, ip
 80100ce:	1c60      	adds	r0, r4, #1
 80100d0:	4546      	cmp	r6, r8
 80100d2:	eb05 010c 	add.w	r1, r5, ip
 80100d6:	f103 32ff 	add.w	r2, r3, #4294967295
 80100da:	9306      	str	r3, [sp, #24]
 80100dc:	4458      	add	r0, fp
 80100de:	f6bf ae28 	bge.w	800fd32 <iNemoEngine_API_Update+0x128a>
 80100e2:	f003 fa71 	bl	80135c8 <memcpy>
 80100e6:	9b06      	ldr	r3, [sp, #24]
 80100e8:	3c01      	subs	r4, #1
 80100ea:	441e      	add	r6, r3
 80100ec:	441c      	add	r4, r3
 80100ee:	f1a6 0c02 	sub.w	ip, r6, #2
 80100f2:	e61e      	b.n	800fd32 <iNemoEngine_API_Update+0x128a>
 80100f4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80100f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100fc:	f43f ae51 	beq.w	800fda2 <iNemoEngine_API_Update+0x12fa>
 8010100:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8010104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010108:	f43f ae4b 	beq.w	800fda2 <iNemoEngine_API_Update+0x12fa>
 801010c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010110:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8010114:	eee7 7a26 	vfma.f32	s15, s14, s13
 8010118:	e649      	b.n	800fdae <iNemoEngine_API_Update+0x1306>
 801011a:	2300      	movs	r3, #0
 801011c:	f887 3900 	strb.w	r3, [r7, #2304]	@ 0x900
 8010120:	edc4 7a07 	vstr	s15, [r4, #28]
 8010124:	edc4 7a08 	vstr	s15, [r4, #32]
 8010128:	edc4 7a09 	vstr	s15, [r4, #36]	@ 0x24
 801012c:	edc4 7a0a 	vstr	s15, [r4, #40]	@ 0x28
 8010130:	edc4 7a0b 	vstr	s15, [r4, #44]	@ 0x2c
 8010134:	e69b      	b.n	800fe6e <iNemoEngine_API_Update+0x13c6>
 8010136:	4618      	mov	r0, r3
 8010138:	9b03      	ldr	r3, [sp, #12]
 801013a:	edd1 7a00 	vldr	s15, [r1]
 801013e:	eeb0 5a46 	vmov.f32	s10, s12
 8010142:	4625      	mov	r5, r4
 8010144:	eeb0 6a66 	vmov.f32	s12, s13
 8010148:	465e      	mov	r6, fp
 801014a:	eef0 5a47 	vmov.f32	s11, s14
 801014e:	eef0 6a45 	vmov.f32	s13, s10
 8010152:	009b      	lsls	r3, r3, #2
 8010154:	0094      	lsls	r4, r2, #2
 8010156:	ea4f 0b8c 	mov.w	fp, ip, lsl #2
 801015a:	f7ff bb8b 	b.w	800f874 <iNemoEngine_API_Update+0xdcc>
 801015e:	2303      	movs	r3, #3
 8010160:	2108      	movs	r1, #8
 8010162:	2204      	movs	r2, #4
 8010164:	2601      	movs	r6, #1
 8010166:	9304      	str	r3, [sp, #16]
 8010168:	f04f 0b06 	mov.w	fp, #6
 801016c:	f04f 0c07 	mov.w	ip, #7
 8010170:	2005      	movs	r0, #5
 8010172:	460b      	mov	r3, r1
 8010174:	4614      	mov	r4, r2
 8010176:	2500      	movs	r5, #0
 8010178:	9603      	str	r6, [sp, #12]
 801017a:	f04f 0e02 	mov.w	lr, #2
 801017e:	f7ff bb0f 	b.w	800f7a0 <iNemoEngine_API_Update+0xcf8>
 8010182:	2204      	movs	r2, #4
 8010184:	2300      	movs	r3, #0
 8010186:	2501      	movs	r5, #1
 8010188:	eef0 7a47 	vmov.f32	s15, s14
 801018c:	2106      	movs	r1, #6
 801018e:	f04f 0c07 	mov.w	ip, #7
 8010192:	2003      	movs	r0, #3
 8010194:	4614      	mov	r4, r2
 8010196:	9503      	str	r5, [sp, #12]
 8010198:	469e      	mov	lr, r3
 801019a:	f7ff baf2 	b.w	800f782 <iNemoEngine_API_Update+0xcda>
 801019e:	eddf 7aa7 	vldr	s15, [pc, #668]	@ 801043c <iNemoEngine_API_Update+0x1994>
 80101a2:	ed9f eaa7 	vldr	s28, [pc, #668]	@ 8010440 <iNemoEngine_API_Update+0x1998>
 80101a6:	edcd 7a30 	vstr	s15, [sp, #192]	@ 0xc0
 80101aa:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8010444 <iNemoEngine_API_Update+0x199c>
 80101ae:	edcd 7a2e 	vstr	s15, [sp, #184]	@ 0xb8
 80101b2:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 80101b6:	f7ff b806 	b.w	800f1c6 <iNemoEngine_API_Update+0x71e>
 80101ba:	ed9f 8aa3 	vldr	s16, [pc, #652]	@ 8010448 <iNemoEngine_API_Update+0x19a0>
 80101be:	eddf 7aa3 	vldr	s15, [pc, #652]	@ 801044c <iNemoEngine_API_Update+0x19a4>
 80101c2:	eddf 6aac 	vldr	s13, [pc, #688]	@ 8010474 <iNemoEngine_API_Update+0x19cc>
 80101c6:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8010450 <iNemoEngine_API_Update+0x19a8>
 80101ca:	eddf 4aa2 	vldr	s9, [pc, #648]	@ 8010454 <iNemoEngine_API_Update+0x19ac>
 80101ce:	ed84 8a01 	vstr	s16, [r4, #4]
 80101d2:	edc4 7a00 	vstr	s15, [r4]
 80101d6:	ed84 8a02 	vstr	s16, [r4, #8]
 80101da:	eef0 5a66 	vmov.f32	s11, s13
 80101de:	eeb0 5a47 	vmov.f32	s10, s14
 80101e2:	eeb0 6a67 	vmov.f32	s12, s15
 80101e6:	edcd 4a04 	vstr	s9, [sp, #16]
 80101ea:	eeb0 9a67 	vmov.f32	s18, s15
 80101ee:	eef0 ea48 	vmov.f32	s29, s16
 80101f2:	f7fe befb 	b.w	800efec <iNemoEngine_API_Update+0x544>
 80101f6:	eef1 7a67 	vneg.f32	s15, s15
 80101fa:	e42e      	b.n	800fa5a <iNemoEngine_API_Update+0xfb2>
 80101fc:	eef7 ea00 	vmov.f32	s29, #112	@ 0x3f800000  1.0
 8010200:	eeb0 9a6e 	vmov.f32	s18, s29
 8010204:	edd7 5a74 	vldr	s11, [r7, #464]	@ 0x1d0
 8010208:	ed97 5a72 	vldr	s10, [r7, #456]	@ 0x1c8
 801020c:	eddd 7a22 	vldr	s15, [sp, #136]	@ 0x88
 8010210:	eddf 3a8b 	vldr	s7, [pc, #556]	@ 8010440 <iNemoEngine_API_Update+0x1998>
 8010214:	ee7e 5a65 	vsub.f32	s11, s28, s11
 8010218:	ee77 7ac5 	vsub.f32	s15, s15, s10
 801021c:	eef0 5ae5 	vabs.f32	s11, s11
 8010220:	eef0 7ae7 	vabs.f32	s15, s15
 8010224:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8010228:	eef4 7ae3 	vcmpe.f32	s15, s7
 801022c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010230:	dd0a      	ble.n	8010248 <iNemoEngine_API_Update+0x17a0>
 8010232:	ed9f 3a89 	vldr	s6, [pc, #548]	@ 8010458 <iNemoEngine_API_Update+0x19b0>
 8010236:	eef4 7ac3 	vcmpe.f32	s15, s6
 801023a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801023e:	f341 80e1 	ble.w	8011404 <iNemoEngine_API_Update+0x295c>
 8010242:	eef1 3a04 	vmov.f32	s7, #20	@ 0x40a00000  5.0
 8010246:	e001      	b.n	801024c <iNemoEngine_API_Update+0x17a4>
 8010248:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 801024c:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8010250:	783e      	ldrb	r6, [r7, #0]
 8010252:	eef4 3ae7 	vcmpe.f32	s7, s15
 8010256:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801025a:	bfa8      	it	ge
 801025c:	eef0 7a63 	vmovge.f32	s15, s7
 8010260:	edcd 7a04 	vstr	s15, [sp, #16]
 8010264:	b1ce      	cbz	r6, 801029a <iNemoEngine_API_Update+0x17f2>
 8010266:	787e      	ldrb	r6, [r7, #1]
 8010268:	2e00      	cmp	r6, #0
 801026a:	f041 8053 	bne.w	8011314 <iNemoEngine_API_Update+0x286c>
 801026e:	ee74 7a86 	vadd.f32	s15, s9, s12
 8010272:	eef5 4a00 	vmov.f32	s9, #80	@ 0x3e800000  0.250
 8010276:	ee74 7a27 	vadd.f32	s15, s8, s15
 801027a:	ed97 6a05 	vldr	s12, [r7, #20]
 801027e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010282:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8010286:	eef6 4a00 	vmov.f32	s9, #96	@ 0x3f000000  0.5
 801028a:	ee26 6a24 	vmul.f32	s12, s12, s9
 801028e:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010296:	f102 8293 	bmi.w	80127c0 <iNemoEngine_API_Update+0x3d18>
 801029a:	edd7 7a73 	vldr	s15, [r7, #460]	@ 0x1cc
 801029e:	ed9d 6a22 	vldr	s12, [sp, #136]	@ 0x88
 80102a2:	ed8d 5a4f 	vstr	s10, [sp, #316]	@ 0x13c
 80102a6:	ed8d 6aa2 	vstr	s12, [sp, #648]	@ 0x288
 80102aa:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 80102ae:	ed8d eaa4 	vstr	s28, [sp, #656]	@ 0x290
 80102b2:	ed8d 6aa3 	vstr	s12, [sp, #652]	@ 0x28c
 80102b6:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80102ba:	eef0 4a46 	vmov.f32	s9, s12
 80102be:	eee5 4a45 	vfms.f32	s9, s10, s10
 80102c2:	2300      	movs	r3, #0
 80102c4:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 80102c8:	ee2c 4aaa 	vmul.f32	s8, s25, s21
 80102cc:	eef1 3ae4 	vsqrt.f32	s7, s9
 80102d0:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 80102d4:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 80102d8:	934d      	str	r3, [sp, #308]	@ 0x134
 80102da:	ee74 2a04 	vadd.f32	s5, s8, s8
 80102de:	ee29 4aac 	vmul.f32	s8, s19, s25
 80102e2:	ee69 4aaa 	vmul.f32	s9, s19, s21
 80102e6:	eeab 4a2a 	vfma.f32	s8, s22, s21
 80102ea:	ee2c 3a8b 	vmul.f32	s6, s25, s22
 80102ee:	ee29 1a8b 	vmul.f32	s2, s19, s22
 80102f2:	ee74 4aa4 	vadd.f32	s9, s9, s9
 80102f6:	ee69 9aa9 	vmul.f32	s19, s19, s19
 80102fa:	ee74 ca04 	vadd.f32	s25, s8, s8
 80102fe:	eeb0 4a00 	vmov.f32	s8, #0	@ 0x40000000  2.0
 8010302:	ee79 9aa9 	vadd.f32	s19, s19, s19
 8010306:	eeb0 2a64 	vmov.f32	s4, s9
 801030a:	eee3 4a44 	vfms.f32	s9, s6, s8
 801030e:	eea3 2a04 	vfma.f32	s4, s6, s8
 8010312:	ee2b ba0b 	vmul.f32	s22, s22, s22
 8010316:	eef0 1a69 	vmov.f32	s3, s19
 801031a:	eddd 9a32 	vldr	s19, [sp, #200]	@ 0xc8
 801031e:	edcd 3a4e 	vstr	s7, [sp, #312]	@ 0x138
 8010322:	eee3 9ae4 	vfms.f32	s19, s7, s9
 8010326:	eeeb 1a04 	vfma.f32	s3, s22, s8
 801032a:	eddd 4a35 	vldr	s9, [sp, #212]	@ 0xd4
 801032e:	eee5 4a42 	vfms.f32	s9, s10, s4
 8010332:	ee76 1a61 	vsub.f32	s3, s12, s3
 8010336:	ee6a aaaa 	vmul.f32	s21, s21, s21
 801033a:	eee3 4ae1 	vfms.f32	s9, s7, s3
 801033e:	ee7a aaaa 	vadd.f32	s21, s21, s21
 8010342:	edcd 4a9a 	vstr	s9, [sp, #616]	@ 0x268
 8010346:	ee7c 4a22 	vadd.f32	s9, s24, s5
 801034a:	eef0 0a6a 	vmov.f32	s1, s21
 801034e:	eeb0 3a62 	vmov.f32	s6, s5
 8010352:	eee1 4a44 	vfms.f32	s9, s2, s8
 8010356:	eeeb 0a04 	vfma.f32	s1, s22, s8
 801035a:	ee91 3a04 	vfnms.f32	s6, s2, s8
 801035e:	edcd 4a47 	vstr	s9, [sp, #284]	@ 0x11c
 8010362:	ee25 4a03 	vmul.f32	s8, s10, s6
 8010366:	edcd 4a9c 	vstr	s9, [sp, #624]	@ 0x270
 801036a:	ee76 4a60 	vsub.f32	s9, s12, s1
 801036e:	ee3b 6ac6 	vsub.f32	s12, s23, s12
 8010372:	eea3 4aac 	vfma.f32	s8, s7, s25
 8010376:	ee36 6a20 	vadd.f32	s12, s12, s1
 801037a:	eee5 9a64 	vfms.f32	s19, s10, s9
 801037e:	eddd 3a34 	vldr	s7, [sp, #208]	@ 0xd0
 8010382:	ed8d 6a49 	vstr	s12, [sp, #292]	@ 0x124
 8010386:	ed8d 6a9e 	vstr	s12, [sp, #632]	@ 0x278
 801038a:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 8010484 <iNemoEngine_API_Update+0x19dc>
 801038e:	edcd 9a9b 	vstr	s19, [sp, #620]	@ 0x26c
 8010392:	ee3d 2a42 	vsub.f32	s4, s26, s4
 8010396:	ee33 4ac4 	vsub.f32	s8, s7, s8
 801039a:	eef4 7ac6 	vcmpe.f32	s15, s12
 801039e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103a2:	ed8d 2a48 	vstr	s4, [sp, #288]	@ 0x120
 80103a6:	ed8d 2a9d 	vstr	s4, [sp, #628]	@ 0x274
 80103aa:	ed8d 4a99 	vstr	s8, [sp, #612]	@ 0x264
 80103ae:	d541      	bpl.n	8010434 <iNemoEngine_API_Update+0x198c>
 80103b0:	ed9f 6a2a 	vldr	s12, [pc, #168]	@ 801045c <iNemoEngine_API_Update+0x19b4>
 80103b4:	eef4 7ac6 	vcmpe.f32	s15, s12
 80103b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103bc:	dd3a      	ble.n	8010434 <iNemoEngine_API_Update+0x198c>
 80103be:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 80103c2:	ee76 7a67 	vsub.f32	s15, s12, s15
 80103c6:	ed9d 6a0c 	vldr	s12, [sp, #48]	@ 0x30
 80103ca:	eef0 7ae7 	vabs.f32	s15, s15
 80103ce:	ee77 7a86 	vadd.f32	s15, s15, s12
 80103d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80103d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103da:	dd55      	ble.n	8010488 <iNemoEngine_API_Update+0x19e0>
 80103dc:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80103e0:	eef4 7ac6 	vcmpe.f32	s15, s12
 80103e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103e8:	f140 8786 	bpl.w	80112f8 <iNemoEngine_API_Update+0x2850>
 80103ec:	ed9f 6a1c 	vldr	s12, [pc, #112]	@ 8010460 <iNemoEngine_API_Update+0x19b8>
 80103f0:	eef4 7ac6 	vcmpe.f32	s15, s12
 80103f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103f8:	f141 8172 	bpl.w	80116e0 <iNemoEngine_API_Update+0x2c38>
 80103fc:	ed9f 6a1b 	vldr	s12, [pc, #108]	@ 801046c <iNemoEngine_API_Update+0x19c4>
 8010400:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010408:	f2c1 8172 	blt.w	80116f0 <iNemoEngine_API_Update+0x2c48>
 801040c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8010464 <iNemoEngine_API_Update+0x19bc>
 8010410:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010418:	f141 8227 	bpl.w	801186a <iNemoEngine_API_Update+0x2dc2>
 801041c:	ed9f 5a13 	vldr	s10, [pc, #76]	@ 801046c <iNemoEngine_API_Update+0x19c4>
 8010420:	eddf 4a11 	vldr	s9, [pc, #68]	@ 8010468 <iNemoEngine_API_Update+0x19c0>
 8010424:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8010428:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 801042c:	eea5 6a24 	vfma.f32	s12, s10, s9
 8010430:	f001 b968 	b.w	8011704 <iNemoEngine_API_Update+0x2c5c>
 8010434:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010438:	e7c1      	b.n	80103be <iNemoEngine_API_Update+0x1916>
 801043a:	bf00      	nop
 801043c:	3ecccccc 	.word	0x3ecccccc
 8010440:	3dcccccd 	.word	0x3dcccccd
 8010444:	3f666666 	.word	0x3f666666
 8010448:	3f333333 	.word	0x3f333333
 801044c:	00000000 	.word	0x00000000
 8010450:	bfb33333 	.word	0xbfb33333
 8010454:	3f7ae147 	.word	0x3f7ae147
 8010458:	3fb77778 	.word	0x3fb77778
 801045c:	3f4ccccd 	.word	0x3f4ccccd
 8010460:	3ba3d70a 	.word	0x3ba3d70a
 8010464:	3c75c28f 	.word	0x3c75c28f
 8010468:	42f00001 	.word	0x42f00001
 801046c:	3c23d70a 	.word	0x3c23d70a
 8010470:	3b449ba6 	.word	0x3b449ba6
 8010474:	3fb33333 	.word	0x3fb33333
 8010478:	3f8f5c29 	.word	0x3f8f5c29
 801047c:	3f59999a 	.word	0x3f59999a
 8010480:	3e4ccccd 	.word	0x3e4ccccd
 8010484:	3f99999a 	.word	0x3f99999a
 8010488:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 801048c:	ed5f 3a09 	vldr	s7, [pc, #-36]	@ 801046c <iNemoEngine_API_Update+0x19c4>
 8010490:	ed5f 4a09 	vldr	s9, [pc, #-36]	@ 8010470 <iNemoEngine_API_Update+0x19c8>
 8010494:	eeb0 6a45 	vmov.f32	s12, s10
 8010498:	eef0 9a45 	vmov.f32	s19, s10
 801049c:	ed9d 4a04 	vldr	s8, [sp, #16]
 80104a0:	edcd 4a6f 	vstr	s9, [sp, #444]	@ 0x1bc
 80104a4:	eddd 4a21 	vldr	s9, [sp, #132]	@ 0x84
 80104a8:	eddd 2a8e 	vldr	s5, [sp, #568]	@ 0x238
 80104ac:	ed9d 2a90 	vldr	s4, [sp, #576]	@ 0x240
 80104b0:	7b3b      	ldrb	r3, [r7, #12]
 80104b2:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 80104b6:	ee24 9a09 	vmul.f32	s18, s8, s18
 80104ba:	ee34 3aa4 	vadd.f32	s6, s9, s9
 80104be:	eddd 4a2f 	vldr	s9, [sp, #188]	@ 0xbc
 80104c2:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 80104c6:	ee34 4aa4 	vadd.f32	s8, s9, s9
 80104ca:	ee62 2a89 	vmul.f32	s5, s5, s18
 80104ce:	eddd 4a1f 	vldr	s9, [sp, #124]	@ 0x7c
 80104d2:	edcd 2a8e 	vstr	s5, [sp, #568]	@ 0x238
 80104d6:	edcd 4a98 	vstr	s9, [sp, #608]	@ 0x260
 80104da:	eddd 2a8f 	vldr	s5, [sp, #572]	@ 0x23c
 80104de:	eddd 4a8d 	vldr	s9, [sp, #564]	@ 0x234
 80104e2:	edcd 3a70 	vstr	s7, [sp, #448]	@ 0x1c0
 80104e6:	ee23 3a06 	vmul.f32	s6, s6, s12
 80104ea:	ee24 4a06 	vmul.f32	s8, s8, s12
 80104ee:	ee69 4a24 	vmul.f32	s9, s18, s9
 80104f2:	ee62 2a89 	vmul.f32	s5, s5, s18
 80104f6:	ee2e 2a82 	vmul.f32	s4, s29, s4
 80104fa:	ed8d 3a96 	vstr	s6, [sp, #600]	@ 0x258
 80104fe:	ed8d 4a97 	vstr	s8, [sp, #604]	@ 0x25c
 8010502:	edcd 4a8d 	vstr	s9, [sp, #564]	@ 0x234
 8010506:	edcd 2a8f 	vstr	s5, [sp, #572]	@ 0x23c
 801050a:	ed8d 2a90 	vstr	s4, [sp, #576]	@ 0x240
 801050e:	2b00      	cmp	r3, #0
 8010510:	f000 85eb 	beq.w	80110ea <iNemoEngine_API_Update+0x2642>
 8010514:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8010516:	eddd 2a29 	vldr	s5, [sp, #164]	@ 0xa4
 801051a:	2300      	movs	r3, #0
 801051c:	f362 0307 	bfi	r3, r2, #0, #8
 8010520:	f362 230f 	bfi	r3, r2, #8, #8
 8010524:	f362 4317 	bfi	r3, r2, #16, #8
 8010528:	7bba      	ldrb	r2, [r7, #14]
 801052a:	f362 631f 	bfi	r3, r2, #24, #8
 801052e:	ee65 2a22 	vmul.f32	s5, s10, s5
 8010532:	ee26 aa0a 	vmul.f32	s20, s12, s20
 8010536:	ee63 3a85 	vmul.f32	s7, s7, s10
 801053a:	9344      	str	r3, [sp, #272]	@ 0x110
 801053c:	ee26 5a02 	vmul.f32	s10, s12, s4
 8010540:	2300      	movs	r3, #0
 8010542:	ee36 6a06 	vadd.f32	s12, s12, s12
 8010546:	4619      	mov	r1, r3
 8010548:	ee24 4a06 	vmul.f32	s8, s8, s12
 801054c:	f362 0107 	bfi	r1, r2, #0, #8
 8010550:	f362 210f 	bfi	r1, r2, #8, #8
 8010554:	edcd 3a70 	vstr	s7, [sp, #448]	@ 0x1c0
 8010558:	ed8d 5a90 	vstr	s10, [sp, #576]	@ 0x240
 801055c:	edcd 2a69 	vstr	s5, [sp, #420]	@ 0x1a4
 8010560:	ed8d aa91 	vstr	s20, [sp, #580]	@ 0x244
 8010564:	ed8d aa92 	vstr	s20, [sp, #584]	@ 0x248
 8010568:	edcd 2a6a 	vstr	s5, [sp, #424]	@ 0x1a8
 801056c:	edcd 2a6b 	vstr	s5, [sp, #428]	@ 0x1ac
 8010570:	ed8d 4a97 	vstr	s8, [sp, #604]	@ 0x25c
 8010574:	f8ad 1114 	strh.w	r1, [sp, #276]	@ 0x114
 8010578:	2a00      	cmp	r2, #0
 801057a:	f040 86b0 	bne.w	80112de <iNemoEngine_API_Update+0x2836>
 801057e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010586:	f340 8482 	ble.w	8010e8e <iNemoEngine_API_Update+0x23e6>
 801058a:	edd7 7a64 	vldr	s15, [r7, #400]	@ 0x190
 801058e:	eef4 7ac8 	vcmpe.f32	s15, s16
 8010592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010596:	f2c0 847a 	blt.w	8010e8e <iNemoEngine_API_Update+0x23e6>
 801059a:	2e00      	cmp	r6, #0
 801059c:	f040 8477 	bne.w	8010e8e <iNemoEngine_API_Update+0x23e6>
 80105a0:	ed5f 7a4c 	vldr	s15, [pc, #-304]	@ 8010474 <iNemoEngine_API_Update+0x19cc>
 80105a4:	f8ad 6110 	strh.w	r6, [sp, #272]	@ 0x110
 80105a8:	eeb4 eae7 	vcmpe.f32	s28, s15
 80105ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105b0:	f88d 6112 	strb.w	r6, [sp, #274]	@ 0x112
 80105b4:	f88d 6119 	strb.w	r6, [sp, #281]	@ 0x119
 80105b8:	f88d 611b 	strb.w	r6, [sp, #283]	@ 0x11b
 80105bc:	f342 8146 	ble.w	801284c <iNemoEngine_API_Update+0x3da4>
 80105c0:	2300      	movs	r3, #0
 80105c2:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 80105c6:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 80105ca:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 80105ce:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 80105d2:	ed5f 7a57 	vldr	s15, [pc, #-348]	@ 8010478 <iNemoEngine_API_Update+0x19d0>
 80105d6:	ed9d 6a0a 	vldr	s12, [sp, #40]	@ 0x28
 80105da:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80105de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105e2:	dc07      	bgt.n	80105f4 <iNemoEngine_API_Update+0x1b4c>
 80105e4:	ed5f 7a5b 	vldr	s15, [pc, #-364]	@ 801047c <iNemoEngine_API_Update+0x19d4>
 80105e8:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80105ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105f0:	f140 863f 	bpl.w	8011272 <iNemoEngine_API_Update+0x27ca>
 80105f4:	2300      	movs	r3, #0
 80105f6:	f8ad 3113 	strh.w	r3, [sp, #275]	@ 0x113
 80105fa:	f88d 3115 	strb.w	r3, [sp, #277]	@ 0x115
 80105fe:	f8ad 3119 	strh.w	r3, [sp, #281]	@ 0x119
 8010602:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010606:	eef4 5ae7 	vcmpe.f32	s11, s15
 801060a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801060e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010610:	f340 855b 	ble.w	80110ca <iNemoEngine_API_Update+0x2622>
 8010614:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010618:	ee75 7aa7 	vadd.f32	s15, s11, s15
 801061c:	ed9d 6a1f 	vldr	s12, [sp, #124]	@ 0x7c
 8010620:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010624:	2200      	movs	r2, #0
 8010626:	ee23 3a27 	vmul.f32	s6, s6, s15
 801062a:	ee66 7a27 	vmul.f32	s15, s12, s15
 801062e:	ed8d 3a96 	vstr	s6, [sp, #600]	@ 0x258
 8010632:	edcd 7a98 	vstr	s15, [sp, #608]	@ 0x260
 8010636:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 801063a:	eef4 5ae7 	vcmpe.f32	s11, s15
 801063e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010642:	bfc4      	itt	gt
 8010644:	f88d 2119 	strbgt.w	r2, [sp, #281]	@ 0x119
 8010648:	f88d 211b 	strbgt.w	r2, [sp, #283]	@ 0x11b
 801064c:	2b0e      	cmp	r3, #14
 801064e:	f8ad 2110 	strh.w	r2, [sp, #272]	@ 0x110
 8010652:	f88d 2112 	strb.w	r2, [sp, #274]	@ 0x112
 8010656:	f340 8608 	ble.w	801126a <iNemoEngine_API_Update+0x27c2>
 801065a:	eddd 7a11 	vldr	s15, [sp, #68]	@ 0x44
 801065e:	ed9d 6a14 	vldr	s12, [sp, #80]	@ 0x50
 8010662:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801066a:	f340 8440 	ble.w	8010eee <iNemoEngine_API_Update+0x2446>
 801066e:	eddd 7a12 	vldr	s15, [sp, #72]	@ 0x48
 8010672:	ed9d 6a0c 	vldr	s12, [sp, #48]	@ 0x30
 8010676:	eef4 7ac6 	vcmpe.f32	s15, s12
 801067a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801067e:	f340 8436 	ble.w	8010eee <iNemoEngine_API_Update+0x2446>
 8010682:	eddd 7a13 	vldr	s15, [sp, #76]	@ 0x4c
 8010686:	ed9d 6a16 	vldr	s12, [sp, #88]	@ 0x58
 801068a:	eef4 7ac6 	vcmpe.f32	s15, s12
 801068e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010692:	f340 842c 	ble.w	8010eee <iNemoEngine_API_Update+0x2446>
 8010696:	ed5f 7a86 	vldr	s15, [pc, #-536]	@ 8010480 <iNemoEngine_API_Update+0x19d8>
 801069a:	eeb0 6aef 	vabs.f32	s12, s31
 801069e:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80106a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106a6:	f140 8422 	bpl.w	8010eee <iNemoEngine_API_Update+0x2446>
 80106aa:	eeb0 6acf 	vabs.f32	s12, s30
 80106ae:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80106b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106b6:	f140 841a 	bpl.w	8010eee <iNemoEngine_API_Update+0x2446>
 80106ba:	ed9d 6a10 	vldr	s12, [sp, #64]	@ 0x40
 80106be:	eeb0 6ac6 	vabs.f32	s12, s12
 80106c2:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80106c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106ca:	f140 8410 	bpl.w	8010eee <iNemoEngine_API_Update+0x2446>
 80106ce:	ed5f 7a93 	vldr	s15, [pc, #-588]	@ 8010484 <iNemoEngine_API_Update+0x19dc>
 80106d2:	eeb0 cacc 	vabs.f32	s24, s24
 80106d6:	eeb4 cae7 	vcmpe.f32	s24, s15
 80106da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106de:	f140 8406 	bpl.w	8010eee <iNemoEngine_API_Update+0x2446>
 80106e2:	eeb0 dacd 	vabs.f32	s26, s26
 80106e6:	eeb4 dae7 	vcmpe.f32	s26, s15
 80106ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106ee:	f140 83fe 	bpl.w	8010eee <iNemoEngine_API_Update+0x2446>
 80106f2:	eef0 baeb 	vabs.f32	s23, s23
 80106f6:	eef4 bae7 	vcmpe.f32	s23, s15
 80106fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106fe:	f140 83f6 	bpl.w	8010eee <iNemoEngine_API_Update+0x2446>
 8010702:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010704:	edd3 7a00 	vldr	s15, [r3]
 8010708:	f207 73a4 	addw	r3, r7, #1956	@ 0x7a4
 801070c:	edd3 3a00 	vldr	s7, [r3]
 8010710:	f897 31a0 	ldrb.w	r3, [r7, #416]	@ 0x1a0
 8010714:	f507 62f6 	add.w	r2, r7, #1968	@ 0x7b0
 8010718:	eef4 7ae3 	vcmpe.f32	s15, s7
 801071c:	2b09      	cmp	r3, #9
 801071e:	ed92 4a00 	vldr	s8, [r2]
 8010722:	bf8c      	ite	hi
 8010724:	220a      	movhi	r2, #10
 8010726:	2205      	movls	r2, #5
 8010728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801072c:	bfb4      	ite	lt
 801072e:	eeb0 6a63 	vmovlt.f32	s12, s7
 8010732:	eeb0 6a67 	vmovge.f32	s12, s15
 8010736:	eeb4 6ac4 	vcmpe.f32	s12, s8
 801073a:	f207 71bc 	addw	r1, r7, #1980	@ 0x7bc
 801073e:	edd1 4a00 	vldr	s9, [r1]
 8010742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010746:	bfb8      	it	lt
 8010748:	eeb0 6a44 	vmovlt.f32	s12, s8
 801074c:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010750:	f507 61f9 	add.w	r1, r7, #1992	@ 0x7c8
 8010754:	ed91 5a00 	vldr	s10, [r1]
 8010758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801075c:	bfb8      	it	lt
 801075e:	eeb0 6a64 	vmovlt.f32	s12, s9
 8010762:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801076a:	eef4 7ae3 	vcmpe.f32	s15, s7
 801076e:	bfb4      	ite	lt
 8010770:	eef0 5a45 	vmovlt.f32	s11, s10
 8010774:	eef0 5a46 	vmovge.f32	s11, s12
 8010778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801077c:	bf8c      	ite	hi
 801077e:	eeb0 6a63 	vmovhi.f32	s12, s7
 8010782:	eeb0 6a67 	vmovls.f32	s12, s15
 8010786:	eeb4 6ac4 	vcmpe.f32	s12, s8
 801078a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801078e:	bf88      	it	hi
 8010790:	eeb0 6a44 	vmovhi.f32	s12, s8
 8010794:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010798:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801079c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107a0:	bf88      	it	hi
 80107a2:	eeb0 6a64 	vmovhi.f32	s12, s9
 80107a6:	ee77 7a84 	vadd.f32	s15, s15, s8
 80107aa:	eeb4 6ac5 	vcmpe.f32	s12, s10
 80107ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107b2:	ee77 7aa4 	vadd.f32	s15, s15, s9
 80107b6:	bf88      	it	hi
 80107b8:	eeb0 6a45 	vmovhi.f32	s12, s10
 80107bc:	2a05      	cmp	r2, #5
 80107be:	ee77 7a85 	vadd.f32	s15, s15, s10
 80107c2:	d063      	beq.n	801088c <iNemoEngine_API_Update+0x1de4>
 80107c4:	f207 71d4 	addw	r1, r7, #2004	@ 0x7d4
 80107c8:	ed91 3a00 	vldr	s6, [r1]
 80107cc:	f507 61fc 	add.w	r1, r7, #2016	@ 0x7e0
 80107d0:	eef4 5ac3 	vcmpe.f32	s11, s6
 80107d4:	edd1 3a00 	vldr	s7, [r1]
 80107d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107dc:	bfb8      	it	lt
 80107de:	eef0 5a43 	vmovlt.f32	s11, s6
 80107e2:	eef4 5ae3 	vcmpe.f32	s11, s7
 80107e6:	f207 71ec 	addw	r1, r7, #2028	@ 0x7ec
 80107ea:	ed91 4a00 	vldr	s8, [r1]
 80107ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107f2:	bfb8      	it	lt
 80107f4:	eef0 5a63 	vmovlt.f32	s11, s7
 80107f8:	eef4 5ac4 	vcmpe.f32	s11, s8
 80107fc:	f507 61ff 	add.w	r1, r7, #2040	@ 0x7f8
 8010800:	edd1 4a00 	vldr	s9, [r1]
 8010804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010808:	bfb8      	it	lt
 801080a:	eef0 5a44 	vmovlt.f32	s11, s8
 801080e:	eef4 5ae4 	vcmpe.f32	s11, s9
 8010812:	f607 0104 	addw	r1, r7, #2052	@ 0x804
 8010816:	ed91 5a00 	vldr	s10, [r1]
 801081a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801081e:	bfb8      	it	lt
 8010820:	eef0 5a64 	vmovlt.f32	s11, s9
 8010824:	eef4 5ac5 	vcmpe.f32	s11, s10
 8010828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801082c:	eeb4 6ac3 	vcmpe.f32	s12, s6
 8010830:	bfb8      	it	lt
 8010832:	eef0 5a45 	vmovlt.f32	s11, s10
 8010836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801083a:	bf88      	it	hi
 801083c:	eeb0 6a43 	vmovhi.f32	s12, s6
 8010840:	eeb4 6ae3 	vcmpe.f32	s12, s7
 8010844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010848:	bf88      	it	hi
 801084a:	eeb0 6a63 	vmovhi.f32	s12, s7
 801084e:	ee77 7a83 	vadd.f32	s15, s15, s6
 8010852:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801085a:	ee77 7aa3 	vadd.f32	s15, s15, s7
 801085e:	bf88      	it	hi
 8010860:	eeb0 6a44 	vmovhi.f32	s12, s8
 8010864:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010868:	ee77 7a84 	vadd.f32	s15, s15, s8
 801086c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010870:	bf88      	it	hi
 8010872:	eeb0 6a64 	vmovhi.f32	s12, s9
 8010876:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801087a:	eeb4 6ac5 	vcmpe.f32	s12, s10
 801087e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010882:	ee77 7a85 	vadd.f32	s15, s15, s10
 8010886:	bf88      	it	hi
 8010888:	eeb0 6a45 	vmovhi.f32	s12, s10
 801088c:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8010890:	eddf 5af3 	vldr	s11, [pc, #972]	@ 8010c60 <iNemoEngine_API_Update+0x21b8>
 8010894:	ee26 6a2d 	vmul.f32	s12, s12, s27
 8010898:	ee67 7aa5 	vmul.f32	s15, s15, s11
 801089c:	eddf 5af1 	vldr	s11, [pc, #964]	@ 8010c64 <iNemoEngine_API_Update+0x21bc>
 80108a0:	eeb4 6ae5 	vcmpe.f32	s12, s11
 80108a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108a8:	f300 8321 	bgt.w	8010eee <iNemoEngine_API_Update+0x2446>
 80108ac:	eef0 7ae7 	vabs.f32	s15, s15
 80108b0:	ee67 7aad 	vmul.f32	s15, s15, s27
 80108b4:	ed9f 6aec 	vldr	s12, [pc, #944]	@ 8010c68 <iNemoEngine_API_Update+0x21c0>
 80108b8:	eef4 7ac6 	vcmpe.f32	s15, s12
 80108bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108c0:	f300 8315 	bgt.w	8010eee <iNemoEngine_API_Update+0x2446>
 80108c4:	9936      	ldr	r1, [sp, #216]	@ 0xd8
 80108c6:	edd1 7a00 	vldr	s15, [r1]
 80108ca:	f507 61f5 	add.w	r1, r7, #1960	@ 0x7a8
 80108ce:	edd1 3a00 	vldr	s7, [r1]
 80108d2:	f207 71b4 	addw	r1, r7, #1972	@ 0x7b4
 80108d6:	eef4 7ae3 	vcmpe.f32	s15, s7
 80108da:	ed91 4a00 	vldr	s8, [r1]
 80108de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108e2:	bfb4      	ite	lt
 80108e4:	eeb0 6a63 	vmovlt.f32	s12, s7
 80108e8:	eeb0 6a67 	vmovge.f32	s12, s15
 80108ec:	eeb4 6ac4 	vcmpe.f32	s12, s8
 80108f0:	f507 61f8 	add.w	r1, r7, #1984	@ 0x7c0
 80108f4:	edd1 4a00 	vldr	s9, [r1]
 80108f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108fc:	bfb8      	it	lt
 80108fe:	eeb0 6a44 	vmovlt.f32	s12, s8
 8010902:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010906:	f207 71cc 	addw	r1, r7, #1996	@ 0x7cc
 801090a:	ed91 5a00 	vldr	s10, [r1]
 801090e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010912:	bfb8      	it	lt
 8010914:	eeb0 6a64 	vmovlt.f32	s12, s9
 8010918:	eeb4 6ac5 	vcmpe.f32	s12, s10
 801091c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010920:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010924:	bfb4      	ite	lt
 8010926:	eef0 5a45 	vmovlt.f32	s11, s10
 801092a:	eef0 5a46 	vmovge.f32	s11, s12
 801092e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010932:	bf8c      	ite	hi
 8010934:	eeb0 6a63 	vmovhi.f32	s12, s7
 8010938:	eeb0 6a67 	vmovls.f32	s12, s15
 801093c:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010944:	bf88      	it	hi
 8010946:	eeb0 6a44 	vmovhi.f32	s12, s8
 801094a:	eeb4 6ae4 	vcmpe.f32	s12, s9
 801094e:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8010952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010956:	bf88      	it	hi
 8010958:	eeb0 6a64 	vmovhi.f32	s12, s9
 801095c:	ee77 7a84 	vadd.f32	s15, s15, s8
 8010960:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010968:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801096c:	bf88      	it	hi
 801096e:	eeb0 6a45 	vmovhi.f32	s12, s10
 8010972:	2a05      	cmp	r2, #5
 8010974:	ee77 7a85 	vadd.f32	s15, s15, s10
 8010978:	d063      	beq.n	8010a42 <iNemoEngine_API_Update+0x1f9a>
 801097a:	f507 61fb 	add.w	r1, r7, #2008	@ 0x7d8
 801097e:	ed91 3a00 	vldr	s6, [r1]
 8010982:	f207 71e4 	addw	r1, r7, #2020	@ 0x7e4
 8010986:	eef4 5ac3 	vcmpe.f32	s11, s6
 801098a:	edd1 3a00 	vldr	s7, [r1]
 801098e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010992:	bfb8      	it	lt
 8010994:	eef0 5a43 	vmovlt.f32	s11, s6
 8010998:	eef4 5ae3 	vcmpe.f32	s11, s7
 801099c:	f507 61fe 	add.w	r1, r7, #2032	@ 0x7f0
 80109a0:	ed91 4a00 	vldr	s8, [r1]
 80109a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109a8:	bfb8      	it	lt
 80109aa:	eef0 5a63 	vmovlt.f32	s11, s7
 80109ae:	eef4 5ac4 	vcmpe.f32	s11, s8
 80109b2:	f207 71fc 	addw	r1, r7, #2044	@ 0x7fc
 80109b6:	edd1 4a00 	vldr	s9, [r1]
 80109ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109be:	bfb8      	it	lt
 80109c0:	eef0 5a44 	vmovlt.f32	s11, s8
 80109c4:	eef4 5ae4 	vcmpe.f32	s11, s9
 80109c8:	f607 0108 	addw	r1, r7, #2056	@ 0x808
 80109cc:	ed91 5a00 	vldr	s10, [r1]
 80109d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109d4:	bfb8      	it	lt
 80109d6:	eef0 5a64 	vmovlt.f32	s11, s9
 80109da:	eef4 5ac5 	vcmpe.f32	s11, s10
 80109de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109e2:	eeb4 6ac3 	vcmpe.f32	s12, s6
 80109e6:	bfb8      	it	lt
 80109e8:	eef0 5a45 	vmovlt.f32	s11, s10
 80109ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109f0:	bf88      	it	hi
 80109f2:	eeb0 6a43 	vmovhi.f32	s12, s6
 80109f6:	eeb4 6ae3 	vcmpe.f32	s12, s7
 80109fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80109fe:	bf88      	it	hi
 8010a00:	eeb0 6a63 	vmovhi.f32	s12, s7
 8010a04:	ee77 7a83 	vadd.f32	s15, s15, s6
 8010a08:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8010a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a10:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8010a14:	bf88      	it	hi
 8010a16:	eeb0 6a44 	vmovhi.f32	s12, s8
 8010a1a:	eeb4 6ae4 	vcmpe.f32	s12, s9
 8010a1e:	ee77 7a84 	vadd.f32	s15, s15, s8
 8010a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a26:	bf88      	it	hi
 8010a28:	eeb0 6a64 	vmovhi.f32	s12, s9
 8010a2c:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8010a30:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8010a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a38:	ee77 7a85 	vadd.f32	s15, s15, s10
 8010a3c:	bf88      	it	hi
 8010a3e:	eeb0 6a45 	vmovhi.f32	s12, s10
 8010a42:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8010a46:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8010c60 <iNemoEngine_API_Update+0x21b8>
 8010a4a:	ee26 6a2d 	vmul.f32	s12, s12, s27
 8010a4e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8010a52:	eddf 5a84 	vldr	s11, [pc, #528]	@ 8010c64 <iNemoEngine_API_Update+0x21bc>
 8010a56:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8010a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a5e:	f300 8246 	bgt.w	8010eee <iNemoEngine_API_Update+0x2446>
 8010a62:	eef0 7ae7 	vabs.f32	s15, s15
 8010a66:	ee67 7aad 	vmul.f32	s15, s15, s27
 8010a6a:	ed9f 6a7f 	vldr	s12, [pc, #508]	@ 8010c68 <iNemoEngine_API_Update+0x21c0>
 8010a6e:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a76:	f300 823a 	bgt.w	8010eee <iNemoEngine_API_Update+0x2446>
 8010a7a:	9937      	ldr	r1, [sp, #220]	@ 0xdc
 8010a7c:	edd1 3a00 	vldr	s7, [r1]
 8010a80:	f207 71ac 	addw	r1, r7, #1964	@ 0x7ac
 8010a84:	edd1 4a00 	vldr	s9, [r1]
 8010a88:	f507 61f7 	add.w	r1, r7, #1976	@ 0x7b8
 8010a8c:	eef4 4ae3 	vcmpe.f32	s9, s7
 8010a90:	edd1 5a00 	vldr	s11, [r1]
 8010a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a98:	bfb4      	ite	lt
 8010a9a:	eef0 7a63 	vmovlt.f32	s15, s7
 8010a9e:	eef0 7a64 	vmovge.f32	s15, s9
 8010aa2:	eef4 7ae5 	vcmpe.f32	s15, s11
 8010aa6:	f207 71c4 	addw	r1, r7, #1988	@ 0x7c4
 8010aaa:	ed91 6a00 	vldr	s12, [r1]
 8010aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ab2:	bfb8      	it	lt
 8010ab4:	eef0 7a65 	vmovlt.f32	s15, s11
 8010ab8:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010abc:	f507 61fa 	add.w	r1, r7, #2000	@ 0x7d0
 8010ac0:	ed91 4a00 	vldr	s8, [r1]
 8010ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ac8:	bfb8      	it	lt
 8010aca:	eef0 7a46 	vmovlt.f32	s15, s12
 8010ace:	eef4 7ac4 	vcmpe.f32	s15, s8
 8010ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ad6:	eef4 4ae3 	vcmpe.f32	s9, s7
 8010ada:	bfb8      	it	lt
 8010adc:	eef0 7a44 	vmovlt.f32	s15, s8
 8010ae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ae4:	bf8c      	ite	hi
 8010ae6:	eeb0 5a63 	vmovhi.f32	s10, s7
 8010aea:	eeb0 5a64 	vmovls.f32	s10, s9
 8010aee:	eeb4 5ae5 	vcmpe.f32	s10, s11
 8010af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010af6:	bf88      	it	hi
 8010af8:	eeb0 5a65 	vmovhi.f32	s10, s11
 8010afc:	eeb4 5ac6 	vcmpe.f32	s10, s12
 8010b00:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8010b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b08:	bf88      	it	hi
 8010b0a:	eeb0 5a46 	vmovhi.f32	s10, s12
 8010b0e:	ee75 5aa4 	vadd.f32	s11, s11, s9
 8010b12:	eeb4 5ac4 	vcmpe.f32	s10, s8
 8010b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b1a:	ee36 6a25 	vadd.f32	s12, s12, s11
 8010b1e:	bf88      	it	hi
 8010b20:	eeb0 5a44 	vmovhi.f32	s10, s8
 8010b24:	2a05      	cmp	r2, #5
 8010b26:	ee34 6a06 	vadd.f32	s12, s8, s12
 8010b2a:	d065      	beq.n	8010bf8 <iNemoEngine_API_Update+0x2150>
 8010b2c:	f207 72dc 	addw	r2, r7, #2012	@ 0x7dc
 8010b30:	edd2 5a00 	vldr	s11, [r2]
 8010b34:	f507 62fd 	add.w	r2, r7, #2024	@ 0x7e8
 8010b38:	eef4 5ae7 	vcmpe.f32	s11, s15
 8010b3c:	ed92 3a00 	vldr	s6, [r2]
 8010b40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b44:	bfa8      	it	ge
 8010b46:	eef0 7a65 	vmovge.f32	s15, s11
 8010b4a:	eef4 7ac3 	vcmpe.f32	s15, s6
 8010b4e:	f207 72f4 	addw	r2, r7, #2036	@ 0x7f4
 8010b52:	edd2 3a00 	vldr	s7, [r2]
 8010b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b5a:	bfb8      	it	lt
 8010b5c:	eef0 7a43 	vmovlt.f32	s15, s6
 8010b60:	eef4 7ae3 	vcmpe.f32	s15, s7
 8010b64:	f507 6200 	add.w	r2, r7, #2048	@ 0x800
 8010b68:	ed92 4a00 	vldr	s8, [r2]
 8010b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b70:	bfb8      	it	lt
 8010b72:	eef0 7a63 	vmovlt.f32	s15, s7
 8010b76:	eef4 7ac4 	vcmpe.f32	s15, s8
 8010b7a:	f607 020c 	addw	r2, r7, #2060	@ 0x80c
 8010b7e:	edd2 4a00 	vldr	s9, [r2]
 8010b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b86:	bfb8      	it	lt
 8010b88:	eef0 7a44 	vmovlt.f32	s15, s8
 8010b8c:	eef4 7ae4 	vcmpe.f32	s15, s9
 8010b90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b94:	eef4 5ac5 	vcmpe.f32	s11, s10
 8010b98:	bfb8      	it	lt
 8010b9a:	eef0 7a64 	vmovlt.f32	s15, s9
 8010b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ba2:	ee35 6a86 	vadd.f32	s12, s11, s12
 8010ba6:	bf88      	it	hi
 8010ba8:	eef0 5a45 	vmovhi.f32	s11, s10
 8010bac:	eef4 5ac3 	vcmpe.f32	s11, s6
 8010bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bb4:	bf88      	it	hi
 8010bb6:	eef0 5a43 	vmovhi.f32	s11, s6
 8010bba:	eef4 5ae3 	vcmpe.f32	s11, s7
 8010bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bc2:	ee33 6a06 	vadd.f32	s12, s6, s12
 8010bc6:	bf88      	it	hi
 8010bc8:	eef0 5a63 	vmovhi.f32	s11, s7
 8010bcc:	eef4 5ac4 	vcmpe.f32	s11, s8
 8010bd0:	ee33 6a86 	vadd.f32	s12, s7, s12
 8010bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bd8:	bf88      	it	hi
 8010bda:	eef0 5a44 	vmovhi.f32	s11, s8
 8010bde:	ee34 6a06 	vadd.f32	s12, s8, s12
 8010be2:	eef4 5ae4 	vcmpe.f32	s11, s9
 8010be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bea:	ee34 6a86 	vadd.f32	s12, s9, s12
 8010bee:	bf8c      	ite	hi
 8010bf0:	eeb0 5a64 	vmovhi.f32	s10, s9
 8010bf4:	eeb0 5a65 	vmovls.f32	s10, s11
 8010bf8:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8010bfc:	ee67 5aad 	vmul.f32	s11, s15, s27
 8010c00:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8010c60 <iNemoEngine_API_Update+0x21b8>
 8010c04:	ee66 7a27 	vmul.f32	s15, s12, s15
 8010c08:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8010c64 <iNemoEngine_API_Update+0x21bc>
 8010c0c:	eef4 5ac6 	vcmpe.f32	s11, s12
 8010c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c14:	f300 816b 	bgt.w	8010eee <iNemoEngine_API_Update+0x2446>
 8010c18:	eef0 7ae7 	vabs.f32	s15, s15
 8010c1c:	ee67 7aad 	vmul.f32	s15, s15, s27
 8010c20:	ed9f 6a11 	vldr	s12, [pc, #68]	@ 8010c68 <iNemoEngine_API_Update+0x21c0>
 8010c24:	eef4 7ac6 	vcmpe.f32	s15, s12
 8010c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c2c:	f300 815f 	bgt.w	8010eee <iNemoEngine_API_Update+0x2446>
 8010c30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010c32:	2a00      	cmp	r2, #0
 8010c34:	f042 8117 	bne.w	8012e66 <iNemoEngine_API_Update+0x43be>
 8010c38:	2301      	movs	r3, #1
 8010c3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8010c3c:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8010c40:	939f      	str	r3, [sp, #636]	@ 0x27c
 8010c42:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8010c46:	93a0      	str	r3, [sp, #640]	@ 0x280
 8010c48:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8010c4c:	93a1      	str	r3, [sp, #644]	@ 0x284
 8010c4e:	2300      	movs	r3, #0
 8010c50:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8010c54:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8010c58:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8010c5c:	707b      	strb	r3, [r7, #1]
 8010c5e:	e00d      	b.n	8010c7c <iNemoEngine_API_Update+0x21d4>
 8010c60:	3dcccccd 	.word	0x3dcccccd
 8010c64:	3be56041 	.word	0x3be56041
 8010c68:	3e333333 	.word	0x3e333333
 8010c6c:	42480000 	.word	0x42480000
 8010c70:	00000000 	.word	0x00000000
 8010c74:	3fb33333 	.word	0x3fb33333
 8010c78:	3ecccccd 	.word	0x3ecccccd
 8010c7c:	ed5f 7a05 	vldr	s15, [pc, #-20]	@ 8010c6c <iNemoEngine_API_Update+0x21c4>
 8010c80:	eef4 9ae7 	vcmpe.f32	s19, s15
 8010c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c88:	f2c0 823f 	blt.w	801110a <iNemoEngine_API_Update+0x2662>
 8010c8c:	2300      	movs	r3, #0
 8010c8e:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8010c92:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8010c96:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8010c9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c9c:	2b01      	cmp	r3, #1
 8010c9e:	f000 8245 	beq.w	801112c <iNemoEngine_API_Update+0x2684>
 8010ca2:	edd7 3a75 	vldr	s7, [r7, #468]	@ 0x1d4
 8010ca6:	ed97 4a7f 	vldr	s8, [r7, #508]	@ 0x1fc
 8010caa:	eddd 2a69 	vldr	s5, [sp, #420]	@ 0x1a4
 8010cae:	ed9d 3a6a 	vldr	s6, [sp, #424]	@ 0x1a8
 8010cb2:	edd7 4a89 	vldr	s9, [r7, #548]	@ 0x224
 8010cb6:	ed97 5a93 	vldr	s10, [r7, #588]	@ 0x24c
 8010cba:	edd7 5a9d 	vldr	s11, [r7, #628]	@ 0x274
 8010cbe:	ed97 6aa7 	vldr	s12, [r7, #668]	@ 0x29c
 8010cc2:	edd7 6ab1 	vldr	s13, [r7, #708]	@ 0x2c4
 8010cc6:	ed97 7abb 	vldr	s14, [r7, #748]	@ 0x2ec
 8010cca:	edd7 7ac5 	vldr	s15, [r7, #788]	@ 0x314
 8010cce:	ed9d 2a6e 	vldr	s4, [sp, #440]	@ 0x1b8
 8010cd2:	eddd 0a6b 	vldr	s1, [sp, #428]	@ 0x1ac
 8010cd6:	ed9d 1a6c 	vldr	s2, [sp, #432]	@ 0x1b0
 8010cda:	eddd 1a6d 	vldr	s3, [sp, #436]	@ 0x1b4
 8010cde:	ed9d 0a71 	vldr	s0, [sp, #452]	@ 0x1c4
 8010ce2:	edcd 8a93 	vstr	s17, [sp, #588]	@ 0x24c
 8010ce6:	eee2 3aa2 	vfma.f32	s7, s5, s5
 8010cea:	ab8d      	add	r3, sp, #564	@ 0x234
 8010cec:	aa99      	add	r2, sp, #612	@ 0x264
 8010cee:	eea3 4a03 	vfma.f32	s8, s6, s6
 8010cf2:	a944      	add	r1, sp, #272	@ 0x110
 8010cf4:	f507 70d6 	add.w	r0, r7, #428	@ 0x1ac
 8010cf8:	eddd 2a6f 	vldr	s5, [sp, #444]	@ 0x1bc
 8010cfc:	ed9d 3a70 	vldr	s6, [sp, #448]	@ 0x1c0
 8010d00:	edc7 3a75 	vstr	s7, [r7, #468]	@ 0x1d4
 8010d04:	eea1 5a01 	vfma.f32	s10, s2, s2
 8010d08:	ad7a      	add	r5, sp, #488	@ 0x1e8
 8010d0a:	eea2 6a02 	vfma.f32	s12, s4, s4
 8010d0e:	eee2 6aa2 	vfma.f32	s13, s5, s5
 8010d12:	eea3 7a03 	vfma.f32	s14, s6, s6
 8010d16:	eee0 7a00 	vfma.f32	s15, s0, s0
 8010d1a:	eee0 4aa0 	vfma.f32	s9, s1, s1
 8010d1e:	eee1 5aa1 	vfma.f32	s11, s3, s3
 8010d22:	ed87 5a93 	vstr	s10, [r7, #588]	@ 0x24c
 8010d26:	ed87 4a7f 	vstr	s8, [r7, #508]	@ 0x1fc
 8010d2a:	edc7 4a89 	vstr	s9, [r7, #548]	@ 0x224
 8010d2e:	edc7 5a9d 	vstr	s11, [r7, #628]	@ 0x274
 8010d32:	ed87 6aa7 	vstr	s12, [r7, #668]	@ 0x29c
 8010d36:	edc7 6ab1 	vstr	s13, [r7, #708]	@ 0x2c4
 8010d3a:	ed87 7abb 	vstr	s14, [r7, #748]	@ 0x2ec
 8010d3e:	edc7 7ac5 	vstr	s15, [r7, #788]	@ 0x314
 8010d42:	9300      	str	r3, [sp, #0]
 8010d44:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8010d46:	edcd 8a94 	vstr	s17, [sp, #592]	@ 0x250
 8010d4a:	edcd 8a95 	vstr	s17, [sp, #596]	@ 0x254
 8010d4e:	f7fc fb67 	bl	800d420 <kf_update>
 8010d52:	ed97 6a6d 	vldr	s12, [r7, #436]	@ 0x1b4
 8010d56:	edd7 5a6c 	vldr	s11, [r7, #432]	@ 0x1b0
 8010d5a:	edd7 6a6e 	vldr	s13, [r7, #440]	@ 0x1b8
 8010d5e:	edcd 5a5c 	vstr	s11, [sp, #368]	@ 0x170
 8010d62:	ee26 7a06 	vmul.f32	s14, s12, s12
 8010d66:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010d6a:	eea5 7aa5 	vfma.f32	s14, s11, s11
 8010d6e:	aa58      	add	r2, sp, #352	@ 0x160
 8010d70:	4611      	mov	r1, r2
 8010d72:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 8010d76:	eea6 7aa6 	vfma.f32	s14, s13, s13
 8010d7a:	4650      	mov	r0, sl
 8010d7c:	ed8d 6a5d 	vstr	s12, [sp, #372]	@ 0x174
 8010d80:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010d84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d88:	bf4c      	ite	mi
 8010d8a:	ee37 5ac7 	vsubmi.f32	s10, s15, s14
 8010d8e:	ed5f 7a48 	vldrpl	s15, [pc, #-288]	@ 8010c70 <iNemoEngine_API_Update+0x21c8>
 8010d92:	edcd 6a5e 	vstr	s13, [sp, #376]	@ 0x178
 8010d96:	bf48      	it	mi
 8010d98:	eef1 7ac5 	vsqrtmi.f32	s15, s10
 8010d9c:	eea7 7aa7 	vfma.f32	s14, s15, s15
 8010da0:	edcd 7a5f 	vstr	s15, [sp, #380]	@ 0x17c
 8010da4:	eeb1 5ac7 	vsqrt.f32	s10, s14
 8010da8:	ee84 7a85 	vdiv.f32	s14, s9, s10
 8010dac:	ee67 5a25 	vmul.f32	s11, s14, s11
 8010db0:	ee27 6a06 	vmul.f32	s12, s14, s12
 8010db4:	ee67 6a26 	vmul.f32	s13, s14, s13
 8010db8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010dbc:	edca 5a00 	vstr	s11, [sl]
 8010dc0:	ed8a 6a01 	vstr	s12, [sl, #4]
 8010dc4:	edca 6a02 	vstr	s13, [sl, #8]
 8010dc8:	edca 7a03 	vstr	s15, [sl, #12]
 8010dcc:	f7fc f968 	bl	800d0a0 <qmult>
 8010dd0:	edd2 6a01 	vldr	s13, [r2, #4]
 8010dd4:	ed92 6a00 	vldr	s12, [r2]
 8010dd8:	ed92 7a02 	vldr	s14, [r2, #8]
 8010ddc:	edd2 5a03 	vldr	s11, [r2, #12]
 8010de0:	9e31      	ldr	r6, [sp, #196]	@ 0xc4
 8010de2:	ee66 7aa6 	vmul.f32	s15, s13, s13
 8010de6:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 8010dea:	eee6 7a06 	vfma.f32	s15, s12, s12
 8010dee:	f50d 7ce4 	add.w	ip, sp, #456	@ 0x1c8
 8010df2:	eee7 7a07 	vfma.f32	s15, s14, s14
 8010df6:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8010dfa:	eeb1 5ae7 	vsqrt.f32	s10, s15
 8010dfe:	eec4 7a85 	vdiv.f32	s15, s9, s10
 8010e02:	ee27 6a86 	vmul.f32	s12, s15, s12
 8010e06:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8010e0a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8010e0e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8010e12:	ed8d 6a54 	vstr	s12, [sp, #336]	@ 0x150
 8010e16:	edcd 6a55 	vstr	s13, [sp, #340]	@ 0x154
 8010e1a:	ed8d 7a56 	vstr	s14, [sp, #344]	@ 0x158
 8010e1e:	edcd 7a57 	vstr	s15, [sp, #348]	@ 0x15c
 8010e22:	4664      	mov	r4, ip
 8010e24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8010e26:	42ac      	cmp	r4, r5
 8010e28:	f106 0610 	add.w	r6, r6, #16
 8010e2c:	f10c 0c10 	add.w	ip, ip, #16
 8010e30:	f846 0c10 	str.w	r0, [r6, #-16]
 8010e34:	f846 1c0c 	str.w	r1, [r6, #-12]
 8010e38:	f846 2c08 	str.w	r2, [r6, #-8]
 8010e3c:	f846 3c04 	str.w	r3, [r6, #-4]
 8010e40:	d1ef      	bne.n	8010e22 <iNemoEngine_API_Update+0x237a>
 8010e42:	f8dc 0000 	ldr.w	r0, [ip]
 8010e46:	6030      	str	r0, [r6, #0]
 8010e48:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 8010e4a:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8010e4e:	6013      	str	r3, [r2, #0]
 8010e50:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8010e52:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8010e56:	6013      	str	r3, [r2, #0]
 8010e58:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 8010e5a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8010e5e:	6013      	str	r3, [r2, #0]
 8010e60:	ac54      	add	r4, sp, #336	@ 0x150
 8010e62:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8010e64:	9c2a      	ldr	r4, [sp, #168]	@ 0xa8
 8010e66:	60e3      	str	r3, [r4, #12]
 8010e68:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010e6a:	6020      	str	r0, [r4, #0]
 8010e6c:	6061      	str	r1, [r4, #4]
 8010e6e:	60a2      	str	r2, [r4, #8]
 8010e70:	edd7 8a75 	vldr	s17, [r7, #468]	@ 0x1d4
 8010e74:	ed83 6a00 	vstr	s12, [r3]
 8010e78:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8010e7a:	edc3 6a00 	vstr	s13, [r3]
 8010e7e:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8010e80:	ed83 7a00 	vstr	s14, [r3]
 8010e84:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8010e86:	edc3 7a00 	vstr	s15, [r3]
 8010e8a:	f7fd bec1 	b.w	800ec10 <iNemoEngine_API_Update+0x168>
 8010e8e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	f43f ab95 	beq.w	80105c0 <iNemoEngine_API_Update+0x1b18>
 8010e96:	ed5f 7a89 	vldr	s15, [pc, #-548]	@ 8010c74 <iNemoEngine_API_Update+0x21cc>
 8010e9a:	2301      	movs	r3, #1
 8010e9c:	eeb4 eae7 	vcmpe.f32	s28, s15
 8010ea0:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 8010ea4:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 8010ea8:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 8010eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010eb0:	f240 1301 	movw	r3, #257	@ 0x101
 8010eb4:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 8010eb8:	f73f ab82 	bgt.w	80105c0 <iNemoEngine_API_Update+0x1b18>
 8010ebc:	ed5f 7a92 	vldr	s15, [pc, #-584]	@ 8010c78 <iNemoEngine_API_Update+0x21d0>
 8010ec0:	eeb4 eae7 	vcmpe.f32	s28, s15
 8010ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ec8:	f53f ab7a 	bmi.w	80105c0 <iNemoEngine_API_Update+0x1b18>
 8010ecc:	eddd 7a2e 	vldr	s15, [sp, #184]	@ 0xb8
 8010ed0:	eef4 4ae7 	vcmpe.f32	s9, s15
 8010ed4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ed8:	bfb8      	it	lt
 8010eda:	eef0 4a67 	vmovlt.f32	s9, s15
 8010ede:	edcd 4a8d 	vstr	s9, [sp, #564]	@ 0x234
 8010ee2:	edcd 4a8e 	vstr	s9, [sp, #568]	@ 0x238
 8010ee6:	edcd 4a8f 	vstr	s9, [sp, #572]	@ 0x23c
 8010eea:	f7ff bb72 	b.w	80105d2 <iNemoEngine_API_Update+0x1b2a>
 8010eee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010ef0:	2300      	movs	r3, #0
 8010ef2:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8010ef6:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8010efa:	2a00      	cmp	r2, #0
 8010efc:	f43f ae9e 	beq.w	8010c3c <iNemoEngine_API_Update+0x2194>
 8010f00:	f002 02fd 	and.w	r2, r2, #253	@ 0xfd
 8010f04:	2a01      	cmp	r2, #1
 8010f06:	f001 8240 	beq.w	801238a <iNemoEngine_API_Update+0x38e2>
 8010f0a:	9303      	str	r3, [sp, #12]
 8010f0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f0e:	2b02      	cmp	r3, #2
 8010f10:	f041 823a 	bne.w	8012388 <iNemoEngine_API_Update+0x38e0>
 8010f14:	eddd 7a14 	vldr	s15, [sp, #80]	@ 0x50
 8010f18:	ed9d 6a11 	vldr	s12, [sp, #68]	@ 0x44
 8010f1c:	eddd 5a12 	vldr	s11, [sp, #72]	@ 0x48
 8010f20:	f897 21a4 	ldrb.w	r2, [r7, #420]	@ 0x1a4
 8010f24:	ee87 6a86 	vdiv.f32	s12, s15, s12
 8010f28:	f240 1301 	movw	r3, #257	@ 0x101
 8010f2c:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8010f30:	2301      	movs	r3, #1
 8010f32:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8010f36:	eddd 7a0c 	vldr	s15, [sp, #48]	@ 0x30
 8010f3a:	ed8d 6a47 	vstr	s12, [sp, #284]	@ 0x11c
 8010f3e:	ee87 5aa5 	vdiv.f32	s10, s15, s11
 8010f42:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 8010f46:	eddd 7a16 	vldr	s15, [sp, #88]	@ 0x58
 8010f4a:	ed8d 5a48 	vstr	s10, [sp, #288]	@ 0x120
 8010f4e:	eec7 7aa5 	vdiv.f32	s15, s15, s11
 8010f52:	edd7 5a64 	vldr	s11, [r7, #400]	@ 0x190
 8010f56:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 8010f5a:	eef4 4a00 	vmov.f32	s9, #64	@ 0x3e000000  0.125
 8010f5e:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8010f62:	eef4 5ac8 	vcmpe.f32	s11, s16
 8010f66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f6a:	f281 8251 	bge.w	8012410 <iNemoEngine_API_Update+0x3968>
 8010f6e:	eddd 5a11 	vldr	s11, [sp, #68]	@ 0x44
 8010f72:	eddd 4a14 	vldr	s9, [sp, #80]	@ 0x50
 8010f76:	eef4 5ae4 	vcmpe.f32	s11, s9
 8010f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f7e:	f341 863f 	ble.w	8012c00 <iNemoEngine_API_Update+0x4158>
 8010f82:	eddd 5a12 	vldr	s11, [sp, #72]	@ 0x48
 8010f86:	eddd 4a0c 	vldr	s9, [sp, #48]	@ 0x30
 8010f8a:	eef4 5ae4 	vcmpe.f32	s11, s9
 8010f8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010f92:	f341 8635 	ble.w	8012c00 <iNemoEngine_API_Update+0x4158>
 8010f96:	eddd 5a13 	vldr	s11, [sp, #76]	@ 0x4c
 8010f9a:	eddd 4a16 	vldr	s9, [sp, #88]	@ 0x58
 8010f9e:	eef4 5ae4 	vcmpe.f32	s11, s9
 8010fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fa6:	f341 862b 	ble.w	8012c00 <iNemoEngine_API_Update+0x4158>
 8010faa:	eef5 5a00 	vmov.f32	s11, #80	@ 0x3e800000  0.250
 8010fae:	eeb4 7ae5 	vcmpe.f32	s14, s11
 8010fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fb6:	f141 8623 	bpl.w	8012c00 <iNemoEngine_API_Update+0x4158>
 8010fba:	ee36 6a05 	vadd.f32	s12, s12, s10
 8010fbe:	eef7 5a08 	vmov.f32	s11, #120	@ 0x3fc00000  1.5
 8010fc2:	ee77 7a86 	vadd.f32	s15, s15, s12
 8010fc6:	eef4 7ae5 	vcmpe.f32	s15, s11
 8010fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fce:	f141 8617 	bpl.w	8012c00 <iNemoEngine_API_Update+0x4158>
 8010fd2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010fd6:	2300      	movs	r3, #0
 8010fd8:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8010fdc:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 8010fe0:	2a00      	cmp	r2, #0
 8010fe2:	f041 8237 	bne.w	8012454 <iNemoEngine_API_Update+0x39ac>
 8010fe6:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8010fe8:	a84a      	add	r0, sp, #296	@ 0x128
 8010fea:	f04f 32ff 	mov.w	r2, #4294967295
 8010fee:	460b      	mov	r3, r1
 8010ff0:	edd1 7a00 	vldr	s15, [r1]
 8010ff4:	3201      	adds	r2, #1
 8010ff6:	330c      	adds	r3, #12
 8010ff8:	3104      	adds	r1, #4
 8010ffa:	461d      	mov	r5, r3
 8010ffc:	edd5 6a00 	vldr	s13, [r5]
 8011000:	330c      	adds	r3, #12
 8011002:	429c      	cmp	r4, r3
 8011004:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011008:	d1f7      	bne.n	8010ffa <iNemoEngine_API_Update+0x2552>
 801100a:	2a02      	cmp	r2, #2
 801100c:	ece0 7a01 	vstmia	r0!, {s15}
 8011010:	f104 0404 	add.w	r4, r4, #4
 8011014:	d1eb      	bne.n	8010fee <iNemoEngine_API_Update+0x2546>
 8011016:	eddf 7ae8 	vldr	s15, [pc, #928]	@ 80113b8 <iNemoEngine_API_Update+0x2910>
 801101a:	ed9d 5a4a 	vldr	s10, [sp, #296]	@ 0x128
 801101e:	eddd 5a4b 	vldr	s11, [sp, #300]	@ 0x12c
 8011022:	ed9d 6a4c 	vldr	s12, [sp, #304]	@ 0x130
 8011026:	9c33      	ldr	r4, [sp, #204]	@ 0xcc
 8011028:	f507 70ac 	add.w	r0, r7, #344	@ 0x158
 801102c:	ee25 5a27 	vmul.f32	s10, s10, s15
 8011030:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8011034:	ee26 6a27 	vmul.f32	s12, s12, s15
 8011038:	f507 71b2 	add.w	r1, r7, #356	@ 0x164
 801103c:	4602      	mov	r2, r0
 801103e:	edd2 7a7c 	vldr	s15, [r2, #496]	@ 0x1f0
 8011042:	f5a2 73ae 	sub.w	r3, r2, #348	@ 0x15c
 8011046:	edd3 6ad6 	vldr	s13, [r3, #856]	@ 0x358
 801104a:	eef4 7ae6 	vcmpe.f32	s15, s13
 801104e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011052:	f103 030c 	add.w	r3, r3, #12
 8011056:	bf88      	it	hi
 8011058:	eef0 7a66 	vmovhi.f32	s15, s13
 801105c:	4293      	cmp	r3, r2
 801105e:	d1f2      	bne.n	8011046 <iNemoEngine_API_Update+0x259e>
 8011060:	1d1a      	adds	r2, r3, #4
 8011062:	4291      	cmp	r1, r2
 8011064:	ece4 7a01 	vstmia	r4!, {s15}
 8011068:	d1e9      	bne.n	801103e <iNemoEngine_API_Update+0x2596>
 801106a:	eddd 4a47 	vldr	s9, [sp, #284]	@ 0x11c
 801106e:	eddd 7a48 	vldr	s15, [sp, #288]	@ 0x120
 8011072:	eddd 6a49 	vldr	s13, [sp, #292]	@ 0x124
 8011076:	787b      	ldrb	r3, [r7, #1]
 8011078:	eedd 4a85 	vfnms.f32	s9, s27, s10
 801107c:	eedd 7aa5 	vfnms.f32	s15, s27, s11
 8011080:	eedd 6a86 	vfnms.f32	s13, s27, s12
 8011084:	eeb0 5a67 	vmov.f32	s10, s15
 8011088:	edcd 4a4a 	vstr	s9, [sp, #296]	@ 0x128
 801108c:	edcd 7a4b 	vstr	s15, [sp, #300]	@ 0x12c
 8011090:	edcd 6a4c 	vstr	s13, [sp, #304]	@ 0x130
 8011094:	b13b      	cbz	r3, 80110a6 <iNemoEngine_API_Update+0x25fe>
 8011096:	eef1 7a00 	vmov.f32	s15, #16	@ 0x40800000  4.0
 801109a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801109e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110a2:	f101 8627 	bmi.w	8012cf4 <iNemoEngine_API_Update+0x424c>
 80110a6:	f897 21a1 	ldrb.w	r2, [r7, #417]	@ 0x1a1
 80110aa:	2a1e      	cmp	r2, #30
 80110ac:	f001 8753 	beq.w	8012f56 <iNemoEngine_API_Update+0x44ae>
 80110b0:	1c53      	adds	r3, r2, #1
 80110b2:	2aff      	cmp	r2, #255	@ 0xff
 80110b4:	bf14      	ite	ne
 80110b6:	b2db      	uxtbne	r3, r3
 80110b8:	23ff      	moveq	r3, #255	@ 0xff
 80110ba:	f887 31a1 	strb.w	r3, [r7, #417]	@ 0x1a1
 80110be:	9b03      	ldr	r3, [sp, #12]
 80110c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80110c2:	2300      	movs	r3, #0
 80110c4:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 80110c8:	e5d8      	b.n	8010c7c <iNemoEngine_API_Update+0x21d4>
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	f340 82d0 	ble.w	8011670 <iNemoEngine_API_Update+0x2bc8>
 80110d0:	3b01      	subs	r3, #1
 80110d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80110d4:	2300      	movs	r3, #0
 80110d6:	f8ad 3110 	strh.w	r3, [sp, #272]	@ 0x110
 80110da:	f88d 3112 	strb.w	r3, [sp, #274]	@ 0x112
 80110de:	f88d 3119 	strb.w	r3, [sp, #281]	@ 0x119
 80110e2:	f88d 311b 	strb.w	r3, [sp, #283]	@ 0x11b
 80110e6:	f7ff bab8 	b.w	801065a <iNemoEngine_API_Update+0x1bb2>
 80110ea:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80110ec:	f362 0307 	bfi	r3, r2, #0, #8
 80110f0:	f362 230f 	bfi	r3, r2, #8, #8
 80110f4:	7bba      	ldrb	r2, [r7, #14]
 80110f6:	f88d 2115 	strb.w	r2, [sp, #277]	@ 0x115
 80110fa:	f362 4317 	bfi	r3, r2, #16, #8
 80110fe:	f362 631f 	bfi	r3, r2, #24, #8
 8011102:	f8cd 3111 	str.w	r3, [sp, #273]	@ 0x111
 8011106:	f7ff ba3a 	b.w	801057e <iNemoEngine_API_Update+0x1ad6>
 801110a:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 801110e:	2b31      	cmp	r3, #49	@ 0x31
 8011110:	f63f adc3 	bhi.w	8010c9a <iNemoEngine_API_Update+0x21f2>
 8011114:	3301      	adds	r3, #1
 8011116:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 801111a:	2300      	movs	r3, #0
 801111c:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8011120:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8011124:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011126:	2b01      	cmp	r3, #1
 8011128:	f47f adbb 	bne.w	8010ca2 <iNemoEngine_API_Update+0x21fa>
 801112c:	ed9d 5a90 	vldr	s10, [sp, #576]	@ 0x240
 8011130:	eddd 6a69 	vldr	s13, [sp, #420]	@ 0x1a4
 8011134:	eddd 5a91 	vldr	s11, [sp, #580]	@ 0x244
 8011138:	ed9d 7a6a 	vldr	s14, [sp, #424]	@ 0x1a8
 801113c:	ed9d 6a92 	vldr	s12, [sp, #584]	@ 0x248
 8011140:	eddd 7a6b 	vldr	s15, [sp, #428]	@ 0x1ac
 8011144:	eef6 4a08 	vmov.f32	s9, #104	@ 0x3f400000  0.750
 8011148:	ee25 5a24 	vmul.f32	s10, s10, s9
 801114c:	ee76 6aa6 	vadd.f32	s13, s13, s13
 8011150:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8011154:	ee37 7a07 	vadd.f32	s14, s14, s14
 8011158:	ee26 6a24 	vmul.f32	s12, s12, s9
 801115c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8011160:	ed8d 5a90 	vstr	s10, [sp, #576]	@ 0x240
 8011164:	edcd 6a69 	vstr	s13, [sp, #420]	@ 0x1a4
 8011168:	edcd 5a91 	vstr	s11, [sp, #580]	@ 0x244
 801116c:	ed8d 7a6a 	vstr	s14, [sp, #424]	@ 0x1a8
 8011170:	ed8d 6a92 	vstr	s12, [sp, #584]	@ 0x248
 8011174:	edcd 7a6b 	vstr	s15, [sp, #428]	@ 0x1ac
 8011178:	e593      	b.n	8010ca2 <iNemoEngine_API_Update+0x21fa>
 801117a:	eef1 6a66 	vneg.f32	s13, s13
 801117e:	f7fe bc48 	b.w	800fa12 <iNemoEngine_API_Update+0xf6a>
 8011182:	eeb1 5a45 	vneg.f32	s10, s10
 8011186:	f7fe bc20 	b.w	800f9ca <iNemoEngine_API_Update+0xf22>
 801118a:	f9b7 3974 	ldrsh.w	r3, [r7, #2420]	@ 0x974
 801118e:	2b00      	cmp	r3, #0
 8011190:	f341 8083 	ble.w	801229a <iNemoEngine_API_Update+0x37f2>
 8011194:	3b01      	subs	r3, #1
 8011196:	f8a7 3974 	strh.w	r3, [r7, #2420]	@ 0x974
 801119a:	f7fd bcac 	b.w	800eaf6 <iNemoEngine_API_Update+0x4e>
 801119e:	ee6a 7a0a 	vmul.f32	s15, s20, s20
 80111a2:	ee6a 9a09 	vmul.f32	s19, s20, s18
 80111a6:	eee8 7aa8 	vfma.f32	s15, s17, s17
 80111aa:	eee8 9a28 	vfma.f32	s19, s16, s17
 80111ae:	eee8 7a48 	vfms.f32	s15, s16, s16
 80111b2:	eee9 7a49 	vfms.f32	s15, s18, s18
 80111b6:	ee17 0a90 	vmov	r0, s15
 80111ba:	f7ef f969 	bl	8000490 <__aeabi_f2d>
 80111be:	ee79 7aa9 	vadd.f32	s15, s19, s19
 80111c2:	4602      	mov	r2, r0
 80111c4:	460b      	mov	r3, r1
 80111c6:	ee17 0a90 	vmov	r0, s15
 80111ca:	ec43 2b18 	vmov	d8, r2, r3
 80111ce:	f7ef f95f 	bl	8000490 <__aeabi_f2d>
 80111d2:	eeb0 1a48 	vmov.f32	s2, s16
 80111d6:	eef0 1a68 	vmov.f32	s3, s17
 80111da:	ec41 0b10 	vmov	d0, r0, r1
 80111de:	f002 fa01 	bl	80135e4 <atan2>
 80111e2:	a373      	add	r3, pc, #460	@ (adr r3, 80113b0 <iNemoEngine_API_Update+0x2908>)
 80111e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111e8:	ec51 0b10 	vmov	r0, r1, d0
 80111ec:	f7ef f9a8 	bl	8000540 <__aeabi_dmul>
 80111f0:	4b72      	ldr	r3, [pc, #456]	@ (80113bc <iNemoEngine_API_Update+0x2914>)
 80111f2:	2200      	movs	r2, #0
 80111f4:	f7ee ffec 	bl	80001d0 <__aeabi_dsub>
 80111f8:	f7ef fc52 	bl	8000aa0 <__aeabi_d2f>
 80111fc:	ee09 0a90 	vmov	s19, r0
 8011200:	f7fd bd9b 	b.w	800ed3a <iNemoEngine_API_Update+0x292>
 8011204:	ee6a 7a0a 	vmul.f32	s15, s20, s20
 8011208:	ee6a 9a09 	vmul.f32	s19, s20, s18
 801120c:	eee8 7aa8 	vfma.f32	s15, s17, s17
 8011210:	eee8 9a28 	vfma.f32	s19, s16, s17
 8011214:	eee8 7a48 	vfms.f32	s15, s16, s16
 8011218:	eee9 7a49 	vfms.f32	s15, s18, s18
 801121c:	ee17 0a90 	vmov	r0, s15
 8011220:	f7ef f936 	bl	8000490 <__aeabi_f2d>
 8011224:	ee79 7aa9 	vadd.f32	s15, s19, s19
 8011228:	4602      	mov	r2, r0
 801122a:	460b      	mov	r3, r1
 801122c:	ee17 0a90 	vmov	r0, s15
 8011230:	ec43 2b18 	vmov	d8, r2, r3
 8011234:	f7ef f92c 	bl	8000490 <__aeabi_f2d>
 8011238:	eeb0 1a48 	vmov.f32	s2, s16
 801123c:	eef0 1a68 	vmov.f32	s3, s17
 8011240:	ec41 0b10 	vmov	d0, r0, r1
 8011244:	f002 f9ce 	bl	80135e4 <atan2>
 8011248:	a359      	add	r3, pc, #356	@ (adr r3, 80113b0 <iNemoEngine_API_Update+0x2908>)
 801124a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801124e:	ec51 0b10 	vmov	r0, r1, d0
 8011252:	f7ef f975 	bl	8000540 <__aeabi_dmul>
 8011256:	4b59      	ldr	r3, [pc, #356]	@ (80113bc <iNemoEngine_API_Update+0x2914>)
 8011258:	2200      	movs	r2, #0
 801125a:	f7ee ffbb 	bl	80001d4 <__adddf3>
 801125e:	f7ef fc1f 	bl	8000aa0 <__aeabi_d2f>
 8011262:	ee09 0a90 	vmov	s19, r0
 8011266:	f7fd bd68 	b.w	800ed3a <iNemoEngine_API_Update+0x292>
 801126a:	3305      	adds	r3, #5
 801126c:	65bb      	str	r3, [r7, #88]	@ 0x58
 801126e:	f7ff b9f4 	b.w	801065a <iNemoEngine_API_Update+0x1bb2>
 8011272:	2a00      	cmp	r2, #0
 8011274:	f43f a9be 	beq.w	80105f4 <iNemoEngine_API_Update+0x1b4c>
 8011278:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 801127c:	ee76 7a45 	vsub.f32	s15, s12, s10
 8011280:	eeb0 6ae7 	vabs.f32	s12, s15
 8011284:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8011288:	eeb4 6ac4 	vcmpe.f32	s12, s8
 801128c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011290:	eef4 7ac5 	vcmpe.f32	s15, s10
 8011294:	bfb8      	it	lt
 8011296:	eeb0 6a44 	vmovlt.f32	s12, s8
 801129a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801129e:	ed8d 6a97 	vstr	s12, [sp, #604]	@ 0x25c
 80112a2:	f77f a9ae 	ble.w	8010602 <iNemoEngine_API_Update+0x1b5a>
 80112a6:	ed9d 6a90 	vldr	s12, [sp, #576]	@ 0x240
 80112aa:	ee26 5a06 	vmul.f32	s10, s12, s12
 80112ae:	eeb4 5ae7 	vcmpe.f32	s10, s15
 80112b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112b6:	f57f a9a4 	bpl.w	8010602 <iNemoEngine_API_Update+0x1b5a>
 80112ba:	ee26 6a27 	vmul.f32	s12, s12, s15
 80112be:	ed8d 6a90 	vstr	s12, [sp, #576]	@ 0x240
 80112c2:	ed9d 6a91 	vldr	s12, [sp, #580]	@ 0x244
 80112c6:	ee26 6a27 	vmul.f32	s12, s12, s15
 80112ca:	ed8d 6a91 	vstr	s12, [sp, #580]	@ 0x244
 80112ce:	ed9d 6a92 	vldr	s12, [sp, #584]	@ 0x248
 80112d2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80112d6:	edcd 7a92 	vstr	s15, [sp, #584]	@ 0x248
 80112da:	f7ff b992 	b.w	8010602 <iNemoEngine_API_Update+0x1b5a>
 80112de:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80112e2:	eef4 7ac6 	vcmpe.f32	s15, s12
 80112e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112ea:	bfc4      	itt	gt
 80112ec:	f8ad 3113 	strhgt.w	r3, [sp, #275]	@ 0x113
 80112f0:	f88d 3115 	strbgt.w	r3, [sp, #277]	@ 0x115
 80112f4:	f7ff b943 	b.w	801057e <iNemoEngine_API_Update+0x1ad6>
 80112f8:	eddf 9a31 	vldr	s19, [pc, #196]	@ 80113c0 <iNemoEngine_API_Update+0x2918>
 80112fc:	eddf 3a31 	vldr	s7, [pc, #196]	@ 80113c4 <iNemoEngine_API_Update+0x291c>
 8011300:	eddf 4a31 	vldr	s9, [pc, #196]	@ 80113c8 <iNemoEngine_API_Update+0x2920>
 8011304:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 80113cc <iNemoEngine_API_Update+0x2924>
 8011308:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 80113d0 <iNemoEngine_API_Update+0x2928>
 801130c:	ee68 8aa9 	vmul.f32	s17, s17, s19
 8011310:	f7ff b8c4 	b.w	801049c <iNemoEngine_API_Update+0x19f4>
 8011314:	edd7 7a73 	vldr	s15, [r7, #460]	@ 0x1cc
 8011318:	2600      	movs	r6, #0
 801131a:	f7fe bfc0 	b.w	801029e <iNemoEngine_API_Update+0x17f6>
 801131e:	ee07 3a90 	vmov	s15, r3
 8011322:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8011326:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 80113d4 <iNemoEngine_API_Update+0x292c>
 801132a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801132e:	f7fd bdc6 	b.w	800eebe <iNemoEngine_API_Update+0x416>
 8011332:	eddf 9a29 	vldr	s19, [pc, #164]	@ 80113d8 <iNemoEngine_API_Update+0x2930>
 8011336:	4a29      	ldr	r2, [pc, #164]	@ (80113dc <iNemoEngine_API_Update+0x2934>)
 8011338:	eef0 8a67 	vmov.f32	s17, s15
 801133c:	f7fd bda3 	b.w	800ee86 <iNemoEngine_API_Update+0x3de>
 8011340:	ee78 7a27 	vadd.f32	s15, s16, s15
 8011344:	ee17 0a90 	vmov	r0, s15
 8011348:	f7ef f8a2 	bl	8000490 <__aeabi_f2d>
 801134c:	ec41 0b10 	vmov	d0, r0, r1
 8011350:	f002 fbba 	bl	8013ac8 <floor>
 8011354:	ec51 0b10 	vmov	r0, r1, d0
 8011358:	f7ef fba2 	bl	8000aa0 <__aeabi_d2f>
 801135c:	ee08 0a10 	vmov	s16, r0
 8011360:	f7fe b891 	b.w	800f486 <iNemoEngine_API_Update+0x9de>
 8011364:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 8011368:	ee17 0a90 	vmov	r0, s15
 801136c:	f7ef f890 	bl	8000490 <__aeabi_f2d>
 8011370:	ec41 0b10 	vmov	d0, r0, r1
 8011374:	f002 fba8 	bl	8013ac8 <floor>
 8011378:	ec51 0b10 	vmov	r0, r1, d0
 801137c:	f7ef fb90 	bl	8000aa0 <__aeabi_d2f>
 8011380:	ee0e 0a90 	vmov	s29, r0
 8011384:	f7fe b816 	b.w	800f3b4 <iNemoEngine_API_Update+0x90c>
 8011388:	ee78 7a27 	vadd.f32	s15, s16, s15
 801138c:	ee17 0a90 	vmov	r0, s15
 8011390:	f7ef f87e 	bl	8000490 <__aeabi_f2d>
 8011394:	ec41 0b10 	vmov	d0, r0, r1
 8011398:	f002 fb96 	bl	8013ac8 <floor>
 801139c:	ec51 0b10 	vmov	r0, r1, d0
 80113a0:	f7ef fb7e 	bl	8000aa0 <__aeabi_d2f>
 80113a4:	ee08 0a10 	vmov	s16, r0
 80113a8:	f7fd bfd9 	b.w	800f35e <iNemoEngine_API_Update+0x8b6>
 80113ac:	f3af 8000 	nop.w
 80113b0:	20000000 	.word	0x20000000
 80113b4:	404ca5dc 	.word	0x404ca5dc
 80113b8:	3d088889 	.word	0x3d088889
 80113bc:	40568000 	.word	0x40568000
 80113c0:	43168000 	.word	0x43168000
 80113c4:	391d4951 	.word	0x391d4951
 80113c8:	383cbe62 	.word	0x383cbe62
 80113cc:	3c75c28f 	.word	0x3c75c28f
 80113d0:	469c3e00 	.word	0x469c3e00
 80113d4:	3d4ccccd 	.word	0x3d4ccccd
 80113d8:	3dcccccd 	.word	0x3dcccccd
 80113dc:	3a83126f 	.word	0x3a83126f
 80113e0:	ee79 7a27 	vadd.f32	s15, s18, s15
 80113e4:	ee17 0a90 	vmov	r0, s15
 80113e8:	f7ef f852 	bl	8000490 <__aeabi_f2d>
 80113ec:	ec41 0b10 	vmov	d0, r0, r1
 80113f0:	f002 fb6a 	bl	8013ac8 <floor>
 80113f4:	ec51 0b10 	vmov	r0, r1, d0
 80113f8:	f7ef fb52 	bl	8000aa0 <__aeabi_d2f>
 80113fc:	ee09 0a10 	vmov	s18, r0
 8011400:	f7fd bf82 	b.w	800f308 <iNemoEngine_API_Update+0x860>
 8011404:	ee77 7ae3 	vsub.f32	s15, s15, s7
 8011408:	eeb0 3a08 	vmov.f32	s6, #8	@ 0x40400000  3.0
 801140c:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 8011410:	eee7 3a83 	vfma.f32	s7, s15, s6
 8011414:	f7fe bf1a 	b.w	801024c <iNemoEngine_API_Update+0x17a4>
 8011418:	ed97 5a48 	vldr	s10, [r7, #288]	@ 0x120
 801141c:	eeb4 5ac8 	vcmpe.f32	s10, s16
 8011420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011424:	f340 8722 	ble.w	801226c <iNemoEngine_API_Update+0x37c4>
 8011428:	edd7 5a32 	vldr	s11, [r7, #200]	@ 0xc8
 801142c:	edd7 7a34 	vldr	s15, [r7, #208]	@ 0xd0
 8011430:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011438:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801143c:	f100 87d2 	bmi.w	80123e4 <iNemoEngine_API_Update+0x393c>
 8011440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011444:	f141 833e 	bpl.w	8012ac4 <iNemoEngine_API_Update+0x401c>
 8011448:	ed97 3a33 	vldr	s6, [r7, #204]	@ 0xcc
 801144c:	edd7 3a35 	vldr	s7, [r7, #212]	@ 0xd4
 8011450:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8011454:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011458:	ee78 5a65 	vsub.f32	s11, s16, s11
 801145c:	ee63 5aa5 	vmul.f32	s11, s7, s11
 8011460:	ee85 9aa7 	vdiv.f32	s18, s11, s15
 8011464:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011468:	edd7 7a36 	vldr	s15, [r7, #216]	@ 0xd8
 801146c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011474:	f2c1 833e 	blt.w	8012af4 <iNemoEngine_API_Update+0x404c>
 8011478:	edd7 5a38 	vldr	s11, [r7, #224]	@ 0xe0
 801147c:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011484:	f141 84b3 	bpl.w	8012dee <iNemoEngine_API_Update+0x4346>
 8011488:	ed97 3a37 	vldr	s6, [r7, #220]	@ 0xdc
 801148c:	edd7 3a39 	vldr	s7, [r7, #228]	@ 0xe4
 8011490:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8011494:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011498:	ee78 7a67 	vsub.f32	s15, s16, s15
 801149c:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80114a0:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 80114a4:	ee39 9a03 	vadd.f32	s18, s18, s6
 80114a8:	edd7 7a3a 	vldr	s15, [r7, #232]	@ 0xe8
 80114ac:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80114b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114b4:	f2c1 833e 	blt.w	8012b34 <iNemoEngine_API_Update+0x408c>
 80114b8:	edd7 5a3c 	vldr	s11, [r7, #240]	@ 0xf0
 80114bc:	eeb4 8ae5 	vcmpe.f32	s16, s11
 80114c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114c4:	f141 848c 	bpl.w	8012de0 <iNemoEngine_API_Update+0x4338>
 80114c8:	ed97 3a3b 	vldr	s6, [r7, #236]	@ 0xec
 80114cc:	edd7 3a3d 	vldr	s7, [r7, #244]	@ 0xf4
 80114d0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80114d4:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80114d8:	ee78 7a67 	vsub.f32	s15, s16, s15
 80114dc:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80114e0:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 80114e4:	ee39 9a03 	vadd.f32	s18, s18, s6
 80114e8:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 80114ec:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80114f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114f4:	f2c1 833e 	blt.w	8012b74 <iNemoEngine_API_Update+0x40cc>
 80114f8:	edd7 5a40 	vldr	s11, [r7, #256]	@ 0x100
 80114fc:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011504:	f141 8469 	bpl.w	8012dda <iNemoEngine_API_Update+0x4332>
 8011508:	ed97 3a3f 	vldr	s6, [r7, #252]	@ 0xfc
 801150c:	edd7 3a41 	vldr	s7, [r7, #260]	@ 0x104
 8011510:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8011514:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011518:	ee78 7a67 	vsub.f32	s15, s16, s15
 801151c:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8011520:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8011524:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011528:	edd7 7a42 	vldr	s15, [r7, #264]	@ 0x108
 801152c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011530:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011534:	f2c1 833e 	blt.w	8012bb4 <iNemoEngine_API_Update+0x410c>
 8011538:	edd7 5a44 	vldr	s11, [r7, #272]	@ 0x110
 801153c:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8011540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011544:	f141 84f1 	bpl.w	8012f2a <iNemoEngine_API_Update+0x4482>
 8011548:	ed97 3a43 	vldr	s6, [r7, #268]	@ 0x10c
 801154c:	edd7 3a45 	vldr	s7, [r7, #276]	@ 0x114
 8011550:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8011554:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8011558:	ee78 7a67 	vsub.f32	s15, s16, s15
 801155c:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8011560:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8011564:	ee39 9a03 	vadd.f32	s18, s18, s6
 8011568:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 801156c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011574:	f6fe acbf 	blt.w	800fef6 <iNemoEngine_API_Update+0x144e>
 8011578:	edd7 3a47 	vldr	s7, [r7, #284]	@ 0x11c
 801157c:	edd7 5a49 	vldr	s11, [r7, #292]	@ 0x124
 8011580:	ee35 5a67 	vsub.f32	s10, s10, s15
 8011584:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8011588:	ee78 7a67 	vsub.f32	s15, s16, s15
 801158c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8011590:	ee87 9a85 	vdiv.f32	s18, s15, s10
 8011594:	ee39 9a23 	vadd.f32	s18, s18, s7
 8011598:	f7fe bcad 	b.w	800fef6 <iNemoEngine_API_Update+0x144e>
 801159c:	ee78 7a27 	vadd.f32	s15, s16, s15
 80115a0:	ee17 0a90 	vmov	r0, s15
 80115a4:	f7ee ff74 	bl	8000490 <__aeabi_f2d>
 80115a8:	ec41 0b10 	vmov	d0, r0, r1
 80115ac:	f002 fa8c 	bl	8013ac8 <floor>
 80115b0:	ec51 0b10 	vmov	r0, r1, d0
 80115b4:	f7ef fa74 	bl	8000aa0 <__aeabi_d2f>
 80115b8:	ee08 0a10 	vmov	s16, r0
 80115bc:	f7fe b878 	b.w	800f6b0 <iNemoEngine_API_Update+0xc08>
 80115c0:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 80115c4:	ee17 0a90 	vmov	r0, s15
 80115c8:	f7ee ff62 	bl	8000490 <__aeabi_f2d>
 80115cc:	ec41 0b10 	vmov	d0, r0, r1
 80115d0:	f002 fa7a 	bl	8013ac8 <floor>
 80115d4:	ec51 0b10 	vmov	r0, r1, d0
 80115d8:	f7ef fa62 	bl	8000aa0 <__aeabi_d2f>
 80115dc:	ee0e 0a90 	vmov	s29, r0
 80115e0:	f7fe b83b 	b.w	800f65a <iNemoEngine_API_Update+0xbb2>
 80115e4:	ee79 7a27 	vadd.f32	s15, s18, s15
 80115e8:	ee17 0a90 	vmov	r0, s15
 80115ec:	f7ee ff50 	bl	8000490 <__aeabi_f2d>
 80115f0:	ec41 0b10 	vmov	d0, r0, r1
 80115f4:	f002 fa68 	bl	8013ac8 <floor>
 80115f8:	ec51 0b10 	vmov	r0, r1, d0
 80115fc:	f7ef fa50 	bl	8000aa0 <__aeabi_d2f>
 8011600:	ee09 0a10 	vmov	s18, r0
 8011604:	f7fd bf95 	b.w	800f532 <iNemoEngine_API_Update+0xa8a>
 8011608:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 801160c:	ee17 0a90 	vmov	r0, s15
 8011610:	f7ee ff3e 	bl	8000490 <__aeabi_f2d>
 8011614:	ec41 0b10 	vmov	d0, r0, r1
 8011618:	f002 fa56 	bl	8013ac8 <floor>
 801161c:	ec51 0b10 	vmov	r0, r1, d0
 8011620:	f7ef fa3e 	bl	8000aa0 <__aeabi_d2f>
 8011624:	ee0e 0a90 	vmov	s29, r0
 8011628:	f7fd bf58 	b.w	800f4dc <iNemoEngine_API_Update+0xa34>
 801162c:	ee79 7a27 	vadd.f32	s15, s18, s15
 8011630:	ee17 0a90 	vmov	r0, s15
 8011634:	f7ee ff2c 	bl	8000490 <__aeabi_f2d>
 8011638:	ec41 0b10 	vmov	d0, r0, r1
 801163c:	f002 fa44 	bl	8013ac8 <floor>
 8011640:	ec51 0b10 	vmov	r0, r1, d0
 8011644:	f7ef fa2c 	bl	8000aa0 <__aeabi_d2f>
 8011648:	ee09 0a10 	vmov	s18, r0
 801164c:	f7fd bfda 	b.w	800f604 <iNemoEngine_API_Update+0xb5c>
 8011650:	eef1 8a04 	vmov.f32	s17, #20	@ 0x40a00000  5.0
 8011654:	edd7 9a05 	vldr	s19, [r7, #20]
 8011658:	4ab1      	ldr	r2, [pc, #708]	@ (8011920 <iNemoEngine_API_Update+0x2e78>)
 801165a:	ee67 8aa8 	vmul.f32	s17, s15, s17
 801165e:	f7fd bc12 	b.w	800ee86 <iNemoEngine_API_Update+0x3de>
 8011662:	edd7 9a05 	vldr	s19, [r7, #20]
 8011666:	4aaf      	ldr	r2, [pc, #700]	@ (8011924 <iNemoEngine_API_Update+0x2e7c>)
 8011668:	eef0 8a67 	vmov.f32	s17, s15
 801166c:	f7fd bc0b 	b.w	800ee86 <iNemoEngine_API_Update+0x3de>
 8011670:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011672:	2a00      	cmp	r2, #0
 8011674:	dd0c      	ble.n	8011690 <iNemoEngine_API_Update+0x2be8>
 8011676:	ed9d 6a03 	vldr	s12, [sp, #12]
 801167a:	eef5 7a08 	vmov.f32	s15, #88	@ 0x3ec00000  0.375
 801167e:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8011682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011686:	dd03      	ble.n	8011690 <iNemoEngine_API_Update+0x2be8>
 8011688:	3a01      	subs	r2, #1
 801168a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 801168c:	f7fe bfe5 	b.w	801065a <iNemoEngine_API_Update+0x1bb2>
 8011690:	ed9d 6a12 	vldr	s12, [sp, #72]	@ 0x48
 8011694:	eddd 5a0c 	vldr	s11, [sp, #48]	@ 0x30
 8011698:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 801169c:	ee26 6a27 	vmul.f32	s12, s12, s15
 80116a0:	eef4 5ac6 	vcmpe.f32	s11, s12
 80116a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116a8:	f57e afd7 	bpl.w	801065a <iNemoEngine_API_Update+0x1bb2>
 80116ac:	ed9d 6a13 	vldr	s12, [sp, #76]	@ 0x4c
 80116b0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80116b4:	ed9d 6a16 	vldr	s12, [sp, #88]	@ 0x58
 80116b8:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80116bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116c0:	f57e afcb 	bpl.w	801065a <iNemoEngine_API_Update+0x1bb2>
 80116c4:	eddd 7a11 	vldr	s15, [sp, #68]	@ 0x44
 80116c8:	ed9d 6a14 	vldr	s12, [sp, #80]	@ 0x50
 80116cc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80116d0:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80116d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116d8:	f341 83ac 	ble.w	8012e34 <iNemoEngine_API_Update+0x438c>
 80116dc:	3303      	adds	r3, #3
 80116de:	e4f8      	b.n	80110d2 <iNemoEngine_API_Update+0x262a>
 80116e0:	ed9f 6a91 	vldr	s12, [pc, #580]	@ 8011928 <iNemoEngine_API_Update+0x2e80>
 80116e4:	eef4 7ac6 	vcmpe.f32	s15, s12
 80116e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116ec:	f57e ae8e 	bpl.w	801040c <iNemoEngine_API_Update+0x1964>
 80116f0:	ed9f 6a8e 	vldr	s12, [pc, #568]	@ 801192c <iNemoEngine_API_Update+0x2e84>
 80116f4:	eef4 7ac6 	vcmpe.f32	s15, s12
 80116f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116fc:	f280 80b5 	bge.w	801186a <iNemoEngine_API_Update+0x2dc2>
 8011700:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8011704:	ed9f 5a8a 	vldr	s10, [pc, #552]	@ 8011930 <iNemoEngine_API_Update+0x2e88>
 8011708:	eef4 7ac5 	vcmpe.f32	s15, s10
 801170c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011710:	f280 80bd 	bge.w	801188e <iNemoEngine_API_Update+0x2de6>
 8011714:	ed9f 5a87 	vldr	s10, [pc, #540]	@ 8011934 <iNemoEngine_API_Update+0x2e8c>
 8011718:	eef4 7ac5 	vcmpe.f32	s15, s10
 801171c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011720:	f280 80c7 	bge.w	80118b2 <iNemoEngine_API_Update+0x2e0a>
 8011724:	ed9f 5a84 	vldr	s10, [pc, #528]	@ 8011938 <iNemoEngine_API_Update+0x2e90>
 8011728:	eef4 7ac5 	vcmpe.f32	s15, s10
 801172c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011730:	f280 80d1 	bge.w	80118d6 <iNemoEngine_API_Update+0x2e2e>
 8011734:	ed9f 5a81 	vldr	s10, [pc, #516]	@ 801193c <iNemoEngine_API_Update+0x2e94>
 8011738:	eef4 7ac5 	vcmpe.f32	s15, s10
 801173c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011740:	f280 80db 	bge.w	80118fa <iNemoEngine_API_Update+0x2e52>
 8011744:	eeb6 5a00 	vmov.f32	s10, #96	@ 0x3f000000  0.5
 8011748:	eef4 7ac5 	vcmpe.f32	s15, s10
 801174c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011750:	db09      	blt.n	8011766 <iNemoEngine_API_Update+0x2cbe>
 8011752:	eeb6 5a00 	vmov.f32	s10, #96	@ 0x3f000000  0.5
 8011756:	ee37 5ac5 	vsub.f32	s10, s15, s10
 801175a:	eddf 4a79 	vldr	s9, [pc, #484]	@ 8011940 <iNemoEngine_API_Update+0x2e98>
 801175e:	ed9f 6a79 	vldr	s12, [pc, #484]	@ 8011944 <iNemoEngine_API_Update+0x2e9c>
 8011762:	eea5 6a24 	vfma.f32	s12, s10, s9
 8011766:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 801176a:	ee76 4a24 	vadd.f32	s9, s12, s9
 801176e:	eeb0 4a00 	vmov.f32	s8, #0	@ 0x40000000  2.0
 8011772:	ee84 5a24 	vdiv.f32	s10, s8, s9
 8011776:	eddf 4a6d 	vldr	s9, [pc, #436]	@ 801192c <iNemoEngine_API_Update+0x2e84>
 801177a:	ed9f 3a73 	vldr	s6, [pc, #460]	@ 8011948 <iNemoEngine_API_Update+0x2ea0>
 801177e:	ed9f 4a6a 	vldr	s8, [pc, #424]	@ 8011928 <iNemoEngine_API_Update+0x2e80>
 8011782:	eeb4 5ae4 	vcmpe.f32	s10, s9
 8011786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801178a:	bfb8      	it	lt
 801178c:	eeb0 5a64 	vmovlt.f32	s10, s9
 8011790:	eef4 7ac3 	vcmpe.f32	s15, s6
 8011794:	eddf 4a6d 	vldr	s9, [pc, #436]	@ 801194c <iNemoEngine_API_Update+0x2ea4>
 8011798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801179c:	ee65 4a24 	vmul.f32	s9, s10, s9
 80117a0:	ee65 3a04 	vmul.f32	s7, s10, s8
 80117a4:	f141 810f 	bpl.w	80129c6 <iNemoEngine_API_Update+0x3f1e>
 80117a8:	eef4 7ac4 	vcmpe.f32	s15, s8
 80117ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117b0:	f2c1 810f 	blt.w	80129d2 <iNemoEngine_API_Update+0x3f2a>
 80117b4:	ed9f 4a5d 	vldr	s8, [pc, #372]	@ 801192c <iNemoEngine_API_Update+0x2e84>
 80117b8:	eef4 7ac4 	vcmpe.f32	s15, s8
 80117bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117c0:	f141 8112 	bpl.w	80129e8 <iNemoEngine_API_Update+0x3f40>
 80117c4:	ed9f 4a58 	vldr	s8, [pc, #352]	@ 8011928 <iNemoEngine_API_Update+0x2e80>
 80117c8:	ed9f 3a61 	vldr	s6, [pc, #388]	@ 8011950 <iNemoEngine_API_Update+0x2ea8>
 80117cc:	ee37 4ac4 	vsub.f32	s8, s15, s8
 80117d0:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 80117d4:	eee4 9a03 	vfma.f32	s19, s8, s6
 80117d8:	ed9f 4a55 	vldr	s8, [pc, #340]	@ 8011930 <iNemoEngine_API_Update+0x2e88>
 80117dc:	eef4 7ac4 	vcmpe.f32	s15, s8
 80117e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117e4:	f2c1 8112 	blt.w	8012a0c <iNemoEngine_API_Update+0x3f64>
 80117e8:	ed9f 4a52 	vldr	s8, [pc, #328]	@ 8011934 <iNemoEngine_API_Update+0x2e8c>
 80117ec:	eef4 7ac4 	vcmpe.f32	s15, s8
 80117f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117f4:	f141 8112 	bpl.w	8012a1c <iNemoEngine_API_Update+0x3f74>
 80117f8:	ed9f 4a4d 	vldr	s8, [pc, #308]	@ 8011930 <iNemoEngine_API_Update+0x2e88>
 80117fc:	ed9f 3a55 	vldr	s6, [pc, #340]	@ 8011954 <iNemoEngine_API_Update+0x2eac>
 8011800:	eddf 9a55 	vldr	s19, [pc, #340]	@ 8011958 <iNemoEngine_API_Update+0x2eb0>
 8011804:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8011808:	eee4 9a03 	vfma.f32	s19, s8, s6
 801180c:	ed9f 4a4a 	vldr	s8, [pc, #296]	@ 8011938 <iNemoEngine_API_Update+0x2e90>
 8011810:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011818:	f2c1 8112 	blt.w	8012a40 <iNemoEngine_API_Update+0x3f98>
 801181c:	ed9f 4a47 	vldr	s8, [pc, #284]	@ 801193c <iNemoEngine_API_Update+0x2e94>
 8011820:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011828:	f141 8112 	bpl.w	8012a50 <iNemoEngine_API_Update+0x3fa8>
 801182c:	ed9f 4a42 	vldr	s8, [pc, #264]	@ 8011938 <iNemoEngine_API_Update+0x2e90>
 8011830:	ed9f 3a4a 	vldr	s6, [pc, #296]	@ 801195c <iNemoEngine_API_Update+0x2eb4>
 8011834:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8011838:	eef7 9a0c 	vmov.f32	s19, #124	@ 0x3fe00000  1.750
 801183c:	eee4 9a03 	vfma.f32	s19, s8, s6
 8011840:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8011844:	eef4 7ac4 	vcmpe.f32	s15, s8
 8011848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801184c:	db09      	blt.n	8011862 <iNemoEngine_API_Update+0x2dba>
 801184e:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8011852:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8011856:	ed9f 3a42 	vldr	s6, [pc, #264]	@ 8011960 <iNemoEngine_API_Update+0x2eb8>
 801185a:	eddf 9a42 	vldr	s19, [pc, #264]	@ 8011964 <iNemoEngine_API_Update+0x2ebc>
 801185e:	eee4 9a03 	vfma.f32	s19, s8, s6
 8011862:	ee68 8aa9 	vmul.f32	s17, s17, s19
 8011866:	f7fe be19 	b.w	801049c <iNemoEngine_API_Update+0x19f4>
 801186a:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8011930 <iNemoEngine_API_Update+0x2e88>
 801186e:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011876:	d50a      	bpl.n	801188e <iNemoEngine_API_Update+0x2de6>
 8011878:	ed9f 5a2c 	vldr	s10, [pc, #176]	@ 801192c <iNemoEngine_API_Update+0x2e84>
 801187c:	eddf 4a3a 	vldr	s9, [pc, #232]	@ 8011968 <iNemoEngine_API_Update+0x2ec0>
 8011880:	ed9f 6a3a 	vldr	s12, [pc, #232]	@ 801196c <iNemoEngine_API_Update+0x2ec4>
 8011884:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8011888:	eea5 6a24 	vfma.f32	s12, s10, s9
 801188c:	e742      	b.n	8011714 <iNemoEngine_API_Update+0x2c6c>
 801188e:	ed9f 6a29 	vldr	s12, [pc, #164]	@ 8011934 <iNemoEngine_API_Update+0x2e8c>
 8011892:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801189a:	d50a      	bpl.n	80118b2 <iNemoEngine_API_Update+0x2e0a>
 801189c:	ed9f 5a24 	vldr	s10, [pc, #144]	@ 8011930 <iNemoEngine_API_Update+0x2e88>
 80118a0:	eddf 4a33 	vldr	s9, [pc, #204]	@ 8011970 <iNemoEngine_API_Update+0x2ec8>
 80118a4:	ee37 5ac5 	vsub.f32	s10, s15, s10
 80118a8:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80118ac:	eea5 6a24 	vfma.f32	s12, s10, s9
 80118b0:	e738      	b.n	8011724 <iNemoEngine_API_Update+0x2c7c>
 80118b2:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8011938 <iNemoEngine_API_Update+0x2e90>
 80118b6:	eef4 7ac6 	vcmpe.f32	s15, s12
 80118ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118be:	d50a      	bpl.n	80118d6 <iNemoEngine_API_Update+0x2e2e>
 80118c0:	ed9f 5a1c 	vldr	s10, [pc, #112]	@ 8011934 <iNemoEngine_API_Update+0x2e8c>
 80118c4:	eddf 4a2b 	vldr	s9, [pc, #172]	@ 8011974 <iNemoEngine_API_Update+0x2ecc>
 80118c8:	ee37 5ac5 	vsub.f32	s10, s15, s10
 80118cc:	eeb1 6a04 	vmov.f32	s12, #20	@ 0x40a00000  5.0
 80118d0:	eea5 6a24 	vfma.f32	s12, s10, s9
 80118d4:	e72e      	b.n	8011734 <iNemoEngine_API_Update+0x2c8c>
 80118d6:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 801193c <iNemoEngine_API_Update+0x2e94>
 80118da:	eef4 7ac6 	vcmpe.f32	s15, s12
 80118de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118e2:	d50a      	bpl.n	80118fa <iNemoEngine_API_Update+0x2e52>
 80118e4:	ed9f 5a14 	vldr	s10, [pc, #80]	@ 8011938 <iNemoEngine_API_Update+0x2e90>
 80118e8:	eddf 4a23 	vldr	s9, [pc, #140]	@ 8011978 <iNemoEngine_API_Update+0x2ed0>
 80118ec:	ee37 5ac5 	vsub.f32	s10, s15, s10
 80118f0:	eeb2 6a0a 	vmov.f32	s12, #42	@ 0x41500000  13.0
 80118f4:	eea5 6a24 	vfma.f32	s12, s10, s9
 80118f8:	e724      	b.n	8011744 <iNemoEngine_API_Update+0x2c9c>
 80118fa:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80118fe:	eef4 7ac6 	vcmpe.f32	s15, s12
 8011902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011906:	f57f af24 	bpl.w	8011752 <iNemoEngine_API_Update+0x2caa>
 801190a:	ed9f 5a0c 	vldr	s10, [pc, #48]	@ 801193c <iNemoEngine_API_Update+0x2e94>
 801190e:	eddf 4a1b 	vldr	s9, [pc, #108]	@ 801197c <iNemoEngine_API_Update+0x2ed4>
 8011912:	ed9f 6a1b 	vldr	s12, [pc, #108]	@ 8011980 <iNemoEngine_API_Update+0x2ed8>
 8011916:	ee37 5ac5 	vsub.f32	s10, s15, s10
 801191a:	eea5 6a24 	vfma.f32	s12, s10, s9
 801191e:	e722      	b.n	8011766 <iNemoEngine_API_Update+0x2cbe>
 8011920:	3727c5ac 	.word	0x3727c5ac
 8011924:	3ac49ba6 	.word	0x3ac49ba6
 8011928:	3c23d70a 	.word	0x3c23d70a
 801192c:	3c75c28f 	.word	0x3c75c28f
 8011930:	3cf5c28f 	.word	0x3cf5c28f
 8011934:	3d4ccccd 	.word	0x3d4ccccd
 8011938:	3dcccccd 	.word	0x3dcccccd
 801193c:	3e4ccccd 	.word	0x3e4ccccd
 8011940:	47179000 	.word	0x47179000
 8011944:	4415c000 	.word	0x4415c000
 8011948:	3ba3d70a 	.word	0x3ba3d70a
 801194c:	3b449ba6 	.word	0x3b449ba6
 8011950:	411ffff6 	.word	0x411ffff6
 8011954:	418c0000 	.word	0x418c0000
 8011958:	3f933333 	.word	0x3f933333
 801195c:	42af0000 	.word	0x42af0000
 8011960:	43480000 	.word	0x43480000
 8011964:	424a0000 	.word	0x424a0000
 8011968:	41d55556 	.word	0x41d55556
 801196c:	3fcccccd 	.word	0x3fcccccd
 8011970:	4315ffff 	.word	0x4315ffff
 8011974:	43200000 	.word	0x43200000
 8011978:	44848000 	.word	0x44848000
 801197c:	44c80000 	.word	0x44c80000
 8011980:	42ee0000 	.word	0x42ee0000
 8011984:	2000      	movs	r0, #0
 8011986:	f887 0318 	strb.w	r0, [r7, #792]	@ 0x318
 801198a:	f207 40b4 	addw	r0, r7, #1204	@ 0x4b4
 801198e:	49d7      	ldr	r1, [pc, #860]	@ (8011cec <iNemoEngine_API_Update+0x3244>)
 8011990:	6001      	str	r1, [r0, #0]
 8011992:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 8011996:	f207 6124 	addw	r1, r7, #1572	@ 0x624
 801199a:	4ad5      	ldr	r2, [pc, #852]	@ (8011cf0 <iNemoEngine_API_Update+0x3248>)
 801199c:	4bd5      	ldr	r3, [pc, #852]	@ (8011cf4 <iNemoEngine_API_Update+0x324c>)
 801199e:	600a      	str	r2, [r1, #0]
 80119a0:	f8cb 3000 	str.w	r3, [fp]
 80119a4:	f897 64b1 	ldrb.w	r6, [r7, #1201]	@ 0x4b1
 80119a8:	9005      	str	r0, [sp, #20]
 80119aa:	9106      	str	r1, [sp, #24]
 80119ac:	2e00      	cmp	r6, #0
 80119ae:	f001 82f7 	beq.w	8012fa0 <iNemoEngine_API_Update+0x44f8>
 80119b2:	eddf 7ad1 	vldr	s15, [pc, #836]	@ 8011cf8 <iNemoEngine_API_Update+0x3250>
 80119b6:	ee69 da27 	vmul.f32	s27, s18, s15
 80119ba:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 80119be:	ee28 ea27 	vmul.f32	s28, s16, s15
 80119c2:	ee6e aaa7 	vmul.f32	s21, s29, s15
 80119c6:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 80119ca:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 80119ce:	ee17 0a90 	vmov	r0, s15
 80119d2:	f7ee fd5d 	bl	8000490 <__aeabi_f2d>
 80119d6:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 80119da:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80119de:	ee17 0a90 	vmov	r0, s15
 80119e2:	f7ee fd55 	bl	8000490 <__aeabi_f2d>
 80119e6:	ee7e 7a69 	vsub.f32	s15, s28, s19
 80119ea:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80119ee:	ee17 0a90 	vmov	r0, s15
 80119f2:	f7ee fd4d 	bl	8000490 <__aeabi_f2d>
 80119f6:	ee7e 7a29 	vadd.f32	s15, s28, s19
 80119fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80119fe:	ee17 0a90 	vmov	r0, s15
 8011a02:	f7ee fd45 	bl	8000490 <__aeabi_f2d>
 8011a06:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 8011a0a:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8011a0e:	ee17 0a90 	vmov	r0, s15
 8011a12:	f7ee fd3d 	bl	8000490 <__aeabi_f2d>
 8011a16:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 8011a1a:	4602      	mov	r2, r0
 8011a1c:	460b      	mov	r3, r1
 8011a1e:	ee17 0a90 	vmov	r0, s15
 8011a22:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 8011a26:	f7ee fd33 	bl	8000490 <__aeabi_f2d>
 8011a2a:	230c      	movs	r3, #12
 8011a2c:	eef0 7aea 	vabs.f32	s15, s21
 8011a30:	e9cd 0118 	strd	r0, r1, [sp, #96]	@ 0x60
 8011a34:	eddf 9ab1 	vldr	s19, [pc, #708]	@ 8011cfc <iNemoEngine_API_Update+0x3254>
 8011a38:	edcd 7a03 	vstr	s15, [sp, #12]
 8011a3c:	fb13 5606 	smlabb	r6, r3, r6, r5
 8011a40:	f04f 4900 	mov.w	r9, #2147483648	@ 0x80000000
 8011a44:	eef0 caed 	vabs.f32	s25, s27
 8011a48:	eeb0 bace 	vabs.f32	s22, s28
 8011a4c:	46aa      	mov	sl, r5
 8011a4e:	e060      	b.n	8011b12 <iNemoEngine_API_Update+0x306a>
 8011a50:	eddf 7aab 	vldr	s15, [pc, #684]	@ 8011d00 <iNemoEngine_API_Update+0x3258>
 8011a54:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8011a58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a5c:	f280 815a 	bge.w	8011d14 <iNemoEngine_API_Update+0x326c>
 8011a60:	eddf 7aa8 	vldr	s15, [pc, #672]	@ 8011d04 <iNemoEngine_API_Update+0x325c>
 8011a64:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8011a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a6c:	f300 816a 	bgt.w	8011d44 <iNemoEngine_API_Update+0x329c>
 8011a70:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8011a74:	f001 ffac 	bl	80139d0 <ceil>
 8011a78:	ec51 0b10 	vmov	r0, r1, d0
 8011a7c:	f7ef f810 	bl	8000aa0 <__aeabi_d2f>
 8011a80:	4603      	mov	r3, r0
 8011a82:	eeb4 bae9 	vcmpe.f32	s22, s19
 8011a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a8a:	f8ca 3000 	str.w	r3, [sl]
 8011a8e:	d54e      	bpl.n	8011b2e <iNemoEngine_API_Update+0x3086>
 8011a90:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 8011d00 <iNemoEngine_API_Update+0x3258>
 8011a94:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011a98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a9c:	f280 811b 	bge.w	8011cd6 <iNemoEngine_API_Update+0x322e>
 8011aa0:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8011d04 <iNemoEngine_API_Update+0x325c>
 8011aa4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8011aa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011aac:	f300 8148 	bgt.w	8011d40 <iNemoEngine_API_Update+0x3298>
 8011ab0:	ed9d 0b0e 	vldr	d0, [sp, #56]	@ 0x38
 8011ab4:	f001 ff8c 	bl	80139d0 <ceil>
 8011ab8:	ec51 0b10 	vmov	r0, r1, d0
 8011abc:	f7ee fff0 	bl	8000aa0 <__aeabi_d2f>
 8011ac0:	4603      	mov	r3, r0
 8011ac2:	eddd 7a03 	vldr	s15, [sp, #12]
 8011ac6:	f8ca 3004 	str.w	r3, [sl, #4]
 8011aca:	eef4 7ae9 	vcmpe.f32	s15, s19
 8011ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ad2:	d52f      	bpl.n	8011b34 <iNemoEngine_API_Update+0x308c>
 8011ad4:	eddf 7a8a 	vldr	s15, [pc, #552]	@ 8011d00 <iNemoEngine_API_Update+0x3258>
 8011ad8:	eef4 eae7 	vcmpe.f32	s29, s15
 8011adc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ae0:	f280 8122 	bge.w	8011d28 <iNemoEngine_API_Update+0x3280>
 8011ae4:	eddf 7a87 	vldr	s15, [pc, #540]	@ 8011d04 <iNemoEngine_API_Update+0x325c>
 8011ae8:	eef4 eae7 	vcmpe.f32	s29, s15
 8011aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011af0:	f300 8124 	bgt.w	8011d3c <iNemoEngine_API_Update+0x3294>
 8011af4:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 8011af8:	f001 ff6a 	bl	80139d0 <ceil>
 8011afc:	ec51 0b10 	vmov	r0, r1, d0
 8011b00:	f7ee ffce 	bl	8000aa0 <__aeabi_d2f>
 8011b04:	4603      	mov	r3, r0
 8011b06:	f8ca 3008 	str.w	r3, [sl, #8]
 8011b0a:	f10a 0a0c 	add.w	sl, sl, #12
 8011b0e:	45b2      	cmp	sl, r6
 8011b10:	d018      	beq.n	8011b44 <iNemoEngine_API_Update+0x309c>
 8011b12:	eef4 cae9 	vcmpe.f32	s25, s19
 8011b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b1a:	d499      	bmi.n	8011a50 <iNemoEngine_API_Update+0x2fa8>
 8011b1c:	ee1d 3a90 	vmov	r3, s27
 8011b20:	eeb4 bae9 	vcmpe.f32	s22, s19
 8011b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b28:	f8ca 3000 	str.w	r3, [sl]
 8011b2c:	d4b0      	bmi.n	8011a90 <iNemoEngine_API_Update+0x2fe8>
 8011b2e:	ee1e 3a10 	vmov	r3, s28
 8011b32:	e7c6      	b.n	8011ac2 <iNemoEngine_API_Update+0x301a>
 8011b34:	ee1a 3a90 	vmov	r3, s21
 8011b38:	f10a 0a0c 	add.w	sl, sl, #12
 8011b3c:	f84a 3c04 	str.w	r3, [sl, #-4]
 8011b40:	45b2      	cmp	sl, r6
 8011b42:	d1e6      	bne.n	8011b12 <iNemoEngine_API_Update+0x306a>
 8011b44:	f897 a621 	ldrb.w	sl, [r7, #1569]	@ 0x621
 8011b48:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 8011b4c:	f1ba 0f00 	cmp.w	sl, #0
 8011b50:	f000 81ff 	beq.w	8011f52 <iNemoEngine_API_Update+0x34aa>
 8011b54:	eddf 7a6c 	vldr	s15, [pc, #432]	@ 8011d08 <iNemoEngine_API_Update+0x3260>
 8011b58:	ee6c da27 	vmul.f32	s27, s24, s15
 8011b5c:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 8011b60:	ee2d ea27 	vmul.f32	s28, s26, s15
 8011b64:	ee6b aaa7 	vmul.f32	s21, s23, s15
 8011b68:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 8011b6c:	f507 66c5 	add.w	r6, r7, #1576	@ 0x628
 8011b70:	ee17 0a90 	vmov	r0, s15
 8011b74:	f7ee fc8c 	bl	8000490 <__aeabi_f2d>
 8011b78:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 8011b7c:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8011b80:	ee17 0a90 	vmov	r0, s15
 8011b84:	f7ee fc84 	bl	8000490 <__aeabi_f2d>
 8011b88:	ee7e 7a69 	vsub.f32	s15, s28, s19
 8011b8c:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8011b90:	ee17 0a90 	vmov	r0, s15
 8011b94:	f7ee fc7c 	bl	8000490 <__aeabi_f2d>
 8011b98:	ee7e 7a29 	vadd.f32	s15, s28, s19
 8011b9c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011ba0:	ee17 0a90 	vmov	r0, s15
 8011ba4:	f7ee fc74 	bl	8000490 <__aeabi_f2d>
 8011ba8:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 8011bac:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8011bb0:	ee17 0a90 	vmov	r0, s15
 8011bb4:	f7ee fc6c 	bl	8000490 <__aeabi_f2d>
 8011bb8:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 8011bbc:	4602      	mov	r2, r0
 8011bbe:	460b      	mov	r3, r1
 8011bc0:	ee17 0a90 	vmov	r0, s15
 8011bc4:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 8011bc8:	f7ee fc62 	bl	8000490 <__aeabi_f2d>
 8011bcc:	230c      	movs	r3, #12
 8011bce:	eef0 7aea 	vabs.f32	s15, s21
 8011bd2:	fb13 690a 	smlabb	r9, r3, sl, r6
 8011bd6:	e9cd 0118 	strd	r0, r1, [sp, #96]	@ 0x60
 8011bda:	eddf 9a48 	vldr	s19, [pc, #288]	@ 8011cfc <iNemoEngine_API_Update+0x3254>
 8011bde:	edcd 7a03 	vstr	s15, [sp, #12]
 8011be2:	eef0 caed 	vabs.f32	s25, s27
 8011be6:	eeb0 bace 	vabs.f32	s22, s28
 8011bea:	46b2      	mov	sl, r6
 8011bec:	e062      	b.n	8011cb4 <iNemoEngine_API_Update+0x320c>
 8011bee:	eddf 7a47 	vldr	s15, [pc, #284]	@ 8011d0c <iNemoEngine_API_Update+0x3264>
 8011bf2:	eeb4 cae7 	vcmpe.f32	s24, s15
 8011bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bfa:	f280 82d3 	bge.w	80121a4 <iNemoEngine_API_Update+0x36fc>
 8011bfe:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8011d10 <iNemoEngine_API_Update+0x3268>
 8011c02:	eeb4 cae7 	vcmpe.f32	s24, s15
 8011c06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c0a:	f300 82e5 	bgt.w	80121d8 <iNemoEngine_API_Update+0x3730>
 8011c0e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8011c12:	f001 fedd 	bl	80139d0 <ceil>
 8011c16:	ec51 0b10 	vmov	r0, r1, d0
 8011c1a:	f7ee ff41 	bl	8000aa0 <__aeabi_d2f>
 8011c1e:	4603      	mov	r3, r0
 8011c20:	eeb4 bae9 	vcmpe.f32	s22, s19
 8011c24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c28:	f8ca 3000 	str.w	r3, [sl]
 8011c2c:	d550      	bpl.n	8011cd0 <iNemoEngine_API_Update+0x3228>
 8011c2e:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8011d0c <iNemoEngine_API_Update+0x3264>
 8011c32:	eeb4 dae7 	vcmpe.f32	s26, s15
 8011c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c3a:	f280 82a9 	bge.w	8012190 <iNemoEngine_API_Update+0x36e8>
 8011c3e:	eddf 7a34 	vldr	s15, [pc, #208]	@ 8011d10 <iNemoEngine_API_Update+0x3268>
 8011c42:	eeb4 dae7 	vcmpe.f32	s26, s15
 8011c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c4a:	f300 82c2 	bgt.w	80121d2 <iNemoEngine_API_Update+0x372a>
 8011c4e:	ed9d 0b0e 	vldr	d0, [sp, #56]	@ 0x38
 8011c52:	f001 febd 	bl	80139d0 <ceil>
 8011c56:	ec51 0b10 	vmov	r0, r1, d0
 8011c5a:	f7ee ff21 	bl	8000aa0 <__aeabi_d2f>
 8011c5e:	4603      	mov	r3, r0
 8011c60:	eddd 7a03 	vldr	s15, [sp, #12]
 8011c64:	f8ca 3004 	str.w	r3, [sl, #4]
 8011c68:	eef4 7ae9 	vcmpe.f32	s15, s19
 8011c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c70:	f140 8166 	bpl.w	8011f40 <iNemoEngine_API_Update+0x3498>
 8011c74:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8011d0c <iNemoEngine_API_Update+0x3264>
 8011c78:	eef4 bae7 	vcmpe.f32	s23, s15
 8011c7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c80:	f280 829a 	bge.w	80121b8 <iNemoEngine_API_Update+0x3710>
 8011c84:	eddf 7a22 	vldr	s15, [pc, #136]	@ 8011d10 <iNemoEngine_API_Update+0x3268>
 8011c88:	eef4 bae7 	vcmpe.f32	s23, s15
 8011c8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c90:	f300 829c 	bgt.w	80121cc <iNemoEngine_API_Update+0x3724>
 8011c94:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 8011c98:	f001 fe9a 	bl	80139d0 <ceil>
 8011c9c:	ec51 0b10 	vmov	r0, r1, d0
 8011ca0:	f7ee fefe 	bl	8000aa0 <__aeabi_d2f>
 8011ca4:	4603      	mov	r3, r0
 8011ca6:	f8ca 3008 	str.w	r3, [sl, #8]
 8011caa:	f10a 0a0c 	add.w	sl, sl, #12
 8011cae:	45ca      	cmp	sl, r9
 8011cb0:	f000 814f 	beq.w	8011f52 <iNemoEngine_API_Update+0x34aa>
 8011cb4:	eef4 cae9 	vcmpe.f32	s25, s19
 8011cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cbc:	d497      	bmi.n	8011bee <iNemoEngine_API_Update+0x3146>
 8011cbe:	ee1d 3a90 	vmov	r3, s27
 8011cc2:	eeb4 bae9 	vcmpe.f32	s22, s19
 8011cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cca:	f8ca 3000 	str.w	r3, [sl]
 8011cce:	d4ae      	bmi.n	8011c2e <iNemoEngine_API_Update+0x3186>
 8011cd0:	ee1e 3a10 	vmov	r3, s28
 8011cd4:	e7c4      	b.n	8011c60 <iNemoEngine_API_Update+0x31b8>
 8011cd6:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8011cda:	f001 fef5 	bl	8013ac8 <floor>
 8011cde:	ec51 0b10 	vmov	r0, r1, d0
 8011ce2:	f7ee fedd 	bl	8000aa0 <__aeabi_d2f>
 8011ce6:	4603      	mov	r3, r0
 8011ce8:	e6eb      	b.n	8011ac2 <iNemoEngine_API_Update+0x301a>
 8011cea:	bf00      	nop
 8011cec:	3a7001e0 	.word	0x3a7001e0
 8011cf0:	3a000100 	.word	0x3a000100
 8011cf4:	3a8c0118 	.word	0x3a8c0118
 8011cf8:	44888777 	.word	0x44888777
 8011cfc:	4b000000 	.word	0x4b000000
 8011d00:	39f001e1 	.word	0x39f001e1
 8011d04:	b9f001e1 	.word	0xb9f001e1
 8011d08:	44fffe00 	.word	0x44fffe00
 8011d0c:	39800100 	.word	0x39800100
 8011d10:	b9800100 	.word	0xb9800100
 8011d14:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8011d18:	f001 fed6 	bl	8013ac8 <floor>
 8011d1c:	ec51 0b10 	vmov	r0, r1, d0
 8011d20:	f7ee febe 	bl	8000aa0 <__aeabi_d2f>
 8011d24:	4603      	mov	r3, r0
 8011d26:	e6ac      	b.n	8011a82 <iNemoEngine_API_Update+0x2fda>
 8011d28:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 8011d2c:	f001 fecc 	bl	8013ac8 <floor>
 8011d30:	ec51 0b10 	vmov	r0, r1, d0
 8011d34:	f7ee feb4 	bl	8000aa0 <__aeabi_d2f>
 8011d38:	4603      	mov	r3, r0
 8011d3a:	e6e4      	b.n	8011b06 <iNemoEngine_API_Update+0x305e>
 8011d3c:	464b      	mov	r3, r9
 8011d3e:	e6e2      	b.n	8011b06 <iNemoEngine_API_Update+0x305e>
 8011d40:	464b      	mov	r3, r9
 8011d42:	e6be      	b.n	8011ac2 <iNemoEngine_API_Update+0x301a>
 8011d44:	464b      	mov	r3, r9
 8011d46:	e69c      	b.n	8011a82 <iNemoEngine_API_Update+0x2fda>
 8011d48:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 8011d4c:	4bb1      	ldr	r3, [pc, #708]	@ (8012014 <iNemoEngine_API_Update+0x356c>)
 8011d4e:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8011d52:	2100      	movs	r1, #0
 8011d54:	f8c7 51cc 	str.w	r5, [r7, #460]	@ 0x1cc
 8011d58:	f8c7 51d0 	str.w	r5, [r7, #464]	@ 0x1d0
 8011d5c:	f887 11ac 	strb.w	r1, [r7, #428]	@ 0x1ac
 8011d60:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8011d64:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 8011d68:	f001 fbfc 	bl	8013564 <memset>
 8011d6c:	ed97 6a02 	vldr	s12, [r7, #8]
 8011d70:	eddf 7aa9 	vldr	s15, [pc, #676]	@ 8012018 <iNemoEngine_API_Update+0x3570>
 8011d74:	eddf 5aa9 	vldr	s11, [pc, #676]	@ 801201c <iNemoEngine_API_Update+0x3574>
 8011d78:	ed9f 5aa9 	vldr	s10, [pc, #676]	@ 8012020 <iNemoEngine_API_Update+0x3578>
 8011d7c:	eddf 3aa9 	vldr	s7, [pc, #676]	@ 8012024 <iNemoEngine_API_Update+0x357c>
 8011d80:	ed9f 4aa9 	vldr	s8, [pc, #676]	@ 8012028 <iNemoEngine_API_Update+0x3580>
 8011d84:	f8c7 50c4 	str.w	r5, [r7, #196]	@ 0xc4
 8011d88:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011d8c:	2300      	movs	r3, #0
 8011d8e:	edc7 7a34 	vstr	s15, [r7, #208]	@ 0xd0
 8011d92:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 801202c <iNemoEngine_API_Update+0x3584>
 8011d96:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8011d9a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011d9e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8011da2:	edc7 7a4e 	vstr	s15, [r7, #312]	@ 0x138
 8011da6:	eddf 7aa2 	vldr	s15, [pc, #648]	@ 8012030 <iNemoEngine_API_Update+0x3588>
 8011daa:	4ba2      	ldr	r3, [pc, #648]	@ (8012034 <iNemoEngine_API_Update+0x358c>)
 8011dac:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8011db0:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011db4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8011db8:	edc7 7a50 	vstr	s15, [r7, #320]	@ 0x140
 8011dbc:	eddf 7a9e 	vldr	s15, [pc, #632]	@ 8012038 <iNemoEngine_API_Update+0x3590>
 8011dc0:	4b9e      	ldr	r3, [pc, #632]	@ (801203c <iNemoEngine_API_Update+0x3594>)
 8011dc2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8011dc6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011dca:	4b9d      	ldr	r3, [pc, #628]	@ (8012040 <iNemoEngine_API_Update+0x3598>)
 8011dcc:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0
 8011dd0:	eddf 7a9c 	vldr	s15, [pc, #624]	@ 8012044 <iNemoEngine_API_Update+0x359c>
 8011dd4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8011dd8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011ddc:	4b9a      	ldr	r3, [pc, #616]	@ (8012048 <iNemoEngine_API_Update+0x35a0>)
 8011dde:	edc7 7a52 	vstr	s15, [r7, #328]	@ 0x148
 8011de2:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8011de6:	eddf 7a99 	vldr	s15, [pc, #612]	@ 801204c <iNemoEngine_API_Update+0x35a4>
 8011dea:	4b99      	ldr	r3, [pc, #612]	@ (8012050 <iNemoEngine_API_Update+0x35a8>)
 8011dec:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8011df0:	4b98      	ldr	r3, [pc, #608]	@ (8012054 <iNemoEngine_API_Update+0x35ac>)
 8011df2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8011df6:	ee66 5a25 	vmul.f32	s11, s12, s11
 8011dfa:	4b97      	ldr	r3, [pc, #604]	@ (8012058 <iNemoEngine_API_Update+0x35b0>)
 8011dfc:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8011e00:	ee26 5a05 	vmul.f32	s10, s12, s10
 8011e04:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011e08:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 8011e0c:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8011e10:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8011e14:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8011e18:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 8011e1c:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 8011e20:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 8011e24:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 8011e28:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8011e2c:	f8c7 512c 	str.w	r5, [r7, #300]	@ 0x12c
 8011e30:	f8c7 50cc 	str.w	r5, [r7, #204]	@ 0xcc
 8011e34:	f8c7 5134 	str.w	r5, [r7, #308]	@ 0x134
 8011e38:	edc7 7a3a 	vstr	s15, [r7, #232]	@ 0xe8
 8011e3c:	eddf 6a87 	vldr	s13, [pc, #540]	@ 801205c <iNemoEngine_API_Update+0x35b4>
 8011e40:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8012060 <iNemoEngine_API_Update+0x35b8>
 8011e44:	eddf 7a87 	vldr	s15, [pc, #540]	@ 8012064 <iNemoEngine_API_Update+0x35bc>
 8011e48:	eddf 4a87 	vldr	s9, [pc, #540]	@ 8012068 <iNemoEngine_API_Update+0x35c0>
 8011e4c:	edc7 5a32 	vstr	s11, [r7, #200]	@ 0xc8
 8011e50:	edc7 5a4c 	vstr	s11, [r7, #304]	@ 0x130
 8011e54:	ed87 5a36 	vstr	s10, [r7, #216]	@ 0xd8
 8011e58:	ed87 5a54 	vstr	s10, [r7, #336]	@ 0x150
 8011e5c:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8011e60:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8011e64:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8011e68:	f04f 537d 	mov.w	r3, #1061158912	@ 0x3f400000
 8011e6c:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 8011e70:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8011e74:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8011e78:	ee66 6a26 	vmul.f32	s13, s12, s13
 8011e7c:	ee26 7a07 	vmul.f32	s14, s12, s14
 8011e80:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011e84:	ee66 2a23 	vmul.f32	s5, s12, s7
 8011e88:	ee26 3a02 	vmul.f32	s6, s12, s4
 8011e8c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8011e90:	ee66 4a24 	vmul.f32	s9, s12, s9
 8011e94:	4b75      	ldr	r3, [pc, #468]	@ (801206c <iNemoEngine_API_Update+0x35c4>)
 8011e96:	4a76      	ldr	r2, [pc, #472]	@ (8012070 <iNemoEngine_API_Update+0x35c8>)
 8011e98:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8011e9c:	ee66 1a04 	vmul.f32	s3, s12, s8
 8011ea0:	4b74      	ldr	r3, [pc, #464]	@ (8012074 <iNemoEngine_API_Update+0x35cc>)
 8011ea2:	f8df e1ec 	ldr.w	lr, [pc, #492]	@ 8012090 <iNemoEngine_API_Update+0x35e8>
 8011ea6:	f8df c1ec 	ldr.w	ip, [pc, #492]	@ 8012094 <iNemoEngine_API_Update+0x35ec>
 8011eaa:	4e73      	ldr	r6, [pc, #460]	@ (8012078 <iNemoEngine_API_Update+0x35d0>)
 8011eac:	4d73      	ldr	r5, [pc, #460]	@ (801207c <iNemoEngine_API_Update+0x35d4>)
 8011eae:	4874      	ldr	r0, [pc, #464]	@ (8012080 <iNemoEngine_API_Update+0x35d8>)
 8011eb0:	4974      	ldr	r1, [pc, #464]	@ (8012084 <iNemoEngine_API_Update+0x35dc>)
 8011eb2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8011eb6:	edc7 3a3d 	vstr	s7, [r7, #244]	@ 0xf4
 8011eba:	f8c7 e15c 	str.w	lr, [r7, #348]	@ 0x15c
 8011ebe:	f8c7 c0fc 	str.w	ip, [r7, #252]	@ 0xfc
 8011ec2:	f8c7 6164 	str.w	r6, [r7, #356]	@ 0x164
 8011ec6:	f8c7 516c 	str.w	r5, [r7, #364]	@ 0x16c
 8011eca:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174
 8011ece:	edc7 1a46 	vstr	s3, [r7, #280]	@ 0x118
 8011ed2:	edc7 4a60 	vstr	s9, [r7, #384]	@ 0x180
 8011ed6:	f8c7 119c 	str.w	r1, [r7, #412]	@ 0x19c
 8011eda:	ed87 2a66 	vstr	s4, [r7, #408]	@ 0x198
 8011ede:	ed87 4a65 	vstr	s8, [r7, #404]	@ 0x194
 8011ee2:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 8011ee6:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8011eea:	edc7 6a3c 	vstr	s13, [r7, #240]	@ 0xf0
 8011eee:	edc7 6a56 	vstr	s13, [r7, #344]	@ 0x158
 8011ef2:	ed87 7a3e 	vstr	s14, [r7, #248]	@ 0xf8
 8011ef6:	ed87 7a58 	vstr	s14, [r7, #352]	@ 0x160
 8011efa:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100
 8011efe:	edc7 7a5a 	vstr	s15, [r7, #360]	@ 0x168
 8011f02:	edc7 2a42 	vstr	s5, [r7, #264]	@ 0x108
 8011f06:	edc7 2a5c 	vstr	s5, [r7, #368]	@ 0x170
 8011f0a:	ed87 3a44 	vstr	s6, [r7, #272]	@ 0x110
 8011f0e:	ed87 3a5e 	vstr	s6, [r7, #376]	@ 0x178
 8011f12:	ed87 6a48 	vstr	s12, [r7, #288]	@ 0x120
 8011f16:	ed87 6a62 	vstr	s12, [r7, #392]	@ 0x188
 8011f1a:	edc7 5a64 	vstr	s11, [r7, #400]	@ 0x190
 8011f1e:	787b      	ldrb	r3, [r7, #1]
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	f000 81a7 	beq.w	8012274 <iNemoEngine_API_Update+0x37cc>
 8011f26:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 8011f2a:	932b      	str	r3, [sp, #172]	@ 0xac
 8011f2c:	f607 1344 	addw	r3, r7, #2372	@ 0x944
 8011f30:	932c      	str	r3, [sp, #176]	@ 0xb0
 8011f32:	f607 1348 	addw	r3, r7, #2376	@ 0x948
 8011f36:	932d      	str	r3, [sp, #180]	@ 0xb4
 8011f38:	2300      	movs	r3, #0
 8011f3a:	707b      	strb	r3, [r7, #1]
 8011f3c:	f7fd b8ad 	b.w	800f09a <iNemoEngine_API_Update+0x5f2>
 8011f40:	ee1a 3a90 	vmov	r3, s21
 8011f44:	f10a 0a0c 	add.w	sl, sl, #12
 8011f48:	f84a 3c04 	str.w	r3, [sl, #-4]
 8011f4c:	45ca      	cmp	sl, r9
 8011f4e:	f47f aeb1 	bne.w	8011cb4 <iNemoEngine_API_Update+0x320c>
 8011f52:	f897 a791 	ldrb.w	sl, [r7, #1937]	@ 0x791
 8011f56:	f1ba 0f00 	cmp.w	sl, #0
 8011f5a:	f000 87f3 	beq.w	8012f44 <iNemoEngine_API_Update+0x449c>
 8011f5e:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 8012088 <iNemoEngine_API_Update+0x35e0>
 8011f62:	ed9d 7a10 	vldr	s14, [sp, #64]	@ 0x40
 8011f66:	ee6f daa7 	vmul.f32	s27, s31, s15
 8011f6a:	eef6 9a00 	vmov.f32	s19, #96	@ 0x3f000000  0.5
 8011f6e:	ee67 aa27 	vmul.f32	s21, s14, s15
 8011f72:	ee2f ea27 	vmul.f32	s28, s30, s15
 8011f76:	ee7d 7ae9 	vsub.f32	s15, s27, s19
 8011f7a:	eef0 caed 	vabs.f32	s25, s27
 8011f7e:	ee17 0a90 	vmov	r0, s15
 8011f82:	f7ee fa85 	bl	8000490 <__aeabi_f2d>
 8011f86:	ee7d 7aa9 	vadd.f32	s15, s27, s19
 8011f8a:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8011f8e:	ee17 0a90 	vmov	r0, s15
 8011f92:	f7ee fa7d 	bl	8000490 <__aeabi_f2d>
 8011f96:	ee7e 7a69 	vsub.f32	s15, s28, s19
 8011f9a:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8011f9e:	ee17 0a90 	vmov	r0, s15
 8011fa2:	f7ee fa75 	bl	8000490 <__aeabi_f2d>
 8011fa6:	ee7e 7a29 	vadd.f32	s15, s28, s19
 8011faa:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 8011fae:	ee17 0a90 	vmov	r0, s15
 8011fb2:	f7ee fa6d 	bl	8000490 <__aeabi_f2d>
 8011fb6:	ee7a 7ae9 	vsub.f32	s15, s21, s19
 8011fba:	e9cd 0116 	strd	r0, r1, [sp, #88]	@ 0x58
 8011fbe:	ee17 0a90 	vmov	r0, s15
 8011fc2:	f7ee fa65 	bl	8000490 <__aeabi_f2d>
 8011fc6:	ee7a 7aa9 	vadd.f32	s15, s21, s19
 8011fca:	4602      	mov	r2, r0
 8011fcc:	460b      	mov	r3, r1
 8011fce:	ee17 0a90 	vmov	r0, s15
 8011fd2:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 8011fd6:	f7ee fa5b 	bl	8000490 <__aeabi_f2d>
 8011fda:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 8011fde:	eef0 7aea 	vabs.f32	s15, s21
 8011fe2:	220c      	movs	r2, #12
 8011fe4:	fb12 320a 	smlabb	r2, r2, sl, r3
 8011fe8:	edcd 7a03 	vstr	s15, [sp, #12]
 8011fec:	eef0 7a4d 	vmov.f32	s15, s26
 8011ff0:	e9cd 011a 	strd	r0, r1, [sp, #104]	@ 0x68
 8011ff4:	eeb0 da6e 	vmov.f32	s26, s29
 8011ff8:	eddf 9a24 	vldr	s19, [pc, #144]	@ 801208c <iNemoEngine_API_Update+0x35e4>
 8011ffc:	930e      	str	r3, [sp, #56]	@ 0x38
 8011ffe:	eef0 ea6b 	vmov.f32	s29, s23
 8012002:	eeb0 bace 	vabs.f32	s22, s28
 8012006:	eef0 ba49 	vmov.f32	s23, s18
 801200a:	469a      	mov	sl, r3
 801200c:	4691      	mov	r9, r2
 801200e:	eeb0 9a67 	vmov.f32	s18, s15
 8012012:	e0ac      	b.n	801216e <iNemoEngine_API_Update+0x36c6>
 8012014:	bf666666 	.word	0xbf666666
 8012018:	3d072b02 	.word	0x3d072b02
 801201c:	3ca3d70a 	.word	0x3ca3d70a
 8012020:	3d4ccccd 	.word	0x3d4ccccd
 8012024:	3ecccccd 	.word	0x3ecccccd
 8012028:	3f4ccccd 	.word	0x3f4ccccd
 801202c:	3cb43958 	.word	0x3cb43958
 8012030:	3cf5c28f 	.word	0x3cf5c28f
 8012034:	3eb33333 	.word	0x3eb33333
 8012038:	3d75c28f 	.word	0x3d75c28f
 801203c:	3ee66666 	.word	0x3ee66666
 8012040:	3f866666 	.word	0x3f866666
 8012044:	3d23d70a 	.word	0x3d23d70a
 8012048:	3f8ccccd 	.word	0x3f8ccccd
 801204c:	3d8f5c29 	.word	0x3d8f5c29
 8012050:	3f933333 	.word	0x3f933333
 8012054:	3ebd70a4 	.word	0x3ebd70a4
 8012058:	40a00000 	.word	0x40a00000
 801205c:	3dcccccd 	.word	0x3dcccccd
 8012060:	3e4ccccd 	.word	0x3e4ccccd
 8012064:	3e99999a 	.word	0x3e99999a
 8012068:	3f666666 	.word	0x3f666666
 801206c:	40200000 	.word	0x40200000
 8012070:	3f99999a 	.word	0x3f99999a
 8012074:	40400000 	.word	0x40400000
 8012078:	3fb9999a 	.word	0x3fb9999a
 801207c:	3fcccccd 	.word	0x3fcccccd
 8012080:	3fe66666 	.word	0x3fe66666
 8012084:	3f333333 	.word	0x3f333333
 8012088:	446a0ccd 	.word	0x446a0ccd
 801208c:	4b000000 	.word	0x4b000000
 8012090:	3fa66666 	.word	0x3fa66666
 8012094:	3f19999a 	.word	0x3f19999a
 8012098:	3cfaad3b 	.word	0x3cfaad3b
 801209c:	bcfaad3b 	.word	0xbcfaad3b
 80120a0:	80000000 	.word	0x80000000
 80120a4:	eddd 7a1d 	vldr	s15, [sp, #116]	@ 0x74
 80120a8:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 8012098 <iNemoEngine_API_Update+0x35f0>
 80120ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80120b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120b4:	f280 80b1 	bge.w	801221a <iNemoEngine_API_Update+0x3772>
 80120b8:	ed1f 7a08 	vldr	s14, [pc, #-32]	@ 801209c <iNemoEngine_API_Update+0x35f4>
 80120bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80120c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120c4:	f300 80c3 	bgt.w	801224e <iNemoEngine_API_Update+0x37a6>
 80120c8:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80120cc:	f001 fc80 	bl	80139d0 <ceil>
 80120d0:	ec51 0b10 	vmov	r0, r1, d0
 80120d4:	f7ee fce4 	bl	8000aa0 <__aeabi_d2f>
 80120d8:	4603      	mov	r3, r0
 80120da:	eeb4 bae9 	vcmpe.f32	s22, s19
 80120de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120e2:	f8ca 3000 	str.w	r3, [sl]
 80120e6:	d550      	bpl.n	801218a <iNemoEngine_API_Update+0x36e2>
 80120e8:	eddd 7a1e 	vldr	s15, [sp, #120]	@ 0x78
 80120ec:	ed1f 7a16 	vldr	s14, [pc, #-88]	@ 8012098 <iNemoEngine_API_Update+0x35f0>
 80120f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80120f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120f8:	f280 8085 	bge.w	8012206 <iNemoEngine_API_Update+0x375e>
 80120fc:	ed1f 7a19 	vldr	s14, [pc, #-100]	@ 801209c <iNemoEngine_API_Update+0x35f4>
 8012100:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012108:	f300 809e 	bgt.w	8012248 <iNemoEngine_API_Update+0x37a0>
 801210c:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8012110:	f001 fc5e 	bl	80139d0 <ceil>
 8012114:	ec51 0b10 	vmov	r0, r1, d0
 8012118:	f7ee fcc2 	bl	8000aa0 <__aeabi_d2f>
 801211c:	4603      	mov	r3, r0
 801211e:	eddd 7a03 	vldr	s15, [sp, #12]
 8012122:	f8ca 3004 	str.w	r3, [sl, #4]
 8012126:	eef4 7ae9 	vcmpe.f32	s15, s19
 801212a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801212e:	d556      	bpl.n	80121de <iNemoEngine_API_Update+0x3736>
 8012130:	eddd 7a08 	vldr	s15, [sp, #32]
 8012134:	ed1f 7a28 	vldr	s14, [pc, #-160]	@ 8012098 <iNemoEngine_API_Update+0x35f0>
 8012138:	eef4 7ac7 	vcmpe.f32	s15, s14
 801213c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012140:	da75      	bge.n	801222e <iNemoEngine_API_Update+0x3786>
 8012142:	ed1f 7a2a 	vldr	s14, [pc, #-168]	@ 801209c <iNemoEngine_API_Update+0x35f4>
 8012146:	eef4 7ac7 	vcmpe.f32	s15, s14
 801214a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801214e:	dc78      	bgt.n	8012242 <iNemoEngine_API_Update+0x379a>
 8012150:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 8012154:	f001 fc3c 	bl	80139d0 <ceil>
 8012158:	ec51 0b10 	vmov	r0, r1, d0
 801215c:	f7ee fca0 	bl	8000aa0 <__aeabi_d2f>
 8012160:	4603      	mov	r3, r0
 8012162:	f8ca 3008 	str.w	r3, [sl, #8]
 8012166:	f10a 0a0c 	add.w	sl, sl, #12
 801216a:	45ca      	cmp	sl, r9
 801216c:	d03f      	beq.n	80121ee <iNemoEngine_API_Update+0x3746>
 801216e:	eef4 cae9 	vcmpe.f32	s25, s19
 8012172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012176:	d495      	bmi.n	80120a4 <iNemoEngine_API_Update+0x35fc>
 8012178:	ee1d 3a90 	vmov	r3, s27
 801217c:	eeb4 bae9 	vcmpe.f32	s22, s19
 8012180:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012184:	f8ca 3000 	str.w	r3, [sl]
 8012188:	d4ae      	bmi.n	80120e8 <iNemoEngine_API_Update+0x3640>
 801218a:	ee1e 3a10 	vmov	r3, s28
 801218e:	e7c6      	b.n	801211e <iNemoEngine_API_Update+0x3676>
 8012190:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8012194:	f001 fc98 	bl	8013ac8 <floor>
 8012198:	ec51 0b10 	vmov	r0, r1, d0
 801219c:	f7ee fc80 	bl	8000aa0 <__aeabi_d2f>
 80121a0:	4603      	mov	r3, r0
 80121a2:	e55d      	b.n	8011c60 <iNemoEngine_API_Update+0x31b8>
 80121a4:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80121a8:	f001 fc8e 	bl	8013ac8 <floor>
 80121ac:	ec51 0b10 	vmov	r0, r1, d0
 80121b0:	f7ee fc76 	bl	8000aa0 <__aeabi_d2f>
 80121b4:	4603      	mov	r3, r0
 80121b6:	e533      	b.n	8011c20 <iNemoEngine_API_Update+0x3178>
 80121b8:	ed9d 0b18 	vldr	d0, [sp, #96]	@ 0x60
 80121bc:	f001 fc84 	bl	8013ac8 <floor>
 80121c0:	ec51 0b10 	vmov	r0, r1, d0
 80121c4:	f7ee fc6c 	bl	8000aa0 <__aeabi_d2f>
 80121c8:	4603      	mov	r3, r0
 80121ca:	e56c      	b.n	8011ca6 <iNemoEngine_API_Update+0x31fe>
 80121cc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80121d0:	e569      	b.n	8011ca6 <iNemoEngine_API_Update+0x31fe>
 80121d2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80121d6:	e543      	b.n	8011c60 <iNemoEngine_API_Update+0x31b8>
 80121d8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80121dc:	e520      	b.n	8011c20 <iNemoEngine_API_Update+0x3178>
 80121de:	ee1a 3a90 	vmov	r3, s21
 80121e2:	f10a 0a0c 	add.w	sl, sl, #12
 80121e6:	f84a 3c04 	str.w	r3, [sl, #-4]
 80121ea:	45ca      	cmp	sl, r9
 80121ec:	d1bf      	bne.n	801216e <iNemoEngine_API_Update+0x36c6>
 80121ee:	eef0 7a49 	vmov.f32	s15, s18
 80121f2:	eeb0 9a6b 	vmov.f32	s18, s23
 80121f6:	eef0 ba6e 	vmov.f32	s23, s29
 80121fa:	eef0 ea4d 	vmov.f32	s29, s26
 80121fe:	eeb0 da67 	vmov.f32	s26, s15
 8012202:	f7fc bf5e 	b.w	800f0c2 <iNemoEngine_API_Update+0x61a>
 8012206:	ed9d 0b16 	vldr	d0, [sp, #88]	@ 0x58
 801220a:	f001 fc5d 	bl	8013ac8 <floor>
 801220e:	ec51 0b10 	vmov	r0, r1, d0
 8012212:	f7ee fc45 	bl	8000aa0 <__aeabi_d2f>
 8012216:	4603      	mov	r3, r0
 8012218:	e781      	b.n	801211e <iNemoEngine_API_Update+0x3676>
 801221a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801221e:	f001 fc53 	bl	8013ac8 <floor>
 8012222:	ec51 0b10 	vmov	r0, r1, d0
 8012226:	f7ee fc3b 	bl	8000aa0 <__aeabi_d2f>
 801222a:	4603      	mov	r3, r0
 801222c:	e755      	b.n	80120da <iNemoEngine_API_Update+0x3632>
 801222e:	ed9d 0b1a 	vldr	d0, [sp, #104]	@ 0x68
 8012232:	f001 fc49 	bl	8013ac8 <floor>
 8012236:	ec51 0b10 	vmov	r0, r1, d0
 801223a:	f7ee fc31 	bl	8000aa0 <__aeabi_d2f>
 801223e:	4603      	mov	r3, r0
 8012240:	e78f      	b.n	8012162 <iNemoEngine_API_Update+0x36ba>
 8012242:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012246:	e78c      	b.n	8012162 <iNemoEngine_API_Update+0x36ba>
 8012248:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801224c:	e767      	b.n	801211e <iNemoEngine_API_Update+0x3676>
 801224e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012252:	e742      	b.n	80120da <iNemoEngine_API_Update+0x3632>
 8012254:	edd7 ea4b 	vldr	s29, [r7, #300]	@ 0x12c
 8012258:	ee2a aa2e 	vmul.f32	s20, s20, s29
 801225c:	f7fd bfd2 	b.w	8010204 <iNemoEngine_API_Update+0x175c>
 8012260:	edd7 ea63 	vldr	s29, [r7, #396]	@ 0x18c
 8012264:	ee2a aa2e 	vmul.f32	s20, s20, s29
 8012268:	f7fd bfcc 	b.w	8010204 <iNemoEngine_API_Update+0x175c>
 801226c:	ed97 9a49 	vldr	s18, [r7, #292]	@ 0x124
 8012270:	f7fd be41 	b.w	800fef6 <iNemoEngine_API_Update+0x144e>
 8012274:	f507 6314 	add.w	r3, r7, #2368	@ 0x940
 8012278:	f607 1244 	addw	r2, r7, #2372	@ 0x944
 801227c:	f607 1148 	addw	r1, r7, #2376	@ 0x948
 8012280:	932b      	str	r3, [sp, #172]	@ 0xac
 8012282:	681b      	ldr	r3, [r3, #0]
 8012284:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8012288:	6813      	ldr	r3, [r2, #0]
 801228a:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 801228e:	680b      	ldr	r3, [r1, #0]
 8012290:	922c      	str	r2, [sp, #176]	@ 0xb0
 8012292:	912d      	str	r1, [sp, #180]	@ 0xb4
 8012294:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8012298:	e64e      	b.n	8011f38 <iNemoEngine_API_Update+0x3490>
 801229a:	f207 43b4 	addw	r3, r7, #1204	@ 0x4b4
 801229e:	ed93 0a00 	vldr	s0, [r3]
 80122a2:	f507 6097 	add.w	r0, r7, #1208	@ 0x4b8
 80122a6:	f7fa ff35 	bl	800d114 <dataDerivative5>
 80122aa:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 80122ae:	eeb0 3a40 	vmov.f32	s6, s0
 80122b2:	f507 60c5 	add.w	r0, r7, #1576	@ 0x628
 80122b6:	ed93 0a00 	vldr	s0, [r3]
 80122ba:	f7fa ff2b 	bl	800d114 <dataDerivative5>
 80122be:	f207 7b94 	addw	fp, r7, #1940	@ 0x794
 80122c2:	eef0 2a40 	vmov.f32	s5, s0
 80122c6:	f507 60f3 	add.w	r0, r7, #1944	@ 0x798
 80122ca:	ed9b 0a00 	vldr	s0, [fp]
 80122ce:	f7fa ff21 	bl	800d114 <dataDerivative5>
 80122d2:	f9b7 3976 	ldrsh.w	r3, [r7, #2422]	@ 0x976
 80122d6:	ee07 3a90 	vmov	s15, r3
 80122da:	3301      	adds	r3, #1
 80122dc:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 80122e0:	ee07 3a90 	vmov	s15, r3
 80122e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80122e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80122ec:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80122f0:	f607 106c 	addw	r0, r7, #2412	@ 0x96c
 80122f4:	f607 1168 	addw	r1, r7, #2408	@ 0x968
 80122f8:	f507 6217 	add.w	r2, r7, #2416	@ 0x970
 80122fc:	b21b      	sxth	r3, r3
 80122fe:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8012302:	ed90 7a00 	vldr	s14, [r0]
 8012306:	ed91 5a00 	vldr	s10, [r1]
 801230a:	eef0 7a43 	vmov.f32	s15, s6
 801230e:	eee7 7a25 	vfma.f32	s15, s14, s11
 8012312:	eeb0 7a62 	vmov.f32	s14, s5
 8012316:	eea5 7a85 	vfma.f32	s14, s11, s10
 801231a:	ed92 5a00 	vldr	s10, [r2]
 801231e:	eef0 6a40 	vmov.f32	s13, s0
 8012322:	eee5 6a85 	vfma.f32	s13, s11, s10
 8012326:	ee67 7a86 	vmul.f32	s15, s15, s12
 801232a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801232e:	ee66 6a86 	vmul.f32	s13, s13, s12
 8012332:	edc0 7a00 	vstr	s15, [r0]
 8012336:	ed81 7a00 	vstr	s14, [r1]
 801233a:	edc2 6a00 	vstr	s13, [r2]
 801233e:	f8a7 3976 	strh.w	r3, [r7, #2422]	@ 0x976
 8012342:	f47c abd8 	bne.w	800eaf6 <iNemoEngine_API_Update+0x4e>
 8012346:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 801234a:	ee27 7a06 	vmul.f32	s14, s14, s12
 801234e:	ee66 6a86 	vmul.f32	s13, s13, s12
 8012352:	ee67 7a86 	vmul.f32	s15, s15, s12
 8012356:	2300      	movs	r3, #0
 8012358:	ed87 7a07 	vstr	s14, [r7, #28]
 801235c:	edc7 6a08 	vstr	s13, [r7, #32]
 8012360:	edc7 7a06 	vstr	s15, [r7, #24]
 8012364:	6003      	str	r3, [r0, #0]
 8012366:	600b      	str	r3, [r1, #0]
 8012368:	6013      	str	r3, [r2, #0]
 801236a:	2300      	movs	r3, #0
 801236c:	f8a7 3976 	strh.w	r3, [r7, #2422]	@ 0x976
 8012370:	f887 3978 	strb.w	r3, [r7, #2424]	@ 0x978
 8012374:	f7fc bbbf 	b.w	800eaf6 <iNemoEngine_API_Update+0x4e>
 8012378:	ed1f 9ab7 	vldr	s18, [pc, #-732]	@ 80120a0 <iNemoEngine_API_Update+0x35f8>
 801237c:	f7fd b942 	b.w	800f604 <iNemoEngine_API_Update+0xb5c>
 8012380:	ed1f 8ab9 	vldr	s16, [pc, #-740]	@ 80120a0 <iNemoEngine_API_Update+0x35f8>
 8012384:	f7fd b994 	b.w	800f6b0 <iNemoEngine_API_Update+0xc08>
 8012388:	9b03      	ldr	r3, [sp, #12]
 801238a:	9309      	str	r3, [sp, #36]	@ 0x24
 801238c:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8012390:	939f      	str	r3, [sp, #636]	@ 0x27c
 8012392:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8012396:	93a0      	str	r3, [sp, #640]	@ 0x280
 8012398:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 801239c:	93a1      	str	r3, [sp, #644]	@ 0x284
 801239e:	2300      	movs	r3, #0
 80123a0:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 80123a4:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 80123a8:	f7fe bc68 	b.w	8010c7c <iNemoEngine_API_Update+0x21d4>
 80123ac:	ed5f eac4 	vldr	s29, [pc, #-784]	@ 80120a0 <iNemoEngine_API_Update+0x35f8>
 80123b0:	f7fd b953 	b.w	800f65a <iNemoEngine_API_Update+0xbb2>
 80123b4:	ed1f 9ac6 	vldr	s18, [pc, #-792]	@ 80120a0 <iNemoEngine_API_Update+0x35f8>
 80123b8:	f7fd b8bb 	b.w	800f532 <iNemoEngine_API_Update+0xa8a>
 80123bc:	ed5f eac8 	vldr	s29, [pc, #-800]	@ 80120a0 <iNemoEngine_API_Update+0x35f8>
 80123c0:	f7fd b88c 	b.w	800f4dc <iNemoEngine_API_Update+0xa34>
 80123c4:	ed1f 8aca 	vldr	s16, [pc, #-808]	@ 80120a0 <iNemoEngine_API_Update+0x35f8>
 80123c8:	f7fd b85d 	b.w	800f486 <iNemoEngine_API_Update+0x9de>
 80123cc:	ed5f eacc 	vldr	s29, [pc, #-816]	@ 80120a0 <iNemoEngine_API_Update+0x35f8>
 80123d0:	f7fc bff0 	b.w	800f3b4 <iNemoEngine_API_Update+0x90c>
 80123d4:	ed1f 8ace 	vldr	s16, [pc, #-824]	@ 80120a0 <iNemoEngine_API_Update+0x35f8>
 80123d8:	f7fc bfc1 	b.w	800f35e <iNemoEngine_API_Update+0x8b6>
 80123dc:	ed1f 9ad0 	vldr	s18, [pc, #-832]	@ 80120a0 <iNemoEngine_API_Update+0x35f8>
 80123e0:	f7fc bf92 	b.w	800f308 <iNemoEngine_API_Update+0x860>
 80123e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80123e8:	f280 836c 	bge.w	8012ac4 <iNemoEngine_API_Update+0x401c>
 80123ec:	ed97 3a31 	vldr	s6, [r7, #196]	@ 0xc4
 80123f0:	edd7 7a33 	vldr	s15, [r7, #204]	@ 0xcc
 80123f4:	ee75 5ae3 	vsub.f32	s11, s11, s7
 80123f8:	ee77 7ac3 	vsub.f32	s15, s15, s6
 80123fc:	ee78 3a63 	vsub.f32	s7, s16, s7
 8012400:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8012404:	ee87 9aa5 	vdiv.f32	s18, s15, s11
 8012408:	ee39 9a03 	vadd.f32	s18, s18, s6
 801240c:	f7ff b82c 	b.w	8011468 <iNemoEngine_API_Update+0x29c0>
 8012410:	f8b7 31a6 	ldrh.w	r3, [r7, #422]	@ 0x1a6
 8012414:	3301      	adds	r3, #1
 8012416:	b29b      	uxth	r3, r3
 8012418:	2a00      	cmp	r2, #0
 801241a:	f040 85cf 	bne.w	8012fbc <iNemoEngine_API_Update+0x4514>
 801241e:	eddf 7ae6 	vldr	s15, [pc, #920]	@ 80127b8 <iNemoEngine_API_Update+0x3d10>
 8012422:	eddf 6ae6 	vldr	s13, [pc, #920]	@ 80127bc <iNemoEngine_API_Update+0x3d14>
 8012426:	2b31      	cmp	r3, #49	@ 0x31
 8012428:	bf98      	it	ls
 801242a:	eef0 7a66 	vmovls.f32	s15, s13
 801242e:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 8012432:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8012436:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801243a:	f5b3 0f8c 	cmp.w	r3, #4587520	@ 0x460000
 801243e:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8012442:	f000 85b1 	beq.w	8012fa8 <iNemoEngine_API_Update+0x4500>
 8012446:	f5b3 0fc8 	cmp.w	r3, #6553600	@ 0x640000
 801244a:	f47e adc9 	bne.w	8010fe0 <iNemoEngine_API_Update+0x2538>
 801244e:	2301      	movs	r3, #1
 8012450:	f887 31a4 	strb.w	r3, [r7, #420]	@ 0x1a4
 8012454:	f507 63c3 	add.w	r3, r7, #1560	@ 0x618
 8012458:	edd3 5a00 	vldr	s11, [r3]
 801245c:	f507 63f1 	add.w	r3, r7, #1928	@ 0x788
 8012460:	ed93 7a00 	vldr	s14, [r3]
 8012464:	f207 6314 	addw	r3, r7, #1556	@ 0x614
 8012468:	ed93 5a00 	vldr	s10, [r3]
 801246c:	ee65 4aa5 	vmul.f32	s9, s11, s11
 8012470:	f207 7384 	addw	r3, r7, #1924	@ 0x784
 8012474:	eee5 4a05 	vfma.f32	s9, s10, s10
 8012478:	a84d      	add	r0, sp, #308	@ 0x134
 801247a:	462a      	mov	r2, r5
 801247c:	edd3 6a00 	vldr	s13, [r3]
 8012480:	f207 631c 	addw	r3, r7, #1564	@ 0x61c
 8012484:	edd3 7a00 	vldr	s15, [r3]
 8012488:	eee7 4aa7 	vfma.f32	s9, s15, s15
 801248c:	f207 738c 	addw	r3, r7, #1932	@ 0x78c
 8012490:	a947      	add	r1, sp, #284	@ 0x11c
 8012492:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 8012496:	eef1 3ae4 	vsqrt.f32	s7, s9
 801249a:	462e      	mov	r6, r5
 801249c:	4654      	mov	r4, sl
 801249e:	ee27 6a07 	vmul.f32	s12, s14, s14
 80124a2:	eec4 4a23 	vdiv.f32	s9, s8, s7
 80124a6:	eea6 6aa6 	vfma.f32	s12, s13, s13
 80124aa:	ee67 7aa4 	vmul.f32	s15, s15, s9
 80124ae:	ee65 5aa4 	vmul.f32	s11, s11, s9
 80124b2:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 80124b6:	edd3 7a00 	vldr	s15, [r3]
 80124ba:	edcd 5a48 	vstr	s11, [sp, #288]	@ 0x120
 80124be:	eea7 6aa7 	vfma.f32	s12, s15, s15
 80124c2:	ee25 5a24 	vmul.f32	s10, s10, s9
 80124c6:	eef1 5ac6 	vsqrt.f32	s11, s12
 80124ca:	ed8d 5a47 	vstr	s10, [sp, #284]	@ 0x11c
 80124ce:	ee84 6a25 	vdiv.f32	s12, s8, s11
 80124d2:	ee27 7a06 	vmul.f32	s14, s14, s12
 80124d6:	ee67 7a86 	vmul.f32	s15, s15, s12
 80124da:	ee66 6a86 	vmul.f32	s13, s13, s12
 80124de:	ed8d 7a4e 	vstr	s14, [sp, #312]	@ 0x138
 80124e2:	edcd 7a4f 	vstr	s15, [sp, #316]	@ 0x13c
 80124e6:	edcd 6a4d 	vstr	s13, [sp, #308]	@ 0x134
 80124ea:	f7fa fef9 	bl	800d2e0 <getRotationMatrix>
 80124ee:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80124f0:	46de      	mov	lr, fp
 80124f2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80124f6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80124f8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80124fc:	6836      	ldr	r6, [r6, #0]
 80124fe:	f8ce 6000 	str.w	r6, [lr]
 8012502:	46dc      	mov	ip, fp
 8012504:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012508:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801250a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801250e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8012510:	ed9b 7a00 	vldr	s14, [fp]
 8012514:	eddb 7a01 	vldr	s15, [fp, #4]
 8012518:	6026      	str	r6, [r4, #0]
 801251a:	eeb0 7ac7 	vabs.f32	s14, s14
 801251e:	eef0 7ae7 	vabs.f32	s15, s15
 8012522:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801252a:	f100 8574 	bmi.w	8013016 <iNemoEngine_API_Update+0x456e>
 801252e:	2304      	movs	r3, #4
 8012530:	2000      	movs	r0, #0
 8012532:	eef0 7a47 	vmov.f32	s15, s14
 8012536:	4699      	mov	r9, r3
 8012538:	2103      	movs	r1, #3
 801253a:	2606      	movs	r6, #6
 801253c:	f04f 0e07 	mov.w	lr, #7
 8012540:	461a      	mov	r2, r3
 8012542:	f04f 0c01 	mov.w	ip, #1
 8012546:	9004      	str	r0, [sp, #16]
 8012548:	ed9b 7a02 	vldr	s14, [fp, #8]
 801254c:	eeb0 7ac7 	vabs.f32	s14, s14
 8012550:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012558:	f300 854d 	bgt.w	8012ff6 <iNemoEngine_API_Update+0x454e>
 801255c:	2305      	movs	r3, #5
 801255e:	2408      	movs	r4, #8
 8012560:	e9cd 3405 	strd	r3, r4, [sp, #20]
 8012564:	2302      	movs	r3, #2
 8012566:	464c      	mov	r4, r9
 8012568:	445c      	add	r4, fp
 801256a:	4458      	add	r0, fp
 801256c:	edd4 6a00 	vldr	s13, [r4]
 8012570:	ed90 7a00 	vldr	s14, [r0]
 8012574:	9804      	ldr	r0, [sp, #16]
 8012576:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801257a:	eb0a 0b8c 	add.w	fp, sl, ip, lsl #2
 801257e:	eb0a 0483 	add.w	r4, sl, r3, lsl #2
 8012582:	eb0a 0980 	add.w	r9, sl, r0, lsl #2
 8012586:	0080      	lsls	r0, r0, #2
 8012588:	9004      	str	r0, [sp, #16]
 801258a:	eb0a 0081 	add.w	r0, sl, r1, lsl #2
 801258e:	0089      	lsls	r1, r1, #2
 8012590:	9107      	str	r1, [sp, #28]
 8012592:	009b      	lsls	r3, r3, #2
 8012594:	edcb 7a00 	vstr	s15, [fp]
 8012598:	ed94 7a00 	vldr	s14, [r4]
 801259c:	edd9 7a00 	vldr	s15, [r9]
 80125a0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80125a4:	ea4f 098e 	mov.w	r9, lr, lsl #2
 80125a8:	edc4 6a00 	vstr	s13, [r4]
 80125ac:	eb0a 0482 	add.w	r4, sl, r2, lsl #2
 80125b0:	ed9b 6a00 	vldr	s12, [fp]
 80125b4:	ed90 7a00 	vldr	s14, [r0]
 80125b8:	edd4 7a00 	vldr	s15, [r4]
 80125bc:	eee6 7a47 	vfms.f32	s15, s12, s14
 80125c0:	edc4 7a00 	vstr	s15, [r4]
 80125c4:	edd0 7a00 	vldr	s15, [r0]
 80125c8:	9805      	ldr	r0, [sp, #20]
 80125ca:	eb0a 0180 	add.w	r1, sl, r0, lsl #2
 80125ce:	ed91 7a00 	vldr	s14, [r1]
 80125d2:	eea6 7ae7 	vfms.f32	s14, s13, s15
 80125d6:	ea4f 0b80 	mov.w	fp, r0, lsl #2
 80125da:	00b0      	lsls	r0, r6, #2
 80125dc:	9005      	str	r0, [sp, #20]
 80125de:	ed81 7a00 	vstr	s14, [r1]
 80125e2:	eb0a 008e 	add.w	r0, sl, lr, lsl #2
 80125e6:	eb0a 0186 	add.w	r1, sl, r6, lsl #2
 80125ea:	ed91 5a00 	vldr	s10, [r1]
 80125ee:	edd0 7a00 	vldr	s15, [r0]
 80125f2:	9e06      	ldr	r6, [sp, #24]
 80125f4:	eee6 7a45 	vfms.f32	s15, s12, s10
 80125f8:	eef0 5ac7 	vabs.f32	s11, s14
 80125fc:	edc0 7a00 	vstr	s15, [r0]
 8012600:	ed91 6a00 	vldr	s12, [r1]
 8012604:	eb0a 0186 	add.w	r1, sl, r6, lsl #2
 8012608:	edd1 7a00 	vldr	s15, [r1]
 801260c:	eee6 7ac6 	vfms.f32	s15, s13, s12
 8012610:	00b6      	lsls	r6, r6, #2
 8012612:	edc1 7a00 	vstr	s15, [r1]
 8012616:	edd4 6a00 	vldr	s13, [r4]
 801261a:	eeb0 6ae6 	vabs.f32	s12, s13
 801261e:	eef4 5ac6 	vcmpe.f32	s11, s12
 8012622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012626:	ea4f 018c 	mov.w	r1, ip, lsl #2
 801262a:	ea4f 0482 	mov.w	r4, r2, lsl #2
 801262e:	f300 84cd 	bgt.w	8012fcc <iNemoEngine_API_Update+0x4524>
 8012632:	ed90 6a00 	vldr	s12, [r0]
 8012636:	9804      	ldr	r0, [sp, #16]
 8012638:	eec7 1a26 	vdiv.f32	s3, s14, s13
 801263c:	eb0a 020b 	add.w	r2, sl, fp
 8012640:	4456      	add	r6, sl
 8012642:	4454      	add	r4, sl
 8012644:	eb0a 0b09 	add.w	fp, sl, r9
 8012648:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 801264c:	eee1 7ac6 	vfms.f32	s15, s3, s12
 8012650:	edc2 1a00 	vstr	s3, [r2]
 8012654:	9a05      	ldr	r2, [sp, #20]
 8012656:	edc6 7a00 	vstr	s15, [r6]
 801265a:	4452      	add	r2, sl
 801265c:	ed92 3a00 	vldr	s6, [r2]
 8012660:	9a07      	ldr	r2, [sp, #28]
 8012662:	ed9b 2a00 	vldr	s4, [fp]
 8012666:	4452      	add	r2, sl
 8012668:	edd2 4a00 	vldr	s9, [r2]
 801266c:	9a03      	ldr	r2, [sp, #12]
 801266e:	9209      	str	r2, [sp, #36]	@ 0x24
 8012670:	eb0a 0201 	add.w	r2, sl, r1
 8012674:	ed92 0a00 	vldr	s0, [r2]
 8012678:	eb0a 0203 	add.w	r2, sl, r3
 801267c:	edd2 2a00 	vldr	s5, [r2]
 8012680:	aa72      	add	r2, sp, #456	@ 0x1c8
 8012682:	ee80 1aa7 	vdiv.f32	s2, s1, s15
 8012686:	4402      	add	r2, r0
 8012688:	edd2 6a00 	vldr	s13, [r2]
 801268c:	edd4 7a00 	vldr	s15, [r4]
 8012690:	aa72      	add	r2, sp, #456	@ 0x1c8
 8012692:	440a      	add	r2, r1
 8012694:	eec0 3aa7 	vdiv.f32	s7, s1, s15
 8012698:	edd2 7a00 	vldr	s15, [r2]
 801269c:	aa72      	add	r2, sp, #456	@ 0x1c8
 801269e:	441a      	add	r2, r3
 80126a0:	ed92 7a00 	vldr	s14, [r2]
 80126a4:	eee0 7a66 	vfms.f32	s15, s0, s13
 80126a8:	aa75      	add	r2, sp, #468	@ 0x1d4
 80126aa:	4402      	add	r2, r0
 80126ac:	eea2 7ae6 	vfms.f32	s14, s5, s13
 80126b0:	eea1 7ae7 	vfms.f32	s14, s3, s15
 80126b4:	ee21 7a07 	vmul.f32	s14, s2, s14
 80126b8:	eee2 7a47 	vfms.f32	s15, s4, s14
 80126bc:	eee3 6a47 	vfms.f32	s13, s6, s14
 80126c0:	ee63 7aa7 	vmul.f32	s15, s7, s15
 80126c4:	ed85 7a02 	vstr	s14, [r5, #8]
 80126c8:	eee4 6ae7 	vfms.f32	s13, s9, s15
 80126cc:	edc5 7a01 	vstr	s15, [r5, #4]
 80126d0:	eeb0 4a66 	vmov.f32	s8, s13
 80126d4:	edd2 6a00 	vldr	s13, [r2]
 80126d8:	aa75      	add	r2, sp, #468	@ 0x1d4
 80126da:	440a      	add	r2, r1
 80126dc:	ed92 6a00 	vldr	s12, [r2]
 80126e0:	aa75      	add	r2, sp, #468	@ 0x1d4
 80126e2:	441a      	add	r2, r3
 80126e4:	edd2 5a00 	vldr	s11, [r2]
 80126e8:	aa78      	add	r2, sp, #480	@ 0x1e0
 80126ea:	4411      	add	r1, r2
 80126ec:	4413      	add	r3, r2
 80126ee:	4402      	add	r2, r0
 80126f0:	ed92 5a00 	vldr	s10, [r2]
 80126f4:	edd1 7a00 	vldr	s15, [r1]
 80126f8:	ed93 7a00 	vldr	s14, [r3]
 80126fc:	eea0 6a66 	vfms.f32	s12, s0, s13
 8012700:	eb0a 0300 	add.w	r3, sl, r0
 8012704:	a95c      	add	r1, sp, #368	@ 0x170
 8012706:	eee5 7a40 	vfms.f32	s15, s10, s0
 801270a:	4628      	mov	r0, r5
 801270c:	eee2 5ae6 	vfms.f32	s11, s5, s13
 8012710:	eea5 7a62 	vfms.f32	s14, s10, s5
 8012714:	ed93 0a00 	vldr	s0, [r3]
 8012718:	eee1 5ac6 	vfms.f32	s11, s3, s12
 801271c:	2300      	movs	r3, #0
 801271e:	eea1 7ae7 	vfms.f32	s14, s3, s15
 8012722:	eec0 2a80 	vdiv.f32	s5, s1, s0
 8012726:	ee27 7a01 	vmul.f32	s14, s14, s2
 801272a:	ee61 5a25 	vmul.f32	s11, s2, s11
 801272e:	eee7 7a42 	vfms.f32	s15, s14, s4
 8012732:	eea2 6a65 	vfms.f32	s12, s4, s11
 8012736:	eee3 6a65 	vfms.f32	s13, s6, s11
 801273a:	edc5 5a05 	vstr	s11, [r5, #20]
 801273e:	eef0 5a45 	vmov.f32	s11, s10
 8012742:	eee7 5a43 	vfms.f32	s11, s14, s6
 8012746:	ee67 7aa3 	vmul.f32	s15, s15, s7
 801274a:	ee23 6a86 	vmul.f32	s12, s7, s12
 801274e:	eee7 5ae4 	vfms.f32	s11, s15, s9
 8012752:	eee4 6ac6 	vfms.f32	s13, s9, s12
 8012756:	ee22 4a84 	vmul.f32	s8, s5, s8
 801275a:	ee62 6aa6 	vmul.f32	s13, s5, s13
 801275e:	ee62 2aa5 	vmul.f32	s5, s5, s11
 8012762:	edc5 6a03 	vstr	s13, [r5, #12]
 8012766:	ed85 7a08 	vstr	s14, [r5, #32]
 801276a:	edc5 7a07 	vstr	s15, [r5, #28]
 801276e:	ed85 4a00 	vstr	s8, [r5]
 8012772:	ed85 6a04 	vstr	s12, [r5, #16]
 8012776:	edc5 2a06 	vstr	s5, [r5, #24]
 801277a:	f7fa fd11 	bl	800d1a0 <b_dcm2q>
 801277e:	ed9d 7a5d 	vldr	s14, [sp, #372]	@ 0x174
 8012782:	eddd 7a5e 	vldr	s15, [sp, #376]	@ 0x178
 8012786:	eddd 6a5c 	vldr	s13, [sp, #368]	@ 0x170
 801278a:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 801278e:	ee37 7a07 	vadd.f32	s14, s14, s14
 8012792:	ee76 6aa6 	vadd.f32	s13, s13, s13
 8012796:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801279a:	edcd 6a47 	vstr	s13, [sp, #284]	@ 0x11c
 801279e:	ed8d 7a48 	vstr	s14, [sp, #288]	@ 0x120
 80127a2:	edcd 7a49 	vstr	s15, [sp, #292]	@ 0x124
 80127a6:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 80127aa:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 80127ae:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 80127b2:	f7fe ba63 	b.w	8010c7c <iNemoEngine_API_Update+0x21d4>
 80127b6:	bf00      	nop
 80127b8:	3e4cccce 	.word	0x3e4cccce
 80127bc:	3eaaaaab 	.word	0x3eaaaaab
 80127c0:	a958      	add	r1, sp, #352	@ 0x160
 80127c2:	a872      	add	r0, sp, #456	@ 0x1c8
 80127c4:	edcd 5a18 	vstr	s11, [sp, #96]	@ 0x60
 80127c8:	ed8d 0a08 	vstr	s0, [sp, #32]
 80127cc:	edcd 6a07 	vstr	s13, [sp, #28]
 80127d0:	ed8d 7a06 	vstr	s14, [sp, #24]
 80127d4:	f7fa fce4 	bl	800d1a0 <b_dcm2q>
 80127d8:	eddd 7a22 	vldr	s15, [sp, #136]	@ 0x88
 80127dc:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 80127e0:	edc7 7a72 	vstr	s15, [r7, #456]	@ 0x1c8
 80127e4:	edc7 9a73 	vstr	s19, [r7, #460]	@ 0x1cc
 80127e8:	4631      	mov	r1, r6
 80127ea:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 80127ee:	f507 70ea 	add.w	r0, r7, #468	@ 0x1d4
 80127f2:	f000 feb7 	bl	8013564 <memset>
 80127f6:	4ba0      	ldr	r3, [pc, #640]	@ (8012a78 <iNemoEngine_API_Update+0x3fd0>)
 80127f8:	703e      	strb	r6, [r7, #0]
 80127fa:	eef0 7a69 	vmov.f32	s15, s19
 80127fe:	ed9d ba58 	vldr	s22, [sp, #352]	@ 0x160
 8012802:	eddd aa59 	vldr	s21, [sp, #356]	@ 0x164
 8012806:	eddd 9a5a 	vldr	s19, [sp, #360]	@ 0x168
 801280a:	eddd ca5b 	vldr	s25, [sp, #364]	@ 0x16c
 801280e:	ed9d 5a22 	vldr	s10, [sp, #136]	@ 0x88
 8012812:	eddd 5a18 	vldr	s11, [sp, #96]	@ 0x60
 8012816:	ed9d 0a08 	vldr	s0, [sp, #32]
 801281a:	eddd 6a07 	vldr	s13, [sp, #28]
 801281e:	ed9d 7a06 	vldr	s14, [sp, #24]
 8012822:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8012826:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 801282a:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 801282e:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8012832:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8012836:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 801283a:	f8c7 32c4 	str.w	r3, [r7, #708]	@ 0x2c4
 801283e:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 8012842:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 8012846:	2601      	movs	r6, #1
 8012848:	f7fd bd29 	b.w	801029e <iNemoEngine_API_Update+0x17f6>
 801284c:	eddf 7a94 	vldr	s15, [pc, #592]	@ 8012aa0 <iNemoEngine_API_Update+0x3ff8>
 8012850:	eeb4 eae7 	vcmpe.f32	s28, s15
 8012854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012858:	f53d aeb2 	bmi.w	80105c0 <iNemoEngine_API_Update+0x1b18>
 801285c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801285e:	2b00      	cmp	r3, #0
 8012860:	f47d aeb7 	bne.w	80105d2 <iNemoEngine_API_Update+0x1b2a>
 8012864:	f7fd beac 	b.w	80105c0 <iNemoEngine_API_Update+0x1b18>
 8012868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801286c:	d511      	bpl.n	8012892 <iNemoEngine_API_Update+0x3dea>
 801286e:	ed97 3a4d 	vldr	s6, [r7, #308]	@ 0x134
 8012872:	edd7 3a4f 	vldr	s7, [r7, #316]	@ 0x13c
 8012876:	ee77 7ae5 	vsub.f32	s15, s15, s11
 801287a:	ee73 3ac3 	vsub.f32	s7, s7, s6
 801287e:	ee78 5a65 	vsub.f32	s11, s16, s11
 8012882:	ee63 5aa5 	vmul.f32	s11, s7, s11
 8012886:	eec5 eaa7 	vdiv.f32	s29, s11, s15
 801288a:	ee7e ea83 	vadd.f32	s29, s29, s6
 801288e:	f7fd bb68 	b.w	800ff62 <iNemoEngine_API_Update+0x14ba>
 8012892:	edd7 5a50 	vldr	s11, [r7, #320]	@ 0x140
 8012896:	eeb4 8ae5 	vcmpe.f32	s16, s11
 801289a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801289e:	f140 834a 	bpl.w	8012f36 <iNemoEngine_API_Update+0x448e>
 80128a2:	ed97 3a4f 	vldr	s6, [r7, #316]	@ 0x13c
 80128a6:	edd7 3a51 	vldr	s7, [r7, #324]	@ 0x144
 80128aa:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80128ae:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80128b2:	ee78 7a67 	vsub.f32	s15, s16, s15
 80128b6:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80128ba:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 80128be:	ee7e ea83 	vadd.f32	s29, s29, s6
 80128c2:	edd7 7a52 	vldr	s15, [r7, #328]	@ 0x148
 80128c6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80128ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128ce:	f6fd ab68 	blt.w	800ffa2 <iNemoEngine_API_Update+0x14fa>
 80128d2:	edd7 5a54 	vldr	s11, [r7, #336]	@ 0x150
 80128d6:	eef4 5ac8 	vcmpe.f32	s11, s16
 80128da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128de:	f340 8295 	ble.w	8012e0c <iNemoEngine_API_Update+0x4364>
 80128e2:	ed97 3a53 	vldr	s6, [r7, #332]	@ 0x14c
 80128e6:	edd7 3a55 	vldr	s7, [r7, #340]	@ 0x154
 80128ea:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80128ee:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80128f2:	ee78 7a67 	vsub.f32	s15, s16, s15
 80128f6:	ee63 3aa7 	vmul.f32	s7, s7, s15
 80128fa:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 80128fe:	ee7e ea83 	vadd.f32	s29, s29, s6
 8012902:	edd7 7a56 	vldr	s15, [r7, #344]	@ 0x158
 8012906:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801290a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801290e:	f6fd ab68 	blt.w	800ffe2 <iNemoEngine_API_Update+0x153a>
 8012912:	edd7 5a58 	vldr	s11, [r7, #352]	@ 0x160
 8012916:	eeb4 8ae5 	vcmpe.f32	s16, s11
 801291a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801291e:	f140 8258 	bpl.w	8012dd2 <iNemoEngine_API_Update+0x432a>
 8012922:	ed97 3a57 	vldr	s6, [r7, #348]	@ 0x15c
 8012926:	edd7 3a59 	vldr	s7, [r7, #356]	@ 0x164
 801292a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 801292e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012932:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012936:	ee63 3aa7 	vmul.f32	s7, s7, s15
 801293a:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 801293e:	ee7e ea83 	vadd.f32	s29, s29, s6
 8012942:	edd7 7a5a 	vldr	s15, [r7, #360]	@ 0x168
 8012946:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801294a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801294e:	f6fd ab68 	blt.w	8010022 <iNemoEngine_API_Update+0x157a>
 8012952:	edd7 5a5c 	vldr	s11, [r7, #368]	@ 0x170
 8012956:	eeb4 8ae5 	vcmpe.f32	s16, s11
 801295a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801295e:	f140 825f 	bpl.w	8012e20 <iNemoEngine_API_Update+0x4378>
 8012962:	ed97 3a5b 	vldr	s6, [r7, #364]	@ 0x16c
 8012966:	edd7 3a5d 	vldr	s7, [r7, #372]	@ 0x174
 801296a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 801296e:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012972:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012976:	ee63 3aa7 	vmul.f32	s7, s7, s15
 801297a:	eec3 eaa5 	vdiv.f32	s29, s7, s11
 801297e:	ee7e ea83 	vadd.f32	s29, s29, s6
 8012982:	edd7 7a5e 	vldr	s15, [r7, #376]	@ 0x178
 8012986:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801298a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801298e:	f6fd ab68 	blt.w	8010062 <iNemoEngine_API_Update+0x15ba>
 8012992:	edd7 5a60 	vldr	s11, [r7, #384]	@ 0x180
 8012996:	eeb4 8ae5 	vcmpe.f32	s16, s11
 801299a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801299e:	f140 82d6 	bpl.w	8012f4e <iNemoEngine_API_Update+0x44a6>
 80129a2:	edd7 3a5f 	vldr	s7, [r7, #380]	@ 0x17c
 80129a6:	ed97 5a61 	vldr	s10, [r7, #388]	@ 0x184
 80129aa:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80129ae:	ee35 5a63 	vsub.f32	s10, s10, s7
 80129b2:	ee78 7a67 	vsub.f32	s15, s16, s15
 80129b6:	ee25 5a27 	vmul.f32	s10, s10, s15
 80129ba:	eec5 ea25 	vdiv.f32	s29, s10, s11
 80129be:	ee7e eaa3 	vadd.f32	s29, s29, s7
 80129c2:	f7fd bb65 	b.w	8010090 <iNemoEngine_API_Update+0x15e8>
 80129c6:	eef4 7ac4 	vcmpe.f32	s15, s8
 80129ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80129ce:	f57e aef1 	bpl.w	80117b4 <iNemoEngine_API_Update+0x2d0c>
 80129d2:	ed9f 4a2a 	vldr	s8, [pc, #168]	@ 8012a7c <iNemoEngine_API_Update+0x3fd4>
 80129d6:	eef4 7ac4 	vcmpe.f32	s15, s8
 80129da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80129de:	da03      	bge.n	80129e8 <iNemoEngine_API_Update+0x3f40>
 80129e0:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 80129e4:	f7fe bef8 	b.w	80117d8 <iNemoEngine_API_Update+0x2d30>
 80129e8:	ed9f 4a25 	vldr	s8, [pc, #148]	@ 8012a80 <iNemoEngine_API_Update+0x3fd8>
 80129ec:	eef4 7ac4 	vcmpe.f32	s15, s8
 80129f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80129f4:	f57e aef8 	bpl.w	80117e8 <iNemoEngine_API_Update+0x2d40>
 80129f8:	ed9f 4a20 	vldr	s8, [pc, #128]	@ 8012a7c <iNemoEngine_API_Update+0x3fd4>
 80129fc:	ed9f 3a21 	vldr	s6, [pc, #132]	@ 8012a84 <iNemoEngine_API_Update+0x3fdc>
 8012a00:	eddf 9a21 	vldr	s19, [pc, #132]	@ 8012a88 <iNemoEngine_API_Update+0x3fe0>
 8012a04:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8012a08:	eee4 9a03 	vfma.f32	s19, s8, s6
 8012a0c:	ed9f 4a1f 	vldr	s8, [pc, #124]	@ 8012a8c <iNemoEngine_API_Update+0x3fe4>
 8012a10:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012a14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a18:	f6fe aef8 	blt.w	801180c <iNemoEngine_API_Update+0x2d64>
 8012a1c:	ed9f 4a1c 	vldr	s8, [pc, #112]	@ 8012a90 <iNemoEngine_API_Update+0x3fe8>
 8012a20:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012a24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a28:	f57e aef8 	bpl.w	801181c <iNemoEngine_API_Update+0x2d74>
 8012a2c:	ed9f 4a17 	vldr	s8, [pc, #92]	@ 8012a8c <iNemoEngine_API_Update+0x3fe4>
 8012a30:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8012a34:	eeb1 3a04 	vmov.f32	s6, #20	@ 0x40a00000  5.0
 8012a38:	eef7 9a08 	vmov.f32	s19, #120	@ 0x3fc00000  1.5
 8012a3c:	eee4 9a03 	vfma.f32	s19, s8, s6
 8012a40:	ed9f 4a14 	vldr	s8, [pc, #80]	@ 8012a94 <iNemoEngine_API_Update+0x3fec>
 8012a44:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012a48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a4c:	f6fe aef8 	blt.w	8011840 <iNemoEngine_API_Update+0x2d98>
 8012a50:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8012a54:	eef4 7ac4 	vcmpe.f32	s15, s8
 8012a58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a5c:	f57e aef7 	bpl.w	801184e <iNemoEngine_API_Update+0x2da6>
 8012a60:	ed9f 4a0c 	vldr	s8, [pc, #48]	@ 8012a94 <iNemoEngine_API_Update+0x3fec>
 8012a64:	ed9f 3a0c 	vldr	s6, [pc, #48]	@ 8012a98 <iNemoEngine_API_Update+0x3ff0>
 8012a68:	ee37 4ac4 	vsub.f32	s8, s15, s8
 8012a6c:	eef2 9a05 	vmov.f32	s19, #37	@ 0x41280000  10.5
 8012a70:	eee4 9a03 	vfma.f32	s19, s8, s6
 8012a74:	f7fe bef5 	b.w	8011862 <iNemoEngine_API_Update+0x2dba>
 8012a78:	40a00000 	.word	0x40a00000
 8012a7c:	3c75c28f 	.word	0x3c75c28f
 8012a80:	3cf5c28f 	.word	0x3cf5c28f
 8012a84:	40d5555a 	.word	0x40d5555a
 8012a88:	3f866666 	.word	0x3f866666
 8012a8c:	3d4ccccd 	.word	0x3d4ccccd
 8012a90:	3dcccccd 	.word	0x3dcccccd
 8012a94:	3e4ccccd 	.word	0x3e4ccccd
 8012a98:	43055555 	.word	0x43055555
 8012a9c:	43c7ffff 	.word	0x43c7ffff
 8012aa0:	3ecccccd 	.word	0x3ecccccd
 8012aa4:	3e999998 	.word	0x3e999998
 8012aa8:	3f99999a 	.word	0x3f99999a
 8012aac:	42100000 	.word	0x42100000
 8012ab0:	42c7ffff 	.word	0x42c7ffff
 8012ab4:	3d088889 	.word	0x3d088889
 8012ab8:	3d0d3dcb 	.word	0x3d0d3dcb
 8012abc:	3e4cccd0 	.word	0x3e4cccd0
 8012ac0:	3f8ccccd 	.word	0x3f8ccccd
 8012ac4:	edd7 5a36 	vldr	s11, [r7, #216]	@ 0xd8
 8012ac8:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012acc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ad0:	f140 8278 	bpl.w	8012fc4 <iNemoEngine_API_Update+0x451c>
 8012ad4:	ed97 3a35 	vldr	s6, [r7, #212]	@ 0xd4
 8012ad8:	edd7 3a37 	vldr	s7, [r7, #220]	@ 0xdc
 8012adc:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012ae0:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012ae4:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012ae8:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012aec:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8012af0:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012af4:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8012af8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012afc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b00:	f6fe acd2 	blt.w	80114a8 <iNemoEngine_API_Update+0x2a00>
 8012b04:	edd7 5a3a 	vldr	s11, [r7, #232]	@ 0xe8
 8012b08:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b10:	f140 8178 	bpl.w	8012e04 <iNemoEngine_API_Update+0x435c>
 8012b14:	ed97 3a39 	vldr	s6, [r7, #228]	@ 0xe4
 8012b18:	edd7 3a3b 	vldr	s7, [r7, #236]	@ 0xec
 8012b1c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012b20:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012b24:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012b28:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012b2c:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8012b30:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012b34:	edd7 7a3c 	vldr	s15, [r7, #240]	@ 0xf0
 8012b38:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012b3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b40:	f6fe acd2 	blt.w	80114e8 <iNemoEngine_API_Update+0x2a40>
 8012b44:	edd7 5a3e 	vldr	s11, [r7, #248]	@ 0xf8
 8012b48:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b50:	f140 8154 	bpl.w	8012dfc <iNemoEngine_API_Update+0x4354>
 8012b54:	ed97 3a3d 	vldr	s6, [r7, #244]	@ 0xf4
 8012b58:	edd7 3a3f 	vldr	s7, [r7, #252]	@ 0xfc
 8012b5c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012b60:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012b64:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012b68:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012b6c:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8012b70:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012b74:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 8012b78:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b80:	f6fe acd2 	blt.w	8011528 <iNemoEngine_API_Update+0x2a80>
 8012b84:	edd7 5a42 	vldr	s11, [r7, #264]	@ 0x108
 8012b88:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b90:	f140 8130 	bpl.w	8012df4 <iNemoEngine_API_Update+0x434c>
 8012b94:	ed97 3a41 	vldr	s6, [r7, #260]	@ 0x104
 8012b98:	edd7 3a43 	vldr	s7, [r7, #268]	@ 0x10c
 8012b9c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012ba0:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8012ba4:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012ba8:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8012bac:	ee83 9aa5 	vdiv.f32	s18, s7, s11
 8012bb0:	ee39 9a03 	vadd.f32	s18, s18, s6
 8012bb4:	edd7 7a44 	vldr	s15, [r7, #272]	@ 0x110
 8012bb8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8012bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bc0:	f6fe acd2 	blt.w	8011568 <iNemoEngine_API_Update+0x2ac0>
 8012bc4:	edd7 5a46 	vldr	s11, [r7, #280]	@ 0x118
 8012bc8:	eeb4 8ae5 	vcmpe.f32	s16, s11
 8012bcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bd0:	f140 8109 	bpl.w	8012de6 <iNemoEngine_API_Update+0x433e>
 8012bd4:	edd7 3a45 	vldr	s7, [r7, #276]	@ 0x114
 8012bd8:	ed97 5a47 	vldr	s10, [r7, #284]	@ 0x11c
 8012bdc:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8012be0:	ee35 5a63 	vsub.f32	s10, s10, s7
 8012be4:	ee78 7a67 	vsub.f32	s15, s16, s15
 8012be8:	ee65 7a27 	vmul.f32	s15, s10, s15
 8012bec:	ee87 9aa5 	vdiv.f32	s18, s15, s11
 8012bf0:	ee39 9a23 	vadd.f32	s18, s18, s7
 8012bf4:	f7fd b97f 	b.w	800fef6 <iNemoEngine_API_Update+0x144e>
 8012bf8:	eeb0 ba6a 	vmov.f32	s22, s21
 8012bfc:	f7fc bac7 	b.w	800f18e <iNemoEngine_API_Update+0x6e6>
 8012c00:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8012c04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c08:	dd45      	ble.n	8012c96 <iNemoEngine_API_Update+0x41ee>
 8012c0a:	ed5f 7a5c 	vldr	s15, [pc, #-368]	@ 8012a9c <iNemoEngine_API_Update+0x3ff4>
 8012c0e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c16:	f140 80d7 	bpl.w	8012dc8 <iNemoEngine_API_Update+0x4320>
 8012c1a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8012c1e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c26:	f140 80bc 	bpl.w	8012da2 <iNemoEngine_API_Update+0x42fa>
 8012c2a:	eeb1 6a00 	vmov.f32	s12, #16	@ 0x40800000  4.0
 8012c2e:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8012c32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c36:	da33      	bge.n	8012ca0 <iNemoEngine_API_Update+0x41f8>
 8012c38:	ed1f 6a60 	vldr	s12, [pc, #-384]	@ 8012abc <iNemoEngine_API_Update+0x4014>
 8012c3c:	eee6 7a86 	vfma.f32	s15, s13, s12
 8012c40:	eeb3 6a00 	vmov.f32	s12, #48	@ 0x41800000  16.0
 8012c44:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8012c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c4c:	db39      	blt.n	8012cc2 <iNemoEngine_API_Update+0x421a>
 8012c4e:	ed5f 7a69 	vldr	s15, [pc, #-420]	@ 8012aac <iNemoEngine_API_Update+0x4004>
 8012c52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012c56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c5a:	d539      	bpl.n	8012cd0 <iNemoEngine_API_Update+0x4228>
 8012c5c:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8012c60:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8012c64:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8012c68:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8012c6c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012c70:	ed1f 6a71 	vldr	s12, [pc, #-452]	@ 8012ab0 <iNemoEngine_API_Update+0x4008>
 8012c74:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8012c78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c7c:	db09      	blt.n	8012c92 <iNemoEngine_API_Update+0x41ea>
 8012c7e:	eef1 7a04 	vmov.f32	s15, #20	@ 0x40a00000  5.0
 8012c82:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8012c86:	ed1f 6a7a 	vldr	s12, [pc, #-488]	@ 8012aa0 <iNemoEngine_API_Update+0x3ff8>
 8012c8a:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8012c8e:	eee6 7a86 	vfma.f32	s15, s13, s12
 8012c92:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8012c96:	2300      	movs	r3, #0
 8012c98:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
 8012c9c:	f7fe b9a0 	b.w	8010fe0 <iNemoEngine_API_Update+0x2538>
 8012ca0:	eef3 7a00 	vmov.f32	s15, #48	@ 0x41800000  16.0
 8012ca4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cac:	d5cf      	bpl.n	8012c4e <iNemoEngine_API_Update+0x41a6>
 8012cae:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8012cb2:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8012cb6:	ed5f 5a85 	vldr	s11, [pc, #-532]	@ 8012aa4 <iNemoEngine_API_Update+0x3ffc>
 8012cba:	ed5f 7a85 	vldr	s15, [pc, #-532]	@ 8012aa8 <iNemoEngine_API_Update+0x4000>
 8012cbe:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012cc2:	ed1f 6a86 	vldr	s12, [pc, #-536]	@ 8012aac <iNemoEngine_API_Update+0x4004>
 8012cc6:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8012cca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cce:	dbcf      	blt.n	8012c70 <iNemoEngine_API_Update+0x41c8>
 8012cd0:	ed5f 7a89 	vldr	s15, [pc, #-548]	@ 8012ab0 <iNemoEngine_API_Update+0x4008>
 8012cd4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cdc:	d5cf      	bpl.n	8012c7e <iNemoEngine_API_Update+0x41d6>
 8012cde:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8012ce2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8012ce6:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8012cea:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8012cee:	eee6 7a86 	vfma.f32	s15, s13, s12
 8012cf2:	e7ce      	b.n	8012c92 <iNemoEngine_API_Update+0x41ea>
 8012cf4:	ed1f 4a91 	vldr	s8, [pc, #-580]	@ 8012ab4 <iNemoEngine_API_Update+0x400c>
 8012cf8:	ed5f 5a91 	vldr	s11, [pc, #-580]	@ 8012ab8 <iNemoEngine_API_Update+0x4010>
 8012cfc:	ac4d      	add	r4, sp, #308	@ 0x134
 8012cfe:	f04f 31ff 	mov.w	r1, #4294967295
 8012d02:	edd0 7a7c 	vldr	s15, [r0, #496]	@ 0x1f0
 8012d06:	f5a0 73ae 	sub.w	r3, r0, #348	@ 0x15c
 8012d0a:	3101      	adds	r1, #1
 8012d0c:	eeb0 7a67 	vmov.f32	s14, s15
 8012d10:	461a      	mov	r2, r3
 8012d12:	ed92 6ad6 	vldr	s12, [r2, #856]	@ 0x358
 8012d16:	320c      	adds	r2, #12
 8012d18:	4290      	cmp	r0, r2
 8012d1a:	ee37 7a06 	vadd.f32	s14, s14, s12
 8012d1e:	d1f8      	bne.n	8012d12 <iNemoEngine_API_Update+0x426a>
 8012d20:	ee27 7a04 	vmul.f32	s14, s14, s8
 8012d24:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012d28:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8012d2c:	ed93 6ad6 	vldr	s12, [r3, #856]	@ 0x358
 8012d30:	330c      	adds	r3, #12
 8012d32:	ee36 6a47 	vsub.f32	s12, s12, s14
 8012d36:	4298      	cmp	r0, r3
 8012d38:	eee6 7a06 	vfma.f32	s15, s12, s12
 8012d3c:	d1f6      	bne.n	8012d2c <iNemoEngine_API_Update+0x4284>
 8012d3e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8012d42:	2902      	cmp	r1, #2
 8012d44:	f100 0004 	add.w	r0, r0, #4
 8012d48:	ece4 7a01 	vstmia	r4!, {s15}
 8012d4c:	d1d9      	bne.n	8012d02 <iNemoEngine_API_Update+0x425a>
 8012d4e:	ed9d 6a4d 	vldr	s12, [sp, #308]	@ 0x134
 8012d52:	eddd 7a4e 	vldr	s15, [sp, #312]	@ 0x138
 8012d56:	ed9d 7a4f 	vldr	s14, [sp, #316]	@ 0x13c
 8012d5a:	eef1 3ac6 	vsqrt.f32	s7, s12
 8012d5e:	eeb1 4ae7 	vsqrt.f32	s8, s15
 8012d62:	eef1 5ac7 	vsqrt.f32	s11, s14
 8012d66:	ee77 7a86 	vadd.f32	s15, s15, s12
 8012d6a:	eeb3 6a00 	vmov.f32	s12, #48	@ 0x41800000  16.0
 8012d6e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012d72:	edcd 3a4d 	vstr	s7, [sp, #308]	@ 0x134
 8012d76:	eef4 7ac6 	vcmpe.f32	s15, s12
 8012d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d7e:	ed8d 4a4e 	vstr	s8, [sp, #312]	@ 0x138
 8012d82:	edcd 5a4f 	vstr	s11, [sp, #316]	@ 0x13c
 8012d86:	f57e a98e 	bpl.w	80110a6 <iNemoEngine_API_Update+0x25fe>
 8012d8a:	2300      	movs	r3, #0
 8012d8c:	edcd 4a9f 	vstr	s9, [sp, #636]	@ 0x27c
 8012d90:	ed8d 5aa0 	vstr	s10, [sp, #640]	@ 0x280
 8012d94:	edcd 6aa1 	vstr	s13, [sp, #644]	@ 0x284
 8012d98:	707b      	strb	r3, [r7, #1]
 8012d9a:	9b03      	ldr	r3, [sp, #12]
 8012d9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012d9e:	f7fd bf6d 	b.w	8010c7c <iNemoEngine_API_Update+0x21d4>
 8012da2:	eef1 7a00 	vmov.f32	s15, #16	@ 0x40800000  4.0
 8012da6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012dae:	f57f af77 	bpl.w	8012ca0 <iNemoEngine_API_Update+0x41f8>
 8012db2:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8012db6:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8012dba:	ed5f 5ac0 	vldr	s11, [pc, #-768]	@ 8012abc <iNemoEngine_API_Update+0x4014>
 8012dbe:	ed5f 7ac0 	vldr	s15, [pc, #-768]	@ 8012ac0 <iNemoEngine_API_Update+0x4018>
 8012dc2:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012dc6:	e73b      	b.n	8012c40 <iNemoEngine_API_Update+0x4198>
 8012dc8:	eef1 7a04 	vmov.f32	s15, #20	@ 0x40a00000  5.0
 8012dcc:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8012dd0:	e761      	b.n	8012c96 <iNemoEngine_API_Update+0x41ee>
 8012dd2:	eef0 7a65 	vmov.f32	s15, s11
 8012dd6:	f7fd b90c 	b.w	800fff2 <iNemoEngine_API_Update+0x154a>
 8012dda:	eef0 7a65 	vmov.f32	s15, s11
 8012dde:	e6d1      	b.n	8012b84 <iNemoEngine_API_Update+0x40dc>
 8012de0:	eef0 7a65 	vmov.f32	s15, s11
 8012de4:	e6ae      	b.n	8012b44 <iNemoEngine_API_Update+0x409c>
 8012de6:	eef0 7a65 	vmov.f32	s15, s11
 8012dea:	f7fe bbc5 	b.w	8011578 <iNemoEngine_API_Update+0x2ad0>
 8012dee:	eef0 7a65 	vmov.f32	s15, s11
 8012df2:	e687      	b.n	8012b04 <iNemoEngine_API_Update+0x405c>
 8012df4:	eef0 7a65 	vmov.f32	s15, s11
 8012df8:	f7fe bb9e 	b.w	8011538 <iNemoEngine_API_Update+0x2a90>
 8012dfc:	eef0 7a65 	vmov.f32	s15, s11
 8012e00:	f7fe bb7a 	b.w	80114f8 <iNemoEngine_API_Update+0x2a50>
 8012e04:	eef0 7a65 	vmov.f32	s15, s11
 8012e08:	f7fe bb56 	b.w	80114b8 <iNemoEngine_API_Update+0x2a10>
 8012e0c:	eef0 7a65 	vmov.f32	s15, s11
 8012e10:	f7fd b8cf 	b.w	800ffb2 <iNemoEngine_API_Update+0x150a>
 8012e14:	eef0 7a65 	vmov.f32	s15, s11
 8012e18:	e59b      	b.n	8012952 <iNemoEngine_API_Update+0x3eaa>
 8012e1a:	eef0 7a65 	vmov.f32	s15, s11
 8012e1e:	e5b8      	b.n	8012992 <iNemoEngine_API_Update+0x3eea>
 8012e20:	eef0 7a65 	vmov.f32	s15, s11
 8012e24:	f7fd b905 	b.w	8010032 <iNemoEngine_API_Update+0x158a>
 8012e28:	eef0 aa69 	vmov.f32	s21, s19
 8012e2c:	eeb0 ba69 	vmov.f32	s22, s19
 8012e30:	f7fc b9ad 	b.w	800f18e <iNemoEngine_API_Update+0x6e6>
 8012e34:	2a00      	cmp	r2, #0
 8012e36:	f73e a94d 	bgt.w	80110d4 <iNemoEngine_API_Update+0x262c>
 8012e3a:	ed9d 5a8d 	vldr	s10, [sp, #564]	@ 0x234
 8012e3e:	ed9d 6a8e 	vldr	s12, [sp, #568]	@ 0x238
 8012e42:	eddd 7a8f 	vldr	s15, [sp, #572]	@ 0x23c
 8012e46:	eef1 5a00 	vmov.f32	s11, #16	@ 0x40800000  4.0
 8012e4a:	ee25 5a25 	vmul.f32	s10, s10, s11
 8012e4e:	ee26 6a25 	vmul.f32	s12, s12, s11
 8012e52:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8012e56:	ed8d 5a8d 	vstr	s10, [sp, #564]	@ 0x234
 8012e5a:	ed8d 6a8e 	vstr	s12, [sp, #568]	@ 0x238
 8012e5e:	edcd 7a8f 	vstr	s15, [sp, #572]	@ 0x23c
 8012e62:	f7fd bbfa 	b.w	801065a <iNemoEngine_API_Update+0x1bb2>
 8012e66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012e68:	f002 02fd 	and.w	r2, r2, #253	@ 0xfd
 8012e6c:	2a01      	cmp	r2, #1
 8012e6e:	d002      	beq.n	8012e76 <iNemoEngine_API_Update+0x43ce>
 8012e70:	2301      	movs	r3, #1
 8012e72:	f7fe b84a 	b.w	8010f0a <iNemoEngine_API_Update+0x2462>
 8012e76:	2b0a      	cmp	r3, #10
 8012e78:	d01b      	beq.n	8012eb2 <iNemoEngine_API_Update+0x440a>
 8012e7a:	eddf 7a6f 	vldr	s15, [pc, #444]	@ 8013038 <iNemoEngine_API_Update+0x4590>
 8012e7e:	3301      	adds	r3, #1
 8012e80:	eef4 9ae7 	vcmpe.f32	s19, s15
 8012e84:	f887 31a0 	strb.w	r3, [r7, #416]	@ 0x1a0
 8012e88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e8c:	f04f 0300 	mov.w	r3, #0
 8012e90:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8012e94:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8012e98:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8012e9c:	da32      	bge.n	8012f04 <iNemoEngine_API_Update+0x445c>
 8012e9e:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 8012ea2:	2b31      	cmp	r3, #49	@ 0x31
 8012ea4:	f63e a942 	bhi.w	801112c <iNemoEngine_API_Update+0x2684>
 8012ea8:	3301      	adds	r3, #1
 8012eaa:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8012eae:	f7fe b93d 	b.w	801112c <iNemoEngine_API_Update+0x2684>
 8012eb2:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8012eb6:	eddd 7a10 	vldr	s15, [sp, #64]	@ 0x40
 8012eba:	f88d 2118 	strb.w	r2, [sp, #280]	@ 0x118
 8012ebe:	3301      	adds	r3, #1
 8012ec0:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
 8012ec4:	787b      	ldrb	r3, [r7, #1]
 8012ec6:	edcd fa9f 	vstr	s31, [sp, #636]	@ 0x27c
 8012eca:	f240 1201 	movw	r2, #257	@ 0x101
 8012ece:	ed8d faa0 	vstr	s30, [sp, #640]	@ 0x280
 8012ed2:	edcd 7aa1 	vstr	s15, [sp, #644]	@ 0x284
 8012ed6:	f8ad 2116 	strh.w	r2, [sp, #278]	@ 0x116
 8012eda:	b13b      	cbz	r3, 8012eec <iNemoEngine_API_Update+0x4444>
 8012edc:	2300      	movs	r3, #0
 8012ede:	edc7 fa6f 	vstr	s31, [r7, #444]	@ 0x1bc
 8012ee2:	ed87 fa70 	vstr	s30, [r7, #448]	@ 0x1c0
 8012ee6:	edc7 7a71 	vstr	s15, [r7, #452]	@ 0x1c4
 8012eea:	707b      	strb	r3, [r7, #1]
 8012eec:	eddf 7a52 	vldr	s15, [pc, #328]	@ 8013038 <iNemoEngine_API_Update+0x4590>
 8012ef0:	eef4 9ae7 	vcmpe.f32	s19, s15
 8012ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ef8:	db08      	blt.n	8012f0c <iNemoEngine_API_Update+0x4464>
 8012efa:	2300      	movs	r3, #0
 8012efc:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8012f00:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8012f04:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8012f08:	f7fe b910 	b.w	801112c <iNemoEngine_API_Update+0x2684>
 8012f0c:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 8012f10:	2b31      	cmp	r3, #49	@ 0x31
 8012f12:	f63e a90b 	bhi.w	801112c <iNemoEngine_API_Update+0x2684>
 8012f16:	3301      	adds	r3, #1
 8012f18:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2
 8012f1c:	2300      	movs	r3, #0
 8012f1e:	f8ad 3116 	strh.w	r3, [sp, #278]	@ 0x116
 8012f22:	f88d 3118 	strb.w	r3, [sp, #280]	@ 0x118
 8012f26:	f7fe b901 	b.w	801112c <iNemoEngine_API_Update+0x2684>
 8012f2a:	eef0 7a65 	vmov.f32	s15, s11
 8012f2e:	e649      	b.n	8012bc4 <iNemoEngine_API_Update+0x411c>
 8012f30:	eef0 7a65 	vmov.f32	s15, s11
 8012f34:	e4cd      	b.n	80128d2 <iNemoEngine_API_Update+0x3e2a>
 8012f36:	eef0 7a65 	vmov.f32	s15, s11
 8012f3a:	f7fd b81a 	b.w	800ff72 <iNemoEngine_API_Update+0x14ca>
 8012f3e:	eef0 7a65 	vmov.f32	s15, s11
 8012f42:	e4e6      	b.n	8012912 <iNemoEngine_API_Update+0x3e6a>
 8012f44:	f507 63f3 	add.w	r3, r7, #1944	@ 0x798
 8012f48:	930e      	str	r3, [sp, #56]	@ 0x38
 8012f4a:	f7fc b8ba 	b.w	800f0c2 <iNemoEngine_API_Update+0x61a>
 8012f4e:	eef0 7a65 	vmov.f32	s15, s11
 8012f52:	f7fd b88d 	b.w	8010070 <iNemoEngine_API_Update+0x15c8>
 8012f56:	f8b7 31a6 	ldrh.w	r3, [r7, #422]	@ 0x1a6
 8012f5a:	eddd 7a10 	vldr	s15, [sp, #64]	@ 0x40
 8012f5e:	2b27      	cmp	r3, #39	@ 0x27
 8012f60:	f8b7 31a8 	ldrh.w	r3, [r7, #424]	@ 0x1a8
 8012f64:	f103 0301 	add.w	r3, r3, #1
 8012f68:	bf98      	it	ls
 8012f6a:	eef0 fa64 	vmovls.f32	s31, s9
 8012f6e:	bf98      	it	ls
 8012f70:	eeb0 fa45 	vmovls.f32	s30, s10
 8012f74:	bf98      	it	ls
 8012f76:	eef0 7a66 	vmovls.f32	s15, s13
 8012f7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012f7e:	f04f 0201 	mov.w	r2, #1
 8012f82:	bf14      	ite	ne
 8012f84:	b29b      	uxthne	r3, r3
 8012f86:	f64f 73ff 	movweq	r3, #65535	@ 0xffff
 8012f8a:	edcd fa9f 	vstr	s31, [sp, #636]	@ 0x27c
 8012f8e:	ed8d faa0 	vstr	s30, [sp, #640]	@ 0x280
 8012f92:	edcd 7aa1 	vstr	s15, [sp, #644]	@ 0x284
 8012f96:	f887 21a3 	strb.w	r2, [r7, #419]	@ 0x1a3
 8012f9a:	f8a7 31a8 	strh.w	r3, [r7, #424]	@ 0x1a8
 8012f9e:	e6fc      	b.n	8012d9a <iNemoEngine_API_Update+0x42f2>
 8012fa0:	f507 6597 	add.w	r5, r7, #1208	@ 0x4b8
 8012fa4:	f7fe bdce 	b.w	8011b44 <iNemoEngine_API_Update+0x309c>
 8012fa8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8012fac:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8012fb0:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8012fb4:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
 8012fb8:	f7fe b812 	b.w	8010fe0 <iNemoEngine_API_Update+0x2538>
 8012fbc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8012fc0:	f7ff ba35 	b.w	801242e <iNemoEngine_API_Update+0x3986>
 8012fc4:	eef0 7a65 	vmov.f32	s15, s11
 8012fc8:	f7fe ba56 	b.w	8011478 <iNemoEngine_API_Update+0x29d0>
 8012fcc:	eef0 5a47 	vmov.f32	s11, s14
 8012fd0:	eeb0 6a67 	vmov.f32	s12, s15
 8012fd4:	eeb0 7a66 	vmov.f32	s14, s13
 8012fd8:	4619      	mov	r1, r3
 8012fda:	465c      	mov	r4, fp
 8012fdc:	46b1      	mov	r9, r6
 8012fde:	edd0 7a00 	vldr	s15, [r0]
 8012fe2:	eef0 6a65 	vmov.f32	s13, s11
 8012fe6:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8012fea:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8012fee:	ea4f 068e 	mov.w	r6, lr, lsl #2
 8012ff2:	f7ff bb20 	b.w	8012636 <iNemoEngine_API_Update+0x3b8e>
 8012ff6:	2306      	movs	r3, #6
 8012ff8:	2608      	movs	r6, #8
 8012ffa:	2204      	movs	r2, #4
 8012ffc:	2402      	movs	r4, #2
 8012ffe:	9306      	str	r3, [sp, #24]
 8013000:	f04f 0e07 	mov.w	lr, #7
 8013004:	2105      	movs	r1, #5
 8013006:	4630      	mov	r0, r6
 8013008:	4691      	mov	r9, r2
 801300a:	2300      	movs	r3, #0
 801300c:	f04f 0c01 	mov.w	ip, #1
 8013010:	9404      	str	r4, [sp, #16]
 8013012:	f7ff baa8 	b.w	8012566 <iNemoEngine_API_Update+0x3abe>
 8013016:	2104      	movs	r1, #4
 8013018:	2301      	movs	r3, #1
 801301a:	2203      	movs	r2, #3
 801301c:	2607      	movs	r6, #7
 801301e:	f04f 0e06 	mov.w	lr, #6
 8013022:	4608      	mov	r0, r1
 8013024:	f04f 0c00 	mov.w	ip, #0
 8013028:	9304      	str	r3, [sp, #16]
 801302a:	f7ff ba8d 	b.w	8012548 <iNemoEngine_API_Update+0x3aa0>
 801302e:	eddf 9a03 	vldr	s19, [pc, #12]	@ 801303c <iNemoEngine_API_Update+0x4594>
 8013032:	f7fb be94 	b.w	800ed5e <iNemoEngine_API_Update+0x2b6>
 8013036:	bf00      	nop
 8013038:	42480000 	.word	0x42480000
 801303c:	00000000 	.word	0x00000000

08013040 <MotionFX_GetStateSize>:
 8013040:	f44f 6018 	mov.w	r0, #2432	@ 0x980
 8013044:	4770      	bx	lr
 8013046:	bf00      	nop

08013048 <MotionFX_initialize>:
 8013048:	4a4b      	ldr	r2, [pc, #300]	@ (8013178 <MotionFX_initialize+0x130>)
 801304a:	6813      	ldr	r3, [r2, #0]
 801304c:	f04f 2ce0 	mov.w	ip, #3758153728	@ 0xe000e000
 8013050:	f023 0301 	bic.w	r3, r3, #1
 8013054:	b530      	push	{r4, r5, lr}
 8013056:	6013      	str	r3, [r2, #0]
 8013058:	f8dc 3d00 	ldr.w	r3, [ip, #3328]	@ 0xd00
 801305c:	f64f 71f0 	movw	r1, #65520	@ 0xfff0
 8013060:	400b      	ands	r3, r1
 8013062:	f24c 2240 	movw	r2, #49728	@ 0xc240
 8013066:	4293      	cmp	r3, r2
 8013068:	b085      	sub	sp, #20
 801306a:	4604      	mov	r4, r0
 801306c:	d013      	beq.n	8013096 <MotionFX_initialize+0x4e>
 801306e:	f8dc 3d00 	ldr.w	r3, [ip, #3328]	@ 0xd00
 8013072:	f24c 2270 	movw	r2, #49776	@ 0xc270
 8013076:	400b      	ands	r3, r1
 8013078:	4293      	cmp	r3, r2
 801307a:	d00c      	beq.n	8013096 <MotionFX_initialize+0x4e>
 801307c:	4a3f      	ldr	r2, [pc, #252]	@ (801317c <MotionFX_initialize+0x134>)
 801307e:	2301      	movs	r3, #1
 8013080:	6093      	str	r3, [r2, #8]
 8013082:	6893      	ldr	r3, [r2, #8]
 8013084:	2b00      	cmp	r3, #0
 8013086:	d1fc      	bne.n	8013082 <MotionFX_initialize+0x3a>
 8013088:	4b3d      	ldr	r3, [pc, #244]	@ (8013180 <MotionFX_initialize+0x138>)
 801308a:	6013      	str	r3, [r2, #0]
 801308c:	6812      	ldr	r2, [r2, #0]
 801308e:	4b3d      	ldr	r3, [pc, #244]	@ (8013184 <MotionFX_initialize+0x13c>)
 8013090:	429a      	cmp	r2, r3
 8013092:	d02c      	beq.n	80130ee <MotionFX_initialize+0xa6>
 8013094:	e7fe      	b.n	8013094 <MotionFX_initialize+0x4c>
 8013096:	4b3c      	ldr	r3, [pc, #240]	@ (8013188 <MotionFX_initialize+0x140>)
 8013098:	681b      	ldr	r3, [r3, #0]
 801309a:	2b00      	cmp	r3, #0
 801309c:	d1ee      	bne.n	801307c <MotionFX_initialize+0x34>
 801309e:	4a3b      	ldr	r2, [pc, #236]	@ (801318c <MotionFX_initialize+0x144>)
 80130a0:	6813      	ldr	r3, [r2, #0]
 80130a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80130a6:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 80130aa:	d054      	beq.n	8013156 <MotionFX_initialize+0x10e>
 80130ac:	6813      	ldr	r3, [r2, #0]
 80130ae:	f240 4183 	movw	r1, #1155	@ 0x483
 80130b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80130b6:	428b      	cmp	r3, r1
 80130b8:	d04d      	beq.n	8013156 <MotionFX_initialize+0x10e>
 80130ba:	6813      	ldr	r3, [r2, #0]
 80130bc:	f240 4285 	movw	r2, #1157	@ 0x485
 80130c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80130c4:	4293      	cmp	r3, r2
 80130c6:	d046      	beq.n	8013156 <MotionFX_initialize+0x10e>
 80130c8:	4b31      	ldr	r3, [pc, #196]	@ (8013190 <MotionFX_initialize+0x148>)
 80130ca:	681b      	ldr	r3, [r3, #0]
 80130cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80130d0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80130d4:	d1d2      	bne.n	801307c <MotionFX_initialize+0x34>
 80130d6:	4a2f      	ldr	r2, [pc, #188]	@ (8013194 <MotionFX_initialize+0x14c>)
 80130d8:	2301      	movs	r3, #1
 80130da:	6093      	str	r3, [r2, #8]
 80130dc:	6893      	ldr	r3, [r2, #8]
 80130de:	2b00      	cmp	r3, #0
 80130e0:	d1fc      	bne.n	80130dc <MotionFX_initialize+0x94>
 80130e2:	4b27      	ldr	r3, [pc, #156]	@ (8013180 <MotionFX_initialize+0x138>)
 80130e4:	6013      	str	r3, [r2, #0]
 80130e6:	6812      	ldr	r2, [r2, #0]
 80130e8:	4b26      	ldr	r3, [pc, #152]	@ (8013184 <MotionFX_initialize+0x13c>)
 80130ea:	429a      	cmp	r2, r3
 80130ec:	d1d2      	bne.n	8013094 <MotionFX_initialize+0x4c>
 80130ee:	4b2a      	ldr	r3, [pc, #168]	@ (8013198 <MotionFX_initialize+0x150>)
 80130f0:	4a2a      	ldr	r2, [pc, #168]	@ (801319c <MotionFX_initialize+0x154>)
 80130f2:	9303      	str	r3, [sp, #12]
 80130f4:	2501      	movs	r5, #1
 80130f6:	4620      	mov	r0, r4
 80130f8:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80130fc:	f882 53c4 	strb.w	r5, [r2, #964]	@ 0x3c4
 8013100:	f7fb f9e8 	bl	800e4d4 <MFX_emptyAttitude>
 8013104:	a901      	add	r1, sp, #4
 8013106:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 801310a:	f7f9 ff45 	bl	800cf98 <updateOrientation>
 801310e:	a903      	add	r1, sp, #12
 8013110:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 8013114:	f7f9 ff40 	bl	800cf98 <updateOrientation>
 8013118:	a902      	add	r1, sp, #8
 801311a:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 801311e:	f7f9 ff3b 	bl	800cf98 <updateOrientation>
 8013122:	4b1f      	ldr	r3, [pc, #124]	@ (80131a0 <MotionFX_initialize+0x158>)
 8013124:	491f      	ldr	r1, [pc, #124]	@ (80131a4 <MotionFX_initialize+0x15c>)
 8013126:	61a3      	str	r3, [r4, #24]
 8013128:	4b1f      	ldr	r3, [pc, #124]	@ (80131a8 <MotionFX_initialize+0x160>)
 801312a:	4a20      	ldr	r2, [pc, #128]	@ (80131ac <MotionFX_initialize+0x164>)
 801312c:	62a1      	str	r1, [r4, #40]	@ 0x28
 801312e:	6223      	str	r3, [r4, #32]
 8013130:	491f      	ldr	r1, [pc, #124]	@ (80131b0 <MotionFX_initialize+0x168>)
 8013132:	61e2      	str	r2, [r4, #28]
 8013134:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013138:	f04f 507f 	mov.w	r0, #1069547520	@ 0x3fc00000
 801313c:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8013140:	8723      	strh	r3, [r4, #56]	@ 0x38
 8013142:	f240 1301 	movw	r3, #257	@ 0x101
 8013146:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8013148:	6361      	str	r1, [r4, #52]	@ 0x34
 801314a:	80a2      	strh	r2, [r4, #4]
 801314c:	f8a4 300d 	strh.w	r3, [r4, #13]
 8013150:	73e5      	strb	r5, [r4, #15]
 8013152:	b005      	add	sp, #20
 8013154:	bd30      	pop	{r4, r5, pc}
 8013156:	4a17      	ldr	r2, [pc, #92]	@ (80131b4 <MotionFX_initialize+0x16c>)
 8013158:	2301      	movs	r3, #1
 801315a:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 801315e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8013162:	2b00      	cmp	r3, #0
 8013164:	d1fb      	bne.n	801315e <MotionFX_initialize+0x116>
 8013166:	4b06      	ldr	r3, [pc, #24]	@ (8013180 <MotionFX_initialize+0x138>)
 8013168:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 801316c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8013170:	4b04      	ldr	r3, [pc, #16]	@ (8013184 <MotionFX_initialize+0x13c>)
 8013172:	429a      	cmp	r2, r3
 8013174:	d0bb      	beq.n	80130ee <MotionFX_initialize+0xa6>
 8013176:	e78d      	b.n	8013094 <MotionFX_initialize+0x4c>
 8013178:	e0002000 	.word	0xe0002000
 801317c:	40023000 	.word	0x40023000
 8013180:	f407a5c2 	.word	0xf407a5c2
 8013184:	b5e8b5cd 	.word	0xb5e8b5cd
 8013188:	e0042000 	.word	0xe0042000
 801318c:	5c001000 	.word	0x5c001000
 8013190:	50081000 	.word	0x50081000
 8013194:	4c004000 	.word	0x4c004000
 8013198:	00756e65 	.word	0x00756e65
 801319c:	20000184 	.word	0x20000184
 80131a0:	3a51b717 	.word	0x3a51b717
 80131a4:	3f666666 	.word	0x3f666666
 80131a8:	3b378034 	.word	0x3b378034
 80131ac:	3a378034 	.word	0x3a378034
 80131b0:	3f2ac083 	.word	0x3f2ac083
 80131b4:	58024000 	.word	0x58024000

080131b8 <MotionFX_setKnobs>:
 80131b8:	4b24      	ldr	r3, [pc, #144]	@ (801324c <MotionFX_setKnobs+0x94>)
 80131ba:	f893 23c4 	ldrb.w	r2, [r3, #964]	@ 0x3c4
 80131be:	b902      	cbnz	r2, 80131c2 <MotionFX_setKnobs+0xa>
 80131c0:	4770      	bx	lr
 80131c2:	460b      	mov	r3, r1
 80131c4:	2900      	cmp	r1, #0
 80131c6:	d0fb      	beq.n	80131c0 <MotionFX_setKnobs+0x8>
 80131c8:	b510      	push	{r4, lr}
 80131ca:	4604      	mov	r4, r0
 80131cc:	689a      	ldr	r2, [r3, #8]
 80131ce:	6808      	ldr	r0, [r1, #0]
 80131d0:	6849      	ldr	r1, [r1, #4]
 80131d2:	62e1      	str	r1, [r4, #44]	@ 0x2c
 80131d4:	62a0      	str	r0, [r4, #40]	@ 0x28
 80131d6:	6362      	str	r2, [r4, #52]	@ 0x34
 80131d8:	7b1a      	ldrb	r2, [r3, #12]
 80131da:	7162      	strb	r2, [r4, #5]
 80131dc:	6918      	ldr	r0, [r3, #16]
 80131de:	6959      	ldr	r1, [r3, #20]
 80131e0:	699a      	ldr	r2, [r3, #24]
 80131e2:	6222      	str	r2, [r4, #32]
 80131e4:	61a0      	str	r0, [r4, #24]
 80131e6:	61e1      	str	r1, [r4, #28]
 80131e8:	7f1a      	ldrb	r2, [r3, #28]
 80131ea:	7122      	strb	r2, [r4, #4]
 80131ec:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 80131f0:	f884 2038 	strb.w	r2, [r4, #56]	@ 0x38
 80131f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80131f6:	f884 2978 	strb.w	r2, [r4, #2424]	@ 0x978
 80131fa:	b084      	sub	sp, #16
 80131fc:	f8b3 101d 	ldrh.w	r1, [r3, #29]
 8013200:	7fda      	ldrb	r2, [r3, #31]
 8013202:	f88d 2006 	strb.w	r2, [sp, #6]
 8013206:	f8ad 1004 	strh.w	r1, [sp, #4]
 801320a:	f8b3 2021 	ldrh.w	r2, [r3, #33]	@ 0x21
 801320e:	f8ad 2008 	strh.w	r2, [sp, #8]
 8013212:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8013216:	f88d 200a 	strb.w	r2, [sp, #10]
 801321a:	f8b3 2025 	ldrh.w	r2, [r3, #37]	@ 0x25
 801321e:	f8ad 200c 	strh.w	r2, [sp, #12]
 8013222:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8013226:	f88d 300e 	strb.w	r3, [sp, #14]
 801322a:	a901      	add	r1, sp, #4
 801322c:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 8013230:	f7f9 feb2 	bl	800cf98 <updateOrientation>
 8013234:	a903      	add	r1, sp, #12
 8013236:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 801323a:	f7f9 fead 	bl	800cf98 <updateOrientation>
 801323e:	a902      	add	r1, sp, #8
 8013240:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 8013244:	f7f9 fea8 	bl	800cf98 <updateOrientation>
 8013248:	b004      	add	sp, #16
 801324a:	bd10      	pop	{r4, pc}
 801324c:	20000184 	.word	0x20000184

08013250 <MotionFX_getKnobs>:
 8013250:	4b1d      	ldr	r3, [pc, #116]	@ (80132c8 <MotionFX_getKnobs+0x78>)
 8013252:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 8013256:	b903      	cbnz	r3, 801325a <MotionFX_getKnobs+0xa>
 8013258:	4770      	bx	lr
 801325a:	460a      	mov	r2, r1
 801325c:	2900      	cmp	r1, #0
 801325e:	d0fb      	beq.n	8013258 <MotionFX_getKnobs+0x8>
 8013260:	b510      	push	{r4, lr}
 8013262:	4604      	mov	r4, r0
 8013264:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8013266:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8013268:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801326a:	6093      	str	r3, [r2, #8]
 801326c:	6010      	str	r0, [r2, #0]
 801326e:	6051      	str	r1, [r2, #4]
 8013270:	7963      	ldrb	r3, [r4, #5]
 8013272:	7313      	strb	r3, [r2, #12]
 8013274:	69a0      	ldr	r0, [r4, #24]
 8013276:	69e1      	ldr	r1, [r4, #28]
 8013278:	6a23      	ldr	r3, [r4, #32]
 801327a:	6193      	str	r3, [r2, #24]
 801327c:	6110      	str	r0, [r2, #16]
 801327e:	6151      	str	r1, [r2, #20]
 8013280:	7923      	ldrb	r3, [r4, #4]
 8013282:	7713      	strb	r3, [r2, #28]
 8013284:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8013288:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
 801328c:	f894 3978 	ldrb.w	r3, [r4, #2424]	@ 0x978
 8013290:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8013292:	f102 011d 	add.w	r1, r2, #29
 8013296:	f104 003a 	add.w	r0, r4, #58	@ 0x3a
 801329a:	f7f9 fd11 	bl	800ccc0 <findAxis>
 801329e:	f102 0121 	add.w	r1, r2, #33	@ 0x21
 80132a2:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 80132a6:	f7f9 fd0b 	bl	800ccc0 <findAxis>
 80132aa:	f102 0125 	add.w	r1, r2, #37	@ 0x25
 80132ae:	f104 0043 	add.w	r0, r4, #67	@ 0x43
 80132b2:	f7f9 fd05 	bl	800ccc0 <findAxis>
 80132b6:	2300      	movs	r3, #0
 80132b8:	f882 3020 	strb.w	r3, [r2, #32]
 80132bc:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
 80132c0:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 80132c4:	bd10      	pop	{r4, pc}
 80132c6:	bf00      	nop
 80132c8:	20000184 	.word	0x20000184

080132cc <MotionFX_enable_6X>:
 80132cc:	4b0e      	ldr	r3, [pc, #56]	@ (8013308 <MotionFX_enable_6X+0x3c>)
 80132ce:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 80132d2:	b903      	cbnz	r3, 80132d6 <MotionFX_enable_6X+0xa>
 80132d4:	4770      	bx	lr
 80132d6:	2900      	cmp	r1, #0
 80132d8:	d0fc      	beq.n	80132d4 <MotionFX_enable_6X+0x8>
 80132da:	b530      	push	{r4, r5, lr}
 80132dc:	1d05      	adds	r5, r0, #4
 80132de:	b099      	sub	sp, #100	@ 0x64
 80132e0:	4604      	mov	r4, r0
 80132e2:	4629      	mov	r1, r5
 80132e4:	225c      	movs	r2, #92	@ 0x5c
 80132e6:	a801      	add	r0, sp, #4
 80132e8:	f000 f96e 	bl	80135c8 <memcpy>
 80132ec:	4620      	mov	r0, r4
 80132ee:	f7fb f8f1 	bl	800e4d4 <MFX_emptyAttitude>
 80132f2:	225c      	movs	r2, #92	@ 0x5c
 80132f4:	a901      	add	r1, sp, #4
 80132f6:	4628      	mov	r0, r5
 80132f8:	f000 f966 	bl	80135c8 <memcpy>
 80132fc:	2300      	movs	r3, #0
 80132fe:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 8013302:	7363      	strb	r3, [r4, #13]
 8013304:	b019      	add	sp, #100	@ 0x64
 8013306:	bd30      	pop	{r4, r5, pc}
 8013308:	20000184 	.word	0x20000184

0801330c <MotionFX_enable_9X>:
 801330c:	4b0e      	ldr	r3, [pc, #56]	@ (8013348 <MotionFX_enable_9X+0x3c>)
 801330e:	f893 33c4 	ldrb.w	r3, [r3, #964]	@ 0x3c4
 8013312:	b903      	cbnz	r3, 8013316 <MotionFX_enable_9X+0xa>
 8013314:	4770      	bx	lr
 8013316:	2900      	cmp	r1, #0
 8013318:	d0fc      	beq.n	8013314 <MotionFX_enable_9X+0x8>
 801331a:	b530      	push	{r4, r5, lr}
 801331c:	1d05      	adds	r5, r0, #4
 801331e:	b099      	sub	sp, #100	@ 0x64
 8013320:	4604      	mov	r4, r0
 8013322:	4629      	mov	r1, r5
 8013324:	225c      	movs	r2, #92	@ 0x5c
 8013326:	a801      	add	r0, sp, #4
 8013328:	f000 f94e 	bl	80135c8 <memcpy>
 801332c:	4620      	mov	r0, r4
 801332e:	f7fb f8d1 	bl	800e4d4 <MFX_emptyAttitude>
 8013332:	225c      	movs	r2, #92	@ 0x5c
 8013334:	a901      	add	r1, sp, #4
 8013336:	4628      	mov	r0, r5
 8013338:	f000 f946 	bl	80135c8 <memcpy>
 801333c:	2301      	movs	r3, #1
 801333e:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 8013342:	7363      	strb	r3, [r4, #13]
 8013344:	b019      	add	sp, #100	@ 0x64
 8013346:	bd30      	pop	{r4, r5, pc}
 8013348:	20000184 	.word	0x20000184

0801334c <MotionFX_update>:
 801334c:	b430      	push	{r4, r5}
 801334e:	4c06      	ldr	r4, [pc, #24]	@ (8013368 <MotionFX_update+0x1c>)
 8013350:	9d02      	ldr	r5, [sp, #8]
 8013352:	f894 43c4 	ldrb.w	r4, [r4, #964]	@ 0x3c4
 8013356:	b90c      	cbnz	r4, 801335c <MotionFX_update+0x10>
 8013358:	bc30      	pop	{r4, r5}
 801335a:	4770      	bx	lr
 801335c:	ed93 0a00 	vldr	s0, [r3]
 8013360:	462b      	mov	r3, r5
 8013362:	bc30      	pop	{r4, r5}
 8013364:	f7fb bba0 	b.w	800eaa8 <iNemoEngine_API_Update>
 8013368:	20000184 	.word	0x20000184

0801336c <MotionFX_propagate>:
 801336c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801336e:	ed2d 8b06 	vpush	{d8-d10}
 8013372:	4c79      	ldr	r4, [pc, #484]	@ (8013558 <MotionFX_propagate+0x1ec>)
 8013374:	f894 63c4 	ldrb.w	r6, [r4, #964]	@ 0x3c4
 8013378:	b09d      	sub	sp, #116	@ 0x74
 801337a:	b91e      	cbnz	r6, 8013384 <MotionFX_propagate+0x18>
 801337c:	b01d      	add	sp, #116	@ 0x74
 801337e:	ecbd 8b06 	vpop	{d8-d10}
 8013382:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013384:	4694      	mov	ip, r2
 8013386:	4604      	mov	r4, r0
 8013388:	460d      	mov	r5, r1
 801338a:	68d0      	ldr	r0, [r2, #12]
 801338c:	6911      	ldr	r1, [r2, #16]
 801338e:	6952      	ldr	r2, [r2, #20]
 8013390:	ed93 0a00 	vldr	s0, [r3]
 8013394:	ab0f      	add	r3, sp, #60	@ 0x3c
 8013396:	c307      	stmia	r3!, {r0, r1, r2}
 8013398:	f8dc 0018 	ldr.w	r0, [ip, #24]
 801339c:	f8dc 101c 	ldr.w	r1, [ip, #28]
 80133a0:	f8dc 2020 	ldr.w	r2, [ip, #32]
 80133a4:	c307      	stmia	r3!, {r0, r1, r2}
 80133a6:	aa12      	add	r2, sp, #72	@ 0x48
 80133a8:	f104 014c 	add.w	r1, r4, #76	@ 0x4c
 80133ac:	a802      	add	r0, sp, #8
 80133ae:	f7f9 fc25 	bl	800cbfc <rotVect>
 80133b2:	7923      	ldrb	r3, [r4, #4]
 80133b4:	f104 073a 	add.w	r7, r4, #58	@ 0x3a
 80133b8:	2b00      	cmp	r3, #0
 80133ba:	f000 80bf 	beq.w	801353c <MotionFX_propagate+0x1d0>
 80133be:	ee07 3a90 	vmov	s15, r3
 80133c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80133c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80133ca:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80133ce:	f604 135c 	addw	r3, r4, #2396	@ 0x95c
 80133d2:	f504 6613 	add.w	r6, r4, #2352	@ 0x930
 80133d6:	edd3 7a00 	vldr	s15, [r3]
 80133da:	eddd 5a02 	vldr	s11, [sp, #8]
 80133de:	ed9d 5a03 	vldr	s10, [sp, #12]
 80133e2:	ed9d 6a04 	vldr	s12, [sp, #16]
 80133e6:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 801355c <MotionFX_propagate+0x1f0>
 80133ea:	eddf 4a5d 	vldr	s9, [pc, #372]	@ 8013560 <MotionFX_propagate+0x1f4>
 80133ee:	eee5 7aa6 	vfma.f32	s15, s11, s13
 80133f2:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 80133f6:	edc3 7a00 	vstr	s15, [r3]
 80133fa:	f504 6316 	add.w	r3, r4, #2400	@ 0x960
 80133fe:	edd3 7a00 	vldr	s15, [r3]
 8013402:	eee5 7a26 	vfma.f32	s15, s10, s13
 8013406:	ee20 0a04 	vmul.f32	s0, s0, s8
 801340a:	edc3 7a00 	vstr	s15, [r3]
 801340e:	f604 1364 	addw	r3, r4, #2404	@ 0x964
 8013412:	edd3 7a00 	vldr	s15, [r3]
 8013416:	eee6 7a26 	vfma.f32	s15, s12, s13
 801341a:	edc3 7a00 	vstr	s15, [r3]
 801341e:	f604 1344 	addw	r3, r4, #2372	@ 0x944
 8013422:	edd3 8a00 	vldr	s17, [r3]
 8013426:	f504 6314 	add.w	r3, r4, #2368	@ 0x940
 801342a:	ed93 9a00 	vldr	s18, [r3]
 801342e:	eed5 8a07 	vfnms.f32	s17, s10, s14
 8013432:	f604 1348 	addw	r3, r4, #2376	@ 0x948
 8013436:	ee95 9a87 	vfnms.f32	s18, s11, s14
 801343a:	ee68 7aa8 	vmul.f32	s15, s17, s17
 801343e:	ed93 8a00 	vldr	s16, [r3]
 8013442:	eee9 7a09 	vfma.f32	s15, s18, s18
 8013446:	ee96 8a07 	vfnms.f32	s16, s12, s14
 801344a:	eee8 7a08 	vfma.f32	s15, s16, s16
 801344e:	eef4 7ae4 	vcmpe.f32	s15, s9
 8013452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013456:	dd76      	ble.n	8013546 <MotionFX_propagate+0x1da>
 8013458:	eeb1 aae7 	vsqrt.f32	s20, s15
 801345c:	ee6a 9a00 	vmul.f32	s19, s20, s0
 8013460:	eeb0 0a69 	vmov.f32	s0, s19
 8013464:	f000 f966 	bl	8013734 <sinf>
 8013468:	eeb0 7a40 	vmov.f32	s14, s0
 801346c:	eec7 7a0a 	vdiv.f32	s15, s14, s20
 8013470:	eeb0 0a69 	vmov.f32	s0, s19
 8013474:	ee29 9a27 	vmul.f32	s18, s18, s15
 8013478:	ee68 8aa7 	vmul.f32	s17, s17, s15
 801347c:	ee28 8a27 	vmul.f32	s16, s16, s15
 8013480:	f000 f90c 	bl	801369c <cosf>
 8013484:	a805      	add	r0, sp, #20
 8013486:	4632      	mov	r2, r6
 8013488:	4631      	mov	r1, r6
 801348a:	ed8d 0a08 	vstr	s0, [sp, #32]
 801348e:	ed8d 9a05 	vstr	s18, [sp, #20]
 8013492:	edcd 8a06 	vstr	s17, [sp, #24]
 8013496:	ed8d 8a07 	vstr	s16, [sp, #28]
 801349a:	f7f9 fe01 	bl	800d0a0 <qmult>
 801349e:	f604 1c38 	addw	ip, r4, #2360	@ 0x938
 80134a2:	ed9c 7a00 	vldr	s14, [ip]
 80134a6:	ed96 6a00 	vldr	s12, [r6]
 80134aa:	f604 1e34 	addw	lr, r4, #2356	@ 0x934
 80134ae:	edde 6a00 	vldr	s13, [lr]
 80134b2:	ee67 7a07 	vmul.f32	s15, s14, s14
 80134b6:	f604 133c 	addw	r3, r4, #2364	@ 0x93c
 80134ba:	eee6 7aa6 	vfma.f32	s15, s13, s13
 80134be:	aa0f      	add	r2, sp, #60	@ 0x3c
 80134c0:	4639      	mov	r1, r7
 80134c2:	edd3 5a00 	vldr	s11, [r3]
 80134c6:	eee6 7a06 	vfma.f32	s15, s12, s12
 80134ca:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 80134ce:	eee5 7aa5 	vfma.f32	s15, s11, s11
 80134d2:	eeb1 5ae7 	vsqrt.f32	s10, s15
 80134d6:	eec4 7a85 	vdiv.f32	s15, s9, s10
 80134da:	ee27 4a86 	vmul.f32	s8, s15, s12
 80134de:	ee67 4aa6 	vmul.f32	s9, s15, s13
 80134e2:	ee27 5a27 	vmul.f32	s10, s14, s15
 80134e6:	ee67 5aa5 	vmul.f32	s11, s15, s11
 80134ea:	ed86 4a00 	vstr	s8, [r6]
 80134ee:	edce 4a00 	vstr	s9, [lr]
 80134f2:	ed8c 5a00 	vstr	s10, [ip]
 80134f6:	edc3 5a00 	vstr	s11, [r3]
 80134fa:	f8b4 3950 	ldrh.w	r3, [r4, #2384]	@ 0x950
 80134fe:	3301      	adds	r3, #1
 8013500:	f8a4 3950 	strh.w	r3, [r4, #2384]	@ 0x950
 8013504:	f7f9 fb7a 	bl	800cbfc <rotVect>
 8013508:	ed85 4a03 	vstr	s8, [r5, #12]
 801350c:	edc5 4a04 	vstr	s9, [r5, #16]
 8013510:	ed85 5a05 	vstr	s10, [r5, #20]
 8013514:	edc5 5a06 	vstr	s11, [r5, #24]
 8013518:	f894 2038 	ldrb.w	r2, [r4, #56]	@ 0x38
 801351c:	f105 0328 	add.w	r3, r5, #40	@ 0x28
 8013520:	e9cd 3200 	strd	r3, r2, [sp]
 8013524:	4601      	mov	r1, r0
 8013526:	f105 031c 	add.w	r3, r5, #28
 801352a:	462a      	mov	r2, r5
 801352c:	f105 000c 	add.w	r0, r5, #12
 8013530:	f7fa ff02 	bl	800e338 <output_update>
 8013534:	b01d      	add	sp, #116	@ 0x74
 8013536:	ecbd 8b06 	vpop	{d8-d10}
 801353a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801353c:	2301      	movs	r3, #1
 801353e:	7123      	strb	r3, [r4, #4]
 8013540:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013544:	e743      	b.n	80133ce <MotionFX_propagate+0x62>
 8013546:	ee29 9a00 	vmul.f32	s18, s18, s0
 801354a:	ee68 8a80 	vmul.f32	s17, s17, s0
 801354e:	ee28 8a00 	vmul.f32	s16, s16, s0
 8013552:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8013556:	e795      	b.n	8013484 <MotionFX_propagate+0x118>
 8013558:	20000184 	.word	0x20000184
 801355c:	3c8efa35 	.word	0x3c8efa35
 8013560:	38d1b718 	.word	0x38d1b718

08013564 <memset>:
 8013564:	4402      	add	r2, r0
 8013566:	4603      	mov	r3, r0
 8013568:	4293      	cmp	r3, r2
 801356a:	d100      	bne.n	801356e <memset+0xa>
 801356c:	4770      	bx	lr
 801356e:	f803 1b01 	strb.w	r1, [r3], #1
 8013572:	e7f9      	b.n	8013568 <memset+0x4>

08013574 <__errno>:
 8013574:	4b01      	ldr	r3, [pc, #4]	@ (801357c <__errno+0x8>)
 8013576:	6818      	ldr	r0, [r3, #0]
 8013578:	4770      	bx	lr
 801357a:	bf00      	nop
 801357c:	20000118 	.word	0x20000118

08013580 <__libc_init_array>:
 8013580:	b570      	push	{r4, r5, r6, lr}
 8013582:	4d0d      	ldr	r5, [pc, #52]	@ (80135b8 <__libc_init_array+0x38>)
 8013584:	4c0d      	ldr	r4, [pc, #52]	@ (80135bc <__libc_init_array+0x3c>)
 8013586:	1b64      	subs	r4, r4, r5
 8013588:	10a4      	asrs	r4, r4, #2
 801358a:	2600      	movs	r6, #0
 801358c:	42a6      	cmp	r6, r4
 801358e:	d109      	bne.n	80135a4 <__libc_init_array+0x24>
 8013590:	4d0b      	ldr	r5, [pc, #44]	@ (80135c0 <__libc_init_array+0x40>)
 8013592:	4c0c      	ldr	r4, [pc, #48]	@ (80135c4 <__libc_init_array+0x44>)
 8013594:	f001 fd9a 	bl	80150cc <_init>
 8013598:	1b64      	subs	r4, r4, r5
 801359a:	10a4      	asrs	r4, r4, #2
 801359c:	2600      	movs	r6, #0
 801359e:	42a6      	cmp	r6, r4
 80135a0:	d105      	bne.n	80135ae <__libc_init_array+0x2e>
 80135a2:	bd70      	pop	{r4, r5, r6, pc}
 80135a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80135a8:	4798      	blx	r3
 80135aa:	3601      	adds	r6, #1
 80135ac:	e7ee      	b.n	801358c <__libc_init_array+0xc>
 80135ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80135b2:	4798      	blx	r3
 80135b4:	3601      	adds	r6, #1
 80135b6:	e7f2      	b.n	801359e <__libc_init_array+0x1e>
 80135b8:	08015648 	.word	0x08015648
 80135bc:	08015648 	.word	0x08015648
 80135c0:	08015648 	.word	0x08015648
 80135c4:	0801564c 	.word	0x0801564c

080135c8 <memcpy>:
 80135c8:	440a      	add	r2, r1
 80135ca:	4291      	cmp	r1, r2
 80135cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80135d0:	d100      	bne.n	80135d4 <memcpy+0xc>
 80135d2:	4770      	bx	lr
 80135d4:	b510      	push	{r4, lr}
 80135d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80135da:	f803 4f01 	strb.w	r4, [r3, #1]!
 80135de:	4291      	cmp	r1, r2
 80135e0:	d1f9      	bne.n	80135d6 <memcpy+0xe>
 80135e2:	bd10      	pop	{r4, pc}

080135e4 <atan2>:
 80135e4:	f000 baec 	b.w	8013bc0 <__ieee754_atan2>

080135e8 <sqrt>:
 80135e8:	b538      	push	{r3, r4, r5, lr}
 80135ea:	ed2d 8b02 	vpush	{d8}
 80135ee:	ec55 4b10 	vmov	r4, r5, d0
 80135f2:	f000 f917 	bl	8013824 <__ieee754_sqrt>
 80135f6:	4622      	mov	r2, r4
 80135f8:	462b      	mov	r3, r5
 80135fa:	4620      	mov	r0, r4
 80135fc:	4629      	mov	r1, r5
 80135fe:	eeb0 8a40 	vmov.f32	s16, s0
 8013602:	eef0 8a60 	vmov.f32	s17, s1
 8013606:	f7ed fa35 	bl	8000a74 <__aeabi_dcmpun>
 801360a:	b990      	cbnz	r0, 8013632 <sqrt+0x4a>
 801360c:	2200      	movs	r2, #0
 801360e:	2300      	movs	r3, #0
 8013610:	4620      	mov	r0, r4
 8013612:	4629      	mov	r1, r5
 8013614:	f7ed fa06 	bl	8000a24 <__aeabi_dcmplt>
 8013618:	b158      	cbz	r0, 8013632 <sqrt+0x4a>
 801361a:	f7ff ffab 	bl	8013574 <__errno>
 801361e:	2321      	movs	r3, #33	@ 0x21
 8013620:	6003      	str	r3, [r0, #0]
 8013622:	2200      	movs	r2, #0
 8013624:	2300      	movs	r3, #0
 8013626:	4610      	mov	r0, r2
 8013628:	4619      	mov	r1, r3
 801362a:	f7ed f8b3 	bl	8000794 <__aeabi_ddiv>
 801362e:	ec41 0b18 	vmov	d8, r0, r1
 8013632:	eeb0 0a48 	vmov.f32	s0, s16
 8013636:	eef0 0a68 	vmov.f32	s1, s17
 801363a:	ecbd 8b02 	vpop	{d8}
 801363e:	bd38      	pop	{r3, r4, r5, pc}

08013640 <asinf>:
 8013640:	b508      	push	{r3, lr}
 8013642:	ed2d 8b02 	vpush	{d8}
 8013646:	eeb0 8a40 	vmov.f32	s16, s0
 801364a:	f000 fea1 	bl	8014390 <__ieee754_asinf>
 801364e:	eeb4 8a48 	vcmp.f32	s16, s16
 8013652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013656:	eef0 8a40 	vmov.f32	s17, s0
 801365a:	d615      	bvs.n	8013688 <asinf+0x48>
 801365c:	eeb0 0a48 	vmov.f32	s0, s16
 8013660:	f000 f860 	bl	8013724 <fabsf>
 8013664:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8013668:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801366c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013670:	dd0a      	ble.n	8013688 <asinf+0x48>
 8013672:	f7ff ff7f 	bl	8013574 <__errno>
 8013676:	ecbd 8b02 	vpop	{d8}
 801367a:	2321      	movs	r3, #33	@ 0x21
 801367c:	6003      	str	r3, [r0, #0]
 801367e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8013682:	4804      	ldr	r0, [pc, #16]	@ (8013694 <asinf+0x54>)
 8013684:	f000 b8c8 	b.w	8013818 <nanf>
 8013688:	eeb0 0a68 	vmov.f32	s0, s17
 801368c:	ecbd 8b02 	vpop	{d8}
 8013690:	bd08      	pop	{r3, pc}
 8013692:	bf00      	nop
 8013694:	080151b0 	.word	0x080151b0

08013698 <atan2f>:
 8013698:	f000 bf5e 	b.w	8014558 <__ieee754_atan2f>

0801369c <cosf>:
 801369c:	ee10 3a10 	vmov	r3, s0
 80136a0:	b507      	push	{r0, r1, r2, lr}
 80136a2:	4a1e      	ldr	r2, [pc, #120]	@ (801371c <cosf+0x80>)
 80136a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80136a8:	4293      	cmp	r3, r2
 80136aa:	d806      	bhi.n	80136ba <cosf+0x1e>
 80136ac:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8013720 <cosf+0x84>
 80136b0:	b003      	add	sp, #12
 80136b2:	f85d eb04 	ldr.w	lr, [sp], #4
 80136b6:	f000 bceb 	b.w	8014090 <__kernel_cosf>
 80136ba:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80136be:	d304      	bcc.n	80136ca <cosf+0x2e>
 80136c0:	ee30 0a40 	vsub.f32	s0, s0, s0
 80136c4:	b003      	add	sp, #12
 80136c6:	f85d fb04 	ldr.w	pc, [sp], #4
 80136ca:	4668      	mov	r0, sp
 80136cc:	f000 ffe4 	bl	8014698 <__ieee754_rem_pio2f>
 80136d0:	f000 0003 	and.w	r0, r0, #3
 80136d4:	2801      	cmp	r0, #1
 80136d6:	d009      	beq.n	80136ec <cosf+0x50>
 80136d8:	2802      	cmp	r0, #2
 80136da:	d010      	beq.n	80136fe <cosf+0x62>
 80136dc:	b9b0      	cbnz	r0, 801370c <cosf+0x70>
 80136de:	eddd 0a01 	vldr	s1, [sp, #4]
 80136e2:	ed9d 0a00 	vldr	s0, [sp]
 80136e6:	f000 fcd3 	bl	8014090 <__kernel_cosf>
 80136ea:	e7eb      	b.n	80136c4 <cosf+0x28>
 80136ec:	eddd 0a01 	vldr	s1, [sp, #4]
 80136f0:	ed9d 0a00 	vldr	s0, [sp]
 80136f4:	f000 fd24 	bl	8014140 <__kernel_sinf>
 80136f8:	eeb1 0a40 	vneg.f32	s0, s0
 80136fc:	e7e2      	b.n	80136c4 <cosf+0x28>
 80136fe:	eddd 0a01 	vldr	s1, [sp, #4]
 8013702:	ed9d 0a00 	vldr	s0, [sp]
 8013706:	f000 fcc3 	bl	8014090 <__kernel_cosf>
 801370a:	e7f5      	b.n	80136f8 <cosf+0x5c>
 801370c:	eddd 0a01 	vldr	s1, [sp, #4]
 8013710:	ed9d 0a00 	vldr	s0, [sp]
 8013714:	2001      	movs	r0, #1
 8013716:	f000 fd13 	bl	8014140 <__kernel_sinf>
 801371a:	e7d3      	b.n	80136c4 <cosf+0x28>
 801371c:	3f490fd8 	.word	0x3f490fd8
 8013720:	00000000 	.word	0x00000000

08013724 <fabsf>:
 8013724:	ee10 3a10 	vmov	r3, s0
 8013728:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801372c:	ee00 3a10 	vmov	s0, r3
 8013730:	4770      	bx	lr
	...

08013734 <sinf>:
 8013734:	ee10 3a10 	vmov	r3, s0
 8013738:	b507      	push	{r0, r1, r2, lr}
 801373a:	4a1f      	ldr	r2, [pc, #124]	@ (80137b8 <sinf+0x84>)
 801373c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013740:	4293      	cmp	r3, r2
 8013742:	d807      	bhi.n	8013754 <sinf+0x20>
 8013744:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80137bc <sinf+0x88>
 8013748:	2000      	movs	r0, #0
 801374a:	b003      	add	sp, #12
 801374c:	f85d eb04 	ldr.w	lr, [sp], #4
 8013750:	f000 bcf6 	b.w	8014140 <__kernel_sinf>
 8013754:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013758:	d304      	bcc.n	8013764 <sinf+0x30>
 801375a:	ee30 0a40 	vsub.f32	s0, s0, s0
 801375e:	b003      	add	sp, #12
 8013760:	f85d fb04 	ldr.w	pc, [sp], #4
 8013764:	4668      	mov	r0, sp
 8013766:	f000 ff97 	bl	8014698 <__ieee754_rem_pio2f>
 801376a:	f000 0003 	and.w	r0, r0, #3
 801376e:	2801      	cmp	r0, #1
 8013770:	d00a      	beq.n	8013788 <sinf+0x54>
 8013772:	2802      	cmp	r0, #2
 8013774:	d00f      	beq.n	8013796 <sinf+0x62>
 8013776:	b9c0      	cbnz	r0, 80137aa <sinf+0x76>
 8013778:	eddd 0a01 	vldr	s1, [sp, #4]
 801377c:	ed9d 0a00 	vldr	s0, [sp]
 8013780:	2001      	movs	r0, #1
 8013782:	f000 fcdd 	bl	8014140 <__kernel_sinf>
 8013786:	e7ea      	b.n	801375e <sinf+0x2a>
 8013788:	eddd 0a01 	vldr	s1, [sp, #4]
 801378c:	ed9d 0a00 	vldr	s0, [sp]
 8013790:	f000 fc7e 	bl	8014090 <__kernel_cosf>
 8013794:	e7e3      	b.n	801375e <sinf+0x2a>
 8013796:	eddd 0a01 	vldr	s1, [sp, #4]
 801379a:	ed9d 0a00 	vldr	s0, [sp]
 801379e:	2001      	movs	r0, #1
 80137a0:	f000 fcce 	bl	8014140 <__kernel_sinf>
 80137a4:	eeb1 0a40 	vneg.f32	s0, s0
 80137a8:	e7d9      	b.n	801375e <sinf+0x2a>
 80137aa:	eddd 0a01 	vldr	s1, [sp, #4]
 80137ae:	ed9d 0a00 	vldr	s0, [sp]
 80137b2:	f000 fc6d 	bl	8014090 <__kernel_cosf>
 80137b6:	e7f5      	b.n	80137a4 <sinf+0x70>
 80137b8:	3f490fd8 	.word	0x3f490fd8
 80137bc:	00000000 	.word	0x00000000

080137c0 <tanf>:
 80137c0:	ee10 3a10 	vmov	r3, s0
 80137c4:	b507      	push	{r0, r1, r2, lr}
 80137c6:	4a12      	ldr	r2, [pc, #72]	@ (8013810 <tanf+0x50>)
 80137c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80137cc:	4293      	cmp	r3, r2
 80137ce:	d807      	bhi.n	80137e0 <tanf+0x20>
 80137d0:	eddf 0a10 	vldr	s1, [pc, #64]	@ 8013814 <tanf+0x54>
 80137d4:	2001      	movs	r0, #1
 80137d6:	b003      	add	sp, #12
 80137d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80137dc:	f000 bcf8 	b.w	80141d0 <__kernel_tanf>
 80137e0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80137e4:	d304      	bcc.n	80137f0 <tanf+0x30>
 80137e6:	ee30 0a40 	vsub.f32	s0, s0, s0
 80137ea:	b003      	add	sp, #12
 80137ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80137f0:	4668      	mov	r0, sp
 80137f2:	f000 ff51 	bl	8014698 <__ieee754_rem_pio2f>
 80137f6:	0040      	lsls	r0, r0, #1
 80137f8:	f000 0002 	and.w	r0, r0, #2
 80137fc:	eddd 0a01 	vldr	s1, [sp, #4]
 8013800:	ed9d 0a00 	vldr	s0, [sp]
 8013804:	f1c0 0001 	rsb	r0, r0, #1
 8013808:	f000 fce2 	bl	80141d0 <__kernel_tanf>
 801380c:	e7ed      	b.n	80137ea <tanf+0x2a>
 801380e:	bf00      	nop
 8013810:	3f490fda 	.word	0x3f490fda
 8013814:	00000000 	.word	0x00000000

08013818 <nanf>:
 8013818:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8013820 <nanf+0x8>
 801381c:	4770      	bx	lr
 801381e:	bf00      	nop
 8013820:	7fc00000 	.word	0x7fc00000

08013824 <__ieee754_sqrt>:
 8013824:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013828:	4a66      	ldr	r2, [pc, #408]	@ (80139c4 <__ieee754_sqrt+0x1a0>)
 801382a:	ec55 4b10 	vmov	r4, r5, d0
 801382e:	43aa      	bics	r2, r5
 8013830:	462b      	mov	r3, r5
 8013832:	4621      	mov	r1, r4
 8013834:	d110      	bne.n	8013858 <__ieee754_sqrt+0x34>
 8013836:	4622      	mov	r2, r4
 8013838:	4620      	mov	r0, r4
 801383a:	4629      	mov	r1, r5
 801383c:	f7ec fe80 	bl	8000540 <__aeabi_dmul>
 8013840:	4602      	mov	r2, r0
 8013842:	460b      	mov	r3, r1
 8013844:	4620      	mov	r0, r4
 8013846:	4629      	mov	r1, r5
 8013848:	f7ec fcc4 	bl	80001d4 <__adddf3>
 801384c:	4604      	mov	r4, r0
 801384e:	460d      	mov	r5, r1
 8013850:	ec45 4b10 	vmov	d0, r4, r5
 8013854:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013858:	2d00      	cmp	r5, #0
 801385a:	dc0e      	bgt.n	801387a <__ieee754_sqrt+0x56>
 801385c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8013860:	4322      	orrs	r2, r4
 8013862:	d0f5      	beq.n	8013850 <__ieee754_sqrt+0x2c>
 8013864:	b19d      	cbz	r5, 801388e <__ieee754_sqrt+0x6a>
 8013866:	4622      	mov	r2, r4
 8013868:	4620      	mov	r0, r4
 801386a:	4629      	mov	r1, r5
 801386c:	f7ec fcb0 	bl	80001d0 <__aeabi_dsub>
 8013870:	4602      	mov	r2, r0
 8013872:	460b      	mov	r3, r1
 8013874:	f7ec ff8e 	bl	8000794 <__aeabi_ddiv>
 8013878:	e7e8      	b.n	801384c <__ieee754_sqrt+0x28>
 801387a:	152a      	asrs	r2, r5, #20
 801387c:	d115      	bne.n	80138aa <__ieee754_sqrt+0x86>
 801387e:	2000      	movs	r0, #0
 8013880:	e009      	b.n	8013896 <__ieee754_sqrt+0x72>
 8013882:	0acb      	lsrs	r3, r1, #11
 8013884:	3a15      	subs	r2, #21
 8013886:	0549      	lsls	r1, r1, #21
 8013888:	2b00      	cmp	r3, #0
 801388a:	d0fa      	beq.n	8013882 <__ieee754_sqrt+0x5e>
 801388c:	e7f7      	b.n	801387e <__ieee754_sqrt+0x5a>
 801388e:	462a      	mov	r2, r5
 8013890:	e7fa      	b.n	8013888 <__ieee754_sqrt+0x64>
 8013892:	005b      	lsls	r3, r3, #1
 8013894:	3001      	adds	r0, #1
 8013896:	02dc      	lsls	r4, r3, #11
 8013898:	d5fb      	bpl.n	8013892 <__ieee754_sqrt+0x6e>
 801389a:	1e44      	subs	r4, r0, #1
 801389c:	1b12      	subs	r2, r2, r4
 801389e:	f1c0 0420 	rsb	r4, r0, #32
 80138a2:	fa21 f404 	lsr.w	r4, r1, r4
 80138a6:	4323      	orrs	r3, r4
 80138a8:	4081      	lsls	r1, r0
 80138aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80138ae:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 80138b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80138b6:	07d2      	lsls	r2, r2, #31
 80138b8:	bf5c      	itt	pl
 80138ba:	005b      	lslpl	r3, r3, #1
 80138bc:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80138c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80138c4:	bf58      	it	pl
 80138c6:	0049      	lslpl	r1, r1, #1
 80138c8:	2600      	movs	r6, #0
 80138ca:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80138ce:	107f      	asrs	r7, r7, #1
 80138d0:	0049      	lsls	r1, r1, #1
 80138d2:	2016      	movs	r0, #22
 80138d4:	4632      	mov	r2, r6
 80138d6:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80138da:	1915      	adds	r5, r2, r4
 80138dc:	429d      	cmp	r5, r3
 80138de:	bfde      	ittt	le
 80138e0:	192a      	addle	r2, r5, r4
 80138e2:	1b5b      	suble	r3, r3, r5
 80138e4:	1936      	addle	r6, r6, r4
 80138e6:	0fcd      	lsrs	r5, r1, #31
 80138e8:	3801      	subs	r0, #1
 80138ea:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80138ee:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80138f2:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80138f6:	d1f0      	bne.n	80138da <__ieee754_sqrt+0xb6>
 80138f8:	4605      	mov	r5, r0
 80138fa:	2420      	movs	r4, #32
 80138fc:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8013900:	4293      	cmp	r3, r2
 8013902:	eb0c 0e00 	add.w	lr, ip, r0
 8013906:	dc02      	bgt.n	801390e <__ieee754_sqrt+0xea>
 8013908:	d113      	bne.n	8013932 <__ieee754_sqrt+0x10e>
 801390a:	458e      	cmp	lr, r1
 801390c:	d811      	bhi.n	8013932 <__ieee754_sqrt+0x10e>
 801390e:	f1be 0f00 	cmp.w	lr, #0
 8013912:	eb0e 000c 	add.w	r0, lr, ip
 8013916:	da3f      	bge.n	8013998 <__ieee754_sqrt+0x174>
 8013918:	2800      	cmp	r0, #0
 801391a:	db3d      	blt.n	8013998 <__ieee754_sqrt+0x174>
 801391c:	f102 0801 	add.w	r8, r2, #1
 8013920:	1a9b      	subs	r3, r3, r2
 8013922:	458e      	cmp	lr, r1
 8013924:	bf88      	it	hi
 8013926:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801392a:	eba1 010e 	sub.w	r1, r1, lr
 801392e:	4465      	add	r5, ip
 8013930:	4642      	mov	r2, r8
 8013932:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8013936:	3c01      	subs	r4, #1
 8013938:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801393c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8013940:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8013944:	d1dc      	bne.n	8013900 <__ieee754_sqrt+0xdc>
 8013946:	4319      	orrs	r1, r3
 8013948:	d01b      	beq.n	8013982 <__ieee754_sqrt+0x15e>
 801394a:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 80139c8 <__ieee754_sqrt+0x1a4>
 801394e:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 80139cc <__ieee754_sqrt+0x1a8>
 8013952:	e9da 0100 	ldrd	r0, r1, [sl]
 8013956:	e9db 2300 	ldrd	r2, r3, [fp]
 801395a:	f7ec fc39 	bl	80001d0 <__aeabi_dsub>
 801395e:	e9da 8900 	ldrd	r8, r9, [sl]
 8013962:	4602      	mov	r2, r0
 8013964:	460b      	mov	r3, r1
 8013966:	4640      	mov	r0, r8
 8013968:	4649      	mov	r1, r9
 801396a:	f7ed f865 	bl	8000a38 <__aeabi_dcmple>
 801396e:	b140      	cbz	r0, 8013982 <__ieee754_sqrt+0x15e>
 8013970:	f1b5 3fff 	cmp.w	r5, #4294967295
 8013974:	e9da 0100 	ldrd	r0, r1, [sl]
 8013978:	e9db 2300 	ldrd	r2, r3, [fp]
 801397c:	d10e      	bne.n	801399c <__ieee754_sqrt+0x178>
 801397e:	3601      	adds	r6, #1
 8013980:	4625      	mov	r5, r4
 8013982:	1073      	asrs	r3, r6, #1
 8013984:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8013988:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801398c:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8013990:	086b      	lsrs	r3, r5, #1
 8013992:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8013996:	e759      	b.n	801384c <__ieee754_sqrt+0x28>
 8013998:	4690      	mov	r8, r2
 801399a:	e7c1      	b.n	8013920 <__ieee754_sqrt+0xfc>
 801399c:	f7ec fc1a 	bl	80001d4 <__adddf3>
 80139a0:	e9da 8900 	ldrd	r8, r9, [sl]
 80139a4:	4602      	mov	r2, r0
 80139a6:	460b      	mov	r3, r1
 80139a8:	4640      	mov	r0, r8
 80139aa:	4649      	mov	r1, r9
 80139ac:	f7ed f83a 	bl	8000a24 <__aeabi_dcmplt>
 80139b0:	b120      	cbz	r0, 80139bc <__ieee754_sqrt+0x198>
 80139b2:	1cab      	adds	r3, r5, #2
 80139b4:	bf08      	it	eq
 80139b6:	3601      	addeq	r6, #1
 80139b8:	3502      	adds	r5, #2
 80139ba:	e7e2      	b.n	8013982 <__ieee754_sqrt+0x15e>
 80139bc:	1c6b      	adds	r3, r5, #1
 80139be:	f023 0501 	bic.w	r5, r3, #1
 80139c2:	e7de      	b.n	8013982 <__ieee754_sqrt+0x15e>
 80139c4:	7ff00000 	.word	0x7ff00000
 80139c8:	080151c0 	.word	0x080151c0
 80139cc:	080151b8 	.word	0x080151b8

080139d0 <ceil>:
 80139d0:	ec51 0b10 	vmov	r0, r1, d0
 80139d4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80139d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80139dc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80139e0:	2e13      	cmp	r6, #19
 80139e2:	460c      	mov	r4, r1
 80139e4:	4605      	mov	r5, r0
 80139e6:	4680      	mov	r8, r0
 80139e8:	dc2e      	bgt.n	8013a48 <ceil+0x78>
 80139ea:	2e00      	cmp	r6, #0
 80139ec:	da11      	bge.n	8013a12 <ceil+0x42>
 80139ee:	a332      	add	r3, pc, #200	@ (adr r3, 8013ab8 <ceil+0xe8>)
 80139f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139f4:	f7ec fbee 	bl	80001d4 <__adddf3>
 80139f8:	2200      	movs	r2, #0
 80139fa:	2300      	movs	r3, #0
 80139fc:	f7ed f830 	bl	8000a60 <__aeabi_dcmpgt>
 8013a00:	b120      	cbz	r0, 8013a0c <ceil+0x3c>
 8013a02:	2c00      	cmp	r4, #0
 8013a04:	db4f      	blt.n	8013aa6 <ceil+0xd6>
 8013a06:	4325      	orrs	r5, r4
 8013a08:	d151      	bne.n	8013aae <ceil+0xde>
 8013a0a:	462c      	mov	r4, r5
 8013a0c:	4621      	mov	r1, r4
 8013a0e:	4628      	mov	r0, r5
 8013a10:	e023      	b.n	8013a5a <ceil+0x8a>
 8013a12:	4f2b      	ldr	r7, [pc, #172]	@ (8013ac0 <ceil+0xf0>)
 8013a14:	4137      	asrs	r7, r6
 8013a16:	ea01 0307 	and.w	r3, r1, r7
 8013a1a:	4303      	orrs	r3, r0
 8013a1c:	d01d      	beq.n	8013a5a <ceil+0x8a>
 8013a1e:	a326      	add	r3, pc, #152	@ (adr r3, 8013ab8 <ceil+0xe8>)
 8013a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a24:	f7ec fbd6 	bl	80001d4 <__adddf3>
 8013a28:	2200      	movs	r2, #0
 8013a2a:	2300      	movs	r3, #0
 8013a2c:	f7ed f818 	bl	8000a60 <__aeabi_dcmpgt>
 8013a30:	2800      	cmp	r0, #0
 8013a32:	d0eb      	beq.n	8013a0c <ceil+0x3c>
 8013a34:	2c00      	cmp	r4, #0
 8013a36:	bfc2      	ittt	gt
 8013a38:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 8013a3c:	4133      	asrgt	r3, r6
 8013a3e:	18e4      	addgt	r4, r4, r3
 8013a40:	ea24 0407 	bic.w	r4, r4, r7
 8013a44:	2500      	movs	r5, #0
 8013a46:	e7e1      	b.n	8013a0c <ceil+0x3c>
 8013a48:	2e33      	cmp	r6, #51	@ 0x33
 8013a4a:	dd0a      	ble.n	8013a62 <ceil+0x92>
 8013a4c:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8013a50:	d103      	bne.n	8013a5a <ceil+0x8a>
 8013a52:	4602      	mov	r2, r0
 8013a54:	460b      	mov	r3, r1
 8013a56:	f7ec fbbd 	bl	80001d4 <__adddf3>
 8013a5a:	ec41 0b10 	vmov	d0, r0, r1
 8013a5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013a62:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8013a66:	f04f 37ff 	mov.w	r7, #4294967295
 8013a6a:	40df      	lsrs	r7, r3
 8013a6c:	4238      	tst	r0, r7
 8013a6e:	d0f4      	beq.n	8013a5a <ceil+0x8a>
 8013a70:	a311      	add	r3, pc, #68	@ (adr r3, 8013ab8 <ceil+0xe8>)
 8013a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a76:	f7ec fbad 	bl	80001d4 <__adddf3>
 8013a7a:	2200      	movs	r2, #0
 8013a7c:	2300      	movs	r3, #0
 8013a7e:	f7ec ffef 	bl	8000a60 <__aeabi_dcmpgt>
 8013a82:	2800      	cmp	r0, #0
 8013a84:	d0c2      	beq.n	8013a0c <ceil+0x3c>
 8013a86:	2c00      	cmp	r4, #0
 8013a88:	dd0a      	ble.n	8013aa0 <ceil+0xd0>
 8013a8a:	2e14      	cmp	r6, #20
 8013a8c:	d101      	bne.n	8013a92 <ceil+0xc2>
 8013a8e:	3401      	adds	r4, #1
 8013a90:	e006      	b.n	8013aa0 <ceil+0xd0>
 8013a92:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8013a96:	2301      	movs	r3, #1
 8013a98:	40b3      	lsls	r3, r6
 8013a9a:	441d      	add	r5, r3
 8013a9c:	45a8      	cmp	r8, r5
 8013a9e:	d8f6      	bhi.n	8013a8e <ceil+0xbe>
 8013aa0:	ea25 0507 	bic.w	r5, r5, r7
 8013aa4:	e7b2      	b.n	8013a0c <ceil+0x3c>
 8013aa6:	2500      	movs	r5, #0
 8013aa8:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8013aac:	e7ae      	b.n	8013a0c <ceil+0x3c>
 8013aae:	4c05      	ldr	r4, [pc, #20]	@ (8013ac4 <ceil+0xf4>)
 8013ab0:	2500      	movs	r5, #0
 8013ab2:	e7ab      	b.n	8013a0c <ceil+0x3c>
 8013ab4:	f3af 8000 	nop.w
 8013ab8:	8800759c 	.word	0x8800759c
 8013abc:	7e37e43c 	.word	0x7e37e43c
 8013ac0:	000fffff 	.word	0x000fffff
 8013ac4:	3ff00000 	.word	0x3ff00000

08013ac8 <floor>:
 8013ac8:	ec51 0b10 	vmov	r0, r1, d0
 8013acc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013ad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ad4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8013ad8:	2e13      	cmp	r6, #19
 8013ada:	460c      	mov	r4, r1
 8013adc:	4605      	mov	r5, r0
 8013ade:	4680      	mov	r8, r0
 8013ae0:	dc34      	bgt.n	8013b4c <floor+0x84>
 8013ae2:	2e00      	cmp	r6, #0
 8013ae4:	da17      	bge.n	8013b16 <floor+0x4e>
 8013ae6:	a332      	add	r3, pc, #200	@ (adr r3, 8013bb0 <floor+0xe8>)
 8013ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013aec:	f7ec fb72 	bl	80001d4 <__adddf3>
 8013af0:	2200      	movs	r2, #0
 8013af2:	2300      	movs	r3, #0
 8013af4:	f7ec ffb4 	bl	8000a60 <__aeabi_dcmpgt>
 8013af8:	b150      	cbz	r0, 8013b10 <floor+0x48>
 8013afa:	2c00      	cmp	r4, #0
 8013afc:	da55      	bge.n	8013baa <floor+0xe2>
 8013afe:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8013b02:	432c      	orrs	r4, r5
 8013b04:	2500      	movs	r5, #0
 8013b06:	42ac      	cmp	r4, r5
 8013b08:	4c2b      	ldr	r4, [pc, #172]	@ (8013bb8 <floor+0xf0>)
 8013b0a:	bf08      	it	eq
 8013b0c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8013b10:	4621      	mov	r1, r4
 8013b12:	4628      	mov	r0, r5
 8013b14:	e023      	b.n	8013b5e <floor+0x96>
 8013b16:	4f29      	ldr	r7, [pc, #164]	@ (8013bbc <floor+0xf4>)
 8013b18:	4137      	asrs	r7, r6
 8013b1a:	ea01 0307 	and.w	r3, r1, r7
 8013b1e:	4303      	orrs	r3, r0
 8013b20:	d01d      	beq.n	8013b5e <floor+0x96>
 8013b22:	a323      	add	r3, pc, #140	@ (adr r3, 8013bb0 <floor+0xe8>)
 8013b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b28:	f7ec fb54 	bl	80001d4 <__adddf3>
 8013b2c:	2200      	movs	r2, #0
 8013b2e:	2300      	movs	r3, #0
 8013b30:	f7ec ff96 	bl	8000a60 <__aeabi_dcmpgt>
 8013b34:	2800      	cmp	r0, #0
 8013b36:	d0eb      	beq.n	8013b10 <floor+0x48>
 8013b38:	2c00      	cmp	r4, #0
 8013b3a:	bfbe      	ittt	lt
 8013b3c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8013b40:	4133      	asrlt	r3, r6
 8013b42:	18e4      	addlt	r4, r4, r3
 8013b44:	ea24 0407 	bic.w	r4, r4, r7
 8013b48:	2500      	movs	r5, #0
 8013b4a:	e7e1      	b.n	8013b10 <floor+0x48>
 8013b4c:	2e33      	cmp	r6, #51	@ 0x33
 8013b4e:	dd0a      	ble.n	8013b66 <floor+0x9e>
 8013b50:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8013b54:	d103      	bne.n	8013b5e <floor+0x96>
 8013b56:	4602      	mov	r2, r0
 8013b58:	460b      	mov	r3, r1
 8013b5a:	f7ec fb3b 	bl	80001d4 <__adddf3>
 8013b5e:	ec41 0b10 	vmov	d0, r0, r1
 8013b62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b66:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8013b6a:	f04f 37ff 	mov.w	r7, #4294967295
 8013b6e:	40df      	lsrs	r7, r3
 8013b70:	4207      	tst	r7, r0
 8013b72:	d0f4      	beq.n	8013b5e <floor+0x96>
 8013b74:	a30e      	add	r3, pc, #56	@ (adr r3, 8013bb0 <floor+0xe8>)
 8013b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b7a:	f7ec fb2b 	bl	80001d4 <__adddf3>
 8013b7e:	2200      	movs	r2, #0
 8013b80:	2300      	movs	r3, #0
 8013b82:	f7ec ff6d 	bl	8000a60 <__aeabi_dcmpgt>
 8013b86:	2800      	cmp	r0, #0
 8013b88:	d0c2      	beq.n	8013b10 <floor+0x48>
 8013b8a:	2c00      	cmp	r4, #0
 8013b8c:	da0a      	bge.n	8013ba4 <floor+0xdc>
 8013b8e:	2e14      	cmp	r6, #20
 8013b90:	d101      	bne.n	8013b96 <floor+0xce>
 8013b92:	3401      	adds	r4, #1
 8013b94:	e006      	b.n	8013ba4 <floor+0xdc>
 8013b96:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8013b9a:	2301      	movs	r3, #1
 8013b9c:	40b3      	lsls	r3, r6
 8013b9e:	441d      	add	r5, r3
 8013ba0:	4545      	cmp	r5, r8
 8013ba2:	d3f6      	bcc.n	8013b92 <floor+0xca>
 8013ba4:	ea25 0507 	bic.w	r5, r5, r7
 8013ba8:	e7b2      	b.n	8013b10 <floor+0x48>
 8013baa:	2500      	movs	r5, #0
 8013bac:	462c      	mov	r4, r5
 8013bae:	e7af      	b.n	8013b10 <floor+0x48>
 8013bb0:	8800759c 	.word	0x8800759c
 8013bb4:	7e37e43c 	.word	0x7e37e43c
 8013bb8:	bff00000 	.word	0xbff00000
 8013bbc:	000fffff 	.word	0x000fffff

08013bc0 <__ieee754_atan2>:
 8013bc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013bc4:	ec57 6b11 	vmov	r6, r7, d1
 8013bc8:	4273      	negs	r3, r6
 8013bca:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8013d48 <__ieee754_atan2+0x188>
 8013bce:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8013bd2:	4333      	orrs	r3, r6
 8013bd4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8013bd8:	4543      	cmp	r3, r8
 8013bda:	ec51 0b10 	vmov	r0, r1, d0
 8013bde:	4635      	mov	r5, r6
 8013be0:	d809      	bhi.n	8013bf6 <__ieee754_atan2+0x36>
 8013be2:	4244      	negs	r4, r0
 8013be4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8013be8:	4304      	orrs	r4, r0
 8013bea:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8013bee:	4544      	cmp	r4, r8
 8013bf0:	468e      	mov	lr, r1
 8013bf2:	4681      	mov	r9, r0
 8013bf4:	d907      	bls.n	8013c06 <__ieee754_atan2+0x46>
 8013bf6:	4632      	mov	r2, r6
 8013bf8:	463b      	mov	r3, r7
 8013bfa:	f7ec faeb 	bl	80001d4 <__adddf3>
 8013bfe:	ec41 0b10 	vmov	d0, r0, r1
 8013c02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013c06:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 8013c0a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 8013c0e:	4334      	orrs	r4, r6
 8013c10:	d103      	bne.n	8013c1a <__ieee754_atan2+0x5a>
 8013c12:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013c16:	f000 b89b 	b.w	8013d50 <atan>
 8013c1a:	17bc      	asrs	r4, r7, #30
 8013c1c:	f004 0402 	and.w	r4, r4, #2
 8013c20:	ea53 0909 	orrs.w	r9, r3, r9
 8013c24:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8013c28:	d107      	bne.n	8013c3a <__ieee754_atan2+0x7a>
 8013c2a:	2c02      	cmp	r4, #2
 8013c2c:	d05f      	beq.n	8013cee <__ieee754_atan2+0x12e>
 8013c2e:	2c03      	cmp	r4, #3
 8013c30:	d1e5      	bne.n	8013bfe <__ieee754_atan2+0x3e>
 8013c32:	a143      	add	r1, pc, #268	@ (adr r1, 8013d40 <__ieee754_atan2+0x180>)
 8013c34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013c38:	e7e1      	b.n	8013bfe <__ieee754_atan2+0x3e>
 8013c3a:	4315      	orrs	r5, r2
 8013c3c:	d106      	bne.n	8013c4c <__ieee754_atan2+0x8c>
 8013c3e:	f1be 0f00 	cmp.w	lr, #0
 8013c42:	db5f      	blt.n	8013d04 <__ieee754_atan2+0x144>
 8013c44:	a136      	add	r1, pc, #216	@ (adr r1, 8013d20 <__ieee754_atan2+0x160>)
 8013c46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013c4a:	e7d8      	b.n	8013bfe <__ieee754_atan2+0x3e>
 8013c4c:	4542      	cmp	r2, r8
 8013c4e:	d10f      	bne.n	8013c70 <__ieee754_atan2+0xb0>
 8013c50:	4293      	cmp	r3, r2
 8013c52:	f104 34ff 	add.w	r4, r4, #4294967295
 8013c56:	d107      	bne.n	8013c68 <__ieee754_atan2+0xa8>
 8013c58:	2c02      	cmp	r4, #2
 8013c5a:	d84c      	bhi.n	8013cf6 <__ieee754_atan2+0x136>
 8013c5c:	4b36      	ldr	r3, [pc, #216]	@ (8013d38 <__ieee754_atan2+0x178>)
 8013c5e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013c62:	e9d3 0100 	ldrd	r0, r1, [r3]
 8013c66:	e7ca      	b.n	8013bfe <__ieee754_atan2+0x3e>
 8013c68:	2c02      	cmp	r4, #2
 8013c6a:	d848      	bhi.n	8013cfe <__ieee754_atan2+0x13e>
 8013c6c:	4b33      	ldr	r3, [pc, #204]	@ (8013d3c <__ieee754_atan2+0x17c>)
 8013c6e:	e7f6      	b.n	8013c5e <__ieee754_atan2+0x9e>
 8013c70:	4543      	cmp	r3, r8
 8013c72:	d0e4      	beq.n	8013c3e <__ieee754_atan2+0x7e>
 8013c74:	1a9b      	subs	r3, r3, r2
 8013c76:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8013c7a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8013c7e:	da1e      	bge.n	8013cbe <__ieee754_atan2+0xfe>
 8013c80:	2f00      	cmp	r7, #0
 8013c82:	da01      	bge.n	8013c88 <__ieee754_atan2+0xc8>
 8013c84:	323c      	adds	r2, #60	@ 0x3c
 8013c86:	db1e      	blt.n	8013cc6 <__ieee754_atan2+0x106>
 8013c88:	4632      	mov	r2, r6
 8013c8a:	463b      	mov	r3, r7
 8013c8c:	f7ec fd82 	bl	8000794 <__aeabi_ddiv>
 8013c90:	ec41 0b10 	vmov	d0, r0, r1
 8013c94:	f000 f9f4 	bl	8014080 <fabs>
 8013c98:	f000 f85a 	bl	8013d50 <atan>
 8013c9c:	ec51 0b10 	vmov	r0, r1, d0
 8013ca0:	2c01      	cmp	r4, #1
 8013ca2:	d013      	beq.n	8013ccc <__ieee754_atan2+0x10c>
 8013ca4:	2c02      	cmp	r4, #2
 8013ca6:	d015      	beq.n	8013cd4 <__ieee754_atan2+0x114>
 8013ca8:	2c00      	cmp	r4, #0
 8013caa:	d0a8      	beq.n	8013bfe <__ieee754_atan2+0x3e>
 8013cac:	a318      	add	r3, pc, #96	@ (adr r3, 8013d10 <__ieee754_atan2+0x150>)
 8013cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cb2:	f7ec fa8d 	bl	80001d0 <__aeabi_dsub>
 8013cb6:	a318      	add	r3, pc, #96	@ (adr r3, 8013d18 <__ieee754_atan2+0x158>)
 8013cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cbc:	e014      	b.n	8013ce8 <__ieee754_atan2+0x128>
 8013cbe:	a118      	add	r1, pc, #96	@ (adr r1, 8013d20 <__ieee754_atan2+0x160>)
 8013cc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013cc4:	e7ec      	b.n	8013ca0 <__ieee754_atan2+0xe0>
 8013cc6:	2000      	movs	r0, #0
 8013cc8:	2100      	movs	r1, #0
 8013cca:	e7e9      	b.n	8013ca0 <__ieee754_atan2+0xe0>
 8013ccc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013cd0:	4619      	mov	r1, r3
 8013cd2:	e794      	b.n	8013bfe <__ieee754_atan2+0x3e>
 8013cd4:	a30e      	add	r3, pc, #56	@ (adr r3, 8013d10 <__ieee754_atan2+0x150>)
 8013cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cda:	f7ec fa79 	bl	80001d0 <__aeabi_dsub>
 8013cde:	4602      	mov	r2, r0
 8013ce0:	460b      	mov	r3, r1
 8013ce2:	a10d      	add	r1, pc, #52	@ (adr r1, 8013d18 <__ieee754_atan2+0x158>)
 8013ce4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013ce8:	f7ec fa72 	bl	80001d0 <__aeabi_dsub>
 8013cec:	e787      	b.n	8013bfe <__ieee754_atan2+0x3e>
 8013cee:	a10a      	add	r1, pc, #40	@ (adr r1, 8013d18 <__ieee754_atan2+0x158>)
 8013cf0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013cf4:	e783      	b.n	8013bfe <__ieee754_atan2+0x3e>
 8013cf6:	a10c      	add	r1, pc, #48	@ (adr r1, 8013d28 <__ieee754_atan2+0x168>)
 8013cf8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013cfc:	e77f      	b.n	8013bfe <__ieee754_atan2+0x3e>
 8013cfe:	2000      	movs	r0, #0
 8013d00:	2100      	movs	r1, #0
 8013d02:	e77c      	b.n	8013bfe <__ieee754_atan2+0x3e>
 8013d04:	a10a      	add	r1, pc, #40	@ (adr r1, 8013d30 <__ieee754_atan2+0x170>)
 8013d06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d0a:	e778      	b.n	8013bfe <__ieee754_atan2+0x3e>
 8013d0c:	f3af 8000 	nop.w
 8013d10:	33145c07 	.word	0x33145c07
 8013d14:	3ca1a626 	.word	0x3ca1a626
 8013d18:	54442d18 	.word	0x54442d18
 8013d1c:	400921fb 	.word	0x400921fb
 8013d20:	54442d18 	.word	0x54442d18
 8013d24:	3ff921fb 	.word	0x3ff921fb
 8013d28:	54442d18 	.word	0x54442d18
 8013d2c:	3fe921fb 	.word	0x3fe921fb
 8013d30:	54442d18 	.word	0x54442d18
 8013d34:	bff921fb 	.word	0xbff921fb
 8013d38:	080151e0 	.word	0x080151e0
 8013d3c:	080151c8 	.word	0x080151c8
 8013d40:	54442d18 	.word	0x54442d18
 8013d44:	c00921fb 	.word	0xc00921fb
 8013d48:	7ff00000 	.word	0x7ff00000
 8013d4c:	00000000 	.word	0x00000000

08013d50 <atan>:
 8013d50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d54:	ec55 4b10 	vmov	r4, r5, d0
 8013d58:	4bbf      	ldr	r3, [pc, #764]	@ (8014058 <atan+0x308>)
 8013d5a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8013d5e:	429e      	cmp	r6, r3
 8013d60:	46ab      	mov	fp, r5
 8013d62:	d918      	bls.n	8013d96 <atan+0x46>
 8013d64:	4bbd      	ldr	r3, [pc, #756]	@ (801405c <atan+0x30c>)
 8013d66:	429e      	cmp	r6, r3
 8013d68:	d801      	bhi.n	8013d6e <atan+0x1e>
 8013d6a:	d109      	bne.n	8013d80 <atan+0x30>
 8013d6c:	b144      	cbz	r4, 8013d80 <atan+0x30>
 8013d6e:	4622      	mov	r2, r4
 8013d70:	462b      	mov	r3, r5
 8013d72:	4620      	mov	r0, r4
 8013d74:	4629      	mov	r1, r5
 8013d76:	f7ec fa2d 	bl	80001d4 <__adddf3>
 8013d7a:	4604      	mov	r4, r0
 8013d7c:	460d      	mov	r5, r1
 8013d7e:	e006      	b.n	8013d8e <atan+0x3e>
 8013d80:	f1bb 0f00 	cmp.w	fp, #0
 8013d84:	f340 812b 	ble.w	8013fde <atan+0x28e>
 8013d88:	a597      	add	r5, pc, #604	@ (adr r5, 8013fe8 <atan+0x298>)
 8013d8a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8013d8e:	ec45 4b10 	vmov	d0, r4, r5
 8013d92:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d96:	4bb2      	ldr	r3, [pc, #712]	@ (8014060 <atan+0x310>)
 8013d98:	429e      	cmp	r6, r3
 8013d9a:	d813      	bhi.n	8013dc4 <atan+0x74>
 8013d9c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8013da0:	429e      	cmp	r6, r3
 8013da2:	d80c      	bhi.n	8013dbe <atan+0x6e>
 8013da4:	a392      	add	r3, pc, #584	@ (adr r3, 8013ff0 <atan+0x2a0>)
 8013da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013daa:	4620      	mov	r0, r4
 8013dac:	4629      	mov	r1, r5
 8013dae:	f7ec fa11 	bl	80001d4 <__adddf3>
 8013db2:	4bac      	ldr	r3, [pc, #688]	@ (8014064 <atan+0x314>)
 8013db4:	2200      	movs	r2, #0
 8013db6:	f7ec fe53 	bl	8000a60 <__aeabi_dcmpgt>
 8013dba:	2800      	cmp	r0, #0
 8013dbc:	d1e7      	bne.n	8013d8e <atan+0x3e>
 8013dbe:	f04f 3aff 	mov.w	sl, #4294967295
 8013dc2:	e029      	b.n	8013e18 <atan+0xc8>
 8013dc4:	f000 f95c 	bl	8014080 <fabs>
 8013dc8:	4ba7      	ldr	r3, [pc, #668]	@ (8014068 <atan+0x318>)
 8013dca:	429e      	cmp	r6, r3
 8013dcc:	ec55 4b10 	vmov	r4, r5, d0
 8013dd0:	f200 80bc 	bhi.w	8013f4c <atan+0x1fc>
 8013dd4:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8013dd8:	429e      	cmp	r6, r3
 8013dda:	f200 809e 	bhi.w	8013f1a <atan+0x1ca>
 8013dde:	4622      	mov	r2, r4
 8013de0:	462b      	mov	r3, r5
 8013de2:	4620      	mov	r0, r4
 8013de4:	4629      	mov	r1, r5
 8013de6:	f7ec f9f5 	bl	80001d4 <__adddf3>
 8013dea:	4b9e      	ldr	r3, [pc, #632]	@ (8014064 <atan+0x314>)
 8013dec:	2200      	movs	r2, #0
 8013dee:	f7ec f9ef 	bl	80001d0 <__aeabi_dsub>
 8013df2:	2200      	movs	r2, #0
 8013df4:	4606      	mov	r6, r0
 8013df6:	460f      	mov	r7, r1
 8013df8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8013dfc:	4620      	mov	r0, r4
 8013dfe:	4629      	mov	r1, r5
 8013e00:	f7ec f9e8 	bl	80001d4 <__adddf3>
 8013e04:	4602      	mov	r2, r0
 8013e06:	460b      	mov	r3, r1
 8013e08:	4630      	mov	r0, r6
 8013e0a:	4639      	mov	r1, r7
 8013e0c:	f7ec fcc2 	bl	8000794 <__aeabi_ddiv>
 8013e10:	f04f 0a00 	mov.w	sl, #0
 8013e14:	4604      	mov	r4, r0
 8013e16:	460d      	mov	r5, r1
 8013e18:	4622      	mov	r2, r4
 8013e1a:	462b      	mov	r3, r5
 8013e1c:	4620      	mov	r0, r4
 8013e1e:	4629      	mov	r1, r5
 8013e20:	f7ec fb8e 	bl	8000540 <__aeabi_dmul>
 8013e24:	4602      	mov	r2, r0
 8013e26:	460b      	mov	r3, r1
 8013e28:	4680      	mov	r8, r0
 8013e2a:	4689      	mov	r9, r1
 8013e2c:	f7ec fb88 	bl	8000540 <__aeabi_dmul>
 8013e30:	a371      	add	r3, pc, #452	@ (adr r3, 8013ff8 <atan+0x2a8>)
 8013e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e36:	4606      	mov	r6, r0
 8013e38:	460f      	mov	r7, r1
 8013e3a:	f7ec fb81 	bl	8000540 <__aeabi_dmul>
 8013e3e:	a370      	add	r3, pc, #448	@ (adr r3, 8014000 <atan+0x2b0>)
 8013e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e44:	f7ec f9c6 	bl	80001d4 <__adddf3>
 8013e48:	4632      	mov	r2, r6
 8013e4a:	463b      	mov	r3, r7
 8013e4c:	f7ec fb78 	bl	8000540 <__aeabi_dmul>
 8013e50:	a36d      	add	r3, pc, #436	@ (adr r3, 8014008 <atan+0x2b8>)
 8013e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e56:	f7ec f9bd 	bl	80001d4 <__adddf3>
 8013e5a:	4632      	mov	r2, r6
 8013e5c:	463b      	mov	r3, r7
 8013e5e:	f7ec fb6f 	bl	8000540 <__aeabi_dmul>
 8013e62:	a36b      	add	r3, pc, #428	@ (adr r3, 8014010 <atan+0x2c0>)
 8013e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e68:	f7ec f9b4 	bl	80001d4 <__adddf3>
 8013e6c:	4632      	mov	r2, r6
 8013e6e:	463b      	mov	r3, r7
 8013e70:	f7ec fb66 	bl	8000540 <__aeabi_dmul>
 8013e74:	a368      	add	r3, pc, #416	@ (adr r3, 8014018 <atan+0x2c8>)
 8013e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e7a:	f7ec f9ab 	bl	80001d4 <__adddf3>
 8013e7e:	4632      	mov	r2, r6
 8013e80:	463b      	mov	r3, r7
 8013e82:	f7ec fb5d 	bl	8000540 <__aeabi_dmul>
 8013e86:	a366      	add	r3, pc, #408	@ (adr r3, 8014020 <atan+0x2d0>)
 8013e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e8c:	f7ec f9a2 	bl	80001d4 <__adddf3>
 8013e90:	4642      	mov	r2, r8
 8013e92:	464b      	mov	r3, r9
 8013e94:	f7ec fb54 	bl	8000540 <__aeabi_dmul>
 8013e98:	a363      	add	r3, pc, #396	@ (adr r3, 8014028 <atan+0x2d8>)
 8013e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e9e:	4680      	mov	r8, r0
 8013ea0:	4689      	mov	r9, r1
 8013ea2:	4630      	mov	r0, r6
 8013ea4:	4639      	mov	r1, r7
 8013ea6:	f7ec fb4b 	bl	8000540 <__aeabi_dmul>
 8013eaa:	a361      	add	r3, pc, #388	@ (adr r3, 8014030 <atan+0x2e0>)
 8013eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013eb0:	f7ec f98e 	bl	80001d0 <__aeabi_dsub>
 8013eb4:	4632      	mov	r2, r6
 8013eb6:	463b      	mov	r3, r7
 8013eb8:	f7ec fb42 	bl	8000540 <__aeabi_dmul>
 8013ebc:	a35e      	add	r3, pc, #376	@ (adr r3, 8014038 <atan+0x2e8>)
 8013ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ec2:	f7ec f985 	bl	80001d0 <__aeabi_dsub>
 8013ec6:	4632      	mov	r2, r6
 8013ec8:	463b      	mov	r3, r7
 8013eca:	f7ec fb39 	bl	8000540 <__aeabi_dmul>
 8013ece:	a35c      	add	r3, pc, #368	@ (adr r3, 8014040 <atan+0x2f0>)
 8013ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ed4:	f7ec f97c 	bl	80001d0 <__aeabi_dsub>
 8013ed8:	4632      	mov	r2, r6
 8013eda:	463b      	mov	r3, r7
 8013edc:	f7ec fb30 	bl	8000540 <__aeabi_dmul>
 8013ee0:	a359      	add	r3, pc, #356	@ (adr r3, 8014048 <atan+0x2f8>)
 8013ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ee6:	f7ec f973 	bl	80001d0 <__aeabi_dsub>
 8013eea:	4632      	mov	r2, r6
 8013eec:	463b      	mov	r3, r7
 8013eee:	f7ec fb27 	bl	8000540 <__aeabi_dmul>
 8013ef2:	4602      	mov	r2, r0
 8013ef4:	460b      	mov	r3, r1
 8013ef6:	4640      	mov	r0, r8
 8013ef8:	4649      	mov	r1, r9
 8013efa:	f7ec f96b 	bl	80001d4 <__adddf3>
 8013efe:	4622      	mov	r2, r4
 8013f00:	462b      	mov	r3, r5
 8013f02:	f7ec fb1d 	bl	8000540 <__aeabi_dmul>
 8013f06:	f1ba 3fff 	cmp.w	sl, #4294967295
 8013f0a:	4602      	mov	r2, r0
 8013f0c:	460b      	mov	r3, r1
 8013f0e:	d148      	bne.n	8013fa2 <atan+0x252>
 8013f10:	4620      	mov	r0, r4
 8013f12:	4629      	mov	r1, r5
 8013f14:	f7ec f95c 	bl	80001d0 <__aeabi_dsub>
 8013f18:	e72f      	b.n	8013d7a <atan+0x2a>
 8013f1a:	4b52      	ldr	r3, [pc, #328]	@ (8014064 <atan+0x314>)
 8013f1c:	2200      	movs	r2, #0
 8013f1e:	4620      	mov	r0, r4
 8013f20:	4629      	mov	r1, r5
 8013f22:	f7ec f955 	bl	80001d0 <__aeabi_dsub>
 8013f26:	4b4f      	ldr	r3, [pc, #316]	@ (8014064 <atan+0x314>)
 8013f28:	4606      	mov	r6, r0
 8013f2a:	460f      	mov	r7, r1
 8013f2c:	2200      	movs	r2, #0
 8013f2e:	4620      	mov	r0, r4
 8013f30:	4629      	mov	r1, r5
 8013f32:	f7ec f94f 	bl	80001d4 <__adddf3>
 8013f36:	4602      	mov	r2, r0
 8013f38:	460b      	mov	r3, r1
 8013f3a:	4630      	mov	r0, r6
 8013f3c:	4639      	mov	r1, r7
 8013f3e:	f7ec fc29 	bl	8000794 <__aeabi_ddiv>
 8013f42:	f04f 0a01 	mov.w	sl, #1
 8013f46:	4604      	mov	r4, r0
 8013f48:	460d      	mov	r5, r1
 8013f4a:	e765      	b.n	8013e18 <atan+0xc8>
 8013f4c:	4b47      	ldr	r3, [pc, #284]	@ (801406c <atan+0x31c>)
 8013f4e:	429e      	cmp	r6, r3
 8013f50:	d21c      	bcs.n	8013f8c <atan+0x23c>
 8013f52:	4b47      	ldr	r3, [pc, #284]	@ (8014070 <atan+0x320>)
 8013f54:	2200      	movs	r2, #0
 8013f56:	4620      	mov	r0, r4
 8013f58:	4629      	mov	r1, r5
 8013f5a:	f7ec f939 	bl	80001d0 <__aeabi_dsub>
 8013f5e:	4b44      	ldr	r3, [pc, #272]	@ (8014070 <atan+0x320>)
 8013f60:	4606      	mov	r6, r0
 8013f62:	460f      	mov	r7, r1
 8013f64:	2200      	movs	r2, #0
 8013f66:	4620      	mov	r0, r4
 8013f68:	4629      	mov	r1, r5
 8013f6a:	f7ec fae9 	bl	8000540 <__aeabi_dmul>
 8013f6e:	4b3d      	ldr	r3, [pc, #244]	@ (8014064 <atan+0x314>)
 8013f70:	2200      	movs	r2, #0
 8013f72:	f7ec f92f 	bl	80001d4 <__adddf3>
 8013f76:	4602      	mov	r2, r0
 8013f78:	460b      	mov	r3, r1
 8013f7a:	4630      	mov	r0, r6
 8013f7c:	4639      	mov	r1, r7
 8013f7e:	f7ec fc09 	bl	8000794 <__aeabi_ddiv>
 8013f82:	f04f 0a02 	mov.w	sl, #2
 8013f86:	4604      	mov	r4, r0
 8013f88:	460d      	mov	r5, r1
 8013f8a:	e745      	b.n	8013e18 <atan+0xc8>
 8013f8c:	4622      	mov	r2, r4
 8013f8e:	462b      	mov	r3, r5
 8013f90:	4938      	ldr	r1, [pc, #224]	@ (8014074 <atan+0x324>)
 8013f92:	2000      	movs	r0, #0
 8013f94:	f7ec fbfe 	bl	8000794 <__aeabi_ddiv>
 8013f98:	f04f 0a03 	mov.w	sl, #3
 8013f9c:	4604      	mov	r4, r0
 8013f9e:	460d      	mov	r5, r1
 8013fa0:	e73a      	b.n	8013e18 <atan+0xc8>
 8013fa2:	4b35      	ldr	r3, [pc, #212]	@ (8014078 <atan+0x328>)
 8013fa4:	4e35      	ldr	r6, [pc, #212]	@ (801407c <atan+0x32c>)
 8013fa6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8013faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fae:	f7ec f90f 	bl	80001d0 <__aeabi_dsub>
 8013fb2:	4622      	mov	r2, r4
 8013fb4:	462b      	mov	r3, r5
 8013fb6:	f7ec f90b 	bl	80001d0 <__aeabi_dsub>
 8013fba:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8013fbe:	4602      	mov	r2, r0
 8013fc0:	460b      	mov	r3, r1
 8013fc2:	e9d6 0100 	ldrd	r0, r1, [r6]
 8013fc6:	f7ec f903 	bl	80001d0 <__aeabi_dsub>
 8013fca:	f1bb 0f00 	cmp.w	fp, #0
 8013fce:	4604      	mov	r4, r0
 8013fd0:	460d      	mov	r5, r1
 8013fd2:	f6bf aedc 	bge.w	8013d8e <atan+0x3e>
 8013fd6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8013fda:	461d      	mov	r5, r3
 8013fdc:	e6d7      	b.n	8013d8e <atan+0x3e>
 8013fde:	a51c      	add	r5, pc, #112	@ (adr r5, 8014050 <atan+0x300>)
 8013fe0:	e9d5 4500 	ldrd	r4, r5, [r5]
 8013fe4:	e6d3      	b.n	8013d8e <atan+0x3e>
 8013fe6:	bf00      	nop
 8013fe8:	54442d18 	.word	0x54442d18
 8013fec:	3ff921fb 	.word	0x3ff921fb
 8013ff0:	8800759c 	.word	0x8800759c
 8013ff4:	7e37e43c 	.word	0x7e37e43c
 8013ff8:	e322da11 	.word	0xe322da11
 8013ffc:	3f90ad3a 	.word	0x3f90ad3a
 8014000:	24760deb 	.word	0x24760deb
 8014004:	3fa97b4b 	.word	0x3fa97b4b
 8014008:	a0d03d51 	.word	0xa0d03d51
 801400c:	3fb10d66 	.word	0x3fb10d66
 8014010:	c54c206e 	.word	0xc54c206e
 8014014:	3fb745cd 	.word	0x3fb745cd
 8014018:	920083ff 	.word	0x920083ff
 801401c:	3fc24924 	.word	0x3fc24924
 8014020:	5555550d 	.word	0x5555550d
 8014024:	3fd55555 	.word	0x3fd55555
 8014028:	2c6a6c2f 	.word	0x2c6a6c2f
 801402c:	bfa2b444 	.word	0xbfa2b444
 8014030:	52defd9a 	.word	0x52defd9a
 8014034:	3fadde2d 	.word	0x3fadde2d
 8014038:	af749a6d 	.word	0xaf749a6d
 801403c:	3fb3b0f2 	.word	0x3fb3b0f2
 8014040:	fe231671 	.word	0xfe231671
 8014044:	3fbc71c6 	.word	0x3fbc71c6
 8014048:	9998ebc4 	.word	0x9998ebc4
 801404c:	3fc99999 	.word	0x3fc99999
 8014050:	54442d18 	.word	0x54442d18
 8014054:	bff921fb 	.word	0xbff921fb
 8014058:	440fffff 	.word	0x440fffff
 801405c:	7ff00000 	.word	0x7ff00000
 8014060:	3fdbffff 	.word	0x3fdbffff
 8014064:	3ff00000 	.word	0x3ff00000
 8014068:	3ff2ffff 	.word	0x3ff2ffff
 801406c:	40038000 	.word	0x40038000
 8014070:	3ff80000 	.word	0x3ff80000
 8014074:	bff00000 	.word	0xbff00000
 8014078:	080151f8 	.word	0x080151f8
 801407c:	08015218 	.word	0x08015218

08014080 <fabs>:
 8014080:	ec51 0b10 	vmov	r0, r1, d0
 8014084:	4602      	mov	r2, r0
 8014086:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801408a:	ec43 2b10 	vmov	d0, r2, r3
 801408e:	4770      	bx	lr

08014090 <__kernel_cosf>:
 8014090:	ee10 3a10 	vmov	r3, s0
 8014094:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014098:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 801409c:	eef0 6a40 	vmov.f32	s13, s0
 80140a0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80140a4:	d204      	bcs.n	80140b0 <__kernel_cosf+0x20>
 80140a6:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80140aa:	ee17 2a90 	vmov	r2, s15
 80140ae:	b342      	cbz	r2, 8014102 <__kernel_cosf+0x72>
 80140b0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80140b4:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8014120 <__kernel_cosf+0x90>
 80140b8:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8014124 <__kernel_cosf+0x94>
 80140bc:	4a1a      	ldr	r2, [pc, #104]	@ (8014128 <__kernel_cosf+0x98>)
 80140be:	eea7 6a27 	vfma.f32	s12, s14, s15
 80140c2:	4293      	cmp	r3, r2
 80140c4:	eddf 7a19 	vldr	s15, [pc, #100]	@ 801412c <__kernel_cosf+0x9c>
 80140c8:	eee6 7a07 	vfma.f32	s15, s12, s14
 80140cc:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8014130 <__kernel_cosf+0xa0>
 80140d0:	eea7 6a87 	vfma.f32	s12, s15, s14
 80140d4:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8014134 <__kernel_cosf+0xa4>
 80140d8:	eee6 7a07 	vfma.f32	s15, s12, s14
 80140dc:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8014138 <__kernel_cosf+0xa8>
 80140e0:	eea7 6a87 	vfma.f32	s12, s15, s14
 80140e4:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 80140e8:	ee26 6a07 	vmul.f32	s12, s12, s14
 80140ec:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80140f0:	eee7 0a06 	vfma.f32	s1, s14, s12
 80140f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80140f8:	d804      	bhi.n	8014104 <__kernel_cosf+0x74>
 80140fa:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80140fe:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014102:	4770      	bx	lr
 8014104:	4a0d      	ldr	r2, [pc, #52]	@ (801413c <__kernel_cosf+0xac>)
 8014106:	4293      	cmp	r3, r2
 8014108:	bf9a      	itte	ls
 801410a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 801410e:	ee07 3a10 	vmovls	s14, r3
 8014112:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8014116:	ee30 0a47 	vsub.f32	s0, s0, s14
 801411a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801411e:	e7ec      	b.n	80140fa <__kernel_cosf+0x6a>
 8014120:	ad47d74e 	.word	0xad47d74e
 8014124:	310f74f6 	.word	0x310f74f6
 8014128:	3e999999 	.word	0x3e999999
 801412c:	b493f27c 	.word	0xb493f27c
 8014130:	37d00d01 	.word	0x37d00d01
 8014134:	bab60b61 	.word	0xbab60b61
 8014138:	3d2aaaab 	.word	0x3d2aaaab
 801413c:	3f480000 	.word	0x3f480000

08014140 <__kernel_sinf>:
 8014140:	ee10 3a10 	vmov	r3, s0
 8014144:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014148:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 801414c:	d204      	bcs.n	8014158 <__kernel_sinf+0x18>
 801414e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8014152:	ee17 3a90 	vmov	r3, s15
 8014156:	b35b      	cbz	r3, 80141b0 <__kernel_sinf+0x70>
 8014158:	ee20 7a00 	vmul.f32	s14, s0, s0
 801415c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80141b4 <__kernel_sinf+0x74>
 8014160:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80141b8 <__kernel_sinf+0x78>
 8014164:	eea7 6a27 	vfma.f32	s12, s14, s15
 8014168:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80141bc <__kernel_sinf+0x7c>
 801416c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8014170:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80141c0 <__kernel_sinf+0x80>
 8014174:	eea7 6a87 	vfma.f32	s12, s15, s14
 8014178:	eddf 7a12 	vldr	s15, [pc, #72]	@ 80141c4 <__kernel_sinf+0x84>
 801417c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8014180:	eee6 7a07 	vfma.f32	s15, s12, s14
 8014184:	b930      	cbnz	r0, 8014194 <__kernel_sinf+0x54>
 8014186:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80141c8 <__kernel_sinf+0x88>
 801418a:	eea7 6a27 	vfma.f32	s12, s14, s15
 801418e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8014192:	4770      	bx	lr
 8014194:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8014198:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 801419c:	eee0 7a86 	vfma.f32	s15, s1, s12
 80141a0:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80141a4:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80141cc <__kernel_sinf+0x8c>
 80141a8:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80141ac:	ee30 0a60 	vsub.f32	s0, s0, s1
 80141b0:	4770      	bx	lr
 80141b2:	bf00      	nop
 80141b4:	2f2ec9d3 	.word	0x2f2ec9d3
 80141b8:	b2d72f34 	.word	0xb2d72f34
 80141bc:	3638ef1b 	.word	0x3638ef1b
 80141c0:	b9500d01 	.word	0xb9500d01
 80141c4:	3c088889 	.word	0x3c088889
 80141c8:	be2aaaab 	.word	0xbe2aaaab
 80141cc:	3e2aaaab 	.word	0x3e2aaaab

080141d0 <__kernel_tanf>:
 80141d0:	b508      	push	{r3, lr}
 80141d2:	ee10 3a10 	vmov	r3, s0
 80141d6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80141da:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 80141de:	eef0 7a40 	vmov.f32	s15, s0
 80141e2:	d217      	bcs.n	8014214 <__kernel_tanf+0x44>
 80141e4:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 80141e8:	ee17 1a10 	vmov	r1, s14
 80141ec:	bb41      	cbnz	r1, 8014240 <__kernel_tanf+0x70>
 80141ee:	1c43      	adds	r3, r0, #1
 80141f0:	4313      	orrs	r3, r2
 80141f2:	d108      	bne.n	8014206 <__kernel_tanf+0x36>
 80141f4:	f7ff fa96 	bl	8013724 <fabsf>
 80141f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80141fc:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014200:	eeb0 0a67 	vmov.f32	s0, s15
 8014204:	bd08      	pop	{r3, pc}
 8014206:	2801      	cmp	r0, #1
 8014208:	d0fa      	beq.n	8014200 <__kernel_tanf+0x30>
 801420a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 801420e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014212:	e7f5      	b.n	8014200 <__kernel_tanf+0x30>
 8014214:	494c      	ldr	r1, [pc, #304]	@ (8014348 <__kernel_tanf+0x178>)
 8014216:	428a      	cmp	r2, r1
 8014218:	d312      	bcc.n	8014240 <__kernel_tanf+0x70>
 801421a:	2b00      	cmp	r3, #0
 801421c:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 801434c <__kernel_tanf+0x17c>
 8014220:	bfb8      	it	lt
 8014222:	eef1 7a40 	vneglt.f32	s15, s0
 8014226:	ee37 7a67 	vsub.f32	s14, s14, s15
 801422a:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8014350 <__kernel_tanf+0x180>
 801422e:	bfb8      	it	lt
 8014230:	eef1 0a60 	vneglt.f32	s1, s1
 8014234:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8014238:	eddf 0a46 	vldr	s1, [pc, #280]	@ 8014354 <__kernel_tanf+0x184>
 801423c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014240:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8014244:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8014358 <__kernel_tanf+0x188>
 8014248:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 801435c <__kernel_tanf+0x18c>
 801424c:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 8014360 <__kernel_tanf+0x190>
 8014250:	493d      	ldr	r1, [pc, #244]	@ (8014348 <__kernel_tanf+0x178>)
 8014252:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8014256:	428a      	cmp	r2, r1
 8014258:	eea7 6a25 	vfma.f32	s12, s14, s11
 801425c:	eddf 5a41 	vldr	s11, [pc, #260]	@ 8014364 <__kernel_tanf+0x194>
 8014260:	eee6 5a07 	vfma.f32	s11, s12, s14
 8014264:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8014368 <__kernel_tanf+0x198>
 8014268:	eea5 6a87 	vfma.f32	s12, s11, s14
 801426c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 801436c <__kernel_tanf+0x19c>
 8014270:	eee6 5a07 	vfma.f32	s11, s12, s14
 8014274:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 8014370 <__kernel_tanf+0x1a0>
 8014278:	eea5 6a87 	vfma.f32	s12, s11, s14
 801427c:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8014374 <__kernel_tanf+0x1a4>
 8014280:	eee7 5a05 	vfma.f32	s11, s14, s10
 8014284:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8014378 <__kernel_tanf+0x1a8>
 8014288:	eea5 5a87 	vfma.f32	s10, s11, s14
 801428c:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 801437c <__kernel_tanf+0x1ac>
 8014290:	eee5 5a07 	vfma.f32	s11, s10, s14
 8014294:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8014380 <__kernel_tanf+0x1b0>
 8014298:	eea5 5a87 	vfma.f32	s10, s11, s14
 801429c:	eddf 5a39 	vldr	s11, [pc, #228]	@ 8014384 <__kernel_tanf+0x1b4>
 80142a0:	eee5 5a07 	vfma.f32	s11, s10, s14
 80142a4:	eeb0 7a46 	vmov.f32	s14, s12
 80142a8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80142ac:	ee27 5aa6 	vmul.f32	s10, s15, s13
 80142b0:	eeb0 6a60 	vmov.f32	s12, s1
 80142b4:	eea7 6a05 	vfma.f32	s12, s14, s10
 80142b8:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8014388 <__kernel_tanf+0x1b8>
 80142bc:	eee6 0a26 	vfma.f32	s1, s12, s13
 80142c0:	eee5 0a07 	vfma.f32	s1, s10, s14
 80142c4:	ee37 6aa0 	vadd.f32	s12, s15, s1
 80142c8:	d31d      	bcc.n	8014306 <__kernel_tanf+0x136>
 80142ca:	ee07 0a10 	vmov	s14, r0
 80142ce:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80142d2:	ee26 5a06 	vmul.f32	s10, s12, s12
 80142d6:	ee36 6a07 	vadd.f32	s12, s12, s14
 80142da:	179b      	asrs	r3, r3, #30
 80142dc:	eec5 5a06 	vdiv.f32	s11, s10, s12
 80142e0:	f003 0302 	and.w	r3, r3, #2
 80142e4:	f1c3 0301 	rsb	r3, r3, #1
 80142e8:	ee06 3a90 	vmov	s13, r3
 80142ec:	ee35 6ae0 	vsub.f32	s12, s11, s1
 80142f0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80142f4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80142f8:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80142fc:	eea7 7ac6 	vfms.f32	s14, s15, s12
 8014300:	ee66 7a87 	vmul.f32	s15, s13, s14
 8014304:	e77c      	b.n	8014200 <__kernel_tanf+0x30>
 8014306:	2801      	cmp	r0, #1
 8014308:	d01b      	beq.n	8014342 <__kernel_tanf+0x172>
 801430a:	4b20      	ldr	r3, [pc, #128]	@ (801438c <__kernel_tanf+0x1bc>)
 801430c:	ee16 2a10 	vmov	r2, s12
 8014310:	401a      	ands	r2, r3
 8014312:	ee05 2a90 	vmov	s11, r2
 8014316:	ee75 7ae7 	vsub.f32	s15, s11, s15
 801431a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801431e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8014322:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8014326:	eec7 6a86 	vdiv.f32	s13, s15, s12
 801432a:	ee16 2a90 	vmov	r2, s13
 801432e:	4013      	ands	r3, r2
 8014330:	ee07 3a90 	vmov	s15, r3
 8014334:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8014338:	eea0 7aa7 	vfma.f32	s14, s1, s15
 801433c:	eee7 7a26 	vfma.f32	s15, s14, s13
 8014340:	e75e      	b.n	8014200 <__kernel_tanf+0x30>
 8014342:	eef0 7a46 	vmov.f32	s15, s12
 8014346:	e75b      	b.n	8014200 <__kernel_tanf+0x30>
 8014348:	3f2ca140 	.word	0x3f2ca140
 801434c:	3f490fda 	.word	0x3f490fda
 8014350:	33222168 	.word	0x33222168
 8014354:	00000000 	.word	0x00000000
 8014358:	b79bae5f 	.word	0xb79bae5f
 801435c:	38a3f445 	.word	0x38a3f445
 8014360:	37d95384 	.word	0x37d95384
 8014364:	3a1a26c8 	.word	0x3a1a26c8
 8014368:	3b6b6916 	.word	0x3b6b6916
 801436c:	3cb327a4 	.word	0x3cb327a4
 8014370:	3e088889 	.word	0x3e088889
 8014374:	3895c07a 	.word	0x3895c07a
 8014378:	398137b9 	.word	0x398137b9
 801437c:	3abede48 	.word	0x3abede48
 8014380:	3c11371f 	.word	0x3c11371f
 8014384:	3d5d0dd1 	.word	0x3d5d0dd1
 8014388:	3eaaaaab 	.word	0x3eaaaaab
 801438c:	fffff000 	.word	0xfffff000

08014390 <__ieee754_asinf>:
 8014390:	b538      	push	{r3, r4, r5, lr}
 8014392:	ee10 5a10 	vmov	r5, s0
 8014396:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801439a:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 801439e:	ed2d 8b04 	vpush	{d8-d9}
 80143a2:	d10c      	bne.n	80143be <__ieee754_asinf+0x2e>
 80143a4:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8014518 <__ieee754_asinf+0x188>
 80143a8:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 801451c <__ieee754_asinf+0x18c>
 80143ac:	ee60 7a27 	vmul.f32	s15, s0, s15
 80143b0:	eee0 7a07 	vfma.f32	s15, s0, s14
 80143b4:	eeb0 0a67 	vmov.f32	s0, s15
 80143b8:	ecbd 8b04 	vpop	{d8-d9}
 80143bc:	bd38      	pop	{r3, r4, r5, pc}
 80143be:	d904      	bls.n	80143ca <__ieee754_asinf+0x3a>
 80143c0:	ee70 7a40 	vsub.f32	s15, s0, s0
 80143c4:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80143c8:	e7f6      	b.n	80143b8 <__ieee754_asinf+0x28>
 80143ca:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80143ce:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80143d2:	d20b      	bcs.n	80143ec <__ieee754_asinf+0x5c>
 80143d4:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 80143d8:	d252      	bcs.n	8014480 <__ieee754_asinf+0xf0>
 80143da:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8014520 <__ieee754_asinf+0x190>
 80143de:	ee70 7a27 	vadd.f32	s15, s0, s15
 80143e2:	eef4 7ae8 	vcmpe.f32	s15, s17
 80143e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143ea:	dce5      	bgt.n	80143b8 <__ieee754_asinf+0x28>
 80143ec:	f7ff f99a 	bl	8013724 <fabsf>
 80143f0:	ee38 8ac0 	vsub.f32	s16, s17, s0
 80143f4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80143f8:	ee28 8a27 	vmul.f32	s16, s16, s15
 80143fc:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8014524 <__ieee754_asinf+0x194>
 8014400:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8014528 <__ieee754_asinf+0x198>
 8014404:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 801452c <__ieee754_asinf+0x19c>
 8014408:	eea8 7a27 	vfma.f32	s14, s16, s15
 801440c:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8014530 <__ieee754_asinf+0x1a0>
 8014410:	eee7 7a08 	vfma.f32	s15, s14, s16
 8014414:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8014534 <__ieee754_asinf+0x1a4>
 8014418:	eea7 7a88 	vfma.f32	s14, s15, s16
 801441c:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8014538 <__ieee754_asinf+0x1a8>
 8014420:	eee7 7a08 	vfma.f32	s15, s14, s16
 8014424:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 801453c <__ieee754_asinf+0x1ac>
 8014428:	eea7 9a88 	vfma.f32	s18, s15, s16
 801442c:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8014540 <__ieee754_asinf+0x1b0>
 8014430:	eee8 7a07 	vfma.f32	s15, s16, s14
 8014434:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8014544 <__ieee754_asinf+0x1b4>
 8014438:	eea7 7a88 	vfma.f32	s14, s15, s16
 801443c:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8014548 <__ieee754_asinf+0x1b8>
 8014440:	eee7 7a08 	vfma.f32	s15, s14, s16
 8014444:	eeb0 0a48 	vmov.f32	s0, s16
 8014448:	eee7 8a88 	vfma.f32	s17, s15, s16
 801444c:	f000 fb28 	bl	8014aa0 <__ieee754_sqrtf>
 8014450:	4b3e      	ldr	r3, [pc, #248]	@ (801454c <__ieee754_asinf+0x1bc>)
 8014452:	ee29 9a08 	vmul.f32	s18, s18, s16
 8014456:	429c      	cmp	r4, r3
 8014458:	ee89 6a28 	vdiv.f32	s12, s18, s17
 801445c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8014460:	d93d      	bls.n	80144de <__ieee754_asinf+0x14e>
 8014462:	eea0 0a06 	vfma.f32	s0, s0, s12
 8014466:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8014550 <__ieee754_asinf+0x1c0>
 801446a:	eee0 7a26 	vfma.f32	s15, s0, s13
 801446e:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 801451c <__ieee754_asinf+0x18c>
 8014472:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014476:	2d00      	cmp	r5, #0
 8014478:	bfd8      	it	le
 801447a:	eeb1 0a40 	vnegle.f32	s0, s0
 801447e:	e79b      	b.n	80143b8 <__ieee754_asinf+0x28>
 8014480:	ee60 7a00 	vmul.f32	s15, s0, s0
 8014484:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8014528 <__ieee754_asinf+0x198>
 8014488:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8014524 <__ieee754_asinf+0x194>
 801448c:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 801453c <__ieee754_asinf+0x1ac>
 8014490:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8014494:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8014530 <__ieee754_asinf+0x1a0>
 8014498:	eee7 6a27 	vfma.f32	s13, s14, s15
 801449c:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8014534 <__ieee754_asinf+0x1a4>
 80144a0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80144a4:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8014538 <__ieee754_asinf+0x1a8>
 80144a8:	eee7 6a27 	vfma.f32	s13, s14, s15
 80144ac:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 801452c <__ieee754_asinf+0x19c>
 80144b0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80144b4:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8014540 <__ieee754_asinf+0x1b0>
 80144b8:	eee7 6a86 	vfma.f32	s13, s15, s12
 80144bc:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8014544 <__ieee754_asinf+0x1b4>
 80144c0:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80144c4:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8014548 <__ieee754_asinf+0x1b8>
 80144c8:	eee6 6a27 	vfma.f32	s13, s12, s15
 80144cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80144d0:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80144d4:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80144d8:	eea0 0a27 	vfma.f32	s0, s0, s15
 80144dc:	e76c      	b.n	80143b8 <__ieee754_asinf+0x28>
 80144de:	ee10 3a10 	vmov	r3, s0
 80144e2:	f36f 030b 	bfc	r3, #0, #12
 80144e6:	ee07 3a10 	vmov	s14, r3
 80144ea:	eea7 8a47 	vfms.f32	s16, s14, s14
 80144ee:	ee70 5a00 	vadd.f32	s11, s0, s0
 80144f2:	ee30 0a07 	vadd.f32	s0, s0, s14
 80144f6:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8014518 <__ieee754_asinf+0x188>
 80144fa:	ee88 5a00 	vdiv.f32	s10, s16, s0
 80144fe:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8014554 <__ieee754_asinf+0x1c4>
 8014502:	eee5 7a66 	vfms.f32	s15, s10, s13
 8014506:	eed5 7a86 	vfnms.f32	s15, s11, s12
 801450a:	eeb0 6a40 	vmov.f32	s12, s0
 801450e:	eea7 6a66 	vfms.f32	s12, s14, s13
 8014512:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8014516:	e7ac      	b.n	8014472 <__ieee754_asinf+0xe2>
 8014518:	b33bbd2e 	.word	0xb33bbd2e
 801451c:	3fc90fdb 	.word	0x3fc90fdb
 8014520:	7149f2ca 	.word	0x7149f2ca
 8014524:	3a4f7f04 	.word	0x3a4f7f04
 8014528:	3811ef08 	.word	0x3811ef08
 801452c:	3e2aaaab 	.word	0x3e2aaaab
 8014530:	bd241146 	.word	0xbd241146
 8014534:	3e4e0aa8 	.word	0x3e4e0aa8
 8014538:	bea6b090 	.word	0xbea6b090
 801453c:	3d9dc62e 	.word	0x3d9dc62e
 8014540:	bf303361 	.word	0xbf303361
 8014544:	4001572d 	.word	0x4001572d
 8014548:	c019d139 	.word	0xc019d139
 801454c:	3f799999 	.word	0x3f799999
 8014550:	333bbd2e 	.word	0x333bbd2e
 8014554:	3f490fdb 	.word	0x3f490fdb

08014558 <__ieee754_atan2f>:
 8014558:	ee10 2a90 	vmov	r2, s1
 801455c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8014560:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8014564:	b510      	push	{r4, lr}
 8014566:	eef0 7a40 	vmov.f32	s15, s0
 801456a:	d806      	bhi.n	801457a <__ieee754_atan2f+0x22>
 801456c:	ee10 0a10 	vmov	r0, s0
 8014570:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8014574:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014578:	d904      	bls.n	8014584 <__ieee754_atan2f+0x2c>
 801457a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801457e:	eeb0 0a67 	vmov.f32	s0, s15
 8014582:	bd10      	pop	{r4, pc}
 8014584:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8014588:	d103      	bne.n	8014592 <__ieee754_atan2f+0x3a>
 801458a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801458e:	f000 b9b3 	b.w	80148f8 <atanf>
 8014592:	1794      	asrs	r4, r2, #30
 8014594:	f004 0402 	and.w	r4, r4, #2
 8014598:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 801459c:	b943      	cbnz	r3, 80145b0 <__ieee754_atan2f+0x58>
 801459e:	2c02      	cmp	r4, #2
 80145a0:	d05e      	beq.n	8014660 <__ieee754_atan2f+0x108>
 80145a2:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8014674 <__ieee754_atan2f+0x11c>
 80145a6:	2c03      	cmp	r4, #3
 80145a8:	bf08      	it	eq
 80145aa:	eef0 7a47 	vmoveq.f32	s15, s14
 80145ae:	e7e6      	b.n	801457e <__ieee754_atan2f+0x26>
 80145b0:	b941      	cbnz	r1, 80145c4 <__ieee754_atan2f+0x6c>
 80145b2:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8014678 <__ieee754_atan2f+0x120>
 80145b6:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801467c <__ieee754_atan2f+0x124>
 80145ba:	2800      	cmp	r0, #0
 80145bc:	bfa8      	it	ge
 80145be:	eef0 7a47 	vmovge.f32	s15, s14
 80145c2:	e7dc      	b.n	801457e <__ieee754_atan2f+0x26>
 80145c4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80145c8:	d110      	bne.n	80145ec <__ieee754_atan2f+0x94>
 80145ca:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80145ce:	f104 34ff 	add.w	r4, r4, #4294967295
 80145d2:	d107      	bne.n	80145e4 <__ieee754_atan2f+0x8c>
 80145d4:	2c02      	cmp	r4, #2
 80145d6:	d846      	bhi.n	8014666 <__ieee754_atan2f+0x10e>
 80145d8:	4b29      	ldr	r3, [pc, #164]	@ (8014680 <__ieee754_atan2f+0x128>)
 80145da:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80145de:	edd3 7a00 	vldr	s15, [r3]
 80145e2:	e7cc      	b.n	801457e <__ieee754_atan2f+0x26>
 80145e4:	2c02      	cmp	r4, #2
 80145e6:	d841      	bhi.n	801466c <__ieee754_atan2f+0x114>
 80145e8:	4b26      	ldr	r3, [pc, #152]	@ (8014684 <__ieee754_atan2f+0x12c>)
 80145ea:	e7f6      	b.n	80145da <__ieee754_atan2f+0x82>
 80145ec:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80145f0:	d0df      	beq.n	80145b2 <__ieee754_atan2f+0x5a>
 80145f2:	1a5b      	subs	r3, r3, r1
 80145f4:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80145f8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80145fc:	da1a      	bge.n	8014634 <__ieee754_atan2f+0xdc>
 80145fe:	2a00      	cmp	r2, #0
 8014600:	da01      	bge.n	8014606 <__ieee754_atan2f+0xae>
 8014602:	313c      	adds	r1, #60	@ 0x3c
 8014604:	db19      	blt.n	801463a <__ieee754_atan2f+0xe2>
 8014606:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 801460a:	f7ff f88b 	bl	8013724 <fabsf>
 801460e:	f000 f973 	bl	80148f8 <atanf>
 8014612:	eef0 7a40 	vmov.f32	s15, s0
 8014616:	2c01      	cmp	r4, #1
 8014618:	d012      	beq.n	8014640 <__ieee754_atan2f+0xe8>
 801461a:	2c02      	cmp	r4, #2
 801461c:	d017      	beq.n	801464e <__ieee754_atan2f+0xf6>
 801461e:	2c00      	cmp	r4, #0
 8014620:	d0ad      	beq.n	801457e <__ieee754_atan2f+0x26>
 8014622:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8014688 <__ieee754_atan2f+0x130>
 8014626:	ee77 7a87 	vadd.f32	s15, s15, s14
 801462a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 801468c <__ieee754_atan2f+0x134>
 801462e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014632:	e7a4      	b.n	801457e <__ieee754_atan2f+0x26>
 8014634:	eddf 7a11 	vldr	s15, [pc, #68]	@ 801467c <__ieee754_atan2f+0x124>
 8014638:	e7ed      	b.n	8014616 <__ieee754_atan2f+0xbe>
 801463a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8014690 <__ieee754_atan2f+0x138>
 801463e:	e7ea      	b.n	8014616 <__ieee754_atan2f+0xbe>
 8014640:	ee17 3a90 	vmov	r3, s15
 8014644:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8014648:	ee07 3a90 	vmov	s15, r3
 801464c:	e797      	b.n	801457e <__ieee754_atan2f+0x26>
 801464e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8014688 <__ieee754_atan2f+0x130>
 8014652:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014656:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 801468c <__ieee754_atan2f+0x134>
 801465a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801465e:	e78e      	b.n	801457e <__ieee754_atan2f+0x26>
 8014660:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 801468c <__ieee754_atan2f+0x134>
 8014664:	e78b      	b.n	801457e <__ieee754_atan2f+0x26>
 8014666:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8014694 <__ieee754_atan2f+0x13c>
 801466a:	e788      	b.n	801457e <__ieee754_atan2f+0x26>
 801466c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8014690 <__ieee754_atan2f+0x138>
 8014670:	e785      	b.n	801457e <__ieee754_atan2f+0x26>
 8014672:	bf00      	nop
 8014674:	c0490fdb 	.word	0xc0490fdb
 8014678:	bfc90fdb 	.word	0xbfc90fdb
 801467c:	3fc90fdb 	.word	0x3fc90fdb
 8014680:	08015244 	.word	0x08015244
 8014684:	08015238 	.word	0x08015238
 8014688:	33bbbd2e 	.word	0x33bbbd2e
 801468c:	40490fdb 	.word	0x40490fdb
 8014690:	00000000 	.word	0x00000000
 8014694:	3f490fdb 	.word	0x3f490fdb

08014698 <__ieee754_rem_pio2f>:
 8014698:	b5f0      	push	{r4, r5, r6, r7, lr}
 801469a:	ee10 6a10 	vmov	r6, s0
 801469e:	4b88      	ldr	r3, [pc, #544]	@ (80148c0 <__ieee754_rem_pio2f+0x228>)
 80146a0:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80146a4:	429d      	cmp	r5, r3
 80146a6:	b087      	sub	sp, #28
 80146a8:	4604      	mov	r4, r0
 80146aa:	d805      	bhi.n	80146b8 <__ieee754_rem_pio2f+0x20>
 80146ac:	2300      	movs	r3, #0
 80146ae:	ed80 0a00 	vstr	s0, [r0]
 80146b2:	6043      	str	r3, [r0, #4]
 80146b4:	2000      	movs	r0, #0
 80146b6:	e022      	b.n	80146fe <__ieee754_rem_pio2f+0x66>
 80146b8:	4b82      	ldr	r3, [pc, #520]	@ (80148c4 <__ieee754_rem_pio2f+0x22c>)
 80146ba:	429d      	cmp	r5, r3
 80146bc:	d83a      	bhi.n	8014734 <__ieee754_rem_pio2f+0x9c>
 80146be:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80146c2:	2e00      	cmp	r6, #0
 80146c4:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80148c8 <__ieee754_rem_pio2f+0x230>
 80146c8:	4a80      	ldr	r2, [pc, #512]	@ (80148cc <__ieee754_rem_pio2f+0x234>)
 80146ca:	f023 030f 	bic.w	r3, r3, #15
 80146ce:	dd18      	ble.n	8014702 <__ieee754_rem_pio2f+0x6a>
 80146d0:	4293      	cmp	r3, r2
 80146d2:	ee70 7a47 	vsub.f32	s15, s0, s14
 80146d6:	bf09      	itett	eq
 80146d8:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80148d0 <__ieee754_rem_pio2f+0x238>
 80146dc:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80148d4 <__ieee754_rem_pio2f+0x23c>
 80146e0:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 80148d8 <__ieee754_rem_pio2f+0x240>
 80146e4:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80146e8:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80146ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80146f0:	ed80 7a00 	vstr	s14, [r0]
 80146f4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80146f8:	edc0 7a01 	vstr	s15, [r0, #4]
 80146fc:	2001      	movs	r0, #1
 80146fe:	b007      	add	sp, #28
 8014700:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014702:	4293      	cmp	r3, r2
 8014704:	ee70 7a07 	vadd.f32	s15, s0, s14
 8014708:	bf09      	itett	eq
 801470a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80148d0 <__ieee754_rem_pio2f+0x238>
 801470e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80148d4 <__ieee754_rem_pio2f+0x23c>
 8014712:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 80148d8 <__ieee754_rem_pio2f+0x240>
 8014716:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 801471a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801471e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014722:	ed80 7a00 	vstr	s14, [r0]
 8014726:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801472a:	edc0 7a01 	vstr	s15, [r0, #4]
 801472e:	f04f 30ff 	mov.w	r0, #4294967295
 8014732:	e7e4      	b.n	80146fe <__ieee754_rem_pio2f+0x66>
 8014734:	4b69      	ldr	r3, [pc, #420]	@ (80148dc <__ieee754_rem_pio2f+0x244>)
 8014736:	429d      	cmp	r5, r3
 8014738:	d873      	bhi.n	8014822 <__ieee754_rem_pio2f+0x18a>
 801473a:	f7fe fff3 	bl	8013724 <fabsf>
 801473e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80148e0 <__ieee754_rem_pio2f+0x248>
 8014742:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8014746:	eee0 7a07 	vfma.f32	s15, s0, s14
 801474a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801474e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8014752:	ee17 0a90 	vmov	r0, s15
 8014756:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80148c8 <__ieee754_rem_pio2f+0x230>
 801475a:	eea7 0a67 	vfms.f32	s0, s14, s15
 801475e:	281f      	cmp	r0, #31
 8014760:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80148d4 <__ieee754_rem_pio2f+0x23c>
 8014764:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014768:	eeb1 6a47 	vneg.f32	s12, s14
 801476c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8014770:	ee16 1a90 	vmov	r1, s13
 8014774:	dc09      	bgt.n	801478a <__ieee754_rem_pio2f+0xf2>
 8014776:	4a5b      	ldr	r2, [pc, #364]	@ (80148e4 <__ieee754_rem_pio2f+0x24c>)
 8014778:	1e47      	subs	r7, r0, #1
 801477a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801477e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8014782:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8014786:	4293      	cmp	r3, r2
 8014788:	d107      	bne.n	801479a <__ieee754_rem_pio2f+0x102>
 801478a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 801478e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8014792:	2a08      	cmp	r2, #8
 8014794:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8014798:	dc14      	bgt.n	80147c4 <__ieee754_rem_pio2f+0x12c>
 801479a:	6021      	str	r1, [r4, #0]
 801479c:	ed94 7a00 	vldr	s14, [r4]
 80147a0:	ee30 0a47 	vsub.f32	s0, s0, s14
 80147a4:	2e00      	cmp	r6, #0
 80147a6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80147aa:	ed84 0a01 	vstr	s0, [r4, #4]
 80147ae:	daa6      	bge.n	80146fe <__ieee754_rem_pio2f+0x66>
 80147b0:	eeb1 7a47 	vneg.f32	s14, s14
 80147b4:	eeb1 0a40 	vneg.f32	s0, s0
 80147b8:	ed84 7a00 	vstr	s14, [r4]
 80147bc:	ed84 0a01 	vstr	s0, [r4, #4]
 80147c0:	4240      	negs	r0, r0
 80147c2:	e79c      	b.n	80146fe <__ieee754_rem_pio2f+0x66>
 80147c4:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80148d0 <__ieee754_rem_pio2f+0x238>
 80147c8:	eef0 6a40 	vmov.f32	s13, s0
 80147cc:	eee6 6a25 	vfma.f32	s13, s12, s11
 80147d0:	ee70 7a66 	vsub.f32	s15, s0, s13
 80147d4:	eee6 7a25 	vfma.f32	s15, s12, s11
 80147d8:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80148d8 <__ieee754_rem_pio2f+0x240>
 80147dc:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80147e0:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80147e4:	ee15 2a90 	vmov	r2, s11
 80147e8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80147ec:	1a5b      	subs	r3, r3, r1
 80147ee:	2b19      	cmp	r3, #25
 80147f0:	dc04      	bgt.n	80147fc <__ieee754_rem_pio2f+0x164>
 80147f2:	edc4 5a00 	vstr	s11, [r4]
 80147f6:	eeb0 0a66 	vmov.f32	s0, s13
 80147fa:	e7cf      	b.n	801479c <__ieee754_rem_pio2f+0x104>
 80147fc:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 80148e8 <__ieee754_rem_pio2f+0x250>
 8014800:	eeb0 0a66 	vmov.f32	s0, s13
 8014804:	eea6 0a25 	vfma.f32	s0, s12, s11
 8014808:	ee76 7ac0 	vsub.f32	s15, s13, s0
 801480c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80148ec <__ieee754_rem_pio2f+0x254>
 8014810:	eee6 7a25 	vfma.f32	s15, s12, s11
 8014814:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8014818:	ee30 7a67 	vsub.f32	s14, s0, s15
 801481c:	ed84 7a00 	vstr	s14, [r4]
 8014820:	e7bc      	b.n	801479c <__ieee754_rem_pio2f+0x104>
 8014822:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8014826:	d306      	bcc.n	8014836 <__ieee754_rem_pio2f+0x19e>
 8014828:	ee70 7a40 	vsub.f32	s15, s0, s0
 801482c:	edc0 7a01 	vstr	s15, [r0, #4]
 8014830:	edc0 7a00 	vstr	s15, [r0]
 8014834:	e73e      	b.n	80146b4 <__ieee754_rem_pio2f+0x1c>
 8014836:	15ea      	asrs	r2, r5, #23
 8014838:	3a86      	subs	r2, #134	@ 0x86
 801483a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 801483e:	ee07 3a90 	vmov	s15, r3
 8014842:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8014846:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80148f0 <__ieee754_rem_pio2f+0x258>
 801484a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801484e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014852:	ed8d 7a03 	vstr	s14, [sp, #12]
 8014856:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801485a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801485e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8014862:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014866:	ed8d 7a04 	vstr	s14, [sp, #16]
 801486a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801486e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8014872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014876:	edcd 7a05 	vstr	s15, [sp, #20]
 801487a:	d11e      	bne.n	80148ba <__ieee754_rem_pio2f+0x222>
 801487c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8014880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014884:	bf0c      	ite	eq
 8014886:	2301      	moveq	r3, #1
 8014888:	2302      	movne	r3, #2
 801488a:	491a      	ldr	r1, [pc, #104]	@ (80148f4 <__ieee754_rem_pio2f+0x25c>)
 801488c:	9101      	str	r1, [sp, #4]
 801488e:	2102      	movs	r1, #2
 8014890:	9100      	str	r1, [sp, #0]
 8014892:	a803      	add	r0, sp, #12
 8014894:	4621      	mov	r1, r4
 8014896:	f000 f907 	bl	8014aa8 <__kernel_rem_pio2f>
 801489a:	2e00      	cmp	r6, #0
 801489c:	f6bf af2f 	bge.w	80146fe <__ieee754_rem_pio2f+0x66>
 80148a0:	edd4 7a00 	vldr	s15, [r4]
 80148a4:	eef1 7a67 	vneg.f32	s15, s15
 80148a8:	edc4 7a00 	vstr	s15, [r4]
 80148ac:	edd4 7a01 	vldr	s15, [r4, #4]
 80148b0:	eef1 7a67 	vneg.f32	s15, s15
 80148b4:	edc4 7a01 	vstr	s15, [r4, #4]
 80148b8:	e782      	b.n	80147c0 <__ieee754_rem_pio2f+0x128>
 80148ba:	2303      	movs	r3, #3
 80148bc:	e7e5      	b.n	801488a <__ieee754_rem_pio2f+0x1f2>
 80148be:	bf00      	nop
 80148c0:	3f490fd8 	.word	0x3f490fd8
 80148c4:	4016cbe3 	.word	0x4016cbe3
 80148c8:	3fc90f80 	.word	0x3fc90f80
 80148cc:	3fc90fd0 	.word	0x3fc90fd0
 80148d0:	37354400 	.word	0x37354400
 80148d4:	37354443 	.word	0x37354443
 80148d8:	2e85a308 	.word	0x2e85a308
 80148dc:	43490f80 	.word	0x43490f80
 80148e0:	3f22f984 	.word	0x3f22f984
 80148e4:	08015250 	.word	0x08015250
 80148e8:	2e85a300 	.word	0x2e85a300
 80148ec:	248d3132 	.word	0x248d3132
 80148f0:	43800000 	.word	0x43800000
 80148f4:	080152d0 	.word	0x080152d0

080148f8 <atanf>:
 80148f8:	b538      	push	{r3, r4, r5, lr}
 80148fa:	ee10 5a10 	vmov	r5, s0
 80148fe:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8014902:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8014906:	eef0 7a40 	vmov.f32	s15, s0
 801490a:	d310      	bcc.n	801492e <atanf+0x36>
 801490c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8014910:	d904      	bls.n	801491c <atanf+0x24>
 8014912:	ee70 7a00 	vadd.f32	s15, s0, s0
 8014916:	eeb0 0a67 	vmov.f32	s0, s15
 801491a:	bd38      	pop	{r3, r4, r5, pc}
 801491c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8014a54 <atanf+0x15c>
 8014920:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8014a58 <atanf+0x160>
 8014924:	2d00      	cmp	r5, #0
 8014926:	bfc8      	it	gt
 8014928:	eef0 7a47 	vmovgt.f32	s15, s14
 801492c:	e7f3      	b.n	8014916 <atanf+0x1e>
 801492e:	4b4b      	ldr	r3, [pc, #300]	@ (8014a5c <atanf+0x164>)
 8014930:	429c      	cmp	r4, r3
 8014932:	d810      	bhi.n	8014956 <atanf+0x5e>
 8014934:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8014938:	d20a      	bcs.n	8014950 <atanf+0x58>
 801493a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8014a60 <atanf+0x168>
 801493e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8014942:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8014946:	eeb4 7ae6 	vcmpe.f32	s14, s13
 801494a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801494e:	dce2      	bgt.n	8014916 <atanf+0x1e>
 8014950:	f04f 33ff 	mov.w	r3, #4294967295
 8014954:	e013      	b.n	801497e <atanf+0x86>
 8014956:	f7fe fee5 	bl	8013724 <fabsf>
 801495a:	4b42      	ldr	r3, [pc, #264]	@ (8014a64 <atanf+0x16c>)
 801495c:	429c      	cmp	r4, r3
 801495e:	d84f      	bhi.n	8014a00 <atanf+0x108>
 8014960:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8014964:	429c      	cmp	r4, r3
 8014966:	d841      	bhi.n	80149ec <atanf+0xf4>
 8014968:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 801496c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8014970:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014974:	2300      	movs	r3, #0
 8014976:	ee30 0a27 	vadd.f32	s0, s0, s15
 801497a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801497e:	1c5a      	adds	r2, r3, #1
 8014980:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8014984:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8014a68 <atanf+0x170>
 8014988:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8014a6c <atanf+0x174>
 801498c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8014a70 <atanf+0x178>
 8014990:	ee66 6a06 	vmul.f32	s13, s12, s12
 8014994:	eee6 5a87 	vfma.f32	s11, s13, s14
 8014998:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8014a74 <atanf+0x17c>
 801499c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80149a0:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8014a78 <atanf+0x180>
 80149a4:	eee7 5a26 	vfma.f32	s11, s14, s13
 80149a8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8014a7c <atanf+0x184>
 80149ac:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80149b0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8014a80 <atanf+0x188>
 80149b4:	eee7 5a26 	vfma.f32	s11, s14, s13
 80149b8:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8014a84 <atanf+0x18c>
 80149bc:	eea6 5a87 	vfma.f32	s10, s13, s14
 80149c0:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8014a88 <atanf+0x190>
 80149c4:	eea5 7a26 	vfma.f32	s14, s10, s13
 80149c8:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8014a8c <atanf+0x194>
 80149cc:	eea7 5a26 	vfma.f32	s10, s14, s13
 80149d0:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8014a90 <atanf+0x198>
 80149d4:	eea5 7a26 	vfma.f32	s14, s10, s13
 80149d8:	ee27 7a26 	vmul.f32	s14, s14, s13
 80149dc:	eea5 7a86 	vfma.f32	s14, s11, s12
 80149e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80149e4:	d121      	bne.n	8014a2a <atanf+0x132>
 80149e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80149ea:	e794      	b.n	8014916 <atanf+0x1e>
 80149ec:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80149f0:	ee30 7a67 	vsub.f32	s14, s0, s15
 80149f4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80149f8:	2301      	movs	r3, #1
 80149fa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80149fe:	e7be      	b.n	801497e <atanf+0x86>
 8014a00:	4b24      	ldr	r3, [pc, #144]	@ (8014a94 <atanf+0x19c>)
 8014a02:	429c      	cmp	r4, r3
 8014a04:	d80b      	bhi.n	8014a1e <atanf+0x126>
 8014a06:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8014a0a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8014a0e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014a12:	2302      	movs	r3, #2
 8014a14:	ee70 6a67 	vsub.f32	s13, s0, s15
 8014a18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014a1c:	e7af      	b.n	801497e <atanf+0x86>
 8014a1e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8014a22:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014a26:	2303      	movs	r3, #3
 8014a28:	e7a9      	b.n	801497e <atanf+0x86>
 8014a2a:	4a1b      	ldr	r2, [pc, #108]	@ (8014a98 <atanf+0x1a0>)
 8014a2c:	491b      	ldr	r1, [pc, #108]	@ (8014a9c <atanf+0x1a4>)
 8014a2e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014a32:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8014a36:	edd3 6a00 	vldr	s13, [r3]
 8014a3a:	ee37 7a66 	vsub.f32	s14, s14, s13
 8014a3e:	2d00      	cmp	r5, #0
 8014a40:	ee37 7a67 	vsub.f32	s14, s14, s15
 8014a44:	edd2 7a00 	vldr	s15, [r2]
 8014a48:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014a4c:	bfb8      	it	lt
 8014a4e:	eef1 7a67 	vneglt.f32	s15, s15
 8014a52:	e760      	b.n	8014916 <atanf+0x1e>
 8014a54:	bfc90fdb 	.word	0xbfc90fdb
 8014a58:	3fc90fdb 	.word	0x3fc90fdb
 8014a5c:	3edfffff 	.word	0x3edfffff
 8014a60:	7149f2ca 	.word	0x7149f2ca
 8014a64:	3f97ffff 	.word	0x3f97ffff
 8014a68:	3c8569d7 	.word	0x3c8569d7
 8014a6c:	3d4bda59 	.word	0x3d4bda59
 8014a70:	bd6ef16b 	.word	0xbd6ef16b
 8014a74:	3d886b35 	.word	0x3d886b35
 8014a78:	3dba2e6e 	.word	0x3dba2e6e
 8014a7c:	3e124925 	.word	0x3e124925
 8014a80:	3eaaaaab 	.word	0x3eaaaaab
 8014a84:	bd15a221 	.word	0xbd15a221
 8014a88:	bd9d8795 	.word	0xbd9d8795
 8014a8c:	bde38e38 	.word	0xbde38e38
 8014a90:	be4ccccd 	.word	0xbe4ccccd
 8014a94:	401bffff 	.word	0x401bffff
 8014a98:	080155f8 	.word	0x080155f8
 8014a9c:	080155e8 	.word	0x080155e8

08014aa0 <__ieee754_sqrtf>:
 8014aa0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8014aa4:	4770      	bx	lr
	...

08014aa8 <__kernel_rem_pio2f>:
 8014aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014aac:	ed2d 8b04 	vpush	{d8-d9}
 8014ab0:	b0d9      	sub	sp, #356	@ 0x164
 8014ab2:	4690      	mov	r8, r2
 8014ab4:	9001      	str	r0, [sp, #4]
 8014ab6:	4ab6      	ldr	r2, [pc, #728]	@ (8014d90 <__kernel_rem_pio2f+0x2e8>)
 8014ab8:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8014aba:	f118 0f04 	cmn.w	r8, #4
 8014abe:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8014ac2:	460f      	mov	r7, r1
 8014ac4:	f103 3bff 	add.w	fp, r3, #4294967295
 8014ac8:	db26      	blt.n	8014b18 <__kernel_rem_pio2f+0x70>
 8014aca:	f1b8 0203 	subs.w	r2, r8, #3
 8014ace:	bf48      	it	mi
 8014ad0:	f108 0204 	addmi.w	r2, r8, #4
 8014ad4:	10d2      	asrs	r2, r2, #3
 8014ad6:	1c55      	adds	r5, r2, #1
 8014ad8:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8014ada:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8014da0 <__kernel_rem_pio2f+0x2f8>
 8014ade:	00e8      	lsls	r0, r5, #3
 8014ae0:	eba2 060b 	sub.w	r6, r2, fp
 8014ae4:	9002      	str	r0, [sp, #8]
 8014ae6:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8014aea:	eb0a 0c0b 	add.w	ip, sl, fp
 8014aee:	ac1c      	add	r4, sp, #112	@ 0x70
 8014af0:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8014af4:	2000      	movs	r0, #0
 8014af6:	4560      	cmp	r0, ip
 8014af8:	dd10      	ble.n	8014b1c <__kernel_rem_pio2f+0x74>
 8014afa:	a91c      	add	r1, sp, #112	@ 0x70
 8014afc:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8014b00:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8014b04:	2600      	movs	r6, #0
 8014b06:	4556      	cmp	r6, sl
 8014b08:	dc24      	bgt.n	8014b54 <__kernel_rem_pio2f+0xac>
 8014b0a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8014b0e:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8014da0 <__kernel_rem_pio2f+0x2f8>
 8014b12:	4684      	mov	ip, r0
 8014b14:	2400      	movs	r4, #0
 8014b16:	e016      	b.n	8014b46 <__kernel_rem_pio2f+0x9e>
 8014b18:	2200      	movs	r2, #0
 8014b1a:	e7dc      	b.n	8014ad6 <__kernel_rem_pio2f+0x2e>
 8014b1c:	42c6      	cmn	r6, r0
 8014b1e:	bf5d      	ittte	pl
 8014b20:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8014b24:	ee07 1a90 	vmovpl	s15, r1
 8014b28:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8014b2c:	eef0 7a47 	vmovmi.f32	s15, s14
 8014b30:	ece4 7a01 	vstmia	r4!, {s15}
 8014b34:	3001      	adds	r0, #1
 8014b36:	e7de      	b.n	8014af6 <__kernel_rem_pio2f+0x4e>
 8014b38:	ecfe 6a01 	vldmia	lr!, {s13}
 8014b3c:	ed3c 7a01 	vldmdb	ip!, {s14}
 8014b40:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014b44:	3401      	adds	r4, #1
 8014b46:	455c      	cmp	r4, fp
 8014b48:	ddf6      	ble.n	8014b38 <__kernel_rem_pio2f+0x90>
 8014b4a:	ece9 7a01 	vstmia	r9!, {s15}
 8014b4e:	3601      	adds	r6, #1
 8014b50:	3004      	adds	r0, #4
 8014b52:	e7d8      	b.n	8014b06 <__kernel_rem_pio2f+0x5e>
 8014b54:	a908      	add	r1, sp, #32
 8014b56:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014b5a:	9104      	str	r1, [sp, #16]
 8014b5c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8014b5e:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8014d9c <__kernel_rem_pio2f+0x2f4>
 8014b62:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8014d98 <__kernel_rem_pio2f+0x2f0>
 8014b66:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8014b6a:	9203      	str	r2, [sp, #12]
 8014b6c:	4654      	mov	r4, sl
 8014b6e:	00a2      	lsls	r2, r4, #2
 8014b70:	9205      	str	r2, [sp, #20]
 8014b72:	aa58      	add	r2, sp, #352	@ 0x160
 8014b74:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8014b78:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8014b7c:	a944      	add	r1, sp, #272	@ 0x110
 8014b7e:	aa08      	add	r2, sp, #32
 8014b80:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8014b84:	4694      	mov	ip, r2
 8014b86:	4626      	mov	r6, r4
 8014b88:	2e00      	cmp	r6, #0
 8014b8a:	dc4c      	bgt.n	8014c26 <__kernel_rem_pio2f+0x17e>
 8014b8c:	4628      	mov	r0, r5
 8014b8e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014b92:	f000 f9f1 	bl	8014f78 <scalbnf>
 8014b96:	eeb0 8a40 	vmov.f32	s16, s0
 8014b9a:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8014b9e:	ee28 0a00 	vmul.f32	s0, s16, s0
 8014ba2:	f000 fa4f 	bl	8015044 <floorf>
 8014ba6:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8014baa:	eea0 8a67 	vfms.f32	s16, s0, s15
 8014bae:	2d00      	cmp	r5, #0
 8014bb0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014bb4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8014bb8:	ee17 9a90 	vmov	r9, s15
 8014bbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014bc0:	ee38 8a67 	vsub.f32	s16, s16, s15
 8014bc4:	dd41      	ble.n	8014c4a <__kernel_rem_pio2f+0x1a2>
 8014bc6:	f104 3cff 	add.w	ip, r4, #4294967295
 8014bca:	a908      	add	r1, sp, #32
 8014bcc:	f1c5 0e08 	rsb	lr, r5, #8
 8014bd0:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8014bd4:	fa46 f00e 	asr.w	r0, r6, lr
 8014bd8:	4481      	add	r9, r0
 8014bda:	fa00 f00e 	lsl.w	r0, r0, lr
 8014bde:	1a36      	subs	r6, r6, r0
 8014be0:	f1c5 0007 	rsb	r0, r5, #7
 8014be4:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8014be8:	4106      	asrs	r6, r0
 8014bea:	2e00      	cmp	r6, #0
 8014bec:	dd3c      	ble.n	8014c68 <__kernel_rem_pio2f+0x1c0>
 8014bee:	f04f 0e00 	mov.w	lr, #0
 8014bf2:	f109 0901 	add.w	r9, r9, #1
 8014bf6:	4670      	mov	r0, lr
 8014bf8:	4574      	cmp	r4, lr
 8014bfa:	dc68      	bgt.n	8014cce <__kernel_rem_pio2f+0x226>
 8014bfc:	2d00      	cmp	r5, #0
 8014bfe:	dd03      	ble.n	8014c08 <__kernel_rem_pio2f+0x160>
 8014c00:	2d01      	cmp	r5, #1
 8014c02:	d074      	beq.n	8014cee <__kernel_rem_pio2f+0x246>
 8014c04:	2d02      	cmp	r5, #2
 8014c06:	d07d      	beq.n	8014d04 <__kernel_rem_pio2f+0x25c>
 8014c08:	2e02      	cmp	r6, #2
 8014c0a:	d12d      	bne.n	8014c68 <__kernel_rem_pio2f+0x1c0>
 8014c0c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8014c10:	ee30 8a48 	vsub.f32	s16, s0, s16
 8014c14:	b340      	cbz	r0, 8014c68 <__kernel_rem_pio2f+0x1c0>
 8014c16:	4628      	mov	r0, r5
 8014c18:	9306      	str	r3, [sp, #24]
 8014c1a:	f000 f9ad 	bl	8014f78 <scalbnf>
 8014c1e:	9b06      	ldr	r3, [sp, #24]
 8014c20:	ee38 8a40 	vsub.f32	s16, s16, s0
 8014c24:	e020      	b.n	8014c68 <__kernel_rem_pio2f+0x1c0>
 8014c26:	ee60 7a28 	vmul.f32	s15, s0, s17
 8014c2a:	3e01      	subs	r6, #1
 8014c2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014c30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014c34:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8014c38:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014c3c:	ecac 0a01 	vstmia	ip!, {s0}
 8014c40:	ed30 0a01 	vldmdb	r0!, {s0}
 8014c44:	ee37 0a80 	vadd.f32	s0, s15, s0
 8014c48:	e79e      	b.n	8014b88 <__kernel_rem_pio2f+0xe0>
 8014c4a:	d105      	bne.n	8014c58 <__kernel_rem_pio2f+0x1b0>
 8014c4c:	1e60      	subs	r0, r4, #1
 8014c4e:	a908      	add	r1, sp, #32
 8014c50:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8014c54:	11f6      	asrs	r6, r6, #7
 8014c56:	e7c8      	b.n	8014bea <__kernel_rem_pio2f+0x142>
 8014c58:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8014c5c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8014c60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c64:	da31      	bge.n	8014cca <__kernel_rem_pio2f+0x222>
 8014c66:	2600      	movs	r6, #0
 8014c68:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8014c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c70:	f040 8098 	bne.w	8014da4 <__kernel_rem_pio2f+0x2fc>
 8014c74:	1e60      	subs	r0, r4, #1
 8014c76:	2200      	movs	r2, #0
 8014c78:	4550      	cmp	r0, sl
 8014c7a:	da4b      	bge.n	8014d14 <__kernel_rem_pio2f+0x26c>
 8014c7c:	2a00      	cmp	r2, #0
 8014c7e:	d065      	beq.n	8014d4c <__kernel_rem_pio2f+0x2a4>
 8014c80:	3c01      	subs	r4, #1
 8014c82:	ab08      	add	r3, sp, #32
 8014c84:	3d08      	subs	r5, #8
 8014c86:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8014c8a:	2b00      	cmp	r3, #0
 8014c8c:	d0f8      	beq.n	8014c80 <__kernel_rem_pio2f+0x1d8>
 8014c8e:	4628      	mov	r0, r5
 8014c90:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8014c94:	f000 f970 	bl	8014f78 <scalbnf>
 8014c98:	1c63      	adds	r3, r4, #1
 8014c9a:	aa44      	add	r2, sp, #272	@ 0x110
 8014c9c:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8014d9c <__kernel_rem_pio2f+0x2f4>
 8014ca0:	0099      	lsls	r1, r3, #2
 8014ca2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014ca6:	4623      	mov	r3, r4
 8014ca8:	2b00      	cmp	r3, #0
 8014caa:	f280 80a9 	bge.w	8014e00 <__kernel_rem_pio2f+0x358>
 8014cae:	4623      	mov	r3, r4
 8014cb0:	2b00      	cmp	r3, #0
 8014cb2:	f2c0 80c7 	blt.w	8014e44 <__kernel_rem_pio2f+0x39c>
 8014cb6:	aa44      	add	r2, sp, #272	@ 0x110
 8014cb8:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8014cbc:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8014d94 <__kernel_rem_pio2f+0x2ec>
 8014cc0:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8014da0 <__kernel_rem_pio2f+0x2f8>
 8014cc4:	2000      	movs	r0, #0
 8014cc6:	1ae2      	subs	r2, r4, r3
 8014cc8:	e0b1      	b.n	8014e2e <__kernel_rem_pio2f+0x386>
 8014cca:	2602      	movs	r6, #2
 8014ccc:	e78f      	b.n	8014bee <__kernel_rem_pio2f+0x146>
 8014cce:	f852 1b04 	ldr.w	r1, [r2], #4
 8014cd2:	b948      	cbnz	r0, 8014ce8 <__kernel_rem_pio2f+0x240>
 8014cd4:	b121      	cbz	r1, 8014ce0 <__kernel_rem_pio2f+0x238>
 8014cd6:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8014cda:	f842 1c04 	str.w	r1, [r2, #-4]
 8014cde:	2101      	movs	r1, #1
 8014ce0:	f10e 0e01 	add.w	lr, lr, #1
 8014ce4:	4608      	mov	r0, r1
 8014ce6:	e787      	b.n	8014bf8 <__kernel_rem_pio2f+0x150>
 8014ce8:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8014cec:	e7f5      	b.n	8014cda <__kernel_rem_pio2f+0x232>
 8014cee:	f104 3cff 	add.w	ip, r4, #4294967295
 8014cf2:	aa08      	add	r2, sp, #32
 8014cf4:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8014cf8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8014cfc:	a908      	add	r1, sp, #32
 8014cfe:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8014d02:	e781      	b.n	8014c08 <__kernel_rem_pio2f+0x160>
 8014d04:	f104 3cff 	add.w	ip, r4, #4294967295
 8014d08:	aa08      	add	r2, sp, #32
 8014d0a:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8014d0e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8014d12:	e7f3      	b.n	8014cfc <__kernel_rem_pio2f+0x254>
 8014d14:	a908      	add	r1, sp, #32
 8014d16:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8014d1a:	3801      	subs	r0, #1
 8014d1c:	430a      	orrs	r2, r1
 8014d1e:	e7ab      	b.n	8014c78 <__kernel_rem_pio2f+0x1d0>
 8014d20:	3201      	adds	r2, #1
 8014d22:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8014d26:	2e00      	cmp	r6, #0
 8014d28:	d0fa      	beq.n	8014d20 <__kernel_rem_pio2f+0x278>
 8014d2a:	9905      	ldr	r1, [sp, #20]
 8014d2c:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8014d30:	eb0d 0001 	add.w	r0, sp, r1
 8014d34:	18e6      	adds	r6, r4, r3
 8014d36:	a91c      	add	r1, sp, #112	@ 0x70
 8014d38:	f104 0c01 	add.w	ip, r4, #1
 8014d3c:	384c      	subs	r0, #76	@ 0x4c
 8014d3e:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8014d42:	4422      	add	r2, r4
 8014d44:	4562      	cmp	r2, ip
 8014d46:	da04      	bge.n	8014d52 <__kernel_rem_pio2f+0x2aa>
 8014d48:	4614      	mov	r4, r2
 8014d4a:	e710      	b.n	8014b6e <__kernel_rem_pio2f+0xc6>
 8014d4c:	9804      	ldr	r0, [sp, #16]
 8014d4e:	2201      	movs	r2, #1
 8014d50:	e7e7      	b.n	8014d22 <__kernel_rem_pio2f+0x27a>
 8014d52:	9903      	ldr	r1, [sp, #12]
 8014d54:	f8dd e004 	ldr.w	lr, [sp, #4]
 8014d58:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8014d5c:	9105      	str	r1, [sp, #20]
 8014d5e:	ee07 1a90 	vmov	s15, r1
 8014d62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014d66:	2400      	movs	r4, #0
 8014d68:	ece6 7a01 	vstmia	r6!, {s15}
 8014d6c:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8014da0 <__kernel_rem_pio2f+0x2f8>
 8014d70:	46b1      	mov	r9, r6
 8014d72:	455c      	cmp	r4, fp
 8014d74:	dd04      	ble.n	8014d80 <__kernel_rem_pio2f+0x2d8>
 8014d76:	ece0 7a01 	vstmia	r0!, {s15}
 8014d7a:	f10c 0c01 	add.w	ip, ip, #1
 8014d7e:	e7e1      	b.n	8014d44 <__kernel_rem_pio2f+0x29c>
 8014d80:	ecfe 6a01 	vldmia	lr!, {s13}
 8014d84:	ed39 7a01 	vldmdb	r9!, {s14}
 8014d88:	3401      	adds	r4, #1
 8014d8a:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014d8e:	e7f0      	b.n	8014d72 <__kernel_rem_pio2f+0x2ca>
 8014d90:	08015634 	.word	0x08015634
 8014d94:	08015608 	.word	0x08015608
 8014d98:	43800000 	.word	0x43800000
 8014d9c:	3b800000 	.word	0x3b800000
 8014da0:	00000000 	.word	0x00000000
 8014da4:	9b02      	ldr	r3, [sp, #8]
 8014da6:	eeb0 0a48 	vmov.f32	s0, s16
 8014daa:	eba3 0008 	sub.w	r0, r3, r8
 8014dae:	f000 f8e3 	bl	8014f78 <scalbnf>
 8014db2:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8014d98 <__kernel_rem_pio2f+0x2f0>
 8014db6:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8014dba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014dbe:	db19      	blt.n	8014df4 <__kernel_rem_pio2f+0x34c>
 8014dc0:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8014d9c <__kernel_rem_pio2f+0x2f4>
 8014dc4:	ee60 7a27 	vmul.f32	s15, s0, s15
 8014dc8:	aa08      	add	r2, sp, #32
 8014dca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014dce:	3508      	adds	r5, #8
 8014dd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014dd4:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8014dd8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014ddc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014de0:	ee10 3a10 	vmov	r3, s0
 8014de4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8014de8:	ee17 3a90 	vmov	r3, s15
 8014dec:	3401      	adds	r4, #1
 8014dee:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8014df2:	e74c      	b.n	8014c8e <__kernel_rem_pio2f+0x1e6>
 8014df4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014df8:	aa08      	add	r2, sp, #32
 8014dfa:	ee10 3a10 	vmov	r3, s0
 8014dfe:	e7f6      	b.n	8014dee <__kernel_rem_pio2f+0x346>
 8014e00:	a808      	add	r0, sp, #32
 8014e02:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8014e06:	9001      	str	r0, [sp, #4]
 8014e08:	ee07 0a90 	vmov	s15, r0
 8014e0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014e10:	3b01      	subs	r3, #1
 8014e12:	ee67 7a80 	vmul.f32	s15, s15, s0
 8014e16:	ee20 0a07 	vmul.f32	s0, s0, s14
 8014e1a:	ed62 7a01 	vstmdb	r2!, {s15}
 8014e1e:	e743      	b.n	8014ca8 <__kernel_rem_pio2f+0x200>
 8014e20:	ecfc 6a01 	vldmia	ip!, {s13}
 8014e24:	ecb5 7a01 	vldmia	r5!, {s14}
 8014e28:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014e2c:	3001      	adds	r0, #1
 8014e2e:	4550      	cmp	r0, sl
 8014e30:	dc01      	bgt.n	8014e36 <__kernel_rem_pio2f+0x38e>
 8014e32:	4290      	cmp	r0, r2
 8014e34:	ddf4      	ble.n	8014e20 <__kernel_rem_pio2f+0x378>
 8014e36:	a858      	add	r0, sp, #352	@ 0x160
 8014e38:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8014e3c:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8014e40:	3b01      	subs	r3, #1
 8014e42:	e735      	b.n	8014cb0 <__kernel_rem_pio2f+0x208>
 8014e44:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8014e46:	2b02      	cmp	r3, #2
 8014e48:	dc09      	bgt.n	8014e5e <__kernel_rem_pio2f+0x3b6>
 8014e4a:	2b00      	cmp	r3, #0
 8014e4c:	dc27      	bgt.n	8014e9e <__kernel_rem_pio2f+0x3f6>
 8014e4e:	d040      	beq.n	8014ed2 <__kernel_rem_pio2f+0x42a>
 8014e50:	f009 0007 	and.w	r0, r9, #7
 8014e54:	b059      	add	sp, #356	@ 0x164
 8014e56:	ecbd 8b04 	vpop	{d8-d9}
 8014e5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e5e:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8014e60:	2b03      	cmp	r3, #3
 8014e62:	d1f5      	bne.n	8014e50 <__kernel_rem_pio2f+0x3a8>
 8014e64:	aa30      	add	r2, sp, #192	@ 0xc0
 8014e66:	1f0b      	subs	r3, r1, #4
 8014e68:	4413      	add	r3, r2
 8014e6a:	461a      	mov	r2, r3
 8014e6c:	4620      	mov	r0, r4
 8014e6e:	2800      	cmp	r0, #0
 8014e70:	dc50      	bgt.n	8014f14 <__kernel_rem_pio2f+0x46c>
 8014e72:	4622      	mov	r2, r4
 8014e74:	2a01      	cmp	r2, #1
 8014e76:	dc5d      	bgt.n	8014f34 <__kernel_rem_pio2f+0x48c>
 8014e78:	ab30      	add	r3, sp, #192	@ 0xc0
 8014e7a:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8014da0 <__kernel_rem_pio2f+0x2f8>
 8014e7e:	440b      	add	r3, r1
 8014e80:	2c01      	cmp	r4, #1
 8014e82:	dc67      	bgt.n	8014f54 <__kernel_rem_pio2f+0x4ac>
 8014e84:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8014e88:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8014e8c:	2e00      	cmp	r6, #0
 8014e8e:	d167      	bne.n	8014f60 <__kernel_rem_pio2f+0x4b8>
 8014e90:	edc7 6a00 	vstr	s13, [r7]
 8014e94:	ed87 7a01 	vstr	s14, [r7, #4]
 8014e98:	edc7 7a02 	vstr	s15, [r7, #8]
 8014e9c:	e7d8      	b.n	8014e50 <__kernel_rem_pio2f+0x3a8>
 8014e9e:	ab30      	add	r3, sp, #192	@ 0xc0
 8014ea0:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8014da0 <__kernel_rem_pio2f+0x2f8>
 8014ea4:	440b      	add	r3, r1
 8014ea6:	4622      	mov	r2, r4
 8014ea8:	2a00      	cmp	r2, #0
 8014eaa:	da24      	bge.n	8014ef6 <__kernel_rem_pio2f+0x44e>
 8014eac:	b34e      	cbz	r6, 8014f02 <__kernel_rem_pio2f+0x45a>
 8014eae:	eef1 7a47 	vneg.f32	s15, s14
 8014eb2:	edc7 7a00 	vstr	s15, [r7]
 8014eb6:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8014eba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014ebe:	aa31      	add	r2, sp, #196	@ 0xc4
 8014ec0:	2301      	movs	r3, #1
 8014ec2:	429c      	cmp	r4, r3
 8014ec4:	da20      	bge.n	8014f08 <__kernel_rem_pio2f+0x460>
 8014ec6:	b10e      	cbz	r6, 8014ecc <__kernel_rem_pio2f+0x424>
 8014ec8:	eef1 7a67 	vneg.f32	s15, s15
 8014ecc:	edc7 7a01 	vstr	s15, [r7, #4]
 8014ed0:	e7be      	b.n	8014e50 <__kernel_rem_pio2f+0x3a8>
 8014ed2:	ab30      	add	r3, sp, #192	@ 0xc0
 8014ed4:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8014da0 <__kernel_rem_pio2f+0x2f8>
 8014ed8:	440b      	add	r3, r1
 8014eda:	2c00      	cmp	r4, #0
 8014edc:	da05      	bge.n	8014eea <__kernel_rem_pio2f+0x442>
 8014ede:	b10e      	cbz	r6, 8014ee4 <__kernel_rem_pio2f+0x43c>
 8014ee0:	eef1 7a67 	vneg.f32	s15, s15
 8014ee4:	edc7 7a00 	vstr	s15, [r7]
 8014ee8:	e7b2      	b.n	8014e50 <__kernel_rem_pio2f+0x3a8>
 8014eea:	ed33 7a01 	vldmdb	r3!, {s14}
 8014eee:	3c01      	subs	r4, #1
 8014ef0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014ef4:	e7f1      	b.n	8014eda <__kernel_rem_pio2f+0x432>
 8014ef6:	ed73 7a01 	vldmdb	r3!, {s15}
 8014efa:	3a01      	subs	r2, #1
 8014efc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014f00:	e7d2      	b.n	8014ea8 <__kernel_rem_pio2f+0x400>
 8014f02:	eef0 7a47 	vmov.f32	s15, s14
 8014f06:	e7d4      	b.n	8014eb2 <__kernel_rem_pio2f+0x40a>
 8014f08:	ecb2 7a01 	vldmia	r2!, {s14}
 8014f0c:	3301      	adds	r3, #1
 8014f0e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014f12:	e7d6      	b.n	8014ec2 <__kernel_rem_pio2f+0x41a>
 8014f14:	ed72 7a01 	vldmdb	r2!, {s15}
 8014f18:	edd2 6a01 	vldr	s13, [r2, #4]
 8014f1c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8014f20:	3801      	subs	r0, #1
 8014f22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014f26:	ed82 7a00 	vstr	s14, [r2]
 8014f2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014f2e:	edc2 7a01 	vstr	s15, [r2, #4]
 8014f32:	e79c      	b.n	8014e6e <__kernel_rem_pio2f+0x3c6>
 8014f34:	ed73 7a01 	vldmdb	r3!, {s15}
 8014f38:	edd3 6a01 	vldr	s13, [r3, #4]
 8014f3c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8014f40:	3a01      	subs	r2, #1
 8014f42:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014f46:	ed83 7a00 	vstr	s14, [r3]
 8014f4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014f4e:	edc3 7a01 	vstr	s15, [r3, #4]
 8014f52:	e78f      	b.n	8014e74 <__kernel_rem_pio2f+0x3cc>
 8014f54:	ed33 7a01 	vldmdb	r3!, {s14}
 8014f58:	3c01      	subs	r4, #1
 8014f5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014f5e:	e78f      	b.n	8014e80 <__kernel_rem_pio2f+0x3d8>
 8014f60:	eef1 6a66 	vneg.f32	s13, s13
 8014f64:	eeb1 7a47 	vneg.f32	s14, s14
 8014f68:	edc7 6a00 	vstr	s13, [r7]
 8014f6c:	ed87 7a01 	vstr	s14, [r7, #4]
 8014f70:	eef1 7a67 	vneg.f32	s15, s15
 8014f74:	e790      	b.n	8014e98 <__kernel_rem_pio2f+0x3f0>
 8014f76:	bf00      	nop

08014f78 <scalbnf>:
 8014f78:	ee10 3a10 	vmov	r3, s0
 8014f7c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8014f80:	d02b      	beq.n	8014fda <scalbnf+0x62>
 8014f82:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8014f86:	d302      	bcc.n	8014f8e <scalbnf+0x16>
 8014f88:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014f8c:	4770      	bx	lr
 8014f8e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8014f92:	d123      	bne.n	8014fdc <scalbnf+0x64>
 8014f94:	4b24      	ldr	r3, [pc, #144]	@ (8015028 <scalbnf+0xb0>)
 8014f96:	eddf 7a25 	vldr	s15, [pc, #148]	@ 801502c <scalbnf+0xb4>
 8014f9a:	4298      	cmp	r0, r3
 8014f9c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8014fa0:	db17      	blt.n	8014fd2 <scalbnf+0x5a>
 8014fa2:	ee10 3a10 	vmov	r3, s0
 8014fa6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8014faa:	3a19      	subs	r2, #25
 8014fac:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8014fb0:	4288      	cmp	r0, r1
 8014fb2:	dd15      	ble.n	8014fe0 <scalbnf+0x68>
 8014fb4:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8015030 <scalbnf+0xb8>
 8014fb8:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8015034 <scalbnf+0xbc>
 8014fbc:	ee10 3a10 	vmov	r3, s0
 8014fc0:	eeb0 7a67 	vmov.f32	s14, s15
 8014fc4:	2b00      	cmp	r3, #0
 8014fc6:	bfb8      	it	lt
 8014fc8:	eef0 7a66 	vmovlt.f32	s15, s13
 8014fcc:	ee27 0a87 	vmul.f32	s0, s15, s14
 8014fd0:	4770      	bx	lr
 8014fd2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8015038 <scalbnf+0xc0>
 8014fd6:	ee27 0a80 	vmul.f32	s0, s15, s0
 8014fda:	4770      	bx	lr
 8014fdc:	0dd2      	lsrs	r2, r2, #23
 8014fde:	e7e5      	b.n	8014fac <scalbnf+0x34>
 8014fe0:	4410      	add	r0, r2
 8014fe2:	28fe      	cmp	r0, #254	@ 0xfe
 8014fe4:	dce6      	bgt.n	8014fb4 <scalbnf+0x3c>
 8014fe6:	2800      	cmp	r0, #0
 8014fe8:	dd06      	ble.n	8014ff8 <scalbnf+0x80>
 8014fea:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8014fee:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8014ff2:	ee00 3a10 	vmov	s0, r3
 8014ff6:	4770      	bx	lr
 8014ff8:	f110 0f16 	cmn.w	r0, #22
 8014ffc:	da09      	bge.n	8015012 <scalbnf+0x9a>
 8014ffe:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8015038 <scalbnf+0xc0>
 8015002:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 801503c <scalbnf+0xc4>
 8015006:	ee10 3a10 	vmov	r3, s0
 801500a:	eeb0 7a67 	vmov.f32	s14, s15
 801500e:	2b00      	cmp	r3, #0
 8015010:	e7d9      	b.n	8014fc6 <scalbnf+0x4e>
 8015012:	3019      	adds	r0, #25
 8015014:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8015018:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 801501c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8015040 <scalbnf+0xc8>
 8015020:	ee07 3a90 	vmov	s15, r3
 8015024:	e7d7      	b.n	8014fd6 <scalbnf+0x5e>
 8015026:	bf00      	nop
 8015028:	ffff3cb0 	.word	0xffff3cb0
 801502c:	4c000000 	.word	0x4c000000
 8015030:	7149f2ca 	.word	0x7149f2ca
 8015034:	f149f2ca 	.word	0xf149f2ca
 8015038:	0da24260 	.word	0x0da24260
 801503c:	8da24260 	.word	0x8da24260
 8015040:	33000000 	.word	0x33000000

08015044 <floorf>:
 8015044:	ee10 3a10 	vmov	r3, s0
 8015048:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801504c:	3a7f      	subs	r2, #127	@ 0x7f
 801504e:	2a16      	cmp	r2, #22
 8015050:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8015054:	dc2b      	bgt.n	80150ae <floorf+0x6a>
 8015056:	2a00      	cmp	r2, #0
 8015058:	da12      	bge.n	8015080 <floorf+0x3c>
 801505a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80150c0 <floorf+0x7c>
 801505e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015062:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8015066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801506a:	dd06      	ble.n	801507a <floorf+0x36>
 801506c:	2b00      	cmp	r3, #0
 801506e:	da24      	bge.n	80150ba <floorf+0x76>
 8015070:	2900      	cmp	r1, #0
 8015072:	4b14      	ldr	r3, [pc, #80]	@ (80150c4 <floorf+0x80>)
 8015074:	bf08      	it	eq
 8015076:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 801507a:	ee00 3a10 	vmov	s0, r3
 801507e:	4770      	bx	lr
 8015080:	4911      	ldr	r1, [pc, #68]	@ (80150c8 <floorf+0x84>)
 8015082:	4111      	asrs	r1, r2
 8015084:	420b      	tst	r3, r1
 8015086:	d0fa      	beq.n	801507e <floorf+0x3a>
 8015088:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80150c0 <floorf+0x7c>
 801508c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015090:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8015094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015098:	ddef      	ble.n	801507a <floorf+0x36>
 801509a:	2b00      	cmp	r3, #0
 801509c:	bfbe      	ittt	lt
 801509e:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 80150a2:	fa40 f202 	asrlt.w	r2, r0, r2
 80150a6:	189b      	addlt	r3, r3, r2
 80150a8:	ea23 0301 	bic.w	r3, r3, r1
 80150ac:	e7e5      	b.n	801507a <floorf+0x36>
 80150ae:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80150b2:	d3e4      	bcc.n	801507e <floorf+0x3a>
 80150b4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80150b8:	4770      	bx	lr
 80150ba:	2300      	movs	r3, #0
 80150bc:	e7dd      	b.n	801507a <floorf+0x36>
 80150be:	bf00      	nop
 80150c0:	7149f2ca 	.word	0x7149f2ca
 80150c4:	bf800000 	.word	0xbf800000
 80150c8:	007fffff 	.word	0x007fffff

080150cc <_init>:
 80150cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80150ce:	bf00      	nop
 80150d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80150d2:	bc08      	pop	{r3}
 80150d4:	469e      	mov	lr, r3
 80150d6:	4770      	bx	lr

080150d8 <_fini>:
 80150d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80150da:	bf00      	nop
 80150dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80150de:	bc08      	pop	{r3}
 80150e0:	469e      	mov	lr, r3
 80150e2:	4770      	bx	lr
