Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: Test_system.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Test_system.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Test_system"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : Test_system
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/vhdl/Testing_system/ROM.vhd" in Library work.
Architecture behavioral of Entity rom is up to date.
Compiling vhdl file "/home/ise/vhdl/Testing_system/mux_2_1.vhd" in Library work.
Architecture dataflow of Entity mux_2_1 is up to date.
Compiling vhdl file "/home/ise/vhdl/Testing_system/clock_filter.vhd" in Library work.
Architecture behavioral of Entity clock_filter is up to date.
Compiling vhdl file "/home/ise/vhdl/Testing_system/RAM.vhd" in Library work.
Architecture behavioral of Entity ram is up to date.
Compiling vhdl file "/home/ise/vhdl/Testing_system/Counter_address.vhd" in Library work.
Architecture behavioral of Entity counter_address is up to date.
Compiling vhdl file "/home/ise/vhdl/Testing_system/Test_system.vhd" in Library work.
WARNING:HDLParsers:3530 - Time stamp of file "/home/ise/vhdl/Testing_system/Test_system.vhd" is newer than current system time.
Entity <test_system> compiled.
Entity <test_system> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Test_system> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ROM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Macchina_combinatoria> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <clock_filter> in library <work> (architecture <behavioral>) with generics.
	CLKIN_freq = 50000000
	CLKOUT_freq1 = 10000000
	CLKOUT_freq2 = 1

Analyzing hierarchy for entity <RAM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Counter_address> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Test_system> in library <work> (Architecture <behavioral>).
Entity <Test_system> analyzed. Unit <Test_system> generated.

Analyzing Entity <ROM> in library <work> (Architecture <behavioral>).
    Set property "rom_style = block" for signal <ROM>.
Entity <ROM> analyzed. Unit <ROM> generated.

Analyzing Entity <Macchina_combinatoria> in library <work> (Architecture <behavioral>).
Entity <Macchina_combinatoria> analyzed. Unit <Macchina_combinatoria> generated.

Analyzing Entity <mux_2_1> in library <work> (Architecture <dataflow>).
Entity <mux_2_1> analyzed. Unit <mux_2_1> generated.

Analyzing generic Entity <clock_filter> in library <work> (Architecture <behavioral>).
	CLKIN_freq = 50000000
	CLKOUT_freq1 = 10000000
	CLKOUT_freq2 = 1
Entity <clock_filter> analyzed. Unit <clock_filter> generated.

Analyzing Entity <RAM> in library <work> (Architecture <behavioral>).
Entity <RAM> analyzed. Unit <RAM> generated.

Analyzing Entity <Counter_address> in library <work> (Architecture <behavioral>).
Entity <Counter_address> analyzed. Unit <Counter_address> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ROM>.
    Related source file is "/home/ise/vhdl/Testing_system/ROM.vhd".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 16x4-bit ROM for signal <$varindex0000> created at line 81.
    Found 4-bit register for signal <DATA>.
    Found 1-bit register for signal <EN>.
    Summary:
	inferred   1 ROM(s).
	inferred   5 D-type flip-flop(s).
Unit <ROM> synthesized.


Synthesizing Unit <Macchina_combinatoria>.
    Related source file is "/home/ise/vhdl/Testing_system/Macchina_combinatoria.vhd".
    Found 16x3-bit ROM for signal <Y>.
    Summary:
	inferred   1 ROM(s).
Unit <Macchina_combinatoria> synthesized.


Synthesizing Unit <mux_2_1>.
    Related source file is "/home/ise/vhdl/Testing_system/mux_2_1.vhd".
Unit <mux_2_1> synthesized.


Synthesizing Unit <clock_filter>.
    Related source file is "/home/ise/vhdl/Testing_system/clock_filter.vhd".
    Found 1-bit register for signal <clockfx1>.
    Found 1-bit register for signal <clockfx2>.
    Found 3-bit up counter for signal <counter1>.
    Found 26-bit up counter for signal <counter2>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <clock_filter> synthesized.


Synthesizing Unit <RAM>.
    Related source file is "/home/ise/vhdl/Testing_system/RAM.vhd".
    Found 3-bit register for signal <do>.
    Found 3-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 64.
    Found 48-bit register for signal <RAM>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <RAM> synthesized.


Synthesizing Unit <Counter_address>.
    Related source file is "/home/ise/vhdl/Testing_system/Counter_address.vhd".
    Found 1-bit register for signal <e>.
    Found 4-bit up counter for signal <c>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Counter_address> synthesized.


Synthesizing Unit <Test_system>.
    Related source file is "/home/ise/vhdl/Testing_system/Test_system.vhd".
Unit <Test_system> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x3-bit ROM                                          : 1
 16x4-bit ROM                                          : 1
# Counters                                             : 3
 26-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 22
 1-bit register                                        : 4
 3-bit register                                        : 17
 4-bit register                                        : 1
# Multiplexers                                         : 1
 3-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ROM>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <_varindex0000>.
INFO:Xst:3225 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <DATA_not0001_0> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <DATA>          |          |
    |     dorstA         | connected to signal <N0>            | high     |
    | reset value        | 1111                                           |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ROM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x4-bit single-port block RAM                        : 1
# ROMs                                                 : 1
 16x3-bit ROM                                          : 1
# Counters                                             : 3
 26-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 55
 Flip-Flops                                            : 55
# Multiplexers                                         : 1
 3-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Test_system> ...

Optimizing unit <clock_filter> ...

Optimizing unit <RAM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Test_system, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 88
 Flip-Flops                                            : 88

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Test_system.ngr
Top Level Output File Name         : Test_system
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 180
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 25
#      LUT2                        : 6
#      LUT2_D                      : 5
#      LUT3                        : 29
#      LUT4                        : 30
#      LUT4_L                      : 1
#      MUXCY                       : 32
#      MUXF5                       : 12
#      MUXF6                       : 6
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 88
#      FDE                         : 4
#      FDR                         : 31
#      FDRE                        : 52
#      FDSE                        : 1
# RAMS                             : 1
#      RAMB16_S4                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 2
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       72  out of   8672     0%  
 Number of Slice Flip Flops:             88  out of  17344     0%  
 Number of 4 input LUTs:                 99  out of  17344     0%  
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    250     2%  
 Number of BRAMs:                         1  out of     28     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 89    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.536ns (Maximum Frequency: 152.991MHz)
   Minimum input arrival time before clock: 5.538ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.536ns (frequency: 152.991MHz)
  Total number of paths / destination ports: 1638 / 178
-------------------------------------------------------------------------
Delay:               6.536ns (Levels of Logic = 9)
  Source:            clock_filter_0/counter2_5 (FF)
  Destination:       clock_filter_0/counter2_25 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: clock_filter_0/counter2_5 to clock_filter_0/counter2_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  clock_filter_0/counter2_5 (clock_filter_0/counter2_5)
     LUT2:I0->O            1   0.704   0.000  clock_filter_0/counter2_cmp_eq0000_wg_lut<0> (clock_filter_0/counter2_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  clock_filter_0/counter2_cmp_eq0000_wg_cy<0> (clock_filter_0/counter2_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  clock_filter_0/counter2_cmp_eq0000_wg_cy<1> (clock_filter_0/counter2_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  clock_filter_0/counter2_cmp_eq0000_wg_cy<2> (clock_filter_0/counter2_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  clock_filter_0/counter2_cmp_eq0000_wg_cy<3> (clock_filter_0/counter2_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  clock_filter_0/counter2_cmp_eq0000_wg_cy<4> (clock_filter_0/counter2_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  clock_filter_0/counter2_cmp_eq0000_wg_cy<5> (clock_filter_0/counter2_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           2   0.459   0.526  clock_filter_0/counter2_cmp_eq0000_wg_cy<6> (clock_filter_0/counter2_cmp_eq0000)
     LUT2:I1->O           26   0.704   1.260  clock_filter_0/counter2_or00001 (clock_filter_0/counter2_or0000)
     FDR:R                     0.911          clock_filter_0/counter2_0
    ----------------------------------------
    Total                      6.536ns (4.128ns logic, 2.408ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 92 / 90
-------------------------------------------------------------------------
Offset:              5.538ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       clock_filter_0/counter2_25 (FF)
  Destination Clock: CLK rising

  Data Path: RST to clock_filter_0/counter2_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            56   1.218   1.445  RST_IBUF (ROM_0/N0)
     LUT2:I0->O           26   0.704   1.260  clock_filter_0/counter2_or00001 (clock_filter_0/counter2_or0000)
     FDR:R                     0.911          clock_filter_0/counter2_0
    ----------------------------------------
    Total                      5.538ns (2.833ns logic, 2.705ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            RAM_0/do_2 (FF)
  Destination:       Y<2> (PAD)
  Source Clock:      CLK rising

  Data Path: RAM_0/do_2 to Y<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  RAM_0/do_2 (RAM_0/do_2)
     OBUF:I->O                 3.272          Y_2_OBUF (Y<2>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 6.40 secs
 
--> 


Total memory usage is 618768 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

