#ifndef _STM8207R8_H_
#define _STM8207R8_H_

#include <stdint.h>

void stm8s207r8_init(void);

#define STM8S207R8_FLASH_START		0x8000
#define STM8S207R8_FLASH_SIZE		0x10000

#define STM8S207R8_RAM_START		0x0000
#define STM8S207R8_RAM_SIZE			0x1800

#define STM8S207R8_EEPROM_START		0x4000
#define STM8S207R8_EEPROM_SIZE		0x800

#define STM8S207R8_IO_START			0x5000
#define STM8S207R8_IO_SIZE			0x800

#define STM8S207R8_CPU_REG_START	0x7F00
#define STM8S207R8_CPU_REG_SIZE		0x100

#define STM8S207R8_CPUR_A			0x7F00
#define STM8S207R8_CPUR_PCE			0x7F01
#define STM8S207R8_CPUR_PCH			0x7F02
#define STM8S207R8_CPUR_PCL			0x7F03
#define STM8S207R8_CPUR_XH			0x7F04
#define STM8S207R8_CPUR_XL			0x7F05
#define STM8S207R8_CPUR_YH			0x7F06
#define STM8S207R8_CPUR_YL			0x7F07
#define STM8S207R8_CPUR_SPH			0x7F08
#define STM8S207R8_CPUR_SPL			0x7F09
#define STM8S207R8_CPUR_CCR			0x7F0A

#define STM8S207R8_ITC_SPR1			0x7F70
#define STM8S207R8_ITC_SPR2			0x7F71
#define STM8S207R8_ITC_SPR3			0x7F72
#define STM8S207R8_ITC_SPR4			0x7F73
#define STM8S207R8_ITC_SPR5			0x7F74
#define STM8S207R8_ITC_SPR6			0x7F75
#define STM8S207R8_ITC_SPR7			0x7F76
#define STM8S207R8_ITC_SPR8			0x7F77

#define STM8S207R8_UART1_SR			0x5230
#define STM8S207R8_UART1_DR			0x5231
#define STM8S207R8_UART1_BRR1		0x5232
#define STM8S207R8_UART1_BRR2		0x5233
#define STM8S207R8_UART1_CR1		0x5234
#define STM8S207R8_UART1_CR2		0x5235
#define STM8S207R8_UART1_CR3		0x5236
#define STM8S207R8_UART1_CR4		0x5237
#define STM8S207R8_UART1_CR5		0x5238
#define STM8S207R8_UART1_GTR		0x5239
#define STM8S207R8_UART1_PSCR		0x523A

#define STM8S207R8_UART1_START		STM8S207R8_UART1_SR
#define STM8S207R8_UART1_END		STM8S207R8_UART1_PSCR

#define STM8S207R8_UART3_SR			0x5240
#define STM8S207R8_UART3_DR			0x5241
#define STM8S207R8_UART3_BRR1		0x5242
#define STM8S207R8_UART3_BRR2		0x5243
#define STM8S207R8_UART3_CR1		0x5244
#define STM8S207R8_UART3_CR2		0x5245
#define STM8S207R8_UART3_CR3		0x5246
#define STM8S207R8_UART3_CR4		0x5247
#define STM8S207R8_UART3_CR6		0x5249

#define STM8S207R8_UART3_START		STM8S207R8_UART3_SR
#define STM8S207R8_UART3_END		STM8S207R8_UART3_CR6

#define STM8S207R8_EXTI_CR1			0x50A0
#define STM8S207R8_EXTI_CR2			0x50A1

#define STM8S207R8_PA_ODR			0x5000
#define STM8S207R8_PA_IDR			0x5001
#define STM8S207R8_PA_DDR			0x5002
#define STM8S207R8_PA_CR1			0x5003
#define STM8S207R8_PA_CR2			0x5004

#define STM8S207R8_PB_ODR			0x5005
#define STM8S207R8_PB_IDR			0x5006
#define STM8S207R8_PB_DDR			0x5007
#define STM8S207R8_PB_CR1			0x5008
#define STM8S207R8_PB_CR2			0x5009

#define STM8S207R8_PC_ODR			0x500A
#define STM8S207R8_PC_IDR			0x500B
#define STM8S207R8_PC_DDR			0x500C
#define STM8S207R8_PC_CR1			0x500D
#define STM8S207R8_PC_CR2			0x500E

#define STM8S207R8_PD_ODR			0x500F
#define STM8S207R8_PD_IDR			0x5010
#define STM8S207R8_PD_DDR			0x5011
#define STM8S207R8_PD_CR1			0x5012
#define STM8S207R8_PD_CR2			0x5013

#define STM8S207R8_PE_ODR			0x5014
#define STM8S207R8_PE_IDR			0x5015
#define STM8S207R8_PE_DDR			0x5016
#define STM8S207R8_PE_CR1			0x5017
#define STM8S207R8_PE_CR2			0x5018

#define STM8S207R8_PF_ODR			0x5019
#define STM8S207R8_PF_IDR			0x501A
#define STM8S207R8_PF_DDR			0x501B
#define STM8S207R8_PF_CR1			0x501C
#define STM8S207R8_PF_CR2			0x501D

#define STM8S207R8_PG_ODR			0x501E
#define STM8S207R8_PG_IDR			0x501F
#define STM8S207R8_PG_DDR			0x5020
#define STM8S207R8_PG_CR1			0x5021
#define STM8S207R8_PG_CR2			0x5022

#define STM8S207R8_PH_ODR			0x5023
#define STM8S207R8_PH_IDR			0x5024
#define STM8S207R8_PH_DDR			0x5025
#define STM8S207R8_PH_CR1			0x5026
#define STM8S207R8_PH_CR2			0x5027

#define STM8S207R8_PI_ODR			0x5028
#define STM8S207R8_PI_IDR			0x5029
#define STM8S207R8_PI_DDR			0x502A
#define STM8S207R8_PI_CR1			0x502B
#define STM8S207R8_PI_CR2			0x502C

#define STM8S207R8_PORTS_START		STM8S207R8_PA_ODR
#define STM8S207R8_PORTS_END		STM8S207R8_PI_CR2

#define STM8S207R8_TIM2_CR1			0x5300 //TIM2 control register 1 0x00
#define STM8S207R8_TIM2_IER			0x5301 //TIM2 interrupt enable register 0x00
#define STM8S207R8_TIM2_SR1			0x5302 //TIM2 status register 1 0x00
#define STM8S207R8_TIM2_SR2			0x5303 //TIM2 status register 2 0x00
#define STM8S207R8_TIM2_EGR			0x5304 //TIM2 event generation register 0x00
#define STM8S207R8_TIM2_CCMR1		0x5305 //TIM2 capture/compare mode register 1 0x00
#define STM8S207R8_TIM2_CCMR2		0x5306 //TIM2 capture/compare mode register 2 0x00
#define STM8S207R8_TIM2_CCMR3		0x5307 //TIM2 capture/compare mode register 3 0x00
#define STM8S207R8_TIM2_CCER1		0x5308 //TIM2 capture/compare enable register 1 0x00
#define STM8S207R8_TIM2_CCER2		0x5309 //TIM2 capture/compare enable register 2 0x00
#define STM8S207R8_TIM2_CNTRH		0x530A //TIM2 counter high 0x00
#define STM8S207R8_TIM2_CNTRL		0x530B //TIM2 counter low 0x00
#define STM8S207R8_TIM2_PSCR		0x530C //TIM2 prescaler register 0x00
#define STM8S207R8_TIM2_ARRH		0x530D //TIM2 auto-reload register high 0xFF
#define STM8S207R8_TIM2_ARRL		0x530E //TIM2 auto-reload register low 0xFF
#define STM8S207R8_TIM2_CCR1H		0x530F //TIM2 capture/compare register 1 high 0x00
#define STM8S207R8_TIM2_CCR1L		0x5310 //TIM2 capture/compare register 1 low 0x00
#define STM8S207R8_TIM2_CCR2H		0x5311 //TIM2 capture/compare reg. 2 high 0x00
#define STM8S207R8_TIM2_CCR2L		0x5312 //TIM2 capture/compare register 2 low 0x00
#define STM8S207R8_TIM2_CCR3H		0x5313 //TIM2 capture/compare register 3 high 0x00
#define STM8S207R8_TIM2_CCR3L		0x5314 //TIM2 capture/compare register 3 low 0x00

#define STM8S207R8_TIM2_START		STM8S207R8_TIM2_CR1
#define STM8S207R8_TIM2_END			STM8S207R8_TIM2_CCR3L

#define STM8S207R8_ADC_CSR			0x5400 //ADC control/status register
#define STM8S207R8_ADC_CR1			0x5401 //ADC configuration register 1
#define STM8S207R8_ADC_CR2			0x5402 //ADC configuration register 2
#define STM8S207R8_ADC_CR3			0x5403 //ADC configuration register 3
#define STM8S207R8_ADC_DRH			0x5404 //ADC data register high
#define STM8S207R8_ADC_DRL			0x5405 //ADC data register low
#define STM8S207R8_ADC_TDRH			0x5406 //ADC Schmitt trigger disable register high
#define STM8S207R8_ADC_TDRL			0x5407 //ADC Schmitt trigger disable register low

#define STM8S207R8_ADC_START		STM8S207R8_ADC_CSR
#define STM8S207R8_ADC_END			STM8S207R8_ADC_TDRL

#define STM8S207R8_CLK_ICKR			0x50C0 //Internal clock control register
#define STM8S207R8_CLK_ECKR			0x50C1 //External clock control register
#define STM8S207R8_CLK_CMSR			0x50C3 //Clock master status register
#define STM8S207R8_CLK_SWR			0x50C4 //Clock master switch register
#define STM8S207R8_CLK_SWCR			0x50C5 //Clock switch control register
#define STM8S207R8_CLK_CKDIVR		0x50C6 //Clock divider register
#define STM8S207R8_CLK_PCKENR1		0x50C7 //Peripheral clock gating register 1
#define STM8S207R8_CLK_CSSR			0x50C8 //Clock security system register
#define STM8S207R8_CLK_CCOR			0x50C9 //Configurable clock control register
#define STM8S207R8_CLK_PCKENR2		0x50CA //Peripheral clock gating register 2
#define STM8S207R8_CLK_CANCCR		0x50CB //CAN clock control register
#define STM8S207R8_CLK_HSITRIMR		0x50CC //HSI clock calibration trimming register
#define STM8S207R8_CLK_SWIMCCR		0x50CD //SWIM clock control register

#define STM8S207R8_CLK_START		STM8S207R8_CLK_ICKR
#define STM8S207R8_CLK_END			STM8S207R8_CLK_SWIMCCR

#define STM8S207R8_IWDG_KR			0x50E0 //IWDG key register
#define STM8S207R8_IWDG_PR			0x50E1 //IWDG prescaler register
#define STM8S207R8_IWDG_RLR			0x50E2 //IWDG reload register

#define STM8S207R8_IWDG_START		STM8S207R8_IWDG_KR
#define STM8S207R8_IWDG_END			STM8S207R8_IWDG_RLR

#endif
