/*
 * Samsung Exynos SoC series Pablo IS driver
 *
 * Copyright (c) 2020 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_HW_CSIS_V5_4_H
#define IS_HW_CSIS_V5_4_H

#include "is-hw-api-common.h"

#define CSIS_REG_DMA_1D_DMA			(1)
#define CSIS_REG_DMA_2D_DMA			(0)
#define CSIS_REG_DMA_PACK			(1)
#define CSIS_REG_DMA_NORMAL			(0)
#define CSIS_REG_DMA_INPUT_OTF			(0)
#define CSIS_REG_DMA_INPUT_PRL			(1)

#define CSIS_DMA_FMT_U8BIT_PACK			(0x0)
#define CSIS_DMA_FMT_U8BIT_UNPACK_LSB_ZERO	(0x1)
#define CSIS_DMA_FMT_U8BIT_UNPACK_MSB_ZERO	(0x2)
#define CSIS_DMA_FMT_U10BIT_PACK		(0x4)
#define CSIS_DMA_FMT_U10BIT_UNPACK_LSB_ZERO	(0x5)
#define CSIS_DMA_FMT_U10BIT_UNPACK_MSB_ZERO	(0x6)
#define CSIS_DMA_FMT_ANDROID10			(0x7)
#define CSIS_DMA_FMT_U12BIT_PACK		(0x8)
#define CSIS_DMA_FMT_U12BIT_UNPACK_LSB_ZERO	(0x9)
#define CSIS_DMA_FMT_U12BIT_UNPACK_MSB_ZERO	(0xA)
#define CSIS_DMA_FMT_ANDROID12			(0xB)
#define CSIS_DMA_FMT_U14BIT_PACK		(0xC)
#define CSIS_DMA_FMT_U14BIT_UNPACK_LSB_ZERO	(0xD)
#define CSIS_DMA_FMT_U14BIT_UNPACK_MSB_ZERO	(0xE)
#define CSIS_DMA_FMT_S8BIT_PACK			(0x10)
#define CSIS_DMA_FMT_S8BIT_UNPACK_LSB_ZERO	(0x11)
#define CSIS_DMA_FMT_S8BIT_UNPACK_MSB_ZERO	(0x12)
#define CSIS_DMA_FMT_S10BIT_PACK		(0x14)
#define CSIS_DMA_FMT_S10BIT_UNPACK_LSB_ZERO	(0x15)
#define CSIS_DMA_FMT_S10BIT_UNPACK_MSB_ZERO	(0x16)
#define CSIS_DMA_FMT_S12BIT_PACK		(0x18)
#define CSIS_DMA_FMT_S12BIT_UNPACK_LSB_ZERO	(0x19)
#define CSIS_DMA_FMT_S12BIT_UNPACK_MSB_ZERO	(0x1A)
#define CSIS_DMA_FMT_S14BIT_PACK		(0x1C)
#define CSIS_DMA_FMT_S14BIT_UNPACK_LSB_ZERO	(0x1D)
#define CSIS_DMA_FMT_S14BIT_UNPACK_MSB_ZERO	(0x1E)

/*
 * 'b10 : Quad pixel mode (RAW8/10/12)
 * 'b01 : Dual pixel mode (RAW8/10/12, YUV422)
 * 'b00 : Single pixel mode
 */
#define CSIS_PIXEL_MODE_QUAD			(2)
#define CSIS_PIXEL_MODE_DUAL			(1)
#define CSIS_PIXEL_MODE_SING			(0)

#define CSIS_PARALLEL_MODE_OFF			(0)
#define CSIS_PARALLEL_MODE_32BIT		(1)
#define CSIS_PARALLEL_MODE_64BIT		(2)
#define CSIS_PARALLEL_MODE_128BIT		(3)

#define CSIS_DMA_INPUT_PATH	CSIS_REG_DMA_INPUT_OTF

#ifdef DBG_CSIISR
#define CSIS_IRQ_MASK0 0x00FFF07F
#define CSIS_IRQ_MASK1 0x0000007F
#define CSIS_ERR_MASK0 0x00FFF07F
#define CSIS_ERR_MASK1 0x00000078
#else
/* Default Interrupt Masking */
#define CSIS_IRQ_MASK0 0x00FFF07F
#define CSIS_IRQ_MASK1 0x0000007F
#define CSIS_ERR_MASK0 0x00FFF07F
#define CSIS_ERR_MASK1 0x00000078
#endif /* DBG_CSIISR */

#define CSIS_EBUF_IRQ_MASK0	0xF0
#define CSIS_EBUF_IRQ_MASK1	0xFF

/* FIXME: Move to DT or chip dependant file */
#define MAX_NUM_VOTF_VC				(4) /* number of vc channel can support VOTF */
#define MAX_NUM_DMA				(4) /* number of CSIS WDMA */

enum is_hw_csi_dma_int_src {
	CSIS_INT_DMA_LINE_END = 0,		/* [0] ~ [3] */
	CSIS_INT_DMA_FRAME_START = 4,		/* [4] ~ [7] */
	CSIS_INT_DMA_FRAME_END = 8,		/* [8] ~ [11] */
	CSIS_INT_DMA_FIFO_FULL = 12,
	CSIS_INT_DMA_ABORT_DONE = 13,
	CSIS_INT_DMA_LASTDATA_ERROR = 14,
	CSIS_INT_DMA_LASTADDR_ERROR = 15,
	CSIS_INT_DMA_FSTART_IN_FLUSH = 16,	/* [16] ~ [19] */
	CSIS_INT_DMA_OVERLAP = 20,		/* [20] ~ [23] */
	CSIS_INT_DMA_FRAME_DROP = 24,		/* [24] ~ [27] */
	CSIS_INT_DMA_C2COM_LOST_FLUSH = 28,	/* [28] ~ [31] */
};

#define CSIS_DMA_IRQ_MASK	((0)\
				/* |(1 << CSIS_INT_DMA_LINE_END) */\
				/* |(1 << (CSIS_INT_DMA_LINE_END + 1)) */\
				/* |(1 << (CSIS_INT_DMA_LINE_END + 2)) */\
				/* |(1 << (CSIS_INT_DMA_LINE_END + 3)) */\
				|(1 << CSIS_INT_DMA_FRAME_START)\
				|(1 << (CSIS_INT_DMA_FRAME_START + 1))\
				|(1 << (CSIS_INT_DMA_FRAME_START + 2))\
				|(1 << (CSIS_INT_DMA_FRAME_START + 3))\
				|(1 << CSIS_INT_DMA_FRAME_END)\
				|(1 << (CSIS_INT_DMA_FRAME_END + 1))\
				|(1 << (CSIS_INT_DMA_FRAME_END + 2))\
				|(1 << (CSIS_INT_DMA_FRAME_END + 3))\
				|(1 << CSIS_INT_DMA_FIFO_FULL)\
				|(1 << CSIS_INT_DMA_ABORT_DONE)\
				/* |(1 << CSIS_INT_DMA_LASTDATA_ERROR) */\
				/* |(1 << CSIS_INT_DMA_LASTADDR_ERROR) */\
				/* |(1 << CSIS_INT_DMA_FSTART_IN_FLUSH) */\
				/* |(1 << (CSIS_INT_DMA_FSTART_IN_FLUSH + 1)) */\
				/* |(1 << (CSIS_INT_DMA_FSTART_IN_FLUSH + 2)) */\
				/* |(1 << (CSIS_INT_DMA_FSTART_IN_FLUSH + 3)) */\
				|(1 << CSIS_INT_DMA_OVERLAP)\
				|(1 << (CSIS_INT_DMA_OVERLAP + 1))\
				|(1 << (CSIS_INT_DMA_OVERLAP + 2))\
				|(1 << (CSIS_INT_DMA_OVERLAP + 3))\
				/* |(1 << CSIS_INT_DMA_FRAME_DROP) */\
				/* |(1 << (CSIS_INT_DMA_FRAME_DROP + 1)) */\
				/* |(1 << (CSIS_INT_DMA_FRAME_DROP + 2)) */\
				/* |(1 << (CSIS_INT_DMA_FRAME_DROP + 3)) */\
				/* |(1 << CSIS_INT_DMA_C2COM_LOST_FLUSH) */\
				/* |(1 << (CSIS_INT_DMA_C2COM_LOST_FLUSH + 1)) */\
				/* |(1 << (CSIS_INT_DMA_C2COM_LOST_FLUSH + 2)) */\
				/* |(1 << (CSIS_INT_DMA_C2COM_LOST_FLUSH + 3)) */\
				)

/* CSI_LINK regs */
enum is_hw_csi_reg_name {
	CSIS_R_CSIS_VERSION,
	CSIS_R_CSIS_CMN_CTRL,
	CSIS_R_CSIS_CLK_CTRL,
	CSIS_R_CSIS_UPD_SDW,
	CSIS_R_CSIS_INT_MSK0,
	CSIS_R_CSIS_INT_SRC0,
	CSIS_R_CSIS_INT_MSK1,
	CSIS_R_CSIS_INT_SRC1,
	CSIS_R_FS_INT_MSK,
	CSIS_R_FS_INT_SRC,
	CSIS_R_FE_INT_MSK,
	CSIS_R_FE_INT_SRC,
	CSIS_R_ISP_CONFIG_CH0,
	CSIS_R_ISP_RESOL_CH0,
	CSIS_R_ISP_SYNC_CH0,
	CSIS_R_ISP_CONFIG_CH1,
	CSIS_R_ISP_RESOL_CH1,
	CSIS_R_ISP_SYNC_CH1,
	CSIS_R_ISP_CONFIG_CH2,
	CSIS_R_ISP_RESOL_CH2,
	CSIS_R_ISP_SYNC_CH2,
	CSIS_R_ISP_CONFIG_CH3,
	CSIS_R_ISP_RESOL_CH3,
	CSIS_R_ISP_SYNC_CH3,
	CSIS_R_ISP_CONFIG_CH4,
	CSIS_R_ISP_RESOL_CH4,
	CSIS_R_ISP_SYNC_CH4,
	CSIS_R_ISP_CONFIG_CH5,
	CSIS_R_ISP_RESOL_CH5,
	CSIS_R_ISP_SYNC_CH5,
	CSIS_R_SDW_CONFIG_CH0,
	CSIS_R_SDW_RESOL_CH0,
	CSIS_R_SDW_SYNC_CH0,
	CSIS_R_SDW_CONFIG_CH1,
	CSIS_R_SDW_RESOL_CH1,
	CSIS_R_SDW_SYNC_CH1,
	CSIS_R_SDW_CONFIG_CH2,
	CSIS_R_SDW_RESOL_CH2,
	CSIS_R_SDW_SYNC_CH2,
	CSIS_R_SDW_CONFIG_CH3,
	CSIS_R_SDW_RESOL_CH3,
	CSIS_R_SDW_SYNC_CH3,
	CSIS_R_SDW_CONFIG_CH4,
	CSIS_R_SDW_RESOL_CH4,
	CSIS_R_SDW_SYNC_CH4,
	CSIS_R_SDW_CONFIG_CH5,
	CSIS_R_SDW_RESOL_CH5,
	CSIS_R_SDW_SYNC_CH5,
	CSIS_R_FRM_CNT_CH0,
	CSIS_R_FRM_CNT_CH1,
	CSIS_R_FRM_CNT_CH2,
	CSIS_R_FRM_CNT_CH3,
	CSIS_R_FRM_CNT_CH4,
	CSIS_R_FRM_CNT_CH5,
	CSIS_R_LINE_INTR_CH0,
	CSIS_R_LINE_INTR_CH1,
	CSIS_R_LINE_INTR_CH2,
	CSIS_R_LINE_INTR_CH3,
	CSIS_R_LINE_INTR_CH4,
	CSIS_R_LINE_INTR_CH5,
	CSIS_R_LRTE_CONFIG,
	CSIS_R_ERR_LOST_FS_MSK,
	CSIS_R_ERR_LOST_FS,
	CSIS_R_ERR_LOST_FE_MSK,
	CSIS_R_ERR_LOST_FE,
	CSIS_R_ERR_VRESOL_MSK,
	CSIS_R_ERR_VRESOL,
	CSIS_R_ERR_HRESOL_MSK,
	CSIS_R_ERR_HRESOL,
	CSIS_R_LINE_END_MSK,
	CSIS_R_LINE_END,
	CSIS_R_DBG_OPTION_SUITE,
	CSIS_R_PHY_STATUS,
	CSIS_R_PHY_CMN_CTRL,
	CSIS_REG_CNT,
};

static const struct is_reg csi_regs[CSIS_REG_CNT] = {
	{0x0, "CSIS_VERSION"},
	{0x4, "CSIS_CMN_CTRL"},
	{0x8, "CSIS_CLK_CTRL"},
	{0xC, "CSIS_UPD_SDW"},
	{0x10, "CSIS_INT_MSK0"},
	{0x14, "CSIS_INT_SRC0"},
	{0x18, "CSIS_INT_MSK1"},
	{0x1C, "CSIS_INT_SRC1"},
	{0x20, "FS_INT_MSK"},
	{0x24, "FS_INT_SRC"},
	{0x28, "FE_INT_MSK"},
	{0x2C, "FE_INT_SRC"},
	{0x40, "ISP_CONFIG_CH0"},
	{0x44, "ISP_RESOL_CH0"},
	{0x48, "ISP_SYNC_CH0"},
	{0x50, "ISP_CONFIG_CH1"},
	{0x54, "ISP_RESOL_CH1"},
	{0x58, "ISP_SYNC_CH1"},
	{0x60, "ISP_CONFIG_CH2"},
	{0x64, "ISP_RESOL_CH2"},
	{0x68, "ISP_SYNC_CH2"},
	{0x70, "ISP_CONFIG_CH3"},
	{0x74, "ISP_RESOL_CH3"},
	{0x78, "ISP_SYNC_CH3"},
	{0x80, "ISP_CONFIG_CH4"},
	{0x84, "ISP_RESOL_CH4"},
	{0x88, "ISP_SYNC_CH4"},
	{0x90, "ISP_CONFIG_CH5"},
	{0x94, "ISP_RESOL_CH5"},
	{0x98, "ISP_SYNC_CH5"},
	{0x240, "SDW_CONFIG_CH0"},
	{0x244, "SDW_RESOL_CH0"},
	{0x248, "SDW_SYNC_CH0"},
	{0x250, "SDW_CONFIG_CH1"},
	{0x254, "SDW_RESOL_CH1"},
	{0x258, "SDW_SYNC_CH1"},
	{0x260, "SDW_CONFIG_CH2"},
	{0x264, "SDW_RESOL_CH2"},
	{0x268, "SDW_SYNC_CH2"},
	{0x270, "SDW_CONFIG_CH3"},
	{0x274, "SDW_RESOL_CH3"},
	{0x278, "SDW_SYNC_CH3"},
	{0x280, "SDW_CONFIG_CH4"},
	{0x284, "SDW_RESOL_CH4"},
	{0x288, "SDW_SYNC_CH4"},
	{0x290, "SDW_CONFIG_CH5"},
	{0x294, "SDW_RESOL_CH5"},
	{0x298, "SDW_SYNC_CH5"},
	{0x500, "FRM_CNT_CH0"},
	{0x504, "FRM_CNT_CH1"},
	{0x508, "FRM_CNT_CH2"},
	{0x50C, "FRM_CNT_CH3"},
	{0x510, "FRM_CNT_CH4"},
	{0x514, "FRM_CNT_CH5"},
	{0x580, "LINE_INTR_CH0"},
	{0x584, "LINE_INTR_CH1"},
	{0x588, "LINE_INTR_CH2"},
	{0x58C, "LINE_INTR_CH3"},
	{0x590, "LINE_INTR_CH4"},
	{0x594, "LINE_INTR_CH5"},
	{0x600, "LRTE_CONFIG"},
	{0x610, "ERR_LOST_FS_MSK"},
	{0x614, "ERR_LOST_FS"},
	{0x618, "ERR_LOST_FE_MSK"},
	{0x61C, "ERR_LOST_FE"},
	{0x620, "ERR_VRESOL_MSK"},
	{0x624, "ERR_VRESOL"},
	{0x628, "ERR_HRESOL_MSK"},
	{0x62C, "ERR_HRESOL"},
	{0x630, "LINE_END_MSK"},
	{0x634, "LINE_END"},
	{0x690, "DBG_OPTION_SUITE"},
	{0x700, "PHY_STATUS"},
	{0x704, "PHY_CMN_CTRL"},
};

enum is_hw_csi_reg_field {
	CSIS_F_MAJOR,
	CSIS_F_MINOR,
	CSIS_F_REVISION,
	CSIS_F_DERIVATIVE,
	CSIS_F_PHY_SEL,
	CSIS_F_QCHANNEL_EN,
	CSIS_F_DESKEW_LEVEL,
	CSIS_F_INTERLEAVE_MODE,
	CSIS_F_LANE_NUMBER,
	CSIS_F_DESCRAMBLE_EN,
	CSIS_F_UPDATE_SHADOW_CTRL,
	CSIS_F_SW_RESET,
	CSIS_F_CSI_EN,
	CSIS_F_CLKGATE_TRAIL,
	CSIS_F_CLKGATE_EN,
	CSIS_F_UPDATE_SHADOW,
	CSIS_F_MSK_ERRSOTSYNCHS,
	CSIS_F_MSK_ERR_SOT_HS,
	CSIS_F_MSK_RXINVALIDCODEHS,
	CSIS_F_MSK_MAL_CRC,
	CSIS_F_MSK_ERR_CRC_PH,
	CSIS_F_MSK_ERR_OVER,
	CSIS_F_MSK_ERR_WRONG_CFG,
	CSIS_F_MSK_ERR_ECC,
	CSIS_F_MSK_ERR_CRC,
	CSIS_F_MSK_ERR_ID,
	CSIS_F_ERRSOTSYNCHS,
	CSIS_F_ERR_SOT_HS,
	CSIS_F_RXINVALIDCODEHS,
	CSIS_F_MAL_CRC,
	CSIS_F_ERR_CRC_PH,
	CSIS_F_ERR_OVER,
	CSIS_F_ERR_WRONG_CFG,
	CSIS_F_ERR_ECC,
	CSIS_F_ERR_CRC,
	CSIS_F_ERR_ID,
	CSIS_F_MSK_VRESOL_MISMATCH,
	CSIS_F_MSK_HRESOL_MISMATCH,
	CSIS_F_MSK_ERR_LOST_FS,
	CSIS_F_MSK_ERR_LOST_FE,
	CSIS_F_MSK_FRAMESTART,
	CSIS_F_MSK_FRAMEEND,
	CSIS_F_MSK_LINE_END,
	CSIS_F_VRESOL_MISMATCH,
	CSIS_F_HRESOL_MISMATCH,
	CSIS_F_ERR_LOST_FS,
	CSIS_F_ERR_LOST_FE,
	CSIS_F_FRAMESTART,
	CSIS_F_FRAMEEND,
	CSIS_F_LINE_END,
	CSIS_F_MSK_FRAMESTART_CH,
	CSIS_F_FRAMESTART_CH,
	CSIS_F_MSK_FRAMEEND_CH,
	CSIS_F_FRAMEEND_CH,
	CSIS_F_VIRTUAL_CHANNEL,
	CSIS_F_PARALLEL_MODE,
	CSIS_F_PIXEL_MODE,
	CSIS_F_RGB_SWAP,
	CSIS_F_DECOMP_PREDICT,
	CSIS_F_DECOMP_EN,
	CSIS_F_DATAFORMAT,
	CSIS_F_VRESOL,
	CSIS_F_HRESOL,
	CSIS_F_HSYNC_LINTV,
	CSIS_F_RGB_SWAP_SDW,
	CSIS_F_DECOMP_PREDICT_SDW,
	CSIS_F_DECOMP_EN_SDW,
	CSIS_F_DATAFORMAT_SDW,
	CSIS_F_VRESOL_SDW,
	CSIS_F_HRESOL_SDW,
	CSIS_F_HSYNC_LINTV_SDW,
	CSIS_F_FRM_CNT_CHX,
	CSIS_F_LINE_INTR_CHX,
	CSIS_F_EPD_EN,
	CSIS_F_EPD_SP_SPACERS,
	CSIS_F_D_PHY_EPD_OPTION,
	CSIS_F_EPD_LP_SPACERS,
	CSIS_F_MSK_ERR_LOST_FS_CH,
	CSIS_F_ERR_LOST_FS_CH,
	CSIS_F_MSK_ERR_LOST_FE_CH,
	CSIS_F_ERR_LOST_FE_CH,
	CSIS_F_MSK_VRESOL_MISMATCH_CH,
	CSIS_F_VRESOL_MISMATCH_CH,
	CSIS_F_MSK_HRESOL_MISMATCH_CH,
	CSIS_F_HRESOL_MISMATCH_CH,
	CSIS_F_MSK_LINE_END_CH,
	CSIS_F_LINE_END_CH,
	CSIS_F_DBG_EPD_OPT2_NO_EOTP,
	CSIS_F_DBG_PIXEL_ALIGN_EN,
	CSIS_F_ULPSDAT,
	CSIS_F_STOPSTATEDAT,
	CSIS_F_ULPSCLK,
	CSIS_F_STOPSTATECLK,
	CSIS_F_ENABLE_DAT,
	CSIS_F_ENABLE_CLK,
	CSIS_REG_FIELD_CNT
};

static const struct is_field csi_fields[CSIS_REG_FIELD_CNT] = {
	/* filed_name, start_bit, bit_width, type, reset */
	{"MAJOR", 24, 8, RWI, 0x5},
	{"MINOR", 16, 8, RWI, 0x4},
	{"REVISION", 8, 8, RWI, 0x0},
	{"DERIVATIVE", 0, 8, RWI, 0x0},
	{"PHY_SEL", 21, 1, RW, 0x0},
	{"QCHANNEL_EN", 20, 1, RW, 0x0},
	{"DESKEW_LEVEL", 13, 3, RW, 0x2},
	{"INTERLEAVE_MODE", 10, 2, RW, 0x0},
	{"LANE_NUMBER", 8, 2, RW, 0x0},
	{"DESCRAMBLE_EN", 3, 1, RW, 0x0},
	{"UPDATE_SHADOW_CTRL", 2, 1, RW, 0x0},
	{"SW_RESET", 1, 1, RIW, 0x0},
	{"CSI_EN", 0, 1, RW, 0x0},
	{"CLKGATE_TRAIL", 16, 4, RW, 0x0},
	{"CLKGATE_EN", 4, 1, RW, 0x1},
	{"UPDATE_SHADOW", 0, 6, RW, 0x0},
	{"MSK_ERRSOTSYNCHS", 20, 4, RW, 0x0},
	{"MSK_ERR_SOT_HS", 16, 4, RW, 0x0},
	{"MSK_RXINVALIDCODEHS", 12, 4, RW, 0x0},
	{"MSK_MAL_CRC", 6, 1, RW, 0x0},
	{"MSK_ERR_CRC_PH", 5, 1, RW, 0x0},
	{"MSK_ERR_OVER", 4, 1, RW, 0x0},
	{"MSK_ERR_WRONG_CFG", 3, 1, RW, 0x0},
	{"MSK_ERR_ECC", 2, 1, RW, 0x0},
	{"MSK_ERR_CRC", 1, 1, RW, 0x0},
	{"MSK_ERR_ID", 0, 1, RW, 0x0},
	{"ERRSOTSYNCHS", 20, 4, RWC, 0x0},
	{"ERR_SOT_HS", 16, 4, RWC, 0x0},
	{"RXINVALIDCODEHS", 12, 4, RWC, 0x0},
	{"MAL_CRC", 6, 1, RWC, 0x0},
	{"ERR_CRC_PH", 5, 1, RWC, 0x0},
	{"ERR_OVER", 4, 1, RWC, 0x0},
	{"ERR_WRONG_CFG", 3, 1, RWC, 0x0},
	{"ERR_ECC", 2, 1, RWC, 0x0},
	{"ERR_CRC", 1, 1, RWC, 0x0},
	{"ERR_ID", 0, 1, RWC, 0x0},
	{"MSK_VRESOL_MISMATCH", 6, 1, RW, 0x0},
	{"MSK_HRESOL_MISMATCH", 5, 1, RW, 0x0},
	{"MSK_ERR_LOST_FS", 4, 1, RW, 0x0},
	{"MSK_ERR_LOST_FE", 3, 1, RW, 0x0},
	{"MSK_FRAMESTART", 2, 1, RW, 0x0},
	{"MSK_FRAMEEND", 1, 1, RW, 0x0},
	{"MSK_LINE_END", 0, 1, RW, 0x0},
	{"VRESOL_MISMATCH", 6, 1, RWC, 0x0},
	{"HRESOL_MISMATCH", 5, 1, RWC, 0x0},
	{"ERR_LOST_FS", 4, 1, RWC, 0x0},
	{"ERR_LOST_FE", 3, 1, RWC, 0x0},
	{"FRAMESTART", 2, 1, RWC, 0x0},
	{"FRAMEEND", 1, 1, RWC, 0x0},
	{"LINE_END", 0, 1, RWC, 0x0},
	{"MSK_FRAMESTART_CH", 0, 6, RW, 0x3F},
	{"FRAMESTART_CH", 0, 6, RWC, 0x0},
	{"MSK_FRAMEEND_CH", 0, 6, RW, 0x3F},
	{"FRAMEEND_CH", 0, 6, RWC, 0x0},
	{"VIRTUAL_CHANNEL", 16, 5, RW, 0x0},
	{"PARALLEL_MODE", 14, 2, RW, 0x0},
	{"PIXEL_MODE", 12, 2, RW, 0x0},
	{"RGB_SWAP", 10, 1, RW, 0x0},
	{"DECOMP_PREDICT", 9, 1, RW, 0x0},
	{"DECOMP_EN", 8, 1, RW, 0x0},
	{"DATAFORMAT", 2, 6, RW, 0x3F},
	{"VRESOL", 16, 16, RW, 0x8000},
	{"HRESOL", 0, 16, RW, 0x8000},
	{"HSYNC_LINTV", 18, 6, RW, 0x0},
	{"RGB_SWAP_SDW", 10, 1, RWI, 0x0},
	{"DECOMP_PREDICT_SDW", 9, 1, RWI, 0x0},
	{"DECOMP_EN_SDW", 8, 1, RWI, 0x0},
	{"DATAFORMAT_SDW", 2, 6, RWI, 0x3F},
	{"VRESOL_SDW", 16, 16, RWI, 0x8000},
	{"HRESOL_SDW", 0, 16, RWI, 0x8000},
	{"HSYNC_LINTV_SDW", 18, 6, RWI, 0x0},
	{"FRM_CNT_CHX", 0, 32, RW, 0x0},
	{"LINE_INTR_CHX", 0, 32, RW, 0x0},
	{"EPD_EN", 31, 1, RW, 0x0},
	{"EPD_SP_SPACERS", 16, 15, RW, 0x7FFF},
	{"D_PHY_EPD_OPTION", 15, 1, RW, 0x0},
	{"EPD_LP_SPACERS", 0, 15, RW, 0x7FFF},
	{"MSK_ERR_LOST_FS_CH", 0, 6, RW, 0x3F},
	{"ERR_LOST_FS_CH", 0, 6, RWC, 0x0},
	{"MSK_ERR_LOST_FE_CH", 0, 6, RW, 0x3F},
	{"ERR_LOST_FE_CH", 0, 6, RWC, 0x0},
	{"MSK_VRESOL_MISMATCH_CH", 0, 6, RW, 0x3F},
	{"VRESOL_MISMATCH_CH", 0, 6, RWC, 0x0},
	{"MSK_HRESOL_MISMATCH_CH", 0, 6, RW, 0x3F},
	{"HRESOL_MISMATCH_CH", 0, 6, RWC, 0x0},
	{"MSK_LINE_END_CH", 0, 6, RW, 0x3F},
	{"LINE_END_CH", 0, 6, RWC, 0x0},
	{"DBG_EPD_OPT2_NO_EOTP", 28, 1, RW, 0x0},
	{"DBG_PIXEL_ALIGN_EN", 23, 1, RW, 0x0},
	{"ULPSDAT", 8, 4, RWI, 0x0},
	{"STOPSTATEDAT", 4, 4, RWI, 0xF},
	{"ULPSCLK", 1, 1, RWI, 0x0},
	{"STOPSTATECLK", 0, 1, RWI, 0x1},
	{"ENABLE_DAT", 1, 4, RW, 0x0},
	{"ENABLE_CLK", 0, 1, RW, 0x0},
};

/* CSIS_COMMON_DMA regs */
enum is_hw_csi_cmn_dma_reg_name {
	CSIS_CMN_DMA_R_CSIS_CMN_DMA_CTRL,
	CSIS_CMN_DMA_R_CSIS_CMN_DMA_CLK_CTRL,
	CSIS_CMN_DMA_R_CSIS_CMN_TEST_PATTERN_ON,
	CSIS_CMN_DMA_R_CSIS_CMN_TEST_PATTERN_CTRL,
	CSIS_CMN_DMA_R_CSIS_CMN_TEST_PATTERN_SIZE,
	CSIS_CMN_DMA_R_CSIS_CMN_DMA_CFG_ZSL0,
	CSIS_CMN_DMA_R_CSIS_CMN_DMA_CFG_ZSL1,
	CSIS_CMN_DMA_R_CSIS_CMN_DMA_CFG_ZSL2,
	CSIS_CMN_DMA_R_CSIS_CMN_DMA_CFG_ZSL3,
	CSIS_CMN_DMA_R_CSIS_CMN_DMA_CFG_STRP0,
	CSIS_CMN_DMA_R_CSIS_CMN_DMA_CFG_STRP1,
	CSIS_CMN_DMA_R_CSIS_CMN_DMA_CFG_STRP2,
	CSIS_CMN_DMA_R_CSIS_CMN_DMA_CFG_STRP3,
	CSIS_CMN_DMA_R_CSIS_CMN_DMA_CFG_CSIS0,
	CSIS_CMN_DMA_R_CSIS_CMN_DMA_CFG_CSIS1,
	CSIS_CMN_DMA_R_CSIS_CMN_DMA_CFG_CSIS2,
	CSIS_CMN_DMA_R_CSIS_CMN_DMA_CFG_CSIS3,
	CSIS_CMN_DMA_R_CSIS_CMN_FRO_CSIS_MODE,
	CSIS_CMN_DMA_R_CSIS_CMN_CUE_FLAG,
	CSIS_CMN_DMA_R_CSIS_CMN_CUE_FRAME_PTR,
#if IS_ENABLED(CONFIG_SOC_EXYNOS2100_EVT0)
	CSIS_CMN_DMA_R_CSIS_CMN_FRO_CUR_FRAME_ID0,
	CSIS_CMN_DMA_R_CSIS_CMN_FRO_CUR_FRAME_ID1,
	CSIS_CMN_DMA_R_CSIS_CMN_FRO_PREV_FRAME_ID0,
	CSIS_CMN_DMA_R_CSIS_CMN_FRO_PREV_FRAME_ID1,
#endif
	CSIS_CMN_DMA_R_CSIS_CMN_SECURITY0,
	CSIS_CMN_DMA_R_CSIS_CMN_SECURITY1,
	CSIS_CMN_DMA_R_CSIS_CMN_SECURITY2,
	CSIS_CMN_DMA_R_CSIS_CMN_SECURITY3,
	CSIS_CMN_DMA_R_CSIS_CMN_SECURITY4,
	CSIS_CMN_DMA_R_CSIS_CMN_SECURITY5,
	CSIS_CMN_DMA_R_CSIS_CMN_SECURITY6,
	CSIS_CMN_DMA_R_CSIS_CMN_SECURITY7,
	CSIS_CMN_DMA_R_CSIS_CMN_QURGENT_EN,
	CSIS_CMN_DMA_R_CSIS_CMN_VOTF_CFG,
	CSIS_CMN_DMA_R_CSIS_CMN_OVERFLOW_INT_ENABLE,
	CSIS_CMN_DMA_R_CSIS_CMN_OVERFLOW_INT_SRC,
	CSIS_CMN_DMA_R_CSIS_CMN_OVERFLOW_DBG_INFO0,
	CSIS_CMN_DMA_R_CSIS_CMN_OVERFLOW_DBG_INFO1,
	CSIS_CMN_DMA_R_CSIS_CMN_OVERFLOW_DBG_INFO2,
#if !IS_ENABLED(CONFIG_SOC_EXYNOS2100_EVT0)
	CSIS_CMN_DMA_R_CSIS_CMN_FRO_CUR_FRAME_ID0,
	CSIS_CMN_DMA_R_CSIS_CMN_FRO_CUR_FRAME_ID1,
	CSIS_CMN_DMA_R_CSIS_CMN_FRO_CUR_FRAME_ID2,
	CSIS_CMN_DMA_R_CSIS_CMN_FRO_CUR_FRAME_ID3,
	CSIS_CMN_DMA_R_CSIS_CMN_FRO_PREV_FRAME_ID0,
	CSIS_CMN_DMA_R_CSIS_CMN_FRO_PREV_FRAME_ID1,
	CSIS_CMN_DMA_R_CSIS_CMN_FRO_PREV_FRAME_ID2,
	CSIS_CMN_DMA_R_CSIS_CMN_FRO_PREV_FRAME_ID3,
#endif
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_EN,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_ZSL0_CH0_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_ZSL0_CH0_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_ZSL1_CH0_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_ZSL1_CH0_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_ZSL2_CH0_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_ZSL2_CH0_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_ZSL3_CH0_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_ZSL3_CH0_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_STRP0_CH0_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_STRP0_CH0_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_STRP1_CH0_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_STRP1_CH0_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_STRP2_CH0_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_STRP2_CH0_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_STRP3_CH0_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_STRP3_CH0_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS0_CH0_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS0_CH1_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS0_CH2_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS0_CH3_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS0_CH0_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS0_CH1_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS0_CH2_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS0_CH3_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS1_CH0_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS1_CH1_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS1_CH2_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS1_CH3_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS1_CH0_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS1_CH1_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS1_CH2_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS1_CH3_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS2_CH0_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS2_CH1_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS2_CH2_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS2_CH3_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS2_CH0_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS2_CH1_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS2_CH2_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS2_CH3_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS3_CH0_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS3_CH1_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS3_CH2_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS3_CH3_VCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS3_CH0_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS3_CH1_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS3_CH2_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_CSIS3_CH3_HDCNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_DBG_CNT,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M0,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M1,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M2,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M3,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M4,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M5,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M6,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M7,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M8,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M9,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M10,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M11,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M0,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M1,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M2,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M3,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M4,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M5,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M6,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M7,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M8,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M9,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M10,
	CSIS_CMN_DMA_R_CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M11,
	CSIS_CMN_DMA_REG_CNT
};

static const struct is_reg csi_cmn_dma_regs[CSIS_CMN_DMA_REG_CNT] = {
	{0x0008, "CSIS_CMN_DMA_CTRL"},
	{0x0014, "CSIS_CMN_DMA_CLK_CTRL"},
	{0x0020, "CSIS_CMN_TEST_PATTERN_ON"},
	{0x0024, "CSIS_CMN_TEST_PATTERN_CTRL"},
	{0x0028, "CSIS_CMN_TEST_PATTERN_SIZE"},
	{0x002C, "CSIS_CMN_DMA_CFG_ZSL0"},
	{0x0030, "CSIS_CMN_DMA_CFG_ZSL1"},
	{0x0034, "CSIS_CMN_DMA_CFG_ZSL2"},
#if IS_ENABLED(CONFIG_SOC_EXYNOS2100_EVT0)
	{0x0034, "CSIS_CMN_DMA_CFG_ZSL3"}, // for dummy
	{0x0038, "CSIS_CMN_DMA_CFG_STRP0"},
	{0x003C, "CSIS_CMN_DMA_CFG_STRP1"},
	{0x0040, "CSIS_CMN_DMA_CFG_STRP2"},
	{0x0040, "CSIS_CMN_DMA_CFG_STRP3"}, // for dummy
	{0x0044, "CSIS_CMN_DMA_CFG_CSIS0"},
	{0x0048, "CSIS_CMN_DMA_CFG_CSIS1"},
	{0x004C, "CSIS_CMN_DMA_CFG_CSIS2"},
	{0x0050, "CSIS_CMN_DMA_CFG_CSIS3"},
#else
	{0x0038, "CSIS_CMN_DMA_CFG_ZSL3"},
	{0x003C, "CSIS_CMN_DMA_CFG_STRP0"},
	{0x0040, "CSIS_CMN_DMA_CFG_STRP1"},
	{0x0044, "CSIS_CMN_DMA_CFG_STRP2"},
	{0x0048, "CSIS_CMN_DMA_CFG_STRP3"},
	{0x004C, "CSIS_CMN_DMA_CFG_CSIS0"},
	{0x0050, "CSIS_CMN_DMA_CFG_CSIS1"},
	{0x0054, "CSIS_CMN_DMA_CFG_CSIS2"},
	{0x0058, "CSIS_CMN_DMA_CFG_CSIS3"},
#endif
	{0x0060, "CSIS_CMN_FRO_CSIS_MODE"},
	{0x0064, "CSIS_CMN_CUE_FLAG"},
	{0x0068, "CSIS_CMN_CUE_FRAME_PTR"},
#if IS_ENABLED(CONFIG_SOC_EXYNOS2100_EVT0)
	{0x006C, "CSIS_CMN_FRO_CUR_FRAME_ID0"},
	{0x0070, "CSIS_CMN_FRO_CUR_FRAME_ID1"},
	{0x0074, "CSIS_CMN_FRO_PREV_FRAME_ID0"},
	{0x0078, "CSIS_CMN_FRO_PREV_FRAME_ID1"},
#endif
	{0x0080, "CSIS_CMN_SECURITY0"},
	{0x0084, "CSIS_CMN_SECURITY1"},
	{0x0088, "CSIS_CMN_SECURITY2"},
	{0x008C, "CSIS_CMN_SECURITY3"},
	{0x0090, "CSIS_CMN_SECURITY4"},
	{0x0094, "CSIS_CMN_SECURITY5"},
	{0x0098, "CSIS_CMN_SECURITY6"},
	{0x009C, "CSIS_CMN_SECURITY7"},
	{0x00A0, "CSIS_CMN_QURGENT_EN"},
	{0x00A4, "CSIS_CMN_VOTF_CFG"},
	{0x00A8, "CSIS_CMN_OVERFLOW_INT_ENABLE"},
	{0x00AC, "CSIS_CMN_OVERFLOW_INT_SRC"},
	{0x00B0, "CSIS_CMN_OVERFLOW_DBG_INFO0"},
	{0x00B4, "CSIS_CMN_OVERFLOW_DBG_INFO1"},
	{0x00B8, "CSIS_CMN_OVERFLOW_DBG_INFO2"},
#if !IS_ENABLED(CONFIG_SOC_EXYNOS2100_EVT0)
	{0x00E0, "CSIS_CMN_FRO_CUR_FRAME_ID0"},
	{0x00E4, "CSIS_CMN_FRO_CUR_FRAME_ID1"},
	{0x00E8, "CSIS_CMN_FRO_CUR_FRAME_ID2"},
	{0x00EC, "CSIS_CMN_FRO_CUR_FRAME_ID3"},
	{0x00F0, "CSIS_CMN_FRO_PREV_FRAME_ID0"},
	{0x00F4, "CSIS_CMN_FRO_PREV_FRAME_ID1"},
	{0x00F8, "CSIS_CMN_FRO_PREV_FRAME_ID2"},
	{0x00FC, "CSIS_CMN_FRO_PREV_FRAME_ID3"},
#endif
	{0x0100, "CSIS_CMN_DEBUG_EN"},
	{0x0104, "CSIS_CMN_DEBUG_INFO_ZSL0_CH0_VCNT"},
	{0x0108, "CSIS_CMN_DEBUG_INFO_ZSL0_CH0_HDCNT"},
	{0x010C, "CSIS_CMN_DEBUG_INFO_ZSL1_CH0_VCNT"},
	{0x0110, "CSIS_CMN_DEBUG_INFO_ZSL1_CH0_HDCNT"},
	{0x0114, "CSIS_CMN_DEBUG_INFO_ZSL2_CH0_VCNT"},
	{0x0118, "CSIS_CMN_DEBUG_INFO_ZSL2_CH0_HDCNT"},
	{0x011C, "CSIS_CMN_DEBUG_INFO_ZSL3_CH0_VCNT"},
	{0x0120, "CSIS_CMN_DEBUG_INFO_ZSL3_CH0_HDCNT"},
	{0x0124, "CSIS_CMN_DEBUG_INFO_STRP0_CH0_VCNT"},
	{0x0128, "CSIS_CMN_DEBUG_INFO_STRP0_CH0_HDCNT"},
	{0x012C, "CSIS_CMN_DEBUG_INFO_STRP1_CH0_VCNT"},
	{0x0130, "CSIS_CMN_DEBUG_INFO_STRP1_CH0_HDCNT"},
	{0x0134, "CSIS_CMN_DEBUG_INFO_STRP2_CH0_VCNT"},
	{0x0138, "CSIS_CMN_DEBUG_INFO_STRP2_CH0_HDCNT"},
	{0x013C, "CSIS_CMN_DEBUG_INFO_STRP3_CH0_VCNT"},
	{0x0140, "CSIS_CMN_DEBUG_INFO_STRP3_CH0_HDCNT"},
	{0x0144, "CSIS_CMN_DEBUG_INFO_CSIS0_CH0_VCNT"},
	{0x0148, "CSIS_CMN_DEBUG_INFO_CSIS0_CH1_VCNT"},
	{0x014C, "CSIS_CMN_DEBUG_INFO_CSIS0_CH2_VCNT"},
	{0x0150, "CSIS_CMN_DEBUG_INFO_CSIS0_CH3_VCNT"},
	{0x0154, "CSIS_CMN_DEBUG_INFO_CSIS0_CH0_HDCNT"},
	{0x0158, "CSIS_CMN_DEBUG_INFO_CSIS0_CH1_HDCNT"},
	{0x015C, "CSIS_CMN_DEBUG_INFO_CSIS0_CH2_HDCNT"},
	{0x0160, "CSIS_CMN_DEBUG_INFO_CSIS0_CH3_HDCNT"},
	{0x0164, "CSIS_CMN_DEBUG_INFO_CSIS1_CH0_VCNT"},
	{0x0168, "CSIS_CMN_DEBUG_INFO_CSIS1_CH1_VCNT"},
	{0x016C, "CSIS_CMN_DEBUG_INFO_CSIS1_CH2_VCNT"},
	{0x0170, "CSIS_CMN_DEBUG_INFO_CSIS1_CH3_VCNT"},
	{0x0174, "CSIS_CMN_DEBUG_INFO_CSIS1_CH0_HDCNT"},
	{0x0178, "CSIS_CMN_DEBUG_INFO_CSIS1_CH1_HDCNT"},
	{0x017C, "CSIS_CMN_DEBUG_INFO_CSIS1_CH2_HDCNT"},
	{0x0180, "CSIS_CMN_DEBUG_INFO_CSIS1_CH3_HDCNT"},
	{0x0184, "CSIS_CMN_DEBUG_INFO_CSIS2_CH0_VCNT"},
	{0x0188, "CSIS_CMN_DEBUG_INFO_CSIS2_CH1_VCNT"},
	{0x018C, "CSIS_CMN_DEBUG_INFO_CSIS2_CH2_VCNT"},
	{0x0190, "CSIS_CMN_DEBUG_INFO_CSIS2_CH3_VCNT"},
	{0x0194, "CSIS_CMN_DEBUG_INFO_CSIS2_CH0_HDCNT"},
	{0x0198, "CSIS_CMN_DEBUG_INFO_CSIS2_CH1_HDCNT"},
	{0x019C, "CSIS_CMN_DEBUG_INFO_CSIS2_CH2_HDCNT"},
	{0x01A0, "CSIS_CMN_DEBUG_INFO_CSIS2_CH3_HDCNT"},
	{0x01A4, "CSIS_CMN_DEBUG_INFO_CSIS3_CH0_VCNT"},
	{0x01A8, "CSIS_CMN_DEBUG_INFO_CSIS3_CH1_VCNT"},
	{0x01AC, "CSIS_CMN_DEBUG_INFO_CSIS3_CH2_VCNT"},
	{0x01B0, "CSIS_CMN_DEBUG_INFO_CSIS3_CH3_VCNT"},
	{0x01B4, "CSIS_CMN_DEBUG_INFO_CSIS3_CH0_HDCNT"},
	{0x01B8, "CSIS_CMN_DEBUG_INFO_CSIS3_CH1_HDCNT"},
	{0x01BC, "CSIS_CMN_DEBUG_INFO_CSIS3_CH2_HDCNT"},
	{0x01C0, "CSIS_CMN_DEBUG_INFO_CSIS3_CH3_HDCNT"},
	{0x01C4, "CSIS_CMN_DEBUG_INFO_AXI_DBG_CNT"},
	{0x01C8, "CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M0"},
	{0x01CC, "CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M1"},
	{0x01D0, "CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M2"},
	{0x01D4, "CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M3"},
	{0x01D8, "CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M4"},
	{0x01DC, "CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M5"},
	{0x01E0, "CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M6"},
	{0x01E4, "CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M7"},
	{0x01E8, "CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M8"},
	{0x01EC, "CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M9"},
	{0x01F0, "CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M10"},
	{0x01F4, "CSIS_CMN_DEBUG_INFO_AXI_BLK_CNT_M11"},
	{0x01F8, "CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M0"},
	{0x01FC, "CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M1"},
	{0x0200, "CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M2"},
	{0x0204, "CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M3"},
	{0x0208, "CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M4"},
	{0x020C, "CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M5"},
	{0x0210, "CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M6"},
	{0x0214, "CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M7"},
	{0x0218, "CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M8"},
	{0x021C, "CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M9"},
	{0x0220, "CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M10"},
	{0x0224, "CSIS_CMN_DEBUG_INFO_AXI_MO_CNT_M11"},
};

enum is_hw_csi_cmn_dma_reg_field {
	CSIS_CMN_DMA_F_CORE_RESET,
	CSIS_CMN_DMA_F_IP_PROCESSING,
	CSIS_CMN_DMA_F_SW_RESET,
	CSIS_CMN_DMA_F_CLKGATE_OFF,
	CSIS_CMN_DMA_F_TESTPATTERN,
	CSIS_CMN_DMA_F_PPCMODE,
	CSIS_CMN_DMA_F_VBLANK,
	CSIS_CMN_DMA_F_VTOHBLANK,
	CSIS_CMN_DMA_F_HBLANK,
	CSIS_CMN_DMA_F_HTOVBLANK,
	CSIS_CMN_DMA_F_TP_VSIZE,
	CSIS_CMN_DMA_F_TP_HSIZE,
	CSIS_CMN_DMA_F_BUSINFO,
	CSIS_CMN_DMA_F_VOTF_EN_CH3,
	CSIS_CMN_DMA_F_VOTF_EN_CH2,
	CSIS_CMN_DMA_F_VOTF_EN_CH1,
	CSIS_CMN_DMA_F_VOTF_EN_CH0,
	CSIS_CMN_DMA_F_MAX_MO,
	CSIS_CMN_DMA_F_FRO_CSIS_SEL,
	CSIS_CMN_DMA_F_FRO_CSIS_MODE,
	CSIS_CMN_DMA_F_FRO_CUE_FLAG_SET,
	CSIS_CMN_DMA_F_CUE_FRAME_PTR_CH3,
	CSIS_CMN_DMA_F_CUE_FRAME_PTR_CH2,
	CSIS_CMN_DMA_F_CUE_FRAME_PTR_CH1,
	CSIS_CMN_DMA_F_CUE_FRAME_PTR_CH0,
	CSIS_CMN_DMA_F_SEQIDX_SECURITY,
	CSIS_CMN_DMA_F_EBUF_QURGENT_EN,
	CSIS_CMN_DMA_F_DMA_QURGENT_EN,
	CSIS_CMN_DMA_F_VOTF_CFG,
	CSIS_CMN_DMA_F_INT_ENABLE,
	CSIS_CMN_DMA_F_INT_SRC,
	CSIS_CMN_DMA_F_DBG_INFOX,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID7,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID6,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID5,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID4,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID3,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID2,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID1,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID0,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID15,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID14,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID13,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID12,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID11,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID10,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID9,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID8,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID23,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID22,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID21,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID20,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID19,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID18,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID17,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID16,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID31,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID30,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID29,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID28,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID27,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID26,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID25,
	CSIS_CMN_DMA_F_FRO_CUR_FRAME_ID24,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID7,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID6,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID5,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID4,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID3,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID2,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID1,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID0,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID15,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID14,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID13,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID12,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID11,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID10,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID9,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID8,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID23,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID22,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID21,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID20,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID19,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID18,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID17,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID16,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID31,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID30,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID29,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID28,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID27,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID26,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID25,
	CSIS_CMN_DMA_F_FRO_PREV_FRAME_ID24,
	CSIS_CMN_DMA_F_DMA_CAPTURE_ONCE,
	CSIS_CMN_DMA_F_DMA_DEBUG_ENABLE,
	CSIS_CMN_DMA_F_DMAX_CHX_VCNT,
	CSIS_CMN_DMA_F_DMAX_CHX_HDCNT,
	CSIS_CMN_DMA_F_AXI_DBG_CNT,
	CSIS_CMN_DMA_F_AXI_BLK_CNT_MX,
	CSIS_CMN_DMA_F_AXI_MO_CNT_MX,
	CSIS_CMN_DMA_REG_FIELD_CNT
};

static const struct is_field csi_cmn_dma_fields[CSIS_CMN_DMA_REG_FIELD_CNT] = {
	{"CORE_RESET", 3, 1, RW, 0x0},
	{"IP_PROCESSING", 1, 1, RW, 0x0},
	{"SW_RESET", 0, 1, RW, 0x0},
	{"CLKGATE_OFF", 0, 1, RW, 0x0},
	{"TESTPATTERN", 31, 1, RW, 0x0},
	{"PPCMODE", 30, 1, RW, 0x1},
	{"VBLANK", 0, 30, RW, 0x3fff},
	{"VTOHBLANK", 16, 8, RW, 0x40},
	{"HBLANK", 8, 8, RW, 0x40},
	{"HTOVBLANK", 0, 8, RW, 0x40},
	{"TP_VSIZE", 16, 14, RW, 0x10},
	{"TP_HSIZE", 0, 14, RW, 0x10},
	{"BUSINFO", 16, 10, RW, 0x0},
	{"VOTF_EN_CH3", 15, 1, RW, 0x0},
	{"VOTF_EN_CH2", 14, 1, RW, 0x0},
#if IS_ENABLED(CONFIG_SOC_EXYNOS2100_EVT0)
	{"VOTF_EN_CH1", 29, 1, RW, 0x0},
	{"VOTF_EN_CH0", 28, 1, RW, 0x0},
#else
	{"VOTF_EN_CH1", 13, 1, RW, 0x0},
	{"VOTF_EN_CH0", 12, 1, RW, 0x0},
#endif
	{"MAX_MO", 0, 10, RW, 0x100},
	{"FRO_CSIS_SEL", 8, 2, RW, 0x0},
	{"FRO_CSIS_MODE", 0, 1, RW, 0x0},
	{"FRO_CUE_FLAG_SET", 0, 1, WTC, 0x0},
	{"CUE_FRAME_PTR_CH3", 24, 5, RO, 0x0},
	{"CUE_FRAME_PTR_CH2", 16, 5, RO, 0x0},
	{"CUE_FRAME_PTR_CH1", 8, 5, RO, 0x0},
	{"CUE_FRAME_PTR_CH0", 0, 5, RO, 0x0},
	{"SEQIDX_SECURITY", 0, 1, RW, 0x0},
	{"EBUF_QURGENT_EN", 1, 1, RW, 0x0},
	{"DMA_QURGENT_EN", 0, 1, RW, 0x0},
	{"VOTF_CFG", 0, 32, RW, 0x0},
	{"INT_ENABLE", 0, 32, RW, 0x0},
	{"INT_SRC", 0, 32, RW, 0x0},
	{"DBG_INFOX", 0, 32, RO, 0x0},
	{"FRO_CUR_FRAME_ID7", 28, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID6", 24, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID5", 20, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID4", 16, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID3", 12, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID2", 8, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID1", 4, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID0", 0, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID15", 28, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID14", 24, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID13", 20, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID12", 16, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID11", 12, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID10", 8, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID9", 4, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID8", 0, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID23", 28, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID22", 24, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID21", 20, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID20", 16, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID19", 12, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID18", 8, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID17", 4, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID16", 0, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID31", 28, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID30", 24, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID29", 20, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID28", 16, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID27", 12, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID26", 8, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID25", 4, 4, RO, 0x0},
	{"FRO_CUR_FRAME_ID24", 0, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID7", 28, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID6", 24, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID5", 20, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID4", 16, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID3", 12, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID2", 8, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID1", 4, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID0", 0, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID15", 28, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID14", 24, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID13", 20, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID12", 16, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID11", 12, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID10", 8, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID9", 4, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID8", 0, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID23", 28, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID22", 24, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID21", 20, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID20", 16, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID19", 12, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID18", 8, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID17", 4, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID16", 0, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID31", 28, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID30", 24, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID29", 20, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID28", 16, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID27", 12, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID26", 8, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID25", 4, 4, RO, 0x0},
	{"FRO_PREV_FRAME_ID24", 0, 4, RO, 0x0},
	{"DMA_CAPTURE_ONCE", 1, 1, RW, 0x0},
	{"DMA_DEBUG_ENABLE", 0, 1, RW, 0x0},
	{"DMAX_CHX_VCNT", 0, 32, RO, 0x0},
	{"DMAX_CHX_HDCNT", 0, 32, RO, 0x0},
	{"AXI_DBG_CNT", 0, 32, RO, 0x10000},
	{"AXI_BLK_CNT_MX", 0, 32, RO, 0x0},
	{"AXI_MO_CNT_MX", 0, 32, RO, 0x0},
};

/* CSIS_DMAX(4 channel)_CHX(4 channel) regs */
enum is_hw_csi_dmax_chx_reg_name {
	CSIS_DMAX_CHX_R_CTRL,
	CSIS_DMAX_CHX_R_FMT,
	CSIS_DMAX_CHX_R_SKIP,
	CSIS_DMAX_CHX_R_SKIP_SEQ,
	CSIS_DMAX_CHX_R_ADDR1,
	CSIS_DMAX_CHX_R_ADDR2,
	CSIS_DMAX_CHX_R_ADDR3,
	CSIS_DMAX_CHX_R_ADDR4,
	CSIS_DMAX_CHX_R_ADDR5,
	CSIS_DMAX_CHX_R_ADDR6,
	CSIS_DMAX_CHX_R_ADDR7,
	CSIS_DMAX_CHX_R_ADDR8,
	CSIS_DMAX_CHX_R_ADDR9,
	CSIS_DMAX_CHX_R_ADDR10,
	CSIS_DMAX_CHX_R_ADDR11,
	CSIS_DMAX_CHX_R_ADDR12,
	CSIS_DMAX_CHX_R_ADDR13,
	CSIS_DMAX_CHX_R_ADDR14,
	CSIS_DMAX_CHX_R_ADDR15,
	CSIS_DMAX_CHX_R_ADDR16,
	CSIS_DMAX_CHX_R_ADDR17,
	CSIS_DMAX_CHX_R_ADDR18,
	CSIS_DMAX_CHX_R_ADDR19,
	CSIS_DMAX_CHX_R_ADDR20,
	CSIS_DMAX_CHX_R_ADDR21,
	CSIS_DMAX_CHX_R_ADDR22,
	CSIS_DMAX_CHX_R_ADDR23,
	CSIS_DMAX_CHX_R_ADDR24,
	CSIS_DMAX_CHX_R_ADDR25,
	CSIS_DMAX_CHX_R_ADDR26,
	CSIS_DMAX_CHX_R_ADDR27,
	CSIS_DMAX_CHX_R_ADDR28,
	CSIS_DMAX_CHX_R_ADDR29,
	CSIS_DMAX_CHX_R_ADDR30,
	CSIS_DMAX_CHX_R_ADDR31,
	CSIS_DMAX_CHX_R_ADDR32,
	CSIS_DMAX_CHX_R_ACT_CTRL,
	CSIS_DMAX_CHX_R_ACT_FRAMECNT_SEQ,
	CSIS_DMAX_CHX_R_ACT_FMT,
	CSIS_DMAX_CHX_R_ACT_SKIP,
	CSIS_DMAX_CHX_R_ACT_SKIP_SEQ,
	CSIS_DMAX_CHX_R_RESOL,
	CSIS_DMAX_CHX_R_STRIDE,
	CSIS_DMAX_CHX_R_FCNTSEQ,
	CSIS_DMAX_CHX_R_FCNTSEQ_STAT,
	CSIS_DMAX_CHX_R_FRO_FRM,
	CSIS_DMAX_CHX_R_FRAME_SEQ_COUNTER,
	CSIS_DMAX_CHX_R_FRAME_SEQ_COUNTER_RESET,
	CSIS_DMAX_CHX_R_FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG,
	CSIS_DMAX_CHX_REG_CNT
};

static const struct is_reg csi_dmax_chx_regs[CSIS_DMAX_CHX_REG_CNT] = {
	{0x0000, "CSIS_DMAX_CHX_CTRL"},
	{0x0004, "CSIS_DMAX_CHX_FMT"},
	{0x0008, "CSIS_DMAX_CHX_SKIP"},
	{0x000C, "CSIS_DMAX_CHX_SKIP_SEQ"},
	{0x0010, "CSIS_DMAX_CHX_ADDR1"},
	{0x0014, "CSIS_DMAX_CHX_ADDR2"},
	{0x0018, "CSIS_DMAX_CHX_ADDR3"},
	{0x001C, "CSIS_DMAX_CHX_ADDR4"},
	{0x0020, "CSIS_DMAX_CHX_ADDR5"},
	{0x0024, "CSIS_DMAX_CHX_ADDR6"},
	{0x0028, "CSIS_DMAX_CHX_ADDR7"},
	{0x002C, "CSIS_DMAX_CHX_ADDR8"},
	{0x0030, "CSIS_DMAX_CHX_ADDR9"},
	{0x0034, "CSIS_DMAX_CHX_ADDR10"},
	{0x0038, "CSIS_DMAX_CHX_ADDR11"},
	{0x003C, "CSIS_DMAX_CHX_ADDR12"},
	{0x0040, "CSIS_DMAX_CHX_ADDR13"},
	{0x0044, "CSIS_DMAX_CHX_ADDR14"},
	{0x0048, "CSIS_DMAX_CHX_ADDR15"},
	{0x004C, "CSIS_DMAX_CHX_ADDR16"},
	{0x0050, "CSIS_DMAX_CHX_ADDR17"},
	{0x0054, "CSIS_DMAX_CHX_ADDR18"},
	{0x0058, "CSIS_DMAX_CHX_ADDR19"},
	{0x005C, "CSIS_DMAX_CHX_ADDR20"},
	{0x0060, "CSIS_DMAX_CHX_ADDR21"},
	{0x0064, "CSIS_DMAX_CHX_ADDR22"},
	{0x0068, "CSIS_DMAX_CHX_ADDR23"},
	{0x006C, "CSIS_DMAX_CHX_ADDR24"},
	{0x0070, "CSIS_DMAX_CHX_ADDR25"},
	{0x0074, "CSIS_DMAX_CHX_ADDR26"},
	{0x0078, "CSIS_DMAX_CHX_ADDR27"},
	{0x007C, "CSIS_DMAX_CHX_ADDR28"},
	{0x0080, "CSIS_DMAX_CHX_ADDR29"},
	{0x0084, "CSIS_DMAX_CHX_ADDR30"},
	{0x0088, "CSIS_DMAX_CHX_ADDR31"},
	{0x008C, "CSIS_DMAX_CHX_ADDR32"},
	{0x0090, "CSIS_DMAX_CHX_ACT_CTRL"},
	{0x0094, "CSIS_DMAX_CHX_ACT_FRAMECNT_SEQ"},
	{0x0098, "CSIS_DMAX_CHX_ACT_FMT"},
	{0x009C, "CSIS_DMAX_CHX_ACT_SKIP"},
	{0x00A0, "CSIS_DMAX_CHX_ACT_SKIP_SEQ"},
	{0x00A4, "CSIS_DMAX_CHX_RESOL"},
	{0x00A8, "CSIS_DMAX_CHX_STRIDE"},
	{0x00B0, "CSIS_DMAX_CHX_FCNTSEQ"},
	{0x00B4, "CSIS_DMAX_CHX_FCNTSEQ_STAT"},
	{0x00B8, "CSIS_DMAX_CHX_FRO_FRM"},
	{0x00C0, "CSIS_DMAX_CHX_FRAME_SEQ_COUNTER"},
	{0x00C4, "CSIS_DMAX_CHX_FRAME_SEQ_COUNTER_RESET"},
	{0x00C8, "CSIS_DMAX_CHX_FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG"},
};

enum is_hw_csi_dmax_chx_reg_field {
	CSIS_DMAX_CHX_F_UPDT_SKIPPTR,
	CSIS_DMAX_CHX_F_UPDT_FRAMEPTR,
	CSIS_DMAX_CHX_F_UPDT_PTR_EN,
	CSIS_DMAX_CHX_F_DMA_ENABLE,
	CSIS_DMAX_CHX_F_VARIABLE_LENGTH,
	CSIS_DMAX_CHX_F_DIM,
	CSIS_DMAX_CHX_F_BYTESWAP,
	CSIS_DMAX_CHX_F_DATAFORMAT,
	CSIS_DMAX_CHX_F_SKIP_EN,
	CSIS_DMAX_CHX_F_SKIP_TURNPTR,
	CSIS_DMAX_CHX_F_SKIP_SEQ,
	CSIS_DMAX_CHX_F_BASEADDR,
	CSIS_DMAX_CHX_F_ACTIVE_ABORTED,
	CSIS_DMAX_CHX_F_ACTIVE_SKIPPTR,
	CSIS_DMAX_CHX_F_ACTIVE_FRAMEPTR,
	CSIS_DMAX_CHX_F_ACTIVE_ENABLE,
	CSIS_DMAX_CHX_F_ACTIVE_FRAMECNT_SEQ,
	CSIS_DMAX_CHX_F_ACTIVE_DIM,
	CSIS_DMAX_CHX_F_ACTIVE_BYTESWAP,
	CSIS_DMAX_CHX_F_ACTIVE_DATAFORMAT,
	CSIS_DMAX_CHX_F_ACTIVE_SKIP_EN,
	CSIS_DMAX_CHX_F_ACTIVE_SKIP_TURNPTR,
	CSIS_DMAX_CHX_F_ACTIVE_SKIP_SEQ,
	CSIS_DMAX_CHX_F_VRESOL,
	CSIS_DMAX_CHX_F_HRESOL,
	CSIS_DMAX_CHX_F_STRIDE,
	CSIS_DMAX_CHX_F_FRAMECNT_SEQ,
	CSIS_DMAX_CHX_F_FRAMECNT_BEFORE,
	CSIS_DMAX_CHX_F_FRAMECNT_PRESENT,
	CSIS_DMAX_CHX_F_CUR_FRO_FRM,
	CSIS_DMAX_CHX_F_FRAME_SEQ_COUNTER,
	CSIS_DMAX_CHX_F_FRAME_SEQ_COUNTER_RESET,
	CSIS_DMAX_CHX_F_FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG,
	CSIS_DMAX_CHX_REG_FIELD_CNT
};

static const struct is_field csi_dmax_chx_fields[CSIS_DMAX_CHX_REG_FIELD_CNT] = {
	{"UPDT_SKIPPTR", 7, 5, RW, 0x0},
	{"UPDT_FRAMEPTR", 2, 5, RW, 0x0},
	{"UPDT_PTR_EN", 1, 1, RW, 0x0},
	{"DMA_ENABLE", 0, 1, RW, 0x0},
	{"VARIABLE_LENGTH", 7, 1, RW, 0x0},
	{"DIM", 6, 1, RW, 0x0},
	{"BYTESWAP", 5, 1, RW, 0x0},
	{"DATAFORMAT", 0, 5, RW, 0x0},
	{"SKIP_EN", 31, 1, RW, 0x0},
	{"SKIP_TURNPTR", 16, 5, RW, 0x0},
	{"SKIP_SEQ", 0, 32, RW, 0x0},
	{"BASEADDR", 0, 32, RW, 0x0},
	{"ACTIVE_ABORTED", 16, 1, RO, 0x0},
	{"ACTIVE_SKIPPTR", 7, 5, RO, 0x0},
	{"ACTIVE_FRAMEPTR", 2, 5, RO, 0x1f},
	{"ACTIVE_ENABLE", 0, 1, RO, 0x0},
	{"ACTIVE_FRAMECNT_SEQ", 0, 32, RO, 0xffffffff},
	{"ACTIVE_DIM", 6, 1, RO, 0x0},
	{"ACTIVE_BYTESWAP", 5, 1, RO, 0x0},
	{"ACTIVE_DATAFORMAT", 0, 5, RO, 0x0},
	{"ACTIVE_SKIP_EN", 31, 1, RO, 0x0},
	{"ACTIVE_SKIP_TURNPTR", 16, 5, RO, 0x0},
	{"ACTIVE_SKIP_SEQ", 0, 32, RO, 0x0},
	{"VRESOL", 16, 14, RW, 0x0},
	{"HRESOL", 0, 15, RW, 0x0},
	{"STRIDE", 0, 32, RW, 0x0},
	{"FRAMECNT_SEQ", 0, 32, RW, 0xffffffff},
	{"FRAMECNT_BEFORE", 8, 6, RO, 0x0},
	{"FRAMECNT_PRESENT", 0, 6, RO, 0x0},
	{"CUR_FRO_FRM", 0, 4, RW, 0x0},
	{"FRAME_SEQ_COUNTER", 0, 32, RO, 0x0},
	{"FRAME_SEQ_COUNTER_RESET", 0, 1, RW, 0x0},
	{"FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG", 0, 32, RO, 0x0},
};

/* CSIS_DMAX(4 channel) regs */
enum is_hw_csi_dmax_reg_name {
	CSIS_DMAX_R_DATA_CTRL,
	CSIS_DMAX_R_INT_ENABLE,
	CSIS_DMAX_R_INT_SRC,
	CSIS_DMAX_R_CMN_CTRL,
	CSIS_DMAX_R_FRO_INT_FRAME_NUM,
	CSIS_DMAX_R_FRO_CH0_DROPPED_FRAME,
	CSIS_DMAX_R_FRO_CH1_DROPPED_FRAME,
	CSIS_DMAX_R_FRO_CH2_DROPPED_FRAME,
	CSIS_DMAX_R_FRO_CH3_DROPPED_FRAME,
	CSIS_DMAX_R_SBWC_CTRL,
	CSIS_DMAX_R_SBWC_HEADER_ADDR1,
	CSIS_DMAX_R_SBWC_HEADER_ADDR2,
	CSIS_DMAX_R_SBWC_HEADER_ADDR3,
	CSIS_DMAX_R_SBWC_HEADER_ADDR4,
	CSIS_DMAX_R_SBWC_HEADER_ADDR5,
	CSIS_DMAX_R_SBWC_HEADER_ADDR6,
	CSIS_DMAX_R_SBWC_HEADER_ADDR7,
	CSIS_DMAX_R_SBWC_HEADER_ADDR8,
	CSIS_DMAX_R_SBWC_HEADER_ADDR9,
	CSIS_DMAX_R_SBWC_HEADER_ADDR10,
	CSIS_DMAX_R_SBWC_HEADER_ADDR11,
	CSIS_DMAX_R_SBWC_HEADER_ADDR12,
	CSIS_DMAX_R_SBWC_HEADER_ADDR13,
	CSIS_DMAX_R_SBWC_HEADER_ADDR14,
	CSIS_DMAX_R_SBWC_HEADER_ADDR15,
	CSIS_DMAX_R_SBWC_HEADER_ADDR16,
	CSIS_DMAX_R_SBWC_HEADER_ADDR17,
	CSIS_DMAX_R_SBWC_HEADER_ADDR18,
	CSIS_DMAX_R_SBWC_HEADER_ADDR19,
	CSIS_DMAX_R_SBWC_HEADER_ADDR20,
	CSIS_DMAX_R_SBWC_HEADER_ADDR21,
	CSIS_DMAX_R_SBWC_HEADER_ADDR22,
	CSIS_DMAX_R_SBWC_HEADER_ADDR23,
	CSIS_DMAX_R_SBWC_HEADER_ADDR24,
	CSIS_DMAX_R_SBWC_HEADER_ADDR25,
	CSIS_DMAX_R_SBWC_HEADER_ADDR26,
	CSIS_DMAX_R_SBWC_HEADER_ADDR27,
	CSIS_DMAX_R_SBWC_HEADER_ADDR28,
	CSIS_DMAX_R_SBWC_HEADER_ADDR29,
	CSIS_DMAX_R_SBWC_HEADER_ADDR30,
	CSIS_DMAX_R_SBWC_HEADER_ADDR31,
	CSIS_DMAX_R_SBWC_HEADER_ADDR32,
	CSIS_DMAX_R_SBWC_HEADER_STRIDE,
	CSIS_DMAX_R_ACT_SBWC_CTRL,
	CSIS_DMAX_R_LOSSY_BYTE32NUM,
#if IS_ENABLED(CONFIG_SOC_EXYNOS2100_EVT0)
	CSIS_DMAX_R_SECU_CTRL_SEQID,
	CSIS_DMAX_R_SECU_MUTE_EN,
	CSIS_DMAX_R_SECU_FILTER_CTRL,
	CSIS_DMAX_R_SECU_FILTER_START_ADDR,
	CSIS_DMAX_R_SECU_FILTER_END_ADDR,
	CSIS_DMAX_R_SECU_INT_MUTE,
	CSIS_DMAX_R_SECU_INT_MUTE_MASK,
	CSIS_DMAX_R_SECU_INT_MUTE_CLEAR,
	CSIS_DMAX_R_SECU_INT_CSIS_DMAX_SECU_FLT,
	CSIS_DMAX_R_SECU_INT_CSIS_DMAX_SECU_FLT_MASK,
	CSIS_DMAX_R_SECU_INT_CSIS_DMAX_SECU_FLT_CLEAR,
	CSIS_DMAX_R_DMA_BW_LIMIT_0,
	CSIS_DMAX_R_DMA_BW_LIMIT_1,
#endif
	CSIS_DMAX_R_DMA_BW_LIMIT_2,
	CSIS_DMAX_REG_CNT
};

static const struct is_reg csi_dmax_regs[CSIS_DMAX_REG_CNT] = {
	{0x0000, "CSIS_DMAX_DATA_CTRL"},
	{0x0004, "CSIS_DMAX_INT_ENABLE"},
	{0x0008, "CSIS_DMAX_INT_SRC"},
	{0x0014, "CSIS_DMAX_CMN_CTRL"},
	{0x0020, "CSIS_DMAX_FRO_INT_FRAME_NUM"},
	{0x0024, "CSIS_DMAX_FRO_CH0_DROPPED_FRAME"},
	{0x0028, "CSIS_DMAX_FRO_CH1_DROPPED_FRAME"},
	{0x002C, "CSIS_DMAX_FRO_CH2_DROPPED_FRAME"},
	{0x0030, "CSIS_DMAX_FRO_CH3_DROPPED_FRAME"},
	{0x0040, "CSIS_DMAX_SBWC_CTRL"},
	{0x0044, "CSIS_DMAX_SBWC_HEADER_ADDR1"},
	{0x0048, "CSIS_DMAX_SBWC_HEADER_ADDR2"},
	{0x004C, "CSIS_DMAX_SBWC_HEADER_ADDR3"},
	{0x0050, "CSIS_DMAX_SBWC_HEADER_ADDR4"},
	{0x0054, "CSIS_DMAX_SBWC_HEADER_ADDR5"},
	{0x0058, "CSIS_DMAX_SBWC_HEADER_ADDR6"},
	{0x005C, "CSIS_DMAX_SBWC_HEADER_ADDR7"},
	{0x0060, "CSIS_DMAX_SBWC_HEADER_ADDR8"},
	{0x0064, "CSIS_DMAX_SBWC_HEADER_ADDR9"},
	{0x0068, "CSIS_DMAX_SBWC_HEADER_ADDR10"},
	{0x006C, "CSIS_DMAX_SBWC_HEADER_ADDR11"},
	{0x0070, "CSIS_DMAX_SBWC_HEADER_ADDR12"},
	{0x0074, "CSIS_DMAX_SBWC_HEADER_ADDR13"},
	{0x0078, "CSIS_DMAX_SBWC_HEADER_ADDR14"},
	{0x007C, "CSIS_DMAX_SBWC_HEADER_ADDR15"},
	{0x0080, "CSIS_DMAX_SBWC_HEADER_ADDR16"},
	{0x0084, "CSIS_DMAX_SBWC_HEADER_ADDR17"},
	{0x0088, "CSIS_DMAX_SBWC_HEADER_ADDR18"},
	{0x008C, "CSIS_DMAX_SBWC_HEADER_ADDR19"},
	{0x0090, "CSIS_DMAX_SBWC_HEADER_ADDR20"},
	{0x0094, "CSIS_DMAX_SBWC_HEADER_ADDR21"},
	{0x0098, "CSIS_DMAX_SBWC_HEADER_ADDR22"},
	{0x009C, "CSIS_DMAX_SBWC_HEADER_ADDR23"},
	{0x00A0, "CSIS_DMAX_SBWC_HEADER_ADDR24"},
	{0x00A4, "CSIS_DMAX_SBWC_HEADER_ADDR25"},
	{0x00A8, "CSIS_DMAX_SBWC_HEADER_ADDR26"},
	{0x00AC, "CSIS_DMAX_SBWC_HEADER_ADDR27"},
	{0x00B0, "CSIS_DMAX_SBWC_HEADER_ADDR28"},
	{0x00B4, "CSIS_DMAX_SBWC_HEADER_ADDR29"},
	{0x00B8, "CSIS_DMAX_SBWC_HEADER_ADDR30"},
	{0x00BC, "CSIS_DMAX_SBWC_HEADER_ADDR31"},
	{0x00C0, "CSIS_DMAX_SBWC_HEADER_ADDR32"},
	{0x00C4, "CSIS_DMAX_SBWC_HEADER_STRIDE"},
	{0x00C8, "CSIS_DMAX_ACT_SBWC_CTRL"},
	{0x00D4, "CSIS_DMAX_LOSSY_BYTE32NUM"},
#if IS_ENABLED(CONFIG_SOC_EXYNOS2100_EVT0)
	{0x0100, "CSIS_DMAX_SECU_CTRL_SEQID"},
	{0x0130, "CSIS_DMAX_SECU_MUTE_EN"},
	{0x0134, "CSIS_DMAX_SECU_FILTER_CTRL"},
	{0x0138, "CSIS_DMAX_SECU_FILTER_START_ADDR"},
	{0x013C, "CSIS_DMAX_SECU_FILTER_END_ADDR"},
	{0x0140, "CSIS_DMAX_SECU_INT_MUTE"},
	{0x0144, "CSIS_DMAX_SECU_INT_MUTE_MASK"},
	{0x0148, "CSIS_DMAX_SECU_INT_MUTE_CLEAR"},
	{0x014C, "CSIS_DMAX_SECU_INT_CSIS_DMAX_SECU_FLT"},
	{0x0150, "CSIS_DMAX_SECU_INT_CSIS_DMAX_SECU_FLT_MASK"},
	{0x0154, "CSIS_DMAX_SECU_INT_CSIS_DMAX_SECU_FLT_CLEAR"},
	{0x0160, "CSIS_DMAX_DMA_BW_LIMIT_0"},
	{0x0164, "CSIS_DMAX_DMA_BW_LIMIT_1"},
#endif
	{0x0168, "CSIS_DMAX_DMA_BW_LIMIT_2"},
};

enum is_hw_csi_dmax_reg_field {
	CSIS_DMAX_F_DMA_INPUT_PATH_CH1,
	CSIS_DMAX_F_DMA_INPUT_PATH_CH0,
	CSIS_DMAX_F_INT_ENABLE,
	CSIS_DMAX_F_INT_SRC,
	CSIS_DMAX_F_DMA_ABORT_REQ,
	CSIS_DMAX_F_FRO_FRAME_NUM_CH3,
	CSIS_DMAX_F_FRO_FRAME_NUM_CH2,
	CSIS_DMAX_F_FRO_FRAME_NUM_CH1,
	CSIS_DMAX_F_FRO_FRAME_NUM_CH0,
	CSIS_DMAX_F_DROPPED_FRAME_PTR,
	CSIS_DMAX_F_SBWC_ENABLE,
	CSIS_DMAX_F_SBWC_HEADER_BASE_ADDR,
	CSIS_DMAX_F_SBWC_HEADER_STRIDE,
	CSIS_DMAX_F_ACTIVE_SKIP_SEQ,
	CSIS_DMAX_F_LOSSY_BYTE32NUM,
	CSIS_DMAX_F_SECU_CTRL_SEQID,
	CSIS_DMAX_F_SECU_MUTE_EN,
	CSIS_DMAX_F_SECU_FILTER_EN,
	CSIS_DMAX_F_SECU_FILTER_START_ADDR,
	CSIS_DMAX_F_SECU_FILTER_END_ADDR,
	CSIS_DMAX_F_SECU_INT_MUTE,
	CSIS_DMAX_F_SECU_INT_MUTE_MASK,
	CSIS_DMAX_F_SECU_INT_MUTE_CLEAR,
	CSIS_DMAX_F_SECU_INT_SECU_FILT,
	CSIS_DMAX_F_SECU_INT_SECU_FLT_MASK,
	CSIS_DMAX_F_SECU_INT_SECU_FILT_CLEAR,
	CSIS_DMAX_F_DMA_BW_LIMIT_FREQ_NUM_CYCLES,
	CSIS_DMAX_F_DMA_BW_LIMIT_EN,
	CSIS_DMAX_F_DMA_BW_LIMIT_SLOT_BW,
	CSIS_DMAX_F_DMA_BW_LIMIT_AVG_BW,
	CSIS_DMAX_F_DMA_BW_LIMIT_COMPENSATION_BW,
	CSIS_DMAX_F_DMA_BW_LIMIT_COMPENSATION_PERIOD,
	CSIS_DMAX_REG_FIELD_CNT
};

static struct is_field csi_dmax_fields[CSIS_DMAX_REG_FIELD_CNT] = {
	{"DMA_INPUT_PATH_CH1", 1, 1, RW, 0x0},
	{"DMA_INPUT_PATH_CH0", 0, 1, RW, 0x0},
	{"INT_ENABLE", 0, 32, RW, 0x0},
	{"INT_SRC", 0, 32, RW, 0x0},
	{"DMA_ABORT_REQ", 0, 1, RW, 0x0},
	{"FRO_FRAME_NUM_CH3", 12, 4, RW, 0x0},
	{"FRO_FRAME_NUM_CH2", 8, 4, RW, 0x0},
	{"FRO_FRAME_NUM_CH1", 4, 4, RW, 0x0},
	{"FRO_FRAME_NUM_CH0", 0, 4, RW, 0x0},
	{"DROPPED_FRAME_PTR", 0, 16, RO, 0x0},
	{"SBWC_ENABLE", 0, 3, RW, 0x0},
	{"SBWC_HEADER_BASE_ADDR", 0, 32, RW, 0x0},
	{"SBWC_HEADER_STRIDE", 0, 32, RW, 0x0},
	{"ACTIVE_SKIP_SEQ", 0, 3, RO, 0x0},
	{"LOSSY_BYTE32NUM", 0, 4, RW, 0x0},
	{"SECU_CTRL_SEQID", 0, 3, RWI, 0x0},
	{"SECU_MUTE_EN", 0, 1, RW, 0x0},
	{"SECU_FILTER_EN", 0, 1, RW, 0x0},
	{"SECU_FILTER_START_ADDR", 0, 32, RW, 0x0},
	{"SECU_FILTER_END_ADDR", 0, 32, RW, 0x0},
	{"SECU_INT_MUTE", 0, 2, RWI, 0x0},
	{"SECU_INT_MUTE_MASK", 0, 2, RW, 0x0},
	{"SECU_INT_MUTE_CLEAR", 0, 2, RIW, 0x0},
	{"SECU_INT_SECU_FILT", 0, 32, RWI, 0x0},
	{"SECU_INT_SECU_FLT_MASK", 0, 32, RW, 0x0},
	{"SECU_INT_SECU_FILT_CLEAR", 0, 32, RIW, 0x0},
	{"DMA_BW_LIMIT_FREQ_NUM_CYCLES", 16, 12, RW, 0x0},
	{"DMA_BW_LIMIT_EN", 0, 1, RW, 0x0},
	{"DMA_BW_LIMIT_SLOT_BW", 16, 16, RW, 0x0},
	{"DMA_BW_LIMIT_AVG_BW", 0, 16, RW, 0x0},
	{"DMA_BW_LIMIT_COMPENSATION_BW", 16, 16, RW, 0x0},
	{"DMA_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, RW, 0x0},
};

/* CSIS_MCB regs */
enum is_hw_csi_mcb_reg_name {
	CSIS_MCB_R_MCB0_BYPASS,
	CSIS_MCB_R_MCB0_CRWIP_START,
	CSIS_MCB_R_MCB0_CRWIP_SIZE,
	CSIS_MCB_R_MCB0_CRC,
	CSIS_MCB_R_MCB1_BYPASS,
	CSIS_MCB_R_MCB1_CRWIP_START,
	CSIS_MCB_R_MCB1_CRWIP_SIZE,
	CSIS_MCB_R_MCB1_CRC,
	CSIS_MCB_R_MCB2_BYPASS,
	CSIS_MCB_R_MCB2_CRWIP_START,
	CSIS_MCB_R_MCB2_CRWIP_SIZE,
	CSIS_MCB_R_MCB2_CRC,
	CSIS_MCB_R_MCB3_BYPASS,
	CSIS_MCB_R_MCB3_CRWIP_START,
	CSIS_MCB_R_MCB3_CRWIP_SIZE,
	CSIS_MCB_R_MCB3_CRC,
	CSIS_MCB_R_MCB_QCH,
	CSIS_MCB_REG_CNT
};

static const struct is_reg csi_mcb_regs[CSIS_MCB_REG_CNT] = {
	{0X0000, "MCB0_BYPASS"},
	{0X0004, "MCB0_CRWIP_START"},
	{0X0008, "MCB0_CRWIP_SIZE"},
	{0X00FC, "MCB0_CRC"},
	{0X0100, "MCB1_BYPASS"},
	{0X0104, "MCB1_CRWIP_START"},
	{0X0108, "MCB1_CRWIP_SIZE"},
	{0X01FC, "MCB1_CRC"},
	{0X0200, "MCB2_BYPASS"},
	{0X0204, "MCB2_CRWIP_START"},
	{0X0208, "MCB2_CRWIP_SIZE"},
	{0X02FC, "MCB2_CRC"},
	{0X0300, "MCB3_BYPASS"},
	{0X0304, "MCB3_CRWIP_START"},
	{0X0308, "MCB3_CRWIP_SIZE"},
	{0X03FC, "MCB3_CRC"},
	{0X0400, "MCB_QCH"},
};

enum is_hw_csi_mcb_reg_field {
	CSIS_MCB_F_MCB_INPUT_WIDTH,
	CSIS_MCB_F_MCB_OBITMODE,
	CSIS_MCB_F_MCB_IBITMODE,
	CSIS_MCB_F_MCB_CROP_EN,
	CSIS_MCB_F_MCB_BINNINGMODE,
	CSIS_MCB_F_MCB_BYPASS,
	CSIS_MCB_F_MCB_CROP_START_Y,
	CSIS_MCB_F_MCB_CROP_START_X,
	CSIS_MCB_F_MCB_CROP_SIZE_Y,
	CSIS_MCB_F_MCB_CROP_SIZE_X,
	CSIS_MCB_F_MCB_CRC_RESULT,
	CSIS_MCB_F_MCB_CRC_SEED,
	CSIS_MCB_F_MCB_FORCE_BUS_ACT_ON,
	CSIS_MCB_F_MCB_QACTIVE_ON,
	CSIS_MCB_REG_FIELD_CNT
};

static struct is_field csi_mcb_fields[CSIS_MCB_REG_FIELD_CNT] = {
	{"MCB_INPUT_WIDTH", 16, 15, RW, 0x0},
	{"MCB_OBITMODE", 14, 2, RW, 0x0},
	{"MCB_IBITMODE", 12, 2, RW, 0x0},
	{"MCB_CROP_EN", 8, 1, RW, 0x0},
	{"MCB_BINNINGMODE", 4, 2, RW, 0x0},
	{"MCB_BYPASS", 0, 1, RW, 0x1},
	{"MCB_CROP_START_Y", 16, 15, RW, 0x0},
	{"MCB_CROP_START_X", 0, 15, RW, 0x0},
	{"MCB_CROP_SIZE_Y", 16, 15, RW, 0x0},
	{"MCB_CROP_SIZE_X", 0, 15, RW, 0x0},
	{"MCB_CRC_RESULT", 8, 8, RWI, 0x0},
	{"MCB_CRC_SEED", 0, 8, RW, 0x0},
	{"MCB_FORCE_BUS_ACT_ON", 1, 1, RW, 0x0},
	{"MCB_QACTIVE_ON", 0, 1, RW, 0x1},
};

/* CSIS_EBUF regs */
enum is_hw_csi_ebuf_reg_name {
	CSIS_EBUF_R_EBUF_CTRL,
	CSIS_EBUF_R_EBUF_NUM_OF_CAMERAS,
	CSIS_EBUF_R_EBUF0_SW_RESET,
	CSIS_EBUF_R_EBUF0_CTRL_EN,
	CSIS_EBUF_R_EBUF0_OUT_SYNC_CTRL,
	CSIS_EBUF_R_EBUF0_GEN_FAKE_SIGNAL,
	CSIS_EBUF_R_EBUF0_CHID0_SIZE,
	CSIS_EBUF_R_EBUF0_CHID1_SIZE,
	CSIS_EBUF_R_EBUF1_SW_RESET,
	CSIS_EBUF_R_EBUF1_CTRL_EN,
	CSIS_EBUF_R_EBUF1_OUT_SYNC_CTRL,
	CSIS_EBUF_R_EBUF1_GEN_FAKE_SIGNAL,
	CSIS_EBUF_R_EBUF1_CHID0_SIZE,
	CSIS_EBUF_R_EBUF1_CHID1_SIZE,
	CSIS_EBUF_R_EBUF2_SW_RESET,
	CSIS_EBUF_R_EBUF2_CTRL_EN,
	CSIS_EBUF_R_EBUF2_OUT_SYNC_CTRL,
	CSIS_EBUF_R_EBUF2_GEN_FAKE_SIGNAL,
	CSIS_EBUF_R_EBUF2_CHID0_SIZE,
	CSIS_EBUF_R_EBUF2_CHID1_SIZE,
	CSIS_EBUF_R_EBUF3_SW_RESET,
	CSIS_EBUF_R_EBUF3_CTRL_EN,
	CSIS_EBUF_R_EBUF3_OUT_SYNC_CTRL,
	CSIS_EBUF_R_EBUF3_GEN_FAKE_SIGNAL,
	CSIS_EBUF_R_EBUF3_CHID0_SIZE,
	CSIS_EBUF_R_EBUF3_CHID1_SIZE,
	CSIS_EBUF_R_EBUF_INTR_STATUS,
	CSIS_EBUF_R_EBUF_INTR_ENABLE,
	CSIS_EBUF_R_EBUF_INTR_CLEAR,
	CSIS_EBUF_REG_CNT
};

static const struct is_reg csi_ebuf_regs[CSIS_EBUF_REG_CNT] = {
	{0X0000, "EBUF_CTRL"},
	{0X0004, "EBUF_NUM_OF_CAMERAS"},
	{0X0010, "EBUF0_SW_RESET"},
	{0X0014, "EBUF0_CTRL_EN"},
	{0X0018, "EBUF0_OUT_SYNC_CTRL"},
	{0X0020, "EBUF0_GEN_FAKE_SIGNAL"},
	{0X0024, "EBUF0_CHID0_SIZE"},
	{0X0028, "EBUF0_CHID1_SIZE"},
	{0X0030, "EBUF1_SW_RESET"},
	{0X0034, "EBUF1_CTRL_EN"},
	{0X0038, "EBUF1_OUT_SYNC_CTRL"},
	{0X0040, "EBUF1_GEN_FAKE_SIGNAL"},
	{0X0044, "EBUF1_CHID0_SIZE"},
	{0X0048, "EBUF1_CHID1_SIZE"},
	{0X0050, "EBUF2_SW_RESET"},
	{0X0054, "EBUF2_CTRL_EN"},
	{0X0058, "EBUF2_OUT_SYNC_CTRL"},
	{0X0060, "EBUF2_GEN_FAKE_SIGNAL"},
	{0X0064, "EBUF2_CHID0_SIZE"},
	{0X0068, "EBUF2_CHID1_SIZE"},
	{0X0070, "EBUF3_SW_RESET"},
	{0X0074, "EBUF3_CTRL_EN"},
	{0X0078, "EBUF3_OUT_SYNC_CTRL"},
	{0X0080, "EBUF3_GEN_FAKE_SIGNAL"},
	{0X0084, "EBUF3_CHID0_SIZE"},
	{0X0088, "EBUF3_CHID1_SIZE"},
	{0X00D0, "EBUF_INTR_STATUS"},
	{0X00D4, "EBUF_INTR_ENABLE"},
	{0X00D8, "EBUF_INTR_CLEAR"},
};

enum is_hw_csi_ebuf_reg_field {
	CSIS_EBUF_F_EBUF_BYPASS,
	CSIS_EBUF_F_NUM_OF_CAMERAS,
	CSIS_EBUF_F_EBUFX_SW_RESET,
	CSIS_EBUF_F_EBUFX_ABORT_LIC_BUSY_EN,
	CSIS_EBUF_F_EBUFX_ABORT_AUTO_GEN_FAKE,
	CSIS_EBUF_F_EBUFX_ABORT_CTRL_EN,
	CSIS_EBUF_F_EBUFX_OUT_MIN_HBLANK,
	CSIS_EBUF_F_EBUFX_GEN_FAKE_SIGNAL,
	CSIS_EBUF_F_EBUFX_CHIDX_SIZE_V,
	CSIS_EBUF_F_EBUFX_CHIDX_SIZE_H,
	CSIS_EBUF_F_EBUF_INTR_STATUS,
	CSIS_EBUF_F_EBUF_INTR_ENABLE,
	CSIS_EBUF_F_EBUF_INTR_CLEAR,
	CSIS_EBUF_REG_FIELD_CNT
};

static struct is_field csi_ebuf_fields[CSIS_EBUF_REG_FIELD_CNT] = {
	{"EBUF_BYPASS", 0, 1, RW, 0x1},
	{"NUM_OF_CAMERAS", 0, 2, RW, 0x0},
	{"EBUFX_SW_RESET", 0, 1, RIW, 0x0},
	{"EBUFX_ABORT_LIC_BUSY_EN", 3, 1, RW, 0x0},
	{"EBUFX_ABORT_AUTO_GEN_FAKE", 2, 1, RW, 0x0},
	{"EBUFX_ABORT_CTRL_EN", 1, 1, RW, 0x0},
	{"EBUFX_OUT_MIN_HBLANK", 0, 16, RW, 0x0},
	{"EBUFX_GEN_FAKE_SIGNAL", 0, 1, RIW, 0x0},
	{"EBUFX_CHIDX_SIZE_V", 16, 16, RW, 0x0},
	{"EBUFX_CHIDX_SIZE_H", 0, 16, RW, 0x0},
	{"EBUF_INTR_STATUS", 0, 8, RO, 0x0},
	{"EBUF_INTR_ENABLE", 0, 8, RW, 0x0},
	{"EBUF_INTR_CLEAR", 0, 8, RIW, 0x0},
};

/* PHY regs */
enum is_hw_phy_reg_name {
	PHY_R_SC_GNR_CON0,
	PHY_R_SC_GNR_CON1,
	PHY_R_SC_ANA_CON0,
	PHY_R_SC_ANA_CON1,
	PHY_R_SC_ANA_CON2,
	PHY_R_SC_ANA_CON3,
	PHY_R_SC_ANA_CON4,
	PHY_R_SC_ANA_CON5,
	PHY_R_SC_TIME_CON0,
	PHY_R_SC_DATA_CON0,
	PHY_R_SC_TEST_CON0,
	PHY_R_SC_TEST_CON1,
	PHY_R_SC_DBG_STAT0,
	PHY_R_SC_DBG_STAT1,
	PHY_R_SC_PPI_STAT0,
	PHY_R_SC_ADI_STAT0,
	PHY_R_SD0_GNR_CON0,
	PHY_R_SD0_GNR_CON1,
	PHY_R_SD0_ANA_CON0,
	PHY_R_SD0_ANA_CON1,
	PHY_R_SD0_ANA_CON2,
	PHY_R_SD0_ANA_CON3,
	PHY_R_SD0_ANA_CON4,
	PHY_R_SD0_ANA_CON5,
	PHY_R_SD0_ANA_CON6,
	PHY_R_SD0_ANA_CON7,
	PHY_R_SD0_TIME_CON0,
	PHY_R_SD0_TIME_CON1,
	PHY_R_SD0_DATA_CON0,
	PHY_R_SD0_DESKEW_CON0,
	PHY_R_SD0_DESKEW_CON1,
	PHY_R_SD0_DESKEW_CON2,
	PHY_R_SD0_DESKEW_CON3,
	PHY_R_SD0_DESKEW_CON4,
	PHY_R_SD0_DESKEW_MON0,
	PHY_R_SD0_DESKEW_MON1,
	PHY_R_SD0_CRC_CON0,
	PHY_R_SD0_CRC_CON1,
	PHY_R_SD0_CRC_CON2,
	PHY_R_SD0_TEST_CON0,
	PHY_R_SD0_TEST_CON1,
	PHY_R_SD0_TEST_CON2,
	PHY_R_SD0_TEST_CON3,
	PHY_R_SD0_TEST_CON4,
	PHY_R_SD0_TEST_CON5,
	PHY_R_SD0_TEST_CON6,
	PHY_R_SD0_BIST_CON0,
	PHY_R_SD0_BIST_CON1,
	PHY_R_SD0_BIST_CON2,
	PHY_R_SD0_PKT_MON_CON0,
	PHY_R_SD0_PKT_STAT0,
	PHY_R_SD0_PKT_STAT1,
	PHY_R_SD0_PKT_STAT2,
	PHY_R_SD0_PKT_STAT3,
	PHY_R_SD0_PKT_STAT4,
	PHY_R_SD0_PKT_STAT5,
	PHY_R_SD0_PKT_STAT6,
	PHY_R_SD0_PKT_STAT7,
	PHY_R_SD0_PKT_STAT8,
	PHY_R_SD0_PKT_STAT9,
	PHY_R_SD0_PKT_STAT10,
	PHY_R_SD0_PKT_STAT11,
	PHY_R_SD0_DPHY_DBG_STAT0,
	PHY_R_SD0_DPHY_DBG_STAT1,
	PHY_R_SD0_DPHY_PPI_STAT0,
	PHY_R_SD0_DPHY_ADI_STAT0,
	PHY_R_SD0_CPHY_DBG_STAT0,
	PHY_R_SD0_CPHY_DBG_STAT1,
	PHY_R_SD0_CPHY_PPI_STAT0,
	PHY_R_SD0_CPHY_ADI_STAT0,
	PHY_R_SD1_GNR_CON0,
	PHY_R_SD1_GNR_CON1,
	PHY_R_SD1_ANA_CON0,
	PHY_R_SD1_ANA_CON1,
	PHY_R_SD1_ANA_CON2,
	PHY_R_SD1_ANA_CON3,
	PHY_R_SD1_ANA_CON4,
	PHY_R_SD1_ANA_CON5,
	PHY_R_SD1_ANA_CON6,
	PHY_R_SD1_ANA_CON7,
	PHY_R_SD1_TIME_CON0,
	PHY_R_SD1_TIME_CON1,
	PHY_R_SD1_DATA_CON0,
	PHY_R_SD1_DESKEW_CON0,
	PHY_R_SD1_DESKEW_CON1,
	PHY_R_SD1_DESKEW_CON2,
	PHY_R_SD1_DESKEW_CON3,
	PHY_R_SD1_DESKEW_CON4,
	PHY_R_SD1_DESKEW_MON0,
	PHY_R_SD1_DESKEW_MON1,
	PHY_R_SD1_CRC_CON0,
	PHY_R_SD1_CRC_CON1,
	PHY_R_SD1_CRC_CON2,
	PHY_R_SD1_TEST_CON0,
	PHY_R_SD1_TEST_CON1,
	PHY_R_SD1_TEST_CON2,
	PHY_R_SD1_TEST_CON3,
	PHY_R_SD1_TEST_CON4,
	PHY_R_SD1_TEST_CON5,
	PHY_R_SD1_TEST_CON6,
	PHY_R_SD1_BIST_CON0,
	PHY_R_SD1_BIST_CON1,
	PHY_R_SD1_BIST_CON2,
	PHY_R_SD1_PKT_MON_CON0,
	PHY_R_SD1_PKT_STAT0,
	PHY_R_SD1_PKT_STAT1,
	PHY_R_SD1_PKT_STAT2,
	PHY_R_SD1_PKT_STAT3,
	PHY_R_SD1_PKT_STAT4,
	PHY_R_SD1_PKT_STAT5,
	PHY_R_SD1_PKT_STAT6,
	PHY_R_SD1_PKT_STAT7,
	PHY_R_SD1_PKT_STAT8,
	PHY_R_SD1_PKT_STAT9,
	PHY_R_SD1_PKT_STAT10,
	PHY_R_SD1_PKT_STAT11,
	PHY_R_SD1_DPHY_DBG_STAT0,
	PHY_R_SD1_DPHY_DBG_STAT1,
	PHY_R_SD1_DPHY_PPI_STAT0,
	PHY_R_SD1_DPHY_ADI_STAT0,
	PHY_R_SD1_CPHY_DBG_STAT0,
	PHY_R_SD1_CPHY_DBG_STAT1,
	PHY_R_SD1_CPHY_PPI_STAT0,
	PHY_R_SD1_CPHY_ADI_STAT0,
	PHY_R_SD2_GNR_CON0,
	PHY_R_SD2_GNR_CON1,
	PHY_R_SD2_ANA_CON0,
	PHY_R_SD2_ANA_CON1,
	PHY_R_SD2_ANA_CON2,
	PHY_R_SD2_ANA_CON3,
	PHY_R_SD2_ANA_CON4,
	PHY_R_SD2_ANA_CON5,
	PHY_R_SD2_ANA_CON6,
	PHY_R_SD2_ANA_CON7,
	PHY_R_SD2_TIME_CON0,
	PHY_R_SD2_TIME_CON1,
	PHY_R_SD2_DATA_CON0,
	PHY_R_SD2_DESKEW_CON0,
	PHY_R_SD2_DESKEW_CON1,
	PHY_R_SD2_DESKEW_CON2,
	PHY_R_SD2_DESKEW_CON3,
	PHY_R_SD2_DESKEW_CON4,
	PHY_R_SD2_DESKEW_MON0,
	PHY_R_SD2_DESKEW_MON1,
	PHY_R_SD2_CRC_CON0,
	PHY_R_SD2_CRC_CON1,
	PHY_R_SD2_CRC_CON2,
	PHY_R_SD2_TEST_CON0,
	PHY_R_SD2_TEST_CON1,
	PHY_R_SD2_TEST_CON2,
	PHY_R_SD2_TEST_CON3,
	PHY_R_SD2_TEST_CON4,
	PHY_R_SD2_TEST_CON5,
	PHY_R_SD2_TEST_CON6,
	PHY_R_SD2_BIST_CON0,
	PHY_R_SD2_BIST_CON1,
	PHY_R_SD2_BIST_CON2,
	PHY_R_SD2_PKT_MON_CON0,
	PHY_R_SD2_PKT_STAT0,
	PHY_R_SD2_PKT_STAT1,
	PHY_R_SD2_PKT_STAT2,
	PHY_R_SD2_PKT_STAT3,
	PHY_R_SD2_PKT_STAT4,
	PHY_R_SD2_PKT_STAT5,
	PHY_R_SD2_PKT_STAT6,
	PHY_R_SD2_PKT_STAT7,
	PHY_R_SD2_PKT_STAT8,
	PHY_R_SD2_PKT_STAT9,
	PHY_R_SD2_PKT_STAT10,
	PHY_R_SD2_PKT_STAT11,
	PHY_R_SD2_DPHY_DBG_STAT0,
	PHY_R_SD2_DPHY_DBG_STAT1,
	PHY_R_SD2_DPHY_PPI_STAT0,
	PHY_R_SD2_DPHY_ADI_STAT0,
	PHY_R_SD2_CPHY_DBG_STAT0,
	PHY_R_SD2_CPHY_DBG_STAT1,
	PHY_R_SD2_CPHY_PPI_STAT0,
	PHY_R_SD2_CPHY_ADI_STAT0,
	PHY_R_SD3_GNR_CON0,
	PHY_R_SD3_GNR_CON1,
	PHY_R_SD3_ANA_CON0,
	PHY_R_SD3_ANA_CON1,
	PHY_R_SD3_ANA_CON2,
	PHY_R_SD3_ANA_CON3,
	PHY_R_SD3_ANA_CON4,
	PHY_R_SD3_TIME_CON0,
	PHY_R_SD3_TIME_CON1,
	PHY_R_SD3_DATA_CON0,
	PHY_R_SD3_DESKEW_CON0,
	PHY_R_SD3_DESKEW_CON1,
	PHY_R_SD3_DESKEW_CON2,
	PHY_R_SD3_DESKEW_CON3,
	PHY_R_SD3_DESKEW_CON4,
	PHY_R_SD3_DESKEW_MON0,
	PHY_R_SD3_DESKEW_MON1,
	PHY_R_SD3_TEST_CON0,
	PHY_R_SD3_TEST_CON1,
	PHY_R_SD3_TEST_CON2,
	PHY_R_SD3_TEST_CON3,
	PHY_R_SD3_TEST_CON4,
	PHY_R_SD3_BIST_CON0,
	PHY_R_SD3_BIST_CON1,
	PHY_R_SD3_BIST_CON2,
	PHY_R_SD3_PKT_MON_CON0,
	PHY_R_SD3_PKT_STAT0,
	PHY_R_SD3_PKT_STAT1,
	PHY_R_SD3_PKT_STAT2,
	PHY_R_SD3_PKT_STAT3,
	PHY_R_SD3_PKT_STAT4,
	PHY_R_SD3_PKT_STAT5,
	PHY_R_SD3_PKT_STAT6,
	PHY_R_SD3_PKT_STAT7,
	PHY_R_SD3_DBG_STAT0,
	PHY_R_SD3_DBG_STAT1,
	PHY_R_SD3_PPI_STAT0,
	PHY_R_SD3_ADI_STAT0,
	PHY_REG_CNT
};

static const struct is_reg phy_regs[CSI_ID_MAX][PHY_REG_CNT] = {
	/* CSI_ID_A / DCPHY / 4lane */
	{
		{0x1300, "M1_DPHY_S0C_GNR_CON0"},
		{0x1304, "M1_DPHY_S0C_GNR_CON1"},
		{0x1308, "M1_DPHY_S0C_ANA_CON0"},
		{0x130C, "M1_DPHY_S0C_ANA_CON1"},
		{0x1310, "M1_DPHY_S0C_ANA_CON2"},
		{0x1314, "M1_DPHY_S0C_ANA_CON3"},
		{0x1318, "M1_DPHY_S0C_ANA_CON4"},
		{0x131C, "M1_DPHY_S0C_ANA_CON5"},
		{0x1330, "M1_DPHY_S0C_TIME_CON0"},
		{0x1340, "M1_DPHY_S0C_DATA_CON0"},
		{0x1370, "M1_DPHY_S0C_TEST_CON0"},
		{0x1374, "M1_DPHY_S0C_TEST_CON1"},
		{0x13E0, "M1_DPHY_S0C_DBG_STAT0"},
		{0x13E4, "M1_DPHY_S0C_DBG_STAT1"},
		{0x13E8, "M1_DPHY_S0C_PPI_STAT0"},
		{0x13EC, "M1_DPHY_S0C_ADI_STAT0"},
		{0x1400, "M1_COMBO_S0D0_GNR_CON0"},
		{0x1404, "M1_COMBO_S0D0_GNR_CON1"},
		{0x1408, "M1_COMBO_S0D0_ANA_CON0"},
		{0x140C, "M1_COMBO_S0D0_ANA_CON1"},
		{0x1410, "M1_COMBO_S0D0_ANA_CON2"},
		{0x1414, "M1_COMBO_S0D0_ANA_CON3"},
		{0x1418, "M1_COMBO_S0D0_ANA_CON4"},
		{0x141C, "M1_COMBO_S0D0_ANA_CON5"},
		{0x1420, "M1_COMBO_S0D0_ANA_CON6"},
		{0x1424, "M1_COMBO_S0D0_ANA_CON7"},
		{0x1430, "M1_COMBO_S0D0_TIME_CON0"},
		{0x1434, "M1_COMBO_S0D0_TIME_CON1"},
		{0x1438, "M1_COMBO_S0D0_DATA_CON0"},
		{0x1440, "M1_COMBO_S0D0_DESKEW_CON0"},
		{0x1444, "M1_COMBO_S0D0_DESKEW_CON1"},
		{0x1448, "M1_COMBO_S0D0_DESKEW_CON2"},
		{0x144C, "M1_COMBO_S0D0_DESKEW_CON3"},
		{0x1450, "M1_COMBO_S0D0_DESKEW_CON4"},
		{0x1454, "M1_COMBO_S0D0_DESKEW_MON0"},
		{0x1458, "M1_COMBO_S0D0_DESKEW_MON1"},
		{0x1460, "M1_COMBO_S0D0_CRC_CON0"},
		{0x1464, "M1_COMBO_S0D0_CRC_CON1"},
		{0x1468, "M1_COMBO_S0D0_CRC_CON2"},
		{0x1470, "M1_COMBO_S0D0_TEST_CON0"},
		{0x1474, "M1_COMBO_S0D0_TEST_CON1"},
		{0x1478, "M1_COMBO_S0D0_TEST_CON2"},
		{0x147C, "M1_COMBO_S0D0_TEST_CON3"},
		{0x1480, "M1_COMBO_S0D0_TEST_CON4"},
		{0x1484, "M1_COMBO_S0D0_TEST_CON5"},
		{0x1488, "M1_COMBO_S0D0_TEST_CON6"},
		{0x1490, "M1_COMBO_S0D0_BIST_CON0"},
		{0x1494, "M1_COMBO_S0D0_BIST_CON1"},
		{0x1498, "M1_COMBO_S0D0_BIST_CON2"},
		{0x14A0, "M1_COMBO_S0D0_PKT_MON_CON0"},
		{0x14B0, "M1_COMBO_S0D0_PKT_STAT0"},
		{0x14B4, "M1_COMBO_S0D0_PKT_STAT1"},
		{0x14B8, "M1_COMBO_S0D0_PKT_STAT2"},
		{0x14BC, "M1_COMBO_S0D0_PKT_STAT3"},
		{0x14C0, "M1_COMBO_S0D0_PKT_STAT4"},
		{0x14C4, "M1_COMBO_S0D0_PKT_STAT5"},
		{0x14C8, "M1_COMBO_S0D0_PKT_STAT6"},
		{0x14CC, "M1_COMBO_S0D0_PKT_STAT7"},
		{0x14D0, "M1_COMBO_S0D0_PKT_STAT8"},
		{0x14D4, "M1_COMBO_S0D0_PKT_STAT9"},
		{0x14D8, "M1_COMBO_S0D0_PKT_STAT10"},
		{0x14DC, "M1_COMBO_S0D0_PKT_STAT11"},
		{0x14E0, "M1_COMBO_S0D0_DPHY_DBG_STAT0"},
		{0x14E4, "M1_COMBO_S0D0_DPHY_DBG_STAT1"},
		{0x14E8, "M1_COMBO_S0D0_DPHY_PPI_STAT0"},
		{0x14EC, "M1_COMBO_S0D0_DPHY_ADI_STAT0"},
		{0x14F0, "M1_COMBO_S0D0_CPHY_DBG_STAT0"},
		{0x14F4, "M1_COMBO_S0D0_CPHY_DBG_STAT1"},
		{0x14F8, "M1_COMBO_S0D0_CPHY_PPI_STAT0"},
		{0x14FC, "M1_COMBO_S0D0_CPHY_ADI_STAT0"},
		{0x1500, "M1_COMBO_S0D1_GNR_CON0"},
		{0x1504, "M1_COMBO_S0D1_GNR_CON1"},
		{0x1508, "M1_COMBO_S0D1_ANA_CON0"},
		{0x150C, "M1_COMBO_S0D1_ANA_CON1"},
		{0x1510, "M1_COMBO_S0D1_ANA_CON2"},
		{0x1514, "M1_COMBO_S0D1_ANA_CON3"},
		{0x1518, "M1_COMBO_S0D1_ANA_CON4"},
		{0x151C, "M1_COMBO_S0D1_ANA_CON5"},
		{0x1520, "M1_COMBO_S0D1_ANA_CON6"},
		{0x1524, "M1_COMBO_S0D1_ANA_CON7"},
		{0x1530, "M1_COMBO_S0D1_TIME_CON0"},
		{0x1534, "M1_COMBO_S0D1_TIME_CON1"},
		{0x1538, "M1_COMBO_S0D1_DATA_CON0"},
		{0x1540, "M1_COMBO_S0D1_DESKEW_CON0"},
		{0x1544, "M1_COMBO_S0D1_DESKEW_CON1"},
		{0x1548, "M1_COMBO_S0D1_DESKEW_CON2"},
		{0x154C, "M1_COMBO_S0D1_DESKEW_CON3"},
		{0x1550, "M1_COMBO_S0D1_DESKEW_CON4"},
		{0x1554, "M1_COMBO_S0D1_DESKEW_MON0"},
		{0x1558, "M1_COMBO_S0D1_DESKEW_MON1"},
		{0x1560, "M1_COMBO_S0D1_CRC_CON0"},
		{0x1564, "M1_COMBO_S0D1_CRC_CON1"},
		{0x1568, "M1_COMBO_S0D1_CRC_CON2"},
		{0x1570, "M1_COMBO_S0D1_TEST_CON0"},
		{0x1574, "M1_COMBO_S0D1_TEST_CON1"},
		{0x1578, "M1_COMBO_S0D1_TEST_CON2"},
		{0x157C, "M1_COMBO_S0D1_TEST_CON3"},
		{0x1580, "M1_COMBO_S0D1_TEST_CON4"},
		{0x1584, "M1_COMBO_S0D1_TEST_CON5"},
		{0x1588, "M1_COMBO_S0D1_TEST_CON6"},
		{0x1590, "M1_COMBO_S0D1_BIST_CON0"},
		{0x1594, "M1_COMBO_S0D1_BIST_CON1"},
		{0x1598, "M1_COMBO_S0D1_BIST_CON2"},
		{0x15A0, "M1_COMBO_S0D1_PKT_MON_CON0"},
		{0x15B0, "M1_COMBO_S0D1_PKT_STAT0"},
		{0x15B4, "M1_COMBO_S0D1_PKT_STAT1"},
		{0x15B8, "M1_COMBO_S0D1_PKT_STAT2"},
		{0x15BC, "M1_COMBO_S0D1_PKT_STAT3"},
		{0x15C0, "M1_COMBO_S0D1_PKT_STAT4"},
		{0x15C4, "M1_COMBO_S0D1_PKT_STAT5"},
		{0x15C8, "M1_COMBO_S0D1_PKT_STAT6"},
		{0x15CC, "M1_COMBO_S0D1_PKT_STAT7"},
		{0x15D0, "M1_COMBO_S0D1_PKT_STAT8"},
		{0x15D4, "M1_COMBO_S0D1_PKT_STAT9"},
		{0x15D8, "M1_COMBO_S0D1_PKT_STAT10"},
		{0x15DC, "M1_COMBO_S0D1_PKT_STAT11"},
		{0x15E0, "M1_COMBO_S0D1_DPHY_DBG_STAT0"},
		{0x15E4, "M1_COMBO_S0D1_DPHY_DBG_STAT1"},
		{0x15E8, "M1_COMBO_S0D1_DPHY_PPI_STAT0"},
		{0x15EC, "M1_COMBO_S0D1_DPHY_ADI_STAT0"},
		{0x15F0, "M1_COMBO_S0D1_CPHY_DBG_STAT0"},
		{0x15F4, "M1_COMBO_S0D1_CPHY_DBG_STAT1"},
		{0x15F8, "M1_COMBO_S0D1_CPHY_PPI_STAT0"},
		{0x15FC, "M1_COMBO_S0D1_CPHY_ADI_STAT0"},
		{0x1600, "M1_COMBO_S0D2_GNR_CON0"},
		{0x1604, "M1_COMBO_S0D2_GNR_CON1"},
		{0x1608, "M1_COMBO_S0D2_ANA_CON0"},
		{0x160C, "M1_COMBO_S0D2_ANA_CON1"},
		{0x1610, "M1_COMBO_S0D2_ANA_CON2"},
		{0x1614, "M1_COMBO_S0D2_ANA_CON3"},
		{0x1618, "M1_COMBO_S0D2_ANA_CON4"},
		{0x161C, "M1_COMBO_S0D2_ANA_CON5"},
		{0x1620, "M1_COMBO_S0D2_ANA_CON6"},
		{0x1624, "M1_COMBO_S0D2_ANA_CON7"},
		{0x1630, "M1_COMBO_S0D2_TIME_CON0"},
		{0x1634, "M1_COMBO_S0D2_TIME_CON1"},
		{0x1638, "M1_COMBO_S0D2_DATA_CON0"},
		{0x1640, "M1_COMBO_S0D2_DESKEW_CON0"},
		{0x1644, "M1_COMBO_S0D2_DESKEW_CON1"},
		{0x1648, "M1_COMBO_S0D2_DESKEW_CON2"},
		{0x164C, "M1_COMBO_S0D2_DESKEW_CON3"},
		{0x1650, "M1_COMBO_S0D2_DESKEW_CON4"},
		{0x1654, "M1_COMBO_S0D2_DESKEW_MON0"},
		{0x1658, "M1_COMBO_S0D2_DESKEW_MON1"},
		{0x1660, "M1_COMBO_S0D2_CRC_CON0"},
		{0x1664, "M1_COMBO_S0D2_CRC_CON1"},
		{0x1668, "M1_COMBO_S0D2_CRC_CON2"},
		{0x1670, "M1_COMBO_S0D2_TEST_CON0"},
		{0x1674, "M1_COMBO_S0D2_TEST_CON1"},
		{0x1678, "M1_COMBO_S0D2_TEST_CON2"},
		{0x167C, "M1_COMBO_S0D2_TEST_CON3"},
		{0x1680, "M1_COMBO_S0D2_TEST_CON4"},
		{0x1684, "M1_COMBO_S0D2_TEST_CON5"},
		{0x1688, "M1_COMBO_S0D2_TEST_CON6"},
		{0x1690, "M1_COMBO_S0D2_BIST_CON0"},
		{0x1694, "M1_COMBO_S0D2_BIST_CON1"},
		{0x1698, "M1_COMBO_S0D2_BIST_CON2"},
		{0x16A0, "M1_COMBO_S0D2_PKT_MON_CON0"},
		{0x16B0, "M1_COMBO_S0D2_PKT_STAT0"},
		{0x16B4, "M1_COMBO_S0D2_PKT_STAT1"},
		{0x16B8, "M1_COMBO_S0D2_PKT_STAT2"},
		{0x16BC, "M1_COMBO_S0D2_PKT_STAT3"},
		{0x16C0, "M1_COMBO_S0D2_PKT_STAT4"},
		{0x16C4, "M1_COMBO_S0D2_PKT_STAT5"},
		{0x16C8, "M1_COMBO_S0D2_PKT_STAT6"},
		{0x16CC, "M1_COMBO_S0D2_PKT_STAT7"},
		{0x16D0, "M1_COMBO_S0D2_PKT_STAT8"},
		{0x16D4, "M1_COMBO_S0D2_PKT_STAT9"},
		{0x16D8, "M1_COMBO_S0D2_PKT_STAT10"},
		{0x16DC, "M1_COMBO_S0D2_PKT_STAT11"},
		{0x16E0, "M1_COMBO_S0D2_DPHY_DBG_STAT0"},
		{0x16E4, "M1_COMBO_S0D2_DPHY_DBG_STAT1"},
		{0x16E8, "M1_COMBO_S0D2_DPHY_PPI_STAT0"},
		{0x16EC, "M1_COMBO_S0D2_DPHY_ADI_STAT0"},
		{0x16F0, "M1_COMBO_S0D2_CPHY_DBG_STAT0"},
		{0x16F4, "M1_COMBO_S0D2_CPHY_DBG_STAT1"},
		{0x16F8, "M1_COMBO_S0D2_CPHY_PPI_STAT0"},
		{0x16FC, "M1_COMBO_S0D2_CPHY_ADI_STAT0"},
		{0x1700, "M1_DPHY_S0D3_GNR_CON0"},
		{0x1704, "M1_DPHY_S0D3_GNR_CON1"},
		{0x1708, "M1_DPHY_S0D3_ANA_CON0"},
		{0x170C, "M1_DPHY_S0D3_ANA_CON1"},
		{0x1710, "M1_DPHY_S0D3_ANA_CON2"},
		{0x1714, "M1_DPHY_S0D3_ANA_CON3"},
		{0x1718, "M1_DPHY_S0D3_ANA_CON4"},
		{0x1730, "M1_DPHY_S0D3_TIME_CON0"},
		{0x1734, "M1_DPHY_S0D3_TIME_CON1"},
		{0x1738, "M1_DPHY_S0D3_DATA_CON0"},
		{0x1740, "M1_DPHY_S0D3_DESKEW_CON0"},
		{0x1744, "M1_DPHY_S0D3_DESKEW_CON1"},
		{0x1748, "M1_DPHY_S0D3_DESKEW_CON2"},
		{0x174C, "M1_DPHY_S0D3_DESKEW_CON3"},
		{0x1750, "M1_DPHY_S0D3_DESKEW_CON4"},
		{0x1754, "M1_DPHY_S0D3_DESKEW_MON0"},
		{0x1758, "M1_DPHY_S0D3_DESKEW_MON1"},
		{0x1770, "M1_DPHY_S0D3_TEST_CON0"},
		{0x1774, "M1_DPHY_S0D3_TEST_CON1"},
		{0x177C, "M1_DPHY_S0D3_TEST_CON2"},
		{0x1784, "M1_DPHY_S0D3_TEST_CON3"},
		{0x1788, "M1_DPHY_S0D3_TEST_CON4"},
		{0x1790, "M1_DPHY_S0D3_BIST_CON0"},
		{0x1794, "M1_DPHY_S0D3_BIST_CON1"},
		{0x1798, "M1_DPHY_S0D3_BIST_CON2"},
		{0x17A0, "M1_DPHY_S0D3_PKT_MON_CON0"},
		{0x17B4, "M1_DPHY_S0D3_PKT_STAT0"},
		{0x17B8, "M1_DPHY_S0D3_PKT_STAT1"},
		{0x17C0, "M1_DPHY_S0D3_PKT_STAT2"},
		{0x17C4, "M1_DPHY_S0D3_PKT_STAT3"},
		{0x17CC, "M1_DPHY_S0D3_PKT_STAT4"},
		{0x17D0, "M1_DPHY_S0D3_PKT_STAT5"},
		{0x17D4, "M1_DPHY_S0D3_PKT_STAT6"},
		{0x17D8, "M1_DPHY_S0D3_PKT_STAT7"},
		{0x17E0, "M1_DPHY_S0D3_DBG_STAT0"},
		{0x17E4, "M1_DPHY_S0D3_DBG_STAT1"},
		{0x17E8, "M1_DPHY_S0D3_PPI_STAT0"},
		{0x17EC, "M1_DPHY_S0D3_ADI_STAT0"},
	},
	/* CSI_ID_B / DCPHY / 4lane */
	{
		{0x1B00, "M1_DPHY_S1C_GNR_CON0"},
		{0x1B04, "M1_DPHY_S1C_GNR_CON1"},
		{0x1B08, "M1_DPHY_S1C_ANA_CON0"},
		{0x1B0C, "M1_DPHY_S1C_ANA_CON1"},
		{0x1B10, "M1_DPHY_S1C_ANA_CON2"},
		{0x1B14, "M1_DPHY_S1C_ANA_CON3"},
		{0x1B18, "M1_DPHY_S1C_ANA_CON4"},
		{0x1B1C, "M1_DPHY_S1C_ANA_CON5"},
		{0x1B30, "M1_DPHY_S1C_TIME_CON0"},
		{0x1B40, "M1_DPHY_S1C_DATA_CON0"},
		{0x1B70, "M1_DPHY_S1C_TEST_CON0"},
		{0x1B74, "M1_DPHY_S1C_TEST_CON1"},
		{0x1BE0, "M1_DPHY_S1C_DBG_STAT0"},
		{0x1BE4, "M1_DPHY_S1C_DBG_STAT1"},
		{0x1BE8, "M1_DPHY_S1C_PPI_STAT0"},
		{0x1BEC, "M1_DPHY_S1C_ADI_STAT0"},
		{0x1C00, "M1_COMBO_S1D0_GNR_CON0"},
		{0x1C04, "M1_COMBO_S1D0_GNR_CON1"},
		{0x1C08, "M1_COMBO_S1D0_ANA_CON0"},
		{0x1C0C, "M1_COMBO_S1D0_ANA_CON1"},
		{0x1C10, "M1_COMBO_S1D0_ANA_CON2"},
		{0x1C14, "M1_COMBO_S1D0_ANA_CON3"},
		{0x1C18, "M1_COMBO_S1D0_ANA_CON4"},
		{0x1C1C, "M1_COMBO_S1D0_ANA_CON5"},
		{0x1C20, "M1_COMBO_S1D0_ANA_CON6"},
		{0x1C24, "M1_COMBO_S1D0_ANA_CON7"},
		{0x1C30, "M1_COMBO_S1D0_TIME_CON0"},
		{0x1C34, "M1_COMBO_S1D0_TIME_CON1"},
		{0x1C38, "M1_COMBO_S1D0_DATA_CON0"},
		{0x1C40, "M1_COMBO_S1D0_DESKEW_CON0"},
		{0x1C44, "M1_COMBO_S1D0_DESKEW_CON1"},
		{0x1C48, "M1_COMBO_S1D0_DESKEW_CON2"},
		{0x1C4C, "M1_COMBO_S1D0_DESKEW_CON3"},
		{0x1C50, "M1_COMBO_S1D0_DESKEW_CON4"},
		{0x1C54, "M1_COMBO_S1D0_DESKEW_MON0"},
		{0x1C58, "M1_COMBO_S1D0_DESKEW_MON1"},
		{0x1C60, "M1_COMBO_S1D0_CRC_CON0"},
		{0x1C64, "M1_COMBO_S1D0_CRC_CON1"},
		{0x1C68, "M1_COMBO_S1D0_CRC_CON2"},
		{0x1C70, "M1_COMBO_S1D0_TEST_CON0"},
		{0x1C74, "M1_COMBO_S1D0_TEST_CON1"},
		{0x1C78, "M1_COMBO_S1D0_TEST_CON2"},
		{0x1C7C, "M1_COMBO_S1D0_TEST_CON3"},
		{0x1C80, "M1_COMBO_S1D0_TEST_CON4"},
		{0x1C84, "M1_COMBO_S1D0_TEST_CON5"},
		{0x1C88, "M1_COMBO_S1D0_TEST_CON6"},
		{0x1C90, "M1_COMBO_S1D0_BIST_CON0"},
		{0x1C94, "M1_COMBO_S1D0_BIST_CON1"},
		{0x1C98, "M1_COMBO_S1D0_BIST_CON2"},
		{0x1CA0, "M1_COMBO_S1D0_PKT_MON_CON0"},
		{0x1CB0, "M1_COMBO_S1D0_PKT_STAT0"},
		{0x1CB4, "M1_COMBO_S1D0_PKT_STAT1"},
		{0x1CB8, "M1_COMBO_S1D0_PKT_STAT2"},
		{0x1CBC, "M1_COMBO_S1D0_PKT_STAT3"},
		{0x1CC0, "M1_COMBO_S1D0_PKT_STAT4"},
		{0x1CC4, "M1_COMBO_S1D0_PKT_STAT5"},
		{0x1CC8, "M1_COMBO_S1D0_PKT_STAT6"},
		{0x1CCC, "M1_COMBO_S1D0_PKT_STAT7"},
		{0x1CD0, "M1_COMBO_S1D0_PKT_STAT8"},
		{0x1CD4, "M1_COMBO_S1D0_PKT_STAT9"},
		{0x1CD8, "M1_COMBO_S1D0_PKT_STAT10"},
		{0x1CDC, "M1_COMBO_S1D0_PKT_STAT11"},
		{0x1CE0, "M1_COMBO_S1D0_DPHY_DBG_STAT0"},
		{0x1CE4, "M1_COMBO_S1D0_DPHY_DBG_STAT1"},
		{0x1CE8, "M1_COMBO_S1D0_DPHY_PPI_STAT0"},
		{0x1CEC, "M1_COMBO_S1D0_DPHY_ADI_STAT0"},
		{0x1CF0, "M1_COMBO_S1D0_CPHY_DBG_STAT0"},
		{0x1CF4, "M1_COMBO_S1D0_CPHY_DBG_STAT1"},
		{0x1CF8, "M1_COMBO_S1D0_CPHY_PPI_STAT0"},
		{0x1CFC, "M1_COMBO_S1D0_CPHY_ADI_STAT0"},
		{0x1D00, "M1_COMBO_S1D1_GNR_CON0"},
		{0x1D04, "M1_COMBO_S1D1_GNR_CON1"},
		{0x1D08, "M1_COMBO_S1D1_ANA_CON0"},
		{0x1D0C, "M1_COMBO_S1D1_ANA_CON1"},
		{0x1D10, "M1_COMBO_S1D1_ANA_CON2"},
		{0x1D14, "M1_COMBO_S1D1_ANA_CON3"},
		{0x1D18, "M1_COMBO_S1D1_ANA_CON4"},
		{0x1D1C, "M1_COMBO_S1D1_ANA_CON5"},
		{0x1D20, "M1_COMBO_S1D1_ANA_CON6"},
		{0x1D24, "M1_COMBO_S1D1_ANA_CON7"},
		{0x1D30, "M1_COMBO_S1D1_TIME_CON0"},
		{0x1D34, "M1_COMBO_S1D1_TIME_CON1"},
		{0x1D38, "M1_COMBO_S1D1_DATA_CON0"},
		{0x1D40, "M1_COMBO_S1D1_DESKEW_CON0"},
		{0x1D44, "M1_COMBO_S1D1_DESKEW_CON1"},
		{0x1D48, "M1_COMBO_S1D1_DESKEW_CON2"},
		{0x1D4C, "M1_COMBO_S1D1_DESKEW_CON3"},
		{0x1D50, "M1_COMBO_S1D1_DESKEW_CON4"},
		{0x1D54, "M1_COMBO_S1D1_DESKEW_MON0"},
		{0x1D58, "M1_COMBO_S1D1_DESKEW_MON1"},
		{0x1D60, "M1_COMBO_S1D1_CRC_CON0"},
		{0x1D64, "M1_COMBO_S1D1_CRC_CON1"},
		{0x1D68, "M1_COMBO_S1D1_CRC_CON2"},
		{0x1D70, "M1_COMBO_S1D1_TEST_CON0"},
		{0x1D74, "M1_COMBO_S1D1_TEST_CON1"},
		{0x1D78, "M1_COMBO_S1D1_TEST_CON2"},
		{0x1D7C, "M1_COMBO_S1D1_TEST_CON3"},
		{0x1D80, "M1_COMBO_S1D1_TEST_CON4"},
		{0x1D84, "M1_COMBO_S1D1_TEST_CON5"},
		{0x1D88, "M1_COMBO_S1D1_TEST_CON6"},
		{0x1D90, "M1_COMBO_S1D1_BIST_CON0"},
		{0x1D94, "M1_COMBO_S1D1_BIST_CON1"},
		{0x1D98, "M1_COMBO_S1D1_BIST_CON2"},
		{0x1DA0, "M1_COMBO_S1D1_PKT_MON_CON0"},
		{0x1DB0, "M1_COMBO_S1D1_PKT_STAT0"},
		{0x1DB4, "M1_COMBO_S1D1_PKT_STAT1"},
		{0x1DB8, "M1_COMBO_S1D1_PKT_STAT2"},
		{0x1DBC, "M1_COMBO_S1D1_PKT_STAT3"},
		{0x1DC0, "M1_COMBO_S1D1_PKT_STAT4"},
		{0x1DC4, "M1_COMBO_S1D1_PKT_STAT5"},
		{0x1DC8, "M1_COMBO_S1D1_PKT_STAT6"},
		{0x1DCC, "M1_COMBO_S1D1_PKT_STAT7"},
		{0x1DD0, "M1_COMBO_S1D1_PKT_STAT8"},
		{0x1DD4, "M1_COMBO_S1D1_PKT_STAT9"},
		{0x1DD8, "M1_COMBO_S1D1_PKT_STAT10"},
		{0x1DDC, "M1_COMBO_S1D1_PKT_STAT11"},
		{0x1DE0, "M1_COMBO_S1D1_DPHY_DBG_STAT0"},
		{0x1DE4, "M1_COMBO_S1D1_DPHY_DBG_STAT1"},
		{0x1DE8, "M1_COMBO_S1D1_DPHY_PPI_STAT0"},
		{0x1DEC, "M1_COMBO_S1D1_DPHY_ADI_STAT0"},
		{0x1DF0, "M1_COMBO_S1D1_CPHY_DBG_STAT0"},
		{0x1DF4, "M1_COMBO_S1D1_CPHY_DBG_STAT1"},
		{0x1DF8, "M1_COMBO_S1D1_CPHY_PPI_STAT0"},
		{0x1DFC, "M1_COMBO_S1D1_CPHY_ADI_STAT0"},
		{0x1E00, "M1_COMBO_S1D2_GNR_CON0"},
		{0x1E04, "M1_COMBO_S1D2_GNR_CON1"},
		{0x1E08, "M1_COMBO_S1D2_ANA_CON0"},
		{0x1E0C, "M1_COMBO_S1D2_ANA_CON1"},
		{0x1E10, "M1_COMBO_S1D2_ANA_CON2"},
		{0x1E14, "M1_COMBO_S1D2_ANA_CON3"},
		{0x1E18, "M1_COMBO_S1D2_ANA_CON4"},
		{0x1E1C, "M1_COMBO_S1D2_ANA_CON5"},
		{0x1E20, "M1_COMBO_S1D2_ANA_CON6"},
		{0x1E24, "M1_COMBO_S1D2_ANA_CON7"},
		{0x1E30, "M1_COMBO_S1D2_TIME_CON0"},
		{0x1E34, "M1_COMBO_S1D2_TIME_CON1"},
		{0x1E38, "M1_COMBO_S1D2_DATA_CON0"},
		{0x1E40, "M1_COMBO_S1D2_DESKEW_CON0"},
		{0x1E44, "M1_COMBO_S1D2_DESKEW_CON1"},
		{0x1E48, "M1_COMBO_S1D2_DESKEW_CON2"},
		{0x1E4C, "M1_COMBO_S1D2_DESKEW_CON3"},
		{0x1E50, "M1_COMBO_S1D2_DESKEW_CON4"},
		{0x1E54, "M1_COMBO_S1D2_DESKEW_MON0"},
		{0x1E58, "M1_COMBO_S1D2_DESKEW_MON1"},
		{0x1E60, "M1_COMBO_S1D2_CRC_CON0"},
		{0x1E64, "M1_COMBO_S1D2_CRC_CON1"},
		{0x1E68, "M1_COMBO_S1D2_CRC_CON2"},
		{0x1E70, "M1_COMBO_S1D2_TEST_CON0"},
		{0x1E74, "M1_COMBO_S1D2_TEST_CON1"},
		{0x1E78, "M1_COMBO_S1D2_TEST_CON2"},
		{0x1E7C, "M1_COMBO_S1D2_TEST_CON3"},
		{0x1E80, "M1_COMBO_S1D2_TEST_CON4"},
		{0x1E84, "M1_COMBO_S1D2_TEST_CON5"},
		{0x1E88, "M1_COMBO_S1D2_TEST_CON6"},
		{0x1E90, "M1_COMBO_S1D2_BIST_CON0"},
		{0x1E94, "M1_COMBO_S1D2_BIST_CON1"},
		{0x1E98, "M1_COMBO_S1D2_BIST_CON2"},
		{0x1EA0, "M1_COMBO_S1D2_PKT_MON_CON0"},
		{0x1EB0, "M1_COMBO_S1D2_PKT_STAT0"},
		{0x1EB4, "M1_COMBO_S1D2_PKT_STAT1"},
		{0x1EB8, "M1_COMBO_S1D2_PKT_STAT2"},
		{0x1EBC, "M1_COMBO_S1D2_PKT_STAT3"},
		{0x1EC0, "M1_COMBO_S1D2_PKT_STAT4"},
		{0x1EC4, "M1_COMBO_S1D2_PKT_STAT5"},
		{0x1EC8, "M1_COMBO_S1D2_PKT_STAT6"},
		{0x1ECC, "M1_COMBO_S1D2_PKT_STAT7"},
		{0x1ED0, "M1_COMBO_S1D2_PKT_STAT8"},
		{0x1ED4, "M1_COMBO_S1D2_PKT_STAT9"},
		{0x1ED8, "M1_COMBO_S1D2_PKT_STAT10"},
		{0x1EDC, "M1_COMBO_S1D2_PKT_STAT11"},
		{0x1EE0, "M1_COMBO_S1D2_DPHY_DBG_STAT0"},
		{0x1EE4, "M1_COMBO_S1D2_DPHY_DBG_STAT1"},
		{0x1EE8, "M1_COMBO_S1D2_DPHY_PPI_STAT0"},
		{0x1EEC, "M1_COMBO_S1D2_DPHY_ADI_STAT0"},
		{0x1EF0, "M1_COMBO_S1D2_CPHY_DBG_STAT0"},
		{0x1EF4, "M1_COMBO_S1D2_CPHY_DBG_STAT1"},
		{0x1EF8, "M1_COMBO_S1D2_CPHY_PPI_STAT0"},
		{0x1EFC, "M1_COMBO_S1D2_CPHY_ADI_STAT0"},
		{0x1F00, "M1_DPHY_S1D3_GNR_CON0"},
		{0x1F04, "M1_DPHY_S1D3_GNR_CON1"},
		{0x1F08, "M1_DPHY_S1D3_ANA_CON0"},
		{0x1F0C, "M1_DPHY_S1D3_ANA_CON1"},
		{0x1F10, "M1_DPHY_S1D3_ANA_CON2"},
		{0x1F14, "M1_DPHY_S1D3_ANA_CON3"},
		{0x1F18, "M1_DPHY_S1D3_ANA_CON4"},
		{0x1F30, "M1_DPHY_S1D3_TIME_CON0"},
		{0x1F34, "M1_DPHY_S1D3_TIME_CON1"},
		{0x1F38, "M1_DPHY_S1D3_DATA_CON0"},
		{0x1F40, "M1_DPHY_S1D3_DESKEW_CON0"},
		{0x1F44, "M1_DPHY_S1D3_DESKEW_CON1"},
		{0x1F48, "M1_DPHY_S1D3_DESKEW_CON2"},
		{0x1F4C, "M1_DPHY_S1D3_DESKEW_CON3"},
		{0x1F50, "M1_DPHY_S1D3_DESKEW_CON4"},
		{0x1F54, "M1_DPHY_S1D3_DESKEW_MON0"},
		{0x1F58, "M1_DPHY_S1D3_DESKEW_MON1"},
		{0x1F70, "M1_DPHY_S1D3_TEST_CON0"},
		{0x1F74, "M1_DPHY_S1D3_TEST_CON1"},
		{0x1F7C, "M1_DPHY_S1D3_TEST_CON2"},
		{0x1F84, "M1_DPHY_S1D3_TEST_CON3"},
		{0x1F88, "M1_DPHY_S1D3_TEST_CON4"},
		{0x1F90, "M1_DPHY_S1D3_BIST_CON0"},
		{0x1F94, "M1_DPHY_S1D3_BIST_CON1"},
		{0x1F98, "M1_DPHY_S1D3_BIST_CON2"},
		{0x1FA0, "M1_DPHY_S1D3_PKT_MON_CON0"},
		{0x1FB4, "M1_DPHY_S1D3_PKT_STAT0"},
		{0x1FB8, "M1_DPHY_S1D3_PKT_STAT1"},
		{0x1FC0, "M1_DPHY_S1D3_PKT_STAT2"},
		{0x1FC4, "M1_DPHY_S1D3_PKT_STAT3"},
		{0x1FCC, "M1_DPHY_S1D3_PKT_STAT4"},
		{0x1FD0, "M1_DPHY_S1D3_PKT_STAT5"},
		{0x1FD4, "M1_DPHY_S1D3_PKT_STAT6"},
		{0x1FD8, "M1_DPHY_S1D3_PKT_STAT7"},
		{0x1FE0, "M1_DPHY_S1D3_DBG_STAT0"},
		{0x1FE4, "M1_DPHY_S1D3_DBG_STAT1"},
		{0x1FE8, "M1_DPHY_S1D3_PPI_STAT0"},
		{0x1FEC, "M1_DPHY_S1D3_ADI_STAT0"},
	},
	/* CSI_ID_C / DCPHY / 4lane */
	{
		{0x2300, "M1_DPHY_S2C_GNR_CON0"},
		{0x2304, "M1_DPHY_S2C_GNR_CON1"},
		{0x2308, "M1_DPHY_S2C_ANA_CON0"},
		{0x230C, "M1_DPHY_S2C_ANA_CON1"},
		{0x2310, "M1_DPHY_S2C_ANA_CON2"},
		{0x2314, "M1_DPHY_S2C_ANA_CON3"},
		{0x2318, "M1_DPHY_S2C_ANA_CON4"},
		{0x231C, "M1_DPHY_S2C_ANA_CON5"},
		{0x2330, "M1_DPHY_S2C_TIME_CON0"},
		{0x2340, "M1_DPHY_S2C_DATA_CON0"},
		{0x2370, "M1_DPHY_S2C_TEST_CON0"},
		{0x2374, "M1_DPHY_S2C_TEST_CON1"},
		{0x23E0, "M1_DPHY_S2C_DBG_STAT0"},
		{0x23E4, "M1_DPHY_S2C_DBG_STAT1"},
		{0x23E8, "M1_DPHY_S2C_PPI_STAT0"},
		{0x23EC, "M1_DPHY_S2C_ADI_STAT0"},
		{0x2400, "M1_COMBO_S2D0_GNR_CON0"},
		{0x2404, "M1_COMBO_S2D0_GNR_CON1"},
		{0x2408, "M1_COMBO_S2D0_ANA_CON0"},
		{0x240C, "M1_COMBO_S2D0_ANA_CON1"},
		{0x2410, "M1_COMBO_S2D0_ANA_CON2"},
		{0x2414, "M1_COMBO_S2D0_ANA_CON3"},
		{0x2418, "M1_COMBO_S2D0_ANA_CON4"},
		{0x241C, "M1_COMBO_S2D0_ANA_CON5"},
		{0x2420, "M1_COMBO_S2D0_ANA_CON6"},
		{0x2424, "M1_COMBO_S2D0_ANA_CON7"},
		{0x2430, "M1_COMBO_S2D0_TIME_CON0"},
		{0x2434, "M1_COMBO_S2D0_TIME_CON1"},
		{0x2438, "M1_COMBO_S2D0_DATA_CON0"},
		{0x2440, "M1_COMBO_S2D0_DESKEW_CON0"},
		{0x2444, "M1_COMBO_S2D0_DESKEW_CON1"},
		{0x2448, "M1_COMBO_S2D0_DESKEW_CON2"},
		{0x244C, "M1_COMBO_S2D0_DESKEW_CON3"},
		{0x2450, "M1_COMBO_S2D0_DESKEW_CON4"},
		{0x2454, "M1_COMBO_S2D0_DESKEW_MON0"},
		{0x2458, "M1_COMBO_S2D0_DESKEW_MON1"},
		{0x2460, "M1_COMBO_S2D0_CRC_CON0"},
		{0x2464, "M1_COMBO_S2D0_CRC_CON1"},
		{0x2468, "M1_COMBO_S2D0_CRC_CON2"},
		{0x2470, "M1_COMBO_S2D0_TEST_CON0"},
		{0x2474, "M1_COMBO_S2D0_TEST_CON1"},
		{0x2478, "M1_COMBO_S2D0_TEST_CON2"},
		{0x247C, "M1_COMBO_S2D0_TEST_CON3"},
		{0x2480, "M1_COMBO_S2D0_TEST_CON4"},
		{0x2484, "M1_COMBO_S2D0_TEST_CON5"},
		{0x2488, "M1_COMBO_S2D0_TEST_CON6"},
		{0x2490, "M1_COMBO_S2D0_BIST_CON0"},
		{0x2494, "M1_COMBO_S2D0_BIST_CON1"},
		{0x2498, "M1_COMBO_S2D0_BIST_CON2"},
		{0x24A0, "M1_COMBO_S2D0_PKT_MON_CON0"},
		{0x24B0, "M1_COMBO_S2D0_PKT_STAT0"},
		{0x24B4, "M1_COMBO_S2D0_PKT_STAT1"},
		{0x24B8, "M1_COMBO_S2D0_PKT_STAT2"},
		{0x24BC, "M1_COMBO_S2D0_PKT_STAT3"},
		{0x24C0, "M1_COMBO_S2D0_PKT_STAT4"},
		{0x24C4, "M1_COMBO_S2D0_PKT_STAT5"},
		{0x24C8, "M1_COMBO_S2D0_PKT_STAT6"},
		{0x24CC, "M1_COMBO_S2D0_PKT_STAT7"},
		{0x24D0, "M1_COMBO_S2D0_PKT_STAT8"},
		{0x24D4, "M1_COMBO_S2D0_PKT_STAT9"},
		{0x24D8, "M1_COMBO_S2D0_PKT_STAT10"},
		{0x24DC, "M1_COMBO_S2D0_PKT_STAT11"},
		{0x24E0, "M1_COMBO_S2D0_DPHY_DBG_STAT0"},
		{0x24E4, "M1_COMBO_S2D0_DPHY_DBG_STAT1"},
		{0x24E8, "M1_COMBO_S2D0_DPHY_PPI_STAT0"},
		{0x24EC, "M1_COMBO_S2D0_DPHY_ADI_STAT0"},
		{0x24F0, "M1_COMBO_S2D0_CPHY_DBG_STAT0"},
		{0x24F4, "M1_COMBO_S2D0_CPHY_DBG_STAT1"},
		{0x24F8, "M1_COMBO_S2D0_CPHY_PPI_STAT0"},
		{0x24FC, "M1_COMBO_S2D0_CPHY_ADI_STAT0"},
		{0x2500, "M1_COMBO_S2D1_GNR_CON0"},
		{0x2504, "M1_COMBO_S2D1_GNR_CON1"},
		{0x2508, "M1_COMBO_S2D1_ANA_CON0"},
		{0x250C, "M1_COMBO_S2D1_ANA_CON1"},
		{0x2510, "M1_COMBO_S2D1_ANA_CON2"},
		{0x2514, "M1_COMBO_S2D1_ANA_CON3"},
		{0x2518, "M1_COMBO_S2D1_ANA_CON4"},
		{0x251C, "M1_COMBO_S2D1_ANA_CON5"},
		{0x2520, "M1_COMBO_S2D1_ANA_CON6"},
		{0x2524, "M1_COMBO_S2D1_ANA_CON7"},
		{0x2530, "M1_COMBO_S2D1_TIME_CON0"},
		{0x2534, "M1_COMBO_S2D1_TIME_CON1"},
		{0x2538, "M1_COMBO_S2D1_DATA_CON0"},
		{0x2540, "M1_COMBO_S2D1_DESKEW_CON0"},
		{0x2544, "M1_COMBO_S2D1_DESKEW_CON1"},
		{0x2548, "M1_COMBO_S2D1_DESKEW_CON2"},
		{0x254C, "M1_COMBO_S2D1_DESKEW_CON3"},
		{0x2550, "M1_COMBO_S2D1_DESKEW_CON4"},
		{0x2554, "M1_COMBO_S2D1_DESKEW_MON0"},
		{0x2558, "M1_COMBO_S2D1_DESKEW_MON1"},
		{0x2560, "M1_COMBO_S2D1_CRC_CON0"},
		{0x2564, "M1_COMBO_S2D1_CRC_CON1"},
		{0x2568, "M1_COMBO_S2D1_CRC_CON2"},
		{0x2570, "M1_COMBO_S2D1_TEST_CON0"},
		{0x2574, "M1_COMBO_S2D1_TEST_CON1"},
		{0x2578, "M1_COMBO_S2D1_TEST_CON2"},
		{0x257C, "M1_COMBO_S2D1_TEST_CON3"},
		{0x2580, "M1_COMBO_S2D1_TEST_CON4"},
		{0x2584, "M1_COMBO_S2D1_TEST_CON5"},
		{0x2588, "M1_COMBO_S2D1_TEST_CON6"},
		{0x2590, "M1_COMBO_S2D1_BIST_CON0"},
		{0x2594, "M1_COMBO_S2D1_BIST_CON1"},
		{0x2598, "M1_COMBO_S2D1_BIST_CON2"},
		{0x25A0, "M1_COMBO_S2D1_PKT_MON_CON0"},
		{0x25B0, "M1_COMBO_S2D1_PKT_STAT0"},
		{0x25B4, "M1_COMBO_S2D1_PKT_STAT1"},
		{0x25B8, "M1_COMBO_S2D1_PKT_STAT2"},
		{0x25BC, "M1_COMBO_S2D1_PKT_STAT3"},
		{0x25C0, "M1_COMBO_S2D1_PKT_STAT4"},
		{0x25C4, "M1_COMBO_S2D1_PKT_STAT5"},
		{0x25C8, "M1_COMBO_S2D1_PKT_STAT6"},
		{0x25CC, "M1_COMBO_S2D1_PKT_STAT7"},
		{0x25D0, "M1_COMBO_S2D1_PKT_STAT8"},
		{0x25D4, "M1_COMBO_S2D1_PKT_STAT9"},
		{0x25D8, "M1_COMBO_S2D1_PKT_STAT10"},
		{0x25DC, "M1_COMBO_S2D1_PKT_STAT11"},
		{0x25E0, "M1_COMBO_S2D1_DPHY_DBG_STAT0"},
		{0x25E4, "M1_COMBO_S2D1_DPHY_DBG_STAT1"},
		{0x25E8, "M1_COMBO_S2D1_DPHY_PPI_STAT0"},
		{0x25EC, "M1_COMBO_S2D1_DPHY_ADI_STAT0"},
		{0x25F0, "M1_COMBO_S2D1_CPHY_DBG_STAT0"},
		{0x25F4, "M1_COMBO_S2D1_CPHY_DBG_STAT1"},
		{0x25F8, "M1_COMBO_S2D1_CPHY_PPI_STAT0"},
		{0x25FC, "M1_COMBO_S2D1_CPHY_ADI_STAT0"},
		{0x2600, "M1_COMBO_S2D2_GNR_CON0"},
		{0x2604, "M1_COMBO_S2D2_GNR_CON1"},
		{0x2608, "M1_COMBO_S2D2_ANA_CON0"},
		{0x260C, "M1_COMBO_S2D2_ANA_CON1"},
		{0x2610, "M1_COMBO_S2D2_ANA_CON2"},
		{0x2614, "M1_COMBO_S2D2_ANA_CON3"},
		{0x2618, "M1_COMBO_S2D2_ANA_CON4"},
		{0x261C, "M1_COMBO_S2D2_ANA_CON5"},
		{0x2620, "M1_COMBO_S2D2_ANA_CON6"},
		{0x2624, "M1_COMBO_S2D2_ANA_CON7"},
		{0x2630, "M1_COMBO_S2D2_TIME_CON0"},
		{0x2634, "M1_COMBO_S2D2_TIME_CON1"},
		{0x2638, "M1_COMBO_S2D2_DATA_CON0"},
		{0x2640, "M1_COMBO_S2D2_DESKEW_CON0"},
		{0x2644, "M1_COMBO_S2D2_DESKEW_CON1"},
		{0x2648, "M1_COMBO_S2D2_DESKEW_CON2"},
		{0x264C, "M1_COMBO_S2D2_DESKEW_CON3"},
		{0x2650, "M1_COMBO_S2D2_DESKEW_CON4"},
		{0x2654, "M1_COMBO_S2D2_DESKEW_MON0"},
		{0x2658, "M1_COMBO_S2D2_DESKEW_MON1"},
		{0x2660, "M1_COMBO_S2D2_CRC_CON0"},
		{0x2664, "M1_COMBO_S2D2_CRC_CON1"},
		{0x2668, "M1_COMBO_S2D2_CRC_CON2"},
		{0x2670, "M1_COMBO_S2D2_TEST_CON0"},
		{0x2674, "M1_COMBO_S2D2_TEST_CON1"},
		{0x2678, "M1_COMBO_S2D2_TEST_CON2"},
		{0x267C, "M1_COMBO_S2D2_TEST_CON3"},
		{0x2680, "M1_COMBO_S2D2_TEST_CON4"},
		{0x2684, "M1_COMBO_S2D2_TEST_CON5"},
		{0x2688, "M1_COMBO_S2D2_TEST_CON6"},
		{0x2690, "M1_COMBO_S2D2_BIST_CON0"},
		{0x2694, "M1_COMBO_S2D2_BIST_CON1"},
		{0x2698, "M1_COMBO_S2D2_BIST_CON2"},
		{0x26A0, "M1_COMBO_S2D2_PKT_MON_CON0"},
		{0x26B0, "M1_COMBO_S2D2_PKT_STAT0"},
		{0x26B4, "M1_COMBO_S2D2_PKT_STAT1"},
		{0x26B8, "M1_COMBO_S2D2_PKT_STAT2"},
		{0x26BC, "M1_COMBO_S2D2_PKT_STAT3"},
		{0x26C0, "M1_COMBO_S2D2_PKT_STAT4"},
		{0x26C4, "M1_COMBO_S2D2_PKT_STAT5"},
		{0x26C8, "M1_COMBO_S2D2_PKT_STAT6"},
		{0x26CC, "M1_COMBO_S2D2_PKT_STAT7"},
		{0x26D0, "M1_COMBO_S2D2_PKT_STAT8"},
		{0x26D4, "M1_COMBO_S2D2_PKT_STAT9"},
		{0x26D8, "M1_COMBO_S2D2_PKT_STAT10"},
		{0x26DC, "M1_COMBO_S2D2_PKT_STAT11"},
		{0x26E0, "M1_COMBO_S2D2_DPHY_DBG_STAT0"},
		{0x26E4, "M1_COMBO_S2D2_DPHY_DBG_STAT1"},
		{0x26E8, "M1_COMBO_S2D2_DPHY_PPI_STAT0"},
		{0x26EC, "M1_COMBO_S2D2_DPHY_ADI_STAT0"},
		{0x26F0, "M1_COMBO_S2D2_CPHY_DBG_STAT0"},
		{0x26F4, "M1_COMBO_S2D2_CPHY_DBG_STAT1"},
		{0x26F8, "M1_COMBO_S2D2_CPHY_PPI_STAT0"},
		{0x26FC, "M1_COMBO_S2D2_CPHY_ADI_STAT0"},
		{0x2700, "M1_DPHY_S2D3_GNR_CON0"},
		{0x2704, "M1_DPHY_S2D3_GNR_CON1"},
		{0x2708, "M1_DPHY_S2D3_ANA_CON0"},
		{0x270C, "M1_DPHY_S2D3_ANA_CON1"},
		{0x2710, "M1_DPHY_S2D3_ANA_CON2"},
		{0x2714, "M1_DPHY_S2D3_ANA_CON3"},
		{0x2718, "M1_DPHY_S2D3_ANA_CON4"},
		{0x2730, "M1_DPHY_S2D3_TIME_CON0"},
		{0x2734, "M1_DPHY_S2D3_TIME_CON1"},
		{0x2738, "M1_DPHY_S2D3_DATA_CON0"},
		{0x2740, "M1_DPHY_S2D3_DESKEW_CON0"},
		{0x2744, "M1_DPHY_S2D3_DESKEW_CON1"},
		{0x2748, "M1_DPHY_S2D3_DESKEW_CON2"},
		{0x274C, "M1_DPHY_S2D3_DESKEW_CON3"},
		{0x2750, "M1_DPHY_S2D3_DESKEW_CON4"},
		{0x2754, "M1_DPHY_S2D3_DESKEW_MON0"},
		{0x2758, "M1_DPHY_S2D3_DESKEW_MON1"},
		{0x2770, "M1_DPHY_S2D3_TEST_CON0"},
		{0x2774, "M1_DPHY_S2D3_TEST_CON1"},
		{0x277C, "M1_DPHY_S2D3_TEST_CON2"},
		{0x2784, "M1_DPHY_S2D3_TEST_CON3"},
		{0x2788, "M1_DPHY_S2D3_TEST_CON4"},
		{0x2790, "M1_DPHY_S2D3_BIST_CON0"},
		{0x2794, "M1_DPHY_S2D3_BIST_CON1"},
		{0x2798, "M1_DPHY_S2D3_BIST_CON2"},
		{0x27A0, "M1_DPHY_S2D3_PKT_MON_CON0"},
		{0x27B4, "M1_DPHY_S2D3_PKT_STAT0"},
		{0x27B8, "M1_DPHY_S2D3_PKT_STAT1"},
		{0x27C0, "M1_DPHY_S2D3_PKT_STAT2"},
		{0x27C4, "M1_DPHY_S2D3_PKT_STAT3"},
		{0x27CC, "M1_DPHY_S2D3_PKT_STAT4"},
		{0x27D0, "M1_DPHY_S2D3_PKT_STAT5"},
		{0x27D4, "M1_DPHY_S2D3_PKT_STAT6"},
		{0x27D8, "M1_DPHY_S2D3_PKT_STAT7"},
		{0x27E0, "M1_DPHY_S2D3_DBG_STAT0"},
		{0x27E4, "M1_DPHY_S2D3_DBG_STAT1"},
		{0x27E8, "M1_DPHY_S2D3_PPI_STAT0"},
		{0x27EC, "M1_DPHY_S2D3_ADI_STAT0"},
	},
	/* CSI_ID_D / DCPHY / 4lane */
	{
		{0x2B00, "M1_DPHY_S3C_GNR_CON0"},
		{0x2B04, "M1_DPHY_S3C_GNR_CON1"},
		{0x2B08, "M1_DPHY_S3C_ANA_CON0"},
		{0x2B0C, "M1_DPHY_S3C_ANA_CON1"},
		{0x2B10, "M1_DPHY_S3C_ANA_CON2"},
		{0x2B14, "M1_DPHY_S3C_ANA_CON3"},
		{0x2B18, "M1_DPHY_S3C_ANA_CON4"},
		{0x2B1C, "M1_DPHY_S3C_ANA_CON5"},
		{0x2B30, "M1_DPHY_S3C_TIME_CON0"},
		{0x2B40, "M1_DPHY_S3C_DATA_CON0"},
		{0x2B70, "M1_DPHY_S3C_TEST_CON0"},
		{0x2B74, "M1_DPHY_S3C_TEST_CON1"},
		{0x2BE0, "M1_DPHY_S3C_DBG_STAT0"},
		{0x2BE4, "M1_DPHY_S3C_DBG_STAT1"},
		{0x2BE8, "M1_DPHY_S3C_PPI_STAT0"},
		{0x2BEC, "M1_DPHY_S3C_ADI_STAT0"},
		{0x2C00, "M1_COMBO_S3D0_GNR_CON0"},
		{0x2C04, "M1_COMBO_S3D0_GNR_CON1"},
		{0x2C08, "M1_COMBO_S3D0_ANA_CON0"},
		{0x2C0C, "M1_COMBO_S3D0_ANA_CON1"},
		{0x2C10, "M1_COMBO_S3D0_ANA_CON2"},
		{0x2C14, "M1_COMBO_S3D0_ANA_CON3"},
		{0x2C18, "M1_COMBO_S3D0_ANA_CON4"},
		{0x2C1C, "M1_COMBO_S3D0_ANA_CON5"},
		{0x2C20, "M1_COMBO_S3D0_ANA_CON6"},
		{0x2C24, "M1_COMBO_S3D0_ANA_CON7"},
		{0x2C30, "M1_COMBO_S3D0_TIME_CON0"},
		{0x2C34, "M1_COMBO_S3D0_TIME_CON1"},
		{0x2C38, "M1_COMBO_S3D0_DATA_CON0"},
		{0x2C40, "M1_COMBO_S3D0_DESKEW_CON0"},
		{0x2C44, "M1_COMBO_S3D0_DESKEW_CON1"},
		{0x2C48, "M1_COMBO_S3D0_DESKEW_CON2"},
		{0x2C4C, "M1_COMBO_S3D0_DESKEW_CON3"},
		{0x2C50, "M1_COMBO_S3D0_DESKEW_CON4"},
		{0x2C54, "M1_COMBO_S3D0_DESKEW_MON0"},
		{0x2C58, "M1_COMBO_S3D0_DESKEW_MON1"},
		{0x2C60, "M1_COMBO_S3D0_CRC_CON0"},
		{0x2C64, "M1_COMBO_S3D0_CRC_CON1"},
		{0x2C68, "M1_COMBO_S3D0_CRC_CON2"},
		{0x2C70, "M1_COMBO_S3D0_TEST_CON0"},
		{0x2C74, "M1_COMBO_S3D0_TEST_CON1"},
		{0x2C78, "M1_COMBO_S3D0_TEST_CON2"},
		{0x2C7C, "M1_COMBO_S3D0_TEST_CON3"},
		{0x2C80, "M1_COMBO_S3D0_TEST_CON4"},
		{0x2C84, "M1_COMBO_S3D0_TEST_CON5"},
		{0x2C88, "M1_COMBO_S3D0_TEST_CON6"},
		{0x2C90, "M1_COMBO_S3D0_BIST_CON0"},
		{0x2C94, "M1_COMBO_S3D0_BIST_CON1"},
		{0x2C98, "M1_COMBO_S3D0_BIST_CON2"},
		{0x2CA0, "M1_COMBO_S3D0_PKT_MON_CON0"},
		{0x2CB0, "M1_COMBO_S3D0_PKT_STAT0"},
		{0x2CB4, "M1_COMBO_S3D0_PKT_STAT1"},
		{0x2CB8, "M1_COMBO_S3D0_PKT_STAT2"},
		{0x2CBC, "M1_COMBO_S3D0_PKT_STAT3"},
		{0x2CC0, "M1_COMBO_S3D0_PKT_STAT4"},
		{0x2CC4, "M1_COMBO_S3D0_PKT_STAT5"},
		{0x2CC8, "M1_COMBO_S3D0_PKT_STAT6"},
		{0x2CCC, "M1_COMBO_S3D0_PKT_STAT7"},
		{0x2CD0, "M1_COMBO_S3D0_PKT_STAT8"},
		{0x2CD4, "M1_COMBO_S3D0_PKT_STAT9"},
		{0x2CD8, "M1_COMBO_S3D0_PKT_STAT10"},
		{0x2CDC, "M1_COMBO_S3D0_PKT_STAT11"},
		{0x2CE0, "M1_COMBO_S3D0_DPHY_DBG_STAT0"},
		{0x2CE4, "M1_COMBO_S3D0_DPHY_DBG_STAT1"},
		{0x2CE8, "M1_COMBO_S3D0_DPHY_PPI_STAT0"},
		{0x2CEC, "M1_COMBO_S3D0_DPHY_ADI_STAT0"},
		{0x2CF0, "M1_COMBO_S3D0_CPHY_DBG_STAT0"},
		{0x2CF4, "M1_COMBO_S3D0_CPHY_DBG_STAT1"},
		{0x2CF8, "M1_COMBO_S3D0_CPHY_PPI_STAT0"},
		{0x2CFC, "M1_COMBO_S3D0_CPHY_ADI_STAT0"},
		{0x2D00, "M1_COMBO_S3D1_GNR_CON0"},
		{0x2D04, "M1_COMBO_S3D1_GNR_CON1"},
		{0x2D08, "M1_COMBO_S3D1_ANA_CON0"},
		{0x2D0C, "M1_COMBO_S3D1_ANA_CON1"},
		{0x2D10, "M1_COMBO_S3D1_ANA_CON2"},
		{0x2D14, "M1_COMBO_S3D1_ANA_CON3"},
		{0x2D18, "M1_COMBO_S3D1_ANA_CON4"},
		{0x2D1C, "M1_COMBO_S3D1_ANA_CON5"},
		{0x2D20, "M1_COMBO_S3D1_ANA_CON6"},
		{0x2D24, "M1_COMBO_S3D1_ANA_CON7"},
		{0x2D30, "M1_COMBO_S3D1_TIME_CON0"},
		{0x2D34, "M1_COMBO_S3D1_TIME_CON1"},
		{0x2D38, "M1_COMBO_S3D1_DATA_CON0"},
		{0x2D40, "M1_COMBO_S3D1_DESKEW_CON0"},
		{0x2D44, "M1_COMBO_S3D1_DESKEW_CON1"},
		{0x2D48, "M1_COMBO_S3D1_DESKEW_CON2"},
		{0x2D4C, "M1_COMBO_S3D1_DESKEW_CON3"},
		{0x2D50, "M1_COMBO_S3D1_DESKEW_CON4"},
		{0x2D54, "M1_COMBO_S3D1_DESKEW_MON0"},
		{0x2D58, "M1_COMBO_S3D1_DESKEW_MON1"},
		{0x2D60, "M1_COMBO_S3D1_CRC_CON0"},
		{0x2D64, "M1_COMBO_S3D1_CRC_CON1"},
		{0x2D68, "M1_COMBO_S3D1_CRC_CON2"},
		{0x2D70, "M1_COMBO_S3D1_TEST_CON0"},
		{0x2D74, "M1_COMBO_S3D1_TEST_CON1"},
		{0x2D78, "M1_COMBO_S3D1_TEST_CON2"},
		{0x2D7C, "M1_COMBO_S3D1_TEST_CON3"},
		{0x2D80, "M1_COMBO_S3D1_TEST_CON4"},
		{0x2D84, "M1_COMBO_S3D1_TEST_CON5"},
		{0x2D88, "M1_COMBO_S3D1_TEST_CON6"},
		{0x2D90, "M1_COMBO_S3D1_BIST_CON0"},
		{0x2D94, "M1_COMBO_S3D1_BIST_CON1"},
		{0x2D98, "M1_COMBO_S3D1_BIST_CON2"},
		{0x2DA0, "M1_COMBO_S3D1_PKT_MON_CON0"},
		{0x2DB0, "M1_COMBO_S3D1_PKT_STAT0"},
		{0x2DB4, "M1_COMBO_S3D1_PKT_STAT1"},
		{0x2DB8, "M1_COMBO_S3D1_PKT_STAT2"},
		{0x2DBC, "M1_COMBO_S3D1_PKT_STAT3"},
		{0x2DC0, "M1_COMBO_S3D1_PKT_STAT4"},
		{0x2DC4, "M1_COMBO_S3D1_PKT_STAT5"},
		{0x2DC8, "M1_COMBO_S3D1_PKT_STAT6"},
		{0x2DCC, "M1_COMBO_S3D1_PKT_STAT7"},
		{0x2DD0, "M1_COMBO_S3D1_PKT_STAT8"},
		{0x2DD4, "M1_COMBO_S3D1_PKT_STAT9"},
		{0x2DD8, "M1_COMBO_S3D1_PKT_STAT10"},
		{0x2DDC, "M1_COMBO_S3D1_PKT_STAT11"},
		{0x2DE0, "M1_COMBO_S3D1_DPHY_DBG_STAT0"},
		{0x2DE4, "M1_COMBO_S3D1_DPHY_DBG_STAT1"},
		{0x2DE8, "M1_COMBO_S3D1_DPHY_PPI_STAT0"},
		{0x2DEC, "M1_COMBO_S3D1_DPHY_ADI_STAT0"},
		{0x2DF0, "M1_COMBO_S3D1_CPHY_DBG_STAT0"},
		{0x2DF4, "M1_COMBO_S3D1_CPHY_DBG_STAT1"},
		{0x2DF8, "M1_COMBO_S3D1_CPHY_PPI_STAT0"},
		{0x2DFC, "M1_COMBO_S3D1_CPHY_ADI_STAT0"},
		{0x2E00, "M1_COMBO_S3D2_GNR_CON0"},
		{0x2E04, "M1_COMBO_S3D2_GNR_CON1"},
		{0x2E08, "M1_COMBO_S3D2_ANA_CON0"},
		{0x2E0C, "M1_COMBO_S3D2_ANA_CON1"},
		{0x2E10, "M1_COMBO_S3D2_ANA_CON2"},
		{0x2E14, "M1_COMBO_S3D2_ANA_CON3"},
		{0x2E18, "M1_COMBO_S3D2_ANA_CON4"},
		{0x2E1C, "M1_COMBO_S3D2_ANA_CON5"},
		{0x2E20, "M1_COMBO_S3D2_ANA_CON6"},
		{0x2E24, "M1_COMBO_S3D2_ANA_CON7"},
		{0x2E30, "M1_COMBO_S3D2_TIME_CON0"},
		{0x2E34, "M1_COMBO_S3D2_TIME_CON1"},
		{0x2E38, "M1_COMBO_S3D2_DATA_CON0"},
		{0x2E40, "M1_COMBO_S3D2_DESKEW_CON0"},
		{0x2E44, "M1_COMBO_S3D2_DESKEW_CON1"},
		{0x2E48, "M1_COMBO_S3D2_DESKEW_CON2"},
		{0x2E4C, "M1_COMBO_S3D2_DESKEW_CON3"},
		{0x2E50, "M1_COMBO_S3D2_DESKEW_CON4"},
		{0x2E54, "M1_COMBO_S3D2_DESKEW_MON0"},
		{0x2E58, "M1_COMBO_S3D2_DESKEW_MON1"},
		{0x2E60, "M1_COMBO_S3D2_CRC_CON0"},
		{0x2E64, "M1_COMBO_S3D2_CRC_CON1"},
		{0x2E68, "M1_COMBO_S3D2_CRC_CON2"},
		{0x2E70, "M1_COMBO_S3D2_TEST_CON0"},
		{0x2E74, "M1_COMBO_S3D2_TEST_CON1"},
		{0x2E78, "M1_COMBO_S3D2_TEST_CON2"},
		{0x2E7C, "M1_COMBO_S3D2_TEST_CON3"},
		{0x2E80, "M1_COMBO_S3D2_TEST_CON4"},
		{0x2E84, "M1_COMBO_S3D2_TEST_CON5"},
		{0x2E88, "M1_COMBO_S3D2_TEST_CON6"},
		{0x2E90, "M1_COMBO_S3D2_BIST_CON0"},
		{0x2E94, "M1_COMBO_S3D2_BIST_CON1"},
		{0x2E98, "M1_COMBO_S3D2_BIST_CON2"},
		{0x2EA0, "M1_COMBO_S3D2_PKT_MON_CON0"},
		{0x2EB0, "M1_COMBO_S3D2_PKT_STAT0"},
		{0x2EB4, "M1_COMBO_S3D2_PKT_STAT1"},
		{0x2EB8, "M1_COMBO_S3D2_PKT_STAT2"},
		{0x2EBC, "M1_COMBO_S3D2_PKT_STAT3"},
		{0x2EC0, "M1_COMBO_S3D2_PKT_STAT4"},
		{0x2EC4, "M1_COMBO_S3D2_PKT_STAT5"},
		{0x2EC8, "M1_COMBO_S3D2_PKT_STAT6"},
		{0x2ECC, "M1_COMBO_S3D2_PKT_STAT7"},
		{0x2ED0, "M1_COMBO_S3D2_PKT_STAT8"},
		{0x2ED4, "M1_COMBO_S3D2_PKT_STAT9"},
		{0x2ED8, "M1_COMBO_S3D2_PKT_STAT10"},
		{0x2EDC, "M1_COMBO_S3D2_PKT_STAT11"},
		{0x2EE0, "M1_COMBO_S3D2_DPHY_DBG_STAT0"},
		{0x2EE4, "M1_COMBO_S3D2_DPHY_DBG_STAT1"},
		{0x2EE8, "M1_COMBO_S3D2_DPHY_PPI_STAT0"},
		{0x2EEC, "M1_COMBO_S3D2_DPHY_ADI_STAT0"},
		{0x2EF0, "M1_COMBO_S3D2_CPHY_DBG_STAT0"},
		{0x2EF4, "M1_COMBO_S3D2_CPHY_DBG_STAT1"},
		{0x2EF8, "M1_COMBO_S3D2_CPHY_PPI_STAT0"},
		{0x2EFC, "M1_COMBO_S3D2_CPHY_ADI_STAT0"},
		{0x2F00, "M1_DPHY_S3D3_GNR_CON0"},
		{0x2F04, "M1_DPHY_S3D3_GNR_CON1"},
		{0x2F08, "M1_DPHY_S3D3_ANA_CON0"},
		{0x2F0C, "M1_DPHY_S3D3_ANA_CON1"},
		{0x2F10, "M1_DPHY_S3D3_ANA_CON2"},
		{0x2F14, "M1_DPHY_S3D3_ANA_CON3"},
		{0x2F18, "M1_DPHY_S3D3_ANA_CON4"},
		{0x2F30, "M1_DPHY_S3D3_TIME_CON0"},
		{0x2F34, "M1_DPHY_S3D3_TIME_CON1"},
		{0x2F38, "M1_DPHY_S3D3_DATA_CON0"},
		{0x2F40, "M1_DPHY_S3D3_DESKEW_CON0"},
		{0x2F44, "M1_DPHY_S3D3_DESKEW_CON1"},
		{0x2F48, "M1_DPHY_S3D3_DESKEW_CON2"},
		{0x2F4C, "M1_DPHY_S3D3_DESKEW_CON3"},
		{0x2F50, "M1_DPHY_S3D3_DESKEW_CON4"},
		{0x2F54, "M1_DPHY_S3D3_DESKEW_MON0"},
		{0x2F58, "M1_DPHY_S3D3_DESKEW_MON1"},
		{0x2F70, "M1_DPHY_S3D3_TEST_CON0"},
		{0x2F74, "M1_DPHY_S3D3_TEST_CON1"},
		{0x2F7C, "M1_DPHY_S3D3_TEST_CON2"},
		{0x2F84, "M1_DPHY_S3D3_TEST_CON3"},
		{0x2F88, "M1_DPHY_S3D3_TEST_CON4"},
		{0x2F90, "M1_DPHY_S3D3_BIST_CON0"},
		{0x2F94, "M1_DPHY_S3D3_BIST_CON1"},
		{0x2F98, "M1_DPHY_S3D3_BIST_CON2"},
		{0x2FA0, "M1_DPHY_S3D3_PKT_MON_CON0"},
		{0x2FB4, "M1_DPHY_S3D3_PKT_STAT0"},
		{0x2FB8, "M1_DPHY_S3D3_PKT_STAT1"},
		{0x2FC0, "M1_DPHY_S3D3_PKT_STAT2"},
		{0x2FC4, "M1_DPHY_S3D3_PKT_STAT3"},
		{0x2FCC, "M1_DPHY_S3D3_PKT_STAT4"},
		{0x2FD0, "M1_DPHY_S3D3_PKT_STAT5"},
		{0x2FD4, "M1_DPHY_S3D3_PKT_STAT6"},
		{0x2FD8, "M1_DPHY_S3D3_PKT_STAT7"},
		{0x2FE0, "M1_DPHY_S3D3_DBG_STAT0"},
		{0x2FE4, "M1_DPHY_S3D3_DBG_STAT1"},
		{0x2FE8, "M1_DPHY_S3D3_PPI_STAT0"},
		{0x2FEC, "M1_DPHY_S3D3_ADI_STAT0"},
	},
	/* CSI_ID_E / DPHY / 4lane */
	{
		{0x3300, "M1_DPHY_S4C_GNR_CON0"},
		{0x3304, "M1_DPHY_S4C_GNR_CON1"},
		{0x3308, "M1_DPHY_S4C_ANA_CON0"},
		{0x330C, "M1_DPHY_S4C_ANA_CON1"},
		{0x3310, "M1_DPHY_S4C_ANA_CON2"},
		{0x3314, "M1_DPHY_S4C_ANA_CON3"},
		{0x3318, "M1_DPHY_S4C_ANA_CON4"},
		{0x331C, "M1_DPHY_S4C_ANA_CON5"},
		{0x3330, "M1_DPHY_S4C_TIME_CON0"},
		{0x3340, "M1_DPHY_S4C_DATA_CON0"},
		{0x3370, "M1_DPHY_S4C_TEST_CON0"},
		{0x3374, "M1_DPHY_S4C_TEST_CON1"},
		{0x33E0, "M1_DPHY_S4C_DBG_STAT0"},
		{0x33E4, "M1_DPHY_S4C_DBG_STAT1"},
		{0x33E8, "M1_DPHY_S4C_PPI_STAT0"},
		{0x33EC, "M1_DPHY_S4C_ADI_STAT0"},
		{0x3400, "M1_DPHY_S4D0_GNR_CON0"},
		{0x3404, "M1_DPHY_S4D0_GNR_CON1"},
		{0x3408, "M1_DPHY_S4D0_ANA_CON0"},
		{0x340C, "M1_DPHY_S4D0_ANA_CON1"},
		{0x3410, "M1_DPHY_S4D0_ANA_CON2"},
		{0x3414, "M1_DPHY_S4D0_ANA_CON3"},
		{0x3418, "M1_DPHY_S4D0_ANA_CON4"},
		{0x3430, "M1_DPHY_S4D0_TIME_CON0"},
		{0x3434, "M1_DPHY_S4D0_TIME_CON1"},
		{0x3438, "M1_DPHY_S4D0_DATA_CON0"},
		{0x3440, "M1_DPHY_S4D0_DESKEW_CON0"},
		{0x3444, "M1_DPHY_S4D0_DESKEW_CON1"},
		{0x3448, "M1_DPHY_S4D0_DESKEW_CON2"},
		{0x344C, "M1_DPHY_S4D0_DESKEW_CON3"},
		{0x3450, "M1_DPHY_S4D0_DESKEW_CON4"},
		{0x3454, "M1_DPHY_S4D0_DESKEW_MON0"},
		{0x3458, "M1_DPHY_S4D0_DESKEW_MON1"},
		{0x3470, "M1_DPHY_S4D0_TEST_CON0"},
		{0x3474, "M1_DPHY_S4D0_TEST_CON1"},
		{0x347C, "M1_DPHY_S4D0_TEST_CON2"},
		{0x3484, "M1_DPHY_S4D0_TEST_CON3"},
		{0x3488, "M1_DPHY_S4D0_TEST_CON4"},
		{0x3490, "M1_DPHY_S4D0_BIST_CON0"},
		{0x3494, "M1_DPHY_S4D0_BIST_CON1"},
		{0x3498, "M1_DPHY_S4D0_BIST_CON2"},
		{0x34A0, "M1_DPHY_S4D0_PKT_MON_CON0"},
		{0x34B4, "M1_DPHY_S4D0_PKT_STAT0"},
		{0x34B8, "M1_DPHY_S4D0_PKT_STAT1"},
		{0x34C0, "M1_DPHY_S4D0_PKT_STAT2"},
		{0x34C4, "M1_DPHY_S4D0_PKT_STAT3"},
		{0x34CC, "M1_DPHY_S4D0_PKT_STAT4"},
		{0x34D0, "M1_DPHY_S4D0_PKT_STAT5"},
		{0x34D4, "M1_DPHY_S4D0_PKT_STAT6"},
		{0x34D8, "M1_DPHY_S4D0_PKT_STAT7"},
		{0x34E0, "M1_DPHY_S4D0_DBG_STAT0"},
		{0x34E4, "M1_DPHY_S4D0_DBG_STAT1"},
		{0x34E8, "M1_DPHY_S4D0_PPI_STAT0"},
		{0x34EC, "M1_DPHY_S4D0_ADI_STAT0"},
		{0x3500, "M1_DPHY_S4D1_GNR_CON0"},
		{0x3504, "M1_DPHY_S4D1_GNR_CON1"},
		{0x3508, "M1_DPHY_S4D1_ANA_CON0"},
		{0x350C, "M1_DPHY_S4D1_ANA_CON1"},
		{0x3510, "M1_DPHY_S4D1_ANA_CON2"},
		{0x3514, "M1_DPHY_S4D1_ANA_CON3"},
		{0x3518, "M1_DPHY_S4D1_ANA_CON4"},
		{0x3530, "M1_DPHY_S4D1_TIME_CON0"},
		{0x3534, "M1_DPHY_S4D1_TIME_CON1"},
		{0x3538, "M1_DPHY_S4D1_DATA_CON0"},
		{0x3540, "M1_DPHY_S4D1_DESKEW_CON0"},
		{0x3544, "M1_DPHY_S4D1_DESKEW_CON1"},
		{0x3548, "M1_DPHY_S4D1_DESKEW_CON2"},
		{0x354C, "M1_DPHY_S4D1_DESKEW_CON3"},
		{0x3550, "M1_DPHY_S4D1_DESKEW_CON4"},
		{0x3554, "M1_DPHY_S4D1_DESKEW_MON0"},
		{0x3558, "M1_DPHY_S4D1_DESKEW_MON1"},
		{0x3570, "M1_DPHY_S4D1_TEST_CON0"},
		{0x3574, "M1_DPHY_S4D1_TEST_CON1"},
		{0x357C, "M1_DPHY_S4D1_TEST_CON2"},
		{0x3584, "M1_DPHY_S4D1_TEST_CON3"},
		{0x3588, "M1_DPHY_S4D1_TEST_CON4"},
		{0x3590, "M1_DPHY_S4D1_BIST_CON0"},
		{0x3594, "M1_DPHY_S4D1_BIST_CON1"},
		{0x3598, "M1_DPHY_S4D1_BIST_CON2"},
		{0x35A0, "M1_DPHY_S4D1_PKT_MON_CON0"},
		{0x35B4, "M1_DPHY_S4D1_PKT_STAT0"},
		{0x35B8, "M1_DPHY_S4D1_PKT_STAT1"},
		{0x35C0, "M1_DPHY_S4D1_PKT_STAT2"},
		{0x35C4, "M1_DPHY_S4D1_PKT_STAT3"},
		{0x35CC, "M1_DPHY_S4D1_PKT_STAT4"},
		{0x35D0, "M1_DPHY_S4D1_PKT_STAT5"},
		{0x35D4, "M1_DPHY_S4D1_PKT_STAT6"},
		{0x35D8, "M1_DPHY_S4D1_PKT_STAT7"},
		{0x35E0, "M1_DPHY_S4D1_DBG_STAT0"},
		{0x35E4, "M1_DPHY_S4D1_DBG_STAT1"},
		{0x35E8, "M1_DPHY_S4D1_PPI_STAT0"},
		{0x35EC, "M1_DPHY_S4D1_ADI_STAT0"},
		{0x3600, "M1_DPHY_S4D2_GNR_CON0"},
		{0x3604, "M1_DPHY_S4D2_GNR_CON1"},
		{0x3608, "M1_DPHY_S4D2_ANA_CON0"},
		{0x360C, "M1_DPHY_S4D2_ANA_CON1"},
		{0x3610, "M1_DPHY_S4D2_ANA_CON2"},
		{0x3614, "M1_DPHY_S4D2_ANA_CON3"},
		{0x3618, "M1_DPHY_S4D2_ANA_CON4"},
		{0x3630, "M1_DPHY_S4D2_TIME_CON0"},
		{0x3634, "M1_DPHY_S4D2_TIME_CON1"},
		{0x3638, "M1_DPHY_S4D2_DATA_CON0"},
		{0x3640, "M1_DPHY_S4D2_DESKEW_CON0"},
		{0x3644, "M1_DPHY_S4D2_DESKEW_CON1"},
		{0x3648, "M1_DPHY_S4D2_DESKEW_CON2"},
		{0x364C, "M1_DPHY_S4D2_DESKEW_CON3"},
		{0x3650, "M1_DPHY_S4D2_DESKEW_CON4"},
		{0x3654, "M1_DPHY_S4D2_DESKEW_MON0"},
		{0x3658, "M1_DPHY_S4D2_DESKEW_MON1"},
		{0x3670, "M1_DPHY_S4D2_TEST_CON0"},
		{0x3674, "M1_DPHY_S4D2_TEST_CON1"},
		{0x367C, "M1_DPHY_S4D2_TEST_CON2"},
		{0x3684, "M1_DPHY_S4D2_TEST_CON3"},
		{0x3688, "M1_DPHY_S4D2_TEST_CON4"},
		{0x3690, "M1_DPHY_S4D2_BIST_CON0"},
		{0x3694, "M1_DPHY_S4D2_BIST_CON1"},
		{0x3698, "M1_DPHY_S4D2_BIST_CON2"},
		{0x36A0, "M1_DPHY_S4D2_PKT_MON_CON0"},
		{0x36B4, "M1_DPHY_S4D2_PKT_STAT0"},
		{0x36B8, "M1_DPHY_S4D2_PKT_STAT1"},
		{0x36C0, "M1_DPHY_S4D2_PKT_STAT2"},
		{0x36C4, "M1_DPHY_S4D2_PKT_STAT3"},
		{0x36CC, "M1_DPHY_S4D2_PKT_STAT4"},
		{0x36D0, "M1_DPHY_S4D2_PKT_STAT5"},
		{0x36D4, "M1_DPHY_S4D2_PKT_STAT6"},
		{0x36D8, "M1_DPHY_S4D2_PKT_STAT7"},
		{0x36E0, "M1_DPHY_S4D2_DBG_STAT0"},
		{0x36E4, "M1_DPHY_S4D2_DBG_STAT1"},
		{0x36E8, "M1_DPHY_S4D2_PPI_STAT0"},
		{0x36EC, "M1_DPHY_S4D2_ADI_STAT0"},
		{0x3700, "M1_DPHY_S4D3_GNR_CON0"},
		{0x3704, "M1_DPHY_S4D3_GNR_CON1"},
		{0x3708, "M1_DPHY_S4D3_ANA_CON0"},
		{0x370C, "M1_DPHY_S4D3_ANA_CON1"},
		{0x3710, "M1_DPHY_S4D3_ANA_CON2"},
		{0x3714, "M1_DPHY_S4D3_ANA_CON3"},
		{0x3718, "M1_DPHY_S4D3_ANA_CON4"},
		{0x3730, "M1_DPHY_S4D3_TIME_CON0"},
		{0x3734, "M1_DPHY_S4D3_TIME_CON1"},
		{0x3738, "M1_DPHY_S4D3_DATA_CON0"},
		{0x3740, "M1_DPHY_S4D3_DESKEW_CON0"},
		{0x3744, "M1_DPHY_S4D3_DESKEW_CON1"},
		{0x3748, "M1_DPHY_S4D3_DESKEW_CON2"},
		{0x374C, "M1_DPHY_S4D3_DESKEW_CON3"},
		{0x3750, "M1_DPHY_S4D3_DESKEW_CON4"},
		{0x3754, "M1_DPHY_S4D3_DESKEW_MON0"},
		{0x3758, "M1_DPHY_S4D3_DESKEW_MON1"},
		{0x3770, "M1_DPHY_S4D3_TEST_CON0"},
		{0x3774, "M1_DPHY_S4D3_TEST_CON1"},
		{0x377C, "M1_DPHY_S4D3_TEST_CON2"},
		{0x3784, "M1_DPHY_S4D3_TEST_CON3"},
		{0x3788, "M1_DPHY_S4D3_TEST_CON4"},
		{0x3790, "M1_DPHY_S4D3_BIST_CON0"},
		{0x3794, "M1_DPHY_S4D3_BIST_CON1"},
		{0x3798, "M1_DPHY_S4D3_BIST_CON2"},
		{0x37A0, "M1_DPHY_S4D3_PKT_MON_CON0"},
		{0x37B4, "M1_DPHY_S4D3_PKT_STAT0"},
		{0x37B8, "M1_DPHY_S4D3_PKT_STAT1"},
		{0x37C0, "M1_DPHY_S4D3_PKT_STAT2"},
		{0x37C4, "M1_DPHY_S4D3_PKT_STAT3"},
		{0x37CC, "M1_DPHY_S4D3_PKT_STAT4"},
		{0x37D0, "M1_DPHY_S4D3_PKT_STAT5"},
		{0x37D4, "M1_DPHY_S4D3_PKT_STAT6"},
		{0x37D8, "M1_DPHY_S4D3_PKT_STAT7"},
		{0x37E0, "M1_DPHY_S4D3_DBG_STAT0"},
		{0x37E4, "M1_DPHY_S4D3_DBG_STAT1"},
		{0x37E8, "M1_DPHY_S4D3_PPI_STAT0"},
		{0x37EC, "M1_DPHY_S4D3_ADI_STAT0"},
	},
	/* CSI_ID_F / DPHY / 2lane */
	{
		{0x3B00, "M1_DPHY_S5C_GNR_CON0"},
		{0x3B04, "M1_DPHY_S5C_GNR_CON1"},
		{0x3B08, "M1_DPHY_S5C_ANA_CON0"},
		{0x3B0C, "M1_DPHY_S5C_ANA_CON1"},
		{0x3B10, "M1_DPHY_S5C_ANA_CON2"},
		{0x3B14, "M1_DPHY_S5C_ANA_CON3"},
		{0x3B18, "M1_DPHY_S5C_ANA_CON4"},
		{0x3B1C, "M1_DPHY_S5C_ANA_CON5"},
		{0x3B30, "M1_DPHY_S5C_TIME_CON0"},
		{0x3B40, "M1_DPHY_S5C_DATA_CON0"},
		{0x3B70, "M1_DPHY_S5C_TEST_CON0"},
		{0x3B74, "M1_DPHY_S5C_TEST_CON1"},
		{0x3BE0, "M1_DPHY_S5C_DBG_STAT0"},
		{0x3BE4, "M1_DPHY_S5C_DBG_STAT1"},
		{0x3BE8, "M1_DPHY_S5C_PPI_STAT0"},
		{0x3BEC, "M1_DPHY_S5C_ADI_STAT0"},
		{0x3C00, "M1_DPHY_S5D0_GNR_CON0"},
		{0x3C04, "M1_DPHY_S5D0_GNR_CON1"},
		{0x3C08, "M1_DPHY_S5D0_ANA_CON0"},
		{0x3C0C, "M1_DPHY_S5D0_ANA_CON1"},
		{0x3C10, "M1_DPHY_S5D0_ANA_CON2"},
		{0x3C14, "M1_DPHY_S5D0_ANA_CON3"},
		{0x3C18, "M1_DPHY_S5D0_ANA_CON4"},
		{0x3C30, "M1_DPHY_S5D0_TIME_CON0"},
		{0x3C34, "M1_DPHY_S5D0_TIME_CON1"},
		{0x3C38, "M1_DPHY_S5D0_DATA_CON0"},
		{0x3C40, "M1_DPHY_S5D0_DESKEW_CON0"},
		{0x3C44, "M1_DPHY_S5D0_DESKEW_CON1"},
		{0x3C48, "M1_DPHY_S5D0_DESKEW_CON2"},
		{0x3C4C, "M1_DPHY_S5D0_DESKEW_CON3"},
		{0x3C50, "M1_DPHY_S5D0_DESKEW_CON4"},
		{0x3C54, "M1_DPHY_S5D0_DESKEW_MON0"},
		{0x3C58, "M1_DPHY_S5D0_DESKEW_MON1"},
		{0x3C70, "M1_DPHY_S5D0_TEST_CON0"},
		{0x3C74, "M1_DPHY_S5D0_TEST_CON1"},
		{0x3C7C, "M1_DPHY_S5D0_TEST_CON2"},
		{0x3C84, "M1_DPHY_S5D0_TEST_CON3"},
		{0x3C88, "M1_DPHY_S5D0_TEST_CON4"},
		{0x3C90, "M1_DPHY_S5D0_BIST_CON0"},
		{0x3C94, "M1_DPHY_S5D0_BIST_CON1"},
		{0x3C98, "M1_DPHY_S5D0_BIST_CON2"},
		{0x3CA0, "M1_DPHY_S5D0_PKT_MON_CON0"},
		{0x3CB4, "M1_DPHY_S5D0_PKT_STAT0"},
		{0x3CB8, "M1_DPHY_S5D0_PKT_STAT1"},
		{0x3CC0, "M1_DPHY_S5D0_PKT_STAT2"},
		{0x3CC4, "M1_DPHY_S5D0_PKT_STAT3"},
		{0x3CCC, "M1_DPHY_S5D0_PKT_STAT4"},
		{0x3CD0, "M1_DPHY_S5D0_PKT_STAT5"},
		{0x3CD4, "M1_DPHY_S5D0_PKT_STAT6"},
		{0x3CD8, "M1_DPHY_S5D0_PKT_STAT7"},
		{0x3CE0, "M1_DPHY_S5D0_DBG_STAT0"},
		{0x3CE4, "M1_DPHY_S5D0_DBG_STAT1"},
		{0x3CE8, "M1_DPHY_S5D0_PPI_STAT0"},
		{0x3CEC, "M1_DPHY_S5D0_ADI_STAT0"},
		{0x3D00, "M1_DPHY_S5D1_GNR_CON0"},
		{0x3D04, "M1_DPHY_S5D1_GNR_CON1"},
		{0x3D08, "M1_DPHY_S5D1_ANA_CON0"},
		{0x3D0C, "M1_DPHY_S5D1_ANA_CON1"},
		{0x3D10, "M1_DPHY_S5D1_ANA_CON2"},
		{0x3D14, "M1_DPHY_S5D1_ANA_CON3"},
		{0x3D18, "M1_DPHY_S5D1_ANA_CON4"},
		{0x3D30, "M1_DPHY_S5D1_TIME_CON0"},
		{0x3D34, "M1_DPHY_S5D1_TIME_CON1"},
		{0x3D38, "M1_DPHY_S5D1_DATA_CON0"},
		{0x3D40, "M1_DPHY_S5D1_DESKEW_CON0"},
		{0x3D44, "M1_DPHY_S5D1_DESKEW_CON1"},
		{0x3D48, "M1_DPHY_S5D1_DESKEW_CON2"},
		{0x3D4C, "M1_DPHY_S5D1_DESKEW_CON3"},
		{0x3D50, "M1_DPHY_S5D1_DESKEW_CON4"},
		{0x3D54, "M1_DPHY_S5D1_DESKEW_MON0"},
		{0x3D58, "M1_DPHY_S5D1_DESKEW_MON1"},
		{0x3D70, "M1_DPHY_S5D1_TEST_CON0"},
		{0x3D74, "M1_DPHY_S5D1_TEST_CON1"},
		{0x3D7C, "M1_DPHY_S5D1_TEST_CON2"},
		{0x3D84, "M1_DPHY_S5D1_TEST_CON3"},
		{0x3D88, "M1_DPHY_S5D1_TEST_CON4"},
		{0x3D90, "M1_DPHY_S5D1_BIST_CON0"},
		{0x3D94, "M1_DPHY_S5D1_BIST_CON1"},
		{0x3D98, "M1_DPHY_S5D1_BIST_CON2"},
		{0x3DA0, "M1_DPHY_S5D1_PKT_MON_CON0"},
		{0x3DB4, "M1_DPHY_S5D1_PKT_STAT0"},
		{0x3DB8, "M1_DPHY_S5D1_PKT_STAT1"},
		{0x3DC0, "M1_DPHY_S5D1_PKT_STAT2"},
		{0x3DC4, "M1_DPHY_S5D1_PKT_STAT3"},
		{0x3DCC, "M1_DPHY_S5D1_PKT_STAT4"},
		{0x3DD0, "M1_DPHY_S5D1_PKT_STAT5"},
		{0x3DD4, "M1_DPHY_S5D1_PKT_STAT6"},
		{0x3DD8, "M1_DPHY_S5D1_PKT_STAT7"},
		{0x3DE0, "M1_DPHY_S5D1_DBG_STAT0"},
		{0x3DE4, "M1_DPHY_S5D1_DBG_STAT1"},
		{0x3DE8, "M1_DPHY_S5D1_PPI_STAT0"},
		{0x3DEC, "M1_DPHY_S5D1_ADI_STAT0"},
	},
};
#endif /* IS_HW_CSIS_V5_4_H */
